[02/21 18:25:45      0s] 
[02/21 18:25:45      0s] Cadence Innovus(TM) Implementation System.
[02/21 18:25:45      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[02/21 18:25:45      0s] 
[02/21 18:25:45      0s] Version:	v21.15-s110_1, built Fri Sep 23 13:08:12 PDT 2022
[02/21 18:25:45      0s] Options:	
[02/21 18:25:45      0s] Date:		Tue Feb 21 18:25:45 2023
[02/21 18:25:45      0s] Host:		sig2.eecs.wsu.edu (x86_64 w/Linux 3.10.0-1160.81.1.el7.x86_64) (3cores*6cpus*Intel(R) Xeon(R) CPU E5-2680 v4 @ 2.40GHz 35840KB)
[02/21 18:25:45      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[02/21 18:25:45      0s] 
[02/21 18:25:45      0s] License:
[02/21 18:25:45      0s] 		[18:25:45.383948] Configured Lic search path (21.01-s002): :27012@linlic1.vcea.wsu.edu::27012@linlic1.vcea.wsu.edu

[02/21 18:25:45      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[02/21 18:25:45      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[02/21 18:27:02     21s] Reset Parastics called with the command setExtractRCMode -reset**WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
[02/21 18:27:14     26s] @(#)CDS: Innovus v21.15-s110_1 (64bit) 09/23/2022 13:08 (Linux 3.10.0-693.el7.x86_64)
[02/21 18:27:14     26s] @(#)CDS: NanoRoute 21.15-s110_1 NR220912-2004/21_15-UB (database version 18.20.592) {superthreading v2.17}
[02/21 18:27:14     26s] @(#)CDS: AAE 21.15-s039 (64bit) 09/23/2022 (Linux 3.10.0-693.el7.x86_64)
[02/21 18:27:14     26s] @(#)CDS: CTE 21.15-s038_1 () Sep 20 2022 11:42:13 ( )
[02/21 18:27:14     26s] @(#)CDS: SYNTECH 21.15-s012_1 () Sep  5 2022 10:25:51 ( )
[02/21 18:27:14     26s] @(#)CDS: CPE v21.15-s076
[02/21 18:27:14     26s] @(#)CDS: IQuantus/TQuantus 21.1.1-s867 (64bit) Sun Jun 26 22:12:54 PDT 2022 (Linux 3.10.0-693.el7.x86_64)
[02/21 18:27:14     26s] @(#)CDS: OA 22.60-p076 Wed May 18 13:45:29 2022
[02/21 18:27:14     26s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[02/21 18:27:14     26s] @(#)CDS: RCDB 11.15.0
[02/21 18:27:14     26s] @(#)CDS: STYLUS 21.12-s013_1 (08/15/2022 08:25 PDT)
[02/21 18:27:14     26s] @(#)CDS: SystemPlanner-21.15Rel-8720 (21.15) (2022-08-22 18:31:54+0800)
[02/21 18:27:14     26s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_11434_sig2.eecs.wsu.edu_jtschir1_J1a6f1.

[02/21 18:27:14     26s] Change the soft stacksize limit to 0.2%RAM (31 mbytes). Set global soft_stack_size_limit to change the value.
[02/21 18:27:29     29s] 
[02/21 18:27:29     29s] **INFO:  MMMC transition support version v31-84 
[02/21 18:27:29     29s] 
[02/21 18:27:29     29s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[02/21 18:27:29     29s] <CMD> suppressMessage ENCEXT-2799
[02/21 18:27:29     29s] <CMD> win
[02/21 18:29:31     32s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[02/21 18:29:31     32s] <CMD> set conf_qxconf_file NULL
[02/21 18:29:31     32s] <CMD> set conf_qxlib_file NULL
[02/21 18:29:31     32s] <CMD> set defHierChar /
[02/21 18:29:31     32s] <CMD> set init_design_settop 0
[02/21 18:29:31     32s] <CMD> set init_pwr_net VDD
[02/21 18:29:31     32s] <CMD> set init_gnd_net VSS
[02/21 18:29:31     32s] <CMD> set init_lef_file lib/lef/NangateOpenCellLibrary.lef
[02/21 18:29:31     32s] <CMD> set init_mmmc_file VQS64_4_fm.view
[02/21 18:29:31     32s] <CMD> set init_verilog VQS64_4_fm.v
[02/21 18:29:31     32s] <CMD> set pegDefaultResScaleFactor 1.000000
[02/21 18:29:31     32s] <CMD> set pegDetailResScaleFactor 1.000000
[02/21 18:29:36     33s] <CMD> init_design
[02/21 18:29:36     33s] #% Begin Load MMMC data ... (date=02/21 18:29:36, mem=822.9M)
[02/21 18:29:36     33s] #% End Load MMMC data ... (date=02/21 18:29:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=823.1M, current mem=823.1M)
[02/21 18:29:36     33s] 
[02/21 18:29:36     33s] Loading LEF file lib/lef/NangateOpenCellLibrary.lef ...
[02/21 18:29:36     33s] Set DBUPerIGU to M2 pitch 280.
[02/21 18:29:37     33s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[02/21 18:29:37     33s] Loading view definition file from VQS64_4_fm.view
[02/21 18:29:37     33s] Reading VTLib timing library '/net/ugrads/jtschir1/pvt/ee434/tut_Innovus/lib/lib/NangateOpenCellLibrary_typical.lib' ...
[02/21 18:29:37     34s] Read 134 cells in library 'NangateOpenCellLibrary' 
[02/21 18:29:37     34s] Ending "PreSetAnalysisView" (total cpu=0:00:00.5, real=0:00:00.0, peak res=888.4M, current mem=836.7M)
[02/21 18:29:37     34s] *** End library_loading (cpu=0.01min, real=0.00min, mem=12.0M, fe_cpu=0.57min, fe_real=3.87min, fe_mem=1063.3M) ***
[02/21 18:29:37     34s] #% Begin Load netlist data ... (date=02/21 18:29:37, mem=835.7M)
[02/21 18:29:37     34s] *** Begin netlist parsing (mem=1063.3M) ***
[02/21 18:29:37     34s] Created 134 new cells from 1 timing libraries.
[02/21 18:29:37     34s] Reading netlist ...
[02/21 18:29:38     34s] Backslashed names will retain backslash and a trailing blank character.
[02/21 18:29:38     34s] Reading verilog netlist 'VQS64_4_fm.v'
[02/21 18:29:38     34s] 
[02/21 18:29:38     34s] *** Memory Usage v#1 (Current mem = 1063.289M, initial mem = 476.039M) ***
[02/21 18:29:38     34s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:01.0, mem=1063.3M) ***
[02/21 18:29:38     34s] #% End Load netlist data ... (date=02/21 18:29:38, total cpu=0:00:00.1, real=0:00:01.0, peak res=840.7M, current mem=840.7M)
[02/21 18:29:38     34s] Top level cell is VQS64_4.
[02/21 18:29:39     34s] Hooked 134 DB cells to tlib cells.
[02/21 18:29:39     34s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=847.0M, current mem=847.0M)
[02/21 18:29:39     34s] Starting recursive module instantiation check.
[02/21 18:29:39     34s] No recursion found.
[02/21 18:29:39     34s] Building hierarchical netlist for Cell VQS64_4 ...
[02/21 18:29:40     34s] *** Netlist is unique.
[02/21 18:29:40     34s] Set DBUPerIGU to techSite FreePDK45_38x28_10R_NP_162NW_34O width 380.
[02/21 18:29:40     34s] Setting Std. cell height to 2800 DBU (smallest netlist inst).
[02/21 18:29:40     34s] ** info: there are 135 modules.
[02/21 18:29:40     34s] ** info: there are 2496 stdCell insts.
[02/21 18:29:40     34s] 
[02/21 18:29:40     34s] *** Memory Usage v#1 (Current mem = 1115.715M, initial mem = 476.039M) ***
[02/21 18:29:40     34s] Start create_tracks
[02/21 18:29:40     34s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[02/21 18:29:40     34s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[02/21 18:29:40     34s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[02/21 18:29:40     35s] Extraction setup Started 
[02/21 18:29:40     35s] 
[02/21 18:29:40     35s] Trim Metal Layers:
[02/21 18:29:40     35s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[02/21 18:29:40     35s] Reading Capacitance Table File lib/cap/NangateOpenCellLibrary.cap ...
[02/21 18:29:40     35s] Cap table was created using Encounter 08.10-p004_1.
[02/21 18:29:40     35s] Process name: master_techFreePDK45.
[02/21 18:29:40     35s] Importing multi-corner RC tables ... 
[02/21 18:29:40     35s] Summary of Active RC-Corners : 
[02/21 18:29:40     35s]  
[02/21 18:29:40     35s]  Analysis View: VView1
[02/21 18:29:40     35s]     RC-Corner Name        : VRCCorner
[02/21 18:29:40     35s]     RC-Corner Index       : 0
[02/21 18:29:40     35s]     RC-Corner Temperature : 25 Celsius
[02/21 18:29:40     35s]     RC-Corner Cap Table   : 'lib/cap/NangateOpenCellLibrary.cap'
[02/21 18:29:40     35s]     RC-Corner PreRoute Res Factor         : 1
[02/21 18:29:40     35s]     RC-Corner PreRoute Cap Factor         : 1
[02/21 18:29:40     35s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[02/21 18:29:40     35s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[02/21 18:29:40     35s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[02/21 18:29:40     35s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[02/21 18:29:40     35s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[02/21 18:29:40     35s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[02/21 18:29:40     35s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[02/21 18:29:40     35s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[02/21 18:29:40     35s] 
[02/21 18:29:40     35s] Trim Metal Layers:
[02/21 18:29:40     35s] LayerId::1 widthSet size::4
[02/21 18:29:40     35s] LayerId::2 widthSet size::4
[02/21 18:29:40     35s] LayerId::3 widthSet size::4
[02/21 18:29:40     35s] LayerId::4 widthSet size::4
[02/21 18:29:40     35s] LayerId::5 widthSet size::4
[02/21 18:29:40     35s] LayerId::6 widthSet size::4
[02/21 18:29:40     35s] LayerId::7 widthSet size::4
[02/21 18:29:40     35s] LayerId::8 widthSet size::4
[02/21 18:29:40     35s] LayerId::9 widthSet size::4
[02/21 18:29:40     35s] LayerId::10 widthSet size::3
[02/21 18:29:40     35s] Updating RC grid for preRoute extraction ...
[02/21 18:29:40     35s] eee: pegSigSF::1.070000
[02/21 18:29:40     35s] Initializing multi-corner capacitance tables ... 
[02/21 18:29:40     35s] Initializing multi-corner resistance tables ...
[02/21 18:29:40     35s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/21 18:29:40     35s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/21 18:29:40     35s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/21 18:29:40     35s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/21 18:29:40     35s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/21 18:29:40     35s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/21 18:29:40     35s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/21 18:29:40     35s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/21 18:29:40     35s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/21 18:29:40     35s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/21 18:29:40     35s] {RT VRCCorner 0 10 10 {4 1} {7 0} {9 0} 3}
[02/21 18:29:40     35s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.500500 newSi=0.000000 wHLS=1.251250 siPrev=0 viaL=0.000000
[02/21 18:29:40     35s] *Info: initialize multi-corner CTS.
[02/21 18:29:41     35s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:01.0, peak res=1107.8M, current mem=875.5M)
[02/21 18:29:41     35s] Reading timing constraints file 'VQS64_4_fm.sdc' ...
[02/21 18:29:41     35s] Current (total cpu=0:00:35.4, real=0:03:56, peak res=1115.5M, current mem=1115.5M)
[02/21 18:29:41     35s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File VQS64_4_fm.sdc, Line 8).
[02/21 18:29:41     35s] 
[02/21 18:29:41     35s] INFO (CTE): Reading of timing constraints file VQS64_4_fm.sdc completed, with 1 WARNING
[02/21 18:29:41     35s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1122.9M, current mem=1122.9M)
[02/21 18:29:41     35s] Current (total cpu=0:00:35.5, real=0:03:56, peak res=1122.9M, current mem=1122.9M)
[02/21 18:29:41     35s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/21 18:29:41     35s] 
[02/21 18:29:41     35s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[02/21 18:29:41     35s] Summary for sequential cells identification: 
[02/21 18:29:41     35s]   Identified SBFF number: 16
[02/21 18:29:41     35s]   Identified MBFF number: 0
[02/21 18:29:41     35s]   Identified SB Latch number: 0
[02/21 18:29:41     35s]   Identified MB Latch number: 0
[02/21 18:29:41     35s]   Not identified SBFF number: 0
[02/21 18:29:41     35s]   Not identified MBFF number: 0
[02/21 18:29:41     35s]   Not identified SB Latch number: 0
[02/21 18:29:41     35s]   Not identified MB Latch number: 0
[02/21 18:29:41     35s]   Number of sequential cells which are not FFs: 13
[02/21 18:29:41     35s] Total number of combinational cells: 99
[02/21 18:29:41     35s] Total number of sequential cells: 29
[02/21 18:29:41     35s] Total number of tristate cells: 6
[02/21 18:29:41     35s] Total number of level shifter cells: 0
[02/21 18:29:41     35s] Total number of power gating cells: 0
[02/21 18:29:41     35s] Total number of isolation cells: 0
[02/21 18:29:41     35s] Total number of power switch cells: 0
[02/21 18:29:41     35s] Total number of pulse generator cells: 0
[02/21 18:29:41     35s] Total number of always on buffers: 0
[02/21 18:29:41     35s] Total number of retention cells: 0
[02/21 18:29:41     35s] List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
[02/21 18:29:41     35s] Total number of usable buffers: 9
[02/21 18:29:41     35s] List of unusable buffers:
[02/21 18:29:41     35s] Total number of unusable buffers: 0
[02/21 18:29:41     35s] List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
[02/21 18:29:41     35s] Total number of usable inverters: 6
[02/21 18:29:41     35s] List of unusable inverters:
[02/21 18:29:41     35s] Total number of unusable inverters: 0
[02/21 18:29:41     35s] List of identified usable delay cells:
[02/21 18:29:41     35s] Total number of identified usable delay cells: 0
[02/21 18:29:41     35s] List of identified unusable delay cells:
[02/21 18:29:41     35s] Total number of identified unusable delay cells: 0
[02/21 18:29:41     35s] 
[02/21 18:29:41     35s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[02/21 18:29:41     35s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[02/21 18:29:41     35s] 
[02/21 18:29:41     35s] TimeStamp Deleting Cell Server Begin ...
[02/21 18:29:41     35s] 
[02/21 18:29:41     35s] TimeStamp Deleting Cell Server End ...
[02/21 18:29:41     35s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1152.3M, current mem=1152.3M)
[02/21 18:29:41     35s] 
[02/21 18:29:41     35s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/21 18:29:41     35s] Summary for sequential cells identification: 
[02/21 18:29:41     35s]   Identified SBFF number: 16
[02/21 18:29:41     35s]   Identified MBFF number: 0
[02/21 18:29:41     35s]   Identified SB Latch number: 0
[02/21 18:29:41     35s]   Identified MB Latch number: 0
[02/21 18:29:41     35s]   Not identified SBFF number: 0
[02/21 18:29:41     35s]   Not identified MBFF number: 0
[02/21 18:29:41     35s]   Not identified SB Latch number: 0
[02/21 18:29:41     35s]   Not identified MB Latch number: 0
[02/21 18:29:41     35s]   Number of sequential cells which are not FFs: 13
[02/21 18:29:41     35s]  Visiting view : VView1
[02/21 18:29:41     35s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[02/21 18:29:41     35s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[02/21 18:29:41     35s]  Visiting view : VView1
[02/21 18:29:41     35s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[02/21 18:29:41     35s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[02/21 18:29:41     35s] TLC MultiMap info (StdDelay):
[02/21 18:29:41     35s]   : VDCCorner + VTLib + 1 + no RcCorner := 9.5ps
[02/21 18:29:41     35s]   : VDCCorner + VTLib + 1 + VRCCorner := 10.1ps
[02/21 18:29:41     35s]  Setting StdDelay to: 10.1ps
[02/21 18:29:41     35s] 
[02/21 18:29:41     35s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/21 18:29:41     35s] 
[02/21 18:29:41     35s] TimeStamp Deleting Cell Server Begin ...
[02/21 18:29:41     35s] 
[02/21 18:29:41     35s] TimeStamp Deleting Cell Server End ...
[02/21 18:29:41     35s] 
[02/21 18:29:41     35s] *** Summary of all messages that are not suppressed in this session:
[02/21 18:29:41     35s] Severity  ID               Count  Summary                                  
[02/21 18:29:41     35s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[02/21 18:29:41     35s] *** Message Summary: 1 warning(s), 0 error(s)
[02/21 18:29:41     35s] 
[02/21 18:30:33     41s] <CMD> fit
[02/21 18:31:37     48s] <CMD> getIoFlowFlag
[02/21 18:33:06     60s] <CMD> setIoFlowFlag 0
[02/21 18:33:06     60s] <CMD> floorPlan -site FreePDK45_38x28_10R_NP_162NW_34O -r 0.981345392877 0.6 5.0 5 5 5
[02/21 18:33:06     60s] Start create_tracks
[02/21 18:33:06     60s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[02/21 18:33:06     60s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[02/21 18:33:06     60s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[02/21 18:33:06     60s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[02/21 18:33:07     60s] <CMD> uiSetTool select
[02/21 18:33:07     60s] <CMD> getIoFlowFlag
[02/21 18:33:07     60s] <CMD> fit
[02/21 18:34:39     65s] <CMD> fit
[02/21 18:36:39     73s] <CMD> saveDesign test_01_floorplan.enc
[02/21 18:36:39     73s] #% Begin save design ... (date=02/21 18:36:39, mem=1215.5M)
[02/21 18:36:39     73s] % Begin Save ccopt configuration ... (date=02/21 18:36:39, mem=1215.5M)
[02/21 18:36:39     73s] % End Save ccopt configuration ... (date=02/21 18:36:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=1216.5M, current mem=1216.5M)
[02/21 18:36:39     73s] % Begin Save netlist data ... (date=02/21 18:36:39, mem=1216.5M)
[02/21 18:36:39     73s] Writing Binary DB to test_01_floorplan.enc.dat/VQS64_4.v.bin in single-threaded mode...
[02/21 18:36:39     73s] % End Save netlist data ... (date=02/21 18:36:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=1216.6M, current mem=1216.6M)
[02/21 18:36:39     73s] Saving symbol-table file ...
[02/21 18:36:40     73s] Saving congestion map file test_01_floorplan.enc.dat/VQS64_4.route.congmap.gz ...
[02/21 18:36:40     74s] % Begin Save AAE data ... (date=02/21 18:36:40, mem=1217.1M)
[02/21 18:36:40     74s] Saving AAE Data ...
[02/21 18:36:40     74s] % End Save AAE data ... (date=02/21 18:36:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1217.1M, current mem=1217.1M)
[02/21 18:36:41     74s] Saving preference file test_01_floorplan.enc.dat/gui.pref.tcl ...
[02/21 18:36:41     74s] Saving mode setting ...
[02/21 18:36:41     74s] Saving global file ...
[02/21 18:36:41     74s] % Begin Save floorplan data ... (date=02/21 18:36:41, mem=1220.7M)
[02/21 18:36:41     74s] Saving floorplan file ...
[02/21 18:36:41     74s] % End Save floorplan data ... (date=02/21 18:36:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1220.7M, current mem=1220.7M)
[02/21 18:36:41     74s] Saving Drc markers ...
[02/21 18:36:41     74s] ... No Drc file written since there is no markers found.
[02/21 18:36:42     74s] % Begin Save placement data ... (date=02/21 18:36:41, mem=1220.8M)
[02/21 18:36:42     74s] ** Saving stdCellPlacement_binary (version# 2) ...
[02/21 18:36:42     74s] Save Adaptive View Pruning View Names to Binary file
[02/21 18:36:42     74s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1484.8M) ***
[02/21 18:36:42     74s] % End Save placement data ... (date=02/21 18:36:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=1220.8M, current mem=1220.8M)
[02/21 18:36:42     74s] % Begin Save routing data ... (date=02/21 18:36:42, mem=1220.8M)
[02/21 18:36:42     74s] Saving route file ...
[02/21 18:36:42     74s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1481.8M) ***
[02/21 18:36:42     74s] % End Save routing data ... (date=02/21 18:36:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=1221.1M, current mem=1221.1M)
[02/21 18:36:42     74s] Saving property file test_01_floorplan.enc.dat/VQS64_4.prop
[02/21 18:36:42     74s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1484.8M) ***
[02/21 18:36:42     74s] % Begin Save power constraints data ... (date=02/21 18:36:42, mem=1221.7M)
[02/21 18:36:42     74s] % End Save power constraints data ... (date=02/21 18:36:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=1221.8M, current mem=1221.8M)
[02/21 18:36:43     74s] Generated self-contained design test_01_floorplan.enc.dat
[02/21 18:36:43     74s] #% End save design ... (date=02/21 18:36:43, total cpu=0:00:00.8, real=0:00:04.0, peak res=1251.5M, current mem=1224.6M)
[02/21 18:36:43     74s] *** Message Summary: 0 warning(s), 0 error(s)
[02/21 18:36:43     74s] 
[02/21 18:37:42     78s] <CMD> set sprCreateIeRingOffset 1.0
[02/21 18:37:42     78s] <CMD> set sprCreateIeRingThreshold 1.0
[02/21 18:37:42     78s] <CMD> set sprCreateIeRingJogDistance 1.0
[02/21 18:37:42     78s] <CMD> set sprCreateIeRingLayers {}
[02/21 18:37:42     78s] <CMD> set sprCreateIeRingOffset 1.0
[02/21 18:37:42     78s] <CMD> set sprCreateIeRingThreshold 1.0
[02/21 18:37:42     78s] <CMD> set sprCreateIeRingJogDistance 1.0
[02/21 18:37:42     78s] <CMD> set sprCreateIeRingLayers {}
[02/21 18:37:42     78s] <CMD> set sprCreateIeStripeWidth 10.0
[02/21 18:37:42     78s] <CMD> set sprCreateIeStripeThreshold 1.0
[02/21 18:37:42     78s] <CMD> set sprCreateIeStripeWidth 10.0
[02/21 18:37:42     78s] <CMD> set sprCreateIeStripeThreshold 1.0
[02/21 18:37:42     78s] <CMD> set sprCreateIeRingOffset 1.0
[02/21 18:37:42     78s] <CMD> set sprCreateIeRingThreshold 1.0
[02/21 18:37:42     78s] <CMD> set sprCreateIeRingJogDistance 1.0
[02/21 18:37:42     78s] <CMD> set sprCreateIeRingLayers {}
[02/21 18:37:42     78s] <CMD> set sprCreateIeStripeWidth 10.0
[02/21 18:37:42     78s] <CMD> set sprCreateIeStripeThreshold 1.0
[02/21 18:39:23     89s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal10 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[02/21 18:39:23     89s] The ring targets are set to core/block ring wires.
[02/21 18:39:23     89s] addRing command will consider rows while creating rings.
[02/21 18:39:23     89s] addRing command will disallow rings to go over rows.
[02/21 18:39:23     89s] addRing command will ignore shorts while creating rings.
[02/21 18:39:23     89s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top metal1 bottom metal1 left metal2 right metal2} -width {top 1 bottom 1 left 1 right 1} -spacing {top 1 bottom 1 left 1 right 1} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[02/21 18:39:23     89s] 
[02/21 18:39:23     89s] 
[02/21 18:39:23     89s] viaInitial starts at Tue Feb 21 18:39:23 2023
viaInitial ends at Tue Feb 21 18:39:23 2023
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1535.2M)
[02/21 18:39:24     89s] Ring generation is complete.
[02/21 18:39:24     89s] vias are now being generated.
[02/21 18:39:24     89s] addRing created 8 wires.
[02/21 18:39:24     89s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[02/21 18:39:24     89s] +--------+----------------+----------------+
[02/21 18:39:24     89s] |  Layer |     Created    |     Deleted    |
[02/21 18:39:24     89s] +--------+----------------+----------------+
[02/21 18:39:24     89s] | metal1 |        4       |       NA       |
[02/21 18:39:24     89s] |  via1  |        8       |        0       |
[02/21 18:39:24     89s] | metal2 |        4       |       NA       |
[02/21 18:39:24     89s] +--------+----------------+----------------+
[02/21 18:40:31     92s] <CMD> gui_select -rect {-1.74450 103.45850 17.51200 85.54000}
[02/21 18:40:32     92s] <CMD> deselectAll
[02/21 18:40:33     92s] **ERROR: (IMPSYT-6000):	No Object Selected.
[02/21 18:42:01     92s] <CMD> gui_select -rect {-2.14550 104.66200 16.30850 87.67950}
[02/21 18:42:19     93s] <CMD> deselectAll
[02/21 18:42:35     93s] <CMD> zoomBox -1.87800 104.79600 8.95350 94.23200
[02/21 18:45:12    112s] <CMD> gui_select -rect {0.83700 101.65050 2.22800 100.22200}
[02/21 18:54:51    198s] <CMD> zoomBox 0.81200 101.70050 2.40350 100.13450
[02/21 18:58:50    229s] <CMD> deselectAll
[02/21 18:58:50    229s] <CMD> fit
[02/21 19:05:37    285s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[02/21 19:05:37    285s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { metal1(1) metal10(10) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal10(10) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { metal1(1) metal10(10) }
[02/21 19:05:37    285s] *** Begin SPECIAL ROUTE on Tue Feb 21 19:05:37 2023 ***
[02/21 19:05:37    285s] SPECIAL ROUTE ran on directory: /net/ugrads/jtschir1/pvt/ee434/tut_Innovus
[02/21 19:05:37    285s] SPECIAL ROUTE ran on machine: sig2.eecs.wsu.edu (Linux 3.10.0-1160.81.1.el7.x86_64 Xeon 2.40Ghz)
[02/21 19:05:37    285s] 
[02/21 19:05:37    285s] Begin option processing ...
[02/21 19:05:37    285s] srouteConnectPowerBump set to false
[02/21 19:05:37    285s] routeSelectNet set to "VDD VSS"
[02/21 19:05:37    285s] routeSpecial set to true
[02/21 19:05:37    285s] srouteBlockPin set to "useLef"
[02/21 19:05:37    285s] srouteBottomLayerLimit set to 1
[02/21 19:05:37    285s] srouteBottomTargetLayerLimit set to 1
[02/21 19:05:37    285s] srouteConnectConverterPin set to false
[02/21 19:05:37    285s] srouteCrossoverViaBottomLayer set to 1
[02/21 19:05:37    285s] srouteCrossoverViaTopLayer set to 10
[02/21 19:05:37    285s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[02/21 19:05:37    285s] srouteFollowCorePinEnd set to 3
[02/21 19:05:37    285s] srouteJogControl set to "preferWithChanges differentLayer"
[02/21 19:05:37    285s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[02/21 19:05:37    285s] sroutePadPinAllPorts set to true
[02/21 19:05:37    285s] sroutePreserveExistingRoutes set to true
[02/21 19:05:37    285s] srouteRoutePowerBarPortOnBothDir set to true
[02/21 19:05:37    285s] srouteStopBlockPin set to "nearestTarget"
[02/21 19:05:37    285s] srouteTopLayerLimit set to 10
[02/21 19:05:37    285s] srouteTopTargetLayerLimit set to 10
[02/21 19:05:37    285s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2951.00 megs.
[02/21 19:05:37    285s] 
[02/21 19:05:37    285s] Reading DB technology information...
[02/21 19:05:38    285s] Finished reading DB technology information.
[02/21 19:05:38    285s] Reading floorplan and netlist information...
[02/21 19:05:38    285s] Finished reading floorplan and netlist information.
[02/21 19:05:38    285s] Read in 20 layers, 10 routing layers, 1 overlap layer
[02/21 19:05:38    285s] Read in 134 macros, 32 used
[02/21 19:05:38    285s] Read in 32 components
[02/21 19:05:38    285s]   32 core components: 32 unplaced, 0 placed, 0 fixed
[02/21 19:05:38    285s] Read in 513 logical pins
[02/21 19:05:38    285s] Read in 513 nets
[02/21 19:05:38    285s] Read in 2 special nets, 2 routed
[02/21 19:05:38    285s] 2 nets selected.
[02/21 19:05:38    285s] 
[02/21 19:05:38    285s] Begin power routing ...
[02/21 19:05:38    285s] #create default rule from bind_ndr_rule rule=0x7fd14ba42950 0x7fd13c26a018
[02/21 19:05:38    285s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[02/21 19:05:38    285s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VDD net.
[02/21 19:05:38    285s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[02/21 19:05:38    285s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[02/21 19:05:38    285s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[02/21 19:05:38    285s] Type 'man IMPSR-1256' for more detail.
[02/21 19:05:38    285s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[02/21 19:05:38    285s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VSS net.
[02/21 19:05:38    285s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[02/21 19:05:38    285s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[02/21 19:05:38    285s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[02/21 19:05:38    285s] Type 'man IMPSR-1256' for more detail.
[02/21 19:05:38    285s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[02/21 19:05:38    285s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[02/21 19:05:38    285s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[02/21 19:05:38    285s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[02/21 19:05:38    285s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[02/21 19:05:38    285s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[02/21 19:05:38    285s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[02/21 19:05:38    285s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[02/21 19:05:38    285s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[02/21 19:05:38    285s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[02/21 19:05:38    285s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[02/21 19:05:38    285s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[02/21 19:05:38    285s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[02/21 19:05:38    285s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[02/21 19:05:38    285s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[02/21 19:05:38    285s] CPU time for VDD FollowPin 0 seconds
[02/21 19:05:38    285s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[02/21 19:05:38    285s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[02/21 19:05:38    285s] CPU time for VSS FollowPin 0 seconds
[02/21 19:05:38    285s]   Number of IO ports routed: 0
[02/21 19:05:38    285s]   Number of Block ports routed: 0
[02/21 19:05:38    285s]   Number of Stripe ports routed: 0
[02/21 19:05:38    285s]   Number of Core ports routed: 134
[02/21 19:05:38    285s]   Number of Pad ports routed: 0
[02/21 19:05:38    285s]   Number of Power Bump ports routed: 0
[02/21 19:05:38    285s]   Number of Followpin connections: 67
[02/21 19:05:38    285s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2979.00 megs.
[02/21 19:05:38    285s] 
[02/21 19:05:38    285s] 
[02/21 19:05:38    285s] 
[02/21 19:05:38    285s]  Begin updating DB with routing results ...
[02/21 19:05:38    285s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[02/21 19:05:38    285s] Pin and blockage extraction finished
[02/21 19:05:38    285s] 
[02/21 19:05:38    285s] sroute created 201 wires.
[02/21 19:05:38    285s] ViaGen created 134 vias, deleted 0 via to avoid violation.
[02/21 19:05:38    285s] +--------+----------------+----------------+
[02/21 19:05:38    285s] |  Layer |     Created    |     Deleted    |
[02/21 19:05:38    285s] +--------+----------------+----------------+
[02/21 19:05:38    285s] | metal1 |       201      |       NA       |
[02/21 19:05:38    285s] |  via1  |       134      |        0       |
[02/21 19:05:38    285s] +--------+----------------+----------------+
[02/21 19:10:08    321s] <CMD> saveDesign test_02_pg.enc
[02/21 19:10:08    321s] #% Begin save design ... (date=02/21 19:10:08, mem=1279.9M)
[02/21 19:10:08    321s] % Begin Save ccopt configuration ... (date=02/21 19:10:08, mem=1279.9M)
[02/21 19:10:08    321s] % End Save ccopt configuration ... (date=02/21 19:10:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=1280.1M, current mem=1280.1M)
[02/21 19:10:08    321s] % Begin Save netlist data ... (date=02/21 19:10:08, mem=1280.1M)
[02/21 19:10:08    321s] Writing Binary DB to test_02_pg.enc.dat/VQS64_4.v.bin in single-threaded mode...
[02/21 19:10:08    321s] % End Save netlist data ... (date=02/21 19:10:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=1280.1M, current mem=1280.1M)
[02/21 19:10:08    321s] Saving symbol-table file ...
[02/21 19:10:09    321s] Saving congestion map file test_02_pg.enc.dat/VQS64_4.route.congmap.gz ...
[02/21 19:10:09    321s] % Begin Save AAE data ... (date=02/21 19:10:09, mem=1280.2M)
[02/21 19:10:09    321s] Saving AAE Data ...
[02/21 19:10:09    321s] % End Save AAE data ... (date=02/21 19:10:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1280.2M, current mem=1280.2M)
[02/21 19:10:09    321s] Saving preference file test_02_pg.enc.dat/gui.pref.tcl ...
[02/21 19:10:09    321s] Saving mode setting ...
[02/21 19:10:09    321s] Saving global file ...
[02/21 19:10:10    321s] % Begin Save floorplan data ... (date=02/21 19:10:10, mem=1280.5M)
[02/21 19:10:10    321s] Saving floorplan file ...
[02/21 19:10:10    321s] % End Save floorplan data ... (date=02/21 19:10:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1280.6M, current mem=1280.6M)
[02/21 19:10:10    321s] Saving Drc markers ...
[02/21 19:10:10    321s] ... No Drc file written since there is no markers found.
[02/21 19:10:10    321s] % Begin Save placement data ... (date=02/21 19:10:10, mem=1280.6M)
[02/21 19:10:10    321s] ** Saving stdCellPlacement_binary (version# 2) ...
[02/21 19:10:10    321s] Save Adaptive View Pruning View Names to Binary file
[02/21 19:10:10    321s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1556.3M) ***
[02/21 19:10:10    321s] % End Save placement data ... (date=02/21 19:10:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1280.6M, current mem=1280.6M)
[02/21 19:10:10    321s] % Begin Save routing data ... (date=02/21 19:10:10, mem=1280.6M)
[02/21 19:10:10    321s] Saving route file ...
[02/21 19:10:11    321s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1553.3M) ***
[02/21 19:10:11    321s] % End Save routing data ... (date=02/21 19:10:11, total cpu=0:00:00.0, real=0:00:01.0, peak res=1280.6M, current mem=1280.6M)
[02/21 19:10:11    321s] Saving property file test_02_pg.enc.dat/VQS64_4.prop
[02/21 19:10:11    321s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1556.3M) ***
[02/21 19:10:11    321s] % Begin Save power constraints data ... (date=02/21 19:10:11, mem=1280.6M)
[02/21 19:10:11    321s] % End Save power constraints data ... (date=02/21 19:10:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1280.6M, current mem=1280.6M)
[02/21 19:10:11    322s] Generated self-contained design test_02_pg.enc.dat
[02/21 19:10:11    322s] #% End save design ... (date=02/21 19:10:11, total cpu=0:00:00.7, real=0:00:03.0, peak res=1311.3M, current mem=1280.5M)
[02/21 19:10:11    322s] *** Message Summary: 0 warning(s), 0 error(s)
[02/21 19:10:11    322s] 
[02/21 19:11:06    323s] <CMD> zoomBox -1.87800 58.52800 8.82000 45.02200
[02/21 19:22:33    422s] <CMD> clearGlobalNets
[02/21 19:22:33    422s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename *
[02/21 19:22:33    422s] <CMD> globalNetConnect VDD -type tiehi -pin VDD -instanceBasename *
[02/21 19:22:33    422s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename *
[02/21 19:22:33    422s] <CMD> globalNetConnect VSS -type tielo -pin VSS -instanceBasename *
[02/21 19:25:02    435s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[02/21 19:25:02    435s] <CMD> setEndCapMode -reset
[02/21 19:25:02    435s] <CMD> setEndCapMode -boundary_tap false
[02/21 19:25:02    435s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[02/21 19:25:02    435s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[02/21 19:25:02    435s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[02/21 19:25:02    435s] <CMD> setPlaceMode -reset
[02/21 19:25:02    435s] <CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -maxRouteLayer 6 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[02/21 19:25:02    435s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[02/21 19:25:13    436s] <CMD> setPlaceMode -fp false
[02/21 19:25:13    436s] <CMD> place_design
[02/21 19:25:13    436s] **WARN: (IMPSP-9525):	setPlaceMode -maxRouteLayer will overwrite setTrialRouteMode -maxRouteLayer inside placeDesign.
[02/21 19:25:13    436s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[02/21 19:25:13    436s] *** placeDesign #1 [begin] : totSession cpu/real = 0:07:16.8/0:58:41.6 (0.1), mem = 1581.8M
[02/21 19:25:14    436s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 768, percentage of missing scan cell = 0.00% (0 / 768)
[02/21 19:25:14    436s] #Start colorize_geometry on Tue Feb 21 19:25:14 2023
[02/21 19:25:14    436s] #
[02/21 19:25:14    436s] ### Time Record (colorize_geometry) is installed.
[02/21 19:25:14    436s] ### Time Record (Pre Callback) is installed.
[02/21 19:25:14    436s] ### Time Record (Pre Callback) is uninstalled.
[02/21 19:25:14    436s] ### Time Record (DB Import) is installed.
[02/21 19:25:14    436s] ### info: trigger incremental cell import ( 134 new cells ).
[02/21 19:25:14    436s] ### info: trigger incremental reloading library data ( #cell = 134 ).
[02/21 19:25:14    437s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=2107342787 placement=984943660 pin_access=1 inst_pattern=1
[02/21 19:25:14    437s] ### Time Record (DB Import) is uninstalled.
[02/21 19:25:14    437s] ### Time Record (DB Export) is installed.
[02/21 19:25:14    437s] Extracting standard cell pins and blockage ...... 
[02/21 19:25:14    437s] Pin and blockage extraction finished
[02/21 19:25:14    437s] ### export design design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=2107342787 placement=984943660 pin_access=1 inst_pattern=1
[02/21 19:25:14    437s] ### Time Record (DB Export) is uninstalled.
[02/21 19:25:14    437s] ### Time Record (Post Callback) is installed.
[02/21 19:25:14    437s] ### Time Record (Post Callback) is uninstalled.
[02/21 19:25:14    437s] #
[02/21 19:25:14    437s] #colorize_geometry statistics:
[02/21 19:25:14    437s] #Cpu time = 00:00:00
[02/21 19:25:14    437s] #Elapsed time = 00:00:00
[02/21 19:25:14    437s] #Increased memory = -5.93 (MB)
[02/21 19:25:14    437s] #Total memory = 1307.85 (MB)
[02/21 19:25:14    437s] #Peak memory = 1313.84 (MB)
[02/21 19:25:14    437s] #Number of warnings = 0
[02/21 19:25:14    437s] #Total number of warnings = 0
[02/21 19:25:14    437s] #Number of fails = 0
[02/21 19:25:14    437s] #Total number of fails = 0
[02/21 19:25:14    437s] #Complete colorize_geometry on Tue Feb 21 19:25:14 2023
[02/21 19:25:14    437s] #
[02/21 19:25:14    437s] ### import design signature (4): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[02/21 19:25:14    437s] ### Time Record (colorize_geometry) is uninstalled.
[02/21 19:25:14    437s] ### 
[02/21 19:25:14    437s] ###   Scalability Statistics
[02/21 19:25:14    437s] ### 
[02/21 19:25:14    437s] ### ------------------------+----------------+----------------+----------------+
[02/21 19:25:14    437s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[02/21 19:25:14    437s] ### ------------------------+----------------+----------------+----------------+
[02/21 19:25:14    437s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[02/21 19:25:14    437s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[02/21 19:25:14    437s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[02/21 19:25:14    437s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[02/21 19:25:14    437s] ###   Entire Command        |        00:00:00|        00:00:00|             0.3|
[02/21 19:25:14    437s] ### ------------------------+----------------+----------------+----------------+
[02/21 19:25:14    437s] ### 
[02/21 19:25:14    437s] *** Starting placeDesign default flow ***
[02/21 19:25:14    437s] ### Creating LA Mngr. totSessionCpu=0:07:17 mem=1585.8M
[02/21 19:25:14    437s] ### Creating LA Mngr, finished. totSessionCpu=0:07:17 mem=1585.8M
[02/21 19:25:14    437s] *** Start deleteBufferTree ***
[02/21 19:25:15    437s] Info: Detect buffers to remove automatically.
[02/21 19:25:15    437s] Analyzing netlist ...
[02/21 19:25:15    437s] Updating netlist
[02/21 19:25:15    437s] 
[02/21 19:25:16    437s] *summary: 311 instances (buffers/inverters) removed
[02/21 19:25:16    437s] *** Finish deleteBufferTree (0:00:00.4) ***
[02/21 19:25:16    437s] **INFO: Enable pre-place timing setting for timing analysis
[02/21 19:25:16    437s] Set Using Default Delay Limit as 101.
[02/21 19:25:16    437s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[02/21 19:25:16    437s] Set Default Net Delay as 0 ps.
[02/21 19:25:16    437s] Set Default Net Load as 0 pF. 
[02/21 19:25:16    437s] Set Default Input Pin Transition as 1 ps.
[02/21 19:25:16    437s] **INFO: Analyzing IO path groups for slack adjustment
[02/21 19:25:16    437s] Effort level <high> specified for reg2reg_tmp.11434 path_group
[02/21 19:25:16    437s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/21 19:25:17    438s] AAE DB initialization (MEM=1680.29 CPU=0:00:00.0 REAL=0:00:00.0) 
[02/21 19:25:17    438s] #################################################################################
[02/21 19:25:17    438s] # Design Stage: PreRoute
[02/21 19:25:17    438s] # Design Name: VQS64_4
[02/21 19:25:17    438s] # Design Mode: 90nm
[02/21 19:25:17    438s] # Analysis Mode: MMMC Non-OCV 
[02/21 19:25:17    438s] # Parasitics Mode: No SPEF/RCDB 
[02/21 19:25:17    438s] # Signoff Settings: SI Off 
[02/21 19:25:17    438s] #################################################################################
[02/21 19:25:17    438s] Calculate delays in Single mode...
[02/21 19:25:17    438s] Topological Sorting (REAL = 0:00:00.0, MEM = 1683.3M, InitMEM = 1682.3M)
[02/21 19:25:17    438s] Start delay calculation (fullDC) (1 T). (MEM=1683.3)
[02/21 19:25:17    438s] siFlow : Timing analysis mode is single, using late cdB files
[02/21 19:25:17    438s] Start AAE Lib Loading. (MEM=1694.81)
[02/21 19:25:17    438s] End AAE Lib Loading. (MEM=1732.97 CPU=0:00:00.0 Real=0:00:00.0)
[02/21 19:25:17    438s] End AAE Lib Interpolated Model. (MEM=1732.97 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/21 19:25:18    439s] Total number of fetched objects 3215
[02/21 19:25:18    439s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/21 19:25:18    439s] End delay calculation. (MEM=1839.9 CPU=0:00:00.6 REAL=0:00:01.0)
[02/21 19:25:18    439s] End delay calculation (fullDC). (MEM=1803.29 CPU=0:00:00.8 REAL=0:00:01.0)
[02/21 19:25:18    439s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 1803.3M) ***
[02/21 19:25:18    439s] **INFO: Disable pre-place timing setting for timing analysis
[02/21 19:25:18    439s] Set Using Default Delay Limit as 1000.
[02/21 19:25:18    439s] Set Default Net Delay as 1000 ps.
[02/21 19:25:18    439s] Set Default Input Pin Transition as 0.1 ps.
[02/21 19:25:18    439s] Set Default Net Load as 0.5 pF. 
[02/21 19:25:18    439s] **INFO: Pre-place timing setting for timing analysis already disabled
[02/21 19:25:19    439s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1793.8M, EPOCH TIME: 1677036319.076258
[02/21 19:25:19    439s] Deleted 0 physical inst  (cell - / prefix -).
[02/21 19:25:19    439s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.016, MEM:1793.8M, EPOCH TIME: 1677036319.092513
[02/21 19:25:19    439s] INFO: #ExclusiveGroups=0
[02/21 19:25:19    439s] INFO: There are no Exclusive Groups.
[02/21 19:25:19    439s] *** Starting "NanoPlace(TM) placement v#6 (mem=1793.8M)" ...
[02/21 19:25:19    439s] Wait...
[02/21 19:25:19    440s] *** Build Buffered Sizing Timing Model
[02/21 19:25:19    440s] (cpu=0:00:00.4 mem=1801.8M) ***
[02/21 19:25:19    440s] *** Build Virtual Sizing Timing Model
[02/21 19:25:19    440s] (cpu=0:00:00.5 mem=1801.8M) ***
[02/21 19:25:19    440s] No user-set net weight.
[02/21 19:25:19    440s] Net fanout histogram:
[02/21 19:25:19    440s] 2		: 1631 (59.6%) nets
[02/21 19:25:19    440s] 3		: 542 (19.8%) nets
[02/21 19:25:19    440s] 4     -	14	: 551 (20.1%) nets
[02/21 19:25:19    440s] 15    -	39	: 0 (0.0%) nets
[02/21 19:25:19    440s] 40    -	79	: 0 (0.0%) nets
[02/21 19:25:19    440s] 80    -	159	: 10 (0.4%) nets
[02/21 19:25:19    440s] 160   -	319	: 0 (0.0%) nets
[02/21 19:25:19    440s] 320   -	639	: 0 (0.0%) nets
[02/21 19:25:19    440s] 640   -	1279	: 1 (0.0%) nets
[02/21 19:25:19    440s] 1280  -	2559	: 0 (0.0%) nets
[02/21 19:25:19    440s] 2560  -	5119	: 0 (0.0%) nets
[02/21 19:25:19    440s] 5120+		: 0 (0.0%) nets
[02/21 19:25:19    440s] no activity file in design. spp won't run.
[02/21 19:25:19    440s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[02/21 19:25:19    440s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[02/21 19:25:19    440s] Define the scan chains before using this option.
[02/21 19:25:19    440s] Type 'man IMPSP-9042' for more detail.
[02/21 19:25:19    440s] Processing tracks to init pin-track alignment.
[02/21 19:25:19    440s] z: 2, totalTracks: 1
[02/21 19:25:19    440s] z: 4, totalTracks: 1
[02/21 19:25:19    440s] z: 6, totalTracks: 1
[02/21 19:25:19    440s] z: 8, totalTracks: 1
[02/21 19:25:19    440s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[02/21 19:25:19    440s] All LLGs are deleted
[02/21 19:25:19    440s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:25:19    440s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:25:19    440s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1801.8M, EPOCH TIME: 1677036319.808018
[02/21 19:25:19    440s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.020, REAL:0.052, MEM:1801.8M, EPOCH TIME: 1677036319.859672
[02/21 19:25:19    440s] # Building VQS64_4 llgBox search-tree.
[02/21 19:25:19    440s] #std cell=2190 (0 fixed + 2190 movable) #buf cell=0 #inv cell=316 #block=0 (0 floating + 0 preplaced)
[02/21 19:25:19    440s] #ioInst=0 #net=2735 #term=9265 #term/net=3.39, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=513
[02/21 19:25:19    440s] stdCell: 2190 single + 0 double + 0 multi
[02/21 19:25:19    440s] Total standard cell length = 3.6716 (mm), area = 0.0051 (mm^2)
[02/21 19:25:19    440s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1801.8M, EPOCH TIME: 1677036319.863869
[02/21 19:25:19    440s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:25:19    440s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:25:19    440s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1801.8M, EPOCH TIME: 1677036319.864316
[02/21 19:25:19    440s] Max number of tech site patterns supported in site array is 256.
[02/21 19:25:19    440s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/21 19:25:19    440s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1801.8M, EPOCH TIME: 1677036319.952308
[02/21 19:25:19    440s] After signature check, allow fast init is false, keep pre-filter is false.
[02/21 19:25:19    440s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[02/21 19:25:19    440s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1801.8M, EPOCH TIME: 1677036319.952944
[02/21 19:25:19    440s] Use non-trimmed site array because memory saving is not enough.
[02/21 19:25:19    440s] SiteArray: non-trimmed site array dimensions = 66 x 510
[02/21 19:25:19    440s] SiteArray: use 172,032 bytes
[02/21 19:25:19    440s] SiteArray: current memory after site array memory allocation 1801.9M
[02/21 19:25:19    440s] SiteArray: FP blocked sites are writable
[02/21 19:25:19    440s] Estimated cell power/ground rail width = 0.197 um
[02/21 19:25:19    440s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/21 19:25:19    440s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1801.9M, EPOCH TIME: 1677036319.964697
[02/21 19:25:19    440s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1801.9M, EPOCH TIME: 1677036319.964920
[02/21 19:25:19    440s] SiteArray: number of non floorplan blocked sites for llg default is 33660
[02/21 19:25:19    440s] Atter site array init, number of instance map data is 0.
[02/21 19:25:19    440s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.113, MEM:1801.9M, EPOCH TIME: 1677036319.977298
[02/21 19:25:19    440s] 
[02/21 19:25:19    440s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 19:25:19    440s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.116, MEM:1801.9M, EPOCH TIME: 1677036319.980070
[02/21 19:25:19    440s] 
[02/21 19:25:19    440s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 19:25:20    440s] Average module density = 0.574.
[02/21 19:25:20    440s] Density for the design = 0.574.
[02/21 19:25:20    440s]        = stdcell_area 19324 sites (5140 um^2) / alloc_area 33660 sites (8954 um^2).
[02/21 19:25:20    440s] Pin Density = 0.2753.
[02/21 19:25:20    440s]             = total # of pins 9265 / total area 33660.
[02/21 19:25:20    440s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1801.9M, EPOCH TIME: 1677036320.019782
[02/21 19:25:20    440s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.002, MEM:1801.9M, EPOCH TIME: 1677036320.021500
[02/21 19:25:20    440s] OPERPROF: Starting pre-place ADS at level 1, MEM:1801.9M, EPOCH TIME: 1677036320.023854
[02/21 19:25:20    440s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1801.9M, EPOCH TIME: 1677036320.031342
[02/21 19:25:20    440s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1801.9M, EPOCH TIME: 1677036320.031540
[02/21 19:25:20    440s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1801.9M, EPOCH TIME: 1677036320.031723
[02/21 19:25:20    440s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1801.9M, EPOCH TIME: 1677036320.031882
[02/21 19:25:20    440s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1801.9M, EPOCH TIME: 1677036320.032033
[02/21 19:25:20    440s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1801.9M, EPOCH TIME: 1677036320.032308
[02/21 19:25:20    440s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1801.9M, EPOCH TIME: 1677036320.032467
[02/21 19:25:20    440s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1801.9M, EPOCH TIME: 1677036320.032637
[02/21 19:25:20    440s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.001, MEM:1801.9M, EPOCH TIME: 1677036320.032788
[02/21 19:25:20    440s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.002, MEM:1801.9M, EPOCH TIME: 1677036320.032968
[02/21 19:25:20    440s] ADSU 0.574 -> 0.631. site 33660.000 -> 30639.200. GS 11.200
[02/21 19:25:20    440s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.010, REAL:0.012, MEM:1801.9M, EPOCH TIME: 1677036320.035485
[02/21 19:25:20    440s] OPERPROF: Starting spMPad at level 1, MEM:1766.9M, EPOCH TIME: 1677036320.037065
[02/21 19:25:20    440s] OPERPROF:   Starting spContextMPad at level 2, MEM:1766.9M, EPOCH TIME: 1677036320.037370
[02/21 19:25:20    440s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1766.9M, EPOCH TIME: 1677036320.037537
[02/21 19:25:20    440s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.001, MEM:1766.9M, EPOCH TIME: 1677036320.037694
[02/21 19:25:20    440s] Initial padding reaches pin density 0.440 for top
[02/21 19:25:20    440s] InitPadU 0.631 -> 0.950 for top
[02/21 19:25:20    440s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1766.9M, EPOCH TIME: 1677036320.068295
[02/21 19:25:20    440s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.001, MEM:1766.9M, EPOCH TIME: 1677036320.068968
[02/21 19:25:20    440s] === lastAutoLevel = 7 
[02/21 19:25:20    440s] OPERPROF: Starting spInitNetWt at level 1, MEM:1766.9M, EPOCH TIME: 1677036320.092392
[02/21 19:25:20    440s] no activity file in design. spp won't run.
[02/21 19:25:20    440s] [spp] 0
[02/21 19:25:20    440s] [adp] 0:1:1:3
[02/21 19:25:20    440s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.680, REAL:0.710, MEM:1793.2M, EPOCH TIME: 1677036320.802326
[02/21 19:25:20    440s] Clock gating cells determined by native netlist tracing.
[02/21 19:25:20    440s] no activity file in design. spp won't run.
[02/21 19:25:20    440s] no activity file in design. spp won't run.
[02/21 19:25:21    441s] OPERPROF: Starting npMain at level 1, MEM:1793.2M, EPOCH TIME: 1677036321.012662
[02/21 19:25:22    441s] OPERPROF:   Starting npPlace at level 2, MEM:1801.3M, EPOCH TIME: 1677036322.063195
[02/21 19:25:22    441s] Iteration  1: Total net bbox = 8.706e-10 (5.09e-10 3.61e-10)
[02/21 19:25:22    441s]               Est.  stn bbox = 9.013e-10 (5.27e-10 3.74e-10)
[02/21 19:25:22    441s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1802.3M
[02/21 19:25:22    441s] Iteration  2: Total net bbox = 8.706e-10 (5.09e-10 3.61e-10)
[02/21 19:25:22    441s]               Est.  stn bbox = 9.013e-10 (5.27e-10 3.74e-10)
[02/21 19:25:22    441s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1802.3M
[02/21 19:25:22    441s] exp_mt_sequential is set from setPlaceMode option to 1
[02/21 19:25:22    441s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[02/21 19:25:22    441s] place_exp_mt_interval set to default 32
[02/21 19:25:22    441s] place_exp_mt_interval_bias (first half) set to default 0.750000
[02/21 19:25:22    441s] Iteration  3: Total net bbox = 5.322e+01 (2.98e+01 2.34e+01)
[02/21 19:25:22    441s]               Est.  stn bbox = 6.862e+01 (3.90e+01 2.96e+01)
[02/21 19:25:22    441s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1806.9M
[02/21 19:25:22    441s] Total number of setup views is 1.
[02/21 19:25:22    441s] Total number of active setup views is 1.
[02/21 19:25:22    441s] Active setup views:
[02/21 19:25:22    441s]     VView1
[02/21 19:25:22    441s] Iteration  4: Total net bbox = 6.240e+03 (2.73e+03 3.51e+03)
[02/21 19:25:22    441s]               Est.  stn bbox = 8.787e+03 (4.00e+03 4.79e+03)
[02/21 19:25:22    441s]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 1806.9M
[02/21 19:25:23    442s] Iteration  5: Total net bbox = 1.270e+04 (6.14e+03 6.56e+03)
[02/21 19:25:23    442s]               Est.  stn bbox = 1.612e+04 (7.86e+03 8.26e+03)
[02/21 19:25:23    442s]               cpu = 0:00:00.9 real = 0:00:01.0 mem = 1806.9M
[02/21 19:25:23    442s] OPERPROF:   Finished npPlace at level 2, CPU:1.570, REAL:1.607, MEM:1806.9M, EPOCH TIME: 1677036323.670061
[02/21 19:25:23    442s] OPERPROF: Finished npMain at level 1, CPU:1.590, REAL:2.661, MEM:1806.9M, EPOCH TIME: 1677036323.673671
[02/21 19:25:23    442s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1806.9M, EPOCH TIME: 1677036323.676316
[02/21 19:25:23    442s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/21 19:25:23    442s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:1806.9M, EPOCH TIME: 1677036323.677711
[02/21 19:25:23    442s] OPERPROF: Starting npMain at level 1, MEM:1806.9M, EPOCH TIME: 1677036323.678151
[02/21 19:25:23    442s] OPERPROF:   Starting npPlace at level 2, MEM:1806.9M, EPOCH TIME: 1677036323.696431
[02/21 19:25:24    443s] Iteration  6: Total net bbox = 1.434e+04 (7.25e+03 7.09e+03)
[02/21 19:25:24    443s]               Est.  stn bbox = 1.788e+04 (9.04e+03 8.84e+03)
[02/21 19:25:24    443s]               cpu = 0:00:00.9 real = 0:00:01.0 mem = 1808.1M
[02/21 19:25:24    443s] OPERPROF:   Finished npPlace at level 2, CPU:0.870, REAL:0.872, MEM:1808.1M, EPOCH TIME: 1677036324.568473
[02/21 19:25:24    443s] OPERPROF: Finished npMain at level 1, CPU:0.890, REAL:0.894, MEM:1808.1M, EPOCH TIME: 1677036324.572480
[02/21 19:25:24    443s] Legalizing MH Cells... 0 / 0 (level 4)
[02/21 19:25:24    443s] No instances found in the vector
[02/21 19:25:24    443s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1808.1M, DRC: 0)
[02/21 19:25:24    443s] 0 (out of 0) MH cells were successfully legalized.
[02/21 19:25:24    443s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1808.1M, EPOCH TIME: 1677036324.573325
[02/21 19:25:24    443s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/21 19:25:24    443s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1808.1M, EPOCH TIME: 1677036324.573786
[02/21 19:25:24    443s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1808.1M, EPOCH TIME: 1677036324.573996
[02/21 19:25:24    443s] Starting Early Global Route rough congestion estimation: mem = 1808.1M
[02/21 19:25:24    443s] (I)      ==================== Layers =====================
[02/21 19:25:24    443s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 19:25:24    443s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[02/21 19:25:24    443s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 19:25:24    443s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[02/21 19:25:24    443s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[02/21 19:25:24    443s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[02/21 19:25:24    443s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[02/21 19:25:24    443s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[02/21 19:25:24    443s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[02/21 19:25:24    443s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[02/21 19:25:24    443s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[02/21 19:25:24    443s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[02/21 19:25:24    443s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[02/21 19:25:24    443s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[02/21 19:25:24    443s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[02/21 19:25:24    443s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[02/21 19:25:24    443s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[02/21 19:25:24    443s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[02/21 19:25:24    443s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[02/21 19:25:24    443s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[02/21 19:25:24    443s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[02/21 19:25:24    443s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[02/21 19:25:24    443s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 19:25:24    443s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[02/21 19:25:24    443s] (I)      |   0 |  0 |  active |   other |        |    MS |
[02/21 19:25:24    443s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[02/21 19:25:24    443s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 19:25:24    443s] (I)      Started Import and model ( Curr Mem: 1808.09 MB )
[02/21 19:25:24    443s] (I)      Default pattern map key = VQS64_4_default.
[02/21 19:25:24    443s] (I)      == Non-default Options ==
[02/21 19:25:24    443s] (I)      Print mode                                         : 2
[02/21 19:25:24    443s] (I)      Stop if highly congested                           : false
[02/21 19:25:24    443s] (I)      Maximum routing layer                              : 6
[02/21 19:25:24    443s] (I)      Assign partition pins                              : false
[02/21 19:25:24    443s] (I)      Support large GCell                                : true
[02/21 19:25:24    443s] (I)      Number of threads                                  : 1
[02/21 19:25:24    443s] (I)      Number of rows per GCell                           : 5
[02/21 19:25:24    443s] (I)      Max num rows per GCell                             : 32
[02/21 19:25:24    443s] (I)      Method to set GCell size                           : row
[02/21 19:25:24    443s] (I)      Counted 351 PG shapes. We will not process PG shapes layer by layer.
[02/21 19:25:24    443s] (I)      Use row-based GCell size
[02/21 19:25:24    443s] (I)      Use row-based GCell align
[02/21 19:25:24    443s] (I)      layer 0 area = 0
[02/21 19:25:24    443s] (I)      layer 1 area = 0
[02/21 19:25:24    443s] (I)      layer 2 area = 0
[02/21 19:25:24    443s] (I)      layer 3 area = 0
[02/21 19:25:24    443s] (I)      layer 4 area = 0
[02/21 19:25:24    443s] (I)      layer 5 area = 0
[02/21 19:25:24    443s] (I)      GCell unit size   : 2800
[02/21 19:25:24    443s] (I)      GCell multiplier  : 5
[02/21 19:25:24    443s] (I)      GCell row height  : 2800
[02/21 19:25:24    443s] (I)      Actual row height : 2800
[02/21 19:25:24    443s] (I)      GCell align ref   : 10080 10080
[02/21 19:25:24    443s] [NR-eGR] Track table information for default rule: 
[02/21 19:25:24    443s] [NR-eGR] metal1 has single uniform track structure
[02/21 19:25:24    443s] [NR-eGR] metal2 has single uniform track structure
[02/21 19:25:24    443s] [NR-eGR] metal3 has single uniform track structure
[02/21 19:25:24    443s] [NR-eGR] metal4 has single uniform track structure
[02/21 19:25:24    443s] [NR-eGR] metal5 has single uniform track structure
[02/21 19:25:24    443s] [NR-eGR] metal6 has single uniform track structure
[02/21 19:25:24    443s] [NR-eGR] metal7 has single uniform track structure
[02/21 19:25:24    443s] [NR-eGR] metal8 has single uniform track structure
[02/21 19:25:24    443s] [NR-eGR] metal9 has single uniform track structure
[02/21 19:25:24    443s] [NR-eGR] metal10 has single uniform track structure
[02/21 19:25:24    443s] (I)      ============== Default via ===============
[02/21 19:25:24    443s] (I)      +---+------------------+-----------------+
[02/21 19:25:24    443s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[02/21 19:25:24    443s] (I)      +---+------------------+-----------------+
[02/21 19:25:24    443s] (I)      | 1 |    8  via1_7     |    8  via1_7    |
[02/21 19:25:24    443s] (I)      | 2 |   12  via2_5     |   12  via2_5    |
[02/21 19:25:24    443s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[02/21 19:25:24    443s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[02/21 19:25:24    443s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[02/21 19:25:24    443s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[02/21 19:25:24    443s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[02/21 19:25:24    443s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[02/21 19:25:24    443s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[02/21 19:25:24    443s] (I)      +---+------------------+-----------------+
[02/21 19:25:24    443s] [NR-eGR] Read 146 PG shapes
[02/21 19:25:24    443s] [NR-eGR] Read 0 clock shapes
[02/21 19:25:24    443s] [NR-eGR] Read 0 other shapes
[02/21 19:25:24    443s] [NR-eGR] #Routing Blockages  : 0
[02/21 19:25:24    443s] [NR-eGR] #Instance Blockages : 0
[02/21 19:25:24    443s] [NR-eGR] #PG Blockages       : 146
[02/21 19:25:24    443s] [NR-eGR] #Halo Blockages     : 0
[02/21 19:25:24    443s] [NR-eGR] #Boundary Blockages : 0
[02/21 19:25:24    443s] [NR-eGR] #Clock Blockages    : 0
[02/21 19:25:24    443s] [NR-eGR] #Other Blockages    : 0
[02/21 19:25:24    443s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/21 19:25:24    443s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/21 19:25:24    443s] [NR-eGR] Read 2477 nets ( ignored 0 )
[02/21 19:25:24    443s] (I)      early_global_route_priority property id does not exist.
[02/21 19:25:24    443s] (I)      Read Num Blocks=146  Num Prerouted Wires=0  Num CS=0
[02/21 19:25:24    443s] (I)      Layer 1 (V) : #blockages 146 : #preroutes 0
[02/21 19:25:24    443s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[02/21 19:25:24    443s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[02/21 19:25:24    443s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[02/21 19:25:24    443s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[02/21 19:25:24    443s] (I)      Number of ignored nets                =      0
[02/21 19:25:24    443s] (I)      Number of connected nets              =      0
[02/21 19:25:24    443s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/21 19:25:24    443s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/21 19:25:24    443s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/21 19:25:24    443s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/21 19:25:24    443s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/21 19:25:24    443s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/21 19:25:24    443s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/21 19:25:24    443s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/21 19:25:24    443s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/21 19:25:24    443s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/21 19:25:24    443s] (I)      Ndr track 0 does not exist
[02/21 19:25:24    443s] (I)      ---------------------Grid Graph Info--------------------
[02/21 19:25:24    443s] (I)      Routing area        : (0, 0) - (214200, 204960)
[02/21 19:25:24    443s] (I)      Core area           : (10080, 10080) - (204120, 194880)
[02/21 19:25:24    443s] (I)      Site width          :   380  (dbu)
[02/21 19:25:24    443s] (I)      Row height          :  2800  (dbu)
[02/21 19:25:24    443s] (I)      GCell row height    :  2800  (dbu)
[02/21 19:25:24    443s] (I)      GCell width         : 14000  (dbu)
[02/21 19:25:24    443s] (I)      GCell height        : 14000  (dbu)
[02/21 19:25:24    443s] (I)      Grid                :    16    15     6
[02/21 19:25:24    443s] (I)      Layer numbers       :     1     2     3     4     5     6
[02/21 19:25:24    443s] (I)      Vertical capacity   :     0 14000     0 14000     0 14000
[02/21 19:25:24    443s] (I)      Horizontal capacity :     0     0 14000     0 14000     0
[02/21 19:25:24    443s] (I)      Default wire width  :   140   140   140   280   280   280
[02/21 19:25:24    443s] (I)      Default wire space  :   130   140   140   280   280   280
[02/21 19:25:24    443s] (I)      Default wire pitch  :   270   280   280   560   560   560
[02/21 19:25:24    443s] (I)      Default pitch size  :   270   280   280   560   560   560
[02/21 19:25:24    443s] (I)      First track coord   :   140   190   140   750   700   750
[02/21 19:25:24    443s] (I)      Num tracks per GCell: 51.85 50.00 50.00 25.00 25.00 25.00
[02/21 19:25:24    443s] (I)      Total num of tracks :   732   765   732   381   365   381
[02/21 19:25:24    443s] (I)      Num of masks        :     1     1     1     1     1     1
[02/21 19:25:24    443s] (I)      Num of trim masks   :     0     0     0     0     0     0
[02/21 19:25:24    443s] (I)      --------------------------------------------------------
[02/21 19:25:24    443s] 
[02/21 19:25:24    443s] [NR-eGR] ============ Routing rule table ============
[02/21 19:25:24    443s] [NR-eGR] Rule id: 0  Nets: 2477
[02/21 19:25:24    443s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[02/21 19:25:24    443s] (I)                    Layer    2    3    4    5    6 
[02/21 19:25:24    443s] (I)                    Pitch  280  280  560  560  560 
[02/21 19:25:24    443s] (I)             #Used tracks    1    1    1    1    1 
[02/21 19:25:24    443s] (I)       #Fully used tracks    1    1    1    1    1 
[02/21 19:25:24    443s] [NR-eGR] ========================================
[02/21 19:25:24    443s] [NR-eGR] 
[02/21 19:25:24    443s] (I)      =============== Blocked Tracks ===============
[02/21 19:25:24    443s] (I)      +-------+---------+----------+---------------+
[02/21 19:25:24    443s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/21 19:25:24    443s] (I)      +-------+---------+----------+---------------+
[02/21 19:25:24    443s] (I)      |     1 |       0 |        0 |         0.00% |
[02/21 19:25:24    443s] (I)      |     2 |   11475 |      675 |         5.88% |
[02/21 19:25:24    443s] (I)      |     3 |   11712 |        0 |         0.00% |
[02/21 19:25:24    443s] (I)      |     4 |    5715 |        0 |         0.00% |
[02/21 19:25:24    443s] (I)      |     5 |    5840 |        0 |         0.00% |
[02/21 19:25:24    443s] (I)      |     6 |    5715 |        0 |         0.00% |
[02/21 19:25:24    443s] (I)      +-------+---------+----------+---------------+
[02/21 19:25:24    443s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.08 sec, Curr Mem: 1808.09 MB )
[02/21 19:25:24    443s] (I)      Reset routing kernel
[02/21 19:25:24    443s] (I)      numLocalWires=7372  numGlobalNetBranches=2198  numLocalNetBranches=1501
[02/21 19:25:24    443s] (I)      totalPins=8494  totalGlobalPin=3726 (43.87%)
[02/21 19:25:24    443s] (I)      total 2D Cap : 39810 = (17552 H, 22258 V)
[02/21 19:25:24    443s] (I)      
[02/21 19:25:24    443s] (I)      ============  Phase 1a Route ============
[02/21 19:25:24    443s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[02/21 19:25:24    443s] (I)      Usage: 2721 = (1408 H, 1313 V) = (8.02% H, 5.90% V) = (9.856e+03um H, 9.191e+03um V)
[02/21 19:25:24    443s] (I)      
[02/21 19:25:24    443s] (I)      ============  Phase 1b Route ============
[02/21 19:25:24    443s] (I)      Usage: 2721 = (1408 H, 1313 V) = (8.02% H, 5.90% V) = (9.856e+03um H, 9.191e+03um V)
[02/21 19:25:24    443s] (I)      eGR overflow: 0.00% H + 0.00% V
[02/21 19:25:24    443s] 
[02/21 19:25:24    443s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/21 19:25:24    443s] Finished Early Global Route rough congestion estimation: mem = 1808.1M
[02/21 19:25:24    443s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.050, REAL:0.225, MEM:1808.1M, EPOCH TIME: 1677036324.798688
[02/21 19:25:24    443s] earlyGlobalRoute rough estimation gcell size 5 row height
[02/21 19:25:24    443s] OPERPROF: Starting CDPad at level 1, MEM:1808.1M, EPOCH TIME: 1677036324.798977
[02/21 19:25:24    443s] CDPadU 0.950 -> 0.950. R=0.631, N=2190, GS=7.000
[02/21 19:25:24    443s] OPERPROF: Finished CDPad at level 1, CPU:0.010, REAL:0.008, MEM:1808.1M, EPOCH TIME: 1677036324.807167
[02/21 19:25:24    443s] OPERPROF: Starting npMain at level 1, MEM:1808.1M, EPOCH TIME: 1677036324.808229
[02/21 19:25:24    443s] OPERPROF:   Starting npPlace at level 2, MEM:1808.1M, EPOCH TIME: 1677036324.825280
[02/21 19:25:24    443s] OPERPROF:   Finished npPlace at level 2, CPU:0.010, REAL:0.009, MEM:1808.1M, EPOCH TIME: 1677036324.834073
[02/21 19:25:24    443s] OPERPROF: Finished npMain at level 1, CPU:0.030, REAL:0.030, MEM:1808.1M, EPOCH TIME: 1677036324.837754
[02/21 19:25:24    443s] Global placement CDP skipped at cutLevel 7.
[02/21 19:25:24    443s] Iteration  7: Total net bbox = 2.525e+04 (1.26e+04 1.26e+04)
[02/21 19:25:24    443s]               Est.  stn bbox = 2.882e+04 (1.44e+04 1.44e+04)
[02/21 19:25:24    443s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1808.1M
[02/21 19:25:25    444s] 
[02/21 19:25:25    444s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/21 19:25:25    444s] TLC MultiMap info (StdDelay):
[02/21 19:25:25    444s]   : VDCCorner + VTLib + 1 + no RcCorner := 9.5ps
[02/21 19:25:25    444s]   : VDCCorner + VTLib + 1 + VRCCorner := 10.1ps
[02/21 19:25:25    444s]  Setting StdDelay to: 10.1ps
[02/21 19:25:25    444s] 
[02/21 19:25:25    444s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/21 19:25:25    444s] nrCritNet: 4.97% ( 136 / 2735 ) cutoffSlk: -100.5ps stdDelay: 10.1ps
[02/21 19:25:26    445s] nrCritNet: 1.94% ( 53 / 2735 ) cutoffSlk: -90.6ps stdDelay: 10.1ps
[02/21 19:25:26    445s] Iteration  8: Total net bbox = 2.575e+04 (1.29e+04 1.29e+04)
[02/21 19:25:26    445s]               Est.  stn bbox = 2.933e+04 (1.47e+04 1.47e+04)
[02/21 19:25:26    445s]               cpu = 0:00:01.6 real = 0:00:02.0 mem = 1808.1M
[02/21 19:25:26    445s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1808.1M, EPOCH TIME: 1677036326.490950
[02/21 19:25:26    445s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/21 19:25:26    445s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:1808.1M, EPOCH TIME: 1677036326.491490
[02/21 19:25:26    445s] Legalizing MH Cells... 0 / 0 (level 7)
[02/21 19:25:26    445s] No instances found in the vector
[02/21 19:25:26    445s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1808.1M, DRC: 0)
[02/21 19:25:26    445s] 0 (out of 0) MH cells were successfully legalized.
[02/21 19:25:26    445s] OPERPROF: Starting npMain at level 1, MEM:1808.1M, EPOCH TIME: 1677036326.492073
[02/21 19:25:26    445s] OPERPROF:   Starting npPlace at level 2, MEM:1808.1M, EPOCH TIME: 1677036326.509030
[02/21 19:25:27    446s] GP RA stats: MHOnly 0 nrInst 2190 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[02/21 19:25:27    446s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1810.1M, EPOCH TIME: 1677036327.825314
[02/21 19:25:27    446s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:1810.1M, EPOCH TIME: 1677036327.825626
[02/21 19:25:27    446s] Iteration  9: Total net bbox = 2.583e+04 (1.27e+04 1.31e+04)
[02/21 19:25:27    446s]               Est.  stn bbox = 2.933e+04 (1.45e+04 1.49e+04)
[02/21 19:25:27    446s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 1810.1M
[02/21 19:25:27    446s] OPERPROF:   Finished npPlace at level 2, CPU:1.350, REAL:1.318, MEM:1810.1M, EPOCH TIME: 1677036327.827280
[02/21 19:25:27    446s] OPERPROF: Finished npMain at level 1, CPU:1.370, REAL:1.339, MEM:1810.1M, EPOCH TIME: 1677036327.831334
[02/21 19:25:27    446s] Iteration 10: Total net bbox = 2.636e+04 (1.31e+04 1.32e+04)
[02/21 19:25:27    446s]               Est.  stn bbox = 2.988e+04 (1.49e+04 1.50e+04)
[02/21 19:25:27    446s]               cpu = 0:00:01.4 real = 0:00:01.0 mem = 1810.1M
[02/21 19:25:27    446s] Iteration 11: Total net bbox = 2.636e+04 (1.31e+04 1.32e+04)
[02/21 19:25:27    446s]               Est.  stn bbox = 2.988e+04 (1.49e+04 1.50e+04)
[02/21 19:25:27    446s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1810.1M
[02/21 19:25:27    446s] [adp] clock
[02/21 19:25:27    446s] [adp] weight, nr nets, wire length
[02/21 19:25:27    446s] [adp]      0        1  196.837500
[02/21 19:25:27    446s] [adp] data
[02/21 19:25:27    446s] [adp] weight, nr nets, wire length
[02/21 19:25:27    446s] [adp]      0     2734  26634.616500
[02/21 19:25:27    446s] [adp] 0.000000|0.000000|0.000000
[02/21 19:25:27    446s] Iteration 12: Total net bbox = 2.636e+04 (1.31e+04 1.32e+04)
[02/21 19:25:27    446s]               Est.  stn bbox = 2.988e+04 (1.49e+04 1.50e+04)
[02/21 19:25:27    446s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1810.1M
[02/21 19:25:27    446s] *** cost = 2.636e+04 (1.31e+04 1.32e+04) (cpu for global=0:00:05.8) real=0:00:07.0***
[02/21 19:25:27    446s] Info: 0 clock gating cells identified, 0 (on average) moved 0/3
[02/21 19:25:27    446s] Saved padding area to DB
[02/21 19:25:27    446s] All LLGs are deleted
[02/21 19:25:27    446s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:25:27    446s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:25:27    446s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1810.1M, EPOCH TIME: 1677036327.876588
[02/21 19:25:27    446s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.000, MEM:1810.1M, EPOCH TIME: 1677036327.876860
[02/21 19:25:27    446s] Solver runtime cpu: 0:00:03.7 real: 0:00:03.6
[02/21 19:25:27    446s] Core Placement runtime cpu: 0:00:03.9 real: 0:00:04.0
[02/21 19:25:27    446s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[02/21 19:25:27    446s] Type 'man IMPSP-9025' for more detail.
[02/21 19:25:27    446s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1810.1M, EPOCH TIME: 1677036327.882484
[02/21 19:25:27    446s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1810.1M, EPOCH TIME: 1677036327.882829
[02/21 19:25:27    446s] Processing tracks to init pin-track alignment.
[02/21 19:25:27    446s] z: 2, totalTracks: 1
[02/21 19:25:27    446s] z: 4, totalTracks: 1
[02/21 19:25:27    446s] z: 6, totalTracks: 1
[02/21 19:25:27    446s] z: 8, totalTracks: 1
[02/21 19:25:27    446s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/21 19:25:27    446s] All LLGs are deleted
[02/21 19:25:27    446s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:25:27    446s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:25:27    446s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1810.1M, EPOCH TIME: 1677036327.885306
[02/21 19:25:27    446s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1810.1M, EPOCH TIME: 1677036327.885503
[02/21 19:25:27    446s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1810.1M, EPOCH TIME: 1677036327.886215
[02/21 19:25:27    446s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:25:27    446s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:25:27    446s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1810.1M, EPOCH TIME: 1677036327.886722
[02/21 19:25:27    446s] Max number of tech site patterns supported in site array is 256.
[02/21 19:25:27    446s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/21 19:25:27    446s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1810.1M, EPOCH TIME: 1677036327.890667
[02/21 19:25:27    446s] After signature check, allow fast init is true, keep pre-filter is true.
[02/21 19:25:27    446s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/21 19:25:27    446s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:1810.1M, EPOCH TIME: 1677036327.891110
[02/21 19:25:27    446s] Fast DP-INIT is on for default
[02/21 19:25:27    446s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/21 19:25:27    446s] Atter site array init, number of instance map data is 0.
[02/21 19:25:27    446s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.010, REAL:0.005, MEM:1810.1M, EPOCH TIME: 1677036327.892208
[02/21 19:25:27    446s] 
[02/21 19:25:27    446s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 19:25:27    446s] OPERPROF:       Starting CMU at level 4, MEM:1810.1M, EPOCH TIME: 1677036327.893733
[02/21 19:25:27    446s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.007, MEM:1810.1M, EPOCH TIME: 1677036327.900565
[02/21 19:25:27    446s] 
[02/21 19:25:27    446s] Bad Lib Cell Checking (CMU) is done! (0)
[02/21 19:25:27    446s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.015, MEM:1810.1M, EPOCH TIME: 1677036327.901145
[02/21 19:25:27    446s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1810.1M, EPOCH TIME: 1677036327.901308
[02/21 19:25:27    446s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1810.1M, EPOCH TIME: 1677036327.901474
[02/21 19:25:27    446s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1810.1MB).
[02/21 19:25:27    446s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.020, MEM:1810.1M, EPOCH TIME: 1677036327.902887
[02/21 19:25:27    446s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.021, MEM:1810.1M, EPOCH TIME: 1677036327.903047
[02/21 19:25:27    446s] TDRefine: refinePlace mode is spiral
[02/21 19:25:27    446s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.11434.1
[02/21 19:25:27    446s] OPERPROF: Starting RefinePlace at level 1, MEM:1810.1M, EPOCH TIME: 1677036327.911466
[02/21 19:25:27    446s] *** Starting refinePlace (0:07:27 mem=1810.1M) ***
[02/21 19:25:27    446s] Total net bbox length = 2.682e+04 (1.378e+04 1.305e+04) (ext = 9.224e+03)
[02/21 19:25:27    446s] 
[02/21 19:25:27    446s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 19:25:27    446s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/21 19:25:27    446s] (I)      Default pattern map key = VQS64_4_default.
[02/21 19:25:27    446s] (I)      Default pattern map key = VQS64_4_default.
[02/21 19:25:27    446s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1810.1M, EPOCH TIME: 1677036327.920460
[02/21 19:25:27    446s] Starting refinePlace ...
[02/21 19:25:27    446s] (I)      Default pattern map key = VQS64_4_default.
[02/21 19:25:27    446s] (I)      Default pattern map key = VQS64_4_default.
[02/21 19:25:27    446s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:1810.1M, EPOCH TIME: 1677036327.956507
[02/21 19:25:27    446s] DDP initSite1 nrRow 66 nrJob 66
[02/21 19:25:27    446s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:1810.1M, EPOCH TIME: 1677036327.956740
[02/21 19:25:27    446s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:1810.1M, EPOCH TIME: 1677036327.956938
[02/21 19:25:27    446s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:1810.1M, EPOCH TIME: 1677036327.957092
[02/21 19:25:27    446s] DDP markSite nrRow 66 nrJob 66
[02/21 19:25:27    446s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:1810.1M, EPOCH TIME: 1677036327.957339
[02/21 19:25:27    446s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.001, MEM:1810.1M, EPOCH TIME: 1677036327.957490
[02/21 19:25:27    446s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:1810.1M, EPOCH TIME: 1677036327.965034
[02/21 19:25:27    446s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:1810.1M, EPOCH TIME: 1677036327.965196
[02/21 19:25:27    446s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.001, MEM:1810.1M, EPOCH TIME: 1677036327.966026
[02/21 19:25:27    446s] ** Cut row section cpu time 0:00:00.0.
[02/21 19:25:27    446s]  ** Cut row section real time 0:00:00.0.
[02/21 19:25:27    446s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.001, MEM:1810.1M, EPOCH TIME: 1677036327.966215
[02/21 19:25:27    446s]   Spread Effort: high, standalone mode, useDDP on.
[02/21 19:25:27    446s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1810.1MB) @(0:07:27 - 0:07:27).
[02/21 19:25:27    446s] Move report: preRPlace moves 2190 insts, mean move: 0.09 um, max move: 3.27 um 
[02/21 19:25:27    446s] 	Max move on inst (mY1_reg[56]): (71.25, 5.04) --> (70.78, 7.84)
[02/21 19:25:27    446s] 	Length: 17 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: DFF_X1
[02/21 19:25:27    446s] wireLenOptFixPriorityInst 0 inst fixed
[02/21 19:25:27    446s] Placement tweakage begins.
[02/21 19:25:27    446s] wire length = 3.265e+04
[02/21 19:25:28    447s] wire length = 3.058e+04
[02/21 19:25:28    447s] Placement tweakage ends.
[02/21 19:25:28    447s] Move report: tweak moves 293 insts, mean move: 2.60 um, max move: 12.20 um 
[02/21 19:25:28    447s] 	Max move on inst (rC6_reg[0]): (15.11, 28.84) --> (11.31, 20.44)
[02/21 19:25:28    447s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.2, real=0:00:01.0, mem=1818.1MB) @(0:07:27 - 0:07:27).
[02/21 19:25:28    447s] 
[02/21 19:25:28    447s] Running Spiral with 1 thread in Normal Mode  fetchWidth=9 
[02/21 19:25:28    447s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[02/21 19:25:28    447s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[02/21 19:25:28    447s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/21 19:25:28    447s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1834.1MB) @(0:07:27 - 0:07:27).
[02/21 19:25:28    447s] Move report: Detail placement moves 2190 insts, mean move: 0.42 um, max move: 11.84 um 
[02/21 19:25:28    447s] 	Max move on inst (rC6_reg[0]): (14.84, 28.75) --> (11.31, 20.44)
[02/21 19:25:28    447s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1834.1MB
[02/21 19:25:28    447s] Statistics of distance of Instance movement in refine placement:
[02/21 19:25:28    447s]   maximum (X+Y) =        11.84 um
[02/21 19:25:28    447s]   inst (rC6_reg[0]) with max move: (14.8385, 28.755) -> (11.31, 20.44)
[02/21 19:25:28    447s]   mean    (X+Y) =         0.42 um
[02/21 19:25:28    447s] Summary Report:
[02/21 19:25:28    447s] Instances move: 2190 (out of 2190 movable)
[02/21 19:25:28    447s] Instances flipped: 0
[02/21 19:25:28    447s] Mean displacement: 0.42 um
[02/21 19:25:28    447s] Max displacement: 11.84 um (Instance: rC6_reg[0]) (14.8385, 28.755) -> (11.31, 20.44)
[02/21 19:25:28    447s] 	Length: 17 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: DFF_X1
[02/21 19:25:28    447s] Total instances moved : 2190
[02/21 19:25:28    447s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.320, REAL:0.478, MEM:1834.1M, EPOCH TIME: 1677036328.398740
[02/21 19:25:28    447s] Total net bbox length = 2.491e+04 (1.179e+04 1.313e+04) (ext = 8.685e+03)
[02/21 19:25:28    447s] Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1834.1MB
[02/21 19:25:28    447s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:01.0, mem=1834.1MB) @(0:07:27 - 0:07:27).
[02/21 19:25:28    447s] *** Finished refinePlace (0:07:27 mem=1834.1M) ***
[02/21 19:25:28    447s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.11434.1
[02/21 19:25:28    447s] OPERPROF: Finished RefinePlace at level 1, CPU:0.340, REAL:0.489, MEM:1834.1M, EPOCH TIME: 1677036328.400627
[02/21 19:25:28    447s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1834.1M, EPOCH TIME: 1677036328.400790
[02/21 19:25:28    447s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2190).
[02/21 19:25:28    447s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:25:28    447s] All LLGs are deleted
[02/21 19:25:28    447s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:25:28    447s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:25:28    447s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1834.1M, EPOCH TIME: 1677036328.402916
[02/21 19:25:28    447s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1834.1M, EPOCH TIME: 1677036328.403113
[02/21 19:25:28    447s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.005, MEM:1834.1M, EPOCH TIME: 1677036328.405803
[02/21 19:25:28    447s] *** End of Placement (cpu=0:00:07.4, real=0:00:09.0, mem=1834.1M) ***
[02/21 19:25:28    447s] Processing tracks to init pin-track alignment.
[02/21 19:25:28    447s] z: 2, totalTracks: 1
[02/21 19:25:28    447s] z: 4, totalTracks: 1
[02/21 19:25:28    447s] z: 6, totalTracks: 1
[02/21 19:25:28    447s] z: 8, totalTracks: 1
[02/21 19:25:28    447s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/21 19:25:28    447s] All LLGs are deleted
[02/21 19:25:28    447s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:25:28    447s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:25:28    447s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1834.1M, EPOCH TIME: 1677036328.408603
[02/21 19:25:28    447s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1834.1M, EPOCH TIME: 1677036328.408801
[02/21 19:25:28    447s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1834.1M, EPOCH TIME: 1677036328.409373
[02/21 19:25:28    447s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:25:28    447s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:25:28    447s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1834.1M, EPOCH TIME: 1677036328.409757
[02/21 19:25:28    447s] Max number of tech site patterns supported in site array is 256.
[02/21 19:25:28    447s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/21 19:25:28    447s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1834.1M, EPOCH TIME: 1677036328.413906
[02/21 19:25:28    447s] After signature check, allow fast init is true, keep pre-filter is true.
[02/21 19:25:28    447s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/21 19:25:28    447s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1834.1M, EPOCH TIME: 1677036328.414400
[02/21 19:25:28    447s] Fast DP-INIT is on for default
[02/21 19:25:28    447s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/21 19:25:28    447s] Atter site array init, number of instance map data is 0.
[02/21 19:25:28    447s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:1834.1M, EPOCH TIME: 1677036328.415622
[02/21 19:25:28    447s] 
[02/21 19:25:28    447s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 19:25:28    447s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.007, MEM:1834.1M, EPOCH TIME: 1677036328.416346
[02/21 19:25:28    447s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:1834.1M, EPOCH TIME: 1677036328.417074
[02/21 19:25:28    447s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:1834.1M, EPOCH TIME: 1677036328.417760
[02/21 19:25:28    447s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.000, REAL:0.001, MEM:1834.1M, EPOCH TIME: 1677036328.418622
[02/21 19:25:28    447s] default core: bins with density > 0.750 =  0.00 % ( 0 / 49 )
[02/21 19:25:28    447s] Density distribution unevenness ratio = 4.992%
[02/21 19:25:28    447s] Density distribution unevenness ratio (U70) = 0.155%
[02/21 19:25:28    447s] Density distribution unevenness ratio (U80) = 0.000%
[02/21 19:25:28    447s] Density distribution unevenness ratio (U90) = 0.000%
[02/21 19:25:28    447s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.000, REAL:0.002, MEM:1834.1M, EPOCH TIME: 1677036328.418874
[02/21 19:25:28    447s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1834.1M, EPOCH TIME: 1677036328.419027
[02/21 19:25:28    447s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:25:28    447s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:25:28    447s] All LLGs are deleted
[02/21 19:25:28    447s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:25:28    447s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:25:28    447s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1834.1M, EPOCH TIME: 1677036328.420578
[02/21 19:25:28    447s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1834.1M, EPOCH TIME: 1677036328.420845
[02/21 19:25:28    447s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.002, MEM:1834.1M, EPOCH TIME: 1677036328.421231
[02/21 19:25:28    447s] *** Free Virtual Timing Model ...(mem=1834.1M)
[02/21 19:25:28    447s] Starting IO pin assignment...
[02/21 19:25:28    447s] The design is not routed. Using placement based method for pin assignment.
[02/21 19:25:28    447s] Completed IO pin assignment.
[02/21 19:25:28    447s] **INFO: Enable pre-place timing setting for timing analysis
[02/21 19:25:28    447s] Set Using Default Delay Limit as 101.
[02/21 19:25:28    447s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[02/21 19:25:28    447s] Set Default Net Delay as 0 ps.
[02/21 19:25:28    447s] Set Default Net Load as 0 pF. 
[02/21 19:25:28    447s] **INFO: Analyzing IO path groups for slack adjustment
[02/21 19:25:28    447s] Effort level <high> specified for reg2reg_tmp.11434 path_group
[02/21 19:25:28    447s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/21 19:25:28    447s] #################################################################################
[02/21 19:25:28    447s] # Design Stage: PreRoute
[02/21 19:25:28    447s] # Design Name: VQS64_4
[02/21 19:25:28    447s] # Design Mode: 90nm
[02/21 19:25:28    447s] # Analysis Mode: MMMC Non-OCV 
[02/21 19:25:28    447s] # Parasitics Mode: No SPEF/RCDB 
[02/21 19:25:28    447s] # Signoff Settings: SI Off 
[02/21 19:25:28    447s] #################################################################################
[02/21 19:25:28    447s] Calculate delays in Single mode...
[02/21 19:25:28    447s] Topological Sorting (REAL = 0:00:00.0, MEM = 1824.3M, InitMEM = 1824.3M)
[02/21 19:25:28    447s] Start delay calculation (fullDC) (1 T). (MEM=1824.34)
[02/21 19:25:28    447s] End AAE Lib Interpolated Model. (MEM=1835.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/21 19:25:29    448s] Total number of fetched objects 3215
[02/21 19:25:29    448s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/21 19:25:29    448s] End delay calculation. (MEM=1867.55 CPU=0:00:00.5 REAL=0:00:00.0)
[02/21 19:25:29    448s] End delay calculation (fullDC). (MEM=1867.55 CPU=0:00:00.6 REAL=0:00:01.0)
[02/21 19:25:29    448s] *** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 1867.5M) ***
[02/21 19:25:29    448s] **INFO: Disable pre-place timing setting for timing analysis
[02/21 19:25:29    448s] Set Using Default Delay Limit as 1000.
[02/21 19:25:29    448s] Set Default Net Delay as 1000 ps.
[02/21 19:25:29    448s] Set Default Net Load as 0.5 pF. 
[02/21 19:25:29    448s] Info: Disable timing driven in postCTS congRepair.
[02/21 19:25:29    448s] 
[02/21 19:25:29    448s] Starting congRepair ...
[02/21 19:25:29    448s] User Input Parameters:
[02/21 19:25:29    448s] - Congestion Driven    : On
[02/21 19:25:29    448s] - Timing Driven        : Off
[02/21 19:25:29    448s] - Area-Violation Based : On
[02/21 19:25:29    448s] - Start Rollback Level : -5
[02/21 19:25:29    448s] - Legalized            : On
[02/21 19:25:29    448s] - Window Based         : Off
[02/21 19:25:29    448s] - eDen incr mode       : Off
[02/21 19:25:29    448s] - Small incr mode      : Off
[02/21 19:25:29    448s] 
[02/21 19:25:29    448s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1858.0M, EPOCH TIME: 1677036329.946433
[02/21 19:25:30    448s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.078, MEM:1858.0M, EPOCH TIME: 1677036330.024144
[02/21 19:25:30    448s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1858.0M, EPOCH TIME: 1677036330.024477
[02/21 19:25:30    448s] Starting Early Global Route congestion estimation: mem = 1858.0M
[02/21 19:25:30    448s] (I)      ==================== Layers =====================
[02/21 19:25:30    448s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 19:25:30    448s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[02/21 19:25:30    448s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 19:25:30    448s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[02/21 19:25:30    448s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[02/21 19:25:30    448s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[02/21 19:25:30    448s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[02/21 19:25:30    448s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[02/21 19:25:30    448s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[02/21 19:25:30    448s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[02/21 19:25:30    448s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[02/21 19:25:30    448s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[02/21 19:25:30    448s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[02/21 19:25:30    448s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[02/21 19:25:30    448s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[02/21 19:25:30    448s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[02/21 19:25:30    448s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[02/21 19:25:30    448s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[02/21 19:25:30    448s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[02/21 19:25:30    448s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[02/21 19:25:30    448s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[02/21 19:25:30    448s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[02/21 19:25:30    448s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 19:25:30    448s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[02/21 19:25:30    448s] (I)      |   0 |  0 |  active |   other |        |    MS |
[02/21 19:25:30    448s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[02/21 19:25:30    448s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 19:25:30    448s] (I)      Started Import and model ( Curr Mem: 1858.03 MB )
[02/21 19:25:30    448s] (I)      Default pattern map key = VQS64_4_default.
[02/21 19:25:30    448s] (I)      == Non-default Options ==
[02/21 19:25:30    448s] (I)      Maximum routing layer                              : 6
[02/21 19:25:30    448s] (I)      Number of threads                                  : 1
[02/21 19:25:30    448s] (I)      Use non-blocking free Dbs wires                    : false
[02/21 19:25:30    448s] (I)      Method to set GCell size                           : row
[02/21 19:25:30    448s] (I)      Counted 351 PG shapes. We will not process PG shapes layer by layer.
[02/21 19:25:30    448s] (I)      Use row-based GCell size
[02/21 19:25:30    448s] (I)      Use row-based GCell align
[02/21 19:25:30    448s] (I)      layer 0 area = 0
[02/21 19:25:30    448s] (I)      layer 1 area = 0
[02/21 19:25:30    448s] (I)      layer 2 area = 0
[02/21 19:25:30    448s] (I)      layer 3 area = 0
[02/21 19:25:30    448s] (I)      layer 4 area = 0
[02/21 19:25:30    448s] (I)      layer 5 area = 0
[02/21 19:25:30    448s] (I)      GCell unit size   : 2800
[02/21 19:25:30    448s] (I)      GCell multiplier  : 1
[02/21 19:25:30    448s] (I)      GCell row height  : 2800
[02/21 19:25:30    448s] (I)      Actual row height : 2800
[02/21 19:25:30    448s] (I)      GCell align ref   : 10080 10080
[02/21 19:25:30    448s] [NR-eGR] Track table information for default rule: 
[02/21 19:25:30    448s] [NR-eGR] metal1 has single uniform track structure
[02/21 19:25:30    448s] [NR-eGR] metal2 has single uniform track structure
[02/21 19:25:30    448s] [NR-eGR] metal3 has single uniform track structure
[02/21 19:25:30    448s] [NR-eGR] metal4 has single uniform track structure
[02/21 19:25:30    448s] [NR-eGR] metal5 has single uniform track structure
[02/21 19:25:30    448s] [NR-eGR] metal6 has single uniform track structure
[02/21 19:25:30    448s] [NR-eGR] metal7 has single uniform track structure
[02/21 19:25:30    448s] [NR-eGR] metal8 has single uniform track structure
[02/21 19:25:30    448s] [NR-eGR] metal9 has single uniform track structure
[02/21 19:25:30    448s] [NR-eGR] metal10 has single uniform track structure
[02/21 19:25:30    448s] (I)      ============== Default via ===============
[02/21 19:25:30    448s] (I)      +---+------------------+-----------------+
[02/21 19:25:30    448s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[02/21 19:25:30    448s] (I)      +---+------------------+-----------------+
[02/21 19:25:30    448s] (I)      | 1 |    8  via1_7     |    8  via1_7    |
[02/21 19:25:30    448s] (I)      | 2 |   12  via2_5     |   12  via2_5    |
[02/21 19:25:30    448s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[02/21 19:25:30    448s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[02/21 19:25:30    448s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[02/21 19:25:30    448s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[02/21 19:25:30    448s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[02/21 19:25:30    448s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[02/21 19:25:30    448s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[02/21 19:25:30    448s] (I)      +---+------------------+-----------------+
[02/21 19:25:30    448s] [NR-eGR] Read 146 PG shapes
[02/21 19:25:30    448s] [NR-eGR] Read 0 clock shapes
[02/21 19:25:30    448s] [NR-eGR] Read 0 other shapes
[02/21 19:25:30    448s] [NR-eGR] #Routing Blockages  : 0
[02/21 19:25:30    448s] [NR-eGR] #Instance Blockages : 0
[02/21 19:25:30    448s] [NR-eGR] #PG Blockages       : 146
[02/21 19:25:30    448s] [NR-eGR] #Halo Blockages     : 0
[02/21 19:25:30    448s] [NR-eGR] #Boundary Blockages : 0
[02/21 19:25:30    448s] [NR-eGR] #Clock Blockages    : 0
[02/21 19:25:30    448s] [NR-eGR] #Other Blockages    : 0
[02/21 19:25:30    448s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/21 19:25:30    448s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/21 19:25:30    448s] [NR-eGR] Read 2735 nets ( ignored 0 )
[02/21 19:25:30    448s] (I)      early_global_route_priority property id does not exist.
[02/21 19:25:30    448s] (I)      Read Num Blocks=146  Num Prerouted Wires=0  Num CS=0
[02/21 19:25:30    448s] (I)      Layer 1 (V) : #blockages 146 : #preroutes 0
[02/21 19:25:30    448s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[02/21 19:25:30    448s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[02/21 19:25:30    448s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[02/21 19:25:30    448s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[02/21 19:25:30    448s] (I)      Number of ignored nets                =      0
[02/21 19:25:30    448s] (I)      Number of connected nets              =      0
[02/21 19:25:30    448s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/21 19:25:30    448s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/21 19:25:30    448s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/21 19:25:30    448s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/21 19:25:30    448s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/21 19:25:30    448s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/21 19:25:30    448s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/21 19:25:30    448s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/21 19:25:30    448s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/21 19:25:30    448s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/21 19:25:30    448s] (I)      Ndr track 0 does not exist
[02/21 19:25:30    448s] (I)      ---------------------Grid Graph Info--------------------
[02/21 19:25:30    448s] (I)      Routing area        : (0, 0) - (214200, 204960)
[02/21 19:25:30    448s] (I)      Core area           : (10080, 10080) - (204120, 194880)
[02/21 19:25:30    448s] (I)      Site width          :   380  (dbu)
[02/21 19:25:30    448s] (I)      Row height          :  2800  (dbu)
[02/21 19:25:30    448s] (I)      GCell row height    :  2800  (dbu)
[02/21 19:25:30    448s] (I)      GCell width         :  2800  (dbu)
[02/21 19:25:30    448s] (I)      GCell height        :  2800  (dbu)
[02/21 19:25:30    448s] (I)      Grid                :    76    73     6
[02/21 19:25:30    448s] (I)      Layer numbers       :     1     2     3     4     5     6
[02/21 19:25:30    448s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800
[02/21 19:25:30    448s] (I)      Horizontal capacity :     0     0  2800     0  2800     0
[02/21 19:25:30    448s] (I)      Default wire width  :   140   140   140   280   280   280
[02/21 19:25:30    448s] (I)      Default wire space  :   130   140   140   280   280   280
[02/21 19:25:30    448s] (I)      Default wire pitch  :   270   280   280   560   560   560
[02/21 19:25:30    448s] (I)      Default pitch size  :   270   280   280   560   560   560
[02/21 19:25:30    448s] (I)      First track coord   :   140   190   140   750   700   750
[02/21 19:25:30    448s] (I)      Num tracks per GCell: 10.37 10.00 10.00  5.00  5.00  5.00
[02/21 19:25:30    448s] (I)      Total num of tracks :   732   765   732   381   365   381
[02/21 19:25:30    448s] (I)      Num of masks        :     1     1     1     1     1     1
[02/21 19:25:30    448s] (I)      Num of trim masks   :     0     0     0     0     0     0
[02/21 19:25:30    448s] (I)      --------------------------------------------------------
[02/21 19:25:30    448s] 
[02/21 19:25:30    448s] [NR-eGR] ============ Routing rule table ============
[02/21 19:25:30    448s] [NR-eGR] Rule id: 0  Nets: 2735
[02/21 19:25:30    448s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[02/21 19:25:30    448s] (I)                    Layer    2    3    4    5    6 
[02/21 19:25:30    448s] (I)                    Pitch  280  280  560  560  560 
[02/21 19:25:30    448s] (I)             #Used tracks    1    1    1    1    1 
[02/21 19:25:30    448s] (I)       #Fully used tracks    1    1    1    1    1 
[02/21 19:25:30    448s] [NR-eGR] ========================================
[02/21 19:25:30    448s] [NR-eGR] 
[02/21 19:25:30    448s] (I)      =============== Blocked Tracks ===============
[02/21 19:25:30    448s] (I)      +-------+---------+----------+---------------+
[02/21 19:25:30    448s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/21 19:25:30    448s] (I)      +-------+---------+----------+---------------+
[02/21 19:25:30    448s] (I)      |     1 |       0 |        0 |         0.00% |
[02/21 19:25:30    448s] (I)      |     2 |   55845 |     3194 |         5.72% |
[02/21 19:25:30    448s] (I)      |     3 |   55632 |        0 |         0.00% |
[02/21 19:25:30    448s] (I)      |     4 |   27813 |        0 |         0.00% |
[02/21 19:25:30    448s] (I)      |     5 |   27740 |        0 |         0.00% |
[02/21 19:25:30    448s] (I)      |     6 |   27813 |        0 |         0.00% |
[02/21 19:25:30    448s] (I)      +-------+---------+----------+---------------+
[02/21 19:25:30    448s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1858.03 MB )
[02/21 19:25:30    448s] (I)      Reset routing kernel
[02/21 19:25:30    448s] (I)      Started Global Routing ( Curr Mem: 1858.03 MB )
[02/21 19:25:30    448s] (I)      totalPins=9265  totalGlobalPin=9170 (98.97%)
[02/21 19:25:30    448s] (I)      total 2D Cap : 191649 = (83372 H, 108277 V)
[02/21 19:25:30    448s] [NR-eGR] Layer group 1: route 2735 net(s) in layer range [2, 6]
[02/21 19:25:30    448s] (I)      
[02/21 19:25:30    448s] (I)      ============  Phase 1a Route ============
[02/21 19:25:30    448s] (I)      Usage: 20970 = (9912 H, 11058 V) = (11.89% H, 10.21% V) = (1.388e+04um H, 1.548e+04um V)
[02/21 19:25:30    448s] (I)      
[02/21 19:25:30    448s] (I)      ============  Phase 1b Route ============
[02/21 19:25:30    448s] (I)      Usage: 20970 = (9912 H, 11058 V) = (11.89% H, 10.21% V) = (1.388e+04um H, 1.548e+04um V)
[02/21 19:25:30    448s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.935800e+04um
[02/21 19:25:30    448s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/21 19:25:30    448s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/21 19:25:30    448s] (I)      
[02/21 19:25:30    448s] (I)      ============  Phase 1c Route ============
[02/21 19:25:30    448s] (I)      Usage: 20970 = (9912 H, 11058 V) = (11.89% H, 10.21% V) = (1.388e+04um H, 1.548e+04um V)
[02/21 19:25:30    448s] (I)      
[02/21 19:25:30    448s] (I)      ============  Phase 1d Route ============
[02/21 19:25:30    448s] (I)      Usage: 20970 = (9912 H, 11058 V) = (11.89% H, 10.21% V) = (1.388e+04um H, 1.548e+04um V)
[02/21 19:25:30    448s] (I)      
[02/21 19:25:30    448s] (I)      ============  Phase 1e Route ============
[02/21 19:25:30    448s] (I)      Usage: 20970 = (9912 H, 11058 V) = (11.89% H, 10.21% V) = (1.388e+04um H, 1.548e+04um V)
[02/21 19:25:30    448s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.935800e+04um
[02/21 19:25:30    448s] (I)      
[02/21 19:25:30    448s] (I)      ============  Phase 1l Route ============
[02/21 19:25:30    448s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/21 19:25:30    448s] (I)      Layer  2:      51886     12229         0           0       54720    ( 0.00%) 
[02/21 19:25:30    448s] (I)      Layer  3:      54900      9242         0           0       54750    ( 0.00%) 
[02/21 19:25:30    448s] (I)      Layer  4:      27432      1182         0           0       27360    ( 0.00%) 
[02/21 19:25:30    448s] (I)      Layer  5:      27375       743         0           0       27375    ( 0.00%) 
[02/21 19:25:30    448s] (I)      Layer  6:      27432       381         0           0       27360    ( 0.00%) 
[02/21 19:25:30    448s] (I)      Total:        189025     23777         0           0      191565    ( 0.00%) 
[02/21 19:25:30    448s] (I)      
[02/21 19:25:30    448s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/21 19:25:30    448s] [NR-eGR]                        OverCon            
[02/21 19:25:30    448s] [NR-eGR]                         #Gcell     %Gcell
[02/21 19:25:30    448s] [NR-eGR]        Layer             (1-0)    OverCon
[02/21 19:25:30    448s] [NR-eGR] ----------------------------------------------
[02/21 19:25:30    448s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/21 19:25:30    448s] [NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[02/21 19:25:30    448s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/21 19:25:30    448s] [NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[02/21 19:25:30    448s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[02/21 19:25:30    448s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[02/21 19:25:30    448s] [NR-eGR] ----------------------------------------------
[02/21 19:25:30    448s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[02/21 19:25:30    448s] [NR-eGR] 
[02/21 19:25:30    448s] (I)      Finished Global Routing ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 1866.04 MB )
[02/21 19:25:30    448s] (I)      total 2D Cap : 191649 = (83372 H, 108277 V)
[02/21 19:25:30    448s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/21 19:25:30    448s] Early Global Route congestion estimation runtime: 0.09 seconds, mem = 1866.0M
[02/21 19:25:30    448s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.080, REAL:0.092, MEM:1866.0M, EPOCH TIME: 1677036330.116276
[02/21 19:25:30    448s] OPERPROF: Starting HotSpotCal at level 1, MEM:1866.0M, EPOCH TIME: 1677036330.116440
[02/21 19:25:30    448s] [hotspot] +------------+---------------+---------------+
[02/21 19:25:30    448s] [hotspot] |            |   max hotspot | total hotspot |
[02/21 19:25:30    448s] [hotspot] +------------+---------------+---------------+
[02/21 19:25:30    448s] [hotspot] | normalized |          0.00 |          0.00 |
[02/21 19:25:30    448s] [hotspot] +------------+---------------+---------------+
[02/21 19:25:30    448s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/21 19:25:30    448s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/21 19:25:30    448s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.003, MEM:1866.0M, EPOCH TIME: 1677036330.119298
[02/21 19:25:30    448s] Skipped repairing congestion.
[02/21 19:25:30    448s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1866.0M, EPOCH TIME: 1677036330.121296
[02/21 19:25:30    448s] Starting Early Global Route wiring: mem = 1866.0M
[02/21 19:25:30    448s] (I)      ============= Track Assignment ============
[02/21 19:25:30    448s] (I)      Started Track Assignment (1T) ( Curr Mem: 1866.04 MB )
[02/21 19:25:30    448s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[02/21 19:25:30    448s] (I)      Run Multi-thread track assignment
[02/21 19:25:30    448s] (I)      Finished Track Assignment (1T) ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1866.04 MB )
[02/21 19:25:30    448s] (I)      Started Export ( Curr Mem: 1866.04 MB )
[02/21 19:25:30    448s] [NR-eGR]                  Length (um)   Vias 
[02/21 19:25:30    448s] [NR-eGR] ------------------------------------
[02/21 19:25:30    448s] [NR-eGR]  metal1   (1H)             0   8752 
[02/21 19:25:30    448s] [NR-eGR]  metal2   (2V)         14666  12817 
[02/21 19:25:30    448s] [NR-eGR]  metal3   (3H)         13317    333 
[02/21 19:25:30    448s] [NR-eGR]  metal4   (4V)          1611    134 
[02/21 19:25:30    448s] [NR-eGR]  metal5   (5H)          1076     59 
[02/21 19:25:30    448s] [NR-eGR]  metal6   (6V)           563     26 
[02/21 19:25:30    448s] [NR-eGR]  metal7   (7H)             0     10 
[02/21 19:25:30    448s] [NR-eGR]  metal8   (8V)             0      4 
[02/21 19:25:30    448s] [NR-eGR]  metal9   (9H)             0      0 
[02/21 19:25:30    448s] [NR-eGR]  metal10  (10V)            0      0 
[02/21 19:25:30    448s] [NR-eGR] ------------------------------------
[02/21 19:25:30    448s] [NR-eGR]           Total        31233  22135 
[02/21 19:25:30    448s] [NR-eGR] --------------------------------------------------------------------------
[02/21 19:25:30    448s] [NR-eGR] Total half perimeter of net bounding box: 24769um
[02/21 19:25:30    448s] [NR-eGR] Total length: 31233um, number of vias: 22135
[02/21 19:25:30    448s] [NR-eGR] --------------------------------------------------------------------------
[02/21 19:25:30    448s] [NR-eGR] Total eGR-routed clock nets wire length: 2131um, number of vias: 2178
[02/21 19:25:30    448s] [NR-eGR] --------------------------------------------------------------------------
[02/21 19:25:30    448s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.07 sec, Curr Mem: 1866.04 MB )
[02/21 19:25:30    448s] Early Global Route wiring runtime: 0.14 seconds, mem = 1813.0M
[02/21 19:25:30    448s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.080, REAL:0.143, MEM:1813.0M, EPOCH TIME: 1677036330.264416
[02/21 19:25:30    448s] Tdgp not successfully inited but do clear! skip clearing
[02/21 19:25:30    448s] End of congRepair (cpu=0:00:00.2, real=0:00:01.0)
[02/21 19:25:30    448s] *** Finishing placeDesign default flow ***
[02/21 19:25:30    448s] **placeDesign ... cpu = 0: 0:12, real = 0: 0:17, mem = 1813.0M **
[02/21 19:25:30    448s] Tdgp not successfully inited but do clear! skip clearing
[02/21 19:25:30    448s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[02/21 19:25:30    448s] **WARN: (IMPSP-9526):	Restoring setTrialRouteMode -maxRouteLayer after placeDesign. Use 'setTrialRouteMode -maxRoutingLayer N' to set maximum routing layer.
[02/21 19:25:30    448s] 
[02/21 19:25:30    448s] *** Summary of all messages that are not suppressed in this session:
[02/21 19:25:30    448s] Severity  ID               Count  Summary                                  
[02/21 19:25:30    448s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[02/21 19:25:30    448s] WARNING   IMPSP-9525           1  setPlaceMode -maxRouteLayer will overwri...
[02/21 19:25:30    448s] WARNING   IMPSP-9526           1  Restoring setTrialRouteMode -maxRouteLay...
[02/21 19:25:30    448s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[02/21 19:25:30    448s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[02/21 19:25:30    448s] WARNING   IMPPSP-1003          2  Found use of '%s'. This will continue to...
[02/21 19:25:30    448s] *** Message Summary: 8 warning(s), 0 error(s)
[02/21 19:25:30    448s] 
[02/21 19:25:30    448s] *** placeDesign #1 [finish] : cpu/real = 0:00:11.9/0:00:16.4 (0.7), totSession cpu/real = 0:07:28.8/0:58:58.0 (0.1), mem = 1813.0M
[02/21 19:25:30    448s] 
[02/21 19:25:30    448s] =============================================================================================
[02/21 19:25:30    448s]  Final TAT Report : placeDesign #1                                              21.15-s110_1
[02/21 19:25:30    448s] =============================================================================================
[02/21 19:25:30    448s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/21 19:25:30    448s] ---------------------------------------------------------------------------------------------
[02/21 19:25:30    448s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 19:25:30    448s] [ TimingUpdate           ]     10   0:00:00.9  (   5.7 % )     0:00:00.9 /  0:00:00.9    1.0
[02/21 19:25:30    448s] [ FullDelayCalc          ]      5   0:00:03.1  (  19.2 % )     0:00:03.1 /  0:00:02.7    0.8
[02/21 19:25:30    448s] [ MISC                   ]          0:00:12.3  (  75.1 % )     0:00:12.3 /  0:00:08.4    0.7
[02/21 19:25:30    448s] ---------------------------------------------------------------------------------------------
[02/21 19:25:30    448s]  placeDesign #1 TOTAL               0:00:16.4  ( 100.0 % )     0:00:16.4 /  0:00:11.9    0.7
[02/21 19:25:30    448s] ---------------------------------------------------------------------------------------------
[02/21 19:25:30    448s] 
[02/21 19:26:26    450s] <CMD> fit
[02/21 19:28:35    465s] **WARN: (IMPTR-9999):	The trialRoute command is obsolete and should not be used anymore.  It still works in this release but will be removed in a future release.  You should change to use earlyGlobalRoute to avoid this warning and to be compatible with future releases.
[02/21 19:28:35    465s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[02/21 19:28:35    465s] enableMT= 3
[02/21 19:28:35    465s] useHNameCompare= 3 (lazy mode)
[02/21 19:28:35    465s] doMTMainInit= 1
[02/21 19:28:35    465s] doMTFlushLazyWireDelete= 1
[02/21 19:28:35    465s] useFastLRoute= 0
[02/21 19:28:35    465s] useFastCRoute= 1
[02/21 19:28:35    465s] doMTNetInitAdjWires= 1
[02/21 19:28:35    465s] wireMPoolNoThreadCheck= 1
[02/21 19:28:35    465s] allMPoolNoThreadCheck= 1
[02/21 19:28:35    465s] doNotUseMPoolInCRoute= 1
[02/21 19:28:35    465s] doMTSprFixZeroViaCodes= 1
[02/21 19:28:35    465s] doMTDtrRoute1CleanupA= 1
[02/21 19:28:35    465s] doMTDtrRoute1CleanupB= 1
[02/21 19:28:35    465s] doMTWireLenCalc= 0
[02/21 19:28:35    465s] doSkipQALenRecalc= 1
[02/21 19:28:35    465s] doMTMainCleanup= 1
[02/21 19:28:35    465s] doMTMoveCellTermsToMSLayer= 1
[02/21 19:28:35    465s] doMTConvertWiresToNewViaCode= 1
[02/21 19:28:35    465s] doMTRemoveAntenna= 1
[02/21 19:28:35    465s] doMTCheckConnectivity= 1
[02/21 19:28:35    465s] enableRuntimeLog= 0
[02/21 19:28:35    465s] Set wireMPool w/ noThreadCheck
[02/21 19:28:35    465s] *** New algorithm with color map for Partitions and Power Domain handling will be activated...
[02/21 19:28:35    465s] 
[02/21 19:28:35    465s] *** Starting trialRoute (mem=1813.3M) ***
[02/21 19:28:35    465s] 
[02/21 19:28:35    465s] Using hname+ instead name for net compare
[02/21 19:28:35    465s] There are 0 guide points passed to earlyGlobalRoute for fixed pins.
[02/21 19:28:35    465s] There are 0 guide points passed to earlyGlobalRoute for pinGroup/netGroup/pinGuide pins.
[02/21 19:28:35    465s] triMarkNetsWithAllFixedWires runtime= 0:00:00.0
[02/21 19:28:35    465s] Phase 0 (cpu= 0:00:00.0 real= 0:00:00.1 mem= 1813.3M)
[02/21 19:28:35    465s] Options:  -noPinGuide
[02/21 19:28:35    465s] 
[02/21 19:28:35    465s] Starting trMTUpdateAllNetBoxWithoutSpr in ST mode ...
[02/21 19:28:35    465s] Set wireMPool w/ noThreadCheck
[02/21 19:28:35    465s] routingBox: (0 0) (214200 204960)
[02/21 19:28:35    465s] coreBox:    (10080 10080) (204120 194880)
[02/21 19:28:35    466s] Setting of trcDoMultiPinNet= 0
[02/21 19:28:35    466s] 
[02/21 19:28:35    466s] Phase 1a route (cpu=0:00:00.0 real=0:00:00.0 mem=1813.3M):
[02/21 19:28:35    466s] Est net length = 2.922e+04um = 1.383e+04H + 1.539e+04V
[02/21 19:28:35    466s] Usage: (13.2%H 15.3%V) = (1.819e+04um 2.659e+04um) = (10670 15855)
[02/21 19:28:35    466s] Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
[02/21 19:28:35    466s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[02/21 19:28:35    466s] 
[02/21 19:28:35    466s] Phase 1b route (cpu=0:00:00.0 real=0:00:00.0 mem=1813.3M):
[02/21 19:28:35    466s] Usage: (13.2%H 15.3%V) = (1.815e+04um 2.659e+04um) = (10648 15855)
[02/21 19:28:35    466s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[02/21 19:28:35    466s] 
[02/21 19:28:36    466s] Phase 1c route (cpu=0:00:00.0 real=0:00:00.0 mem=1813.3M):
[02/21 19:28:36    466s] Usage: (13.1%H 15.2%V) = (1.805e+04um 2.656e+04um) = (10592 15843)
[02/21 19:28:36    466s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[02/21 19:28:36    466s] 
[02/21 19:28:36    466s] Phase 1d route (cpu=0:00:00.0 real=0:00:00.0 mem=1813.3M):
[02/21 19:28:36    466s] Usage: (13.1%H 15.2%V) = (1.805e+04um 2.656e+04um) = (10592 15843)
[02/21 19:28:36    466s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[02/21 19:28:36    466s] 
[02/21 19:28:36    466s] Phase 1a-1d Overflow: 0.00% H + 0.00% V (0:00:00.1 1813.3M)

[02/21 19:28:36    466s] 
[02/21 19:28:36    466s] Phase 1e route (cpu=0:00:00.0 real=0:00:00.0 mem=1813.3M):
[02/21 19:28:36    466s] Usage: (13.1%H 15.2%V) = (1.805e+04um 2.656e+04um) = (10592 15843)
[02/21 19:28:36    466s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[02/21 19:28:36    466s] 
[02/21 19:28:36    466s] Overflow: 0.00% H + 0.00% V (0:00:00.0 1813.3M)

[02/21 19:28:36    466s] Usage: (13.1%H 15.2%V) = (1.805e+04um 2.656e+04um) = (10592 15843)
[02/21 19:28:36    466s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[02/21 19:28:36    466s] 
[02/21 19:28:36    466s] Congestion distribution:
[02/21 19:28:36    466s] 
[02/21 19:28:36    466s] Remain	cntH		cntV
[02/21 19:28:36    466s] --------------------------------------
[02/21 19:28:36    466s] --------------------------------------
[02/21 19:28:36    466s]   5:	3969	100.00%	3969	100.00%
[02/21 19:28:36    466s] 
[02/21 19:28:36    466s] Global route (cpu=0.1s real=0.1s 1813.3M)
[02/21 19:28:36    466s] 
[02/21 19:28:36    466s] 
[02/21 19:28:36    466s] *** After '-updateRemainTrks' operation: 
[02/21 19:28:36    466s] 
[02/21 19:28:36    466s] Usage: (13.4%H 15.2%V) = (1.841e+04um 2.624e+04um) = (10805 15750)
[02/21 19:28:36    466s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[02/21 19:28:36    466s] 
[02/21 19:28:36    466s] Phase 1l Overflow: 0.00% H + 0.00% V (0:00:00.1 1821.3M)

[02/21 19:28:36    466s] 
[02/21 19:28:36    466s] Congestion distribution:
[02/21 19:28:36    466s] 
[02/21 19:28:36    466s] Remain	cntH		cntV
[02/21 19:28:36    466s] --------------------------------------
[02/21 19:28:36    466s] --------------------------------------
[02/21 19:28:36    466s]   5:	3969	100.00%	3969	100.00%
[02/21 19:28:36    466s] 
[02/21 19:28:36    466s] Starting trMTInitAdjWires in ST mode ...
[02/21 19:28:36    466s] 
[02/21 19:28:36    466s] *** Completed Phase 1 route (cpu=0:00:00.2 real=0:00:00.2 1821.3M) ***
[02/21 19:28:36    466s] 
[02/21 19:28:36    466s] Using trMTFlushLazyWireDel= 1
[02/21 19:28:36    466s] Not using mpools for CRoute
[02/21 19:28:36    466s] Starting trMTDtrRoute1CleanupA in ST mode ...
[02/21 19:28:36    466s] Phase 2a (cpu=0:00:00.0 real=0:00:00.0 mem=1821.3M)
[02/21 19:28:36    466s] Not using mpools for CRoute
[02/21 19:28:36    466s] Remain wire count= 184 (w/term= 184)
[02/21 19:28:36    466s] Phase 2b (cpu=0:00:00.0 real=0:00:00.0 mem=1821.3M)
[02/21 19:28:36    466s] Starting trMTDtrRoute1CleanupB in ST mode ...
[02/21 19:28:36    466s] Cleanup real= 0:00:00.0
[02/21 19:28:36    466s] Phase 2 total (cpu=0:00:00.1 real=0:00:00.1 mem=1821.3M)
[02/21 19:28:36    466s] 
[02/21 19:28:36    466s] Total length: 3.190e+04um, number of vias: 15369
[02/21 19:28:36    466s] M1(H) length: 1.161e+03um, number of vias: 8757
[02/21 19:28:36    466s] M2(V) length: 1.622e+04um, number of vias: 6233
[02/21 19:28:36    466s] M3(H) length: 1.263e+04um, number of vias: 189
[02/21 19:28:36    466s] M4(V) length: 1.127e+03um, number of vias: 108
[02/21 19:28:36    466s] M5(H) length: 5.446e+02um, number of vias: 42
[02/21 19:28:36    466s] M6(V) length: 1.999e+02um, number of vias: 26
[02/21 19:28:36    466s] M7(H) length: 1.041e+01um, number of vias: 10
[02/21 19:28:36    466s] M8(V) length: 9.100e+00um, number of vias: 4
[02/21 19:28:36    466s] M9(H) length: 1.910e+00um, number of vias: 0
[02/21 19:28:36    466s] M10(V) length: 0.000e+00um
[02/21 19:28:36    466s] *** Completed Phase 2 route (cpu=0:00:00.1 real=0:00:00.1 1821.3M) ***
[02/21 19:28:36    466s] 
[02/21 19:28:36    466s] Skipping QALenRecalc
[02/21 19:28:36    466s] Starting trMTMoveCellTermsToMSLayer in ST mode ...
[02/21 19:28:36    466s] Starting trMTConvertWiresToNewViaCode in ST mode ...
[02/21 19:28:36    466s] *** Finished all Phases (cpu=0:00:00.3 mem=1821.3M) ***
[02/21 19:28:36    466s] trMTFlushLazyWireDel was already disabled
[02/21 19:28:36    466s] Starting trMTSprFixZeroViaCodes in ST mode ...
[02/21 19:28:36    466s] trMTSprFixZeroViaCodes runtime= 0:00:00.0
[02/21 19:28:36    466s] Starting trMTRemoveAntenna in ST mode ...
[02/21 19:28:36    466s] Peak Memory Usage was 1821.3M 
[02/21 19:28:36    466s] TrialRoute+GlbRouteEst total runtime= 0:00:00.4
[02/21 19:28:36    466s] *** Finished trialRoute (cpu=0:00:00.3 mem=1821.3M) ***
[02/21 19:28:36    466s] 
[02/21 19:28:36    466s] Set wireMPool w/ threadCheck
[02/21 19:30:00    472s] <CMD> gui_select -rect {-4.01750 105.59800 38.64000 67.62100}
[02/21 19:30:37    472s] <CMD> deselectAll
[02/21 19:32:00    475s] <CMD> saveDesign test_03_pl.enc
[02/21 19:32:00    476s] #% Begin save design ... (date=02/21 19:32:00, mem=1428.6M)
[02/21 19:32:00    476s] % Begin Save ccopt configuration ... (date=02/21 19:32:00, mem=1428.6M)
[02/21 19:32:00    476s] % End Save ccopt configuration ... (date=02/21 19:32:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1428.6M, current mem=1428.6M)
[02/21 19:32:00    476s] % Begin Save netlist data ... (date=02/21 19:32:00, mem=1428.6M)
[02/21 19:32:00    476s] Writing Binary DB to test_03_pl.enc.dat/VQS64_4.v.bin in single-threaded mode...
[02/21 19:32:00    476s] % End Save netlist data ... (date=02/21 19:32:00, total cpu=0:00:00.1, real=0:00:00.0, peak res=1428.6M, current mem=1428.6M)
[02/21 19:32:00    476s] Saving symbol-table file ...
[02/21 19:32:01    476s] Saving congestion map file test_03_pl.enc.dat/VQS64_4.route.congmap.gz ...
[02/21 19:32:01    476s] % Begin Save AAE data ... (date=02/21 19:32:01, mem=1429.0M)
[02/21 19:32:01    476s] Saving AAE Data ...
[02/21 19:32:01    476s] % End Save AAE data ... (date=02/21 19:32:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=1429.0M, current mem=1429.0M)
[02/21 19:32:01    476s] Saving preference file test_03_pl.enc.dat/gui.pref.tcl ...
[02/21 19:32:01    476s] Saving mode setting ...
[02/21 19:32:01    476s] Saving global file ...
[02/21 19:32:02    476s] % Begin Save floorplan data ... (date=02/21 19:32:02, mem=1429.5M)
[02/21 19:32:02    476s] Saving floorplan file ...
[02/21 19:32:02    476s] % End Save floorplan data ... (date=02/21 19:32:02, total cpu=0:00:00.1, real=0:00:00.0, peak res=1429.5M, current mem=1429.5M)
[02/21 19:32:02    476s] Saving PG file test_03_pl.enc.dat/VQS64_4.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Tue Feb 21 19:32:02 2023)
[02/21 19:32:02    476s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1813.9M) ***
[02/21 19:32:02    476s] Saving Drc markers ...
[02/21 19:32:02    476s] ... No Drc file written since there is no markers found.
[02/21 19:32:03    476s] % Begin Save placement data ... (date=02/21 19:32:02, mem=1429.5M)
[02/21 19:32:03    476s] ** Saving stdCellPlacement_binary (version# 2) ...
[02/21 19:32:03    476s] Save Adaptive View Pruning View Names to Binary file
[02/21 19:32:03    476s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1816.9M) ***
[02/21 19:32:03    476s] % End Save placement data ... (date=02/21 19:32:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1429.5M, current mem=1429.5M)
[02/21 19:32:03    476s] % Begin Save routing data ... (date=02/21 19:32:03, mem=1429.5M)
[02/21 19:32:03    476s] Saving route file ...
[02/21 19:32:03    476s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1813.9M) ***
[02/21 19:32:03    476s] % End Save routing data ... (date=02/21 19:32:03, total cpu=0:00:00.1, real=0:00:00.0, peak res=1429.7M, current mem=1429.7M)
[02/21 19:32:03    476s] Saving property file test_03_pl.enc.dat/VQS64_4.prop
[02/21 19:32:03    476s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1816.9M) ***
[02/21 19:32:03    476s] % Begin Save power constraints data ... (date=02/21 19:32:03, mem=1429.7M)
[02/21 19:32:03    476s] % End Save power constraints data ... (date=02/21 19:32:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1429.7M, current mem=1429.7M)
[02/21 19:32:04    476s] Generated self-contained design test_03_pl.enc.dat
[02/21 19:32:04    476s] #% End save design ... (date=02/21 19:32:04, total cpu=0:00:00.9, real=0:00:04.0, peak res=1460.3M, current mem=1426.9M)
[02/21 19:32:04    476s] *** Message Summary: 0 warning(s), 0 error(s)
[02/21 19:32:04    476s] 
[02/21 19:32:41    479s] <CMD> gui_select -rect {43.85500 56.65600 43.72150 57.72550}
[02/21 19:32:44    479s] <CMD> zoomBox 44.25650 57.72550 52.27950 50.77200
[02/21 19:34:09    488s] <CMD> selectWire 45.2800 50.8150 45.3500 54.6050 2 N548
[02/21 19:34:25    488s] <CMD> deselectAll
[02/21 19:34:25    488s] <CMD> selectWire 44.4400 54.5350 44.5100 56.3450 2 mCLK
[02/21 19:38:45    519s] <CMD> setLayerPreference node_layer -isVisible 0
[02/21 19:39:14    519s] <CMD> deselectAll
[02/21 19:39:14    519s] <CMD> fit
[02/21 19:43:56    556s] <CMD> setDelayCalMode -siAware false
[02/21 19:44:14    559s] <CMD> timeDesign -preCTS
[02/21 19:44:14    559s] AAE DB initialization (MEM=1830.32 CPU=0:00:00.0 REAL=0:00:00.0) 
[02/21 19:44:14    559s] #optDebug: fT-S <1 1 0 0 0>
[02/21 19:44:14    559s] *** timeDesign #1 [begin] : totSession cpu/real = 0:09:19.4/1:17:42.6 (0.1), mem = 1830.3M
[02/21 19:44:14    559s] Setting timing_disable_library_data_to_data_checks to 'true'.
[02/21 19:44:14    559s] Setting timing_disable_user_data_to_data_checks to 'true'.
[02/21 19:44:15    559s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1815.3M, EPOCH TIME: 1677037455.029459
[02/21 19:44:15    559s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:44:15    559s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:44:15    559s] All LLGs are deleted
[02/21 19:44:15    559s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:44:15    559s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:44:15    559s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1815.3M, EPOCH TIME: 1677037455.029877
[02/21 19:44:15    559s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1815.3M, EPOCH TIME: 1677037455.030095
[02/21 19:44:15    559s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1815.3M, EPOCH TIME: 1677037455.030328
[02/21 19:44:15    559s] Start to check current routing status for nets...
[02/21 19:44:15    559s] Using hname+ instead name for net compare
[02/21 19:44:15    559s] All nets are already routed correctly.
[02/21 19:44:15    559s] End to check current routing status for nets (mem=1815.3M)
[02/21 19:44:15    559s] Extraction called for design 'VQS64_4' of instances=2190 and nets=2835 using extraction engine 'preRoute' .
[02/21 19:44:15    559s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/21 19:44:15    559s] Type 'man IMPEXT-3530' for more detail.
[02/21 19:44:15    559s] PreRoute RC Extraction called for design VQS64_4.
[02/21 19:44:15    559s] RC Extraction called in multi-corner(1) mode.
[02/21 19:44:15    559s] RCMode: PreRoute
[02/21 19:44:15    559s]       RC Corner Indexes            0   
[02/21 19:44:15    559s] Capacitance Scaling Factor   : 1.00000 
[02/21 19:44:15    559s] Resistance Scaling Factor    : 1.00000 
[02/21 19:44:15    559s] Clock Cap. Scaling Factor    : 1.00000 
[02/21 19:44:15    559s] Clock Res. Scaling Factor    : 1.00000 
[02/21 19:44:15    559s] Shrink Factor                : 1.00000
[02/21 19:44:15    559s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/21 19:44:15    559s] Using capacitance table file ...
[02/21 19:44:15    559s] 
[02/21 19:44:15    559s] Trim Metal Layers:
[02/21 19:44:15    559s] LayerId::1 widthSet size::4
[02/21 19:44:15    559s] LayerId::2 widthSet size::4
[02/21 19:44:15    559s] LayerId::3 widthSet size::4
[02/21 19:44:15    559s] LayerId::4 widthSet size::4
[02/21 19:44:15    559s] LayerId::5 widthSet size::4
[02/21 19:44:15    559s] LayerId::6 widthSet size::4
[02/21 19:44:15    559s] LayerId::7 widthSet size::4
[02/21 19:44:15    559s] LayerId::8 widthSet size::4
[02/21 19:44:15    559s] LayerId::9 widthSet size::4
[02/21 19:44:15    559s] LayerId::10 widthSet size::3
[02/21 19:44:15    559s] Updating RC grid for preRoute extraction ...
[02/21 19:44:15    559s] eee: pegSigSF::1.070000
[02/21 19:44:15    559s] Initializing multi-corner capacitance tables ... 
[02/21 19:44:15    559s] Initializing multi-corner resistance tables ...
[02/21 19:44:15    559s] eee: l::1 avDens::0.101188 usedTrk::647.603249 availTrk::6400.000000 sigTrk::647.603249
[02/21 19:44:15    559s] eee: l::2 avDens::0.198193 usedTrk::1268.437640 availTrk::6400.000000 sigTrk::1268.437640
[02/21 19:44:15    559s] eee: l::3 avDens::0.159200 usedTrk::939.277467 availTrk::5900.000000 sigTrk::939.277467
[02/21 19:44:15    559s] eee: l::4 avDens::0.036599 usedTrk::98.816679 availTrk::2700.000000 sigTrk::98.816679
[02/21 19:44:15    559s] eee: l::5 avDens::0.025301 usedTrk::44.276250 availTrk::1750.000000 sigTrk::44.276250
[02/21 19:44:15    559s] eee: l::6 avDens::0.017187 usedTrk::18.905679 availTrk::1100.000000 sigTrk::18.905679
[02/21 19:44:15    559s] eee: l::7 avDens::0.005519 usedTrk::1.011821 availTrk::183.333333 sigTrk::1.011821
[02/21 19:44:15    559s] eee: l::8 avDens::0.007090 usedTrk::0.945286 availTrk::133.333333 sigTrk::0.945286
[02/21 19:44:15    559s] eee: l::9 avDens::0.004969 usedTrk::0.173929 availTrk::35.000000 sigTrk::0.173929
[02/21 19:44:15    559s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/21 19:44:15    559s] {RT VRCCorner 0 10 10 {4 1} {7 0} {9 0} 3}
[02/21 19:44:15    559s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.059350 aWlH=0.000000 lMod=0 pMax=0.815700 pMod=83 wcR=0.500500 newSi=0.001600 wHLS=1.251250 siPrev=0 viaL=0.000000
[02/21 19:44:15    559s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1815.324M)
[02/21 19:44:15    559s] Effort level <high> specified for reg2reg path_group
[02/21 19:44:15    559s] All LLGs are deleted
[02/21 19:44:15    559s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:44:15    559s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:44:15    559s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1827.6M, EPOCH TIME: 1677037455.274813
[02/21 19:44:15    559s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1827.6M, EPOCH TIME: 1677037455.275034
[02/21 19:44:15    559s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1827.6M, EPOCH TIME: 1677037455.275821
[02/21 19:44:15    559s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:44:15    559s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:44:15    559s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1827.6M, EPOCH TIME: 1677037455.276282
[02/21 19:44:15    559s] Max number of tech site patterns supported in site array is 256.
[02/21 19:44:15    559s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/21 19:44:15    559s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1827.6M, EPOCH TIME: 1677037455.280867
[02/21 19:44:15    559s] After signature check, allow fast init is true, keep pre-filter is true.
[02/21 19:44:15    559s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/21 19:44:15    559s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1827.6M, EPOCH TIME: 1677037455.281341
[02/21 19:44:15    559s] Fast DP-INIT is on for default
[02/21 19:44:15    559s] Atter site array init, number of instance map data is 0.
[02/21 19:44:15    559s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:1827.6M, EPOCH TIME: 1677037455.282621
[02/21 19:44:15    559s] 
[02/21 19:44:15    559s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 19:44:15    559s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.008, MEM:1827.6M, EPOCH TIME: 1677037455.283394
[02/21 19:44:15    559s] All LLGs are deleted
[02/21 19:44:15    559s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:44:15    559s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:44:15    559s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1827.6M, EPOCH TIME: 1677037455.284795
[02/21 19:44:15    559s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1827.6M, EPOCH TIME: 1677037455.284993
[02/21 19:44:15    559s] Starting delay calculation for Setup views
[02/21 19:44:15    559s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/21 19:44:15    559s] #################################################################################
[02/21 19:44:15    559s] # Design Stage: PreRoute
[02/21 19:44:15    559s] # Design Name: VQS64_4
[02/21 19:44:15    559s] # Design Mode: 90nm
[02/21 19:44:15    559s] # Analysis Mode: MMMC Non-OCV 
[02/21 19:44:15    559s] # Parasitics Mode: No SPEF/RCDB 
[02/21 19:44:15    559s] # Signoff Settings: SI Off 
[02/21 19:44:15    559s] #################################################################################
[02/21 19:44:15    559s] Calculate delays in Single mode...
[02/21 19:44:15    559s] Topological Sorting (REAL = 0:00:00.0, MEM = 1825.6M, InitMEM = 1825.6M)
[02/21 19:44:15    559s] Start delay calculation (fullDC) (1 T). (MEM=1825.63)
[02/21 19:44:15    559s] siFlow : Timing analysis mode is single, using late cdB files
[02/21 19:44:15    559s] Start AAE Lib Loading. (MEM=1837.14)
[02/21 19:44:15    559s] End AAE Lib Loading. (MEM=1856.22 CPU=0:00:00.0 Real=0:00:00.0)
[02/21 19:44:15    559s] End AAE Lib Interpolated Model. (MEM=1856.22 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/21 19:44:16    560s] Total number of fetched objects 3215
[02/21 19:44:16    560s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/21 19:44:16    560s] End delay calculation. (MEM=1913.45 CPU=0:00:00.6 REAL=0:00:01.0)
[02/21 19:44:16    560s] End delay calculation (fullDC). (MEM=1876.84 CPU=0:00:00.9 REAL=0:00:01.0)
[02/21 19:44:16    560s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 1876.8M) ***
[02/21 19:44:17    560s] *** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:02.0 totSessionCpu=0:09:21 mem=1876.8M)
[02/21 19:44:20    561s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 VView1 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.008  | -1.640  | -3.008  |
|           TNS (ns):| -1252.0 |-510.085 |-741.935 |
|    Violating Paths:|   635   |   381   |   254   |
|          All Paths:|   768   |   512   |   256   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     10 (10)      |   -0.237   |     10 (10)      |
|   max_tran     |     9 (1156)     |   -1.067   |     9 (1156)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[02/21 19:44:20    561s] All LLGs are deleted
[02/21 19:44:20    561s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:44:20    561s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:44:20    561s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1851.3M, EPOCH TIME: 1677037460.822288
[02/21 19:44:20    561s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1851.3M, EPOCH TIME: 1677037460.822511
[02/21 19:44:20    561s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1851.3M, EPOCH TIME: 1677037460.823356
[02/21 19:44:20    561s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:44:20    561s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:44:20    561s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1851.3M, EPOCH TIME: 1677037460.823835
[02/21 19:44:20    561s] Max number of tech site patterns supported in site array is 256.
[02/21 19:44:20    561s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/21 19:44:20    561s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1851.3M, EPOCH TIME: 1677037460.828517
[02/21 19:44:20    561s] After signature check, allow fast init is true, keep pre-filter is true.
[02/21 19:44:20    561s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/21 19:44:20    561s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1851.3M, EPOCH TIME: 1677037460.829101
[02/21 19:44:20    561s] Fast DP-INIT is on for default
[02/21 19:44:20    561s] Atter site array init, number of instance map data is 0.
[02/21 19:44:20    561s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:1851.3M, EPOCH TIME: 1677037460.830345
[02/21 19:44:20    561s] 
[02/21 19:44:20    561s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 19:44:20    561s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.008, MEM:1851.3M, EPOCH TIME: 1677037460.831111
[02/21 19:44:20    561s] All LLGs are deleted
[02/21 19:44:20    561s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:44:20    561s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:44:20    561s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1851.3M, EPOCH TIME: 1677037460.832371
[02/21 19:44:20    561s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1851.3M, EPOCH TIME: 1677037460.832607
[02/21 19:44:20    561s] Density: 57.409%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
All LLGs are deleted
[02/21 19:44:20    561s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:44:20    561s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:44:20    561s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1851.3M, EPOCH TIME: 1677037460.835221
[02/21 19:44:20    561s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1851.3M, EPOCH TIME: 1677037460.835421
[02/21 19:44:20    561s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1851.3M, EPOCH TIME: 1677037460.836145
[02/21 19:44:20    561s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:44:20    561s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:44:20    561s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1851.3M, EPOCH TIME: 1677037460.836502
[02/21 19:44:20    561s] Max number of tech site patterns supported in site array is 256.
[02/21 19:44:20    561s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/21 19:44:20    561s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1851.3M, EPOCH TIME: 1677037460.840436
[02/21 19:44:20    561s] After signature check, allow fast init is true, keep pre-filter is true.
[02/21 19:44:20    561s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/21 19:44:20    561s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1851.3M, EPOCH TIME: 1677037460.840842
[02/21 19:44:20    561s] Fast DP-INIT is on for default
[02/21 19:44:20    561s] Atter site array init, number of instance map data is 0.
[02/21 19:44:20    561s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:1851.3M, EPOCH TIME: 1677037460.842059
[02/21 19:44:20    561s] 
[02/21 19:44:20    561s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 19:44:20    561s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.007, MEM:1851.3M, EPOCH TIME: 1677037460.842812
[02/21 19:44:20    561s] All LLGs are deleted
[02/21 19:44:20    561s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:44:20    561s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:44:20    561s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1851.3M, EPOCH TIME: 1677037460.844012
[02/21 19:44:20    561s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1851.3M, EPOCH TIME: 1677037460.844207
[02/21 19:44:20    561s] Reported timing to dir ./timingReports
[02/21 19:44:20    561s] Total CPU time: 2.16 sec
[02/21 19:44:20    561s] Total Real time: 6.0 sec
[02/21 19:44:20    561s] Total Memory Usage: 1851.25 Mbytes
[02/21 19:44:20    561s] Info: pop threads available for lower-level modules during optimization.
[02/21 19:44:20    561s] *** timeDesign #1 [finish] : cpu/real = 0:00:02.1/0:00:06.0 (0.4), totSession cpu/real = 0:09:21.5/1:17:48.6 (0.1), mem = 1851.2M
[02/21 19:44:20    561s] 
[02/21 19:44:20    561s] =============================================================================================
[02/21 19:44:20    561s]  Final TAT Report : timeDesign #1                                               21.15-s110_1
[02/21 19:44:20    561s] =============================================================================================
[02/21 19:44:20    561s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/21 19:44:20    561s] ---------------------------------------------------------------------------------------------
[02/21 19:44:20    561s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 19:44:20    561s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.8 % )     0:00:05.6 /  0:00:01.7    0.3
[02/21 19:44:20    561s] [ DrvReport              ]      1   0:00:03.0  (  50.2 % )     0:00:03.0 /  0:00:00.1    0.0
[02/21 19:44:20    561s] [ ExtractRC              ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    0.9
[02/21 19:44:20    561s] [ TimingUpdate           ]      1   0:00:00.2  (   3.8 % )     0:00:01.7 /  0:00:01.1    0.7
[02/21 19:44:20    561s] [ FullDelayCalc          ]      1   0:00:01.5  (  25.1 % )     0:00:01.5 /  0:00:00.9    0.6
[02/21 19:44:20    561s] [ TimingReport           ]      1   0:00:00.3  (   5.3 % )     0:00:00.3 /  0:00:00.0    0.1
[02/21 19:44:20    561s] [ GenerateReports        ]      1   0:00:00.5  (   7.8 % )     0:00:00.5 /  0:00:00.4    0.9
[02/21 19:44:20    561s] [ MISC                   ]          0:00:00.4  (   6.0 % )     0:00:00.4 /  0:00:00.3    0.9
[02/21 19:44:20    561s] ---------------------------------------------------------------------------------------------
[02/21 19:44:20    561s]  timeDesign #1 TOTAL                0:00:06.0  ( 100.0 % )     0:00:06.0 /  0:00:02.1    0.4
[02/21 19:44:20    561s] ---------------------------------------------------------------------------------------------
[02/21 19:44:20    561s] 
[02/21 19:45:03    567s] <CMD> report_timing
[02/21 19:53:23    646s] <CMD> optDesign -preCTS
[02/21 19:53:23    646s] Executing: place_opt_design -opt
[02/21 19:53:23    646s] **INFO: User settings:
[02/21 19:53:23    646s] setExtractRCMode -engine                            preRoute
[02/21 19:53:23    646s] setUsefulSkewMode -maxAllowedDelay                  1
[02/21 19:53:23    646s] setUsefulSkewMode -noBoundary                       false
[02/21 19:53:23    646s] setDelayCalMode -enable_high_fanout                 true
[02/21 19:53:23    646s] setDelayCalMode -engine                             aae
[02/21 19:53:23    646s] setDelayCalMode -ignoreNetLoad                      false
[02/21 19:53:23    646s] setDelayCalMode -SIAware                            false
[02/21 19:53:23    646s] setDelayCalMode -socv_accuracy_mode                 low
[02/21 19:53:23    646s] setPlaceMode -maxRouteLayer                         6
[02/21 19:53:23    646s] setPlaceMode -place_design_floorplan_mode           false
[02/21 19:53:23    646s] setPlaceMode -place_detail_check_route              false
[02/21 19:53:23    646s] setPlaceMode -place_detail_preserve_routing         true
[02/21 19:53:23    646s] setPlaceMode -place_detail_remove_affected_routing  false
[02/21 19:53:23    646s] setPlaceMode -place_detail_swap_eeq_cells           false
[02/21 19:53:23    646s] setPlaceMode -place_global_clock_gate_aware         true
[02/21 19:53:23    646s] setPlaceMode -place_global_cong_effort              auto
[02/21 19:53:23    646s] setPlaceMode -place_global_ignore_scan              true
[02/21 19:53:23    646s] setPlaceMode -place_global_ignore_spare             false
[02/21 19:53:23    646s] setPlaceMode -place_global_module_aware_spare       false
[02/21 19:53:23    646s] setPlaceMode -place_global_place_io_pins            true
[02/21 19:53:23    646s] setPlaceMode -place_global_reorder_scan             true
[02/21 19:53:23    646s] setPlaceMode -powerDriven                           false
[02/21 19:53:23    646s] setPlaceMode -timingDriven                          true
[02/21 19:53:23    646s] setAnalysisMode -analysisType                       single
[02/21 19:53:23    646s] setAnalysisMode -checkType                          setup
[02/21 19:53:23    646s] setAnalysisMode -clkSrcPath                         true
[02/21 19:53:23    646s] setAnalysisMode -clockPropagation                   forcedIdeal
[02/21 19:53:23    646s] setAnalysisMode -virtualIPO                         false
[02/21 19:53:23    646s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[02/21 19:53:23    646s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[02/21 19:53:23    646s] 
[02/21 19:53:23    646s] *** place_opt_design #1 [begin] : totSession cpu/real = 0:10:46.2/1:26:51.6 (0.1), mem = 1853.2M
[02/21 19:53:23    646s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[02/21 19:53:24    646s] *** Starting GigaPlace ***
[02/21 19:53:24    646s] #optDebug: fT-E <X 2 3 1 0>
[02/21 19:53:24    646s] OPERPROF: Starting DPlace-Init at level 1, MEM:1853.2M, EPOCH TIME: 1677038004.133067
[02/21 19:53:24    646s] Processing tracks to init pin-track alignment.
[02/21 19:53:24    646s] z: 2, totalTracks: 1
[02/21 19:53:24    646s] z: 4, totalTracks: 1
[02/21 19:53:24    646s] z: 6, totalTracks: 1
[02/21 19:53:24    646s] z: 8, totalTracks: 1
[02/21 19:53:24    646s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/21 19:53:24    646s] All LLGs are deleted
[02/21 19:53:24    646s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:24    646s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:24    646s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1853.2M, EPOCH TIME: 1677038004.136453
[02/21 19:53:24    646s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1853.1M, EPOCH TIME: 1677038004.136768
[02/21 19:53:24    646s] # Building VQS64_4 llgBox search-tree.
[02/21 19:53:24    646s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1853.1M, EPOCH TIME: 1677038004.137596
[02/21 19:53:24    646s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:24    646s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:24    646s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1853.1M, EPOCH TIME: 1677038004.138075
[02/21 19:53:24    646s] Max number of tech site patterns supported in site array is 256.
[02/21 19:53:24    646s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/21 19:53:24    646s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1853.1M, EPOCH TIME: 1677038004.142199
[02/21 19:53:24    646s] After signature check, allow fast init is true, keep pre-filter is true.
[02/21 19:53:24    646s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[02/21 19:53:24    646s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:1853.1M, EPOCH TIME: 1677038004.142718
[02/21 19:53:24    646s] SiteArray: non-trimmed site array dimensions = 66 x 510
[02/21 19:53:24    646s] SiteArray: use 172,032 bytes
[02/21 19:53:24    646s] SiteArray: current memory after site array memory allocation 1853.2M
[02/21 19:53:24    646s] SiteArray: FP blocked sites are writable
[02/21 19:53:24    646s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/21 19:53:24    646s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1853.2M, EPOCH TIME: 1677038004.144042
[02/21 19:53:24    646s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1853.2M, EPOCH TIME: 1677038004.144245
[02/21 19:53:24    646s] SiteArray: number of non floorplan blocked sites for llg default is 33660
[02/21 19:53:24    646s] Atter site array init, number of instance map data is 0.
[02/21 19:53:24    646s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.007, MEM:1853.2M, EPOCH TIME: 1677038004.145000
[02/21 19:53:24    646s] 
[02/21 19:53:24    646s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 19:53:24    646s] OPERPROF:     Starting CMU at level 3, MEM:1853.2M, EPOCH TIME: 1677038004.145509
[02/21 19:53:24    646s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1853.2M, EPOCH TIME: 1677038004.146048
[02/21 19:53:24    646s] 
[02/21 19:53:24    646s] Bad Lib Cell Checking (CMU) is done! (0)
[02/21 19:53:24    646s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:1853.2M, EPOCH TIME: 1677038004.146617
[02/21 19:53:24    646s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1853.2M, EPOCH TIME: 1677038004.146780
[02/21 19:53:24    646s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1853.2M, EPOCH TIME: 1677038004.146937
[02/21 19:53:24    646s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1853.2MB).
[02/21 19:53:24    646s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.015, MEM:1853.2M, EPOCH TIME: 1677038004.148285
[02/21 19:53:24    646s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1853.2M, EPOCH TIME: 1677038004.148435
[02/21 19:53:24    646s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:24    646s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:24    646s] All LLGs are deleted
[02/21 19:53:24    646s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:24    646s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:24    646s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1853.2M, EPOCH TIME: 1677038004.157129
[02/21 19:53:24    646s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1853.2M, EPOCH TIME: 1677038004.157328
[02/21 19:53:24    646s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.009, MEM:1851.2M, EPOCH TIME: 1677038004.157835
[02/21 19:53:24    646s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:10:46.2/1:26:51.8 (0.1), mem = 1851.2M
[02/21 19:53:24    646s] VSMManager cleared!
[02/21 19:53:24    646s] *** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:46.2/1:26:51.8 (0.1), mem = 1851.2M
[02/21 19:53:24    646s] 
[02/21 19:53:24    646s] =============================================================================================
[02/21 19:53:24    646s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         21.15-s110_1
[02/21 19:53:24    646s] =============================================================================================
[02/21 19:53:24    646s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/21 19:53:24    646s] ---------------------------------------------------------------------------------------------
[02/21 19:53:24    646s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 19:53:24    646s] ---------------------------------------------------------------------------------------------
[02/21 19:53:24    646s]  GlobalPlace #1 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 19:53:24    646s] ---------------------------------------------------------------------------------------------
[02/21 19:53:24    646s] 
[02/21 19:53:24    646s] Enable CTE adjustment.
[02/21 19:53:24    646s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1470.6M, totSessionCpu=0:10:46 **
[02/21 19:53:24    646s] Info: 1 threads available for lower-level modules during optimization.
[02/21 19:53:24    646s] GigaOpt running with 1 threads.
[02/21 19:53:24    646s] *** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:10:46.2/1:26:51.9 (0.1), mem = 1851.2M
[02/21 19:53:24    646s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[02/21 19:53:24    646s] OPERPROF: Starting DPlace-Init at level 1, MEM:1851.2M, EPOCH TIME: 1677038004.197475
[02/21 19:53:24    646s] Processing tracks to init pin-track alignment.
[02/21 19:53:24    646s] z: 2, totalTracks: 1
[02/21 19:53:24    646s] z: 4, totalTracks: 1
[02/21 19:53:24    646s] z: 6, totalTracks: 1
[02/21 19:53:24    646s] z: 8, totalTracks: 1
[02/21 19:53:24    646s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/21 19:53:24    646s] All LLGs are deleted
[02/21 19:53:24    646s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:24    646s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:24    646s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1851.2M, EPOCH TIME: 1677038004.199817
[02/21 19:53:24    646s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1851.2M, EPOCH TIME: 1677038004.200019
[02/21 19:53:24    646s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1851.2M, EPOCH TIME: 1677038004.200756
[02/21 19:53:24    646s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:24    646s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:24    646s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1851.2M, EPOCH TIME: 1677038004.201239
[02/21 19:53:24    646s] Max number of tech site patterns supported in site array is 256.
[02/21 19:53:24    646s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/21 19:53:24    646s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1851.2M, EPOCH TIME: 1677038004.205198
[02/21 19:53:24    646s] After signature check, allow fast init is true, keep pre-filter is true.
[02/21 19:53:24    646s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/21 19:53:24    646s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1851.2M, EPOCH TIME: 1677038004.205639
[02/21 19:53:24    646s] Fast DP-INIT is on for default
[02/21 19:53:24    646s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/21 19:53:24    646s] Atter site array init, number of instance map data is 0.
[02/21 19:53:24    646s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.006, MEM:1851.2M, EPOCH TIME: 1677038004.206745
[02/21 19:53:24    646s] 
[02/21 19:53:24    646s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 19:53:24    646s] OPERPROF:     Starting CMU at level 3, MEM:1851.2M, EPOCH TIME: 1677038004.207248
[02/21 19:53:24    646s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1851.2M, EPOCH TIME: 1677038004.207621
[02/21 19:53:24    646s] 
[02/21 19:53:24    646s] Bad Lib Cell Checking (CMU) is done! (0)
[02/21 19:53:24    646s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:1851.2M, EPOCH TIME: 1677038004.208147
[02/21 19:53:24    646s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1851.2M, EPOCH TIME: 1677038004.208302
[02/21 19:53:24    646s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1851.2M, EPOCH TIME: 1677038004.208457
[02/21 19:53:24    646s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1851.2MB).
[02/21 19:53:24    646s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.012, MEM:1851.2M, EPOCH TIME: 1677038004.209829
[02/21 19:53:24    646s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1851.2M, EPOCH TIME: 1677038004.209996
[02/21 19:53:24    646s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:24    646s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:24    646s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:24    646s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:24    646s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.008, MEM:1851.2M, EPOCH TIME: 1677038004.217682
[02/21 19:53:24    646s] 
[02/21 19:53:24    646s] Creating Lib Analyzer ...
[02/21 19:53:24    646s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[02/21 19:53:24    646s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[02/21 19:53:24    646s] Total number of usable delay cells from Lib Analyzer: 0 ()
[02/21 19:53:24    646s] 
[02/21 19:53:24    646s] {RT VRCCorner 0 10 10 {4 1} {7 0} {9 0} 3}
[02/21 19:53:24    646s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:10:47 mem=1873.3M
[02/21 19:53:24    646s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:10:47 mem=1873.3M
[02/21 19:53:24    646s] Creating Lib Analyzer, finished. 
[02/21 19:53:24    646s] #optDebug: fT-S <1 2 3 1 0>
[02/21 19:53:24    646s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1476.8M, totSessionCpu=0:10:47 **
[02/21 19:53:24    646s] *** optDesign -preCTS ***
[02/21 19:53:24    646s] DRC Margin: user margin 0.0; extra margin 0.2
[02/21 19:53:24    646s] Setup Target Slack: user slack 0; extra slack 0.0
[02/21 19:53:24    646s] Hold Target Slack: user slack 0
[02/21 19:53:24    646s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1873.3M, EPOCH TIME: 1677038004.630795
[02/21 19:53:24    646s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:24    646s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:24    646s] 
[02/21 19:53:24    646s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 19:53:24    646s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.005, MEM:1873.3M, EPOCH TIME: 1677038004.636089
[02/21 19:53:24    646s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:24    646s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:24    646s] Multi-VT timing optimization disabled based on library information.
[02/21 19:53:24    646s] 
[02/21 19:53:24    646s] TimeStamp Deleting Cell Server Begin ...
[02/21 19:53:24    646s] Deleting Lib Analyzer.
[02/21 19:53:24    646s] 
[02/21 19:53:24    646s] TimeStamp Deleting Cell Server End ...
[02/21 19:53:24    646s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/21 19:53:24    646s] 
[02/21 19:53:24    646s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/21 19:53:24    646s] Summary for sequential cells identification: 
[02/21 19:53:24    646s]   Identified SBFF number: 16
[02/21 19:53:24    646s]   Identified MBFF number: 0
[02/21 19:53:24    646s]   Identified SB Latch number: 0
[02/21 19:53:24    646s]   Identified MB Latch number: 0
[02/21 19:53:24    646s]   Not identified SBFF number: 0
[02/21 19:53:24    646s]   Not identified MBFF number: 0
[02/21 19:53:24    646s]   Not identified SB Latch number: 0
[02/21 19:53:24    646s]   Not identified MB Latch number: 0
[02/21 19:53:24    646s]   Number of sequential cells which are not FFs: 13
[02/21 19:53:24    646s]  Visiting view : VView1
[02/21 19:53:24    646s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[02/21 19:53:24    646s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[02/21 19:53:24    646s]  Visiting view : VView1
[02/21 19:53:24    646s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[02/21 19:53:24    646s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[02/21 19:53:24    646s] TLC MultiMap info (StdDelay):
[02/21 19:53:24    646s]   : VDCCorner + VTLib + 1 + no RcCorner := 9.5ps
[02/21 19:53:24    646s]   : VDCCorner + VTLib + 1 + VRCCorner := 10.1ps
[02/21 19:53:24    646s]  Setting StdDelay to: 10.1ps
[02/21 19:53:24    646s] 
[02/21 19:53:24    646s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/21 19:53:24    646s] 
[02/21 19:53:24    646s] TimeStamp Deleting Cell Server Begin ...
[02/21 19:53:24    646s] 
[02/21 19:53:24    646s] TimeStamp Deleting Cell Server End ...
[02/21 19:53:24    646s] 
[02/21 19:53:24    646s] Creating Lib Analyzer ...
[02/21 19:53:24    646s] 
[02/21 19:53:24    646s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/21 19:53:24    646s] Summary for sequential cells identification: 
[02/21 19:53:24    646s]   Identified SBFF number: 16
[02/21 19:53:24    646s]   Identified MBFF number: 0
[02/21 19:53:24    646s]   Identified SB Latch number: 0
[02/21 19:53:24    646s]   Identified MB Latch number: 0
[02/21 19:53:24    646s]   Not identified SBFF number: 0
[02/21 19:53:24    646s]   Not identified MBFF number: 0
[02/21 19:53:24    646s]   Not identified SB Latch number: 0
[02/21 19:53:24    646s]   Not identified MB Latch number: 0
[02/21 19:53:24    646s]   Number of sequential cells which are not FFs: 13
[02/21 19:53:24    646s]  Visiting view : VView1
[02/21 19:53:24    646s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[02/21 19:53:24    646s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[02/21 19:53:24    646s]  Visiting view : VView1
[02/21 19:53:24    646s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[02/21 19:53:24    646s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[02/21 19:53:24    646s] TLC MultiMap info (StdDelay):
[02/21 19:53:24    646s]   : VDCCorner + VTLib + 1 + no RcCorner := 9.5ps
[02/21 19:53:24    646s]   : VDCCorner + VTLib + 1 + VRCCorner := 10.1ps
[02/21 19:53:24    646s]  Setting StdDelay to: 10.1ps
[02/21 19:53:24    646s] 
[02/21 19:53:24    646s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/21 19:53:24    646s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[02/21 19:53:24    646s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[02/21 19:53:24    646s] Total number of usable delay cells from Lib Analyzer: 0 ()
[02/21 19:53:24    646s] 
[02/21 19:53:24    646s] {RT VRCCorner 0 10 10 {4 1} {7 0} {9 0} 3}
[02/21 19:53:24    646s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:10:47 mem=1873.3M
[02/21 19:53:24    646s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:10:47 mem=1873.3M
[02/21 19:53:24    646s] Creating Lib Analyzer, finished. 
[02/21 19:53:24    646s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1873.3M, EPOCH TIME: 1677038004.979728
[02/21 19:53:24    646s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:24    646s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:24    646s] All LLGs are deleted
[02/21 19:53:24    646s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:24    646s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:24    646s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1873.3M, EPOCH TIME: 1677038004.979949
[02/21 19:53:24    646s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1873.3M, EPOCH TIME: 1677038004.980115
[02/21 19:53:24    646s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1873.3M, EPOCH TIME: 1677038004.980352
[02/21 19:53:24    646s] {MMLU 0 0 2826}
[02/21 19:53:24    646s] ### Creating LA Mngr. totSessionCpu=0:10:47 mem=1873.3M
[02/21 19:53:24    646s] ### Creating LA Mngr, finished. totSessionCpu=0:10:47 mem=1873.3M
[02/21 19:53:24    646s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1873.27 MB )
[02/21 19:53:24    646s] (I)      ==================== Layers =====================
[02/21 19:53:24    646s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 19:53:24    646s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[02/21 19:53:24    646s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 19:53:24    646s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[02/21 19:53:24    646s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[02/21 19:53:24    646s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[02/21 19:53:24    646s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[02/21 19:53:24    646s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[02/21 19:53:24    646s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[02/21 19:53:24    646s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[02/21 19:53:24    646s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[02/21 19:53:24    646s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[02/21 19:53:24    646s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[02/21 19:53:24    646s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[02/21 19:53:24    646s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[02/21 19:53:24    646s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[02/21 19:53:24    646s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[02/21 19:53:24    646s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[02/21 19:53:24    646s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[02/21 19:53:24    646s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[02/21 19:53:24    646s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[02/21 19:53:24    646s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[02/21 19:53:24    646s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 19:53:24    646s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[02/21 19:53:24    646s] (I)      |   0 |  0 |  active |   other |        |    MS |
[02/21 19:53:24    646s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[02/21 19:53:24    646s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 19:53:24    646s] (I)      Started Import and model ( Curr Mem: 1873.27 MB )
[02/21 19:53:24    646s] (I)      Default pattern map key = VQS64_4_default.
[02/21 19:53:25    646s] (I)      Number of ignored instance 0
[02/21 19:53:25    646s] (I)      Number of inbound cells 0
[02/21 19:53:25    646s] (I)      Number of opened ILM blockages 0
[02/21 19:53:25    646s] (I)      Number of instances temporarily fixed by detailed placement 0
[02/21 19:53:25    646s] (I)      numMoveCells=2190, numMacros=0  numPads=513  numMultiRowHeightInsts=0
[02/21 19:53:25    646s] (I)      cell height: 2800, count: 2190
[02/21 19:53:25    646s] (I)      Number of nets = 2735 ( 91 ignored )
[02/21 19:53:25    646s] (I)      Read rows... (mem=1874.3M)
[02/21 19:53:25    646s] (I)      rowRegion is not equal to core box, resetting core box
[02/21 19:53:25    646s] (I)      rowRegion : (10080, 10080) - (203880, 194880)
[02/21 19:53:25    646s] (I)      coreBox   : (10080, 10080) - (204120, 194880)
[02/21 19:53:25    646s] (I)      Done Read rows (cpu=0.000s, mem=1874.3M)
[02/21 19:53:25    646s] (I)      Identified Clock instances: Flop 768, Clock buffer/inverter 0, Gate 0, Logic 0
[02/21 19:53:25    646s] (I)      Read module constraints... (mem=1874.3M)
[02/21 19:53:25    646s] (I)      Done Read module constraints (cpu=0.010s, mem=1874.3M)
[02/21 19:53:25    646s] (I)      == Non-default Options ==
[02/21 19:53:25    646s] (I)      Maximum routing layer                              : 10
[02/21 19:53:25    646s] (I)      Buffering-aware routing                            : true
[02/21 19:53:25    646s] (I)      Spread congestion away from blockages              : true
[02/21 19:53:25    646s] (I)      Number of threads                                  : 1
[02/21 19:53:25    646s] (I)      Overflow penalty cost                              : 10
[02/21 19:53:25    646s] (I)      Punch through distance                             : 1940.510000
[02/21 19:53:25    646s] (I)      Source-to-sink ratio                               : 0.300000
[02/21 19:53:25    646s] (I)      Method to set GCell size                           : row
[02/21 19:53:25    646s] (I)      Counted 351 PG shapes. We will not process PG shapes layer by layer.
[02/21 19:53:25    646s] (I)      Use row-based GCell size
[02/21 19:53:25    646s] (I)      Use row-based GCell align
[02/21 19:53:25    646s] (I)      layer 0 area = 0
[02/21 19:53:25    646s] (I)      layer 1 area = 0
[02/21 19:53:25    646s] (I)      layer 2 area = 0
[02/21 19:53:25    646s] (I)      layer 3 area = 0
[02/21 19:53:25    646s] (I)      layer 4 area = 0
[02/21 19:53:25    646s] (I)      layer 5 area = 0
[02/21 19:53:25    646s] (I)      layer 6 area = 0
[02/21 19:53:25    646s] (I)      layer 7 area = 0
[02/21 19:53:25    646s] (I)      layer 8 area = 0
[02/21 19:53:25    646s] (I)      layer 9 area = 0
[02/21 19:53:25    646s] (I)      GCell unit size   : 2800
[02/21 19:53:25    646s] (I)      GCell multiplier  : 1
[02/21 19:53:25    646s] (I)      GCell row height  : 2800
[02/21 19:53:25    646s] (I)      Actual row height : 2800
[02/21 19:53:25    646s] (I)      GCell align ref   : 10080 10080
[02/21 19:53:25    646s] [NR-eGR] Track table information for default rule: 
[02/21 19:53:25    646s] [NR-eGR] metal1 has single uniform track structure
[02/21 19:53:25    646s] [NR-eGR] metal2 has single uniform track structure
[02/21 19:53:25    646s] [NR-eGR] metal3 has single uniform track structure
[02/21 19:53:25    646s] [NR-eGR] metal4 has single uniform track structure
[02/21 19:53:25    646s] [NR-eGR] metal5 has single uniform track structure
[02/21 19:53:25    646s] [NR-eGR] metal6 has single uniform track structure
[02/21 19:53:25    646s] [NR-eGR] metal7 has single uniform track structure
[02/21 19:53:25    646s] [NR-eGR] metal8 has single uniform track structure
[02/21 19:53:25    646s] [NR-eGR] metal9 has single uniform track structure
[02/21 19:53:25    646s] [NR-eGR] metal10 has single uniform track structure
[02/21 19:53:25    646s] (I)      ============== Default via ===============
[02/21 19:53:25    646s] (I)      +---+------------------+-----------------+
[02/21 19:53:25    646s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[02/21 19:53:25    646s] (I)      +---+------------------+-----------------+
[02/21 19:53:25    646s] (I)      | 1 |    8  via1_7     |    8  via1_7    |
[02/21 19:53:25    646s] (I)      | 2 |   12  via2_5     |   12  via2_5    |
[02/21 19:53:25    646s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[02/21 19:53:25    646s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[02/21 19:53:25    646s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[02/21 19:53:25    646s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[02/21 19:53:25    646s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[02/21 19:53:25    646s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[02/21 19:53:25    646s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[02/21 19:53:25    646s] (I)      +---+------------------+-----------------+
[02/21 19:53:25    646s] [NR-eGR] Read 146 PG shapes
[02/21 19:53:25    646s] [NR-eGR] Read 0 clock shapes
[02/21 19:53:25    646s] [NR-eGR] Read 0 other shapes
[02/21 19:53:25    646s] [NR-eGR] #Routing Blockages  : 0
[02/21 19:53:25    646s] [NR-eGR] #Instance Blockages : 0
[02/21 19:53:25    646s] [NR-eGR] #PG Blockages       : 146
[02/21 19:53:25    646s] [NR-eGR] #Halo Blockages     : 0
[02/21 19:53:25    646s] [NR-eGR] #Boundary Blockages : 0
[02/21 19:53:25    646s] [NR-eGR] #Clock Blockages    : 0
[02/21 19:53:25    646s] [NR-eGR] #Other Blockages    : 0
[02/21 19:53:25    646s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/21 19:53:25    646s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/21 19:53:25    646s] [NR-eGR] Read 2735 nets ( ignored 0 )
[02/21 19:53:25    646s] (I)      early_global_route_priority property id does not exist.
[02/21 19:53:25    646s] (I)      Read Num Blocks=146  Num Prerouted Wires=0  Num CS=0
[02/21 19:53:25    646s] (I)      Layer 1 (V) : #blockages 146 : #preroutes 0
[02/21 19:53:25    646s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[02/21 19:53:25    646s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[02/21 19:53:25    646s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[02/21 19:53:25    646s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[02/21 19:53:25    646s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[02/21 19:53:25    646s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[02/21 19:53:25    646s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[02/21 19:53:25    646s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[02/21 19:53:25    646s] (I)      Number of ignored nets                =      0
[02/21 19:53:25    646s] (I)      Number of connected nets              =      0
[02/21 19:53:25    646s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/21 19:53:25    646s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/21 19:53:25    646s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/21 19:53:25    646s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/21 19:53:25    646s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/21 19:53:25    646s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/21 19:53:25    646s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/21 19:53:25    646s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/21 19:53:25    646s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/21 19:53:25    646s] (I)      Constructing bin map
[02/21 19:53:25    646s] (I)      Initialize bin information with width=5600 height=5600
[02/21 19:53:25    646s] (I)      Done constructing bin map
[02/21 19:53:25    646s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/21 19:53:25    646s] (I)      Ndr track 0 does not exist
[02/21 19:53:25    646s] (I)      ---------------------Grid Graph Info--------------------
[02/21 19:53:25    646s] (I)      Routing area        : (0, 0) - (214200, 204960)
[02/21 19:53:25    646s] (I)      Core area           : (10080, 10080) - (203880, 194880)
[02/21 19:53:25    646s] (I)      Site width          :   380  (dbu)
[02/21 19:53:25    646s] (I)      Row height          :  2800  (dbu)
[02/21 19:53:25    646s] (I)      GCell row height    :  2800  (dbu)
[02/21 19:53:25    646s] (I)      GCell width         :  2800  (dbu)
[02/21 19:53:25    646s] (I)      GCell height        :  2800  (dbu)
[02/21 19:53:25    646s] (I)      Grid                :    76    73    10
[02/21 19:53:25    646s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[02/21 19:53:25    646s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[02/21 19:53:25    646s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[02/21 19:53:25    646s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[02/21 19:53:25    646s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[02/21 19:53:25    646s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[02/21 19:53:25    646s] (I)      Default pitch size  :   270   280   280   560   560   560  1680  1680  3200  3360
[02/21 19:53:25    646s] (I)      First track coord   :   140   190   140   750   700   750  1820  1870  3820  3550
[02/21 19:53:25    646s] (I)      Num tracks per GCell: 10.37 10.00 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[02/21 19:53:25    646s] (I)      Total num of tracks :   732   765   732   381   365   381   121   127    63    63
[02/21 19:53:25    646s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[02/21 19:53:25    646s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[02/21 19:53:25    646s] (I)      --------------------------------------------------------
[02/21 19:53:25    646s] 
[02/21 19:53:25    646s] [NR-eGR] ============ Routing rule table ============
[02/21 19:53:25    646s] [NR-eGR] Rule id: 0  Nets: 2735
[02/21 19:53:25    646s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[02/21 19:53:25    646s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[02/21 19:53:25    646s] (I)                    Pitch  280  280  560  560  560  1680  1680  3200  3360 
[02/21 19:53:25    646s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[02/21 19:53:25    646s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[02/21 19:53:25    646s] [NR-eGR] ========================================
[02/21 19:53:25    646s] [NR-eGR] 
[02/21 19:53:25    646s] (I)      =============== Blocked Tracks ===============
[02/21 19:53:25    646s] (I)      +-------+---------+----------+---------------+
[02/21 19:53:25    646s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/21 19:53:25    646s] (I)      +-------+---------+----------+---------------+
[02/21 19:53:25    646s] (I)      |     1 |       0 |        0 |         0.00% |
[02/21 19:53:25    646s] (I)      |     2 |   55845 |     3194 |         5.72% |
[02/21 19:53:25    646s] (I)      |     3 |   55632 |        0 |         0.00% |
[02/21 19:53:25    646s] (I)      |     4 |   27813 |        0 |         0.00% |
[02/21 19:53:25    646s] (I)      |     5 |   27740 |        0 |         0.00% |
[02/21 19:53:25    646s] (I)      |     6 |   27813 |        0 |         0.00% |
[02/21 19:53:25    646s] (I)      |     7 |    9196 |        0 |         0.00% |
[02/21 19:53:25    646s] (I)      |     8 |    9271 |        0 |         0.00% |
[02/21 19:53:25    646s] (I)      |     9 |    4788 |        0 |         0.00% |
[02/21 19:53:25    646s] (I)      |    10 |    4599 |        0 |         0.00% |
[02/21 19:53:25    646s] (I)      +-------+---------+----------+---------------+
[02/21 19:53:25    646s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1875.27 MB )
[02/21 19:53:25    646s] (I)      Reset routing kernel
[02/21 19:53:25    646s] (I)      Started Global Routing ( Curr Mem: 1875.27 MB )
[02/21 19:53:25    646s] (I)      totalPins=9265  totalGlobalPin=9170 (98.97%)
[02/21 19:53:25    646s] (I)      total 2D Cap : 219503 = (97356 H, 122147 V)
[02/21 19:53:25    646s] (I)      #blocked areas for congestion spreading : 0
[02/21 19:53:25    646s] [NR-eGR] Layer group 1: route 2735 net(s) in layer range [2, 10]
[02/21 19:53:25    646s] (I)      
[02/21 19:53:25    646s] (I)      ============  Phase 1a Route ============
[02/21 19:53:25    647s] (I)      Usage: 21256 = (10084 H, 11172 V) = (10.36% H, 9.15% V) = (1.412e+04um H, 1.564e+04um V)
[02/21 19:53:25    647s] (I)      
[02/21 19:53:25    647s] (I)      ============  Phase 1b Route ============
[02/21 19:53:25    647s] (I)      Usage: 21256 = (10084 H, 11172 V) = (10.36% H, 9.15% V) = (1.412e+04um H, 1.564e+04um V)
[02/21 19:53:25    647s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.975840e+04um
[02/21 19:53:25    647s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/21 19:53:25    647s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/21 19:53:25    647s] (I)      
[02/21 19:53:25    647s] (I)      ============  Phase 1c Route ============
[02/21 19:53:25    647s] (I)      Usage: 21256 = (10084 H, 11172 V) = (10.36% H, 9.15% V) = (1.412e+04um H, 1.564e+04um V)
[02/21 19:53:25    647s] (I)      
[02/21 19:53:25    647s] (I)      ============  Phase 1d Route ============
[02/21 19:53:25    647s] (I)      Usage: 21256 = (10084 H, 11172 V) = (10.36% H, 9.15% V) = (1.412e+04um H, 1.564e+04um V)
[02/21 19:53:25    647s] (I)      
[02/21 19:53:25    647s] (I)      ============  Phase 1e Route ============
[02/21 19:53:25    647s] (I)      Usage: 21256 = (10084 H, 11172 V) = (10.36% H, 9.15% V) = (1.412e+04um H, 1.564e+04um V)
[02/21 19:53:25    647s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.975840e+04um
[02/21 19:53:25    647s] (I)      
[02/21 19:53:25    647s] (I)      ============  Phase 1l Route ============
[02/21 19:53:25    647s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/21 19:53:25    647s] (I)      Layer  2:      51886     12257         0           0       54720    ( 0.00%) 
[02/21 19:53:25    647s] (I)      Layer  3:      54900      9400         0           0       54750    ( 0.00%) 
[02/21 19:53:25    647s] (I)      Layer  4:      27432      1248         0           0       27360    ( 0.00%) 
[02/21 19:53:25    647s] (I)      Layer  5:      27375       749         0           0       27375    ( 0.00%) 
[02/21 19:53:25    647s] (I)      Layer  6:      27432       443         0           0       27360    ( 0.00%) 
[02/21 19:53:25    647s] (I)      Layer  7:       9075        32         0           0        9125    ( 0.00%) 
[02/21 19:53:25    647s] (I)      Layer  8:       9144         5         0           0        9120    ( 0.00%) 
[02/21 19:53:25    647s] (I)      Layer  9:       4725         0         0         656        4134    (13.70%) 
[02/21 19:53:25    647s] (I)      Layer 10:       4536         0         0         780        3780    (17.11%) 
[02/21 19:53:25    647s] (I)      Total:        216505     24134         0        1436      217724    ( 0.66%) 
[02/21 19:53:25    647s] (I)      
[02/21 19:53:25    647s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/21 19:53:25    647s] [NR-eGR]                        OverCon            
[02/21 19:53:25    647s] [NR-eGR]                         #Gcell     %Gcell
[02/21 19:53:25    647s] [NR-eGR]        Layer             (1-0)    OverCon
[02/21 19:53:25    647s] [NR-eGR] ----------------------------------------------
[02/21 19:53:25    647s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/21 19:53:25    647s] [NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[02/21 19:53:25    647s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/21 19:53:25    647s] [NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[02/21 19:53:25    647s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[02/21 19:53:25    647s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[02/21 19:53:25    647s] [NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[02/21 19:53:25    647s] [NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[02/21 19:53:25    647s] [NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[02/21 19:53:25    647s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[02/21 19:53:25    647s] [NR-eGR] ----------------------------------------------
[02/21 19:53:25    647s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[02/21 19:53:25    647s] [NR-eGR] 
[02/21 19:53:25    647s] (I)      Finished Global Routing ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 1875.27 MB )
[02/21 19:53:25    647s] (I)      total 2D Cap : 219503 = (97356 H, 122147 V)
[02/21 19:53:25    647s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/21 19:53:25    647s] (I)      ============= Track Assignment ============
[02/21 19:53:25    647s] (I)      Started Track Assignment (1T) ( Curr Mem: 1875.27 MB )
[02/21 19:53:25    647s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[02/21 19:53:25    647s] (I)      Run Multi-thread track assignment
[02/21 19:53:25    647s] (I)      Finished Track Assignment (1T) ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1877.27 MB )
[02/21 19:53:25    647s] (I)      Started Export ( Curr Mem: 1877.27 MB )
[02/21 19:53:25    647s] [NR-eGR]                  Length (um)   Vias 
[02/21 19:53:25    647s] [NR-eGR] ------------------------------------
[02/21 19:53:25    647s] [NR-eGR]  metal1   (1H)             0   8752 
[02/21 19:53:25    647s] [NR-eGR]  metal2   (2V)         14738  12862 
[02/21 19:53:25    647s] [NR-eGR]  metal3   (3H)         13535    380 
[02/21 19:53:25    647s] [NR-eGR]  metal4   (4V)          1709    141 
[02/21 19:53:25    647s] [NR-eGR]  metal5   (5H)          1080     62 
[02/21 19:53:25    647s] [NR-eGR]  metal6   (6V)           598     28 
[02/21 19:53:25    647s] [NR-eGR]  metal7   (7H)            36     10 
[02/21 19:53:25    647s] [NR-eGR]  metal8   (8V)             1      4 
[02/21 19:53:25    647s] [NR-eGR]  metal9   (9H)             2      0 
[02/21 19:53:25    647s] [NR-eGR]  metal10  (10V)            0      0 
[02/21 19:53:25    647s] [NR-eGR] ------------------------------------
[02/21 19:53:25    647s] [NR-eGR]           Total        31699  22239 
[02/21 19:53:25    647s] [NR-eGR] --------------------------------------------------------------------------
[02/21 19:53:25    647s] [NR-eGR] Total half perimeter of net bounding box: 24769um
[02/21 19:53:25    647s] [NR-eGR] Total length: 31699um, number of vias: 22239
[02/21 19:53:25    647s] [NR-eGR] --------------------------------------------------------------------------
[02/21 19:53:25    647s] [NR-eGR] Total eGR-routed clock nets wire length: 2274um, number of vias: 2187
[02/21 19:53:25    647s] [NR-eGR] --------------------------------------------------------------------------
[02/21 19:53:25    647s] (I)      Finished Export ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 1867.75 MB )
[02/21 19:53:25    647s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.23 sec, Real: 0.23 sec, Curr Mem: 1858.75 MB )
[02/21 19:53:25    647s] (I)      ======================================== Runtime Summary =========================================
[02/21 19:53:25    647s] (I)       Step                                             %        Start       Finish      Real       CPU 
[02/21 19:53:25    647s] (I)      --------------------------------------------------------------------------------------------------
[02/21 19:53:25    647s] (I)       Early Global Route kernel                  100.00%  1680.33 sec  1680.56 sec  0.23 sec  0.23 sec 
[02/21 19:53:25    647s] (I)       +-Import and model                          16.48%  1680.33 sec  1680.37 sec  0.04 sec  0.04 sec 
[02/21 19:53:25    647s] (I)       | +-Create place DB                          4.80%  1680.33 sec  1680.35 sec  0.01 sec  0.02 sec 
[02/21 19:53:25    647s] (I)       | | +-Import place data                      4.63%  1680.33 sec  1680.35 sec  0.01 sec  0.02 sec 
[02/21 19:53:25    647s] (I)       | | | +-Read instances and placement         1.37%  1680.34 sec  1680.34 sec  0.00 sec  0.01 sec 
[02/21 19:53:25    647s] (I)       | | | +-Read nets                            2.34%  1680.34 sec  1680.34 sec  0.01 sec  0.00 sec 
[02/21 19:53:25    647s] (I)       | +-Create route DB                          7.63%  1680.35 sec  1680.36 sec  0.02 sec  0.01 sec 
[02/21 19:53:25    647s] (I)       | | +-Import route data (1T)                 7.28%  1680.35 sec  1680.36 sec  0.02 sec  0.01 sec 
[02/21 19:53:25    647s] (I)       | | | +-Read blockages ( Layer 2-10 )        1.65%  1680.35 sec  1680.35 sec  0.00 sec  0.00 sec 
[02/21 19:53:25    647s] (I)       | | | | +-Read routing blockages             0.00%  1680.35 sec  1680.35 sec  0.00 sec  0.00 sec 
[02/21 19:53:25    647s] (I)       | | | | +-Read instance blockages            0.26%  1680.35 sec  1680.35 sec  0.00 sec  0.00 sec 
[02/21 19:53:25    647s] (I)       | | | | +-Read PG blockages                  0.05%  1680.35 sec  1680.35 sec  0.00 sec  0.00 sec 
[02/21 19:53:25    647s] (I)       | | | | +-Read clock blockages               0.02%  1680.35 sec  1680.35 sec  0.00 sec  0.00 sec 
[02/21 19:53:25    647s] (I)       | | | | +-Read other blockages               0.02%  1680.35 sec  1680.35 sec  0.00 sec  0.00 sec 
[02/21 19:53:25    647s] (I)       | | | | +-Read halo blockages                0.01%  1680.35 sec  1680.35 sec  0.00 sec  0.00 sec 
[02/21 19:53:25    647s] (I)       | | | | +-Read boundary cut boxes            0.00%  1680.35 sec  1680.35 sec  0.00 sec  0.00 sec 
[02/21 19:53:25    647s] (I)       | | | +-Read blackboxes                      0.01%  1680.35 sec  1680.35 sec  0.00 sec  0.00 sec 
[02/21 19:53:25    647s] (I)       | | | +-Read prerouted                       0.08%  1680.36 sec  1680.36 sec  0.00 sec  0.00 sec 
[02/21 19:53:25    647s] (I)       | | | +-Read unlegalized nets                0.11%  1680.36 sec  1680.36 sec  0.00 sec  0.00 sec 
[02/21 19:53:25    647s] (I)       | | | +-Read nets                            0.65%  1680.36 sec  1680.36 sec  0.00 sec  0.00 sec 
[02/21 19:53:25    647s] (I)       | | | +-Set up via pillars                   0.01%  1680.36 sec  1680.36 sec  0.00 sec  0.00 sec 
[02/21 19:53:25    647s] (I)       | | | +-Initialize 3D grid graph             0.12%  1680.36 sec  1680.36 sec  0.00 sec  0.00 sec 
[02/21 19:53:25    647s] (I)       | | | +-Model blockage capacity              1.50%  1680.36 sec  1680.36 sec  0.00 sec  0.00 sec 
[02/21 19:53:25    647s] (I)       | | | | +-Initialize 3D capacity             1.19%  1680.36 sec  1680.36 sec  0.00 sec  0.00 sec 
[02/21 19:53:25    647s] (I)       | +-Read aux data                            0.24%  1680.36 sec  1680.37 sec  0.00 sec  0.00 sec 
[02/21 19:53:25    647s] (I)       | +-Others data preparation                  0.13%  1680.37 sec  1680.37 sec  0.00 sec  0.01 sec 
[02/21 19:53:25    647s] (I)       | +-Create route kernel                      2.59%  1680.37 sec  1680.37 sec  0.01 sec  0.00 sec 
[02/21 19:53:25    647s] (I)       +-Global Routing                            22.50%  1680.37 sec  1680.43 sec  0.05 sec  0.06 sec 
[02/21 19:53:25    647s] (I)       | +-Initialization                           0.43%  1680.37 sec  1680.38 sec  0.00 sec  0.00 sec 
[02/21 19:53:25    647s] (I)       | +-Net group 1                             20.21%  1680.38 sec  1680.42 sec  0.05 sec  0.04 sec 
[02/21 19:53:25    647s] (I)       | | +-Generate topology                      2.11%  1680.38 sec  1680.38 sec  0.00 sec  0.00 sec 
[02/21 19:53:25    647s] (I)       | | +-Phase 1a                               3.27%  1680.38 sec  1680.39 sec  0.01 sec  0.01 sec 
[02/21 19:53:25    647s] (I)       | | | +-Pattern routing (1T)                 2.45%  1680.38 sec  1680.39 sec  0.01 sec  0.01 sec 
[02/21 19:53:25    647s] (I)       | | | +-Add via demand to 2D                 0.39%  1680.39 sec  1680.39 sec  0.00 sec  0.00 sec 
[02/21 19:53:25    647s] (I)       | | +-Phase 1b                               0.06%  1680.39 sec  1680.39 sec  0.00 sec  0.00 sec 
[02/21 19:53:25    647s] (I)       | | +-Phase 1c                               0.02%  1680.39 sec  1680.39 sec  0.00 sec  0.00 sec 
[02/21 19:53:25    647s] (I)       | | +-Phase 1d                               0.02%  1680.39 sec  1680.39 sec  0.00 sec  0.00 sec 
[02/21 19:53:25    647s] (I)       | | +-Phase 1e                               0.43%  1680.39 sec  1680.39 sec  0.00 sec  0.00 sec 
[02/21 19:53:25    647s] (I)       | | | +-Route legalization                   0.21%  1680.39 sec  1680.39 sec  0.00 sec  0.00 sec 
[02/21 19:53:25    647s] (I)       | | | | +-Legalize Reach Aware Violations    0.04%  1680.39 sec  1680.39 sec  0.00 sec  0.00 sec 
[02/21 19:53:25    647s] (I)       | | +-Phase 1l                              12.35%  1680.39 sec  1680.42 sec  0.03 sec  0.03 sec 
[02/21 19:53:25    647s] (I)       | | | +-Layer assignment (1T)               11.90%  1680.39 sec  1680.42 sec  0.03 sec  0.03 sec 
[02/21 19:53:25    647s] (I)       | +-Clean cong LA                            0.00%  1680.42 sec  1680.42 sec  0.00 sec  0.00 sec 
[02/21 19:53:25    647s] (I)       +-Export 3D cong map                         1.05%  1680.43 sec  1680.43 sec  0.00 sec  0.00 sec 
[02/21 19:53:25    647s] (I)       | +-Export 2D cong map                       0.09%  1680.43 sec  1680.43 sec  0.00 sec  0.00 sec 
[02/21 19:53:25    647s] (I)       +-Extract Global 3D Wires                    0.31%  1680.43 sec  1680.43 sec  0.00 sec  0.00 sec 
[02/21 19:53:25    647s] (I)       +-Track Assignment (1T)                     19.50%  1680.43 sec  1680.48 sec  0.05 sec  0.05 sec 
[02/21 19:53:25    647s] (I)       | +-Initialization                           0.09%  1680.43 sec  1680.43 sec  0.00 sec  0.00 sec 
[02/21 19:53:25    647s] (I)       | +-Track Assignment Kernel                 18.69%  1680.43 sec  1680.48 sec  0.04 sec  0.05 sec 
[02/21 19:53:25    647s] (I)       | +-Free Memory                              0.01%  1680.48 sec  1680.48 sec  0.00 sec  0.00 sec 
[02/21 19:53:25    647s] (I)       +-Export                                    33.88%  1680.48 sec  1680.56 sec  0.08 sec  0.08 sec 
[02/21 19:53:25    647s] (I)       | +-Export DB wires                          6.87%  1680.48 sec  1680.49 sec  0.02 sec  0.01 sec 
[02/21 19:53:25    647s] (I)       | | +-Export all nets                        5.26%  1680.48 sec  1680.49 sec  0.01 sec  0.01 sec 
[02/21 19:53:25    647s] (I)       | | +-Set wire vias                          0.97%  1680.49 sec  1680.49 sec  0.00 sec  0.00 sec 
[02/21 19:53:25    647s] (I)       | +-Report wirelength                        2.95%  1680.49 sec  1680.50 sec  0.01 sec  0.01 sec 
[02/21 19:53:25    647s] (I)       | +-Update net boxes                         2.60%  1680.50 sec  1680.51 sec  0.01 sec  0.01 sec 
[02/21 19:53:25    647s] (I)       | +-Update timing                           20.71%  1680.51 sec  1680.56 sec  0.05 sec  0.05 sec 
[02/21 19:53:25    647s] (I)       +-Postprocess design                         1.49%  1680.56 sec  1680.56 sec  0.00 sec  0.00 sec 
[02/21 19:53:25    647s] (I)      ====================== Summary by functions ======================
[02/21 19:53:25    647s] (I)       Lv  Step                                   %      Real       CPU 
[02/21 19:53:25    647s] (I)      ------------------------------------------------------------------
[02/21 19:53:25    647s] (I)        0  Early Global Route kernel        100.00%  0.23 sec  0.23 sec 
[02/21 19:53:25    647s] (I)        1  Export                            33.88%  0.08 sec  0.08 sec 
[02/21 19:53:25    647s] (I)        1  Global Routing                    22.50%  0.05 sec  0.06 sec 
[02/21 19:53:25    647s] (I)        1  Track Assignment (1T)             19.50%  0.05 sec  0.05 sec 
[02/21 19:53:25    647s] (I)        1  Import and model                  16.48%  0.04 sec  0.04 sec 
[02/21 19:53:25    647s] (I)        1  Postprocess design                 1.49%  0.00 sec  0.00 sec 
[02/21 19:53:25    647s] (I)        1  Export 3D cong map                 1.05%  0.00 sec  0.00 sec 
[02/21 19:53:25    647s] (I)        1  Extract Global 3D Wires            0.31%  0.00 sec  0.00 sec 
[02/21 19:53:25    647s] (I)        2  Update timing                     20.71%  0.05 sec  0.05 sec 
[02/21 19:53:25    647s] (I)        2  Net group 1                       20.21%  0.05 sec  0.04 sec 
[02/21 19:53:25    647s] (I)        2  Track Assignment Kernel           18.69%  0.04 sec  0.05 sec 
[02/21 19:53:25    647s] (I)        2  Create route DB                    7.63%  0.02 sec  0.01 sec 
[02/21 19:53:25    647s] (I)        2  Export DB wires                    6.87%  0.02 sec  0.01 sec 
[02/21 19:53:25    647s] (I)        2  Create place DB                    4.80%  0.01 sec  0.02 sec 
[02/21 19:53:25    647s] (I)        2  Report wirelength                  2.95%  0.01 sec  0.01 sec 
[02/21 19:53:25    647s] (I)        2  Update net boxes                   2.60%  0.01 sec  0.01 sec 
[02/21 19:53:25    647s] (I)        2  Create route kernel                2.59%  0.01 sec  0.00 sec 
[02/21 19:53:25    647s] (I)        2  Initialization                     0.51%  0.00 sec  0.00 sec 
[02/21 19:53:25    647s] (I)        2  Read aux data                      0.24%  0.00 sec  0.00 sec 
[02/21 19:53:25    647s] (I)        2  Others data preparation            0.13%  0.00 sec  0.01 sec 
[02/21 19:53:25    647s] (I)        2  Export 2D cong map                 0.09%  0.00 sec  0.00 sec 
[02/21 19:53:25    647s] (I)        2  Free Memory                        0.01%  0.00 sec  0.00 sec 
[02/21 19:53:25    647s] (I)        2  Clean cong LA                      0.00%  0.00 sec  0.00 sec 
[02/21 19:53:25    647s] (I)        3  Phase 1l                          12.35%  0.03 sec  0.03 sec 
[02/21 19:53:25    647s] (I)        3  Import route data (1T)             7.28%  0.02 sec  0.01 sec 
[02/21 19:53:25    647s] (I)        3  Export all nets                    5.26%  0.01 sec  0.01 sec 
[02/21 19:53:25    647s] (I)        3  Import place data                  4.63%  0.01 sec  0.02 sec 
[02/21 19:53:25    647s] (I)        3  Phase 1a                           3.27%  0.01 sec  0.01 sec 
[02/21 19:53:25    647s] (I)        3  Generate topology                  2.11%  0.00 sec  0.00 sec 
[02/21 19:53:25    647s] (I)        3  Set wire vias                      0.97%  0.00 sec  0.00 sec 
[02/21 19:53:25    647s] (I)        3  Phase 1e                           0.43%  0.00 sec  0.00 sec 
[02/21 19:53:25    647s] (I)        3  Phase 1b                           0.06%  0.00 sec  0.00 sec 
[02/21 19:53:25    647s] (I)        3  Phase 1d                           0.02%  0.00 sec  0.00 sec 
[02/21 19:53:25    647s] (I)        3  Phase 1c                           0.02%  0.00 sec  0.00 sec 
[02/21 19:53:25    647s] (I)        4  Layer assignment (1T)             11.90%  0.03 sec  0.03 sec 
[02/21 19:53:25    647s] (I)        4  Read nets                          2.99%  0.01 sec  0.00 sec 
[02/21 19:53:25    647s] (I)        4  Pattern routing (1T)               2.45%  0.01 sec  0.01 sec 
[02/21 19:53:25    647s] (I)        4  Read blockages ( Layer 2-10 )      1.65%  0.00 sec  0.00 sec 
[02/21 19:53:25    647s] (I)        4  Model blockage capacity            1.50%  0.00 sec  0.00 sec 
[02/21 19:53:25    647s] (I)        4  Read instances and placement       1.37%  0.00 sec  0.01 sec 
[02/21 19:53:25    647s] (I)        4  Add via demand to 2D               0.39%  0.00 sec  0.00 sec 
[02/21 19:53:25    647s] (I)        4  Route legalization                 0.21%  0.00 sec  0.00 sec 
[02/21 19:53:25    647s] (I)        4  Initialize 3D grid graph           0.12%  0.00 sec  0.00 sec 
[02/21 19:53:25    647s] (I)        4  Read unlegalized nets              0.11%  0.00 sec  0.00 sec 
[02/21 19:53:25    647s] (I)        4  Read prerouted                     0.08%  0.00 sec  0.00 sec 
[02/21 19:53:25    647s] (I)        4  Read blackboxes                    0.01%  0.00 sec  0.00 sec 
[02/21 19:53:25    647s] (I)        4  Set up via pillars                 0.01%  0.00 sec  0.00 sec 
[02/21 19:53:25    647s] (I)        5  Initialize 3D capacity             1.19%  0.00 sec  0.00 sec 
[02/21 19:53:25    647s] (I)        5  Read instance blockages            0.26%  0.00 sec  0.00 sec 
[02/21 19:53:25    647s] (I)        5  Read PG blockages                  0.05%  0.00 sec  0.00 sec 
[02/21 19:53:25    647s] (I)        5  Legalize Reach Aware Violations    0.04%  0.00 sec  0.00 sec 
[02/21 19:53:25    647s] (I)        5  Read clock blockages               0.02%  0.00 sec  0.00 sec 
[02/21 19:53:25    647s] (I)        5  Read other blockages               0.02%  0.00 sec  0.00 sec 
[02/21 19:53:25    647s] (I)        5  Read halo blockages                0.01%  0.00 sec  0.00 sec 
[02/21 19:53:25    647s] (I)        5  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[02/21 19:53:25    647s] (I)        5  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[02/21 19:53:25    647s] {MMLU 0 0 2826}
[02/21 19:53:25    647s] ### Creating LA Mngr. totSessionCpu=0:10:47 mem=1858.8M
[02/21 19:53:25    647s] 
[02/21 19:53:25    647s] Trim Metal Layers:
[02/21 19:53:25    647s] LayerId::1 widthSet size::4
[02/21 19:53:25    647s] LayerId::2 widthSet size::4
[02/21 19:53:25    647s] LayerId::3 widthSet size::4
[02/21 19:53:25    647s] LayerId::4 widthSet size::4
[02/21 19:53:25    647s] LayerId::5 widthSet size::4
[02/21 19:53:25    647s] LayerId::6 widthSet size::4
[02/21 19:53:25    647s] LayerId::7 widthSet size::4
[02/21 19:53:25    647s] LayerId::8 widthSet size::4
[02/21 19:53:25    647s] LayerId::9 widthSet size::4
[02/21 19:53:25    647s] LayerId::10 widthSet size::3
[02/21 19:53:25    647s] Updating RC grid for preRoute extraction ...
[02/21 19:53:25    647s] eee: pegSigSF::1.070000
[02/21 19:53:25    647s] Initializing multi-corner capacitance tables ... 
[02/21 19:53:25    647s] Initializing multi-corner resistance tables ...
[02/21 19:53:25    647s] eee: l::1 avDens::0.088112 usedTrk::563.914289 availTrk::6400.000000 sigTrk::563.914289
[02/21 19:53:25    647s] eee: l::2 avDens::0.180324 usedTrk::1154.076714 availTrk::6400.000000 sigTrk::1154.076714
[02/21 19:53:25    647s] eee: l::3 avDens::0.167015 usedTrk::1002.088855 availTrk::6000.000000 sigTrk::1002.088855
[02/21 19:53:25    647s] eee: l::4 avDens::0.049620 usedTrk::143.898606 availTrk::2900.000000 sigTrk::143.898606
[02/21 19:53:25    647s] eee: l::5 avDens::0.049909 usedTrk::84.845108 availTrk::1700.000000 sigTrk::84.845108
[02/21 19:53:25    647s] eee: l::6 avDens::0.041838 usedTrk::50.205892 availTrk::1200.000000 sigTrk::50.205892
[02/21 19:53:25    647s] eee: l::7 avDens::0.025593 usedTrk::2.559286 availTrk::100.000000 sigTrk::2.559286
[02/21 19:53:25    647s] eee: l::8 avDens::0.001482 usedTrk::0.123464 availTrk::83.333333 sigTrk::0.123464
[02/21 19:53:25    647s] eee: l::9 avDens::0.004969 usedTrk::0.173929 availTrk::35.000000 sigTrk::0.173929
[02/21 19:53:25    647s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/21 19:53:25    647s] {RT VRCCorner 0 10 10 {4 1} {7 0} {9 0} 3}
[02/21 19:53:25    647s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.221224 uaWl=1.000000 uaWlH=0.108093 aWlH=0.000000 lMod=0 pMax=0.821100 pMod=82 wcR=0.500500 newSi=0.001600 wHLS=1.251250 siPrev=0 viaL=0.000000
[02/21 19:53:25    647s] ### Creating LA Mngr, finished. totSessionCpu=0:10:47 mem=1858.8M
[02/21 19:53:25    647s] Extraction called for design 'VQS64_4' of instances=2190 and nets=2835 using extraction engine 'preRoute' .
[02/21 19:53:25    647s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/21 19:53:25    647s] Type 'man IMPEXT-3530' for more detail.
[02/21 19:53:25    647s] PreRoute RC Extraction called for design VQS64_4.
[02/21 19:53:25    647s] RC Extraction called in multi-corner(1) mode.
[02/21 19:53:25    647s] RCMode: PreRoute
[02/21 19:53:25    647s]       RC Corner Indexes            0   
[02/21 19:53:25    647s] Capacitance Scaling Factor   : 1.00000 
[02/21 19:53:25    647s] Resistance Scaling Factor    : 1.00000 
[02/21 19:53:25    647s] Clock Cap. Scaling Factor    : 1.00000 
[02/21 19:53:25    647s] Clock Res. Scaling Factor    : 1.00000 
[02/21 19:53:25    647s] Shrink Factor                : 1.00000
[02/21 19:53:25    647s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/21 19:53:25    647s] Using capacitance table file ...
[02/21 19:53:25    647s] 
[02/21 19:53:25    647s] Trim Metal Layers:
[02/21 19:53:25    647s] LayerId::1 widthSet size::4
[02/21 19:53:25    647s] LayerId::2 widthSet size::4
[02/21 19:53:25    647s] LayerId::3 widthSet size::4
[02/21 19:53:25    647s] LayerId::4 widthSet size::4
[02/21 19:53:25    647s] LayerId::5 widthSet size::4
[02/21 19:53:25    647s] LayerId::6 widthSet size::4
[02/21 19:53:25    647s] LayerId::7 widthSet size::4
[02/21 19:53:25    647s] LayerId::8 widthSet size::4
[02/21 19:53:25    647s] LayerId::9 widthSet size::4
[02/21 19:53:25    647s] LayerId::10 widthSet size::3
[02/21 19:53:25    647s] Updating RC grid for preRoute extraction ...
[02/21 19:53:25    647s] eee: pegSigSF::1.070000
[02/21 19:53:25    647s] Initializing multi-corner capacitance tables ... 
[02/21 19:53:25    647s] Initializing multi-corner resistance tables ...
[02/21 19:53:25    647s] eee: l::1 avDens::0.088112 usedTrk::563.914289 availTrk::6400.000000 sigTrk::563.914289
[02/21 19:53:25    647s] eee: l::2 avDens::0.180324 usedTrk::1154.076714 availTrk::6400.000000 sigTrk::1154.076714
[02/21 19:53:25    647s] eee: l::3 avDens::0.167015 usedTrk::1002.088855 availTrk::6000.000000 sigTrk::1002.088855
[02/21 19:53:25    647s] eee: l::4 avDens::0.049620 usedTrk::143.898606 availTrk::2900.000000 sigTrk::143.898606
[02/21 19:53:25    647s] eee: l::5 avDens::0.049909 usedTrk::84.845108 availTrk::1700.000000 sigTrk::84.845108
[02/21 19:53:25    647s] eee: l::6 avDens::0.041838 usedTrk::50.205892 availTrk::1200.000000 sigTrk::50.205892
[02/21 19:53:25    647s] eee: l::7 avDens::0.025593 usedTrk::2.559286 availTrk::100.000000 sigTrk::2.559286
[02/21 19:53:25    647s] eee: l::8 avDens::0.001482 usedTrk::0.123464 availTrk::83.333333 sigTrk::0.123464
[02/21 19:53:25    647s] eee: l::9 avDens::0.004969 usedTrk::0.173929 availTrk::35.000000 sigTrk::0.173929
[02/21 19:53:25    647s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/21 19:53:25    647s] {RT VRCCorner 0 10 10 {4 1} {7 0} {9 0} 3}
[02/21 19:53:25    647s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.221224 uaWl=1.000000 uaWlH=0.108093 aWlH=0.000000 lMod=0 pMax=0.821100 pMod=82 wcR=0.500500 newSi=0.001600 wHLS=1.251250 siPrev=0 viaL=0.000000
[02/21 19:53:25    647s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1858.754M)
[02/21 19:53:25    647s] All LLGs are deleted
[02/21 19:53:25    647s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:25    647s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:25    647s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1858.8M, EPOCH TIME: 1677038005.348350
[02/21 19:53:25    647s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1858.8M, EPOCH TIME: 1677038005.348568
[02/21 19:53:25    647s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1858.8M, EPOCH TIME: 1677038005.349275
[02/21 19:53:25    647s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:25    647s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:25    647s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1858.8M, EPOCH TIME: 1677038005.349771
[02/21 19:53:25    647s] Max number of tech site patterns supported in site array is 256.
[02/21 19:53:25    647s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/21 19:53:25    647s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1858.8M, EPOCH TIME: 1677038005.353883
[02/21 19:53:25    647s] After signature check, allow fast init is true, keep pre-filter is true.
[02/21 19:53:25    647s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/21 19:53:25    647s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1858.8M, EPOCH TIME: 1677038005.354374
[02/21 19:53:25    647s] Fast DP-INIT is on for default
[02/21 19:53:25    647s] Atter site array init, number of instance map data is 0.
[02/21 19:53:25    647s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.000, REAL:0.006, MEM:1858.8M, EPOCH TIME: 1677038005.355467
[02/21 19:53:25    647s] 
[02/21 19:53:25    647s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 19:53:25    647s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.007, MEM:1858.8M, EPOCH TIME: 1677038005.356329
[02/21 19:53:25    647s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:25    647s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:25    647s] Starting delay calculation for Setup views
[02/21 19:53:25    647s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/21 19:53:25    647s] #################################################################################
[02/21 19:53:25    647s] # Design Stage: PreRoute
[02/21 19:53:25    647s] # Design Name: VQS64_4
[02/21 19:53:25    647s] # Design Mode: 90nm
[02/21 19:53:25    647s] # Analysis Mode: MMMC Non-OCV 
[02/21 19:53:25    647s] # Parasitics Mode: No SPEF/RCDB 
[02/21 19:53:25    647s] # Signoff Settings: SI Off 
[02/21 19:53:25    647s] #################################################################################
[02/21 19:53:25    647s] Calculate delays in Single mode...
[02/21 19:53:25    647s] Topological Sorting (REAL = 0:00:00.0, MEM = 1864.3M, InitMEM = 1864.3M)
[02/21 19:53:25    647s] Start delay calculation (fullDC) (1 T). (MEM=1864.29)
[02/21 19:53:25    647s] End AAE Lib Interpolated Model. (MEM=1875.8 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/21 19:53:26    648s] Total number of fetched objects 3215
[02/21 19:53:26    648s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/21 19:53:26    648s] End delay calculation. (MEM=1896.75 CPU=0:00:00.6 REAL=0:00:01.0)
[02/21 19:53:26    648s] End delay calculation (fullDC). (MEM=1896.75 CPU=0:00:00.8 REAL=0:00:01.0)
[02/21 19:53:26    648s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 1896.8M) ***
[02/21 19:53:26    648s] *** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:10:48 mem=1896.8M)
[02/21 19:53:26    648s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 VView1 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.878  |
|           TNS (ns):| -1212.0 |
|    Violating Paths:|   635   |
|          All Paths:|   768   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     10 (10)      |   -0.239   |     10 (10)      |
|   max_tran     |     9 (1156)     |   -1.042   |     9 (1156)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:1912.0M, EPOCH TIME: 1677038006.590933
[02/21 19:53:26    648s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:26    648s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:26    648s] 
[02/21 19:53:26    648s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 19:53:26    648s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.005, MEM:1912.0M, EPOCH TIME: 1677038006.596173
[02/21 19:53:26    648s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:26    648s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:26    648s] Density: 57.409%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1479.7M, totSessionCpu=0:10:49 **
[02/21 19:53:26    648s] *** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.3/0:00:02.4 (1.0), totSession cpu/real = 0:10:48.5/1:26:54.3 (0.1), mem = 1865.0M
[02/21 19:53:26    648s] 
[02/21 19:53:26    648s] =============================================================================================
[02/21 19:53:26    648s]  Step TAT Report : InitOpt #1 / place_opt_design #1                             21.15-s110_1
[02/21 19:53:26    648s] =============================================================================================
[02/21 19:53:26    648s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/21 19:53:26    648s] ---------------------------------------------------------------------------------------------
[02/21 19:53:26    648s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 19:53:26    648s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.1 % )     0:00:01.3 /  0:00:01.3    1.0
[02/21 19:53:26    648s] [ DrvReport              ]      1   0:00:00.1  (   2.2 % )     0:00:00.1 /  0:00:00.0    0.9
[02/21 19:53:26    648s] [ CellServerInit         ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 19:53:26    648s] [ LibAnalyzerInit        ]      2   0:00:00.6  (  25.7 % )     0:00:00.6 /  0:00:00.6    0.9
[02/21 19:53:26    648s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 19:53:26    648s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 19:53:26    648s] [ EarlyGlobalRoute       ]      1   0:00:00.2  (  10.3 % )     0:00:00.2 /  0:00:00.3    1.0
[02/21 19:53:26    648s] [ ExtractRC              ]      1   0:00:00.1  (   2.2 % )     0:00:00.1 /  0:00:00.1    1.1
[02/21 19:53:26    648s] [ TimingUpdate           ]      1   0:00:00.3  (  11.0 % )     0:00:01.2 /  0:00:01.2    1.0
[02/21 19:53:26    648s] [ FullDelayCalc          ]      1   0:00:00.9  (  36.9 % )     0:00:00.9 /  0:00:00.9    1.0
[02/21 19:53:26    648s] [ TimingReport           ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.9
[02/21 19:53:26    648s] [ MISC                   ]          0:00:00.2  (   9.9 % )     0:00:00.2 /  0:00:00.2    0.7
[02/21 19:53:26    648s] ---------------------------------------------------------------------------------------------
[02/21 19:53:26    648s]  InitOpt #1 TOTAL                   0:00:02.4  ( 100.0 % )     0:00:02.4 /  0:00:02.3    1.0
[02/21 19:53:26    648s] ---------------------------------------------------------------------------------------------
[02/21 19:53:26    648s] 
[02/21 19:53:26    648s] ** INFO : this run is activating medium effort placeOptDesign flow
[02/21 19:53:26    648s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/21 19:53:26    648s] ### Creating PhyDesignMc. totSessionCpu=0:10:49 mem=1865.0M
[02/21 19:53:26    648s] OPERPROF: Starting DPlace-Init at level 1, MEM:1865.0M, EPOCH TIME: 1677038006.631099
[02/21 19:53:26    648s] Processing tracks to init pin-track alignment.
[02/21 19:53:26    648s] z: 2, totalTracks: 1
[02/21 19:53:26    648s] z: 4, totalTracks: 1
[02/21 19:53:26    648s] z: 6, totalTracks: 1
[02/21 19:53:26    648s] z: 8, totalTracks: 1
[02/21 19:53:26    648s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/21 19:53:26    648s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1865.0M, EPOCH TIME: 1677038006.634295
[02/21 19:53:26    648s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:26    648s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:26    648s] 
[02/21 19:53:26    648s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 19:53:26    648s] OPERPROF:     Starting CMU at level 3, MEM:1865.0M, EPOCH TIME: 1677038006.639129
[02/21 19:53:26    648s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1865.0M, EPOCH TIME: 1677038006.639500
[02/21 19:53:26    648s] 
[02/21 19:53:26    648s] Bad Lib Cell Checking (CMU) is done! (0)
[02/21 19:53:26    648s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.006, MEM:1865.0M, EPOCH TIME: 1677038006.640043
[02/21 19:53:26    648s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1865.0M, EPOCH TIME: 1677038006.640200
[02/21 19:53:26    648s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1865.0M, EPOCH TIME: 1677038006.640357
[02/21 19:53:26    648s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1865.0MB).
[02/21 19:53:26    648s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:1865.0M, EPOCH TIME: 1677038006.641015
[02/21 19:53:26    648s] TotalInstCnt at PhyDesignMc Initialization: 2190
[02/21 19:53:26    648s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:49 mem=1865.0M
[02/21 19:53:26    648s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1865.0M, EPOCH TIME: 1677038006.644947
[02/21 19:53:26    648s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:26    648s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:26    648s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:26    648s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:26    648s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.007, MEM:1865.0M, EPOCH TIME: 1677038006.652056
[02/21 19:53:26    648s] TotalInstCnt at PhyDesignMc Destruction: 2190
[02/21 19:53:26    648s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/21 19:53:26    648s] ### Creating PhyDesignMc. totSessionCpu=0:10:49 mem=1865.0M
[02/21 19:53:26    648s] OPERPROF: Starting DPlace-Init at level 1, MEM:1865.0M, EPOCH TIME: 1677038006.652932
[02/21 19:53:26    648s] Processing tracks to init pin-track alignment.
[02/21 19:53:26    648s] z: 2, totalTracks: 1
[02/21 19:53:26    648s] z: 4, totalTracks: 1
[02/21 19:53:26    648s] z: 6, totalTracks: 1
[02/21 19:53:26    648s] z: 8, totalTracks: 1
[02/21 19:53:26    648s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/21 19:53:26    648s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1865.0M, EPOCH TIME: 1677038006.655615
[02/21 19:53:26    648s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:26    648s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:26    648s] 
[02/21 19:53:26    648s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 19:53:26    648s] OPERPROF:     Starting CMU at level 3, MEM:1865.0M, EPOCH TIME: 1677038006.660345
[02/21 19:53:26    648s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1865.0M, EPOCH TIME: 1677038006.660733
[02/21 19:53:26    648s] 
[02/21 19:53:26    648s] Bad Lib Cell Checking (CMU) is done! (0)
[02/21 19:53:26    648s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.006, MEM:1865.0M, EPOCH TIME: 1677038006.661262
[02/21 19:53:26    648s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1865.0M, EPOCH TIME: 1677038006.661420
[02/21 19:53:26    648s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1865.0M, EPOCH TIME: 1677038006.661589
[02/21 19:53:26    648s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1865.0MB).
[02/21 19:53:26    648s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.009, MEM:1865.0M, EPOCH TIME: 1677038006.662236
[02/21 19:53:26    648s] TotalInstCnt at PhyDesignMc Initialization: 2190
[02/21 19:53:26    648s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:49 mem=1865.0M
[02/21 19:53:26    648s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1865.0M, EPOCH TIME: 1677038006.665794
[02/21 19:53:26    648s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:26    648s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:26    648s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:26    648s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:26    648s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.007, MEM:1865.0M, EPOCH TIME: 1677038006.672501
[02/21 19:53:26    648s] TotalInstCnt at PhyDesignMc Destruction: 2190
[02/21 19:53:26    648s] *** Starting optimizing excluded clock nets MEM= 1865.0M) ***
[02/21 19:53:26    648s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1865.0M) ***
[02/21 19:53:26    648s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion  -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[02/21 19:53:26    648s] Begin: GigaOpt Route Type Constraints Refinement
[02/21 19:53:26    648s] *** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:10:48.6/1:26:54.4 (0.1), mem = 1865.0M
[02/21 19:53:26    648s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.11434.1
[02/21 19:53:26    648s] ### Creating RouteCongInterface, started
[02/21 19:53:26    648s] ### Creating TopoMgr, started
[02/21 19:53:26    648s] ### Creating TopoMgr, finished
[02/21 19:53:26    648s] #optDebug: Start CG creation (mem=1865.0M)
[02/21 19:53:26    648s]  ...initializing CG  maxDriveDist 387.654500 stdCellHgt 1.400000 defLenToSkip 9.800000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 38.765000 
[02/21 19:53:26    648s] (cpu=0:00:00.2, mem=2044.7M)
[02/21 19:53:26    648s]  ...processing cgPrt (cpu=0:00:00.2, mem=2044.7M)
[02/21 19:53:26    648s]  ...processing cgEgp (cpu=0:00:00.2, mem=2044.7M)
[02/21 19:53:26    648s]  ...processing cgPbk (cpu=0:00:00.2, mem=2044.7M)
[02/21 19:53:26    648s]  ...processing cgNrb(cpu=0:00:00.2, mem=2044.7M)
[02/21 19:53:26    648s]  ...processing cgObs (cpu=0:00:00.2, mem=2044.7M)
[02/21 19:53:26    648s]  ...processing cgCon (cpu=0:00:00.2, mem=2044.7M)
[02/21 19:53:26    648s]  ...processing cgPdm (cpu=0:00:00.2, mem=2044.7M)
[02/21 19:53:26    648s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=2044.7M)
[02/21 19:53:26    648s] 
[02/21 19:53:26    648s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[02/21 19:53:26    648s] 
[02/21 19:53:26    648s] #optDebug: {0, 1.000}
[02/21 19:53:26    648s] ### Creating RouteCongInterface, finished
[02/21 19:53:26    648s] Updated routing constraints on 0 nets.
[02/21 19:53:26    648s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.11434.1
[02/21 19:53:26    648s] Bottom Preferred Layer:
[02/21 19:53:26    648s]     None
[02/21 19:53:26    648s] Via Pillar Rule:
[02/21 19:53:26    648s]     None
[02/21 19:53:26    648s] *** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (0.8), totSession cpu/real = 0:10:48.8/1:26:54.6 (0.1), mem = 2044.7M
[02/21 19:53:26    648s] 
[02/21 19:53:26    648s] =============================================================================================
[02/21 19:53:26    648s]  Step TAT Report : CongRefineRouteType #1 / place_opt_design #1                 21.15-s110_1
[02/21 19:53:26    648s] =============================================================================================
[02/21 19:53:26    648s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/21 19:53:26    648s] ---------------------------------------------------------------------------------------------
[02/21 19:53:26    648s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (  90.0 % )     0:00:00.2 /  0:00:00.2    0.9
[02/21 19:53:26    648s] [ MISC                   ]          0:00:00.0  (  10.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 19:53:26    648s] ---------------------------------------------------------------------------------------------
[02/21 19:53:26    648s]  CongRefineRouteType #1 TOTAL       0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    0.8
[02/21 19:53:26    648s] ---------------------------------------------------------------------------------------------
[02/21 19:53:26    648s] 
[02/21 19:53:26    648s] End: GigaOpt Route Type Constraints Refinement
[02/21 19:53:26    648s] The useful skew maximum allowed delay set by user is: 1
[02/21 19:53:27    648s] Deleting Lib Analyzer.
[02/21 19:53:27    648s] *** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:10:49.0/1:26:54.8 (0.1), mem = 1959.7M
[02/21 19:53:27    648s] Info: 1 clock net  excluded from IPO operation.
[02/21 19:53:27    648s] ### Creating LA Mngr. totSessionCpu=0:10:49 mem=1959.7M
[02/21 19:53:27    648s] ### Creating LA Mngr, finished. totSessionCpu=0:10:49 mem=1959.7M
[02/21 19:53:27    648s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[02/21 19:53:27    648s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.11434.2
[02/21 19:53:27    648s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/21 19:53:27    648s] ### Creating PhyDesignMc. totSessionCpu=0:10:49 mem=1959.7M
[02/21 19:53:27    648s] OPERPROF: Starting DPlace-Init at level 1, MEM:1959.7M, EPOCH TIME: 1677038007.144265
[02/21 19:53:27    648s] Processing tracks to init pin-track alignment.
[02/21 19:53:27    648s] z: 2, totalTracks: 1
[02/21 19:53:27    648s] z: 4, totalTracks: 1
[02/21 19:53:27    648s] z: 6, totalTracks: 1
[02/21 19:53:27    648s] z: 8, totalTracks: 1
[02/21 19:53:27    648s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/21 19:53:27    649s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1959.7M, EPOCH TIME: 1677038007.147195
[02/21 19:53:27    649s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:27    649s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:27    649s] 
[02/21 19:53:27    649s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 19:53:27    649s] OPERPROF:     Starting CMU at level 3, MEM:1959.7M, EPOCH TIME: 1677038007.152070
[02/21 19:53:27    649s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1959.7M, EPOCH TIME: 1677038007.152445
[02/21 19:53:27    649s] 
[02/21 19:53:27    649s] Bad Lib Cell Checking (CMU) is done! (0)
[02/21 19:53:27    649s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.006, MEM:1959.7M, EPOCH TIME: 1677038007.152978
[02/21 19:53:27    649s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1959.7M, EPOCH TIME: 1677038007.153136
[02/21 19:53:27    649s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1959.7M, EPOCH TIME: 1677038007.153293
[02/21 19:53:27    649s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1959.7MB).
[02/21 19:53:27    649s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:1959.7M, EPOCH TIME: 1677038007.153972
[02/21 19:53:27    649s] TotalInstCnt at PhyDesignMc Initialization: 2190
[02/21 19:53:27    649s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:49 mem=1959.7M
[02/21 19:53:27    649s] 
[02/21 19:53:27    649s] Footprint cell information for calculating maxBufDist
[02/21 19:53:27    649s] *info: There are 9 candidate Buffer cells
[02/21 19:53:27    649s] *info: There are 6 candidate Inverter cells
[02/21 19:53:27    649s] 
[02/21 19:53:27    649s] #optDebug: Start CG creation (mem=1959.7M)
[02/21 19:53:27    649s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 1.400000 defLenToSkip 9.800000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 9.800000 
[02/21 19:53:27    649s] (cpu=0:00:00.1, mem=2045.6M)
[02/21 19:53:27    649s]  ...processing cgPrt (cpu=0:00:00.1, mem=2045.6M)
[02/21 19:53:27    649s]  ...processing cgEgp (cpu=0:00:00.1, mem=2045.6M)
[02/21 19:53:27    649s]  ...processing cgPbk (cpu=0:00:00.1, mem=2045.6M)
[02/21 19:53:27    649s]  ...processing cgNrb(cpu=0:00:00.1, mem=2045.6M)
[02/21 19:53:27    649s]  ...processing cgObs (cpu=0:00:00.1, mem=2045.6M)
[02/21 19:53:27    649s]  ...processing cgCon (cpu=0:00:00.1, mem=2045.6M)
[02/21 19:53:27    649s]  ...processing cgPdm (cpu=0:00:00.1, mem=2045.6M)
[02/21 19:53:27    649s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2045.6M)
[02/21 19:53:27    649s] ### Creating RouteCongInterface, started
[02/21 19:53:27    649s] 
[02/21 19:53:27    649s] Creating Lib Analyzer ...
[02/21 19:53:27    649s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[02/21 19:53:27    649s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[02/21 19:53:27    649s] Total number of usable delay cells from Lib Analyzer: 0 ()
[02/21 19:53:27    649s] 
[02/21 19:53:27    649s] {RT VRCCorner 0 10 10 {4 1} {7 0} {9 0} 3}
[02/21 19:53:27    649s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:10:50 mem=2061.6M
[02/21 19:53:27    649s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:10:50 mem=2061.6M
[02/21 19:53:27    649s] Creating Lib Analyzer, finished. 
[02/21 19:53:27    649s] 
[02/21 19:53:27    649s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[02/21 19:53:27    649s] 
[02/21 19:53:27    649s] #optDebug: {0, 1.000}
[02/21 19:53:27    649s] ### Creating RouteCongInterface, finished
[02/21 19:53:27    649s] {MG  {4 0 1 0.0290711}  {7 0 1.4 0.142857}  {9 0 5.7 0.571429} }
[02/21 19:53:27    649s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2080.7M, EPOCH TIME: 1677038007.939208
[02/21 19:53:27    649s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2080.7M, EPOCH TIME: 1677038007.939581
[02/21 19:53:27    649s] 
[02/21 19:53:27    649s] Netlist preparation processing... 
[02/21 19:53:27    649s] Removed 0 instance
[02/21 19:53:27    649s] *info: Marking 0 isolation instances dont touch
[02/21 19:53:27    649s] *info: Marking 0 level shifter instances dont touch
[02/21 19:53:27    649s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2061.6M, EPOCH TIME: 1677038007.989116
[02/21 19:53:27    649s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2190).
[02/21 19:53:27    649s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:27    649s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:27    649s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:27    649s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.009, MEM:1975.6M, EPOCH TIME: 1677038007.997976
[02/21 19:53:27    649s] TotalInstCnt at PhyDesignMc Destruction: 2190
[02/21 19:53:27    649s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.11434.2
[02/21 19:53:27    649s] *** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.8/0:00:00.9 (0.9), totSession cpu/real = 0:10:49.8/1:26:55.7 (0.1), mem = 1975.6M
[02/21 19:53:27    649s] 
[02/21 19:53:27    649s] =============================================================================================
[02/21 19:53:27    649s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #1                     21.15-s110_1
[02/21 19:53:27    649s] =============================================================================================
[02/21 19:53:27    649s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/21 19:53:27    649s] ---------------------------------------------------------------------------------------------
[02/21 19:53:27    649s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  31.4 % )     0:00:00.3 /  0:00:00.3    1.0
[02/21 19:53:27    649s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 19:53:27    649s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.0    1.2
[02/21 19:53:27    649s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 19:53:27    649s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.7 % )     0:00:00.3 /  0:00:00.3    1.0
[02/21 19:53:27    649s] [ SteinerInterfaceInit   ]      1   0:00:00.4  (  39.9 % )     0:00:00.4 /  0:00:00.4    1.0
[02/21 19:53:27    649s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    0.7
[02/21 19:53:27    649s] [ IncrDelayCalc          ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    1.6
[02/21 19:53:27    649s] [ TimingUpdate           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 19:53:27    649s] [ MISC                   ]          0:00:00.2  (  19.9 % )     0:00:00.2 /  0:00:00.1    0.7
[02/21 19:53:27    649s] ---------------------------------------------------------------------------------------------
[02/21 19:53:27    649s]  SimplifyNetlist #1 TOTAL           0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.8    0.9
[02/21 19:53:27    649s] ---------------------------------------------------------------------------------------------
[02/21 19:53:27    649s] 
[02/21 19:53:28    649s] Deleting Lib Analyzer.
[02/21 19:53:28    649s] Begin: GigaOpt high fanout net optimization
[02/21 19:53:28    649s] GigaOpt HFN: use maxLocalDensity 1.2
[02/21 19:53:28    649s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[02/21 19:53:28    649s] *** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:10:49.8/1:26:55.7 (0.1), mem = 1975.6M
[02/21 19:53:28    649s] Info: 1 clock net  excluded from IPO operation.
[02/21 19:53:28    649s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.11434.3
[02/21 19:53:28    649s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/21 19:53:28    649s] ### Creating PhyDesignMc. totSessionCpu=0:10:50 mem=1975.6M
[02/21 19:53:28    649s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[02/21 19:53:28    649s] OPERPROF: Starting DPlace-Init at level 1, MEM:1975.6M, EPOCH TIME: 1677038008.057033
[02/21 19:53:28    649s] Processing tracks to init pin-track alignment.
[02/21 19:53:28    649s] z: 2, totalTracks: 1
[02/21 19:53:28    649s] z: 4, totalTracks: 1
[02/21 19:53:28    649s] z: 6, totalTracks: 1
[02/21 19:53:28    649s] z: 8, totalTracks: 1
[02/21 19:53:28    649s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/21 19:53:28    649s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1975.6M, EPOCH TIME: 1677038008.060129
[02/21 19:53:28    649s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:28    649s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:28    649s] 
[02/21 19:53:28    649s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 19:53:28    649s] OPERPROF:     Starting CMU at level 3, MEM:1975.6M, EPOCH TIME: 1677038008.065003
[02/21 19:53:28    649s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1975.6M, EPOCH TIME: 1677038008.065387
[02/21 19:53:28    649s] 
[02/21 19:53:28    649s] Bad Lib Cell Checking (CMU) is done! (0)
[02/21 19:53:28    649s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:1975.6M, EPOCH TIME: 1677038008.065917
[02/21 19:53:28    649s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1975.6M, EPOCH TIME: 1677038008.066075
[02/21 19:53:28    649s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1975.6M, EPOCH TIME: 1677038008.066232
[02/21 19:53:28    649s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1975.6MB).
[02/21 19:53:28    649s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:1975.6M, EPOCH TIME: 1677038008.066898
[02/21 19:53:28    649s] TotalInstCnt at PhyDesignMc Initialization: 2190
[02/21 19:53:28    649s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:50 mem=1975.6M
[02/21 19:53:28    649s] ### Creating RouteCongInterface, started
[02/21 19:53:28    649s] 
[02/21 19:53:28    649s] Creating Lib Analyzer ...
[02/21 19:53:28    649s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[02/21 19:53:28    649s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[02/21 19:53:28    649s] Total number of usable delay cells from Lib Analyzer: 0 ()
[02/21 19:53:28    649s] 
[02/21 19:53:28    649s] {RT VRCCorner 0 10 10 {4 1} {7 0} {9 0} 3}
[02/21 19:53:28    650s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:10:50 mem=1975.6M
[02/21 19:53:28    650s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:10:50 mem=1975.6M
[02/21 19:53:28    650s] Creating Lib Analyzer, finished. 
[02/21 19:53:28    650s] 
[02/21 19:53:28    650s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[02/21 19:53:28    650s] 
[02/21 19:53:28    650s] #optDebug: {0, 1.000}
[02/21 19:53:28    650s] ### Creating RouteCongInterface, finished
[02/21 19:53:28    650s] {MG  {4 0 1 0.0290711}  {7 0 1.4 0.142857}  {9 0 5.7 0.571429} }
[02/21 19:53:28    650s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/21 19:53:28    650s] Total-nets :: 2735, Stn-nets :: 0, ratio :: 0 %, Total-len 31699, Stn-len 0
[02/21 19:53:28    650s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2013.8M, EPOCH TIME: 1677038008.530474
[02/21 19:53:28    650s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:28    650s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:28    650s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:28    650s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:28    650s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.007, MEM:1975.8M, EPOCH TIME: 1677038008.537541
[02/21 19:53:28    650s] TotalInstCnt at PhyDesignMc Destruction: 2190
[02/21 19:53:28    650s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.11434.3
[02/21 19:53:28    650s] *** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.5/0:00:00.5 (0.9), totSession cpu/real = 0:10:50.3/1:26:56.2 (0.1), mem = 1975.8M
[02/21 19:53:28    650s] 
[02/21 19:53:28    650s] =============================================================================================
[02/21 19:53:28    650s]  Step TAT Report : DrvOpt #1 / place_opt_design #1                              21.15-s110_1
[02/21 19:53:28    650s] =============================================================================================
[02/21 19:53:28    650s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/21 19:53:28    650s] ---------------------------------------------------------------------------------------------
[02/21 19:53:28    650s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  56.4 % )     0:00:00.3 /  0:00:00.3    1.0
[02/21 19:53:28    650s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 19:53:28    650s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   5.0 % )     0:00:00.0 /  0:00:00.0    0.8
[02/21 19:53:28    650s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.9 % )     0:00:00.3 /  0:00:00.3    1.0
[02/21 19:53:28    650s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 19:53:28    650s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 19:53:28    650s] [ MISC                   ]          0:00:00.2  (  35.5 % )     0:00:00.2 /  0:00:00.1    0.9
[02/21 19:53:28    650s] ---------------------------------------------------------------------------------------------
[02/21 19:53:28    650s]  DrvOpt #1 TOTAL                    0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.5    0.9
[02/21 19:53:28    650s] ---------------------------------------------------------------------------------------------
[02/21 19:53:28    650s] 
[02/21 19:53:28    650s] GigaOpt HFN: restore maxLocalDensity to 0.98
[02/21 19:53:28    650s] End: GigaOpt high fanout net optimization
[02/21 19:53:28    650s] Begin: GigaOpt DRV Optimization
[02/21 19:53:28    650s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[02/21 19:53:28    650s] *** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:10:50.3/1:26:56.2 (0.1), mem = 1975.8M
[02/21 19:53:28    650s] Info: 1 clock net  excluded from IPO operation.
[02/21 19:53:28    650s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.11434.4
[02/21 19:53:28    650s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/21 19:53:28    650s] ### Creating PhyDesignMc. totSessionCpu=0:10:50 mem=1975.8M
[02/21 19:53:28    650s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[02/21 19:53:28    650s] OPERPROF: Starting DPlace-Init at level 1, MEM:1975.8M, EPOCH TIME: 1677038008.547422
[02/21 19:53:28    650s] Processing tracks to init pin-track alignment.
[02/21 19:53:28    650s] z: 2, totalTracks: 1
[02/21 19:53:28    650s] z: 4, totalTracks: 1
[02/21 19:53:28    650s] z: 6, totalTracks: 1
[02/21 19:53:28    650s] z: 8, totalTracks: 1
[02/21 19:53:28    650s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/21 19:53:28    650s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1975.8M, EPOCH TIME: 1677038008.550642
[02/21 19:53:28    650s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:28    650s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:28    650s] 
[02/21 19:53:28    650s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 19:53:28    650s] OPERPROF:     Starting CMU at level 3, MEM:1975.8M, EPOCH TIME: 1677038008.555579
[02/21 19:53:28    650s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1975.8M, EPOCH TIME: 1677038008.555959
[02/21 19:53:28    650s] 
[02/21 19:53:28    650s] Bad Lib Cell Checking (CMU) is done! (0)
[02/21 19:53:28    650s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.006, MEM:1975.8M, EPOCH TIME: 1677038008.556513
[02/21 19:53:28    650s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1975.8M, EPOCH TIME: 1677038008.556713
[02/21 19:53:28    650s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1975.8M, EPOCH TIME: 1677038008.556874
[02/21 19:53:28    650s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1975.8MB).
[02/21 19:53:28    650s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:1975.8M, EPOCH TIME: 1677038008.557535
[02/21 19:53:28    650s] TotalInstCnt at PhyDesignMc Initialization: 2190
[02/21 19:53:28    650s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:50 mem=1975.8M
[02/21 19:53:28    650s] ### Creating RouteCongInterface, started
[02/21 19:53:28    650s] 
[02/21 19:53:28    650s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[02/21 19:53:28    650s] 
[02/21 19:53:28    650s] #optDebug: {0, 1.000}
[02/21 19:53:28    650s] ### Creating RouteCongInterface, finished
[02/21 19:53:28    650s] {MG  {4 0 1 0.0290711}  {7 0 1.4 0.142857}  {9 0 5.7 0.571429} }
[02/21 19:53:28    650s] [GPS-DRV] Optimizer parameters ============================= 
[02/21 19:53:28    650s] [GPS-DRV] maxDensity (design): 0.95
[02/21 19:53:28    650s] [GPS-DRV] maxLocalDensity: 1.2
[02/21 19:53:28    650s] [GPS-DRV] All active and enabled setup views
[02/21 19:53:28    650s] [GPS-DRV]     VView1
[02/21 19:53:28    650s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[02/21 19:53:28    650s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[02/21 19:53:28    650s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[02/21 19:53:28    650s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[02/21 19:53:28    650s] [GPS-DRV] timing-driven DRV settings
[02/21 19:53:28    650s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[02/21 19:53:28    650s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2033.0M, EPOCH TIME: 1677038008.716210
[02/21 19:53:28    650s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2033.0M, EPOCH TIME: 1677038008.716474
[02/21 19:53:28    650s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/21 19:53:28    650s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[02/21 19:53:28    650s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/21 19:53:28    650s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[02/21 19:53:28    650s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/21 19:53:28    650s] Info: violation cost 7827.775391 (cap = 70.441315, tran = 7757.333496, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/21 19:53:28    650s] |   144|  1553|    -1.08|    10|    10|    -0.24|     0|     0|     0|     0|    -2.88| -1212.05|       0|       0|       0| 57.41%|          |         |
[02/21 19:53:29    651s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/21 19:53:29    651s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -2.00|  -603.15|      19|       0|       4| 57.68%| 0:00:01.0|  2066.6M|
[02/21 19:53:29    651s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/21 19:53:29    651s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -2.00|  -603.15|       0|       0|       0| 57.68%| 0:00:00.0|  2066.6M|
[02/21 19:53:29    651s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/21 19:53:29    651s] Bottom Preferred Layer:
[02/21 19:53:29    651s]     None
[02/21 19:53:29    651s] Via Pillar Rule:
[02/21 19:53:29    651s]     None
[02/21 19:53:29    651s] 
[02/21 19:53:29    651s] *** Finish DRV Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=2066.6M) ***
[02/21 19:53:29    651s] 
[02/21 19:53:29    651s] Total-nets :: 2754, Stn-nets :: 0, ratio :: 0 %, Total-len 31701.2, Stn-len 0
[02/21 19:53:29    651s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2047.6M, EPOCH TIME: 1677038009.773612
[02/21 19:53:29    651s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2209).
[02/21 19:53:29    651s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:29    651s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:29    651s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:29    651s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.009, MEM:1986.6M, EPOCH TIME: 1677038009.782201
[02/21 19:53:29    651s] TotalInstCnt at PhyDesignMc Destruction: 2209
[02/21 19:53:29    651s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.11434.4
[02/21 19:53:29    651s] *** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:01.1/0:00:01.2 (0.9), totSession cpu/real = 0:10:51.4/1:26:57.5 (0.1), mem = 1986.6M
[02/21 19:53:29    651s] 
[02/21 19:53:29    651s] =============================================================================================
[02/21 19:53:29    651s]  Step TAT Report : DrvOpt #2 / place_opt_design #1                              21.15-s110_1
[02/21 19:53:29    651s] =============================================================================================
[02/21 19:53:29    651s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/21 19:53:29    651s] ---------------------------------------------------------------------------------------------
[02/21 19:53:29    651s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.2
[02/21 19:53:29    651s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 19:53:29    651s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    1.2
[02/21 19:53:29    651s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 19:53:29    651s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.8
[02/21 19:53:29    651s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 19:53:29    651s] [ OptimizationStep       ]      1   0:00:00.0  (   0.2 % )     0:00:01.0 /  0:00:00.9    0.9
[02/21 19:53:29    651s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.2 % )     0:00:01.0 /  0:00:00.9    0.9
[02/21 19:53:29    651s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 19:53:29    651s] [ OptEval                ]      3   0:00:00.3  (  22.7 % )     0:00:00.3 /  0:00:00.2    0.7
[02/21 19:53:29    651s] [ OptCommit              ]      3   0:00:00.0  (   3.8 % )     0:00:00.0 /  0:00:00.0    0.4
[02/21 19:53:29    651s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   2.0 % )     0:00:00.5 /  0:00:00.5    1.0
[02/21 19:53:29    651s] [ IncrDelayCalc          ]     13   0:00:00.5  (  39.6 % )     0:00:00.5 /  0:00:00.5    1.0
[02/21 19:53:29    651s] [ DrvFindVioNets         ]      3   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    1.0
[02/21 19:53:29    651s] [ DrvComputeSummary      ]      3   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    0.4
[02/21 19:53:29    651s] [ IncrTimingUpdate       ]      2   0:00:00.1  (   9.9 % )     0:00:00.1 /  0:00:00.1    1.0
[02/21 19:53:29    651s] [ MISC                   ]          0:00:00.1  (  12.1 % )     0:00:00.1 /  0:00:00.1    0.9
[02/21 19:53:29    651s] ---------------------------------------------------------------------------------------------
[02/21 19:53:29    651s]  DrvOpt #2 TOTAL                    0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.1    0.9
[02/21 19:53:29    651s] ---------------------------------------------------------------------------------------------
[02/21 19:53:29    651s] 
[02/21 19:53:29    651s] End: GigaOpt DRV Optimization
[02/21 19:53:29    651s] GigaOpt DRV: restore maxLocalDensity to 0.98
[02/21 19:53:29    651s] **optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1581.0M, totSessionCpu=0:10:51 **
[02/21 19:53:29    651s] 
[02/21 19:53:29    651s] Active setup views:
[02/21 19:53:29    651s]  VView1
[02/21 19:53:29    651s]   Dominating endpoints: 0
[02/21 19:53:29    651s]   Dominating TNS: -0.000
[02/21 19:53:29    651s] 
[02/21 19:53:29    651s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/21 19:53:29    651s] Deleting Lib Analyzer.
[02/21 19:53:29    651s] Begin: GigaOpt Global Optimization
[02/21 19:53:29    651s] *info: use new DP (enabled)
[02/21 19:53:29    651s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[02/21 19:53:29    651s] Info: 1 clock net  excluded from IPO operation.
[02/21 19:53:29    651s] *** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:10:51.5/1:26:57.5 (0.1), mem = 2024.7M
[02/21 19:53:29    651s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.11434.5
[02/21 19:53:29    651s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/21 19:53:29    651s] ### Creating PhyDesignMc. totSessionCpu=0:10:51 mem=2024.7M
[02/21 19:53:29    651s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[02/21 19:53:29    651s] OPERPROF: Starting DPlace-Init at level 1, MEM:2024.7M, EPOCH TIME: 1677038009.859857
[02/21 19:53:29    651s] Processing tracks to init pin-track alignment.
[02/21 19:53:29    651s] z: 2, totalTracks: 1
[02/21 19:53:29    651s] z: 4, totalTracks: 1
[02/21 19:53:29    651s] z: 6, totalTracks: 1
[02/21 19:53:29    651s] z: 8, totalTracks: 1
[02/21 19:53:29    651s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/21 19:53:29    651s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2024.7M, EPOCH TIME: 1677038009.863073
[02/21 19:53:29    651s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:29    651s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:29    651s] 
[02/21 19:53:29    651s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 19:53:29    651s] OPERPROF:     Starting CMU at level 3, MEM:2024.7M, EPOCH TIME: 1677038009.868025
[02/21 19:53:29    651s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2024.7M, EPOCH TIME: 1677038009.868440
[02/21 19:53:29    651s] 
[02/21 19:53:29    651s] Bad Lib Cell Checking (CMU) is done! (0)
[02/21 19:53:29    651s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.006, MEM:2024.7M, EPOCH TIME: 1677038009.868976
[02/21 19:53:29    651s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2024.7M, EPOCH TIME: 1677038009.869135
[02/21 19:53:29    651s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2024.7M, EPOCH TIME: 1677038009.869292
[02/21 19:53:29    651s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2024.7MB).
[02/21 19:53:29    651s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:2024.7M, EPOCH TIME: 1677038009.869956
[02/21 19:53:29    651s] TotalInstCnt at PhyDesignMc Initialization: 2209
[02/21 19:53:29    651s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:52 mem=2024.7M
[02/21 19:53:29    651s] ### Creating RouteCongInterface, started
[02/21 19:53:29    651s] 
[02/21 19:53:29    651s] Creating Lib Analyzer ...
[02/21 19:53:29    651s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[02/21 19:53:29    651s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[02/21 19:53:29    651s] Total number of usable delay cells from Lib Analyzer: 0 ()
[02/21 19:53:29    651s] 
[02/21 19:53:29    651s] {RT VRCCorner 0 10 10 {4 1} {7 0} {9 0} 3}
[02/21 19:53:30    651s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:10:52 mem=2024.7M
[02/21 19:53:30    651s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:10:52 mem=2024.7M
[02/21 19:53:30    651s] Creating Lib Analyzer, finished. 
[02/21 19:53:30    651s] 
[02/21 19:53:30    651s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[02/21 19:53:30    651s] 
[02/21 19:53:30    651s] #optDebug: {0, 1.000}
[02/21 19:53:30    651s] ### Creating RouteCongInterface, finished
[02/21 19:53:30    651s] {MG  {4 0 1 0.0290711}  {7 0 1.4 0.142857}  {9 0 5.7 0.571429} }
[02/21 19:53:30    651s] *info: 1 clock net excluded
[02/21 19:53:30    651s] *info: 7 no-driver nets excluded.
[02/21 19:53:30    651s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2062.9M, EPOCH TIME: 1677038010.332289
[02/21 19:53:30    651s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2062.9M, EPOCH TIME: 1677038010.332568
[02/21 19:53:30    652s] ** GigaOpt Global Opt WNS Slack -1.996  TNS Slack -603.154 
[02/21 19:53:30    652s] +--------+--------+---------+------------+--------+----------+---------+---------------+
[02/21 19:53:30    652s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|   End Point   |
[02/21 19:53:30    652s] +--------+--------+---------+------------+--------+----------+---------+---------------+
[02/21 19:53:30    652s] |  -1.996|-603.154|   57.68%|   0:00:00.0| 2062.9M|    VView1|  default| rC1_reg[43]/D |
[02/21 19:53:32    654s] |  -1.550|-392.450|   57.77%|   0:00:02.0| 2091.5M|    VView1|  default| rC1_reg[13]/D |
[02/21 19:53:34    655s] |  -1.501|-376.292|   58.13%|   0:00:02.0| 2091.5M|    VView1|  default| rC1_reg[13]/D |
[02/21 19:53:34    656s] |  -1.494|-367.811|   58.20%|   0:00:00.0| 2091.5M|    VView1|  default| rC2_reg[3]/D  |
[02/21 19:53:36    657s] |  -1.479|-362.988|   58.35%|   0:00:02.0| 2091.5M|    VView1|  default| rC1_reg[44]/D |
[02/21 19:53:37    659s] |  -1.479|-362.988|   58.35%|   0:00:01.0| 2114.1M|    VView1|  default| rC1_reg[44]/D |
[02/21 19:53:38    659s] |  -1.479|-362.988|   58.35%|   0:00:01.0| 2114.1M|    VView1|  default| rC1_reg[44]/D |
[02/21 19:53:38    659s] |  -1.479|-362.988|   58.35%|   0:00:00.0| 2114.1M|    VView1|  default| rC1_reg[44]/D |
[02/21 19:53:38    660s] |  -1.476|-362.595|   58.40%|   0:00:00.0| 2114.1M|    VView1|  default| rC1_reg[44]/D |
[02/21 19:53:39    660s] |  -1.476|-362.595|   58.40%|   0:00:01.0| 2133.1M|    VView1|  default| rC1_reg[44]/D |
[02/21 19:53:39    660s] |  -1.476|-362.595|   58.40%|   0:00:00.0| 2133.1M|    VView1|  default| rC1_reg[44]/D |
[02/21 19:53:39    660s] |  -1.476|-362.595|   58.40%|   0:00:00.0| 2133.1M|    VView1|  default| rC1_reg[44]/D |
[02/21 19:53:39    660s] |  -1.476|-362.239|   58.49%|   0:00:00.0| 2133.1M|    VView1|  default| rC1_reg[44]/D |
[02/21 19:53:39    661s] |  -1.476|-362.239|   58.49%|   0:00:00.0| 2133.1M|    VView1|  default| rC1_reg[44]/D |
[02/21 19:53:40    661s] |  -1.476|-362.239|   58.49%|   0:00:00.0| 2133.1M|    VView1|  default| rC1_reg[44]/D |
[02/21 19:53:40    661s] |  -1.476|-362.239|   58.49%|   0:00:01.0| 2133.1M|    VView1|  default| rC1_reg[44]/D |
[02/21 19:53:40    661s] |  -1.476|-362.252|   58.49%|   0:00:00.0| 2133.1M|    VView1|  default| rC1_reg[44]/D |
[02/21 19:53:40    662s] |  -1.476|-362.265|   58.50%|   0:00:00.0| 2133.1M|    VView1|  default| rC1_reg[44]/D |
[02/21 19:53:40    662s] |  -1.476|-362.265|   58.50%|   0:00:00.0| 2133.1M|    VView1|  default| rC1_reg[44]/D |
[02/21 19:53:40    662s] |  -1.476|-362.265|   58.50%|   0:00:00.0| 2133.1M|    VView1|  default| rC1_reg[44]/D |
[02/21 19:53:40    662s] |  -1.476|-362.265|   58.50%|   0:00:00.0| 2133.1M|    VView1|  default| rC1_reg[44]/D |
[02/21 19:53:41    663s] |  -1.429|-356.254|   58.60%|   0:00:01.0| 2133.1M|    VView1|  default| rC2_reg[3]/D  |
[02/21 19:53:41    663s] +--------+--------+---------+------------+--------+----------+---------+---------------+
[02/21 19:53:41    663s] 
[02/21 19:53:41    663s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:11.1 real=0:00:11.0 mem=2133.1M) ***
[02/21 19:53:41    663s] 
[02/21 19:53:41    663s] *** Finish pre-CTS Setup Fixing (cpu=0:00:11.1 real=0:00:11.0 mem=2133.1M) ***
[02/21 19:53:41    663s] Bottom Preferred Layer:
[02/21 19:53:41    663s] +---------------+------------+----------+
[02/21 19:53:41    663s] |     Layer     |   OPT_LA   |   Rule   |
[02/21 19:53:41    663s] +---------------+------------+----------+
[02/21 19:53:41    663s] | metal4 (z=4)  |         40 | default  |
[02/21 19:53:41    663s] +---------------+------------+----------+
[02/21 19:53:41    663s] Via Pillar Rule:
[02/21 19:53:41    663s]     None
[02/21 19:53:41    663s] ** GigaOpt Global Opt End WNS Slack -1.429  TNS Slack -356.254 
[02/21 19:53:41    663s] Total-nets :: 2782, Stn-nets :: 37, ratio :: 1.32998 %, Total-len 31910.5, Stn-len 2377.79
[02/21 19:53:41    663s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2114.1M, EPOCH TIME: 1677038021.635261
[02/21 19:53:41    663s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2237).
[02/21 19:53:41    663s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:41    663s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:41    663s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:41    663s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.011, MEM:2011.1M, EPOCH TIME: 1677038021.646289
[02/21 19:53:41    663s] TotalInstCnt at PhyDesignMc Destruction: 2237
[02/21 19:53:41    663s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.11434.5
[02/21 19:53:41    663s] *** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:11.7/0:00:11.8 (1.0), totSession cpu/real = 0:11:03.2/1:27:09.3 (0.1), mem = 2011.1M
[02/21 19:53:41    663s] 
[02/21 19:53:41    663s] =============================================================================================
[02/21 19:53:41    663s]  Step TAT Report : GlobalOpt #1 / place_opt_design #1                           21.15-s110_1
[02/21 19:53:41    663s] =============================================================================================
[02/21 19:53:41    663s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/21 19:53:41    663s] ---------------------------------------------------------------------------------------------
[02/21 19:53:41    663s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.2
[02/21 19:53:41    663s] [ LibAnalyzerInit        ]      1   0:00:00.3  (   2.4 % )     0:00:00.3 /  0:00:00.3    1.0
[02/21 19:53:41    663s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 19:53:41    663s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.2
[02/21 19:53:41    663s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 19:53:41    663s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[02/21 19:53:41    663s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 19:53:41    663s] [ BottleneckAnalyzerInit ]      6   0:00:01.2  (   9.9 % )     0:00:01.2 /  0:00:01.2    1.0
[02/21 19:53:41    663s] [ TransformInit          ]      1   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    0.8
[02/21 19:53:41    663s] [ OptSingleIteration     ]     21   0:00:00.0  (   0.4 % )     0:00:10.0 /  0:00:09.9    1.0
[02/21 19:53:41    663s] [ OptGetWeight           ]     21   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.4
[02/21 19:53:41    663s] [ OptEval                ]     21   0:00:06.7  (  57.1 % )     0:00:06.7 /  0:00:06.7    1.0
[02/21 19:53:41    663s] [ OptCommit              ]     21   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    0.9
[02/21 19:53:41    663s] [ PostCommitDelayUpdate  ]     21   0:00:00.0  (   0.4 % )     0:00:00.9 /  0:00:00.9    1.0
[02/21 19:53:41    663s] [ IncrDelayCalc          ]     49   0:00:00.8  (   7.2 % )     0:00:00.8 /  0:00:00.8    1.0
[02/21 19:53:41    663s] [ SetupOptGetWorkingSet  ]     21   0:00:00.8  (   6.6 % )     0:00:00.8 /  0:00:00.8    1.0
[02/21 19:53:41    663s] [ SetupOptGetActiveNode  ]     21   0:00:00.2  (   1.4 % )     0:00:00.2 /  0:00:00.2    1.0
[02/21 19:53:41    663s] [ SetupOptSlackGraph     ]     21   0:00:00.9  (   7.8 % )     0:00:00.9 /  0:00:00.9    1.0
[02/21 19:53:41    663s] [ IncrTimingUpdate       ]      9   0:00:00.3  (   2.2 % )     0:00:00.3 /  0:00:00.3    1.0
[02/21 19:53:41    663s] [ MISC                   ]          0:00:00.2  (   1.6 % )     0:00:00.2 /  0:00:00.2    0.8
[02/21 19:53:41    663s] ---------------------------------------------------------------------------------------------
[02/21 19:53:41    663s]  GlobalOpt #1 TOTAL                 0:00:11.8  ( 100.0 % )     0:00:11.8 /  0:00:11.7    1.0
[02/21 19:53:41    663s] ---------------------------------------------------------------------------------------------
[02/21 19:53:41    663s] 
[02/21 19:53:41    663s] End: GigaOpt Global Optimization
[02/21 19:53:41    663s] *** Timing NOT met, worst failing slack is -1.429
[02/21 19:53:41    663s] *** Check timing (0:00:00.0)
[02/21 19:53:41    663s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/21 19:53:41    663s] Deleting Lib Analyzer.
[02/21 19:53:41    663s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[02/21 19:53:41    663s] Info: 1 clock net  excluded from IPO operation.
[02/21 19:53:41    663s] ### Creating LA Mngr. totSessionCpu=0:11:03 mem=2011.1M
[02/21 19:53:41    663s] ### Creating LA Mngr, finished. totSessionCpu=0:11:03 mem=2011.1M
[02/21 19:53:41    663s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[02/21 19:53:41    663s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/21 19:53:41    663s] ### Creating PhyDesignMc. totSessionCpu=0:11:03 mem=2068.3M
[02/21 19:53:41    663s] OPERPROF: Starting DPlace-Init at level 1, MEM:2068.3M, EPOCH TIME: 1677038021.681463
[02/21 19:53:41    663s] Processing tracks to init pin-track alignment.
[02/21 19:53:41    663s] z: 2, totalTracks: 1
[02/21 19:53:41    663s] z: 4, totalTracks: 1
[02/21 19:53:41    663s] z: 6, totalTracks: 1
[02/21 19:53:41    663s] z: 8, totalTracks: 1
[02/21 19:53:41    663s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/21 19:53:41    663s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2068.3M, EPOCH TIME: 1677038021.684534
[02/21 19:53:41    663s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:41    663s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:41    663s] 
[02/21 19:53:41    663s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 19:53:41    663s] OPERPROF:     Starting CMU at level 3, MEM:2068.3M, EPOCH TIME: 1677038021.689415
[02/21 19:53:41    663s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2068.3M, EPOCH TIME: 1677038021.689869
[02/21 19:53:41    663s] 
[02/21 19:53:41    663s] Bad Lib Cell Checking (CMU) is done! (0)
[02/21 19:53:41    663s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.006, MEM:2068.3M, EPOCH TIME: 1677038021.690396
[02/21 19:53:41    663s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2068.3M, EPOCH TIME: 1677038021.690568
[02/21 19:53:41    663s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2068.3M, EPOCH TIME: 1677038021.690743
[02/21 19:53:41    663s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2068.3MB).
[02/21 19:53:41    663s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:2068.3M, EPOCH TIME: 1677038021.691428
[02/21 19:53:41    663s] TotalInstCnt at PhyDesignMc Initialization: 2237
[02/21 19:53:41    663s] ### Creating PhyDesignMc, finished. totSessionCpu=0:11:03 mem=2068.3M
[02/21 19:53:41    663s] Begin: Area Reclaim Optimization
[02/21 19:53:41    663s] *** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:11:03.3/1:27:09.4 (0.1), mem = 2068.3M
[02/21 19:53:41    663s] 
[02/21 19:53:41    663s] Creating Lib Analyzer ...
[02/21 19:53:41    663s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[02/21 19:53:41    663s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[02/21 19:53:41    663s] Total number of usable delay cells from Lib Analyzer: 0 ()
[02/21 19:53:41    663s] 
[02/21 19:53:41    663s] {RT VRCCorner 0 10 10 {4 1} {7 0} {9 0} 3}
[02/21 19:53:41    663s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:11:04 mem=2070.3M
[02/21 19:53:41    663s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:11:04 mem=2070.3M
[02/21 19:53:41    663s] Creating Lib Analyzer, finished. 
[02/21 19:53:41    663s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.11434.6
[02/21 19:53:41    663s] ### Creating RouteCongInterface, started
[02/21 19:53:42    663s] 
[02/21 19:53:42    663s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[02/21 19:53:42    663s] 
[02/21 19:53:42    663s] #optDebug: {0, 1.000}
[02/21 19:53:42    663s] ### Creating RouteCongInterface, finished
[02/21 19:53:42    663s] {MG  {4 0 1 0.0290711}  {7 0 1.4 0.142857}  {9 0 5.7 0.571429} }
[02/21 19:53:42    663s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2070.3M, EPOCH TIME: 1677038022.076042
[02/21 19:53:42    663s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2070.3M, EPOCH TIME: 1677038022.076306
[02/21 19:53:42    663s] Reclaim Optimization WNS Slack -1.429  TNS Slack -356.254 Density 58.60
[02/21 19:53:42    663s] +---------+---------+--------+--------+------------+--------+
[02/21 19:53:42    663s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[02/21 19:53:42    663s] +---------+---------+--------+--------+------------+--------+
[02/21 19:53:42    663s] |   58.60%|        -|  -1.429|-356.254|   0:00:00.0| 2070.3M|
[02/21 19:53:42    663s] |   58.60%|        0|  -1.429|-356.254|   0:00:00.0| 2070.3M|
[02/21 19:53:42    663s] #optDebug: <stH: 1.4000 MiSeL: 25.9160>
[02/21 19:53:42    664s] |   58.60%|       11|  -1.429|-356.254|   0:00:00.0| 2094.9M|
[02/21 19:53:43    664s] |   58.51%|        6|  -1.429|-356.254|   0:00:01.0| 2094.9M|
[02/21 19:53:43    665s] |   58.34%|       29|  -1.429|-356.243|   0:00:00.0| 2094.9M|
[02/21 19:53:43    665s] |   58.34%|        0|  -1.429|-356.243|   0:00:00.0| 2094.9M|
[02/21 19:53:43    665s] #optDebug: <stH: 1.4000 MiSeL: 25.9160>
[02/21 19:53:43    665s] |   58.34%|        0|  -1.429|-356.243|   0:00:00.0| 2094.9M|
[02/21 19:53:43    665s] +---------+---------+--------+--------+------------+--------+
[02/21 19:53:43    665s] Reclaim Optimization End WNS Slack -1.429  TNS Slack -356.243 Density 58.34
[02/21 19:53:43    665s] 
[02/21 19:53:43    665s] ** Summary: Restruct = 0 Buffer Deletion = 1 Declone = 5 Resize = 28 **
[02/21 19:53:43    665s] --------------------------------------------------------------
[02/21 19:53:43    665s] |                                   | Total     | Sequential |
[02/21 19:53:43    665s] --------------------------------------------------------------
[02/21 19:53:43    665s] | Num insts resized                 |      28  |      22    |
[02/21 19:53:43    665s] | Num insts undone                  |       1  |       0    |
[02/21 19:53:43    665s] | Num insts Downsized               |      28  |      22    |
[02/21 19:53:43    665s] | Num insts Samesized               |       0  |       0    |
[02/21 19:53:43    665s] | Num insts Upsized                 |       0  |       0    |
[02/21 19:53:43    665s] | Num multiple commits+uncommits    |       0  |       -    |
[02/21 19:53:43    665s] --------------------------------------------------------------
[02/21 19:53:43    665s] Bottom Preferred Layer:
[02/21 19:53:43    665s] +---------------+------------+----------+
[02/21 19:53:43    665s] |     Layer     |   OPT_LA   |   Rule   |
[02/21 19:53:43    665s] +---------------+------------+----------+
[02/21 19:53:43    665s] | metal4 (z=4)  |         29 | default  |
[02/21 19:53:43    665s] +---------------+------------+----------+
[02/21 19:53:43    665s] Via Pillar Rule:
[02/21 19:53:43    665s]     None
[02/21 19:53:43    665s] 
[02/21 19:53:43    665s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[02/21 19:53:43    665s] End: Core Area Reclaim Optimization (cpu = 0:00:02.0) (real = 0:00:02.0) **
[02/21 19:53:43    665s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.11434.6
[02/21 19:53:43    665s] *** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.0/0:00:02.0 (1.0), totSession cpu/real = 0:11:05.3/1:27:11.4 (0.1), mem = 2094.9M
[02/21 19:53:43    665s] 
[02/21 19:53:43    665s] =============================================================================================
[02/21 19:53:43    665s]  Step TAT Report : AreaOpt #1 / place_opt_design #1                             21.15-s110_1
[02/21 19:53:43    665s] =============================================================================================
[02/21 19:53:43    665s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/21 19:53:43    665s] ---------------------------------------------------------------------------------------------
[02/21 19:53:43    665s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.6
[02/21 19:53:43    665s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  14.1 % )     0:00:00.3 /  0:00:00.3    1.0
[02/21 19:53:43    665s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 19:53:43    665s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 19:53:43    665s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.8
[02/21 19:53:43    665s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 19:53:43    665s] [ OptimizationStep       ]      1   0:00:00.1  (   2.8 % )     0:00:01.6 /  0:00:01.6    1.0
[02/21 19:53:43    665s] [ OptSingleIteration     ]      6   0:00:00.2  (   9.8 % )     0:00:01.6 /  0:00:01.6    1.0
[02/21 19:53:43    665s] [ OptGetWeight           ]    316   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    0.7
[02/21 19:53:43    665s] [ OptEval                ]    316   0:00:00.7  (  36.9 % )     0:00:00.7 /  0:00:00.7    0.9
[02/21 19:53:43    665s] [ OptCommit              ]    316   0:00:00.1  (   3.2 % )     0:00:00.1 /  0:00:00.1    1.4
[02/21 19:53:43    665s] [ PostCommitDelayUpdate  ]    317   0:00:00.1  (   3.0 % )     0:00:00.4 /  0:00:00.5    1.1
[02/21 19:53:43    665s] [ IncrDelayCalc          ]     70   0:00:00.3  (  17.2 % )     0:00:00.3 /  0:00:00.4    1.0
[02/21 19:53:43    665s] [ IncrTimingUpdate       ]     21   0:00:00.1  (   5.5 % )     0:00:00.1 /  0:00:00.1    1.1
[02/21 19:53:43    665s] [ MISC                   ]          0:00:00.1  (   3.6 % )     0:00:00.1 /  0:00:00.1    1.0
[02/21 19:53:43    665s] ---------------------------------------------------------------------------------------------
[02/21 19:53:43    665s]  AreaOpt #1 TOTAL                   0:00:02.0  ( 100.0 % )     0:00:02.0 /  0:00:02.0    1.0
[02/21 19:53:43    665s] ---------------------------------------------------------------------------------------------
[02/21 19:53:43    665s] 
[02/21 19:53:43    665s] Executing incremental physical updates
[02/21 19:53:43    665s] Executing incremental physical updates
[02/21 19:53:43    665s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2075.8M, EPOCH TIME: 1677038023.734668
[02/21 19:53:43    665s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2231).
[02/21 19:53:43    665s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:43    665s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:43    665s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:43    665s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.009, MEM:2014.8M, EPOCH TIME: 1677038023.743225
[02/21 19:53:43    665s] TotalInstCnt at PhyDesignMc Destruction: 2231
[02/21 19:53:43    665s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=2014.82M, totSessionCpu=0:11:05).
[02/21 19:53:43    665s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2014.8M, EPOCH TIME: 1677038023.785180
[02/21 19:53:43    665s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:43    665s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:43    665s] 
[02/21 19:53:43    665s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 19:53:43    665s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.005, MEM:2014.8M, EPOCH TIME: 1677038023.790464
[02/21 19:53:43    665s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:43    665s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:43    665s] *** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:11:05.3/1:27:11.5 (0.1), mem = 2014.8M
[02/21 19:53:43    665s] 
[02/21 19:53:43    665s] *** Start incrementalPlace ***
[02/21 19:53:43    665s] User Input Parameters:
[02/21 19:53:43    665s] - Congestion Driven    : On
[02/21 19:53:43    665s] - Timing Driven        : On
[02/21 19:53:43    665s] - Area-Violation Based : On
[02/21 19:53:43    665s] - Start Rollback Level : -5
[02/21 19:53:43    665s] - Legalized            : On
[02/21 19:53:43    665s] - Window Based         : Off
[02/21 19:53:43    665s] - eDen incr mode       : Off
[02/21 19:53:43    665s] - Small incr mode      : Off
[02/21 19:53:43    665s] 
[02/21 19:53:43    665s] no activity file in design. spp won't run.
[02/21 19:53:43    665s] Effort level <high> specified for reg2reg path_group
[02/21 19:53:43    665s] No Views given, use default active views for adaptive view pruning
[02/21 19:53:43    665s] SKP will enable view:
[02/21 19:53:43    665s]   VView1
[02/21 19:53:43    665s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2016.8M, EPOCH TIME: 1677038023.954081
[02/21 19:53:43    665s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.004, MEM:2016.8M, EPOCH TIME: 1677038023.958295
[02/21 19:53:43    665s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2016.8M, EPOCH TIME: 1677038023.958481
[02/21 19:53:43    665s] Starting Early Global Route congestion estimation: mem = 2016.8M
[02/21 19:53:43    665s] (I)      ==================== Layers =====================
[02/21 19:53:43    665s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 19:53:43    665s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[02/21 19:53:43    665s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 19:53:43    665s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[02/21 19:53:43    665s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[02/21 19:53:43    665s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[02/21 19:53:43    665s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[02/21 19:53:43    665s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[02/21 19:53:43    665s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[02/21 19:53:43    665s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[02/21 19:53:43    665s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[02/21 19:53:43    665s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[02/21 19:53:43    665s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[02/21 19:53:43    665s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[02/21 19:53:43    665s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[02/21 19:53:43    665s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[02/21 19:53:43    665s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[02/21 19:53:43    665s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[02/21 19:53:43    665s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[02/21 19:53:43    665s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[02/21 19:53:43    665s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[02/21 19:53:43    665s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[02/21 19:53:43    665s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 19:53:43    665s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[02/21 19:53:43    665s] (I)      |   0 |  0 |  active |   other |        |    MS |
[02/21 19:53:43    665s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[02/21 19:53:43    665s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 19:53:43    665s] (I)      Started Import and model ( Curr Mem: 2016.82 MB )
[02/21 19:53:43    665s] (I)      Default pattern map key = VQS64_4_default.
[02/21 19:53:43    665s] (I)      == Non-default Options ==
[02/21 19:53:43    665s] (I)      Maximum routing layer                              : 10
[02/21 19:53:43    665s] (I)      Number of threads                                  : 1
[02/21 19:53:43    665s] (I)      Use non-blocking free Dbs wires                    : false
[02/21 19:53:43    665s] (I)      Method to set GCell size                           : row
[02/21 19:53:43    665s] (I)      Counted 351 PG shapes. We will not process PG shapes layer by layer.
[02/21 19:53:43    665s] (I)      Use row-based GCell size
[02/21 19:53:43    665s] (I)      Use row-based GCell align
[02/21 19:53:43    665s] (I)      layer 0 area = 0
[02/21 19:53:43    665s] (I)      layer 1 area = 0
[02/21 19:53:43    665s] (I)      layer 2 area = 0
[02/21 19:53:43    665s] (I)      layer 3 area = 0
[02/21 19:53:43    665s] (I)      layer 4 area = 0
[02/21 19:53:43    665s] (I)      layer 5 area = 0
[02/21 19:53:43    665s] (I)      layer 6 area = 0
[02/21 19:53:43    665s] (I)      layer 7 area = 0
[02/21 19:53:43    665s] (I)      layer 8 area = 0
[02/21 19:53:43    665s] (I)      layer 9 area = 0
[02/21 19:53:43    665s] (I)      GCell unit size   : 2800
[02/21 19:53:43    665s] (I)      GCell multiplier  : 1
[02/21 19:53:43    665s] (I)      GCell row height  : 2800
[02/21 19:53:43    665s] (I)      Actual row height : 2800
[02/21 19:53:43    665s] (I)      GCell align ref   : 10080 10080
[02/21 19:53:43    665s] [NR-eGR] Track table information for default rule: 
[02/21 19:53:43    665s] [NR-eGR] metal1 has single uniform track structure
[02/21 19:53:43    665s] [NR-eGR] metal2 has single uniform track structure
[02/21 19:53:43    665s] [NR-eGR] metal3 has single uniform track structure
[02/21 19:53:43    665s] [NR-eGR] metal4 has single uniform track structure
[02/21 19:53:43    665s] [NR-eGR] metal5 has single uniform track structure
[02/21 19:53:43    665s] [NR-eGR] metal6 has single uniform track structure
[02/21 19:53:43    665s] [NR-eGR] metal7 has single uniform track structure
[02/21 19:53:43    665s] [NR-eGR] metal8 has single uniform track structure
[02/21 19:53:43    665s] [NR-eGR] metal9 has single uniform track structure
[02/21 19:53:43    665s] [NR-eGR] metal10 has single uniform track structure
[02/21 19:53:43    665s] (I)      ============== Default via ===============
[02/21 19:53:43    665s] (I)      +---+------------------+-----------------+
[02/21 19:53:43    665s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[02/21 19:53:43    665s] (I)      +---+------------------+-----------------+
[02/21 19:53:43    665s] (I)      | 1 |    8  via1_7     |    8  via1_7    |
[02/21 19:53:43    665s] (I)      | 2 |   12  via2_5     |   12  via2_5    |
[02/21 19:53:43    665s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[02/21 19:53:43    665s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[02/21 19:53:43    665s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[02/21 19:53:43    665s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[02/21 19:53:43    665s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[02/21 19:53:43    665s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[02/21 19:53:43    665s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[02/21 19:53:43    665s] (I)      +---+------------------+-----------------+
[02/21 19:53:43    665s] [NR-eGR] Read 146 PG shapes
[02/21 19:53:43    665s] [NR-eGR] Read 0 clock shapes
[02/21 19:53:43    665s] [NR-eGR] Read 0 other shapes
[02/21 19:53:43    665s] [NR-eGR] #Routing Blockages  : 0
[02/21 19:53:43    665s] [NR-eGR] #Instance Blockages : 0
[02/21 19:53:43    665s] [NR-eGR] #PG Blockages       : 146
[02/21 19:53:43    665s] [NR-eGR] #Halo Blockages     : 0
[02/21 19:53:43    665s] [NR-eGR] #Boundary Blockages : 0
[02/21 19:53:43    665s] [NR-eGR] #Clock Blockages    : 0
[02/21 19:53:43    665s] [NR-eGR] #Other Blockages    : 0
[02/21 19:53:43    665s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/21 19:53:43    665s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/21 19:53:43    665s] [NR-eGR] Read 2776 nets ( ignored 0 )
[02/21 19:53:43    665s] (I)      early_global_route_priority property id does not exist.
[02/21 19:53:43    665s] (I)      Read Num Blocks=146  Num Prerouted Wires=0  Num CS=0
[02/21 19:53:43    665s] (I)      Layer 1 (V) : #blockages 146 : #preroutes 0
[02/21 19:53:43    665s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[02/21 19:53:43    665s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[02/21 19:53:43    665s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[02/21 19:53:43    665s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[02/21 19:53:43    665s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[02/21 19:53:43    665s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[02/21 19:53:43    665s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[02/21 19:53:43    665s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[02/21 19:53:43    665s] (I)      Number of ignored nets                =      0
[02/21 19:53:43    665s] (I)      Number of connected nets              =      0
[02/21 19:53:43    665s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/21 19:53:43    665s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/21 19:53:43    665s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/21 19:53:43    665s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/21 19:53:43    665s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/21 19:53:43    665s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/21 19:53:43    665s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/21 19:53:43    665s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/21 19:53:43    665s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/21 19:53:43    665s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/21 19:53:43    665s] (I)      Ndr track 0 does not exist
[02/21 19:53:43    665s] (I)      ---------------------Grid Graph Info--------------------
[02/21 19:53:43    665s] (I)      Routing area        : (0, 0) - (214200, 204960)
[02/21 19:53:43    665s] (I)      Core area           : (10080, 10080) - (204120, 194880)
[02/21 19:53:43    665s] (I)      Site width          :   380  (dbu)
[02/21 19:53:43    665s] (I)      Row height          :  2800  (dbu)
[02/21 19:53:43    665s] (I)      GCell row height    :  2800  (dbu)
[02/21 19:53:43    665s] (I)      GCell width         :  2800  (dbu)
[02/21 19:53:43    665s] (I)      GCell height        :  2800  (dbu)
[02/21 19:53:43    665s] (I)      Grid                :    76    73    10
[02/21 19:53:43    665s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[02/21 19:53:43    665s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[02/21 19:53:43    665s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[02/21 19:53:43    665s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[02/21 19:53:43    665s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[02/21 19:53:43    665s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[02/21 19:53:43    665s] (I)      Default pitch size  :   270   280   280   560   560   560  1680  1680  3200  3360
[02/21 19:53:43    665s] (I)      First track coord   :   140   190   140   750   700   750  1820  1870  3820  3550
[02/21 19:53:43    665s] (I)      Num tracks per GCell: 10.37 10.00 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[02/21 19:53:43    665s] (I)      Total num of tracks :   732   765   732   381   365   381   121   127    63    63
[02/21 19:53:43    665s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[02/21 19:53:43    665s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[02/21 19:53:43    665s] (I)      --------------------------------------------------------
[02/21 19:53:43    665s] 
[02/21 19:53:43    665s] [NR-eGR] ============ Routing rule table ============
[02/21 19:53:43    665s] [NR-eGR] Rule id: 0  Nets: 2776
[02/21 19:53:43    665s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[02/21 19:53:43    665s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[02/21 19:53:43    665s] (I)                    Pitch  280  280  560  560  560  1680  1680  3200  3360 
[02/21 19:53:43    665s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[02/21 19:53:43    665s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[02/21 19:53:43    665s] [NR-eGR] ========================================
[02/21 19:53:43    665s] [NR-eGR] 
[02/21 19:53:43    665s] (I)      =============== Blocked Tracks ===============
[02/21 19:53:43    665s] (I)      +-------+---------+----------+---------------+
[02/21 19:53:43    665s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/21 19:53:43    665s] (I)      +-------+---------+----------+---------------+
[02/21 19:53:43    665s] (I)      |     1 |       0 |        0 |         0.00% |
[02/21 19:53:43    665s] (I)      |     2 |   55845 |     3194 |         5.72% |
[02/21 19:53:43    665s] (I)      |     3 |   55632 |        0 |         0.00% |
[02/21 19:53:43    665s] (I)      |     4 |   27813 |        0 |         0.00% |
[02/21 19:53:43    665s] (I)      |     5 |   27740 |        0 |         0.00% |
[02/21 19:53:43    665s] (I)      |     6 |   27813 |        0 |         0.00% |
[02/21 19:53:43    665s] (I)      |     7 |    9196 |        0 |         0.00% |
[02/21 19:53:43    665s] (I)      |     8 |    9271 |        0 |         0.00% |
[02/21 19:53:43    665s] (I)      |     9 |    4788 |        0 |         0.00% |
[02/21 19:53:43    665s] (I)      |    10 |    4599 |        0 |         0.00% |
[02/21 19:53:43    665s] (I)      +-------+---------+----------+---------------+
[02/21 19:53:43    665s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 2016.82 MB )
[02/21 19:53:43    665s] (I)      Reset routing kernel
[02/21 19:53:43    665s] (I)      Started Global Routing ( Curr Mem: 2016.82 MB )
[02/21 19:53:43    665s] (I)      totalPins=9331  totalGlobalPin=9193 (98.52%)
[02/21 19:53:44    665s] (I)      total 2D Cap : 111220 = (41724 H, 69496 V)
[02/21 19:53:44    665s] [NR-eGR] Layer group 1: route 29 net(s) in layer range [4, 10]
[02/21 19:53:44    665s] (I)      
[02/21 19:53:44    665s] (I)      ============  Phase 1a Route ============
[02/21 19:53:44    665s] (I)      Usage: 2224 = (1104 H, 1120 V) = (2.65% H, 1.61% V) = (1.546e+03um H, 1.568e+03um V)
[02/21 19:53:44    665s] (I)      
[02/21 19:53:44    665s] (I)      ============  Phase 1b Route ============
[02/21 19:53:44    665s] (I)      Usage: 2224 = (1104 H, 1120 V) = (2.65% H, 1.61% V) = (1.546e+03um H, 1.568e+03um V)
[02/21 19:53:44    665s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.113600e+03um
[02/21 19:53:44    665s] (I)      
[02/21 19:53:44    665s] (I)      ============  Phase 1c Route ============
[02/21 19:53:44    665s] (I)      Usage: 2224 = (1104 H, 1120 V) = (2.65% H, 1.61% V) = (1.546e+03um H, 1.568e+03um V)
[02/21 19:53:44    665s] (I)      
[02/21 19:53:44    665s] (I)      ============  Phase 1d Route ============
[02/21 19:53:44    665s] (I)      Usage: 2224 = (1104 H, 1120 V) = (2.65% H, 1.61% V) = (1.546e+03um H, 1.568e+03um V)
[02/21 19:53:44    665s] (I)      
[02/21 19:53:44    665s] (I)      ============  Phase 1e Route ============
[02/21 19:53:44    665s] (I)      Usage: 2224 = (1104 H, 1120 V) = (2.65% H, 1.61% V) = (1.546e+03um H, 1.568e+03um V)
[02/21 19:53:44    665s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.113600e+03um
[02/21 19:53:44    665s] (I)      
[02/21 19:53:44    665s] (I)      ============  Phase 1l Route ============
[02/21 19:53:44    665s] (I)      total 2D Cap : 219503 = (97356 H, 122147 V)
[02/21 19:53:44    665s] [NR-eGR] Layer group 2: route 2747 net(s) in layer range [2, 10]
[02/21 19:53:44    665s] (I)      
[02/21 19:53:44    665s] (I)      ============  Phase 1a Route ============
[02/21 19:53:44    665s] (I)      Usage: 21371 = (10153 H, 11218 V) = (10.43% H, 9.18% V) = (1.421e+04um H, 1.571e+04um V)
[02/21 19:53:44    665s] (I)      
[02/21 19:53:44    665s] (I)      ============  Phase 1b Route ============
[02/21 19:53:44    665s] (I)      Usage: 21371 = (10153 H, 11218 V) = (10.43% H, 9.18% V) = (1.421e+04um H, 1.571e+04um V)
[02/21 19:53:44    665s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.991940e+04um
[02/21 19:53:44    665s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/21 19:53:44    665s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/21 19:53:44    665s] (I)      
[02/21 19:53:44    665s] (I)      ============  Phase 1c Route ============
[02/21 19:53:44    665s] (I)      Usage: 21371 = (10153 H, 11218 V) = (10.43% H, 9.18% V) = (1.421e+04um H, 1.571e+04um V)
[02/21 19:53:44    665s] (I)      
[02/21 19:53:44    665s] (I)      ============  Phase 1d Route ============
[02/21 19:53:44    665s] (I)      Usage: 21371 = (10153 H, 11218 V) = (10.43% H, 9.18% V) = (1.421e+04um H, 1.571e+04um V)
[02/21 19:53:44    665s] (I)      
[02/21 19:53:44    665s] (I)      ============  Phase 1e Route ============
[02/21 19:53:44    665s] (I)      Usage: 21371 = (10153 H, 11218 V) = (10.43% H, 9.18% V) = (1.421e+04um H, 1.571e+04um V)
[02/21 19:53:44    665s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.991940e+04um
[02/21 19:53:44    665s] (I)      
[02/21 19:53:44    665s] (I)      ============  Phase 1l Route ============
[02/21 19:53:44    665s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/21 19:53:44    665s] (I)      Layer  2:      51886     11792         2           0       54720    ( 0.00%) 
[02/21 19:53:44    665s] (I)      Layer  3:      54900      9069         0           0       54750    ( 0.00%) 
[02/21 19:53:44    665s] (I)      Layer  4:      27432      2255         0           0       27360    ( 0.00%) 
[02/21 19:53:44    665s] (I)      Layer  5:      27375      1756         0           0       27375    ( 0.00%) 
[02/21 19:53:44    665s] (I)      Layer  6:      27432       613         0           0       27360    ( 0.00%) 
[02/21 19:53:44    665s] (I)      Layer  7:       9075        96         0           0        9125    ( 0.00%) 
[02/21 19:53:44    665s] (I)      Layer  8:       9144         5         0           0        9120    ( 0.00%) 
[02/21 19:53:44    665s] (I)      Layer  9:       4725         0         0         656        4134    (13.70%) 
[02/21 19:53:44    665s] (I)      Layer 10:       4536         0         0         780        3780    (17.11%) 
[02/21 19:53:44    665s] (I)      Total:        216505     25586         2        1436      217724    ( 0.66%) 
[02/21 19:53:44    665s] (I)      
[02/21 19:53:44    665s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/21 19:53:44    665s] [NR-eGR]                        OverCon            
[02/21 19:53:44    665s] [NR-eGR]                         #Gcell     %Gcell
[02/21 19:53:44    665s] [NR-eGR]        Layer               (1)    OverCon
[02/21 19:53:44    665s] [NR-eGR] ----------------------------------------------
[02/21 19:53:44    665s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/21 19:53:44    665s] [NR-eGR]  metal2 ( 2)         2( 0.04%)   ( 0.04%) 
[02/21 19:53:44    665s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/21 19:53:44    665s] [NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[02/21 19:53:44    665s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[02/21 19:53:44    665s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[02/21 19:53:44    665s] [NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[02/21 19:53:44    665s] [NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[02/21 19:53:44    665s] [NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[02/21 19:53:44    665s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[02/21 19:53:44    665s] [NR-eGR] ----------------------------------------------
[02/21 19:53:44    665s] [NR-eGR]        Total         2( 0.00%)   ( 0.00%) 
[02/21 19:53:44    665s] [NR-eGR] 
[02/21 19:53:44    665s] (I)      Finished Global Routing ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2016.82 MB )
[02/21 19:53:44    665s] (I)      total 2D Cap : 219503 = (97356 H, 122147 V)
[02/21 19:53:44    665s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/21 19:53:44    665s] Early Global Route congestion estimation runtime: 0.11 seconds, mem = 2016.8M
[02/21 19:53:44    665s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.100, REAL:0.107, MEM:2016.8M, EPOCH TIME: 1677038024.065860
[02/21 19:53:44    665s] OPERPROF: Starting HotSpotCal at level 1, MEM:2016.8M, EPOCH TIME: 1677038024.066017
[02/21 19:53:44    665s] [hotspot] +------------+---------------+---------------+
[02/21 19:53:44    665s] [hotspot] |            |   max hotspot | total hotspot |
[02/21 19:53:44    665s] [hotspot] +------------+---------------+---------------+
[02/21 19:53:44    665s] [hotspot] | normalized |          0.00 |          0.00 |
[02/21 19:53:44    665s] [hotspot] +------------+---------------+---------------+
[02/21 19:53:44    665s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/21 19:53:44    665s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/21 19:53:44    665s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:2016.8M, EPOCH TIME: 1677038024.066930
[02/21 19:53:44    665s] 
[02/21 19:53:44    665s] === incrementalPlace Internal Loop 1 ===
[02/21 19:53:44    665s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[02/21 19:53:44    665s] OPERPROF: Starting IPInitSPData at level 1, MEM:2016.8M, EPOCH TIME: 1677038024.067813
[02/21 19:53:44    665s] Processing tracks to init pin-track alignment.
[02/21 19:53:44    665s] z: 2, totalTracks: 1
[02/21 19:53:44    665s] z: 4, totalTracks: 1
[02/21 19:53:44    665s] z: 6, totalTracks: 1
[02/21 19:53:44    665s] z: 8, totalTracks: 1
[02/21 19:53:44    665s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/21 19:53:44    665s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2016.8M, EPOCH TIME: 1677038024.070901
[02/21 19:53:44    665s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:44    665s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:44    665s] 
[02/21 19:53:44    665s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 19:53:44    665s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.005, MEM:2016.8M, EPOCH TIME: 1677038024.076039
[02/21 19:53:44    665s] OPERPROF:   Starting post-place ADS at level 2, MEM:2016.8M, EPOCH TIME: 1677038024.076226
[02/21 19:53:44    665s] ADSU 0.583 -> 0.583. site 33660.000 -> 33660.000. GS 11.200
[02/21 19:53:44    665s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.010, REAL:0.007, MEM:2016.8M, EPOCH TIME: 1677038024.082820
[02/21 19:53:44    665s] OPERPROF:   Starting spMPad at level 2, MEM:2016.8M, EPOCH TIME: 1677038024.083394
[02/21 19:53:44    665s] OPERPROF:     Starting spContextMPad at level 3, MEM:2016.8M, EPOCH TIME: 1677038024.083701
[02/21 19:53:44    665s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2016.8M, EPOCH TIME: 1677038024.083856
[02/21 19:53:44    665s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.001, MEM:2016.8M, EPOCH TIME: 1677038024.084774
[02/21 19:53:44    665s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2016.8M, EPOCH TIME: 1677038024.085911
[02/21 19:53:44    665s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.000, MEM:2016.8M, EPOCH TIME: 1677038024.086186
[02/21 19:53:44    665s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2016.8M, EPOCH TIME: 1677038024.086560
[02/21 19:53:44    665s] no activity file in design. spp won't run.
[02/21 19:53:44    665s] [spp] 0
[02/21 19:53:44    665s] [adp] 0:1:1:3
[02/21 19:53:44    665s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.001, MEM:2016.8M, EPOCH TIME: 1677038024.087450
[02/21 19:53:44    665s] SP #FI/SF FL/PI 0/0 2231/0
[02/21 19:53:44    665s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.020, REAL:0.020, MEM:2016.8M, EPOCH TIME: 1677038024.088122
[02/21 19:53:44    665s] PP off. flexM 0
[02/21 19:53:44    665s] OPERPROF: Starting CDPad at level 1, MEM:2016.8M, EPOCH TIME: 1677038024.090199
[02/21 19:53:44    665s] 3DP is on.
[02/21 19:53:44    665s] 3DP OF M2 0.000, M4 0.000. Diff 0, Offset 0
[02/21 19:53:44    665s] design sh 0.169. rd 0.200
[02/21 19:53:44    665s] design sh 0.169. rd 0.200
[02/21 19:53:44    665s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[02/21 19:53:44    665s] design sh 0.169. rd 0.200
[02/21 19:53:44    665s] CDPadU 0.810 -> 0.648. R=0.583, N=2231, GS=1.400
[02/21 19:53:44    665s] OPERPROF: Finished CDPad at level 1, CPU:0.030, REAL:0.036, MEM:2016.8M, EPOCH TIME: 1677038024.126327
[02/21 19:53:44    665s] OPERPROF: Starting InitSKP at level 1, MEM:2016.8M, EPOCH TIME: 1677038024.126552
[02/21 19:53:44    665s] no activity file in design. spp won't run.
[02/21 19:53:44    665s] no activity file in design. spp won't run.
[02/21 19:53:44    666s] *** Finished SKP initialization (cpu=0:00:00.4, real=0:00:00.0)***
[02/21 19:53:44    666s] OPERPROF: Finished InitSKP at level 1, CPU:0.400, REAL:0.499, MEM:2017.8M, EPOCH TIME: 1677038024.625269
[02/21 19:53:44    666s] NP #FI/FS/SF FL/PI: 0/0/0 2231/0
[02/21 19:53:44    666s] no activity file in design. spp won't run.
[02/21 19:53:44    666s] 
[02/21 19:53:44    666s] AB Est...
[02/21 19:53:44    666s] OPERPROF: Starting npPlace at level 1, MEM:2018.8M, EPOCH TIME: 1677038024.636678
[02/21 19:53:44    666s] OPERPROF: Finished npPlace at level 1, CPU:0.010, REAL:0.011, MEM:2031.5M, EPOCH TIME: 1677038024.647627
[02/21 19:53:44    666s] Iteration  4: Skipped, with CDP Off
[02/21 19:53:44    666s] OPERPROF: Starting npPlace at level 1, MEM:2031.5M, EPOCH TIME: 1677038024.668375
[02/21 19:53:45    667s] Iteration  5: Total net bbox = 2.442e+04 (1.21e+04 1.23e+04)
[02/21 19:53:45    667s]               Est.  stn bbox = 2.853e+04 (1.42e+04 1.44e+04)
[02/21 19:53:45    667s]               cpu = 0:00:01.0 real = 0:00:01.0 mem = 2022.3M
[02/21 19:53:45    667s] OPERPROF: Finished npPlace at level 1, CPU:1.040, REAL:1.043, MEM:2022.3M, EPOCH TIME: 1677038025.711873
[02/21 19:53:45    667s] no activity file in design. spp won't run.
[02/21 19:53:45    667s] NP #FI/FS/SF FL/PI: 0/0/0 2231/0
[02/21 19:53:45    667s] no activity file in design. spp won't run.
[02/21 19:53:45    667s] OPERPROF: Starting npPlace at level 1, MEM:2022.3M, EPOCH TIME: 1677038025.742152
[02/21 19:53:46    667s] Iteration  6: Total net bbox = 2.455e+04 (1.23e+04 1.23e+04)
[02/21 19:53:46    667s]               Est.  stn bbox = 2.868e+04 (1.43e+04 1.44e+04)
[02/21 19:53:46    667s]               cpu = 0:00:00.4 real = 0:00:01.0 mem = 2020.3M
[02/21 19:53:46    667s] OPERPROF: Finished npPlace at level 1, CPU:0.410, REAL:0.411, MEM:2020.3M, EPOCH TIME: 1677038026.153261
[02/21 19:53:46    667s] Legalizing MH Cells... 0 / 0 (level 4)
[02/21 19:53:46    667s] No instances found in the vector
[02/21 19:53:46    667s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2020.3M, DRC: 0)
[02/21 19:53:46    667s] 0 (out of 0) MH cells were successfully legalized.
[02/21 19:53:46    667s] no activity file in design. spp won't run.
[02/21 19:53:46    667s] NP #FI/FS/SF FL/PI: 0/0/0 2231/0
[02/21 19:53:46    667s] no activity file in design. spp won't run.
[02/21 19:53:46    667s] OPERPROF: Starting npPlace at level 1, MEM:2020.3M, EPOCH TIME: 1677038026.184311
[02/21 19:53:46    668s] Iteration  7: Total net bbox = 2.407e+04 (1.20e+04 1.21e+04)
[02/21 19:53:46    668s]               Est.  stn bbox = 2.811e+04 (1.40e+04 1.41e+04)
[02/21 19:53:46    668s]               cpu = 0:00:00.6 real = 0:00:00.0 mem = 2020.3M
[02/21 19:53:46    668s] OPERPROF: Finished npPlace at level 1, CPU:0.590, REAL:0.583, MEM:2020.3M, EPOCH TIME: 1677038026.767413
[02/21 19:53:46    668s] Legalizing MH Cells... 0 / 0 (level 5)
[02/21 19:53:46    668s] No instances found in the vector
[02/21 19:53:46    668s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2020.3M, DRC: 0)
[02/21 19:53:46    668s] 0 (out of 0) MH cells were successfully legalized.
[02/21 19:53:46    668s] no activity file in design. spp won't run.
[02/21 19:53:46    668s] NP #FI/FS/SF FL/PI: 0/0/0 2231/0
[02/21 19:53:46    668s] no activity file in design. spp won't run.
[02/21 19:53:46    668s] OPERPROF: Starting npPlace at level 1, MEM:2020.3M, EPOCH TIME: 1677038026.797790
[02/21 19:53:47    669s] Iteration  8: Total net bbox = 2.496e+04 (1.24e+04 1.26e+04)
[02/21 19:53:47    669s]               Est.  stn bbox = 2.905e+04 (1.44e+04 1.46e+04)
[02/21 19:53:47    669s]               cpu = 0:00:00.9 real = 0:00:01.0 mem = 2017.3M
[02/21 19:53:47    669s] OPERPROF: Finished npPlace at level 1, CPU:0.910, REAL:0.900, MEM:2017.3M, EPOCH TIME: 1677038027.697882
[02/21 19:53:47    669s] Legalizing MH Cells... 0 / 0 (level 6)
[02/21 19:53:47    669s] No instances found in the vector
[02/21 19:53:47    669s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2017.3M, DRC: 0)
[02/21 19:53:47    669s] 0 (out of 0) MH cells were successfully legalized.
[02/21 19:53:47    669s] no activity file in design. spp won't run.
[02/21 19:53:47    669s] NP #FI/FS/SF FL/PI: 0/0/0 2231/0
[02/21 19:53:47    669s] no activity file in design. spp won't run.
[02/21 19:53:47    669s] OPERPROF: Starting npPlace at level 1, MEM:2017.3M, EPOCH TIME: 1677038027.727426
[02/21 19:53:47    669s] GP RA stats: MHOnly 0 nrInst 2231 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[02/21 19:53:48    670s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:2017.3M, EPOCH TIME: 1677038028.640391
[02/21 19:53:48    670s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:2017.3M, EPOCH TIME: 1677038028.640686
[02/21 19:53:48    670s] Iteration  9: Total net bbox = 2.528e+04 (1.27e+04 1.26e+04)
[02/21 19:53:48    670s]               Est.  stn bbox = 2.940e+04 (1.47e+04 1.47e+04)
[02/21 19:53:48    670s]               cpu = 0:00:00.9 real = 0:00:01.0 mem = 2017.3M
[02/21 19:53:48    670s] OPERPROF: Finished npPlace at level 1, CPU:0.920, REAL:0.915, MEM:2017.3M, EPOCH TIME: 1677038028.642172
[02/21 19:53:48    670s] Legalizing MH Cells... 0 / 0 (level 7)
[02/21 19:53:48    670s] No instances found in the vector
[02/21 19:53:48    670s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2017.3M, DRC: 0)
[02/21 19:53:48    670s] 0 (out of 0) MH cells were successfully legalized.
[02/21 19:53:48    670s] Move report: Timing Driven Placement moves 2231 insts, mean move: 5.86 um, max move: 64.64 um 
[02/21 19:53:48    670s] 	Max move on inst (FE_OFC68_n2543): (87.69, 33.04) --> (51.04, 61.04)
[02/21 19:53:48    670s] no activity file in design. spp won't run.
[02/21 19:53:48    670s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2017.3M, EPOCH TIME: 1677038028.652613
[02/21 19:53:48    670s] Saved padding area to DB
[02/21 19:53:48    670s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2017.3M, EPOCH TIME: 1677038028.653038
[02/21 19:53:48    670s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.000, MEM:2017.3M, EPOCH TIME: 1677038028.653522
[02/21 19:53:48    670s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:2017.3M, EPOCH TIME: 1677038028.654207
[02/21 19:53:48    670s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/21 19:53:48    670s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.000, REAL:0.001, MEM:2017.3M, EPOCH TIME: 1677038028.655136
[02/21 19:53:48    670s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:48    670s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:48    670s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2017.3M, EPOCH TIME: 1677038028.655646
[02/21 19:53:48    670s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2017.3M, EPOCH TIME: 1677038028.655852
[02/21 19:53:48    670s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.010, REAL:0.004, MEM:2017.3M, EPOCH TIME: 1677038028.656298
[02/21 19:53:48    670s] 
[02/21 19:53:48    670s] Finished Incremental Placement (cpu=0:00:04.5, real=0:00:04.0, mem=2017.3M)
[02/21 19:53:48    670s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[02/21 19:53:48    670s] Type 'man IMPSP-9025' for more detail.
[02/21 19:53:48    670s] CongRepair sets shifter mode to gplace
[02/21 19:53:48    670s] TDRefine: refinePlace mode is spiral
[02/21 19:53:48    670s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2017.3M, EPOCH TIME: 1677038028.658342
[02/21 19:53:48    670s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2017.3M, EPOCH TIME: 1677038028.658518
[02/21 19:53:48    670s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2017.3M, EPOCH TIME: 1677038028.658819
[02/21 19:53:48    670s] Processing tracks to init pin-track alignment.
[02/21 19:53:48    670s] z: 2, totalTracks: 1
[02/21 19:53:48    670s] z: 4, totalTracks: 1
[02/21 19:53:48    670s] z: 6, totalTracks: 1
[02/21 19:53:48    670s] z: 8, totalTracks: 1
[02/21 19:53:48    670s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/21 19:53:48    670s] All LLGs are deleted
[02/21 19:53:48    670s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:48    670s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:48    670s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2017.3M, EPOCH TIME: 1677038028.661241
[02/21 19:53:48    670s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2017.3M, EPOCH TIME: 1677038028.661441
[02/21 19:53:48    670s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2017.3M, EPOCH TIME: 1677038028.662187
[02/21 19:53:48    670s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:48    670s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:48    670s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2017.3M, EPOCH TIME: 1677038028.662689
[02/21 19:53:48    670s] Max number of tech site patterns supported in site array is 256.
[02/21 19:53:48    670s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/21 19:53:48    670s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2017.3M, EPOCH TIME: 1677038028.666798
[02/21 19:53:48    670s] After signature check, allow fast init is true, keep pre-filter is true.
[02/21 19:53:48    670s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/21 19:53:48    670s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.000, REAL:0.000, MEM:2017.3M, EPOCH TIME: 1677038028.667178
[02/21 19:53:48    670s] Fast DP-INIT is on for default
[02/21 19:53:48    670s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/21 19:53:48    670s] Atter site array init, number of instance map data is 0.
[02/21 19:53:48    670s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.010, REAL:0.006, MEM:2017.3M, EPOCH TIME: 1677038028.668307
[02/21 19:53:48    670s] 
[02/21 19:53:48    670s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 19:53:48    670s] OPERPROF:         Starting CMU at level 5, MEM:2017.3M, EPOCH TIME: 1677038028.668827
[02/21 19:53:48    670s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:2017.3M, EPOCH TIME: 1677038028.669195
[02/21 19:53:48    670s] 
[02/21 19:53:48    670s] Bad Lib Cell Checking (CMU) is done! (0)
[02/21 19:53:48    670s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.008, MEM:2017.3M, EPOCH TIME: 1677038028.669727
[02/21 19:53:48    670s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2017.3M, EPOCH TIME: 1677038028.669886
[02/21 19:53:48    670s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2017.3M, EPOCH TIME: 1677038028.670042
[02/21 19:53:48    670s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2017.3MB).
[02/21 19:53:48    670s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.012, MEM:2017.3M, EPOCH TIME: 1677038028.670708
[02/21 19:53:48    670s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.010, REAL:0.012, MEM:2017.3M, EPOCH TIME: 1677038028.670858
[02/21 19:53:48    670s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.11434.2
[02/21 19:53:48    670s] OPERPROF:   Starting RefinePlace at level 2, MEM:2017.3M, EPOCH TIME: 1677038028.671026
[02/21 19:53:48    670s] *** Starting refinePlace (0:11:10 mem=2017.3M) ***
[02/21 19:53:48    670s] Total net bbox length = 2.622e+04 (1.354e+04 1.268e+04) (ext = 7.691e+03)
[02/21 19:53:48    670s] 
[02/21 19:53:48    670s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 19:53:48    670s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/21 19:53:48    670s] (I)      Default pattern map key = VQS64_4_default.
[02/21 19:53:48    670s] (I)      Default pattern map key = VQS64_4_default.
[02/21 19:53:48    670s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2017.3M, EPOCH TIME: 1677038028.677704
[02/21 19:53:48    670s] Starting refinePlace ...
[02/21 19:53:48    670s] (I)      Default pattern map key = VQS64_4_default.
[02/21 19:53:48    670s] (I)      Default pattern map key = VQS64_4_default.
[02/21 19:53:48    670s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2017.3M, EPOCH TIME: 1677038028.686104
[02/21 19:53:48    670s] DDP initSite1 nrRow 66 nrJob 66
[02/21 19:53:48    670s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2017.3M, EPOCH TIME: 1677038028.686286
[02/21 19:53:48    670s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2017.3M, EPOCH TIME: 1677038028.686483
[02/21 19:53:48    670s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2017.3M, EPOCH TIME: 1677038028.686661
[02/21 19:53:48    670s] DDP markSite nrRow 66 nrJob 66
[02/21 19:53:48    670s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2017.3M, EPOCH TIME: 1677038028.686912
[02/21 19:53:48    670s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.001, MEM:2017.3M, EPOCH TIME: 1677038028.687064
[02/21 19:53:48    670s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[02/21 19:53:48    670s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:2017.3M, EPOCH TIME: 1677038028.688509
[02/21 19:53:48    670s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:2017.3M, EPOCH TIME: 1677038028.688680
[02/21 19:53:48    670s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.000, REAL:0.001, MEM:2017.3M, EPOCH TIME: 1677038028.689469
[02/21 19:53:48    670s] ** Cut row section cpu time 0:00:00.0.
[02/21 19:53:48    670s]  ** Cut row section real time 0:00:00.0.
[02/21 19:53:48    670s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.000, REAL:0.001, MEM:2017.3M, EPOCH TIME: 1677038028.689676
[02/21 19:53:48    670s]   Spread Effort: high, pre-route mode, useDDP on.
[02/21 19:53:48    670s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2017.3MB) @(0:11:10 - 0:11:10).
[02/21 19:53:48    670s] Move report: preRPlace moves 2231 insts, mean move: 0.11 um, max move: 1.33 um 
[02/21 19:53:48    670s] 	Max move on inst (U3649): (15.14, 53.25) --> (15.68, 54.04)
[02/21 19:53:48    670s] 	Length: 5 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: OAI22_X1
[02/21 19:53:48    670s] wireLenOptFixPriorityInst 0 inst fixed
[02/21 19:53:48    670s] Placement tweakage begins.
[02/21 19:53:48    670s] wire length = 3.040e+04
[02/21 19:53:48    670s] wire length = 2.842e+04
[02/21 19:53:48    670s] Placement tweakage ends.
[02/21 19:53:48    670s] Move report: tweak moves 198 insts, mean move: 1.35 um, max move: 4.75 um 
[02/21 19:53:48    670s] 	Max move on inst (U3760): (84.65, 89.04) --> (79.90, 89.04)
[02/21 19:53:48    670s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.2, real=0:00:00.0, mem=2017.3MB) @(0:11:10 - 0:11:10).
[02/21 19:53:48    670s] 
[02/21 19:53:48    670s] Running Spiral with 1 thread in Normal Mode  fetchWidth=9 
[02/21 19:53:48    670s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[02/21 19:53:48    670s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[02/21 19:53:48    670s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/21 19:53:48    670s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2017.3MB) @(0:11:10 - 0:11:10).
[02/21 19:53:48    670s] Move report: Detail placement moves 2231 insts, mean move: 0.22 um, max move: 4.73 um 
[02/21 19:53:48    670s] 	Max move on inst (U3760): (84.61, 89.03) --> (79.90, 89.04)
[02/21 19:53:48    670s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2017.3MB
[02/21 19:53:48    670s] Statistics of distance of Instance movement in refine placement:
[02/21 19:53:48    670s]   maximum (X+Y) =         4.73 um
[02/21 19:53:48    670s]   inst (U3760) with max move: (84.615, 89.0285) -> (79.9, 89.04)
[02/21 19:53:48    670s]   mean    (X+Y) =         0.22 um
[02/21 19:53:48    670s] Summary Report:
[02/21 19:53:48    670s] Instances move: 2231 (out of 2231 movable)
[02/21 19:53:48    670s] Instances flipped: 0
[02/21 19:53:48    670s] Mean displacement: 0.22 um
[02/21 19:53:48    670s] Max displacement: 4.73 um (Instance: U3760) (84.615, 89.0285) -> (79.9, 89.04)
[02/21 19:53:48    670s] 	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NOR3_X1
[02/21 19:53:48    670s] Total instances moved : 2231
[02/21 19:53:48    670s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.280, REAL:0.280, MEM:2017.3M, EPOCH TIME: 1677038028.957990
[02/21 19:53:48    670s] Total net bbox length = 2.440e+04 (1.171e+04 1.269e+04) (ext = 7.287e+03)
[02/21 19:53:48    670s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2017.3MB
[02/21 19:53:48    670s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=2017.3MB) @(0:11:10 - 0:11:10).
[02/21 19:53:48    670s] *** Finished refinePlace (0:11:10 mem=2017.3M) ***
[02/21 19:53:48    670s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.11434.2
[02/21 19:53:48    670s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.290, REAL:0.289, MEM:2017.3M, EPOCH TIME: 1677038028.959918
[02/21 19:53:48    670s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2017.3M, EPOCH TIME: 1677038028.960084
[02/21 19:53:48    670s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2231).
[02/21 19:53:48    670s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:48    670s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:48    670s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:48    670s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.010, REAL:0.010, MEM:2017.3M, EPOCH TIME: 1677038028.969902
[02/21 19:53:48    670s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.310, REAL:0.312, MEM:2017.3M, EPOCH TIME: 1677038028.970078
[02/21 19:53:48    670s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2017.3M, EPOCH TIME: 1677038028.970795
[02/21 19:53:48    670s] Starting Early Global Route congestion estimation: mem = 2017.3M
[02/21 19:53:48    670s] (I)      ==================== Layers =====================
[02/21 19:53:48    670s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 19:53:48    670s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[02/21 19:53:48    670s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 19:53:48    670s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[02/21 19:53:48    670s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[02/21 19:53:48    670s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[02/21 19:53:48    670s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[02/21 19:53:48    670s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[02/21 19:53:48    670s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[02/21 19:53:48    670s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[02/21 19:53:48    670s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[02/21 19:53:48    670s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[02/21 19:53:48    670s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[02/21 19:53:48    670s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[02/21 19:53:48    670s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[02/21 19:53:48    670s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[02/21 19:53:48    670s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[02/21 19:53:48    670s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[02/21 19:53:48    670s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[02/21 19:53:48    670s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[02/21 19:53:48    670s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[02/21 19:53:48    670s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[02/21 19:53:48    670s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 19:53:48    670s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[02/21 19:53:48    670s] (I)      |   0 |  0 |  active |   other |        |    MS |
[02/21 19:53:48    670s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[02/21 19:53:48    670s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 19:53:48    670s] (I)      Started Import and model ( Curr Mem: 2017.26 MB )
[02/21 19:53:48    670s] (I)      Default pattern map key = VQS64_4_default.
[02/21 19:53:48    670s] (I)      == Non-default Options ==
[02/21 19:53:48    670s] (I)      Maximum routing layer                              : 10
[02/21 19:53:48    670s] (I)      Number of threads                                  : 1
[02/21 19:53:48    670s] (I)      Use non-blocking free Dbs wires                    : false
[02/21 19:53:48    670s] (I)      Method to set GCell size                           : row
[02/21 19:53:48    670s] (I)      Counted 351 PG shapes. We will not process PG shapes layer by layer.
[02/21 19:53:48    670s] (I)      Use row-based GCell size
[02/21 19:53:48    670s] (I)      Use row-based GCell align
[02/21 19:53:48    670s] (I)      layer 0 area = 0
[02/21 19:53:48    670s] (I)      layer 1 area = 0
[02/21 19:53:48    670s] (I)      layer 2 area = 0
[02/21 19:53:48    670s] (I)      layer 3 area = 0
[02/21 19:53:48    670s] (I)      layer 4 area = 0
[02/21 19:53:48    670s] (I)      layer 5 area = 0
[02/21 19:53:48    670s] (I)      layer 6 area = 0
[02/21 19:53:48    670s] (I)      layer 7 area = 0
[02/21 19:53:48    670s] (I)      layer 8 area = 0
[02/21 19:53:48    670s] (I)      layer 9 area = 0
[02/21 19:53:48    670s] (I)      GCell unit size   : 2800
[02/21 19:53:48    670s] (I)      GCell multiplier  : 1
[02/21 19:53:48    670s] (I)      GCell row height  : 2800
[02/21 19:53:48    670s] (I)      Actual row height : 2800
[02/21 19:53:48    670s] (I)      GCell align ref   : 10080 10080
[02/21 19:53:48    670s] [NR-eGR] Track table information for default rule: 
[02/21 19:53:48    670s] [NR-eGR] metal1 has single uniform track structure
[02/21 19:53:48    670s] [NR-eGR] metal2 has single uniform track structure
[02/21 19:53:48    670s] [NR-eGR] metal3 has single uniform track structure
[02/21 19:53:48    670s] [NR-eGR] metal4 has single uniform track structure
[02/21 19:53:48    670s] [NR-eGR] metal5 has single uniform track structure
[02/21 19:53:48    670s] [NR-eGR] metal6 has single uniform track structure
[02/21 19:53:48    670s] [NR-eGR] metal7 has single uniform track structure
[02/21 19:53:48    670s] [NR-eGR] metal8 has single uniform track structure
[02/21 19:53:48    670s] [NR-eGR] metal9 has single uniform track structure
[02/21 19:53:48    670s] [NR-eGR] metal10 has single uniform track structure
[02/21 19:53:48    670s] (I)      ============== Default via ===============
[02/21 19:53:48    670s] (I)      +---+------------------+-----------------+
[02/21 19:53:48    670s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[02/21 19:53:48    670s] (I)      +---+------------------+-----------------+
[02/21 19:53:48    670s] (I)      | 1 |    8  via1_7     |    8  via1_7    |
[02/21 19:53:48    670s] (I)      | 2 |   12  via2_5     |   12  via2_5    |
[02/21 19:53:48    670s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[02/21 19:53:48    670s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[02/21 19:53:48    670s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[02/21 19:53:48    670s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[02/21 19:53:48    670s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[02/21 19:53:48    670s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[02/21 19:53:48    670s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[02/21 19:53:48    670s] (I)      +---+------------------+-----------------+
[02/21 19:53:48    670s] [NR-eGR] Read 146 PG shapes
[02/21 19:53:48    670s] [NR-eGR] Read 0 clock shapes
[02/21 19:53:48    670s] [NR-eGR] Read 0 other shapes
[02/21 19:53:48    670s] [NR-eGR] #Routing Blockages  : 0
[02/21 19:53:48    670s] [NR-eGR] #Instance Blockages : 0
[02/21 19:53:48    670s] [NR-eGR] #PG Blockages       : 146
[02/21 19:53:48    670s] [NR-eGR] #Halo Blockages     : 0
[02/21 19:53:48    670s] [NR-eGR] #Boundary Blockages : 0
[02/21 19:53:48    670s] [NR-eGR] #Clock Blockages    : 0
[02/21 19:53:48    670s] [NR-eGR] #Other Blockages    : 0
[02/21 19:53:48    670s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/21 19:53:48    670s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/21 19:53:48    670s] [NR-eGR] Read 2776 nets ( ignored 0 )
[02/21 19:53:48    670s] (I)      early_global_route_priority property id does not exist.
[02/21 19:53:48    670s] (I)      Read Num Blocks=146  Num Prerouted Wires=0  Num CS=0
[02/21 19:53:48    670s] (I)      Layer 1 (V) : #blockages 146 : #preroutes 0
[02/21 19:53:48    670s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[02/21 19:53:48    670s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[02/21 19:53:49    670s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[02/21 19:53:49    670s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[02/21 19:53:49    670s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[02/21 19:53:49    670s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[02/21 19:53:49    670s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[02/21 19:53:49    670s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[02/21 19:53:49    670s] (I)      Number of ignored nets                =      0
[02/21 19:53:49    670s] (I)      Number of connected nets              =      0
[02/21 19:53:49    670s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/21 19:53:49    670s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/21 19:53:49    670s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/21 19:53:49    670s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/21 19:53:49    670s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/21 19:53:49    670s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/21 19:53:49    670s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/21 19:53:49    670s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/21 19:53:49    670s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/21 19:53:49    670s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/21 19:53:49    670s] (I)      Ndr track 0 does not exist
[02/21 19:53:49    670s] (I)      ---------------------Grid Graph Info--------------------
[02/21 19:53:49    670s] (I)      Routing area        : (0, 0) - (214200, 204960)
[02/21 19:53:49    670s] (I)      Core area           : (10080, 10080) - (204120, 194880)
[02/21 19:53:49    670s] (I)      Site width          :   380  (dbu)
[02/21 19:53:49    670s] (I)      Row height          :  2800  (dbu)
[02/21 19:53:49    670s] (I)      GCell row height    :  2800  (dbu)
[02/21 19:53:49    670s] (I)      GCell width         :  2800  (dbu)
[02/21 19:53:49    670s] (I)      GCell height        :  2800  (dbu)
[02/21 19:53:49    670s] (I)      Grid                :    76    73    10
[02/21 19:53:49    670s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[02/21 19:53:49    670s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[02/21 19:53:49    670s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[02/21 19:53:49    670s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[02/21 19:53:49    670s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[02/21 19:53:49    670s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[02/21 19:53:49    670s] (I)      Default pitch size  :   270   280   280   560   560   560  1680  1680  3200  3360
[02/21 19:53:49    670s] (I)      First track coord   :   140   190   140   750   700   750  1820  1870  3820  3550
[02/21 19:53:49    670s] (I)      Num tracks per GCell: 10.37 10.00 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[02/21 19:53:49    670s] (I)      Total num of tracks :   732   765   732   381   365   381   121   127    63    63
[02/21 19:53:49    670s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[02/21 19:53:49    670s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[02/21 19:53:49    670s] (I)      --------------------------------------------------------
[02/21 19:53:49    670s] 
[02/21 19:53:49    670s] [NR-eGR] ============ Routing rule table ============
[02/21 19:53:49    670s] [NR-eGR] Rule id: 0  Nets: 2776
[02/21 19:53:49    670s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[02/21 19:53:49    670s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[02/21 19:53:49    670s] (I)                    Pitch  280  280  560  560  560  1680  1680  3200  3360 
[02/21 19:53:49    670s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[02/21 19:53:49    670s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[02/21 19:53:49    670s] [NR-eGR] ========================================
[02/21 19:53:49    670s] [NR-eGR] 
[02/21 19:53:49    670s] (I)      =============== Blocked Tracks ===============
[02/21 19:53:49    670s] (I)      +-------+---------+----------+---------------+
[02/21 19:53:49    670s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/21 19:53:49    670s] (I)      +-------+---------+----------+---------------+
[02/21 19:53:49    670s] (I)      |     1 |       0 |        0 |         0.00% |
[02/21 19:53:49    670s] (I)      |     2 |   55845 |     3194 |         5.72% |
[02/21 19:53:49    670s] (I)      |     3 |   55632 |        0 |         0.00% |
[02/21 19:53:49    670s] (I)      |     4 |   27813 |        0 |         0.00% |
[02/21 19:53:49    670s] (I)      |     5 |   27740 |        0 |         0.00% |
[02/21 19:53:49    670s] (I)      |     6 |   27813 |        0 |         0.00% |
[02/21 19:53:49    670s] (I)      |     7 |    9196 |        0 |         0.00% |
[02/21 19:53:49    670s] (I)      |     8 |    9271 |        0 |         0.00% |
[02/21 19:53:49    670s] (I)      |     9 |    4788 |        0 |         0.00% |
[02/21 19:53:49    670s] (I)      |    10 |    4599 |        0 |         0.00% |
[02/21 19:53:49    670s] (I)      +-------+---------+----------+---------------+
[02/21 19:53:49    670s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2017.26 MB )
[02/21 19:53:49    670s] (I)      Reset routing kernel
[02/21 19:53:49    670s] (I)      Started Global Routing ( Curr Mem: 2017.26 MB )
[02/21 19:53:49    670s] (I)      totalPins=9331  totalGlobalPin=9031 (96.78%)
[02/21 19:53:49    670s] (I)      total 2D Cap : 111220 = (41724 H, 69496 V)
[02/21 19:53:49    670s] [NR-eGR] Layer group 1: route 29 net(s) in layer range [4, 10]
[02/21 19:53:49    670s] (I)      
[02/21 19:53:49    670s] (I)      ============  Phase 1a Route ============
[02/21 19:53:49    670s] (I)      Usage: 1988 = (992 H, 996 V) = (2.38% H, 1.43% V) = (1.389e+03um H, 1.394e+03um V)
[02/21 19:53:49    670s] (I)      
[02/21 19:53:49    670s] (I)      ============  Phase 1b Route ============
[02/21 19:53:49    670s] (I)      Usage: 1988 = (992 H, 996 V) = (2.38% H, 1.43% V) = (1.389e+03um H, 1.394e+03um V)
[02/21 19:53:49    670s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.783200e+03um
[02/21 19:53:49    670s] (I)      
[02/21 19:53:49    670s] (I)      ============  Phase 1c Route ============
[02/21 19:53:49    670s] (I)      Usage: 1988 = (992 H, 996 V) = (2.38% H, 1.43% V) = (1.389e+03um H, 1.394e+03um V)
[02/21 19:53:49    670s] (I)      
[02/21 19:53:49    670s] (I)      ============  Phase 1d Route ============
[02/21 19:53:49    670s] (I)      Usage: 1988 = (992 H, 996 V) = (2.38% H, 1.43% V) = (1.389e+03um H, 1.394e+03um V)
[02/21 19:53:49    670s] (I)      
[02/21 19:53:49    670s] (I)      ============  Phase 1e Route ============
[02/21 19:53:49    670s] (I)      Usage: 1988 = (992 H, 996 V) = (2.38% H, 1.43% V) = (1.389e+03um H, 1.394e+03um V)
[02/21 19:53:49    670s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.783200e+03um
[02/21 19:53:49    670s] (I)      
[02/21 19:53:49    670s] (I)      ============  Phase 1l Route ============
[02/21 19:53:49    670s] (I)      total 2D Cap : 219503 = (97356 H, 122147 V)
[02/21 19:53:49    670s] [NR-eGR] Layer group 2: route 2747 net(s) in layer range [2, 10]
[02/21 19:53:49    670s] (I)      
[02/21 19:53:49    670s] (I)      ============  Phase 1a Route ============
[02/21 19:53:49    670s] (I)      Usage: 19497 = (9368 H, 10129 V) = (9.62% H, 8.29% V) = (1.312e+04um H, 1.418e+04um V)
[02/21 19:53:49    670s] (I)      
[02/21 19:53:49    670s] (I)      ============  Phase 1b Route ============
[02/21 19:53:49    670s] (I)      Usage: 19497 = (9368 H, 10129 V) = (9.62% H, 8.29% V) = (1.312e+04um H, 1.418e+04um V)
[02/21 19:53:49    670s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.729580e+04um
[02/21 19:53:49    670s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/21 19:53:49    670s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/21 19:53:49    670s] (I)      
[02/21 19:53:49    670s] (I)      ============  Phase 1c Route ============
[02/21 19:53:49    670s] (I)      Usage: 19497 = (9368 H, 10129 V) = (9.62% H, 8.29% V) = (1.312e+04um H, 1.418e+04um V)
[02/21 19:53:49    670s] (I)      
[02/21 19:53:49    670s] (I)      ============  Phase 1d Route ============
[02/21 19:53:49    670s] (I)      Usage: 19497 = (9368 H, 10129 V) = (9.62% H, 8.29% V) = (1.312e+04um H, 1.418e+04um V)
[02/21 19:53:49    670s] (I)      
[02/21 19:53:49    670s] (I)      ============  Phase 1e Route ============
[02/21 19:53:49    670s] (I)      Usage: 19497 = (9368 H, 10129 V) = (9.62% H, 8.29% V) = (1.312e+04um H, 1.418e+04um V)
[02/21 19:53:49    670s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.729580e+04um
[02/21 19:53:49    670s] (I)      
[02/21 19:53:49    670s] (I)      ============  Phase 1l Route ============
[02/21 19:53:49    670s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/21 19:53:49    670s] (I)      Layer  2:      51886     11360         0           0       54720    ( 0.00%) 
[02/21 19:53:49    670s] (I)      Layer  3:      54900      8657         0           0       54750    ( 0.00%) 
[02/21 19:53:49    670s] (I)      Layer  4:      27432      2043         0           0       27360    ( 0.00%) 
[02/21 19:53:49    670s] (I)      Layer  5:      27375      1380         0           0       27375    ( 0.00%) 
[02/21 19:53:49    670s] (I)      Layer  6:      27432       302         0           0       27360    ( 0.00%) 
[02/21 19:53:49    670s] (I)      Layer  7:       9075        35         0           0        9125    ( 0.00%) 
[02/21 19:53:49    670s] (I)      Layer  8:       9144        20         0           0        9120    ( 0.00%) 
[02/21 19:53:49    670s] (I)      Layer  9:       4725         0         0         656        4134    (13.70%) 
[02/21 19:53:49    670s] (I)      Layer 10:       4536         0         0         780        3780    (17.11%) 
[02/21 19:53:49    670s] (I)      Total:        216505     23797         0        1436      217724    ( 0.66%) 
[02/21 19:53:49    670s] (I)      
[02/21 19:53:49    670s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/21 19:53:49    670s] [NR-eGR]                        OverCon            
[02/21 19:53:49    670s] [NR-eGR]                         #Gcell     %Gcell
[02/21 19:53:49    670s] [NR-eGR]        Layer             (1-0)    OverCon
[02/21 19:53:49    670s] [NR-eGR] ----------------------------------------------
[02/21 19:53:49    670s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/21 19:53:49    670s] [NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[02/21 19:53:49    670s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/21 19:53:49    670s] [NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[02/21 19:53:49    670s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[02/21 19:53:49    670s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[02/21 19:53:49    670s] [NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[02/21 19:53:49    670s] [NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[02/21 19:53:49    670s] [NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[02/21 19:53:49    670s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[02/21 19:53:49    670s] [NR-eGR] ----------------------------------------------
[02/21 19:53:49    670s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[02/21 19:53:49    670s] [NR-eGR] 
[02/21 19:53:49    670s] (I)      Finished Global Routing ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2017.26 MB )
[02/21 19:53:49    670s] (I)      total 2D Cap : 219503 = (97356 H, 122147 V)
[02/21 19:53:49    670s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/21 19:53:49    670s] Early Global Route congestion estimation runtime: 0.10 seconds, mem = 2017.3M
[02/21 19:53:49    670s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.110, REAL:0.104, MEM:2017.3M, EPOCH TIME: 1677038029.075163
[02/21 19:53:49    670s] OPERPROF: Starting HotSpotCal at level 1, MEM:2017.3M, EPOCH TIME: 1677038029.075319
[02/21 19:53:49    670s] [hotspot] +------------+---------------+---------------+
[02/21 19:53:49    670s] [hotspot] |            |   max hotspot | total hotspot |
[02/21 19:53:49    670s] [hotspot] +------------+---------------+---------------+
[02/21 19:53:49    670s] [hotspot] | normalized |          0.00 |          0.00 |
[02/21 19:53:49    670s] [hotspot] +------------+---------------+---------------+
[02/21 19:53:49    670s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/21 19:53:49    670s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/21 19:53:49    670s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:2017.3M, EPOCH TIME: 1677038029.076204
[02/21 19:53:49    670s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2017.3M, EPOCH TIME: 1677038029.076641
[02/21 19:53:49    670s] Starting Early Global Route wiring: mem = 2017.3M
[02/21 19:53:49    670s] (I)      ============= Track Assignment ============
[02/21 19:53:49    670s] (I)      Started Track Assignment (1T) ( Curr Mem: 2017.26 MB )
[02/21 19:53:49    670s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[02/21 19:53:49    670s] (I)      Run Multi-thread track assignment
[02/21 19:53:49    670s] (I)      Finished Track Assignment (1T) ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2017.26 MB )
[02/21 19:53:49    670s] (I)      Started Export ( Curr Mem: 2017.26 MB )
[02/21 19:53:49    670s] [NR-eGR]                  Length (um)   Vias 
[02/21 19:53:49    670s] [NR-eGR] ------------------------------------
[02/21 19:53:49    670s] [NR-eGR]  metal1   (1H)             0   8818 
[02/21 19:53:49    670s] [NR-eGR]  metal2   (2V)         12636  12420 
[02/21 19:53:49    670s] [NR-eGR]  metal3   (3H)         11814   1010 
[02/21 19:53:49    670s] [NR-eGR]  metal4   (4V)          2537    777 
[02/21 19:53:49    670s] [NR-eGR]  metal5   (5H)          1921     81 
[02/21 19:53:49    670s] [NR-eGR]  metal6   (6V)           398     38 
[02/21 19:53:49    670s] [NR-eGR]  metal7   (7H)            44     10 
[02/21 19:53:49    670s] [NR-eGR]  metal8   (8V)            25      4 
[02/21 19:53:49    670s] [NR-eGR]  metal9   (9H)             2      0 
[02/21 19:53:49    670s] [NR-eGR]  metal10  (10V)            0      0 
[02/21 19:53:49    670s] [NR-eGR] ------------------------------------
[02/21 19:53:49    670s] [NR-eGR]           Total        29376  23158 
[02/21 19:53:49    670s] [NR-eGR] --------------------------------------------------------------------------
[02/21 19:53:49    670s] [NR-eGR] Total half perimeter of net bounding box: 24400um
[02/21 19:53:49    670s] [NR-eGR] Total length: 29376um, number of vias: 23158
[02/21 19:53:49    670s] [NR-eGR] --------------------------------------------------------------------------
[02/21 19:53:49    670s] [NR-eGR] Total eGR-routed clock nets wire length: 2138um, number of vias: 2155
[02/21 19:53:49    670s] [NR-eGR] --------------------------------------------------------------------------
[02/21 19:53:49    670s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2017.26 MB )
[02/21 19:53:49    670s] Early Global Route wiring runtime: 0.08 seconds, mem = 2017.3M
[02/21 19:53:49    670s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.070, REAL:0.077, MEM:2017.3M, EPOCH TIME: 1677038029.154032
[02/21 19:53:49    670s] 0 delay mode for cte disabled.
[02/21 19:53:49    670s] SKP cleared!
[02/21 19:53:49    670s] 
[02/21 19:53:49    670s] *** Finished incrementalPlace (cpu=0:00:05.2, real=0:00:06.0)***
[02/21 19:53:49    670s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2017.3M, EPOCH TIME: 1677038029.174612
[02/21 19:53:49    670s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:49    670s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:49    670s] All LLGs are deleted
[02/21 19:53:49    670s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:49    670s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:49    670s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2017.3M, EPOCH TIME: 1677038029.174857
[02/21 19:53:49    670s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2017.3M, EPOCH TIME: 1677038029.175026
[02/21 19:53:49    670s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.003, MEM:2014.3M, EPOCH TIME: 1677038029.177288
[02/21 19:53:49    670s] Start to check current routing status for nets...
[02/21 19:53:49    670s] Using hname+ instead name for net compare
[02/21 19:53:49    670s] All nets are already routed correctly.
[02/21 19:53:49    670s] End to check current routing status for nets (mem=2014.3M)
[02/21 19:53:49    670s] Extraction called for design 'VQS64_4' of instances=2231 and nets=2876 using extraction engine 'preRoute' .
[02/21 19:53:49    670s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/21 19:53:49    670s] Type 'man IMPEXT-3530' for more detail.
[02/21 19:53:49    670s] PreRoute RC Extraction called for design VQS64_4.
[02/21 19:53:49    670s] RC Extraction called in multi-corner(1) mode.
[02/21 19:53:49    670s] RCMode: PreRoute
[02/21 19:53:49    670s]       RC Corner Indexes            0   
[02/21 19:53:49    670s] Capacitance Scaling Factor   : 1.00000 
[02/21 19:53:49    670s] Resistance Scaling Factor    : 1.00000 
[02/21 19:53:49    670s] Clock Cap. Scaling Factor    : 1.00000 
[02/21 19:53:49    670s] Clock Res. Scaling Factor    : 1.00000 
[02/21 19:53:49    670s] Shrink Factor                : 1.00000
[02/21 19:53:49    670s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/21 19:53:49    670s] Using capacitance table file ...
[02/21 19:53:49    670s] 
[02/21 19:53:49    670s] Trim Metal Layers:
[02/21 19:53:49    670s] LayerId::1 widthSet size::4
[02/21 19:53:49    670s] LayerId::2 widthSet size::4
[02/21 19:53:49    670s] LayerId::3 widthSet size::4
[02/21 19:53:49    670s] LayerId::4 widthSet size::4
[02/21 19:53:49    670s] LayerId::5 widthSet size::4
[02/21 19:53:49    670s] LayerId::6 widthSet size::4
[02/21 19:53:49    670s] LayerId::7 widthSet size::4
[02/21 19:53:49    670s] LayerId::8 widthSet size::4
[02/21 19:53:49    670s] LayerId::9 widthSet size::4
[02/21 19:53:49    670s] LayerId::10 widthSet size::3
[02/21 19:53:49    670s] Updating RC grid for preRoute extraction ...
[02/21 19:53:49    670s] eee: pegSigSF::1.070000
[02/21 19:53:49    670s] Initializing multi-corner capacitance tables ... 
[02/21 19:53:49    670s] Initializing multi-corner resistance tables ...
[02/21 19:53:49    670s] eee: l::1 avDens::0.088112 usedTrk::563.914289 availTrk::6400.000000 sigTrk::563.914289
[02/21 19:53:49    670s] eee: l::2 avDens::0.157509 usedTrk::1008.055497 availTrk::6400.000000 sigTrk::1008.055497
[02/21 19:53:49    670s] eee: l::3 avDens::0.140491 usedTrk::885.096037 availTrk::6300.000000 sigTrk::885.096037
[02/21 19:53:49    670s] eee: l::4 avDens::0.065561 usedTrk::196.682999 availTrk::3000.000000 sigTrk::196.682999
[02/21 19:53:49    670s] eee: l::5 avDens::0.048089 usedTrk::141.861178 availTrk::2950.000000 sigTrk::141.861178
[02/21 19:53:49    670s] eee: l::6 avDens::0.025193 usedTrk::34.010464 availTrk::1350.000000 sigTrk::34.010464
[02/21 19:53:49    670s] eee: l::7 avDens::0.019372 usedTrk::3.551500 availTrk::183.333333 sigTrk::3.551500
[02/21 19:53:49    670s] eee: l::8 avDens::0.014741 usedTrk::2.456786 availTrk::166.666667 sigTrk::2.456786
[02/21 19:53:49    670s] eee: l::9 avDens::0.004969 usedTrk::0.173929 availTrk::35.000000 sigTrk::0.173929
[02/21 19:53:49    670s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/21 19:53:49    670s] {RT VRCCorner 0 10 10 {4 1} {7 0} {9 0} 3}
[02/21 19:53:49    670s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.895578 uaWlH=0.072774 aWlH=0.094930 lMod=0 pMax=0.817100 pMod=83 wcR=0.500500 newSi=0.004900 wHLS=1.535755 siPrev=0 viaL=0.000000
[02/21 19:53:49    670s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2014.262M)
[02/21 19:53:49    670s] Compute RC Scale Done ...
[02/21 19:53:49    670s] **optDesign ... cpu = 0:00:25, real = 0:00:25, mem = 1592.4M, totSessionCpu=0:11:11 **
[02/21 19:53:49    670s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/21 19:53:49    670s] #################################################################################
[02/21 19:53:49    670s] # Design Stage: PreRoute
[02/21 19:53:49    670s] # Design Name: VQS64_4
[02/21 19:53:49    670s] # Design Mode: 90nm
[02/21 19:53:49    670s] # Analysis Mode: MMMC Non-OCV 
[02/21 19:53:49    670s] # Parasitics Mode: No SPEF/RCDB 
[02/21 19:53:49    670s] # Signoff Settings: SI Off 
[02/21 19:53:49    670s] #################################################################################
[02/21 19:53:49    671s] Calculate delays in Single mode...
[02/21 19:53:49    671s] Topological Sorting (REAL = 0:00:00.0, MEM = 2008.4M, InitMEM = 2008.4M)
[02/21 19:53:49    671s] Start delay calculation (fullDC) (1 T). (MEM=2008.36)
[02/21 19:53:49    671s] End AAE Lib Interpolated Model. (MEM=2019.87 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/21 19:53:50    671s] Total number of fetched objects 3256
[02/21 19:53:50    671s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/21 19:53:50    671s] End delay calculation. (MEM=2028.29 CPU=0:00:00.6 REAL=0:00:01.0)
[02/21 19:53:50    671s] End delay calculation (fullDC). (MEM=2028.29 CPU=0:00:00.8 REAL=0:00:01.0)
[02/21 19:53:50    671s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 2028.3M) ***
[02/21 19:53:50    671s] *** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:06.6/0:00:06.7 (1.0), totSession cpu/real = 0:11:11.9/1:27:18.1 (0.1), mem = 2028.3M
[02/21 19:53:50    671s] 
[02/21 19:53:50    671s] =============================================================================================
[02/21 19:53:50    671s]  Step TAT Report : IncrReplace #1 / place_opt_design #1                         21.15-s110_1
[02/21 19:53:50    671s] =============================================================================================
[02/21 19:53:50    671s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/21 19:53:50    671s] ---------------------------------------------------------------------------------------------
[02/21 19:53:50    671s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 19:53:50    671s] [ ExtractRC              ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    0.9
[02/21 19:53:50    671s] [ TimingUpdate           ]      4   0:00:00.2  (   3.1 % )     0:00:00.2 /  0:00:00.2    1.0
[02/21 19:53:50    671s] [ FullDelayCalc          ]      1   0:00:00.9  (  13.3 % )     0:00:00.9 /  0:00:00.9    1.0
[02/21 19:53:50    671s] [ MISC                   ]          0:00:05.5  (  82.8 % )     0:00:05.5 /  0:00:05.4    1.0
[02/21 19:53:50    671s] ---------------------------------------------------------------------------------------------
[02/21 19:53:50    671s]  IncrReplace #1 TOTAL               0:00:06.7  ( 100.0 % )     0:00:06.7 /  0:00:06.6    1.0
[02/21 19:53:50    671s] ---------------------------------------------------------------------------------------------
[02/21 19:53:50    671s] 
[02/21 19:53:50    672s] *** Timing NOT met, worst failing slack is -1.422
[02/21 19:53:50    672s] *** Check timing (0:00:00.0)
[02/21 19:53:50    672s] Deleting Lib Analyzer.
[02/21 19:53:50    672s] Begin: GigaOpt Optimization in TNS mode
[02/21 19:53:50    672s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -lowEffort -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -qftns -ftns -integratedAreaOpt -nonLegalPlaceEcoBumpRecoveryInTNSOpt -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[02/21 19:53:50    672s] Info: 1 clock net  excluded from IPO operation.
[02/21 19:53:50    672s] *** TnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:11:12.3/1:27:18.5 (0.1), mem = 2044.3M
[02/21 19:53:50    672s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.11434.7
[02/21 19:53:50    672s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/21 19:53:50    672s] ### Creating PhyDesignMc. totSessionCpu=0:11:12 mem=2044.3M
[02/21 19:53:50    672s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[02/21 19:53:50    672s] OPERPROF: Starting DPlace-Init at level 1, MEM:2044.3M, EPOCH TIME: 1677038030.857092
[02/21 19:53:50    672s] Processing tracks to init pin-track alignment.
[02/21 19:53:50    672s] z: 2, totalTracks: 1
[02/21 19:53:50    672s] z: 4, totalTracks: 1
[02/21 19:53:50    672s] z: 6, totalTracks: 1
[02/21 19:53:50    672s] z: 8, totalTracks: 1
[02/21 19:53:50    672s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/21 19:53:50    672s] All LLGs are deleted
[02/21 19:53:50    672s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:50    672s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:50    672s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2044.3M, EPOCH TIME: 1677038030.859758
[02/21 19:53:50    672s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2044.3M, EPOCH TIME: 1677038030.859961
[02/21 19:53:50    672s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2044.3M, EPOCH TIME: 1677038030.860723
[02/21 19:53:50    672s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:50    672s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:50    672s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2044.3M, EPOCH TIME: 1677038030.861193
[02/21 19:53:50    672s] Max number of tech site patterns supported in site array is 256.
[02/21 19:53:50    672s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/21 19:53:50    672s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2044.3M, EPOCH TIME: 1677038030.865196
[02/21 19:53:50    672s] After signature check, allow fast init is true, keep pre-filter is true.
[02/21 19:53:50    672s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/21 19:53:50    672s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:2044.3M, EPOCH TIME: 1677038030.865706
[02/21 19:53:50    672s] Fast DP-INIT is on for default
[02/21 19:53:50    672s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/21 19:53:50    672s] Atter site array init, number of instance map data is 0.
[02/21 19:53:50    672s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.006, MEM:2044.3M, EPOCH TIME: 1677038030.866824
[02/21 19:53:50    672s] 
[02/21 19:53:50    672s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 19:53:50    672s] OPERPROF:     Starting CMU at level 3, MEM:2044.3M, EPOCH TIME: 1677038030.867338
[02/21 19:53:50    672s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2044.3M, EPOCH TIME: 1677038030.867733
[02/21 19:53:50    672s] 
[02/21 19:53:50    672s] Bad Lib Cell Checking (CMU) is done! (0)
[02/21 19:53:50    672s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:2044.3M, EPOCH TIME: 1677038030.868259
[02/21 19:53:50    672s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2044.3M, EPOCH TIME: 1677038030.868417
[02/21 19:53:50    672s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2044.3M, EPOCH TIME: 1677038030.868592
[02/21 19:53:50    672s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2044.3MB).
[02/21 19:53:50    672s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.012, MEM:2044.3M, EPOCH TIME: 1677038030.869257
[02/21 19:53:50    672s] TotalInstCnt at PhyDesignMc Initialization: 2231
[02/21 19:53:50    672s] ### Creating PhyDesignMc, finished. totSessionCpu=0:11:12 mem=2044.3M
[02/21 19:53:50    672s] ### Creating RouteCongInterface, started
[02/21 19:53:50    672s] 
[02/21 19:53:50    672s] Creating Lib Analyzer ...
[02/21 19:53:50    672s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[02/21 19:53:50    672s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[02/21 19:53:50    672s] Total number of usable delay cells from Lib Analyzer: 0 ()
[02/21 19:53:50    672s] 
[02/21 19:53:50    672s] {RT VRCCorner 0 10 10 {4 1} {7 0} {9 0} 3}
[02/21 19:53:51    672s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:11:13 mem=2044.3M
[02/21 19:53:51    672s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:11:13 mem=2044.3M
[02/21 19:53:51    672s] Creating Lib Analyzer, finished. 
[02/21 19:53:51    672s] 
[02/21 19:53:51    672s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.8500} {8, 0.043, 0.8500} {9, 0.043, 0.8500} {10, 0.022, 0.8500} 
[02/21 19:53:51    672s] 
[02/21 19:53:51    672s] #optDebug: {0, 1.000}
[02/21 19:53:51    672s] ### Creating RouteCongInterface, finished
[02/21 19:53:51    672s] {MG  {4 0 1 0.0290711}  {7 0 1.4 0.142857}  {9 0 5.7 0.571429} }
[02/21 19:53:51    672s] ### Creating LA Mngr. totSessionCpu=0:11:13 mem=2044.3M
[02/21 19:53:51    672s] ### Creating LA Mngr, finished. totSessionCpu=0:11:13 mem=2044.3M
[02/21 19:53:51    672s] *info: 1 clock net excluded
[02/21 19:53:51    672s] *info: 7 no-driver nets excluded.
[02/21 19:53:51    672s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.11434.1
[02/21 19:53:51    672s] PathGroup :  reg2reg  TargetSlack : 0 
[02/21 19:53:51    672s] ** GigaOpt Optimizer WNS Slack -1.422 TNS Slack -357.340 Density 58.34
[02/21 19:53:51    672s] Optimizer TNS Opt
[02/21 19:53:51    672s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.422|-356.368|
|reg2reg   |-0.022|  -0.973|
|HEPG      |-0.022|  -0.973|
|All Paths |-1.422|-357.340|
+----------+------+--------+

[02/21 19:53:51    672s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2079.4M, EPOCH TIME: 1677038031.341433
[02/21 19:53:51    672s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.000, MEM:2079.4M, EPOCH TIME: 1677038031.341703
[02/21 19:53:51    672s] Active Path Group: reg2reg  
[02/21 19:53:51    672s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------+
[02/21 19:53:51    672s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|   End Point   |
[02/21 19:53:51    672s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------+
[02/21 19:53:51    672s] |  -0.022|   -1.422|  -0.973| -357.340|   58.34%|   0:00:00.0| 2079.4M|    VView1|  reg2reg| mY2_reg[34]/D |
[02/21 19:53:51    673s] |   0.000|   -1.422|   0.000| -356.368|   58.37%|   0:00:00.0| 2106.5M|    VView1|       NA| NA            |
[02/21 19:53:51    673s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------+
[02/21 19:53:51    673s] 
[02/21 19:53:51    673s] *** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=2106.5M) ***
[02/21 19:53:51    673s] 
[02/21 19:53:51    673s] *** Finished Optimize Step Cumulative (cpu=0:00:00.4 real=0:00:00.0 mem=2106.5M) ***
[02/21 19:53:51    673s] OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.422|-356.368|
|reg2reg   | 0.005|   0.000|
|HEPG      | 0.005|   0.000|
|All Paths |-1.422|-356.368|
+----------+------+--------+

[02/21 19:53:51    673s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.11434.1
[02/21 19:53:51    673s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.11434.1
[02/21 19:53:51    673s] ** GigaOpt Optimizer WNS Slack -1.422 TNS Slack -356.368 Density 58.37
[02/21 19:53:51    673s] OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.422|-356.368|
|reg2reg   | 0.005|   0.000|
|HEPG      | 0.005|   0.000|
|All Paths |-1.422|-356.368|
+----------+------+--------+

[02/21 19:53:51    673s] Bottom Preferred Layer:
[02/21 19:53:51    673s] +---------------+------------+----------+
[02/21 19:53:51    673s] |     Layer     |   OPT_LA   |   Rule   |
[02/21 19:53:51    673s] +---------------+------------+----------+
[02/21 19:53:51    673s] | metal4 (z=4)  |         29 | default  |
[02/21 19:53:51    673s] +---------------+------------+----------+
[02/21 19:53:51    673s] Via Pillar Rule:
[02/21 19:53:51    673s]     None
[02/21 19:53:51    673s] 
[02/21 19:53:51    673s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.5 real=0:00:00.0 mem=2106.5M) ***
[02/21 19:53:51    673s] 
[02/21 19:53:51    673s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.11434.1
[02/21 19:53:51    673s] Total-nets :: 2778, Stn-nets :: 24, ratio :: 0.863931 %, Total-len 29372.4, Stn-len 234.715
[02/21 19:53:51    673s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2087.4M, EPOCH TIME: 1677038031.870450
[02/21 19:53:51    673s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2233).
[02/21 19:53:51    673s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:51    673s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:51    673s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:51    673s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.011, MEM:2022.4M, EPOCH TIME: 1677038031.881067
[02/21 19:53:51    673s] TotalInstCnt at PhyDesignMc Destruction: 2233
[02/21 19:53:51    673s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.11434.7
[02/21 19:53:51    673s] *** TnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 0:11:13.3/1:27:19.6 (0.1), mem = 2022.4M
[02/21 19:53:51    673s] 
[02/21 19:53:51    673s] =============================================================================================
[02/21 19:53:51    673s]  Step TAT Report : TnsOpt #1 / place_opt_design #1                              21.15-s110_1
[02/21 19:53:51    673s] =============================================================================================
[02/21 19:53:51    673s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/21 19:53:51    673s] ---------------------------------------------------------------------------------------------
[02/21 19:53:51    673s] [ SlackTraversorInit     ]      2   0:00:00.0  (   3.4 % )     0:00:00.0 /  0:00:00.0    0.9
[02/21 19:53:51    673s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  29.0 % )     0:00:00.3 /  0:00:00.3    1.0
[02/21 19:53:51    673s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 19:53:51    673s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.0    1.1
[02/21 19:53:51    673s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 19:53:51    673s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.4 % )     0:00:00.3 /  0:00:00.3    1.0
[02/21 19:53:51    673s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 19:53:51    673s] [ TransformInit          ]      1   0:00:00.1  (  11.9 % )     0:00:00.1 /  0:00:00.1    1.0
[02/21 19:53:51    673s] [ OptimizationStep       ]      1   0:00:00.0  (   2.0 % )     0:00:00.4 /  0:00:00.4    1.0
[02/21 19:53:51    673s] [ OptSingleIteration     ]      3   0:00:00.0  (   0.4 % )     0:00:00.4 /  0:00:00.4    1.0
[02/21 19:53:51    673s] [ OptGetWeight           ]      3   0:00:00.0  (   3.1 % )     0:00:00.0 /  0:00:00.0    0.9
[02/21 19:53:51    673s] [ OptEval                ]      3   0:00:00.2  (  18.8 % )     0:00:00.2 /  0:00:00.2    1.0
[02/21 19:53:51    673s] [ OptCommit              ]      3   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 19:53:51    673s] [ PostCommitDelayUpdate  ]      3   0:00:00.0  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.2
[02/21 19:53:51    673s] [ IncrDelayCalc          ]     14   0:00:00.1  (   6.1 % )     0:00:00.1 /  0:00:00.1    1.3
[02/21 19:53:51    673s] [ SetupOptGetWorkingSet  ]      3   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 19:53:51    673s] [ SetupOptGetActiveNode  ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 19:53:51    673s] [ SetupOptSlackGraph     ]      3   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.5
[02/21 19:53:51    673s] [ RefinePlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 19:53:51    673s] [ IncrTimingUpdate       ]      7   0:00:00.0  (   4.1 % )     0:00:00.0 /  0:00:00.0    1.2
[02/21 19:53:51    673s] [ MISC                   ]          0:00:00.1  (  12.7 % )     0:00:00.1 /  0:00:00.1    1.0
[02/21 19:53:51    673s] ---------------------------------------------------------------------------------------------
[02/21 19:53:51    673s]  TnsOpt #1 TOTAL                    0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:01.0    1.0
[02/21 19:53:51    673s] ---------------------------------------------------------------------------------------------
[02/21 19:53:51    673s] 
[02/21 19:53:51    673s] End: GigaOpt Optimization in TNS mode
[02/21 19:53:51    673s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2022.4M, EPOCH TIME: 1677038031.949231
[02/21 19:53:51    673s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:51    673s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:51    673s] 
[02/21 19:53:51    673s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 19:53:51    673s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.005, MEM:2022.4M, EPOCH TIME: 1677038031.954567
[02/21 19:53:51    673s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:51    673s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:51    673s] *** IncrReplace #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:11:13.4/1:27:19.6 (0.1), mem = 2022.4M
[02/21 19:53:51    673s] 
[02/21 19:53:51    673s] *** Start incrementalPlace ***
[02/21 19:53:51    673s] User Input Parameters:
[02/21 19:53:51    673s] - Congestion Driven    : On
[02/21 19:53:51    673s] - Timing Driven        : On
[02/21 19:53:51    673s] - Area-Violation Based : On
[02/21 19:53:51    673s] - Start Rollback Level : -5
[02/21 19:53:51    673s] - Legalized            : On
[02/21 19:53:51    673s] - Window Based         : Off
[02/21 19:53:51    673s] - eDen incr mode       : Off
[02/21 19:53:51    673s] - Small incr mode      : Off
[02/21 19:53:51    673s] 
[02/21 19:53:51    673s] no activity file in design. spp won't run.
[02/21 19:53:52    673s] No Views given, use default active views for adaptive view pruning
[02/21 19:53:52    673s] SKP will enable view:
[02/21 19:53:52    673s]   VView1
[02/21 19:53:52    673s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2022.4M, EPOCH TIME: 1677038032.022092
[02/21 19:53:52    673s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.004, MEM:2022.4M, EPOCH TIME: 1677038032.026290
[02/21 19:53:52    673s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2022.4M, EPOCH TIME: 1677038032.026469
[02/21 19:53:52    673s] Starting Early Global Route congestion estimation: mem = 2022.4M
[02/21 19:53:52    673s] (I)      ==================== Layers =====================
[02/21 19:53:52    673s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 19:53:52    673s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[02/21 19:53:52    673s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 19:53:52    673s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[02/21 19:53:52    673s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[02/21 19:53:52    673s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[02/21 19:53:52    673s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[02/21 19:53:52    673s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[02/21 19:53:52    673s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[02/21 19:53:52    673s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[02/21 19:53:52    673s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[02/21 19:53:52    673s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[02/21 19:53:52    673s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[02/21 19:53:52    673s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[02/21 19:53:52    673s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[02/21 19:53:52    673s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[02/21 19:53:52    673s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[02/21 19:53:52    673s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[02/21 19:53:52    673s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[02/21 19:53:52    673s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[02/21 19:53:52    673s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[02/21 19:53:52    673s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[02/21 19:53:52    673s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 19:53:52    673s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[02/21 19:53:52    673s] (I)      |   0 |  0 |  active |   other |        |    MS |
[02/21 19:53:52    673s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[02/21 19:53:52    673s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 19:53:52    673s] (I)      Started Import and model ( Curr Mem: 2022.38 MB )
[02/21 19:53:52    673s] (I)      Default pattern map key = VQS64_4_default.
[02/21 19:53:52    673s] (I)      == Non-default Options ==
[02/21 19:53:52    673s] (I)      Maximum routing layer                              : 10
[02/21 19:53:52    673s] (I)      Number of threads                                  : 1
[02/21 19:53:52    673s] (I)      Use non-blocking free Dbs wires                    : false
[02/21 19:53:52    673s] (I)      Method to set GCell size                           : row
[02/21 19:53:52    673s] (I)      Counted 351 PG shapes. We will not process PG shapes layer by layer.
[02/21 19:53:52    673s] (I)      Use row-based GCell size
[02/21 19:53:52    673s] (I)      Use row-based GCell align
[02/21 19:53:52    673s] (I)      layer 0 area = 0
[02/21 19:53:52    673s] (I)      layer 1 area = 0
[02/21 19:53:52    673s] (I)      layer 2 area = 0
[02/21 19:53:52    673s] (I)      layer 3 area = 0
[02/21 19:53:52    673s] (I)      layer 4 area = 0
[02/21 19:53:52    673s] (I)      layer 5 area = 0
[02/21 19:53:52    673s] (I)      layer 6 area = 0
[02/21 19:53:52    673s] (I)      layer 7 area = 0
[02/21 19:53:52    673s] (I)      layer 8 area = 0
[02/21 19:53:52    673s] (I)      layer 9 area = 0
[02/21 19:53:52    673s] (I)      GCell unit size   : 2800
[02/21 19:53:52    673s] (I)      GCell multiplier  : 1
[02/21 19:53:52    673s] (I)      GCell row height  : 2800
[02/21 19:53:52    673s] (I)      Actual row height : 2800
[02/21 19:53:52    673s] (I)      GCell align ref   : 10080 10080
[02/21 19:53:52    673s] [NR-eGR] Track table information for default rule: 
[02/21 19:53:52    673s] [NR-eGR] metal1 has single uniform track structure
[02/21 19:53:52    673s] [NR-eGR] metal2 has single uniform track structure
[02/21 19:53:52    673s] [NR-eGR] metal3 has single uniform track structure
[02/21 19:53:52    673s] [NR-eGR] metal4 has single uniform track structure
[02/21 19:53:52    673s] [NR-eGR] metal5 has single uniform track structure
[02/21 19:53:52    673s] [NR-eGR] metal6 has single uniform track structure
[02/21 19:53:52    673s] [NR-eGR] metal7 has single uniform track structure
[02/21 19:53:52    673s] [NR-eGR] metal8 has single uniform track structure
[02/21 19:53:52    673s] [NR-eGR] metal9 has single uniform track structure
[02/21 19:53:52    673s] [NR-eGR] metal10 has single uniform track structure
[02/21 19:53:52    673s] (I)      ============== Default via ===============
[02/21 19:53:52    673s] (I)      +---+------------------+-----------------+
[02/21 19:53:52    673s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[02/21 19:53:52    673s] (I)      +---+------------------+-----------------+
[02/21 19:53:52    673s] (I)      | 1 |    8  via1_7     |    8  via1_7    |
[02/21 19:53:52    673s] (I)      | 2 |   12  via2_5     |   12  via2_5    |
[02/21 19:53:52    673s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[02/21 19:53:52    673s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[02/21 19:53:52    673s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[02/21 19:53:52    673s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[02/21 19:53:52    673s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[02/21 19:53:52    673s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[02/21 19:53:52    673s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[02/21 19:53:52    673s] (I)      +---+------------------+-----------------+
[02/21 19:53:52    673s] [NR-eGR] Read 146 PG shapes
[02/21 19:53:52    673s] [NR-eGR] Read 0 clock shapes
[02/21 19:53:52    673s] [NR-eGR] Read 0 other shapes
[02/21 19:53:52    673s] [NR-eGR] #Routing Blockages  : 0
[02/21 19:53:52    673s] [NR-eGR] #Instance Blockages : 0
[02/21 19:53:52    673s] [NR-eGR] #PG Blockages       : 146
[02/21 19:53:52    673s] [NR-eGR] #Halo Blockages     : 0
[02/21 19:53:52    673s] [NR-eGR] #Boundary Blockages : 0
[02/21 19:53:52    673s] [NR-eGR] #Clock Blockages    : 0
[02/21 19:53:52    673s] [NR-eGR] #Other Blockages    : 0
[02/21 19:53:52    673s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/21 19:53:52    673s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/21 19:53:52    673s] [NR-eGR] Read 2778 nets ( ignored 0 )
[02/21 19:53:52    673s] (I)      early_global_route_priority property id does not exist.
[02/21 19:53:52    673s] (I)      Read Num Blocks=146  Num Prerouted Wires=0  Num CS=0
[02/21 19:53:52    673s] (I)      Layer 1 (V) : #blockages 146 : #preroutes 0
[02/21 19:53:52    673s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[02/21 19:53:52    673s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[02/21 19:53:52    673s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[02/21 19:53:52    673s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[02/21 19:53:52    673s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[02/21 19:53:52    673s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[02/21 19:53:52    673s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[02/21 19:53:52    673s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[02/21 19:53:52    673s] (I)      Number of ignored nets                =      0
[02/21 19:53:52    673s] (I)      Number of connected nets              =      0
[02/21 19:53:52    673s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/21 19:53:52    673s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/21 19:53:52    673s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/21 19:53:52    673s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/21 19:53:52    673s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/21 19:53:52    673s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/21 19:53:52    673s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/21 19:53:52    673s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/21 19:53:52    673s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/21 19:53:52    673s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/21 19:53:52    673s] (I)      Ndr track 0 does not exist
[02/21 19:53:52    673s] (I)      ---------------------Grid Graph Info--------------------
[02/21 19:53:52    673s] (I)      Routing area        : (0, 0) - (214200, 204960)
[02/21 19:53:52    673s] (I)      Core area           : (10080, 10080) - (204120, 194880)
[02/21 19:53:52    673s] (I)      Site width          :   380  (dbu)
[02/21 19:53:52    673s] (I)      Row height          :  2800  (dbu)
[02/21 19:53:52    673s] (I)      GCell row height    :  2800  (dbu)
[02/21 19:53:52    673s] (I)      GCell width         :  2800  (dbu)
[02/21 19:53:52    673s] (I)      GCell height        :  2800  (dbu)
[02/21 19:53:52    673s] (I)      Grid                :    76    73    10
[02/21 19:53:52    673s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[02/21 19:53:52    673s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[02/21 19:53:52    673s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[02/21 19:53:52    673s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[02/21 19:53:52    673s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[02/21 19:53:52    673s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[02/21 19:53:52    673s] (I)      Default pitch size  :   270   280   280   560   560   560  1680  1680  3200  3360
[02/21 19:53:52    673s] (I)      First track coord   :   140   190   140   750   700   750  1820  1870  3820  3550
[02/21 19:53:52    673s] (I)      Num tracks per GCell: 10.37 10.00 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[02/21 19:53:52    673s] (I)      Total num of tracks :   732   765   732   381   365   381   121   127    63    63
[02/21 19:53:52    673s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[02/21 19:53:52    673s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[02/21 19:53:52    673s] (I)      --------------------------------------------------------
[02/21 19:53:52    673s] 
[02/21 19:53:52    673s] [NR-eGR] ============ Routing rule table ============
[02/21 19:53:52    673s] [NR-eGR] Rule id: 0  Nets: 2778
[02/21 19:53:52    673s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[02/21 19:53:52    673s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[02/21 19:53:52    673s] (I)                    Pitch  280  280  560  560  560  1680  1680  3200  3360 
[02/21 19:53:52    673s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[02/21 19:53:52    673s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[02/21 19:53:52    673s] [NR-eGR] ========================================
[02/21 19:53:52    673s] [NR-eGR] 
[02/21 19:53:52    673s] (I)      =============== Blocked Tracks ===============
[02/21 19:53:52    673s] (I)      +-------+---------+----------+---------------+
[02/21 19:53:52    673s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/21 19:53:52    673s] (I)      +-------+---------+----------+---------------+
[02/21 19:53:52    673s] (I)      |     1 |       0 |        0 |         0.00% |
[02/21 19:53:52    673s] (I)      |     2 |   55845 |     3194 |         5.72% |
[02/21 19:53:52    673s] (I)      |     3 |   55632 |        0 |         0.00% |
[02/21 19:53:52    673s] (I)      |     4 |   27813 |        0 |         0.00% |
[02/21 19:53:52    673s] (I)      |     5 |   27740 |        0 |         0.00% |
[02/21 19:53:52    673s] (I)      |     6 |   27813 |        0 |         0.00% |
[02/21 19:53:52    673s] (I)      |     7 |    9196 |        0 |         0.00% |
[02/21 19:53:52    673s] (I)      |     8 |    9271 |        0 |         0.00% |
[02/21 19:53:52    673s] (I)      |     9 |    4788 |        0 |         0.00% |
[02/21 19:53:52    673s] (I)      |    10 |    4599 |        0 |         0.00% |
[02/21 19:53:52    673s] (I)      +-------+---------+----------+---------------+
[02/21 19:53:52    673s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2022.38 MB )
[02/21 19:53:52    673s] (I)      Reset routing kernel
[02/21 19:53:52    673s] (I)      Started Global Routing ( Curr Mem: 2022.38 MB )
[02/21 19:53:52    673s] (I)      totalPins=9335  totalGlobalPin=9034 (96.78%)
[02/21 19:53:52    673s] (I)      total 2D Cap : 111220 = (41724 H, 69496 V)
[02/21 19:53:52    673s] [NR-eGR] Layer group 1: route 29 net(s) in layer range [4, 10]
[02/21 19:53:52    673s] (I)      
[02/21 19:53:52    673s] (I)      ============  Phase 1a Route ============
[02/21 19:53:52    673s] (I)      Usage: 1988 = (992 H, 996 V) = (2.38% H, 1.43% V) = (1.389e+03um H, 1.394e+03um V)
[02/21 19:53:52    673s] (I)      
[02/21 19:53:52    673s] (I)      ============  Phase 1b Route ============
[02/21 19:53:52    673s] (I)      Usage: 1988 = (992 H, 996 V) = (2.38% H, 1.43% V) = (1.389e+03um H, 1.394e+03um V)
[02/21 19:53:52    673s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.783200e+03um
[02/21 19:53:52    673s] (I)      
[02/21 19:53:52    673s] (I)      ============  Phase 1c Route ============
[02/21 19:53:52    673s] (I)      Usage: 1988 = (992 H, 996 V) = (2.38% H, 1.43% V) = (1.389e+03um H, 1.394e+03um V)
[02/21 19:53:52    673s] (I)      
[02/21 19:53:52    673s] (I)      ============  Phase 1d Route ============
[02/21 19:53:52    673s] (I)      Usage: 1988 = (992 H, 996 V) = (2.38% H, 1.43% V) = (1.389e+03um H, 1.394e+03um V)
[02/21 19:53:52    673s] (I)      
[02/21 19:53:52    673s] (I)      ============  Phase 1e Route ============
[02/21 19:53:52    673s] (I)      Usage: 1988 = (992 H, 996 V) = (2.38% H, 1.43% V) = (1.389e+03um H, 1.394e+03um V)
[02/21 19:53:52    673s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.783200e+03um
[02/21 19:53:52    673s] (I)      
[02/21 19:53:52    673s] (I)      ============  Phase 1l Route ============
[02/21 19:53:52    673s] (I)      total 2D Cap : 219503 = (97356 H, 122147 V)
[02/21 19:53:52    673s] [NR-eGR] Layer group 2: route 2749 net(s) in layer range [2, 10]
[02/21 19:53:52    673s] (I)      
[02/21 19:53:52    673s] (I)      ============  Phase 1a Route ============
[02/21 19:53:52    673s] (I)      Usage: 19497 = (9368 H, 10129 V) = (9.62% H, 8.29% V) = (1.312e+04um H, 1.418e+04um V)
[02/21 19:53:52    673s] (I)      
[02/21 19:53:52    673s] (I)      ============  Phase 1b Route ============
[02/21 19:53:52    673s] (I)      Usage: 19497 = (9368 H, 10129 V) = (9.62% H, 8.29% V) = (1.312e+04um H, 1.418e+04um V)
[02/21 19:53:52    673s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.729580e+04um
[02/21 19:53:52    673s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/21 19:53:52    673s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/21 19:53:52    673s] (I)      
[02/21 19:53:52    673s] (I)      ============  Phase 1c Route ============
[02/21 19:53:52    673s] (I)      Usage: 19497 = (9368 H, 10129 V) = (9.62% H, 8.29% V) = (1.312e+04um H, 1.418e+04um V)
[02/21 19:53:52    673s] (I)      
[02/21 19:53:52    673s] (I)      ============  Phase 1d Route ============
[02/21 19:53:52    673s] (I)      Usage: 19497 = (9368 H, 10129 V) = (9.62% H, 8.29% V) = (1.312e+04um H, 1.418e+04um V)
[02/21 19:53:52    673s] (I)      
[02/21 19:53:52    673s] (I)      ============  Phase 1e Route ============
[02/21 19:53:52    673s] (I)      Usage: 19497 = (9368 H, 10129 V) = (9.62% H, 8.29% V) = (1.312e+04um H, 1.418e+04um V)
[02/21 19:53:52    673s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.729580e+04um
[02/21 19:53:52    673s] (I)      
[02/21 19:53:52    673s] (I)      ============  Phase 1l Route ============
[02/21 19:53:52    673s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/21 19:53:52    673s] (I)      Layer  2:      51886     11392         0           0       54720    ( 0.00%) 
[02/21 19:53:52    673s] (I)      Layer  3:      54900      8689         0           0       54750    ( 0.00%) 
[02/21 19:53:52    673s] (I)      Layer  4:      27432      2035         0           0       27360    ( 0.00%) 
[02/21 19:53:52    673s] (I)      Layer  5:      27375      1346         0           0       27375    ( 0.00%) 
[02/21 19:53:52    673s] (I)      Layer  6:      27432       281         0           0       27360    ( 0.00%) 
[02/21 19:53:52    673s] (I)      Layer  7:       9075        35         0           0        9125    ( 0.00%) 
[02/21 19:53:52    673s] (I)      Layer  8:       9144        20         0           0        9120    ( 0.00%) 
[02/21 19:53:52    673s] (I)      Layer  9:       4725         0         0         656        4134    (13.70%) 
[02/21 19:53:52    673s] (I)      Layer 10:       4536         0         0         780        3780    (17.11%) 
[02/21 19:53:52    673s] (I)      Total:        216505     23798         0        1436      217724    ( 0.66%) 
[02/21 19:53:52    673s] (I)      
[02/21 19:53:52    673s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/21 19:53:52    673s] [NR-eGR]                        OverCon            
[02/21 19:53:52    673s] [NR-eGR]                         #Gcell     %Gcell
[02/21 19:53:52    673s] [NR-eGR]        Layer             (1-0)    OverCon
[02/21 19:53:52    673s] [NR-eGR] ----------------------------------------------
[02/21 19:53:52    673s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/21 19:53:52    673s] [NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[02/21 19:53:52    673s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/21 19:53:52    673s] [NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[02/21 19:53:52    673s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[02/21 19:53:52    673s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[02/21 19:53:52    673s] [NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[02/21 19:53:52    673s] [NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[02/21 19:53:52    673s] [NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[02/21 19:53:52    673s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[02/21 19:53:52    673s] [NR-eGR] ----------------------------------------------
[02/21 19:53:52    673s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[02/21 19:53:52    673s] [NR-eGR] 
[02/21 19:53:52    673s] (I)      Finished Global Routing ( CPU: 0.07 sec, Real: 0.06 sec, Curr Mem: 2022.38 MB )
[02/21 19:53:52    673s] (I)      total 2D Cap : 219503 = (97356 H, 122147 V)
[02/21 19:53:52    673s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/21 19:53:52    673s] Early Global Route congestion estimation runtime: 0.10 seconds, mem = 2022.4M
[02/21 19:53:52    673s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.110, REAL:0.105, MEM:2022.4M, EPOCH TIME: 1677038032.131784
[02/21 19:53:52    673s] OPERPROF: Starting HotSpotCal at level 1, MEM:2022.4M, EPOCH TIME: 1677038032.131941
[02/21 19:53:52    673s] [hotspot] +------------+---------------+---------------+
[02/21 19:53:52    673s] [hotspot] |            |   max hotspot | total hotspot |
[02/21 19:53:52    673s] [hotspot] +------------+---------------+---------------+
[02/21 19:53:52    673s] [hotspot] | normalized |          0.00 |          0.00 |
[02/21 19:53:52    673s] [hotspot] +------------+---------------+---------------+
[02/21 19:53:52    673s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/21 19:53:52    673s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/21 19:53:52    673s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:2022.4M, EPOCH TIME: 1677038032.132788
[02/21 19:53:52    673s] 
[02/21 19:53:52    673s] === incrementalPlace Internal Loop 1 ===
[02/21 19:53:52    673s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[02/21 19:53:52    673s] OPERPROF: Starting IPInitSPData at level 1, MEM:2022.4M, EPOCH TIME: 1677038032.133600
[02/21 19:53:52    673s] Processing tracks to init pin-track alignment.
[02/21 19:53:52    673s] z: 2, totalTracks: 1
[02/21 19:53:52    673s] z: 4, totalTracks: 1
[02/21 19:53:52    673s] z: 6, totalTracks: 1
[02/21 19:53:52    673s] z: 8, totalTracks: 1
[02/21 19:53:52    673s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/21 19:53:52    673s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2022.4M, EPOCH TIME: 1677038032.136617
[02/21 19:53:52    673s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:52    673s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:52    673s] 
[02/21 19:53:52    673s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 19:53:52    673s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.005, MEM:2022.4M, EPOCH TIME: 1677038032.141781
[02/21 19:53:52    673s] OPERPROF:   Starting post-place ADS at level 2, MEM:2022.4M, EPOCH TIME: 1677038032.141970
[02/21 19:53:52    673s] ADSU 0.584 -> 0.584. site 33660.000 -> 33660.000. GS 11.200
[02/21 19:53:52    673s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.010, REAL:0.007, MEM:2022.4M, EPOCH TIME: 1677038032.148519
[02/21 19:53:52    673s] OPERPROF:   Starting spMPad at level 2, MEM:2022.4M, EPOCH TIME: 1677038032.149155
[02/21 19:53:52    673s] OPERPROF:     Starting spContextMPad at level 3, MEM:2022.4M, EPOCH TIME: 1677038032.149445
[02/21 19:53:52    673s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2022.4M, EPOCH TIME: 1677038032.149609
[02/21 19:53:52    673s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.001, MEM:2022.4M, EPOCH TIME: 1677038032.150492
[02/21 19:53:52    673s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2022.4M, EPOCH TIME: 1677038032.151650
[02/21 19:53:52    673s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.000, MEM:2022.4M, EPOCH TIME: 1677038032.151924
[02/21 19:53:52    673s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2022.4M, EPOCH TIME: 1677038032.152280
[02/21 19:53:52    673s] no activity file in design. spp won't run.
[02/21 19:53:52    673s] [spp] 0
[02/21 19:53:52    673s] [adp] 0:1:1:3
[02/21 19:53:52    673s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.001, MEM:2022.4M, EPOCH TIME: 1677038032.153127
[02/21 19:53:52    673s] SP #FI/SF FL/PI 0/0 2233/0
[02/21 19:53:52    673s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.020, REAL:0.020, MEM:2022.4M, EPOCH TIME: 1677038032.153794
[02/21 19:53:52    673s] PP off. flexM 0
[02/21 19:53:52    673s] OPERPROF: Starting CDPad at level 1, MEM:2022.4M, EPOCH TIME: 1677038032.155777
[02/21 19:53:52    673s] 3DP is on.
[02/21 19:53:52    673s] 3DP OF M2 0.000, M4 0.000. Diff 0, Offset 0
[02/21 19:53:52    673s] design sh 0.120. rd 0.200
[02/21 19:53:52    673s] design sh 0.120. rd 0.200
[02/21 19:53:52    673s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[02/21 19:53:52    673s] design sh 0.120. rd 0.200
[02/21 19:53:52    673s] CDPadU 0.761 -> 0.649. R=0.584, N=2233, GS=1.400
[02/21 19:53:52    673s] OPERPROF: Finished CDPad at level 1, CPU:0.040, REAL:0.035, MEM:2022.4M, EPOCH TIME: 1677038032.191211
[02/21 19:53:52    673s] OPERPROF: Starting InitSKP at level 1, MEM:2022.4M, EPOCH TIME: 1677038032.191386
[02/21 19:53:52    673s] no activity file in design. spp won't run.
[02/21 19:53:52    673s] no activity file in design. spp won't run.
[02/21 19:53:52    674s] *** Finished SKP initialization (cpu=0:00:00.5, real=0:00:00.0)***
[02/21 19:53:52    674s] OPERPROF: Finished InitSKP at level 1, CPU:0.470, REAL:0.474, MEM:2022.4M, EPOCH TIME: 1677038032.665347
[02/21 19:53:52    674s] NP #FI/FS/SF FL/PI: 0/0/0 2233/0
[02/21 19:53:52    674s] no activity file in design. spp won't run.
[02/21 19:53:52    674s] 
[02/21 19:53:52    674s] AB Est...
[02/21 19:53:52    674s] OPERPROF: Starting npPlace at level 1, MEM:2022.4M, EPOCH TIME: 1677038032.674868
[02/21 19:53:52    674s] OPERPROF: Finished npPlace at level 1, CPU:0.010, REAL:0.010, MEM:2025.7M, EPOCH TIME: 1677038032.684797
[02/21 19:53:52    674s] Iteration  4: Skipped, with CDP Off
[02/21 19:53:52    674s] OPERPROF: Starting npPlace at level 1, MEM:2025.7M, EPOCH TIME: 1677038032.705494
[02/21 19:53:53    674s] Iteration  5: Total net bbox = 2.430e+04 (1.21e+04 1.22e+04)
[02/21 19:53:53    674s]               Est.  stn bbox = 2.839e+04 (1.41e+04 1.43e+04)
[02/21 19:53:53    674s]               cpu = 0:00:00.7 real = 0:00:01.0 mem = 2018.1M
[02/21 19:53:53    674s] OPERPROF: Finished npPlace at level 1, CPU:0.720, REAL:0.708, MEM:2018.1M, EPOCH TIME: 1677038033.413000
[02/21 19:53:53    674s] no activity file in design. spp won't run.
[02/21 19:53:53    674s] NP #FI/FS/SF FL/PI: 0/0/0 2233/0
[02/21 19:53:53    674s] no activity file in design. spp won't run.
[02/21 19:53:53    674s] OPERPROF: Starting npPlace at level 1, MEM:2018.1M, EPOCH TIME: 1677038033.443535
[02/21 19:53:53    675s] Iteration  6: Total net bbox = 2.452e+04 (1.22e+04 1.23e+04)
[02/21 19:53:53    675s]               Est.  stn bbox = 2.864e+04 (1.43e+04 1.44e+04)
[02/21 19:53:53    675s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 2018.1M
[02/21 19:53:53    675s] OPERPROF: Finished npPlace at level 1, CPU:0.450, REAL:0.440, MEM:2018.1M, EPOCH TIME: 1677038033.883196
[02/21 19:53:53    675s] Legalizing MH Cells... 0 / 0 (level 4)
[02/21 19:53:53    675s] No instances found in the vector
[02/21 19:53:53    675s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2018.1M, DRC: 0)
[02/21 19:53:53    675s] 0 (out of 0) MH cells were successfully legalized.
[02/21 19:53:53    675s] no activity file in design. spp won't run.
[02/21 19:53:53    675s] NP #FI/FS/SF FL/PI: 0/0/0 2233/0
[02/21 19:53:53    675s] no activity file in design. spp won't run.
[02/21 19:53:53    675s] OPERPROF: Starting npPlace at level 1, MEM:2018.1M, EPOCH TIME: 1677038033.913702
[02/21 19:53:54    676s] Iteration  7: Total net bbox = 2.400e+04 (1.19e+04 1.21e+04)
[02/21 19:53:54    676s]               Est.  stn bbox = 2.802e+04 (1.39e+04 1.41e+04)
[02/21 19:53:54    676s]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 2016.1M
[02/21 19:53:54    676s] OPERPROF: Finished npPlace at level 1, CPU:0.590, REAL:0.577, MEM:2016.1M, EPOCH TIME: 1677038034.490428
[02/21 19:53:54    676s] Legalizing MH Cells... 0 / 0 (level 5)
[02/21 19:53:54    676s] No instances found in the vector
[02/21 19:53:54    676s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2016.1M, DRC: 0)
[02/21 19:53:54    676s] 0 (out of 0) MH cells were successfully legalized.
[02/21 19:53:54    676s] no activity file in design. spp won't run.
[02/21 19:53:54    676s] NP #FI/FS/SF FL/PI: 0/0/0 2233/0
[02/21 19:53:54    676s] no activity file in design. spp won't run.
[02/21 19:53:54    676s] OPERPROF: Starting npPlace at level 1, MEM:2016.1M, EPOCH TIME: 1677038034.520999
[02/21 19:53:55    676s] Iteration  8: Total net bbox = 2.490e+04 (1.23e+04 1.26e+04)
[02/21 19:53:55    676s]               Est.  stn bbox = 2.897e+04 (1.44e+04 1.46e+04)
[02/21 19:53:55    676s]               cpu = 0:00:01.0 real = 0:00:01.0 mem = 2016.1M
[02/21 19:53:55    676s] OPERPROF: Finished npPlace at level 1, CPU:0.960, REAL:0.950, MEM:2016.1M, EPOCH TIME: 1677038035.470553
[02/21 19:53:55    677s] Legalizing MH Cells... 0 / 0 (level 6)
[02/21 19:53:55    677s] No instances found in the vector
[02/21 19:53:55    677s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2016.1M, DRC: 0)
[02/21 19:53:55    677s] 0 (out of 0) MH cells were successfully legalized.
[02/21 19:53:55    677s] no activity file in design. spp won't run.
[02/21 19:53:55    677s] NP #FI/FS/SF FL/PI: 0/0/0 2233/0
[02/21 19:53:55    677s] no activity file in design. spp won't run.
[02/21 19:53:55    677s] OPERPROF: Starting npPlace at level 1, MEM:2016.1M, EPOCH TIME: 1677038035.500461
[02/21 19:53:55    677s] GP RA stats: MHOnly 0 nrInst 2233 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[02/21 19:53:56    677s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:2016.1M, EPOCH TIME: 1677038036.340191
[02/21 19:53:56    677s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:2016.1M, EPOCH TIME: 1677038036.340457
[02/21 19:53:56    677s] Iteration  9: Total net bbox = 2.531e+04 (1.27e+04 1.26e+04)
[02/21 19:53:56    677s]               Est.  stn bbox = 2.941e+04 (1.47e+04 1.47e+04)
[02/21 19:53:56    677s]               cpu = 0:00:00.9 real = 0:00:01.0 mem = 2016.1M
[02/21 19:53:56    677s] OPERPROF: Finished npPlace at level 1, CPU:0.850, REAL:0.842, MEM:2016.1M, EPOCH TIME: 1677038036.341963
[02/21 19:53:56    677s] Legalizing MH Cells... 0 / 0 (level 7)
[02/21 19:53:56    677s] No instances found in the vector
[02/21 19:53:56    677s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2016.1M, DRC: 0)
[02/21 19:53:56    677s] 0 (out of 0) MH cells were successfully legalized.
[02/21 19:53:56    677s] Move report: Timing Driven Placement moves 2233 insts, mean move: 1.77 um, max move: 16.82 um 
[02/21 19:53:56    677s] 	Max move on inst (FE_OFC68_n2543): (51.02, 61.04) --> (53.94, 74.94)
[02/21 19:53:56    677s] no activity file in design. spp won't run.
[02/21 19:53:56    677s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2016.1M, EPOCH TIME: 1677038036.352725
[02/21 19:53:56    677s] Saved padding area to DB
[02/21 19:53:56    677s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2016.1M, EPOCH TIME: 1677038036.353129
[02/21 19:53:56    677s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.001, MEM:2016.1M, EPOCH TIME: 1677038036.353641
[02/21 19:53:56    677s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:2016.1M, EPOCH TIME: 1677038036.354316
[02/21 19:53:56    677s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/21 19:53:56    677s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.000, REAL:0.001, MEM:2016.1M, EPOCH TIME: 1677038036.355235
[02/21 19:53:56    677s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:56    677s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:56    677s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2016.1M, EPOCH TIME: 1677038036.355759
[02/21 19:53:56    677s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2016.1M, EPOCH TIME: 1677038036.355968
[02/21 19:53:56    677s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.000, REAL:0.004, MEM:2016.1M, EPOCH TIME: 1677038036.356443
[02/21 19:53:56    677s] 
[02/21 19:53:56    677s] Finished Incremental Placement (cpu=0:00:04.3, real=0:00:04.0, mem=2016.1M)
[02/21 19:53:56    677s] CongRepair sets shifter mode to gplace
[02/21 19:53:56    677s] TDRefine: refinePlace mode is spiral
[02/21 19:53:56    677s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2016.1M, EPOCH TIME: 1677038036.357093
[02/21 19:53:56    677s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2016.1M, EPOCH TIME: 1677038036.357252
[02/21 19:53:56    677s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2016.1M, EPOCH TIME: 1677038036.357593
[02/21 19:53:56    677s] Processing tracks to init pin-track alignment.
[02/21 19:53:56    677s] z: 2, totalTracks: 1
[02/21 19:53:56    677s] z: 4, totalTracks: 1
[02/21 19:53:56    677s] z: 6, totalTracks: 1
[02/21 19:53:56    677s] z: 8, totalTracks: 1
[02/21 19:53:56    677s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/21 19:53:56    677s] All LLGs are deleted
[02/21 19:53:56    677s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:56    677s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:56    677s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2016.1M, EPOCH TIME: 1677038036.360130
[02/21 19:53:56    677s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2016.1M, EPOCH TIME: 1677038036.360330
[02/21 19:53:56    677s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2016.1M, EPOCH TIME: 1677038036.361081
[02/21 19:53:56    677s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:56    677s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:56    677s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2016.1M, EPOCH TIME: 1677038036.361522
[02/21 19:53:56    677s] Max number of tech site patterns supported in site array is 256.
[02/21 19:53:56    677s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/21 19:53:56    677s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2016.1M, EPOCH TIME: 1677038036.365524
[02/21 19:53:56    677s] After signature check, allow fast init is true, keep pre-filter is true.
[02/21 19:53:56    677s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/21 19:53:56    677s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.000, REAL:0.000, MEM:2016.1M, EPOCH TIME: 1677038036.365914
[02/21 19:53:56    677s] Fast DP-INIT is on for default
[02/21 19:53:56    677s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/21 19:53:56    677s] Atter site array init, number of instance map data is 0.
[02/21 19:53:56    677s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.000, REAL:0.005, MEM:2016.1M, EPOCH TIME: 1677038036.367014
[02/21 19:53:56    677s] 
[02/21 19:53:56    677s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 19:53:56    677s] OPERPROF:         Starting CMU at level 5, MEM:2016.1M, EPOCH TIME: 1677038036.367511
[02/21 19:53:56    677s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:2016.1M, EPOCH TIME: 1677038036.367927
[02/21 19:53:56    677s] 
[02/21 19:53:56    677s] Bad Lib Cell Checking (CMU) is done! (0)
[02/21 19:53:56    677s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.007, MEM:2016.1M, EPOCH TIME: 1677038036.368449
[02/21 19:53:56    677s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2016.1M, EPOCH TIME: 1677038036.368618
[02/21 19:53:56    677s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2016.1M, EPOCH TIME: 1677038036.368776
[02/21 19:53:56    677s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2016.1MB).
[02/21 19:53:56    677s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.012, MEM:2016.1M, EPOCH TIME: 1677038036.369431
[02/21 19:53:56    677s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.010, REAL:0.012, MEM:2016.1M, EPOCH TIME: 1677038036.369593
[02/21 19:53:56    677s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.11434.3
[02/21 19:53:56    677s] OPERPROF:   Starting RefinePlace at level 2, MEM:2016.1M, EPOCH TIME: 1677038036.369759
[02/21 19:53:56    677s] *** Starting refinePlace (0:11:18 mem=2016.1M) ***
[02/21 19:53:56    677s] Total net bbox length = 2.617e+04 (1.351e+04 1.266e+04) (ext = 7.715e+03)
[02/21 19:53:56    677s] 
[02/21 19:53:56    677s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 19:53:56    677s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/21 19:53:56    677s] (I)      Default pattern map key = VQS64_4_default.
[02/21 19:53:56    677s] (I)      Default pattern map key = VQS64_4_default.
[02/21 19:53:56    677s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2016.1M, EPOCH TIME: 1677038036.376311
[02/21 19:53:56    677s] Starting refinePlace ...
[02/21 19:53:56    677s] (I)      Default pattern map key = VQS64_4_default.
[02/21 19:53:56    677s] (I)      Default pattern map key = VQS64_4_default.
[02/21 19:53:56    677s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2016.1M, EPOCH TIME: 1677038036.384612
[02/21 19:53:56    677s] DDP initSite1 nrRow 66 nrJob 66
[02/21 19:53:56    677s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2016.1M, EPOCH TIME: 1677038036.384793
[02/21 19:53:56    677s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2016.1M, EPOCH TIME: 1677038036.384988
[02/21 19:53:56    677s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2016.1M, EPOCH TIME: 1677038036.385142
[02/21 19:53:56    677s] DDP markSite nrRow 66 nrJob 66
[02/21 19:53:56    677s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2016.1M, EPOCH TIME: 1677038036.385390
[02/21 19:53:56    677s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.001, MEM:2016.1M, EPOCH TIME: 1677038036.385553
[02/21 19:53:56    677s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[02/21 19:53:56    677s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:2016.1M, EPOCH TIME: 1677038036.386972
[02/21 19:53:56    677s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:2016.1M, EPOCH TIME: 1677038036.387130
[02/21 19:53:56    677s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.010, REAL:0.001, MEM:2016.1M, EPOCH TIME: 1677038036.387936
[02/21 19:53:56    677s] ** Cut row section cpu time 0:00:00.0.
[02/21 19:53:56    677s]  ** Cut row section real time 0:00:00.0.
[02/21 19:53:56    677s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.010, REAL:0.001, MEM:2016.1M, EPOCH TIME: 1677038036.388123
[02/21 19:53:56    677s]   Spread Effort: high, pre-route mode, useDDP on.
[02/21 19:53:56    677s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2016.1MB) @(0:11:18 - 0:11:18).
[02/21 19:53:56    677s] Move report: preRPlace moves 2233 insts, mean move: 0.12 um, max move: 1.10 um 
[02/21 19:53:56    677s] 	Max move on inst (U3180): (14.20, 42.35) --> (13.59, 42.84)
[02/21 19:53:56    677s] 	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
[02/21 19:53:56    677s] wireLenOptFixPriorityInst 0 inst fixed
[02/21 19:53:56    677s] Placement tweakage begins.
[02/21 19:53:56    677s] wire length = 3.040e+04
[02/21 19:53:56    678s] wire length = 2.848e+04
[02/21 19:53:56    678s] Placement tweakage ends.
[02/21 19:53:56    678s] Move report: tweak moves 239 insts, mean move: 1.59 um, max move: 8.93 um 
[02/21 19:53:56    678s] 	Max move on inst (FE_OFC25_n2544): (82.18, 23.24) --> (91.11, 23.24)
[02/21 19:53:56    678s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.2, real=0:00:00.0, mem=2016.1MB) @(0:11:18 - 0:11:18).
[02/21 19:53:56    678s] 
[02/21 19:53:56    678s] Running Spiral with 1 thread in Normal Mode  fetchWidth=9 
[02/21 19:53:56    678s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[02/21 19:53:56    678s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[02/21 19:53:56    678s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/21 19:53:56    678s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2016.1MB) @(0:11:18 - 0:11:18).
[02/21 19:53:56    678s] Move report: Detail placement moves 2233 insts, mean move: 0.28 um, max move: 8.95 um 
[02/21 19:53:56    678s] 	Max move on inst (FE_OFC25_n2544): (82.17, 23.23) --> (91.11, 23.24)
[02/21 19:53:56    678s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2016.1MB
[02/21 19:53:56    678s] Statistics of distance of Instance movement in refine placement:
[02/21 19:53:56    678s]   maximum (X+Y) =         8.95 um
[02/21 19:53:56    678s]   inst (FE_OFC25_n2544) with max move: (82.169, 23.2325) -> (91.11, 23.24)
[02/21 19:53:56    678s]   mean    (X+Y) =         0.28 um
[02/21 19:53:56    678s] Summary Report:
[02/21 19:53:56    678s] Instances move: 2233 (out of 2233 movable)
[02/21 19:53:56    678s] Instances flipped: 0
[02/21 19:53:56    678s] Mean displacement: 0.28 um
[02/21 19:53:56    678s] Max displacement: 8.95 um (Instance: FE_OFC25_n2544) (82.169, 23.2325) -> (91.11, 23.24)
[02/21 19:53:56    678s] 	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: BUF_X2
[02/21 19:53:56    678s] Total instances moved : 2233
[02/21 19:53:56    678s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.290, REAL:0.282, MEM:2016.1M, EPOCH TIME: 1677038036.658801
[02/21 19:53:56    678s] Total net bbox length = 2.445e+04 (1.175e+04 1.269e+04) (ext = 7.324e+03)
[02/21 19:53:56    678s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2016.1MB
[02/21 19:53:56    678s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=2016.1MB) @(0:11:18 - 0:11:18).
[02/21 19:53:56    678s] *** Finished refinePlace (0:11:18 mem=2016.1M) ***
[02/21 19:53:56    678s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.11434.3
[02/21 19:53:56    678s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.290, REAL:0.291, MEM:2016.1M, EPOCH TIME: 1677038036.660711
[02/21 19:53:56    678s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2016.1M, EPOCH TIME: 1677038036.660871
[02/21 19:53:56    678s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2233).
[02/21 19:53:56    678s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:56    678s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:56    678s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:56    678s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.010, REAL:0.010, MEM:2013.1M, EPOCH TIME: 1677038036.671070
[02/21 19:53:56    678s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.320, REAL:0.314, MEM:2013.1M, EPOCH TIME: 1677038036.671245
[02/21 19:53:56    678s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2013.1M, EPOCH TIME: 1677038036.671972
[02/21 19:53:56    678s] Starting Early Global Route congestion estimation: mem = 2013.1M
[02/21 19:53:56    678s] (I)      ==================== Layers =====================
[02/21 19:53:56    678s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 19:53:56    678s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[02/21 19:53:56    678s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 19:53:56    678s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[02/21 19:53:56    678s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[02/21 19:53:56    678s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[02/21 19:53:56    678s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[02/21 19:53:56    678s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[02/21 19:53:56    678s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[02/21 19:53:56    678s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[02/21 19:53:56    678s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[02/21 19:53:56    678s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[02/21 19:53:56    678s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[02/21 19:53:56    678s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[02/21 19:53:56    678s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[02/21 19:53:56    678s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[02/21 19:53:56    678s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[02/21 19:53:56    678s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[02/21 19:53:56    678s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[02/21 19:53:56    678s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[02/21 19:53:56    678s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[02/21 19:53:56    678s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[02/21 19:53:56    678s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 19:53:56    678s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[02/21 19:53:56    678s] (I)      |   0 |  0 |  active |   other |        |    MS |
[02/21 19:53:56    678s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[02/21 19:53:56    678s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 19:53:56    678s] (I)      Started Import and model ( Curr Mem: 2013.14 MB )
[02/21 19:53:56    678s] (I)      Default pattern map key = VQS64_4_default.
[02/21 19:53:56    678s] (I)      == Non-default Options ==
[02/21 19:53:56    678s] (I)      Maximum routing layer                              : 10
[02/21 19:53:56    678s] (I)      Number of threads                                  : 1
[02/21 19:53:56    678s] (I)      Use non-blocking free Dbs wires                    : false
[02/21 19:53:56    678s] (I)      Method to set GCell size                           : row
[02/21 19:53:56    678s] (I)      Counted 351 PG shapes. We will not process PG shapes layer by layer.
[02/21 19:53:56    678s] (I)      Use row-based GCell size
[02/21 19:53:56    678s] (I)      Use row-based GCell align
[02/21 19:53:56    678s] (I)      layer 0 area = 0
[02/21 19:53:56    678s] (I)      layer 1 area = 0
[02/21 19:53:56    678s] (I)      layer 2 area = 0
[02/21 19:53:56    678s] (I)      layer 3 area = 0
[02/21 19:53:56    678s] (I)      layer 4 area = 0
[02/21 19:53:56    678s] (I)      layer 5 area = 0
[02/21 19:53:56    678s] (I)      layer 6 area = 0
[02/21 19:53:56    678s] (I)      layer 7 area = 0
[02/21 19:53:56    678s] (I)      layer 8 area = 0
[02/21 19:53:56    678s] (I)      layer 9 area = 0
[02/21 19:53:56    678s] (I)      GCell unit size   : 2800
[02/21 19:53:56    678s] (I)      GCell multiplier  : 1
[02/21 19:53:56    678s] (I)      GCell row height  : 2800
[02/21 19:53:56    678s] (I)      Actual row height : 2800
[02/21 19:53:56    678s] (I)      GCell align ref   : 10080 10080
[02/21 19:53:56    678s] [NR-eGR] Track table information for default rule: 
[02/21 19:53:56    678s] [NR-eGR] metal1 has single uniform track structure
[02/21 19:53:56    678s] [NR-eGR] metal2 has single uniform track structure
[02/21 19:53:56    678s] [NR-eGR] metal3 has single uniform track structure
[02/21 19:53:56    678s] [NR-eGR] metal4 has single uniform track structure
[02/21 19:53:56    678s] [NR-eGR] metal5 has single uniform track structure
[02/21 19:53:56    678s] [NR-eGR] metal6 has single uniform track structure
[02/21 19:53:56    678s] [NR-eGR] metal7 has single uniform track structure
[02/21 19:53:56    678s] [NR-eGR] metal8 has single uniform track structure
[02/21 19:53:56    678s] [NR-eGR] metal9 has single uniform track structure
[02/21 19:53:56    678s] [NR-eGR] metal10 has single uniform track structure
[02/21 19:53:56    678s] (I)      ============== Default via ===============
[02/21 19:53:56    678s] (I)      +---+------------------+-----------------+
[02/21 19:53:56    678s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[02/21 19:53:56    678s] (I)      +---+------------------+-----------------+
[02/21 19:53:56    678s] (I)      | 1 |    8  via1_7     |    8  via1_7    |
[02/21 19:53:56    678s] (I)      | 2 |   12  via2_5     |   12  via2_5    |
[02/21 19:53:56    678s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[02/21 19:53:56    678s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[02/21 19:53:56    678s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[02/21 19:53:56    678s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[02/21 19:53:56    678s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[02/21 19:53:56    678s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[02/21 19:53:56    678s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[02/21 19:53:56    678s] (I)      +---+------------------+-----------------+
[02/21 19:53:56    678s] [NR-eGR] Read 146 PG shapes
[02/21 19:53:56    678s] [NR-eGR] Read 0 clock shapes
[02/21 19:53:56    678s] [NR-eGR] Read 0 other shapes
[02/21 19:53:56    678s] [NR-eGR] #Routing Blockages  : 0
[02/21 19:53:56    678s] [NR-eGR] #Instance Blockages : 0
[02/21 19:53:56    678s] [NR-eGR] #PG Blockages       : 146
[02/21 19:53:56    678s] [NR-eGR] #Halo Blockages     : 0
[02/21 19:53:56    678s] [NR-eGR] #Boundary Blockages : 0
[02/21 19:53:56    678s] [NR-eGR] #Clock Blockages    : 0
[02/21 19:53:56    678s] [NR-eGR] #Other Blockages    : 0
[02/21 19:53:56    678s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/21 19:53:56    678s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/21 19:53:56    678s] [NR-eGR] Read 2778 nets ( ignored 0 )
[02/21 19:53:56    678s] (I)      early_global_route_priority property id does not exist.
[02/21 19:53:56    678s] (I)      Read Num Blocks=146  Num Prerouted Wires=0  Num CS=0
[02/21 19:53:56    678s] (I)      Layer 1 (V) : #blockages 146 : #preroutes 0
[02/21 19:53:56    678s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[02/21 19:53:56    678s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[02/21 19:53:56    678s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[02/21 19:53:56    678s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[02/21 19:53:56    678s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[02/21 19:53:56    678s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[02/21 19:53:56    678s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[02/21 19:53:56    678s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[02/21 19:53:56    678s] (I)      Number of ignored nets                =      0
[02/21 19:53:56    678s] (I)      Number of connected nets              =      0
[02/21 19:53:56    678s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/21 19:53:56    678s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/21 19:53:56    678s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/21 19:53:56    678s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/21 19:53:56    678s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/21 19:53:56    678s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/21 19:53:56    678s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/21 19:53:56    678s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/21 19:53:56    678s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/21 19:53:56    678s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/21 19:53:56    678s] (I)      Ndr track 0 does not exist
[02/21 19:53:56    678s] (I)      ---------------------Grid Graph Info--------------------
[02/21 19:53:56    678s] (I)      Routing area        : (0, 0) - (214200, 204960)
[02/21 19:53:56    678s] (I)      Core area           : (10080, 10080) - (204120, 194880)
[02/21 19:53:56    678s] (I)      Site width          :   380  (dbu)
[02/21 19:53:56    678s] (I)      Row height          :  2800  (dbu)
[02/21 19:53:56    678s] (I)      GCell row height    :  2800  (dbu)
[02/21 19:53:56    678s] (I)      GCell width         :  2800  (dbu)
[02/21 19:53:56    678s] (I)      GCell height        :  2800  (dbu)
[02/21 19:53:56    678s] (I)      Grid                :    76    73    10
[02/21 19:53:56    678s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[02/21 19:53:56    678s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[02/21 19:53:56    678s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[02/21 19:53:56    678s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[02/21 19:53:56    678s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[02/21 19:53:56    678s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[02/21 19:53:56    678s] (I)      Default pitch size  :   270   280   280   560   560   560  1680  1680  3200  3360
[02/21 19:53:56    678s] (I)      First track coord   :   140   190   140   750   700   750  1820  1870  3820  3550
[02/21 19:53:56    678s] (I)      Num tracks per GCell: 10.37 10.00 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[02/21 19:53:56    678s] (I)      Total num of tracks :   732   765   732   381   365   381   121   127    63    63
[02/21 19:53:56    678s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[02/21 19:53:56    678s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[02/21 19:53:56    678s] (I)      --------------------------------------------------------
[02/21 19:53:56    678s] 
[02/21 19:53:56    678s] [NR-eGR] ============ Routing rule table ============
[02/21 19:53:56    678s] [NR-eGR] Rule id: 0  Nets: 2778
[02/21 19:53:56    678s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[02/21 19:53:56    678s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[02/21 19:53:56    678s] (I)                    Pitch  280  280  560  560  560  1680  1680  3200  3360 
[02/21 19:53:56    678s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[02/21 19:53:56    678s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[02/21 19:53:56    678s] [NR-eGR] ========================================
[02/21 19:53:56    678s] [NR-eGR] 
[02/21 19:53:56    678s] (I)      =============== Blocked Tracks ===============
[02/21 19:53:56    678s] (I)      +-------+---------+----------+---------------+
[02/21 19:53:56    678s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/21 19:53:56    678s] (I)      +-------+---------+----------+---------------+
[02/21 19:53:56    678s] (I)      |     1 |       0 |        0 |         0.00% |
[02/21 19:53:56    678s] (I)      |     2 |   55845 |     3194 |         5.72% |
[02/21 19:53:56    678s] (I)      |     3 |   55632 |        0 |         0.00% |
[02/21 19:53:56    678s] (I)      |     4 |   27813 |        0 |         0.00% |
[02/21 19:53:56    678s] (I)      |     5 |   27740 |        0 |         0.00% |
[02/21 19:53:56    678s] (I)      |     6 |   27813 |        0 |         0.00% |
[02/21 19:53:56    678s] (I)      |     7 |    9196 |        0 |         0.00% |
[02/21 19:53:56    678s] (I)      |     8 |    9271 |        0 |         0.00% |
[02/21 19:53:56    678s] (I)      |     9 |    4788 |        0 |         0.00% |
[02/21 19:53:56    678s] (I)      |    10 |    4599 |        0 |         0.00% |
[02/21 19:53:56    678s] (I)      +-------+---------+----------+---------------+
[02/21 19:53:56    678s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 2013.14 MB )
[02/21 19:53:56    678s] (I)      Reset routing kernel
[02/21 19:53:56    678s] (I)      Started Global Routing ( Curr Mem: 2013.14 MB )
[02/21 19:53:56    678s] (I)      totalPins=9335  totalGlobalPin=9036 (96.80%)
[02/21 19:53:56    678s] (I)      total 2D Cap : 111220 = (41724 H, 69496 V)
[02/21 19:53:56    678s] [NR-eGR] Layer group 1: route 29 net(s) in layer range [4, 10]
[02/21 19:53:56    678s] (I)      
[02/21 19:53:56    678s] (I)      ============  Phase 1a Route ============
[02/21 19:53:56    678s] (I)      Usage: 1974 = (1024 H, 950 V) = (2.45% H, 1.37% V) = (1.434e+03um H, 1.330e+03um V)
[02/21 19:53:56    678s] (I)      
[02/21 19:53:56    678s] (I)      ============  Phase 1b Route ============
[02/21 19:53:56    678s] (I)      Usage: 1974 = (1024 H, 950 V) = (2.45% H, 1.37% V) = (1.434e+03um H, 1.330e+03um V)
[02/21 19:53:56    678s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.763600e+03um
[02/21 19:53:56    678s] (I)      
[02/21 19:53:56    678s] (I)      ============  Phase 1c Route ============
[02/21 19:53:56    678s] (I)      Usage: 1974 = (1024 H, 950 V) = (2.45% H, 1.37% V) = (1.434e+03um H, 1.330e+03um V)
[02/21 19:53:56    678s] (I)      
[02/21 19:53:56    678s] (I)      ============  Phase 1d Route ============
[02/21 19:53:56    678s] (I)      Usage: 1974 = (1024 H, 950 V) = (2.45% H, 1.37% V) = (1.434e+03um H, 1.330e+03um V)
[02/21 19:53:56    678s] (I)      
[02/21 19:53:56    678s] (I)      ============  Phase 1e Route ============
[02/21 19:53:56    678s] (I)      Usage: 1974 = (1024 H, 950 V) = (2.45% H, 1.37% V) = (1.434e+03um H, 1.330e+03um V)
[02/21 19:53:56    678s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.763600e+03um
[02/21 19:53:56    678s] (I)      
[02/21 19:53:56    678s] (I)      ============  Phase 1l Route ============
[02/21 19:53:56    678s] (I)      total 2D Cap : 219503 = (97356 H, 122147 V)
[02/21 19:53:56    678s] [NR-eGR] Layer group 2: route 2749 net(s) in layer range [2, 10]
[02/21 19:53:56    678s] (I)      
[02/21 19:53:56    678s] (I)      ============  Phase 1a Route ============
[02/21 19:53:56    678s] (I)      Usage: 19549 = (9435 H, 10114 V) = (9.69% H, 8.28% V) = (1.321e+04um H, 1.416e+04um V)
[02/21 19:53:56    678s] (I)      
[02/21 19:53:56    678s] (I)      ============  Phase 1b Route ============
[02/21 19:53:56    678s] (I)      Usage: 19549 = (9435 H, 10114 V) = (9.69% H, 8.28% V) = (1.321e+04um H, 1.416e+04um V)
[02/21 19:53:56    678s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.736860e+04um
[02/21 19:53:56    678s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/21 19:53:56    678s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/21 19:53:56    678s] (I)      
[02/21 19:53:56    678s] (I)      ============  Phase 1c Route ============
[02/21 19:53:56    678s] (I)      Usage: 19549 = (9435 H, 10114 V) = (9.69% H, 8.28% V) = (1.321e+04um H, 1.416e+04um V)
[02/21 19:53:56    678s] (I)      
[02/21 19:53:56    678s] (I)      ============  Phase 1d Route ============
[02/21 19:53:56    678s] (I)      Usage: 19549 = (9435 H, 10114 V) = (9.69% H, 8.28% V) = (1.321e+04um H, 1.416e+04um V)
[02/21 19:53:56    678s] (I)      
[02/21 19:53:56    678s] (I)      ============  Phase 1e Route ============
[02/21 19:53:56    678s] (I)      Usage: 19549 = (9435 H, 10114 V) = (9.69% H, 8.28% V) = (1.321e+04um H, 1.416e+04um V)
[02/21 19:53:56    678s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.736860e+04um
[02/21 19:53:56    678s] (I)      
[02/21 19:53:56    678s] (I)      ============  Phase 1l Route ============
[02/21 19:53:56    678s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/21 19:53:56    678s] (I)      Layer  2:      51886     11368         0           0       54720    ( 0.00%) 
[02/21 19:53:56    678s] (I)      Layer  3:      54900      8638         0           0       54750    ( 0.00%) 
[02/21 19:53:56    678s] (I)      Layer  4:      27432      2033         0           0       27360    ( 0.00%) 
[02/21 19:53:56    678s] (I)      Layer  5:      27375      1474         0           0       27375    ( 0.00%) 
[02/21 19:53:56    678s] (I)      Layer  6:      27432       277         0           0       27360    ( 0.00%) 
[02/21 19:53:56    678s] (I)      Layer  7:       9075        30         0           0        9125    ( 0.00%) 
[02/21 19:53:56    678s] (I)      Layer  8:       9144        20         0           0        9120    ( 0.00%) 
[02/21 19:53:56    678s] (I)      Layer  9:       4725         0         0         656        4134    (13.70%) 
[02/21 19:53:56    678s] (I)      Layer 10:       4536         0         0         780        3780    (17.11%) 
[02/21 19:53:56    678s] (I)      Total:        216505     23840         0        1436      217724    ( 0.66%) 
[02/21 19:53:56    678s] (I)      
[02/21 19:53:56    678s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/21 19:53:56    678s] [NR-eGR]                        OverCon            
[02/21 19:53:56    678s] [NR-eGR]                         #Gcell     %Gcell
[02/21 19:53:56    678s] [NR-eGR]        Layer             (1-0)    OverCon
[02/21 19:53:56    678s] [NR-eGR] ----------------------------------------------
[02/21 19:53:56    678s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/21 19:53:56    678s] [NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[02/21 19:53:56    678s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/21 19:53:56    678s] [NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[02/21 19:53:56    678s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[02/21 19:53:56    678s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[02/21 19:53:56    678s] [NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[02/21 19:53:56    678s] [NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[02/21 19:53:56    678s] [NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[02/21 19:53:56    678s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[02/21 19:53:56    678s] [NR-eGR] ----------------------------------------------
[02/21 19:53:56    678s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[02/21 19:53:56    678s] [NR-eGR] 
[02/21 19:53:56    678s] (I)      Finished Global Routing ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2013.14 MB )
[02/21 19:53:56    678s] (I)      total 2D Cap : 219503 = (97356 H, 122147 V)
[02/21 19:53:56    678s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/21 19:53:56    678s] Early Global Route congestion estimation runtime: 0.10 seconds, mem = 2013.1M
[02/21 19:53:56    678s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.100, REAL:0.103, MEM:2013.1M, EPOCH TIME: 1677038036.775103
[02/21 19:53:56    678s] OPERPROF: Starting HotSpotCal at level 1, MEM:2013.1M, EPOCH TIME: 1677038036.775258
[02/21 19:53:56    678s] [hotspot] +------------+---------------+---------------+
[02/21 19:53:56    678s] [hotspot] |            |   max hotspot | total hotspot |
[02/21 19:53:56    678s] [hotspot] +------------+---------------+---------------+
[02/21 19:53:56    678s] [hotspot] | normalized |          0.00 |          0.00 |
[02/21 19:53:56    678s] [hotspot] +------------+---------------+---------------+
[02/21 19:53:56    678s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/21 19:53:56    678s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/21 19:53:56    678s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:2013.1M, EPOCH TIME: 1677038036.776199
[02/21 19:53:56    678s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2013.1M, EPOCH TIME: 1677038036.776672
[02/21 19:53:56    678s] Starting Early Global Route wiring: mem = 2013.1M
[02/21 19:53:56    678s] (I)      ============= Track Assignment ============
[02/21 19:53:56    678s] (I)      Started Track Assignment (1T) ( Curr Mem: 2013.14 MB )
[02/21 19:53:56    678s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[02/21 19:53:56    678s] (I)      Run Multi-thread track assignment
[02/21 19:53:56    678s] (I)      Finished Track Assignment (1T) ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2013.14 MB )
[02/21 19:53:56    678s] (I)      Started Export ( Curr Mem: 2013.14 MB )
[02/21 19:53:56    678s] [NR-eGR]                  Length (um)   Vias 
[02/21 19:53:56    678s] [NR-eGR] ------------------------------------
[02/21 19:53:56    678s] [NR-eGR]  metal1   (1H)             0   8822 
[02/21 19:53:56    678s] [NR-eGR]  metal2   (2V)         12672  12429 
[02/21 19:53:56    678s] [NR-eGR]  metal3   (3H)         11820   1003 
[02/21 19:53:56    678s] [NR-eGR]  metal4   (4V)          2505    800 
[02/21 19:53:56    678s] [NR-eGR]  metal5   (5H)          2067     88 
[02/21 19:53:56    678s] [NR-eGR]  metal6   (6V)           374     32 
[02/21 19:53:56    678s] [NR-eGR]  metal7   (7H)            36     10 
[02/21 19:53:56    678s] [NR-eGR]  metal8   (8V)            25      4 
[02/21 19:53:56    678s] [NR-eGR]  metal9   (9H)             2      0 
[02/21 19:53:56    678s] [NR-eGR]  metal10  (10V)            0      0 
[02/21 19:53:56    678s] [NR-eGR] ------------------------------------
[02/21 19:53:56    678s] [NR-eGR]           Total        29501  23188 
[02/21 19:53:56    678s] [NR-eGR] --------------------------------------------------------------------------
[02/21 19:53:56    678s] [NR-eGR] Total half perimeter of net bounding box: 24446um
[02/21 19:53:56    678s] [NR-eGR] Total length: 29501um, number of vias: 23188
[02/21 19:53:56    678s] [NR-eGR] --------------------------------------------------------------------------
[02/21 19:53:56    678s] [NR-eGR] Total eGR-routed clock nets wire length: 2189um, number of vias: 2178
[02/21 19:53:56    678s] [NR-eGR] --------------------------------------------------------------------------
[02/21 19:53:56    678s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2013.14 MB )
[02/21 19:53:56    678s] Early Global Route wiring runtime: 0.07 seconds, mem = 2013.1M
[02/21 19:53:56    678s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.080, REAL:0.075, MEM:2013.1M, EPOCH TIME: 1677038036.851420
[02/21 19:53:56    678s] 0 delay mode for cte disabled.
[02/21 19:53:56    678s] SKP cleared!
[02/21 19:53:56    678s] 
[02/21 19:53:56    678s] *** Finished incrementalPlace (cpu=0:00:05.0, real=0:00:05.0)***
[02/21 19:53:56    678s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2013.1M, EPOCH TIME: 1677038036.870796
[02/21 19:53:56    678s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:56    678s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:56    678s] All LLGs are deleted
[02/21 19:53:56    678s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:56    678s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:56    678s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2013.1M, EPOCH TIME: 1677038036.871053
[02/21 19:53:56    678s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2013.1M, EPOCH TIME: 1677038036.871240
[02/21 19:53:56    678s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.003, MEM:2013.1M, EPOCH TIME: 1677038036.873800
[02/21 19:53:56    678s] Start to check current routing status for nets...
[02/21 19:53:56    678s] Using hname+ instead name for net compare
[02/21 19:53:56    678s] All nets are already routed correctly.
[02/21 19:53:56    678s] End to check current routing status for nets (mem=2013.1M)
[02/21 19:53:56    678s] Extraction called for design 'VQS64_4' of instances=2233 and nets=2878 using extraction engine 'preRoute' .
[02/21 19:53:56    678s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/21 19:53:56    678s] Type 'man IMPEXT-3530' for more detail.
[02/21 19:53:56    678s] PreRoute RC Extraction called for design VQS64_4.
[02/21 19:53:56    678s] RC Extraction called in multi-corner(1) mode.
[02/21 19:53:56    678s] RCMode: PreRoute
[02/21 19:53:56    678s]       RC Corner Indexes            0   
[02/21 19:53:56    678s] Capacitance Scaling Factor   : 1.00000 
[02/21 19:53:56    678s] Resistance Scaling Factor    : 1.00000 
[02/21 19:53:56    678s] Clock Cap. Scaling Factor    : 1.00000 
[02/21 19:53:56    678s] Clock Res. Scaling Factor    : 1.00000 
[02/21 19:53:56    678s] Shrink Factor                : 1.00000
[02/21 19:53:56    678s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/21 19:53:56    678s] Using capacitance table file ...
[02/21 19:53:56    678s] 
[02/21 19:53:56    678s] Trim Metal Layers:
[02/21 19:53:56    678s] LayerId::1 widthSet size::4
[02/21 19:53:56    678s] LayerId::2 widthSet size::4
[02/21 19:53:56    678s] LayerId::3 widthSet size::4
[02/21 19:53:56    678s] LayerId::4 widthSet size::4
[02/21 19:53:56    678s] LayerId::5 widthSet size::4
[02/21 19:53:56    678s] LayerId::6 widthSet size::4
[02/21 19:53:56    678s] LayerId::7 widthSet size::4
[02/21 19:53:56    678s] LayerId::8 widthSet size::4
[02/21 19:53:56    678s] LayerId::9 widthSet size::4
[02/21 19:53:56    678s] LayerId::10 widthSet size::3
[02/21 19:53:56    678s] Updating RC grid for preRoute extraction ...
[02/21 19:53:56    678s] eee: pegSigSF::1.070000
[02/21 19:53:56    678s] Initializing multi-corner capacitance tables ... 
[02/21 19:53:56    678s] Initializing multi-corner resistance tables ...
[02/21 19:53:56    678s] eee: l::1 avDens::0.088112 usedTrk::563.914289 availTrk::6400.000000 sigTrk::563.914289
[02/21 19:53:56    678s] eee: l::2 avDens::0.158162 usedTrk::1012.235709 availTrk::6400.000000 sigTrk::1012.235709
[02/21 19:53:56    678s] eee: l::3 avDens::0.140707 usedTrk::886.454926 availTrk::6300.000000 sigTrk::886.454926
[02/21 19:53:56    678s] eee: l::4 avDens::0.065644 usedTrk::193.650926 availTrk::2950.000000 sigTrk::193.650926
[02/21 19:53:56    678s] eee: l::5 avDens::0.055389 usedTrk::152.318465 availTrk::2750.000000 sigTrk::152.318465
[02/21 19:53:56    678s] eee: l::6 avDens::0.020216 usedTrk::32.345250 availTrk::1600.000000 sigTrk::32.345250
[02/21 19:53:56    678s] eee: l::7 avDens::0.017131 usedTrk::3.140714 availTrk::183.333333 sigTrk::3.140714
[02/21 19:53:56    678s] eee: l::8 avDens::0.017408 usedTrk::2.611214 availTrk::150.000000 sigTrk::2.611214
[02/21 19:53:56    678s] eee: l::9 avDens::0.004969 usedTrk::0.173929 availTrk::35.000000 sigTrk::0.173929
[02/21 19:53:56    678s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/21 19:53:56    678s] {RT VRCCorner 0 10 10 {4 1} {7 0} {9 0} 3}
[02/21 19:53:56    678s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.209479 uaWl=0.895658 uaWlH=0.075937 aWlH=0.093868 lMod=0 pMax=0.817400 pMod=83 wcR=0.500500 newSi=0.004800 wHLS=1.532572 siPrev=0 viaL=0.000000
[02/21 19:53:56    678s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2013.137M)
[02/21 19:53:57    678s] Compute RC Scale Done ...
[02/21 19:53:57    678s] **optDesign ... cpu = 0:00:32, real = 0:00:33, mem = 1595.7M, totSessionCpu=0:11:19 **
[02/21 19:53:57    678s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/21 19:53:57    678s] #################################################################################
[02/21 19:53:57    678s] # Design Stage: PreRoute
[02/21 19:53:57    678s] # Design Name: VQS64_4
[02/21 19:53:57    678s] # Design Mode: 90nm
[02/21 19:53:57    678s] # Analysis Mode: MMMC Non-OCV 
[02/21 19:53:57    678s] # Parasitics Mode: No SPEF/RCDB 
[02/21 19:53:57    678s] # Signoff Settings: SI Off 
[02/21 19:53:57    678s] #################################################################################
[02/21 19:53:57    678s] Calculate delays in Single mode...
[02/21 19:53:57    678s] Topological Sorting (REAL = 0:00:00.0, MEM = 2007.2M, InitMEM = 2007.2M)
[02/21 19:53:57    678s] Start delay calculation (fullDC) (1 T). (MEM=2007.23)
[02/21 19:53:57    678s] End AAE Lib Interpolated Model. (MEM=2018.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/21 19:53:57    679s] Total number of fetched objects 3258
[02/21 19:53:58    679s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:01.0)
[02/21 19:53:58    679s] End delay calculation. (MEM=2034.43 CPU=0:00:00.6 REAL=0:00:01.0)
[02/21 19:53:58    679s] End delay calculation (fullDC). (MEM=2034.43 CPU=0:00:00.8 REAL=0:00:01.0)
[02/21 19:53:58    679s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 2034.4M) ***
[02/21 19:53:58    679s] *** IncrReplace #2 [finish] (place_opt_design #1) : cpu/real = 0:00:06.3/0:00:06.2 (1.0), totSession cpu/real = 0:11:19.7/1:27:25.9 (0.1), mem = 2034.4M
[02/21 19:53:58    679s] 
[02/21 19:53:58    679s] =============================================================================================
[02/21 19:53:58    679s]  Step TAT Report : IncrReplace #2 / place_opt_design #1                         21.15-s110_1
[02/21 19:53:58    679s] =============================================================================================
[02/21 19:53:58    679s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/21 19:53:58    679s] ---------------------------------------------------------------------------------------------
[02/21 19:53:58    679s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 19:53:58    679s] [ ExtractRC              ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.1
[02/21 19:53:58    679s] [ TimingUpdate           ]      4   0:00:00.3  (   4.6 % )     0:00:00.3 /  0:00:00.3    1.0
[02/21 19:53:58    679s] [ FullDelayCalc          ]      1   0:00:00.9  (  14.4 % )     0:00:00.9 /  0:00:00.9    1.0
[02/21 19:53:58    679s] [ MISC                   ]          0:00:05.0  (  80.1 % )     0:00:05.0 /  0:00:05.0    1.0
[02/21 19:53:58    679s] ---------------------------------------------------------------------------------------------
[02/21 19:53:58    679s]  IncrReplace #2 TOTAL               0:00:06.2  ( 100.0 % )     0:00:06.2 /  0:00:06.3    1.0
[02/21 19:53:58    679s] ---------------------------------------------------------------------------------------------
[02/21 19:53:58    679s] 
[02/21 19:53:58    679s] *** Timing NOT met, worst failing slack is -1.418
[02/21 19:53:58    679s] *** Check timing (0:00:00.0)
[02/21 19:53:58    679s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/21 19:53:58    679s] Deleting Lib Analyzer.
[02/21 19:53:58    679s] Begin: GigaOpt Optimization in WNS mode
[02/21 19:53:58    679s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[02/21 19:53:58    679s] Info: 1 clock net  excluded from IPO operation.
[02/21 19:53:58    679s] *** WnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:11:19.9/1:27:26.0 (0.1), mem = 2050.4M
[02/21 19:53:58    679s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.11434.8
[02/21 19:53:58    679s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/21 19:53:58    679s] ### Creating PhyDesignMc. totSessionCpu=0:11:20 mem=2050.4M
[02/21 19:53:58    679s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[02/21 19:53:58    679s] OPERPROF: Starting DPlace-Init at level 1, MEM:2050.4M, EPOCH TIME: 1677038038.355336
[02/21 19:53:58    679s] Processing tracks to init pin-track alignment.
[02/21 19:53:58    679s] z: 2, totalTracks: 1
[02/21 19:53:58    679s] z: 4, totalTracks: 1
[02/21 19:53:58    679s] z: 6, totalTracks: 1
[02/21 19:53:58    679s] z: 8, totalTracks: 1
[02/21 19:53:58    679s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/21 19:53:58    679s] All LLGs are deleted
[02/21 19:53:58    679s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:58    679s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:58    679s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2050.4M, EPOCH TIME: 1677038038.357972
[02/21 19:53:58    679s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2050.4M, EPOCH TIME: 1677038038.358174
[02/21 19:53:58    679s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2050.4M, EPOCH TIME: 1677038038.358953
[02/21 19:53:58    679s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:58    679s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:53:58    679s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2050.4M, EPOCH TIME: 1677038038.359426
[02/21 19:53:58    679s] Max number of tech site patterns supported in site array is 256.
[02/21 19:53:58    679s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/21 19:53:58    679s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2050.4M, EPOCH TIME: 1677038038.363440
[02/21 19:53:58    679s] After signature check, allow fast init is true, keep pre-filter is true.
[02/21 19:53:58    679s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/21 19:53:58    679s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:2050.4M, EPOCH TIME: 1677038038.363955
[02/21 19:53:58    679s] Fast DP-INIT is on for default
[02/21 19:53:58    679s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/21 19:53:58    679s] Atter site array init, number of instance map data is 0.
[02/21 19:53:58    679s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.006, MEM:2050.4M, EPOCH TIME: 1677038038.365079
[02/21 19:53:58    679s] 
[02/21 19:53:58    679s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 19:53:58    679s] OPERPROF:     Starting CMU at level 3, MEM:2050.4M, EPOCH TIME: 1677038038.365599
[02/21 19:53:58    679s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.000, MEM:2050.4M, EPOCH TIME: 1677038038.365972
[02/21 19:53:58    679s] 
[02/21 19:53:58    679s] Bad Lib Cell Checking (CMU) is done! (0)
[02/21 19:53:58    679s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:2050.4M, EPOCH TIME: 1677038038.366490
[02/21 19:53:58    679s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2050.4M, EPOCH TIME: 1677038038.366661
[02/21 19:53:58    679s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2050.4M, EPOCH TIME: 1677038038.366822
[02/21 19:53:58    679s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2050.4MB).
[02/21 19:53:58    679s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.012, MEM:2050.4M, EPOCH TIME: 1677038038.367482
[02/21 19:53:58    679s] TotalInstCnt at PhyDesignMc Initialization: 2233
[02/21 19:53:58    679s] ### Creating PhyDesignMc, finished. totSessionCpu=0:11:20 mem=2050.4M
[02/21 19:53:58    679s] ### Creating RouteCongInterface, started
[02/21 19:53:58    679s] 
[02/21 19:53:58    679s] Creating Lib Analyzer ...
[02/21 19:53:58    679s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[02/21 19:53:58    679s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[02/21 19:53:58    679s] Total number of usable delay cells from Lib Analyzer: 0 ()
[02/21 19:53:58    679s] 
[02/21 19:53:58    679s] {RT VRCCorner 0 10 10 {4 1} {7 0} {9 0} 3}
[02/21 19:53:58    680s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:11:20 mem=2050.4M
[02/21 19:53:58    680s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:11:20 mem=2050.4M
[02/21 19:53:58    680s] Creating Lib Analyzer, finished. 
[02/21 19:53:58    680s] 
[02/21 19:53:58    680s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.8500} {8, 0.043, 0.8500} {9, 0.043, 0.8500} {10, 0.022, 0.8500} 
[02/21 19:53:58    680s] 
[02/21 19:53:58    680s] #optDebug: {0, 1.000}
[02/21 19:53:58    680s] ### Creating RouteCongInterface, finished
[02/21 19:53:58    680s] {MG  {4 0 1 0.0290711}  {7 0 1.4 0.142857}  {9 0 5.7 0.571429} }
[02/21 19:53:58    680s] ### Creating LA Mngr. totSessionCpu=0:11:20 mem=2050.4M
[02/21 19:53:58    680s] ### Creating LA Mngr, finished. totSessionCpu=0:11:20 mem=2050.4M
[02/21 19:53:58    680s] *info: 1 clock net excluded
[02/21 19:53:58    680s] *info: 7 no-driver nets excluded.
[02/21 19:53:58    680s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.11434.2
[02/21 19:53:58    680s] PathGroup :  reg2reg  TargetSlack : 0.0101 
[02/21 19:53:58    680s] ** GigaOpt Optimizer WNS Slack -1.418 TNS Slack -356.306 Density 58.37
[02/21 19:53:58    680s] Optimizer WNS Pass 0
[02/21 19:53:58    680s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.418|-356.306|
|reg2reg   | 0.001|   0.000|
|HEPG      | 0.001|   0.000|
|All Paths |-1.418|-356.306|
+----------+------+--------+

[02/21 19:53:58    680s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2085.5M, EPOCH TIME: 1677038038.820852
[02/21 19:53:58    680s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2085.5M, EPOCH TIME: 1677038038.821090
[02/21 19:53:58    680s] Active Path Group: reg2reg  
[02/21 19:53:58    680s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------+
[02/21 19:53:58    680s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|   End Point   |
[02/21 19:53:58    680s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------+
[02/21 19:53:58    680s] |   0.001|   -1.418|   0.000| -356.306|   58.37%|   0:00:00.0| 2085.5M|    VView1|  reg2reg| mY2_reg[34]/D |
[02/21 19:53:59    680s] |   0.008|   -1.418|   0.000| -356.306|   58.39%|   0:00:01.0| 2131.7M|    VView1|  reg2reg| mY2_reg[34]/D |
[02/21 19:53:59    680s] |   0.015|   -1.418|   0.000| -356.306|   58.40%|   0:00:00.0| 2131.7M|        NA|       NA| NA            |
[02/21 19:53:59    680s] |   0.015|   -1.418|   0.000| -356.306|   58.40%|   0:00:00.0| 2131.7M|    VView1|       NA| NA            |
[02/21 19:53:59    680s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------+
[02/21 19:53:59    680s] 
[02/21 19:53:59    680s] *** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:01.0 mem=2131.7M) ***
[02/21 19:53:59    680s] Active Path Group: default 
[02/21 19:53:59    680s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------+
[02/21 19:53:59    680s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|   End Point   |
[02/21 19:53:59    680s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------+
[02/21 19:53:59    680s] |  -1.418|   -1.418|-356.306| -356.306|   58.40%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
[02/21 19:53:59    681s] |  -1.392|   -1.392|-349.465| -349.465|   58.44%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[25]/D |
[02/21 19:53:59    681s] |  -1.375|   -1.375|-345.009| -345.009|   58.47%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[25]/D |
[02/21 19:53:59    681s] |  -1.352|   -1.352|-339.617| -339.617|   58.51%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
[02/21 19:53:59    681s] |  -1.337|   -1.337|-335.668| -335.668|   58.54%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
[02/21 19:53:59    681s] |  -1.313|   -1.313|-329.560| -329.560|   58.62%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
[02/21 19:54:00    681s] |  -1.312|   -1.312|-326.289| -326.289|   58.65%|   0:00:01.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
[02/21 19:54:00    681s] |  -1.295|   -1.295|-323.914| -323.914|   58.66%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
[02/21 19:54:00    681s] |  -1.290|   -1.290|-321.121| -321.121|   58.68%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
[02/21 19:54:00    681s] |  -1.270|   -1.270|-318.235| -318.235|   58.70%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
[02/21 19:54:00    682s] |  -1.254|   -1.254|-314.545| -314.545|   58.73%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
[02/21 19:54:00    682s] |  -1.231|   -1.231|-309.201| -309.201|   58.79%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
[02/21 19:54:00    682s] |  -1.213|   -1.213|-304.280| -304.280|   58.84%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
[02/21 19:54:00    682s] |  -1.191|   -1.191|-299.055| -299.055|   58.88%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
[02/21 19:54:00    682s] |  -1.174|   -1.174|-294.073| -294.073|   58.91%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
[02/21 19:54:01    682s] |  -1.151|   -1.151|-289.043| -289.043|   58.97%|   0:00:01.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
[02/21 19:54:01    682s] |  -1.134|   -1.134|-284.037| -284.037|   59.00%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
[02/21 19:54:01    682s] |  -1.128|   -1.128|-281.847| -281.847|   59.02%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
[02/21 19:54:01    682s] |  -1.118|   -1.118|-279.840| -279.840|   59.04%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
[02/21 19:54:01    682s] |  -1.094|   -1.094|-273.932| -273.932|   59.07%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
[02/21 19:54:01    683s] |  -1.089|   -1.089|-271.371| -271.371|   59.09%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
[02/21 19:54:01    683s] |  -1.071|   -1.071|-268.640| -268.640|   59.11%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
[02/21 19:54:01    683s] |  -1.054|   -1.054|-263.816| -263.816|   59.14%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
[02/21 19:54:01    683s] |  -1.049|   -1.049|-261.718| -261.718|   59.16%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
[02/21 19:54:01    683s] |  -1.039|   -1.039|-259.646| -259.646|   59.18%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
[02/21 19:54:01    683s] |  -1.033|   -1.033|-257.594| -257.594|   59.20%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
[02/21 19:54:01    683s] |  -1.023|   -1.023|-254.591| -254.591|   59.22%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
[02/21 19:54:02    683s] |  -1.009|   -1.009|-252.610| -252.610|   59.23%|   0:00:01.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
[02/21 19:54:02    683s] |  -0.994|   -0.994|-248.590| -248.590|   59.27%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
[02/21 19:54:02    683s] |  -0.970|   -0.970|-242.522| -242.522|   59.30%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
[02/21 19:54:02    683s] |  -0.954|   -0.954|-237.541| -237.541|   59.34%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
[02/21 19:54:02    683s] |  -0.944|   -0.944|-234.616| -234.616|   59.36%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
[02/21 19:54:02    684s] |  -0.931|   -0.931|-231.739| -231.739|   59.38%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
[02/21 19:54:02    684s] |  -0.921|   -0.921|-229.737| -229.737|   59.39%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
[02/21 19:54:02    684s] |  -0.915|   -0.915|-226.867| -226.867|   59.41%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
[02/21 19:54:02    684s] |  -0.900|   -0.900|-225.013| -225.013|   59.43%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
[02/21 19:54:02    684s] |  -0.882|   -0.882|-219.986| -219.986|   59.47%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
[02/21 19:54:02    684s] |  -0.877|   -0.877|-217.971| -217.971|   59.48%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
[02/21 19:54:02    684s] |  -0.866|   -0.866|-215.177| -215.177|   59.50%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
[02/21 19:54:02    684s] |  -0.855|   -0.855|-212.277| -212.277|   59.52%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
[02/21 19:54:03    684s] |  -0.844|   -0.844|-210.219| -210.219|   59.54%|   0:00:01.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
[02/21 19:54:03    684s] |  -0.826|   -0.826|-204.978| -204.978|   59.57%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
[02/21 19:54:03    684s] |  -0.814|   -0.814|-201.889| -201.889|   59.59%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
[02/21 19:54:03    684s] |  -0.802|   -0.802|-199.693| -199.693|   59.63%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
[02/21 19:54:03    684s] |  -0.779|   -0.779|-193.870| -193.870|   59.66%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
[02/21 19:54:03    684s] |  -0.774|   -0.774|-191.583| -191.583|   59.68%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
[02/21 19:54:03    685s] |  -0.762|   -0.762|-188.995| -188.995|   59.70%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
[02/21 19:54:03    685s] |  -0.746|   -0.746|-184.609| -184.609|   59.73%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
[02/21 19:54:03    685s] |  -0.740|   -0.740|-182.602| -182.602|   59.75%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
[02/21 19:54:03    685s] |  -0.730|   -0.730|-179.775| -179.775|   59.77%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
[02/21 19:54:03    685s] |  -0.716|   -0.716|-177.705| -177.705|   59.79%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
[02/21 19:54:03    685s] |  -0.694|   -0.694|-172.266| -172.266|   59.82%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
[02/21 19:54:03    685s] |  -0.689|   -0.689|-169.602| -169.602|   59.84%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
[02/21 19:54:03    685s] |  -0.677|   -0.677|-166.630| -166.630|   59.86%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
[02/21 19:54:04    685s] |  -0.666|   -0.666|-164.165| -164.165|   59.88%|   0:00:01.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
[02/21 19:54:04    685s] |  -0.654|   -0.654|-162.146| -162.146|   59.89%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
[02/21 19:54:04    685s] |  -0.637|   -0.637|-156.620| -156.620|   59.95%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
[02/21 19:54:04    685s] |  -0.627|   -0.627|-154.177| -154.177|   59.98%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
[02/21 19:54:04    685s] |  -0.619|   -0.619|-151.186| -151.186|   60.02%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
[02/21 19:54:04    685s] |  -0.604|   -0.604|-149.179| -149.179|   60.04%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
[02/21 19:54:04    686s] |  -0.588|   -0.588|-144.175| -144.175|   60.07%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
[02/21 19:54:04    686s] |  -0.578|   -0.578|-141.333| -141.333|   60.10%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
[02/21 19:54:04    686s] |  -0.564|   -0.564|-139.226| -139.226|   60.14%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
[02/21 19:54:04    686s] |  -0.548|   -0.548|-133.983| -133.983|   60.19%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
[02/21 19:54:04    686s] |  -0.539|   -0.539|-131.253| -131.253|   60.21%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
[02/21 19:54:04    686s] |  -0.525|   -0.525|-128.806| -128.806|   60.23%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
[02/21 19:54:04    686s] |  -0.516|   -0.516|-126.444| -126.444|   60.26%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
[02/21 19:54:04    686s] |  -0.508|   -0.508|-124.024| -124.024|   60.28%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
[02/21 19:54:04    686s] |  -0.501|   -0.501|-121.409| -121.409|   60.30%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
[02/21 19:54:05    686s] |  -0.485|   -0.485|-118.640| -118.640|   60.36%|   0:00:01.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
[02/21 19:54:05    686s] |  -0.476|   -0.476|-116.391| -116.391|   60.40%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
[02/21 19:54:05    686s] |  -0.469|   -0.469|-114.175| -114.175|   60.43%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
[02/21 19:54:05    686s] |  -0.458|   -0.458|-111.352| -111.352|   60.47%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
[02/21 19:54:05    686s] |  -0.445|   -0.445|-108.524| -108.524|   60.49%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
[02/21 19:54:05    686s] |  -0.436|   -0.436|-106.141| -106.141|   60.55%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
[02/21 19:54:05    686s] |  -0.423|   -0.423|-103.927| -103.927|   60.59%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
[02/21 19:54:05    687s] |  -0.406|   -0.406| -98.528|  -98.528|   60.66%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
[02/21 19:54:05    687s] |  -0.396|   -0.396| -96.199|  -96.199|   60.69%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
[02/21 19:54:05    687s] |  -0.390|   -0.390| -93.740|  -93.740|   60.73%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
[02/21 19:54:05    687s] |  -0.380|   -0.380| -91.070|  -91.070|   60.76%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
[02/21 19:54:05    687s] |  -0.367|   -0.367| -88.570|  -88.570|   60.80%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
[02/21 19:54:05    687s] |  -0.357|   -0.357| -86.071|  -86.071|   60.83%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
[02/21 19:54:05    687s] |  -0.344|   -0.344| -83.857|  -83.857|   60.87%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
[02/21 19:54:05    687s] |  -0.327|   -0.327| -78.428|  -78.428|   60.94%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
[02/21 19:54:05    687s] |  -0.317|   -0.317| -76.232|  -76.232|   60.98%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
[02/21 19:54:06    687s] |  -0.311|   -0.311| -73.721|  -73.721|   61.01%|   0:00:01.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
[02/21 19:54:06    687s] |  -0.301|   -0.301| -70.897|  -70.897|   61.05%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
[02/21 19:54:06    687s] |  -0.287|   -0.287| -68.472|  -68.472|   61.08%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
[02/21 19:54:06    687s] |  -0.278|   -0.278| -65.939|  -65.939|   61.12%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
[02/21 19:54:06    687s] |  -0.271|   -0.271| -64.854|  -64.854|   61.13%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
[02/21 19:54:06    687s] |  -0.264|   -0.264| -61.201|  -61.201|   61.17%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
[02/21 19:54:06    687s] |  -0.248|   -0.248| -59.174|  -59.174|   61.21%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
[02/21 19:54:06    687s] |  -0.227|   -0.227| -53.993|  -53.993|   61.29%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
[02/21 19:54:06    688s] |  -0.209|   -0.209| -48.705|  -48.705|   61.38%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
[02/21 19:54:06    688s] |  -0.203|   -0.203| -47.314|  -47.314|   61.42%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
[02/21 19:54:06    688s] |  -0.196|   -0.196| -45.567|  -45.567|   61.46%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[0]/D  |
[02/21 19:54:06    688s] |  -0.190|   -0.190| -44.680|  -44.680|   61.47%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
[02/21 19:54:06    688s] |  -0.179|   -0.179| -41.601|  -41.601|   61.54%|   0:00:00.0| 2131.7M|    VView1|  default| rC4_reg[3]/D  |
[02/21 19:54:07    688s] |  -0.175|   -0.175| -40.596|  -40.596|   61.55%|   0:00:01.0| 2131.7M|    VView1|  default| rC4_reg[3]/D  |
[02/21 19:54:07    688s] |  -0.172|   -0.172| -39.715|  -39.715|   61.57%|   0:00:00.0| 2131.7M|    VView1|  default| rC2_reg[3]/D  |
[02/21 19:54:07    689s] |  -0.167|   -0.167| -39.322|  -39.322|   61.61%|   0:00:00.0| 2131.7M|    VView1|  default| rC1_reg[44]/D |
[02/21 19:54:07    689s] |  -0.164|   -0.164| -38.875|  -38.875|   61.61%|   0:00:00.0| 2131.7M|    VView1|  default| rC1_reg[44]/D |
[02/21 19:54:07    689s] |  -0.162|   -0.162| -38.626|  -38.626|   61.61%|   0:00:00.0| 2131.7M|    VView1|  default| rC1_reg[44]/D |
[02/21 19:54:08    690s] |  -0.159|   -0.159| -37.690|  -37.690|   61.68%|   0:00:01.0| 2131.7M|    VView1|  default| rC2_reg[30]/D |
[02/21 19:54:10    691s] |  -0.154|   -0.154| -36.629|  -36.629|   61.76%|   0:00:02.0| 2150.8M|    VView1|  default| rC3_reg[7]/D  |
[02/21 19:54:10    691s] |  -0.139|   -0.139| -32.061|  -32.061|   61.87%|   0:00:00.0| 2150.8M|    VView1|  default| rC1_reg[14]/D |
[02/21 19:54:10    691s] |  -0.125|   -0.125| -28.485|  -28.485|   61.93%|   0:00:00.0| 2150.8M|    VView1|  default| rC3_reg[7]/D  |
[02/21 19:54:10    691s] |  -0.108|   -0.108| -24.625|  -24.625|   61.98%|   0:00:00.0| 2150.8M|    VView1|  default| rC1_reg[14]/D |
[02/21 19:54:10    692s] |  -0.096|   -0.096| -19.552|  -19.552|   62.09%|   0:00:00.0| 2150.8M|    VView1|  default| rC1_reg[14]/D |
[02/21 19:54:10    692s] |  -0.079|   -0.079| -17.241|  -17.241|   62.12%|   0:00:00.0| 2150.8M|    VView1|  default| rC3_reg[7]/D  |
[02/21 19:54:10    692s] |  -0.071|   -0.071| -15.604|  -15.604|   62.18%|   0:00:00.0| 2150.8M|    VView1|  default| rC1_reg[14]/D |
[02/21 19:54:10    692s] |  -0.057|   -0.057|  -9.191|   -9.191|   62.25%|   0:00:00.0| 2150.8M|    VView1|  default| rC3_reg[53]/D |
[02/21 19:54:10    692s] |  -0.038|   -0.038|  -6.017|   -6.017|   62.22%|   0:00:00.0| 2150.8M|    VView1|  default| rC1_reg[14]/D |
[02/21 19:54:10    692s] |  -0.031|   -0.031|  -4.756|   -4.756|   62.26%|   0:00:00.0| 2150.8M|    VView1|  default| rC3_reg[7]/D  |
[02/21 19:54:10    692s] |  -0.024|   -0.024|  -2.057|   -2.057|   62.23%|   0:00:00.0| 2150.8M|    VView1|  default| rC1_reg[14]/D |
[02/21 19:54:10    692s] |  -0.008|   -0.008|  -0.249|   -0.249|   62.23%|   0:00:00.0| 2150.8M|    VView1|  default| rC3_reg[7]/D  |
[02/21 19:54:11    692s] |   0.002|    0.002|   0.000|    0.000|   62.24%|   0:00:01.0| 2150.8M|    VView1|  default| rC3_reg[53]/D |
[02/21 19:54:11    692s] |   0.008|    0.008|   0.000|    0.000|   62.25%|   0:00:00.0| 2150.8M|    VView1|  default| rC1_reg[14]/D |
[02/21 19:54:11    692s] |   0.014|    0.014|   0.000|    0.000|   62.24%|   0:00:00.0| 2150.8M|    VView1|  default| rC3_reg[53]/D |
[02/21 19:54:11    692s] |   0.014|    0.014|   0.000|    0.000|   62.24%|   0:00:00.0| 2150.8M|    VView1|  default| rC3_reg[53]/D |
[02/21 19:54:11    692s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------+
[02/21 19:54:11    692s] 
[02/21 19:54:11    692s] *** Finish Core Optimize Step (cpu=0:00:11.8 real=0:00:12.0 mem=2150.8M) ***
[02/21 19:54:11    692s] 
[02/21 19:54:11    692s] *** Finished Optimize Step Cumulative (cpu=0:00:12.2 real=0:00:13.0 mem=2150.8M) ***
[02/21 19:54:11    692s] OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.014|0.000|
|reg2reg   |0.016|0.000|
|HEPG      |0.016|0.000|
|All Paths |0.014|0.000|
+----------+-----+-----+

[02/21 19:54:11    692s] ** GigaOpt Optimizer WNS Slack 0.014 TNS Slack 0.000 Density 62.24
[02/21 19:54:11    692s] Placement Snapshot: Density distribution:
[02/21 19:54:11    692s] [1.00 -  +++]: 0 (0.00%)
[02/21 19:54:11    692s] [0.95 - 1.00]: 2 (4.08%)
[02/21 19:54:11    692s] [0.90 - 0.95]: 0 (0.00%)
[02/21 19:54:11    692s] [0.85 - 0.90]: 2 (4.08%)
[02/21 19:54:11    692s] [0.80 - 0.85]: 1 (2.04%)
[02/21 19:54:11    692s] [0.75 - 0.80]: 1 (2.04%)
[02/21 19:54:11    692s] [0.70 - 0.75]: 2 (4.08%)
[02/21 19:54:11    692s] [0.65 - 0.70]: 1 (2.04%)
[02/21 19:54:11    692s] [0.60 - 0.65]: 0 (0.00%)
[02/21 19:54:11    692s] [0.55 - 0.60]: 0 (0.00%)
[02/21 19:54:11    692s] [0.50 - 0.55]: 2 (4.08%)
[02/21 19:54:11    692s] [0.45 - 0.50]: 2 (4.08%)
[02/21 19:54:11    692s] [0.40 - 0.45]: 6 (12.24%)
[02/21 19:54:11    692s] [0.35 - 0.40]: 6 (12.24%)
[02/21 19:54:11    692s] [0.30 - 0.35]: 7 (14.29%)
[02/21 19:54:11    692s] [0.25 - 0.30]: 10 (20.41%)
[02/21 19:54:11    692s] [0.20 - 0.25]: 5 (10.20%)
[02/21 19:54:11    692s] [0.15 - 0.20]: 1 (2.04%)
[02/21 19:54:11    692s] [0.10 - 0.15]: 0 (0.00%)
[02/21 19:54:11    692s] [0.05 - 0.10]: 1 (2.04%)
[02/21 19:54:11    692s] [0.00 - 0.05]: 0 (0.00%)
[02/21 19:54:11    692s] Begin: Area Reclaim Optimization
[02/21 19:54:11    692s] *** AreaOpt #2 [begin] (WnsOpt #1 / place_opt_design #1) : totSession cpu/real = 0:11:32.6/1:27:38.8 (0.1), mem = 2150.8M
[02/21 19:54:11    692s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2150.8M, EPOCH TIME: 1677038051.146010
[02/21 19:54:11    692s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2150.8M, EPOCH TIME: 1677038051.146246
[02/21 19:54:11    692s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 62.24
[02/21 19:54:11    692s] +---------+---------+--------+--------+------------+--------+
[02/21 19:54:11    692s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[02/21 19:54:11    692s] +---------+---------+--------+--------+------------+--------+
[02/21 19:54:11    692s] |   62.24%|        -|   0.000|   0.000|   0:00:00.0| 2150.8M|
[02/21 19:54:11    692s] #optDebug: <stH: 1.4000 MiSeL: 25.9160>
[02/21 19:54:11    692s] |   62.11%|       15|   0.000|   0.000|   0:00:00.0| 2150.8M|
[02/21 19:54:12    693s] |   61.04%|      148|   0.000|   0.000|   0:00:01.0| 2150.8M|
[02/21 19:54:12    693s] |   61.00%|        4|   0.000|   0.000|   0:00:00.0| 2150.8M|
[02/21 19:54:12    693s] |   61.00%|        2|   0.000|   0.000|   0:00:00.0| 2150.8M|
[02/21 19:54:12    693s] |   61.00%|        0|   0.000|   0.000|   0:00:00.0| 2150.8M|
[02/21 19:54:12    693s] #optDebug: <stH: 1.4000 MiSeL: 25.9160>
[02/21 19:54:12    693s] +---------+---------+--------+--------+------------+--------+
[02/21 19:54:12    693s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 61.00
[02/21 19:54:12    693s] 
[02/21 19:54:12    693s] ** Summary: Restruct = 0 Buffer Deletion = 1 Declone = 14 Resize = 154 **
[02/21 19:54:12    693s] --------------------------------------------------------------
[02/21 19:54:12    693s] |                                   | Total     | Sequential |
[02/21 19:54:12    693s] --------------------------------------------------------------
[02/21 19:54:12    693s] | Num insts resized                 |     148  |       0    |
[02/21 19:54:12    693s] | Num insts undone                  |       0  |       0    |
[02/21 19:54:12    693s] | Num insts Downsized               |     148  |       0    |
[02/21 19:54:12    693s] | Num insts Samesized               |       0  |       0    |
[02/21 19:54:12    693s] | Num insts Upsized                 |       0  |       0    |
[02/21 19:54:12    693s] | Num multiple commits+uncommits    |       6  |       -    |
[02/21 19:54:12    693s] --------------------------------------------------------------
[02/21 19:54:12    693s] Bottom Preferred Layer:
[02/21 19:54:12    693s] +---------------+------------+----------+
[02/21 19:54:12    693s] |     Layer     |   OPT_LA   |   Rule   |
[02/21 19:54:12    693s] +---------------+------------+----------+
[02/21 19:54:12    693s] | metal4 (z=4)  |         31 | default  |
[02/21 19:54:12    693s] +---------------+------------+----------+
[02/21 19:54:12    693s] Via Pillar Rule:
[02/21 19:54:12    693s]     None
[02/21 19:54:12    693s] 
[02/21 19:54:12    693s] Number of times islegalLocAvaiable called = 201 skipped = 0, called in commitmove = 154, skipped in commitmove = 0
[02/21 19:54:12    693s] End: Core Area Reclaim Optimization (cpu = 0:00:01.2) (real = 0:00:01.0) **
[02/21 19:54:12    693s] *** AreaOpt #2 [finish] (WnsOpt #1 / place_opt_design #1) : cpu/real = 0:00:01.3/0:00:01.2 (1.0), totSession cpu/real = 0:11:33.9/1:27:40.1 (0.1), mem = 2150.8M
[02/21 19:54:12    693s] 
[02/21 19:54:12    693s] =============================================================================================
[02/21 19:54:12    693s]  Step TAT Report : AreaOpt #2 / WnsOpt #1 / place_opt_design #1                 21.15-s110_1
[02/21 19:54:12    693s] =============================================================================================
[02/21 19:54:12    693s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/21 19:54:12    693s] ---------------------------------------------------------------------------------------------
[02/21 19:54:12    693s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    1.1
[02/21 19:54:12    693s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 19:54:12    693s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 19:54:12    693s] [ OptimizationStep       ]      1   0:00:00.0  (   4.0 % )     0:00:01.2 /  0:00:01.2    1.0
[02/21 19:54:12    693s] [ OptSingleIteration     ]      5   0:00:00.2  (  14.1 % )     0:00:01.2 /  0:00:01.2    1.0
[02/21 19:54:12    693s] [ OptGetWeight           ]    274   0:00:00.0  (   3.4 % )     0:00:00.0 /  0:00:00.1    1.4
[02/21 19:54:12    693s] [ OptEval                ]    274   0:00:00.3  (  27.4 % )     0:00:00.3 /  0:00:00.3    1.0
[02/21 19:54:12    693s] [ OptCommit              ]    274   0:00:00.1  (   5.1 % )     0:00:00.1 /  0:00:00.0    0.3
[02/21 19:54:12    693s] [ PostCommitDelayUpdate  ]    274   0:00:00.1  (   5.4 % )     0:00:00.4 /  0:00:00.4    0.9
[02/21 19:54:12    693s] [ IncrDelayCalc          ]     52   0:00:00.3  (  25.9 % )     0:00:00.3 /  0:00:00.3    1.0
[02/21 19:54:12    693s] [ IncrTimingUpdate       ]     18   0:00:00.2  (  12.2 % )     0:00:00.2 /  0:00:00.1    0.9
[02/21 19:54:12    693s] [ MISC                   ]          0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 19:54:12    693s] ---------------------------------------------------------------------------------------------
[02/21 19:54:12    693s]  AreaOpt #2 TOTAL                   0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.3    1.0
[02/21 19:54:12    693s] ---------------------------------------------------------------------------------------------
[02/21 19:54:12    693s] 
[02/21 19:54:12    693s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2110.75M, totSessionCpu=0:11:34).
[02/21 19:54:12    693s] Placement Snapshot: Density distribution:
[02/21 19:54:12    693s] [1.00 -  +++]: 0 (0.00%)
[02/21 19:54:12    693s] [0.95 - 1.00]: 2 (4.08%)
[02/21 19:54:12    693s] [0.90 - 0.95]: 0 (0.00%)
[02/21 19:54:12    693s] [0.85 - 0.90]: 2 (4.08%)
[02/21 19:54:12    693s] [0.80 - 0.85]: 1 (2.04%)
[02/21 19:54:12    693s] [0.75 - 0.80]: 1 (2.04%)
[02/21 19:54:12    693s] [0.70 - 0.75]: 2 (4.08%)
[02/21 19:54:12    693s] [0.65 - 0.70]: 1 (2.04%)
[02/21 19:54:12    693s] [0.60 - 0.65]: 0 (0.00%)
[02/21 19:54:12    693s] [0.55 - 0.60]: 0 (0.00%)
[02/21 19:54:12    693s] [0.50 - 0.55]: 2 (4.08%)
[02/21 19:54:12    693s] [0.45 - 0.50]: 3 (6.12%)
[02/21 19:54:12    693s] [0.40 - 0.45]: 6 (12.24%)
[02/21 19:54:12    693s] [0.35 - 0.40]: 7 (14.29%)
[02/21 19:54:12    693s] [0.30 - 0.35]: 7 (14.29%)
[02/21 19:54:12    693s] [0.25 - 0.30]: 10 (20.41%)
[02/21 19:54:12    693s] [0.20 - 0.25]: 5 (10.20%)
[02/21 19:54:12    693s] [0.15 - 0.20]: 0 (0.00%)
[02/21 19:54:12    693s] [0.10 - 0.15]: 0 (0.00%)
[02/21 19:54:12    693s] [0.05 - 0.10]: 0 (0.00%)
[02/21 19:54:12    693s] [0.00 - 0.05]: 0 (0.00%)
[02/21 19:54:12    693s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.11434.2
[02/21 19:54:12    693s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2110.8M, EPOCH TIME: 1677038052.392795
[02/21 19:54:12    693s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2645).
[02/21 19:54:12    693s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:54:12    693s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:54:12    693s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:54:12    693s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.009, MEM:2110.8M, EPOCH TIME: 1677038052.401834
[02/21 19:54:12    693s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2110.8M, EPOCH TIME: 1677038052.402867
[02/21 19:54:12    693s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2110.8M, EPOCH TIME: 1677038052.403163
[02/21 19:54:12    693s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2110.8M, EPOCH TIME: 1677038052.406323
[02/21 19:54:12    693s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:54:12    693s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:54:12    693s] 
[02/21 19:54:12    693s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 19:54:12    693s] OPERPROF:       Starting CMU at level 4, MEM:2110.8M, EPOCH TIME: 1677038052.411734
[02/21 19:54:12    693s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2110.8M, EPOCH TIME: 1677038052.412189
[02/21 19:54:12    693s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.006, MEM:2110.8M, EPOCH TIME: 1677038052.412784
[02/21 19:54:12    693s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2110.8M, EPOCH TIME: 1677038052.412945
[02/21 19:54:12    693s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2110.8M, EPOCH TIME: 1677038052.413102
[02/21 19:54:12    693s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.011, MEM:2110.8M, EPOCH TIME: 1677038052.413839
[02/21 19:54:12    693s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.011, MEM:2110.8M, EPOCH TIME: 1677038052.413989
[02/21 19:54:12    693s] TDRefine: refinePlace mode is spiral
[02/21 19:54:12    693s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.11434.4
[02/21 19:54:12    693s] OPERPROF: Starting RefinePlace at level 1, MEM:2110.8M, EPOCH TIME: 1677038052.414167
[02/21 19:54:12    693s] *** Starting refinePlace (0:11:34 mem=2110.8M) ***
[02/21 19:54:12    693s] Total net bbox length = 2.551e+04 (1.225e+04 1.326e+04) (ext = 7.261e+03)
[02/21 19:54:12    693s] 
[02/21 19:54:12    693s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 19:54:12    693s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/21 19:54:12    693s] (I)      Default pattern map key = VQS64_4_default.
[02/21 19:54:12    693s] (I)      Default pattern map key = VQS64_4_default.
[02/21 19:54:12    693s] 
[02/21 19:54:12    693s] Starting Small incrNP...
[02/21 19:54:12    693s] User Input Parameters:
[02/21 19:54:12    693s] - Congestion Driven    : Off
[02/21 19:54:12    693s] - Timing Driven        : Off
[02/21 19:54:12    693s] - Area-Violation Based : Off
[02/21 19:54:12    693s] - Start Rollback Level : -5
[02/21 19:54:12    693s] - Legalized            : On
[02/21 19:54:12    693s] - Window Based         : Off
[02/21 19:54:12    693s] - eDen incr mode       : Off
[02/21 19:54:12    693s] - Small incr mode      : On
[02/21 19:54:12    693s] 
[02/21 19:54:12    693s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2110.8M, EPOCH TIME: 1677038052.421865
[02/21 19:54:12    693s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2110.8M, EPOCH TIME: 1677038052.422601
[02/21 19:54:12    693s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.001, MEM:2110.8M, EPOCH TIME: 1677038052.423610
[02/21 19:54:12    693s] default core: bins with density > 0.750 = 28.57 % ( 14 / 49 )
[02/21 19:54:12    693s] Density distribution unevenness ratio = 13.021%
[02/21 19:54:12    693s] Density distribution unevenness ratio (U70) = 4.539%
[02/21 19:54:12    693s] Density distribution unevenness ratio (U80) = 0.431%
[02/21 19:54:12    693s] Density distribution unevenness ratio (U90) = 0.000%
[02/21 19:54:12    693s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.000, REAL:0.002, MEM:2110.8M, EPOCH TIME: 1677038052.423828
[02/21 19:54:12    693s] cost 0.842342, thresh 1.000000
[02/21 19:54:12    693s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2110.8M)
[02/21 19:54:12    693s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[02/21 19:54:12    693s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2110.8M, EPOCH TIME: 1677038052.424315
[02/21 19:54:12    693s] Starting refinePlace ...
[02/21 19:54:12    693s] (I)      Default pattern map key = VQS64_4_default.
[02/21 19:54:12    693s] One DDP V2 for no tweak run.
[02/21 19:54:12    693s] (I)      Default pattern map key = VQS64_4_default.
[02/21 19:54:12    693s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2110.8M, EPOCH TIME: 1677038052.434251
[02/21 19:54:12    693s] DDP initSite1 nrRow 66 nrJob 66
[02/21 19:54:12    693s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2110.8M, EPOCH TIME: 1677038052.434436
[02/21 19:54:12    693s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2110.8M, EPOCH TIME: 1677038052.434647
[02/21 19:54:12    693s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2110.8M, EPOCH TIME: 1677038052.434802
[02/21 19:54:12    693s] DDP markSite nrRow 66 nrJob 66
[02/21 19:54:12    693s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2110.8M, EPOCH TIME: 1677038052.435050
[02/21 19:54:12    693s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.001, MEM:2110.8M, EPOCH TIME: 1677038052.435200
[02/21 19:54:12    693s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[02/21 19:54:12    693s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2110.8M, EPOCH TIME: 1677038052.437102
[02/21 19:54:12    693s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2110.8M, EPOCH TIME: 1677038052.437261
[02/21 19:54:12    693s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.001, MEM:2110.8M, EPOCH TIME: 1677038052.438057
[02/21 19:54:12    693s] ** Cut row section cpu time 0:00:00.0.
[02/21 19:54:12    693s]  ** Cut row section real time 0:00:00.0.
[02/21 19:54:12    693s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.001, MEM:2110.8M, EPOCH TIME: 1677038052.438246
[02/21 19:54:12    693s]   Spread Effort: high, pre-route mode, useDDP on.
[02/21 19:54:12    693s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2110.8MB) @(0:11:34 - 0:11:34).
[02/21 19:54:12    693s] Move report: preRPlace moves 739 insts, mean move: 0.59 um, max move: 2.54 um 
[02/21 19:54:12    693s] 	Max move on inst (U3412): (94.91, 26.04) --> (93.77, 27.44)
[02/21 19:54:12    693s] 	Length: 5 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: OAI22_X1
[02/21 19:54:12    693s] wireLenOptFixPriorityInst 0 inst fixed
[02/21 19:54:12    693s] 
[02/21 19:54:12    693s] Running Spiral with 1 thread in Normal Mode  fetchWidth=9 
[02/21 19:54:12    694s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[02/21 19:54:12    694s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[02/21 19:54:12    694s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/21 19:54:12    694s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2110.8MB) @(0:11:34 - 0:11:34).
[02/21 19:54:12    694s] Move report: Detail placement moves 739 insts, mean move: 0.59 um, max move: 2.54 um 
[02/21 19:54:12    694s] 	Max move on inst (U3412): (94.91, 26.04) --> (93.77, 27.44)
[02/21 19:54:12    694s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2110.8MB
[02/21 19:54:12    694s] Statistics of distance of Instance movement in refine placement:
[02/21 19:54:12    694s]   maximum (X+Y) =         2.54 um
[02/21 19:54:12    694s]   inst (U3412) with max move: (94.91, 26.04) -> (93.77, 27.44)
[02/21 19:54:12    694s]   mean    (X+Y) =         0.59 um
[02/21 19:54:12    694s] Summary Report:
[02/21 19:54:12    694s] Instances move: 739 (out of 2645 movable)
[02/21 19:54:12    694s] Instances flipped: 0
[02/21 19:54:12    694s] Mean displacement: 0.59 um
[02/21 19:54:12    694s] Max displacement: 2.54 um (Instance: U3412) (94.91, 26.04) -> (93.77, 27.44)
[02/21 19:54:12    694s] 	Length: 5 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: OAI22_X1
[02/21 19:54:12    694s] Total instances moved : 739
[02/21 19:54:12    694s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.120, REAL:0.119, MEM:2110.8M, EPOCH TIME: 1677038052.543188
[02/21 19:54:12    694s] Total net bbox length = 2.590e+04 (1.259e+04 1.332e+04) (ext = 7.265e+03)
[02/21 19:54:12    694s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2110.8MB
[02/21 19:54:12    694s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2110.8MB) @(0:11:34 - 0:11:34).
[02/21 19:54:12    694s] *** Finished refinePlace (0:11:34 mem=2110.8M) ***
[02/21 19:54:12    694s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.11434.4
[02/21 19:54:12    694s] OPERPROF: Finished RefinePlace at level 1, CPU:0.130, REAL:0.131, MEM:2110.8M, EPOCH TIME: 1677038052.545194
[02/21 19:54:12    694s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2110.8M, EPOCH TIME: 1677038052.567835
[02/21 19:54:12    694s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2645).
[02/21 19:54:12    694s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:54:12    694s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:54:12    694s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:54:12    694s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.008, MEM:2110.8M, EPOCH TIME: 1677038052.575428
[02/21 19:54:12    694s] *** maximum move = 2.54 um ***
[02/21 19:54:12    694s] *** Finished re-routing un-routed nets (2110.8M) ***
[02/21 19:54:12    694s] OPERPROF: Starting DPlace-Init at level 1, MEM:2110.8M, EPOCH TIME: 1677038052.581747
[02/21 19:54:12    694s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2110.8M, EPOCH TIME: 1677038052.585035
[02/21 19:54:12    694s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:54:12    694s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:54:12    694s] 
[02/21 19:54:12    694s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 19:54:12    694s] OPERPROF:     Starting CMU at level 3, MEM:2110.8M, EPOCH TIME: 1677038052.589966
[02/21 19:54:12    694s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2110.8M, EPOCH TIME: 1677038052.590378
[02/21 19:54:12    694s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:2110.8M, EPOCH TIME: 1677038052.590957
[02/21 19:54:12    694s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2110.8M, EPOCH TIME: 1677038052.591117
[02/21 19:54:12    694s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2110.8M, EPOCH TIME: 1677038052.591274
[02/21 19:54:12    694s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:2110.8M, EPOCH TIME: 1677038052.592013
[02/21 19:54:12    694s] 
[02/21 19:54:12    694s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=2110.8M) ***
[02/21 19:54:12    694s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.11434.2
[02/21 19:54:12    694s] ** GigaOpt Optimizer WNS Slack 0.005 TNS Slack 0.000 Density 61.00
[02/21 19:54:12    694s] Skipped Place ECO bump recovery (WNS opt)
[02/21 19:54:12    694s] Optimizer WNS Pass 1
[02/21 19:54:12    694s] OptDebug: Start of Optimizer WNS Pass 1:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.005|0.000|
|reg2reg   |0.006|0.000|
|HEPG      |0.006|0.000|
|All Paths |0.005|0.000|
+----------+-----+-----+

[02/21 19:54:12    694s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2110.8M, EPOCH TIME: 1677038052.630258
[02/21 19:54:12    694s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2110.8M, EPOCH TIME: 1677038052.630501
[02/21 19:54:12    694s] Active Path Group: reg2reg  
[02/21 19:54:12    694s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------+
[02/21 19:54:12    694s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|   End Point   |
[02/21 19:54:12    694s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------+
[02/21 19:54:12    694s] |   0.006|    0.005|   0.000|    0.000|   61.00%|   0:00:00.0| 2110.8M|    VView1|  reg2reg| mY2_reg[0]/D  |
[02/21 19:54:12    694s] |   0.012|    0.005|   0.000|    0.000|   61.02%|   0:00:00.0| 2112.3M|    VView1|  reg2reg| mY3_reg[42]/D |
[02/21 19:54:12    694s] |   0.012|    0.005|   0.000|    0.000|   61.02%|   0:00:00.0| 2112.3M|    VView1|  reg2reg| mY3_reg[42]/D |
[02/21 19:54:12    694s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------+
[02/21 19:54:12    694s] 
[02/21 19:54:12    694s] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2112.3M) ***
[02/21 19:54:12    694s] Active Path Group: default 
[02/21 19:54:12    694s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------+
[02/21 19:54:12    694s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|   End Point   |
[02/21 19:54:12    694s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------+
[02/21 19:54:12    694s] |   0.005|    0.005|   0.000|    0.000|   61.02%|   0:00:00.0| 2112.3M|    VView1|  default| rC3_reg[7]/D  |
[02/21 19:54:13    694s] |   0.007|    0.007|   0.000|    0.000|   61.00%|   0:00:01.0| 2112.3M|    VView1|  default| rC3_reg[7]/D  |
[02/21 19:54:13    694s] |   0.015|    0.012|   0.000|    0.000|   61.01%|   0:00:00.0| 2112.3M|        NA|       NA| NA            |
[02/21 19:54:13    694s] |   0.015|    0.012|   0.000|    0.000|   61.01%|   0:00:00.0| 2112.3M|    VView1|       NA| NA            |
[02/21 19:54:13    694s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------+
[02/21 19:54:13    694s] 
[02/21 19:54:13    694s] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=2112.3M) ***
[02/21 19:54:13    694s] 
[02/21 19:54:13    694s] *** Finished Optimize Step Cumulative (cpu=0:00:00.4 real=0:00:01.0 mem=2112.3M) ***
[02/21 19:54:13    694s] OptDebug: End of Optimizer WNS Pass 1:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.015|0.000|
|reg2reg   |0.012|0.000|
|HEPG      |0.012|0.000|
|All Paths |0.012|0.000|
+----------+-----+-----+

[02/21 19:54:13    694s] ** GigaOpt Optimizer WNS Slack 0.012 TNS Slack 0.000 Density 61.01
[02/21 19:54:13    694s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.11434.3
[02/21 19:54:13    694s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2112.3M, EPOCH TIME: 1677038053.141270
[02/21 19:54:13    694s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2650).
[02/21 19:54:13    694s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:54:13    694s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:54:13    694s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:54:13    694s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.009, MEM:2112.3M, EPOCH TIME: 1677038053.149993
[02/21 19:54:13    694s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2112.3M, EPOCH TIME: 1677038053.150918
[02/21 19:54:13    694s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2112.3M, EPOCH TIME: 1677038053.151211
[02/21 19:54:13    694s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2112.3M, EPOCH TIME: 1677038053.154349
[02/21 19:54:13    694s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:54:13    694s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:54:13    694s] 
[02/21 19:54:13    694s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 19:54:13    694s] OPERPROF:       Starting CMU at level 4, MEM:2112.3M, EPOCH TIME: 1677038053.159330
[02/21 19:54:13    694s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2112.3M, EPOCH TIME: 1677038053.159758
[02/21 19:54:13    694s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.006, MEM:2112.3M, EPOCH TIME: 1677038053.160324
[02/21 19:54:13    694s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2112.3M, EPOCH TIME: 1677038053.160482
[02/21 19:54:13    694s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2112.3M, EPOCH TIME: 1677038053.160652
[02/21 19:54:13    694s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.010, MEM:2112.3M, EPOCH TIME: 1677038053.161394
[02/21 19:54:13    694s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.011, MEM:2112.3M, EPOCH TIME: 1677038053.161556
[02/21 19:54:13    694s] TDRefine: refinePlace mode is spiral
[02/21 19:54:13    694s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.11434.5
[02/21 19:54:13    694s] OPERPROF: Starting RefinePlace at level 1, MEM:2112.3M, EPOCH TIME: 1677038053.161737
[02/21 19:54:13    694s] *** Starting refinePlace (0:11:35 mem=2112.3M) ***
[02/21 19:54:13    694s] Total net bbox length = 2.591e+04 (1.259e+04 1.332e+04) (ext = 7.265e+03)
[02/21 19:54:13    694s] 
[02/21 19:54:13    694s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 19:54:13    694s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/21 19:54:13    694s] (I)      Default pattern map key = VQS64_4_default.
[02/21 19:54:13    694s] (I)      Default pattern map key = VQS64_4_default.
[02/21 19:54:13    694s] 
[02/21 19:54:13    694s] Starting Small incrNP...
[02/21 19:54:13    694s] User Input Parameters:
[02/21 19:54:13    694s] - Congestion Driven    : Off
[02/21 19:54:13    694s] - Timing Driven        : Off
[02/21 19:54:13    694s] - Area-Violation Based : Off
[02/21 19:54:13    694s] - Start Rollback Level : -5
[02/21 19:54:13    694s] - Legalized            : On
[02/21 19:54:13    694s] - Window Based         : Off
[02/21 19:54:13    694s] - eDen incr mode       : Off
[02/21 19:54:13    694s] - Small incr mode      : On
[02/21 19:54:13    694s] 
[02/21 19:54:13    694s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2112.3M, EPOCH TIME: 1677038053.169619
[02/21 19:54:13    694s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2112.3M, EPOCH TIME: 1677038053.170340
[02/21 19:54:13    694s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.001, MEM:2112.3M, EPOCH TIME: 1677038053.171301
[02/21 19:54:13    694s] default core: bins with density > 0.750 = 30.61 % ( 15 / 49 )
[02/21 19:54:13    694s] Density distribution unevenness ratio = 13.010%
[02/21 19:54:13    694s] Density distribution unevenness ratio (U70) = 4.485%
[02/21 19:54:13    694s] Density distribution unevenness ratio (U80) = 0.313%
[02/21 19:54:13    694s] Density distribution unevenness ratio (U90) = 0.000%
[02/21 19:54:13    694s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.000, REAL:0.002, MEM:2112.3M, EPOCH TIME: 1677038053.171515
[02/21 19:54:13    694s] cost 0.840090, thresh 1.000000
[02/21 19:54:13    694s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2112.3M)
[02/21 19:54:13    694s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[02/21 19:54:13    694s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2112.3M, EPOCH TIME: 1677038053.172017
[02/21 19:54:13    694s] Starting refinePlace ...
[02/21 19:54:13    694s] (I)      Default pattern map key = VQS64_4_default.
[02/21 19:54:13    694s] One DDP V2 for no tweak run.
[02/21 19:54:13    694s] (I)      Default pattern map key = VQS64_4_default.
[02/21 19:54:13    694s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2112.3M, EPOCH TIME: 1677038053.181399
[02/21 19:54:13    694s] DDP initSite1 nrRow 66 nrJob 66
[02/21 19:54:13    694s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2112.3M, EPOCH TIME: 1677038053.181590
[02/21 19:54:13    694s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2112.3M, EPOCH TIME: 1677038053.181788
[02/21 19:54:13    694s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2112.3M, EPOCH TIME: 1677038053.181952
[02/21 19:54:13    694s] DDP markSite nrRow 66 nrJob 66
[02/21 19:54:13    694s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2112.3M, EPOCH TIME: 1677038053.182201
[02/21 19:54:13    694s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.001, MEM:2112.3M, EPOCH TIME: 1677038053.182353
[02/21 19:54:13    694s]   Spread Effort: high, pre-route mode, useDDP on.
[02/21 19:54:13    694s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2112.3MB) @(0:11:35 - 0:11:35).
[02/21 19:54:13    694s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/21 19:54:13    694s] wireLenOptFixPriorityInst 0 inst fixed
[02/21 19:54:13    694s] 
[02/21 19:54:13    694s] Running Spiral with 1 thread in Normal Mode  fetchWidth=9 
[02/21 19:54:13    694s] Move report: legalization moves 6 insts, mean move: 1.36 um, max move: 2.47 um spiral
[02/21 19:54:13    694s] 	Max move on inst (FE_RC_646_0): (79.90, 24.64) --> (82.37, 24.64)
[02/21 19:54:13    694s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[02/21 19:54:13    694s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/21 19:54:13    694s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2115.3MB) @(0:11:35 - 0:11:35).
[02/21 19:54:13    694s] Move report: Detail placement moves 6 insts, mean move: 1.36 um, max move: 2.47 um 
[02/21 19:54:13    694s] 	Max move on inst (FE_RC_646_0): (79.90, 24.64) --> (82.37, 24.64)
[02/21 19:54:13    694s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2115.3MB
[02/21 19:54:13    694s] Statistics of distance of Instance movement in refine placement:
[02/21 19:54:13    694s]   maximum (X+Y) =         2.47 um
[02/21 19:54:13    694s]   inst (FE_RC_646_0) with max move: (79.9, 24.64) -> (82.37, 24.64)
[02/21 19:54:13    694s]   mean    (X+Y) =         1.36 um
[02/21 19:54:13    694s] Summary Report:
[02/21 19:54:13    694s] Instances move: 6 (out of 2650 movable)
[02/21 19:54:13    694s] Instances flipped: 0
[02/21 19:54:13    694s] Mean displacement: 1.36 um
[02/21 19:54:13    694s] Max displacement: 2.47 um (Instance: FE_RC_646_0) (79.9, 24.64) -> (82.37, 24.64)
[02/21 19:54:13    694s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NOR2_X1
[02/21 19:54:13    694s] Total instances moved : 6
[02/21 19:54:13    694s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.110, REAL:0.113, MEM:2115.3M, EPOCH TIME: 1677038053.285047
[02/21 19:54:13    694s] Total net bbox length = 2.591e+04 (1.259e+04 1.332e+04) (ext = 7.265e+03)
[02/21 19:54:13    694s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2115.3MB
[02/21 19:54:13    694s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2115.3MB) @(0:11:35 - 0:11:35).
[02/21 19:54:13    694s] *** Finished refinePlace (0:11:35 mem=2115.3M) ***
[02/21 19:54:13    694s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.11434.5
[02/21 19:54:13    694s] OPERPROF: Finished RefinePlace at level 1, CPU:0.120, REAL:0.125, MEM:2115.3M, EPOCH TIME: 1677038053.287078
[02/21 19:54:13    694s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2115.3M, EPOCH TIME: 1677038053.309758
[02/21 19:54:13    694s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2650).
[02/21 19:54:13    694s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:54:13    694s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:54:13    694s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:54:13    694s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.009, MEM:2112.3M, EPOCH TIME: 1677038053.318899
[02/21 19:54:13    694s] *** maximum move = 2.47 um ***
[02/21 19:54:13    694s] *** Finished re-routing un-routed nets (2112.3M) ***
[02/21 19:54:13    694s] OPERPROF: Starting DPlace-Init at level 1, MEM:2112.3M, EPOCH TIME: 1677038053.325211
[02/21 19:54:13    694s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2112.3M, EPOCH TIME: 1677038053.328699
[02/21 19:54:13    694s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:54:13    694s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:54:13    694s] 
[02/21 19:54:13    694s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 19:54:13    694s] OPERPROF:     Starting CMU at level 3, MEM:2112.3M, EPOCH TIME: 1677038053.333842
[02/21 19:54:13    694s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2112.3M, EPOCH TIME: 1677038053.334261
[02/21 19:54:13    694s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.006, MEM:2112.3M, EPOCH TIME: 1677038053.334970
[02/21 19:54:13    694s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2112.3M, EPOCH TIME: 1677038053.335140
[02/21 19:54:13    694s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2112.3M, EPOCH TIME: 1677038053.335300
[02/21 19:54:13    694s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2112.3M, EPOCH TIME: 1677038053.336063
[02/21 19:54:13    694s] 
[02/21 19:54:13    694s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=2112.3M) ***
[02/21 19:54:13    694s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.11434.3
[02/21 19:54:13    694s] ** GigaOpt Optimizer WNS Slack 0.012 TNS Slack 0.000 Density 61.01
[02/21 19:54:13    694s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.015|0.000|
|reg2reg   |0.012|0.000|
|HEPG      |0.012|0.000|
|All Paths |0.012|0.000|
+----------+-----+-----+

[02/21 19:54:13    694s] Bottom Preferred Layer:
[02/21 19:54:13    694s] +---------------+------------+----------+
[02/21 19:54:13    694s] |     Layer     |   OPT_LA   |   Rule   |
[02/21 19:54:13    694s] +---------------+------------+----------+
[02/21 19:54:13    694s] | metal4 (z=4)  |         33 | default  |
[02/21 19:54:13    694s] +---------------+------------+----------+
[02/21 19:54:13    694s] Via Pillar Rule:
[02/21 19:54:13    694s]     None
[02/21 19:54:13    694s] 
[02/21 19:54:13    694s] *** Finish pre-CTS Setup Fixing (cpu=0:00:14.5 real=0:00:15.0 mem=2112.3M) ***
[02/21 19:54:13    694s] 
[02/21 19:54:13    694s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.11434.2
[02/21 19:54:13    694s] Total-nets :: 3195, Stn-nets :: 1090, ratio :: 34.1158 %, Total-len 30213, Stn-len 8794.79
[02/21 19:54:13    694s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2093.2M, EPOCH TIME: 1677038053.381334
[02/21 19:54:13    694s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:54:13    694s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:54:13    694s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:54:13    694s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:54:13    694s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.010, MEM:2030.2M, EPOCH TIME: 1677038053.391737
[02/21 19:54:13    694s] TotalInstCnt at PhyDesignMc Destruction: 2650
[02/21 19:54:13    694s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.11434.8
[02/21 19:54:13    694s] *** WnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:15.0/0:00:15.0 (1.0), totSession cpu/real = 0:11:34.9/1:27:41.1 (0.1), mem = 2030.2M
[02/21 19:54:13    694s] 
[02/21 19:54:13    694s] =============================================================================================
[02/21 19:54:13    694s]  Step TAT Report : WnsOpt #1 / place_opt_design #1                              21.15-s110_1
[02/21 19:54:13    694s] =============================================================================================
[02/21 19:54:13    694s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/21 19:54:13    694s] ---------------------------------------------------------------------------------------------
[02/21 19:54:13    694s] [ AreaOpt                ]      1   0:00:01.2  (   8.3 % )     0:00:01.2 /  0:00:01.3    1.0
[02/21 19:54:13    694s] [ SlackTraversorInit     ]      3   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.1
[02/21 19:54:13    694s] [ LibAnalyzerInit        ]      1   0:00:00.3  (   1.8 % )     0:00:00.3 /  0:00:00.3    1.0
[02/21 19:54:13    694s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 19:54:13    694s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[02/21 19:54:13    694s] [ PlacerPlacementInit    ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.4
[02/21 19:54:13    694s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[02/21 19:54:13    694s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 19:54:13    694s] [ TransformInit          ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.0
[02/21 19:54:13    694s] [ OptimizationStep       ]      4   0:00:00.1  (   0.7 % )     0:00:12.6 /  0:00:12.6    1.0
[02/21 19:54:13    694s] [ OptSingleIteration     ]    123   0:00:00.4  (   2.3 % )     0:00:12.5 /  0:00:12.4    1.0
[02/21 19:54:13    694s] [ OptGetWeight           ]    123   0:00:00.2  (   1.5 % )     0:00:00.2 /  0:00:00.2    0.8
[02/21 19:54:13    694s] [ OptEval                ]    123   0:00:05.2  (  34.3 % )     0:00:05.2 /  0:00:05.1    1.0
[02/21 19:54:13    694s] [ OptCommit              ]    123   0:00:00.2  (   1.6 % )     0:00:00.2 /  0:00:00.3    1.0
[02/21 19:54:13    694s] [ PostCommitDelayUpdate  ]    123   0:00:00.2  (   1.2 % )     0:00:03.0 /  0:00:03.0    1.0
[02/21 19:54:13    694s] [ IncrDelayCalc          ]    673   0:00:02.8  (  18.5 % )     0:00:02.8 /  0:00:02.9    1.0
[02/21 19:54:13    694s] [ SetupOptGetWorkingSet  ]    353   0:00:01.5  (  10.2 % )     0:00:01.5 /  0:00:01.4    0.9
[02/21 19:54:13    694s] [ SetupOptGetActiveNode  ]    353   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.7
[02/21 19:54:13    694s] [ SetupOptSlackGraph     ]    123   0:00:00.8  (   5.3 % )     0:00:00.8 /  0:00:00.9    1.1
[02/21 19:54:13    694s] [ RefinePlace            ]      2   0:00:00.4  (   2.9 % )     0:00:00.4 /  0:00:00.4    1.0
[02/21 19:54:13    694s] [ TimingUpdate           ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 19:54:13    694s] [ IncrTimingUpdate       ]    135   0:00:01.2  (   7.9 % )     0:00:01.2 /  0:00:01.2    1.0
[02/21 19:54:13    694s] [ MISC                   ]          0:00:00.2  (   1.6 % )     0:00:00.2 /  0:00:00.2    1.0
[02/21 19:54:13    694s] ---------------------------------------------------------------------------------------------
[02/21 19:54:13    694s]  WnsOpt #1 TOTAL                    0:00:15.0  ( 100.0 % )     0:00:15.0 /  0:00:15.0    1.0
[02/21 19:54:13    694s] ---------------------------------------------------------------------------------------------
[02/21 19:54:13    694s] 
[02/21 19:54:13    694s] End: GigaOpt Optimization in WNS mode
[02/21 19:54:13    694s] *** Timing Is met
[02/21 19:54:13    694s] *** Check timing (0:00:00.0)
[02/21 19:54:13    694s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[02/21 19:54:13    694s] Info: 1 clock net  excluded from IPO operation.
[02/21 19:54:13    694s] ### Creating LA Mngr. totSessionCpu=0:11:35 mem=2030.2M
[02/21 19:54:13    694s] ### Creating LA Mngr, finished. totSessionCpu=0:11:35 mem=2030.2M
[02/21 19:54:13    694s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[02/21 19:54:13    694s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/21 19:54:13    694s] ### Creating PhyDesignMc. totSessionCpu=0:11:35 mem=2087.5M
[02/21 19:54:13    694s] OPERPROF: Starting DPlace-Init at level 1, MEM:2087.5M, EPOCH TIME: 1677038053.439736
[02/21 19:54:13    694s] Processing tracks to init pin-track alignment.
[02/21 19:54:13    694s] z: 2, totalTracks: 1
[02/21 19:54:13    694s] z: 4, totalTracks: 1
[02/21 19:54:13    694s] z: 6, totalTracks: 1
[02/21 19:54:13    694s] z: 8, totalTracks: 1
[02/21 19:54:13    694s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/21 19:54:13    694s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2087.5M, EPOCH TIME: 1677038053.443179
[02/21 19:54:13    694s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:54:13    694s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:54:13    694s] 
[02/21 19:54:13    694s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 19:54:13    694s] OPERPROF:     Starting CMU at level 3, MEM:2087.5M, EPOCH TIME: 1677038053.448450
[02/21 19:54:13    694s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2087.5M, EPOCH TIME: 1677038053.448889
[02/21 19:54:13    694s] 
[02/21 19:54:13    694s] Bad Lib Cell Checking (CMU) is done! (0)
[02/21 19:54:13    694s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:2087.5M, EPOCH TIME: 1677038053.449461
[02/21 19:54:13    694s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2087.5M, EPOCH TIME: 1677038053.449632
[02/21 19:54:13    694s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2087.5M, EPOCH TIME: 1677038053.449791
[02/21 19:54:13    694s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2087.5MB).
[02/21 19:54:13    694s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2087.5M, EPOCH TIME: 1677038053.450602
[02/21 19:54:13    694s] TotalInstCnt at PhyDesignMc Initialization: 2650
[02/21 19:54:13    694s] ### Creating PhyDesignMc, finished. totSessionCpu=0:11:35 mem=2087.5M
[02/21 19:54:13    694s] Begin: Area Reclaim Optimization
[02/21 19:54:13    694s] *** AreaOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:11:35.0/1:27:41.1 (0.1), mem = 2087.5M
[02/21 19:54:13    694s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.11434.9
[02/21 19:54:13    694s] ### Creating RouteCongInterface, started
[02/21 19:54:13    694s] 
[02/21 19:54:13    694s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[02/21 19:54:13    694s] 
[02/21 19:54:13    694s] #optDebug: {0, 1.000}
[02/21 19:54:13    694s] ### Creating RouteCongInterface, finished
[02/21 19:54:13    694s] {MG  {4 0 1 0.0290711}  {7 0 1.4 0.142857}  {9 0 5.7 0.571429} }
[02/21 19:54:13    694s] ### Creating LA Mngr. totSessionCpu=0:11:35 mem=2087.5M
[02/21 19:54:13    694s] ### Creating LA Mngr, finished. totSessionCpu=0:11:35 mem=2087.5M
[02/21 19:54:13    695s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2087.5M, EPOCH TIME: 1677038053.549696
[02/21 19:54:13    695s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2087.5M, EPOCH TIME: 1677038053.549954
[02/21 19:54:13    695s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 61.01
[02/21 19:54:13    695s] +---------+---------+--------+--------+------------+--------+
[02/21 19:54:13    695s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[02/21 19:54:13    695s] +---------+---------+--------+--------+------------+--------+
[02/21 19:54:13    695s] |   61.01%|        -|   0.000|   0.000|   0:00:00.0| 2087.5M|
[02/21 19:54:13    695s] #optDebug: <stH: 1.4000 MiSeL: 25.9160>
[02/21 19:54:14    695s] |   61.01%|       28|   0.000|   0.000|   0:00:01.0| 2111.1M|
[02/21 19:54:14    696s] |   60.98%|        4|   0.000|   0.000|   0:00:00.0| 2111.1M|
[02/21 19:54:15    696s] |   60.80%|       16|   0.000|   0.000|   0:00:01.0| 2111.1M|
[02/21 19:54:15    696s] |   60.80%|        1|   0.000|   0.000|   0:00:00.0| 2111.1M|
[02/21 19:54:15    696s] |   60.80%|        0|   0.000|   0.000|   0:00:00.0| 2111.1M|
[02/21 19:54:15    696s] #optDebug: <stH: 1.4000 MiSeL: 25.9160>
[02/21 19:54:15    696s] #optDebug: RTR_SNLTF <10.0000 1.4000> <14.0000> 
[02/21 19:54:15    696s] |   60.80%|        0|   0.000|   0.000|   0:00:00.0| 2111.1M|
[02/21 19:54:15    696s] +---------+---------+--------+--------+------------+--------+
[02/21 19:54:15    696s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 60.80
[02/21 19:54:15    696s] 
[02/21 19:54:15    696s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 4 Resize = 17 **
[02/21 19:54:15    696s] --------------------------------------------------------------
[02/21 19:54:15    696s] |                                   | Total     | Sequential |
[02/21 19:54:15    696s] --------------------------------------------------------------
[02/21 19:54:15    696s] | Num insts resized                 |      16  |       0    |
[02/21 19:54:15    696s] | Num insts undone                  |       0  |       0    |
[02/21 19:54:15    696s] | Num insts Downsized               |      16  |       0    |
[02/21 19:54:15    696s] | Num insts Samesized               |       0  |       0    |
[02/21 19:54:15    696s] | Num insts Upsized                 |       0  |       0    |
[02/21 19:54:15    696s] | Num multiple commits+uncommits    |       1  |       -    |
[02/21 19:54:15    696s] --------------------------------------------------------------
[02/21 19:54:15    696s] Bottom Preferred Layer:
[02/21 19:54:15    696s] +---------------+------------+----------+
[02/21 19:54:15    696s] |     Layer     |   OPT_LA   |   Rule   |
[02/21 19:54:15    696s] +---------------+------------+----------+
[02/21 19:54:15    696s] | metal4 (z=4)  |          5 | default  |
[02/21 19:54:15    696s] +---------------+------------+----------+
[02/21 19:54:15    696s] Via Pillar Rule:
[02/21 19:54:15    696s]     None
[02/21 19:54:15    696s] 
[02/21 19:54:15    696s] Number of times islegalLocAvaiable called = 52 skipped = 0, called in commitmove = 17, skipped in commitmove = 0
[02/21 19:54:15    696s] End: Core Area Reclaim Optimization (cpu = 0:00:01.9) (real = 0:00:02.0) **
[02/21 19:54:15    696s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2111.1M, EPOCH TIME: 1677038055.391845
[02/21 19:54:15    696s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2646).
[02/21 19:54:15    696s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:54:15    696s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:54:15    696s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:54:15    696s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.008, MEM:2111.1M, EPOCH TIME: 1677038055.400249
[02/21 19:54:15    696s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2111.1M, EPOCH TIME: 1677038055.401918
[02/21 19:54:15    696s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2111.1M, EPOCH TIME: 1677038055.402226
[02/21 19:54:15    696s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2111.1M, EPOCH TIME: 1677038055.405321
[02/21 19:54:15    696s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:54:15    696s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:54:15    696s] 
[02/21 19:54:15    696s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 19:54:15    696s] OPERPROF:       Starting CMU at level 4, MEM:2111.1M, EPOCH TIME: 1677038055.410308
[02/21 19:54:15    696s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2111.1M, EPOCH TIME: 1677038055.410740
[02/21 19:54:15    696s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.006, MEM:2111.1M, EPOCH TIME: 1677038055.411304
[02/21 19:54:15    696s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2111.1M, EPOCH TIME: 1677038055.411462
[02/21 19:54:15    696s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2111.1M, EPOCH TIME: 1677038055.411634
[02/21 19:54:15    696s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2111.1M, EPOCH TIME: 1677038055.412242
[02/21 19:54:15    696s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2111.1M, EPOCH TIME: 1677038055.412466
[02/21 19:54:15    696s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.011, MEM:2111.1M, EPOCH TIME: 1677038055.412773
[02/21 19:54:15    696s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.011, MEM:2111.1M, EPOCH TIME: 1677038055.412922
[02/21 19:54:15    696s] TDRefine: refinePlace mode is spiral
[02/21 19:54:15    696s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.11434.6
[02/21 19:54:15    696s] OPERPROF: Starting RefinePlace at level 1, MEM:2111.1M, EPOCH TIME: 1677038055.413101
[02/21 19:54:15    696s] *** Starting refinePlace (0:11:37 mem=2111.1M) ***
[02/21 19:54:15    696s] Total net bbox length = 2.590e+04 (1.259e+04 1.331e+04) (ext = 7.268e+03)
[02/21 19:54:15    696s] 
[02/21 19:54:15    696s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 19:54:15    696s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/21 19:54:15    696s] (I)      Default pattern map key = VQS64_4_default.
[02/21 19:54:15    696s] (I)      Default pattern map key = VQS64_4_default.
[02/21 19:54:15    696s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2111.1M, EPOCH TIME: 1677038055.420306
[02/21 19:54:15    696s] Starting refinePlace ...
[02/21 19:54:15    696s] (I)      Default pattern map key = VQS64_4_default.
[02/21 19:54:15    696s] One DDP V2 for no tweak run.
[02/21 19:54:15    696s] 
[02/21 19:54:15    696s] Running Spiral with 1 thread in Normal Mode  fetchWidth=9 
[02/21 19:54:15    697s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[02/21 19:54:15    697s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[02/21 19:54:15    697s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/21 19:54:15    697s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2111.1MB) @(0:11:37 - 0:11:37).
[02/21 19:54:15    697s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/21 19:54:15    697s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2111.1MB
[02/21 19:54:15    697s] Statistics of distance of Instance movement in refine placement:
[02/21 19:54:15    697s]   maximum (X+Y) =         0.00 um
[02/21 19:54:15    697s]   mean    (X+Y) =         0.00 um
[02/21 19:54:15    697s] Summary Report:
[02/21 19:54:15    697s] Instances move: 0 (out of 2646 movable)
[02/21 19:54:15    697s] Instances flipped: 0
[02/21 19:54:15    697s] Mean displacement: 0.00 um
[02/21 19:54:15    697s] Max displacement: 0.00 um 
[02/21 19:54:15    697s] Total instances moved : 0
[02/21 19:54:15    697s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.090, REAL:0.084, MEM:2111.1M, EPOCH TIME: 1677038055.503994
[02/21 19:54:15    697s] Total net bbox length = 2.590e+04 (1.259e+04 1.331e+04) (ext = 7.268e+03)
[02/21 19:54:15    697s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2111.1MB
[02/21 19:54:15    697s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2111.1MB) @(0:11:37 - 0:11:37).
[02/21 19:54:15    697s] *** Finished refinePlace (0:11:37 mem=2111.1M) ***
[02/21 19:54:15    697s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.11434.6
[02/21 19:54:15    697s] OPERPROF: Finished RefinePlace at level 1, CPU:0.100, REAL:0.093, MEM:2111.1M, EPOCH TIME: 1677038055.506019
[02/21 19:54:15    697s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2111.1M, EPOCH TIME: 1677038055.529163
[02/21 19:54:15    697s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2646).
[02/21 19:54:15    697s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:54:15    697s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:54:15    697s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:54:15    697s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.008, MEM:2111.1M, EPOCH TIME: 1677038055.537116
[02/21 19:54:15    697s] *** maximum move = 0.00 um ***
[02/21 19:54:15    697s] *** Finished re-routing un-routed nets (2111.1M) ***
[02/21 19:54:15    697s] OPERPROF: Starting DPlace-Init at level 1, MEM:2111.1M, EPOCH TIME: 1677038055.545018
[02/21 19:54:15    697s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2111.1M, EPOCH TIME: 1677038055.548225
[02/21 19:54:15    697s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:54:15    697s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:54:15    697s] 
[02/21 19:54:15    697s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 19:54:15    697s] OPERPROF:     Starting CMU at level 3, MEM:2111.1M, EPOCH TIME: 1677038055.553194
[02/21 19:54:15    697s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2111.1M, EPOCH TIME: 1677038055.553627
[02/21 19:54:15    697s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.006, MEM:2111.1M, EPOCH TIME: 1677038055.554197
[02/21 19:54:15    697s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2111.1M, EPOCH TIME: 1677038055.554362
[02/21 19:54:15    697s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2111.1M, EPOCH TIME: 1677038055.554521
[02/21 19:54:15    697s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2111.1M, EPOCH TIME: 1677038055.555147
[02/21 19:54:15    697s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2111.1M, EPOCH TIME: 1677038055.555373
[02/21 19:54:15    697s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2111.1M, EPOCH TIME: 1677038055.555696
[02/21 19:54:15    697s] 
[02/21 19:54:15    697s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=2111.1M) ***
[02/21 19:54:15    697s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.11434.9
[02/21 19:54:15    697s] *** AreaOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:02.1/0:00:02.1 (1.0), totSession cpu/real = 0:11:37.1/1:27:43.3 (0.1), mem = 2111.1M
[02/21 19:54:15    697s] 
[02/21 19:54:15    697s] =============================================================================================
[02/21 19:54:15    697s]  Step TAT Report : AreaOpt #3 / place_opt_design #1                             21.15-s110_1
[02/21 19:54:15    697s] =============================================================================================
[02/21 19:54:15    697s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/21 19:54:15    697s] ---------------------------------------------------------------------------------------------
[02/21 19:54:15    697s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.1
[02/21 19:54:15    697s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 19:54:15    697s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 19:54:15    697s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.8
[02/21 19:54:15    697s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 19:54:15    697s] [ OptimizationStep       ]      1   0:00:00.1  (   3.0 % )     0:00:01.8 /  0:00:01.8    1.0
[02/21 19:54:15    697s] [ OptSingleIteration     ]      6   0:00:00.2  (   7.6 % )     0:00:01.7 /  0:00:01.8    1.0
[02/21 19:54:15    697s] [ OptGetWeight           ]    245   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.3
[02/21 19:54:15    697s] [ OptEval                ]    245   0:00:00.7  (  31.5 % )     0:00:00.7 /  0:00:00.7    1.0
[02/21 19:54:15    697s] [ OptCommit              ]    245   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.1    1.4
[02/21 19:54:15    697s] [ PostCommitDelayUpdate  ]    245   0:00:00.1  (   2.9 % )     0:00:00.6 /  0:00:00.6    1.0
[02/21 19:54:15    697s] [ IncrDelayCalc          ]     83   0:00:00.6  (  27.6 % )     0:00:00.6 /  0:00:00.6    1.0
[02/21 19:54:15    697s] [ RefinePlace            ]      1   0:00:00.2  (   8.5 % )     0:00:00.2 /  0:00:00.2    1.0
[02/21 19:54:15    697s] [ TimingUpdate           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 19:54:15    697s] [ IncrTimingUpdate       ]     25   0:00:00.2  (   9.5 % )     0:00:00.2 /  0:00:00.2    1.1
[02/21 19:54:15    697s] [ MISC                   ]          0:00:00.1  (   3.5 % )     0:00:00.1 /  0:00:00.1    1.0
[02/21 19:54:15    697s] ---------------------------------------------------------------------------------------------
[02/21 19:54:15    697s]  AreaOpt #3 TOTAL                   0:00:02.1  ( 100.0 % )     0:00:02.1 /  0:00:02.1    1.0
[02/21 19:54:15    697s] ---------------------------------------------------------------------------------------------
[02/21 19:54:15    697s] 
[02/21 19:54:15    697s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2092.0M, EPOCH TIME: 1677038055.576136
[02/21 19:54:15    697s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:54:15    697s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:54:15    697s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:54:15    697s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:54:15    697s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.008, MEM:2030.0M, EPOCH TIME: 1677038055.583898
[02/21 19:54:15    697s] TotalInstCnt at PhyDesignMc Destruction: 2646
[02/21 19:54:15    697s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=2029.99M, totSessionCpu=0:11:37).
[02/21 19:54:15    697s] **INFO: Flow update: Design timing is met.
[02/21 19:54:15    697s] Begin: GigaOpt postEco DRV Optimization
[02/21 19:54:15    697s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS
[02/21 19:54:15    697s] *** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:11:37.1/1:27:43.3 (0.1), mem = 2030.0M
[02/21 19:54:15    697s] Info: 1 clock net  excluded from IPO operation.
[02/21 19:54:15    697s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.11434.10
[02/21 19:54:15    697s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/21 19:54:15    697s] ### Creating PhyDesignMc. totSessionCpu=0:11:37 mem=2030.0M
[02/21 19:54:15    697s] OPERPROF: Starting DPlace-Init at level 1, MEM:2030.0M, EPOCH TIME: 1677038055.635628
[02/21 19:54:15    697s] Processing tracks to init pin-track alignment.
[02/21 19:54:15    697s] z: 2, totalTracks: 1
[02/21 19:54:15    697s] z: 4, totalTracks: 1
[02/21 19:54:15    697s] z: 6, totalTracks: 1
[02/21 19:54:15    697s] z: 8, totalTracks: 1
[02/21 19:54:15    697s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/21 19:54:15    697s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2030.0M, EPOCH TIME: 1677038055.638992
[02/21 19:54:15    697s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:54:15    697s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:54:15    697s] 
[02/21 19:54:15    697s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 19:54:15    697s] OPERPROF:     Starting CMU at level 3, MEM:2030.0M, EPOCH TIME: 1677038055.643944
[02/21 19:54:15    697s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2030.0M, EPOCH TIME: 1677038055.644360
[02/21 19:54:15    697s] 
[02/21 19:54:15    697s] Bad Lib Cell Checking (CMU) is done! (0)
[02/21 19:54:15    697s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.006, MEM:2030.0M, EPOCH TIME: 1677038055.644947
[02/21 19:54:15    697s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2030.0M, EPOCH TIME: 1677038055.645107
[02/21 19:54:15    697s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2030.0M, EPOCH TIME: 1677038055.645265
[02/21 19:54:15    697s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2030.0MB).
[02/21 19:54:15    697s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:2030.0M, EPOCH TIME: 1677038055.646045
[02/21 19:54:15    697s] TotalInstCnt at PhyDesignMc Initialization: 2646
[02/21 19:54:15    697s] ### Creating PhyDesignMc, finished. totSessionCpu=0:11:37 mem=2030.0M
[02/21 19:54:15    697s] ### Creating RouteCongInterface, started
[02/21 19:54:15    697s] 
[02/21 19:54:15    697s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[02/21 19:54:15    697s] 
[02/21 19:54:15    697s] #optDebug: {0, 1.000}
[02/21 19:54:15    697s] ### Creating RouteCongInterface, finished
[02/21 19:54:15    697s] {MG  {4 0 1 0.0290711}  {7 0 1.4 0.142857}  {9 0 5.7 0.571429} }
[02/21 19:54:15    697s] ### Creating LA Mngr. totSessionCpu=0:11:37 mem=2030.0M
[02/21 19:54:15    697s] ### Creating LA Mngr, finished. totSessionCpu=0:11:37 mem=2030.0M
[02/21 19:54:15    697s] [GPS-DRV] Optimizer parameters ============================= 
[02/21 19:54:15    697s] [GPS-DRV] maxDensity (design): 0.95
[02/21 19:54:15    697s] [GPS-DRV] maxLocalDensity: 0.98
[02/21 19:54:15    697s] [GPS-DRV] All active and enabled setup views
[02/21 19:54:15    697s] [GPS-DRV]     VView1
[02/21 19:54:15    697s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[02/21 19:54:15    697s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[02/21 19:54:15    697s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[02/21 19:54:15    697s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[02/21 19:54:15    697s] [GPS-DRV] timing-driven DRV settings
[02/21 19:54:15    697s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[02/21 19:54:15    697s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2087.2M, EPOCH TIME: 1677038055.807316
[02/21 19:54:15    697s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2087.2M, EPOCH TIME: 1677038055.807594
[02/21 19:54:15    697s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/21 19:54:15    697s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[02/21 19:54:15    697s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/21 19:54:15    697s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[02/21 19:54:15    697s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/21 19:54:15    697s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/21 19:54:15    697s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0| 60.80%|          |         |
[02/21 19:54:15    697s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/21 19:54:15    697s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0| 60.80%| 0:00:00.0|  2087.2M|
[02/21 19:54:15    697s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/21 19:54:15    697s] Bottom Preferred Layer:
[02/21 19:54:15    697s] +---------------+------------+----------+
[02/21 19:54:15    697s] |     Layer     |   OPT_LA   |   Rule   |
[02/21 19:54:15    697s] +---------------+------------+----------+
[02/21 19:54:15    697s] | metal4 (z=4)  |          5 | default  |
[02/21 19:54:15    697s] +---------------+------------+----------+
[02/21 19:54:15    697s] Via Pillar Rule:
[02/21 19:54:15    697s]     None
[02/21 19:54:15    697s] 
[02/21 19:54:15    697s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2087.2M) ***
[02/21 19:54:15    697s] 
[02/21 19:54:15    697s] Total-nets :: 3191, Stn-nets :: 1104, ratio :: 34.5973 %, Total-len 30061.7, Stn-len 10331.3
[02/21 19:54:15    697s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2068.1M, EPOCH TIME: 1677038055.869633
[02/21 19:54:15    697s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2646).
[02/21 19:54:15    697s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:54:15    697s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:54:15    697s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:54:15    697s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.008, MEM:2030.1M, EPOCH TIME: 1677038055.877474
[02/21 19:54:15    697s] TotalInstCnt at PhyDesignMc Destruction: 2646
[02/21 19:54:15    697s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.11434.10
[02/21 19:54:15    697s] *** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:11:37.4/1:27:43.6 (0.1), mem = 2030.1M
[02/21 19:54:15    697s] 
[02/21 19:54:15    697s] =============================================================================================
[02/21 19:54:15    697s]  Step TAT Report : DrvOpt #3 / place_opt_design #1                              21.15-s110_1
[02/21 19:54:15    697s] =============================================================================================
[02/21 19:54:15    697s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/21 19:54:15    697s] ---------------------------------------------------------------------------------------------
[02/21 19:54:15    697s] [ SlackTraversorInit     ]      1   0:00:00.0  (   7.0 % )     0:00:00.0 /  0:00:00.0    1.1
[02/21 19:54:15    697s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 19:54:15    697s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  11.1 % )     0:00:00.0 /  0:00:00.0    1.1
[02/21 19:54:15    697s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 19:54:15    697s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   4.9 % )     0:00:00.0 /  0:00:00.0    0.8
[02/21 19:54:15    697s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 19:54:15    697s] [ OptimizationStep       ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.9
[02/21 19:54:15    697s] [ DrvFindVioNets         ]      2   0:00:00.0  (   9.6 % )     0:00:00.0 /  0:00:00.0    0.8
[02/21 19:54:15    697s] [ DrvComputeSummary      ]      2   0:00:00.0  (   3.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 19:54:15    697s] [ MISC                   ]          0:00:00.2  (  60.2 % )     0:00:00.2 /  0:00:00.2    1.1
[02/21 19:54:15    697s] ---------------------------------------------------------------------------------------------
[02/21 19:54:15    697s]  DrvOpt #3 TOTAL                    0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[02/21 19:54:15    697s] ---------------------------------------------------------------------------------------------
[02/21 19:54:15    697s] 
[02/21 19:54:15    697s] End: GigaOpt postEco DRV Optimization
[02/21 19:54:15    697s] **INFO: Flow update: Design timing is met.
[02/21 19:54:15    697s] Running refinePlace -preserveRouting true -hardFence false
[02/21 19:54:15    697s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2030.1M, EPOCH TIME: 1677038055.883830
[02/21 19:54:15    697s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2030.1M, EPOCH TIME: 1677038055.884018
[02/21 19:54:15    697s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2030.1M, EPOCH TIME: 1677038055.884305
[02/21 19:54:15    697s] Processing tracks to init pin-track alignment.
[02/21 19:54:15    697s] z: 2, totalTracks: 1
[02/21 19:54:15    697s] z: 4, totalTracks: 1
[02/21 19:54:15    697s] z: 6, totalTracks: 1
[02/21 19:54:15    697s] z: 8, totalTracks: 1
[02/21 19:54:15    697s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/21 19:54:15    697s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2030.1M, EPOCH TIME: 1677038055.887706
[02/21 19:54:15    697s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:54:15    697s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:54:15    697s] 
[02/21 19:54:15    697s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 19:54:15    697s] OPERPROF:         Starting CMU at level 5, MEM:2030.1M, EPOCH TIME: 1677038055.892667
[02/21 19:54:15    697s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:2030.1M, EPOCH TIME: 1677038055.893080
[02/21 19:54:15    697s] 
[02/21 19:54:15    697s] Bad Lib Cell Checking (CMU) is done! (0)
[02/21 19:54:15    697s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.000, REAL:0.006, MEM:2030.1M, EPOCH TIME: 1677038055.893667
[02/21 19:54:15    697s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2030.1M, EPOCH TIME: 1677038055.893827
[02/21 19:54:15    697s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2030.1M, EPOCH TIME: 1677038055.893995
[02/21 19:54:15    697s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2030.1MB).
[02/21 19:54:15    697s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.010, MEM:2030.1M, EPOCH TIME: 1677038055.894768
[02/21 19:54:15    697s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.010, REAL:0.011, MEM:2030.1M, EPOCH TIME: 1677038055.894920
[02/21 19:54:15    697s] TDRefine: refinePlace mode is spiral
[02/21 19:54:15    697s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.11434.7
[02/21 19:54:15    697s] OPERPROF:   Starting RefinePlace at level 2, MEM:2030.1M, EPOCH TIME: 1677038055.895098
[02/21 19:54:15    697s] *** Starting refinePlace (0:11:37 mem=2030.1M) ***
[02/21 19:54:15    697s] Total net bbox length = 2.590e+04 (1.259e+04 1.331e+04) (ext = 7.268e+03)
[02/21 19:54:15    697s] 
[02/21 19:54:15    697s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 19:54:15    697s] (I)      Default pattern map key = VQS64_4_default.
[02/21 19:54:15    697s] (I)      Default pattern map key = VQS64_4_default.
[02/21 19:54:15    697s] 
[02/21 19:54:15    697s] Starting Small incrNP...
[02/21 19:54:15    697s] User Input Parameters:
[02/21 19:54:15    697s] - Congestion Driven    : Off
[02/21 19:54:15    697s] - Timing Driven        : Off
[02/21 19:54:15    697s] - Area-Violation Based : Off
[02/21 19:54:15    697s] - Start Rollback Level : -5
[02/21 19:54:15    697s] - Legalized            : On
[02/21 19:54:15    697s] - Window Based         : Off
[02/21 19:54:15    697s] - eDen incr mode       : Off
[02/21 19:54:15    697s] - Small incr mode      : On
[02/21 19:54:15    697s] 
[02/21 19:54:15    697s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2030.1M, EPOCH TIME: 1677038055.912016
[02/21 19:54:15    697s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2030.1M, EPOCH TIME: 1677038055.912798
[02/21 19:54:15    697s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.000, REAL:0.001, MEM:2030.1M, EPOCH TIME: 1677038055.913754
[02/21 19:54:15    697s] default core: bins with density > 0.750 = 28.57 % ( 14 / 49 )
[02/21 19:54:15    697s] Density distribution unevenness ratio = 12.948%
[02/21 19:54:15    697s] Density distribution unevenness ratio (U70) = 4.188%
[02/21 19:54:15    697s] Density distribution unevenness ratio (U80) = 0.183%
[02/21 19:54:15    697s] Density distribution unevenness ratio (U90) = 0.000%
[02/21 19:54:15    697s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.000, REAL:0.002, MEM:2030.1M, EPOCH TIME: 1677038055.914046
[02/21 19:54:15    697s] cost 0.840090, thresh 1.000000
[02/21 19:54:15    697s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2030.1M)
[02/21 19:54:15    697s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[02/21 19:54:15    697s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2030.1M, EPOCH TIME: 1677038055.914538
[02/21 19:54:15    697s] Starting refinePlace ...
[02/21 19:54:15    697s] (I)      Default pattern map key = VQS64_4_default.
[02/21 19:54:15    697s] One DDP V2 for no tweak run.
[02/21 19:54:15    697s] (I)      Default pattern map key = VQS64_4_default.
[02/21 19:54:15    697s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2030.1M, EPOCH TIME: 1677038055.924507
[02/21 19:54:15    697s] DDP initSite1 nrRow 66 nrJob 66
[02/21 19:54:15    697s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2030.1M, EPOCH TIME: 1677038055.924706
[02/21 19:54:15    697s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2030.1M, EPOCH TIME: 1677038055.924905
[02/21 19:54:15    697s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2030.1M, EPOCH TIME: 1677038055.925059
[02/21 19:54:15    697s] DDP markSite nrRow 66 nrJob 66
[02/21 19:54:15    697s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2030.1M, EPOCH TIME: 1677038055.925311
[02/21 19:54:15    697s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.001, MEM:2030.1M, EPOCH TIME: 1677038055.925462
[02/21 19:54:15    697s]   Spread Effort: high, pre-route mode, useDDP on.
[02/21 19:54:15    697s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2030.1MB) @(0:11:37 - 0:11:37).
[02/21 19:54:15    697s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/21 19:54:15    697s] wireLenOptFixPriorityInst 0 inst fixed
[02/21 19:54:15    697s] 
[02/21 19:54:15    697s] Running Spiral with 1 thread in Normal Mode  fetchWidth=9 
[02/21 19:54:16    697s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[02/21 19:54:16    697s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:01.0)
[02/21 19:54:16    697s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/21 19:54:16    697s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:01.0, mem=2030.1MB) @(0:11:37 - 0:11:38).
[02/21 19:54:16    697s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/21 19:54:16    697s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 2030.1MB
[02/21 19:54:16    697s] Statistics of distance of Instance movement in refine placement:
[02/21 19:54:16    697s]   maximum (X+Y) =         0.00 um
[02/21 19:54:16    697s]   mean    (X+Y) =         0.00 um
[02/21 19:54:16    697s] Summary Report:
[02/21 19:54:16    697s] Instances move: 0 (out of 2646 movable)
[02/21 19:54:16    697s] Instances flipped: 0
[02/21 19:54:16    697s] Mean displacement: 0.00 um
[02/21 19:54:16    697s] Max displacement: 0.00 um 
[02/21 19:54:16    697s] Total instances moved : 0
[02/21 19:54:16    697s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.100, REAL:0.098, MEM:2030.1M, EPOCH TIME: 1677038056.012207
[02/21 19:54:16    697s] Total net bbox length = 2.590e+04 (1.259e+04 1.331e+04) (ext = 7.268e+03)
[02/21 19:54:16    697s] Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 2030.1MB
[02/21 19:54:16    697s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:01.0, mem=2030.1MB) @(0:11:37 - 0:11:38).
[02/21 19:54:16    697s] *** Finished refinePlace (0:11:38 mem=2030.1M) ***
[02/21 19:54:16    697s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.11434.7
[02/21 19:54:16    697s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.110, REAL:0.119, MEM:2030.1M, EPOCH TIME: 1677038056.014253
[02/21 19:54:16    697s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2030.1M, EPOCH TIME: 1677038056.014413
[02/21 19:54:16    697s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2646).
[02/21 19:54:16    697s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:54:16    697s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:54:16    697s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:54:16    697s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.010, REAL:0.008, MEM:2030.1M, EPOCH TIME: 1677038056.022573
[02/21 19:54:16    697s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.130, REAL:0.139, MEM:2030.1M, EPOCH TIME: 1677038056.022755
[02/21 19:54:16    697s] **INFO: Flow update: Design timing is met.
[02/21 19:54:16    697s] **INFO: Flow update: Design timing is met.
[02/21 19:54:16    697s] **INFO: Flow update: Design timing is met.
[02/21 19:54:16    697s] Register exp ratio and priority group on 5 nets on 3282 nets : 
[02/21 19:54:16    697s] z=4 : 5 nets
[02/21 19:54:16    697s] 
[02/21 19:54:16    697s] Active setup views:
[02/21 19:54:16    697s]  VView1
[02/21 19:54:16    697s]   Dominating endpoints: 0
[02/21 19:54:16    697s]   Dominating TNS: -0.000
[02/21 19:54:16    697s] 
[02/21 19:54:16    697s] Extraction called for design 'VQS64_4' of instances=2646 and nets=3291 using extraction engine 'preRoute' .
[02/21 19:54:16    697s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/21 19:54:16    697s] Type 'man IMPEXT-3530' for more detail.
[02/21 19:54:16    697s] PreRoute RC Extraction called for design VQS64_4.
[02/21 19:54:16    697s] RC Extraction called in multi-corner(1) mode.
[02/21 19:54:16    697s] RCMode: PreRoute
[02/21 19:54:16    697s]       RC Corner Indexes            0   
[02/21 19:54:16    697s] Capacitance Scaling Factor   : 1.00000 
[02/21 19:54:16    697s] Resistance Scaling Factor    : 1.00000 
[02/21 19:54:16    697s] Clock Cap. Scaling Factor    : 1.00000 
[02/21 19:54:16    697s] Clock Res. Scaling Factor    : 1.00000 
[02/21 19:54:16    697s] Shrink Factor                : 1.00000
[02/21 19:54:16    697s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/21 19:54:16    697s] Using capacitance table file ...
[02/21 19:54:16    697s] RC Grid backup saved.
[02/21 19:54:16    697s] 
[02/21 19:54:16    697s] Trim Metal Layers:
[02/21 19:54:16    697s] LayerId::1 widthSet size::4
[02/21 19:54:16    697s] LayerId::2 widthSet size::4
[02/21 19:54:16    697s] LayerId::3 widthSet size::4
[02/21 19:54:16    697s] LayerId::4 widthSet size::4
[02/21 19:54:16    697s] LayerId::5 widthSet size::4
[02/21 19:54:16    697s] LayerId::6 widthSet size::4
[02/21 19:54:16    697s] LayerId::7 widthSet size::4
[02/21 19:54:16    697s] LayerId::8 widthSet size::4
[02/21 19:54:16    697s] LayerId::9 widthSet size::4
[02/21 19:54:16    697s] LayerId::10 widthSet size::3
[02/21 19:54:16    697s] Skipped RC grid update for preRoute extraction.
[02/21 19:54:16    697s] eee: pegSigSF::1.070000
[02/21 19:54:16    697s] Initializing multi-corner capacitance tables ... 
[02/21 19:54:16    697s] Initializing multi-corner resistance tables ...
[02/21 19:54:16    697s] eee: l::1 avDens::0.088112 usedTrk::563.914289 availTrk::6400.000000 sigTrk::563.914289
[02/21 19:54:16    697s] eee: l::2 avDens::0.158162 usedTrk::1012.235709 availTrk::6400.000000 sigTrk::1012.235709
[02/21 19:54:16    697s] eee: l::3 avDens::0.140707 usedTrk::886.454926 availTrk::6300.000000 sigTrk::886.454926
[02/21 19:54:16    697s] eee: l::4 avDens::0.065644 usedTrk::193.650926 availTrk::2950.000000 sigTrk::193.650926
[02/21 19:54:16    697s] eee: l::5 avDens::0.055389 usedTrk::152.318465 availTrk::2750.000000 sigTrk::152.318465
[02/21 19:54:16    697s] eee: l::6 avDens::0.020216 usedTrk::32.345250 availTrk::1600.000000 sigTrk::32.345250
[02/21 19:54:16    697s] eee: l::7 avDens::0.017131 usedTrk::3.140714 availTrk::183.333333 sigTrk::3.140714
[02/21 19:54:16    697s] eee: l::8 avDens::0.017408 usedTrk::2.611214 availTrk::150.000000 sigTrk::2.611214
[02/21 19:54:16    697s] eee: l::9 avDens::0.004969 usedTrk::0.173929 availTrk::35.000000 sigTrk::0.173929
[02/21 19:54:16    697s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/21 19:54:16    697s] {RT VRCCorner 0 10 10 {4 1} {7 0} {9 0} 3}
[02/21 19:54:16    697s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.209479 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.817400 pMod=83 wcR=0.500500 newSi=0.004800 wHLS=1.532572 siPrev=0 viaL=0.000000
[02/21 19:54:16    697s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2012.785M)
[02/21 19:54:16    697s] Skewing Data Summary (End_of_FINAL)
[02/21 19:54:16    697s] --------------------------------------------------
[02/21 19:54:16    697s]  Total skewed count:0
[02/21 19:54:16    697s] --------------------------------------------------
[02/21 19:54:16    697s] Starting delay calculation for Setup views
[02/21 19:54:16    697s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/21 19:54:16    697s] #################################################################################
[02/21 19:54:16    697s] # Design Stage: PreRoute
[02/21 19:54:16    697s] # Design Name: VQS64_4
[02/21 19:54:16    697s] # Design Mode: 90nm
[02/21 19:54:16    697s] # Analysis Mode: MMMC Non-OCV 
[02/21 19:54:16    697s] # Parasitics Mode: No SPEF/RCDB 
[02/21 19:54:16    697s] # Signoff Settings: SI Off 
[02/21 19:54:16    697s] #################################################################################
[02/21 19:54:16    698s] Calculate delays in Single mode...
[02/21 19:54:16    698s] Topological Sorting (REAL = 0:00:00.0, MEM = 2008.6M, InitMEM = 2008.6M)
[02/21 19:54:16    698s] Start delay calculation (fullDC) (1 T). (MEM=2008.56)
[02/21 19:54:16    698s] End AAE Lib Interpolated Model. (MEM=2020.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/21 19:54:17    698s] Total number of fetched objects 3671
[02/21 19:54:17    698s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/21 19:54:17    698s] End delay calculation. (MEM=2035.76 CPU=0:00:00.6 REAL=0:00:01.0)
[02/21 19:54:17    698s] End delay calculation (fullDC). (MEM=2035.76 CPU=0:00:00.8 REAL=0:00:01.0)
[02/21 19:54:17    698s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 2035.8M) ***
[02/21 19:54:17    699s] *** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:11:39 mem=2035.8M)
[02/21 19:54:17    699s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2035.76 MB )
[02/21 19:54:17    699s] (I)      ==================== Layers =====================
[02/21 19:54:17    699s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 19:54:17    699s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[02/21 19:54:17    699s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 19:54:17    699s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[02/21 19:54:17    699s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[02/21 19:54:17    699s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[02/21 19:54:17    699s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[02/21 19:54:17    699s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[02/21 19:54:17    699s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[02/21 19:54:17    699s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[02/21 19:54:17    699s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[02/21 19:54:17    699s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[02/21 19:54:17    699s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[02/21 19:54:17    699s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[02/21 19:54:17    699s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[02/21 19:54:17    699s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[02/21 19:54:17    699s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[02/21 19:54:17    699s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[02/21 19:54:17    699s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[02/21 19:54:17    699s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[02/21 19:54:17    699s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[02/21 19:54:17    699s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[02/21 19:54:17    699s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 19:54:17    699s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[02/21 19:54:17    699s] (I)      |   0 |  0 |  active |   other |        |    MS |
[02/21 19:54:17    699s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[02/21 19:54:17    699s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 19:54:17    699s] (I)      Started Import and model ( Curr Mem: 2035.76 MB )
[02/21 19:54:17    699s] (I)      Default pattern map key = VQS64_4_default.
[02/21 19:54:17    699s] (I)      == Non-default Options ==
[02/21 19:54:17    699s] (I)      Build term to term wires                           : false
[02/21 19:54:17    699s] (I)      Maximum routing layer                              : 10
[02/21 19:54:17    699s] (I)      Number of threads                                  : 1
[02/21 19:54:17    699s] (I)      Method to set GCell size                           : row
[02/21 19:54:17    699s] (I)      Counted 351 PG shapes. We will not process PG shapes layer by layer.
[02/21 19:54:17    699s] (I)      Use row-based GCell size
[02/21 19:54:17    699s] (I)      Use row-based GCell align
[02/21 19:54:17    699s] (I)      layer 0 area = 0
[02/21 19:54:17    699s] (I)      layer 1 area = 0
[02/21 19:54:17    699s] (I)      layer 2 area = 0
[02/21 19:54:17    699s] (I)      layer 3 area = 0
[02/21 19:54:17    699s] (I)      layer 4 area = 0
[02/21 19:54:17    699s] (I)      layer 5 area = 0
[02/21 19:54:17    699s] (I)      layer 6 area = 0
[02/21 19:54:17    699s] (I)      layer 7 area = 0
[02/21 19:54:17    699s] (I)      layer 8 area = 0
[02/21 19:54:17    699s] (I)      layer 9 area = 0
[02/21 19:54:17    699s] (I)      GCell unit size   : 2800
[02/21 19:54:17    699s] (I)      GCell multiplier  : 1
[02/21 19:54:17    699s] (I)      GCell row height  : 2800
[02/21 19:54:17    699s] (I)      Actual row height : 2800
[02/21 19:54:17    699s] (I)      GCell align ref   : 10080 10080
[02/21 19:54:17    699s] [NR-eGR] Track table information for default rule: 
[02/21 19:54:17    699s] [NR-eGR] metal1 has single uniform track structure
[02/21 19:54:17    699s] [NR-eGR] metal2 has single uniform track structure
[02/21 19:54:17    699s] [NR-eGR] metal3 has single uniform track structure
[02/21 19:54:17    699s] [NR-eGR] metal4 has single uniform track structure
[02/21 19:54:17    699s] [NR-eGR] metal5 has single uniform track structure
[02/21 19:54:17    699s] [NR-eGR] metal6 has single uniform track structure
[02/21 19:54:17    699s] [NR-eGR] metal7 has single uniform track structure
[02/21 19:54:17    699s] [NR-eGR] metal8 has single uniform track structure
[02/21 19:54:17    699s] [NR-eGR] metal9 has single uniform track structure
[02/21 19:54:17    699s] [NR-eGR] metal10 has single uniform track structure
[02/21 19:54:17    699s] (I)      ============== Default via ===============
[02/21 19:54:17    699s] (I)      +---+------------------+-----------------+
[02/21 19:54:17    699s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[02/21 19:54:17    699s] (I)      +---+------------------+-----------------+
[02/21 19:54:17    699s] (I)      | 1 |    8  via1_7     |    8  via1_7    |
[02/21 19:54:17    699s] (I)      | 2 |   12  via2_5     |   12  via2_5    |
[02/21 19:54:17    699s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[02/21 19:54:17    699s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[02/21 19:54:17    699s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[02/21 19:54:17    699s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[02/21 19:54:17    699s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[02/21 19:54:17    699s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[02/21 19:54:17    699s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[02/21 19:54:17    699s] (I)      +---+------------------+-----------------+
[02/21 19:54:17    699s] [NR-eGR] Read 146 PG shapes
[02/21 19:54:17    699s] [NR-eGR] Read 0 clock shapes
[02/21 19:54:17    699s] [NR-eGR] Read 0 other shapes
[02/21 19:54:17    699s] [NR-eGR] #Routing Blockages  : 0
[02/21 19:54:17    699s] [NR-eGR] #Instance Blockages : 0
[02/21 19:54:17    699s] [NR-eGR] #PG Blockages       : 146
[02/21 19:54:17    699s] [NR-eGR] #Halo Blockages     : 0
[02/21 19:54:17    699s] [NR-eGR] #Boundary Blockages : 0
[02/21 19:54:17    699s] [NR-eGR] #Clock Blockages    : 0
[02/21 19:54:17    699s] [NR-eGR] #Other Blockages    : 0
[02/21 19:54:17    699s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/21 19:54:17    699s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/21 19:54:17    699s] [NR-eGR] Read 3191 nets ( ignored 0 )
[02/21 19:54:17    699s] (I)      early_global_route_priority property id does not exist.
[02/21 19:54:17    699s] (I)      Read Num Blocks=146  Num Prerouted Wires=0  Num CS=0
[02/21 19:54:17    699s] (I)      Layer 1 (V) : #blockages 146 : #preroutes 0
[02/21 19:54:17    699s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[02/21 19:54:17    699s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[02/21 19:54:17    699s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[02/21 19:54:17    699s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[02/21 19:54:17    699s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[02/21 19:54:17    699s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[02/21 19:54:17    699s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[02/21 19:54:17    699s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[02/21 19:54:17    699s] (I)      Number of ignored nets                =      0
[02/21 19:54:17    699s] (I)      Number of connected nets              =      0
[02/21 19:54:17    699s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/21 19:54:17    699s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/21 19:54:17    699s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/21 19:54:17    699s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/21 19:54:17    699s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/21 19:54:17    699s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/21 19:54:17    699s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/21 19:54:17    699s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/21 19:54:17    699s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/21 19:54:17    699s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/21 19:54:17    699s] (I)      Ndr track 0 does not exist
[02/21 19:54:17    699s] (I)      ---------------------Grid Graph Info--------------------
[02/21 19:54:17    699s] (I)      Routing area        : (0, 0) - (214200, 204960)
[02/21 19:54:17    699s] (I)      Core area           : (10080, 10080) - (204120, 194880)
[02/21 19:54:17    699s] (I)      Site width          :   380  (dbu)
[02/21 19:54:17    699s] (I)      Row height          :  2800  (dbu)
[02/21 19:54:17    699s] (I)      GCell row height    :  2800  (dbu)
[02/21 19:54:17    699s] (I)      GCell width         :  2800  (dbu)
[02/21 19:54:17    699s] (I)      GCell height        :  2800  (dbu)
[02/21 19:54:17    699s] (I)      Grid                :    76    73    10
[02/21 19:54:17    699s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[02/21 19:54:17    699s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[02/21 19:54:17    699s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[02/21 19:54:17    699s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[02/21 19:54:17    699s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[02/21 19:54:17    699s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[02/21 19:54:17    699s] (I)      Default pitch size  :   270   280   280   560   560   560  1680  1680  3200  3360
[02/21 19:54:17    699s] (I)      First track coord   :   140   190   140   750   700   750  1820  1870  3820  3550
[02/21 19:54:17    699s] (I)      Num tracks per GCell: 10.37 10.00 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[02/21 19:54:17    699s] (I)      Total num of tracks :   732   765   732   381   365   381   121   127    63    63
[02/21 19:54:17    699s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[02/21 19:54:17    699s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[02/21 19:54:17    699s] (I)      --------------------------------------------------------
[02/21 19:54:17    699s] 
[02/21 19:54:17    699s] [NR-eGR] ============ Routing rule table ============
[02/21 19:54:17    699s] [NR-eGR] Rule id: 0  Nets: 3191
[02/21 19:54:17    699s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[02/21 19:54:17    699s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[02/21 19:54:17    699s] (I)                    Pitch  280  280  560  560  560  1680  1680  3200  3360 
[02/21 19:54:17    699s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[02/21 19:54:17    699s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[02/21 19:54:17    699s] [NR-eGR] ========================================
[02/21 19:54:17    699s] [NR-eGR] 
[02/21 19:54:17    699s] (I)      =============== Blocked Tracks ===============
[02/21 19:54:17    699s] (I)      +-------+---------+----------+---------------+
[02/21 19:54:17    699s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/21 19:54:17    699s] (I)      +-------+---------+----------+---------------+
[02/21 19:54:17    699s] (I)      |     1 |       0 |        0 |         0.00% |
[02/21 19:54:17    699s] (I)      |     2 |   55845 |     3194 |         5.72% |
[02/21 19:54:17    699s] (I)      |     3 |   55632 |        0 |         0.00% |
[02/21 19:54:17    699s] (I)      |     4 |   27813 |        0 |         0.00% |
[02/21 19:54:17    699s] (I)      |     5 |   27740 |        0 |         0.00% |
[02/21 19:54:17    699s] (I)      |     6 |   27813 |        0 |         0.00% |
[02/21 19:54:17    699s] (I)      |     7 |    9196 |        0 |         0.00% |
[02/21 19:54:17    699s] (I)      |     8 |    9271 |        0 |         0.00% |
[02/21 19:54:17    699s] (I)      |     9 |    4788 |        0 |         0.00% |
[02/21 19:54:17    699s] (I)      |    10 |    4599 |        0 |         0.00% |
[02/21 19:54:17    699s] (I)      +-------+---------+----------+---------------+
[02/21 19:54:17    699s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2035.76 MB )
[02/21 19:54:17    699s] (I)      Reset routing kernel
[02/21 19:54:17    699s] (I)      Started Global Routing ( Curr Mem: 2035.76 MB )
[02/21 19:54:17    699s] (I)      totalPins=10183  totalGlobalPin=9600 (94.27%)
[02/21 19:54:17    699s] (I)      total 2D Cap : 111220 = (41724 H, 69496 V)
[02/21 19:54:17    699s] [NR-eGR] Layer group 1: route 5 net(s) in layer range [4, 10]
[02/21 19:54:17    699s] (I)      
[02/21 19:54:17    699s] (I)      ============  Phase 1a Route ============
[02/21 19:54:17    699s] (I)      Usage: 732 = (381 H, 351 V) = (0.91% H, 0.51% V) = (5.334e+02um H, 4.914e+02um V)
[02/21 19:54:17    699s] (I)      
[02/21 19:54:17    699s] (I)      ============  Phase 1b Route ============
[02/21 19:54:17    699s] (I)      Usage: 732 = (381 H, 351 V) = (0.91% H, 0.51% V) = (5.334e+02um H, 4.914e+02um V)
[02/21 19:54:17    699s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.024800e+03um
[02/21 19:54:17    699s] (I)      
[02/21 19:54:17    699s] (I)      ============  Phase 1c Route ============
[02/21 19:54:17    699s] (I)      Usage: 732 = (381 H, 351 V) = (0.91% H, 0.51% V) = (5.334e+02um H, 4.914e+02um V)
[02/21 19:54:17    699s] (I)      
[02/21 19:54:17    699s] (I)      ============  Phase 1d Route ============
[02/21 19:54:17    699s] (I)      Usage: 732 = (381 H, 351 V) = (0.91% H, 0.51% V) = (5.334e+02um H, 4.914e+02um V)
[02/21 19:54:17    699s] (I)      
[02/21 19:54:17    699s] (I)      ============  Phase 1e Route ============
[02/21 19:54:17    699s] (I)      Usage: 732 = (381 H, 351 V) = (0.91% H, 0.51% V) = (5.334e+02um H, 4.914e+02um V)
[02/21 19:54:17    699s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.024800e+03um
[02/21 19:54:17    699s] (I)      
[02/21 19:54:17    699s] (I)      ============  Phase 1l Route ============
[02/21 19:54:17    699s] (I)      total 2D Cap : 219503 = (97356 H, 122147 V)
[02/21 19:54:17    699s] [NR-eGR] Layer group 2: route 3186 net(s) in layer range [2, 10]
[02/21 19:54:17    699s] (I)      
[02/21 19:54:17    699s] (I)      ============  Phase 1a Route ============
[02/21 19:54:17    699s] (I)      Usage: 20488 = (10017 H, 10471 V) = (10.29% H, 8.57% V) = (1.402e+04um H, 1.466e+04um V)
[02/21 19:54:17    699s] (I)      
[02/21 19:54:17    699s] (I)      ============  Phase 1b Route ============
[02/21 19:54:17    699s] (I)      Usage: 20488 = (10017 H, 10471 V) = (10.29% H, 8.57% V) = (1.402e+04um H, 1.466e+04um V)
[02/21 19:54:17    699s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.868320e+04um
[02/21 19:54:17    699s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/21 19:54:17    699s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/21 19:54:17    699s] (I)      
[02/21 19:54:17    699s] (I)      ============  Phase 1c Route ============
[02/21 19:54:17    699s] (I)      Usage: 20488 = (10017 H, 10471 V) = (10.29% H, 8.57% V) = (1.402e+04um H, 1.466e+04um V)
[02/21 19:54:17    699s] (I)      
[02/21 19:54:17    699s] (I)      ============  Phase 1d Route ============
[02/21 19:54:17    699s] (I)      Usage: 20488 = (10017 H, 10471 V) = (10.29% H, 8.57% V) = (1.402e+04um H, 1.466e+04um V)
[02/21 19:54:17    699s] (I)      
[02/21 19:54:17    699s] (I)      ============  Phase 1e Route ============
[02/21 19:54:17    699s] (I)      Usage: 20488 = (10017 H, 10471 V) = (10.29% H, 8.57% V) = (1.402e+04um H, 1.466e+04um V)
[02/21 19:54:17    699s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.868320e+04um
[02/21 19:54:17    699s] (I)      
[02/21 19:54:17    699s] (I)      ============  Phase 1l Route ============
[02/21 19:54:17    699s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/21 19:54:17    699s] (I)      Layer  2:      51886     12084         0           0       54720    ( 0.00%) 
[02/21 19:54:17    699s] (I)      Layer  3:      54900      9511         0           0       54750    ( 0.00%) 
[02/21 19:54:17    699s] (I)      Layer  4:      27432      1982         0           0       27360    ( 0.00%) 
[02/21 19:54:17    699s] (I)      Layer  5:      27375       886         0           0       27375    ( 0.00%) 
[02/21 19:54:17    699s] (I)      Layer  6:      27432       345         0           0       27360    ( 0.00%) 
[02/21 19:54:17    699s] (I)      Layer  7:       9075         8         0           0        9125    ( 0.00%) 
[02/21 19:54:17    699s] (I)      Layer  8:       9144        20         0           0        9120    ( 0.00%) 
[02/21 19:54:17    699s] (I)      Layer  9:       4725         0         0         656        4134    (13.70%) 
[02/21 19:54:17    699s] (I)      Layer 10:       4536         0         0         780        3780    (17.11%) 
[02/21 19:54:17    699s] (I)      Total:        216505     24836         0        1436      217724    ( 0.66%) 
[02/21 19:54:17    699s] (I)      
[02/21 19:54:17    699s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/21 19:54:17    699s] [NR-eGR]                        OverCon            
[02/21 19:54:17    699s] [NR-eGR]                         #Gcell     %Gcell
[02/21 19:54:17    699s] [NR-eGR]        Layer             (1-0)    OverCon
[02/21 19:54:17    699s] [NR-eGR] ----------------------------------------------
[02/21 19:54:17    699s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/21 19:54:17    699s] [NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[02/21 19:54:17    699s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/21 19:54:17    699s] [NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[02/21 19:54:17    699s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[02/21 19:54:17    699s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[02/21 19:54:17    699s] [NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[02/21 19:54:17    699s] [NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[02/21 19:54:17    699s] [NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[02/21 19:54:17    699s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[02/21 19:54:17    699s] [NR-eGR] ----------------------------------------------
[02/21 19:54:17    699s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[02/21 19:54:17    699s] [NR-eGR] 
[02/21 19:54:17    699s] (I)      Finished Global Routing ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2043.77 MB )
[02/21 19:54:17    699s] (I)      total 2D Cap : 219503 = (97356 H, 122147 V)
[02/21 19:54:17    699s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/21 19:54:17    699s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 2043.77 MB )
[02/21 19:54:17    699s] (I)      ====================================== Runtime Summary =======================================
[02/21 19:54:17    699s] (I)       Step                                         %        Start       Finish      Real       CPU 
[02/21 19:54:17    699s] (I)      ----------------------------------------------------------------------------------------------
[02/21 19:54:17    699s] (I)       Early Global Route kernel              100.00%  1732.87 sec  1732.98 sec  0.11 sec  0.11 sec 
[02/21 19:54:17    699s] (I)       +-Import and model                      35.47%  1732.88 sec  1732.91 sec  0.04 sec  0.04 sec 
[02/21 19:54:17    699s] (I)       | +-Create place DB                     10.28%  1732.88 sec  1732.89 sec  0.01 sec  0.01 sec 
[02/21 19:54:17    699s] (I)       | | +-Import place data                  9.91%  1732.88 sec  1732.89 sec  0.01 sec  0.01 sec 
[02/21 19:54:17    699s] (I)       | | | +-Read instances and placement     3.07%  1732.88 sec  1732.88 sec  0.00 sec  0.00 sec 
[02/21 19:54:17    699s] (I)       | | | +-Read nets                        6.08%  1732.88 sec  1732.89 sec  0.01 sec  0.01 sec 
[02/21 19:54:17    699s] (I)       | +-Create route DB                     17.50%  1732.89 sec  1732.91 sec  0.02 sec  0.02 sec 
[02/21 19:54:17    699s] (I)       | | +-Import route data (1T)            16.84%  1732.89 sec  1732.91 sec  0.02 sec  0.02 sec 
[02/21 19:54:17    699s] (I)       | | | +-Read blockages ( Layer 2-10 )    3.60%  1732.89 sec  1732.89 sec  0.00 sec  0.01 sec 
[02/21 19:54:17    699s] (I)       | | | | +-Read routing blockages         0.01%  1732.89 sec  1732.89 sec  0.00 sec  0.00 sec 
[02/21 19:54:17    699s] (I)       | | | | +-Read instance blockages        0.64%  1732.89 sec  1732.89 sec  0.00 sec  0.00 sec 
[02/21 19:54:17    699s] (I)       | | | | +-Read PG blockages              0.10%  1732.89 sec  1732.89 sec  0.00 sec  0.00 sec 
[02/21 19:54:17    699s] (I)       | | | | +-Read clock blockages           0.04%  1732.89 sec  1732.89 sec  0.00 sec  0.00 sec 
[02/21 19:54:17    699s] (I)       | | | | +-Read other blockages           0.04%  1732.89 sec  1732.89 sec  0.00 sec  0.00 sec 
[02/21 19:54:17    699s] (I)       | | | | +-Read halo blockages            0.04%  1732.89 sec  1732.89 sec  0.00 sec  0.00 sec 
[02/21 19:54:17    699s] (I)       | | | | +-Read boundary cut boxes        0.01%  1732.89 sec  1732.89 sec  0.00 sec  0.00 sec 
[02/21 19:54:17    699s] (I)       | | | +-Read blackboxes                  0.03%  1732.90 sec  1732.90 sec  0.00 sec  0.00 sec 
[02/21 19:54:17    699s] (I)       | | | +-Read prerouted                   1.27%  1732.90 sec  1732.90 sec  0.00 sec  0.00 sec 
[02/21 19:54:17    699s] (I)       | | | +-Read unlegalized nets            0.29%  1732.90 sec  1732.90 sec  0.00 sec  0.00 sec 
[02/21 19:54:17    699s] (I)       | | | +-Read nets                        1.48%  1732.90 sec  1732.90 sec  0.00 sec  0.00 sec 
[02/21 19:54:17    699s] (I)       | | | +-Set up via pillars               0.02%  1732.90 sec  1732.90 sec  0.00 sec  0.00 sec 
[02/21 19:54:17    699s] (I)       | | | +-Initialize 3D grid graph         0.07%  1732.90 sec  1732.90 sec  0.00 sec  0.00 sec 
[02/21 19:54:17    699s] (I)       | | | +-Model blockage capacity          3.26%  1732.90 sec  1732.91 sec  0.00 sec  0.00 sec 
[02/21 19:54:17    699s] (I)       | | | | +-Initialize 3D capacity         2.61%  1732.90 sec  1732.90 sec  0.00 sec  0.00 sec 
[02/21 19:54:17    699s] (I)       | +-Read aux data                        0.01%  1732.91 sec  1732.91 sec  0.00 sec  0.00 sec 
[02/21 19:54:17    699s] (I)       | +-Others data preparation              0.27%  1732.91 sec  1732.91 sec  0.00 sec  0.00 sec 
[02/21 19:54:17    699s] (I)       | +-Create route kernel                  5.11%  1732.91 sec  1732.91 sec  0.01 sec  0.01 sec 
[02/21 19:54:17    699s] (I)       +-Global Routing                        54.55%  1732.91 sec  1732.97 sec  0.06 sec  0.06 sec 
[02/21 19:54:17    699s] (I)       | +-Initialization                       0.79%  1732.91 sec  1732.92 sec  0.00 sec  0.00 sec 
[02/21 19:54:17    699s] (I)       | +-Net group 1                          7.63%  1732.92 sec  1732.92 sec  0.01 sec  0.01 sec 
[02/21 19:54:17    699s] (I)       | | +-Generate topology                  0.19%  1732.92 sec  1732.92 sec  0.00 sec  0.00 sec 
[02/21 19:54:17    699s] (I)       | | +-Phase 1a                           1.14%  1732.92 sec  1732.92 sec  0.00 sec  0.00 sec 
[02/21 19:54:17    699s] (I)       | | | +-Pattern routing (1T)             0.73%  1732.92 sec  1732.92 sec  0.00 sec  0.00 sec 
[02/21 19:54:17    699s] (I)       | | +-Phase 1b                           0.08%  1732.92 sec  1732.92 sec  0.00 sec  0.00 sec 
[02/21 19:54:17    699s] (I)       | | +-Phase 1c                           0.04%  1732.92 sec  1732.92 sec  0.00 sec  0.00 sec 
[02/21 19:54:17    699s] (I)       | | +-Phase 1d                           0.03%  1732.92 sec  1732.92 sec  0.00 sec  0.00 sec 
[02/21 19:54:17    699s] (I)       | | +-Phase 1e                           0.47%  1732.92 sec  1732.92 sec  0.00 sec  0.00 sec 
[02/21 19:54:17    699s] (I)       | | | +-Route legalization               0.01%  1732.92 sec  1732.92 sec  0.00 sec  0.00 sec 
[02/21 19:54:17    699s] (I)       | | +-Phase 1l                           1.98%  1732.92 sec  1732.92 sec  0.00 sec  0.00 sec 
[02/21 19:54:17    699s] (I)       | | | +-Layer assignment (1T)            1.58%  1732.92 sec  1732.92 sec  0.00 sec  0.00 sec 
[02/21 19:54:17    699s] (I)       | +-Net group 2                         41.69%  1732.92 sec  1732.97 sec  0.05 sec  0.04 sec 
[02/21 19:54:17    699s] (I)       | | +-Generate topology                  3.20%  1732.93 sec  1732.93 sec  0.00 sec  0.00 sec 
[02/21 19:54:17    699s] (I)       | | +-Phase 1a                           7.61%  1732.93 sec  1732.94 sec  0.01 sec  0.01 sec 
[02/21 19:54:17    699s] (I)       | | | +-Pattern routing (1T)             5.82%  1732.93 sec  1732.94 sec  0.01 sec  0.01 sec 
[02/21 19:54:17    699s] (I)       | | | +-Add via demand to 2D             0.93%  1732.94 sec  1732.94 sec  0.00 sec  0.00 sec 
[02/21 19:54:17    699s] (I)       | | +-Phase 1b                           0.13%  1732.94 sec  1732.94 sec  0.00 sec  0.00 sec 
[02/21 19:54:17    699s] (I)       | | +-Phase 1c                           0.03%  1732.94 sec  1732.94 sec  0.00 sec  0.00 sec 
[02/21 19:54:17    699s] (I)       | | +-Phase 1d                           0.03%  1732.94 sec  1732.94 sec  0.00 sec  0.00 sec 
[02/21 19:54:17    699s] (I)       | | +-Phase 1e                           0.49%  1732.94 sec  1732.94 sec  0.00 sec  0.00 sec 
[02/21 19:54:17    699s] (I)       | | | +-Route legalization               0.01%  1732.94 sec  1732.94 sec  0.00 sec  0.00 sec 
[02/21 19:54:17    699s] (I)       | | +-Phase 1l                          26.35%  1732.94 sec  1732.97 sec  0.03 sec  0.02 sec 
[02/21 19:54:17    699s] (I)       | | | +-Layer assignment (1T)           25.32%  1732.94 sec  1732.97 sec  0.03 sec  0.02 sec 
[02/21 19:54:17    699s] (I)       | +-Clean cong LA                        0.01%  1732.97 sec  1732.97 sec  0.00 sec  0.00 sec 
[02/21 19:54:17    699s] (I)       +-Export 3D cong map                     2.10%  1732.97 sec  1732.98 sec  0.00 sec  0.00 sec 
[02/21 19:54:17    699s] (I)       | +-Export 2D cong map                   0.21%  1732.98 sec  1732.98 sec  0.00 sec  0.00 sec 
[02/21 19:54:17    699s] (I)      ===================== Summary by functions =====================
[02/21 19:54:17    699s] (I)       Lv  Step                                 %      Real       CPU 
[02/21 19:54:17    699s] (I)      ----------------------------------------------------------------
[02/21 19:54:17    699s] (I)        0  Early Global Route kernel      100.00%  0.11 sec  0.11 sec 
[02/21 19:54:17    699s] (I)        1  Global Routing                  54.55%  0.06 sec  0.06 sec 
[02/21 19:54:17    699s] (I)        1  Import and model                35.47%  0.04 sec  0.04 sec 
[02/21 19:54:17    699s] (I)        1  Export 3D cong map               2.10%  0.00 sec  0.00 sec 
[02/21 19:54:17    699s] (I)        2  Net group 2                     41.69%  0.05 sec  0.04 sec 
[02/21 19:54:17    699s] (I)        2  Create route DB                 17.50%  0.02 sec  0.02 sec 
[02/21 19:54:17    699s] (I)        2  Create place DB                 10.28%  0.01 sec  0.01 sec 
[02/21 19:54:17    699s] (I)        2  Net group 1                      7.63%  0.01 sec  0.01 sec 
[02/21 19:54:17    699s] (I)        2  Create route kernel              5.11%  0.01 sec  0.01 sec 
[02/21 19:54:17    699s] (I)        2  Initialization                   0.79%  0.00 sec  0.00 sec 
[02/21 19:54:17    699s] (I)        2  Others data preparation          0.27%  0.00 sec  0.00 sec 
[02/21 19:54:17    699s] (I)        2  Export 2D cong map               0.21%  0.00 sec  0.00 sec 
[02/21 19:54:17    699s] (I)        2  Read aux data                    0.01%  0.00 sec  0.00 sec 
[02/21 19:54:17    699s] (I)        2  Clean cong LA                    0.01%  0.00 sec  0.00 sec 
[02/21 19:54:17    699s] (I)        3  Phase 1l                        28.33%  0.03 sec  0.02 sec 
[02/21 19:54:17    699s] (I)        3  Import route data (1T)          16.84%  0.02 sec  0.02 sec 
[02/21 19:54:17    699s] (I)        3  Import place data                9.91%  0.01 sec  0.01 sec 
[02/21 19:54:17    699s] (I)        3  Phase 1a                         8.75%  0.01 sec  0.01 sec 
[02/21 19:54:17    699s] (I)        3  Generate topology                3.39%  0.00 sec  0.00 sec 
[02/21 19:54:17    699s] (I)        3  Phase 1e                         0.96%  0.00 sec  0.00 sec 
[02/21 19:54:17    699s] (I)        3  Phase 1b                         0.21%  0.00 sec  0.00 sec 
[02/21 19:54:17    699s] (I)        3  Phase 1c                         0.08%  0.00 sec  0.00 sec 
[02/21 19:54:17    699s] (I)        3  Phase 1d                         0.07%  0.00 sec  0.00 sec 
[02/21 19:54:17    699s] (I)        4  Layer assignment (1T)           26.90%  0.03 sec  0.02 sec 
[02/21 19:54:17    699s] (I)        4  Read nets                        7.56%  0.01 sec  0.01 sec 
[02/21 19:54:17    699s] (I)        4  Pattern routing (1T)             6.55%  0.01 sec  0.01 sec 
[02/21 19:54:17    699s] (I)        4  Read blockages ( Layer 2-10 )    3.60%  0.00 sec  0.01 sec 
[02/21 19:54:17    699s] (I)        4  Model blockage capacity          3.26%  0.00 sec  0.00 sec 
[02/21 19:54:17    699s] (I)        4  Read instances and placement     3.07%  0.00 sec  0.00 sec 
[02/21 19:54:17    699s] (I)        4  Read prerouted                   1.27%  0.00 sec  0.00 sec 
[02/21 19:54:17    699s] (I)        4  Add via demand to 2D             0.93%  0.00 sec  0.00 sec 
[02/21 19:54:17    699s] (I)        4  Read unlegalized nets            0.29%  0.00 sec  0.00 sec 
[02/21 19:54:17    699s] (I)        4  Initialize 3D grid graph         0.07%  0.00 sec  0.00 sec 
[02/21 19:54:17    699s] (I)        4  Read blackboxes                  0.03%  0.00 sec  0.00 sec 
[02/21 19:54:17    699s] (I)        4  Set up via pillars               0.02%  0.00 sec  0.00 sec 
[02/21 19:54:17    699s] (I)        4  Route legalization               0.02%  0.00 sec  0.00 sec 
[02/21 19:54:17    699s] (I)        5  Initialize 3D capacity           2.61%  0.00 sec  0.00 sec 
[02/21 19:54:17    699s] (I)        5  Read instance blockages          0.64%  0.00 sec  0.00 sec 
[02/21 19:54:17    699s] (I)        5  Read PG blockages                0.10%  0.00 sec  0.00 sec 
[02/21 19:54:17    699s] (I)        5  Read clock blockages             0.04%  0.00 sec  0.00 sec 
[02/21 19:54:17    699s] (I)        5  Read other blockages             0.04%  0.00 sec  0.00 sec 
[02/21 19:54:17    699s] (I)        5  Read halo blockages              0.04%  0.00 sec  0.00 sec 
[02/21 19:54:17    699s] (I)        5  Read routing blockages           0.01%  0.00 sec  0.00 sec 
[02/21 19:54:17    699s] (I)        5  Read boundary cut boxes          0.01%  0.00 sec  0.00 sec 
[02/21 19:54:17    699s] OPERPROF: Starting HotSpotCal at level 1, MEM:2043.8M, EPOCH TIME: 1677038057.656316
[02/21 19:54:17    699s] [hotspot] +------------+---------------+---------------+
[02/21 19:54:17    699s] [hotspot] |            |   max hotspot | total hotspot |
[02/21 19:54:17    699s] [hotspot] +------------+---------------+---------------+
[02/21 19:54:17    699s] [hotspot] | normalized |          0.00 |          0.00 |
[02/21 19:54:17    699s] [hotspot] +------------+---------------+---------------+
[02/21 19:54:17    699s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/21 19:54:17    699s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/21 19:54:17    699s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:2043.8M, EPOCH TIME: 1677038057.657355
[02/21 19:54:17    699s] [hotspot] Hotspot report including placement blocked areas
[02/21 19:54:17    699s] OPERPROF: Starting HotSpotCal at level 1, MEM:2043.8M, EPOCH TIME: 1677038057.657699
[02/21 19:54:17    699s] [hotspot] +------------+---------------+---------------+
[02/21 19:54:17    699s] [hotspot] |            |   max hotspot | total hotspot |
[02/21 19:54:17    699s] [hotspot] +------------+---------------+---------------+
[02/21 19:54:17    699s] [hotspot] | normalized |          0.00 |          0.00 |
[02/21 19:54:17    699s] [hotspot] +------------+---------------+---------------+
[02/21 19:54:17    699s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/21 19:54:17    699s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/21 19:54:17    699s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:2043.8M, EPOCH TIME: 1677038057.658624
[02/21 19:54:17    699s] Reported timing to dir ./timingReports
[02/21 19:54:17    699s] **optDesign ... cpu = 0:00:53, real = 0:00:53, mem = 1623.7M, totSessionCpu=0:11:39 **
[02/21 19:54:17    699s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1997.8M, EPOCH TIME: 1677038057.667812
[02/21 19:54:17    699s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:54:17    699s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:54:17    699s] 
[02/21 19:54:17    699s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 19:54:17    699s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.005, MEM:1997.8M, EPOCH TIME: 1677038057.673224
[02/21 19:54:17    699s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:54:17    699s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:54:20    699s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 VView1 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.005  |  0.010  |  0.005  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   768   |   512   |   256   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2013.2M, EPOCH TIME: 1677038060.989342
[02/21 19:54:20    699s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:54:20    699s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:54:20    699s] 
[02/21 19:54:20    699s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 19:54:20    699s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.006, MEM:2013.2M, EPOCH TIME: 1677038060.994951
[02/21 19:54:20    699s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:54:20    699s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:54:20    699s] Density: 60.796%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:2013.2M, EPOCH TIME: 1677038060.999840
[02/21 19:54:21    699s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:54:21    699s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:54:21    699s] 
[02/21 19:54:21    699s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 19:54:21    699s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.005, MEM:2013.2M, EPOCH TIME: 1677038061.005171
[02/21 19:54:21    699s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:54:21    699s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:54:21    699s] **optDesign ... cpu = 0:00:53, real = 0:00:57, mem = 1624.4M, totSessionCpu=0:11:40 **
[02/21 19:54:21    699s] *** Finished optDesign ***
[02/21 19:54:21    699s] 
[02/21 19:54:21    699s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:55.8 real=0:00:59.3)
[02/21 19:54:21    699s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:00.8 real=0:00:00.9)
[02/21 19:54:21    699s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:11.7 real=0:00:11.8)
[02/21 19:54:21    699s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:04.2 real=0:00:04.2)
[02/21 19:54:21    699s] 	OPT_RUNTIME:            rePlace (count =  2): (cpu=0:00:10.5 real=0:00:10.5)
[02/21 19:54:21    699s] 	OPT_RUNTIME:                tns (count =  1): (cpu=0:00:01.0 real=0:00:01.0)
[02/21 19:54:21    699s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:15.0 real=0:00:15.0)
[02/21 19:54:21    699s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:00.4 real=0:00:00.4)
[02/21 19:54:21    699s] Deleting Lib Analyzer.
[02/21 19:54:21    699s] clean pInstBBox. size 0
[02/21 19:54:21    699s] All LLGs are deleted
[02/21 19:54:21    699s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:54:21    699s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:54:21    699s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2013.2M, EPOCH TIME: 1677038061.111151
[02/21 19:54:21    699s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2013.2M, EPOCH TIME: 1677038061.111389
[02/21 19:54:21    699s] Info: pop threads available for lower-level modules during optimization.
[02/21 19:54:21    699s] 
[02/21 19:54:21    699s] TimeStamp Deleting Cell Server Begin ...
[02/21 19:54:21    699s] 
[02/21 19:54:21    699s] TimeStamp Deleting Cell Server End ...
[02/21 19:54:21    699s] Disable CTE adjustment.
[02/21 19:54:21    699s] #optDebug: fT-D <X 1 0 0 0>
[02/21 19:54:21    699s] VSMManager cleared!
[02/21 19:54:21    699s] **place_opt_design ... cpu = 0:00:54, real = 0:00:57, mem = 1925.2M **
[02/21 19:54:21    699s] *** Finished GigaPlace ***
[02/21 19:54:21    699s] 
[02/21 19:54:21    699s] *** Summary of all messages that are not suppressed in this session:
[02/21 19:54:21    699s] Severity  ID               Count  Summary                                  
[02/21 19:54:21    699s] WARNING   IMPEXT-3530          4  The process node is not set. Use the com...
[02/21 19:54:21    699s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[02/21 19:54:21    699s] *** Message Summary: 5 warning(s), 0 error(s)
[02/21 19:54:21    699s] 
[02/21 19:54:21    699s] *** place_opt_design #1 [finish] : cpu/real = 0:00:53.6/0:00:57.2 (0.9), totSession cpu/real = 0:11:39.8/1:27:48.8 (0.1), mem = 1925.2M
[02/21 19:54:21    699s] 
[02/21 19:54:21    699s] =============================================================================================
[02/21 19:54:21    699s]  Final TAT Report : place_opt_design #1                                         21.15-s110_1
[02/21 19:54:21    699s] =============================================================================================
[02/21 19:54:21    699s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/21 19:54:21    699s] ---------------------------------------------------------------------------------------------
[02/21 19:54:21    699s] [ InitOpt                ]      1   0:00:00.9  (   1.5 % )     0:00:02.4 /  0:00:02.3    1.0
[02/21 19:54:21    699s] [ WnsOpt                 ]      1   0:00:13.4  (  23.4 % )     0:00:15.0 /  0:00:15.0    1.0
[02/21 19:54:21    699s] [ TnsOpt                 ]      1   0:00:01.0  (   1.8 % )     0:00:01.0 /  0:00:01.0    1.0
[02/21 19:54:21    699s] [ GlobalOpt              ]      1   0:00:11.8  (  20.7 % )     0:00:11.8 /  0:00:11.7    1.0
[02/21 19:54:21    699s] [ DrvOpt                 ]      3   0:00:02.0  (   3.5 % )     0:00:02.0 /  0:00:01.9    0.9
[02/21 19:54:21    699s] [ SimplifyNetlist        ]      1   0:00:00.9  (   1.6 % )     0:00:00.9 /  0:00:00.8    0.9
[02/21 19:54:21    699s] [ SkewPreCTSReport       ]      1   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.0
[02/21 19:54:21    699s] [ AreaOpt                ]      3   0:00:05.2  (   9.1 % )     0:00:05.4 /  0:00:05.4    1.0
[02/21 19:54:21    699s] [ ViewPruning            ]      8   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[02/21 19:54:21    699s] [ OptSummaryReport       ]      2   0:00:00.1  (   0.1 % )     0:00:04.6 /  0:00:01.8    0.4
[02/21 19:54:21    699s] [ DrvReport              ]      2   0:00:03.0  (   5.2 % )     0:00:03.0 /  0:00:00.2    0.1
[02/21 19:54:21    699s] [ CongRefineRouteType    ]      1   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.2    0.8
[02/21 19:54:21    699s] [ SlackTraversorInit     ]      9   0:00:00.3  (   0.6 % )     0:00:00.3 /  0:00:00.3    1.0
[02/21 19:54:21    699s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 19:54:21    699s] [ PlacerInterfaceInit    ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.1
[02/21 19:54:21    699s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[02/21 19:54:21    699s] [ ReportCapViolation     ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    1.0
[02/21 19:54:21    699s] [ GlobalPlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 19:54:21    699s] [ IncrReplace            ]      2   0:00:10.5  (  18.4 % )     0:00:12.9 /  0:00:12.9    1.0
[02/21 19:54:21    699s] [ RefinePlace            ]      5   0:00:00.8  (   1.3 % )     0:00:00.8 /  0:00:00.8    1.0
[02/21 19:54:21    699s] [ EarlyGlobalRoute       ]      2   0:00:00.4  (   0.7 % )     0:00:00.4 /  0:00:00.4    1.0
[02/21 19:54:21    699s] [ ExtractRC              ]      4   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.1
[02/21 19:54:21    699s] [ TimingUpdate           ]     40   0:00:01.2  (   2.1 % )     0:00:03.0 /  0:00:03.0    1.0
[02/21 19:54:21    699s] [ FullDelayCalc          ]      4   0:00:03.5  (   6.2 % )     0:00:03.5 /  0:00:03.5    1.0
[02/21 19:54:21    699s] [ TimingReport           ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[02/21 19:54:21    699s] [ GenerateReports        ]      1   0:00:00.4  (   0.6 % )     0:00:00.4 /  0:00:00.3    1.0
[02/21 19:54:21    699s] [ MISC                   ]          0:00:01.0  (   1.8 % )     0:00:01.0 /  0:00:00.8    0.8
[02/21 19:54:21    699s] ---------------------------------------------------------------------------------------------
[02/21 19:54:21    699s]  place_opt_design #1 TOTAL          0:00:57.2  ( 100.0 % )     0:00:57.2 /  0:00:53.6    0.9
[02/21 19:54:21    699s] ---------------------------------------------------------------------------------------------
[02/21 19:54:21    699s] 
[02/21 19:56:58    722s] <CMD> saveDesign test_04_prectsopt.enc
[02/21 19:56:58    722s] #% Begin save design ... (date=02/21 19:56:58, mem=1527.2M)
[02/21 19:56:58    722s] % Begin Save ccopt configuration ... (date=02/21 19:56:58, mem=1527.2M)
[02/21 19:56:58    722s] % End Save ccopt configuration ... (date=02/21 19:56:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1527.4M, current mem=1527.4M)
[02/21 19:56:58    722s] % Begin Save netlist data ... (date=02/21 19:56:58, mem=1527.4M)
[02/21 19:56:58    722s] Writing Binary DB to test_04_prectsopt.enc.dat/VQS64_4.v.bin in single-threaded mode...
[02/21 19:56:59    722s] % End Save netlist data ... (date=02/21 19:56:58, total cpu=0:00:00.1, real=0:00:01.0, peak res=1527.4M, current mem=1527.4M)
[02/21 19:56:59    722s] Saving symbol-table file ...
[02/21 19:56:59    722s] Saving congestion map file test_04_prectsopt.enc.dat/VQS64_4.route.congmap.gz ...
[02/21 19:56:59    722s] % Begin Save AAE data ... (date=02/21 19:56:59, mem=1527.6M)
[02/21 19:56:59    722s] Saving AAE Data ...
[02/21 19:56:59    723s] % End Save AAE data ... (date=02/21 19:56:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=1527.6M, current mem=1527.6M)
[02/21 19:56:59    723s] Saving preference file test_04_prectsopt.enc.dat/gui.pref.tcl ...
[02/21 19:56:59    723s] Saving mode setting ...
[02/21 19:56:59    723s] Saving global file ...
[02/21 19:57:00    723s] % Begin Save floorplan data ... (date=02/21 19:57:00, mem=1527.6M)
[02/21 19:57:00    723s] Saving floorplan file ...
[02/21 19:57:00    723s] % End Save floorplan data ... (date=02/21 19:57:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1527.6M, current mem=1527.6M)
[02/21 19:57:00    723s] Saving PG file test_04_prectsopt.enc.dat/VQS64_4.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Tue Feb 21 19:57:00 2023)
[02/21 19:57:01    723s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=1928.0M) ***
[02/21 19:57:01    723s] Saving Drc markers ...
[02/21 19:57:01    723s] ... No Drc file written since there is no markers found.
[02/21 19:57:01    723s] % Begin Save placement data ... (date=02/21 19:57:01, mem=1527.6M)
[02/21 19:57:01    723s] ** Saving stdCellPlacement_binary (version# 2) ...
[02/21 19:57:01    723s] Save Adaptive View Pruning View Names to Binary file
[02/21 19:57:01    723s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1931.0M) ***
[02/21 19:57:01    723s] % End Save placement data ... (date=02/21 19:57:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=1527.6M, current mem=1527.6M)
[02/21 19:57:01    723s] % Begin Save routing data ... (date=02/21 19:57:01, mem=1527.6M)
[02/21 19:57:01    723s] Saving route file ...
[02/21 19:57:01    723s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1928.0M) ***
[02/21 19:57:01    723s] % End Save routing data ... (date=02/21 19:57:01, total cpu=0:00:00.1, real=0:00:00.0, peak res=1527.8M, current mem=1527.8M)
[02/21 19:57:01    723s] Saving property file test_04_prectsopt.enc.dat/VQS64_4.prop
[02/21 19:57:01    723s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1931.0M) ***
[02/21 19:57:01    723s] Saving rc congestion map test_04_prectsopt.enc.dat/VQS64_4.congmap.gz ...
[02/21 19:57:02    723s] % Begin Save power constraints data ... (date=02/21 19:57:02, mem=1527.8M)
[02/21 19:57:02    723s] % End Save power constraints data ... (date=02/21 19:57:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=1527.8M, current mem=1527.8M)
[02/21 19:57:02    723s] Generated self-contained design test_04_prectsopt.enc.dat
[02/21 19:57:02    723s] #% End save design ... (date=02/21 19:57:02, total cpu=0:00:01.0, real=0:00:04.0, peak res=1528.3M, current mem=1528.3M)
[02/21 19:57:02    723s] *** Message Summary: 0 warning(s), 0 error(s)
[02/21 19:57:02    723s] 
[02/21 19:57:25    727s] <CMD> create_ccopt_clock_tree_spec
[02/21 19:57:25    727s] Creating clock tree spec for modes (timing configs): VSDC
[02/21 19:57:25    727s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[02/21 19:57:25    727s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/21 19:57:25    727s] 
[02/21 19:57:25    727s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/21 19:57:25    727s] Summary for sequential cells identification: 
[02/21 19:57:25    727s]   Identified SBFF number: 16
[02/21 19:57:25    727s]   Identified MBFF number: 0
[02/21 19:57:25    727s]   Identified SB Latch number: 0
[02/21 19:57:25    727s]   Identified MB Latch number: 0
[02/21 19:57:25    727s]   Not identified SBFF number: 0
[02/21 19:57:25    727s]   Not identified MBFF number: 0
[02/21 19:57:25    727s]   Not identified SB Latch number: 0
[02/21 19:57:25    727s]   Not identified MB Latch number: 0
[02/21 19:57:25    727s]   Number of sequential cells which are not FFs: 13
[02/21 19:57:25    727s]  Visiting view : VView1
[02/21 19:57:25    727s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[02/21 19:57:25    727s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[02/21 19:57:25    727s]  Visiting view : VView1
[02/21 19:57:25    727s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[02/21 19:57:25    727s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[02/21 19:57:25    727s] TLC MultiMap info (StdDelay):
[02/21 19:57:25    727s]   : VDCCorner + VTLib + 1 + no RcCorner := 9.5ps
[02/21 19:57:25    727s]   : VDCCorner + VTLib + 1 + VRCCorner := 10.1ps
[02/21 19:57:25    727s]  Setting StdDelay to: 10.1ps
[02/21 19:57:25    727s] 
[02/21 19:57:25    727s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/21 19:57:25    727s] Reset timing graph...
[02/21 19:57:25    727s] Ignoring AAE DB Resetting ...
[02/21 19:57:25    727s] Reset timing graph done.
[02/21 19:57:25    727s] Ignoring AAE DB Resetting ...
[02/21 19:57:25    727s] Analyzing clock structure...
[02/21 19:57:25    727s] Analyzing clock structure done.
[02/21 19:57:25    727s] Reset timing graph...
[02/21 19:57:25    727s] Ignoring AAE DB Resetting ...
[02/21 19:57:25    727s] Reset timing graph done.
[02/21 19:57:26    727s] Extracting original clock gating for myCLK...
[02/21 19:57:26    727s]   clock_tree myCLK contains 768 sinks and 0 clock gates.
[02/21 19:57:26    727s] Extracting original clock gating for myCLK done.
[02/21 19:57:26    727s] The skew group myCLK/VSDC was created. It contains 768 sinks and 1 sources.
[02/21 19:57:26    727s] Checking clock tree convergence...
[02/21 19:57:26    727s] Checking clock tree convergence done.
[02/21 19:58:15    735s] <CMD> get_ccopt_clock_trees *
[02/21 19:58:45    740s] <CMD> set_ccopt_property target_max_trans 0.05
[02/21 19:59:07    743s] <CMD> set_ccopt_property target_skew 0.02
[02/21 19:59:14    744s] <CMD> ccopt_design
[02/21 19:59:14    745s] #% Begin ccopt_design (date=02/21 19:59:14, mem=1505.4M)
[02/21 19:59:14    745s] Turning off fast DC mode.
[02/21 19:59:14    745s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:12:25.0/1:32:42.2 (0.1), mem = 1919.5M
[02/21 19:59:14    745s] Runtime...
[02/21 19:59:14    745s] **INFO: User's settings:
[02/21 19:59:14    745s] setNanoRouteMode -droutePostRouteSpreadWire         1
[02/21 19:59:14    745s] setNanoRouteMode -extractThirdPartyCompatible       false
[02/21 19:59:14    745s] setNanoRouteMode -grouteExpTdStdDelay               10.1
[02/21 19:59:14    745s] setNanoRouteMode -timingEngine                      {}
[02/21 19:59:14    745s] setExtractRCMode -engine                            preRoute
[02/21 19:59:14    745s] setDelayCalMode -enable_high_fanout                 true
[02/21 19:59:14    745s] setDelayCalMode -engine                             aae
[02/21 19:59:14    745s] setDelayCalMode -ignoreNetLoad                      false
[02/21 19:59:14    745s] setDelayCalMode -SIAware                            false
[02/21 19:59:14    745s] setDelayCalMode -socv_accuracy_mode                 low
[02/21 19:59:14    745s] setOptMode -activeHoldViews                         { VView1 }
[02/21 19:59:14    745s] setOptMode -activeSetupViews                        { VView1 }
[02/21 19:59:14    745s] setOptMode -autoSetupViews                          { VView1}
[02/21 19:59:14    745s] setOptMode -autoTDGRSetupViews                      { VView1}
[02/21 19:59:14    745s] setOptMode -drcMargin                               0
[02/21 19:59:14    745s] setOptMode -fixDrc                                  true
[02/21 19:59:14    745s] setOptMode -optimizeFF                              true
[02/21 19:59:14    745s] setOptMode -preserveAllSequential                   true
[02/21 19:59:14    745s] setOptMode -setupTargetSlack                        0
[02/21 19:59:14    745s] setPlaceMode -maxRouteLayer                         6
[02/21 19:59:14    745s] setPlaceMode -place_design_floorplan_mode           false
[02/21 19:59:14    745s] setPlaceMode -place_detail_check_route              false
[02/21 19:59:14    745s] setPlaceMode -place_detail_preserve_routing         true
[02/21 19:59:14    745s] setPlaceMode -place_detail_remove_affected_routing  false
[02/21 19:59:14    745s] setPlaceMode -place_detail_swap_eeq_cells           false
[02/21 19:59:14    745s] setPlaceMode -place_global_clock_gate_aware         true
[02/21 19:59:14    745s] setPlaceMode -place_global_cong_effort              auto
[02/21 19:59:14    745s] setPlaceMode -place_global_ignore_scan              true
[02/21 19:59:14    745s] setPlaceMode -place_global_ignore_spare             false
[02/21 19:59:14    745s] setPlaceMode -place_global_module_aware_spare       false
[02/21 19:59:14    745s] setPlaceMode -place_global_place_io_pins            true
[02/21 19:59:14    745s] setPlaceMode -place_global_reorder_scan             true
[02/21 19:59:14    745s] setPlaceMode -powerDriven                           false
[02/21 19:59:14    745s] setPlaceMode -timingDriven                          true
[02/21 19:59:14    745s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[02/21 19:59:14    745s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[02/21 19:59:14    745s] 
[02/21 19:59:14    745s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[02/21 19:59:14    745s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[02/21 19:59:14    745s] Set place::cacheFPlanSiteMark to 1
[02/21 19:59:14    745s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[02/21 19:59:14    745s] Using CCOpt effort standard.
[02/21 19:59:14    745s] CCOpt::Phase::Initialization...
[02/21 19:59:14    745s] Check Prerequisites...
[02/21 19:59:14    745s] Leaving CCOpt scope - CheckPlace...
[02/21 19:59:14    745s] OPERPROF: Starting checkPlace at level 1, MEM:1919.5M, EPOCH TIME: 1677038354.710086
[02/21 19:59:14    745s] Processing tracks to init pin-track alignment.
[02/21 19:59:14    745s] z: 2, totalTracks: 1
[02/21 19:59:14    745s] z: 4, totalTracks: 1
[02/21 19:59:14    745s] z: 6, totalTracks: 1
[02/21 19:59:14    745s] z: 8, totalTracks: 1
[02/21 19:59:14    745s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[02/21 19:59:14    745s] All LLGs are deleted
[02/21 19:59:14    745s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:14    745s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:14    745s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1919.5M, EPOCH TIME: 1677038354.714838
[02/21 19:59:14    745s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1919.5M, EPOCH TIME: 1677038354.715150
[02/21 19:59:14    745s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1919.5M, EPOCH TIME: 1677038354.715426
[02/21 19:59:14    745s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:14    745s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:14    745s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1919.5M, EPOCH TIME: 1677038354.715956
[02/21 19:59:14    745s] Max number of tech site patterns supported in site array is 256.
[02/21 19:59:14    745s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/21 19:59:14    745s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1919.5M, EPOCH TIME: 1677038354.716264
[02/21 19:59:14    745s] After signature check, allow fast init is false, keep pre-filter is true.
[02/21 19:59:14    745s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/21 19:59:14    745s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:1919.5M, EPOCH TIME: 1677038354.716827
[02/21 19:59:14    745s] SiteArray: non-trimmed site array dimensions = 66 x 510
[02/21 19:59:14    745s] SiteArray: use 172,032 bytes
[02/21 19:59:14    745s] SiteArray: current memory after site array memory allocation 1919.5M
[02/21 19:59:14    745s] SiteArray: FP blocked sites are writable
[02/21 19:59:14    745s] SiteArray: number of non floorplan blocked sites for llg default is 33660
[02/21 19:59:14    745s] Atter site array init, number of instance map data is 0.
[02/21 19:59:14    745s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.003, MEM:1919.5M, EPOCH TIME: 1677038354.718501
[02/21 19:59:14    745s] 
[02/21 19:59:14    745s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 19:59:14    745s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.003, MEM:1919.5M, EPOCH TIME: 1677038354.718907
[02/21 19:59:14    745s] Begin checking placement ... (start mem=1919.5M, init mem=1919.5M)
[02/21 19:59:14    745s] Begin checking exclusive groups violation ...
[02/21 19:59:14    745s] There are 0 groups to check, max #box is 0, total #box is 0
[02/21 19:59:14    745s] Finished checking exclusive groups violations. Found 0 Vio.
[02/21 19:59:14    745s] 
[02/21 19:59:14    745s] Running CheckPlace using 1 thread in normal mode...
[02/21 19:59:14    745s] 
[02/21 19:59:14    745s] ...checkPlace normal is done!
[02/21 19:59:14    745s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1919.5M, EPOCH TIME: 1677038354.763557
[02/21 19:59:14    745s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.002, MEM:1919.5M, EPOCH TIME: 1677038354.765767
[02/21 19:59:14    745s] *info: Placed = 2646          
[02/21 19:59:14    745s] *info: Unplaced = 0           
[02/21 19:59:14    745s] Placement Density:60.80%(5443/8954)
[02/21 19:59:14    745s] Placement Density (including fixed std cells):60.80%(5443/8954)
[02/21 19:59:14    745s] All LLGs are deleted
[02/21 19:59:14    745s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2646).
[02/21 19:59:14    745s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:14    745s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1919.5M, EPOCH TIME: 1677038354.767329
[02/21 19:59:14    745s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1919.5M, EPOCH TIME: 1677038354.767548
[02/21 19:59:14    745s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:14    745s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:14    745s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1919.5M)
[02/21 19:59:14    745s] OPERPROF: Finished checkPlace at level 1, CPU:0.050, REAL:0.058, MEM:1919.5M, EPOCH TIME: 1677038354.768194
[02/21 19:59:14    745s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.1)
[02/21 19:59:14    745s] Innovus will update I/O latencies
[02/21 19:59:14    745s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[02/21 19:59:14    745s] 
[02/21 19:59:14    745s] 
[02/21 19:59:14    745s] 
[02/21 19:59:14    745s] Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.1)
[02/21 19:59:14    745s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.1)
[02/21 19:59:14    745s] Info: 1 threads available for lower-level modules during optimization.
[02/21 19:59:14    745s] Executing ccopt post-processing.
[02/21 19:59:14    745s] Synthesizing clock trees with CCOpt...
[02/21 19:59:14    745s] *** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:12:25.1/1:32:42.5 (0.1), mem = 1919.5M
[02/21 19:59:14    745s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/21 19:59:14    745s] CCOpt::Phase::PreparingToBalance...
[02/21 19:59:14    745s] Leaving CCOpt scope - Initializing power interface...
[02/21 19:59:14    745s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 19:59:14    745s] 
[02/21 19:59:14    745s] Positive (advancing) pin insertion delays
[02/21 19:59:14    745s] =========================================
[02/21 19:59:14    745s] 
[02/21 19:59:14    745s] Found 0 advancing pin insertion delay (0.000% of 768 clock tree sinks)
[02/21 19:59:14    745s] 
[02/21 19:59:14    745s] Negative (delaying) pin insertion delays
[02/21 19:59:14    745s] ========================================
[02/21 19:59:14    745s] 
[02/21 19:59:14    745s] Found 0 delaying pin insertion delay (0.000% of 768 clock tree sinks)
[02/21 19:59:14    745s] Notify start of optimization...
[02/21 19:59:14    745s] Notify start of optimization done.
[02/21 19:59:14    745s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[02/21 19:59:14    745s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1919.5M, EPOCH TIME: 1677038354.789824
[02/21 19:59:14    745s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:14    745s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:14    745s] All LLGs are deleted
[02/21 19:59:14    745s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:14    745s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:14    745s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1919.5M, EPOCH TIME: 1677038354.790057
[02/21 19:59:14    745s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1919.5M, EPOCH TIME: 1677038354.790218
[02/21 19:59:14    745s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1919.5M, EPOCH TIME: 1677038354.790477
[02/21 19:59:14    745s] ### Creating LA Mngr. totSessionCpu=0:12:25 mem=1919.5M
[02/21 19:59:14    745s] ### Creating LA Mngr, finished. totSessionCpu=0:12:25 mem=1919.5M
[02/21 19:59:14    745s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1919.52 MB )
[02/21 19:59:14    745s] (I)      ==================== Layers =====================
[02/21 19:59:14    745s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 19:59:14    745s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[02/21 19:59:14    745s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 19:59:14    745s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[02/21 19:59:14    745s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[02/21 19:59:14    745s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[02/21 19:59:14    745s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[02/21 19:59:14    745s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[02/21 19:59:14    745s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[02/21 19:59:14    745s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[02/21 19:59:14    745s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[02/21 19:59:14    745s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[02/21 19:59:14    745s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[02/21 19:59:14    745s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[02/21 19:59:14    745s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[02/21 19:59:14    745s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[02/21 19:59:14    745s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[02/21 19:59:14    745s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[02/21 19:59:14    745s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[02/21 19:59:14    745s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[02/21 19:59:14    745s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[02/21 19:59:14    745s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[02/21 19:59:14    745s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 19:59:14    745s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[02/21 19:59:14    745s] (I)      |   0 |  0 |  active |   other |        |    MS |
[02/21 19:59:14    745s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[02/21 19:59:14    745s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 19:59:14    745s] (I)      Started Import and model ( Curr Mem: 1919.52 MB )
[02/21 19:59:14    745s] (I)      Default pattern map key = VQS64_4_default.
[02/21 19:59:14    745s] (I)      == Non-default Options ==
[02/21 19:59:14    745s] (I)      Maximum routing layer                              : 10
[02/21 19:59:14    745s] (I)      Number of threads                                  : 1
[02/21 19:59:14    745s] (I)      Method to set GCell size                           : row
[02/21 19:59:14    745s] (I)      Counted 351 PG shapes. We will not process PG shapes layer by layer.
[02/21 19:59:14    745s] (I)      Use row-based GCell size
[02/21 19:59:14    745s] (I)      Use row-based GCell align
[02/21 19:59:14    745s] (I)      layer 0 area = 0
[02/21 19:59:14    745s] (I)      layer 1 area = 0
[02/21 19:59:14    745s] (I)      layer 2 area = 0
[02/21 19:59:14    745s] (I)      layer 3 area = 0
[02/21 19:59:14    745s] (I)      layer 4 area = 0
[02/21 19:59:14    745s] (I)      layer 5 area = 0
[02/21 19:59:14    745s] (I)      layer 6 area = 0
[02/21 19:59:14    745s] (I)      layer 7 area = 0
[02/21 19:59:14    745s] (I)      layer 8 area = 0
[02/21 19:59:14    745s] (I)      layer 9 area = 0
[02/21 19:59:14    745s] (I)      GCell unit size   : 2800
[02/21 19:59:14    745s] (I)      GCell multiplier  : 1
[02/21 19:59:14    745s] (I)      GCell row height  : 2800
[02/21 19:59:14    745s] (I)      Actual row height : 2800
[02/21 19:59:14    745s] (I)      GCell align ref   : 10080 10080
[02/21 19:59:14    745s] [NR-eGR] Track table information for default rule: 
[02/21 19:59:14    745s] [NR-eGR] metal1 has single uniform track structure
[02/21 19:59:14    745s] [NR-eGR] metal2 has single uniform track structure
[02/21 19:59:14    745s] [NR-eGR] metal3 has single uniform track structure
[02/21 19:59:14    745s] [NR-eGR] metal4 has single uniform track structure
[02/21 19:59:14    745s] [NR-eGR] metal5 has single uniform track structure
[02/21 19:59:14    745s] [NR-eGR] metal6 has single uniform track structure
[02/21 19:59:14    745s] [NR-eGR] metal7 has single uniform track structure
[02/21 19:59:14    745s] [NR-eGR] metal8 has single uniform track structure
[02/21 19:59:14    745s] [NR-eGR] metal9 has single uniform track structure
[02/21 19:59:14    745s] [NR-eGR] metal10 has single uniform track structure
[02/21 19:59:14    745s] (I)      ============== Default via ===============
[02/21 19:59:14    745s] (I)      +---+------------------+-----------------+
[02/21 19:59:14    745s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[02/21 19:59:14    745s] (I)      +---+------------------+-----------------+
[02/21 19:59:14    745s] (I)      | 1 |    8  via1_7     |    8  via1_7    |
[02/21 19:59:14    745s] (I)      | 2 |   12  via2_5     |   12  via2_5    |
[02/21 19:59:14    745s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[02/21 19:59:14    745s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[02/21 19:59:14    745s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[02/21 19:59:14    745s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[02/21 19:59:14    745s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[02/21 19:59:14    745s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[02/21 19:59:14    745s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[02/21 19:59:14    745s] (I)      +---+------------------+-----------------+
[02/21 19:59:14    745s] [NR-eGR] Read 146 PG shapes
[02/21 19:59:14    745s] [NR-eGR] Read 0 clock shapes
[02/21 19:59:14    745s] [NR-eGR] Read 0 other shapes
[02/21 19:59:14    745s] [NR-eGR] #Routing Blockages  : 0
[02/21 19:59:14    745s] [NR-eGR] #Instance Blockages : 0
[02/21 19:59:14    745s] [NR-eGR] #PG Blockages       : 146
[02/21 19:59:14    745s] [NR-eGR] #Halo Blockages     : 0
[02/21 19:59:14    745s] [NR-eGR] #Boundary Blockages : 0
[02/21 19:59:14    745s] [NR-eGR] #Clock Blockages    : 0
[02/21 19:59:14    745s] [NR-eGR] #Other Blockages    : 0
[02/21 19:59:14    745s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/21 19:59:14    745s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/21 19:59:14    745s] [NR-eGR] Read 3191 nets ( ignored 0 )
[02/21 19:59:14    745s] (I)      early_global_route_priority property id does not exist.
[02/21 19:59:14    745s] (I)      Read Num Blocks=146  Num Prerouted Wires=0  Num CS=0
[02/21 19:59:14    745s] (I)      Layer 1 (V) : #blockages 146 : #preroutes 0
[02/21 19:59:14    745s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[02/21 19:59:14    745s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[02/21 19:59:14    745s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[02/21 19:59:14    745s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[02/21 19:59:14    745s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[02/21 19:59:14    745s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[02/21 19:59:14    745s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[02/21 19:59:14    745s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[02/21 19:59:14    745s] (I)      Number of ignored nets                =      0
[02/21 19:59:14    745s] (I)      Number of connected nets              =      0
[02/21 19:59:14    745s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/21 19:59:14    745s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/21 19:59:14    745s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/21 19:59:14    745s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/21 19:59:14    745s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/21 19:59:14    745s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/21 19:59:14    745s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/21 19:59:14    745s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/21 19:59:14    745s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/21 19:59:14    745s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/21 19:59:14    745s] (I)      Ndr track 0 does not exist
[02/21 19:59:14    745s] (I)      ---------------------Grid Graph Info--------------------
[02/21 19:59:14    745s] (I)      Routing area        : (0, 0) - (214200, 204960)
[02/21 19:59:14    745s] (I)      Core area           : (10080, 10080) - (204120, 194880)
[02/21 19:59:14    745s] (I)      Site width          :   380  (dbu)
[02/21 19:59:14    745s] (I)      Row height          :  2800  (dbu)
[02/21 19:59:14    745s] (I)      GCell row height    :  2800  (dbu)
[02/21 19:59:14    745s] (I)      GCell width         :  2800  (dbu)
[02/21 19:59:14    745s] (I)      GCell height        :  2800  (dbu)
[02/21 19:59:14    745s] (I)      Grid                :    76    73    10
[02/21 19:59:14    745s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[02/21 19:59:14    745s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[02/21 19:59:14    745s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[02/21 19:59:14    745s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[02/21 19:59:14    745s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[02/21 19:59:14    745s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[02/21 19:59:14    745s] (I)      Default pitch size  :   270   280   280   560   560   560  1680  1680  3200  3360
[02/21 19:59:14    745s] (I)      First track coord   :   140   190   140   750   700   750  1820  1870  3820  3550
[02/21 19:59:14    745s] (I)      Num tracks per GCell: 10.37 10.00 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[02/21 19:59:14    745s] (I)      Total num of tracks :   732   765   732   381   365   381   121   127    63    63
[02/21 19:59:14    745s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[02/21 19:59:14    745s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[02/21 19:59:14    745s] (I)      --------------------------------------------------------
[02/21 19:59:14    745s] 
[02/21 19:59:14    745s] [NR-eGR] ============ Routing rule table ============
[02/21 19:59:14    745s] [NR-eGR] Rule id: 0  Nets: 3191
[02/21 19:59:14    745s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[02/21 19:59:14    745s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[02/21 19:59:14    745s] (I)                    Pitch  280  280  560  560  560  1680  1680  3200  3360 
[02/21 19:59:14    745s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[02/21 19:59:14    745s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[02/21 19:59:14    745s] [NR-eGR] ========================================
[02/21 19:59:14    745s] [NR-eGR] 
[02/21 19:59:14    745s] (I)      =============== Blocked Tracks ===============
[02/21 19:59:14    745s] (I)      +-------+---------+----------+---------------+
[02/21 19:59:14    745s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/21 19:59:14    745s] (I)      +-------+---------+----------+---------------+
[02/21 19:59:14    745s] (I)      |     1 |       0 |        0 |         0.00% |
[02/21 19:59:14    745s] (I)      |     2 |   55845 |     3194 |         5.72% |
[02/21 19:59:14    745s] (I)      |     3 |   55632 |        0 |         0.00% |
[02/21 19:59:14    745s] (I)      |     4 |   27813 |        0 |         0.00% |
[02/21 19:59:14    745s] (I)      |     5 |   27740 |        0 |         0.00% |
[02/21 19:59:14    745s] (I)      |     6 |   27813 |        0 |         0.00% |
[02/21 19:59:14    745s] (I)      |     7 |    9196 |        0 |         0.00% |
[02/21 19:59:14    745s] (I)      |     8 |    9271 |        0 |         0.00% |
[02/21 19:59:14    745s] (I)      |     9 |    4788 |        0 |         0.00% |
[02/21 19:59:14    745s] (I)      |    10 |    4599 |        0 |         0.00% |
[02/21 19:59:14    745s] (I)      +-------+---------+----------+---------------+
[02/21 19:59:14    745s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1919.52 MB )
[02/21 19:59:14    745s] (I)      Reset routing kernel
[02/21 19:59:14    745s] (I)      Started Global Routing ( Curr Mem: 1919.52 MB )
[02/21 19:59:14    745s] (I)      totalPins=10183  totalGlobalPin=9600 (94.27%)
[02/21 19:59:14    745s] (I)      total 2D Cap : 111220 = (41724 H, 69496 V)
[02/21 19:59:14    745s] [NR-eGR] Layer group 1: route 5 net(s) in layer range [4, 10]
[02/21 19:59:14    745s] (I)      
[02/21 19:59:14    745s] (I)      ============  Phase 1a Route ============
[02/21 19:59:14    745s] (I)      Usage: 732 = (381 H, 351 V) = (0.91% H, 0.51% V) = (5.334e+02um H, 4.914e+02um V)
[02/21 19:59:14    745s] (I)      
[02/21 19:59:14    745s] (I)      ============  Phase 1b Route ============
[02/21 19:59:14    745s] (I)      Usage: 732 = (381 H, 351 V) = (0.91% H, 0.51% V) = (5.334e+02um H, 4.914e+02um V)
[02/21 19:59:14    745s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.024800e+03um
[02/21 19:59:14    745s] (I)      
[02/21 19:59:14    745s] (I)      ============  Phase 1c Route ============
[02/21 19:59:14    745s] (I)      Usage: 732 = (381 H, 351 V) = (0.91% H, 0.51% V) = (5.334e+02um H, 4.914e+02um V)
[02/21 19:59:14    745s] (I)      
[02/21 19:59:14    745s] (I)      ============  Phase 1d Route ============
[02/21 19:59:14    745s] (I)      Usage: 732 = (381 H, 351 V) = (0.91% H, 0.51% V) = (5.334e+02um H, 4.914e+02um V)
[02/21 19:59:14    745s] (I)      
[02/21 19:59:14    745s] (I)      ============  Phase 1e Route ============
[02/21 19:59:14    745s] (I)      Usage: 732 = (381 H, 351 V) = (0.91% H, 0.51% V) = (5.334e+02um H, 4.914e+02um V)
[02/21 19:59:14    745s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.024800e+03um
[02/21 19:59:14    745s] (I)      
[02/21 19:59:14    745s] (I)      ============  Phase 1l Route ============
[02/21 19:59:14    745s] (I)      total 2D Cap : 219503 = (97356 H, 122147 V)
[02/21 19:59:14    745s] [NR-eGR] Layer group 2: route 3186 net(s) in layer range [2, 10]
[02/21 19:59:14    745s] (I)      
[02/21 19:59:14    745s] (I)      ============  Phase 1a Route ============
[02/21 19:59:14    745s] (I)      Usage: 20488 = (10017 H, 10471 V) = (10.29% H, 8.57% V) = (1.402e+04um H, 1.466e+04um V)
[02/21 19:59:14    745s] (I)      
[02/21 19:59:14    745s] (I)      ============  Phase 1b Route ============
[02/21 19:59:14    745s] (I)      Usage: 20488 = (10017 H, 10471 V) = (10.29% H, 8.57% V) = (1.402e+04um H, 1.466e+04um V)
[02/21 19:59:14    745s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.868320e+04um
[02/21 19:59:14    745s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/21 19:59:14    745s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/21 19:59:14    745s] (I)      
[02/21 19:59:14    745s] (I)      ============  Phase 1c Route ============
[02/21 19:59:14    745s] (I)      Usage: 20488 = (10017 H, 10471 V) = (10.29% H, 8.57% V) = (1.402e+04um H, 1.466e+04um V)
[02/21 19:59:14    745s] (I)      
[02/21 19:59:14    745s] (I)      ============  Phase 1d Route ============
[02/21 19:59:14    745s] (I)      Usage: 20488 = (10017 H, 10471 V) = (10.29% H, 8.57% V) = (1.402e+04um H, 1.466e+04um V)
[02/21 19:59:14    745s] (I)      
[02/21 19:59:14    745s] (I)      ============  Phase 1e Route ============
[02/21 19:59:14    745s] (I)      Usage: 20488 = (10017 H, 10471 V) = (10.29% H, 8.57% V) = (1.402e+04um H, 1.466e+04um V)
[02/21 19:59:14    745s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.868320e+04um
[02/21 19:59:14    745s] (I)      
[02/21 19:59:14    745s] (I)      ============  Phase 1l Route ============
[02/21 19:59:14    745s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/21 19:59:14    745s] (I)      Layer  2:      51886     12084         0           0       54720    ( 0.00%) 
[02/21 19:59:14    745s] (I)      Layer  3:      54900      9511         0           0       54750    ( 0.00%) 
[02/21 19:59:14    745s] (I)      Layer  4:      27432      1982         0           0       27360    ( 0.00%) 
[02/21 19:59:14    745s] (I)      Layer  5:      27375       886         0           0       27375    ( 0.00%) 
[02/21 19:59:14    745s] (I)      Layer  6:      27432       345         0           0       27360    ( 0.00%) 
[02/21 19:59:14    745s] (I)      Layer  7:       9075         8         0           0        9125    ( 0.00%) 
[02/21 19:59:14    745s] (I)      Layer  8:       9144        20         0           0        9120    ( 0.00%) 
[02/21 19:59:14    745s] (I)      Layer  9:       4725         0         0         656        4134    (13.70%) 
[02/21 19:59:14    745s] (I)      Layer 10:       4536         0         0         780        3780    (17.11%) 
[02/21 19:59:14    745s] (I)      Total:        216505     24836         0        1436      217724    ( 0.66%) 
[02/21 19:59:14    745s] (I)      
[02/21 19:59:14    745s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/21 19:59:14    745s] [NR-eGR]                        OverCon            
[02/21 19:59:14    745s] [NR-eGR]                         #Gcell     %Gcell
[02/21 19:59:14    745s] [NR-eGR]        Layer             (1-0)    OverCon
[02/21 19:59:14    745s] [NR-eGR] ----------------------------------------------
[02/21 19:59:14    745s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/21 19:59:14    745s] [NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[02/21 19:59:14    745s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/21 19:59:14    745s] [NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[02/21 19:59:14    745s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[02/21 19:59:14    745s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[02/21 19:59:14    745s] [NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[02/21 19:59:14    745s] [NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[02/21 19:59:14    745s] [NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[02/21 19:59:14    745s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[02/21 19:59:14    745s] [NR-eGR] ----------------------------------------------
[02/21 19:59:14    745s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[02/21 19:59:14    745s] [NR-eGR] 
[02/21 19:59:14    745s] (I)      Finished Global Routing ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1919.52 MB )
[02/21 19:59:14    745s] (I)      total 2D Cap : 219503 = (97356 H, 122147 V)
[02/21 19:59:14    745s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/21 19:59:14    745s] (I)      ============= Track Assignment ============
[02/21 19:59:14    745s] (I)      Started Track Assignment (1T) ( Curr Mem: 1919.52 MB )
[02/21 19:59:14    745s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[02/21 19:59:14    745s] (I)      Run Multi-thread track assignment
[02/21 19:59:14    745s] (I)      Finished Track Assignment (1T) ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 1919.52 MB )
[02/21 19:59:14    745s] (I)      Started Export ( Curr Mem: 1919.52 MB )
[02/21 19:59:14    745s] [NR-eGR]                  Length (um)   Vias 
[02/21 19:59:14    745s] [NR-eGR] ------------------------------------
[02/21 19:59:14    745s] [NR-eGR]  metal1   (1H)             0   9670 
[02/21 19:59:14    745s] [NR-eGR]  metal2   (2V)         13339  13516 
[02/21 19:59:14    745s] [NR-eGR]  metal3   (3H)         13390    804 
[02/21 19:59:14    745s] [NR-eGR]  metal4   (4V)          2605    429 
[02/21 19:59:14    745s] [NR-eGR]  metal5   (5H)          1262     79 
[02/21 19:59:14    745s] [NR-eGR]  metal6   (6V)           467     32 
[02/21 19:59:14    745s] [NR-eGR]  metal7   (7H)             5     10 
[02/21 19:59:14    745s] [NR-eGR]  metal8   (8V)            25      4 
[02/21 19:59:14    745s] [NR-eGR]  metal9   (9H)             2      0 
[02/21 19:59:14    745s] [NR-eGR]  metal10  (10V)            0      0 
[02/21 19:59:14    745s] [NR-eGR] ------------------------------------
[02/21 19:59:14    745s] [NR-eGR]           Total        31093  24544 
[02/21 19:59:14    745s] [NR-eGR] --------------------------------------------------------------------------
[02/21 19:59:14    745s] [NR-eGR] Total half perimeter of net bounding box: 25898um
[02/21 19:59:14    745s] [NR-eGR] Total length: 31093um, number of vias: 24544
[02/21 19:59:14    745s] [NR-eGR] --------------------------------------------------------------------------
[02/21 19:59:14    745s] [NR-eGR] Total eGR-routed clock nets wire length: 2184um, number of vias: 2159
[02/21 19:59:14    745s] [NR-eGR] --------------------------------------------------------------------------
[02/21 19:59:14    745s] (I)      Finished Export ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 1919.52 MB )
[02/21 19:59:14    745s] Saved RC grid cleaned up.
[02/21 19:59:14    745s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 1919.52 MB )
[02/21 19:59:14    745s] (I)      ====================================== Runtime Summary =======================================
[02/21 19:59:14    745s] (I)       Step                                         %        Start       Finish      Real       CPU 
[02/21 19:59:14    745s] (I)      ----------------------------------------------------------------------------------------------
[02/21 19:59:14    745s] (I)       Early Global Route kernel              100.00%  2030.14 sec  2030.33 sec  0.19 sec  0.19 sec 
[02/21 19:59:14    745s] (I)       +-Import and model                      20.16%  2030.14 sec  2030.18 sec  0.04 sec  0.04 sec 
[02/21 19:59:14    745s] (I)       | +-Create place DB                      6.12%  2030.14 sec  2030.16 sec  0.01 sec  0.01 sec 
[02/21 19:59:14    745s] (I)       | | +-Import place data                  5.91%  2030.14 sec  2030.16 sec  0.01 sec  0.01 sec 
[02/21 19:59:14    745s] (I)       | | | +-Read instances and placement     1.86%  2030.14 sec  2030.15 sec  0.00 sec  0.01 sec 
[02/21 19:59:14    745s] (I)       | | | +-Read nets                        3.56%  2030.15 sec  2030.16 sec  0.01 sec  0.00 sec 
[02/21 19:59:14    745s] (I)       | +-Create route DB                      9.61%  2030.16 sec  2030.17 sec  0.02 sec  0.01 sec 
[02/21 19:59:14    745s] (I)       | | +-Import route data (1T)             9.19%  2030.16 sec  2030.17 sec  0.02 sec  0.01 sec 
[02/21 19:59:14    745s] (I)       | | | +-Read blockages ( Layer 2-10 )    2.06%  2030.16 sec  2030.16 sec  0.00 sec  0.00 sec 
[02/21 19:59:14    745s] (I)       | | | | +-Read routing blockages         0.00%  2030.16 sec  2030.16 sec  0.00 sec  0.00 sec 
[02/21 19:59:14    745s] (I)       | | | | +-Read instance blockages        0.36%  2030.16 sec  2030.16 sec  0.00 sec  0.00 sec 
[02/21 19:59:14    745s] (I)       | | | | +-Read PG blockages              0.05%  2030.16 sec  2030.16 sec  0.00 sec  0.00 sec 
[02/21 19:59:14    745s] (I)       | | | | +-Read clock blockages           0.02%  2030.16 sec  2030.16 sec  0.00 sec  0.00 sec 
[02/21 19:59:14    745s] (I)       | | | | +-Read other blockages           0.02%  2030.16 sec  2030.16 sec  0.00 sec  0.00 sec 
[02/21 19:59:14    745s] (I)       | | | | +-Read halo blockages            0.02%  2030.16 sec  2030.16 sec  0.00 sec  0.00 sec 
[02/21 19:59:14    745s] (I)       | | | | +-Read boundary cut boxes        0.00%  2030.16 sec  2030.16 sec  0.00 sec  0.00 sec 
[02/21 19:59:14    745s] (I)       | | | +-Read blackboxes                  0.02%  2030.16 sec  2030.16 sec  0.00 sec  0.00 sec 
[02/21 19:59:14    745s] (I)       | | | +-Read prerouted                   0.12%  2030.17 sec  2030.17 sec  0.00 sec  0.00 sec 
[02/21 19:59:14    745s] (I)       | | | +-Read unlegalized nets            0.13%  2030.17 sec  2030.17 sec  0.00 sec  0.00 sec 
[02/21 19:59:14    745s] (I)       | | | +-Read nets                        0.91%  2030.17 sec  2030.17 sec  0.00 sec  0.00 sec 
[02/21 19:59:14    745s] (I)       | | | +-Set up via pillars               0.01%  2030.17 sec  2030.17 sec  0.00 sec  0.00 sec 
[02/21 19:59:14    745s] (I)       | | | +-Initialize 3D grid graph         0.14%  2030.17 sec  2030.17 sec  0.00 sec  0.00 sec 
[02/21 19:59:14    745s] (I)       | | | +-Model blockage capacity          1.89%  2030.17 sec  2030.17 sec  0.00 sec  0.00 sec 
[02/21 19:59:14    745s] (I)       | | | | +-Initialize 3D capacity         1.51%  2030.17 sec  2030.17 sec  0.00 sec  0.00 sec 
[02/21 19:59:14    745s] (I)       | +-Read aux data                        0.00%  2030.18 sec  2030.18 sec  0.00 sec  0.00 sec 
[02/21 19:59:14    745s] (I)       | +-Others data preparation              0.17%  2030.18 sec  2030.18 sec  0.00 sec  0.00 sec 
[02/21 19:59:14    745s] (I)       | +-Create route kernel                  2.97%  2030.18 sec  2030.18 sec  0.01 sec  0.01 sec 
[02/21 19:59:14    745s] (I)       +-Global Routing                        32.01%  2030.18 sec  2030.24 sec  0.06 sec  0.06 sec 
[02/21 19:59:14    745s] (I)       | +-Initialization                       0.48%  2030.18 sec  2030.18 sec  0.00 sec  0.01 sec 
[02/21 19:59:14    745s] (I)       | +-Net group 1                          4.41%  2030.19 sec  2030.19 sec  0.01 sec  0.00 sec 
[02/21 19:59:14    745s] (I)       | | +-Generate topology                  0.12%  2030.19 sec  2030.19 sec  0.00 sec  0.00 sec 
[02/21 19:59:14    745s] (I)       | | +-Phase 1a                           0.76%  2030.19 sec  2030.19 sec  0.00 sec  0.00 sec 
[02/21 19:59:14    745s] (I)       | | | +-Pattern routing (1T)             0.51%  2030.19 sec  2030.19 sec  0.00 sec  0.00 sec 
[02/21 19:59:14    745s] (I)       | | +-Phase 1b                           0.04%  2030.19 sec  2030.19 sec  0.00 sec  0.00 sec 
[02/21 19:59:14    745s] (I)       | | +-Phase 1c                           0.02%  2030.19 sec  2030.19 sec  0.00 sec  0.00 sec 
[02/21 19:59:14    745s] (I)       | | +-Phase 1d                           0.02%  2030.19 sec  2030.19 sec  0.00 sec  0.00 sec 
[02/21 19:59:14    745s] (I)       | | +-Phase 1e                           0.28%  2030.19 sec  2030.19 sec  0.00 sec  0.00 sec 
[02/21 19:59:14    745s] (I)       | | | +-Route legalization               0.00%  2030.19 sec  2030.19 sec  0.00 sec  0.00 sec 
[02/21 19:59:14    745s] (I)       | | +-Phase 1l                           1.12%  2030.19 sec  2030.19 sec  0.00 sec  0.00 sec 
[02/21 19:59:14    745s] (I)       | | | +-Layer assignment (1T)            0.89%  2030.19 sec  2030.19 sec  0.00 sec  0.00 sec 
[02/21 19:59:14    745s] (I)       | +-Net group 2                         24.53%  2030.19 sec  2030.24 sec  0.05 sec  0.05 sec 
[02/21 19:59:14    745s] (I)       | | +-Generate topology                  2.16%  2030.19 sec  2030.20 sec  0.00 sec  0.00 sec 
[02/21 19:59:14    745s] (I)       | | +-Phase 1a                           4.37%  2030.20 sec  2030.21 sec  0.01 sec  0.00 sec 
[02/21 19:59:14    745s] (I)       | | | +-Pattern routing (1T)             3.35%  2030.20 sec  2030.21 sec  0.01 sec  0.00 sec 
[02/21 19:59:14    745s] (I)       | | | +-Add via demand to 2D             0.51%  2030.21 sec  2030.21 sec  0.00 sec  0.00 sec 
[02/21 19:59:14    745s] (I)       | | +-Phase 1b                           0.08%  2030.21 sec  2030.21 sec  0.00 sec  0.00 sec 
[02/21 19:59:14    745s] (I)       | | +-Phase 1c                           0.02%  2030.21 sec  2030.21 sec  0.00 sec  0.00 sec 
[02/21 19:59:14    745s] (I)       | | +-Phase 1d                           0.02%  2030.21 sec  2030.21 sec  0.00 sec  0.00 sec 
[02/21 19:59:14    745s] (I)       | | +-Phase 1e                           0.28%  2030.21 sec  2030.21 sec  0.00 sec  0.00 sec 
[02/21 19:59:15    745s] (I)       | | | +-Route legalization               0.00%  2030.21 sec  2030.21 sec  0.00 sec  0.00 sec 
[02/21 19:59:15    745s] (I)       | | +-Phase 1l                          15.39%  2030.21 sec  2030.24 sec  0.03 sec  0.03 sec 
[02/21 19:59:15    745s] (I)       | | | +-Layer assignment (1T)           14.78%  2030.21 sec  2030.24 sec  0.03 sec  0.03 sec 
[02/21 19:59:15    745s] (I)       | +-Clean cong LA                        0.00%  2030.24 sec  2030.24 sec  0.00 sec  0.00 sec 
[02/21 19:59:15    745s] (I)       +-Export 3D cong map                     1.24%  2030.25 sec  2030.25 sec  0.00 sec  0.00 sec 
[02/21 19:59:15    745s] (I)       | +-Export 2D cong map                   0.12%  2030.25 sec  2030.25 sec  0.00 sec  0.00 sec 
[02/21 19:59:15    745s] (I)       +-Extract Global 3D Wires                0.40%  2030.25 sec  2030.25 sec  0.00 sec  0.00 sec 
[02/21 19:59:15    745s] (I)       +-Track Assignment (1T)                 22.00%  2030.25 sec  2030.29 sec  0.04 sec  0.05 sec 
[02/21 19:59:15    745s] (I)       | +-Initialization                       0.25%  2030.25 sec  2030.25 sec  0.00 sec  0.00 sec 
[02/21 19:59:15    745s] (I)       | +-Track Assignment Kernel             20.89%  2030.25 sec  2030.29 sec  0.04 sec  0.04 sec 
[02/21 19:59:15    745s] (I)       | +-Free Memory                          0.01%  2030.29 sec  2030.29 sec  0.00 sec  0.00 sec 
[02/21 19:59:15    745s] (I)       +-Export                                17.52%  2030.29 sec  2030.33 sec  0.03 sec  0.04 sec 
[02/21 19:59:15    745s] (I)       | +-Export DB wires                      9.33%  2030.29 sec  2030.31 sec  0.02 sec  0.01 sec 
[02/21 19:59:15    745s] (I)       | | +-Export all nets                    7.17%  2030.29 sec  2030.31 sec  0.01 sec  0.01 sec 
[02/21 19:59:15    745s] (I)       | | +-Set wire vias                      1.29%  2030.31 sec  2030.31 sec  0.00 sec  0.00 sec 
[02/21 19:59:15    745s] (I)       | +-Report wirelength                    3.88%  2030.31 sec  2030.32 sec  0.01 sec  0.01 sec 
[02/21 19:59:15    745s] (I)       | +-Update net boxes                     3.42%  2030.32 sec  2030.32 sec  0.01 sec  0.01 sec 
[02/21 19:59:15    745s] (I)       | +-Update timing                        0.00%  2030.32 sec  2030.32 sec  0.00 sec  0.00 sec 
[02/21 19:59:15    745s] (I)       +-Postprocess design                     0.75%  2030.33 sec  2030.33 sec  0.00 sec  0.00 sec 
[02/21 19:59:15    745s] (I)      ===================== Summary by functions =====================
[02/21 19:59:15    745s] (I)       Lv  Step                                 %      Real       CPU 
[02/21 19:59:15    745s] (I)      ----------------------------------------------------------------
[02/21 19:59:15    745s] (I)        0  Early Global Route kernel      100.00%  0.19 sec  0.19 sec 
[02/21 19:59:15    745s] (I)        1  Global Routing                  32.01%  0.06 sec  0.06 sec 
[02/21 19:59:15    745s] (I)        1  Track Assignment (1T)           22.00%  0.04 sec  0.05 sec 
[02/21 19:59:15    745s] (I)        1  Import and model                20.16%  0.04 sec  0.04 sec 
[02/21 19:59:15    745s] (I)        1  Export                          17.52%  0.03 sec  0.04 sec 
[02/21 19:59:15    745s] (I)        1  Export 3D cong map               1.24%  0.00 sec  0.00 sec 
[02/21 19:59:15    745s] (I)        1  Postprocess design               0.75%  0.00 sec  0.00 sec 
[02/21 19:59:15    745s] (I)        1  Extract Global 3D Wires          0.40%  0.00 sec  0.00 sec 
[02/21 19:59:15    745s] (I)        2  Net group 2                     24.53%  0.05 sec  0.05 sec 
[02/21 19:59:15    745s] (I)        2  Track Assignment Kernel         20.89%  0.04 sec  0.04 sec 
[02/21 19:59:15    745s] (I)        2  Create route DB                  9.61%  0.02 sec  0.01 sec 
[02/21 19:59:15    745s] (I)        2  Export DB wires                  9.33%  0.02 sec  0.01 sec 
[02/21 19:59:15    745s] (I)        2  Create place DB                  6.12%  0.01 sec  0.01 sec 
[02/21 19:59:15    745s] (I)        2  Net group 1                      4.41%  0.01 sec  0.00 sec 
[02/21 19:59:15    745s] (I)        2  Report wirelength                3.88%  0.01 sec  0.01 sec 
[02/21 19:59:15    745s] (I)        2  Update net boxes                 3.42%  0.01 sec  0.01 sec 
[02/21 19:59:15    745s] (I)        2  Create route kernel              2.97%  0.01 sec  0.01 sec 
[02/21 19:59:15    745s] (I)        2  Initialization                   0.73%  0.00 sec  0.01 sec 
[02/21 19:59:15    745s] (I)        2  Others data preparation          0.17%  0.00 sec  0.00 sec 
[02/21 19:59:15    745s] (I)        2  Export 2D cong map               0.12%  0.00 sec  0.00 sec 
[02/21 19:59:15    745s] (I)        2  Free Memory                      0.01%  0.00 sec  0.00 sec 
[02/21 19:59:15    745s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[02/21 19:59:15    745s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[02/21 19:59:15    745s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[02/21 19:59:15    745s] (I)        3  Phase 1l                        16.51%  0.03 sec  0.03 sec 
[02/21 19:59:15    745s] (I)        3  Import route data (1T)           9.19%  0.02 sec  0.01 sec 
[02/21 19:59:15    745s] (I)        3  Export all nets                  7.17%  0.01 sec  0.01 sec 
[02/21 19:59:15    745s] (I)        3  Import place data                5.91%  0.01 sec  0.01 sec 
[02/21 19:59:15    745s] (I)        3  Phase 1a                         5.14%  0.01 sec  0.00 sec 
[02/21 19:59:15    745s] (I)        3  Generate topology                2.28%  0.00 sec  0.00 sec 
[02/21 19:59:15    745s] (I)        3  Set wire vias                    1.29%  0.00 sec  0.00 sec 
[02/21 19:59:15    745s] (I)        3  Phase 1e                         0.56%  0.00 sec  0.00 sec 
[02/21 19:59:15    745s] (I)        3  Phase 1b                         0.12%  0.00 sec  0.00 sec 
[02/21 19:59:15    745s] (I)        3  Phase 1c                         0.04%  0.00 sec  0.00 sec 
[02/21 19:59:15    745s] (I)        3  Phase 1d                         0.04%  0.00 sec  0.00 sec 
[02/21 19:59:15    745s] (I)        4  Layer assignment (1T)           15.66%  0.03 sec  0.03 sec 
[02/21 19:59:15    745s] (I)        4  Read nets                        4.47%  0.01 sec  0.00 sec 
[02/21 19:59:15    745s] (I)        4  Pattern routing (1T)             3.86%  0.01 sec  0.00 sec 
[02/21 19:59:15    745s] (I)        4  Read blockages ( Layer 2-10 )    2.06%  0.00 sec  0.00 sec 
[02/21 19:59:15    745s] (I)        4  Model blockage capacity          1.89%  0.00 sec  0.00 sec 
[02/21 19:59:15    745s] (I)        4  Read instances and placement     1.86%  0.00 sec  0.01 sec 
[02/21 19:59:15    745s] (I)        4  Add via demand to 2D             0.51%  0.00 sec  0.00 sec 
[02/21 19:59:15    745s] (I)        4  Initialize 3D grid graph         0.14%  0.00 sec  0.00 sec 
[02/21 19:59:15    745s] (I)        4  Read unlegalized nets            0.13%  0.00 sec  0.00 sec 
[02/21 19:59:15    745s] (I)        4  Read prerouted                   0.12%  0.00 sec  0.00 sec 
[02/21 19:59:15    745s] (I)        4  Read blackboxes                  0.02%  0.00 sec  0.00 sec 
[02/21 19:59:15    745s] (I)        4  Set up via pillars               0.01%  0.00 sec  0.00 sec 
[02/21 19:59:15    745s] (I)        4  Route legalization               0.01%  0.00 sec  0.00 sec 
[02/21 19:59:15    745s] (I)        5  Initialize 3D capacity           1.51%  0.00 sec  0.00 sec 
[02/21 19:59:15    745s] (I)        5  Read instance blockages          0.36%  0.00 sec  0.00 sec 
[02/21 19:59:15    745s] (I)        5  Read PG blockages                0.05%  0.00 sec  0.00 sec 
[02/21 19:59:15    745s] (I)        5  Read clock blockages             0.02%  0.00 sec  0.00 sec 
[02/21 19:59:15    745s] (I)        5  Read other blockages             0.02%  0.00 sec  0.00 sec 
[02/21 19:59:15    745s] (I)        5  Read halo blockages              0.02%  0.00 sec  0.00 sec 
[02/21 19:59:15    745s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[02/21 19:59:15    745s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[02/21 19:59:15    745s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.2 real=0:00:00.2)
[02/21 19:59:15    745s] Legalization setup...
[02/21 19:59:15    745s] Using cell based legalization.
[02/21 19:59:15    745s] Initializing placement interface...
[02/21 19:59:15    745s]   Use check_library -place or consult logv if problems occur.
[02/21 19:59:15    745s]   Leaving CCOpt scope - Initializing placement interface...
[02/21 19:59:15    745s] OPERPROF: Starting DPlace-Init at level 1, MEM:1919.5M, EPOCH TIME: 1677038355.099722
[02/21 19:59:15    745s] Processing tracks to init pin-track alignment.
[02/21 19:59:15    745s] z: 2, totalTracks: 1
[02/21 19:59:15    745s] z: 4, totalTracks: 1
[02/21 19:59:15    745s] z: 6, totalTracks: 1
[02/21 19:59:15    745s] z: 8, totalTracks: 1
[02/21 19:59:15    745s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[02/21 19:59:15    745s] All LLGs are deleted
[02/21 19:59:15    745s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:15    745s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:15    745s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1919.5M, EPOCH TIME: 1677038355.103359
[02/21 19:59:15    745s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1919.5M, EPOCH TIME: 1677038355.103578
[02/21 19:59:15    745s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1919.5M, EPOCH TIME: 1677038355.104493
[02/21 19:59:15    745s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:15    745s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:15    745s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1919.5M, EPOCH TIME: 1677038355.104990
[02/21 19:59:15    745s] Max number of tech site patterns supported in site array is 256.
[02/21 19:59:15    745s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/21 19:59:15    745s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1919.5M, EPOCH TIME: 1677038355.109332
[02/21 19:59:15    745s] After signature check, allow fast init is false, keep pre-filter is true.
[02/21 19:59:15    745s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/21 19:59:15    745s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:1919.5M, EPOCH TIME: 1677038355.109904
[02/21 19:59:15    745s] SiteArray: non-trimmed site array dimensions = 66 x 510
[02/21 19:59:15    745s] SiteArray: use 172,032 bytes
[02/21 19:59:15    745s] SiteArray: current memory after site array memory allocation 1919.5M
[02/21 19:59:15    745s] SiteArray: FP blocked sites are writable
[02/21 19:59:15    745s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/21 19:59:15    745s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1919.5M, EPOCH TIME: 1677038355.111207
[02/21 19:59:15    745s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1919.5M, EPOCH TIME: 1677038355.111394
[02/21 19:59:15    745s] SiteArray: number of non floorplan blocked sites for llg default is 33660
[02/21 19:59:15    745s] Atter site array init, number of instance map data is 0.
[02/21 19:59:15    745s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.007, MEM:1919.5M, EPOCH TIME: 1677038355.112168
[02/21 19:59:15    745s] 
[02/21 19:59:15    745s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 19:59:15    745s] OPERPROF:     Starting CMU at level 3, MEM:1919.5M, EPOCH TIME: 1677038355.112746
[02/21 19:59:15    745s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1919.5M, EPOCH TIME: 1677038355.113233
[02/21 19:59:15    745s] 
[02/21 19:59:15    745s] Bad Lib Cell Checking (CMU) is done! (0)
[02/21 19:59:15    745s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:1919.5M, EPOCH TIME: 1677038355.113817
[02/21 19:59:15    745s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1919.5M, EPOCH TIME: 1677038355.113976
[02/21 19:59:15    745s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1919.5M, EPOCH TIME: 1677038355.114152
[02/21 19:59:15    745s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1919.5MB).
[02/21 19:59:15    745s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.016, MEM:1919.5M, EPOCH TIME: 1677038355.115697
[02/21 19:59:15    745s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 19:59:15    745s] Initializing placement interface done.
[02/21 19:59:15    745s] Leaving CCOpt scope - Cleaning up placement interface...
[02/21 19:59:15    745s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1919.5M, EPOCH TIME: 1677038355.116048
[02/21 19:59:15    745s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:15    745s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:15    745s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:15    745s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:15    745s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.009, MEM:1919.5M, EPOCH TIME: 1677038355.124803
[02/21 19:59:15    745s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 19:59:15    745s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[02/21 19:59:15    745s] Leaving CCOpt scope - Initializing placement interface...
[02/21 19:59:15    745s] OPERPROF: Starting DPlace-Init at level 1, MEM:1919.5M, EPOCH TIME: 1677038355.157114
[02/21 19:59:15    745s] Processing tracks to init pin-track alignment.
[02/21 19:59:15    745s] z: 2, totalTracks: 1
[02/21 19:59:15    745s] z: 4, totalTracks: 1
[02/21 19:59:15    745s] z: 6, totalTracks: 1
[02/21 19:59:15    745s] z: 8, totalTracks: 1
[02/21 19:59:15    745s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/21 19:59:15    745s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1919.5M, EPOCH TIME: 1677038355.160410
[02/21 19:59:15    745s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:15    745s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:15    745s] 
[02/21 19:59:15    745s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 19:59:15    745s] OPERPROF:     Starting CMU at level 3, MEM:1919.5M, EPOCH TIME: 1677038355.165356
[02/21 19:59:15    745s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1919.5M, EPOCH TIME: 1677038355.165879
[02/21 19:59:15    745s] 
[02/21 19:59:15    745s] Bad Lib Cell Checking (CMU) is done! (0)
[02/21 19:59:15    745s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.006, MEM:1919.5M, EPOCH TIME: 1677038355.166455
[02/21 19:59:15    745s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1919.5M, EPOCH TIME: 1677038355.166630
[02/21 19:59:15    745s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1919.5M, EPOCH TIME: 1677038355.166789
[02/21 19:59:15    745s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1919.5MB).
[02/21 19:59:15    745s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:1919.5M, EPOCH TIME: 1677038355.167546
[02/21 19:59:15    745s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 19:59:15    745s] (I)      Default pattern map key = VQS64_4_default.
[02/21 19:59:15    745s] (I)      Load db... (mem=1919.5M)
[02/21 19:59:15    745s] (I)      Read data from FE... (mem=1919.5M)
[02/21 19:59:15    745s] (I)      Number of ignored instance 0
[02/21 19:59:15    745s] (I)      Number of inbound cells 0
[02/21 19:59:15    745s] (I)      Number of opened ILM blockages 0
[02/21 19:59:15    745s] (I)      Number of instances temporarily fixed by detailed placement 0
[02/21 19:59:15    745s] (I)      numMoveCells=2646, numMacros=0  numPads=513  numMultiRowHeightInsts=0
[02/21 19:59:15    745s] (I)      cell height: 2800, count: 2646
[02/21 19:59:15    745s] (I)      Read rows... (mem=1919.5M)
[02/21 19:59:15    745s] (I)      rowRegion is not equal to core box, resetting core box
[02/21 19:59:15    745s] (I)      rowRegion : (10080, 10080) - (203880, 194880)
[02/21 19:59:15    745s] (I)      coreBox   : (10080, 10080) - (204120, 194880)
[02/21 19:59:15    745s] (I)      Done Read rows (cpu=0.000s, mem=1919.5M)
[02/21 19:59:15    745s] (I)      Done Read data from FE (cpu=0.010s, mem=1919.5M)
[02/21 19:59:15    745s] (I)      Done Load db (cpu=0.010s, mem=1919.5M)
[02/21 19:59:15    745s] (I)      Constructing placeable region... (mem=1919.5M)
[02/21 19:59:15    745s] (I)      Constructing bin map
[02/21 19:59:15    745s] (I)      Initialize bin information with width=28000 height=28000
[02/21 19:59:15    745s] (I)      Done constructing bin map
[02/21 19:59:15    745s] (I)      Compute region effective width... (mem=1919.5M)
[02/21 19:59:15    745s] (I)      Done Compute region effective width (cpu=0.000s, mem=1919.5M)
[02/21 19:59:15    745s] (I)      Done Constructing placeable region (cpu=0.000s, mem=1919.5M)
[02/21 19:59:15    745s] Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.2)
[02/21 19:59:15    745s] Validating CTS configuration...
[02/21 19:59:15    745s] Checking module port directions...
[02/21 19:59:15    745s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 19:59:15    745s] Non-default CCOpt properties:
[02/21 19:59:15    745s]   Public non-default CCOpt properties:
[02/21 19:59:15    745s]     cts_merge_clock_gates is set for at least one object
[02/21 19:59:15    745s]     cts_merge_clock_logic is set for at least one object
[02/21 19:59:15    745s]     route_type is set for at least one object
[02/21 19:59:15    745s]     target_max_trans is set for at least one object
[02/21 19:59:15    745s]     target_skew is set for at least one object
[02/21 19:59:15    745s]   No private non-default CCOpt properties
[02/21 19:59:15    745s] Route type trimming info:
[02/21 19:59:15    745s]   No route type modifications were made.
[02/21 19:59:15    745s] 
[02/21 19:59:15    745s] Trim Metal Layers:
[02/21 19:59:15    745s] LayerId::1 widthSet size::4
[02/21 19:59:15    745s] LayerId::2 widthSet size::4
[02/21 19:59:15    745s] LayerId::3 widthSet size::4
[02/21 19:59:15    745s] LayerId::4 widthSet size::4
[02/21 19:59:15    745s] LayerId::5 widthSet size::4
[02/21 19:59:15    745s] LayerId::6 widthSet size::4
[02/21 19:59:15    745s] LayerId::7 widthSet size::4
[02/21 19:59:15    745s] LayerId::8 widthSet size::4
[02/21 19:59:15    745s] LayerId::9 widthSet size::4
[02/21 19:59:15    745s] LayerId::10 widthSet size::3
[02/21 19:59:15    745s] Updating RC grid for preRoute extraction ...
[02/21 19:59:15    745s] eee: pegSigSF::1.070000
[02/21 19:59:15    745s] Initializing multi-corner capacitance tables ... 
[02/21 19:59:15    745s] Initializing multi-corner resistance tables ...
[02/21 19:59:15    745s] eee: l::1 avDens::0.088112 usedTrk::563.914289 availTrk::6400.000000 sigTrk::563.914289
[02/21 19:59:15    745s] eee: l::2 avDens::0.163366 usedTrk::1045.542857 availTrk::6400.000000 sigTrk::1045.542857
[02/21 19:59:15    745s] eee: l::3 avDens::0.158745 usedTrk::1000.095036 availTrk::6300.000000 sigTrk::1000.095036
[02/21 19:59:15    745s] eee: l::4 avDens::0.072442 usedTrk::213.703785 availTrk::2950.000000 sigTrk::213.703785
[02/21 19:59:15    745s] eee: l::5 avDens::0.034074 usedTrk::95.405963 availTrk::2800.000000 sigTrk::95.405963
[02/21 19:59:15    745s] eee: l::6 avDens::0.033226 usedTrk::41.532536 availTrk::1250.000000 sigTrk::41.532536
[02/21 19:59:15    745s] eee: l::7 avDens::0.004575 usedTrk::0.610000 availTrk::133.333333 sigTrk::0.610000
[02/21 19:59:15    745s] eee: l::8 avDens::0.017306 usedTrk::2.595893 availTrk::150.000000 sigTrk::2.595893
[02/21 19:59:15    745s] eee: l::9 avDens::0.004969 usedTrk::0.173929 availTrk::35.000000 sigTrk::0.173929
[02/21 19:59:15    745s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/21 19:59:15    745s] {RT VRCCorner 0 10 10 {4 1} {7 0} {9 0} 3}
[02/21 19:59:15    745s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.209100 uaWl=0.963021 uaWlH=0.107300 aWlH=0.033068 lMod=0 pMax=0.821000 pMod=82 wcR=0.500500 newSi=0.002300 wHLS=1.350356 siPrev=0 viaL=0.000000
[02/21 19:59:15    745s] End AAE Lib Interpolated Model. (MEM=1919.52 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/21 19:59:15    745s] Accumulated time to calculate placeable region: 0
[02/21 19:59:15    745s] Accumulated time to calculate placeable region: 0
[02/21 19:59:15    745s] Accumulated time to calculate placeable region: 0
[02/21 19:59:15    745s] (I)      Initializing Steiner engine. 
[02/21 19:59:15    745s] (I)      ==================== Layers =====================
[02/21 19:59:15    745s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 19:59:15    745s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[02/21 19:59:15    745s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 19:59:15    745s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[02/21 19:59:15    745s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[02/21 19:59:15    745s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[02/21 19:59:15    745s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[02/21 19:59:15    745s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[02/21 19:59:15    745s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[02/21 19:59:15    745s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[02/21 19:59:15    745s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[02/21 19:59:15    745s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[02/21 19:59:15    745s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[02/21 19:59:15    745s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[02/21 19:59:15    745s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[02/21 19:59:15    745s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[02/21 19:59:15    745s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[02/21 19:59:15    745s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[02/21 19:59:15    745s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[02/21 19:59:15    745s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[02/21 19:59:15    745s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[02/21 19:59:15    745s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[02/21 19:59:15    745s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 19:59:15    745s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[02/21 19:59:15    745s] (I)      |   0 |  0 |  active |   other |        |    MS |
[02/21 19:59:15    745s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[02/21 19:59:15    745s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 19:59:15    745s] **WARN: (IMPCCOPT-1184):	The library has no usable balanced inverters for power domain auto-default, while balancing clock_tree myCLK. If this is not intended behavior, you can specify a list of lib_cells to use with the inverter_cells property.
[02/21 19:59:15    745s] Library trimming buffers in power domain auto-default and half-corner VDCCorner:both.late removed 0 of 3 cells
[02/21 19:59:15    745s] Original list had 3 cells:
[02/21 19:59:15    745s] CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 
[02/21 19:59:15    745s] Library trimming was not able to trim any cells:
[02/21 19:59:15    745s] CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 
[02/21 19:59:15    745s] Accumulated time to calculate placeable region: 0
[02/21 19:59:15    745s] Accumulated time to calculate placeable region: 0
[02/21 19:59:15    745s] Accumulated time to calculate placeable region: 0
[02/21 19:59:15    745s] Accumulated time to calculate placeable region: 0
[02/21 19:59:15    745s] Accumulated time to calculate placeable region: 0
[02/21 19:59:15    745s] Accumulated time to calculate placeable region: 0
[02/21 19:59:15    745s] Accumulated time to calculate placeable region: 0
[02/21 19:59:15    745s] Accumulated time to calculate placeable region: 0
[02/21 19:59:16    746s] Clock tree balancer configuration for clock_tree myCLK:
[02/21 19:59:16    746s] Non-default CCOpt properties:
[02/21 19:59:16    746s]   Public non-default CCOpt properties:
[02/21 19:59:16    746s]     cts_merge_clock_gates: true (default: false)
[02/21 19:59:16    746s]     cts_merge_clock_logic: true (default: false)
[02/21 19:59:16    746s]     route_type (leaf): default_route_type_leaf (default: default)
[02/21 19:59:16    746s]     route_type (top): default_route_type_nonleaf (default: default)
[02/21 19:59:16    746s]     route_type (trunk): default_route_type_nonleaf (default: default)
[02/21 19:59:16    746s]   No private non-default CCOpt properties
[02/21 19:59:16    746s] For power domain auto-default:
[02/21 19:59:16    746s]   Buffers:     CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 
[02/21 19:59:16    746s]   Inverters:   
[02/21 19:59:16    746s]   Clock gates (with test): CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1 
[02/21 19:59:16    746s]   Clock gates   (no test): CLKGATE_X8 CLKGATE_X4 CLKGATE_X2 CLKGATE_X1 
[02/21 19:59:16    746s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 8953.560um^2
[02/21 19:59:16    746s] Top Routing info:
[02/21 19:59:16    746s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[02/21 19:59:16    746s]   Unshielded; Mask Constraint: 0; Source: route_type.
[02/21 19:59:16    746s] Trunk Routing info:
[02/21 19:59:16    746s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[02/21 19:59:16    746s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[02/21 19:59:16    746s] Leaf Routing info:
[02/21 19:59:16    746s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
[02/21 19:59:16    746s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[02/21 19:59:16    746s] For timing_corner VDCCorner:both, late and power domain auto-default:
[02/21 19:59:16    746s]   Slew time target (leaf):    0.050ns
[02/21 19:59:16    746s]   Slew time target (trunk):   0.050ns
[02/21 19:59:16    746s]   Slew time target (top):     0.050ns (Note: no nets are considered top nets in this clock tree)
[02/21 19:59:16    746s]   Buffer unit delay: 0.042ns
[02/21 19:59:16    746s]   Buffer max distance: 384.286um
[02/21 19:59:16    746s] Fastest wire driving cells and distances:
[02/21 19:59:16    746s]   Buffer    : {lib_cell:CLKBUF_X3, fastest_considered_half_corner=VDCCorner:both.late, optimalDrivingDistance=384.286um, saturatedSlew=0.043ns, speed=3961.711um per ns, cellArea=3.461um^2 per 1000um}
[02/21 19:59:16    746s]   Clock gate (with test): {lib_cell:CLKGATETST_X8, fastest_considered_half_corner=VDCCorner:both.late, optimalDrivingDistance=542.642um, saturatedSlew=0.044ns, speed=5481.233um per ns, cellArea=14.216um^2 per 1000um}
[02/21 19:59:16    746s]   Clock gate   (no test): {lib_cell:CLKGATE_X8, fastest_considered_half_corner=VDCCorner:both.late, optimalDrivingDistance=543.846um, saturatedSlew=0.044ns, speed=5682.822um per ns, cellArea=12.717um^2 per 1000um}
[02/21 19:59:16    746s] 
[02/21 19:59:16    746s] 
[02/21 19:59:16    746s] Logic Sizing Table:
[02/21 19:59:16    746s] 
[02/21 19:59:16    746s] ----------------------------------------------------------
[02/21 19:59:16    746s] Cell    Instance count    Source    Eligible library cells
[02/21 19:59:16    746s] ----------------------------------------------------------
[02/21 19:59:16    746s]   (empty table)
[02/21 19:59:16    746s] ----------------------------------------------------------
[02/21 19:59:16    746s] 
[02/21 19:59:16    746s] 
[02/21 19:59:16    746s] **WARN: (IMPCCOPT-1261):	The skew target of 0.020ns for skew_group myCLK/VSDC in primary delay corner VDCCorner is too small. For best results, it is recommended that the skew target be set no lower than 0.042ns. The skew target has been relaxed to 0.042ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[02/21 19:59:16    746s] Type 'man IMPCCOPT-1261' for more detail.
[02/21 19:59:16    746s] **WARN: (IMPCCOPT-1261):	The skew target of 0.020ns for skew_group myCLK/VSDC in primary delay corner VDCCorner is too small. For best results, it is recommended that the skew target be set no lower than 0.042ns. The skew target has been relaxed to 0.042ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[02/21 19:59:16    746s] Type 'man IMPCCOPT-1261' for more detail.
[02/21 19:59:16    746s] Clock tree balancer configuration for skew_group myCLK/VSDC:
[02/21 19:59:16    746s]   Sources:                     pin mCLK
[02/21 19:59:16    746s]   Total number of sinks:       768
[02/21 19:59:16    746s]   Delay constrained sinks:     768
[02/21 19:59:16    746s]   Constrains:                  default
[02/21 19:59:16    746s]   Non-leaf sinks:              0
[02/21 19:59:16    746s]   Ignore pins:                 0
[02/21 19:59:16    746s]  Timing corner VDCCorner:both.late:
[02/21 19:59:16    746s]   Skew target:                 0.042ns
[02/21 19:59:16    746s] Primary reporting skew groups are:
[02/21 19:59:16    746s] skew_group myCLK/VSDC with 768 clock sinks
[02/21 19:59:16    746s] 
[02/21 19:59:16    746s] Clock DAG stats initial state:
[02/21 19:59:16    746s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/21 19:59:16    746s]   sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
[02/21 19:59:16    746s]   misc counts      : r=1, pp=0
[02/21 19:59:16    746s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/21 19:59:16    746s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 19:59:16    746s] Clock DAG hash initial state: 15147227432048309690 9373827286262178567
[02/21 19:59:16    746s] CTS services accumulated run-time stats initial state:
[02/21 19:59:16    746s]   delay calculator: calls=2864, total_wall_time=0.142s, mean_wall_time=0.049ms
[02/21 19:59:16    746s]   legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 19:59:16    746s]   steiner router: calls=1517, total_wall_time=0.018s, mean_wall_time=0.012ms
[02/21 19:59:16    746s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
[02/21 19:59:16    746s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[02/21 19:59:16    746s] 
[02/21 19:59:16    746s] Layer information for route type default_route_type_leaf:
[02/21 19:59:16    746s] 
[02/21 19:59:16    746s] ----------------------------------------------------------------------
[02/21 19:59:16    746s] Layer      Preferred    Route    Res.          Cap.          RC
[02/21 19:59:16    746s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[02/21 19:59:16    746s] ----------------------------------------------------------------------
[02/21 19:59:16    746s] metal1     N            H          5.429         0.119         0.646
[02/21 19:59:16    746s] metal2     N            V          3.571         0.132         0.472
[02/21 19:59:16    746s] metal3     Y            H          3.571         0.131         0.468
[02/21 19:59:16    746s] metal4     Y            V          1.500         0.146         0.219
[02/21 19:59:16    746s] metal5     N            H          1.500         0.124         0.185
[02/21 19:59:16    746s] metal6     N            V          1.500         0.122         0.184
[02/21 19:59:16    746s] metal7     N            H          0.188         0.158         0.030
[02/21 19:59:16    746s] metal8     N            V          0.188         0.125         0.024
[02/21 19:59:16    746s] metal9     N            H          0.038         0.155         0.006
[02/21 19:59:16    746s] metal10    N            V          0.038         0.124         0.005
[02/21 19:59:16    746s] ----------------------------------------------------------------------
[02/21 19:59:16    746s] 
[02/21 19:59:16    746s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[02/21 19:59:16    746s] Unshielded; Mask Constraint: 0; Source: route_type.
[02/21 19:59:16    746s] 
[02/21 19:59:16    746s] Layer information for route type default_route_type_nonleaf:
[02/21 19:59:16    746s] 
[02/21 19:59:16    746s] ----------------------------------------------------------------------
[02/21 19:59:16    746s] Layer      Preferred    Route    Res.          Cap.          RC
[02/21 19:59:16    746s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[02/21 19:59:16    746s] ----------------------------------------------------------------------
[02/21 19:59:16    746s] metal1     N            H          5.429         0.168         0.911
[02/21 19:59:16    746s] metal2     N            V          3.571         0.175         0.626
[02/21 19:59:16    746s] metal3     Y            H          3.571         0.175         0.624
[02/21 19:59:16    746s] metal4     Y            V          1.500         0.190         0.285
[02/21 19:59:16    746s] metal5     N            H          1.500         0.175         0.262
[02/21 19:59:16    746s] metal6     N            V          1.500         0.174         0.261
[02/21 19:59:16    746s] metal7     N            H          0.188         0.196         0.037
[02/21 19:59:16    746s] metal8     N            V          0.188         0.171         0.032
[02/21 19:59:16    746s] metal9     N            H          0.038         0.205         0.008
[02/21 19:59:16    746s] metal10    N            V          0.038         0.180         0.007
[02/21 19:59:16    746s] ----------------------------------------------------------------------
[02/21 19:59:16    746s] 
[02/21 19:59:16    746s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[02/21 19:59:16    746s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[02/21 19:59:16    746s] 
[02/21 19:59:16    746s] Layer information for route type default_route_type_nonleaf:
[02/21 19:59:16    746s] 
[02/21 19:59:16    746s] ----------------------------------------------------------------------
[02/21 19:59:16    746s] Layer      Preferred    Route    Res.          Cap.          RC
[02/21 19:59:16    746s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[02/21 19:59:16    746s] ----------------------------------------------------------------------
[02/21 19:59:16    746s] metal1     N            H          5.429         0.119         0.646
[02/21 19:59:16    746s] metal2     N            V          3.571         0.132         0.472
[02/21 19:59:16    746s] metal3     Y            H          3.571         0.131         0.468
[02/21 19:59:16    746s] metal4     Y            V          1.500         0.146         0.219
[02/21 19:59:16    746s] metal5     N            H          1.500         0.124         0.185
[02/21 19:59:16    746s] metal6     N            V          1.500         0.122         0.184
[02/21 19:59:16    746s] metal7     N            H          0.188         0.158         0.030
[02/21 19:59:16    746s] metal8     N            V          0.188         0.125         0.024
[02/21 19:59:16    746s] metal9     N            H          0.038         0.155         0.006
[02/21 19:59:16    746s] metal10    N            V          0.038         0.124         0.005
[02/21 19:59:16    746s] ----------------------------------------------------------------------
[02/21 19:59:16    746s] 
[02/21 19:59:16    746s] 
[02/21 19:59:16    746s] Via selection for estimated routes (rule default):
[02/21 19:59:16    746s] 
[02/21 19:59:16    746s] ---------------------------------------------------------------------
[02/21 19:59:16    746s] Layer             Via Cell    Res.     Cap.     RC       Top of Stack
[02/21 19:59:16    746s] Range                         (Ohm)    (fF)     (fs)     Only
[02/21 19:59:16    746s] ---------------------------------------------------------------------
[02/21 19:59:16    746s] metal1-metal2     via1_7      5.000    0.008    0.040    false
[02/21 19:59:16    746s] metal2-metal3     via2_5      5.000    0.008    0.038    false
[02/21 19:59:16    746s] metal3-metal4     via3_2      5.000    0.008    0.041    false
[02/21 19:59:16    746s] metal4-metal5     via4_0      3.000    0.008    0.024    false
[02/21 19:59:16    746s] metal5-metal6     via5_0      3.000    0.007    0.021    false
[02/21 19:59:16    746s] metal6-metal7     via6_0      3.000    0.017    0.051    false
[02/21 19:59:16    746s] metal7-metal8     via7_0      1.000    0.023    0.023    false
[02/21 19:59:16    746s] metal8-metal9     via8_0      1.000    0.035    0.035    false
[02/21 19:59:16    746s] metal9-metal10    via9_0      0.500    0.041    0.020    false
[02/21 19:59:16    746s] ---------------------------------------------------------------------
[02/21 19:59:16    746s] 
[02/21 19:59:16    746s] No ideal or dont_touch nets found in the clock tree
[02/21 19:59:16    746s] No dont_touch hnets found in the clock tree
[02/21 19:59:16    746s] No dont_touch hpins found in the clock network.
[02/21 19:59:16    746s] Checking for illegal sizes of clock logic instances...
[02/21 19:59:16    746s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 19:59:16    746s] 
[02/21 19:59:16    746s] Filtering reasons for cell type: buffer
[02/21 19:59:16    746s] =======================================
[02/21 19:59:16    746s] 
[02/21 19:59:16    746s] -------------------------------------------------------------------------------------------------------------
[02/21 19:59:16    746s] Clock trees    Power domain    Reason                         Library cells
[02/21 19:59:16    746s] -------------------------------------------------------------------------------------------------------------
[02/21 19:59:16    746s] all            auto-default    Unbalanced rise/fall delays    { BUF_X1 BUF_X16 BUF_X2 BUF_X32 BUF_X4 BUF_X8 }
[02/21 19:59:16    746s] -------------------------------------------------------------------------------------------------------------
[02/21 19:59:16    746s] 
[02/21 19:59:16    746s] Filtering reasons for cell type: inverter
[02/21 19:59:16    746s] =========================================
[02/21 19:59:16    746s] 
[02/21 19:59:16    746s] -------------------------------------------------------------------------------------------------------------
[02/21 19:59:16    746s] Clock trees    Power domain    Reason                         Library cells
[02/21 19:59:16    746s] -------------------------------------------------------------------------------------------------------------
[02/21 19:59:16    746s] all            auto-default    Unbalanced rise/fall delays    { INV_X1 INV_X16 INV_X2 INV_X32 INV_X4 INV_X8 }
[02/21 19:59:16    746s] -------------------------------------------------------------------------------------------------------------
[02/21 19:59:16    746s] 
[02/21 19:59:16    746s] 
[02/21 19:59:16    746s] Validating CTS configuration done. (took cpu=0:00:00.7 real=0:00:01.4)
[02/21 19:59:16    746s] CCOpt configuration status: all checks passed.
[02/21 19:59:16    746s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[02/21 19:59:16    746s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[02/21 19:59:16    746s]   No exclusion drivers are needed.
[02/21 19:59:16    746s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[02/21 19:59:16    746s] Antenna diode management...
[02/21 19:59:16    746s]   Found 0 antenna diodes in the clock trees.
[02/21 19:59:16    746s]   
[02/21 19:59:16    746s] Antenna diode management done.
[02/21 19:59:16    746s] Adding driver cells for primary IOs...
[02/21 19:59:16    746s]   
[02/21 19:59:16    746s]   ----------------------------------------------------------------------------------------------
[02/21 19:59:16    746s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[02/21 19:59:16    746s]   ----------------------------------------------------------------------------------------------
[02/21 19:59:16    746s]     (empty table)
[02/21 19:59:16    746s]   ----------------------------------------------------------------------------------------------
[02/21 19:59:16    746s]   
[02/21 19:59:16    746s]   
[02/21 19:59:16    746s] Adding driver cells for primary IOs done.
[02/21 19:59:16    746s] Adding driver cell for primary IO roots...
[02/21 19:59:16    746s] Adding driver cell for primary IO roots done.
[02/21 19:59:16    746s] Maximizing clock DAG abstraction...
[02/21 19:59:16    746s]   Removing clock DAG drivers
[02/21 19:59:16    746s] Maximizing clock DAG abstraction done.
[02/21 19:59:16    746s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:01.0 real=0:00:01.8)
[02/21 19:59:16    746s] **WARN: (IMPCCOPT-1261):	The skew target of 0.020ns for skew_group myCLK/VSDC in primary delay corner VDCCorner is too small. For best results, it is recommended that the skew target be set no lower than 0.042ns. The skew target has been relaxed to 0.042ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[02/21 19:59:16    746s] Type 'man IMPCCOPT-1261' for more detail.
[02/21 19:59:16    746s] **WARN: (IMPCCOPT-1261):	The skew target of 0.020ns for skew_group myCLK/VSDC in primary delay corner VDCCorner is too small. For best results, it is recommended that the skew target be set no lower than 0.042ns. The skew target has been relaxed to 0.042ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[02/21 19:59:16    746s] Type 'man IMPCCOPT-1261' for more detail.
[02/21 19:59:16    746s] **WARN: (IMPCCOPT-1261):	The skew target of 0.020ns for skew_group myCLK/VSDC in primary delay corner VDCCorner is too small. For best results, it is recommended that the skew target be set no lower than 0.042ns. The skew target has been relaxed to 0.042ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[02/21 19:59:16    746s] Type 'man IMPCCOPT-1261' for more detail.
[02/21 19:59:16    746s] **WARN: (IMPCCOPT-1261):	The skew target of 0.020ns for skew_group myCLK/VSDC in primary delay corner VDCCorner is too small. For best results, it is recommended that the skew target be set no lower than 0.042ns. The skew target has been relaxed to 0.042ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[02/21 19:59:16    746s] Type 'man IMPCCOPT-1261' for more detail.
[02/21 19:59:16    746s] Synthesizing clock trees...
[02/21 19:59:16    746s]   Preparing To Balance...
[02/21 19:59:16    746s] **WARN: (IMPCCOPT-1261):	The skew target of 0.020ns for skew_group myCLK/VSDC in primary delay corner VDCCorner is too small. For best results, it is recommended that the skew target be set no lower than 0.042ns. The skew target has been relaxed to 0.042ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[02/21 19:59:16    746s] Type 'man IMPCCOPT-1261' for more detail.
[02/21 19:59:16    746s]   Leaving CCOpt scope - Cleaning up placement interface...
[02/21 19:59:16    746s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1971.7M, EPOCH TIME: 1677038356.564210
[02/21 19:59:16    746s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:16    746s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:16    746s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:16    746s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:16    746s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.008, MEM:1971.7M, EPOCH TIME: 1677038356.572484
[02/21 19:59:16    746s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 19:59:16    746s]   Leaving CCOpt scope - Initializing placement interface...
[02/21 19:59:16    746s] OPERPROF: Starting DPlace-Init at level 1, MEM:1962.2M, EPOCH TIME: 1677038356.573027
[02/21 19:59:16    746s] Processing tracks to init pin-track alignment.
[02/21 19:59:16    746s] z: 2, totalTracks: 1
[02/21 19:59:16    746s] z: 4, totalTracks: 1
[02/21 19:59:16    746s] z: 6, totalTracks: 1
[02/21 19:59:16    746s] z: 8, totalTracks: 1
[02/21 19:59:16    746s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/21 19:59:16    746s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1962.2M, EPOCH TIME: 1677038356.576373
[02/21 19:59:16    746s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:16    746s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:16    746s] 
[02/21 19:59:16    746s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 19:59:16    746s] OPERPROF:     Starting CMU at level 3, MEM:1962.2M, EPOCH TIME: 1677038356.581386
[02/21 19:59:16    746s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1962.2M, EPOCH TIME: 1677038356.581924
[02/21 19:59:16    746s] 
[02/21 19:59:16    746s] Bad Lib Cell Checking (CMU) is done! (0)
[02/21 19:59:16    746s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.006, MEM:1962.2M, EPOCH TIME: 1677038356.582515
[02/21 19:59:16    746s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1962.2M, EPOCH TIME: 1677038356.582688
[02/21 19:59:16    746s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1962.2M, EPOCH TIME: 1677038356.582844
[02/21 19:59:16    746s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1962.2MB).
[02/21 19:59:16    746s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:1962.2M, EPOCH TIME: 1677038356.583596
[02/21 19:59:16    746s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 19:59:16    746s]   Merging duplicate siblings in DAG...
[02/21 19:59:16    746s]     Clock DAG stats before merging:
[02/21 19:59:16    746s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/21 19:59:16    746s]       sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
[02/21 19:59:16    746s]       misc counts      : r=1, pp=0
[02/21 19:59:16    746s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/21 19:59:16    746s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 19:59:16    746s]     Clock DAG hash before merging: 15147227432048309690 9373827286262178567
[02/21 19:59:16    746s]     CTS services accumulated run-time stats before merging:
[02/21 19:59:16    746s]       delay calculator: calls=2864, total_wall_time=0.142s, mean_wall_time=0.049ms
[02/21 19:59:16    746s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 19:59:16    746s]       steiner router: calls=1517, total_wall_time=0.018s, mean_wall_time=0.012ms
[02/21 19:59:16    746s]     Resynthesising clock tree into netlist...
[02/21 19:59:16    746s]       Reset timing graph...
[02/21 19:59:16    746s] Ignoring AAE DB Resetting ...
[02/21 19:59:16    746s]       Reset timing graph done.
[02/21 19:59:16    746s]     Resynthesising clock tree into netlist done.
[02/21 19:59:16    746s]     Merging duplicate clock dag driver clones in DAG...
[02/21 19:59:16    746s]     Merging duplicate clock dag driver clones in DAG done.
[02/21 19:59:16    746s]     
[02/21 19:59:16    746s]     Disconnecting clock tree from netlist...
[02/21 19:59:16    746s]     Disconnecting clock tree from netlist done.
[02/21 19:59:16    746s]   Merging duplicate siblings in DAG done.
[02/21 19:59:16    746s]   Applying movement limits...
[02/21 19:59:16    746s]   Applying movement limits done.
[02/21 19:59:16    746s]   Preparing To Balance done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 19:59:16    746s]   CCOpt::Phase::Construction...
[02/21 19:59:16    746s]   Stage::Clustering...
[02/21 19:59:16    746s] **WARN: (IMPCCOPT-1261):	The skew target of 0.020ns for skew_group myCLK/VSDC in primary delay corner VDCCorner is too small. For best results, it is recommended that the skew target be set no lower than 0.042ns. The skew target has been relaxed to 0.042ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[02/21 19:59:16    746s] Type 'man IMPCCOPT-1261' for more detail.
[02/21 19:59:16    746s]   Clustering...
[02/21 19:59:16    746s]     Clock DAG hash before 'Clustering': 15147227432048309690 9373827286262178567
[02/21 19:59:16    746s]     CTS services accumulated run-time stats before 'Clustering':
[02/21 19:59:16    746s]       delay calculator: calls=2864, total_wall_time=0.142s, mean_wall_time=0.049ms
[02/21 19:59:16    746s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 19:59:16    746s]       steiner router: calls=1517, total_wall_time=0.018s, mean_wall_time=0.012ms
[02/21 19:59:16    746s]     Initialize for clustering...
[02/21 19:59:16    746s]     Clock DAG stats before clustering:
[02/21 19:59:16    746s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/21 19:59:16    746s]       sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
[02/21 19:59:16    746s]       misc counts      : r=1, pp=0
[02/21 19:59:16    746s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/21 19:59:16    746s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/21 19:59:16    746s]     Clock DAG hash before clustering: 15147227432048309690 9373827286262178567
[02/21 19:59:16    746s]     CTS services accumulated run-time stats before clustering:
[02/21 19:59:16    746s]       delay calculator: calls=2864, total_wall_time=0.142s, mean_wall_time=0.049ms
[02/21 19:59:16    746s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/21 19:59:16    746s]       steiner router: calls=1517, total_wall_time=0.018s, mean_wall_time=0.012ms
[02/21 19:59:16    746s]     Computing max distances from locked parents...
[02/21 19:59:16    746s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[02/21 19:59:16    746s]     Computing max distances from locked parents done.
[02/21 19:59:16    746s]     Computing optimal clock node locations...
[02/21 19:59:16    746s]     : ...20% ...40% ...60% ...80% ...100% 
[02/21 19:59:16    746s]     Optimal path computation stats:
[02/21 19:59:16    746s]       Successful          : 11
[02/21 19:59:16    746s]       Unsuccessful        : 0
[02/21 19:59:16    746s]       Immovable           : 140535624892417
[02/21 19:59:16    746s]       lockedParentLocation: 0
[02/21 19:59:16    746s]       Region hash         : e4d0d11cb7a6f7ec
[02/21 19:59:16    746s]     Unsuccessful details:
[02/21 19:59:16    746s]     
[02/21 19:59:16    746s]     Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 19:59:16    746s] End AAE Lib Interpolated Model. (MEM=1962.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/21 19:59:16    746s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 19:59:16    746s]     Bottom-up phase...
[02/21 19:59:16    746s]     Clustering bottom-up starting from leaves...
[02/21 19:59:16    746s]       Clustering clock_tree myCLK...
[02/21 19:59:17    746s]       Clustering clock_tree myCLK done.
[02/21 19:59:17    746s]     Clustering bottom-up starting from leaves done.
[02/21 19:59:17    746s]     Rebuilding the clock tree after clustering...
[02/21 19:59:17    746s]     Rebuilding the clock tree after clustering done.
[02/21 19:59:17    746s]     Clock DAG stats after bottom-up phase:
[02/21 19:59:17    746s]       cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[02/21 19:59:17    746s]       sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
[02/21 19:59:17    746s]       misc counts      : r=1, pp=0
[02/21 19:59:17    746s]       cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
[02/21 19:59:17    746s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=756.440um, total=756.440um
[02/21 19:59:17    746s]     Clock DAG library cell distribution after bottom-up phase {count}:
[02/21 19:59:17    746s]        Bufs: CLKBUF_X3: 17 
[02/21 19:59:17    746s]     Clock DAG hash after bottom-up phase: 9833963548895434028 10666939935597048393
[02/21 19:59:17    746s]     CTS services accumulated run-time stats after bottom-up phase:
[02/21 19:59:17    746s]       delay calculator: calls=2949, total_wall_time=0.156s, mean_wall_time=0.053ms
[02/21 19:59:17    746s]       legalizer: calls=107, total_wall_time=0.002s, mean_wall_time=0.016ms
[02/21 19:59:17    746s]       steiner router: calls=1600, total_wall_time=0.073s, mean_wall_time=0.046ms
[02/21 19:59:17    746s]     Bottom-up phase done. (took cpu=0:00:00.4 real=0:00:00.5)
[02/21 19:59:17    746s]     Legalizing clock trees...
[02/21 19:59:17    746s]     Resynthesising clock tree into netlist...
[02/21 19:59:17    746s]       Reset timing graph...
[02/21 19:59:17    746s] Ignoring AAE DB Resetting ...
[02/21 19:59:17    746s]       Reset timing graph done.
[02/21 19:59:17    746s]     Resynthesising clock tree into netlist done.
[02/21 19:59:17    746s]     Commiting net attributes....
[02/21 19:59:17    746s]     Commiting net attributes. done.
[02/21 19:59:17    746s]     Leaving CCOpt scope - ClockRefiner...
[02/21 19:59:17    746s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1962.2M, EPOCH TIME: 1677038357.113327
[02/21 19:59:17    746s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:17    746s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:17    746s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:17    746s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:17    746s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.009, MEM:1924.2M, EPOCH TIME: 1677038357.122726
[02/21 19:59:17    746s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[02/21 19:59:17    746s]     Assigned high priority to 785 instances.
[02/21 19:59:17    746s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[02/21 19:59:17    746s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[02/21 19:59:17    746s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1924.2M, EPOCH TIME: 1677038357.141771
[02/21 19:59:17    746s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1924.2M, EPOCH TIME: 1677038357.142080
[02/21 19:59:17    746s] Processing tracks to init pin-track alignment.
[02/21 19:59:17    746s] z: 2, totalTracks: 1
[02/21 19:59:17    746s] z: 4, totalTracks: 1
[02/21 19:59:17    746s] z: 6, totalTracks: 1
[02/21 19:59:17    746s] z: 8, totalTracks: 1
[02/21 19:59:17    746s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/21 19:59:17    746s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1924.2M, EPOCH TIME: 1677038357.145399
[02/21 19:59:17    746s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:17    746s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:17    746s] 
[02/21 19:59:17    746s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 19:59:17    746s] OPERPROF:       Starting CMU at level 4, MEM:1924.2M, EPOCH TIME: 1677038357.150614
[02/21 19:59:17    746s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1924.2M, EPOCH TIME: 1677038357.151149
[02/21 19:59:17    746s] 
[02/21 19:59:17    746s] Bad Lib Cell Checking (CMU) is done! (0)
[02/21 19:59:17    746s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.006, MEM:1924.2M, EPOCH TIME: 1677038357.151749
[02/21 19:59:17    746s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1924.2M, EPOCH TIME: 1677038357.151910
[02/21 19:59:17    746s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1924.2M, EPOCH TIME: 1677038357.152069
[02/21 19:59:17    746s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1924.2MB).
[02/21 19:59:17    746s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.011, MEM:1924.2M, EPOCH TIME: 1677038357.152854
[02/21 19:59:17    746s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.011, MEM:1924.2M, EPOCH TIME: 1677038357.153007
[02/21 19:59:17    746s] TDRefine: refinePlace mode is spiral
[02/21 19:59:17    746s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.11434.8
[02/21 19:59:17    746s] OPERPROF: Starting RefinePlace at level 1, MEM:1924.2M, EPOCH TIME: 1677038357.153207
[02/21 19:59:17    746s] *** Starting refinePlace (0:12:27 mem=1924.2M) ***
[02/21 19:59:17    746s] Total net bbox length = 2.662e+04 (1.295e+04 1.367e+04) (ext = 7.269e+03)
[02/21 19:59:17    746s] 
[02/21 19:59:17    746s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 19:59:17    746s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/21 19:59:17    746s] (I)      Default pattern map key = VQS64_4_default.
[02/21 19:59:17    746s] (I)      Default pattern map key = VQS64_4_default.
[02/21 19:59:17    746s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1924.2M, EPOCH TIME: 1677038357.160095
[02/21 19:59:17    746s] Starting refinePlace ...
[02/21 19:59:17    746s] (I)      Default pattern map key = VQS64_4_default.
[02/21 19:59:17    746s] One DDP V2 for no tweak run.
[02/21 19:59:17    746s] (I)      Default pattern map key = VQS64_4_default.
[02/21 19:59:17    746s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:1924.2M, EPOCH TIME: 1677038357.170769
[02/21 19:59:17    746s] DDP initSite1 nrRow 66 nrJob 66
[02/21 19:59:17    746s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:1924.2M, EPOCH TIME: 1677038357.170952
[02/21 19:59:17    746s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:1924.2M, EPOCH TIME: 1677038357.171149
[02/21 19:59:17    746s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:1924.2M, EPOCH TIME: 1677038357.171307
[02/21 19:59:17    746s] DDP markSite nrRow 66 nrJob 66
[02/21 19:59:17    746s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:1924.2M, EPOCH TIME: 1677038357.171570
[02/21 19:59:17    746s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.001, MEM:1924.2M, EPOCH TIME: 1677038357.171723
[02/21 19:59:17    746s]   Spread Effort: high, standalone mode, useDDP on.
[02/21 19:59:17    746s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1924.2MB) @(0:12:27 - 0:12:27).
[02/21 19:59:17    746s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/21 19:59:17    746s] wireLenOptFixPriorityInst 768 inst fixed
[02/21 19:59:17    746s] 
[02/21 19:59:17    746s] Running Spiral with 1 thread in Normal Mode  fetchWidth=9 
[02/21 19:59:17    746s] Move report: legalization moves 55 insts, mean move: 1.23 um, max move: 3.11 um spiral
[02/21 19:59:17    746s] 	Max move on inst (FE_RC_599_0): (80.85, 9.24) --> (82.56, 7.84)
[02/21 19:59:17    746s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[02/21 19:59:17    746s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/21 19:59:17    746s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1943.3MB) @(0:12:27 - 0:12:27).
[02/21 19:59:17    746s] Move report: Detail placement moves 55 insts, mean move: 1.23 um, max move: 3.11 um 
[02/21 19:59:17    746s] 	Max move on inst (FE_RC_599_0): (80.85, 9.24) --> (82.56, 7.84)
[02/21 19:59:17    746s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1943.3MB
[02/21 19:59:17    746s] Statistics of distance of Instance movement in refine placement:
[02/21 19:59:17    746s]   maximum (X+Y) =         3.11 um
[02/21 19:59:17    746s]   inst (FE_RC_599_0) with max move: (80.85, 9.24) -> (82.56, 7.84)
[02/21 19:59:17    746s]   mean    (X+Y) =         1.23 um
[02/21 19:59:17    746s] Summary Report:
[02/21 19:59:17    746s] Instances move: 55 (out of 2663 movable)
[02/21 19:59:17    746s] Instances flipped: 0
[02/21 19:59:17    746s] Mean displacement: 1.23 um
[02/21 19:59:17    746s] Max displacement: 3.11 um (Instance: FE_RC_599_0) (80.85, 9.24) -> (82.56, 7.84)
[02/21 19:59:17    746s] 	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
[02/21 19:59:17    746s] Total instances moved : 55
[02/21 19:59:17    746s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.100, REAL:0.103, MEM:1943.3M, EPOCH TIME: 1677038357.263462
[02/21 19:59:17    746s] Total net bbox length = 2.666e+04 (1.297e+04 1.370e+04) (ext = 7.277e+03)
[02/21 19:59:17    746s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1943.3MB
[02/21 19:59:17    746s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1943.3MB) @(0:12:27 - 0:12:27).
[02/21 19:59:17    746s] *** Finished refinePlace (0:12:27 mem=1943.3M) ***
[02/21 19:59:17    746s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.11434.8
[02/21 19:59:17    746s] OPERPROF: Finished RefinePlace at level 1, CPU:0.110, REAL:0.112, MEM:1943.3M, EPOCH TIME: 1677038357.265514
[02/21 19:59:17    746s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1943.3M, EPOCH TIME: 1677038357.265698
[02/21 19:59:17    746s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2663).
[02/21 19:59:17    746s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:17    746s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:17    746s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:17    746s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.010, MEM:1940.3M, EPOCH TIME: 1677038357.275514
[02/21 19:59:17    746s]     ClockRefiner summary
[02/21 19:59:17    746s]     All clock instances: Moved 26, flipped 11 and cell swapped 0 (out of a total of 785).
[02/21 19:59:17    746s]     The largest move was 2.8 um for mY2_reg[55].
[02/21 19:59:17    746s]     Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 17).
[02/21 19:59:17    746s]     Clock sinks: Moved 26, flipped 11 and cell swapped 0 (out of a total of 768).
[02/21 19:59:17    746s]     The largest move was 2.8 um for mY2_reg[55].
[02/21 19:59:17    746s]     Revert refine place priority changes on 0 instances.
[02/21 19:59:17    746s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[02/21 19:59:17    746s] OPERPROF: Starting DPlace-Init at level 1, MEM:1940.3M, EPOCH TIME: 1677038357.294788
[02/21 19:59:17    746s] Processing tracks to init pin-track alignment.
[02/21 19:59:17    746s] z: 2, totalTracks: 1
[02/21 19:59:17    746s] z: 4, totalTracks: 1
[02/21 19:59:17    746s] z: 6, totalTracks: 1
[02/21 19:59:17    746s] z: 8, totalTracks: 1
[02/21 19:59:17    746s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/21 19:59:17    746s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1940.3M, EPOCH TIME: 1677038357.298167
[02/21 19:59:17    746s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:17    746s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:17    746s] 
[02/21 19:59:17    746s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 19:59:17    746s] OPERPROF:     Starting CMU at level 3, MEM:1940.3M, EPOCH TIME: 1677038357.303133
[02/21 19:59:17    746s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1940.3M, EPOCH TIME: 1677038357.303824
[02/21 19:59:17    746s] 
[02/21 19:59:17    746s] Bad Lib Cell Checking (CMU) is done! (0)
[02/21 19:59:17    746s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:1940.3M, EPOCH TIME: 1677038357.304565
[02/21 19:59:17    746s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1940.3M, EPOCH TIME: 1677038357.304727
[02/21 19:59:17    746s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1940.3M, EPOCH TIME: 1677038357.304886
[02/21 19:59:17    746s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1940.3MB).
[02/21 19:59:17    746s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:1940.3M, EPOCH TIME: 1677038357.305640
[02/21 19:59:17    746s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
[02/21 19:59:17    746s]     Disconnecting clock tree from netlist...
[02/21 19:59:17    746s]     Disconnecting clock tree from netlist done.
[02/21 19:59:17    746s]     Leaving CCOpt scope - Cleaning up placement interface...
[02/21 19:59:17    746s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1940.3M, EPOCH TIME: 1677038357.307401
[02/21 19:59:17    746s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:17    746s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:17    746s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:17    746s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:17    746s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.008, MEM:1940.3M, EPOCH TIME: 1677038357.315070
[02/21 19:59:17    746s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 19:59:17    746s]     Leaving CCOpt scope - Initializing placement interface...
[02/21 19:59:17    746s] OPERPROF: Starting DPlace-Init at level 1, MEM:1940.3M, EPOCH TIME: 1677038357.315518
[02/21 19:59:17    746s] Processing tracks to init pin-track alignment.
[02/21 19:59:17    746s] z: 2, totalTracks: 1
[02/21 19:59:17    746s] z: 4, totalTracks: 1
[02/21 19:59:17    746s] z: 6, totalTracks: 1
[02/21 19:59:17    746s] z: 8, totalTracks: 1
[02/21 19:59:17    746s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/21 19:59:17    746s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1940.3M, EPOCH TIME: 1677038357.318881
[02/21 19:59:17    746s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:17    746s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:17    746s] 
[02/21 19:59:17    746s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 19:59:17    746s] OPERPROF:     Starting CMU at level 3, MEM:1940.3M, EPOCH TIME: 1677038357.325503
[02/21 19:59:17    746s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1940.3M, EPOCH TIME: 1677038357.325992
[02/21 19:59:17    746s] 
[02/21 19:59:17    746s] Bad Lib Cell Checking (CMU) is done! (0)
[02/21 19:59:17    746s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:1940.3M, EPOCH TIME: 1677038357.326581
[02/21 19:59:17    746s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1940.3M, EPOCH TIME: 1677038357.326743
[02/21 19:59:17    746s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1940.3M, EPOCH TIME: 1677038357.326901
[02/21 19:59:17    746s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1940.3MB).
[02/21 19:59:17    746s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.012, MEM:1940.3M, EPOCH TIME: 1677038357.327643
[02/21 19:59:17    746s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 19:59:17    746s]     Clock tree timing engine global stage delay update for VDCCorner:both.late...
[02/21 19:59:17    746s] End AAE Lib Interpolated Model. (MEM=1940.27 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/21 19:59:17    746s]     Clock tree timing engine global stage delay update for VDCCorner:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 19:59:17    746s]     
[02/21 19:59:17    746s]     Clock tree legalization - Histogram:
[02/21 19:59:17    746s]     ====================================
[02/21 19:59:17    746s]     
[02/21 19:59:17    746s]     --------------------------------
[02/21 19:59:17    746s]     Movement (um)    Number of cells
[02/21 19:59:17    746s]     --------------------------------
[02/21 19:59:17    746s]       (empty table)
[02/21 19:59:17    746s]     --------------------------------
[02/21 19:59:17    746s]     
[02/21 19:59:17    746s]     
[02/21 19:59:17    746s]     Clock tree legalization - There are no Movements:
[02/21 19:59:17    746s]     =================================================
[02/21 19:59:17    746s]     
[02/21 19:59:17    746s]     ---------------------------------------------
[02/21 19:59:17    746s]     Movement (um)    Desired     Achieved    Node
[02/21 19:59:17    746s]                      location    location    
[02/21 19:59:17    746s]     ---------------------------------------------
[02/21 19:59:17    746s]       (empty table)
[02/21 19:59:17    746s]     ---------------------------------------------
[02/21 19:59:17    746s]     
[02/21 19:59:17    746s]     Legalizing clock trees done. (took cpu=0:00:00.3 real=0:00:00.3)
[02/21 19:59:17    746s]     Clock DAG stats after 'Clustering':
[02/21 19:59:17    746s]       cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[02/21 19:59:17    746s]       sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
[02/21 19:59:17    746s]       misc counts      : r=1, pp=0
[02/21 19:59:17    746s]       cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
[02/21 19:59:17    746s]       cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
[02/21 19:59:17    746s]       sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[02/21 19:59:17    746s]       wire capacitance : top=0.000fF, trunk=31.860fF, leaf=233.130fF, total=264.990fF
[02/21 19:59:17    746s]       wire lengths     : top=0.000um, trunk=324.645um, leaf=2155.598um, total=2480.243um
[02/21 19:59:17    746s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=756.970um, total=756.970um
[02/21 19:59:17    746s]     Clock DAG net violations after 'Clustering': none
[02/21 19:59:17    746s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[02/21 19:59:17    746s]       Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/21 19:59:17    746s]       Leaf  : target=0.050ns count=17 avg=0.047ns sd=0.002ns min=0.044ns max=0.049ns {0 <= 0.030ns, 0 <= 0.040ns, 1 <= 0.045ns, 8 <= 0.048ns, 8 <= 0.050ns}
[02/21 19:59:17    746s]     Clock DAG library cell distribution after 'Clustering' {count}:
[02/21 19:59:17    746s]        Bufs: CLKBUF_X3: 17 
[02/21 19:59:17    746s]     Clock DAG hash after 'Clustering': 6023876981183649140 12403219073535575337
[02/21 19:59:17    746s]     CTS services accumulated run-time stats after 'Clustering':
[02/21 19:59:17    746s]       delay calculator: calls=2967, total_wall_time=0.161s, mean_wall_time=0.054ms
[02/21 19:59:17    746s]       legalizer: calls=158, total_wall_time=0.002s, mean_wall_time=0.014ms
[02/21 19:59:17    746s]       steiner router: calls=1618, total_wall_time=0.083s, mean_wall_time=0.051ms
[02/21 19:59:17    746s]     Primary reporting skew groups after 'Clustering':
[02/21 19:59:17    746s]       skew_group myCLK/VSDC: insertion delay [min=0.071, max=0.079, avg=0.076, sd=0.002], skew [0.008 vs 0.042], 100% {0.071, 0.079} (wid=0.008 ws=0.007) (gid=0.073 gs=0.005)
[02/21 19:59:17    746s]           min path sink: rC7_reg[53]/CK
[02/21 19:59:17    746s]           max path sink: rC5_reg[15]/CK
[02/21 19:59:17    746s]     Skew group summary after 'Clustering':
[02/21 19:59:17    746s]       skew_group myCLK/VSDC: insertion delay [min=0.071, max=0.079, avg=0.076, sd=0.002], skew [0.008 vs 0.042], 100% {0.071, 0.079} (wid=0.008 ws=0.007) (gid=0.073 gs=0.005)
[02/21 19:59:17    746s]     Legalizer API calls during this step: 158 succeeded with high effort: 158 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 19:59:17    746s]   Clustering done. (took cpu=0:00:00.7 real=0:00:00.8)
[02/21 19:59:17    746s]   
[02/21 19:59:17    746s]   Post-Clustering Statistics Report
[02/21 19:59:17    746s]   =================================
[02/21 19:59:17    746s]   
[02/21 19:59:17    746s]   Fanout Statistics:
[02/21 19:59:17    746s]   
[02/21 19:59:17    746s]   ----------------------------------------------------------------------------------------------------
[02/21 19:59:17    746s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[02/21 19:59:17    746s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[02/21 19:59:17    746s]   ----------------------------------------------------------------------------------------------------
[02/21 19:59:17    746s]   Trunk         2       9.000       1        17       11.314      {1 <= 4, 1 <= 20}
[02/21 19:59:17    746s]   Leaf         17      45.176      41        48        1.845      {1 <= 42, 5 <= 44, 8 <= 46, 3 <= 48}
[02/21 19:59:17    746s]   ----------------------------------------------------------------------------------------------------
[02/21 19:59:17    746s]   
[02/21 19:59:17    746s]   Clustering Failure Statistics:
[02/21 19:59:17    746s]   
[02/21 19:59:17    746s]   ----------------------------------------------
[02/21 19:59:17    746s]   Net Type    Clusters    Clusters    Transition
[02/21 19:59:17    746s]               Tried       Failed      Failures
[02/21 19:59:17    746s]   ----------------------------------------------
[02/21 19:59:17    746s]   Leaf           39          22           22
[02/21 19:59:17    746s]   ----------------------------------------------
[02/21 19:59:17    746s]   
[02/21 19:59:17    746s]   Clustering Partition Statistics:
[02/21 19:59:17    746s]   
[02/21 19:59:17    746s]   -------------------------------------------------------------------------------------
[02/21 19:59:17    746s]   Net Type    Case B      Case C      Partition    Mean       Min     Max     Std. Dev.
[02/21 19:59:17    746s]               Fraction    Fraction    Count        Size       Size    Size    Size
[02/21 19:59:17    746s]   -------------------------------------------------------------------------------------
[02/21 19:59:17    746s]   Leaf         0.000       1.000          1        768.000    768     768       0.000
[02/21 19:59:17    746s]   -------------------------------------------------------------------------------------
[02/21 19:59:17    746s]   
[02/21 19:59:17    746s]   
[02/21 19:59:17    746s]   Looking for fanout violations...
[02/21 19:59:17    746s]   Looking for fanout violations done.
[02/21 19:59:17    746s]   CongRepair After Initial Clustering...
[02/21 19:59:17    746s]   Reset timing graph...
[02/21 19:59:17    746s] Ignoring AAE DB Resetting ...
[02/21 19:59:17    746s]   Reset timing graph done.
[02/21 19:59:17    746s]   Leaving CCOpt scope - Early Global Route...
[02/21 19:59:17    746s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1978.4M, EPOCH TIME: 1677038357.416032
[02/21 19:59:17    746s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:768).
[02/21 19:59:17    746s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:17    746s] All LLGs are deleted
[02/21 19:59:17    746s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:17    746s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:17    746s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1978.4M, EPOCH TIME: 1677038357.424137
[02/21 19:59:17    746s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1978.4M, EPOCH TIME: 1677038357.424352
[02/21 19:59:17    746s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.009, MEM:1940.4M, EPOCH TIME: 1677038357.425139
[02/21 19:59:17    746s]   Clock implementation routing...
[02/21 19:59:17    746s] Net route status summary:
[02/21 19:59:17    746s]   Clock:        18 (unrouted=18, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/21 19:59:17    746s]   Non-clock:  3290 (unrouted=100, trialRouted=3190, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=100, (crossesIlmBoundary AND tooFewTerms=0)])
[02/21 19:59:17    746s]     Routing using eGR only...
[02/21 19:59:17    746s]       Early Global Route - eGR only step...
[02/21 19:59:17    746s] (ccopt eGR): There are 18 nets to be routed. 0 nets have skip routing designation.
[02/21 19:59:17    746s] (ccopt eGR): There are 18 nets for routing of which 18 have one or more fixed wires.
[02/21 19:59:17    746s] (ccopt eGR): Start to route 18 all nets
[02/21 19:59:17    746s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1940.42 MB )
[02/21 19:59:17    746s] (I)      ==================== Layers =====================
[02/21 19:59:17    746s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 19:59:17    746s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[02/21 19:59:17    746s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 19:59:17    746s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[02/21 19:59:17    746s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[02/21 19:59:17    746s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[02/21 19:59:17    746s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[02/21 19:59:17    746s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[02/21 19:59:17    746s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[02/21 19:59:17    746s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[02/21 19:59:17    746s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[02/21 19:59:17    746s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[02/21 19:59:17    746s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[02/21 19:59:17    746s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[02/21 19:59:17    746s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[02/21 19:59:17    746s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[02/21 19:59:17    746s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[02/21 19:59:17    746s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[02/21 19:59:17    746s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[02/21 19:59:17    746s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[02/21 19:59:17    746s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[02/21 19:59:17    746s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[02/21 19:59:17    746s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 19:59:17    746s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[02/21 19:59:17    746s] (I)      |   0 |  0 |  active |   other |        |    MS |
[02/21 19:59:17    746s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[02/21 19:59:17    746s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 19:59:17    746s] (I)      Started Import and model ( Curr Mem: 1940.42 MB )
[02/21 19:59:17    746s] (I)      Default pattern map key = VQS64_4_default.
[02/21 19:59:17    747s] (I)      == Non-default Options ==
[02/21 19:59:17    747s] (I)      Clean congestion better                            : true
[02/21 19:59:17    747s] (I)      Estimate vias on DPT layer                         : true
[02/21 19:59:17    747s] (I)      Clean congestion layer assignment rounds           : 3
[02/21 19:59:17    747s] (I)      Layer constraints as soft constraints              : true
[02/21 19:59:17    747s] (I)      Soft top layer                                     : true
[02/21 19:59:17    747s] (I)      Skip prospective layer relax nets                  : true
[02/21 19:59:17    747s] (I)      Better NDR handling                                : true
[02/21 19:59:17    747s] (I)      Improved NDR modeling in LA                        : true
[02/21 19:59:17    747s] (I)      Routing cost fix for NDR handling                  : true
[02/21 19:59:17    747s] (I)      Block tracks for preroutes                         : true
[02/21 19:59:17    747s] (I)      Assign IRoute by net group key                     : true
[02/21 19:59:17    747s] (I)      Block unroutable channels                          : true
[02/21 19:59:17    747s] (I)      Block unroutable channels 3D                       : true
[02/21 19:59:17    747s] (I)      Bound layer relaxed segment wl                     : true
[02/21 19:59:17    747s] (I)      Blocked pin reach length threshold                 : 2
[02/21 19:59:17    747s] (I)      Check blockage within NDR space in TA              : true
[02/21 19:59:17    747s] (I)      Skip must join for term with via pillar            : true
[02/21 19:59:17    747s] (I)      Model find APA for IO pin                          : true
[02/21 19:59:17    747s] (I)      On pin location for off pin term                   : true
[02/21 19:59:17    747s] (I)      Handle EOL spacing                                 : true
[02/21 19:59:17    747s] (I)      Merge PG vias by gap                               : true
[02/21 19:59:17    747s] (I)      Maximum routing layer                              : 10
[02/21 19:59:17    747s] (I)      Route selected nets only                           : true
[02/21 19:59:17    747s] (I)      Refine MST                                         : true
[02/21 19:59:17    747s] (I)      Honor PRL                                          : true
[02/21 19:59:17    747s] (I)      Strong congestion aware                            : true
[02/21 19:59:17    747s] (I)      Improved initial location for IRoutes              : true
[02/21 19:59:17    747s] (I)      Multi panel TA                                     : true
[02/21 19:59:17    747s] (I)      Penalize wire overlap                              : true
[02/21 19:59:17    747s] (I)      Expand small instance blockage                     : true
[02/21 19:59:17    747s] (I)      Reduce via in TA                                   : true
[02/21 19:59:17    747s] (I)      SS-aware routing                                   : true
[02/21 19:59:17    747s] (I)      Improve tree edge sharing                          : true
[02/21 19:59:17    747s] (I)      Improve 2D via estimation                          : true
[02/21 19:59:17    747s] (I)      Refine Steiner tree                                : true
[02/21 19:59:17    747s] (I)      Build spine tree                                   : true
[02/21 19:59:17    747s] (I)      Model pass through capacity                        : true
[02/21 19:59:17    747s] (I)      Extend blockages by a half GCell                   : true
[02/21 19:59:17    747s] (I)      Consider pin shapes                                : true
[02/21 19:59:17    747s] (I)      Consider pin shapes for all nodes                  : true
[02/21 19:59:17    747s] (I)      Consider NR APA                                    : true
[02/21 19:59:17    747s] (I)      Consider IO pin shape                              : true
[02/21 19:59:17    747s] (I)      Fix pin connection bug                             : true
[02/21 19:59:17    747s] (I)      Consider layer RC for local wires                  : true
[02/21 19:59:17    747s] (I)      Route to clock mesh pin                            : true
[02/21 19:59:17    747s] (I)      LA-aware pin escape length                         : 2
[02/21 19:59:17    747s] (I)      Connect multiple ports                             : true
[02/21 19:59:17    747s] (I)      Split for must join                                : true
[02/21 19:59:17    747s] (I)      Number of threads                                  : 1
[02/21 19:59:17    747s] (I)      Routing effort level                               : 10000
[02/21 19:59:17    747s] (I)      Prefer layer length threshold                      : 8
[02/21 19:59:17    747s] (I)      Overflow penalty cost                              : 10
[02/21 19:59:17    747s] (I)      A-star cost                                        : 0.300000
[02/21 19:59:17    747s] (I)      Misalignment cost                                  : 10.000000
[02/21 19:59:17    747s] (I)      Threshold for short IRoute                         : 6
[02/21 19:59:17    747s] (I)      Via cost during post routing                       : 1.000000
[02/21 19:59:17    747s] (I)      Layer congestion ratios                            : { { 1.0 } }
[02/21 19:59:17    747s] (I)      Source-to-sink ratio                               : 0.300000
[02/21 19:59:17    747s] (I)      Scenic ratio bound                                 : 3.000000
[02/21 19:59:17    747s] (I)      Segment layer relax scenic ratio                   : 1.250000
[02/21 19:59:17    747s] (I)      Source-sink aware LA ratio                         : 0.500000
[02/21 19:59:17    747s] (I)      PG-aware similar topology routing                  : true
[02/21 19:59:17    747s] (I)      Maze routing via cost fix                          : true
[02/21 19:59:17    747s] (I)      Apply PRL on PG terms                              : true
[02/21 19:59:17    747s] (I)      Apply PRL on obs objects                           : true
[02/21 19:59:17    747s] (I)      Handle range-type spacing rules                    : true
[02/21 19:59:17    747s] (I)      PG gap threshold multiplier                        : 10.000000
[02/21 19:59:17    747s] (I)      Parallel spacing query fix                         : true
[02/21 19:59:17    747s] (I)      Force source to root IR                            : true
[02/21 19:59:17    747s] (I)      Layer Weights                                      : L2:4 L3:2.5
[02/21 19:59:17    747s] (I)      Do not relax to DPT layer                          : true
[02/21 19:59:17    747s] (I)      No DPT in post routing                             : true
[02/21 19:59:17    747s] (I)      Modeling PG via merging fix                        : true
[02/21 19:59:17    747s] (I)      Shield aware TA                                    : true
[02/21 19:59:17    747s] (I)      Strong shield aware TA                             : true
[02/21 19:59:17    747s] (I)      Overflow calculation fix in LA                     : true
[02/21 19:59:17    747s] (I)      Post routing fix                                   : true
[02/21 19:59:17    747s] (I)      Strong post routing                                : true
[02/21 19:59:17    747s] (I)      Access via pillar from top                         : true
[02/21 19:59:17    747s] (I)      NDR via pillar fix                                 : true
[02/21 19:59:17    747s] (I)      Violation on path threshold                        : 1
[02/21 19:59:17    747s] (I)      Pass through capacity modeling                     : true
[02/21 19:59:17    747s] (I)      Select the non-relaxed segments in post routing stage : true
[02/21 19:59:17    747s] (I)      Select term pin box for io pin                     : true
[02/21 19:59:17    747s] (I)      Penalize NDR sharing                               : true
[02/21 19:59:17    747s] (I)      Enable special modeling                            : false
[02/21 19:59:17    747s] (I)      Keep fixed segments                                : true
[02/21 19:59:17    747s] (I)      Reorder net groups by key                          : true
[02/21 19:59:17    747s] (I)      Increase net scenic ratio                          : true
[02/21 19:59:17    747s] (I)      Method to set GCell size                           : row
[02/21 19:59:17    747s] (I)      Connect multiple ports and must join fix           : true
[02/21 19:59:17    747s] (I)      Avoid high resistance layers                       : true
[02/21 19:59:17    747s] (I)      Model find APA for IO pin fix                      : true
[02/21 19:59:17    747s] (I)      Avoid connecting non-metal layers                  : true
[02/21 19:59:17    747s] (I)      Use track pitch for NDR                            : true
[02/21 19:59:17    747s] (I)      Enable layer relax to lower layer                  : true
[02/21 19:59:17    747s] (I)      Enable layer relax to upper layer                  : true
[02/21 19:59:17    747s] (I)      Top layer relaxation fix                           : true
[02/21 19:59:17    747s] (I)      Handle non-default track width                     : false
[02/21 19:59:17    747s] (I)      Counted 351 PG shapes. We will not process PG shapes layer by layer.
[02/21 19:59:17    747s] (I)      Use row-based GCell size
[02/21 19:59:17    747s] (I)      Use row-based GCell align
[02/21 19:59:17    747s] (I)      layer 0 area = 0
[02/21 19:59:17    747s] (I)      layer 1 area = 0
[02/21 19:59:17    747s] (I)      layer 2 area = 0
[02/21 19:59:17    747s] (I)      layer 3 area = 0
[02/21 19:59:17    747s] (I)      layer 4 area = 0
[02/21 19:59:17    747s] (I)      layer 5 area = 0
[02/21 19:59:17    747s] (I)      layer 6 area = 0
[02/21 19:59:17    747s] (I)      layer 7 area = 0
[02/21 19:59:17    747s] (I)      layer 8 area = 0
[02/21 19:59:17    747s] (I)      layer 9 area = 0
[02/21 19:59:17    747s] (I)      GCell unit size   : 2800
[02/21 19:59:17    747s] (I)      GCell multiplier  : 1
[02/21 19:59:17    747s] (I)      GCell row height  : 2800
[02/21 19:59:17    747s] (I)      Actual row height : 2800
[02/21 19:59:17    747s] (I)      GCell align ref   : 10080 10080
[02/21 19:59:17    747s] [NR-eGR] Track table information for default rule: 
[02/21 19:59:17    747s] [NR-eGR] metal1 has single uniform track structure
[02/21 19:59:17    747s] [NR-eGR] metal2 has single uniform track structure
[02/21 19:59:17    747s] [NR-eGR] metal3 has single uniform track structure
[02/21 19:59:17    747s] [NR-eGR] metal4 has single uniform track structure
[02/21 19:59:17    747s] [NR-eGR] metal5 has single uniform track structure
[02/21 19:59:17    747s] [NR-eGR] metal6 has single uniform track structure
[02/21 19:59:17    747s] [NR-eGR] metal7 has single uniform track structure
[02/21 19:59:17    747s] [NR-eGR] metal8 has single uniform track structure
[02/21 19:59:17    747s] [NR-eGR] metal9 has single uniform track structure
[02/21 19:59:17    747s] [NR-eGR] metal10 has single uniform track structure
[02/21 19:59:17    747s] (I)      ============== Default via ===============
[02/21 19:59:17    747s] (I)      +---+------------------+-----------------+
[02/21 19:59:17    747s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[02/21 19:59:17    747s] (I)      +---+------------------+-----------------+
[02/21 19:59:17    747s] (I)      | 1 |    8  via1_7     |    8  via1_7    |
[02/21 19:59:17    747s] (I)      | 2 |   12  via2_5     |   12  via2_5    |
[02/21 19:59:17    747s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[02/21 19:59:17    747s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[02/21 19:59:17    747s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[02/21 19:59:17    747s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[02/21 19:59:17    747s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[02/21 19:59:17    747s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[02/21 19:59:17    747s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[02/21 19:59:17    747s] (I)      +---+------------------+-----------------+
[02/21 19:59:17    747s] [NR-eGR] Read 454 PG shapes
[02/21 19:59:17    747s] [NR-eGR] Read 0 clock shapes
[02/21 19:59:17    747s] [NR-eGR] Read 0 other shapes
[02/21 19:59:17    747s] [NR-eGR] #Routing Blockages  : 0
[02/21 19:59:17    747s] [NR-eGR] #Instance Blockages : 0
[02/21 19:59:17    747s] [NR-eGR] #PG Blockages       : 454
[02/21 19:59:17    747s] [NR-eGR] #Halo Blockages     : 0
[02/21 19:59:17    747s] [NR-eGR] #Boundary Blockages : 0
[02/21 19:59:17    747s] [NR-eGR] #Clock Blockages    : 0
[02/21 19:59:17    747s] [NR-eGR] #Other Blockages    : 0
[02/21 19:59:17    747s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/21 19:59:17    747s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/21 19:59:17    747s] [NR-eGR] Read 3208 nets ( ignored 3190 )
[02/21 19:59:17    747s] [NR-eGR] Connected 0 must-join pins/ports
[02/21 19:59:17    747s] (I)      early_global_route_priority property id does not exist.
[02/21 19:59:17    747s] (I)      Read Num Blocks=454  Num Prerouted Wires=0  Num CS=0
[02/21 19:59:17    747s] (I)      Layer 1 (V) : #blockages 454 : #preroutes 0
[02/21 19:59:17    747s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[02/21 19:59:17    747s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[02/21 19:59:17    747s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[02/21 19:59:17    747s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[02/21 19:59:17    747s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[02/21 19:59:17    747s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[02/21 19:59:17    747s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[02/21 19:59:17    747s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[02/21 19:59:17    747s] (I)      Moved 1 terms for better access 
[02/21 19:59:17    747s] (I)      Number of ignored nets                =      0
[02/21 19:59:17    747s] (I)      Number of connected nets              =      0
[02/21 19:59:17    747s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/21 19:59:17    747s] (I)      Number of clock nets                  =     18.  Ignored: No
[02/21 19:59:17    747s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/21 19:59:17    747s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/21 19:59:17    747s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/21 19:59:17    747s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/21 19:59:17    747s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/21 19:59:17    747s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/21 19:59:17    747s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/21 19:59:17    747s] [NR-eGR] There are 18 clock nets ( 18 with NDR ).
[02/21 19:59:17    747s] (I)      Ndr track 0 does not exist
[02/21 19:59:17    747s] (I)      ---------------------Grid Graph Info--------------------
[02/21 19:59:17    747s] (I)      Routing area        : (0, 0) - (214200, 204960)
[02/21 19:59:17    747s] (I)      Core area           : (10080, 10080) - (204120, 194880)
[02/21 19:59:17    747s] (I)      Site width          :   380  (dbu)
[02/21 19:59:17    747s] (I)      Row height          :  2800  (dbu)
[02/21 19:59:17    747s] (I)      GCell row height    :  2800  (dbu)
[02/21 19:59:17    747s] (I)      GCell width         :  2800  (dbu)
[02/21 19:59:17    747s] (I)      GCell height        :  2800  (dbu)
[02/21 19:59:17    747s] (I)      Grid                :    76    73    10
[02/21 19:59:17    747s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[02/21 19:59:17    747s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[02/21 19:59:17    747s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[02/21 19:59:17    747s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[02/21 19:59:17    747s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[02/21 19:59:17    747s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[02/21 19:59:17    747s] (I)      Default pitch size  :   270   280   280   560   560   560  1680  1680  3200  3360
[02/21 19:59:17    747s] (I)      First track coord   :   140   190   140   750   700   750  1820  1870  3820  3550
[02/21 19:59:17    747s] (I)      Num tracks per GCell: 10.37 10.00 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[02/21 19:59:17    747s] (I)      Total num of tracks :   732   765   732   381   365   381   121   127    63    63
[02/21 19:59:17    747s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[02/21 19:59:17    747s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[02/21 19:59:17    747s] (I)      --------------------------------------------------------
[02/21 19:59:17    747s] 
[02/21 19:59:17    747s] [NR-eGR] ============ Routing rule table ============
[02/21 19:59:17    747s] [NR-eGR] Rule id: 0  Nets: 18
[02/21 19:59:17    747s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[02/21 19:59:17    747s] (I)                    Layer    2    3     4     5     6     7     8     9    10 
[02/21 19:59:17    747s] (I)                    Pitch  560  560  1120  1120  1120  3200  3200  6400  6400 
[02/21 19:59:17    747s] (I)             #Used tracks    2    2     2     2     2     2     2     2     2 
[02/21 19:59:17    747s] (I)       #Fully used tracks    1    1     1     1     1     1     1     1     1 
[02/21 19:59:17    747s] [NR-eGR] ========================================
[02/21 19:59:17    747s] [NR-eGR] 
[02/21 19:59:17    747s] (I)      =============== Blocked Tracks ===============
[02/21 19:59:17    747s] (I)      +-------+---------+----------+---------------+
[02/21 19:59:17    747s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/21 19:59:17    747s] (I)      +-------+---------+----------+---------------+
[02/21 19:59:17    747s] (I)      |     1 |       0 |        0 |         0.00% |
[02/21 19:59:17    747s] (I)      |     2 |   55845 |     4264 |         7.64% |
[02/21 19:59:17    747s] (I)      |     3 |   55632 |        0 |         0.00% |
[02/21 19:59:17    747s] (I)      |     4 |   27813 |        0 |         0.00% |
[02/21 19:59:17    747s] (I)      |     5 |   27740 |        0 |         0.00% |
[02/21 19:59:17    747s] (I)      |     6 |   27813 |        0 |         0.00% |
[02/21 19:59:17    747s] (I)      |     7 |    9196 |        0 |         0.00% |
[02/21 19:59:17    747s] (I)      |     8 |    9271 |        0 |         0.00% |
[02/21 19:59:17    747s] (I)      |     9 |    4788 |        0 |         0.00% |
[02/21 19:59:17    747s] (I)      |    10 |    4599 |        0 |         0.00% |
[02/21 19:59:17    747s] (I)      +-------+---------+----------+---------------+
[02/21 19:59:17    747s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1940.42 MB )
[02/21 19:59:17    747s] (I)      Reset routing kernel
[02/21 19:59:17    747s] (I)      Started Global Routing ( Curr Mem: 1940.42 MB )
[02/21 19:59:17    747s] (I)      totalPins=803  totalGlobalPin=803 (100.00%)
[02/21 19:59:17    747s] (I)      total 2D Cap : 83445 = (55632 H, 27813 V)
[02/21 19:59:17    747s] [NR-eGR] Layer group 1: route 18 net(s) in layer range [3, 4]
[02/21 19:59:17    747s] (I)      
[02/21 19:59:17    747s] (I)      ============  Phase 1a Route ============
[02/21 19:59:17    747s] (I)      Usage: 1696 = (728 H, 968 V) = (1.31% H, 3.48% V) = (1.019e+03um H, 1.355e+03um V)
[02/21 19:59:17    747s] (I)      
[02/21 19:59:17    747s] (I)      ============  Phase 1b Route ============
[02/21 19:59:17    747s] (I)      Usage: 1696 = (728 H, 968 V) = (1.31% H, 3.48% V) = (1.019e+03um H, 1.355e+03um V)
[02/21 19:59:17    747s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.374400e+03um
[02/21 19:59:17    747s] (I)      
[02/21 19:59:17    747s] (I)      ============  Phase 1c Route ============
[02/21 19:59:17    747s] (I)      Usage: 1696 = (728 H, 968 V) = (1.31% H, 3.48% V) = (1.019e+03um H, 1.355e+03um V)
[02/21 19:59:17    747s] (I)      
[02/21 19:59:17    747s] (I)      ============  Phase 1d Route ============
[02/21 19:59:17    747s] (I)      Usage: 1696 = (728 H, 968 V) = (1.31% H, 3.48% V) = (1.019e+03um H, 1.355e+03um V)
[02/21 19:59:17    747s] (I)      
[02/21 19:59:17    747s] (I)      ============  Phase 1e Route ============
[02/21 19:59:17    747s] (I)      Usage: 1696 = (728 H, 968 V) = (1.31% H, 3.48% V) = (1.019e+03um H, 1.355e+03um V)
[02/21 19:59:17    747s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.374400e+03um
[02/21 19:59:17    747s] (I)      
[02/21 19:59:17    747s] (I)      ============  Phase 1f Route ============
[02/21 19:59:17    747s] (I)      Usage: 1696 = (728 H, 968 V) = (1.31% H, 3.48% V) = (1.019e+03um H, 1.355e+03um V)
[02/21 19:59:17    747s] (I)      
[02/21 19:59:17    747s] (I)      ============  Phase 1g Route ============
[02/21 19:59:17    747s] (I)      Usage: 1674 = (727 H, 947 V) = (1.31% H, 3.40% V) = (1.018e+03um H, 1.326e+03um V)
[02/21 19:59:17    747s] (I)      #Nets         : 18
[02/21 19:59:17    747s] (I)      #Relaxed nets : 4
[02/21 19:59:17    747s] (I)      Wire length   : 1333
[02/21 19:59:17    747s] [NR-eGR] Create a new net group with 4 nets and layer range [3, 6]
[02/21 19:59:17    747s] (I)      
[02/21 19:59:17    747s] (I)      ============  Phase 1h Route ============
[02/21 19:59:17    747s] (I)      Usage: 1676 = (724 H, 952 V) = (1.30% H, 3.42% V) = (1.014e+03um H, 1.333e+03um V)
[02/21 19:59:17    747s] (I)      total 2D Cap : 138998 = (83372 H, 55626 V)
[02/21 19:59:17    747s] [NR-eGR] Layer group 2: route 4 net(s) in layer range [3, 6]
[02/21 19:59:17    747s] (I)      
[02/21 19:59:17    747s] (I)      ============  Phase 1a Route ============
[02/21 19:59:17    747s] (I)      Usage: 2036 = (898 H, 1138 V) = (1.08% H, 2.05% V) = (1.257e+03um H, 1.593e+03um V)
[02/21 19:59:17    747s] (I)      
[02/21 19:59:17    747s] (I)      ============  Phase 1b Route ============
[02/21 19:59:17    747s] (I)      Usage: 2036 = (898 H, 1138 V) = (1.08% H, 2.05% V) = (1.257e+03um H, 1.593e+03um V)
[02/21 19:59:17    747s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.850400e+03um
[02/21 19:59:17    747s] (I)      
[02/21 19:59:17    747s] (I)      ============  Phase 1c Route ============
[02/21 19:59:17    747s] (I)      Usage: 2036 = (898 H, 1138 V) = (1.08% H, 2.05% V) = (1.257e+03um H, 1.593e+03um V)
[02/21 19:59:17    747s] (I)      
[02/21 19:59:17    747s] (I)      ============  Phase 1d Route ============
[02/21 19:59:17    747s] (I)      Usage: 2036 = (898 H, 1138 V) = (1.08% H, 2.05% V) = (1.257e+03um H, 1.593e+03um V)
[02/21 19:59:17    747s] (I)      
[02/21 19:59:17    747s] (I)      ============  Phase 1e Route ============
[02/21 19:59:17    747s] (I)      Usage: 2036 = (898 H, 1138 V) = (1.08% H, 2.05% V) = (1.257e+03um H, 1.593e+03um V)
[02/21 19:59:17    747s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.850400e+03um
[02/21 19:59:17    747s] (I)      
[02/21 19:59:17    747s] (I)      ============  Phase 1f Route ============
[02/21 19:59:17    747s] (I)      Usage: 2036 = (898 H, 1138 V) = (1.08% H, 2.05% V) = (1.257e+03um H, 1.593e+03um V)
[02/21 19:59:17    747s] (I)      
[02/21 19:59:17    747s] (I)      ============  Phase 1g Route ============
[02/21 19:59:17    747s] (I)      Usage: 2016 = (893 H, 1123 V) = (1.07% H, 2.02% V) = (1.250e+03um H, 1.572e+03um V)
[02/21 19:59:17    747s] (I)      #Nets         : 4
[02/21 19:59:17    747s] (I)      #Relaxed nets : 4
[02/21 19:59:17    747s] (I)      Wire length   : 0
[02/21 19:59:17    747s] [NR-eGR] Create a new net group with 4 nets and layer range [3, 8]
[02/21 19:59:17    747s] (I)      
[02/21 19:59:17    747s] (I)      ============  Phase 1h Route ============
[02/21 19:59:17    747s] (I)      Usage: 2016 = (893 H, 1123 V) = (1.07% H, 2.02% V) = (1.250e+03um H, 1.572e+03um V)
[02/21 19:59:17    747s] (I)      total 2D Cap : 157465 = (92568 H, 64897 V)
[02/21 19:59:17    747s] [NR-eGR] Layer group 3: route 4 net(s) in layer range [3, 8]
[02/21 19:59:17    747s] (I)      
[02/21 19:59:17    747s] (I)      ============  Phase 1a Route ============
[02/21 19:59:17    747s] (I)      Usage: 2376 = (1067 H, 1309 V) = (1.15% H, 2.02% V) = (1.494e+03um H, 1.833e+03um V)
[02/21 19:59:17    747s] (I)      
[02/21 19:59:17    747s] (I)      ============  Phase 1b Route ============
[02/21 19:59:17    747s] (I)      Usage: 2376 = (1067 H, 1309 V) = (1.15% H, 2.02% V) = (1.494e+03um H, 1.833e+03um V)
[02/21 19:59:17    747s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 3.326400e+03um
[02/21 19:59:17    747s] (I)      
[02/21 19:59:17    747s] (I)      ============  Phase 1c Route ============
[02/21 19:59:17    747s] (I)      Usage: 2376 = (1067 H, 1309 V) = (1.15% H, 2.02% V) = (1.494e+03um H, 1.833e+03um V)
[02/21 19:59:17    747s] (I)      
[02/21 19:59:17    747s] (I)      ============  Phase 1d Route ============
[02/21 19:59:17    747s] (I)      Usage: 2376 = (1067 H, 1309 V) = (1.15% H, 2.02% V) = (1.494e+03um H, 1.833e+03um V)
[02/21 19:59:17    747s] (I)      
[02/21 19:59:17    747s] (I)      ============  Phase 1e Route ============
[02/21 19:59:17    747s] (I)      Usage: 2376 = (1067 H, 1309 V) = (1.15% H, 2.02% V) = (1.494e+03um H, 1.833e+03um V)
[02/21 19:59:17    747s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 3.326400e+03um
[02/21 19:59:17    747s] (I)      
[02/21 19:59:17    747s] (I)      ============  Phase 1f Route ============
[02/21 19:59:17    747s] (I)      Usage: 2376 = (1067 H, 1309 V) = (1.15% H, 2.02% V) = (1.494e+03um H, 1.833e+03um V)
[02/21 19:59:17    747s] (I)      
[02/21 19:59:17    747s] (I)      ============  Phase 1g Route ============
[02/21 19:59:17    747s] (I)      Usage: 2357 = (1063 H, 1294 V) = (1.15% H, 1.99% V) = (1.488e+03um H, 1.812e+03um V)
[02/21 19:59:17    747s] (I)      #Nets         : 4
[02/21 19:59:17    747s] (I)      #Relaxed nets : 4
[02/21 19:59:17    747s] (I)      Wire length   : 0
[02/21 19:59:17    747s] [NR-eGR] Create a new net group with 4 nets and layer range [3, 10]
[02/21 19:59:17    747s] (I)      
[02/21 19:59:17    747s] (I)      ============  Phase 1h Route ============
[02/21 19:59:17    747s] (I)      Usage: 2357 = (1063 H, 1294 V) = (1.15% H, 1.99% V) = (1.488e+03um H, 1.812e+03um V)
[02/21 19:59:17    747s] (I)      total 2D Cap : 166852 = (97356 H, 69496 V)
[02/21 19:59:17    747s] [NR-eGR] Layer group 4: route 4 net(s) in layer range [3, 10]
[02/21 19:59:17    747s] (I)      
[02/21 19:59:17    747s] (I)      ============  Phase 1a Route ============
[02/21 19:59:17    747s] (I)      Usage: 2717 = (1237 H, 1480 V) = (1.27% H, 2.13% V) = (1.732e+03um H, 2.072e+03um V)
[02/21 19:59:17    747s] (I)      
[02/21 19:59:17    747s] (I)      ============  Phase 1b Route ============
[02/21 19:59:17    747s] (I)      Usage: 2717 = (1237 H, 1480 V) = (1.27% H, 2.13% V) = (1.732e+03um H, 2.072e+03um V)
[02/21 19:59:17    747s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 3.803800e+03um
[02/21 19:59:17    747s] (I)      
[02/21 19:59:17    747s] (I)      ============  Phase 1c Route ============
[02/21 19:59:17    747s] (I)      Usage: 2717 = (1237 H, 1480 V) = (1.27% H, 2.13% V) = (1.732e+03um H, 2.072e+03um V)
[02/21 19:59:17    747s] (I)      
[02/21 19:59:17    747s] (I)      ============  Phase 1d Route ============
[02/21 19:59:17    747s] (I)      Usage: 2717 = (1237 H, 1480 V) = (1.27% H, 2.13% V) = (1.732e+03um H, 2.072e+03um V)
[02/21 19:59:17    747s] (I)      
[02/21 19:59:17    747s] (I)      ============  Phase 1e Route ============
[02/21 19:59:17    747s] (I)      Usage: 2717 = (1237 H, 1480 V) = (1.27% H, 2.13% V) = (1.732e+03um H, 2.072e+03um V)
[02/21 19:59:17    747s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 3.803800e+03um
[02/21 19:59:17    747s] (I)      
[02/21 19:59:17    747s] (I)      ============  Phase 1f Route ============
[02/21 19:59:17    747s] (I)      Usage: 2717 = (1237 H, 1480 V) = (1.27% H, 2.13% V) = (1.732e+03um H, 2.072e+03um V)
[02/21 19:59:17    747s] (I)      
[02/21 19:59:17    747s] (I)      ============  Phase 1g Route ============
[02/21 19:59:17    747s] (I)      Usage: 2698 = (1233 H, 1465 V) = (1.27% H, 2.11% V) = (1.726e+03um H, 2.051e+03um V)
[02/21 19:59:17    747s] (I)      #Nets         : 4
[02/21 19:59:17    747s] (I)      #Relaxed nets : 4
[02/21 19:59:17    747s] (I)      Wire length   : 0
[02/21 19:59:17    747s] [NR-eGR] Create a new net group with 4 nets and layer range [2, 10]
[02/21 19:59:17    747s] (I)      
[02/21 19:59:17    747s] (I)      ============  Phase 1h Route ============
[02/21 19:59:17    747s] (I)      Usage: 2698 = (1233 H, 1465 V) = (1.27% H, 2.11% V) = (1.726e+03um H, 2.051e+03um V)
[02/21 19:59:17    747s] (I)      total 2D Cap : 218433 = (97356 H, 121077 V)
[02/21 19:59:17    747s] [NR-eGR] Layer group 5: route 4 net(s) in layer range [2, 10]
[02/21 19:59:17    747s] (I)      
[02/21 19:59:17    747s] (I)      ============  Phase 1a Route ============
[02/21 19:59:17    747s] (I)      Usage: 3404 = (1581 H, 1823 V) = (1.62% H, 1.51% V) = (2.213e+03um H, 2.552e+03um V)
[02/21 19:59:17    747s] (I)      
[02/21 19:59:17    747s] (I)      ============  Phase 1b Route ============
[02/21 19:59:17    747s] (I)      Usage: 3404 = (1581 H, 1823 V) = (1.62% H, 1.51% V) = (2.213e+03um H, 2.552e+03um V)
[02/21 19:59:17    747s] (I)      Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 4.765600e+03um
[02/21 19:59:17    747s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/21 19:59:17    747s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/21 19:59:17    747s] (I)      
[02/21 19:59:17    747s] (I)      ============  Phase 1c Route ============
[02/21 19:59:17    747s] (I)      Usage: 3404 = (1581 H, 1823 V) = (1.62% H, 1.51% V) = (2.213e+03um H, 2.552e+03um V)
[02/21 19:59:17    747s] (I)      
[02/21 19:59:17    747s] (I)      ============  Phase 1d Route ============
[02/21 19:59:17    747s] (I)      Usage: 3404 = (1581 H, 1823 V) = (1.62% H, 1.51% V) = (2.213e+03um H, 2.552e+03um V)
[02/21 19:59:17    747s] (I)      
[02/21 19:59:17    747s] (I)      ============  Phase 1e Route ============
[02/21 19:59:17    747s] (I)      Usage: 3404 = (1581 H, 1823 V) = (1.62% H, 1.51% V) = (2.213e+03um H, 2.552e+03um V)
[02/21 19:59:17    747s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 4.765600e+03um
[02/21 19:59:17    747s] (I)      
[02/21 19:59:17    747s] (I)      ============  Phase 1f Route ============
[02/21 19:59:17    747s] (I)      Usage: 3404 = (1581 H, 1823 V) = (1.62% H, 1.51% V) = (2.213e+03um H, 2.552e+03um V)
[02/21 19:59:17    747s] (I)      
[02/21 19:59:17    747s] (I)      ============  Phase 1g Route ============
[02/21 19:59:17    747s] (I)      Usage: 3401 = (1582 H, 1819 V) = (1.62% H, 1.50% V) = (2.215e+03um H, 2.547e+03um V)
[02/21 19:59:17    747s] (I)      
[02/21 19:59:17    747s] (I)      ============  Phase 1h Route ============
[02/21 19:59:17    747s] (I)      Usage: 3401 = (1582 H, 1819 V) = (1.62% H, 1.50% V) = (2.215e+03um H, 2.547e+03um V)
[02/21 19:59:17    747s] (I)      
[02/21 19:59:17    747s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/21 19:59:17    747s] [NR-eGR]                        OverCon            
[02/21 19:59:17    747s] [NR-eGR]                         #Gcell     %Gcell
[02/21 19:59:17    747s] [NR-eGR]        Layer             (1-0)    OverCon
[02/21 19:59:17    747s] [NR-eGR] ----------------------------------------------
[02/21 19:59:17    747s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/21 19:59:17    747s] [NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[02/21 19:59:17    747s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/21 19:59:17    747s] [NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[02/21 19:59:17    747s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[02/21 19:59:17    747s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[02/21 19:59:17    747s] [NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[02/21 19:59:17    747s] [NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[02/21 19:59:17    747s] [NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[02/21 19:59:17    747s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[02/21 19:59:17    747s] [NR-eGR] ----------------------------------------------
[02/21 19:59:17    747s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[02/21 19:59:17    747s] [NR-eGR] 
[02/21 19:59:17    747s] (I)      Finished Global Routing ( CPU: 0.06 sec, Real: 0.08 sec, Curr Mem: 1940.42 MB )
[02/21 19:59:17    747s] (I)      total 2D Cap : 218433 = (97356 H, 121077 V)
[02/21 19:59:17    747s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/21 19:59:17    747s] (I)      ============= Track Assignment ============
[02/21 19:59:17    747s] (I)      Started Track Assignment (1T) ( Curr Mem: 1940.42 MB )
[02/21 19:59:17    747s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[02/21 19:59:17    747s] (I)      Run Multi-thread track assignment
[02/21 19:59:17    747s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1940.42 MB )
[02/21 19:59:17    747s] (I)      Started Export ( Curr Mem: 1940.42 MB )
[02/21 19:59:17    747s] [NR-eGR]                  Length (um)   Vias 
[02/21 19:59:17    747s] [NR-eGR] ------------------------------------
[02/21 19:59:17    747s] [NR-eGR]  metal1   (1H)             0   9704 
[02/21 19:59:17    747s] [NR-eGR]  metal2   (2V)         12859  13054 
[02/21 19:59:17    747s] [NR-eGR]  metal3   (3H)         13429   1156 
[02/21 19:59:17    747s] [NR-eGR]  metal4   (4V)          3351    437 
[02/21 19:59:17    747s] [NR-eGR]  metal5   (5H)          1276     79 
[02/21 19:59:17    747s] [NR-eGR]  metal6   (6V)           467     32 
[02/21 19:59:17    747s] [NR-eGR]  metal7   (7H)             5     10 
[02/21 19:59:17    747s] [NR-eGR]  metal8   (8V)            25      4 
[02/21 19:59:17    747s] [NR-eGR]  metal9   (9H)             2      0 
[02/21 19:59:17    747s] [NR-eGR]  metal10  (10V)            0      0 
[02/21 19:59:17    747s] [NR-eGR] ------------------------------------
[02/21 19:59:17    747s] [NR-eGR]           Total        31414  24476 
[02/21 19:59:17    747s] [NR-eGR] --------------------------------------------------------------------------
[02/21 19:59:17    747s] [NR-eGR] Total half perimeter of net bounding box: 26663um
[02/21 19:59:17    747s] [NR-eGR] Total length: 31414um, number of vias: 24476
[02/21 19:59:17    747s] [NR-eGR] --------------------------------------------------------------------------
[02/21 19:59:17    747s] [NR-eGR] Total eGR-routed clock nets wire length: 2504um, number of vias: 2091
[02/21 19:59:17    747s] [NR-eGR] --------------------------------------------------------------------------
[02/21 19:59:17    747s] [NR-eGR] Report for selected net(s) only.
[02/21 19:59:17    747s] [NR-eGR]                  Length (um)  Vias 
[02/21 19:59:17    747s] [NR-eGR] -----------------------------------
[02/21 19:59:17    747s] [NR-eGR]  metal1   (1H)             0   802 
[02/21 19:59:17    747s] [NR-eGR]  metal2   (2V)           663   925 
[02/21 19:59:17    747s] [NR-eGR]  metal3   (3H)          1080   356 
[02/21 19:59:17    747s] [NR-eGR]  metal4   (4V)           747     8 
[02/21 19:59:17    747s] [NR-eGR]  metal5   (5H)            15     0 
[02/21 19:59:17    747s] [NR-eGR]  metal6   (6V)             0     0 
[02/21 19:59:17    747s] [NR-eGR]  metal7   (7H)             0     0 
[02/21 19:59:17    747s] [NR-eGR]  metal8   (8V)             0     0 
[02/21 19:59:17    747s] [NR-eGR]  metal9   (9H)             0     0 
[02/21 19:59:17    747s] [NR-eGR]  metal10  (10V)            0     0 
[02/21 19:59:17    747s] [NR-eGR] -----------------------------------
[02/21 19:59:17    747s] [NR-eGR]           Total         2504  2091 
[02/21 19:59:17    747s] [NR-eGR] --------------------------------------------------------------------------
[02/21 19:59:17    747s] [NR-eGR] Total half perimeter of net bounding box: 908um
[02/21 19:59:17    747s] [NR-eGR] Total length: 2504um, number of vias: 2091
[02/21 19:59:17    747s] [NR-eGR] --------------------------------------------------------------------------
[02/21 19:59:17    747s] [NR-eGR] Total routed clock nets wire length: 2504um, number of vias: 2091
[02/21 19:59:17    747s] [NR-eGR] --------------------------------------------------------------------------
[02/21 19:59:17    747s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1940.42 MB )
[02/21 19:59:17    747s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.15 sec, Real: 0.16 sec, Curr Mem: 1938.42 MB )
[02/21 19:59:17    747s] (I)      ====================================== Runtime Summary =======================================
[02/21 19:59:17    747s] (I)       Step                                         %        Start       Finish      Real       CPU 
[02/21 19:59:17    747s] (I)      ----------------------------------------------------------------------------------------------
[02/21 19:59:17    747s] (I)       Early Global Route kernel              100.00%  2032.85 sec  2033.02 sec  0.16 sec  0.15 sec 
[02/21 19:59:17    747s] (I)       +-Import and model                      24.81%  2032.86 sec  2032.90 sec  0.04 sec  0.04 sec 
[02/21 19:59:17    747s] (I)       | +-Create place DB                      6.91%  2032.86 sec  2032.87 sec  0.01 sec  0.02 sec 
[02/21 19:59:17    747s] (I)       | | +-Import place data                  6.66%  2032.86 sec  2032.87 sec  0.01 sec  0.02 sec 
[02/21 19:59:17    747s] (I)       | | | +-Read instances and placement     2.08%  2032.86 sec  2032.86 sec  0.00 sec  0.01 sec 
[02/21 19:59:17    747s] (I)       | | | +-Read nets                        4.08%  2032.87 sec  2032.87 sec  0.01 sec  0.01 sec 
[02/21 19:59:17    747s] (I)       | +-Create route DB                     12.67%  2032.87 sec  2032.89 sec  0.02 sec  0.02 sec 
[02/21 19:59:17    747s] (I)       | | +-Import route data (1T)            11.06%  2032.88 sec  2032.89 sec  0.02 sec  0.02 sec 
[02/21 19:59:17    747s] (I)       | | | +-Read blockages ( Layer 2-10 )    2.40%  2032.88 sec  2032.88 sec  0.00 sec  0.01 sec 
[02/21 19:59:17    747s] (I)       | | | | +-Read routing blockages         0.01%  2032.88 sec  2032.88 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       | | | | +-Read instance blockages        0.42%  2032.88 sec  2032.88 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       | | | | +-Read PG blockages              0.07%  2032.88 sec  2032.88 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       | | | | +-Read clock blockages           0.03%  2032.88 sec  2032.88 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       | | | | +-Read other blockages           0.03%  2032.88 sec  2032.88 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       | | | | +-Read halo blockages            0.02%  2032.88 sec  2032.88 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       | | | | +-Read boundary cut boxes        0.00%  2032.88 sec  2032.88 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       | | | +-Read blackboxes                  0.02%  2032.88 sec  2032.88 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       | | | +-Read prerouted                   0.72%  2032.88 sec  2032.88 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       | | | +-Read unlegalized nets            0.17%  2032.88 sec  2032.89 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       | | | +-Read nets                        0.10%  2032.89 sec  2032.89 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       | | | +-Set up via pillars               0.01%  2032.89 sec  2032.89 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       | | | +-Initialize 3D grid graph         0.33%  2032.89 sec  2032.89 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       | | | +-Model blockage capacity          2.72%  2032.89 sec  2032.89 sec  0.00 sec  0.01 sec 
[02/21 19:59:17    747s] (I)       | | | | +-Initialize 3D capacity         2.18%  2032.89 sec  2032.89 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       | | | +-Move terms for access (1T)       0.18%  2032.89 sec  2032.89 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       | +-Read aux data                        0.01%  2032.89 sec  2032.89 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       | +-Others data preparation              0.06%  2032.89 sec  2032.89 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       | +-Create route kernel                  3.48%  2032.89 sec  2032.90 sec  0.01 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       +-Global Routing                        46.47%  2032.90 sec  2032.98 sec  0.08 sec  0.06 sec 
[02/21 19:59:17    747s] (I)       | +-Initialization                       0.15%  2032.90 sec  2032.90 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       | +-Net group 1                         18.19%  2032.90 sec  2032.93 sec  0.03 sec  0.02 sec 
[02/21 19:59:17    747s] (I)       | | +-Generate topology                  9.03%  2032.90 sec  2032.92 sec  0.01 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       | | +-Phase 1a                           0.93%  2032.92 sec  2032.92 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       | | | +-Pattern routing (1T)             0.47%  2032.92 sec  2032.92 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       | | +-Phase 1b                           0.22%  2032.92 sec  2032.92 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       | | +-Phase 1c                           0.02%  2032.92 sec  2032.92 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       | | +-Phase 1d                           0.02%  2032.92 sec  2032.92 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       | | +-Phase 1e                           0.31%  2032.92 sec  2032.92 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       | | | +-Route legalization               0.01%  2032.92 sec  2032.92 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       | | +-Phase 1f                           0.02%  2032.92 sec  2032.92 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       | | +-Phase 1g                           1.31%  2032.92 sec  2032.93 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       | | | +-Post Routing                     1.02%  2032.92 sec  2032.93 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       | | +-Phase 1h                           1.53%  2032.93 sec  2032.93 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       | | | +-Post Routing                     1.22%  2032.93 sec  2032.93 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       | | +-Layer assignment (1T)              1.38%  2032.93 sec  2032.93 sec  0.00 sec  0.01 sec 
[02/21 19:59:17    747s] (I)       | +-Net group 2                          5.96%  2032.93 sec  2032.94 sec  0.01 sec  0.01 sec 
[02/21 19:59:17    747s] (I)       | | +-Generate topology                  0.65%  2032.93 sec  2032.93 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       | | +-Phase 1a                           0.67%  2032.94 sec  2032.94 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       | | | +-Pattern routing (1T)             0.36%  2032.94 sec  2032.94 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       | | +-Phase 1b                           0.09%  2032.94 sec  2032.94 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       | | +-Phase 1c                           0.02%  2032.94 sec  2032.94 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       | | +-Phase 1d                           0.02%  2032.94 sec  2032.94 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       | | +-Phase 1e                           0.32%  2032.94 sec  2032.94 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       | | | +-Route legalization               0.00%  2032.94 sec  2032.94 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       | | +-Phase 1f                           0.03%  2032.94 sec  2032.94 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       | | +-Phase 1g                           0.52%  2032.94 sec  2032.94 sec  0.00 sec  0.01 sec 
[02/21 19:59:17    747s] (I)       | | | +-Post Routing                     0.24%  2032.94 sec  2032.94 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       | | +-Phase 1h                           0.35%  2032.94 sec  2032.94 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       | | | +-Post Routing                     0.03%  2032.94 sec  2032.94 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       | +-Net group 3                          6.66%  2032.94 sec  2032.95 sec  0.01 sec  0.01 sec 
[02/21 19:59:17    747s] (I)       | | +-Generate topology                  0.74%  2032.94 sec  2032.94 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       | | +-Phase 1a                           0.74%  2032.95 sec  2032.95 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       | | | +-Pattern routing (1T)             0.39%  2032.95 sec  2032.95 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       | | +-Phase 1b                           0.11%  2032.95 sec  2032.95 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       | | +-Phase 1c                           0.03%  2032.95 sec  2032.95 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       | | +-Phase 1d                           0.02%  2032.95 sec  2032.95 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       | | +-Phase 1e                           0.34%  2032.95 sec  2032.95 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       | | | +-Route legalization               0.00%  2032.95 sec  2032.95 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       | | +-Phase 1f                           0.02%  2032.95 sec  2032.95 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       | | +-Phase 1g                           0.58%  2032.95 sec  2032.95 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       | | | +-Post Routing                     0.27%  2032.95 sec  2032.95 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       | | +-Phase 1h                           0.50%  2032.95 sec  2032.95 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       | | | +-Post Routing                     0.07%  2032.95 sec  2032.95 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       | +-Net group 4                          6.13%  2032.95 sec  2032.96 sec  0.01 sec  0.01 sec 
[02/21 19:59:17    747s] (I)       | | +-Generate topology                  0.68%  2032.96 sec  2032.96 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       | | +-Phase 1a                           0.67%  2032.96 sec  2032.96 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       | | | +-Pattern routing (1T)             0.37%  2032.96 sec  2032.96 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       | | +-Phase 1b                           0.10%  2032.96 sec  2032.96 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       | | +-Phase 1c                           0.02%  2032.96 sec  2032.96 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       | | +-Phase 1d                           0.02%  2032.96 sec  2032.96 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       | | +-Phase 1e                           0.32%  2032.96 sec  2032.96 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       | | | +-Route legalization               0.00%  2032.96 sec  2032.96 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       | | +-Phase 1f                           0.03%  2032.96 sec  2032.96 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       | | +-Phase 1g                           0.51%  2032.96 sec  2032.96 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       | | | +-Post Routing                     0.24%  2032.96 sec  2032.96 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       | | +-Phase 1h                           0.31%  2032.96 sec  2032.96 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       | | | +-Post Routing                     0.03%  2032.96 sec  2032.96 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       | +-Net group 5                          6.60%  2032.97 sec  2032.98 sec  0.01 sec  0.01 sec 
[02/21 19:59:17    747s] (I)       | | +-Generate topology                  0.00%  2032.97 sec  2032.97 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       | | +-Phase 1a                           0.98%  2032.97 sec  2032.97 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       | | | +-Pattern routing (1T)             0.36%  2032.97 sec  2032.97 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       | | | +-Add via demand to 2D             0.09%  2032.97 sec  2032.97 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       | | +-Phase 1b                           0.12%  2032.97 sec  2032.97 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       | | +-Phase 1c                           0.02%  2032.97 sec  2032.97 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       | | +-Phase 1d                           0.02%  2032.97 sec  2032.97 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       | | +-Phase 1e                           0.32%  2032.97 sec  2032.97 sec  0.00 sec  0.01 sec 
[02/21 19:59:17    747s] (I)       | | | +-Route legalization               0.00%  2032.97 sec  2032.97 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       | | +-Phase 1f                           0.02%  2032.97 sec  2032.97 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       | | +-Phase 1g                           0.32%  2032.97 sec  2032.97 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       | | | +-Post Routing                     0.05%  2032.97 sec  2032.97 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       | | +-Phase 1h                           0.32%  2032.97 sec  2032.97 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       | | | +-Post Routing                     0.04%  2032.97 sec  2032.97 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       | | +-Layer assignment (1T)              0.57%  2032.97 sec  2032.98 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       +-Export 3D cong map                     1.34%  2032.98 sec  2032.98 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       | +-Export 2D cong map                   0.13%  2032.98 sec  2032.98 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       +-Extract Global 3D Wires                0.03%  2032.98 sec  2032.98 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       +-Track Assignment (1T)                  6.98%  2032.98 sec  2032.99 sec  0.01 sec  0.01 sec 
[02/21 19:59:17    747s] (I)       | +-Initialization                       0.03%  2032.98 sec  2032.98 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       | +-Track Assignment Kernel              6.16%  2032.98 sec  2032.99 sec  0.01 sec  0.01 sec 
[02/21 19:59:17    747s] (I)       | +-Free Memory                          0.01%  2032.99 sec  2032.99 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       +-Export                                13.50%  2032.99 sec  2033.02 sec  0.02 sec  0.02 sec 
[02/21 19:59:17    747s] (I)       | +-Export DB wires                      1.36%  2032.99 sec  2033.00 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       | | +-Export all nets                    0.74%  2032.99 sec  2033.00 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       | | +-Set wire vias                      0.10%  2033.00 sec  2033.00 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       | +-Report wirelength                    6.64%  2033.00 sec  2033.01 sec  0.01 sec  0.01 sec 
[02/21 19:59:17    747s] (I)       | +-Update net boxes                     4.48%  2033.01 sec  2033.01 sec  0.01 sec  0.01 sec 
[02/21 19:59:17    747s] (I)       | +-Update timing                        0.01%  2033.02 sec  2033.02 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)       +-Postprocess design                     0.91%  2033.02 sec  2033.02 sec  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)      ===================== Summary by functions =====================
[02/21 19:59:17    747s] (I)       Lv  Step                                 %      Real       CPU 
[02/21 19:59:17    747s] (I)      ----------------------------------------------------------------
[02/21 19:59:17    747s] (I)        0  Early Global Route kernel      100.00%  0.16 sec  0.15 sec 
[02/21 19:59:17    747s] (I)        1  Global Routing                  46.47%  0.08 sec  0.06 sec 
[02/21 19:59:17    747s] (I)        1  Import and model                24.81%  0.04 sec  0.04 sec 
[02/21 19:59:17    747s] (I)        1  Export                          13.50%  0.02 sec  0.02 sec 
[02/21 19:59:17    747s] (I)        1  Track Assignment (1T)            6.98%  0.01 sec  0.01 sec 
[02/21 19:59:17    747s] (I)        1  Export 3D cong map               1.34%  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)        1  Postprocess design               0.91%  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)        1  Extract Global 3D Wires          0.03%  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)        2  Net group 1                     18.19%  0.03 sec  0.02 sec 
[02/21 19:59:17    747s] (I)        2  Create route DB                 12.67%  0.02 sec  0.02 sec 
[02/21 19:59:17    747s] (I)        2  Create place DB                  6.91%  0.01 sec  0.02 sec 
[02/21 19:59:17    747s] (I)        2  Net group 3                      6.66%  0.01 sec  0.01 sec 
[02/21 19:59:17    747s] (I)        2  Report wirelength                6.64%  0.01 sec  0.01 sec 
[02/21 19:59:17    747s] (I)        2  Net group 5                      6.60%  0.01 sec  0.01 sec 
[02/21 19:59:17    747s] (I)        2  Track Assignment Kernel          6.16%  0.01 sec  0.01 sec 
[02/21 19:59:17    747s] (I)        2  Net group 4                      6.13%  0.01 sec  0.01 sec 
[02/21 19:59:17    747s] (I)        2  Net group 2                      5.96%  0.01 sec  0.01 sec 
[02/21 19:59:17    747s] (I)        2  Update net boxes                 4.48%  0.01 sec  0.01 sec 
[02/21 19:59:17    747s] (I)        2  Create route kernel              3.48%  0.01 sec  0.00 sec 
[02/21 19:59:17    747s] (I)        2  Export DB wires                  1.36%  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)        2  Initialization                   0.18%  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)        2  Export 2D cong map               0.13%  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)        2  Others data preparation          0.06%  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)        2  Read aux data                    0.01%  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)        2  Update timing                    0.01%  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)        2  Free Memory                      0.01%  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)        3  Generate topology               11.10%  0.02 sec  0.00 sec 
[02/21 19:59:17    747s] (I)        3  Import route data (1T)          11.06%  0.02 sec  0.02 sec 
[02/21 19:59:17    747s] (I)        3  Import place data                6.66%  0.01 sec  0.02 sec 
[02/21 19:59:17    747s] (I)        3  Phase 1a                         3.99%  0.01 sec  0.00 sec 
[02/21 19:59:17    747s] (I)        3  Phase 1g                         3.24%  0.01 sec  0.01 sec 
[02/21 19:59:17    747s] (I)        3  Phase 1h                         3.01%  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)        3  Layer assignment (1T)            1.96%  0.00 sec  0.01 sec 
[02/21 19:59:17    747s] (I)        3  Phase 1e                         1.61%  0.00 sec  0.01 sec 
[02/21 19:59:17    747s] (I)        3  Export all nets                  0.74%  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)        3  Phase 1b                         0.64%  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)        3  Phase 1f                         0.13%  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)        3  Phase 1c                         0.12%  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)        3  Phase 1d                         0.12%  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)        3  Set wire vias                    0.10%  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)        4  Read nets                        4.18%  0.01 sec  0.01 sec 
[02/21 19:59:17    747s] (I)        4  Post Routing                     3.22%  0.01 sec  0.00 sec 
[02/21 19:59:17    747s] (I)        4  Model blockage capacity          2.72%  0.00 sec  0.01 sec 
[02/21 19:59:17    747s] (I)        4  Read blockages ( Layer 2-10 )    2.40%  0.00 sec  0.01 sec 
[02/21 19:59:17    747s] (I)        4  Read instances and placement     2.08%  0.00 sec  0.01 sec 
[02/21 19:59:17    747s] (I)        4  Pattern routing (1T)             1.94%  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)        4  Read prerouted                   0.72%  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)        4  Initialize 3D grid graph         0.33%  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)        4  Move terms for access (1T)       0.18%  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)        4  Read unlegalized nets            0.17%  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)        4  Add via demand to 2D             0.09%  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)        4  Route legalization               0.02%  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)        4  Read blackboxes                  0.02%  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)        4  Set up via pillars               0.01%  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)        5  Initialize 3D capacity           2.18%  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)        5  Read instance blockages          0.42%  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)        5  Read PG blockages                0.07%  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)        5  Read clock blockages             0.03%  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)        5  Read other blockages             0.03%  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)        5  Read halo blockages              0.02%  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)        5  Read routing blockages           0.01%  0.00 sec  0.00 sec 
[02/21 19:59:17    747s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[02/21 19:59:17    747s]       Early Global Route - eGR only step done. (took cpu=0:00:00.2 real=0:00:00.3)
[02/21 19:59:17    747s]     Routing using eGR only done.
[02/21 19:59:17    747s] Net route status summary:
[02/21 19:59:17    747s]   Clock:        18 (unrouted=0, trialRouted=0, noStatus=0, routed=18, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/21 19:59:17    747s]   Non-clock:  3290 (unrouted=100, trialRouted=3190, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=100, (crossesIlmBoundary AND tooFewTerms=0)])
[02/21 19:59:17    747s] 
[02/21 19:59:17    747s] CCOPT: Done with clock implementation routing.
[02/21 19:59:17    747s] 
[02/21 19:59:17    747s]   Clock implementation routing done.
[02/21 19:59:17    747s]   Fixed 18 wires.
[02/21 19:59:17    747s]   CCOpt: Starting congestion repair using flow wrapper...
[02/21 19:59:17    747s]     Congestion Repair...
[02/21 19:59:17    747s] *** IncrReplace #1 [begin] (CTS #1 / ccopt_design #1) : totSession cpu/real = 0:12:27.2/1:32:45.4 (0.1), mem = 1938.4M
[02/21 19:59:17    747s] Info: Disable timing driven in postCTS congRepair.
[02/21 19:59:17    747s] 
[02/21 19:59:17    747s] Starting congRepair ...
[02/21 19:59:17    747s] User Input Parameters:
[02/21 19:59:17    747s] - Congestion Driven    : On
[02/21 19:59:17    747s] - Timing Driven        : Off
[02/21 19:59:17    747s] - Area-Violation Based : On
[02/21 19:59:17    747s] - Start Rollback Level : -5
[02/21 19:59:17    747s] - Legalized            : On
[02/21 19:59:17    747s] - Window Based         : Off
[02/21 19:59:17    747s] - eDen incr mode       : Off
[02/21 19:59:17    747s] - Small incr mode      : Off
[02/21 19:59:17    747s] 
[02/21 19:59:17    747s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1938.4M, EPOCH TIME: 1677038357.748197
[02/21 19:59:17    747s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.004, MEM:1938.4M, EPOCH TIME: 1677038357.752396
[02/21 19:59:17    747s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1938.4M, EPOCH TIME: 1677038357.752586
[02/21 19:59:17    747s] Starting Early Global Route congestion estimation: mem = 1938.4M
[02/21 19:59:17    747s] (I)      ==================== Layers =====================
[02/21 19:59:17    747s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 19:59:17    747s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[02/21 19:59:17    747s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 19:59:17    747s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[02/21 19:59:17    747s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[02/21 19:59:17    747s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[02/21 19:59:17    747s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[02/21 19:59:17    747s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[02/21 19:59:17    747s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[02/21 19:59:17    747s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[02/21 19:59:17    747s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[02/21 19:59:17    747s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[02/21 19:59:17    747s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[02/21 19:59:17    747s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[02/21 19:59:17    747s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[02/21 19:59:17    747s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[02/21 19:59:17    747s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[02/21 19:59:17    747s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[02/21 19:59:17    747s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[02/21 19:59:17    747s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[02/21 19:59:17    747s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[02/21 19:59:17    747s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[02/21 19:59:17    747s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 19:59:17    747s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[02/21 19:59:17    747s] (I)      |   0 |  0 |  active |   other |        |    MS |
[02/21 19:59:17    747s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[02/21 19:59:17    747s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 19:59:17    747s] (I)      Started Import and model ( Curr Mem: 1938.42 MB )
[02/21 19:59:17    747s] (I)      Default pattern map key = VQS64_4_default.
[02/21 19:59:17    747s] (I)      == Non-default Options ==
[02/21 19:59:17    747s] (I)      Maximum routing layer                              : 10
[02/21 19:59:17    747s] (I)      Number of threads                                  : 1
[02/21 19:59:17    747s] (I)      Use non-blocking free Dbs wires                    : false
[02/21 19:59:17    747s] (I)      Method to set GCell size                           : row
[02/21 19:59:17    747s] (I)      Counted 351 PG shapes. We will not process PG shapes layer by layer.
[02/21 19:59:17    747s] (I)      Use row-based GCell size
[02/21 19:59:17    747s] (I)      Use row-based GCell align
[02/21 19:59:17    747s] (I)      layer 0 area = 0
[02/21 19:59:17    747s] (I)      layer 1 area = 0
[02/21 19:59:17    747s] (I)      layer 2 area = 0
[02/21 19:59:17    747s] (I)      layer 3 area = 0
[02/21 19:59:17    747s] (I)      layer 4 area = 0
[02/21 19:59:17    747s] (I)      layer 5 area = 0
[02/21 19:59:17    747s] (I)      layer 6 area = 0
[02/21 19:59:17    747s] (I)      layer 7 area = 0
[02/21 19:59:17    747s] (I)      layer 8 area = 0
[02/21 19:59:17    747s] (I)      layer 9 area = 0
[02/21 19:59:17    747s] (I)      GCell unit size   : 2800
[02/21 19:59:17    747s] (I)      GCell multiplier  : 1
[02/21 19:59:17    747s] (I)      GCell row height  : 2800
[02/21 19:59:17    747s] (I)      Actual row height : 2800
[02/21 19:59:17    747s] (I)      GCell align ref   : 10080 10080
[02/21 19:59:17    747s] [NR-eGR] Track table information for default rule: 
[02/21 19:59:17    747s] [NR-eGR] metal1 has single uniform track structure
[02/21 19:59:17    747s] [NR-eGR] metal2 has single uniform track structure
[02/21 19:59:17    747s] [NR-eGR] metal3 has single uniform track structure
[02/21 19:59:17    747s] [NR-eGR] metal4 has single uniform track structure
[02/21 19:59:17    747s] [NR-eGR] metal5 has single uniform track structure
[02/21 19:59:17    747s] [NR-eGR] metal6 has single uniform track structure
[02/21 19:59:17    747s] [NR-eGR] metal7 has single uniform track structure
[02/21 19:59:17    747s] [NR-eGR] metal8 has single uniform track structure
[02/21 19:59:17    747s] [NR-eGR] metal9 has single uniform track structure
[02/21 19:59:17    747s] [NR-eGR] metal10 has single uniform track structure
[02/21 19:59:17    747s] (I)      ============== Default via ===============
[02/21 19:59:17    747s] (I)      +---+------------------+-----------------+
[02/21 19:59:17    747s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[02/21 19:59:17    747s] (I)      +---+------------------+-----------------+
[02/21 19:59:17    747s] (I)      | 1 |    8  via1_7     |    8  via1_7    |
[02/21 19:59:17    747s] (I)      | 2 |   12  via2_5     |   12  via2_5    |
[02/21 19:59:17    747s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[02/21 19:59:17    747s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[02/21 19:59:17    747s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[02/21 19:59:17    747s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[02/21 19:59:17    747s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[02/21 19:59:17    747s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[02/21 19:59:17    747s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[02/21 19:59:17    747s] (I)      +---+------------------+-----------------+
[02/21 19:59:17    747s] [NR-eGR] Read 146 PG shapes
[02/21 19:59:17    747s] [NR-eGR] Read 0 clock shapes
[02/21 19:59:17    747s] [NR-eGR] Read 0 other shapes
[02/21 19:59:17    747s] [NR-eGR] #Routing Blockages  : 0
[02/21 19:59:17    747s] [NR-eGR] #Instance Blockages : 0
[02/21 19:59:17    747s] [NR-eGR] #PG Blockages       : 146
[02/21 19:59:17    747s] [NR-eGR] #Halo Blockages     : 0
[02/21 19:59:17    747s] [NR-eGR] #Boundary Blockages : 0
[02/21 19:59:17    747s] [NR-eGR] #Clock Blockages    : 0
[02/21 19:59:17    747s] [NR-eGR] #Other Blockages    : 0
[02/21 19:59:17    747s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/21 19:59:17    747s] [NR-eGR] Num Prerouted Nets = 18  Num Prerouted Wires = 2629
[02/21 19:59:17    747s] [NR-eGR] Read 3208 nets ( ignored 18 )
[02/21 19:59:17    747s] (I)      early_global_route_priority property id does not exist.
[02/21 19:59:17    747s] (I)      Read Num Blocks=146  Num Prerouted Wires=2629  Num CS=0
[02/21 19:59:17    747s] (I)      Layer 1 (V) : #blockages 146 : #preroutes 1768
[02/21 19:59:17    747s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 759
[02/21 19:59:17    747s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 99
[02/21 19:59:17    747s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 3
[02/21 19:59:17    747s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[02/21 19:59:17    747s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[02/21 19:59:17    747s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[02/21 19:59:17    747s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[02/21 19:59:17    747s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[02/21 19:59:17    747s] (I)      Number of ignored nets                =     18
[02/21 19:59:17    747s] (I)      Number of connected nets              =      0
[02/21 19:59:17    747s] (I)      Number of fixed nets                  =     18.  Ignored: Yes
[02/21 19:59:17    747s] (I)      Number of clock nets                  =     18.  Ignored: No
[02/21 19:59:17    747s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/21 19:59:17    747s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/21 19:59:17    747s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/21 19:59:17    747s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/21 19:59:17    747s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/21 19:59:17    747s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/21 19:59:17    747s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/21 19:59:17    747s] (I)      Ndr track 0 does not exist
[02/21 19:59:17    747s] (I)      ---------------------Grid Graph Info--------------------
[02/21 19:59:17    747s] (I)      Routing area        : (0, 0) - (214200, 204960)
[02/21 19:59:17    747s] (I)      Core area           : (10080, 10080) - (204120, 194880)
[02/21 19:59:17    747s] (I)      Site width          :   380  (dbu)
[02/21 19:59:17    747s] (I)      Row height          :  2800  (dbu)
[02/21 19:59:17    747s] (I)      GCell row height    :  2800  (dbu)
[02/21 19:59:17    747s] (I)      GCell width         :  2800  (dbu)
[02/21 19:59:17    747s] (I)      GCell height        :  2800  (dbu)
[02/21 19:59:17    747s] (I)      Grid                :    76    73    10
[02/21 19:59:17    747s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[02/21 19:59:17    747s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[02/21 19:59:17    747s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[02/21 19:59:17    747s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[02/21 19:59:17    747s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[02/21 19:59:17    747s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[02/21 19:59:17    747s] (I)      Default pitch size  :   270   280   280   560   560   560  1680  1680  3200  3360
[02/21 19:59:17    747s] (I)      First track coord   :   140   190   140   750   700   750  1820  1870  3820  3550
[02/21 19:59:17    747s] (I)      Num tracks per GCell: 10.37 10.00 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[02/21 19:59:17    747s] (I)      Total num of tracks :   732   765   732   381   365   381   121   127    63    63
[02/21 19:59:17    747s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[02/21 19:59:17    747s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[02/21 19:59:17    747s] (I)      --------------------------------------------------------
[02/21 19:59:17    747s] 
[02/21 19:59:17    747s] [NR-eGR] ============ Routing rule table ============
[02/21 19:59:17    747s] [NR-eGR] Rule id: 1  Nets: 3190
[02/21 19:59:17    747s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[02/21 19:59:17    747s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[02/21 19:59:17    747s] (I)                    Pitch  280  280  560  560  560  1680  1680  3200  3360 
[02/21 19:59:17    747s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[02/21 19:59:17    747s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[02/21 19:59:17    747s] [NR-eGR] ========================================
[02/21 19:59:17    747s] [NR-eGR] 
[02/21 19:59:17    747s] (I)      =============== Blocked Tracks ===============
[02/21 19:59:17    747s] (I)      +-------+---------+----------+---------------+
[02/21 19:59:17    747s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/21 19:59:17    747s] (I)      +-------+---------+----------+---------------+
[02/21 19:59:17    747s] (I)      |     1 |       0 |        0 |         0.00% |
[02/21 19:59:17    747s] (I)      |     2 |   55845 |     3194 |         5.72% |
[02/21 19:59:17    747s] (I)      |     3 |   55632 |        0 |         0.00% |
[02/21 19:59:17    747s] (I)      |     4 |   27813 |        0 |         0.00% |
[02/21 19:59:17    747s] (I)      |     5 |   27740 |        0 |         0.00% |
[02/21 19:59:17    747s] (I)      |     6 |   27813 |        0 |         0.00% |
[02/21 19:59:17    747s] (I)      |     7 |    9196 |        0 |         0.00% |
[02/21 19:59:17    747s] (I)      |     8 |    9271 |        0 |         0.00% |
[02/21 19:59:17    747s] (I)      |     9 |    4788 |        0 |         0.00% |
[02/21 19:59:17    747s] (I)      |    10 |    4599 |        0 |         0.00% |
[02/21 19:59:17    747s] (I)      +-------+---------+----------+---------------+
[02/21 19:59:17    747s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 1938.42 MB )
[02/21 19:59:17    747s] (I)      Reset routing kernel
[02/21 19:59:17    747s] (I)      Started Global Routing ( Curr Mem: 1938.42 MB )
[02/21 19:59:17    747s] (I)      totalPins=9414  totalGlobalPin=8833 (93.83%)
[02/21 19:59:17    747s] (I)      total 2D Cap : 111220 = (41724 H, 69496 V)
[02/21 19:59:17    747s] [NR-eGR] Layer group 1: route 5 net(s) in layer range [4, 10]
[02/21 19:59:17    747s] (I)      
[02/21 19:59:17    747s] (I)      ============  Phase 1a Route ============
[02/21 19:59:17    747s] (I)      Usage: 734 = (382 H, 352 V) = (0.92% H, 0.51% V) = (5.348e+02um H, 4.928e+02um V)
[02/21 19:59:17    747s] (I)      
[02/21 19:59:17    747s] (I)      ============  Phase 1b Route ============
[02/21 19:59:17    747s] (I)      Usage: 734 = (382 H, 352 V) = (0.92% H, 0.51% V) = (5.348e+02um H, 4.928e+02um V)
[02/21 19:59:17    747s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.027600e+03um
[02/21 19:59:17    747s] (I)      
[02/21 19:59:17    747s] (I)      ============  Phase 1c Route ============
[02/21 19:59:17    747s] (I)      Usage: 734 = (382 H, 352 V) = (0.92% H, 0.51% V) = (5.348e+02um H, 4.928e+02um V)
[02/21 19:59:17    747s] (I)      
[02/21 19:59:17    747s] (I)      ============  Phase 1d Route ============
[02/21 19:59:17    747s] (I)      Usage: 734 = (382 H, 352 V) = (0.92% H, 0.51% V) = (5.348e+02um H, 4.928e+02um V)
[02/21 19:59:17    747s] (I)      
[02/21 19:59:17    747s] (I)      ============  Phase 1e Route ============
[02/21 19:59:17    747s] (I)      Usage: 734 = (382 H, 352 V) = (0.92% H, 0.51% V) = (5.348e+02um H, 4.928e+02um V)
[02/21 19:59:17    747s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.027600e+03um
[02/21 19:59:17    747s] (I)      
[02/21 19:59:17    747s] (I)      ============  Phase 1l Route ============
[02/21 19:59:17    747s] (I)      total 2D Cap : 219503 = (97356 H, 122147 V)
[02/21 19:59:17    747s] [NR-eGR] Layer group 2: route 3185 net(s) in layer range [2, 10]
[02/21 19:59:17    747s] (I)      
[02/21 19:59:17    747s] (I)      ============  Phase 1a Route ============
[02/21 19:59:17    747s] (I)      Usage: 19105 = (9356 H, 9749 V) = (9.61% H, 7.98% V) = (1.310e+04um H, 1.365e+04um V)
[02/21 19:59:17    747s] (I)      
[02/21 19:59:17    747s] (I)      ============  Phase 1b Route ============
[02/21 19:59:17    747s] (I)      Usage: 19105 = (9356 H, 9749 V) = (9.61% H, 7.98% V) = (1.310e+04um H, 1.365e+04um V)
[02/21 19:59:17    747s] (I)      Overflow of layer group 2: 0.02% H + 0.00% V. EstWL: 2.674700e+04um
[02/21 19:59:17    747s] (I)      Congestion metric : 0.02%H 0.00%V, 0.02%HV
[02/21 19:59:17    747s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/21 19:59:17    747s] (I)      
[02/21 19:59:17    747s] (I)      ============  Phase 1c Route ============
[02/21 19:59:17    747s] (I)      Usage: 19105 = (9356 H, 9749 V) = (9.61% H, 7.98% V) = (1.310e+04um H, 1.365e+04um V)
[02/21 19:59:17    747s] (I)      
[02/21 19:59:17    747s] (I)      ============  Phase 1d Route ============
[02/21 19:59:17    747s] (I)      Usage: 19105 = (9356 H, 9749 V) = (9.61% H, 7.98% V) = (1.310e+04um H, 1.365e+04um V)
[02/21 19:59:17    747s] (I)      
[02/21 19:59:17    747s] (I)      ============  Phase 1e Route ============
[02/21 19:59:17    747s] (I)      Usage: 19105 = (9356 H, 9749 V) = (9.61% H, 7.98% V) = (1.310e+04um H, 1.365e+04um V)
[02/21 19:59:17    747s] [NR-eGR] Early Global Route overflow of layer group 2: 0.02% H + 0.00% V. EstWL: 2.674700e+04um
[02/21 19:59:17    747s] (I)      
[02/21 19:59:17    747s] (I)      ============  Phase 1l Route ============
[02/21 19:59:17    747s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/21 19:59:17    747s] (I)      Layer  2:      51886     12828         0           0       54720    ( 0.00%) 
[02/21 19:59:17    747s] (I)      Layer  3:      54900     11257         0           0       54750    ( 0.00%) 
[02/21 19:59:17    747s] (I)      Layer  4:      27432      3474         2           0       27360    ( 0.00%) 
[02/21 19:59:17    747s] (I)      Layer  5:      27375       935         0           0       27375    ( 0.00%) 
[02/21 19:59:17    747s] (I)      Layer  6:      27432       608         0           0       27360    ( 0.00%) 
[02/21 19:59:17    747s] (I)      Layer  7:       9075        27         0           0        9125    ( 0.00%) 
[02/21 19:59:17    747s] (I)      Layer  8:       9144        20         0           0        9120    ( 0.00%) 
[02/21 19:59:17    747s] (I)      Layer  9:       4725         0         0         656        4134    (13.70%) 
[02/21 19:59:17    747s] (I)      Layer 10:       4536         0         0         780        3780    (17.11%) 
[02/21 19:59:17    747s] (I)      Total:        216505     29149         2        1436      217724    ( 0.66%) 
[02/21 19:59:17    747s] (I)      
[02/21 19:59:17    747s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/21 19:59:17    747s] [NR-eGR]                        OverCon            
[02/21 19:59:17    747s] [NR-eGR]                         #Gcell     %Gcell
[02/21 19:59:17    747s] [NR-eGR]        Layer               (1)    OverCon
[02/21 19:59:17    747s] [NR-eGR] ----------------------------------------------
[02/21 19:59:17    747s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/21 19:59:17    747s] [NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[02/21 19:59:17    747s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/21 19:59:17    747s] [NR-eGR]  metal4 ( 4)         2( 0.04%)   ( 0.04%) 
[02/21 19:59:17    747s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[02/21 19:59:17    747s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[02/21 19:59:17    747s] [NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[02/21 19:59:17    747s] [NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[02/21 19:59:17    747s] [NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[02/21 19:59:17    747s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[02/21 19:59:17    747s] [NR-eGR] ----------------------------------------------
[02/21 19:59:17    747s] [NR-eGR]        Total         2( 0.00%)   ( 0.00%) 
[02/21 19:59:17    747s] [NR-eGR] 
[02/21 19:59:17    747s] (I)      Finished Global Routing ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 1938.42 MB )
[02/21 19:59:17    747s] (I)      total 2D Cap : 219503 = (97356 H, 122147 V)
[02/21 19:59:17    747s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/21 19:59:17    747s] Early Global Route congestion estimation runtime: 0.10 seconds, mem = 1938.4M
[02/21 19:59:17    747s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.100, REAL:0.097, MEM:1938.4M, EPOCH TIME: 1677038357.850046
[02/21 19:59:17    747s] OPERPROF: Starting HotSpotCal at level 1, MEM:1938.4M, EPOCH TIME: 1677038357.850204
[02/21 19:59:17    747s] [hotspot] +------------+---------------+---------------+
[02/21 19:59:17    747s] [hotspot] |            |   max hotspot | total hotspot |
[02/21 19:59:17    747s] [hotspot] +------------+---------------+---------------+
[02/21 19:59:17    747s] [hotspot] | normalized |          0.00 |          0.00 |
[02/21 19:59:17    747s] [hotspot] +------------+---------------+---------------+
[02/21 19:59:17    747s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/21 19:59:17    747s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/21 19:59:17    747s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:1938.4M, EPOCH TIME: 1677038357.851170
[02/21 19:59:17    747s] Skipped repairing congestion.
[02/21 19:59:17    747s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1938.4M, EPOCH TIME: 1677038357.851370
[02/21 19:59:17    747s] Starting Early Global Route wiring: mem = 1938.4M
[02/21 19:59:17    747s] (I)      ============= Track Assignment ============
[02/21 19:59:17    747s] (I)      Started Track Assignment (1T) ( Curr Mem: 1938.42 MB )
[02/21 19:59:17    747s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[02/21 19:59:17    747s] (I)      Run Multi-thread track assignment
[02/21 19:59:17    747s] (I)      Finished Track Assignment (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1938.42 MB )
[02/21 19:59:17    747s] (I)      Started Export ( Curr Mem: 1938.42 MB )
[02/21 19:59:17    747s] [NR-eGR]                  Length (um)   Vias 
[02/21 19:59:17    747s] [NR-eGR] ------------------------------------
[02/21 19:59:17    747s] [NR-eGR]  metal1   (1H)             0   9704 
[02/21 19:59:17    747s] [NR-eGR]  metal2   (2V)         12742  13093 
[02/21 19:59:17    747s] [NR-eGR]  metal3   (3H)         13429   1193 
[02/21 19:59:17    747s] [NR-eGR]  metal4   (4V)          3126    469 
[02/21 19:59:17    747s] [NR-eGR]  metal5   (5H)          1267    136 
[02/21 19:59:17    747s] [NR-eGR]  metal6   (6V)           844     32 
[02/21 19:59:17    747s] [NR-eGR]  metal7   (7H)            33     10 
[02/21 19:59:17    747s] [NR-eGR]  metal8   (8V)            26      4 
[02/21 19:59:17    747s] [NR-eGR]  metal9   (9H)             2      0 
[02/21 19:59:17    747s] [NR-eGR]  metal10  (10V)            0      0 
[02/21 19:59:17    747s] [NR-eGR] ------------------------------------
[02/21 19:59:17    747s] [NR-eGR]           Total        31470  24641 
[02/21 19:59:17    747s] [NR-eGR] --------------------------------------------------------------------------
[02/21 19:59:17    747s] [NR-eGR] Total half perimeter of net bounding box: 26663um
[02/21 19:59:17    747s] [NR-eGR] Total length: 31470um, number of vias: 24641
[02/21 19:59:17    747s] [NR-eGR] --------------------------------------------------------------------------
[02/21 19:59:17    747s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[02/21 19:59:17    747s] [NR-eGR] --------------------------------------------------------------------------
[02/21 19:59:17    747s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1938.42 MB )
[02/21 19:59:17    747s] Early Global Route wiring runtime: 0.07 seconds, mem = 1938.4M
[02/21 19:59:17    747s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.070, REAL:0.072, MEM:1938.4M, EPOCH TIME: 1677038357.923114
[02/21 19:59:17    747s] Tdgp not successfully inited but do clear! skip clearing
[02/21 19:59:17    747s] End of congRepair (cpu=0:00:00.2, real=0:00:00.0)
[02/21 19:59:17    747s] *** IncrReplace #1 [finish] (CTS #1 / ccopt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:12:27.4/1:32:45.6 (0.1), mem = 1938.4M
[02/21 19:59:17    747s] 
[02/21 19:59:17    747s] =============================================================================================
[02/21 19:59:17    747s]  Step TAT Report : IncrReplace #1 / CTS #1 / ccopt_design #1                    21.15-s110_1
[02/21 19:59:17    747s] =============================================================================================
[02/21 19:59:17    747s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/21 19:59:17    747s] ---------------------------------------------------------------------------------------------
[02/21 19:59:17    747s] [ MISC                   ]          0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[02/21 19:59:17    747s] ---------------------------------------------------------------------------------------------
[02/21 19:59:17    747s]  IncrReplace #1 TOTAL               0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[02/21 19:59:17    747s] ---------------------------------------------------------------------------------------------
[02/21 19:59:17    747s] 
[02/21 19:59:17    747s]     Congestion Repair done. (took cpu=0:00:00.2 real=0:00:00.2)
[02/21 19:59:17    747s]   CCOpt: Starting congestion repair using flow wrapper done.
[02/21 19:59:17    747s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[02/21 19:59:17    747s] OPERPROF: Starting DPlace-Init at level 1, MEM:1938.4M, EPOCH TIME: 1677038357.952602
[02/21 19:59:17    747s] Processing tracks to init pin-track alignment.
[02/21 19:59:17    747s] z: 2, totalTracks: 1
[02/21 19:59:17    747s] z: 4, totalTracks: 1
[02/21 19:59:17    747s] z: 6, totalTracks: 1
[02/21 19:59:17    747s] z: 8, totalTracks: 1
[02/21 19:59:17    747s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[02/21 19:59:17    747s] All LLGs are deleted
[02/21 19:59:17    747s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:17    747s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:17    747s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1938.4M, EPOCH TIME: 1677038357.955215
[02/21 19:59:17    747s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1938.4M, EPOCH TIME: 1677038357.955414
[02/21 19:59:17    747s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1938.4M, EPOCH TIME: 1677038357.956349
[02/21 19:59:17    747s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:17    747s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:17    747s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1938.4M, EPOCH TIME: 1677038357.956820
[02/21 19:59:17    747s] Max number of tech site patterns supported in site array is 256.
[02/21 19:59:17    747s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/21 19:59:17    747s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1938.4M, EPOCH TIME: 1677038357.960861
[02/21 19:59:17    747s] After signature check, allow fast init is true, keep pre-filter is true.
[02/21 19:59:17    747s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/21 19:59:17    747s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1938.4M, EPOCH TIME: 1677038357.961360
[02/21 19:59:17    747s] Fast DP-INIT is on for default
[02/21 19:59:17    747s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/21 19:59:17    747s] Atter site array init, number of instance map data is 0.
[02/21 19:59:17    747s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.006, MEM:1938.4M, EPOCH TIME: 1677038357.962539
[02/21 19:59:17    747s] 
[02/21 19:59:17    747s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 19:59:17    747s] OPERPROF:     Starting CMU at level 3, MEM:1938.4M, EPOCH TIME: 1677038357.964731
[02/21 19:59:17    747s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1938.4M, EPOCH TIME: 1677038357.965219
[02/21 19:59:17    747s] 
[02/21 19:59:17    747s] Bad Lib Cell Checking (CMU) is done! (0)
[02/21 19:59:17    747s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:1938.4M, EPOCH TIME: 1677038357.965803
[02/21 19:59:17    747s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1938.4M, EPOCH TIME: 1677038357.965963
[02/21 19:59:17    747s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1938.4M, EPOCH TIME: 1677038357.966120
[02/21 19:59:17    747s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1938.4MB).
[02/21 19:59:17    747s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.014, MEM:1938.4M, EPOCH TIME: 1677038357.966825
[02/21 19:59:17    747s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.5 real=0:00:00.6)
[02/21 19:59:17    747s]   Leaving CCOpt scope - extractRC...
[02/21 19:59:17    747s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[02/21 19:59:17    747s] Extraction called for design 'VQS64_4' of instances=2663 and nets=3308 using extraction engine 'preRoute' .
[02/21 19:59:17    747s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/21 19:59:17    747s] Type 'man IMPEXT-3530' for more detail.
[02/21 19:59:17    747s] PreRoute RC Extraction called for design VQS64_4.
[02/21 19:59:17    747s] RC Extraction called in multi-corner(1) mode.
[02/21 19:59:17    747s] RCMode: PreRoute
[02/21 19:59:17    747s]       RC Corner Indexes            0   
[02/21 19:59:17    747s] Capacitance Scaling Factor   : 1.00000 
[02/21 19:59:17    747s] Resistance Scaling Factor    : 1.00000 
[02/21 19:59:17    747s] Clock Cap. Scaling Factor    : 1.00000 
[02/21 19:59:17    747s] Clock Res. Scaling Factor    : 1.00000 
[02/21 19:59:17    747s] Shrink Factor                : 1.00000
[02/21 19:59:17    747s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/21 19:59:17    747s] Using capacitance table file ...
[02/21 19:59:17    747s] 
[02/21 19:59:17    747s] Trim Metal Layers:
[02/21 19:59:17    747s] LayerId::1 widthSet size::4
[02/21 19:59:17    747s] LayerId::2 widthSet size::4
[02/21 19:59:17    747s] LayerId::3 widthSet size::4
[02/21 19:59:17    747s] LayerId::4 widthSet size::4
[02/21 19:59:17    747s] LayerId::5 widthSet size::4
[02/21 19:59:17    747s] LayerId::6 widthSet size::4
[02/21 19:59:17    747s] LayerId::7 widthSet size::4
[02/21 19:59:17    747s] LayerId::8 widthSet size::4
[02/21 19:59:17    747s] LayerId::9 widthSet size::4
[02/21 19:59:17    747s] LayerId::10 widthSet size::3
[02/21 19:59:17    747s] Updating RC grid for preRoute extraction ...
[02/21 19:59:17    747s] eee: pegSigSF::1.070000
[02/21 19:59:17    747s] Initializing multi-corner capacitance tables ... 
[02/21 19:59:17    747s] Initializing multi-corner resistance tables ...
[02/21 19:59:17    747s] eee: l::1 avDens::0.088112 usedTrk::563.914289 availTrk::6400.000000 sigTrk::563.914289
[02/21 19:59:17    747s] eee: l::2 avDens::0.156527 usedTrk::1001.771210 availTrk::6400.000000 sigTrk::1001.771210
[02/21 19:59:17    747s] eee: l::3 avDens::0.159060 usedTrk::1002.077719 availTrk::6300.000000 sigTrk::1002.077719
[02/21 19:59:17    747s] eee: l::4 avDens::0.081315 usedTrk::248.010501 availTrk::3050.000000 sigTrk::248.010501
[02/21 19:59:17    747s] eee: l::5 avDens::0.034531 usedTrk::96.686143 availTrk::2800.000000 sigTrk::96.686143
[02/21 19:59:17    747s] eee: l::6 avDens::0.033358 usedTrk::71.720035 availTrk::2150.000000 sigTrk::71.720035
[02/21 19:59:17    747s] eee: l::7 avDens::0.014577 usedTrk::2.672500 availTrk::183.333333 sigTrk::2.672500
[02/21 19:59:17    747s] eee: l::8 avDens::0.018013 usedTrk::2.702000 availTrk::150.000000 sigTrk::2.702000
[02/21 19:59:17    747s] eee: l::9 avDens::0.004969 usedTrk::0.173929 availTrk::35.000000 sigTrk::0.173929
[02/21 19:59:17    747s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/21 19:59:17    747s] {RT VRCCorner 0 10 10 {4 1} {7 0} {9 0} 3}
[02/21 19:59:17    747s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.200938 uaWl=0.960180 uaWlH=0.120996 aWlH=0.035656 lMod=0 pMax=0.822800 pMod=82 wcR=0.500500 newSi=0.002400 wHLS=1.358111 siPrev=0 viaL=0.000000
[02/21 19:59:18    747s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1938.422M)
[02/21 19:59:18    747s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[02/21 19:59:18    747s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/21 19:59:18    747s]   Clock tree timing engine global stage delay update for VDCCorner:both.late...
[02/21 19:59:18    747s] End AAE Lib Interpolated Model. (MEM=1938.42 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/21 19:59:18    747s]   Clock tree timing engine global stage delay update for VDCCorner:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 19:59:18    747s]   Clock DAG stats after clustering cong repair call:
[02/21 19:59:18    747s]     cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[02/21 19:59:18    747s]     sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
[02/21 19:59:18    747s]     misc counts      : r=1, pp=0
[02/21 19:59:18    747s]     cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
[02/21 19:59:18    747s]     cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
[02/21 19:59:18    747s]     sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[02/21 19:59:18    747s]     wire capacitance : top=0.000fF, trunk=32.104fF, leaf=233.941fF, total=266.046fF
[02/21 19:59:18    747s]     wire lengths     : top=0.000um, trunk=324.645um, leaf=2155.598um, total=2480.243um
[02/21 19:59:18    747s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=756.970um, total=756.970um
[02/21 19:59:18    747s]   Clock DAG net violations after clustering cong repair call: none
[02/21 19:59:18    747s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[02/21 19:59:18    747s]     Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/21 19:59:18    747s]     Leaf  : target=0.050ns count=17 avg=0.047ns sd=0.001ns min=0.044ns max=0.049ns {0 <= 0.030ns, 0 <= 0.040ns, 1 <= 0.045ns, 7 <= 0.048ns, 9 <= 0.050ns}
[02/21 19:59:18    747s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[02/21 19:59:18    747s]      Bufs: CLKBUF_X3: 17 
[02/21 19:59:18    747s]   Clock DAG hash after clustering cong repair call: 6023876981183649140 12403219073535575337
[02/21 19:59:18    747s]   CTS services accumulated run-time stats after clustering cong repair call:
[02/21 19:59:18    747s]     delay calculator: calls=2985, total_wall_time=0.166s, mean_wall_time=0.056ms
[02/21 19:59:18    747s]     legalizer: calls=158, total_wall_time=0.002s, mean_wall_time=0.014ms
[02/21 19:59:18    747s]     steiner router: calls=1654, total_wall_time=0.101s, mean_wall_time=0.061ms
[02/21 19:59:18    747s]   Primary reporting skew groups after clustering cong repair call:
[02/21 19:59:18    747s]     skew_group myCLK/VSDC: insertion delay [min=0.071, max=0.080, avg=0.077, sd=0.002], skew [0.008 vs 0.042], 100% {0.071, 0.080} (wid=0.008 ws=0.007) (gid=0.074 gs=0.005)
[02/21 19:59:18    747s]         min path sink: rC7_reg[53]/CK
[02/21 19:59:18    747s]         max path sink: rC5_reg[15]/CK
[02/21 19:59:18    747s]   Skew group summary after clustering cong repair call:
[02/21 19:59:18    747s]     skew_group myCLK/VSDC: insertion delay [min=0.071, max=0.080, avg=0.077, sd=0.002], skew [0.008 vs 0.042], 100% {0.071, 0.080} (wid=0.008 ws=0.007) (gid=0.074 gs=0.005)
[02/21 19:59:18    747s]   CongRepair After Initial Clustering done. (took cpu=0:00:00.6 real=0:00:00.7)
[02/21 19:59:18    747s] **WARN: (IMPCCOPT-1261):	The skew target of 0.020ns for skew_group myCLK/VSDC in primary delay corner VDCCorner is too small. For best results, it is recommended that the skew target be set no lower than 0.042ns. The skew target has been relaxed to 0.042ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[02/21 19:59:18    747s] Type 'man IMPCCOPT-1261' for more detail.
[02/21 19:59:18    747s]   Stage::Clustering done. (took cpu=0:00:01.4 real=0:00:01.5)
[02/21 19:59:18    747s]   Stage::DRV Fixing...
[02/21 19:59:18    747s]   Fixing clock tree slew time and max cap violations...
[02/21 19:59:18    747s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 6023876981183649140 12403219073535575337
[02/21 19:59:18    747s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations':
[02/21 19:59:18    747s]       delay calculator: calls=2985, total_wall_time=0.166s, mean_wall_time=0.056ms
[02/21 19:59:18    747s]       legalizer: calls=158, total_wall_time=0.002s, mean_wall_time=0.014ms
[02/21 19:59:18    747s]       steiner router: calls=1654, total_wall_time=0.101s, mean_wall_time=0.061ms
[02/21 19:59:18    747s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[02/21 19:59:18    747s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[02/21 19:59:18    747s]       cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[02/21 19:59:18    747s]       sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
[02/21 19:59:18    747s]       misc counts      : r=1, pp=0
[02/21 19:59:18    747s]       cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
[02/21 19:59:18    747s]       cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
[02/21 19:59:18    747s]       sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[02/21 19:59:18    747s]       wire capacitance : top=0.000fF, trunk=32.104fF, leaf=233.941fF, total=266.046fF
[02/21 19:59:18    747s]       wire lengths     : top=0.000um, trunk=324.645um, leaf=2155.598um, total=2480.243um
[02/21 19:59:18    747s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=756.970um, total=756.970um
[02/21 19:59:18    747s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[02/21 19:59:18    747s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[02/21 19:59:18    747s]       Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/21 19:59:18    747s]       Leaf  : target=0.050ns count=17 avg=0.047ns sd=0.001ns min=0.044ns max=0.049ns {0 <= 0.030ns, 0 <= 0.040ns, 1 <= 0.045ns, 7 <= 0.048ns, 9 <= 0.050ns}
[02/21 19:59:18    747s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[02/21 19:59:18    747s]        Bufs: CLKBUF_X3: 17 
[02/21 19:59:18    747s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 6023876981183649140 12403219073535575337
[02/21 19:59:18    747s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations':
[02/21 19:59:18    747s]       delay calculator: calls=2985, total_wall_time=0.166s, mean_wall_time=0.056ms
[02/21 19:59:18    747s]       legalizer: calls=158, total_wall_time=0.002s, mean_wall_time=0.014ms
[02/21 19:59:18    747s]       steiner router: calls=1654, total_wall_time=0.101s, mean_wall_time=0.061ms
[02/21 19:59:18    747s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[02/21 19:59:18    747s]       skew_group myCLK/VSDC: insertion delay [min=0.071, max=0.080], skew [0.008 vs 0.042]
[02/21 19:59:18    747s]           min path sink: rC7_reg[53]/CK
[02/21 19:59:18    747s]           max path sink: rC5_reg[15]/CK
[02/21 19:59:18    747s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[02/21 19:59:18    747s]       skew_group myCLK/VSDC: insertion delay [min=0.071, max=0.080], skew [0.008 vs 0.042]
[02/21 19:59:18    747s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 19:59:18    747s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 19:59:18    747s]   Fixing clock tree slew time and max cap violations - detailed pass...
[02/21 19:59:18    747s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 6023876981183649140 12403219073535575337
[02/21 19:59:18    747s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations - detailed pass':
[02/21 19:59:18    747s]       delay calculator: calls=2985, total_wall_time=0.166s, mean_wall_time=0.056ms
[02/21 19:59:18    747s]       legalizer: calls=158, total_wall_time=0.002s, mean_wall_time=0.014ms
[02/21 19:59:18    747s]       steiner router: calls=1654, total_wall_time=0.101s, mean_wall_time=0.061ms
[02/21 19:59:18    747s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[02/21 19:59:18    747s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[02/21 19:59:18    747s]       cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[02/21 19:59:18    747s]       sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
[02/21 19:59:18    747s]       misc counts      : r=1, pp=0
[02/21 19:59:18    747s]       cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
[02/21 19:59:18    747s]       cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
[02/21 19:59:18    747s]       sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[02/21 19:59:18    747s]       wire capacitance : top=0.000fF, trunk=32.104fF, leaf=233.941fF, total=266.046fF
[02/21 19:59:18    747s]       wire lengths     : top=0.000um, trunk=324.645um, leaf=2155.598um, total=2480.243um
[02/21 19:59:18    747s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=756.970um, total=756.970um
[02/21 19:59:18    747s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[02/21 19:59:18    747s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[02/21 19:59:18    747s]       Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/21 19:59:18    747s]       Leaf  : target=0.050ns count=17 avg=0.047ns sd=0.001ns min=0.044ns max=0.049ns {0 <= 0.030ns, 0 <= 0.040ns, 1 <= 0.045ns, 7 <= 0.048ns, 9 <= 0.050ns}
[02/21 19:59:18    747s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[02/21 19:59:18    747s]        Bufs: CLKBUF_X3: 17 
[02/21 19:59:18    747s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 6023876981183649140 12403219073535575337
[02/21 19:59:18    747s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[02/21 19:59:18    747s]       delay calculator: calls=2985, total_wall_time=0.166s, mean_wall_time=0.056ms
[02/21 19:59:18    747s]       legalizer: calls=158, total_wall_time=0.002s, mean_wall_time=0.014ms
[02/21 19:59:18    747s]       steiner router: calls=1654, total_wall_time=0.101s, mean_wall_time=0.061ms
[02/21 19:59:18    747s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[02/21 19:59:18    747s]       skew_group myCLK/VSDC: insertion delay [min=0.071, max=0.080, avg=0.077, sd=0.002], skew [0.008 vs 0.042], 100% {0.071, 0.080} (wid=0.008 ws=0.007) (gid=0.074 gs=0.005)
[02/21 19:59:18    747s]           min path sink: rC7_reg[53]/CK
[02/21 19:59:18    747s]           max path sink: rC5_reg[15]/CK
[02/21 19:59:18    747s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[02/21 19:59:18    747s]       skew_group myCLK/VSDC: insertion delay [min=0.071, max=0.080, avg=0.077, sd=0.002], skew [0.008 vs 0.042], 100% {0.071, 0.080} (wid=0.008 ws=0.007) (gid=0.074 gs=0.005)
[02/21 19:59:18    747s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 19:59:18    747s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 19:59:18    747s]   Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 19:59:18    747s]   Stage::Insertion Delay Reduction...
[02/21 19:59:18    747s]   Removing unnecessary root buffering...
[02/21 19:59:18    747s]     Clock DAG hash before 'Removing unnecessary root buffering': 6023876981183649140 12403219073535575337
[02/21 19:59:18    747s]     CTS services accumulated run-time stats before 'Removing unnecessary root buffering':
[02/21 19:59:18    747s]       delay calculator: calls=2985, total_wall_time=0.166s, mean_wall_time=0.056ms
[02/21 19:59:18    747s]       legalizer: calls=158, total_wall_time=0.002s, mean_wall_time=0.014ms
[02/21 19:59:18    747s]       steiner router: calls=1654, total_wall_time=0.101s, mean_wall_time=0.061ms
[02/21 19:59:18    747s]     Clock DAG stats after 'Removing unnecessary root buffering':
[02/21 19:59:18    747s]       cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[02/21 19:59:18    747s]       sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
[02/21 19:59:18    747s]       misc counts      : r=1, pp=0
[02/21 19:59:18    747s]       cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
[02/21 19:59:18    747s]       cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
[02/21 19:59:18    747s]       sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[02/21 19:59:18    747s]       wire capacitance : top=0.000fF, trunk=32.104fF, leaf=233.941fF, total=266.046fF
[02/21 19:59:18    747s]       wire lengths     : top=0.000um, trunk=324.645um, leaf=2155.598um, total=2480.243um
[02/21 19:59:18    747s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=756.970um, total=756.970um
[02/21 19:59:18    747s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[02/21 19:59:18    747s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[02/21 19:59:18    747s]       Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/21 19:59:18    747s]       Leaf  : target=0.050ns count=17 avg=0.047ns sd=0.001ns min=0.044ns max=0.049ns {0 <= 0.030ns, 0 <= 0.040ns, 1 <= 0.045ns, 7 <= 0.048ns, 9 <= 0.050ns}
[02/21 19:59:18    747s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[02/21 19:59:18    747s]        Bufs: CLKBUF_X3: 17 
[02/21 19:59:18    747s]     Clock DAG hash after 'Removing unnecessary root buffering': 6023876981183649140 12403219073535575337
[02/21 19:59:18    747s]     CTS services accumulated run-time stats after 'Removing unnecessary root buffering':
[02/21 19:59:18    747s]       delay calculator: calls=2985, total_wall_time=0.166s, mean_wall_time=0.056ms
[02/21 19:59:18    747s]       legalizer: calls=158, total_wall_time=0.002s, mean_wall_time=0.014ms
[02/21 19:59:18    747s]       steiner router: calls=1654, total_wall_time=0.101s, mean_wall_time=0.061ms
[02/21 19:59:18    747s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[02/21 19:59:18    747s]       skew_group myCLK/VSDC: insertion delay [min=0.071, max=0.080], skew [0.008 vs 0.042]
[02/21 19:59:18    747s]           min path sink: rC7_reg[53]/CK
[02/21 19:59:18    747s]           max path sink: rC5_reg[15]/CK
[02/21 19:59:18    747s]     Skew group summary after 'Removing unnecessary root buffering':
[02/21 19:59:18    747s]       skew_group myCLK/VSDC: insertion delay [min=0.071, max=0.080], skew [0.008 vs 0.042]
[02/21 19:59:18    747s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 19:59:18    747s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 19:59:18    747s]   Removing unconstrained drivers...
[02/21 19:59:18    747s]     Clock DAG hash before 'Removing unconstrained drivers': 6023876981183649140 12403219073535575337
[02/21 19:59:18    747s]     CTS services accumulated run-time stats before 'Removing unconstrained drivers':
[02/21 19:59:18    747s]       delay calculator: calls=2985, total_wall_time=0.166s, mean_wall_time=0.056ms
[02/21 19:59:18    747s]       legalizer: calls=158, total_wall_time=0.002s, mean_wall_time=0.014ms
[02/21 19:59:18    747s]       steiner router: calls=1654, total_wall_time=0.101s, mean_wall_time=0.061ms
[02/21 19:59:18    747s]     Clock DAG stats after 'Removing unconstrained drivers':
[02/21 19:59:18    747s]       cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[02/21 19:59:18    747s]       sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
[02/21 19:59:18    747s]       misc counts      : r=1, pp=0
[02/21 19:59:18    747s]       cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
[02/21 19:59:18    747s]       cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
[02/21 19:59:18    747s]       sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[02/21 19:59:18    747s]       wire capacitance : top=0.000fF, trunk=32.104fF, leaf=233.941fF, total=266.046fF
[02/21 19:59:18    747s]       wire lengths     : top=0.000um, trunk=324.645um, leaf=2155.598um, total=2480.243um
[02/21 19:59:18    747s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=756.970um, total=756.970um
[02/21 19:59:18    747s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[02/21 19:59:18    747s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[02/21 19:59:18    747s]       Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/21 19:59:18    747s]       Leaf  : target=0.050ns count=17 avg=0.047ns sd=0.001ns min=0.044ns max=0.049ns {0 <= 0.030ns, 0 <= 0.040ns, 1 <= 0.045ns, 7 <= 0.048ns, 9 <= 0.050ns}
[02/21 19:59:18    747s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[02/21 19:59:18    747s]        Bufs: CLKBUF_X3: 17 
[02/21 19:59:18    747s]     Clock DAG hash after 'Removing unconstrained drivers': 6023876981183649140 12403219073535575337
[02/21 19:59:18    747s]     CTS services accumulated run-time stats after 'Removing unconstrained drivers':
[02/21 19:59:18    747s]       delay calculator: calls=2985, total_wall_time=0.166s, mean_wall_time=0.056ms
[02/21 19:59:18    747s]       legalizer: calls=158, total_wall_time=0.002s, mean_wall_time=0.014ms
[02/21 19:59:18    747s]       steiner router: calls=1654, total_wall_time=0.101s, mean_wall_time=0.061ms
[02/21 19:59:18    747s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[02/21 19:59:18    747s]       skew_group myCLK/VSDC: insertion delay [min=0.071, max=0.080], skew [0.008 vs 0.042]
[02/21 19:59:18    747s]           min path sink: rC7_reg[53]/CK
[02/21 19:59:18    747s]           max path sink: rC5_reg[15]/CK
[02/21 19:59:18    747s]     Skew group summary after 'Removing unconstrained drivers':
[02/21 19:59:18    747s]       skew_group myCLK/VSDC: insertion delay [min=0.071, max=0.080], skew [0.008 vs 0.042]
[02/21 19:59:18    747s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 19:59:18    747s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 19:59:18    747s]   Reducing insertion delay 1...
[02/21 19:59:18    747s]     Clock DAG hash before 'Reducing insertion delay 1': 6023876981183649140 12403219073535575337
[02/21 19:59:18    747s]     CTS services accumulated run-time stats before 'Reducing insertion delay 1':
[02/21 19:59:18    747s]       delay calculator: calls=2985, total_wall_time=0.166s, mean_wall_time=0.056ms
[02/21 19:59:18    747s]       legalizer: calls=158, total_wall_time=0.002s, mean_wall_time=0.014ms
[02/21 19:59:18    747s]       steiner router: calls=1654, total_wall_time=0.101s, mean_wall_time=0.061ms
[02/21 19:59:18    747s]     Clock DAG stats after 'Reducing insertion delay 1':
[02/21 19:59:18    747s]       cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[02/21 19:59:18    747s]       sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
[02/21 19:59:18    747s]       misc counts      : r=1, pp=0
[02/21 19:59:18    747s]       cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
[02/21 19:59:18    747s]       cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
[02/21 19:59:18    747s]       sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[02/21 19:59:18    747s]       wire capacitance : top=0.000fF, trunk=32.104fF, leaf=233.941fF, total=266.046fF
[02/21 19:59:18    747s]       wire lengths     : top=0.000um, trunk=324.645um, leaf=2155.598um, total=2480.243um
[02/21 19:59:18    747s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=756.970um, total=756.970um
[02/21 19:59:18    747s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[02/21 19:59:18    747s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[02/21 19:59:18    747s]       Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/21 19:59:18    747s]       Leaf  : target=0.050ns count=17 avg=0.047ns sd=0.001ns min=0.044ns max=0.049ns {0 <= 0.030ns, 0 <= 0.040ns, 1 <= 0.045ns, 7 <= 0.048ns, 9 <= 0.050ns}
[02/21 19:59:18    747s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[02/21 19:59:18    747s]        Bufs: CLKBUF_X3: 17 
[02/21 19:59:18    747s]     Clock DAG hash after 'Reducing insertion delay 1': 6023876981183649140 12403219073535575337
[02/21 19:59:18    747s]     CTS services accumulated run-time stats after 'Reducing insertion delay 1':
[02/21 19:59:18    747s]       delay calculator: calls=3060, total_wall_time=0.186s, mean_wall_time=0.061ms
[02/21 19:59:18    747s]       legalizer: calls=161, total_wall_time=0.006s, mean_wall_time=0.040ms
[02/21 19:59:18    747s]       steiner router: calls=1661, total_wall_time=0.104s, mean_wall_time=0.062ms
[02/21 19:59:18    747s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[02/21 19:59:18    747s]       skew_group myCLK/VSDC: insertion delay [min=0.071, max=0.080], skew [0.008 vs 0.042]
[02/21 19:59:18    747s]           min path sink: rC7_reg[53]/CK
[02/21 19:59:18    747s]           max path sink: rC5_reg[15]/CK
[02/21 19:59:18    747s]     Skew group summary after 'Reducing insertion delay 1':
[02/21 19:59:18    747s]       skew_group myCLK/VSDC: insertion delay [min=0.071, max=0.080], skew [0.008 vs 0.042]
[02/21 19:59:18    747s]     Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 19:59:18    747s]   Reducing insertion delay 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/21 19:59:18    747s]   Removing longest path buffering...
[02/21 19:59:18    747s]     Clock DAG hash before 'Removing longest path buffering': 6023876981183649140 12403219073535575337
[02/21 19:59:18    747s]     CTS services accumulated run-time stats before 'Removing longest path buffering':
[02/21 19:59:18    747s]       delay calculator: calls=3060, total_wall_time=0.186s, mean_wall_time=0.061ms
[02/21 19:59:18    747s]       legalizer: calls=161, total_wall_time=0.006s, mean_wall_time=0.040ms
[02/21 19:59:18    747s]       steiner router: calls=1661, total_wall_time=0.104s, mean_wall_time=0.062ms
[02/21 19:59:18    747s]     Clock DAG stats after 'Removing longest path buffering':
[02/21 19:59:18    747s]       cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[02/21 19:59:18    747s]       sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
[02/21 19:59:18    747s]       misc counts      : r=1, pp=0
[02/21 19:59:18    747s]       cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
[02/21 19:59:18    747s]       cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
[02/21 19:59:18    747s]       sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[02/21 19:59:18    747s]       wire capacitance : top=0.000fF, trunk=32.104fF, leaf=233.941fF, total=266.046fF
[02/21 19:59:18    747s]       wire lengths     : top=0.000um, trunk=324.645um, leaf=2155.598um, total=2480.243um
[02/21 19:59:18    747s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=756.970um, total=756.970um
[02/21 19:59:18    747s]     Clock DAG net violations after 'Removing longest path buffering': none
[02/21 19:59:18    747s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[02/21 19:59:18    747s]       Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/21 19:59:18    747s]       Leaf  : target=0.050ns count=17 avg=0.047ns sd=0.001ns min=0.044ns max=0.049ns {0 <= 0.030ns, 0 <= 0.040ns, 1 <= 0.045ns, 7 <= 0.048ns, 9 <= 0.050ns}
[02/21 19:59:18    747s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[02/21 19:59:18    747s]        Bufs: CLKBUF_X3: 17 
[02/21 19:59:18    747s]     Clock DAG hash after 'Removing longest path buffering': 6023876981183649140 12403219073535575337
[02/21 19:59:18    747s]     CTS services accumulated run-time stats after 'Removing longest path buffering':
[02/21 19:59:18    747s]       delay calculator: calls=3060, total_wall_time=0.186s, mean_wall_time=0.061ms
[02/21 19:59:18    747s]       legalizer: calls=161, total_wall_time=0.006s, mean_wall_time=0.040ms
[02/21 19:59:18    747s]       steiner router: calls=1661, total_wall_time=0.104s, mean_wall_time=0.062ms
[02/21 19:59:18    747s]     Primary reporting skew groups after 'Removing longest path buffering':
[02/21 19:59:18    747s]       skew_group myCLK/VSDC: insertion delay [min=0.071, max=0.080], skew [0.008 vs 0.042]
[02/21 19:59:18    747s]           min path sink: rC7_reg[53]/CK
[02/21 19:59:18    747s]           max path sink: rC5_reg[15]/CK
[02/21 19:59:18    747s]     Skew group summary after 'Removing longest path buffering':
[02/21 19:59:18    747s]       skew_group myCLK/VSDC: insertion delay [min=0.071, max=0.080], skew [0.008 vs 0.042]
[02/21 19:59:18    747s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 19:59:18    747s]   Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 19:59:18    747s]   Reducing insertion delay 2...
[02/21 19:59:18    747s]     Clock DAG hash before 'Reducing insertion delay 2': 6023876981183649140 12403219073535575337
[02/21 19:59:18    747s]     CTS services accumulated run-time stats before 'Reducing insertion delay 2':
[02/21 19:59:18    747s]       delay calculator: calls=3060, total_wall_time=0.186s, mean_wall_time=0.061ms
[02/21 19:59:18    747s]       legalizer: calls=161, total_wall_time=0.006s, mean_wall_time=0.040ms
[02/21 19:59:18    747s]       steiner router: calls=1661, total_wall_time=0.104s, mean_wall_time=0.062ms
[02/21 19:59:18    747s] **WARN: (IMPCCOPT-1261):	The skew target of 0.020ns for skew_group myCLK/VSDC in primary delay corner VDCCorner is too small. For best results, it is recommended that the skew target be set no lower than 0.042ns. The skew target has been relaxed to 0.042ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[02/21 19:59:18    747s] Type 'man IMPCCOPT-1261' for more detail.
[02/21 19:59:18    747s] **WARN: (IMPCCOPT-1261):	The skew target of 0.020ns for skew_group myCLK/VSDC in primary delay corner VDCCorner is too small. For best results, it is recommended that the skew target be set no lower than 0.042ns. The skew target has been relaxed to 0.042ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[02/21 19:59:18    747s] Type 'man IMPCCOPT-1261' for more detail.
[02/21 19:59:18    747s]     Path optimization required 76 stage delay updates 
[02/21 19:59:18    747s] **WARN: (IMPCCOPT-1261):	The skew target of 0.020ns for skew_group myCLK/VSDC in primary delay corner VDCCorner is too small. For best results, it is recommended that the skew target be set no lower than 0.042ns. The skew target has been relaxed to 0.042ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[02/21 19:59:18    747s] Type 'man IMPCCOPT-1261' for more detail.
[02/21 19:59:18    747s] **WARN: (IMPCCOPT-1261):	The skew target of 0.020ns for skew_group myCLK/VSDC in primary delay corner VDCCorner is too small. For best results, it is recommended that the skew target be set no lower than 0.042ns. The skew target has been relaxed to 0.042ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[02/21 19:59:18    747s] Type 'man IMPCCOPT-1261' for more detail.
[02/21 19:59:18    747s]     Clock DAG stats after 'Reducing insertion delay 2':
[02/21 19:59:18    747s]       cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[02/21 19:59:18    747s]       sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
[02/21 19:59:18    747s]       misc counts      : r=1, pp=0
[02/21 19:59:18    747s]       cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
[02/21 19:59:18    747s]       cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
[02/21 19:59:18    747s]       sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[02/21 19:59:18    747s]       wire capacitance : top=0.000fF, trunk=32.104fF, leaf=233.941fF, total=266.046fF
[02/21 19:59:18    747s]       wire lengths     : top=0.000um, trunk=324.645um, leaf=2155.598um, total=2480.243um
[02/21 19:59:18    747s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=756.970um, total=756.970um
[02/21 19:59:18    747s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[02/21 19:59:18    747s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[02/21 19:59:18    747s]       Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/21 19:59:18    747s]       Leaf  : target=0.050ns count=17 avg=0.047ns sd=0.001ns min=0.044ns max=0.049ns {0 <= 0.030ns, 0 <= 0.040ns, 1 <= 0.045ns, 7 <= 0.048ns, 9 <= 0.050ns}
[02/21 19:59:18    747s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[02/21 19:59:18    747s]        Bufs: CLKBUF_X3: 17 
[02/21 19:59:18    747s]     Clock DAG hash after 'Reducing insertion delay 2': 6023876981183649140 12403219073535575337
[02/21 19:59:18    747s]     CTS services accumulated run-time stats after 'Reducing insertion delay 2':
[02/21 19:59:18    747s]       delay calculator: calls=3142, total_wall_time=0.203s, mean_wall_time=0.065ms
[02/21 19:59:18    747s]       legalizer: calls=193, total_wall_time=0.007s, mean_wall_time=0.038ms
[02/21 19:59:18    747s]       steiner router: calls=1737, total_wall_time=0.141s, mean_wall_time=0.081ms
[02/21 19:59:18    747s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[02/21 19:59:18    747s]       skew_group myCLK/VSDC: insertion delay [min=0.071, max=0.080, avg=0.077, sd=0.002], skew [0.008 vs 0.042], 100% {0.071, 0.080} (wid=0.008 ws=0.007) (gid=0.074 gs=0.005)
[02/21 19:59:18    747s]           min path sink: rC7_reg[53]/CK
[02/21 19:59:18    747s]           max path sink: rC5_reg[15]/CK
[02/21 19:59:18    747s]     Skew group summary after 'Reducing insertion delay 2':
[02/21 19:59:18    747s]       skew_group myCLK/VSDC: insertion delay [min=0.071, max=0.080, avg=0.077, sd=0.002], skew [0.008 vs 0.042], 100% {0.071, 0.080} (wid=0.008 ws=0.007) (gid=0.074 gs=0.005)
[02/21 19:59:18    747s]     Legalizer API calls during this step: 32 succeeded with high effort: 32 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 19:59:18    747s]   Reducing insertion delay 2 done. (took cpu=0:00:00.2 real=0:00:00.2)
[02/21 19:59:18    747s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:00.3 real=0:00:00.3)
[02/21 19:59:18    747s]   CCOpt::Phase::Construction done. (took cpu=0:00:01.7 real=0:00:01.9)
[02/21 19:59:18    747s]   CCOpt::Phase::Implementation...
[02/21 19:59:18    747s]   Stage::Reducing Power...
[02/21 19:59:18    747s]   Improving clock tree routing...
[02/21 19:59:18    747s]     Clock DAG hash before 'Improving clock tree routing': 6023876981183649140 12403219073535575337
[02/21 19:59:18    747s]     CTS services accumulated run-time stats before 'Improving clock tree routing':
[02/21 19:59:18    747s]       delay calculator: calls=3142, total_wall_time=0.203s, mean_wall_time=0.065ms
[02/21 19:59:18    747s]       legalizer: calls=193, total_wall_time=0.007s, mean_wall_time=0.038ms
[02/21 19:59:18    747s]       steiner router: calls=1737, total_wall_time=0.141s, mean_wall_time=0.081ms
[02/21 19:59:18    747s]     Iteration 1...
[02/21 19:59:18    747s]     Iteration 1 done.
[02/21 19:59:18    747s]     Clock DAG stats after 'Improving clock tree routing':
[02/21 19:59:18    747s]       cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[02/21 19:59:18    747s]       sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
[02/21 19:59:18    747s]       misc counts      : r=1, pp=0
[02/21 19:59:18    747s]       cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
[02/21 19:59:18    747s]       cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
[02/21 19:59:18    747s]       sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[02/21 19:59:18    747s]       wire capacitance : top=0.000fF, trunk=32.104fF, leaf=233.941fF, total=266.046fF
[02/21 19:59:18    747s]       wire lengths     : top=0.000um, trunk=324.645um, leaf=2155.598um, total=2480.243um
[02/21 19:59:18    747s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=756.970um, total=756.970um
[02/21 19:59:18    747s]     Clock DAG net violations after 'Improving clock tree routing': none
[02/21 19:59:18    747s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[02/21 19:59:18    747s]       Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/21 19:59:18    747s]       Leaf  : target=0.050ns count=17 avg=0.047ns sd=0.001ns min=0.044ns max=0.049ns {0 <= 0.030ns, 0 <= 0.040ns, 1 <= 0.045ns, 7 <= 0.048ns, 9 <= 0.050ns}
[02/21 19:59:18    747s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[02/21 19:59:18    747s]        Bufs: CLKBUF_X3: 17 
[02/21 19:59:18    747s]     Clock DAG hash after 'Improving clock tree routing': 6023876981183649140 12403219073535575337
[02/21 19:59:18    747s]     CTS services accumulated run-time stats after 'Improving clock tree routing':
[02/21 19:59:18    747s]       delay calculator: calls=3142, total_wall_time=0.203s, mean_wall_time=0.065ms
[02/21 19:59:18    747s]       legalizer: calls=193, total_wall_time=0.007s, mean_wall_time=0.038ms
[02/21 19:59:18    747s]       steiner router: calls=1737, total_wall_time=0.141s, mean_wall_time=0.081ms
[02/21 19:59:18    747s]     Primary reporting skew groups after 'Improving clock tree routing':
[02/21 19:59:18    747s]       skew_group myCLK/VSDC: insertion delay [min=0.071, max=0.080], skew [0.008 vs 0.042]
[02/21 19:59:18    747s]           min path sink: rC7_reg[53]/CK
[02/21 19:59:18    747s]           max path sink: rC5_reg[15]/CK
[02/21 19:59:18    747s]     Skew group summary after 'Improving clock tree routing':
[02/21 19:59:18    747s]       skew_group myCLK/VSDC: insertion delay [min=0.071, max=0.080], skew [0.008 vs 0.042]
[02/21 19:59:18    747s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 19:59:18    747s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 19:59:18    747s]   Reducing clock tree power 1...
[02/21 19:59:18    747s]     Clock DAG hash before 'Reducing clock tree power 1': 6023876981183649140 12403219073535575337
[02/21 19:59:18    747s]     CTS services accumulated run-time stats before 'Reducing clock tree power 1':
[02/21 19:59:18    747s]       delay calculator: calls=3142, total_wall_time=0.203s, mean_wall_time=0.065ms
[02/21 19:59:18    747s]       legalizer: calls=193, total_wall_time=0.007s, mean_wall_time=0.038ms
[02/21 19:59:18    747s]       steiner router: calls=1737, total_wall_time=0.141s, mean_wall_time=0.081ms
[02/21 19:59:18    747s]     Resizing gates: 
[02/21 19:59:18    747s]     Legalizer releasing space for clock trees
[02/21 19:59:18    747s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[02/21 19:59:18    747s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 19:59:18    747s]     100% 
[02/21 19:59:18    747s]     Clock DAG stats after 'Reducing clock tree power 1':
[02/21 19:59:18    747s]       cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[02/21 19:59:18    747s]       sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
[02/21 19:59:18    747s]       misc counts      : r=1, pp=0
[02/21 19:59:18    747s]       cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
[02/21 19:59:18    747s]       cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
[02/21 19:59:18    747s]       sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[02/21 19:59:18    747s]       wire capacitance : top=0.000fF, trunk=32.104fF, leaf=233.941fF, total=266.046fF
[02/21 19:59:18    747s]       wire lengths     : top=0.000um, trunk=324.645um, leaf=2155.598um, total=2480.243um
[02/21 19:59:18    747s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=756.970um, total=756.970um
[02/21 19:59:18    747s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[02/21 19:59:18    747s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[02/21 19:59:18    747s]       Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/21 19:59:18    747s]       Leaf  : target=0.050ns count=17 avg=0.047ns sd=0.001ns min=0.044ns max=0.049ns {0 <= 0.030ns, 0 <= 0.040ns, 1 <= 0.045ns, 7 <= 0.048ns, 9 <= 0.050ns}
[02/21 19:59:18    747s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[02/21 19:59:18    747s]        Bufs: CLKBUF_X3: 17 
[02/21 19:59:18    747s]     Clock DAG hash after 'Reducing clock tree power 1': 6023876981183649140 12403219073535575337
[02/21 19:59:18    747s]     CTS services accumulated run-time stats after 'Reducing clock tree power 1':
[02/21 19:59:18    747s]       delay calculator: calls=3193, total_wall_time=0.217s, mean_wall_time=0.068ms
[02/21 19:59:18    747s]       legalizer: calls=227, total_wall_time=0.008s, mean_wall_time=0.034ms
[02/21 19:59:18    747s]       steiner router: calls=1737, total_wall_time=0.141s, mean_wall_time=0.081ms
[02/21 19:59:18    747s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[02/21 19:59:18    747s]       skew_group myCLK/VSDC: insertion delay [min=0.071, max=0.080], skew [0.008 vs 0.042]
[02/21 19:59:18    747s]           min path sink: rC7_reg[53]/CK
[02/21 19:59:18    747s]           max path sink: rC5_reg[15]/CK
[02/21 19:59:18    747s]     Skew group summary after 'Reducing clock tree power 1':
[02/21 19:59:18    747s]       skew_group myCLK/VSDC: insertion delay [min=0.071, max=0.080], skew [0.008 vs 0.042]
[02/21 19:59:18    747s]     Legalizer API calls during this step: 34 succeeded with high effort: 34 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 19:59:18    747s]   Reducing clock tree power 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/21 19:59:18    747s]   Reducing clock tree power 2...
[02/21 19:59:18    747s]     Clock DAG hash before 'Reducing clock tree power 2': 6023876981183649140 12403219073535575337
[02/21 19:59:18    747s]     CTS services accumulated run-time stats before 'Reducing clock tree power 2':
[02/21 19:59:18    747s]       delay calculator: calls=3193, total_wall_time=0.217s, mean_wall_time=0.068ms
[02/21 19:59:18    747s]       legalizer: calls=227, total_wall_time=0.008s, mean_wall_time=0.034ms
[02/21 19:59:18    747s]       steiner router: calls=1737, total_wall_time=0.141s, mean_wall_time=0.081ms
[02/21 19:59:18    747s]     Path optimization required 0 stage delay updates 
[02/21 19:59:18    748s]     Clock DAG stats after 'Reducing clock tree power 2':
[02/21 19:59:18    748s]       cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[02/21 19:59:18    748s]       sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
[02/21 19:59:18    748s]       misc counts      : r=1, pp=0
[02/21 19:59:18    748s]       cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
[02/21 19:59:18    748s]       cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
[02/21 19:59:18    748s]       sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[02/21 19:59:18    748s]       wire capacitance : top=0.000fF, trunk=32.104fF, leaf=233.941fF, total=266.046fF
[02/21 19:59:18    748s]       wire lengths     : top=0.000um, trunk=324.645um, leaf=2155.598um, total=2480.243um
[02/21 19:59:18    748s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=756.970um, total=756.970um
[02/21 19:59:18    748s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[02/21 19:59:18    748s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[02/21 19:59:18    748s]       Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/21 19:59:18    748s]       Leaf  : target=0.050ns count=17 avg=0.047ns sd=0.001ns min=0.044ns max=0.049ns {0 <= 0.030ns, 0 <= 0.040ns, 1 <= 0.045ns, 7 <= 0.048ns, 9 <= 0.050ns}
[02/21 19:59:18    748s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[02/21 19:59:18    748s]        Bufs: CLKBUF_X3: 17 
[02/21 19:59:18    748s]     Clock DAG hash after 'Reducing clock tree power 2': 6023876981183649140 12403219073535575337
[02/21 19:59:18    748s]     CTS services accumulated run-time stats after 'Reducing clock tree power 2':
[02/21 19:59:18    748s]       delay calculator: calls=3193, total_wall_time=0.217s, mean_wall_time=0.068ms
[02/21 19:59:18    748s]       legalizer: calls=227, total_wall_time=0.008s, mean_wall_time=0.034ms
[02/21 19:59:18    748s]       steiner router: calls=1737, total_wall_time=0.141s, mean_wall_time=0.081ms
[02/21 19:59:18    748s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[02/21 19:59:18    748s]       skew_group myCLK/VSDC: insertion delay [min=0.071, max=0.080, avg=0.077, sd=0.002], skew [0.008 vs 0.042], 100% {0.071, 0.080} (wid=0.008 ws=0.007) (gid=0.074 gs=0.005)
[02/21 19:59:18    748s]           min path sink: rC7_reg[53]/CK
[02/21 19:59:18    748s]           max path sink: rC5_reg[15]/CK
[02/21 19:59:18    748s]     Skew group summary after 'Reducing clock tree power 2':
[02/21 19:59:18    748s]       skew_group myCLK/VSDC: insertion delay [min=0.071, max=0.080, avg=0.077, sd=0.002], skew [0.008 vs 0.042], 100% {0.071, 0.080} (wid=0.008 ws=0.007) (gid=0.074 gs=0.005)
[02/21 19:59:18    748s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 19:59:18    748s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 19:59:18    748s]   Stage::Reducing Power done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/21 19:59:18    748s]   Stage::Balancing...
[02/21 19:59:18    748s]   Approximately balancing fragments step...
[02/21 19:59:18    748s]     Clock DAG hash before 'Approximately balancing fragments step': 6023876981183649140 12403219073535575337
[02/21 19:59:18    748s]     CTS services accumulated run-time stats before 'Approximately balancing fragments step':
[02/21 19:59:18    748s]       delay calculator: calls=3193, total_wall_time=0.217s, mean_wall_time=0.068ms
[02/21 19:59:18    748s]       legalizer: calls=227, total_wall_time=0.008s, mean_wall_time=0.034ms
[02/21 19:59:18    748s]       steiner router: calls=1737, total_wall_time=0.141s, mean_wall_time=0.081ms
[02/21 19:59:18    748s]     Resolve constraints - Approximately balancing fragments...
[02/21 19:59:18    748s]     Resolving skew group constraints...
[02/21 19:59:18    748s] **WARN: (IMPCCOPT-1261):	The skew target of 0.020ns for skew_group myCLK/VSDC in primary delay corner VDCCorner is too small. For best results, it is recommended that the skew target be set no lower than 0.042ns. The skew target has been relaxed to 0.042ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[02/21 19:59:18    748s] Type 'man IMPCCOPT-1261' for more detail.
[02/21 19:59:18    748s] **WARN: (IMPCCOPT-1261):	The skew target of 0.020ns for skew_group myCLK/VSDC in primary delay corner VDCCorner is too small. For best results, it is recommended that the skew target be set no lower than 0.042ns. The skew target has been relaxed to 0.042ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[02/21 19:59:18    748s] Type 'man IMPCCOPT-1261' for more detail.
[02/21 19:59:18    748s] **WARN: (IMPCCOPT-1261):	The skew target of 0.020ns for skew_group myCLK/VSDC in primary delay corner VDCCorner is too small. For best results, it is recommended that the skew target be set no lower than 0.042ns. The skew target has been relaxed to 0.042ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[02/21 19:59:18    748s] Type 'man IMPCCOPT-1261' for more detail.
[02/21 19:59:18    748s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[02/21 19:59:18    748s] **WARN: (IMPCCOPT-1261):	The skew target of 0.020ns for skew_group myCLK/VSDC in primary delay corner VDCCorner is too small. For best results, it is recommended that the skew target be set no lower than 0.042ns. The skew target has been relaxed to 0.042ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[02/21 19:59:18    748s] Type 'man IMPCCOPT-1261' for more detail.
[02/21 19:59:18    748s]     Resolving skew group constraints done.
[02/21 19:59:18    748s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/21 19:59:18    748s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[02/21 19:59:18    748s]     Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[02/21 19:59:18    748s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 19:59:18    748s]     Approximately balancing fragments...
[02/21 19:59:18    748s]       Moving gates to improve sub-tree skew...
[02/21 19:59:18    748s]         Clock DAG hash before 'Moving gates to improve sub-tree skew': 6023876981183649140 12403219073535575337
[02/21 19:59:18    748s]         CTS services accumulated run-time stats before 'Moving gates to improve sub-tree skew':
[02/21 19:59:18    748s]           delay calculator: calls=3209, total_wall_time=0.217s, mean_wall_time=0.068ms
[02/21 19:59:18    748s]           legalizer: calls=227, total_wall_time=0.008s, mean_wall_time=0.034ms
[02/21 19:59:18    748s]           steiner router: calls=1753, total_wall_time=0.141s, mean_wall_time=0.080ms
[02/21 19:59:18    748s]         Tried: 19 Succeeded: 0
[02/21 19:59:18    748s]         Topology Tried: 0 Succeeded: 0
[02/21 19:59:18    748s]         0 Succeeded with SS ratio
[02/21 19:59:18    748s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[02/21 19:59:18    748s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[02/21 19:59:18    748s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[02/21 19:59:18    748s]           cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[02/21 19:59:18    748s]           sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
[02/21 19:59:18    748s]           misc counts      : r=1, pp=0
[02/21 19:59:18    748s]           cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
[02/21 19:59:18    748s]           cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
[02/21 19:59:18    748s]           sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[02/21 19:59:18    748s]           wire capacitance : top=0.000fF, trunk=32.104fF, leaf=233.941fF, total=266.046fF
[02/21 19:59:18    748s]           wire lengths     : top=0.000um, trunk=324.645um, leaf=2155.598um, total=2480.243um
[02/21 19:59:18    748s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=756.970um, total=756.970um
[02/21 19:59:18    748s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[02/21 19:59:18    748s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[02/21 19:59:18    748s]           Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/21 19:59:18    748s]           Leaf  : target=0.050ns count=17 avg=0.047ns sd=0.001ns min=0.044ns max=0.049ns {0 <= 0.030ns, 0 <= 0.040ns, 1 <= 0.045ns, 7 <= 0.048ns, 9 <= 0.050ns}
[02/21 19:59:18    748s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[02/21 19:59:18    748s]            Bufs: CLKBUF_X3: 17 
[02/21 19:59:18    748s]         Clock DAG hash after 'Moving gates to improve sub-tree skew': 6023876981183649140 12403219073535575337
[02/21 19:59:18    748s]         CTS services accumulated run-time stats after 'Moving gates to improve sub-tree skew':
[02/21 19:59:18    748s]           delay calculator: calls=3209, total_wall_time=0.217s, mean_wall_time=0.068ms
[02/21 19:59:18    748s]           legalizer: calls=227, total_wall_time=0.008s, mean_wall_time=0.034ms
[02/21 19:59:18    748s]           steiner router: calls=1753, total_wall_time=0.141s, mean_wall_time=0.080ms
[02/21 19:59:18    748s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 19:59:18    748s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 19:59:18    748s]       Approximately balancing fragments bottom up...
[02/21 19:59:18    748s]         Clock DAG hash before 'Approximately balancing fragments bottom up': 6023876981183649140 12403219073535575337
[02/21 19:59:18    748s]         CTS services accumulated run-time stats before 'Approximately balancing fragments bottom up':
[02/21 19:59:18    748s]           delay calculator: calls=3209, total_wall_time=0.217s, mean_wall_time=0.068ms
[02/21 19:59:18    748s]           legalizer: calls=227, total_wall_time=0.008s, mean_wall_time=0.034ms
[02/21 19:59:18    748s]           steiner router: calls=1753, total_wall_time=0.141s, mean_wall_time=0.080ms
[02/21 19:59:18    748s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[02/21 19:59:18    748s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[02/21 19:59:18    748s]           cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[02/21 19:59:18    748s]           sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
[02/21 19:59:18    748s]           misc counts      : r=1, pp=0
[02/21 19:59:18    748s]           cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
[02/21 19:59:18    748s]           cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
[02/21 19:59:18    748s]           sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[02/21 19:59:18    748s]           wire capacitance : top=0.000fF, trunk=32.104fF, leaf=233.941fF, total=266.046fF
[02/21 19:59:18    748s]           wire lengths     : top=0.000um, trunk=324.645um, leaf=2155.598um, total=2480.243um
[02/21 19:59:18    748s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=756.970um, total=756.970um
[02/21 19:59:18    748s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[02/21 19:59:18    748s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[02/21 19:59:18    748s]           Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/21 19:59:18    748s]           Leaf  : target=0.050ns count=17 avg=0.047ns sd=0.001ns min=0.044ns max=0.049ns {0 <= 0.030ns, 0 <= 0.040ns, 1 <= 0.045ns, 7 <= 0.048ns, 9 <= 0.050ns}
[02/21 19:59:18    748s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[02/21 19:59:18    748s]            Bufs: CLKBUF_X3: 17 
[02/21 19:59:18    748s]         Clock DAG hash after 'Approximately balancing fragments bottom up': 6023876981183649140 12403219073535575337
[02/21 19:59:18    748s]         CTS services accumulated run-time stats after 'Approximately balancing fragments bottom up':
[02/21 19:59:18    748s]           delay calculator: calls=3260, total_wall_time=0.230s, mean_wall_time=0.071ms
[02/21 19:59:18    748s]           legalizer: calls=227, total_wall_time=0.008s, mean_wall_time=0.034ms
[02/21 19:59:18    748s]           steiner router: calls=1753, total_wall_time=0.141s, mean_wall_time=0.080ms
[02/21 19:59:18    748s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 19:59:18    748s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/21 19:59:18    748s]       Approximately balancing fragments, wire and cell delays...
[02/21 19:59:18    748s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[02/21 19:59:18    748s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[02/21 19:59:18    748s]           cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[02/21 19:59:18    748s]           sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
[02/21 19:59:18    748s]           misc counts      : r=1, pp=0
[02/21 19:59:18    748s]           cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
[02/21 19:59:18    748s]           cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
[02/21 19:59:18    748s]           sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[02/21 19:59:18    748s]           wire capacitance : top=0.000fF, trunk=32.104fF, leaf=233.941fF, total=266.046fF
[02/21 19:59:18    748s]           wire lengths     : top=0.000um, trunk=324.645um, leaf=2155.598um, total=2480.243um
[02/21 19:59:18    748s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=756.970um, total=756.970um
[02/21 19:59:18    748s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[02/21 19:59:18    748s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[02/21 19:59:18    748s]           Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/21 19:59:18    748s]           Leaf  : target=0.050ns count=17 avg=0.047ns sd=0.001ns min=0.044ns max=0.049ns {0 <= 0.030ns, 0 <= 0.040ns, 1 <= 0.045ns, 7 <= 0.048ns, 9 <= 0.050ns}
[02/21 19:59:18    748s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[02/21 19:59:18    748s]            Bufs: CLKBUF_X3: 17 
[02/21 19:59:18    748s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 6023876981183649140 12403219073535575337
[02/21 19:59:18    748s]         CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[02/21 19:59:18    748s]           delay calculator: calls=3262, total_wall_time=0.230s, mean_wall_time=0.071ms
[02/21 19:59:18    748s]           legalizer: calls=227, total_wall_time=0.008s, mean_wall_time=0.034ms
[02/21 19:59:18    748s]           steiner router: calls=1755, total_wall_time=0.141s, mean_wall_time=0.080ms
[02/21 19:59:18    748s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[02/21 19:59:18    748s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 19:59:18    748s]     Approximately balancing fragments done.
[02/21 19:59:18    748s]     Clock DAG stats after 'Approximately balancing fragments step':
[02/21 19:59:18    748s]       cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[02/21 19:59:18    748s]       sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
[02/21 19:59:18    748s]       misc counts      : r=1, pp=0
[02/21 19:59:18    748s]       cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
[02/21 19:59:18    748s]       cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
[02/21 19:59:18    748s]       sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[02/21 19:59:18    748s]       wire capacitance : top=0.000fF, trunk=32.104fF, leaf=233.941fF, total=266.046fF
[02/21 19:59:18    748s]       wire lengths     : top=0.000um, trunk=324.645um, leaf=2155.598um, total=2480.243um
[02/21 19:59:18    748s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=756.970um, total=756.970um
[02/21 19:59:18    748s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[02/21 19:59:18    748s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[02/21 19:59:18    748s]       Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/21 19:59:18    748s]       Leaf  : target=0.050ns count=17 avg=0.047ns sd=0.001ns min=0.044ns max=0.049ns {0 <= 0.030ns, 0 <= 0.040ns, 1 <= 0.045ns, 7 <= 0.048ns, 9 <= 0.050ns}
[02/21 19:59:18    748s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[02/21 19:59:18    748s]        Bufs: CLKBUF_X3: 17 
[02/21 19:59:18    748s]     Clock DAG hash after 'Approximately balancing fragments step': 6023876981183649140 12403219073535575337
[02/21 19:59:18    748s]     CTS services accumulated run-time stats after 'Approximately balancing fragments step':
[02/21 19:59:18    748s]       delay calculator: calls=3262, total_wall_time=0.230s, mean_wall_time=0.071ms
[02/21 19:59:18    748s]       legalizer: calls=227, total_wall_time=0.008s, mean_wall_time=0.034ms
[02/21 19:59:18    748s]       steiner router: calls=1755, total_wall_time=0.141s, mean_wall_time=0.080ms
[02/21 19:59:18    748s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 19:59:18    748s]   Approximately balancing fragments step done. (took cpu=0:00:00.2 real=0:00:00.2)
[02/21 19:59:18    748s] **WARN: (IMPCCOPT-1261):	The skew target of 0.020ns for skew_group myCLK/VSDC in primary delay corner VDCCorner is too small. For best results, it is recommended that the skew target be set no lower than 0.042ns. The skew target has been relaxed to 0.042ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[02/21 19:59:18    748s] Type 'man IMPCCOPT-1261' for more detail.
[02/21 19:59:18    748s]   Clock DAG stats after Approximately balancing fragments:
[02/21 19:59:18    748s]     cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[02/21 19:59:18    748s]     sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
[02/21 19:59:18    748s]     misc counts      : r=1, pp=0
[02/21 19:59:18    748s]     cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
[02/21 19:59:18    748s]     cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
[02/21 19:59:18    748s]     sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[02/21 19:59:18    748s]     wire capacitance : top=0.000fF, trunk=32.104fF, leaf=233.941fF, total=266.046fF
[02/21 19:59:18    748s]     wire lengths     : top=0.000um, trunk=324.645um, leaf=2155.598um, total=2480.243um
[02/21 19:59:18    748s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=756.970um, total=756.970um
[02/21 19:59:18    748s]   Clock DAG net violations after Approximately balancing fragments: none
[02/21 19:59:18    748s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[02/21 19:59:18    748s]     Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/21 19:59:18    748s]     Leaf  : target=0.050ns count=17 avg=0.047ns sd=0.001ns min=0.044ns max=0.049ns {0 <= 0.030ns, 0 <= 0.040ns, 1 <= 0.045ns, 7 <= 0.048ns, 9 <= 0.050ns}
[02/21 19:59:18    748s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[02/21 19:59:18    748s]      Bufs: CLKBUF_X3: 17 
[02/21 19:59:18    748s]   Clock DAG hash after Approximately balancing fragments: 6023876981183649140 12403219073535575337
[02/21 19:59:18    748s]   CTS services accumulated run-time stats after Approximately balancing fragments:
[02/21 19:59:18    748s]     delay calculator: calls=3262, total_wall_time=0.230s, mean_wall_time=0.071ms
[02/21 19:59:18    748s]     legalizer: calls=227, total_wall_time=0.008s, mean_wall_time=0.034ms
[02/21 19:59:18    748s]     steiner router: calls=1755, total_wall_time=0.141s, mean_wall_time=0.080ms
[02/21 19:59:18    748s]   Primary reporting skew groups after Approximately balancing fragments:
[02/21 19:59:18    748s]     skew_group myCLK/VSDC: insertion delay [min=0.071, max=0.080], skew [0.008 vs 0.042]
[02/21 19:59:18    748s]         min path sink: rC7_reg[53]/CK
[02/21 19:59:18    748s]         max path sink: rC5_reg[15]/CK
[02/21 19:59:18    748s]   Skew group summary after Approximately balancing fragments:
[02/21 19:59:18    748s]     skew_group myCLK/VSDC: insertion delay [min=0.071, max=0.080], skew [0.008 vs 0.042]
[02/21 19:59:18    748s]   Improving fragments clock skew...
[02/21 19:59:18    748s]     Clock DAG hash before 'Improving fragments clock skew': 6023876981183649140 12403219073535575337
[02/21 19:59:18    748s]     CTS services accumulated run-time stats before 'Improving fragments clock skew':
[02/21 19:59:18    748s]       delay calculator: calls=3262, total_wall_time=0.230s, mean_wall_time=0.071ms
[02/21 19:59:18    748s]       legalizer: calls=227, total_wall_time=0.008s, mean_wall_time=0.034ms
[02/21 19:59:18    748s]       steiner router: calls=1755, total_wall_time=0.141s, mean_wall_time=0.080ms
[02/21 19:59:18    748s]     Clock DAG stats after 'Improving fragments clock skew':
[02/21 19:59:18    748s]       cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[02/21 19:59:18    748s]       sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
[02/21 19:59:18    748s]       misc counts      : r=1, pp=0
[02/21 19:59:18    748s]       cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
[02/21 19:59:18    748s]       cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
[02/21 19:59:18    748s]       sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[02/21 19:59:18    748s]       wire capacitance : top=0.000fF, trunk=32.104fF, leaf=233.941fF, total=266.046fF
[02/21 19:59:18    748s]       wire lengths     : top=0.000um, trunk=324.645um, leaf=2155.598um, total=2480.243um
[02/21 19:59:18    748s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=756.970um, total=756.970um
[02/21 19:59:18    748s]     Clock DAG net violations after 'Improving fragments clock skew': none
[02/21 19:59:18    748s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[02/21 19:59:18    748s]       Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/21 19:59:18    748s]       Leaf  : target=0.050ns count=17 avg=0.047ns sd=0.001ns min=0.044ns max=0.049ns {0 <= 0.030ns, 0 <= 0.040ns, 1 <= 0.045ns, 7 <= 0.048ns, 9 <= 0.050ns}
[02/21 19:59:18    748s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[02/21 19:59:18    748s]        Bufs: CLKBUF_X3: 17 
[02/21 19:59:18    748s]     Clock DAG hash after 'Improving fragments clock skew': 6023876981183649140 12403219073535575337
[02/21 19:59:18    748s]     CTS services accumulated run-time stats after 'Improving fragments clock skew':
[02/21 19:59:18    748s]       delay calculator: calls=3262, total_wall_time=0.230s, mean_wall_time=0.071ms
[02/21 19:59:18    748s]       legalizer: calls=227, total_wall_time=0.008s, mean_wall_time=0.034ms
[02/21 19:59:18    748s]       steiner router: calls=1755, total_wall_time=0.141s, mean_wall_time=0.080ms
[02/21 19:59:18    748s]     Primary reporting skew groups after 'Improving fragments clock skew':
[02/21 19:59:18    748s]       skew_group myCLK/VSDC: insertion delay [min=0.071, max=0.080], skew [0.008 vs 0.042]
[02/21 19:59:18    748s]           min path sink: rC7_reg[53]/CK
[02/21 19:59:18    748s]           max path sink: rC5_reg[15]/CK
[02/21 19:59:18    748s]     Skew group summary after 'Improving fragments clock skew':
[02/21 19:59:18    748s]       skew_group myCLK/VSDC: insertion delay [min=0.071, max=0.080], skew [0.008 vs 0.042]
[02/21 19:59:18    748s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 19:59:18    748s]   Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 19:59:18    748s] **WARN: (IMPCCOPT-1261):	The skew target of 0.020ns for skew_group myCLK/VSDC in primary delay corner VDCCorner is too small. For best results, it is recommended that the skew target be set no lower than 0.042ns. The skew target has been relaxed to 0.042ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[02/21 19:59:18    748s] Type 'man IMPCCOPT-1261' for more detail.
[02/21 19:59:18    748s]   Approximately balancing step...
[02/21 19:59:18    748s]     Clock DAG hash before 'Approximately balancing step': 6023876981183649140 12403219073535575337
[02/21 19:59:18    748s]     CTS services accumulated run-time stats before 'Approximately balancing step':
[02/21 19:59:18    748s]       delay calculator: calls=3262, total_wall_time=0.230s, mean_wall_time=0.071ms
[02/21 19:59:18    748s]       legalizer: calls=227, total_wall_time=0.008s, mean_wall_time=0.034ms
[02/21 19:59:18    748s]       steiner router: calls=1755, total_wall_time=0.141s, mean_wall_time=0.080ms
[02/21 19:59:18    748s]     Resolve constraints - Approximately balancing...
[02/21 19:59:18    748s]     Resolving skew group constraints...
[02/21 19:59:18    748s] **WARN: (IMPCCOPT-1261):	The skew target of 0.020ns for skew_group myCLK/VSDC in primary delay corner VDCCorner is too small. For best results, it is recommended that the skew target be set no lower than 0.042ns. The skew target has been relaxed to 0.042ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[02/21 19:59:18    748s] Type 'man IMPCCOPT-1261' for more detail.
[02/21 19:59:18    748s] **WARN: (EMS-27):	Message (IMPCCOPT-1261) has exceeded the current message display limit of 20.
[02/21 19:59:18    748s] To increase the message display limit, refer to the product command reference manual.
[02/21 19:59:18    748s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[02/21 19:59:18    748s]     Resolving skew group constraints done.
[02/21 19:59:18    748s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 19:59:18    748s]     Approximately balancing...
[02/21 19:59:18    748s]       Approximately balancing, wire and cell delays...
[02/21 19:59:18    748s]       Approximately balancing, wire and cell delays, iteration 1...
[02/21 19:59:18    748s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[02/21 19:59:18    748s]           cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[02/21 19:59:18    748s]           sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
[02/21 19:59:18    748s]           misc counts      : r=1, pp=0
[02/21 19:59:18    748s]           cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
[02/21 19:59:18    748s]           cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
[02/21 19:59:18    748s]           sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[02/21 19:59:18    748s]           wire capacitance : top=0.000fF, trunk=32.104fF, leaf=233.941fF, total=266.046fF
[02/21 19:59:18    748s]           wire lengths     : top=0.000um, trunk=324.645um, leaf=2155.598um, total=2480.243um
[02/21 19:59:18    748s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=756.970um, total=756.970um
[02/21 19:59:18    748s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[02/21 19:59:18    748s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[02/21 19:59:18    748s]           Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/21 19:59:18    748s]           Leaf  : target=0.050ns count=17 avg=0.047ns sd=0.001ns min=0.044ns max=0.049ns {0 <= 0.030ns, 0 <= 0.040ns, 1 <= 0.045ns, 7 <= 0.048ns, 9 <= 0.050ns}
[02/21 19:59:18    748s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[02/21 19:59:18    748s]            Bufs: CLKBUF_X3: 17 
[02/21 19:59:18    748s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 6023876981183649140 12403219073535575337
[02/21 19:59:18    748s]         CTS services accumulated run-time stats after Approximately balancing, wire and cell delays, iteration 1:
[02/21 19:59:18    748s]           delay calculator: calls=3262, total_wall_time=0.230s, mean_wall_time=0.071ms
[02/21 19:59:18    748s]           legalizer: calls=227, total_wall_time=0.008s, mean_wall_time=0.034ms
[02/21 19:59:18    748s]           steiner router: calls=1755, total_wall_time=0.141s, mean_wall_time=0.080ms
[02/21 19:59:18    748s]       Approximately balancing, wire and cell delays, iteration 1 done.
[02/21 19:59:18    748s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 19:59:18    748s]     Approximately balancing done.
[02/21 19:59:18    748s]     Clock DAG stats after 'Approximately balancing step':
[02/21 19:59:18    748s]       cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[02/21 19:59:18    748s]       sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
[02/21 19:59:18    748s]       misc counts      : r=1, pp=0
[02/21 19:59:18    748s]       cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
[02/21 19:59:18    748s]       cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
[02/21 19:59:18    748s]       sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[02/21 19:59:18    748s]       wire capacitance : top=0.000fF, trunk=32.104fF, leaf=233.941fF, total=266.046fF
[02/21 19:59:18    748s]       wire lengths     : top=0.000um, trunk=324.645um, leaf=2155.598um, total=2480.243um
[02/21 19:59:18    748s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=756.970um, total=756.970um
[02/21 19:59:18    748s]     Clock DAG net violations after 'Approximately balancing step': none
[02/21 19:59:18    748s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[02/21 19:59:18    748s]       Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/21 19:59:18    748s]       Leaf  : target=0.050ns count=17 avg=0.047ns sd=0.001ns min=0.044ns max=0.049ns {0 <= 0.030ns, 0 <= 0.040ns, 1 <= 0.045ns, 7 <= 0.048ns, 9 <= 0.050ns}
[02/21 19:59:18    748s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[02/21 19:59:18    748s]        Bufs: CLKBUF_X3: 17 
[02/21 19:59:18    748s]     Clock DAG hash after 'Approximately balancing step': 6023876981183649140 12403219073535575337
[02/21 19:59:18    748s]     CTS services accumulated run-time stats after 'Approximately balancing step':
[02/21 19:59:18    748s]       delay calculator: calls=3262, total_wall_time=0.230s, mean_wall_time=0.071ms
[02/21 19:59:18    748s]       legalizer: calls=227, total_wall_time=0.008s, mean_wall_time=0.034ms
[02/21 19:59:18    748s]       steiner router: calls=1755, total_wall_time=0.141s, mean_wall_time=0.080ms
[02/21 19:59:18    748s]     Primary reporting skew groups after 'Approximately balancing step':
[02/21 19:59:18    748s]       skew_group myCLK/VSDC: insertion delay [min=0.071, max=0.080], skew [0.008 vs 0.042]
[02/21 19:59:18    748s]           min path sink: rC7_reg[53]/CK
[02/21 19:59:18    748s]           max path sink: rC5_reg[15]/CK
[02/21 19:59:18    748s]     Skew group summary after 'Approximately balancing step':
[02/21 19:59:18    748s]       skew_group myCLK/VSDC: insertion delay [min=0.071, max=0.080], skew [0.008 vs 0.042]
[02/21 19:59:18    748s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 19:59:18    748s]   Approximately balancing step done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/21 19:59:18    748s]   Fixing clock tree overload...
[02/21 19:59:18    748s]     Clock DAG hash before 'Fixing clock tree overload': 6023876981183649140 12403219073535575337
[02/21 19:59:18    748s]     CTS services accumulated run-time stats before 'Fixing clock tree overload':
[02/21 19:59:18    748s]       delay calculator: calls=3262, total_wall_time=0.230s, mean_wall_time=0.071ms
[02/21 19:59:18    748s]       legalizer: calls=227, total_wall_time=0.008s, mean_wall_time=0.034ms
[02/21 19:59:18    748s]       steiner router: calls=1755, total_wall_time=0.141s, mean_wall_time=0.080ms
[02/21 19:59:18    748s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[02/21 19:59:18    748s]     Clock DAG stats after 'Fixing clock tree overload':
[02/21 19:59:18    748s]       cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[02/21 19:59:18    748s]       sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
[02/21 19:59:18    748s]       misc counts      : r=1, pp=0
[02/21 19:59:18    748s]       cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
[02/21 19:59:18    748s]       cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
[02/21 19:59:18    748s]       sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[02/21 19:59:18    748s]       wire capacitance : top=0.000fF, trunk=32.104fF, leaf=233.941fF, total=266.046fF
[02/21 19:59:18    748s]       wire lengths     : top=0.000um, trunk=324.645um, leaf=2155.598um, total=2480.243um
[02/21 19:59:18    748s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=756.970um, total=756.970um
[02/21 19:59:18    748s]     Clock DAG net violations after 'Fixing clock tree overload': none
[02/21 19:59:18    748s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[02/21 19:59:18    748s]       Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/21 19:59:18    748s]       Leaf  : target=0.050ns count=17 avg=0.047ns sd=0.001ns min=0.044ns max=0.049ns {0 <= 0.030ns, 0 <= 0.040ns, 1 <= 0.045ns, 7 <= 0.048ns, 9 <= 0.050ns}
[02/21 19:59:18    748s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[02/21 19:59:18    748s]        Bufs: CLKBUF_X3: 17 
[02/21 19:59:18    748s]     Clock DAG hash after 'Fixing clock tree overload': 6023876981183649140 12403219073535575337
[02/21 19:59:18    748s]     CTS services accumulated run-time stats after 'Fixing clock tree overload':
[02/21 19:59:18    748s]       delay calculator: calls=3262, total_wall_time=0.230s, mean_wall_time=0.071ms
[02/21 19:59:18    748s]       legalizer: calls=227, total_wall_time=0.008s, mean_wall_time=0.034ms
[02/21 19:59:18    748s]       steiner router: calls=1755, total_wall_time=0.141s, mean_wall_time=0.080ms
[02/21 19:59:18    748s]     Primary reporting skew groups after 'Fixing clock tree overload':
[02/21 19:59:18    748s]       skew_group myCLK/VSDC: insertion delay [min=0.071, max=0.080], skew [0.008 vs 0.042]
[02/21 19:59:18    748s]           min path sink: rC7_reg[53]/CK
[02/21 19:59:18    748s]           max path sink: rC5_reg[15]/CK
[02/21 19:59:18    748s]     Skew group summary after 'Fixing clock tree overload':
[02/21 19:59:18    748s]       skew_group myCLK/VSDC: insertion delay [min=0.071, max=0.080], skew [0.008 vs 0.042]
[02/21 19:59:18    748s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 19:59:18    748s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 19:59:18    748s]   Approximately balancing paths...
[02/21 19:59:18    748s]     Clock DAG hash before 'Approximately balancing paths': 6023876981183649140 12403219073535575337
[02/21 19:59:18    748s]     CTS services accumulated run-time stats before 'Approximately balancing paths':
[02/21 19:59:18    748s]       delay calculator: calls=3262, total_wall_time=0.230s, mean_wall_time=0.071ms
[02/21 19:59:18    748s]       legalizer: calls=227, total_wall_time=0.008s, mean_wall_time=0.034ms
[02/21 19:59:18    748s]       steiner router: calls=1755, total_wall_time=0.141s, mean_wall_time=0.080ms
[02/21 19:59:18    748s]     Added 0 buffers.
[02/21 19:59:18    748s]     Clock DAG stats after 'Approximately balancing paths':
[02/21 19:59:18    748s]       cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[02/21 19:59:18    748s]       sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
[02/21 19:59:18    748s]       misc counts      : r=1, pp=0
[02/21 19:59:18    748s]       cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
[02/21 19:59:18    748s]       cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
[02/21 19:59:18    748s]       sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[02/21 19:59:18    748s]       wire capacitance : top=0.000fF, trunk=32.104fF, leaf=233.941fF, total=266.046fF
[02/21 19:59:18    748s]       wire lengths     : top=0.000um, trunk=324.645um, leaf=2155.598um, total=2480.243um
[02/21 19:59:18    748s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=756.970um, total=756.970um
[02/21 19:59:18    748s]     Clock DAG net violations after 'Approximately balancing paths': none
[02/21 19:59:18    748s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[02/21 19:59:18    748s]       Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/21 19:59:18    748s]       Leaf  : target=0.050ns count=17 avg=0.047ns sd=0.001ns min=0.044ns max=0.049ns {0 <= 0.030ns, 0 <= 0.040ns, 1 <= 0.045ns, 7 <= 0.048ns, 9 <= 0.050ns}
[02/21 19:59:18    748s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[02/21 19:59:18    748s]        Bufs: CLKBUF_X3: 17 
[02/21 19:59:18    748s]     Clock DAG hash after 'Approximately balancing paths': 6023876981183649140 12403219073535575337
[02/21 19:59:18    748s]     CTS services accumulated run-time stats after 'Approximately balancing paths':
[02/21 19:59:18    748s]       delay calculator: calls=3262, total_wall_time=0.230s, mean_wall_time=0.071ms
[02/21 19:59:18    748s]       legalizer: calls=227, total_wall_time=0.008s, mean_wall_time=0.034ms
[02/21 19:59:18    748s]       steiner router: calls=1755, total_wall_time=0.141s, mean_wall_time=0.080ms
[02/21 19:59:18    748s]     Primary reporting skew groups after 'Approximately balancing paths':
[02/21 19:59:18    748s]       skew_group myCLK/VSDC: insertion delay [min=0.071, max=0.080, avg=0.077, sd=0.002], skew [0.008 vs 0.042], 100% {0.071, 0.080} (wid=0.008 ws=0.007) (gid=0.074 gs=0.005)
[02/21 19:59:18    748s]           min path sink: rC7_reg[53]/CK
[02/21 19:59:18    748s]           max path sink: rC5_reg[15]/CK
[02/21 19:59:18    748s]     Skew group summary after 'Approximately balancing paths':
[02/21 19:59:18    748s]       skew_group myCLK/VSDC: insertion delay [min=0.071, max=0.080, avg=0.077, sd=0.002], skew [0.008 vs 0.042], 100% {0.071, 0.080} (wid=0.008 ws=0.007) (gid=0.074 gs=0.005)
[02/21 19:59:18    748s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 19:59:18    748s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 19:59:18    748s]   Stage::Balancing done. (took cpu=0:00:00.3 real=0:00:00.3)
[02/21 19:59:18    748s]   Stage::Polishing...
[02/21 19:59:18    748s]   Clock tree timing engine global stage delay update for VDCCorner:both.late...
[02/21 19:59:18    748s]   Clock tree timing engine global stage delay update for VDCCorner:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 19:59:18    748s]   Clock DAG stats before polishing:
[02/21 19:59:18    748s]     cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[02/21 19:59:18    748s]     sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
[02/21 19:59:18    748s]     misc counts      : r=1, pp=0
[02/21 19:59:18    748s]     cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
[02/21 19:59:18    748s]     cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
[02/21 19:59:18    748s]     sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[02/21 19:59:18    748s]     wire capacitance : top=0.000fF, trunk=32.104fF, leaf=233.941fF, total=266.046fF
[02/21 19:59:18    748s]     wire lengths     : top=0.000um, trunk=324.645um, leaf=2155.598um, total=2480.243um
[02/21 19:59:18    748s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=756.970um, total=756.970um
[02/21 19:59:18    748s]   Clock DAG net violations before polishing: none
[02/21 19:59:18    748s]   Clock DAG primary half-corner transition distribution before polishing:
[02/21 19:59:18    748s]     Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/21 19:59:18    748s]     Leaf  : target=0.050ns count=17 avg=0.047ns sd=0.001ns min=0.044ns max=0.049ns {0 <= 0.030ns, 0 <= 0.040ns, 1 <= 0.045ns, 7 <= 0.048ns, 9 <= 0.050ns}
[02/21 19:59:18    748s]   Clock DAG library cell distribution before polishing {count}:
[02/21 19:59:18    748s]      Bufs: CLKBUF_X3: 17 
[02/21 19:59:18    748s]   Clock DAG hash before polishing: 6023876981183649140 12403219073535575337
[02/21 19:59:18    748s]   CTS services accumulated run-time stats before polishing:
[02/21 19:59:18    748s]     delay calculator: calls=3280, total_wall_time=0.235s, mean_wall_time=0.072ms
[02/21 19:59:18    748s]     legalizer: calls=227, total_wall_time=0.008s, mean_wall_time=0.034ms
[02/21 19:59:18    748s]     steiner router: calls=1773, total_wall_time=0.150s, mean_wall_time=0.085ms
[02/21 19:59:18    748s]   Primary reporting skew groups before polishing:
[02/21 19:59:18    748s]     skew_group myCLK/VSDC: insertion delay [min=0.070, max=0.079], skew [0.009 vs 0.042]
[02/21 19:59:18    748s]         min path sink: rC7_reg[53]/CK
[02/21 19:59:18    748s]         max path sink: rC5_reg[15]/CK
[02/21 19:59:18    748s]   Skew group summary before polishing:
[02/21 19:59:18    748s]     skew_group myCLK/VSDC: insertion delay [min=0.070, max=0.079], skew [0.009 vs 0.042]
[02/21 19:59:18    748s]   Merging balancing drivers for power...
[02/21 19:59:18    748s]     Clock DAG hash before 'Merging balancing drivers for power': 6023876981183649140 12403219073535575337
[02/21 19:59:18    748s]     CTS services accumulated run-time stats before 'Merging balancing drivers for power':
[02/21 19:59:18    748s]       delay calculator: calls=3280, total_wall_time=0.235s, mean_wall_time=0.072ms
[02/21 19:59:18    748s]       legalizer: calls=227, total_wall_time=0.008s, mean_wall_time=0.034ms
[02/21 19:59:18    748s]       steiner router: calls=1773, total_wall_time=0.150s, mean_wall_time=0.085ms
[02/21 19:59:18    748s]     Tried: 19 Succeeded: 0
[02/21 19:59:18    748s]     Clock DAG stats after 'Merging balancing drivers for power':
[02/21 19:59:18    748s]       cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[02/21 19:59:18    748s]       sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
[02/21 19:59:18    748s]       misc counts      : r=1, pp=0
[02/21 19:59:18    748s]       cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
[02/21 19:59:18    748s]       cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
[02/21 19:59:18    748s]       sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[02/21 19:59:18    748s]       wire capacitance : top=0.000fF, trunk=32.104fF, leaf=233.941fF, total=266.046fF
[02/21 19:59:18    748s]       wire lengths     : top=0.000um, trunk=324.645um, leaf=2155.598um, total=2480.243um
[02/21 19:59:18    748s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=756.970um, total=756.970um
[02/21 19:59:18    748s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[02/21 19:59:18    748s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[02/21 19:59:18    748s]       Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/21 19:59:18    748s]       Leaf  : target=0.050ns count=17 avg=0.047ns sd=0.001ns min=0.044ns max=0.049ns {0 <= 0.030ns, 0 <= 0.040ns, 1 <= 0.045ns, 7 <= 0.048ns, 9 <= 0.050ns}
[02/21 19:59:18    748s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[02/21 19:59:18    748s]        Bufs: CLKBUF_X3: 17 
[02/21 19:59:18    748s]     Clock DAG hash after 'Merging balancing drivers for power': 6023876981183649140 12403219073535575337
[02/21 19:59:18    748s]     CTS services accumulated run-time stats after 'Merging balancing drivers for power':
[02/21 19:59:18    748s]       delay calculator: calls=3280, total_wall_time=0.235s, mean_wall_time=0.072ms
[02/21 19:59:18    748s]       legalizer: calls=227, total_wall_time=0.008s, mean_wall_time=0.034ms
[02/21 19:59:18    748s]       steiner router: calls=1773, total_wall_time=0.150s, mean_wall_time=0.085ms
[02/21 19:59:18    748s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[02/21 19:59:18    748s]       skew_group myCLK/VSDC: insertion delay [min=0.070, max=0.079], skew [0.009 vs 0.042]
[02/21 19:59:18    748s]           min path sink: rC7_reg[53]/CK
[02/21 19:59:18    748s]           max path sink: rC5_reg[15]/CK
[02/21 19:59:18    748s]     Skew group summary after 'Merging balancing drivers for power':
[02/21 19:59:18    748s]       skew_group myCLK/VSDC: insertion delay [min=0.070, max=0.079], skew [0.009 vs 0.042]
[02/21 19:59:18    748s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 19:59:18    748s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 19:59:18    748s]   Improving clock skew...
[02/21 19:59:18    748s]     Clock DAG hash before 'Improving clock skew': 6023876981183649140 12403219073535575337
[02/21 19:59:18    748s]     CTS services accumulated run-time stats before 'Improving clock skew':
[02/21 19:59:18    748s]       delay calculator: calls=3280, total_wall_time=0.235s, mean_wall_time=0.072ms
[02/21 19:59:18    748s]       legalizer: calls=227, total_wall_time=0.008s, mean_wall_time=0.034ms
[02/21 19:59:18    748s]       steiner router: calls=1773, total_wall_time=0.150s, mean_wall_time=0.085ms
[02/21 19:59:19    748s]     Clock DAG stats after 'Improving clock skew':
[02/21 19:59:19    748s]       cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[02/21 19:59:19    748s]       sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
[02/21 19:59:19    748s]       misc counts      : r=1, pp=0
[02/21 19:59:19    748s]       cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
[02/21 19:59:19    748s]       cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
[02/21 19:59:19    748s]       sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[02/21 19:59:19    748s]       wire capacitance : top=0.000fF, trunk=32.104fF, leaf=233.941fF, total=266.046fF
[02/21 19:59:19    748s]       wire lengths     : top=0.000um, trunk=324.645um, leaf=2155.598um, total=2480.243um
[02/21 19:59:19    748s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=756.970um, total=756.970um
[02/21 19:59:19    748s]     Clock DAG net violations after 'Improving clock skew': none
[02/21 19:59:19    748s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[02/21 19:59:19    748s]       Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/21 19:59:19    748s]       Leaf  : target=0.050ns count=17 avg=0.047ns sd=0.001ns min=0.044ns max=0.049ns {0 <= 0.030ns, 0 <= 0.040ns, 1 <= 0.045ns, 7 <= 0.048ns, 9 <= 0.050ns}
[02/21 19:59:19    748s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[02/21 19:59:19    748s]        Bufs: CLKBUF_X3: 17 
[02/21 19:59:19    748s]     Clock DAG hash after 'Improving clock skew': 6023876981183649140 12403219073535575337
[02/21 19:59:19    748s]     CTS services accumulated run-time stats after 'Improving clock skew':
[02/21 19:59:19    748s]       delay calculator: calls=3280, total_wall_time=0.235s, mean_wall_time=0.072ms
[02/21 19:59:19    748s]       legalizer: calls=227, total_wall_time=0.008s, mean_wall_time=0.034ms
[02/21 19:59:19    748s]       steiner router: calls=1773, total_wall_time=0.150s, mean_wall_time=0.085ms
[02/21 19:59:19    748s]     Primary reporting skew groups after 'Improving clock skew':
[02/21 19:59:19    748s]       skew_group myCLK/VSDC: insertion delay [min=0.070, max=0.079, avg=0.076, sd=0.002], skew [0.009 vs 0.042], 100% {0.070, 0.079} (wid=0.008 ws=0.007) (gid=0.074 gs=0.006)
[02/21 19:59:19    748s]           min path sink: rC7_reg[53]/CK
[02/21 19:59:19    748s]           max path sink: rC5_reg[15]/CK
[02/21 19:59:19    748s]     Skew group summary after 'Improving clock skew':
[02/21 19:59:19    748s]       skew_group myCLK/VSDC: insertion delay [min=0.070, max=0.079, avg=0.076, sd=0.002], skew [0.009 vs 0.042], 100% {0.070, 0.079} (wid=0.008 ws=0.007) (gid=0.074 gs=0.006)
[02/21 19:59:19    748s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 19:59:19    748s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 19:59:19    748s]   Moving gates to reduce wire capacitance...
[02/21 19:59:19    748s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 6023876981183649140 12403219073535575337
[02/21 19:59:19    748s]     CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance':
[02/21 19:59:19    748s]       delay calculator: calls=3280, total_wall_time=0.235s, mean_wall_time=0.072ms
[02/21 19:59:19    748s]       legalizer: calls=227, total_wall_time=0.008s, mean_wall_time=0.034ms
[02/21 19:59:19    748s]       steiner router: calls=1773, total_wall_time=0.150s, mean_wall_time=0.085ms
[02/21 19:59:19    748s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[02/21 19:59:19    748s]     Iteration 1...
[02/21 19:59:19    748s]       Artificially removing short and long paths...
[02/21 19:59:19    748s]         Clock DAG hash before 'Artificially removing short and long paths': 6023876981183649140 12403219073535575337
[02/21 19:59:19    748s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[02/21 19:59:19    748s]           delay calculator: calls=3280, total_wall_time=0.235s, mean_wall_time=0.072ms
[02/21 19:59:19    748s]           legalizer: calls=227, total_wall_time=0.008s, mean_wall_time=0.034ms
[02/21 19:59:19    748s]           steiner router: calls=1773, total_wall_time=0.150s, mean_wall_time=0.085ms
[02/21 19:59:19    748s]         For skew_group myCLK/VSDC target band (0.070, 0.079)
[02/21 19:59:19    748s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 19:59:19    748s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 19:59:19    748s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[02/21 19:59:19    748s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 6023876981183649140 12403219073535575337
[02/21 19:59:19    748s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction':
[02/21 19:59:19    748s]           delay calculator: calls=3280, total_wall_time=0.235s, mean_wall_time=0.072ms
[02/21 19:59:19    748s]           legalizer: calls=227, total_wall_time=0.008s, mean_wall_time=0.034ms
[02/21 19:59:19    748s]           steiner router: calls=1773, total_wall_time=0.150s, mean_wall_time=0.085ms
[02/21 19:59:19    748s]         Legalizer releasing space for clock trees
[02/21 19:59:19    748s]         Legalizing clock trees...
[02/21 19:59:19    748s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 19:59:19    748s]         Legalizer API calls during this step: 128 succeeded with high effort: 128 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 19:59:19    748s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/21 19:59:19    748s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[02/21 19:59:19    748s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': 562576932268613360 14298279260166036413
[02/21 19:59:19    748s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates':
[02/21 19:59:19    748s]           delay calculator: calls=3308, total_wall_time=0.240s, mean_wall_time=0.073ms
[02/21 19:59:19    748s]           legalizer: calls=355, total_wall_time=0.010s, mean_wall_time=0.027ms
[02/21 19:59:19    748s]           steiner router: calls=1811, total_wall_time=0.169s, mean_wall_time=0.093ms
[02/21 19:59:19    748s]         Moving gates: 
[02/21 19:59:19    748s]         Legalizer releasing space for clock trees
[02/21 19:59:19    748s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[02/21 19:59:19    749s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 19:59:19    749s]         100% 
[02/21 19:59:19    749s]         Legalizer API calls during this step: 238 succeeded with high effort: 238 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 19:59:19    749s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.7 real=0:00:00.7)
[02/21 19:59:19    749s]     Iteration 1 done.
[02/21 19:59:19    749s]     Iteration 2...
[02/21 19:59:19    749s]       Artificially removing short and long paths...
[02/21 19:59:19    749s]         Clock DAG hash before 'Artificially removing short and long paths': 15645560502268498924 17553904558520066729
[02/21 19:59:19    749s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[02/21 19:59:19    749s]           delay calculator: calls=3542, total_wall_time=0.287s, mean_wall_time=0.081ms
[02/21 19:59:19    749s]           legalizer: calls=593, total_wall_time=0.015s, mean_wall_time=0.025ms
[02/21 19:59:19    749s]           steiner router: calls=2155, total_wall_time=0.331s, mean_wall_time=0.153ms
[02/21 19:59:19    749s]         For skew_group myCLK/VSDC target band (0.070, 0.080)
[02/21 19:59:19    749s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 19:59:19    749s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 19:59:19    749s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
[02/21 19:59:19    749s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction': 15645560502268498924 17553904558520066729
[02/21 19:59:19    749s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction':
[02/21 19:59:19    749s]           delay calculator: calls=3542, total_wall_time=0.287s, mean_wall_time=0.081ms
[02/21 19:59:19    749s]           legalizer: calls=593, total_wall_time=0.015s, mean_wall_time=0.025ms
[02/21 19:59:19    749s]           steiner router: calls=2155, total_wall_time=0.331s, mean_wall_time=0.153ms
[02/21 19:59:19    749s]         Legalizer releasing space for clock trees
[02/21 19:59:19    749s]         Legalizing clock trees...
[02/21 19:59:19    749s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 19:59:19    749s]         Legalizer API calls during this step: 96 succeeded with high effort: 96 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 19:59:19    749s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.2 real=0:00:00.2)
[02/21 19:59:19    749s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates...
[02/21 19:59:19    749s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates': 777023872712482612 3640674151927320601
[02/21 19:59:19    749s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates':
[02/21 19:59:19    749s]           delay calculator: calls=3584, total_wall_time=0.294s, mean_wall_time=0.082ms
[02/21 19:59:19    749s]           legalizer: calls=689, total_wall_time=0.016s, mean_wall_time=0.024ms
[02/21 19:59:19    749s]           steiner router: calls=2245, total_wall_time=0.372s, mean_wall_time=0.166ms
[02/21 19:59:19    749s]         Moving gates: 
[02/21 19:59:19    749s]         Legalizer releasing space for clock trees
[02/21 19:59:19    749s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[02/21 19:59:20    749s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 19:59:20    749s]         100% 
[02/21 19:59:20    749s]         Legalizer API calls during this step: 238 succeeded with high effort: 238 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 19:59:20    749s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:00.6 real=0:00:00.6)
[02/21 19:59:20    749s]     Iteration 2 done.
[02/21 19:59:20    749s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[02/21 19:59:20    749s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[02/21 19:59:20    749s]       cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[02/21 19:59:20    749s]       sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
[02/21 19:59:20    749s]       misc counts      : r=1, pp=0
[02/21 19:59:20    749s]       cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
[02/21 19:59:20    749s]       cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
[02/21 19:59:20    749s]       sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[02/21 19:59:20    749s]       wire capacitance : top=0.000fF, trunk=28.153fF, leaf=231.079fF, total=259.231fF
[02/21 19:59:20    749s]       wire lengths     : top=0.000um, trunk=287.529um, leaf=2128.464um, total=2415.994um
[02/21 19:59:20    749s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=769.130um, total=769.130um
[02/21 19:59:20    749s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
[02/21 19:59:20    749s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[02/21 19:59:20    749s]       Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/21 19:59:20    749s]       Leaf  : target=0.050ns count=17 avg=0.047ns sd=0.001ns min=0.044ns max=0.049ns {0 <= 0.030ns, 0 <= 0.040ns, 2 <= 0.045ns, 9 <= 0.048ns, 6 <= 0.050ns}
[02/21 19:59:20    749s]     Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
[02/21 19:59:20    749s]        Bufs: CLKBUF_X3: 17 
[02/21 19:59:20    749s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 2373183385391177347 7357220786462725894
[02/21 19:59:20    749s]     CTS services accumulated run-time stats after 'Moving gates to reduce wire capacitance':
[02/21 19:59:20    749s]       delay calculator: calls=3726, total_wall_time=0.320s, mean_wall_time=0.086ms
[02/21 19:59:20    749s]       legalizer: calls=927, total_wall_time=0.022s, mean_wall_time=0.023ms
[02/21 19:59:20    749s]       steiner router: calls=2599, total_wall_time=0.536s, mean_wall_time=0.206ms
[02/21 19:59:20    749s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[02/21 19:59:20    749s]       skew_group myCLK/VSDC: insertion delay [min=0.070, max=0.080, avg=0.076, sd=0.002], skew [0.009 vs 0.042], 100% {0.070, 0.080} (wid=0.008 ws=0.006) (gid=0.074 gs=0.006)
[02/21 19:59:20    749s]           min path sink: rC3_reg[53]/CK
[02/21 19:59:20    749s]           max path sink: rC8_reg[22]/CK
[02/21 19:59:20    749s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[02/21 19:59:20    749s]       skew_group myCLK/VSDC: insertion delay [min=0.070, max=0.080, avg=0.076, sd=0.002], skew [0.009 vs 0.042], 100% {0.070, 0.080} (wid=0.008 ws=0.006) (gid=0.074 gs=0.006)
[02/21 19:59:20    749s]     Legalizer API calls during this step: 700 succeeded with high effort: 700 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 19:59:20    749s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:01.5 real=0:00:01.5)
[02/21 19:59:20    749s]   Reducing clock tree power 3...
[02/21 19:59:20    749s]     Clock DAG hash before 'Reducing clock tree power 3': 2373183385391177347 7357220786462725894
[02/21 19:59:20    749s]     CTS services accumulated run-time stats before 'Reducing clock tree power 3':
[02/21 19:59:20    749s]       delay calculator: calls=3726, total_wall_time=0.320s, mean_wall_time=0.086ms
[02/21 19:59:20    749s]       legalizer: calls=927, total_wall_time=0.022s, mean_wall_time=0.023ms
[02/21 19:59:20    749s]       steiner router: calls=2599, total_wall_time=0.536s, mean_wall_time=0.206ms
[02/21 19:59:20    749s]     Artificially removing short and long paths...
[02/21 19:59:20    749s]       Clock DAG hash before 'Artificially removing short and long paths': 2373183385391177347 7357220786462725894
[02/21 19:59:20    749s]       CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[02/21 19:59:20    749s]         delay calculator: calls=3726, total_wall_time=0.320s, mean_wall_time=0.086ms
[02/21 19:59:20    749s]         legalizer: calls=927, total_wall_time=0.022s, mean_wall_time=0.023ms
[02/21 19:59:20    749s]         steiner router: calls=2599, total_wall_time=0.536s, mean_wall_time=0.206ms
[02/21 19:59:20    749s]       For skew_group myCLK/VSDC target band (0.070, 0.080)
[02/21 19:59:20    749s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 19:59:20    749s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 19:59:20    749s]     Initial gate capacitance is (rise=753.494fF fall=678.975fF).
[02/21 19:59:20    749s]     Resizing gates: 
[02/21 19:59:20    749s]     Legalizer releasing space for clock trees
[02/21 19:59:20    749s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[02/21 19:59:20    750s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 19:59:20    750s]     100% 
[02/21 19:59:20    750s]     Clock DAG stats after 'Reducing clock tree power 3':
[02/21 19:59:20    750s]       cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[02/21 19:59:20    750s]       sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
[02/21 19:59:20    750s]       misc counts      : r=1, pp=0
[02/21 19:59:20    750s]       cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
[02/21 19:59:20    750s]       cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
[02/21 19:59:20    750s]       sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[02/21 19:59:20    750s]       wire capacitance : top=0.000fF, trunk=28.153fF, leaf=231.079fF, total=259.231fF
[02/21 19:59:20    750s]       wire lengths     : top=0.000um, trunk=287.529um, leaf=2128.464um, total=2415.994um
[02/21 19:59:20    750s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=769.130um, total=769.130um
[02/21 19:59:20    750s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[02/21 19:59:20    750s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[02/21 19:59:20    750s]       Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/21 19:59:20    750s]       Leaf  : target=0.050ns count=17 avg=0.047ns sd=0.001ns min=0.044ns max=0.049ns {0 <= 0.030ns, 0 <= 0.040ns, 2 <= 0.045ns, 9 <= 0.048ns, 6 <= 0.050ns}
[02/21 19:59:20    750s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[02/21 19:59:20    750s]        Bufs: CLKBUF_X3: 17 
[02/21 19:59:20    750s]     Clock DAG hash after 'Reducing clock tree power 3': 2373183385391177347 7357220786462725894
[02/21 19:59:20    750s]     CTS services accumulated run-time stats after 'Reducing clock tree power 3':
[02/21 19:59:20    750s]       delay calculator: calls=3777, total_wall_time=0.332s, mean_wall_time=0.088ms
[02/21 19:59:20    750s]       legalizer: calls=961, total_wall_time=0.022s, mean_wall_time=0.023ms
[02/21 19:59:20    750s]       steiner router: calls=2599, total_wall_time=0.536s, mean_wall_time=0.206ms
[02/21 19:59:20    750s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[02/21 19:59:20    750s]       skew_group myCLK/VSDC: insertion delay [min=0.070, max=0.080, avg=0.076, sd=0.002], skew [0.009 vs 0.042], 100% {0.070, 0.080} (wid=0.008 ws=0.006) (gid=0.074 gs=0.006)
[02/21 19:59:20    750s]           min path sink: rC3_reg[53]/CK
[02/21 19:59:20    750s]           max path sink: rC8_reg[22]/CK
[02/21 19:59:20    750s]     Skew group summary after 'Reducing clock tree power 3':
[02/21 19:59:20    750s]       skew_group myCLK/VSDC: insertion delay [min=0.070, max=0.080, avg=0.076, sd=0.002], skew [0.009 vs 0.042], 100% {0.070, 0.080} (wid=0.008 ws=0.006) (gid=0.074 gs=0.006)
[02/21 19:59:20    750s]     Legalizer API calls during this step: 34 succeeded with high effort: 34 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 19:59:20    750s]   Reducing clock tree power 3 done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/21 19:59:20    750s]   Improving insertion delay...
[02/21 19:59:20    750s]     Clock DAG hash before 'Improving insertion delay': 2373183385391177347 7357220786462725894
[02/21 19:59:20    750s]     CTS services accumulated run-time stats before 'Improving insertion delay':
[02/21 19:59:20    750s]       delay calculator: calls=3777, total_wall_time=0.332s, mean_wall_time=0.088ms
[02/21 19:59:20    750s]       legalizer: calls=961, total_wall_time=0.022s, mean_wall_time=0.023ms
[02/21 19:59:20    750s]       steiner router: calls=2599, total_wall_time=0.536s, mean_wall_time=0.206ms
[02/21 19:59:20    750s]     Clock DAG stats after 'Improving insertion delay':
[02/21 19:59:20    750s]       cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[02/21 19:59:20    750s]       sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
[02/21 19:59:20    750s]       misc counts      : r=1, pp=0
[02/21 19:59:20    750s]       cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
[02/21 19:59:20    750s]       cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
[02/21 19:59:20    750s]       sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[02/21 19:59:20    750s]       wire capacitance : top=0.000fF, trunk=28.153fF, leaf=231.079fF, total=259.231fF
[02/21 19:59:20    750s]       wire lengths     : top=0.000um, trunk=287.529um, leaf=2128.464um, total=2415.994um
[02/21 19:59:20    750s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=769.130um, total=769.130um
[02/21 19:59:20    750s]     Clock DAG net violations after 'Improving insertion delay': none
[02/21 19:59:20    750s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[02/21 19:59:20    750s]       Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/21 19:59:20    750s]       Leaf  : target=0.050ns count=17 avg=0.047ns sd=0.001ns min=0.044ns max=0.049ns {0 <= 0.030ns, 0 <= 0.040ns, 2 <= 0.045ns, 9 <= 0.048ns, 6 <= 0.050ns}
[02/21 19:59:20    750s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[02/21 19:59:20    750s]        Bufs: CLKBUF_X3: 17 
[02/21 19:59:20    750s]     Clock DAG hash after 'Improving insertion delay': 2373183385391177347 7357220786462725894
[02/21 19:59:20    750s]     CTS services accumulated run-time stats after 'Improving insertion delay':
[02/21 19:59:20    750s]       delay calculator: calls=3777, total_wall_time=0.332s, mean_wall_time=0.088ms
[02/21 19:59:20    750s]       legalizer: calls=961, total_wall_time=0.022s, mean_wall_time=0.023ms
[02/21 19:59:20    750s]       steiner router: calls=2599, total_wall_time=0.536s, mean_wall_time=0.206ms
[02/21 19:59:20    750s]     Primary reporting skew groups after 'Improving insertion delay':
[02/21 19:59:20    750s]       skew_group myCLK/VSDC: insertion delay [min=0.070, max=0.080, avg=0.076, sd=0.002], skew [0.009 vs 0.042], 100% {0.070, 0.080} (wid=0.008 ws=0.006) (gid=0.074 gs=0.006)
[02/21 19:59:20    750s]           min path sink: rC3_reg[53]/CK
[02/21 19:59:20    750s]           max path sink: rC8_reg[22]/CK
[02/21 19:59:20    750s]     Skew group summary after 'Improving insertion delay':
[02/21 19:59:20    750s]       skew_group myCLK/VSDC: insertion delay [min=0.070, max=0.080, avg=0.076, sd=0.002], skew [0.009 vs 0.042], 100% {0.070, 0.080} (wid=0.008 ws=0.006) (gid=0.074 gs=0.006)
[02/21 19:59:20    750s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 19:59:20    750s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 19:59:20    750s]   Wire Opt OverFix...
[02/21 19:59:20    750s]     Clock DAG hash before 'Wire Opt OverFix': 2373183385391177347 7357220786462725894
[02/21 19:59:20    750s]     CTS services accumulated run-time stats before 'Wire Opt OverFix':
[02/21 19:59:20    750s]       delay calculator: calls=3777, total_wall_time=0.332s, mean_wall_time=0.088ms
[02/21 19:59:20    750s]       legalizer: calls=961, total_wall_time=0.022s, mean_wall_time=0.023ms
[02/21 19:59:20    750s]       steiner router: calls=2599, total_wall_time=0.536s, mean_wall_time=0.206ms
[02/21 19:59:20    750s]     Wire Reduction extra effort...
[02/21 19:59:20    750s]       Clock DAG hash before 'Wire Reduction extra effort': 2373183385391177347 7357220786462725894
[02/21 19:59:20    750s]       CTS services accumulated run-time stats before 'Wire Reduction extra effort':
[02/21 19:59:20    750s]         delay calculator: calls=3777, total_wall_time=0.332s, mean_wall_time=0.088ms
[02/21 19:59:20    750s]         legalizer: calls=961, total_wall_time=0.022s, mean_wall_time=0.023ms
[02/21 19:59:20    750s]         steiner router: calls=2599, total_wall_time=0.536s, mean_wall_time=0.206ms
[02/21 19:59:20    750s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[02/21 19:59:20    750s]       Artificially removing short and long paths...
[02/21 19:59:20    750s]         Clock DAG hash before 'Artificially removing short and long paths': 2373183385391177347 7357220786462725894
[02/21 19:59:20    750s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[02/21 19:59:20    750s]           delay calculator: calls=3777, total_wall_time=0.332s, mean_wall_time=0.088ms
[02/21 19:59:20    750s]           legalizer: calls=961, total_wall_time=0.022s, mean_wall_time=0.023ms
[02/21 19:59:20    750s]           steiner router: calls=2599, total_wall_time=0.536s, mean_wall_time=0.206ms
[02/21 19:59:20    750s]         For skew_group myCLK/VSDC target band (0.070, 0.080)
[02/21 19:59:20    750s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 19:59:20    750s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 19:59:20    750s]       Global shorten wires A0...
[02/21 19:59:20    750s]         Clock DAG hash before 'Global shorten wires A0': 2373183385391177347 7357220786462725894
[02/21 19:59:20    750s]         CTS services accumulated run-time stats before 'Global shorten wires A0':
[02/21 19:59:20    750s]           delay calculator: calls=3777, total_wall_time=0.332s, mean_wall_time=0.088ms
[02/21 19:59:20    750s]           legalizer: calls=961, total_wall_time=0.022s, mean_wall_time=0.023ms
[02/21 19:59:20    750s]           steiner router: calls=2599, total_wall_time=0.536s, mean_wall_time=0.206ms
[02/21 19:59:20    750s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 19:59:20    750s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 19:59:20    750s]       Move For Wirelength - core...
[02/21 19:59:20    750s]         Clock DAG hash before 'Move For Wirelength - core': 2373183385391177347 7357220786462725894
[02/21 19:59:20    750s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[02/21 19:59:20    750s]           delay calculator: calls=3777, total_wall_time=0.332s, mean_wall_time=0.088ms
[02/21 19:59:20    750s]           legalizer: calls=961, total_wall_time=0.022s, mean_wall_time=0.023ms
[02/21 19:59:20    750s]           steiner router: calls=2599, total_wall_time=0.536s, mean_wall_time=0.206ms
[02/21 19:59:20    750s]         Move for wirelength. considered=18, filtered=18, permitted=17, cannotCompute=1, computed=16, moveTooSmall=18, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=3, ignoredLeafDriver=0, worse=57, accepted=2
[02/21 19:59:20    750s]         Max accepted move=7.120um, total accepted move=12.460um, average move=6.230um
[02/21 19:59:21    750s]         Move for wirelength. considered=18, filtered=18, permitted=17, cannotCompute=1, computed=16, moveTooSmall=17, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=4, ignoredLeafDriver=0, worse=55, accepted=0
[02/21 19:59:21    750s]         Max accepted move=0.000um, total accepted move=0.000um
[02/21 19:59:21    750s]         Legalizer API calls during this step: 125 succeeded with high effort: 125 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 19:59:21    750s]       Move For Wirelength - core done. (took cpu=0:00:00.3 real=0:00:00.3)
[02/21 19:59:21    750s]       Global shorten wires A1...
[02/21 19:59:21    750s]         Clock DAG hash before 'Global shorten wires A1': 15133702845205260958 837610317845947579
[02/21 19:59:21    750s]         CTS services accumulated run-time stats before 'Global shorten wires A1':
[02/21 19:59:21    750s]           delay calculator: calls=3859, total_wall_time=0.346s, mean_wall_time=0.090ms
[02/21 19:59:21    750s]           legalizer: calls=1086, total_wall_time=0.025s, mean_wall_time=0.023ms
[02/21 19:59:21    750s]           steiner router: calls=2885, total_wall_time=0.668s, mean_wall_time=0.232ms
[02/21 19:59:21    750s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 19:59:21    750s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 19:59:21    750s]       Move For Wirelength - core...
[02/21 19:59:21    750s]         Clock DAG hash before 'Move For Wirelength - core': 15133702845205260958 837610317845947579
[02/21 19:59:21    750s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[02/21 19:59:21    750s]           delay calculator: calls=3859, total_wall_time=0.346s, mean_wall_time=0.090ms
[02/21 19:59:21    750s]           legalizer: calls=1086, total_wall_time=0.025s, mean_wall_time=0.023ms
[02/21 19:59:21    750s]           steiner router: calls=2885, total_wall_time=0.668s, mean_wall_time=0.232ms
[02/21 19:59:21    750s]         Move for wirelength. considered=18, filtered=18, permitted=17, cannotCompute=17, computed=0, moveTooSmall=33, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[02/21 19:59:21    750s]         Max accepted move=0.000um, total accepted move=0.000um
[02/21 19:59:21    750s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 19:59:21    750s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 19:59:21    750s]       Global shorten wires B...
[02/21 19:59:21    750s]         Clock DAG hash before 'Global shorten wires B': 15133702845205260958 837610317845947579
[02/21 19:59:21    750s]         CTS services accumulated run-time stats before 'Global shorten wires B':
[02/21 19:59:21    750s]           delay calculator: calls=3859, total_wall_time=0.346s, mean_wall_time=0.090ms
[02/21 19:59:21    750s]           legalizer: calls=1086, total_wall_time=0.025s, mean_wall_time=0.023ms
[02/21 19:59:21    750s]           steiner router: calls=2887, total_wall_time=0.669s, mean_wall_time=0.232ms
[02/21 19:59:21    750s]         Legalizer API calls during this step: 86 succeeded with high effort: 86 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 19:59:21    750s]       Global shorten wires B done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/21 19:59:21    750s]       Move For Wirelength - branch...
[02/21 19:59:21    750s]         Clock DAG hash before 'Move For Wirelength - branch': 15133702845205260958 837610317845947579
[02/21 19:59:21    750s]         CTS services accumulated run-time stats before 'Move For Wirelength - branch':
[02/21 19:59:21    750s]           delay calculator: calls=3877, total_wall_time=0.349s, mean_wall_time=0.090ms
[02/21 19:59:21    750s]           legalizer: calls=1172, total_wall_time=0.027s, mean_wall_time=0.023ms
[02/21 19:59:21    750s]           steiner router: calls=2935, total_wall_time=0.691s, mean_wall_time=0.236ms
[02/21 19:59:21    750s]         Move for wirelength. considered=18, filtered=18, permitted=17, cannotCompute=0, computed=17, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=13, accepted=4
[02/21 19:59:21    750s]         Max accepted move=0.570um, total accepted move=1.140um, average move=0.285um
[02/21 19:59:21    750s]         Move for wirelength. considered=18, filtered=18, permitted=17, cannotCompute=13, computed=4, moveTooSmall=0, resolved=0, predictFail=21, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=4, accepted=0
[02/21 19:59:21    750s]         Max accepted move=0.000um, total accepted move=0.000um
[02/21 19:59:21    750s]         Legalizer API calls during this step: 22 succeeded with high effort: 22 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 19:59:21    750s]       Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 19:59:21    750s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[02/21 19:59:21    750s]       Clock DAG stats after 'Wire Reduction extra effort':
[02/21 19:59:21    750s]         cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[02/21 19:59:21    750s]         sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
[02/21 19:59:21    750s]         misc counts      : r=1, pp=0
[02/21 19:59:21    750s]         cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
[02/21 19:59:21    750s]         cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
[02/21 19:59:21    750s]         sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[02/21 19:59:21    750s]         wire capacitance : top=0.000fF, trunk=28.080fF, leaf=230.801fF, total=258.881fF
[02/21 19:59:21    750s]         wire lengths     : top=0.000um, trunk=286.780um, leaf=2126.554um, total=2413.334um
[02/21 19:59:21    750s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=768.940um, total=768.940um
[02/21 19:59:21    750s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[02/21 19:59:21    750s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[02/21 19:59:21    750s]         Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/21 19:59:21    750s]         Leaf  : target=0.050ns count=17 avg=0.047ns sd=0.001ns min=0.044ns max=0.049ns {0 <= 0.030ns, 0 <= 0.040ns, 2 <= 0.045ns, 9 <= 0.048ns, 6 <= 0.050ns}
[02/21 19:59:21    750s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[02/21 19:59:21    750s]          Bufs: CLKBUF_X3: 17 
[02/21 19:59:21    750s]       Clock DAG hash after 'Wire Reduction extra effort': 9617165109605736423 2208511860501784202
[02/21 19:59:21    750s]       CTS services accumulated run-time stats after 'Wire Reduction extra effort':
[02/21 19:59:21    750s]         delay calculator: calls=3885, total_wall_time=0.350s, mean_wall_time=0.090ms
[02/21 19:59:21    750s]         legalizer: calls=1194, total_wall_time=0.027s, mean_wall_time=0.023ms
[02/21 19:59:21    750s]         steiner router: calls=2943, total_wall_time=0.695s, mean_wall_time=0.236ms
[02/21 19:59:21    750s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[02/21 19:59:21    750s]         skew_group myCLK/VSDC: insertion delay [min=0.070, max=0.080, avg=0.076, sd=0.002], skew [0.009 vs 0.042], 100% {0.070, 0.080} (wid=0.008 ws=0.006) (gid=0.074 gs=0.006)
[02/21 19:59:21    750s]             min path sink: rC1_reg[52]/CK
[02/21 19:59:21    750s]             max path sink: rC8_reg[22]/CK
[02/21 19:59:21    750s]       Skew group summary after 'Wire Reduction extra effort':
[02/21 19:59:21    750s]         skew_group myCLK/VSDC: insertion delay [min=0.070, max=0.080, avg=0.076, sd=0.002], skew [0.009 vs 0.042], 100% {0.070, 0.080} (wid=0.008 ws=0.006) (gid=0.074 gs=0.006)
[02/21 19:59:21    750s]       Legalizer API calls during this step: 233 succeeded with high effort: 233 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 19:59:21    750s]     Wire Reduction extra effort done. (took cpu=0:00:00.5 real=0:00:00.5)
[02/21 19:59:21    750s]     Optimizing orientation...
[02/21 19:59:21    750s]     FlipOpt...
[02/21 19:59:21    750s]     Disconnecting clock tree from netlist...
[02/21 19:59:21    750s]     Disconnecting clock tree from netlist done.
[02/21 19:59:21    750s]     Performing Single Threaded FlipOpt
[02/21 19:59:21    750s]     Optimizing orientation on clock cells...
[02/21 19:59:21    750s]       Orientation Wirelength Optimization: Attempted = 19 , Succeeded = 0 , Constraints Broken = 17 , CannotMove = 2 , Illegal = 0 , Other = 0
[02/21 19:59:21    750s]     Optimizing orientation on clock cells done.
[02/21 19:59:21    750s]     Resynthesising clock tree into netlist...
[02/21 19:59:21    750s]       Reset timing graph...
[02/21 19:59:21    750s] Ignoring AAE DB Resetting ...
[02/21 19:59:21    750s]       Reset timing graph done.
[02/21 19:59:21    750s]     Resynthesising clock tree into netlist done.
[02/21 19:59:21    750s]     FlipOpt done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/21 19:59:21    750s]     Optimizing orientation done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/21 19:59:21    750s] End AAE Lib Interpolated Model. (MEM=1979.63 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/21 19:59:21    750s]     Clock DAG stats after 'Wire Opt OverFix':
[02/21 19:59:21    750s]       cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[02/21 19:59:21    750s]       sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
[02/21 19:59:21    750s]       misc counts      : r=1, pp=0
[02/21 19:59:21    750s]       cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
[02/21 19:59:21    750s]       cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
[02/21 19:59:21    750s]       sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[02/21 19:59:21    750s]       wire capacitance : top=0.000fF, trunk=28.080fF, leaf=230.801fF, total=258.881fF
[02/21 19:59:21    750s]       wire lengths     : top=0.000um, trunk=286.780um, leaf=2126.554um, total=2413.334um
[02/21 19:59:21    750s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=768.940um, total=768.940um
[02/21 19:59:21    750s]     Clock DAG net violations after 'Wire Opt OverFix': none
[02/21 19:59:21    750s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[02/21 19:59:21    750s]       Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/21 19:59:21    750s]       Leaf  : target=0.050ns count=17 avg=0.047ns sd=0.001ns min=0.044ns max=0.049ns {0 <= 0.030ns, 0 <= 0.040ns, 2 <= 0.045ns, 9 <= 0.048ns, 6 <= 0.050ns}
[02/21 19:59:21    750s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[02/21 19:59:21    750s]        Bufs: CLKBUF_X3: 17 
[02/21 19:59:21    750s]     Clock DAG hash after 'Wire Opt OverFix': 9617165109605736423 2208511860501784202
[02/21 19:59:21    750s]     CTS services accumulated run-time stats after 'Wire Opt OverFix':
[02/21 19:59:21    750s]       delay calculator: calls=3903, total_wall_time=0.355s, mean_wall_time=0.091ms
[02/21 19:59:21    750s]       legalizer: calls=1194, total_wall_time=0.027s, mean_wall_time=0.023ms
[02/21 19:59:21    750s]       steiner router: calls=3011, total_wall_time=0.726s, mean_wall_time=0.241ms
[02/21 19:59:21    750s]     Primary reporting skew groups after 'Wire Opt OverFix':
[02/21 19:59:21    750s]       skew_group myCLK/VSDC: insertion delay [min=0.070, max=0.080, avg=0.076, sd=0.002], skew [0.009 vs 0.042], 100% {0.070, 0.080} (wid=0.008 ws=0.006) (gid=0.074 gs=0.006)
[02/21 19:59:21    750s]           min path sink: rC1_reg[52]/CK
[02/21 19:59:21    750s]           max path sink: rC8_reg[22]/CK
[02/21 19:59:21    750s]     Skew group summary after 'Wire Opt OverFix':
[02/21 19:59:21    750s]       skew_group myCLK/VSDC: insertion delay [min=0.070, max=0.080, avg=0.076, sd=0.002], skew [0.009 vs 0.042], 100% {0.070, 0.080} (wid=0.008 ws=0.006) (gid=0.074 gs=0.006)
[02/21 19:59:21    750s]     Legalizer API calls during this step: 233 succeeded with high effort: 233 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 19:59:21    750s]   Wire Opt OverFix done. (took cpu=0:00:00.6 real=0:00:00.6)
[02/21 19:59:21    750s]   Total capacitance is (rise=1012.375fF fall=937.857fF), of which (rise=258.881fF fall=258.881fF) is wire, and (rise=753.494fF fall=678.975fF) is gate.
[02/21 19:59:21    750s]   Stage::Polishing done. (took cpu=0:00:02.3 real=0:00:02.3)
[02/21 19:59:21    750s]   Stage::Updating netlist...
[02/21 19:59:21    750s]   Reset timing graph...
[02/21 19:59:21    750s] Ignoring AAE DB Resetting ...
[02/21 19:59:21    750s]   Reset timing graph done.
[02/21 19:59:21    750s]   Setting non-default rules before calling refine place.
[02/21 19:59:21    750s]   Leaving CCOpt scope - Cleaning up placement interface...
[02/21 19:59:21    750s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1979.6M, EPOCH TIME: 1677038361.281245
[02/21 19:59:21    750s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:768).
[02/21 19:59:21    750s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:21    750s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:21    750s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:21    750s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.010, MEM:1937.6M, EPOCH TIME: 1677038361.291311
[02/21 19:59:21    750s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 19:59:21    750s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[02/21 19:59:21    750s]   Leaving CCOpt scope - ClockRefiner...
[02/21 19:59:21    750s]   Assigned high priority to 17 instances.
[02/21 19:59:21    750s]   Soft fixed 17 clock instances.
[02/21 19:59:21    750s]   Performing Clock Only Refine Place.
[02/21 19:59:21    750s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[02/21 19:59:21    750s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1937.6M, EPOCH TIME: 1677038361.309810
[02/21 19:59:21    750s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1937.6M, EPOCH TIME: 1677038361.310149
[02/21 19:59:21    750s] Processing tracks to init pin-track alignment.
[02/21 19:59:21    750s] z: 2, totalTracks: 1
[02/21 19:59:21    750s] z: 4, totalTracks: 1
[02/21 19:59:21    750s] z: 6, totalTracks: 1
[02/21 19:59:21    750s] z: 8, totalTracks: 1
[02/21 19:59:21    750s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/21 19:59:21    750s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1937.6M, EPOCH TIME: 1677038361.313473
[02/21 19:59:21    750s] Info: 17 insts are soft-fixed.
[02/21 19:59:21    750s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:21    750s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:21    750s] 
[02/21 19:59:21    750s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 19:59:21    750s] OPERPROF:       Starting CMU at level 4, MEM:1937.6M, EPOCH TIME: 1677038361.318670
[02/21 19:59:21    750s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1937.6M, EPOCH TIME: 1677038361.319239
[02/21 19:59:21    750s] 
[02/21 19:59:21    750s] Bad Lib Cell Checking (CMU) is done! (0)
[02/21 19:59:21    750s] Info: 17 insts are soft-fixed.
[02/21 19:59:21    750s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.000, REAL:0.007, MEM:1937.6M, EPOCH TIME: 1677038361.320000
[02/21 19:59:21    750s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1937.6M, EPOCH TIME: 1677038361.320207
[02/21 19:59:21    750s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.010, REAL:0.000, MEM:1937.6M, EPOCH TIME: 1677038361.320371
[02/21 19:59:21    750s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1937.6MB).
[02/21 19:59:21    750s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.011, MEM:1937.6M, EPOCH TIME: 1677038361.321162
[02/21 19:59:21    750s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.012, MEM:1937.6M, EPOCH TIME: 1677038361.321344
[02/21 19:59:21    750s] TDRefine: refinePlace mode is spiral
[02/21 19:59:21    750s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.11434.9
[02/21 19:59:21    750s] OPERPROF: Starting RefinePlace at level 1, MEM:1937.6M, EPOCH TIME: 1677038361.321539
[02/21 19:59:21    750s] *** Starting refinePlace (0:12:31 mem=1937.6M) ***
[02/21 19:59:21    750s] Total net bbox length = 2.667e+04 (1.297e+04 1.370e+04) (ext = 7.277e+03)
[02/21 19:59:21    750s] 
[02/21 19:59:21    750s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 19:59:21    750s] Info: 17 insts are soft-fixed.
[02/21 19:59:21    750s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/21 19:59:21    750s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/21 19:59:21    750s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/21 19:59:21    750s] (I)      Default pattern map key = VQS64_4_default.
[02/21 19:59:21    750s] (I)      Default pattern map key = VQS64_4_default.
[02/21 19:59:21    750s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1937.6M, EPOCH TIME: 1677038361.329222
[02/21 19:59:21    750s] Starting refinePlace ...
[02/21 19:59:21    750s] (I)      Default pattern map key = VQS64_4_default.
[02/21 19:59:21    750s] One DDP V2 for no tweak run.
[02/21 19:59:21    750s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/21 19:59:21    750s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1937.6MB
[02/21 19:59:21    750s] Statistics of distance of Instance movement in refine placement:
[02/21 19:59:21    750s]   maximum (X+Y) =         0.00 um
[02/21 19:59:21    750s]   mean    (X+Y) =         0.00 um
[02/21 19:59:21    750s] Summary Report:
[02/21 19:59:21    750s] Instances move: 0 (out of 2663 movable)
[02/21 19:59:21    750s] Instances flipped: 0
[02/21 19:59:21    750s] Mean displacement: 0.00 um
[02/21 19:59:21    750s] Max displacement: 0.00 um 
[02/21 19:59:21    750s] Total instances moved : 0
[02/21 19:59:21    750s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.003, MEM:1937.6M, EPOCH TIME: 1677038361.332501
[02/21 19:59:21    750s] Total net bbox length = 2.667e+04 (1.297e+04 1.370e+04) (ext = 7.277e+03)
[02/21 19:59:21    750s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1937.6MB
[02/21 19:59:21    750s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1937.6MB) @(0:12:31 - 0:12:31).
[02/21 19:59:21    750s] *** Finished refinePlace (0:12:31 mem=1937.6M) ***
[02/21 19:59:21    750s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.11434.9
[02/21 19:59:21    750s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.013, MEM:1937.6M, EPOCH TIME: 1677038361.334475
[02/21 19:59:21    750s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1937.6M, EPOCH TIME: 1677038361.334712
[02/21 19:59:21    750s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[02/21 19:59:21    750s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:21    750s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:21    750s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:21    750s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.008, MEM:1937.6M, EPOCH TIME: 1677038361.342319
[02/21 19:59:21    750s]   ClockRefiner summary
[02/21 19:59:21    750s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 785).
[02/21 19:59:21    750s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 17).
[02/21 19:59:21    750s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 768).
[02/21 19:59:21    750s]   Restoring pStatusCts on 17 clock instances.
[02/21 19:59:21    750s]   Revert refine place priority changes on 0 instances.
[02/21 19:59:21    750s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 19:59:21    750s]   Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/21 19:59:21    750s]   CCOpt::Phase::Implementation done. (took cpu=0:00:02.8 real=0:00:02.9)
[02/21 19:59:21    750s]   CCOpt::Phase::eGRPC...
[02/21 19:59:21    750s]   eGR Post Conditioning loop iteration 0...
[02/21 19:59:21    750s]     Clock implementation routing...
[02/21 19:59:21    750s]       Leaving CCOpt scope - Routing Tools...
[02/21 19:59:21    750s] Net route status summary:
[02/21 19:59:21    750s]   Clock:        18 (unrouted=18, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/21 19:59:21    750s]   Non-clock:  3290 (unrouted=100, trialRouted=3190, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=100, (crossesIlmBoundary AND tooFewTerms=0)])
[02/21 19:59:21    750s]       Routing using eGR only...
[02/21 19:59:21    750s]         Early Global Route - eGR only step...
[02/21 19:59:21    750s] (ccopt eGR): There are 18 nets to be routed. 0 nets have skip routing designation.
[02/21 19:59:21    750s] (ccopt eGR): There are 18 nets for routing of which 18 have one or more fixed wires.
[02/21 19:59:21    750s] (ccopt eGR): Start to route 18 all nets
[02/21 19:59:21    750s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1937.63 MB )
[02/21 19:59:21    750s] (I)      ==================== Layers =====================
[02/21 19:59:21    750s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 19:59:21    750s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[02/21 19:59:21    750s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 19:59:21    750s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[02/21 19:59:21    750s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[02/21 19:59:21    750s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[02/21 19:59:21    750s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[02/21 19:59:21    750s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[02/21 19:59:21    750s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[02/21 19:59:21    750s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[02/21 19:59:21    750s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[02/21 19:59:21    750s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[02/21 19:59:21    750s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[02/21 19:59:21    750s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[02/21 19:59:21    750s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[02/21 19:59:21    750s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[02/21 19:59:21    750s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[02/21 19:59:21    750s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[02/21 19:59:21    750s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[02/21 19:59:21    750s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[02/21 19:59:21    750s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[02/21 19:59:21    750s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[02/21 19:59:21    750s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 19:59:21    750s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[02/21 19:59:21    750s] (I)      |   0 |  0 |  active |   other |        |    MS |
[02/21 19:59:21    750s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[02/21 19:59:21    750s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 19:59:21    750s] (I)      Started Import and model ( Curr Mem: 1937.63 MB )
[02/21 19:59:21    750s] (I)      Default pattern map key = VQS64_4_default.
[02/21 19:59:21    750s] (I)      == Non-default Options ==
[02/21 19:59:21    750s] (I)      Clean congestion better                            : true
[02/21 19:59:21    750s] (I)      Estimate vias on DPT layer                         : true
[02/21 19:59:21    750s] (I)      Clean congestion layer assignment rounds           : 3
[02/21 19:59:21    750s] (I)      Layer constraints as soft constraints              : true
[02/21 19:59:21    750s] (I)      Soft top layer                                     : true
[02/21 19:59:21    750s] (I)      Skip prospective layer relax nets                  : true
[02/21 19:59:21    750s] (I)      Better NDR handling                                : true
[02/21 19:59:21    750s] (I)      Improved NDR modeling in LA                        : true
[02/21 19:59:21    750s] (I)      Routing cost fix for NDR handling                  : true
[02/21 19:59:21    750s] (I)      Block tracks for preroutes                         : true
[02/21 19:59:21    750s] (I)      Assign IRoute by net group key                     : true
[02/21 19:59:21    750s] (I)      Block unroutable channels                          : true
[02/21 19:59:21    750s] (I)      Block unroutable channels 3D                       : true
[02/21 19:59:21    750s] (I)      Bound layer relaxed segment wl                     : true
[02/21 19:59:21    750s] (I)      Blocked pin reach length threshold                 : 2
[02/21 19:59:21    750s] (I)      Check blockage within NDR space in TA              : true
[02/21 19:59:21    750s] (I)      Skip must join for term with via pillar            : true
[02/21 19:59:21    750s] (I)      Model find APA for IO pin                          : true
[02/21 19:59:21    750s] (I)      On pin location for off pin term                   : true
[02/21 19:59:21    750s] (I)      Handle EOL spacing                                 : true
[02/21 19:59:21    750s] (I)      Merge PG vias by gap                               : true
[02/21 19:59:21    750s] (I)      Maximum routing layer                              : 10
[02/21 19:59:21    750s] (I)      Route selected nets only                           : true
[02/21 19:59:21    750s] (I)      Refine MST                                         : true
[02/21 19:59:21    750s] (I)      Honor PRL                                          : true
[02/21 19:59:21    750s] (I)      Strong congestion aware                            : true
[02/21 19:59:21    750s] (I)      Improved initial location for IRoutes              : true
[02/21 19:59:21    750s] (I)      Multi panel TA                                     : true
[02/21 19:59:21    750s] (I)      Penalize wire overlap                              : true
[02/21 19:59:21    750s] (I)      Expand small instance blockage                     : true
[02/21 19:59:21    750s] (I)      Reduce via in TA                                   : true
[02/21 19:59:21    750s] (I)      SS-aware routing                                   : true
[02/21 19:59:21    750s] (I)      Improve tree edge sharing                          : true
[02/21 19:59:21    750s] (I)      Improve 2D via estimation                          : true
[02/21 19:59:21    750s] (I)      Refine Steiner tree                                : true
[02/21 19:59:21    750s] (I)      Build spine tree                                   : true
[02/21 19:59:21    750s] (I)      Model pass through capacity                        : true
[02/21 19:59:21    750s] (I)      Extend blockages by a half GCell                   : true
[02/21 19:59:21    750s] (I)      Consider pin shapes                                : true
[02/21 19:59:21    750s] (I)      Consider pin shapes for all nodes                  : true
[02/21 19:59:21    750s] (I)      Consider NR APA                                    : true
[02/21 19:59:21    750s] (I)      Consider IO pin shape                              : true
[02/21 19:59:21    750s] (I)      Fix pin connection bug                             : true
[02/21 19:59:21    750s] (I)      Consider layer RC for local wires                  : true
[02/21 19:59:21    750s] (I)      Route to clock mesh pin                            : true
[02/21 19:59:21    750s] (I)      LA-aware pin escape length                         : 2
[02/21 19:59:21    750s] (I)      Connect multiple ports                             : true
[02/21 19:59:21    750s] (I)      Split for must join                                : true
[02/21 19:59:21    750s] (I)      Number of threads                                  : 1
[02/21 19:59:21    750s] (I)      Routing effort level                               : 10000
[02/21 19:59:21    750s] (I)      Prefer layer length threshold                      : 8
[02/21 19:59:21    750s] (I)      Overflow penalty cost                              : 10
[02/21 19:59:21    750s] (I)      A-star cost                                        : 0.300000
[02/21 19:59:21    750s] (I)      Misalignment cost                                  : 10.000000
[02/21 19:59:21    750s] (I)      Threshold for short IRoute                         : 6
[02/21 19:59:21    750s] (I)      Via cost during post routing                       : 1.000000
[02/21 19:59:21    750s] (I)      Layer congestion ratios                            : { { 1.0 } }
[02/21 19:59:21    750s] (I)      Source-to-sink ratio                               : 0.300000
[02/21 19:59:21    750s] (I)      Scenic ratio bound                                 : 3.000000
[02/21 19:59:21    750s] (I)      Segment layer relax scenic ratio                   : 1.250000
[02/21 19:59:21    750s] (I)      Source-sink aware LA ratio                         : 0.500000
[02/21 19:59:21    750s] (I)      PG-aware similar topology routing                  : true
[02/21 19:59:21    750s] (I)      Maze routing via cost fix                          : true
[02/21 19:59:21    750s] (I)      Apply PRL on PG terms                              : true
[02/21 19:59:21    750s] (I)      Apply PRL on obs objects                           : true
[02/21 19:59:21    750s] (I)      Handle range-type spacing rules                    : true
[02/21 19:59:21    750s] (I)      PG gap threshold multiplier                        : 10.000000
[02/21 19:59:21    750s] (I)      Parallel spacing query fix                         : true
[02/21 19:59:21    750s] (I)      Force source to root IR                            : true
[02/21 19:59:21    750s] (I)      Layer Weights                                      : L2:4 L3:2.5
[02/21 19:59:21    750s] (I)      Do not relax to DPT layer                          : true
[02/21 19:59:21    750s] (I)      No DPT in post routing                             : true
[02/21 19:59:21    750s] (I)      Modeling PG via merging fix                        : true
[02/21 19:59:21    750s] (I)      Shield aware TA                                    : true
[02/21 19:59:21    750s] (I)      Strong shield aware TA                             : true
[02/21 19:59:21    750s] (I)      Overflow calculation fix in LA                     : true
[02/21 19:59:21    750s] (I)      Post routing fix                                   : true
[02/21 19:59:21    750s] (I)      Strong post routing                                : true
[02/21 19:59:21    750s] (I)      Access via pillar from top                         : true
[02/21 19:59:21    750s] (I)      NDR via pillar fix                                 : true
[02/21 19:59:21    750s] (I)      Violation on path threshold                        : 1
[02/21 19:59:21    750s] (I)      Pass through capacity modeling                     : true
[02/21 19:59:21    750s] (I)      Select the non-relaxed segments in post routing stage : true
[02/21 19:59:21    750s] (I)      Select term pin box for io pin                     : true
[02/21 19:59:21    750s] (I)      Penalize NDR sharing                               : true
[02/21 19:59:21    750s] (I)      Enable special modeling                            : false
[02/21 19:59:21    750s] (I)      Keep fixed segments                                : true
[02/21 19:59:21    750s] (I)      Reorder net groups by key                          : true
[02/21 19:59:21    750s] (I)      Increase net scenic ratio                          : true
[02/21 19:59:21    750s] (I)      Method to set GCell size                           : row
[02/21 19:59:21    750s] (I)      Connect multiple ports and must join fix           : true
[02/21 19:59:21    750s] (I)      Avoid high resistance layers                       : true
[02/21 19:59:21    750s] (I)      Model find APA for IO pin fix                      : true
[02/21 19:59:21    750s] (I)      Avoid connecting non-metal layers                  : true
[02/21 19:59:21    750s] (I)      Use track pitch for NDR                            : true
[02/21 19:59:21    750s] (I)      Enable layer relax to lower layer                  : true
[02/21 19:59:21    750s] (I)      Enable layer relax to upper layer                  : true
[02/21 19:59:21    750s] (I)      Top layer relaxation fix                           : true
[02/21 19:59:21    750s] (I)      Handle non-default track width                     : false
[02/21 19:59:21    750s] (I)      Counted 351 PG shapes. We will not process PG shapes layer by layer.
[02/21 19:59:21    750s] (I)      Use row-based GCell size
[02/21 19:59:21    750s] (I)      Use row-based GCell align
[02/21 19:59:21    750s] (I)      layer 0 area = 0
[02/21 19:59:21    750s] (I)      layer 1 area = 0
[02/21 19:59:21    750s] (I)      layer 2 area = 0
[02/21 19:59:21    750s] (I)      layer 3 area = 0
[02/21 19:59:21    750s] (I)      layer 4 area = 0
[02/21 19:59:21    750s] (I)      layer 5 area = 0
[02/21 19:59:21    750s] (I)      layer 6 area = 0
[02/21 19:59:21    750s] (I)      layer 7 area = 0
[02/21 19:59:21    750s] (I)      layer 8 area = 0
[02/21 19:59:21    750s] (I)      layer 9 area = 0
[02/21 19:59:21    750s] (I)      GCell unit size   : 2800
[02/21 19:59:21    750s] (I)      GCell multiplier  : 1
[02/21 19:59:21    750s] (I)      GCell row height  : 2800
[02/21 19:59:21    750s] (I)      Actual row height : 2800
[02/21 19:59:21    750s] (I)      GCell align ref   : 10080 10080
[02/21 19:59:21    750s] [NR-eGR] Track table information for default rule: 
[02/21 19:59:21    750s] [NR-eGR] metal1 has single uniform track structure
[02/21 19:59:21    750s] [NR-eGR] metal2 has single uniform track structure
[02/21 19:59:21    750s] [NR-eGR] metal3 has single uniform track structure
[02/21 19:59:21    750s] [NR-eGR] metal4 has single uniform track structure
[02/21 19:59:21    750s] [NR-eGR] metal5 has single uniform track structure
[02/21 19:59:21    750s] [NR-eGR] metal6 has single uniform track structure
[02/21 19:59:21    750s] [NR-eGR] metal7 has single uniform track structure
[02/21 19:59:21    750s] [NR-eGR] metal8 has single uniform track structure
[02/21 19:59:21    750s] [NR-eGR] metal9 has single uniform track structure
[02/21 19:59:21    750s] [NR-eGR] metal10 has single uniform track structure
[02/21 19:59:21    750s] (I)      ============== Default via ===============
[02/21 19:59:21    750s] (I)      +---+------------------+-----------------+
[02/21 19:59:21    750s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[02/21 19:59:21    750s] (I)      +---+------------------+-----------------+
[02/21 19:59:21    750s] (I)      | 1 |    8  via1_7     |    8  via1_7    |
[02/21 19:59:21    750s] (I)      | 2 |   12  via2_5     |   12  via2_5    |
[02/21 19:59:21    750s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[02/21 19:59:21    750s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[02/21 19:59:21    750s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[02/21 19:59:21    750s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[02/21 19:59:21    750s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[02/21 19:59:21    750s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[02/21 19:59:21    750s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[02/21 19:59:21    750s] (I)      +---+------------------+-----------------+
[02/21 19:59:21    750s] [NR-eGR] Read 454 PG shapes
[02/21 19:59:21    750s] [NR-eGR] Read 0 clock shapes
[02/21 19:59:21    750s] [NR-eGR] Read 0 other shapes
[02/21 19:59:21    750s] [NR-eGR] #Routing Blockages  : 0
[02/21 19:59:21    750s] [NR-eGR] #Instance Blockages : 0
[02/21 19:59:21    750s] [NR-eGR] #PG Blockages       : 454
[02/21 19:59:21    750s] [NR-eGR] #Halo Blockages     : 0
[02/21 19:59:21    750s] [NR-eGR] #Boundary Blockages : 0
[02/21 19:59:21    750s] [NR-eGR] #Clock Blockages    : 0
[02/21 19:59:21    750s] [NR-eGR] #Other Blockages    : 0
[02/21 19:59:21    750s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/21 19:59:21    750s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/21 19:59:21    750s] [NR-eGR] Read 3208 nets ( ignored 3190 )
[02/21 19:59:21    750s] [NR-eGR] Connected 0 must-join pins/ports
[02/21 19:59:21    750s] (I)      early_global_route_priority property id does not exist.
[02/21 19:59:21    750s] (I)      Read Num Blocks=454  Num Prerouted Wires=0  Num CS=0
[02/21 19:59:21    750s] (I)      Layer 1 (V) : #blockages 454 : #preroutes 0
[02/21 19:59:21    750s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[02/21 19:59:21    750s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[02/21 19:59:21    750s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[02/21 19:59:21    750s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[02/21 19:59:21    750s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[02/21 19:59:21    750s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[02/21 19:59:21    750s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[02/21 19:59:21    750s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[02/21 19:59:21    750s] (I)      Moved 1 terms for better access 
[02/21 19:59:21    750s] (I)      Number of ignored nets                =      0
[02/21 19:59:21    750s] (I)      Number of connected nets              =      0
[02/21 19:59:21    750s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/21 19:59:21    750s] (I)      Number of clock nets                  =     18.  Ignored: No
[02/21 19:59:21    750s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/21 19:59:21    750s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/21 19:59:21    750s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/21 19:59:21    750s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/21 19:59:21    750s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/21 19:59:21    750s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/21 19:59:21    750s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/21 19:59:21    750s] [NR-eGR] There are 18 clock nets ( 18 with NDR ).
[02/21 19:59:21    750s] (I)      Ndr track 0 does not exist
[02/21 19:59:21    750s] (I)      ---------------------Grid Graph Info--------------------
[02/21 19:59:21    750s] (I)      Routing area        : (0, 0) - (214200, 204960)
[02/21 19:59:21    750s] (I)      Core area           : (10080, 10080) - (204120, 194880)
[02/21 19:59:21    750s] (I)      Site width          :   380  (dbu)
[02/21 19:59:21    750s] (I)      Row height          :  2800  (dbu)
[02/21 19:59:21    750s] (I)      GCell row height    :  2800  (dbu)
[02/21 19:59:21    750s] (I)      GCell width         :  2800  (dbu)
[02/21 19:59:21    750s] (I)      GCell height        :  2800  (dbu)
[02/21 19:59:21    750s] (I)      Grid                :    76    73    10
[02/21 19:59:21    750s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[02/21 19:59:21    750s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[02/21 19:59:21    750s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[02/21 19:59:21    750s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[02/21 19:59:21    750s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[02/21 19:59:21    750s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[02/21 19:59:21    750s] (I)      Default pitch size  :   270   280   280   560   560   560  1680  1680  3200  3360
[02/21 19:59:21    750s] (I)      First track coord   :   140   190   140   750   700   750  1820  1870  3820  3550
[02/21 19:59:21    750s] (I)      Num tracks per GCell: 10.37 10.00 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[02/21 19:59:21    750s] (I)      Total num of tracks :   732   765   732   381   365   381   121   127    63    63
[02/21 19:59:21    750s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[02/21 19:59:21    750s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[02/21 19:59:21    750s] (I)      --------------------------------------------------------
[02/21 19:59:21    750s] 
[02/21 19:59:21    750s] [NR-eGR] ============ Routing rule table ============
[02/21 19:59:21    750s] [NR-eGR] Rule id: 0  Nets: 18
[02/21 19:59:21    750s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[02/21 19:59:21    750s] (I)                    Layer    2    3     4     5     6     7     8     9    10 
[02/21 19:59:21    750s] (I)                    Pitch  560  560  1120  1120  1120  3200  3200  6400  6400 
[02/21 19:59:21    750s] (I)             #Used tracks    2    2     2     2     2     2     2     2     2 
[02/21 19:59:21    750s] (I)       #Fully used tracks    1    1     1     1     1     1     1     1     1 
[02/21 19:59:21    750s] [NR-eGR] ========================================
[02/21 19:59:21    750s] [NR-eGR] 
[02/21 19:59:21    750s] (I)      =============== Blocked Tracks ===============
[02/21 19:59:21    750s] (I)      +-------+---------+----------+---------------+
[02/21 19:59:21    750s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/21 19:59:21    750s] (I)      +-------+---------+----------+---------------+
[02/21 19:59:21    750s] (I)      |     1 |       0 |        0 |         0.00% |
[02/21 19:59:21    750s] (I)      |     2 |   55845 |     4264 |         7.64% |
[02/21 19:59:21    750s] (I)      |     3 |   55632 |        0 |         0.00% |
[02/21 19:59:21    750s] (I)      |     4 |   27813 |        0 |         0.00% |
[02/21 19:59:21    750s] (I)      |     5 |   27740 |        0 |         0.00% |
[02/21 19:59:21    750s] (I)      |     6 |   27813 |        0 |         0.00% |
[02/21 19:59:21    750s] (I)      |     7 |    9196 |        0 |         0.00% |
[02/21 19:59:21    750s] (I)      |     8 |    9271 |        0 |         0.00% |
[02/21 19:59:21    750s] (I)      |     9 |    4788 |        0 |         0.00% |
[02/21 19:59:21    750s] (I)      |    10 |    4599 |        0 |         0.00% |
[02/21 19:59:21    750s] (I)      +-------+---------+----------+---------------+
[02/21 19:59:21    750s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1937.63 MB )
[02/21 19:59:21    750s] (I)      Reset routing kernel
[02/21 19:59:21    750s] (I)      Started Global Routing ( Curr Mem: 1937.63 MB )
[02/21 19:59:21    750s] (I)      totalPins=803  totalGlobalPin=803 (100.00%)
[02/21 19:59:21    750s] (I)      total 2D Cap : 83445 = (55632 H, 27813 V)
[02/21 19:59:21    750s] [NR-eGR] Layer group 1: route 18 net(s) in layer range [3, 4]
[02/21 19:59:21    750s] (I)      
[02/21 19:59:21    750s] (I)      ============  Phase 1a Route ============
[02/21 19:59:21    750s] (I)      Usage: 1675 = (737 H, 938 V) = (1.32% H, 3.37% V) = (1.032e+03um H, 1.313e+03um V)
[02/21 19:59:21    750s] (I)      
[02/21 19:59:21    750s] (I)      ============  Phase 1b Route ============
[02/21 19:59:21    750s] (I)      Usage: 1675 = (737 H, 938 V) = (1.32% H, 3.37% V) = (1.032e+03um H, 1.313e+03um V)
[02/21 19:59:21    750s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.345000e+03um
[02/21 19:59:21    750s] (I)      
[02/21 19:59:21    750s] (I)      ============  Phase 1c Route ============
[02/21 19:59:21    750s] (I)      Usage: 1675 = (737 H, 938 V) = (1.32% H, 3.37% V) = (1.032e+03um H, 1.313e+03um V)
[02/21 19:59:21    750s] (I)      
[02/21 19:59:21    750s] (I)      ============  Phase 1d Route ============
[02/21 19:59:21    750s] (I)      Usage: 1675 = (737 H, 938 V) = (1.32% H, 3.37% V) = (1.032e+03um H, 1.313e+03um V)
[02/21 19:59:21    750s] (I)      
[02/21 19:59:21    750s] (I)      ============  Phase 1e Route ============
[02/21 19:59:21    750s] (I)      Usage: 1675 = (737 H, 938 V) = (1.32% H, 3.37% V) = (1.032e+03um H, 1.313e+03um V)
[02/21 19:59:21    750s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.345000e+03um
[02/21 19:59:21    750s] (I)      
[02/21 19:59:21    750s] (I)      ============  Phase 1f Route ============
[02/21 19:59:21    750s] (I)      Usage: 1675 = (737 H, 938 V) = (1.32% H, 3.37% V) = (1.032e+03um H, 1.313e+03um V)
[02/21 19:59:21    750s] (I)      
[02/21 19:59:21    750s] (I)      ============  Phase 1g Route ============
[02/21 19:59:21    750s] (I)      Usage: 1640 = (718 H, 922 V) = (1.29% H, 3.31% V) = (1.005e+03um H, 1.291e+03um V)
[02/21 19:59:21    750s] (I)      #Nets         : 18
[02/21 19:59:21    750s] (I)      #Relaxed nets : 6
[02/21 19:59:21    750s] (I)      Wire length   : 1144
[02/21 19:59:21    750s] [NR-eGR] Create a new net group with 6 nets and layer range [3, 6]
[02/21 19:59:21    750s] (I)      
[02/21 19:59:21    750s] (I)      ============  Phase 1h Route ============
[02/21 19:59:21    750s] (I)      Usage: 1640 = (718 H, 922 V) = (1.29% H, 3.31% V) = (1.005e+03um H, 1.291e+03um V)
[02/21 19:59:21    750s] (I)      total 2D Cap : 138998 = (83372 H, 55626 V)
[02/21 19:59:21    750s] [NR-eGR] Layer group 2: route 6 net(s) in layer range [3, 6]
[02/21 19:59:21    750s] (I)      
[02/21 19:59:21    750s] (I)      ============  Phase 1a Route ============
[02/21 19:59:21    750s] (I)      Usage: 2167 = (955 H, 1212 V) = (1.15% H, 2.18% V) = (1.337e+03um H, 1.697e+03um V)
[02/21 19:59:21    750s] (I)      
[02/21 19:59:21    750s] (I)      ============  Phase 1b Route ============
[02/21 19:59:21    750s] (I)      Usage: 2167 = (955 H, 1212 V) = (1.15% H, 2.18% V) = (1.337e+03um H, 1.697e+03um V)
[02/21 19:59:21    750s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.033800e+03um
[02/21 19:59:21    750s] (I)      
[02/21 19:59:21    750s] (I)      ============  Phase 1c Route ============
[02/21 19:59:21    750s] (I)      Usage: 2167 = (955 H, 1212 V) = (1.15% H, 2.18% V) = (1.337e+03um H, 1.697e+03um V)
[02/21 19:59:21    750s] (I)      
[02/21 19:59:21    750s] (I)      ============  Phase 1d Route ============
[02/21 19:59:21    750s] (I)      Usage: 2167 = (955 H, 1212 V) = (1.15% H, 2.18% V) = (1.337e+03um H, 1.697e+03um V)
[02/21 19:59:21    750s] (I)      
[02/21 19:59:21    750s] (I)      ============  Phase 1e Route ============
[02/21 19:59:21    750s] (I)      Usage: 2167 = (955 H, 1212 V) = (1.15% H, 2.18% V) = (1.337e+03um H, 1.697e+03um V)
[02/21 19:59:21    750s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.033800e+03um
[02/21 19:59:21    750s] (I)      
[02/21 19:59:21    750s] (I)      ============  Phase 1f Route ============
[02/21 19:59:21    750s] (I)      Usage: 2167 = (955 H, 1212 V) = (1.15% H, 2.18% V) = (1.337e+03um H, 1.697e+03um V)
[02/21 19:59:21    750s] (I)      
[02/21 19:59:21    750s] (I)      ============  Phase 1g Route ============
[02/21 19:59:21    750s] (I)      Usage: 2139 = (939 H, 1200 V) = (1.13% H, 2.16% V) = (1.315e+03um H, 1.680e+03um V)
[02/21 19:59:21    750s] (I)      #Nets         : 6
[02/21 19:59:21    750s] (I)      #Relaxed nets : 5
[02/21 19:59:21    750s] (I)      Wire length   : 81
[02/21 19:59:21    750s] [NR-eGR] Create a new net group with 5 nets and layer range [3, 8]
[02/21 19:59:21    750s] (I)      
[02/21 19:59:21    750s] (I)      ============  Phase 1h Route ============
[02/21 19:59:21    750s] (I)      Usage: 2138 = (938 H, 1200 V) = (1.13% H, 2.16% V) = (1.313e+03um H, 1.680e+03um V)
[02/21 19:59:21    750s] (I)      total 2D Cap : 157465 = (92568 H, 64897 V)
[02/21 19:59:21    750s] [NR-eGR] Layer group 3: route 5 net(s) in layer range [3, 8]
[02/21 19:59:21    750s] (I)      
[02/21 19:59:21    750s] (I)      ============  Phase 1a Route ============
[02/21 19:59:21    750s] (I)      Usage: 2583 = (1132 H, 1451 V) = (1.22% H, 2.24% V) = (1.585e+03um H, 2.031e+03um V)
[02/21 19:59:21    750s] (I)      
[02/21 19:59:21    750s] (I)      ============  Phase 1b Route ============
[02/21 19:59:21    750s] (I)      Usage: 2583 = (1132 H, 1451 V) = (1.22% H, 2.24% V) = (1.585e+03um H, 2.031e+03um V)
[02/21 19:59:21    750s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 3.616200e+03um
[02/21 19:59:21    750s] (I)      
[02/21 19:59:21    750s] (I)      ============  Phase 1c Route ============
[02/21 19:59:21    750s] (I)      Usage: 2583 = (1132 H, 1451 V) = (1.22% H, 2.24% V) = (1.585e+03um H, 2.031e+03um V)
[02/21 19:59:21    750s] (I)      
[02/21 19:59:21    750s] (I)      ============  Phase 1d Route ============
[02/21 19:59:21    750s] (I)      Usage: 2583 = (1132 H, 1451 V) = (1.22% H, 2.24% V) = (1.585e+03um H, 2.031e+03um V)
[02/21 19:59:21    750s] (I)      
[02/21 19:59:21    750s] (I)      ============  Phase 1e Route ============
[02/21 19:59:21    750s] (I)      Usage: 2583 = (1132 H, 1451 V) = (1.22% H, 2.24% V) = (1.585e+03um H, 2.031e+03um V)
[02/21 19:59:21    750s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 3.616200e+03um
[02/21 19:59:21    750s] (I)      
[02/21 19:59:21    750s] (I)      ============  Phase 1f Route ============
[02/21 19:59:21    750s] (I)      Usage: 2583 = (1132 H, 1451 V) = (1.22% H, 2.24% V) = (1.585e+03um H, 2.031e+03um V)
[02/21 19:59:21    750s] (I)      
[02/21 19:59:21    750s] (I)      ============  Phase 1g Route ============
[02/21 19:59:21    750s] (I)      Usage: 2557 = (1118 H, 1439 V) = (1.21% H, 2.22% V) = (1.565e+03um H, 2.015e+03um V)
[02/21 19:59:21    750s] (I)      #Nets         : 5
[02/21 19:59:21    750s] (I)      #Relaxed nets : 5
[02/21 19:59:21    750s] (I)      Wire length   : 0
[02/21 19:59:21    750s] [NR-eGR] Create a new net group with 5 nets and layer range [3, 10]
[02/21 19:59:21    750s] (I)      
[02/21 19:59:21    750s] (I)      ============  Phase 1h Route ============
[02/21 19:59:21    750s] (I)      Usage: 2557 = (1118 H, 1439 V) = (1.21% H, 2.22% V) = (1.565e+03um H, 2.015e+03um V)
[02/21 19:59:21    750s] (I)      total 2D Cap : 166852 = (97356 H, 69496 V)
[02/21 19:59:21    750s] [NR-eGR] Layer group 4: route 5 net(s) in layer range [3, 10]
[02/21 19:59:21    750s] (I)      
[02/21 19:59:21    750s] (I)      ============  Phase 1a Route ============
[02/21 19:59:21    750s] (I)      Usage: 3002 = (1312 H, 1690 V) = (1.35% H, 2.43% V) = (1.837e+03um H, 2.366e+03um V)
[02/21 19:59:21    750s] (I)      
[02/21 19:59:21    750s] (I)      ============  Phase 1b Route ============
[02/21 19:59:21    750s] (I)      Usage: 3002 = (1312 H, 1690 V) = (1.35% H, 2.43% V) = (1.837e+03um H, 2.366e+03um V)
[02/21 19:59:21    750s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 4.202800e+03um
[02/21 19:59:21    750s] (I)      
[02/21 19:59:21    750s] (I)      ============  Phase 1c Route ============
[02/21 19:59:21    750s] (I)      Usage: 3002 = (1312 H, 1690 V) = (1.35% H, 2.43% V) = (1.837e+03um H, 2.366e+03um V)
[02/21 19:59:21    750s] (I)      
[02/21 19:59:21    750s] (I)      ============  Phase 1d Route ============
[02/21 19:59:21    750s] (I)      Usage: 3002 = (1312 H, 1690 V) = (1.35% H, 2.43% V) = (1.837e+03um H, 2.366e+03um V)
[02/21 19:59:21    750s] (I)      
[02/21 19:59:21    750s] (I)      ============  Phase 1e Route ============
[02/21 19:59:21    750s] (I)      Usage: 3002 = (1312 H, 1690 V) = (1.35% H, 2.43% V) = (1.837e+03um H, 2.366e+03um V)
[02/21 19:59:21    750s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 4.202800e+03um
[02/21 19:59:21    750s] (I)      
[02/21 19:59:21    750s] (I)      ============  Phase 1f Route ============
[02/21 19:59:21    750s] (I)      Usage: 3002 = (1312 H, 1690 V) = (1.35% H, 2.43% V) = (1.837e+03um H, 2.366e+03um V)
[02/21 19:59:21    750s] (I)      
[02/21 19:59:21    750s] (I)      ============  Phase 1g Route ============
[02/21 19:59:21    750s] (I)      Usage: 2976 = (1298 H, 1678 V) = (1.33% H, 2.41% V) = (1.817e+03um H, 2.349e+03um V)
[02/21 19:59:21    750s] (I)      #Nets         : 5
[02/21 19:59:21    750s] (I)      #Relaxed nets : 5
[02/21 19:59:21    750s] (I)      Wire length   : 0
[02/21 19:59:21    750s] [NR-eGR] Create a new net group with 5 nets and layer range [2, 10]
[02/21 19:59:21    750s] (I)      
[02/21 19:59:21    750s] (I)      ============  Phase 1h Route ============
[02/21 19:59:21    750s] (I)      Usage: 2976 = (1298 H, 1678 V) = (1.33% H, 2.41% V) = (1.817e+03um H, 2.349e+03um V)
[02/21 19:59:21    750s] (I)      total 2D Cap : 218433 = (97356 H, 121077 V)
[02/21 19:59:21    750s] [NR-eGR] Layer group 5: route 5 net(s) in layer range [2, 10]
[02/21 19:59:21    750s] (I)      
[02/21 19:59:21    750s] (I)      ============  Phase 1a Route ============
[02/21 19:59:21    750s] (I)      Usage: 3849 = (1679 H, 2170 V) = (1.72% H, 1.79% V) = (2.351e+03um H, 3.038e+03um V)
[02/21 19:59:21    750s] (I)      
[02/21 19:59:21    750s] (I)      ============  Phase 1b Route ============
[02/21 19:59:21    750s] (I)      Usage: 3849 = (1679 H, 2170 V) = (1.72% H, 1.79% V) = (2.351e+03um H, 3.038e+03um V)
[02/21 19:59:21    750s] (I)      Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 5.388600e+03um
[02/21 19:59:21    750s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/21 19:59:21    750s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/21 19:59:21    750s] (I)      
[02/21 19:59:21    750s] (I)      ============  Phase 1c Route ============
[02/21 19:59:21    750s] (I)      Usage: 3849 = (1679 H, 2170 V) = (1.72% H, 1.79% V) = (2.351e+03um H, 3.038e+03um V)
[02/21 19:59:21    750s] (I)      
[02/21 19:59:21    750s] (I)      ============  Phase 1d Route ============
[02/21 19:59:21    750s] (I)      Usage: 3849 = (1679 H, 2170 V) = (1.72% H, 1.79% V) = (2.351e+03um H, 3.038e+03um V)
[02/21 19:59:21    750s] (I)      
[02/21 19:59:21    750s] (I)      ============  Phase 1e Route ============
[02/21 19:59:21    750s] (I)      Usage: 3849 = (1679 H, 2170 V) = (1.72% H, 1.79% V) = (2.351e+03um H, 3.038e+03um V)
[02/21 19:59:21    750s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 5.388600e+03um
[02/21 19:59:21    750s] (I)      
[02/21 19:59:21    750s] (I)      ============  Phase 1f Route ============
[02/21 19:59:21    750s] (I)      Usage: 3849 = (1679 H, 2170 V) = (1.72% H, 1.79% V) = (2.351e+03um H, 3.038e+03um V)
[02/21 19:59:21    750s] (I)      
[02/21 19:59:21    750s] (I)      ============  Phase 1g Route ============
[02/21 19:59:21    750s] (I)      Usage: 3848 = (1680 H, 2168 V) = (1.73% H, 1.79% V) = (2.352e+03um H, 3.035e+03um V)
[02/21 19:59:21    750s] (I)      
[02/21 19:59:21    750s] (I)      ============  Phase 1h Route ============
[02/21 19:59:21    750s] (I)      Usage: 3848 = (1680 H, 2168 V) = (1.73% H, 1.79% V) = (2.352e+03um H, 3.035e+03um V)
[02/21 19:59:21    750s] (I)      
[02/21 19:59:21    750s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/21 19:59:21    750s] [NR-eGR]                        OverCon            
[02/21 19:59:21    750s] [NR-eGR]                         #Gcell     %Gcell
[02/21 19:59:21    750s] [NR-eGR]        Layer             (1-0)    OverCon
[02/21 19:59:21    750s] [NR-eGR] ----------------------------------------------
[02/21 19:59:21    750s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/21 19:59:21    750s] [NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[02/21 19:59:21    750s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/21 19:59:21    750s] [NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[02/21 19:59:21    750s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[02/21 19:59:21    750s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[02/21 19:59:21    750s] [NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[02/21 19:59:21    750s] [NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[02/21 19:59:21    750s] [NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[02/21 19:59:21    750s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[02/21 19:59:21    750s] [NR-eGR] ----------------------------------------------
[02/21 19:59:21    750s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[02/21 19:59:21    750s] [NR-eGR] 
[02/21 19:59:21    750s] (I)      Finished Global Routing ( CPU: 0.06 sec, Real: 0.07 sec, Curr Mem: 1937.63 MB )
[02/21 19:59:21    750s] (I)      total 2D Cap : 218433 = (97356 H, 121077 V)
[02/21 19:59:21    750s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/21 19:59:21    750s] (I)      ============= Track Assignment ============
[02/21 19:59:21    750s] (I)      Started Track Assignment (1T) ( Curr Mem: 1937.63 MB )
[02/21 19:59:21    750s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[02/21 19:59:21    750s] (I)      Run Multi-thread track assignment
[02/21 19:59:21    750s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1937.63 MB )
[02/21 19:59:21    750s] (I)      Started Export ( Curr Mem: 1937.63 MB )
[02/21 19:59:21    750s] [NR-eGR]                  Length (um)   Vias 
[02/21 19:59:21    750s] [NR-eGR] ------------------------------------
[02/21 19:59:21    750s] [NR-eGR]  metal1   (1H)             0   9704 
[02/21 19:59:21    750s] [NR-eGR]  metal2   (2V)         12786  13122 
[02/21 19:59:21    750s] [NR-eGR]  metal3   (3H)         13444   1156 
[02/21 19:59:21    750s] [NR-eGR]  metal4   (4V)          3048    467 
[02/21 19:59:21    750s] [NR-eGR]  metal5   (5H)          1263    136 
[02/21 19:59:21    750s] [NR-eGR]  metal6   (6V)           844     32 
[02/21 19:59:21    750s] [NR-eGR]  metal7   (7H)            33     10 
[02/21 19:59:21    750s] [NR-eGR]  metal8   (8V)            26      4 
[02/21 19:59:21    750s] [NR-eGR]  metal9   (9H)             2      0 
[02/21 19:59:21    750s] [NR-eGR]  metal10  (10V)            0      0 
[02/21 19:59:21    750s] [NR-eGR] ------------------------------------
[02/21 19:59:21    750s] [NR-eGR]           Total        31448  24631 
[02/21 19:59:21    750s] [NR-eGR] --------------------------------------------------------------------------
[02/21 19:59:21    750s] [NR-eGR] Total half perimeter of net bounding box: 26668um
[02/21 19:59:21    750s] [NR-eGR] Total length: 31448um, number of vias: 24631
[02/21 19:59:21    750s] [NR-eGR] --------------------------------------------------------------------------
[02/21 19:59:21    750s] [NR-eGR] Total eGR-routed clock nets wire length: 2482um, number of vias: 2081
[02/21 19:59:21    750s] [NR-eGR] --------------------------------------------------------------------------
[02/21 19:59:21    750s] [NR-eGR] Report for selected net(s) only.
[02/21 19:59:21    750s] [NR-eGR]                  Length (um)  Vias 
[02/21 19:59:21    750s] [NR-eGR] -----------------------------------
[02/21 19:59:21    750s] [NR-eGR]  metal1   (1H)             0   802 
[02/21 19:59:21    750s] [NR-eGR]  metal2   (2V)           707   954 
[02/21 19:59:21    750s] [NR-eGR]  metal3   (3H)          1095   319 
[02/21 19:59:21    750s] [NR-eGR]  metal4   (4V)           668     6 
[02/21 19:59:21    750s] [NR-eGR]  metal5   (5H)            11     0 
[02/21 19:59:21    750s] [NR-eGR]  metal6   (6V)             0     0 
[02/21 19:59:21    750s] [NR-eGR]  metal7   (7H)             0     0 
[02/21 19:59:21    750s] [NR-eGR]  metal8   (8V)             0     0 
[02/21 19:59:21    750s] [NR-eGR]  metal9   (9H)             0     0 
[02/21 19:59:21    750s] [NR-eGR]  metal10  (10V)            0     0 
[02/21 19:59:21    750s] [NR-eGR] -----------------------------------
[02/21 19:59:21    750s] [NR-eGR]           Total         2482  2081 
[02/21 19:59:21    750s] [NR-eGR] --------------------------------------------------------------------------
[02/21 19:59:21    750s] [NR-eGR] Total half perimeter of net bounding box: 913um
[02/21 19:59:21    750s] [NR-eGR] Total length: 2482um, number of vias: 2081
[02/21 19:59:21    750s] [NR-eGR] --------------------------------------------------------------------------
[02/21 19:59:21    750s] [NR-eGR] Total routed clock nets wire length: 2482um, number of vias: 2081
[02/21 19:59:21    750s] [NR-eGR] --------------------------------------------------------------------------
[02/21 19:59:21    750s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1937.63 MB )
[02/21 19:59:21    750s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 1937.63 MB )
[02/21 19:59:21    750s] (I)      ====================================== Runtime Summary =======================================
[02/21 19:59:21    750s] (I)       Step                                         %        Start       Finish      Real       CPU 
[02/21 19:59:21    750s] (I)      ----------------------------------------------------------------------------------------------
[02/21 19:59:21    750s] (I)       Early Global Route kernel              100.00%  2036.73 sec  2036.88 sec  0.15 sec  0.15 sec 
[02/21 19:59:21    750s] (I)       +-Import and model                      26.20%  2036.74 sec  2036.78 sec  0.04 sec  0.04 sec 
[02/21 19:59:21    750s] (I)       | +-Create place DB                      7.27%  2036.74 sec  2036.75 sec  0.01 sec  0.01 sec 
[02/21 19:59:21    750s] (I)       | | +-Import place data                  6.99%  2036.74 sec  2036.75 sec  0.01 sec  0.01 sec 
[02/21 19:59:21    750s] (I)       | | | +-Read instances and placement     2.13%  2036.74 sec  2036.74 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       | | | +-Read nets                        4.31%  2036.74 sec  2036.75 sec  0.01 sec  0.01 sec 
[02/21 19:59:21    750s] (I)       | +-Create route DB                     13.58%  2036.75 sec  2036.77 sec  0.02 sec  0.02 sec 
[02/21 19:59:21    750s] (I)       | | +-Import route data (1T)            11.81%  2036.75 sec  2036.77 sec  0.02 sec  0.02 sec 
[02/21 19:59:21    750s] (I)       | | | +-Read blockages ( Layer 2-10 )    2.59%  2036.76 sec  2036.76 sec  0.00 sec  0.01 sec 
[02/21 19:59:21    750s] (I)       | | | | +-Read routing blockages         0.01%  2036.76 sec  2036.76 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       | | | | +-Read instance blockages        0.48%  2036.76 sec  2036.76 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       | | | | +-Read PG blockages              0.07%  2036.76 sec  2036.76 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       | | | | +-Read clock blockages           0.03%  2036.76 sec  2036.76 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       | | | | +-Read other blockages           0.03%  2036.76 sec  2036.76 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       | | | | +-Read halo blockages            0.03%  2036.76 sec  2036.76 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       | | | | +-Read boundary cut boxes        0.01%  2036.76 sec  2036.76 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       | | | +-Read blackboxes                  0.02%  2036.76 sec  2036.76 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       | | | +-Read prerouted                   0.75%  2036.76 sec  2036.76 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       | | | +-Read unlegalized nets            0.18%  2036.76 sec  2036.76 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       | | | +-Read nets                        0.10%  2036.76 sec  2036.76 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       | | | +-Set up via pillars               0.01%  2036.76 sec  2036.76 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       | | | +-Initialize 3D grid graph         0.21%  2036.76 sec  2036.76 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       | | | +-Model blockage capacity          3.03%  2036.76 sec  2036.77 sec  0.00 sec  0.01 sec 
[02/21 19:59:21    750s] (I)       | | | | +-Initialize 3D capacity         2.44%  2036.77 sec  2036.77 sec  0.00 sec  0.01 sec 
[02/21 19:59:21    750s] (I)       | | | +-Move terms for access (1T)       0.18%  2036.77 sec  2036.77 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       | +-Read aux data                        0.01%  2036.77 sec  2036.77 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       | +-Others data preparation              0.06%  2036.77 sec  2036.77 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       | +-Create route kernel                  3.62%  2036.77 sec  2036.78 sec  0.01 sec  0.01 sec 
[02/21 19:59:21    750s] (I)       +-Global Routing                        43.30%  2036.78 sec  2036.84 sec  0.07 sec  0.06 sec 
[02/21 19:59:21    750s] (I)       | +-Initialization                       0.07%  2036.78 sec  2036.78 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       | +-Net group 1                         12.35%  2036.78 sec  2036.80 sec  0.02 sec  0.02 sec 
[02/21 19:59:21    750s] (I)       | | +-Generate topology                  3.29%  2036.78 sec  2036.78 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       | | +-Phase 1a                           0.95%  2036.79 sec  2036.79 sec  0.00 sec  0.01 sec 
[02/21 19:59:21    750s] (I)       | | | +-Pattern routing (1T)             0.48%  2036.79 sec  2036.79 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       | | +-Phase 1b                           0.23%  2036.79 sec  2036.79 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       | | +-Phase 1c                           0.03%  2036.79 sec  2036.79 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       | | +-Phase 1d                           0.02%  2036.79 sec  2036.79 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       | | +-Phase 1e                           0.34%  2036.79 sec  2036.79 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       | | | +-Route legalization               0.01%  2036.79 sec  2036.79 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       | | +-Phase 1f                           0.02%  2036.79 sec  2036.79 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       | | +-Phase 1g                           1.35%  2036.79 sec  2036.79 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       | | | +-Post Routing                     1.06%  2036.79 sec  2036.79 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       | | +-Phase 1h                           1.18%  2036.79 sec  2036.80 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       | | | +-Post Routing                     0.82%  2036.79 sec  2036.80 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       | | +-Layer assignment (1T)              1.36%  2036.80 sec  2036.80 sec  0.00 sec  0.01 sec 
[02/21 19:59:21    750s] (I)       | +-Net group 2                          7.40%  2036.80 sec  2036.81 sec  0.01 sec  0.01 sec 
[02/21 19:59:21    750s] (I)       | | +-Generate topology                  1.07%  2036.80 sec  2036.80 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       | | +-Phase 1a                           0.75%  2036.80 sec  2036.80 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       | | | +-Pattern routing (1T)             0.41%  2036.80 sec  2036.80 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       | | +-Phase 1b                           0.12%  2036.80 sec  2036.80 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       | | +-Phase 1c                           0.03%  2036.80 sec  2036.80 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       | | +-Phase 1d                           0.03%  2036.80 sec  2036.80 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       | | +-Phase 1e                           0.38%  2036.81 sec  2036.81 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       | | | +-Route legalization               0.01%  2036.81 sec  2036.81 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       | | +-Phase 1f                           0.03%  2036.81 sec  2036.81 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       | | +-Phase 1g                           0.70%  2036.81 sec  2036.81 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       | | | +-Post Routing                     0.39%  2036.81 sec  2036.81 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       | | +-Phase 1h                           0.40%  2036.81 sec  2036.81 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       | | | +-Post Routing                     0.08%  2036.81 sec  2036.81 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       | | +-Layer assignment (1T)              0.37%  2036.81 sec  2036.81 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       | +-Net group 3                          6.61%  2036.81 sec  2036.82 sec  0.01 sec  0.01 sec 
[02/21 19:59:21    750s] (I)       | | +-Generate topology                  0.89%  2036.81 sec  2036.81 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       | | +-Phase 1a                           0.73%  2036.81 sec  2036.81 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       | | | +-Pattern routing (1T)             0.38%  2036.81 sec  2036.81 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       | | +-Phase 1b                           0.14%  2036.82 sec  2036.82 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       | | +-Phase 1c                           0.03%  2036.82 sec  2036.82 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       | | +-Phase 1d                           0.02%  2036.82 sec  2036.82 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       | | +-Phase 1e                           0.37%  2036.82 sec  2036.82 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       | | | +-Route legalization               0.01%  2036.82 sec  2036.82 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       | | +-Phase 1f                           0.02%  2036.82 sec  2036.82 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       | | +-Phase 1g                           0.61%  2036.82 sec  2036.82 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       | | | +-Post Routing                     0.31%  2036.82 sec  2036.82 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       | | +-Phase 1h                           0.31%  2036.82 sec  2036.82 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       | | | +-Post Routing                     0.03%  2036.82 sec  2036.82 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       | +-Net group 4                          6.61%  2036.82 sec  2036.83 sec  0.01 sec  0.01 sec 
[02/21 19:59:21    750s] (I)       | | +-Generate topology                  0.90%  2036.82 sec  2036.82 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       | | +-Phase 1a                           0.73%  2036.82 sec  2036.83 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       | | | +-Pattern routing (1T)             0.38%  2036.82 sec  2036.83 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       | | +-Phase 1b                           0.10%  2036.83 sec  2036.83 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       | | +-Phase 1c                           0.02%  2036.83 sec  2036.83 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       | | +-Phase 1d                           0.03%  2036.83 sec  2036.83 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       | | +-Phase 1e                           0.35%  2036.83 sec  2036.83 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       | | | +-Route legalization               0.01%  2036.83 sec  2036.83 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       | | +-Phase 1f                           0.02%  2036.83 sec  2036.83 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       | | +-Phase 1g                           0.60%  2036.83 sec  2036.83 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       | | | +-Post Routing                     0.31%  2036.83 sec  2036.83 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       | | +-Phase 1h                           0.32%  2036.83 sec  2036.83 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       | | | +-Post Routing                     0.03%  2036.83 sec  2036.83 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       | +-Net group 5                          7.28%  2036.83 sec  2036.84 sec  0.01 sec  0.01 sec 
[02/21 19:59:21    750s] (I)       | | +-Generate topology                  0.01%  2036.83 sec  2036.83 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       | | +-Phase 1a                           1.00%  2036.83 sec  2036.84 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       | | | +-Pattern routing (1T)             0.37%  2036.83 sec  2036.83 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       | | | +-Add via demand to 2D             0.05%  2036.84 sec  2036.84 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       | | +-Phase 1b                           0.14%  2036.84 sec  2036.84 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       | | +-Phase 1c                           0.02%  2036.84 sec  2036.84 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       | | +-Phase 1d                           0.02%  2036.84 sec  2036.84 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       | | +-Phase 1e                           0.35%  2036.84 sec  2036.84 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       | | | +-Route legalization               0.01%  2036.84 sec  2036.84 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       | | +-Phase 1f                           0.02%  2036.84 sec  2036.84 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       | | +-Phase 1g                           0.33%  2036.84 sec  2036.84 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       | | | +-Post Routing                     0.05%  2036.84 sec  2036.84 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       | | +-Phase 1h                           0.33%  2036.84 sec  2036.84 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       | | | +-Post Routing                     0.04%  2036.84 sec  2036.84 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       | | +-Layer assignment (1T)              0.68%  2036.84 sec  2036.84 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       +-Export 3D cong map                     1.45%  2036.85 sec  2036.85 sec  0.00 sec  0.01 sec 
[02/21 19:59:21    750s] (I)       | +-Export 2D cong map                   0.15%  2036.85 sec  2036.85 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       +-Extract Global 3D Wires                0.03%  2036.85 sec  2036.85 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       +-Track Assignment (1T)                  7.47%  2036.85 sec  2036.86 sec  0.01 sec  0.01 sec 
[02/21 19:59:21    750s] (I)       | +-Initialization                       0.03%  2036.85 sec  2036.85 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       | +-Track Assignment Kernel              6.61%  2036.85 sec  2036.86 sec  0.01 sec  0.01 sec 
[02/21 19:59:21    750s] (I)       | +-Free Memory                          0.01%  2036.86 sec  2036.86 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       +-Export                                14.65%  2036.86 sec  2036.88 sec  0.02 sec  0.02 sec 
[02/21 19:59:21    750s] (I)       | +-Export DB wires                      1.44%  2036.86 sec  2036.86 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       | | +-Export all nets                    0.76%  2036.86 sec  2036.86 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       | | +-Set wire vias                      0.10%  2036.86 sec  2036.86 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       | +-Report wirelength                    7.20%  2036.86 sec  2036.87 sec  0.01 sec  0.01 sec 
[02/21 19:59:21    750s] (I)       | +-Update net boxes                     4.83%  2036.87 sec  2036.88 sec  0.01 sec  0.01 sec 
[02/21 19:59:21    750s] (I)       | +-Update timing                        0.01%  2036.88 sec  2036.88 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)       +-Postprocess design                     0.49%  2036.88 sec  2036.88 sec  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)      ===================== Summary by functions =====================
[02/21 19:59:21    750s] (I)       Lv  Step                                 %      Real       CPU 
[02/21 19:59:21    750s] (I)      ----------------------------------------------------------------
[02/21 19:59:21    750s] (I)        0  Early Global Route kernel      100.00%  0.15 sec  0.15 sec 
[02/21 19:59:21    750s] (I)        1  Global Routing                  43.30%  0.07 sec  0.06 sec 
[02/21 19:59:21    750s] (I)        1  Import and model                26.20%  0.04 sec  0.04 sec 
[02/21 19:59:21    750s] (I)        1  Export                          14.65%  0.02 sec  0.02 sec 
[02/21 19:59:21    750s] (I)        1  Track Assignment (1T)            7.47%  0.01 sec  0.01 sec 
[02/21 19:59:21    750s] (I)        1  Export 3D cong map               1.45%  0.00 sec  0.01 sec 
[02/21 19:59:21    750s] (I)        1  Postprocess design               0.49%  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)        1  Extract Global 3D Wires          0.03%  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)        2  Create route DB                 13.58%  0.02 sec  0.02 sec 
[02/21 19:59:21    750s] (I)        2  Net group 1                     12.35%  0.02 sec  0.02 sec 
[02/21 19:59:21    750s] (I)        2  Net group 2                      7.40%  0.01 sec  0.01 sec 
[02/21 19:59:21    750s] (I)        2  Net group 5                      7.28%  0.01 sec  0.01 sec 
[02/21 19:59:21    750s] (I)        2  Create place DB                  7.27%  0.01 sec  0.01 sec 
[02/21 19:59:21    750s] (I)        2  Report wirelength                7.20%  0.01 sec  0.01 sec 
[02/21 19:59:21    750s] (I)        2  Net group 3                      6.61%  0.01 sec  0.01 sec 
[02/21 19:59:21    750s] (I)        2  Net group 4                      6.61%  0.01 sec  0.01 sec 
[02/21 19:59:21    750s] (I)        2  Track Assignment Kernel          6.61%  0.01 sec  0.01 sec 
[02/21 19:59:21    750s] (I)        2  Update net boxes                 4.83%  0.01 sec  0.01 sec 
[02/21 19:59:21    750s] (I)        2  Create route kernel              3.62%  0.01 sec  0.01 sec 
[02/21 19:59:21    750s] (I)        2  Export DB wires                  1.44%  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)        2  Export 2D cong map               0.15%  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)        2  Initialization                   0.10%  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)        2  Others data preparation          0.06%  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)        2  Update timing                    0.01%  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)        2  Read aux data                    0.01%  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)        2  Free Memory                      0.01%  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)        3  Import route data (1T)          11.81%  0.02 sec  0.02 sec 
[02/21 19:59:21    750s] (I)        3  Import place data                6.99%  0.01 sec  0.01 sec 
[02/21 19:59:21    750s] (I)        3  Generate topology                6.15%  0.01 sec  0.00 sec 
[02/21 19:59:21    750s] (I)        3  Phase 1a                         4.16%  0.01 sec  0.01 sec 
[02/21 19:59:21    750s] (I)        3  Phase 1g                         3.59%  0.01 sec  0.00 sec 
[02/21 19:59:21    750s] (I)        3  Phase 1h                         2.54%  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)        3  Layer assignment (1T)            2.41%  0.00 sec  0.01 sec 
[02/21 19:59:21    750s] (I)        3  Phase 1e                         1.78%  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)        3  Export all nets                  0.76%  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)        3  Phase 1b                         0.74%  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)        3  Phase 1c                         0.13%  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)        3  Phase 1d                         0.12%  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)        3  Phase 1f                         0.12%  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)        3  Set wire vias                    0.10%  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)        4  Read nets                        4.41%  0.01 sec  0.01 sec 
[02/21 19:59:21    750s] (I)        4  Post Routing                     3.12%  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)        4  Model blockage capacity          3.03%  0.00 sec  0.01 sec 
[02/21 19:59:21    750s] (I)        4  Read blockages ( Layer 2-10 )    2.59%  0.00 sec  0.01 sec 
[02/21 19:59:21    750s] (I)        4  Read instances and placement     2.13%  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)        4  Pattern routing (1T)             2.03%  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)        4  Read prerouted                   0.75%  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)        4  Initialize 3D grid graph         0.21%  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)        4  Move terms for access (1T)       0.18%  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)        4  Read unlegalized nets            0.18%  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)        4  Add via demand to 2D             0.05%  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)        4  Route legalization               0.03%  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)        4  Read blackboxes                  0.02%  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)        4  Set up via pillars               0.01%  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)        5  Initialize 3D capacity           2.44%  0.00 sec  0.01 sec 
[02/21 19:59:21    750s] (I)        5  Read instance blockages          0.48%  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)        5  Read PG blockages                0.07%  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)        5  Read clock blockages             0.03%  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)        5  Read other blockages             0.03%  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)        5  Read halo blockages              0.03%  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)        5  Read routing blockages           0.01%  0.00 sec  0.00 sec 
[02/21 19:59:21    750s] (I)        5  Read boundary cut boxes          0.01%  0.00 sec  0.00 sec 
[02/21 19:59:21    750s]         Early Global Route - eGR only step done. (took cpu=0:00:00.2 real=0:00:00.2)
[02/21 19:59:21    750s]       Routing using eGR only done.
[02/21 19:59:21    750s] Net route status summary:
[02/21 19:59:21    750s]   Clock:        18 (unrouted=0, trialRouted=0, noStatus=0, routed=18, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/21 19:59:21    750s]   Non-clock:  3290 (unrouted=100, trialRouted=3190, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=100, (crossesIlmBoundary AND tooFewTerms=0)])
[02/21 19:59:21    750s] 
[02/21 19:59:21    750s] CCOPT: Done with clock implementation routing.
[02/21 19:59:21    750s] 
[02/21 19:59:21    750s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.3 real=0:00:00.3)
[02/21 19:59:21    750s]     Clock implementation routing done.
[02/21 19:59:21    750s]     Leaving CCOpt scope - extractRC...
[02/21 19:59:21    750s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[02/21 19:59:21    750s] Extraction called for design 'VQS64_4' of instances=2663 and nets=3308 using extraction engine 'preRoute' .
[02/21 19:59:21    750s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/21 19:59:21    750s] Type 'man IMPEXT-3530' for more detail.
[02/21 19:59:21    750s] PreRoute RC Extraction called for design VQS64_4.
[02/21 19:59:21    750s] RC Extraction called in multi-corner(1) mode.
[02/21 19:59:21    750s] RCMode: PreRoute
[02/21 19:59:21    750s]       RC Corner Indexes            0   
[02/21 19:59:21    750s] Capacitance Scaling Factor   : 1.00000 
[02/21 19:59:21    750s] Resistance Scaling Factor    : 1.00000 
[02/21 19:59:21    750s] Clock Cap. Scaling Factor    : 1.00000 
[02/21 19:59:21    750s] Clock Res. Scaling Factor    : 1.00000 
[02/21 19:59:21    750s] Shrink Factor                : 1.00000
[02/21 19:59:21    750s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/21 19:59:21    750s] Using capacitance table file ...
[02/21 19:59:21    750s] 
[02/21 19:59:21    750s] Trim Metal Layers:
[02/21 19:59:21    751s] LayerId::1 widthSet size::4
[02/21 19:59:21    751s] LayerId::2 widthSet size::4
[02/21 19:59:21    751s] LayerId::3 widthSet size::4
[02/21 19:59:21    751s] LayerId::4 widthSet size::4
[02/21 19:59:21    751s] LayerId::5 widthSet size::4
[02/21 19:59:21    751s] LayerId::6 widthSet size::4
[02/21 19:59:21    751s] LayerId::7 widthSet size::4
[02/21 19:59:21    751s] LayerId::8 widthSet size::4
[02/21 19:59:21    751s] LayerId::9 widthSet size::4
[02/21 19:59:21    751s] LayerId::10 widthSet size::3
[02/21 19:59:21    751s] Updating RC grid for preRoute extraction ...
[02/21 19:59:21    751s] eee: pegSigSF::1.070000
[02/21 19:59:21    751s] Initializing multi-corner capacitance tables ... 
[02/21 19:59:21    751s] Initializing multi-corner resistance tables ...
[02/21 19:59:21    751s] eee: l::1 avDens::0.088112 usedTrk::563.914289 availTrk::6400.000000 sigTrk::563.914289
[02/21 19:59:21    751s] eee: l::2 avDens::0.157006 usedTrk::1004.837714 availTrk::6400.000000 sigTrk::1004.837714
[02/21 19:59:21    751s] eee: l::3 avDens::0.159235 usedTrk::1003.177716 availTrk::6300.000000 sigTrk::1003.177716
[02/21 19:59:21    751s] eee: l::4 avDens::0.080809 usedTrk::242.425858 availTrk::3000.000000 sigTrk::242.425858
[02/21 19:59:21    751s] eee: l::5 avDens::0.034438 usedTrk::96.426143 availTrk::2800.000000 sigTrk::96.426143
[02/21 19:59:21    751s] eee: l::6 avDens::0.033358 usedTrk::71.720035 availTrk::2150.000000 sigTrk::71.720035
[02/21 19:59:21    751s] eee: l::7 avDens::0.014577 usedTrk::2.672500 availTrk::183.333333 sigTrk::2.672500
[02/21 19:59:21    751s] eee: l::8 avDens::0.018013 usedTrk::2.702000 availTrk::150.000000 sigTrk::2.702000
[02/21 19:59:21    751s] eee: l::9 avDens::0.004969 usedTrk::0.173929 availTrk::35.000000 sigTrk::0.173929
[02/21 19:59:21    751s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/21 19:59:21    751s] {RT VRCCorner 0 10 10 {4 1} {7 0} {9 0} 3}
[02/21 19:59:21    751s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.200938 uaWl=0.960180 uaWlH=0.120996 aWlH=0.035656 lMod=0 pMax=0.822800 pMod=82 wcR=0.500500 newSi=0.002400 wHLS=1.358111 siPrev=0 viaL=0.000000
[02/21 19:59:21    751s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1937.633M)
[02/21 19:59:21    751s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[02/21 19:59:21    751s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/21 19:59:21    751s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[02/21 19:59:21    751s]     Leaving CCOpt scope - Initializing placement interface...
[02/21 19:59:21    751s] OPERPROF: Starting DPlace-Init at level 1, MEM:1937.6M, EPOCH TIME: 1677038361.682804
[02/21 19:59:21    751s] Processing tracks to init pin-track alignment.
[02/21 19:59:21    751s] z: 2, totalTracks: 1
[02/21 19:59:21    751s] z: 4, totalTracks: 1
[02/21 19:59:21    751s] z: 6, totalTracks: 1
[02/21 19:59:21    751s] z: 8, totalTracks: 1
[02/21 19:59:21    751s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/21 19:59:21    751s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1937.6M, EPOCH TIME: 1677038361.686373
[02/21 19:59:21    751s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:21    751s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:21    751s] 
[02/21 19:59:21    751s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 19:59:21    751s] OPERPROF:     Starting CMU at level 3, MEM:1937.6M, EPOCH TIME: 1677038361.691390
[02/21 19:59:21    751s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1937.6M, EPOCH TIME: 1677038361.691895
[02/21 19:59:21    751s] 
[02/21 19:59:21    751s] Bad Lib Cell Checking (CMU) is done! (0)
[02/21 19:59:21    751s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:1937.6M, EPOCH TIME: 1677038361.692487
[02/21 19:59:21    751s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1937.6M, EPOCH TIME: 1677038361.692660
[02/21 19:59:21    751s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1937.6M, EPOCH TIME: 1677038361.692818
[02/21 19:59:21    751s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1937.6MB).
[02/21 19:59:21    751s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:1937.6M, EPOCH TIME: 1677038361.693584
[02/21 19:59:21    751s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 19:59:21    751s]     Legalizer reserving space for clock trees
[02/21 19:59:21    751s]     Calling post conditioning for eGRPC...
[02/21 19:59:21    751s]       eGRPC...
[02/21 19:59:21    751s]         eGRPC active optimizations:
[02/21 19:59:21    751s]          - Move Down
[02/21 19:59:21    751s]          - Downsizing before DRV sizing
[02/21 19:59:21    751s]          - DRV fixing with sizing
[02/21 19:59:21    751s]          - Move to fanout
[02/21 19:59:21    751s]          - Cloning
[02/21 19:59:21    751s]         
[02/21 19:59:21    751s]         Currently running CTS, using active skew data
[02/21 19:59:21    751s]         Reset bufferability constraints...
[02/21 19:59:21    751s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[02/21 19:59:21    751s]         Clock tree timing engine global stage delay update for VDCCorner:both.late...
[02/21 19:59:21    751s] End AAE Lib Interpolated Model. (MEM=1937.63 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/21 19:59:21    751s]         Clock tree timing engine global stage delay update for VDCCorner:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 19:59:21    751s]         Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 19:59:21    751s]         Clock DAG stats eGRPC initial state:
[02/21 19:59:21    751s]           cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[02/21 19:59:21    751s]           sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
[02/21 19:59:21    751s]           misc counts      : r=1, pp=0
[02/21 19:59:21    751s]           cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
[02/21 19:59:21    751s]           cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
[02/21 19:59:21    751s]           sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[02/21 19:59:21    751s]           wire capacitance : top=0.000fF, trunk=28.452fF, leaf=232.391fF, total=260.843fF
[02/21 19:59:21    751s]           wire lengths     : top=0.000um, trunk=288.495um, leaf=2193.330um, total=2481.825um
[02/21 19:59:21    751s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=768.940um, total=768.940um
[02/21 19:59:21    751s]         Clock DAG net violations eGRPC initial state: none
[02/21 19:59:21    751s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[02/21 19:59:21    751s]           Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/21 19:59:21    751s]           Leaf  : target=0.050ns count=17 avg=0.047ns sd=0.001ns min=0.044ns max=0.049ns {0 <= 0.030ns, 0 <= 0.040ns, 3 <= 0.045ns, 8 <= 0.048ns, 6 <= 0.050ns}
[02/21 19:59:21    751s]         Clock DAG library cell distribution eGRPC initial state {count}:
[02/21 19:59:21    751s]            Bufs: CLKBUF_X3: 17 
[02/21 19:59:21    751s]         Clock DAG hash eGRPC initial state: 9617165109605736423 2208511860501784202
[02/21 19:59:21    751s]         CTS services accumulated run-time stats eGRPC initial state:
[02/21 19:59:21    751s]           delay calculator: calls=3921, total_wall_time=0.359s, mean_wall_time=0.092ms
[02/21 19:59:21    751s]           legalizer: calls=1211, total_wall_time=0.027s, mean_wall_time=0.022ms
[02/21 19:59:21    751s]           steiner router: calls=3029, total_wall_time=0.736s, mean_wall_time=0.243ms
[02/21 19:59:21    751s]         Primary reporting skew groups eGRPC initial state:
[02/21 19:59:21    751s]           skew_group myCLK/VSDC: insertion delay [min=0.071, max=0.079, avg=0.075, sd=0.002], skew [0.008 vs 0.042], 100% {0.071, 0.079} (wid=0.007 ws=0.006) (gid=0.073 gs=0.004)
[02/21 19:59:21    751s]               min path sink: rC5_reg[50]/CK
[02/21 19:59:21    751s]               max path sink: mY4_reg[22]/CK
[02/21 19:59:21    751s]         Skew group summary eGRPC initial state:
[02/21 19:59:21    751s]           skew_group myCLK/VSDC: insertion delay [min=0.071, max=0.079, avg=0.075, sd=0.002], skew [0.008 vs 0.042], 100% {0.071, 0.079} (wid=0.007 ws=0.006) (gid=0.073 gs=0.004)
[02/21 19:59:21    751s]         eGRPC Moving buffers...
[02/21 19:59:21    751s]           Clock DAG hash before 'eGRPC Moving buffers': 9617165109605736423 2208511860501784202
[02/21 19:59:21    751s]           CTS services accumulated run-time stats before 'eGRPC Moving buffers':
[02/21 19:59:21    751s]             delay calculator: calls=3921, total_wall_time=0.359s, mean_wall_time=0.092ms
[02/21 19:59:21    751s]             legalizer: calls=1211, total_wall_time=0.027s, mean_wall_time=0.022ms
[02/21 19:59:21    751s]             steiner router: calls=3029, total_wall_time=0.736s, mean_wall_time=0.243ms
[02/21 19:59:21    751s]           Violation analysis...
[02/21 19:59:21    751s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 19:59:21    751s]           Clock DAG stats after 'eGRPC Moving buffers':
[02/21 19:59:21    751s]             cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[02/21 19:59:21    751s]             sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
[02/21 19:59:21    751s]             misc counts      : r=1, pp=0
[02/21 19:59:21    751s]             cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
[02/21 19:59:21    751s]             cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
[02/21 19:59:21    751s]             sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[02/21 19:59:21    751s]             wire capacitance : top=0.000fF, trunk=28.452fF, leaf=232.391fF, total=260.843fF
[02/21 19:59:21    751s]             wire lengths     : top=0.000um, trunk=288.495um, leaf=2193.330um, total=2481.825um
[02/21 19:59:21    751s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=768.940um, total=768.940um
[02/21 19:59:21    751s]           Clock DAG net violations after 'eGRPC Moving buffers': none
[02/21 19:59:21    751s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[02/21 19:59:21    751s]             Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/21 19:59:21    751s]             Leaf  : target=0.050ns count=17 avg=0.047ns sd=0.001ns min=0.044ns max=0.049ns {0 <= 0.030ns, 0 <= 0.040ns, 3 <= 0.045ns, 8 <= 0.048ns, 6 <= 0.050ns}
[02/21 19:59:21    751s]           Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
[02/21 19:59:21    751s]              Bufs: CLKBUF_X3: 17 
[02/21 19:59:21    751s]           Clock DAG hash after 'eGRPC Moving buffers': 9617165109605736423 2208511860501784202
[02/21 19:59:21    751s]           CTS services accumulated run-time stats after 'eGRPC Moving buffers':
[02/21 19:59:21    751s]             delay calculator: calls=3921, total_wall_time=0.359s, mean_wall_time=0.092ms
[02/21 19:59:21    751s]             legalizer: calls=1211, total_wall_time=0.027s, mean_wall_time=0.022ms
[02/21 19:59:21    751s]             steiner router: calls=3029, total_wall_time=0.736s, mean_wall_time=0.243ms
[02/21 19:59:21    751s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[02/21 19:59:21    751s]             skew_group myCLK/VSDC: insertion delay [min=0.071, max=0.079], skew [0.008 vs 0.042]
[02/21 19:59:21    751s]                 min path sink: rC5_reg[50]/CK
[02/21 19:59:21    751s]                 max path sink: mY4_reg[22]/CK
[02/21 19:59:21    751s]           Skew group summary after 'eGRPC Moving buffers':
[02/21 19:59:21    751s]             skew_group myCLK/VSDC: insertion delay [min=0.071, max=0.079], skew [0.008 vs 0.042]
[02/21 19:59:21    751s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 19:59:21    751s]         eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 19:59:21    751s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[02/21 19:59:21    751s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': 9617165109605736423 2208511860501784202
[02/21 19:59:21    751s]           CTS services accumulated run-time stats before 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[02/21 19:59:21    751s]             delay calculator: calls=3921, total_wall_time=0.359s, mean_wall_time=0.092ms
[02/21 19:59:21    751s]             legalizer: calls=1211, total_wall_time=0.027s, mean_wall_time=0.022ms
[02/21 19:59:21    751s]             steiner router: calls=3029, total_wall_time=0.736s, mean_wall_time=0.243ms
[02/21 19:59:21    751s]           Artificially removing long paths...
[02/21 19:59:21    751s]             Clock DAG hash before 'Artificially removing long paths': 9617165109605736423 2208511860501784202
[02/21 19:59:21    751s]             CTS services accumulated run-time stats before 'Artificially removing long paths':
[02/21 19:59:21    751s]               delay calculator: calls=3921, total_wall_time=0.359s, mean_wall_time=0.092ms
[02/21 19:59:21    751s]               legalizer: calls=1211, total_wall_time=0.027s, mean_wall_time=0.022ms
[02/21 19:59:21    751s]               steiner router: calls=3029, total_wall_time=0.736s, mean_wall_time=0.243ms
[02/21 19:59:21    751s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 19:59:21    751s]           Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 19:59:21    751s]           Modifying slew-target multiplier from 1 to 0.9
[02/21 19:59:21    751s]           Downsizing prefiltering...
[02/21 19:59:21    751s]           Downsizing prefiltering done.
[02/21 19:59:21    751s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[02/21 19:59:21    751s]           DoDownSizing Summary : numSized = 0, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 17, numSkippedDueToCloseToSkewTarget = 1
[02/21 19:59:21    751s]           CCOpt-eGRPC Downsizing: considered: 0, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[02/21 19:59:21    751s]           Reverting slew-target multiplier from 0.9 to 1
[02/21 19:59:21    751s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[02/21 19:59:21    751s]             cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[02/21 19:59:21    751s]             sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
[02/21 19:59:21    751s]             misc counts      : r=1, pp=0
[02/21 19:59:21    751s]             cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
[02/21 19:59:21    751s]             cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
[02/21 19:59:21    751s]             sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[02/21 19:59:21    751s]             wire capacitance : top=0.000fF, trunk=28.452fF, leaf=232.391fF, total=260.843fF
[02/21 19:59:21    751s]             wire lengths     : top=0.000um, trunk=288.495um, leaf=2193.330um, total=2481.825um
[02/21 19:59:21    751s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=768.940um, total=768.940um
[02/21 19:59:21    751s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
[02/21 19:59:21    751s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[02/21 19:59:21    751s]             Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/21 19:59:21    751s]             Leaf  : target=0.050ns count=17 avg=0.047ns sd=0.001ns min=0.044ns max=0.049ns {0 <= 0.030ns, 0 <= 0.040ns, 3 <= 0.045ns, 8 <= 0.048ns, 6 <= 0.050ns}
[02/21 19:59:21    751s]           Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
[02/21 19:59:21    751s]              Bufs: CLKBUF_X3: 17 
[02/21 19:59:21    751s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 9617165109605736423 2208511860501784202
[02/21 19:59:21    751s]           CTS services accumulated run-time stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[02/21 19:59:21    751s]             delay calculator: calls=3921, total_wall_time=0.359s, mean_wall_time=0.092ms
[02/21 19:59:21    751s]             legalizer: calls=1211, total_wall_time=0.027s, mean_wall_time=0.022ms
[02/21 19:59:21    751s]             steiner router: calls=3029, total_wall_time=0.736s, mean_wall_time=0.243ms
[02/21 19:59:21    751s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[02/21 19:59:21    751s]             skew_group myCLK/VSDC: insertion delay [min=0.071, max=0.079], skew [0.008 vs 0.042]
[02/21 19:59:21    751s]                 min path sink: rC5_reg[50]/CK
[02/21 19:59:21    751s]                 max path sink: mY4_reg[22]/CK
[02/21 19:59:21    751s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[02/21 19:59:21    751s]             skew_group myCLK/VSDC: insertion delay [min=0.071, max=0.079], skew [0.008 vs 0.042]
[02/21 19:59:21    751s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 19:59:21    751s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 19:59:21    751s]         eGRPC Fixing DRVs...
[02/21 19:59:21    751s]           Clock DAG hash before 'eGRPC Fixing DRVs': 9617165109605736423 2208511860501784202
[02/21 19:59:21    751s]           CTS services accumulated run-time stats before 'eGRPC Fixing DRVs':
[02/21 19:59:21    751s]             delay calculator: calls=3921, total_wall_time=0.359s, mean_wall_time=0.092ms
[02/21 19:59:21    751s]             legalizer: calls=1211, total_wall_time=0.027s, mean_wall_time=0.022ms
[02/21 19:59:21    751s]             steiner router: calls=3029, total_wall_time=0.736s, mean_wall_time=0.243ms
[02/21 19:59:21    751s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[02/21 19:59:21    751s]           CCOpt-eGRPC: considered: 18, tested: 18, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[02/21 19:59:21    751s]           
[02/21 19:59:21    751s]           Statistics: Fix DRVs (cell sizing):
[02/21 19:59:21    751s]           ===================================
[02/21 19:59:21    751s]           
[02/21 19:59:21    751s]           Cell changes by Net Type:
[02/21 19:59:21    751s]           
[02/21 19:59:21    751s]           -------------------------------------------------------------------------------------------------
[02/21 19:59:21    751s]           Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[02/21 19:59:21    751s]           -------------------------------------------------------------------------------------------------
[02/21 19:59:21    751s]           top                0            0           0            0                    0                0
[02/21 19:59:21    751s]           trunk              0            0           0            0                    0                0
[02/21 19:59:21    751s]           leaf               0            0           0            0                    0                0
[02/21 19:59:21    751s]           -------------------------------------------------------------------------------------------------
[02/21 19:59:21    751s]           Total              0            0           0            0                    0                0
[02/21 19:59:21    751s]           -------------------------------------------------------------------------------------------------
[02/21 19:59:21    751s]           
[02/21 19:59:21    751s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[02/21 19:59:21    751s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[02/21 19:59:21    751s]           
[02/21 19:59:21    751s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[02/21 19:59:21    751s]             cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[02/21 19:59:21    751s]             sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
[02/21 19:59:21    751s]             misc counts      : r=1, pp=0
[02/21 19:59:21    751s]             cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
[02/21 19:59:21    751s]             cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
[02/21 19:59:21    751s]             sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[02/21 19:59:21    751s]             wire capacitance : top=0.000fF, trunk=28.452fF, leaf=232.391fF, total=260.843fF
[02/21 19:59:21    751s]             wire lengths     : top=0.000um, trunk=288.495um, leaf=2193.330um, total=2481.825um
[02/21 19:59:21    751s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=768.940um, total=768.940um
[02/21 19:59:21    751s]           Clock DAG net violations after 'eGRPC Fixing DRVs': none
[02/21 19:59:21    751s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[02/21 19:59:21    751s]             Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/21 19:59:21    751s]             Leaf  : target=0.050ns count=17 avg=0.047ns sd=0.001ns min=0.044ns max=0.049ns {0 <= 0.030ns, 0 <= 0.040ns, 3 <= 0.045ns, 8 <= 0.048ns, 6 <= 0.050ns}
[02/21 19:59:21    751s]           Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
[02/21 19:59:21    751s]              Bufs: CLKBUF_X3: 17 
[02/21 19:59:21    751s]           Clock DAG hash after 'eGRPC Fixing DRVs': 9617165109605736423 2208511860501784202
[02/21 19:59:21    751s]           CTS services accumulated run-time stats after 'eGRPC Fixing DRVs':
[02/21 19:59:21    751s]             delay calculator: calls=3921, total_wall_time=0.359s, mean_wall_time=0.092ms
[02/21 19:59:21    751s]             legalizer: calls=1211, total_wall_time=0.027s, mean_wall_time=0.022ms
[02/21 19:59:21    751s]             steiner router: calls=3029, total_wall_time=0.736s, mean_wall_time=0.243ms
[02/21 19:59:21    751s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[02/21 19:59:21    751s]             skew_group myCLK/VSDC: insertion delay [min=0.071, max=0.079], skew [0.008 vs 0.042]
[02/21 19:59:21    751s]                 min path sink: rC5_reg[50]/CK
[02/21 19:59:21    751s]                 max path sink: mY4_reg[22]/CK
[02/21 19:59:21    751s]           Skew group summary after 'eGRPC Fixing DRVs':
[02/21 19:59:21    751s]             skew_group myCLK/VSDC: insertion delay [min=0.071, max=0.079], skew [0.008 vs 0.042]
[02/21 19:59:21    751s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 19:59:21    751s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 19:59:21    751s]         
[02/21 19:59:21    751s]         Slew Diagnostics: After DRV fixing
[02/21 19:59:21    751s]         ==================================
[02/21 19:59:21    751s]         
[02/21 19:59:21    751s]         Global Causes:
[02/21 19:59:21    751s]         
[02/21 19:59:21    751s]         -------------------------------------
[02/21 19:59:21    751s]         Cause
[02/21 19:59:21    751s]         -------------------------------------
[02/21 19:59:21    751s]         DRV fixing with buffering is disabled
[02/21 19:59:21    751s]         -------------------------------------
[02/21 19:59:21    751s]         
[02/21 19:59:21    751s]         Top 5 overslews:
[02/21 19:59:21    751s]         
[02/21 19:59:21    751s]         ---------------------------------
[02/21 19:59:21    751s]         Overslew    Causes    Driving Pin
[02/21 19:59:21    751s]         ---------------------------------
[02/21 19:59:21    751s]           (empty table)
[02/21 19:59:21    751s]         ---------------------------------
[02/21 19:59:21    751s]         
[02/21 19:59:21    751s]         Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[02/21 19:59:21    751s]         
[02/21 19:59:21    751s]         -------------------
[02/21 19:59:21    751s]         Cause    Occurences
[02/21 19:59:21    751s]         -------------------
[02/21 19:59:21    751s]           (empty table)
[02/21 19:59:21    751s]         -------------------
[02/21 19:59:21    751s]         
[02/21 19:59:21    751s]         Violation diagnostics counts from the 0 nodes that have violations:
[02/21 19:59:21    751s]         
[02/21 19:59:21    751s]         -------------------
[02/21 19:59:21    751s]         Cause    Occurences
[02/21 19:59:21    751s]         -------------------
[02/21 19:59:21    751s]           (empty table)
[02/21 19:59:21    751s]         -------------------
[02/21 19:59:21    751s]         
[02/21 19:59:21    751s]         Reconnecting optimized routes...
[02/21 19:59:21    751s]         Reset timing graph...
[02/21 19:59:21    751s] Ignoring AAE DB Resetting ...
[02/21 19:59:21    751s]         Reset timing graph done.
[02/21 19:59:21    751s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 19:59:21    751s]         Violation analysis...
[02/21 19:59:21    751s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 19:59:21    751s]         Clock instances to consider for cloning: 0
[02/21 19:59:21    751s]         Reset timing graph...
[02/21 19:59:21    751s] Ignoring AAE DB Resetting ...
[02/21 19:59:21    751s]         Reset timing graph done.
[02/21 19:59:21    751s]         Set dirty flag on 0 instances, 0 nets
[02/21 19:59:21    751s]         Clock DAG stats before routing clock trees:
[02/21 19:59:21    751s]           cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[02/21 19:59:21    751s]           sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
[02/21 19:59:21    751s]           misc counts      : r=1, pp=0
[02/21 19:59:21    751s]           cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
[02/21 19:59:21    751s]           cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
[02/21 19:59:21    751s]           sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[02/21 19:59:21    751s]           wire capacitance : top=0.000fF, trunk=28.452fF, leaf=232.391fF, total=260.843fF
[02/21 19:59:21    751s]           wire lengths     : top=0.000um, trunk=288.495um, leaf=2193.330um, total=2481.825um
[02/21 19:59:21    751s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=768.940um, total=768.940um
[02/21 19:59:21    751s]         Clock DAG net violations before routing clock trees: none
[02/21 19:59:21    751s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[02/21 19:59:21    751s]           Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/21 19:59:21    751s]           Leaf  : target=0.050ns count=17 avg=0.047ns sd=0.001ns min=0.044ns max=0.049ns {0 <= 0.030ns, 0 <= 0.040ns, 3 <= 0.045ns, 8 <= 0.048ns, 6 <= 0.050ns}
[02/21 19:59:21    751s]         Clock DAG library cell distribution before routing clock trees {count}:
[02/21 19:59:21    751s]            Bufs: CLKBUF_X3: 17 
[02/21 19:59:21    751s]         Clock DAG hash before routing clock trees: 9617165109605736423 2208511860501784202
[02/21 19:59:21    751s]         CTS services accumulated run-time stats before routing clock trees:
[02/21 19:59:21    751s]           delay calculator: calls=3921, total_wall_time=0.359s, mean_wall_time=0.092ms
[02/21 19:59:21    751s]           legalizer: calls=1211, total_wall_time=0.027s, mean_wall_time=0.022ms
[02/21 19:59:21    751s]           steiner router: calls=3029, total_wall_time=0.736s, mean_wall_time=0.243ms
[02/21 19:59:21    751s]         Primary reporting skew groups before routing clock trees:
[02/21 19:59:21    751s]           skew_group myCLK/VSDC: insertion delay [min=0.071, max=0.079, avg=0.075, sd=0.002], skew [0.008 vs 0.042], 100% {0.071, 0.079} (wid=0.007 ws=0.006) (gid=0.073 gs=0.004)
[02/21 19:59:21    751s]               min path sink: rC5_reg[50]/CK
[02/21 19:59:21    751s]               max path sink: mY4_reg[22]/CK
[02/21 19:59:21    751s]         Skew group summary before routing clock trees:
[02/21 19:59:21    751s]           skew_group myCLK/VSDC: insertion delay [min=0.071, max=0.079, avg=0.075, sd=0.002], skew [0.008 vs 0.042], 100% {0.071, 0.079} (wid=0.007 ws=0.006) (gid=0.073 gs=0.004)
[02/21 19:59:21    751s]       eGRPC done.
[02/21 19:59:21    751s]     Calling post conditioning for eGRPC done.
[02/21 19:59:21    751s]   eGR Post Conditioning loop iteration 0 done.
[02/21 19:59:21    751s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[02/21 19:59:21    751s]   Leaving CCOpt scope - Cleaning up placement interface...
[02/21 19:59:21    751s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1975.8M, EPOCH TIME: 1677038361.860403
[02/21 19:59:21    751s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:21    751s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:21    751s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:21    751s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:21    751s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.009, MEM:1937.8M, EPOCH TIME: 1677038361.869658
[02/21 19:59:21    751s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 19:59:21    751s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[02/21 19:59:21    751s]   Leaving CCOpt scope - ClockRefiner...
[02/21 19:59:21    751s]   Assigned high priority to 0 instances.
[02/21 19:59:21    751s]   Soft fixed 17 clock instances.
[02/21 19:59:21    751s]   Performing Single Pass Refine Place.
[02/21 19:59:21    751s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[02/21 19:59:21    751s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1937.8M, EPOCH TIME: 1677038361.888434
[02/21 19:59:21    751s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1937.8M, EPOCH TIME: 1677038361.888807
[02/21 19:59:21    751s] Processing tracks to init pin-track alignment.
[02/21 19:59:21    751s] z: 2, totalTracks: 1
[02/21 19:59:21    751s] z: 4, totalTracks: 1
[02/21 19:59:21    751s] z: 6, totalTracks: 1
[02/21 19:59:21    751s] z: 8, totalTracks: 1
[02/21 19:59:21    751s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/21 19:59:21    751s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1937.8M, EPOCH TIME: 1677038361.892240
[02/21 19:59:21    751s] Info: 17 insts are soft-fixed.
[02/21 19:59:21    751s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:21    751s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:21    751s] 
[02/21 19:59:21    751s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 19:59:21    751s] OPERPROF:       Starting CMU at level 4, MEM:1937.8M, EPOCH TIME: 1677038361.897670
[02/21 19:59:21    751s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1937.8M, EPOCH TIME: 1677038361.898174
[02/21 19:59:21    751s] 
[02/21 19:59:21    751s] Bad Lib Cell Checking (CMU) is done! (0)
[02/21 19:59:21    751s] Info: 17 insts are soft-fixed.
[02/21 19:59:21    751s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.007, MEM:1937.8M, EPOCH TIME: 1677038361.898878
[02/21 19:59:21    751s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1937.8M, EPOCH TIME: 1677038361.899037
[02/21 19:59:21    751s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1937.8M, EPOCH TIME: 1677038361.899199
[02/21 19:59:21    751s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1937.8MB).
[02/21 19:59:21    751s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.011, MEM:1937.8M, EPOCH TIME: 1677038361.900001
[02/21 19:59:21    751s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.012, MEM:1937.8M, EPOCH TIME: 1677038361.900154
[02/21 19:59:21    751s] TDRefine: refinePlace mode is spiral
[02/21 19:59:21    751s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.11434.10
[02/21 19:59:21    751s] OPERPROF: Starting RefinePlace at level 1, MEM:1937.8M, EPOCH TIME: 1677038361.900352
[02/21 19:59:21    751s] *** Starting refinePlace (0:12:31 mem=1937.8M) ***
[02/21 19:59:21    751s] Total net bbox length = 2.667e+04 (1.297e+04 1.370e+04) (ext = 7.277e+03)
[02/21 19:59:21    751s] 
[02/21 19:59:21    751s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 19:59:21    751s] Info: 17 insts are soft-fixed.
[02/21 19:59:21    751s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/21 19:59:21    751s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/21 19:59:21    751s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/21 19:59:21    751s] (I)      Default pattern map key = VQS64_4_default.
[02/21 19:59:21    751s] (I)      Default pattern map key = VQS64_4_default.
[02/21 19:59:21    751s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1937.8M, EPOCH TIME: 1677038361.908271
[02/21 19:59:21    751s] Starting refinePlace ...
[02/21 19:59:21    751s] (I)      Default pattern map key = VQS64_4_default.
[02/21 19:59:21    751s] One DDP V2 for no tweak run.
[02/21 19:59:21    751s] (I)      Default pattern map key = VQS64_4_default.
[02/21 19:59:21    751s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:1937.8M, EPOCH TIME: 1677038361.917969
[02/21 19:59:21    751s] DDP initSite1 nrRow 66 nrJob 66
[02/21 19:59:21    751s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:1937.8M, EPOCH TIME: 1677038361.918148
[02/21 19:59:21    751s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:1937.8M, EPOCH TIME: 1677038361.918344
[02/21 19:59:21    751s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:1937.8M, EPOCH TIME: 1677038361.918497
[02/21 19:59:21    751s] DDP markSite nrRow 66 nrJob 66
[02/21 19:59:21    751s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:1937.8M, EPOCH TIME: 1677038361.918757
[02/21 19:59:21    751s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.001, MEM:1937.8M, EPOCH TIME: 1677038361.918917
[02/21 19:59:21    751s]   Spread Effort: high, standalone mode, useDDP on.
[02/21 19:59:21    751s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1937.8MB) @(0:12:31 - 0:12:31).
[02/21 19:59:21    751s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/21 19:59:21    751s] wireLenOptFixPriorityInst 768 inst fixed
[02/21 19:59:21    751s] 
[02/21 19:59:21    751s] Running Spiral with 1 thread in Normal Mode  fetchWidth=9 
[02/21 19:59:22    751s] Move report: legalization moves 17 insts, mean move: 1.07 um, max move: 3.56 um spiral
[02/21 19:59:22    751s] 	Max move on inst (U4684): (36.77, 14.84) --> (37.53, 17.64)
[02/21 19:59:22    751s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[02/21 19:59:22    751s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/21 19:59:22    751s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:01.0, mem=1940.8MB) @(0:12:31 - 0:12:31).
[02/21 19:59:22    751s] Move report: Detail placement moves 17 insts, mean move: 1.07 um, max move: 3.56 um 
[02/21 19:59:22    751s] 	Max move on inst (U4684): (36.77, 14.84) --> (37.53, 17.64)
[02/21 19:59:22    751s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1940.8MB
[02/21 19:59:22    751s] Statistics of distance of Instance movement in refine placement:
[02/21 19:59:22    751s]   maximum (X+Y) =         3.56 um
[02/21 19:59:22    751s]   inst (U4684) with max move: (36.77, 14.84) -> (37.53, 17.64)
[02/21 19:59:22    751s]   mean    (X+Y) =         1.07 um
[02/21 19:59:22    751s] Summary Report:
[02/21 19:59:22    751s] Instances move: 17 (out of 2663 movable)
[02/21 19:59:22    751s] Instances flipped: 0
[02/21 19:59:22    751s] Mean displacement: 1.07 um
[02/21 19:59:22    751s] Max displacement: 3.56 um (Instance: U4684) (36.77, 14.84) -> (37.53, 17.64)
[02/21 19:59:22    751s] 	Length: 5 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: OAI22_X1
[02/21 19:59:22    751s] Total instances moved : 17
[02/21 19:59:22    751s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.100, REAL:0.099, MEM:1940.8M, EPOCH TIME: 1677038362.007434
[02/21 19:59:22    751s] Total net bbox length = 2.669e+04 (1.298e+04 1.371e+04) (ext = 7.279e+03)
[02/21 19:59:22    751s] Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1940.8MB
[02/21 19:59:22    751s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:01.0, mem=1940.8MB) @(0:12:31 - 0:12:31).
[02/21 19:59:22    751s] *** Finished refinePlace (0:12:31 mem=1940.8M) ***
[02/21 19:59:22    751s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.11434.10
[02/21 19:59:22    751s] OPERPROF: Finished RefinePlace at level 1, CPU:0.110, REAL:0.109, MEM:1940.8M, EPOCH TIME: 1677038362.009400
[02/21 19:59:22    751s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1940.8M, EPOCH TIME: 1677038362.009583
[02/21 19:59:22    751s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2663).
[02/21 19:59:22    751s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:22    751s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:22    751s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:22    751s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.010, MEM:1937.8M, EPOCH TIME: 1677038362.019361
[02/21 19:59:22    751s]   ClockRefiner summary
[02/21 19:59:22    751s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 785).
[02/21 19:59:22    751s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 17).
[02/21 19:59:22    751s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 768).
[02/21 19:59:22    751s]   Restoring pStatusCts on 17 clock instances.
[02/21 19:59:22    751s]   Revert refine place priority changes on 0 instances.
[02/21 19:59:22    751s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/21 19:59:22    751s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:00.7 real=0:00:00.7)
[02/21 19:59:22    751s]   CCOpt::Phase::Routing...
[02/21 19:59:22    751s]   Clock implementation routing...
[02/21 19:59:22    751s]     Leaving CCOpt scope - Routing Tools...
[02/21 19:59:22    751s] Net route status summary:
[02/21 19:59:22    751s]   Clock:        18 (unrouted=0, trialRouted=0, noStatus=0, routed=18, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/21 19:59:22    751s]   Non-clock:  3290 (unrouted=100, trialRouted=3190, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=100, (crossesIlmBoundary AND tooFewTerms=0)])
[02/21 19:59:22    751s]     Routing using eGR in eGR->NR Step...
[02/21 19:59:22    751s]       Early Global Route - eGR->Nr High Frequency step...
[02/21 19:59:22    751s] (ccopt eGR): There are 18 nets to be routed. 0 nets have skip routing designation.
[02/21 19:59:22    751s] (ccopt eGR): There are 18 nets for routing of which 18 have one or more fixed wires.
[02/21 19:59:22    751s] (ccopt eGR): Start to route 18 all nets
[02/21 19:59:22    751s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1937.84 MB )
[02/21 19:59:22    751s] (I)      ==================== Layers =====================
[02/21 19:59:22    751s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 19:59:22    751s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[02/21 19:59:22    751s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 19:59:22    751s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[02/21 19:59:22    751s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[02/21 19:59:22    751s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[02/21 19:59:22    751s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[02/21 19:59:22    751s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[02/21 19:59:22    751s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[02/21 19:59:22    751s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[02/21 19:59:22    751s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[02/21 19:59:22    751s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[02/21 19:59:22    751s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[02/21 19:59:22    751s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[02/21 19:59:22    751s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[02/21 19:59:22    751s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[02/21 19:59:22    751s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[02/21 19:59:22    751s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[02/21 19:59:22    751s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[02/21 19:59:22    751s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[02/21 19:59:22    751s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[02/21 19:59:22    751s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[02/21 19:59:22    751s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 19:59:22    751s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[02/21 19:59:22    751s] (I)      |   0 |  0 |  active |   other |        |    MS |
[02/21 19:59:22    751s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[02/21 19:59:22    751s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 19:59:22    751s] (I)      Started Import and model ( Curr Mem: 1937.84 MB )
[02/21 19:59:22    751s] (I)      Default pattern map key = VQS64_4_default.
[02/21 19:59:22    751s] (I)      == Non-default Options ==
[02/21 19:59:22    751s] (I)      Clean congestion better                            : true
[02/21 19:59:22    751s] (I)      Estimate vias on DPT layer                         : true
[02/21 19:59:22    751s] (I)      Clean congestion layer assignment rounds           : 3
[02/21 19:59:22    751s] (I)      Layer constraints as soft constraints              : true
[02/21 19:59:22    751s] (I)      Soft top layer                                     : true
[02/21 19:59:22    751s] (I)      Skip prospective layer relax nets                  : true
[02/21 19:59:22    751s] (I)      Better NDR handling                                : true
[02/21 19:59:22    751s] (I)      Improved NDR modeling in LA                        : true
[02/21 19:59:22    751s] (I)      Routing cost fix for NDR handling                  : true
[02/21 19:59:22    751s] (I)      Block tracks for preroutes                         : true
[02/21 19:59:22    751s] (I)      Assign IRoute by net group key                     : true
[02/21 19:59:22    751s] (I)      Block unroutable channels                          : true
[02/21 19:59:22    751s] (I)      Block unroutable channels 3D                       : true
[02/21 19:59:22    751s] (I)      Bound layer relaxed segment wl                     : true
[02/21 19:59:22    751s] (I)      Blocked pin reach length threshold                 : 2
[02/21 19:59:22    751s] (I)      Check blockage within NDR space in TA              : true
[02/21 19:59:22    751s] (I)      Skip must join for term with via pillar            : true
[02/21 19:59:22    751s] (I)      Model find APA for IO pin                          : true
[02/21 19:59:22    751s] (I)      On pin location for off pin term                   : true
[02/21 19:59:22    751s] (I)      Handle EOL spacing                                 : true
[02/21 19:59:22    751s] (I)      Merge PG vias by gap                               : true
[02/21 19:59:22    751s] (I)      Maximum routing layer                              : 10
[02/21 19:59:22    751s] (I)      Route selected nets only                           : true
[02/21 19:59:22    751s] (I)      Refine MST                                         : true
[02/21 19:59:22    751s] (I)      Honor PRL                                          : true
[02/21 19:59:22    751s] (I)      Strong congestion aware                            : true
[02/21 19:59:22    751s] (I)      Improved initial location for IRoutes              : true
[02/21 19:59:22    751s] (I)      Multi panel TA                                     : true
[02/21 19:59:22    751s] (I)      Penalize wire overlap                              : true
[02/21 19:59:22    751s] (I)      Expand small instance blockage                     : true
[02/21 19:59:22    751s] (I)      Reduce via in TA                                   : true
[02/21 19:59:22    751s] (I)      SS-aware routing                                   : true
[02/21 19:59:22    751s] (I)      Improve tree edge sharing                          : true
[02/21 19:59:22    751s] (I)      Improve 2D via estimation                          : true
[02/21 19:59:22    751s] (I)      Refine Steiner tree                                : true
[02/21 19:59:22    751s] (I)      Build spine tree                                   : true
[02/21 19:59:22    751s] (I)      Model pass through capacity                        : true
[02/21 19:59:22    751s] (I)      Extend blockages by a half GCell                   : true
[02/21 19:59:22    751s] (I)      Consider pin shapes                                : true
[02/21 19:59:22    751s] (I)      Consider pin shapes for all nodes                  : true
[02/21 19:59:22    751s] (I)      Consider NR APA                                    : true
[02/21 19:59:22    751s] (I)      Consider IO pin shape                              : true
[02/21 19:59:22    751s] (I)      Fix pin connection bug                             : true
[02/21 19:59:22    751s] (I)      Consider layer RC for local wires                  : true
[02/21 19:59:22    751s] (I)      Route to clock mesh pin                            : true
[02/21 19:59:22    751s] (I)      LA-aware pin escape length                         : 2
[02/21 19:59:22    751s] (I)      Connect multiple ports                             : true
[02/21 19:59:22    751s] (I)      Split for must join                                : true
[02/21 19:59:22    751s] (I)      Number of threads                                  : 1
[02/21 19:59:22    751s] (I)      Routing effort level                               : 10000
[02/21 19:59:22    751s] (I)      Prefer layer length threshold                      : 8
[02/21 19:59:22    751s] (I)      Overflow penalty cost                              : 10
[02/21 19:59:22    751s] (I)      A-star cost                                        : 0.300000
[02/21 19:59:22    751s] (I)      Misalignment cost                                  : 10.000000
[02/21 19:59:22    751s] (I)      Threshold for short IRoute                         : 6
[02/21 19:59:22    751s] (I)      Via cost during post routing                       : 1.000000
[02/21 19:59:22    751s] (I)      Layer congestion ratios                            : { { 1.0 } }
[02/21 19:59:22    751s] (I)      Source-to-sink ratio                               : 0.300000
[02/21 19:59:22    751s] (I)      Scenic ratio bound                                 : 3.000000
[02/21 19:59:22    751s] (I)      Segment layer relax scenic ratio                   : 1.250000
[02/21 19:59:22    751s] (I)      Source-sink aware LA ratio                         : 0.500000
[02/21 19:59:22    751s] (I)      PG-aware similar topology routing                  : true
[02/21 19:59:22    751s] (I)      Maze routing via cost fix                          : true
[02/21 19:59:22    751s] (I)      Apply PRL on PG terms                              : true
[02/21 19:59:22    751s] (I)      Apply PRL on obs objects                           : true
[02/21 19:59:22    751s] (I)      Handle range-type spacing rules                    : true
[02/21 19:59:22    751s] (I)      PG gap threshold multiplier                        : 10.000000
[02/21 19:59:22    751s] (I)      Parallel spacing query fix                         : true
[02/21 19:59:22    751s] (I)      Force source to root IR                            : true
[02/21 19:59:22    751s] (I)      Layer Weights                                      : L2:4 L3:2.5
[02/21 19:59:22    751s] (I)      Do not relax to DPT layer                          : true
[02/21 19:59:22    751s] (I)      No DPT in post routing                             : true
[02/21 19:59:22    751s] (I)      Modeling PG via merging fix                        : true
[02/21 19:59:22    751s] (I)      Shield aware TA                                    : true
[02/21 19:59:22    751s] (I)      Strong shield aware TA                             : true
[02/21 19:59:22    751s] (I)      Overflow calculation fix in LA                     : true
[02/21 19:59:22    751s] (I)      Post routing fix                                   : true
[02/21 19:59:22    751s] (I)      Strong post routing                                : true
[02/21 19:59:22    751s] (I)      Access via pillar from top                         : true
[02/21 19:59:22    751s] (I)      NDR via pillar fix                                 : true
[02/21 19:59:22    751s] (I)      Violation on path threshold                        : 1
[02/21 19:59:22    751s] (I)      Pass through capacity modeling                     : true
[02/21 19:59:22    751s] (I)      Select the non-relaxed segments in post routing stage : true
[02/21 19:59:22    751s] (I)      Select term pin box for io pin                     : true
[02/21 19:59:22    751s] (I)      Penalize NDR sharing                               : true
[02/21 19:59:22    751s] (I)      Enable special modeling                            : false
[02/21 19:59:22    751s] (I)      Keep fixed segments                                : true
[02/21 19:59:22    751s] (I)      Reorder net groups by key                          : true
[02/21 19:59:22    751s] (I)      Increase net scenic ratio                          : true
[02/21 19:59:22    751s] (I)      Method to set GCell size                           : row
[02/21 19:59:22    751s] (I)      Connect multiple ports and must join fix           : true
[02/21 19:59:22    751s] (I)      Avoid high resistance layers                       : true
[02/21 19:59:22    751s] (I)      Model find APA for IO pin fix                      : true
[02/21 19:59:22    751s] (I)      Avoid connecting non-metal layers                  : true
[02/21 19:59:22    751s] (I)      Use track pitch for NDR                            : true
[02/21 19:59:22    751s] (I)      Enable layer relax to lower layer                  : true
[02/21 19:59:22    751s] (I)      Enable layer relax to upper layer                  : true
[02/21 19:59:22    751s] (I)      Top layer relaxation fix                           : true
[02/21 19:59:22    751s] (I)      Handle non-default track width                     : false
[02/21 19:59:22    751s] (I)      Counted 351 PG shapes. We will not process PG shapes layer by layer.
[02/21 19:59:22    751s] (I)      Use row-based GCell size
[02/21 19:59:22    751s] (I)      Use row-based GCell align
[02/21 19:59:22    751s] (I)      layer 0 area = 0
[02/21 19:59:22    751s] (I)      layer 1 area = 0
[02/21 19:59:22    751s] (I)      layer 2 area = 0
[02/21 19:59:22    751s] (I)      layer 3 area = 0
[02/21 19:59:22    751s] (I)      layer 4 area = 0
[02/21 19:59:22    751s] (I)      layer 5 area = 0
[02/21 19:59:22    751s] (I)      layer 6 area = 0
[02/21 19:59:22    751s] (I)      layer 7 area = 0
[02/21 19:59:22    751s] (I)      layer 8 area = 0
[02/21 19:59:22    751s] (I)      layer 9 area = 0
[02/21 19:59:22    751s] (I)      GCell unit size   : 2800
[02/21 19:59:22    751s] (I)      GCell multiplier  : 1
[02/21 19:59:22    751s] (I)      GCell row height  : 2800
[02/21 19:59:22    751s] (I)      Actual row height : 2800
[02/21 19:59:22    751s] (I)      GCell align ref   : 10080 10080
[02/21 19:59:22    751s] [NR-eGR] Track table information for default rule: 
[02/21 19:59:22    751s] [NR-eGR] metal1 has single uniform track structure
[02/21 19:59:22    751s] [NR-eGR] metal2 has single uniform track structure
[02/21 19:59:22    751s] [NR-eGR] metal3 has single uniform track structure
[02/21 19:59:22    751s] [NR-eGR] metal4 has single uniform track structure
[02/21 19:59:22    751s] [NR-eGR] metal5 has single uniform track structure
[02/21 19:59:22    751s] [NR-eGR] metal6 has single uniform track structure
[02/21 19:59:22    751s] [NR-eGR] metal7 has single uniform track structure
[02/21 19:59:22    751s] [NR-eGR] metal8 has single uniform track structure
[02/21 19:59:22    751s] [NR-eGR] metal9 has single uniform track structure
[02/21 19:59:22    751s] [NR-eGR] metal10 has single uniform track structure
[02/21 19:59:22    751s] (I)      ============== Default via ===============
[02/21 19:59:22    751s] (I)      +---+------------------+-----------------+
[02/21 19:59:22    751s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[02/21 19:59:22    751s] (I)      +---+------------------+-----------------+
[02/21 19:59:22    751s] (I)      | 1 |    8  via1_7     |    8  via1_7    |
[02/21 19:59:22    751s] (I)      | 2 |   12  via2_5     |   12  via2_5    |
[02/21 19:59:22    751s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[02/21 19:59:22    751s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[02/21 19:59:22    751s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[02/21 19:59:22    751s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[02/21 19:59:22    751s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[02/21 19:59:22    751s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[02/21 19:59:22    751s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[02/21 19:59:22    751s] (I)      +---+------------------+-----------------+
[02/21 19:59:22    751s] [NR-eGR] Read 454 PG shapes
[02/21 19:59:22    751s] [NR-eGR] Read 0 clock shapes
[02/21 19:59:22    751s] [NR-eGR] Read 0 other shapes
[02/21 19:59:22    751s] [NR-eGR] #Routing Blockages  : 0
[02/21 19:59:22    751s] [NR-eGR] #Instance Blockages : 0
[02/21 19:59:22    751s] [NR-eGR] #PG Blockages       : 454
[02/21 19:59:22    751s] [NR-eGR] #Halo Blockages     : 0
[02/21 19:59:22    751s] [NR-eGR] #Boundary Blockages : 0
[02/21 19:59:22    751s] [NR-eGR] #Clock Blockages    : 0
[02/21 19:59:22    751s] [NR-eGR] #Other Blockages    : 0
[02/21 19:59:22    751s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/21 19:59:22    751s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/21 19:59:22    751s] [NR-eGR] Read 3208 nets ( ignored 3190 )
[02/21 19:59:22    751s] [NR-eGR] Connected 0 must-join pins/ports
[02/21 19:59:22    751s] (I)      early_global_route_priority property id does not exist.
[02/21 19:59:22    751s] (I)      Read Num Blocks=454  Num Prerouted Wires=0  Num CS=0
[02/21 19:59:22    751s] (I)      Layer 1 (V) : #blockages 454 : #preroutes 0
[02/21 19:59:22    751s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[02/21 19:59:22    751s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[02/21 19:59:22    751s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[02/21 19:59:22    751s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[02/21 19:59:22    751s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[02/21 19:59:22    751s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[02/21 19:59:22    751s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[02/21 19:59:22    751s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[02/21 19:59:22    751s] (I)      Moved 1 terms for better access 
[02/21 19:59:22    751s] (I)      Number of ignored nets                =      0
[02/21 19:59:22    751s] (I)      Number of connected nets              =      0
[02/21 19:59:22    751s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/21 19:59:22    751s] (I)      Number of clock nets                  =     18.  Ignored: No
[02/21 19:59:22    751s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/21 19:59:22    751s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/21 19:59:22    751s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/21 19:59:22    751s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/21 19:59:22    751s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/21 19:59:22    751s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/21 19:59:22    751s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/21 19:59:22    751s] [NR-eGR] There are 18 clock nets ( 18 with NDR ).
[02/21 19:59:22    751s] (I)      Ndr track 0 does not exist
[02/21 19:59:22    751s] (I)      ---------------------Grid Graph Info--------------------
[02/21 19:59:22    751s] (I)      Routing area        : (0, 0) - (214200, 204960)
[02/21 19:59:22    751s] (I)      Core area           : (10080, 10080) - (204120, 194880)
[02/21 19:59:22    751s] (I)      Site width          :   380  (dbu)
[02/21 19:59:22    751s] (I)      Row height          :  2800  (dbu)
[02/21 19:59:22    751s] (I)      GCell row height    :  2800  (dbu)
[02/21 19:59:22    751s] (I)      GCell width         :  2800  (dbu)
[02/21 19:59:22    751s] (I)      GCell height        :  2800  (dbu)
[02/21 19:59:22    751s] (I)      Grid                :    76    73    10
[02/21 19:59:22    751s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[02/21 19:59:22    751s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[02/21 19:59:22    751s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[02/21 19:59:22    751s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[02/21 19:59:22    751s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[02/21 19:59:22    751s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[02/21 19:59:22    751s] (I)      Default pitch size  :   270   280   280   560   560   560  1680  1680  3200  3360
[02/21 19:59:22    751s] (I)      First track coord   :   140   190   140   750   700   750  1820  1870  3820  3550
[02/21 19:59:22    751s] (I)      Num tracks per GCell: 10.37 10.00 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[02/21 19:59:22    751s] (I)      Total num of tracks :   732   765   732   381   365   381   121   127    63    63
[02/21 19:59:22    751s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[02/21 19:59:22    751s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[02/21 19:59:22    751s] (I)      --------------------------------------------------------
[02/21 19:59:22    751s] 
[02/21 19:59:22    751s] [NR-eGR] ============ Routing rule table ============
[02/21 19:59:22    751s] [NR-eGR] Rule id: 0  Nets: 18
[02/21 19:59:22    751s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[02/21 19:59:22    751s] (I)                    Layer    2    3     4     5     6     7     8     9    10 
[02/21 19:59:22    751s] (I)                    Pitch  560  560  1120  1120  1120  3200  3200  6400  6400 
[02/21 19:59:22    751s] (I)             #Used tracks    2    2     2     2     2     2     2     2     2 
[02/21 19:59:22    751s] (I)       #Fully used tracks    1    1     1     1     1     1     1     1     1 
[02/21 19:59:22    751s] [NR-eGR] ========================================
[02/21 19:59:22    751s] [NR-eGR] 
[02/21 19:59:22    751s] (I)      =============== Blocked Tracks ===============
[02/21 19:59:22    751s] (I)      +-------+---------+----------+---------------+
[02/21 19:59:22    751s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/21 19:59:22    751s] (I)      +-------+---------+----------+---------------+
[02/21 19:59:22    751s] (I)      |     1 |       0 |        0 |         0.00% |
[02/21 19:59:22    751s] (I)      |     2 |   55845 |     4264 |         7.64% |
[02/21 19:59:22    751s] (I)      |     3 |   55632 |        0 |         0.00% |
[02/21 19:59:22    751s] (I)      |     4 |   27813 |        0 |         0.00% |
[02/21 19:59:22    751s] (I)      |     5 |   27740 |        0 |         0.00% |
[02/21 19:59:22    751s] (I)      |     6 |   27813 |        0 |         0.00% |
[02/21 19:59:22    751s] (I)      |     7 |    9196 |        0 |         0.00% |
[02/21 19:59:22    751s] (I)      |     8 |    9271 |        0 |         0.00% |
[02/21 19:59:22    751s] (I)      |     9 |    4788 |        0 |         0.00% |
[02/21 19:59:22    751s] (I)      |    10 |    4599 |        0 |         0.00% |
[02/21 19:59:22    751s] (I)      +-------+---------+----------+---------------+
[02/21 19:59:22    751s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1937.84 MB )
[02/21 19:59:22    751s] (I)      Reset routing kernel
[02/21 19:59:22    751s] (I)      Started Global Routing ( Curr Mem: 1937.84 MB )
[02/21 19:59:22    751s] (I)      totalPins=803  totalGlobalPin=803 (100.00%)
[02/21 19:59:22    751s] (I)      total 2D Cap : 83445 = (55632 H, 27813 V)
[02/21 19:59:22    751s] [NR-eGR] Layer group 1: route 18 net(s) in layer range [3, 4]
[02/21 19:59:22    751s] (I)      
[02/21 19:59:22    751s] (I)      ============  Phase 1a Route ============
[02/21 19:59:22    751s] (I)      Usage: 1675 = (737 H, 938 V) = (1.32% H, 3.37% V) = (1.032e+03um H, 1.313e+03um V)
[02/21 19:59:22    751s] (I)      
[02/21 19:59:22    751s] (I)      ============  Phase 1b Route ============
[02/21 19:59:22    751s] (I)      Usage: 1675 = (737 H, 938 V) = (1.32% H, 3.37% V) = (1.032e+03um H, 1.313e+03um V)
[02/21 19:59:22    751s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.345000e+03um
[02/21 19:59:22    751s] (I)      
[02/21 19:59:22    751s] (I)      ============  Phase 1c Route ============
[02/21 19:59:22    751s] (I)      Usage: 1675 = (737 H, 938 V) = (1.32% H, 3.37% V) = (1.032e+03um H, 1.313e+03um V)
[02/21 19:59:22    751s] (I)      
[02/21 19:59:22    751s] (I)      ============  Phase 1d Route ============
[02/21 19:59:22    751s] (I)      Usage: 1675 = (737 H, 938 V) = (1.32% H, 3.37% V) = (1.032e+03um H, 1.313e+03um V)
[02/21 19:59:22    751s] (I)      
[02/21 19:59:22    751s] (I)      ============  Phase 1e Route ============
[02/21 19:59:22    751s] (I)      Usage: 1675 = (737 H, 938 V) = (1.32% H, 3.37% V) = (1.032e+03um H, 1.313e+03um V)
[02/21 19:59:22    751s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.345000e+03um
[02/21 19:59:22    751s] (I)      
[02/21 19:59:22    751s] (I)      ============  Phase 1f Route ============
[02/21 19:59:22    751s] (I)      Usage: 1675 = (737 H, 938 V) = (1.32% H, 3.37% V) = (1.032e+03um H, 1.313e+03um V)
[02/21 19:59:22    751s] (I)      
[02/21 19:59:22    751s] (I)      ============  Phase 1g Route ============
[02/21 19:59:22    751s] (I)      Usage: 1640 = (718 H, 922 V) = (1.29% H, 3.31% V) = (1.005e+03um H, 1.291e+03um V)
[02/21 19:59:22    751s] (I)      #Nets         : 18
[02/21 19:59:22    751s] (I)      #Relaxed nets : 6
[02/21 19:59:22    751s] (I)      Wire length   : 1144
[02/21 19:59:22    751s] [NR-eGR] Create a new net group with 6 nets and layer range [3, 6]
[02/21 19:59:22    751s] (I)      
[02/21 19:59:22    751s] (I)      ============  Phase 1h Route ============
[02/21 19:59:22    751s] (I)      Usage: 1640 = (718 H, 922 V) = (1.29% H, 3.31% V) = (1.005e+03um H, 1.291e+03um V)
[02/21 19:59:22    751s] (I)      total 2D Cap : 138998 = (83372 H, 55626 V)
[02/21 19:59:22    751s] [NR-eGR] Layer group 2: route 6 net(s) in layer range [3, 6]
[02/21 19:59:22    751s] (I)      
[02/21 19:59:22    751s] (I)      ============  Phase 1a Route ============
[02/21 19:59:22    751s] (I)      Usage: 2167 = (955 H, 1212 V) = (1.15% H, 2.18% V) = (1.337e+03um H, 1.697e+03um V)
[02/21 19:59:22    751s] (I)      
[02/21 19:59:22    751s] (I)      ============  Phase 1b Route ============
[02/21 19:59:22    751s] (I)      Usage: 2167 = (955 H, 1212 V) = (1.15% H, 2.18% V) = (1.337e+03um H, 1.697e+03um V)
[02/21 19:59:22    751s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.033800e+03um
[02/21 19:59:22    751s] (I)      
[02/21 19:59:22    751s] (I)      ============  Phase 1c Route ============
[02/21 19:59:22    751s] (I)      Usage: 2167 = (955 H, 1212 V) = (1.15% H, 2.18% V) = (1.337e+03um H, 1.697e+03um V)
[02/21 19:59:22    751s] (I)      
[02/21 19:59:22    751s] (I)      ============  Phase 1d Route ============
[02/21 19:59:22    751s] (I)      Usage: 2167 = (955 H, 1212 V) = (1.15% H, 2.18% V) = (1.337e+03um H, 1.697e+03um V)
[02/21 19:59:22    751s] (I)      
[02/21 19:59:22    751s] (I)      ============  Phase 1e Route ============
[02/21 19:59:22    751s] (I)      Usage: 2167 = (955 H, 1212 V) = (1.15% H, 2.18% V) = (1.337e+03um H, 1.697e+03um V)
[02/21 19:59:22    751s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.033800e+03um
[02/21 19:59:22    751s] (I)      
[02/21 19:59:22    751s] (I)      ============  Phase 1f Route ============
[02/21 19:59:22    751s] (I)      Usage: 2167 = (955 H, 1212 V) = (1.15% H, 2.18% V) = (1.337e+03um H, 1.697e+03um V)
[02/21 19:59:22    751s] (I)      
[02/21 19:59:22    751s] (I)      ============  Phase 1g Route ============
[02/21 19:59:22    751s] (I)      Usage: 2139 = (939 H, 1200 V) = (1.13% H, 2.16% V) = (1.315e+03um H, 1.680e+03um V)
[02/21 19:59:22    751s] (I)      #Nets         : 6
[02/21 19:59:22    751s] (I)      #Relaxed nets : 5
[02/21 19:59:22    751s] (I)      Wire length   : 81
[02/21 19:59:22    751s] [NR-eGR] Create a new net group with 5 nets and layer range [3, 8]
[02/21 19:59:22    751s] (I)      
[02/21 19:59:22    751s] (I)      ============  Phase 1h Route ============
[02/21 19:59:22    751s] (I)      Usage: 2138 = (938 H, 1200 V) = (1.13% H, 2.16% V) = (1.313e+03um H, 1.680e+03um V)
[02/21 19:59:22    751s] (I)      total 2D Cap : 157465 = (92568 H, 64897 V)
[02/21 19:59:22    751s] [NR-eGR] Layer group 3: route 5 net(s) in layer range [3, 8]
[02/21 19:59:22    751s] (I)      
[02/21 19:59:22    751s] (I)      ============  Phase 1a Route ============
[02/21 19:59:22    751s] (I)      Usage: 2583 = (1132 H, 1451 V) = (1.22% H, 2.24% V) = (1.585e+03um H, 2.031e+03um V)
[02/21 19:59:22    751s] (I)      
[02/21 19:59:22    751s] (I)      ============  Phase 1b Route ============
[02/21 19:59:22    751s] (I)      Usage: 2583 = (1132 H, 1451 V) = (1.22% H, 2.24% V) = (1.585e+03um H, 2.031e+03um V)
[02/21 19:59:22    751s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 3.616200e+03um
[02/21 19:59:22    751s] (I)      
[02/21 19:59:22    751s] (I)      ============  Phase 1c Route ============
[02/21 19:59:22    751s] (I)      Usage: 2583 = (1132 H, 1451 V) = (1.22% H, 2.24% V) = (1.585e+03um H, 2.031e+03um V)
[02/21 19:59:22    751s] (I)      
[02/21 19:59:22    751s] (I)      ============  Phase 1d Route ============
[02/21 19:59:22    751s] (I)      Usage: 2583 = (1132 H, 1451 V) = (1.22% H, 2.24% V) = (1.585e+03um H, 2.031e+03um V)
[02/21 19:59:22    751s] (I)      
[02/21 19:59:22    751s] (I)      ============  Phase 1e Route ============
[02/21 19:59:22    751s] (I)      Usage: 2583 = (1132 H, 1451 V) = (1.22% H, 2.24% V) = (1.585e+03um H, 2.031e+03um V)
[02/21 19:59:22    751s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 3.616200e+03um
[02/21 19:59:22    751s] (I)      
[02/21 19:59:22    751s] (I)      ============  Phase 1f Route ============
[02/21 19:59:22    751s] (I)      Usage: 2583 = (1132 H, 1451 V) = (1.22% H, 2.24% V) = (1.585e+03um H, 2.031e+03um V)
[02/21 19:59:22    751s] (I)      
[02/21 19:59:22    751s] (I)      ============  Phase 1g Route ============
[02/21 19:59:22    751s] (I)      Usage: 2557 = (1118 H, 1439 V) = (1.21% H, 2.22% V) = (1.565e+03um H, 2.015e+03um V)
[02/21 19:59:22    751s] (I)      #Nets         : 5
[02/21 19:59:22    751s] (I)      #Relaxed nets : 5
[02/21 19:59:22    751s] (I)      Wire length   : 0
[02/21 19:59:22    751s] [NR-eGR] Create a new net group with 5 nets and layer range [3, 10]
[02/21 19:59:22    751s] (I)      
[02/21 19:59:22    751s] (I)      ============  Phase 1h Route ============
[02/21 19:59:22    751s] (I)      Usage: 2557 = (1118 H, 1439 V) = (1.21% H, 2.22% V) = (1.565e+03um H, 2.015e+03um V)
[02/21 19:59:22    751s] (I)      total 2D Cap : 166852 = (97356 H, 69496 V)
[02/21 19:59:22    751s] [NR-eGR] Layer group 4: route 5 net(s) in layer range [3, 10]
[02/21 19:59:22    751s] (I)      
[02/21 19:59:22    751s] (I)      ============  Phase 1a Route ============
[02/21 19:59:22    751s] (I)      Usage: 3002 = (1312 H, 1690 V) = (1.35% H, 2.43% V) = (1.837e+03um H, 2.366e+03um V)
[02/21 19:59:22    751s] (I)      
[02/21 19:59:22    751s] (I)      ============  Phase 1b Route ============
[02/21 19:59:22    751s] (I)      Usage: 3002 = (1312 H, 1690 V) = (1.35% H, 2.43% V) = (1.837e+03um H, 2.366e+03um V)
[02/21 19:59:22    751s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 4.202800e+03um
[02/21 19:59:22    751s] (I)      
[02/21 19:59:22    751s] (I)      ============  Phase 1c Route ============
[02/21 19:59:22    751s] (I)      Usage: 3002 = (1312 H, 1690 V) = (1.35% H, 2.43% V) = (1.837e+03um H, 2.366e+03um V)
[02/21 19:59:22    751s] (I)      
[02/21 19:59:22    751s] (I)      ============  Phase 1d Route ============
[02/21 19:59:22    751s] (I)      Usage: 3002 = (1312 H, 1690 V) = (1.35% H, 2.43% V) = (1.837e+03um H, 2.366e+03um V)
[02/21 19:59:22    751s] (I)      
[02/21 19:59:22    751s] (I)      ============  Phase 1e Route ============
[02/21 19:59:22    751s] (I)      Usage: 3002 = (1312 H, 1690 V) = (1.35% H, 2.43% V) = (1.837e+03um H, 2.366e+03um V)
[02/21 19:59:22    751s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 4.202800e+03um
[02/21 19:59:22    751s] (I)      
[02/21 19:59:22    751s] (I)      ============  Phase 1f Route ============
[02/21 19:59:22    751s] (I)      Usage: 3002 = (1312 H, 1690 V) = (1.35% H, 2.43% V) = (1.837e+03um H, 2.366e+03um V)
[02/21 19:59:22    751s] (I)      
[02/21 19:59:22    751s] (I)      ============  Phase 1g Route ============
[02/21 19:59:22    751s] (I)      Usage: 2976 = (1298 H, 1678 V) = (1.33% H, 2.41% V) = (1.817e+03um H, 2.349e+03um V)
[02/21 19:59:22    751s] (I)      #Nets         : 5
[02/21 19:59:22    751s] (I)      #Relaxed nets : 5
[02/21 19:59:22    751s] (I)      Wire length   : 0
[02/21 19:59:22    751s] [NR-eGR] Create a new net group with 5 nets and layer range [2, 10]
[02/21 19:59:22    751s] (I)      
[02/21 19:59:22    751s] (I)      ============  Phase 1h Route ============
[02/21 19:59:22    751s] (I)      Usage: 2976 = (1298 H, 1678 V) = (1.33% H, 2.41% V) = (1.817e+03um H, 2.349e+03um V)
[02/21 19:59:22    751s] (I)      total 2D Cap : 218433 = (97356 H, 121077 V)
[02/21 19:59:22    751s] [NR-eGR] Layer group 5: route 5 net(s) in layer range [2, 10]
[02/21 19:59:22    751s] (I)      
[02/21 19:59:22    751s] (I)      ============  Phase 1a Route ============
[02/21 19:59:22    751s] (I)      Usage: 3849 = (1679 H, 2170 V) = (1.72% H, 1.79% V) = (2.351e+03um H, 3.038e+03um V)
[02/21 19:59:22    751s] (I)      
[02/21 19:59:22    751s] (I)      ============  Phase 1b Route ============
[02/21 19:59:22    751s] (I)      Usage: 3849 = (1679 H, 2170 V) = (1.72% H, 1.79% V) = (2.351e+03um H, 3.038e+03um V)
[02/21 19:59:22    751s] (I)      Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 5.388600e+03um
[02/21 19:59:22    751s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/21 19:59:22    751s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/21 19:59:22    751s] (I)      
[02/21 19:59:22    751s] (I)      ============  Phase 1c Route ============
[02/21 19:59:22    751s] (I)      Usage: 3849 = (1679 H, 2170 V) = (1.72% H, 1.79% V) = (2.351e+03um H, 3.038e+03um V)
[02/21 19:59:22    751s] (I)      
[02/21 19:59:22    751s] (I)      ============  Phase 1d Route ============
[02/21 19:59:22    751s] (I)      Usage: 3849 = (1679 H, 2170 V) = (1.72% H, 1.79% V) = (2.351e+03um H, 3.038e+03um V)
[02/21 19:59:22    751s] (I)      
[02/21 19:59:22    751s] (I)      ============  Phase 1e Route ============
[02/21 19:59:22    751s] (I)      Usage: 3849 = (1679 H, 2170 V) = (1.72% H, 1.79% V) = (2.351e+03um H, 3.038e+03um V)
[02/21 19:59:22    751s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 5.388600e+03um
[02/21 19:59:22    751s] (I)      
[02/21 19:59:22    751s] (I)      ============  Phase 1f Route ============
[02/21 19:59:22    751s] (I)      Usage: 3849 = (1679 H, 2170 V) = (1.72% H, 1.79% V) = (2.351e+03um H, 3.038e+03um V)
[02/21 19:59:22    751s] (I)      
[02/21 19:59:22    751s] (I)      ============  Phase 1g Route ============
[02/21 19:59:22    751s] (I)      Usage: 3848 = (1680 H, 2168 V) = (1.73% H, 1.79% V) = (2.352e+03um H, 3.035e+03um V)
[02/21 19:59:22    751s] (I)      
[02/21 19:59:22    751s] (I)      ============  Phase 1h Route ============
[02/21 19:59:22    751s] (I)      Usage: 3848 = (1680 H, 2168 V) = (1.73% H, 1.79% V) = (2.352e+03um H, 3.035e+03um V)
[02/21 19:59:22    751s] (I)      
[02/21 19:59:22    751s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/21 19:59:22    751s] [NR-eGR]                        OverCon            
[02/21 19:59:22    751s] [NR-eGR]                         #Gcell     %Gcell
[02/21 19:59:22    751s] [NR-eGR]        Layer             (1-0)    OverCon
[02/21 19:59:22    751s] [NR-eGR] ----------------------------------------------
[02/21 19:59:22    751s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/21 19:59:22    751s] [NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[02/21 19:59:22    751s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/21 19:59:22    751s] [NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[02/21 19:59:22    751s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[02/21 19:59:22    751s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[02/21 19:59:22    751s] [NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[02/21 19:59:22    751s] [NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[02/21 19:59:22    751s] [NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[02/21 19:59:22    751s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[02/21 19:59:22    751s] [NR-eGR] ----------------------------------------------
[02/21 19:59:22    751s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[02/21 19:59:22    751s] [NR-eGR] 
[02/21 19:59:22    751s] (I)      Finished Global Routing ( CPU: 0.06 sec, Real: 0.07 sec, Curr Mem: 1937.84 MB )
[02/21 19:59:22    751s] (I)      total 2D Cap : 218433 = (97356 H, 121077 V)
[02/21 19:59:22    751s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/21 19:59:22    751s] (I)      ============= Track Assignment ============
[02/21 19:59:22    751s] (I)      Started Track Assignment (1T) ( Curr Mem: 1937.84 MB )
[02/21 19:59:22    751s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[02/21 19:59:22    751s] (I)      Run Multi-thread track assignment
[02/21 19:59:22    751s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1937.84 MB )
[02/21 19:59:22    751s] (I)      Started Export ( Curr Mem: 1937.84 MB )
[02/21 19:59:22    751s] [NR-eGR]                  Length (um)   Vias 
[02/21 19:59:22    751s] [NR-eGR] ------------------------------------
[02/21 19:59:22    751s] [NR-eGR]  metal1   (1H)             0   9704 
[02/21 19:59:22    751s] [NR-eGR]  metal2   (2V)         12786  13122 
[02/21 19:59:22    751s] [NR-eGR]  metal3   (3H)         13444   1156 
[02/21 19:59:22    751s] [NR-eGR]  metal4   (4V)          3048    467 
[02/21 19:59:22    751s] [NR-eGR]  metal5   (5H)          1263    136 
[02/21 19:59:22    751s] [NR-eGR]  metal6   (6V)           844     32 
[02/21 19:59:22    751s] [NR-eGR]  metal7   (7H)            33     10 
[02/21 19:59:22    751s] [NR-eGR]  metal8   (8V)            26      4 
[02/21 19:59:22    751s] [NR-eGR]  metal9   (9H)             2      0 
[02/21 19:59:22    751s] [NR-eGR]  metal10  (10V)            0      0 
[02/21 19:59:22    751s] [NR-eGR] ------------------------------------
[02/21 19:59:22    751s] [NR-eGR]           Total        31448  24631 
[02/21 19:59:22    751s] [NR-eGR] --------------------------------------------------------------------------
[02/21 19:59:22    751s] [NR-eGR] Total half perimeter of net bounding box: 26688um
[02/21 19:59:22    751s] [NR-eGR] Total length: 31448um, number of vias: 24631
[02/21 19:59:22    751s] [NR-eGR] --------------------------------------------------------------------------
[02/21 19:59:22    751s] [NR-eGR] Total eGR-routed clock nets wire length: 2482um, number of vias: 2081
[02/21 19:59:22    751s] [NR-eGR] --------------------------------------------------------------------------
[02/21 19:59:22    751s] [NR-eGR] Report for selected net(s) only.
[02/21 19:59:22    751s] [NR-eGR]                  Length (um)  Vias 
[02/21 19:59:22    751s] [NR-eGR] -----------------------------------
[02/21 19:59:22    751s] [NR-eGR]  metal1   (1H)             0   802 
[02/21 19:59:22    751s] [NR-eGR]  metal2   (2V)           707   954 
[02/21 19:59:22    751s] [NR-eGR]  metal3   (3H)          1095   319 
[02/21 19:59:22    751s] [NR-eGR]  metal4   (4V)           668     6 
[02/21 19:59:22    751s] [NR-eGR]  metal5   (5H)            11     0 
[02/21 19:59:22    751s] [NR-eGR]  metal6   (6V)             0     0 
[02/21 19:59:22    751s] [NR-eGR]  metal7   (7H)             0     0 
[02/21 19:59:22    751s] [NR-eGR]  metal8   (8V)             0     0 
[02/21 19:59:22    751s] [NR-eGR]  metal9   (9H)             0     0 
[02/21 19:59:22    751s] [NR-eGR]  metal10  (10V)            0     0 
[02/21 19:59:22    751s] [NR-eGR] -----------------------------------
[02/21 19:59:22    751s] [NR-eGR]           Total         2482  2081 
[02/21 19:59:22    751s] [NR-eGR] --------------------------------------------------------------------------
[02/21 19:59:22    751s] [NR-eGR] Total half perimeter of net bounding box: 913um
[02/21 19:59:22    751s] [NR-eGR] Total length: 2482um, number of vias: 2081
[02/21 19:59:22    751s] [NR-eGR] --------------------------------------------------------------------------
[02/21 19:59:22    751s] [NR-eGR] Total routed clock nets wire length: 2482um, number of vias: 2081
[02/21 19:59:22    751s] [NR-eGR] --------------------------------------------------------------------------
[02/21 19:59:22    751s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1937.84 MB )
[02/21 19:59:22    751s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 1937.84 MB )
[02/21 19:59:22    751s] (I)      ====================================== Runtime Summary =======================================
[02/21 19:59:22    751s] (I)       Step                                         %        Start       Finish      Real       CPU 
[02/21 19:59:22    751s] (I)      ----------------------------------------------------------------------------------------------
[02/21 19:59:22    751s] (I)       Early Global Route kernel              100.00%  2037.41 sec  2037.57 sec  0.15 sec  0.15 sec 
[02/21 19:59:22    751s] (I)       +-Import and model                      26.11%  2037.42 sec  2037.46 sec  0.04 sec  0.04 sec 
[02/21 19:59:22    751s] (I)       | +-Create place DB                      7.30%  2037.42 sec  2037.43 sec  0.01 sec  0.01 sec 
[02/21 19:59:22    751s] (I)       | | +-Import place data                  7.03%  2037.42 sec  2037.43 sec  0.01 sec  0.01 sec 
[02/21 19:59:22    751s] (I)       | | | +-Read instances and placement     2.20%  2037.42 sec  2037.43 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       | | | +-Read nets                        4.29%  2037.43 sec  2037.43 sec  0.01 sec  0.01 sec 
[02/21 19:59:22    751s] (I)       | +-Create route DB                     13.34%  2037.43 sec  2037.45 sec  0.02 sec  0.02 sec 
[02/21 19:59:22    751s] (I)       | | +-Import route data (1T)            11.63%  2037.44 sec  2037.45 sec  0.02 sec  0.02 sec 
[02/21 19:59:22    751s] (I)       | | | +-Read blockages ( Layer 2-10 )    2.55%  2037.44 sec  2037.44 sec  0.00 sec  0.01 sec 
[02/21 19:59:22    751s] (I)       | | | | +-Read routing blockages         0.01%  2037.44 sec  2037.44 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       | | | | +-Read instance blockages        0.45%  2037.44 sec  2037.44 sec  0.00 sec  0.01 sec 
[02/21 19:59:22    751s] (I)       | | | | +-Read PG blockages              0.08%  2037.44 sec  2037.44 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       | | | | +-Read clock blockages           0.03%  2037.44 sec  2037.44 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       | | | | +-Read other blockages           0.03%  2037.44 sec  2037.44 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       | | | | +-Read halo blockages            0.03%  2037.44 sec  2037.44 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       | | | | +-Read boundary cut boxes        0.01%  2037.44 sec  2037.44 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       | | | +-Read blackboxes                  0.02%  2037.44 sec  2037.44 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       | | | +-Read prerouted                   0.75%  2037.44 sec  2037.44 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       | | | +-Read unlegalized nets            0.17%  2037.45 sec  2037.45 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       | | | +-Read nets                        0.10%  2037.45 sec  2037.45 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       | | | +-Set up via pillars               0.01%  2037.45 sec  2037.45 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       | | | +-Initialize 3D grid graph         0.21%  2037.45 sec  2037.45 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       | | | +-Model blockage capacity          2.99%  2037.45 sec  2037.45 sec  0.00 sec  0.01 sec 
[02/21 19:59:22    751s] (I)       | | | | +-Initialize 3D capacity         2.36%  2037.45 sec  2037.45 sec  0.00 sec  0.01 sec 
[02/21 19:59:22    751s] (I)       | | | +-Move terms for access (1T)       0.19%  2037.45 sec  2037.45 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       | +-Read aux data                        0.01%  2037.45 sec  2037.45 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       | +-Others data preparation              0.06%  2037.45 sec  2037.45 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       | +-Create route kernel                  3.73%  2037.45 sec  2037.46 sec  0.01 sec  0.01 sec 
[02/21 19:59:22    751s] (I)       +-Global Routing                        43.46%  2037.46 sec  2037.53 sec  0.07 sec  0.06 sec 
[02/21 19:59:22    751s] (I)       | +-Initialization                       0.07%  2037.46 sec  2037.46 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       | +-Net group 1                         12.57%  2037.46 sec  2037.48 sec  0.02 sec  0.02 sec 
[02/21 19:59:22    751s] (I)       | | +-Generate topology                  3.52%  2037.46 sec  2037.47 sec  0.01 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       | | +-Phase 1a                           1.02%  2037.47 sec  2037.47 sec  0.00 sec  0.01 sec 
[02/21 19:59:22    751s] (I)       | | | +-Pattern routing (1T)             0.52%  2037.47 sec  2037.47 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       | | +-Phase 1b                           0.23%  2037.47 sec  2037.47 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       | | +-Phase 1c                           0.02%  2037.47 sec  2037.47 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       | | +-Phase 1d                           0.02%  2037.47 sec  2037.47 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       | | +-Phase 1e                           0.34%  2037.47 sec  2037.47 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       | | | +-Route legalization               0.01%  2037.47 sec  2037.47 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       | | +-Phase 1f                           0.02%  2037.47 sec  2037.47 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       | | +-Phase 1g                           1.36%  2037.47 sec  2037.48 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       | | | +-Post Routing                     1.06%  2037.48 sec  2037.48 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       | | +-Phase 1h                           1.10%  2037.48 sec  2037.48 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       | | | +-Post Routing                     0.81%  2037.48 sec  2037.48 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       | | +-Layer assignment (1T)              1.33%  2037.48 sec  2037.48 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       | +-Net group 2                          7.48%  2037.48 sec  2037.49 sec  0.01 sec  0.01 sec 
[02/21 19:59:22    751s] (I)       | | +-Generate topology                  1.05%  2037.48 sec  2037.48 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       | | +-Phase 1a                           0.83%  2037.49 sec  2037.49 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       | | | +-Pattern routing (1T)             0.39%  2037.49 sec  2037.49 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       | | +-Phase 1b                           0.17%  2037.49 sec  2037.49 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       | | +-Phase 1c                           0.03%  2037.49 sec  2037.49 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       | | +-Phase 1d                           0.02%  2037.49 sec  2037.49 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       | | +-Phase 1e                           0.40%  2037.49 sec  2037.49 sec  0.00 sec  0.01 sec 
[02/21 19:59:22    751s] (I)       | | | +-Route legalization               0.01%  2037.49 sec  2037.49 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       | | +-Phase 1f                           0.02%  2037.49 sec  2037.49 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       | | +-Phase 1g                           0.67%  2037.49 sec  2037.49 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       | | | +-Post Routing                     0.35%  2037.49 sec  2037.49 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       | | +-Phase 1h                           0.38%  2037.49 sec  2037.49 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       | | | +-Post Routing                     0.08%  2037.49 sec  2037.49 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       | | +-Layer assignment (1T)              0.34%  2037.49 sec  2037.49 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       | +-Net group 3                          6.55%  2037.49 sec  2037.50 sec  0.01 sec  0.01 sec 
[02/21 19:59:22    751s] (I)       | | +-Generate topology                  0.89%  2037.49 sec  2037.50 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       | | +-Phase 1a                           0.80%  2037.50 sec  2037.50 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       | | | +-Pattern routing (1T)             0.39%  2037.50 sec  2037.50 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       | | +-Phase 1b                           0.11%  2037.50 sec  2037.50 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       | | +-Phase 1c                           0.03%  2037.50 sec  2037.50 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       | | +-Phase 1d                           0.02%  2037.50 sec  2037.50 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       | | +-Phase 1e                           0.34%  2037.50 sec  2037.50 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       | | | +-Route legalization               0.01%  2037.50 sec  2037.50 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       | | +-Phase 1f                           0.02%  2037.50 sec  2037.50 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       | | +-Phase 1g                           0.64%  2037.50 sec  2037.50 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       | | | +-Post Routing                     0.35%  2037.50 sec  2037.50 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       | | +-Phase 1h                           0.32%  2037.50 sec  2037.50 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       | | | +-Post Routing                     0.03%  2037.50 sec  2037.50 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       | +-Net group 4                          6.71%  2037.50 sec  2037.52 sec  0.01 sec  0.01 sec 
[02/21 19:59:22    751s] (I)       | | +-Generate topology                  0.90%  2037.50 sec  2037.51 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       | | +-Phase 1a                           0.76%  2037.51 sec  2037.51 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       | | | +-Pattern routing (1T)             0.39%  2037.51 sec  2037.51 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       | | +-Phase 1b                           0.10%  2037.51 sec  2037.51 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       | | +-Phase 1c                           0.02%  2037.51 sec  2037.51 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       | | +-Phase 1d                           0.03%  2037.51 sec  2037.51 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       | | +-Phase 1e                           0.34%  2037.51 sec  2037.51 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       | | | +-Route legalization               0.01%  2037.51 sec  2037.51 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       | | +-Phase 1f                           0.02%  2037.51 sec  2037.51 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       | | +-Phase 1g                           0.60%  2037.51 sec  2037.51 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       | | | +-Post Routing                     0.30%  2037.51 sec  2037.51 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       | | +-Phase 1h                           0.33%  2037.51 sec  2037.51 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       | | | +-Post Routing                     0.05%  2037.51 sec  2037.51 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       | +-Net group 5                          7.19%  2037.52 sec  2037.53 sec  0.01 sec  0.01 sec 
[02/21 19:59:22    751s] (I)       | | +-Generate topology                  0.01%  2037.52 sec  2037.52 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       | | +-Phase 1a                           1.07%  2037.52 sec  2037.52 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       | | | +-Pattern routing (1T)             0.37%  2037.52 sec  2037.52 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       | | | +-Add via demand to 2D             0.05%  2037.52 sec  2037.52 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       | | +-Phase 1b                           0.14%  2037.52 sec  2037.52 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       | | +-Phase 1c                           0.02%  2037.52 sec  2037.52 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       | | +-Phase 1d                           0.02%  2037.52 sec  2037.52 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       | | +-Phase 1e                           0.35%  2037.52 sec  2037.52 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       | | | +-Route legalization               0.01%  2037.52 sec  2037.52 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       | | +-Phase 1f                           0.02%  2037.52 sec  2037.52 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       | | +-Phase 1g                           0.33%  2037.52 sec  2037.52 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       | | | +-Post Routing                     0.05%  2037.52 sec  2037.52 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       | | +-Phase 1h                           0.34%  2037.52 sec  2037.52 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       | | | +-Post Routing                     0.04%  2037.52 sec  2037.52 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       | | +-Layer assignment (1T)              0.74%  2037.53 sec  2037.53 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       +-Export 3D cong map                     1.46%  2037.53 sec  2037.53 sec  0.00 sec  0.01 sec 
[02/21 19:59:22    751s] (I)       | +-Export 2D cong map                   0.14%  2037.53 sec  2037.53 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       +-Extract Global 3D Wires                0.03%  2037.53 sec  2037.53 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       +-Track Assignment (1T)                  7.33%  2037.53 sec  2037.54 sec  0.01 sec  0.01 sec 
[02/21 19:59:22    751s] (I)       | +-Initialization                       0.03%  2037.53 sec  2037.53 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       | +-Track Assignment Kernel              6.47%  2037.53 sec  2037.54 sec  0.01 sec  0.01 sec 
[02/21 19:59:22    751s] (I)       | +-Free Memory                          0.01%  2037.54 sec  2037.54 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       +-Export                                14.70%  2037.54 sec  2037.57 sec  0.02 sec  0.02 sec 
[02/21 19:59:22    751s] (I)       | +-Export DB wires                      1.49%  2037.54 sec  2037.55 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       | | +-Export all nets                    0.84%  2037.54 sec  2037.55 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       | | +-Set wire vias                      0.10%  2037.55 sec  2037.55 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       | +-Report wirelength                    7.37%  2037.55 sec  2037.56 sec  0.01 sec  0.01 sec 
[02/21 19:59:22    751s] (I)       | +-Update net boxes                     4.74%  2037.56 sec  2037.57 sec  0.01 sec  0.01 sec 
[02/21 19:59:22    751s] (I)       | +-Update timing                        0.01%  2037.57 sec  2037.57 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)       +-Postprocess design                     0.53%  2037.57 sec  2037.57 sec  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)      ===================== Summary by functions =====================
[02/21 19:59:22    751s] (I)       Lv  Step                                 %      Real       CPU 
[02/21 19:59:22    751s] (I)      ----------------------------------------------------------------
[02/21 19:59:22    751s] (I)        0  Early Global Route kernel      100.00%  0.15 sec  0.15 sec 
[02/21 19:59:22    751s] (I)        1  Global Routing                  43.46%  0.07 sec  0.06 sec 
[02/21 19:59:22    751s] (I)        1  Import and model                26.11%  0.04 sec  0.04 sec 
[02/21 19:59:22    751s] (I)        1  Export                          14.70%  0.02 sec  0.02 sec 
[02/21 19:59:22    751s] (I)        1  Track Assignment (1T)            7.33%  0.01 sec  0.01 sec 
[02/21 19:59:22    751s] (I)        1  Export 3D cong map               1.46%  0.00 sec  0.01 sec 
[02/21 19:59:22    751s] (I)        1  Postprocess design               0.53%  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)        1  Extract Global 3D Wires          0.03%  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)        2  Create route DB                 13.34%  0.02 sec  0.02 sec 
[02/21 19:59:22    751s] (I)        2  Net group 1                     12.57%  0.02 sec  0.02 sec 
[02/21 19:59:22    751s] (I)        2  Net group 2                      7.48%  0.01 sec  0.01 sec 
[02/21 19:59:22    751s] (I)        2  Report wirelength                7.37%  0.01 sec  0.01 sec 
[02/21 19:59:22    751s] (I)        2  Create place DB                  7.30%  0.01 sec  0.01 sec 
[02/21 19:59:22    751s] (I)        2  Net group 5                      7.19%  0.01 sec  0.01 sec 
[02/21 19:59:22    751s] (I)        2  Net group 4                      6.71%  0.01 sec  0.01 sec 
[02/21 19:59:22    751s] (I)        2  Net group 3                      6.55%  0.01 sec  0.01 sec 
[02/21 19:59:22    751s] (I)        2  Track Assignment Kernel          6.47%  0.01 sec  0.01 sec 
[02/21 19:59:22    751s] (I)        2  Update net boxes                 4.74%  0.01 sec  0.01 sec 
[02/21 19:59:22    751s] (I)        2  Create route kernel              3.73%  0.01 sec  0.01 sec 
[02/21 19:59:22    751s] (I)        2  Export DB wires                  1.49%  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)        2  Export 2D cong map               0.14%  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)        2  Initialization                   0.10%  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)        2  Others data preparation          0.06%  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)        2  Update timing                    0.01%  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)        2  Read aux data                    0.01%  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)        2  Free Memory                      0.01%  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)        3  Import route data (1T)          11.63%  0.02 sec  0.02 sec 
[02/21 19:59:22    751s] (I)        3  Import place data                7.03%  0.01 sec  0.01 sec 
[02/21 19:59:22    751s] (I)        3  Generate topology                6.38%  0.01 sec  0.00 sec 
[02/21 19:59:22    751s] (I)        3  Phase 1a                         4.47%  0.01 sec  0.01 sec 
[02/21 19:59:22    751s] (I)        3  Phase 1g                         3.61%  0.01 sec  0.00 sec 
[02/21 19:59:22    751s] (I)        3  Phase 1h                         2.47%  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)        3  Layer assignment (1T)            2.41%  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)        3  Phase 1e                         1.78%  0.00 sec  0.01 sec 
[02/21 19:59:22    751s] (I)        3  Export all nets                  0.84%  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)        3  Phase 1b                         0.75%  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)        3  Phase 1c                         0.12%  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)        3  Phase 1d                         0.12%  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)        3  Phase 1f                         0.12%  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)        3  Set wire vias                    0.10%  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)        4  Read nets                        4.38%  0.01 sec  0.01 sec 
[02/21 19:59:22    751s] (I)        4  Post Routing                     3.12%  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)        4  Model blockage capacity          2.99%  0.00 sec  0.01 sec 
[02/21 19:59:22    751s] (I)        4  Read blockages ( Layer 2-10 )    2.55%  0.00 sec  0.01 sec 
[02/21 19:59:22    751s] (I)        4  Read instances and placement     2.20%  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)        4  Pattern routing (1T)             2.06%  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)        4  Read prerouted                   0.75%  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)        4  Initialize 3D grid graph         0.21%  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)        4  Move terms for access (1T)       0.19%  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)        4  Read unlegalized nets            0.17%  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)        4  Add via demand to 2D             0.05%  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)        4  Route legalization               0.03%  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)        4  Read blackboxes                  0.02%  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)        4  Set up via pillars               0.01%  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)        5  Initialize 3D capacity           2.36%  0.00 sec  0.01 sec 
[02/21 19:59:22    751s] (I)        5  Read instance blockages          0.45%  0.00 sec  0.01 sec 
[02/21 19:59:22    751s] (I)        5  Read PG blockages                0.08%  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)        5  Read clock blockages             0.03%  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)        5  Read other blockages             0.03%  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)        5  Read halo blockages              0.03%  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)        5  Read routing blockages           0.01%  0.00 sec  0.00 sec 
[02/21 19:59:22    751s] (I)        5  Read boundary cut boxes          0.01%  0.00 sec  0.00 sec 
[02/21 19:59:22    751s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.2 real=0:00:00.2)
[02/21 19:59:22    751s]     Routing using eGR in eGR->NR Step done.
[02/21 19:59:22    751s]     Routing using NR in eGR->NR Step...
[02/21 19:59:22    751s] 
[02/21 19:59:22    751s] CCOPT: Preparing to route 18 clock nets with NanoRoute.
[02/21 19:59:22    751s]   All net are default rule.
[02/21 19:59:22    751s]   Preferred NanoRoute mode settings: Current
[02/21 19:59:22    751s] -droutePostRouteSpreadWire auto
[02/21 19:59:22    751s] **WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[02/21 19:59:22    751s] **WARN: (EMS-27):	Message (IMPTCM-77) has exceeded the current message display limit of 1.
[02/21 19:59:22    751s] To increase the message display limit, refer to the product command reference manual.
[02/21 19:59:22    751s]       Clock detailed routing...
[02/21 19:59:22    751s]         NanoRoute...
[02/21 19:59:22    751s] % Begin globalDetailRoute (date=02/21 19:59:22, mem=1518.9M)
[02/21 19:59:22    751s] 
[02/21 19:59:22    751s] globalDetailRoute
[02/21 19:59:22    751s] 
[02/21 19:59:22    751s] #Start globalDetailRoute on Tue Feb 21 19:59:22 2023
[02/21 19:59:22    751s] #
[02/21 19:59:22    751s] ### Time Record (globalDetailRoute) is installed.
[02/21 19:59:22    751s] ### Time Record (Pre Callback) is installed.
[02/21 19:59:22    751s] ### Time Record (Pre Callback) is uninstalled.
[02/21 19:59:22    751s] ### Time Record (DB Import) is installed.
[02/21 19:59:22    751s] ### Time Record (Timing Data Generation) is installed.
[02/21 19:59:22    751s] ### Time Record (Timing Data Generation) is uninstalled.
[02/21 19:59:22    751s] ### Net info: total nets: 3308
[02/21 19:59:22    751s] ### Net info: dirty nets: 0
[02/21 19:59:22    751s] ### Net info: marked as disconnected nets: 0
[02/21 19:59:22    751s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=1 selected_only=1 (nr_selected_net=18)
[02/21 19:59:22    751s] #num needed restored net=0
[02/21 19:59:22    751s] #need_extraction net=0 (total=3308)
[02/21 19:59:22    751s] ### Net info: fully routed nets: 18
[02/21 19:59:22    751s] ### Net info: trivial (< 2 pins) nets: 100
[02/21 19:59:22    751s] ### Net info: unrouted nets: 3190
[02/21 19:59:22    751s] ### Net info: re-extraction nets: 0
[02/21 19:59:22    751s] ### Net info: selected nets: 18
[02/21 19:59:22    751s] ### Net info: ignored nets: 0
[02/21 19:59:22    751s] ### Net info: skip routing nets: 0
[02/21 19:59:22    751s] #WARNING (NRIG-100) Ignoring auto generated timing constraints when routeWithTimingDriven set to false.
[02/21 19:59:22    751s] ### import design signature (5): route=8230609 fixed_route=1576334440 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1819120690 dirty_area=0 del_dirty_area=0 cell=1331572811 placement=48749244 pin_access=1 inst_pattern=1
[02/21 19:59:22    751s] ### Time Record (DB Import) is uninstalled.
[02/21 19:59:22    751s] #NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
[02/21 19:59:22    751s] #
[02/21 19:59:22    751s] #Wire/Via statistics before line assignment ...
[02/21 19:59:22    751s] #Total number of nets with non-default rule or having extra spacing = 18
[02/21 19:59:22    751s] #Total wire length = 2482 um.
[02/21 19:59:22    751s] #Total half perimeter of net bounding box = 920 um.
[02/21 19:59:22    751s] #Total wire length on LAYER metal1 = 0 um.
[02/21 19:59:22    751s] #Total wire length on LAYER metal2 = 707 um.
[02/21 19:59:22    751s] #Total wire length on LAYER metal3 = 1095 um.
[02/21 19:59:22    751s] #Total wire length on LAYER metal4 = 668 um.
[02/21 19:59:22    751s] #Total wire length on LAYER metal5 = 11 um.
[02/21 19:59:22    751s] #Total wire length on LAYER metal6 = 0 um.
[02/21 19:59:22    751s] #Total wire length on LAYER metal7 = 0 um.
[02/21 19:59:22    751s] #Total wire length on LAYER metal8 = 0 um.
[02/21 19:59:22    751s] #Total wire length on LAYER metal9 = 0 um.
[02/21 19:59:22    751s] #Total wire length on LAYER metal10 = 0 um.
[02/21 19:59:22    751s] #Total number of vias = 2081
[02/21 19:59:22    751s] #Up-Via Summary (total 2081):
[02/21 19:59:22    751s] #           
[02/21 19:59:22    751s] #-----------------------
[02/21 19:59:22    751s] # metal1            802
[02/21 19:59:22    751s] # metal2            954
[02/21 19:59:22    751s] # metal3            319
[02/21 19:59:22    751s] # metal4              6
[02/21 19:59:22    751s] #-----------------------
[02/21 19:59:22    751s] #                  2081 
[02/21 19:59:22    751s] #
[02/21 19:59:22    751s] ### Time Record (Data Preparation) is installed.
[02/21 19:59:22    751s] #Start routing data preparation on Tue Feb 21 19:59:22 2023
[02/21 19:59:22    751s] #
[02/21 19:59:22    751s] #Minimum voltage of a net in the design = 0.000.
[02/21 19:59:22    751s] #Maximum voltage of a net in the design = 1.100.
[02/21 19:59:22    751s] #Voltage range [0.000 - 1.100] has 3306 nets.
[02/21 19:59:22    751s] #Voltage range [1.100 - 1.100] has 1 net.
[02/21 19:59:22    751s] #Voltage range [0.000 - 0.000] has 1 net.
[02/21 19:59:22    751s] #Build and mark too close pins for the same net.
[02/21 19:59:22    751s] ### Time Record (Cell Pin Access) is installed.
[02/21 19:59:22    751s] #Initial pin access analysis.
[02/21 19:59:22    752s] #Detail pin access analysis.
[02/21 19:59:22    752s] ### Time Record (Cell Pin Access) is uninstalled.
[02/21 19:59:22    752s] # metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
[02/21 19:59:22    752s] # metal2       V   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
[02/21 19:59:22    752s] # metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
[02/21 19:59:22    752s] # metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[02/21 19:59:22    752s] # metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[02/21 19:59:22    752s] # metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[02/21 19:59:22    752s] # metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[02/21 19:59:22    752s] # metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[02/21 19:59:22    752s] # metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
[02/21 19:59:22    752s] # metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
[02/21 19:59:23    752s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1525.69 (MB), peak = 1667.57 (MB)
[02/21 19:59:23    752s] #Regenerating Ggrids automatically.
[02/21 19:59:23    752s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
[02/21 19:59:23    752s] #Using automatically generated G-grids.
[02/21 19:59:23    752s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[02/21 19:59:23    752s] #Done routing data preparation.
[02/21 19:59:23    752s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1530.33 (MB), peak = 1667.57 (MB)
[02/21 19:59:23    752s] ### Time Record (Data Preparation) is uninstalled.
[02/21 19:59:23    752s] #Data initialization: cpu:00:00:01, real:00:00:01, mem:1.5 GB, peak:1.6 GB
[02/21 19:59:23    752s] 
[02/21 19:59:23    752s] Trim Metal Layers:
[02/21 19:59:23    752s] LayerId::1 widthSet size::4
[02/21 19:59:23    752s] LayerId::2 widthSet size::4
[02/21 19:59:23    752s] LayerId::3 widthSet size::4
[02/21 19:59:23    752s] LayerId::4 widthSet size::4
[02/21 19:59:23    752s] LayerId::5 widthSet size::4
[02/21 19:59:23    752s] LayerId::6 widthSet size::4
[02/21 19:59:23    752s] LayerId::7 widthSet size::4
[02/21 19:59:23    752s] LayerId::8 widthSet size::4
[02/21 19:59:23    752s] LayerId::9 widthSet size::4
[02/21 19:59:23    752s] LayerId::10 widthSet size::3
[02/21 19:59:23    752s] Updating RC grid for preRoute extraction ...
[02/21 19:59:23    752s] eee: pegSigSF::1.070000
[02/21 19:59:23    752s] Initializing multi-corner capacitance tables ... 
[02/21 19:59:23    752s] Initializing multi-corner resistance tables ...
[02/21 19:59:23    752s] eee: l::1 avDens::0.088112 usedTrk::563.914289 availTrk::6400.000000 sigTrk::563.914289
[02/21 19:59:23    752s] eee: l::2 avDens::0.021617 usedTrk::34.587286 availTrk::1600.000000 sigTrk::34.587286
[02/21 19:59:23    752s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/21 19:59:23    752s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/21 19:59:23    752s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/21 19:59:23    752s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/21 19:59:23    752s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/21 19:59:23    752s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/21 19:59:23    752s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/21 19:59:23    752s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/21 19:59:23    752s] {RT VRCCorner 0 10 10 {4 1} {7 0} {9 0} 3}
[02/21 19:59:23    752s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.822800 pMod=82 wcR=0.500500 newSi=0.002400 wHLS=1.251250 siPrev=0 viaL=0.000000
[02/21 19:59:23    752s] #Successfully loaded pre-route RC model
[02/21 19:59:23    752s] #Enabled timing driven Line Assignment.
[02/21 19:59:23    752s] ### Time Record (Line Assignment) is installed.
[02/21 19:59:23    752s] #
[02/21 19:59:23    752s] #Begin Line Assignment ...
[02/21 19:59:23    752s] #
[02/21 19:59:23    752s] #Begin build data ...
[02/21 19:59:23    752s] #
[02/21 19:59:23    752s] #Distribution of nets:
[02/21 19:59:23    752s] #     2033 ( 2         pin),    561 ( 3         pin),    438 ( 4         pin),
[02/21 19:59:23    752s] #      107 ( 5         pin),      5 ( 6         pin),      2 ( 7         pin),
[02/21 19:59:23    752s] #        1 ( 9         pin),     22 (10-19      pin),      4 (20-29      pin),
[02/21 19:59:23    752s] #        4 (30-39      pin),     22 (40-49      pin),      5 (50-59      pin),
[02/21 19:59:23    752s] #        3 (60-69      pin),      1 (70-79      pin),      0 (>=2000     pin).
[02/21 19:59:23    752s] #Total: 3308 nets, 3208 non-trivial nets, 18 fully global routed, 18 clocks,
[02/21 19:59:23    752s] #       18 nets have extra space, 3208 nets (3190 automatically) have layer range,
[02/21 19:59:23    752s] #       18 nets have weight, 18 nets have avoid detour, 18 nets have priority.
[02/21 19:59:23    752s] #
[02/21 19:59:23    752s] #Nets in 2 layer ranges:
[02/21 19:59:23    752s] #   (-------, metal8)*:     3190 (99.4%)
[02/21 19:59:23    752s] #   (metal3, metal4) :       18 ( 0.6%)
[02/21 19:59:23    752s] #
[02/21 19:59:23    752s] #18 nets selected.
[02/21 19:59:23    752s] #
[02/21 19:59:23    752s] #End build data: cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[02/21 19:59:23    752s] ### 
[02/21 19:59:23    752s] ### Net length summary before Line Assignment:
[02/21 19:59:23    752s] ### Layer     H-Len   V-Len         Total       #Up-Via
[02/21 19:59:23    752s] ### ---------------------------------------------------
[02/21 19:59:23    752s] ### metal1        0       0       0(  0%)     802( 22%)
[02/21 19:59:23    752s] ### metal2        0     679     679( 27%)    2485( 69%)
[02/21 19:59:23    752s] ### metal3     1123       0    1123( 45%)     319(  9%)
[02/21 19:59:23    752s] ### metal4        0     668     668( 27%)       6(  0%)
[02/21 19:59:23    752s] ### metal5       11       0      11(  0%)       0(  0%)
[02/21 19:59:23    752s] ### metal6        0       0       0(  0%)       0(  0%)
[02/21 19:59:23    752s] ### metal7        0       0       0(  0%)       0(  0%)
[02/21 19:59:23    752s] ### metal8        0       0       0(  0%)       0(  0%)
[02/21 19:59:23    752s] ### metal9        0       0       0(  0%)       0(  0%)
[02/21 19:59:23    752s] ### metal10       0       0       0(  0%)       0(  0%)
[02/21 19:59:23    752s] ### ---------------------------------------------------
[02/21 19:59:23    752s] ###            1134    1347    2481          3612      
[02/21 19:59:23    752s] ### 
[02/21 19:59:23    752s] ### Net length and overlap summary after Line Assignment:
[02/21 19:59:23    752s] ### Layer     H-Len   V-Len         Total       #Up-Via   #Overlap   Overlap-Len
[02/21 19:59:23    752s] ### ----------------------------------------------------------------------------
[02/21 19:59:23    752s] ### metal1        0       0       0(  0%)     802( 36%)    0(  0%)     0(  0.0%)
[02/21 19:59:23    752s] ### metal2        0     701     701( 28%)    1130( 51%)    0(  0%)     0(  0.0%)
[02/21 19:59:23    752s] ### metal3     1089       0    1089( 44%)     276( 12%)    0(  0%)     0(  0.0%)
[02/21 19:59:23    752s] ### metal4        0     668     668( 27%)       5(  0%)    0(  0%)     0(  0.0%)
[02/21 19:59:23    752s] ### metal5       10       0      10(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[02/21 19:59:23    752s] ### metal6        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[02/21 19:59:23    752s] ### metal7        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[02/21 19:59:23    752s] ### metal8        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[02/21 19:59:23    752s] ### metal9        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[02/21 19:59:23    752s] ### metal10       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[02/21 19:59:23    752s] ### ----------------------------------------------------------------------------
[02/21 19:59:23    752s] ###            1099    1370    2470          2213          0           0        
[02/21 19:59:23    752s] #
[02/21 19:59:23    752s] #Line Assignment statistics:
[02/21 19:59:23    752s] #Cpu time = 00:00:00
[02/21 19:59:23    752s] #Elapsed time = 00:00:00
[02/21 19:59:23    752s] #Increased memory = 2.98 (MB)
[02/21 19:59:23    752s] #Total memory = 1535.77 (MB)
[02/21 19:59:23    752s] #Peak memory = 1667.57 (MB)
[02/21 19:59:23    752s] #End Line Assignment: cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[02/21 19:59:23    752s] #
[02/21 19:59:23    752s] #Begin assignment summary ...
[02/21 19:59:23    752s] #
[02/21 19:59:23    752s] #  Total number of segments             = 1445
[02/21 19:59:23    752s] #  Total number of overlap segments     =    0 (  0.0%)
[02/21 19:59:23    752s] #  Total number of assigned segments    =  581 ( 40.2%)
[02/21 19:59:23    752s] #  Total number of shifted segments     =   22 (  1.5%)
[02/21 19:59:23    752s] #  Average movement of shifted segments =    5.18 tracks
[02/21 19:59:23    752s] #
[02/21 19:59:23    752s] #  Total number of overlaps             =    0
[02/21 19:59:23    752s] #  Total length of overlaps             =    0 um
[02/21 19:59:23    752s] #
[02/21 19:59:23    752s] #End assignment summary.
[02/21 19:59:23    752s] ### Time Record (Line Assignment) is uninstalled.
[02/21 19:59:23    752s] #
[02/21 19:59:23    752s] #Wire/Via statistics after line assignment ...
[02/21 19:59:23    752s] #Total number of nets with non-default rule or having extra spacing = 18
[02/21 19:59:23    752s] #Total wire length = 2470 um.
[02/21 19:59:23    752s] #Total half perimeter of net bounding box = 920 um.
[02/21 19:59:23    752s] #Total wire length on LAYER metal1 = 0 um.
[02/21 19:59:23    752s] #Total wire length on LAYER metal2 = 702 um.
[02/21 19:59:23    752s] #Total wire length on LAYER metal3 = 1090 um.
[02/21 19:59:23    752s] #Total wire length on LAYER metal4 = 669 um.
[02/21 19:59:23    752s] #Total wire length on LAYER metal5 = 10 um.
[02/21 19:59:23    752s] #Total wire length on LAYER metal6 = 0 um.
[02/21 19:59:23    752s] #Total wire length on LAYER metal7 = 0 um.
[02/21 19:59:23    752s] #Total wire length on LAYER metal8 = 0 um.
[02/21 19:59:23    752s] #Total wire length on LAYER metal9 = 0 um.
[02/21 19:59:23    752s] #Total wire length on LAYER metal10 = 0 um.
[02/21 19:59:23    752s] #Total number of vias = 2213
[02/21 19:59:23    752s] #Up-Via Summary (total 2213):
[02/21 19:59:23    752s] #           
[02/21 19:59:23    752s] #-----------------------
[02/21 19:59:23    752s] # metal1            802
[02/21 19:59:23    752s] # metal2           1130
[02/21 19:59:23    752s] # metal3            276
[02/21 19:59:23    752s] # metal4              5
[02/21 19:59:23    752s] #-----------------------
[02/21 19:59:23    752s] #                  2213 
[02/21 19:59:23    752s] #
[02/21 19:59:23    752s] #Routing data preparation, pin analysis, line assignment statistics:
[02/21 19:59:23    752s] #Cpu time = 00:00:01
[02/21 19:59:23    752s] #Elapsed time = 00:00:01
[02/21 19:59:23    752s] #Increased memory = 13.84 (MB)
[02/21 19:59:23    752s] #Total memory = 1533.62 (MB)
[02/21 19:59:23    752s] #Peak memory = 1667.57 (MB)
[02/21 19:59:23    752s] #RTESIG:78da9592314fc330108599f915a7b4439068f1d94de30c2c48ac802a60ad4ce346118e8d
[02/21 19:59:23    752s] #       6207d47fcf15588a52bbf566fbf3dd7bef3c99bedeaf20e338c762e611d91ae161c539ab
[02/21 19:59:23    752s] #       90cf38638b1b8e6bba7ab9cb2e27d3c7a7670e1928efdbc6ae3b57ebdb8d719b77086dd7
[02/21 19:59:23    752s] #       dae6f70433c87de8697f0d83d73d781d02edaefe0a9410fa4143fee69c1925702160ab8c
[02/21 19:59:23    752s] #       8f315c48e00cf2d606dde87e9ca9e4619d7a6755d76ea0d65b3598f00f176299525648b2
[02/21 19:59:23    752s] #       1fdc8733aed9817164f9abed75dc70c9e85122146404a53c237279a030ee07f7399e8317
[02/21 19:59:23    752s] #       ec2c5c2265413c39d376e8c625efe7941a77b1ac00d99c32a005f9d63815c6c9b21490fd
[02/21 19:59:23    752s] #       c4146d5a92342ce29f036541b53e45622e723f711f94ad555f479b4a49f5acb351691c51
[02/21 19:59:23    752s] #       a4f2e0582ed2ff9fb2380192cb53a02a0d714eee8e6675f10d47eb5243
[02/21 19:59:23    752s] #
[02/21 19:59:23    752s] #Skip comparing routing design signature in db-snapshot flow
[02/21 19:59:23    752s] ### Time Record (Detail Routing) is installed.
[02/21 19:59:23    752s] ### drc_pitch = 5600 ( 2.80000 um) drc_range = 3800 ( 1.90000 um) route_pitch = 3360 ( 1.68000 um) patch_pitch = 6080 ( 3.04000 um) top_route_layer = 10 top_pin_layer = 10
[02/21 19:59:23    752s] #
[02/21 19:59:23    752s] #Start Detail Routing..
[02/21 19:59:23    752s] #start initial detail routing ...
[02/21 19:59:23    752s] ### Design has 20 dirty nets
[02/21 19:59:27    757s] ### Routing stats: routing = 97.80% drc-check-only = 2.20%
[02/21 19:59:27    757s] #   number of violations = 2
[02/21 19:59:27    757s] #
[02/21 19:59:27    757s] #    By Layer and Type :
[02/21 19:59:27    757s] #	           Loop   Totals
[02/21 19:59:27    757s] #	metal1        0        0
[02/21 19:59:27    757s] #	metal2        2        2
[02/21 19:59:27    757s] #	Totals        2        2
[02/21 19:59:27    757s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1535.29 (MB), peak = 1667.57 (MB)
[02/21 19:59:27    757s] #start 1st optimization iteration ...
[02/21 19:59:27    757s] ### Routing stats: routing = 97.80% drc-check-only = 2.20%
[02/21 19:59:27    757s] #   number of violations = 0
[02/21 19:59:27    757s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1535.52 (MB), peak = 1667.57 (MB)
[02/21 19:59:27    757s] #Complete Detail Routing.
[02/21 19:59:27    757s] #Total number of nets with non-default rule or having extra spacing = 18
[02/21 19:59:27    757s] #Total wire length = 2651 um.
[02/21 19:59:27    757s] #Total half perimeter of net bounding box = 920 um.
[02/21 19:59:27    757s] #Total wire length on LAYER metal1 = 21 um.
[02/21 19:59:27    757s] #Total wire length on LAYER metal2 = 435 um.
[02/21 19:59:27    757s] #Total wire length on LAYER metal3 = 1280 um.
[02/21 19:59:27    757s] #Total wire length on LAYER metal4 = 905 um.
[02/21 19:59:27    757s] #Total wire length on LAYER metal5 = 10 um.
[02/21 19:59:27    757s] #Total wire length on LAYER metal6 = 0 um.
[02/21 19:59:27    757s] #Total wire length on LAYER metal7 = 0 um.
[02/21 19:59:27    757s] #Total wire length on LAYER metal8 = 0 um.
[02/21 19:59:27    757s] #Total wire length on LAYER metal9 = 0 um.
[02/21 19:59:27    757s] #Total wire length on LAYER metal10 = 0 um.
[02/21 19:59:27    757s] #Total number of vias = 2087
[02/21 19:59:27    757s] #Up-Via Summary (total 2087):
[02/21 19:59:27    757s] #           
[02/21 19:59:27    757s] #-----------------------
[02/21 19:59:27    757s] # metal1            802
[02/21 19:59:27    757s] # metal2            771
[02/21 19:59:27    757s] # metal3            510
[02/21 19:59:27    757s] # metal4              4
[02/21 19:59:27    757s] #-----------------------
[02/21 19:59:27    757s] #                  2087 
[02/21 19:59:27    757s] #
[02/21 19:59:27    757s] #Total number of DRC violations = 0
[02/21 19:59:27    757s] ### Time Record (Detail Routing) is uninstalled.
[02/21 19:59:27    757s] #Cpu time = 00:00:04
[02/21 19:59:27    757s] #Elapsed time = 00:00:04
[02/21 19:59:27    757s] #Increased memory = 1.91 (MB)
[02/21 19:59:27    757s] #Total memory = 1535.54 (MB)
[02/21 19:59:27    757s] #Peak memory = 1667.57 (MB)
[02/21 19:59:27    757s] #Skip updating routing design signature in db-snapshot flow
[02/21 19:59:27    757s] #detailRoute Statistics:
[02/21 19:59:27    757s] #Cpu time = 00:00:04
[02/21 19:59:27    757s] #Elapsed time = 00:00:04
[02/21 19:59:27    757s] #Increased memory = 1.92 (MB)
[02/21 19:59:27    757s] #Total memory = 1535.55 (MB)
[02/21 19:59:27    757s] #Peak memory = 1667.57 (MB)
[02/21 19:59:27    757s] ### Time Record (DB Export) is installed.
[02/21 19:59:27    757s] ### export design design signature (12): route=1072004028 fixed_route=1576334440 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1111251103 dirty_area=0 del_dirty_area=0 cell=1331572811 placement=48749244 pin_access=1515136146 inst_pattern=1
[02/21 19:59:27    757s] #	no debugging net set
[02/21 19:59:27    757s] ### Time Record (DB Export) is uninstalled.
[02/21 19:59:27    757s] ### Time Record (Post Callback) is installed.
[02/21 19:59:27    757s] ### Time Record (Post Callback) is uninstalled.
[02/21 19:59:27    757s] #
[02/21 19:59:27    757s] #globalDetailRoute statistics:
[02/21 19:59:27    757s] #Cpu time = 00:00:05
[02/21 19:59:27    757s] #Elapsed time = 00:00:06
[02/21 19:59:27    757s] #Increased memory = 23.97 (MB)
[02/21 19:59:27    757s] #Total memory = 1542.95 (MB)
[02/21 19:59:27    757s] #Peak memory = 1667.57 (MB)
[02/21 19:59:27    757s] #Number of warnings = 1
[02/21 19:59:27    757s] #Total number of warnings = 1
[02/21 19:59:27    757s] #Number of fails = 0
[02/21 19:59:27    757s] #Total number of fails = 0
[02/21 19:59:27    757s] #Complete globalDetailRoute on Tue Feb 21 19:59:27 2023
[02/21 19:59:27    757s] #
[02/21 19:59:27    757s] ### import design signature (13): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1515136146 inst_pattern=1
[02/21 19:59:27    757s] ### Time Record (globalDetailRoute) is uninstalled.
[02/21 19:59:28    757s] ### 
[02/21 19:59:28    757s] ###   Scalability Statistics
[02/21 19:59:28    757s] ### 
[02/21 19:59:28    757s] ### --------------------------------+----------------+----------------+----------------+
[02/21 19:59:28    757s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[02/21 19:59:28    757s] ### --------------------------------+----------------+----------------+----------------+
[02/21 19:59:28    757s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[02/21 19:59:28    757s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[02/21 19:59:28    757s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[02/21 19:59:28    757s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[02/21 19:59:28    757s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[02/21 19:59:28    757s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[02/21 19:59:28    757s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[02/21 19:59:28    757s] ###   Detail Routing                |        00:00:04|        00:00:04|             1.0|
[02/21 19:59:28    757s] ###   Line Assignment               |        00:00:00|        00:00:00|             1.0|
[02/21 19:59:28    757s] ###   Entire Command                |        00:00:05|        00:00:06|             1.0|
[02/21 19:59:28    757s] ### --------------------------------+----------------+----------------+----------------+
[02/21 19:59:28    757s] ### 
[02/21 19:59:28    757s] % End globalDetailRoute (date=02/21 19:59:28, total cpu=0:00:05.4, real=0:00:06.0, peak res=1542.1M, current mem=1542.1M)
[02/21 19:59:28    757s]         NanoRoute done. (took cpu=0:00:05.5 real=0:00:05.7)
[02/21 19:59:28    757s]       Clock detailed routing done.
[02/21 19:59:28    757s] Skipping check of guided vs. routed net lengths.
[02/21 19:59:28    757s] Set FIXED routing status on 18 net(s)
[02/21 19:59:28    757s] Set FIXED placed status on 17 instance(s)
[02/21 19:59:28    757s]       Route Remaining Unrouted Nets...
[02/21 19:59:28    757s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[02/21 19:59:28    757s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1936.7M, EPOCH TIME: 1677038368.098915
[02/21 19:59:28    757s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:28    757s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:28    757s] All LLGs are deleted
[02/21 19:59:28    757s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:28    757s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:28    757s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1936.7M, EPOCH TIME: 1677038368.099169
[02/21 19:59:28    757s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1936.7M, EPOCH TIME: 1677038368.099338
[02/21 19:59:28    757s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1936.7M, EPOCH TIME: 1677038368.099608
[02/21 19:59:28    757s] ### Creating LA Mngr. totSessionCpu=0:12:37 mem=1936.7M
[02/21 19:59:28    757s] ### Creating LA Mngr, finished. totSessionCpu=0:12:37 mem=1936.7M
[02/21 19:59:28    757s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1936.73 MB )
[02/21 19:59:28    757s] (I)      ==================== Layers =====================
[02/21 19:59:28    757s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 19:59:28    757s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[02/21 19:59:28    757s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 19:59:28    757s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[02/21 19:59:28    757s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[02/21 19:59:28    757s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[02/21 19:59:28    757s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[02/21 19:59:28    757s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[02/21 19:59:28    757s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[02/21 19:59:28    757s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[02/21 19:59:28    757s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[02/21 19:59:28    757s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[02/21 19:59:28    757s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[02/21 19:59:28    757s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[02/21 19:59:28    757s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[02/21 19:59:28    757s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[02/21 19:59:28    757s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[02/21 19:59:28    757s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[02/21 19:59:28    757s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[02/21 19:59:28    757s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[02/21 19:59:28    757s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[02/21 19:59:28    757s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[02/21 19:59:28    757s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 19:59:28    757s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[02/21 19:59:28    757s] (I)      |   0 |  0 |  active |   other |        |    MS |
[02/21 19:59:28    757s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[02/21 19:59:28    757s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 19:59:28    757s] (I)      Started Import and model ( Curr Mem: 1936.73 MB )
[02/21 19:59:28    757s] (I)      Default pattern map key = VQS64_4_default.
[02/21 19:59:28    757s] (I)      == Non-default Options ==
[02/21 19:59:28    757s] (I)      Maximum routing layer                              : 10
[02/21 19:59:28    757s] (I)      Number of threads                                  : 1
[02/21 19:59:28    757s] (I)      Method to set GCell size                           : row
[02/21 19:59:28    757s] (I)      Counted 351 PG shapes. We will not process PG shapes layer by layer.
[02/21 19:59:28    757s] (I)      Use row-based GCell size
[02/21 19:59:28    757s] (I)      Use row-based GCell align
[02/21 19:59:28    757s] (I)      layer 0 area = 0
[02/21 19:59:28    757s] (I)      layer 1 area = 0
[02/21 19:59:28    757s] (I)      layer 2 area = 0
[02/21 19:59:28    757s] (I)      layer 3 area = 0
[02/21 19:59:28    757s] (I)      layer 4 area = 0
[02/21 19:59:28    757s] (I)      layer 5 area = 0
[02/21 19:59:28    757s] (I)      layer 6 area = 0
[02/21 19:59:28    757s] (I)      layer 7 area = 0
[02/21 19:59:28    757s] (I)      layer 8 area = 0
[02/21 19:59:28    757s] (I)      layer 9 area = 0
[02/21 19:59:28    757s] (I)      GCell unit size   : 2800
[02/21 19:59:28    757s] (I)      GCell multiplier  : 1
[02/21 19:59:28    757s] (I)      GCell row height  : 2800
[02/21 19:59:28    757s] (I)      Actual row height : 2800
[02/21 19:59:28    757s] (I)      GCell align ref   : 10080 10080
[02/21 19:59:28    757s] [NR-eGR] Track table information for default rule: 
[02/21 19:59:28    757s] [NR-eGR] metal1 has single uniform track structure
[02/21 19:59:28    757s] [NR-eGR] metal2 has single uniform track structure
[02/21 19:59:28    757s] [NR-eGR] metal3 has single uniform track structure
[02/21 19:59:28    757s] [NR-eGR] metal4 has single uniform track structure
[02/21 19:59:28    757s] [NR-eGR] metal5 has single uniform track structure
[02/21 19:59:28    757s] [NR-eGR] metal6 has single uniform track structure
[02/21 19:59:28    757s] [NR-eGR] metal7 has single uniform track structure
[02/21 19:59:28    757s] [NR-eGR] metal8 has single uniform track structure
[02/21 19:59:28    757s] [NR-eGR] metal9 has single uniform track structure
[02/21 19:59:28    757s] [NR-eGR] metal10 has single uniform track structure
[02/21 19:59:28    757s] (I)      ============== Default via ===============
[02/21 19:59:28    757s] (I)      +---+------------------+-----------------+
[02/21 19:59:28    757s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[02/21 19:59:28    757s] (I)      +---+------------------+-----------------+
[02/21 19:59:28    757s] (I)      | 1 |    8  via1_7     |    8  via1_7    |
[02/21 19:59:28    757s] (I)      | 2 |   12  via2_5     |   12  via2_5    |
[02/21 19:59:28    757s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[02/21 19:59:28    757s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[02/21 19:59:28    757s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[02/21 19:59:28    757s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[02/21 19:59:28    757s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[02/21 19:59:28    757s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[02/21 19:59:28    757s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[02/21 19:59:28    757s] (I)      +---+------------------+-----------------+
[02/21 19:59:28    757s] [NR-eGR] Read 146 PG shapes
[02/21 19:59:28    757s] [NR-eGR] Read 0 clock shapes
[02/21 19:59:28    757s] [NR-eGR] Read 0 other shapes
[02/21 19:59:28    757s] [NR-eGR] #Routing Blockages  : 0
[02/21 19:59:28    757s] [NR-eGR] #Instance Blockages : 0
[02/21 19:59:28    757s] [NR-eGR] #PG Blockages       : 146
[02/21 19:59:28    757s] [NR-eGR] #Halo Blockages     : 0
[02/21 19:59:28    757s] [NR-eGR] #Boundary Blockages : 0
[02/21 19:59:28    757s] [NR-eGR] #Clock Blockages    : 0
[02/21 19:59:28    757s] [NR-eGR] #Other Blockages    : 0
[02/21 19:59:28    757s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/21 19:59:28    757s] [NR-eGR] Num Prerouted Nets = 18  Num Prerouted Wires = 2751
[02/21 19:59:28    757s] [NR-eGR] Read 3208 nets ( ignored 18 )
[02/21 19:59:28    757s] (I)      early_global_route_priority property id does not exist.
[02/21 19:59:28    757s] (I)      Read Num Blocks=146  Num Prerouted Wires=2751  Num CS=0
[02/21 19:59:28    757s] (I)      Layer 1 (V) : #blockages 146 : #preroutes 1640
[02/21 19:59:28    757s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 984
[02/21 19:59:28    757s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 125
[02/21 19:59:28    757s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 2
[02/21 19:59:28    757s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[02/21 19:59:28    757s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[02/21 19:59:28    757s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[02/21 19:59:28    757s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[02/21 19:59:28    757s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[02/21 19:59:28    757s] (I)      Number of ignored nets                =     18
[02/21 19:59:28    757s] (I)      Number of connected nets              =      0
[02/21 19:59:28    757s] (I)      Number of fixed nets                  =     18.  Ignored: Yes
[02/21 19:59:28    757s] (I)      Number of clock nets                  =     18.  Ignored: No
[02/21 19:59:28    757s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/21 19:59:28    757s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/21 19:59:28    757s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/21 19:59:28    757s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/21 19:59:28    757s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/21 19:59:28    757s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/21 19:59:28    757s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/21 19:59:28    757s] (I)      Ndr track 0 does not exist
[02/21 19:59:28    757s] (I)      ---------------------Grid Graph Info--------------------
[02/21 19:59:28    757s] (I)      Routing area        : (0, 0) - (214200, 204960)
[02/21 19:59:28    757s] (I)      Core area           : (10080, 10080) - (204120, 194880)
[02/21 19:59:28    757s] (I)      Site width          :   380  (dbu)
[02/21 19:59:28    757s] (I)      Row height          :  2800  (dbu)
[02/21 19:59:28    757s] (I)      GCell row height    :  2800  (dbu)
[02/21 19:59:28    757s] (I)      GCell width         :  2800  (dbu)
[02/21 19:59:28    757s] (I)      GCell height        :  2800  (dbu)
[02/21 19:59:28    757s] (I)      Grid                :    76    73    10
[02/21 19:59:28    757s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[02/21 19:59:28    757s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[02/21 19:59:28    757s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[02/21 19:59:28    757s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[02/21 19:59:28    757s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[02/21 19:59:28    757s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[02/21 19:59:28    757s] (I)      Default pitch size  :   270   280   280   560   560   560  1680  1680  3200  3360
[02/21 19:59:28    757s] (I)      First track coord   :   140   190   140   750   700   750  1820  1870  3820  3550
[02/21 19:59:28    757s] (I)      Num tracks per GCell: 10.37 10.00 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[02/21 19:59:28    757s] (I)      Total num of tracks :   732   765   732   381   365   381   121   127    63    63
[02/21 19:59:28    757s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[02/21 19:59:28    757s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[02/21 19:59:28    757s] (I)      --------------------------------------------------------
[02/21 19:59:28    757s] 
[02/21 19:59:28    757s] [NR-eGR] ============ Routing rule table ============
[02/21 19:59:28    757s] [NR-eGR] Rule id: 1  Nets: 3190
[02/21 19:59:28    757s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[02/21 19:59:28    757s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[02/21 19:59:28    757s] (I)                    Pitch  280  280  560  560  560  1680  1680  3200  3360 
[02/21 19:59:28    757s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[02/21 19:59:28    757s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[02/21 19:59:28    757s] [NR-eGR] ========================================
[02/21 19:59:28    757s] [NR-eGR] 
[02/21 19:59:28    757s] (I)      =============== Blocked Tracks ===============
[02/21 19:59:28    757s] (I)      +-------+---------+----------+---------------+
[02/21 19:59:28    757s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/21 19:59:28    757s] (I)      +-------+---------+----------+---------------+
[02/21 19:59:28    757s] (I)      |     1 |       0 |        0 |         0.00% |
[02/21 19:59:28    757s] (I)      |     2 |   55845 |     3194 |         5.72% |
[02/21 19:59:28    757s] (I)      |     3 |   55632 |        0 |         0.00% |
[02/21 19:59:28    757s] (I)      |     4 |   27813 |        0 |         0.00% |
[02/21 19:59:28    757s] (I)      |     5 |   27740 |        0 |         0.00% |
[02/21 19:59:28    757s] (I)      |     6 |   27813 |        0 |         0.00% |
[02/21 19:59:28    757s] (I)      |     7 |    9196 |        0 |         0.00% |
[02/21 19:59:28    757s] (I)      |     8 |    9271 |        0 |         0.00% |
[02/21 19:59:28    757s] (I)      |     9 |    4788 |        0 |         0.00% |
[02/21 19:59:28    757s] (I)      |    10 |    4599 |        0 |         0.00% |
[02/21 19:59:28    757s] (I)      +-------+---------+----------+---------------+
[02/21 19:59:28    757s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1936.73 MB )
[02/21 19:59:28    757s] (I)      Reset routing kernel
[02/21 19:59:28    757s] (I)      Started Global Routing ( Curr Mem: 1936.73 MB )
[02/21 19:59:28    757s] (I)      totalPins=9414  totalGlobalPin=8835 (93.85%)
[02/21 19:59:28    757s] (I)      total 2D Cap : 111220 = (41724 H, 69496 V)
[02/21 19:59:28    757s] [NR-eGR] Layer group 1: route 5 net(s) in layer range [4, 10]
[02/21 19:59:28    757s] (I)      
[02/21 19:59:28    757s] (I)      ============  Phase 1a Route ============
[02/21 19:59:28    757s] (I)      Usage: 734 = (383 H, 351 V) = (0.92% H, 0.51% V) = (5.362e+02um H, 4.914e+02um V)
[02/21 19:59:28    757s] (I)      
[02/21 19:59:28    757s] (I)      ============  Phase 1b Route ============
[02/21 19:59:28    757s] (I)      Usage: 734 = (383 H, 351 V) = (0.92% H, 0.51% V) = (5.362e+02um H, 4.914e+02um V)
[02/21 19:59:28    757s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.027600e+03um
[02/21 19:59:28    757s] (I)      
[02/21 19:59:28    757s] (I)      ============  Phase 1c Route ============
[02/21 19:59:28    757s] (I)      Usage: 734 = (383 H, 351 V) = (0.92% H, 0.51% V) = (5.362e+02um H, 4.914e+02um V)
[02/21 19:59:28    757s] (I)      
[02/21 19:59:28    757s] (I)      ============  Phase 1d Route ============
[02/21 19:59:28    757s] (I)      Usage: 734 = (383 H, 351 V) = (0.92% H, 0.51% V) = (5.362e+02um H, 4.914e+02um V)
[02/21 19:59:28    757s] (I)      
[02/21 19:59:28    757s] (I)      ============  Phase 1e Route ============
[02/21 19:59:28    757s] (I)      Usage: 734 = (383 H, 351 V) = (0.92% H, 0.51% V) = (5.362e+02um H, 4.914e+02um V)
[02/21 19:59:28    757s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.027600e+03um
[02/21 19:59:28    757s] (I)      
[02/21 19:59:28    757s] (I)      ============  Phase 1l Route ============
[02/21 19:59:28    757s] (I)      total 2D Cap : 219503 = (97356 H, 122147 V)
[02/21 19:59:28    757s] [NR-eGR] Layer group 2: route 3185 net(s) in layer range [2, 10]
[02/21 19:59:28    757s] (I)      
[02/21 19:59:28    757s] (I)      ============  Phase 1a Route ============
[02/21 19:59:28    757s] (I)      Usage: 19119 = (9366 H, 9753 V) = (9.62% H, 7.98% V) = (1.311e+04um H, 1.365e+04um V)
[02/21 19:59:28    757s] (I)      
[02/21 19:59:28    757s] (I)      ============  Phase 1b Route ============
[02/21 19:59:28    757s] (I)      Usage: 19119 = (9366 H, 9753 V) = (9.62% H, 7.98% V) = (1.311e+04um H, 1.365e+04um V)
[02/21 19:59:28    757s] (I)      Overflow of layer group 2: 0.02% H + 0.00% V. EstWL: 2.676660e+04um
[02/21 19:59:28    757s] (I)      Congestion metric : 0.02%H 0.00%V, 0.02%HV
[02/21 19:59:28    757s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/21 19:59:28    757s] (I)      
[02/21 19:59:28    757s] (I)      ============  Phase 1c Route ============
[02/21 19:59:28    757s] (I)      Usage: 19119 = (9366 H, 9753 V) = (9.62% H, 7.98% V) = (1.311e+04um H, 1.365e+04um V)
[02/21 19:59:28    757s] (I)      
[02/21 19:59:28    757s] (I)      ============  Phase 1d Route ============
[02/21 19:59:28    757s] (I)      Usage: 19119 = (9366 H, 9753 V) = (9.62% H, 7.98% V) = (1.311e+04um H, 1.365e+04um V)
[02/21 19:59:28    757s] (I)      
[02/21 19:59:28    757s] (I)      ============  Phase 1e Route ============
[02/21 19:59:28    757s] (I)      Usage: 19119 = (9366 H, 9753 V) = (9.62% H, 7.98% V) = (1.311e+04um H, 1.365e+04um V)
[02/21 19:59:28    757s] [NR-eGR] Early Global Route overflow of layer group 2: 0.02% H + 0.00% V. EstWL: 2.676660e+04um
[02/21 19:59:28    757s] (I)      
[02/21 19:59:28    757s] (I)      ============  Phase 1l Route ============
[02/21 19:59:28    757s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/21 19:59:28    757s] (I)      Layer  2:      51886     12434         0           0       54720    ( 0.00%) 
[02/21 19:59:28    757s] (I)      Layer  3:      54900     11668         0           0       54750    ( 0.00%) 
[02/21 19:59:28    757s] (I)      Layer  4:      27432      3832         2           0       27360    ( 0.00%) 
[02/21 19:59:28    757s] (I)      Layer  5:      27375      1043         0           0       27375    ( 0.00%) 
[02/21 19:59:28    757s] (I)      Layer  6:      27432       579         0           0       27360    ( 0.00%) 
[02/21 19:59:28    757s] (I)      Layer  7:       9075        23         0           0        9125    ( 0.00%) 
[02/21 19:59:28    757s] (I)      Layer  8:       9144        20         0           0        9120    ( 0.00%) 
[02/21 19:59:28    757s] (I)      Layer  9:       4725         0         0         656        4134    (13.70%) 
[02/21 19:59:28    757s] (I)      Layer 10:       4536         0         0         780        3780    (17.11%) 
[02/21 19:59:28    757s] (I)      Total:        216505     29599         2        1436      217724    ( 0.66%) 
[02/21 19:59:28    757s] (I)      
[02/21 19:59:28    757s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/21 19:59:28    757s] [NR-eGR]                        OverCon            
[02/21 19:59:28    757s] [NR-eGR]                         #Gcell     %Gcell
[02/21 19:59:28    757s] [NR-eGR]        Layer             (1-2)    OverCon
[02/21 19:59:28    757s] [NR-eGR] ----------------------------------------------
[02/21 19:59:28    757s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/21 19:59:28    757s] [NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[02/21 19:59:28    757s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/21 19:59:28    757s] [NR-eGR]  metal4 ( 4)         1( 0.02%)   ( 0.02%) 
[02/21 19:59:28    757s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[02/21 19:59:28    757s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[02/21 19:59:28    757s] [NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[02/21 19:59:28    757s] [NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[02/21 19:59:28    757s] [NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[02/21 19:59:28    757s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[02/21 19:59:28    757s] [NR-eGR] ----------------------------------------------
[02/21 19:59:28    757s] [NR-eGR]        Total         1( 0.00%)   ( 0.00%) 
[02/21 19:59:28    757s] [NR-eGR] 
[02/21 19:59:28    757s] (I)      Finished Global Routing ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 1936.73 MB )
[02/21 19:59:28    757s] (I)      total 2D Cap : 219503 = (97356 H, 122147 V)
[02/21 19:59:28    757s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/21 19:59:28    757s] (I)      ============= Track Assignment ============
[02/21 19:59:28    757s] (I)      Started Track Assignment (1T) ( Curr Mem: 1936.73 MB )
[02/21 19:59:28    757s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[02/21 19:59:28    757s] (I)      Run Multi-thread track assignment
[02/21 19:59:28    757s] (I)      Finished Track Assignment (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1936.73 MB )
[02/21 19:59:28    757s] (I)      Started Export ( Curr Mem: 1936.73 MB )
[02/21 19:59:28    757s] [NR-eGR]                  Length (um)   Vias 
[02/21 19:59:28    757s] [NR-eGR] ------------------------------------
[02/21 19:59:28    757s] [NR-eGR]  metal1   (1H)            21   9704 
[02/21 19:59:28    757s] [NR-eGR]  metal2   (2V)         12552  12927 
[02/21 19:59:28    757s] [NR-eGR]  metal3   (3H)         13484   1369 
[02/21 19:59:28    757s] [NR-eGR]  metal4   (4V)          3302    495 
[02/21 19:59:28    757s] [NR-eGR]  metal5   (5H)          1437    131 
[02/21 19:59:28    757s] [NR-eGR]  metal6   (6V)           808     34 
[02/21 19:59:28    757s] [NR-eGR]  metal7   (7H)            29     10 
[02/21 19:59:28    757s] [NR-eGR]  metal8   (8V)            26      4 
[02/21 19:59:28    757s] [NR-eGR]  metal9   (9H)             2      0 
[02/21 19:59:28    757s] [NR-eGR]  metal10  (10V)            0      0 
[02/21 19:59:28    757s] [NR-eGR] ------------------------------------
[02/21 19:59:28    757s] [NR-eGR]           Total        31660  24674 
[02/21 19:59:28    757s] [NR-eGR] --------------------------------------------------------------------------
[02/21 19:59:28    757s] [NR-eGR] Total half perimeter of net bounding box: 26688um
[02/21 19:59:28    757s] [NR-eGR] Total length: 31660um, number of vias: 24674
[02/21 19:59:28    757s] [NR-eGR] --------------------------------------------------------------------------
[02/21 19:59:28    757s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[02/21 19:59:28    757s] [NR-eGR] --------------------------------------------------------------------------
[02/21 19:59:28    757s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1936.73 MB )
[02/21 19:59:28    757s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.18 sec, Real: 0.17 sec, Curr Mem: 1936.73 MB )
[02/21 19:59:28    757s] (I)      ====================================== Runtime Summary =======================================
[02/21 19:59:28    757s] (I)       Step                                         %        Start       Finish      Real       CPU 
[02/21 19:59:28    757s] (I)      ----------------------------------------------------------------------------------------------
[02/21 19:59:28    757s] (I)       Early Global Route kernel              100.00%  2043.44 sec  2043.62 sec  0.17 sec  0.18 sec 
[02/21 19:59:28    757s] (I)       +-Import and model                      22.02%  2043.45 sec  2043.49 sec  0.04 sec  0.04 sec 
[02/21 19:59:28    757s] (I)       | +-Create place DB                      6.50%  2043.45 sec  2043.46 sec  0.01 sec  0.01 sec 
[02/21 19:59:28    757s] (I)       | | +-Import place data                  6.22%  2043.45 sec  2043.46 sec  0.01 sec  0.01 sec 
[02/21 19:59:28    757s] (I)       | | | +-Read instances and placement     1.85%  2043.45 sec  2043.45 sec  0.00 sec  0.00 sec 
[02/21 19:59:28    757s] (I)       | | | +-Read nets                        3.88%  2043.45 sec  2043.46 sec  0.01 sec  0.01 sec 
[02/21 19:59:28    757s] (I)       | +-Create route DB                     10.82%  2043.46 sec  2043.48 sec  0.02 sec  0.02 sec 
[02/21 19:59:28    757s] (I)       | | +-Import route data (1T)            10.38%  2043.46 sec  2043.48 sec  0.02 sec  0.02 sec 
[02/21 19:59:28    757s] (I)       | | | +-Read blockages ( Layer 2-10 )    2.26%  2043.46 sec  2043.47 sec  0.00 sec  0.01 sec 
[02/21 19:59:28    757s] (I)       | | | | +-Read routing blockages         0.00%  2043.46 sec  2043.46 sec  0.00 sec  0.00 sec 
[02/21 19:59:28    757s] (I)       | | | | +-Read instance blockages        0.42%  2043.46 sec  2043.46 sec  0.00 sec  0.00 sec 
[02/21 19:59:28    757s] (I)       | | | | +-Read PG blockages              0.06%  2043.46 sec  2043.46 sec  0.00 sec  0.00 sec 
[02/21 19:59:28    757s] (I)       | | | | +-Read clock blockages           0.02%  2043.47 sec  2043.47 sec  0.00 sec  0.00 sec 
[02/21 19:59:28    757s] (I)       | | | | +-Read other blockages           0.02%  2043.47 sec  2043.47 sec  0.00 sec  0.00 sec 
[02/21 19:59:28    757s] (I)       | | | | +-Read halo blockages            0.02%  2043.47 sec  2043.47 sec  0.00 sec  0.00 sec 
[02/21 19:59:28    757s] (I)       | | | | +-Read boundary cut boxes        0.00%  2043.47 sec  2043.47 sec  0.00 sec  0.00 sec 
[02/21 19:59:28    757s] (I)       | | | +-Read blackboxes                  0.02%  2043.47 sec  2043.47 sec  0.00 sec  0.00 sec 
[02/21 19:59:28    757s] (I)       | | | +-Read prerouted                   0.50%  2043.47 sec  2043.47 sec  0.00 sec  0.00 sec 
[02/21 19:59:28    757s] (I)       | | | +-Read unlegalized nets            0.14%  2043.47 sec  2043.47 sec  0.00 sec  0.00 sec 
[02/21 19:59:28    757s] (I)       | | | +-Read nets                        0.86%  2043.47 sec  2043.47 sec  0.00 sec  0.00 sec 
[02/21 19:59:28    757s] (I)       | | | +-Set up via pillars               0.01%  2043.47 sec  2043.47 sec  0.00 sec  0.00 sec 
[02/21 19:59:28    757s] (I)       | | | +-Initialize 3D grid graph         0.04%  2043.47 sec  2043.47 sec  0.00 sec  0.00 sec 
[02/21 19:59:28    757s] (I)       | | | +-Model blockage capacity          2.30%  2043.47 sec  2043.48 sec  0.00 sec  0.00 sec 
[02/21 19:59:28    757s] (I)       | | | | +-Initialize 3D capacity         1.89%  2043.47 sec  2043.48 sec  0.00 sec  0.00 sec 
[02/21 19:59:28    757s] (I)       | +-Read aux data                        0.00%  2043.48 sec  2043.48 sec  0.00 sec  0.00 sec 
[02/21 19:59:28    757s] (I)       | +-Others data preparation              0.14%  2043.48 sec  2043.48 sec  0.00 sec  0.00 sec 
[02/21 19:59:28    757s] (I)       | +-Create route kernel                  3.16%  2043.48 sec  2043.48 sec  0.01 sec  0.01 sec 
[02/21 19:59:28    757s] (I)       +-Global Routing                        31.81%  2043.49 sec  2043.54 sec  0.06 sec  0.05 sec 
[02/21 19:59:28    757s] (I)       | +-Initialization                       0.49%  2043.49 sec  2043.49 sec  0.00 sec  0.00 sec 
[02/21 19:59:28    757s] (I)       | +-Net group 1                          4.45%  2043.49 sec  2043.50 sec  0.01 sec  0.01 sec 
[02/21 19:59:28    757s] (I)       | | +-Generate topology                  0.11%  2043.49 sec  2043.49 sec  0.00 sec  0.00 sec 
[02/21 19:59:28    757s] (I)       | | +-Phase 1a                           0.82%  2043.49 sec  2043.49 sec  0.00 sec  0.00 sec 
[02/21 19:59:28    757s] (I)       | | | +-Pattern routing (1T)             0.50%  2043.49 sec  2043.49 sec  0.00 sec  0.00 sec 
[02/21 19:59:28    757s] (I)       | | +-Phase 1b                           0.05%  2043.49 sec  2043.49 sec  0.00 sec  0.00 sec 
[02/21 19:59:28    757s] (I)       | | +-Phase 1c                           0.02%  2043.49 sec  2043.49 sec  0.00 sec  0.00 sec 
[02/21 19:59:28    757s] (I)       | | +-Phase 1d                           0.02%  2043.49 sec  2043.49 sec  0.00 sec  0.00 sec 
[02/21 19:59:28    757s] (I)       | | +-Phase 1e                           0.30%  2043.49 sec  2043.49 sec  0.00 sec  0.01 sec 
[02/21 19:59:28    757s] (I)       | | | +-Route legalization               0.00%  2043.49 sec  2043.49 sec  0.00 sec  0.00 sec 
[02/21 19:59:28    757s] (I)       | | +-Phase 1l                           0.93%  2043.49 sec  2043.50 sec  0.00 sec  0.00 sec 
[02/21 19:59:28    757s] (I)       | | | +-Layer assignment (1T)            0.69%  2043.49 sec  2043.50 sec  0.00 sec  0.00 sec 
[02/21 19:59:28    757s] (I)       | +-Net group 2                         24.08%  2043.50 sec  2043.54 sec  0.04 sec  0.04 sec 
[02/21 19:59:28    757s] (I)       | | +-Generate topology                  1.34%  2043.50 sec  2043.50 sec  0.00 sec  0.00 sec 
[02/21 19:59:28    757s] (I)       | | +-Phase 1a                           4.78%  2043.50 sec  2043.51 sec  0.01 sec  0.01 sec 
[02/21 19:59:28    757s] (I)       | | | +-Pattern routing (1T)             3.65%  2043.50 sec  2043.51 sec  0.01 sec  0.01 sec 
[02/21 19:59:28    757s] (I)       | | | +-Add via demand to 2D             0.57%  2043.51 sec  2043.51 sec  0.00 sec  0.00 sec 
[02/21 19:59:28    757s] (I)       | | +-Phase 1b                           0.08%  2043.51 sec  2043.51 sec  0.00 sec  0.00 sec 
[02/21 19:59:28    757s] (I)       | | +-Phase 1c                           0.02%  2043.51 sec  2043.51 sec  0.00 sec  0.00 sec 
[02/21 19:59:28    757s] (I)       | | +-Phase 1d                           0.02%  2043.51 sec  2043.51 sec  0.00 sec  0.00 sec 
[02/21 19:59:28    757s] (I)       | | +-Phase 1e                           0.30%  2043.51 sec  2043.51 sec  0.00 sec  0.00 sec 
[02/21 19:59:28    757s] (I)       | | | +-Route legalization               0.00%  2043.51 sec  2043.51 sec  0.00 sec  0.00 sec 
[02/21 19:59:28    757s] (I)       | | +-Phase 1l                          15.17%  2043.51 sec  2043.54 sec  0.03 sec  0.03 sec 
[02/21 19:59:28    757s] (I)       | | | +-Layer assignment (1T)           14.55%  2043.51 sec  2043.54 sec  0.03 sec  0.03 sec 
[02/21 19:59:28    757s] (I)       | +-Clean cong LA                        0.00%  2043.54 sec  2043.54 sec  0.00 sec  0.00 sec 
[02/21 19:59:28    757s] (I)       +-Export 3D cong map                     1.29%  2043.54 sec  2043.54 sec  0.00 sec  0.01 sec 
[02/21 19:59:28    757s] (I)       | +-Export 2D cong map                   0.13%  2043.54 sec  2043.54 sec  0.00 sec  0.00 sec 
[02/21 19:59:28    757s] (I)       +-Extract Global 3D Wires                0.39%  2043.55 sec  2043.55 sec  0.00 sec  0.00 sec 
[02/21 19:59:28    757s] (I)       +-Track Assignment (1T)                 19.57%  2043.55 sec  2043.58 sec  0.03 sec  0.03 sec 
[02/21 19:59:28    757s] (I)       | +-Initialization                       0.15%  2043.55 sec  2043.55 sec  0.00 sec  0.00 sec 
[02/21 19:59:28    757s] (I)       | +-Track Assignment Kernel             18.48%  2043.55 sec  2043.58 sec  0.03 sec  0.03 sec 
[02/21 19:59:28    757s] (I)       | +-Free Memory                          0.01%  2043.58 sec  2043.58 sec  0.00 sec  0.00 sec 
[02/21 19:59:28    757s] (I)       +-Export                                18.22%  2043.58 sec  2043.61 sec  0.03 sec  0.03 sec 
[02/21 19:59:28    757s] (I)       | +-Export DB wires                      9.52%  2043.58 sec  2043.60 sec  0.02 sec  0.02 sec 
[02/21 19:59:28    757s] (I)       | | +-Export all nets                    7.25%  2043.58 sec  2043.59 sec  0.01 sec  0.02 sec 
[02/21 19:59:28    757s] (I)       | | +-Set wire vias                      1.39%  2043.60 sec  2043.60 sec  0.00 sec  0.00 sec 
[02/21 19:59:28    757s] (I)       | +-Report wirelength                    4.10%  2043.60 sec  2043.61 sec  0.01 sec  0.01 sec 
[02/21 19:59:28    757s] (I)       | +-Update net boxes                     3.65%  2043.61 sec  2043.61 sec  0.01 sec  0.00 sec 
[02/21 19:59:28    757s] (I)       | +-Update timing                        0.00%  2043.61 sec  2043.61 sec  0.00 sec  0.00 sec 
[02/21 19:59:28    757s] (I)       +-Postprocess design                     0.62%  2043.61 sec  2043.61 sec  0.00 sec  0.00 sec 
[02/21 19:59:28    757s] (I)      ===================== Summary by functions =====================
[02/21 19:59:28    757s] (I)       Lv  Step                                 %      Real       CPU 
[02/21 19:59:28    757s] (I)      ----------------------------------------------------------------
[02/21 19:59:28    757s] (I)        0  Early Global Route kernel      100.00%  0.17 sec  0.18 sec 
[02/21 19:59:28    757s] (I)        1  Global Routing                  31.81%  0.06 sec  0.05 sec 
[02/21 19:59:28    757s] (I)        1  Import and model                22.02%  0.04 sec  0.04 sec 
[02/21 19:59:28    757s] (I)        1  Track Assignment (1T)           19.57%  0.03 sec  0.03 sec 
[02/21 19:59:28    757s] (I)        1  Export                          18.22%  0.03 sec  0.03 sec 
[02/21 19:59:28    757s] (I)        1  Export 3D cong map               1.29%  0.00 sec  0.01 sec 
[02/21 19:59:28    757s] (I)        1  Postprocess design               0.62%  0.00 sec  0.00 sec 
[02/21 19:59:28    757s] (I)        1  Extract Global 3D Wires          0.39%  0.00 sec  0.00 sec 
[02/21 19:59:28    757s] (I)        2  Net group 2                     24.08%  0.04 sec  0.04 sec 
[02/21 19:59:28    757s] (I)        2  Track Assignment Kernel         18.48%  0.03 sec  0.03 sec 
[02/21 19:59:28    757s] (I)        2  Create route DB                 10.82%  0.02 sec  0.02 sec 
[02/21 19:59:28    757s] (I)        2  Export DB wires                  9.52%  0.02 sec  0.02 sec 
[02/21 19:59:28    757s] (I)        2  Create place DB                  6.50%  0.01 sec  0.01 sec 
[02/21 19:59:28    757s] (I)        2  Net group 1                      4.45%  0.01 sec  0.01 sec 
[02/21 19:59:28    757s] (I)        2  Report wirelength                4.10%  0.01 sec  0.01 sec 
[02/21 19:59:28    757s] (I)        2  Update net boxes                 3.65%  0.01 sec  0.00 sec 
[02/21 19:59:28    757s] (I)        2  Create route kernel              3.16%  0.01 sec  0.01 sec 
[02/21 19:59:28    757s] (I)        2  Initialization                   0.64%  0.00 sec  0.00 sec 
[02/21 19:59:28    757s] (I)        2  Others data preparation          0.14%  0.00 sec  0.00 sec 
[02/21 19:59:28    757s] (I)        2  Export 2D cong map               0.13%  0.00 sec  0.00 sec 
[02/21 19:59:28    757s] (I)        2  Free Memory                      0.01%  0.00 sec  0.00 sec 
[02/21 19:59:28    757s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[02/21 19:59:28    757s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[02/21 19:59:28    757s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[02/21 19:59:28    757s] (I)        3  Phase 1l                        16.09%  0.03 sec  0.03 sec 
[02/21 19:59:28    757s] (I)        3  Import route data (1T)          10.38%  0.02 sec  0.02 sec 
[02/21 19:59:28    757s] (I)        3  Export all nets                  7.25%  0.01 sec  0.02 sec 
[02/21 19:59:28    757s] (I)        3  Import place data                6.22%  0.01 sec  0.01 sec 
[02/21 19:59:28    757s] (I)        3  Phase 1a                         5.60%  0.01 sec  0.01 sec 
[02/21 19:59:28    757s] (I)        3  Generate topology                1.46%  0.00 sec  0.00 sec 
[02/21 19:59:28    757s] (I)        3  Set wire vias                    1.39%  0.00 sec  0.00 sec 
[02/21 19:59:28    757s] (I)        3  Phase 1e                         0.60%  0.00 sec  0.01 sec 
[02/21 19:59:28    757s] (I)        3  Phase 1b                         0.13%  0.00 sec  0.00 sec 
[02/21 19:59:28    757s] (I)        3  Phase 1c                         0.04%  0.00 sec  0.00 sec 
[02/21 19:59:28    757s] (I)        3  Phase 1d                         0.04%  0.00 sec  0.00 sec 
[02/21 19:59:28    757s] (I)        4  Layer assignment (1T)           15.23%  0.03 sec  0.03 sec 
[02/21 19:59:28    757s] (I)        4  Read nets                        4.75%  0.01 sec  0.01 sec 
[02/21 19:59:28    757s] (I)        4  Pattern routing (1T)             4.15%  0.01 sec  0.01 sec 
[02/21 19:59:28    757s] (I)        4  Model blockage capacity          2.30%  0.00 sec  0.00 sec 
[02/21 19:59:28    757s] (I)        4  Read blockages ( Layer 2-10 )    2.26%  0.00 sec  0.01 sec 
[02/21 19:59:28    757s] (I)        4  Read instances and placement     1.85%  0.00 sec  0.00 sec 
[02/21 19:59:28    757s] (I)        4  Add via demand to 2D             0.57%  0.00 sec  0.00 sec 
[02/21 19:59:28    757s] (I)        4  Read prerouted                   0.50%  0.00 sec  0.00 sec 
[02/21 19:59:28    757s] (I)        4  Read unlegalized nets            0.14%  0.00 sec  0.00 sec 
[02/21 19:59:28    757s] (I)        4  Initialize 3D grid graph         0.04%  0.00 sec  0.00 sec 
[02/21 19:59:28    757s] (I)        4  Read blackboxes                  0.02%  0.00 sec  0.00 sec 
[02/21 19:59:28    757s] (I)        4  Set up via pillars               0.01%  0.00 sec  0.00 sec 
[02/21 19:59:28    757s] (I)        4  Route legalization               0.01%  0.00 sec  0.00 sec 
[02/21 19:59:28    757s] (I)        5  Initialize 3D capacity           1.89%  0.00 sec  0.00 sec 
[02/21 19:59:28    757s] (I)        5  Read instance blockages          0.42%  0.00 sec  0.00 sec 
[02/21 19:59:28    757s] (I)        5  Read PG blockages                0.06%  0.00 sec  0.00 sec 
[02/21 19:59:28    757s] (I)        5  Read clock blockages             0.02%  0.00 sec  0.00 sec 
[02/21 19:59:28    757s] (I)        5  Read other blockages             0.02%  0.00 sec  0.00 sec 
[02/21 19:59:28    757s] (I)        5  Read halo blockages              0.02%  0.00 sec  0.00 sec 
[02/21 19:59:28    757s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[02/21 19:59:28    757s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[02/21 19:59:28    757s]       Route Remaining Unrouted Nets done. (took cpu=0:00:00.2 real=0:00:00.2)
[02/21 19:59:28    757s]     Routing using NR in eGR->NR Step done.
[02/21 19:59:28    757s] Net route status summary:
[02/21 19:59:28    757s]   Clock:        18 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=18, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/21 19:59:28    757s]   Non-clock:  3290 (unrouted=100, trialRouted=3190, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=100, (crossesIlmBoundary AND tooFewTerms=0)])
[02/21 19:59:28    757s] 
[02/21 19:59:28    757s] CCOPT: Done with clock implementation routing.
[02/21 19:59:28    757s] 
[02/21 19:59:28    757s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:06.0 real=0:00:06.3)
[02/21 19:59:28    757s]   Clock implementation routing done.
[02/21 19:59:28    757s]   Leaving CCOpt scope - extractRC...
[02/21 19:59:28    757s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[02/21 19:59:28    757s] Extraction called for design 'VQS64_4' of instances=2663 and nets=3308 using extraction engine 'preRoute' .
[02/21 19:59:28    757s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/21 19:59:28    757s] Type 'man IMPEXT-3530' for more detail.
[02/21 19:59:28    757s] PreRoute RC Extraction called for design VQS64_4.
[02/21 19:59:28    757s] RC Extraction called in multi-corner(1) mode.
[02/21 19:59:28    757s] RCMode: PreRoute
[02/21 19:59:28    757s]       RC Corner Indexes            0   
[02/21 19:59:28    757s] Capacitance Scaling Factor   : 1.00000 
[02/21 19:59:28    757s] Resistance Scaling Factor    : 1.00000 
[02/21 19:59:28    757s] Clock Cap. Scaling Factor    : 1.00000 
[02/21 19:59:28    757s] Clock Res. Scaling Factor    : 1.00000 
[02/21 19:59:28    757s] Shrink Factor                : 1.00000
[02/21 19:59:28    757s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/21 19:59:28    757s] Using capacitance table file ...
[02/21 19:59:28    757s] 
[02/21 19:59:28    757s] Trim Metal Layers:
[02/21 19:59:28    757s] LayerId::1 widthSet size::4
[02/21 19:59:28    757s] LayerId::2 widthSet size::4
[02/21 19:59:28    757s] LayerId::3 widthSet size::4
[02/21 19:59:28    757s] LayerId::4 widthSet size::4
[02/21 19:59:28    757s] LayerId::5 widthSet size::4
[02/21 19:59:28    757s] LayerId::6 widthSet size::4
[02/21 19:59:28    757s] LayerId::7 widthSet size::4
[02/21 19:59:28    757s] LayerId::8 widthSet size::4
[02/21 19:59:28    757s] LayerId::9 widthSet size::4
[02/21 19:59:28    757s] LayerId::10 widthSet size::3
[02/21 19:59:28    757s] Updating RC grid for preRoute extraction ...
[02/21 19:59:28    757s] eee: pegSigSF::1.070000
[02/21 19:59:28    757s] Initializing multi-corner capacitance tables ... 
[02/21 19:59:28    757s] Initializing multi-corner resistance tables ...
[02/21 19:59:28    757s] eee: l::1 avDens::0.088347 usedTrk::565.421610 availTrk::6400.000000 sigTrk::565.421610
[02/21 19:59:28    757s] eee: l::2 avDens::0.154444 usedTrk::988.443972 availTrk::6400.000000 sigTrk::988.443972
[02/21 19:59:28    757s] eee: l::3 avDens::0.159475 usedTrk::1004.689748 availTrk::6300.000000 sigTrk::1004.689748
[02/21 19:59:28    757s] eee: l::4 avDens::0.085094 usedTrk::259.537070 availTrk::3050.000000 sigTrk::259.537070
[02/21 19:59:28    757s] eee: l::5 avDens::0.038499 usedTrk::109.721714 availTrk::2850.000000 sigTrk::109.721714
[02/21 19:59:28    757s] eee: l::6 avDens::0.034122 usedTrk::69.951107 availTrk::2050.000000 sigTrk::69.951107
[02/21 19:59:28    757s] eee: l::7 avDens::0.013450 usedTrk::2.690000 availTrk::200.000000 sigTrk::2.690000
[02/21 19:59:28    757s] eee: l::8 avDens::0.017901 usedTrk::2.685179 availTrk::150.000000 sigTrk::2.685179
[02/21 19:59:28    757s] eee: l::9 avDens::0.004969 usedTrk::0.173929 availTrk::35.000000 sigTrk::0.173929
[02/21 19:59:28    757s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/21 19:59:28    757s] {RT VRCCorner 0 10 10 {4 1} {7 0} {9 0} 3}
[02/21 19:59:28    757s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.224606 uaWl=0.960279 uaWlH=0.126118 aWlH=0.035512 lMod=0 pMax=0.823500 pMod=82 wcR=0.500500 newSi=0.002400 wHLS=1.357679 siPrev=0 viaL=0.000000
[02/21 19:59:28    757s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1936.734M)
[02/21 19:59:28    757s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[02/21 19:59:28    757s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/21 19:59:28    757s]   Clock tree timing engine global stage delay update for VDCCorner:both.late...
[02/21 19:59:28    757s] End AAE Lib Interpolated Model. (MEM=1936.73 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/21 19:59:28    757s]   Clock tree timing engine global stage delay update for VDCCorner:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 19:59:28    757s]   Clock DAG stats after routing clock trees:
[02/21 19:59:28    757s]     cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[02/21 19:59:28    757s]     sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
[02/21 19:59:28    757s]     misc counts      : r=1, pp=0
[02/21 19:59:28    757s]     cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
[02/21 19:59:28    757s]     cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
[02/21 19:59:28    757s]     sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[02/21 19:59:28    757s]     wire capacitance : top=0.000fF, trunk=28.629fF, leaf=251.977fF, total=280.607fF
[02/21 19:59:28    757s]     wire lengths     : top=0.000um, trunk=289.695um, leaf=2361.050um, total=2650.745um
[02/21 19:59:28    757s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=768.940um, total=768.940um
[02/21 19:59:28    757s]   Clock DAG net violations after routing clock trees:
[02/21 19:59:28    757s]     Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
[02/21 19:59:28    757s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[02/21 19:59:28    757s]     Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/21 19:59:28    757s]     Leaf  : target=0.050ns count=17 avg=0.048ns sd=0.001ns min=0.045ns max=0.050ns {0 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 9 <= 0.048ns, 7 <= 0.050ns} {1 <= 0.052ns, 0 <= 0.055ns, 0 <= 0.060ns, 0 <= 0.075ns, 0 > 0.075ns}
[02/21 19:59:28    757s]   Clock DAG library cell distribution after routing clock trees {count}:
[02/21 19:59:28    757s]      Bufs: CLKBUF_X3: 17 
[02/21 19:59:28    757s]   Clock DAG hash after routing clock trees: 9617165109605736423 2208511860501784202
[02/21 19:59:28    757s]   CTS services accumulated run-time stats after routing clock trees:
[02/21 19:59:28    757s]     delay calculator: calls=3939, total_wall_time=0.363s, mean_wall_time=0.092ms
[02/21 19:59:28    757s]     legalizer: calls=1211, total_wall_time=0.027s, mean_wall_time=0.022ms
[02/21 19:59:28    757s]     steiner router: calls=3047, total_wall_time=0.745s, mean_wall_time=0.244ms
[02/21 19:59:28    757s]   Primary reporting skew groups after routing clock trees:
[02/21 19:59:28    757s]     skew_group myCLK/VSDC: insertion delay [min=0.072, max=0.080, avg=0.076, sd=0.002], skew [0.008 vs 0.042], 100% {0.072, 0.080} (wid=0.007 ws=0.006) (gid=0.074 gs=0.004)
[02/21 19:59:28    757s]         min path sink: mY1_reg[50]/CK
[02/21 19:59:28    757s]         max path sink: mY4_reg[23]/CK
[02/21 19:59:28    757s]   Skew group summary after routing clock trees:
[02/21 19:59:28    757s]     skew_group myCLK/VSDC: insertion delay [min=0.072, max=0.080, avg=0.076, sd=0.002], skew [0.008 vs 0.042], 100% {0.072, 0.080} (wid=0.007 ws=0.006) (gid=0.074 gs=0.004)
[02/21 19:59:28    757s]   CCOpt::Phase::Routing done. (took cpu=0:00:06.2 real=0:00:06.4)
[02/21 19:59:28    757s]   CCOpt::Phase::PostConditioning...
[02/21 19:59:28    757s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[02/21 19:59:28    757s]   Leaving CCOpt scope - Initializing placement interface...
[02/21 19:59:28    757s] OPERPROF: Starting DPlace-Init at level 1, MEM:1984.4M, EPOCH TIME: 1677038368.453706
[02/21 19:59:28    757s] Processing tracks to init pin-track alignment.
[02/21 19:59:28    757s] z: 2, totalTracks: 1
[02/21 19:59:28    757s] z: 4, totalTracks: 1
[02/21 19:59:28    757s] z: 6, totalTracks: 1
[02/21 19:59:28    757s] z: 8, totalTracks: 1
[02/21 19:59:28    757s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/21 19:59:28    757s] All LLGs are deleted
[02/21 19:59:28    757s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:28    757s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:28    757s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1984.4M, EPOCH TIME: 1677038368.456744
[02/21 19:59:28    757s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.000, MEM:1984.4M, EPOCH TIME: 1677038368.456948
[02/21 19:59:28    757s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1984.4M, EPOCH TIME: 1677038368.457918
[02/21 19:59:28    757s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:28    757s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:28    757s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1984.4M, EPOCH TIME: 1677038368.458511
[02/21 19:59:28    757s] Max number of tech site patterns supported in site array is 256.
[02/21 19:59:28    757s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/21 19:59:28    757s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1984.4M, EPOCH TIME: 1677038368.462640
[02/21 19:59:28    757s] After signature check, allow fast init is true, keep pre-filter is true.
[02/21 19:59:28    757s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/21 19:59:28    757s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:1984.4M, EPOCH TIME: 1677038368.463184
[02/21 19:59:28    757s] Fast DP-INIT is on for default
[02/21 19:59:28    757s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/21 19:59:28    757s] Atter site array init, number of instance map data is 0.
[02/21 19:59:28    757s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.006, MEM:1984.4M, EPOCH TIME: 1677038368.464376
[02/21 19:59:28    757s] 
[02/21 19:59:28    757s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 19:59:28    757s] OPERPROF:     Starting CMU at level 3, MEM:1984.4M, EPOCH TIME: 1677038368.466867
[02/21 19:59:28    757s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1984.4M, EPOCH TIME: 1677038368.467368
[02/21 19:59:28    757s] 
[02/21 19:59:28    757s] Bad Lib Cell Checking (CMU) is done! (0)
[02/21 19:59:28    757s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1984.4M, EPOCH TIME: 1677038368.467955
[02/21 19:59:28    757s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1984.4M, EPOCH TIME: 1677038368.468115
[02/21 19:59:28    757s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1984.4M, EPOCH TIME: 1677038368.468274
[02/21 19:59:28    757s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1984.4MB).
[02/21 19:59:28    757s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.015, MEM:1984.4M, EPOCH TIME: 1677038368.469075
[02/21 19:59:28    757s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 19:59:28    757s]   Removing CTS place status from clock tree and sinks.
[02/21 19:59:28    757s]   Removed CTS place status from 17 clock cells (out of 19 ) and 0 clock sinks (out of 0 ).
[02/21 19:59:28    757s]   Legalizer reserving space for clock trees
[02/21 19:59:28    757s]   PostConditioning...
[02/21 19:59:28    757s]     PostConditioning active optimizations:
[02/21 19:59:28    757s]      - DRV fixing with initial upsizing, sizing and buffering
[02/21 19:59:28    757s]      - Skew fixing with sizing
[02/21 19:59:28    757s]     
[02/21 19:59:28    757s]     Currently running CTS, using active skew data
[02/21 19:59:28    757s]     Reset bufferability constraints...
[02/21 19:59:28    757s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[02/21 19:59:28    757s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 19:59:28    757s]     PostConditioning Upsizing To Fix DRVs...
[02/21 19:59:28    757s]       Clock DAG hash before 'PostConditioning Upsizing To Fix DRVs': 9617165109605736423 2208511860501784202
[02/21 19:59:28    757s]       CTS services accumulated run-time stats before 'PostConditioning Upsizing To Fix DRVs':
[02/21 19:59:28    757s]         delay calculator: calls=3939, total_wall_time=0.363s, mean_wall_time=0.092ms
[02/21 19:59:28    757s]         legalizer: calls=1228, total_wall_time=0.027s, mean_wall_time=0.022ms
[02/21 19:59:28    757s]         steiner router: calls=3047, total_wall_time=0.745s, mean_wall_time=0.244ms
[02/21 19:59:28    757s]       Fixing clock tree DRVs with upsizing: ...20% ...40% ...End AAE Lib Interpolated Model. (MEM=1974.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/21 19:59:28    757s] 60% ...80% ...100% 
[02/21 19:59:28    757s]       CCOpt-PostConditioning: considered: 18, tested: 18, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 0
[02/21 19:59:28    757s]       
[02/21 19:59:28    757s]       Statistics: Fix DRVs (initial upsizing):
[02/21 19:59:28    757s]       ========================================
[02/21 19:59:28    757s]       
[02/21 19:59:28    757s]       Cell changes by Net Type:
[02/21 19:59:28    757s]       
[02/21 19:59:28    757s]       -------------------------------------------------------------------------------------------------------------------
[02/21 19:59:28    757s]       Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[02/21 19:59:28    757s]       -------------------------------------------------------------------------------------------------------------------
[02/21 19:59:28    757s]       top                0                    0           0            0                    0                  0
[02/21 19:59:28    757s]       trunk              0                    0           0            0                    0                  0
[02/21 19:59:28    757s]       leaf               1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
[02/21 19:59:28    757s]       -------------------------------------------------------------------------------------------------------------------
[02/21 19:59:28    757s]       Total              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
[02/21 19:59:28    757s]       -------------------------------------------------------------------------------------------------------------------
[02/21 19:59:28    757s]       
[02/21 19:59:28    757s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 0.000um^2 (0.000%)
[02/21 19:59:28    757s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[02/21 19:59:28    757s]       
[02/21 19:59:28    757s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[02/21 19:59:28    757s]         cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[02/21 19:59:28    757s]         sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
[02/21 19:59:28    757s]         misc counts      : r=1, pp=0
[02/21 19:59:28    757s]         cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
[02/21 19:59:28    757s]         cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
[02/21 19:59:28    757s]         sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[02/21 19:59:28    757s]         wire capacitance : top=0.000fF, trunk=28.629fF, leaf=251.977fF, total=280.607fF
[02/21 19:59:28    757s]         wire lengths     : top=0.000um, trunk=289.695um, leaf=2361.050um, total=2650.745um
[02/21 19:59:28    757s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=768.940um, total=768.940um
[02/21 19:59:28    757s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
[02/21 19:59:28    757s]         Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
[02/21 19:59:28    757s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[02/21 19:59:28    757s]         Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/21 19:59:28    757s]         Leaf  : target=0.050ns count=17 avg=0.048ns sd=0.001ns min=0.045ns max=0.050ns {0 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 9 <= 0.048ns, 7 <= 0.050ns} {1 <= 0.052ns, 0 <= 0.055ns, 0 <= 0.060ns, 0 <= 0.075ns, 0 > 0.075ns}
[02/21 19:59:28    757s]       Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
[02/21 19:59:28    757s]          Bufs: CLKBUF_X3: 17 
[02/21 19:59:28    757s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 9617165109605736423 2208511860501784202
[02/21 19:59:28    757s]       CTS services accumulated run-time stats after 'PostConditioning Upsizing To Fix DRVs':
[02/21 19:59:28    757s]         delay calculator: calls=3946, total_wall_time=0.364s, mean_wall_time=0.092ms
[02/21 19:59:28    757s]         legalizer: calls=1229, total_wall_time=0.027s, mean_wall_time=0.022ms
[02/21 19:59:28    757s]         steiner router: calls=3053, total_wall_time=0.745s, mean_wall_time=0.244ms
[02/21 19:59:28    757s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[02/21 19:59:28    757s]         skew_group myCLK/VSDC: insertion delay [min=0.072, max=0.080], skew [0.008 vs 0.042]
[02/21 19:59:28    757s]             min path sink: mY1_reg[50]/CK
[02/21 19:59:28    757s]             max path sink: mY4_reg[23]/CK
[02/21 19:59:28    757s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[02/21 19:59:28    757s]         skew_group myCLK/VSDC: insertion delay [min=0.072, max=0.080], skew [0.008 vs 0.042]
[02/21 19:59:28    757s]       Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 19:59:28    757s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.1)
[02/21 19:59:28    757s]     Recomputing CTS skew targets...
[02/21 19:59:28    757s]     Resolving skew group constraints...
[02/21 19:59:28    757s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[02/21 19:59:28    757s]     Resolving skew group constraints done.
[02/21 19:59:28    757s]     Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 19:59:28    757s]     PostConditioning Fixing DRVs...
[02/21 19:59:28    757s]       Clock DAG hash before 'PostConditioning Fixing DRVs': 9617165109605736423 2208511860501784202
[02/21 19:59:28    757s]       CTS services accumulated run-time stats before 'PostConditioning Fixing DRVs':
[02/21 19:59:28    757s]         delay calculator: calls=3946, total_wall_time=0.364s, mean_wall_time=0.092ms
[02/21 19:59:28    757s]         legalizer: calls=1229, total_wall_time=0.027s, mean_wall_time=0.022ms
[02/21 19:59:28    757s]         steiner router: calls=3053, total_wall_time=0.745s, mean_wall_time=0.244ms
[02/21 19:59:28    757s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[02/21 19:59:28    757s]       CCOpt-PostConditioning: considered: 18, tested: 18, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 0
[02/21 19:59:28    757s]       
[02/21 19:59:28    757s]       Statistics: Fix DRVs (cell sizing):
[02/21 19:59:28    757s]       ===================================
[02/21 19:59:28    757s]       
[02/21 19:59:28    757s]       Cell changes by Net Type:
[02/21 19:59:28    757s]       
[02/21 19:59:28    757s]       -------------------------------------------------------------------------------------------------------------------
[02/21 19:59:28    757s]       Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[02/21 19:59:28    757s]       -------------------------------------------------------------------------------------------------------------------
[02/21 19:59:28    757s]       top                0                    0           0            0                    0                  0
[02/21 19:59:28    757s]       trunk              0                    0           0            0                    0                  0
[02/21 19:59:28    757s]       leaf               1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
[02/21 19:59:28    757s]       -------------------------------------------------------------------------------------------------------------------
[02/21 19:59:28    757s]       Total              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
[02/21 19:59:28    757s]       -------------------------------------------------------------------------------------------------------------------
[02/21 19:59:28    757s]       
[02/21 19:59:28    757s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 0.000um^2 (0.000%)
[02/21 19:59:28    757s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[02/21 19:59:28    757s]       
[02/21 19:59:28    757s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[02/21 19:59:28    757s]         cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[02/21 19:59:28    757s]         sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
[02/21 19:59:28    757s]         misc counts      : r=1, pp=0
[02/21 19:59:28    757s]         cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
[02/21 19:59:28    757s]         cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
[02/21 19:59:28    757s]         sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[02/21 19:59:28    757s]         wire capacitance : top=0.000fF, trunk=28.629fF, leaf=251.977fF, total=280.607fF
[02/21 19:59:28    757s]         wire lengths     : top=0.000um, trunk=289.695um, leaf=2361.050um, total=2650.745um
[02/21 19:59:28    757s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=768.940um, total=768.940um
[02/21 19:59:28    757s]       Clock DAG net violations after 'PostConditioning Fixing DRVs':
[02/21 19:59:28    757s]         Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
[02/21 19:59:28    757s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[02/21 19:59:28    757s]         Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/21 19:59:28    757s]         Leaf  : target=0.050ns count=17 avg=0.048ns sd=0.001ns min=0.045ns max=0.050ns {0 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 9 <= 0.048ns, 7 <= 0.050ns} {1 <= 0.052ns, 0 <= 0.055ns, 0 <= 0.060ns, 0 <= 0.075ns, 0 > 0.075ns}
[02/21 19:59:28    757s]       Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
[02/21 19:59:28    757s]          Bufs: CLKBUF_X3: 17 
[02/21 19:59:28    757s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 9617165109605736423 2208511860501784202
[02/21 19:59:28    757s]       CTS services accumulated run-time stats after 'PostConditioning Fixing DRVs':
[02/21 19:59:28    757s]         delay calculator: calls=3949, total_wall_time=0.365s, mean_wall_time=0.092ms
[02/21 19:59:28    757s]         legalizer: calls=1230, total_wall_time=0.027s, mean_wall_time=0.022ms
[02/21 19:59:28    757s]         steiner router: calls=3053, total_wall_time=0.745s, mean_wall_time=0.244ms
[02/21 19:59:28    757s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[02/21 19:59:28    757s]         skew_group myCLK/VSDC: insertion delay [min=0.072, max=0.080], skew [0.008 vs 0.042]
[02/21 19:59:28    757s]             min path sink: mY1_reg[50]/CK
[02/21 19:59:28    757s]             max path sink: mY4_reg[23]/CK
[02/21 19:59:28    757s]       Skew group summary after 'PostConditioning Fixing DRVs':
[02/21 19:59:28    757s]         skew_group myCLK/VSDC: insertion delay [min=0.072, max=0.080], skew [0.008 vs 0.042]
[02/21 19:59:28    757s]       Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 19:59:28    757s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 19:59:28    757s]     Buffering to fix DRVs...
[02/21 19:59:28    757s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[02/21 19:59:28    757s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[02/21 19:59:28    757s]     Inserted 0 buffers and inverters.
[02/21 19:59:28    757s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[02/21 19:59:28    757s]     CCOpt-PostConditioning: nets considered: 18, nets tested: 18, nets violation detected: 1, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 1, nets unsuccessful: 1, buffered: 0
[02/21 19:59:28    757s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[02/21 19:59:28    757s]       cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[02/21 19:59:28    757s]       sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
[02/21 19:59:28    757s]       misc counts      : r=1, pp=0
[02/21 19:59:28    757s]       cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
[02/21 19:59:28    757s]       cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
[02/21 19:59:28    757s]       sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[02/21 19:59:28    757s]       wire capacitance : top=0.000fF, trunk=28.629fF, leaf=251.977fF, total=280.607fF
[02/21 19:59:28    757s]       wire lengths     : top=0.000um, trunk=289.695um, leaf=2361.050um, total=2650.745um
[02/21 19:59:28    757s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=768.940um, total=768.940um
[02/21 19:59:28    757s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing:
[02/21 19:59:28    757s]       Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
[02/21 19:59:28    757s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[02/21 19:59:28    757s]       Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/21 19:59:28    757s]       Leaf  : target=0.050ns count=17 avg=0.048ns sd=0.001ns min=0.045ns max=0.050ns {0 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 9 <= 0.048ns, 7 <= 0.050ns} {1 <= 0.052ns, 0 <= 0.055ns, 0 <= 0.060ns, 0 <= 0.075ns, 0 > 0.075ns}
[02/21 19:59:28    757s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[02/21 19:59:28    757s]        Bufs: CLKBUF_X3: 17 
[02/21 19:59:28    757s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 9617165109605736423 2208511860501784202
[02/21 19:59:28    757s]     CTS services accumulated run-time stats PostConditioning after re-buffering DRV fixing:
[02/21 19:59:28    757s]       delay calculator: calls=4294, total_wall_time=0.386s, mean_wall_time=0.090ms
[02/21 19:59:28    757s]       legalizer: calls=1236, total_wall_time=0.028s, mean_wall_time=0.022ms
[02/21 19:59:28    757s]       steiner router: calls=3366, total_wall_time=0.748s, mean_wall_time=0.222ms
[02/21 19:59:28    757s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[02/21 19:59:28    757s]       skew_group myCLK/VSDC: insertion delay [min=0.072, max=0.080, avg=0.076, sd=0.002], skew [0.008 vs 0.042], 100% {0.072, 0.080} (wid=0.007 ws=0.006) (gid=0.074 gs=0.004)
[02/21 19:59:28    757s]           min path sink: mY1_reg[50]/CK
[02/21 19:59:28    757s]           max path sink: mY4_reg[23]/CK
[02/21 19:59:28    757s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[02/21 19:59:28    757s]       skew_group myCLK/VSDC: insertion delay [min=0.072, max=0.080, avg=0.076, sd=0.002], skew [0.008 vs 0.042], 100% {0.072, 0.080} (wid=0.007 ws=0.006) (gid=0.074 gs=0.004)
[02/21 19:59:28    757s]     Buffering to fix DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
[02/21 19:59:28    757s]     
[02/21 19:59:28    757s]     Slew Diagnostics: After DRV fixing
[02/21 19:59:28    757s]     ==================================
[02/21 19:59:28    757s]     
[02/21 19:59:28    757s]     Global Causes:
[02/21 19:59:28    757s]     
[02/21 19:59:28    757s]     -----
[02/21 19:59:28    757s]     Cause
[02/21 19:59:28    757s]     -----
[02/21 19:59:28    757s]       (empty table)
[02/21 19:59:28    757s]     -----
[02/21 19:59:28    757s]     
[02/21 19:59:28    757s]     Top 5 overslews:
[02/21 19:59:28    757s]     
[02/21 19:59:28    757s]     --------------------------------------------------------------------------------
[02/21 19:59:28    757s]     Overslew    Causes                                         Driving Pin
[02/21 19:59:28    757s]     --------------------------------------------------------------------------------
[02/21 19:59:28    757s]     0.000ns     1. Inst already optimally sized (CLKBUF_X3)    CTS_ccl_a_buf_00009/Z
[02/21 19:59:28    757s]        -        2. Skew would be damaged                                 -
[02/21 19:59:28    757s]     --------------------------------------------------------------------------------
[02/21 19:59:28    757s]     
[02/21 19:59:28    757s]     Slew diagnostics counts from the 1 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[02/21 19:59:28    757s]     
[02/21 19:59:28    757s]     ------------------------------------------
[02/21 19:59:28    757s]     Cause                           Occurences
[02/21 19:59:28    757s]     ------------------------------------------
[02/21 19:59:28    757s]     Inst already optimally sized        1
[02/21 19:59:28    757s]     Skew would be damaged               1
[02/21 19:59:28    757s]     ------------------------------------------
[02/21 19:59:28    757s]     
[02/21 19:59:28    757s]     Violation diagnostics counts from the 1 nodes that have violations:
[02/21 19:59:28    757s]     
[02/21 19:59:28    757s]     ------------------------------------------
[02/21 19:59:28    757s]     Cause                           Occurences
[02/21 19:59:28    757s]     ------------------------------------------
[02/21 19:59:28    757s]     Inst already optimally sized        1
[02/21 19:59:28    757s]     Skew would be damaged               1
[02/21 19:59:28    757s]     ------------------------------------------
[02/21 19:59:28    757s]     
[02/21 19:59:28    757s]     PostConditioning Fixing Skew by cell sizing...
[02/21 19:59:28    757s]       Clock DAG hash before 'PostConditioning Fixing Skew by cell sizing': 9617165109605736423 2208511860501784202
[02/21 19:59:28    757s]       CTS services accumulated run-time stats before 'PostConditioning Fixing Skew by cell sizing':
[02/21 19:59:28    757s]         delay calculator: calls=4294, total_wall_time=0.386s, mean_wall_time=0.090ms
[02/21 19:59:28    757s]         legalizer: calls=1236, total_wall_time=0.028s, mean_wall_time=0.022ms
[02/21 19:59:28    757s]         steiner router: calls=3366, total_wall_time=0.748s, mean_wall_time=0.222ms
[02/21 19:59:28    757s]       Path optimization required 0 stage delay updates 
[02/21 19:59:28    757s]       Resized 0 clock insts to decrease delay.
[02/21 19:59:28    757s]       Fixing short paths with downsize only
[02/21 19:59:28    757s]       Path optimization required 0 stage delay updates 
[02/21 19:59:28    757s]       Resized 0 clock insts to increase delay.
[02/21 19:59:28    757s]       
[02/21 19:59:28    757s]       Statistics: Fix Skew (cell sizing):
[02/21 19:59:28    757s]       ===================================
[02/21 19:59:28    757s]       
[02/21 19:59:28    757s]       Cell changes by Net Type:
[02/21 19:59:28    757s]       
[02/21 19:59:28    757s]       -------------------------------------------------------------------------------------------------
[02/21 19:59:28    757s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[02/21 19:59:28    757s]       -------------------------------------------------------------------------------------------------
[02/21 19:59:28    757s]       top                0            0           0            0                    0                0
[02/21 19:59:28    757s]       trunk              0            0           0            0                    0                0
[02/21 19:59:28    757s]       leaf               0            0           0            0                    0                0
[02/21 19:59:28    757s]       -------------------------------------------------------------------------------------------------
[02/21 19:59:28    757s]       Total              0            0           0            0                    0                0
[02/21 19:59:28    757s]       -------------------------------------------------------------------------------------------------
[02/21 19:59:28    757s]       
[02/21 19:59:28    757s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[02/21 19:59:28    757s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[02/21 19:59:28    757s]       
[02/21 19:59:28    757s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[02/21 19:59:28    757s]         cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[02/21 19:59:28    757s]         sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
[02/21 19:59:28    757s]         misc counts      : r=1, pp=0
[02/21 19:59:28    757s]         cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
[02/21 19:59:28    757s]         cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
[02/21 19:59:28    757s]         sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[02/21 19:59:28    757s]         wire capacitance : top=0.000fF, trunk=28.629fF, leaf=251.977fF, total=280.607fF
[02/21 19:59:28    757s]         wire lengths     : top=0.000um, trunk=289.695um, leaf=2361.050um, total=2650.745um
[02/21 19:59:28    757s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=768.940um, total=768.940um
[02/21 19:59:28    757s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
[02/21 19:59:28    757s]         Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
[02/21 19:59:28    757s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[02/21 19:59:28    757s]         Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/21 19:59:28    757s]         Leaf  : target=0.050ns count=17 avg=0.048ns sd=0.001ns min=0.045ns max=0.050ns {0 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 9 <= 0.048ns, 7 <= 0.050ns} {1 <= 0.052ns, 0 <= 0.055ns, 0 <= 0.060ns, 0 <= 0.075ns, 0 > 0.075ns}
[02/21 19:59:28    757s]       Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
[02/21 19:59:28    757s]          Bufs: CLKBUF_X3: 17 
[02/21 19:59:28    757s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 9617165109605736423 2208511860501784202
[02/21 19:59:28    757s]       CTS services accumulated run-time stats after 'PostConditioning Fixing Skew by cell sizing':
[02/21 19:59:28    757s]         delay calculator: calls=4294, total_wall_time=0.386s, mean_wall_time=0.090ms
[02/21 19:59:28    757s]         legalizer: calls=1236, total_wall_time=0.028s, mean_wall_time=0.022ms
[02/21 19:59:28    757s]         steiner router: calls=3366, total_wall_time=0.748s, mean_wall_time=0.222ms
[02/21 19:59:28    757s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[02/21 19:59:28    757s]         skew_group myCLK/VSDC: insertion delay [min=0.072, max=0.080, avg=0.076, sd=0.002], skew [0.008 vs 0.042], 100% {0.072, 0.080} (wid=0.007 ws=0.006) (gid=0.074 gs=0.004)
[02/21 19:59:28    757s]             min path sink: mY1_reg[50]/CK
[02/21 19:59:28    757s]             max path sink: mY4_reg[23]/CK
[02/21 19:59:28    757s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[02/21 19:59:28    757s]         skew_group myCLK/VSDC: insertion delay [min=0.072, max=0.080, avg=0.076, sd=0.002], skew [0.008 vs 0.042], 100% {0.072, 0.080} (wid=0.007 ws=0.006) (gid=0.074 gs=0.004)
[02/21 19:59:28    757s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 19:59:28    757s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 19:59:28    757s]     Reconnecting optimized routes...
[02/21 19:59:28    757s]     Reset timing graph...
[02/21 19:59:28    757s] Ignoring AAE DB Resetting ...
[02/21 19:59:28    757s]     Reset timing graph done.
[02/21 19:59:28    757s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 19:59:28    757s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
[02/21 19:59:28    757s]     Set dirty flag on 0 instances, 0 nets
[02/21 19:59:28    757s]   PostConditioning done.
[02/21 19:59:28    757s] Net route status summary:
[02/21 19:59:28    757s]   Clock:        18 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=18, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/21 19:59:28    757s]   Non-clock:  3290 (unrouted=100, trialRouted=3190, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=100, (crossesIlmBoundary AND tooFewTerms=0)])
[02/21 19:59:28    757s]   Update timing and DAG stats after post-conditioning...
[02/21 19:59:28    757s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 19:59:28    757s]   Clock tree timing engine global stage delay update for VDCCorner:both.late...
[02/21 19:59:28    757s] End AAE Lib Interpolated Model. (MEM=1974.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/21 19:59:28    757s]   Clock tree timing engine global stage delay update for VDCCorner:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 19:59:28    757s]   Clock DAG stats after post-conditioning:
[02/21 19:59:28    757s]     cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[02/21 19:59:28    757s]     sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
[02/21 19:59:28    757s]     misc counts      : r=1, pp=0
[02/21 19:59:28    757s]     cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
[02/21 19:59:28    757s]     cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
[02/21 19:59:28    757s]     sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[02/21 19:59:28    757s]     wire capacitance : top=0.000fF, trunk=28.629fF, leaf=251.977fF, total=280.607fF
[02/21 19:59:28    757s]     wire lengths     : top=0.000um, trunk=289.695um, leaf=2361.050um, total=2650.745um
[02/21 19:59:28    757s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=768.940um, total=768.940um
[02/21 19:59:28    757s]   Clock DAG net violations after post-conditioning:
[02/21 19:59:28    757s]     Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
[02/21 19:59:28    757s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[02/21 19:59:28    757s]     Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/21 19:59:28    757s]     Leaf  : target=0.050ns count=17 avg=0.048ns sd=0.001ns min=0.045ns max=0.050ns {0 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 9 <= 0.048ns, 7 <= 0.050ns} {1 <= 0.052ns, 0 <= 0.055ns, 0 <= 0.060ns, 0 <= 0.075ns, 0 > 0.075ns}
[02/21 19:59:28    757s]   Clock DAG library cell distribution after post-conditioning {count}:
[02/21 19:59:28    757s]      Bufs: CLKBUF_X3: 17 
[02/21 19:59:28    757s]   Clock DAG hash after post-conditioning: 9617165109605736423 2208511860501784202
[02/21 19:59:28    757s]   CTS services accumulated run-time stats after post-conditioning:
[02/21 19:59:28    757s]     delay calculator: calls=4312, total_wall_time=0.389s, mean_wall_time=0.090ms
[02/21 19:59:28    757s]     legalizer: calls=1236, total_wall_time=0.028s, mean_wall_time=0.022ms
[02/21 19:59:28    757s]     steiner router: calls=3366, total_wall_time=0.748s, mean_wall_time=0.222ms
[02/21 19:59:28    757s]   Primary reporting skew groups after post-conditioning:
[02/21 19:59:28    757s]     skew_group myCLK/VSDC: insertion delay [min=0.072, max=0.080, avg=0.076, sd=0.002], skew [0.008 vs 0.042], 100% {0.072, 0.080} (wid=0.007 ws=0.006) (gid=0.074 gs=0.004)
[02/21 19:59:28    757s]         min path sink: mY1_reg[50]/CK
[02/21 19:59:28    757s]         max path sink: mY4_reg[23]/CK
[02/21 19:59:28    757s]   Skew group summary after post-conditioning:
[02/21 19:59:28    757s]     skew_group myCLK/VSDC: insertion delay [min=0.072, max=0.080, avg=0.076, sd=0.002], skew [0.008 vs 0.042], 100% {0.072, 0.080} (wid=0.007 ws=0.006) (gid=0.074 gs=0.004)
[02/21 19:59:28    757s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.4 real=0:00:00.4)
[02/21 19:59:28    757s]   Setting CTS place status to fixed for clock tree and sinks.
[02/21 19:59:28    757s]   numClockCells = 19, numClockCellsFixed = 19, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[02/21 19:59:28    757s]   Post-balance tidy up or trial balance steps...
[02/21 19:59:28    757s]   
[02/21 19:59:28    757s]   Clock DAG stats at end of CTS:
[02/21 19:59:28    757s]   ==============================
[02/21 19:59:28    757s]   
[02/21 19:59:28    757s]   --------------------------------------------------------
[02/21 19:59:28    757s]   Cell type                 Count    Area      Capacitance
[02/21 19:59:28    757s]   --------------------------------------------------------
[02/21 19:59:28    757s]   Buffers                    17      22.610      24.160
[02/21 19:59:28    757s]   Inverters                   0       0.000       0.000
[02/21 19:59:28    757s]   Integrated Clock Gates      0       0.000       0.000
[02/21 19:59:28    757s]   Discrete Clock Gates        0       0.000       0.000
[02/21 19:59:28    757s]   Clock Logic                 0       0.000       0.000
[02/21 19:59:28    757s]   All                        17      22.610      24.160
[02/21 19:59:28    757s]   --------------------------------------------------------
[02/21 19:59:28    757s]   
[02/21 19:59:28    757s]   
[02/21 19:59:28    757s]   Clock DAG sink counts at end of CTS:
[02/21 19:59:28    757s]   ====================================
[02/21 19:59:28    757s]   
[02/21 19:59:28    757s]   -------------------------
[02/21 19:59:28    757s]   Sink type           Count
[02/21 19:59:28    757s]   -------------------------
[02/21 19:59:28    757s]   Regular              768
[02/21 19:59:28    757s]   Enable Latch           0
[02/21 19:59:28    757s]   Load Capacitance       0
[02/21 19:59:28    757s]   Antenna Diode          0
[02/21 19:59:28    757s]   Node Sink              0
[02/21 19:59:28    757s]   Total                768
[02/21 19:59:28    757s]   -------------------------
[02/21 19:59:28    757s]   
[02/21 19:59:28    757s]   
[02/21 19:59:28    757s]   Clock DAG wire lengths at end of CTS:
[02/21 19:59:28    757s]   =====================================
[02/21 19:59:28    757s]   
[02/21 19:59:28    757s]   --------------------
[02/21 19:59:28    757s]   Type     Wire Length
[02/21 19:59:28    757s]   --------------------
[02/21 19:59:28    757s]   Top          0.000
[02/21 19:59:28    757s]   Trunk      289.695
[02/21 19:59:28    757s]   Leaf      2361.050
[02/21 19:59:28    757s]   Total     2650.745
[02/21 19:59:28    757s]   --------------------
[02/21 19:59:28    757s]   
[02/21 19:59:28    757s]   
[02/21 19:59:28    757s]   Clock DAG hp wire lengths at end of CTS:
[02/21 19:59:28    757s]   ========================================
[02/21 19:59:28    757s]   
[02/21 19:59:28    757s]   -----------------------
[02/21 19:59:28    757s]   Type     hp Wire Length
[02/21 19:59:28    757s]   -----------------------
[02/21 19:59:28    757s]   Top           0.000
[02/21 19:59:28    757s]   Trunk         0.000
[02/21 19:59:28    757s]   Leaf        768.940
[02/21 19:59:28    757s]   Total       768.940
[02/21 19:59:28    757s]   -----------------------
[02/21 19:59:28    757s]   
[02/21 19:59:28    757s]   
[02/21 19:59:28    757s]   Clock DAG capacitances at end of CTS:
[02/21 19:59:28    757s]   =====================================
[02/21 19:59:28    757s]   
[02/21 19:59:28    757s]   ---------------------------------------
[02/21 19:59:28    757s]   Type     Gate       Wire       Total
[02/21 19:59:28    757s]   ---------------------------------------
[02/21 19:59:28    757s]   Top        0.000      0.000       0.000
[02/21 19:59:28    757s]   Trunk     24.160     28.629      52.789
[02/21 19:59:28    757s]   Leaf     729.334    251.977     981.311
[02/21 19:59:28    757s]   Total    753.494    280.607    1034.100
[02/21 19:59:28    757s]   ---------------------------------------
[02/21 19:59:28    757s]   
[02/21 19:59:28    757s]   
[02/21 19:59:28    757s]   Clock DAG sink capacitances at end of CTS:
[02/21 19:59:28    757s]   ==========================================
[02/21 19:59:28    757s]   
[02/21 19:59:28    757s]   -------------------------------------------------
[02/21 19:59:28    757s]   Total      Average    Std. Dev.    Min      Max
[02/21 19:59:28    757s]   -------------------------------------------------
[02/21 19:59:28    757s]   729.334     0.950       0.000      0.950    0.950
[02/21 19:59:28    757s]   -------------------------------------------------
[02/21 19:59:28    757s]   
[02/21 19:59:28    757s]   
[02/21 19:59:28    757s]   Clock DAG net violations at end of CTS:
[02/21 19:59:28    757s]   =======================================
[02/21 19:59:28    757s]   
[02/21 19:59:28    757s]   --------------------------------------------------------------------------------------------
[02/21 19:59:28    757s]   Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
[02/21 19:59:28    757s]   --------------------------------------------------------------------------------------------
[02/21 19:59:28    757s]   Remaining Transition    ns         1       0.000       0.000      0.000    [0.000]
[02/21 19:59:28    757s]   --------------------------------------------------------------------------------------------
[02/21 19:59:28    757s]   
[02/21 19:59:28    757s]   
[02/21 19:59:28    757s]   Clock DAG primary half-corner transition distribution at end of CTS:
[02/21 19:59:28    757s]   ====================================================================
[02/21 19:59:28    757s]   
[02/21 19:59:28    757s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/21 19:59:28    757s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[02/21 19:59:28    757s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/21 19:59:28    757s]   Trunk       0.050       1       0.003       0.000      0.003    0.003    {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}                                      -
[02/21 19:59:28    757s]   Leaf        0.050      17       0.048       0.001      0.045    0.050    {0 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 9 <= 0.048ns, 7 <= 0.050ns}    {1 <= 0.052ns, 0 <= 0.055ns, 0 <= 0.060ns, 0 <= 0.075ns, 0 > 0.075ns}
[02/21 19:59:28    757s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/21 19:59:28    757s]   
[02/21 19:59:28    757s]   
[02/21 19:59:28    757s]   Clock DAG library cell distribution at end of CTS:
[02/21 19:59:28    757s]   ==================================================
[02/21 19:59:28    757s]   
[02/21 19:59:28    757s]   ------------------------------------------
[02/21 19:59:28    757s]   Name         Type      Inst     Inst Area 
[02/21 19:59:28    757s]                          Count    (um^2)
[02/21 19:59:28    757s]   ------------------------------------------
[02/21 19:59:28    757s]   CLKBUF_X3    buffer     17        22.610
[02/21 19:59:28    757s]   ------------------------------------------
[02/21 19:59:28    757s]   
[02/21 19:59:28    757s]   Clock DAG hash at end of CTS: 9617165109605736423 2208511860501784202
[02/21 19:59:28    757s]   CTS services accumulated run-time stats at end of CTS:
[02/21 19:59:28    757s]     delay calculator: calls=4312, total_wall_time=0.389s, mean_wall_time=0.090ms
[02/21 19:59:28    757s]     legalizer: calls=1236, total_wall_time=0.028s, mean_wall_time=0.022ms
[02/21 19:59:28    757s]     steiner router: calls=3366, total_wall_time=0.748s, mean_wall_time=0.222ms
[02/21 19:59:28    757s]   
[02/21 19:59:28    757s]   Primary reporting skew groups summary at end of CTS:
[02/21 19:59:28    757s]   ====================================================
[02/21 19:59:28    757s]   
[02/21 19:59:28    757s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/21 19:59:28    757s]   Half-corner            Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[02/21 19:59:28    757s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/21 19:59:28    757s]   VDCCorner:both.late    myCLK/VSDC    0.072     0.080     0.008       0.042         0.006           0.004           0.076        0.002     100% {0.072, 0.080}
[02/21 19:59:28    757s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/21 19:59:28    757s]   
[02/21 19:59:28    757s]   
[02/21 19:59:28    757s]   Skew group summary at end of CTS:
[02/21 19:59:28    757s]   =================================
[02/21 19:59:28    757s]   
[02/21 19:59:28    757s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/21 19:59:28    757s]   Half-corner            Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[02/21 19:59:28    757s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/21 19:59:28    757s]   VDCCorner:both.late    myCLK/VSDC    0.072     0.080     0.008       0.042         0.006           0.004           0.076        0.002     100% {0.072, 0.080}
[02/21 19:59:28    757s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/21 19:59:28    757s]   
[02/21 19:59:28    757s]   
[02/21 19:59:28    757s]   Found a total of 49 clock tree pins with a slew violation.
[02/21 19:59:28    757s]   
[02/21 19:59:28    757s]   Slew violation summary across all clock trees - Top 10 violating pins:
[02/21 19:59:28    757s]   ======================================================================
[02/21 19:59:28    757s]   
[02/21 19:59:28    757s]   Target and measured clock slews (in ns):
[02/21 19:59:28    757s]   
[02/21 19:59:28    757s]   ----------------------------------------------------------------------------------------
[02/21 19:59:28    757s]   Half corner          Violation  Slew    Slew      Dont   Ideal  Target    Pin
[02/21 19:59:28    757s]                        amount     target  achieved  touch  net?   source    
[02/21 19:59:28    757s]                                                     net?                    
[02/21 19:59:28    757s]   ----------------------------------------------------------------------------------------
[02/21 19:59:28    757s]   VDCCorner:both.late    0.000    0.050    0.050    N      N      explicit  mY3_reg[23]/CK
[02/21 19:59:28    757s]   VDCCorner:both.late    0.000    0.050    0.050    N      N      explicit  rC5_reg[20]/CK
[02/21 19:59:28    757s]   VDCCorner:both.late    0.000    0.050    0.050    N      N      explicit  rC7_reg[21]/CK
[02/21 19:59:28    757s]   VDCCorner:both.late    0.000    0.050    0.050    N      N      explicit  mY3_reg[21]/CK
[02/21 19:59:28    757s]   VDCCorner:both.late    0.000    0.050    0.050    N      N      explicit  mY3_reg[22]/CK
[02/21 19:59:28    757s]   VDCCorner:both.late    0.000    0.050    0.050    N      N      explicit  mY3_reg[24]/CK
[02/21 19:59:28    757s]   VDCCorner:both.late    0.000    0.050    0.050    N      N      explicit  rC7_reg[24]/CK
[02/21 19:59:28    757s]   VDCCorner:both.late    0.000    0.050    0.050    N      N      explicit  rC7_reg[22]/CK
[02/21 19:59:28    757s]   VDCCorner:both.late    0.000    0.050    0.050    N      N      explicit  rC7_reg[23]/CK
[02/21 19:59:28    757s]   VDCCorner:both.late    0.000    0.050    0.050    N      N      explicit  rC7_reg[20]/CK
[02/21 19:59:28    757s]   ----------------------------------------------------------------------------------------
[02/21 19:59:28    757s]   
[02/21 19:59:28    757s]   Target sources:
[02/21 19:59:28    757s]   auto extracted - target was extracted from SDC.
[02/21 19:59:28    757s]   auto computed - target was computed when balancing trees.
[02/21 19:59:28    757s]   explicit - target is explicitly set via target_max_trans property.
[02/21 19:59:28    757s]   pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
[02/21 19:59:28    757s]   liberty explicit - target is explicitly set via max_transition from liberty library.
[02/21 19:59:28    757s]   
[02/21 19:59:28    757s]   Found 0 pins on nets marked dont_touch that have slew violations.
[02/21 19:59:28    757s]   Found 0 pins on nets marked dont_touch that do not have slew violations.
[02/21 19:59:28    757s]   Found 0 pins on nets marked ideal_network that have slew violations.
[02/21 19:59:28    757s]   Found 0 pins on nets marked ideal_network that do not have slew violations.
[02/21 19:59:28    757s]   
[02/21 19:59:28    757s]   
[02/21 19:59:28    757s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 19:59:28    757s] Synthesizing clock trees done.
[02/21 19:59:28    757s] Tidy Up And Update Timing...
[02/21 19:59:28    757s] External - Set all clocks to propagated mode...
[02/21 19:59:28    757s] Innovus updating I/O latencies
[02/21 19:59:29    758s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/21 19:59:29    758s] #################################################################################
[02/21 19:59:29    758s] # Design Stage: PreRoute
[02/21 19:59:29    758s] # Design Name: VQS64_4
[02/21 19:59:29    758s] # Design Mode: 90nm
[02/21 19:59:29    758s] # Analysis Mode: MMMC Non-OCV 
[02/21 19:59:29    758s] # Parasitics Mode: No SPEF/RCDB 
[02/21 19:59:29    758s] # Signoff Settings: SI Off 
[02/21 19:59:29    758s] #################################################################################
[02/21 19:59:29    758s] Calculate delays in Single mode...
[02/21 19:59:29    758s] Topological Sorting (REAL = 0:00:00.0, MEM = 1986.4M, InitMEM = 1986.4M)
[02/21 19:59:29    758s] Start delay calculation (fullDC) (1 T). (MEM=1986.45)
[02/21 19:59:29    758s] End AAE Lib Interpolated Model. (MEM=1997.96 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/21 19:59:29    758s] Total number of fetched objects 3688
[02/21 19:59:29    758s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/21 19:59:29    758s] End delay calculation. (MEM=2013.64 CPU=0:00:00.1 REAL=0:00:00.0)
[02/21 19:59:29    758s] End delay calculation (fullDC). (MEM=2013.64 CPU=0:00:00.2 REAL=0:00:00.0)
[02/21 19:59:29    758s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 2013.6M) ***
[02/21 19:59:29    758s] Setting all clocks to propagated mode.
[02/21 19:59:29    758s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.7 real=0:00:00.7)
[02/21 19:59:29    758s] Clock DAG stats after update timingGraph:
[02/21 19:59:29    758s]   cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[02/21 19:59:29    758s]   sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
[02/21 19:59:29    758s]   misc counts      : r=1, pp=0
[02/21 19:59:29    758s]   cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
[02/21 19:59:29    758s]   cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
[02/21 19:59:29    758s]   sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[02/21 19:59:29    758s]   wire capacitance : top=0.000fF, trunk=28.629fF, leaf=251.977fF, total=280.607fF
[02/21 19:59:29    758s]   wire lengths     : top=0.000um, trunk=289.695um, leaf=2361.050um, total=2650.745um
[02/21 19:59:29    758s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=768.940um, total=768.940um
[02/21 19:59:29    758s] Clock DAG net violations after update timingGraph:
[02/21 19:59:29    758s]   Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
[02/21 19:59:29    758s] Clock DAG primary half-corner transition distribution after update timingGraph:
[02/21 19:59:29    758s]   Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/21 19:59:29    758s]   Leaf  : target=0.050ns count=17 avg=0.048ns sd=0.001ns min=0.045ns max=0.050ns {0 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 9 <= 0.048ns, 7 <= 0.050ns} {1 <= 0.052ns, 0 <= 0.055ns, 0 <= 0.060ns, 0 <= 0.075ns, 0 > 0.075ns}
[02/21 19:59:29    758s] Clock DAG library cell distribution after update timingGraph {count}:
[02/21 19:59:29    758s]    Bufs: CLKBUF_X3: 17 
[02/21 19:59:29    758s] Clock DAG hash after update timingGraph: 9617165109605736423 2208511860501784202
[02/21 19:59:29    758s] CTS services accumulated run-time stats after update timingGraph:
[02/21 19:59:29    758s]   delay calculator: calls=4312, total_wall_time=0.389s, mean_wall_time=0.090ms
[02/21 19:59:29    758s]   legalizer: calls=1236, total_wall_time=0.028s, mean_wall_time=0.022ms
[02/21 19:59:29    758s]   steiner router: calls=3366, total_wall_time=0.748s, mean_wall_time=0.222ms
[02/21 19:59:29    758s] Primary reporting skew groups after update timingGraph:
[02/21 19:59:29    758s]   skew_group myCLK/VSDC: insertion delay [min=0.072, max=0.080, avg=0.076, sd=0.002], skew [0.008 vs 0.042], 100% {0.072, 0.080} (wid=0.007 ws=0.006) (gid=0.074 gs=0.004)
[02/21 19:59:29    758s]       min path sink: mY1_reg[50]/CK
[02/21 19:59:29    758s]       max path sink: mY4_reg[23]/CK
[02/21 19:59:29    758s] Skew group summary after update timingGraph:
[02/21 19:59:29    758s]   skew_group myCLK/VSDC: insertion delay [min=0.072, max=0.080, avg=0.076, sd=0.002], skew [0.008 vs 0.042], 100% {0.072, 0.080} (wid=0.007 ws=0.006) (gid=0.074 gs=0.004)
[02/21 19:59:29    758s] Logging CTS constraint violations...
[02/21 19:59:29    758s]   Clock tree myCLK has 1 slew violation.
[02/21 19:59:29    758s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 49 slew violations below cell CTS_ccl_a_buf_00009 (a lib_cell CLKBUF_X3) at (21.570,73.640), in power domain auto-default with half corner VDCCorner:both.late. The worst violation was at the pin rC7_reg[20]/CK with a slew time target of 0.050ns. Achieved a slew time of 0.050ns.
[02/21 19:59:29    758s] 
[02/21 19:59:29    758s] Type 'man IMPCCOPT-1007' for more detail.
[02/21 19:59:29    758s] Logging CTS constraint violations done.
[02/21 19:59:29    758s] Tidy Up And Update Timing done. (took cpu=0:00:00.8 real=0:00:00.8)
[02/21 19:59:29    758s] Runtime done. (took cpu=0:00:13.7 real=0:00:15.1)
[02/21 19:59:29    758s] Runtime Report Coverage % = 99.1
[02/21 19:59:29    758s] Runtime Summary
[02/21 19:59:29    758s] ===============
[02/21 19:59:29    758s] Clock Runtime:  (44%) Core CTS           6.62 (Init 1.58, Construction 1.08, Implementation 2.83, eGRPC 0.25, PostConditioning 0.41, Other 0.46)
[02/21 19:59:29    758s] Clock Runtime:  (46%) CTS services       6.87 (RefinePlace 0.36, EarlyGlobalClock 0.58, NanoRoute 5.74, ExtractRC 0.19, TimingAnalysis 0.00)
[02/21 19:59:29    758s] Clock Runtime:   (9%) Other CTS          1.42 (Init 0.28, CongRepair/EGR-DP 0.40, TimingUpdate 0.74, Other 0.00)
[02/21 19:59:29    758s] Clock Runtime: (100%) Total             14.90
[02/21 19:59:29    758s] 
[02/21 19:59:29    758s] 
[02/21 19:59:29    758s] Runtime Summary:
[02/21 19:59:29    758s] ================
[02/21 19:59:29    758s] 
[02/21 19:59:29    758s] -------------------------------------------------------------------------------------------------------------------
[02/21 19:59:29    758s] wall   % time  children  called  name
[02/21 19:59:29    758s] -------------------------------------------------------------------------------------------------------------------
[02/21 19:59:29    758s] 15.04  100.00   15.04      0       
[02/21 19:59:29    758s] 15.04  100.00   14.90      1     Runtime
[02/21 19:59:29    758s]  0.06    0.41    0.06      1     CCOpt::Phase::Initialization
[02/21 19:59:29    758s]  0.06    0.41    0.06      1       Check Prerequisites
[02/21 19:59:29    758s]  0.06    0.41    0.00      1         Leaving CCOpt scope - CheckPlace
[02/21 19:59:29    758s]  1.78   11.81    1.76      1     CCOpt::Phase::PreparingToBalance
[02/21 19:59:29    758s]  0.00    0.00    0.00      1       Leaving CCOpt scope - Initializing power interface
[02/21 19:59:29    758s]  0.22    1.48    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[02/21 19:59:29    758s]  0.16    1.09    0.04      1       Legalization setup
[02/21 19:59:29    758s]  0.03    0.18    0.00      2         Leaving CCOpt scope - Initializing placement interface
[02/21 19:59:29    758s]  0.01    0.06    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[02/21 19:59:29    758s]  1.38    9.17    0.00      1       Validating CTS configuration
[02/21 19:59:29    758s]  0.00    0.00    0.00      1         Checking module port directions
[02/21 19:59:29    758s]  0.00    0.00    0.00      1         Checking for illegal sizes of clock logic instances
[02/21 19:59:29    758s]  0.03    0.20    0.02      1     Preparing To Balance
[02/21 19:59:29    758s]  0.01    0.06    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[02/21 19:59:29    758s]  0.01    0.07    0.00      1       Leaving CCOpt scope - Initializing placement interface
[02/21 19:59:29    758s]  1.88   12.53    1.88      1     CCOpt::Phase::Construction
[02/21 19:59:29    758s]  1.50    9.99    1.50      1       Stage::Clustering
[02/21 19:59:29    758s]  0.81    5.37    0.77      1         Clustering
[02/21 19:59:29    758s]  0.01    0.06    0.00      1           Initialize for clustering
[02/21 19:59:29    758s]  0.00    0.01    0.00      1             Computing optimal clock node locations
[02/21 19:59:29    758s]  0.49    3.29    0.00      1           Bottom-up phase
[02/21 19:59:29    758s]  0.27    1.80    0.25      1           Legalizing clock trees
[02/21 19:59:29    758s]  0.19    1.28    0.00      1             Leaving CCOpt scope - ClockRefiner
[02/21 19:59:29    758s]  0.01    0.05    0.00      1             Leaving CCOpt scope - Cleaning up placement interface
[02/21 19:59:29    758s]  0.01    0.08    0.00      1             Leaving CCOpt scope - Initializing placement interface
[02/21 19:59:29    758s]  0.04    0.24    0.00      1             Clock tree timing engine global stage delay update for VDCCorner:both.late
[02/21 19:59:29    758s]  0.69    4.57    0.65      1         CongRepair After Initial Clustering
[02/21 19:59:29    758s]  0.55    3.67    0.46      1           Leaving CCOpt scope - Early Global Route
[02/21 19:59:29    758s]  0.26    1.73    0.00      1             Early Global Route - eGR only step
[02/21 19:59:29    758s]  0.20    1.31    0.00      1             Congestion Repair
[02/21 19:59:29    758s]  0.06    0.41    0.00      1           Leaving CCOpt scope - extractRC
[02/21 19:59:29    758s]  0.04    0.23    0.00      1           Clock tree timing engine global stage delay update for VDCCorner:both.late
[02/21 19:59:29    758s]  0.05    0.32    0.05      1       Stage::DRV Fixing
[02/21 19:59:29    758s]  0.02    0.16    0.00      1         Fixing clock tree slew time and max cap violations
[02/21 19:59:29    758s]  0.02    0.15    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[02/21 19:59:29    758s]  0.33    2.21    0.31      1       Stage::Insertion Delay Reduction
[02/21 19:59:29    758s]  0.01    0.09    0.00      1         Removing unnecessary root buffering
[02/21 19:59:29    758s]  0.01    0.08    0.00      1         Removing unconstrained drivers
[02/21 19:59:29    758s]  0.09    0.63    0.00      1         Reducing insertion delay 1
[02/21 19:59:29    758s]  0.01    0.09    0.00      1         Removing longest path buffering
[02/21 19:59:29    758s]  0.17    1.16    0.00      1         Reducing insertion delay 2
[02/21 19:59:29    758s]  2.87   19.06    2.86      1     CCOpt::Phase::Implementation
[02/21 19:59:29    758s]  0.11    0.70    0.10      1       Stage::Reducing Power
[02/21 19:59:29    758s]  0.01    0.08    0.00      1         Improving clock tree routing
[02/21 19:59:29    758s]  0.07    0.47    0.00      1         Reducing clock tree power 1
[02/21 19:59:29    758s]  0.00    0.01    0.00      1           Legalizing clock trees
[02/21 19:59:29    758s]  0.02    0.13    0.00      1         Reducing clock tree power 2
[02/21 19:59:29    758s]  0.35    2.31    0.33      1       Stage::Balancing
[02/21 19:59:29    758s]  0.21    1.40    0.20      1         Approximately balancing fragments step
[02/21 19:59:29    758s]  0.07    0.44    0.00      1           Resolve constraints - Approximately balancing fragments
[02/21 19:59:29    758s]  0.02    0.14    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[02/21 19:59:29    758s]  0.02    0.12    0.00      1           Moving gates to improve sub-tree skew
[02/21 19:59:29    758s]  0.07    0.50    0.00      1           Approximately balancing fragments bottom up
[02/21 19:59:29    758s]  0.02    0.11    0.00      1           Approximately balancing fragments, wire and cell delays
[02/21 19:59:29    758s]  0.02    0.16    0.00      1         Improving fragments clock skew
[02/21 19:59:29    758s]  0.06    0.38    0.04      1         Approximately balancing step
[02/21 19:59:29    758s]  0.03    0.19    0.00      1           Resolve constraints - Approximately balancing
[02/21 19:59:29    758s]  0.02    0.11    0.00      1           Approximately balancing, wire and cell delays
[02/21 19:59:29    758s]  0.01    0.10    0.00      1         Fixing clock tree overload
[02/21 19:59:29    758s]  0.02    0.13    0.00      1         Approximately balancing paths
[02/21 19:59:29    758s]  2.34   15.59    2.32      1       Stage::Polishing
[02/21 19:59:29    758s]  0.03    0.21    0.00      1         Clock tree timing engine global stage delay update for VDCCorner:both.late
[02/21 19:59:29    758s]  0.01    0.08    0.00      1         Merging balancing drivers for power
[02/21 19:59:29    758s]  0.02    0.15    0.00      1         Improving clock skew
[02/21 19:59:29    758s]  1.54   10.23    1.51      1         Moving gates to reduce wire capacitance
[02/21 19:59:29    758s]  0.02    0.10    0.00      2           Artificially removing short and long paths
[02/21 19:59:29    758s]  0.09    0.62    0.00      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[02/21 19:59:29    758s]  0.00    0.03    0.00      1             Legalizing clock trees
[02/21 19:59:29    758s]  0.68    4.53    0.00      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[02/21 19:59:29    758s]  0.00    0.01    0.00      1             Legalizing clock trees
[02/21 19:59:29    758s]  0.15    1.01    0.00      1           Moving gates to reduce wire capacitance - iteration 2: WireCapReduction
[02/21 19:59:29    758s]  0.00    0.03    0.00      1             Legalizing clock trees
[02/21 19:59:29    758s]  0.57    3.76    0.00      1           Moving gates to reduce wire capacitance - iteration 2: MoveGates
[02/21 19:59:29    758s]  0.00    0.01    0.00      1             Legalizing clock trees
[02/21 19:59:29    758s]  0.09    0.58    0.01      1         Reducing clock tree power 3
[02/21 19:59:29    758s]  0.01    0.05    0.00      1           Artificially removing short and long paths
[02/21 19:59:29    758s]  0.00    0.01    0.00      1           Legalizing clock trees
[02/21 19:59:29    758s]  0.02    0.13    0.00      1         Improving insertion delay
[02/21 19:59:29    758s]  0.61    4.04    0.54      1         Wire Opt OverFix
[02/21 19:59:29    758s]  0.49    3.27    0.46      1           Wire Reduction extra effort
[02/21 19:59:29    758s]  0.01    0.05    0.00      1             Artificially removing short and long paths
[02/21 19:59:29    758s]  0.00    0.01    0.00      1             Global shorten wires A0
[02/21 19:59:29    758s]  0.34    2.28    0.00      2             Move For Wirelength - core
[02/21 19:59:29    758s]  0.00    0.01    0.00      1             Global shorten wires A1
[02/21 19:59:29    758s]  0.07    0.46    0.00      1             Global shorten wires B
[02/21 19:59:29    758s]  0.04    0.27    0.00      1             Move For Wirelength - branch
[02/21 19:59:29    758s]  0.05    0.34    0.05      1           Optimizing orientation
[02/21 19:59:29    758s]  0.05    0.34    0.00      1             FlipOpt
[02/21 19:59:29    758s]  0.07    0.44    0.04      1       Stage::Updating netlist
[02/21 19:59:29    758s]  0.01    0.07    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[02/21 19:59:29    758s]  0.03    0.22    0.00      1         Leaving CCOpt scope - ClockRefiner
[02/21 19:59:29    758s]  0.68    4.50    0.58      1     CCOpt::Phase::eGRPC
[02/21 19:59:29    758s]  0.25    1.69    0.23      1       Leaving CCOpt scope - Routing Tools
[02/21 19:59:29    758s]  0.23    1.52    0.00      1         Early Global Route - eGR only step
[02/21 19:59:29    758s]  0.06    0.41    0.00      1       Leaving CCOpt scope - extractRC
[02/21 19:59:29    758s]  0.01    0.08    0.00      1       Leaving CCOpt scope - Initializing placement interface
[02/21 19:59:29    758s]  0.04    0.26    0.04      1       Reset bufferability constraints
[02/21 19:59:29    758s]  0.04    0.25    0.00      1         Clock tree timing engine global stage delay update for VDCCorner:both.late
[02/21 19:59:29    758s]  0.02    0.13    0.01      1       eGRPC Moving buffers
[02/21 19:59:29    758s]  0.01    0.04    0.00      1         Violation analysis
[02/21 19:59:29    758s]  0.03    0.18    0.00      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[02/21 19:59:29    758s]  0.00    0.03    0.00      1         Artificially removing long paths
[02/21 19:59:29    758s]  0.02    0.11    0.00      1       eGRPC Fixing DRVs
[02/21 19:59:29    758s]  0.01    0.05    0.00      1       Reconnecting optimized routes
[02/21 19:59:29    758s]  0.00    0.02    0.00      1       Violation analysis
[02/21 19:59:29    758s]  0.01    0.06    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[02/21 19:59:29    758s]  0.13    0.88    0.00      1       Leaving CCOpt scope - ClockRefiner
[02/21 19:59:29    758s]  6.41   42.65    6.38      1     CCOpt::Phase::Routing
[02/21 19:59:29    758s]  6.27   41.71    6.17      1       Leaving CCOpt scope - Routing Tools
[02/21 19:59:29    758s]  0.23    1.52    0.00      1         Early Global Route - eGR->Nr High Frequency step
[02/21 19:59:29    758s]  5.74   38.17    0.00      1         NanoRoute
[02/21 19:59:29    758s]  0.20    1.33    0.00      1         Route Remaining Unrouted Nets
[02/21 19:59:29    758s]  0.06    0.41    0.00      1       Leaving CCOpt scope - extractRC
[02/21 19:59:29    758s]  0.04    0.28    0.00      1       Clock tree timing engine global stage delay update for VDCCorner:both.late
[02/21 19:59:29    758s]  0.41    2.70    0.35      1     CCOpt::Phase::PostConditioning
[02/21 19:59:29    758s]  0.02    0.11    0.00      1       Leaving CCOpt scope - Initializing placement interface
[02/21 19:59:29    758s]  0.00    0.00    0.00      1       Reset bufferability constraints
[02/21 19:59:29    758s]  0.06    0.38    0.00      1       PostConditioning Upsizing To Fix DRVs
[02/21 19:59:29    758s]  0.04    0.26    0.00      1       Recomputing CTS skew targets
[02/21 19:59:29    758s]  0.02    0.12    0.00      1       PostConditioning Fixing DRVs
[02/21 19:59:29    758s]  0.15    1.02    0.00      1       Buffering to fix DRVs
[02/21 19:59:29    758s]  0.02    0.14    0.00      1       PostConditioning Fixing Skew by cell sizing
[02/21 19:59:29    758s]  0.01    0.05    0.00      1       Reconnecting optimized routes
[02/21 19:59:29    758s]  0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[02/21 19:59:29    758s]  0.04    0.25    0.00      1       Clock tree timing engine global stage delay update for VDCCorner:both.late
[02/21 19:59:29    758s]  0.03    0.18    0.00      1     Post-balance tidy up or trial balance steps
[02/21 19:59:29    758s]  0.76    5.06    0.74      1     Tidy Up And Update Timing
[02/21 19:59:29    758s]  0.74    4.90    0.00      1       External - Set all clocks to propagated mode
[02/21 19:59:29    758s] -------------------------------------------------------------------------------------------------------------------
[02/21 19:59:29    758s] 
[02/21 19:59:29    758s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/21 19:59:29    758s] Leaving CCOpt scope - Cleaning up placement interface...
[02/21 19:59:29    758s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1994.6M, EPOCH TIME: 1677038369.662618
[02/21 19:59:29    758s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:768).
[02/21 19:59:29    758s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:29    758s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:29    758s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:29    758s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.011, MEM:1909.6M, EPOCH TIME: 1677038369.673828
[02/21 19:59:29    758s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 19:59:29    758s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[02/21 19:59:29    758s] *** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:00:13.7/0:00:14.9 (0.9), totSession cpu/real = 0:12:38.8/1:32:57.4 (0.1), mem = 1909.6M
[02/21 19:59:29    758s] 
[02/21 19:59:29    758s] =============================================================================================
[02/21 19:59:29    758s]  Step TAT Report : CTS #1 / ccopt_design #1                                     21.15-s110_1
[02/21 19:59:29    758s] =============================================================================================
[02/21 19:59:29    758s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/21 19:59:29    758s] ---------------------------------------------------------------------------------------------
[02/21 19:59:29    758s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 19:59:29    758s] [ IncrReplace            ]      1   0:00:00.2  (   1.2 % )     0:00:00.2 /  0:00:00.2    1.0
[02/21 19:59:29    758s] [ EarlyGlobalRoute       ]      5   0:00:00.9  (   6.4 % )     0:00:00.9 /  0:00:00.9    1.0
[02/21 19:59:29    758s] [ DetailRoute            ]      1   0:00:04.4  (  29.3 % )     0:00:04.4 /  0:00:04.3    1.0
[02/21 19:59:29    758s] [ ExtractRC              ]      3   0:00:00.2  (   1.2 % )     0:00:00.2 /  0:00:00.2    1.0
[02/21 19:59:29    758s] [ FullDelayCalc          ]      1   0:00:00.3  (   2.2 % )     0:00:00.3 /  0:00:00.3    1.0
[02/21 19:59:29    758s] [ MISC                   ]          0:00:08.9  (  59.6 % )     0:00:08.9 /  0:00:07.7    0.9
[02/21 19:59:29    758s] ---------------------------------------------------------------------------------------------
[02/21 19:59:29    758s]  CTS #1 TOTAL                       0:00:14.9  ( 100.0 % )     0:00:14.9 /  0:00:13.7    0.9
[02/21 19:59:29    758s] ---------------------------------------------------------------------------------------------
[02/21 19:59:29    758s] 
[02/21 19:59:29    758s] Synthesizing clock trees with CCOpt done.
[02/21 19:59:29    758s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[02/21 19:59:29    758s] Type 'man IMPSP-9025' for more detail.
[02/21 19:59:29    758s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1551.7M, totSessionCpu=0:12:39 **
[02/21 19:59:29    758s] GigaOpt running with 1 threads.
[02/21 19:59:29    758s] *** InitOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:12:38.8/1:32:57.4 (0.1), mem = 1909.6M
[02/21 19:59:29    758s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[02/21 19:59:29    758s] Need call spDPlaceInit before registerPrioInstLoc.
[02/21 19:59:29    758s] OPERPROF: Starting DPlace-Init at level 1, MEM:1909.6M, EPOCH TIME: 1677038369.706119
[02/21 19:59:29    758s] Processing tracks to init pin-track alignment.
[02/21 19:59:29    758s] z: 2, totalTracks: 1
[02/21 19:59:29    758s] z: 4, totalTracks: 1
[02/21 19:59:29    758s] z: 6, totalTracks: 1
[02/21 19:59:29    758s] z: 8, totalTracks: 1
[02/21 19:59:29    758s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/21 19:59:29    758s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1909.6M, EPOCH TIME: 1677038369.709612
[02/21 19:59:29    758s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:29    758s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:29    758s] 
[02/21 19:59:29    758s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 19:59:29    758s] OPERPROF:     Starting CMU at level 3, MEM:1909.6M, EPOCH TIME: 1677038369.714719
[02/21 19:59:29    758s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1909.6M, EPOCH TIME: 1677038369.715236
[02/21 19:59:29    758s] 
[02/21 19:59:29    758s] Bad Lib Cell Checking (CMU) is done! (0)
[02/21 19:59:29    758s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.006, MEM:1909.6M, EPOCH TIME: 1677038369.715833
[02/21 19:59:29    758s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1909.6M, EPOCH TIME: 1677038369.715993
[02/21 19:59:29    758s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1909.6M, EPOCH TIME: 1677038369.716151
[02/21 19:59:29    758s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1909.6MB).
[02/21 19:59:29    758s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.011, MEM:1909.6M, EPOCH TIME: 1677038369.716896
[02/21 19:59:29    758s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1909.6M, EPOCH TIME: 1677038369.717075
[02/21 19:59:29    758s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[02/21 19:59:29    758s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:29    758s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:29    758s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:29    758s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.008, MEM:1909.6M, EPOCH TIME: 1677038369.725034
[02/21 19:59:29    758s] 
[02/21 19:59:29    758s] Creating Lib Analyzer ...
[02/21 19:59:29    758s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[02/21 19:59:29    758s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[02/21 19:59:29    758s] Total number of usable delay cells from Lib Analyzer: 0 ()
[02/21 19:59:29    758s] 
[02/21 19:59:29    758s] {RT VRCCorner 0 10 10 {4 1} {7 0} {9 0} 3}
[02/21 19:59:30    759s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:12:39 mem=1931.6M
[02/21 19:59:30    759s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:12:39 mem=1931.6M
[02/21 19:59:30    759s] Creating Lib Analyzer, finished. 
[02/21 19:59:30    759s] Effort level <high> specified for reg2reg path_group
[02/21 19:59:30    759s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1556.9M, totSessionCpu=0:12:39 **
[02/21 19:59:30    759s] *** optDesign -postCTS ***
[02/21 19:59:30    759s] DRC Margin: user margin 0.0; extra margin 0.2
[02/21 19:59:30    759s] Hold Target Slack: user slack 0
[02/21 19:59:30    759s] Setup Target Slack: user slack 0; extra slack 0.0
[02/21 19:59:30    759s] setUsefulSkewMode -ecoRoute false
[02/21 19:59:30    759s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1933.6M, EPOCH TIME: 1677038370.260126
[02/21 19:59:30    759s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:30    759s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:30    759s] 
[02/21 19:59:30    759s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 19:59:30    759s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.006, MEM:1933.6M, EPOCH TIME: 1677038370.265651
[02/21 19:59:30    759s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[02/21 19:59:30    759s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:30    759s] Multi-VT timing optimization disabled based on library information.
[02/21 19:59:30    759s] 
[02/21 19:59:30    759s] TimeStamp Deleting Cell Server Begin ...
[02/21 19:59:30    759s] Deleting Lib Analyzer.
[02/21 19:59:30    759s] 
[02/21 19:59:30    759s] TimeStamp Deleting Cell Server End ...
[02/21 19:59:30    759s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/21 19:59:30    759s] 
[02/21 19:59:30    759s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/21 19:59:30    759s] Summary for sequential cells identification: 
[02/21 19:59:30    759s]   Identified SBFF number: 16
[02/21 19:59:30    759s]   Identified MBFF number: 0
[02/21 19:59:30    759s]   Identified SB Latch number: 0
[02/21 19:59:30    759s]   Identified MB Latch number: 0
[02/21 19:59:30    759s]   Not identified SBFF number: 0
[02/21 19:59:30    759s]   Not identified MBFF number: 0
[02/21 19:59:30    759s]   Not identified SB Latch number: 0
[02/21 19:59:30    759s]   Not identified MB Latch number: 0
[02/21 19:59:30    759s]   Number of sequential cells which are not FFs: 13
[02/21 19:59:30    759s]  Visiting view : VView1
[02/21 19:59:30    759s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[02/21 19:59:30    759s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[02/21 19:59:30    759s]  Visiting view : VView1
[02/21 19:59:30    759s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[02/21 19:59:30    759s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[02/21 19:59:30    759s] TLC MultiMap info (StdDelay):
[02/21 19:59:30    759s]   : VDCCorner + VTLib + 1 + no RcCorner := 9.5ps
[02/21 19:59:30    759s]   : VDCCorner + VTLib + 1 + VRCCorner := 10.1ps
[02/21 19:59:30    759s]  Setting StdDelay to: 10.1ps
[02/21 19:59:30    759s] 
[02/21 19:59:30    759s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/21 19:59:30    759s] 
[02/21 19:59:30    759s] TimeStamp Deleting Cell Server Begin ...
[02/21 19:59:30    759s] 
[02/21 19:59:30    759s] TimeStamp Deleting Cell Server End ...
[02/21 19:59:30    759s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1933.6M, EPOCH TIME: 1677038370.296968
[02/21 19:59:30    759s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:30    759s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:30    759s] All LLGs are deleted
[02/21 19:59:30    759s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:30    759s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:30    759s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1933.6M, EPOCH TIME: 1677038370.297202
[02/21 19:59:30    759s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1933.6M, EPOCH TIME: 1677038370.297368
[02/21 19:59:30    759s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1926.6M, EPOCH TIME: 1677038370.298422
[02/21 19:59:30    759s] Start to check current routing status for nets...
[02/21 19:59:30    759s] Using hname+ instead name for net compare
[02/21 19:59:30    759s] All nets are already routed correctly.
[02/21 19:59:30    759s] End to check current routing status for nets (mem=1926.6M)
[02/21 19:59:30    759s] 
[02/21 19:59:30    759s] Creating Lib Analyzer ...
[02/21 19:59:30    759s] 
[02/21 19:59:30    759s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/21 19:59:30    759s] Summary for sequential cells identification: 
[02/21 19:59:30    759s]   Identified SBFF number: 16
[02/21 19:59:30    759s]   Identified MBFF number: 0
[02/21 19:59:30    759s]   Identified SB Latch number: 0
[02/21 19:59:30    759s]   Identified MB Latch number: 0
[02/21 19:59:30    759s]   Not identified SBFF number: 0
[02/21 19:59:30    759s]   Not identified MBFF number: 0
[02/21 19:59:30    759s]   Not identified SB Latch number: 0
[02/21 19:59:30    759s]   Not identified MB Latch number: 0
[02/21 19:59:30    759s]   Number of sequential cells which are not FFs: 13
[02/21 19:59:30    759s]  Visiting view : VView1
[02/21 19:59:30    759s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[02/21 19:59:30    759s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[02/21 19:59:30    759s]  Visiting view : VView1
[02/21 19:59:30    759s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[02/21 19:59:30    759s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[02/21 19:59:30    759s] TLC MultiMap info (StdDelay):
[02/21 19:59:30    759s]   : VDCCorner + VTLib + 1 + no RcCorner := 9.5ps
[02/21 19:59:30    759s]   : VDCCorner + VTLib + 1 + VRCCorner := 10.1ps
[02/21 19:59:30    759s]  Setting StdDelay to: 10.1ps
[02/21 19:59:30    759s] 
[02/21 19:59:30    759s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/21 19:59:30    759s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[02/21 19:59:30    759s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[02/21 19:59:30    759s] Total number of usable delay cells from Lib Analyzer: 0 ()
[02/21 19:59:30    759s] 
[02/21 19:59:30    759s] {RT VRCCorner 0 10 10 {4 1} {7 0} {9 0} 3}
[02/21 19:59:30    759s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:12:40 mem=1932.6M
[02/21 19:59:30    759s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:12:40 mem=1932.6M
[02/21 19:59:30    759s] Creating Lib Analyzer, finished. 
[02/21 19:59:30    759s] #optDebug: Start CG creation (mem=1961.2M)
[02/21 19:59:30    759s]  ...initializing CG  maxDriveDist 387.654500 stdCellHgt 1.400000 defLenToSkip 9.800000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 38.765000 
[02/21 19:59:30    759s] (cpu=0:00:00.2, mem=2139.4M)
[02/21 19:59:30    759s]  ...processing cgPrt (cpu=0:00:00.2, mem=2139.4M)
[02/21 19:59:30    759s]  ...processing cgEgp (cpu=0:00:00.2, mem=2139.4M)
[02/21 19:59:30    759s]  ...processing cgPbk (cpu=0:00:00.2, mem=2139.4M)
[02/21 19:59:30    759s]  ...processing cgNrb(cpu=0:00:00.2, mem=2139.4M)
[02/21 19:59:30    759s]  ...processing cgObs (cpu=0:00:00.2, mem=2139.4M)
[02/21 19:59:30    759s]  ...processing cgCon (cpu=0:00:00.2, mem=2139.4M)
[02/21 19:59:30    759s]  ...processing cgPdm (cpu=0:00:00.2, mem=2139.4M)
[02/21 19:59:30    759s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=2139.4M)
[02/21 19:59:30    759s] Compute RC Scale Done ...
[02/21 19:59:30    759s] All LLGs are deleted
[02/21 19:59:30    759s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:30    759s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:30    759s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2129.8M, EPOCH TIME: 1677038370.833106
[02/21 19:59:30    759s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2129.8M, EPOCH TIME: 1677038370.833312
[02/21 19:59:30    759s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2129.8M, EPOCH TIME: 1677038370.834268
[02/21 19:59:30    759s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:30    759s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:30    759s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2129.8M, EPOCH TIME: 1677038370.834744
[02/21 19:59:30    759s] Max number of tech site patterns supported in site array is 256.
[02/21 19:59:30    759s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/21 19:59:30    759s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2129.8M, EPOCH TIME: 1677038370.838773
[02/21 19:59:30    759s] After signature check, allow fast init is true, keep pre-filter is true.
[02/21 19:59:30    759s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/21 19:59:30    759s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2129.8M, EPOCH TIME: 1677038370.839315
[02/21 19:59:30    759s] Fast DP-INIT is on for default
[02/21 19:59:30    759s] Atter site array init, number of instance map data is 0.
[02/21 19:59:30    759s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:2129.8M, EPOCH TIME: 1677038370.840550
[02/21 19:59:30    759s] 
[02/21 19:59:30    759s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 19:59:30    759s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.007, MEM:2129.8M, EPOCH TIME: 1677038370.841636
[02/21 19:59:30    759s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[02/21 19:59:30    759s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:30    759s] Starting delay calculation for Setup views
[02/21 19:59:30    760s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/21 19:59:30    760s] #################################################################################
[02/21 19:59:30    760s] # Design Stage: PreRoute
[02/21 19:59:30    760s] # Design Name: VQS64_4
[02/21 19:59:30    760s] # Design Mode: 90nm
[02/21 19:59:30    760s] # Analysis Mode: MMMC Non-OCV 
[02/21 19:59:30    760s] # Parasitics Mode: No SPEF/RCDB 
[02/21 19:59:30    760s] # Signoff Settings: SI Off 
[02/21 19:59:30    760s] #################################################################################
[02/21 19:59:31    760s] Calculate delays in Single mode...
[02/21 19:59:31    760s] Topological Sorting (REAL = 0:00:00.0, MEM = 2127.8M, InitMEM = 2127.8M)
[02/21 19:59:31    760s] Start delay calculation (fullDC) (1 T). (MEM=2127.83)
[02/21 19:59:31    760s] End AAE Lib Interpolated Model. (MEM=2139.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/21 19:59:31    760s] Total number of fetched objects 3688
[02/21 19:59:31    760s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/21 19:59:31    760s] End delay calculation. (MEM=2123.34 CPU=0:00:00.7 REAL=0:00:00.0)
[02/21 19:59:31    760s] End delay calculation (fullDC). (MEM=2123.34 CPU=0:00:00.8 REAL=0:00:00.0)
[02/21 19:59:31    760s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 2123.3M) ***
[02/21 19:59:32    761s] *** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:02.0 totSessionCpu=0:12:41 mem=2123.3M)
[02/21 19:59:32    761s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 VView1 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.003  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   768   |   512   |   256   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2138.6M, EPOCH TIME: 1677038372.101998
[02/21 19:59:32    761s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:32    761s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:32    761s] 
[02/21 19:59:32    761s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 19:59:32    761s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.006, MEM:2138.6M, EPOCH TIME: 1677038372.107737
[02/21 19:59:32    761s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[02/21 19:59:32    761s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:32    761s] Density: 61.049%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 1668.6M, totSessionCpu=0:12:41 **
[02/21 19:59:32    761s] *** InitOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:02.4/0:00:02.4 (1.0), totSession cpu/real = 0:12:41.2/1:32:59.8 (0.1), mem = 2036.6M
[02/21 19:59:32    761s] 
[02/21 19:59:32    761s] =============================================================================================
[02/21 19:59:32    761s]  Step TAT Report : InitOpt #1 / ccopt_design #1                                 21.15-s110_1
[02/21 19:59:32    761s] =============================================================================================
[02/21 19:59:32    761s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/21 19:59:32    761s] ---------------------------------------------------------------------------------------------
[02/21 19:59:32    761s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 19:59:32    761s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.3 % )     0:00:01.3 /  0:00:01.3    1.0
[02/21 19:59:32    761s] [ DrvReport              ]      1   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.1    0.9
[02/21 19:59:32    761s] [ CellServerInit         ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 19:59:32    761s] [ LibAnalyzerInit        ]      2   0:00:00.6  (  24.8 % )     0:00:00.6 /  0:00:00.6    1.0
[02/21 19:59:32    761s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 19:59:32    761s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (   6.9 % )     0:00:00.2 /  0:00:00.2    1.0
[02/21 19:59:32    761s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 19:59:32    761s] [ TimingUpdate           ]      1   0:00:00.3  (  11.6 % )     0:00:01.2 /  0:00:01.2    1.0
[02/21 19:59:32    761s] [ FullDelayCalc          ]      1   0:00:00.9  (  36.6 % )     0:00:00.9 /  0:00:00.9    1.0
[02/21 19:59:32    761s] [ TimingReport           ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.0
[02/21 19:59:32    761s] [ MISC                   ]          0:00:00.4  (  15.0 % )     0:00:00.4 /  0:00:00.4    1.1
[02/21 19:59:32    761s] ---------------------------------------------------------------------------------------------
[02/21 19:59:32    761s]  InitOpt #1 TOTAL                   0:00:02.4  ( 100.0 % )     0:00:02.4 /  0:00:02.4    1.0
[02/21 19:59:32    761s] ---------------------------------------------------------------------------------------------
[02/21 19:59:32    761s] 
[02/21 19:59:32    761s] ** INFO : this run is activating low effort ccoptDesign flow
[02/21 19:59:32    761s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/21 19:59:32    761s] ### Creating PhyDesignMc. totSessionCpu=0:12:41 mem=2036.6M
[02/21 19:59:32    761s] OPERPROF: Starting DPlace-Init at level 1, MEM:2036.6M, EPOCH TIME: 1677038372.115713
[02/21 19:59:32    761s] Processing tracks to init pin-track alignment.
[02/21 19:59:32    761s] z: 2, totalTracks: 1
[02/21 19:59:32    761s] z: 4, totalTracks: 1
[02/21 19:59:32    761s] z: 6, totalTracks: 1
[02/21 19:59:32    761s] z: 8, totalTracks: 1
[02/21 19:59:32    761s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/21 19:59:32    761s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2036.6M, EPOCH TIME: 1677038372.118964
[02/21 19:59:32    761s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:32    761s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:32    761s] 
[02/21 19:59:32    761s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 19:59:32    761s] 
[02/21 19:59:32    761s]  Skipping Bad Lib Cell Checking (CMU) !
[02/21 19:59:32    761s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:2036.6M, EPOCH TIME: 1677038372.124602
[02/21 19:59:32    761s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2036.6M, EPOCH TIME: 1677038372.124811
[02/21 19:59:32    761s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2036.6M, EPOCH TIME: 1677038372.124974
[02/21 19:59:32    761s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2036.6MB).
[02/21 19:59:32    761s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:2036.6M, EPOCH TIME: 1677038372.125851
[02/21 19:59:32    761s] InstCnt mismatch: prevInstCnt = 2646, ttlInstCnt = 2663
[02/21 19:59:32    761s] TotalInstCnt at PhyDesignMc Initialization: 2663
[02/21 19:59:32    761s] ### Creating PhyDesignMc, finished. totSessionCpu=0:12:41 mem=2036.6M
[02/21 19:59:32    761s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2036.6M, EPOCH TIME: 1677038372.130545
[02/21 19:59:32    761s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[02/21 19:59:32    761s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:32    761s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:32    761s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:32    761s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.008, MEM:2036.6M, EPOCH TIME: 1677038372.138932
[02/21 19:59:32    761s] TotalInstCnt at PhyDesignMc Destruction: 2663
[02/21 19:59:32    761s] OPTC: m1 20.0 20.0
[02/21 19:59:32    761s] #optDebug: fT-E <X 2 0 0 1>
[02/21 19:59:32    761s] -congRepairInPostCTS false                 # bool, default=false, private
[02/21 19:59:32    761s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 20.2
[02/21 19:59:32    761s] Begin: GigaOpt Route Type Constraints Refinement
[02/21 19:59:32    761s] *** CongRefineRouteType #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:12:41.4/1:33:00.0 (0.1), mem = 2036.6M
[02/21 19:59:32    761s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.11434.11
[02/21 19:59:32    761s] ### Creating RouteCongInterface, started
[02/21 19:59:32    761s] {MMLU 18 18 3299}
[02/21 19:59:32    761s] ### Creating LA Mngr. totSessionCpu=0:12:41 mem=2036.6M
[02/21 19:59:32    761s] ### Creating LA Mngr, finished. totSessionCpu=0:12:41 mem=2036.6M
[02/21 19:59:32    761s] 
[02/21 19:59:32    761s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[02/21 19:59:32    761s] 
[02/21 19:59:32    761s] #optDebug: {0, 1.000}
[02/21 19:59:32    761s] ### Creating RouteCongInterface, finished
[02/21 19:59:32    761s] Updated routing constraints on 0 nets.
[02/21 19:59:32    761s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.11434.11
[02/21 19:59:32    761s] Bottom Preferred Layer:
[02/21 19:59:32    761s] +---------------+------------+------------+----------+
[02/21 19:59:32    761s] |     Layer     |   OPT_LA   |    CLK     |   Rule   |
[02/21 19:59:32    761s] +---------------+------------+------------+----------+
[02/21 19:59:32    761s] | metal3 (z=3)  |          0 |         18 | default  |
[02/21 19:59:32    761s] | metal4 (z=4)  |          5 |          0 | default  |
[02/21 19:59:32    761s] +---------------+------------+------------+----------+
[02/21 19:59:32    761s] Via Pillar Rule:
[02/21 19:59:32    761s]     None
[02/21 19:59:32    761s] *** CongRefineRouteType #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (1.3), totSession cpu/real = 0:12:41.4/1:33:00.0 (0.1), mem = 2036.6M
[02/21 19:59:32    761s] 
[02/21 19:59:32    761s] =============================================================================================
[02/21 19:59:32    761s]  Step TAT Report : CongRefineRouteType #1 / ccopt_design #1                     21.15-s110_1
[02/21 19:59:32    761s] =============================================================================================
[02/21 19:59:32    761s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/21 19:59:32    761s] ---------------------------------------------------------------------------------------------
[02/21 19:59:32    761s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  68.1 % )     0:00:00.0 /  0:00:00.0    1.3
[02/21 19:59:32    761s] [ MISC                   ]          0:00:00.0  (  31.9 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 19:59:32    761s] ---------------------------------------------------------------------------------------------
[02/21 19:59:32    761s]  CongRefineRouteType #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    1.3
[02/21 19:59:32    761s] ---------------------------------------------------------------------------------------------
[02/21 19:59:32    761s] 
[02/21 19:59:32    761s] End: GigaOpt Route Type Constraints Refinement
[02/21 19:59:32    761s] *** Starting optimizing excluded clock nets MEM= 2036.6M) ***
[02/21 19:59:32    761s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2036.6M) ***
[02/21 19:59:32    761s] *** Starting optimizing excluded clock nets MEM= 2036.6M) ***
[02/21 19:59:32    761s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2036.6M) ***
[02/21 19:59:32    761s] Info: Done creating the CCOpt slew target map.
[02/21 19:59:32    761s] Begin: GigaOpt high fanout net optimization
[02/21 19:59:32    761s] GigaOpt HFN: use maxLocalDensity 1.2
[02/21 19:59:32    761s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[02/21 19:59:32    761s] *** DrvOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:12:41.5/1:33:00.0 (0.1), mem = 2036.6M
[02/21 19:59:32    761s] Info: 18 nets with fixed/cover wires excluded.
[02/21 19:59:32    761s] Info: 18 clock nets excluded from IPO operation.
[02/21 19:59:32    761s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.11434.12
[02/21 19:59:32    761s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/21 19:59:32    761s] ### Creating PhyDesignMc. totSessionCpu=0:12:41 mem=2036.6M
[02/21 19:59:32    761s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[02/21 19:59:32    761s] OPERPROF: Starting DPlace-Init at level 1, MEM:2036.6M, EPOCH TIME: 1677038372.360916
[02/21 19:59:32    761s] Processing tracks to init pin-track alignment.
[02/21 19:59:32    761s] z: 2, totalTracks: 1
[02/21 19:59:32    761s] z: 4, totalTracks: 1
[02/21 19:59:32    761s] z: 6, totalTracks: 1
[02/21 19:59:32    761s] z: 8, totalTracks: 1
[02/21 19:59:32    761s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/21 19:59:32    761s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2036.6M, EPOCH TIME: 1677038372.364748
[02/21 19:59:32    761s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:32    761s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:32    761s] 
[02/21 19:59:32    761s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 19:59:32    761s] 
[02/21 19:59:32    761s]  Skipping Bad Lib Cell Checking (CMU) !
[02/21 19:59:32    761s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.006, MEM:2036.6M, EPOCH TIME: 1677038372.370286
[02/21 19:59:32    761s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2036.6M, EPOCH TIME: 1677038372.370458
[02/21 19:59:32    761s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2036.6M, EPOCH TIME: 1677038372.370633
[02/21 19:59:32    761s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2036.6MB).
[02/21 19:59:32    761s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:2036.6M, EPOCH TIME: 1677038372.371384
[02/21 19:59:32    761s] TotalInstCnt at PhyDesignMc Initialization: 2663
[02/21 19:59:32    761s] ### Creating PhyDesignMc, finished. totSessionCpu=0:12:41 mem=2036.6M
[02/21 19:59:32    761s] ### Creating RouteCongInterface, started
[02/21 19:59:32    761s] 
[02/21 19:59:32    761s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[02/21 19:59:32    761s] 
[02/21 19:59:32    761s] #optDebug: {0, 1.000}
[02/21 19:59:32    761s] ### Creating RouteCongInterface, finished
[02/21 19:59:32    761s] {MG  {4 0 1 0.0337599}  {7 0 1.4 0.142857}  {9 0 5.7 0.571429} }
[02/21 19:59:32    761s] ### Creating LA Mngr. totSessionCpu=0:12:42 mem=2036.6M
[02/21 19:59:32    761s] ### Creating LA Mngr, finished. totSessionCpu=0:12:42 mem=2036.6M
[02/21 19:59:32    761s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/21 19:59:32    761s] Total-nets :: 3208, Stn-nets :: 0, ratio :: 0 %, Total-len 31659.9, Stn-len 0
[02/21 19:59:32    761s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2074.8M, EPOCH TIME: 1677038372.568279
[02/21 19:59:32    761s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[02/21 19:59:32    761s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:32    761s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:32    761s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:32    761s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.008, MEM:2034.8M, EPOCH TIME: 1677038372.576547
[02/21 19:59:32    761s] TotalInstCnt at PhyDesignMc Destruction: 2663
[02/21 19:59:32    761s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.11434.12
[02/21 19:59:32    761s] *** DrvOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:12:41.7/1:33:00.3 (0.1), mem = 2034.8M
[02/21 19:59:32    761s] 
[02/21 19:59:32    761s] =============================================================================================
[02/21 19:59:32    761s]  Step TAT Report : DrvOpt #1 / ccopt_design #1                                  21.15-s110_1
[02/21 19:59:32    761s] =============================================================================================
[02/21 19:59:32    761s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/21 19:59:32    761s] ---------------------------------------------------------------------------------------------
[02/21 19:59:32    761s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 19:59:32    761s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  12.4 % )     0:00:00.0 /  0:00:00.0    1.1
[02/21 19:59:32    761s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   6.4 % )     0:00:00.0 /  0:00:00.0    1.4
[02/21 19:59:32    761s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 19:59:32    761s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 19:59:32    761s] [ MISC                   ]          0:00:00.2  (  80.6 % )     0:00:00.2 /  0:00:00.2    1.0
[02/21 19:59:32    761s] ---------------------------------------------------------------------------------------------
[02/21 19:59:32    761s]  DrvOpt #1 TOTAL                    0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[02/21 19:59:32    761s] ---------------------------------------------------------------------------------------------
[02/21 19:59:32    761s] 
[02/21 19:59:32    761s] GigaOpt HFN: restore maxLocalDensity to 0.98
[02/21 19:59:32    761s] End: GigaOpt high fanout net optimization
[02/21 19:59:32    761s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/21 19:59:32    761s] Deleting Lib Analyzer.
[02/21 19:59:32    761s] Begin: GigaOpt Global Optimization
[02/21 19:59:32    761s] *info: use new DP (enabled)
[02/21 19:59:32    761s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[02/21 19:59:32    761s] Info: 18 nets with fixed/cover wires excluded.
[02/21 19:59:32    761s] Info: 18 clock nets excluded from IPO operation.
[02/21 19:59:32    761s] *** GlobalOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:12:41.8/1:33:00.3 (0.1), mem = 2050.8M
[02/21 19:59:32    761s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.11434.13
[02/21 19:59:32    761s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/21 19:59:32    761s] ### Creating PhyDesignMc. totSessionCpu=0:12:42 mem=2050.8M
[02/21 19:59:32    761s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[02/21 19:59:32    761s] OPERPROF: Starting DPlace-Init at level 1, MEM:2050.8M, EPOCH TIME: 1677038372.667368
[02/21 19:59:32    761s] Processing tracks to init pin-track alignment.
[02/21 19:59:32    761s] z: 2, totalTracks: 1
[02/21 19:59:32    761s] z: 4, totalTracks: 1
[02/21 19:59:32    761s] z: 6, totalTracks: 1
[02/21 19:59:32    761s] z: 8, totalTracks: 1
[02/21 19:59:32    761s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/21 19:59:32    761s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2050.8M, EPOCH TIME: 1677038372.671019
[02/21 19:59:32    761s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:32    761s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:32    761s] 
[02/21 19:59:32    761s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 19:59:32    761s] 
[02/21 19:59:32    761s]  Skipping Bad Lib Cell Checking (CMU) !
[02/21 19:59:32    761s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.005, MEM:2050.8M, EPOCH TIME: 1677038372.676502
[02/21 19:59:32    761s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2050.8M, EPOCH TIME: 1677038372.676685
[02/21 19:59:32    761s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2050.8M, EPOCH TIME: 1677038372.676845
[02/21 19:59:32    761s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2050.8MB).
[02/21 19:59:32    761s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:2050.8M, EPOCH TIME: 1677038372.677604
[02/21 19:59:32    761s] TotalInstCnt at PhyDesignMc Initialization: 2663
[02/21 19:59:32    761s] ### Creating PhyDesignMc, finished. totSessionCpu=0:12:42 mem=2050.8M
[02/21 19:59:32    761s] ### Creating RouteCongInterface, started
[02/21 19:59:32    761s] 
[02/21 19:59:32    761s] Creating Lib Analyzer ...
[02/21 19:59:32    761s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[02/21 19:59:32    761s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[02/21 19:59:32    761s] Total number of usable delay cells from Lib Analyzer: 0 ()
[02/21 19:59:32    761s] 
[02/21 19:59:32    761s] {RT VRCCorner 0 10 10 {4 1} {7 0} {9 0} 3}
[02/21 19:59:32    762s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:12:42 mem=2050.8M
[02/21 19:59:33    762s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:12:42 mem=2050.8M
[02/21 19:59:33    762s] Creating Lib Analyzer, finished. 
[02/21 19:59:33    762s] 
[02/21 19:59:33    762s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[02/21 19:59:33    762s] 
[02/21 19:59:33    762s] #optDebug: {0, 1.000}
[02/21 19:59:33    762s] ### Creating RouteCongInterface, finished
[02/21 19:59:33    762s] {MG  {4 0 1 0.0337599}  {7 0 1.4 0.142857}  {9 0 5.7 0.571429} }
[02/21 19:59:33    762s] ### Creating LA Mngr. totSessionCpu=0:12:42 mem=2050.8M
[02/21 19:59:33    762s] ### Creating LA Mngr, finished. totSessionCpu=0:12:42 mem=2050.8M
[02/21 19:59:33    762s] *info: 18 clock nets excluded
[02/21 19:59:33    762s] *info: 7 no-driver nets excluded.
[02/21 19:59:33    762s] *info: 18 nets with fixed/cover wires excluded.
[02/21 19:59:33    762s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2108.0M, EPOCH TIME: 1677038373.163523
[02/21 19:59:33    762s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2108.0M, EPOCH TIME: 1677038373.163813
[02/21 19:59:33    762s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[02/21 19:59:33    762s] +--------+--------+---------+------------+--------+----------+---------+---------------+
[02/21 19:59:33    762s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|   End Point   |
[02/21 19:59:33    762s] +--------+--------+---------+------------+--------+----------+---------+---------------+
[02/21 19:59:33    762s] |   0.000|   0.000|   61.05%|   0:00:00.0| 2108.0M|    VView1|       NA| NA            |
[02/21 19:59:33    762s] +--------+--------+---------+------------+--------+----------+---------+---------------+
[02/21 19:59:33    762s] 
[02/21 19:59:33    762s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2108.0M) ***
[02/21 19:59:33    762s] 
[02/21 19:59:33    762s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2108.0M) ***
[02/21 19:59:33    762s] Bottom Preferred Layer:
[02/21 19:59:33    762s] +---------------+------------+------------+----------+
[02/21 19:59:33    762s] |     Layer     |   OPT_LA   |    CLK     |   Rule   |
[02/21 19:59:33    762s] +---------------+------------+------------+----------+
[02/21 19:59:33    762s] | metal3 (z=3)  |          0 |         18 | default  |
[02/21 19:59:33    762s] | metal4 (z=4)  |          5 |          0 | default  |
[02/21 19:59:33    762s] +---------------+------------+------------+----------+
[02/21 19:59:33    762s] Via Pillar Rule:
[02/21 19:59:33    762s]     None
[02/21 19:59:33    762s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[02/21 19:59:33    762s] Total-nets :: 3208, Stn-nets :: 0, ratio :: 0 %, Total-len 31659.9, Stn-len 0
[02/21 19:59:33    762s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2088.9M, EPOCH TIME: 1677038373.316025
[02/21 19:59:33    762s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2663).
[02/21 19:59:33    762s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:33    762s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:33    762s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:33    762s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.009, MEM:2048.9M, EPOCH TIME: 1677038373.325454
[02/21 19:59:33    762s] TotalInstCnt at PhyDesignMc Destruction: 2663
[02/21 19:59:33    762s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.11434.13
[02/21 19:59:33    762s] *** GlobalOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:12:42.4/1:33:01.0 (0.1), mem = 2048.9M
[02/21 19:59:33    762s] 
[02/21 19:59:33    762s] =============================================================================================
[02/21 19:59:33    762s]  Step TAT Report : GlobalOpt #1 / ccopt_design #1                               21.15-s110_1
[02/21 19:59:33    762s] =============================================================================================
[02/21 19:59:33    762s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/21 19:59:33    762s] ---------------------------------------------------------------------------------------------
[02/21 19:59:33    762s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.0    1.1
[02/21 19:59:33    762s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  45.9 % )     0:00:00.3 /  0:00:00.3    1.0
[02/21 19:59:33    762s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 19:59:33    762s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   4.3 % )     0:00:00.0 /  0:00:00.0    1.1
[02/21 19:59:33    762s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 19:59:33    762s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.5 % )     0:00:00.3 /  0:00:00.3    1.0
[02/21 19:59:33    762s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 19:59:33    762s] [ TransformInit          ]      1   0:00:00.1  (  19.4 % )     0:00:00.1 /  0:00:00.1    1.0
[02/21 19:59:33    762s] [ MISC                   ]          0:00:00.2  (  23.8 % )     0:00:00.2 /  0:00:00.2    1.0
[02/21 19:59:33    762s] ---------------------------------------------------------------------------------------------
[02/21 19:59:33    762s]  GlobalOpt #1 TOTAL                 0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[02/21 19:59:33    762s] ---------------------------------------------------------------------------------------------
[02/21 19:59:33    762s] 
[02/21 19:59:33    762s] End: GigaOpt Global Optimization
[02/21 19:59:33    762s] *** Timing Is met
[02/21 19:59:33    762s] *** Check timing (0:00:00.0)
[02/21 19:59:33    762s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/21 19:59:33    762s] Deleting Lib Analyzer.
[02/21 19:59:33    762s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[02/21 19:59:33    762s] Info: 18 nets with fixed/cover wires excluded.
[02/21 19:59:33    762s] Info: 18 clock nets excluded from IPO operation.
[02/21 19:59:33    762s] ### Creating LA Mngr. totSessionCpu=0:12:42 mem=2048.9M
[02/21 19:59:33    762s] ### Creating LA Mngr, finished. totSessionCpu=0:12:42 mem=2048.9M
[02/21 19:59:33    762s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[02/21 19:59:33    762s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2048.9M, EPOCH TIME: 1677038373.344486
[02/21 19:59:33    762s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:33    762s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:33    762s] 
[02/21 19:59:33    762s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 19:59:33    762s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.005, MEM:2048.9M, EPOCH TIME: 1677038373.349985
[02/21 19:59:33    762s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[02/21 19:59:33    762s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:33    762s] **INFO: Flow update: Design timing is met.
[02/21 19:59:33    762s] **INFO: Flow update: Design timing is met.
[02/21 19:59:33    762s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[02/21 19:59:33    762s] Info: 18 nets with fixed/cover wires excluded.
[02/21 19:59:33    762s] Info: 18 clock nets excluded from IPO operation.
[02/21 19:59:33    762s] ### Creating LA Mngr. totSessionCpu=0:12:43 mem=2046.9M
[02/21 19:59:33    762s] ### Creating LA Mngr, finished. totSessionCpu=0:12:43 mem=2046.9M
[02/21 19:59:33    762s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/21 19:59:33    762s] ### Creating PhyDesignMc. totSessionCpu=0:12:43 mem=2104.2M
[02/21 19:59:33    762s] OPERPROF: Starting DPlace-Init at level 1, MEM:2104.2M, EPOCH TIME: 1677038373.502586
[02/21 19:59:33    762s] Processing tracks to init pin-track alignment.
[02/21 19:59:33    762s] z: 2, totalTracks: 1
[02/21 19:59:33    762s] z: 4, totalTracks: 1
[02/21 19:59:33    762s] z: 6, totalTracks: 1
[02/21 19:59:33    762s] z: 8, totalTracks: 1
[02/21 19:59:33    762s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/21 19:59:33    762s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2104.2M, EPOCH TIME: 1677038373.505981
[02/21 19:59:33    762s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:33    762s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:33    762s] 
[02/21 19:59:33    762s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 19:59:33    762s] 
[02/21 19:59:33    762s]  Skipping Bad Lib Cell Checking (CMU) !
[02/21 19:59:33    762s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.005, MEM:2104.2M, EPOCH TIME: 1677038373.511451
[02/21 19:59:33    762s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2104.2M, EPOCH TIME: 1677038373.511634
[02/21 19:59:33    762s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2104.2M, EPOCH TIME: 1677038373.511808
[02/21 19:59:33    762s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2104.2MB).
[02/21 19:59:33    762s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:2104.2M, EPOCH TIME: 1677038373.512561
[02/21 19:59:33    762s] TotalInstCnt at PhyDesignMc Initialization: 2663
[02/21 19:59:33    762s] ### Creating PhyDesignMc, finished. totSessionCpu=0:12:43 mem=2104.2M
[02/21 19:59:33    762s] Begin: Area Reclaim Optimization
[02/21 19:59:33    762s] *** AreaOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:12:42.6/1:33:01.2 (0.1), mem = 2104.2M
[02/21 19:59:33    762s] 
[02/21 19:59:33    762s] Creating Lib Analyzer ...
[02/21 19:59:33    762s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[02/21 19:59:33    762s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[02/21 19:59:33    762s] Total number of usable delay cells from Lib Analyzer: 0 ()
[02/21 19:59:33    762s] 
[02/21 19:59:33    762s] {RT VRCCorner 0 10 10 {4 1} {7 0} {9 0} 3}
[02/21 19:59:33    762s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:12:43 mem=2108.2M
[02/21 19:59:33    762s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:12:43 mem=2108.2M
[02/21 19:59:33    762s] Creating Lib Analyzer, finished. 
[02/21 19:59:33    762s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.11434.14
[02/21 19:59:33    762s] ### Creating RouteCongInterface, started
[02/21 19:59:33    762s] 
[02/21 19:59:33    762s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[02/21 19:59:33    762s] 
[02/21 19:59:33    762s] #optDebug: {0, 1.000}
[02/21 19:59:33    762s] ### Creating RouteCongInterface, finished
[02/21 19:59:33    762s] {MG  {4 0 1 0.0337599}  {7 0 1.4 0.142857}  {9 0 5.7 0.571429} }
[02/21 19:59:33    762s] ### Creating LA Mngr. totSessionCpu=0:12:43 mem=2108.2M
[02/21 19:59:33    762s] ### Creating LA Mngr, finished. totSessionCpu=0:12:43 mem=2108.2M
[02/21 19:59:33    763s] Usable buffer cells for single buffer setup transform:
[02/21 19:59:33    763s] CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
[02/21 19:59:33    763s] Number of usable buffer cells above: 9
[02/21 19:59:33    763s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2108.2M, EPOCH TIME: 1677038373.914194
[02/21 19:59:33    763s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2108.2M, EPOCH TIME: 1677038373.914447
[02/21 19:59:33    763s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 61.05
[02/21 19:59:33    763s] +---------+---------+--------+--------+------------+--------+
[02/21 19:59:33    763s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[02/21 19:59:33    763s] +---------+---------+--------+--------+------------+--------+
[02/21 19:59:33    763s] |   61.05%|        -|   0.000|   0.000|   0:00:00.0| 2108.2M|
[02/21 19:59:34    763s] |   61.05%|        0|   0.000|   0.000|   0:00:01.0| 2108.2M|
[02/21 19:59:34    763s] #optDebug: <stH: 1.4000 MiSeL: 25.9160>
[02/21 19:59:34    763s] |   61.05%|        0|   0.000|   0.000|   0:00:00.0| 2108.2M|
[02/21 19:59:34    763s] |   61.05%|        0|   0.000|   0.000|   0:00:00.0| 2108.2M|
[02/21 19:59:34    763s] |   61.05%|        0|   0.000|   0.000|   0:00:00.0| 2108.2M|
[02/21 19:59:34    763s] #optDebug: <stH: 1.4000 MiSeL: 25.9160>
[02/21 19:59:34    763s] #optDebug: RTR_SNLTF <10.0000 1.4000> <14.0000> 
[02/21 19:59:34    763s] |   61.05%|        0|   0.000|   0.000|   0:00:00.0| 2108.2M|
[02/21 19:59:34    763s] +---------+---------+--------+--------+------------+--------+
[02/21 19:59:34    763s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 61.05
[02/21 19:59:34    763s] 
[02/21 19:59:34    763s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[02/21 19:59:34    763s] --------------------------------------------------------------
[02/21 19:59:34    763s] |                                   | Total     | Sequential |
[02/21 19:59:34    763s] --------------------------------------------------------------
[02/21 19:59:34    763s] | Num insts resized                 |       0  |       0    |
[02/21 19:59:34    763s] | Num insts undone                  |       0  |       0    |
[02/21 19:59:34    763s] | Num insts Downsized               |       0  |       0    |
[02/21 19:59:34    763s] | Num insts Samesized               |       0  |       0    |
[02/21 19:59:34    763s] | Num insts Upsized                 |       0  |       0    |
[02/21 19:59:34    763s] | Num multiple commits+uncommits    |       0  |       -    |
[02/21 19:59:34    763s] --------------------------------------------------------------
[02/21 19:59:34    763s] Bottom Preferred Layer:
[02/21 19:59:34    763s] +---------------+------------+------------+----------+
[02/21 19:59:34    763s] |     Layer     |   OPT_LA   |    CLK     |   Rule   |
[02/21 19:59:34    763s] +---------------+------------+------------+----------+
[02/21 19:59:34    763s] | metal3 (z=3)  |          0 |         18 | default  |
[02/21 19:59:34    763s] | metal4 (z=4)  |          5 |          0 | default  |
[02/21 19:59:34    763s] +---------------+------------+------------+----------+
[02/21 19:59:34    763s] Via Pillar Rule:
[02/21 19:59:34    763s]     None
[02/21 19:59:34    763s] 
[02/21 19:59:34    763s] Number of times islegalLocAvaiable called = 1 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[02/21 19:59:34    763s] End: Core Area Reclaim Optimization (cpu = 0:00:01.0) (real = 0:00:01.0) **
[02/21 19:59:34    763s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2108.2M, EPOCH TIME: 1677038374.568766
[02/21 19:59:34    763s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2663).
[02/21 19:59:34    763s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:34    763s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:34    763s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:34    763s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.009, MEM:2108.2M, EPOCH TIME: 1677038374.578086
[02/21 19:59:34    763s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2108.2M, EPOCH TIME: 1677038374.579714
[02/21 19:59:34    763s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2108.2M, EPOCH TIME: 1677038374.580020
[02/21 19:59:34    763s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2108.2M, EPOCH TIME: 1677038374.583156
[02/21 19:59:34    763s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:34    763s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:34    763s] 
[02/21 19:59:34    763s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 19:59:34    763s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.006, MEM:2108.2M, EPOCH TIME: 1677038374.588751
[02/21 19:59:34    763s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2108.2M, EPOCH TIME: 1677038374.588925
[02/21 19:59:34    763s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2108.2M, EPOCH TIME: 1677038374.589088
[02/21 19:59:34    763s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2108.2M, EPOCH TIME: 1677038374.589693
[02/21 19:59:34    763s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2108.2M, EPOCH TIME: 1677038374.589928
[02/21 19:59:34    763s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.010, MEM:2108.2M, EPOCH TIME: 1677038374.590220
[02/21 19:59:34    763s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.011, MEM:2108.2M, EPOCH TIME: 1677038374.590368
[02/21 19:59:34    763s] TDRefine: refinePlace mode is spiral
[02/21 19:59:34    763s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.11434.11
[02/21 19:59:34    763s] OPERPROF: Starting RefinePlace at level 1, MEM:2108.2M, EPOCH TIME: 1677038374.590566
[02/21 19:59:34    763s] *** Starting refinePlace (0:12:44 mem=2108.2M) ***
[02/21 19:59:34    763s] Total net bbox length = 2.669e+04 (1.298e+04 1.371e+04) (ext = 7.279e+03)
[02/21 19:59:34    763s] 
[02/21 19:59:34    763s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 19:59:34    763s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/21 19:59:34    763s] (I)      Default pattern map key = VQS64_4_default.
[02/21 19:59:34    763s] (I)      Default pattern map key = VQS64_4_default.
[02/21 19:59:34    763s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2108.2M, EPOCH TIME: 1677038374.597376
[02/21 19:59:34    763s] Starting refinePlace ...
[02/21 19:59:34    763s] (I)      Default pattern map key = VQS64_4_default.
[02/21 19:59:34    763s] One DDP V2 for no tweak run.
[02/21 19:59:34    763s] 
[02/21 19:59:34    763s] Running Spiral with 1 thread in Normal Mode  fetchWidth=9 
[02/21 19:59:34    763s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[02/21 19:59:34    763s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[02/21 19:59:34    763s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/21 19:59:34    763s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2108.2MB) @(0:12:44 - 0:12:44).
[02/21 19:59:34    763s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/21 19:59:34    763s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2108.2MB
[02/21 19:59:34    763s] Statistics of distance of Instance movement in refine placement:
[02/21 19:59:34    763s]   maximum (X+Y) =         0.00 um
[02/21 19:59:34    763s]   mean    (X+Y) =         0.00 um
[02/21 19:59:34    763s] Summary Report:
[02/21 19:59:34    763s] Instances move: 0 (out of 2646 movable)
[02/21 19:59:34    763s] Instances flipped: 0
[02/21 19:59:34    763s] Mean displacement: 0.00 um
[02/21 19:59:34    763s] Max displacement: 0.00 um 
[02/21 19:59:34    763s] Total instances moved : 0
[02/21 19:59:34    763s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.080, REAL:0.085, MEM:2108.2M, EPOCH TIME: 1677038374.681917
[02/21 19:59:34    763s] Total net bbox length = 2.669e+04 (1.298e+04 1.371e+04) (ext = 7.279e+03)
[02/21 19:59:34    763s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2108.2MB
[02/21 19:59:34    763s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2108.2MB) @(0:12:44 - 0:12:44).
[02/21 19:59:34    763s] *** Finished refinePlace (0:12:44 mem=2108.2M) ***
[02/21 19:59:34    763s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.11434.11
[02/21 19:59:34    763s] OPERPROF: Finished RefinePlace at level 1, CPU:0.090, REAL:0.093, MEM:2108.2M, EPOCH TIME: 1677038374.683883
[02/21 19:59:34    763s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2108.2M, EPOCH TIME: 1677038374.707148
[02/21 19:59:34    763s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2663).
[02/21 19:59:34    763s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:34    763s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:34    763s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:34    763s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.009, MEM:2108.2M, EPOCH TIME: 1677038374.715900
[02/21 19:59:34    763s] *** maximum move = 0.00 um ***
[02/21 19:59:34    763s] *** Finished re-routing un-routed nets (2108.2M) ***
[02/21 19:59:34    763s] OPERPROF: Starting DPlace-Init at level 1, MEM:2108.2M, EPOCH TIME: 1677038374.718956
[02/21 19:59:34    763s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2108.2M, EPOCH TIME: 1677038374.722257
[02/21 19:59:34    763s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:34    763s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:34    763s] 
[02/21 19:59:34    763s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 19:59:34    763s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:2108.2M, EPOCH TIME: 1677038374.727893
[02/21 19:59:34    763s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2108.2M, EPOCH TIME: 1677038374.728067
[02/21 19:59:34    763s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2108.2M, EPOCH TIME: 1677038374.728228
[02/21 19:59:34    763s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2108.2M, EPOCH TIME: 1677038374.728823
[02/21 19:59:34    763s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2108.2M, EPOCH TIME: 1677038374.729060
[02/21 19:59:34    763s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:2108.2M, EPOCH TIME: 1677038374.729352
[02/21 19:59:34    763s] 
[02/21 19:59:34    763s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=2108.2M) ***
[02/21 19:59:34    763s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.11434.14
[02/21 19:59:34    763s] *** AreaOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:12:43.8/1:33:02.4 (0.1), mem = 2108.2M
[02/21 19:59:34    763s] 
[02/21 19:59:34    763s] =============================================================================================
[02/21 19:59:34    763s]  Step TAT Report : AreaOpt #1 / ccopt_design #1                                 21.15-s110_1
[02/21 19:59:34    763s] =============================================================================================
[02/21 19:59:34    763s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/21 19:59:34    763s] ---------------------------------------------------------------------------------------------
[02/21 19:59:34    763s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    1.1
[02/21 19:59:34    763s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  24.3 % )     0:00:00.3 /  0:00:00.3    1.0
[02/21 19:59:34    763s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 19:59:34    763s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 19:59:34    763s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.4
[02/21 19:59:34    763s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 19:59:34    763s] [ OptimizationStep       ]      1   0:00:00.1  (   4.8 % )     0:00:00.6 /  0:00:00.6    1.0
[02/21 19:59:34    763s] [ OptSingleIteration     ]      5   0:00:00.1  (   9.6 % )     0:00:00.6 /  0:00:00.6    1.0
[02/21 19:59:34    763s] [ OptGetWeight           ]    181   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    0.8
[02/21 19:59:34    763s] [ OptEval                ]    181   0:00:00.4  (  30.5 % )     0:00:00.4 /  0:00:00.4    1.1
[02/21 19:59:34    763s] [ OptCommit              ]    181   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    0.8
[02/21 19:59:34    763s] [ PostCommitDelayUpdate  ]    181   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    0.4
[02/21 19:59:34    763s] [ RefinePlace            ]      1   0:00:00.2  (  14.9 % )     0:00:00.2 /  0:00:00.2    1.0
[02/21 19:59:34    763s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 19:59:34    763s] [ MISC                   ]          0:00:00.1  (   6.2 % )     0:00:00.1 /  0:00:00.1    1.1
[02/21 19:59:34    763s] ---------------------------------------------------------------------------------------------
[02/21 19:59:34    763s]  AreaOpt #1 TOTAL                   0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.2    1.0
[02/21 19:59:34    763s] ---------------------------------------------------------------------------------------------
[02/21 19:59:34    763s] 
[02/21 19:59:34    763s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2089.1M, EPOCH TIME: 1677038374.750118
[02/21 19:59:34    763s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[02/21 19:59:34    763s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:34    763s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:34    763s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:34    763s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.009, MEM:2051.1M, EPOCH TIME: 1677038374.758902
[02/21 19:59:34    763s] TotalInstCnt at PhyDesignMc Destruction: 2663
[02/21 19:59:34    763s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2051.09M, totSessionCpu=0:12:44).
[02/21 19:59:34    763s] postCtsLateCongRepair #1 0
[02/21 19:59:34    763s] postCtsLateCongRepair #1 0
[02/21 19:59:34    763s] postCtsLateCongRepair #1 0
[02/21 19:59:34    763s] postCtsLateCongRepair #1 0
[02/21 19:59:34    763s] Starting local wire reclaim
[02/21 19:59:34    763s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2051.1M, EPOCH TIME: 1677038374.805308
[02/21 19:59:34    763s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2051.1M, EPOCH TIME: 1677038374.805521
[02/21 19:59:34    763s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2051.1M, EPOCH TIME: 1677038374.805857
[02/21 19:59:34    763s] Processing tracks to init pin-track alignment.
[02/21 19:59:34    763s] z: 2, totalTracks: 1
[02/21 19:59:34    763s] z: 4, totalTracks: 1
[02/21 19:59:34    763s] z: 6, totalTracks: 1
[02/21 19:59:34    763s] z: 8, totalTracks: 1
[02/21 19:59:34    763s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[02/21 19:59:34    763s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2051.1M, EPOCH TIME: 1677038374.809371
[02/21 19:59:34    763s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:34    763s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:34    763s] 
[02/21 19:59:34    763s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 19:59:34    763s] 
[02/21 19:59:34    763s]  Skipping Bad Lib Cell Checking (CMU) !
[02/21 19:59:34    763s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.006, MEM:2051.1M, EPOCH TIME: 1677038374.814922
[02/21 19:59:34    763s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2051.1M, EPOCH TIME: 1677038374.815093
[02/21 19:59:34    763s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2051.1M, EPOCH TIME: 1677038374.815254
[02/21 19:59:34    763s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2051.1MB).
[02/21 19:59:34    763s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.010, MEM:2051.1M, EPOCH TIME: 1677038374.816017
[02/21 19:59:34    763s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.010, REAL:0.011, MEM:2051.1M, EPOCH TIME: 1677038374.816168
[02/21 19:59:34    763s] TDRefine: refinePlace mode is spiral
[02/21 19:59:34    763s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.11434.12
[02/21 19:59:34    763s] OPERPROF:   Starting RefinePlace at level 2, MEM:2051.1M, EPOCH TIME: 1677038374.816345
[02/21 19:59:34    763s] *** Starting refinePlace (0:12:44 mem=2051.1M) ***
[02/21 19:59:34    763s] Total net bbox length = 2.669e+04 (1.298e+04 1.371e+04) (ext = 7.279e+03)
[02/21 19:59:34    763s] 
[02/21 19:59:34    763s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 19:59:34    763s] (I)      Default pattern map key = VQS64_4_default.
[02/21 19:59:34    763s] (I)      Default pattern map key = VQS64_4_default.
[02/21 19:59:34    763s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2051.1M, EPOCH TIME: 1677038374.823428
[02/21 19:59:34    763s] Starting refinePlace ...
[02/21 19:59:34    763s] (I)      Default pattern map key = VQS64_4_default.
[02/21 19:59:34    763s] One DDP V2 for no tweak run.
[02/21 19:59:34    763s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:2051.1M, EPOCH TIME: 1677038374.825630
[02/21 19:59:34    763s] OPERPROF:         Starting spMPad at level 5, MEM:2052.1M, EPOCH TIME: 1677038374.862907
[02/21 19:59:34    763s] OPERPROF:           Starting spContextMPad at level 6, MEM:2052.1M, EPOCH TIME: 1677038374.863286
[02/21 19:59:34    763s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.000, MEM:2052.1M, EPOCH TIME: 1677038374.863443
[02/21 19:59:34    763s] MP Top (2646): mp=1.050. U=0.610.
[02/21 19:59:34    763s] OPERPROF:         Finished spMPad at level 5, CPU:0.010, REAL:0.002, MEM:2052.1M, EPOCH TIME: 1677038374.864736
[02/21 19:59:34    763s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:2052.1M, EPOCH TIME: 1677038374.865481
[02/21 19:59:34    763s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:2052.1M, EPOCH TIME: 1677038374.865644
[02/21 19:59:34    763s] OPERPROF:             Starting InitSKP at level 7, MEM:2052.1M, EPOCH TIME: 1677038374.866067
[02/21 19:59:34    763s] no activity file in design. spp won't run.
[02/21 19:59:34    763s] no activity file in design. spp won't run.
[02/21 19:59:35    764s] *** Finished SKP initialization (cpu=0:00:00.2, real=0:00:01.0)***
[02/21 19:59:35    764s] OPERPROF:             Finished InitSKP at level 7, CPU:0.180, REAL:0.186, MEM:2054.3M, EPOCH TIME: 1677038375.051724
[02/21 19:59:35    764s] Timing cost in AAE based: 2130696.5344658149406314
[02/21 19:59:35    764s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:0.220, REAL:0.223, MEM:2056.3M, EPOCH TIME: 1677038375.088240
[02/21 19:59:35    764s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:0.220, REAL:0.223, MEM:2056.3M, EPOCH TIME: 1677038375.088750
[02/21 19:59:35    764s] SKP cleared!
[02/21 19:59:35    764s] AAE Timing clean up.
[02/21 19:59:35    764s] Tweakage: fix icg 1, fix clk 0.
[02/21 19:59:35    764s] Tweakage: density cost 1, scale 0.4.
[02/21 19:59:35    764s] Tweakage: activity cost 0, scale 1.0.
[02/21 19:59:35    764s] Tweakage: timing cost on, scale 1.0.
[02/21 19:59:35    764s] OPERPROF:         Starting CoreOperation at level 5, MEM:2056.3M, EPOCH TIME: 1677038375.090117
[02/21 19:59:35    764s] OPERPROF:           Starting spsTweakCongEngine::runCongAwareTweak at level 6, MEM:2056.3M, EPOCH TIME: 1677038375.092257
[02/21 19:59:35    764s] Tweakage swap 0 pairs.
[02/21 19:59:35    764s] Tweakage swap 0 pairs.
[02/21 19:59:35    764s] Tweakage swap 0 pairs.
[02/21 19:59:35    764s] Tweakage swap 316 pairs.
[02/21 19:59:35    764s] Tweakage swap 0 pairs.
[02/21 19:59:35    764s] Tweakage swap 0 pairs.
[02/21 19:59:35    764s] Tweakage swap 0 pairs.
[02/21 19:59:35    764s] Tweakage swap 81 pairs.
[02/21 19:59:35    764s] Tweakage swap 0 pairs.
[02/21 19:59:35    764s] Tweakage swap 0 pairs.
[02/21 19:59:35    764s] Tweakage swap 0 pairs.
[02/21 19:59:35    764s] Tweakage swap 24 pairs.
[02/21 19:59:35    764s] Tweakage swap 0 pairs.
[02/21 19:59:35    764s] Tweakage swap 0 pairs.
[02/21 19:59:35    764s] Tweakage swap 0 pairs.
[02/21 19:59:35    764s] Tweakage swap 53 pairs.
[02/21 19:59:35    764s] Tweakage swap 0 pairs.
[02/21 19:59:35    764s] Tweakage swap 0 pairs.
[02/21 19:59:35    764s] Tweakage swap 0 pairs.
[02/21 19:59:35    764s] Tweakage swap 0 pairs.
[02/21 19:59:35    764s] Tweakage move 0 insts.
[02/21 19:59:35    764s] Tweakage move 0 insts.
[02/21 19:59:35    764s] Tweakage move 0 insts.
[02/21 19:59:35    764s] Tweakage move 105 insts.
[02/21 19:59:35    764s] OPERPROF:           Finished spsTweakCongEngine::runCongAwareTweak at level 6, CPU:0.660, REAL:0.659, MEM:2056.3M, EPOCH TIME: 1677038375.751267
[02/21 19:59:35    764s] OPERPROF:         Finished CoreOperation at level 5, CPU:0.660, REAL:0.662, MEM:2056.3M, EPOCH TIME: 1677038375.751683
[02/21 19:59:35    764s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.890, REAL:0.927, MEM:2056.3M, EPOCH TIME: 1677038375.752387
[02/21 19:59:35    764s] Move report: Congestion aware Tweak moves 664 insts, mean move: 1.78 um, max move: 14.29 um 
[02/21 19:59:35    764s] 	Max move on inst (FE_RC_632_0): (72.87, 37.24) --> (78.76, 45.64)
[02/21 19:59:35    764s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.9, real=0:00:01.0, mem=2056.3mb) @(0:12:44 - 0:12:45).
[02/21 19:59:35    764s] 
[02/21 19:59:35    764s] Running Spiral with 1 thread in Normal Mode  fetchWidth=9 
[02/21 19:59:35    764s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[02/21 19:59:35    764s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[02/21 19:59:35    764s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/21 19:59:35    764s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2056.3MB) @(0:12:45 - 0:12:45).
[02/21 19:59:35    764s] Move report: Detail placement moves 664 insts, mean move: 1.78 um, max move: 14.29 um 
[02/21 19:59:35    764s] 	Max move on inst (FE_RC_632_0): (72.87, 37.24) --> (78.76, 45.64)
[02/21 19:59:35    764s] 	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2056.3MB
[02/21 19:59:35    764s] Statistics of distance of Instance movement in refine placement:
[02/21 19:59:35    764s]   maximum (X+Y) =        14.29 um
[02/21 19:59:35    764s]   inst (FE_RC_632_0) with max move: (72.87, 37.24) -> (78.76, 45.64)
[02/21 19:59:35    764s]   mean    (X+Y) =         1.78 um
[02/21 19:59:35    764s] Summary Report:
[02/21 19:59:35    764s] Instances move: 664 (out of 2646 movable)
[02/21 19:59:35    764s] Instances flipped: 0
[02/21 19:59:35    764s] Mean displacement: 1.78 um
[02/21 19:59:35    764s] Max displacement: 14.29 um (Instance: FE_RC_632_0) (72.87, 37.24) -> (78.76, 45.64)
[02/21 19:59:35    764s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NAND2_X1
[02/21 19:59:35    764s] Total instances moved : 664
[02/21 19:59:35    764s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.980, REAL:1.011, MEM:2056.3M, EPOCH TIME: 1677038375.834043
[02/21 19:59:35    764s] Total net bbox length = 2.621e+04 (1.256e+04 1.365e+04) (ext = 7.293e+03)
[02/21 19:59:35    764s] Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2056.3MB
[02/21 19:59:35    764s] [CPU] RefinePlace/total (cpu=0:00:01.0, real=0:00:01.0, mem=2056.3MB) @(0:12:44 - 0:12:45).
[02/21 19:59:35    764s] *** Finished refinePlace (0:12:45 mem=2056.3M) ***
[02/21 19:59:35    764s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.11434.12
[02/21 19:59:35    764s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.990, REAL:1.020, MEM:2056.3M, EPOCH TIME: 1677038375.835981
[02/21 19:59:35    764s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2056.3M, EPOCH TIME: 1677038375.836149
[02/21 19:59:35    764s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2663).
[02/21 19:59:35    764s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:35    764s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:35    764s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:35    764s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.010, REAL:0.011, MEM:2056.3M, EPOCH TIME: 1677038375.846790
[02/21 19:59:35    764s] OPERPROF: Finished RefinePlace2 at level 1, CPU:1.010, REAL:1.042, MEM:2056.3M, EPOCH TIME: 1677038375.846967
[02/21 19:59:35    765s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/21 19:59:35    765s] #################################################################################
[02/21 19:59:35    765s] # Design Stage: PreRoute
[02/21 19:59:35    765s] # Design Name: VQS64_4
[02/21 19:59:35    765s] # Design Mode: 90nm
[02/21 19:59:35    765s] # Analysis Mode: MMMC Non-OCV 
[02/21 19:59:35    765s] # Parasitics Mode: No SPEF/RCDB 
[02/21 19:59:35    765s] # Signoff Settings: SI Off 
[02/21 19:59:35    765s] #################################################################################
[02/21 19:59:36    765s] Calculate delays in Single mode...
[02/21 19:59:36    765s] Topological Sorting (REAL = 0:00:00.0, MEM = 2044.8M, InitMEM = 2044.8M)
[02/21 19:59:36    765s] Start delay calculation (fullDC) (1 T). (MEM=2044.76)
[02/21 19:59:36    765s] End AAE Lib Interpolated Model. (MEM=2056.27 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/21 19:59:36    765s] Total number of fetched objects 3688
[02/21 19:59:36    766s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/21 19:59:36    766s] End delay calculation. (MEM=2072.7 CPU=0:00:00.7 REAL=0:00:00.0)
[02/21 19:59:36    766s] End delay calculation (fullDC). (MEM=2072.7 CPU=0:00:00.8 REAL=0:00:00.0)
[02/21 19:59:36    766s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 2072.7M) ***
[02/21 19:59:37    766s] eGR doReRoute: optGuide
[02/21 19:59:37    766s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2072.7M, EPOCH TIME: 1677038377.183877
[02/21 19:59:37    766s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:37    766s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:37    766s] All LLGs are deleted
[02/21 19:59:37    766s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:37    766s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:37    766s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2072.7M, EPOCH TIME: 1677038377.184121
[02/21 19:59:37    766s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2072.7M, EPOCH TIME: 1677038377.184291
[02/21 19:59:37    766s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.002, MEM:2024.7M, EPOCH TIME: 1677038377.185741
[02/21 19:59:37    766s] {MMLU 0 18 3299}
[02/21 19:59:37    766s] ### Creating LA Mngr. totSessionCpu=0:12:46 mem=2024.7M
[02/21 19:59:37    766s] ### Creating LA Mngr, finished. totSessionCpu=0:12:46 mem=2024.7M
[02/21 19:59:37    766s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2024.70 MB )
[02/21 19:59:37    766s] (I)      ==================== Layers =====================
[02/21 19:59:37    766s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 19:59:37    766s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[02/21 19:59:37    766s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 19:59:37    766s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[02/21 19:59:37    766s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[02/21 19:59:37    766s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[02/21 19:59:37    766s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[02/21 19:59:37    766s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[02/21 19:59:37    766s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[02/21 19:59:37    766s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[02/21 19:59:37    766s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[02/21 19:59:37    766s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[02/21 19:59:37    766s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[02/21 19:59:37    766s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[02/21 19:59:37    766s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[02/21 19:59:37    766s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[02/21 19:59:37    766s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[02/21 19:59:37    766s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[02/21 19:59:37    766s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[02/21 19:59:37    766s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[02/21 19:59:37    766s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[02/21 19:59:37    766s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[02/21 19:59:37    766s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 19:59:37    766s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[02/21 19:59:37    766s] (I)      |   0 |  0 |  active |   other |        |    MS |
[02/21 19:59:37    766s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[02/21 19:59:37    766s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 19:59:37    766s] (I)      Started Import and model ( Curr Mem: 2024.70 MB )
[02/21 19:59:37    766s] (I)      Default pattern map key = VQS64_4_default.
[02/21 19:59:37    766s] (I)      == Non-default Options ==
[02/21 19:59:37    766s] (I)      Maximum routing layer                              : 10
[02/21 19:59:37    766s] (I)      Number of threads                                  : 1
[02/21 19:59:37    766s] (I)      Method to set GCell size                           : row
[02/21 19:59:37    766s] (I)      Counted 351 PG shapes. We will not process PG shapes layer by layer.
[02/21 19:59:37    766s] (I)      Use row-based GCell size
[02/21 19:59:37    766s] (I)      Use row-based GCell align
[02/21 19:59:37    766s] (I)      layer 0 area = 0
[02/21 19:59:37    766s] (I)      layer 1 area = 0
[02/21 19:59:37    766s] (I)      layer 2 area = 0
[02/21 19:59:37    766s] (I)      layer 3 area = 0
[02/21 19:59:37    766s] (I)      layer 4 area = 0
[02/21 19:59:37    766s] (I)      layer 5 area = 0
[02/21 19:59:37    766s] (I)      layer 6 area = 0
[02/21 19:59:37    766s] (I)      layer 7 area = 0
[02/21 19:59:37    766s] (I)      layer 8 area = 0
[02/21 19:59:37    766s] (I)      layer 9 area = 0
[02/21 19:59:37    766s] (I)      GCell unit size   : 2800
[02/21 19:59:37    766s] (I)      GCell multiplier  : 1
[02/21 19:59:37    766s] (I)      GCell row height  : 2800
[02/21 19:59:37    766s] (I)      Actual row height : 2800
[02/21 19:59:37    766s] (I)      GCell align ref   : 10080 10080
[02/21 19:59:37    766s] [NR-eGR] Track table information for default rule: 
[02/21 19:59:37    766s] [NR-eGR] metal1 has single uniform track structure
[02/21 19:59:37    766s] [NR-eGR] metal2 has single uniform track structure
[02/21 19:59:37    766s] [NR-eGR] metal3 has single uniform track structure
[02/21 19:59:37    766s] [NR-eGR] metal4 has single uniform track structure
[02/21 19:59:37    766s] [NR-eGR] metal5 has single uniform track structure
[02/21 19:59:37    766s] [NR-eGR] metal6 has single uniform track structure
[02/21 19:59:37    766s] [NR-eGR] metal7 has single uniform track structure
[02/21 19:59:37    766s] [NR-eGR] metal8 has single uniform track structure
[02/21 19:59:37    766s] [NR-eGR] metal9 has single uniform track structure
[02/21 19:59:37    766s] [NR-eGR] metal10 has single uniform track structure
[02/21 19:59:37    766s] (I)      ============== Default via ===============
[02/21 19:59:37    766s] (I)      +---+------------------+-----------------+
[02/21 19:59:37    766s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[02/21 19:59:37    766s] (I)      +---+------------------+-----------------+
[02/21 19:59:37    766s] (I)      | 1 |    8  via1_7     |    8  via1_7    |
[02/21 19:59:37    766s] (I)      | 2 |   12  via2_5     |   12  via2_5    |
[02/21 19:59:37    766s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[02/21 19:59:37    766s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[02/21 19:59:37    766s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[02/21 19:59:37    766s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[02/21 19:59:37    766s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[02/21 19:59:37    766s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[02/21 19:59:37    766s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[02/21 19:59:37    766s] (I)      +---+------------------+-----------------+
[02/21 19:59:37    766s] [NR-eGR] Read 146 PG shapes
[02/21 19:59:37    766s] [NR-eGR] Read 0 clock shapes
[02/21 19:59:37    766s] [NR-eGR] Read 0 other shapes
[02/21 19:59:37    766s] [NR-eGR] #Routing Blockages  : 0
[02/21 19:59:37    766s] [NR-eGR] #Instance Blockages : 0
[02/21 19:59:37    766s] [NR-eGR] #PG Blockages       : 146
[02/21 19:59:37    766s] [NR-eGR] #Halo Blockages     : 0
[02/21 19:59:37    766s] [NR-eGR] #Boundary Blockages : 0
[02/21 19:59:37    766s] [NR-eGR] #Clock Blockages    : 0
[02/21 19:59:37    766s] [NR-eGR] #Other Blockages    : 0
[02/21 19:59:37    766s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/21 19:59:37    766s] [NR-eGR] Num Prerouted Nets = 18  Num Prerouted Wires = 2751
[02/21 19:59:37    766s] [NR-eGR] Read 3208 nets ( ignored 18 )
[02/21 19:59:37    766s] (I)      early_global_route_priority property id does not exist.
[02/21 19:59:37    766s] (I)      Read Num Blocks=146  Num Prerouted Wires=2751  Num CS=0
[02/21 19:59:37    766s] (I)      Layer 1 (V) : #blockages 146 : #preroutes 1640
[02/21 19:59:37    766s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 984
[02/21 19:59:37    766s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 125
[02/21 19:59:37    766s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 2
[02/21 19:59:37    766s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[02/21 19:59:37    766s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[02/21 19:59:37    766s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[02/21 19:59:37    766s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[02/21 19:59:37    766s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[02/21 19:59:37    766s] (I)      Number of ignored nets                =     18
[02/21 19:59:37    766s] (I)      Number of connected nets              =      0
[02/21 19:59:37    766s] (I)      Number of fixed nets                  =     18.  Ignored: Yes
[02/21 19:59:37    766s] (I)      Number of clock nets                  =     18.  Ignored: No
[02/21 19:59:37    766s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/21 19:59:37    766s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/21 19:59:37    766s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/21 19:59:37    766s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/21 19:59:37    766s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/21 19:59:37    766s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/21 19:59:37    766s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/21 19:59:37    766s] (I)      Ndr track 0 does not exist
[02/21 19:59:37    766s] (I)      ---------------------Grid Graph Info--------------------
[02/21 19:59:37    766s] (I)      Routing area        : (0, 0) - (214200, 204960)
[02/21 19:59:37    766s] (I)      Core area           : (10080, 10080) - (204120, 194880)
[02/21 19:59:37    766s] (I)      Site width          :   380  (dbu)
[02/21 19:59:37    766s] (I)      Row height          :  2800  (dbu)
[02/21 19:59:37    766s] (I)      GCell row height    :  2800  (dbu)
[02/21 19:59:37    766s] (I)      GCell width         :  2800  (dbu)
[02/21 19:59:37    766s] (I)      GCell height        :  2800  (dbu)
[02/21 19:59:37    766s] (I)      Grid                :    76    73    10
[02/21 19:59:37    766s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[02/21 19:59:37    766s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[02/21 19:59:37    766s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[02/21 19:59:37    766s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[02/21 19:59:37    766s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[02/21 19:59:37    766s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[02/21 19:59:37    766s] (I)      Default pitch size  :   270   280   280   560   560   560  1680  1680  3200  3360
[02/21 19:59:37    766s] (I)      First track coord   :   140   190   140   750   700   750  1820  1870  3820  3550
[02/21 19:59:37    766s] (I)      Num tracks per GCell: 10.37 10.00 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[02/21 19:59:37    766s] (I)      Total num of tracks :   732   765   732   381   365   381   121   127    63    63
[02/21 19:59:37    766s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[02/21 19:59:37    766s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[02/21 19:59:37    766s] (I)      --------------------------------------------------------
[02/21 19:59:37    766s] 
[02/21 19:59:37    766s] [NR-eGR] ============ Routing rule table ============
[02/21 19:59:37    766s] [NR-eGR] Rule id: 1  Nets: 3190
[02/21 19:59:37    766s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[02/21 19:59:37    766s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[02/21 19:59:37    766s] (I)                    Pitch  280  280  560  560  560  1680  1680  3200  3360 
[02/21 19:59:37    766s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[02/21 19:59:37    766s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[02/21 19:59:37    766s] [NR-eGR] ========================================
[02/21 19:59:37    766s] [NR-eGR] 
[02/21 19:59:37    766s] (I)      =============== Blocked Tracks ===============
[02/21 19:59:37    766s] (I)      +-------+---------+----------+---------------+
[02/21 19:59:37    766s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/21 19:59:37    766s] (I)      +-------+---------+----------+---------------+
[02/21 19:59:37    766s] (I)      |     1 |       0 |        0 |         0.00% |
[02/21 19:59:37    766s] (I)      |     2 |   55845 |     3194 |         5.72% |
[02/21 19:59:37    766s] (I)      |     3 |   55632 |        0 |         0.00% |
[02/21 19:59:37    766s] (I)      |     4 |   27813 |        0 |         0.00% |
[02/21 19:59:37    766s] (I)      |     5 |   27740 |        0 |         0.00% |
[02/21 19:59:37    766s] (I)      |     6 |   27813 |        0 |         0.00% |
[02/21 19:59:37    766s] (I)      |     7 |    9196 |        0 |         0.00% |
[02/21 19:59:37    766s] (I)      |     8 |    9271 |        0 |         0.00% |
[02/21 19:59:37    766s] (I)      |     9 |    4788 |        0 |         0.00% |
[02/21 19:59:37    766s] (I)      |    10 |    4599 |        0 |         0.00% |
[02/21 19:59:37    766s] (I)      +-------+---------+----------+---------------+
[02/21 19:59:37    766s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2024.70 MB )
[02/21 19:59:37    766s] (I)      Reset routing kernel
[02/21 19:59:37    766s] (I)      Started Global Routing ( Curr Mem: 2024.70 MB )
[02/21 19:59:37    766s] (I)      totalPins=9414  totalGlobalPin=8768 (93.14%)
[02/21 19:59:37    766s] (I)      total 2D Cap : 111220 = (41724 H, 69496 V)
[02/21 19:59:37    766s] [NR-eGR] Layer group 1: route 5 net(s) in layer range [4, 10]
[02/21 19:59:37    766s] (I)      
[02/21 19:59:37    766s] (I)      ============  Phase 1a Route ============
[02/21 19:59:37    766s] (I)      Usage: 738 = (386 H, 352 V) = (0.93% H, 0.51% V) = (5.404e+02um H, 4.928e+02um V)
[02/21 19:59:37    766s] (I)      
[02/21 19:59:37    766s] (I)      ============  Phase 1b Route ============
[02/21 19:59:37    766s] (I)      Usage: 738 = (386 H, 352 V) = (0.93% H, 0.51% V) = (5.404e+02um H, 4.928e+02um V)
[02/21 19:59:37    766s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.033200e+03um
[02/21 19:59:37    766s] (I)      
[02/21 19:59:37    766s] (I)      ============  Phase 1c Route ============
[02/21 19:59:37    766s] (I)      Usage: 738 = (386 H, 352 V) = (0.93% H, 0.51% V) = (5.404e+02um H, 4.928e+02um V)
[02/21 19:59:37    766s] (I)      
[02/21 19:59:37    766s] (I)      ============  Phase 1d Route ============
[02/21 19:59:37    766s] (I)      Usage: 738 = (386 H, 352 V) = (0.93% H, 0.51% V) = (5.404e+02um H, 4.928e+02um V)
[02/21 19:59:37    766s] (I)      
[02/21 19:59:37    766s] (I)      ============  Phase 1e Route ============
[02/21 19:59:37    766s] (I)      Usage: 738 = (386 H, 352 V) = (0.93% H, 0.51% V) = (5.404e+02um H, 4.928e+02um V)
[02/21 19:59:37    766s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.033200e+03um
[02/21 19:59:37    766s] (I)      
[02/21 19:59:37    766s] (I)      ============  Phase 1l Route ============
[02/21 19:59:37    766s] (I)      total 2D Cap : 219503 = (97356 H, 122147 V)
[02/21 19:59:37    766s] [NR-eGR] Layer group 2: route 3185 net(s) in layer range [2, 10]
[02/21 19:59:37    766s] (I)      
[02/21 19:59:37    766s] (I)      ============  Phase 1a Route ============
[02/21 19:59:37    766s] (I)      Usage: 18775 = (9052 H, 9723 V) = (9.30% H, 7.96% V) = (1.267e+04um H, 1.361e+04um V)
[02/21 19:59:37    766s] (I)      
[02/21 19:59:37    766s] (I)      ============  Phase 1b Route ============
[02/21 19:59:37    766s] (I)      Usage: 18775 = (9052 H, 9723 V) = (9.30% H, 7.96% V) = (1.267e+04um H, 1.361e+04um V)
[02/21 19:59:37    766s] (I)      Overflow of layer group 2: 0.02% H + 0.00% V. EstWL: 2.628500e+04um
[02/21 19:59:37    766s] (I)      Congestion metric : 0.02%H 0.00%V, 0.02%HV
[02/21 19:59:37    766s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/21 19:59:37    766s] (I)      
[02/21 19:59:37    766s] (I)      ============  Phase 1c Route ============
[02/21 19:59:37    766s] (I)      Usage: 18775 = (9052 H, 9723 V) = (9.30% H, 7.96% V) = (1.267e+04um H, 1.361e+04um V)
[02/21 19:59:37    766s] (I)      
[02/21 19:59:37    766s] (I)      ============  Phase 1d Route ============
[02/21 19:59:37    766s] (I)      Usage: 18775 = (9052 H, 9723 V) = (9.30% H, 7.96% V) = (1.267e+04um H, 1.361e+04um V)
[02/21 19:59:37    766s] (I)      
[02/21 19:59:37    766s] (I)      ============  Phase 1e Route ============
[02/21 19:59:37    766s] (I)      Usage: 18775 = (9052 H, 9723 V) = (9.30% H, 7.96% V) = (1.267e+04um H, 1.361e+04um V)
[02/21 19:59:37    766s] [NR-eGR] Early Global Route overflow of layer group 2: 0.02% H + 0.00% V. EstWL: 2.628500e+04um
[02/21 19:59:37    766s] (I)      
[02/21 19:59:37    766s] (I)      ============  Phase 1l Route ============
[02/21 19:59:37    766s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/21 19:59:37    766s] (I)      Layer  2:      51886     12384         0           0       54720    ( 0.00%) 
[02/21 19:59:37    766s] (I)      Layer  3:      54900     11379         0           0       54750    ( 0.00%) 
[02/21 19:59:37    766s] (I)      Layer  4:      27432      3679         2           0       27360    ( 0.00%) 
[02/21 19:59:37    766s] (I)      Layer  5:      27375      1025         0           0       27375    ( 0.00%) 
[02/21 19:59:37    766s] (I)      Layer  6:      27432       645         0           0       27360    ( 0.00%) 
[02/21 19:59:37    766s] (I)      Layer  7:       9075        10         0           0        9125    ( 0.00%) 
[02/21 19:59:37    766s] (I)      Layer  8:       9144        20         0           0        9120    ( 0.00%) 
[02/21 19:59:37    766s] (I)      Layer  9:       4725         0         0         656        4134    (13.70%) 
[02/21 19:59:37    766s] (I)      Layer 10:       4536         0         0         780        3780    (17.11%) 
[02/21 19:59:37    766s] (I)      Total:        216505     29142         2        1436      217724    ( 0.66%) 
[02/21 19:59:37    766s] (I)      
[02/21 19:59:37    766s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/21 19:59:37    766s] [NR-eGR]                        OverCon            
[02/21 19:59:37    766s] [NR-eGR]                         #Gcell     %Gcell
[02/21 19:59:37    766s] [NR-eGR]        Layer             (1-2)    OverCon
[02/21 19:59:37    766s] [NR-eGR] ----------------------------------------------
[02/21 19:59:37    766s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/21 19:59:37    766s] [NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[02/21 19:59:37    766s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/21 19:59:37    766s] [NR-eGR]  metal4 ( 4)         1( 0.02%)   ( 0.02%) 
[02/21 19:59:37    766s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[02/21 19:59:37    766s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[02/21 19:59:37    766s] [NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[02/21 19:59:37    766s] [NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[02/21 19:59:37    766s] [NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[02/21 19:59:37    766s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[02/21 19:59:37    766s] [NR-eGR] ----------------------------------------------
[02/21 19:59:37    766s] [NR-eGR]        Total         1( 0.00%)   ( 0.00%) 
[02/21 19:59:37    766s] [NR-eGR] 
[02/21 19:59:37    766s] (I)      Finished Global Routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2032.70 MB )
[02/21 19:59:37    766s] (I)      total 2D Cap : 219503 = (97356 H, 122147 V)
[02/21 19:59:37    766s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/21 19:59:37    766s] (I)      ============= Track Assignment ============
[02/21 19:59:37    766s] (I)      Started Track Assignment (1T) ( Curr Mem: 2032.70 MB )
[02/21 19:59:37    766s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[02/21 19:59:37    766s] (I)      Run Multi-thread track assignment
[02/21 19:59:37    766s] (I)      Finished Track Assignment (1T) ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 2032.70 MB )
[02/21 19:59:37    766s] (I)      Started Export ( Curr Mem: 2032.70 MB )
[02/21 19:59:37    766s] [NR-eGR]                  Length (um)   Vias 
[02/21 19:59:37    766s] [NR-eGR] ------------------------------------
[02/21 19:59:37    766s] [NR-eGR]  metal1   (1H)            21   9704 
[02/21 19:59:37    766s] [NR-eGR]  metal2   (2V)         12581  12844 
[02/21 19:59:37    766s] [NR-eGR]  metal3   (3H)         13110   1305 
[02/21 19:59:37    766s] [NR-eGR]  metal4   (4V)          3087    483 
[02/21 19:59:37    766s] [NR-eGR]  metal5   (5H)          1390    138 
[02/21 19:59:37    766s] [NR-eGR]  metal6   (6V)           888     36 
[02/21 19:59:37    766s] [NR-eGR]  metal7   (7H)             9     10 
[02/21 19:59:37    766s] [NR-eGR]  metal8   (8V)            25      4 
[02/21 19:59:37    766s] [NR-eGR]  metal9   (9H)             2      0 
[02/21 19:59:37    766s] [NR-eGR]  metal10  (10V)            0      0 
[02/21 19:59:37    766s] [NR-eGR] ------------------------------------
[02/21 19:59:37    766s] [NR-eGR]           Total        31113  24524 
[02/21 19:59:37    766s] [NR-eGR] --------------------------------------------------------------------------
[02/21 19:59:37    766s] [NR-eGR] Total half perimeter of net bounding box: 26207um
[02/21 19:59:37    766s] [NR-eGR] Total length: 31113um, number of vias: 24524
[02/21 19:59:37    766s] [NR-eGR] --------------------------------------------------------------------------
[02/21 19:59:37    766s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[02/21 19:59:37    766s] [NR-eGR] --------------------------------------------------------------------------
[02/21 19:59:37    766s] (I)      Finished Export ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2023.19 MB )
[02/21 19:59:37    766s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.23 sec, Real: 0.22 sec, Curr Mem: 2019.19 MB )
[02/21 19:59:37    766s] (I)      ====================================== Runtime Summary =======================================
[02/21 19:59:37    766s] (I)       Step                                         %        Start       Finish      Real       CPU 
[02/21 19:59:37    766s] (I)      ----------------------------------------------------------------------------------------------
[02/21 19:59:37    766s] (I)       Early Global Route kernel              100.00%  2052.53 sec  2052.75 sec  0.22 sec  0.23 sec 
[02/21 19:59:37    766s] (I)       +-Import and model                      17.76%  2052.53 sec  2052.57 sec  0.04 sec  0.04 sec 
[02/21 19:59:37    766s] (I)       | +-Create place DB                      5.03%  2052.53 sec  2052.54 sec  0.01 sec  0.01 sec 
[02/21 19:59:37    766s] (I)       | | +-Import place data                  4.85%  2052.53 sec  2052.54 sec  0.01 sec  0.01 sec 
[02/21 19:59:37    766s] (I)       | | | +-Read instances and placement     1.53%  2052.53 sec  2052.54 sec  0.00 sec  0.00 sec 
[02/21 19:59:37    766s] (I)       | | | +-Read nets                        2.96%  2052.54 sec  2052.54 sec  0.01 sec  0.01 sec 
[02/21 19:59:37    766s] (I)       | +-Create route DB                      8.98%  2052.54 sec  2052.56 sec  0.02 sec  0.02 sec 
[02/21 19:59:37    766s] (I)       | | +-Import route data (1T)             8.66%  2052.54 sec  2052.56 sec  0.02 sec  0.02 sec 
[02/21 19:59:37    766s] (I)       | | | +-Read blockages ( Layer 2-10 )    1.74%  2052.55 sec  2052.55 sec  0.00 sec  0.01 sec 
[02/21 19:59:37    766s] (I)       | | | | +-Read routing blockages         0.00%  2052.55 sec  2052.55 sec  0.00 sec  0.00 sec 
[02/21 19:59:37    766s] (I)       | | | | +-Read instance blockages        0.31%  2052.55 sec  2052.55 sec  0.00 sec  0.01 sec 
[02/21 19:59:37    766s] (I)       | | | | +-Read PG blockages              0.04%  2052.55 sec  2052.55 sec  0.00 sec  0.00 sec 
[02/21 19:59:37    766s] (I)       | | | | +-Read clock blockages           0.02%  2052.55 sec  2052.55 sec  0.00 sec  0.00 sec 
[02/21 19:59:37    766s] (I)       | | | | +-Read other blockages           0.02%  2052.55 sec  2052.55 sec  0.00 sec  0.00 sec 
[02/21 19:59:37    766s] (I)       | | | | +-Read halo blockages            0.02%  2052.55 sec  2052.55 sec  0.00 sec  0.00 sec 
[02/21 19:59:37    766s] (I)       | | | | +-Read boundary cut boxes        0.00%  2052.55 sec  2052.55 sec  0.00 sec  0.00 sec 
[02/21 19:59:37    766s] (I)       | | | +-Read blackboxes                  0.02%  2052.55 sec  2052.55 sec  0.00 sec  0.00 sec 
[02/21 19:59:37    766s] (I)       | | | +-Read prerouted                   0.93%  2052.55 sec  2052.56 sec  0.00 sec  0.00 sec 
[02/21 19:59:37    766s] (I)       | | | +-Read unlegalized nets            0.13%  2052.56 sec  2052.56 sec  0.00 sec  0.00 sec 
[02/21 19:59:37    766s] (I)       | | | +-Read nets                        0.67%  2052.56 sec  2052.56 sec  0.00 sec  0.00 sec 
[02/21 19:59:37    766s] (I)       | | | +-Set up via pillars               0.01%  2052.56 sec  2052.56 sec  0.00 sec  0.00 sec 
[02/21 19:59:37    766s] (I)       | | | +-Initialize 3D grid graph         0.03%  2052.56 sec  2052.56 sec  0.00 sec  0.00 sec 
[02/21 19:59:37    766s] (I)       | | | +-Model blockage capacity          1.83%  2052.56 sec  2052.56 sec  0.00 sec  0.00 sec 
[02/21 19:59:37    766s] (I)       | | | | +-Initialize 3D capacity         1.49%  2052.56 sec  2052.56 sec  0.00 sec  0.00 sec 
[02/21 19:59:37    766s] (I)       | +-Read aux data                        0.00%  2052.56 sec  2052.56 sec  0.00 sec  0.00 sec 
[02/21 19:59:37    766s] (I)       | +-Others data preparation              0.18%  2052.57 sec  2052.57 sec  0.00 sec  0.00 sec 
[02/21 19:59:37    766s] (I)       | +-Create route kernel                  2.47%  2052.57 sec  2052.57 sec  0.01 sec  0.01 sec 
[02/21 19:59:37    766s] (I)       +-Global Routing                        24.03%  2052.57 sec  2052.63 sec  0.05 sec  0.05 sec 
[02/21 19:59:37    766s] (I)       | +-Initialization                       0.36%  2052.57 sec  2052.57 sec  0.00 sec  0.00 sec 
[02/21 19:59:37    766s] (I)       | +-Net group 1                          3.69%  2052.57 sec  2052.58 sec  0.01 sec  0.01 sec 
[02/21 19:59:37    766s] (I)       | | +-Generate topology                  0.10%  2052.57 sec  2052.58 sec  0.00 sec  0.00 sec 
[02/21 19:59:37    766s] (I)       | | +-Phase 1a                           0.56%  2052.58 sec  2052.58 sec  0.00 sec  0.00 sec 
[02/21 19:59:37    766s] (I)       | | | +-Pattern routing (1T)             0.36%  2052.58 sec  2052.58 sec  0.00 sec  0.00 sec 
[02/21 19:59:37    766s] (I)       | | +-Phase 1b                           0.04%  2052.58 sec  2052.58 sec  0.00 sec  0.00 sec 
[02/21 19:59:37    766s] (I)       | | +-Phase 1c                           0.02%  2052.58 sec  2052.58 sec  0.00 sec  0.00 sec 
[02/21 19:59:37    766s] (I)       | | +-Phase 1d                           0.02%  2052.58 sec  2052.58 sec  0.00 sec  0.00 sec 
[02/21 19:59:37    766s] (I)       | | +-Phase 1e                           0.24%  2052.58 sec  2052.58 sec  0.00 sec  0.01 sec 
[02/21 19:59:37    766s] (I)       | | | +-Route legalization               0.00%  2052.58 sec  2052.58 sec  0.00 sec  0.00 sec 
[02/21 19:59:37    766s] (I)       | | +-Phase 1l                           1.00%  2052.58 sec  2052.58 sec  0.00 sec  0.00 sec 
[02/21 19:59:37    766s] (I)       | | | +-Layer assignment (1T)            0.80%  2052.58 sec  2052.58 sec  0.00 sec  0.00 sec 
[02/21 19:59:37    766s] (I)       | +-Net group 2                         17.81%  2052.58 sec  2052.62 sec  0.04 sec  0.04 sec 
[02/21 19:59:37    766s] (I)       | | +-Generate topology                  0.98%  2052.58 sec  2052.59 sec  0.00 sec  0.00 sec 
[02/21 19:59:37    766s] (I)       | | +-Phase 1a                           3.11%  2052.59 sec  2052.59 sec  0.01 sec  0.01 sec 
[02/21 19:59:37    766s] (I)       | | | +-Pattern routing (1T)             2.24%  2052.59 sec  2052.59 sec  0.01 sec  0.01 sec 
[02/21 19:59:37    766s] (I)       | | | +-Add via demand to 2D             0.44%  2052.59 sec  2052.59 sec  0.00 sec  0.00 sec 
[02/21 19:59:37    766s] (I)       | | +-Phase 1b                           0.07%  2052.59 sec  2052.59 sec  0.00 sec  0.00 sec 
[02/21 19:59:37    766s] (I)       | | +-Phase 1c                           0.02%  2052.60 sec  2052.60 sec  0.00 sec  0.00 sec 
[02/21 19:59:37    766s] (I)       | | +-Phase 1d                           0.02%  2052.60 sec  2052.60 sec  0.00 sec  0.00 sec 
[02/21 19:59:37    766s] (I)       | | +-Phase 1e                           0.26%  2052.60 sec  2052.60 sec  0.00 sec  0.00 sec 
[02/21 19:59:37    766s] (I)       | | | +-Route legalization               0.00%  2052.60 sec  2052.60 sec  0.00 sec  0.00 sec 
[02/21 19:59:37    766s] (I)       | | +-Phase 1l                          11.49%  2052.60 sec  2052.62 sec  0.03 sec  0.03 sec 
[02/21 19:59:37    766s] (I)       | | | +-Layer assignment (1T)           11.00%  2052.60 sec  2052.62 sec  0.02 sec  0.03 sec 
[02/21 19:59:37    766s] (I)       | +-Clean cong LA                        0.00%  2052.62 sec  2052.62 sec  0.00 sec  0.00 sec 
[02/21 19:59:37    766s] (I)       +-Export 3D cong map                     1.00%  2052.63 sec  2052.63 sec  0.00 sec  0.01 sec 
[02/21 19:59:37    766s] (I)       | +-Export 2D cong map                   0.11%  2052.63 sec  2052.63 sec  0.00 sec  0.00 sec 
[02/21 19:59:37    766s] (I)       +-Extract Global 3D Wires                0.33%  2052.63 sec  2052.64 sec  0.00 sec  0.00 sec 
[02/21 19:59:37    766s] (I)       +-Track Assignment (1T)                 15.43%  2052.64 sec  2052.67 sec  0.03 sec  0.04 sec 
[02/21 19:59:37    766s] (I)       | +-Initialization                       0.11%  2052.64 sec  2052.64 sec  0.00 sec  0.00 sec 
[02/21 19:59:37    766s] (I)       | +-Track Assignment Kernel             14.55%  2052.64 sec  2052.67 sec  0.03 sec  0.03 sec 
[02/21 19:59:37    766s] (I)       | +-Free Memory                          0.01%  2052.67 sec  2052.67 sec  0.00 sec  0.00 sec 
[02/21 19:59:37    766s] (I)       +-Export                                32.87%  2052.67 sec  2052.74 sec  0.07 sec  0.07 sec 
[02/21 19:59:37    766s] (I)       | +-Export DB wires                      7.42%  2052.67 sec  2052.69 sec  0.02 sec  0.01 sec 
[02/21 19:59:37    766s] (I)       | | +-Export all nets                    5.66%  2052.67 sec  2052.68 sec  0.01 sec  0.01 sec 
[02/21 19:59:37    766s] (I)       | | +-Set wire vias                      1.07%  2052.68 sec  2052.69 sec  0.00 sec  0.00 sec 
[02/21 19:59:37    766s] (I)       | +-Report wirelength                    3.17%  2052.69 sec  2052.70 sec  0.01 sec  0.01 sec 
[02/21 19:59:37    766s] (I)       | +-Update net boxes                     2.96%  2052.70 sec  2052.70 sec  0.01 sec  0.01 sec 
[02/21 19:59:37    766s] (I)       | +-Update timing                       18.55%  2052.70 sec  2052.74 sec  0.04 sec  0.04 sec 
[02/21 19:59:37    766s] (I)       +-Postprocess design                     1.87%  2052.74 sec  2052.75 sec  0.00 sec  0.00 sec 
[02/21 19:59:37    766s] (I)      ===================== Summary by functions =====================
[02/21 19:59:37    766s] (I)       Lv  Step                                 %      Real       CPU 
[02/21 19:59:37    766s] (I)      ----------------------------------------------------------------
[02/21 19:59:37    766s] (I)        0  Early Global Route kernel      100.00%  0.22 sec  0.23 sec 
[02/21 19:59:37    766s] (I)        1  Export                          32.87%  0.07 sec  0.07 sec 
[02/21 19:59:37    766s] (I)        1  Global Routing                  24.03%  0.05 sec  0.05 sec 
[02/21 19:59:37    766s] (I)        1  Import and model                17.76%  0.04 sec  0.04 sec 
[02/21 19:59:37    766s] (I)        1  Track Assignment (1T)           15.43%  0.03 sec  0.04 sec 
[02/21 19:59:37    766s] (I)        1  Postprocess design               1.87%  0.00 sec  0.00 sec 
[02/21 19:59:37    766s] (I)        1  Export 3D cong map               1.00%  0.00 sec  0.01 sec 
[02/21 19:59:37    766s] (I)        1  Extract Global 3D Wires          0.33%  0.00 sec  0.00 sec 
[02/21 19:59:37    766s] (I)        2  Update timing                   18.55%  0.04 sec  0.04 sec 
[02/21 19:59:37    766s] (I)        2  Net group 2                     17.81%  0.04 sec  0.04 sec 
[02/21 19:59:37    766s] (I)        2  Track Assignment Kernel         14.55%  0.03 sec  0.03 sec 
[02/21 19:59:37    766s] (I)        2  Create route DB                  8.98%  0.02 sec  0.02 sec 
[02/21 19:59:37    766s] (I)        2  Export DB wires                  7.42%  0.02 sec  0.01 sec 
[02/21 19:59:37    766s] (I)        2  Create place DB                  5.03%  0.01 sec  0.01 sec 
[02/21 19:59:37    766s] (I)        2  Net group 1                      3.69%  0.01 sec  0.01 sec 
[02/21 19:59:37    766s] (I)        2  Report wirelength                3.17%  0.01 sec  0.01 sec 
[02/21 19:59:37    766s] (I)        2  Update net boxes                 2.96%  0.01 sec  0.01 sec 
[02/21 19:59:37    766s] (I)        2  Create route kernel              2.47%  0.01 sec  0.01 sec 
[02/21 19:59:37    766s] (I)        2  Initialization                   0.47%  0.00 sec  0.00 sec 
[02/21 19:59:37    766s] (I)        2  Others data preparation          0.18%  0.00 sec  0.00 sec 
[02/21 19:59:37    766s] (I)        2  Export 2D cong map               0.11%  0.00 sec  0.00 sec 
[02/21 19:59:37    766s] (I)        2  Free Memory                      0.01%  0.00 sec  0.00 sec 
[02/21 19:59:37    766s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[02/21 19:59:37    766s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[02/21 19:59:37    766s] (I)        3  Phase 1l                        12.50%  0.03 sec  0.03 sec 
[02/21 19:59:37    766s] (I)        3  Import route data (1T)           8.66%  0.02 sec  0.02 sec 
[02/21 19:59:37    766s] (I)        3  Export all nets                  5.66%  0.01 sec  0.01 sec 
[02/21 19:59:37    766s] (I)        3  Import place data                4.85%  0.01 sec  0.01 sec 
[02/21 19:59:37    766s] (I)        3  Phase 1a                         3.68%  0.01 sec  0.01 sec 
[02/21 19:59:37    766s] (I)        3  Generate topology                1.08%  0.00 sec  0.00 sec 
[02/21 19:59:37    766s] (I)        3  Set wire vias                    1.07%  0.00 sec  0.00 sec 
[02/21 19:59:37    766s] (I)        3  Phase 1e                         0.50%  0.00 sec  0.01 sec 
[02/21 19:59:37    766s] (I)        3  Phase 1b                         0.11%  0.00 sec  0.00 sec 
[02/21 19:59:37    766s] (I)        3  Phase 1d                         0.03%  0.00 sec  0.00 sec 
[02/21 19:59:37    766s] (I)        3  Phase 1c                         0.03%  0.00 sec  0.00 sec 
[02/21 19:59:37    766s] (I)        4  Layer assignment (1T)           11.80%  0.03 sec  0.03 sec 
[02/21 19:59:37    766s] (I)        4  Read nets                        3.63%  0.01 sec  0.01 sec 
[02/21 19:59:37    766s] (I)        4  Pattern routing (1T)             2.60%  0.01 sec  0.01 sec 
[02/21 19:59:37    766s] (I)        4  Model blockage capacity          1.83%  0.00 sec  0.00 sec 
[02/21 19:59:37    766s] (I)        4  Read blockages ( Layer 2-10 )    1.74%  0.00 sec  0.01 sec 
[02/21 19:59:37    766s] (I)        4  Read instances and placement     1.53%  0.00 sec  0.00 sec 
[02/21 19:59:37    766s] (I)        4  Read prerouted                   0.93%  0.00 sec  0.00 sec 
[02/21 19:59:37    766s] (I)        4  Add via demand to 2D             0.44%  0.00 sec  0.00 sec 
[02/21 19:59:37    766s] (I)        4  Read unlegalized nets            0.13%  0.00 sec  0.00 sec 
[02/21 19:59:37    766s] (I)        4  Initialize 3D grid graph         0.03%  0.00 sec  0.00 sec 
[02/21 19:59:37    766s] (I)        4  Read blackboxes                  0.02%  0.00 sec  0.00 sec 
[02/21 19:59:37    766s] (I)        4  Set up via pillars               0.01%  0.00 sec  0.00 sec 
[02/21 19:59:37    766s] (I)        4  Route legalization               0.01%  0.00 sec  0.00 sec 
[02/21 19:59:37    766s] (I)        5  Initialize 3D capacity           1.49%  0.00 sec  0.00 sec 
[02/21 19:59:37    766s] (I)        5  Read instance blockages          0.31%  0.00 sec  0.01 sec 
[02/21 19:59:37    766s] (I)        5  Read PG blockages                0.04%  0.00 sec  0.00 sec 
[02/21 19:59:37    766s] (I)        5  Read other blockages             0.02%  0.00 sec  0.00 sec 
[02/21 19:59:37    766s] (I)        5  Read clock blockages             0.02%  0.00 sec  0.00 sec 
[02/21 19:59:37    766s] (I)        5  Read halo blockages              0.02%  0.00 sec  0.00 sec 
[02/21 19:59:37    766s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[02/21 19:59:37    766s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[02/21 19:59:37    766s] Extraction called for design 'VQS64_4' of instances=2663 and nets=3308 using extraction engine 'preRoute' .
[02/21 19:59:37    766s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/21 19:59:37    766s] Type 'man IMPEXT-3530' for more detail.
[02/21 19:59:37    766s] PreRoute RC Extraction called for design VQS64_4.
[02/21 19:59:37    766s] RC Extraction called in multi-corner(1) mode.
[02/21 19:59:37    766s] RCMode: PreRoute
[02/21 19:59:37    766s]       RC Corner Indexes            0   
[02/21 19:59:37    766s] Capacitance Scaling Factor   : 1.00000 
[02/21 19:59:37    766s] Resistance Scaling Factor    : 1.00000 
[02/21 19:59:37    766s] Clock Cap. Scaling Factor    : 1.00000 
[02/21 19:59:37    766s] Clock Res. Scaling Factor    : 1.00000 
[02/21 19:59:37    766s] Shrink Factor                : 1.00000
[02/21 19:59:37    766s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/21 19:59:37    766s] Using capacitance table file ...
[02/21 19:59:37    766s] 
[02/21 19:59:37    766s] Trim Metal Layers:
[02/21 19:59:37    766s] LayerId::1 widthSet size::4
[02/21 19:59:37    766s] LayerId::2 widthSet size::4
[02/21 19:59:37    766s] LayerId::3 widthSet size::4
[02/21 19:59:37    766s] LayerId::4 widthSet size::4
[02/21 19:59:37    766s] LayerId::5 widthSet size::4
[02/21 19:59:37    766s] LayerId::6 widthSet size::4
[02/21 19:59:37    766s] LayerId::7 widthSet size::4
[02/21 19:59:37    766s] LayerId::8 widthSet size::4
[02/21 19:59:37    766s] LayerId::9 widthSet size::4
[02/21 19:59:37    766s] LayerId::10 widthSet size::3
[02/21 19:59:37    766s] Updating RC grid for preRoute extraction ...
[02/21 19:59:37    766s] eee: pegSigSF::1.070000
[02/21 19:59:37    766s] Initializing multi-corner capacitance tables ... 
[02/21 19:59:37    766s] Initializing multi-corner resistance tables ...
[02/21 19:59:37    766s] eee: l::1 avDens::0.088347 usedTrk::565.421610 availTrk::6400.000000 sigTrk::565.421610
[02/21 19:59:37    766s] eee: l::2 avDens::0.155534 usedTrk::995.417891 availTrk::6400.000000 sigTrk::995.417891
[02/21 19:59:37    766s] eee: l::3 avDens::0.155525 usedTrk::979.807248 availTrk::6300.000000 sigTrk::979.807248
[02/21 19:59:37    766s] eee: l::4 avDens::0.078075 usedTrk::238.128322 availTrk::3050.000000 sigTrk::238.128322
[02/21 19:59:37    766s] eee: l::5 avDens::0.038288 usedTrk::105.290964 availTrk::2750.000000 sigTrk::105.290964
[02/21 19:59:37    766s] eee: l::6 avDens::0.041232 usedTrk::76.279785 availTrk::1850.000000 sigTrk::76.279785
[02/21 19:59:37    766s] eee: l::7 avDens::0.004124 usedTrk::0.756071 availTrk::183.333333 sigTrk::0.756071
[02/21 19:59:37    766s] eee: l::8 avDens::0.016712 usedTrk::2.506750 availTrk::150.000000 sigTrk::2.506750
[02/21 19:59:37    766s] eee: l::9 avDens::0.004969 usedTrk::0.173929 availTrk::35.000000 sigTrk::0.173929
[02/21 19:59:37    766s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/21 19:59:37    766s] {RT VRCCorner 0 10 10 {4 1} {7 0} {9 0} 3}
[02/21 19:59:37    766s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.959519 uaWlH=0.121321 aWlH=0.036293 lMod=0 pMax=0.822900 pMod=82 wcR=0.500500 newSi=0.002400 wHLS=1.360021 siPrev=0 viaL=0.000000
[02/21 19:59:37    766s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2019.188M)
[02/21 19:59:37    766s] Compute RC Scale Done ...
[02/21 19:59:37    766s] OPERPROF: Starting HotSpotCal at level 1, MEM:2038.3M, EPOCH TIME: 1677038377.554159
[02/21 19:59:37    766s] [hotspot] +------------+---------------+---------------+
[02/21 19:59:37    766s] [hotspot] |            |   max hotspot | total hotspot |
[02/21 19:59:37    766s] [hotspot] +------------+---------------+---------------+
[02/21 19:59:37    766s] [hotspot] | normalized |          0.00 |          0.00 |
[02/21 19:59:37    766s] [hotspot] +------------+---------------+---------------+
[02/21 19:59:37    766s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/21 19:59:37    766s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/21 19:59:37    766s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:2038.3M, EPOCH TIME: 1677038377.555221
[02/21 19:59:37    766s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[02/21 19:59:37    766s] Begin: GigaOpt Route Type Constraints Refinement
[02/21 19:59:37    766s] *** CongRefineRouteType #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:12:46.6/1:33:05.2 (0.1), mem = 2038.3M
[02/21 19:59:37    766s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.11434.15
[02/21 19:59:37    766s] ### Creating RouteCongInterface, started
[02/21 19:59:37    766s] 
[02/21 19:59:37    766s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[02/21 19:59:37    766s] 
[02/21 19:59:37    766s] #optDebug: {0, 1.000}
[02/21 19:59:37    766s] ### Creating RouteCongInterface, finished
[02/21 19:59:37    766s] Updated routing constraints on 0 nets.
[02/21 19:59:37    766s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.11434.15
[02/21 19:59:37    766s] Bottom Preferred Layer:
[02/21 19:59:37    766s] +---------------+------------+------------+----------+
[02/21 19:59:37    766s] |     Layer     |   OPT_LA   |    CLK     |   Rule   |
[02/21 19:59:37    766s] +---------------+------------+------------+----------+
[02/21 19:59:37    766s] | metal3 (z=3)  |          0 |         18 | default  |
[02/21 19:59:37    766s] | metal4 (z=4)  |          5 |          0 | default  |
[02/21 19:59:37    766s] +---------------+------------+------------+----------+
[02/21 19:59:37    766s] Via Pillar Rule:
[02/21 19:59:37    766s]     None
[02/21 19:59:37    766s] *** CongRefineRouteType #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (1.0), totSession cpu/real = 0:12:46.6/1:33:05.3 (0.1), mem = 2038.3M
[02/21 19:59:37    766s] 
[02/21 19:59:37    766s] =============================================================================================
[02/21 19:59:37    766s]  Step TAT Report : CongRefineRouteType #2 / ccopt_design #1                     21.15-s110_1
[02/21 19:59:37    766s] =============================================================================================
[02/21 19:59:37    766s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/21 19:59:37    766s] ---------------------------------------------------------------------------------------------
[02/21 19:59:37    766s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  73.2 % )     0:00:00.0 /  0:00:00.0    0.7
[02/21 19:59:37    766s] [ MISC                   ]          0:00:00.0  (  26.8 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 19:59:37    766s] ---------------------------------------------------------------------------------------------
[02/21 19:59:37    766s]  CongRefineRouteType #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    1.0
[02/21 19:59:37    766s] ---------------------------------------------------------------------------------------------
[02/21 19:59:37    766s] 
[02/21 19:59:37    766s] End: GigaOpt Route Type Constraints Refinement
[02/21 19:59:37    766s] skip EGR on cluster skew clock nets.
[02/21 19:59:37    766s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/21 19:59:37    766s] #################################################################################
[02/21 19:59:37    766s] # Design Stage: PreRoute
[02/21 19:59:37    766s] # Design Name: VQS64_4
[02/21 19:59:37    766s] # Design Mode: 90nm
[02/21 19:59:37    766s] # Analysis Mode: MMMC Non-OCV 
[02/21 19:59:37    766s] # Parasitics Mode: No SPEF/RCDB 
[02/21 19:59:37    766s] # Signoff Settings: SI Off 
[02/21 19:59:37    766s] #################################################################################
[02/21 19:59:37    766s] Calculate delays in Single mode...
[02/21 19:59:37    766s] Topological Sorting (REAL = 0:00:00.0, MEM = 2036.3M, InitMEM = 2036.3M)
[02/21 19:59:37    766s] Start delay calculation (fullDC) (1 T). (MEM=2036.27)
[02/21 19:59:37    766s] End AAE Lib Interpolated Model. (MEM=2047.78 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/21 19:59:38    767s] Total number of fetched objects 3688
[02/21 19:59:38    767s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/21 19:59:38    767s] End delay calculation. (MEM=2077.93 CPU=0:00:00.7 REAL=0:00:01.0)
[02/21 19:59:38    767s] End delay calculation (fullDC). (MEM=2077.93 CPU=0:00:00.8 REAL=0:00:01.0)
[02/21 19:59:38    767s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 2077.9M) ***
[02/21 19:59:38    767s] Begin: GigaOpt postEco DRV Optimization
[02/21 19:59:38    767s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[02/21 19:59:38    767s] *** DrvOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:12:47.9/1:33:06.5 (0.1), mem = 2077.9M
[02/21 19:59:38    767s] Info: 18 nets with fixed/cover wires excluded.
[02/21 19:59:38    767s] Info: 18 clock nets excluded from IPO operation.
[02/21 19:59:38    767s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.11434.16
[02/21 19:59:38    767s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/21 19:59:38    767s] ### Creating PhyDesignMc. totSessionCpu=0:12:48 mem=2077.9M
[02/21 19:59:38    767s] OPERPROF: Starting DPlace-Init at level 1, MEM:2077.9M, EPOCH TIME: 1677038378.830430
[02/21 19:59:38    767s] Processing tracks to init pin-track alignment.
[02/21 19:59:38    767s] z: 2, totalTracks: 1
[02/21 19:59:38    767s] z: 4, totalTracks: 1
[02/21 19:59:38    767s] z: 6, totalTracks: 1
[02/21 19:59:38    767s] z: 8, totalTracks: 1
[02/21 19:59:38    767s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[02/21 19:59:38    767s] All LLGs are deleted
[02/21 19:59:38    767s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:38    767s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:38    767s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2077.9M, EPOCH TIME: 1677038378.833376
[02/21 19:59:38    767s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2077.9M, EPOCH TIME: 1677038378.833590
[02/21 19:59:38    767s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2077.9M, EPOCH TIME: 1677038378.834599
[02/21 19:59:38    767s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:38    767s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:38    767s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2077.9M, EPOCH TIME: 1677038378.835175
[02/21 19:59:38    767s] Max number of tech site patterns supported in site array is 256.
[02/21 19:59:38    767s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/21 19:59:38    767s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2077.9M, EPOCH TIME: 1677038378.839319
[02/21 19:59:38    767s] After signature check, allow fast init is true, keep pre-filter is true.
[02/21 19:59:38    767s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/21 19:59:38    767s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:2077.9M, EPOCH TIME: 1677038378.839905
[02/21 19:59:38    767s] Fast DP-INIT is on for default
[02/21 19:59:38    767s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/21 19:59:38    767s] Atter site array init, number of instance map data is 0.
[02/21 19:59:38    767s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.006, MEM:2077.9M, EPOCH TIME: 1677038378.841136
[02/21 19:59:38    767s] 
[02/21 19:59:38    767s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 19:59:38    767s] 
[02/21 19:59:38    767s]  Skipping Bad Lib Cell Checking (CMU) !
[02/21 19:59:38    767s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:2077.9M, EPOCH TIME: 1677038378.842518
[02/21 19:59:38    767s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2077.9M, EPOCH TIME: 1677038378.842693
[02/21 19:59:38    767s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2077.9M, EPOCH TIME: 1677038378.842852
[02/21 19:59:38    767s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2077.9MB).
[02/21 19:59:38    767s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.013, MEM:2077.9M, EPOCH TIME: 1677038378.843604
[02/21 19:59:38    767s] TotalInstCnt at PhyDesignMc Initialization: 2663
[02/21 19:59:38    767s] ### Creating PhyDesignMc, finished. totSessionCpu=0:12:48 mem=2077.9M
[02/21 19:59:38    767s] ### Creating RouteCongInterface, started
[02/21 19:59:38    767s] 
[02/21 19:59:38    767s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[02/21 19:59:38    767s] 
[02/21 19:59:38    767s] #optDebug: {0, 1.000}
[02/21 19:59:38    767s] ### Creating RouteCongInterface, finished
[02/21 19:59:38    767s] {MG  {4 0 1 0.0337599}  {7 0 1.4 0.142857}  {9 0 5.7 0.571429} }
[02/21 19:59:38    767s] ### Creating LA Mngr. totSessionCpu=0:12:48 mem=2077.9M
[02/21 19:59:38    767s] ### Creating LA Mngr, finished. totSessionCpu=0:12:48 mem=2077.9M
[02/21 19:59:39    768s] [GPS-DRV] Optimizer parameters ============================= 
[02/21 19:59:39    768s] [GPS-DRV] maxDensity (design): 0.95
[02/21 19:59:39    768s] [GPS-DRV] maxLocalDensity: 0.98
[02/21 19:59:39    768s] [GPS-DRV] All active and enabled setup views
[02/21 19:59:39    768s] [GPS-DRV]     VView1
[02/21 19:59:39    768s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[02/21 19:59:39    768s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[02/21 19:59:39    768s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[02/21 19:59:39    768s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[02/21 19:59:39    768s] [GPS-DRV] timing-driven DRV settings
[02/21 19:59:39    768s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[02/21 19:59:39    768s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2112.3M, EPOCH TIME: 1677038379.017742
[02/21 19:59:39    768s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2112.3M, EPOCH TIME: 1677038379.017998
[02/21 19:59:39    768s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/21 19:59:39    768s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[02/21 19:59:39    768s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/21 19:59:39    768s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[02/21 19:59:39    768s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/21 19:59:39    768s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/21 19:59:39    768s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.00|    -0.00|       0|       0|       0| 61.05%|          |         |
[02/21 19:59:39    768s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/21 19:59:39    768s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.00|    -0.00|       0|       0|       0| 61.05%| 0:00:00.0|  2128.3M|
[02/21 19:59:39    768s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/21 19:59:39    768s] Bottom Preferred Layer:
[02/21 19:59:39    768s] +---------------+------------+------------+----------+
[02/21 19:59:39    768s] |     Layer     |   OPT_LA   |    CLK     |   Rule   |
[02/21 19:59:39    768s] +---------------+------------+------------+----------+
[02/21 19:59:39    768s] | metal3 (z=3)  |          0 |         18 | default  |
[02/21 19:59:39    768s] | metal4 (z=4)  |          5 |          0 | default  |
[02/21 19:59:39    768s] +---------------+------------+------------+----------+
[02/21 19:59:39    768s] Via Pillar Rule:
[02/21 19:59:39    768s]     None
[02/21 19:59:39    768s] 
[02/21 19:59:39    768s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2128.3M) ***
[02/21 19:59:39    768s] 
[02/21 19:59:39    768s] Total-nets :: 3208, Stn-nets :: 0, ratio :: 0 %, Total-len 31112.8, Stn-len 0
[02/21 19:59:39    768s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2109.2M, EPOCH TIME: 1677038379.137078
[02/21 19:59:39    768s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2663).
[02/21 19:59:39    768s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:39    768s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:39    768s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:39    768s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.010, MEM:2057.2M, EPOCH TIME: 1677038379.146602
[02/21 19:59:39    768s] TotalInstCnt at PhyDesignMc Destruction: 2663
[02/21 19:59:39    768s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.11434.16
[02/21 19:59:39    768s] *** DrvOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:12:48.2/1:33:06.8 (0.1), mem = 2057.2M
[02/21 19:59:39    768s] 
[02/21 19:59:39    768s] =============================================================================================
[02/21 19:59:39    768s]  Step TAT Report : DrvOpt #2 / ccopt_design #1                                  21.15-s110_1
[02/21 19:59:39    768s] =============================================================================================
[02/21 19:59:39    768s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/21 19:59:39    768s] ---------------------------------------------------------------------------------------------
[02/21 19:59:39    768s] [ SlackTraversorInit     ]      1   0:00:00.1  (  22.7 % )     0:00:00.1 /  0:00:00.1    0.9
[02/21 19:59:39    768s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 19:59:39    768s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   9.5 % )     0:00:00.0 /  0:00:00.0    1.0
[02/21 19:59:39    768s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 19:59:39    768s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   4.4 % )     0:00:00.0 /  0:00:00.0    0.7
[02/21 19:59:39    768s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 19:59:39    768s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.2
[02/21 19:59:39    768s] [ DrvFindVioNets         ]      2   0:00:00.0  (   7.7 % )     0:00:00.0 /  0:00:00.0    1.2
[02/21 19:59:39    768s] [ DrvComputeSummary      ]      2   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 19:59:39    768s] [ MISC                   ]          0:00:00.2  (  50.8 % )     0:00:00.2 /  0:00:00.2    1.0
[02/21 19:59:39    768s] ---------------------------------------------------------------------------------------------
[02/21 19:59:39    768s]  DrvOpt #2 TOTAL                    0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[02/21 19:59:39    768s] ---------------------------------------------------------------------------------------------
[02/21 19:59:39    768s] 
[02/21 19:59:39    768s] End: GigaOpt postEco DRV Optimization
[02/21 19:59:39    768s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
[02/21 19:59:39    768s] GigaOpt: Skipping nonLegal postEco optimization
[02/21 19:59:39    768s] Design TNS changes after trial route: 0.000 -> -0.001
[02/21 19:59:39    768s] Begin: GigaOpt TNS non-legal recovery
[02/21 19:59:39    768s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -newSetupRecovery -allEndPoints -maxLocalDensity 0.92 -numThreads 1 -nativePathGroupFlow  -NDROptEffortAuto  -ipoTgtSlackCoef 0 -effTgtSlackCoef 0 -tnsBumpRecoveryInTNS -integratedAreaOpt
[02/21 19:59:39    768s] Info: 18 nets with fixed/cover wires excluded.
[02/21 19:59:39    768s] Info: 18 clock nets excluded from IPO operation.
[02/21 19:59:39    768s] *** TnsOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:12:48.3/1:33:06.9 (0.1), mem = 2057.2M
[02/21 19:59:39    768s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.11434.17
[02/21 19:59:39    768s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/21 19:59:39    768s] ### Creating PhyDesignMc. totSessionCpu=0:12:48 mem=2057.2M
[02/21 19:59:39    768s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[02/21 19:59:39    768s] OPERPROF: Starting DPlace-Init at level 1, MEM:2057.2M, EPOCH TIME: 1677038379.216388
[02/21 19:59:39    768s] Processing tracks to init pin-track alignment.
[02/21 19:59:39    768s] z: 2, totalTracks: 1
[02/21 19:59:39    768s] z: 4, totalTracks: 1
[02/21 19:59:39    768s] z: 6, totalTracks: 1
[02/21 19:59:39    768s] z: 8, totalTracks: 1
[02/21 19:59:39    768s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/21 19:59:39    768s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2057.2M, EPOCH TIME: 1677038379.220148
[02/21 19:59:39    768s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:39    768s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:39    768s] 
[02/21 19:59:39    768s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 19:59:39    768s] 
[02/21 19:59:39    768s]  Skipping Bad Lib Cell Checking (CMU) !
[02/21 19:59:39    768s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:2057.2M, EPOCH TIME: 1677038379.226064
[02/21 19:59:39    768s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2057.2M, EPOCH TIME: 1677038379.226240
[02/21 19:59:39    768s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2057.2M, EPOCH TIME: 1677038379.226408
[02/21 19:59:39    768s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2057.2MB).
[02/21 19:59:39    768s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2057.2M, EPOCH TIME: 1677038379.227263
[02/21 19:59:39    768s] TotalInstCnt at PhyDesignMc Initialization: 2663
[02/21 19:59:39    768s] ### Creating PhyDesignMc, finished. totSessionCpu=0:12:48 mem=2057.2M
[02/21 19:59:39    768s] ### Creating RouteCongInterface, started
[02/21 19:59:39    768s] 
[02/21 19:59:39    768s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.8500} {8, 0.043, 0.8500} {9, 0.043, 0.8500} {10, 0.022, 0.8500} 
[02/21 19:59:39    768s] 
[02/21 19:59:39    768s] #optDebug: {0, 1.000}
[02/21 19:59:39    768s] ### Creating RouteCongInterface, finished
[02/21 19:59:39    768s] {MG  {4 0 1 0.0337599}  {7 0 1.4 0.142857}  {9 0 5.7 0.571429} }
[02/21 19:59:39    768s] ### Creating LA Mngr. totSessionCpu=0:12:48 mem=2057.2M
[02/21 19:59:39    768s] ### Creating LA Mngr, finished. totSessionCpu=0:12:48 mem=2057.2M
[02/21 19:59:39    768s] *info: 18 clock nets excluded
[02/21 19:59:39    768s] *info: 7 no-driver nets excluded.
[02/21 19:59:39    768s] *info: 18 nets with fixed/cover wires excluded.
[02/21 19:59:39    768s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.11434.3
[02/21 19:59:39    768s] PathGroup :  reg2reg  TargetSlack : 0 
[02/21 19:59:39    768s] ** GigaOpt Optimizer WNS Slack -0.001 TNS Slack -0.001 Density 61.05
[02/21 19:59:39    768s] Optimizer TNS Opt
[02/21 19:59:39    768s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.001|-0.001|
|reg2reg   |-0.000|-0.000|
|HEPG      |-0.000|-0.000|
|All Paths |-0.001|-0.001|
+----------+------+------+

[02/21 19:59:39    768s] CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -0.000ns TNS -0.000ns; HEPG WNS -0.000ns TNS -0.000ns; all paths WNS -0.001ns TNS -0.001ns; Real time 0:00:25.0
[02/21 19:59:39    768s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2114.4M, EPOCH TIME: 1677038379.420029
[02/21 19:59:39    768s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2114.4M, EPOCH TIME: 1677038379.420277
[02/21 19:59:39    768s] Active Path Group: reg2reg  
[02/21 19:59:39    768s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------+
[02/21 19:59:39    768s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|   End Point   |
[02/21 19:59:39    768s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------+
[02/21 19:59:39    768s] |  -0.000|   -0.001|  -0.000|   -0.001|   61.05%|   0:00:00.0| 2114.4M|    VView1|  reg2reg| mY3_reg[42]/D |
[02/21 19:59:39    768s] |   0.000|   -0.001|   0.000|   -0.001|   61.06%|   0:00:00.0| 2146.0M|    VView1|       NA| NA            |
[02/21 19:59:39    768s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------+
[02/21 19:59:39    768s] 
[02/21 19:59:39    768s] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=2146.0M) ***
[02/21 19:59:39    768s] Active Path Group: default 
[02/21 19:59:39    768s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------+
[02/21 19:59:39    768s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|   End Point   |
[02/21 19:59:39    768s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------+
[02/21 19:59:39    768s] |  -0.001|   -0.001|  -0.001|   -0.001|   61.06%|   0:00:00.0| 2146.0M|    VView1|  default| rC4_reg[39]/D |
[02/21 19:59:39    768s] |   0.000|    0.003|   0.000|    0.000|   61.07%|   0:00:00.0| 2148.5M|    VView1|       NA| NA            |
[02/21 19:59:39    768s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------+
[02/21 19:59:39    768s] 
[02/21 19:59:39    768s] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=2148.5M) ***
[02/21 19:59:39    768s] 
[02/21 19:59:39    768s] *** Finished Optimize Step Cumulative (cpu=0:00:00.2 real=0:00:00.0 mem=2148.5M) ***
[02/21 19:59:39    768s] OptDebug: End of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.003|0.000|
|reg2reg   |0.004|0.000|
|HEPG      |0.004|0.000|
|All Paths |0.003|0.000|
+----------+-----+-----+

[02/21 19:59:39    768s] CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS 0.004ns TNS 0.000ns; HEPG WNS 0.004ns TNS 0.000ns; all paths WNS 0.003ns TNS 0.000ns; Real time 0:00:25.0
[02/21 19:59:39    768s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.11434.4
[02/21 19:59:39    768s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2148.5M, EPOCH TIME: 1677038379.755011
[02/21 19:59:39    768s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2663).
[02/21 19:59:39    768s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:39    768s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:39    768s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:39    768s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.009, MEM:2148.5M, EPOCH TIME: 1677038379.764501
[02/21 19:59:39    768s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2148.5M, EPOCH TIME: 1677038379.765212
[02/21 19:59:39    768s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2148.5M, EPOCH TIME: 1677038379.765505
[02/21 19:59:39    768s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2148.5M, EPOCH TIME: 1677038379.768725
[02/21 19:59:39    768s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:39    768s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:39    768s] 
[02/21 19:59:39    768s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 19:59:39    768s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.006, MEM:2148.5M, EPOCH TIME: 1677038379.774681
[02/21 19:59:39    768s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2148.5M, EPOCH TIME: 1677038379.774857
[02/21 19:59:39    768s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2148.5M, EPOCH TIME: 1677038379.775018
[02/21 19:59:39    768s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.010, MEM:2148.5M, EPOCH TIME: 1677038379.775764
[02/21 19:59:39    768s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.011, MEM:2148.5M, EPOCH TIME: 1677038379.775914
[02/21 19:59:39    768s] TDRefine: refinePlace mode is spiral
[02/21 19:59:39    768s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.11434.13
[02/21 19:59:39    768s] OPERPROF: Starting RefinePlace at level 1, MEM:2148.5M, EPOCH TIME: 1677038379.776093
[02/21 19:59:39    768s] *** Starting refinePlace (0:12:49 mem=2148.5M) ***
[02/21 19:59:39    768s] Total net bbox length = 2.621e+04 (1.256e+04 1.365e+04) (ext = 7.293e+03)
[02/21 19:59:39    768s] 
[02/21 19:59:39    768s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 19:59:39    768s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/21 19:59:39    768s] (I)      Default pattern map key = VQS64_4_default.
[02/21 19:59:39    768s] (I)      Default pattern map key = VQS64_4_default.
[02/21 19:59:39    768s] 
[02/21 19:59:39    768s] Starting Small incrNP...
[02/21 19:59:39    768s] User Input Parameters:
[02/21 19:59:39    768s] - Congestion Driven    : Off
[02/21 19:59:39    768s] - Timing Driven        : Off
[02/21 19:59:39    768s] - Area-Violation Based : Off
[02/21 19:59:39    768s] - Start Rollback Level : -5
[02/21 19:59:39    768s] - Legalized            : On
[02/21 19:59:39    768s] - Window Based         : Off
[02/21 19:59:39    768s] - eDen incr mode       : Off
[02/21 19:59:39    768s] - Small incr mode      : On
[02/21 19:59:39    768s] 
[02/21 19:59:39    768s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2148.5M, EPOCH TIME: 1677038379.782939
[02/21 19:59:39    768s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2148.5M, EPOCH TIME: 1677038379.783682
[02/21 19:59:39    768s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.001, MEM:2148.5M, EPOCH TIME: 1677038379.784660
[02/21 19:59:39    768s] default core: bins with density > 0.750 = 30.61 % ( 15 / 49 )
[02/21 19:59:39    768s] Density distribution unevenness ratio = 12.840%
[02/21 19:59:39    768s] Density distribution unevenness ratio (U70) = 4.416%
[02/21 19:59:39    768s] Density distribution unevenness ratio (U80) = 0.212%
[02/21 19:59:39    768s] Density distribution unevenness ratio (U90) = 0.000%
[02/21 19:59:39    768s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.000, REAL:0.002, MEM:2148.5M, EPOCH TIME: 1677038379.784895
[02/21 19:59:39    768s] cost 0.840090, thresh 1.000000
[02/21 19:59:39    768s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2148.5M)
[02/21 19:59:39    768s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[02/21 19:59:39    768s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2148.5M, EPOCH TIME: 1677038379.785363
[02/21 19:59:39    768s] Starting refinePlace ...
[02/21 19:59:39    768s] (I)      Default pattern map key = VQS64_4_default.
[02/21 19:59:39    768s] One DDP V2 for no tweak run.
[02/21 19:59:39    768s] (I)      Default pattern map key = VQS64_4_default.
[02/21 19:59:39    768s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2148.5M, EPOCH TIME: 1677038379.794879
[02/21 19:59:39    768s] DDP initSite1 nrRow 66 nrJob 66
[02/21 19:59:39    768s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2148.5M, EPOCH TIME: 1677038379.795061
[02/21 19:59:39    768s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2148.5M, EPOCH TIME: 1677038379.795257
[02/21 19:59:39    768s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2148.5M, EPOCH TIME: 1677038379.795410
[02/21 19:59:39    768s] DDP markSite nrRow 66 nrJob 66
[02/21 19:59:39    768s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2148.5M, EPOCH TIME: 1677038379.795673
[02/21 19:59:39    768s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.001, MEM:2148.5M, EPOCH TIME: 1677038379.795825
[02/21 19:59:39    768s]   Spread Effort: high, pre-route mode, useDDP on.
[02/21 19:59:39    768s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2148.5MB) @(0:12:49 - 0:12:49).
[02/21 19:59:39    768s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/21 19:59:39    768s] wireLenOptFixPriorityInst 768 inst fixed
[02/21 19:59:39    768s] 
[02/21 19:59:39    768s] Running Spiral with 1 thread in Normal Mode  fetchWidth=9 
[02/21 19:59:39    768s] Move report: legalization moves 1 insts, mean move: 1.59 um, max move: 1.59 um spiral
[02/21 19:59:39    768s] 	Max move on inst (U4058): (97.95, 68.04) --> (98.14, 66.64)
[02/21 19:59:39    768s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[02/21 19:59:39    768s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/21 19:59:39    768s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2151.6MB) @(0:12:49 - 0:12:49).
[02/21 19:59:39    768s] Move report: Detail placement moves 1 insts, mean move: 1.59 um, max move: 1.59 um 
[02/21 19:59:39    768s] 	Max move on inst (U4058): (97.95, 68.04) --> (98.14, 66.64)
[02/21 19:59:39    768s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2151.6MB
[02/21 19:59:39    768s] Statistics of distance of Instance movement in refine placement:
[02/21 19:59:39    768s]   maximum (X+Y) =         1.59 um
[02/21 19:59:39    768s]   inst (U4058) with max move: (97.95, 68.04) -> (98.14, 66.64)
[02/21 19:59:39    768s]   mean    (X+Y) =         1.59 um
[02/21 19:59:39    768s] Summary Report:
[02/21 19:59:39    768s] Instances move: 1 (out of 2646 movable)
[02/21 19:59:39    768s] Instances flipped: 0
[02/21 19:59:39    768s] Mean displacement: 1.59 um
[02/21 19:59:39    768s] Max displacement: 1.59 um (Instance: U4058) (97.95, 68.04) -> (98.14, 66.64)
[02/21 19:59:39    768s] 	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
[02/21 19:59:39    768s] Total instances moved : 1
[02/21 19:59:39    768s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.100, REAL:0.098, MEM:2151.6M, EPOCH TIME: 1677038379.883355
[02/21 19:59:39    768s] Total net bbox length = 2.621e+04 (1.256e+04 1.365e+04) (ext = 7.292e+03)
[02/21 19:59:39    768s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2151.6MB
[02/21 19:59:39    768s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2151.6MB) @(0:12:49 - 0:12:49).
[02/21 19:59:39    768s] *** Finished refinePlace (0:12:49 mem=2151.6M) ***
[02/21 19:59:39    768s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.11434.13
[02/21 19:59:39    768s] OPERPROF: Finished RefinePlace at level 1, CPU:0.110, REAL:0.109, MEM:2151.6M, EPOCH TIME: 1677038379.885315
[02/21 19:59:39    768s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2151.6M, EPOCH TIME: 1677038379.908584
[02/21 19:59:39    768s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2663).
[02/21 19:59:39    768s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:39    768s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:39    768s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:39    768s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.009, MEM:2148.6M, EPOCH TIME: 1677038379.917567
[02/21 19:59:39    768s] *** maximum move = 1.59 um ***
[02/21 19:59:39    768s] *** Finished re-routing un-routed nets (2148.6M) ***
[02/21 19:59:39    769s] OPERPROF: Starting DPlace-Init at level 1, MEM:2148.6M, EPOCH TIME: 1677038379.923973
[02/21 19:59:39    769s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2148.6M, EPOCH TIME: 1677038379.927345
[02/21 19:59:39    769s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:39    769s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:39    769s] 
[02/21 19:59:39    769s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 19:59:39    769s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:2148.6M, EPOCH TIME: 1677038379.933033
[02/21 19:59:39    769s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2148.6M, EPOCH TIME: 1677038379.933208
[02/21 19:59:39    769s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2148.6M, EPOCH TIME: 1677038379.933369
[02/21 19:59:39    769s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:2148.6M, EPOCH TIME: 1677038379.934155
[02/21 19:59:39    769s] 
[02/21 19:59:39    769s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=2148.6M) ***
[02/21 19:59:39    769s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.11434.4
[02/21 19:59:39    769s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 61.07
[02/21 19:59:39    769s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.003|0.000|
|reg2reg   |0.004|0.000|
|HEPG      |0.004|0.000|
|All Paths |0.003|0.000|
+----------+-----+-----+

[02/21 19:59:39    769s] Bottom Preferred Layer:
[02/21 19:59:39    769s] +---------------+------------+------------+----------+
[02/21 19:59:39    769s] |     Layer     |   OPT_LA   |    CLK     |   Rule   |
[02/21 19:59:39    769s] +---------------+------------+------------+----------+
[02/21 19:59:39    769s] | metal3 (z=3)  |          0 |         18 | default  |
[02/21 19:59:39    769s] | metal4 (z=4)  |          5 |          0 | default  |
[02/21 19:59:39    769s] +---------------+------------+------------+----------+
[02/21 19:59:39    769s] Via Pillar Rule:
[02/21 19:59:39    769s]     None
[02/21 19:59:39    769s] 
[02/21 19:59:39    769s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.6 real=0:00:00.0 mem=2148.6M) ***
[02/21 19:59:39    769s] 
[02/21 19:59:39    769s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.11434.3
[02/21 19:59:39    769s] Total-nets :: 3208, Stn-nets :: 0, ratio :: 0 %, Total-len 31112.8, Stn-len 0
[02/21 19:59:39    769s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2129.5M, EPOCH TIME: 1677038379.981080
[02/21 19:59:39    769s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[02/21 19:59:39    769s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:39    769s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:39    769s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:39    769s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.011, MEM:2066.5M, EPOCH TIME: 1677038379.992205
[02/21 19:59:39    769s] TotalInstCnt at PhyDesignMc Destruction: 2663
[02/21 19:59:39    769s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.11434.17
[02/21 19:59:39    769s] *** TnsOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:12:49.1/1:33:07.7 (0.1), mem = 2066.5M
[02/21 19:59:39    769s] 
[02/21 19:59:39    769s] =============================================================================================
[02/21 19:59:39    769s]  Step TAT Report : TnsOpt #1 / ccopt_design #1                                  21.15-s110_1
[02/21 19:59:39    769s] =============================================================================================
[02/21 19:59:39    769s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/21 19:59:39    769s] ---------------------------------------------------------------------------------------------
[02/21 19:59:39    769s] [ SlackTraversorInit     ]      2   0:00:00.0  (   4.6 % )     0:00:00.0 /  0:00:00.0    1.1
[02/21 19:59:39    769s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 19:59:39    769s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   4.0 % )     0:00:00.0 /  0:00:00.0    1.0
[02/21 19:59:39    769s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 19:59:39    769s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    1.4
[02/21 19:59:39    769s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 19:59:39    769s] [ TransformInit          ]      1   0:00:00.1  (  16.9 % )     0:00:00.1 /  0:00:00.1    1.0
[02/21 19:59:39    769s] [ OptimizationStep       ]      2   0:00:00.0  (   4.9 % )     0:00:00.2 /  0:00:00.2    1.0
[02/21 19:59:39    769s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.0
[02/21 19:59:39    769s] [ OptGetWeight           ]      2   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 19:59:39    769s] [ OptEval                ]      2   0:00:00.1  (  12.3 % )     0:00:00.1 /  0:00:00.1    0.9
[02/21 19:59:39    769s] [ OptCommit              ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 19:59:39    769s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.1    1.1
[02/21 19:59:39    769s] [ IncrDelayCalc          ]      6   0:00:00.0  (   5.5 % )     0:00:00.0 /  0:00:00.1    1.2
[02/21 19:59:39    769s] [ SetupOptGetWorkingSet  ]      4   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 19:59:39    769s] [ SetupOptGetActiveNode  ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 19:59:39    769s] [ SetupOptSlackGraph     ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 19:59:39    769s] [ RefinePlace            ]      1   0:00:00.2  (  25.1 % )     0:00:00.2 /  0:00:00.2    1.0
[02/21 19:59:39    769s] [ TimingUpdate           ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 19:59:39    769s] [ IncrTimingUpdate       ]      8   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    0.5
[02/21 19:59:39    769s] [ MISC                   ]          0:00:00.1  (  18.3 % )     0:00:00.1 /  0:00:00.1    1.0
[02/21 19:59:39    769s] ---------------------------------------------------------------------------------------------
[02/21 19:59:39    769s]  TnsOpt #1 TOTAL                    0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[02/21 19:59:39    769s] ---------------------------------------------------------------------------------------------
[02/21 19:59:39    769s] 
[02/21 19:59:39    769s] End: GigaOpt TNS non-legal recovery
[02/21 19:59:39    769s] **INFO: Flow update: Design timing is met.
[02/21 19:59:40    769s] #optDebug: fT-D <X 1 0 0 0>
[02/21 19:59:40    769s] Register exp ratio and priority group on 5 nets on 3299 nets : 
[02/21 19:59:40    769s] z=4 : 5 nets
[02/21 19:59:40    769s] 
[02/21 19:59:40    769s] Active setup views:
[02/21 19:59:40    769s]  VView1
[02/21 19:59:40    769s]   Dominating endpoints: 0
[02/21 19:59:40    769s]   Dominating TNS: -0.000
[02/21 19:59:40    769s] 
[02/21 19:59:40    769s] Extraction called for design 'VQS64_4' of instances=2663 and nets=3308 using extraction engine 'preRoute' .
[02/21 19:59:40    769s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/21 19:59:40    769s] Type 'man IMPEXT-3530' for more detail.
[02/21 19:59:40    769s] PreRoute RC Extraction called for design VQS64_4.
[02/21 19:59:40    769s] RC Extraction called in multi-corner(1) mode.
[02/21 19:59:40    769s] RCMode: PreRoute
[02/21 19:59:40    769s]       RC Corner Indexes            0   
[02/21 19:59:40    769s] Capacitance Scaling Factor   : 1.00000 
[02/21 19:59:40    769s] Resistance Scaling Factor    : 1.00000 
[02/21 19:59:40    769s] Clock Cap. Scaling Factor    : 1.00000 
[02/21 19:59:40    769s] Clock Res. Scaling Factor    : 1.00000 
[02/21 19:59:40    769s] Shrink Factor                : 1.00000
[02/21 19:59:40    769s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/21 19:59:40    769s] Using capacitance table file ...
[02/21 19:59:40    769s] RC Grid backup saved.
[02/21 19:59:40    769s] 
[02/21 19:59:40    769s] Trim Metal Layers:
[02/21 19:59:40    769s] LayerId::1 widthSet size::4
[02/21 19:59:40    769s] LayerId::2 widthSet size::4
[02/21 19:59:40    769s] LayerId::3 widthSet size::4
[02/21 19:59:40    769s] LayerId::4 widthSet size::4
[02/21 19:59:40    769s] LayerId::5 widthSet size::4
[02/21 19:59:40    769s] LayerId::6 widthSet size::4
[02/21 19:59:40    769s] LayerId::7 widthSet size::4
[02/21 19:59:40    769s] LayerId::8 widthSet size::4
[02/21 19:59:40    769s] LayerId::9 widthSet size::4
[02/21 19:59:40    769s] LayerId::10 widthSet size::3
[02/21 19:59:40    769s] Skipped RC grid update for preRoute extraction.
[02/21 19:59:40    769s] eee: pegSigSF::1.070000
[02/21 19:59:40    769s] Initializing multi-corner capacitance tables ... 
[02/21 19:59:40    769s] Initializing multi-corner resistance tables ...
[02/21 19:59:40    769s] eee: l::1 avDens::0.088347 usedTrk::565.421610 availTrk::6400.000000 sigTrk::565.421610
[02/21 19:59:40    769s] eee: l::2 avDens::0.155534 usedTrk::995.417891 availTrk::6400.000000 sigTrk::995.417891
[02/21 19:59:40    769s] eee: l::3 avDens::0.155525 usedTrk::979.807248 availTrk::6300.000000 sigTrk::979.807248
[02/21 19:59:40    769s] eee: l::4 avDens::0.078075 usedTrk::238.128322 availTrk::3050.000000 sigTrk::238.128322
[02/21 19:59:40    769s] eee: l::5 avDens::0.038288 usedTrk::105.290964 availTrk::2750.000000 sigTrk::105.290964
[02/21 19:59:40    769s] eee: l::6 avDens::0.041232 usedTrk::76.279785 availTrk::1850.000000 sigTrk::76.279785
[02/21 19:59:40    769s] eee: l::7 avDens::0.004124 usedTrk::0.756071 availTrk::183.333333 sigTrk::0.756071
[02/21 19:59:40    769s] eee: l::8 avDens::0.016712 usedTrk::2.506750 availTrk::150.000000 sigTrk::2.506750
[02/21 19:59:40    769s] eee: l::9 avDens::0.004969 usedTrk::0.173929 availTrk::35.000000 sigTrk::0.173929
[02/21 19:59:40    769s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/21 19:59:40    769s] {RT VRCCorner 0 10 10 {4 1} {7 0} {9 0} 3}
[02/21 19:59:40    769s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.822900 pMod=82 wcR=0.500500 newSi=0.002400 wHLS=1.360021 siPrev=0 viaL=0.000000
[02/21 19:59:40    769s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2053.156M)
[02/21 19:59:40    769s] Starting delay calculation for Setup views
[02/21 19:59:40    769s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/21 19:59:40    769s] #################################################################################
[02/21 19:59:40    769s] # Design Stage: PreRoute
[02/21 19:59:40    769s] # Design Name: VQS64_4
[02/21 19:59:40    769s] # Design Mode: 90nm
[02/21 19:59:40    769s] # Analysis Mode: MMMC Non-OCV 
[02/21 19:59:40    769s] # Parasitics Mode: No SPEF/RCDB 
[02/21 19:59:40    769s] # Signoff Settings: SI Off 
[02/21 19:59:40    769s] #################################################################################
[02/21 19:59:40    769s] Calculate delays in Single mode...
[02/21 19:59:40    769s] Topological Sorting (REAL = 0:00:00.0, MEM = 2055.2M, InitMEM = 2055.2M)
[02/21 19:59:40    769s] Start delay calculation (fullDC) (1 T). (MEM=2055.17)
[02/21 19:59:40    769s] End AAE Lib Interpolated Model. (MEM=2066.69 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/21 19:59:41    770s] Total number of fetched objects 3688
[02/21 19:59:41    770s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/21 19:59:41    770s] End delay calculation. (MEM=2083.11 CPU=0:00:00.7 REAL=0:00:01.0)
[02/21 19:59:41    770s] End delay calculation (fullDC). (MEM=2083.11 CPU=0:00:00.8 REAL=0:00:01.0)
[02/21 19:59:41    770s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 2083.1M) ***
[02/21 19:59:41    770s] *** Done Building Timing Graph (cpu=0:00:01.3 real=0:00:01.0 totSessionCpu=0:12:50 mem=2083.1M)
[02/21 19:59:41    770s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2083.11 MB )
[02/21 19:59:41    770s] (I)      ==================== Layers =====================
[02/21 19:59:41    770s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 19:59:41    770s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[02/21 19:59:41    770s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 19:59:41    770s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[02/21 19:59:41    770s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[02/21 19:59:41    770s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[02/21 19:59:41    770s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[02/21 19:59:41    770s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[02/21 19:59:41    770s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[02/21 19:59:41    770s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[02/21 19:59:41    770s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[02/21 19:59:41    770s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[02/21 19:59:41    770s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[02/21 19:59:41    770s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[02/21 19:59:41    770s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[02/21 19:59:41    770s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[02/21 19:59:41    770s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[02/21 19:59:41    770s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[02/21 19:59:41    770s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[02/21 19:59:41    770s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[02/21 19:59:41    770s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[02/21 19:59:41    770s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[02/21 19:59:41    770s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 19:59:41    770s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[02/21 19:59:41    770s] (I)      |   0 |  0 |  active |   other |        |    MS |
[02/21 19:59:41    770s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[02/21 19:59:41    770s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 19:59:41    770s] (I)      Started Import and model ( Curr Mem: 2083.11 MB )
[02/21 19:59:41    770s] (I)      Default pattern map key = VQS64_4_default.
[02/21 19:59:41    770s] (I)      == Non-default Options ==
[02/21 19:59:41    770s] (I)      Build term to term wires                           : false
[02/21 19:59:41    770s] (I)      Maximum routing layer                              : 10
[02/21 19:59:41    770s] (I)      Number of threads                                  : 1
[02/21 19:59:41    770s] (I)      Method to set GCell size                           : row
[02/21 19:59:41    770s] (I)      Counted 351 PG shapes. We will not process PG shapes layer by layer.
[02/21 19:59:41    770s] (I)      Use row-based GCell size
[02/21 19:59:41    770s] (I)      Use row-based GCell align
[02/21 19:59:41    770s] (I)      layer 0 area = 0
[02/21 19:59:41    770s] (I)      layer 1 area = 0
[02/21 19:59:41    770s] (I)      layer 2 area = 0
[02/21 19:59:41    770s] (I)      layer 3 area = 0
[02/21 19:59:41    770s] (I)      layer 4 area = 0
[02/21 19:59:41    770s] (I)      layer 5 area = 0
[02/21 19:59:41    770s] (I)      layer 6 area = 0
[02/21 19:59:41    770s] (I)      layer 7 area = 0
[02/21 19:59:41    770s] (I)      layer 8 area = 0
[02/21 19:59:41    770s] (I)      layer 9 area = 0
[02/21 19:59:41    770s] (I)      GCell unit size   : 2800
[02/21 19:59:41    770s] (I)      GCell multiplier  : 1
[02/21 19:59:41    770s] (I)      GCell row height  : 2800
[02/21 19:59:41    770s] (I)      Actual row height : 2800
[02/21 19:59:41    770s] (I)      GCell align ref   : 10080 10080
[02/21 19:59:41    770s] [NR-eGR] Track table information for default rule: 
[02/21 19:59:41    770s] [NR-eGR] metal1 has single uniform track structure
[02/21 19:59:41    770s] [NR-eGR] metal2 has single uniform track structure
[02/21 19:59:41    770s] [NR-eGR] metal3 has single uniform track structure
[02/21 19:59:41    770s] [NR-eGR] metal4 has single uniform track structure
[02/21 19:59:41    770s] [NR-eGR] metal5 has single uniform track structure
[02/21 19:59:41    770s] [NR-eGR] metal6 has single uniform track structure
[02/21 19:59:41    770s] [NR-eGR] metal7 has single uniform track structure
[02/21 19:59:41    770s] [NR-eGR] metal8 has single uniform track structure
[02/21 19:59:41    770s] [NR-eGR] metal9 has single uniform track structure
[02/21 19:59:41    770s] [NR-eGR] metal10 has single uniform track structure
[02/21 19:59:41    770s] (I)      ============== Default via ===============
[02/21 19:59:41    770s] (I)      +---+------------------+-----------------+
[02/21 19:59:41    770s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[02/21 19:59:41    770s] (I)      +---+------------------+-----------------+
[02/21 19:59:41    770s] (I)      | 1 |    8  via1_7     |    8  via1_7    |
[02/21 19:59:41    770s] (I)      | 2 |   12  via2_5     |   12  via2_5    |
[02/21 19:59:41    770s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[02/21 19:59:41    770s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[02/21 19:59:41    770s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[02/21 19:59:41    770s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[02/21 19:59:41    770s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[02/21 19:59:41    770s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[02/21 19:59:41    770s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[02/21 19:59:41    770s] (I)      +---+------------------+-----------------+
[02/21 19:59:41    770s] [NR-eGR] Read 146 PG shapes
[02/21 19:59:41    770s] [NR-eGR] Read 0 clock shapes
[02/21 19:59:41    770s] [NR-eGR] Read 0 other shapes
[02/21 19:59:41    770s] [NR-eGR] #Routing Blockages  : 0
[02/21 19:59:41    770s] [NR-eGR] #Instance Blockages : 0
[02/21 19:59:41    770s] [NR-eGR] #PG Blockages       : 146
[02/21 19:59:41    770s] [NR-eGR] #Halo Blockages     : 0
[02/21 19:59:41    770s] [NR-eGR] #Boundary Blockages : 0
[02/21 19:59:41    770s] [NR-eGR] #Clock Blockages    : 0
[02/21 19:59:41    770s] [NR-eGR] #Other Blockages    : 0
[02/21 19:59:41    770s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/21 19:59:41    770s] [NR-eGR] Num Prerouted Nets = 18  Num Prerouted Wires = 2751
[02/21 19:59:41    770s] [NR-eGR] Read 3208 nets ( ignored 18 )
[02/21 19:59:41    770s] (I)      early_global_route_priority property id does not exist.
[02/21 19:59:41    770s] (I)      Read Num Blocks=146  Num Prerouted Wires=2751  Num CS=0
[02/21 19:59:41    770s] (I)      Layer 1 (V) : #blockages 146 : #preroutes 1640
[02/21 19:59:41    770s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 984
[02/21 19:59:41    770s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 125
[02/21 19:59:41    770s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 2
[02/21 19:59:41    770s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[02/21 19:59:41    770s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[02/21 19:59:41    770s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[02/21 19:59:41    770s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[02/21 19:59:41    770s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[02/21 19:59:41    770s] (I)      Number of ignored nets                =     18
[02/21 19:59:41    770s] (I)      Number of connected nets              =      0
[02/21 19:59:41    770s] (I)      Number of fixed nets                  =     18.  Ignored: Yes
[02/21 19:59:41    770s] (I)      Number of clock nets                  =     18.  Ignored: No
[02/21 19:59:41    770s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/21 19:59:41    770s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/21 19:59:41    770s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/21 19:59:41    770s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/21 19:59:41    770s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/21 19:59:41    770s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/21 19:59:41    770s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/21 19:59:41    770s] (I)      Ndr track 0 does not exist
[02/21 19:59:41    770s] (I)      ---------------------Grid Graph Info--------------------
[02/21 19:59:41    770s] (I)      Routing area        : (0, 0) - (214200, 204960)
[02/21 19:59:41    770s] (I)      Core area           : (10080, 10080) - (204120, 194880)
[02/21 19:59:41    770s] (I)      Site width          :   380  (dbu)
[02/21 19:59:41    770s] (I)      Row height          :  2800  (dbu)
[02/21 19:59:41    770s] (I)      GCell row height    :  2800  (dbu)
[02/21 19:59:41    770s] (I)      GCell width         :  2800  (dbu)
[02/21 19:59:41    770s] (I)      GCell height        :  2800  (dbu)
[02/21 19:59:41    770s] (I)      Grid                :    76    73    10
[02/21 19:59:41    770s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[02/21 19:59:41    770s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[02/21 19:59:41    770s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[02/21 19:59:41    770s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[02/21 19:59:41    770s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[02/21 19:59:41    770s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[02/21 19:59:41    770s] (I)      Default pitch size  :   270   280   280   560   560   560  1680  1680  3200  3360
[02/21 19:59:41    770s] (I)      First track coord   :   140   190   140   750   700   750  1820  1870  3820  3550
[02/21 19:59:41    770s] (I)      Num tracks per GCell: 10.37 10.00 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[02/21 19:59:41    770s] (I)      Total num of tracks :   732   765   732   381   365   381   121   127    63    63
[02/21 19:59:41    770s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[02/21 19:59:41    770s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[02/21 19:59:41    770s] (I)      --------------------------------------------------------
[02/21 19:59:41    770s] 
[02/21 19:59:41    770s] [NR-eGR] ============ Routing rule table ============
[02/21 19:59:41    770s] [NR-eGR] Rule id: 1  Nets: 3190
[02/21 19:59:41    770s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[02/21 19:59:41    770s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[02/21 19:59:41    770s] (I)                    Pitch  280  280  560  560  560  1680  1680  3200  3360 
[02/21 19:59:41    770s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[02/21 19:59:41    770s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[02/21 19:59:41    770s] [NR-eGR] ========================================
[02/21 19:59:41    770s] [NR-eGR] 
[02/21 19:59:41    770s] (I)      =============== Blocked Tracks ===============
[02/21 19:59:41    770s] (I)      +-------+---------+----------+---------------+
[02/21 19:59:41    770s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/21 19:59:41    770s] (I)      +-------+---------+----------+---------------+
[02/21 19:59:41    770s] (I)      |     1 |       0 |        0 |         0.00% |
[02/21 19:59:41    770s] (I)      |     2 |   55845 |     3194 |         5.72% |
[02/21 19:59:41    770s] (I)      |     3 |   55632 |        0 |         0.00% |
[02/21 19:59:41    770s] (I)      |     4 |   27813 |        0 |         0.00% |
[02/21 19:59:41    770s] (I)      |     5 |   27740 |        0 |         0.00% |
[02/21 19:59:41    770s] (I)      |     6 |   27813 |        0 |         0.00% |
[02/21 19:59:41    770s] (I)      |     7 |    9196 |        0 |         0.00% |
[02/21 19:59:41    770s] (I)      |     8 |    9271 |        0 |         0.00% |
[02/21 19:59:41    770s] (I)      |     9 |    4788 |        0 |         0.00% |
[02/21 19:59:41    770s] (I)      |    10 |    4599 |        0 |         0.00% |
[02/21 19:59:41    770s] (I)      +-------+---------+----------+---------------+
[02/21 19:59:41    770s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2083.11 MB )
[02/21 19:59:41    770s] (I)      Reset routing kernel
[02/21 19:59:41    770s] (I)      Started Global Routing ( Curr Mem: 2083.11 MB )
[02/21 19:59:41    770s] (I)      totalPins=9414  totalGlobalPin=8767 (93.13%)
[02/21 19:59:41    770s] (I)      total 2D Cap : 111220 = (41724 H, 69496 V)
[02/21 19:59:41    770s] [NR-eGR] Layer group 1: route 5 net(s) in layer range [4, 10]
[02/21 19:59:41    770s] (I)      
[02/21 19:59:41    770s] (I)      ============  Phase 1a Route ============
[02/21 19:59:41    770s] (I)      Usage: 738 = (386 H, 352 V) = (0.93% H, 0.51% V) = (5.404e+02um H, 4.928e+02um V)
[02/21 19:59:41    770s] (I)      
[02/21 19:59:41    770s] (I)      ============  Phase 1b Route ============
[02/21 19:59:41    770s] (I)      Usage: 738 = (386 H, 352 V) = (0.93% H, 0.51% V) = (5.404e+02um H, 4.928e+02um V)
[02/21 19:59:41    770s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.033200e+03um
[02/21 19:59:41    770s] (I)      
[02/21 19:59:41    770s] (I)      ============  Phase 1c Route ============
[02/21 19:59:41    770s] (I)      Usage: 738 = (386 H, 352 V) = (0.93% H, 0.51% V) = (5.404e+02um H, 4.928e+02um V)
[02/21 19:59:41    770s] (I)      
[02/21 19:59:41    770s] (I)      ============  Phase 1d Route ============
[02/21 19:59:41    770s] (I)      Usage: 738 = (386 H, 352 V) = (0.93% H, 0.51% V) = (5.404e+02um H, 4.928e+02um V)
[02/21 19:59:41    770s] (I)      
[02/21 19:59:41    770s] (I)      ============  Phase 1e Route ============
[02/21 19:59:41    770s] (I)      Usage: 738 = (386 H, 352 V) = (0.93% H, 0.51% V) = (5.404e+02um H, 4.928e+02um V)
[02/21 19:59:41    770s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.033200e+03um
[02/21 19:59:41    770s] (I)      
[02/21 19:59:41    770s] (I)      ============  Phase 1l Route ============
[02/21 19:59:41    770s] (I)      total 2D Cap : 219503 = (97356 H, 122147 V)
[02/21 19:59:41    770s] [NR-eGR] Layer group 2: route 3185 net(s) in layer range [2, 10]
[02/21 19:59:41    770s] (I)      
[02/21 19:59:41    770s] (I)      ============  Phase 1a Route ============
[02/21 19:59:41    770s] (I)      Usage: 18776 = (9053 H, 9723 V) = (9.30% H, 7.96% V) = (1.267e+04um H, 1.361e+04um V)
[02/21 19:59:41    770s] (I)      
[02/21 19:59:41    770s] (I)      ============  Phase 1b Route ============
[02/21 19:59:41    770s] (I)      Usage: 18776 = (9053 H, 9723 V) = (9.30% H, 7.96% V) = (1.267e+04um H, 1.361e+04um V)
[02/21 19:59:41    770s] (I)      Overflow of layer group 2: 0.02% H + 0.00% V. EstWL: 2.628640e+04um
[02/21 19:59:41    770s] (I)      Congestion metric : 0.02%H 0.00%V, 0.02%HV
[02/21 19:59:41    770s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/21 19:59:41    770s] (I)      
[02/21 19:59:41    770s] (I)      ============  Phase 1c Route ============
[02/21 19:59:41    770s] (I)      Usage: 18776 = (9053 H, 9723 V) = (9.30% H, 7.96% V) = (1.267e+04um H, 1.361e+04um V)
[02/21 19:59:41    770s] (I)      
[02/21 19:59:41    770s] (I)      ============  Phase 1d Route ============
[02/21 19:59:41    770s] (I)      Usage: 18776 = (9053 H, 9723 V) = (9.30% H, 7.96% V) = (1.267e+04um H, 1.361e+04um V)
[02/21 19:59:41    770s] (I)      
[02/21 19:59:41    770s] (I)      ============  Phase 1e Route ============
[02/21 19:59:41    770s] (I)      Usage: 18776 = (9053 H, 9723 V) = (9.30% H, 7.96% V) = (1.267e+04um H, 1.361e+04um V)
[02/21 19:59:41    770s] [NR-eGR] Early Global Route overflow of layer group 2: 0.02% H + 0.00% V. EstWL: 2.628640e+04um
[02/21 19:59:41    770s] (I)      
[02/21 19:59:41    770s] (I)      ============  Phase 1l Route ============
[02/21 19:59:41    770s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/21 19:59:41    770s] (I)      Layer  2:      51886     12351         0           0       54720    ( 0.00%) 
[02/21 19:59:41    770s] (I)      Layer  3:      54900     11372         0           0       54750    ( 0.00%) 
[02/21 19:59:41    770s] (I)      Layer  4:      27432      3677         2           0       27360    ( 0.00%) 
[02/21 19:59:41    770s] (I)      Layer  5:      27375      1037         0           0       27375    ( 0.00%) 
[02/21 19:59:41    770s] (I)      Layer  6:      27432       686         0           0       27360    ( 0.00%) 
[02/21 19:59:41    770s] (I)      Layer  7:       9075        14         0           0        9125    ( 0.00%) 
[02/21 19:59:41    770s] (I)      Layer  8:       9144        20         0           0        9120    ( 0.00%) 
[02/21 19:59:41    770s] (I)      Layer  9:       4725         0         0         656        4134    (13.70%) 
[02/21 19:59:41    770s] (I)      Layer 10:       4536         0         0         780        3780    (17.11%) 
[02/21 19:59:41    770s] (I)      Total:        216505     29157         2        1436      217724    ( 0.66%) 
[02/21 19:59:41    770s] (I)      
[02/21 19:59:41    770s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/21 19:59:41    770s] [NR-eGR]                        OverCon            
[02/21 19:59:41    770s] [NR-eGR]                         #Gcell     %Gcell
[02/21 19:59:41    770s] [NR-eGR]        Layer             (1-2)    OverCon
[02/21 19:59:41    770s] [NR-eGR] ----------------------------------------------
[02/21 19:59:41    770s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/21 19:59:41    770s] [NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[02/21 19:59:41    770s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/21 19:59:41    770s] [NR-eGR]  metal4 ( 4)         1( 0.02%)   ( 0.02%) 
[02/21 19:59:41    770s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[02/21 19:59:41    770s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[02/21 19:59:41    770s] [NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[02/21 19:59:41    770s] [NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[02/21 19:59:41    770s] [NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[02/21 19:59:41    770s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[02/21 19:59:41    770s] [NR-eGR] ----------------------------------------------
[02/21 19:59:41    770s] [NR-eGR]        Total         1( 0.00%)   ( 0.00%) 
[02/21 19:59:41    770s] [NR-eGR] 
[02/21 19:59:41    770s] (I)      Finished Global Routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2091.12 MB )
[02/21 19:59:41    770s] (I)      total 2D Cap : 219503 = (97356 H, 122147 V)
[02/21 19:59:41    770s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/21 19:59:41    770s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.10 sec, Real: 0.11 sec, Curr Mem: 2091.12 MB )
[02/21 19:59:41    770s] (I)      ====================================== Runtime Summary =======================================
[02/21 19:59:41    770s] (I)       Step                                         %        Start       Finish      Real       CPU 
[02/21 19:59:41    770s] (I)      ----------------------------------------------------------------------------------------------
[02/21 19:59:41    770s] (I)       Early Global Route kernel              100.00%  2056.74 sec  2056.84 sec  0.10 sec  0.10 sec 
[02/21 19:59:41    770s] (I)       +-Import and model                      38.29%  2056.74 sec  2056.78 sec  0.04 sec  0.04 sec 
[02/21 19:59:41    770s] (I)       | +-Create place DB                     10.80%  2056.74 sec  2056.75 sec  0.01 sec  0.02 sec 
[02/21 19:59:41    770s] (I)       | | +-Import place data                 10.40%  2056.74 sec  2056.75 sec  0.01 sec  0.02 sec 
[02/21 19:59:41    770s] (I)       | | | +-Read instances and placement     3.33%  2056.74 sec  2056.75 sec  0.00 sec  0.00 sec 
[02/21 19:59:41    770s] (I)       | | | +-Read nets                        6.27%  2056.75 sec  2056.75 sec  0.01 sec  0.01 sec 
[02/21 19:59:41    770s] (I)       | +-Create route DB                     19.26%  2056.76 sec  2056.78 sec  0.02 sec  0.02 sec 
[02/21 19:59:41    770s] (I)       | | +-Import route data (1T)            18.57%  2056.76 sec  2056.78 sec  0.02 sec  0.02 sec 
[02/21 19:59:41    770s] (I)       | | | +-Read blockages ( Layer 2-10 )    3.74%  2056.76 sec  2056.76 sec  0.00 sec  0.00 sec 
[02/21 19:59:41    770s] (I)       | | | | +-Read routing blockages         0.01%  2056.76 sec  2056.76 sec  0.00 sec  0.00 sec 
[02/21 19:59:41    770s] (I)       | | | | +-Read instance blockages        0.66%  2056.76 sec  2056.76 sec  0.00 sec  0.00 sec 
[02/21 19:59:41    770s] (I)       | | | | +-Read PG blockages              0.09%  2056.76 sec  2056.76 sec  0.00 sec  0.00 sec 
[02/21 19:59:41    770s] (I)       | | | | +-Read clock blockages           0.04%  2056.76 sec  2056.76 sec  0.00 sec  0.00 sec 
[02/21 19:59:41    770s] (I)       | | | | +-Read other blockages           0.04%  2056.76 sec  2056.76 sec  0.00 sec  0.00 sec 
[02/21 19:59:41    770s] (I)       | | | | +-Read halo blockages            0.04%  2056.76 sec  2056.76 sec  0.00 sec  0.00 sec 
[02/21 19:59:41    770s] (I)       | | | | +-Read boundary cut boxes        0.01%  2056.76 sec  2056.76 sec  0.00 sec  0.00 sec 
[02/21 19:59:41    770s] (I)       | | | +-Read blackboxes                  0.03%  2056.76 sec  2056.76 sec  0.00 sec  0.00 sec 
[02/21 19:59:41    770s] (I)       | | | +-Read prerouted                   2.00%  2056.76 sec  2056.77 sec  0.00 sec  0.00 sec 
[02/21 19:59:41    770s] (I)       | | | +-Read unlegalized nets            0.29%  2056.77 sec  2056.77 sec  0.00 sec  0.00 sec 
[02/21 19:59:41    770s] (I)       | | | +-Read nets                        1.54%  2056.77 sec  2056.77 sec  0.00 sec  0.00 sec 
[02/21 19:59:41    770s] (I)       | | | +-Set up via pillars               0.02%  2056.77 sec  2056.77 sec  0.00 sec  0.00 sec 
[02/21 19:59:41    770s] (I)       | | | +-Initialize 3D grid graph         0.07%  2056.77 sec  2056.77 sec  0.00 sec  0.00 sec 
[02/21 19:59:41    770s] (I)       | | | +-Model blockage capacity          3.80%  2056.77 sec  2056.77 sec  0.00 sec  0.01 sec 
[02/21 19:59:41    770s] (I)       | | | | +-Initialize 3D capacity         3.12%  2056.77 sec  2056.77 sec  0.00 sec  0.01 sec 
[02/21 19:59:41    770s] (I)       | +-Read aux data                        0.01%  2056.78 sec  2056.78 sec  0.00 sec  0.00 sec 
[02/21 19:59:41    770s] (I)       | +-Others data preparation              0.22%  2056.78 sec  2056.78 sec  0.00 sec  0.00 sec 
[02/21 19:59:41    770s] (I)       | +-Create route kernel                  5.45%  2056.78 sec  2056.78 sec  0.01 sec  0.00 sec 
[02/21 19:59:41    770s] (I)       +-Global Routing                        51.68%  2056.78 sec  2056.84 sec  0.05 sec  0.05 sec 
[02/21 19:59:41    770s] (I)       | +-Initialization                       0.75%  2056.78 sec  2056.79 sec  0.00 sec  0.00 sec 
[02/21 19:59:41    770s] (I)       | +-Net group 1                          8.35%  2056.79 sec  2056.79 sec  0.01 sec  0.01 sec 
[02/21 19:59:41    770s] (I)       | | +-Generate topology                  0.19%  2056.79 sec  2056.79 sec  0.00 sec  0.00 sec 
[02/21 19:59:41    770s] (I)       | | +-Phase 1a                           1.17%  2056.79 sec  2056.79 sec  0.00 sec  0.00 sec 
[02/21 19:59:41    770s] (I)       | | | +-Pattern routing (1T)             0.75%  2056.79 sec  2056.79 sec  0.00 sec  0.00 sec 
[02/21 19:59:41    770s] (I)       | | +-Phase 1b                           0.08%  2056.79 sec  2056.79 sec  0.00 sec  0.00 sec 
[02/21 19:59:41    770s] (I)       | | +-Phase 1c                           0.03%  2056.79 sec  2056.79 sec  0.00 sec  0.00 sec 
[02/21 19:59:41    770s] (I)       | | +-Phase 1d                           0.04%  2056.79 sec  2056.79 sec  0.00 sec  0.00 sec 
[02/21 19:59:41    770s] (I)       | | +-Phase 1e                           0.50%  2056.79 sec  2056.79 sec  0.00 sec  0.00 sec 
[02/21 19:59:41    770s] (I)       | | | +-Route legalization               0.01%  2056.79 sec  2056.79 sec  0.00 sec  0.00 sec 
[02/21 19:59:41    770s] (I)       | | +-Phase 1l                           2.30%  2056.79 sec  2056.79 sec  0.00 sec  0.01 sec 
[02/21 19:59:41    770s] (I)       | | | +-Layer assignment (1T)            1.90%  2056.79 sec  2056.79 sec  0.00 sec  0.01 sec 
[02/21 19:59:41    770s] (I)       | +-Net group 2                         37.92%  2056.80 sec  2056.83 sec  0.04 sec  0.04 sec 
[02/21 19:59:41    770s] (I)       | | +-Generate topology                  2.09%  2056.80 sec  2056.80 sec  0.00 sec  0.00 sec 
[02/21 19:59:41    770s] (I)       | | +-Phase 1a                           6.59%  2056.80 sec  2056.81 sec  0.01 sec  0.01 sec 
[02/21 19:59:41    770s] (I)       | | | +-Pattern routing (1T)             4.80%  2056.80 sec  2056.80 sec  0.01 sec  0.01 sec 
[02/21 19:59:41    770s] (I)       | | | +-Add via demand to 2D             0.92%  2056.80 sec  2056.81 sec  0.00 sec  0.00 sec 
[02/21 19:59:41    770s] (I)       | | +-Phase 1b                           0.13%  2056.81 sec  2056.81 sec  0.00 sec  0.00 sec 
[02/21 19:59:41    770s] (I)       | | +-Phase 1c                           0.04%  2056.81 sec  2056.81 sec  0.00 sec  0.00 sec 
[02/21 19:59:41    770s] (I)       | | +-Phase 1d                           0.03%  2056.81 sec  2056.81 sec  0.00 sec  0.00 sec 
[02/21 19:59:41    770s] (I)       | | +-Phase 1e                           0.49%  2056.81 sec  2056.81 sec  0.00 sec  0.00 sec 
[02/21 19:59:41    770s] (I)       | | | +-Route legalization               0.01%  2056.81 sec  2056.81 sec  0.00 sec  0.00 sec 
[02/21 19:59:41    770s] (I)       | | +-Phase 1l                          24.46%  2056.81 sec  2056.83 sec  0.03 sec  0.03 sec 
[02/21 19:59:41    770s] (I)       | | | +-Layer assignment (1T)           23.41%  2056.81 sec  2056.83 sec  0.02 sec  0.03 sec 
[02/21 19:59:41    770s] (I)       | +-Clean cong LA                        0.01%  2056.84 sec  2056.84 sec  0.00 sec  0.00 sec 
[02/21 19:59:41    770s] (I)       +-Export 3D cong map                     2.11%  2056.84 sec  2056.84 sec  0.00 sec  0.00 sec 
[02/21 19:59:41    770s] (I)       | +-Export 2D cong map                   0.21%  2056.84 sec  2056.84 sec  0.00 sec  0.00 sec 
[02/21 19:59:41    770s] (I)      ===================== Summary by functions =====================
[02/21 19:59:41    770s] (I)       Lv  Step                                 %      Real       CPU 
[02/21 19:59:41    770s] (I)      ----------------------------------------------------------------
[02/21 19:59:41    770s] (I)        0  Early Global Route kernel      100.00%  0.10 sec  0.10 sec 
[02/21 19:59:41    770s] (I)        1  Global Routing                  51.68%  0.05 sec  0.05 sec 
[02/21 19:59:41    770s] (I)        1  Import and model                38.29%  0.04 sec  0.04 sec 
[02/21 19:59:41    770s] (I)        1  Export 3D cong map               2.11%  0.00 sec  0.00 sec 
[02/21 19:59:41    770s] (I)        2  Net group 2                     37.92%  0.04 sec  0.04 sec 
[02/21 19:59:41    770s] (I)        2  Create route DB                 19.26%  0.02 sec  0.02 sec 
[02/21 19:59:41    770s] (I)        2  Create place DB                 10.80%  0.01 sec  0.02 sec 
[02/21 19:59:41    770s] (I)        2  Net group 1                      8.35%  0.01 sec  0.01 sec 
[02/21 19:59:41    770s] (I)        2  Create route kernel              5.45%  0.01 sec  0.00 sec 
[02/21 19:59:41    770s] (I)        2  Initialization                   0.75%  0.00 sec  0.00 sec 
[02/21 19:59:41    770s] (I)        2  Others data preparation          0.22%  0.00 sec  0.00 sec 
[02/21 19:59:41    770s] (I)        2  Export 2D cong map               0.21%  0.00 sec  0.00 sec 
[02/21 19:59:41    770s] (I)        2  Read aux data                    0.01%  0.00 sec  0.00 sec 
[02/21 19:59:41    770s] (I)        2  Clean cong LA                    0.01%  0.00 sec  0.00 sec 
[02/21 19:59:41    770s] (I)        3  Phase 1l                        26.76%  0.03 sec  0.04 sec 
[02/21 19:59:41    770s] (I)        3  Import route data (1T)          18.57%  0.02 sec  0.02 sec 
[02/21 19:59:41    770s] (I)        3  Import place data               10.40%  0.01 sec  0.02 sec 
[02/21 19:59:41    770s] (I)        3  Phase 1a                         7.76%  0.01 sec  0.01 sec 
[02/21 19:59:41    770s] (I)        3  Generate topology                2.28%  0.00 sec  0.00 sec 
[02/21 19:59:41    770s] (I)        3  Phase 1e                         0.99%  0.00 sec  0.00 sec 
[02/21 19:59:41    770s] (I)        3  Phase 1b                         0.22%  0.00 sec  0.00 sec 
[02/21 19:59:41    770s] (I)        3  Phase 1d                         0.07%  0.00 sec  0.00 sec 
[02/21 19:59:41    770s] (I)        3  Phase 1c                         0.07%  0.00 sec  0.00 sec 
[02/21 19:59:41    770s] (I)        4  Layer assignment (1T)           25.30%  0.03 sec  0.04 sec 
[02/21 19:59:41    770s] (I)        4  Read nets                        7.81%  0.01 sec  0.01 sec 
[02/21 19:59:41    770s] (I)        4  Pattern routing (1T)             5.54%  0.01 sec  0.01 sec 
[02/21 19:59:41    770s] (I)        4  Model blockage capacity          3.80%  0.00 sec  0.01 sec 
[02/21 19:59:41    770s] (I)        4  Read blockages ( Layer 2-10 )    3.74%  0.00 sec  0.00 sec 
[02/21 19:59:41    770s] (I)        4  Read instances and placement     3.33%  0.00 sec  0.00 sec 
[02/21 19:59:41    770s] (I)        4  Read prerouted                   2.00%  0.00 sec  0.00 sec 
[02/21 19:59:41    770s] (I)        4  Add via demand to 2D             0.92%  0.00 sec  0.00 sec 
[02/21 19:59:41    770s] (I)        4  Read unlegalized nets            0.29%  0.00 sec  0.00 sec 
[02/21 19:59:41    770s] (I)        4  Initialize 3D grid graph         0.07%  0.00 sec  0.00 sec 
[02/21 19:59:41    770s] (I)        4  Read blackboxes                  0.03%  0.00 sec  0.00 sec 
[02/21 19:59:41    770s] (I)        4  Set up via pillars               0.02%  0.00 sec  0.00 sec 
[02/21 19:59:41    770s] (I)        4  Route legalization               0.02%  0.00 sec  0.00 sec 
[02/21 19:59:41    770s] (I)        5  Initialize 3D capacity           3.12%  0.00 sec  0.01 sec 
[02/21 19:59:41    770s] (I)        5  Read instance blockages          0.66%  0.00 sec  0.00 sec 
[02/21 19:59:41    770s] (I)        5  Read PG blockages                0.09%  0.00 sec  0.00 sec 
[02/21 19:59:41    770s] (I)        5  Read clock blockages             0.04%  0.00 sec  0.00 sec 
[02/21 19:59:41    770s] (I)        5  Read other blockages             0.04%  0.00 sec  0.00 sec 
[02/21 19:59:41    770s] (I)        5  Read halo blockages              0.04%  0.00 sec  0.00 sec 
[02/21 19:59:41    770s] (I)        5  Read routing blockages           0.01%  0.00 sec  0.00 sec 
[02/21 19:59:41    770s] (I)        5  Read boundary cut boxes          0.01%  0.00 sec  0.00 sec 
[02/21 19:59:41    770s] OPERPROF: Starting HotSpotCal at level 1, MEM:2091.1M, EPOCH TIME: 1677038381.520331
[02/21 19:59:41    770s] [hotspot] +------------+---------------+---------------+
[02/21 19:59:41    770s] [hotspot] |            |   max hotspot | total hotspot |
[02/21 19:59:41    770s] [hotspot] +------------+---------------+---------------+
[02/21 19:59:41    770s] [hotspot] | normalized |          0.00 |          0.00 |
[02/21 19:59:41    770s] [hotspot] +------------+---------------+---------------+
[02/21 19:59:41    770s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/21 19:59:41    770s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/21 19:59:41    770s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:2091.1M, EPOCH TIME: 1677038381.521367
[02/21 19:59:41    770s] [hotspot] Hotspot report including placement blocked areas
[02/21 19:59:41    770s] OPERPROF: Starting HotSpotCal at level 1, MEM:2091.1M, EPOCH TIME: 1677038381.521748
[02/21 19:59:41    770s] [hotspot] +------------+---------------+---------------+
[02/21 19:59:41    770s] [hotspot] |            |   max hotspot | total hotspot |
[02/21 19:59:41    770s] [hotspot] +------------+---------------+---------------+
[02/21 19:59:41    770s] [hotspot] | normalized |          0.00 |          0.00 |
[02/21 19:59:41    770s] [hotspot] +------------+---------------+---------------+
[02/21 19:59:41    770s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/21 19:59:41    770s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/21 19:59:41    770s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:2091.1M, EPOCH TIME: 1677038381.522727
[02/21 19:59:41    770s] Reported timing to dir ./timingReports
[02/21 19:59:41    770s] **optDesign ... cpu = 0:00:12, real = 0:00:12, mem = 1684.2M, totSessionCpu=0:12:51 **
[02/21 19:59:41    770s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2045.1M, EPOCH TIME: 1677038381.560355
[02/21 19:59:41    770s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:41    770s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:41    770s] 
[02/21 19:59:41    770s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 19:59:41    770s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.006, MEM:2045.1M, EPOCH TIME: 1677038381.566053
[02/21 19:59:41    770s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[02/21 19:59:41    770s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:44    771s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 VView1 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.003  |  0.004  |  0.003  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   768   |   512   |   256   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2060.6M, EPOCH TIME: 1677038384.985129
[02/21 19:59:44    771s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:44    771s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:44    771s] 
[02/21 19:59:44    771s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 19:59:44    771s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.006, MEM:2060.6M, EPOCH TIME: 1677038384.990905
[02/21 19:59:44    771s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[02/21 19:59:44    771s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:44    771s] Density: 61.072%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:2060.6M, EPOCH TIME: 1677038384.996018
[02/21 19:59:44    771s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:44    771s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:45    771s] 
[02/21 19:59:45    771s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 19:59:45    771s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.006, MEM:2060.6M, EPOCH TIME: 1677038385.001917
[02/21 19:59:45    771s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[02/21 19:59:45    771s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:45    771s] **optDesign ... cpu = 0:00:12, real = 0:00:16, mem = 1685.6M, totSessionCpu=0:12:51 **
[02/21 19:59:45    771s] *** Finished optDesign ***
[02/21 19:59:45    771s] 
[02/21 19:59:45    771s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:15.0 real=0:00:17.9)
[02/21 19:59:45    771s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:00.7 real=0:00:00.7)
[02/21 19:59:45    771s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:01.3 real=0:00:01.3)
[02/21 19:59:45    771s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:02.4 real=0:00:02.4)
[02/21 19:59:45    771s] Deleting Lib Analyzer.
[02/21 19:59:45    771s] Info: Destroy the CCOpt slew target map.
[02/21 19:59:45    771s] clean pInstBBox. size 0
[02/21 19:59:45    771s] 
[02/21 19:59:45    771s] TimeStamp Deleting Cell Server Begin ...
[02/21 19:59:45    771s] 
[02/21 19:59:45    771s] TimeStamp Deleting Cell Server End ...
[02/21 19:59:45    771s] Set place::cacheFPlanSiteMark to 0
[02/21 19:59:45    771s] All LLGs are deleted
[02/21 19:59:45    771s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:45    771s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 19:59:45    771s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2060.5M, EPOCH TIME: 1677038385.061982
[02/21 19:59:45    771s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2060.5M, EPOCH TIME: 1677038385.062248
[02/21 19:59:45    771s] Info: pop threads available for lower-level modules during optimization.
[02/21 19:59:45    771s] 
[02/21 19:59:45    771s] *** Summary of all messages that are not suppressed in this session:
[02/21 19:59:45    771s] Severity  ID               Count  Summary                                  
[02/21 19:59:45    771s] WARNING   IMPEXT-3530          5  The process node is not set. Use the com...
[02/21 19:59:45    771s] WARNING   IMPSP-105           18  'setPlaceMode -maxRouteLayer' will becom...
[02/21 19:59:45    771s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[02/21 19:59:45    771s] WARNING   IMPCCOPT-1184        1  The library has no usable balanced %ss f...
[02/21 19:59:45    771s] WARNING   IMPCCOPT-1261       34  The skew target of %s for %s in %sdelay ...
[02/21 19:59:45    771s] WARNING   IMPCCOPT-1007        1  Did not meet the max transition constrai...
[02/21 19:59:45    771s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[02/21 19:59:45    771s] *** Message Summary: 62 warning(s), 0 error(s)
[02/21 19:59:45    771s] 
[02/21 19:59:45    771s] *** ccopt_design #1 [finish] : cpu/real = 0:00:26.2/0:00:30.5 (0.9), totSession cpu/real = 0:12:51.3/1:33:12.8 (0.1), mem = 2060.5M
[02/21 19:59:45    771s] 
[02/21 19:59:45    771s] =============================================================================================
[02/21 19:59:45    771s]  Final TAT Report : ccopt_design #1                                             21.15-s110_1
[02/21 19:59:45    771s] =============================================================================================
[02/21 19:59:45    771s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/21 19:59:45    771s] ---------------------------------------------------------------------------------------------
[02/21 19:59:45    771s] [ InitOpt                ]      1   0:00:01.1  (   3.7 % )     0:00:02.4 /  0:00:02.4    1.0
[02/21 19:59:45    771s] [ TnsOpt                 ]      1   0:00:00.6  (   1.9 % )     0:00:00.8 /  0:00:00.8    1.0
[02/21 19:59:45    771s] [ GlobalOpt              ]      1   0:00:00.7  (   2.2 % )     0:00:00.7 /  0:00:00.7    1.0
[02/21 19:59:45    771s] [ DrvOpt                 ]      2   0:00:00.6  (   1.8 % )     0:00:00.6 /  0:00:00.5    1.0
[02/21 19:59:45    771s] [ AreaOpt                ]      1   0:00:01.0  (   3.4 % )     0:00:01.2 /  0:00:01.2    1.0
[02/21 19:59:45    771s] [ ViewPruning            ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[02/21 19:59:45    771s] [ OptSummaryReport       ]      2   0:00:00.1  (   0.2 % )     0:00:04.7 /  0:00:01.9    0.4
[02/21 19:59:45    771s] [ DrvReport              ]      2   0:00:03.0  (   9.9 % )     0:00:03.0 /  0:00:00.2    0.1
[02/21 19:59:45    771s] [ CongRefineRouteType    ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[02/21 19:59:45    771s] [ SlackTraversorInit     ]      7   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.0
[02/21 19:59:45    771s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 19:59:45    771s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[02/21 19:59:45    771s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 19:59:45    771s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[02/21 19:59:45    771s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[02/21 19:59:45    771s] [ IncrReplace            ]      1   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.0
[02/21 19:59:45    771s] [ RefinePlace            ]      2   0:00:00.4  (   1.2 % )     0:00:00.4 /  0:00:00.4    1.0
[02/21 19:59:45    771s] [ CTS                    ]      1   0:00:13.3  (  43.5 % )     0:00:14.9 /  0:00:13.7    0.9
[02/21 19:59:45    771s] [ EarlyGlobalRoute       ]      7   0:00:01.3  (   4.3 % )     0:00:01.3 /  0:00:01.3    1.0
[02/21 19:59:45    771s] [ ExtractRC              ]      5   0:00:00.3  (   1.0 % )     0:00:00.3 /  0:00:00.3    1.0
[02/21 19:59:45    771s] [ TimingUpdate           ]     26   0:00:00.9  (   2.9 % )     0:00:02.7 /  0:00:02.7    1.0
[02/21 19:59:45    771s] [ FullDelayCalc          ]      5   0:00:04.1  (  13.4 % )     0:00:04.1 /  0:00:04.1    1.0
[02/21 19:59:45    771s] [ TimingReport           ]      2   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[02/21 19:59:45    771s] [ GenerateReports        ]      1   0:00:00.3  (   1.1 % )     0:00:00.3 /  0:00:00.3    1.0
[02/21 19:59:45    771s] [ MISC                   ]          0:00:02.3  (   7.5 % )     0:00:02.3 /  0:00:02.1    0.9
[02/21 19:59:45    771s] ---------------------------------------------------------------------------------------------
[02/21 19:59:45    771s]  ccopt_design #1 TOTAL              0:00:30.5  ( 100.0 % )     0:00:30.5 /  0:00:26.2    0.9
[02/21 19:59:45    771s] ---------------------------------------------------------------------------------------------
[02/21 19:59:45    771s] 
[02/21 19:59:45    771s] #% End ccopt_design (date=02/21 19:59:45, total cpu=0:00:26.3, real=0:00:31.0, peak res=1710.8M, current mem=1588.8M)
[02/21 20:00:19    774s] <CMD> saveDesign test_05_cts.enc
[02/21 20:00:19    774s] #% Begin save design ... (date=02/21 20:00:19, mem=1589.1M)
[02/21 20:00:20    774s] % Begin Save ccopt configuration ... (date=02/21 20:00:19, mem=1589.1M)
[02/21 20:00:20    774s] % End Save ccopt configuration ... (date=02/21 20:00:20, total cpu=0:00:00.1, real=0:00:00.0, peak res=1589.8M, current mem=1589.8M)
[02/21 20:00:20    775s] % Begin Save netlist data ... (date=02/21 20:00:20, mem=1589.8M)
[02/21 20:00:20    775s] Writing Binary DB to test_05_cts.enc.dat/VQS64_4.v.bin in single-threaded mode...
[02/21 20:00:20    775s] % End Save netlist data ... (date=02/21 20:00:20, total cpu=0:00:00.1, real=0:00:00.0, peak res=1589.8M, current mem=1589.8M)
[02/21 20:00:20    775s] Saving symbol-table file ...
[02/21 20:00:20    775s] Saving congestion map file test_05_cts.enc.dat/VQS64_4.route.congmap.gz ...
[02/21 20:00:21    775s] % Begin Save AAE data ... (date=02/21 20:00:20, mem=1589.9M)
[02/21 20:00:21    775s] Saving AAE Data ...
[02/21 20:00:21    775s] % End Save AAE data ... (date=02/21 20:00:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=1589.9M, current mem=1589.9M)
[02/21 20:00:21    775s] Saving preference file test_05_cts.enc.dat/gui.pref.tcl ...
[02/21 20:00:21    775s] Saving mode setting ...
[02/21 20:00:21    775s] Saving global file ...
[02/21 20:00:21    775s] % Begin Save floorplan data ... (date=02/21 20:00:21, mem=1590.2M)
[02/21 20:00:21    775s] Saving floorplan file ...
[02/21 20:00:22    775s] % End Save floorplan data ... (date=02/21 20:00:21, total cpu=0:00:00.0, real=0:00:01.0, peak res=1590.2M, current mem=1590.2M)
[02/21 20:00:22    775s] Saving PG file test_05_cts.enc.dat/VQS64_4.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Tue Feb 21 20:00:22 2023)
[02/21 20:00:22    775s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1972.3M) ***
[02/21 20:00:22    775s] Saving Drc markers ...
[02/21 20:00:22    775s] ... No Drc file written since there is no markers found.
[02/21 20:00:22    775s] % Begin Save placement data ... (date=02/21 20:00:22, mem=1590.2M)
[02/21 20:00:22    775s] ** Saving stdCellPlacement_binary (version# 2) ...
[02/21 20:00:22    775s] Save Adaptive View Pruning View Names to Binary file
[02/21 20:00:22    775s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1975.3M) ***
[02/21 20:00:22    775s] % End Save placement data ... (date=02/21 20:00:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=1590.2M, current mem=1590.2M)
[02/21 20:00:22    775s] % Begin Save routing data ... (date=02/21 20:00:22, mem=1590.2M)
[02/21 20:00:22    775s] Saving route file ...
[02/21 20:00:22    775s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1972.3M) ***
[02/21 20:00:22    775s] % End Save routing data ... (date=02/21 20:00:22, total cpu=0:00:00.1, real=0:00:00.0, peak res=1591.3M, current mem=1590.4M)
[02/21 20:00:22    775s] Saving property file test_05_cts.enc.dat/VQS64_4.prop
[02/21 20:00:22    775s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1975.3M) ***
[02/21 20:00:23    775s] #Saving pin access data to file test_05_cts.enc.dat/VQS64_4.apa ...
[02/21 20:00:23    775s] #
[02/21 20:00:23    775s] Saving rc congestion map test_05_cts.enc.dat/VQS64_4.congmap.gz ...
[02/21 20:00:23    775s] % Begin Save power constraints data ... (date=02/21 20:00:23, mem=1590.4M)
[02/21 20:00:23    775s] % End Save power constraints data ... (date=02/21 20:00:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=1590.4M, current mem=1590.4M)
[02/21 20:00:24    775s] Generated self-contained design test_05_cts.enc.dat
[02/21 20:00:24    775s] #% End save design ... (date=02/21 20:00:24, total cpu=0:00:01.1, real=0:00:05.0, peak res=1591.3M, current mem=1589.6M)
[02/21 20:00:24    775s] *** Message Summary: 0 warning(s), 0 error(s)
[02/21 20:00:24    775s] 
[02/21 20:00:55    780s] <CMD> timeDesign -postCTS
[02/21 20:00:55    780s] *** timeDesign #2 [begin] : totSession cpu/real = 0:13:00.8/1:34:22.9 (0.1), mem = 1979.4M
[02/21 20:00:55    780s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1979.4M, EPOCH TIME: 1677038455.226797
[02/21 20:00:55    780s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:00:55    780s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:00:55    780s] All LLGs are deleted
[02/21 20:00:55    780s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:00:55    780s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:00:55    780s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1979.4M, EPOCH TIME: 1677038455.227036
[02/21 20:00:55    780s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1979.4M, EPOCH TIME: 1677038455.227206
[02/21 20:00:55    780s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1979.4M, EPOCH TIME: 1677038455.227395
[02/21 20:00:55    780s] Start to check current routing status for nets...
[02/21 20:00:55    780s] Using hname+ instead name for net compare
[02/21 20:00:55    780s] All nets are already routed correctly.
[02/21 20:00:55    780s] End to check current routing status for nets (mem=1979.4M)
[02/21 20:00:55    780s] Effort level <high> specified for reg2reg path_group
[02/21 20:00:55    780s] All LLGs are deleted
[02/21 20:00:55    780s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:00:55    780s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:00:55    780s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1981.4M, EPOCH TIME: 1677038455.327455
[02/21 20:00:55    780s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1981.4M, EPOCH TIME: 1677038455.327677
[02/21 20:00:55    780s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1981.4M, EPOCH TIME: 1677038455.328832
[02/21 20:00:55    780s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:00:55    780s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:00:55    780s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1981.4M, EPOCH TIME: 1677038455.329290
[02/21 20:00:55    780s] Max number of tech site patterns supported in site array is 256.
[02/21 20:00:55    780s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/21 20:00:55    780s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1981.4M, EPOCH TIME: 1677038455.333553
[02/21 20:00:55    780s] After signature check, allow fast init is true, keep pre-filter is true.
[02/21 20:00:55    780s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/21 20:00:55    780s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1981.4M, EPOCH TIME: 1677038455.334082
[02/21 20:00:55    780s] Fast DP-INIT is on for default
[02/21 20:00:55    780s] Atter site array init, number of instance map data is 0.
[02/21 20:00:55    780s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.000, REAL:0.006, MEM:1981.4M, EPOCH TIME: 1677038455.335352
[02/21 20:00:55    780s] 
[02/21 20:00:55    780s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 20:00:55    780s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.008, MEM:1981.4M, EPOCH TIME: 1677038455.336471
[02/21 20:00:55    780s] All LLGs are deleted
[02/21 20:00:55    780s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[02/21 20:00:55    780s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:00:55    780s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1981.4M, EPOCH TIME: 1677038455.338061
[02/21 20:00:55    780s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1981.4M, EPOCH TIME: 1677038455.338255
[02/21 20:00:59    781s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 VView1 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.003  |  0.004  |  0.003  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   768   |   512   |   256   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[02/21 20:00:59    781s] All LLGs are deleted
[02/21 20:00:59    781s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:00:59    781s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:00:59    781s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1979.6M, EPOCH TIME: 1677038459.446192
[02/21 20:00:59    781s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1979.6M, EPOCH TIME: 1677038459.446403
[02/21 20:00:59    781s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1979.6M, EPOCH TIME: 1677038459.447408
[02/21 20:00:59    781s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:00:59    781s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:00:59    781s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1979.6M, EPOCH TIME: 1677038459.447824
[02/21 20:00:59    781s] Max number of tech site patterns supported in site array is 256.
[02/21 20:00:59    781s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/21 20:00:59    781s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1979.6M, EPOCH TIME: 1677038459.451986
[02/21 20:00:59    781s] After signature check, allow fast init is true, keep pre-filter is true.
[02/21 20:00:59    781s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/21 20:00:59    781s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1979.6M, EPOCH TIME: 1677038459.452523
[02/21 20:00:59    781s] Fast DP-INIT is on for default
[02/21 20:00:59    781s] Atter site array init, number of instance map data is 0.
[02/21 20:00:59    781s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:1979.6M, EPOCH TIME: 1677038459.453681
[02/21 20:00:59    781s] 
[02/21 20:00:59    781s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 20:00:59    781s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.007, MEM:1979.6M, EPOCH TIME: 1677038459.454775
[02/21 20:00:59    781s] All LLGs are deleted
[02/21 20:00:59    781s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[02/21 20:00:59    781s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:00:59    781s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1979.6M, EPOCH TIME: 1677038459.456243
[02/21 20:00:59    781s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1979.6M, EPOCH TIME: 1677038459.456433
[02/21 20:00:59    781s] Density: 61.072%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
All LLGs are deleted
[02/21 20:00:59    781s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:00:59    781s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:00:59    781s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1979.6M, EPOCH TIME: 1677038459.459359
[02/21 20:00:59    781s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1979.6M, EPOCH TIME: 1677038459.459568
[02/21 20:00:59    781s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1979.6M, EPOCH TIME: 1677038459.460511
[02/21 20:00:59    781s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:00:59    781s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:00:59    781s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1979.6M, EPOCH TIME: 1677038459.460870
[02/21 20:00:59    781s] Max number of tech site patterns supported in site array is 256.
[02/21 20:00:59    781s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/21 20:00:59    781s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1979.6M, EPOCH TIME: 1677038459.464947
[02/21 20:00:59    781s] After signature check, allow fast init is true, keep pre-filter is true.
[02/21 20:00:59    781s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/21 20:00:59    781s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1979.6M, EPOCH TIME: 1677038459.465351
[02/21 20:00:59    781s] Fast DP-INIT is on for default
[02/21 20:00:59    781s] Atter site array init, number of instance map data is 0.
[02/21 20:00:59    781s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:1979.6M, EPOCH TIME: 1677038459.466480
[02/21 20:00:59    781s] 
[02/21 20:00:59    781s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 20:00:59    781s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.007, MEM:1979.6M, EPOCH TIME: 1677038459.467444
[02/21 20:00:59    781s] All LLGs are deleted
[02/21 20:00:59    781s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[02/21 20:00:59    781s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:00:59    781s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1979.6M, EPOCH TIME: 1677038459.468888
[02/21 20:00:59    781s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1979.6M, EPOCH TIME: 1677038459.469079
[02/21 20:00:59    781s] Reported timing to dir ./timingReports
[02/21 20:00:59    781s] Total CPU time: 0.74 sec
[02/21 20:00:59    781s] Total Real time: 4.0 sec
[02/21 20:00:59    781s] Total Memory Usage: 1979.554688 Mbytes
[02/21 20:00:59    781s] Info: pop threads available for lower-level modules during optimization.
[02/21 20:00:59    781s] *** timeDesign #2 [finish] : cpu/real = 0:00:00.7/0:00:04.3 (0.2), totSession cpu/real = 0:13:01.5/1:34:27.2 (0.1), mem = 1979.6M
[02/21 20:00:59    781s] 
[02/21 20:00:59    781s] =============================================================================================
[02/21 20:00:59    781s]  Final TAT Report : timeDesign #2                                               21.15-s110_1
[02/21 20:00:59    781s] =============================================================================================
[02/21 20:00:59    781s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/21 20:00:59    781s] ---------------------------------------------------------------------------------------------
[02/21 20:00:59    781s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 20:00:59    781s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.2 % )     0:00:04.1 /  0:00:00.6    0.1
[02/21 20:00:59    781s] [ DrvReport              ]      1   0:00:03.6  (  85.1 % )     0:00:03.6 /  0:00:00.1    0.0
[02/21 20:00:59    781s] [ TimingUpdate           ]      1   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    1.1
[02/21 20:00:59    781s] [ TimingReport           ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.0
[02/21 20:00:59    781s] [ GenerateReports        ]      1   0:00:00.4  (   8.2 % )     0:00:00.4 /  0:00:00.3    1.0
[02/21 20:00:59    781s] [ MISC                   ]          0:00:00.1  (   3.1 % )     0:00:00.1 /  0:00:00.1    1.0
[02/21 20:00:59    781s] ---------------------------------------------------------------------------------------------
[02/21 20:00:59    781s]  timeDesign #2 TOTAL                0:00:04.3  ( 100.0 % )     0:00:04.3 /  0:00:00.7    0.2
[02/21 20:00:59    781s] ---------------------------------------------------------------------------------------------
[02/21 20:00:59    781s] 
[02/21 20:01:41    788s] <CMD> optDesign -postCTS
[02/21 20:01:41    788s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1590.1M, totSessionCpu=0:13:08 **
[02/21 20:01:41    788s] *** optDesign #1 [begin] : totSession cpu/real = 0:13:08.3/1:35:09.5 (0.1), mem = 1979.6M
[02/21 20:01:41    788s] Info: 1 threads available for lower-level modules during optimization.
[02/21 20:01:41    788s] GigaOpt running with 1 threads.
[02/21 20:01:41    788s] *** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:13:08.3/1:35:09.5 (0.1), mem = 1979.6M
[02/21 20:01:41    788s] **INFO: User settings:
[02/21 20:01:41    788s] setExtractRCMode -engine                            preRoute
[02/21 20:01:41    788s] setUsefulSkewMode -ecoRoute                         false
[02/21 20:01:41    788s] setUsefulSkewMode -maxAllowedDelay                  1
[02/21 20:01:41    788s] setUsefulSkewMode -noBoundary                       false
[02/21 20:01:41    788s] setDelayCalMode -enable_high_fanout                 true
[02/21 20:01:41    788s] setDelayCalMode -engine                             aae
[02/21 20:01:41    788s] setDelayCalMode -ignoreNetLoad                      false
[02/21 20:01:41    788s] setDelayCalMode -SIAware                            false
[02/21 20:01:41    788s] setDelayCalMode -socv_accuracy_mode                 low
[02/21 20:01:41    788s] setOptMode -activeSetupViews                        { VView1 }
[02/21 20:01:41    788s] setOptMode -autoSetupViews                          { VView1}
[02/21 20:01:41    788s] setOptMode -autoTDGRSetupViews                      { VView1}
[02/21 20:01:41    788s] setOptMode -drcMargin                               0
[02/21 20:01:41    788s] setOptMode -fixDrc                                  true
[02/21 20:01:41    788s] setOptMode -optimizeFF                              true
[02/21 20:01:41    788s] setOptMode -preserveAllSequential                   false
[02/21 20:01:41    788s] setOptMode -setupTargetSlack                        0
[02/21 20:01:41    788s] setPlaceMode -maxRouteLayer                         6
[02/21 20:01:41    788s] setPlaceMode -place_design_floorplan_mode           false
[02/21 20:01:41    788s] setPlaceMode -place_detail_check_route              false
[02/21 20:01:41    788s] setPlaceMode -place_detail_preserve_routing         true
[02/21 20:01:41    788s] setPlaceMode -place_detail_remove_affected_routing  false
[02/21 20:01:41    788s] setPlaceMode -place_detail_swap_eeq_cells           false
[02/21 20:01:41    788s] setPlaceMode -place_global_clock_gate_aware         true
[02/21 20:01:41    788s] setPlaceMode -place_global_cong_effort              auto
[02/21 20:01:41    788s] setPlaceMode -place_global_ignore_scan              true
[02/21 20:01:41    788s] setPlaceMode -place_global_ignore_spare             false
[02/21 20:01:41    788s] setPlaceMode -place_global_module_aware_spare       false
[02/21 20:01:41    788s] setPlaceMode -place_global_place_io_pins            true
[02/21 20:01:41    788s] setPlaceMode -place_global_reorder_scan             true
[02/21 20:01:41    788s] setPlaceMode -powerDriven                           false
[02/21 20:01:41    788s] setPlaceMode -timingDriven                          true
[02/21 20:01:41    788s] setAnalysisMode -analysisType                       single
[02/21 20:01:41    788s] setAnalysisMode -checkType                          setup
[02/21 20:01:41    788s] setAnalysisMode -clkSrcPath                         true
[02/21 20:01:41    788s] setAnalysisMode -clockPropagation                   sdcControl
[02/21 20:01:41    788s] setAnalysisMode -skew                               true
[02/21 20:01:41    788s] setAnalysisMode -usefulSkew                         true
[02/21 20:01:41    788s] setAnalysisMode -virtualIPO                         false
[02/21 20:01:41    788s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[02/21 20:01:41    788s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[02/21 20:01:41    788s] 
[02/21 20:01:41    788s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[02/21 20:01:41    788s] 
[02/21 20:01:41    788s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/21 20:01:41    788s] Summary for sequential cells identification: 
[02/21 20:01:41    788s]   Identified SBFF number: 16
[02/21 20:01:41    788s]   Identified MBFF number: 0
[02/21 20:01:41    788s]   Identified SB Latch number: 0
[02/21 20:01:41    788s]   Identified MB Latch number: 0
[02/21 20:01:41    788s]   Not identified SBFF number: 0
[02/21 20:01:41    788s]   Not identified MBFF number: 0
[02/21 20:01:41    788s]   Not identified SB Latch number: 0
[02/21 20:01:41    788s]   Not identified MB Latch number: 0
[02/21 20:01:41    788s]   Number of sequential cells which are not FFs: 13
[02/21 20:01:41    788s]  Visiting view : VView1
[02/21 20:01:41    788s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[02/21 20:01:41    788s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[02/21 20:01:41    788s]  Visiting view : VView1
[02/21 20:01:41    788s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[02/21 20:01:41    788s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[02/21 20:01:41    788s] TLC MultiMap info (StdDelay):
[02/21 20:01:41    788s]   : VDCCorner + VTLib + 1 + no RcCorner := 9.5ps
[02/21 20:01:41    788s]   : VDCCorner + VTLib + 1 + VRCCorner := 10.1ps
[02/21 20:01:41    788s]  Setting StdDelay to: 10.1ps
[02/21 20:01:41    788s] 
[02/21 20:01:41    788s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/21 20:01:41    788s] Need call spDPlaceInit before registerPrioInstLoc.
[02/21 20:01:41    788s] OPERPROF: Starting DPlace-Init at level 1, MEM:1981.6M, EPOCH TIME: 1677038501.915089
[02/21 20:01:41    788s] Processing tracks to init pin-track alignment.
[02/21 20:01:41    788s] z: 2, totalTracks: 1
[02/21 20:01:41    788s] z: 4, totalTracks: 1
[02/21 20:01:41    788s] z: 6, totalTracks: 1
[02/21 20:01:41    788s] z: 8, totalTracks: 1
[02/21 20:01:41    788s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/21 20:01:41    788s] All LLGs are deleted
[02/21 20:01:41    788s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:01:41    788s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:01:41    788s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1981.6M, EPOCH TIME: 1677038501.918010
[02/21 20:01:41    788s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1981.6M, EPOCH TIME: 1677038501.918213
[02/21 20:01:41    788s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1981.6M, EPOCH TIME: 1677038501.919215
[02/21 20:01:41    788s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:01:41    788s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:01:41    788s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1981.6M, EPOCH TIME: 1677038501.919727
[02/21 20:01:41    788s] Max number of tech site patterns supported in site array is 256.
[02/21 20:01:41    788s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/21 20:01:41    788s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1981.6M, EPOCH TIME: 1677038501.923731
[02/21 20:01:41    788s] After signature check, allow fast init is true, keep pre-filter is true.
[02/21 20:01:41    788s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/21 20:01:41    788s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:1981.6M, EPOCH TIME: 1677038501.924264
[02/21 20:01:41    788s] Fast DP-INIT is on for default
[02/21 20:01:41    788s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/21 20:01:41    788s] Atter site array init, number of instance map data is 0.
[02/21 20:01:41    788s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.006, MEM:1981.6M, EPOCH TIME: 1677038501.925427
[02/21 20:01:41    788s] 
[02/21 20:01:41    788s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 20:01:41    788s] OPERPROF:     Starting CMU at level 3, MEM:1981.6M, EPOCH TIME: 1677038501.926120
[02/21 20:01:41    788s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1981.6M, EPOCH TIME: 1677038501.926655
[02/21 20:01:41    788s] 
[02/21 20:01:41    788s] Bad Lib Cell Checking (CMU) is done! (0)
[02/21 20:01:41    788s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:1981.6M, EPOCH TIME: 1677038501.927271
[02/21 20:01:41    788s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1981.6M, EPOCH TIME: 1677038501.927433
[02/21 20:01:41    788s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1981.6M, EPOCH TIME: 1677038501.927620
[02/21 20:01:41    788s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1981.6MB).
[02/21 20:01:41    788s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.014, MEM:1981.6M, EPOCH TIME: 1677038501.929131
[02/21 20:01:41    788s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1981.6M, EPOCH TIME: 1677038501.929295
[02/21 20:01:41    788s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[02/21 20:01:41    788s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:01:41    788s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:01:41    788s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:01:41    788s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.009, MEM:1979.6M, EPOCH TIME: 1677038501.938011
[02/21 20:01:41    788s] 
[02/21 20:01:41    788s] Creating Lib Analyzer ...
[02/21 20:01:41    788s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[02/21 20:01:41    788s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[02/21 20:01:41    788s] Total number of usable delay cells from Lib Analyzer: 0 ()
[02/21 20:01:41    788s] 
[02/21 20:01:41    788s] {RT VRCCorner 0 10 10 {4 1} {7 0} {9 0} 3}
[02/21 20:01:42    788s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:13:09 mem=2001.6M
[02/21 20:01:42    788s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:13:09 mem=2001.6M
[02/21 20:01:42    788s] Creating Lib Analyzer, finished. 
[02/21 20:01:42    788s] Effort level <high> specified for reg2reg path_group
[02/21 20:01:42    788s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1596.0M, totSessionCpu=0:13:09 **
[02/21 20:01:42    788s] *** optDesign -postCTS ***
[02/21 20:01:42    788s] DRC Margin: user margin 0.0; extra margin 0.2
[02/21 20:01:42    788s] Hold Target Slack: user slack 0
[02/21 20:01:42    788s] Setup Target Slack: user slack 0; extra slack 0.0
[02/21 20:01:42    788s] setUsefulSkewMode -ecoRoute false
[02/21 20:01:42    788s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2003.6M, EPOCH TIME: 1677038502.487392
[02/21 20:01:42    788s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:01:42    788s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:01:42    788s] 
[02/21 20:01:42    788s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 20:01:42    788s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.006, MEM:2003.6M, EPOCH TIME: 1677038502.493018
[02/21 20:01:42    788s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[02/21 20:01:42    788s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:01:42    788s] Multi-VT timing optimization disabled based on library information.
[02/21 20:01:42    788s] 
[02/21 20:01:42    788s] TimeStamp Deleting Cell Server Begin ...
[02/21 20:01:42    788s] Deleting Lib Analyzer.
[02/21 20:01:42    788s] 
[02/21 20:01:42    788s] TimeStamp Deleting Cell Server End ...
[02/21 20:01:42    788s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/21 20:01:42    788s] 
[02/21 20:01:42    788s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/21 20:01:42    788s] Summary for sequential cells identification: 
[02/21 20:01:42    788s]   Identified SBFF number: 16
[02/21 20:01:42    788s]   Identified MBFF number: 0
[02/21 20:01:42    788s]   Identified SB Latch number: 0
[02/21 20:01:42    788s]   Identified MB Latch number: 0
[02/21 20:01:42    788s]   Not identified SBFF number: 0
[02/21 20:01:42    788s]   Not identified MBFF number: 0
[02/21 20:01:42    788s]   Not identified SB Latch number: 0
[02/21 20:01:42    788s]   Not identified MB Latch number: 0
[02/21 20:01:42    788s]   Number of sequential cells which are not FFs: 13
[02/21 20:01:42    788s]  Visiting view : VView1
[02/21 20:01:42    788s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[02/21 20:01:42    788s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[02/21 20:01:42    788s]  Visiting view : VView1
[02/21 20:01:42    788s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[02/21 20:01:42    788s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[02/21 20:01:42    788s] TLC MultiMap info (StdDelay):
[02/21 20:01:42    788s]   : VDCCorner + VTLib + 1 + no RcCorner := 9.5ps
[02/21 20:01:42    788s]   : VDCCorner + VTLib + 1 + VRCCorner := 10.1ps
[02/21 20:01:42    788s]  Setting StdDelay to: 10.1ps
[02/21 20:01:42    788s] 
[02/21 20:01:42    788s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/21 20:01:42    788s] 
[02/21 20:01:42    788s] TimeStamp Deleting Cell Server Begin ...
[02/21 20:01:42    788s] 
[02/21 20:01:42    788s] TimeStamp Deleting Cell Server End ...
[02/21 20:01:42    788s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2003.6M, EPOCH TIME: 1677038502.523460
[02/21 20:01:42    788s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:01:42    788s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:01:42    788s] All LLGs are deleted
[02/21 20:01:42    788s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:01:42    788s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:01:42    788s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2003.6M, EPOCH TIME: 1677038502.523719
[02/21 20:01:42    788s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2003.6M, EPOCH TIME: 1677038502.523886
[02/21 20:01:42    788s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.002, MEM:1997.6M, EPOCH TIME: 1677038502.525057
[02/21 20:01:42    788s] Start to check current routing status for nets...
[02/21 20:01:42    788s] Using hname+ instead name for net compare
[02/21 20:01:42    788s] All nets are already routed correctly.
[02/21 20:01:42    788s] End to check current routing status for nets (mem=1997.6M)
[02/21 20:01:42    789s] 
[02/21 20:01:42    789s] Creating Lib Analyzer ...
[02/21 20:01:42    789s] 
[02/21 20:01:42    789s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/21 20:01:42    789s] Summary for sequential cells identification: 
[02/21 20:01:42    789s]   Identified SBFF number: 16
[02/21 20:01:42    789s]   Identified MBFF number: 0
[02/21 20:01:42    789s]   Identified SB Latch number: 0
[02/21 20:01:42    789s]   Identified MB Latch number: 0
[02/21 20:01:42    789s]   Not identified SBFF number: 0
[02/21 20:01:42    789s]   Not identified MBFF number: 0
[02/21 20:01:42    789s]   Not identified SB Latch number: 0
[02/21 20:01:42    789s]   Not identified MB Latch number: 0
[02/21 20:01:42    789s]   Number of sequential cells which are not FFs: 13
[02/21 20:01:42    789s]  Visiting view : VView1
[02/21 20:01:42    789s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[02/21 20:01:42    789s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[02/21 20:01:42    789s]  Visiting view : VView1
[02/21 20:01:42    789s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[02/21 20:01:42    789s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[02/21 20:01:42    789s] TLC MultiMap info (StdDelay):
[02/21 20:01:42    789s]   : VDCCorner + VTLib + 1 + no RcCorner := 9.5ps
[02/21 20:01:42    789s]   : VDCCorner + VTLib + 1 + VRCCorner := 10.1ps
[02/21 20:01:42    789s]  Setting StdDelay to: 10.1ps
[02/21 20:01:42    789s] 
[02/21 20:01:42    789s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/21 20:01:42    789s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[02/21 20:01:42    789s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[02/21 20:01:42    789s] Total number of usable delay cells from Lib Analyzer: 0 ()
[02/21 20:01:42    789s] 
[02/21 20:01:42    789s] {RT VRCCorner 0 10 10 {4 1} {7 0} {9 0} 3}
[02/21 20:01:42    789s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:13:09 mem=2003.6M
[02/21 20:01:42    789s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:13:09 mem=2003.6M
[02/21 20:01:42    789s] Creating Lib Analyzer, finished. 
[02/21 20:01:42    789s] #optDebug: Start CG creation (mem=2032.2M)
[02/21 20:01:42    789s]  ...initializing CG  maxDriveDist 387.654500 stdCellHgt 1.400000 defLenToSkip 9.800000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 38.765000 
[02/21 20:01:42    789s] (cpu=0:00:00.2, mem=2208.8M)
[02/21 20:01:42    789s]  ...processing cgPrt (cpu=0:00:00.2, mem=2208.8M)
[02/21 20:01:42    789s]  ...processing cgEgp (cpu=0:00:00.2, mem=2208.8M)
[02/21 20:01:42    789s]  ...processing cgPbk (cpu=0:00:00.2, mem=2208.8M)
[02/21 20:01:42    789s]  ...processing cgNrb(cpu=0:00:00.2, mem=2208.8M)
[02/21 20:01:42    789s]  ...processing cgObs (cpu=0:00:00.2, mem=2208.8M)
[02/21 20:01:42    789s]  ...processing cgCon (cpu=0:00:00.2, mem=2208.8M)
[02/21 20:01:42    789s]  ...processing cgPdm (cpu=0:00:00.2, mem=2208.8M)
[02/21 20:01:42    789s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=2208.8M)
[02/21 20:01:43    789s] Compute RC Scale Done ...
[02/21 20:01:43    789s] All LLGs are deleted
[02/21 20:01:43    789s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:01:43    789s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:01:43    789s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2199.2M, EPOCH TIME: 1677038503.034916
[02/21 20:01:43    789s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2199.2M, EPOCH TIME: 1677038503.035117
[02/21 20:01:43    789s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2199.2M, EPOCH TIME: 1677038503.036083
[02/21 20:01:43    789s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:01:43    789s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:01:43    789s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2199.2M, EPOCH TIME: 1677038503.036578
[02/21 20:01:43    789s] Max number of tech site patterns supported in site array is 256.
[02/21 20:01:43    789s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/21 20:01:43    789s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2199.2M, EPOCH TIME: 1677038503.040629
[02/21 20:01:43    789s] After signature check, allow fast init is true, keep pre-filter is true.
[02/21 20:01:43    789s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/21 20:01:43    789s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2199.2M, EPOCH TIME: 1677038503.041156
[02/21 20:01:43    789s] Fast DP-INIT is on for default
[02/21 20:01:43    789s] Atter site array init, number of instance map data is 0.
[02/21 20:01:43    789s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:2199.2M, EPOCH TIME: 1677038503.042384
[02/21 20:01:43    789s] 
[02/21 20:01:43    789s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 20:01:43    789s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.007, MEM:2199.2M, EPOCH TIME: 1677038503.043470
[02/21 20:01:43    789s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[02/21 20:01:43    789s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:01:43    789s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 VView1 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.003  |  0.004  |  0.003  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   768   |   512   |   256   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2199.2M, EPOCH TIME: 1677038503.142605
[02/21 20:01:43    789s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:01:43    789s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:01:43    789s] 
[02/21 20:01:43    789s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 20:01:43    789s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.005, MEM:2199.2M, EPOCH TIME: 1677038503.148087
[02/21 20:01:43    789s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[02/21 20:01:43    789s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:01:43    789s] Density: 61.072%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1690.0M, totSessionCpu=0:13:10 **
[02/21 20:01:43    789s] *** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:13:09.6/1:35:10.8 (0.1), mem = 2092.2M
[02/21 20:01:43    789s] 
[02/21 20:01:43    789s] =============================================================================================
[02/21 20:01:43    789s]  Step TAT Report : InitOpt #1 / optDesign #1                                    21.15-s110_1
[02/21 20:01:43    789s] =============================================================================================
[02/21 20:01:43    789s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/21 20:01:43    789s] ---------------------------------------------------------------------------------------------
[02/21 20:01:43    789s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 20:01:43    789s] [ OptSummaryReport       ]      1   0:00:00.0  (   2.5 % )     0:00:00.1 /  0:00:00.1    1.0
[02/21 20:01:43    789s] [ DrvReport              ]      1   0:00:00.1  (   4.1 % )     0:00:00.1 /  0:00:00.1    0.9
[02/21 20:01:43    789s] [ CellServerInit         ]      3   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 20:01:43    789s] [ LibAnalyzerInit        ]      2   0:00:00.6  (  42.4 % )     0:00:00.6 /  0:00:00.5    1.0
[02/21 20:01:43    789s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 20:01:43    789s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (  12.5 % )     0:00:00.2 /  0:00:00.2    1.0
[02/21 20:01:43    789s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 20:01:43    789s] [ TimingUpdate           ]      2   0:00:00.1  (  10.6 % )     0:00:00.1 /  0:00:00.1    1.0
[02/21 20:01:43    789s] [ TimingReport           ]      1   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    0.9
[02/21 20:01:43    789s] [ MISC                   ]          0:00:00.3  (  24.5 % )     0:00:00.3 /  0:00:00.3    1.0
[02/21 20:01:43    789s] ---------------------------------------------------------------------------------------------
[02/21 20:01:43    789s]  InitOpt #1 TOTAL                   0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:01.3    1.0
[02/21 20:01:43    789s] ---------------------------------------------------------------------------------------------
[02/21 20:01:43    789s] 
[02/21 20:01:43    789s] ** INFO : this run is activating low effort ccoptDesign flow
[02/21 20:01:43    789s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/21 20:01:43    789s] ### Creating PhyDesignMc. totSessionCpu=0:13:10 mem=2092.2M
[02/21 20:01:43    789s] OPERPROF: Starting DPlace-Init at level 1, MEM:2092.2M, EPOCH TIME: 1677038503.153956
[02/21 20:01:43    789s] Processing tracks to init pin-track alignment.
[02/21 20:01:43    789s] z: 2, totalTracks: 1
[02/21 20:01:43    789s] z: 4, totalTracks: 1
[02/21 20:01:43    789s] z: 6, totalTracks: 1
[02/21 20:01:43    789s] z: 8, totalTracks: 1
[02/21 20:01:43    789s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/21 20:01:43    789s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2092.2M, EPOCH TIME: 1677038503.157273
[02/21 20:01:43    789s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:01:43    789s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:01:43    789s] 
[02/21 20:01:43    789s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 20:01:43    789s] 
[02/21 20:01:43    789s]  Skipping Bad Lib Cell Checking (CMU) !
[02/21 20:01:43    789s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.005, MEM:2092.2M, EPOCH TIME: 1677038503.162724
[02/21 20:01:43    789s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2092.2M, EPOCH TIME: 1677038503.162899
[02/21 20:01:43    789s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2092.2M, EPOCH TIME: 1677038503.163060
[02/21 20:01:43    789s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2092.2MB).
[02/21 20:01:43    789s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:2092.2M, EPOCH TIME: 1677038503.163846
[02/21 20:01:43    789s] TotalInstCnt at PhyDesignMc Initialization: 2663
[02/21 20:01:43    789s] ### Creating PhyDesignMc, finished. totSessionCpu=0:13:10 mem=2092.2M
[02/21 20:01:43    789s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2092.2M, EPOCH TIME: 1677038503.168580
[02/21 20:01:43    789s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[02/21 20:01:43    789s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:01:43    789s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:01:43    789s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:01:43    789s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.008, MEM:2092.2M, EPOCH TIME: 1677038503.177012
[02/21 20:01:43    789s] TotalInstCnt at PhyDesignMc Destruction: 2663
[02/21 20:01:43    789s] OPTC: m1 20.0 20.0
[02/21 20:01:43    789s] #optDebug: fT-E <X 2 0 0 1>
[02/21 20:01:43    789s] -congRepairInPostCTS false                 # bool, default=false, private
[02/21 20:01:43    789s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 20.2
[02/21 20:01:43    789s] Begin: GigaOpt Route Type Constraints Refinement
[02/21 20:01:43    789s] *** CongRefineRouteType #1 [begin] (optDesign #1) : totSession cpu/real = 0:13:09.8/1:35:11.0 (0.1), mem = 2092.2M
[02/21 20:01:43    789s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.11434.18
[02/21 20:01:43    789s] ### Creating RouteCongInterface, started
[02/21 20:01:43    789s] {MMLU 0 18 3299}
[02/21 20:01:43    789s] ### Creating LA Mngr. totSessionCpu=0:13:10 mem=2092.2M
[02/21 20:01:43    789s] ### Creating LA Mngr, finished. totSessionCpu=0:13:10 mem=2092.2M
[02/21 20:01:43    789s] 
[02/21 20:01:43    789s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[02/21 20:01:43    789s] 
[02/21 20:01:43    789s] #optDebug: {0, 1.000}
[02/21 20:01:43    789s] ### Creating RouteCongInterface, finished
[02/21 20:01:43    789s] Updated routing constraints on 0 nets.
[02/21 20:01:43    789s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.11434.18
[02/21 20:01:43    789s] Bottom Preferred Layer:
[02/21 20:01:43    789s] +---------------+------------+------------+----------+
[02/21 20:01:43    789s] |     Layer     |   OPT_LA   |    CLK     |   Rule   |
[02/21 20:01:43    789s] +---------------+------------+------------+----------+
[02/21 20:01:43    789s] | metal3 (z=3)  |          0 |         18 | default  |
[02/21 20:01:43    789s] | metal4 (z=4)  |          5 |          0 | default  |
[02/21 20:01:43    789s] +---------------+------------+------------+----------+
[02/21 20:01:43    789s] Via Pillar Rule:
[02/21 20:01:43    789s]     None
[02/21 20:01:43    789s] *** CongRefineRouteType #1 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (1.4), totSession cpu/real = 0:13:09.8/1:35:11.0 (0.1), mem = 2092.2M
[02/21 20:01:43    789s] 
[02/21 20:01:43    789s] =============================================================================================
[02/21 20:01:43    789s]  Step TAT Report : CongRefineRouteType #1 / optDesign #1                        21.15-s110_1
[02/21 20:01:43    789s] =============================================================================================
[02/21 20:01:43    789s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/21 20:01:43    789s] ---------------------------------------------------------------------------------------------
[02/21 20:01:43    789s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  65.2 % )     0:00:00.0 /  0:00:00.0    0.7
[02/21 20:01:43    789s] [ MISC                   ]          0:00:00.0  (  34.8 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 20:01:43    789s] ---------------------------------------------------------------------------------------------
[02/21 20:01:43    789s]  CongRefineRouteType #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    1.3
[02/21 20:01:43    789s] ---------------------------------------------------------------------------------------------
[02/21 20:01:43    789s] 
[02/21 20:01:43    789s] End: GigaOpt Route Type Constraints Refinement
[02/21 20:01:43    789s] *** Starting optimizing excluded clock nets MEM= 2092.2M) ***
[02/21 20:01:43    789s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2092.2M) ***
[02/21 20:01:43    789s] *** Starting optimizing excluded clock nets MEM= 2092.2M) ***
[02/21 20:01:43    789s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2092.2M) ***
[02/21 20:01:43    789s] Info: Done creating the CCOpt slew target map.
[02/21 20:01:43    789s] Begin: GigaOpt high fanout net optimization
[02/21 20:01:43    789s] GigaOpt HFN: use maxLocalDensity 1.2
[02/21 20:01:43    789s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[02/21 20:01:43    789s] *** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:13:09.8/1:35:11.0 (0.1), mem = 2092.2M
[02/21 20:01:43    789s] Info: 18 nets with fixed/cover wires excluded.
[02/21 20:01:43    789s] Info: 18 clock nets excluded from IPO operation.
[02/21 20:01:43    789s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.11434.19
[02/21 20:01:43    789s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/21 20:01:43    789s] ### Creating PhyDesignMc. totSessionCpu=0:13:10 mem=2092.2M
[02/21 20:01:43    789s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[02/21 20:01:43    789s] OPERPROF: Starting DPlace-Init at level 1, MEM:2092.2M, EPOCH TIME: 1677038503.382657
[02/21 20:01:43    789s] Processing tracks to init pin-track alignment.
[02/21 20:01:43    789s] z: 2, totalTracks: 1
[02/21 20:01:43    789s] z: 4, totalTracks: 1
[02/21 20:01:43    789s] z: 6, totalTracks: 1
[02/21 20:01:43    789s] z: 8, totalTracks: 1
[02/21 20:01:43    789s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/21 20:01:43    789s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2092.2M, EPOCH TIME: 1677038503.386192
[02/21 20:01:43    789s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:01:43    789s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:01:43    789s] 
[02/21 20:01:43    789s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 20:01:43    789s] 
[02/21 20:01:43    789s]  Skipping Bad Lib Cell Checking (CMU) !
[02/21 20:01:43    789s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:2092.2M, EPOCH TIME: 1677038503.391785
[02/21 20:01:43    789s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2092.2M, EPOCH TIME: 1677038503.391957
[02/21 20:01:43    789s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2092.2M, EPOCH TIME: 1677038503.392117
[02/21 20:01:43    789s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2092.2MB).
[02/21 20:01:43    789s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:2092.2M, EPOCH TIME: 1677038503.392868
[02/21 20:01:43    789s] TotalInstCnt at PhyDesignMc Initialization: 2663
[02/21 20:01:43    789s] ### Creating PhyDesignMc, finished. totSessionCpu=0:13:10 mem=2092.2M
[02/21 20:01:43    789s] ### Creating RouteCongInterface, started
[02/21 20:01:43    789s] 
[02/21 20:01:43    789s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[02/21 20:01:43    789s] 
[02/21 20:01:43    789s] #optDebug: {0, 1.000}
[02/21 20:01:43    789s] ### Creating RouteCongInterface, finished
[02/21 20:01:43    789s] {MG  {4 0 1 0.0337599}  {7 0 1.4 0.142857}  {9 0 5.7 0.571429} }
[02/21 20:01:43    789s] ### Creating LA Mngr. totSessionCpu=0:13:10 mem=2092.2M
[02/21 20:01:43    789s] ### Creating LA Mngr, finished. totSessionCpu=0:13:10 mem=2092.2M
[02/21 20:01:43    790s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/21 20:01:43    790s] Total-nets :: 3208, Stn-nets :: 0, ratio :: 0 %, Total-len 31112.8, Stn-len 0
[02/21 20:01:43    790s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2130.4M, EPOCH TIME: 1677038503.587568
[02/21 20:01:43    790s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[02/21 20:01:43    790s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:01:43    790s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:01:43    790s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:01:43    790s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.008, MEM:2092.4M, EPOCH TIME: 1677038503.596017
[02/21 20:01:43    790s] TotalInstCnt at PhyDesignMc Destruction: 2663
[02/21 20:01:43    790s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.11434.19
[02/21 20:01:43    790s] *** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:13:10.0/1:35:11.3 (0.1), mem = 2092.4M
[02/21 20:01:43    790s] 
[02/21 20:01:43    790s] =============================================================================================
[02/21 20:01:43    790s]  Step TAT Report : DrvOpt #1 / optDesign #1                                     21.15-s110_1
[02/21 20:01:43    790s] =============================================================================================
[02/21 20:01:43    790s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/21 20:01:43    790s] ---------------------------------------------------------------------------------------------
[02/21 20:01:43    790s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 20:01:43    790s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  12.1 % )     0:00:00.0 /  0:00:00.0    1.1
[02/21 20:01:43    790s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   6.7 % )     0:00:00.0 /  0:00:00.0    0.7
[02/21 20:01:43    790s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 20:01:43    790s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 20:01:43    790s] [ MISC                   ]          0:00:00.2  (  80.3 % )     0:00:00.2 /  0:00:00.2    1.0
[02/21 20:01:43    790s] ---------------------------------------------------------------------------------------------
[02/21 20:01:43    790s]  DrvOpt #1 TOTAL                    0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[02/21 20:01:43    790s] ---------------------------------------------------------------------------------------------
[02/21 20:01:43    790s] 
[02/21 20:01:43    790s] GigaOpt HFN: restore maxLocalDensity to 0.98
[02/21 20:01:43    790s] End: GigaOpt high fanout net optimization
[02/21 20:01:43    790s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/21 20:01:43    790s] Deleting Lib Analyzer.
[02/21 20:01:43    790s] Begin: GigaOpt Global Optimization
[02/21 20:01:43    790s] *info: use new DP (enabled)
[02/21 20:01:43    790s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[02/21 20:01:43    790s] Info: 18 nets with fixed/cover wires excluded.
[02/21 20:01:43    790s] Info: 18 clock nets excluded from IPO operation.
[02/21 20:01:43    790s] *** GlobalOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:13:10.1/1:35:11.4 (0.1), mem = 2092.4M
[02/21 20:01:43    790s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.11434.20
[02/21 20:01:43    790s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/21 20:01:43    790s] ### Creating PhyDesignMc. totSessionCpu=0:13:10 mem=2092.4M
[02/21 20:01:43    790s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[02/21 20:01:43    790s] OPERPROF: Starting DPlace-Init at level 1, MEM:2092.4M, EPOCH TIME: 1677038503.684673
[02/21 20:01:43    790s] Processing tracks to init pin-track alignment.
[02/21 20:01:43    790s] z: 2, totalTracks: 1
[02/21 20:01:43    790s] z: 4, totalTracks: 1
[02/21 20:01:43    790s] z: 6, totalTracks: 1
[02/21 20:01:43    790s] z: 8, totalTracks: 1
[02/21 20:01:43    790s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/21 20:01:43    790s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2092.4M, EPOCH TIME: 1677038503.688257
[02/21 20:01:43    790s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:01:43    790s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:01:43    790s] 
[02/21 20:01:43    790s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 20:01:43    790s] 
[02/21 20:01:43    790s]  Skipping Bad Lib Cell Checking (CMU) !
[02/21 20:01:43    790s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.005, MEM:2092.4M, EPOCH TIME: 1677038503.693756
[02/21 20:01:43    790s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2092.4M, EPOCH TIME: 1677038503.693929
[02/21 20:01:43    790s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2092.4M, EPOCH TIME: 1677038503.694092
[02/21 20:01:43    790s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2092.4MB).
[02/21 20:01:43    790s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:2092.4M, EPOCH TIME: 1677038503.694852
[02/21 20:01:43    790s] TotalInstCnt at PhyDesignMc Initialization: 2663
[02/21 20:01:43    790s] ### Creating PhyDesignMc, finished. totSessionCpu=0:13:10 mem=2092.4M
[02/21 20:01:43    790s] ### Creating RouteCongInterface, started
[02/21 20:01:43    790s] 
[02/21 20:01:43    790s] Creating Lib Analyzer ...
[02/21 20:01:43    790s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[02/21 20:01:43    790s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[02/21 20:01:43    790s] Total number of usable delay cells from Lib Analyzer: 0 ()
[02/21 20:01:43    790s] 
[02/21 20:01:43    790s] {RT VRCCorner 0 10 10 {4 1} {7 0} {9 0} 3}
[02/21 20:01:43    790s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:13:10 mem=2092.4M
[02/21 20:01:43    790s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:13:10 mem=2092.4M
[02/21 20:01:43    790s] Creating Lib Analyzer, finished. 
[02/21 20:01:44    790s] 
[02/21 20:01:44    790s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[02/21 20:01:44    790s] 
[02/21 20:01:44    790s] #optDebug: {0, 1.000}
[02/21 20:01:44    790s] ### Creating RouteCongInterface, finished
[02/21 20:01:44    790s] {MG  {4 0 1 0.0337599}  {7 0 1.4 0.142857}  {9 0 5.7 0.571429} }
[02/21 20:01:44    790s] ### Creating LA Mngr. totSessionCpu=0:13:10 mem=2092.4M
[02/21 20:01:44    790s] ### Creating LA Mngr, finished. totSessionCpu=0:13:10 mem=2092.4M
[02/21 20:01:44    790s] *info: 18 clock nets excluded
[02/21 20:01:44    790s] *info: 7 no-driver nets excluded.
[02/21 20:01:44    790s] *info: 18 nets with fixed/cover wires excluded.
[02/21 20:01:44    790s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2149.6M, EPOCH TIME: 1677038504.164561
[02/21 20:01:44    790s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2149.6M, EPOCH TIME: 1677038504.164937
[02/21 20:01:44    790s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[02/21 20:01:44    790s] +--------+--------+---------+------------+--------+----------+---------+---------------+
[02/21 20:01:44    790s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|   End Point   |
[02/21 20:01:44    790s] +--------+--------+---------+------------+--------+----------+---------+---------------+
[02/21 20:01:44    790s] |   0.000|   0.000|   61.07%|   0:00:00.0| 2149.6M|    VView1|       NA| NA            |
[02/21 20:01:44    790s] +--------+--------+---------+------------+--------+----------+---------+---------------+
[02/21 20:01:44    790s] 
[02/21 20:01:44    790s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2149.6M) ***
[02/21 20:01:44    790s] 
[02/21 20:01:44    790s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2149.6M) ***
[02/21 20:01:44    790s] Bottom Preferred Layer:
[02/21 20:01:44    790s] +---------------+------------+------------+----------+
[02/21 20:01:44    790s] |     Layer     |   OPT_LA   |    CLK     |   Rule   |
[02/21 20:01:44    790s] +---------------+------------+------------+----------+
[02/21 20:01:44    790s] | metal3 (z=3)  |          0 |         18 | default  |
[02/21 20:01:44    790s] | metal4 (z=4)  |          5 |          0 | default  |
[02/21 20:01:44    790s] +---------------+------------+------------+----------+
[02/21 20:01:44    790s] Via Pillar Rule:
[02/21 20:01:44    790s]     None
[02/21 20:01:44    790s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[02/21 20:01:44    790s] Total-nets :: 3208, Stn-nets :: 0, ratio :: 0 %, Total-len 31112.8, Stn-len 0
[02/21 20:01:44    790s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2130.5M, EPOCH TIME: 1677038504.316905
[02/21 20:01:44    790s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2663).
[02/21 20:01:44    790s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:01:44    790s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:01:44    790s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:01:44    790s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.010, MEM:2090.5M, EPOCH TIME: 1677038504.326943
[02/21 20:01:44    790s] TotalInstCnt at PhyDesignMc Destruction: 2663
[02/21 20:01:44    790s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.11434.20
[02/21 20:01:44    790s] *** GlobalOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:13:10.8/1:35:12.0 (0.1), mem = 2090.5M
[02/21 20:01:44    790s] 
[02/21 20:01:44    790s] =============================================================================================
[02/21 20:01:44    790s]  Step TAT Report : GlobalOpt #1 / optDesign #1                                  21.15-s110_1
[02/21 20:01:44    790s] =============================================================================================
[02/21 20:01:44    790s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/21 20:01:44    790s] ---------------------------------------------------------------------------------------------
[02/21 20:01:44    790s] [ SlackTraversorInit     ]      1   0:00:00.0  (   3.0 % )     0:00:00.0 /  0:00:00.0    1.1
[02/21 20:01:44    790s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  44.0 % )     0:00:00.3 /  0:00:00.3    1.0
[02/21 20:01:44    790s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 20:01:44    790s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   4.3 % )     0:00:00.0 /  0:00:00.0    1.1
[02/21 20:01:44    790s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 20:01:44    790s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.6 % )     0:00:00.3 /  0:00:00.3    1.0
[02/21 20:01:44    790s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 20:01:44    790s] [ TransformInit          ]      1   0:00:00.1  (  20.4 % )     0:00:00.1 /  0:00:00.1    1.0
[02/21 20:01:44    790s] [ MISC                   ]          0:00:00.2  (  24.2 % )     0:00:00.2 /  0:00:00.2    1.0
[02/21 20:01:44    790s] ---------------------------------------------------------------------------------------------
[02/21 20:01:44    790s]  GlobalOpt #1 TOTAL                 0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[02/21 20:01:44    790s] ---------------------------------------------------------------------------------------------
[02/21 20:01:44    790s] 
[02/21 20:01:44    790s] End: GigaOpt Global Optimization
[02/21 20:01:44    790s] *** Timing Is met
[02/21 20:01:44    790s] *** Check timing (0:00:00.0)
[02/21 20:01:44    790s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/21 20:01:44    790s] Deleting Lib Analyzer.
[02/21 20:01:44    790s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[02/21 20:01:44    790s] Info: 18 nets with fixed/cover wires excluded.
[02/21 20:01:44    790s] Info: 18 clock nets excluded from IPO operation.
[02/21 20:01:44    790s] ### Creating LA Mngr. totSessionCpu=0:13:11 mem=2090.5M
[02/21 20:01:44    790s] ### Creating LA Mngr, finished. totSessionCpu=0:13:11 mem=2090.5M
[02/21 20:01:44    790s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[02/21 20:01:44    790s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2090.5M, EPOCH TIME: 1677038504.345543
[02/21 20:01:44    790s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:01:44    790s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:01:44    790s] 
[02/21 20:01:44    790s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 20:01:44    790s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.006, MEM:2090.5M, EPOCH TIME: 1677038504.351207
[02/21 20:01:44    790s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[02/21 20:01:44    790s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:01:44    790s] **INFO: Flow update: Design timing is met.
[02/21 20:01:44    790s] **INFO: Flow update: Design timing is met.
[02/21 20:01:44    790s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[02/21 20:01:44    790s] Info: 18 nets with fixed/cover wires excluded.
[02/21 20:01:44    790s] Info: 18 clock nets excluded from IPO operation.
[02/21 20:01:44    790s] ### Creating LA Mngr. totSessionCpu=0:13:11 mem=2088.5M
[02/21 20:01:44    790s] ### Creating LA Mngr, finished. totSessionCpu=0:13:11 mem=2088.5M
[02/21 20:01:44    790s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/21 20:01:44    790s] ### Creating PhyDesignMc. totSessionCpu=0:13:11 mem=2145.8M
[02/21 20:01:44    790s] OPERPROF: Starting DPlace-Init at level 1, MEM:2145.8M, EPOCH TIME: 1677038504.504074
[02/21 20:01:44    790s] Processing tracks to init pin-track alignment.
[02/21 20:01:44    790s] z: 2, totalTracks: 1
[02/21 20:01:44    790s] z: 4, totalTracks: 1
[02/21 20:01:44    790s] z: 6, totalTracks: 1
[02/21 20:01:44    790s] z: 8, totalTracks: 1
[02/21 20:01:44    790s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/21 20:01:44    790s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2145.8M, EPOCH TIME: 1677038504.507533
[02/21 20:01:44    790s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:01:44    790s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:01:44    790s] 
[02/21 20:01:44    790s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 20:01:44    790s] 
[02/21 20:01:44    790s]  Skipping Bad Lib Cell Checking (CMU) !
[02/21 20:01:44    790s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.006, MEM:2145.8M, EPOCH TIME: 1677038504.513059
[02/21 20:01:44    790s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2145.8M, EPOCH TIME: 1677038504.513231
[02/21 20:01:44    790s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2145.8M, EPOCH TIME: 1677038504.513413
[02/21 20:01:44    790s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2145.8MB).
[02/21 20:01:44    790s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:2145.8M, EPOCH TIME: 1677038504.514172
[02/21 20:01:44    790s] TotalInstCnt at PhyDesignMc Initialization: 2663
[02/21 20:01:44    790s] ### Creating PhyDesignMc, finished. totSessionCpu=0:13:11 mem=2145.8M
[02/21 20:01:44    790s] Begin: Area Reclaim Optimization
[02/21 20:01:44    790s] *** AreaOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:13:11.0/1:35:12.2 (0.1), mem = 2145.8M
[02/21 20:01:44    790s] 
[02/21 20:01:44    790s] Creating Lib Analyzer ...
[02/21 20:01:44    791s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[02/21 20:01:44    791s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[02/21 20:01:44    791s] Total number of usable delay cells from Lib Analyzer: 0 ()
[02/21 20:01:44    791s] 
[02/21 20:01:44    791s] {RT VRCCorner 0 10 10 {4 1} {7 0} {9 0} 3}
[02/21 20:01:44    791s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:13:11 mem=2149.8M
[02/21 20:01:44    791s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:13:11 mem=2149.8M
[02/21 20:01:44    791s] Creating Lib Analyzer, finished. 
[02/21 20:01:44    791s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.11434.21
[02/21 20:01:44    791s] ### Creating RouteCongInterface, started
[02/21 20:01:44    791s] 
[02/21 20:01:44    791s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[02/21 20:01:44    791s] 
[02/21 20:01:44    791s] #optDebug: {0, 1.000}
[02/21 20:01:44    791s] ### Creating RouteCongInterface, finished
[02/21 20:01:44    791s] {MG  {4 0 1 0.0337599}  {7 0 1.4 0.142857}  {9 0 5.7 0.571429} }
[02/21 20:01:44    791s] ### Creating LA Mngr. totSessionCpu=0:13:11 mem=2149.8M
[02/21 20:01:44    791s] ### Creating LA Mngr, finished. totSessionCpu=0:13:11 mem=2149.8M
[02/21 20:01:44    791s] Usable buffer cells for single buffer setup transform:
[02/21 20:01:44    791s] CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
[02/21 20:01:44    791s] Number of usable buffer cells above: 9
[02/21 20:01:44    791s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2149.8M, EPOCH TIME: 1677038504.926387
[02/21 20:01:44    791s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2149.8M, EPOCH TIME: 1677038504.926686
[02/21 20:01:44    791s] Reclaim Optimization WNS Slack 0.003  TNS Slack 0.000 Density 61.07
[02/21 20:01:44    791s] +---------+---------+--------+--------+------------+--------+
[02/21 20:01:44    791s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[02/21 20:01:44    791s] +---------+---------+--------+--------+------------+--------+
[02/21 20:01:44    791s] |   61.07%|        -|   0.003|   0.000|   0:00:00.0| 2149.8M|
[02/21 20:01:45    791s] |   61.07%|        0|   0.003|   0.000|   0:00:01.0| 2149.8M|
[02/21 20:01:45    791s] #optDebug: <stH: 1.4000 MiSeL: 25.9160>
[02/21 20:01:45    791s] |   61.07%|        0|   0.003|   0.000|   0:00:00.0| 2149.8M|
[02/21 20:01:45    791s] |   61.07%|        0|   0.003|   0.000|   0:00:00.0| 2149.8M|
[02/21 20:01:45    791s] |   61.07%|        1|   0.003|   0.000|   0:00:00.0| 2170.9M|
[02/21 20:01:45    792s] |   61.07%|        0|   0.003|   0.000|   0:00:00.0| 2170.9M|
[02/21 20:01:45    792s] #optDebug: <stH: 1.4000 MiSeL: 25.9160>
[02/21 20:01:45    792s] #optDebug: RTR_SNLTF <10.0000 1.4000> <14.0000> 
[02/21 20:01:45    792s] |   61.07%|        0|   0.003|   0.000|   0:00:00.0| 2170.9M|
[02/21 20:01:45    792s] +---------+---------+--------+--------+------------+--------+
[02/21 20:01:45    792s] Reclaim Optimization End WNS Slack 0.003  TNS Slack 0.000 Density 61.07
[02/21 20:01:45    792s] 
[02/21 20:01:45    792s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 1 **
[02/21 20:01:45    792s] --------------------------------------------------------------
[02/21 20:01:45    792s] |                                   | Total     | Sequential |
[02/21 20:01:45    792s] --------------------------------------------------------------
[02/21 20:01:45    792s] | Num insts resized                 |       1  |       0    |
[02/21 20:01:45    792s] | Num insts undone                  |       0  |       0    |
[02/21 20:01:45    792s] | Num insts Downsized               |       1  |       0    |
[02/21 20:01:45    792s] | Num insts Samesized               |       0  |       0    |
[02/21 20:01:45    792s] | Num insts Upsized                 |       0  |       0    |
[02/21 20:01:45    792s] | Num multiple commits+uncommits    |       0  |       -    |
[02/21 20:01:45    792s] --------------------------------------------------------------
[02/21 20:01:45    792s] Bottom Preferred Layer:
[02/21 20:01:45    792s] +---------------+------------+------------+----------+
[02/21 20:01:45    792s] |     Layer     |   OPT_LA   |    CLK     |   Rule   |
[02/21 20:01:45    792s] +---------------+------------+------------+----------+
[02/21 20:01:45    792s] | metal3 (z=3)  |          0 |         18 | default  |
[02/21 20:01:45    792s] | metal4 (z=4)  |          5 |          0 | default  |
[02/21 20:01:45    792s] +---------------+------------+------------+----------+
[02/21 20:01:45    792s] Via Pillar Rule:
[02/21 20:01:45    792s]     None
[02/21 20:01:45    792s] 
[02/21 20:01:45    792s] Number of times islegalLocAvaiable called = 2 skipped = 0, called in commitmove = 1, skipped in commitmove = 0
[02/21 20:01:45    792s] End: Core Area Reclaim Optimization (cpu = 0:00:01.1) (real = 0:00:01.0) **
[02/21 20:01:45    792s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2170.9M, EPOCH TIME: 1677038505.678663
[02/21 20:01:45    792s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2663).
[02/21 20:01:45    792s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:01:45    792s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:01:45    792s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:01:45    792s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.009, MEM:2170.9M, EPOCH TIME: 1677038505.687862
[02/21 20:01:45    792s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2170.9M, EPOCH TIME: 1677038505.689276
[02/21 20:01:45    792s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2170.9M, EPOCH TIME: 1677038505.689608
[02/21 20:01:45    792s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2170.9M, EPOCH TIME: 1677038505.692682
[02/21 20:01:45    792s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:01:45    792s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:01:45    792s] 
[02/21 20:01:45    792s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 20:01:45    792s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.000, REAL:0.006, MEM:2170.9M, EPOCH TIME: 1677038505.698191
[02/21 20:01:45    792s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2170.9M, EPOCH TIME: 1677038505.698363
[02/21 20:01:45    792s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2170.9M, EPOCH TIME: 1677038505.698523
[02/21 20:01:45    792s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2170.9M, EPOCH TIME: 1677038505.699113
[02/21 20:01:45    792s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2170.9M, EPOCH TIME: 1677038505.699345
[02/21 20:01:45    792s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.010, MEM:2170.9M, EPOCH TIME: 1677038505.699651
[02/21 20:01:45    792s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.011, MEM:2170.9M, EPOCH TIME: 1677038505.699802
[02/21 20:01:45    792s] TDRefine: refinePlace mode is spiral
[02/21 20:01:45    792s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.11434.14
[02/21 20:01:45    792s] OPERPROF: Starting RefinePlace at level 1, MEM:2170.9M, EPOCH TIME: 1677038505.699983
[02/21 20:01:45    792s] *** Starting refinePlace (0:13:12 mem=2170.9M) ***
[02/21 20:01:45    792s] Total net bbox length = 2.621e+04 (1.256e+04 1.365e+04) (ext = 7.292e+03)
[02/21 20:01:45    792s] 
[02/21 20:01:45    792s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 20:01:45    792s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/21 20:01:45    792s] (I)      Default pattern map key = VQS64_4_default.
[02/21 20:01:45    792s] (I)      Default pattern map key = VQS64_4_default.
[02/21 20:01:45    792s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2170.9M, EPOCH TIME: 1677038505.706873
[02/21 20:01:45    792s] Starting refinePlace ...
[02/21 20:01:45    792s] (I)      Default pattern map key = VQS64_4_default.
[02/21 20:01:45    792s] One DDP V2 for no tweak run.
[02/21 20:01:45    792s] 
[02/21 20:01:45    792s] Running Spiral with 1 thread in Normal Mode  fetchWidth=9 
[02/21 20:01:45    792s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[02/21 20:01:45    792s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[02/21 20:01:45    792s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/21 20:01:45    792s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2170.9MB) @(0:13:12 - 0:13:12).
[02/21 20:01:45    792s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/21 20:01:45    792s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2170.9MB
[02/21 20:01:45    792s] Statistics of distance of Instance movement in refine placement:
[02/21 20:01:45    792s]   maximum (X+Y) =         0.00 um
[02/21 20:01:45    792s]   mean    (X+Y) =         0.00 um
[02/21 20:01:45    792s] Summary Report:
[02/21 20:01:45    792s] Instances move: 0 (out of 2646 movable)
[02/21 20:01:45    792s] Instances flipped: 0
[02/21 20:01:45    792s] Mean displacement: 0.00 um
[02/21 20:01:45    792s] Max displacement: 0.00 um 
[02/21 20:01:45    792s] Total instances moved : 0
[02/21 20:01:45    792s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.090, REAL:0.088, MEM:2170.9M, EPOCH TIME: 1677038505.794597
[02/21 20:01:45    792s] Total net bbox length = 2.621e+04 (1.256e+04 1.365e+04) (ext = 7.292e+03)
[02/21 20:01:45    792s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2170.9MB
[02/21 20:01:45    792s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2170.9MB) @(0:13:12 - 0:13:12).
[02/21 20:01:45    792s] *** Finished refinePlace (0:13:12 mem=2170.9M) ***
[02/21 20:01:45    792s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.11434.14
[02/21 20:01:45    792s] OPERPROF: Finished RefinePlace at level 1, CPU:0.090, REAL:0.097, MEM:2170.9M, EPOCH TIME: 1677038505.796773
[02/21 20:01:45    792s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2170.9M, EPOCH TIME: 1677038505.820803
[02/21 20:01:45    792s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2663).
[02/21 20:01:45    792s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:01:45    792s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:01:45    792s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:01:45    792s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.009, MEM:2170.9M, EPOCH TIME: 1677038505.829850
[02/21 20:01:45    792s] *** maximum move = 0.00 um ***
[02/21 20:01:45    792s] *** Finished re-routing un-routed nets (2170.9M) ***
[02/21 20:01:45    792s] OPERPROF: Starting DPlace-Init at level 1, MEM:2170.9M, EPOCH TIME: 1677038505.837659
[02/21 20:01:45    792s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2170.9M, EPOCH TIME: 1677038505.841006
[02/21 20:01:45    792s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:01:45    792s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:01:45    792s] 
[02/21 20:01:45    792s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 20:01:45    792s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.006, MEM:2170.9M, EPOCH TIME: 1677038505.846516
[02/21 20:01:45    792s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2170.9M, EPOCH TIME: 1677038505.846701
[02/21 20:01:45    792s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2170.9M, EPOCH TIME: 1677038505.846862
[02/21 20:01:45    792s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2170.9M, EPOCH TIME: 1677038505.847443
[02/21 20:01:45    792s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2170.9M, EPOCH TIME: 1677038505.847693
[02/21 20:01:45    792s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:2170.9M, EPOCH TIME: 1677038505.847984
[02/21 20:01:45    792s] 
[02/21 20:01:45    792s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=2170.9M) ***
[02/21 20:01:45    792s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.11434.21
[02/21 20:01:45    792s] *** AreaOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:13:12.3/1:35:13.5 (0.1), mem = 2170.9M
[02/21 20:01:45    792s] 
[02/21 20:01:45    792s] =============================================================================================
[02/21 20:01:45    792s]  Step TAT Report : AreaOpt #1 / optDesign #1                                    21.15-s110_1
[02/21 20:01:45    792s] =============================================================================================
[02/21 20:01:45    792s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/21 20:01:45    792s] ---------------------------------------------------------------------------------------------
[02/21 20:01:45    792s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.1
[02/21 20:01:45    792s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  23.0 % )     0:00:00.3 /  0:00:00.3    1.0
[02/21 20:01:45    792s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 20:01:45    792s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 20:01:45    792s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.4
[02/21 20:01:45    792s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 20:01:45    792s] [ OptimizationStep       ]      1   0:00:00.1  (   4.7 % )     0:00:00.7 /  0:00:00.7    1.0
[02/21 20:01:45    792s] [ OptSingleIteration     ]      6   0:00:00.2  (  12.0 % )     0:00:00.7 /  0:00:00.7    1.0
[02/21 20:01:45    792s] [ OptGetWeight           ]    238   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    0.6
[02/21 20:01:45    792s] [ OptEval                ]    238   0:00:00.4  (  29.4 % )     0:00:00.4 /  0:00:00.4    1.0
[02/21 20:01:45    792s] [ OptCommit              ]    238   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    0.7
[02/21 20:01:45    792s] [ PostCommitDelayUpdate  ]    238   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    0.7
[02/21 20:01:45    792s] [ IncrDelayCalc          ]      3   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.8
[02/21 20:01:45    792s] [ RefinePlace            ]      1   0:00:00.2  (  13.9 % )     0:00:00.2 /  0:00:00.2    1.0
[02/21 20:01:45    792s] [ TimingUpdate           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 20:01:45    792s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 20:01:45    792s] [ MISC                   ]          0:00:00.1  (   5.8 % )     0:00:00.1 /  0:00:00.1    0.8
[02/21 20:01:45    792s] ---------------------------------------------------------------------------------------------
[02/21 20:01:45    792s]  AreaOpt #1 TOTAL                   0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:01.3    1.0
[02/21 20:01:45    792s] ---------------------------------------------------------------------------------------------
[02/21 20:01:45    792s] 
[02/21 20:01:45    792s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2151.8M, EPOCH TIME: 1677038505.868981
[02/21 20:01:45    792s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[02/21 20:01:45    792s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:01:45    792s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:01:45    792s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:01:45    792s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.009, MEM:2094.8M, EPOCH TIME: 1677038505.878115
[02/21 20:01:45    792s] TotalInstCnt at PhyDesignMc Destruction: 2663
[02/21 20:01:45    792s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2094.79M, totSessionCpu=0:13:12).
[02/21 20:01:45    792s] postCtsLateCongRepair #1 0
[02/21 20:01:45    792s] postCtsLateCongRepair #1 0
[02/21 20:01:45    792s] postCtsLateCongRepair #1 0
[02/21 20:01:45    792s] postCtsLateCongRepair #1 0
[02/21 20:01:45    792s] Starting local wire reclaim
[02/21 20:01:45    792s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2094.8M, EPOCH TIME: 1677038505.922286
[02/21 20:01:45    792s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2094.8M, EPOCH TIME: 1677038505.922577
[02/21 20:01:45    792s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2094.8M, EPOCH TIME: 1677038505.922880
[02/21 20:01:45    792s] Processing tracks to init pin-track alignment.
[02/21 20:01:45    792s] z: 2, totalTracks: 1
[02/21 20:01:45    792s] z: 4, totalTracks: 1
[02/21 20:01:45    792s] z: 6, totalTracks: 1
[02/21 20:01:45    792s] z: 8, totalTracks: 1
[02/21 20:01:45    792s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[02/21 20:01:45    792s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2094.8M, EPOCH TIME: 1677038505.926465
[02/21 20:01:45    792s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:01:45    792s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:01:45    792s] 
[02/21 20:01:45    792s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 20:01:45    792s] 
[02/21 20:01:45    792s]  Skipping Bad Lib Cell Checking (CMU) !
[02/21 20:01:45    792s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.006, MEM:2094.8M, EPOCH TIME: 1677038505.932054
[02/21 20:01:45    792s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2094.8M, EPOCH TIME: 1677038505.932224
[02/21 20:01:45    792s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2094.8M, EPOCH TIME: 1677038505.932385
[02/21 20:01:45    792s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2094.8MB).
[02/21 20:01:45    792s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.010, MEM:2094.8M, EPOCH TIME: 1677038505.933134
[02/21 20:01:45    792s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.010, REAL:0.011, MEM:2094.8M, EPOCH TIME: 1677038505.933285
[02/21 20:01:45    792s] TDRefine: refinePlace mode is spiral
[02/21 20:01:45    792s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.11434.15
[02/21 20:01:45    792s] OPERPROF:   Starting RefinePlace at level 2, MEM:2094.8M, EPOCH TIME: 1677038505.933469
[02/21 20:01:45    792s] *** Starting refinePlace (0:13:12 mem=2094.8M) ***
[02/21 20:01:45    792s] Total net bbox length = 2.621e+04 (1.256e+04 1.365e+04) (ext = 7.292e+03)
[02/21 20:01:45    792s] 
[02/21 20:01:45    792s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 20:01:45    792s] (I)      Default pattern map key = VQS64_4_default.
[02/21 20:01:45    792s] (I)      Default pattern map key = VQS64_4_default.
[02/21 20:01:45    792s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2094.8M, EPOCH TIME: 1677038505.940393
[02/21 20:01:45    792s] Starting refinePlace ...
[02/21 20:01:45    792s] (I)      Default pattern map key = VQS64_4_default.
[02/21 20:01:45    792s] One DDP V2 for no tweak run.
[02/21 20:01:45    792s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:2094.8M, EPOCH TIME: 1677038505.942561
[02/21 20:01:45    792s] OPERPROF:         Starting spMPad at level 5, MEM:2095.8M, EPOCH TIME: 1677038505.949753
[02/21 20:01:45    792s] OPERPROF:           Starting spContextMPad at level 6, MEM:2095.8M, EPOCH TIME: 1677038505.950090
[02/21 20:01:45    792s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.000, MEM:2095.8M, EPOCH TIME: 1677038505.950245
[02/21 20:01:45    792s] MP Top (2646): mp=1.050. U=0.610.
[02/21 20:01:45    792s] OPERPROF:         Finished spMPad at level 5, CPU:0.010, REAL:0.002, MEM:2095.8M, EPOCH TIME: 1677038505.951497
[02/21 20:01:45    792s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:2095.8M, EPOCH TIME: 1677038505.952262
[02/21 20:01:45    792s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:2095.8M, EPOCH TIME: 1677038505.952414
[02/21 20:01:45    792s] OPERPROF:             Starting InitSKP at level 7, MEM:2095.8M, EPOCH TIME: 1677038505.952829
[02/21 20:01:45    792s] no activity file in design. spp won't run.
[02/21 20:01:45    792s] no activity file in design. spp won't run.
[02/21 20:01:46    792s] *** Finished SKP initialization (cpu=0:00:00.2, real=0:00:01.0)***
[02/21 20:01:46    792s] OPERPROF:             Finished InitSKP at level 7, CPU:0.180, REAL:0.188, MEM:2097.0M, EPOCH TIME: 1677038506.140452
[02/21 20:01:46    792s] Timing cost in AAE based: 2130597.1093493150547147
[02/21 20:01:46    792s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:0.220, REAL:0.223, MEM:2097.0M, EPOCH TIME: 1677038506.175026
[02/21 20:01:46    792s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:0.220, REAL:0.223, MEM:2097.0M, EPOCH TIME: 1677038506.175462
[02/21 20:01:46    792s] SKP cleared!
[02/21 20:01:46    792s] AAE Timing clean up.
[02/21 20:01:46    792s] Tweakage: fix icg 1, fix clk 0.
[02/21 20:01:46    792s] Tweakage: density cost 1, scale 0.4.
[02/21 20:01:46    792s] Tweakage: activity cost 0, scale 1.0.
[02/21 20:01:46    792s] Tweakage: timing cost on, scale 1.0.
[02/21 20:01:46    792s] OPERPROF:         Starting CoreOperation at level 5, MEM:2097.0M, EPOCH TIME: 1677038506.176683
[02/21 20:01:46    792s] OPERPROF:           Starting spsTweakCongEngine::runCongAwareTweak at level 6, MEM:2097.0M, EPOCH TIME: 1677038506.178737
[02/21 20:01:46    792s] Tweakage swap 0 pairs.
[02/21 20:01:46    792s] Tweakage swap 0 pairs.
[02/21 20:01:46    792s] Tweakage swap 0 pairs.
[02/21 20:01:46    792s] Tweakage swap 103 pairs.
[02/21 20:01:46    792s] Tweakage swap 0 pairs.
[02/21 20:01:46    792s] Tweakage swap 0 pairs.
[02/21 20:01:46    792s] Tweakage swap 0 pairs.
[02/21 20:01:46    792s] Tweakage swap 23 pairs.
[02/21 20:01:46    792s] Tweakage swap 0 pairs.
[02/21 20:01:46    792s] Tweakage swap 0 pairs.
[02/21 20:01:46    792s] Tweakage swap 0 pairs.
[02/21 20:01:46    793s] Tweakage swap 3 pairs.
[02/21 20:01:46    793s] Tweakage swap 0 pairs.
[02/21 20:01:46    793s] Tweakage swap 0 pairs.
[02/21 20:01:46    793s] Tweakage swap 0 pairs.
[02/21 20:01:46    793s] Tweakage swap 34 pairs.
[02/21 20:01:46    793s] Tweakage swap 0 pairs.
[02/21 20:01:46    793s] Tweakage swap 0 pairs.
[02/21 20:01:46    793s] Tweakage swap 0 pairs.
[02/21 20:01:46    793s] Tweakage swap 3 pairs.
[02/21 20:01:46    793s] Tweakage swap 0 pairs.
[02/21 20:01:46    793s] Tweakage swap 0 pairs.
[02/21 20:01:46    793s] Tweakage swap 0 pairs.
[02/21 20:01:46    793s] Tweakage swap 0 pairs.
[02/21 20:01:46    793s] Tweakage move 0 insts.
[02/21 20:01:46    793s] Tweakage move 0 insts.
[02/21 20:01:46    793s] Tweakage move 0 insts.
[02/21 20:01:46    793s] Tweakage move 40 insts.
[02/21 20:01:46    793s] OPERPROF:           Finished spsTweakCongEngine::runCongAwareTweak at level 6, CPU:0.730, REAL:0.728, MEM:2097.0M, EPOCH TIME: 1677038506.907155
[02/21 20:01:46    793s] OPERPROF:         Finished CoreOperation at level 5, CPU:0.730, REAL:0.731, MEM:2097.0M, EPOCH TIME: 1677038506.907581
[02/21 20:01:46    793s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.960, REAL:0.966, MEM:2097.0M, EPOCH TIME: 1677038506.908341
[02/21 20:01:46    793s] Move report: Congestion aware Tweak moves 203 insts, mean move: 2.21 um, max move: 21.44 um 
[02/21 20:01:46    793s] 	Max move on inst (FE_OFC30_n2544): (53.68, 40.04) --> (68.12, 33.04)
[02/21 20:01:46    793s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:01.0, real=0:00:01.0, mem=2097.0mb) @(0:13:12 - 0:13:13).
[02/21 20:01:46    793s] 
[02/21 20:01:46    793s] Running Spiral with 1 thread in Normal Mode  fetchWidth=9 
[02/21 20:01:46    793s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[02/21 20:01:46    793s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[02/21 20:01:46    793s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/21 20:01:46    793s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2097.0MB) @(0:13:13 - 0:13:13).
[02/21 20:01:46    793s] Move report: Detail placement moves 203 insts, mean move: 2.21 um, max move: 21.44 um 
[02/21 20:01:46    793s] 	Max move on inst (FE_OFC30_n2544): (53.68, 40.04) --> (68.12, 33.04)
[02/21 20:01:46    793s] 	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2097.0MB
[02/21 20:01:46    793s] Statistics of distance of Instance movement in refine placement:
[02/21 20:01:46    793s]   maximum (X+Y) =        21.44 um
[02/21 20:01:46    793s]   inst (FE_OFC30_n2544) with max move: (53.68, 40.04) -> (68.12, 33.04)
[02/21 20:01:46    793s]   mean    (X+Y) =         2.21 um
[02/21 20:01:46    793s] Summary Report:
[02/21 20:01:46    793s] Instances move: 203 (out of 2646 movable)
[02/21 20:01:46    793s] Instances flipped: 0
[02/21 20:01:46    793s] Mean displacement: 2.21 um
[02/21 20:01:46    793s] Max displacement: 21.44 um (Instance: FE_OFC30_n2544) (53.68, 40.04) -> (68.12, 33.04)
[02/21 20:01:46    793s] 	Length: 9 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X8
[02/21 20:01:46    793s] Total instances moved : 203
[02/21 20:01:46    793s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.060, REAL:1.051, MEM:2097.0M, EPOCH TIME: 1677038506.991835
[02/21 20:01:46    793s] Total net bbox length = 2.610e+04 (1.255e+04 1.355e+04) (ext = 7.300e+03)
[02/21 20:01:46    793s] Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2097.0MB
[02/21 20:01:46    793s] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:01.0, mem=2097.0MB) @(0:13:12 - 0:13:13).
[02/21 20:01:46    793s] *** Finished refinePlace (0:13:13 mem=2097.0M) ***
[02/21 20:01:46    793s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.11434.15
[02/21 20:01:46    793s] OPERPROF:   Finished RefinePlace at level 2, CPU:1.060, REAL:1.060, MEM:2097.0M, EPOCH TIME: 1677038506.993812
[02/21 20:01:46    793s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2097.0M, EPOCH TIME: 1677038506.993972
[02/21 20:01:46    793s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2663).
[02/21 20:01:46    793s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:01:47    793s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:01:47    793s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:01:47    793s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.010, REAL:0.011, MEM:2097.0M, EPOCH TIME: 1677038507.005066
[02/21 20:01:47    793s] OPERPROF: Finished RefinePlace2 at level 1, CPU:1.080, REAL:1.083, MEM:2097.0M, EPOCH TIME: 1677038507.005246
[02/21 20:01:47    793s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/21 20:01:47    793s] #################################################################################
[02/21 20:01:47    793s] # Design Stage: PreRoute
[02/21 20:01:47    793s] # Design Name: VQS64_4
[02/21 20:01:47    793s] # Design Mode: 90nm
[02/21 20:01:47    793s] # Analysis Mode: MMMC Non-OCV 
[02/21 20:01:47    793s] # Parasitics Mode: No SPEF/RCDB 
[02/21 20:01:47    793s] # Signoff Settings: SI Off 
[02/21 20:01:47    793s] #################################################################################
[02/21 20:01:47    793s] Calculate delays in Single mode...
[02/21 20:01:47    793s] Topological Sorting (REAL = 0:00:00.0, MEM = 2085.5M, InitMEM = 2085.5M)
[02/21 20:01:47    793s] Start delay calculation (fullDC) (1 T). (MEM=2085.46)
[02/21 20:01:47    793s] End AAE Lib Interpolated Model. (MEM=2096.97 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/21 20:01:48    794s] Total number of fetched objects 3688
[02/21 20:01:48    794s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/21 20:01:48    794s] End delay calculation. (MEM=2105.39 CPU=0:00:00.7 REAL=0:00:01.0)
[02/21 20:01:48    794s] End delay calculation (fullDC). (MEM=2105.39 CPU=0:00:00.8 REAL=0:00:01.0)
[02/21 20:01:48    794s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 2105.4M) ***
[02/21 20:01:48    794s] eGR doReRoute: optGuide
[02/21 20:01:48    794s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2105.4M, EPOCH TIME: 1677038508.386360
[02/21 20:01:48    794s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:01:48    794s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:01:48    794s] All LLGs are deleted
[02/21 20:01:48    794s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:01:48    794s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:01:48    794s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2105.4M, EPOCH TIME: 1677038508.386626
[02/21 20:01:48    794s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.000, MEM:2105.4M, EPOCH TIME: 1677038508.386798
[02/21 20:01:48    794s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.002, MEM:2055.4M, EPOCH TIME: 1677038508.388459
[02/21 20:01:48    794s] {MMLU 0 18 3299}
[02/21 20:01:48    794s] ### Creating LA Mngr. totSessionCpu=0:13:15 mem=2055.4M
[02/21 20:01:48    794s] ### Creating LA Mngr, finished. totSessionCpu=0:13:15 mem=2055.4M
[02/21 20:01:48    794s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2055.39 MB )
[02/21 20:01:48    794s] (I)      ==================== Layers =====================
[02/21 20:01:48    794s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 20:01:48    794s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[02/21 20:01:48    794s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 20:01:48    794s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[02/21 20:01:48    794s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[02/21 20:01:48    794s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[02/21 20:01:48    794s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[02/21 20:01:48    794s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[02/21 20:01:48    794s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[02/21 20:01:48    794s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[02/21 20:01:48    794s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[02/21 20:01:48    794s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[02/21 20:01:48    794s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[02/21 20:01:48    794s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[02/21 20:01:48    794s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[02/21 20:01:48    794s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[02/21 20:01:48    794s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[02/21 20:01:48    794s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[02/21 20:01:48    794s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[02/21 20:01:48    794s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[02/21 20:01:48    794s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[02/21 20:01:48    794s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[02/21 20:01:48    794s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 20:01:48    794s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[02/21 20:01:48    794s] (I)      |   0 |  0 |  active |   other |        |    MS |
[02/21 20:01:48    794s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[02/21 20:01:48    794s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 20:01:48    794s] (I)      Started Import and model ( Curr Mem: 2055.39 MB )
[02/21 20:01:48    794s] (I)      Default pattern map key = VQS64_4_default.
[02/21 20:01:48    794s] (I)      == Non-default Options ==
[02/21 20:01:48    794s] (I)      Maximum routing layer                              : 10
[02/21 20:01:48    794s] (I)      Number of threads                                  : 1
[02/21 20:01:48    794s] (I)      Method to set GCell size                           : row
[02/21 20:01:48    794s] (I)      Counted 351 PG shapes. We will not process PG shapes layer by layer.
[02/21 20:01:48    794s] (I)      Use row-based GCell size
[02/21 20:01:48    794s] (I)      Use row-based GCell align
[02/21 20:01:48    794s] (I)      layer 0 area = 0
[02/21 20:01:48    794s] (I)      layer 1 area = 0
[02/21 20:01:48    794s] (I)      layer 2 area = 0
[02/21 20:01:48    794s] (I)      layer 3 area = 0
[02/21 20:01:48    794s] (I)      layer 4 area = 0
[02/21 20:01:48    794s] (I)      layer 5 area = 0
[02/21 20:01:48    794s] (I)      layer 6 area = 0
[02/21 20:01:48    794s] (I)      layer 7 area = 0
[02/21 20:01:48    794s] (I)      layer 8 area = 0
[02/21 20:01:48    794s] (I)      layer 9 area = 0
[02/21 20:01:48    794s] (I)      GCell unit size   : 2800
[02/21 20:01:48    794s] (I)      GCell multiplier  : 1
[02/21 20:01:48    794s] (I)      GCell row height  : 2800
[02/21 20:01:48    794s] (I)      Actual row height : 2800
[02/21 20:01:48    794s] (I)      GCell align ref   : 10080 10080
[02/21 20:01:48    794s] [NR-eGR] Track table information for default rule: 
[02/21 20:01:48    794s] [NR-eGR] metal1 has single uniform track structure
[02/21 20:01:48    794s] [NR-eGR] metal2 has single uniform track structure
[02/21 20:01:48    794s] [NR-eGR] metal3 has single uniform track structure
[02/21 20:01:48    794s] [NR-eGR] metal4 has single uniform track structure
[02/21 20:01:48    794s] [NR-eGR] metal5 has single uniform track structure
[02/21 20:01:48    794s] [NR-eGR] metal6 has single uniform track structure
[02/21 20:01:48    794s] [NR-eGR] metal7 has single uniform track structure
[02/21 20:01:48    794s] [NR-eGR] metal8 has single uniform track structure
[02/21 20:01:48    794s] [NR-eGR] metal9 has single uniform track structure
[02/21 20:01:48    794s] [NR-eGR] metal10 has single uniform track structure
[02/21 20:01:48    794s] (I)      ============== Default via ===============
[02/21 20:01:48    794s] (I)      +---+------------------+-----------------+
[02/21 20:01:48    794s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[02/21 20:01:48    794s] (I)      +---+------------------+-----------------+
[02/21 20:01:48    794s] (I)      | 1 |    8  via1_7     |    8  via1_7    |
[02/21 20:01:48    794s] (I)      | 2 |   12  via2_5     |   12  via2_5    |
[02/21 20:01:48    794s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[02/21 20:01:48    794s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[02/21 20:01:48    794s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[02/21 20:01:48    794s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[02/21 20:01:48    794s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[02/21 20:01:48    794s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[02/21 20:01:48    794s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[02/21 20:01:48    794s] (I)      +---+------------------+-----------------+
[02/21 20:01:48    794s] [NR-eGR] Read 146 PG shapes
[02/21 20:01:48    794s] [NR-eGR] Read 0 clock shapes
[02/21 20:01:48    794s] [NR-eGR] Read 0 other shapes
[02/21 20:01:48    794s] [NR-eGR] #Routing Blockages  : 0
[02/21 20:01:48    794s] [NR-eGR] #Instance Blockages : 0
[02/21 20:01:48    794s] [NR-eGR] #PG Blockages       : 146
[02/21 20:01:48    794s] [NR-eGR] #Halo Blockages     : 0
[02/21 20:01:48    794s] [NR-eGR] #Boundary Blockages : 0
[02/21 20:01:48    794s] [NR-eGR] #Clock Blockages    : 0
[02/21 20:01:48    794s] [NR-eGR] #Other Blockages    : 0
[02/21 20:01:48    794s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/21 20:01:48    794s] [NR-eGR] Num Prerouted Nets = 18  Num Prerouted Wires = 2751
[02/21 20:01:48    794s] [NR-eGR] Read 3208 nets ( ignored 18 )
[02/21 20:01:48    794s] (I)      early_global_route_priority property id does not exist.
[02/21 20:01:48    794s] (I)      Read Num Blocks=146  Num Prerouted Wires=2751  Num CS=0
[02/21 20:01:48    794s] (I)      Layer 1 (V) : #blockages 146 : #preroutes 1640
[02/21 20:01:48    794s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 984
[02/21 20:01:48    794s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 125
[02/21 20:01:48    794s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 2
[02/21 20:01:48    794s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[02/21 20:01:48    794s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[02/21 20:01:48    794s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[02/21 20:01:48    794s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[02/21 20:01:48    794s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[02/21 20:01:48    794s] (I)      Number of ignored nets                =     18
[02/21 20:01:48    794s] (I)      Number of connected nets              =      0
[02/21 20:01:48    794s] (I)      Number of fixed nets                  =     18.  Ignored: Yes
[02/21 20:01:48    794s] (I)      Number of clock nets                  =     18.  Ignored: No
[02/21 20:01:48    794s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/21 20:01:48    794s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/21 20:01:48    794s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/21 20:01:48    794s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/21 20:01:48    794s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/21 20:01:48    794s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/21 20:01:48    794s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/21 20:01:48    794s] (I)      Ndr track 0 does not exist
[02/21 20:01:48    794s] (I)      ---------------------Grid Graph Info--------------------
[02/21 20:01:48    794s] (I)      Routing area        : (0, 0) - (214200, 204960)
[02/21 20:01:48    794s] (I)      Core area           : (10080, 10080) - (204120, 194880)
[02/21 20:01:48    794s] (I)      Site width          :   380  (dbu)
[02/21 20:01:48    794s] (I)      Row height          :  2800  (dbu)
[02/21 20:01:48    794s] (I)      GCell row height    :  2800  (dbu)
[02/21 20:01:48    794s] (I)      GCell width         :  2800  (dbu)
[02/21 20:01:48    794s] (I)      GCell height        :  2800  (dbu)
[02/21 20:01:48    794s] (I)      Grid                :    76    73    10
[02/21 20:01:48    794s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[02/21 20:01:48    794s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[02/21 20:01:48    794s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[02/21 20:01:48    794s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[02/21 20:01:48    794s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[02/21 20:01:48    794s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[02/21 20:01:48    794s] (I)      Default pitch size  :   270   280   280   560   560   560  1680  1680  3200  3360
[02/21 20:01:48    794s] (I)      First track coord   :   140   190   140   750   700   750  1820  1870  3820  3550
[02/21 20:01:48    794s] (I)      Num tracks per GCell: 10.37 10.00 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[02/21 20:01:48    794s] (I)      Total num of tracks :   732   765   732   381   365   381   121   127    63    63
[02/21 20:01:48    794s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[02/21 20:01:48    794s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[02/21 20:01:48    794s] (I)      --------------------------------------------------------
[02/21 20:01:48    794s] 
[02/21 20:01:48    794s] [NR-eGR] ============ Routing rule table ============
[02/21 20:01:48    794s] [NR-eGR] Rule id: 1  Nets: 3190
[02/21 20:01:48    794s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[02/21 20:01:48    794s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[02/21 20:01:48    794s] (I)                    Pitch  280  280  560  560  560  1680  1680  3200  3360 
[02/21 20:01:48    794s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[02/21 20:01:48    794s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[02/21 20:01:48    794s] [NR-eGR] ========================================
[02/21 20:01:48    794s] [NR-eGR] 
[02/21 20:01:48    794s] (I)      =============== Blocked Tracks ===============
[02/21 20:01:48    794s] (I)      +-------+---------+----------+---------------+
[02/21 20:01:48    794s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/21 20:01:48    794s] (I)      +-------+---------+----------+---------------+
[02/21 20:01:48    794s] (I)      |     1 |       0 |        0 |         0.00% |
[02/21 20:01:48    794s] (I)      |     2 |   55845 |     3194 |         5.72% |
[02/21 20:01:48    794s] (I)      |     3 |   55632 |        0 |         0.00% |
[02/21 20:01:48    794s] (I)      |     4 |   27813 |        0 |         0.00% |
[02/21 20:01:48    794s] (I)      |     5 |   27740 |        0 |         0.00% |
[02/21 20:01:48    794s] (I)      |     6 |   27813 |        0 |         0.00% |
[02/21 20:01:48    794s] (I)      |     7 |    9196 |        0 |         0.00% |
[02/21 20:01:48    794s] (I)      |     8 |    9271 |        0 |         0.00% |
[02/21 20:01:48    794s] (I)      |     9 |    4788 |        0 |         0.00% |
[02/21 20:01:48    794s] (I)      |    10 |    4599 |        0 |         0.00% |
[02/21 20:01:48    794s] (I)      +-------+---------+----------+---------------+
[02/21 20:01:48    794s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2055.39 MB )
[02/21 20:01:48    794s] (I)      Reset routing kernel
[02/21 20:01:48    794s] (I)      Started Global Routing ( Curr Mem: 2055.39 MB )
[02/21 20:01:48    794s] (I)      totalPins=9414  totalGlobalPin=8751 (92.96%)
[02/21 20:01:48    794s] (I)      total 2D Cap : 111220 = (41724 H, 69496 V)
[02/21 20:01:48    794s] [NR-eGR] Layer group 1: route 5 net(s) in layer range [4, 10]
[02/21 20:01:48    794s] (I)      
[02/21 20:01:48    794s] (I)      ============  Phase 1a Route ============
[02/21 20:01:48    794s] (I)      Usage: 752 = (402 H, 350 V) = (0.96% H, 0.50% V) = (5.628e+02um H, 4.900e+02um V)
[02/21 20:01:48    794s] (I)      
[02/21 20:01:48    794s] (I)      ============  Phase 1b Route ============
[02/21 20:01:48    794s] (I)      Usage: 752 = (402 H, 350 V) = (0.96% H, 0.50% V) = (5.628e+02um H, 4.900e+02um V)
[02/21 20:01:48    794s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.052800e+03um
[02/21 20:01:48    794s] (I)      
[02/21 20:01:48    794s] (I)      ============  Phase 1c Route ============
[02/21 20:01:48    794s] (I)      Usage: 752 = (402 H, 350 V) = (0.96% H, 0.50% V) = (5.628e+02um H, 4.900e+02um V)
[02/21 20:01:48    794s] (I)      
[02/21 20:01:48    794s] (I)      ============  Phase 1d Route ============
[02/21 20:01:48    794s] (I)      Usage: 752 = (402 H, 350 V) = (0.96% H, 0.50% V) = (5.628e+02um H, 4.900e+02um V)
[02/21 20:01:48    794s] (I)      
[02/21 20:01:48    794s] (I)      ============  Phase 1e Route ============
[02/21 20:01:48    794s] (I)      Usage: 752 = (402 H, 350 V) = (0.96% H, 0.50% V) = (5.628e+02um H, 4.900e+02um V)
[02/21 20:01:48    794s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.052800e+03um
[02/21 20:01:48    794s] (I)      
[02/21 20:01:48    794s] (I)      ============  Phase 1l Route ============
[02/21 20:01:48    794s] (I)      total 2D Cap : 219503 = (97356 H, 122147 V)
[02/21 20:01:48    794s] [NR-eGR] Layer group 2: route 3185 net(s) in layer range [2, 10]
[02/21 20:01:48    794s] (I)      
[02/21 20:01:48    794s] (I)      ============  Phase 1a Route ============
[02/21 20:01:48    794s] (I)      Usage: 18738 = (9070 H, 9668 V) = (9.32% H, 7.92% V) = (1.270e+04um H, 1.354e+04um V)
[02/21 20:01:48    794s] (I)      
[02/21 20:01:48    794s] (I)      ============  Phase 1b Route ============
[02/21 20:01:48    794s] (I)      Usage: 18738 = (9070 H, 9668 V) = (9.32% H, 7.92% V) = (1.270e+04um H, 1.354e+04um V)
[02/21 20:01:48    794s] (I)      Overflow of layer group 2: 0.02% H + 0.00% V. EstWL: 2.623320e+04um
[02/21 20:01:48    794s] (I)      Congestion metric : 0.02%H 0.00%V, 0.02%HV
[02/21 20:01:48    794s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/21 20:01:48    794s] (I)      
[02/21 20:01:48    794s] (I)      ============  Phase 1c Route ============
[02/21 20:01:48    794s] (I)      Usage: 18738 = (9070 H, 9668 V) = (9.32% H, 7.92% V) = (1.270e+04um H, 1.354e+04um V)
[02/21 20:01:48    794s] (I)      
[02/21 20:01:48    794s] (I)      ============  Phase 1d Route ============
[02/21 20:01:48    794s] (I)      Usage: 18738 = (9070 H, 9668 V) = (9.32% H, 7.92% V) = (1.270e+04um H, 1.354e+04um V)
[02/21 20:01:48    794s] (I)      
[02/21 20:01:48    794s] (I)      ============  Phase 1e Route ============
[02/21 20:01:48    794s] (I)      Usage: 18738 = (9070 H, 9668 V) = (9.32% H, 7.92% V) = (1.270e+04um H, 1.354e+04um V)
[02/21 20:01:48    794s] [NR-eGR] Early Global Route overflow of layer group 2: 0.02% H + 0.00% V. EstWL: 2.623320e+04um
[02/21 20:01:48    794s] (I)      
[02/21 20:01:48    794s] (I)      ============  Phase 1l Route ============
[02/21 20:01:48    794s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/21 20:01:48    794s] (I)      Layer  2:      51886     12368         0           0       54720    ( 0.00%) 
[02/21 20:01:48    794s] (I)      Layer  3:      54900     11357         0           0       54750    ( 0.00%) 
[02/21 20:01:48    794s] (I)      Layer  4:      27432      3675         2           0       27360    ( 0.00%) 
[02/21 20:01:48    794s] (I)      Layer  5:      27375      1053         0           0       27375    ( 0.00%) 
[02/21 20:01:48    794s] (I)      Layer  6:      27432       624         0           0       27360    ( 0.00%) 
[02/21 20:01:48    794s] (I)      Layer  7:       9075        28         0           0        9125    ( 0.00%) 
[02/21 20:01:48    794s] (I)      Layer  8:       9144        20         0           0        9120    ( 0.00%) 
[02/21 20:01:48    794s] (I)      Layer  9:       4725         0         0         656        4134    (13.70%) 
[02/21 20:01:48    794s] (I)      Layer 10:       4536         0         0         780        3780    (17.11%) 
[02/21 20:01:48    794s] (I)      Total:        216505     29125         2        1436      217724    ( 0.66%) 
[02/21 20:01:48    794s] (I)      
[02/21 20:01:48    794s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/21 20:01:48    794s] [NR-eGR]                        OverCon            
[02/21 20:01:48    794s] [NR-eGR]                         #Gcell     %Gcell
[02/21 20:01:48    794s] [NR-eGR]        Layer             (1-2)    OverCon
[02/21 20:01:48    794s] [NR-eGR] ----------------------------------------------
[02/21 20:01:48    794s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/21 20:01:48    794s] [NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[02/21 20:01:48    794s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/21 20:01:48    794s] [NR-eGR]  metal4 ( 4)         1( 0.02%)   ( 0.02%) 
[02/21 20:01:48    794s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[02/21 20:01:48    794s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[02/21 20:01:48    794s] [NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[02/21 20:01:48    794s] [NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[02/21 20:01:48    794s] [NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[02/21 20:01:48    794s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[02/21 20:01:48    794s] [NR-eGR] ----------------------------------------------
[02/21 20:01:48    794s] [NR-eGR]        Total         1( 0.00%)   ( 0.00%) 
[02/21 20:01:48    794s] [NR-eGR] 
[02/21 20:01:48    794s] (I)      Finished Global Routing ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 2063.40 MB )
[02/21 20:01:48    794s] (I)      total 2D Cap : 219503 = (97356 H, 122147 V)
[02/21 20:01:48    794s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/21 20:01:48    794s] (I)      ============= Track Assignment ============
[02/21 20:01:48    794s] (I)      Started Track Assignment (1T) ( Curr Mem: 2063.40 MB )
[02/21 20:01:48    794s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[02/21 20:01:48    794s] (I)      Run Multi-thread track assignment
[02/21 20:01:48    795s] (I)      Finished Track Assignment (1T) ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 2063.40 MB )
[02/21 20:01:48    795s] (I)      Started Export ( Curr Mem: 2063.40 MB )
[02/21 20:01:48    795s] [NR-eGR]                  Length (um)   Vias 
[02/21 20:01:48    795s] [NR-eGR] ------------------------------------
[02/21 20:01:48    795s] [NR-eGR]  metal1   (1H)            21   9704 
[02/21 20:01:48    795s] [NR-eGR]  metal2   (2V)         12494  12814 
[02/21 20:01:48    795s] [NR-eGR]  metal3   (3H)         13047   1329 
[02/21 20:01:48    795s] [NR-eGR]  metal4   (4V)          3088    505 
[02/21 20:01:48    795s] [NR-eGR]  metal5   (5H)          1438    130 
[02/21 20:01:48    795s] [NR-eGR]  metal6   (6V)           863     34 
[02/21 20:01:48    795s] [NR-eGR]  metal7   (7H)            35     10 
[02/21 20:01:48    795s] [NR-eGR]  metal8   (8V)            25      4 
[02/21 20:01:48    795s] [NR-eGR]  metal9   (9H)             2      0 
[02/21 20:01:48    795s] [NR-eGR]  metal10  (10V)            0      0 
[02/21 20:01:48    795s] [NR-eGR] ------------------------------------
[02/21 20:01:48    795s] [NR-eGR]           Total        31011  24530 
[02/21 20:01:48    795s] [NR-eGR] --------------------------------------------------------------------------
[02/21 20:01:48    795s] [NR-eGR] Total half perimeter of net bounding box: 26102um
[02/21 20:01:48    795s] [NR-eGR] Total length: 31011um, number of vias: 24530
[02/21 20:01:48    795s] [NR-eGR] --------------------------------------------------------------------------
[02/21 20:01:48    795s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[02/21 20:01:48    795s] [NR-eGR] --------------------------------------------------------------------------
[02/21 20:01:48    795s] (I)      Finished Export ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2053.88 MB )
[02/21 20:01:48    795s] Saved RC grid cleaned up.
[02/21 20:01:48    795s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.23 sec, Real: 0.23 sec, Curr Mem: 2049.88 MB )
[02/21 20:01:48    795s] (I)      ====================================== Runtime Summary =======================================
[02/21 20:01:48    795s] (I)       Step                                         %        Start       Finish      Real       CPU 
[02/21 20:01:48    795s] (I)      ----------------------------------------------------------------------------------------------
[02/21 20:01:48    795s] (I)       Early Global Route kernel              100.00%  2183.73 sec  2183.96 sec  0.23 sec  0.23 sec 
[02/21 20:01:48    795s] (I)       +-Import and model                      17.64%  2183.74 sec  2183.78 sec  0.04 sec  0.04 sec 
[02/21 20:01:48    795s] (I)       | +-Create place DB                      5.05%  2183.74 sec  2183.75 sec  0.01 sec  0.01 sec 
[02/21 20:01:48    795s] (I)       | | +-Import place data                  4.86%  2183.74 sec  2183.75 sec  0.01 sec  0.01 sec 
[02/21 20:01:48    795s] (I)       | | | +-Read instances and placement     1.52%  2183.74 sec  2183.74 sec  0.00 sec  0.00 sec 
[02/21 20:01:48    795s] (I)       | | | +-Read nets                        2.98%  2183.74 sec  2183.75 sec  0.01 sec  0.01 sec 
[02/21 20:01:48    795s] (I)       | +-Create route DB                      8.95%  2183.75 sec  2183.77 sec  0.02 sec  0.02 sec 
[02/21 20:01:48    795s] (I)       | | +-Import route data (1T)             8.61%  2183.75 sec  2183.77 sec  0.02 sec  0.02 sec 
[02/21 20:01:48    795s] (I)       | | | +-Read blockages ( Layer 2-10 )    1.73%  2183.75 sec  2183.76 sec  0.00 sec  0.01 sec 
[02/21 20:01:48    795s] (I)       | | | | +-Read routing blockages         0.00%  2183.75 sec  2183.75 sec  0.00 sec  0.00 sec 
[02/21 20:01:48    795s] (I)       | | | | +-Read instance blockages        0.32%  2183.75 sec  2183.75 sec  0.00 sec  0.01 sec 
[02/21 20:01:48    795s] (I)       | | | | +-Read PG blockages              0.04%  2183.75 sec  2183.75 sec  0.00 sec  0.00 sec 
[02/21 20:01:48    795s] (I)       | | | | +-Read clock blockages           0.02%  2183.75 sec  2183.75 sec  0.00 sec  0.00 sec 
[02/21 20:01:48    795s] (I)       | | | | +-Read other blockages           0.02%  2183.75 sec  2183.75 sec  0.00 sec  0.00 sec 
[02/21 20:01:48    795s] (I)       | | | | +-Read halo blockages            0.02%  2183.75 sec  2183.75 sec  0.00 sec  0.00 sec 
[02/21 20:01:48    795s] (I)       | | | | +-Read boundary cut boxes        0.00%  2183.76 sec  2183.76 sec  0.00 sec  0.00 sec 
[02/21 20:01:48    795s] (I)       | | | +-Read blackboxes                  0.01%  2183.76 sec  2183.76 sec  0.00 sec  0.00 sec 
[02/21 20:01:48    795s] (I)       | | | +-Read prerouted                   0.91%  2183.76 sec  2183.76 sec  0.00 sec  0.00 sec 
[02/21 20:01:48    795s] (I)       | | | +-Read unlegalized nets            0.14%  2183.76 sec  2183.76 sec  0.00 sec  0.00 sec 
[02/21 20:01:48    795s] (I)       | | | +-Read nets                        0.68%  2183.76 sec  2183.76 sec  0.00 sec  0.00 sec 
[02/21 20:01:48    795s] (I)       | | | +-Set up via pillars               0.01%  2183.76 sec  2183.76 sec  0.00 sec  0.00 sec 
[02/21 20:01:48    795s] (I)       | | | +-Initialize 3D grid graph         0.06%  2183.76 sec  2183.76 sec  0.00 sec  0.00 sec 
[02/21 20:01:48    795s] (I)       | | | +-Model blockage capacity          1.73%  2183.76 sec  2183.77 sec  0.00 sec  0.00 sec 
[02/21 20:01:48    795s] (I)       | | | | +-Initialize 3D capacity         1.42%  2183.76 sec  2183.77 sec  0.00 sec  0.00 sec 
[02/21 20:01:48    795s] (I)       | +-Read aux data                        0.00%  2183.77 sec  2183.77 sec  0.00 sec  0.00 sec 
[02/21 20:01:48    795s] (I)       | +-Others data preparation              0.11%  2183.77 sec  2183.77 sec  0.00 sec  0.00 sec 
[02/21 20:01:48    795s] (I)       | +-Create route kernel                  2.46%  2183.77 sec  2183.77 sec  0.01 sec  0.01 sec 
[02/21 20:01:48    795s] (I)       +-Global Routing                        24.49%  2183.78 sec  2183.83 sec  0.06 sec  0.05 sec 
[02/21 20:01:48    795s] (I)       | +-Initialization                       0.36%  2183.78 sec  2183.78 sec  0.00 sec  0.00 sec 
[02/21 20:01:48    795s] (I)       | +-Net group 1                          3.80%  2183.78 sec  2183.79 sec  0.01 sec  0.01 sec 
[02/21 20:01:48    795s] (I)       | | +-Generate topology                  0.10%  2183.78 sec  2183.78 sec  0.00 sec  0.00 sec 
[02/21 20:01:48    795s] (I)       | | +-Phase 1a                           0.61%  2183.78 sec  2183.78 sec  0.00 sec  0.00 sec 
[02/21 20:01:48    795s] (I)       | | | +-Pattern routing (1T)             0.36%  2183.78 sec  2183.78 sec  0.00 sec  0.00 sec 
[02/21 20:01:48    795s] (I)       | | +-Phase 1b                           0.04%  2183.78 sec  2183.78 sec  0.00 sec  0.00 sec 
[02/21 20:01:48    795s] (I)       | | +-Phase 1c                           0.02%  2183.78 sec  2183.78 sec  0.00 sec  0.00 sec 
[02/21 20:01:48    795s] (I)       | | +-Phase 1d                           0.02%  2183.78 sec  2183.78 sec  0.00 sec  0.00 sec 
[02/21 20:01:48    795s] (I)       | | +-Phase 1e                           0.23%  2183.78 sec  2183.78 sec  0.00 sec  0.00 sec 
[02/21 20:01:48    795s] (I)       | | | +-Route legalization               0.00%  2183.78 sec  2183.78 sec  0.00 sec  0.00 sec 
[02/21 20:01:48    795s] (I)       | | +-Phase 1l                           0.96%  2183.78 sec  2183.79 sec  0.00 sec  0.00 sec 
[02/21 20:01:48    795s] (I)       | | | +-Layer assignment (1T)            0.77%  2183.78 sec  2183.79 sec  0.00 sec  0.00 sec 
[02/21 20:01:48    795s] (I)       | +-Net group 2                         18.16%  2183.79 sec  2183.83 sec  0.04 sec  0.04 sec 
[02/21 20:01:48    795s] (I)       | | +-Generate topology                  1.10%  2183.79 sec  2183.79 sec  0.00 sec  0.00 sec 
[02/21 20:01:48    795s] (I)       | | +-Phase 1a                           3.43%  2183.79 sec  2183.80 sec  0.01 sec  0.01 sec 
[02/21 20:01:48    795s] (I)       | | | +-Pattern routing (1T)             2.50%  2183.79 sec  2183.80 sec  0.01 sec  0.01 sec 
[02/21 20:01:48    795s] (I)       | | | +-Add via demand to 2D             0.46%  2183.80 sec  2183.80 sec  0.00 sec  0.00 sec 
[02/21 20:01:48    795s] (I)       | | +-Phase 1b                           0.06%  2183.80 sec  2183.80 sec  0.00 sec  0.00 sec 
[02/21 20:01:48    795s] (I)       | | +-Phase 1c                           0.02%  2183.80 sec  2183.80 sec  0.00 sec  0.00 sec 
[02/21 20:01:48    795s] (I)       | | +-Phase 1d                           0.02%  2183.80 sec  2183.80 sec  0.00 sec  0.00 sec 
[02/21 20:01:48    795s] (I)       | | +-Phase 1e                           0.23%  2183.80 sec  2183.80 sec  0.00 sec  0.00 sec 
[02/21 20:01:48    795s] (I)       | | | +-Route legalization               0.00%  2183.80 sec  2183.80 sec  0.00 sec  0.00 sec 
[02/21 20:01:48    795s] (I)       | | +-Phase 1l                          11.41%  2183.80 sec  2183.83 sec  0.03 sec  0.03 sec 
[02/21 20:01:48    795s] (I)       | | | +-Layer assignment (1T)           10.93%  2183.80 sec  2183.83 sec  0.02 sec  0.03 sec 
[02/21 20:01:48    795s] (I)       | +-Clean cong LA                        0.00%  2183.83 sec  2183.83 sec  0.00 sec  0.00 sec 
[02/21 20:01:48    795s] (I)       +-Export 3D cong map                     1.03%  2183.83 sec  2183.83 sec  0.00 sec  0.01 sec 
[02/21 20:01:48    795s] (I)       | +-Export 2D cong map                   0.10%  2183.83 sec  2183.83 sec  0.00 sec  0.00 sec 
[02/21 20:01:48    795s] (I)       +-Extract Global 3D Wires                0.30%  2183.84 sec  2183.84 sec  0.00 sec  0.00 sec 
[02/21 20:01:48    795s] (I)       +-Track Assignment (1T)                 15.11%  2183.84 sec  2183.87 sec  0.03 sec  0.04 sec 
[02/21 20:01:48    795s] (I)       | +-Initialization                       0.11%  2183.84 sec  2183.84 sec  0.00 sec  0.00 sec 
[02/21 20:01:48    795s] (I)       | +-Track Assignment Kernel             14.28%  2183.84 sec  2183.87 sec  0.03 sec  0.04 sec 
[02/21 20:01:48    795s] (I)       | +-Free Memory                          0.01%  2183.87 sec  2183.87 sec  0.00 sec  0.00 sec 
[02/21 20:01:48    795s] (I)       +-Export                                32.69%  2183.87 sec  2183.95 sec  0.07 sec  0.07 sec 
[02/21 20:01:48    795s] (I)       | +-Export DB wires                      7.40%  2183.88 sec  2183.89 sec  0.02 sec  0.01 sec 
[02/21 20:01:48    795s] (I)       | | +-Export all nets                    5.62%  2183.88 sec  2183.89 sec  0.01 sec  0.01 sec 
[02/21 20:01:48    795s] (I)       | | +-Set wire vias                      1.08%  2183.89 sec  2183.89 sec  0.00 sec  0.00 sec 
[02/21 20:01:48    795s] (I)       | +-Report wirelength                    3.16%  2183.89 sec  2183.90 sec  0.01 sec  0.01 sec 
[02/21 20:01:48    795s] (I)       | +-Update net boxes                     2.90%  2183.90 sec  2183.91 sec  0.01 sec  0.01 sec 
[02/21 20:01:48    795s] (I)       | +-Update timing                       18.43%  2183.91 sec  2183.95 sec  0.04 sec  0.04 sec 
[02/21 20:01:48    795s] (I)       +-Postprocess design                     2.08%  2183.95 sec  2183.95 sec  0.00 sec  0.01 sec 
[02/21 20:01:48    795s] (I)      ===================== Summary by functions =====================
[02/21 20:01:48    795s] (I)       Lv  Step                                 %      Real       CPU 
[02/21 20:01:48    795s] (I)      ----------------------------------------------------------------
[02/21 20:01:48    795s] (I)        0  Early Global Route kernel      100.00%  0.23 sec  0.23 sec 
[02/21 20:01:48    795s] (I)        1  Export                          32.69%  0.07 sec  0.07 sec 
[02/21 20:01:48    795s] (I)        1  Global Routing                  24.49%  0.06 sec  0.05 sec 
[02/21 20:01:48    795s] (I)        1  Import and model                17.64%  0.04 sec  0.04 sec 
[02/21 20:01:48    795s] (I)        1  Track Assignment (1T)           15.11%  0.03 sec  0.04 sec 
[02/21 20:01:48    795s] (I)        1  Postprocess design               2.08%  0.00 sec  0.01 sec 
[02/21 20:01:48    795s] (I)        1  Export 3D cong map               1.03%  0.00 sec  0.01 sec 
[02/21 20:01:48    795s] (I)        1  Extract Global 3D Wires          0.30%  0.00 sec  0.00 sec 
[02/21 20:01:48    795s] (I)        2  Update timing                   18.43%  0.04 sec  0.04 sec 
[02/21 20:01:48    795s] (I)        2  Net group 2                     18.16%  0.04 sec  0.04 sec 
[02/21 20:01:48    795s] (I)        2  Track Assignment Kernel         14.28%  0.03 sec  0.04 sec 
[02/21 20:01:48    795s] (I)        2  Create route DB                  8.95%  0.02 sec  0.02 sec 
[02/21 20:01:48    795s] (I)        2  Export DB wires                  7.40%  0.02 sec  0.01 sec 
[02/21 20:01:48    795s] (I)        2  Create place DB                  5.05%  0.01 sec  0.01 sec 
[02/21 20:01:48    795s] (I)        2  Net group 1                      3.80%  0.01 sec  0.01 sec 
[02/21 20:01:48    795s] (I)        2  Report wirelength                3.16%  0.01 sec  0.01 sec 
[02/21 20:01:48    795s] (I)        2  Update net boxes                 2.90%  0.01 sec  0.01 sec 
[02/21 20:01:48    795s] (I)        2  Create route kernel              2.46%  0.01 sec  0.01 sec 
[02/21 20:01:48    795s] (I)        2  Initialization                   0.46%  0.00 sec  0.00 sec 
[02/21 20:01:48    795s] (I)        2  Others data preparation          0.11%  0.00 sec  0.00 sec 
[02/21 20:01:48    795s] (I)        2  Export 2D cong map               0.10%  0.00 sec  0.00 sec 
[02/21 20:01:48    795s] (I)        2  Free Memory                      0.01%  0.00 sec  0.00 sec 
[02/21 20:01:48    795s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[02/21 20:01:48    795s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[02/21 20:01:48    795s] (I)        3  Phase 1l                        12.37%  0.03 sec  0.03 sec 
[02/21 20:01:48    795s] (I)        3  Import route data (1T)           8.61%  0.02 sec  0.02 sec 
[02/21 20:01:48    795s] (I)        3  Export all nets                  5.62%  0.01 sec  0.01 sec 
[02/21 20:01:48    795s] (I)        3  Import place data                4.86%  0.01 sec  0.01 sec 
[02/21 20:01:48    795s] (I)        3  Phase 1a                         4.04%  0.01 sec  0.01 sec 
[02/21 20:01:48    795s] (I)        3  Generate topology                1.20%  0.00 sec  0.00 sec 
[02/21 20:01:48    795s] (I)        3  Set wire vias                    1.08%  0.00 sec  0.00 sec 
[02/21 20:01:48    795s] (I)        3  Phase 1e                         0.46%  0.00 sec  0.00 sec 
[02/21 20:01:48    795s] (I)        3  Phase 1b                         0.10%  0.00 sec  0.00 sec 
[02/21 20:01:48    795s] (I)        3  Phase 1c                         0.03%  0.00 sec  0.00 sec 
[02/21 20:01:48    795s] (I)        3  Phase 1d                         0.03%  0.00 sec  0.00 sec 
[02/21 20:01:48    795s] (I)        4  Layer assignment (1T)           11.70%  0.03 sec  0.03 sec 
[02/21 20:01:48    795s] (I)        4  Read nets                        3.66%  0.01 sec  0.01 sec 
[02/21 20:01:48    795s] (I)        4  Pattern routing (1T)             2.86%  0.01 sec  0.01 sec 
[02/21 20:01:48    795s] (I)        4  Read blockages ( Layer 2-10 )    1.73%  0.00 sec  0.01 sec 
[02/21 20:01:48    795s] (I)        4  Model blockage capacity          1.73%  0.00 sec  0.00 sec 
[02/21 20:01:48    795s] (I)        4  Read instances and placement     1.52%  0.00 sec  0.00 sec 
[02/21 20:01:48    795s] (I)        4  Read prerouted                   0.91%  0.00 sec  0.00 sec 
[02/21 20:01:48    795s] (I)        4  Add via demand to 2D             0.46%  0.00 sec  0.00 sec 
[02/21 20:01:48    795s] (I)        4  Read unlegalized nets            0.14%  0.00 sec  0.00 sec 
[02/21 20:01:48    795s] (I)        4  Initialize 3D grid graph         0.06%  0.00 sec  0.00 sec 
[02/21 20:01:48    795s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[02/21 20:01:48    795s] (I)        4  Set up via pillars               0.01%  0.00 sec  0.00 sec 
[02/21 20:01:48    795s] (I)        4  Route legalization               0.01%  0.00 sec  0.00 sec 
[02/21 20:01:48    795s] (I)        5  Initialize 3D capacity           1.42%  0.00 sec  0.00 sec 
[02/21 20:01:48    795s] (I)        5  Read instance blockages          0.32%  0.00 sec  0.01 sec 
[02/21 20:01:48    795s] (I)        5  Read PG blockages                0.04%  0.00 sec  0.00 sec 
[02/21 20:01:48    795s] (I)        5  Read clock blockages             0.02%  0.00 sec  0.00 sec 
[02/21 20:01:48    795s] (I)        5  Read other blockages             0.02%  0.00 sec  0.00 sec 
[02/21 20:01:48    795s] (I)        5  Read halo blockages              0.02%  0.00 sec  0.00 sec 
[02/21 20:01:48    795s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[02/21 20:01:48    795s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[02/21 20:01:48    795s] Extraction called for design 'VQS64_4' of instances=2663 and nets=3308 using extraction engine 'preRoute' .
[02/21 20:01:48    795s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/21 20:01:48    795s] Type 'man IMPEXT-3530' for more detail.
[02/21 20:01:48    795s] PreRoute RC Extraction called for design VQS64_4.
[02/21 20:01:48    795s] RC Extraction called in multi-corner(1) mode.
[02/21 20:01:48    795s] RCMode: PreRoute
[02/21 20:01:48    795s]       RC Corner Indexes            0   
[02/21 20:01:48    795s] Capacitance Scaling Factor   : 1.00000 
[02/21 20:01:48    795s] Resistance Scaling Factor    : 1.00000 
[02/21 20:01:48    795s] Clock Cap. Scaling Factor    : 1.00000 
[02/21 20:01:48    795s] Clock Res. Scaling Factor    : 1.00000 
[02/21 20:01:48    795s] Shrink Factor                : 1.00000
[02/21 20:01:48    795s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/21 20:01:48    795s] Using capacitance table file ...
[02/21 20:01:48    795s] 
[02/21 20:01:48    795s] Trim Metal Layers:
[02/21 20:01:48    795s] LayerId::1 widthSet size::4
[02/21 20:01:48    795s] LayerId::2 widthSet size::4
[02/21 20:01:48    795s] LayerId::3 widthSet size::4
[02/21 20:01:48    795s] LayerId::4 widthSet size::4
[02/21 20:01:48    795s] LayerId::5 widthSet size::4
[02/21 20:01:48    795s] LayerId::6 widthSet size::4
[02/21 20:01:48    795s] LayerId::7 widthSet size::4
[02/21 20:01:48    795s] LayerId::8 widthSet size::4
[02/21 20:01:48    795s] LayerId::9 widthSet size::4
[02/21 20:01:48    795s] LayerId::10 widthSet size::3
[02/21 20:01:48    795s] Updating RC grid for preRoute extraction ...
[02/21 20:01:48    795s] eee: pegSigSF::1.070000
[02/21 20:01:48    795s] Initializing multi-corner capacitance tables ... 
[02/21 20:01:48    795s] Initializing multi-corner resistance tables ...
[02/21 20:01:48    795s] eee: l::1 avDens::0.088347 usedTrk::565.421610 availTrk::6400.000000 sigTrk::565.421610
[02/21 20:01:48    795s] eee: l::2 avDens::0.154679 usedTrk::989.943319 availTrk::6400.000000 sigTrk::989.943319
[02/21 20:01:48    795s] eee: l::3 avDens::0.154737 usedTrk::974.840323 availTrk::6300.000000 sigTrk::974.840323
[02/21 20:01:48    795s] eee: l::4 avDens::0.077637 usedTrk::236.791999 availTrk::3050.000000 sigTrk::236.791999
[02/21 20:01:48    795s] eee: l::5 avDens::0.039646 usedTrk::109.026536 availTrk::2750.000000 sigTrk::109.026536
[02/21 20:01:48    795s] eee: l::6 avDens::0.042952 usedTrk::75.166213 availTrk::1750.000000 sigTrk::75.166213
[02/21 20:01:48    795s] eee: l::7 avDens::0.013765 usedTrk::2.982500 availTrk::216.666667 sigTrk::2.982500
[02/21 20:01:48    795s] eee: l::8 avDens::0.016396 usedTrk::2.459357 availTrk::150.000000 sigTrk::2.459357
[02/21 20:01:48    795s] eee: l::9 avDens::0.004969 usedTrk::0.173929 availTrk::35.000000 sigTrk::0.173929
[02/21 20:01:48    795s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/21 20:01:48    795s] {RT VRCCorner 0 10 10 {4 1} {7 0} {9 0} 3}
[02/21 20:01:48    795s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.958413 uaWlH=0.122495 aWlH=0.037392 lMod=0 pMax=0.823000 pMod=82 wcR=0.500500 newSi=0.002500 wHLS=1.363314 siPrev=0 viaL=0.000000
[02/21 20:01:48    795s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2049.883M)
[02/21 20:01:48    795s] Compute RC Scale Done ...
[02/21 20:01:48    795s] OPERPROF: Starting HotSpotCal at level 1, MEM:2069.0M, EPOCH TIME: 1677038508.758225
[02/21 20:01:48    795s] [hotspot] +------------+---------------+---------------+
[02/21 20:01:48    795s] [hotspot] |            |   max hotspot | total hotspot |
[02/21 20:01:48    795s] [hotspot] +------------+---------------+---------------+
[02/21 20:01:48    795s] [hotspot] | normalized |          0.00 |          0.00 |
[02/21 20:01:48    795s] [hotspot] +------------+---------------+---------------+
[02/21 20:01:48    795s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/21 20:01:48    795s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/21 20:01:48    795s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:2069.0M, EPOCH TIME: 1677038508.759299
[02/21 20:01:48    795s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[02/21 20:01:48    795s] Begin: GigaOpt Route Type Constraints Refinement
[02/21 20:01:48    795s] *** CongRefineRouteType #2 [begin] (optDesign #1) : totSession cpu/real = 0:13:15.2/1:35:16.4 (0.1), mem = 2069.0M
[02/21 20:01:48    795s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.11434.22
[02/21 20:01:48    795s] ### Creating RouteCongInterface, started
[02/21 20:01:48    795s] 
[02/21 20:01:48    795s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[02/21 20:01:48    795s] 
[02/21 20:01:48    795s] #optDebug: {0, 1.000}
[02/21 20:01:48    795s] ### Creating RouteCongInterface, finished
[02/21 20:01:48    795s] Updated routing constraints on 0 nets.
[02/21 20:01:48    795s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.11434.22
[02/21 20:01:48    795s] Bottom Preferred Layer:
[02/21 20:01:48    795s] +---------------+------------+------------+----------+
[02/21 20:01:48    795s] |     Layer     |   OPT_LA   |    CLK     |   Rule   |
[02/21 20:01:48    795s] +---------------+------------+------------+----------+
[02/21 20:01:48    795s] | metal3 (z=3)  |          0 |         18 | default  |
[02/21 20:01:48    795s] | metal4 (z=4)  |          5 |          0 | default  |
[02/21 20:01:48    795s] +---------------+------------+------------+----------+
[02/21 20:01:48    795s] Via Pillar Rule:
[02/21 20:01:48    795s]     None
[02/21 20:01:48    795s] *** CongRefineRouteType #2 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (1.1), totSession cpu/real = 0:13:15.2/1:35:16.5 (0.1), mem = 2069.0M
[02/21 20:01:48    795s] 
[02/21 20:01:48    795s] =============================================================================================
[02/21 20:01:48    795s]  Step TAT Report : CongRefineRouteType #2 / optDesign #1                        21.15-s110_1
[02/21 20:01:48    795s] =============================================================================================
[02/21 20:01:48    795s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/21 20:01:48    795s] ---------------------------------------------------------------------------------------------
[02/21 20:01:48    795s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  72.5 % )     0:00:00.0 /  0:00:00.0    0.7
[02/21 20:01:48    795s] [ MISC                   ]          0:00:00.0  (  27.5 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 20:01:48    795s] ---------------------------------------------------------------------------------------------
[02/21 20:01:48    795s]  CongRefineRouteType #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    1.0
[02/21 20:01:48    795s] ---------------------------------------------------------------------------------------------
[02/21 20:01:48    795s] 
[02/21 20:01:48    795s] End: GigaOpt Route Type Constraints Refinement
[02/21 20:01:48    795s] skip EGR on cluster skew clock nets.
[02/21 20:01:48    795s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/21 20:01:48    795s] #################################################################################
[02/21 20:01:48    795s] # Design Stage: PreRoute
[02/21 20:01:48    795s] # Design Name: VQS64_4
[02/21 20:01:48    795s] # Design Mode: 90nm
[02/21 20:01:48    795s] # Analysis Mode: MMMC Non-OCV 
[02/21 20:01:48    795s] # Parasitics Mode: No SPEF/RCDB 
[02/21 20:01:48    795s] # Signoff Settings: SI Off 
[02/21 20:01:48    795s] #################################################################################
[02/21 20:01:49    795s] Calculate delays in Single mode...
[02/21 20:01:49    795s] Topological Sorting (REAL = 0:00:00.0, MEM = 2067.0M, InitMEM = 2067.0M)
[02/21 20:01:49    795s] Start delay calculation (fullDC) (1 T). (MEM=2066.96)
[02/21 20:01:49    795s] End AAE Lib Interpolated Model. (MEM=2078.48 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/21 20:01:49    796s] Total number of fetched objects 3688
[02/21 20:01:49    796s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/21 20:01:49    796s] End delay calculation. (MEM=2108.63 CPU=0:00:00.7 REAL=0:00:00.0)
[02/21 20:01:49    796s] End delay calculation (fullDC). (MEM=2108.63 CPU=0:00:00.8 REAL=0:00:00.0)
[02/21 20:01:49    796s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 2108.6M) ***
[02/21 20:01:50    796s] Begin: GigaOpt postEco DRV Optimization
[02/21 20:01:50    796s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[02/21 20:01:50    796s] *** DrvOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:13:16.5/1:35:17.7 (0.1), mem = 2108.6M
[02/21 20:01:50    796s] Info: 18 nets with fixed/cover wires excluded.
[02/21 20:01:50    796s] Info: 18 clock nets excluded from IPO operation.
[02/21 20:01:50    796s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.11434.23
[02/21 20:01:50    796s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/21 20:01:50    796s] ### Creating PhyDesignMc. totSessionCpu=0:13:16 mem=2108.6M
[02/21 20:01:50    796s] OPERPROF: Starting DPlace-Init at level 1, MEM:2108.6M, EPOCH TIME: 1677038510.033414
[02/21 20:01:50    796s] Processing tracks to init pin-track alignment.
[02/21 20:01:50    796s] z: 2, totalTracks: 1
[02/21 20:01:50    796s] z: 4, totalTracks: 1
[02/21 20:01:50    796s] z: 6, totalTracks: 1
[02/21 20:01:50    796s] z: 8, totalTracks: 1
[02/21 20:01:50    796s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[02/21 20:01:50    796s] All LLGs are deleted
[02/21 20:01:50    796s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:01:50    796s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:01:50    796s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2108.6M, EPOCH TIME: 1677038510.036660
[02/21 20:01:50    796s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2108.6M, EPOCH TIME: 1677038510.036871
[02/21 20:01:50    796s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2108.6M, EPOCH TIME: 1677038510.037782
[02/21 20:01:50    796s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:01:50    796s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:01:50    796s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2108.6M, EPOCH TIME: 1677038510.038267
[02/21 20:01:50    796s] Max number of tech site patterns supported in site array is 256.
[02/21 20:01:50    796s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/21 20:01:50    796s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2108.6M, EPOCH TIME: 1677038510.042298
[02/21 20:01:50    796s] After signature check, allow fast init is true, keep pre-filter is true.
[02/21 20:01:50    796s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/21 20:01:50    796s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2108.6M, EPOCH TIME: 1677038510.042798
[02/21 20:01:50    796s] Fast DP-INIT is on for default
[02/21 20:01:50    796s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/21 20:01:50    796s] Atter site array init, number of instance map data is 0.
[02/21 20:01:50    796s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.006, MEM:2108.6M, EPOCH TIME: 1677038510.043986
[02/21 20:01:50    796s] 
[02/21 20:01:50    796s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 20:01:50    796s] 
[02/21 20:01:50    796s]  Skipping Bad Lib Cell Checking (CMU) !
[02/21 20:01:50    796s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:2108.6M, EPOCH TIME: 1677038510.045370
[02/21 20:01:50    796s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2108.6M, EPOCH TIME: 1677038510.045546
[02/21 20:01:50    796s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2108.6M, EPOCH TIME: 1677038510.045706
[02/21 20:01:50    796s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2108.6MB).
[02/21 20:01:50    796s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.013, MEM:2108.6M, EPOCH TIME: 1677038510.046467
[02/21 20:01:50    796s] TotalInstCnt at PhyDesignMc Initialization: 2663
[02/21 20:01:50    796s] ### Creating PhyDesignMc, finished. totSessionCpu=0:13:17 mem=2108.6M
[02/21 20:01:50    796s] ### Creating RouteCongInterface, started
[02/21 20:01:50    796s] 
[02/21 20:01:50    796s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[02/21 20:01:50    796s] 
[02/21 20:01:50    796s] #optDebug: {0, 1.000}
[02/21 20:01:50    796s] ### Creating RouteCongInterface, finished
[02/21 20:01:50    796s] {MG  {4 0 1 0.0337599}  {7 0 1.4 0.142857}  {9 0 5.7 0.571429} }
[02/21 20:01:50    796s] ### Creating LA Mngr. totSessionCpu=0:13:17 mem=2108.6M
[02/21 20:01:50    796s] ### Creating LA Mngr, finished. totSessionCpu=0:13:17 mem=2108.6M
[02/21 20:01:50    796s] [GPS-DRV] Optimizer parameters ============================= 
[02/21 20:01:50    796s] [GPS-DRV] maxDensity (design): 0.95
[02/21 20:01:50    796s] [GPS-DRV] maxLocalDensity: 0.98
[02/21 20:01:50    796s] [GPS-DRV] All active and enabled setup views
[02/21 20:01:50    796s] [GPS-DRV]     VView1
[02/21 20:01:50    796s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[02/21 20:01:50    796s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[02/21 20:01:50    796s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[02/21 20:01:50    796s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[02/21 20:01:50    796s] [GPS-DRV] timing-driven DRV settings
[02/21 20:01:50    796s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[02/21 20:01:50    796s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2143.0M, EPOCH TIME: 1677038510.221661
[02/21 20:01:50    796s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2143.0M, EPOCH TIME: 1677038510.221919
[02/21 20:01:50    796s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/21 20:01:50    796s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[02/21 20:01:50    796s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/21 20:01:50    796s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[02/21 20:01:50    796s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/21 20:01:50    796s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/21 20:01:50    796s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0| 61.07%|          |         |
[02/21 20:01:50    796s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/21 20:01:50    796s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0| 61.07%| 0:00:00.0|  2159.0M|
[02/21 20:01:50    796s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/21 20:01:50    796s] Bottom Preferred Layer:
[02/21 20:01:50    796s] +---------------+------------+------------+----------+
[02/21 20:01:50    796s] |     Layer     |   OPT_LA   |    CLK     |   Rule   |
[02/21 20:01:50    796s] +---------------+------------+------------+----------+
[02/21 20:01:50    796s] | metal3 (z=3)  |          0 |         18 | default  |
[02/21 20:01:50    796s] | metal4 (z=4)  |          5 |          0 | default  |
[02/21 20:01:50    796s] +---------------+------------+------------+----------+
[02/21 20:01:50    796s] Via Pillar Rule:
[02/21 20:01:50    796s]     None
[02/21 20:01:50    796s] 
[02/21 20:01:50    796s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2159.0M) ***
[02/21 20:01:50    796s] 
[02/21 20:01:50    796s] Total-nets :: 3208, Stn-nets :: 0, ratio :: 0 %, Total-len 31010.6, Stn-len 0
[02/21 20:01:50    796s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2139.9M, EPOCH TIME: 1677038510.343388
[02/21 20:01:50    796s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2663).
[02/21 20:01:50    796s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:01:50    796s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:01:50    796s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:01:50    796s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.009, MEM:2086.9M, EPOCH TIME: 1677038510.352608
[02/21 20:01:50    796s] TotalInstCnt at PhyDesignMc Destruction: 2663
[02/21 20:01:50    796s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.11434.23
[02/21 20:01:50    796s] *** DrvOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:13:16.8/1:35:18.0 (0.1), mem = 2086.9M
[02/21 20:01:50    796s] 
[02/21 20:01:50    796s] =============================================================================================
[02/21 20:01:50    796s]  Step TAT Report : DrvOpt #2 / optDesign #1                                     21.15-s110_1
[02/21 20:01:50    796s] =============================================================================================
[02/21 20:01:50    796s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/21 20:01:50    796s] ---------------------------------------------------------------------------------------------
[02/21 20:01:50    796s] [ SlackTraversorInit     ]      1   0:00:00.1  (  22.7 % )     0:00:00.1 /  0:00:00.1    1.1
[02/21 20:01:50    796s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 20:01:50    796s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   9.4 % )     0:00:00.0 /  0:00:00.0    1.3
[02/21 20:01:50    796s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 20:01:50    796s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   4.5 % )     0:00:00.0 /  0:00:00.0    0.7
[02/21 20:01:50    796s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 20:01:50    796s] [ OptimizationStep       ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[02/21 20:01:50    796s] [ DrvFindVioNets         ]      2   0:00:00.0  (   7.7 % )     0:00:00.0 /  0:00:00.0    0.8
[02/21 20:01:50    796s] [ DrvComputeSummary      ]      2   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 20:01:50    796s] [ MISC                   ]          0:00:00.2  (  50.7 % )     0:00:00.2 /  0:00:00.1    0.9
[02/21 20:01:50    796s] ---------------------------------------------------------------------------------------------
[02/21 20:01:50    796s]  DrvOpt #2 TOTAL                    0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[02/21 20:01:50    796s] ---------------------------------------------------------------------------------------------
[02/21 20:01:50    796s] 
[02/21 20:01:50    796s] End: GigaOpt postEco DRV Optimization
[02/21 20:01:50    796s] **INFO: Flow update: Design timing is met.
[02/21 20:01:50    796s] Running refinePlace -preserveRouting true -hardFence false
[02/21 20:01:50    796s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2086.9M, EPOCH TIME: 1677038510.356753
[02/21 20:01:50    796s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2086.9M, EPOCH TIME: 1677038510.356934
[02/21 20:01:50    796s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2086.9M, EPOCH TIME: 1677038510.357224
[02/21 20:01:50    796s] Processing tracks to init pin-track alignment.
[02/21 20:01:50    796s] z: 2, totalTracks: 1
[02/21 20:01:50    796s] z: 4, totalTracks: 1
[02/21 20:01:50    796s] z: 6, totalTracks: 1
[02/21 20:01:50    796s] z: 8, totalTracks: 1
[02/21 20:01:50    796s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[02/21 20:01:50    796s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2086.9M, EPOCH TIME: 1677038510.360663
[02/21 20:01:50    796s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:01:50    796s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:01:50    796s] 
[02/21 20:01:50    796s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 20:01:50    796s] 
[02/21 20:01:50    796s]  Skipping Bad Lib Cell Checking (CMU) !
[02/21 20:01:50    796s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.006, MEM:2086.9M, EPOCH TIME: 1677038510.366457
[02/21 20:01:50    796s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2086.9M, EPOCH TIME: 1677038510.366647
[02/21 20:01:50    796s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2086.9M, EPOCH TIME: 1677038510.366812
[02/21 20:01:50    796s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2086.9MB).
[02/21 20:01:50    796s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.010, MEM:2086.9M, EPOCH TIME: 1677038510.367626
[02/21 20:01:50    796s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.010, REAL:0.011, MEM:2086.9M, EPOCH TIME: 1677038510.367778
[02/21 20:01:50    796s] TDRefine: refinePlace mode is spiral
[02/21 20:01:50    796s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.11434.16
[02/21 20:01:50    796s] OPERPROF:   Starting RefinePlace at level 2, MEM:2086.9M, EPOCH TIME: 1677038510.367957
[02/21 20:01:50    796s] *** Starting refinePlace (0:13:17 mem=2086.9M) ***
[02/21 20:01:50    796s] Total net bbox length = 2.610e+04 (1.255e+04 1.355e+04) (ext = 7.300e+03)
[02/21 20:01:50    796s] 
[02/21 20:01:50    796s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 20:01:50    796s] (I)      Default pattern map key = VQS64_4_default.
[02/21 20:01:50    796s] (I)      Default pattern map key = VQS64_4_default.
[02/21 20:01:50    796s] 
[02/21 20:01:50    796s] Starting Small incrNP...
[02/21 20:01:50    796s] User Input Parameters:
[02/21 20:01:50    796s] - Congestion Driven    : Off
[02/21 20:01:50    796s] - Timing Driven        : Off
[02/21 20:01:50    796s] - Area-Violation Based : Off
[02/21 20:01:50    796s] - Start Rollback Level : -5
[02/21 20:01:50    796s] - Legalized            : On
[02/21 20:01:50    796s] - Window Based         : Off
[02/21 20:01:50    796s] - eDen incr mode       : Off
[02/21 20:01:50    796s] - Small incr mode      : On
[02/21 20:01:50    796s] 
[02/21 20:01:50    796s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2086.9M, EPOCH TIME: 1677038510.375130
[02/21 20:01:50    796s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2086.9M, EPOCH TIME: 1677038510.376003
[02/21 20:01:50    796s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.000, REAL:0.001, MEM:2086.9M, EPOCH TIME: 1677038510.376983
[02/21 20:01:50    796s] default core: bins with density > 0.750 = 30.61 % ( 15 / 49 )
[02/21 20:01:50    796s] Density distribution unevenness ratio = 12.859%
[02/21 20:01:50    796s] Density distribution unevenness ratio (U70) = 4.445%
[02/21 20:01:50    796s] Density distribution unevenness ratio (U80) = 0.207%
[02/21 20:01:50    796s] Density distribution unevenness ratio (U90) = 0.000%
[02/21 20:01:50    796s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.000, REAL:0.002, MEM:2086.9M, EPOCH TIME: 1677038510.377220
[02/21 20:01:50    796s] cost 0.840090, thresh 1.000000
[02/21 20:01:50    796s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2086.9M)
[02/21 20:01:50    796s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[02/21 20:01:50    796s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2086.9M, EPOCH TIME: 1677038510.377714
[02/21 20:01:50    796s] Starting refinePlace ...
[02/21 20:01:50    796s] (I)      Default pattern map key = VQS64_4_default.
[02/21 20:01:50    796s] One DDP V2 for no tweak run.
[02/21 20:01:50    796s] (I)      Default pattern map key = VQS64_4_default.
[02/21 20:01:50    796s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2086.9M, EPOCH TIME: 1677038510.387468
[02/21 20:01:50    796s] DDP initSite1 nrRow 66 nrJob 66
[02/21 20:01:50    796s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2086.9M, EPOCH TIME: 1677038510.387660
[02/21 20:01:50    796s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2086.9M, EPOCH TIME: 1677038510.387870
[02/21 20:01:50    796s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2086.9M, EPOCH TIME: 1677038510.388025
[02/21 20:01:50    796s] DDP markSite nrRow 66 nrJob 66
[02/21 20:01:50    796s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2086.9M, EPOCH TIME: 1677038510.388274
[02/21 20:01:50    796s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.001, MEM:2086.9M, EPOCH TIME: 1677038510.388426
[02/21 20:01:50    796s]   Spread Effort: high, pre-route mode, useDDP on.
[02/21 20:01:50    796s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2086.9MB) @(0:13:17 - 0:13:17).
[02/21 20:01:50    796s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/21 20:01:50    796s] wireLenOptFixPriorityInst 768 inst fixed
[02/21 20:01:50    796s] 
[02/21 20:01:50    796s] Running Spiral with 1 thread in Normal Mode  fetchWidth=9 
[02/21 20:01:50    796s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[02/21 20:01:50    796s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[02/21 20:01:50    796s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/21 20:01:50    796s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2086.9MB) @(0:13:17 - 0:13:17).
[02/21 20:01:50    796s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/21 20:01:50    796s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2086.9MB
[02/21 20:01:50    796s] Statistics of distance of Instance movement in refine placement:
[02/21 20:01:50    796s]   maximum (X+Y) =         0.00 um
[02/21 20:01:50    796s]   mean    (X+Y) =         0.00 um
[02/21 20:01:50    796s] Summary Report:
[02/21 20:01:50    796s] Instances move: 0 (out of 2646 movable)
[02/21 20:01:50    796s] Instances flipped: 0
[02/21 20:01:50    796s] Mean displacement: 0.00 um
[02/21 20:01:50    796s] Max displacement: 0.00 um 
[02/21 20:01:50    796s] Total instances moved : 0
[02/21 20:01:50    796s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.100, REAL:0.097, MEM:2086.9M, EPOCH TIME: 1677038510.474441
[02/21 20:01:50    796s] Total net bbox length = 2.610e+04 (1.255e+04 1.355e+04) (ext = 7.300e+03)
[02/21 20:01:50    796s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2086.9MB
[02/21 20:01:50    796s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2086.9MB) @(0:13:17 - 0:13:17).
[02/21 20:01:50    796s] *** Finished refinePlace (0:13:17 mem=2086.9M) ***
[02/21 20:01:50    796s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.11434.16
[02/21 20:01:50    796s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.110, REAL:0.109, MEM:2086.9M, EPOCH TIME: 1677038510.476494
[02/21 20:01:50    796s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2086.9M, EPOCH TIME: 1677038510.476685
[02/21 20:01:50    796s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2663).
[02/21 20:01:50    796s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:01:50    796s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:01:50    796s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:01:50    796s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.010, REAL:0.009, MEM:2086.9M, EPOCH TIME: 1677038510.486035
[02/21 20:01:50    796s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.130, REAL:0.129, MEM:2086.9M, EPOCH TIME: 1677038510.486218
[02/21 20:01:50    796s] **INFO: Flow update: Design timing is met.
[02/21 20:01:50    796s] **INFO: Flow update: Design timing is met.
[02/21 20:01:50    796s] **INFO: Flow update: Design timing is met.
[02/21 20:01:50    796s] #optDebug: fT-D <X 1 0 0 0>
[02/21 20:01:50    796s] Register exp ratio and priority group on 5 nets on 3299 nets : 
[02/21 20:01:50    796s] z=4 : 5 nets
[02/21 20:01:50    796s] 
[02/21 20:01:50    796s] Active setup views:
[02/21 20:01:50    796s]  VView1
[02/21 20:01:50    796s]   Dominating endpoints: 0
[02/21 20:01:50    796s]   Dominating TNS: -0.000
[02/21 20:01:50    796s] 
[02/21 20:01:50    797s] Extraction called for design 'VQS64_4' of instances=2663 and nets=3308 using extraction engine 'preRoute' .
[02/21 20:01:50    797s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/21 20:01:50    797s] Type 'man IMPEXT-3530' for more detail.
[02/21 20:01:50    797s] PreRoute RC Extraction called for design VQS64_4.
[02/21 20:01:50    797s] RC Extraction called in multi-corner(1) mode.
[02/21 20:01:50    797s] RCMode: PreRoute
[02/21 20:01:50    797s]       RC Corner Indexes            0   
[02/21 20:01:50    797s] Capacitance Scaling Factor   : 1.00000 
[02/21 20:01:50    797s] Resistance Scaling Factor    : 1.00000 
[02/21 20:01:50    797s] Clock Cap. Scaling Factor    : 1.00000 
[02/21 20:01:50    797s] Clock Res. Scaling Factor    : 1.00000 
[02/21 20:01:50    797s] Shrink Factor                : 1.00000
[02/21 20:01:50    797s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/21 20:01:50    797s] Using capacitance table file ...
[02/21 20:01:50    797s] 
[02/21 20:01:50    797s] Trim Metal Layers:
[02/21 20:01:50    797s] LayerId::1 widthSet size::4
[02/21 20:01:50    797s] LayerId::2 widthSet size::4
[02/21 20:01:50    797s] LayerId::3 widthSet size::4
[02/21 20:01:50    797s] LayerId::4 widthSet size::4
[02/21 20:01:50    797s] LayerId::5 widthSet size::4
[02/21 20:01:50    797s] LayerId::6 widthSet size::4
[02/21 20:01:50    797s] LayerId::7 widthSet size::4
[02/21 20:01:50    797s] LayerId::8 widthSet size::4
[02/21 20:01:50    797s] LayerId::9 widthSet size::4
[02/21 20:01:50    797s] LayerId::10 widthSet size::3
[02/21 20:01:50    797s] Updating RC grid for preRoute extraction ...
[02/21 20:01:50    797s] eee: pegSigSF::1.070000
[02/21 20:01:50    797s] Initializing multi-corner capacitance tables ... 
[02/21 20:01:50    797s] Initializing multi-corner resistance tables ...
[02/21 20:01:50    797s] eee: l::1 avDens::0.088347 usedTrk::565.421610 availTrk::6400.000000 sigTrk::565.421610
[02/21 20:01:50    797s] eee: l::2 avDens::0.154679 usedTrk::989.943319 availTrk::6400.000000 sigTrk::989.943319
[02/21 20:01:50    797s] eee: l::3 avDens::0.154737 usedTrk::974.840323 availTrk::6300.000000 sigTrk::974.840323
[02/21 20:01:50    797s] eee: l::4 avDens::0.077637 usedTrk::236.791999 availTrk::3050.000000 sigTrk::236.791999
[02/21 20:01:50    797s] eee: l::5 avDens::0.039646 usedTrk::109.026536 availTrk::2750.000000 sigTrk::109.026536
[02/21 20:01:50    797s] eee: l::6 avDens::0.042952 usedTrk::75.166213 availTrk::1750.000000 sigTrk::75.166213
[02/21 20:01:50    797s] eee: l::7 avDens::0.013765 usedTrk::2.982500 availTrk::216.666667 sigTrk::2.982500
[02/21 20:01:50    797s] eee: l::8 avDens::0.016396 usedTrk::2.459357 availTrk::150.000000 sigTrk::2.459357
[02/21 20:01:50    797s] eee: l::9 avDens::0.004969 usedTrk::0.173929 availTrk::35.000000 sigTrk::0.173929
[02/21 20:01:50    797s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/21 20:01:50    797s] {RT VRCCorner 0 10 10 {4 1} {7 0} {9 0} 3}
[02/21 20:01:50    797s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.958413 uaWlH=0.122495 aWlH=0.037392 lMod=0 pMax=0.823000 pMod=82 wcR=0.500500 newSi=0.002500 wHLS=1.363314 siPrev=0 viaL=0.000000
[02/21 20:01:50    797s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2073.539M)
[02/21 20:01:50    797s] Starting delay calculation for Setup views
[02/21 20:01:50    797s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/21 20:01:50    797s] #################################################################################
[02/21 20:01:50    797s] # Design Stage: PreRoute
[02/21 20:01:50    797s] # Design Name: VQS64_4
[02/21 20:01:50    797s] # Design Mode: 90nm
[02/21 20:01:50    797s] # Analysis Mode: MMMC Non-OCV 
[02/21 20:01:50    797s] # Parasitics Mode: No SPEF/RCDB 
[02/21 20:01:50    797s] # Signoff Settings: SI Off 
[02/21 20:01:50    797s] #################################################################################
[02/21 20:01:50    797s] Calculate delays in Single mode...
[02/21 20:01:50    797s] Topological Sorting (REAL = 0:00:00.0, MEM = 2075.6M, InitMEM = 2075.6M)
[02/21 20:01:50    797s] Start delay calculation (fullDC) (1 T). (MEM=2075.55)
[02/21 20:01:50    797s] End AAE Lib Interpolated Model. (MEM=2087.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/21 20:01:51    798s] Total number of fetched objects 3688
[02/21 20:01:51    798s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/21 20:01:51    798s] End delay calculation. (MEM=2103.5 CPU=0:00:00.7 REAL=0:00:00.0)
[02/21 20:01:51    798s] End delay calculation (fullDC). (MEM=2103.5 CPU=0:00:00.8 REAL=0:00:01.0)
[02/21 20:01:51    798s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 2103.5M) ***
[02/21 20:01:51    798s] *** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:13:18 mem=2103.5M)
[02/21 20:01:51    798s] Reported timing to dir ./timingReports
[02/21 20:01:51    798s] **optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 1694.0M, totSessionCpu=0:13:18 **
[02/21 20:01:51    798s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2057.5M, EPOCH TIME: 1677038511.905573
[02/21 20:01:51    798s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:01:51    798s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:01:51    798s] 
[02/21 20:01:51    798s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 20:01:51    798s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.006, MEM:2057.5M, EPOCH TIME: 1677038511.911134
[02/21 20:01:51    798s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[02/21 20:01:51    798s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:01:55    798s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 VView1 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.004  |  0.004  |  0.004  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   768   |   512   |   256   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2072.9M, EPOCH TIME: 1677038515.344359
[02/21 20:01:55    798s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:01:55    798s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:01:55    798s] 
[02/21 20:01:55    798s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 20:01:55    798s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.006, MEM:2072.9M, EPOCH TIME: 1677038515.350006
[02/21 20:01:55    799s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[02/21 20:01:55    799s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:01:55    799s] Density: 61.070%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:2072.9M, EPOCH TIME: 1677038515.354789
[02/21 20:01:55    799s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:01:55    799s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:01:55    799s] 
[02/21 20:01:55    799s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 20:01:55    799s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.005, MEM:2072.9M, EPOCH TIME: 1677038515.360162
[02/21 20:01:55    799s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[02/21 20:01:55    799s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:01:55    799s] **optDesign ... cpu = 0:00:11, real = 0:00:14, mem = 1694.8M, totSessionCpu=0:13:19 **
[02/21 20:01:55    799s] *** Finished optDesign ***
[02/21 20:01:55    799s] Deleting Lib Analyzer.
[02/21 20:01:55    799s] Info: Destroy the CCOpt slew target map.
[02/21 20:01:55    799s] clean pInstBBox. size 0
[02/21 20:01:55    799s] All LLGs are deleted
[02/21 20:01:55    799s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:01:55    799s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:01:55    799s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2072.9M, EPOCH TIME: 1677038515.419694
[02/21 20:01:55    799s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2072.9M, EPOCH TIME: 1677038515.419937
[02/21 20:01:55    799s] Info: pop threads available for lower-level modules during optimization.
[02/21 20:01:55    799s] *** optDesign #1 [finish] : cpu/real = 0:00:10.8/0:00:13.6 (0.8), totSession cpu/real = 0:13:19.1/1:35:23.1 (0.1), mem = 2072.9M
[02/21 20:01:55    799s] 
[02/21 20:01:55    799s] =============================================================================================
[02/21 20:01:55    799s]  Final TAT Report : optDesign #1                                                21.15-s110_1
[02/21 20:01:55    799s] =============================================================================================
[02/21 20:01:55    799s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/21 20:01:55    799s] ---------------------------------------------------------------------------------------------
[02/21 20:01:55    799s] [ InitOpt                ]      1   0:00:01.0  (   7.7 % )     0:00:01.3 /  0:00:01.3    1.0
[02/21 20:01:55    799s] [ GlobalOpt              ]      1   0:00:00.6  (   4.8 % )     0:00:00.6 /  0:00:00.6    1.0
[02/21 20:01:55    799s] [ DrvOpt                 ]      2   0:00:00.6  (   4.1 % )     0:00:00.6 /  0:00:00.5    1.0
[02/21 20:01:55    799s] [ AreaOpt                ]      1   0:00:01.1  (   8.4 % )     0:00:01.3 /  0:00:01.3    1.0
[02/21 20:01:55    799s] [ ViewPruning            ]      8   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.3
[02/21 20:01:55    799s] [ OptSummaryReport       ]      2   0:00:00.1  (   0.5 % )     0:00:03.6 /  0:00:00.8    0.2
[02/21 20:01:55    799s] [ DrvReport              ]      2   0:00:03.0  (  22.2 % )     0:00:03.0 /  0:00:00.2    0.1
[02/21 20:01:55    799s] [ CongRefineRouteType    ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.2
[02/21 20:01:55    799s] [ SlackTraversorInit     ]      4   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.0
[02/21 20:01:55    799s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 20:01:55    799s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[02/21 20:01:55    799s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 20:01:55    799s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[02/21 20:01:55    799s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[02/21 20:01:55    799s] [ RefinePlace            ]      2   0:00:00.3  (   2.4 % )     0:00:00.3 /  0:00:00.3    1.0
[02/21 20:01:55    799s] [ EarlyGlobalRoute       ]      1   0:00:00.2  (   1.8 % )     0:00:00.2 /  0:00:00.2    1.0
[02/21 20:01:55    799s] [ ExtractRC              ]      2   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[02/21 20:01:55    799s] [ TimingUpdate           ]     23   0:00:00.7  (   5.5 % )     0:00:01.7 /  0:00:01.7    1.0
[02/21 20:01:55    799s] [ FullDelayCalc          ]      3   0:00:02.9  (  21.3 % )     0:00:02.9 /  0:00:02.9    1.0
[02/21 20:01:55    799s] [ TimingReport           ]      2   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[02/21 20:01:55    799s] [ GenerateReports        ]      1   0:00:00.4  (   2.6 % )     0:00:00.4 /  0:00:00.3    1.0
[02/21 20:01:55    799s] [ MISC                   ]          0:00:02.0  (  15.1 % )     0:00:02.0 /  0:00:02.0    1.0
[02/21 20:01:55    799s] ---------------------------------------------------------------------------------------------
[02/21 20:01:55    799s]  optDesign #1 TOTAL                 0:00:13.6  ( 100.0 % )     0:00:13.6 /  0:00:10.8    0.8
[02/21 20:01:55    799s] ---------------------------------------------------------------------------------------------
[02/21 20:01:55    799s] 
[02/21 20:01:55    799s] 
[02/21 20:01:55    799s] TimeStamp Deleting Cell Server Begin ...
[02/21 20:01:55    799s] 
[02/21 20:01:55    799s] TimeStamp Deleting Cell Server End ...
[02/21 20:03:45    814s] <CMD> saveDesign test_06_postctsopt.enc
[02/21 20:03:45    814s] #% Begin save design ... (date=02/21 20:03:45, mem=1596.0M)
[02/21 20:03:45    814s] % Begin Save ccopt configuration ... (date=02/21 20:03:45, mem=1596.0M)
[02/21 20:03:45    814s] % End Save ccopt configuration ... (date=02/21 20:03:45, total cpu=0:00:00.1, real=0:00:00.0, peak res=1596.4M, current mem=1596.4M)
[02/21 20:03:45    814s] % Begin Save netlist data ... (date=02/21 20:03:45, mem=1596.4M)
[02/21 20:03:45    814s] Writing Binary DB to test_06_postctsopt.enc.dat/VQS64_4.v.bin in single-threaded mode...
[02/21 20:03:45    814s] % End Save netlist data ... (date=02/21 20:03:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1596.4M, current mem=1596.4M)
[02/21 20:03:45    814s] Saving symbol-table file ...
[02/21 20:03:46    814s] Saving congestion map file test_06_postctsopt.enc.dat/VQS64_4.route.congmap.gz ...
[02/21 20:03:46    814s] % Begin Save AAE data ... (date=02/21 20:03:46, mem=1596.5M)
[02/21 20:03:46    814s] Saving AAE Data ...
[02/21 20:03:46    814s] % End Save AAE data ... (date=02/21 20:03:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1596.5M, current mem=1596.5M)
[02/21 20:03:46    814s] Saving preference file test_06_postctsopt.enc.dat/gui.pref.tcl ...
[02/21 20:03:46    814s] Saving mode setting ...
[02/21 20:03:46    814s] Saving global file ...
[02/21 20:03:47    814s] % Begin Save floorplan data ... (date=02/21 20:03:47, mem=1596.8M)
[02/21 20:03:47    814s] Saving floorplan file ...
[02/21 20:03:47    814s] % End Save floorplan data ... (date=02/21 20:03:47, total cpu=0:00:00.1, real=0:00:00.0, peak res=1596.8M, current mem=1596.8M)
[02/21 20:03:47    814s] Saving PG file test_06_postctsopt.enc.dat/VQS64_4.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Tue Feb 21 20:03:47 2023)
[02/21 20:03:48    814s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=1988.5M) ***
[02/21 20:03:48    814s] Saving Drc markers ...
[02/21 20:03:48    814s] ... No Drc file written since there is no markers found.
[02/21 20:03:48    815s] % Begin Save placement data ... (date=02/21 20:03:48, mem=1596.8M)
[02/21 20:03:48    815s] ** Saving stdCellPlacement_binary (version# 2) ...
[02/21 20:03:48    815s] Save Adaptive View Pruning View Names to Binary file
[02/21 20:03:48    815s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1991.5M) ***
[02/21 20:03:48    815s] % End Save placement data ... (date=02/21 20:03:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=1596.8M, current mem=1596.8M)
[02/21 20:03:48    815s] % Begin Save routing data ... (date=02/21 20:03:48, mem=1596.8M)
[02/21 20:03:48    815s] Saving route file ...
[02/21 20:03:48    815s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1988.5M) ***
[02/21 20:03:48    815s] % End Save routing data ... (date=02/21 20:03:48, total cpu=0:00:00.1, real=0:00:00.0, peak res=1597.0M, current mem=1597.0M)
[02/21 20:03:48    815s] Saving property file test_06_postctsopt.enc.dat/VQS64_4.prop
[02/21 20:03:48    815s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1991.5M) ***
[02/21 20:03:49    815s] #Saving pin access data to file test_06_postctsopt.enc.dat/VQS64_4.apa ...
[02/21 20:03:49    815s] #
[02/21 20:03:49    815s] % Begin Save power constraints data ... (date=02/21 20:03:49, mem=1597.0M)
[02/21 20:03:49    815s] % End Save power constraints data ... (date=02/21 20:03:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=1597.0M, current mem=1597.0M)
[02/21 20:03:50    815s] Generated self-contained design test_06_postctsopt.enc.dat
[02/21 20:03:50    815s] #% End save design ... (date=02/21 20:03:50, total cpu=0:00:01.0, real=0:00:05.0, peak res=1597.0M, current mem=1596.2M)
[02/21 20:03:50    815s] *** Message Summary: 0 warning(s), 0 error(s)
[02/21 20:03:50    815s] 
[02/21 20:06:17    826s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 6
[02/21 20:06:17    826s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[02/21 20:06:17    826s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
[02/21 20:06:17    826s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[02/21 20:06:17    826s] <CMD> setNanoRouteMode -quiet -drouteEndIteration 1
[02/21 20:06:17    826s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
[02/21 20:06:17    826s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[02/21 20:06:17    826s] <CMD> routeDesign -globalDetail
[02/21 20:06:17    826s] ### Time Record (routeDesign) is installed.
[02/21 20:06:17    826s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1597.27 (MB), peak = 1710.80 (MB)
[02/21 20:06:17    826s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[02/21 20:06:17    826s] #**INFO: setDesignMode -flowEffort standard
[02/21 20:06:17    826s] #**INFO: setDesignMode -powerEffort none
[02/21 20:06:17    826s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[02/21 20:06:17    826s] **INFO: User settings:
[02/21 20:06:17    826s] setNanoRouteMode -drouteEndIteration           1
[02/21 20:06:17    826s] setNanoRouteMode -droutePostRouteSpreadWire    1
[02/21 20:06:17    826s] setNanoRouteMode -extractThirdPartyCompatible  false
[02/21 20:06:17    826s] setNanoRouteMode -grouteExpTdStdDelay          10.1
[02/21 20:06:17    826s] setNanoRouteMode -routeBottomRoutingLayer      1
[02/21 20:06:17    826s] setNanoRouteMode -routeTopRoutingLayer         6
[02/21 20:06:17    826s] setNanoRouteMode -routeWithSiDriven            false
[02/21 20:06:17    826s] setNanoRouteMode -routeWithTimingDriven        false
[02/21 20:06:17    826s] setNanoRouteMode -timingEngine                 {}
[02/21 20:06:17    826s] setExtractRCMode -engine                       preRoute
[02/21 20:06:17    826s] setDelayCalMode -enable_high_fanout            true
[02/21 20:06:17    826s] setDelayCalMode -engine                        aae
[02/21 20:06:17    826s] setDelayCalMode -ignoreNetLoad                 false
[02/21 20:06:17    826s] setDelayCalMode -SIAware                       false
[02/21 20:06:17    826s] setDelayCalMode -socv_accuracy_mode            low
[02/21 20:06:17    826s] setSIMode -separate_delta_delay_on_data        true
[02/21 20:06:17    826s] 
[02/21 20:06:17    826s] #**INFO: multi-cut via swapping will not be performed after routing.
[02/21 20:06:17    826s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[02/21 20:06:17    826s] OPERPROF: Starting checkPlace at level 1, MEM:1988.7M, EPOCH TIME: 1677038777.549374
[02/21 20:06:17    826s] Processing tracks to init pin-track alignment.
[02/21 20:06:17    826s] z: 2, totalTracks: 1
[02/21 20:06:17    826s] z: 4, totalTracks: 1
[02/21 20:06:17    826s] z: 6, totalTracks: 1
[02/21 20:06:17    826s] z: 8, totalTracks: 1
[02/21 20:06:17    826s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[02/21 20:06:17    826s] All LLGs are deleted
[02/21 20:06:17    826s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:06:17    826s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:06:17    826s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1988.7M, EPOCH TIME: 1677038777.554373
[02/21 20:06:17    826s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1988.7M, EPOCH TIME: 1677038777.554600
[02/21 20:06:17    826s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1988.7M, EPOCH TIME: 1677038777.554861
[02/21 20:06:17    826s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:06:17    826s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:06:17    826s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1988.7M, EPOCH TIME: 1677038777.555391
[02/21 20:06:17    826s] Max number of tech site patterns supported in site array is 256.
[02/21 20:06:17    826s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/21 20:06:17    826s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1988.7M, EPOCH TIME: 1677038777.555741
[02/21 20:06:17    826s] After signature check, allow fast init is false, keep pre-filter is true.
[02/21 20:06:17    826s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/21 20:06:17    826s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:1988.7M, EPOCH TIME: 1677038777.556282
[02/21 20:06:17    826s] SiteArray: non-trimmed site array dimensions = 66 x 510
[02/21 20:06:17    826s] SiteArray: use 172,032 bytes
[02/21 20:06:17    826s] SiteArray: current memory after site array memory allocation 1988.7M
[02/21 20:06:17    826s] SiteArray: FP blocked sites are writable
[02/21 20:06:17    826s] SiteArray: number of non floorplan blocked sites for llg default is 33660
[02/21 20:06:17    826s] Atter site array init, number of instance map data is 0.
[02/21 20:06:17    826s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.003, MEM:1988.7M, EPOCH TIME: 1677038777.557955
[02/21 20:06:17    826s] 
[02/21 20:06:17    826s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 20:06:17    826s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.003, MEM:1988.7M, EPOCH TIME: 1677038777.558346
[02/21 20:06:17    826s] Begin checking placement ... (start mem=1988.7M, init mem=1988.7M)
[02/21 20:06:17    826s] Begin checking exclusive groups violation ...
[02/21 20:06:17    826s] There are 0 groups to check, max #box is 0, total #box is 0
[02/21 20:06:17    826s] Finished checking exclusive groups violations. Found 0 Vio.
[02/21 20:06:17    826s] 
[02/21 20:06:17    826s] Running CheckPlace using 1 thread in normal mode...
[02/21 20:06:17    826s] 
[02/21 20:06:17    826s] ...checkPlace normal is done!
[02/21 20:06:17    826s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1988.7M, EPOCH TIME: 1677038777.585165
[02/21 20:06:17    826s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.002, MEM:1988.7M, EPOCH TIME: 1677038777.587493
[02/21 20:06:17    826s] *info: Placed = 2663           (Fixed = 17)
[02/21 20:06:17    826s] *info: Unplaced = 0           
[02/21 20:06:17    826s] Placement Density:61.07%(5468/8954)
[02/21 20:06:17    826s] Placement Density (including fixed std cells):61.07%(5468/8954)
[02/21 20:06:17    826s] All LLGs are deleted
[02/21 20:06:17    826s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2663).
[02/21 20:06:17    826s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:06:17    826s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1988.7M, EPOCH TIME: 1677038777.589143
[02/21 20:06:17    826s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1988.7M, EPOCH TIME: 1677038777.589352
[02/21 20:06:17    826s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:06:17    826s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:06:17    826s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1988.7M)
[02/21 20:06:17    826s] OPERPROF: Finished checkPlace at level 1, CPU:0.040, REAL:0.041, MEM:1988.7M, EPOCH TIME: 1677038777.590041
[02/21 20:06:17    826s] 
[02/21 20:06:17    826s] changeUseClockNetStatus Option :  -noFixedNetWires 
[02/21 20:06:17    826s] *** Changed status on (18) nets in Clock.
[02/21 20:06:17    826s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1988.7M) ***
[02/21 20:06:17    826s] 
[02/21 20:06:17    826s] globalDetailRoute
[02/21 20:06:17    826s] 
[02/21 20:06:17    826s] #Start globalDetailRoute on Tue Feb 21 20:06:17 2023
[02/21 20:06:17    826s] #
[02/21 20:06:17    826s] ### Time Record (globalDetailRoute) is installed.
[02/21 20:06:17    826s] ### Time Record (Pre Callback) is installed.
[02/21 20:06:17    826s] ### Time Record (Pre Callback) is uninstalled.
[02/21 20:06:17    826s] ### Time Record (DB Import) is installed.
[02/21 20:06:17    826s] ### Time Record (Timing Data Generation) is installed.
[02/21 20:06:17    826s] ### Time Record (Timing Data Generation) is uninstalled.
[02/21 20:06:17    826s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[02/21 20:06:17    826s] ### Net info: total nets: 3308
[02/21 20:06:17    826s] ### Net info: dirty nets: 0
[02/21 20:06:17    826s] ### Net info: marked as disconnected nets: 0
[02/21 20:06:17    826s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[02/21 20:06:17    826s] #num needed restored net=0
[02/21 20:06:17    826s] #need_extraction net=0 (total=3308)
[02/21 20:06:17    826s] ### Net info: fully routed nets: 18
[02/21 20:06:17    826s] ### Net info: trivial (< 2 pins) nets: 100
[02/21 20:06:17    826s] ### Net info: unrouted nets: 3190
[02/21 20:06:17    826s] ### Net info: re-extraction nets: 0
[02/21 20:06:17    826s] ### Net info: ignored nets: 0
[02/21 20:06:17    826s] ### Net info: skip routing nets: 0
[02/21 20:06:17    826s] #WARNING (NRIG-100) Ignoring auto generated timing constraints when routeWithTimingDriven set to false.
[02/21 20:06:17    826s] ### import design signature (14): route=768625055 fixed_route=1576334440 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=623790577 dirty_area=0 del_dirty_area=0 cell=1464187859 placement=151322933 pin_access=1515136146 inst_pattern=1
[02/21 20:06:17    826s] ### Time Record (DB Import) is uninstalled.
[02/21 20:06:17    826s] #NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
[02/21 20:06:17    826s] #RTESIG:78da95d2b16ec3201006e0ce798a13c9e04a49ca9d0d86b552d6b68adaae11adb163c9c1
[02/21 20:06:17    826s] #       12e0a16f5f862ea95cd330c227eee78ef5e6fd700446b847b10b88fc84f07424e21a6947
[02/21 20:06:17    826s] #       9c570f84a774f4f6c856ebcdf3cb2b950a108ade45db59bf8529580fc1c6d8bbeefe8768
[02/21 20:06:17    826s] #       05ad198285e2631c872d345fce5cfa4f686c6ba621fee295d0c0976fac3901430645883e
[02/21 20:06:17    826s] #       edce1ae4095d959d43480aa29ffe190db12a6fe282dfc285d4807c9f92a705453b8c26ce
[02/21 20:06:17    826s] #       c7165ae6df266b9147b592b9f961ad11d8b9efce998e2b95c612a2718df14db2d64d97bf
[02/21 20:06:17    826s] #       6409cc8dce2e294adfefaa7db3464a9099ff874a005bce9e4cbea309e93c222a17aadd7d
[02/21 20:06:17    826s] #       03a95b0792
[02/21 20:06:17    826s] #
[02/21 20:06:17    826s] ### Time Record (Data Preparation) is installed.
[02/21 20:06:17    826s] #RTESIG:78da95d2414fc320140770cf7e8a17b6434db6c97b2d14ae265ed52cea756196764d3a9a
[02/21 20:06:17    826s] #       003df8ed25c6cb4c2d8e23fcc2ffbd07abf5fbe31e18e10ec53620f203c2d39e886ba42d
[02/21 20:06:17    826s] #       715edd131ed2d1db03bb5dad9f5f5ea9548050f42edacefa0d4cc17a0836c6de75773f44
[02/21 20:06:17    826s] #       2b68cd102c14c7711c36d07c3a73ee3fa0b1ad9986f88b5742035fbeb1e6040c191421fa
[02/21 20:06:17    826s] #       b43b6b902774113b879014443ffdb334c4aabc8a0b7e0d175203f25daa3c2d28da613471
[02/21 20:06:17    826s] #       be6ca165be37598b3caa95ccbd1fd61a819dfaee9499b852e9594234ae31be49d6bae9fc
[02/21 20:06:17    826s] #       972c81b9d1d945a54900fbee603998d23fbd98f3ac911264e6a3a24a81b92c951f7d423a
[02/21 20:06:17    826s] #       8f88ca85b49b2f10d41447
[02/21 20:06:17    826s] #
[02/21 20:06:17    826s] ### Time Record (Data Preparation) is uninstalled.
[02/21 20:06:17    826s] ### Time Record (Global Routing) is installed.
[02/21 20:06:17    826s] ### Time Record (Global Routing) is uninstalled.
[02/21 20:06:17    826s] #Total number of trivial nets (e.g. < 2 pins) = 100 (skipped).
[02/21 20:06:17    826s] #Total number of routable nets = 3208.
[02/21 20:06:17    826s] #Total number of nets in the design = 3308.
[02/21 20:06:17    826s] #3190 routable nets do not have any wires.
[02/21 20:06:17    826s] #18 routable nets have routed wires.
[02/21 20:06:17    826s] #3190 nets will be global routed.
[02/21 20:06:17    826s] #5 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[02/21 20:06:17    826s] #18 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[02/21 20:06:17    826s] ### Time Record (Data Preparation) is installed.
[02/21 20:06:17    826s] #Start routing data preparation on Tue Feb 21 20:06:17 2023
[02/21 20:06:17    826s] #
[02/21 20:06:17    826s] #Minimum voltage of a net in the design = 0.000.
[02/21 20:06:17    826s] #Maximum voltage of a net in the design = 1.100.
[02/21 20:06:17    826s] #Voltage range [0.000 - 1.100] has 3306 nets.
[02/21 20:06:17    826s] #Voltage range [1.100 - 1.100] has 1 net.
[02/21 20:06:17    826s] #Voltage range [0.000 - 0.000] has 1 net.
[02/21 20:06:17    826s] #Build and mark too close pins for the same net.
[02/21 20:06:17    826s] ### Time Record (Cell Pin Access) is installed.
[02/21 20:06:17    826s] #Rebuild pin access data for design.
[02/21 20:06:17    826s] #Initial pin access analysis.
[02/21 20:06:18    827s] #Detail pin access analysis.
[02/21 20:06:18    827s] ### Time Record (Cell Pin Access) is uninstalled.
[02/21 20:06:18    827s] # metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
[02/21 20:06:18    827s] # metal2       V   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
[02/21 20:06:18    827s] # metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
[02/21 20:06:18    827s] # metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[02/21 20:06:18    827s] # metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[02/21 20:06:18    827s] # metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[02/21 20:06:18    827s] # metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[02/21 20:06:18    827s] # metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[02/21 20:06:18    827s] # metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
[02/21 20:06:18    827s] # metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
[02/21 20:06:18    827s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1600.90 (MB), peak = 1710.80 (MB)
[02/21 20:06:18    827s] #Regenerating Ggrids automatically.
[02/21 20:06:18    827s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
[02/21 20:06:18    827s] #Using automatically generated G-grids.
[02/21 20:06:18    827s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[02/21 20:06:18    827s] #Done routing data preparation.
[02/21 20:06:18    827s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1604.70 (MB), peak = 1710.80 (MB)
[02/21 20:06:18    827s] #
[02/21 20:06:18    827s] #Finished routing data preparation on Tue Feb 21 20:06:18 2023
[02/21 20:06:18    827s] #
[02/21 20:06:18    827s] #Cpu time = 00:00:01
[02/21 20:06:18    827s] #Elapsed time = 00:00:01
[02/21 20:06:18    827s] #Increased memory = 7.71 (MB)
[02/21 20:06:18    827s] #Total memory = 1604.76 (MB)
[02/21 20:06:18    827s] #Peak memory = 1710.80 (MB)
[02/21 20:06:18    827s] #
[02/21 20:06:18    827s] ### Time Record (Data Preparation) is uninstalled.
[02/21 20:06:18    827s] ### Time Record (Global Routing) is installed.
[02/21 20:06:18    827s] #
[02/21 20:06:18    827s] #Start global routing on Tue Feb 21 20:06:18 2023
[02/21 20:06:18    827s] #
[02/21 20:06:18    827s] #
[02/21 20:06:18    827s] #Start global routing initialization on Tue Feb 21 20:06:18 2023
[02/21 20:06:18    827s] #
[02/21 20:06:18    827s] #Number of eco nets is 0
[02/21 20:06:18    827s] #
[02/21 20:06:18    827s] #Start global routing data preparation on Tue Feb 21 20:06:18 2023
[02/21 20:06:18    827s] #
[02/21 20:06:18    827s] ### build_merged_routing_blockage_rect_list starts on Tue Feb 21 20:06:18 2023 with memory = 1604.81 (MB), peak = 1710.80 (MB)
[02/21 20:06:18    827s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[02/21 20:06:18    827s] #Start routing resource analysis on Tue Feb 21 20:06:18 2023
[02/21 20:06:18    827s] #
[02/21 20:06:18    827s] ### init_is_bin_blocked starts on Tue Feb 21 20:06:18 2023 with memory = 1604.82 (MB), peak = 1710.80 (MB)
[02/21 20:06:18    827s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[02/21 20:06:18    827s] ### PDHT_Row_Thread::compute_flow_cap starts on Tue Feb 21 20:06:18 2023 with memory = 1605.31 (MB), peak = 1710.80 (MB)
[02/21 20:06:18    827s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[02/21 20:06:18    827s] ### adjust_flow_cap starts on Tue Feb 21 20:06:18 2023 with memory = 1605.39 (MB), peak = 1710.80 (MB)
[02/21 20:06:18    827s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[02/21 20:06:18    827s] ### adjust_flow_per_partial_route_obs starts on Tue Feb 21 20:06:18 2023 with memory = 1605.39 (MB), peak = 1710.80 (MB)
[02/21 20:06:18    827s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[02/21 20:06:18    827s] ### set_via_blocked starts on Tue Feb 21 20:06:18 2023 with memory = 1605.39 (MB), peak = 1710.80 (MB)
[02/21 20:06:18    827s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[02/21 20:06:18    827s] ### copy_flow starts on Tue Feb 21 20:06:18 2023 with memory = 1605.39 (MB), peak = 1710.80 (MB)
[02/21 20:06:18    827s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[02/21 20:06:18    827s] #Routing resource analysis is done on Tue Feb 21 20:06:18 2023
[02/21 20:06:18    827s] #
[02/21 20:06:18    827s] ### report_flow_cap starts on Tue Feb 21 20:06:18 2023 with memory = 1605.40 (MB), peak = 1710.80 (MB)
[02/21 20:06:18    827s] #  Resource Analysis:
[02/21 20:06:18    827s] #
[02/21 20:06:18    827s] #               Routing  #Avail      #Track     #Total     %Gcell
[02/21 20:06:18    827s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[02/21 20:06:18    827s] #  --------------------------------------------------------------
[02/21 20:06:18    827s] #  metal1         H         174         558        2499    56.54%
[02/21 20:06:18    827s] #  metal2         V         666          99        2499     5.72%
[02/21 20:06:18    827s] #  metal3         H         707          25        2499     0.00%
[02/21 20:06:18    827s] #  metal4         V         368          13        2499     0.00%
[02/21 20:06:18    827s] #  metal5         H         363           2        2499     0.00%
[02/21 20:06:18    827s] #  metal6         V         380           1        2499     0.00%
[02/21 20:06:18    827s] #  --------------------------------------------------------------
[02/21 20:06:18    827s] #  Total                   2660      16.05%       14994    10.38%
[02/21 20:06:18    827s] #
[02/21 20:06:18    827s] #  18 nets (0.54%) with 1 preferred extra spacing.
[02/21 20:06:18    827s] #
[02/21 20:06:18    827s] #
[02/21 20:06:18    827s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[02/21 20:06:18    827s] ### analyze_m2_tracks starts on Tue Feb 21 20:06:18 2023 with memory = 1605.40 (MB), peak = 1710.80 (MB)
[02/21 20:06:18    827s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[02/21 20:06:18    827s] ### report_initial_resource starts on Tue Feb 21 20:06:18 2023 with memory = 1605.41 (MB), peak = 1710.80 (MB)
[02/21 20:06:18    827s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[02/21 20:06:18    827s] ### mark_pg_pins_accessibility starts on Tue Feb 21 20:06:18 2023 with memory = 1605.41 (MB), peak = 1710.80 (MB)
[02/21 20:06:18    827s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[02/21 20:06:18    827s] ### set_net_region starts on Tue Feb 21 20:06:18 2023 with memory = 1605.41 (MB), peak = 1710.80 (MB)
[02/21 20:06:18    827s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[02/21 20:06:18    827s] #
[02/21 20:06:18    827s] #Global routing data preparation is done on Tue Feb 21 20:06:18 2023
[02/21 20:06:18    827s] #
[02/21 20:06:18    827s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1605.42 (MB), peak = 1710.80 (MB)
[02/21 20:06:18    827s] #
[02/21 20:06:18    827s] ### prepare_level starts on Tue Feb 21 20:06:18 2023 with memory = 1605.43 (MB), peak = 1710.80 (MB)
[02/21 20:06:18    827s] ### init level 1 starts on Tue Feb 21 20:06:18 2023 with memory = 1605.44 (MB), peak = 1710.80 (MB)
[02/21 20:06:18    827s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[02/21 20:06:18    827s] ### Level 1 hgrid = 51 X 49
[02/21 20:06:18    827s] ### prepare_level_flow starts on Tue Feb 21 20:06:18 2023 with memory = 1605.48 (MB), peak = 1710.80 (MB)
[02/21 20:06:18    827s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[02/21 20:06:18    827s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[02/21 20:06:18    827s] #
[02/21 20:06:18    827s] #Global routing initialization is done on Tue Feb 21 20:06:18 2023
[02/21 20:06:18    827s] #
[02/21 20:06:18    827s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1605.48 (MB), peak = 1710.80 (MB)
[02/21 20:06:18    827s] #
[02/21 20:06:18    827s] #start global routing iteration 1...
[02/21 20:06:18    827s] ### init_flow_edge starts on Tue Feb 21 20:06:18 2023 with memory = 1605.51 (MB), peak = 1710.80 (MB)
[02/21 20:06:18    827s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[02/21 20:06:18    827s] ### routing at level 1 (topmost level) iter 0
[02/21 20:06:19    827s] ### measure_qor starts on Tue Feb 21 20:06:19 2023 with memory = 1606.70 (MB), peak = 1710.80 (MB)
[02/21 20:06:19    827s] ### measure_congestion starts on Tue Feb 21 20:06:19 2023 with memory = 1606.70 (MB), peak = 1710.80 (MB)
[02/21 20:06:19    827s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[02/21 20:06:19    827s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[02/21 20:06:19    827s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1606.71 (MB), peak = 1710.80 (MB)
[02/21 20:06:19    827s] #
[02/21 20:06:19    827s] #start global routing iteration 2...
[02/21 20:06:19    827s] ### routing at level 1 (topmost level) iter 1
[02/21 20:06:19    827s] ### measure_qor starts on Tue Feb 21 20:06:19 2023 with memory = 1606.71 (MB), peak = 1710.80 (MB)
[02/21 20:06:19    827s] ### measure_congestion starts on Tue Feb 21 20:06:19 2023 with memory = 1606.71 (MB), peak = 1710.80 (MB)
[02/21 20:06:19    827s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[02/21 20:06:19    827s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[02/21 20:06:19    827s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1605.24 (MB), peak = 1710.80 (MB)
[02/21 20:06:19    827s] #
[02/21 20:06:19    827s] ### route_end starts on Tue Feb 21 20:06:19 2023 with memory = 1605.24 (MB), peak = 1710.80 (MB)
[02/21 20:06:19    827s] #
[02/21 20:06:19    827s] #Total number of trivial nets (e.g. < 2 pins) = 100 (skipped).
[02/21 20:06:19    827s] #Total number of routable nets = 3208.
[02/21 20:06:19    827s] #Total number of nets in the design = 3308.
[02/21 20:06:19    827s] #
[02/21 20:06:19    827s] #3208 routable nets have routed wires.
[02/21 20:06:19    827s] #5 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[02/21 20:06:19    827s] #18 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[02/21 20:06:19    827s] #
[02/21 20:06:19    827s] #Routed nets constraints summary:
[02/21 20:06:19    827s] #------------------------------------------
[02/21 20:06:19    827s] #        Rules   Pref Layer   Unconstrained  
[02/21 20:06:19    827s] #------------------------------------------
[02/21 20:06:19    827s] #      Default            5            3185  
[02/21 20:06:19    827s] #------------------------------------------
[02/21 20:06:19    827s] #        Total            5            3185  
[02/21 20:06:19    827s] #------------------------------------------
[02/21 20:06:19    827s] #
[02/21 20:06:19    827s] #Routing constraints summary of the whole design:
[02/21 20:06:19    827s] #-------------------------------------------------------------
[02/21 20:06:19    827s] #        Rules   Pref Extra Space   Pref Layer   Unconstrained  
[02/21 20:06:19    827s] #-------------------------------------------------------------
[02/21 20:06:19    827s] #      Default                 18            5            3185  
[02/21 20:06:19    827s] #-------------------------------------------------------------
[02/21 20:06:19    827s] #        Total                 18            5            3185  
[02/21 20:06:19    827s] #-------------------------------------------------------------
[02/21 20:06:19    827s] #
[02/21 20:06:19    827s] ### adjust_flow_per_partial_route_obs starts on Tue Feb 21 20:06:19 2023 with memory = 1605.25 (MB), peak = 1710.80 (MB)
[02/21 20:06:19    827s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[02/21 20:06:19    827s] ### cal_base_flow starts on Tue Feb 21 20:06:19 2023 with memory = 1605.25 (MB), peak = 1710.80 (MB)
[02/21 20:06:19    827s] ### init_flow_edge starts on Tue Feb 21 20:06:19 2023 with memory = 1605.25 (MB), peak = 1710.80 (MB)
[02/21 20:06:19    827s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[02/21 20:06:19    827s] ### cal_flow starts on Tue Feb 21 20:06:19 2023 with memory = 1605.25 (MB), peak = 1710.80 (MB)
[02/21 20:06:19    828s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[02/21 20:06:19    828s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[02/21 20:06:19    828s] ### report_overcon starts on Tue Feb 21 20:06:19 2023 with memory = 1605.27 (MB), peak = 1710.80 (MB)
[02/21 20:06:19    828s] #
[02/21 20:06:19    828s] #  Congestion Analysis: (blocked Gcells are excluded)
[02/21 20:06:19    828s] #
[02/21 20:06:19    828s] #                 OverCon          
[02/21 20:06:19    828s] #                  #Gcell    %Gcell
[02/21 20:06:19    828s] #     Layer           (1)   OverCon  Flow/Cap
[02/21 20:06:19    828s] #  ----------------------------------------------
[02/21 20:06:19    828s] #  metal1        0(0.00%)   (0.00%)     0.64  
[02/21 20:06:19    828s] #  metal2        0(0.00%)   (0.00%)     0.35  
[02/21 20:06:19    828s] #  metal3        0(0.00%)   (0.00%)     0.27  
[02/21 20:06:19    828s] #  metal4        0(0.00%)   (0.00%)     0.09  
[02/21 20:06:19    828s] #  metal5        0(0.00%)   (0.00%)     0.02  
[02/21 20:06:19    828s] #  metal6        0(0.00%)   (0.00%)     0.01  
[02/21 20:06:19    828s] #  ----------------------------------------------
[02/21 20:06:19    828s] #     Total      0(0.00%)   (0.00%)
[02/21 20:06:19    828s] #
[02/21 20:06:19    828s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[02/21 20:06:19    828s] #  Overflow after GR: 0.00% H + 0.00% V
[02/21 20:06:19    828s] #
[02/21 20:06:19    828s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[02/21 20:06:19    828s] ### cal_base_flow starts on Tue Feb 21 20:06:19 2023 with memory = 1605.28 (MB), peak = 1710.80 (MB)
[02/21 20:06:19    828s] ### init_flow_edge starts on Tue Feb 21 20:06:19 2023 with memory = 1605.28 (MB), peak = 1710.80 (MB)
[02/21 20:06:19    828s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[02/21 20:06:19    828s] ### cal_flow starts on Tue Feb 21 20:06:19 2023 with memory = 1605.28 (MB), peak = 1710.80 (MB)
[02/21 20:06:19    828s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[02/21 20:06:19    828s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[02/21 20:06:19    828s] ### generate_cong_map_content starts on Tue Feb 21 20:06:19 2023 with memory = 1605.29 (MB), peak = 1710.80 (MB)
[02/21 20:06:19    828s] ### Sync with Inovus CongMap starts on Tue Feb 21 20:06:19 2023 with memory = 1605.29 (MB), peak = 1710.80 (MB)
[02/21 20:06:19    828s] #Hotspot report including placement blocked areas
[02/21 20:06:19    828s] OPERPROF: Starting HotSpotCal at level 1, MEM:2003.3M, EPOCH TIME: 1677038779.459173
[02/21 20:06:19    828s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[02/21 20:06:19    828s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[02/21 20:06:19    828s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[02/21 20:06:19    828s] [hotspot] |   metal1(H)    |              1.00 |              4.00 |    39.20    22.39    44.80    28.00 |
[02/21 20:06:19    828s] [hotspot] |   metal2(V)    |              1.00 |              1.00 |   106.39    28.00   107.11    33.59 |
[02/21 20:06:19    828s] [hotspot] |   metal3(H)    |              0.00 |              0.00 |   (none)                            |
[02/21 20:06:19    828s] [hotspot] |   metal4(V)    |              0.00 |              0.00 |   (none)                            |
[02/21 20:06:19    828s] [hotspot] |   metal5(H)    |              0.00 |              0.00 |   (none)                            |
[02/21 20:06:19    828s] [hotspot] |   metal6(V)    |              0.00 |              0.00 |   (none)                            |
[02/21 20:06:19    828s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[02/21 20:06:19    828s] [hotspot] |      worst     | (metal1)     1.00 | (metal1)     4.00 |                                     |
[02/21 20:06:19    828s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[02/21 20:06:19    828s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[02/21 20:06:19    828s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[02/21 20:06:19    828s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/21 20:06:19    828s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[02/21 20:06:19    828s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/21 20:06:19    828s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.005, MEM:2003.3M, EPOCH TIME: 1677038779.464190
[02/21 20:06:19    828s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[02/21 20:06:19    828s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[02/21 20:06:19    828s] ### update starts on Tue Feb 21 20:06:19 2023 with memory = 1605.30 (MB), peak = 1710.80 (MB)
[02/21 20:06:19    828s] #Complete Global Routing.
[02/21 20:06:19    828s] #Total number of nets with non-default rule or having extra spacing = 18
[02/21 20:06:19    828s] #Total wire length = 28169 um.
[02/21 20:06:19    828s] #Total half perimeter of net bounding box = 28181 um.
[02/21 20:06:19    828s] #Total wire length on LAYER metal1 = 191 um.
[02/21 20:06:19    828s] #Total wire length on LAYER metal2 = 11535 um.
[02/21 20:06:19    828s] #Total wire length on LAYER metal3 = 12748 um.
[02/21 20:06:19    828s] #Total wire length on LAYER metal4 = 2685 um.
[02/21 20:06:19    828s] #Total wire length on LAYER metal5 = 737 um.
[02/21 20:06:19    828s] #Total wire length on LAYER metal6 = 273 um.
[02/21 20:06:19    828s] #Total wire length on LAYER metal7 = 0 um.
[02/21 20:06:19    828s] #Total wire length on LAYER metal8 = 0 um.
[02/21 20:06:19    828s] #Total wire length on LAYER metal9 = 0 um.
[02/21 20:06:19    828s] #Total wire length on LAYER metal10 = 0 um.
[02/21 20:06:19    828s] #Total number of vias = 16456
[02/21 20:06:19    828s] #Up-Via Summary (total 16456):
[02/21 20:06:19    828s] #           
[02/21 20:06:19    828s] #-----------------------
[02/21 20:06:19    828s] # metal1           9450
[02/21 20:06:19    828s] # metal2           5890
[02/21 20:06:19    828s] # metal3            914
[02/21 20:06:19    828s] # metal4            120
[02/21 20:06:19    828s] # metal5             42
[02/21 20:06:19    828s] # metal6             26
[02/21 20:06:19    828s] # metal7             10
[02/21 20:06:19    828s] # metal8              4
[02/21 20:06:19    828s] #-----------------------
[02/21 20:06:19    828s] #                 16456 
[02/21 20:06:19    828s] #
[02/21 20:06:19    828s] ### update cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[02/21 20:06:19    828s] ### report_overcon starts on Tue Feb 21 20:06:19 2023 with memory = 1605.73 (MB), peak = 1710.80 (MB)
[02/21 20:06:19    828s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[02/21 20:06:19    828s] ### report_overcon starts on Tue Feb 21 20:06:19 2023 with memory = 1605.73 (MB), peak = 1710.80 (MB)
[02/21 20:06:19    828s] #Max overcon = 0 track.
[02/21 20:06:19    828s] #Total overcon = 0.00%.
[02/21 20:06:19    828s] #Worst layer Gcell overcon rate = 0.00%.
[02/21 20:06:19    828s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[02/21 20:06:19    828s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[02/21 20:06:19    828s] ### global_route design signature (17): route=2024861280 net_attr=1604913395
[02/21 20:06:19    828s] #
[02/21 20:06:19    828s] #Global routing statistics:
[02/21 20:06:19    828s] #Cpu time = 00:00:01
[02/21 20:06:19    828s] #Elapsed time = 00:00:01
[02/21 20:06:19    828s] #Increased memory = 0.55 (MB)
[02/21 20:06:19    828s] #Total memory = 1605.32 (MB)
[02/21 20:06:19    828s] #Peak memory = 1710.80 (MB)
[02/21 20:06:19    828s] #
[02/21 20:06:19    828s] #Finished global routing on Tue Feb 21 20:06:19 2023
[02/21 20:06:19    828s] #
[02/21 20:06:19    828s] #
[02/21 20:06:19    828s] ### Time Record (Global Routing) is uninstalled.
[02/21 20:06:19    828s] ### Time Record (Data Preparation) is installed.
[02/21 20:06:19    828s] ### Time Record (Data Preparation) is uninstalled.
[02/21 20:06:19    828s] ### track-assign external-init starts on Tue Feb 21 20:06:19 2023 with memory = 1604.86 (MB), peak = 1710.80 (MB)
[02/21 20:06:19    828s] ### Time Record (Track Assignment) is installed.
[02/21 20:06:19    828s] ### Time Record (Track Assignment) is uninstalled.
[02/21 20:06:19    828s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[02/21 20:06:19    828s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1604.86 (MB), peak = 1710.80 (MB)
[02/21 20:06:19    828s] ### track-assign engine-init starts on Tue Feb 21 20:06:19 2023 with memory = 1604.87 (MB), peak = 1710.80 (MB)
[02/21 20:06:19    828s] ### Time Record (Track Assignment) is installed.
[02/21 20:06:19    828s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[02/21 20:06:19    828s] ### track-assign core-engine starts on Tue Feb 21 20:06:19 2023 with memory = 1604.93 (MB), peak = 1710.80 (MB)
[02/21 20:06:19    828s] #Start Track Assignment.
[02/21 20:06:19    828s] #Done with 3453 horizontal wires in 2 hboxes and 3591 vertical wires in 2 hboxes.
[02/21 20:06:20    828s] #Done with 743 horizontal wires in 2 hboxes and 711 vertical wires in 2 hboxes.
[02/21 20:06:20    828s] #Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
[02/21 20:06:20    828s] #
[02/21 20:06:20    828s] #Track assignment summary:
[02/21 20:06:20    828s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[02/21 20:06:20    828s] #------------------------------------------------------------------------
[02/21 20:06:20    828s] # metal1       134.47 	  0.21%  	  0.00% 	  0.00%
[02/21 20:06:20    828s] # metal2     11034.07 	  0.02%  	  0.00% 	  0.00%
[02/21 20:06:20    828s] # metal3     11252.03 	  0.07%  	  0.00% 	  0.00%
[02/21 20:06:20    828s] # metal4      1800.64 	  0.01%  	  0.00% 	  0.00%
[02/21 20:06:20    828s] # metal5       731.97 	  0.00%  	  0.00% 	  0.00%
[02/21 20:06:20    828s] # metal6       277.32 	  0.00%  	  0.00% 	  0.00%
[02/21 20:06:20    828s] #------------------------------------------------------------------------
[02/21 20:06:20    828s] # All       25230.49  	  0.04% 	  0.00% 	  0.00%
[02/21 20:06:20    828s] #Complete Track Assignment.
[02/21 20:06:20    828s] #Total number of nets with non-default rule or having extra spacing = 18
[02/21 20:06:20    828s] #Total wire length = 27620 um.
[02/21 20:06:20    828s] #Total half perimeter of net bounding box = 28181 um.
[02/21 20:06:20    828s] #Total wire length on LAYER metal1 = 151 um.
[02/21 20:06:20    828s] #Total wire length on LAYER metal2 = 11337 um.
[02/21 20:06:20    828s] #Total wire length on LAYER metal3 = 12442 um.
[02/21 20:06:20    828s] #Total wire length on LAYER metal4 = 2681 um.
[02/21 20:06:20    828s] #Total wire length on LAYER metal5 = 735 um.
[02/21 20:06:20    828s] #Total wire length on LAYER metal6 = 274 um.
[02/21 20:06:20    828s] #Total wire length on LAYER metal7 = 0 um.
[02/21 20:06:20    828s] #Total wire length on LAYER metal8 = 0 um.
[02/21 20:06:20    828s] #Total wire length on LAYER metal9 = 0 um.
[02/21 20:06:20    828s] #Total wire length on LAYER metal10 = 0 um.
[02/21 20:06:20    828s] #Total number of vias = 16456
[02/21 20:06:20    828s] #Up-Via Summary (total 16456):
[02/21 20:06:20    828s] #           
[02/21 20:06:20    828s] #-----------------------
[02/21 20:06:20    828s] # metal1           9450
[02/21 20:06:20    828s] # metal2           5890
[02/21 20:06:20    828s] # metal3            914
[02/21 20:06:20    828s] # metal4            120
[02/21 20:06:20    828s] # metal5             42
[02/21 20:06:20    828s] # metal6             26
[02/21 20:06:20    828s] # metal7             10
[02/21 20:06:20    828s] # metal8              4
[02/21 20:06:20    828s] #-----------------------
[02/21 20:06:20    828s] #                 16456 
[02/21 20:06:20    828s] #
[02/21 20:06:20    828s] ### track_assign design signature (20): route=1574941887
[02/21 20:06:20    828s] ### track-assign core-engine cpu:00:00:01, real:00:00:01, mem:1.6 GB, peak:1.7 GB
[02/21 20:06:20    828s] ### Time Record (Track Assignment) is uninstalled.
[02/21 20:06:20    828s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1605.13 (MB), peak = 1710.80 (MB)
[02/21 20:06:20    828s] #
[02/21 20:06:20    828s] #number of short segments in preferred routing layers
[02/21 20:06:20    828s] #	
[02/21 20:06:20    828s] #	
[02/21 20:06:20    828s] #
[02/21 20:06:20    828s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[02/21 20:06:20    828s] #Cpu time = 00:00:02
[02/21 20:06:20    828s] #Elapsed time = 00:00:02
[02/21 20:06:20    828s] #Increased memory = 8.17 (MB)
[02/21 20:06:20    828s] #Total memory = 1605.21 (MB)
[02/21 20:06:20    828s] #Peak memory = 1710.80 (MB)
[02/21 20:06:20    828s] ### Time Record (Detail Routing) is installed.
[02/21 20:06:20    828s] ### drc_pitch = 5600 ( 2.80000 um) drc_range = 3800 ( 1.90000 um) route_pitch = 3200 ( 1.60000 um) patch_pitch = 6080 ( 3.04000 um) top_route_layer = 6 top_pin_layer = 9
[02/21 20:06:20    828s] #
[02/21 20:06:20    828s] #Start Detail Routing..
[02/21 20:06:20    828s] #start initial detail routing ...
[02/21 20:06:20    828s] ### Design has 4 dirty nets, 2802 dirty-areas)
[02/21 20:06:36    845s] #   number of violations = 1228
[02/21 20:06:36    845s] #
[02/21 20:06:36    845s] #    By Layer and Type :
[02/21 20:06:36    845s] #	         MetSpc    Short   CutSpc   CShort   Totals
[02/21 20:06:36    845s] #	metal1      226      836      101       12     1175
[02/21 20:06:36    845s] #	metal2        7       33        0        0       40
[02/21 20:06:36    845s] #	metal3        0        0        0        0        0
[02/21 20:06:36    845s] #	metal4        0        0        0        0        0
[02/21 20:06:36    845s] #	metal5        0        0        0        0        0
[02/21 20:06:36    845s] #	metal6        2        4        3        0        9
[02/21 20:06:36    845s] #	metal7        1        3        0        0        4
[02/21 20:06:36    845s] #	Totals      236      876      104       12     1228
[02/21 20:06:36    845s] #733 out of 2663 instances (27.5%) need to be verified(marked ipoed), dirty area = 6.9%.
[02/21 20:06:38    847s] ### Routing stats: routing = 100.00% dirty-area = 87.92%
[02/21 20:06:38    847s] #   number of violations = 1237
[02/21 20:06:38    847s] #
[02/21 20:06:38    847s] #    By Layer and Type :
[02/21 20:06:38    847s] #	         MetSpc    Short   CutSpc   CShort   Totals
[02/21 20:06:38    847s] #	metal1      226      844      102       12     1184
[02/21 20:06:38    847s] #	metal2        7       33        0        0       40
[02/21 20:06:38    847s] #	metal3        0        0        0        0        0
[02/21 20:06:38    847s] #	metal4        0        0        0        0        0
[02/21 20:06:38    847s] #	metal5        0        0        0        0        0
[02/21 20:06:38    847s] #	metal6        2        4        3        0        9
[02/21 20:06:38    847s] #	metal7        1        3        0        0        4
[02/21 20:06:38    847s] #	Totals      236      884      105       12     1237
[02/21 20:06:38    847s] #cpu time = 00:00:18, elapsed time = 00:00:18, memory = 1615.86 (MB), peak = 1760.63 (MB)
[02/21 20:06:38    847s] #start 1st optimization iteration ...
[02/21 20:06:48    856s] ### Routing stats: routing = 100.00% dirty-area = 87.92%
[02/21 20:06:48    856s] #   number of violations = 17
[02/21 20:06:48    856s] #
[02/21 20:06:48    856s] #    By Layer and Type :
[02/21 20:06:48    856s] #	         MetSpc    Short   CutSpc   Totals
[02/21 20:06:48    856s] #	metal1        4        0        0        4
[02/21 20:06:48    856s] #	metal2        0        1        0        1
[02/21 20:06:48    856s] #	metal3        0        0        0        0
[02/21 20:06:48    856s] #	metal4        0        0        0        0
[02/21 20:06:48    856s] #	metal5        0        0        0        0
[02/21 20:06:48    856s] #	metal6        2        4        2        8
[02/21 20:06:48    856s] #	metal7        1        3        0        4
[02/21 20:06:48    856s] #	Totals        7        8        2       17
[02/21 20:06:48    856s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1615.45 (MB), peak = 1760.63 (MB)
[02/21 20:06:48    856s] #Complete Detail Routing.
[02/21 20:06:48    856s] #Total number of nets with non-default rule or having extra spacing = 18
[02/21 20:06:48    856s] #Total wire length = 31074 um.
[02/21 20:06:48    856s] #Total half perimeter of net bounding box = 28181 um.
[02/21 20:06:48    856s] #Total wire length on LAYER metal1 = 1280 um.
[02/21 20:06:48    856s] #Total wire length on LAYER metal2 = 12879 um.
[02/21 20:06:48    856s] #Total wire length on LAYER metal3 = 12456 um.
[02/21 20:06:48    856s] #Total wire length on LAYER metal4 = 3258 um.
[02/21 20:06:48    856s] #Total wire length on LAYER metal5 = 896 um.
[02/21 20:06:48    856s] #Total wire length on LAYER metal6 = 305 um.
[02/21 20:06:48    856s] #Total wire length on LAYER metal7 = 0 um.
[02/21 20:06:48    856s] #Total wire length on LAYER metal8 = 0 um.
[02/21 20:06:48    856s] #Total wire length on LAYER metal9 = 0 um.
[02/21 20:06:48    856s] #Total wire length on LAYER metal10 = 0 um.
[02/21 20:06:48    856s] #Total number of vias = 19075
[02/21 20:06:48    856s] #Up-Via Summary (total 19075):
[02/21 20:06:48    856s] #           
[02/21 20:06:48    856s] #-----------------------
[02/21 20:06:48    856s] # metal1           9754
[02/21 20:06:48    856s] # metal2           7833
[02/21 20:06:48    856s] # metal3           1283
[02/21 20:06:48    856s] # metal4            119
[02/21 20:06:48    856s] # metal5             46
[02/21 20:06:48    856s] # metal6             26
[02/21 20:06:48    856s] # metal7             10
[02/21 20:06:48    856s] # metal8              4
[02/21 20:06:48    856s] #-----------------------
[02/21 20:06:48    856s] #                 19075 
[02/21 20:06:48    856s] #
[02/21 20:06:48    856s] #Total number of DRC violations = 17
[02/21 20:06:48    856s] #Total number of violations on LAYER metal1 = 4
[02/21 20:06:48    856s] #Total number of violations on LAYER metal2 = 1
[02/21 20:06:48    856s] #Total number of violations on LAYER metal3 = 0
[02/21 20:06:48    856s] #Total number of violations on LAYER metal4 = 0
[02/21 20:06:48    856s] #Total number of violations on LAYER metal5 = 0
[02/21 20:06:48    856s] #Total number of violations on LAYER metal6 = 8
[02/21 20:06:48    856s] #Total number of violations on LAYER metal7 = 4
[02/21 20:06:48    856s] #Total number of violations on LAYER metal8 = 0
[02/21 20:06:48    856s] #Total number of violations on LAYER metal9 = 0
[02/21 20:06:48    856s] #Total number of violations on LAYER metal10 = 0
[02/21 20:06:48    856s] ### Time Record (Detail Routing) is uninstalled.
[02/21 20:06:48    856s] #Cpu time = 00:00:28
[02/21 20:06:48    856s] #Elapsed time = 00:00:28
[02/21 20:06:48    856s] #Increased memory = 10.23 (MB)
[02/21 20:06:48    856s] #Total memory = 1615.45 (MB)
[02/21 20:06:48    856s] #Peak memory = 1760.63 (MB)
[02/21 20:06:48    856s] ### Time Record (Post Route Wire Spreading) is installed.
[02/21 20:06:48    856s] ### drc_pitch = 5600 ( 2.80000 um) drc_range = 3800 ( 1.90000 um) route_pitch = 3200 ( 1.60000 um) patch_pitch = 6080 ( 3.04000 um) top_route_layer = 6 top_pin_layer = 9
[02/21 20:06:48    856s] #
[02/21 20:06:48    856s] #Start Post Route wire spreading..
[02/21 20:06:48    856s] ### drc_pitch = 5600 ( 2.80000 um) drc_range = 3800 ( 1.90000 um) route_pitch = 3200 ( 1.60000 um) patch_pitch = 6080 ( 3.04000 um) top_route_layer = 6 top_pin_layer = 9
[02/21 20:06:48    856s] #
[02/21 20:06:48    856s] #Start DRC checking..
[02/21 20:06:49    858s] #   number of violations = 18
[02/21 20:06:49    858s] #
[02/21 20:06:49    858s] #    By Layer and Type :
[02/21 20:06:49    858s] #	         MetSpc    Short   CutSpc   Totals
[02/21 20:06:49    858s] #	metal1        4        0        0        4
[02/21 20:06:49    858s] #	metal2        0        1        0        1
[02/21 20:06:49    858s] #	metal3        0        0        0        0
[02/21 20:06:49    858s] #	metal4        0        0        0        0
[02/21 20:06:49    858s] #	metal5        0        0        0        0
[02/21 20:06:49    858s] #	metal6        2        4        3        9
[02/21 20:06:49    858s] #	metal7        1        3        0        4
[02/21 20:06:49    858s] #	Totals        7        8        3       18
[02/21 20:06:49    858s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1617.23 (MB), peak = 1760.63 (MB)
[02/21 20:06:49    858s] #CELL_VIEW VQS64_4,init has 18 DRC violations
[02/21 20:06:49    858s] #Total number of DRC violations = 18
[02/21 20:06:49    858s] #Total number of violations on LAYER metal1 = 4
[02/21 20:06:49    858s] #Total number of violations on LAYER metal2 = 1
[02/21 20:06:49    858s] #Total number of violations on LAYER metal3 = 0
[02/21 20:06:49    858s] #Total number of violations on LAYER metal4 = 0
[02/21 20:06:49    858s] #Total number of violations on LAYER metal5 = 0
[02/21 20:06:49    858s] #Total number of violations on LAYER metal6 = 9
[02/21 20:06:49    858s] #Total number of violations on LAYER metal7 = 4
[02/21 20:06:49    858s] #Total number of violations on LAYER metal8 = 0
[02/21 20:06:49    858s] #Total number of violations on LAYER metal9 = 0
[02/21 20:06:49    858s] #Total number of violations on LAYER metal10 = 0
[02/21 20:06:49    858s] #
[02/21 20:06:49    858s] #Start data preparation for wire spreading...
[02/21 20:06:49    858s] #
[02/21 20:06:49    858s] #Data preparation is done on Tue Feb 21 20:06:49 2023
[02/21 20:06:49    858s] #
[02/21 20:06:49    858s] ### track-assign engine-init starts on Tue Feb 21 20:06:49 2023 with memory = 1617.23 (MB), peak = 1760.63 (MB)
[02/21 20:06:49    858s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[02/21 20:06:49    858s] #
[02/21 20:06:49    858s] #Start Post Route Wire Spread.
[02/21 20:06:49    858s] #Done with 785 horizontal wires in 3 hboxes and 725 vertical wires in 3 hboxes.
[02/21 20:06:49    858s] #Complete Post Route Wire Spread.
[02/21 20:06:49    858s] #
[02/21 20:06:49    858s] #Total number of nets with non-default rule or having extra spacing = 18
[02/21 20:06:49    858s] #Total wire length = 31542 um.
[02/21 20:06:49    858s] #Total half perimeter of net bounding box = 28181 um.
[02/21 20:06:49    858s] #Total wire length on LAYER metal1 = 1297 um.
[02/21 20:06:49    858s] #Total wire length on LAYER metal2 = 13045 um.
[02/21 20:06:49    858s] #Total wire length on LAYER metal3 = 12672 um.
[02/21 20:06:49    858s] #Total wire length on LAYER metal4 = 3311 um.
[02/21 20:06:49    858s] #Total wire length on LAYER metal5 = 910 um.
[02/21 20:06:49    858s] #Total wire length on LAYER metal6 = 307 um.
[02/21 20:06:49    858s] #Total wire length on LAYER metal7 = 0 um.
[02/21 20:06:49    858s] #Total wire length on LAYER metal8 = 0 um.
[02/21 20:06:49    858s] #Total wire length on LAYER metal9 = 0 um.
[02/21 20:06:49    858s] #Total wire length on LAYER metal10 = 0 um.
[02/21 20:06:49    858s] #Total number of vias = 19075
[02/21 20:06:49    858s] #Up-Via Summary (total 19075):
[02/21 20:06:49    858s] #           
[02/21 20:06:49    858s] #-----------------------
[02/21 20:06:49    858s] # metal1           9754
[02/21 20:06:49    858s] # metal2           7833
[02/21 20:06:49    858s] # metal3           1283
[02/21 20:06:49    858s] # metal4            119
[02/21 20:06:49    858s] # metal5             46
[02/21 20:06:49    858s] # metal6             26
[02/21 20:06:49    858s] # metal7             10
[02/21 20:06:49    858s] # metal8              4
[02/21 20:06:49    858s] #-----------------------
[02/21 20:06:49    858s] #                 19075 
[02/21 20:06:49    858s] #
[02/21 20:06:50    858s] ### drc_pitch = 5600 ( 2.80000 um) drc_range = 3800 ( 1.90000 um) route_pitch = 3200 ( 1.60000 um) patch_pitch = 6080 ( 3.04000 um) top_route_layer = 6 top_pin_layer = 9
[02/21 20:06:50    858s] #
[02/21 20:06:50    858s] #Start DRC checking..
[02/21 20:06:51    860s] #   number of violations = 18
[02/21 20:06:51    860s] #
[02/21 20:06:51    860s] #    By Layer and Type :
[02/21 20:06:51    860s] #	         MetSpc    Short   CutSpc   Totals
[02/21 20:06:51    860s] #	metal1        4        0        0        4
[02/21 20:06:51    860s] #	metal2        0        1        0        1
[02/21 20:06:51    860s] #	metal3        0        0        0        0
[02/21 20:06:51    860s] #	metal4        0        0        0        0
[02/21 20:06:51    860s] #	metal5        0        0        0        0
[02/21 20:06:51    860s] #	metal6        2        4        3        9
[02/21 20:06:51    860s] #	metal7        1        3        0        4
[02/21 20:06:51    860s] #	Totals        7        8        3       18
[02/21 20:06:51    860s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1618.86 (MB), peak = 1760.63 (MB)
[02/21 20:06:51    860s] #CELL_VIEW VQS64_4,init has 18 DRC violations
[02/21 20:06:51    860s] #Total number of DRC violations = 18
[02/21 20:06:51    860s] #Total number of violations on LAYER metal1 = 4
[02/21 20:06:51    860s] #Total number of violations on LAYER metal2 = 1
[02/21 20:06:51    860s] #Total number of violations on LAYER metal3 = 0
[02/21 20:06:51    860s] #Total number of violations on LAYER metal4 = 0
[02/21 20:06:51    860s] #Total number of violations on LAYER metal5 = 0
[02/21 20:06:51    860s] #Total number of violations on LAYER metal6 = 9
[02/21 20:06:51    860s] #Total number of violations on LAYER metal7 = 4
[02/21 20:06:51    860s] #Total number of violations on LAYER metal8 = 0
[02/21 20:06:51    860s] #Total number of violations on LAYER metal9 = 0
[02/21 20:06:51    860s] #Total number of violations on LAYER metal10 = 0
[02/21 20:06:51    860s] #   number of violations = 18
[02/21 20:06:51    860s] #
[02/21 20:06:51    860s] #    By Layer and Type :
[02/21 20:06:51    860s] #	         MetSpc    Short   CutSpc   Totals
[02/21 20:06:51    860s] #	metal1        4        0        0        4
[02/21 20:06:51    860s] #	metal2        0        1        0        1
[02/21 20:06:51    860s] #	metal3        0        0        0        0
[02/21 20:06:51    860s] #	metal4        0        0        0        0
[02/21 20:06:51    860s] #	metal5        0        0        0        0
[02/21 20:06:51    860s] #	metal6        2        4        3        9
[02/21 20:06:51    860s] #	metal7        1        3        0        4
[02/21 20:06:51    860s] #	Totals        7        8        3       18
[02/21 20:06:51    860s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1618.86 (MB), peak = 1760.63 (MB)
[02/21 20:06:51    860s] #CELL_VIEW VQS64_4,init has 18 DRC violations
[02/21 20:06:51    860s] #Total number of DRC violations = 18
[02/21 20:06:51    860s] #Total number of violations on LAYER metal1 = 4
[02/21 20:06:51    860s] #Total number of violations on LAYER metal2 = 1
[02/21 20:06:51    860s] #Total number of violations on LAYER metal3 = 0
[02/21 20:06:51    860s] #Total number of violations on LAYER metal4 = 0
[02/21 20:06:51    860s] #Total number of violations on LAYER metal5 = 0
[02/21 20:06:51    860s] #Total number of violations on LAYER metal6 = 9
[02/21 20:06:51    860s] #Total number of violations on LAYER metal7 = 4
[02/21 20:06:51    860s] #Total number of violations on LAYER metal8 = 0
[02/21 20:06:51    860s] #Total number of violations on LAYER metal9 = 0
[02/21 20:06:51    860s] #Total number of violations on LAYER metal10 = 0
[02/21 20:06:51    860s] #Post Route wire spread is done.
[02/21 20:06:51    860s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[02/21 20:06:51    860s] #Total number of nets with non-default rule or having extra spacing = 18
[02/21 20:06:51    860s] #Total wire length = 31542 um.
[02/21 20:06:51    860s] #Total half perimeter of net bounding box = 28181 um.
[02/21 20:06:51    860s] #Total wire length on LAYER metal1 = 1297 um.
[02/21 20:06:51    860s] #Total wire length on LAYER metal2 = 13045 um.
[02/21 20:06:51    860s] #Total wire length on LAYER metal3 = 12672 um.
[02/21 20:06:51    860s] #Total wire length on LAYER metal4 = 3311 um.
[02/21 20:06:51    860s] #Total wire length on LAYER metal5 = 910 um.
[02/21 20:06:51    860s] #Total wire length on LAYER metal6 = 307 um.
[02/21 20:06:51    860s] #Total wire length on LAYER metal7 = 0 um.
[02/21 20:06:51    860s] #Total wire length on LAYER metal8 = 0 um.
[02/21 20:06:51    860s] #Total wire length on LAYER metal9 = 0 um.
[02/21 20:06:51    860s] #Total wire length on LAYER metal10 = 0 um.
[02/21 20:06:51    860s] #Total number of vias = 19075
[02/21 20:06:51    860s] #Up-Via Summary (total 19075):
[02/21 20:06:51    860s] #           
[02/21 20:06:51    860s] #-----------------------
[02/21 20:06:51    860s] # metal1           9754
[02/21 20:06:51    860s] # metal2           7833
[02/21 20:06:51    860s] # metal3           1283
[02/21 20:06:51    860s] # metal4            119
[02/21 20:06:51    860s] # metal5             46
[02/21 20:06:51    860s] # metal6             26
[02/21 20:06:51    860s] # metal7             10
[02/21 20:06:51    860s] # metal8              4
[02/21 20:06:51    860s] #-----------------------
[02/21 20:06:51    860s] #                 19075 
[02/21 20:06:51    860s] #
[02/21 20:06:51    860s] #detailRoute Statistics:
[02/21 20:06:51    860s] #Cpu time = 00:00:32
[02/21 20:06:51    860s] #Elapsed time = 00:00:31
[02/21 20:06:51    860s] #Increased memory = 13.65 (MB)
[02/21 20:06:51    860s] #Total memory = 1618.87 (MB)
[02/21 20:06:51    860s] #Peak memory = 1760.63 (MB)
[02/21 20:06:51    860s] ### global_detail_route design signature (42): route=26527842 flt_obj=0 vio=4714935 shield_wire=1
[02/21 20:06:51    860s] ### Time Record (DB Export) is installed.
[02/21 20:06:51    860s] ### export design design signature (43): route=26527842 fixed_route=1576334440 flt_obj=0 vio=4714935 swire=282492057 shield_wire=1 net_attr=1437275570 dirty_area=0 del_dirty_area=0 cell=1464187859 placement=151322933 pin_access=1525960289 inst_pattern=1
[02/21 20:06:51    860s] #	no debugging net set
[02/21 20:06:51    860s] ### Time Record (DB Export) is uninstalled.
[02/21 20:06:51    860s] ### Time Record (Post Callback) is installed.
[02/21 20:06:51    860s] ### Time Record (Post Callback) is uninstalled.
[02/21 20:06:51    860s] #
[02/21 20:06:51    860s] #globalDetailRoute statistics:
[02/21 20:06:51    860s] #Cpu time = 00:00:34
[02/21 20:06:51    860s] #Elapsed time = 00:00:34
[02/21 20:06:51    860s] #Increased memory = -10.30 (MB)
[02/21 20:06:51    860s] #Total memory = 1587.07 (MB)
[02/21 20:06:51    860s] #Peak memory = 1760.63 (MB)
[02/21 20:06:51    860s] #Number of warnings = 2
[02/21 20:06:51    860s] #Total number of warnings = 6
[02/21 20:06:51    860s] #Number of fails = 0
[02/21 20:06:51    860s] #Total number of fails = 0
[02/21 20:06:51    860s] #Complete globalDetailRoute on Tue Feb 21 20:06:51 2023
[02/21 20:06:51    860s] #
[02/21 20:06:51    860s] ### import design signature (44): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1525960289 inst_pattern=1
[02/21 20:06:51    860s] ### Time Record (globalDetailRoute) is uninstalled.
[02/21 20:06:51    860s] #Default setup view is reset to VView1.
[02/21 20:06:51    860s] #Default setup view is reset to VView1.
[02/21 20:06:51    860s] AAE_INFO: Post Route call back at the end of routeDesign
[02/21 20:06:51    860s] #routeDesign: cpu time = 00:00:34, elapsed time = 00:00:34, memory = 1581.71 (MB), peak = 1760.63 (MB)
[02/21 20:06:51    860s] *** Message Summary: 0 warning(s), 0 error(s)
[02/21 20:06:51    860s] 
[02/21 20:06:51    860s] ### Time Record (routeDesign) is uninstalled.
[02/21 20:06:51    860s] ### 
[02/21 20:06:51    860s] ###   Scalability Statistics
[02/21 20:06:51    860s] ### 
[02/21 20:06:51    860s] ### --------------------------------+----------------+----------------+----------------+
[02/21 20:06:51    860s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[02/21 20:06:51    860s] ### --------------------------------+----------------+----------------+----------------+
[02/21 20:06:51    860s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[02/21 20:06:51    860s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[02/21 20:06:51    860s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[02/21 20:06:51    860s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[02/21 20:06:51    860s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[02/21 20:06:51    860s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[02/21 20:06:51    860s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[02/21 20:06:51    860s] ###   Global Routing                |        00:00:01|        00:00:01|             0.7|
[02/21 20:06:51    860s] ###   Track Assignment              |        00:00:01|        00:00:01|             1.0|
[02/21 20:06:51    860s] ###   Detail Routing                |        00:00:28|        00:00:28|             1.0|
[02/21 20:06:51    860s] ###   Post Route Wire Spreading     |        00:00:03|        00:00:03|             1.0|
[02/21 20:06:51    860s] ###   Entire Command                |        00:00:34|        00:00:34|             1.0|
[02/21 20:06:51    860s] ### --------------------------------+----------------+----------------+----------------+
[02/21 20:06:51    860s] ### 
[02/21 20:09:43    879s] <CMD> timeDesign -postRoute
[02/21 20:09:43    879s] *** timeDesign #3 [begin] : totSession cpu/real = 0:14:39.6/1:43:11.0 (0.1), mem = 2008.2M
[02/21 20:09:43    879s] **WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
[02/21 20:09:43    879s] Extraction called for design 'VQS64_4' of instances=2663 and nets=3308 using extraction engine 'postRoute' at effort level 'low' .
[02/21 20:09:43    879s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/21 20:09:43    879s] Type 'man IMPEXT-3530' for more detail.
[02/21 20:09:43    879s] PostRoute (effortLevel low) RC Extraction called for design VQS64_4.
[02/21 20:09:43    879s] RC Extraction called in multi-corner(1) mode.
[02/21 20:09:43    879s] Process corner(s) are loaded.
[02/21 20:09:43    879s]  Corner: VRCCorner
[02/21 20:09:43    879s] extractDetailRC Option : -outfile /tmp/innovus_temp_11434_sig2.eecs.wsu.edu_jtschir1_J1a6f1/VQS64_4_11434_7DIT1g.rcdb.d  -extended
[02/21 20:09:43    879s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[02/21 20:09:43    879s]       RC Corner Indexes            0   
[02/21 20:09:43    879s] Capacitance Scaling Factor   : 1.00000 
[02/21 20:09:43    879s] Coupling Cap. Scaling Factor : 1.00000 
[02/21 20:09:43    879s] Resistance Scaling Factor    : 1.00000 
[02/21 20:09:43    879s] Clock Cap. Scaling Factor    : 1.00000 
[02/21 20:09:43    879s] Clock Res. Scaling Factor    : 1.00000 
[02/21 20:09:43    879s] Shrink Factor                : 1.00000
[02/21 20:09:43    879s] 
[02/21 20:09:43    879s] Trim Metal Layers:
[02/21 20:09:43    879s] LayerId::1 widthSet size::4
[02/21 20:09:43    879s] LayerId::2 widthSet size::4
[02/21 20:09:43    879s] LayerId::3 widthSet size::4
[02/21 20:09:43    879s] LayerId::4 widthSet size::4
[02/21 20:09:43    879s] LayerId::5 widthSet size::4
[02/21 20:09:43    879s] LayerId::6 widthSet size::4
[02/21 20:09:43    879s] LayerId::7 widthSet size::4
[02/21 20:09:43    879s] LayerId::8 widthSet size::4
[02/21 20:09:43    879s] LayerId::9 widthSet size::4
[02/21 20:09:43    879s] LayerId::10 widthSet size::3
[02/21 20:09:43    879s] eee: pegSigSF::1.070000
[02/21 20:09:43    879s] Initializing multi-corner capacitance tables ... 
[02/21 20:09:43    879s] Initializing multi-corner resistance tables ...
[02/21 20:09:43    879s] eee: l::1 avDens::0.103594 usedTrk::663.001786 availTrk::6400.000000 sigTrk::663.001786
[02/21 20:09:43    879s] eee: l::2 avDens::0.161695 usedTrk::1034.849252 availTrk::6400.000000 sigTrk::1034.849252
[02/21 20:09:43    879s] eee: l::3 avDens::0.153561 usedTrk::936.724999 availTrk::6100.000000 sigTrk::936.724999
[02/21 20:09:43    879s] eee: l::4 avDens::0.085574 usedTrk::256.722608 availTrk::3000.000000 sigTrk::256.722608
[02/21 20:09:43    879s] eee: l::5 avDens::0.044775 usedTrk::73.879107 availTrk::1650.000000 sigTrk::73.879107
[02/21 20:09:43    879s] eee: l::6 avDens::0.027299 usedTrk::28.664036 availTrk::1050.000000 sigTrk::28.664036
[02/21 20:09:43    879s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/21 20:09:43    879s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/21 20:09:43    879s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/21 20:09:43    879s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/21 20:09:43    879s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.247502 uaWl=0.957060 uaWlH=0.121627 aWlH=0.003168 lMod=0 pMax=0.828600 pMod=82 wcR=0.428600 newSi=0.001600 wHLS=1.082586 siPrev=0 viaL=0.000000
[02/21 20:09:43    879s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1998.2M)
[02/21 20:09:43    879s] Creating parasitic data file '/tmp/innovus_temp_11434_sig2.eecs.wsu.edu_jtschir1_J1a6f1/VQS64_4_11434_7DIT1g.rcdb.d' for storing RC.
[02/21 20:09:43    879s] Extracted 10.0055% (CPU Time= 0:00:00.1  MEM= 2060.7M)
[02/21 20:09:43    879s] Extracted 20.0045% (CPU Time= 0:00:00.1  MEM= 2060.7M)
[02/21 20:09:43    879s] Extracted 30.0035% (CPU Time= 0:00:00.1  MEM= 2060.7M)
[02/21 20:09:43    879s] Extracted 40.0058% (CPU Time= 0:00:00.1  MEM= 2060.7M)
[02/21 20:09:43    879s] Extracted 50.0048% (CPU Time= 0:00:00.1  MEM= 2060.7M)
[02/21 20:09:43    879s] Extracted 60.0039% (CPU Time= 0:00:00.2  MEM= 2060.7M)
[02/21 20:09:43    879s] Extracted 70.0061% (CPU Time= 0:00:00.2  MEM= 2060.7M)
[02/21 20:09:43    879s] Extracted 80.0052% (CPU Time= 0:00:00.2  MEM= 2060.7M)
[02/21 20:09:43    879s] Extracted 90.0042% (CPU Time= 0:00:00.2  MEM= 2060.7M)
[02/21 20:09:43    879s] Extracted 100% (CPU Time= 0:00:00.3  MEM= 2060.7M)
[02/21 20:09:43    879s] Number of Extracted Resistors     : 50283
[02/21 20:09:43    879s] Number of Extracted Ground Cap.   : 53398
[02/21 20:09:43    879s] Number of Extracted Coupling Cap. : 0
[02/21 20:09:43    879s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2037.371M)
[02/21 20:09:43    879s] Opening parasitic data file '/tmp/innovus_temp_11434_sig2.eecs.wsu.edu_jtschir1_J1a6f1/VQS64_4_11434_7DIT1g.rcdb.d' for reading (mem: 2037.371M)
[02/21 20:09:43    879s] processing rcdb (/tmp/innovus_temp_11434_sig2.eecs.wsu.edu_jtschir1_J1a6f1/VQS64_4_11434_7DIT1g.rcdb.d) for hinst (top) of cell (VQS64_4);
[02/21 20:09:44    880s] Closing parasitic data file '/tmp/innovus_temp_11434_sig2.eecs.wsu.edu_jtschir1_J1a6f1/VQS64_4_11434_7DIT1g.rcdb.d': 0 access done (mem: 2037.371M)
[02/21 20:09:44    880s] Lumped Parasitic Loading Completed (total cpu=0:00:01.0, real=0:00:01.0, current mem=2037.371M)
[02/21 20:09:44    880s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.3  Real Time: 0:00:01.0  MEM: 2037.371M)
[02/21 20:09:44    880s] Effort level <high> specified for reg2reg path_group
[02/21 20:09:45    881s] All LLGs are deleted
[02/21 20:09:45    881s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:09:45    881s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:09:45    881s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2013.4M, EPOCH TIME: 1677038985.074437
[02/21 20:09:45    881s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2013.4M, EPOCH TIME: 1677038985.074663
[02/21 20:09:45    881s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2013.4M, EPOCH TIME: 1677038985.075680
[02/21 20:09:45    881s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:09:45    881s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:09:45    881s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2013.4M, EPOCH TIME: 1677038985.076093
[02/21 20:09:45    881s] Max number of tech site patterns supported in site array is 256.
[02/21 20:09:45    881s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/21 20:09:45    881s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2013.4M, EPOCH TIME: 1677038985.080459
[02/21 20:09:45    881s] After signature check, allow fast init is false, keep pre-filter is true.
[02/21 20:09:45    881s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/21 20:09:45    881s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2013.4M, EPOCH TIME: 1677038985.081034
[02/21 20:09:45    881s] SiteArray: non-trimmed site array dimensions = 66 x 510
[02/21 20:09:45    881s] SiteArray: use 172,032 bytes
[02/21 20:09:45    881s] SiteArray: current memory after site array memory allocation 2013.4M
[02/21 20:09:45    881s] SiteArray: FP blocked sites are writable
[02/21 20:09:45    881s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2013.4M, EPOCH TIME: 1677038985.082328
[02/21 20:09:45    881s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:2013.4M, EPOCH TIME: 1677038985.082514
[02/21 20:09:45    881s] SiteArray: number of non floorplan blocked sites for llg default is 33660
[02/21 20:09:45    881s] Atter site array init, number of instance map data is 0.
[02/21 20:09:45    881s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.000, REAL:0.007, MEM:2013.4M, EPOCH TIME: 1677038985.083276
[02/21 20:09:45    881s] 
[02/21 20:09:45    881s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 20:09:45    881s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2013.4M, EPOCH TIME: 1677038985.084236
[02/21 20:09:45    881s] All LLGs are deleted
[02/21 20:09:45    881s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[02/21 20:09:45    881s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:09:45    881s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2013.4M, EPOCH TIME: 1677038985.085831
[02/21 20:09:45    881s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2013.4M, EPOCH TIME: 1677038985.086028
[02/21 20:09:45    881s] Starting delay calculation for Setup views
[02/21 20:09:45    881s] AAE_INFO: opIsDesignInPostRouteState() is 1
[02/21 20:09:45    881s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[02/21 20:09:45    881s] AAE DB initialization (MEM=2020.93 CPU=0:00:00.0 REAL=0:00:00.0) 
[02/21 20:09:45    881s] #################################################################################
[02/21 20:09:45    881s] # Design Stage: PostRoute
[02/21 20:09:45    881s] # Design Name: VQS64_4
[02/21 20:09:45    881s] # Design Mode: 90nm
[02/21 20:09:45    881s] # Analysis Mode: MMMC Non-OCV 
[02/21 20:09:45    881s] # Parasitics Mode: SPEF/RCDB 
[02/21 20:09:45    881s] # Signoff Settings: SI Off 
[02/21 20:09:45    881s] #################################################################################
[02/21 20:09:45    881s] Calculate delays in Single mode...
[02/21 20:09:45    881s] Topological Sorting (REAL = 0:00:00.0, MEM = 2020.9M, InitMEM = 2020.9M)
[02/21 20:09:45    881s] Start delay calculation (fullDC) (1 T). (MEM=2020.93)
[02/21 20:09:45    881s] 
[02/21 20:09:45    881s] Trim Metal Layers:
[02/21 20:09:45    881s] LayerId::1 widthSet size::4
[02/21 20:09:45    881s] LayerId::2 widthSet size::4
[02/21 20:09:45    881s] LayerId::3 widthSet size::4
[02/21 20:09:45    881s] LayerId::4 widthSet size::4
[02/21 20:09:45    881s] LayerId::5 widthSet size::4
[02/21 20:09:45    881s] LayerId::6 widthSet size::4
[02/21 20:09:45    881s] LayerId::7 widthSet size::4
[02/21 20:09:45    881s] LayerId::8 widthSet size::4
[02/21 20:09:45    881s] LayerId::9 widthSet size::4
[02/21 20:09:45    881s] LayerId::10 widthSet size::3
[02/21 20:09:45    881s] eee: pegSigSF::1.070000
[02/21 20:09:45    881s] Initializing multi-corner capacitance tables ... 
[02/21 20:09:45    881s] Initializing multi-corner resistance tables ...
[02/21 20:09:45    881s] eee: l::1 avDens::0.103594 usedTrk::663.001786 availTrk::6400.000000 sigTrk::663.001786
[02/21 20:09:45    881s] eee: l::2 avDens::0.161695 usedTrk::1034.849252 availTrk::6400.000000 sigTrk::1034.849252
[02/21 20:09:45    881s] eee: l::3 avDens::0.153561 usedTrk::936.724999 availTrk::6100.000000 sigTrk::936.724999
[02/21 20:09:45    881s] eee: l::4 avDens::0.085574 usedTrk::256.722608 availTrk::3000.000000 sigTrk::256.722608
[02/21 20:09:45    881s] eee: l::5 avDens::0.044775 usedTrk::73.879107 availTrk::1650.000000 sigTrk::73.879107
[02/21 20:09:45    881s] eee: l::6 avDens::0.027299 usedTrk::28.664036 availTrk::1050.000000 sigTrk::28.664036
[02/21 20:09:45    881s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/21 20:09:45    881s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/21 20:09:45    881s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/21 20:09:45    881s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/21 20:09:45    881s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.247502 uaWl=0.957060 uaWlH=0.121627 aWlH=0.003168 lMod=0 pMax=0.828600 pMod=82 wcR=0.428600 newSi=0.001600 wHLS=1.082586 siPrev=0 viaL=0.000000
[02/21 20:09:45    881s] siFlow : Timing analysis mode is single, using late cdB files
[02/21 20:09:45    881s] Start AAE Lib Loading. (MEM=2032.45)
[02/21 20:09:45    881s] End AAE Lib Loading. (MEM=2051.53 CPU=0:00:00.0 Real=0:00:00.0)
[02/21 20:09:45    881s] End AAE Lib Interpolated Model. (MEM=2051.53 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/21 20:09:45    881s] Opening parasitic data file '/tmp/innovus_temp_11434_sig2.eecs.wsu.edu_jtschir1_J1a6f1/VQS64_4_11434_7DIT1g.rcdb.d' for reading (mem: 2051.527M)
[02/21 20:09:45    881s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2051.5M)
[02/21 20:09:46    882s] Total number of fetched objects 3688
[02/21 20:09:46    882s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/21 20:09:46    882s] End delay calculation. (MEM=2084.75 CPU=0:00:00.7 REAL=0:00:01.0)
[02/21 20:09:46    882s] End delay calculation (fullDC). (MEM=2048.13 CPU=0:00:00.9 REAL=0:00:01.0)
[02/21 20:09:46    882s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 2048.1M) ***
[02/21 20:09:46    882s] *** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:14:42 mem=2048.1M)
[02/21 20:09:49    882s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 VView1 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.005  |  0.019  |  0.005  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   768   |   512   |   256   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[02/21 20:09:49    882s] All LLGs are deleted
[02/21 20:09:49    882s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:09:49    882s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:09:49    882s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2016.6M, EPOCH TIME: 1677038989.721321
[02/21 20:09:49    882s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2016.6M, EPOCH TIME: 1677038989.721570
[02/21 20:09:49    882s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2016.6M, EPOCH TIME: 1677038989.722492
[02/21 20:09:49    882s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:09:49    882s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:09:49    882s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2016.6M, EPOCH TIME: 1677038989.722913
[02/21 20:09:49    882s] Max number of tech site patterns supported in site array is 256.
[02/21 20:09:49    882s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/21 20:09:49    882s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2016.6M, EPOCH TIME: 1677038989.726982
[02/21 20:09:49    882s] After signature check, allow fast init is true, keep pre-filter is true.
[02/21 20:09:49    882s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/21 20:09:49    882s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2016.6M, EPOCH TIME: 1677038989.727508
[02/21 20:09:49    882s] Fast DP-INIT is on for default
[02/21 20:09:49    882s] Atter site array init, number of instance map data is 0.
[02/21 20:09:49    882s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:2016.6M, EPOCH TIME: 1677038989.728688
[02/21 20:09:49    882s] 
[02/21 20:09:49    882s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 20:09:49    882s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.007, MEM:2016.6M, EPOCH TIME: 1677038989.729869
[02/21 20:09:49    882s] All LLGs are deleted
[02/21 20:09:49    882s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[02/21 20:09:49    882s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:09:49    882s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2016.6M, EPOCH TIME: 1677038989.731318
[02/21 20:09:49    882s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2016.6M, EPOCH TIME: 1677038989.731512
[02/21 20:09:49    882s] Density: 61.070%
------------------------------------------------------------------
All LLGs are deleted
[02/21 20:09:49    882s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:09:49    882s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:09:49    882s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2016.6M, EPOCH TIME: 1677038989.734324
[02/21 20:09:49    882s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2016.6M, EPOCH TIME: 1677038989.734523
[02/21 20:09:49    882s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2016.6M, EPOCH TIME: 1677038989.735445
[02/21 20:09:49    882s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:09:49    882s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:09:49    882s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2016.6M, EPOCH TIME: 1677038989.735803
[02/21 20:09:49    882s] Max number of tech site patterns supported in site array is 256.
[02/21 20:09:49    882s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/21 20:09:49    882s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2016.6M, EPOCH TIME: 1677038989.739780
[02/21 20:09:49    882s] After signature check, allow fast init is true, keep pre-filter is true.
[02/21 20:09:49    882s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/21 20:09:49    882s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2016.6M, EPOCH TIME: 1677038989.740152
[02/21 20:09:49    882s] Fast DP-INIT is on for default
[02/21 20:09:49    882s] Atter site array init, number of instance map data is 0.
[02/21 20:09:49    882s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.005, MEM:2016.6M, EPOCH TIME: 1677038989.741278
[02/21 20:09:49    882s] 
[02/21 20:09:49    882s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 20:09:49    882s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.007, MEM:2016.6M, EPOCH TIME: 1677038989.742185
[02/21 20:09:49    882s] All LLGs are deleted
[02/21 20:09:49    882s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[02/21 20:09:49    882s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:09:49    882s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2016.6M, EPOCH TIME: 1677038989.743617
[02/21 20:09:49    882s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2016.6M, EPOCH TIME: 1677038989.743810
[02/21 20:09:49    882s] Reported timing to dir ./timingReports
[02/21 20:09:49    882s] Total CPU time: 3.3 sec
[02/21 20:09:49    882s] Total Real time: 6.0 sec
[02/21 20:09:49    882s] Total Memory Usage: 2016.542969 Mbytes
[02/21 20:09:49    882s] Info: pop threads available for lower-level modules during optimization.
[02/21 20:09:49    882s] *** timeDesign #3 [finish] : cpu/real = 0:00:03.3/0:00:06.4 (0.5), totSession cpu/real = 0:14:42.9/1:43:17.5 (0.1), mem = 2016.5M
[02/21 20:09:49    882s] 
[02/21 20:09:49    882s] =============================================================================================
[02/21 20:09:49    882s]  Final TAT Report : timeDesign #3                                               21.15-s110_1
[02/21 20:09:49    882s] =============================================================================================
[02/21 20:09:49    882s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/21 20:09:49    882s] ---------------------------------------------------------------------------------------------
[02/21 20:09:49    882s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 20:09:49    882s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.8 % )     0:00:04.7 /  0:00:01.8    0.4
[02/21 20:09:49    882s] [ DrvReport              ]      1   0:00:02.9  (  45.5 % )     0:00:02.9 /  0:00:00.1    0.0
[02/21 20:09:49    882s] [ ExtractRC              ]      1   0:00:01.6  (  24.2 % )     0:00:01.6 /  0:00:01.4    0.9
[02/21 20:09:49    882s] [ TimingUpdate           ]      1   0:00:00.3  (   3.9 % )     0:00:01.3 /  0:00:01.2    0.9
[02/21 20:09:49    882s] [ FullDelayCalc          ]      1   0:00:01.0  (  16.2 % )     0:00:01.0 /  0:00:01.0    0.9
[02/21 20:09:49    882s] [ TimingReport           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.0
[02/21 20:09:49    882s] [ GenerateReports        ]      1   0:00:00.4  (   5.7 % )     0:00:00.4 /  0:00:00.4    1.0
[02/21 20:09:49    882s] [ MISC                   ]          0:00:00.2  (   3.3 % )     0:00:00.2 /  0:00:00.2    0.9
[02/21 20:09:49    882s] ---------------------------------------------------------------------------------------------
[02/21 20:09:49    882s]  timeDesign #3 TOTAL                0:00:06.4  ( 100.0 % )     0:00:06.4 /  0:00:03.3    0.5
[02/21 20:09:49    882s] ---------------------------------------------------------------------------------------------
[02/21 20:09:49    882s] 
[02/21 20:10:18    887s] <CMD> report_area
[02/21 20:10:27    888s] <CMD> report_power
[02/21 20:10:27    888s] env CDS_WORKAREA is set to /net/ugrads/jtschir1/pvt/ee434/tut_Innovus
[02/21 20:10:27    888s] 
[02/21 20:10:27    888s] Power Net Detected:
[02/21 20:10:27    888s]         Voltage	    Name
[02/21 20:10:27    888s]              0V	    VSS
[02/21 20:10:27    888s]            1.1V	    VDD
[02/21 20:10:27    888s] 
[02/21 20:10:27    888s] Begin Power Analysis
[02/21 20:10:27    888s] 
[02/21 20:10:27    888s]              0V	    VSS
[02/21 20:10:27    888s]            1.1V	    VDD
[02/21 20:10:27    888s] Begin Processing Timing Library for Power Calculation
[02/21 20:10:27    888s] 
[02/21 20:10:27    888s] Begin Processing Timing Library for Power Calculation
[02/21 20:10:27    888s] 
[02/21 20:10:27    888s] 
[02/21 20:10:27    888s] 
[02/21 20:10:27    888s] Begin Processing Power Net/Grid for Power Calculation
[02/21 20:10:27    888s] 
[02/21 20:10:27    888s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1614.47MB/3480.32MB/1751.70MB)
[02/21 20:10:27    888s] 
[02/21 20:10:27    888s] Begin Processing Timing Window Data for Power Calculation
[02/21 20:10:27    888s] 
[02/21 20:10:27    888s] myCLK(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1614.61MB/3480.32MB/1751.70MB)
[02/21 20:10:27    889s] 
[02/21 20:10:27    889s] Begin Processing User Attributes
[02/21 20:10:27    889s] 
[02/21 20:10:27    889s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1614.68MB/3480.32MB/1751.70MB)
[02/21 20:10:27    889s] 
[02/21 20:10:27    889s] Begin Processing Signal Activity
[02/21 20:10:27    889s] 
[02/21 20:10:28    889s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1615.19MB/3480.32MB/1751.70MB)
[02/21 20:10:28    889s] 
[02/21 20:10:28    889s] Begin Power Computation
[02/21 20:10:28    889s] 
[02/21 20:10:28    889s]       ----------------------------------------------------------
[02/21 20:10:28    889s]       # of cell(s) missing both power/leakage table: 0
[02/21 20:10:28    889s]       # of cell(s) missing power table: 0
[02/21 20:10:28    889s]       # of cell(s) missing leakage table: 0
[02/21 20:10:28    889s]       ----------------------------------------------------------
[02/21 20:10:28    889s] 
[02/21 20:10:28    889s] 
[02/21 20:10:28    889s]       # of MSMV cell(s) missing power_level: 0
[02/21 20:10:28    889s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1615.71MB/3480.32MB/1751.70MB)
[02/21 20:10:28    889s] 
[02/21 20:10:28    889s] Begin Processing User Attributes
[02/21 20:10:28    889s] 
[02/21 20:10:28    889s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1615.71MB/3480.32MB/1751.70MB)
[02/21 20:10:28    889s] 
[02/21 20:10:28    889s] Ended Power Analysis: (cpu=0:00:01, real=0:00:00, mem(process/total/peak)=1615.78MB/3480.32MB/1751.70MB)
[02/21 20:10:28    889s] 
[02/21 20:10:28    889s] *



[02/21 20:10:28    889s] Total Power
[02/21 20:10:28    889s] -----------------------------------------------------------------------------------------
[02/21 20:10:28    889s] Total Internal Power:        6.30295486 	   65.7832%
[02/21 20:10:28    889s] Total Switching Power:       3.16560273 	   33.0390%
[02/21 20:10:28    889s] Total Leakage Power:         0.11284297 	    1.1777%
[02/21 20:10:28    889s] Total Power:                 9.58140056
[02/21 20:10:28    889s] -----------------------------------------------------------------------------------------
[02/21 20:10:28    889s] Processing average sequential pin duty cycle 
[02/21 20:10:28    889s] 
[02/21 20:10:28    889s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/21 20:10:28    889s] Summary for sequential cells identification: 
[02/21 20:10:28    889s]   Identified SBFF number: 16
[02/21 20:10:28    889s]   Identified MBFF number: 0
[02/21 20:10:28    889s]   Identified SB Latch number: 0
[02/21 20:10:28    889s]   Identified MB Latch number: 0
[02/21 20:10:28    889s]   Not identified SBFF number: 0
[02/21 20:10:28    889s]   Not identified MBFF number: 0
[02/21 20:10:28    889s]   Not identified SB Latch number: 0
[02/21 20:10:28    889s]   Not identified MB Latch number: 0
[02/21 20:10:28    889s]   Number of sequential cells which are not FFs: 13
[02/21 20:10:28    889s]  Visiting view : VView1
[02/21 20:10:28    889s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[02/21 20:10:28    889s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[02/21 20:10:28    889s]  Visiting view : VView1
[02/21 20:10:28    889s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[02/21 20:10:28    889s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[02/21 20:10:28    889s] TLC MultiMap info (StdDelay):
[02/21 20:10:28    889s]   : VDCCorner + VTLib + 1 + no RcCorner := 9.5ps
[02/21 20:10:28    889s]   : VDCCorner + VTLib + 1 + VRCCorner := 10.1ps
[02/21 20:10:28    889s]  Setting StdDelay to: 10.1ps
[02/21 20:10:28    889s] 
[02/21 20:10:28    889s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/21 20:10:50    892s] <CMD> report_area
[02/21 20:11:32    899s] <CMD> optDesign -postRoute
[02/21 20:11:32    899s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1616.7M, totSessionCpu=0:15:00 **
[02/21 20:11:32    899s] *** optDesign #2 [begin] : totSession cpu/real = 0:14:59.6/1:45:00.1 (0.1), mem = 2016.5M
[02/21 20:11:32    899s] Info: 1 threads available for lower-level modules during optimization.
[02/21 20:11:32    899s] GigaOpt running with 1 threads.
[02/21 20:11:32    899s] *** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:14:59.6/1:45:00.1 (0.1), mem = 2016.5M
[02/21 20:11:32    899s] **INFO: User settings:
[02/21 20:11:32    899s] setNanoRouteMode -drouteEndIteration                            1
[02/21 20:11:32    899s] setNanoRouteMode -droutePostRouteSpreadWire                     1
[02/21 20:11:32    899s] setNanoRouteMode -extractThirdPartyCompatible                   false
[02/21 20:11:32    899s] setNanoRouteMode -grouteExpTdStdDelay                           10.1
[02/21 20:11:32    899s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[02/21 20:11:32    899s] setNanoRouteMode -routeBottomRoutingLayer                       1
[02/21 20:11:32    899s] setNanoRouteMode -routeTopRoutingLayer                          6
[02/21 20:11:32    899s] setNanoRouteMode -routeWithSiDriven                             false
[02/21 20:11:32    899s] setNanoRouteMode -routeWithTimingDriven                         false
[02/21 20:11:32    899s] setNanoRouteMode -timingEngine                                  {}
[02/21 20:11:32    899s] setExtractRCMode -coupled                                       false
[02/21 20:11:32    899s] setExtractRCMode -engine                                        postRoute
[02/21 20:11:32    899s] setUsefulSkewMode -ecoRoute                                     false
[02/21 20:11:32    899s] setUsefulSkewMode -maxAllowedDelay                              1
[02/21 20:11:32    899s] setUsefulSkewMode -noBoundary                                   false
[02/21 20:11:32    899s] setDelayCalMode -enable_high_fanout                             true
[02/21 20:11:32    899s] setDelayCalMode -engine                                         aae
[02/21 20:11:32    899s] setDelayCalMode -ignoreNetLoad                                  false
[02/21 20:11:32    899s] setDelayCalMode -SIAware                                        false
[02/21 20:11:32    899s] setDelayCalMode -socv_accuracy_mode                             low
[02/21 20:11:32    899s] setOptMode -activeSetupViews                                    { VView1 }
[02/21 20:11:32    899s] setOptMode -autoSetupViews                                      { VView1}
[02/21 20:11:32    899s] setOptMode -autoTDGRSetupViews                                  { VView1}
[02/21 20:11:32    899s] setOptMode -drcMargin                                           0
[02/21 20:11:32    899s] setOptMode -fixDrc                                              true
[02/21 20:11:32    899s] setOptMode -optimizeFF                                          true
[02/21 20:11:32    899s] setOptMode -preserveAllSequential                               false
[02/21 20:11:32    899s] setOptMode -setupTargetSlack                                    0
[02/21 20:11:32    899s] setSIMode -separate_delta_delay_on_data                         true
[02/21 20:11:32    899s] setPlaceMode -maxRouteLayer                                     6
[02/21 20:11:32    899s] setPlaceMode -place_design_floorplan_mode                       false
[02/21 20:11:32    899s] setPlaceMode -place_detail_check_route                          false
[02/21 20:11:32    899s] setPlaceMode -place_detail_preserve_routing                     true
[02/21 20:11:32    899s] setPlaceMode -place_detail_remove_affected_routing              false
[02/21 20:11:32    899s] setPlaceMode -place_detail_swap_eeq_cells                       false
[02/21 20:11:32    899s] setPlaceMode -place_global_clock_gate_aware                     true
[02/21 20:11:32    899s] setPlaceMode -place_global_cong_effort                          auto
[02/21 20:11:32    899s] setPlaceMode -place_global_ignore_scan                          true
[02/21 20:11:32    899s] setPlaceMode -place_global_ignore_spare                         false
[02/21 20:11:32    899s] setPlaceMode -place_global_module_aware_spare                   false
[02/21 20:11:32    899s] setPlaceMode -place_global_place_io_pins                        true
[02/21 20:11:32    899s] setPlaceMode -place_global_reorder_scan                         true
[02/21 20:11:32    899s] setPlaceMode -powerDriven                                       false
[02/21 20:11:32    899s] setPlaceMode -timingDriven                                      true
[02/21 20:11:32    899s] setAnalysisMode -analysisType                                   single
[02/21 20:11:32    899s] setAnalysisMode -checkType                                      setup
[02/21 20:11:32    899s] setAnalysisMode -clkSrcPath                                     true
[02/21 20:11:32    899s] setAnalysisMode -clockPropagation                               sdcControl
[02/21 20:11:32    899s] setAnalysisMode -skew                                           true
[02/21 20:11:32    899s] setAnalysisMode -usefulSkew                                     true
[02/21 20:11:32    899s] setAnalysisMode -virtualIPO                                     false
[02/21 20:11:32    899s] 
[02/21 20:11:32    899s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[02/21 20:11:32    899s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[02/21 20:11:32    899s] Need call spDPlaceInit before registerPrioInstLoc.
[02/21 20:11:32    899s] OPERPROF: Starting DPlace-Init at level 1, MEM:2016.5M, EPOCH TIME: 1677039092.456804
[02/21 20:11:32    899s] Processing tracks to init pin-track alignment.
[02/21 20:11:32    899s] z: 2, totalTracks: 1
[02/21 20:11:32    899s] z: 4, totalTracks: 1
[02/21 20:11:32    899s] z: 6, totalTracks: 1
[02/21 20:11:32    899s] z: 8, totalTracks: 1
[02/21 20:11:32    899s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/21 20:11:32    899s] All LLGs are deleted
[02/21 20:11:32    899s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:11:32    899s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:11:32    899s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2016.5M, EPOCH TIME: 1677039092.460054
[02/21 20:11:32    899s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2016.5M, EPOCH TIME: 1677039092.460294
[02/21 20:11:32    899s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2016.5M, EPOCH TIME: 1677039092.461323
[02/21 20:11:32    899s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:11:32    899s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:11:32    899s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2016.5M, EPOCH TIME: 1677039092.461883
[02/21 20:11:32    899s] Max number of tech site patterns supported in site array is 256.
[02/21 20:11:32    899s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/21 20:11:32    899s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2016.5M, EPOCH TIME: 1677039092.466444
[02/21 20:11:32    899s] After signature check, allow fast init is true, keep pre-filter is true.
[02/21 20:11:32    899s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/21 20:11:32    899s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:2016.5M, EPOCH TIME: 1677039092.467036
[02/21 20:11:32    899s] Fast DP-INIT is on for default
[02/21 20:11:32    899s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/21 20:11:32    899s] Atter site array init, number of instance map data is 0.
[02/21 20:11:32    899s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.006, MEM:2016.5M, EPOCH TIME: 1677039092.468321
[02/21 20:11:32    899s] 
[02/21 20:11:32    899s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 20:11:32    899s] OPERPROF:     Starting CMU at level 3, MEM:2016.5M, EPOCH TIME: 1677039092.469104
[02/21 20:11:32    899s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.001, MEM:2016.5M, EPOCH TIME: 1677039092.469666
[02/21 20:11:32    899s] 
[02/21 20:11:32    899s] Bad Lib Cell Checking (CMU) is done! (0)
[02/21 20:11:32    899s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2016.5M, EPOCH TIME: 1677039092.470313
[02/21 20:11:32    899s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2016.5M, EPOCH TIME: 1677039092.470497
[02/21 20:11:32    899s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2016.5M, EPOCH TIME: 1677039092.470701
[02/21 20:11:32    899s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2016.5MB).
[02/21 20:11:32    899s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.016, MEM:2016.5M, EPOCH TIME: 1677039092.472397
[02/21 20:11:32    899s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2016.5M, EPOCH TIME: 1677039092.472616
[02/21 20:11:32    899s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[02/21 20:11:32    899s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:11:32    899s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:11:32    899s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:11:32    899s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.011, MEM:2016.5M, EPOCH TIME: 1677039092.483828
[02/21 20:11:32    899s] 
[02/21 20:11:32    899s] Creating Lib Analyzer ...
[02/21 20:11:32    899s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[02/21 20:11:32    899s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[02/21 20:11:32    899s] Total number of usable delay cells from Lib Analyzer: 0 ()
[02/21 20:11:32    899s] 
[02/21 20:11:32    899s] {RT VRCCorner 0 6 6 {4 0} 1}
[02/21 20:11:32    899s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:15:00 mem=2038.6M
[02/21 20:11:32    899s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:15:00 mem=2038.6M
[02/21 20:11:32    899s] Creating Lib Analyzer, finished. 
[02/21 20:11:32    899s] Effort level <high> specified for reg2reg path_group
[02/21 20:11:32    900s] Processing average sequential pin duty cycle 
[02/21 20:11:33    900s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1662.7M, totSessionCpu=0:15:00 **
[02/21 20:11:33    900s] Existing Dirty Nets : 0
[02/21 20:11:33    900s] New Signature Flow (optDesignCheckOptions) ....
[02/21 20:11:33    900s] #Taking db snapshot
[02/21 20:11:33    900s] #Taking db snapshot ... done
[02/21 20:11:33    900s] OPERPROF: Starting checkPlace at level 1, MEM:2077.2M, EPOCH TIME: 1677039093.058830
[02/21 20:11:33    900s] Processing tracks to init pin-track alignment.
[02/21 20:11:33    900s] z: 2, totalTracks: 1
[02/21 20:11:33    900s] z: 4, totalTracks: 1
[02/21 20:11:33    900s] z: 6, totalTracks: 1
[02/21 20:11:33    900s] z: 8, totalTracks: 1
[02/21 20:11:33    900s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[02/21 20:11:33    900s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2077.2M, EPOCH TIME: 1677039093.061856
[02/21 20:11:33    900s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:11:33    900s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:11:33    900s] 
[02/21 20:11:33    900s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 20:11:33    900s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.005, MEM:2077.2M, EPOCH TIME: 1677039093.066438
[02/21 20:11:33    900s] Begin checking placement ... (start mem=2077.2M, init mem=2077.2M)
[02/21 20:11:33    900s] Begin checking exclusive groups violation ...
[02/21 20:11:33    900s] There are 0 groups to check, max #box is 0, total #box is 0
[02/21 20:11:33    900s] Finished checking exclusive groups violations. Found 0 Vio.
[02/21 20:11:33    900s] 
[02/21 20:11:33    900s] Running CheckPlace using 1 thread in normal mode...
[02/21 20:11:33    900s] 
[02/21 20:11:33    900s] ...checkPlace normal is done!
[02/21 20:11:33    900s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2077.2M, EPOCH TIME: 1677039093.101828
[02/21 20:11:33    900s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.002, MEM:2077.2M, EPOCH TIME: 1677039093.103969
[02/21 20:11:33    900s] *info: Placed = 2663           (Fixed = 17)
[02/21 20:11:33    900s] *info: Unplaced = 0           
[02/21 20:11:33    900s] Placement Density:61.07%(5468/8954)
[02/21 20:11:33    900s] Placement Density (including fixed std cells):61.07%(5468/8954)
[02/21 20:11:33    900s] All LLGs are deleted
[02/21 20:11:33    900s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2663).
[02/21 20:11:33    900s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:11:33    900s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2077.2M, EPOCH TIME: 1677039093.105455
[02/21 20:11:33    900s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2077.2M, EPOCH TIME: 1677039093.105750
[02/21 20:11:33    900s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:11:33    900s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:11:33    900s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2077.2M)
[02/21 20:11:33    900s] OPERPROF: Finished checkPlace at level 1, CPU:0.050, REAL:0.048, MEM:2077.2M, EPOCH TIME: 1677039093.106428
[02/21 20:11:33    900s] **WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
[02/21 20:11:33    900s] *** optDesign -postRoute ***
[02/21 20:11:33    900s] DRC Margin: user margin 0.0; extra margin 0
[02/21 20:11:33    900s] Setup Target Slack: user slack 0
[02/21 20:11:33    900s] Hold Target Slack: user slack 0
[02/21 20:11:33    900s] All LLGs are deleted
[02/21 20:11:33    900s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:11:33    900s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:11:33    900s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2077.2M, EPOCH TIME: 1677039093.130580
[02/21 20:11:33    900s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2077.2M, EPOCH TIME: 1677039093.130791
[02/21 20:11:33    900s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2077.2M, EPOCH TIME: 1677039093.131733
[02/21 20:11:33    900s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:11:33    900s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:11:33    900s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2077.2M, EPOCH TIME: 1677039093.132187
[02/21 20:11:33    900s] Max number of tech site patterns supported in site array is 256.
[02/21 20:11:33    900s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/21 20:11:33    900s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2077.2M, EPOCH TIME: 1677039093.136315
[02/21 20:11:33    900s] After signature check, allow fast init is true, keep pre-filter is true.
[02/21 20:11:33    900s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/21 20:11:33    900s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2077.2M, EPOCH TIME: 1677039093.136779
[02/21 20:11:33    900s] Fast DP-INIT is on for default
[02/21 20:11:33    900s] Atter site array init, number of instance map data is 0.
[02/21 20:11:33    900s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:2077.2M, EPOCH TIME: 1677039093.137943
[02/21 20:11:33    900s] 
[02/21 20:11:33    900s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 20:11:33    900s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.007, MEM:2077.2M, EPOCH TIME: 1677039093.139026
[02/21 20:11:33    900s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[02/21 20:11:33    900s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:11:33    900s] Multi-VT timing optimization disabled based on library information.
[02/21 20:11:33    900s] 
[02/21 20:11:33    900s] TimeStamp Deleting Cell Server Begin ...
[02/21 20:11:33    900s] Deleting Lib Analyzer.
[02/21 20:11:33    900s] 
[02/21 20:11:33    900s] TimeStamp Deleting Cell Server End ...
[02/21 20:11:33    900s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/21 20:11:33    900s] 
[02/21 20:11:33    900s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/21 20:11:33    900s] Summary for sequential cells identification: 
[02/21 20:11:33    900s]   Identified SBFF number: 16
[02/21 20:11:33    900s]   Identified MBFF number: 0
[02/21 20:11:33    900s]   Identified SB Latch number: 0
[02/21 20:11:33    900s]   Identified MB Latch number: 0
[02/21 20:11:33    900s]   Not identified SBFF number: 0
[02/21 20:11:33    900s]   Not identified MBFF number: 0
[02/21 20:11:33    900s]   Not identified SB Latch number: 0
[02/21 20:11:33    900s]   Not identified MB Latch number: 0
[02/21 20:11:33    900s]   Number of sequential cells which are not FFs: 13
[02/21 20:11:33    900s]  Visiting view : VView1
[02/21 20:11:33    900s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[02/21 20:11:33    900s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[02/21 20:11:33    900s]  Visiting view : VView1
[02/21 20:11:33    900s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[02/21 20:11:33    900s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[02/21 20:11:33    900s] TLC MultiMap info (StdDelay):
[02/21 20:11:33    900s]   : VDCCorner + VTLib + 1 + no RcCorner := 9.5ps
[02/21 20:11:33    900s]   : VDCCorner + VTLib + 1 + VRCCorner := 10.1ps
[02/21 20:11:33    900s]  Setting StdDelay to: 10.1ps
[02/21 20:11:33    900s] 
[02/21 20:11:33    900s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/21 20:11:33    900s] 
[02/21 20:11:33    900s] TimeStamp Deleting Cell Server Begin ...
[02/21 20:11:33    900s] 
[02/21 20:11:33    900s] TimeStamp Deleting Cell Server End ...
[02/21 20:11:33    900s] *** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:15:00.3/1:45:00.8 (0.1), mem = 2077.2M
[02/21 20:11:33    900s] 
[02/21 20:11:33    900s] =============================================================================================
[02/21 20:11:33    900s]  Step TAT Report : InitOpt #1 / optDesign #2                                    21.15-s110_1
[02/21 20:11:33    900s] =============================================================================================
[02/21 20:11:33    900s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/21 20:11:33    900s] ---------------------------------------------------------------------------------------------
[02/21 20:11:33    900s] [ CellServerInit         ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 20:11:33    900s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  34.2 % )     0:00:00.2 /  0:00:00.3    1.0
[02/21 20:11:33    900s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   4.6 % )     0:00:00.0 /  0:00:00.0    0.9
[02/21 20:11:33    900s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 20:11:33    900s] [ CheckPlace             ]      1   0:00:00.0  (   6.7 % )     0:00:00.0 /  0:00:00.1    1.0
[02/21 20:11:33    900s] [ TimingUpdate           ]      1   0:00:00.1  (  19.3 % )     0:00:00.1 /  0:00:00.1    1.0
[02/21 20:11:33    900s] [ MISC                   ]          0:00:00.3  (  34.7 % )     0:00:00.3 /  0:00:00.2    1.0
[02/21 20:11:33    900s] ---------------------------------------------------------------------------------------------
[02/21 20:11:33    900s]  InitOpt #1 TOTAL                   0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[02/21 20:11:33    900s] ---------------------------------------------------------------------------------------------
[02/21 20:11:33    900s] 
[02/21 20:11:33    900s] ** INFO : this run is activating 'postRoute' automaton
[02/21 20:11:33    900s] **INFO: flowCheckPoint #1 InitialSummary
[02/21 20:11:33    900s] Closing parasitic data file '/tmp/innovus_temp_11434_sig2.eecs.wsu.edu_jtschir1_J1a6f1/VQS64_4_11434_7DIT1g.rcdb.d': 3208 access done (mem: 2077.188M)
[02/21 20:11:33    900s] Extraction called for design 'VQS64_4' of instances=2663 and nets=3308 using extraction engine 'postRoute' at effort level 'low' .
[02/21 20:11:33    900s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/21 20:11:33    900s] Type 'man IMPEXT-3530' for more detail.
[02/21 20:11:33    900s] PostRoute (effortLevel low) RC Extraction called for design VQS64_4.
[02/21 20:11:33    900s] RC Extraction called in multi-corner(1) mode.
[02/21 20:11:33    900s] Process corner(s) are loaded.
[02/21 20:11:33    900s]  Corner: VRCCorner
[02/21 20:11:33    900s] extractDetailRC Option : -outfile /tmp/innovus_temp_11434_sig2.eecs.wsu.edu_jtschir1_J1a6f1/VQS64_4_11434_7DIT1g.rcdb.d -maxResLength 200  -extended
[02/21 20:11:33    900s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[02/21 20:11:33    900s]       RC Corner Indexes            0   
[02/21 20:11:33    900s] Capacitance Scaling Factor   : 1.00000 
[02/21 20:11:33    900s] Coupling Cap. Scaling Factor : 1.00000 
[02/21 20:11:33    900s] Resistance Scaling Factor    : 1.00000 
[02/21 20:11:33    900s] Clock Cap. Scaling Factor    : 1.00000 
[02/21 20:11:33    900s] Clock Res. Scaling Factor    : 1.00000 
[02/21 20:11:33    900s] Shrink Factor                : 1.00000
[02/21 20:11:33    900s] 
[02/21 20:11:33    900s] Trim Metal Layers:
[02/21 20:11:33    900s] LayerId::1 widthSet size::4
[02/21 20:11:33    900s] LayerId::2 widthSet size::4
[02/21 20:11:33    900s] LayerId::3 widthSet size::4
[02/21 20:11:33    900s] LayerId::4 widthSet size::4
[02/21 20:11:33    900s] LayerId::5 widthSet size::4
[02/21 20:11:33    900s] LayerId::6 widthSet size::4
[02/21 20:11:33    900s] LayerId::7 widthSet size::4
[02/21 20:11:33    900s] LayerId::8 widthSet size::4
[02/21 20:11:33    900s] LayerId::9 widthSet size::4
[02/21 20:11:33    900s] LayerId::10 widthSet size::3
[02/21 20:11:33    900s] eee: pegSigSF::1.070000
[02/21 20:11:33    900s] Initializing multi-corner capacitance tables ... 
[02/21 20:11:33    900s] Initializing multi-corner resistance tables ...
[02/21 20:11:33    900s] eee: l::1 avDens::0.103594 usedTrk::663.001786 availTrk::6400.000000 sigTrk::663.001786
[02/21 20:11:33    900s] eee: l::2 avDens::0.161695 usedTrk::1034.849252 availTrk::6400.000000 sigTrk::1034.849252
[02/21 20:11:33    900s] eee: l::3 avDens::0.153561 usedTrk::936.724999 availTrk::6100.000000 sigTrk::936.724999
[02/21 20:11:33    900s] eee: l::4 avDens::0.085574 usedTrk::256.722608 availTrk::3000.000000 sigTrk::256.722608
[02/21 20:11:33    900s] eee: l::5 avDens::0.044775 usedTrk::73.879107 availTrk::1650.000000 sigTrk::73.879107
[02/21 20:11:33    900s] eee: l::6 avDens::0.027299 usedTrk::28.664036 availTrk::1050.000000 sigTrk::28.664036
[02/21 20:11:33    900s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/21 20:11:33    900s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/21 20:11:33    900s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/21 20:11:33    900s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/21 20:11:33    900s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.247502 uaWl=0.957060 uaWlH=0.121627 aWlH=0.003168 lMod=0 pMax=0.828600 pMod=82 wcR=0.428600 newSi=0.001600 wHLS=1.082586 siPrev=0 viaL=0.000000
[02/21 20:11:33    900s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2069.2M)
[02/21 20:11:33    900s] Creating parasitic data file '/tmp/innovus_temp_11434_sig2.eecs.wsu.edu_jtschir1_J1a6f1/VQS64_4_11434_7DIT1g.rcdb.d' for storing RC.
[02/21 20:11:33    900s] Extracted 10.0055% (CPU Time= 0:00:00.1  MEM= 2131.6M)
[02/21 20:11:33    900s] Extracted 20.0045% (CPU Time= 0:00:00.1  MEM= 2131.6M)
[02/21 20:11:33    900s] Extracted 30.0035% (CPU Time= 0:00:00.2  MEM= 2131.6M)
[02/21 20:11:33    900s] Extracted 40.0058% (CPU Time= 0:00:00.2  MEM= 2131.6M)
[02/21 20:11:33    900s] Extracted 50.0048% (CPU Time= 0:00:00.2  MEM= 2131.6M)
[02/21 20:11:33    900s] Extracted 60.0039% (CPU Time= 0:00:00.2  MEM= 2131.6M)
[02/21 20:11:33    900s] Extracted 70.0061% (CPU Time= 0:00:00.2  MEM= 2131.6M)
[02/21 20:11:33    900s] Extracted 80.0052% (CPU Time= 0:00:00.2  MEM= 2131.6M)
[02/21 20:11:33    900s] Extracted 90.0042% (CPU Time= 0:00:00.3  MEM= 2131.6M)
[02/21 20:11:33    900s] Extracted 100% (CPU Time= 0:00:00.3  MEM= 2131.6M)
[02/21 20:11:33    900s] Number of Extracted Resistors     : 50283
[02/21 20:11:33    900s] Number of Extracted Ground Cap.   : 53398
[02/21 20:11:33    900s] Number of Extracted Coupling Cap. : 0
[02/21 20:11:33    900s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2100.309M)
[02/21 20:11:33    900s] Opening parasitic data file '/tmp/innovus_temp_11434_sig2.eecs.wsu.edu_jtschir1_J1a6f1/VQS64_4_11434_7DIT1g.rcdb.d' for reading (mem: 2100.309M)
[02/21 20:11:33    900s] processing rcdb (/tmp/innovus_temp_11434_sig2.eecs.wsu.edu_jtschir1_J1a6f1/VQS64_4_11434_7DIT1g.rcdb.d) for hinst (top) of cell (VQS64_4);
[02/21 20:11:34    901s] Closing parasitic data file '/tmp/innovus_temp_11434_sig2.eecs.wsu.edu_jtschir1_J1a6f1/VQS64_4_11434_7DIT1g.rcdb.d': 0 access done (mem: 2100.309M)
[02/21 20:11:34    901s] Lumped Parasitic Loading Completed (total cpu=0:00:00.8, real=0:00:01.0, current mem=2100.309M)
[02/21 20:11:34    901s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.1  Real Time: 0:00:01.0  MEM: 2100.309M)
[02/21 20:11:34    901s] *** BuildHoldData #1 [begin] (optDesign #2) : totSession cpu/real = 0:15:01.5/1:45:02.3 (0.1), mem = 2090.8M
[02/21 20:11:34    901s] Starting delay calculation for Hold views
[02/21 20:11:34    901s] AAE_INFO: opIsDesignInPostRouteState() is 1
[02/21 20:11:34    901s] #################################################################################
[02/21 20:11:34    901s] # Design Stage: PostRoute
[02/21 20:11:34    901s] # Design Name: VQS64_4
[02/21 20:11:34    901s] # Design Mode: 90nm
[02/21 20:11:34    901s] # Analysis Mode: MMMC Non-OCV 
[02/21 20:11:34    901s] # Parasitics Mode: SPEF/RCDB 
[02/21 20:11:34    901s] # Signoff Settings: SI Off 
[02/21 20:11:34    901s] #################################################################################
[02/21 20:11:34    901s] Calculate delays in Single mode...
[02/21 20:11:34    901s] Topological Sorting (REAL = 0:00:00.0, MEM = 2088.8M, InitMEM = 2088.8M)
[02/21 20:11:34    901s] Start delay calculation (fullDC) (1 T). (MEM=2088.79)
[02/21 20:11:34    901s] 
[02/21 20:11:34    901s] Trim Metal Layers:
[02/21 20:11:34    901s] LayerId::1 widthSet size::4
[02/21 20:11:34    901s] LayerId::2 widthSet size::4
[02/21 20:11:34    901s] LayerId::3 widthSet size::4
[02/21 20:11:34    901s] LayerId::4 widthSet size::4
[02/21 20:11:34    901s] LayerId::5 widthSet size::4
[02/21 20:11:34    901s] LayerId::6 widthSet size::4
[02/21 20:11:34    901s] LayerId::7 widthSet size::4
[02/21 20:11:34    901s] LayerId::8 widthSet size::4
[02/21 20:11:34    901s] LayerId::9 widthSet size::4
[02/21 20:11:34    901s] LayerId::10 widthSet size::3
[02/21 20:11:34    901s] eee: pegSigSF::1.070000
[02/21 20:11:34    901s] Initializing multi-corner capacitance tables ... 
[02/21 20:11:34    901s] Initializing multi-corner resistance tables ...
[02/21 20:11:34    901s] eee: l::1 avDens::0.103594 usedTrk::663.001786 availTrk::6400.000000 sigTrk::663.001786
[02/21 20:11:34    901s] eee: l::2 avDens::0.161695 usedTrk::1034.849252 availTrk::6400.000000 sigTrk::1034.849252
[02/21 20:11:34    901s] eee: l::3 avDens::0.153561 usedTrk::936.724999 availTrk::6100.000000 sigTrk::936.724999
[02/21 20:11:34    901s] eee: l::4 avDens::0.085574 usedTrk::256.722608 availTrk::3000.000000 sigTrk::256.722608
[02/21 20:11:34    901s] eee: l::5 avDens::0.044775 usedTrk::73.879107 availTrk::1650.000000 sigTrk::73.879107
[02/21 20:11:34    901s] eee: l::6 avDens::0.027299 usedTrk::28.664036 availTrk::1050.000000 sigTrk::28.664036
[02/21 20:11:34    901s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/21 20:11:34    901s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/21 20:11:34    901s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/21 20:11:34    901s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/21 20:11:34    901s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.247502 uaWl=0.957060 uaWlH=0.121627 aWlH=0.003168 lMod=0 pMax=0.828600 pMod=82 wcR=0.428600 newSi=0.001600 wHLS=1.082586 siPrev=0 viaL=0.000000
[02/21 20:11:35    901s] End AAE Lib Interpolated Model. (MEM=2100.31 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/21 20:11:35    901s] Opening parasitic data file '/tmp/innovus_temp_11434_sig2.eecs.wsu.edu_jtschir1_J1a6f1/VQS64_4_11434_7DIT1g.rcdb.d' for reading (mem: 2100.309M)
[02/21 20:11:35    901s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2100.3M)
[02/21 20:11:35    902s] Total number of fetched objects 3688
[02/21 20:11:35    902s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/21 20:11:35    902s] End delay calculation. (MEM=2115.99 CPU=0:00:00.6 REAL=0:00:00.0)
[02/21 20:11:35    902s] End delay calculation (fullDC). (MEM=2115.99 CPU=0:00:00.8 REAL=0:00:01.0)
[02/21 20:11:35    902s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 2116.0M) ***
[02/21 20:11:35    902s] *** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:15:03 mem=2116.0M)
[02/21 20:11:35    902s] 
[02/21 20:11:35    902s] Active hold views:
[02/21 20:11:35    902s]  VView1
[02/21 20:11:35    902s]   Dominating endpoints: 0
[02/21 20:11:35    902s]   Dominating TNS: -0.000
[02/21 20:11:35    902s] 
[02/21 20:11:35    902s] Done building cte hold timing graph (HoldAware) cpu=0:00:01.3 real=0:00:01.0 totSessionCpu=0:15:03 mem=2147.3M ***
[02/21 20:11:36    903s] Starting delay calculation for Setup views
[02/21 20:11:36    903s] AAE_INFO: opIsDesignInPostRouteState() is 1
[02/21 20:11:36    903s] #################################################################################
[02/21 20:11:36    903s] # Design Stage: PostRoute
[02/21 20:11:36    903s] # Design Name: VQS64_4
[02/21 20:11:36    903s] # Design Mode: 90nm
[02/21 20:11:36    903s] # Analysis Mode: MMMC Non-OCV 
[02/21 20:11:36    903s] # Parasitics Mode: SPEF/RCDB 
[02/21 20:11:36    903s] # Signoff Settings: SI Off 
[02/21 20:11:36    903s] #################################################################################
[02/21 20:11:36    903s] Calculate delays in Single mode...
[02/21 20:11:36    903s] Topological Sorting (REAL = 0:00:00.0, MEM = 2135.7M, InitMEM = 2135.7M)
[02/21 20:11:36    903s] Start delay calculation (fullDC) (1 T). (MEM=2135.74)
[02/21 20:11:36    903s] End AAE Lib Interpolated Model. (MEM=2147.26 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/21 20:11:37    903s] Total number of fetched objects 3688
[02/21 20:11:37    903s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/21 20:11:37    903s] End delay calculation. (MEM=2115.99 CPU=0:00:00.6 REAL=0:00:01.0)
[02/21 20:11:37    903s] End delay calculation (fullDC). (MEM=2115.99 CPU=0:00:00.7 REAL=0:00:01.0)
[02/21 20:11:37    903s] *** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 2116.0M) ***
[02/21 20:11:37    904s] *** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:15:04 mem=2116.0M)
[02/21 20:11:37    904s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2116.0M, EPOCH TIME: 1677039097.232891
[02/21 20:11:37    904s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:11:37    904s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:11:37    904s] 
[02/21 20:11:37    904s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 20:11:37    904s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.006, MEM:2116.0M, EPOCH TIME: 1677039097.238874
[02/21 20:11:37    904s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[02/21 20:11:37    904s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:11:37    904s] 
------------------------------------------------------------------
     Initial Non-SI Timing Summary
------------------------------------------------------------------

Setup views included:
 VView1 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.005  |  0.019  |  0.005  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   768   |   512   |   256   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2131.3M, EPOCH TIME: 1677039097.338699
[02/21 20:11:37    904s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:11:37    904s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:11:37    904s] 
[02/21 20:11:37    904s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 20:11:37    904s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.006, MEM:2131.3M, EPOCH TIME: 1677039097.344427
[02/21 20:11:37    904s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[02/21 20:11:37    904s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:11:37    904s] Density: 61.070%
------------------------------------------------------------------
*** BuildHoldData #1 [finish] (optDesign #2) : cpu/real = 0:00:02.7/0:00:02.7 (1.0), totSession cpu/real = 0:15:04.1/1:45:05.0 (0.1), mem = 2131.3M
[02/21 20:11:37    904s] 
[02/21 20:11:37    904s] =============================================================================================
[02/21 20:11:37    904s]  Step TAT Report : BuildHoldData #1 / optDesign #2                              21.15-s110_1
[02/21 20:11:37    904s] =============================================================================================
[02/21 20:11:37    904s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/21 20:11:37    904s] ---------------------------------------------------------------------------------------------
[02/21 20:11:37    904s] [ ViewPruning            ]     10   0:00:00.1  (   3.7 % )     0:00:00.1 /  0:00:00.1    1.0
[02/21 20:11:37    904s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.0
[02/21 20:11:37    904s] [ DrvReport              ]      1   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.1    1.0
[02/21 20:11:37    904s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.0
[02/21 20:11:37    904s] [ HoldTimerInit          ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 20:11:37    904s] [ TimingUpdate           ]      4   0:00:00.4  (  15.3 % )     0:00:02.0 /  0:00:02.0    1.0
[02/21 20:11:37    904s] [ FullDelayCalc          ]      2   0:00:01.6  (  57.7 % )     0:00:01.6 /  0:00:01.6    1.0
[02/21 20:11:37    904s] [ TimingReport           ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.0
[02/21 20:11:37    904s] [ MISC                   ]          0:00:00.5  (  17.1 % )     0:00:00.5 /  0:00:00.4    0.9
[02/21 20:11:37    904s] ---------------------------------------------------------------------------------------------
[02/21 20:11:37    904s]  BuildHoldData #1 TOTAL             0:00:02.7  ( 100.0 % )     0:00:02.7 /  0:00:02.7    1.0
[02/21 20:11:37    904s] ---------------------------------------------------------------------------------------------
[02/21 20:11:37    904s] 
[02/21 20:11:37    904s] **optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1658.0M, totSessionCpu=0:15:04 **
[02/21 20:11:37    904s] OPTC: m1 20.0 20.0
[02/21 20:11:37    904s] Info: Done creating the CCOpt slew target map.
[02/21 20:11:37    904s] **INFO: flowCheckPoint #2 OptimizationPass1
[02/21 20:11:37    904s] *** ClockDrv #1 [begin] (optDesign #2) : totSession cpu/real = 0:15:04.2/1:45:05.1 (0.1), mem = 2054.3M
[02/21 20:11:37    904s] Running CCOpt-PRO on entire clock network
[02/21 20:11:37    904s] Net route status summary:
[02/21 20:11:37    904s]   Clock:        18 (unrouted=0, trialRouted=0, noStatus=0, routed=18, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/21 20:11:37    904s]   Non-clock:  3290 (unrouted=100, trialRouted=0, noStatus=0, routed=3190, fixed=0, [crossesIlmBoundary=0, tooFewTerms=100, (crossesIlmBoundary AND tooFewTerms=0)])
[02/21 20:11:37    904s] Clock tree cells fixed by user: 0 out of 17 (0%)
[02/21 20:11:37    904s] PRO...
[02/21 20:11:37    904s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[02/21 20:11:37    904s] Initializing clock structures...
[02/21 20:11:37    904s]   Creating own balancer
[02/21 20:11:37    904s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[02/21 20:11:37    904s]   Removing CTS place status from clock tree and sinks.
[02/21 20:11:37    904s]   Removed CTS place status from 17 clock cells (out of 19 ) and 0 clock sinks (out of 0 ).
[02/21 20:11:37    904s]   Initializing legalizer
[02/21 20:11:37    904s]   Using cell based legalization.
[02/21 20:11:37    904s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[02/21 20:11:37    904s]   Leaving CCOpt scope - Initializing placement interface...
[02/21 20:11:37    904s] OPERPROF: Starting DPlace-Init at level 1, MEM:2054.3M, EPOCH TIME: 1677039097.479949
[02/21 20:11:37    904s] Processing tracks to init pin-track alignment.
[02/21 20:11:37    904s] z: 2, totalTracks: 1
[02/21 20:11:37    904s] z: 4, totalTracks: 1
[02/21 20:11:37    904s] z: 6, totalTracks: 1
[02/21 20:11:37    904s] z: 8, totalTracks: 1
[02/21 20:11:37    904s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/21 20:11:37    904s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2054.3M, EPOCH TIME: 1677039097.483404
[02/21 20:11:37    904s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:11:37    904s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:11:37    904s] 
[02/21 20:11:37    904s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 20:11:37    904s] 
[02/21 20:11:37    904s]  Skipping Bad Lib Cell Checking (CMU) !
[02/21 20:11:37    904s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.007, MEM:2054.3M, EPOCH TIME: 1677039097.490486
[02/21 20:11:37    904s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2054.3M, EPOCH TIME: 1677039097.490673
[02/21 20:11:37    904s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2054.3M, EPOCH TIME: 1677039097.490844
[02/21 20:11:37    904s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2054.3MB).
[02/21 20:11:37    904s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.012, MEM:2054.3M, EPOCH TIME: 1677039097.491568
[02/21 20:11:37    904s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 20:11:37    904s] (I)      Default pattern map key = VQS64_4_default.
[02/21 20:11:37    904s] (I)      Load db... (mem=2054.3M)
[02/21 20:11:37    904s] (I)      Read data from FE... (mem=2054.3M)
[02/21 20:11:37    904s] (I)      Number of ignored instance 0
[02/21 20:11:37    904s] (I)      Number of inbound cells 0
[02/21 20:11:37    904s] (I)      Number of opened ILM blockages 0
[02/21 20:11:37    904s] (I)      Number of instances temporarily fixed by detailed placement 768
[02/21 20:11:37    904s] (I)      numMoveCells=1895, numMacros=0  numPads=513  numMultiRowHeightInsts=0
[02/21 20:11:37    904s] (I)      cell height: 2800, count: 2663
[02/21 20:11:37    904s] (I)      Read rows... (mem=2054.3M)
[02/21 20:11:37    904s] (I)      rowRegion is not equal to core box, resetting core box
[02/21 20:11:37    904s] (I)      rowRegion : (10080, 10080) - (203880, 194880)
[02/21 20:11:37    904s] (I)      coreBox   : (10080, 10080) - (204120, 194880)
[02/21 20:11:37    904s] (I)      Done Read rows (cpu=0.000s, mem=2054.3M)
[02/21 20:11:37    904s] (I)      Done Read data from FE (cpu=0.000s, mem=2054.3M)
[02/21 20:11:37    904s] (I)      Done Load db (cpu=0.000s, mem=2054.3M)
[02/21 20:11:37    904s] (I)      Constructing placeable region... (mem=2054.3M)
[02/21 20:11:37    904s] (I)      Constructing bin map
[02/21 20:11:37    904s] (I)      Initialize bin information with width=28000 height=28000
[02/21 20:11:37    904s] (I)      Done constructing bin map
[02/21 20:11:37    904s] (I)      Compute region effective width... (mem=2054.3M)
[02/21 20:11:37    904s] (I)      Done Compute region effective width (cpu=0.000s, mem=2054.3M)
[02/21 20:11:37    904s] (I)      Done Constructing placeable region (cpu=0.000s, mem=2054.3M)
[02/21 20:11:37    904s]   Legalizer reserving space for clock trees
[02/21 20:11:37    904s]   Accumulated time to calculate placeable region: 0
[02/21 20:11:37    904s]   Reconstructing clock tree datastructures, skew aware...
[02/21 20:11:37    904s]     Validating CTS configuration...
[02/21 20:11:37    904s]     Checking module port directions...
[02/21 20:11:37    904s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 20:11:37    904s]     Non-default CCOpt properties:
[02/21 20:11:37    904s]       Public non-default CCOpt properties:
[02/21 20:11:37    904s]         adjacent_rows_legal: true (default: false)
[02/21 20:11:37    904s]         cell_density is set for at least one object
[02/21 20:11:37    904s]         cell_halo_rows: 0 (default: 1)
[02/21 20:11:37    904s]         cell_halo_sites: 0 (default: 4)
[02/21 20:11:37    904s]         primary_delay_corner: VDCCorner (default: )
[02/21 20:11:37    904s]         route_type is set for at least one object
[02/21 20:11:37    904s]         target_insertion_delay is set for at least one object
[02/21 20:11:37    904s]         target_max_trans is set for at least one object
[02/21 20:11:37    904s]         target_skew is set for at least one object
[02/21 20:11:37    904s]         target_skew_wire is set for at least one object
[02/21 20:11:37    904s]       Private non-default CCOpt properties:
[02/21 20:11:37    904s]         allow_non_fterm_identical_swaps: 0 (default: true)
[02/21 20:11:37    904s]         clock_nets_detailed_routed: 1 (default: false)
[02/21 20:11:37    904s]         force_design_routing_status: 1 (default: auto)
[02/21 20:11:37    904s]         pro_enable_post_commit_delay_update: 1 (default: false)
[02/21 20:11:37    904s]     Route type trimming info:
[02/21 20:11:37    904s]       No route type modifications were made.
[02/21 20:11:37    904s] End AAE Lib Interpolated Model. (MEM=2054.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/21 20:11:37    904s]     Accumulated time to calculate placeable region: 0
[02/21 20:11:37    904s]     Accumulated time to calculate placeable region: 0
[02/21 20:11:37    904s] (I)      Initializing Steiner engine. 
[02/21 20:11:37    904s] (I)      ==================== Layers =====================
[02/21 20:11:37    904s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 20:11:37    904s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[02/21 20:11:37    904s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 20:11:37    904s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[02/21 20:11:37    904s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[02/21 20:11:37    904s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[02/21 20:11:37    904s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[02/21 20:11:37    904s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[02/21 20:11:37    904s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[02/21 20:11:37    904s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[02/21 20:11:37    904s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[02/21 20:11:37    904s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[02/21 20:11:37    904s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[02/21 20:11:37    904s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[02/21 20:11:37    904s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[02/21 20:11:37    904s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[02/21 20:11:37    904s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[02/21 20:11:37    904s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[02/21 20:11:37    904s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[02/21 20:11:37    904s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[02/21 20:11:37    904s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[02/21 20:11:37    904s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[02/21 20:11:37    904s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 20:11:37    904s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[02/21 20:11:37    904s] (I)      |   0 |  0 |  active |   other |        |    MS |
[02/21 20:11:37    904s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[02/21 20:11:37    904s] (I)      +-----+----+---------+---------+--------+-------+
[02/21 20:11:37    904s] **WARN: (IMPCCOPT-1184):	The library has no usable balanced inverters for power domain auto-default, while balancing clock_tree myCLK. If this is not intended behavior, you can specify a list of lib_cells to use with the inverter_cells property.
[02/21 20:11:37    904s]     Library trimming buffers in power domain auto-default and half-corner VDCCorner:both.late removed 0 of 3 cells
[02/21 20:11:37    904s]     Original list had 3 cells:
[02/21 20:11:37    904s]     CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 
[02/21 20:11:37    904s]     Library trimming was not able to trim any cells:
[02/21 20:11:37    904s]     CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 
[02/21 20:11:37    904s]     Accumulated time to calculate placeable region: 0
[02/21 20:11:37    904s]     Accumulated time to calculate placeable region: 0
[02/21 20:11:37    904s]     Accumulated time to calculate placeable region: 0
[02/21 20:11:37    904s]     Accumulated time to calculate placeable region: 0
[02/21 20:11:37    904s]     Accumulated time to calculate placeable region: 0
[02/21 20:11:37    904s]     Accumulated time to calculate placeable region: 0
[02/21 20:11:37    904s]     Accumulated time to calculate placeable region: 0
[02/21 20:11:37    904s]     Accumulated time to calculate placeable region: 0
[02/21 20:11:38    904s]     Clock tree balancer configuration for clock_tree myCLK:
[02/21 20:11:38    904s]     Non-default CCOpt properties:
[02/21 20:11:38    904s]       Public non-default CCOpt properties:
[02/21 20:11:38    904s]         cell_density: 1 (default: 0.75)
[02/21 20:11:38    904s]         route_type (leaf): default_route_type_leaf (default: default)
[02/21 20:11:38    904s]         route_type (top): default_route_type_nonleaf (default: default)
[02/21 20:11:38    904s]         route_type (trunk): default_route_type_nonleaf (default: default)
[02/21 20:11:38    904s]       No private non-default CCOpt properties
[02/21 20:11:38    904s]     For power domain auto-default:
[02/21 20:11:38    904s]       Buffers:     CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 
[02/21 20:11:38    904s]       Inverters:   
[02/21 20:11:38    904s]       Clock gates (with test): CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1 
[02/21 20:11:38    904s]       Clock gates   (no test): CLKGATE_X8 CLKGATE_X4 CLKGATE_X2 CLKGATE_X1 
[02/21 20:11:38    904s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 8953.560um^2
[02/21 20:11:38    904s]     Top Routing info:
[02/21 20:11:38    904s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[02/21 20:11:38    904s]       Unshielded; Mask Constraint: 0; Source: route_type.
[02/21 20:11:38    904s]     Trunk Routing info:
[02/21 20:11:38    904s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[02/21 20:11:38    904s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[02/21 20:11:38    904s]     Leaf Routing info:
[02/21 20:11:38    904s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
[02/21 20:11:38    904s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[02/21 20:11:38    904s]     For timing_corner VDCCorner:both, late and power domain auto-default:
[02/21 20:11:38    904s]       Slew time target (leaf):    0.050ns
[02/21 20:11:38    904s]       Slew time target (trunk):   0.050ns
[02/21 20:11:38    904s]       Slew time target (top):     0.050ns (Note: no nets are considered top nets in this clock tree)
[02/21 20:11:38    904s]       Buffer unit delay: 0.042ns
[02/21 20:11:38    904s]       Buffer max distance: 344.118um
[02/21 20:11:38    904s]     Fastest wire driving cells and distances:
[02/21 20:11:38    904s]       Buffer    : {lib_cell:CLKBUF_X3, fastest_considered_half_corner=VDCCorner:both.late, optimalDrivingDistance=344.118um, saturatedSlew=0.043ns, speed=3716.177um per ns, cellArea=3.865um^2 per 1000um}
[02/21 20:11:38    904s]       Clock gate (with test): {lib_cell:CLKGATETST_X8, fastest_considered_half_corner=VDCCorner:both.late, optimalDrivingDistance=433.043um, saturatedSlew=0.044ns, speed=4732.711um per ns, cellArea=17.813um^2 per 1000um}
[02/21 20:11:38    904s]       Clock gate   (no test): {lib_cell:CLKGATE_X8, fastest_considered_half_corner=VDCCorner:both.late, optimalDrivingDistance=433.623um, saturatedSlew=0.044ns, speed=4921.941um per ns, cellArea=15.949um^2 per 1000um}
[02/21 20:11:38    904s]     
[02/21 20:11:38    904s]     
[02/21 20:11:38    904s]     Logic Sizing Table:
[02/21 20:11:38    904s]     
[02/21 20:11:38    904s]     ----------------------------------------------------------
[02/21 20:11:38    904s]     Cell    Instance count    Source    Eligible library cells
[02/21 20:11:38    904s]     ----------------------------------------------------------
[02/21 20:11:38    904s]       (empty table)
[02/21 20:11:38    904s]     ----------------------------------------------------------
[02/21 20:11:38    904s]     
[02/21 20:11:38    904s]     
[02/21 20:11:38    904s] **WARN: (IMPCCOPT-1261):	The skew target of 0.020ns for skew_group myCLK/VSDC in primary delay corner VDCCorner is too small. For best results, it is recommended that the skew target be set no lower than 0.042ns. The skew target has been relaxed to 0.042ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[02/21 20:11:38    904s] Type 'man IMPCCOPT-1261' for more detail.
[02/21 20:11:38    904s] **WARN: (IMPCCOPT-1261):	The skew target of 0.020ns for skew_group myCLK/VSDC in primary delay corner VDCCorner is too small. For best results, it is recommended that the skew target be set no lower than 0.042ns. The skew target has been relaxed to 0.042ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[02/21 20:11:38    904s] Type 'man IMPCCOPT-1261' for more detail.
[02/21 20:11:38    905s]     Clock tree balancer configuration for skew_group myCLK/VSDC:
[02/21 20:11:38    905s]       Sources:                     pin mCLK
[02/21 20:11:38    905s]       Total number of sinks:       768
[02/21 20:11:38    905s]       Delay constrained sinks:     768
[02/21 20:11:38    905s]       Constrains:                  default
[02/21 20:11:38    905s]       Non-leaf sinks:              0
[02/21 20:11:38    905s]       Ignore pins:                 0
[02/21 20:11:38    905s]      Timing corner VDCCorner:both.late:
[02/21 20:11:38    905s]       Skew target:                 0.042ns
[02/21 20:11:38    905s]     Primary reporting skew groups are:
[02/21 20:11:38    905s]     skew_group myCLK/VSDC with 768 clock sinks
[02/21 20:11:38    905s]     
[02/21 20:11:38    905s]     Clock DAG stats initial state:
[02/21 20:11:38    905s]       cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[02/21 20:11:38    905s]       sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
[02/21 20:11:38    905s]       misc counts      : r=1, pp=0
[02/21 20:11:38    905s]       cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
[02/21 20:11:38    905s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=768.940um, total=768.940um
[02/21 20:11:38    905s]     Clock DAG library cell distribution initial state {count}:
[02/21 20:11:38    905s]        Bufs: CLKBUF_X3: 17 
[02/21 20:11:38    905s]     Clock DAG hash initial state: 9617165109605736423 2208511860501784202
[02/21 20:11:38    905s]     CTS services accumulated run-time stats initial state:
[02/21 20:11:38    905s]       delay calculator: calls=7138, total_wall_time=0.541s, mean_wall_time=0.076ms
[02/21 20:11:38    905s]       legalizer: calls=1253, total_wall_time=0.028s, mean_wall_time=0.022ms
[02/21 20:11:38    905s]       steiner router: calls=4868, total_wall_time=0.765s, mean_wall_time=0.157ms
[02/21 20:11:38    905s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
[02/21 20:11:38    905s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[02/21 20:11:38    905s]     
[02/21 20:11:38    905s]     Layer information for route type default_route_type_leaf:
[02/21 20:11:38    905s]     
[02/21 20:11:38    905s]     ----------------------------------------------------------------------
[02/21 20:11:38    905s]     Layer      Preferred    Route    Res.          Cap.          RC
[02/21 20:11:38    905s]                             Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[02/21 20:11:38    905s]     ----------------------------------------------------------------------
[02/21 20:11:38    905s]     metal1     N            H          5.429         0.119         0.646
[02/21 20:11:38    905s]     metal2     N            V          3.571         0.132         0.472
[02/21 20:11:38    905s]     metal3     Y            H          3.571         0.131         0.468
[02/21 20:11:38    905s]     metal4     Y            V          1.500         0.146         0.219
[02/21 20:11:38    905s]     metal5     N            H          1.500         0.124         0.185
[02/21 20:11:38    905s]     metal6     N            V          1.500         0.122         0.184
[02/21 20:11:38    905s]     metal7     N            H          0.188         0.158         0.030
[02/21 20:11:38    905s]     metal8     N            V          0.188         0.125         0.024
[02/21 20:11:38    905s]     metal9     N            H          0.038         0.155         0.006
[02/21 20:11:38    905s]     metal10    N            V          0.038         0.124         0.005
[02/21 20:11:38    905s]     ----------------------------------------------------------------------
[02/21 20:11:38    905s]     
[02/21 20:11:38    905s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[02/21 20:11:38    905s]     Unshielded; Mask Constraint: 0; Source: route_type.
[02/21 20:11:38    905s]     
[02/21 20:11:38    905s]     Layer information for route type default_route_type_nonleaf:
[02/21 20:11:38    905s]     
[02/21 20:11:38    905s]     ----------------------------------------------------------------------
[02/21 20:11:38    905s]     Layer      Preferred    Route    Res.          Cap.          RC
[02/21 20:11:38    905s]                             Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[02/21 20:11:38    905s]     ----------------------------------------------------------------------
[02/21 20:11:38    905s]     metal1     N            H          5.429         0.168         0.911
[02/21 20:11:38    905s]     metal2     N            V          3.571         0.175         0.626
[02/21 20:11:38    905s]     metal3     Y            H          3.571         0.175         0.624
[02/21 20:11:38    905s]     metal4     Y            V          1.500         0.190         0.285
[02/21 20:11:38    905s]     metal5     N            H          1.500         0.175         0.262
[02/21 20:11:38    905s]     metal6     N            V          1.500         0.174         0.261
[02/21 20:11:38    905s]     metal7     N            H          0.188         0.196         0.037
[02/21 20:11:38    905s]     metal8     N            V          0.188         0.171         0.032
[02/21 20:11:38    905s]     metal9     N            H          0.038         0.205         0.008
[02/21 20:11:38    905s]     metal10    N            V          0.038         0.180         0.007
[02/21 20:11:38    905s]     ----------------------------------------------------------------------
[02/21 20:11:38    905s]     
[02/21 20:11:38    905s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[02/21 20:11:38    905s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[02/21 20:11:38    905s]     
[02/21 20:11:38    905s]     Layer information for route type default_route_type_nonleaf:
[02/21 20:11:38    905s]     
[02/21 20:11:38    905s]     ----------------------------------------------------------------------
[02/21 20:11:38    905s]     Layer      Preferred    Route    Res.          Cap.          RC
[02/21 20:11:38    905s]                             Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[02/21 20:11:38    905s]     ----------------------------------------------------------------------
[02/21 20:11:38    905s]     metal1     N            H          5.429         0.119         0.646
[02/21 20:11:38    905s]     metal2     N            V          3.571         0.132         0.472
[02/21 20:11:38    905s]     metal3     Y            H          3.571         0.131         0.468
[02/21 20:11:38    905s]     metal4     Y            V          1.500         0.146         0.219
[02/21 20:11:38    905s]     metal5     N            H          1.500         0.124         0.185
[02/21 20:11:38    905s]     metal6     N            V          1.500         0.122         0.184
[02/21 20:11:38    905s]     metal7     N            H          0.188         0.158         0.030
[02/21 20:11:38    905s]     metal8     N            V          0.188         0.125         0.024
[02/21 20:11:38    905s]     metal9     N            H          0.038         0.155         0.006
[02/21 20:11:38    905s]     metal10    N            V          0.038         0.124         0.005
[02/21 20:11:38    905s]     ----------------------------------------------------------------------
[02/21 20:11:38    905s]     
[02/21 20:11:38    905s]     
[02/21 20:11:38    905s]     Via selection for estimated routes (rule default):
[02/21 20:11:38    905s]     
[02/21 20:11:38    905s]     ---------------------------------------------------------------------
[02/21 20:11:38    905s]     Layer             Via Cell    Res.     Cap.     RC       Top of Stack
[02/21 20:11:38    905s]     Range                         (Ohm)    (fF)     (fs)     Only
[02/21 20:11:38    905s]     ---------------------------------------------------------------------
[02/21 20:11:38    905s]     metal1-metal2     via1_7      5.000    0.008    0.040    false
[02/21 20:11:38    905s]     metal2-metal3     via2_5      5.000    0.008    0.038    false
[02/21 20:11:38    905s]     metal3-metal4     via3_2      5.000    0.008    0.041    false
[02/21 20:11:38    905s]     metal4-metal5     via4_0      3.000    0.008    0.024    false
[02/21 20:11:38    905s]     metal5-metal6     via5_0      3.000    0.007    0.021    false
[02/21 20:11:38    905s]     metal6-metal7     via6_0      3.000    0.017    0.051    false
[02/21 20:11:38    905s]     metal7-metal8     via7_0      1.000    0.023    0.023    false
[02/21 20:11:38    905s]     metal8-metal9     via8_0      1.000    0.035    0.035    false
[02/21 20:11:38    905s]     metal9-metal10    via9_0      0.500    0.041    0.020    false
[02/21 20:11:38    905s]     ---------------------------------------------------------------------
[02/21 20:11:38    905s]     
[02/21 20:11:38    905s]     No ideal or dont_touch nets found in the clock tree
[02/21 20:11:38    905s]     No dont_touch hnets found in the clock tree
[02/21 20:11:38    905s]     No dont_touch hpins found in the clock network.
[02/21 20:11:38    905s]     Checking for illegal sizes of clock logic instances...
[02/21 20:11:38    905s]     Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 20:11:38    905s]     
[02/21 20:11:38    905s]     Filtering reasons for cell type: buffer
[02/21 20:11:38    905s]     =======================================
[02/21 20:11:38    905s]     
[02/21 20:11:38    905s]     -------------------------------------------------------------------------------------------------------------
[02/21 20:11:38    905s]     Clock trees    Power domain    Reason                         Library cells
[02/21 20:11:38    905s]     -------------------------------------------------------------------------------------------------------------
[02/21 20:11:38    905s]     all            auto-default    Unbalanced rise/fall delays    { BUF_X1 BUF_X16 BUF_X2 BUF_X32 BUF_X4 BUF_X8 }
[02/21 20:11:38    905s]     -------------------------------------------------------------------------------------------------------------
[02/21 20:11:38    905s]     
[02/21 20:11:38    905s]     Filtering reasons for cell type: inverter
[02/21 20:11:38    905s]     =========================================
[02/21 20:11:38    905s]     
[02/21 20:11:38    905s]     -------------------------------------------------------------------------------------------------------------
[02/21 20:11:38    905s]     Clock trees    Power domain    Reason                         Library cells
[02/21 20:11:38    905s]     -------------------------------------------------------------------------------------------------------------
[02/21 20:11:38    905s]     all            auto-default    Unbalanced rise/fall delays    { INV_X1 INV_X16 INV_X2 INV_X32 INV_X4 INV_X8 }
[02/21 20:11:38    905s]     -------------------------------------------------------------------------------------------------------------
[02/21 20:11:38    905s]     
[02/21 20:11:38    905s]     
[02/21 20:11:38    905s]     Validating CTS configuration done. (took cpu=0:00:00.7 real=0:00:00.7)
[02/21 20:11:38    905s] **WARN: (IMPCCOPT-1261):	The skew target of 0.020ns for skew_group myCLK/VSDC in primary delay corner VDCCorner is too small. For best results, it is recommended that the skew target be set no lower than 0.042ns. The skew target has been relaxed to 0.042ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[02/21 20:11:38    905s] Type 'man IMPCCOPT-1261' for more detail.
[02/21 20:11:38    905s]     CCOpt configuration status: all checks passed.
[02/21 20:11:38    905s]   Reconstructing clock tree datastructures, skew aware done.
[02/21 20:11:38    905s] Initializing clock structures done.
[02/21 20:11:38    905s] PRO...
[02/21 20:11:38    905s]   PRO active optimizations:
[02/21 20:11:38    905s]    - DRV fixing with sizing
[02/21 20:11:38    905s]   
[02/21 20:11:38    905s]   Detected clock skew data from CTS
[02/21 20:11:38    905s]   Clock tree timing engine global stage delay update for VDCCorner:both.late...
[02/21 20:11:38    905s]   Clock tree timing engine global stage delay update for VDCCorner:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 20:11:38    905s]   Clock DAG stats PRO initial state:
[02/21 20:11:38    905s]     cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[02/21 20:11:38    905s]     sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
[02/21 20:11:38    905s]     misc counts      : r=1, pp=0
[02/21 20:11:38    905s]     cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
[02/21 20:11:38    905s]     cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
[02/21 20:11:38    905s]     sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[02/21 20:11:38    905s]     wire capacitance : top=0.000fF, trunk=25.333fF, leaf=219.509fF, total=244.842fF
[02/21 20:11:38    905s]     wire lengths     : top=0.000um, trunk=289.695um, leaf=2361.050um, total=2650.745um
[02/21 20:11:38    905s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=768.940um, total=768.940um
[02/21 20:11:38    905s]   Clock DAG net violations PRO initial state: none
[02/21 20:11:38    905s]   Clock DAG primary half-corner transition distribution PRO initial state:
[02/21 20:11:38    905s]     Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/21 20:11:38    905s]     Leaf  : target=0.050ns count=17 avg=0.045ns sd=0.001ns min=0.043ns max=0.047ns {0 <= 0.030ns, 0 <= 0.040ns, 7 <= 0.045ns, 10 <= 0.048ns, 0 <= 0.050ns}
[02/21 20:11:38    905s]   Clock DAG library cell distribution PRO initial state {count}:
[02/21 20:11:38    905s]      Bufs: CLKBUF_X3: 17 
[02/21 20:11:38    905s]   Clock DAG hash PRO initial state: 9617165109605736423 2208511860501784202
[02/21 20:11:38    905s]   CTS services accumulated run-time stats PRO initial state:
[02/21 20:11:38    905s]     delay calculator: calls=7156, total_wall_time=0.543s, mean_wall_time=0.076ms
[02/21 20:11:38    905s]     legalizer: calls=1253, total_wall_time=0.028s, mean_wall_time=0.022ms
[02/21 20:11:38    905s]     steiner router: calls=4868, total_wall_time=0.765s, mean_wall_time=0.157ms
[02/21 20:11:38    905s]   Primary reporting skew groups PRO initial state:
[02/21 20:11:38    905s]     skew_group default.myCLK/VSDC: unconstrained
[02/21 20:11:38    905s]         min path sink: mY4_reg[50]/CK
[02/21 20:11:38    905s]         max path sink: mY3_reg[40]/CK
[02/21 20:11:38    905s]   Skew group summary PRO initial state:
[02/21 20:11:38    905s]     skew_group myCLK/VSDC: insertion delay [min=0.069, max=0.078, avg=0.074, sd=0.002], skew [0.008 vs 0.042], 100% {0.069, 0.078} (wid=0.007 ws=0.005) (gid=0.072 gs=0.005)
[02/21 20:11:38    905s]   Recomputing CTS skew targets...
[02/21 20:11:38    905s]   Resolving skew group constraints...
[02/21 20:11:38    905s] **WARN: (IMPCCOPT-1261):	The skew target of 0.020ns for skew_group myCLK/VSDC in primary delay corner VDCCorner is too small. For best results, it is recommended that the skew target be set no lower than 0.042ns. The skew target has been relaxed to 0.042ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[02/21 20:11:38    905s] Type 'man IMPCCOPT-1261' for more detail.
[02/21 20:11:38    905s] **WARN: (IMPCCOPT-1261):	The skew target of 0.020ns for skew_group myCLK/VSDC in primary delay corner VDCCorner is too small. For best results, it is recommended that the skew target be set no lower than 0.042ns. The skew target has been relaxed to 0.042ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[02/21 20:11:38    905s] Type 'man IMPCCOPT-1261' for more detail.
[02/21 20:11:38    905s] **WARN: (IMPCCOPT-1261):	The skew target of 0.020ns for skew_group myCLK/VSDC in primary delay corner VDCCorner is too small. For best results, it is recommended that the skew target be set no lower than 0.042ns. The skew target has been relaxed to 0.042ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[02/21 20:11:38    905s] Type 'man IMPCCOPT-1261' for more detail.
[02/21 20:11:38    905s]     Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[02/21 20:11:38    905s] **WARN: (IMPCCOPT-1261):	The skew target of 0.020ns for skew_group myCLK/VSDC in primary delay corner VDCCorner is too small. For best results, it is recommended that the skew target be set no lower than 0.042ns. The skew target has been relaxed to 0.042ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[02/21 20:11:38    905s] Type 'man IMPCCOPT-1261' for more detail.
[02/21 20:11:38    905s]   Resolving skew group constraints done.
[02/21 20:11:38    905s] **WARN: (IMPCCOPT-1261):	The skew target of 0.020ns for skew_group myCLK/VSDC in primary delay corner VDCCorner is too small. For best results, it is recommended that the skew target be set no lower than 0.042ns. The skew target has been relaxed to 0.042ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[02/21 20:11:38    905s] Type 'man IMPCCOPT-1261' for more detail.
[02/21 20:11:38    905s]   Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 20:11:38    905s]   PRO Fixing DRVs...
[02/21 20:11:38    905s]     Clock DAG hash before 'PRO Fixing DRVs': 9617165109605736423 2208511860501784202
[02/21 20:11:38    905s]     CTS services accumulated run-time stats before 'PRO Fixing DRVs':
[02/21 20:11:38    905s]       delay calculator: calls=7168, total_wall_time=0.544s, mean_wall_time=0.076ms
[02/21 20:11:38    905s]       legalizer: calls=1253, total_wall_time=0.028s, mean_wall_time=0.022ms
[02/21 20:11:38    905s]       steiner router: calls=4880, total_wall_time=0.765s, mean_wall_time=0.157ms
[02/21 20:11:38    905s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[02/21 20:11:38    905s]     CCOpt-PRO: considered: 18, tested: 18, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[02/21 20:11:38    905s]     
[02/21 20:11:38    905s]     Statistics: Fix DRVs (cell sizing):
[02/21 20:11:38    905s]     ===================================
[02/21 20:11:38    905s]     
[02/21 20:11:38    905s]     Cell changes by Net Type:
[02/21 20:11:38    905s]     
[02/21 20:11:38    905s]     -------------------------------------------------------------------------------------------------
[02/21 20:11:38    905s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[02/21 20:11:38    905s]     -------------------------------------------------------------------------------------------------
[02/21 20:11:38    905s]     top                0            0           0            0                    0                0
[02/21 20:11:38    905s]     trunk              0            0           0            0                    0                0
[02/21 20:11:38    905s]     leaf               0            0           0            0                    0                0
[02/21 20:11:38    905s]     -------------------------------------------------------------------------------------------------
[02/21 20:11:38    905s]     Total              0            0           0            0                    0                0
[02/21 20:11:38    905s]     -------------------------------------------------------------------------------------------------
[02/21 20:11:38    905s]     
[02/21 20:11:38    905s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[02/21 20:11:38    905s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[02/21 20:11:38    905s]     
[02/21 20:11:38    905s]     Clock DAG stats after 'PRO Fixing DRVs':
[02/21 20:11:38    905s]       cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[02/21 20:11:38    905s]       sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
[02/21 20:11:38    905s]       misc counts      : r=1, pp=0
[02/21 20:11:38    905s]       cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
[02/21 20:11:38    905s]       cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
[02/21 20:11:38    905s]       sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[02/21 20:11:38    905s]       wire capacitance : top=0.000fF, trunk=25.333fF, leaf=219.509fF, total=244.842fF
[02/21 20:11:38    905s]       wire lengths     : top=0.000um, trunk=289.695um, leaf=2361.050um, total=2650.745um
[02/21 20:11:38    905s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=768.940um, total=768.940um
[02/21 20:11:38    905s]     Clock DAG net violations after 'PRO Fixing DRVs': none
[02/21 20:11:38    905s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[02/21 20:11:38    905s]       Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/21 20:11:38    905s]       Leaf  : target=0.050ns count=17 avg=0.045ns sd=0.001ns min=0.043ns max=0.047ns {0 <= 0.030ns, 0 <= 0.040ns, 7 <= 0.045ns, 10 <= 0.048ns, 0 <= 0.050ns}
[02/21 20:11:38    905s]     Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
[02/21 20:11:38    905s]        Bufs: CLKBUF_X3: 17 
[02/21 20:11:38    905s]     Clock DAG hash after 'PRO Fixing DRVs': 9617165109605736423 2208511860501784202
[02/21 20:11:38    905s]     CTS services accumulated run-time stats after 'PRO Fixing DRVs':
[02/21 20:11:38    905s]       delay calculator: calls=7168, total_wall_time=0.544s, mean_wall_time=0.076ms
[02/21 20:11:38    905s]       legalizer: calls=1253, total_wall_time=0.028s, mean_wall_time=0.022ms
[02/21 20:11:38    905s]       steiner router: calls=4880, total_wall_time=0.765s, mean_wall_time=0.157ms
[02/21 20:11:38    905s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[02/21 20:11:38    905s]       skew_group default.myCLK/VSDC: unconstrained
[02/21 20:11:38    905s]           min path sink: mY4_reg[50]/CK
[02/21 20:11:38    905s]           max path sink: mY3_reg[40]/CK
[02/21 20:11:38    905s]     Skew group summary after 'PRO Fixing DRVs':
[02/21 20:11:38    905s]       skew_group myCLK/VSDC: insertion delay [min=0.069, max=0.078], skew [0.008 vs 0.042]
[02/21 20:11:38    905s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/21 20:11:38    905s]   PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 20:11:38    905s]   
[02/21 20:11:38    905s]   Slew Diagnostics: After DRV fixing
[02/21 20:11:38    905s]   ==================================
[02/21 20:11:38    905s]   
[02/21 20:11:38    905s]   Global Causes:
[02/21 20:11:38    905s]   
[02/21 20:11:38    905s]   -------------------------------------
[02/21 20:11:38    905s]   Cause
[02/21 20:11:38    905s]   -------------------------------------
[02/21 20:11:38    905s]   DRV fixing with buffering is disabled
[02/21 20:11:38    905s]   -------------------------------------
[02/21 20:11:38    905s]   
[02/21 20:11:38    905s]   Top 5 overslews:
[02/21 20:11:38    905s]   
[02/21 20:11:38    905s]   ---------------------------------
[02/21 20:11:38    905s]   Overslew    Causes    Driving Pin
[02/21 20:11:38    905s]   ---------------------------------
[02/21 20:11:38    905s]     (empty table)
[02/21 20:11:38    905s]   ---------------------------------
[02/21 20:11:38    905s]   
[02/21 20:11:38    905s]   Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[02/21 20:11:38    905s]   
[02/21 20:11:38    905s]   -------------------
[02/21 20:11:38    905s]   Cause    Occurences
[02/21 20:11:38    905s]   -------------------
[02/21 20:11:38    905s]     (empty table)
[02/21 20:11:38    905s]   -------------------
[02/21 20:11:38    905s]   
[02/21 20:11:38    905s]   Violation diagnostics counts from the 0 nodes that have violations:
[02/21 20:11:38    905s]   
[02/21 20:11:38    905s]   -------------------
[02/21 20:11:38    905s]   Cause    Occurences
[02/21 20:11:38    905s]   -------------------
[02/21 20:11:38    905s]     (empty table)
[02/21 20:11:38    905s]   -------------------
[02/21 20:11:38    905s]   
[02/21 20:11:38    905s]   Reconnecting optimized routes...
[02/21 20:11:38    905s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 20:11:38    905s]   Set dirty flag on 0 instances, 0 nets
[02/21 20:11:38    905s]   Clock tree timing engine global stage delay update for VDCCorner:both.late...
[02/21 20:11:38    905s] End AAE Lib Interpolated Model. (MEM=2096.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/21 20:11:38    905s]   Clock tree timing engine global stage delay update for VDCCorner:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 20:11:38    905s]   Clock DAG stats PRO final:
[02/21 20:11:38    905s]     cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[02/21 20:11:38    905s]     sink counts      : regular=768, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=768
[02/21 20:11:38    905s]     misc counts      : r=1, pp=0
[02/21 20:11:38    905s]     cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
[02/21 20:11:38    905s]     cell capacitance : b=24.160fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=24.160fF
[02/21 20:11:38    905s]     sink capacitance : total=729.334fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
[02/21 20:11:38    905s]     wire capacitance : top=0.000fF, trunk=25.333fF, leaf=219.509fF, total=244.842fF
[02/21 20:11:38    905s]     wire lengths     : top=0.000um, trunk=289.695um, leaf=2361.050um, total=2650.745um
[02/21 20:11:38    905s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=768.940um, total=768.940um
[02/21 20:11:38    905s]   Clock DAG net violations PRO final: none
[02/21 20:11:38    905s]   Clock DAG primary half-corner transition distribution PRO final:
[02/21 20:11:38    905s]     Trunk : target=0.050ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/21 20:11:38    905s]     Leaf  : target=0.050ns count=17 avg=0.045ns sd=0.001ns min=0.043ns max=0.047ns {0 <= 0.030ns, 0 <= 0.040ns, 7 <= 0.045ns, 10 <= 0.048ns, 0 <= 0.050ns}
[02/21 20:11:38    905s]   Clock DAG library cell distribution PRO final {count}:
[02/21 20:11:38    905s]      Bufs: CLKBUF_X3: 17 
[02/21 20:11:38    905s]   Clock DAG hash PRO final: 9617165109605736423 2208511860501784202
[02/21 20:11:38    905s]   CTS services accumulated run-time stats PRO final:
[02/21 20:11:38    905s]     delay calculator: calls=7186, total_wall_time=0.546s, mean_wall_time=0.076ms
[02/21 20:11:38    905s]     legalizer: calls=1253, total_wall_time=0.028s, mean_wall_time=0.022ms
[02/21 20:11:38    905s]     steiner router: calls=4880, total_wall_time=0.765s, mean_wall_time=0.157ms
[02/21 20:11:38    905s]   Primary reporting skew groups PRO final:
[02/21 20:11:38    905s]     skew_group default.myCLK/VSDC: unconstrained
[02/21 20:11:38    905s]         min path sink: mY4_reg[50]/CK
[02/21 20:11:38    905s]         max path sink: mY3_reg[40]/CK
[02/21 20:11:38    905s]   Skew group summary PRO final:
[02/21 20:11:38    905s]     skew_group myCLK/VSDC: insertion delay [min=0.069, max=0.078, avg=0.074, sd=0.002], skew [0.008 vs 0.042], 100% {0.069, 0.078} (wid=0.007 ws=0.005) (gid=0.072 gs=0.005)
[02/21 20:11:38    905s] PRO done.
[02/21 20:11:38    905s] Restoring CTS place status for unmodified clock tree cells and sinks.
[02/21 20:11:38    905s] numClockCells = 19, numClockCellsFixed = 0, numClockCellsRestored = 17, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[02/21 20:11:38    905s] Net route status summary:
[02/21 20:11:38    905s]   Clock:        18 (unrouted=0, trialRouted=0, noStatus=0, routed=18, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/21 20:11:38    905s]   Non-clock:  3290 (unrouted=100, trialRouted=0, noStatus=0, routed=3190, fixed=0, [crossesIlmBoundary=0, tooFewTerms=100, (crossesIlmBoundary AND tooFewTerms=0)])
[02/21 20:11:38    905s] Updating delays...
[02/21 20:11:38    905s] Updating delays done.
[02/21 20:11:38    905s] PRO done. (took cpu=0:00:01.0 real=0:00:01.0)
[02/21 20:11:38    905s] Leaving CCOpt scope - Cleaning up placement interface...
[02/21 20:11:38    905s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2157.9M, EPOCH TIME: 1677039098.420315
[02/21 20:11:38    905s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:768).
[02/21 20:11:38    905s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:11:38    905s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:11:38    905s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:11:38    905s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.012, MEM:2054.9M, EPOCH TIME: 1677039098.432570
[02/21 20:11:38    905s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/21 20:11:38    905s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[02/21 20:11:38    905s] *** ClockDrv #1 [finish] (optDesign #2) : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 0:15:05.2/1:45:06.1 (0.1), mem = 2054.9M
[02/21 20:11:38    905s] 
[02/21 20:11:38    905s] =============================================================================================
[02/21 20:11:38    905s]  Step TAT Report : ClockDrv #1 / optDesign #2                                   21.15-s110_1
[02/21 20:11:38    905s] =============================================================================================
[02/21 20:11:38    905s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/21 20:11:38    905s] ---------------------------------------------------------------------------------------------
[02/21 20:11:38    905s] [ OptimizationStep       ]      1   0:00:01.0  (  97.3 % )     0:00:01.0 /  0:00:01.0    1.0
[02/21 20:11:38    905s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[02/21 20:11:38    905s] [ IncrDelayCalc          ]      2   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    0.9
[02/21 20:11:38    905s] [ MISC                   ]          0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 20:11:38    905s] ---------------------------------------------------------------------------------------------
[02/21 20:11:38    905s]  ClockDrv #1 TOTAL                  0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:01.0    1.0
[02/21 20:11:38    905s] ---------------------------------------------------------------------------------------------
[02/21 20:11:38    905s] 
[02/21 20:11:38    905s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/21 20:11:38    905s] **INFO: Start fixing DRV (Mem = 2054.92M) ...
[02/21 20:11:38    905s] Begin: GigaOpt DRV Optimization
[02/21 20:11:38    905s] GigaOpt Checkpoint: Internal optDRV -postRoute -maintainWNS -setupTNSCostFactor 0.3 -max_tran -max_cap -maxLocalDensity 0.96 -numThreads 1 
[02/21 20:11:38    905s] *** DrvOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:15:05.3/1:45:06.2 (0.1), mem = 2054.9M
[02/21 20:11:38    905s] Info: 18 clock nets excluded from IPO operation.
[02/21 20:11:38    905s] End AAE Lib Interpolated Model. (MEM=2054.92 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/21 20:11:38    905s] Processing average sequential pin duty cycle 
[02/21 20:11:38    905s] 
[02/21 20:11:38    905s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/21 20:11:38    905s] Summary for sequential cells identification: 
[02/21 20:11:38    905s]   Identified SBFF number: 16
[02/21 20:11:38    905s]   Identified MBFF number: 0
[02/21 20:11:38    905s]   Identified SB Latch number: 0
[02/21 20:11:38    905s]   Identified MB Latch number: 0
[02/21 20:11:38    905s]   Not identified SBFF number: 0
[02/21 20:11:38    905s]   Not identified MBFF number: 0
[02/21 20:11:38    905s]   Not identified SB Latch number: 0
[02/21 20:11:38    905s]   Not identified MB Latch number: 0
[02/21 20:11:38    905s]   Number of sequential cells which are not FFs: 13
[02/21 20:11:38    905s]  Visiting view : VView1
[02/21 20:11:38    905s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[02/21 20:11:38    905s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[02/21 20:11:38    905s]  Visiting view : VView1
[02/21 20:11:38    905s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[02/21 20:11:38    905s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[02/21 20:11:38    905s] TLC MultiMap info (StdDelay):
[02/21 20:11:38    905s]   : VDCCorner + VTLib + 1 + no RcCorner := 9.5ps
[02/21 20:11:38    905s]   : VDCCorner + VTLib + 1 + VRCCorner := 10.1ps
[02/21 20:11:38    905s]  Setting StdDelay to: 10.1ps
[02/21 20:11:38    905s] 
[02/21 20:11:38    905s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/21 20:11:38    905s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.11434.24
[02/21 20:11:38    905s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/21 20:11:38    905s] ### Creating PhyDesignMc. totSessionCpu=0:15:05 mem=2056.9M
[02/21 20:11:38    905s] OPERPROF: Starting DPlace-Init at level 1, MEM:2056.9M, EPOCH TIME: 1677039098.523352
[02/21 20:11:38    905s] Processing tracks to init pin-track alignment.
[02/21 20:11:38    905s] z: 2, totalTracks: 1
[02/21 20:11:38    905s] z: 4, totalTracks: 1
[02/21 20:11:38    905s] z: 6, totalTracks: 1
[02/21 20:11:38    905s] z: 8, totalTracks: 1
[02/21 20:11:38    905s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/21 20:11:38    905s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2056.9M, EPOCH TIME: 1677039098.526957
[02/21 20:11:38    905s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:11:38    905s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:11:38    905s] 
[02/21 20:11:38    905s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 20:11:38    905s] 
[02/21 20:11:38    905s]  Skipping Bad Lib Cell Checking (CMU) !
[02/21 20:11:38    905s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:2056.9M, EPOCH TIME: 1677039098.532491
[02/21 20:11:38    905s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2056.9M, EPOCH TIME: 1677039098.532676
[02/21 20:11:38    905s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2056.9M, EPOCH TIME: 1677039098.532838
[02/21 20:11:38    905s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2056.9MB).
[02/21 20:11:38    905s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:2056.9M, EPOCH TIME: 1677039098.533591
[02/21 20:11:38    905s] TotalInstCnt at PhyDesignMc Initialization: 2663
[02/21 20:11:38    905s] ### Creating PhyDesignMc, finished. totSessionCpu=0:15:05 mem=2056.9M
[02/21 20:11:38    905s] #optDebug: Start CG creation (mem=2056.9M)
[02/21 20:11:38    905s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 1.400000 defLenToSkip 9.800000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 9.800000 
[02/21 20:11:38    905s] (cpu=0:00:00.1, mem=2166.3M)
[02/21 20:11:38    905s]  ...processing cgPrt (cpu=0:00:00.1, mem=2166.3M)
[02/21 20:11:38    905s]  ...processing cgEgp (cpu=0:00:00.1, mem=2166.3M)
[02/21 20:11:38    905s]  ...processing cgPbk (cpu=0:00:00.1, mem=2166.3M)
[02/21 20:11:38    905s]  ...processing cgNrb(cpu=0:00:00.1, mem=2166.3M)
[02/21 20:11:38    905s]  ...processing cgObs (cpu=0:00:00.1, mem=2166.3M)
[02/21 20:11:38    905s]  ...processing cgCon (cpu=0:00:00.1, mem=2166.3M)
[02/21 20:11:38    905s]  ...processing cgPdm (cpu=0:00:00.1, mem=2166.3M)
[02/21 20:11:38    905s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2166.3M)
[02/21 20:11:38    905s] ### Creating RouteCongInterface, started
[02/21 20:11:38    905s] {MMLU 0 18 3299}
[02/21 20:11:38    905s] ### Creating LA Mngr. totSessionCpu=0:15:05 mem=2166.3M
[02/21 20:11:38    905s] ### Creating LA Mngr, finished. totSessionCpu=0:15:05 mem=2166.3M
[02/21 20:11:38    905s] ### Creating RouteCongInterface, finished
[02/21 20:11:38    905s] 
[02/21 20:11:38    905s] Creating Lib Analyzer ...
[02/21 20:11:38    905s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[02/21 20:11:38    905s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[02/21 20:11:38    905s] Total number of usable delay cells from Lib Analyzer: 0 ()
[02/21 20:11:38    905s] 
[02/21 20:11:38    905s] {RT VRCCorner 0 6 6 {4 0} 1}
[02/21 20:11:38    905s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:15:06 mem=2182.3M
[02/21 20:11:38    905s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:15:06 mem=2182.3M
[02/21 20:11:38    905s] Creating Lib Analyzer, finished. 
[02/21 20:11:39    905s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
[02/21 20:11:39    905s] [GPS-DRV] Optimizer parameters ============================= 
[02/21 20:11:39    905s] [GPS-DRV] maxDensity (design): 0.95
[02/21 20:11:39    905s] [GPS-DRV] maxLocalDensity: 0.96
[02/21 20:11:39    905s] [GPS-DRV] MaintainWNS: 1
[02/21 20:11:39    905s] [GPS-DRV] All active and enabled setup views
[02/21 20:11:39    905s] [GPS-DRV]     VView1
[02/21 20:11:39    905s] [GPS-DRV] MarginForMaxTran: 0 (in which tool's ExtraDrcMargin: 0.2)
[02/21 20:11:39    905s] [GPS-DRV] MarginForMaxCap : 0 (in which tool's ExtraDrcMargin: 0.2)
[02/21 20:11:39    905s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[02/21 20:11:39    905s] [GPS-DRV] timing-driven DRV settings
[02/21 20:11:39    905s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[02/21 20:11:39    905s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2201.4M, EPOCH TIME: 1677039099.079112
[02/21 20:11:39    905s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2201.4M, EPOCH TIME: 1677039099.079369
[02/21 20:11:39    905s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/21 20:11:39    905s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[02/21 20:11:39    905s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/21 20:11:39    905s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[02/21 20:11:39    905s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/21 20:11:39    905s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/21 20:11:39    905s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0| 61.07%|          |         |
[02/21 20:11:39    905s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/21 20:11:39    905s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0| 61.07%| 0:00:00.0|  2201.4M|
[02/21 20:11:39    905s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/21 20:11:39    905s] Bottom Preferred Layer:
[02/21 20:11:39    905s] +---------------+------------+------------+----------+
[02/21 20:11:39    905s] |     Layer     |   OPT_LA   |    CLK     |   Rule   |
[02/21 20:11:39    905s] +---------------+------------+------------+----------+
[02/21 20:11:39    905s] | metal3 (z=3)  |          0 |         18 | default  |
[02/21 20:11:39    905s] | metal4 (z=4)  |          5 |          0 | default  |
[02/21 20:11:39    905s] +---------------+------------+------------+----------+
[02/21 20:11:39    905s] Via Pillar Rule:
[02/21 20:11:39    905s]     None
[02/21 20:11:39    905s] 
[02/21 20:11:39    905s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2201.4M) ***
[02/21 20:11:39    905s] 
[02/21 20:11:39    906s] Total-nets :: 3208, Stn-nets :: 0, ratio :: 0 %, Total-len 31542.5, Stn-len 0
[02/21 20:11:39    906s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2182.3M, EPOCH TIME: 1677039099.203001
[02/21 20:11:39    906s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2663).
[02/21 20:11:39    906s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:11:39    906s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:11:39    906s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:11:39    906s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.010, MEM:2134.3M, EPOCH TIME: 1677039099.213000
[02/21 20:11:39    906s] TotalInstCnt at PhyDesignMc Destruction: 2663
[02/21 20:11:39    906s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.11434.24
[02/21 20:11:39    906s] *** DrvOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:15:06.0/1:45:06.9 (0.1), mem = 2134.3M
[02/21 20:11:39    906s] 
[02/21 20:11:39    906s] =============================================================================================
[02/21 20:11:39    906s]  Step TAT Report : DrvOpt #1 / optDesign #2                                     21.15-s110_1
[02/21 20:11:39    906s] =============================================================================================
[02/21 20:11:39    906s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/21 20:11:39    906s] ---------------------------------------------------------------------------------------------
[02/21 20:11:39    906s] [ SlackTraversorInit     ]      1   0:00:00.1  (  10.7 % )     0:00:00.1 /  0:00:00.1    1.0
[02/21 20:11:39    906s] [ CellServerInit         ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 20:11:39    906s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  34.1 % )     0:00:00.2 /  0:00:00.3    1.0
[02/21 20:11:39    906s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.7
[02/21 20:11:39    906s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.9 % )     0:00:00.0 /  0:00:00.0    0.7
[02/21 20:11:39    906s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 20:11:39    906s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    1.4
[02/21 20:11:39    906s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (  16.2 % )     0:00:00.1 /  0:00:00.1    1.0
[02/21 20:11:39    906s] [ OptimizationStep       ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[02/21 20:11:39    906s] [ DrvFindVioNets         ]      2   0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.0    0.8
[02/21 20:11:39    906s] [ DrvComputeSummary      ]      2   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 20:11:39    906s] [ MISC                   ]          0:00:00.2  (  25.4 % )     0:00:00.2 /  0:00:00.2    0.9
[02/21 20:11:39    906s] ---------------------------------------------------------------------------------------------
[02/21 20:11:39    906s]  DrvOpt #1 TOTAL                    0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[02/21 20:11:39    906s] ---------------------------------------------------------------------------------------------
[02/21 20:11:39    906s] 
[02/21 20:11:39    906s] drv optimizer changes nothing and skips refinePlace
[02/21 20:11:39    906s] End: GigaOpt DRV Optimization
[02/21 20:11:39    906s] *info:
[02/21 20:11:39    906s] **INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 2134.30M).
[02/21 20:11:39    906s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2134.3M, EPOCH TIME: 1677039099.219377
[02/21 20:11:39    906s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:11:39    906s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:11:39    906s] 
[02/21 20:11:39    906s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 20:11:39    906s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.006, MEM:2134.3M, EPOCH TIME: 1677039099.225022
[02/21 20:11:39    906s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[02/21 20:11:39    906s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:11:39    906s] 
------------------------------------------------------------------
     Non-SI Timing Summary (cpu=0.01min real=0.02min mem=2134.3M)
------------------------------------------------------------------

Setup views included:
 VView1 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.005  |  0.019  |  0.005  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   768   |   512   |   256   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2182.5M, EPOCH TIME: 1677039099.315918
[02/21 20:11:39    906s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:11:39    906s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:11:39    906s] 
[02/21 20:11:39    906s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 20:11:39    906s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.006, MEM:2182.5M, EPOCH TIME: 1677039099.321600
[02/21 20:11:39    906s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[02/21 20:11:39    906s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:11:39    906s] Density: 61.070%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 1722.2M, totSessionCpu=0:15:06 **
[02/21 20:11:39    906s]   DRV Snapshot: (REF)
[02/21 20:11:39    906s]          Tran DRV: 0 (0)
[02/21 20:11:39    906s]           Cap DRV: 0 (0)
[02/21 20:11:39    906s]        Fanout DRV: 0 (0)
[02/21 20:11:39    906s]            Glitch: 0 (0)
[02/21 20:11:39    906s] *** Timing Is met
[02/21 20:11:39    906s] *** Check timing (0:00:00.0)
[02/21 20:11:39    906s] *** Setup timing is met (target slack 0ns)
[02/21 20:11:39    906s]   Timing Snapshot: (REF)
[02/21 20:11:39    906s]      Weighted WNS: 0.000
[02/21 20:11:39    906s]       All  PG WNS: 0.000
[02/21 20:11:39    906s]       High PG WNS: 0.000
[02/21 20:11:39    906s]       All  PG TNS: 0.000
[02/21 20:11:39    906s]       High PG TNS: 0.000
[02/21 20:11:39    906s]       Low  PG TNS: 0.000
[02/21 20:11:39    906s]    Category Slack: { [L, 0.005] [H, 0.019] }
[02/21 20:11:39    906s] 
[02/21 20:11:39    906s] **INFO: flowCheckPoint #3 OptimizationPreEco
[02/21 20:11:39    906s] Running postRoute recovery in preEcoRoute mode
[02/21 20:11:39    906s] **optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 1722.2M, totSessionCpu=0:15:06 **
[02/21 20:11:39    906s]   DRV Snapshot: (TGT)
[02/21 20:11:39    906s]          Tran DRV: 0 (0)
[02/21 20:11:39    906s]           Cap DRV: 0 (0)
[02/21 20:11:39    906s]        Fanout DRV: 0 (0)
[02/21 20:11:39    906s]            Glitch: 0 (0)
[02/21 20:11:39    906s] Checking DRV degradation...
[02/21 20:11:39    906s] 
[02/21 20:11:39    906s] Recovery Manager:
[02/21 20:11:39    906s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[02/21 20:11:39    906s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[02/21 20:11:39    906s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[02/21 20:11:39    906s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[02/21 20:11:39    906s] 
[02/21 20:11:39    906s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[02/21 20:11:39    906s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2133.77M, totSessionCpu=0:15:06).
[02/21 20:11:39    906s] **optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 1722.3M, totSessionCpu=0:15:06 **
[02/21 20:11:39    906s] 
[02/21 20:11:39    906s]   DRV Snapshot: (REF)
[02/21 20:11:39    906s]          Tran DRV: 0 (0)
[02/21 20:11:39    906s]           Cap DRV: 0 (0)
[02/21 20:11:39    906s]        Fanout DRV: 0 (0)
[02/21 20:11:39    906s]            Glitch: 0 (0)
[02/21 20:11:39    906s] Skipping pre eco harden opt
[02/21 20:11:39    906s] **INFO: Skipping refine place as no legal commits were detected
[02/21 20:11:39    906s] {MMLU 0 18 3299}
[02/21 20:11:39    906s] ### Creating LA Mngr. totSessionCpu=0:15:06 mem=2171.9M
[02/21 20:11:39    906s] ### Creating LA Mngr, finished. totSessionCpu=0:15:06 mem=2171.9M
[02/21 20:11:39    906s] Default Rule : ""
[02/21 20:11:39    906s] Non Default Rules :
[02/21 20:11:39    906s] Worst Slack : 0.019 ns
[02/21 20:11:39    906s] 
[02/21 20:11:39    906s] Start Layer Assignment ...
[02/21 20:11:39    906s] WNS(0.019ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)
[02/21 20:11:39    906s] 
[02/21 20:11:39    906s] Select 0 cadidates out of 3308.
[02/21 20:11:39    906s] No critical nets selected. Skipped !
[02/21 20:11:39    906s] 
[02/21 20:11:39    906s] Start Assign Priority Nets ...
[02/21 20:11:39    906s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[02/21 20:11:39    906s] Existing Priority Nets 0 (0.0%)
[02/21 20:11:39    906s] Total Assign Priority Nets 19 (0.6%)
[02/21 20:11:39    906s] 
[02/21 20:11:39    906s] Set Prefer Layer Routing Effort ...
[02/21 20:11:39    906s] Total Net(3306) IPOed(0) PreferLayer(0) -> MediumEffort(0)
[02/21 20:11:39    906s] 
[02/21 20:11:39    906s] {MMLU 0 18 3299}
[02/21 20:11:39    906s] ### Creating LA Mngr. totSessionCpu=0:15:06 mem=2171.9M
[02/21 20:11:39    906s] ### Creating LA Mngr, finished. totSessionCpu=0:15:06 mem=2171.9M
[02/21 20:11:39    906s] #optDebug: Start CG creation (mem=2171.9M)
[02/21 20:11:39    906s]  ...initializing CG  maxDriveDist 402.954500 stdCellHgt 1.400000 defLenToSkip 9.800000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 40.295000 
[02/21 20:11:39    906s] (cpu=0:00:00.1, mem=2215.7M)
[02/21 20:11:39    906s]  ...processing cgPrt (cpu=0:00:00.1, mem=2215.7M)
[02/21 20:11:39    906s]  ...processing cgEgp (cpu=0:00:00.1, mem=2215.7M)
[02/21 20:11:39    906s]  ...processing cgPbk (cpu=0:00:00.1, mem=2215.7M)
[02/21 20:11:39    906s]  ...processing cgNrb(cpu=0:00:00.1, mem=2215.7M)
[02/21 20:11:39    906s]  ...processing cgObs (cpu=0:00:00.1, mem=2215.7M)
[02/21 20:11:39    906s]  ...processing cgCon (cpu=0:00:00.1, mem=2215.7M)
[02/21 20:11:39    906s]  ...processing cgPdm (cpu=0:00:00.1, mem=2215.7M)
[02/21 20:11:39    906s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2215.7M)
[02/21 20:11:39    906s] Default Rule : ""
[02/21 20:11:39    906s] Non Default Rules :
[02/21 20:11:39    906s] Worst Slack : 0.005 ns
[02/21 20:11:39    906s] 
[02/21 20:11:39    906s] Start Layer Assignment ...
[02/21 20:11:39    906s] WNS(0.005ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)
[02/21 20:11:39    906s] 
[02/21 20:11:39    906s] Select 0 cadidates out of 3308.
[02/21 20:11:39    906s] No critical nets selected. Skipped !
[02/21 20:11:39    906s] 
[02/21 20:11:39    906s] Start Assign Priority Nets ...
[02/21 20:11:39    906s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[02/21 20:11:39    906s] Existing Priority Nets 0 (0.0%)
[02/21 20:11:39    906s] Total Assign Priority Nets 33 (1.0%)
[02/21 20:11:39    906s] {MMLU 0 18 3299}
[02/21 20:11:39    906s] ### Creating LA Mngr. totSessionCpu=0:15:06 mem=2215.7M
[02/21 20:11:39    906s] ### Creating LA Mngr, finished. totSessionCpu=0:15:06 mem=2215.7M
[02/21 20:11:39    906s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2215.7M, EPOCH TIME: 1677039099.665540
[02/21 20:11:39    906s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:11:39    906s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:11:39    906s] 
[02/21 20:11:39    906s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 20:11:39    906s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.006, MEM:2215.7M, EPOCH TIME: 1677039099.671121
[02/21 20:11:39    906s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[02/21 20:11:39    906s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:11:39    906s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 VView1 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.005  |  0.019  |  0.005  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   768   |   512   |   256   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[02/21 20:11:39    906s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2215.7M, EPOCH TIME: 1677039099.760979
[02/21 20:11:39    906s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:11:39    906s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:11:39    906s] 
[02/21 20:11:39    906s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 20:11:39    906s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.006, MEM:2215.7M, EPOCH TIME: 1677039099.766924
[02/21 20:11:39    906s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[02/21 20:11:39    906s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:11:39    906s] Density: 61.070%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 1666.1M, totSessionCpu=0:15:07 **
[02/21 20:11:39    906s] **INFO: flowCheckPoint #4 GlobalDetailRoute
[02/21 20:11:39    906s] -routeWithEco false                       # bool, default=false
[02/21 20:11:39    906s] -routeSelectedNetOnly false               # bool, default=false
[02/21 20:11:39    906s] -routeWithTimingDriven false              # bool, default=false, user setting
[02/21 20:11:39    906s] -routeWithSiDriven false                  # bool, default=false, user setting
[02/21 20:11:39    906s] Existing Dirty Nets : 0
[02/21 20:11:39    906s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[02/21 20:11:39    906s] Reset Dirty Nets : 0
[02/21 20:11:39    906s] *** EcoRoute #1 [begin] (optDesign #2) : totSession cpu/real = 0:15:06.6/1:45:07.5 (0.1), mem = 2083.7M
[02/21 20:11:39    906s] 
[02/21 20:11:39    906s] globalDetailRoute
[02/21 20:11:39    906s] 
[02/21 20:11:39    906s] #Start globalDetailRoute on Tue Feb 21 20:11:39 2023
[02/21 20:11:39    906s] #
[02/21 20:11:39    906s] ### Time Record (globalDetailRoute) is installed.
[02/21 20:11:39    906s] ### Time Record (Pre Callback) is installed.
[02/21 20:11:39    906s] Closing parasitic data file '/tmp/innovus_temp_11434_sig2.eecs.wsu.edu_jtschir1_J1a6f1/VQS64_4_11434_7DIT1g.rcdb.d': 3208 access done (mem: 2083.680M)
[02/21 20:11:39    906s] ### Time Record (Pre Callback) is uninstalled.
[02/21 20:11:39    906s] ### Time Record (DB Import) is installed.
[02/21 20:11:39    906s] ### Time Record (Timing Data Generation) is installed.
[02/21 20:11:39    906s] ### Time Record (Timing Data Generation) is uninstalled.
[02/21 20:11:39    906s] ### Net info: total nets: 3308
[02/21 20:11:39    906s] ### Net info: dirty nets: 0
[02/21 20:11:39    906s] ### Net info: marked as disconnected nets: 0
[02/21 20:11:39    906s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[02/21 20:11:39    906s] #num needed restored net=0
[02/21 20:11:39    906s] #need_extraction net=0 (total=3308)
[02/21 20:11:39    906s] ### Net info: fully routed nets: 3208
[02/21 20:11:39    906s] ### Net info: trivial (< 2 pins) nets: 100
[02/21 20:11:39    906s] ### Net info: unrouted nets: 0
[02/21 20:11:39    906s] ### Net info: re-extraction nets: 0
[02/21 20:11:39    906s] ### Net info: ignored nets: 0
[02/21 20:11:39    906s] ### Net info: skip routing nets: 0
[02/21 20:11:39    906s] ### import design signature (45): route=2092055584 fixed_route=1576334440 flt_obj=0 vio=437851524 swire=282492057 shield_wire=1 net_attr=2091496183 dirty_area=0 del_dirty_area=0 cell=1464187859 placement=151322933 pin_access=1525960289 inst_pattern=1
[02/21 20:11:39    906s] ### Time Record (DB Import) is uninstalled.
[02/21 20:11:39    906s] #NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
[02/21 20:11:39    906s] #RTESIG:78da95d2b16ec3201006e0ce798a13c9e04a49ca9dc3016ba5ae6d15b55d235ae3c89283
[02/21 20:11:39    906s] #       258387bc7d19baa47244c2089f0eb8ff96abaf973d08c22daa4d44940784d73d91b4481b
[02/21 20:11:39    906s] #       9272f74478c8479fcf62b15cbdbd7f506d00a1ea42f2473fae618a7e84e853eac2f1f18f
[02/21 20:11:39    906s] #       5803adeba387ea7b18fa3534e7e04edd0f34be75539ffe712d09040aa8621af3ee6c4994
[02/21 20:11:39    906s] #       195dd49c434806d238dd782fe2aebe8b2b790f576c01e536bf3c2fa8da7e7069fed9ca72
[02/21 20:11:39    906s] #       f96f8c373480b52a236db894201a933389c985c68d4d8ec687e9744dd620c2107c41f145
[02/21 20:11:39    906s] #       efe68c65533224118b0699810b138a5a97eb98722c19d93222ca3dba3ae00fbf9bba131d
[02/21 20:11:39    906s] #
[02/21 20:11:39    906s] #Skip comparing routing design signature in db-snapshot flow
[02/21 20:11:39    906s] ### Time Record (Data Preparation) is installed.
[02/21 20:11:39    906s] #RTESIG:78da9592314fc330108599f91527b74390dae2bbd48ebd22b102aa80b5728953454a1dc9
[02/21 20:11:39    906s] #       7606fe3d1662294a75ad47fbd3f3bbf76eb1fc7cde8120dca05a2744b94778d911498bb4
[02/21 20:11:39    906s] #       2629b78f84fbf2f4f124ee17cbd7b777aa0d20547dc8fee8e30aa6e423249f731f8e0f7f
[02/21 20:11:39    906s] #       8835d0b92179a80ee338aca0fd0eeed47f41eb3b370df91fde48028102aa9463b99d9544
[02/21 20:11:39    906s] #       59a033cd3908c9408ed395ff226eeb9b70256fc195b68072539c970355378c2ecfdb5656
[02/21 20:11:39    906s] #       f3b369bc2200dd281e6a8ce61a44634a2729bbd0bad8966a7c984e97c81a44188367287d
[02/21 20:11:39    906s] #       96dd1c634981f875cfec82d586132389c832a835686695b169781dc3f75720cb434425cc
[02/21 20:11:39    906s] #       8bd3dffd00c1051fd2
[02/21 20:11:39    906s] #
[02/21 20:11:39    906s] ### Time Record (Data Preparation) is uninstalled.
[02/21 20:11:39    906s] ### Time Record (Global Routing) is installed.
[02/21 20:11:39    906s] ### Time Record (Global Routing) is uninstalled.
[02/21 20:11:39    906s] #Total number of trivial nets (e.g. < 2 pins) = 100 (skipped).
[02/21 20:11:39    906s] #Total number of routable nets = 3208.
[02/21 20:11:39    906s] #Total number of nets in the design = 3308.
[02/21 20:11:39    906s] #3208 routable nets have routed wires.
[02/21 20:11:39    906s] #23 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[02/21 20:11:39    906s] #No nets have been global routed.
[02/21 20:11:39    906s] ### Time Record (Data Preparation) is installed.
[02/21 20:11:39    906s] #Start routing data preparation on Tue Feb 21 20:11:39 2023
[02/21 20:11:39    906s] #
[02/21 20:11:39    906s] #Minimum voltage of a net in the design = 0.000.
[02/21 20:11:39    906s] #Maximum voltage of a net in the design = 1.100.
[02/21 20:11:39    906s] #Voltage range [0.000 - 1.100] has 3306 nets.
[02/21 20:11:39    906s] #Voltage range [1.100 - 1.100] has 1 net.
[02/21 20:11:39    906s] #Voltage range [0.000 - 0.000] has 1 net.
[02/21 20:11:39    906s] #Build and mark too close pins for the same net.
[02/21 20:11:39    906s] ### Time Record (Cell Pin Access) is installed.
[02/21 20:11:39    906s] #Initial pin access analysis.
[02/21 20:11:39    906s] #Detail pin access analysis.
[02/21 20:11:39    906s] ### Time Record (Cell Pin Access) is uninstalled.
[02/21 20:11:39    906s] # metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
[02/21 20:11:39    906s] # metal2       V   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
[02/21 20:11:39    906s] # metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
[02/21 20:11:39    906s] # metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[02/21 20:11:39    906s] # metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[02/21 20:11:39    906s] # metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[02/21 20:11:39    906s] # metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[02/21 20:11:39    906s] # metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[02/21 20:11:39    906s] # metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
[02/21 20:11:39    906s] # metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
[02/21 20:11:39    906s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[02/21 20:11:40    906s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1668.35 (MB), peak = 1760.63 (MB)
[02/21 20:11:40    906s] #Regenerating Ggrids automatically.
[02/21 20:11:40    906s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
[02/21 20:11:40    906s] #Using automatically generated G-grids.
[02/21 20:11:40    906s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[02/21 20:11:40    906s] #Done routing data preparation.
[02/21 20:11:40    906s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1672.11 (MB), peak = 1760.63 (MB)
[02/21 20:11:40    906s] #
[02/21 20:11:40    906s] #Finished routing data preparation on Tue Feb 21 20:11:40 2023
[02/21 20:11:40    906s] #
[02/21 20:11:40    906s] #Cpu time = 00:00:00
[02/21 20:11:40    906s] #Elapsed time = 00:00:00
[02/21 20:11:40    906s] #Increased memory = 7.65 (MB)
[02/21 20:11:40    906s] #Total memory = 1672.11 (MB)
[02/21 20:11:40    906s] #Peak memory = 1760.63 (MB)
[02/21 20:11:40    906s] #
[02/21 20:11:40    906s] ### Time Record (Data Preparation) is uninstalled.
[02/21 20:11:40    906s] ### Time Record (Global Routing) is installed.
[02/21 20:11:40    906s] #
[02/21 20:11:40    906s] #Start global routing on Tue Feb 21 20:11:40 2023
[02/21 20:11:40    906s] #
[02/21 20:11:40    906s] #
[02/21 20:11:40    906s] #Start global routing initialization on Tue Feb 21 20:11:40 2023
[02/21 20:11:40    906s] #
[02/21 20:11:40    906s] #WARNING (NRGR-22) Design is already detail routed.
[02/21 20:11:40    906s] ### Time Record (Global Routing) is uninstalled.
[02/21 20:11:40    906s] ### Time Record (Data Preparation) is installed.
[02/21 20:11:40    906s] ### Time Record (Data Preparation) is uninstalled.
[02/21 20:11:40    906s] ### track-assign external-init starts on Tue Feb 21 20:11:40 2023 with memory = 1672.11 (MB), peak = 1760.63 (MB)
[02/21 20:11:40    906s] ### Time Record (Track Assignment) is installed.
[02/21 20:11:40    906s] ### Time Record (Track Assignment) is uninstalled.
[02/21 20:11:40    906s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[02/21 20:11:40    906s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[02/21 20:11:40    906s] #Cpu time = 00:00:00
[02/21 20:11:40    906s] #Elapsed time = 00:00:00
[02/21 20:11:40    906s] #Increased memory = 7.66 (MB)
[02/21 20:11:40    906s] #Total memory = 1672.11 (MB)
[02/21 20:11:40    906s] #Peak memory = 1760.63 (MB)
[02/21 20:11:40    906s] ### Time Record (Detail Routing) is installed.
[02/21 20:11:40    907s] ### drc_pitch = 5600 ( 2.80000 um) drc_range = 3800 ( 1.90000 um) route_pitch = 3200 ( 1.60000 um) patch_pitch = 6080 ( 3.04000 um) top_route_layer = 6 top_pin_layer = 9
[02/21 20:11:40    907s] #
[02/21 20:11:40    907s] #Start Detail Routing..
[02/21 20:11:40    907s] #start initial detail routing ...
[02/21 20:11:40    907s] ### Design has 0 dirty nets, has valid drcs
[02/21 20:11:40    907s] ### Routing stats:
[02/21 20:11:40    907s] #   number of violations = 18
[02/21 20:11:40    907s] #
[02/21 20:11:40    907s] #    By Layer and Type :
[02/21 20:11:40    907s] #	         MetSpc    Short   CutSpc   Totals
[02/21 20:11:40    907s] #	metal1        4        0        0        4
[02/21 20:11:40    907s] #	metal2        0        1        0        1
[02/21 20:11:40    907s] #	metal3        0        0        0        0
[02/21 20:11:40    907s] #	metal4        0        0        0        0
[02/21 20:11:40    907s] #	metal5        0        0        0        0
[02/21 20:11:40    907s] #	metal6        2        4        3        9
[02/21 20:11:40    907s] #	metal7        1        3        0        4
[02/21 20:11:40    907s] #	Totals        7        8        3       18
[02/21 20:11:40    907s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1672.37 (MB), peak = 1760.63 (MB)
[02/21 20:11:40    907s] #start 1st optimization iteration ...
[02/21 20:11:40    907s] ### Routing stats: routing = 4.00%
[02/21 20:11:40    907s] #   number of violations = 14
[02/21 20:11:40    907s] #
[02/21 20:11:40    907s] #    By Layer and Type :
[02/21 20:11:40    907s] #	         MetSpc    Short   CutSpc   Totals
[02/21 20:11:40    907s] #	metal1        0        0        0        0
[02/21 20:11:40    907s] #	metal2        0        1        0        1
[02/21 20:11:40    907s] #	metal3        0        0        0        0
[02/21 20:11:40    907s] #	metal4        0        0        0        0
[02/21 20:11:40    907s] #	metal5        0        0        0        0
[02/21 20:11:40    907s] #	metal6        2        4        3        9
[02/21 20:11:40    907s] #	metal7        1        3        0        4
[02/21 20:11:40    907s] #	Totals        3        8        3       14
[02/21 20:11:40    907s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1674.66 (MB), peak = 1760.63 (MB)
[02/21 20:11:40    907s] #Complete Detail Routing.
[02/21 20:11:40    907s] #Total number of nets with non-default rule or having extra spacing = 18
[02/21 20:11:40    907s] #Total wire length = 31542 um.
[02/21 20:11:40    907s] #Total half perimeter of net bounding box = 28181 um.
[02/21 20:11:40    907s] #Total wire length on LAYER metal1 = 1297 um.
[02/21 20:11:40    907s] #Total wire length on LAYER metal2 = 13044 um.
[02/21 20:11:40    907s] #Total wire length on LAYER metal3 = 12674 um.
[02/21 20:11:40    907s] #Total wire length on LAYER metal4 = 3311 um.
[02/21 20:11:40    907s] #Total wire length on LAYER metal5 = 908 um.
[02/21 20:11:40    907s] #Total wire length on LAYER metal6 = 309 um.
[02/21 20:11:40    907s] #Total wire length on LAYER metal7 = 0 um.
[02/21 20:11:40    907s] #Total wire length on LAYER metal8 = 0 um.
[02/21 20:11:40    907s] #Total wire length on LAYER metal9 = 0 um.
[02/21 20:11:40    907s] #Total wire length on LAYER metal10 = 0 um.
[02/21 20:11:40    907s] #Total number of vias = 19078
[02/21 20:11:40    907s] #Up-Via Summary (total 19078):
[02/21 20:11:40    907s] #           
[02/21 20:11:40    907s] #-----------------------
[02/21 20:11:40    907s] # metal1           9755
[02/21 20:11:40    907s] # metal2           7835
[02/21 20:11:40    907s] # metal3           1285
[02/21 20:11:40    907s] # metal4            119
[02/21 20:11:40    907s] # metal5             44
[02/21 20:11:40    907s] # metal6             26
[02/21 20:11:40    907s] # metal7             10
[02/21 20:11:40    907s] # metal8              4
[02/21 20:11:40    907s] #-----------------------
[02/21 20:11:40    907s] #                 19078 
[02/21 20:11:40    907s] #
[02/21 20:11:40    907s] #Total number of DRC violations = 14
[02/21 20:11:40    907s] #Total number of violations on LAYER metal1 = 0
[02/21 20:11:40    907s] #Total number of violations on LAYER metal2 = 1
[02/21 20:11:40    907s] #Total number of violations on LAYER metal3 = 0
[02/21 20:11:40    907s] #Total number of violations on LAYER metal4 = 0
[02/21 20:11:40    907s] #Total number of violations on LAYER metal5 = 0
[02/21 20:11:40    907s] #Total number of violations on LAYER metal6 = 9
[02/21 20:11:40    907s] #Total number of violations on LAYER metal7 = 4
[02/21 20:11:40    907s] #Total number of violations on LAYER metal8 = 0
[02/21 20:11:40    907s] #Total number of violations on LAYER metal9 = 0
[02/21 20:11:40    907s] #Total number of violations on LAYER metal10 = 0
[02/21 20:11:40    907s] ### Time Record (Detail Routing) is uninstalled.
[02/21 20:11:40    907s] #Cpu time = 00:00:00
[02/21 20:11:40    907s] #Elapsed time = 00:00:00
[02/21 20:11:40    907s] #Increased memory = 2.55 (MB)
[02/21 20:11:40    907s] #Total memory = 1674.66 (MB)
[02/21 20:11:40    907s] #Peak memory = 1760.63 (MB)
[02/21 20:11:40    907s] ### Time Record (Post Route Wire Spreading) is installed.
[02/21 20:11:40    907s] ### drc_pitch = 5600 ( 2.80000 um) drc_range = 3800 ( 1.90000 um) route_pitch = 3200 ( 1.60000 um) patch_pitch = 6080 ( 3.04000 um) top_route_layer = 6 top_pin_layer = 9
[02/21 20:11:40    907s] #
[02/21 20:11:40    907s] #Start Post Route wire spreading..
[02/21 20:11:40    907s] #
[02/21 20:11:40    907s] #Start data preparation for wire spreading...
[02/21 20:11:40    907s] #
[02/21 20:11:40    907s] #Data preparation is done on Tue Feb 21 20:11:40 2023
[02/21 20:11:40    907s] #
[02/21 20:11:40    907s] ### track-assign engine-init starts on Tue Feb 21 20:11:40 2023 with memory = 1674.66 (MB), peak = 1760.63 (MB)
[02/21 20:11:40    907s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[02/21 20:11:40    907s] #
[02/21 20:11:40    907s] #Start Post Route Wire Spread.
[02/21 20:11:40    907s] #Done with 130 horizontal wires in 3 hboxes and 115 vertical wires in 3 hboxes.
[02/21 20:11:40    907s] #Complete Post Route Wire Spread.
[02/21 20:11:40    907s] #
[02/21 20:11:40    907s] #Total number of nets with non-default rule or having extra spacing = 18
[02/21 20:11:40    907s] #Total wire length = 31604 um.
[02/21 20:11:40    907s] #Total half perimeter of net bounding box = 28181 um.
[02/21 20:11:40    907s] #Total wire length on LAYER metal1 = 1298 um.
[02/21 20:11:40    907s] #Total wire length on LAYER metal2 = 13066 um.
[02/21 20:11:40    907s] #Total wire length on LAYER metal3 = 12704 um.
[02/21 20:11:40    907s] #Total wire length on LAYER metal4 = 3317 um.
[02/21 20:11:40    907s] #Total wire length on LAYER metal5 = 911 um.
[02/21 20:11:40    907s] #Total wire length on LAYER metal6 = 309 um.
[02/21 20:11:40    907s] #Total wire length on LAYER metal7 = 0 um.
[02/21 20:11:40    907s] #Total wire length on LAYER metal8 = 0 um.
[02/21 20:11:40    907s] #Total wire length on LAYER metal9 = 0 um.
[02/21 20:11:40    907s] #Total wire length on LAYER metal10 = 0 um.
[02/21 20:11:40    907s] #Total number of vias = 19078
[02/21 20:11:40    907s] #Up-Via Summary (total 19078):
[02/21 20:11:40    907s] #           
[02/21 20:11:40    907s] #-----------------------
[02/21 20:11:40    907s] # metal1           9755
[02/21 20:11:40    907s] # metal2           7835
[02/21 20:11:40    907s] # metal3           1285
[02/21 20:11:40    907s] # metal4            119
[02/21 20:11:40    907s] # metal5             44
[02/21 20:11:40    907s] # metal6             26
[02/21 20:11:40    907s] # metal7             10
[02/21 20:11:40    907s] # metal8              4
[02/21 20:11:40    907s] #-----------------------
[02/21 20:11:40    907s] #                 19078 
[02/21 20:11:40    907s] #
[02/21 20:11:40    907s] #   number of violations = 14
[02/21 20:11:40    907s] #
[02/21 20:11:40    907s] #    By Layer and Type :
[02/21 20:11:40    907s] #	         MetSpc    Short   CutSpc   Totals
[02/21 20:11:40    907s] #	metal1        0        0        0        0
[02/21 20:11:40    907s] #	metal2        0        1        0        1
[02/21 20:11:40    907s] #	metal3        0        0        0        0
[02/21 20:11:40    907s] #	metal4        0        0        0        0
[02/21 20:11:40    907s] #	metal5        0        0        0        0
[02/21 20:11:40    907s] #	metal6        2        4        3        9
[02/21 20:11:40    907s] #	metal7        1        3        0        4
[02/21 20:11:40    907s] #	Totals        3        8        3       14
[02/21 20:11:40    907s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1674.22 (MB), peak = 1760.63 (MB)
[02/21 20:11:40    907s] #CELL_VIEW VQS64_4,init has 14 DRC violations
[02/21 20:11:40    907s] #Total number of DRC violations = 14
[02/21 20:11:40    907s] #Total number of violations on LAYER metal1 = 0
[02/21 20:11:40    907s] #Total number of violations on LAYER metal2 = 1
[02/21 20:11:40    907s] #Total number of violations on LAYER metal3 = 0
[02/21 20:11:40    907s] #Total number of violations on LAYER metal4 = 0
[02/21 20:11:40    907s] #Total number of violations on LAYER metal5 = 0
[02/21 20:11:40    907s] #Total number of violations on LAYER metal6 = 9
[02/21 20:11:40    907s] #Total number of violations on LAYER metal7 = 4
[02/21 20:11:40    907s] #Total number of violations on LAYER metal8 = 0
[02/21 20:11:40    907s] #Total number of violations on LAYER metal9 = 0
[02/21 20:11:40    907s] #Total number of violations on LAYER metal10 = 0
[02/21 20:11:40    907s] #Post Route wire spread is done.
[02/21 20:11:40    907s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[02/21 20:11:40    907s] #Total number of nets with non-default rule or having extra spacing = 18
[02/21 20:11:40    907s] #Total wire length = 31604 um.
[02/21 20:11:40    907s] #Total half perimeter of net bounding box = 28181 um.
[02/21 20:11:40    907s] #Total wire length on LAYER metal1 = 1298 um.
[02/21 20:11:40    907s] #Total wire length on LAYER metal2 = 13066 um.
[02/21 20:11:40    907s] #Total wire length on LAYER metal3 = 12704 um.
[02/21 20:11:40    907s] #Total wire length on LAYER metal4 = 3317 um.
[02/21 20:11:40    907s] #Total wire length on LAYER metal5 = 911 um.
[02/21 20:11:40    907s] #Total wire length on LAYER metal6 = 309 um.
[02/21 20:11:40    907s] #Total wire length on LAYER metal7 = 0 um.
[02/21 20:11:40    907s] #Total wire length on LAYER metal8 = 0 um.
[02/21 20:11:40    907s] #Total wire length on LAYER metal9 = 0 um.
[02/21 20:11:40    907s] #Total wire length on LAYER metal10 = 0 um.
[02/21 20:11:40    907s] #Total number of vias = 19078
[02/21 20:11:40    907s] #Up-Via Summary (total 19078):
[02/21 20:11:40    907s] #           
[02/21 20:11:40    907s] #-----------------------
[02/21 20:11:40    907s] # metal1           9755
[02/21 20:11:40    907s] # metal2           7835
[02/21 20:11:40    907s] # metal3           1285
[02/21 20:11:40    907s] # metal4            119
[02/21 20:11:40    907s] # metal5             44
[02/21 20:11:40    907s] # metal6             26
[02/21 20:11:40    907s] # metal7             10
[02/21 20:11:40    907s] # metal8              4
[02/21 20:11:40    907s] #-----------------------
[02/21 20:11:40    907s] #                 19078 
[02/21 20:11:40    907s] #
[02/21 20:11:40    907s] #detailRoute Statistics:
[02/21 20:11:40    907s] #Cpu time = 00:00:01
[02/21 20:11:40    907s] #Elapsed time = 00:00:01
[02/21 20:11:40    907s] #Increased memory = 2.11 (MB)
[02/21 20:11:40    907s] #Total memory = 1674.22 (MB)
[02/21 20:11:40    907s] #Peak memory = 1760.63 (MB)
[02/21 20:11:40    907s] #Skip updating routing design signature in db-snapshot flow
[02/21 20:11:40    907s] ### global_detail_route design signature (60): route=174641680 flt_obj=0 vio=1616243181 shield_wire=1
[02/21 20:11:40    907s] ### Time Record (DB Export) is installed.
[02/21 20:11:40    907s] ### export design design signature (61): route=174641680 fixed_route=1576334440 flt_obj=0 vio=1616243181 swire=282492057 shield_wire=1 net_attr=1761897023 dirty_area=0 del_dirty_area=0 cell=1464187859 placement=151322933 pin_access=1525960289 inst_pattern=1
[02/21 20:11:40    907s] #	no debugging net set
[02/21 20:11:40    907s] ### Time Record (DB Export) is uninstalled.
[02/21 20:11:40    907s] ### Time Record (Post Callback) is installed.
[02/21 20:11:40    907s] ### Time Record (Post Callback) is uninstalled.
[02/21 20:11:40    907s] #
[02/21 20:11:40    907s] #globalDetailRoute statistics:
[02/21 20:11:40    907s] #Cpu time = 00:00:01
[02/21 20:11:40    907s] #Elapsed time = 00:00:01
[02/21 20:11:40    907s] #Increased memory = -22.84 (MB)
[02/21 20:11:40    907s] #Total memory = 1643.29 (MB)
[02/21 20:11:40    907s] #Peak memory = 1760.63 (MB)
[02/21 20:11:40    907s] #Number of warnings = 1
[02/21 20:11:40    907s] #Total number of warnings = 7
[02/21 20:11:40    907s] #Number of fails = 0
[02/21 20:11:40    907s] #Total number of fails = 0
[02/21 20:11:40    907s] #Complete globalDetailRoute on Tue Feb 21 20:11:40 2023
[02/21 20:11:40    907s] #
[02/21 20:11:41    907s] ### import design signature (62): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1525960289 inst_pattern=1
[02/21 20:11:41    907s] ### Time Record (globalDetailRoute) is uninstalled.
[02/21 20:11:41    907s] ### 
[02/21 20:11:41    907s] ###   Scalability Statistics
[02/21 20:11:41    907s] ### 
[02/21 20:11:41    907s] ### --------------------------------+----------------+----------------+----------------+
[02/21 20:11:41    907s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[02/21 20:11:41    907s] ### --------------------------------+----------------+----------------+----------------+
[02/21 20:11:41    907s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[02/21 20:11:41    907s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[02/21 20:11:41    907s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[02/21 20:11:41    907s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[02/21 20:11:41    907s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[02/21 20:11:41    907s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[02/21 20:11:41    907s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[02/21 20:11:41    907s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[02/21 20:11:41    907s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[02/21 20:11:41    907s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[02/21 20:11:41    907s] ###   Post Route Wire Spreading     |        00:00:00|        00:00:00|             1.0|
[02/21 20:11:41    907s] ###   Entire Command                |        00:00:01|        00:00:01|             1.0|
[02/21 20:11:41    907s] ### --------------------------------+----------------+----------------+----------------+
[02/21 20:11:41    907s] ### 
[02/21 20:11:41    907s] *** EcoRoute #1 [finish] (optDesign #2) : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:15:07.8/1:45:08.7 (0.1), mem = 2072.2M
[02/21 20:11:41    907s] 
[02/21 20:11:41    907s] =============================================================================================
[02/21 20:11:41    907s]  Step TAT Report : EcoRoute #1 / optDesign #2                                   21.15-s110_1
[02/21 20:11:41    907s] =============================================================================================
[02/21 20:11:41    907s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/21 20:11:41    907s] ---------------------------------------------------------------------------------------------
[02/21 20:11:41    907s] [ GlobalRoute            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/21 20:11:41    907s] [ DetailRoute            ]      1   0:00:00.4  (  31.0 % )     0:00:00.4 /  0:00:00.4    1.0
[02/21 20:11:41    907s] [ MISC                   ]          0:00:00.8  (  69.0 % )     0:00:00.8 /  0:00:00.8    1.0
[02/21 20:11:41    907s] ---------------------------------------------------------------------------------------------
[02/21 20:11:41    907s]  EcoRoute #1 TOTAL                  0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.2    1.0
[02/21 20:11:41    907s] ---------------------------------------------------------------------------------------------
[02/21 20:11:41    907s] 
[02/21 20:11:41    907s] **optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 1641.9M, totSessionCpu=0:15:08 **
[02/21 20:11:41    907s] New Signature Flow (restoreNanoRouteOptions) ....
[02/21 20:11:41    907s] **INFO: flowCheckPoint #5 PostEcoSummary
[02/21 20:11:41    907s] Extraction called for design 'VQS64_4' of instances=2663 and nets=3308 using extraction engine 'postRoute' at effort level 'low' .
[02/21 20:11:41    907s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/21 20:11:41    907s] Type 'man IMPEXT-3530' for more detail.
[02/21 20:11:41    907s] PostRoute (effortLevel low) RC Extraction called for design VQS64_4.
[02/21 20:11:41    907s] RC Extraction called in multi-corner(1) mode.
[02/21 20:11:41    907s] Process corner(s) are loaded.
[02/21 20:11:41    907s]  Corner: VRCCorner
[02/21 20:11:41    907s] extractDetailRC Option : -outfile /tmp/innovus_temp_11434_sig2.eecs.wsu.edu_jtschir1_J1a6f1/VQS64_4_11434_7DIT1g.rcdb.d -maxResLength 200  -extended
[02/21 20:11:41    907s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[02/21 20:11:41    907s]       RC Corner Indexes            0   
[02/21 20:11:41    907s] Capacitance Scaling Factor   : 1.00000 
[02/21 20:11:41    907s] Coupling Cap. Scaling Factor : 1.00000 
[02/21 20:11:41    907s] Resistance Scaling Factor    : 1.00000 
[02/21 20:11:41    907s] Clock Cap. Scaling Factor    : 1.00000 
[02/21 20:11:41    907s] Clock Res. Scaling Factor    : 1.00000 
[02/21 20:11:41    907s] Shrink Factor                : 1.00000
[02/21 20:11:41    907s] 
[02/21 20:11:41    907s] Trim Metal Layers:
[02/21 20:11:41    907s] LayerId::1 widthSet size::4
[02/21 20:11:41    907s] LayerId::2 widthSet size::4
[02/21 20:11:41    907s] LayerId::3 widthSet size::4
[02/21 20:11:41    907s] LayerId::4 widthSet size::4
[02/21 20:11:41    907s] LayerId::5 widthSet size::4
[02/21 20:11:41    907s] LayerId::6 widthSet size::4
[02/21 20:11:41    907s] LayerId::7 widthSet size::4
[02/21 20:11:41    907s] LayerId::8 widthSet size::4
[02/21 20:11:41    907s] LayerId::9 widthSet size::4
[02/21 20:11:41    907s] LayerId::10 widthSet size::3
[02/21 20:11:41    907s] eee: pegSigSF::1.070000
[02/21 20:11:41    907s] Initializing multi-corner capacitance tables ... 
[02/21 20:11:41    907s] Initializing multi-corner resistance tables ...
[02/21 20:11:41    907s] eee: l::1 avDens::0.103603 usedTrk::663.061036 availTrk::6400.000000 sigTrk::663.061036
[02/21 20:11:41    907s] eee: l::2 avDens::0.161931 usedTrk::1036.359965 availTrk::6400.000000 sigTrk::1036.359965
[02/21 20:11:41    907s] eee: l::3 avDens::0.153955 usedTrk::939.122542 availTrk::6100.000000 sigTrk::939.122542
[02/21 20:11:41    907s] eee: l::4 avDens::0.085758 usedTrk::257.275287 availTrk::3000.000000 sigTrk::257.275287
[02/21 20:11:41    907s] eee: l::5 avDens::0.044848 usedTrk::73.999036 availTrk::1650.000000 sigTrk::73.999036
[02/21 20:11:41    907s] eee: l::6 avDens::0.027342 usedTrk::28.709429 availTrk::1050.000000 sigTrk::28.709429
[02/21 20:11:41    907s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/21 20:11:41    907s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/21 20:11:41    907s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/21 20:11:41    907s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/21 20:11:41    907s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.247919 uaWl=0.957027 uaWlH=0.121665 aWlH=0.003161 lMod=0 pMax=0.828600 pMod=82 wcR=0.428600 newSi=0.001600 wHLS=1.082562 siPrev=0 viaL=0.000000
[02/21 20:11:41    907s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2072.2M)
[02/21 20:11:41    907s] Creating parasitic data file '/tmp/innovus_temp_11434_sig2.eecs.wsu.edu_jtschir1_J1a6f1/VQS64_4_11434_7DIT1g.rcdb.d' for storing RC.
[02/21 20:11:41    907s] Extracted 10.0035% (CPU Time= 0:00:00.1  MEM= 2134.6M)
[02/21 20:11:41    907s] Extracted 20.0038% (CPU Time= 0:00:00.1  MEM= 2134.6M)
[02/21 20:11:41    907s] Extracted 30.0041% (CPU Time= 0:00:00.1  MEM= 2134.6M)
[02/21 20:11:41    908s] Extracted 40.0045% (CPU Time= 0:00:00.2  MEM= 2134.6M)
[02/21 20:11:41    908s] Extracted 50.0048% (CPU Time= 0:00:00.2  MEM= 2134.6M)
[02/21 20:11:41    908s] Extracted 60.0051% (CPU Time= 0:00:00.2  MEM= 2134.6M)
[02/21 20:11:41    908s] Extracted 70.0054% (CPU Time= 0:00:00.2  MEM= 2134.6M)
[02/21 20:11:41    908s] Extracted 80.0057% (CPU Time= 0:00:00.2  MEM= 2134.6M)
[02/21 20:11:41    908s] Extracted 90.0061% (CPU Time= 0:00:00.3  MEM= 2134.6M)
[02/21 20:11:41    908s] Extracted 100% (CPU Time= 0:00:00.3  MEM= 2134.6M)
[02/21 20:11:41    908s] Number of Extracted Resistors     : 50609
[02/21 20:11:41    908s] Number of Extracted Ground Cap.   : 53723
[02/21 20:11:41    908s] Number of Extracted Coupling Cap. : 0
[02/21 20:11:41    908s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2103.348M)
[02/21 20:11:41    908s] Opening parasitic data file '/tmp/innovus_temp_11434_sig2.eecs.wsu.edu_jtschir1_J1a6f1/VQS64_4_11434_7DIT1g.rcdb.d' for reading (mem: 2103.348M)
[02/21 20:11:41    908s] processing rcdb (/tmp/innovus_temp_11434_sig2.eecs.wsu.edu_jtschir1_J1a6f1/VQS64_4_11434_7DIT1g.rcdb.d) for hinst (top) of cell (VQS64_4);
[02/21 20:11:42    908s] Closing parasitic data file '/tmp/innovus_temp_11434_sig2.eecs.wsu.edu_jtschir1_J1a6f1/VQS64_4_11434_7DIT1g.rcdb.d': 0 access done (mem: 2103.348M)
[02/21 20:11:42    908s] Lumped Parasitic Loading Completed (total cpu=0:00:00.8, real=0:00:01.0, current mem=2103.348M)
[02/21 20:11:42    908s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.1  Real Time: 0:00:01.0  MEM: 2103.348M)
[02/21 20:11:42    908s] Starting delay calculation for Setup views
[02/21 20:11:42    909s] AAE_INFO: opIsDesignInPostRouteState() is 1
[02/21 20:11:42    909s] #################################################################################
[02/21 20:11:42    909s] # Design Stage: PostRoute
[02/21 20:11:42    909s] # Design Name: VQS64_4
[02/21 20:11:42    909s] # Design Mode: 90nm
[02/21 20:11:42    909s] # Analysis Mode: MMMC Non-OCV 
[02/21 20:11:42    909s] # Parasitics Mode: SPEF/RCDB 
[02/21 20:11:42    909s] # Signoff Settings: SI Off 
[02/21 20:11:42    909s] #################################################################################
[02/21 20:11:42    909s] Calculate delays in Single mode...
[02/21 20:11:42    909s] Topological Sorting (REAL = 0:00:00.0, MEM = 2101.3M, InitMEM = 2101.3M)
[02/21 20:11:42    909s] Start delay calculation (fullDC) (1 T). (MEM=2101.35)
[02/21 20:11:42    909s] 
[02/21 20:11:42    909s] Trim Metal Layers:
[02/21 20:11:42    909s] LayerId::1 widthSet size::4
[02/21 20:11:42    909s] LayerId::2 widthSet size::4
[02/21 20:11:42    909s] LayerId::3 widthSet size::4
[02/21 20:11:42    909s] LayerId::4 widthSet size::4
[02/21 20:11:42    909s] LayerId::5 widthSet size::4
[02/21 20:11:42    909s] LayerId::6 widthSet size::4
[02/21 20:11:42    909s] LayerId::7 widthSet size::4
[02/21 20:11:42    909s] LayerId::8 widthSet size::4
[02/21 20:11:42    909s] LayerId::9 widthSet size::4
[02/21 20:11:42    909s] LayerId::10 widthSet size::3
[02/21 20:11:42    909s] eee: pegSigSF::1.070000
[02/21 20:11:42    909s] Initializing multi-corner capacitance tables ... 
[02/21 20:11:42    909s] Initializing multi-corner resistance tables ...
[02/21 20:11:42    909s] eee: l::1 avDens::0.103603 usedTrk::663.061036 availTrk::6400.000000 sigTrk::663.061036
[02/21 20:11:42    909s] eee: l::2 avDens::0.161931 usedTrk::1036.359965 availTrk::6400.000000 sigTrk::1036.359965
[02/21 20:11:42    909s] eee: l::3 avDens::0.153955 usedTrk::939.122542 availTrk::6100.000000 sigTrk::939.122542
[02/21 20:11:42    909s] eee: l::4 avDens::0.085758 usedTrk::257.275287 availTrk::3000.000000 sigTrk::257.275287
[02/21 20:11:42    909s] eee: l::5 avDens::0.044848 usedTrk::73.999036 availTrk::1650.000000 sigTrk::73.999036
[02/21 20:11:42    909s] eee: l::6 avDens::0.027342 usedTrk::28.709429 availTrk::1050.000000 sigTrk::28.709429
[02/21 20:11:42    909s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/21 20:11:42    909s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/21 20:11:42    909s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/21 20:11:42    909s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/21 20:11:42    909s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.247919 uaWl=0.957027 uaWlH=0.121665 aWlH=0.003161 lMod=0 pMax=0.828600 pMod=82 wcR=0.428600 newSi=0.001600 wHLS=1.082562 siPrev=0 viaL=0.000000
[02/21 20:11:42    909s] End AAE Lib Interpolated Model. (MEM=2112.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/21 20:11:42    909s] Opening parasitic data file '/tmp/innovus_temp_11434_sig2.eecs.wsu.edu_jtschir1_J1a6f1/VQS64_4_11434_7DIT1g.rcdb.d' for reading (mem: 2112.863M)
[02/21 20:11:42    909s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2112.9M)
[02/21 20:11:43    909s] Total number of fetched objects 3688
[02/21 20:11:43    910s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/21 20:11:43    910s] End delay calculation. (MEM=2128.54 CPU=0:00:00.7 REAL=0:00:01.0)
[02/21 20:11:43    910s] End delay calculation (fullDC). (MEM=2128.54 CPU=0:00:00.8 REAL=0:00:01.0)
[02/21 20:11:43    910s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 2128.5M) ***
[02/21 20:11:43    910s] *** Done Building Timing Graph (cpu=0:00:01.3 real=0:00:01.0 totSessionCpu=0:15:10 mem=2128.5M)
[02/21 20:11:43    910s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2128.5M, EPOCH TIME: 1677039103.595102
[02/21 20:11:43    910s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:11:43    910s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:11:43    910s] 
[02/21 20:11:43    910s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 20:11:43    910s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.006, MEM:2128.5M, EPOCH TIME: 1677039103.601435
[02/21 20:11:43    910s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[02/21 20:11:43    910s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:11:43    910s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 VView1 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.005  |  0.020  |  0.005  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   768   |   512   |   256   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2143.8M, EPOCH TIME: 1677039103.702162
[02/21 20:11:43    910s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:11:43    910s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:11:43    910s] 
[02/21 20:11:43    910s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 20:11:43    910s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.006, MEM:2143.8M, EPOCH TIME: 1677039103.707791
[02/21 20:11:43    910s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[02/21 20:11:43    910s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:11:43    910s] Density: 61.070%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1673.3M, totSessionCpu=0:15:10 **
[02/21 20:11:43    910s] Executing marking Critical Nets1
[02/21 20:11:43    910s] **INFO: flowCheckPoint #6 OptimizationRecovery
[02/21 20:11:43    910s] *** Timing Is met
[02/21 20:11:43    910s] *** Check timing (0:00:00.0)
[02/21 20:11:43    910s] **INFO: flowCheckPoint #7 FinalSummary
[02/21 20:11:43    910s] Reported timing to dir ./timingReports
[02/21 20:11:43    910s] **optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1673.3M, totSessionCpu=0:15:10 **
[02/21 20:11:43    910s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2072.8M, EPOCH TIME: 1677039103.738465
[02/21 20:11:43    910s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:11:43    910s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:11:43    910s] 
[02/21 20:11:43    910s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 20:11:43    910s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.006, MEM:2072.8M, EPOCH TIME: 1677039103.744048
[02/21 20:11:43    910s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[02/21 20:11:43    910s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:11:47    910s] 
------------------------------------------------------------------
     optDesign Final Non-SI Timing Summary
------------------------------------------------------------------

Setup views included:
 VView1 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.005  |  0.020  |  0.005  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   768   |   512   |   256   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2072.0M, EPOCH TIME: 1677039107.172381
[02/21 20:11:47    910s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:11:47    910s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:11:47    910s] 
[02/21 20:11:47    910s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 20:11:47    910s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.006, MEM:2072.0M, EPOCH TIME: 1677039107.177946
[02/21 20:11:47    910s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[02/21 20:11:47    910s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:11:47    910s] Density: 61.070%
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:2072.0M, EPOCH TIME: 1677039107.182698
[02/21 20:11:47    910s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:11:47    910s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:11:47    910s] 
[02/21 20:11:47    910s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/21 20:11:47    910s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.005, MEM:2072.0M, EPOCH TIME: 1677039107.187942
[02/21 20:11:47    910s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[02/21 20:11:47    910s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:11:47    910s] **optDesign ... cpu = 0:00:11, real = 0:00:15, mem = 1673.4M, totSessionCpu=0:15:11 **
[02/21 20:11:47    910s] *** Finished optDesign ***
[02/21 20:11:47    910s] Deleting Lib Analyzer.
[02/21 20:11:47    911s] Info: Destroy the CCOpt slew target map.
[02/21 20:11:47    911s] clean pInstBBox. size 0
[02/21 20:11:47    911s] All LLGs are deleted
[02/21 20:11:47    911s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:11:47    911s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/21 20:11:47    911s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2072.0M, EPOCH TIME: 1677039107.246994
[02/21 20:11:47    911s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2072.0M, EPOCH TIME: 1677039107.247249
[02/21 20:11:47    911s] Info: pop threads available for lower-level modules during optimization.
[02/21 20:11:47    911s] *** optDesign #2 [finish] : cpu/real = 0:00:11.5/0:00:14.8 (0.8), totSession cpu/real = 0:15:11.0/1:45:14.9 (0.1), mem = 2072.0M
[02/21 20:11:47    911s] 
[02/21 20:11:47    911s] =============================================================================================
[02/21 20:11:47    911s]  Final TAT Report : optDesign #2                                                21.15-s110_1
[02/21 20:11:47    911s] =============================================================================================
[02/21 20:11:47    911s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/21 20:11:47    911s] ---------------------------------------------------------------------------------------------
[02/21 20:11:47    911s] [ InitOpt                ]      1   0:00:00.5  (   3.6 % )     0:00:00.7 /  0:00:00.7    1.0
[02/21 20:11:47    911s] [ DrvOpt                 ]      1   0:00:00.7  (   4.9 % )     0:00:00.7 /  0:00:00.7    1.0
[02/21 20:11:47    911s] [ ViewPruning            ]     14   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.0
[02/21 20:11:47    911s] [ LayerAssignment        ]      2   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[02/21 20:11:47    911s] [ BuildHoldData          ]      1   0:00:00.5  (   3.5 % )     0:00:02.7 /  0:00:02.7    1.0
[02/21 20:11:47    911s] [ OptSummaryReport       ]      5   0:00:00.2  (   1.0 % )     0:00:03.9 /  0:00:01.1    0.3
[02/21 20:11:47    911s] [ DrvReport              ]      8   0:00:03.3  (  22.2 % )     0:00:03.3 /  0:00:00.4    0.1
[02/21 20:11:47    911s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[02/21 20:11:47    911s] [ CheckPlace             ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.1    1.0
[02/21 20:11:47    911s] [ ClockDrv               ]      1   0:00:01.0  (   6.8 % )     0:00:01.0 /  0:00:01.0    1.0
[02/21 20:11:47    911s] [ EcoRoute               ]      1   0:00:01.2  (   8.3 % )     0:00:01.2 /  0:00:01.2    1.0
[02/21 20:11:47    911s] [ ExtractRC              ]      2   0:00:02.7  (  18.2 % )     0:00:02.7 /  0:00:02.3    0.9
[02/21 20:11:47    911s] [ TimingUpdate           ]     16   0:00:01.1  (   7.2 % )     0:00:03.6 /  0:00:03.6    1.0
[02/21 20:11:47    911s] [ FullDelayCalc          ]      3   0:00:02.5  (  17.1 % )     0:00:02.5 /  0:00:02.5    1.0
[02/21 20:11:47    911s] [ TimingReport           ]      5   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.1    1.0
[02/21 20:11:47    911s] [ GenerateReports        ]      1   0:00:00.4  (   2.5 % )     0:00:00.4 /  0:00:00.4    1.0
[02/21 20:11:47    911s] [ MISC                   ]          0:00:00.2  (   1.6 % )     0:00:00.2 /  0:00:00.2    0.8
[02/21 20:11:47    911s] ---------------------------------------------------------------------------------------------
[02/21 20:11:47    911s]  optDesign #2 TOTAL                 0:00:14.8  ( 100.0 % )     0:00:14.8 /  0:00:11.5    0.8
[02/21 20:11:47    911s] ---------------------------------------------------------------------------------------------
[02/21 20:11:47    911s] 
[02/21 20:11:47    911s] 
[02/21 20:11:47    911s] TimeStamp Deleting Cell Server Begin ...
[02/21 20:11:47    911s] 
[02/21 20:11:47    911s] TimeStamp Deleting Cell Server End ...
[02/21 20:24:59   1018s] <CMD> report_area
[02/21 20:26:11   1030s] <CMD> saveDesign test_08_postrouteopt.enc
[02/21 20:26:11   1030s] The in-memory database contained RC information but was not saved. To save 
[02/21 20:26:11   1030s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[02/21 20:26:11   1030s] so it should only be saved when it is really desired.
[02/21 20:26:12   1030s] #% Begin save design ... (date=02/21 20:26:11, mem=1665.1M)
[02/21 20:26:12   1030s] % Begin Save ccopt configuration ... (date=02/21 20:26:12, mem=1665.1M)
[02/21 20:26:12   1030s] % End Save ccopt configuration ... (date=02/21 20:26:12, total cpu=0:00:00.1, real=0:00:00.0, peak res=1665.3M, current mem=1665.3M)
[02/21 20:26:12   1030s] % Begin Save netlist data ... (date=02/21 20:26:12, mem=1665.3M)
[02/21 20:26:12   1030s] Writing Binary DB to test_08_postrouteopt.enc.dat/VQS64_4.v.bin in single-threaded mode...
[02/21 20:26:12   1030s] % End Save netlist data ... (date=02/21 20:26:12, total cpu=0:00:00.1, real=0:00:00.0, peak res=1665.3M, current mem=1665.3M)
[02/21 20:26:12   1030s] Saving symbol-table file ...
[02/21 20:26:12   1030s] Saving congestion map file test_08_postrouteopt.enc.dat/VQS64_4.route.congmap.gz ...
[02/21 20:26:13   1030s] % Begin Save AAE data ... (date=02/21 20:26:13, mem=1665.3M)
[02/21 20:26:13   1030s] Saving AAE Data ...
[02/21 20:26:13   1030s] % End Save AAE data ... (date=02/21 20:26:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=1665.3M, current mem=1665.3M)
[02/21 20:26:13   1030s] Saving preference file test_08_postrouteopt.enc.dat/gui.pref.tcl ...
[02/21 20:26:13   1030s] Saving mode setting ...
[02/21 20:26:13   1030s] Saving global file ...
[02/21 20:26:13   1030s] % Begin Save floorplan data ... (date=02/21 20:26:13, mem=1665.6M)
[02/21 20:26:13   1030s] Saving floorplan file ...
[02/21 20:26:14   1030s] % End Save floorplan data ... (date=02/21 20:26:14, total cpu=0:00:00.1, real=0:00:01.0, peak res=1665.6M, current mem=1665.6M)
[02/21 20:26:14   1030s] Saving PG file test_08_postrouteopt.enc.dat/VQS64_4.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Tue Feb 21 20:26:14 2023)
[02/21 20:26:14   1030s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2066.4M) ***
[02/21 20:26:14   1030s] Saving Drc markers ...
[02/21 20:26:14   1030s] ... 14 markers are saved ...
[02/21 20:26:14   1030s] ... 14 geometry drc markers are saved ...
[02/21 20:26:14   1030s] ... 0 antenna drc markers are saved ...
[02/21 20:26:14   1030s] % Begin Save placement data ... (date=02/21 20:26:14, mem=1665.6M)
[02/21 20:26:14   1030s] ** Saving stdCellPlacement_binary (version# 2) ...
[02/21 20:26:14   1030s] Save Adaptive View Pruning View Names to Binary file
[02/21 20:26:14   1030s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2069.4M) ***
[02/21 20:26:15   1030s] % End Save placement data ... (date=02/21 20:26:14, total cpu=0:00:00.0, real=0:00:01.0, peak res=1665.6M, current mem=1665.6M)
[02/21 20:26:15   1030s] % Begin Save routing data ... (date=02/21 20:26:15, mem=1665.6M)
[02/21 20:26:15   1030s] Saving route file ...
[02/21 20:26:15   1031s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2066.4M) ***
[02/21 20:26:15   1031s] % End Save routing data ... (date=02/21 20:26:15, total cpu=0:00:00.1, real=0:00:00.0, peak res=1665.8M, current mem=1665.8M)
[02/21 20:26:15   1031s] Saving property file test_08_postrouteopt.enc.dat/VQS64_4.prop
[02/21 20:26:15   1031s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2069.4M) ***
[02/21 20:26:15   1031s] #Saving pin access data to file test_08_postrouteopt.enc.dat/VQS64_4.apa ...
[02/21 20:26:15   1031s] #
[02/21 20:26:16   1031s] % Begin Save power constraints data ... (date=02/21 20:26:16, mem=1665.8M)
[02/21 20:26:16   1031s] % End Save power constraints data ... (date=02/21 20:26:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1665.8M, current mem=1665.8M)
[02/21 20:26:16   1031s] Generated self-contained design test_08_postrouteopt.enc.dat
[02/21 20:26:16   1031s] #% End save design ... (date=02/21 20:26:16, total cpu=0:00:01.1, real=0:00:04.0, peak res=1666.0M, current mem=1666.0M)
[02/21 20:26:16   1031s] *** Message Summary: 0 warning(s), 0 error(s)
[02/21 20:26:16   1031s] 
[02/21 20:28:36   1043s] <CMD> getMultiCpuUsage -localCpu
[02/21 20:28:36   1043s] <CMD> get_verify_drc_mode -disable_rules -quiet
[02/21 20:28:36   1043s] <CMD> get_verify_drc_mode -quiet -area
[02/21 20:28:36   1043s] <CMD> get_verify_drc_mode -quiet -layer_range
[02/21 20:28:37   1043s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[02/21 20:28:37   1043s] <CMD> get_verify_drc_mode -check_only -quiet
[02/21 20:28:37   1043s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[02/21 20:28:37   1043s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[02/21 20:28:37   1043s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[02/21 20:28:37   1043s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[02/21 20:28:37   1043s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[02/21 20:28:37   1043s] <CMD> get_verify_drc_mode -limit -quiet
[02/21 20:29:11   1044s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report VQS64_4.drc.rpt -limit 1000
[02/21 20:29:11   1044s] <CMD> verify_drc
[02/21 20:29:11   1044s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[02/21 20:29:11   1044s] #-check_same_via_cell true               # bool, default=false, user setting
[02/21 20:29:11   1044s] #-report VQS64_4.drc.rpt                 # string, default="", user setting
[02/21 20:29:11   1044s]  *** Starting Verify DRC (MEM: 2082.8) ***
[02/21 20:29:11   1044s] 
[02/21 20:29:11   1044s]   VERIFY DRC ...... Starting Verification
[02/21 20:29:11   1044s]   VERIFY DRC ...... Initializing
[02/21 20:29:11   1044s]   VERIFY DRC ...... Deleting Existing Violations
[02/21 20:29:11   1044s]   VERIFY DRC ...... Creating Sub-Areas
[02/21 20:29:11   1044s]   VERIFY DRC ...... Using new threading
[02/21 20:29:11   1044s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 54.000 51.840} 1 of 4
[02/21 20:29:11   1044s]   VERIFY DRC ...... Sub-Area : 1 complete 4 Viols.
[02/21 20:29:11   1044s]   VERIFY DRC ...... Sub-Area: {54.000 0.000 107.100 51.840} 2 of 4
[02/21 20:29:11   1044s]   VERIFY DRC ...... Sub-Area : 2 complete 2 Viols.
[02/21 20:29:11   1044s]   VERIFY DRC ...... Sub-Area: {0.000 51.840 54.000 102.480} 3 of 4
[02/21 20:29:11   1044s]   VERIFY DRC ...... Sub-Area : 3 complete 1 Viols.
[02/21 20:29:11   1044s]   VERIFY DRC ...... Sub-Area: {54.000 51.840 107.100 102.480} 4 of 4
[02/21 20:29:11   1044s]   VERIFY DRC ...... Sub-Area : 4 complete 7 Viols.
[02/21 20:29:11   1044s] 
[02/21 20:29:11   1044s]   Verification Complete : 14 Viols.
[02/21 20:29:11   1044s] 
[02/21 20:29:11   1044s]  Violation Summary By Layer and Type:
[02/21 20:29:11   1044s] 
[02/21 20:29:11   1044s] 	          Short   MetSpc   CutSpc   Totals
[02/21 20:29:11   1044s] 	metal2        1        0        0        1
[02/21 20:29:11   1044s] 	metal6        4        2        0        6
[02/21 20:29:11   1044s] 	via6          0        0        3        3
[02/21 20:29:11   1044s] 	metal7        3        1        0        4
[02/21 20:29:11   1044s] 	Totals        8        3        3       14
[02/21 20:29:11   1044s] 
[02/21 20:29:11   1044s]  *** End Verify DRC (CPU: 0:00:00.6  ELAPSED TIME: 0.00  MEM: 256.1M) ***
[02/21 20:29:11   1044s] 
[02/21 20:29:11   1044s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[02/21 20:32:37   1055s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[02/21 20:32:37   1055s] VERIFY_CONNECTIVITY use new engine.
[02/21 20:32:37   1055s] 
[02/21 20:32:37   1055s] ******** Start: VERIFY CONNECTIVITY ********
[02/21 20:32:37   1055s] Start Time: Tue Feb 21 20:32:37 2023
[02/21 20:32:37   1055s] 
[02/21 20:32:37   1055s] Design Name: VQS64_4
[02/21 20:32:37   1055s] Database Units: 2000
[02/21 20:32:37   1055s] Design Boundary: (0.0000, 0.0000) (107.1000, 102.4800)
[02/21 20:32:37   1055s] Error Limit = 1000; Warning Limit = 50
[02/21 20:32:37   1055s] Check all nets
[02/21 20:32:37   1056s] 
[02/21 20:32:37   1056s] Begin Summary 
[02/21 20:32:37   1056s]   Found no problems or warnings.
[02/21 20:32:37   1056s] End Summary
[02/21 20:32:37   1056s] 
[02/21 20:32:37   1056s] End Time: Tue Feb 21 20:32:37 2023
[02/21 20:32:37   1056s] Time Elapsed: 0:00:00.0
[02/21 20:32:37   1056s] 
[02/21 20:32:37   1056s] ******** End: VERIFY CONNECTIVITY ********
[02/21 20:32:37   1056s]   Verification Complete : 0 Viols.  0 Wrngs.
[02/21 20:32:37   1056s]   (CPU Time: 0:00:00.2  MEM: 0.000M)
[02/21 20:32:37   1056s] 
