# //  ModelSim SE-64 10.7c Aug 17 2018Linux 3.10.0-957.el7.x86_64
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vsim -voptargs=+acc work.tb_top
# vsim -voptargs="+acc" work.tb_top 
# Start time: 18:12:12 on Nov 24,2018
# ** Note: (vsim-3812) Design is being optimized...
# ** Fatal: Internal Error - vopt returned success but vsim could not find a design to simulate!. Please contact customer support for further assistance.
# Error loading design
# End time: 18:12:14 on Nov 24,2018, Elapsed time: 0:00:02
# Errors: 1, Warnings: 0
vlog -sv msgEn.v wEn.v counter.v counter_h.v counter_wk.v msg_vector.v k_vector.v hash.v w64.v hash_update.v store_hash.v MyDesign.v sram.v ece564_project_tb_top.v
# Model Technology ModelSim SE-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:13:18 on Nov 24,2018
# vlog -reportprogress 300 -sv msgEn.v wEn.v counter.v counter_h.v counter_wk.v msg_vector.v k_vector.v hash.v w64.v hash_update.v store_hash.v MyDesign.v sram.v ece564_project_tb_top.v 
# -- Compiling module msgEn
# -- Compiling module wEn
# -- Compiling module counter
# -- Compiling module counter_h
# -- Compiling module counter_wk
# -- Compiling module msg_vector
# -- Compiling module k_vector
# -- Compiling module hash
# -- Compiling module w64
# -- Compiling module hash_update
# -- Compiling module store_hash
# -- Compiling module MyDesign
# -- Compiling module sram
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 18:13:19 on Nov 24,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.tb_top
# vsim -voptargs="+acc" work.tb_top 
# Start time: 18:14:00 on Nov 24,2018
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.tb_top(fast)
# Loading work.sram(fast)
# Loading work.sram(fast__1)
# Loading work.sram(fast__2)
# Loading work.sram(fast__3)
# Loading work.MyDesign(fast)
# Loading work.msgEn(fast)
# Loading work.counter(fast)
# Loading work.msg_vector(fast)
# Loading work.counter_h(fast)
# Loading work.hash(fast)
# Loading work.wEn(fast)
# Loading work.counter_wk(fast)
# Loading work.k_vector(fast)
# Loading work.w64(fast)
# Loading work.hash_update(fast)
# Loading work.store_hash(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'xxx__dut__msg_length'. The port definition is at: MyDesign.v(17).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut File: ece564_project_tb_top.v Line: 267
add wave sim:/tb_top/dut/*
run
# INFO::readmem : ./message.dat 
# INFO::readmem : K.dat 
# INFO::readmem : H.dat 
# @315, go asserted
# Hash[0] = xxxxxxxx
# Hash[0] = 185f8db3
# Hash[1] = 2271fe25
# Hash[2] = f561a6fc
# Hash[3] = 938b2e26
# Hash[4] = 4306ec30
# Hash[5] = 4eda5180
# Hash[6] = 07d17648
# @1155, dut finished, # of clocks = 83
# Hash[7] = 26381969
# Store result to result_0.txt
# Hash[7] = 26381969
# Hash[7] = 26381969
# Hash[7] = 26381969
# Hash[7] = 26381969
# Causality operation skipped due to absence of debug database file
# End time: 18:27:27 on Nov 24,2018, Elapsed time: 0:13:27
# Errors: 0, Warnings: 2
