// Seed: 4168973525
macromodule module_0;
  tri1 id_1;
  tri0 id_2;
  wire id_3;
  wire id_4;
  assign id_2 = (id_1) - 1;
endmodule
module module_1 (
    input uwire id_0,
    input wand  id_1
);
  always @(negedge id_1);
  assign id_3 = id_1;
  wire id_5 = id_0;
  module_0 modCall_1 ();
  wire id_6;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_3 = id_1;
  integer id_6;
  wire id_7;
  initial begin : LABEL_0
    id_6 <= 1 == 1;
    #1 id_2 <= id_1;
  end
  assign id_6 = 1 && 1;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  always @(*) id_7 = id_4;
endmodule
