16:47:17 DEBUG : Logs will be stored at '/users/students/r0792566/Documents/sw_package_2023/sw_project/project_sw/IDE.log'.
16:47:17 INFO  : Registering command handlers for Vitis TCF services
16:47:18 INFO  : Platform repository initialization has completed.
16:47:18 INFO  : Successfully done query RDI_DATADIR 
16:47:19 INFO  : plnx-install-location is set to ''
16:47:34 INFO  : Platform 'rsa_project_wrapper' is added to custom repositories.
16:48:11 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
16:49:01 DEBUG : Logs will be stored at '/users/students/r0792566/Documents/sw_package_2023/sw_project/project_sw/IDE.log'.
16:49:02 INFO  : Launching XSCT server: xsct -n  -interactive /users/students/r0792566/Documents/sw_package_2023/sw_project/project_sw/temp_xsdb_launch_script.tcl
16:49:05 INFO  : XSCT server has started successfully.
16:49:05 INFO  : Successfully done setting XSCT server connection channel  
16:49:05 INFO  : plnx-install-location is set to ''
16:49:05 INFO  : Successfully done setting workspace for the tool. 
16:49:13 INFO  : Registering command handlers for Vitis TCF services
16:49:14 INFO  : Platform repository initialization has completed.
16:49:15 INFO  : Successfully done query RDI_DATADIR 
13:37:19 DEBUG : Logs will be stored at '/users/students/r0792566/Documents/sw_package_2023/sw_project/project_sw/IDE.log'.
13:37:20 INFO  : Launching XSCT server: xsct -n  -interactive /users/students/r0792566/Documents/sw_package_2023/sw_project/project_sw/temp_xsdb_launch_script.tcl
13:37:23 INFO  : XSCT server has started successfully.
13:37:23 INFO  : plnx-install-location is set to ''
13:37:23 INFO  : Successfully done setting XSCT server connection channel  
13:37:23 INFO  : Successfully done setting workspace for the tool. 
13:37:25 INFO  : Platform repository initialization has completed.
13:49:46 INFO  : Registering command handlers for Vitis TCF services
13:49:47 INFO  : Successfully done query RDI_DATADIR 
19:58:14 DEBUG : Logs will be stored at '/users/students/r0792566/Documents/SW_package/sw_project/project_sw/IDE.log'.
19:58:15 INFO  : Launching XSCT server: xsct -n  -interactive /users/students/r0792566/Documents/SW_package/sw_project/project_sw/temp_xsdb_launch_script.tcl
19:58:18 INFO  : XSCT server has started successfully.
19:58:18 INFO  : Successfully done setting XSCT server connection channel  
19:58:18 INFO  : plnx-install-location is set to ''
19:58:18 INFO  : Successfully done setting workspace for the tool. 
19:58:31 INFO  : Registering command handlers for Vitis TCF services
19:58:31 INFO  : Platform repository initialization has completed.
19:58:32 INFO  : Successfully done query RDI_DATADIR 
20:36:53 INFO  : Result from executing command 'getProjects': rsa_project_wrapper
20:36:53 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|/esat/micas-data/software/Xilinx/vitis_2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/esat/micas-data/software/Xilinx/vitis_2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/esat/micas-data/software/Xilinx/vitis_2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
20:36:57 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
20:37:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:37:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:37:57 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:39:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:39:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:39:24 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:41:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:41:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:41:47 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
22:06:18 DEBUG : Logs will be stored at '/users/students/r0792566/Documents/SW_package/sw_project/project_sw/IDE.log'.
22:06:19 INFO  : Launching XSCT server: xsct -n  -interactive /users/students/r0792566/Documents/SW_package/sw_project/project_sw/temp_xsdb_launch_script.tcl
22:06:23 INFO  : XSCT server has started successfully.
22:06:23 INFO  : Registering command handlers for Vitis TCF services
22:06:24 INFO  : Platform repository initialization has completed.
22:06:25 INFO  : plnx-install-location is set to ''
22:06:25 INFO  : Successfully done setting XSCT server connection channel  
22:06:25 INFO  : Successfully done query RDI_DATADIR 
22:06:25 INFO  : Successfully done setting workspace for the tool. 
22:06:29 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
22:06:35 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /users/students/r0792566/Documents/SW_package/sw_project/project_sw/rsa_project_wrapper/export/rsa_project_wrapper/hw/rsa_project_wrapper.xsa is already opened

22:06:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:07:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:07:10 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
22:09:51 INFO  : Launch of emulator has been cancelled. Launch configuration will be terminated.
09:46:52 DEBUG : Logs will be stored at '/users/students/r0792566/Documents/SW_package/sw_project/project_sw/IDE.log'.
09:46:52 INFO  : Launching XSCT server: xsct -n  -interactive /users/students/r0792566/Documents/SW_package/sw_project/project_sw/temp_xsdb_launch_script.tcl
09:46:55 INFO  : Registering command handlers for Vitis TCF services
09:46:55 INFO  : XSCT server has started successfully.
09:46:55 INFO  : Successfully done setting XSCT server connection channel  
09:46:55 INFO  : plnx-install-location is set to ''
09:46:55 INFO  : Platform repository initialization has completed.
09:46:57 INFO  : Successfully done setting workspace for the tool. 
09:46:57 INFO  : Successfully done query RDI_DATADIR 
09:56:15 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
09:56:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /users/students/r0792566/Documents/SW_package/sw_project/project_sw/rsa_project_wrapper/export/rsa_project_wrapper/hw/rsa_project_wrapper.xsa is already opened

09:56:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:56:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:56:38 INFO  : 'jtag frequency' command is executed.
09:56:38 INFO  : Context for 'APU' is selected.
09:56:38 INFO  : System reset is completed.
09:56:41 INFO  : 'after 3000' command is executed.
09:56:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:56:44 INFO  : Device configured successfully with "/users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
09:56:44 INFO  : Context for 'APU' is selected.
09:56:44 INFO  : Hardware design and registers information is loaded from '/users/students/r0792566/Documents/SW_package/sw_project/project_sw/rsa_project_wrapper/export/rsa_project_wrapper/hw/rsa_project_wrapper.xsa'.
09:56:44 INFO  : 'configparams force-mem-access 1' command is executed.
09:56:44 INFO  : Context for 'APU' is selected.
09:56:44 INFO  : Sourcing of '/users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
09:56:44 INFO  : 'ps7_init' command is executed.
09:56:44 INFO  : 'ps7_post_config' command is executed.
09:56:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:56:45 INFO  : The application '/users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:56:45 INFO  : 'configparams force-mem-access 0' command is executed.
09:56:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /users/students/r0792566/Documents/SW_package/sw_project/project_sw/rsa_project_wrapper/export/rsa_project_wrapper/hw/rsa_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

09:56:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:56:45 INFO  : 'con' command is executed.
09:56:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:56:45 INFO  : Launch script is exported to file '/users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default.tcl'
09:59:36 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
09:59:40 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /users/students/r0792566/Documents/SW_package/sw_project/project_sw/rsa_project_wrapper/export/rsa_project_wrapper/hw/rsa_project_wrapper.xsa is already opened

09:59:55 INFO  : Disconnected from the channel tcfchan#2.
09:59:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:00:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:00:05 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:00:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:00:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:00:11 INFO  : 'jtag frequency' command is executed.
10:00:11 INFO  : Context for 'APU' is selected.
10:00:11 INFO  : System reset is completed.
10:00:14 INFO  : 'after 3000' command is executed.
10:00:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:00:17 INFO  : Device configured successfully with "/users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
10:00:17 INFO  : Context for 'APU' is selected.
10:00:19 INFO  : Hardware design and registers information is loaded from '/users/students/r0792566/Documents/SW_package/sw_project/project_sw/rsa_project_wrapper/export/rsa_project_wrapper/hw/rsa_project_wrapper.xsa'.
10:00:19 INFO  : 'configparams force-mem-access 1' command is executed.
10:00:19 INFO  : Context for 'APU' is selected.
10:00:19 INFO  : Sourcing of '/users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
10:00:19 INFO  : 'ps7_init' command is executed.
10:00:19 INFO  : 'ps7_post_config' command is executed.
10:00:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:00:19 INFO  : The application '/users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:00:19 INFO  : 'configparams force-mem-access 0' command is executed.
10:00:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /users/students/r0792566/Documents/SW_package/sw_project/project_sw/rsa_project_wrapper/export/rsa_project_wrapper/hw/rsa_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

10:00:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:00:19 INFO  : 'con' command is executed.
10:00:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:00:19 INFO  : Launch script is exported to file '/users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default.tcl'
10:07:22 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
10:07:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /users/students/r0792566/Documents/SW_package/sw_project/project_sw/rsa_project_wrapper/export/rsa_project_wrapper/hw/rsa_project_wrapper.xsa is already opened

10:07:39 INFO  : Disconnected from the channel tcfchan#4.
10:07:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:07:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:07:42 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:07:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:07:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:07:47 INFO  : 'jtag frequency' command is executed.
10:07:47 INFO  : Context for 'APU' is selected.
10:07:47 INFO  : System reset is completed.
10:07:50 INFO  : 'after 3000' command is executed.
10:07:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:07:52 INFO  : Device configured successfully with "/users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
10:07:52 INFO  : Context for 'APU' is selected.
10:07:54 INFO  : Hardware design and registers information is loaded from '/users/students/r0792566/Documents/SW_package/sw_project/project_sw/rsa_project_wrapper/export/rsa_project_wrapper/hw/rsa_project_wrapper.xsa'.
10:07:54 INFO  : 'configparams force-mem-access 1' command is executed.
10:07:54 INFO  : Context for 'APU' is selected.
10:07:54 INFO  : Sourcing of '/users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
10:07:54 INFO  : 'ps7_init' command is executed.
10:07:54 INFO  : 'ps7_post_config' command is executed.
10:07:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:07:55 INFO  : The application '/users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:07:55 INFO  : 'configparams force-mem-access 0' command is executed.
10:07:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /users/students/r0792566/Documents/SW_package/sw_project/project_sw/rsa_project_wrapper/export/rsa_project_wrapper/hw/rsa_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

10:07:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:07:55 INFO  : 'con' command is executed.
10:07:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:07:55 INFO  : Launch script is exported to file '/users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default.tcl'
10:08:50 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
10:08:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /users/students/r0792566/Documents/SW_package/sw_project/project_sw/rsa_project_wrapper/export/rsa_project_wrapper/hw/rsa_project_wrapper.xsa is already opened

10:09:04 INFO  : Disconnected from the channel tcfchan#6.
10:09:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:09:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:09:06 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:09:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:09:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:09:10 INFO  : 'jtag frequency' command is executed.
10:09:10 INFO  : Context for 'APU' is selected.
10:09:10 INFO  : System reset is completed.
10:09:13 INFO  : 'after 3000' command is executed.
10:09:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:09:15 INFO  : Device configured successfully with "/users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
10:09:15 INFO  : Context for 'APU' is selected.
10:09:17 INFO  : Hardware design and registers information is loaded from '/users/students/r0792566/Documents/SW_package/sw_project/project_sw/rsa_project_wrapper/export/rsa_project_wrapper/hw/rsa_project_wrapper.xsa'.
10:09:17 INFO  : 'configparams force-mem-access 1' command is executed.
10:09:17 INFO  : Context for 'APU' is selected.
10:09:17 INFO  : Sourcing of '/users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
10:09:18 INFO  : 'ps7_init' command is executed.
10:09:18 INFO  : 'ps7_post_config' command is executed.
10:09:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:09:18 INFO  : The application '/users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:09:18 INFO  : 'configparams force-mem-access 0' command is executed.
10:09:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /users/students/r0792566/Documents/SW_package/sw_project/project_sw/rsa_project_wrapper/export/rsa_project_wrapper/hw/rsa_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

10:09:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:09:18 INFO  : 'con' command is executed.
10:09:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:09:18 INFO  : Launch script is exported to file '/users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default.tcl'
10:21:58 INFO  : Disconnected from the channel tcfchan#8.
12:53:40 DEBUG : Logs will be stored at '/users/students/r0792566/Documents/SW_package/sw_project/project_sw/IDE.log'.
12:53:41 INFO  : Launching XSCT server: xsct -n  -interactive /users/students/r0792566/Documents/SW_package/sw_project/project_sw/temp_xsdb_launch_script.tcl
12:53:43 INFO  : XSCT server has started successfully.
12:53:43 INFO  : plnx-install-location is set to ''
12:53:43 INFO  : Platform repository initialization has completed.
12:53:43 INFO  : Registering command handlers for Vitis TCF services
12:53:44 INFO  : Successfully done setting XSCT server connection channel  
12:53:44 INFO  : Successfully done query RDI_DATADIR 
12:53:44 INFO  : Successfully done setting workspace for the tool. 
12:54:50 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
12:54:55 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /users/students/r0792566/Documents/SW_package/sw_project/project_sw/rsa_project_wrapper/export/rsa_project_wrapper/hw/rsa_project_wrapper.xsa is already opened

12:57:09 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
12:57:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /users/students/r0792566/Documents/SW_package/sw_project/project_sw/rsa_project_wrapper/export/rsa_project_wrapper/hw/rsa_project_wrapper.xsa is already opened

12:57:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:57:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:57:23 INFO  : 'jtag frequency' command is executed.
12:57:23 INFO  : Context for 'APU' is selected.
12:57:23 INFO  : System reset is completed.
12:57:26 INFO  : 'after 3000' command is executed.
12:57:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:57:29 INFO  : Device configured successfully with "/users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
12:57:29 INFO  : Context for 'APU' is selected.
12:57:29 INFO  : Hardware design and registers information is loaded from '/users/students/r0792566/Documents/SW_package/sw_project/project_sw/rsa_project_wrapper/export/rsa_project_wrapper/hw/rsa_project_wrapper.xsa'.
12:57:29 INFO  : 'configparams force-mem-access 1' command is executed.
12:57:29 INFO  : Context for 'APU' is selected.
12:57:29 INFO  : Sourcing of '/users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
12:57:29 INFO  : 'ps7_init' command is executed.
12:57:29 INFO  : 'ps7_post_config' command is executed.
12:57:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:57:29 INFO  : The application '/users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:57:29 INFO  : 'configparams force-mem-access 0' command is executed.
12:57:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /users/students/r0792566/Documents/SW_package/sw_project/project_sw/rsa_project_wrapper/export/rsa_project_wrapper/hw/rsa_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

12:57:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:57:29 INFO  : 'con' command is executed.
12:57:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:57:29 INFO  : Launch script is exported to file '/users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default.tcl'
12:58:53 INFO  : Disconnected from the channel tcfchan#3.
16:24:38 DEBUG : Logs will be stored at '/users/students/r0792566/Documents/SW_package/sw_project/project_sw/IDE.log'.
16:24:39 INFO  : Launching XSCT server: xsct -n  -interactive /users/students/r0792566/Documents/SW_package/sw_project/project_sw/temp_xsdb_launch_script.tcl
16:24:42 INFO  : XSCT server has started successfully.
16:24:42 INFO  : Platform repository initialization has completed.
16:24:42 INFO  : Registering command handlers for Vitis TCF services
16:24:45 INFO  : Successfully done setting XSCT server connection channel  
16:24:45 INFO  : plnx-install-location is set to ''
16:24:45 INFO  : Successfully done query RDI_DATADIR 
16:24:45 INFO  : Successfully done setting workspace for the tool. 
17:39:45 DEBUG : Logs will be stored at '/users/students/r0792566/Documents/SW_package/sw_project/project_sw/IDE.log'.
17:39:46 INFO  : Launching XSCT server: xsct -n  -interactive /users/students/r0792566/Documents/SW_package/sw_project/project_sw/temp_xsdb_launch_script.tcl
17:39:48 INFO  : Platform repository initialization has completed.
17:39:48 INFO  : XSCT server has started successfully.
17:39:48 INFO  : Successfully done setting XSCT server connection channel  
17:39:48 INFO  : Registering command handlers for Vitis TCF services
17:39:49 INFO  : plnx-install-location is set to ''
17:39:49 INFO  : Successfully done setting workspace for the tool. 
17:39:49 INFO  : Successfully done query RDI_DATADIR 
17:48:22 INFO  : Result from executing command 'getProjects': rsa_project_wrapper
17:48:22 INFO  : Result from executing command 'getPlatforms': rsa_project_wrapper|/users/students/r0792566/Documents/SW_package/sw_project/project_sw/rsa_project_wrapper/export/rsa_project_wrapper/rsa_project_wrapper.xpfm;xilinx_zcu102_base_202310_1|/esat/micas-data/software/Xilinx/vitis_2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/esat/micas-data/software/Xilinx/vitis_2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/esat/micas-data/software/Xilinx/vitis_2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
17:48:26 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
17:48:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:48:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:48:47 INFO  : 'jtag frequency' command is executed.
17:48:47 INFO  : Context for 'APU' is selected.
17:48:47 INFO  : System reset is completed.
17:48:50 INFO  : 'after 3000' command is executed.
17:48:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:48:53 INFO  : Device configured successfully with "/users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
17:48:53 INFO  : Context for 'APU' is selected.
17:48:53 INFO  : Hardware design and registers information is loaded from '/users/students/r0792566/Documents/SW_package/sw_project/project_sw/rsa_project_wrapper/export/rsa_project_wrapper/hw/rsa_project_wrapper.xsa'.
17:48:53 INFO  : 'configparams force-mem-access 1' command is executed.
17:48:53 INFO  : Context for 'APU' is selected.
17:48:53 INFO  : Sourcing of '/users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
17:48:53 INFO  : 'ps7_init' command is executed.
17:48:53 INFO  : 'ps7_post_config' command is executed.
17:48:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:53 INFO  : The application '/users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:48:53 INFO  : 'configparams force-mem-access 0' command is executed.
17:48:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /users/students/r0792566/Documents/SW_package/sw_project/project_sw/rsa_project_wrapper/export/rsa_project_wrapper/hw/rsa_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

17:48:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:53 INFO  : 'con' command is executed.
17:48:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:48:53 INFO  : Launch script is exported to file '/users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default.tcl'
17:56:43 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
17:57:01 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
17:58:13 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
17:58:27 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
17:58:56 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
17:59:15 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
17:59:42 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
17:59:57 INFO  : Disconnected from the channel tcfchan#2.
17:59:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:00:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:00:07 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:00:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:00:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:00:11 INFO  : 'jtag frequency' command is executed.
18:00:11 INFO  : Context for 'APU' is selected.
18:00:11 INFO  : System reset is completed.
18:00:14 INFO  : 'after 3000' command is executed.
18:00:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:00:16 INFO  : Device configured successfully with "/users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
18:00:16 INFO  : Context for 'APU' is selected.
18:00:16 INFO  : Hardware design and registers information is loaded from '/users/students/r0792566/Documents/SW_package/sw_project/project_sw/rsa_project_wrapper/export/rsa_project_wrapper/hw/rsa_project_wrapper.xsa'.
18:00:16 INFO  : 'configparams force-mem-access 1' command is executed.
18:00:16 INFO  : Context for 'APU' is selected.
18:00:16 INFO  : Sourcing of '/users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
18:00:17 INFO  : 'ps7_init' command is executed.
18:00:17 INFO  : 'ps7_post_config' command is executed.
18:00:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:00:17 INFO  : The application '/users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:00:17 INFO  : 'configparams force-mem-access 0' command is executed.
18:00:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /users/students/r0792566/Documents/SW_package/sw_project/project_sw/rsa_project_wrapper/export/rsa_project_wrapper/hw/rsa_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

18:00:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:00:17 INFO  : 'con' command is executed.
18:00:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:00:17 INFO  : Launch script is exported to file '/users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default.tcl'
18:01:29 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
18:01:43 INFO  : Disconnected from the channel tcfchan#5.
18:01:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:01:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:01:53 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:01:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:01:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:01:59 INFO  : 'jtag frequency' command is executed.
18:01:59 INFO  : Context for 'APU' is selected.
18:01:59 INFO  : System reset is completed.
18:02:02 INFO  : 'after 3000' command is executed.
18:02:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:02:05 INFO  : Device configured successfully with "/users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
18:02:05 INFO  : Context for 'APU' is selected.
18:02:05 INFO  : Hardware design and registers information is loaded from '/users/students/r0792566/Documents/SW_package/sw_project/project_sw/rsa_project_wrapper/export/rsa_project_wrapper/hw/rsa_project_wrapper.xsa'.
18:02:05 INFO  : 'configparams force-mem-access 1' command is executed.
18:02:05 INFO  : Context for 'APU' is selected.
18:02:05 INFO  : Sourcing of '/users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
18:02:05 INFO  : 'ps7_init' command is executed.
18:02:05 INFO  : 'ps7_post_config' command is executed.
18:02:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:02:05 INFO  : The application '/users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:02:05 INFO  : 'configparams force-mem-access 0' command is executed.
18:02:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /users/students/r0792566/Documents/SW_package/sw_project/project_sw/rsa_project_wrapper/export/rsa_project_wrapper/hw/rsa_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

18:02:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:02:05 INFO  : 'con' command is executed.
18:02:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:02:05 INFO  : Launch script is exported to file '/users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default.tcl'
18:03:14 INFO  : Disconnected from the channel tcfchan#7.
18:03:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:03:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:03:17 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:03:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:03:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:03:21 INFO  : 'jtag frequency' command is executed.
18:03:21 INFO  : Context for 'APU' is selected.
18:03:21 INFO  : System reset is completed.
18:03:24 INFO  : 'after 3000' command is executed.
18:03:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:03:26 INFO  : Device configured successfully with "/users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
18:03:26 INFO  : Context for 'APU' is selected.
18:03:26 INFO  : Hardware design and registers information is loaded from '/users/students/r0792566/Documents/SW_package/sw_project/project_sw/rsa_project_wrapper/export/rsa_project_wrapper/hw/rsa_project_wrapper.xsa'.
18:03:26 INFO  : 'configparams force-mem-access 1' command is executed.
18:03:26 INFO  : Context for 'APU' is selected.
18:03:26 INFO  : Sourcing of '/users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
18:03:26 INFO  : 'ps7_init' command is executed.
18:03:27 INFO  : 'ps7_post_config' command is executed.
18:03:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:03:27 INFO  : The application '/users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:03:27 INFO  : 'configparams force-mem-access 0' command is executed.
18:03:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /users/students/r0792566/Documents/SW_package/sw_project/project_sw/rsa_project_wrapper/export/rsa_project_wrapper/hw/rsa_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

18:03:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:03:27 INFO  : 'con' command is executed.
18:03:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:03:27 INFO  : Launch script is exported to file '/users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default.tcl'
18:05:00 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
18:05:15 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
18:05:33 INFO  : Disconnected from the channel tcfchan#8.
18:05:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:05:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:05:34 INFO  : 'jtag frequency' command is executed.
18:05:34 INFO  : Context for 'APU' is selected.
18:05:34 INFO  : System reset is completed.
18:05:37 INFO  : 'after 3000' command is executed.
18:05:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:05:40 INFO  : Device configured successfully with "/users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
18:05:40 INFO  : Context for 'APU' is selected.
18:05:40 INFO  : Hardware design and registers information is loaded from '/users/students/r0792566/Documents/SW_package/sw_project/project_sw/rsa_project_wrapper/export/rsa_project_wrapper/hw/rsa_project_wrapper.xsa'.
18:05:40 INFO  : 'configparams force-mem-access 1' command is executed.
18:05:40 INFO  : Context for 'APU' is selected.
18:05:40 INFO  : Sourcing of '/users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
18:05:40 INFO  : 'ps7_init' command is executed.
18:05:40 INFO  : 'ps7_post_config' command is executed.
18:05:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:05:40 INFO  : The application '/users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:05:40 INFO  : 'configparams force-mem-access 0' command is executed.
18:05:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /users/students/r0792566/Documents/SW_package/sw_project/project_sw/rsa_project_wrapper/export/rsa_project_wrapper/hw/rsa_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

18:05:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:05:40 INFO  : 'con' command is executed.
18:05:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:05:40 INFO  : Launch script is exported to file '/users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default.tcl'
18:06:25 INFO  : Disconnected from the channel tcfchan#10.
18:06:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:06:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:06:35 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:06:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:06:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:06:40 INFO  : 'jtag frequency' command is executed.
18:06:40 INFO  : Context for 'APU' is selected.
18:06:40 INFO  : System reset is completed.
18:06:43 INFO  : 'after 3000' command is executed.
18:06:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:06:46 INFO  : Device configured successfully with "/users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
18:06:46 INFO  : Context for 'APU' is selected.
18:06:46 INFO  : Hardware design and registers information is loaded from '/users/students/r0792566/Documents/SW_package/sw_project/project_sw/rsa_project_wrapper/export/rsa_project_wrapper/hw/rsa_project_wrapper.xsa'.
18:06:46 INFO  : 'configparams force-mem-access 1' command is executed.
18:06:46 INFO  : Context for 'APU' is selected.
18:06:46 INFO  : Sourcing of '/users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
18:06:46 INFO  : 'ps7_init' command is executed.
18:06:46 INFO  : 'ps7_post_config' command is executed.
18:06:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:06:46 INFO  : The application '/users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:06:46 INFO  : 'configparams force-mem-access 0' command is executed.
18:06:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /users/students/r0792566/Documents/SW_package/sw_project/project_sw/rsa_project_wrapper/export/rsa_project_wrapper/hw/rsa_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

18:06:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:06:46 INFO  : 'con' command is executed.
18:06:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:06:46 INFO  : Launch script is exported to file '/users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default.tcl'
18:07:57 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
18:08:20 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
18:08:35 INFO  : Disconnected from the channel tcfchan#11.
18:08:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:08:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:08:36 INFO  : 'jtag frequency' command is executed.
18:08:36 INFO  : Context for 'APU' is selected.
18:08:36 INFO  : System reset is completed.
18:08:39 INFO  : 'after 3000' command is executed.
18:08:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:08:42 INFO  : Device configured successfully with "/users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
18:08:42 INFO  : Context for 'APU' is selected.
18:08:42 INFO  : Hardware design and registers information is loaded from '/users/students/r0792566/Documents/SW_package/sw_project/project_sw/rsa_project_wrapper/export/rsa_project_wrapper/hw/rsa_project_wrapper.xsa'.
18:08:42 INFO  : 'configparams force-mem-access 1' command is executed.
18:08:42 INFO  : Context for 'APU' is selected.
18:08:42 INFO  : Sourcing of '/users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
18:08:42 INFO  : 'ps7_init' command is executed.
18:08:42 INFO  : 'ps7_post_config' command is executed.
18:08:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:42 INFO  : The application '/users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:08:42 INFO  : 'configparams force-mem-access 0' command is executed.
18:08:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /users/students/r0792566/Documents/SW_package/sw_project/project_sw/rsa_project_wrapper/export/rsa_project_wrapper/hw/rsa_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

18:08:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:42 INFO  : 'con' command is executed.
18:08:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:08:42 INFO  : Launch script is exported to file '/users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default.tcl'
18:09:51 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
18:10:09 INFO  : Disconnected from the channel tcfchan#14.
18:10:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:10:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:10:19 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:10:32 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
18:10:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:10:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:10:42 INFO  : 'jtag frequency' command is executed.
18:10:42 INFO  : Context for 'APU' is selected.
18:10:42 INFO  : System reset is completed.
18:10:45 INFO  : 'after 3000' command is executed.
18:10:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:10:48 INFO  : Device configured successfully with "/users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
18:10:48 INFO  : Context for 'APU' is selected.
18:10:48 INFO  : Hardware design and registers information is loaded from '/users/students/r0792566/Documents/SW_package/sw_project/project_sw/rsa_project_wrapper/export/rsa_project_wrapper/hw/rsa_project_wrapper.xsa'.
18:10:48 INFO  : 'configparams force-mem-access 1' command is executed.
18:10:48 INFO  : Context for 'APU' is selected.
18:10:48 INFO  : Sourcing of '/users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
18:10:48 INFO  : 'ps7_init' command is executed.
18:10:48 INFO  : 'ps7_post_config' command is executed.
18:10:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:10:48 INFO  : The application '/users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:10:48 INFO  : 'configparams force-mem-access 0' command is executed.
18:10:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /users/students/r0792566/Documents/SW_package/sw_project/project_sw/rsa_project_wrapper/export/rsa_project_wrapper/hw/rsa_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

18:10:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:10:48 INFO  : 'con' command is executed.
18:10:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:10:48 INFO  : Launch script is exported to file '/users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default.tcl'
18:14:55 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
18:15:29 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
18:16:15 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
18:16:26 INFO  : Disconnected from the channel tcfchan#16.
18:16:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:16:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:16:36 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:16:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:16:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:16:40 INFO  : 'jtag frequency' command is executed.
18:16:40 INFO  : Context for 'APU' is selected.
18:16:40 INFO  : System reset is completed.
18:16:43 INFO  : 'after 3000' command is executed.
18:16:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:16:46 INFO  : Device configured successfully with "/users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
18:16:46 INFO  : Context for 'APU' is selected.
18:16:46 INFO  : Hardware design and registers information is loaded from '/users/students/r0792566/Documents/SW_package/sw_project/project_sw/rsa_project_wrapper/export/rsa_project_wrapper/hw/rsa_project_wrapper.xsa'.
18:16:46 INFO  : 'configparams force-mem-access 1' command is executed.
18:16:46 INFO  : Context for 'APU' is selected.
18:16:46 INFO  : Sourcing of '/users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
18:16:46 INFO  : 'ps7_init' command is executed.
18:16:46 INFO  : 'ps7_post_config' command is executed.
18:16:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:16:46 INFO  : The application '/users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:16:46 INFO  : 'configparams force-mem-access 0' command is executed.
18:16:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /users/students/r0792566/Documents/SW_package/sw_project/project_sw/rsa_project_wrapper/export/rsa_project_wrapper/hw/rsa_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

18:16:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:16:46 INFO  : 'con' command is executed.
18:16:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:16:46 INFO  : Launch script is exported to file '/users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default.tcl'
18:20:46 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
18:21:34 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
18:23:15 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
18:23:28 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
18:28:42 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
18:28:56 INFO  : Disconnected from the channel tcfchan#19.
18:28:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:29:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:29:06 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:29:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:29:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:29:12 INFO  : 'jtag frequency' command is executed.
18:29:12 INFO  : Context for 'APU' is selected.
18:29:12 INFO  : System reset is completed.
18:29:15 INFO  : 'after 3000' command is executed.
18:29:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:29:17 INFO  : Device configured successfully with "/users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
18:29:17 INFO  : Context for 'APU' is selected.
18:29:17 INFO  : Hardware design and registers information is loaded from '/users/students/r0792566/Documents/SW_package/sw_project/project_sw/rsa_project_wrapper/export/rsa_project_wrapper/hw/rsa_project_wrapper.xsa'.
18:29:17 INFO  : 'configparams force-mem-access 1' command is executed.
18:29:17 INFO  : Context for 'APU' is selected.
18:29:17 INFO  : Sourcing of '/users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
18:29:17 INFO  : 'ps7_init' command is executed.
18:29:17 INFO  : 'ps7_post_config' command is executed.
18:29:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:29:18 INFO  : The application '/users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:29:18 INFO  : 'configparams force-mem-access 0' command is executed.
18:29:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /users/students/r0792566/Documents/SW_package/sw_project/project_sw/rsa_project_wrapper/export/rsa_project_wrapper/hw/rsa_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

18:29:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:29:18 INFO  : 'con' command is executed.
18:29:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:29:18 INFO  : Launch script is exported to file '/users/students/r0792566/Documents/SW_package/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default.tcl'
18:30:40 INFO  : Disconnected from the channel tcfchan#25.
