\hypertarget{struct__hw__uart__c4_1_1__hw__uart__c4__bitfields}{}\section{\+\_\+hw\+\_\+uart\+\_\+c4\+:\+:\+\_\+hw\+\_\+uart\+\_\+c4\+\_\+bitfields Struct Reference}
\label{struct__hw__uart__c4_1_1__hw__uart__c4__bitfields}\index{\+\_\+hw\+\_\+uart\+\_\+c4\+::\+\_\+hw\+\_\+uart\+\_\+c4\+\_\+bitfields@{\+\_\+hw\+\_\+uart\+\_\+c4\+::\+\_\+hw\+\_\+uart\+\_\+c4\+\_\+bitfields}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t \hyperlink{struct__hw__uart__c4_1_1__hw__uart__c4__bitfields_ad775bbffd61eb2e3ab6662715cb80905}{B\+R\+FA}\+: 5
\item 
uint8\+\_\+t \hyperlink{struct__hw__uart__c4_1_1__hw__uart__c4__bitfields_aa5fdc1d8d6883d8252a0677a585d104a}{M10}\+: 1
\item 
uint8\+\_\+t \hyperlink{struct__hw__uart__c4_1_1__hw__uart__c4__bitfields_a988db9de35f2e039cbbcfbe1d4b8e4dc}{M\+A\+E\+N2}\+: 1
\item 
uint8\+\_\+t \hyperlink{struct__hw__uart__c4_1_1__hw__uart__c4__bitfields_a637675cd39af95c369eceb3e505310d9}{M\+A\+E\+N1}\+: 1
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+uart\+\_\+c4\+::\+\_\+hw\+\_\+uart\+\_\+c4\+\_\+bitfields@{\+\_\+hw\+\_\+uart\+\_\+c4\+::\+\_\+hw\+\_\+uart\+\_\+c4\+\_\+bitfields}!B\+R\+FA@{B\+R\+FA}}
\index{B\+R\+FA@{B\+R\+FA}!\+\_\+hw\+\_\+uart\+\_\+c4\+::\+\_\+hw\+\_\+uart\+\_\+c4\+\_\+bitfields@{\+\_\+hw\+\_\+uart\+\_\+c4\+::\+\_\+hw\+\_\+uart\+\_\+c4\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{B\+R\+FA}{BRFA}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+uart\+\_\+c4\+::\+\_\+hw\+\_\+uart\+\_\+c4\+\_\+bitfields\+::\+B\+R\+FA}\hypertarget{struct__hw__uart__c4_1_1__hw__uart__c4__bitfields_ad775bbffd61eb2e3ab6662715cb80905}{}\label{struct__hw__uart__c4_1_1__hw__uart__c4__bitfields_ad775bbffd61eb2e3ab6662715cb80905}
\mbox{[}4\+:0\mbox{]} Baud Rate Fine Adjust \index{\+\_\+hw\+\_\+uart\+\_\+c4\+::\+\_\+hw\+\_\+uart\+\_\+c4\+\_\+bitfields@{\+\_\+hw\+\_\+uart\+\_\+c4\+::\+\_\+hw\+\_\+uart\+\_\+c4\+\_\+bitfields}!M10@{M10}}
\index{M10@{M10}!\+\_\+hw\+\_\+uart\+\_\+c4\+::\+\_\+hw\+\_\+uart\+\_\+c4\+\_\+bitfields@{\+\_\+hw\+\_\+uart\+\_\+c4\+::\+\_\+hw\+\_\+uart\+\_\+c4\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{M10}{M10}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+uart\+\_\+c4\+::\+\_\+hw\+\_\+uart\+\_\+c4\+\_\+bitfields\+::\+M10}\hypertarget{struct__hw__uart__c4_1_1__hw__uart__c4__bitfields_aa5fdc1d8d6883d8252a0677a585d104a}{}\label{struct__hw__uart__c4_1_1__hw__uart__c4__bitfields_aa5fdc1d8d6883d8252a0677a585d104a}
\mbox{[}5\mbox{]} 10-\/bit Mode select \index{\+\_\+hw\+\_\+uart\+\_\+c4\+::\+\_\+hw\+\_\+uart\+\_\+c4\+\_\+bitfields@{\+\_\+hw\+\_\+uart\+\_\+c4\+::\+\_\+hw\+\_\+uart\+\_\+c4\+\_\+bitfields}!M\+A\+E\+N1@{M\+A\+E\+N1}}
\index{M\+A\+E\+N1@{M\+A\+E\+N1}!\+\_\+hw\+\_\+uart\+\_\+c4\+::\+\_\+hw\+\_\+uart\+\_\+c4\+\_\+bitfields@{\+\_\+hw\+\_\+uart\+\_\+c4\+::\+\_\+hw\+\_\+uart\+\_\+c4\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{M\+A\+E\+N1}{MAEN1}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+uart\+\_\+c4\+::\+\_\+hw\+\_\+uart\+\_\+c4\+\_\+bitfields\+::\+M\+A\+E\+N1}\hypertarget{struct__hw__uart__c4_1_1__hw__uart__c4__bitfields_a637675cd39af95c369eceb3e505310d9}{}\label{struct__hw__uart__c4_1_1__hw__uart__c4__bitfields_a637675cd39af95c369eceb3e505310d9}
\mbox{[}7\mbox{]} Match Address Mode Enable 1 \index{\+\_\+hw\+\_\+uart\+\_\+c4\+::\+\_\+hw\+\_\+uart\+\_\+c4\+\_\+bitfields@{\+\_\+hw\+\_\+uart\+\_\+c4\+::\+\_\+hw\+\_\+uart\+\_\+c4\+\_\+bitfields}!M\+A\+E\+N2@{M\+A\+E\+N2}}
\index{M\+A\+E\+N2@{M\+A\+E\+N2}!\+\_\+hw\+\_\+uart\+\_\+c4\+::\+\_\+hw\+\_\+uart\+\_\+c4\+\_\+bitfields@{\+\_\+hw\+\_\+uart\+\_\+c4\+::\+\_\+hw\+\_\+uart\+\_\+c4\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{M\+A\+E\+N2}{MAEN2}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+uart\+\_\+c4\+::\+\_\+hw\+\_\+uart\+\_\+c4\+\_\+bitfields\+::\+M\+A\+E\+N2}\hypertarget{struct__hw__uart__c4_1_1__hw__uart__c4__bitfields_a988db9de35f2e039cbbcfbe1d4b8e4dc}{}\label{struct__hw__uart__c4_1_1__hw__uart__c4__bitfields_a988db9de35f2e039cbbcfbe1d4b8e4dc}
\mbox{[}6\mbox{]} Match Address Mode Enable 2 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+uart.\+h\end{DoxyCompactItemize}
