<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>stm32f4_blink_led: D:/123/stm32f4_blink_led-1.2.2-120323/inc/stm32f4xx.h File Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">stm32f4_blink_led
   &#160;<span id="projectnumber">1.2.2-120323</span>
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Defines</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a>  </div>
  <div class="headertitle">
<div class="title">D:/123/stm32f4_blink_led-1.2.2-120323/inc/stm32f4xx.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>CMSIS Cortex-M4 Device Peripheral Access Layer Header File. This file contains all the peripheral register's definitions, bits definitions and memory mapping for STM32F4xx devices.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="system__stm32f4xx_8h_source.html">system_stm32f4xx.h</a>&quot;</code><br/>
<code>#include &lt;stdint.h&gt;</code><br/>
</div><div class="textblock"><div class="dynheader">
Include dependency graph for stm32f4xx.h:</div>
<div class="dyncontent">
<div class="center"><img src="stm32f4xx_8h__incl.png" border="0" usemap="#_d_1_2123_2stm32f4__blink__led-1_82_82-120323_2inc_2stm32f4xx_8h" alt=""/></div>
<map name="_d_1_2123_2stm32f4__blink__led-1_82_82-120323_2inc_2stm32f4xx_8h" id="_d_1_2123_2stm32f4__blink__led-1_82_82-120323_2inc_2stm32f4xx_8h">
<area shape="rect" id="node3" href="core__cm4_8h.html" title="CMSIS Cortex&#45;M4 Core Peripheral Access Layer Header File." alt="" coords="146,80,243,107"/><area shape="rect" id="node13" href="system__stm32f4xx_8h.html" title="CMSIS Cortex&#45;M4 Device System Source File for STM32F4xx devices." alt="" coords="268,80,423,107"/><area shape="rect" id="node7" href="core__cm_instr_8h.html" title="CMSIS Cortex&#45;M Core Instruction Access Header File." alt="" coords="136,155,253,181"/><area shape="rect" id="node9" href="core__cm_func_8h.html" title="CMSIS Cortex&#45;M Core Function Access Header File." alt="" coords="278,155,396,181"/><area shape="rect" id="node11" href="core__cm4__simd_8h.html" title="CMSIS Cortex&#45;M4 SIMD Header File." alt="" coords="421,155,555,181"/></map>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="stm32f4xx_8h__dep__incl.png" border="0" usemap="#_d_1_2123_2stm32f4__blink__led-1_82_82-120323_2inc_2stm32f4xx_8hdep" alt=""/></div>
<map name="_d_1_2123_2stm32f4__blink__led-1_82_82-120323_2inc_2stm32f4xx_8hdep" id="_d_1_2123_2stm32f4__blink__led-1_82_82-120323_2inc_2stm32f4xx_8hdep">
<area shape="rect" id="node3" href="gpio_8c.html" title="GPIO driver." alt="" coords="5,155,320,181"/><area shape="rect" id="node5" href="gpio_8h.html" title="Header for gpio.c." alt="" coords="189,80,504,107"/><area shape="rect" id="node8" href="main_8c.html" title="Sample STM32F4 project." alt="" coords="369,155,689,181"/></map>
</div>
</div>
<p><a href="stm32f4xx_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog to Digital Converter.  <a href="struct_a_d_c___type_def.html#details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n___tx_mail_box___type_def.html">CAN_TxMailBox_TypeDef</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Controller Area Network TxMailBox.  <a href="struct_c_a_n___tx_mail_box___type_def.html#details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n___f_i_f_o_mail_box___type_def.html">CAN_FIFOMailBox_TypeDef</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Controller Area Network FIFOMailBox.  <a href="struct_c_a_n___f_i_f_o_mail_box___type_def.html#details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n___filter_register___type_def.html">CAN_FilterRegister_TypeDef</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Controller Area Network FilterRegister.  <a href="struct_c_a_n___filter_register___type_def.html#details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n___type_def.html">CAN_TypeDef</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Controller Area Network.  <a href="struct_c_a_n___type_def.html#details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_c___type_def.html">CRC_TypeDef</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">CRC calculation unit.  <a href="struct_c_r_c___type_def.html#details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_a_c___type_def.html">DAC_TypeDef</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Digital to Analog Converter.  <a href="struct_d_a_c___type_def.html#details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_b_g_m_c_u___type_def.html">DBGMCU_TypeDef</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Debug MCU.  <a href="struct_d_b_g_m_c_u___type_def.html#details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_c_m_i___type_def.html">DCMI_TypeDef</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">DCMI.  <a href="struct_d_c_m_i___type_def.html#details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Controller.  <a href="struct_d_m_a___stream___type_def.html#details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_h___type_def.html">ETH_TypeDef</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Ethernet MAC.  <a href="struct_e_t_h___type_def.html#details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_x_t_i___type_def.html">EXTI_TypeDef</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">External Interrupt/Event Controller.  <a href="struct_e_x_t_i___type_def.html#details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_l_a_s_h___type_def.html">FLASH_TypeDef</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">FLASH Registers.  <a href="struct_f_l_a_s_h___type_def.html#details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_s_m_c___bank1___type_def.html">FSMC_Bank1_TypeDef</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Flexible Static Memory Controller.  <a href="struct_f_s_m_c___bank1___type_def.html#details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_s_m_c___bank1_e___type_def.html">FSMC_Bank1E_TypeDef</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Flexible Static Memory Controller Bank1E.  <a href="struct_f_s_m_c___bank1_e___type_def.html#details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_s_m_c___bank2___type_def.html">FSMC_Bank2_TypeDef</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Flexible Static Memory Controller Bank2.  <a href="struct_f_s_m_c___bank2___type_def.html#details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_s_m_c___bank3___type_def.html">FSMC_Bank3_TypeDef</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Flexible Static Memory Controller Bank3.  <a href="struct_f_s_m_c___bank3___type_def.html#details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_s_m_c___bank4___type_def.html">FSMC_Bank4_TypeDef</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Flexible Static Memory Controller Bank4.  <a href="struct_f_s_m_c___bank4___type_def.html#details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">General Purpose I/O.  <a href="struct_g_p_i_o___type_def.html#details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s_c_f_g___type_def.html">SYSCFG_TypeDef</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">System configuration controller.  <a href="struct_s_y_s_c_f_g___type_def.html#details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html">I2C_TypeDef</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Inter-integrated Circuit Interface.  <a href="struct_i2_c___type_def.html#details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_w_d_g___type_def.html">IWDG_TypeDef</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent WATCHDOG.  <a href="struct_i_w_d_g___type_def.html#details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_r___type_def.html">PWR_TypeDef</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Power Control.  <a href="struct_p_w_r___type_def.html#details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html">RCC_TypeDef</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset and Clock Control.  <a href="struct_r_c_c___type_def.html#details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html">RTC_TypeDef</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Real-Time Clock.  <a href="struct_r_t_c___type_def.html#details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_i_o___type_def.html">SDIO_TypeDef</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SD host Interface.  <a href="struct_s_d_i_o___type_def.html#details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Serial Peripheral Interface.  <a href="struct_s_p_i___type_def.html#details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM.  <a href="struct_t_i_m___type_def.html#details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Universal Synchronous Asynchronous Receiver Transmitter.  <a href="struct_u_s_a_r_t___type_def.html#details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_w_w_d_g___type_def.html">WWDG_TypeDef</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Window WATCHDOG.  <a href="struct_w_w_d_g___type_def.html#details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_y_p___type_def.html">CRYP_TypeDef</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Crypto Processor.  <a href="struct_c_r_y_p___type_def.html#details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_a_s_h___type_def.html">HASH_TypeDef</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">HASH.  <a href="struct_h_a_s_h___type_def.html#details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_n_g___type_def.html">RNG_TypeDef</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">HASH.  <a href="struct_r_n_g___type_def.html#details">More...</a><br/></td></tr>
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___library__configuration__section.html#gab16ffe03509714c63d5e530131c494f4">__STM32F4XX_STDPERIPH_VERSION_MAIN</a>&#160;&#160;&#160;(0x01)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Comment the line below if you will not use the peripherals drivers. In this case, these drivers will not be included and the application code will be based on direct access to peripherals registers.  <a href="group___library__configuration__section.html#gab16ffe03509714c63d5e530131c494f4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___library__configuration__section.html#gadce716e810a51b042298fb21b63e5366">__STM32F4XX_STDPERIPH_VERSION_SUB1</a>&#160;&#160;&#160;(0x00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___library__configuration__section.html#ga4b16607e43a35289dc5ebb608b1261d4">__STM32F4XX_STDPERIPH_VERSION_SUB2</a>&#160;&#160;&#160;(0x00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___library__configuration__section.html#gad5bec5e54ac96b9238a6363f2088f85c">__STM32F4XX_STDPERIPH_VERSION_RC</a>&#160;&#160;&#160;(0x00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>__STM32F4XX_STDPERIPH_VERSION</b></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___configuration__section__for___c_m_s_i_s.html#ga45a97e4bb8b6ce7c334acc5f45ace3ba">__CM4_REV</a>&#160;&#160;&#160;0x0001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration of the Cortex-M4 Processor and Core Peripherals.  <a href="group___configuration__section__for___c_m_s_i_s.html#ga45a97e4bb8b6ce7c334acc5f45ace3ba"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___configuration__section__for___c_m_s_i_s.html#ga4127d1b31aaf336fab3d7329d117f448">__MPU_PRESENT</a>&#160;&#160;&#160;1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>&#160;&#160;&#160;4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gab58771b4ec03f9bdddc84770f7c95c68">__Vendor_SysTickConfig</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gac1ba8a48ca926bddc88be9bfd7d42641">__FPU_PRESENT</a>&#160;&#160;&#160;1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaffaf7c3f537d7a3370b1bbdda67a2bf6"></a><!-- doxytag: member="stm32f4xx.h::IS_FUNCTIONAL_STATE" ref="gaffaf7c3f537d7a3370b1bbdda67a2bf6" args="(STATE)" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_FUNCTIONAL_STATE</b>(STATE)&#160;&#160;&#160;(((STATE) == DISABLE) || ((STATE) == ENABLE))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga23a9099a5f8fc9c6e253c0eecb2be8db">FLASH_BASE</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gabea1f1810ebeac402164b42ab54bcdf9">CCMDATARAM_BASE</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga7d0fbfb8894012dbbb96754b95e562cd">SRAM1_BASE</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gadbb42a3d0a8a90a79d2146e4014241b1">SRAM2_BASE</a>&#160;&#160;&#160;((uint32_t)0x2001C000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga52e57051bdf8909222b36e5408a48f32">BKPSRAM_BASE</a>&#160;&#160;&#160;((uint32_t)0x40024000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gaddf0e199dccba83272b20c9fb4d3aaed">FSMC_R_BASE</a>&#160;&#160;&#160;((uint32_t)0xA0000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gaf98d1f99ecd952ee59e80b345d835bb0">CCMDATARAM_BB_BASE</a>&#160;&#160;&#160;((uint32_t)0x12000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gac4c4f61082e4b168f29d9cf97dc3ca5c">SRAM1_BB_BASE</a>&#160;&#160;&#160;((uint32_t)0x22000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gac33cb6edadf184ab9860d77089503922">SRAM2_BB_BASE</a>&#160;&#160;&#160;((uint32_t)0x2201C000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a>&#160;&#160;&#160;((uint32_t)0x42000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gaee19a30c9fa326bb10b547e4eaf4e250">BKPSRAM_BB_BASE</a>&#160;&#160;&#160;((uint32_t)0x42024000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga05e8f3d2e5868754a7cd88614955aecc"></a><!-- doxytag: member="stm32f4xx.h::SRAM_BASE" ref="ga05e8f3d2e5868754a7cd88614955aecc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SRAM_BASE</b>&#160;&#160;&#160;<a class="el" href="group___peripheral__memory__map.html#ga7d0fbfb8894012dbbb96754b95e562cd">SRAM1_BASE</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gad3548b6e2f017f39d399358f3ac98454">SRAM_BB_BASE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral__memory__map.html#gac4c4f61082e4b168f29d9cf97dc3ca5c">SRAM1_BB_BASE</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga45666d911f39addd4c8c0a0ac3388cfb"></a><!-- doxytag: member="stm32f4xx.h::APB1PERIPH_BASE" ref="ga45666d911f39addd4c8c0a0ac3388cfb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>APB1PERIPH_BASE</b>&#160;&#160;&#160;<a class="el" href="group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga25b99d6065f1c8f751e78f43ade652cb"></a><!-- doxytag: member="stm32f4xx.h::APB2PERIPH_BASE" ref="ga25b99d6065f1c8f751e78f43ade652cb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>APB2PERIPH_BASE</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga811a9a4ca17f0a50354a9169541d56c4"></a><!-- doxytag: member="stm32f4xx.h::AHB1PERIPH_BASE" ref="ga811a9a4ca17f0a50354a9169541d56c4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AHB1PERIPH_BASE</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gaeedaa71d22a1948492365e2cd26cfd46">AHB2PERIPH_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga00d0fe6ad532ab32f0f81cafca8d3aa5"></a><!-- doxytag: member="stm32f4xx.h::TIM2_BASE" ref="ga00d0fe6ad532ab32f0f81cafca8d3aa5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM2_BASE</b>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf0c34a518f87e1e505cd2332e989564a"></a><!-- doxytag: member="stm32f4xx.h::TIM3_BASE" ref="gaf0c34a518f87e1e505cd2332e989564a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM3_BASE</b>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga56e2d44b0002f316527b8913866a370d"></a><!-- doxytag: member="stm32f4xx.h::TIM4_BASE" ref="ga56e2d44b0002f316527b8913866a370d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM4_BASE</b>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3e1671477190d065ba7c944558336d7e"></a><!-- doxytag: member="stm32f4xx.h::TIM5_BASE" ref="ga3e1671477190d065ba7c944558336d7e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM5_BASE</b>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x0C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8268ec947929f192559f28c6bf7d1eac"></a><!-- doxytag: member="stm32f4xx.h::TIM6_BASE" ref="ga8268ec947929f192559f28c6bf7d1eac" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM6_BASE</b>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0ebf54364c6a2be6eb19ded6b18b6387"></a><!-- doxytag: member="stm32f4xx.h::TIM7_BASE" ref="ga0ebf54364c6a2be6eb19ded6b18b6387" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM7_BASE</b>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x1400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga33dea32fadbaecea161c2ef7927992fd"></a><!-- doxytag: member="stm32f4xx.h::TIM12_BASE" ref="ga33dea32fadbaecea161c2ef7927992fd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM12_BASE</b>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x1800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad20f79948e9359125a40bbf6ed063590"></a><!-- doxytag: member="stm32f4xx.h::TIM13_BASE" ref="gad20f79948e9359125a40bbf6ed063590" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM13_BASE</b>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x1C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga862855347d6e1d92730dfe17ee8e90b8"></a><!-- doxytag: member="stm32f4xx.h::TIM14_BASE" ref="ga862855347d6e1d92730dfe17ee8e90b8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM14_BASE</b>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4265e665d56225412e57a61d87417022"></a><!-- doxytag: member="stm32f4xx.h::RTC_BASE" ref="ga4265e665d56225412e57a61d87417022" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_BASE</b>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x2800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9a5bf4728ab93dea5b569f5b972cbe62"></a><!-- doxytag: member="stm32f4xx.h::WWDG_BASE" ref="ga9a5bf4728ab93dea5b569f5b972cbe62" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>WWDG_BASE</b>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x2C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8543ee4997296af5536b007cd4748f55"></a><!-- doxytag: member="stm32f4xx.h::IWDG_BASE" ref="ga8543ee4997296af5536b007cd4748f55" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IWDG_BASE</b>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x3000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa5f7b241ed5b756decd835300c9e7bc9"></a><!-- doxytag: member="stm32f4xx.h::I2S2ext_BASE" ref="gaa5f7b241ed5b756decd835300c9e7bc9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S2ext_BASE</b>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x3400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac3e357b4c25106ed375fb1affab6bb86"></a><!-- doxytag: member="stm32f4xx.h::SPI2_BASE" ref="gac3e357b4c25106ed375fb1affab6bb86" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI2_BASE</b>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x3800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae634fe8faa6922690e90fbec2fc86162"></a><!-- doxytag: member="stm32f4xx.h::SPI3_BASE" ref="gae634fe8faa6922690e90fbec2fc86162" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI3_BASE</b>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x3C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga89b61d6e6b09e94f3fccb7bef34e0263"></a><!-- doxytag: member="stm32f4xx.h::I2S3ext_BASE" ref="ga89b61d6e6b09e94f3fccb7bef34e0263" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S3ext_BASE</b>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gade83162a04bca0b15b39018a8e8ec090"></a><!-- doxytag: member="stm32f4xx.h::USART2_BASE" ref="gade83162a04bca0b15b39018a8e8ec090" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART2_BASE</b>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x4400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabe0d6539ac0026d598274ee7f45b0251"></a><!-- doxytag: member="stm32f4xx.h::USART3_BASE" ref="gabe0d6539ac0026d598274ee7f45b0251" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART3_BASE</b>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x4800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga94d92270bf587ccdc3a37a5bb5d20467"></a><!-- doxytag: member="stm32f4xx.h::UART4_BASE" ref="ga94d92270bf587ccdc3a37a5bb5d20467" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UART4_BASE</b>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x4C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa155689c0e206e6994951dc3cf31052a"></a><!-- doxytag: member="stm32f4xx.h::UART5_BASE" ref="gaa155689c0e206e6994951dc3cf31052a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UART5_BASE</b>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x5000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacd72dbffb1738ca87c838545c4eb85a3"></a><!-- doxytag: member="stm32f4xx.h::I2C1_BASE" ref="gacd72dbffb1738ca87c838545c4eb85a3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C1_BASE</b>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x5400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga04bda70f25c795fb79f163b633ad4a5d"></a><!-- doxytag: member="stm32f4xx.h::I2C2_BASE" ref="ga04bda70f25c795fb79f163b633ad4a5d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C2_BASE</b>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x5800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4e8b9198748235a1729e1e8f8f24983b"></a><!-- doxytag: member="stm32f4xx.h::I2C3_BASE" ref="ga4e8b9198748235a1729e1e8f8f24983b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C3_BASE</b>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x5C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad8e45ea6c032d9fce1b0516fff9d8eaa"></a><!-- doxytag: member="stm32f4xx.h::CAN1_BASE" ref="gad8e45ea6c032d9fce1b0516fff9d8eaa" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN1_BASE</b>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x6400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf7b8267b0d439f8f3e82f86be4b9fba1"></a><!-- doxytag: member="stm32f4xx.h::CAN2_BASE" ref="gaf7b8267b0d439f8f3e82f86be4b9fba1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN2_BASE</b>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x6800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac691ec23dace8b7a649a25acb110217a"></a><!-- doxytag: member="stm32f4xx.h::PWR_BASE" ref="gac691ec23dace8b7a649a25acb110217a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWR_BASE</b>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x7000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gad18d0b914c7f68cecbee1a2d23a67d38">DAC_BASE</a>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x7400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf8aa324ca5011b8173ab16585ed7324a"></a><!-- doxytag: member="stm32f4xx.h::TIM1_BASE" ref="gaf8aa324ca5011b8173ab16585ed7324a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM1_BASE</b>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5b72f698b7a048a6f9fcfe2efe5bc1db"></a><!-- doxytag: member="stm32f4xx.h::TIM8_BASE" ref="ga5b72f698b7a048a6f9fcfe2efe5bc1db" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM8_BASE</b>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga86162ab3f740db9026c1320d46938b4d"></a><!-- doxytag: member="stm32f4xx.h::USART1_BASE" ref="ga86162ab3f740db9026c1320d46938b4d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART1_BASE</b>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gade4d3907fd0387ee832f426f52d568bb"></a><!-- doxytag: member="stm32f4xx.h::USART6_BASE" ref="gade4d3907fd0387ee832f426f52d568bb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART6_BASE</b>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x1400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga695c9a2f892363a1c942405c8d351b91"></a><!-- doxytag: member="stm32f4xx.h::ADC1_BASE" ref="ga695c9a2f892363a1c942405c8d351b91" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC1_BASE</b>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6544abc57f9759f610eee09a02442ae6"></a><!-- doxytag: member="stm32f4xx.h::ADC2_BASE" ref="ga6544abc57f9759f610eee09a02442ae6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC2_BASE</b>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x2100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaca766f86c8e0b00a8e2b0224dcbb4c82"></a><!-- doxytag: member="stm32f4xx.h::ADC3_BASE" ref="gaca766f86c8e0b00a8e2b0224dcbb4c82" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC3_BASE</b>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x2200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad06cb9e5985bd216a376f26f22303cd6"></a><!-- doxytag: member="stm32f4xx.h::ADC_BASE" ref="gad06cb9e5985bd216a376f26f22303cd6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_BASE</b>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x2300)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga95dd0abbc6767893b4b02935fa846f52"></a><!-- doxytag: member="stm32f4xx.h::SDIO_BASE" ref="ga95dd0abbc6767893b4b02935fa846f52" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SDIO_BASE</b>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x2C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga50cd8b47929f18b05efbd0f41253bf8d"></a><!-- doxytag: member="stm32f4xx.h::SPI1_BASE" ref="ga50cd8b47929f18b05efbd0f41253bf8d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI1_BASE</b>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x3000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga62246020bf3b34b6a4d8d0e84ec79d3d"></a><!-- doxytag: member="stm32f4xx.h::SYSCFG_BASE" ref="ga62246020bf3b34b6a4d8d0e84ec79d3d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYSCFG_BASE</b>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x3800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga87371508b3bcdcd98cd1ec629be29061"></a><!-- doxytag: member="stm32f4xx.h::EXTI_BASE" ref="ga87371508b3bcdcd98cd1ec629be29061" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_BASE</b>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x3C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga92ae902be7902560939223dd765ece08"></a><!-- doxytag: member="stm32f4xx.h::TIM9_BASE" ref="ga92ae902be7902560939223dd765ece08" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM9_BASE</b>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3eff32f3801db31fb4b61d5618cad54a"></a><!-- doxytag: member="stm32f4xx.h::TIM10_BASE" ref="ga3eff32f3801db31fb4b61d5618cad54a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM10_BASE</b>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x4400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga3a4a06bb84c703084f0509e105ffaf1d">TIM11_BASE</a>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x4800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad7723846cc5db8e43a44d78cf21f6efa"></a><!-- doxytag: member="stm32f4xx.h::GPIOA_BASE" ref="gad7723846cc5db8e43a44d78cf21f6efa" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIOA_BASE</b>&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac944a89eb789000ece920c0f89cb6a68"></a><!-- doxytag: member="stm32f4xx.h::GPIOB_BASE" ref="gac944a89eb789000ece920c0f89cb6a68" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIOB_BASE</b>&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga26f267dc35338eef219544c51f1e6b3f"></a><!-- doxytag: member="stm32f4xx.h::GPIOC_BASE" ref="ga26f267dc35338eef219544c51f1e6b3f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIOC_BASE</b>&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1a93ab27129f04064089616910c296ec"></a><!-- doxytag: member="stm32f4xx.h::GPIOD_BASE" ref="ga1a93ab27129f04064089616910c296ec" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIOD_BASE</b>&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x0C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab487b1983d936c4fee3e9e88b95aad9d"></a><!-- doxytag: member="stm32f4xx.h::GPIOE_BASE" ref="gab487b1983d936c4fee3e9e88b95aad9d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIOE_BASE</b>&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7f9a3f4223a1a784af464a114978d26e"></a><!-- doxytag: member="stm32f4xx.h::GPIOF_BASE" ref="ga7f9a3f4223a1a784af464a114978d26e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIOF_BASE</b>&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x1400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5d8ca4020f2e8c00bde974e8e7c13cfe"></a><!-- doxytag: member="stm32f4xx.h::GPIOG_BASE" ref="ga5d8ca4020f2e8c00bde974e8e7c13cfe" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIOG_BASE</b>&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x1800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaee4716389f3a1c727495375b76645608"></a><!-- doxytag: member="stm32f4xx.h::GPIOH_BASE" ref="gaee4716389f3a1c727495375b76645608" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIOH_BASE</b>&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x1C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga50acf918c2e1c4597d5ccfe25eb3ad3d"></a><!-- doxytag: member="stm32f4xx.h::GPIOI_BASE" ref="ga50acf918c2e1c4597d5ccfe25eb3ad3d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIOI_BASE</b>&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga656a447589e785594cbf2f45c835ad7e"></a><!-- doxytag: member="stm32f4xx.h::CRC_BASE" ref="ga656a447589e785594cbf2f45c835ad7e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CRC_BASE</b>&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x3000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0e681b03f364532055d88f63fec0d99d"></a><!-- doxytag: member="stm32f4xx.h::RCC_BASE" ref="ga0e681b03f364532055d88f63fec0d99d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_BASE</b>&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x3800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8e21f4845015730c5731763169ec0e9b"></a><!-- doxytag: member="stm32f4xx.h::FLASH_R_BASE" ref="ga8e21f4845015730c5731763169ec0e9b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_R_BASE</b>&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x3C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab2d8a917a0e4ea99a22ac6ebf279bc72"></a><!-- doxytag: member="stm32f4xx.h::DMA1_BASE" ref="gab2d8a917a0e4ea99a22ac6ebf279bc72" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1_BASE</b>&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x6000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0d3c52aa35dcc68f78b704dfde57ba95"></a><!-- doxytag: member="stm32f4xx.h::DMA1_Stream0_BASE" ref="ga0d3c52aa35dcc68f78b704dfde57ba95" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1_Stream0_BASE</b>&#160;&#160;&#160;(DMA1_BASE + 0x010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5b4152cef577e37eccc9311d8bdbf3c2"></a><!-- doxytag: member="stm32f4xx.h::DMA1_Stream1_BASE" ref="ga5b4152cef577e37eccc9311d8bdbf3c2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1_Stream1_BASE</b>&#160;&#160;&#160;(DMA1_BASE + 0x028)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga48a551ee91d3f07dd74347fdb35c703d"></a><!-- doxytag: member="stm32f4xx.h::DMA1_Stream2_BASE" ref="ga48a551ee91d3f07dd74347fdb35c703d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1_Stream2_BASE</b>&#160;&#160;&#160;(DMA1_BASE + 0x040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac51deb54ff7cfe1290dfcf517ae67127"></a><!-- doxytag: member="stm32f4xx.h::DMA1_Stream3_BASE" ref="gac51deb54ff7cfe1290dfcf517ae67127" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1_Stream3_BASE</b>&#160;&#160;&#160;(DMA1_BASE + 0x058)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga757a3c0d866c0fe68c6176156065a26b"></a><!-- doxytag: member="stm32f4xx.h::DMA1_Stream4_BASE" ref="ga757a3c0d866c0fe68c6176156065a26b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1_Stream4_BASE</b>&#160;&#160;&#160;(DMA1_BASE + 0x070)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0ded7bed8969fe2e2d616e7f90eb7654"></a><!-- doxytag: member="stm32f4xx.h::DMA1_Stream5_BASE" ref="ga0ded7bed8969fe2e2d616e7f90eb7654" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1_Stream5_BASE</b>&#160;&#160;&#160;(DMA1_BASE + 0x088)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga58998ddc40adb6361704d6c9dad08125"></a><!-- doxytag: member="stm32f4xx.h::DMA1_Stream6_BASE" ref="ga58998ddc40adb6361704d6c9dad08125" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1_Stream6_BASE</b>&#160;&#160;&#160;(DMA1_BASE + 0x0A0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga82186dd6d3f60995d428b34c041919d7"></a><!-- doxytag: member="stm32f4xx.h::DMA1_Stream7_BASE" ref="ga82186dd6d3f60995d428b34c041919d7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1_Stream7_BASE</b>&#160;&#160;&#160;(DMA1_BASE + 0x0B8)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab72a9ae145053ee13d1d491fb5c1df64"></a><!-- doxytag: member="stm32f4xx.h::DMA2_BASE" ref="gab72a9ae145053ee13d1d491fb5c1df64" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA2_BASE</b>&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x6400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac4c67b24726ba6b94d03adb351bcec4d"></a><!-- doxytag: member="stm32f4xx.h::DMA2_Stream0_BASE" ref="gac4c67b24726ba6b94d03adb351bcec4d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA2_Stream0_BASE</b>&#160;&#160;&#160;(DMA2_BASE + 0x010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga35512bdc3f5e9df4557c2fbe7935d0b1"></a><!-- doxytag: member="stm32f4xx.h::DMA2_Stream1_BASE" ref="ga35512bdc3f5e9df4557c2fbe7935d0b1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA2_Stream1_BASE</b>&#160;&#160;&#160;(DMA2_BASE + 0x028)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaed33a06f08188466f2ede06160984e9a"></a><!-- doxytag: member="stm32f4xx.h::DMA2_Stream2_BASE" ref="gaed33a06f08188466f2ede06160984e9a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA2_Stream2_BASE</b>&#160;&#160;&#160;(DMA2_BASE + 0x040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf3a9480e08c6ae94f4482e0cdaebdd17"></a><!-- doxytag: member="stm32f4xx.h::DMA2_Stream3_BASE" ref="gaf3a9480e08c6ae94f4482e0cdaebdd17" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA2_Stream3_BASE</b>&#160;&#160;&#160;(DMA2_BASE + 0x058)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad1e67740e6301233473f64638145dd1f"></a><!-- doxytag: member="stm32f4xx.h::DMA2_Stream4_BASE" ref="gad1e67740e6301233473f64638145dd1f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA2_Stream4_BASE</b>&#160;&#160;&#160;(DMA2_BASE + 0x070)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaed1460fdc407b6decfbffccb0260d0af"></a><!-- doxytag: member="stm32f4xx.h::DMA2_Stream5_BASE" ref="gaed1460fdc407b6decfbffccb0260d0af" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA2_Stream5_BASE</b>&#160;&#160;&#160;(DMA2_BASE + 0x088)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5e81174c96fd204fa7c82c815e85c8e6"></a><!-- doxytag: member="stm32f4xx.h::DMA2_Stream6_BASE" ref="ga5e81174c96fd204fa7c82c815e85c8e6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA2_Stream6_BASE</b>&#160;&#160;&#160;(DMA2_BASE + 0x0A0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa9faa708ad2440d24eb1064cba9bb06d"></a><!-- doxytag: member="stm32f4xx.h::DMA2_Stream7_BASE" ref="gaa9faa708ad2440d24eb1064cba9bb06d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA2_Stream7_BASE</b>&#160;&#160;&#160;(DMA2_BASE + 0x0B8)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad965a7b1106ece575ed3da10c45c65cc"></a><!-- doxytag: member="stm32f4xx.h::ETH_BASE" ref="gad965a7b1106ece575ed3da10c45c65cc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_BASE</b>&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3cf7005808feb61bff1fee01e50a711a"></a><!-- doxytag: member="stm32f4xx.h::ETH_MAC_BASE" ref="ga3cf7005808feb61bff1fee01e50a711a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MAC_BASE</b>&#160;&#160;&#160;(ETH_BASE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4946f2b3b03f7998343ac1778fbcf725"></a><!-- doxytag: member="stm32f4xx.h::ETH_MMC_BASE" ref="ga4946f2b3b03f7998343ac1778fbcf725" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MMC_BASE</b>&#160;&#160;&#160;(ETH_BASE + 0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa0f60b922aeb7275c785cbaa8f94ecf0"></a><!-- doxytag: member="stm32f4xx.h::ETH_PTP_BASE" ref="gaa0f60b922aeb7275c785cbaa8f94ecf0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_PTP_BASE</b>&#160;&#160;&#160;(ETH_BASE + 0x0700)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gace2114e1b37c1ba88d60f3e831b67e93">ETH_DMA_BASE</a>&#160;&#160;&#160;(ETH_BASE + 0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga55b794507e021135486de57129a2505c"></a><!-- doxytag: member="stm32f4xx.h::DCMI_BASE" ref="ga55b794507e021135486de57129a2505c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCMI_BASE</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaeedaa71d22a1948492365e2cd26cfd46">AHB2PERIPH_BASE</a> + 0x50000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga019f3ad3b3212e56b45984efd8b8efef"></a><!-- doxytag: member="stm32f4xx.h::CRYP_BASE" ref="ga019f3ad3b3212e56b45984efd8b8efef" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CRYP_BASE</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaeedaa71d22a1948492365e2cd26cfd46">AHB2PERIPH_BASE</a> + 0x60000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga398d121ca28c3f0f90a140b62184e242"></a><!-- doxytag: member="stm32f4xx.h::HASH_BASE" ref="ga398d121ca28c3f0f90a140b62184e242" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>HASH_BASE</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaeedaa71d22a1948492365e2cd26cfd46">AHB2PERIPH_BASE</a> + 0x60400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gab92662976cfe62457141e5b4f83d541c">RNG_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaeedaa71d22a1948492365e2cd26cfd46">AHB2PERIPH_BASE</a> + 0x60800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad196fe6f5e4041b201d14f43508c06d2"></a><!-- doxytag: member="stm32f4xx.h::FSMC_Bank1_R_BASE" ref="gad196fe6f5e4041b201d14f43508c06d2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FSMC_Bank1_R_BASE</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaddf0e199dccba83272b20c9fb4d3aaed">FSMC_R_BASE</a> + 0x0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaea182589c84aee30b7f735474d8774e2"></a><!-- doxytag: member="stm32f4xx.h::FSMC_Bank1E_R_BASE" ref="gaea182589c84aee30b7f735474d8774e2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FSMC_Bank1E_R_BASE</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaddf0e199dccba83272b20c9fb4d3aaed">FSMC_R_BASE</a> + 0x0104)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3cb46d62f4f6458e186a5a4c753e4918"></a><!-- doxytag: member="stm32f4xx.h::FSMC_Bank2_R_BASE" ref="ga3cb46d62f4f6458e186a5a4c753e4918" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FSMC_Bank2_R_BASE</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaddf0e199dccba83272b20c9fb4d3aaed">FSMC_R_BASE</a> + 0x0060)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacf056152c9e5aefcc67db78d1302c0d7"></a><!-- doxytag: member="stm32f4xx.h::FSMC_Bank3_R_BASE" ref="gacf056152c9e5aefcc67db78d1302c0d7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FSMC_Bank3_R_BASE</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaddf0e199dccba83272b20c9fb4d3aaed">FSMC_R_BASE</a> + 0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf9e5417133160b0bdd0498d982acec19"></a><!-- doxytag: member="stm32f4xx.h::FSMC_Bank4_R_BASE" ref="gaf9e5417133160b0bdd0498d982acec19" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FSMC_Bank4_R_BASE</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaddf0e199dccba83272b20c9fb4d3aaed">FSMC_R_BASE</a> + 0x00A0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4adaf4fd82ccc3a538f1f27a70cdbbef"></a><!-- doxytag: member="stm32f4xx.h::DBGMCU_BASE" ref="ga4adaf4fd82ccc3a538f1f27a70cdbbef" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DBGMCU_BASE</b>&#160;&#160;&#160;((uint32_t )0xE0042000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3cfac9f2e43673f790f8668d48b4b92b"></a><!-- doxytag: member="stm32f4xx.h::TIM2" ref="ga3cfac9f2e43673f790f8668d48b4b92b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM2</b>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) TIM2_BASE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga61ee4c391385607d7af432b63905fcc9"></a><!-- doxytag: member="stm32f4xx.h::TIM3" ref="ga61ee4c391385607d7af432b63905fcc9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM3</b>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) TIM3_BASE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga91a09bad8bdc7a1cb3d85cf49c94c8ec"></a><!-- doxytag: member="stm32f4xx.h::TIM4" ref="ga91a09bad8bdc7a1cb3d85cf49c94c8ec" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM4</b>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) TIM4_BASE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5125ff6a23a2ed66e2e19bd196128c14"></a><!-- doxytag: member="stm32f4xx.h::TIM5" ref="ga5125ff6a23a2ed66e2e19bd196128c14" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM5</b>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) TIM5_BASE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac7b4ed55f9201b498b38c962cca97314"></a><!-- doxytag: member="stm32f4xx.h::TIM6" ref="gac7b4ed55f9201b498b38c962cca97314" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM6</b>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) TIM6_BASE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga49267c49946fd61db6af8b49bcf16394"></a><!-- doxytag: member="stm32f4xx.h::TIM7" ref="ga49267c49946fd61db6af8b49bcf16394" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM7</b>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) TIM7_BASE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2397f8a0f8e7aa10cf8e8c049e431e53"></a><!-- doxytag: member="stm32f4xx.h::TIM12" ref="ga2397f8a0f8e7aa10cf8e8c049e431e53" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM12</b>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) TIM12_BASE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5a959a833074d59bf6cc7fb437c65b18"></a><!-- doxytag: member="stm32f4xx.h::TIM13" ref="ga5a959a833074d59bf6cc7fb437c65b18" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM13</b>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) TIM13_BASE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2dd30f46fad69dd73e1d8941a43daffe"></a><!-- doxytag: member="stm32f4xx.h::TIM14" ref="ga2dd30f46fad69dd73e1d8941a43daffe" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM14</b>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) TIM14_BASE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5359a088f5d8b20ce74d920e46059304"></a><!-- doxytag: member="stm32f4xx.h::RTC" ref="ga5359a088f5d8b20ce74d920e46059304" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC</b>&#160;&#160;&#160;((<a class="el" href="struct_r_t_c___type_def.html">RTC_TypeDef</a> *) RTC_BASE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9821fd01757986612ddb8982e2fe27f1"></a><!-- doxytag: member="stm32f4xx.h::WWDG" ref="ga9821fd01757986612ddb8982e2fe27f1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>WWDG</b>&#160;&#160;&#160;((<a class="el" href="struct_w_w_d_g___type_def.html">WWDG_TypeDef</a> *) WWDG_BASE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad16b79dd94ee85d261d08a8ee94187e7"></a><!-- doxytag: member="stm32f4xx.h::IWDG" ref="gad16b79dd94ee85d261d08a8ee94187e7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IWDG</b>&#160;&#160;&#160;((<a class="el" href="struct_i_w_d_g___type_def.html">IWDG_TypeDef</a> *) IWDG_BASE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9efe6de71871a01dd38abcb229f30c02"></a><!-- doxytag: member="stm32f4xx.h::I2S2ext" ref="ga9efe6de71871a01dd38abcb229f30c02" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S2ext</b>&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *) I2S2ext_BASE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf2c3d8ce359dcfbb2261e07ed42af72b"></a><!-- doxytag: member="stm32f4xx.h::SPI2" ref="gaf2c3d8ce359dcfbb2261e07ed42af72b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI2</b>&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *) SPI2_BASE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab2339cbf25502bf562b19208b1b257fc"></a><!-- doxytag: member="stm32f4xx.h::SPI3" ref="gab2339cbf25502bf562b19208b1b257fc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI3</b>&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *) SPI3_BASE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga15b3a03302ed53911099c5216da0b1cf"></a><!-- doxytag: member="stm32f4xx.h::I2S3ext" ref="ga15b3a03302ed53911099c5216da0b1cf" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S3ext</b>&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *) I2S3ext_BASE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf114a9eab03ca08a6fb720e511595930"></a><!-- doxytag: member="stm32f4xx.h::USART2" ref="gaf114a9eab03ca08a6fb720e511595930" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART2</b>&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *) USART2_BASE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2350115553c1fe0a7bc14e6a7ec6a225"></a><!-- doxytag: member="stm32f4xx.h::USART3" ref="ga2350115553c1fe0a7bc14e6a7ec6a225" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART3</b>&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *) USART3_BASE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7c035f6f443c999fc043b2b7fb598800"></a><!-- doxytag: member="stm32f4xx.h::UART4" ref="ga7c035f6f443c999fc043b2b7fb598800" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UART4</b>&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *) UART4_BASE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9274e37cf5e8a174fc5dd627b98ec0fe"></a><!-- doxytag: member="stm32f4xx.h::UART5" ref="ga9274e37cf5e8a174fc5dd627b98ec0fe" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UART5</b>&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *) UART5_BASE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab45d257574da6fe1f091cc45b7eda6cc"></a><!-- doxytag: member="stm32f4xx.h::I2C1" ref="gab45d257574da6fe1f091cc45b7eda6cc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C1</b>&#160;&#160;&#160;((<a class="el" href="struct_i2_c___type_def.html">I2C_TypeDef</a> *) I2C1_BASE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafa60ac20c1921ef1002083bb3e1f5d16"></a><!-- doxytag: member="stm32f4xx.h::I2C2" ref="gafa60ac20c1921ef1002083bb3e1f5d16" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C2</b>&#160;&#160;&#160;((<a class="el" href="struct_i2_c___type_def.html">I2C_TypeDef</a> *) I2C2_BASE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1489b37ed2bca9d9c659119590583bda"></a><!-- doxytag: member="stm32f4xx.h::I2C3" ref="ga1489b37ed2bca9d9c659119590583bda" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C3</b>&#160;&#160;&#160;((<a class="el" href="struct_i2_c___type_def.html">I2C_TypeDef</a> *) I2C3_BASE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4964ecb6a5c689aaf8ee2832b8093aac"></a><!-- doxytag: member="stm32f4xx.h::CAN1" ref="ga4964ecb6a5c689aaf8ee2832b8093aac" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN1</b>&#160;&#160;&#160;((<a class="el" href="struct_c_a_n___type_def.html">CAN_TypeDef</a> *) CAN1_BASE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac5e4c86ed487dc91418b156e24808033"></a><!-- doxytag: member="stm32f4xx.h::CAN2" ref="gac5e4c86ed487dc91418b156e24808033" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN2</b>&#160;&#160;&#160;((<a class="el" href="struct_c_a_n___type_def.html">CAN_TypeDef</a> *) CAN2_BASE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga04651c526497822a859942b928e57f8e"></a><!-- doxytag: member="stm32f4xx.h::PWR" ref="ga04651c526497822a859942b928e57f8e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWR</b>&#160;&#160;&#160;((<a class="el" href="struct_p_w_r___type_def.html">PWR_TypeDef</a> *) PWR_BASE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4aa2a4ab86ce00c23035e5cee2e7fc7e"></a><!-- doxytag: member="stm32f4xx.h::DAC" ref="ga4aa2a4ab86ce00c23035e5cee2e7fc7e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DAC</b>&#160;&#160;&#160;((<a class="el" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gad18d0b914c7f68cecbee1a2d23a67d38">DAC_BASE</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2e87451fea8dc9380056d3cfc5ed81fb"></a><!-- doxytag: member="stm32f4xx.h::TIM1" ref="ga2e87451fea8dc9380056d3cfc5ed81fb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM1</b>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) TIM1_BASE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9a3660400b17735e91331f256095810e"></a><!-- doxytag: member="stm32f4xx.h::TIM8" ref="ga9a3660400b17735e91331f256095810e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM8</b>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) TIM8_BASE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga92871691058ff7ccffd7635930cb08da"></a><!-- doxytag: member="stm32f4xx.h::USART1" ref="ga92871691058ff7ccffd7635930cb08da" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART1</b>&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *) USART1_BASE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2dab39a19ce3dd05fe360dcbb7b5dc84"></a><!-- doxytag: member="stm32f4xx.h::USART6" ref="ga2dab39a19ce3dd05fe360dcbb7b5dc84" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART6</b>&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *) USART6_BASE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga54d148b91f3d356713f7e367a2243bea"></a><!-- doxytag: member="stm32f4xx.h::ADC" ref="ga54d148b91f3d356713f7e367a2243bea" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC</b>&#160;&#160;&#160;((<a class="el" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *) ADC_BASE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga90d2d5c526ce5c0a551f533eccbee71a"></a><!-- doxytag: member="stm32f4xx.h::ADC1" ref="ga90d2d5c526ce5c0a551f533eccbee71a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC1</b>&#160;&#160;&#160;((<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *) ADC1_BASE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac5503ae96c26b4475226f96715a1bf1e"></a><!-- doxytag: member="stm32f4xx.h::ADC2" ref="gac5503ae96c26b4475226f96715a1bf1e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC2</b>&#160;&#160;&#160;((<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *) ADC2_BASE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae917784606daf6b04c9b7b96b40c2f74"></a><!-- doxytag: member="stm32f4xx.h::ADC3" ref="gae917784606daf6b04c9b7b96b40c2f74" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC3</b>&#160;&#160;&#160;((<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *) ADC3_BASE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8149aa2760fffac16bc75216d5fd9331"></a><!-- doxytag: member="stm32f4xx.h::SDIO" ref="ga8149aa2760fffac16bc75216d5fd9331" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SDIO</b>&#160;&#160;&#160;((<a class="el" href="struct_s_d_i_o___type_def.html">SDIO_TypeDef</a> *) SDIO_BASE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad483be344a28ac800be8f03654a9612f"></a><!-- doxytag: member="stm32f4xx.h::SPI1" ref="gad483be344a28ac800be8f03654a9612f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI1</b>&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *) SPI1_BASE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3c833fe1c486cb62250ccbca32899cb8"></a><!-- doxytag: member="stm32f4xx.h::SYSCFG" ref="ga3c833fe1c486cb62250ccbca32899cb8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYSCFG</b>&#160;&#160;&#160;((<a class="el" href="struct_s_y_s_c_f_g___type_def.html">SYSCFG_TypeDef</a> *) SYSCFG_BASE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9189e770cd9b63dadd36683eb9843cac"></a><!-- doxytag: member="stm32f4xx.h::EXTI" ref="ga9189e770cd9b63dadd36683eb9843cac" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI</b>&#160;&#160;&#160;((<a class="el" href="struct_e_x_t_i___type_def.html">EXTI_TypeDef</a> *) EXTI_BASE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf52b4b4c36110a0addfa98059f54a50e"></a><!-- doxytag: member="stm32f4xx.h::TIM9" ref="gaf52b4b4c36110a0addfa98059f54a50e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM9</b>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) TIM9_BASE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga46b2ad3f5f506f0f8df0d2ec3e767267"></a><!-- doxytag: member="stm32f4xx.h::TIM10" ref="ga46b2ad3f5f506f0f8df0d2ec3e767267" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM10</b>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) TIM10_BASE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacfd11ef966c7165f57e2cebe0abc71ad"></a><!-- doxytag: member="stm32f4xx.h::TIM11" ref="gacfd11ef966c7165f57e2cebe0abc71ad" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM11</b>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga3a4a06bb84c703084f0509e105ffaf1d">TIM11_BASE</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac485358099728ddae050db37924dd6b7"></a><!-- doxytag: member="stm32f4xx.h::GPIOA" ref="gac485358099728ddae050db37924dd6b7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIOA</b>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) GPIOA_BASE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga68b66ac73be4c836db878a42e1fea3cd"></a><!-- doxytag: member="stm32f4xx.h::GPIOB" ref="ga68b66ac73be4c836db878a42e1fea3cd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIOB</b>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) GPIOB_BASE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2dca03332d620196ba943bc2346eaa08"></a><!-- doxytag: member="stm32f4xx.h::GPIOC" ref="ga2dca03332d620196ba943bc2346eaa08" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIOC</b>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) GPIOC_BASE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7580b1a929ea9df59725ba9c18eba6ac"></a><!-- doxytag: member="stm32f4xx.h::GPIOD" ref="ga7580b1a929ea9df59725ba9c18eba6ac" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIOD</b>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) GPIOD_BASE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae04bdb5e8acc47cab1d0532e6b0d0763"></a><!-- doxytag: member="stm32f4xx.h::GPIOE" ref="gae04bdb5e8acc47cab1d0532e6b0d0763" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIOE</b>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) GPIOE_BASE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga43c3022dede7c9db7a58d3c3409dbc8d"></a><!-- doxytag: member="stm32f4xx.h::GPIOF" ref="ga43c3022dede7c9db7a58d3c3409dbc8d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIOF</b>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) GPIOF_BASE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga02a2a23a32f9b02166a8c64012842414"></a><!-- doxytag: member="stm32f4xx.h::GPIOG" ref="ga02a2a23a32f9b02166a8c64012842414" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIOG</b>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) GPIOG_BASE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadeacbb43ae86c879945afe98c679b285"></a><!-- doxytag: member="stm32f4xx.h::GPIOH" ref="gadeacbb43ae86c879945afe98c679b285" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIOH</b>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) GPIOH_BASE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad15f13545ecdbbabfccf43d5997e5ade"></a><!-- doxytag: member="stm32f4xx.h::GPIOI" ref="gad15f13545ecdbbabfccf43d5997e5ade" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIOI</b>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) GPIOI_BASE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4381bb54c2dbc34500521165aa7b89b1"></a><!-- doxytag: member="stm32f4xx.h::CRC" ref="ga4381bb54c2dbc34500521165aa7b89b1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CRC</b>&#160;&#160;&#160;((<a class="el" href="struct_c_r_c___type_def.html">CRC_TypeDef</a> *) CRC_BASE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga74944438a086975793d26ae48d5882d4"></a><!-- doxytag: member="stm32f4xx.h::RCC" ref="ga74944438a086975793d26ae48d5882d4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC</b>&#160;&#160;&#160;((<a class="el" href="struct_r_c_c___type_def.html">RCC_TypeDef</a> *) RCC_BASE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga844ea28ba1e0a5a0e497f16b61ea306b"></a><!-- doxytag: member="stm32f4xx.h::FLASH" ref="ga844ea28ba1e0a5a0e497f16b61ea306b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH</b>&#160;&#160;&#160;((<a class="el" href="struct_f_l_a_s_h___type_def.html">FLASH_TypeDef</a> *) FLASH_R_BASE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacc16d2a5937f7585320a98f7f6b578f9"></a><!-- doxytag: member="stm32f4xx.h::DMA1" ref="gacc16d2a5937f7585320a98f7f6b578f9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1</b>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *) DMA1_BASE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga61247dd5d594289c404dd8774202dfd8"></a><!-- doxytag: member="stm32f4xx.h::DMA1_Stream0" ref="ga61247dd5d594289c404dd8774202dfd8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1_Stream0</b>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) DMA1_Stream0_BASE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf7d82f110f19982d483eebc465d222b2"></a><!-- doxytag: member="stm32f4xx.h::DMA1_Stream1" ref="gaf7d82f110f19982d483eebc465d222b2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1_Stream1</b>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) DMA1_Stream1_BASE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad0e2140b8eeec3594035f1a7bf2a7250"></a><!-- doxytag: member="stm32f4xx.h::DMA1_Stream2" ref="gad0e2140b8eeec3594035f1a7bf2a7250" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1_Stream2</b>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) DMA1_Stream2_BASE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga96ac1af7a92469fe86a9fbdec091f25d"></a><!-- doxytag: member="stm32f4xx.h::DMA1_Stream3" ref="ga96ac1af7a92469fe86a9fbdec091f25d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1_Stream3</b>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) DMA1_Stream3_BASE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga87df45f4b82e0b3a8c1b17f1a77aecdb"></a><!-- doxytag: member="stm32f4xx.h::DMA1_Stream4" ref="ga87df45f4b82e0b3a8c1b17f1a77aecdb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1_Stream4</b>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) DMA1_Stream4_BASE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac3abc20f80e25c19b02104ad34eae652"></a><!-- doxytag: member="stm32f4xx.h::DMA1_Stream5" ref="gac3abc20f80e25c19b02104ad34eae652" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1_Stream5</b>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) DMA1_Stream5_BASE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac95127480470900755953f1cfe68567d"></a><!-- doxytag: member="stm32f4xx.h::DMA1_Stream6" ref="gac95127480470900755953f1cfe68567d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1_Stream6</b>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) DMA1_Stream6_BASE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8ecdeaf43d0f4207dab1fdb4d7bf8d26"></a><!-- doxytag: member="stm32f4xx.h::DMA1_Stream7" ref="ga8ecdeaf43d0f4207dab1fdb4d7bf8d26" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1_Stream7</b>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) DMA1_Stream7_BASE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga506520140eec1708bc7570c49bdf972d"></a><!-- doxytag: member="stm32f4xx.h::DMA2" ref="ga506520140eec1708bc7570c49bdf972d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA2</b>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *) DMA2_BASE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3a2efe5fd7a7a79be3b08a1670bbd016"></a><!-- doxytag: member="stm32f4xx.h::DMA2_Stream0" ref="ga3a2efe5fd7a7a79be3b08a1670bbd016" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA2_Stream0</b>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) DMA2_Stream0_BASE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae96f15d34d3c41c16fce69bc2878151a"></a><!-- doxytag: member="stm32f4xx.h::DMA2_Stream1" ref="gae96f15d34d3c41c16fce69bc2878151a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA2_Stream1</b>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) DMA2_Stream1_BASE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga71bb410664b861ff0520f08976e24ee1"></a><!-- doxytag: member="stm32f4xx.h::DMA2_Stream2" ref="ga71bb410664b861ff0520f08976e24ee1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA2_Stream2</b>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) DMA2_Stream2_BASE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa6ead6a5ca6b8df70b5505aaeec6fd2e"></a><!-- doxytag: member="stm32f4xx.h::DMA2_Stream3" ref="gaa6ead6a5ca6b8df70b5505aaeec6fd2e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA2_Stream3</b>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) DMA2_Stream3_BASE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae32674772021620800275dd3b6d62c2f"></a><!-- doxytag: member="stm32f4xx.h::DMA2_Stream4" ref="gae32674772021620800275dd3b6d62c2f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA2_Stream4</b>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) DMA2_Stream4_BASE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac40f58718761251875b5a897287efd83"></a><!-- doxytag: member="stm32f4xx.h::DMA2_Stream5" ref="gac40f58718761251875b5a897287efd83" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA2_Stream5</b>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) DMA2_Stream5_BASE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga11a00b283e0911cd427e277e5a314ccc"></a><!-- doxytag: member="stm32f4xx.h::DMA2_Stream6" ref="ga11a00b283e0911cd427e277e5a314ccc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA2_Stream6</b>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) DMA2_Stream6_BASE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacc135dbca0eca67d5aa0abc555f053ce"></a><!-- doxytag: member="stm32f4xx.h::DMA2_Stream7" ref="gacc135dbca0eca67d5aa0abc555f053ce" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA2_Stream7</b>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) DMA2_Stream7_BASE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3a3f60de4318afbd0b3318e7a416aadc"></a><!-- doxytag: member="stm32f4xx.h::ETH" ref="ga3a3f60de4318afbd0b3318e7a416aadc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH</b>&#160;&#160;&#160;((<a class="el" href="struct_e_t_h___type_def.html">ETH_TypeDef</a> *) ETH_BASE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga049d9f61cb078d642e68f3c22bb6d90c"></a><!-- doxytag: member="stm32f4xx.h::DCMI" ref="ga049d9f61cb078d642e68f3c22bb6d90c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCMI</b>&#160;&#160;&#160;((<a class="el" href="struct_d_c_m_i___type_def.html">DCMI_TypeDef</a> *) DCMI_BASE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf8c417168aefe66429b5f1b6adc9effa"></a><!-- doxytag: member="stm32f4xx.h::CRYP" ref="gaf8c417168aefe66429b5f1b6adc9effa" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CRYP</b>&#160;&#160;&#160;((<a class="el" href="struct_c_r_y_p___type_def.html">CRYP_TypeDef</a> *) CRYP_BASE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7172fe24d1ffc31d15b20a77ea9f34dd"></a><!-- doxytag: member="stm32f4xx.h::HASH" ref="ga7172fe24d1ffc31d15b20a77ea9f34dd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>HASH</b>&#160;&#160;&#160;((<a class="el" href="struct_h_a_s_h___type_def.html">HASH_TypeDef</a> *) HASH_BASE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5b0885b8b55bbc13691092b704d9309f"></a><!-- doxytag: member="stm32f4xx.h::RNG" ref="ga5b0885b8b55bbc13691092b704d9309f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RNG</b>&#160;&#160;&#160;((<a class="el" href="struct_r_n_g___type_def.html">RNG_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gab92662976cfe62457141e5b4f83d541c">RNG_BASE</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2a759bad07fe730c99f9e1490e646220"></a><!-- doxytag: member="stm32f4xx.h::FSMC_Bank1" ref="ga2a759bad07fe730c99f9e1490e646220" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FSMC_Bank1</b>&#160;&#160;&#160;((<a class="el" href="struct_f_s_m_c___bank1___type_def.html">FSMC_Bank1_TypeDef</a> *) FSMC_Bank1_R_BASE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga422986101f42a8811ae89ac69deb2759"></a><!-- doxytag: member="stm32f4xx.h::FSMC_Bank1E" ref="ga422986101f42a8811ae89ac69deb2759" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FSMC_Bank1E</b>&#160;&#160;&#160;((<a class="el" href="struct_f_s_m_c___bank1_e___type_def.html">FSMC_Bank1E_TypeDef</a> *) FSMC_Bank1E_R_BASE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabb3dfb5e88694aa2983ecabd33a55e0a"></a><!-- doxytag: member="stm32f4xx.h::FSMC_Bank2" ref="gabb3dfb5e88694aa2983ecabd33a55e0a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FSMC_Bank2</b>&#160;&#160;&#160;((<a class="el" href="struct_f_s_m_c___bank2___type_def.html">FSMC_Bank2_TypeDef</a> *) FSMC_Bank2_R_BASE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga411eedc00b5b2b22b494004d4f41b736"></a><!-- doxytag: member="stm32f4xx.h::FSMC_Bank3" ref="ga411eedc00b5b2b22b494004d4f41b736" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FSMC_Bank3</b>&#160;&#160;&#160;((<a class="el" href="struct_f_s_m_c___bank3___type_def.html">FSMC_Bank3_TypeDef</a> *) FSMC_Bank3_R_BASE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5aa00e4ac522693c6a21bc23ef5a96df"></a><!-- doxytag: member="stm32f4xx.h::FSMC_Bank4" ref="ga5aa00e4ac522693c6a21bc23ef5a96df" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FSMC_Bank4</b>&#160;&#160;&#160;((<a class="el" href="struct_f_s_m_c___bank4___type_def.html">FSMC_Bank4_TypeDef</a> *) FSMC_Bank4_R_BASE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga92ec6d9ec2251fda7d4ce09748cd74b4"></a><!-- doxytag: member="stm32f4xx.h::DBGMCU" ref="ga92ec6d9ec2251fda7d4ce09748cd74b4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DBGMCU</b>&#160;&#160;&#160;((<a class="el" href="struct_d_b_g_m_c_u___type_def.html">DBGMCU_TypeDef</a> *) DBGMCU_BASE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b7f27694281e4cad956da567e5583b2">ADC_SR_AWD</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3dc295c5253743aeb2cda582953b7b53">ADC_SR_EOC</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc9f07589bb1a4e398781df372389b56">ADC_SR_JEOC</a>&#160;&#160;&#160;((uint8_t)0x04)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7340a01ffec051c06e80a037eee58a14">ADC_SR_JSTRT</a>&#160;&#160;&#160;((uint8_t)0x08)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45eb11ad986d8220cde9fa47a91ed222">ADC_SR_STRT</a>&#160;&#160;&#160;((uint8_t)0x10)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e5211d5e3e53cdedf4d9d6fe4ce2a45">ADC_SR_OVR</a>&#160;&#160;&#160;((uint8_t)0x20)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8bb755c7059bb2d4f5e2e999d2a2677">ADC_CR1_AWDCH</a>&#160;&#160;&#160;((uint32_t)0x0000001F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18725d77c35c173cdb5bdab658d9dace">ADC_CR1_AWDCH_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafcd37244d74db7c9a34a4f08b94301ae">ADC_CR1_AWDCH_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga625eebdc95937325cad90a151853f5a0">ADC_CR1_AWDCH_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb768d4aafbabc114d4650cf962392ec">ADC_CR1_AWDCH_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf37f3c0d7c72192803d0772e076cf8ee">ADC_CR1_AWDCH_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa39fee2e812a7ca45998cccf32e90aea">ADC_CR1_EOCIE</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd44f86b189696d5a3780342516de722">ADC_CR1_AWDIE</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c46fc1dc6c63acf88821f46a8f6d5e7">ADC_CR1_JEOCIE</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaeab75ece0c73dd97e8f21911ed22d06">ADC_CR1_SCAN</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6353cb0d564410358b3a086dd0241f8c">ADC_CR1_JAUTO</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd690297fc73fca40d797f4c90800b9a">ADC_CR1_DISCEN</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd06a2840346bf45ff335707db0b6e30">ADC_CR1_JDISCEN</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeaa416a291023449ae82e7ef39844075">ADC_CR1_DISCNUM</a>&#160;&#160;&#160;((uint32_t)0x0000E000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59ff81db7def261f0e84d5dbb6cca1ce">ADC_CR1_DISCNUM_0</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39940d3611126052f4f748934c629ebf">ADC_CR1_DISCNUM_1</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab73d5fdf276f5ef3965afdda78ac9e1e">ADC_CR1_DISCNUM_2</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4886de74bcd3a1e545094089f76fd0b3">ADC_CR1_JAWDEN</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e006d43fcb9fe1306745c95a1bdd651">ADC_CR1_AWDEN</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71e4a4c233895a2e7b6dd3ca6ca849e5">ADC_CR1_RES</a>&#160;&#160;&#160;((uint32_t)0x03000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacfc432ddbd2140a92d877f6d9dc52417">ADC_CR1_RES_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga674904864f540043692a5b5ead9fae10">ADC_CR1_RES_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa892fda7c204bf18a33a059f28be0fba">ADC_CR1_OVRIE</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89b646f092b052d8488d2016f6290f0e">ADC_CR2_ADON</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49bb71a868c9d88a0f7bbe48918b2140">ADC_CR2_CONT</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga017309ac4b532bc8c607388f4e2cbbec">ADC_CR2_DMA</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d7d75f0c4c8fa190fbf9f86fbe6dfc8">ADC_CR2_DDS</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9dac2004ab20295e04012060ab24aeb">ADC_CR2_EOCS</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5950b5a7438a447584f6dd86c343362">ADC_CR2_ALIGN</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab3aa5d0e2a4b77960ec8f3b425a3eac">ADC_CR2_JEXTSEL</a>&#160;&#160;&#160;((uint32_t)0x000F0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa70c1f30e2101e2177ce564440203ba3">ADC_CR2_JEXTSEL_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99fa4a240d34ce231d6d0543bac7fd9b">ADC_CR2_JEXTSEL_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga571bb97f950181fedbc0d4756482713d">ADC_CR2_JEXTSEL_2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae34f5dda7a153ffd927c9cd38999f822">ADC_CR2_JEXTSEL_3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07330f702208792faca3a563dc4fd9c6">ADC_CR2_JEXTEN</a>&#160;&#160;&#160;((uint32_t)0x00300000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b3c99510de210ff3137ff8de328889b">ADC_CR2_JEXTEN_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga949c70fdf36a32a6afcbf44fec123832">ADC_CR2_JEXTEN_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac12fe8a6cc24eef2ed2e1f1525855678">ADC_CR2_JSWSTART</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d1054d6cd017e305cf6e8a864ce96c8">ADC_CR2_EXTSEL</a>&#160;&#160;&#160;((uint32_t)0x0F000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9410c7fd93f6d0b157ede745ee269d7b">ADC_CR2_EXTSEL_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a6725419743a8d01b4a223609952893">ADC_CR2_EXTSEL_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c2322988b5fff19d012d9179d412ad0">ADC_CR2_EXTSEL_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga387de6160834197888efa43e164c2db9">ADC_CR2_EXTSEL_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga574b4d8e90655d0432882d620e629234">ADC_CR2_EXTEN</a>&#160;&#160;&#160;((uint32_t)0x30000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3519da0cc6fbd31444a16244c70232e6">ADC_CR2_EXTEN_0</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17e37edddbb6ad791bffb350cca23d4d">ADC_CR2_EXTEN_1</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5eae65bad1a6c975e1911eb5ba117468">ADC_CR2_SWSTART</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga32242a2c2156a012a7343bcb43d490d0">ADC_SMPR1_SMP10</a>&#160;&#160;&#160;((uint32_t)0x00000007)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a8996c53042759f01e966fb00351ebf">ADC_SMPR1_SMP10_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42b96f058436c8bdcfabe1e08c7edd61">ADC_SMPR1_SMP10_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga289d89b4d92d7f685a8e44aeb9ddcded">ADC_SMPR1_SMP10_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c74d559f2a70a2e8c807b7bcaccd800">ADC_SMPR1_SMP11</a>&#160;&#160;&#160;((uint32_t)0x00000038)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60780d613953f48a2dfc8debce72fb28">ADC_SMPR1_SMP11_0</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa61e1dbafcae3e1c8eae4320a6e5ec5d">ADC_SMPR1_SMP11_1</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93a876a9a6d90cd30456433b7e38c3f2">ADC_SMPR1_SMP11_2</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga433b5a7d944666fb7abed3b107c352fc">ADC_SMPR1_SMP12</a>&#160;&#160;&#160;((uint32_t)0x000001C0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaaac6ae97c00276d7472bc92a9edd6e2">ADC_SMPR1_SMP12_0</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6020f9d742e15650ad919aaccaf2ff6c">ADC_SMPR1_SMP12_1</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb59adb544d416e91ea0c12d4f39ccc9">ADC_SMPR1_SMP12_2</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2df120cd93a177ea17946a656259129e">ADC_SMPR1_SMP13</a>&#160;&#160;&#160;((uint32_t)0x00000E00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49e7444d6cf630eccfd52fb4155bd553">ADC_SMPR1_SMP13_0</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5d5ad9d8d08feaee18d1f2d8d6787a1">ADC_SMPR1_SMP13_1</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4cd285d46485136deb6223377d0b17c">ADC_SMPR1_SMP13_2</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1574fc02a40f22fc751073e02ebb781">ADC_SMPR1_SMP14</a>&#160;&#160;&#160;((uint32_t)0x00007000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9243898272b1d27018c971eecfa57f78">ADC_SMPR1_SMP14_0</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1016b8ca359247491a2a0a5d77aa1c22">ADC_SMPR1_SMP14_1</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e658a8b72bac244bf919a874690e49e">ADC_SMPR1_SMP14_2</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ae0043ad863f7710834217bc82c8ecf">ADC_SMPR1_SMP15</a>&#160;&#160;&#160;((uint32_t)0x00038000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5f8e555f5ece2ee632dd9d6c60d9584">ADC_SMPR1_SMP15_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab978e10b7dcfe6c1b88dd4fef50498ac">ADC_SMPR1_SMP15_1</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga045285e1c5ab9ae570e37fe627b0e117">ADC_SMPR1_SMP15_2</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2925d05347e46e9c6a970214fa76bbec">ADC_SMPR1_SMP16</a>&#160;&#160;&#160;((uint32_t)0x001C0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1a7d0ef695bd2017bcda3949f0134be">ADC_SMPR1_SMP16_0</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga793ff2f46f51e1d485a9bd728687bf15">ADC_SMPR1_SMP16_1</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade321fdbf74f830e54951ccfca285686">ADC_SMPR1_SMP16_2</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9867370ecef7b99c32b8ecb44ad9e581">ADC_SMPR1_SMP17</a>&#160;&#160;&#160;((uint32_t)0x00E00000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42b004d74f288cb191bfc6a327f94480">ADC_SMPR1_SMP17_0</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ac4c21586d6a353c208a5175906ecc1">ADC_SMPR1_SMP17_1</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac81ceec799a7da2def4f33339bd5e273">ADC_SMPR1_SMP17_2</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3c7d84a92899d950de236fe9d14df2c">ADC_SMPR1_SMP18</a>&#160;&#160;&#160;((uint32_t)0x07000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6862168bb7688638764defc72120716b">ADC_SMPR1_SMP18_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72a01c59a0a785b18235641b36735090">ADC_SMPR1_SMP18_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec1addc9c417b4b7693768817b058059">ADC_SMPR1_SMP18_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a13b3c652e5759e2d8bc7e38889bc5e">ADC_SMPR2_SMP0</a>&#160;&#160;&#160;((uint32_t)0x00000007)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1bde59fce56980a59a3dfdb0da7ebe0c">ADC_SMPR2_SMP0_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d5b6e025d8e70767914c144793b93e6">ADC_SMPR2_SMP0_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga361de56c56c45834fc837df349f155dc">ADC_SMPR2_SMP0_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b85dd0b1708cdf1bf403b07ad51da36">ADC_SMPR2_SMP1</a>&#160;&#160;&#160;((uint32_t)0x00000038)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa99de1a2d2bbe8921353114d03cb7f6">ADC_SMPR2_SMP1_0</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6ceb41e5e3cb6ae7da28070bc0b07d2">ADC_SMPR2_SMP1_1</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b9efc8f9488d389301c4a6f9ef4427a">ADC_SMPR2_SMP1_2</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea6e1e298372596bcdcdf93e763b3683">ADC_SMPR2_SMP2</a>&#160;&#160;&#160;((uint32_t)0x000001C0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97e2ac0d4d8afb3aa0b4c09c8fa1d018">ADC_SMPR2_SMP2_0</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83fe79e3e10b689a209dc5a724f89199">ADC_SMPR2_SMP2_1</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad580d376e0a0bcb34183a6d6735b3122">ADC_SMPR2_SMP2_2</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga081c3d61e5311a11cb046d56630e1fd0">ADC_SMPR2_SMP3</a>&#160;&#160;&#160;((uint32_t)0x00000E00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1679a42f67ca4b9b9496dd6000fec01">ADC_SMPR2_SMP3_0</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1bf92b0a67dcec9b3c325d58e7e517b0">ADC_SMPR2_SMP3_1</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40682268fa8534bd369eb64a329bdf46">ADC_SMPR2_SMP3_2</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeab838fcf0aace87b2163b96d208bb64">ADC_SMPR2_SMP4</a>&#160;&#160;&#160;((uint32_t)0x00007000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae4123bce64dc4f1831f992b09d6db4f2">ADC_SMPR2_SMP4_0</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3edf57b459804d17d5a588dd446c763">ADC_SMPR2_SMP4_1</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac2a2fd74311c4ffcaed4a8d1a3be2245">ADC_SMPR2_SMP4_2</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9500281fa740994b9cfa6a7df8227849">ADC_SMPR2_SMP5</a>&#160;&#160;&#160;((uint32_t)0x00038000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22dd2b1695a4e7a4b1d4ec2b8e244ffc">ADC_SMPR2_SMP5_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab4de4f6c62646be62d0710dc46eb5e88">ADC_SMPR2_SMP5_1</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c19081d82f2c6478c6aefc207778e1e">ADC_SMPR2_SMP5_2</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64cd99c27d07298913541dbdc31aa8ae">ADC_SMPR2_SMP6</a>&#160;&#160;&#160;((uint32_t)0x001C0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbebc0a7f368e5846408d768603d9b44">ADC_SMPR2_SMP6_0</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27f59166864f7cd0a5e8e6b4450e72d3">ADC_SMPR2_SMP6_1</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4139fac7e8ba3e604e35ba906880f909">ADC_SMPR2_SMP6_2</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ec6ee971fc8b2d1890858df94a5c500">ADC_SMPR2_SMP7</a>&#160;&#160;&#160;((uint32_t)0x00E00000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f30003c59ab6c232d73aa446c77651a">ADC_SMPR2_SMP7_0</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c8708fc97082257b43fa4534c721068">ADC_SMPR2_SMP7_1</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e42897bdc25951a73bac060a7a065ca">ADC_SMPR2_SMP7_2</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0695c289e658b772070a7f29797e9cc3">ADC_SMPR2_SMP8</a>&#160;&#160;&#160;((uint32_t)0x07000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5f1d2290107eda2dfee33810779b0f6">ADC_SMPR2_SMP8_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb9ce9d71f989bad0ed686caf4dd5250">ADC_SMPR2_SMP8_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3756c6141f55c60da0bcd4d599e7d60d">ADC_SMPR2_SMP8_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5348f83daaa38060702d7b9cfe2e4005">ADC_SMPR2_SMP9</a>&#160;&#160;&#160;((uint32_t)0x38000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga892f18c89fbaafc74b7d67db74b41423">ADC_SMPR2_SMP9_0</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a6949e61c5845a7ff2331b64cb579bc">ADC_SMPR2_SMP9_1</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga070135017850599b1e19766c6aa31cd1">ADC_SMPR2_SMP9_2</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad76f97130b391455094605a6c803026c">ADC_JOFR1_JOFFSET1</a>&#160;&#160;&#160;((uint16_t)0x0FFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b15a9e9ce10303e233059c1de6d956c">ADC_JOFR2_JOFFSET2</a>&#160;&#160;&#160;((uint16_t)0x0FFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga743e4c3a7cefc1a193146e77791c3985">ADC_JOFR3_JOFFSET3</a>&#160;&#160;&#160;((uint16_t)0x0FFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada0937f2f6a64bd6b7531ad553471b8d">ADC_JOFR4_JOFFSET4</a>&#160;&#160;&#160;((uint16_t)0x0FFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad685f031174465e636ef75a5bd7b637d">ADC_HTR_HT</a>&#160;&#160;&#160;((uint16_t)0x0FFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7ac18b970378acf726f04ae68232c24">ADC_LTR_LT</a>&#160;&#160;&#160;((uint16_t)0x0FFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ae1998c0dd11275958e7347a92852fc">ADC_SQR1_SQ13</a>&#160;&#160;&#160;((uint32_t)0x0000001F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40d24ddd458198e7731d5abf9d15fc08">ADC_SQR1_SQ13_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaccdca8b0f3cab9f62ae2ffbb9c30546f">ADC_SQR1_SQ13_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37e8723bfdc43da0b86e40a49b78c9ad">ADC_SQR1_SQ13_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga412374f7ce1f62ee187c819391898778">ADC_SQR1_SQ13_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05ca5e303f844f512c9a9cb5df9a1028">ADC_SQR1_SQ13_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab0251199146cb3d0d2c1c0608fbca585">ADC_SQR1_SQ14</a>&#160;&#160;&#160;((uint32_t)0x000003E0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacde3a6d9e94aa1c2399e335911fd6212">ADC_SQR1_SQ14_0</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1bc61e4d3ea200e1fc3e9d621ebbd2b4">ADC_SQR1_SQ14_1</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeea616e444521cd58c5d8d574c47ccf0">ADC_SQR1_SQ14_2</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e0c9439633fb5c67c8f2138c9d2efae">ADC_SQR1_SQ14_3</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea22b4dd0fbb26d2a0babbc483778b0e">ADC_SQR1_SQ14_4</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23222c591c6d926f7a741bc9346f1d8f">ADC_SQR1_SQ15</a>&#160;&#160;&#160;((uint32_t)0x00007C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbfbc70f67ce1d8f227e17a7f19c123b">ADC_SQR1_SQ15_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac00e343ff0dd8f1f29e897148e3e070a">ADC_SQR1_SQ15_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab63443b0c5a2eca60a8c9714f6f31c03">ADC_SQR1_SQ15_2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf676d45ba227a2dc641b2afadfa7852">ADC_SQR1_SQ15_3</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7dbc07d0904f60abcc15827ccab1a8c2">ADC_SQR1_SQ15_4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafecb33099669a080cede6ce0236389e7">ADC_SQR1_SQ16</a>&#160;&#160;&#160;((uint32_t)0x000F8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3404d0bf04b8561bf93455d968b77ea9">ADC_SQR1_SQ16_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ea6af777051f14be5cf166dd4ae69d1">ADC_SQR1_SQ16_1</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf59e4a113346ac3daf6829c3321444f5">ADC_SQR1_SQ16_2</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6052517e5fcab3f58c42b59fb3ffee55">ADC_SQR1_SQ16_3</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7af851b5898b4421958e7a100602c8cd">ADC_SQR1_SQ16_4</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae68a19a18d72f6d87c6f2b8cc8bfc6dc">ADC_SQR1_L</a>&#160;&#160;&#160;((uint32_t)0x00F00000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00ec56fbf232492ec12c954e27d03c6c">ADC_SQR1_L_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52708c6570da08c295603e5b52461ecd">ADC_SQR1_L_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b914eeb128157c4acf6f6b9a4be5558">ADC_SQR1_L_2</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaffdd34daa55da53d18055417ae895c47">ADC_SQR1_L_3</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9f66f702fc124040956117f20ef8df4">ADC_SQR2_SQ7</a>&#160;&#160;&#160;((uint32_t)0x0000001F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12bbc822c10582a80f7e20a11038ce96">ADC_SQR2_SQ7_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d0d7daf3b6db6ff4fa382495f6127c6">ADC_SQR2_SQ7_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74bda24f18a95261661a944cecf45a52">ADC_SQR2_SQ7_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2697675d008dda4e6a4905fc0f8d22af">ADC_SQR2_SQ7_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c46dd0f30ef85094ca0cde2e8c00dac">ADC_SQR2_SQ7_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga308ec58a8d20dcb3a348c30c332a0a8e">ADC_SQR2_SQ8</a>&#160;&#160;&#160;((uint32_t)0x000003E0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga858717a28d6c26612ad4ced46863ba13">ADC_SQR2_SQ8_0</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d06168a43b4845409f2fb9193ee474a">ADC_SQR2_SQ8_1</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5eaea65d6719a8199639ec30bb8a07b">ADC_SQR2_SQ8_2</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23e22da18926dd107adc69282a445412">ADC_SQR2_SQ8_3</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacadd092f31f37bb129065be175673c63">ADC_SQR2_SQ8_4</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5d91ecfc3d40cc6b1960544e526eb91">ADC_SQR2_SQ9</a>&#160;&#160;&#160;((uint32_t)0x00007C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace032949b436d9af8a20ea10a349d55b">ADC_SQR2_SQ9_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5cf43f1c5de0e73d6159fabc3681b891">ADC_SQR2_SQ9_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3389c07a9de242151ffa434908fee39d">ADC_SQR2_SQ9_2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13f30540b9f2d33640ea7d9652dc3c71">ADC_SQR2_SQ9_3</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga910e5bda9852d49117b76b0d9f420ef2">ADC_SQR2_SQ9_4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22e474b65f217ac21137b1d3f3cbb6bb">ADC_SQR2_SQ10</a>&#160;&#160;&#160;((uint32_t)0x000F8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5a36056dbfce703d22387432ac12262">ADC_SQR2_SQ10_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09a1de734fe67156af26edf3b8a61044">ADC_SQR2_SQ10_1</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b1d6ad0a40e7171d40a964b361d1eb9">ADC_SQR2_SQ10_2</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24d63e60eabad897aa9b19dbe56da71e">ADC_SQR2_SQ10_3</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7df899f74116e6cb3205af2767840cfb">ADC_SQR2_SQ10_4</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7bf491b9c1542fb0d0b83fc96166362e">ADC_SQR2_SQ11</a>&#160;&#160;&#160;((uint32_t)0x01F00000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bc91fec2ef468c5d39d19beda9ecd3e">ADC_SQR2_SQ11_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e142789d2bd0584480e923754544ff5">ADC_SQR2_SQ11_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad6b844fe698c16437e91c9e05a367a4c">ADC_SQR2_SQ11_2</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a8127191e3c48f4e0952bdb5e196225">ADC_SQR2_SQ11_3</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e8a39f645505ef84cb94bbc8d21b8e0">ADC_SQR2_SQ11_4</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8731660b1710e63d5423cd31c11be184">ADC_SQR2_SQ12</a>&#160;&#160;&#160;((uint32_t)0x3E000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b2da909e54f8f6f61bf2bd2cd3e93e0">ADC_SQR2_SQ12_0</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5930c4a07d594aa23bc868526b42601">ADC_SQR2_SQ12_1</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga377805a21e7da2a66a3913a77bcc1e66">ADC_SQR2_SQ12_2</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e3b45cac9aeb68d33b31a0914692857">ADC_SQR2_SQ12_3</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6043d31a6cb9bd7c1542c3d41eb296c7">ADC_SQR2_SQ12_4</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52491114e8394648559004f3bae718d9">ADC_SQR3_SQ1</a>&#160;&#160;&#160;((uint32_t)0x0000001F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53d3bb1c8bb48c7bcb0f7409db69f7b4">ADC_SQR3_SQ1_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaddb9af3a3b23a103fbc34c4f422fd2af">ADC_SQR3_SQ1_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf591f43a15c0c2c5afae2598b8f2afc">ADC_SQR3_SQ1_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05cfde0ef0e6a8dd6311f5cd7a806556">ADC_SQR3_SQ1_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9981512f99a6c41ce107a9428d9cfdd0">ADC_SQR3_SQ1_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60637fb25c099f8da72a8a36211f7a8c">ADC_SQR3_SQ2</a>&#160;&#160;&#160;((uint32_t)0x000003E0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaede0302eb64f023913c7a9e588d77937">ADC_SQR3_SQ2_0</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga158ab7429a864634a46c81fdb51d7508">ADC_SQR3_SQ2_1</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae729e21d590271c59c0d653300d5581c">ADC_SQR3_SQ2_2</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf65c33275178a8777fa8fed8a01f7389">ADC_SQR3_SQ2_3</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga990aeb689b7cc8f0bebb3dd6af7b27a6">ADC_SQR3_SQ2_4</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga601f21b7c1e571fb8c5ff310aca021e1">ADC_SQR3_SQ3</a>&#160;&#160;&#160;((uint32_t)0x00007C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7fd2c154b5852cb08ce60b4adfa36313">ADC_SQR3_SQ3_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga214580377dd3a424ad819f14f6b025d4">ADC_SQR3_SQ3_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabae2353b109c9cda2a176ea1f44db4fe">ADC_SQR3_SQ3_2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d2f00d3372bd1d64bf4eb2271277ab0">ADC_SQR3_SQ3_3</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5279e505b1a59b223f30e5be139d5042">ADC_SQR3_SQ3_4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3fc43f70bb3c67c639678b91d852390b">ADC_SQR3_SQ4</a>&#160;&#160;&#160;((uint32_t)0x000F8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2a501b20cf758a7353efcb3f95a3a93">ADC_SQR3_SQ4_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaffafa27fd561e4c7d419e3f665d80f2c">ADC_SQR3_SQ4_1</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad0251fa70e400ee74f442d8fba2b1afb">ADC_SQR3_SQ4_2</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3dc48c3c6b304517261486d8a63637ae">ADC_SQR3_SQ4_3</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe23b9e640df96ca84eab4b6b4f44083">ADC_SQR3_SQ4_4</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae841d68049442e4568b86322ed4be6f">ADC_SQR3_SQ5</a>&#160;&#160;&#160;((uint32_t)0x01F00000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1de9fc24755b715c700c6442f4a396b">ADC_SQR3_SQ5_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f704feb58eecb39bc7f199577064172">ADC_SQR3_SQ5_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88a7994f637a75d105cc5975b154c373">ADC_SQR3_SQ5_2</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31c6fce8f01e75c68124124061f67f0e">ADC_SQR3_SQ5_3</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b0cad694c068ea8874b6504bd6ae885">ADC_SQR3_SQ5_4</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga723792274b16b342d16d6a02fce74ba6">ADC_SQR3_SQ6</a>&#160;&#160;&#160;((uint32_t)0x3E000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91b8b5293abd0601c543c13a0b53b335">ADC_SQR3_SQ6_0</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab29847362a613b43eeeda6db758d781e">ADC_SQR3_SQ6_1</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa92c8ea1bfb42ed80622770ae2dc41ab">ADC_SQR3_SQ6_2</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed2d7edb11fb84b02c175acff305a922">ADC_SQR3_SQ6_3</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78f9e51811549a6797ecfe1468def4ff">ADC_SQR3_SQ6_4</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7fa15dfe51b084b36cb5df2fbf44bb2">ADC_JSQR_JSQ1</a>&#160;&#160;&#160;((uint32_t)0x0000001F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3ea38b080462c4571524b5fcbfed292">ADC_JSQR_JSQ1_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabae36d7655fb1dce11e60ffa8e57b509">ADC_JSQR_JSQ1_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3e7a96d33f640444b40b70e9ee28671">ADC_JSQR_JSQ1_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6066a6aef47f317a5df0c9bbf59121fb">ADC_JSQR_JSQ1_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2c4baf98380a477cebb01be3e8f0594">ADC_JSQR_JSQ1_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e8446a5857e5379cff8cadf822e15d4">ADC_JSQR_JSQ2</a>&#160;&#160;&#160;((uint32_t)0x000003E0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaabf0889d056b56e4a113142b3694166d">ADC_JSQR_JSQ2_0</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga048f97e9e332adb21eca27b647af1378">ADC_JSQR_JSQ2_1</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18bee187ed94e73b16eeea7501394581">ADC_JSQR_JSQ2_2</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78b031d11b56e49b2c28c1a79136b48a">ADC_JSQR_JSQ2_3</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga064d6ccde30a22430c658b8efc431e59">ADC_JSQR_JSQ2_4</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2fbdc1b854a54c4288402c2d3a7fca9">ADC_JSQR_JSQ3</a>&#160;&#160;&#160;((uint32_t)0x00007C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12fbc27c3543f23125f632dfa60fdc98">ADC_JSQR_JSQ3_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga169ec7d371e3ee897b73c3ad84b6ed32">ADC_JSQR_JSQ3_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga693542d5a536304f364476589ba0bec9">ADC_JSQR_JSQ3_2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga139ddd01c0faf219dca844477453149e">ADC_JSQR_JSQ3_3</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1452b8cf4acc90fb522d90751043aac">ADC_JSQR_JSQ3_4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39a279051ef198ee34cad73743b996f4">ADC_JSQR_JSQ4</a>&#160;&#160;&#160;((uint32_t)0x000F8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13e250d329673c02f7a0d24d25e83649">ADC_JSQR_JSQ4_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30dad81d708c35136e2da4e96cfe07b7">ADC_JSQR_JSQ4_1</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ceab97acb95b31cb7448c9da38fc11a">ADC_JSQR_JSQ4_2</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52f6571e7efed6a0f72df19c66d3c917">ADC_JSQR_JSQ4_3</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaede3a17ef541039943d9dcd85df223ca">ADC_JSQR_JSQ4_4</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa624d1fe34014b88873e2dfa91f79232">ADC_JSQR_JL</a>&#160;&#160;&#160;((uint32_t)0x00300000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga117a6719241f20dbd765bc34f9ffcd58">ADC_JSQR_JL_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f82ef3b6e6350b9e52e622daeaa3e6e">ADC_JSQR_JL_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad02fcd8fd97b2f7d70a5a04fed60b558">ADC_JDR1_JDATA</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fbd8801b9c60269ca477062985a08e8">ADC_JDR2_JDATA</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae84e9e5928bb9ed1aef6c83089fb5ef">ADC_JDR3_JDATA</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48d8fafdad1fb1bb0f761fd833e7b0c1">ADC_JDR4_JDATA</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada596183c4087696c486546e88176038">ADC_DR_DATA</a>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67c396288ac97bfab2d37017bd536b98">ADC_DR_ADC2DATA</a>&#160;&#160;&#160;((uint32_t)0xFFFF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e640f7443f14d01a37e29cff004223f">ADC_CSR_AWD1</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga715bcb019d713187aacd46f4482fa5f9">ADC_CSR_EOC1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a8a134d8b946f3549390294ef94b8d6">ADC_CSR_JEOC1</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f1e6578b14d71c6d972c6d6f6d48eaa">ADC_CSR_JSTRT1</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78ff468cfaa299ef62ab7b8b9910e142">ADC_CSR_STRT1</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga321ed2ccdf98d3a3307947056a8c401a">ADC_CSR_DOVR1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80d8090a99ec65807ed831fea0d5524c">ADC_CSR_AWD2</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga411d79254769bbb4eeb14964abad497a">ADC_CSR_EOC2</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf24dbb77fadc6f928b8e38199a08abc7">ADC_CSR_JEOC2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ca65d6d580299518fb7491e1cebac1d">ADC_CSR_JSTRT2</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9e79005049b17d08c28aeca86677655">ADC_CSR_STRT2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00e2a30df5568b5663e9f016743b3a35">ADC_CSR_DOVR2</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8883de33c5a7b30c611db11340fec6d">ADC_CSR_AWD3</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a94c410343ba459146b2bb17833a795">ADC_CSR_EOC3</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7d3c36f449ef1ee9ee20c5686b4e974">ADC_CSR_JEOC3</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga94140d21b4c83d9f401cc459a7ec6060">ADC_CSR_JSTRT3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13ca665cc575b64588475723f5289d4a">ADC_CSR_STRT3</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga396513974cf26f2a4aa0f36e755e227c">ADC_CSR_DOVR3</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf70ab04667c7c7da0f29c0e5a6c48e68">ADC_CCR_MULTI</a>&#160;&#160;&#160;((uint32_t)0x0000001F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae4e7104ce01e3a79b8f6138d87dc3684">ADC_CCR_MULTI_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8781dec7f076b475b85f8470aee94d06">ADC_CCR_MULTI_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6a5be6cff1227431b8d54dffcc1ce88">ADC_CCR_MULTI_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae55be7b911b4c0272543f98a0dba5f20">ADC_CCR_MULTI_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5087b3cb0d4570b80b3138c277bcbf6c">ADC_CCR_MULTI_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c13aa04949ed520cf92613d3a619198">ADC_CCR_DELAY</a>&#160;&#160;&#160;((uint32_t)0x00000F00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22b71e9df8b1fca93802ad602341eb0b">ADC_CCR_DELAY_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d0d5785cb6c75e700517e88af188573">ADC_CCR_DELAY_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17f85cbda5dcf9a392a29befb73c6ceb">ADC_CCR_DELAY_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0216de7d6fcfa507c9aa1400972d862">ADC_CCR_DELAY_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e745513bbc2e5e5a76ae999d5d535af">ADC_CCR_DDS</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e346b21afcaeced784e6c80b3aa1fb4">ADC_CCR_DMA</a>&#160;&#160;&#160;((uint32_t)0x0000C000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a42ee6ec5115244aef8f60d35abcc47">ADC_CCR_DMA_0</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacdc9d29cafdd54e5c0dd752c358e1bc8">ADC_CCR_DMA_1</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a2ee019aef4c64fffc72141f7aaab2c">ADC_CCR_ADCPRE</a>&#160;&#160;&#160;((uint32_t)0x00030000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3108cc8fb81f6efd1e93fa5f82ac313">ADC_CCR_ADCPRE_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa090830d2d359db04f365d46c6644d5">ADC_CCR_ADCPRE_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga519645e42dcf6b19af9c05dc40300abb">ADC_CCR_VBATE</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc020d85a8740491ce3f218a0706f1dc">ADC_CCR_TSVREFE</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d7a0a18c77816c45c5682c3884e3d56">ADC_CDR_DATA1</a>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55f0776b9bf2612c194c1ab478d8a371">ADC_CDR_DATA2</a>&#160;&#160;&#160;((uint32_t)0xFFFF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0cf12be5661908dbe38aa14cd4c3a356">CAN_MCR_INRQ</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf9602dfb2f95b481b6e642b95991176">CAN_MCR_SLEEP</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga35e7e66f9cd8cb6efa6a80367d2294a9">CAN_MCR_TXFP</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga501125ff257a7d02c35a0d6dcbaa2ba8">CAN_MCR_RFLM</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2774f04e286942d36a5b6135c8028049">CAN_MCR_NART</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2745f1a565c3f2ec5b16612d1fd66e0">CAN_MCR_AWUM</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7aff5c0a3ead7f937849ab66eba7490">CAN_MCR_ABOM</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga32b2eda9cad8a969c5d2349bd1d853bb">CAN_MCR_TTCM</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga410fdbad37a9dbda508b8c437277e79f">CAN_MCR_RESET</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2871cee90ebecb760bab16e9c039b682">CAN_MSR_INAK</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1611badb362f0fd9047af965509f074">CAN_MSR_SLAK</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c424768e9e963402f37cb95ae87a1ae">CAN_MSR_ERRI</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f4c753b96d21c5001b39ad5b08519fc">CAN_MSR_WKUI</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47ab62ae123c791de27ad05dde5bee91">CAN_MSR_SLAKI</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga651580d35b658e90ea831cb13b8a8988">CAN_MSR_TXM</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67f8e1140b0304930d5b4f2a041a7884">CAN_MSR_RXM</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf68038824bb78c4a5c4dee1730848f69">CAN_MSR_SAMP</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6564a1d2f23f246053188a454264eb4b">CAN_MSR_RX</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a4809b8908618df57e6393cc7fe0f52">CAN_TSR_RQCP0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaacedb237b31d29aef7f38475e9a6b297">CAN_TSR_TXOK0</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b94ea5001d70a26ec32d9dc6ff76e47">CAN_TSR_ALST0</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga805d2dab5b1d4618492b1cf2a3f5e1e0">CAN_TSR_TERR0</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdac6b87a303b0d0ec9b0d94a54ae31f">CAN_TSR_ABRQ0</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd3118dec59c3a45d2f262b090699538">CAN_TSR_RQCP1</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea918e510c5471b1ac797350b7950151">CAN_TSR_TXOK1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a34d996177f23148c9b4cd6b0a80529">CAN_TSR_ALST1</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b01eca562bdb60e5416840fca47fff6">CAN_TSR_TERR1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c44a4e585b3ab1c37a6c2c28c90d6cd">CAN_TSR_ABRQ1</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3cf9e83cec96164f1dadf4e43411ebf0">CAN_TSR_RQCP2</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga782c591bb204d751b470dd53a37d240e">CAN_TSR_TXOK2</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75db1172038ebd72db1ed2fedc6108ff">CAN_TSR_ALST2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26a85626eb26bf99413ba80c676d0af8">CAN_TSR_TERR2</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a3b7e4be7cebb35ad66cb85b82901bb">CAN_TSR_ABRQ2</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac00145ea43822f362f3d473bba62fa13">CAN_TSR_CODE</a>&#160;&#160;&#160;((uint32_t)0x03000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga61ab11e97b42c5210109516e30af9b05">CAN_TSR_TME</a>&#160;&#160;&#160;((uint32_t)0x1C000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7500e491fe82e67ed5d40759e8a50f0">CAN_TSR_TME0</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ba2b51def4b1683fd050e43045306ea">CAN_TSR_TME1</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6523fac51d3aed2e36de4c2f07c2a21">CAN_TSR_TME2</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96c6453caa447cc4a9961d6ee5dea74e">CAN_TSR_LOW</a>&#160;&#160;&#160;((uint32_t)0xE0000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79ff582efea1d7be2d1de7a1fd1a2b65">CAN_TSR_LOW0</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1e550c2e6a5f8425322f9943fd7c7ed">CAN_TSR_LOW1</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd1db2c2ce76b732fdb71df65fb8124f">CAN_TSR_LOW2</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e23f3d7947e58531524d77b5c4741cc">CAN_RF0R_FMP0</a>&#160;&#160;&#160;((uint8_t)0x03)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae934674f6e22a758e430f32cfc386d70">CAN_RF0R_FULL0</a>&#160;&#160;&#160;((uint8_t)0x08)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a3d15b3abab8199c16e26a3dffdc8b8">CAN_RF0R_FOVR0</a>&#160;&#160;&#160;((uint8_t)0x10)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74d2db4b9b7d52712e47557dcc61964d">CAN_RF0R_RFOM0</a>&#160;&#160;&#160;((uint8_t)0x20)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f9254d05043df6f21bf96234a03f72f">CAN_RF1R_FMP1</a>&#160;&#160;&#160;((uint8_t)0x03)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabdaa12fe4d14254cc4a6a4de749a7d0a">CAN_RF1R_FULL1</a>&#160;&#160;&#160;((uint8_t)0x08)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5eeaabd4db3825bc53d860aca8d7590">CAN_RF1R_FOVR1</a>&#160;&#160;&#160;((uint8_t)0x10)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6930f860de4a90e3344e63fbc209b9ab">CAN_RF1R_RFOM1</a>&#160;&#160;&#160;((uint8_t)0x20)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe027af7acd051f5a52db78608a36e26">CAN_IER_TMEIE</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59eecd1bb7d1d0e17422a26ae89cf39d">CAN_IER_FMPIE0</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf926ae29d98a8b72ef48f001fda07fc3">CAN_IER_FFIE0</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c423699fdcd2ddddb3046a368505679">CAN_IER_FOVIE0</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b8492d1b8ce13fead7869a0e4ef39ed">CAN_IER_FMPIE1</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5a7e9d13e8d96bef2ac1972520b1c4f">CAN_IER_FFIE1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3734d9bf5cd08ff219b2d8c2f8300dbf">CAN_IER_FOVIE1</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa80103eca53d74a2b047f761336918e3">CAN_IER_EWGIE</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e3307992cabee858287305a64e5031b">CAN_IER_EPVIE</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d953fd5b625af04f95f5414259769ef">CAN_IER_BOFIE</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81514ecf1b6596e9930906779c4bdf39">CAN_IER_LECIE</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga962968c3ee1f70c714a5b12442369d9a">CAN_IER_ERRIE</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37f3438e80288c1791de27042df9838e">CAN_IER_WKUIE</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82389b79f21410f5d5f6bef38d192812">CAN_IER_SLKIE</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c0c02829fb41ac2a1b1852c19931de8">CAN_ESR_EWGF</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga633c961d528cbf8093b0e05e92225ff0">CAN_ESR_EPVF</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga619d49f67f1835a7efc457205fea1225">CAN_ESR_BOFF</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9f86741dd89034900e300499ae2272e">CAN_ESR_LEC</a>&#160;&#160;&#160;((uint32_t)0x00000070)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga054ebb41578d890d4d9dffb4828f02e7">CAN_ESR_LEC_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae570e9ba39dbe11808db929392250cf4">CAN_ESR_LEC_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4998e7bfd002999413c68107911c6e8c">CAN_ESR_LEC_2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3de2080f48cc851c20d920acfd1737d">CAN_ESR_TEC</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0df5b2ea3f419182e9bd885f55ee5dc9">CAN_ESR_REC</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96a5522b4c06551856f7185bdd448b02">CAN_BTR_BRP</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d7ae8f06f8fbbf5dcfbbbb887057be9">CAN_BTR_TS1</a>&#160;&#160;&#160;((uint32_t)0x000F0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac006aa2ab26c50227ccaa18e0a79bff3">CAN_BTR_TS2</a>&#160;&#160;&#160;((uint32_t)0x00700000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga04c8b91ddacdcbb779bae42398c94cf2">CAN_BTR_SJW</a>&#160;&#160;&#160;((uint32_t)0x03000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6c0a81d8dcde61a1f2772232f5343b8">CAN_BTR_LBKM</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa36bc23e833190cbee9b8cf5cf49159d">CAN_BTR_SILM</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b79cbb7ebb7f3419aa6ac04bd76899a">CAN_TI0R_TXRQ</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5556f2ceb5b71b8afa76a18a31cbb6a">CAN_TI0R_RTR</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06f761a877f8ad39f878284f69119c0b">CAN_TI0R_IDE</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga894df6ad0d2976fe643dcb77052672f5">CAN_TI0R_EXID</a>&#160;&#160;&#160;((uint32_t)0x001FFFF8)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d3b5882e1f9f76f5cfebffb5bc2f717">CAN_TI0R_STID</a>&#160;&#160;&#160;((uint32_t)0xFFE00000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf812eaee11f12863773b3f8e95ae6e2">CAN_TDT0R_DLC</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2d329960b527a62fab099a084bfa906">CAN_TDT0R_TGT</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga104ba91151bf88edd44593b1690b879a">CAN_TDT0R_TIME</a>&#160;&#160;&#160;((uint32_t)0xFFFF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadec3350607b41410ddb6e00a71a4384e">CAN_TDL0R_DATA0</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1cd20d218027e7432178c67414475830">CAN_TDL0R_DATA1</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa04384f0a7c5026c91a33a005c755d68">CAN_TDL0R_DATA2</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga283a1bfa52851ea4ee45f45817985752">CAN_TDL0R_DATA3</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0114ae75b33f978ca7825f7bcd836982">CAN_TDH0R_DATA4</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5b6a0742ac1bcd5ef0408cb0f92ef75">CAN_TDH0R_DATA5</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8ea7090da55c7cc9993235efa1c4a02">CAN_TDH0R_DATA6</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6021a4045fbfd71817bf9aec6cbc731c">CAN_TDH0R_DATA7</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0adf4a08415673753fafedf463f93bee">CAN_TI1R_TXRQ</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga476cde56b1a2a13cde8477d5178ba34b">CAN_TI1R_RTR</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f338f3e295b7b512ed865b3f9a8d6de">CAN_TI1R_IDE</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c660943fa3c70c4974c2dacd3e4ca2e">CAN_TI1R_EXID</a>&#160;&#160;&#160;((uint32_t)0x001FFFF8)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga842071768c2f8f5eae11a764a77dd0dd">CAN_TI1R_STID</a>&#160;&#160;&#160;((uint32_t)0xFFE00000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68ef8b6cb43a80d29c5fc318a67acd3b">CAN_TDT1R_DLC</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga35757787e6481553885fdf4fd2738c4b">CAN_TDT1R_TGT</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad28ac334a59a6679c362611d65666910">CAN_TDT1R_TIME</a>&#160;&#160;&#160;((uint32_t)0xFFFF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga21abc05257bcdfa47fc824b4d806a105">CAN_TDL1R_DATA0</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0bf459dee1be706b38141722be67e4ab">CAN_TDL1R_DATA1</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb92a65c225432fab0daa30808d5065c">CAN_TDL1R_DATA2</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga482506faa59360c6a48aa9bc55a024c4">CAN_TDL1R_DATA3</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41c3f19eea0d63211f643833da984c90">CAN_TDH1R_DATA4</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga35cbe73d2ce87b6aaf19510818610d16">CAN_TDH1R_DATA5</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b731ca095cbad8e56ba4147c14d7128">CAN_TDH1R_DATA6</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec56ce4aba46e836d44e2c034a9ed817">CAN_TDH1R_DATA7</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab4edd8438a684e353c497f80cb37365f">CAN_TI2R_TXRQ</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga980cfab3daebb05da35b6166a051385d">CAN_TI2R_RTR</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1d888a2225c77452f73bf66fb0e1b78">CAN_TI2R_IDE</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae62678bd1dc39aae5a153e9c9b3c3f3b">CAN_TI2R_EXID</a>&#160;&#160;&#160;((uint32_t)0x001FFFF8)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41c8bd734dd29caa40d34ced3981443a">CAN_TI2R_STID</a>&#160;&#160;&#160;((uint32_t)0xFFE00000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52898eb9fa3bcf0b8086220971af49f5">CAN_TDT2R_DLC</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c51b43d309b56e8a64724ef1517033e">CAN_TDT2R_TGT</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga508aea584f7c81700b485916a13431fa">CAN_TDT2R_TIME</a>&#160;&#160;&#160;((uint32_t)0xFFFF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a9852d0f6058c19f0e678228ea14a21">CAN_TDL2R_DATA0</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5be1bcda68f562be669184b30727be1">CAN_TDL2R_DATA1</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62cd5e7f3e98fe5b247998d39ebdd6fb">CAN_TDL2R_DATA2</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d76ed3982f13fb34a54d62f0caa3fa2">CAN_TDL2R_DATA3</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23a93a13da2f302ecd2f0c462065428d">CAN_TDH2R_DATA4</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9f372328c8d1e4fe2503d45aed50fb6">CAN_TDH2R_DATA5</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae96248bcf102a3c6f39f72cdcf8e4fe5">CAN_TDH2R_DATA6</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga895341b943e4b01938857b84a0b0dbda">CAN_TDH2R_DATA7</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41f4780b822a42834bf1927eb92b4fba">CAN_RI0R_RTR</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga688074182caafff289c921548bc9afca">CAN_RI0R_IDE</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d81487e8b340810e3193cd8f1386240">CAN_RI0R_EXID</a>&#160;&#160;&#160;((uint32_t)0x001FFFF8)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga101aa355c83b8c7d068f02b7dcc5b98f">CAN_RI0R_STID</a>&#160;&#160;&#160;((uint32_t)0xFFE00000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17ca0af4afd89e6a1c43ffd1430359b7">CAN_RDT0R_DLC</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5081739b6e21e033b95e68af9331a6d1">CAN_RDT0R_FMI</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae20b7a72690033591eeda7a511ac4a2e">CAN_RDT0R_TIME</a>&#160;&#160;&#160;((uint32_t)0xFFFF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44313106efc3a5a65633168a2ad1928d">CAN_RDL0R_DATA0</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73d4025ce501af78db93761e8b8c3b9e">CAN_RDL0R_DATA1</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52b3c31ad72881e11a4d3cae073a0df8">CAN_RDL0R_DATA2</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad637a53ae780998f95f2bb570d5cd05a">CAN_RDL0R_DATA3</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4dc7309c31cda93d05bb1fe1c923646c">CAN_RDH0R_DATA4</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga577eba5ab3a66283f5c0837e91f1776a">CAN_RDH0R_DATA5</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27a0bd49dc24e59b776ad5a00aabb97b">CAN_RDH0R_DATA6</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga243b8a3632812b2f8c7b447ed635ce5f">CAN_RDH0R_DATA7</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafbd0ecd9579a339bffb95ea3b7c9f1e8">CAN_RI1R_RTR</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8dcedeb4250767a66a4d60c67e367cf8">CAN_RI1R_IDE</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ca45b282f2582c91450d4e1204121cf">CAN_RI1R_EXID</a>&#160;&#160;&#160;((uint32_t)0x001FFFF8)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f3c3aab0f24533821188d14901b3980">CAN_RI1R_STID</a>&#160;&#160;&#160;((uint32_t)0xFFE00000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga964b0fa7c70a24a74165c57b3486aae8">CAN_RDT1R_DLC</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7f72aec91130a20e3a855e78eabb48b">CAN_RDT1R_FMI</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac112cba5a4cd0b541c1150263132c68a">CAN_RDT1R_TIME</a>&#160;&#160;&#160;((uint32_t)0xFFFF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e399fed282a5aac0b25b059fcf04020">CAN_RDL1R_DATA0</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27ec34e08f87e8836f32bbfed52e860a">CAN_RDL1R_DATA1</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea34eded40932d364743969643a598c4">CAN_RDL1R_DATA2</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80bfe3e724b28e8d2a5b7ac4393212cf">CAN_RDL1R_DATA3</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc2a55c1b5195cf043ef33e79d736255">CAN_RDH1R_DATA4</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81d25a1ea5ad28e7db4a2adbb8a651ad">CAN_RDH1R_DATA5</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39212ea40388510bde1931f7b3a064ae">CAN_RDH1R_DATA6</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdfbb90b5ef2ac1e7f23a5f15c0287eb">CAN_RDH1R_DATA7</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5eb5b835ee11a78bd391b9d1049f2549">CAN_FMR_FINIT</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga481099e17a895e92cfbcfca617d52860">CAN_FM1R_FBM</a>&#160;&#160;&#160;((uint16_t)0x3FFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d95ff05ed6ef9a38e9af9c0d3db3687">CAN_FM1R_FBM0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac2839d73344a7601aa22b5ed3fc0e5d1">CAN_FM1R_FBM1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ba7963ac4eb5b936c444258c13f8940">CAN_FM1R_FBM2</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d129b27c2af41ae39e606e802a53386">CAN_FM1R_FBM3</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0c94e5f4dcceea510fc72b86128aff3">CAN_FM1R_FBM4</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d7fb7c366544a1ef7a85481d3e6325d">CAN_FM1R_FBM5</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ff70e74447679a0d1cde1aa69ea2db1">CAN_FM1R_FBM6</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga657fc12fd334bc626b2eb53fb03457b0">CAN_FM1R_FBM7</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab6bc390ed9a658014fd09fd1073e3037">CAN_FM1R_FBM8</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga375758246b99234dda725b7c64daff32">CAN_FM1R_FBM9</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a98c6bde07c570463b6c0e32c0f6805">CAN_FM1R_FBM10</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab88796333c19954176ef77208cae4964">CAN_FM1R_FBM11</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga858eaac0a8e23c03e13e5c1736bf9842">CAN_FM1R_FBM12</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf03b553802edd3ae23b70e97228b6dcc">CAN_FM1R_FBM13</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab41471f35878bcdff72d9cd05acf4714">CAN_FS1R_FSC</a>&#160;&#160;&#160;((uint16_t)0x3FFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab5ea9e0ed17df35894fff7828c89cad">CAN_FS1R_FSC0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83304e93d2e75c1cd8bfe7c2ec30c1c8">CAN_FS1R_FSC1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ba1fa61fcf851188a6f16323dda1358">CAN_FS1R_FSC2</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2175f52f4308c088458f9e54a1f1354">CAN_FS1R_FSC3</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga791ac090d6a8f2c79cd72f9072aef30f">CAN_FS1R_FSC4</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb4ef2030ec70a4635ca4ac38cca76cb">CAN_FS1R_FSC5</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf015be41f803007b9d0b2f3371e3621b">CAN_FS1R_FSC6</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga206d175417e2c787b44b0734708a5c9a">CAN_FS1R_FSC7</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7209f008874dadf147cb5357ee46c226">CAN_FS1R_FSC8</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58b4d8fa56d898ad6bf66ba8a4e098eb">CAN_FS1R_FSC9</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93162a66091ffd4829ed8265f53fe977">CAN_FS1R_FSC10</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2e0bf399ea9175123c95c7010ef527d">CAN_FS1R_FSC11</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89ea9e9c914052e2aecab16d57f2569d">CAN_FS1R_FSC12</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2df1f2a554fc014529da34620739bc4">CAN_FS1R_FSC13</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16fa4bf13579d29b57f7602489d043fe">CAN_FFA1R_FFA</a>&#160;&#160;&#160;((uint16_t)0x3FFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b1a0f95bac4fed1a801da0cdbf2a833">CAN_FFA1R_FFA0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba35e135e17431de861e57b550421386">CAN_FFA1R_FFA1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b64393197f5cd0bd6e4853828a98065">CAN_FFA1R_FFA2</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga111ce1e4500e2c0f543128dddbe941e9">CAN_FFA1R_FFA3</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a824c777e7fea25f580bc313ed2ece6">CAN_FFA1R_FFA4</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd571c9c746225e9b856ce3a46c3bb2f">CAN_FFA1R_FFA5</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2afec157fe9684f1fa4b4401500f035">CAN_FFA1R_FFA6</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d70e150cfd4866ea6b0a264ad45f51b">CAN_FFA1R_FFA7</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa802583aa70aadeb46366ff98eccaf1">CAN_FFA1R_FFA8</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ee7da4c7e42fa7576d965c4bf94c089">CAN_FFA1R_FFA9</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ac0384eab9b0cfdb491a960279fc438">CAN_FFA1R_FFA10</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaacd7e79ab503ec5143b5848edac71817">CAN_FFA1R_FFA11</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7873f1526050f5e666c22fb6a7e68b65">CAN_FFA1R_FFA12</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac74339b69a2e6f67df9b6e136089c0ee">CAN_FFA1R_FFA13</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa571445875b08a9514e1d1b410a93ebd">CAN_FA1R_FACT</a>&#160;&#160;&#160;((uint16_t)0x3FFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3ec1e2f9b9ccf2b4869cdf7c7328e60">CAN_FA1R_FACT0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2457026460aecb52dba7ea17237b4dbe">CAN_FA1R_FACT1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66354c26d0252cc86729365b315a69ee">CAN_FA1R_FACT2</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga087dc5f2bdfe084eb98d2a0d06a29f1d">CAN_FA1R_FACT3</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c46367b7e5ea831e34ba4cf824a63da">CAN_FA1R_FACT4</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga548238c7babf34116fdb44b4575e2664">CAN_FA1R_FACT5</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae403370a70f9ea2b6f9b449cafa6a91c">CAN_FA1R_FACT6</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33e9f4334cf3bf9e7e30d5edf278a02b">CAN_FA1R_FACT7</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ccbdd2932828bfa1d68777cb595f12e">CAN_FA1R_FACT8</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8e4011791e551feeae33c47ef2b6a6a">CAN_FA1R_FACT9</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19696d8b702b33eafe7f18aa0c6c1955">CAN_FA1R_FACT10</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89e5e3ccd4250ad2360b91ef51248a66">CAN_FA1R_FACT11</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae78ec392640f05b20a7c6877983588ae">CAN_FA1R_FACT12</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa722eeef87f8a3f58ebfcb531645cc05">CAN_FA1R_FACT13</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga38014ea45b62975627f8e222390f6819">CAN_F0R1_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e01c05df79304035c7aab1c7295bf3f">CAN_F0R1_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga083282146d4db7f757fef86cf302eded">CAN_F0R1_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae4a1adc2e4e550a38649a2bfd3662680">CAN_F0R1_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0bfa15bf30fefb21f351228cde87981">CAN_F0R1_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5381c154ba89611bf4381657305ecb85">CAN_F0R1_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae224160853946732608f00ad008a6b1a">CAN_F0R1_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0c44034b5f42fa8250dbb8e46bc83eb">CAN_F0R1_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga465e092af3e73882f9eaffad13f36dea">CAN_F0R1_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1cb7ff6d513fec365eb5a830c3746f0">CAN_F0R1_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b8a688856ca6b53417948f79932534d">CAN_F0R1_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72b81011a2d626ac398a387c89055935">CAN_F0R1_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac178a6710aeb6c58f725dd7f00af5d5a">CAN_F0R1_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8aee1182bef65da056242c4ed49dd0ef">CAN_F0R1_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe16c95f454da44949977e4225590658">CAN_F0R1_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb07dca9fddf64a3476f25f227e33e1f">CAN_F0R1_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf019423a4b07e564dfe917b859e68e80">CAN_F0R1_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ee508d40637a9d558d2ab85753395bd">CAN_F0R1_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga827a459cd51a193d571a16e1d38fac22">CAN_F0R1_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ecfbfd6f5e129d690f1cb62ee344d78">CAN_F0R1_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a0568e276f245e1f167e673a1f5b92e">CAN_F0R1_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb71599bae1e35e750524708ac5824f1">CAN_F0R1_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7589f9a62f9f5406934266820a265f3a">CAN_F0R1_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a0db2ff3fcf3ecd929d61e548905685">CAN_F0R1_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2161321c3b0857a9ca07bc45ac9cd1be">CAN_F0R1_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa85c1d5ccfd6241059822a3aadc1053d">CAN_F0R1_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d82ba565f065b4dec733d002c02498b">CAN_F0R1_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga199d63d7155cb5212982d4902e31e70c">CAN_F0R1_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac82d92ad6fb51b340e8a52da903e1009">CAN_F0R1_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa0a651933135336bc14baa3e0a56ab1">CAN_F0R1_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad2a1d8bb83dfcd9f13d25e8ed098b54">CAN_F0R1_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c9745bc78a65538cbe0fb0d09911554">CAN_F0R1_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf74bbd84aff2eb3891f6f6d0c418793c">CAN_F1R1_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2cb33663f4220e5a0d416cbddcec193">CAN_F1R1_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86d75200e9ead1afbe88add086ac4bb4">CAN_F1R1_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4dbe3b567fca94f5d5e4c877e0383d4">CAN_F1R1_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab74c1e5fba0af06b783289d56a8d743a">CAN_F1R1_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga163dda15630c6f057bac420a8cb393d8">CAN_F1R1_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd27041e24d500c940abed9aaa53910d">CAN_F1R1_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaadfffc15f309b85cc3abd7439ea4b8c6">CAN_F1R1_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf2588b13464de27f12768d33a75d2ba">CAN_F1R1_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga979839e5c63f94eb294a09b74f5c09bf">CAN_F1R1_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f049fa606d557a8a468747c6d285357">CAN_F1R1_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43409866ee9e6ea1712f50679a4bb212">CAN_F1R1_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f86fb2f2080f513d8392d389cdaa1fd">CAN_F1R1_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c1b7aeeb196a6564b2b3f049590520e">CAN_F1R1_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45bad406315318f9cecb0c783ac7218d">CAN_F1R1_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b105deaf668c0e04950be0de975bcde">CAN_F1R1_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84fabcf9736d7ef78587ff63cb6b1373">CAN_F1R1_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga966d41aca2269fd8cb6830dbbd176140">CAN_F1R1_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a53cd0cf8722dc63b8ff26d4b0fa0f7">CAN_F1R1_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3fb64b2b59f73045b3ead12ab1211b4b">CAN_F1R1_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad558faeeeaf748bdface31d4bd3ed5b6">CAN_F1R1_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab16bc53f206b1f318e5fe8c248294fec">CAN_F1R1_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42841c82744146dc70e8e679b5904e02">CAN_F1R1_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1f961b642e42faaaf495c9ec099c128">CAN_F1R1_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96670686c71a15631ec2f772973dd7d5">CAN_F1R1_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2d8b1a30c3a6ae1f75369abc445ab7d">CAN_F1R1_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf027c958889ab93acfb1b86988269874">CAN_F1R1_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga32400e283bc0037da21f0c913bb860b6">CAN_F1R1_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb0467d664f27b3ca8ef4ad220593c46">CAN_F1R1_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c3e3090ab67a54830be208a628efd8f">CAN_F1R1_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85034e026be1af5e45e5d15537449e6d">CAN_F1R1_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ddfc083d58a190057fb67e4eb31136b">CAN_F1R1_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf17f4c3e553020ee893415796bd29d84">CAN_F2R1_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae97de172023462e5f40d4b420209809b">CAN_F2R1_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23008ac61893eb6a65ab9041c53a84ee">CAN_F2R1_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad559580b386d0c621a6bf7292c706e36">CAN_F2R1_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e52ca421788d68f3edb9a52434374dd">CAN_F2R1_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96a97a9711a0a53a7ee18907e95d8887">CAN_F2R1_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f73f1bd0d3246f27d7a91a620fb3cc7">CAN_F2R1_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72bf4a6050af614eb1ac85c76feb95cc">CAN_F2R1_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad484c083bc2023deda5840facc549908">CAN_F2R1_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d0e05e4824f05e2cf12b3d0a0b7f319">CAN_F2R1_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga022da7a86e8174aff1054eb1aef2c73c">CAN_F2R1_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaedf715fa1ef43c8461408944e4aecec7">CAN_F2R1_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47960a79c582cbc9bfef85c411a2be94">CAN_F2R1_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8c6e3cf3a4d1e9d722e820a3a0c1b6a">CAN_F2R1_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga421a366074fb422686461a92abd1259e">CAN_F2R1_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga178a0308db954b97818401be1f28a990">CAN_F2R1_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab60aef7e45f8d12777032321a33cdb38">CAN_F2R1_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0483dac5b6986246a3ba106fbeb8e3bd">CAN_F2R1_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga259b472c9c9f158e1701c8b8d5a940b9">CAN_F2R1_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23db612c79422bee815e437d6aaf5a6c">CAN_F2R1_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef9a469e877bfa29f4edb66730c43d43">CAN_F2R1_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4edc4a54cc13f63afe8dbe3aa37776a5">CAN_F2R1_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga169f5fb3dd35ae2b048c8c05c3e202d7">CAN_F2R1_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0073b206235b3c33a9b831e5027e3bf0">CAN_F2R1_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga459caea38417d17c042e52ba38eb3c1b">CAN_F2R1_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0da8cd8657f6e67f1d86fc9f695bb4e">CAN_F2R1_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80c9ae7f2eca3db813737c49d49f2b08">CAN_F2R1_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d6b6c109e359e3d2a07e6626c2b4aff">CAN_F2R1_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c4d05997d8930291c8ab2bb19545714">CAN_F2R1_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5431f98aafd2a7f8158a335d65ebea1">CAN_F2R1_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad79345a758898023543bd5384be09758">CAN_F2R1_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaada8442f47c1fffb00c13e404d036122">CAN_F2R1_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6bc065319a9862c1f5ca7326b790ef53">CAN_F3R1_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42e636521c72a20aa8380fe4fe150b91">CAN_F3R1_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga217f5b77e4fefb2d1135187ee2b5bbf2">CAN_F3R1_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7693dcf6c0011bbeb19e0413a5ce1f56">CAN_F3R1_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0bffde5d3e1e2e75f4facc98903620f7">CAN_F3R1_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30ccdfd3676f314e749cc205ffcfe1cf">CAN_F3R1_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b2aa80397b4961a33b41303aa348ea1">CAN_F3R1_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b7072c9b829c7df660eb2dea05ee8d8">CAN_F3R1_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad016208d1aa9008aaba9a887a1e8b6fa">CAN_F3R1_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4f4f0d2b56860e36f7777ab397e8609">CAN_F3R1_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadcfc2559b456c3af3804a22e0fb5c50d">CAN_F3R1_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7df8031e3a2f661b45fdbde58a26c6b6">CAN_F3R1_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c6baa9ac6a1cdd55c2d51ee40cf8f2d">CAN_F3R1_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95fc8c778ffa6deac5a202985fdd98ae">CAN_F3R1_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c4a4998f2ddc12771da116b1c20d765">CAN_F3R1_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fb6157fc48147e6c74ed348d156bfa1">CAN_F3R1_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaadcf2a14e752519bf8a90129fb9d42b1">CAN_F3R1_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47c5296c991b481548302478df85e477">CAN_F3R1_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga657b8cda94fd736a4831ab4086ae746f">CAN_F3R1_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga435edc4b2055ac2d1c3ce616a9c1b236">CAN_F3R1_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa508de7087eb832ecaf353a4b6821ef">CAN_F3R1_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga643ceb9293665b8307e63ae0e1700d91">CAN_F3R1_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91f5887e884fcf423d680798f4e372bb">CAN_F3R1_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6adc9c7706f39f7c33760fe6b8c5d17e">CAN_F3R1_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7581186f0241f6db9f63a0a0db22919">CAN_F3R1_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43b4c084e802398ad265ceb69cfd7519">CAN_F3R1_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade732503a8d41e3f1bb338a2a8103bd2">CAN_F3R1_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7539a7f651425a757a549205544e508c">CAN_F3R1_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ec25e4ba3ebaf53780e2b8da63e4a3b">CAN_F3R1_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8268be8b5477f813c165e851acd41a2">CAN_F3R1_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga494ad7f35d8552b8494379916a987074">CAN_F3R1_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15bbe0d2d24dc95e10156c2541feb4c4">CAN_F3R1_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0eb0d4d21c082c8381271ab146431993">CAN_F4R1_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91922c78bf92f051b8e8abbf9cc1f6e9">CAN_F4R1_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae56f77f869114e69525353f96004f955">CAN_F4R1_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga951a8213e55b01ecedcef870c85841e7">CAN_F4R1_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga453f90cdd0b520b7d65e19af3868d4ec">CAN_F4R1_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace348ba56c1f9676e5b605a6fe0cd52e">CAN_F4R1_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae99d36b50a16c38b2006fdba4683ddd9">CAN_F4R1_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d61ae4af9acc61476493b640cfb4745">CAN_F4R1_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89ded00ec0b6c0918b019457d6cf43f5">CAN_F4R1_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac658a1ced873fd9dff54833d8c413536">CAN_F4R1_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad06bc748776a78f008895be9e0cc7a1d">CAN_F4R1_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf612f239dcf45bd933136a5c8c5909f9">CAN_F4R1_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6dc611a52acf6dfa1df7ebf867bc7e2f">CAN_F4R1_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1736bc2808a37aa82358fe1c36c963a6">CAN_F4R1_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d7ec466bbf196a41f6da2a7b506675d">CAN_F4R1_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad30ff7e7b0c0f7e56821ecbcd6fcc23c">CAN_F4R1_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga199bd29b6f3ff56150a9dcd71c8ea13f">CAN_F4R1_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga893837534cbc7a043fa995de4619e2da">CAN_F4R1_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga551e80c41958417cbcf1d0c53e4947a3">CAN_F4R1_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80d9a946bd39dae4b0a862cf21f262ed">CAN_F4R1_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5646609987ce174cf3b94bb4538172f4">CAN_F4R1_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga356faa77de97c61e9b5f6b763173a987">CAN_F4R1_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6b246b3df35cc1db06e8c809137562f">CAN_F4R1_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4882da3ee5be3aed3d5eb46923859674">CAN_F4R1_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e178aa8c6f98a866aaae511b9da86c8">CAN_F4R1_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a5ca327060530761d71362d39b2d364">CAN_F4R1_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeabe4836aed74af4adba72b2c7684a6e">CAN_F4R1_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa8e7d74919e74723f7df71357cc994a">CAN_F4R1_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e2b2b9bd5b397e58d57fb379546110b">CAN_F4R1_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb165ede225dc35a825647e5efcab437">CAN_F4R1_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7898b1f422424fd7fc0896b908748e7c">CAN_F4R1_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga92d7e6a44e87911e9cc14f6bff854fa2">CAN_F4R1_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5cdf98e317662e286ad2a3344ee516df">CAN_F5R1_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac814c424ed2ccc11645da6e62f3fb81">CAN_F5R1_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b0af1936dd43bd319614e3298fd28d1">CAN_F5R1_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga013f84e3f3f0e148d3a9a071ccbf6738">CAN_F5R1_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7cfc330921811d76ed6476d6935e84e7">CAN_F5R1_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9aebaa8e61198240c1564ce73acb1d2">CAN_F5R1_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadea331fb6273fda80a8f5a3dc8eaf6f4">CAN_F5R1_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc7dfaacfba6a42a17b16281f690f952">CAN_F5R1_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba0938e0f55773406fd59c2a0bd7c46e">CAN_F5R1_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9715c4445159d0068172309092e574e3">CAN_F5R1_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7de15e73395473569a447023dae53c4">CAN_F5R1_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39b60e0befdf681694bc4123b4b7f7bd">CAN_F5R1_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0bc4598d0d603c802b7140f967d84e5c">CAN_F5R1_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8b4439ac4bc79ff74d21060ff533b12">CAN_F5R1_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d117ee64d9c1673f22f12f24bd481a4">CAN_F5R1_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf761c448bf29c4d93f4c2a75981fa049">CAN_F5R1_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87543e5b7c48580ca9925402ab6ca5a7">CAN_F5R1_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b9c39ec4649cd68a540c88c3c64d506">CAN_F5R1_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4992301536d388de215273769708b843">CAN_F5R1_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab21c0b793d7aff03497a95d5c6528ab2">CAN_F5R1_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1c4c5d06a9da5f853aaede3470b07f4">CAN_F5R1_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91214f1f7dbb4b75b0c425624640fd76">CAN_F5R1_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b24151a68c59fe0f3aa15e498fdc739">CAN_F5R1_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadea89ef2e5c3dafae174b671c8e083d2">CAN_F5R1_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2acccf9ab5708116cd888f2d65da54cc">CAN_F5R1_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c0b9425117a2409b61032a9c746c2b5">CAN_F5R1_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a0d31d96e75ea32299e78845f584632">CAN_F5R1_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade5db4ad8b19580b895356fff66bb6be">CAN_F5R1_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4acec834c3eaf55af5e745d6988ddc1e">CAN_F5R1_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga923a0086ada8e09a9202338b588f27d1">CAN_F5R1_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga840d2b3f751753e9d21b2e23506e6995">CAN_F5R1_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8d28066798958e5730a95353690bcd0">CAN_F5R1_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb57fe42259bd37deffe11eded640c76">CAN_F6R1_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1de288e28d5547106645ecc5b0c47f2a">CAN_F6R1_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa8662caaa28aee37b2689f55400b75c">CAN_F6R1_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae4ccedde67989fcbaa84cae9cae4b1eb">CAN_F6R1_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45b063b3c14fd27bd63c03f878ac6cfc">CAN_F6R1_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga32f8566fab72dec6d52ad7262e67cbcc">CAN_F6R1_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8636ecdacc3ca05d69e66737b7f2e7cf">CAN_F6R1_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb555ddab4853625c9b48b24e88d0dd8">CAN_F6R1_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1e7ca2d014d77152ff0e6bbb8d5fb63">CAN_F6R1_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe4dc5e57c209eb4d3c5ed94b3a2e897">CAN_F6R1_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa63ca9ec114f553d68e0b0d38ae57ff0">CAN_F6R1_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf3394a2675a7cb30556a40cc5b77c08">CAN_F6R1_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9c9c04edb492e48619de926196ab695">CAN_F6R1_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga070e91897e07ae11a9d2f60ff31e196a">CAN_F6R1_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3479321a85f1f55e24a1b56d13226a22">CAN_F6R1_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a998a2b37fde5207b286a58c115a9e8">CAN_F6R1_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga891ad3d341cee397d49fc982c509f7d5">CAN_F6R1_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4a70606f1b07a6bbb5ae4fe8ad374e5">CAN_F6R1_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1542ea54030e3052c8991b249cd0e504">CAN_F6R1_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e1a7c680bcfc57c6cc521cbaa0749d6">CAN_F6R1_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6fba31d938ab3492c8855c26bebfbef2">CAN_F6R1_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga556f3b08cee839e038109e604e5bba4c">CAN_F6R1_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdc41162219ed6f5be1b5ae7ba328754">CAN_F6R1_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89f4fd5c28d2fd7475081b39b2b358c6">CAN_F6R1_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5eb9d0f3cad0eeea398f2ba5fd83cf2">CAN_F6R1_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3fa46e9d1fafcb3eb1189d6d43692cd">CAN_F6R1_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9168b4d12ddb654b397ce3ffb66af4c">CAN_F6R1_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga610fdf301fb1cff5af38f83b4e0c81b1">CAN_F6R1_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a3e033aae51ff31b75fb801599232f5">CAN_F6R1_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga868ae6fc3bbe273b44d250791a80df58">CAN_F6R1_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe08696e215f9e8f1605e60e4817dd8b">CAN_F6R1_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69b2dffd9969ff8658b45a7a2bb1c5ee">CAN_F6R1_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2217bcc5b82de25751d3984884b0e0c1">CAN_F7R1_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf71cbdd5cbe109fde119adb86d64f0a7">CAN_F7R1_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0a7a004058a6b10b5cb3374eb82dd1d">CAN_F7R1_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2224329373b490c8dd4f0c148ef58997">CAN_F7R1_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3574ea4882319ac08e0df065bdd3566">CAN_F7R1_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76f63e712a9a57dacab2874dd695254d">CAN_F7R1_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22d969f17f8a25a63cb056ee2cb622d3">CAN_F7R1_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae89ec51b51c83c108880e361caf17ac">CAN_F7R1_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67fca99c67cab6713605e14d96a9df62">CAN_F7R1_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaacd1ef8f0870bc5a5422a6bedbb61d40">CAN_F7R1_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf56408d9914f566396d64609830e2d4f">CAN_F7R1_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65947100832111c7fb427d1982f801eb">CAN_F7R1_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga175ed9cdbbf756ec76b9c6fb1f69adff">CAN_F7R1_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91af48b8cd11f119d257311dcf2cc291">CAN_F7R1_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7108bc449a6e328748dd8d2209b83753">CAN_F7R1_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc47acac1bb59603f58d9aef661d9334">CAN_F7R1_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b07b4ebfaac9e60d6042b1bff98ec33">CAN_F7R1_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3328e95d8ae911adc0e5dd4128f8161">CAN_F7R1_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga473e4917f35772cd08b06e166d6e475e">CAN_F7R1_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf40a4dd0979fb7ffba4b4192fe6dde5f">CAN_F7R1_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5854aa102655334a6242e43c0b25aede">CAN_F7R1_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga505dbdeaf89d103795046fb689b81664">CAN_F7R1_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga692f7a0bbc73be14e9d554394dceb176">CAN_F7R1_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a93f243e7acf3f749f2b6ec8ae7bc5f">CAN_F7R1_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68815c969c231268a63c8809a55bc866">CAN_F7R1_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7055881b4a6d9fe51e8dcfb99a546139">CAN_F7R1_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19ab918d9499635e8199a143833c6fdb">CAN_F7R1_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8360f2a2ba21a1b2f361d4330026edfd">CAN_F7R1_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga681e922052442801310265bab7356fc4">CAN_F7R1_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab12aa3a716a85bf96a1496ecaeae0cec">CAN_F7R1_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6774583920f7cd42976daa4cf389eff3">CAN_F7R1_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9990b9fd20bbe0ff114acace0cb47ad7">CAN_F7R1_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13cd870005a4712c3a8b9675a962c642">CAN_F8R1_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49082d55960382ded8b2f7235dd3b33d">CAN_F8R1_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdb99f376b40d3933ce6a28ad31f496a">CAN_F8R1_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2cd97fc37fa6ffadbb7af4f9ddf1d014">CAN_F8R1_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5842614b55172086992fc085955168d7">CAN_F8R1_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga373c77cab88912e816a6e12195bd3205">CAN_F8R1_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5937607627dd44c4fb79f9063534e2b1">CAN_F8R1_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b6765194a47f1a6d7dfbf78e0b4139c">CAN_F8R1_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa79159b413994d12b593cc4f1b23d1fa">CAN_F8R1_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b959e903cdac33f5da71aa5c7477a0d">CAN_F8R1_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5de7f304ca7bfcb9e78c9c2d346d300">CAN_F8R1_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d5a19fa7032ef2b68e2feebd0db15e6">CAN_F8R1_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga943a685663474ed7aa509eaccbda2ffb">CAN_F8R1_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga668cb8a75c4166b5287a09ba98c8ec70">CAN_F8R1_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84727d6a0fdcb2870529d7a371a0b660">CAN_F8R1_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9eb9c851eb03c49bc02f686aee490a28">CAN_F8R1_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ccc46770c70da8546bbbcf492bcdd95">CAN_F8R1_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf24b0628e89b2c27cb9e13b0492876eb">CAN_F8R1_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36b946c123c3c3f1cdbd1272db24c58b">CAN_F8R1_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab91129b8b7746111a31a968c1f1a8b19">CAN_F8R1_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19663b29868ae926896961451768d748">CAN_F8R1_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19d8c89621a78de5177481d217bb5033">CAN_F8R1_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab265fadfeb8674b869264ad25bedcac4">CAN_F8R1_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga102fdb92fecd6aa86e5dbd2fea2b2e79">CAN_F8R1_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b73f4ab4941e6d920e75f7197ed025b">CAN_F8R1_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d72a1b4728fa13d4a2a3f7478f8398b">CAN_F8R1_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5826d272442cf9b69336172a039bc439">CAN_F8R1_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacdb656881f89c0da122383403a816ce1">CAN_F8R1_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d8c536aab73553ff1913ba806be351c">CAN_F8R1_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fb8328cdbf23c9982b769bd39a24113">CAN_F8R1_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78861665c78657330f9fcfc17283529f">CAN_F8R1_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b2fa38175302b2d91f2b45ae16c5db7">CAN_F8R1_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga930a17d830cb9a95a79531dac2220785">CAN_F9R1_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8671eac978ebea75e6345adbcdf78026">CAN_F9R1_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee3585fb5ee4081dffeb2a2dda1ce72f">CAN_F9R1_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga807e831fafa69e9df65618de855ea186">CAN_F9R1_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaddce646e28626a508b2f98c4f35148b3">CAN_F9R1_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ea72662e0243714ace5c0b48e7912f6">CAN_F9R1_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b08ddbc0bed91c6a1933e6485ded5e2">CAN_F9R1_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae21fd9c8c790d4bc229c7ccb6d99dd36">CAN_F9R1_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf1a8f02576caccfddc12f2ead734762">CAN_F9R1_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80a2594aaa275fd88225927e7115085b">CAN_F9R1_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3db445a3214057317d84269116c9a3de">CAN_F9R1_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf09c1d038af593122315a878c15f608">CAN_F9R1_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12b2a29143ddf47eb1eddf76f9289cb9">CAN_F9R1_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga691bc907b71c30dffdf246c95240ac9b">CAN_F9R1_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8669ceaa46f5aecada88accedfb4dbb">CAN_F9R1_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga35e8769a1e21c4cf3714667e07201804">CAN_F9R1_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7060a1863aa5b08ce8469001d46c630">CAN_F9R1_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf015fb7231bd315f82948019dcfc725">CAN_F9R1_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02c06b01abb3414394747a7cf8eac888">CAN_F9R1_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99a1a20417252e33a4817c0530745239">CAN_F9R1_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09c0f503e2ef85b3b6332ccbca7b0251">CAN_F9R1_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacab12d06dee3d6dad5fd7c56c23c70d1">CAN_F9R1_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c72a8d17db1de69086f19579b169c04">CAN_F9R1_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4bb3ba674ec6c82ed108f6c0bfb2f854">CAN_F9R1_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba13bd7fa1e4c2eaef3de31d933cbc10">CAN_F9R1_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa72247fe16d8f777c26726063fa43536">CAN_F9R1_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga32d7c1678449ff8f4e4b6f548ba85be4">CAN_F9R1_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga678d4a0a39b379db5c2e0285782c686f">CAN_F9R1_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6033aa5f4d140dc48ddb4a777583163c">CAN_F9R1_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fda159c684d7361094da1883473b544">CAN_F9R1_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83cf4080564c51a0123b97840576c0ab">CAN_F9R1_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga127c155bc5c5236f04cfdcf96ff66cc5">CAN_F9R1_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d5b5b7bc147da430d9c8fbe03679ca3">CAN_F10R1_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ed7be0180fd7096f10cfde27261ecc9">CAN_F10R1_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad099442eb6b71912a81d1f6fccbaec0a">CAN_F10R1_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4024c53b7b0cec550baed99ae92e3465">CAN_F10R1_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1859eaac9ae1220c752218e5ad526179">CAN_F10R1_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5683dc25f0aae9a802a5f57c88bec856">CAN_F10R1_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae83dd9ce8a2c7917e278ce4755f8f43e">CAN_F10R1_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93ad070c9f5abca3c9b9095e3a13db9c">CAN_F10R1_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd32db3ffec3536cd842e17c34c210d9">CAN_F10R1_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85673ce7a92ae8ca9a13ed2fb5574a76">CAN_F10R1_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d525825fe4bfc1d4ffccc21ab89a3fa">CAN_F10R1_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33336e283eeee9b77f1f289d77f2304e">CAN_F10R1_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf74ee01e72b3de69d6e8fcc092f7461">CAN_F10R1_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ee416ff22b47bb289bab34afbc74f19">CAN_F10R1_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97a8d8586c64910b0f6c09fef44c4ea7">CAN_F10R1_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9e8e43adc56ba1e593b97e062c79075">CAN_F10R1_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa64a0b16c073b51cb5e90b94c638fd95">CAN_F10R1_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65f5cc396cfcf3bad71a71326e64f7d9">CAN_F10R1_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga424940f535aa9a1520e25df53673d01f">CAN_F10R1_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga166a4035770c58147d583c3dc571d10a">CAN_F10R1_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga302214ece439e8913b47949bd07d118a">CAN_F10R1_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9abe6ae1dcb2bd140e7e28d37fd8abb">CAN_F10R1_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99063956b41c4dcf6c78cc29305b1cd1">CAN_F10R1_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81ae64786c3a83bdd21cf72c560c7c1e">CAN_F10R1_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f9083faf8395701c892814694b45d2c">CAN_F10R1_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaeb6942affe306b407940fdf01534e4a">CAN_F10R1_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e4ee946a9614316f666852bc266c1f7">CAN_F10R1_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99153cddc8fc7e846fcc44383936541f">CAN_F10R1_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e2ba1740577246368e60d94fd3d7c69">CAN_F10R1_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca062686821fba26a0e5e5b0a6c5b855">CAN_F10R1_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8981f420ef4c8fe1976a09f27a9c13f1">CAN_F10R1_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0424bf38917058b166a8bfd861d22b40">CAN_F10R1_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad059cc9b2fe5634b9330b44c37dadf06">CAN_F11R1_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad74b116cda63fcd1a662c4de835616e7">CAN_F11R1_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e05bb0c2a5bdcebb974f7dd409724bc">CAN_F11R1_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa17242aed4365034dc660ef9e8b9f1bf">CAN_F11R1_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga450dbed19882423d70ed7606aada2453">CAN_F11R1_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7ace73f2d3db1e2a1e55257d210fa04">CAN_F11R1_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1459d395a3b08a948c3f5002e0914516">CAN_F11R1_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30fc2236c2a18b7cb6e493fad36d8efe">CAN_F11R1_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74ab4a6f6b5a751acda410e0c39b87af">CAN_F11R1_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e69f7001534264fd027371fa188ac52">CAN_F11R1_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e858dd29f741910c8ed8c512cae81b1">CAN_F11R1_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6ba167c6cd5bc080065430e24c3a866">CAN_F11R1_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4629ab1e8632c82f3fb2648a574963b1">CAN_F11R1_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga833c408a165cc4ac87a242c08d4ba9b9">CAN_F11R1_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabfecd6bbe1a15cd341942d1840b476cc">CAN_F11R1_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf50e1747d1d9369b7b22c5d591ae82b9">CAN_F11R1_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga603d63333a621594a15696cb03f59eeb">CAN_F11R1_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb361a00177e6aa2ee19aa5a2d1781aa">CAN_F11R1_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf111110e0f5dbda31962f7732e3480c7">CAN_F11R1_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf2c4828b07b2b315d27b382818de285">CAN_F11R1_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5afa52941bb68a03ec9804b817d5a90e">CAN_F11R1_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac042471dbcb1a32ce161f38a144ac5aa">CAN_F11R1_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac46f233c9692cb2a2e246daf6547a38">CAN_F11R1_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8b379e3832482f2b18f01713d3338d5">CAN_F11R1_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60eabd8db9ec6b439d60dbc2374ce84d">CAN_F11R1_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga351a183cfab10d3daab415c85cc16203">CAN_F11R1_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb854a85c7a575a45cdade37efb4edee">CAN_F11R1_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga131776c359f81500d3d2a97535d7e718">CAN_F11R1_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga680d7e4c7ebc431a8c72c00e9f110563">CAN_F11R1_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c1fa00ee18804c169541d18995dc3c1">CAN_F11R1_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec35d8d1097816c5ef8e28ff61469669">CAN_F11R1_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96180b8c64aabd33f016fb97ba152f07">CAN_F11R1_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaccbe3637fb55f28496ca7f692a69f6ca">CAN_F12R1_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae625d21947ae82cc3509b06363ad0635">CAN_F12R1_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9de7cc313f2b6b16a564b13b1bc30157">CAN_F12R1_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac039cc1ce2281cf10be62cbc44748f5f">CAN_F12R1_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc3a35b6f6b3a46c176398ec322fd6fb">CAN_F12R1_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d005c10fe75169336104c3155294000">CAN_F12R1_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51256bfed734a95da3e7880e279432bf">CAN_F12R1_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c967f124b03968372d801e1393fa209">CAN_F12R1_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga592f9953deeb56888144c72060d04e24">CAN_F12R1_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d1613eac2aaeafda711cf3308ccd44c">CAN_F12R1_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b8594ab0c5d9124accd2d6ca85cf4bd">CAN_F12R1_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4025ed76892f23e5a63d0d8ac6a2be5f">CAN_F12R1_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e2e318cc14828c118bd40d982922e14">CAN_F12R1_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e0ff698b5e9f3f99a421166611b041d">CAN_F12R1_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b0666538a7646ddc0fcd882a261f5d9">CAN_F12R1_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga846d84b3d53e305b093198379f442528">CAN_F12R1_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7940c0898c2ef1d9f829bf1b6b5fcf3">CAN_F12R1_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6bdc7bd4dbad1f8e3bb622343bd7c522">CAN_F12R1_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c870a6fbae41b4f1c6d66ab690789d6">CAN_F12R1_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09e179b38460e47b81616c46a5f356f8">CAN_F12R1_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad42e298d4d97c98cc5149bc552a598fa">CAN_F12R1_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga318e2a6ae62d5172dcdb45e011d5e0c4">CAN_F12R1_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90e95cb0020289335acd5d7f4b62a880">CAN_F12R1_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e2720e18fdff00c9fb75d5136e485dc">CAN_F12R1_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae4a87123ae5ff76992162152fbb4c92a">CAN_F12R1_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9582717e16455f97c7dff65f7beadd6e">CAN_F12R1_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf15e362beb5a3b733c08c8c2ab81efcb">CAN_F12R1_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d600a7a39c7069c216db511d3a5d866">CAN_F12R1_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9a6addc248c6db2118d1ce6e049d331">CAN_F12R1_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31d3a46845cd9ca6670472aae2aa2ebe">CAN_F12R1_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa06596dcbb545fbeea2ec20f629d9555">CAN_F12R1_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac441b11b1be9b3608b9a09c2b8069722">CAN_F12R1_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa20d063950ad122a1965527a17d93c37">CAN_F13R1_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf60decd61c8a8dc9e4342de8ad67ea76">CAN_F13R1_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7863b3af06385d0e9037c57a5d2091e2">CAN_F13R1_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga043282b30813ce88dbdb320936ff6aca">CAN_F13R1_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3bbc9e9866f20d9d2f3cea1c6777c673">CAN_F13R1_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga885b36e017b013ab6deedd91d9ac2c66">CAN_F13R1_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa389b53582e5cacf326fff4512626d68">CAN_F13R1_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad09b75feeda08b16962db7da6a32dc9b">CAN_F13R1_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaba75675c019979882ecd8c6ef82d7a4">CAN_F13R1_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac579473f666edec0e0fcce278b642a9d">CAN_F13R1_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14640c225c434428ef1870f462eb9bbd">CAN_F13R1_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d8c9f5879cc4e31fe2e63f82febbc69">CAN_F13R1_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e0e3cfe033bb34f62312cfe47d1b84a">CAN_F13R1_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93d91a28c1ffca3f72f10e0b44040791">CAN_F13R1_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga355b438a5abccec89e13bdd00206b36f">CAN_F13R1_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89b23d147d2c040eb2317633b3ef46da">CAN_F13R1_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81d184cd46306fe24b46087a90e8f8f2">CAN_F13R1_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga151a0e903046edc92bddcd0ef4a23449">CAN_F13R1_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e95e6d0d060fb2cfdf31e1b5fdfe3de">CAN_F13R1_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e0fb1cf032c57f954dd2679a05f8115">CAN_F13R1_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb775bb1ded6a8f55f2a0849bec2eeac">CAN_F13R1_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8743dfb60255d98911ea66605efd3b2f">CAN_F13R1_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54b067c38f3be3ad6041ea12fec15700">CAN_F13R1_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00fe1942d9a8767a76f139bd74eafea0">CAN_F13R1_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05db1c0a2e6e051d616b59f386dc7b1e">CAN_F13R1_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66dd0da9fd8ef27b30f1ad56a9982caf">CAN_F13R1_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3b8381bc6ce5ab107cc1a92e565387a">CAN_F13R1_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91c99de5ae099ecdee50ebd62e552df5">CAN_F13R1_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83713f9e2c3c90f001ab378d9ca1f488">CAN_F13R1_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga050fb1e9555d0d24f81682e194677684">CAN_F13R1_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga761164856a25bc246396c7c82fdeb447">CAN_F13R1_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a750d71e94876d2f6e73a0e8b7217b2">CAN_F13R1_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34282ddec559ecea4b613f2430334237">CAN_F0R2_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f23fc3814e0eb6af35c01e22c5dc6a7">CAN_F0R2_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82ee32b6ec44d763b4364fa032d3439c">CAN_F0R2_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7867b1d377088c63cdcc615932101997">CAN_F0R2_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37fc5c9115eb669f1ac493b1c7296250">CAN_F0R2_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae04b27aad09a3027f20a4eb48884c463">CAN_F0R2_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae58d87c9513c11593041c3d43b955e8b">CAN_F0R2_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03a6328d408b8015bb472c76f96a4dd8">CAN_F0R2_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga92fd1acf48665f966b670a0457456deb">CAN_F0R2_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa853cff5493c4e857b7bb1ad28678ed4">CAN_F0R2_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa43bba65dd777c71e07130fde3fa6216">CAN_F0R2_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9077b9c35c6721d2a0e090a42af0eaaf">CAN_F0R2_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23af8df7d4e843a6e196b1542421ef45">CAN_F0R2_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0fe7776af3adce7d203aeb16d55d86d4">CAN_F0R2_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81168efb90a776e44a96d1fe5e3b88c3">CAN_F0R2_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9708e7cde70a19e8e8fa33291e1b9d5">CAN_F0R2_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2f2154c3030cebcfc3f1e4aed74fbf1">CAN_F0R2_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae87c14b75911aa0a9d0349d02d342711">CAN_F0R2_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6fd7859cfc05300f68b175f520ddc31e">CAN_F0R2_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaea36db8fcada46357137efeea256457">CAN_F0R2_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57872dcfea1f8a56170640842edf9c1a">CAN_F0R2_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc01e7f26d0e85da93ca78d0d71a4fed">CAN_F0R2_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07d8c3c8c3eb3c97b5979388c548e2fc">CAN_F0R2_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade31bd75624afeaef9b5ab45a5057db9">CAN_F0R2_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa78ff8fcfe0f14655aaf94ecc92d7532">CAN_F0R2_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad577ebd9a8cedd1b8b13d5a41d2fbab">CAN_F0R2_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab814105bcd2a2c636c26197b21ead2b0">CAN_F0R2_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea82daeaa71ecddb187613df9517e51c">CAN_F0R2_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef5036edf5bd310e5e06f3ea5cb818a2">CAN_F0R2_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0c2db96ddbcfa1b838c283e20ca554b">CAN_F0R2_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5afb46a2d4ccb3f28e8579b26e2b2e2e">CAN_F0R2_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ace83e798931f35c123507e1ef59fbb">CAN_F0R2_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ea3c5d8ab8962d9cd0e2b067167d3d4">CAN_F1R2_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacfa5449488e7330d8f11f75fcf3e75cd">CAN_F1R2_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe49a3e224459f1bd9b3279ebfa8803b">CAN_F1R2_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77cf2217ec29e2043bada827249dedd5">CAN_F1R2_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf35643f0148ed0f93e3ba52e95a4cf6b">CAN_F1R2_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae08798adabd9cc0fb2b07eaff6444878">CAN_F1R2_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06659c9a418d7f4a8729d87bc397be23">CAN_F1R2_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36bb9ca8dadd6714052f8d31cb01cb7b">CAN_F1R2_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d400044261146be3deb722d9cf3d5c1">CAN_F1R2_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3e5769ea8faaed16c6cb2ce979d28a9">CAN_F1R2_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga915236a6b5081c2c30bd4d49144bc463">CAN_F1R2_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf1aa2e62d4eede199196f81795d309c">CAN_F1R2_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7db0ae3dcaab35e4c496c8a800b5c994">CAN_F1R2_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02cdb71c56a5d9994ecd2dee668c7184">CAN_F1R2_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac66691ca840db6c861460d311a942a87">CAN_F1R2_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabcdd57022e26859db1f81f2df08c8725">CAN_F1R2_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga211795b36769a0b87044f0d82a7a72b1">CAN_F1R2_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc8c427731f33c76fad0873bb29a4b4c">CAN_F1R2_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga10a3e6be9968b8007562e7afe6b3b342">CAN_F1R2_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4aac6ab4bd4cdeecbe621adf1d11b95a">CAN_F1R2_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30140ced3da0d0a526c4f4f5881987c1">CAN_F1R2_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49f36aec2e851ed18c5a382a0708bbcb">CAN_F1R2_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99ccab06a8a97616a2fc3e026f36351d">CAN_F1R2_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa408889ff6478d6558d4c53c9114bde">CAN_F1R2_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga032dd8dc11aa9013cc0e824e31932951">CAN_F1R2_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76f29020524ec6403a40de4e260a2ea8">CAN_F1R2_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0bb51cd27fea671be51a59ce7a83008e">CAN_F1R2_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga085c38b511aa4895b6c939a06070c916">CAN_F1R2_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe299378c771da8d7d8e72a6f6e41f7f">CAN_F1R2_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaabc8bef79b09bcfcb0df6ba467ed906b">CAN_F1R2_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc4aba2c95f27229987d9eb4cda9890c">CAN_F1R2_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga21cbfc217d67062d265753964c871065">CAN_F1R2_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36964e4bf6aa10467b3d95781da56814">CAN_F2R2_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d0541eb1a4f8ae0afe429ac0757de6a">CAN_F2R2_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14fd5aff8767df509b396190ddf7fa28">CAN_F2R2_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7283e2a71983078144fa9a8e5ae563a9">CAN_F2R2_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeba1324d32b084c477a0ece7b904a4cd">CAN_F2R2_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a367cf9f2f7e604e9f5e30b5ed30779">CAN_F2R2_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b92ac9785e2f7c890130e9b7d792c79">CAN_F2R2_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac969a33d20353d5cd7fb317f5fa71138">CAN_F2R2_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafeaac84fa5eec0173c531e9940327f86">CAN_F2R2_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga532413ea309fa031e65397a5b31ac92c">CAN_F2R2_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga360e02860472400a9000ef2fc8ba7bb1">CAN_F2R2_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c917a5b5e1a010229caaa5b3a41d7a6">CAN_F2R2_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0956873246e63b41c0a640bc8d117319">CAN_F2R2_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53202218de27d073d577c27427fe0cbe">CAN_F2R2_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga960a1ffd4b153168494d91df69e30742">CAN_F2R2_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc81e9ab9ab926d1ca30c5b6060a126b">CAN_F2R2_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5f9a5279398454a3a2493b3e1783f52">CAN_F2R2_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0275ec7527a223a33289118f9e0a2edd">CAN_F2R2_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34028a240868ca7dd365ce98e31e84ca">CAN_F2R2_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga807cfa122b6c74d85fdab233dd9ed502">CAN_F2R2_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1187f1ab7514c90af34b44eff80858fa">CAN_F2R2_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacecb18e779a44989b724901f6c2af84f">CAN_F2R2_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f2a6017895d8d139dcbc3d0e6e69e69">CAN_F2R2_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaceff2f283cbd4935ec5d45ceaa18efe0">CAN_F2R2_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3086667a209f91ed6d6b496b83111044">CAN_F2R2_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c8c7b240bb0dd2a3ec8b6c4c25af7ba">CAN_F2R2_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51498379a1e3b81a83bf8d164c4f7e5e">CAN_F2R2_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1f78e7c530a3ef26d44b9353fa9ee36">CAN_F2R2_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e30d0e50fca346ca8cb427a6c85f9dc">CAN_F2R2_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77586d252cad5a0a866b1d9deb6835ba">CAN_F2R2_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a10903e507b35b7425b3ae98a8c6800">CAN_F2R2_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac34bca92730b6f7cd0de8af1a2d0014f">CAN_F2R2_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga46730b7e64aa771087b6c9d5deb273e1">CAN_F3R2_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb12b61624912b90382a4ad95281e7f4">CAN_F3R2_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6621759dddc575c01f5bbaab43d1f04e">CAN_F3R2_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29d052fc2597171767d8cf5d72388ad5">CAN_F3R2_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga731e9949d77054ba176340652083ad46">CAN_F3R2_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93c52f51fe9eefe7f0cf094522a592b6">CAN_F3R2_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad675c2d3f72d8bc42e0f3088ddbcc3c9">CAN_F3R2_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1734cf6a5a72d403cd043eb704246c85">CAN_F3R2_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97d82554ce38567e44cd87ed99175928">CAN_F3R2_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga505f85fadba4397e6d9a241bbc9229bc">CAN_F3R2_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb635843951fb42ffeb776d8564d7e14">CAN_F3R2_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5db557239646008004286de15847ced4">CAN_F3R2_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga118b2044dae4c93c66aaa4f28c5b695c">CAN_F3R2_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c041a2b8162a8055a1894d0a0b3d682">CAN_F3R2_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb6e0947fcb7594d12dcbca38d60c9f8">CAN_F3R2_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1dae8addc6fa59e824e1a67fc8c91ddd">CAN_F3R2_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga992795c5e0b3b8a8c5d4d6e9eceb7366">CAN_F3R2_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1637eff70416eb85d5d2a54e1f5d412e">CAN_F3R2_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7bbfdfa29b84ea60e67d41f775c6ffc6">CAN_F3R2_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga827747e8cc66e4dcd22498c59e45c776">CAN_F3R2_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe0bb6919615ec6311e8c39f62bca618">CAN_F3R2_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c3e4716d3e52ec99451a942dceb59de">CAN_F3R2_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaffefb44a948d36dcd94248f63aa68d2b">CAN_F3R2_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79ce25d44a38f520b4a93384d6f5ac40">CAN_F3R2_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3fe1ced752dc811f9418181275c8c3fe">CAN_F3R2_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fb2f469246193f6fc9e4ade42192d28">CAN_F3R2_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae85be7f7d7a9ddb8a60edb30d2a5727">CAN_F3R2_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga850c21b26100c68b9cb57608c0249543">CAN_F3R2_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82ec6ad2ad1b6115496adcb3e66fae25">CAN_F3R2_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4fa34cc998edfdd1b3db93395ee6500">CAN_F3R2_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f4fea5ecec28e7f47647067b75cb24e">CAN_F3R2_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58a154f4d0cb787f23429b3f7cf70fd6">CAN_F3R2_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97250d3eed2504846f39c50dce71c9d0">CAN_F4R2_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga145e11678ee6062df5164894ad8f80b1">CAN_F4R2_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d19193baf5412ec2e38822d062196b8">CAN_F4R2_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga94b8b1428b640932aced6446f8b41f83">CAN_F4R2_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93164ec00412eb5eed168e8a30557f25">CAN_F4R2_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga04e44c5a14e44c20f3b81044a915db13">CAN_F4R2_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37e57dec99c33f462a2dbb6273df2f57">CAN_F4R2_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6c7d3ec0375e356192583142f7fccca">CAN_F4R2_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad33f7d788aea161826a86bc2c5567450">CAN_F4R2_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab998448b0bd20ff6384c26ad9e6baaf">CAN_F4R2_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8794112fcbb0dca0c7d0316ac8725e8">CAN_F4R2_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d22e782a9ca087f99ab9f53b2626aed">CAN_F4R2_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa8d5c2635a62bdfa6e3a5a12b127fc8">CAN_F4R2_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad491689799985f0c8f17b270cd8873c4">CAN_F4R2_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1b80d40d87204de4687735de852f47f">CAN_F4R2_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0994b341ba8a73b950f01d83d012780d">CAN_F4R2_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ae8b77d791ba7403618989a77e62922">CAN_F4R2_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc116988117a7e7fabc722855351d257">CAN_F4R2_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07b1fc6ee0dc4cc892d69ed496b59007">CAN_F4R2_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa58785812f0d3e73a657426b81f0b78b">CAN_F4R2_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga363da353073d7ee6421cf171688ef52b">CAN_F4R2_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f22695359aa9a1b07763aef44a9a1c4">CAN_F4R2_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac0f8c1ef382225198407474f2b7fa073">CAN_F4R2_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9476c54044db3182ee789e9df1d1aa19">CAN_F4R2_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73158a3669d2ef96db84e4f196d040bf">CAN_F4R2_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17d36fcf8e08c76597a7b2c05e831f98">CAN_F4R2_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa683635426f418ead45032c25e0179ee">CAN_F4R2_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23c77145ea84805a785b49c0a7f31774">CAN_F4R2_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18492e954ec07174a1b140104062f941">CAN_F4R2_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf94626a8450c20e241ad6298660ec23">CAN_F4R2_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d7da9aa234705aff3ddc9845b1589d4">CAN_F4R2_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70293ff8a71e353d84a3da134eb427d9">CAN_F4R2_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17b264aaa84a3c6ab5a35014eb5dfb09">CAN_F5R2_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa871f5bc692996efc8c1bad1d08b43c5">CAN_F5R2_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf44a72156023a5889a1c22d77e188e2e">CAN_F5R2_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d8828885a79299bc65c2011f71240e2">CAN_F5R2_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadfa978108927c827e3021499a20d0372">CAN_F5R2_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3b3c48011935170a9bd120b724030fe">CAN_F5R2_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56cf7f6d0bf48847f3d8f72777774e58">CAN_F5R2_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2cb8a5551d90c8d79b09b4d82f3f59c2">CAN_F5R2_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga423b7b77bfd5dd6791f1b1dd16e9807a">CAN_F5R2_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c50420a128a70341e63ad23b0bedba5">CAN_F5R2_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga392844657c800d2e16e7916ed5fb9891">CAN_F5R2_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb35a3bbc447c46929643115490e250d">CAN_F5R2_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga974bae58f9819eee0377d709c985bcbe">CAN_F5R2_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2823bb25e138cc52d11b154456947ab7">CAN_F5R2_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga98cf223bdcc1a106f7573b57f836f9ed">CAN_F5R2_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26bfd14720495dd180f1524f2fdb3743">CAN_F5R2_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41b457c721dc855d05b2f353c22a83a7">CAN_F5R2_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1bc89534aaf3f810a2151b04b0086717">CAN_F5R2_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga070940536728fad3c0e5336926131b4b">CAN_F5R2_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaddf2e4aa8107150a86d37ce03a0e1c0e">CAN_F5R2_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1788704faad47f1d45017df41a35f053">CAN_F5R2_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11c4aeffb6646643c412e19e6f5cc015">CAN_F5R2_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef348c2d37f96f5e5324368f90c80d42">CAN_F5R2_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga398d842cfcb2d441d999e1407fc54f83">CAN_F5R2_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6575f8d4d154e2e8342b3f88352a9d52">CAN_F5R2_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9e6ad77b1d8ac7303e920658aceb354">CAN_F5R2_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga911ade78e30d1a037d35dda5eb7cbd4b">CAN_F5R2_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49542b9334bc4917e25d6808c78787d1">CAN_F5R2_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga255da64f4a66ff888f6633d6e51658c6">CAN_F5R2_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8335d23f9fd156f40dc7fd63ba6783cb">CAN_F5R2_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf81786b7519b39f705729de2c55e4faa">CAN_F5R2_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f7122b0ad8cb4fc1797d0dbecbb4a05">CAN_F5R2_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71ad6452660daed3d6c436533a25efc2">CAN_F6R2_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9e24abd8d2f0775661415b6565f4f6d">CAN_F6R2_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6dc3f6ce4dde435743aadbe17cc78b9">CAN_F6R2_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1f5163490dffe1f4d7c635458359c2f">CAN_F6R2_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89e9191d214d05f4d90fbcd38daa73e1">CAN_F6R2_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97d29588281c546d98e09760cc5ef593">CAN_F6R2_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53f5717aca9932255049b133661765bf">CAN_F6R2_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ec93958e936379d891bc3450dba3d1d">CAN_F6R2_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f97c7eb9d6e69d589db38d745ae321c">CAN_F6R2_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga372ebb5d42d147d41688f7c0fcf467d2">CAN_F6R2_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47baa2c9c05c7c422a49994b8f80016f">CAN_F6R2_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55d7665b118e98586c2a9b1900ce7292">CAN_F6R2_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5095a203d07244e75dd6deca125b4468">CAN_F6R2_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga533dbb10e8fce9aa6ec23573fb49c339">CAN_F6R2_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b95be922291e534609302c0c833f1f7">CAN_F6R2_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17301d50c7b6ad30ffc05ee2c63f6171">CAN_F6R2_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf23dfb03247544122ed01472b8a31b4d">CAN_F6R2_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf8d35fbfa677fc446da68f4043b633e">CAN_F6R2_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c81a1972ec8d87421c6113bb9747c3e">CAN_F6R2_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11ea1bd4bae8b27a5fd73d210eb83d39">CAN_F6R2_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c48dcd1ac5e23827813ed695bdff0d1">CAN_F6R2_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd115d29d9f0a8fddc13a32c013af26b">CAN_F6R2_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3f116b2e31dd40bcdd6617fee83907e">CAN_F6R2_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga090da76d2d9379dbfc54f7c3fcf69fe4">CAN_F6R2_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9c8a59a8065400f4a75be49a78e2a9e">CAN_F6R2_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3854a1a11c72e64d3c4722494f463421">CAN_F6R2_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b5ceb9d7ae0c6e34490b8d8659919c9">CAN_F6R2_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac01a4accedd624ceccf8f8976a043177">CAN_F6R2_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc2d754207055a5a87696eb1bb7d8cae">CAN_F6R2_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga471631ee112af3bde77d848c22d743ef">CAN_F6R2_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9574ec7dddcea6b80368778c01f62598">CAN_F6R2_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64bcb159347ad8e2a2609ce89ed030df">CAN_F6R2_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec0803330590bf9aba9d09342034b2c1">CAN_F7R2_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c633d4cbfdf79f09ae1df5e75c98439">CAN_F7R2_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31a0c4ece8b73760ad295344b8558ddb">CAN_F7R2_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe2fc15309540b87538ea3e8460d8d11">CAN_F7R2_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac81d4c021f4579021ddf9485472a84f5">CAN_F7R2_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5dd6a00bb403a3e19e66c68f5ee308e2">CAN_F7R2_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b5eaf37458d0426fd7f847775fd41e9">CAN_F7R2_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga780440ce173cde12fd117b519419424c">CAN_F7R2_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99ae0e27d14b42fef4551d83ee88b4ac">CAN_F7R2_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace90c0624446480421fac233739413dc">CAN_F7R2_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae60d566699df87580584ed496681562">CAN_F7R2_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6325b37cc369b92b2334e482dbe3bf06">CAN_F7R2_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace846d293ac11d535ee2aad17cf099bc">CAN_F7R2_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91b26397a75fc4c0124e84903d31221e">CAN_F7R2_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada2e01c05c216ba6ff4756d043297c0e">CAN_F7R2_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeef08aa6565ff24bd9863b4b8a9c2ff5">CAN_F7R2_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16c3ccb033b9541b57c338b9737f18dd">CAN_F7R2_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad898ca382f57efb1842884d46217245c">CAN_F7R2_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf419938e132cc1a0bf59a6c058e2c7c5">CAN_F7R2_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae991abb6f2e64443be7e39633f192aba">CAN_F7R2_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3738a42e2767c928de21a2f784ce6bce">CAN_F7R2_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5cb252582e6b7bd706b37447f71d6cd">CAN_F7R2_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae616e53b9d961571eea4ff2df31f8399">CAN_F7R2_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2049c9bb27af3cde01334b1901aa417">CAN_F7R2_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e69c2fd32e2c523c9e939df825fc605">CAN_F7R2_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga659cc84b9186e279c37e88b94e1c9829">CAN_F7R2_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43c9da5ad4c2d261858f73b779cc3dae">CAN_F7R2_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a1ea8d66ada6cea7268fba151c00d91">CAN_F7R2_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabbd6032652515423412ad73b8a004bbb">CAN_F7R2_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a991a0bb5a81748b091d6b96c59fc37">CAN_F7R2_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaedae5e816af0dd734311bf44be7571f2">CAN_F7R2_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f88a239b8a39ff3343b1cfe70b06139">CAN_F7R2_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3cfe399fb494ff6ab1d5b91258c42764">CAN_F8R2_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ca04b514b4d6a3b19619932513b8953">CAN_F8R2_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4c3c099bf7db702b7bf5f71cddaaec2">CAN_F8R2_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1e53037e7f7171d8a7358590f0e7420">CAN_F8R2_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51e2af45725e06538c4d09ad07296316">CAN_F8R2_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ee5e9d68190f0d41a5b8603d1933922">CAN_F8R2_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66c636150cfad43a32652dba3ded8383">CAN_F8R2_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0fc81a4ee32f76ce3a6fdbb3fc49425c">CAN_F8R2_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68a36336242e8259c779f1c8f4544737">CAN_F8R2_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad0014717b3c4c65afb7542308980803d">CAN_F8R2_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga315a7e30b95c05db01b7f56f4d825e62">CAN_F8R2_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga353aad2279bf6b72bd861f6c79253635">CAN_F8R2_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25193c4b44d05db08ba40f0e0f2c45e1">CAN_F8R2_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4469bfc90525f84d9d04d3a4996997e6">CAN_F8R2_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b17ebf3dd1e53d8417f955ebcf743b3">CAN_F8R2_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6db6c2262434fc76213a441d8ce2edf1">CAN_F8R2_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a1e1e9aa84af36845402d19236c1214">CAN_F8R2_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0a9ee665444a6b42e98e0f988d1ba7a">CAN_F8R2_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16cde37565a3d3ec3a8c41013df6f6f1">CAN_F8R2_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57ca000fea3be225ddf5f295437b6e36">CAN_F8R2_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad60ee9ebdce23be6d2adca113ca918e8">CAN_F8R2_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae186c9794783eb47b460532801afe43a">CAN_F8R2_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga106a5e5b8ae8d683fcec85b076688f34">CAN_F8R2_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1643a77c219a9b2706f438c5123bccc8">CAN_F8R2_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab21aa6ed09bed09347e07dbcbd0e9e93">CAN_F8R2_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8267e4cdc484abd75634469f9b255c5">CAN_F8R2_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga697d286473e81666c91f28e853aab4ad">CAN_F8R2_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga295c26638700a849ee3c6504caf6ceab">CAN_F8R2_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f8469008983b405bfc5855258f4f6e6">CAN_F8R2_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad18d894a75ebe73c0185d905cfb81dbf">CAN_F8R2_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaccdf92a69572b56641ddd2967c034a7a">CAN_F8R2_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0636c9c9fd84e5e8d12e78f236f2a56c">CAN_F8R2_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1209cec0d1199b7f74bb2e2b1cca424">CAN_F9R2_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fd983be0f74b7f183261f21cd2f6910">CAN_F9R2_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e363da951c1191e733a8bc603cda3f5">CAN_F9R2_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabab5a59d405ae1684853988e95ab9844">CAN_F9R2_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b5b46878001f43618c726b3429e4b50">CAN_F9R2_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga582895a48cfeb8d7ecf6c9757ba0aa39">CAN_F9R2_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe18a44ac1a9c4cf2a6e94bb946af17f">CAN_F9R2_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae497ffa0ef246a52e57a394fa57e616d">CAN_F9R2_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4eedc431183ceae7240d11afc05bacfa">CAN_F9R2_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71d1294050a77f52ecd4b00568cd7477">CAN_F9R2_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5adc0ffeba391461d887f5d176a9b5bd">CAN_F9R2_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga989f1dea5a35e78b08649ac699955563">CAN_F9R2_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b71e1b7db02ef8c5853534921b33aee">CAN_F9R2_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48cff2713910823bbf9c8aeb399d6695">CAN_F9R2_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9e0057c4eb0f7238d2ec98ae0702ff3">CAN_F9R2_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc16f71c9ee3bc56be17f7488c1df807">CAN_F9R2_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3909a33262113171b7d4dc11fcf8c3b1">CAN_F9R2_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8cead3f8d10075aa34c9446859356e2d">CAN_F9R2_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7730d43a2cf07a1568ed738a4f69692">CAN_F9R2_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b2f5ba8403cbd679694cf9665e2690f">CAN_F9R2_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca5a17ed59696ed0572b80767c4bef81">CAN_F9R2_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac318672024cefb98843d473cbb2d46b2">CAN_F9R2_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3523d55c8cf0a308fea4837b00f89abb">CAN_F9R2_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga21d8d812323030dd39f417318c36b8dc">CAN_F9R2_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga065bba6dde8a5b81b42c2618204bf0be">CAN_F9R2_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade5290535026c192f7e94a4cb98e48b4">CAN_F9R2_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac7e7544d60c3084da344ee20ab6a760">CAN_F9R2_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae965845f1e45d1f45831be60829e63bc">CAN_F9R2_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga63bbecf009bf6bd61dc9e8fe0603da73">CAN_F9R2_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga834cf606ef4b69b0c459b8cb9e836a9b">CAN_F9R2_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c833e07b7a842ba7425291f628c9a11">CAN_F9R2_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18ef7c7bae75406a267e6a333c549a9f">CAN_F9R2_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga616898121d5befed0eb5ab61492872f2">CAN_F10R2_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa24b6ba1e723098e55e4affc793558c5">CAN_F10R2_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b7fc9db4e77e216f37bf088d7b7703c">CAN_F10R2_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2348cdfff622628147e2c1df0a35363c">CAN_F10R2_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaebde0ea1e0aaf38fdcf1584e9c9b2063">CAN_F10R2_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b5b32b71c86c6dc7040b3044be61af7">CAN_F10R2_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9df7daa799c7c73d9a56de5f92285aca">CAN_F10R2_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed755173b9d4375b40d73cab90396adc">CAN_F10R2_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a8d08fea6e7307f6d1d602e113a6d27">CAN_F10R2_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6aecdda55a484aa0e96c89f5d0f42aba">CAN_F10R2_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4da658bf0a044b327c5efcc592e0ebe1">CAN_F10R2_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6ec91db97da763ae1da98ef3a3f7fea">CAN_F10R2_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62bba82d177602a29448acf481a7f691">CAN_F10R2_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ce79aa37f7a175695fb910f986b7d81">CAN_F10R2_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf31488587e33ea32b60a5c21f3e3aff">CAN_F10R2_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8c7c289c07afb023bb3eedfe4d5a9b1">CAN_F10R2_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74258ab493246fefc21ddc475dcfda4a">CAN_F10R2_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabcf9f2daaa27f340a8cd4e64533f5caf">CAN_F10R2_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b8ad53931f4cb3bebb3f557d8686066">CAN_F10R2_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f0b00c508bddf59fd290091e738a340">CAN_F10R2_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb9db852d4bf1332f748a0cfc0063364">CAN_F10R2_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga616164fcd20341e4eed5b10a8fd2837c">CAN_F10R2_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae70893925ea53547e9ce780c0480587b">CAN_F10R2_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed74e80c74c6c5e12d26abbc0d923787">CAN_F10R2_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaecb5b90d073107f3c5612379aaffa7ce">CAN_F10R2_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga678702522f87f63edfcad21194be3c53">CAN_F10R2_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4523c34e7f333636fade643b895b8f5">CAN_F10R2_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf0e55fcb496970abe8fea481561f886">CAN_F10R2_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e4683223d46d60897b2c46b02addec5">CAN_F10R2_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6df50371abf968f0638faf7e0bf76cc8">CAN_F10R2_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab294aa73a3fdfc60672b206bd57a1e08">CAN_F10R2_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2de1906dc4119b37b29bbe25e3e6dbe0">CAN_F10R2_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacad6560088b586891d446952bbd8fbbe">CAN_F11R2_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac81bc667cb0c63aa0448f6e0eb1d105d">CAN_F11R2_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8dab8868637d6d6fb707b6a37a5989b5">CAN_F11R2_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga559246cfa4658a5adaa282e4a3b35dd5">CAN_F11R2_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga499aebdfc0c14b9c399698e28fde3e50">CAN_F11R2_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1613d097fe5b7107ff36f97a9263bd38">CAN_F11R2_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9db1830185822d66619059a644d86ffe">CAN_F11R2_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab35bedade0c9f71455abfbbac2edee14">CAN_F11R2_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac79ac007ffed536eedddffdd2615c5f7">CAN_F11R2_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5900c2273c405ce35b9bd52b189c102">CAN_F11R2_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9dad5ea347a6a928997a0a1c149369ce">CAN_F11R2_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9285109080a523012f27b3bdbabc6949">CAN_F11R2_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65cdf759738f8b0cb8c4c3231453aad8">CAN_F11R2_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24a40efa6debcdcfef0f7ab6d8b3eb04">CAN_F11R2_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa923634a3432436c4c84e65be1fd39d6">CAN_F11R2_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65bae4ee01f83fe051acee8ee4c8a10e">CAN_F11R2_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b6762f3642ce7a06fff58270ac9f53f">CAN_F11R2_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69c7d6a41708543278980035b64bd31b">CAN_F11R2_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88d6d67020cbc5a4d5f0b7c5dc488aa6">CAN_F11R2_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07f4a8d606f2063be35b52e1fc5e4b58">CAN_F11R2_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58c6e5b0076c31b7bee1c9aea94e11fb">CAN_F11R2_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93bf815d462dc3a40725f73e107e11f5">CAN_F11R2_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeebe934727476f5fde11c888c424c417">CAN_F11R2_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8324877e56a61c15119f2ebf929894cc">CAN_F11R2_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadfd994c36da11529ac494df973b5759c">CAN_F11R2_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f3e9d272b625f7d6269057aee5d7761">CAN_F11R2_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5da4d794a9797d14536197679b7b2b14">CAN_F11R2_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9b9a815f36e7c2929f4313ca424c83a">CAN_F11R2_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf162471f4c070d13fa409d44467373fc">CAN_F11R2_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c301fd37e3fa27d3bd28a1f3f553e77">CAN_F11R2_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2bdc4ba1d0e44ba4d7a03cfd3197b687">CAN_F11R2_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6525c1ff364a229c9ea1b353b11be8c3">CAN_F11R2_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5fd095552b3108c685514e78e43e52d">CAN_F12R2_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga450e88e19b2e478e73cbc5eef74a72d2">CAN_F12R2_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17875db304b98c38e627f7d7db339136">CAN_F12R2_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2960fee8bc56574e1b51975da7d2f041">CAN_F12R2_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b3b6f518fae0cb1123aa187138d90b6">CAN_F12R2_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39cedc414fa80ef987825daf32e11ac4">CAN_F12R2_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga10aa07474c2e7cf7f2845d0d2b2bd383">CAN_F12R2_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga227ef5f36f6e03969cd952d62a3bc0a9">CAN_F12R2_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a946c991cee617b322ff9a372af3512">CAN_F12R2_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad0ab582743e96fcd36662a9434b875bd">CAN_F12R2_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga854c2b7108e33d263cc8269648f8bbbe">CAN_F12R2_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ed3de0039e458bac5530d08c2e9af51">CAN_F12R2_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadad0db6fe916794156f773e98b524b07">CAN_F12R2_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7a50bd0de8b4e85d9e90c1f48ef7bc8">CAN_F12R2_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c5558cc37c62c5570a5e2716e30ed99">CAN_F12R2_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fa511d56f90a2ee10e44e56e378f7ed">CAN_F12R2_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77ae08ea078773a1aecbf74e89dc2a5d">CAN_F12R2_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a94ac3d4ba5c16a98fc04144ae3bb86">CAN_F12R2_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9070c9b9eec5dea6b5c4cdbaa1d5918">CAN_F12R2_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga758cacc8b96577bb3663da1fae36040b">CAN_F12R2_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80db4704807d6df4aaee2eebfcf5210a">CAN_F12R2_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3d3fb3a9b4b6b90139024bef933bc3d">CAN_F12R2_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24e87973f51235e81195d84f78489cb0">CAN_F12R2_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e917f2a362569d86a75a34eddce636c">CAN_F12R2_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad6e5f2c5de8981fbfc152926fc8fb057">CAN_F12R2_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaad1149501e8f926a247aa532405c0b9">CAN_F12R2_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53538969afd7e43cc7fed4c400ab6f5a">CAN_F12R2_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74e04fa5d17a7cc7687c0ca40dd571ce">CAN_F12R2_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc1d97354c1649fa5ddc46f4271297d9">CAN_F12R2_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71b870003e469dcb24979e835a2f81a4">CAN_F12R2_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2894b732a9683d32620fb90b06ba9f62">CAN_F12R2_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab11cddebcb4e1ab70b7222a999d0c58a">CAN_F12R2_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b6865be0c757b49a250a537d73ae85e">CAN_F13R2_FB0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf18df9b2fd549b8991fdd9f8f94e7cbb">CAN_F13R2_FB1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga034e8f5b7675ce34eb2792531c7e174d">CAN_F13R2_FB2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf19767c0892dffb6eff8c5a3b0e254f5">CAN_F13R2_FB3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad03b0ab4d686a1ad858f1ba4b679fff9">CAN_F13R2_FB4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e37522978ae2e88c27f5604c5517d42">CAN_F13R2_FB5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2bf6fff2ca4adf6e093a13b2db77adbb">CAN_F13R2_FB6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabca970c306c9c9b576ef3424f686f324">CAN_F13R2_FB7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae44e1d120c773c9dc26f418acf3cb6de">CAN_F13R2_FB8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga891d1d97e1a57c4cfa1a714b61b083eb">CAN_F13R2_FB9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb4be9c1da46b251c43c0aafe7b04497">CAN_F13R2_FB10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47f5215de00574378a489f90eb11eff4">CAN_F13R2_FB11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3bbd5350aeb18966e2a40e2dc4223e3">CAN_F13R2_FB12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2d97199e363dd56cd9a455aec75ef1c">CAN_F13R2_FB13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0731f4e60125130bebf88d33fd4ae3ca">CAN_F13R2_FB14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1683c0cc3b3143a919f4dd59243eba9f">CAN_F13R2_FB15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2ed74a0929c6d397c14f49f114f13bf">CAN_F13R2_FB16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafde6cdff22bf29d31b5be1b309fe4dde">CAN_F13R2_FB17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb873fa1c32fbf6c5a2f3be93ba2f2e6">CAN_F13R2_FB18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf82a4dfd4d3c7a13232479be997ed1f9">CAN_F13R2_FB19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7bf4384e44f002392339a71bc9c912c">CAN_F13R2_FB20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7023986be02dd8f736e04e658844061">CAN_F13R2_FB21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd059121f2a882342a409ebef8a96999">CAN_F13R2_FB22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ef57f88bf1e6e34b0096013278926c0">CAN_F13R2_FB23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4847de9f5b54fc5ce00e0fba69564d2d">CAN_F13R2_FB24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c415fa87c556bd8a4fc0f680d25f160">CAN_F13R2_FB25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20487222c41a08fe68b9ce58dfd52fff">CAN_F13R2_FB26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0d5ca021778a6e84fd3c0ad8981255d">CAN_F13R2_FB27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f0c8c09be20a14f29ab46d53dd712ba">CAN_F13R2_FB28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26161b84a5fc507f959b620c8e380703">CAN_F13R2_FB29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e753550a0a8547c7f64346e22925012">CAN_F13R2_FB30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga305ac04b1c5198a4f82c78c570ce7f97">CAN_F13R2_FB31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2bf4701d3b15924e657942ce3caa4105">CRC_DR_DR</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9a0feb3cf1d8c5871e663ca4a174cc0">CRC_IDR_IDR</a>&#160;&#160;&#160;((uint8_t)0xFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d57481fb891a0964b40f721354c56d7">CRC_CR_RESET</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8d0b1fad863e32d3bd9b95ecc7082e43"></a><!-- doxytag: member="stm32f4xx.h::CRYP_CR_ALGODIR" ref="ga8d0b1fad863e32d3bd9b95ecc7082e43" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CRYP_CR_ALGODIR</b>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga40666a9903ed0e307b0f97ae7473f7fe"></a><!-- doxytag: member="stm32f4xx.h::CRYP_CR_ALGOMODE" ref="ga40666a9903ed0e307b0f97ae7473f7fe" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CRYP_CR_ALGOMODE</b>&#160;&#160;&#160;((uint32_t)0x00000038)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf63b47c94b9fc9dad1382b9eabddb3a7"></a><!-- doxytag: member="stm32f4xx.h::CRYP_CR_ALGOMODE_0" ref="gaf63b47c94b9fc9dad1382b9eabddb3a7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CRYP_CR_ALGOMODE_0</b>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6b1c1d672a3959c76b36321a17b9bfaf"></a><!-- doxytag: member="stm32f4xx.h::CRYP_CR_ALGOMODE_1" ref="ga6b1c1d672a3959c76b36321a17b9bfaf" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CRYP_CR_ALGOMODE_1</b>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac04af940f21f9f865aaf43fc1c352331"></a><!-- doxytag: member="stm32f4xx.h::CRYP_CR_ALGOMODE_2" ref="gac04af940f21f9f865aaf43fc1c352331" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CRYP_CR_ALGOMODE_2</b>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac63bb6a7288f4287842acc3b82a5252e"></a><!-- doxytag: member="stm32f4xx.h::CRYP_CR_ALGOMODE_TDES_ECB" ref="gac63bb6a7288f4287842acc3b82a5252e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CRYP_CR_ALGOMODE_TDES_ECB</b>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaff78552081418931926c17802e4e3bb"></a><!-- doxytag: member="stm32f4xx.h::CRYP_CR_ALGOMODE_TDES_CBC" ref="gaaff78552081418931926c17802e4e3bb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CRYP_CR_ALGOMODE_TDES_CBC</b>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga30e3cb1cae9167a9548d91baee97ec35"></a><!-- doxytag: member="stm32f4xx.h::CRYP_CR_ALGOMODE_DES_ECB" ref="ga30e3cb1cae9167a9548d91baee97ec35" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CRYP_CR_ALGOMODE_DES_ECB</b>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5e84254439a55f626512f909c1182f2e"></a><!-- doxytag: member="stm32f4xx.h::CRYP_CR_ALGOMODE_DES_CBC" ref="ga5e84254439a55f626512f909c1182f2e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CRYP_CR_ALGOMODE_DES_CBC</b>&#160;&#160;&#160;((uint32_t)0x00000018)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaad5ef5312e7abda965d91a542dbfb33f"></a><!-- doxytag: member="stm32f4xx.h::CRYP_CR_ALGOMODE_AES_ECB" ref="gaad5ef5312e7abda965d91a542dbfb33f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CRYP_CR_ALGOMODE_AES_ECB</b>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9c8b2e0fc771fafb1c9194a8bc4fe9ef"></a><!-- doxytag: member="stm32f4xx.h::CRYP_CR_ALGOMODE_AES_CBC" ref="ga9c8b2e0fc771fafb1c9194a8bc4fe9ef" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CRYP_CR_ALGOMODE_AES_CBC</b>&#160;&#160;&#160;((uint32_t)0x00000028)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga03eb6f14043a083c78fd0b27d1432530"></a><!-- doxytag: member="stm32f4xx.h::CRYP_CR_ALGOMODE_AES_CTR" ref="ga03eb6f14043a083c78fd0b27d1432530" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CRYP_CR_ALGOMODE_AES_CTR</b>&#160;&#160;&#160;((uint32_t)0x00000030)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga122cc878a5d8a4cee1185acb84e6bb51"></a><!-- doxytag: member="stm32f4xx.h::CRYP_CR_ALGOMODE_AES_KEY" ref="ga122cc878a5d8a4cee1185acb84e6bb51" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CRYP_CR_ALGOMODE_AES_KEY</b>&#160;&#160;&#160;((uint32_t)0x00000038)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga74666b00f58b456a15c19e8614ae1854"></a><!-- doxytag: member="stm32f4xx.h::CRYP_CR_DATATYPE" ref="ga74666b00f58b456a15c19e8614ae1854" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CRYP_CR_DATATYPE</b>&#160;&#160;&#160;((uint32_t)0x000000C0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6b0e6c625b9ac13ed14230e5d9361522"></a><!-- doxytag: member="stm32f4xx.h::CRYP_CR_DATATYPE_0" ref="ga6b0e6c625b9ac13ed14230e5d9361522" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CRYP_CR_DATATYPE_0</b>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf52b335e410455efe82e65fd1bfdd790"></a><!-- doxytag: member="stm32f4xx.h::CRYP_CR_DATATYPE_1" ref="gaf52b335e410455efe82e65fd1bfdd790" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CRYP_CR_DATATYPE_1</b>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadc5c522813daf4eaffdf6f8be153125b"></a><!-- doxytag: member="stm32f4xx.h::CRYP_CR_KEYSIZE" ref="gadc5c522813daf4eaffdf6f8be153125b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CRYP_CR_KEYSIZE</b>&#160;&#160;&#160;((uint32_t)0x00000300)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga65f21ce543e31df15cd17c59376620ce"></a><!-- doxytag: member="stm32f4xx.h::CRYP_CR_KEYSIZE_0" ref="ga65f21ce543e31df15cd17c59376620ce" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CRYP_CR_KEYSIZE_0</b>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga12b74eda84734e53cf2a947eb04d2deb"></a><!-- doxytag: member="stm32f4xx.h::CRYP_CR_KEYSIZE_1" ref="ga12b74eda84734e53cf2a947eb04d2deb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CRYP_CR_KEYSIZE_1</b>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1a359cd42efacc743ee2dedc39880f8a"></a><!-- doxytag: member="stm32f4xx.h::CRYP_CR_FFLUSH" ref="ga1a359cd42efacc743ee2dedc39880f8a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CRYP_CR_FFLUSH</b>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga25df318843643ead955eca7609b28d73"></a><!-- doxytag: member="stm32f4xx.h::CRYP_CR_CRYPEN" ref="ga25df318843643ead955eca7609b28d73" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CRYP_CR_CRYPEN</b>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2d87f1dbfad020facc86ee16d252e8b4"></a><!-- doxytag: member="stm32f4xx.h::CRYP_SR_IFEM" ref="ga2d87f1dbfad020facc86ee16d252e8b4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CRYP_SR_IFEM</b>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa0660e3027e8beb744e899a8aa84a01e"></a><!-- doxytag: member="stm32f4xx.h::CRYP_SR_IFNF" ref="gaa0660e3027e8beb744e899a8aa84a01e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CRYP_SR_IFNF</b>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5d771e3eecaee296480a963f6401fda8"></a><!-- doxytag: member="stm32f4xx.h::CRYP_SR_OFNE" ref="ga5d771e3eecaee296480a963f6401fda8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CRYP_SR_OFNE</b>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga88d5c4f860a950322b174617da6d4c87"></a><!-- doxytag: member="stm32f4xx.h::CRYP_SR_OFFU" ref="ga88d5c4f860a950322b174617da6d4c87" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CRYP_SR_OFFU</b>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadbb845ce0da21442b692233390fb9ec0"></a><!-- doxytag: member="stm32f4xx.h::CRYP_SR_BUSY" ref="gadbb845ce0da21442b692233390fb9ec0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CRYP_SR_BUSY</b>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2ec62fd5243301ec46f39704fa87d2b0"></a><!-- doxytag: member="stm32f4xx.h::CRYP_DMACR_DIEN" ref="ga2ec62fd5243301ec46f39704fa87d2b0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CRYP_DMACR_DIEN</b>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6a958dc3179d0b1af43041573182bf02"></a><!-- doxytag: member="stm32f4xx.h::CRYP_DMACR_DOEN" ref="ga6a958dc3179d0b1af43041573182bf02" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CRYP_DMACR_DOEN</b>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga823629d5a10df713041ca2cbca436324"></a><!-- doxytag: member="stm32f4xx.h::CRYP_IMSCR_INIM" ref="ga823629d5a10df713041ca2cbca436324" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CRYP_IMSCR_INIM</b>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga04ca7302961b816f45a629b858794276"></a><!-- doxytag: member="stm32f4xx.h::CRYP_IMSCR_OUTIM" ref="ga04ca7302961b816f45a629b858794276" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CRYP_IMSCR_OUTIM</b>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga191ad1ada022ccbcb0cee1200eea8cf8"></a><!-- doxytag: member="stm32f4xx.h::CRYP_RISR_OUTRIS" ref="ga191ad1ada022ccbcb0cee1200eea8cf8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CRYP_RISR_OUTRIS</b>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga46c6f8f9f70420f0cd1d9df6d89d77d3"></a><!-- doxytag: member="stm32f4xx.h::CRYP_RISR_INRIS" ref="ga46c6f8f9f70420f0cd1d9df6d89d77d3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CRYP_RISR_INRIS</b>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab5760130c56f24263ac1a51b5db5598e"></a><!-- doxytag: member="stm32f4xx.h::CRYP_MISR_INMIS" ref="gab5760130c56f24263ac1a51b5db5598e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CRYP_MISR_INMIS</b>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabbfecc9bb7988213f9d72282c2bbebb0"></a><!-- doxytag: member="stm32f4xx.h::CRYP_MISR_OUTMIS" ref="gabbfecc9bb7988213f9d72282c2bbebb0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CRYP_MISR_OUTMIS</b>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd8cedbb3dda03d56ac0ba92d2d9cefd">DAC_CR_EN1</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b1e2b83ae1ab889cb1e34a99746c9d8">DAC_CR_BOFF1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga998aa4fd791ea2f4626df6ddc8fc7109">DAC_CR_TEN1</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf951c1a57a1a19e356df57d908f09c6c">DAC_CR_TSEL1</a>&#160;&#160;&#160;((uint32_t)0x00000038)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8dfa13ec123c583136e24b7890add45b">DAC_CR_TSEL1_0</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga265e32c4fc43310acdf3ebea01376766">DAC_CR_TSEL1_1</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa625d7638422e90a616ac93edd4bf408">DAC_CR_TSEL1_2</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90491f31219d07175629eecdcdc9271e">DAC_CR_WAVE1</a>&#160;&#160;&#160;((uint32_t)0x000000C0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0871e6466e3a7378103c431832ae525a">DAC_CR_WAVE1_0</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48e167ae02d2ad5bc9fd30c2f8ea5b37">DAC_CR_WAVE1_1</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3bcf611b2f0b975513325895bf16e085">DAC_CR_MAMP1</a>&#160;&#160;&#160;((uint32_t)0x00000F00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4225dcce22b440fcd3a8ad96c5f2baec">DAC_CR_MAMP1_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6cc15817842cb7992d449c448684f68d">DAC_CR_MAMP1_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0fefef1d798a2685b03e44bd9fdac06b">DAC_CR_MAMP1_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdc83b4feb742c632ba66f55d102432b">DAC_CR_MAMP1_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga995c19d8c8de9ee09057ec6151154e17">DAC_CR_DMAEN1</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa65db2420e02fc6813842f57134d898f">DAC_CR_EN2</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd6f660a5f15262beca06b9098a559e9">DAC_CR_BOFF2</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8fc527f6ddb787123da09d2085b772f">DAC_CR_TEN2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73b4d0ccff78f7c3862903e7b0e66302">DAC_CR_TSEL2</a>&#160;&#160;&#160;((uint32_t)0x00380000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9753b87f31e7106ecf77b2f01a99b237">DAC_CR_TSEL2_0</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac79323a6c81bfa5c8239b23cd3db737a">DAC_CR_TSEL2_1</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ad3da8a9c5fe9566d8ffe38916caaff">DAC_CR_TSEL2_2</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf24e48cf288db4a4643057dd09e3a7b">DAC_CR_WAVE2</a>&#160;&#160;&#160;((uint32_t)0x00C00000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55d97d8bcbfdd72d5aeb9e9fbc0d592d">DAC_CR_WAVE2_0</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4798bf254010b442b4ac4288c2f1b65f">DAC_CR_WAVE2_1</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7cf03fe2359cb0f11c33f793c2e92bdd">DAC_CR_MAMP2</a>&#160;&#160;&#160;((uint32_t)0x0F000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8d952192721dbdcea8d707d43096454">DAC_CR_MAMP2_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga860032e8196838cd36a655c1749139d6">DAC_CR_MAMP2_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2147ffa3282e9ff22475e5d6040f269e">DAC_CR_MAMP2_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0fe77a2029873111cbe723a5cba9c57">DAC_CR_MAMP2_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f905c2ac89f976df6c4beffdde58b53">DAC_CR_DMAEN2</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga970ef02dffaceb35ff1dd7aceb67acdd">DAC_SWTRIGR_SWTRIG1</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0e53585b505d21f5c457476bd5a18f8">DAC_SWTRIGR_SWTRIG2</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5295b5cb7f5d71ed2e8a310deb00013d">DAC_DHR12R1_DACC1DHR</a>&#160;&#160;&#160;((uint16_t)0x0FFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d34667f8f4b753689c8c936c28471c5">DAC_DHR12L1_DACC1DHR</a>&#160;&#160;&#160;((uint16_t)0xFFF0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1fc9f022fe4a08f67c51646177b26cb">DAC_DHR8R1_DACC1DHR</a>&#160;&#160;&#160;((uint8_t)0xFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7506e369b37d55826042b540b10e44c7">DAC_DHR12R2_DACC2DHR</a>&#160;&#160;&#160;((uint16_t)0x0FFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f66bd794202221e1a55547673b7abab">DAC_DHR12L2_DACC2DHR</a>&#160;&#160;&#160;((uint16_t)0xFFF0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7da94dc053e6637efb9ccb57b7ae481c">DAC_DHR8R2_DACC2DHR</a>&#160;&#160;&#160;((uint8_t)0xFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca45719f3d365c9495bdcf6364ae59f8">DAC_DHR12RD_DACC1DHR</a>&#160;&#160;&#160;((uint32_t)0x00000FFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3edd68db1697af93027e05f6b764c540">DAC_DHR12RD_DACC2DHR</a>&#160;&#160;&#160;((uint32_t)0x0FFF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga203db656bfef6fedee17b99fb77b1bdd">DAC_DHR12LD_DACC1DHR</a>&#160;&#160;&#160;((uint32_t)0x0000FFF0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8421d613b182aab8d6c58592bcda6c17">DAC_DHR12LD_DACC2DHR</a>&#160;&#160;&#160;((uint32_t)0xFFF00000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9aee01ad181fa5b541864ed62907d70d">DAC_DHR8RD_DACC1DHR</a>&#160;&#160;&#160;((uint16_t)0x00FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae31631eaac76ebecb059918c351ef3c9">DAC_DHR8RD_DACC2DHR</a>&#160;&#160;&#160;((uint16_t)0xFF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b4192938e039dc25a7df8fcc5f3932a">DAC_DOR1_DACC1DOR</a>&#160;&#160;&#160;((uint16_t)0x0FFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacaaa39c1e82279918918b072fd56db04">DAC_DOR2_DACC2DOR</a>&#160;&#160;&#160;((uint16_t)0x0FFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d2048d6b521fb0946dc8c4e577a49c0">DAC_SR_DMAUDR1</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf16e48ab85d9261c5b599c56b14aea5d">DAC_SR_DMAUDR2</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7f8b54f16f7e17b3da807b6dae1d649e"></a><!-- doxytag: member="stm32f4xx.h::DCMI_CR_CAPTURE" ref="ga7f8b54f16f7e17b3da807b6dae1d649e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCMI_CR_CAPTURE</b>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga47bacab13c750dc0ecc9aaf935d1f435"></a><!-- doxytag: member="stm32f4xx.h::DCMI_CR_CM" ref="ga47bacab13c750dc0ecc9aaf935d1f435" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCMI_CR_CM</b>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5bb929e7d3b4ea62e80ba66c7bc5c216"></a><!-- doxytag: member="stm32f4xx.h::DCMI_CR_CROP" ref="ga5bb929e7d3b4ea62e80ba66c7bc5c216" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCMI_CR_CROP</b>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafd10a1f9c5a588f468e550bb56051b03"></a><!-- doxytag: member="stm32f4xx.h::DCMI_CR_JPEG" ref="gafd10a1f9c5a588f468e550bb56051b03" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCMI_CR_JPEG</b>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga46851e2b6011a84ecdfc5218a855ad78"></a><!-- doxytag: member="stm32f4xx.h::DCMI_CR_ESS" ref="ga46851e2b6011a84ecdfc5218a855ad78" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCMI_CR_ESS</b>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga00769f93cbcc2693c8fd42f0e8aa31ad"></a><!-- doxytag: member="stm32f4xx.h::DCMI_CR_PCKPOL" ref="ga00769f93cbcc2693c8fd42f0e8aa31ad" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCMI_CR_PCKPOL</b>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac2042d3da2719b7c9c6708e0566e46c5"></a><!-- doxytag: member="stm32f4xx.h::DCMI_CR_HSPOL" ref="gac2042d3da2719b7c9c6708e0566e46c5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCMI_CR_HSPOL</b>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga497c7c4bf6fcc842ffc45eedc876ffdb"></a><!-- doxytag: member="stm32f4xx.h::DCMI_CR_VSPOL" ref="ga497c7c4bf6fcc842ffc45eedc876ffdb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCMI_CR_VSPOL</b>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga13263970b396f75e00278ff7b78b313d"></a><!-- doxytag: member="stm32f4xx.h::DCMI_CR_FCRC_0" ref="ga13263970b396f75e00278ff7b78b313d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCMI_CR_FCRC_0</b>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1658bed43e7d0c3579151498104d5747"></a><!-- doxytag: member="stm32f4xx.h::DCMI_CR_FCRC_1" ref="ga1658bed43e7d0c3579151498104d5747" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCMI_CR_FCRC_1</b>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9efa61252be662ff473d14156f09d32c"></a><!-- doxytag: member="stm32f4xx.h::DCMI_CR_EDM_0" ref="ga9efa61252be662ff473d14156f09d32c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCMI_CR_EDM_0</b>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga884b51a3e5bf0d615944f46b1751a97c"></a><!-- doxytag: member="stm32f4xx.h::DCMI_CR_EDM_1" ref="ga884b51a3e5bf0d615944f46b1751a97c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCMI_CR_EDM_1</b>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga79e4190a772dc07958573a110106db69"></a><!-- doxytag: member="stm32f4xx.h::DCMI_CR_CRE" ref="ga79e4190a772dc07958573a110106db69" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCMI_CR_CRE</b>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1fa2461ca2f0629c2ddd77fea94bbd06"></a><!-- doxytag: member="stm32f4xx.h::DCMI_CR_ENABLE" ref="ga1fa2461ca2f0629c2ddd77fea94bbd06" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCMI_CR_ENABLE</b>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafb10174e5a89c32d6413ecf77e6610a0"></a><!-- doxytag: member="stm32f4xx.h::DCMI_SR_HSYNC" ref="gafb10174e5a89c32d6413ecf77e6610a0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCMI_SR_HSYNC</b>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9608c2fdd5feb3c8c022545f8d7e6adf"></a><!-- doxytag: member="stm32f4xx.h::DCMI_SR_VSYNC" ref="ga9608c2fdd5feb3c8c022545f8d7e6adf" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCMI_SR_VSYNC</b>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga990aaedf052bc3b9ebd115f06aa43ab2"></a><!-- doxytag: member="stm32f4xx.h::DCMI_SR_FNE" ref="ga990aaedf052bc3b9ebd115f06aa43ab2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCMI_SR_FNE</b>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga99308f49b63dd49db671a2a26d0d07fa"></a><!-- doxytag: member="stm32f4xx.h::DCMI_RISR_FRAME_RIS" ref="ga99308f49b63dd49db671a2a26d0d07fa" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCMI_RISR_FRAME_RIS</b>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga510c3f423fdddf8a41b6b69d55b6c66d"></a><!-- doxytag: member="stm32f4xx.h::DCMI_RISR_OVF_RIS" ref="ga510c3f423fdddf8a41b6b69d55b6c66d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCMI_RISR_OVF_RIS</b>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf03ca1f0e5e1a7868c07c8237d7e33a3"></a><!-- doxytag: member="stm32f4xx.h::DCMI_RISR_ERR_RIS" ref="gaf03ca1f0e5e1a7868c07c8237d7e33a3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCMI_RISR_ERR_RIS</b>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga08625c101d8419ca58cc7032f4a936ec"></a><!-- doxytag: member="stm32f4xx.h::DCMI_RISR_VSYNC_RIS" ref="ga08625c101d8419ca58cc7032f4a936ec" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCMI_RISR_VSYNC_RIS</b>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf06b386a61d97e046a7f0546478b91b8"></a><!-- doxytag: member="stm32f4xx.h::DCMI_RISR_LINE_RIS" ref="gaf06b386a61d97e046a7f0546478b91b8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCMI_RISR_LINE_RIS</b>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga78d30c219bf7b5ebe0f8ee74cbdae61d"></a><!-- doxytag: member="stm32f4xx.h::DCMI_IER_FRAME_IE" ref="ga78d30c219bf7b5ebe0f8ee74cbdae61d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCMI_IER_FRAME_IE</b>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4f313352a86f6b09726e63f89e161187"></a><!-- doxytag: member="stm32f4xx.h::DCMI_IER_OVF_IE" ref="ga4f313352a86f6b09726e63f89e161187" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCMI_IER_OVF_IE</b>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacc9d64d6edc4e8ff9452db0065c12831"></a><!-- doxytag: member="stm32f4xx.h::DCMI_IER_ERR_IE" ref="gacc9d64d6edc4e8ff9452db0065c12831" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCMI_IER_ERR_IE</b>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad2f335c69d18e49ffb5314e85ac1f4fc"></a><!-- doxytag: member="stm32f4xx.h::DCMI_IER_VSYNC_IE" ref="gad2f335c69d18e49ffb5314e85ac1f4fc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCMI_IER_VSYNC_IE</b>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4a06c700c5e779551834862a2d14612e"></a><!-- doxytag: member="stm32f4xx.h::DCMI_IER_LINE_IE" ref="ga4a06c700c5e779551834862a2d14612e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCMI_IER_LINE_IE</b>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga73b7d7359389df61668089920ed5b28e"></a><!-- doxytag: member="stm32f4xx.h::DCMI_MISR_FRAME_MIS" ref="ga73b7d7359389df61668089920ed5b28e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCMI_MISR_FRAME_MIS</b>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaacaced5931c5790bdf6fc9ede4591496"></a><!-- doxytag: member="stm32f4xx.h::DCMI_MISR_OVF_MIS" ref="gaacaced5931c5790bdf6fc9ede4591496" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCMI_MISR_OVF_MIS</b>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga117dd3b10b1c7a03016fce867a6a8281"></a><!-- doxytag: member="stm32f4xx.h::DCMI_MISR_ERR_MIS" ref="ga117dd3b10b1c7a03016fce867a6a8281" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCMI_MISR_ERR_MIS</b>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1a02749de4576d3631cf35dbb4e4bf5c"></a><!-- doxytag: member="stm32f4xx.h::DCMI_MISR_VSYNC_MIS" ref="ga1a02749de4576d3631cf35dbb4e4bf5c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCMI_MISR_VSYNC_MIS</b>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga77aad6389ea95913c34b2ba3a14cfdca"></a><!-- doxytag: member="stm32f4xx.h::DCMI_MISR_LINE_MIS" ref="ga77aad6389ea95913c34b2ba3a14cfdca" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCMI_MISR_LINE_MIS</b>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7ce2decf4166be0a5376ea2810403030"></a><!-- doxytag: member="stm32f4xx.h::DCMI_ICR_FRAME_ISC" ref="ga7ce2decf4166be0a5376ea2810403030" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCMI_ICR_FRAME_ISC</b>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0318fb46a8594834640d08a9ae06f79e"></a><!-- doxytag: member="stm32f4xx.h::DCMI_ICR_OVF_ISC" ref="ga0318fb46a8594834640d08a9ae06f79e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCMI_ICR_OVF_ISC</b>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8da69cdd9d4f4c280279fa05fdf235bc"></a><!-- doxytag: member="stm32f4xx.h::DCMI_ICR_ERR_ISC" ref="ga8da69cdd9d4f4c280279fa05fdf235bc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCMI_ICR_ERR_ISC</b>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaedd101bdda4f13c30d7af5a85156a047"></a><!-- doxytag: member="stm32f4xx.h::DCMI_ICR_VSYNC_ISC" ref="gaedd101bdda4f13c30d7af5a85156a047" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCMI_ICR_VSYNC_ISC</b>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae64182a042ceb8275c54819458b1ca9c"></a><!-- doxytag: member="stm32f4xx.h::DCMI_ICR_LINE_ISC" ref="gae64182a042ceb8275c54819458b1ca9c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCMI_ICR_LINE_ISC</b>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadf353426d72702c7801416ba36d53dc6"></a><!-- doxytag: member="stm32f4xx.h::DMA_SxCR_CHSEL" ref="gadf353426d72702c7801416ba36d53dc6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxCR_CHSEL</b>&#160;&#160;&#160;((uint32_t)0x0E000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga17d34dad5c7bdb97fdcadaebfed80d90"></a><!-- doxytag: member="stm32f4xx.h::DMA_SxCR_CHSEL_0" ref="ga17d34dad5c7bdb97fdcadaebfed80d90" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxCR_CHSEL_0</b>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafa59d7ef4d7e0895f18ca4ef1210edae"></a><!-- doxytag: member="stm32f4xx.h::DMA_SxCR_CHSEL_1" ref="gafa59d7ef4d7e0895f18ca4ef1210edae" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxCR_CHSEL_1</b>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae001e60d3fd84c18bb5e2f96b695af38"></a><!-- doxytag: member="stm32f4xx.h::DMA_SxCR_CHSEL_2" ref="gae001e60d3fd84c18bb5e2f96b695af38" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxCR_CHSEL_2</b>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5c1174bff38faf5d87b71521bce8f84f"></a><!-- doxytag: member="stm32f4xx.h::DMA_SxCR_MBURST" ref="ga5c1174bff38faf5d87b71521bce8f84f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxCR_MBURST</b>&#160;&#160;&#160;((uint32_t)0x01800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1e3931a8f14ffe008b8717e1b3232fca"></a><!-- doxytag: member="stm32f4xx.h::DMA_SxCR_MBURST_0" ref="ga1e3931a8f14ffe008b8717e1b3232fca" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxCR_MBURST_0</b>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf28eac7212392083bbf1b3d475022b74"></a><!-- doxytag: member="stm32f4xx.h::DMA_SxCR_MBURST_1" ref="gaf28eac7212392083bbf1b3d475022b74" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxCR_MBURST_1</b>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga502380abb155eb3b37a2ca9359e2da2e"></a><!-- doxytag: member="stm32f4xx.h::DMA_SxCR_PBURST" ref="ga502380abb155eb3b37a2ca9359e2da2e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxCR_PBURST</b>&#160;&#160;&#160;((uint32_t)0x00600000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadf0eee1ad1788868a194f95107057a16"></a><!-- doxytag: member="stm32f4xx.h::DMA_SxCR_PBURST_0" ref="gadf0eee1ad1788868a194f95107057a16" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxCR_PBURST_0</b>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga061207b2c654a0dd62e40187c9557eda"></a><!-- doxytag: member="stm32f4xx.h::DMA_SxCR_PBURST_1" ref="ga061207b2c654a0dd62e40187c9557eda" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxCR_PBURST_1</b>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4f597f58faf86d2b78ad931079f57305"></a><!-- doxytag: member="stm32f4xx.h::DMA_SxCR_ACK" ref="ga4f597f58faf86d2b78ad931079f57305" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxCR_ACK</b>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadd36c677ee53f56dc408cd549e64cf7d"></a><!-- doxytag: member="stm32f4xx.h::DMA_SxCR_CT" ref="gadd36c677ee53f56dc408cd549e64cf7d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxCR_CT</b>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga53a1cde736b2afc5a394a67849f0c497"></a><!-- doxytag: member="stm32f4xx.h::DMA_SxCR_DBM" ref="ga53a1cde736b2afc5a394a67849f0c497" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxCR_DBM</b>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga14c115d71a4e3b3c4da360108288154c"></a><!-- doxytag: member="stm32f4xx.h::DMA_SxCR_PL" ref="ga14c115d71a4e3b3c4da360108288154c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxCR_PL</b>&#160;&#160;&#160;((uint32_t)0x00030000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga41b1b2f7bd6f0af932ff0fb7df9336b6"></a><!-- doxytag: member="stm32f4xx.h::DMA_SxCR_PL_0" ref="ga41b1b2f7bd6f0af932ff0fb7df9336b6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxCR_PL_0</b>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga81817adc8c0ee54dea0f67a1a9e8eb77"></a><!-- doxytag: member="stm32f4xx.h::DMA_SxCR_PL_1" ref="ga81817adc8c0ee54dea0f67a1a9e8eb77" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxCR_PL_1</b>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaeb929908d2e7fdef2136c20c93377c70"></a><!-- doxytag: member="stm32f4xx.h::DMA_SxCR_PINCOS" ref="gaeb929908d2e7fdef2136c20c93377c70" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxCR_PINCOS</b>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae9a98cb706a722d726d8ec6e9fe4a773"></a><!-- doxytag: member="stm32f4xx.h::DMA_SxCR_MSIZE" ref="gae9a98cb706a722d726d8ec6e9fe4a773" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxCR_MSIZE</b>&#160;&#160;&#160;((uint32_t)0x00006000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga39adb60b3394b61366691b45b8c2b80f"></a><!-- doxytag: member="stm32f4xx.h::DMA_SxCR_MSIZE_0" ref="ga39adb60b3394b61366691b45b8c2b80f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxCR_MSIZE_0</b>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa5c2ef08ab52de52b4e1fd785f60e263"></a><!-- doxytag: member="stm32f4xx.h::DMA_SxCR_MSIZE_1" ref="gaa5c2ef08ab52de52b4e1fd785f60e263" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxCR_MSIZE_1</b>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaea0808f979c27b7b68d79ad511e95ea0"></a><!-- doxytag: member="stm32f4xx.h::DMA_SxCR_PSIZE" ref="gaea0808f979c27b7b68d79ad511e95ea0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxCR_PSIZE</b>&#160;&#160;&#160;((uint32_t)0x00001800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab05cf3e3f7c9edae5c70d59b3b75b14f"></a><!-- doxytag: member="stm32f4xx.h::DMA_SxCR_PSIZE_0" ref="gab05cf3e3f7c9edae5c70d59b3b75b14f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxCR_PSIZE_0</b>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8f376d0900380a3045cbeadd6a037302"></a><!-- doxytag: member="stm32f4xx.h::DMA_SxCR_PSIZE_1" ref="ga8f376d0900380a3045cbeadd6a037302" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxCR_PSIZE_1</b>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga771a295832a584a3777ede523a691719"></a><!-- doxytag: member="stm32f4xx.h::DMA_SxCR_MINC" ref="ga771a295832a584a3777ede523a691719" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxCR_MINC</b>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga29c5d5c559dd14646fdc170e74f1f03b"></a><!-- doxytag: member="stm32f4xx.h::DMA_SxCR_PINC" ref="ga29c5d5c559dd14646fdc170e74f1f03b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxCR_PINC</b>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadc248dbc519cc580621cdadcdd8741fb"></a><!-- doxytag: member="stm32f4xx.h::DMA_SxCR_CIRC" ref="gadc248dbc519cc580621cdadcdd8741fb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxCR_CIRC</b>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga16bc78076551c42cbdc084e9d0006bd4"></a><!-- doxytag: member="stm32f4xx.h::DMA_SxCR_DIR" ref="ga16bc78076551c42cbdc084e9d0006bd4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxCR_DIR</b>&#160;&#160;&#160;((uint32_t)0x000000C0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadca9547536f3d2f76577275964b4875e"></a><!-- doxytag: member="stm32f4xx.h::DMA_SxCR_DIR_0" ref="gadca9547536f3d2f76577275964b4875e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxCR_DIR_0</b>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac52c8d6ecad03bfe531867fa7457f2ae"></a><!-- doxytag: member="stm32f4xx.h::DMA_SxCR_DIR_1" ref="gac52c8d6ecad03bfe531867fa7457f2ae" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxCR_DIR_1</b>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga11f412d256043bec3e01ceef7f2099f2"></a><!-- doxytag: member="stm32f4xx.h::DMA_SxCR_PFCTRL" ref="ga11f412d256043bec3e01ceef7f2099f2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxCR_PFCTRL</b>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6ae47cc2cd2e985d29cb6b0bb65da1d7"></a><!-- doxytag: member="stm32f4xx.h::DMA_SxCR_TCIE" ref="ga6ae47cc2cd2e985d29cb6b0bb65da1d7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxCR_TCIE</b>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga13a7fe097608bc5031d42ba69effed20"></a><!-- doxytag: member="stm32f4xx.h::DMA_SxCR_HTIE" ref="ga13a7fe097608bc5031d42ba69effed20" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxCR_HTIE</b>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaeee99c36ba3ea56cdb4f73a0b01fb602"></a><!-- doxytag: member="stm32f4xx.h::DMA_SxCR_TEIE" ref="gaeee99c36ba3ea56cdb4f73a0b01fb602" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxCR_TEIE</b>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacaecc56f94a9af756d077cf7df1b6c41"></a><!-- doxytag: member="stm32f4xx.h::DMA_SxCR_DMEIE" ref="gacaecc56f94a9af756d077cf7df1b6c41" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxCR_DMEIE</b>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaabf69fe92e9a44167535365b0fe4ea9e"></a><!-- doxytag: member="stm32f4xx.h::DMA_SxCR_EN" ref="gaabf69fe92e9a44167535365b0fe4ea9e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxCR_EN</b>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga62e0e1a1121885de705e618855ba83b0"></a><!-- doxytag: member="stm32f4xx.h::DMA_SxNDT" ref="ga62e0e1a1121885de705e618855ba83b0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxNDT</b>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9ae52f0e22e621d60861143ca6027852"></a><!-- doxytag: member="stm32f4xx.h::DMA_SxNDT_0" ref="ga9ae52f0e22e621d60861143ca6027852" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxNDT_0</b>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4c4223f0a871ccfee403988befa42d94"></a><!-- doxytag: member="stm32f4xx.h::DMA_SxNDT_1" ref="ga4c4223f0a871ccfee403988befa42d94" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxNDT_1</b>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4766cc41262f7b530351ecc5939fc222"></a><!-- doxytag: member="stm32f4xx.h::DMA_SxNDT_2" ref="ga4766cc41262f7b530351ecc5939fc222" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxNDT_2</b>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaa43d96546fce4a436e4478a99ac0394"></a><!-- doxytag: member="stm32f4xx.h::DMA_SxNDT_3" ref="gaaa43d96546fce4a436e4478a99ac0394" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxNDT_3</b>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga81412c27b9d192be6c8c251b3a750e3c"></a><!-- doxytag: member="stm32f4xx.h::DMA_SxNDT_4" ref="ga81412c27b9d192be6c8c251b3a750e3c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxNDT_4</b>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaeff6beaa117fca4b6d1bbd87de34f674"></a><!-- doxytag: member="stm32f4xx.h::DMA_SxNDT_5" ref="gaeff6beaa117fca4b6d1bbd87de34f674" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxNDT_5</b>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7533a77655a960f82d08edfd2f4bf7ee"></a><!-- doxytag: member="stm32f4xx.h::DMA_SxNDT_6" ref="ga7533a77655a960f82d08edfd2f4bf7ee" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxNDT_6</b>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4b2791b19fcf8586ffd28204bab2f2b4"></a><!-- doxytag: member="stm32f4xx.h::DMA_SxNDT_7" ref="ga4b2791b19fcf8586ffd28204bab2f2b4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxNDT_7</b>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa6d77fc0aa9e027fc906f70f8e6a4aca"></a><!-- doxytag: member="stm32f4xx.h::DMA_SxNDT_8" ref="gaa6d77fc0aa9e027fc906f70f8e6a4aca" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxNDT_8</b>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4b4f096ed9b7f778e5b6beec36ca9698"></a><!-- doxytag: member="stm32f4xx.h::DMA_SxNDT_9" ref="ga4b4f096ed9b7f778e5b6beec36ca9698" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxNDT_9</b>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga64a0c2548db60b344bbbda72b53089ca"></a><!-- doxytag: member="stm32f4xx.h::DMA_SxNDT_10" ref="ga64a0c2548db60b344bbbda72b53089ca" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxNDT_10</b>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6e37fe0da3a0c2e6ac94f999c8455187"></a><!-- doxytag: member="stm32f4xx.h::DMA_SxNDT_11" ref="ga6e37fe0da3a0c2e6ac94f999c8455187" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxNDT_11</b>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa27c8ece8e904ef16ea45be9f7733103"></a><!-- doxytag: member="stm32f4xx.h::DMA_SxNDT_12" ref="gaa27c8ece8e904ef16ea45be9f7733103" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxNDT_12</b>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8f320a375482fe097d3f1579925013bb"></a><!-- doxytag: member="stm32f4xx.h::DMA_SxNDT_13" ref="ga8f320a375482fe097d3f1579925013bb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxNDT_13</b>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8882d292259d683b075bf6c4e009b3ae"></a><!-- doxytag: member="stm32f4xx.h::DMA_SxNDT_14" ref="ga8882d292259d683b075bf6c4e009b3ae" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxNDT_14</b>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga386a1a2048a470bed80654cd548dea65"></a><!-- doxytag: member="stm32f4xx.h::DMA_SxNDT_15" ref="ga386a1a2048a470bed80654cd548dea65" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxNDT_15</b>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaba9ca2264bc381abe0f4183729ab1fb1"></a><!-- doxytag: member="stm32f4xx.h::DMA_SxFCR_FEIE" ref="gaba9ca2264bc381abe0f4183729ab1fb1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxFCR_FEIE</b>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga56094479dc9b173b00ccfb199d8a2853"></a><!-- doxytag: member="stm32f4xx.h::DMA_SxFCR_FS" ref="ga56094479dc9b173b00ccfb199d8a2853" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxFCR_FS</b>&#160;&#160;&#160;((uint32_t)0x00000038)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaccf0cb1a99fb8265535b15fc6a428060"></a><!-- doxytag: member="stm32f4xx.h::DMA_SxFCR_FS_0" ref="gaccf0cb1a99fb8265535b15fc6a428060" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxFCR_FS_0</b>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6b5dd8e40fe393762866522caa0ab842"></a><!-- doxytag: member="stm32f4xx.h::DMA_SxFCR_FS_1" ref="ga6b5dd8e40fe393762866522caa0ab842" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxFCR_FS_1</b>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga51558a53d17a6deeed3937c15787361c"></a><!-- doxytag: member="stm32f4xx.h::DMA_SxFCR_FS_2" ref="ga51558a53d17a6deeed3937c15787361c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxFCR_FS_2</b>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga89406bb954742665691c0ac2f8d95ec9"></a><!-- doxytag: member="stm32f4xx.h::DMA_SxFCR_DMDIS" ref="ga89406bb954742665691c0ac2f8d95ec9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxFCR_DMDIS</b>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga44c16978164026a81f5b07280e800e7f"></a><!-- doxytag: member="stm32f4xx.h::DMA_SxFCR_FTH" ref="ga44c16978164026a81f5b07280e800e7f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxFCR_FTH</b>&#160;&#160;&#160;((uint32_t)0x00000003)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga63716e11d34bca95927671055aa63fe8"></a><!-- doxytag: member="stm32f4xx.h::DMA_SxFCR_FTH_0" ref="ga63716e11d34bca95927671055aa63fe8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxFCR_FTH_0</b>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae3d780fc1222a183071c73e62a0524a1"></a><!-- doxytag: member="stm32f4xx.h::DMA_SxFCR_FTH_1" ref="gae3d780fc1222a183071c73e62a0524a1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SxFCR_FTH_1</b>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga44e5bf8adbb2646d325cba8d5dd670d8"></a><!-- doxytag: member="stm32f4xx.h::DMA_LISR_TCIF3" ref="ga44e5bf8adbb2646d325cba8d5dd670d8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_LISR_TCIF3</b>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa10c891ee2ec333b7f87eea5886d574f"></a><!-- doxytag: member="stm32f4xx.h::DMA_LISR_HTIF3" ref="gaa10c891ee2ec333b7f87eea5886d574f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_LISR_HTIF3</b>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5dfaba3a5db7cdcbddf9ee5974b44c2f"></a><!-- doxytag: member="stm32f4xx.h::DMA_LISR_TEIF3" ref="ga5dfaba3a5db7cdcbddf9ee5974b44c2f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_LISR_TEIF3</b>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga01fd1397b41221f5bdf6f107cb92e196"></a><!-- doxytag: member="stm32f4xx.h::DMA_LISR_DMEIF3" ref="ga01fd1397b41221f5bdf6f107cb92e196" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_LISR_DMEIF3</b>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5367443a1378eef82aed62ca22763952"></a><!-- doxytag: member="stm32f4xx.h::DMA_LISR_FEIF3" ref="ga5367443a1378eef82aed62ca22763952" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_LISR_FEIF3</b>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf21350cce8c4cb5d7c6fcf5edc930cf8"></a><!-- doxytag: member="stm32f4xx.h::DMA_LISR_TCIF2" ref="gaf21350cce8c4cb5d7c6fcf5edc930cf8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_LISR_TCIF2</b>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6ca25185d14a1f0c208ec8ceadc787a6"></a><!-- doxytag: member="stm32f4xx.h::DMA_LISR_HTIF2" ref="ga6ca25185d14a1f0c208ec8ceadc787a6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_LISR_HTIF2</b>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga74d540802cadde42bdd6debae5d8ab89"></a><!-- doxytag: member="stm32f4xx.h::DMA_LISR_TEIF2" ref="ga74d540802cadde42bdd6debae5d8ab89" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_LISR_TEIF2</b>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabc7edcd7404f0dcf19a724dfad22026a"></a><!-- doxytag: member="stm32f4xx.h::DMA_LISR_DMEIF2" ref="gabc7edcd7404f0dcf19a724dfad22026a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_LISR_DMEIF2</b>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga99c42b194213872753460ef9b7745213"></a><!-- doxytag: member="stm32f4xx.h::DMA_LISR_FEIF2" ref="ga99c42b194213872753460ef9b7745213" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_LISR_FEIF2</b>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae02aec39ded937b3ce816d3df4520d9b"></a><!-- doxytag: member="stm32f4xx.h::DMA_LISR_TCIF1" ref="gae02aec39ded937b3ce816d3df4520d9b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_LISR_TCIF1</b>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga04304a9f8891e325247c0aaa4c9fac72"></a><!-- doxytag: member="stm32f4xx.h::DMA_LISR_HTIF1" ref="ga04304a9f8891e325247c0aaa4c9fac72" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_LISR_HTIF1</b>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0cd826db0b9ea5544d1a93beb90f8972"></a><!-- doxytag: member="stm32f4xx.h::DMA_LISR_TEIF1" ref="ga0cd826db0b9ea5544d1a93beb90f8972" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_LISR_TEIF1</b>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa4903814bfc12dd6193416374fbddf8c"></a><!-- doxytag: member="stm32f4xx.h::DMA_LISR_DMEIF1" ref="gaa4903814bfc12dd6193416374fbddf8c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_LISR_DMEIF1</b>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafbc4fecde60c09e12f10113a156bb922"></a><!-- doxytag: member="stm32f4xx.h::DMA_LISR_FEIF1" ref="gafbc4fecde60c09e12f10113a156bb922" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_LISR_FEIF1</b>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadbc3f7e52c0688bed4b71fa37666901d"></a><!-- doxytag: member="stm32f4xx.h::DMA_LISR_TCIF0" ref="gadbc3f7e52c0688bed4b71fa37666901d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_LISR_TCIF0</b>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6181727d13abbc46283ff22ce359e3b9"></a><!-- doxytag: member="stm32f4xx.h::DMA_LISR_HTIF0" ref="ga6181727d13abbc46283ff22ce359e3b9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_LISR_HTIF0</b>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad43cdafa5acfcd683b7a2ee8976dd8ba"></a><!-- doxytag: member="stm32f4xx.h::DMA_LISR_TEIF0" ref="gad43cdafa5acfcd683b7a2ee8976dd8ba" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_LISR_TEIF0</b>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga72de97ebc9d063dceb38bada91c44878"></a><!-- doxytag: member="stm32f4xx.h::DMA_LISR_DMEIF0" ref="ga72de97ebc9d063dceb38bada91c44878" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_LISR_DMEIF0</b>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga79bcc3f8e773206a66aba95c6f889d6f"></a><!-- doxytag: member="stm32f4xx.h::DMA_LISR_FEIF0" ref="ga79bcc3f8e773206a66aba95c6f889d6f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_LISR_FEIF0</b>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad20a0a5e103def436d4e329fc0888482"></a><!-- doxytag: member="stm32f4xx.h::DMA_HISR_TCIF7" ref="gad20a0a5e103def436d4e329fc0888482" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HISR_TCIF7</b>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf535d1a3209d2e2e0e616e2d7501525d"></a><!-- doxytag: member="stm32f4xx.h::DMA_HISR_HTIF7" ref="gaf535d1a3209d2e2e0e616e2d7501525d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HISR_HTIF7</b>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga960f094539b5afc7f9d5e45b7909afe6"></a><!-- doxytag: member="stm32f4xx.h::DMA_HISR_TEIF7" ref="ga960f094539b5afc7f9d5e45b7909afe6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HISR_TEIF7</b>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3bb23848f8a022a47ab4abd5aa9b7d39"></a><!-- doxytag: member="stm32f4xx.h::DMA_HISR_DMEIF7" ref="ga3bb23848f8a022a47ab4abd5aa9b7d39" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HISR_DMEIF7</b>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadea53385fca360f16c4474db1cf18bc1"></a><!-- doxytag: member="stm32f4xx.h::DMA_HISR_FEIF7" ref="gadea53385fca360f16c4474db1cf18bc1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HISR_FEIF7</b>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad29468aa609150e241d9ae62c477cf45"></a><!-- doxytag: member="stm32f4xx.h::DMA_HISR_TCIF6" ref="gad29468aa609150e241d9ae62c477cf45" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HISR_TCIF6</b>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0d39c14138e9ff216c203b288137144b"></a><!-- doxytag: member="stm32f4xx.h::DMA_HISR_HTIF6" ref="ga0d39c14138e9ff216c203b288137144b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HISR_HTIF6</b>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1a7ec01955fb504a5aa4f9f16a9ac52c"></a><!-- doxytag: member="stm32f4xx.h::DMA_HISR_TEIF6" ref="ga1a7ec01955fb504a5aa4f9f16a9ac52c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HISR_TEIF6</b>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab7b58e7ba316d3fc296f4433b3e62c38"></a><!-- doxytag: member="stm32f4xx.h::DMA_HISR_DMEIF6" ref="gab7b58e7ba316d3fc296f4433b3e62c38" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HISR_DMEIF6</b>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafb297f94bde8d1aea580683d466ca8ca"></a><!-- doxytag: member="stm32f4xx.h::DMA_HISR_FEIF6" ref="gafb297f94bde8d1aea580683d466ca8ca" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HISR_FEIF6</b>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga64f15eaf1dd30450d1d35ee517507321"></a><!-- doxytag: member="stm32f4xx.h::DMA_HISR_TCIF5" ref="ga64f15eaf1dd30450d1d35ee517507321" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HISR_TCIF5</b>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8617bf8160d1027879ffd354e04908d9"></a><!-- doxytag: member="stm32f4xx.h::DMA_HISR_HTIF5" ref="ga8617bf8160d1027879ffd354e04908d9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HISR_HTIF5</b>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf16fb0e5d87f704c89824f961bfb7637"></a><!-- doxytag: member="stm32f4xx.h::DMA_HISR_TEIF5" ref="gaf16fb0e5d87f704c89824f961bfb7637" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HISR_TEIF5</b>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac5ee964eee9c88fa28d32ce3ea6478f2"></a><!-- doxytag: member="stm32f4xx.h::DMA_HISR_DMEIF5" ref="gac5ee964eee9c88fa28d32ce3ea6478f2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HISR_DMEIF5</b>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0d62494b31bb830433ddd683f4872519"></a><!-- doxytag: member="stm32f4xx.h::DMA_HISR_FEIF5" ref="ga0d62494b31bb830433ddd683f4872519" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HISR_FEIF5</b>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafcce25c245499f9e62cb757e1871d973"></a><!-- doxytag: member="stm32f4xx.h::DMA_HISR_TCIF4" ref="gafcce25c245499f9e62cb757e1871d973" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HISR_TCIF4</b>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadba8d24329c676d70560eda0b8c1e5b0"></a><!-- doxytag: member="stm32f4xx.h::DMA_HISR_HTIF4" ref="gadba8d24329c676d70560eda0b8c1e5b0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HISR_HTIF4</b>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9005d4b958193fbd701c879eede467c1"></a><!-- doxytag: member="stm32f4xx.h::DMA_HISR_TEIF4" ref="ga9005d4b958193fbd701c879eede467c1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HISR_TEIF4</b>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf716f1bc12ea70f49802d84fb77646e8"></a><!-- doxytag: member="stm32f4xx.h::DMA_HISR_DMEIF4" ref="gaf716f1bc12ea70f49802d84fb77646e8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HISR_DMEIF4</b>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacab90057201b1da9774308ff3fb6cfa1"></a><!-- doxytag: member="stm32f4xx.h::DMA_HISR_FEIF4" ref="gacab90057201b1da9774308ff3fb6cfa1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HISR_FEIF4</b>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5210736d34dc24eb9507975921233137"></a><!-- doxytag: member="stm32f4xx.h::DMA_LIFCR_CTCIF3" ref="ga5210736d34dc24eb9507975921233137" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_LIFCR_CTCIF3</b>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0ed3ab4e5d7975f985eb25dc65f99be3"></a><!-- doxytag: member="stm32f4xx.h::DMA_LIFCR_CHTIF3" ref="ga0ed3ab4e5d7975f985eb25dc65f99be3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_LIFCR_CHTIF3</b>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0a51c601387d1ae49333d5ace8ae86ee"></a><!-- doxytag: member="stm32f4xx.h::DMA_LIFCR_CTEIF3" ref="ga0a51c601387d1ae49333d5ace8ae86ee" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_LIFCR_CTEIF3</b>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabea10cdf2d3b0773b4e6b7fc9422f361"></a><!-- doxytag: member="stm32f4xx.h::DMA_LIFCR_CDMEIF3" ref="gabea10cdf2d3b0773b4e6b7fc9422f361" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_LIFCR_CDMEIF3</b>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad9432964145dc55af9186aea425e9963"></a><!-- doxytag: member="stm32f4xx.h::DMA_LIFCR_CFEIF3" ref="gad9432964145dc55af9186aea425e9963" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_LIFCR_CFEIF3</b>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga52d6df2b5ab2b43da273a702fe139b59"></a><!-- doxytag: member="stm32f4xx.h::DMA_LIFCR_CTCIF2" ref="ga52d6df2b5ab2b43da273a702fe139b59" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_LIFCR_CTCIF2</b>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae19254e8ad726a73c6edc01bc7cf2cfa"></a><!-- doxytag: member="stm32f4xx.h::DMA_LIFCR_CHTIF2" ref="gae19254e8ad726a73c6edc01bc7cf2cfa" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_LIFCR_CHTIF2</b>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa9d761752657a3d268da5434a04c6c6a"></a><!-- doxytag: member="stm32f4xx.h::DMA_LIFCR_CTEIF2" ref="gaa9d761752657a3d268da5434a04c6c6a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_LIFCR_CTEIF2</b>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7680fc5f5e6c0032044f1d8ab7766de8"></a><!-- doxytag: member="stm32f4xx.h::DMA_LIFCR_CDMEIF2" ref="ga7680fc5f5e6c0032044f1d8ab7766de8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_LIFCR_CDMEIF2</b>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae0f58173c721a4cee3f3885b352fa2a3"></a><!-- doxytag: member="stm32f4xx.h::DMA_LIFCR_CFEIF2" ref="gae0f58173c721a4cee3f3885b352fa2a3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_LIFCR_CFEIF2</b>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7494c54901b8f5bcb4894d20b8cfafed"></a><!-- doxytag: member="stm32f4xx.h::DMA_LIFCR_CTCIF1" ref="ga7494c54901b8f5bcb4894d20b8cfafed" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_LIFCR_CTCIF1</b>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad2f38b0c141a9afb3943276dacdcb969"></a><!-- doxytag: member="stm32f4xx.h::DMA_LIFCR_CHTIF1" ref="gad2f38b0c141a9afb3943276dacdcb969" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_LIFCR_CHTIF1</b>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf6d8adf52567aee2969492db65d448d4"></a><!-- doxytag: member="stm32f4xx.h::DMA_LIFCR_CTEIF1" ref="gaf6d8adf52567aee2969492db65d448d4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_LIFCR_CTEIF1</b>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9a5aea54a390886f7de82e87e6dfc936"></a><!-- doxytag: member="stm32f4xx.h::DMA_LIFCR_CDMEIF1" ref="ga9a5aea54a390886f7de82e87e6dfc936" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_LIFCR_CDMEIF1</b>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga96cea0049553ab806bbc956f52528c37"></a><!-- doxytag: member="stm32f4xx.h::DMA_LIFCR_CFEIF1" ref="ga96cea0049553ab806bbc956f52528c37" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_LIFCR_CFEIF1</b>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab7a0b2cc41c63504195714614e59dc8e"></a><!-- doxytag: member="stm32f4xx.h::DMA_LIFCR_CTCIF0" ref="gab7a0b2cc41c63504195714614e59dc8e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_LIFCR_CTCIF0</b>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga44f83ba08feb98240a553403d977b8d1"></a><!-- doxytag: member="stm32f4xx.h::DMA_LIFCR_CHTIF0" ref="ga44f83ba08feb98240a553403d977b8d1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_LIFCR_CHTIF0</b>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5824a64683ce2039260c952d989bf420"></a><!-- doxytag: member="stm32f4xx.h::DMA_LIFCR_CTEIF0" ref="ga5824a64683ce2039260c952d989bf420" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_LIFCR_CTEIF0</b>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafe80a122bf0537e8c95877ccf2b7b6d9"></a><!-- doxytag: member="stm32f4xx.h::DMA_LIFCR_CDMEIF0" ref="gafe80a122bf0537e8c95877ccf2b7b6d9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_LIFCR_CDMEIF0</b>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadf6b8892189f3779f7fecf529ed87c74"></a><!-- doxytag: member="stm32f4xx.h::DMA_LIFCR_CFEIF0" ref="gadf6b8892189f3779f7fecf529ed87c74" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_LIFCR_CFEIF0</b>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadf8056629f4948fb236b4339e213cc69"></a><!-- doxytag: member="stm32f4xx.h::DMA_HIFCR_CTCIF7" ref="gadf8056629f4948fb236b4339e213cc69" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HIFCR_CTCIF7</b>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga95e9989cbd70b18d833bb4cfcb8afce9"></a><!-- doxytag: member="stm32f4xx.h::DMA_HIFCR_CHTIF7" ref="ga95e9989cbd70b18d833bb4cfcb8afce9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HIFCR_CHTIF7</b>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga84ab215e0b217547745beefb65dfefdf"></a><!-- doxytag: member="stm32f4xx.h::DMA_HIFCR_CTEIF7" ref="ga84ab215e0b217547745beefb65dfefdf" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HIFCR_CTEIF7</b>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad70bf852fd8c24d79fcc104c950a589f"></a><!-- doxytag: member="stm32f4xx.h::DMA_HIFCR_CDMEIF7" ref="gad70bf852fd8c24d79fcc104c950a589f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HIFCR_CDMEIF7</b>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga50332abe2e7b5a4f9cffd65d9a29382a"></a><!-- doxytag: member="stm32f4xx.h::DMA_HIFCR_CFEIF7" ref="ga50332abe2e7b5a4f9cffd65d9a29382a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HIFCR_CFEIF7</b>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacd88be16962491e41e586f5109014bc6"></a><!-- doxytag: member="stm32f4xx.h::DMA_HIFCR_CTCIF6" ref="gacd88be16962491e41e586f5109014bc6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HIFCR_CTCIF6</b>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaed7cbbbc0602d00e101e3f57aa3b696a"></a><!-- doxytag: member="stm32f4xx.h::DMA_HIFCR_CHTIF6" ref="gaed7cbbbc0602d00e101e3f57aa3b696a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HIFCR_CHTIF6</b>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga69e01e2f6a5cd1c800321e4121f8e788"></a><!-- doxytag: member="stm32f4xx.h::DMA_HIFCR_CTEIF6" ref="ga69e01e2f6a5cd1c800321e4121f8e788" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HIFCR_CTEIF6</b>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7f73fa93a4e01fbf279e920eca139807"></a><!-- doxytag: member="stm32f4xx.h::DMA_HIFCR_CDMEIF6" ref="ga7f73fa93a4e01fbf279e920eca139807" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HIFCR_CDMEIF6</b>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga39a0a7f42498f71dedae8140483b7ced"></a><!-- doxytag: member="stm32f4xx.h::DMA_HIFCR_CFEIF6" ref="ga39a0a7f42498f71dedae8140483b7ced" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HIFCR_CFEIF6</b>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa55d19705147a6ee16effe9ec1012a72"></a><!-- doxytag: member="stm32f4xx.h::DMA_HIFCR_CTCIF5" ref="gaa55d19705147a6ee16effe9ec1012a72" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HIFCR_CTCIF5</b>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2cef7eeccd11737c1ebf5735284046cc"></a><!-- doxytag: member="stm32f4xx.h::DMA_HIFCR_CHTIF5" ref="ga2cef7eeccd11737c1ebf5735284046cc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HIFCR_CHTIF5</b>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga33394fe20a3567c8baaeb15ad9aab586"></a><!-- doxytag: member="stm32f4xx.h::DMA_HIFCR_CTEIF5" ref="ga33394fe20a3567c8baaeb15ad9aab586" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HIFCR_CTEIF5</b>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga15b404d9e1601cf3627cbf0163b50221"></a><!-- doxytag: member="stm32f4xx.h::DMA_HIFCR_CDMEIF5" ref="ga15b404d9e1601cf3627cbf0163b50221" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HIFCR_CDMEIF5</b>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9a4e90af967fa0a76c842384264e0e52"></a><!-- doxytag: member="stm32f4xx.h::DMA_HIFCR_CFEIF5" ref="ga9a4e90af967fa0a76c842384264e0e52" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HIFCR_CFEIF5</b>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga42e529507a40f0dc4c16da7cc6d659db"></a><!-- doxytag: member="stm32f4xx.h::DMA_HIFCR_CTCIF4" ref="ga42e529507a40f0dc4c16da7cc6d659db" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HIFCR_CTCIF4</b>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf8f0afa9a6526f7f4413766417a56be8"></a><!-- doxytag: member="stm32f4xx.h::DMA_HIFCR_CHTIF4" ref="gaf8f0afa9a6526f7f4413766417a56be8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HIFCR_CHTIF4</b>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9e05ff4fc6bace9cc6c0f0d4ec7b3314"></a><!-- doxytag: member="stm32f4xx.h::DMA_HIFCR_CTEIF4" ref="ga9e05ff4fc6bace9cc6c0f0d4ec7b3314" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HIFCR_CTEIF4</b>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0d70d58a4423ac8973c30ddbc7404b44"></a><!-- doxytag: member="stm32f4xx.h::DMA_HIFCR_CDMEIF4" ref="ga0d70d58a4423ac8973c30ddbc7404b44" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HIFCR_CDMEIF4</b>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1e5ea118900178d4fa2d19656c1b48ff"></a><!-- doxytag: member="stm32f4xx.h::DMA_HIFCR_CFEIF4" ref="ga1e5ea118900178d4fa2d19656c1b48ff" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_HIFCR_CFEIF4</b>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad03b2ba6cde99065627fccabd54ac097">EXTI_IMR_MR0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf3f9a86c620149893db38c83f8ba58">EXTI_IMR_MR1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71604d1c29973c5e2bf69c8e94e89f67">EXTI_IMR_MR2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5edd42f9b2129c18cfa3c3598dcd1134">EXTI_IMR_MR3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23e920ad334439cd2ad4d683054914e3">EXTI_IMR_MR4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5">EXTI_IMR_MR5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5533c8ec796e3bbc9dc4474376056e06">EXTI_IMR_MR6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab620165d3fea1c564fcf1016805a1a8e">EXTI_IMR_MR7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88e8b274e4398fdcb1c68da2b6320d5b">EXTI_IMR_MR8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4d177dcf33bb9a34f8590ec509746e8">EXTI_IMR_MR9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fd7db9a1ce82c152ca7bc6fddf31366">EXTI_IMR_MR10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68cfe8fe938fcb0fc6925bf493ccfaa7">EXTI_IMR_MR11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad21caf923d2083fb106852493667c16e">EXTI_IMR_MR12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e1938a063c48d7d6504cb32f7965c0e">EXTI_IMR_MR13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8827cee06670f256bc8f6301bea9cab">EXTI_IMR_MR14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88d9990be7f8f9e530a9f930a365fa44">EXTI_IMR_MR15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7419f78ed9044bdd237b452ef49e1b7f">EXTI_IMR_MR16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4489fa85d1552b8f40faed93483a5d35">EXTI_IMR_MR17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05e16f2cda40cca58a45458cc44d510f">EXTI_IMR_MR18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad47f7a023cbba165dfb95845d3c8c55c">EXTI_IMR_MR19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga515c0dc6d2472e06a89e4bb19725e8f3">EXTI_EMR_MR0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d88e7c10e5985fa425ea7ab4fe4c3e5">EXTI_EMR_MR1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga460d5d4c0b53bcc04d5804e1204ded21">EXTI_EMR_MR2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73944983ce5a6bde9dc172b4f483898c">EXTI_EMR_MR3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab80f809ead83e747677a31c80c6aae03">EXTI_EMR_MR4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65976f75b703f740dea3562ba3b8db59">EXTI_EMR_MR5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea480bd932cd1fa0904f5eb1caee9a12">EXTI_EMR_MR6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbb27ff8664928994ef96f87052d14be">EXTI_EMR_MR7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ed4b371da871ffd0cc12ee00147282f">EXTI_EMR_MR8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga109af342179fff1fccfdde582834867a">EXTI_EMR_MR9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf342d34ed1b8e4aa916bf49e30c2a234">EXTI_EMR_MR10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ec516af1de770c82c3c9c458cbc0172">EXTI_EMR_MR11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15732553e5b0de9f58180a0b024d4cad">EXTI_EMR_MR12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fd2ec6472e46869956acb28f5e1b55f">EXTI_EMR_MR13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaecf5890ea71eea034ec1cd9e96284f89">EXTI_EMR_MR14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a7bacc32351a36aefcd5614abc76ae3">EXTI_EMR_MR15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34b1a6934265da759bc061f73d5d1374">EXTI_EMR_MR16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a30aa20cf475eecf7e15171e83035e4">EXTI_EMR_MR17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25eee729b57b4c78a0613c184fc539e5">EXTI_EMR_MR18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaeababa85e5ebe6aa93d011d83fd7994">EXTI_EMR_MR19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb1823a87cd797a6066681a3256cecc6">EXTI_RTSR_TR0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c42cc3763c52d1061b32219fc441566">EXTI_RTSR_TR1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c073b519f09b130e4ab4039823e290c">EXTI_RTSR_TR2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga090f295579a774c215585a55e5066b11">EXTI_RTSR_TR3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabce4722e99e3f44d40bfb6afb63444cc">EXTI_RTSR_TR4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac57b970ebc88f7bb015119ece9dd32de">EXTI_RTSR_TR5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaccc2212ce653d34cf48446ae0a68bed6">EXTI_RTSR_TR6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad380a0bc59524f4a0846a0b91d3c65c1">EXTI_RTSR_TR7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26cd6a5115b0bbe113f39545bff1ee39">EXTI_RTSR_TR8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3127246b2db3571b00c6af2453941d17">EXTI_RTSR_TR9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa29df7ddbd067889992eb60ecddce0e4">EXTI_RTSR_TR10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8cf7a92cdb61b3f8cf6eec9513317ab7">EXTI_RTSR_TR11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0423be12bfb13f34eec9656d6d274e04">EXTI_RTSR_TR12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d5ef451fd76dc0fa9c76d7c520d8f12">EXTI_RTSR_TR13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95b0d883fa0fbc49105bda5596463cda">EXTI_RTSR_TR14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4fe54b09102a18676829c0bafb0aead2">EXTI_RTSR_TR15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8e4fb52990f0fa3fb9bed5b74f1a589">EXTI_RTSR_TR16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad0a8fcb63516a4ed0d91b556f696f806">EXTI_RTSR_TR17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca4223b8c4bc8726ac96ec64837f7b62">EXTI_RTSR_TR18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40a722b0c36e832f619b2136f1510b3e">EXTI_RTSR_TR19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacfb6fa5ae3fcaf08aec6d86c3bfefa4c">EXTI_FTSR_TR0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac287be3bd3bad84aed48603dbe8bd4ed">EXTI_FTSR_TR1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c4503803cbe1933cd35519cfc809041">EXTI_FTSR_TR2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23593d2b8a9ec0147bab28765af30e1f">EXTI_FTSR_TR3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa77211bfa8f4d77cf373296954dad6b2">EXTI_FTSR_TR4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga903f9b080c5971dd5d7935e5b87886e2">EXTI_FTSR_TR5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8527cce22f69e02a08ed67a67f8e5ca">EXTI_FTSR_TR6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf408315e497b902922a9bf40a4c6f567">EXTI_FTSR_TR7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00f1bded4d121e21116627b8e80784fc">EXTI_FTSR_TR8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89f0c4de2b6acb75302d206b697f83ef">EXTI_FTSR_TR9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9a2b80699a213f0d2b03658f21ad643">EXTI_FTSR_TR10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c74d4d520406a14c517784cdd5fc6ef">EXTI_FTSR_TR11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3992511ec1785bdf107873b139d74245">EXTI_FTSR_TR12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0714519a1edcba4695f92f1bba70e825">EXTI_FTSR_TR13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b92577e64a95ef2069f1a56176d35ff">EXTI_FTSR_TR14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a6cc515f13ffe1a3620d06fa08addc7">EXTI_FTSR_TR15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1b4b850094ccc48790a1e4616ceebd2">EXTI_FTSR_TR16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga009e618c9563b3a8dcaec493006115c7">EXTI_FTSR_TR17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga405285cdc474ee20085b17ef1f61517e">EXTI_FTSR_TR18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1277527e2fa727fdec2dcc7a300ea1af">EXTI_FTSR_TR19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6df16d2e8010a2897888a4acf19cee3">EXTI_SWIER_SWIER0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb0c3fa5a03204d743ae92ff925421ae">EXTI_SWIER_SWIER1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6bea1dbaf71e830dd357135524166f4c">EXTI_SWIER_SWIER2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37395ac6729647ab5ee1fa4ca086c08a">EXTI_SWIER_SWIER3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab051808f7a1ed9aaf43a3df90fc6a575">EXTI_SWIER_SWIER4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5b4ace22acacac13ce106b2063a3977">EXTI_SWIER_SWIER5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8ad0142288597993852e4cf350f61ed">EXTI_SWIER_SWIER6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabdf8eab3e32cc03ca71f519a9111e28f">EXTI_SWIER_SWIER7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e83a373926804449d500b115e9090ce">EXTI_SWIER_SWIER8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab102aa929ffe463ffe9f2db651704a61">EXTI_SWIER_SWIER9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9d8691936b6cd80ff8e18c0bfe271d7">EXTI_SWIER_SWIER10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ab9fea9935608ec8ee7fb1e1ae049e7">EXTI_SWIER_SWIER11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d67869db50c848f57633ebf00566539">EXTI_SWIER_SWIER12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga930a1d03fe3c32bd65a336ccee418826">EXTI_SWIER_SWIER13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5d645db667cd63d1a9b91963c543a4b">EXTI_SWIER_SWIER14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b9e64d5a1779371fa4678713ab18e08">EXTI_SWIER_SWIER15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55b528743b11f4ab93ae97ee2e639b5b">EXTI_SWIER_SWIER16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0da944251419887af3a87c86080fb455">EXTI_SWIER_SWIER17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab07aefbb7a8a18c9338b49d3b10ff068">EXTI_SWIER_SWIER18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab7c48ac5522385cdb1d7882985f909b">EXTI_SWIER_SWIER19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6da1c8a465606de1f90a74d369fbf25a">EXTI_PR_PR0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b9b5f97edeccf442998a65b19e77f25">EXTI_PR_PR1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga085d2105381752a0aadc9be5a93ea665">EXTI_PR_PR2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga064dab3e0d5689b92125713100555ce0">EXTI_PR_PR3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14f73b3693b3353a006d360cb8fd2ddc">EXTI_PR_PR4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga319e167fa6e112061997d9a8d79f02f8">EXTI_PR_PR5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6f47cd1f602692258985784ed5e8e76">EXTI_PR_PR6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa17ea7e3fb89e98fd6a232f453fcff9e">EXTI_PR_PR7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa82e0dcb4961a32a9b7ebdf30493156d">EXTI_PR_PR8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2fcc64f03d79af531febc077f45c48eb">EXTI_PR_PR9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ef8e9c691b95763007ed228e98fa108">EXTI_PR_PR10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga144f1a41abb7b87a1619c15ba5fb548b">EXTI_PR_PR11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1a68025056b8c84bb13635af5e2a07c">EXTI_PR_PR12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3471c79d5b19813785387504a1a5f0c4">EXTI_PR_PR13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5396ec2dbbee9d7585224fa12273598">EXTI_PR_PR14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga149f9d9d6c1aab867734b59db1117c41">EXTI_PR_PR15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa47e5b07d5a407198e09f05262f18bba">EXTI_PR_PR16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbc7d82eb61e2adf0a955ef0cc97690f">EXTI_PR_PR17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga541810a93fbf4cdd9b39f2717f37240d">EXTI_PR_PR18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41e43af631a30492e09e5fd5c50f47f5">EXTI_PR_PR19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaef5e44cbb084160a6004ca9951ec7318"></a><!-- doxytag: member="stm32f4xx.h::FLASH_ACR_LATENCY" ref="gaef5e44cbb084160a6004ca9951ec7318" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_ACR_LATENCY</b>&#160;&#160;&#160;((uint32_t)0x00000007)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga936324709ea40109331b76849da2c8b2"></a><!-- doxytag: member="stm32f4xx.h::FLASH_ACR_LATENCY_0WS" ref="ga936324709ea40109331b76849da2c8b2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_ACR_LATENCY_0WS</b>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaec66af244e6afb5bbf9816d7c76e1621"></a><!-- doxytag: member="stm32f4xx.h::FLASH_ACR_LATENCY_1WS" ref="gaec66af244e6afb5bbf9816d7c76e1621" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_ACR_LATENCY_1WS</b>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad9b09ca8db6df455d0b8f810f8521257"></a><!-- doxytag: member="stm32f4xx.h::FLASH_ACR_LATENCY_2WS" ref="gad9b09ca8db6df455d0b8f810f8521257" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_ACR_LATENCY_2WS</b>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3437dcee177845a407919d3b2d9bd063"></a><!-- doxytag: member="stm32f4xx.h::FLASH_ACR_LATENCY_3WS" ref="ga3437dcee177845a407919d3b2d9bd063" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_ACR_LATENCY_3WS</b>&#160;&#160;&#160;((uint32_t)0x00000003)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad3594f2a9e12213efe75cd7df646e1ad"></a><!-- doxytag: member="stm32f4xx.h::FLASH_ACR_LATENCY_4WS" ref="gad3594f2a9e12213efe75cd7df646e1ad" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_ACR_LATENCY_4WS</b>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga67e55ca49f028a701d0c81420a6e2918"></a><!-- doxytag: member="stm32f4xx.h::FLASH_ACR_LATENCY_5WS" ref="ga67e55ca49f028a701d0c81420a6e2918" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_ACR_LATENCY_5WS</b>&#160;&#160;&#160;((uint32_t)0x00000005)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3019ff197b4fd698e9625c9abb67f4be"></a><!-- doxytag: member="stm32f4xx.h::FLASH_ACR_LATENCY_6WS" ref="ga3019ff197b4fd698e9625c9abb67f4be" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_ACR_LATENCY_6WS</b>&#160;&#160;&#160;((uint32_t)0x00000006)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa164c6e6fdfcae274a84dc87ca87b95e"></a><!-- doxytag: member="stm32f4xx.h::FLASH_ACR_LATENCY_7WS" ref="gaa164c6e6fdfcae274a84dc87ca87b95e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_ACR_LATENCY_7WS</b>&#160;&#160;&#160;((uint32_t)0x00000007)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga082e7e91fffee86db39676396d01a8e0"></a><!-- doxytag: member="stm32f4xx.h::FLASH_ACR_PRFTEN" ref="ga082e7e91fffee86db39676396d01a8e0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_ACR_PRFTEN</b>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga51d8b1dd2c46942d377c579a38dce711"></a><!-- doxytag: member="stm32f4xx.h::FLASH_ACR_ICEN" ref="ga51d8b1dd2c46942d377c579a38dce711" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_ACR_ICEN</b>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5a9a5cc3aa05dc62264addab1008c896"></a><!-- doxytag: member="stm32f4xx.h::FLASH_ACR_DCEN" ref="ga5a9a5cc3aa05dc62264addab1008c896" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_ACR_DCEN</b>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga923ff88475799eea9285f77f5383ced5"></a><!-- doxytag: member="stm32f4xx.h::FLASH_ACR_ICRST" ref="ga923ff88475799eea9285f77f5383ced5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_ACR_ICRST</b>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac53d7c85551a9829014d6027d67ce6c7"></a><!-- doxytag: member="stm32f4xx.h::FLASH_ACR_DCRST" ref="gac53d7c85551a9829014d6027d67ce6c7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_ACR_DCRST</b>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga277876cbec14426a7a70ed6b3ead6d49"></a><!-- doxytag: member="stm32f4xx.h::FLASH_ACR_BYTE0_ADDRESS" ref="ga277876cbec14426a7a70ed6b3ead6d49" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_ACR_BYTE0_ADDRESS</b>&#160;&#160;&#160;((uint32_t)0x40023C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac7c5712edb158a725d8647c6af19544e"></a><!-- doxytag: member="stm32f4xx.h::FLASH_ACR_BYTE2_ADDRESS" ref="gac7c5712edb158a725d8647c6af19544e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_ACR_BYTE2_ADDRESS</b>&#160;&#160;&#160;((uint32_t)0x40023C03)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae1301c6b487cfefa247c54a576a0c12b"></a><!-- doxytag: member="stm32f4xx.h::FLASH_SR_EOP" ref="gae1301c6b487cfefa247c54a576a0c12b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_SR_EOP</b>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab779aa8b88258e15c183041744a846ff"></a><!-- doxytag: member="stm32f4xx.h::FLASH_SR_SOP" ref="gab779aa8b88258e15c183041744a846ff" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_SR_SOP</b>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabf6f52f59b01530928d747cf32bd4d01"></a><!-- doxytag: member="stm32f4xx.h::FLASH_SR_WRPERR" ref="gabf6f52f59b01530928d747cf32bd4d01" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_SR_WRPERR</b>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac98c2458e114e7f419f3222673878ce0"></a><!-- doxytag: member="stm32f4xx.h::FLASH_SR_PGAERR" ref="gac98c2458e114e7f419f3222673878ce0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_SR_PGAERR</b>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7fd2704724528be959f82089f67e3869"></a><!-- doxytag: member="stm32f4xx.h::FLASH_SR_PGPERR" ref="ga7fd2704724528be959f82089f67e3869" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_SR_PGPERR</b>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5d76ad3629a288bee0136b8b34f274f4"></a><!-- doxytag: member="stm32f4xx.h::FLASH_SR_PGSERR" ref="ga5d76ad3629a288bee0136b8b34f274f4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_SR_PGSERR</b>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4b86181a96fd2f1cc3828e9d8d83d368"></a><!-- doxytag: member="stm32f4xx.h::FLASH_SR_BSY" ref="ga4b86181a96fd2f1cc3828e9d8d83d368" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_SR_BSY</b>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga47754b39bd7a7c79c251d6376f97f661"></a><!-- doxytag: member="stm32f4xx.h::FLASH_CR_PG" ref="ga47754b39bd7a7c79c251d6376f97f661" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_CR_PG</b>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae0e561d67b381c4bd8714cd6a9c15f56"></a><!-- doxytag: member="stm32f4xx.h::FLASH_CR_SER" ref="gae0e561d67b381c4bd8714cd6a9c15f56" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_CR_SER</b>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4a287aa5a625125301306a02fb69c53a"></a><!-- doxytag: member="stm32f4xx.h::FLASH_CR_MER" ref="ga4a287aa5a625125301306a02fb69c53a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_CR_MER</b>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9937f2386c7127f9855f68e2ec121448"></a><!-- doxytag: member="stm32f4xx.h::FLASH_CR_SNB_0" ref="ga9937f2386c7127f9855f68e2ec121448" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_CR_SNB_0</b>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa70c4abfe231ffeab3f34a97c171427b"></a><!-- doxytag: member="stm32f4xx.h::FLASH_CR_SNB_1" ref="gaa70c4abfe231ffeab3f34a97c171427b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_CR_SNB_1</b>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga23c44361d3aaf062fc6b288b1d44b988"></a><!-- doxytag: member="stm32f4xx.h::FLASH_CR_SNB_2" ref="ga23c44361d3aaf062fc6b288b1d44b988" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_CR_SNB_2</b>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga417708b5b7aabfe219fb671f2955af31"></a><!-- doxytag: member="stm32f4xx.h::FLASH_CR_SNB_3" ref="ga417708b5b7aabfe219fb671f2955af31" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_CR_SNB_3</b>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaadbc673f47f1ed33ca4144e9eee91ad6"></a><!-- doxytag: member="stm32f4xx.h::FLASH_CR_PSIZE_0" ref="gaadbc673f47f1ed33ca4144e9eee91ad6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_CR_PSIZE_0</b>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga196dca8b265486bf05782e6bbe81d854"></a><!-- doxytag: member="stm32f4xx.h::FLASH_CR_PSIZE_1" ref="ga196dca8b265486bf05782e6bbe81d854" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_CR_PSIZE_1</b>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafe4dd28134f93f52b1d4ec5b36a99864"></a><!-- doxytag: member="stm32f4xx.h::FLASH_CR_STRT" ref="gafe4dd28134f93f52b1d4ec5b36a99864" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_CR_STRT</b>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab9e69856f654ec430a42791a34799db0"></a><!-- doxytag: member="stm32f4xx.h::FLASH_CR_EOPIE" ref="gab9e69856f654ec430a42791a34799db0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_CR_EOPIE</b>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab25f1fa4127fa015361b61a6f3180784"></a><!-- doxytag: member="stm32f4xx.h::FLASH_CR_LOCK" ref="gab25f1fa4127fa015361b61a6f3180784" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_CR_LOCK</b>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4c1da080e341fca41ce7f7d661cc4904"></a><!-- doxytag: member="stm32f4xx.h::FLASH_OPTCR_OPTLOCK" ref="ga4c1da080e341fca41ce7f7d661cc4904" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_OPTCR_OPTLOCK</b>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0858d561d4790c86b64a60204a09a3b5"></a><!-- doxytag: member="stm32f4xx.h::FLASH_OPTCR_OPTSTRT" ref="ga0858d561d4790c86b64a60204a09a3b5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_OPTCR_OPTSTRT</b>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf842eaac29efd86925c9431a8eb99b27"></a><!-- doxytag: member="stm32f4xx.h::FLASH_OPTCR_BOR_LEV_0" ref="gaf842eaac29efd86925c9431a8eb99b27" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_OPTCR_BOR_LEV_0</b>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2971824f63351f09ad3db521d6a5b212"></a><!-- doxytag: member="stm32f4xx.h::FLASH_OPTCR_BOR_LEV_1" ref="ga2971824f63351f09ad3db521d6a5b212" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_OPTCR_BOR_LEV_1</b>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga62cadc42caa03753ab8733da2b957ead"></a><!-- doxytag: member="stm32f4xx.h::FLASH_OPTCR_BOR_LEV" ref="ga62cadc42caa03753ab8733da2b957ead" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_OPTCR_BOR_LEV</b>&#160;&#160;&#160;((uint32_t)0x0000000C)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf38cbe85e3a2c30dbe6ccb3b3e636504"></a><!-- doxytag: member="stm32f4xx.h::FLASH_OPTCR_WDG_SW" ref="gaf38cbe85e3a2c30dbe6ccb3b3e636504" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_OPTCR_WDG_SW</b>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga12b1ec98e521815433b3eec1e4136fd2"></a><!-- doxytag: member="stm32f4xx.h::FLASH_OPTCR_nRST_STOP" ref="ga12b1ec98e521815433b3eec1e4136fd2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_OPTCR_nRST_STOP</b>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga82102d640fe1d3e6e9f9c6a3e0adb56f"></a><!-- doxytag: member="stm32f4xx.h::FLASH_OPTCR_nRST_STDBY" ref="ga82102d640fe1d3e6e9f9c6a3e0adb56f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_OPTCR_nRST_STDBY</b>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafd79ca0fb8dd121074f40b83b2313d12"></a><!-- doxytag: member="stm32f4xx.h::FLASH_OPTCR_RDP_0" ref="gafd79ca0fb8dd121074f40b83b2313d12" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_OPTCR_RDP_0</b>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga935fe4b6ea955b3dc26110f19e894e60"></a><!-- doxytag: member="stm32f4xx.h::FLASH_OPTCR_RDP_1" ref="ga935fe4b6ea955b3dc26110f19e894e60" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_OPTCR_RDP_1</b>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga02ba844244e374fe8105a7cad59ad523"></a><!-- doxytag: member="stm32f4xx.h::FLASH_OPTCR_RDP_2" ref="ga02ba844244e374fe8105a7cad59ad523" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_OPTCR_RDP_2</b>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga844d4d62b7de476c90dd5f971f5e9041"></a><!-- doxytag: member="stm32f4xx.h::FLASH_OPTCR_RDP_3" ref="ga844d4d62b7de476c90dd5f971f5e9041" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_OPTCR_RDP_3</b>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga73bffe5ebb8d12020ebf3f2875f4a709"></a><!-- doxytag: member="stm32f4xx.h::FLASH_OPTCR_RDP_4" ref="ga73bffe5ebb8d12020ebf3f2875f4a709" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_OPTCR_RDP_4</b>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga67fef54b7b6c44afcc50e4f20ba461fd"></a><!-- doxytag: member="stm32f4xx.h::FLASH_OPTCR_RDP_5" ref="ga67fef54b7b6c44afcc50e4f20ba461fd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_OPTCR_RDP_5</b>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga18946cdea0f463f1e5386f42986f7e67"></a><!-- doxytag: member="stm32f4xx.h::FLASH_OPTCR_RDP_6" ref="ga18946cdea0f463f1e5386f42986f7e67" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_OPTCR_RDP_6</b>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad00a8584a84d18d76e147e4873740b4d"></a><!-- doxytag: member="stm32f4xx.h::FLASH_OPTCR_RDP_7" ref="gad00a8584a84d18d76e147e4873740b4d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_OPTCR_RDP_7</b>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga823e5c42b89e152a8394c3fa6c8811ca"></a><!-- doxytag: member="stm32f4xx.h::FLASH_OPTCR_nWRP_0" ref="ga823e5c42b89e152a8394c3fa6c8811ca" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_OPTCR_nWRP_0</b>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4d0ef7c876b297706a26dda017441f9c"></a><!-- doxytag: member="stm32f4xx.h::FLASH_OPTCR_nWRP_1" ref="ga4d0ef7c876b297706a26dda017441f9c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_OPTCR_nWRP_1</b>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga96c5b96918f1871febfb31a026028522"></a><!-- doxytag: member="stm32f4xx.h::FLASH_OPTCR_nWRP_2" ref="ga96c5b96918f1871febfb31a026028522" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_OPTCR_nWRP_2</b>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabb0fa51cc0e95dcc79b74f451898f634"></a><!-- doxytag: member="stm32f4xx.h::FLASH_OPTCR_nWRP_3" ref="gabb0fa51cc0e95dcc79b74f451898f634" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_OPTCR_nWRP_3</b>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad936542dd4c587babd790e92783d90fb"></a><!-- doxytag: member="stm32f4xx.h::FLASH_OPTCR_nWRP_4" ref="gad936542dd4c587babd790e92783d90fb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_OPTCR_nWRP_4</b>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae20268ac71dad90ee983642bb328e8ca"></a><!-- doxytag: member="stm32f4xx.h::FLASH_OPTCR_nWRP_5" ref="gae20268ac71dad90ee983642bb328e8ca" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_OPTCR_nWRP_5</b>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga947616eac2be3f26ae1a3d748e70cac8"></a><!-- doxytag: member="stm32f4xx.h::FLASH_OPTCR_nWRP_6" ref="ga947616eac2be3f26ae1a3d748e70cac8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_OPTCR_nWRP_6</b>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa4d248e42a97e1c852cbea42b25598e1"></a><!-- doxytag: member="stm32f4xx.h::FLASH_OPTCR_nWRP_7" ref="gaa4d248e42a97e1c852cbea42b25598e1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_OPTCR_nWRP_7</b>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadb38a3c5a67d67160a33d1762ed0f51f"></a><!-- doxytag: member="stm32f4xx.h::FLASH_OPTCR_nWRP_8" ref="gadb38a3c5a67d67160a33d1762ed0f51f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_OPTCR_nWRP_8</b>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5e186dbacd1587760b167b9ae4166c5c"></a><!-- doxytag: member="stm32f4xx.h::FLASH_OPTCR_nWRP_9" ref="ga5e186dbacd1587760b167b9ae4166c5c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_OPTCR_nWRP_9</b>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga38f22bae03f31d60f0c6aded7cd29ead"></a><!-- doxytag: member="stm32f4xx.h::FLASH_OPTCR_nWRP_10" ref="ga38f22bae03f31d60f0c6aded7cd29ead" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_OPTCR_nWRP_10</b>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac11ce7f6df6922142fc54fb8d376e239"></a><!-- doxytag: member="stm32f4xx.h::FLASH_OPTCR_nWRP_11" ref="gac11ce7f6df6922142fc54fb8d376e239" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_OPTCR_nWRP_11</b>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad154cab86ce34cebfe1f76e5c2f78e61">FSMC_BCR1_MBKEN</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28dd9f93d8687cdc08745df9fcc38e89">FSMC_BCR1_MUXEN</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9bab7a47703902d187502ac765ebb05d">FSMC_BCR1_MTYP</a>&#160;&#160;&#160;((uint32_t)0x0000000C)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29b921567bd5a422c51f9a0f426ac3f6">FSMC_BCR1_MTYP_0</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3fe2fd14b3c0d88aecfb9cf5b44995a0">FSMC_BCR1_MTYP_1</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa12297787a0580fedbd5244f0caa0a76">FSMC_BCR1_MWID</a>&#160;&#160;&#160;((uint32_t)0x00000030)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a6fe3b4b28a31c4bbf26a838695fd0c">FSMC_BCR1_MWID_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65592a6a20efa6aed5b59fe1eba508d8">FSMC_BCR1_MWID_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14aaca2a8bccab73c7726cf73ee9be16">FSMC_BCR1_FACCEN</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga94857a0177ae12f1172da65d8708ae97">FSMC_BCR1_BURSTEN</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57dbc565fbc7d8ec20fda7ef0da30df4">FSMC_BCR1_WAITPOL</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad215e95feee8339393bd93a2bcea11f1">FSMC_BCR1_WRAPMOD</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga141a337e3f1479e79d62b567ba685bcf">FSMC_BCR1_WAITCFG</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7349a91da7ba38277a068f4e8eea314">FSMC_BCR1_WREN</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe4611a02a4fa635b66d5b5e52328fc5">FSMC_BCR1_WAITEN</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7936ff74a1cfba880a9b5bc943dc8661">FSMC_BCR1_EXTMOD</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5673d96c0fb27c7faed335e05ad41c1">FSMC_BCR1_ASYNCWAIT</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga015672f5aa2132a55e316f5b7a577174">FSMC_BCR1_CBURSTRW</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9c99df3c6cebc68f6695ad7bc13f717">FSMC_BCR2_MBKEN</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f65c4348ab55c12695730bde8be8986">FSMC_BCR2_MUXEN</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabdf82247710aaeff72fb37113bff3daf">FSMC_BCR2_MTYP</a>&#160;&#160;&#160;((uint32_t)0x0000000C)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac595e1e3045aad0b379367f47bf10a84">FSMC_BCR2_MTYP_0</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b9e5b00171ea739ba67a627a2484f47">FSMC_BCR2_MTYP_1</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4099746e30f71a98ea71d1048a5d028a">FSMC_BCR2_MWID</a>&#160;&#160;&#160;((uint32_t)0x00000030)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8501d3ce728f6a074061294a9e5a54cf">FSMC_BCR2_MWID_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74276c5828d545cf4b2db2d568c60627">FSMC_BCR2_MWID_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a4e1ad30533ab54b45987cab30d51a0">FSMC_BCR2_FACCEN</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d8202b9b40d3912a6294fe2a0e28ebf">FSMC_BCR2_BURSTEN</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0f59e7aa2664f9c767ce22bec369698">FSMC_BCR2_WAITPOL</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e93e4e902a636d4d75a1fd7e884afea">FSMC_BCR2_WRAPMOD</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5141640b4dcb78a524740b681819f9f1">FSMC_BCR2_WAITCFG</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad446f2fcb7909b80a8c1731141be5186">FSMC_BCR2_WREN</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad015d2aa1c58b48681f35a4f92eaf7f7">FSMC_BCR2_WAITEN</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76d3e5d899ba2399d3318da577d58ac6">FSMC_BCR2_EXTMOD</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad45d1b552ba61ccbb1dc4ebfc556285a">FSMC_BCR2_ASYNCWAIT</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae64b1874f1ab83a1d0224cb66e504dff">FSMC_BCR2_CBURSTRW</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d7810ad338086a1ec9b15f339ed6f4d">FSMC_BCR3_MBKEN</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadaae648c8591e7650cba828910638d3d">FSMC_BCR3_MUXEN</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga319fb6069b651eb947b4d0ba3c9f6196">FSMC_BCR3_MTYP</a>&#160;&#160;&#160;((uint32_t)0x0000000C)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf33b80510e653dd32de2ae1ec1a1dfb5">FSMC_BCR3_MTYP_0</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a038553e3a30df4b6e331cad504069b">FSMC_BCR3_MTYP_1</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51097cfe8d4263a30d292e7e9dc73cd2">FSMC_BCR3_MWID</a>&#160;&#160;&#160;((uint32_t)0x00000030)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga373b764c1a4104300eb587aa4510c1f1">FSMC_BCR3_MWID_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43c7292c185269cc11d986f3ae0ceb24">FSMC_BCR3_MWID_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga380c39b95426ac9a18c70e3f56016c81">FSMC_BCR3_FACCEN</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9badf60f5caa010e041d66d40af596a">FSMC_BCR3_BURSTEN</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabbca3d0aa315f3e9bc6bacf244bdb747">FSMC_BCR3_WAITPOL</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44fc6e205695d39b63c0f5b18c3cd214">FSMC_BCR3_WRAPMOD</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab845515c37adae28d0e1452596cca7ea">FSMC_BCR3_WAITCFG</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22c9b0145aa62cafd915a4c7da1931b5">FSMC_BCR3_WREN</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9665b36b791862c464f07ad49dea315c">FSMC_BCR3_WAITEN</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ab23550b17dca7ede57f8b5ef05f2e7">FSMC_BCR3_EXTMOD</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e16fb6b68a8adb7722871ccdd2d9a44">FSMC_BCR3_ASYNCWAIT</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70c6da37696af84767f82efd0df3a7da">FSMC_BCR3_CBURSTRW</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a1ea2c2967cda7ef1597c4fb1a9dd9a">FSMC_BCR4_MBKEN</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga92d644d34b59762d0b48f7784d3aed4b">FSMC_BCR4_MUXEN</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f9bf2c236b772e76174aff4388a1b6f">FSMC_BCR4_MTYP</a>&#160;&#160;&#160;((uint32_t)0x0000000C)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66d358ec27a34fe13131d852b950643e">FSMC_BCR4_MTYP_0</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac5abffefdc124215182346aba701183">FSMC_BCR4_MTYP_1</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c4ce32ca454c42344cfe73f71abd274">FSMC_BCR4_MWID</a>&#160;&#160;&#160;((uint32_t)0x00000030)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c8f397cfb1f07421abeaf3060f7a329">FSMC_BCR4_MWID_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5cd3a31190eb0cea8a72b55d8369970">FSMC_BCR4_MWID_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf769d7958a8c610ccca912600e61f30">FSMC_BCR4_FACCEN</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c6ffdcee5dc3de1402bd8b644d6ecf4">FSMC_BCR4_BURSTEN</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga485976f8857949064d060374031cad3d">FSMC_BCR4_WAITPOL</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa35333cfffc35c7948ee0aa0e5672c3c">FSMC_BCR4_WRAPMOD</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11c35ab0ee9ee23a5352218b4b84a258">FSMC_BCR4_WAITCFG</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf2eef4eb8e6bb99cace5145b6ad09ee">FSMC_BCR4_WREN</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga458727d27c2bc7cede05f6537bfc1bd8">FSMC_BCR4_WAITEN</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6794966a05855913923294f5c2ab69ed">FSMC_BCR4_EXTMOD</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga158eeaca2258bc25beae918d01e01dd8">FSMC_BCR4_ASYNCWAIT</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19293300b8230e38afa1c16c526b3f29">FSMC_BCR4_CBURSTRW</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab457e5d3a33d80db3ad070b1cf57669a">FSMC_BTR1_ADDSET</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae29ca17c63df62cc12c06e6cfa3429e3">FSMC_BTR1_ADDSET_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaefb98ce348ba665f122e44ddc0390b45">FSMC_BTR1_ADDSET_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5e5c5b00c91aca1cc266622d3f30bf0">FSMC_BTR1_ADDSET_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f0105afe671cd62730cf879072c80f3">FSMC_BTR1_ADDSET_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc4a3860c48a62ff0290622e1937072d">FSMC_BTR1_ADDHLD</a>&#160;&#160;&#160;((uint32_t)0x000000F0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga222a16d5a1a8deebaf39a96d94d3c3f0">FSMC_BTR1_ADDHLD_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ad1f9164644c4ff4c6ae5a655478abc">FSMC_BTR1_ADDHLD_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f9d68df0fd84b77342a565e9faad929">FSMC_BTR1_ADDHLD_2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e88e45163e76f529b5a94937526f45c">FSMC_BTR1_ADDHLD_3</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae39175370a991b500962fd084230e389">FSMC_BTR1_DATAST</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4488a428f33d96263a00a30af42b849b">FSMC_BTR1_DATAST_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad53bd6a1decfafdb420a37453b3b5545">FSMC_BTR1_DATAST_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacce8f6cf5a9ba24943b3e762bde00aee">FSMC_BTR1_DATAST_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99638cc2cbe0dead029c201e5f30c3a8">FSMC_BTR1_DATAST_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ec9346bbaf845f1dffe33c4a625c0ac">FSMC_BTR1_BUSTURN</a>&#160;&#160;&#160;((uint32_t)0x000F0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c1578a85c4f2cef9e034c7b5da6d454">FSMC_BTR1_BUSTURN_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf873cbfe4827496215eb08bb33ae4784">FSMC_BTR1_BUSTURN_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad768d3ff0a5159e552663c9489b977f6">FSMC_BTR1_BUSTURN_2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3ecfd25fb64efb3745ee96b2877a017">FSMC_BTR1_BUSTURN_3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7c4dbd43df84559e30a9c332b265ad5">FSMC_BTR1_CLKDIV</a>&#160;&#160;&#160;((uint32_t)0x00F00000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe9c9e09de00afad666ace28c608032f">FSMC_BTR1_CLKDIV_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafffebd7a0cf6e6d80b65804c2c50ce62">FSMC_BTR1_CLKDIV_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43afa754305cc1a7ff3075cdd4309990">FSMC_BTR1_CLKDIV_2</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68a146aec5d723a84945ae6da6c0692f">FSMC_BTR1_CLKDIV_3</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ef6dcccdb11a1b094966be0c019124b">FSMC_BTR1_DATLAT</a>&#160;&#160;&#160;((uint32_t)0x0F000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2d832593697ba108d99a97e4fdfd159">FSMC_BTR1_DATLAT_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a7e4efc546c1c9d16c750a4542e1c55">FSMC_BTR1_DATLAT_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22e7d41e0f94ab896c6eea199eb0aef1">FSMC_BTR1_DATLAT_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b42f22fc488e0ed0d06832118773123">FSMC_BTR1_DATLAT_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga027548b6b5971a2c56558932c956fa4c">FSMC_BTR1_ACCMOD</a>&#160;&#160;&#160;((uint32_t)0x30000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf77aa4936dc4f35d1b426d147c643c80">FSMC_BTR1_ACCMOD_0</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b336cf3ae23cfda19895927b63af558">FSMC_BTR1_ACCMOD_1</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23697810b99730ddf52834a5066c1ba5">FSMC_BTR2_ADDSET</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga827398dc098f2d08bb77a04b2e7d6ba3">FSMC_BTR2_ADDSET_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b40f47f2db0db78de6fe2df58b5d591">FSMC_BTR2_ADDSET_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga558185a28aeedbb098890348a041a74d">FSMC_BTR2_ADDSET_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbd4d42459a990825b61962d9118cd7b">FSMC_BTR2_ADDSET_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac37c974d0260ba1dbd1acaf6fceb425c">FSMC_BTR2_ADDHLD</a>&#160;&#160;&#160;((uint32_t)0x000000F0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabbf56fc3a549d1e68d56e1587123bd27">FSMC_BTR2_ADDHLD_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b7d19f02444ce8b3286d44258c6caef">FSMC_BTR2_ADDHLD_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e9433e15e301d5d3f0dd6b73c9db2f7">FSMC_BTR2_ADDHLD_2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc538e46145ed4947194f3ad63e211b7">FSMC_BTR2_ADDHLD_3</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe1d3fe096ea53ea073b78bd6ddbff58">FSMC_BTR2_DATAST</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa066dab45a22ebd3a7102b92dcd251bd">FSMC_BTR2_DATAST_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68c15ca5fdd13efb5499f0e86bd5bc88">FSMC_BTR2_DATAST_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36cfe553d431ca6976f0d36c73045836">FSMC_BTR2_DATAST_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga874499b29d2b72a75265f16a2d8ed834">FSMC_BTR2_DATAST_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ae7c94522af51d2f96a0fa715dfa9b0">FSMC_BTR2_BUSTURN</a>&#160;&#160;&#160;((uint32_t)0x000F0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2617a99e5eab8b31ff168557f93852a3">FSMC_BTR2_BUSTURN_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83871fa5cde9d72ec840d29d43aa2e57">FSMC_BTR2_BUSTURN_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacada2902f8612df1e5ac6e224bcf8d3c">FSMC_BTR2_BUSTURN_2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66ad543195f36fdb3efdf7550381f982">FSMC_BTR2_BUSTURN_3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37fdb25c494cf314cb680f84c5e0a503">FSMC_BTR2_CLKDIV</a>&#160;&#160;&#160;((uint32_t)0x00F00000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ac8729c8ac330f6ade93a6a15a4ba70">FSMC_BTR2_CLKDIV_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31920e8bf2d83ad3c2849f8e942bb6e4">FSMC_BTR2_CLKDIV_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5ba3172687049c687e3a38ec08d6c5a">FSMC_BTR2_CLKDIV_2</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga453c2a90dc3340596c9d34672cede6a0">FSMC_BTR2_CLKDIV_3</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3247db1653b31df0c34ab7898400bb5">FSMC_BTR2_DATLAT</a>&#160;&#160;&#160;((uint32_t)0x0F000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0510047c932d2833f6cbe0a4a5d7b9b5">FSMC_BTR2_DATLAT_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e1852b706b3c719c0eab8ef863b39e0">FSMC_BTR2_DATLAT_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ace24f50d1c51c978af55d47c13c0e9">FSMC_BTR2_DATLAT_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99389b63c4dee3c54aa1de36a4119add">FSMC_BTR2_DATLAT_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07b93600977cde6e31a9464f87606043">FSMC_BTR2_ACCMOD</a>&#160;&#160;&#160;((uint32_t)0x30000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9383d89d5e557a166f6b8290892b89b3">FSMC_BTR2_ACCMOD_0</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad200e1dc2d1835e3dc0fa8f0483eb2c0">FSMC_BTR2_ACCMOD_1</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3e55daf436a25fadae7384611aa0f89">FSMC_BTR3_ADDSET</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab6a21211dd7a3445e944af0fe1a4b600">FSMC_BTR3_ADDSET_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51c23d36fa8e7e38048d94830bf0f74f">FSMC_BTR3_ADDSET_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93be4171cb7d0b66d8d4d12e61b07b88">FSMC_BTR3_ADDSET_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab01cf0b1c88857669d10fee8d7ba4d85">FSMC_BTR3_ADDSET_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7833ee760b2400e6fb483b1d83cbdff3">FSMC_BTR3_ADDHLD</a>&#160;&#160;&#160;((uint32_t)0x000000F0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad417ccae1c4018d0ff5c76c942aeb2ca">FSMC_BTR3_ADDHLD_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60d0ae6af13ef088367cef06c7f207d3">FSMC_BTR3_ADDHLD_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac029aaed48e2a3e2eedf767fe0ce0b92">FSMC_BTR3_ADDHLD_2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b6aab5907bc42e140ca5a4d60fcd64c">FSMC_BTR3_ADDHLD_3</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e9ac671a510ee06e86c41d7876ffe10">FSMC_BTR3_DATAST</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65fe87d29c1a4ee0b08014ed8e0423e1">FSMC_BTR3_DATAST_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad33e3df5c80255cb5e11ba427e9c224f">FSMC_BTR3_DATAST_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a31f070e41c6785ebc606d4f25d103a">FSMC_BTR3_DATAST_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad220fbd264261a37eac09d4f6c0b79a2">FSMC_BTR3_DATAST_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8a3ad9f940c6942682d8d97b1eb0ca4">FSMC_BTR3_BUSTURN</a>&#160;&#160;&#160;((uint32_t)0x000F0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga739f2db66e52626aa9a5ee02c11d7a34">FSMC_BTR3_BUSTURN_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e4c4102ea6e6cf2082e78168edfc18e">FSMC_BTR3_BUSTURN_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5eab2601ae3cd040bf44feb3e70c459">FSMC_BTR3_BUSTURN_2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf61e23804e0fa3ca45f851ca98de371">FSMC_BTR3_BUSTURN_3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47a8d8e279c50995143ecf4124580703">FSMC_BTR3_CLKDIV</a>&#160;&#160;&#160;((uint32_t)0x00F00000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd9c93b0ee64856981394a63d6a3a964">FSMC_BTR3_CLKDIV_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga98fa7611b4ae197ab25cdf1cae9f8ee1">FSMC_BTR3_CLKDIV_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf806c044b2a3d1417acc79907dcaef4b">FSMC_BTR3_CLKDIV_2</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9bf0683d046f9bcfb0d55a065ae69ab">FSMC_BTR3_CLKDIV_3</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa88a80458ddd56b0dfa7cf3599b986dd">FSMC_BTR3_DATLAT</a>&#160;&#160;&#160;((uint32_t)0x0F000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga655083fdb0e563b9a4d6ea589194ba02">FSMC_BTR3_DATLAT_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga486280713c8f07d7033bce4e74825130">FSMC_BTR3_DATLAT_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8314e30c84dccd983de04fdeeb57c360">FSMC_BTR3_DATLAT_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7e7da5269a2dac164c9d1d01da2bc28">FSMC_BTR3_DATLAT_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56c8f213e437ceed2140f2c16a0416cd">FSMC_BTR3_ACCMOD</a>&#160;&#160;&#160;((uint32_t)0x30000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d50e71940995d42c5f9fadcb7cd61f2">FSMC_BTR3_ACCMOD_0</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8bbfd5e08b73d1c5de53ee0ff0ddb9a">FSMC_BTR3_ACCMOD_1</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab44cc2146b4cf6bc8f43292512fd8cf8">FSMC_BTR4_ADDSET</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0ee1ab3716b0ab1a4e7b51234af7c63">FSMC_BTR4_ADDSET_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd427c001c5b17a3e083c81f6b228a50">FSMC_BTR4_ADDSET_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae722fdaa69bfb7622aa80c82e3772949">FSMC_BTR4_ADDSET_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f8ab4a1c7fe6e7dc2b093add88c274e">FSMC_BTR4_ADDSET_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e52ae9a5d59507bdf9f4f9da19444ed">FSMC_BTR4_ADDHLD</a>&#160;&#160;&#160;((uint32_t)0x000000F0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf6200f13c3eed1e9646750897a987a2">FSMC_BTR4_ADDHLD_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0803bc2ad60138e0eef53a53ca5bf537">FSMC_BTR4_ADDHLD_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga893711250b9d3ea2e5e48ca53d1e0147">FSMC_BTR4_ADDHLD_2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75c73d4bb0ddcac383ca610a604d95b3">FSMC_BTR4_ADDHLD_3</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c28625ee031527a29f7cb7db1bb97cf">FSMC_BTR4_DATAST</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabdb0212604c6c58c9524adc7931e2897">FSMC_BTR4_DATAST_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2353d753ca5532703b4f822b7d2a7382">FSMC_BTR4_DATAST_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d82a6f3fcf69d6b96968118db7b8216">FSMC_BTR4_DATAST_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e0860f92bb204c4b5902d3e34b8b30a">FSMC_BTR4_DATAST_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga207a9eedfc1b244c393be3c34ea60a15">FSMC_BTR4_BUSTURN</a>&#160;&#160;&#160;((uint32_t)0x000F0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4dec1fa50fca6639be7179d445aacfe4">FSMC_BTR4_BUSTURN_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1db211382068251dc5cfe44a175e639">FSMC_BTR4_BUSTURN_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5391a8c2a1e8cd6abb81fa5b2836464">FSMC_BTR4_BUSTURN_2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbfd74790a1e25339151de440e3a93e5">FSMC_BTR4_BUSTURN_3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ac39964e3792653e454538407b11504">FSMC_BTR4_CLKDIV</a>&#160;&#160;&#160;((uint32_t)0x00F00000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaacee394c98ac568fe1d6df61c887ed53">FSMC_BTR4_CLKDIV_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c7cd1d1a4954d494bd107400925f86f">FSMC_BTR4_CLKDIV_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93b0ab3235ffacca24e6b285460c5dd3">FSMC_BTR4_CLKDIV_2</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga931463443390c5a706303e87a538d1ce">FSMC_BTR4_CLKDIV_3</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa53cb7c299e794915d3aba803374adca">FSMC_BTR4_DATLAT</a>&#160;&#160;&#160;((uint32_t)0x0F000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2315f17d1cd7dd9da1b0ee2f7e4ea29">FSMC_BTR4_DATLAT_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga808a7d758e6ca75c573d08ee92228745">FSMC_BTR4_DATLAT_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac376a62779292d64bfac24d572b743e9">FSMC_BTR4_DATLAT_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadfc558894dcb263451dbac13f48fffe1">FSMC_BTR4_DATLAT_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabbf731d99007936586f9e15f17c3c771">FSMC_BTR4_ACCMOD</a>&#160;&#160;&#160;((uint32_t)0x30000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e69759ab89b16573bafd2f6ded95bfb">FSMC_BTR4_ACCMOD_0</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e486b11f6af0f566f8843a5c95c6a6c">FSMC_BTR4_ACCMOD_1</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4aa5ee153cb4bf79f0d4ae2c47f365c4">FSMC_BWTR1_ADDSET</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaacb80aeedb6d0d9cb09e7b4d3ff8b541">FSMC_BWTR1_ADDSET_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20dbbdff1e2f1d57727dabbc4b03c840">FSMC_BWTR1_ADDSET_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga411f0d164c26dda8132ff22856757470">FSMC_BWTR1_ADDSET_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e2bc67999e8d2b63771fa223ffa8e4d">FSMC_BWTR1_ADDSET_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa3d8ff62f87ab6aeb5170dd67de15cf">FSMC_BWTR1_ADDHLD</a>&#160;&#160;&#160;((uint32_t)0x000000F0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e24880c23375636d7504d42077a400a">FSMC_BWTR1_ADDHLD_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb90dec93198b1d3077feb5fe508f004">FSMC_BWTR1_ADDHLD_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26ef7d6cd5ec547a349462e4f31963b6">FSMC_BWTR1_ADDHLD_2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4a961ecd844e14a90d1b2f6c5d59196">FSMC_BWTR1_ADDHLD_3</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee2641a6f415d03df324667662bd3dcf">FSMC_BWTR1_DATAST</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga162800452847dd98d27a4078370518b2">FSMC_BWTR1_DATAST_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16476bfbbcb9726c1fbc593d3568a514">FSMC_BWTR1_DATAST_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga623de376d9f5189d73068d0865a5049e">FSMC_BWTR1_DATAST_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade0627f53e3df25fdaa973db6159bd70">FSMC_BWTR1_DATAST_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacab3c524b3e47327b24fa560feb93487">FSMC_BWTR1_CLKDIV</a>&#160;&#160;&#160;((uint32_t)0x00F00000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa16b4376e693343cf65ab05808398b7f">FSMC_BWTR1_CLKDIV_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga632860254f0019e87c2e73c872d8d0c3">FSMC_BWTR1_CLKDIV_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9debedb9d28dc78574eafc829cde91fe">FSMC_BWTR1_CLKDIV_2</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67c483e37ed994b71337a0e0777c1290">FSMC_BWTR1_CLKDIV_3</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f05e337758cdb98cfc833e43bd6d674">FSMC_BWTR1_DATLAT</a>&#160;&#160;&#160;((uint32_t)0x0F000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd6a7a7678ef3afbbed587cf318d1540">FSMC_BWTR1_DATLAT_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga515ba99da829728fa7128161786c933d">FSMC_BWTR1_DATLAT_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13d22659082e66df3f0497057cf7dda5">FSMC_BWTR1_DATLAT_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3af303f1131ff3de0894ec908de252c4">FSMC_BWTR1_DATLAT_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa676b8e4f48602c27ea8edab61ce5db0">FSMC_BWTR1_ACCMOD</a>&#160;&#160;&#160;((uint32_t)0x30000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae87cae14e6bb4403b420fc9e4084d6e2">FSMC_BWTR1_ACCMOD_0</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac0cddde5db2e0bb09f1c8938afd6ac98">FSMC_BWTR1_ACCMOD_1</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b6553bd9ad305aa42341e08b1736260">FSMC_BWTR2_ADDSET</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga593fe1987e8c6052cdb992e629f1d059">FSMC_BWTR2_ADDSET_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6dc23a2314a44b6ad9f293716f0c8a11">FSMC_BWTR2_ADDSET_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e9c799b36f45cad86a3f98d262baa6d">FSMC_BWTR2_ADDSET_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95abc246eb528275d894346c0665e930">FSMC_BWTR2_ADDSET_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae879db1879650f99b1c75635884bda17">FSMC_BWTR2_ADDHLD</a>&#160;&#160;&#160;((uint32_t)0x000000F0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5826c5d5c544cd59210c071358fb8e9">FSMC_BWTR2_ADDHLD_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga258acf47f7706a1cd0b0a914e63cbe17">FSMC_BWTR2_ADDHLD_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39f1a9ccc80d1218935936539a000b84">FSMC_BWTR2_ADDHLD_2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81de376a21fc25a7e1c31db341dfcd3f">FSMC_BWTR2_ADDHLD_3</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab280652524006fbb3820597112136f14">FSMC_BWTR2_DATAST</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78a0f0466162848135313296ebf44890">FSMC_BWTR2_DATAST_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51e43e17e99141c9009c779cc359323a">FSMC_BWTR2_DATAST_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f8791c2a33f740f905d45e3754e3353">FSMC_BWTR2_DATAST_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a2a5797dd14b5b89581c5fb08872fae">FSMC_BWTR2_DATAST_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf62bb3c772353b551de22915814115b6">FSMC_BWTR2_CLKDIV</a>&#160;&#160;&#160;((uint32_t)0x00F00000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d5aaffe4b4c549b247c31dead5585c6">FSMC_BWTR2_CLKDIV_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6caca8a04c9768a84bcd958656ea8209">FSMC_BWTR2_CLKDIV_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae608705cf36abaf22e96e9c4c63d4363">FSMC_BWTR2_CLKDIV_2</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3cb607738f2c3aa4dae4990d0754f73">FSMC_BWTR2_CLKDIV_3</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f04b7ebcecadd4b515cac94159ea8d3">FSMC_BWTR2_DATLAT</a>&#160;&#160;&#160;((uint32_t)0x0F000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac5b453a7316f378f6bf222d5de5b515">FSMC_BWTR2_DATLAT_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f5e6363ecbd1c23b1f49a9cfb3301d2">FSMC_BWTR2_DATLAT_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf028fc0c3148bf9075c09ad311afee65">FSMC_BWTR2_DATLAT_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9984c8161469dd0922de2d8c4cd9dbe5">FSMC_BWTR2_DATLAT_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga320be3e2e266dc25bd02e10787b2ba0d">FSMC_BWTR2_ACCMOD</a>&#160;&#160;&#160;((uint32_t)0x30000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaabe5419d99a7ad4d4eb761c82077d958">FSMC_BWTR2_ACCMOD_0</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab6cdd284ad94abfef0f24fcb813b4558">FSMC_BWTR2_ACCMOD_1</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga455ba53d0f18173b0694d71757a084ff">FSMC_BWTR3_ADDSET</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9dddd5ba924b56867c9cb39484ef498d">FSMC_BWTR3_ADDSET_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd242d768da1f9ab4304e91e5dabb5a9">FSMC_BWTR3_ADDSET_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef99967dc66814cf5d732365c40daebb">FSMC_BWTR3_ADDSET_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga471ebb2d47fb951340df6ba22b40a788">FSMC_BWTR3_ADDSET_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3d031a0d71677932a68639ba88bd13e">FSMC_BWTR3_ADDHLD</a>&#160;&#160;&#160;((uint32_t)0x000000F0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b3948c407a5a4be6a21cccad0a8d12d">FSMC_BWTR3_ADDHLD_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea21d05228f7771c6306726af5da5a4a">FSMC_BWTR3_ADDHLD_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa574b3a1efe581d195789dcc8bba01f8">FSMC_BWTR3_ADDHLD_2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae8216cf865785468af58dbce0002a7c">FSMC_BWTR3_ADDHLD_3</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae93d9fee8a67491918526019b439a00f">FSMC_BWTR3_DATAST</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1ec40c6360faeb133cb224a6789bb51">FSMC_BWTR3_DATAST_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacaf23316e44d731620f0cbde29ae9a93">FSMC_BWTR3_DATAST_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31686e755ef0f98078d96c08891cf8f4">FSMC_BWTR3_DATAST_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a291f74abf021a7fe66ce8afd714c39">FSMC_BWTR3_DATAST_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a270daf60bba0a4a9de6607635b0264">FSMC_BWTR3_CLKDIV</a>&#160;&#160;&#160;((uint32_t)0x00F00000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab0e2f5c1eb92f5dba7c2d76b6267805a">FSMC_BWTR3_CLKDIV_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad909c7569c4740c823bf4b31f93d4edb">FSMC_BWTR3_CLKDIV_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab17fdae6a3e63acc21280497e0761d15">FSMC_BWTR3_CLKDIV_2</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56fbdeda5582325eb5eea0061209adc9">FSMC_BWTR3_CLKDIV_3</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05b769f726e31038cfa6bf4897453088">FSMC_BWTR3_DATLAT</a>&#160;&#160;&#160;((uint32_t)0x0F000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga900f347cf4b9debe88252ff1d453098e">FSMC_BWTR3_DATLAT_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb44640d0ccf25b8c8ec4b24b3600d26">FSMC_BWTR3_DATLAT_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a6405794f28617802ba7bd3586a5f50">FSMC_BWTR3_DATLAT_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga974cf9ed84e54c78ee995b02cc605706">FSMC_BWTR3_DATLAT_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa32a792c0c93d854a90bfbc36fa1329b">FSMC_BWTR3_ACCMOD</a>&#160;&#160;&#160;((uint32_t)0x30000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64d4e414ea73b47e07364e1a121af6a4">FSMC_BWTR3_ACCMOD_0</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada733b2bda718299345fd0191b25b49f">FSMC_BWTR3_ACCMOD_1</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa8c3c14faf87768beced4e297edc7bfd">FSMC_BWTR4_ADDSET</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65ba73495f6192e409cc00f3e26e27e0">FSMC_BWTR4_ADDSET_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3cc9fa3c1ceae0724f5005bb1e101775">FSMC_BWTR4_ADDSET_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2007941f4869504bfef23edbcc18bfa">FSMC_BWTR4_ADDSET_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabcde23639f64241d95b02f5b950ef3cc">FSMC_BWTR4_ADDSET_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaafe1198e70d843c883260d354b7ce7b5">FSMC_BWTR4_ADDHLD</a>&#160;&#160;&#160;((uint32_t)0x000000F0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac62786f538820baa3f0f8edb17ef1b74">FSMC_BWTR4_ADDHLD_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa69aa2d9cafe8f952721c88083c8a94e">FSMC_BWTR4_ADDHLD_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c6d991498c385991b461832fb093399">FSMC_BWTR4_ADDHLD_2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac744bdeb5b9ae048b1fa1a07ce9ce9d1">FSMC_BWTR4_ADDHLD_3</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6656c89aac87fc226c0e80f8f753abeb">FSMC_BWTR4_DATAST</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5636aaec144530e1c46e819b62c95f09">FSMC_BWTR4_DATAST_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19eb9fccff444a00caf75b9d20a143ed">FSMC_BWTR4_DATAST_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa40f9fa60ddb69fdcdcdface743f2c26">FSMC_BWTR4_DATAST_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa173c5ff9a7d316cd67897f8e36dbf5">FSMC_BWTR4_DATAST_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace3c57c780586c96ef5756d642c3bd01">FSMC_BWTR4_CLKDIV</a>&#160;&#160;&#160;((uint32_t)0x00F00000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8eae837a65cdce995c6fc43afd196e76">FSMC_BWTR4_CLKDIV_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga265d50716e1b6ae2395f0da696b4d12a">FSMC_BWTR4_CLKDIV_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga095f121a1739bcc61e40f2fbb5e8b6a0">FSMC_BWTR4_CLKDIV_2</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11d5deb7f2aed21baeb4df3015440bc2">FSMC_BWTR4_CLKDIV_3</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6f7e16866ecede5f4258c05d95f571b">FSMC_BWTR4_DATLAT</a>&#160;&#160;&#160;((uint32_t)0x0F000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9841723700d2b9611be2e7a7b0f19c33">FSMC_BWTR4_DATLAT_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad628c523ceee80e41c02dd4502baee2c">FSMC_BWTR4_DATLAT_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafee2951c0bea4329727767db1bb96a4f">FSMC_BWTR4_DATLAT_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1020e605f8a52d9fd857d3b91d23bf7a">FSMC_BWTR4_DATLAT_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d13f46a945d5daf6ec339781d3926a9">FSMC_BWTR4_ACCMOD</a>&#160;&#160;&#160;((uint32_t)0x30000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e30f51c68b4ac4f9efee2cd5a45943c">FSMC_BWTR4_ACCMOD_0</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7ba26fb09f035addbe1e4c3b0d093c9">FSMC_BWTR4_ACCMOD_1</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26f3ae80c9bbede6929c20004804476d">FSMC_PCR2_PWAITEN</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a2bfd8de14f8c726439ba8f494b38a1">FSMC_PCR2_PBKEN</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga175ab8f61bbc0bb5692fb62691db1ce3">FSMC_PCR2_PTYP</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga656155275dc1c2f690687d07717e017a">FSMC_PCR2_PWID</a>&#160;&#160;&#160;((uint32_t)0x00000030)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae36f67be67a473c318fa937246c6de17">FSMC_PCR2_PWID_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6180d3899a37f7e518b1e4b8bf935baa">FSMC_PCR2_PWID_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa528d578aec8bc0f77a2550d4e48438">FSMC_PCR2_ECCEN</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4f2c6c5ed8cd459a0822c35ea9e6800">FSMC_PCR2_TCLR</a>&#160;&#160;&#160;((uint32_t)0x00001E00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1edc7eec1b5a76a851175e5a7caa6c5c">FSMC_PCR2_TCLR_0</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8baae9949bd0f294a698721da24808f">FSMC_PCR2_TCLR_1</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01ba36d067efffcfe5ecea3af1411675">FSMC_PCR2_TCLR_2</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4999b81ed8783cca5f3b25500183ff9a">FSMC_PCR2_TCLR_3</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6513b62e23afdbadc4b25697378a0f2">FSMC_PCR2_TAR</a>&#160;&#160;&#160;((uint32_t)0x0001E000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd7e456c24f5978e8cb1078c633f0d23">FSMC_PCR2_TAR_0</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f0b2191750ab21af10f009e1a97ca13">FSMC_PCR2_TAR_1</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3de27b9eb559156b7ed87407206b7a17">FSMC_PCR2_TAR_2</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c70f852bb8809e8ea4800a7dd616266">FSMC_PCR2_TAR_3</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2adbc7b4149193452b69bc55a968cd1">FSMC_PCR2_ECCPS</a>&#160;&#160;&#160;((uint32_t)0x000E0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0e06e76b0dd7cc1f6b765b4c3ecfacb">FSMC_PCR2_ECCPS_0</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b947299d05921085b531f12db860f41">FSMC_PCR2_ECCPS_1</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga199db72eae8707aba0b22ff18bd8bcd0">FSMC_PCR2_ECCPS_2</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae3f15324eb8692ddf3f294f358b1d8c">FSMC_PCR3_PWAITEN</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac1334587ebb2f313078aab2c2f76cf7">FSMC_PCR3_PBKEN</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade562589d0572ba223d2f6df265fe5b8">FSMC_PCR3_PTYP</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6f9b4e4449f105aa9bd3630f0466b9f">FSMC_PCR3_PWID</a>&#160;&#160;&#160;((uint32_t)0x00000030)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae07191f4d5e3c3ec38b271b30cd1ee07">FSMC_PCR3_PWID_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa8819a742324c0523f3dc6b8959bcdd5">FSMC_PCR3_PWID_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga723c4c8c3b97cd1ce18c3b5c888e5b4e">FSMC_PCR3_ECCEN</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga478e4371d8baf2a0b2675b3113edb071">FSMC_PCR3_TCLR</a>&#160;&#160;&#160;((uint32_t)0x00001E00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadedb0d10b5b53656dc152b9264faffbd">FSMC_PCR3_TCLR_0</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5536285f03b1732aed999d20c0e25aa">FSMC_PCR3_TCLR_1</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7d40ba9c0f0da58948ee2cc546b634c">FSMC_PCR3_TCLR_2</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga63f96a640afa85d7521b05458f590a19">FSMC_PCR3_TCLR_3</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga199c4b0e690f0da0de46e372183da642">FSMC_PCR3_TAR</a>&#160;&#160;&#160;((uint32_t)0x0001E000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada0f17bcc683a5a6249348a63004e225">FSMC_PCR3_TAR_0</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4afb373f6f1cb1bedd653d8ea1dca78">FSMC_PCR3_TAR_1</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga597698c6059f70f61310456e83353738">FSMC_PCR3_TAR_2</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4bd7aaf7ffcad9f4477ac4f2927a0912">FSMC_PCR3_TAR_3</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8d92853ca6f97f72682c2f53f686998">FSMC_PCR3_ECCPS</a>&#160;&#160;&#160;((uint32_t)0x000E0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga506daa911151e1b9de3ed2b5030d1a5a">FSMC_PCR3_ECCPS_0</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6403c557bd93b5297fa7fbbf8dc49cc9">FSMC_PCR3_ECCPS_1</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf041e921fb9af07e9c709d79bbfaec89">FSMC_PCR3_ECCPS_2</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab07ce7c785eb296a615b2c50415de21b">FSMC_PCR4_PWAITEN</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f4a72bae5da27f8da23c13a54fe9622">FSMC_PCR4_PBKEN</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe2d6f4e9bdef35436d521ebbdca5e40">FSMC_PCR4_PTYP</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9486b2b7346570ecc5715f1d551c168a">FSMC_PCR4_PWID</a>&#160;&#160;&#160;((uint32_t)0x00000030)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0995cb320e6293ea435df275ce67359f">FSMC_PCR4_PWID_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b6be32b3844a299a2c92089e81e27e9">FSMC_PCR4_PWID_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga646509f8bebb0d662c730ed4cabe741f">FSMC_PCR4_ECCEN</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c7164974019263cacbc7dda2fc14126">FSMC_PCR4_TCLR</a>&#160;&#160;&#160;((uint32_t)0x00001E00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0dd78ad0c755190a69b37ebac75a11dd">FSMC_PCR4_TCLR_0</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0ea2e2287999d3c7d6583aab492514d">FSMC_PCR4_TCLR_1</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34dd56ee892fc187e105e4d820ce3b9a">FSMC_PCR4_TCLR_2</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0eb8dc60a469cfa96b3b3b7fad25ac92">FSMC_PCR4_TCLR_3</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c583f305906f19b15ce3dc177fa21bd">FSMC_PCR4_TAR</a>&#160;&#160;&#160;((uint32_t)0x0001E000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62fe4ede4c658b788596e8ea6f325c9f">FSMC_PCR4_TAR_0</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a9958cbf815ac97c3500a46aaf573f5">FSMC_PCR4_TAR_1</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga669e16ecd48c92f65bd66f2da63fe53f">FSMC_PCR4_TAR_2</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad298ef64d36721696517ed0d4ac12d32">FSMC_PCR4_TAR_3</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2308baba97f307b8beb6239702471038">FSMC_PCR4_ECCPS</a>&#160;&#160;&#160;((uint32_t)0x000E0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76514698225c0734c1e9be46b6dbd298">FSMC_PCR4_ECCPS_0</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c43076003bbf01f95765125e19ab94d">FSMC_PCR4_ECCPS_1</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4ba96304e6618d4eb7672cdc3bd8f01">FSMC_PCR4_ECCPS_2</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19f1b90b2da89b68aa754d0a89d60de9">FSMC_SR2_IRS</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga664d6e1440c12e76dfa34f716af85ed1">FSMC_SR2_ILS</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad6492ad6afe175283d07de38978936dc">FSMC_SR2_IFS</a>&#160;&#160;&#160;((uint8_t)0x04)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3216bd665a118239e6ef0b58ec5e8a8e">FSMC_SR2_IREN</a>&#160;&#160;&#160;((uint8_t)0x08)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e9df0edd35d0ad6a35ff3a3b045b47c">FSMC_SR2_ILEN</a>&#160;&#160;&#160;((uint8_t)0x10)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga755c088c58b27f79108675f56ea9d196">FSMC_SR2_IFEN</a>&#160;&#160;&#160;((uint8_t)0x20)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ae2e544a4a515303f49815cdbd5ebbb">FSMC_SR2_FEMPT</a>&#160;&#160;&#160;((uint8_t)0x40)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad929e4a8c1fdb49ee6f690121336afea">FSMC_SR3_IRS</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9803b4ab5b8cce213a80abc11c751d21">FSMC_SR3_ILS</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafadff6b6f9e6430ada2f56bc9921dd7d">FSMC_SR3_IFS</a>&#160;&#160;&#160;((uint8_t)0x04)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12baad15533ecbc57db95ea4939bc782">FSMC_SR3_IREN</a>&#160;&#160;&#160;((uint8_t)0x08)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86ac8f1f9f99c81a26fb54b597b57f12">FSMC_SR3_ILEN</a>&#160;&#160;&#160;((uint8_t)0x10)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7355e5368013759dbfabfec8b609ca8">FSMC_SR3_IFEN</a>&#160;&#160;&#160;((uint8_t)0x20)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga230562cf231dc79cd9354933b39ae7de">FSMC_SR3_FEMPT</a>&#160;&#160;&#160;((uint8_t)0x40)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga163f7143d51b516af0d46b142222957f">FSMC_SR4_IRS</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e19feccd1553911d08be673c4af72ad">FSMC_SR4_ILS</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1e7d71b32a0b70d772fbdc85f7053fc">FSMC_SR4_IFS</a>&#160;&#160;&#160;((uint8_t)0x04)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f5f17d22e07bb6674cbd68740b9708a">FSMC_SR4_IREN</a>&#160;&#160;&#160;((uint8_t)0x08)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9b8d7c7b68723a4ef01843d547d95bc">FSMC_SR4_ILEN</a>&#160;&#160;&#160;((uint8_t)0x10)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf97394e42be634cb441204f6bfffb504">FSMC_SR4_IFEN</a>&#160;&#160;&#160;((uint8_t)0x20)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae7081cdf26e75bccfac1b6a29c04124">FSMC_SR4_FEMPT</a>&#160;&#160;&#160;((uint8_t)0x40)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga50a34195ddb7ab7aebc2acac39b27536">FSMC_PMEM2_MEMSET2</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga529858550113070878ce680da0a6bf7d">FSMC_PMEM2_MEMSET2_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28517c1f5aeded21b3f0326247b0bbe1">FSMC_PMEM2_MEMSET2_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f59339df091ad8a00d75c32b335b711">FSMC_PMEM2_MEMSET2_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7715c089272c9709e8f94590b46be609">FSMC_PMEM2_MEMSET2_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31a0e44106c1ec87375054be15b1cb84">FSMC_PMEM2_MEMSET2_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga221edf50060c5dad91de3c0b877fdbfc">FSMC_PMEM2_MEMSET2_5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5dc6beefe3ea22a84dbc44fd30843778">FSMC_PMEM2_MEMSET2_6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae14181cbd85100c2b3b104525c42ee6c">FSMC_PMEM2_MEMSET2_7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7affee760cfe5d04a58bda9cd7fc5f72">FSMC_PMEM2_MEMWAIT2</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ee1c7f3347678dff204e6ac8c6eaf4f">FSMC_PMEM2_MEMWAIT2_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56de464fa3f895e75f0ec2ff3f9e1e1e">FSMC_PMEM2_MEMWAIT2_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga922a823292054746923fb13b8f4c1b5c">FSMC_PMEM2_MEMWAIT2_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44f9c0141f457b0ef0ff42c1645d7337">FSMC_PMEM2_MEMWAIT2_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d15645ffe422f3e35cc03efd93361cb">FSMC_PMEM2_MEMWAIT2_4</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga640d5866b22b11924b7e4c9bfc608624">FSMC_PMEM2_MEMWAIT2_5</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51d69f501306eae03db719cb52065b3c">FSMC_PMEM2_MEMWAIT2_6</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga127b0e01d15f1007cfa67247a99da26f">FSMC_PMEM2_MEMWAIT2_7</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad2c79ef9df8b619e93c15b506f4fd7d">FSMC_PMEM2_MEMHOLD2</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd16a720c69fcac1f6b798cf6f9bbb7e">FSMC_PMEM2_MEMHOLD2_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4630e2bdb842914d0f7b53d4ed610122">FSMC_PMEM2_MEMHOLD2_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf699fd414971d0c52159c21652f5e58">FSMC_PMEM2_MEMHOLD2_2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3e1f50389b82f8737a12ef6d1683c4f">FSMC_PMEM2_MEMHOLD2_3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00c7b1a8cbcbcbcc0495ebd7c877ca9e">FSMC_PMEM2_MEMHOLD2_4</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9cd7c5637824522c2bd0f2cd165ca218">FSMC_PMEM2_MEMHOLD2_5</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52ee3806d174025ab98d6c9148f17ae2">FSMC_PMEM2_MEMHOLD2_6</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1afae5788b827aebc3df92c74754b38">FSMC_PMEM2_MEMHOLD2_7</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a7783e155a688bf79e68ebf570421c4">FSMC_PMEM2_MEMHIZ2</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8bb51ecefa94c1ab3b91c7a14705b8c8">FSMC_PMEM2_MEMHIZ2_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c0d8bf861d9918763b7391d4ad287b0">FSMC_PMEM2_MEMHIZ2_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaebd6a4457fa0ac4f1b98fdc58bef9999">FSMC_PMEM2_MEMHIZ2_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaded9a6b1b516fa2595988c84c5465f9b">FSMC_PMEM2_MEMHIZ2_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9b1831fb25422c7a126a7d029223394">FSMC_PMEM2_MEMHIZ2_4</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae828a4dde56e15f78ab156feeb329af9">FSMC_PMEM2_MEMHIZ2_5</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf5464a2e8aeec6eb06c58283168ef97">FSMC_PMEM2_MEMHIZ2_6</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c5ca1880a516478e1b8f1142066c004">FSMC_PMEM2_MEMHIZ2_7</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf69ac574f9be3c11ada1e2dc4c3abe4f">FSMC_PMEM3_MEMSET3</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee68bc7ff3e4cf11c2ca826541858c6a">FSMC_PMEM3_MEMSET3_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa10132605ec4a4be1ab48ee6b36080e">FSMC_PMEM3_MEMSET3_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd867b06de7c7a49244b6a35570d2cd2">FSMC_PMEM3_MEMSET3_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga292a8826723614aa2504a376f4a2e5d5">FSMC_PMEM3_MEMSET3_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga98703fee6465ba580b052ef76f2c63f2">FSMC_PMEM3_MEMSET3_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaea28a64fc9a7e0df35826b4ec372361">FSMC_PMEM3_MEMSET3_5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea51bbe866574be10bdc1d2d16bb9810">FSMC_PMEM3_MEMSET3_6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga702eeb8c3930ea564af728cc3bb9044b">FSMC_PMEM3_MEMSET3_7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4243cb8b53a10143621872c0d0ed318b">FSMC_PMEM3_MEMWAIT3</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30d8aad77f584d1c380b6d04d4984ac5">FSMC_PMEM3_MEMWAIT3_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaacf4638838e3cf2dfa076ef795596967">FSMC_PMEM3_MEMWAIT3_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1c65a1027062f3fff04dfdd24c33e64">FSMC_PMEM3_MEMWAIT3_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae23146168ddc8e06defd6e75390dde1d">FSMC_PMEM3_MEMWAIT3_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79640d63c03f94bd4f38859c46bad820">FSMC_PMEM3_MEMWAIT3_4</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d36841fa1730bbbc825278cffd623f3">FSMC_PMEM3_MEMWAIT3_5</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2bd34f98ee23b7a58ac63cd195c00d70">FSMC_PMEM3_MEMWAIT3_6</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f485579592b7fdf2e480523ee220418">FSMC_PMEM3_MEMWAIT3_7</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8ef1e0f4db1e2792b0939f9058a149b">FSMC_PMEM3_MEMHOLD3</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1abd4698bb45c784b23b8d431eb90f1">FSMC_PMEM3_MEMHOLD3_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a93e71d784bdb1cd115805feac42d6b">FSMC_PMEM3_MEMHOLD3_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20a5443b5236e71b8dfe0620abffbd68">FSMC_PMEM3_MEMHOLD3_2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b330eabb266b26cf6aa93b12bfe7b38">FSMC_PMEM3_MEMHOLD3_3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6d1864268bb87124d127d92e8db54dc">FSMC_PMEM3_MEMHOLD3_4</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8968569a91c0b5d6c456074ddfc98aa3">FSMC_PMEM3_MEMHOLD3_5</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf40967f9e19b41e2692b7fe1177b8629">FSMC_PMEM3_MEMHOLD3_6</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0da29e1e300e47aebb0bd47bf5f0563">FSMC_PMEM3_MEMHOLD3_7</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a77d54c66589f233792d30fc83e7f12">FSMC_PMEM3_MEMHIZ3</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d8453ab8a7488ff13c681154bfd293c">FSMC_PMEM3_MEMHIZ3_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf023951ad4fd31a691cc26fc3c27ec46">FSMC_PMEM3_MEMHIZ3_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf8d790834161e0224c878cd8eab190e">FSMC_PMEM3_MEMHIZ3_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26daeb039123824e2de5fdd64cb3a1ff">FSMC_PMEM3_MEMHIZ3_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd06d96e44933ce665b2af8c2a4098e4">FSMC_PMEM3_MEMHIZ3_4</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef1254b2e2251da2b30aa297d1d0a1f8">FSMC_PMEM3_MEMHIZ3_5</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf33c72c5ab0747d587a801835cf1a897">FSMC_PMEM3_MEMHIZ3_6</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7304d0d28edd32a70be474e656fbf8e">FSMC_PMEM3_MEMHIZ3_7</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b5cb5385ce2cef772ee4493c25617aa">FSMC_PMEM4_MEMSET4</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6df1a1190522593b71da113c7ea8cfab">FSMC_PMEM4_MEMSET4_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6fa76a9c077f40e973df8fe6903c69c4">FSMC_PMEM4_MEMSET4_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03ddc1ecb61313593976bf70aec06e9f">FSMC_PMEM4_MEMSET4_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4280253a6049c7739c6b70a6d7940998">FSMC_PMEM4_MEMSET4_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga153d7b557dc40b797f93bf5593808279">FSMC_PMEM4_MEMSET4_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc8fc6eadc2e952227c121b6d6114834">FSMC_PMEM4_MEMSET4_5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaecce633b6da6db82000f1d39dc23bb3b">FSMC_PMEM4_MEMSET4_6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga04c68698ff6f47551244ae5a26893059">FSMC_PMEM4_MEMSET4_7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9673f81abf15ad70d09520db9ddfc58d">FSMC_PMEM4_MEMWAIT4</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c88b294c963e5be76da4bf3048af411">FSMC_PMEM4_MEMWAIT4_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24d45891fa0a503d81f68f62f5fd18e5">FSMC_PMEM4_MEMWAIT4_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1fa35a7722b6339a7cef85b5be2280d">FSMC_PMEM4_MEMWAIT4_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga929f7f1066e3f2d69c72126615d06cb0">FSMC_PMEM4_MEMWAIT4_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5282e3d9205f778b67ef00c27beb2918">FSMC_PMEM4_MEMWAIT4_4</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1eed44a0b89a9f14b08c4ab2578ca5cc">FSMC_PMEM4_MEMWAIT4_5</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2429913d3b7993dfda75413f0a72bf4">FSMC_PMEM4_MEMWAIT4_6</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga247eb296ad16d1c7f2ebea0ca85619f9">FSMC_PMEM4_MEMWAIT4_7</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5028f0c2a642b7faedf602f0b2c0d64c">FSMC_PMEM4_MEMHOLD4</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf07eef15a372886fda3182f49e2e912e">FSMC_PMEM4_MEMHOLD4_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa05a691ca81b6fe6df07adb1c5142597">FSMC_PMEM4_MEMHOLD4_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaafd4f50c33f4ec69e878983fb6065c73">FSMC_PMEM4_MEMHOLD4_2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3cf67d6699d41fc042aed2be6d6aef0">FSMC_PMEM4_MEMHOLD4_3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga963acb8aef1a1e3f7f369421a3f9bfd9">FSMC_PMEM4_MEMHOLD4_4</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3ca8c6eb5fde2be7d38bde8aedb5522">FSMC_PMEM4_MEMHOLD4_5</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0352f9aa02c4037d690b516d7385d27">FSMC_PMEM4_MEMHOLD4_6</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga880aa86c933687f7565b7ab79776923e">FSMC_PMEM4_MEMHOLD4_7</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b194500112e61e5dd41ded843bb08c6">FSMC_PMEM4_MEMHIZ4</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9298e847d13d24cbe87a3c477af9f02c">FSMC_PMEM4_MEMHIZ4_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga591eb0822bbb91c4ba12f80d35424c4c">FSMC_PMEM4_MEMHIZ4_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6db858408154b3694bb1fdc995f7e069">FSMC_PMEM4_MEMHIZ4_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e38ef7ec628928bea867de00af9b206">FSMC_PMEM4_MEMHIZ4_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81a86c24f41bd5363793953df972d941">FSMC_PMEM4_MEMHIZ4_4</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08a6ec2df1aa20cfcfacaed7e60417a0">FSMC_PMEM4_MEMHIZ4_5</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga443fff9e0a661cce0d3fe96886eceb0b">FSMC_PMEM4_MEMHIZ4_6</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90cf92af2475f9f7cadbb9553225260d">FSMC_PMEM4_MEMHIZ4_7</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab6cd1418de73ee3b214be589912e45f">FSMC_PATT2_ATTSET2</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab4718770edfb1b9b96df7410a58f79b">FSMC_PATT2_ATTSET2_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4cde8c8360b22a3fb63615b4274653c9">FSMC_PATT2_ATTSET2_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae80034b8760da9dd1faaf7e326b6002a">FSMC_PATT2_ATTSET2_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11924ff951b3e939d2d20807901a82bf">FSMC_PATT2_ATTSET2_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1b81efbb998d5e86685075396fd83b0">FSMC_PATT2_ATTSET2_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e89896b03049ad636484b44c7ecd670">FSMC_PATT2_ATTSET2_5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac751391f5acb1f3229ca65a3424d316d">FSMC_PATT2_ATTSET2_6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb0f3115642332e5aef5cfa1b6b719d8">FSMC_PATT2_ATTSET2_7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6fda97184969b04e909ac97d31da48e6">FSMC_PATT2_ATTWAIT2</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf43a2874230fbe9b87f9495a736b9363">FSMC_PATT2_ATTWAIT2_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad30fbb45343ced8deb9bbc062dba46b">FSMC_PATT2_ATTWAIT2_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae78c7794f66cd2063464ab2e6ef2bd07">FSMC_PATT2_ATTWAIT2_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82c2de9009c75560a342122937b25853">FSMC_PATT2_ATTWAIT2_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae80b6a2fc197435f6b50b4ba035fb5fe">FSMC_PATT2_ATTWAIT2_4</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac924773c5fcbee73186600247618d10b">FSMC_PATT2_ATTWAIT2_5</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70b22c0b9a32e473f0eb56952ba58d95">FSMC_PATT2_ATTWAIT2_6</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ade8feb15ddcef159ccf3ff55fb0c24">FSMC_PATT2_ATTWAIT2_7</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad007c3c6fbef432a5e6bb08bd6e0b1ce">FSMC_PATT2_ATTHOLD2</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b5e19eb38592e84b9c0f3f57df51892">FSMC_PATT2_ATTHOLD2_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13dface112bf1300689a4f00ba31abac">FSMC_PATT2_ATTHOLD2_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea0e1b34ac27f20c85db0f96eaeff994">FSMC_PATT2_ATTHOLD2_2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1582860673c5e72f9441095d5af7b8ad">FSMC_PATT2_ATTHOLD2_3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacdd679f3b80617291639cafcdd8f77d1">FSMC_PATT2_ATTHOLD2_4</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34e89cd935ec26279bc9876d9dd07b07">FSMC_PATT2_ATTHOLD2_5</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12c42d6d5746ef8d763d36b04f6e4644">FSMC_PATT2_ATTHOLD2_6</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93558ba1372a3709316b4734160b3874">FSMC_PATT2_ATTHOLD2_7</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2726cd505612675158551fd9eed763f">FSMC_PATT2_ATTHIZ2</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1ff9b8faa8372116ca931826d18a9c7">FSMC_PATT2_ATTHIZ2_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac4081b55783073164985488c9d4d6b8">FSMC_PATT2_ATTHIZ2_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3cc10b4217452bae11c69ed9f6f1844">FSMC_PATT2_ATTHIZ2_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93e2929a1bcde578f374bbebaa9482d1">FSMC_PATT2_ATTHIZ2_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac536419b5ef258fa3f9140387e2f134f">FSMC_PATT2_ATTHIZ2_4</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5deab3153671ff06832dd651372f9ca7">FSMC_PATT2_ATTHIZ2_5</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga047723a357976aca5bdf6575327986d2">FSMC_PATT2_ATTHIZ2_6</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga859a5af02e12a11e7548085e9e186547">FSMC_PATT2_ATTHIZ2_7</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0487c57e948411f16c3a35927e60dd5">FSMC_PATT3_ATTSET3</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e68a5b1bb5996422eac084d586359d4">FSMC_PATT3_ATTSET3_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d8bd09ad36ab8cae67f87cb930ea428">FSMC_PATT3_ATTSET3_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29b9389601899ce2731c612ad05d9a96">FSMC_PATT3_ATTSET3_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97893656a7b65ec5420382de0b264a11">FSMC_PATT3_ATTSET3_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a6993a1cc304b9300bdc365c2827d43">FSMC_PATT3_ATTSET3_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8cf65f61ce823183c3866607cab6bd09">FSMC_PATT3_ATTSET3_5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2d5a3dd16094a6279766692694aa16b">FSMC_PATT3_ATTSET3_6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7668853b7956cdb13fd73ed10faf4526">FSMC_PATT3_ATTSET3_7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8aaf4c77a663cab07ac6c365a271599">FSMC_PATT3_ATTWAIT3</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5c5500a07e7885de5c372c55f147836">FSMC_PATT3_ATTWAIT3_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaddddbd0a403b2aeefcfdb28a7da56bf0">FSMC_PATT3_ATTWAIT3_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac34cbe7e282e1074e6c4b9645e48db2f">FSMC_PATT3_ATTWAIT3_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga771f2a5acde98a9760eb8a1338f416a3">FSMC_PATT3_ATTWAIT3_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1bcc944836a379b2b878d5129ff94ddb">FSMC_PATT3_ATTWAIT3_4</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf722482193ca6a1bf90f17af567e019">FSMC_PATT3_ATTWAIT3_5</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac2cc3ce135f309f7574f0c3d1a0ffe88">FSMC_PATT3_ATTWAIT3_6</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa66342cc1db5dcad99153b5a2f22140e">FSMC_PATT3_ATTWAIT3_7</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3a2e634d0f5e3c9716c0910e1efda60">FSMC_PATT3_ATTHOLD3</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad34a9f1b84d670c4132c56fa30ca26f0">FSMC_PATT3_ATTHOLD3_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b2ed392d654694fc330c6721bed5728">FSMC_PATT3_ATTHOLD3_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga679d3ea50788981dac810ec62bc372f0">FSMC_PATT3_ATTHOLD3_2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75d74cf52f238826e87d3a3c27b52acc">FSMC_PATT3_ATTHOLD3_3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa8d656d40279e1655a6682dcc2762e92">FSMC_PATT3_ATTHOLD3_4</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafee75f2fcf37e20e983732f258f85371">FSMC_PATT3_ATTHOLD3_5</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga777b93e1e3c802ede605644d3ff3bba7">FSMC_PATT3_ATTHOLD3_6</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39acada8d54a7a14d3838d042397bd74">FSMC_PATT3_ATTHOLD3_7</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea9d34b131aa7db353eef060ca37788c">FSMC_PATT3_ATTHIZ3</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bc6736af23f6f033568e0085cd19964">FSMC_PATT3_ATTHIZ3_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41270d0ae8670f39b886b49e47e8195b">FSMC_PATT3_ATTHIZ3_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga988ec453492aafacf205895c5398caf2">FSMC_PATT3_ATTHIZ3_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48885375147c060687bbccc6a234ce39">FSMC_PATT3_ATTHIZ3_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ea193881223470d7b6a6ca3e3474a84">FSMC_PATT3_ATTHIZ3_4</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ab1f4cb68cfb8717d2b29e3a84987b1">FSMC_PATT3_ATTHIZ3_5</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44fd348b342ec248b821123f3310f475">FSMC_PATT3_ATTHIZ3_6</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ff1a3acc9bbab229000d48845ea1863">FSMC_PATT3_ATTHIZ3_7</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f4d8fb0d47b4a3fddf55c2532dd3159">FSMC_PATT4_ATTSET4</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1dac8bcf03610eb2d43b557f4d81532a">FSMC_PATT4_ATTSET4_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac2576c2a95871cbf9babd0778372571">FSMC_PATT4_ATTSET4_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88e760bbe9714ac07f381de3af0abc36">FSMC_PATT4_ATTSET4_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b472fd4848733a921998f0305b5bc02">FSMC_PATT4_ATTSET4_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7d0c69190a0d78fedc875c3dc6b9037">FSMC_PATT4_ATTSET4_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga168c6f16be9721a5ea0e31230bd1939b">FSMC_PATT4_ATTSET4_5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72fe744c036b2acc4fff8733ac48b0ae">FSMC_PATT4_ATTSET4_6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4529b17de7cb4eeeff25496620978adc">FSMC_PATT4_ATTSET4_7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01edeaedc31867997a188fa89cab2ec0">FSMC_PATT4_ATTWAIT4</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5da7db34cd23f3126f224a0b845a66a8">FSMC_PATT4_ATTWAIT4_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14644aa2ed55afe2094015d74843a994">FSMC_PATT4_ATTWAIT4_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1023d5ae8fab70e7fdfbaff4ed46657">FSMC_PATT4_ATTWAIT4_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga906c9684ffcd8f0f9222cbfd0e21885a">FSMC_PATT4_ATTWAIT4_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8d341a7448f645a2f849e591515f020">FSMC_PATT4_ATTWAIT4_4</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf278272c5fdaa8fa7c84e1c095690632">FSMC_PATT4_ATTWAIT4_5</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3126347e126717a761af0b6e44b9d72d">FSMC_PATT4_ATTWAIT4_6</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34afb78710ca450ac7065f0bc263075c">FSMC_PATT4_ATTWAIT4_7</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0bf06c395d55c775b4fbe202bac517a6">FSMC_PATT4_ATTHOLD4</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5c97b102bd1f2b61dcfb793c0d61d66">FSMC_PATT4_ATTHOLD4_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga738c8d87ebcdff68725a54ff7f39675d">FSMC_PATT4_ATTHOLD4_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d9610198e4710ca394e3aeb32aa229f">FSMC_PATT4_ATTHOLD4_2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd14059e9f658f37b3a1f18786395717">FSMC_PATT4_ATTHOLD4_3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a39fa40e2d4990097e31b47ad85283a">FSMC_PATT4_ATTHOLD4_4</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga239e412f20305d58416f10a79e253a87">FSMC_PATT4_ATTHOLD4_5</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff1aac62acdf71077ee4a9e8e9e6d2d6">FSMC_PATT4_ATTHOLD4_6</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga836fd2ad42b0c9f6d0eb651589d04123">FSMC_PATT4_ATTHOLD4_7</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga35948e4e9e5ce9d674e9e70ca2aeafe3">FSMC_PATT4_ATTHIZ4</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b746d7b655f6379af4dd4d5ba842492">FSMC_PATT4_ATTHIZ4_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac2dd87929111fc0c888dd7c311f8eba3">FSMC_PATT4_ATTHIZ4_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga353c0709e22a06998f05b908a597f525">FSMC_PATT4_ATTHIZ4_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa777a5d42ac1e36044d7b18ffdd61a21">FSMC_PATT4_ATTHIZ4_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65c1778d08bfe2a40961f6acf023b9d4">FSMC_PATT4_ATTHIZ4_4</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaadb7001986c9a4c28052b46657ad7a7e">FSMC_PATT4_ATTHIZ4_5</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa11a8d896354bd1c6645ac096db8e065">FSMC_PATT4_ATTHIZ4_6</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a054f48705ec3fef0686c576f414f29">FSMC_PATT4_ATTHIZ4_7</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf14b77f09f496a1325b5384eef54dd4a">FSMC_PIO4_IOSET4</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29c07a816f3065ae0c9287b6e3e0e967">FSMC_PIO4_IOSET4_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac31898a52e172935f354819c50d3ef8d">FSMC_PIO4_IOSET4_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf35797347825725faef495c676269927">FSMC_PIO4_IOSET4_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae45109e3dcc3c3a15efd13eddffdd8c9">FSMC_PIO4_IOSET4_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga349e3a58f832fbc9de16955521355c29">FSMC_PIO4_IOSET4_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3304545838a6e20742b0203e0cb023a">FSMC_PIO4_IOSET4_5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga800ab779078734ca86eedb6c9e77bc57">FSMC_PIO4_IOSET4_6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e29b066726c486c6503d417d18904b1">FSMC_PIO4_IOSET4_7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga035a0645caab3851714123302dd0af1c">FSMC_PIO4_IOWAIT4</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb868a5bf3d33997c782f296440cabf7">FSMC_PIO4_IOWAIT4_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa48c96fedf31c6ab444828d60e471da">FSMC_PIO4_IOWAIT4_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga342e42235a123ea11544b1a230b07a75">FSMC_PIO4_IOWAIT4_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c012d7c41f51516580766d6ac36d82f">FSMC_PIO4_IOWAIT4_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5331b528505a31a2b39deca7a5ddba02">FSMC_PIO4_IOWAIT4_4</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaabbfbc377efde5170ac484795a0a4215">FSMC_PIO4_IOWAIT4_5</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0be64ff24a6ccb7eef471ad2ad0e283b">FSMC_PIO4_IOWAIT4_6</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e3fc1b8cfa57116c0521cafd7e733cc">FSMC_PIO4_IOWAIT4_7</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab55064df0d9fab8a072da6baa7b85878">FSMC_PIO4_IOHOLD4</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc1a288b385fcf83bfa95da479d387a4">FSMC_PIO4_IOHOLD4_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga402d7221ee27ce71d1b8bb18539d8307">FSMC_PIO4_IOHOLD4_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga274c5b835ec95c97c4f1c6ebbf72a096">FSMC_PIO4_IOHOLD4_2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga519b9b4ae5b136769278eb98eb10c3a6">FSMC_PIO4_IOHOLD4_3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2d013be2823d9ea9b81f8f76331c11d">FSMC_PIO4_IOHOLD4_4</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a14c965f1ff993e0976aaefe638e2f6">FSMC_PIO4_IOHOLD4_5</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49411f21445032ad8eaca19e89d204bc">FSMC_PIO4_IOHOLD4_6</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga323dcc3be986d57d14b794cca0038953">FSMC_PIO4_IOHOLD4_7</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4cce93379430df64fd697ad772bc477d">FSMC_PIO4_IOHIZ4</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf3b5c59e3eb4e259ddb722b1e536e5c">FSMC_PIO4_IOHIZ4_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e8c66264d4ec7b69de613cb528cfee2">FSMC_PIO4_IOHIZ4_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab943b8acd274a8892e691ffab36a6a21">FSMC_PIO4_IOHIZ4_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4184c40fd57a850605ac12c73553b6ba">FSMC_PIO4_IOHIZ4_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f966bdf26f7fa0f52076438219df7ee">FSMC_PIO4_IOHIZ4_4</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ba68883e73a331543a2990a76d1e91a">FSMC_PIO4_IOHIZ4_5</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b2c084a1dfbf7fb7bd922faa48bad8a">FSMC_PIO4_IOHIZ4_6</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc8aef29e6eaecd3ff2c13bae143b8b4">FSMC_PIO4_IOHIZ4_7</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43da355ad2eb7d974488a02921b1b2ba">FSMC_ECCR2_ECC2</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga798b288a17d84edc99ff1f5f81cf70be">FSMC_ECCR3_ECC3</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7b64d47643f8d3c08c2be0722ff23b93"></a><!-- doxytag: member="stm32f4xx.h::GPIO_MODER_MODER0" ref="ga7b64d47643f8d3c08c2be0722ff23b93" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER0</b>&#160;&#160;&#160;((uint32_t)0x00000003)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9547fc54057db093f9ee4b846fcc4723"></a><!-- doxytag: member="stm32f4xx.h::GPIO_MODER_MODER0_0" ref="ga9547fc54057db093f9ee4b846fcc4723" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER0_0</b>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9e77a3bc750fe2ea8e06da301c65d6ef"></a><!-- doxytag: member="stm32f4xx.h::GPIO_MODER_MODER0_1" ref="ga9e77a3bc750fe2ea8e06da301c65d6ef" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER0_1</b>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2e0597b084c911728ee92b5fc4a2ae5a"></a><!-- doxytag: member="stm32f4xx.h::GPIO_MODER_MODER1" ref="ga2e0597b084c911728ee92b5fc4a2ae5a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER1</b>&#160;&#160;&#160;((uint32_t)0x0000000C)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5d85123ad7c77e052b542f2df47a1371"></a><!-- doxytag: member="stm32f4xx.h::GPIO_MODER_MODER1_0" ref="ga5d85123ad7c77e052b542f2df47a1371" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER1_0</b>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad9f16759689b9ac61d9c68842ac49746"></a><!-- doxytag: member="stm32f4xx.h::GPIO_MODER_MODER1_1" ref="gad9f16759689b9ac61d9c68842ac49746" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER1_1</b>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga06865341707bb4dd9671ce464d99ab2c"></a><!-- doxytag: member="stm32f4xx.h::GPIO_MODER_MODER2" ref="ga06865341707bb4dd9671ce464d99ab2c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER2</b>&#160;&#160;&#160;((uint32_t)0x00000030)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga06e9f9713b7a822784cd2c0fa79dcff0"></a><!-- doxytag: member="stm32f4xx.h::GPIO_MODER_MODER2_0" ref="ga06e9f9713b7a822784cd2c0fa79dcff0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER2_0</b>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga97f7959265384b2621288c8340990665"></a><!-- doxytag: member="stm32f4xx.h::GPIO_MODER_MODER2_1" ref="ga97f7959265384b2621288c8340990665" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER2_1</b>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae06c9d07a091fb64ab53d0c899a9dda5"></a><!-- doxytag: member="stm32f4xx.h::GPIO_MODER_MODER3" ref="gae06c9d07a091fb64ab53d0c899a9dda5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER3</b>&#160;&#160;&#160;((uint32_t)0x000000C0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4aeeac804c07e25aeff31bebf3a639f6"></a><!-- doxytag: member="stm32f4xx.h::GPIO_MODER_MODER3_0" ref="ga4aeeac804c07e25aeff31bebf3a639f6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER3_0</b>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafc09e4958f306ddcb6107942504b45e0"></a><!-- doxytag: member="stm32f4xx.h::GPIO_MODER_MODER3_1" ref="gafc09e4958f306ddcb6107942504b45e0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER3_1</b>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga52cf9361d90c863c107cdeb859bd8b41"></a><!-- doxytag: member="stm32f4xx.h::GPIO_MODER_MODER4" ref="ga52cf9361d90c863c107cdeb859bd8b41" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER4</b>&#160;&#160;&#160;((uint32_t)0x00000300)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga67276f1aa615d1af388fef7232483795"></a><!-- doxytag: member="stm32f4xx.h::GPIO_MODER_MODER4_0" ref="ga67276f1aa615d1af388fef7232483795" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER4_0</b>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5203150980865199911d58af22f49567"></a><!-- doxytag: member="stm32f4xx.h::GPIO_MODER_MODER4_1" ref="ga5203150980865199911d58af22f49567" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER4_1</b>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae94ab55c126ff24572bbff0da5a3f360"></a><!-- doxytag: member="stm32f4xx.h::GPIO_MODER_MODER5" ref="gae94ab55c126ff24572bbff0da5a3f360" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER5</b>&#160;&#160;&#160;((uint32_t)0x00000C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga62665be9bddb711eedf99c85e37bb5ad"></a><!-- doxytag: member="stm32f4xx.h::GPIO_MODER_MODER5_0" ref="ga62665be9bddb711eedf99c85e37bb5ad" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER5_0</b>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5096355e22b25bd4e6324399d5764630"></a><!-- doxytag: member="stm32f4xx.h::GPIO_MODER_MODER5_1" ref="ga5096355e22b25bd4e6324399d5764630" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER5_1</b>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga97a85a1bb88cf8f730e0de38cb664282"></a><!-- doxytag: member="stm32f4xx.h::GPIO_MODER_MODER6" ref="ga97a85a1bb88cf8f730e0de38cb664282" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER6</b>&#160;&#160;&#160;((uint32_t)0x00003000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf45f41af21a000ab66da5b99b998deb3"></a><!-- doxytag: member="stm32f4xx.h::GPIO_MODER_MODER6_0" ref="gaf45f41af21a000ab66da5b99b998deb3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER6_0</b>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga41dfd1f39fe849fe3707ebf2ac0d8371"></a><!-- doxytag: member="stm32f4xx.h::GPIO_MODER_MODER6_1" ref="ga41dfd1f39fe849fe3707ebf2ac0d8371" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER6_1</b>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga22dc08ecc39bceba020d8e5949b658e0"></a><!-- doxytag: member="stm32f4xx.h::GPIO_MODER_MODER7" ref="ga22dc08ecc39bceba020d8e5949b658e0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER7</b>&#160;&#160;&#160;((uint32_t)0x0000C000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga585ab6cb29e3763ab8c1e997c55f2b43"></a><!-- doxytag: member="stm32f4xx.h::GPIO_MODER_MODER7_0" ref="ga585ab6cb29e3763ab8c1e997c55f2b43" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER7_0</b>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2b5cca014fc55f64cdbbb42ea0515e05"></a><!-- doxytag: member="stm32f4xx.h::GPIO_MODER_MODER7_1" ref="ga2b5cca014fc55f64cdbbb42ea0515e05" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER7_1</b>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac41f2174ef4444c685ea92da1258c678"></a><!-- doxytag: member="stm32f4xx.h::GPIO_MODER_MODER8" ref="gac41f2174ef4444c685ea92da1258c678" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER8</b>&#160;&#160;&#160;((uint32_t)0x00030000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2cdb8e55aa223af568ae12d316a22f8d"></a><!-- doxytag: member="stm32f4xx.h::GPIO_MODER_MODER8_0" ref="ga2cdb8e55aa223af568ae12d316a22f8d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER8_0</b>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0729411ccd74a91cdd0f23adada25782"></a><!-- doxytag: member="stm32f4xx.h::GPIO_MODER_MODER8_1" ref="ga0729411ccd74a91cdd0f23adada25782" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER8_1</b>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5d4ed9018bf72565bab1d08c476fed20"></a><!-- doxytag: member="stm32f4xx.h::GPIO_MODER_MODER9" ref="ga5d4ed9018bf72565bab1d08c476fed20" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER9</b>&#160;&#160;&#160;((uint32_t)0x000C0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaea7c7ec787b1ee1ae7e0b4da216eb418"></a><!-- doxytag: member="stm32f4xx.h::GPIO_MODER_MODER9_0" ref="gaea7c7ec787b1ee1ae7e0b4da216eb418" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER9_0</b>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa5cd33689071b7af70ece64a371645df"></a><!-- doxytag: member="stm32f4xx.h::GPIO_MODER_MODER9_1" ref="gaa5cd33689071b7af70ece64a371645df" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER9_1</b>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaacbdb241d7bebde85d7d0b42c2f35563"></a><!-- doxytag: member="stm32f4xx.h::GPIO_MODER_MODER10" ref="gaacbdb241d7bebde85d7d0b42c2f35563" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER10</b>&#160;&#160;&#160;((uint32_t)0x00300000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6f4d2b18e57e7b2f600e4f5d9b17bd95"></a><!-- doxytag: member="stm32f4xx.h::GPIO_MODER_MODER10_0" ref="ga6f4d2b18e57e7b2f600e4f5d9b17bd95" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER10_0</b>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9dcae08e0f7afc002658a4ef4a764dc4"></a><!-- doxytag: member="stm32f4xx.h::GPIO_MODER_MODER10_1" ref="ga9dcae08e0f7afc002658a4ef4a764dc4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER10_1</b>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf18bc295f7195fc050221287c4564474"></a><!-- doxytag: member="stm32f4xx.h::GPIO_MODER_MODER11" ref="gaf18bc295f7195fc050221287c4564474" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER11</b>&#160;&#160;&#160;((uint32_t)0x00C00000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf4082cd576f50cd2687e45557b70d458"></a><!-- doxytag: member="stm32f4xx.h::GPIO_MODER_MODER11_0" ref="gaf4082cd576f50cd2687e45557b70d458" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER11_0</b>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1b2f611ae75f3441bad03866550f6263"></a><!-- doxytag: member="stm32f4xx.h::GPIO_MODER_MODER11_1" ref="ga1b2f611ae75f3441bad03866550f6263" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER11_1</b>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga63101c5c410b55b668ec190422dc3597"></a><!-- doxytag: member="stm32f4xx.h::GPIO_MODER_MODER12" ref="ga63101c5c410b55b668ec190422dc3597" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER12</b>&#160;&#160;&#160;((uint32_t)0x03000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa89cd8ed328ed0116cbf51810fcd8788"></a><!-- doxytag: member="stm32f4xx.h::GPIO_MODER_MODER12_0" ref="gaa89cd8ed328ed0116cbf51810fcd8788" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER12_0</b>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga74f91bdd676e477e4c19d30d3ea5c4c8"></a><!-- doxytag: member="stm32f4xx.h::GPIO_MODER_MODER12_1" ref="ga74f91bdd676e477e4c19d30d3ea5c4c8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER12_1</b>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga353af246bef5dca5aadfe6fe3fd695c3"></a><!-- doxytag: member="stm32f4xx.h::GPIO_MODER_MODER13" ref="ga353af246bef5dca5aadfe6fe3fd695c3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER13</b>&#160;&#160;&#160;((uint32_t)0x0C000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabc01e2e6cf45e8ec27d3a66ff36c2cfa"></a><!-- doxytag: member="stm32f4xx.h::GPIO_MODER_MODER13_0" ref="gabc01e2e6cf45e8ec27d3a66ff36c2cfa" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER13_0</b>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga71a30088f5475ae8774404ae7d41872e"></a><!-- doxytag: member="stm32f4xx.h::GPIO_MODER_MODER13_1" ref="ga71a30088f5475ae8774404ae7d41872e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER13_1</b>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga18a722f9682045c1d2460fedf32b02b1"></a><!-- doxytag: member="stm32f4xx.h::GPIO_MODER_MODER14" ref="ga18a722f9682045c1d2460fedf32b02b1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER14</b>&#160;&#160;&#160;((uint32_t)0x30000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad295063c22bd981239bc1b26f2e7f9c0"></a><!-- doxytag: member="stm32f4xx.h::GPIO_MODER_MODER14_0" ref="gad295063c22bd981239bc1b26f2e7f9c0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER14_0</b>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0ff3a914796db9625d86996b6f6f5288"></a><!-- doxytag: member="stm32f4xx.h::GPIO_MODER_MODER14_1" ref="ga0ff3a914796db9625d86996b6f6f5288" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER14_1</b>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaefc40e6fae78c1c5c857346793f9d4c8"></a><!-- doxytag: member="stm32f4xx.h::GPIO_MODER_MODER15" ref="gaefc40e6fae78c1c5c857346793f9d4c8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER15</b>&#160;&#160;&#160;((uint32_t)0xC0000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6c4b7f270eb99d851b84b9917fe49564"></a><!-- doxytag: member="stm32f4xx.h::GPIO_MODER_MODER15_0" ref="ga6c4b7f270eb99d851b84b9917fe49564" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER15_0</b>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9297c041f5f74aec73e6f4dd89ad819c"></a><!-- doxytag: member="stm32f4xx.h::GPIO_MODER_MODER15_1" ref="ga9297c041f5f74aec73e6f4dd89ad819c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER15_1</b>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf2f02eab04f88423789f532370680305"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OTYPER_OT_0" ref="gaf2f02eab04f88423789f532370680305" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_OT_0</b>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8a842ad8f83c21f019f2e1e08f104a7f"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OTYPER_OT_1" ref="ga8a842ad8f83c21f019f2e1e08f104a7f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_OT_1</b>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3d3a246b6320fc51b39123249e1e6817"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OTYPER_OT_2" ref="ga3d3a246b6320fc51b39123249e1e6817" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_OT_2</b>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaef881bb4fa6b2dd9cecd4ee1385b6361"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OTYPER_OT_3" ref="gaef881bb4fa6b2dd9cecd4ee1385b6361" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_OT_3</b>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8c3cc7a0b2c9b99212879cc8d7455258"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OTYPER_OT_4" ref="ga8c3cc7a0b2c9b99212879cc8d7455258" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_OT_4</b>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaa0dd76857b25ae35a785cee97c8403d"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OTYPER_OT_5" ref="gaaa0dd76857b25ae35a785cee97c8403d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_OT_5</b>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1dbea639fd4ffe59a706a11fb1ee104b"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OTYPER_OT_6" ref="ga1dbea639fd4ffe59a706a11fb1ee104b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_OT_6</b>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaacead96dc3377342af4aa18adf6453e"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OTYPER_OT_7" ref="gaaacead96dc3377342af4aa18adf6453e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_OT_7</b>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5a1f64fdf2ab84c634c0fa8cb060a65f"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OTYPER_OT_8" ref="ga5a1f64fdf2ab84c634c0fa8cb060a65f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_OT_8</b>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa5c7deea3d764bb3999578030e3158aa"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OTYPER_OT_9" ref="gaa5c7deea3d764bb3999578030e3158aa" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_OT_9</b>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadc1ef9cbe4226f9616c64bb641b44b3b"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OTYPER_OT_10" ref="gadc1ef9cbe4226f9616c64bb641b44b3b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_OT_10</b>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafd4fc33a12439fdf4ada19c04227dea7"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OTYPER_OT_11" ref="gafd4fc33a12439fdf4ada19c04227dea7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_OT_11</b>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga24e978fcc3d4e87bed919511e1226f0c"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OTYPER_OT_12" ref="ga24e978fcc3d4e87bed919511e1226f0c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_OT_12</b>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7c5d7751cfdfaf58782f01692d8c88e8"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OTYPER_OT_13" ref="ga7c5d7751cfdfaf58782f01692d8c88e8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_OT_13</b>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6c26938a0e8c03d90a966fc33f186e50"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OTYPER_OT_14" ref="ga6c26938a0e8c03d90a966fc33f186e50" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_OT_14</b>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga51f153263d58a45fc2ef0734fc3f73eb"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OTYPER_OT_15" ref="ga51f153263d58a45fc2ef0734fc3f73eb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_OT_15</b>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga86a137cc8e566a0da86e2fd4778938a6"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OSPEEDER_OSPEEDR0" ref="ga86a137cc8e566a0da86e2fd4778938a6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR0</b>&#160;&#160;&#160;((uint32_t)0x00000003)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga95ff622f2b5941ce7202fe97a6e8c730"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OSPEEDER_OSPEEDR0_0" ref="ga95ff622f2b5941ce7202fe97a6e8c730" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR0_0</b>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5a8e561180cdfcb7440a017d2aa10f59"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OSPEEDER_OSPEEDR0_1" ref="ga5a8e561180cdfcb7440a017d2aa10f59" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR0_1</b>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9aca2c7cf73dd7a08fee8ae9a675c1d5"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OSPEEDER_OSPEEDR1" ref="ga9aca2c7cf73dd7a08fee8ae9a675c1d5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR1</b>&#160;&#160;&#160;((uint32_t)0x0000000C)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5dd10c0d3419e2d2fda1af77fbc28156"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OSPEEDER_OSPEEDR1_0" ref="ga5dd10c0d3419e2d2fda1af77fbc28156" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR1_0</b>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4ebe740312db53a7d49ff7f78436bcb6"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OSPEEDER_OSPEEDR1_1" ref="ga4ebe740312db53a7d49ff7f78436bcb6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR1_1</b>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9f3dd6eabaf2dee10a45718bf9214bff"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OSPEEDER_OSPEEDR2" ref="ga9f3dd6eabaf2dee10a45718bf9214bff" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR2</b>&#160;&#160;&#160;((uint32_t)0x00000030)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga285b9f4328a29f624945f8fc57daab0e"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OSPEEDER_OSPEEDR2_0" ref="ga285b9f4328a29f624945f8fc57daab0e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR2_0</b>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaeb41ac1ecdc620a7888e9714f36611c2"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OSPEEDER_OSPEEDR2_1" ref="gaeb41ac1ecdc620a7888e9714f36611c2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR2_1</b>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3bd77104c298e2cc79608954ed8a81e6"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OSPEEDER_OSPEEDR3" ref="ga3bd77104c298e2cc79608954ed8a81e6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR3</b>&#160;&#160;&#160;((uint32_t)0x000000C0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga86ad8f39a6399526c2a06f5e481b7edd"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OSPEEDER_OSPEEDR3_0" ref="ga86ad8f39a6399526c2a06f5e481b7edd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR3_0</b>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4cbbc6c634d9f64d2959bfce25e475e3"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OSPEEDER_OSPEEDR3_1" ref="ga4cbbc6c634d9f64d2959bfce25e475e3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR3_1</b>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae993f7764c1e10e2f5022cba2a081f97"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OSPEEDER_OSPEEDR4" ref="gae993f7764c1e10e2f5022cba2a081f97" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR4</b>&#160;&#160;&#160;((uint32_t)0x00000300)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1e6579b81f162ca8d4b8ee6690b258e9"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OSPEEDER_OSPEEDR4_0" ref="ga1e6579b81f162ca8d4b8ee6690b258e9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR4_0</b>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga56650b0113cbb5ed50903e684abfdabc"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OSPEEDER_OSPEEDR4_1" ref="ga56650b0113cbb5ed50903e684abfdabc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR4_1</b>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa6e84a83dd64be450a33a67c9ba44add"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OSPEEDER_OSPEEDR5" ref="gaa6e84a83dd64be450a33a67c9ba44add" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR5</b>&#160;&#160;&#160;((uint32_t)0x00000C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0ee63c65224da433a0f588bdd579c88d"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OSPEEDER_OSPEEDR5_0" ref="ga0ee63c65224da433a0f588bdd579c88d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR5_0</b>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9feeadb829cbfbcc7f5ff5aa614e35de"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OSPEEDER_OSPEEDR5_1" ref="ga9feeadb829cbfbcc7f5ff5aa614e35de" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR5_1</b>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa153220faa507b53170bd49dcffcfc76"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OSPEEDER_OSPEEDR6" ref="gaa153220faa507b53170bd49dcffcfc76" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR6</b>&#160;&#160;&#160;((uint32_t)0x00003000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga314fae4f204824abf26545482246eb46"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OSPEEDER_OSPEEDR6_0" ref="ga314fae4f204824abf26545482246eb46" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR6_0</b>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad5502c629c3894c58a5e3e5e4398f92b"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OSPEEDER_OSPEEDR6_1" ref="gad5502c629c3894c58a5e3e5e4398f92b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR6_1</b>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga187b9c0a07272ef24ff4e579c2c724a9"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OSPEEDER_OSPEEDR7" ref="ga187b9c0a07272ef24ff4e579c2c724a9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR7</b>&#160;&#160;&#160;((uint32_t)0x0000C000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa351c9cc66134dd2077fe4936e10068e"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OSPEEDER_OSPEEDR7_0" ref="gaa351c9cc66134dd2077fe4936e10068e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR7_0</b>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5824b9a56d3ab570c90c02e959f8e8a3"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OSPEEDER_OSPEEDR7_1" ref="ga5824b9a56d3ab570c90c02e959f8e8a3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR7_1</b>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga57fdec64829712f410b7099168d03335"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OSPEEDER_OSPEEDR8" ref="ga57fdec64829712f410b7099168d03335" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR8</b>&#160;&#160;&#160;((uint32_t)0x00030000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga00e257135823303b40c2dfe2054c72e6"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OSPEEDER_OSPEEDR8_0" ref="ga00e257135823303b40c2dfe2054c72e6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR8_0</b>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab026b036652fcab5dbec7fcccd8ec117"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OSPEEDER_OSPEEDR8_1" ref="gab026b036652fcab5dbec7fcccd8ec117" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR8_1</b>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf2974e9de8b939e683976d3244f946c5"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OSPEEDER_OSPEEDR9" ref="gaf2974e9de8b939e683976d3244f946c5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR9</b>&#160;&#160;&#160;((uint32_t)0x000C0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga922dc2241064ba91a32163b52dc979a1"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OSPEEDER_OSPEEDR9_0" ref="ga922dc2241064ba91a32163b52dc979a1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR9_0</b>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8958bf41efda58bc0c216496c3523a95"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OSPEEDER_OSPEEDR9_1" ref="ga8958bf41efda58bc0c216496c3523a95" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR9_1</b>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7f368a4fe9f84a2a1f75127cd92de706"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OSPEEDER_OSPEEDR10" ref="ga7f368a4fe9f84a2a1f75127cd92de706" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR10</b>&#160;&#160;&#160;((uint32_t)0x00300000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad24e2db3605c0510221a5d6cc18de45d"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OSPEEDER_OSPEEDR10_0" ref="gad24e2db3605c0510221a5d6cc18de45d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR10_0</b>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac0b5fe166b79464e9419092b50a216e8"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OSPEEDER_OSPEEDR10_1" ref="gac0b5fe166b79464e9419092b50a216e8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR10_1</b>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6f6fbff92ca95c7b4b49b773993af08f"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OSPEEDER_OSPEEDR11" ref="ga6f6fbff92ca95c7b4b49b773993af08f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR11</b>&#160;&#160;&#160;((uint32_t)0x00C00000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7413457e1249fedd60208f6d1fe66fec"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OSPEEDER_OSPEEDR11_0" ref="ga7413457e1249fedd60208f6d1fe66fec" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR11_0</b>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad5a0177db55f86818a42240bf188c0bc"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OSPEEDER_OSPEEDR11_1" ref="gad5a0177db55f86818a42240bf188c0bc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR11_1</b>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac9928dcdc592ee959941c97aed702a99"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OSPEEDER_OSPEEDR12" ref="gac9928dcdc592ee959941c97aed702a99" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR12</b>&#160;&#160;&#160;((uint32_t)0x03000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga68d9034e325bf95773f70a9cc94598af"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OSPEEDER_OSPEEDR12_0" ref="ga68d9034e325bf95773f70a9cc94598af" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR12_0</b>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga225f0a354cd3c2391ed922b08dbc0cae"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OSPEEDER_OSPEEDR12_1" ref="ga225f0a354cd3c2391ed922b08dbc0cae" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR12_1</b>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga09d3845b5e708a7636cddf01c5a30468"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OSPEEDER_OSPEEDR13" ref="ga09d3845b5e708a7636cddf01c5a30468" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR13</b>&#160;&#160;&#160;((uint32_t)0x0C000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga93ce0e08aefefa639657d0ca1a169557"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OSPEEDER_OSPEEDR13_0" ref="ga93ce0e08aefefa639657d0ca1a169557" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR13_0</b>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2fee18398176eeceef1a6a0229d81029"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OSPEEDER_OSPEEDR13_1" ref="ga2fee18398176eeceef1a6a0229d81029" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR13_1</b>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae956b8918d07e914a3f9861de501623f"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OSPEEDER_OSPEEDR14" ref="gae956b8918d07e914a3f9861de501623f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR14</b>&#160;&#160;&#160;((uint32_t)0x30000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafcec6386ada8c016b4696b853a6d1ff1"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OSPEEDER_OSPEEDR14_0" ref="gafcec6386ada8c016b4696b853a6d1ff1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR14_0</b>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae8fb23e47faf2dd2b69a22e36c4ea56d"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OSPEEDER_OSPEEDR14_1" ref="gae8fb23e47faf2dd2b69a22e36c4ea56d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR14_1</b>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9b405fe1beed00abecfb3d83b9f94b65"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OSPEEDER_OSPEEDR15" ref="ga9b405fe1beed00abecfb3d83b9f94b65" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR15</b>&#160;&#160;&#160;((uint32_t)0xC0000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga782862d03460b05a56d3287c971aabc8"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OSPEEDER_OSPEEDR15_0" ref="ga782862d03460b05a56d3287c971aabc8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR15_0</b>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga929ae0a4ff8f30c45042715a73ab1ad7"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OSPEEDER_OSPEEDR15_1" ref="ga929ae0a4ff8f30c45042715a73ab1ad7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR15_1</b>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga04d9e85c6ccb1c915142139b2fd40277"></a><!-- doxytag: member="stm32f4xx.h::GPIO_PUPDR_PUPDR0" ref="ga04d9e85c6ccb1c915142139b2fd40277" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR0</b>&#160;&#160;&#160;((uint32_t)0x00000003)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga90ce7d30e6ae0b2faca4a6861ecc4cc6"></a><!-- doxytag: member="stm32f4xx.h::GPIO_PUPDR_PUPDR0_0" ref="ga90ce7d30e6ae0b2faca4a6861ecc4cc6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR0_0</b>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafce37884b3fefd13f415d3d0e86cba54"></a><!-- doxytag: member="stm32f4xx.h::GPIO_PUPDR_PUPDR0_1" ref="gafce37884b3fefd13f415d3d0e86cba54" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR0_1</b>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2fc992293f3aea2c0bfb5a04524a0f29"></a><!-- doxytag: member="stm32f4xx.h::GPIO_PUPDR_PUPDR1" ref="ga2fc992293f3aea2c0bfb5a04524a0f29" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR1</b>&#160;&#160;&#160;((uint32_t)0x0000000C)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf102b1b4f826fdc1febfeaf42a7d8a7f"></a><!-- doxytag: member="stm32f4xx.h::GPIO_PUPDR_PUPDR1_0" ref="gaf102b1b4f826fdc1febfeaf42a7d8a7f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR1_0</b>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga33e13010f729b9a9555c1af45ee42bf7"></a><!-- doxytag: member="stm32f4xx.h::GPIO_PUPDR_PUPDR1_1" ref="ga33e13010f729b9a9555c1af45ee42bf7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR1_1</b>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga719f6a7905af1965aeb1d22053819ea4"></a><!-- doxytag: member="stm32f4xx.h::GPIO_PUPDR_PUPDR2" ref="ga719f6a7905af1965aeb1d22053819ea4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR2</b>&#160;&#160;&#160;((uint32_t)0x00000030)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae53f1f88362bc9d12367842b2c41ac5f"></a><!-- doxytag: member="stm32f4xx.h::GPIO_PUPDR_PUPDR2_0" ref="gae53f1f88362bc9d12367842b2c41ac5f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR2_0</b>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad00c76742cc343b8be0aef2b7a552b21"></a><!-- doxytag: member="stm32f4xx.h::GPIO_PUPDR_PUPDR2_1" ref="gad00c76742cc343b8be0aef2b7a552b21" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR2_1</b>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaae9d69d2db60b442144cc0f7427455d"></a><!-- doxytag: member="stm32f4xx.h::GPIO_PUPDR_PUPDR3" ref="gaaae9d69d2db60b442144cc0f7427455d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR3</b>&#160;&#160;&#160;((uint32_t)0x000000C0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1fa0a8d6a6bfc0dd9d6cd2cf26a736a9"></a><!-- doxytag: member="stm32f4xx.h::GPIO_PUPDR_PUPDR3_0" ref="ga1fa0a8d6a6bfc0dd9d6cd2cf26a736a9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR3_0</b>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9bd409075d0271cfcf5f2a382f55af83"></a><!-- doxytag: member="stm32f4xx.h::GPIO_PUPDR_PUPDR3_1" ref="ga9bd409075d0271cfcf5f2a382f55af83" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR3_1</b>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga46b83340a77ca8575458294e095a1b3e"></a><!-- doxytag: member="stm32f4xx.h::GPIO_PUPDR_PUPDR4" ref="ga46b83340a77ca8575458294e095a1b3e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR4</b>&#160;&#160;&#160;((uint32_t)0x00000300)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaaa42ab206386a753e8d57b76761d787"></a><!-- doxytag: member="stm32f4xx.h::GPIO_PUPDR_PUPDR4_0" ref="gaaaa42ab206386a753e8d57b76761d787" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR4_0</b>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa7c19b72c8d4ebff81d9e7a6bb292d9e"></a><!-- doxytag: member="stm32f4xx.h::GPIO_PUPDR_PUPDR4_1" ref="gaa7c19b72c8d4ebff81d9e7a6bb292d9e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR4_1</b>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga184f05795320c61aac7d5f99875aaaf3"></a><!-- doxytag: member="stm32f4xx.h::GPIO_PUPDR_PUPDR5" ref="ga184f05795320c61aac7d5f99875aaaf3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR5</b>&#160;&#160;&#160;((uint32_t)0x00000C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga407f836cfe9440c0a9346bae50593324"></a><!-- doxytag: member="stm32f4xx.h::GPIO_PUPDR_PUPDR5_0" ref="ga407f836cfe9440c0a9346bae50593324" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR5_0</b>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6e969eee59eb13d03cecb10296f3cba3"></a><!-- doxytag: member="stm32f4xx.h::GPIO_PUPDR_PUPDR5_1" ref="ga6e969eee59eb13d03cecb10296f3cba3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR5_1</b>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga867aff49673e9c790a7c07ffc94c9426"></a><!-- doxytag: member="stm32f4xx.h::GPIO_PUPDR_PUPDR6" ref="ga867aff49673e9c790a7c07ffc94c9426" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR6</b>&#160;&#160;&#160;((uint32_t)0x00003000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa74c5941b0d588bfd8334c97dd16871e"></a><!-- doxytag: member="stm32f4xx.h::GPIO_PUPDR_PUPDR6_0" ref="gaa74c5941b0d588bfd8334c97dd16871e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR6_0</b>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga84fe57689233ae16b9b38b3db0f8b31b"></a><!-- doxytag: member="stm32f4xx.h::GPIO_PUPDR_PUPDR6_1" ref="ga84fe57689233ae16b9b38b3db0f8b31b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR6_1</b>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa747a73c564fc74b1b7cf597b4df2e2f"></a><!-- doxytag: member="stm32f4xx.h::GPIO_PUPDR_PUPDR7" ref="gaa747a73c564fc74b1b7cf597b4df2e2f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR7</b>&#160;&#160;&#160;((uint32_t)0x0000C000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7b75312f187bed2ef764a0f244b8cd1b"></a><!-- doxytag: member="stm32f4xx.h::GPIO_PUPDR_PUPDR7_0" ref="ga7b75312f187bed2ef764a0f244b8cd1b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR7_0</b>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga284ea60cb769d74a000af43ddebfdbeb"></a><!-- doxytag: member="stm32f4xx.h::GPIO_PUPDR_PUPDR7_1" ref="ga284ea60cb769d74a000af43ddebfdbeb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR7_1</b>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1c9d14950ed3985ab81c13047ac0df81"></a><!-- doxytag: member="stm32f4xx.h::GPIO_PUPDR_PUPDR8" ref="ga1c9d14950ed3985ab81c13047ac0df81" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR8</b>&#160;&#160;&#160;((uint32_t)0x00030000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga76b3b97a4a27a8bb2e942c0f95f7af31"></a><!-- doxytag: member="stm32f4xx.h::GPIO_PUPDR_PUPDR8_0" ref="ga76b3b97a4a27a8bb2e942c0f95f7af31" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR8_0</b>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab9963e91e82f1059ec170793cbf32986"></a><!-- doxytag: member="stm32f4xx.h::GPIO_PUPDR_PUPDR8_1" ref="gab9963e91e82f1059ec170793cbf32986" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR8_1</b>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga35b41b7cab641de2538e1e1d21562bc8"></a><!-- doxytag: member="stm32f4xx.h::GPIO_PUPDR_PUPDR9" ref="ga35b41b7cab641de2538e1e1d21562bc8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR9</b>&#160;&#160;&#160;((uint32_t)0x000C0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga45a4501a9b4ff20e5404a97031e02537"></a><!-- doxytag: member="stm32f4xx.h::GPIO_PUPDR_PUPDR9_0" ref="ga45a4501a9b4ff20e5404a97031e02537" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR9_0</b>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaef8b9bad1bc1bb219f6b51bb12c48e67"></a><!-- doxytag: member="stm32f4xx.h::GPIO_PUPDR_PUPDR9_1" ref="gaef8b9bad1bc1bb219f6b51bb12c48e67" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR9_1</b>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac3ea3497ce2e90ac0e709e7a99088b09"></a><!-- doxytag: member="stm32f4xx.h::GPIO_PUPDR_PUPDR10" ref="gac3ea3497ce2e90ac0e709e7a99088b09" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR10</b>&#160;&#160;&#160;((uint32_t)0x00300000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga67fd34cdbc389ee49f5a9bf1271d7dd9"></a><!-- doxytag: member="stm32f4xx.h::GPIO_PUPDR_PUPDR10_0" ref="ga67fd34cdbc389ee49f5a9bf1271d7dd9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR10_0</b>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga08ac8e25da27d1b6c97647fd18b3a335"></a><!-- doxytag: member="stm32f4xx.h::GPIO_PUPDR_PUPDR10_1" ref="ga08ac8e25da27d1b6c97647fd18b3a335" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR10_1</b>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaa93fd3e658c07a9daf9c8016fb4cf46"></a><!-- doxytag: member="stm32f4xx.h::GPIO_PUPDR_PUPDR11" ref="gaaa93fd3e658c07a9daf9c8016fb4cf46" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR11</b>&#160;&#160;&#160;((uint32_t)0x00C00000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga18b3ea6ccb52b072cb19d6677b610831"></a><!-- doxytag: member="stm32f4xx.h::GPIO_PUPDR_PUPDR11_0" ref="ga18b3ea6ccb52b072cb19d6677b610831" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR11_0</b>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga78a3508e309b9acfa99c3a4301dfb0d8"></a><!-- doxytag: member="stm32f4xx.h::GPIO_PUPDR_PUPDR11_1" ref="ga78a3508e309b9acfa99c3a4301dfb0d8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR11_1</b>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9ae4262e6f46de65ce93149a20e0d006"></a><!-- doxytag: member="stm32f4xx.h::GPIO_PUPDR_PUPDR12" ref="ga9ae4262e6f46de65ce93149a20e0d006" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR12</b>&#160;&#160;&#160;((uint32_t)0x03000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9a0cd6d85037a7ae0d19806a7dc428a0"></a><!-- doxytag: member="stm32f4xx.h::GPIO_PUPDR_PUPDR12_0" ref="ga9a0cd6d85037a7ae0d19806a7dc428a0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR12_0</b>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga460b8f9029d8703782110e118fd6ccdb"></a><!-- doxytag: member="stm32f4xx.h::GPIO_PUPDR_PUPDR12_1" ref="ga460b8f9029d8703782110e118fd6ccdb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR12_1</b>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa63ee70f61bc9df40d9b38af69f93a7e"></a><!-- doxytag: member="stm32f4xx.h::GPIO_PUPDR_PUPDR13" ref="gaa63ee70f61bc9df40d9b38af69f93a7e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR13</b>&#160;&#160;&#160;((uint32_t)0x0C000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae29eccc9daf15c787ebfc26af3fb3194"></a><!-- doxytag: member="stm32f4xx.h::GPIO_PUPDR_PUPDR13_0" ref="gae29eccc9daf15c787ebfc26af3fb3194" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR13_0</b>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga80eddbf0106ccf71413851269315125d"></a><!-- doxytag: member="stm32f4xx.h::GPIO_PUPDR_PUPDR13_1" ref="ga80eddbf0106ccf71413851269315125d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR13_1</b>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga62f533a38f324be7e3e68f5c0f2b3570"></a><!-- doxytag: member="stm32f4xx.h::GPIO_PUPDR_PUPDR14" ref="ga62f533a38f324be7e3e68f5c0f2b3570" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR14</b>&#160;&#160;&#160;((uint32_t)0x30000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad8521ddc4fa71b57540b61ec7803e77f"></a><!-- doxytag: member="stm32f4xx.h::GPIO_PUPDR_PUPDR14_0" ref="gad8521ddc4fa71b57540b61ec7803e77f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR14_0</b>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac5bcc6307af9a6e5f578dfcb4fda49b3"></a><!-- doxytag: member="stm32f4xx.h::GPIO_PUPDR_PUPDR14_1" ref="gac5bcc6307af9a6e5f578dfcb4fda49b3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR14_1</b>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac266bda493b96f1200bc0f7ae05a7475"></a><!-- doxytag: member="stm32f4xx.h::GPIO_PUPDR_PUPDR15" ref="gac266bda493b96f1200bc0f7ae05a7475" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR15</b>&#160;&#160;&#160;((uint32_t)0xC0000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0b6f6a720852e3791433148aab8b722c"></a><!-- doxytag: member="stm32f4xx.h::GPIO_PUPDR_PUPDR15_0" ref="ga0b6f6a720852e3791433148aab8b722c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR15_0</b>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0d827196cbbdebdf82554c8c04a1db6f"></a><!-- doxytag: member="stm32f4xx.h::GPIO_PUPDR_PUPDR15_1" ref="ga0d827196cbbdebdf82554c8c04a1db6f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR15_1</b>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7691154d734ec08089eb3dc28a369726"></a><!-- doxytag: member="stm32f4xx.h::GPIO_IDR_IDR_0" ref="ga7691154d734ec08089eb3dc28a369726" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IDR_IDR_0</b>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad4b3e9ceaa683b7cbc89f2507ef0f110"></a><!-- doxytag: member="stm32f4xx.h::GPIO_IDR_IDR_1" ref="gad4b3e9ceaa683b7cbc89f2507ef0f110" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IDR_IDR_1</b>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf32691b8213a6b9c7ddb164bcc66af7f"></a><!-- doxytag: member="stm32f4xx.h::GPIO_IDR_IDR_2" ref="gaf32691b8213a6b9c7ddb164bcc66af7f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IDR_IDR_2</b>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga172dc9a76f772c8e386ac0162e0a52fa"></a><!-- doxytag: member="stm32f4xx.h::GPIO_IDR_IDR_3" ref="ga172dc9a76f772c8e386ac0162e0a52fa" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IDR_IDR_3</b>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5aded5247a4fa0834a311679c593fcd7"></a><!-- doxytag: member="stm32f4xx.h::GPIO_IDR_IDR_4" ref="ga5aded5247a4fa0834a311679c593fcd7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IDR_IDR_4</b>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4e7bf44f34ab51218a24b6b9467e9166"></a><!-- doxytag: member="stm32f4xx.h::GPIO_IDR_IDR_5" ref="ga4e7bf44f34ab51218a24b6b9467e9166" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IDR_IDR_5</b>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6aa5a3c8353ab0ce15d6500baf902e8b"></a><!-- doxytag: member="stm32f4xx.h::GPIO_IDR_IDR_6" ref="ga6aa5a3c8353ab0ce15d6500baf902e8b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IDR_IDR_6</b>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaeccc9232d1758570c7dd9d8733d9f5b6"></a><!-- doxytag: member="stm32f4xx.h::GPIO_IDR_IDR_7" ref="gaeccc9232d1758570c7dd9d8733d9f5b6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IDR_IDR_7</b>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2b5f3c629daa6d4dd3ace095a127f9e1"></a><!-- doxytag: member="stm32f4xx.h::GPIO_IDR_IDR_8" ref="ga2b5f3c629daa6d4dd3ace095a127f9e1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IDR_IDR_8</b>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacd452f85fa151363ffbf1d263185ef0d"></a><!-- doxytag: member="stm32f4xx.h::GPIO_IDR_IDR_9" ref="gacd452f85fa151363ffbf1d263185ef0d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IDR_IDR_9</b>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaff38e1078878bdd79375295e7ab829b5"></a><!-- doxytag: member="stm32f4xx.h::GPIO_IDR_IDR_10" ref="gaff38e1078878bdd79375295e7ab829b5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IDR_IDR_10</b>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga84c3f48e386abf1f6d97e4fb86cbaa7c"></a><!-- doxytag: member="stm32f4xx.h::GPIO_IDR_IDR_11" ref="ga84c3f48e386abf1f6d97e4fb86cbaa7c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IDR_IDR_11</b>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaec151d78711f0274d3ab5b239884e645"></a><!-- doxytag: member="stm32f4xx.h::GPIO_IDR_IDR_12" ref="gaec151d78711f0274d3ab5b239884e645" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IDR_IDR_12</b>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6771a14a3c52f397295737e509633b05"></a><!-- doxytag: member="stm32f4xx.h::GPIO_IDR_IDR_13" ref="ga6771a14a3c52f397295737e509633b05" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IDR_IDR_13</b>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae0b8882f4473b5d65266792ed631f0bb"></a><!-- doxytag: member="stm32f4xx.h::GPIO_IDR_IDR_14" ref="gae0b8882f4473b5d65266792ed631f0bb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IDR_IDR_14</b>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5fa9b2bca3451f0be4560333692fb5a4"></a><!-- doxytag: member="stm32f4xx.h::GPIO_IDR_IDR_15" ref="ga5fa9b2bca3451f0be4560333692fb5a4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IDR_IDR_15</b>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5485fbd720ed7ddb22eb3ec11245efbc"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OTYPER_IDR_0" ref="ga5485fbd720ed7ddb22eb3ec11245efbc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_IDR_0</b>&#160;&#160;&#160;GPIO_IDR_IDR_0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf13669e5ac3f49834766cd99be03a0d7"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OTYPER_IDR_1" ref="gaf13669e5ac3f49834766cd99be03a0d7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_IDR_1</b>&#160;&#160;&#160;GPIO_IDR_IDR_1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad3936b414ffd9d8a7a546ecf5bee71c3"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OTYPER_IDR_2" ref="gad3936b414ffd9d8a7a546ecf5bee71c3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_IDR_2</b>&#160;&#160;&#160;GPIO_IDR_IDR_2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaba6136975598a69ca053a924534829f2"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OTYPER_IDR_3" ref="gaba6136975598a69ca053a924534829f2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_IDR_3</b>&#160;&#160;&#160;GPIO_IDR_IDR_3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab4b22966bfccc5de30156b87a60db42a"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OTYPER_IDR_4" ref="gab4b22966bfccc5de30156b87a60db42a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_IDR_4</b>&#160;&#160;&#160;GPIO_IDR_IDR_4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga503034ab19d01c3c5535208dbdaa5160"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OTYPER_IDR_5" ref="ga503034ab19d01c3c5535208dbdaa5160" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_IDR_5</b>&#160;&#160;&#160;GPIO_IDR_IDR_5</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad6b972f5d1e519823d58098533346aa2"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OTYPER_IDR_6" ref="gad6b972f5d1e519823d58098533346aa2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_IDR_6</b>&#160;&#160;&#160;GPIO_IDR_IDR_6</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1360495ee0a8ee3f1a6e858744b76693"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OTYPER_IDR_7" ref="ga1360495ee0a8ee3f1a6e858744b76693" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_IDR_7</b>&#160;&#160;&#160;GPIO_IDR_IDR_7</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0999b31939326c4558ff7383fb1d45c3"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OTYPER_IDR_8" ref="ga0999b31939326c4558ff7383fb1d45c3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_IDR_8</b>&#160;&#160;&#160;GPIO_IDR_IDR_8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga86496faba77364680e3abb58b99636b3"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OTYPER_IDR_9" ref="ga86496faba77364680e3abb58b99636b3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_IDR_9</b>&#160;&#160;&#160;GPIO_IDR_IDR_9</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga38f82a10903250be4e628771b0276761"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OTYPER_IDR_10" ref="ga38f82a10903250be4e628771b0276761" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_IDR_10</b>&#160;&#160;&#160;GPIO_IDR_IDR_10</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4b3d81079aa482c4670efbe56da9c827"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OTYPER_IDR_11" ref="ga4b3d81079aa482c4670efbe56da9c827" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_IDR_11</b>&#160;&#160;&#160;GPIO_IDR_IDR_11</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf53e6338143d8457b3db5c6846349910"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OTYPER_IDR_12" ref="gaf53e6338143d8457b3db5c6846349910" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_IDR_12</b>&#160;&#160;&#160;GPIO_IDR_IDR_12</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5afdc7a368dcf575096f85deaea5ef01"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OTYPER_IDR_13" ref="ga5afdc7a368dcf575096f85deaea5ef01" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_IDR_13</b>&#160;&#160;&#160;GPIO_IDR_IDR_13</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2ecbcd9d656d45bb5de5da1506ed1234"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OTYPER_IDR_14" ref="ga2ecbcd9d656d45bb5de5da1506ed1234" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_IDR_14</b>&#160;&#160;&#160;GPIO_IDR_IDR_14</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga63220a77d16ca7e1475c67cfdf1ad8fd"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OTYPER_IDR_15" ref="ga63220a77d16ca7e1475c67cfdf1ad8fd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_IDR_15</b>&#160;&#160;&#160;GPIO_IDR_IDR_15</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga42386f40895bc86ff49eefe80708bbc6"></a><!-- doxytag: member="stm32f4xx.h::GPIO_ODR_ODR_0" ref="ga42386f40895bc86ff49eefe80708bbc6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_ODR_ODR_0</b>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7680b11616859cd0f462703224511fb2"></a><!-- doxytag: member="stm32f4xx.h::GPIO_ODR_ODR_1" ref="ga7680b11616859cd0f462703224511fb2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_ODR_ODR_1</b>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae93b86fd4c1bfcfafc42bf820c17c019"></a><!-- doxytag: member="stm32f4xx.h::GPIO_ODR_ODR_2" ref="gae93b86fd4c1bfcfafc42bf820c17c019" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_ODR_ODR_2</b>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3fffcd41fa6347ce4b61e6abbae55c7a"></a><!-- doxytag: member="stm32f4xx.h::GPIO_ODR_ODR_3" ref="ga3fffcd41fa6347ce4b61e6abbae55c7a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_ODR_ODR_3</b>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac9b5f55a1f9dda2285576a276d0fb0e2"></a><!-- doxytag: member="stm32f4xx.h::GPIO_ODR_ODR_4" ref="gac9b5f55a1f9dda2285576a276d0fb0e2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_ODR_ODR_4</b>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6723e4adf0b6b333f74e15e00a60a4db"></a><!-- doxytag: member="stm32f4xx.h::GPIO_ODR_ODR_5" ref="ga6723e4adf0b6b333f74e15e00a60a4db" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_ODR_ODR_5</b>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga202234d8f40086f6343e30597b52c838"></a><!-- doxytag: member="stm32f4xx.h::GPIO_ODR_ODR_6" ref="ga202234d8f40086f6343e30597b52c838" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_ODR_ODR_6</b>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3c713b846aa56d5a31b2e4525d705679"></a><!-- doxytag: member="stm32f4xx.h::GPIO_ODR_ODR_7" ref="ga3c713b846aa56d5a31b2e4525d705679" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_ODR_ODR_7</b>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaabe9c0b33000bbfe71f107cce0af0eb2"></a><!-- doxytag: member="stm32f4xx.h::GPIO_ODR_ODR_8" ref="gaabe9c0b33000bbfe71f107cce0af0eb2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_ODR_ODR_8</b>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga25f53481a7575ebb0eb5477950673188"></a><!-- doxytag: member="stm32f4xx.h::GPIO_ODR_ODR_9" ref="ga25f53481a7575ebb0eb5477950673188" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_ODR_ODR_9</b>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5e2817e62685ec81d3ca6674d8e75187"></a><!-- doxytag: member="stm32f4xx.h::GPIO_ODR_ODR_10" ref="ga5e2817e62685ec81d3ca6674d8e75187" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_ODR_ODR_10</b>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6022058342e528d097d2d352ccb3210c"></a><!-- doxytag: member="stm32f4xx.h::GPIO_ODR_ODR_11" ref="ga6022058342e528d097d2d352ccb3210c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_ODR_ODR_11</b>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6df2c7bfa97e4536c3c112fa6dc00992"></a><!-- doxytag: member="stm32f4xx.h::GPIO_ODR_ODR_12" ref="ga6df2c7bfa97e4536c3c112fa6dc00992" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_ODR_ODR_12</b>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab7a51e706f1931e6ac3ddd117242da23"></a><!-- doxytag: member="stm32f4xx.h::GPIO_ODR_ODR_13" ref="gab7a51e706f1931e6ac3ddd117242da23" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_ODR_ODR_13</b>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga090cea405c38fd8c48f77e561deaaa07"></a><!-- doxytag: member="stm32f4xx.h::GPIO_ODR_ODR_14" ref="ga090cea405c38fd8c48f77e561deaaa07" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_ODR_ODR_14</b>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga527b7d78707f17edfe826be72aa59fdc"></a><!-- doxytag: member="stm32f4xx.h::GPIO_ODR_ODR_15" ref="ga527b7d78707f17edfe826be72aa59fdc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_ODR_ODR_15</b>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga29dbb08cef82cec8fac9a0044f80d31b"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OTYPER_ODR_0" ref="ga29dbb08cef82cec8fac9a0044f80d31b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_ODR_0</b>&#160;&#160;&#160;GPIO_ODR_ODR_0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga94b10e532cafe20fe2c2e7afa91150b3"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OTYPER_ODR_1" ref="ga94b10e532cafe20fe2c2e7afa91150b3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_ODR_1</b>&#160;&#160;&#160;GPIO_ODR_ODR_1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae0d55284e587dfd6357e124fc8ab4014"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OTYPER_ODR_2" ref="gae0d55284e587dfd6357e124fc8ab4014" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_ODR_2</b>&#160;&#160;&#160;GPIO_ODR_ODR_2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga00f7272497c2d79c2651812c716f5f00"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OTYPER_ODR_3" ref="ga00f7272497c2d79c2651812c716f5f00" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_ODR_3</b>&#160;&#160;&#160;GPIO_ODR_ODR_3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4d1b9031a6c8ae6e1c1b7f8affb5689e"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OTYPER_ODR_4" ref="ga4d1b9031a6c8ae6e1c1b7f8affb5689e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_ODR_4</b>&#160;&#160;&#160;GPIO_ODR_ODR_4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8cd860ae29854fe80c9e410e7e6cc957"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OTYPER_ODR_5" ref="ga8cd860ae29854fe80c9e410e7e6cc957" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_ODR_5</b>&#160;&#160;&#160;GPIO_ODR_ODR_5</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga75b2cd9cf5cae35759f2b38cc0020a06"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OTYPER_ODR_6" ref="ga75b2cd9cf5cae35759f2b38cc0020a06" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_ODR_6</b>&#160;&#160;&#160;GPIO_ODR_ODR_6</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3a6427032856cd00e7a0b87279cf8e85"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OTYPER_ODR_7" ref="ga3a6427032856cd00e7a0b87279cf8e85" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_ODR_7</b>&#160;&#160;&#160;GPIO_ODR_ODR_7</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3f30b73464b5d452c0217349b5294fe2"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OTYPER_ODR_8" ref="ga3f30b73464b5d452c0217349b5294fe2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_ODR_8</b>&#160;&#160;&#160;GPIO_ODR_ODR_8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga20b3f0dd86d1dd8edbe20c09412e2297"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OTYPER_ODR_9" ref="ga20b3f0dd86d1dd8edbe20c09412e2297" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_ODR_9</b>&#160;&#160;&#160;GPIO_ODR_ODR_9</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf471b28dec1fdf0916e7beaa87d902a4"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OTYPER_ODR_10" ref="gaf471b28dec1fdf0916e7beaa87d902a4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_ODR_10</b>&#160;&#160;&#160;GPIO_ODR_ODR_10</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3ac73a7dd714babf1ab5894b4460dacc"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OTYPER_ODR_11" ref="ga3ac73a7dd714babf1ab5894b4460dacc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_ODR_11</b>&#160;&#160;&#160;GPIO_ODR_ODR_11</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaabcfc202ec3ee578aee32375a092a23d"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OTYPER_ODR_12" ref="gaabcfc202ec3ee578aee32375a092a23d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_ODR_12</b>&#160;&#160;&#160;GPIO_ODR_ODR_12</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad4f9a8a4dcf381e58a0ab84c3744d063"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OTYPER_ODR_13" ref="gad4f9a8a4dcf381e58a0ab84c3744d063" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_ODR_13</b>&#160;&#160;&#160;GPIO_ODR_ODR_13</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga38b35b661a670ae2afd11258398b7fb1"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OTYPER_ODR_14" ref="ga38b35b661a670ae2afd11258398b7fb1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_ODR_14</b>&#160;&#160;&#160;GPIO_ODR_ODR_14</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga267734cd2559e9cbf5c4041720e16d1e"></a><!-- doxytag: member="stm32f4xx.h::GPIO_OTYPER_ODR_15" ref="ga267734cd2559e9cbf5c4041720e16d1e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_ODR_15</b>&#160;&#160;&#160;GPIO_ODR_ODR_15</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4b69748fd2f5e2890e784bc0970b31d5"></a><!-- doxytag: member="stm32f4xx.h::GPIO_BSRR_BS_0" ref="ga4b69748fd2f5e2890e784bc0970b31d5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BS_0</b>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa887cd170c757a2954ae8384908d030a"></a><!-- doxytag: member="stm32f4xx.h::GPIO_BSRR_BS_1" ref="gaa887cd170c757a2954ae8384908d030a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BS_1</b>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa59c6fcfc63587ebe3cbf640cc74776a"></a><!-- doxytag: member="stm32f4xx.h::GPIO_BSRR_BS_2" ref="gaa59c6fcfc63587ebe3cbf640cc74776a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BS_2</b>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac41aaeaf32b8837f8f6e29e09ed92152"></a><!-- doxytag: member="stm32f4xx.h::GPIO_BSRR_BS_3" ref="gac41aaeaf32b8837f8f6e29e09ed92152" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BS_3</b>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga002773af2697ddca1bac26831cfbf231"></a><!-- doxytag: member="stm32f4xx.h::GPIO_BSRR_BS_4" ref="ga002773af2697ddca1bac26831cfbf231" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BS_4</b>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf9f2671eae81f28d0054b62ca5e2f763"></a><!-- doxytag: member="stm32f4xx.h::GPIO_BSRR_BS_5" ref="gaf9f2671eae81f28d0054b62ca5e2f763" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BS_5</b>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5dab92d27518649b3807aa4c8ef376b6"></a><!-- doxytag: member="stm32f4xx.h::GPIO_BSRR_BS_6" ref="ga5dab92d27518649b3807aa4c8ef376b6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BS_6</b>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaac4945b022950bdb9570e744279a0dd6"></a><!-- doxytag: member="stm32f4xx.h::GPIO_BSRR_BS_7" ref="gaac4945b022950bdb9570e744279a0dd6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BS_7</b>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga648026b2f11d992bb0e3383644be4eb9"></a><!-- doxytag: member="stm32f4xx.h::GPIO_BSRR_BS_8" ref="ga648026b2f11d992bb0e3383644be4eb9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BS_8</b>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9db2ccea6361f65c6bf156aa57cd4b88"></a><!-- doxytag: member="stm32f4xx.h::GPIO_BSRR_BS_9" ref="ga9db2ccea6361f65c6bf156aa57cd4b88" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BS_9</b>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa58e335b962fc81af70d19dbd09d9137"></a><!-- doxytag: member="stm32f4xx.h::GPIO_BSRR_BS_10" ref="gaa58e335b962fc81af70d19dbd09d9137" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BS_10</b>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5744153a68c73330e2ebe9a9a0ef8036"></a><!-- doxytag: member="stm32f4xx.h::GPIO_BSRR_BS_11" ref="ga5744153a68c73330e2ebe9a9a0ef8036" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BS_11</b>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga78652a72a05249db1d343735d1764208"></a><!-- doxytag: member="stm32f4xx.h::GPIO_BSRR_BS_12" ref="ga78652a72a05249db1d343735d1764208" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BS_12</b>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6367e64393bc954efa6fdce80e94f1be"></a><!-- doxytag: member="stm32f4xx.h::GPIO_BSRR_BS_13" ref="ga6367e64393bc954efa6fdce80e94f1be" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BS_13</b>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa8c5c56ab4bc16dd7341203c73899e41"></a><!-- doxytag: member="stm32f4xx.h::GPIO_BSRR_BS_14" ref="gaa8c5c56ab4bc16dd7341203c73899e41" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BS_14</b>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga66c0c77c304415bdccf47a0f08b58e4d"></a><!-- doxytag: member="stm32f4xx.h::GPIO_BSRR_BS_15" ref="ga66c0c77c304415bdccf47a0f08b58e4d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BS_15</b>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga831554de814ae2941c7f527ed6b0a742"></a><!-- doxytag: member="stm32f4xx.h::GPIO_BSRR_BR_0" ref="ga831554de814ae2941c7f527ed6b0a742" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BR_0</b>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6cf488fcb38fc660f7e3d1820a12ae07"></a><!-- doxytag: member="stm32f4xx.h::GPIO_BSRR_BR_1" ref="ga6cf488fcb38fc660f7e3d1820a12ae07" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BR_1</b>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7fe0f9386b50b899fdf1f9008c54f893"></a><!-- doxytag: member="stm32f4xx.h::GPIO_BSRR_BR_2" ref="ga7fe0f9386b50b899fdf1f9008c54f893" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BR_2</b>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga42b377f0c5f564fb39480afe43ee8796"></a><!-- doxytag: member="stm32f4xx.h::GPIO_BSRR_BR_3" ref="ga42b377f0c5f564fb39480afe43ee8796" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BR_3</b>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab723c0327da5fb41fe366416b7d61d88"></a><!-- doxytag: member="stm32f4xx.h::GPIO_BSRR_BR_4" ref="gab723c0327da5fb41fe366416b7d61d88" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BR_4</b>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0d6d8644953029e183eda4404fe9bd27"></a><!-- doxytag: member="stm32f4xx.h::GPIO_BSRR_BR_5" ref="ga0d6d8644953029e183eda4404fe9bd27" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BR_5</b>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga59e4a03667e8a750fd2e775edc44ecbe"></a><!-- doxytag: member="stm32f4xx.h::GPIO_BSRR_BR_6" ref="ga59e4a03667e8a750fd2e775edc44ecbe" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BR_6</b>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafca85d377fe820e5099d870342d634a8"></a><!-- doxytag: member="stm32f4xx.h::GPIO_BSRR_BR_7" ref="gafca85d377fe820e5099d870342d634a8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BR_7</b>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab02c6e6e879085fd8912facf86d822cd"></a><!-- doxytag: member="stm32f4xx.h::GPIO_BSRR_BR_8" ref="gab02c6e6e879085fd8912facf86d822cd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BR_8</b>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga47ff03b3d52a7f40ae15cc167b34cc58"></a><!-- doxytag: member="stm32f4xx.h::GPIO_BSRR_BR_9" ref="ga47ff03b3d52a7f40ae15cc167b34cc58" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BR_9</b>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7c14a1c84cc91ff1d21b6802cda7d7ef"></a><!-- doxytag: member="stm32f4xx.h::GPIO_BSRR_BR_10" ref="ga7c14a1c84cc91ff1d21b6802cda7d7ef" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BR_10</b>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga498185a76dcc2305113c5d168c2844d9"></a><!-- doxytag: member="stm32f4xx.h::GPIO_BSRR_BR_11" ref="ga498185a76dcc2305113c5d168c2844d9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BR_11</b>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga222460b26eaba7d333bb4d4ae9426aff"></a><!-- doxytag: member="stm32f4xx.h::GPIO_BSRR_BR_12" ref="ga222460b26eaba7d333bb4d4ae9426aff" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BR_12</b>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaca2dc3bd09745f8de6c6788fb1d106af"></a><!-- doxytag: member="stm32f4xx.h::GPIO_BSRR_BR_13" ref="gaca2dc3bd09745f8de6c6788fb1d106af" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BR_13</b>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga67c96f72bdd15516e22097a3a3dad5f1"></a><!-- doxytag: member="stm32f4xx.h::GPIO_BSRR_BR_14" ref="ga67c96f72bdd15516e22097a3a3dad5f1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BR_14</b>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6eaa59f6afa3fcebaf2a27c31ae38544"></a><!-- doxytag: member="stm32f4xx.h::GPIO_BSRR_BR_15" ref="ga6eaa59f6afa3fcebaf2a27c31ae38544" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BR_15</b>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad7d828c238e95cab83f262fac028ec4e"></a><!-- doxytag: member="stm32f4xx.h::HASH_CR_INIT" ref="gad7d828c238e95cab83f262fac028ec4e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>HASH_CR_INIT</b>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacffa826f34e3997c3288ed568b391cb1"></a><!-- doxytag: member="stm32f4xx.h::HASH_CR_DMAE" ref="gacffa826f34e3997c3288ed568b391cb1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>HASH_CR_DMAE</b>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5ad8c319a2f6bc2c050f18b370c495ee"></a><!-- doxytag: member="stm32f4xx.h::HASH_CR_DATATYPE" ref="ga5ad8c319a2f6bc2c050f18b370c495ee" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>HASH_CR_DATATYPE</b>&#160;&#160;&#160;((uint32_t)0x00000030)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabaadf76762e211dc840e3bac1204a59a"></a><!-- doxytag: member="stm32f4xx.h::HASH_CR_DATATYPE_0" ref="gabaadf76762e211dc840e3bac1204a59a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>HASH_CR_DATATYPE_0</b>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6b5f8d43cd72da03998d6557647bee9c"></a><!-- doxytag: member="stm32f4xx.h::HASH_CR_DATATYPE_1" ref="ga6b5f8d43cd72da03998d6557647bee9c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>HASH_CR_DATATYPE_1</b>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8fe7196086d41218655e176591247a48"></a><!-- doxytag: member="stm32f4xx.h::HASH_CR_MODE" ref="ga8fe7196086d41218655e176591247a48" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>HASH_CR_MODE</b>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1790e5b64fce305c27c6bf50cdbd5fe9"></a><!-- doxytag: member="stm32f4xx.h::HASH_CR_ALGO" ref="ga1790e5b64fce305c27c6bf50cdbd5fe9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>HASH_CR_ALGO</b>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa21688b9c592b70eabe9ed4b6eeeac12"></a><!-- doxytag: member="stm32f4xx.h::HASH_CR_NBW" ref="gaa21688b9c592b70eabe9ed4b6eeeac12" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>HASH_CR_NBW</b>&#160;&#160;&#160;((uint32_t)0x00000F00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab132d9ddeca0aacfd27ba5ea3b19cdc9"></a><!-- doxytag: member="stm32f4xx.h::HASH_CR_NBW_0" ref="gab132d9ddeca0aacfd27ba5ea3b19cdc9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>HASH_CR_NBW_0</b>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaee622ae1377f07d2419c360ae12ac563"></a><!-- doxytag: member="stm32f4xx.h::HASH_CR_NBW_1" ref="gaee622ae1377f07d2419c360ae12ac563" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>HASH_CR_NBW_1</b>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac78ee752761beff6aba7294e5576c6a2"></a><!-- doxytag: member="stm32f4xx.h::HASH_CR_NBW_2" ref="gac78ee752761beff6aba7294e5576c6a2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>HASH_CR_NBW_2</b>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad07fc5ec331992aec05c4b064400f250"></a><!-- doxytag: member="stm32f4xx.h::HASH_CR_NBW_3" ref="gad07fc5ec331992aec05c4b064400f250" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>HASH_CR_NBW_3</b>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0f5948a6978b477adba2964e542775c9"></a><!-- doxytag: member="stm32f4xx.h::HASH_CR_DINNE" ref="ga0f5948a6978b477adba2964e542775c9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>HASH_CR_DINNE</b>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga476515115229baeb8ae7aa9996195e44"></a><!-- doxytag: member="stm32f4xx.h::HASH_CR_LKEY" ref="ga476515115229baeb8ae7aa9996195e44" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>HASH_CR_LKEY</b>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7bf9d52ad29a5e3a891f533c04be625f"></a><!-- doxytag: member="stm32f4xx.h::HASH_STR_NBW" ref="ga7bf9d52ad29a5e3a891f533c04be625f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>HASH_STR_NBW</b>&#160;&#160;&#160;((uint32_t)0x0000001F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5f5859fc7b0b2186423484cf79ff9c76"></a><!-- doxytag: member="stm32f4xx.h::HASH_STR_NBW_0" ref="ga5f5859fc7b0b2186423484cf79ff9c76" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>HASH_STR_NBW_0</b>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5bcd7ffbaa01da2e88a180c32bd4ddcb"></a><!-- doxytag: member="stm32f4xx.h::HASH_STR_NBW_1" ref="ga5bcd7ffbaa01da2e88a180c32bd4ddcb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>HASH_STR_NBW_1</b>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3442ec5aab7509a4e544b3067e7bf749"></a><!-- doxytag: member="stm32f4xx.h::HASH_STR_NBW_2" ref="ga3442ec5aab7509a4e544b3067e7bf749" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>HASH_STR_NBW_2</b>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga038eee3a0a72e82555c0ed3eae038804"></a><!-- doxytag: member="stm32f4xx.h::HASH_STR_NBW_3" ref="ga038eee3a0a72e82555c0ed3eae038804" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>HASH_STR_NBW_3</b>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0a131f1d3567bebcc782f38f5879f5eb"></a><!-- doxytag: member="stm32f4xx.h::HASH_STR_NBW_4" ref="ga0a131f1d3567bebcc782f38f5879f5eb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>HASH_STR_NBW_4</b>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0728426e6f0324be8633a6b5a72ec185"></a><!-- doxytag: member="stm32f4xx.h::HASH_STR_DCAL" ref="ga0728426e6f0324be8633a6b5a72ec185" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>HASH_STR_DCAL</b>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga74b5495f1d0908e950ef88b8809f5762"></a><!-- doxytag: member="stm32f4xx.h::HASH_IMR_DINIM" ref="ga74b5495f1d0908e950ef88b8809f5762" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>HASH_IMR_DINIM</b>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2b459bd9c09494f9a5c343b4e0d0476e"></a><!-- doxytag: member="stm32f4xx.h::HASH_IMR_DCIM" ref="ga2b459bd9c09494f9a5c343b4e0d0476e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>HASH_IMR_DCIM</b>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8ea8072b709747ddb1a39818cb125d68"></a><!-- doxytag: member="stm32f4xx.h::HASH_SR_DINIS" ref="ga8ea8072b709747ddb1a39818cb125d68" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>HASH_SR_DINIS</b>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab6784f29dbc4cc499725213509d3c453"></a><!-- doxytag: member="stm32f4xx.h::HASH_SR_DCIS" ref="gab6784f29dbc4cc499725213509d3c453" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>HASH_SR_DCIS</b>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf9273a6086423312265eebb04d9c33f6"></a><!-- doxytag: member="stm32f4xx.h::HASH_SR_DMAS" ref="gaf9273a6086423312265eebb04d9c33f6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>HASH_SR_DMAS</b>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga593ce96817f5a30039f32960fb82488d"></a><!-- doxytag: member="stm32f4xx.h::HASH_SR_BUSY" ref="ga593ce96817f5a30039f32960fb82488d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>HASH_SR_BUSY</b>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga953b0d38414808db79da116842ed3262">I2C_CR1_PE</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4cfee7b020a49bd037fa7cf27c796abc">I2C_CR1_SMBUS</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga001198ff898802888edf58f56d5371c9">I2C_CR1_SMBTYPE</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4598185d9092edfbf943464bcbb342ac">I2C_CR1_ENARP</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40d2eb849f9d55e6298035b61e84ca42">I2C_CR1_ENPEC</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d8c219193b11f8507d7b85831d14912">I2C_CR1_ENGC</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga197aaca79f64e832af3a0a0864c2a08c">I2C_CR1_NOSTRETCH</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ca7f18dd5bc1130dbefae4ff8736143">I2C_CR1_START</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace70293f3dfa24d448b600fc58e45223">I2C_CR1_STOP</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf933b105259a4bc46a957576adb8d96d">I2C_CR1_ACK</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34721958229a5983f2e95dfeaa8e55c3">I2C_CR1_POS</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab4d0119253d93a106b5ca704e5020c12">I2C_CR1_PEC</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56729ccf93c5d9f5b5b05002e3a2323c">I2C_CR1_ALERT</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8dc661ef13da02e5bcb943f2003d576d">I2C_CR1_SWRST</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga293fbe15ed5fd1fc95915bd6437859e7">I2C_CR2_FREQ</a>&#160;&#160;&#160;((uint16_t)0x003F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09d944f5260f40a0eb714d41859e0d23">I2C_CR2_FREQ_0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25ab0ef2a7795e3326900b277479d89c">I2C_CR2_FREQ_1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga657af5a02534cc900cbddc260319d845">I2C_CR2_FREQ_2</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga655214f8327fd1322998c9d8bffe308d">I2C_CR2_FREQ_3</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3382a7262743bc824985af7339449386">I2C_CR2_FREQ_4</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3b1a2b777fcf158c9e4264485682a20">I2C_CR2_FREQ_5</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f14ae48e4609c2b3645211234cba974">I2C_CR2_ITERREN</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b1ebaf8173090ec469b055b98e585d2">I2C_CR2_ITEVTEN</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2efbe5d96ed0ce447a45a62e8317a68a">I2C_CR2_ITBUFEN</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb81d5c91486b873bd0bf279a4ffcf69">I2C_CR2_DMAEN</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a0955008cbabbb6b726ba0b4f8da609">I2C_CR2_LAST</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8250616a993a5f2bb04cd0f116005864">I2C_OAR1_ADD1_7</a>&#160;&#160;&#160;((uint16_t)0x00FE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8141dcd63a8429a64d488cc78ef3ec1">I2C_OAR1_ADD8_9</a>&#160;&#160;&#160;((uint16_t)0x0300)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b7c20c81f79d17921718412b8fca6d7">I2C_OAR1_ADD0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga499a61f0013c5c6fe38b848901f58769">I2C_OAR1_ADD1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab44a263e36a7f34d922ff124aebd99c3">I2C_OAR1_ADD2</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9584dca3b1b414a63cf7ba75e557155b">I2C_OAR1_ADD3</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga110b915b907f4bf29ff03da1f077bd97">I2C_OAR1_ADD4</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0856dee2657cf0a04d79084da86988ca">I2C_OAR1_ADD5</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5507af6154f60125dadc4654f57776ca">I2C_OAR1_ADD6</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca710515f0aac5abdac02a630e09097c">I2C_OAR1_ADD7</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab945eba8b842a253cc64cce722537264">I2C_OAR1_ADD8</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga10cf2dfc6b1ed55413be06acca413430">I2C_OAR1_ADD9</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d8df80cd27313c896e887aae81fa639">I2C_OAR1_ADDMODE</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab83ed1ee64439cb2734a708445f37e94">I2C_OAR2_ENDUAL</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd3d8fd1de1f16d051efb52dd3d657c4">I2C_OAR2_ADD2</a>&#160;&#160;&#160;((uint8_t)0xFE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac43021a4a7f79672d27c36a469b301d5">I2C_DR_DR</a>&#160;&#160;&#160;((uint8_t)0xFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6935c920da59d755d0cf834548a70ec4">I2C_SR1_SB</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3db361a4d9dd84b187085a11d933b45d">I2C_SR1_ADDR</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb279f85d78cfe5abd3eeb0b40a65ab1">I2C_SR1_BTF</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6faaa55a1e48aa7c1f2b69669901445d">I2C_SR1_ADD10</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaafcea4cdbe2f6da31566c897fa893a7c">I2C_SR1_STOPF</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6ebe33c992611bc2e25bbb01c1441a5">I2C_SR1_RXNE</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdc4da49c163910203255e384591b6f7">I2C_SR1_TXE</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d12990c90ab0757dcfea150ea50b227">I2C_SR1_BERR</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbc52f6ec6172c71d8b026a22c2f69d2">I2C_SR1_ARLO</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62aa2496d4b3955214a16a7bd998fd88">I2C_SR1_AF</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad42d2435d2e64bf710c701c9b17adfb4">I2C_SR1_OVR</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b2976279024e832e53ad12796a7bb71">I2C_SR1_PECERR</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef3a1e4921d7c509d1b639c67882c4c9">I2C_SR1_TIMEOUT</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8df36c38deb8791d0ac3cb5881298c1c">I2C_SR1_SMBALERT</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75cc361adf0e72e33d6771ebfa17b52d">I2C_SR2_MSL</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b1e75a82da73ae2873cff1cd27c3179">I2C_SR2_BUSY</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga288b20416b42a79e591aa80d9a690fca">I2C_SR2_TRA</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3aeb79cbe04f7ec1e3c2615921c4fab">I2C_SR2_GENCALL</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafcf50334903013177a8c6f4e36b8d6fe">I2C_SR2_SMBDEFAULT</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa07cf3e404f9f57e98d1ba3793079c80">I2C_SR2_SMBHOST</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79a6a21835e06d9bc48009f4269b7798">I2C_SR2_DUALF</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a4fd5d9c9e2593be920d19a5f6ae732">I2C_SR2_PEC</a>&#160;&#160;&#160;((uint16_t)0xFF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de">I2C_CCR_CCR</a>&#160;&#160;&#160;((uint16_t)0x0FFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga851c8a6b598d54c1a805b1632a4078e5">I2C_CCR_DUTY</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea64e5d7eba609ac9a84964bc0bc2def">I2C_CCR_FS</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff77a39aba630647af62dc7f1a5dc218">I2C_TRISE_TRISE</a>&#160;&#160;&#160;((uint8_t)0x3F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga957f7d5f8a0ec1a6956a7f05cfbd97c2">IWDG_KR_KEY</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4de39c5672f17d326fceb5adc9adc090">IWDG_PR_PR</a>&#160;&#160;&#160;((uint8_t)0x07)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b727e7882603df1684cbf230520ca76">IWDG_PR_PR_0</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafba2551b90c68d95c736a116224b473e">IWDG_PR_PR_1</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55a1d7fde4e3e724a8644652ba9bb2b9">IWDG_PR_PR_2</a>&#160;&#160;&#160;((uint8_t)0x04)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87024bbb19f26def4c4c1510b22d3033">IWDG_RLR_RL</a>&#160;&#160;&#160;((uint16_t)0x0FFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga269bd5618ba773d32275b93be004c554">IWDG_SR_PVU</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadffb8339e556a3b10120b15f0dacc232">IWDG_SR_RVU</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3aeb8d6f2539b0a3a4b851aeba0eea66">PWR_CR_LPDS</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115">PWR_CR_PDDS</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3928de64f633b84770b1cfecea702fa7">PWR_CR_CWUF</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab44484cacc35c80cf82eb011d6cbe13a">PWR_CR_CSBF</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05d5c39759e69a294c0ab9bea8f142e5">PWR_CR_PVDE</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac73c24d43953c7598e42acdd4c4e7435">PWR_CR_PLS</a>&#160;&#160;&#160;((uint16_t)0x00E0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacef447510818c468c202e3b4991ea08e">PWR_CR_PLS_0</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafcd19d78943514a2f695a39b45594623">PWR_CR_PLS_1</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a8986ee557f443d4a8eebf68026bd52">PWR_CR_PLS_2</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb6b904b20d7e4fff958c75748861216">PWR_CR_PLS_LEV0</a>&#160;&#160;&#160;((uint16_t)0x0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15b71263f73f0c4e53ca91fc8d096818">PWR_CR_PLS_LEV1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ea128abc2fc4252b53d09ca2850e69e">PWR_CR_PLS_LEV2</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c1782980a2fb12de80058729a74f174">PWR_CR_PLS_LEV3</a>&#160;&#160;&#160;((uint16_t)0x0060)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0fe79f097ea6c30a4ccf69ed3e177f85">PWR_CR_PLS_LEV4</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga326781d09a07b4d215424fbbae11b7b2">PWR_CR_PLS_LEV5</a>&#160;&#160;&#160;((uint16_t)0x00A0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf">PWR_CR_PLS_LEV6</a>&#160;&#160;&#160;((uint16_t)0x00C0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95e3b301b5470ae94d32c53a9fbdfc8b">PWR_CR_PLS_LEV7</a>&#160;&#160;&#160;((uint16_t)0x00E0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718">PWR_CR_DBP</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc01f8b6d4bd0294f745fde6d8e57002">PWR_CR_FPDS</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaccc33f1ba4e374e116ffa50f3a503030">PWR_CR_VOS</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga56b78f2f76a841d2e8ddd56299b8d3e2"></a><!-- doxytag: member="stm32f4xx.h::PWR_CR_PMODE" ref="ga56b78f2f76a841d2e8ddd56299b8d3e2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWR_CR_PMODE</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaccc33f1ba4e374e116ffa50f3a503030">PWR_CR_VOS</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9465bb7ad9ca936688344e2a077539e6">PWR_CSR_WUF</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab4fd42f153660593cad6f4fe22ff76bb">PWR_CSR_SBF</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3535ce181895cc00afeb28dcac68d04c">PWR_CSR_PVDO</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga939410de980c5bc297ff04bcf30875cc">PWR_CSR_BRR</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ac8c15a08bbee754ea720b0d4a4f580">PWR_CSR_EWUP</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f99becaceb185431dbf46fb22718d0a">PWR_CSR_BRE</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4126ed19cce54a5411ff8dd440171695">PWR_CSR_VOSRDY</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga017220a84cc5ab813eee18edd6309827"></a><!-- doxytag: member="stm32f4xx.h::PWR_CSR_REGRDY" ref="ga017220a84cc5ab813eee18edd6309827" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWR_CSR_REGRDY</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4126ed19cce54a5411ff8dd440171695">PWR_CSR_VOSRDY</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf4fcacf94a97f7d49a70e089b39cf474"></a><!-- doxytag: member="stm32f4xx.h::RCC_CR_HSION" ref="gaf4fcacf94a97f7d49a70e089b39cf474" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_HSION</b>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"></a><!-- doxytag: member="stm32f4xx.h::RCC_CR_HSIRDY" ref="ga9dbac3f2bc04f04ebafe1e66ae3fcf0d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_HSIRDY</b>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5cb4397b2095c31660a01b748386aa70"></a><!-- doxytag: member="stm32f4xx.h::RCC_CR_HSITRIM" ref="ga5cb4397b2095c31660a01b748386aa70" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_HSITRIM</b>&#160;&#160;&#160;((uint32_t)0x000000F8)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab999bbbc1d365d0100d34eaa9f426eb">RCC_CR_HSITRIM_0</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga569d6a29d774e0f125b0c2b3671fae3c">RCC_CR_HSITRIM_1</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga10d80d64137e36f5183f6aa7002de6f5">RCC_CR_HSITRIM_2</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe20245d2d971238dba9ee371a299ba9">RCC_CR_HSITRIM_3</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f9ab2e93a0b9b70d33812bcc5e920c1">RCC_CR_HSITRIM_4</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga67ae770db9851f14ad7c14a693f0f6d3"></a><!-- doxytag: member="stm32f4xx.h::RCC_CR_HSICAL" ref="ga67ae770db9851f14ad7c14a693f0f6d3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_HSICAL</b>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7daa7754e54d65916ddc54f37274d3a">RCC_CR_HSICAL_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78054087161dee567cadbb4b4b96fb08">RCC_CR_HSICAL_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab0c4bac85beb7de5916897f88150dc3f">RCC_CR_HSICAL_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03f71cd53f075e9d35fcbfe7ed3f6e12">RCC_CR_HSICAL_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf26eb00e1872a3754f200a3c32019e50">RCC_CR_HSICAL_4</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c5b733061a3c4c6d69a7a15cbcb0b87">RCC_CR_HSICAL_5</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee2d6b30ee4bf41d2b171adf273a6ee7">RCC_CR_HSICAL_6</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab42d5e412867df093ec2ea4b8dc2bf29">RCC_CR_HSICAL_7</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadb8228c9020595b4cf9995137b8c9a7d"></a><!-- doxytag: member="stm32f4xx.h::RCC_CR_HSEON" ref="gadb8228c9020595b4cf9995137b8c9a7d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_HSEON</b>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga86a34e00182c83409d89ff566cb02cc4"></a><!-- doxytag: member="stm32f4xx.h::RCC_CR_HSERDY" ref="ga86a34e00182c83409d89ff566cb02cc4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_HSERDY</b>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa3288090671af5a959aae4d7f7696d55"></a><!-- doxytag: member="stm32f4xx.h::RCC_CR_HSEBYP" ref="gaa3288090671af5a959aae4d7f7696d55" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_HSEBYP</b>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacc05308869ad055e1e6f2c32d738aecd"></a><!-- doxytag: member="stm32f4xx.h::RCC_CR_CSSON" ref="gacc05308869ad055e1e6f2c32d738aecd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_CSSON</b>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad0e73d5b0a4883e074d40029b49ee47e"></a><!-- doxytag: member="stm32f4xx.h::RCC_CR_PLLON" ref="gad0e73d5b0a4883e074d40029b49ee47e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_PLLON</b>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafa12d7ac6a7f0f91d066aeb2c6071888"></a><!-- doxytag: member="stm32f4xx.h::RCC_CR_PLLRDY" ref="gafa12d7ac6a7f0f91d066aeb2c6071888" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_PLLRDY</b>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3ccb8964b640530f1080f9ea549d8133"></a><!-- doxytag: member="stm32f4xx.h::RCC_CR_PLLI2SON" ref="ga3ccb8964b640530f1080f9ea549d8133" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_PLLI2SON</b>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7354703f289244a71753debf3ae26e46"></a><!-- doxytag: member="stm32f4xx.h::RCC_CR_PLLI2SRDY" ref="ga7354703f289244a71753debf3ae26e46" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_PLLI2SRDY</b>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9a42e8b9ee60126976d9be056e5e66b1"></a><!-- doxytag: member="stm32f4xx.h::RCC_PLLCFGR_PLLM" ref="ga9a42e8b9ee60126976d9be056e5e66b1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PLLCFGR_PLLM</b>&#160;&#160;&#160;((uint32_t)0x0000003F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga813e3d6b41b4338ae5aea47a2bdbab01"></a><!-- doxytag: member="stm32f4xx.h::RCC_PLLCFGR_PLLM_0" ref="ga813e3d6b41b4338ae5aea47a2bdbab01" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PLLCFGR_PLLM_0</b>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga84ae6e7405926717249a9852acda1f10"></a><!-- doxytag: member="stm32f4xx.h::RCC_PLLCFGR_PLLM_1" ref="ga84ae6e7405926717249a9852acda1f10" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PLLCFGR_PLLM_1</b>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga989f5ea1ac0275a2c15bf09408c8a4c6"></a><!-- doxytag: member="stm32f4xx.h::RCC_PLLCFGR_PLLM_2" ref="ga989f5ea1ac0275a2c15bf09408c8a4c6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PLLCFGR_PLLM_2</b>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9cdeab6a08889692656228ab1186e28c"></a><!-- doxytag: member="stm32f4xx.h::RCC_PLLCFGR_PLLM_3" ref="ga9cdeab6a08889692656228ab1186e28c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PLLCFGR_PLLM_3</b>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga20af5f07ceef21b957db9391fd8bd898"></a><!-- doxytag: member="stm32f4xx.h::RCC_PLLCFGR_PLLM_4" ref="ga20af5f07ceef21b957db9391fd8bd898" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PLLCFGR_PLLM_4</b>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga195dfe1b9b158aa00996867bebd9c225"></a><!-- doxytag: member="stm32f4xx.h::RCC_PLLCFGR_PLLM_5" ref="ga195dfe1b9b158aa00996867bebd9c225" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PLLCFGR_PLLM_5</b>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4b571901d7cdc93ca1ecc1531f26ba6a"></a><!-- doxytag: member="stm32f4xx.h::RCC_PLLCFGR_PLLN" ref="ga4b571901d7cdc93ca1ecc1531f26ba6a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PLLCFGR_PLLN</b>&#160;&#160;&#160;((uint32_t)0x00007FC0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gade84dfb497ed82c0cbbc40049ef3da2c"></a><!-- doxytag: member="stm32f4xx.h::RCC_PLLCFGR_PLLN_0" ref="gade84dfb497ed82c0cbbc40049ef3da2c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PLLCFGR_PLLN_0</b>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad54b80f8edb3a1f34d390382580edaf3"></a><!-- doxytag: member="stm32f4xx.h::RCC_PLLCFGR_PLLN_1" ref="gad54b80f8edb3a1f34d390382580edaf3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PLLCFGR_PLLN_1</b>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6c165a47d134f31f9dff12d1e6f709f3"></a><!-- doxytag: member="stm32f4xx.h::RCC_PLLCFGR_PLLN_2" ref="ga6c165a47d134f31f9dff12d1e6f709f3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PLLCFGR_PLLN_2</b>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5b19e3e1f2dbe4c2327ebee7e9647365"></a><!-- doxytag: member="stm32f4xx.h::RCC_PLLCFGR_PLLN_3" ref="ga5b19e3e1f2dbe4c2327ebee7e9647365" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PLLCFGR_PLLN_3</b>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaeb4707942496f45d3cf85acfdeb37475"></a><!-- doxytag: member="stm32f4xx.h::RCC_PLLCFGR_PLLN_4" ref="gaeb4707942496f45d3cf85acfdeb37475" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PLLCFGR_PLLN_4</b>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaefb9ac3678faab95ddc7d42b2316b8ab"></a><!-- doxytag: member="stm32f4xx.h::RCC_PLLCFGR_PLLN_5" ref="gaefb9ac3678faab95ddc7d42b2316b8ab" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PLLCFGR_PLLN_5</b>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaddfba8f0f4b9b772986a0d214dcced39"></a><!-- doxytag: member="stm32f4xx.h::RCC_PLLCFGR_PLLN_6" ref="gaddfba8f0f4b9b772986a0d214dcced39" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PLLCFGR_PLLN_6</b>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0df4b12cec2263d6acec32015035fe54"></a><!-- doxytag: member="stm32f4xx.h::RCC_PLLCFGR_PLLN_7" ref="ga0df4b12cec2263d6acec32015035fe54" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PLLCFGR_PLLN_7</b>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaff473b6dc417ef6fa361017b2f107c06"></a><!-- doxytag: member="stm32f4xx.h::RCC_PLLCFGR_PLLN_8" ref="gaff473b6dc417ef6fa361017b2f107c06" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PLLCFGR_PLLN_8</b>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2561745be271ee828e26de601f72162d"></a><!-- doxytag: member="stm32f4xx.h::RCC_PLLCFGR_PLLP" ref="ga2561745be271ee828e26de601f72162d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PLLCFGR_PLLP</b>&#160;&#160;&#160;((uint32_t)0x00030000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga46e5cb0fc1122e12425c26b5ed91bcfd"></a><!-- doxytag: member="stm32f4xx.h::RCC_PLLCFGR_PLLP_0" ref="ga46e5cb0fc1122e12425c26b5ed91bcfd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PLLCFGR_PLLP_0</b>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaba4ddc9eb3b629852127551eeae77f73"></a><!-- doxytag: member="stm32f4xx.h::RCC_PLLCFGR_PLLP_1" ref="gaba4ddc9eb3b629852127551eeae77f73" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PLLCFGR_PLLP_1</b>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga92cb53ea81d2c47537eb217cc6659a2e"></a><!-- doxytag: member="stm32f4xx.h::RCC_PLLCFGR_PLLSRC" ref="ga92cb53ea81d2c47537eb217cc6659a2e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PLLCFGR_PLLSRC</b>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae3a86c3918526efe2258ecbb34b91587"></a><!-- doxytag: member="stm32f4xx.h::RCC_PLLCFGR_PLLSRC_HSE" ref="gae3a86c3918526efe2258ecbb34b91587" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PLLCFGR_PLLSRC_HSE</b>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadf688c4f038f29247cc0280dbdda24a7"></a><!-- doxytag: member="stm32f4xx.h::RCC_PLLCFGR_PLLSRC_HSI" ref="gadf688c4f038f29247cc0280dbdda24a7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PLLCFGR_PLLSRC_HSI</b>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga546495f69f570cb4b81d4a59054c7ed1"></a><!-- doxytag: member="stm32f4xx.h::RCC_PLLCFGR_PLLQ" ref="ga546495f69f570cb4b81d4a59054c7ed1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PLLCFGR_PLLQ</b>&#160;&#160;&#160;((uint32_t)0x0F000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga56fe140a22f66d2dd7250bb1f39ab451"></a><!-- doxytag: member="stm32f4xx.h::RCC_PLLCFGR_PLLQ_0" ref="ga56fe140a22f66d2dd7250bb1f39ab451" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PLLCFGR_PLLQ_0</b>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7703def670b8ef3ec634f8f09a56ce00"></a><!-- doxytag: member="stm32f4xx.h::RCC_PLLCFGR_PLLQ_1" ref="ga7703def670b8ef3ec634f8f09a56ce00" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PLLCFGR_PLLQ_1</b>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga45ab5c1d1a26d34915a53de7013f6cf6"></a><!-- doxytag: member="stm32f4xx.h::RCC_PLLCFGR_PLLQ_2" ref="ga45ab5c1d1a26d34915a53de7013f6cf6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PLLCFGR_PLLQ_2</b>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga182a9e6e5d5e1c63a1d20daf9b1874b5"></a><!-- doxytag: member="stm32f4xx.h::RCC_PLLCFGR_PLLQ_3" ref="ga182a9e6e5d5e1c63a1d20daf9b1874b5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PLLCFGR_PLLQ_3</b>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a>&#160;&#160;&#160;((uint32_t)0x00000003)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99f08d86fd41824058a7fdf817f7e2fd">RCC_CFGR_SW_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72d51cb5d66ee1aa4d2c6f14796a072f">RCC_CFGR_SW_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbac8bae4f0808b3c3a5185aa10081fb">RCC_CFGR_SW_HSI</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb563f217242d969f4355d0818fde705">RCC_CFGR_SW_HSE</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87389cacb2eaf53730da13a2a33cd487">RCC_CFGR_SW_PLL</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a>&#160;&#160;&#160;((uint32_t)0x0000000C)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1eae59112c51def51979e31e8695b39f">RCC_CFGR_SWS_0</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad3a5718999d7259f216137a23c2a379">RCC_CFGR_SWS_1</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6764639cf221e1ebc0b5448dcaed590a">RCC_CFGR_SWS_HSI</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae09a0202f441c1a43e69c62331d50a08">RCC_CFGR_SWS_HSE</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c67e2279804a83ef24438267d9d4a6c">RCC_CFGR_SWS_PLL</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a>&#160;&#160;&#160;((uint32_t)0x000000F0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88ece6ca270b3ecf6f63bf20893bc172">RCC_CFGR_HPRE_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbdd3a02814178ba02b8ebbaccd91599">RCC_CFGR_HPRE_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadac734bddb507eed4a62a0af4cef74a3">RCC_CFGR_HPRE_2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a1180512cc5f3dde7895040a9037286">RCC_CFGR_HPRE_3</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b7d7f29b09a49c31404fc0d44645c84">RCC_CFGR_HPRE_DIV1</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9eeb5e38e53e79b08a4ac438497ebea">RCC_CFGR_HPRE_DIV2</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaffe860867ae4b1b6d28473ded1546d91">RCC_CFGR_HPRE_DIV4</a>&#160;&#160;&#160;((uint32_t)0x00000090)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca71d6b42bdb83b5ff5320578869a058">RCC_CFGR_HPRE_DIV8</a>&#160;&#160;&#160;((uint32_t)0x000000A0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3806da4f1afc9e5be0fca001c8c57815">RCC_CFGR_HPRE_DIV16</a>&#160;&#160;&#160;((uint32_t)0x000000B0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1caeba8dc2b4c0bb11be600e983e3370">RCC_CFGR_HPRE_DIV64</a>&#160;&#160;&#160;((uint32_t)0x000000C0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga280da821f0da1bec1f4c0e132ddf8eab">RCC_CFGR_HPRE_DIV128</a>&#160;&#160;&#160;((uint32_t)0x000000D0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga089930cedd5b2cb201e717438f29d25b">RCC_CFGR_HPRE_DIV256</a>&#160;&#160;&#160;((uint32_t)0x000000E0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5088dcbaefc55d4b6693e9b1e595ed0">RCC_CFGR_HPRE_DIV512</a>&#160;&#160;&#160;((uint32_t)0x000000F0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga50b2423a5fea74a47b9eb8ab51869412">RCC_CFGR_PPRE1</a>&#160;&#160;&#160;((uint32_t)0x00001C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d37c20686faa340a77021117f5908b7">RCC_CFGR_PPRE1_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad41049f8a28fdced6bb4d9267845ffa2">RCC_CFGR_PPRE1_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fcb524f6ca203ddff1862c124d4f89f">RCC_CFGR_PPRE1_2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8f6562bb2ecf65055a2f42cbb48ef11">RCC_CFGR_PPRE1_DIV1</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf832ad6844c907d9bb37c1536defcb0d">RCC_CFGR_PPRE1_DIV2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e340725f46e9462d9b02a079b9fa8ae">RCC_CFGR_PPRE1_DIV4</a>&#160;&#160;&#160;((uint32_t)0x00001400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ddd6d657837e1971bb86e3bf1c15e72">RCC_CFGR_PPRE1_DIV8</a>&#160;&#160;&#160;((uint32_t)0x00001800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c38ba326bde7c7a18c4f7f2aacf823f">RCC_CFGR_PPRE1_DIV16</a>&#160;&#160;&#160;((uint32_t)0x00001C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad61bd4f9f345ba41806813b0bfff1311">RCC_CFGR_PPRE2</a>&#160;&#160;&#160;((uint32_t)0x0000E000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82ca63155494ed59eb5e34bec1e5f4e9">RCC_CFGR_PPRE2_0</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdb19c9e76fe8e8a7c991714c92e937f">RCC_CFGR_PPRE2_1</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9adc802687eab5b6ece99a20793219db">RCC_CFGR_PPRE2_2</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga247aebf1999a38ea07785558d277bb1a">RCC_CFGR_PPRE2_DIV1</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99d9c91eaad122460d324a71cc939d1b">RCC_CFGR_PPRE2_DIV2</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4340fc3fc52eca36eb302959fbecb715">RCC_CFGR_PPRE2_DIV4</a>&#160;&#160;&#160;((uint32_t)0x0000A000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga412b382a1134e0ee5614e0f4bcf97552">RCC_CFGR_PPRE2_DIV8</a>&#160;&#160;&#160;((uint32_t)0x0000C000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaece3ee58d4138f7452733bfa1ad37eb9">RCC_CFGR_PPRE2_DIV16</a>&#160;&#160;&#160;((uint32_t)0x0000E000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad7c067c52ecd135252c691aad32c0b83"></a><!-- doxytag: member="stm32f4xx.h::RCC_CFGR_RTCPRE" ref="gad7c067c52ecd135252c691aad32c0b83" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_RTCPRE</b>&#160;&#160;&#160;((uint32_t)0x001F0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga702f887571365eeb42d74b9b9cc6fe0d"></a><!-- doxytag: member="stm32f4xx.h::RCC_CFGR_RTCPRE_0" ref="ga702f887571365eeb42d74b9b9cc6fe0d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_RTCPRE_0</b>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1191ba4a2e089f9921d77be57394dec4"></a><!-- doxytag: member="stm32f4xx.h::RCC_CFGR_RTCPRE_1" ref="ga1191ba4a2e089f9921d77be57394dec4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_RTCPRE_1</b>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae62885f29418cc83a57964fe631282cb"></a><!-- doxytag: member="stm32f4xx.h::RCC_CFGR_RTCPRE_2" ref="gae62885f29418cc83a57964fe631282cb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_RTCPRE_2</b>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9c703b8d9827f58e7ea783c6a9b74e41"></a><!-- doxytag: member="stm32f4xx.h::RCC_CFGR_RTCPRE_3" ref="ga9c703b8d9827f58e7ea783c6a9b74e41" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_RTCPRE_3</b>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02b93e5154259a1a201bbb9c9b903c0a">RCC_CFGR_RTCPRE_4</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga26eb4a66eeff0ba17e9d2a06cf937ca4"></a><!-- doxytag: member="stm32f4xx.h::RCC_CFGR_MCO1" ref="ga26eb4a66eeff0ba17e9d2a06cf937ca4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCO1</b>&#160;&#160;&#160;((uint32_t)0x00600000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafe73b3ad484eeecfa1556021677ecf4a"></a><!-- doxytag: member="stm32f4xx.h::RCC_CFGR_MCO1_0" ref="gafe73b3ad484eeecfa1556021677ecf4a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCO1_0</b>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1c7e8d1da534f052ce835f06227a9b7a"></a><!-- doxytag: member="stm32f4xx.h::RCC_CFGR_MCO1_1" ref="ga1c7e8d1da534f052ce835f06227a9b7a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCO1_1</b>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5d43413fd6b17bd988ccae9e34296412"></a><!-- doxytag: member="stm32f4xx.h::RCC_CFGR_I2SSRC" ref="ga5d43413fd6b17bd988ccae9e34296412" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_I2SSRC</b>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga23171ca70972a106109a6e0804385ec5"></a><!-- doxytag: member="stm32f4xx.h::RCC_CFGR_MCO1PRE" ref="ga23171ca70972a106109a6e0804385ec5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCO1PRE</b>&#160;&#160;&#160;((uint32_t)0x07000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac8007a9d6ee3fd88912aaf290746ae0e"></a><!-- doxytag: member="stm32f4xx.h::RCC_CFGR_MCO1PRE_0" ref="gac8007a9d6ee3fd88912aaf290746ae0e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCO1PRE_0</b>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaf7c1280f61d56b4897f9c876987e092"></a><!-- doxytag: member="stm32f4xx.h::RCC_CFGR_MCO1PRE_1" ref="gaaf7c1280f61d56b4897f9c876987e092" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCO1PRE_1</b>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga11e1d10d1b55e0d88d24212ea2c8ba6e"></a><!-- doxytag: member="stm32f4xx.h::RCC_CFGR_MCO1PRE_2" ref="ga11e1d10d1b55e0d88d24212ea2c8ba6e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCO1PRE_2</b>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae387252f29b6f98cc1fffc4fa0719b6e"></a><!-- doxytag: member="stm32f4xx.h::RCC_CFGR_MCO2PRE" ref="gae387252f29b6f98cc1fffc4fa0719b6e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCO2PRE</b>&#160;&#160;&#160;((uint32_t)0x38000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga83dfcd5a1ce89869c82723f7eb9223ed"></a><!-- doxytag: member="stm32f4xx.h::RCC_CFGR_MCO2PRE_0" ref="ga83dfcd5a1ce89869c82723f7eb9223ed" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCO2PRE_0</b>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0e8d7cb746efc7511fa97ddfef2df793"></a><!-- doxytag: member="stm32f4xx.h::RCC_CFGR_MCO2PRE_1" ref="ga0e8d7cb746efc7511fa97ddfef2df793" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCO2PRE_1</b>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac8773dfae91e6576d490fbee4aa2a639"></a><!-- doxytag: member="stm32f4xx.h::RCC_CFGR_MCO2PRE_2" ref="gac8773dfae91e6576d490fbee4aa2a639" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCO2PRE_2</b>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga022248a1167714f4d847b89243dc5244"></a><!-- doxytag: member="stm32f4xx.h::RCC_CFGR_MCO2" ref="ga022248a1167714f4d847b89243dc5244" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCO2</b>&#160;&#160;&#160;((uint32_t)0xC0000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga203156a3f57e2c4498999c7901e0defd"></a><!-- doxytag: member="stm32f4xx.h::RCC_CFGR_MCO2_0" ref="ga203156a3f57e2c4498999c7901e0defd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCO2_0</b>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2fdba9682ff474255248f84e6851932a"></a><!-- doxytag: member="stm32f4xx.h::RCC_CFGR_MCO2_1" ref="ga2fdba9682ff474255248f84e6851932a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCO2_1</b>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacb94ccfe6a212f020e732d1dd787a6fb"></a><!-- doxytag: member="stm32f4xx.h::RCC_CIR_LSIRDYF" ref="gacb94ccfe6a212f020e732d1dd787a6fb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_LSIRDYF</b>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabfc100e7ae673dfcec7be79af0d91dfe"></a><!-- doxytag: member="stm32f4xx.h::RCC_CIR_LSERDYF" ref="gabfc100e7ae673dfcec7be79af0d91dfe" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_LSERDYF</b>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad38877547c4cbbb94659d5726f377163"></a><!-- doxytag: member="stm32f4xx.h::RCC_CIR_HSIRDYF" ref="gad38877547c4cbbb94659d5726f377163" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_HSIRDYF</b>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga11ea196450aac9ac35e283a66afc3da6"></a><!-- doxytag: member="stm32f4xx.h::RCC_CIR_HSERDYF" ref="ga11ea196450aac9ac35e283a66afc3da6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_HSERDYF</b>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0f007895a17e668f22f7b8b24ca90aec"></a><!-- doxytag: member="stm32f4xx.h::RCC_CIR_PLLRDYF" ref="ga0f007895a17e668f22f7b8b24ca90aec" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_PLLRDYF</b>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad338d8663c078cf3d73e4bfaa44da093"></a><!-- doxytag: member="stm32f4xx.h::RCC_CIR_PLLI2SRDYF" ref="gad338d8663c078cf3d73e4bfaa44da093" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_PLLI2SRDYF</b>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad66b719e4061294de35af58cc27aba7f"></a><!-- doxytag: member="stm32f4xx.h::RCC_CIR_CSSF" ref="gad66b719e4061294de35af58cc27aba7f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_CSSF</b>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga872ba937149a7372138df06f8188ab56"></a><!-- doxytag: member="stm32f4xx.h::RCC_CIR_LSIRDYIE" ref="ga872ba937149a7372138df06f8188ab56" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_LSIRDYIE</b>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6a0ad2672c9ba1b26012cbc6d423dff8"></a><!-- doxytag: member="stm32f4xx.h::RCC_CIR_LSERDYIE" ref="ga6a0ad2672c9ba1b26012cbc6d423dff8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_LSERDYIE</b>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac714351a6f9dab4741354fb017638580"></a><!-- doxytag: member="stm32f4xx.h::RCC_CIR_HSIRDYIE" ref="gac714351a6f9dab4741354fb017638580" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_HSIRDYIE</b>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5492f9b58600cf66616eb931b48b3c11"></a><!-- doxytag: member="stm32f4xx.h::RCC_CIR_HSERDYIE" ref="ga5492f9b58600cf66616eb931b48b3c11" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_HSERDYIE</b>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1b70927cab2ba9cf82d1620cf88b0f95"></a><!-- doxytag: member="stm32f4xx.h::RCC_CIR_PLLRDYIE" ref="ga1b70927cab2ba9cf82d1620cf88b0f95" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_PLLRDYIE</b>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1ca3cbf69c7cce53e974316dbf38d3dc"></a><!-- doxytag: member="stm32f4xx.h::RCC_CIR_PLLI2SRDYIE" ref="ga1ca3cbf69c7cce53e974316dbf38d3dc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_PLLI2SRDYIE</b>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga982989563f1a95c89bf7f4a25d99f704"></a><!-- doxytag: member="stm32f4xx.h::RCC_CIR_LSIRDYC" ref="ga982989563f1a95c89bf7f4a25d99f704" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_LSIRDYC</b>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga144b5147f3a8d0bfda04618e301986aa"></a><!-- doxytag: member="stm32f4xx.h::RCC_CIR_LSERDYC" ref="ga144b5147f3a8d0bfda04618e301986aa" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_LSERDYC</b>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad1b58377908e5c31a684747d0a80ecb2"></a><!-- doxytag: member="stm32f4xx.h::RCC_CIR_HSIRDYC" ref="gad1b58377908e5c31a684747d0a80ecb2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_HSIRDYC</b>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9464e8188d717902990b467a9396d238"></a><!-- doxytag: member="stm32f4xx.h::RCC_CIR_HSERDYC" ref="ga9464e8188d717902990b467a9396d238" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_HSERDYC</b>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga245af864b194f0c2b2389ea1ee49a396"></a><!-- doxytag: member="stm32f4xx.h::RCC_CIR_PLLRDYC" ref="ga245af864b194f0c2b2389ea1ee49a396" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_PLLRDYC</b>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga73e79cc7236f5f76cb97c8012771e6bb"></a><!-- doxytag: member="stm32f4xx.h::RCC_CIR_PLLI2SRDYC" ref="ga73e79cc7236f5f76cb97c8012771e6bb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_PLLI2SRDYC</b>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga46edb2b9568f002feba7b4312ed92c1f"></a><!-- doxytag: member="stm32f4xx.h::RCC_CIR_CSSC" ref="ga46edb2b9568f002feba7b4312ed92c1f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_CSSC</b>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6c171937e46c2b9a58f16ee82010509e"></a><!-- doxytag: member="stm32f4xx.h::RCC_AHB1RSTR_GPIOARST" ref="ga6c171937e46c2b9a58f16ee82010509e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1RSTR_GPIOARST</b>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8e60d32cb67768339fc47a2ba11b7a97"></a><!-- doxytag: member="stm32f4xx.h::RCC_AHB1RSTR_GPIOBRST" ref="ga8e60d32cb67768339fc47a2ba11b7a97" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1RSTR_GPIOBRST</b>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8d02a09e1dafda744c7b27dca99fa3ef"></a><!-- doxytag: member="stm32f4xx.h::RCC_AHB1RSTR_GPIOCRST" ref="ga8d02a09e1dafda744c7b27dca99fa3ef" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1RSTR_GPIOCRST</b>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad16f3ce75bba03d8de4f5bc89c561337"></a><!-- doxytag: member="stm32f4xx.h::RCC_AHB1RSTR_GPIODRST" ref="gad16f3ce75bba03d8de4f5bc89c561337" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1RSTR_GPIODRST</b>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad9baeb0fd247300501274a9259a4b184"></a><!-- doxytag: member="stm32f4xx.h::RCC_AHB1RSTR_GPIOERST" ref="gad9baeb0fd247300501274a9259a4b184" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1RSTR_GPIOERST</b>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab00b21dc4408295d374a4970ea5ae751"></a><!-- doxytag: member="stm32f4xx.h::RCC_AHB1RSTR_GPIOFRST" ref="gab00b21dc4408295d374a4970ea5ae751" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1RSTR_GPIOFRST</b>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga50322b0db25b2204aa114c4c29847051"></a><!-- doxytag: member="stm32f4xx.h::RCC_AHB1RSTR_GPIOGRST" ref="ga50322b0db25b2204aa114c4c29847051" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1RSTR_GPIOGRST</b>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga587e3e32701cbd127d2afb19b9bff5fd"></a><!-- doxytag: member="stm32f4xx.h::RCC_AHB1RSTR_GPIOHRST" ref="ga587e3e32701cbd127d2afb19b9bff5fd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1RSTR_GPIOHRST</b>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab5180658a02a87b501ab3f250593905b"></a><!-- doxytag: member="stm32f4xx.h::RCC_AHB1RSTR_GPIOIRST" ref="gab5180658a02a87b501ab3f250593905b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1RSTR_GPIOIRST</b>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga94f45f591e5e217833c6ab36a958543b"></a><!-- doxytag: member="stm32f4xx.h::RCC_AHB1RSTR_CRCRST" ref="ga94f45f591e5e217833c6ab36a958543b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1RSTR_CRCRST</b>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4d1655ddfb777fce28b1d6b9a9c2d0e0"></a><!-- doxytag: member="stm32f4xx.h::RCC_AHB1RSTR_DMA1RST" ref="ga4d1655ddfb777fce28b1d6b9a9c2d0e0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1RSTR_DMA1RST</b>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga827aea44c35a0c3eb815a5d7d8546c7b"></a><!-- doxytag: member="stm32f4xx.h::RCC_AHB1RSTR_DMA2RST" ref="ga827aea44c35a0c3eb815a5d7d8546c7b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1RSTR_DMA2RST</b>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1e1dca7f08a971d2c3bf39a928c49586"></a><!-- doxytag: member="stm32f4xx.h::RCC_AHB1RSTR_ETHMACRST" ref="ga1e1dca7f08a971d2c3bf39a928c49586" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1RSTR_ETHMACRST</b>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga236682929d2641e851f175ab3aa1f520"></a><!-- doxytag: member="stm32f4xx.h::RCC_AHB1RSTR_OTGHRST" ref="ga236682929d2641e851f175ab3aa1f520" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1RSTR_OTGHRST</b>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae909f90338c129e116b7d49bebfb31c5"></a><!-- doxytag: member="stm32f4xx.h::RCC_AHB2RSTR_DCMIRST" ref="gae909f90338c129e116b7d49bebfb31c5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB2RSTR_DCMIRST</b>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0d6e7104329464a06beff679cc6988f8"></a><!-- doxytag: member="stm32f4xx.h::RCC_AHB2RSTR_CRYPRST" ref="ga0d6e7104329464a06beff679cc6988f8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB2RSTR_CRYPRST</b>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga002b712908eb99e0292afe35687773e1"></a><!-- doxytag: member="stm32f4xx.h::RCC_AHB2RSTR_HSAHRST" ref="ga002b712908eb99e0292afe35687773e1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB2RSTR_HSAHRST</b>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gace46c6461c8b4ddd78510bc2c529c91b"></a><!-- doxytag: member="stm32f4xx.h::RCC_AHB2RSTR_RNGRST" ref="gace46c6461c8b4ddd78510bc2c529c91b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB2RSTR_RNGRST</b>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae1b8b894a2f1ea24b4799c7a30abbb5a"></a><!-- doxytag: member="stm32f4xx.h::RCC_AHB2RSTR_OTGFSRST" ref="gae1b8b894a2f1ea24b4799c7a30abbb5a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB2RSTR_OTGFSRST</b>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga915aa42b819649f5ee7abdf5319d6bb8"></a><!-- doxytag: member="stm32f4xx.h::RCC_AHB3RSTR_FSMCRST" ref="ga915aa42b819649f5ee7abdf5319d6bb8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB3RSTR_FSMCRST</b>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga51ca4659706d0e00333d4abff049dc0d"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB1RSTR_TIM2RST" ref="ga51ca4659706d0e00333d4abff049dc0d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_TIM2RST</b>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8680c562fd372b494a160594525d7ce9"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB1RSTR_TIM3RST" ref="ga8680c562fd372b494a160594525d7ce9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_TIM3RST</b>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6a720364de988965b6d2f91ed6519570"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB1RSTR_TIM4RST" ref="ga6a720364de988965b6d2f91ed6519570" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_TIM4RST</b>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1d1233dd5266ba55d9951e3b1a334552"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB1RSTR_TIM5RST" ref="ga1d1233dd5266ba55d9951e3b1a334552" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_TIM5RST</b>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8d64bd82cf47a209afebc7d663e28383"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB1RSTR_TIM6RST" ref="ga8d64bd82cf47a209afebc7d663e28383" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_TIM6RST</b>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga40b1d355ee76ad9a044ad37f1629e760"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB1RSTR_TIM7RST" ref="ga40b1d355ee76ad9a044ad37f1629e760" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_TIM7RST</b>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga067deb756dd4100c901c6b25229678e4"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB1RSTR_TIM12RST" ref="ga067deb756dd4100c901c6b25229678e4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_TIM12RST</b>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad59f66b35bdc0953428eb8c345397a7f"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB1RSTR_TIM13RST" ref="gad59f66b35bdc0953428eb8c345397a7f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_TIM13RST</b>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga773e6d5b419eb2d4b6291c862e04b002"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB1RSTR_TIM14RST" ref="ga773e6d5b419eb2d4b6291c862e04b002" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_TIM14RST</b>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9765b3c8c01b329a7acf6a9232970cf4"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB1RSTR_WWDGEN" ref="ga9765b3c8c01b329a7acf6a9232970cf4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_WWDGEN</b>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0a6289a35547cf0d5300706f9baa18ea"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB1RSTR_SPI2RST" ref="ga0a6289a35547cf0d5300706f9baa18ea" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_SPI2RST</b>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga261e0f1b39cd1cab41ec6bf40c21867b"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB1RSTR_SPI3RST" ref="ga261e0f1b39cd1cab41ec6bf40c21867b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_SPI3RST</b>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga195c39f08384ca1fa13b53a31d65d0a5"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB1RSTR_USART2RST" ref="ga195c39f08384ca1fa13b53a31d65d0a5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_USART2RST</b>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga766478ebdcbb647eb3f32962543bd194"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB1RSTR_USART3RST" ref="ga766478ebdcbb647eb3f32962543bd194" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_USART3RST</b>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0802e99fa9eb9388393af3135ca2cb2b"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB1RSTR_UART4RST" ref="ga0802e99fa9eb9388393af3135ca2cb2b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_UART4RST</b>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5e4d54359192c58725e5ece2b539f8ee"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB1RSTR_UART5RST" ref="ga5e4d54359192c58725e5ece2b539f8ee" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_UART5RST</b>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadcd25346a7d7b0009090adfbca899b93"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB1RSTR_I2C1RST" ref="gadcd25346a7d7b0009090adfbca899b93" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_I2C1RST</b>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga412d59407e5dad43cf8ae1ea6f8bc5c3"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB1RSTR_I2C2RST" ref="ga412d59407e5dad43cf8ae1ea6f8bc5c3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_I2C2RST</b>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab8dd6bd89cdf6b6b7affee5594bda87f"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB1RSTR_I2C3RST" ref="gab8dd6bd89cdf6b6b7affee5594bda87f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_I2C3RST</b>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga23f9a8bfc02baedd992d13e489234242"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB1RSTR_CAN1RST" ref="ga23f9a8bfc02baedd992d13e489234242" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_CAN1RST</b>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga86b5d7042e23d54c7ecfcef2fbedad6e"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB1RSTR_CAN2RST" ref="ga86b5d7042e23d54c7ecfcef2fbedad6e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_CAN2RST</b>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga274d8cb48f0e89831efabea66d64af2a"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB1RSTR_PWRRST" ref="ga274d8cb48f0e89831efabea66d64af2a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_PWRRST</b>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7fb9c125237cfe5b6436ca795e7f3564"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB1RSTR_DACRST" ref="ga7fb9c125237cfe5b6436ca795e7f3564" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_DACRST</b>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5bd060cbefaef05487963bbd6c48d7c6"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB2RSTR_TIM1RST" ref="ga5bd060cbefaef05487963bbd6c48d7c6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2RSTR_TIM1RST</b>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa129b34dbaf6c5301f751410ab4668ca"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB2RSTR_TIM8RST" ref="gaa129b34dbaf6c5301f751410ab4668ca" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2RSTR_TIM8RST</b>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae7ae8e338b3b42ad037e9e5b6eeb2c41"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB2RSTR_USART1RST" ref="gae7ae8e338b3b42ad037e9e5b6eeb2c41" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2RSTR_USART1RST</b>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gada1df682293e15ed44b081d626220178"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB2RSTR_USART6RST" ref="gada1df682293e15ed44b081d626220178" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2RSTR_USART6RST</b>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1374d6eae8e7d02d1ad457b65f374a67"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB2RSTR_ADCRST" ref="ga1374d6eae8e7d02d1ad457b65f374a67" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2RSTR_ADCRST</b>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga754451a96f4c4faf63a29ca1a132c64d"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB2RSTR_SDIORST" ref="ga754451a96f4c4faf63a29ca1a132c64d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2RSTR_SDIORST</b>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga345f05d3508a9fd5128208761feb29fb"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB2RSTR_SPI1RST" ref="ga345f05d3508a9fd5128208761feb29fb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2RSTR_SPI1RST</b>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga813d42b8d48ae6379c053a44870af49d"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB2RSTR_SYSCFGRST" ref="ga813d42b8d48ae6379c053a44870af49d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2RSTR_SYSCFGRST</b>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab3aa588d4814a289d939e111492724af"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB2RSTR_TIM9RST" ref="gab3aa588d4814a289d939e111492724af" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2RSTR_TIM9RST</b>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac76155acdc99c8c6502ba3beba818f42"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB2RSTR_TIM10RST" ref="gac76155acdc99c8c6502ba3beba818f42" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2RSTR_TIM10RST</b>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9651c8201d42ba03bb1bf89d9d39e60c"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB2RSTR_TIM11RST" ref="ga9651c8201d42ba03bb1bf89d9d39e60c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2RSTR_TIM11RST</b>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga38f676c6c842fc9471d51a50584fbe91"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB2RSTR_SPI1" ref="ga38f676c6c842fc9471d51a50584fbe91" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2RSTR_SPI1</b>&#160;&#160;&#160;RCC_APB2RSTR_SPI1RST</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6ff46fb3b30fc6792e4fd18fcb0941b5"></a><!-- doxytag: member="stm32f4xx.h::RCC_AHB1ENR_GPIOAEN" ref="ga6ff46fb3b30fc6792e4fd18fcb0941b5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1ENR_GPIOAEN</b>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad7f408f92e7fd49b0957b8cb4ff31ca5"></a><!-- doxytag: member="stm32f4xx.h::RCC_AHB1ENR_GPIOBEN" ref="gad7f408f92e7fd49b0957b8cb4ff31ca5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1ENR_GPIOBEN</b>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae8a8b42e33aef2a7bc2d41ad9d231733"></a><!-- doxytag: member="stm32f4xx.h::RCC_AHB1ENR_GPIOCEN" ref="gae8a8b42e33aef2a7bc2d41ad9d231733" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1ENR_GPIOCEN</b>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaebd8146e91c76f14af8dfe78a1c2d916"></a><!-- doxytag: member="stm32f4xx.h::RCC_AHB1ENR_GPIODEN" ref="gaebd8146e91c76f14af8dfe78a1c2d916" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1ENR_GPIODEN</b>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga67a9094e0e464eaa8e25f854f90abfc6"></a><!-- doxytag: member="stm32f4xx.h::RCC_AHB1ENR_GPIOEEN" ref="ga67a9094e0e464eaa8e25f854f90abfc6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1ENR_GPIOEEN</b>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaefa8e0fbecedb4167a4d7ef51e2a48b5"></a><!-- doxytag: member="stm32f4xx.h::RCC_AHB1ENR_GPIOFEN" ref="gaefa8e0fbecedb4167a4d7ef51e2a48b5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1ENR_GPIOFEN</b>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5304e897036391c916ef82258919a08b"></a><!-- doxytag: member="stm32f4xx.h::RCC_AHB1ENR_GPIOGEN" ref="ga5304e897036391c916ef82258919a08b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1ENR_GPIOGEN</b>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadb16afc550121895822ebb22108196b6"></a><!-- doxytag: member="stm32f4xx.h::RCC_AHB1ENR_GPIOHEN" ref="gadb16afc550121895822ebb22108196b6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1ENR_GPIOHEN</b>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadee44347a6a62429ee74753fe1dea5d7"></a><!-- doxytag: member="stm32f4xx.h::RCC_AHB1ENR_GPIOIEN" ref="gadee44347a6a62429ee74753fe1dea5d7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1ENR_GPIOIEN</b>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafa3d41f31401e812f839defee241df83"></a><!-- doxytag: member="stm32f4xx.h::RCC_AHB1ENR_CRCEN" ref="gafa3d41f31401e812f839defee241df83" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1ENR_CRCEN</b>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaee10e5e11a2043e4ff865c3d7b804233"></a><!-- doxytag: member="stm32f4xx.h::RCC_AHB1ENR_BKPSRAMEN" ref="gaee10e5e11a2043e4ff865c3d7b804233" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1ENR_BKPSRAMEN</b>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga29bbdcc191708a9e6a46ef197a3b2c65"></a><!-- doxytag: member="stm32f4xx.h::RCC_AHB1ENR_CCMDATARAMEN" ref="ga29bbdcc191708a9e6a46ef197a3b2c65" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1ENR_CCMDATARAMEN</b>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae07b00778a51a4e52b911aeccb897aba"></a><!-- doxytag: member="stm32f4xx.h::RCC_AHB1ENR_DMA1EN" ref="gae07b00778a51a4e52b911aeccb897aba" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1ENR_DMA1EN</b>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga664a5d572a39a0c084e4ee7c1cf7df0d"></a><!-- doxytag: member="stm32f4xx.h::RCC_AHB1ENR_DMA2EN" ref="ga664a5d572a39a0c084e4ee7c1cf7df0d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1ENR_DMA2EN</b>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga507020c3c3945dfbf3d628ffa42afdba"></a><!-- doxytag: member="stm32f4xx.h::RCC_AHB1ENR_ETHMACEN" ref="ga507020c3c3945dfbf3d628ffa42afdba" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1ENR_ETHMACEN</b>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga001f617c29d950ee1aa91773331ae6f6"></a><!-- doxytag: member="stm32f4xx.h::RCC_AHB1ENR_ETHMACTXEN" ref="ga001f617c29d950ee1aa91773331ae6f6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1ENR_ETHMACTXEN</b>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8933482a90a769d0cdd332b170132b77"></a><!-- doxytag: member="stm32f4xx.h::RCC_AHB1ENR_ETHMACRXEN" ref="ga8933482a90a769d0cdd332b170132b77" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1ENR_ETHMACRXEN</b>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2bf11a8d105bc59e4f509d91cbf05e0e"></a><!-- doxytag: member="stm32f4xx.h::RCC_AHB1ENR_ETHMACPTPEN" ref="ga2bf11a8d105bc59e4f509d91cbf05e0e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1ENR_ETHMACPTPEN</b>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab18d15ea68876f7a42ee7350074b05f4"></a><!-- doxytag: member="stm32f4xx.h::RCC_AHB1ENR_OTGHSEN" ref="gab18d15ea68876f7a42ee7350074b05f4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1ENR_OTGHSEN</b>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga784be313f54862d3670723f2334fa51f"></a><!-- doxytag: member="stm32f4xx.h::RCC_AHB1ENR_OTGHSULPIEN" ref="ga784be313f54862d3670723f2334fa51f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1ENR_OTGHSULPIEN</b>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafe6b7edde44307072327fcae3c15c8d0"></a><!-- doxytag: member="stm32f4xx.h::RCC_AHB2ENR_DCMIEN" ref="gafe6b7edde44307072327fcae3c15c8d0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB2ENR_DCMIEN</b>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga82cbf1146f6135045d8c22db44ff2c12"></a><!-- doxytag: member="stm32f4xx.h::RCC_AHB2ENR_CRYPEN" ref="ga82cbf1146f6135045d8c22db44ff2c12" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB2ENR_CRYPEN</b>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga67062297a8451ac49f18b44c974b4492"></a><!-- doxytag: member="stm32f4xx.h::RCC_AHB2ENR_HASHEN" ref="ga67062297a8451ac49f18b44c974b4492" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB2ENR_HASHEN</b>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadea5123ece7df53e695697e3a7d11a6b"></a><!-- doxytag: member="stm32f4xx.h::RCC_AHB2ENR_RNGEN" ref="gadea5123ece7df53e695697e3a7d11a6b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB2ENR_RNGEN</b>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga22576caeba7c7a1e6afdd0b90394c76d"></a><!-- doxytag: member="stm32f4xx.h::RCC_AHB2ENR_OTGFSEN" ref="ga22576caeba7c7a1e6afdd0b90394c76d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB2ENR_OTGFSEN</b>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga30d723abc39a230a71760dff91bb6d7b"></a><!-- doxytag: member="stm32f4xx.h::RCC_AHB3ENR_FSMCEN" ref="ga30d723abc39a230a71760dff91bb6d7b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB3ENR_FSMCEN</b>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacd3966a4d6ae47f06b3c095eaf26a610"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB1ENR_TIM2EN" ref="gacd3966a4d6ae47f06b3c095eaf26a610" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR_TIM2EN</b>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga75bfa33eb00ee30c6e22f7ceea464ac7"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB1ENR_TIM3EN" ref="ga75bfa33eb00ee30c6e22f7ceea464ac7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR_TIM3EN</b>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad4fbbf6b1beeec92c7d80e9e05bd1461"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB1ENR_TIM4EN" ref="gad4fbbf6b1beeec92c7d80e9e05bd1461" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR_TIM4EN</b>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga49abbbc8fd297c544df2d337b28f80e4"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB1ENR_TIM5EN" ref="ga49abbbc8fd297c544df2d337b28f80e4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR_TIM5EN</b>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafb0279b1f0ff35c2df728d9653cabc0c"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB1ENR_TIM6EN" ref="gafb0279b1f0ff35c2df728d9653cabc0c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR_TIM6EN</b>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab595fbaf4167297d8fe2825e41f41990"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB1ENR_TIM7EN" ref="gab595fbaf4167297d8fe2825e41f41990" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR_TIM7EN</b>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaecd88b56485ee4ee3e406b1d6c062081"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB1ENR_TIM12EN" ref="gaecd88b56485ee4ee3e406b1d6c062081" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR_TIM12EN</b>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1a95079e68e7c76584ef0b3de371288a"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB1ENR_TIM13EN" ref="ga1a95079e68e7c76584ef0b3de371288a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR_TIM13EN</b>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaca040bd66d4a54d4d9e9b261c8102799"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB1ENR_TIM14EN" ref="gaca040bd66d4a54d4d9e9b261c8102799" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR_TIM14EN</b>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf712b922ee776a972d2efa3da0ea4733"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB1ENR_WWDGEN" ref="gaf712b922ee776a972d2efa3da0ea4733" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR_WWDGEN</b>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafdce64692c44bf95efbf2fed054e59be"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB1ENR_SPI2EN" ref="gafdce64692c44bf95efbf2fed054e59be" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR_SPI2EN</b>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8757f8d1e1ff1447e08e5abea4615083"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB1ENR_SPI3EN" ref="ga8757f8d1e1ff1447e08e5abea4615083" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR_SPI3EN</b>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab840af4f735ec36419d61c7db3cfa00d"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB1ENR_USART2EN" ref="gab840af4f735ec36419d61c7db3cfa00d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR_USART2EN</b>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8033e0312aea02ae7eb2d57da13e8298"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB1ENR_USART3EN" ref="ga8033e0312aea02ae7eb2d57da13e8298" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR_USART3EN</b>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae6b0fe571aa29ed30389f87bdbf37b46"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB1ENR_UART4EN" ref="gae6b0fe571aa29ed30389f87bdbf37b46" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR_UART4EN</b>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga24a9eea153892405f53007f521efee2e"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB1ENR_UART5EN" ref="ga24a9eea153892405f53007f521efee2e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR_UART5EN</b>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5ca3afe0c517702b2d1366b692c8db0e"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB1ENR_I2C1EN" ref="ga5ca3afe0c517702b2d1366b692c8db0e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR_I2C1EN</b>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafd7d1c3c7dbe20aea87a694ae15840f6"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB1ENR_I2C2EN" ref="gafd7d1c3c7dbe20aea87a694ae15840f6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR_I2C2EN</b>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga96621806b8fb96891efa9364e370f3f7"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB1ENR_I2C3EN" ref="ga96621806b8fb96891efa9364e370f3f7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR_I2C3EN</b>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga66b5172158cf0170d29091064ea63a29"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB1ENR_CAN1EN" ref="ga66b5172158cf0170d29091064ea63a29" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR_CAN1EN</b>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae64f792b7a3401cff4d95e31d3867422"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB1ENR_CAN2EN" ref="gae64f792b7a3401cff4d95e31d3867422" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR_CAN2EN</b>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5c19997ccd28464b80a7c3325da0ca60"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB1ENR_PWREN" ref="ga5c19997ccd28464b80a7c3325da0ca60" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR_PWREN</b>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga087968e2786321fb8645c46b22eea132"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB1ENR_DACEN" ref="ga087968e2786321fb8645c46b22eea132" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR_DACEN</b>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga25852ad4ebc09edc724814de967816bc"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB2ENR_TIM1EN" ref="ga25852ad4ebc09edc724814de967816bc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2ENR_TIM1EN</b>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3669393b3538bc4543184d4bccd0b292"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB2ENR_TIM8EN" ref="ga3669393b3538bc4543184d4bccd0b292" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2ENR_TIM8EN</b>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4666bb90842e8134b32e6a34a0f165f3"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB2ENR_USART1EN" ref="ga4666bb90842e8134b32e6a34a0f165f3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2ENR_USART1EN</b>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0569d91f3b18ae130b7a09e0100c4459"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB2ENR_USART6EN" ref="ga0569d91f3b18ae130b7a09e0100c4459" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2ENR_USART6EN</b>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga57b9f50cb96a2e4ceba37728b4a32a42"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB2ENR_ADC1EN" ref="ga57b9f50cb96a2e4ceba37728b4a32a42" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2ENR_ADC1EN</b>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga11a9732e1cef24f107e815caecdbb445"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB2ENR_ADC2EN" ref="ga11a9732e1cef24f107e815caecdbb445" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2ENR_ADC2EN</b>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5df23f931ddad97274ce7e2050b90a5a"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB2ENR_ADC3EN" ref="ga5df23f931ddad97274ce7e2050b90a5a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2ENR_ADC3EN</b>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabf714bbe5b378910693dbfe824b70de8"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB2ENR_SDIOEN" ref="gabf714bbe5b378910693dbfe824b70de8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2ENR_SDIOEN</b>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae08a3510371b9234eb96369c91d3552f"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB2ENR_SPI1EN" ref="gae08a3510371b9234eb96369c91d3552f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2ENR_SPI1EN</b>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7a9d56a8aa1fa0f519ecbdf0d19dd4da"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB2ENR_SYSCFGEN" ref="ga7a9d56a8aa1fa0f519ecbdf0d19dd4da" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2ENR_SYSCFGEN</b>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab1d2aeebc8ccf4e2ee18f4d924a35188"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB2ENR_TIM11EN" ref="gab1d2aeebc8ccf4e2ee18f4d924a35188" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2ENR_TIM11EN</b>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa98e28e157787e24b93af95273ab3055"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB2ENR_TIM10EN" ref="gaa98e28e157787e24b93af95273ab3055" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2ENR_TIM10EN</b>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga987ebd8255dc8f9c09127e1d608d1065"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB2ENR_TIM9EN" ref="ga987ebd8255dc8f9c09127e1d608d1065" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2ENR_TIM9EN</b>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf1076b0644c026ab480efdb6aa8c74fb"></a><!-- doxytag: member="stm32f4xx.h::RCC_AHB1LPENR_GPIOALPEN" ref="gaf1076b0644c026ab480efdb6aa8c74fb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1LPENR_GPIOALPEN</b>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga55f6ff35a37c4b9106c9e8aa18ab4545"></a><!-- doxytag: member="stm32f4xx.h::RCC_AHB1LPENR_GPIOBLPEN" ref="ga55f6ff35a37c4b9106c9e8aa18ab4545" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1LPENR_GPIOBLPEN</b>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac86ad592684edae0ba2cafd22a4f04d1"></a><!-- doxytag: member="stm32f4xx.h::RCC_AHB1LPENR_GPIOCLPEN" ref="gac86ad592684edae0ba2cafd22a4f04d1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1LPENR_GPIOCLPEN</b>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga89002894839d323b05c4b3f674b54470"></a><!-- doxytag: member="stm32f4xx.h::RCC_AHB1LPENR_GPIODLPEN" ref="ga89002894839d323b05c4b3f674b54470" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1LPENR_GPIODLPEN</b>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2980a6e02550369d05e121ff6f16505c"></a><!-- doxytag: member="stm32f4xx.h::RCC_AHB1LPENR_GPIOELPEN" ref="ga2980a6e02550369d05e121ff6f16505c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1LPENR_GPIOELPEN</b>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa7a50c0506b1014d89224933c6c42e6f"></a><!-- doxytag: member="stm32f4xx.h::RCC_AHB1LPENR_GPIOFLPEN" ref="gaa7a50c0506b1014d89224933c6c42e6f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1LPENR_GPIOFLPEN</b>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab1dc004ecb0a2950100a062cda47586f"></a><!-- doxytag: member="stm32f4xx.h::RCC_AHB1LPENR_GPIOGLPEN" ref="gab1dc004ecb0a2950100a062cda47586f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1LPENR_GPIOGLPEN</b>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga197be77b89e9eae127a536bd2601ded9"></a><!-- doxytag: member="stm32f4xx.h::RCC_AHB1LPENR_GPIOHLPEN" ref="ga197be77b89e9eae127a536bd2601ded9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1LPENR_GPIOHLPEN</b>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga70d927cfb1d110133bd64989b216a375"></a><!-- doxytag: member="stm32f4xx.h::RCC_AHB1LPENR_GPIOILPEN" ref="ga70d927cfb1d110133bd64989b216a375" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1LPENR_GPIOILPEN</b>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7333e14b5ccf6d608232ea52a10f7052"></a><!-- doxytag: member="stm32f4xx.h::RCC_AHB1LPENR_CRCLPEN" ref="ga7333e14b5ccf6d608232ea52a10f7052" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1LPENR_CRCLPEN</b>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga378f6e2ad9fef59f28db829d2074e796"></a><!-- doxytag: member="stm32f4xx.h::RCC_AHB1LPENR_FLITFLPEN" ref="ga378f6e2ad9fef59f28db829d2074e796" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1LPENR_FLITFLPEN</b>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4cd1fbd9113809a6a3c904617647219c"></a><!-- doxytag: member="stm32f4xx.h::RCC_AHB1LPENR_SRAM1LPEN" ref="ga4cd1fbd9113809a6a3c904617647219c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1LPENR_SRAM1LPEN</b>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaf7a4c822fa3073035a04487c4cca320"></a><!-- doxytag: member="stm32f4xx.h::RCC_AHB1LPENR_SRAM2LPEN" ref="gaaf7a4c822fa3073035a04487c4cca320" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1LPENR_SRAM2LPEN</b>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga777dc76d2a216f8b51b360e8054342e4"></a><!-- doxytag: member="stm32f4xx.h::RCC_AHB1LPENR_BKPSRAMLPEN" ref="ga777dc76d2a216f8b51b360e8054342e4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1LPENR_BKPSRAMLPEN</b>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7d6c8ae1441d545d18c54b30c6a0da77"></a><!-- doxytag: member="stm32f4xx.h::RCC_AHB1LPENR_DMA1LPEN" ref="ga7d6c8ae1441d545d18c54b30c6a0da77" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1LPENR_DMA1LPEN</b>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9e2d376f6c7db4266a5b039a3aa6c207"></a><!-- doxytag: member="stm32f4xx.h::RCC_AHB1LPENR_DMA2LPEN" ref="ga9e2d376f6c7db4266a5b039a3aa6c207" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1LPENR_DMA2LPEN</b>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga421fd0aec3671e054ef18cd290bc164e"></a><!-- doxytag: member="stm32f4xx.h::RCC_AHB1LPENR_ETHMACLPEN" ref="ga421fd0aec3671e054ef18cd290bc164e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1LPENR_ETHMACLPEN</b>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga09935984b92821f18c3e00f7e4fbeb62"></a><!-- doxytag: member="stm32f4xx.h::RCC_AHB1LPENR_ETHMACTXLPEN" ref="ga09935984b92821f18c3e00f7e4fbeb62" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1LPENR_ETHMACTXLPEN</b>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga28dc3cec4693215c0db36dcfd8a55ee8"></a><!-- doxytag: member="stm32f4xx.h::RCC_AHB1LPENR_ETHMACRXLPEN" ref="ga28dc3cec4693215c0db36dcfd8a55ee8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1LPENR_ETHMACRXLPEN</b>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa04c4dfda05aebb5efe66518a28e29de"></a><!-- doxytag: member="stm32f4xx.h::RCC_AHB1LPENR_ETHMACPTPLPEN" ref="gaa04c4dfda05aebb5efe66518a28e29de" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1LPENR_ETHMACPTPLPEN</b>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga934a7c19bd6f6b34941058c5c3552b91"></a><!-- doxytag: member="stm32f4xx.h::RCC_AHB1LPENR_OTGHSLPEN" ref="ga934a7c19bd6f6b34941058c5c3552b91" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1LPENR_OTGHSLPEN</b>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab9567cabb8058c53bae64ed4b77c05dd"></a><!-- doxytag: member="stm32f4xx.h::RCC_AHB1LPENR_OTGHSULPILPEN" ref="gab9567cabb8058c53bae64ed4b77c05dd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1LPENR_OTGHSULPILPEN</b>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga51ec4f41dcfdedeedef75a64ec65863a"></a><!-- doxytag: member="stm32f4xx.h::RCC_AHB2LPENR_DCMILPEN" ref="ga51ec4f41dcfdedeedef75a64ec65863a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB2LPENR_DCMILPEN</b>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga36a5b2e07710be6b18bcf11b817a396d"></a><!-- doxytag: member="stm32f4xx.h::RCC_AHB2LPENR_CRYPLPEN" ref="ga36a5b2e07710be6b18bcf11b817a396d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB2LPENR_CRYPLPEN</b>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae7959241184aefcd08cf78763b38a113"></a><!-- doxytag: member="stm32f4xx.h::RCC_AHB2LPENR_HASHLPEN" ref="gae7959241184aefcd08cf78763b38a113" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB2LPENR_HASHLPEN</b>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaab54623c517f1450a7fde279c2cae864"></a><!-- doxytag: member="stm32f4xx.h::RCC_AHB2LPENR_RNGLPEN" ref="gaab54623c517f1450a7fde279c2cae864" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB2LPENR_RNGLPEN</b>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac0fd858d073b14216ae0d716ba4f1dd3"></a><!-- doxytag: member="stm32f4xx.h::RCC_AHB2LPENR_OTGFSLPEN" ref="gac0fd858d073b14216ae0d716ba4f1dd3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB2LPENR_OTGFSLPEN</b>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabf56147909fa8e7f8629c7fd7349ecb3"></a><!-- doxytag: member="stm32f4xx.h::RCC_AHB3LPENR_FSMCLPEN" ref="gabf56147909fa8e7f8629c7fd7349ecb3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB3LPENR_FSMCLPEN</b>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1f561f8bfc556b52335ec2a32ba81c44"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB1LPENR_TIM2LPEN" ref="ga1f561f8bfc556b52335ec2a32ba81c44" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1LPENR_TIM2LPEN</b>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9391d99885a0a6fbaf3447117ac0f7aa"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB1LPENR_TIM3LPEN" ref="ga9391d99885a0a6fbaf3447117ac0f7aa" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1LPENR_TIM3LPEN</b>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6f04aff278b72fbf6acbe0ad947b06ae"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB1LPENR_TIM4LPEN" ref="ga6f04aff278b72fbf6acbe0ad947b06ae" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1LPENR_TIM4LPEN</b>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5741a6c45b9de1d0c927beb87f399dd9"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB1LPENR_TIM5LPEN" ref="ga5741a6c45b9de1d0c927beb87f399dd9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1LPENR_TIM5LPEN</b>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga439a5998fd60c3375411c7db2129ac89"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB1LPENR_TIM6LPEN" ref="ga439a5998fd60c3375411c7db2129ac89" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1LPENR_TIM6LPEN</b>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab7867dc2695855fa9084a13d06a4299f"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB1LPENR_TIM7LPEN" ref="gab7867dc2695855fa9084a13d06a4299f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1LPENR_TIM7LPEN</b>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3b47fde44967a5a600a042398a9cf3c6"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB1LPENR_TIM12LPEN" ref="ga3b47fde44967a5a600a042398a9cf3c6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1LPENR_TIM12LPEN</b>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9897d5f0033623a05997ca222d3a132b"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB1LPENR_TIM13LPEN" ref="ga9897d5f0033623a05997ca222d3a132b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1LPENR_TIM13LPEN</b>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacd1af8912fedadb9edead5b31167a310"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB1LPENR_TIM14LPEN" ref="gacd1af8912fedadb9edead5b31167a310" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1LPENR_TIM14LPEN</b>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga13f3db4ac67bf32c994364cc43f4fe8b"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB1LPENR_WWDGLPEN" ref="ga13f3db4ac67bf32c994364cc43f4fe8b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1LPENR_WWDGLPEN</b>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga41dcbf845448cbb1b75c0ad7e83b77cb"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB1LPENR_SPI2LPEN" ref="ga41dcbf845448cbb1b75c0ad7e83b77cb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1LPENR_SPI2LPEN</b>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae8acbff235a15b58d1be0f065cdb5472"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB1LPENR_SPI3LPEN" ref="gae8acbff235a15b58d1be0f065cdb5472" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1LPENR_SPI3LPEN</b>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6055c39af369463e14d6ff2017043671"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB1LPENR_USART2LPEN" ref="ga6055c39af369463e14d6ff2017043671" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1LPENR_USART2LPEN</b>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae11baa29f4e6d122dabdd54c6b4be052"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB1LPENR_USART3LPEN" ref="gae11baa29f4e6d122dabdd54c6b4be052" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1LPENR_USART3LPEN</b>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga88fe1e9cf93caa4e02de35e92e55834d"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB1LPENR_UART4LPEN" ref="ga88fe1e9cf93caa4e02de35e92e55834d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1LPENR_UART4LPEN</b>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3de908135d9c9e74c598f7bf1e88fb34"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB1LPENR_UART5LPEN" ref="ga3de908135d9c9e74c598f7bf1e88fb34" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1LPENR_UART5LPEN</b>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga33286469d0a9b9fedbc2b60aa6cd7da7"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB1LPENR_I2C1LPEN" ref="ga33286469d0a9b9fedbc2b60aa6cd7da7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1LPENR_I2C1LPEN</b>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf6a53d37df11a56412ae06f73626f637"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB1LPENR_I2C2LPEN" ref="gaf6a53d37df11a56412ae06f73626f637" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1LPENR_I2C2LPEN</b>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5abf01e4149d71e8427eefcd2e429fe9"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB1LPENR_I2C3LPEN" ref="ga5abf01e4149d71e8427eefcd2e429fe9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1LPENR_I2C3LPEN</b>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafb93b42a94b988f4a03bed9ea78b4519"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB1LPENR_CAN1LPEN" ref="gafb93b42a94b988f4a03bed9ea78b4519" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1LPENR_CAN1LPEN</b>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga167ad9fc43674d6993a9550ac3b6e70f"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB1LPENR_CAN2LPEN" ref="ga167ad9fc43674d6993a9550ac3b6e70f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1LPENR_CAN2LPEN</b>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga274fa282ad1ff40b747644bf9360feb4"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB1LPENR_PWRLPEN" ref="ga274fa282ad1ff40b747644bf9360feb4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1LPENR_PWRLPEN</b>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf36a11e89644548702385d548f3f9ec4"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB1LPENR_DACLPEN" ref="gaf36a11e89644548702385d548f3f9ec4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1LPENR_DACLPEN</b>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga82580245686c32761e8354fb174ba5dd"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB2LPENR_TIM1LPEN" ref="ga82580245686c32761e8354fb174ba5dd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2LPENR_TIM1LPEN</b>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8a1a808f511ff563f05f32ad3ae6d7c1"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB2LPENR_TIM8LPEN" ref="ga8a1a808f511ff563f05f32ad3ae6d7c1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2LPENR_TIM8LPEN</b>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab8b429bc8d52abd1ba3818a82542bb98"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB2LPENR_USART1LPEN" ref="gab8b429bc8d52abd1ba3818a82542bb98" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2LPENR_USART1LPEN</b>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2b82eb1986da9ed32e6701d01fffe55d"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB2LPENR_USART6LPEN" ref="ga2b82eb1986da9ed32e6701d01fffe55d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2LPENR_USART6LPEN</b>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga126a8791f77cecc599e32d2c882a4dab"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB2LPENR_ADC1LPEN" ref="ga126a8791f77cecc599e32d2c882a4dab" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2LPENR_ADC1LPEN</b>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac216d0b83590cd7db06aa3dd9118a9bf"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB2LPENR_ADC2PEN" ref="gac216d0b83590cd7db06aa3dd9118a9bf" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2LPENR_ADC2PEN</b>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga12c8300ba9b1ce9b14fc8e0f3ec4c127"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB2LPENR_ADC3LPEN" ref="ga12c8300ba9b1ce9b14fc8e0f3ec4c127" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2LPENR_ADC3LPEN</b>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7a740fdf8313fbdd00dd97eb73afc4dc"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB2LPENR_SDIOLPEN" ref="ga7a740fdf8313fbdd00dd97eb73afc4dc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2LPENR_SDIOLPEN</b>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2c6729058e54f4b8f8ae01d5b3586aaa"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB2LPENR_SPI1LPEN" ref="ga2c6729058e54f4b8f8ae01d5b3586aaa" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2LPENR_SPI1LPEN</b>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaa82cfc33f0cf71220398bbe1c4b412e"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB2LPENR_SYSCFGLPEN" ref="gaaa82cfc33f0cf71220398bbe1c4b412e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2LPENR_SYSCFGLPEN</b>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga91b882f3dc2b939a53ed3f4caa537de1"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB2LPENR_TIM9LPEN" ref="ga91b882f3dc2b939a53ed3f4caa537de1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2LPENR_TIM9LPEN</b>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae7999e2ebeb1300d0cf6a59ad92c41b6"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB2LPENR_TIM10LPEN" ref="gae7999e2ebeb1300d0cf6a59ad92c41b6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2LPENR_TIM10LPEN</b>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad43fcaa4f4d6fb2b590a6ffee31f8c94"></a><!-- doxytag: member="stm32f4xx.h::RCC_APB2LPENR_TIM11LPEN" ref="gad43fcaa4f4d6fb2b590a6ffee31f8c94" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2LPENR_TIM11LPEN</b>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga00145f8814cb9a5b180d76499d97aead"></a><!-- doxytag: member="stm32f4xx.h::RCC_BDCR_LSEON" ref="ga00145f8814cb9a5b180d76499d97aead" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_BDCR_LSEON</b>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaafca81172ed857ce6b94582fcaada87c"></a><!-- doxytag: member="stm32f4xx.h::RCC_BDCR_LSERDY" ref="gaafca81172ed857ce6b94582fcaada87c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_BDCR_LSERDY</b>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga542dffd7f8dc4da5401b54d822a22af0"></a><!-- doxytag: member="stm32f4xx.h::RCC_BDCR_LSEBYP" ref="ga542dffd7f8dc4da5401b54d822a22af0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_BDCR_LSEBYP</b>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabe30dbd38f6456990ee641648bc05d40"></a><!-- doxytag: member="stm32f4xx.h::RCC_BDCR_RTCSEL" ref="gabe30dbd38f6456990ee641648bc05d40" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_BDCR_RTCSEL</b>&#160;&#160;&#160;((uint32_t)0x00000300)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6701d58e40e4c16e9be49436fcbe23d0"></a><!-- doxytag: member="stm32f4xx.h::RCC_BDCR_RTCSEL_0" ref="ga6701d58e40e4c16e9be49436fcbe23d0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_BDCR_RTCSEL_0</b>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaac4e378027f3293ec520ed6d18c633f4"></a><!-- doxytag: member="stm32f4xx.h::RCC_BDCR_RTCSEL_1" ref="gaac4e378027f3293ec520ed6d18c633f4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_BDCR_RTCSEL_1</b>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga79ea6f2df75f09b17df9582037ed6a53"></a><!-- doxytag: member="stm32f4xx.h::RCC_BDCR_RTCEN" ref="ga79ea6f2df75f09b17df9582037ed6a53" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_BDCR_RTCEN</b>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2b85b3ab656dfa2809b15e6e530c17a2"></a><!-- doxytag: member="stm32f4xx.h::RCC_BDCR_BDRST" ref="ga2b85b3ab656dfa2809b15e6e530c17a2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_BDCR_BDRST</b>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga803cbf97bda1ebaf9afee2a3c9f0851b"></a><!-- doxytag: member="stm32f4xx.h::RCC_CSR_LSION" ref="ga803cbf97bda1ebaf9afee2a3c9f0851b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_LSION</b>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab569110e757aee573ebf9ad80812e8bb"></a><!-- doxytag: member="stm32f4xx.h::RCC_CSR_LSIRDY" ref="gab569110e757aee573ebf9ad80812e8bb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_LSIRDY</b>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafc26c5996b14005a70afbeaa29aae716"></a><!-- doxytag: member="stm32f4xx.h::RCC_CSR_RMVF" ref="gafc26c5996b14005a70afbeaa29aae716" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_RMVF</b>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6685c7bd94a46c82c7ca69afa1707c39"></a><!-- doxytag: member="stm32f4xx.h::RCC_CSR_BORRSTF" ref="ga6685c7bd94a46c82c7ca69afa1707c39" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_BORRSTF</b>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf600bc53fc80265347f6c76c6b8b728a"></a><!-- doxytag: member="stm32f4xx.h::RCC_CSR_PADRSTF" ref="gaf600bc53fc80265347f6c76c6b8b728a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_PADRSTF</b>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga837e2d7e2395ac45ebe2aea95ecde9bf"></a><!-- doxytag: member="stm32f4xx.h::RCC_CSR_PORRSTF" ref="ga837e2d7e2395ac45ebe2aea95ecde9bf" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_PORRSTF</b>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga16e89534934436ee8958440882b71e6f"></a><!-- doxytag: member="stm32f4xx.h::RCC_CSR_SFTRSTF" ref="ga16e89534934436ee8958440882b71e6f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_SFTRSTF</b>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1507e79ffc475547f2a9c9238965b57f"></a><!-- doxytag: member="stm32f4xx.h::RCC_CSR_WDGRSTF" ref="ga1507e79ffc475547f2a9c9238965b57f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_WDGRSTF</b>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacabd7bbde7e78c9c8f5fd46e34771826"></a><!-- doxytag: member="stm32f4xx.h::RCC_CSR_WWDGRSTF" ref="gacabd7bbde7e78c9c8f5fd46e34771826" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_WWDGRSTF</b>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga675455250b91f125d52f5d347c2c0fbf"></a><!-- doxytag: member="stm32f4xx.h::RCC_CSR_LPWRRSTF" ref="ga675455250b91f125d52f5d347c2c0fbf" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_LPWRRSTF</b>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf6fd9fde5cf03700de4c304b9c5dfb7c"></a><!-- doxytag: member="stm32f4xx.h::RCC_SSCGR_MODPER" ref="gaf6fd9fde5cf03700de4c304b9c5dfb7c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_SSCGR_MODPER</b>&#160;&#160;&#160;((uint32_t)0x00001FFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0f801e25eb841262467f54e7325b7806"></a><!-- doxytag: member="stm32f4xx.h::RCC_SSCGR_INCSTEP" ref="ga0f801e25eb841262467f54e7325b7806" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_SSCGR_INCSTEP</b>&#160;&#160;&#160;((uint32_t)0x0FFFE000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga392689f6486224a7f19d7ad0cd195687"></a><!-- doxytag: member="stm32f4xx.h::RCC_SSCGR_SPREADSEL" ref="ga392689f6486224a7f19d7ad0cd195687" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_SSCGR_SPREADSEL</b>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8885c04bcb786b89e26f066f4ccf06e0"></a><!-- doxytag: member="stm32f4xx.h::RCC_SSCGR_SSCGEN" ref="ga8885c04bcb786b89e26f066f4ccf06e0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_SSCGR_SSCGEN</b>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga68db5b1d90f9b62359888ed1175a0cef"></a><!-- doxytag: member="stm32f4xx.h::RCC_PLLI2SCFGR_PLLI2SN" ref="ga68db5b1d90f9b62359888ed1175a0cef" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PLLI2SCFGR_PLLI2SN</b>&#160;&#160;&#160;((uint32_t)0x00007FC0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0c599fc84dcde859974ed5b334e90f50"></a><!-- doxytag: member="stm32f4xx.h::RCC_PLLI2SCFGR_PLLI2SR" ref="ga0c599fc84dcde859974ed5b334e90f50" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PLLI2SCFGR_PLLI2SR</b>&#160;&#160;&#160;((uint32_t)0x70000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6ee81827bb1d78e84e78a74449c8d56a"></a><!-- doxytag: member="stm32f4xx.h::RNG_CR_RNGEN" ref="ga6ee81827bb1d78e84e78a74449c8d56a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RNG_CR_RNGEN</b>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga27424b682bcee7fff22f92a2dbcea57a"></a><!-- doxytag: member="stm32f4xx.h::RNG_CR_IE" ref="ga27424b682bcee7fff22f92a2dbcea57a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RNG_CR_IE</b>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga54434ed74bdb00fd0f13422d3e85a2fc"></a><!-- doxytag: member="stm32f4xx.h::RNG_SR_DRDY" ref="ga54434ed74bdb00fd0f13422d3e85a2fc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RNG_SR_DRDY</b>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4bb49d327474c3c61877bb20290f51d0"></a><!-- doxytag: member="stm32f4xx.h::RNG_SR_CECS" ref="ga4bb49d327474c3c61877bb20290f51d0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RNG_SR_CECS</b>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5562bc13afe295893dc3997a4917fee2"></a><!-- doxytag: member="stm32f4xx.h::RNG_SR_SECS" ref="ga5562bc13afe295893dc3997a4917fee2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RNG_SR_SECS</b>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3b89a08bcc8a7a6078bd9f5f2f34bb53"></a><!-- doxytag: member="stm32f4xx.h::RNG_SR_CEIS" ref="ga3b89a08bcc8a7a6078bd9f5f2f34bb53" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RNG_SR_CEIS</b>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa6b0e11930f20484f0d0aca79959d9b2"></a><!-- doxytag: member="stm32f4xx.h::RNG_SR_SEIS" ref="gaa6b0e11930f20484f0d0aca79959d9b2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RNG_SR_SEIS</b>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3152952ac385ee1ce8dd868978d3fce9"></a><!-- doxytag: member="stm32f4xx.h::RTC_TR_PM" ref="ga3152952ac385ee1ce8dd868978d3fce9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TR_PM</b>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad42435e015e9f5052245c366ae08d655"></a><!-- doxytag: member="stm32f4xx.h::RTC_TR_HT" ref="gad42435e015e9f5052245c366ae08d655" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TR_HT</b>&#160;&#160;&#160;((uint32_t)0x00300000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1c9af54381689d893ba1b11eb33cd866"></a><!-- doxytag: member="stm32f4xx.h::RTC_TR_HT_0" ref="ga1c9af54381689d893ba1b11eb33cd866" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TR_HT_0</b>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7b3ba2cc471b86d041df3c2a1a9ef121"></a><!-- doxytag: member="stm32f4xx.h::RTC_TR_HT_1" ref="ga7b3ba2cc471b86d041df3c2a1a9ef121" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TR_HT_1</b>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac8211df481853649722383e0d8fb06d5"></a><!-- doxytag: member="stm32f4xx.h::RTC_TR_HU" ref="gac8211df481853649722383e0d8fb06d5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TR_HU</b>&#160;&#160;&#160;((uint32_t)0x000F0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaddad920d5681960fa702b988ef1f82be"></a><!-- doxytag: member="stm32f4xx.h::RTC_TR_HU_0" ref="gaddad920d5681960fa702b988ef1f82be" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TR_HU_0</b>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae6206d385d3b3e127b1e63be48f83a63"></a><!-- doxytag: member="stm32f4xx.h::RTC_TR_HU_1" ref="gae6206d385d3b3e127b1e63be48f83a63" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TR_HU_1</b>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6e264504542ec2d9b06036e938f7f79d"></a><!-- doxytag: member="stm32f4xx.h::RTC_TR_HU_2" ref="ga6e264504542ec2d9b06036e938f7f79d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TR_HU_2</b>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga40763d3ed48e9f707784bdfd65a9c3ca"></a><!-- doxytag: member="stm32f4xx.h::RTC_TR_HU_3" ref="ga40763d3ed48e9f707784bdfd65a9c3ca" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TR_HU_3</b>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga64cf91576871a8108d6ee2f48970bb4a"></a><!-- doxytag: member="stm32f4xx.h::RTC_TR_MNT" ref="ga64cf91576871a8108d6ee2f48970bb4a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TR_MNT</b>&#160;&#160;&#160;((uint32_t)0x00007000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga752747aa90bf35bd57b16bffc7294dfc"></a><!-- doxytag: member="stm32f4xx.h::RTC_TR_MNT_0" ref="ga752747aa90bf35bd57b16bffc7294dfc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TR_MNT_0</b>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa1837f65a11192dd9b8bf249c31ccef7"></a><!-- doxytag: member="stm32f4xx.h::RTC_TR_MNT_1" ref="gaa1837f65a11192dd9b8bf249c31ccef7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TR_MNT_1</b>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5f27fb43718df0797664acd2d9c95c1a"></a><!-- doxytag: member="stm32f4xx.h::RTC_TR_MNT_2" ref="ga5f27fb43718df0797664acd2d9c95c1a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TR_MNT_2</b>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga84e86f4fc04232fd0294966434708e06"></a><!-- doxytag: member="stm32f4xx.h::RTC_TR_MNU" ref="ga84e86f4fc04232fd0294966434708e06" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TR_MNU</b>&#160;&#160;&#160;((uint32_t)0x00000F00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad91d7700822050a352e53aff372a697b"></a><!-- doxytag: member="stm32f4xx.h::RTC_TR_MNU_0" ref="gad91d7700822050a352e53aff372a697b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TR_MNU_0</b>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad9c3087e3d4cd490af8334e99467f1dc"></a><!-- doxytag: member="stm32f4xx.h::RTC_TR_MNU_1" ref="gad9c3087e3d4cd490af8334e99467f1dc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TR_MNU_1</b>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac01a9e4b358ea062bf1c66069a28c126"></a><!-- doxytag: member="stm32f4xx.h::RTC_TR_MNU_2" ref="gac01a9e4b358ea062bf1c66069a28c126" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TR_MNU_2</b>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga75b76249e63af249061c0c5532a2a4e5"></a><!-- doxytag: member="stm32f4xx.h::RTC_TR_MNU_3" ref="ga75b76249e63af249061c0c5532a2a4e5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TR_MNU_3</b>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaae39b22025a36d1e4e185e4be2bf326f"></a><!-- doxytag: member="stm32f4xx.h::RTC_TR_ST" ref="gaae39b22025a36d1e4e185e4be2bf326f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TR_ST</b>&#160;&#160;&#160;((uint32_t)0x00000070)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf0a53dc60816e0790ba69eaff3e87cb0"></a><!-- doxytag: member="stm32f4xx.h::RTC_TR_ST_0" ref="gaf0a53dc60816e0790ba69eaff3e87cb0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TR_ST_0</b>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga948beb7166b70f1fa9e9148a8b6bd3f9"></a><!-- doxytag: member="stm32f4xx.h::RTC_TR_ST_1" ref="ga948beb7166b70f1fa9e9148a8b6bd3f9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TR_ST_1</b>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4d5f0413990c26a5cf9a857d10243e9b"></a><!-- doxytag: member="stm32f4xx.h::RTC_TR_ST_2" ref="ga4d5f0413990c26a5cf9a857d10243e9b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TR_ST_2</b>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga747711823db36121b78c0eebb6140ca1"></a><!-- doxytag: member="stm32f4xx.h::RTC_TR_SU" ref="ga747711823db36121b78c0eebb6140ca1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TR_SU</b>&#160;&#160;&#160;((uint32_t)0x0000000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4132b0e9d72ff72df7e0062a1e081ca3"></a><!-- doxytag: member="stm32f4xx.h::RTC_TR_SU_0" ref="ga4132b0e9d72ff72df7e0062a1e081ca3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TR_SU_0</b>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6eef03c1de3719d801c970eec53e7500"></a><!-- doxytag: member="stm32f4xx.h::RTC_TR_SU_1" ref="ga6eef03c1de3719d801c970eec53e7500" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TR_SU_1</b>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabbe7e738c8adaaf24f6faca467d6fde2"></a><!-- doxytag: member="stm32f4xx.h::RTC_TR_SU_2" ref="gabbe7e738c8adaaf24f6faca467d6fde2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TR_SU_2</b>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab44e19720b6691f63ba4f0c38a1fd7f3"></a><!-- doxytag: member="stm32f4xx.h::RTC_TR_SU_3" ref="gab44e19720b6691f63ba4f0c38a1fd7f3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TR_SU_3</b>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga14d55b6d841825ec65736e08c09b1d83"></a><!-- doxytag: member="stm32f4xx.h::RTC_DR_YT" ref="ga14d55b6d841825ec65736e08c09b1d83" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_DR_YT</b>&#160;&#160;&#160;((uint32_t)0x00F00000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4a733698a85cc8f26d346ec8c61c7937"></a><!-- doxytag: member="stm32f4xx.h::RTC_DR_YT_0" ref="ga4a733698a85cc8f26d346ec8c61c7937" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_DR_YT_0</b>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa48c7c9f31a74b6d3b04443ce0414ce9"></a><!-- doxytag: member="stm32f4xx.h::RTC_DR_YT_1" ref="gaa48c7c9f31a74b6d3b04443ce0414ce9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_DR_YT_1</b>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5c15cd22daf2ef6f9ea6f7341897a435"></a><!-- doxytag: member="stm32f4xx.h::RTC_DR_YT_2" ref="ga5c15cd22daf2ef6f9ea6f7341897a435" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_DR_YT_2</b>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4e7cf7875d489f89d949178e0294d555"></a><!-- doxytag: member="stm32f4xx.h::RTC_DR_YT_3" ref="ga4e7cf7875d489f89d949178e0294d555" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_DR_YT_3</b>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafd1bdc8fad3fdeb14058c9158f39ae9e"></a><!-- doxytag: member="stm32f4xx.h::RTC_DR_YU" ref="gafd1bdc8fad3fdeb14058c9158f39ae9e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_DR_YU</b>&#160;&#160;&#160;((uint32_t)0x000F0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaeda03e9857e9009b6212df5f97a5d09f"></a><!-- doxytag: member="stm32f4xx.h::RTC_DR_YU_0" ref="gaeda03e9857e9009b6212df5f97a5d09f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_DR_YU_0</b>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadb0b5f7684e31cb1665a848b91601249"></a><!-- doxytag: member="stm32f4xx.h::RTC_DR_YU_1" ref="gadb0b5f7684e31cb1665a848b91601249" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_DR_YU_1</b>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga01f200469dbc8159adc3b4f25375b601"></a><!-- doxytag: member="stm32f4xx.h::RTC_DR_YU_2" ref="ga01f200469dbc8159adc3b4f25375b601" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_DR_YU_2</b>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga592372ccddc93b10e81ed705c9c0f9bc"></a><!-- doxytag: member="stm32f4xx.h::RTC_DR_YU_3" ref="ga592372ccddc93b10e81ed705c9c0f9bc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_DR_YU_3</b>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6f46c349f75a31973e094729fe96543f"></a><!-- doxytag: member="stm32f4xx.h::RTC_DR_WDU" ref="ga6f46c349f75a31973e094729fe96543f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_DR_WDU</b>&#160;&#160;&#160;((uint32_t)0x0000E000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga30cb803b191670a41aea89a91e53fe61"></a><!-- doxytag: member="stm32f4xx.h::RTC_DR_WDU_0" ref="ga30cb803b191670a41aea89a91e53fe61" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_DR_WDU_0</b>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabd26d3601bf8b119af8f96a65a1de60e"></a><!-- doxytag: member="stm32f4xx.h::RTC_DR_WDU_1" ref="gabd26d3601bf8b119af8f96a65a1de60e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_DR_WDU_1</b>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga77e907e5efced7628e9933e7cfb4cac6"></a><!-- doxytag: member="stm32f4xx.h::RTC_DR_WDU_2" ref="ga77e907e5efced7628e9933e7cfb4cac6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_DR_WDU_2</b>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga26f0d3ce1c6c6785bd8fbae556f68b31"></a><!-- doxytag: member="stm32f4xx.h::RTC_DR_MT" ref="ga26f0d3ce1c6c6785bd8fbae556f68b31" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_DR_MT</b>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac9221f60ccf3581f3c543fdedddf4372"></a><!-- doxytag: member="stm32f4xx.h::RTC_DR_MU" ref="gac9221f60ccf3581f3c543fdedddf4372" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_DR_MU</b>&#160;&#160;&#160;((uint32_t)0x00000F00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga54f64678df9fe08a2afd732c275ae7a0"></a><!-- doxytag: member="stm32f4xx.h::RTC_DR_MU_0" ref="ga54f64678df9fe08a2afd732c275ae7a0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_DR_MU_0</b>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac7845ded502c4cc9faeeb6215955f6f1"></a><!-- doxytag: member="stm32f4xx.h::RTC_DR_MU_1" ref="gac7845ded502c4cc9faeeb6215955f6f1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_DR_MU_1</b>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga47a14479cfe6791d300b9a556d158abe"></a><!-- doxytag: member="stm32f4xx.h::RTC_DR_MU_2" ref="ga47a14479cfe6791d300b9a556d158abe" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_DR_MU_2</b>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2a420b221dec229c053295c44bcac1b1"></a><!-- doxytag: member="stm32f4xx.h::RTC_DR_MU_3" ref="ga2a420b221dec229c053295c44bcac1b1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_DR_MU_3</b>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga52e40cec8161ee20176d92d547fef350"></a><!-- doxytag: member="stm32f4xx.h::RTC_DR_DT" ref="ga52e40cec8161ee20176d92d547fef350" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_DR_DT</b>&#160;&#160;&#160;((uint32_t)0x00000030)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8823ee9be7a191912aeef8252517b8a6"></a><!-- doxytag: member="stm32f4xx.h::RTC_DR_DT_0" ref="ga8823ee9be7a191912aeef8252517b8a6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_DR_DT_0</b>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga546b218e45c1297e39a586204268cf9d"></a><!-- doxytag: member="stm32f4xx.h::RTC_DR_DT_1" ref="ga546b218e45c1297e39a586204268cf9d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_DR_DT_1</b>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaba04cbc99cf442c7e6155bef625c5663"></a><!-- doxytag: member="stm32f4xx.h::RTC_DR_DU" ref="gaba04cbc99cf442c7e6155bef625c5663" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_DR_DU</b>&#160;&#160;&#160;((uint32_t)0x0000000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0ffd9b610a0ba3f1caad707ff2fb0a3f"></a><!-- doxytag: member="stm32f4xx.h::RTC_DR_DU_0" ref="ga0ffd9b610a0ba3f1caad707ff2fb0a3f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_DR_DU_0</b>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga79b5d9f674be2ecf85c964da6ac0a2a4"></a><!-- doxytag: member="stm32f4xx.h::RTC_DR_DU_1" ref="ga79b5d9f674be2ecf85c964da6ac0a2a4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_DR_DU_1</b>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1668f84ec4ddec10f6bcff65983df05b"></a><!-- doxytag: member="stm32f4xx.h::RTC_DR_DU_2" ref="ga1668f84ec4ddec10f6bcff65983df05b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_DR_DU_2</b>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad54e249241aebdda778618f35dce9f66"></a><!-- doxytag: member="stm32f4xx.h::RTC_DR_DU_3" ref="gad54e249241aebdda778618f35dce9f66" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_DR_DU_3</b>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3cdfa862acfa6068b7ba847f77269d60"></a><!-- doxytag: member="stm32f4xx.h::RTC_CR_COE" ref="ga3cdfa862acfa6068b7ba847f77269d60" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_COE</b>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8f81115ef3fd366de73e84ab667d369b"></a><!-- doxytag: member="stm32f4xx.h::RTC_CR_OSEL" ref="ga8f81115ef3fd366de73e84ab667d369b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_OSEL</b>&#160;&#160;&#160;((uint32_t)0x00600000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabe506838823e3b172a9ed4a3fec7321a"></a><!-- doxytag: member="stm32f4xx.h::RTC_CR_OSEL_0" ref="gabe506838823e3b172a9ed4a3fec7321a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_OSEL_0</b>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga15fb33aaad62c71bbba2f96652eefb8c"></a><!-- doxytag: member="stm32f4xx.h::RTC_CR_OSEL_1" ref="ga15fb33aaad62c71bbba2f96652eefb8c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_OSEL_1</b>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga53f21b5adadbcc5eb255683d5decc9cb"></a><!-- doxytag: member="stm32f4xx.h::RTC_CR_POL" ref="ga53f21b5adadbcc5eb255683d5decc9cb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_POL</b>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga197c587884b9c1dcb2970e9ec2589b41"></a><!-- doxytag: member="stm32f4xx.h::RTC_CR_COSEL" ref="ga197c587884b9c1dcb2970e9ec2589b41" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_COSEL</b>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2a793580db48c66a98e44cbda6e0daef"></a><!-- doxytag: member="stm32f4xx.h::RTC_CR_BCK" ref="ga2a793580db48c66a98e44cbda6e0daef" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_BCK</b>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga220cf6237eac208acc8ae4c55e0b5e6f"></a><!-- doxytag: member="stm32f4xx.h::RTC_CR_SUB1H" ref="ga220cf6237eac208acc8ae4c55e0b5e6f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_SUB1H</b>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaae1a8439d08e28289398dcf3c2b4b47b"></a><!-- doxytag: member="stm32f4xx.h::RTC_CR_ADD1H" ref="gaae1a8439d08e28289398dcf3c2b4b47b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_ADD1H</b>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf376dffb9f2777ef275f23410e35600d"></a><!-- doxytag: member="stm32f4xx.h::RTC_CR_TSIE" ref="gaf376dffb9f2777ef275f23410e35600d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_TSIE</b>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5e0a1419830a16667cea4f6454913226"></a><!-- doxytag: member="stm32f4xx.h::RTC_CR_WUTIE" ref="ga5e0a1419830a16667cea4f6454913226" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_WUTIE</b>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac6269c9dd5cee650024ede0b0c42e87d"></a><!-- doxytag: member="stm32f4xx.h::RTC_CR_ALRBIE" ref="gac6269c9dd5cee650024ede0b0c42e87d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_ALRBIE</b>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9138f75267bd93f8de6738225217d583"></a><!-- doxytag: member="stm32f4xx.h::RTC_CR_ALRAIE" ref="ga9138f75267bd93f8de6738225217d583" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_ALRAIE</b>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga94fa98ca8cac9078b9bb82c89593d3c0"></a><!-- doxytag: member="stm32f4xx.h::RTC_CR_TSE" ref="ga94fa98ca8cac9078b9bb82c89593d3c0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_TSE</b>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga061be0d3cdea721e5cb695cda0699bc3"></a><!-- doxytag: member="stm32f4xx.h::RTC_CR_WUTE" ref="ga061be0d3cdea721e5cb695cda0699bc3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_WUTE</b>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga17d0850002ed42742ff75a82dc4e8586"></a><!-- doxytag: member="stm32f4xx.h::RTC_CR_ALRBE" ref="ga17d0850002ed42742ff75a82dc4e8586" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_ALRBE</b>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8a8cdeac61f06e4737800b64a901d584"></a><!-- doxytag: member="stm32f4xx.h::RTC_CR_ALRAE" ref="ga8a8cdeac61f06e4737800b64a901d584" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_ALRAE</b>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4ce7cb8b575142e125863d61ea4765ba"></a><!-- doxytag: member="stm32f4xx.h::RTC_CR_DCE" ref="ga4ce7cb8b575142e125863d61ea4765ba" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_DCE</b>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab2706e31a1bc8d95b682fe47611e0dd3"></a><!-- doxytag: member="stm32f4xx.h::RTC_CR_FMT" ref="gab2706e31a1bc8d95b682fe47611e0dd3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_FMT</b>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga34d50a3eff3364e6da4fefed9962a054"></a><!-- doxytag: member="stm32f4xx.h::RTC_CR_BYPSHAD" ref="ga34d50a3eff3364e6da4fefed9962a054" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_BYPSHAD</b>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga646ef1071cacc2d30bbef5597c817021"></a><!-- doxytag: member="stm32f4xx.h::RTC_CR_REFCKON" ref="ga646ef1071cacc2d30bbef5597c817021" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_REFCKON</b>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad076bde34be7d24f088fd2c003b7a7f7"></a><!-- doxytag: member="stm32f4xx.h::RTC_CR_TSEDGE" ref="gad076bde34be7d24f088fd2c003b7a7f7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_TSEDGE</b>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga54a2d55571417d9dfb05826b40d997b0"></a><!-- doxytag: member="stm32f4xx.h::RTC_CR_WUCKSEL" ref="ga54a2d55571417d9dfb05826b40d997b0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_WUCKSEL</b>&#160;&#160;&#160;((uint32_t)0x00000007)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6f03056e9aa78c133af90b60af72ba79"></a><!-- doxytag: member="stm32f4xx.h::RTC_CR_WUCKSEL_0" ref="ga6f03056e9aa78c133af90b60af72ba79" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_WUCKSEL_0</b>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga360f7ccf7a89c5091f4affe6d1019215"></a><!-- doxytag: member="stm32f4xx.h::RTC_CR_WUCKSEL_1" ref="ga360f7ccf7a89c5091f4affe6d1019215" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_WUCKSEL_1</b>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad247ac722f6900744cdc16f8f45ed923"></a><!-- doxytag: member="stm32f4xx.h::RTC_CR_WUCKSEL_2" ref="gad247ac722f6900744cdc16f8f45ed923" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_WUCKSEL_2</b>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga05189137cfd0e73903d9b70d071656b9"></a><!-- doxytag: member="stm32f4xx.h::RTC_ISR_RECALPF" ref="ga05189137cfd0e73903d9b70d071656b9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ISR_RECALPF</b>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae738b22f6a8123026921a1d14f9547c0"></a><!-- doxytag: member="stm32f4xx.h::RTC_ISR_TAMP1F" ref="gae738b22f6a8123026921a1d14f9547c0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ISR_TAMP1F</b>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga766c238f964072decba204c7fce850ff"></a><!-- doxytag: member="stm32f4xx.h::RTC_ISR_TSOVF" ref="ga766c238f964072decba204c7fce850ff" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ISR_TSOVF</b>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga68c0a60dbfc5f1570a48afe450395484"></a><!-- doxytag: member="stm32f4xx.h::RTC_ISR_TSF" ref="ga68c0a60dbfc5f1570a48afe450395484" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ISR_TSF</b>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4eb5960300a402210e5378d78ce22766"></a><!-- doxytag: member="stm32f4xx.h::RTC_ISR_WUTF" ref="ga4eb5960300a402210e5378d78ce22766" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ISR_WUTF</b>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7976972a5fc6705fede85536520367d6"></a><!-- doxytag: member="stm32f4xx.h::RTC_ISR_ALRBF" ref="ga7976972a5fc6705fede85536520367d6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ISR_ALRBF</b>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga96605e50a347507b7f274e9cd894a02c"></a><!-- doxytag: member="stm32f4xx.h::RTC_ISR_ALRAF" ref="ga96605e50a347507b7f274e9cd894a02c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ISR_ALRAF</b>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae0eb2f998cd3e7325974347cb2a3d25a"></a><!-- doxytag: member="stm32f4xx.h::RTC_ISR_INIT" ref="gae0eb2f998cd3e7325974347cb2a3d25a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ISR_INIT</b>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab16dcc6973c611e087030cdb15203972"></a><!-- doxytag: member="stm32f4xx.h::RTC_ISR_INITF" ref="gab16dcc6973c611e087030cdb15203972" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ISR_INITF</b>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9bd683e789841f7d3f138709ffdbfbf8"></a><!-- doxytag: member="stm32f4xx.h::RTC_ISR_RSF" ref="ga9bd683e789841f7d3f138709ffdbfbf8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ISR_RSF</b>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7b229bace5ba0c0b48bfeb5efc445292"></a><!-- doxytag: member="stm32f4xx.h::RTC_ISR_INITS" ref="ga7b229bace5ba0c0b48bfeb5efc445292" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ISR_INITS</b>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1c4536a874336778ac11109f14573eb9"></a><!-- doxytag: member="stm32f4xx.h::RTC_ISR_SHPF" ref="ga1c4536a874336778ac11109f14573eb9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ISR_SHPF</b>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0e753321211e19bc48736fe0d30a7f40"></a><!-- doxytag: member="stm32f4xx.h::RTC_ISR_WUTWF" ref="ga0e753321211e19bc48736fe0d30a7f40" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ISR_WUTWF</b>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5a0c34bff6dc9fce29e2be35d32d9d05"></a><!-- doxytag: member="stm32f4xx.h::RTC_ISR_ALRBWF" ref="ga5a0c34bff6dc9fce29e2be35d32d9d05" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ISR_ALRBWF</b>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4d420b5c3f8623cf1116d42fa164be7e"></a><!-- doxytag: member="stm32f4xx.h::RTC_ISR_ALRAWF" ref="ga4d420b5c3f8623cf1116d42fa164be7e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ISR_ALRAWF</b>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad248dca1e9532ba31f98d3ec9d2f8711"></a><!-- doxytag: member="stm32f4xx.h::RTC_PRER_PREDIV_A" ref="gad248dca1e9532ba31f98d3ec9d2f8711" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_PRER_PREDIV_A</b>&#160;&#160;&#160;((uint32_t)0x007F0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga17bbd4e569a76446df089752cb41b1cb"></a><!-- doxytag: member="stm32f4xx.h::RTC_PRER_PREDIV_S" ref="ga17bbd4e569a76446df089752cb41b1cb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_PRER_PREDIV_S</b>&#160;&#160;&#160;((uint32_t)0x00001FFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2e412c1448a7e20974f5b46129799eeb"></a><!-- doxytag: member="stm32f4xx.h::RTC_WUTR_WUT" ref="ga2e412c1448a7e20974f5b46129799eeb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_WUTR_WUT</b>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa63841fd7262fd307f211ee8e9e8a6f0"></a><!-- doxytag: member="stm32f4xx.h::RTC_CALIBR_DCS" ref="gaa63841fd7262fd307f211ee8e9e8a6f0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CALIBR_DCS</b>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab5523cf582ebc0a987c6a2c2007bc10d"></a><!-- doxytag: member="stm32f4xx.h::RTC_CALIBR_DC" ref="gab5523cf582ebc0a987c6a2c2007bc10d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CALIBR_DC</b>&#160;&#160;&#160;((uint32_t)0x0000001F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8ed557e4451ffd3e869bb9ca393d47f9"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMAR_MSK4" ref="ga8ed557e4451ffd3e869bb9ca393d47f9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_MSK4</b>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5a7fdc1719b3159e099c3979da26dd92"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMAR_WDSEL" ref="ga5a7fdc1719b3159e099c3979da26dd92" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_WDSEL</b>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga934ea7910b5f5988f6c46ae4703dc29b"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMAR_DT" ref="ga934ea7910b5f5988f6c46ae4703dc29b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_DT</b>&#160;&#160;&#160;((uint32_t)0x30000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0cb880cece843ba5314120abcf14e9fc"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMAR_DT_0" ref="ga0cb880cece843ba5314120abcf14e9fc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_DT_0</b>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6e2e76ce2645d0c9d2587d4172edcd58"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMAR_DT_1" ref="ga6e2e76ce2645d0c9d2587d4172edcd58" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_DT_1</b>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga784589946bdf3ca0d675cc22d9bafbbf"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMAR_DU" ref="ga784589946bdf3ca0d675cc22d9bafbbf" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_DU</b>&#160;&#160;&#160;((uint32_t)0x0F000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga687a85ed4e7623bdb60196f706ab62e9"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMAR_DU_0" ref="ga687a85ed4e7623bdb60196f706ab62e9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_DU_0</b>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8d2ec65de047fdece20083f030cc6cfd"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMAR_DU_1" ref="ga8d2ec65de047fdece20083f030cc6cfd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_DU_1</b>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaeb0050d5e8d64e4f684e325446ea173a"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMAR_DU_2" ref="gaeb0050d5e8d64e4f684e325446ea173a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_DU_2</b>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga79a55db963d0707fc0ae14bffc51c297"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMAR_DU_3" ref="ga79a55db963d0707fc0ae14bffc51c297" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_DU_3</b>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga337fba397cab4beb204f4f6e6ddc4bf3"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMAR_MSK3" ref="ga337fba397cab4beb204f4f6e6ddc4bf3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_MSK3</b>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaab68dc30427951b19aecf399b0ae2900"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMAR_PM" ref="gaab68dc30427951b19aecf399b0ae2900" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_PM</b>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga55bc04190e9eaa916144fa2d1777cbfb"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMAR_HT" ref="ga55bc04190e9eaa916144fa2d1777cbfb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_HT</b>&#160;&#160;&#160;((uint32_t)0x00300000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4165b904cdf6bdf4ed6c892d73953453"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMAR_HT_0" ref="ga4165b904cdf6bdf4ed6c892d73953453" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_HT_0</b>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab50f98903ad0183c52c40375d45d4d77"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMAR_HT_1" ref="gab50f98903ad0183c52c40375d45d4d77" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_HT_1</b>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga491fda42cfad244596737347fe157142"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMAR_HU" ref="ga491fda42cfad244596737347fe157142" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_HU</b>&#160;&#160;&#160;((uint32_t)0x000F0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga756c2c137f6d1f89bba95347245b014c"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMAR_HU_0" ref="ga756c2c137f6d1f89bba95347245b014c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_HU_0</b>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2068b4116fca73a63b1c98f51902acef"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMAR_HU_1" ref="ga2068b4116fca73a63b1c98f51902acef" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_HU_1</b>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab7642e83ff425a1fe2695d1100ce7c35"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMAR_HU_2" ref="gab7642e83ff425a1fe2695d1100ce7c35" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_HU_2</b>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9f516916142b3ea6110619e8dc600d2a"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMAR_HU_3" ref="ga9f516916142b3ea6110619e8dc600d2a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_HU_3</b>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga478d62d55a42779c558e9ba16aec74cc"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMAR_MSK2" ref="ga478d62d55a42779c558e9ba16aec74cc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_MSK2</b>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga02edb2d87b7fe9936a0cffa96d4a7297"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMAR_MNT" ref="ga02edb2d87b7fe9936a0cffa96d4a7297" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_MNT</b>&#160;&#160;&#160;((uint32_t)0x00007000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0dab36fbc475b7ec4442020f159601c6"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMAR_MNT_0" ref="ga0dab36fbc475b7ec4442020f159601c6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_MNT_0</b>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6782f11cc7f8edf401dec2ff436d7968"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMAR_MNT_1" ref="ga6782f11cc7f8edf401dec2ff436d7968" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_MNT_1</b>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf766f39637efe114b38a1aceb352328d"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMAR_MNT_2" ref="gaf766f39637efe114b38a1aceb352328d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_MNT_2</b>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga22d67ff770aa27509d79afde1865c845"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMAR_MNU" ref="ga22d67ff770aa27509d79afde1865c845" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_MNU</b>&#160;&#160;&#160;((uint32_t)0x00000F00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaeb5ead84647f92b0d1efcf8decb0dd8f"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMAR_MNU_0" ref="gaeb5ead84647f92b0d1efcf8decb0dd8f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_MNU_0</b>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga656311cb5632dbc9b4fb5dd2288a6e66"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMAR_MNU_1" ref="ga656311cb5632dbc9b4fb5dd2288a6e66" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_MNU_1</b>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadc164d7ff70842858281cfaff5f29374"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMAR_MNU_2" ref="gadc164d7ff70842858281cfaff5f29374" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_MNU_2</b>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4e1199b4140613e8a1dbe283dd89c772"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMAR_MNU_3" ref="ga4e1199b4140613e8a1dbe283dd89c772" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_MNU_3</b>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8862250866a358ff3095852f45a160c1"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMAR_MSK1" ref="ga8862250866a358ff3095852f45a160c1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_MSK1</b>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0b623884457edb89f48a2a100aff183a"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMAR_ST" ref="ga0b623884457edb89f48a2a100aff183a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_ST</b>&#160;&#160;&#160;((uint32_t)0x00000070)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaae5c1ad41702da26788f5ef52c0d05ca"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMAR_ST_0" ref="gaae5c1ad41702da26788f5ef52c0d05ca" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_ST_0</b>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2e771d8055c52a1186d3f47dd567457a"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMAR_ST_1" ref="ga2e771d8055c52a1186d3f47dd567457a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_ST_1</b>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7fdfe4a92c7ab0c326dc9f2638318f97"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMAR_ST_2" ref="ga7fdfe4a92c7ab0c326dc9f2638318f97" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_ST_2</b>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab8ec4171be73457bc3dba78bd246e35b"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMAR_SU" ref="gab8ec4171be73457bc3dba78bd246e35b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_SU</b>&#160;&#160;&#160;((uint32_t)0x0000000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaaf99585af681202a201178f8156dffe"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMAR_SU_0" ref="gaaaf99585af681202a201178f8156dffe" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_SU_0</b>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9d7edbd0609415ca3a328f8498c4a63c"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMAR_SU_1" ref="ga9d7edbd0609415ca3a328f8498c4a63c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_SU_1</b>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga485a8c274aa56f705dc1363484d7085f"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMAR_SU_2" ref="ga485a8c274aa56f705dc1363484d7085f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_SU_2</b>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad9d41833996dbd77a0bfbcd9889957a2"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMAR_SU_3" ref="gad9d41833996dbd77a0bfbcd9889957a2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_SU_3</b>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga934df96e83f72268528e62c55c03b50d"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMBR_MSK4" ref="ga934df96e83f72268528e62c55c03b50d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBR_MSK4</b>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3acc5db599b055a0c1eca04024bf0285"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMBR_WDSEL" ref="ga3acc5db599b055a0c1eca04024bf0285" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBR_WDSEL</b>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9f8662da4b5f9f0dc0cdd8eac037052b"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMBR_DT" ref="ga9f8662da4b5f9f0dc0cdd8eac037052b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBR_DT</b>&#160;&#160;&#160;((uint32_t)0x30000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga34531fadcc9d2a702b3b7138831fb4c8"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMBR_DT_0" ref="ga34531fadcc9d2a702b3b7138831fb4c8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBR_DT_0</b>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabeb8410cfd578e600049846a694dc00d"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMBR_DT_1" ref="gabeb8410cfd578e600049846a694dc00d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBR_DT_1</b>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0beeb5e7c9237d688d5784dba0a5c671"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMBR_DU" ref="ga0beeb5e7c9237d688d5784dba0a5c671" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBR_DU</b>&#160;&#160;&#160;((uint32_t)0x0F000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf9886cb39e9c89c40ddc33c6e7659db5"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMBR_DU_0" ref="gaf9886cb39e9c89c40ddc33c6e7659db5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBR_DU_0</b>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga121e8284bdc7ebd634f71e5810dc4f85"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMBR_DU_1" ref="ga121e8284bdc7ebd634f71e5810dc4f85" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBR_DU_1</b>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga78b99f99d3666212ab673dbc9f7f3192"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMBR_DU_2" ref="ga78b99f99d3666212ab673dbc9f7f3192" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBR_DU_2</b>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8551995a404be9f58511ea22dca71f1a"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMBR_DU_3" ref="ga8551995a404be9f58511ea22dca71f1a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBR_DU_3</b>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaca7cd93178102c8769d0874d5b8394c4"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMBR_MSK3" ref="gaca7cd93178102c8769d0874d5b8394c4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBR_MSK3</b>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4fc947f41bd2a091b13ffeff4312b67b"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMBR_PM" ref="ga4fc947f41bd2a091b13ffeff4312b67b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBR_PM</b>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga552fbb873fbab8cefd1c5c3536d0989d"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMBR_HT" ref="ga552fbb873fbab8cefd1c5c3536d0989d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBR_HT</b>&#160;&#160;&#160;((uint32_t)0x00300000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabbddfb1b1ff41f1b76f5ccfb6eb29362"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMBR_HT_0" ref="gabbddfb1b1ff41f1b76f5ccfb6eb29362" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBR_HT_0</b>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3219c5b314ca459c8dcb93c140b210cb"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMBR_HT_1" ref="ga3219c5b314ca459c8dcb93c140b210cb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBR_HT_1</b>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1a01e42db93b9bc9097766d7ccf2d21d"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMBR_HU" ref="ga1a01e42db93b9bc9097766d7ccf2d21d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBR_HU</b>&#160;&#160;&#160;((uint32_t)0x000F0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0223058b7ae0a4ae57a7a7997440385e"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMBR_HU_0" ref="ga0223058b7ae0a4ae57a7a7997440385e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBR_HU_0</b>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9a7c34c4e83f374790e3ed27a3e23443"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMBR_HU_1" ref="ga9a7c34c4e83f374790e3ed27a3e23443" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBR_HU_1</b>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad5e6d673134918e74d9a0f06ca4dc479"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMBR_HU_2" ref="gad5e6d673134918e74d9a0f06ca4dc479" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBR_HU_2</b>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae538b44aa24031a294442dc47f6849f5"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMBR_HU_3" ref="gae538b44aa24031a294442dc47f6849f5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBR_HU_3</b>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga124c24eb148681777758f1298776f5a1"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMBR_MSK2" ref="ga124c24eb148681777758f1298776f5a1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBR_MSK2</b>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga05e2ef0960c04023b98a104202f44571"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMBR_MNT" ref="ga05e2ef0960c04023b98a104202f44571" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBR_MNT</b>&#160;&#160;&#160;((uint32_t)0x00007000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf1170e6bedeafe4da96568080fe3bbe3"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMBR_MNT_0" ref="gaf1170e6bedeafe4da96568080fe3bbe3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBR_MNT_0</b>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga56977652001bc709e4c37fce5647eb40"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMBR_MNT_1" ref="ga56977652001bc709e4c37fce5647eb40" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBR_MNT_1</b>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafbdfd2b2b1fc039fe8efdd6df612b220"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMBR_MNT_2" ref="gafbdfd2b2b1fc039fe8efdd6df612b220" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBR_MNT_2</b>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3ca0feaf431b9f9dde4a9d97cae39056"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMBR_MNU" ref="ga3ca0feaf431b9f9dde4a9d97cae39056" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBR_MNU</b>&#160;&#160;&#160;((uint32_t)0x00000F00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga93830709da4736a2e8da1cf3a3596dda"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMBR_MNU_0" ref="ga93830709da4736a2e8da1cf3a3596dda" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBR_MNU_0</b>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae9cab4a9df6a1e45e2a3212b357e1bef"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMBR_MNU_1" ref="gae9cab4a9df6a1e45e2a3212b357e1bef" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBR_MNU_1</b>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga869e14a514b3d140a2dcad669e2ab3e0"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMBR_MNU_2" ref="ga869e14a514b3d140a2dcad669e2ab3e0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBR_MNU_2</b>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaec666ddc3d2c205d46d4e1e5bdcf9243"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMBR_MNU_3" ref="gaec666ddc3d2c205d46d4e1e5bdcf9243" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBR_MNU_3</b>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa472193eb2ace80c95874c850236b489"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMBR_MSK1" ref="gaa472193eb2ace80c95874c850236b489" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBR_MSK1</b>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad7a6c70156cd32b6aa855e4f2e32406c"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMBR_ST" ref="gad7a6c70156cd32b6aa855e4f2e32406c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBR_ST</b>&#160;&#160;&#160;((uint32_t)0x00000070)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2514a54011c9ff7b48939e9cbd13f859"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMBR_ST_0" ref="ga2514a54011c9ff7b48939e9cbd13f859" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBR_ST_0</b>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad6b6e10efeaeac2898a754e2a360fb27"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMBR_ST_1" ref="gad6b6e10efeaeac2898a754e2a360fb27" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBR_ST_1</b>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga423e1673ab928b5e43e9fa9b65d2122c"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMBR_ST_2" ref="ga423e1673ab928b5e43e9fa9b65d2122c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBR_ST_2</b>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae2fdd1ad6a4b7db36ece6145cba49ccf"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMBR_SU" ref="gae2fdd1ad6a4b7db36ece6145cba49ccf" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBR_SU</b>&#160;&#160;&#160;((uint32_t)0x0000000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1aa325b93084bf6fdc494842e1f0b652"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMBR_SU_0" ref="ga1aa325b93084bf6fdc494842e1f0b652" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBR_SU_0</b>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga72ed3dd8ae6a59462a99f8c3d8c316e5"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMBR_SU_1" ref="ga72ed3dd8ae6a59462a99f8c3d8c316e5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBR_SU_1</b>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac21f97b7b207139ffb0d1e6ede81bb91"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMBR_SU_2" ref="gac21f97b7b207139ffb0d1e6ede81bb91" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBR_SU_2</b>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9b548175b400ee92c11c2c446d6d129b"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMBR_SU_3" ref="ga9b548175b400ee92c11c2c446d6d129b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBR_SU_3</b>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2d21f29da0e92b2744719aab37278b07"></a><!-- doxytag: member="stm32f4xx.h::RTC_WPR_KEY" ref="ga2d21f29da0e92b2744719aab37278b07" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_WPR_KEY</b>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3881f27b6c7a5c7609b1393682144aed"></a><!-- doxytag: member="stm32f4xx.h::RTC_SSR_SS" ref="ga3881f27b6c7a5c7609b1393682144aed" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_SSR_SS</b>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6131eb8c293b98bc5a6c7a4bb1920450"></a><!-- doxytag: member="stm32f4xx.h::RTC_SHIFTR_SUBFS" ref="ga6131eb8c293b98bc5a6c7a4bb1920450" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_SHIFTR_SUBFS</b>&#160;&#160;&#160;((uint32_t)0x00007FFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8fee932563d21382db9ecad458356af2"></a><!-- doxytag: member="stm32f4xx.h::RTC_SHIFTR_ADD1S" ref="ga8fee932563d21382db9ecad458356af2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_SHIFTR_ADD1S</b>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga84b3d044be3e63573a5f0d4d14d8e3b0"></a><!-- doxytag: member="stm32f4xx.h::RTC_TSTR_PM" ref="ga84b3d044be3e63573a5f0d4d14d8e3b0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSTR_PM</b>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5765274cda5284899563191cb505235a"></a><!-- doxytag: member="stm32f4xx.h::RTC_TSTR_HT" ref="ga5765274cda5284899563191cb505235a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSTR_HT</b>&#160;&#160;&#160;((uint32_t)0x00300000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3b682daaa79917786d55c2bf44a80325"></a><!-- doxytag: member="stm32f4xx.h::RTC_TSTR_HT_0" ref="ga3b682daaa79917786d55c2bf44a80325" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSTR_HT_0</b>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9a35c1a1f98f2aeb73235d940922f9cf"></a><!-- doxytag: member="stm32f4xx.h::RTC_TSTR_HT_1" ref="ga9a35c1a1f98f2aeb73235d940922f9cf" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSTR_HT_1</b>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf12107fe82e4f9de5ae4fdd6c169a846"></a><!-- doxytag: member="stm32f4xx.h::RTC_TSTR_HU" ref="gaf12107fe82e4f9de5ae4fdd6c169a846" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSTR_HU</b>&#160;&#160;&#160;((uint32_t)0x000F0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1a235fd8965c706e7f57327f6e5ce72d"></a><!-- doxytag: member="stm32f4xx.h::RTC_TSTR_HU_0" ref="ga1a235fd8965c706e7f57327f6e5ce72d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSTR_HU_0</b>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga56f2bc31a8d01d7621de40d146b15fb7"></a><!-- doxytag: member="stm32f4xx.h::RTC_TSTR_HU_1" ref="ga56f2bc31a8d01d7621de40d146b15fb7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSTR_HU_1</b>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5d848f11cf3130bb6560d117f97b7da3"></a><!-- doxytag: member="stm32f4xx.h::RTC_TSTR_HU_2" ref="ga5d848f11cf3130bb6560d117f97b7da3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSTR_HU_2</b>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga703c813d88b2c9ab350cb0218ff4bbe7"></a><!-- doxytag: member="stm32f4xx.h::RTC_TSTR_HU_3" ref="ga703c813d88b2c9ab350cb0218ff4bbe7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSTR_HU_3</b>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9743a3843868c712945a7c408183ad73"></a><!-- doxytag: member="stm32f4xx.h::RTC_TSTR_MNT" ref="ga9743a3843868c712945a7c408183ad73" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSTR_MNT</b>&#160;&#160;&#160;((uint32_t)0x00007000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf04bea9e3f4645257b8bd955f3ba80ce"></a><!-- doxytag: member="stm32f4xx.h::RTC_TSTR_MNT_0" ref="gaf04bea9e3f4645257b8bd955f3ba80ce" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSTR_MNT_0</b>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadf30459ae8455ad0fb382dd866446c83"></a><!-- doxytag: member="stm32f4xx.h::RTC_TSTR_MNT_1" ref="gadf30459ae8455ad0fb382dd866446c83" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSTR_MNT_1</b>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga513f78562b18cfc36f52e80be9cb20d5"></a><!-- doxytag: member="stm32f4xx.h::RTC_TSTR_MNT_2" ref="ga513f78562b18cfc36f52e80be9cb20d5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSTR_MNT_2</b>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga64b186af486822cc015cfec613f5cba9"></a><!-- doxytag: member="stm32f4xx.h::RTC_TSTR_MNU" ref="ga64b186af486822cc015cfec613f5cba9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSTR_MNU</b>&#160;&#160;&#160;((uint32_t)0x00000F00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab8ff1f79f2ab33d00a979979d486bc44"></a><!-- doxytag: member="stm32f4xx.h::RTC_TSTR_MNU_0" ref="gab8ff1f79f2ab33d00a979979d486bc44" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSTR_MNU_0</b>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga506d192fef16558c9b0b7ed9e1a9147c"></a><!-- doxytag: member="stm32f4xx.h::RTC_TSTR_MNU_1" ref="ga506d192fef16558c9b0b7ed9e1a9147c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSTR_MNU_1</b>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga407a93c758b95a1ebf3c41c36fb6f07e"></a><!-- doxytag: member="stm32f4xx.h::RTC_TSTR_MNU_2" ref="ga407a93c758b95a1ebf3c41c36fb6f07e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSTR_MNU_2</b>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac55cd85d2e58a819637d15f70f7179a0"></a><!-- doxytag: member="stm32f4xx.h::RTC_TSTR_MNU_3" ref="gac55cd85d2e58a819637d15f70f7179a0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSTR_MNU_3</b>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9fbdebcd1da2ea191cca51c222345f15"></a><!-- doxytag: member="stm32f4xx.h::RTC_TSTR_ST" ref="ga9fbdebcd1da2ea191cca51c222345f15" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSTR_ST</b>&#160;&#160;&#160;((uint32_t)0x00000070)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga90d733a561ad71ee4c63c4e0a3ed5f32"></a><!-- doxytag: member="stm32f4xx.h::RTC_TSTR_ST_0" ref="ga90d733a561ad71ee4c63c4e0a3ed5f32" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSTR_ST_0</b>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga807073dc98612721530a79df5b5c265a"></a><!-- doxytag: member="stm32f4xx.h::RTC_TSTR_ST_1" ref="ga807073dc98612721530a79df5b5c265a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSTR_ST_1</b>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaee05d278bdd457b4f61d797e45520d13"></a><!-- doxytag: member="stm32f4xx.h::RTC_TSTR_ST_2" ref="gaee05d278bdd457b4f61d797e45520d13" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSTR_ST_2</b>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac0d8fa76d45faccfe931d6227b29565a"></a><!-- doxytag: member="stm32f4xx.h::RTC_TSTR_SU" ref="gac0d8fa76d45faccfe931d6227b29565a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSTR_SU</b>&#160;&#160;&#160;((uint32_t)0x0000000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8990f4d1d493012289778e854c52e97e"></a><!-- doxytag: member="stm32f4xx.h::RTC_TSTR_SU_0" ref="ga8990f4d1d493012289778e854c52e97e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSTR_SU_0</b>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaab6f4275d2a15e7307363124c03a64a4"></a><!-- doxytag: member="stm32f4xx.h::RTC_TSTR_SU_1" ref="gaab6f4275d2a15e7307363124c03a64a4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSTR_SU_1</b>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5610b3103a8a6653204f4fe7e9ea8587"></a><!-- doxytag: member="stm32f4xx.h::RTC_TSTR_SU_2" ref="ga5610b3103a8a6653204f4fe7e9ea8587" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSTR_SU_2</b>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga28790ae937a50ba6fb4aff5a9f5afbcb"></a><!-- doxytag: member="stm32f4xx.h::RTC_TSTR_SU_3" ref="ga28790ae937a50ba6fb4aff5a9f5afbcb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSTR_SU_3</b>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4c76ea431470b87f22e7854bd5438d2f"></a><!-- doxytag: member="stm32f4xx.h::RTC_TSDR_WDU" ref="ga4c76ea431470b87f22e7854bd5438d2f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSDR_WDU</b>&#160;&#160;&#160;((uint32_t)0x0000E000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4e9cbf062e41eecacccde522e24452c1"></a><!-- doxytag: member="stm32f4xx.h::RTC_TSDR_WDU_0" ref="ga4e9cbf062e41eecacccde522e24452c1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSDR_WDU_0</b>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga44259df3c6dc88e8168c7dcd5e6abf91"></a><!-- doxytag: member="stm32f4xx.h::RTC_TSDR_WDU_1" ref="ga44259df3c6dc88e8168c7dcd5e6abf91" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSDR_WDU_1</b>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7f2add59486679cc53f521c139d72852"></a><!-- doxytag: member="stm32f4xx.h::RTC_TSDR_WDU_2" ref="ga7f2add59486679cc53f521c139d72852" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSDR_WDU_2</b>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7bce43482443f2038a8eebc681067dd7"></a><!-- doxytag: member="stm32f4xx.h::RTC_TSDR_MT" ref="ga7bce43482443f2038a8eebc681067dd7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSDR_MT</b>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2a5912337df16624b4703d2065c5fdf4"></a><!-- doxytag: member="stm32f4xx.h::RTC_TSDR_MU" ref="ga2a5912337df16624b4703d2065c5fdf4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSDR_MU</b>&#160;&#160;&#160;((uint32_t)0x00000F00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9cf9d23d49e121268a25445a7eed2f35"></a><!-- doxytag: member="stm32f4xx.h::RTC_TSDR_MU_0" ref="ga9cf9d23d49e121268a25445a7eed2f35" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSDR_MU_0</b>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga49093134e4ead8b4990e5e1628db0692"></a><!-- doxytag: member="stm32f4xx.h::RTC_TSDR_MU_1" ref="ga49093134e4ead8b4990e5e1628db0692" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSDR_MU_1</b>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad7f31eb674f5a67402b6a3eb578b70a5"></a><!-- doxytag: member="stm32f4xx.h::RTC_TSDR_MU_2" ref="gad7f31eb674f5a67402b6a3eb578b70a5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSDR_MU_2</b>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad67666c54ef1be79a500484a5e755827"></a><!-- doxytag: member="stm32f4xx.h::RTC_TSDR_MU_3" ref="gad67666c54ef1be79a500484a5e755827" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSDR_MU_3</b>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga39c9ff61f3b622b829aa9354ca84e44e"></a><!-- doxytag: member="stm32f4xx.h::RTC_TSDR_DT" ref="ga39c9ff61f3b622b829aa9354ca84e44e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSDR_DT</b>&#160;&#160;&#160;((uint32_t)0x00000030)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga81e02a917946bddaa027a04538576533"></a><!-- doxytag: member="stm32f4xx.h::RTC_TSDR_DT_0" ref="ga81e02a917946bddaa027a04538576533" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSDR_DT_0</b>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga886739ae0e8c0f6144dbd774c203ed5f"></a><!-- doxytag: member="stm32f4xx.h::RTC_TSDR_DT_1" ref="ga886739ae0e8c0f6144dbd774c203ed5f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSDR_DT_1</b>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gace7ca73ebca21ed3a17315f06757042a"></a><!-- doxytag: member="stm32f4xx.h::RTC_TSDR_DU" ref="gace7ca73ebca21ed3a17315f06757042a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSDR_DU</b>&#160;&#160;&#160;((uint32_t)0x0000000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga08b7eccac0c3cd20a3f3cd8bce1693ad"></a><!-- doxytag: member="stm32f4xx.h::RTC_TSDR_DU_0" ref="ga08b7eccac0c3cd20a3f3cd8bce1693ad" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSDR_DU_0</b>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa43ed53b8109ff32755885127ba987ce"></a><!-- doxytag: member="stm32f4xx.h::RTC_TSDR_DU_1" ref="gaa43ed53b8109ff32755885127ba987ce" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSDR_DU_1</b>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1b3d774b7df9cff6e6eecafa7c42a059"></a><!-- doxytag: member="stm32f4xx.h::RTC_TSDR_DU_2" ref="ga1b3d774b7df9cff6e6eecafa7c42a059" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSDR_DU_2</b>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga209573a43dd1f21ef569d75593ad03f8"></a><!-- doxytag: member="stm32f4xx.h::RTC_TSDR_DU_3" ref="ga209573a43dd1f21ef569d75593ad03f8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSDR_DU_3</b>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2fb913ce5f1c0e341b308d9b5858bfa9"></a><!-- doxytag: member="stm32f4xx.h::RTC_TSSSR_SS" ref="ga2fb913ce5f1c0e341b308d9b5858bfa9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSSSR_SS</b>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9b13b9724302c25fbca76684f5968528"></a><!-- doxytag: member="stm32f4xx.h::RTC_CALR_CALP" ref="ga9b13b9724302c25fbca76684f5968528" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CALR_CALP</b>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga28f8c7f5f5bf772c81170a2eab055557"></a><!-- doxytag: member="stm32f4xx.h::RTC_CALR_CALW8" ref="ga28f8c7f5f5bf772c81170a2eab055557" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CALR_CALW8</b>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga70857526590d6f7e25d9551187105583"></a><!-- doxytag: member="stm32f4xx.h::RTC_CALR_CALW16" ref="ga70857526590d6f7e25d9551187105583" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CALR_CALW16</b>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga44fcacd12e1cfc1fa823c798cb6a7663"></a><!-- doxytag: member="stm32f4xx.h::RTC_CALR_CALM" ref="ga44fcacd12e1cfc1fa823c798cb6a7663" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CALR_CALM</b>&#160;&#160;&#160;((uint32_t)0x000001FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaeffec95cc4cbbdbc77e907818b8c7ebd"></a><!-- doxytag: member="stm32f4xx.h::RTC_CALR_CALM_0" ref="gaeffec95cc4cbbdbc77e907818b8c7ebd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CALR_CALM_0</b>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4b908b77786838e5e2e8a1ee2cbbeeff"></a><!-- doxytag: member="stm32f4xx.h::RTC_CALR_CALM_1" ref="ga4b908b77786838e5e2e8a1ee2cbbeeff" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CALR_CALM_1</b>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad09f14c1ff24a01d51d5b6c0bba220d6"></a><!-- doxytag: member="stm32f4xx.h::RTC_CALR_CALM_2" ref="gad09f14c1ff24a01d51d5b6c0bba220d6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CALR_CALM_2</b>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac9146fbef6a53896f3160c89ed651b90"></a><!-- doxytag: member="stm32f4xx.h::RTC_CALR_CALM_3" ref="gac9146fbef6a53896f3160c89ed651b90" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CALR_CALM_3</b>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5fe04fc9762d3f680f9145a50898c27b"></a><!-- doxytag: member="stm32f4xx.h::RTC_CALR_CALM_4" ref="ga5fe04fc9762d3f680f9145a50898c27b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CALR_CALM_4</b>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadc4966c71cab83be4069e0566222d375"></a><!-- doxytag: member="stm32f4xx.h::RTC_CALR_CALM_5" ref="gadc4966c71cab83be4069e0566222d375" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CALR_CALM_5</b>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae240b185d0c9c6e314a456627e6e4834"></a><!-- doxytag: member="stm32f4xx.h::RTC_CALR_CALM_6" ref="gae240b185d0c9c6e314a456627e6e4834" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CALR_CALM_6</b>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab8880325073e167137366402f15d5683"></a><!-- doxytag: member="stm32f4xx.h::RTC_CALR_CALM_7" ref="gab8880325073e167137366402f15d5683" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CALR_CALM_7</b>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8381cc75166acfc4b4c686ad7e5e599a"></a><!-- doxytag: member="stm32f4xx.h::RTC_CALR_CALM_8" ref="ga8381cc75166acfc4b4c686ad7e5e599a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CALR_CALM_8</b>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8d9515fd74e3bcf03f4e62d8c7e1b070"></a><!-- doxytag: member="stm32f4xx.h::RTC_TAFCR_ALARMOUTTYPE" ref="ga8d9515fd74e3bcf03f4e62d8c7e1b070" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TAFCR_ALARMOUTTYPE</b>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga872cbfe2e79e7fe2a4bfad6086f4ac49"></a><!-- doxytag: member="stm32f4xx.h::RTC_TAFCR_TSINSEL" ref="ga872cbfe2e79e7fe2a4bfad6086f4ac49" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TAFCR_TSINSEL</b>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga989cde7332b2ec0b3934cb909514938d"></a><!-- doxytag: member="stm32f4xx.h::RTC_TAFCR_TAMPINSEL" ref="ga989cde7332b2ec0b3934cb909514938d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TAFCR_TAMPINSEL</b>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9ef294e75771913e4a47386f42a23f72"></a><!-- doxytag: member="stm32f4xx.h::RTC_TAFCR_TAMPPUDIS" ref="ga9ef294e75771913e4a47386f42a23f72" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TAFCR_TAMPPUDIS</b>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7b73d2b8da78967a6f594dbffe58c222"></a><!-- doxytag: member="stm32f4xx.h::RTC_TAFCR_TAMPPRCH" ref="ga7b73d2b8da78967a6f594dbffe58c222" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TAFCR_TAMPPRCH</b>&#160;&#160;&#160;((uint32_t)0x00006000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae010ed965c1e968cc14f988d50662546"></a><!-- doxytag: member="stm32f4xx.h::RTC_TAFCR_TAMPPRCH_0" ref="gae010ed965c1e968cc14f988d50662546" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TAFCR_TAMPPRCH_0</b>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga16f0faa59aa4490d696d1fec767aae41"></a><!-- doxytag: member="stm32f4xx.h::RTC_TAFCR_TAMPPRCH_1" ref="ga16f0faa59aa4490d696d1fec767aae41" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TAFCR_TAMPPRCH_1</b>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab1cb37c43747c779f7db2842a2582e67"></a><!-- doxytag: member="stm32f4xx.h::RTC_TAFCR_TAMPFLT" ref="gab1cb37c43747c779f7db2842a2582e67" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TAFCR_TAMPFLT</b>&#160;&#160;&#160;((uint32_t)0x00001800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa356fb5db5ab398728afef0ae39214c4"></a><!-- doxytag: member="stm32f4xx.h::RTC_TAFCR_TAMPFLT_0" ref="gaa356fb5db5ab398728afef0ae39214c4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TAFCR_TAMPFLT_0</b>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga472efa1bd3c9462cbd058d73a7d6525e"></a><!-- doxytag: member="stm32f4xx.h::RTC_TAFCR_TAMPFLT_1" ref="ga472efa1bd3c9462cbd058d73a7d6525e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TAFCR_TAMPFLT_1</b>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8ad84446486b8c9f640fa54d50ecc0e1"></a><!-- doxytag: member="stm32f4xx.h::RTC_TAFCR_TAMPFREQ" ref="ga8ad84446486b8c9f640fa54d50ecc0e1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TAFCR_TAMPFREQ</b>&#160;&#160;&#160;((uint32_t)0x00000700)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga54e7f69e04759d1b0667e56830a6f2ea"></a><!-- doxytag: member="stm32f4xx.h::RTC_TAFCR_TAMPFREQ_0" ref="ga54e7f69e04759d1b0667e56830a6f2ea" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TAFCR_TAMPFREQ_0</b>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabb533067640fcf87ad77027ce936e9b7"></a><!-- doxytag: member="stm32f4xx.h::RTC_TAFCR_TAMPFREQ_1" ref="gabb533067640fcf87ad77027ce936e9b7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TAFCR_TAMPFREQ_1</b>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf532e727bfe6c7fc7822d15f9436e1b5"></a><!-- doxytag: member="stm32f4xx.h::RTC_TAFCR_TAMPFREQ_2" ref="gaf532e727bfe6c7fc7822d15f9436e1b5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TAFCR_TAMPFREQ_2</b>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac929fab94fdca2d1b3b3cf7c93fe6e49"></a><!-- doxytag: member="stm32f4xx.h::RTC_TAFCR_TAMPTS" ref="gac929fab94fdca2d1b3b3cf7c93fe6e49" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TAFCR_TAMPTS</b>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa0fb33b24d2ebc19e7fe52f0661a3085"></a><!-- doxytag: member="stm32f4xx.h::RTC_TAFCR_TAMPIE" ref="gaa0fb33b24d2ebc19e7fe52f0661a3085" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TAFCR_TAMPIE</b>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga76f85925873bcd3f795417053bfc5f33"></a><!-- doxytag: member="stm32f4xx.h::RTC_TAFCR_TAMP1TRG" ref="ga76f85925873bcd3f795417053bfc5f33" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TAFCR_TAMP1TRG</b>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa68c195cf709d18cd426560302b97852"></a><!-- doxytag: member="stm32f4xx.h::RTC_TAFCR_TAMP1E" ref="gaa68c195cf709d18cd426560302b97852" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TAFCR_TAMP1E</b>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7b0550ccc175ff54e560cc5fb96fbb2c"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMASSR_MASKSS" ref="ga7b0550ccc175ff54e560cc5fb96fbb2c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMASSR_MASKSS</b>&#160;&#160;&#160;((uint32_t)0x0F000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaeebbc0dfc0a20887ef3582feaa5f1c2b"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMASSR_MASKSS_0" ref="gaeebbc0dfc0a20887ef3582feaa5f1c2b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMASSR_MASKSS_0</b>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabbdb202f388835593843f480c3b3af57"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMASSR_MASKSS_1" ref="gabbdb202f388835593843f480c3b3af57" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMASSR_MASKSS_1</b>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga95feb5de45a74d7c75c1fc6515c32870"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMASSR_MASKSS_2" ref="ga95feb5de45a74d7c75c1fc6515c32870" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMASSR_MASKSS_2</b>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae94c65876a1baf0984a6f85aa836b8d0"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMASSR_MASKSS_3" ref="gae94c65876a1baf0984a6f85aa836b8d0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMASSR_MASKSS_3</b>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4a6b683531fded4e2a77d047da7eb203"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMASSR_SS" ref="ga4a6b683531fded4e2a77d047da7eb203" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMASSR_SS</b>&#160;&#160;&#160;((uint32_t)0x00007FFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf287b0ec7dbf8e9d436cb78da287b244"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMBSSR_MASKSS" ref="gaf287b0ec7dbf8e9d436cb78da287b244" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBSSR_MASKSS</b>&#160;&#160;&#160;((uint32_t)0x0F000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad4d60185d1ac432b24b0a95e2918902f"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMBSSR_MASKSS_0" ref="gad4d60185d1ac432b24b0a95e2918902f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBSSR_MASKSS_0</b>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9763a1a382e40cc2ebfa6d84369580df"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMBSSR_MASKSS_1" ref="ga9763a1a382e40cc2ebfa6d84369580df" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBSSR_MASKSS_1</b>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga598283f8a8926f0dcb7916a2224f79bc"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMBSSR_MASKSS_2" ref="ga598283f8a8926f0dcb7916a2224f79bc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBSSR_MASKSS_2</b>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadf017c71fc7eb34519de3945a028677b"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMBSSR_MASKSS_3" ref="gadf017c71fc7eb34519de3945a028677b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBSSR_MASKSS_3</b>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga33ae74f38392431aa631d397a7e7c305"></a><!-- doxytag: member="stm32f4xx.h::RTC_ALRMBSSR_SS" ref="ga33ae74f38392431aa631d397a7e7c305" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBSSR_SS</b>&#160;&#160;&#160;((uint32_t)0x00007FFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae0d7c3115465079f04cfb97a7faabc59"></a><!-- doxytag: member="stm32f4xx.h::RTC_BKP0R" ref="gae0d7c3115465079f04cfb97a7faabc59" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_BKP0R</b>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafbc4b6dfeff87332124f271b86eb0c56"></a><!-- doxytag: member="stm32f4xx.h::RTC_BKP1R" ref="gafbc4b6dfeff87332124f271b86eb0c56" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_BKP1R</b>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga34fda9ee6115f0de9588e22c46602d89"></a><!-- doxytag: member="stm32f4xx.h::RTC_BKP2R" ref="ga34fda9ee6115f0de9588e22c46602d89" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_BKP2R</b>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga90403ff99c08f0abc379447823e5e841"></a><!-- doxytag: member="stm32f4xx.h::RTC_BKP3R" ref="ga90403ff99c08f0abc379447823e5e841" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_BKP3R</b>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaeed1b338e9526d817a1fd01304b8851c"></a><!-- doxytag: member="stm32f4xx.h::RTC_BKP4R" ref="gaeed1b338e9526d817a1fd01304b8851c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_BKP4R</b>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4e8954ab0ead8bb788d5d8eebf2f5c4c"></a><!-- doxytag: member="stm32f4xx.h::RTC_BKP5R" ref="ga4e8954ab0ead8bb788d5d8eebf2f5c4c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_BKP5R</b>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4b9ee9eb5d024ccd5809fcc20fd51f5b"></a><!-- doxytag: member="stm32f4xx.h::RTC_BKP6R" ref="ga4b9ee9eb5d024ccd5809fcc20fd51f5b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_BKP6R</b>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab0f1ae07f7b1815bf58b464dc7366731"></a><!-- doxytag: member="stm32f4xx.h::RTC_BKP7R" ref="gab0f1ae07f7b1815bf58b464dc7366731" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_BKP7R</b>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2bd10acb9e5ce5225af4ff895bd3bb82"></a><!-- doxytag: member="stm32f4xx.h::RTC_BKP8R" ref="ga2bd10acb9e5ce5225af4ff895bd3bb82" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_BKP8R</b>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9aa3d0d90de22a1dbf3b6de2b7ed4c9e"></a><!-- doxytag: member="stm32f4xx.h::RTC_BKP9R" ref="ga9aa3d0d90de22a1dbf3b6de2b7ed4c9e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_BKP9R</b>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2179063a3078a211c3b697ce012ab5a0"></a><!-- doxytag: member="stm32f4xx.h::RTC_BKP10R" ref="ga2179063a3078a211c3b697ce012ab5a0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_BKP10R</b>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab250f9423dee41b165aa8f02d2fc1fe7"></a><!-- doxytag: member="stm32f4xx.h::RTC_BKP11R" ref="gab250f9423dee41b165aa8f02d2fc1fe7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_BKP11R</b>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaefe1b6108ac49197b28c9bee31bbaf3b"></a><!-- doxytag: member="stm32f4xx.h::RTC_BKP12R" ref="gaefe1b6108ac49197b28c9bee31bbaf3b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_BKP12R</b>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0e77435e16bdebf3491eb0e30bd10b0d"></a><!-- doxytag: member="stm32f4xx.h::RTC_BKP13R" ref="ga0e77435e16bdebf3491eb0e30bd10b0d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_BKP13R</b>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5f07ee6d227deaa11e0ae035121185b0"></a><!-- doxytag: member="stm32f4xx.h::RTC_BKP14R" ref="ga5f07ee6d227deaa11e0ae035121185b0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_BKP14R</b>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae543b0dd58f03c2f70bb6b3b65232863"></a><!-- doxytag: member="stm32f4xx.h::RTC_BKP15R" ref="gae543b0dd58f03c2f70bb6b3b65232863" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_BKP15R</b>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf0add0c768094f0de71bb4e50fbcce6e"></a><!-- doxytag: member="stm32f4xx.h::RTC_BKP16R" ref="gaf0add0c768094f0de71bb4e50fbcce6e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_BKP16R</b>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga059aaedb55963f39e8724d50d55d5282"></a><!-- doxytag: member="stm32f4xx.h::RTC_BKP17R" ref="ga059aaedb55963f39e8724d50d55d5282" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_BKP17R</b>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga66154eb091275e87a4bd53e87ef9214e"></a><!-- doxytag: member="stm32f4xx.h::RTC_BKP18R" ref="ga66154eb091275e87a4bd53e87ef9214e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_BKP18R</b>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafa4c31e33d851fde2715059ea28dac6f"></a><!-- doxytag: member="stm32f4xx.h::RTC_BKP19R" ref="gafa4c31e33d851fde2715059ea28dac6f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_BKP19R</b>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf125c56eeb40163b617c9fb6329da67f">SDIO_POWER_PWRCTRL</a>&#160;&#160;&#160;((uint8_t)0x03)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa82b7689b02f54318d3f629d70b85098">SDIO_POWER_PWRCTRL_0</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd149efb1d6062f37165ac01268a875e">SDIO_POWER_PWRCTRL_1</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga316271d0147b22c6267fc563d4c24424">SDIO_CLKCR_CLKDIV</a>&#160;&#160;&#160;((uint16_t)0x00FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf27847573683f91dbfe387a2571b514f">SDIO_CLKCR_CLKEN</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafbb618f32aef2970fd8b8b285f7b4118">SDIO_CLKCR_PWRSAV</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f362c1d228156c50639d79b9be99c9b">SDIO_CLKCR_BYPASS</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9d57d7917c39bdc5309506e8c28b7d7">SDIO_CLKCR_WIDBUS</a>&#160;&#160;&#160;((uint16_t)0x1800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab532dbf366c3fb731488017b0a794151">SDIO_CLKCR_WIDBUS_0</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49f3e7998bca487f5354ef6f8dffbb21">SDIO_CLKCR_WIDBUS_1</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad124bd76f6543497c90372e182ec48a2">SDIO_CLKCR_NEGEDGE</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga693d7b533dd5a5a668bc13b4365b18dc">SDIO_CLKCR_HWFC_EN</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d917a4fdc7442e270c2c727df78b819">SDIO_ARG_CMDARG</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf91b593b5681a68db5ff9fd11600c9c8">SDIO_CMD_CMDINDEX</a>&#160;&#160;&#160;((uint16_t)0x003F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d617f0e08d697c3b263e6a79f417d0f">SDIO_CMD_WAITRESP</a>&#160;&#160;&#160;((uint16_t)0x00C0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5797a389fecf611dccd483658b822fa">SDIO_CMD_WAITRESP_0</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f5457b48feda0056466e5c380c44373">SDIO_CMD_WAITRESP_1</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b037f34e297f38d56b14d46d008ef58">SDIO_CMD_WAITINT</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4118c9200bae6732764f6c87a0962a9">SDIO_CMD_WAITPEND</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga982f3fd09ce7e31709e0628b1fae86b8">SDIO_CMD_CPSMEN</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad560080c3e7ab5aeafe151dafcc64368">SDIO_CMD_SDIOSUSPEND</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga905b78ecf464857e6501ef5fd5e6ef1b">SDIO_CMD_ENCMDCOMPL</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a9d5b2366ec7ca38db9d6d9f0f63f81">SDIO_CMD_NIEN</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87422225274de986e7abe6b2a91a79c5">SDIO_CMD_CEATACMD</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27f9a6cbfd364bbb050b526ebc01d2d7">SDIO_RESPCMD_RESPCMD</a>&#160;&#160;&#160;((uint8_t)0x3F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56a55231f7a91cfd2cefaca0f6135cbc">SDIO_RESP0_CARDSTATUS0</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d20abddfc99835a2954eda5899f6db1">SDIO_RESP1_CARDSTATUS1</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31a482ff36bde1df56ab603c864c4066">SDIO_RESP2_CARDSTATUS2</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1075c96b5818b0500d5cce231ace89cf">SDIO_RESP3_CARDSTATUS3</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga407ab1e46a80426602ab36e86457da26">SDIO_RESP4_CARDSTATUS4</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27e45eea9ce17b7251f10ea763180690">SDIO_DTIMER_DATATIME</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d3b07bca9aec8ef5456ba9b73f13adb">SDIO_DLEN_DATALENGTH</a>&#160;&#160;&#160;((uint32_t)0x01FFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa03ff8fb9ff70e0a623a5c1f7aa2bc9a">SDIO_DCTRL_DTEN</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga801fe27f7175a308d56776db19776c93">SDIO_DCTRL_DTDIR</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa90cd50ae364b992ca8ccab319eb5513">SDIO_DCTRL_DTMODE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03a2148910ae02dde7e4cd63e0f5e008">SDIO_DCTRL_DMAEN</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga948072d8a6db53d0c377944523a4b15a">SDIO_DCTRL_DBLOCKSIZE</a>&#160;&#160;&#160;((uint16_t)0x00F0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51e2cb99cf325bb32c8910204b1507db">SDIO_DCTRL_DBLOCKSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0add3ad2b72a21e7f8d48da3ea0b3d0f">SDIO_DCTRL_DBLOCKSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93825036eceb86872e2ca179c63163ec">SDIO_DCTRL_DBLOCKSIZE_2</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac2025aa63b595bfccc747b99caec8799">SDIO_DCTRL_DBLOCKSIZE_3</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe9600da3e751118d49ea14ce44e91b9">SDIO_DCTRL_RWSTART</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f1b5b6a32ce712fbb3767090b1b045e">SDIO_DCTRL_RWSTOP</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4bf721a25f656b3de6fa0b0fe32edb6a">SDIO_DCTRL_RWMOD</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa16b4c4037cf974162a591aea753fc21">SDIO_DCTRL_SDIOEN</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f8ab9dfe9d4f809b61fa2b7826adbde">SDIO_DCOUNT_DATACOUNT</a>&#160;&#160;&#160;((uint32_t)0x01FFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad6dbe59c4bdd8b9a12b092cf84a9daef">SDIO_STA_CCRCFAIL</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga554d1f9986bf5c715dd6f27a6493ce31">SDIO_STA_DCRCFAIL</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae72c4f34bb3ccffeef1d7cdcb7415bdc">SDIO_STA_CTIMEOUT</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a2cad7ef3406a46ddba51f7ab5df94b">SDIO_STA_DTIMEOUT</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b9dcdb8b90d8266eb0c5a2be81238aa">SDIO_STA_TXUNDERR</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4b91289c9f6b773f928706ae8a5ddfc">SDIO_STA_RXOVERR</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga096f11117736a2252f1cd5c4cccdc6e6">SDIO_STA_CMDREND</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa550641dc6aa942e1b524ad0e557a284">SDIO_STA_CMDSENT</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe7e354a903b957943cf5b6bed4cdf6b">SDIO_STA_DATAEND</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a9ef8e72604e9997da23601a2dd84a4">SDIO_STA_STBITERR</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2fabf2c02cba6d4de1e90d8d1dc9793c">SDIO_STA_DBCKEND</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99ccdac7a223635ee5b38a4bae8f30cc">SDIO_STA_CMDACT</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga908feb4957f48390bc2fc0bde47ac784">SDIO_STA_TXACT</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad2f52b50765fa449dcfabc39b099796">SDIO_STA_RXACT</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62b9e38be5956dde69049154facc62fd">SDIO_STA_TXFIFOHE</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7916c47ee972376a0eaee584133ca36d">SDIO_STA_RXFIFOHF</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1497b46f9a906001dabb7d7604f6c05">SDIO_STA_TXFIFOF</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85f46f873ca5fe91a1e8206d157b9446">SDIO_STA_RXFIFOF</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4624f95c5224c631f99571b5454acd86">SDIO_STA_TXFIFOE</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44bf9f7321d65a3effd2df469a58a464">SDIO_STA_RXFIFOE</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19b374518e813f7a1ac4aec3b24b7517">SDIO_STA_TXDAVL</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadcad9b8c0e3ccba1aa389d7713db6803">SDIO_STA_RXDAVL</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5df3c10c37285faedb2d853aea4e63dc">SDIO_STA_SDIOIT</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d8ef3b4157374fd2b5fc8ed12b77a0c">SDIO_STA_CEATAEND</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44708c45f675cf065f1c7fc9311d6e43">SDIO_ICR_CCRCFAILC</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2cb6cde5f88a5d2b635a830dd401c4e0">SDIO_ICR_DCRCFAILC</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4d128bee8a97ae9971d42f844d2e297">SDIO_ICR_CTIMEOUTC</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadcb64d3d07a5841ee9f18ff6bc75350b">SDIO_ICR_DTIMEOUTC</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9628d77973f35d628924172831b029f8">SDIO_ICR_TXUNDERRC</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2513d040c7695b152b0b423ad6f5c81e">SDIO_ICR_RXOVERRC</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fb5c67aef48d5ee27b60107d938a58f">SDIO_ICR_CMDRENDC</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa27fe45ef7461caf704186630b26a196">SDIO_ICR_CMDSENTC</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga527e1f9cd295845d5be9975cf26bae7e">SDIO_ICR_DATAENDC</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae614b5ab8a8aecbc3c1ce74645cdc28c">SDIO_ICR_STBITERRC</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc5518c07e39dc1f91603737d1a7180b">SDIO_ICR_DBCKENDC</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2990db729fb017dfd659dc6cf8823761">SDIO_ICR_SDIOITC</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f1cebd40fd1eafb59635b284c5a3f34">SDIO_ICR_CEATAENDC</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e24d12a6c9af91337cb391d3ba698f3">SDIO_MASK_CCRCFAILIE</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e2e106a1f7792f054c6cc1f60906a09">SDIO_MASK_DCRCFAILIE</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23f5a8c06e289522af0a679b08bdb014">SDIO_MASK_CTIMEOUTIE</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b4cc63338fe72abd76e5b399c47379b">SDIO_MASK_DTIMEOUTIE</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e02e525dc6ca1bb294b174e7391753d">SDIO_MASK_TXUNDERRIE</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39f494cf2a6af6ced9eaeac751ea81e4">SDIO_MASK_RXOVERRIE</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fdedfc60a2019ff5f64533fcdd0c3f1">SDIO_MASK_CMDRENDIE</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d541aea02974c03bd8a8426125c35ff">SDIO_MASK_CMDSENTIE</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6398bd3e8312eea3b986ab59b80b466">SDIO_MASK_DATAENDIE</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4194bed51eb4a951a58a5d4062ba978f">SDIO_MASK_STBITERRIE</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga947e5da36c9eeca0b48f3356067dff00">SDIO_MASK_DBCKENDIE</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad63b504f02ea0b1e5ec48962799fde88">SDIO_MASK_CMDACTIE</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9bbfbc3f69ab77171eb1a0058783b1e0">SDIO_MASK_TXACTIE</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9768c39a5d9d3c5519eb522c62a75eae">SDIO_MASK_RXACTIE</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9cf28de8489fee023ea353df0e13fa7">SDIO_MASK_TXFIFOHEIE</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga04d50028fc671494508aecb04e727102">SDIO_MASK_RXFIFOHFIE</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03a602b975ce16ef03083947aded0172">SDIO_MASK_TXFIFOFIE</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf18c4bdf8fa4ee85596a89de00158fbb">SDIO_MASK_RXFIFOFIE</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11e1d67150fad62dc1ca7783f3a19372">SDIO_MASK_TXFIFOEIE</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbc23fa1c153a9e5216baeef7922e412">SDIO_MASK_RXFIFOEIE</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a1988093a6df087ebb8ff41a51962da">SDIO_MASK_TXDAVLIE</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa9da7d15902e6f94b79968a07250696">SDIO_MASK_RXDAVLIE</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad73b7c7d480d2d71613995cfecc59138">SDIO_MASK_SDIOITIE</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a19dd3039888ebdc40b2406be400749">SDIO_MASK_CEATAENDIE</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa45f5e0a2be89267f79cad57f456f0a2">SDIO_FIFOCNT_FIFOCOUNT</a>&#160;&#160;&#160;((uint32_t)0x00FFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fc0d1e12c55398e2881fe917672da25">SDIO_FIFO_FIFODATA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97602d8ded14bbd2c1deadaf308755a3">SPI_CR1_CPHA</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2616a10f5118cdc68fbdf0582481e124">SPI_CR1_CPOL</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b3b6ae107fc37bf18e14506298d7a55">SPI_CR1_MSTR</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga261af22667719a32b3ce566c1e261936">SPI_CR1_BR</a>&#160;&#160;&#160;((uint16_t)0x0038)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa364b123cf797044094cc229330ce321">SPI_CR1_BR_0</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45e93d18c8966964ed1926d5ca87ef46">SPI_CR1_BR_1</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28b823d564e9d90150bcc6744b4ed622">SPI_CR1_BR_2</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5a646d978d3b98eb7c6a5d95d75c3f9">SPI_CR1_SPE</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab929e9d5ddbb66f229c501ab18d0e6e8">SPI_CR1_LSBFIRST</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f154374b58c0234f82ea326cb303a1e">SPI_CR1_SSI</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e236047e05106cf1ba7929766311382">SPI_CR1_SSM</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ffecf774b84a8cdc11ab1f931791883">SPI_CR1_RXONLY</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ffabea0de695a19198d906bf6a1d9fd">SPI_CR1_DFF</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57072f13c2e54c12186ae8c5fdecb250">SPI_CR1_CRCNEXT</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9339b7c6466f09ad26c26b3bb81c51b">SPI_CR1_CRCEN</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga378953916b7701bd49f063c0366b703f">SPI_CR1_BIDIOE</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43608d3c2959fc9ca64398d61cbf484e">SPI_CR1_BIDIMODE</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf23c590d98279634af05550702a806da">SPI_CR2_RXDMAEN</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3eee671793983a3bd669c9173b2ce210">SPI_CR2_TXDMAEN</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae94612b95395eff626f5f3d7d28352dd">SPI_CR2_SSOE</a>&#160;&#160;&#160;((uint8_t)0x04)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf18705567de7ab52a62e5ef3ba27418b">SPI_CR2_ERRIE</a>&#160;&#160;&#160;((uint8_t)0x20)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7d4c37fbbcced7f2a0421e6ffd103ea">SPI_CR2_RXNEIE</a>&#160;&#160;&#160;((uint8_t)0x40)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23f683a1252ccaf625cae1a978989b2c">SPI_CR2_TXEIE</a>&#160;&#160;&#160;((uint8_t)0x80)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40e14de547aa06864abcd4b0422d8b48">SPI_SR_RXNE</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bd5d21816947fcb25ccae7d3bf8eb2c">SPI_SR_TXE</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81bd052f0b2e819ddd6bb16c2292a2de">SPI_SR_CHSIDE</a>&#160;&#160;&#160;((uint8_t)0x04)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13d3292e963499c0e9a36869909229e6">SPI_SR_UDR</a>&#160;&#160;&#160;((uint8_t)0x08)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69e543fa9584fd636032a3ee735f750b">SPI_SR_CRCERR</a>&#160;&#160;&#160;((uint8_t)0x10)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabaa043349833dc7b8138969c64f63adf">SPI_SR_MODF</a>&#160;&#160;&#160;((uint8_t)0x20)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa8d902302c5eb81ce4a57029de281232">SPI_SR_OVR</a>&#160;&#160;&#160;((uint8_t)0x40)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3498df67729ae048dc5f315ef7c16bf">SPI_SR_BSY</a>&#160;&#160;&#160;((uint8_t)0x80)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4da7d7f05a28d1aaa52ec557e55e1ad">SPI_DR_DR</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae968658ab837800723eafcc21af10247">SPI_CRCPR_CRCPOLY</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a01a578c2c7bb4e587a8f1610843181">SPI_RXCRCR_RXCRC</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c69dc721e89e40056999b64572dff09">SPI_TXCRCR_TXCRC</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c362b3d703698a7891f032f6b29056f">SPI_I2SCFGR_CHLEN</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc12f9d2003ab169a3f68e9d809f84ae">SPI_I2SCFGR_DATLEN</a>&#160;&#160;&#160;((uint16_t)0x0006)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa20ad624085d2e533eea3662cb03d8fa">SPI_I2SCFGR_DATLEN_0</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf6e940d195fa1633cb1b23414f00412">SPI_I2SCFGR_DATLEN_1</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c5be1f1c8b4689643e04cd5034e7f5f">SPI_I2SCFGR_CKPOL</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a822a80be3a51524b42491248f8031f">SPI_I2SCFGR_I2SSTD</a>&#160;&#160;&#160;((uint16_t)0x0030)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafeba0a45703463dfe05334364bdacbe8">SPI_I2SCFGR_I2SSTD_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0142a3667f59bce9bae80d31e88a124a">SPI_I2SCFGR_I2SSTD_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66a29efc32a31f903e89b7ddcd20857b">SPI_I2SCFGR_PCMSYNC</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf09fd11f6f97000266b30b015bf2cb68">SPI_I2SCFGR_I2SCFG</a>&#160;&#160;&#160;((uint16_t)0x0300)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga421c94680ee8a2583419e2b0c89e995e">SPI_I2SCFGR_I2SCFG_0</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80c398b9e79fcc61a497f9d7dd910352">SPI_I2SCFGR_I2SCFG_1</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30d76c7552c91bbd5cbac70d9c56ebb3">SPI_I2SCFGR_I2SE</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae99763414b3c2f11fcfecb1f93eb6701">SPI_I2SCFGR_I2SMOD</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga406ce88b2580a421f5b28bdbeb303543">SPI_I2SPR_I2SDIV</a>&#160;&#160;&#160;((uint16_t)0x00FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d6d4136a5ae12f9bd5940324282355a">SPI_I2SPR_ODD</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25669c3686c0c577d2d371ac09200ff0">SPI_I2SPR_MCKOE</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c05039ec67573c00da29f58b914f258">SYSCFG_MEMRMP_MEM_MODE</a>&#160;&#160;&#160;((uint32_t)0x00000003)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga30d5f406535f94faea2e7f924d50201b"></a><!-- doxytag: member="stm32f4xx.h::SYSCFG_MEMRMP_MEM_MODE_0" ref="ga30d5f406535f94faea2e7f924d50201b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYSCFG_MEMRMP_MEM_MODE_0</b>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab5d76e8b4d801b35c31ef352b33407be"></a><!-- doxytag: member="stm32f4xx.h::SYSCFG_MEMRMP_MEM_MODE_1" ref="gab5d76e8b4d801b35c31ef352b33407be" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYSCFG_MEMRMP_MEM_MODE_1</b>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9d8ca35cdab213cb2400c49434de326">SYSCFG_PMC_MII_RMII_SEL</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaf7af9191fbf95433bc0a76454118ce9"></a><!-- doxytag: member="stm32f4xx.h::SYSCFG_PMC_MII_RMII" ref="gaaf7af9191fbf95433bc0a76454118ce9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYSCFG_PMC_MII_RMII</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae9d8ca35cdab213cb2400c49434de326">SYSCFG_PMC_MII_RMII_SEL</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75b70d07448c3037234bc2abb8e3d884">SYSCFG_EXTICR1_EXTI0</a>&#160;&#160;&#160;((uint16_t)0x000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7fc84838c77f799cb7e57d6e97c6c16d">SYSCFG_EXTICR1_EXTI1</a>&#160;&#160;&#160;((uint16_t)0x00F0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d0a0a6b8223777937d8c9012658d6cd">SYSCFG_EXTICR1_EXTI2</a>&#160;&#160;&#160;((uint16_t)0x0F00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3bf2306f79ebb709da5ecf83e59ded4">SYSCFG_EXTICR1_EXTI3</a>&#160;&#160;&#160;((uint16_t)0xF000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6de6aa8e32ae5cd07fd69e42e7226bd1">SYSCFG_EXTICR1_EXTI0_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI0 configuration.  <a href="group___peripheral___registers___bits___definition.html#ga6de6aa8e32ae5cd07fd69e42e7226bd1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf43c9ef6b61e39655cbe969967c79a69">SYSCFG_EXTICR1_EXTI0_PB</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga861a4d7b48ffd93997267baaad12fd51">SYSCFG_EXTICR1_EXTI0_PC</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6439042c8cd14f99fe3813cff47c0ee">SYSCFG_EXTICR1_EXTI0_PD</a>&#160;&#160;&#160;((uint16_t)0x0003)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb087e2ded8ac927ee9e1fc0234bfdef">SYSCFG_EXTICR1_EXTI0_PE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa897f1ac8311e57339eaf7813239eaf4">SYSCFG_EXTICR1_EXTI0_PF</a>&#160;&#160;&#160;((uint16_t)0x0005)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga98b2d929e79e5cc2ee7961a75a0ab094">SYSCFG_EXTICR1_EXTI0_PG</a>&#160;&#160;&#160;((uint16_t)0x0006)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga766d0bf3501e207b0baa066cf756688f">SYSCFG_EXTICR1_EXTI0_PH</a>&#160;&#160;&#160;((uint16_t)0x0007)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacfc4b69ff5f5d9b35bf01f26d6aa4e60">SYSCFG_EXTICR1_EXTI0_PI</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4b78c30e4ef4fa441582eb3c102865d">SYSCFG_EXTICR1_EXTI1_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI1 configuration.  <a href="group___peripheral___registers___bits___definition.html#gaf4b78c30e4ef4fa441582eb3c102865d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19a11fce288d19546c76257483e0dcb6">SYSCFG_EXTICR1_EXTI1_PB</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae45a8c814b13fa19f157364dc715c08a">SYSCFG_EXTICR1_EXTI1_PC</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93cb136eaf357affc4a28a8d423cabbb">SYSCFG_EXTICR1_EXTI1_PD</a>&#160;&#160;&#160;((uint16_t)0x0030)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f5c3d1e914af78112179a13e9c736d6">SYSCFG_EXTICR1_EXTI1_PE</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43ea410456aa31dfe6ec4889de62428b">SYSCFG_EXTICR1_EXTI1_PF</a>&#160;&#160;&#160;((uint16_t)0x0050)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9118efcafa89eeada012ff5ab98387d">SYSCFG_EXTICR1_EXTI1_PG</a>&#160;&#160;&#160;((uint16_t)0x0060)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ac69d7f391e837d8e8adce27704d87d">SYSCFG_EXTICR1_EXTI1_PH</a>&#160;&#160;&#160;((uint16_t)0x0070)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga010784c7bdee3c742b48c500ee52e223">SYSCFG_EXTICR1_EXTI1_PI</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4096f472e87e021f4d4c94457ddaf5f1">SYSCFG_EXTICR1_EXTI2_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI2 configuration.  <a href="group___peripheral___registers___bits___definition.html#ga4096f472e87e021f4d4c94457ddaf5f1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8cd240d61fd8a9666621f0dee07a08e5">SYSCFG_EXTICR1_EXTI2_PB</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03ce7faaf56aa9efcc74af65619e275e">SYSCFG_EXTICR1_EXTI2_PC</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc35fcdcc89b487fab2901e1f5a7f41b">SYSCFG_EXTICR1_EXTI2_PD</a>&#160;&#160;&#160;((uint16_t)0x0300)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3f2b7465d81745f7a772e7689a29618">SYSCFG_EXTICR1_EXTI2_PE</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab538769f1da056b3f57fb984adeef252">SYSCFG_EXTICR1_EXTI2_PF</a>&#160;&#160;&#160;((uint16_t)0x0500)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe4f5fa56e98b42b64e894f7a9216e05">SYSCFG_EXTICR1_EXTI2_PG</a>&#160;&#160;&#160;((uint16_t)0x0600)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada5ffab92c39cbfc695ce57a4e6177e5">SYSCFG_EXTICR1_EXTI2_PH</a>&#160;&#160;&#160;((uint16_t)0x0700)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00bc1224b7bfd46dcec32676a601de51">SYSCFG_EXTICR1_EXTI2_PI</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45ed24773c389f4477944c2c43d106c0">SYSCFG_EXTICR1_EXTI3_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI3 configuration.  <a href="group___peripheral___registers___bits___definition.html#ga45ed24773c389f4477944c2c43d106c0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga652183838bb096717551bf8a1917c257">SYSCFG_EXTICR1_EXTI3_PB</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb1809e5b8a9ebc4b1cbc8967d985929">SYSCFG_EXTICR1_EXTI3_PC</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga205440ffa174509d57c2b6a1814f8202">SYSCFG_EXTICR1_EXTI3_PD</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2b33beb6294fd7a257f0f3a36e0dcda">SYSCFG_EXTICR1_EXTI3_PE</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40240ee616b6e06ecd8dabe9d8e56e71">SYSCFG_EXTICR1_EXTI3_PF</a>&#160;&#160;&#160;((uint16_t)0x5000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa73420dbafb7f20f16c350a12b0a0f5">SYSCFG_EXTICR1_EXTI3_PG</a>&#160;&#160;&#160;((uint16_t)0x6000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae49def2961bf528448a4fbb4aa9c9d94">SYSCFG_EXTICR1_EXTI3_PH</a>&#160;&#160;&#160;((uint16_t)0x7000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga337e37f58e8710ea8305a16c08e390b9">SYSCFG_EXTICR1_EXTI3_PI</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2a57b4872977812e60d521268190e1e">SYSCFG_EXTICR2_EXTI4</a>&#160;&#160;&#160;((uint16_t)0x000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6682a1b97b04c5c33085ffd2827ccd17">SYSCFG_EXTICR2_EXTI5</a>&#160;&#160;&#160;((uint16_t)0x00F0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c50caf6019fd7d5038d77e61f57ad7b">SYSCFG_EXTICR2_EXTI6</a>&#160;&#160;&#160;((uint16_t)0x0F00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga638ea3bb014752813d064d37b3388950">SYSCFG_EXTICR2_EXTI7</a>&#160;&#160;&#160;((uint16_t)0xF000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51147f1747daf48dbcfad03285ae8889">SYSCFG_EXTICR2_EXTI4_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI4 configuration.  <a href="group___peripheral___registers___bits___definition.html#ga51147f1747daf48dbcfad03285ae8889"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga917aeb0df688d6b34785085fc85d9e47">SYSCFG_EXTICR2_EXTI4_PB</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14ac312beeb19d3bb34a552546477613">SYSCFG_EXTICR2_EXTI4_PC</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec62164e18d1b525e8272169b1efe642">SYSCFG_EXTICR2_EXTI4_PD</a>&#160;&#160;&#160;((uint16_t)0x0003)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1d2292b6a856a8a71d82f595b580b9b">SYSCFG_EXTICR2_EXTI4_PE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0adc3c72bddc65977e3ef56df74ed40e">SYSCFG_EXTICR2_EXTI4_PF</a>&#160;&#160;&#160;((uint16_t)0x0005)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5aad8ed8589e28677332ea0b200617b">SYSCFG_EXTICR2_EXTI4_PG</a>&#160;&#160;&#160;((uint16_t)0x0006)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga339f8994c317190a387a96b857aa79d0">SYSCFG_EXTICR2_EXTI4_PH</a>&#160;&#160;&#160;((uint16_t)0x0007)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad36a509bf6deabd5446a07c20964f83">SYSCFG_EXTICR2_EXTI4_PI</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb9581c515a4bdf1ed88fe96d8c24794">SYSCFG_EXTICR2_EXTI5_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI5 configuration.  <a href="group___peripheral___registers___bits___definition.html#gafb9581c515a4bdf1ed88fe96d8c24794"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90a3f610234dfa13f56e72c76a12be74">SYSCFG_EXTICR2_EXTI5_PB</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33b6bdc1b4bfeda0d4034dc67f1a6046">SYSCFG_EXTICR2_EXTI5_PC</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0eea392f1530c7cb794a63d04e268a70">SYSCFG_EXTICR2_EXTI5_PD</a>&#160;&#160;&#160;((uint16_t)0x0030)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a4e6644d0144bfb0f913cf20eaf2f8e">SYSCFG_EXTICR2_EXTI5_PE</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga740e27c5bead2c914a134ac4ed4d05b3">SYSCFG_EXTICR2_EXTI5_PF</a>&#160;&#160;&#160;((uint16_t)0x0050)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d78839e577ab90090abcdcff88e18c8">SYSCFG_EXTICR2_EXTI5_PG</a>&#160;&#160;&#160;((uint16_t)0x0060)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a06842a64138b5010186d980cb594f9">SYSCFG_EXTICR2_EXTI5_PH</a>&#160;&#160;&#160;((uint16_t)0x0070)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f3c4ebe4d750f89465acd067ab0ee30">SYSCFG_EXTICR2_EXTI5_PI</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e87c78fb6dfde7c8b7f81fe3b65aae9">SYSCFG_EXTICR2_EXTI6_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI6 configuration.  <a href="group___peripheral___registers___bits___definition.html#ga3e87c78fb6dfde7c8b7f81fe3b65aae9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6528de8e4ca8741e86ae254e1d6b2a70">SYSCFG_EXTICR2_EXTI6_PB</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53d8745705d5eb84c70a8554f61d59ac">SYSCFG_EXTICR2_EXTI6_PC</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26c97cdece451441e49120e754020cdc">SYSCFG_EXTICR2_EXTI6_PD</a>&#160;&#160;&#160;((uint16_t)0x0300)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga804218f2dd83c72e672143ec4f283ad3">SYSCFG_EXTICR2_EXTI6_PE</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d36de53e52c8a4c7991513fec326df6">SYSCFG_EXTICR2_EXTI6_PF</a>&#160;&#160;&#160;((uint16_t)0x0500)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga278997204184bfe7c951c1da327e6fb5">SYSCFG_EXTICR2_EXTI6_PG</a>&#160;&#160;&#160;((uint16_t)0x0600)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga283486dccd660fbf830e8c44b0161a63">SYSCFG_EXTICR2_EXTI6_PH</a>&#160;&#160;&#160;((uint16_t)0x0700)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4222e7d9ed672ea2de3a038c23f9566b">SYSCFG_EXTICR2_EXTI6_PI</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f1bfd3af524288b6ce54d7f9aef410a">SYSCFG_EXTICR2_EXTI7_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI7 configuration.  <a href="group___peripheral___registers___bits___definition.html#ga2f1bfd3af524288b6ce54d7f9aef410a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab18d324986b18858f901febbcc2a57b7">SYSCFG_EXTICR2_EXTI7_PB</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9f53618d9cf13af2b2ecf191da8595a">SYSCFG_EXTICR2_EXTI7_PC</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae38aa3b76227bb8e9d8cedc31c023f63">SYSCFG_EXTICR2_EXTI7_PD</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90d097c1b5cbb62dc86327604907dcd4">SYSCFG_EXTICR2_EXTI7_PE</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf2c3a661be3569fffe11515e37de1e4">SYSCFG_EXTICR2_EXTI7_PF</a>&#160;&#160;&#160;((uint16_t)0x5000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga987bc0488e57b14b0a98e4952df2b539">SYSCFG_EXTICR2_EXTI7_PG</a>&#160;&#160;&#160;((uint16_t)0x6000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab0ce56e15f4eb86a3e262deaa845cb99">SYSCFG_EXTICR2_EXTI7_PH</a>&#160;&#160;&#160;((uint16_t)0x7000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae68ca6758cf36232dd5ac63afae97cbc">SYSCFG_EXTICR2_EXTI7_PI</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2a656b18cc728e38acb72cf8d7e7935">SYSCFG_EXTICR3_EXTI8</a>&#160;&#160;&#160;((uint16_t)0x000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga002462e4c233adc6dd502de726994575">SYSCFG_EXTICR3_EXTI9</a>&#160;&#160;&#160;((uint16_t)0x00F0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fc06b17c3b3d393b749bf9924a43a80">SYSCFG_EXTICR3_EXTI10</a>&#160;&#160;&#160;((uint16_t)0x0F00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa66cc9a579696c8f5c41f5f138ee1e67">SYSCFG_EXTICR3_EXTI11</a>&#160;&#160;&#160;((uint16_t)0xF000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1c6843a871f1a06ca25c0de50048b10">SYSCFG_EXTICR3_EXTI8_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI8 configuration.  <a href="group___peripheral___registers___bits___definition.html#gae1c6843a871f1a06ca25c0de50048b10"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4818dc7bffc8dfc2acc48995a62e66c5">SYSCFG_EXTICR3_EXTI8_PB</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba0d34ff57632d7753981404cef548e2">SYSCFG_EXTICR3_EXTI8_PC</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa15260ba354dee354f0a71e7913009c3">SYSCFG_EXTICR3_EXTI8_PD</a>&#160;&#160;&#160;((uint16_t)0x0003)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga185287204b8cead31d3760f65c5ca19d">SYSCFG_EXTICR3_EXTI8_PE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga425e41001af4b205b8fbfba723572a81">SYSCFG_EXTICR3_EXTI8_PF</a>&#160;&#160;&#160;((uint16_t)0x0005)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ecc7a12103b805da045093eb626614d">SYSCFG_EXTICR3_EXTI8_PG</a>&#160;&#160;&#160;((uint16_t)0x0006)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0bf3fc7a2e35b7cbb9f08f2e3b06a3c4">SYSCFG_EXTICR3_EXTI8_PH</a>&#160;&#160;&#160;((uint16_t)0x0007)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0b679636c97041f5584012c78f6d7a3">SYSCFG_EXTICR3_EXTI8_PI</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93e284e59c4ff887b2e79851ac0a81c4">SYSCFG_EXTICR3_EXTI9_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI9 configuration.  <a href="group___peripheral___registers___bits___definition.html#ga93e284e59c4ff887b2e79851ac0a81c4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9271cbc1ed09774a5fef4b379cab260">SYSCFG_EXTICR3_EXTI9_PB</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1cc355176941881870c620c0837cab48">SYSCFG_EXTICR3_EXTI9_PC</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75af3c7a94cfc78361c94b054f9fe064">SYSCFG_EXTICR3_EXTI9_PD</a>&#160;&#160;&#160;((uint16_t)0x0030)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafce176ef4b389251dadb98d9f59f8fe6">SYSCFG_EXTICR3_EXTI9_PE</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76ef2422b4d021d0cc038cb6325ed311">SYSCFG_EXTICR3_EXTI9_PF</a>&#160;&#160;&#160;((uint16_t)0x0050)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1b37bf746ccfe0750aebd28cfa52a0c">SYSCFG_EXTICR3_EXTI9_PG</a>&#160;&#160;&#160;((uint16_t)0x0060)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31fdedc4a90328881fe8817f4eef61b2">SYSCFG_EXTICR3_EXTI9_PH</a>&#160;&#160;&#160;((uint16_t)0x0070)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8cd8a0da1b9ede601094f6c651a499e4">SYSCFG_EXTICR3_EXTI9_PI</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25acdbb9e916c440c41a060d861130ee">SYSCFG_EXTICR3_EXTI10_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI10 configuration.  <a href="group___peripheral___registers___bits___definition.html#ga25acdbb9e916c440c41a060d861130ee"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8d9aec4349bf38a4a9753b267b7de7e">SYSCFG_EXTICR3_EXTI10_PB</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62d2b81d49e30ab4fe96572be5da8484">SYSCFG_EXTICR3_EXTI10_PC</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab3553c540cd836d465824939c2e3b79">SYSCFG_EXTICR3_EXTI10_PD</a>&#160;&#160;&#160;((uint16_t)0x0300)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabde568ef1c8f4bfaf18954e8ee0716a9">SYSCFG_EXTICR3_EXTI10_PE</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09ed841a11367cda67c7a416ed6d9b99">SYSCFG_EXTICR3_EXTI10_PF</a>&#160;&#160;&#160;((uint16_t)0x0500)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6dff840a6986b440e7633a3671ce57cc">SYSCFG_EXTICR3_EXTI10_PG</a>&#160;&#160;&#160;((uint16_t)0x0600)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga791e7d2bd23ae969540e5509c6718255">SYSCFG_EXTICR3_EXTI10_PH</a>&#160;&#160;&#160;((uint16_t)0x0700)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8bee76cf4bed88ff7b51145393b2cd19">SYSCFG_EXTICR3_EXTI10_PI</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ca8a85d4512677eff6ed2aac897a366">SYSCFG_EXTICR3_EXTI11_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI11 configuration.  <a href="group___peripheral___registers___bits___definition.html#ga0ca8a85d4512677eff6ed2aac897a366"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaedb3a8cc6b1763e303986553c0e4e7f8">SYSCFG_EXTICR3_EXTI11_PB</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b01c8ba6cb27899a4f5fa494bf2b3f5">SYSCFG_EXTICR3_EXTI11_PC</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a69d636cda0352da0982c54f582787d">SYSCFG_EXTICR3_EXTI11_PD</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44affe06868a0490f8d0cbbba51ff412">SYSCFG_EXTICR3_EXTI11_PE</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66fb050835077047b576b3a510700d64">SYSCFG_EXTICR3_EXTI11_PF</a>&#160;&#160;&#160;((uint16_t)0x5000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7b66390eeb4a8d50ebb7e87e2f281b3">SYSCFG_EXTICR3_EXTI11_PG</a>&#160;&#160;&#160;((uint16_t)0x6000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa58cfe5d03072c259582ba8fefa322bf">SYSCFG_EXTICR3_EXTI11_PH</a>&#160;&#160;&#160;((uint16_t)0x7000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafadb14df8764208abeeaf6197489f1b4">SYSCFG_EXTICR3_EXTI11_PI</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d4b31f4a75d935b6a52afe6a16463d1">SYSCFG_EXTICR4_EXTI12</a>&#160;&#160;&#160;((uint16_t)0x000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f04cda5bfe876431d5ad864302d7fa1">SYSCFG_EXTICR4_EXTI13</a>&#160;&#160;&#160;((uint16_t)0x00F0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabde06df3ec6e357374820a5a615991aa">SYSCFG_EXTICR4_EXTI14</a>&#160;&#160;&#160;((uint16_t)0x0F00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd325c27cff1ae3de773d5e205a33f4e">SYSCFG_EXTICR4_EXTI15</a>&#160;&#160;&#160;((uint16_t)0xF000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ceaa63866465faa8145ce0c5d9a44d0">SYSCFG_EXTICR4_EXTI12_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI12 configuration.  <a href="group___peripheral___registers___bits___definition.html#ga3ceaa63866465faa8145ce0c5d9a44d0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8b00a462533a83c75c588340a2fa710">SYSCFG_EXTICR4_EXTI12_PB</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d27668b1fa6b1accde06aa144faa970">SYSCFG_EXTICR4_EXTI12_PC</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa46ddd43a361d82abcb3cb7779ac74ff">SYSCFG_EXTICR4_EXTI12_PD</a>&#160;&#160;&#160;((uint16_t)0x0003)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga102ee111e27fd67228c169836dd0849e">SYSCFG_EXTICR4_EXTI12_PE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9785209e7e13fcf9c4f82d57bae0837">SYSCFG_EXTICR4_EXTI12_PF</a>&#160;&#160;&#160;((uint16_t)0x0005)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c78af5f130089bec32d6f782288765c">SYSCFG_EXTICR4_EXTI12_PG</a>&#160;&#160;&#160;((uint16_t)0x0006)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6bacbf87e34c3f3af8ad4adf0599ce81">SYSCFG_EXTICR3_EXTI12_PH</a>&#160;&#160;&#160;((uint16_t)0x0007)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0514aaa894c9be44ba47c1346756f90b">SYSCFG_EXTICR4_EXTI13_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI13 configuration.  <a href="group___peripheral___registers___bits___definition.html#ga0514aaa894c9be44ba47c1346756f90b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34e6776e3ebfecc9e78c5aec77c48eff">SYSCFG_EXTICR4_EXTI13_PB</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c7833d4e3c6b7f3878f62a200a6ab14">SYSCFG_EXTICR4_EXTI13_PC</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabed530f628b3c37281f7a583af1cdb3c">SYSCFG_EXTICR4_EXTI13_PD</a>&#160;&#160;&#160;((uint16_t)0x0030)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7dc5424bf39509a989464a81ec0714da">SYSCFG_EXTICR4_EXTI13_PE</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf4c995587d7bae6436e6793b8214627">SYSCFG_EXTICR4_EXTI13_PF</a>&#160;&#160;&#160;((uint16_t)0x0050)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4dedb6adbf49c40e5a15ad2afc471155">SYSCFG_EXTICR4_EXTI13_PG</a>&#160;&#160;&#160;((uint16_t)0x0060)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5088d8b62be3faaf7853907f82ba0084">SYSCFG_EXTICR3_EXTI13_PH</a>&#160;&#160;&#160;((uint16_t)0x0070)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ad140a68e3e4e0406a182a504679ea9">SYSCFG_EXTICR4_EXTI14_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI14 configuration.  <a href="group___peripheral___registers___bits___definition.html#ga7ad140a68e3e4e0406a182a504679ea9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5c1b8a0f2b4f79bd868bbb2b4eff617">SYSCFG_EXTICR4_EXTI14_PB</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ca668cdd447acb1740566f46de5eb19">SYSCFG_EXTICR4_EXTI14_PC</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f20b2bfa9dc8b57a987c127c6dfa6fe">SYSCFG_EXTICR4_EXTI14_PD</a>&#160;&#160;&#160;((uint16_t)0x0300)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c13c49f6d93865ba05361cd86fddabf">SYSCFG_EXTICR4_EXTI14_PE</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9df1ee6f60db93301acaa9220a591da9">SYSCFG_EXTICR4_EXTI14_PF</a>&#160;&#160;&#160;((uint16_t)0x0500)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8ae4d091bb2c7148188ef430734020a">SYSCFG_EXTICR4_EXTI14_PG</a>&#160;&#160;&#160;((uint16_t)0x0600)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga460355223eb849c797abfaa3dc1c717e">SYSCFG_EXTICR3_EXTI14_PH</a>&#160;&#160;&#160;((uint16_t)0x0700)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2f28920677dd99f9132ed28f7b1d5e2">SYSCFG_EXTICR4_EXTI15_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI15 configuration.  <a href="group___peripheral___registers___bits___definition.html#gae2f28920677dd99f9132ed28f7b1d5e2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga412f44d6a8f8f60420d7e7f8b5635e09">SYSCFG_EXTICR4_EXTI15_PB</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49778592caef3a176ee82c9b83e25148">SYSCFG_EXTICR4_EXTI15_PC</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac23e07d92a68cf7f8c3e58b479638885">SYSCFG_EXTICR4_EXTI15_PD</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaefd64bc0ea005d03068f2e9b8f425944">SYSCFG_EXTICR4_EXTI15_PE</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e88d51ebabe9f70e5b7c2ad60899d54">SYSCFG_EXTICR4_EXTI15_PF</a>&#160;&#160;&#160;((uint16_t)0x5000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51d341c45e98ccbd82bf7003bfa56e6b">SYSCFG_EXTICR4_EXTI15_PG</a>&#160;&#160;&#160;((uint16_t)0x6000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga036482d96f0cabeddf2702777058cfc7">SYSCFG_EXTICR3_EXTI15_PH</a>&#160;&#160;&#160;((uint16_t)0x7000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga261292a3a7ca1f767915b2e2ec3a7806">SYSCFG_CMPCR_CMP_PD</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae16bcca9b727e68f11467b6b3dad6215">SYSCFG_CMPCR_READY</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93d86355e5e3b399ed45e1ca83abed2a">TIM_CR1_CEN</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4f2a9f0cf7b60e3c623af451f141f3c">TIM_CR1_UDIS</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06c997c2c23e8bef7ca07579762c113b">TIM_CR1_URS</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d3d1488296350af6d36fbbf71905d29">TIM_CR1_OPM</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacea10770904af189f3aaeb97b45722aa">TIM_CR1_DIR</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga352b3c389bde13dd6049de0afdd874f1">TIM_CR1_CMS</a>&#160;&#160;&#160;((uint16_t)0x0060)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83ca6f7810aba73dc8c12f22092d97a2">TIM_CR1_CMS_0</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3ee4adcde3c001d3b97d2eae1730ea9">TIM_CR1_CMS_1</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd">TIM_CR1_ARPE</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacacc4ff7e5b75fd2e4e6b672ccd33a72">TIM_CR1_CKD</a>&#160;&#160;&#160;((uint16_t)0x0300)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga458d536d82aa3db7d227b0f00b36808f">TIM_CR1_CKD_0</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ff2d6c2c350e8b719a8ad49c9a6bcbe">TIM_CR1_CKD_1</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae22c9c1197107d6fa629f419a29541e">TIM_CR2_CCPC</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0328c1339b2b1633ef7a8db4c02d0d5">TIM_CR2_CCUS</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade656832d3ec303a2a7a422638dd560e">TIM_CR2_CCDS</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa6987d980e5c4c71c7d0faa1eb97a45">TIM_CR2_MMS</a>&#160;&#160;&#160;((uint16_t)0x0070)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3e55308e84106d6501201e66bd46ab6">TIM_CR2_MMS_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b1036929b0a4ba5bd5cced9b8e0f4c3">TIM_CR2_MMS_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb74a815afdd856d51cfcf1ddf3fce6a">TIM_CR2_MMS_2</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad07504497b70af628fa1aee8fe7ef63c">TIM_CR2_TI1S</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31b26bf058f88d771c33aff85ec89358">TIM_CR2_OIS1</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae61f8d54923999fffb6db381e81f2b69">TIM_CR2_OIS1N</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga61467648a433bd887683b9a4760021fa">TIM_CR2_OIS2</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga769146db660b832f3ef26f892b567bd4">TIM_CR2_OIS2N</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad974d7c91edf6f1bd47e892b3b6f7565">TIM_CR2_OIS3</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20fb9b62a7e8d114fbd180abd9f8ceae">TIM_CR2_OIS3N</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad644f2f4b26e46587abedc8d3164e56e">TIM_CR2_OIS4</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae92349731a6107e0f3a251b44a67c7ea">TIM_SMCR_SMS</a>&#160;&#160;&#160;((uint16_t)0x0007)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d1ebece401aeb12abd466d2eafa78b2">TIM_SMCR_SMS_0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa980a3121ab6cda5a4a42b959da8421e">TIM_SMCR_SMS_1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga63847fc3c71f582403e6301b1229c3ed">TIM_SMCR_SMS_2</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8680e719bca2b672d850504220ae51fc">TIM_SMCR_TS</a>&#160;&#160;&#160;((uint16_t)0x0070)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d1f040f9259acb3c2fba7b0c7eb3d96">TIM_SMCR_TS_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb82212fcc89166a43ff97542da9182d">TIM_SMCR_TS_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf0dbaf4a2ec8759f283f82a958ef6a8">TIM_SMCR_TS_2</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52101db4ca2c7b3003f1b16a49b2032c">TIM_SMCR_MSM</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2ed8b32d9eb8eea251bd1dac4f34668">TIM_SMCR_ETF</a>&#160;&#160;&#160;((uint16_t)0x0F00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43745c2894cfc1e5ee619ac85d8d5a62">TIM_SMCR_ETF_0</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga661e6cce23553cf0ad3a60d8573b9a2c">TIM_SMCR_ETF_1</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb5528381fb64ffbcc719de478391ae2">TIM_SMCR_ETF_2</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6082700946fc61a6f9d6209e258fcc14">TIM_SMCR_ETF_3</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ebb9e631876435e276211d88e797386">TIM_SMCR_ETPS</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00b43cd09557a69ed10471ed76b228d8">TIM_SMCR_ETPS_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf12f04862dbc92ca238d1518b27b16b">TIM_SMCR_ETPS_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga331a1d5f39d5f47b5409054e693fc651">TIM_SMCR_ECE</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a5f335c3d7a4f82d1e91dc1511e3322">TIM_SMCR_ETP</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b">TIM_DIER_UIE</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678">TIM_DIER_CC1IE</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga757c59b690770adebf33e20d3d9dec15">TIM_DIER_CC2IE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4edf003f04bcf250bddf5ed284201c2e">TIM_DIER_CC3IE</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ad0f562a014572793b49fe87184338b">TIM_DIER_CC4IE</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade8a374e04740aac1ece248b868522fe">TIM_DIER_COMIE</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa755fef2c4e96c63f2ea1cd9a32f956a">TIM_DIER_TIE</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1fcb0d6d9fb7486a5901032fd81aef6a">TIM_DIER_BIE</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9f47792b1c2f123464a2955f445c811">TIM_DIER_UDE</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae181bb16ec916aba8ba86f58f745fdfd">TIM_DIER_CC1DE</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58f97064991095b28c91028ca3cca28e">TIM_DIER_CC2DE</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4">TIM_DIER_CC3DE</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaba034412c54fa07024e516492748614">TIM_DIER_CC4DE</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79c3fab9d33de953a0a7f7d6516c73bc">TIM_DIER_COMDE</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a752d4295f100708df9b8be5a7f439d">TIM_DIER_TDE</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8c03fabc10654d2a3f76ea40fcdbde6">TIM_SR_UIF</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga449a61344a97608d85384c29f003c0e9">TIM_SR_CC1IF</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25a48bf099467169aa50464fbf462bd8">TIM_SR_CC2IF</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3cf234a1059c0a04799e88382cdc0f2">TIM_SR_CC3IF</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacade8a06303bf216bfb03140c7e16cac">TIM_SR_CC4IF</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91775c029171c4585e9cca6ebf1cd57a">TIM_SR_COMIF</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c8b16f3ced6ec03e9001276b134846e">TIM_SR_TIF</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d52cd5a57c9a26b0d993c93d9875097">TIM_SR_BIF</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga819c4b27f8fa99b537c4407521f9780c">TIM_SR_CC1OF</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b7798da5863d559ea9a642af6658050">TIM_SR_CC2OF</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7a2d4c831eb641ba082156e41d03358">TIM_SR_CC3OF</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81ba979e8309b66808e06e4de34bc740">TIM_SR_CC4OF</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16f52a8e9aad153223405b965566ae91">TIM_EGR_UG</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a1318609761df5de5213e9e75b5aa6a">TIM_EGR_CC1G</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5423de00e86aeb8a4657a509af485055">TIM_EGR_CC2G</a>&#160;&#160;&#160;((uint8_t)0x04)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga064d2030abccc099ded418fd81d6aa07">TIM_EGR_CC3G</a>&#160;&#160;&#160;((uint8_t)0x08)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c4e5555dd3be8ab1e631d1053f4a305">TIM_EGR_CC4G</a>&#160;&#160;&#160;((uint8_t)0x10)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb06f8bb364307695c7d6a028391de7b">TIM_EGR_COMG</a>&#160;&#160;&#160;((uint8_t)0x20)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2eabface433d6adaa2dee3df49852585">TIM_EGR_TG</a>&#160;&#160;&#160;((uint8_t)0x40)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08c5635a0ac0ce5618485319a4fa0f18">TIM_EGR_BG</a>&#160;&#160;&#160;((uint8_t)0x80)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a>&#160;&#160;&#160;((uint16_t)0x0003)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e4968b5500d58d1aebce888da31eb5d">TIM_CCMR1_CC1S_0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga299207b757f31c9c02471ab5f4f59dbe">TIM_CCMR1_CC1S_1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9c5878e85ce02c22d8a374deebd1b6e">TIM_CCMR1_OC1FE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1aa54ddf87a4b339881a8d5368ec80eb">TIM_CCMR1_OC1PE</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ddb3dc889733e71d812baa3873cb13b">TIM_CCMR1_OC1M</a>&#160;&#160;&#160;((uint16_t)0x0070)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga410a4752a98081bad8ab3f72b28e7c5f">TIM_CCMR1_OC1M_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b5f6ec25063483641d6dc065d96d2b5">TIM_CCMR1_OC1M_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac024f6b9972b940925ab5786ee38701b">TIM_CCMR1_OC1M_2</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f44c50cf9928d2afab014e2ca29baba">TIM_CCMR1_OC1CE</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacdb0986b78bea5b53ea61e4ddd667cbf">TIM_CCMR1_CC2S</a>&#160;&#160;&#160;((uint16_t)0x0300)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52bb0e50c11c35dcf42aeff7f1c22874">TIM_CCMR1_CC2S_0</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78303c37fdbe0be80f5fc7d21e9eba45">TIM_CCMR1_CC2S_1</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3bf610cf77c3c6c936ce7c4f85992e6c">TIM_CCMR1_OC2FE</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabddbf508732039730125ab3e87e9d370">TIM_CCMR1_OC2PE</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2326bafe64ba2ebdde908d66219eaa6f">TIM_CCMR1_OC2M</a>&#160;&#160;&#160;((uint16_t)0x7000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbb68b91da16ffd509a6c7a2a397083c">TIM_CCMR1_OC2M_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaedb673b7e2c016191579de704eb842e4">TIM_CCMR1_OC2M_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad039a41e5fe97ddf904a0f9f95eb539e">TIM_CCMR1_OC2M_2</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19a8dd4ea04d262ec4e97b5c7a8677a5">TIM_CCMR1_OC2CE</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab46b7186665f5308cd2ca52acfb63e72">TIM_CCMR1_IC1PSC</a>&#160;&#160;&#160;((uint16_t)0x000C)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05673358a44aeaa56daefca67341b29d">TIM_CCMR1_IC1PSC_0</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf42b75da9b2f127dca98b6ca616f7add">TIM_CCMR1_IC1PSC_1</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab0ee123675d8b8f98b5a6eeeccf37912">TIM_CCMR1_IC1F</a>&#160;&#160;&#160;((uint16_t)0x00F0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7dde4afee556d2d8d22885f191da65a6">TIM_CCMR1_IC1F_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga201491465e6864088210bccb8491be84">TIM_CCMR1_IC1F_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabaa55ab1e0109b055cabef579c32d67b">TIM_CCMR1_IC1F_2</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23da95530eb6d6451c7c9e451a580f42">TIM_CCMR1_IC1F_3</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e8e704f9ce5742f45e15e3b3126aa9d">TIM_CCMR1_IC2PSC</a>&#160;&#160;&#160;((uint16_t)0x0C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39206b27b5b1c5941b2a14ee8e2f1223">TIM_CCMR1_IC2PSC_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae861d74943f3c045421f9fdc8b966841">TIM_CCMR1_IC2PSC_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b942752d686c23323880ff576e7dffb">TIM_CCMR1_IC2F</a>&#160;&#160;&#160;((uint16_t)0xF000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d75acd7072f28844074702683d8493f">TIM_CCMR1_IC2F_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40e49318b54b16bda6fd7feea7c9a7dd">TIM_CCMR1_IC2F_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga932148c784f5cbee4dfcafcbadaf0107">TIM_CCMR1_IC2F_2</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafece48b6f595ef9717d523fa23cea1e8">TIM_CCMR1_IC2F_3</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2eabcc7e322b02c9c406b3ff70308260">TIM_CCMR2_CC3S</a>&#160;&#160;&#160;((uint16_t)0x0003)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68c04aea2e89f1e89bd323d6d6e5e6c0">TIM_CCMR2_CC3S_0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4bed6648aad6e8d16196246b355452dc">TIM_CCMR2_CC3S_1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6d8d2847058747ce23a648668ce4dba">TIM_CCMR2_OC3FE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga276fd2250d2b085b73ef51cb4c099d24">TIM_CCMR2_OC3PE</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52095cae524adb237339bfee92e8168a">TIM_CCMR2_OC3M</a>&#160;&#160;&#160;((uint16_t)0x0070)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga899b26ffa9c5f30f143306b8598a537f">TIM_CCMR2_OC3M_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91476ae2cc3449facafcad82569e14f8">TIM_CCMR2_OC3M_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20394da7afcada6c3fc455b05004cff5">TIM_CCMR2_OC3M_2</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4209d414df704ce96c54abb2ea2df66a">TIM_CCMR2_OC3CE</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga294e216b50edd1c2f891143e1f971048">TIM_CCMR2_CC4S</a>&#160;&#160;&#160;((uint16_t)0x0300)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabebaa6bffd90b32563bd0fc1ff4a9499">TIM_CCMR2_CC4S_0</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6386ec77a3a451954325a1512d44f893">TIM_CCMR2_CC4S_1</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70dc197250c2699d470aea1a7a42ad57">TIM_CCMR2_OC4FE</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e951cd3f6593e321cf79b662a1deaaa">TIM_CCMR2_OC4PE</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbed61ff3ba57c7fe6d3386ce3b7af2b">TIM_CCMR2_OC4M</a>&#160;&#160;&#160;((uint16_t)0x7000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad866f52cce9ce32e3c0d181007b82de5">TIM_CCMR2_OC4M_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd97b1c86dd4953f3382fea317d165af">TIM_CCMR2_OC4M_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga431e5cdc0f3dc02fa5a54aa5193ddbab">TIM_CCMR2_OC4M_2</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1447dfe94bdd234382bb1f43307ea5c3">TIM_CCMR2_OC4CE</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc3d11f2e968752bc9ec7131c986c3a6">TIM_CCMR2_IC3PSC</a>&#160;&#160;&#160;((uint16_t)0x000C)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga588513395cbf8be6f4749c140fbf811c">TIM_CCMR2_IC3PSC_0</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd27b9bdcc161c90dc1712074a66f29d">TIM_CCMR2_IC3PSC_1</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad218af6bd1de72891e1b85d582b766cd">TIM_CCMR2_IC3F</a>&#160;&#160;&#160;((uint16_t)0x00F0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31d5450ebc9ac6ea833a2b341ceea061">TIM_CCMR2_IC3F_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26f92a3f831685d6df7ab69e68181849">TIM_CCMR2_IC3F_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e7d7a3c2686a6e31adc1adf2ce65df9">TIM_CCMR2_IC3F_2</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9696c3da027f2b292d077f1ab4cdd14b">TIM_CCMR2_IC3F_3</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6fd7591e2de10272f7fafb08cdd1b7b0">TIM_CCMR2_IC4PSC</a>&#160;&#160;&#160;((uint16_t)0x0C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80f7d206409bc551eab06819e17451e4">TIM_CCMR2_IC4PSC_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6690f5e98e02addd5e75643767c6d66">TIM_CCMR2_IC4PSC_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad51653fd06a591294d432385e794a19e">TIM_CCMR2_IC4F</a>&#160;&#160;&#160;((uint16_t)0xF000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d5fc8b9a6ea27582cb6c25f9654888c">TIM_CCMR2_IC4F_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4dcc1562c0c017493e4ee6b32354e85">TIM_CCMR2_IC4F_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b96de7db8b71ac7e414f247b871a53c">TIM_CCMR2_IC4F_2</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25d0f55e5b751f2caed6a943f5682a09">TIM_CCMR2_IC4F_3</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f494b9881e7b97bb2d79f7ad4e79937">TIM_CCER_CC1E</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga813056b3f90a13c4432aeba55f28957e">TIM_CCER_CC1NE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76392a4d63674cd0db0a55762458f16c">TIM_CCER_CC2E</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3136c6e776c6066509d298b6a9b34912">TIM_CCER_CC2P</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a784649120eddec31998f34323d4156">TIM_CCER_CC2NE</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga387de559d8b16b16f3934fddd2aa969f">TIM_CCER_CC2NP</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1da114e666b61f09cf25f50cdaa7f81f">TIM_CCER_CC3E</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6220a5cd34c7a7a39e10c854aa00d2e5">TIM_CCER_CC3P</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad46cce61d3bd83b64257ba75e54ee1aa">TIM_CCER_CC3NE</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4029686d3307111d3f9f4400e29e4521">TIM_CCER_CC3NP</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga940b041ab5975311f42f26d314a4b621">TIM_CCER_CC4E</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3faf23dc47e1b0877352d7f5a00f72e1">TIM_CCER_CC4P</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41b88bff3f38cec0617ce66fa5aef260">TIM_CCER_CC4NP</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8bc45c0315de82c1c3a38a243bcd00fc">TIM_CNT_CNT</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaefb85e4000ddab0ada67c5964810da35">TIM_PSC_PSC</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace50256fdecc38f641050a4a3266e4d9">TIM_ARR_ARR</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadcef8f28580e36cdfda3be1f7561afc7">TIM_RCR_REP</a>&#160;&#160;&#160;((uint8_t)0xFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac927cc11eff415210dcf94657d8dfbe0">TIM_CCR1_CCR1</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga751e5efd90bdd1fd5f38609f3f5762ba">TIM_CCR2_CCR2</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e85064d37d387851e95c5c1f35315a1">TIM_CCR3_CCR3</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15c9dd67a6701b5498926ae536773eca">TIM_CCR4_CCR4</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabcf985e9c78f15e1e44b2bc4d2bafc67">TIM_BDTR_DTG</a>&#160;&#160;&#160;((uint16_t)0x00FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b575cca31b0e22ef1d5b842aa162bfc">TIM_BDTR_DTG_0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f33ae1e9b7847a60032a60d0cc7f81d">TIM_BDTR_DTG_1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f06a132eba960bd6cc972e3580d537c">TIM_BDTR_DTG_2</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7868643a65285fc7132f040c8950f43">TIM_BDTR_DTG_3</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga503b44e30a5fb77c34630d1faca70213">TIM_BDTR_DTG_4</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83a12ecb0a8dd21bc164d9a345ea564f">TIM_BDTR_DTG_5</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7d418cbd0db89991522cb6be34a017e">TIM_BDTR_DTG_6</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac945c8bcf5567912a88eb2acee53c45b">TIM_BDTR_DTG_7</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e4215d17f0548dfcf0b15fe4d0f4651">TIM_BDTR_LOCK</a>&#160;&#160;&#160;((uint16_t)0x0300)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabbd1736c8172e7cd098bb591264b07bf">TIM_BDTR_LOCK_0</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga756df80ff8c34399435f52dca18e6eee">TIM_BDTR_LOCK_1</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1cf04e70ccf3d4aba5afcf2496a411a">TIM_BDTR_OSSI</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9435f36d53c6be1107e57ab6a82c16e">TIM_BDTR_OSSR</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74250b040dd9fd9c09dcc54cdd6d86d8">TIM_BDTR_BKE</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3247abbbf0d00260be051d176d88020e">TIM_BDTR_BKP</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59f15008050f91fa3ecc9eaaa971a509">TIM_BDTR_AOE</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga277a096614829feba2d0a4fbb7d3dffc">TIM_BDTR_MOE</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf9051ecac123cd89f9d2a835e4cde2e">TIM_DCR_DBA</a>&#160;&#160;&#160;((uint16_t)0x001F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf610e5fe4bb4b10736242df3b62bba">TIM_DCR_DBA_0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a0185643c163930e30f0a1cf5fe364e">TIM_DCR_DBA_1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa5a89b93b97b0968a7d5563a18ab9d1">TIM_DCR_DBA_2</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga105f44ff18cbbd4ff4d60368c9184430">TIM_DCR_DBA_3</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe1bc4b6dd7265dee2857f23d835b2dc">TIM_DCR_DBA_4</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9e197a78484567d4c6093c28265f3eb">TIM_DCR_DBL</a>&#160;&#160;&#160;((uint16_t)0x1F00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga677195c0b4892bb6717564c0528126a9">TIM_DCR_DBL_0</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad427ba987877e491f7a2be60e320dbea">TIM_DCR_DBL_1</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga369926f2a8ca5cf635ded9bb4619189c">TIM_DCR_DBL_2</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f1ec849c41d1abd46c528a4ac378c03">TIM_DCR_DBL_3</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga607d7b87b1b4bf167aabad36f922a8f9">TIM_DCR_DBL_4</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1afa2fc02bcd75c15122c4eb87d6cf83">TIM_DMAR_DMAB</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2916847c3545c06578d7ba8c381a4c20">TIM_OR_TI4_RMP</a>&#160;&#160;&#160;((uint16_t)0x00C0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9aea4f8a0abedbf08bb1e686933c1120">TIM_OR_TI4_RMP_0</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2a46aa18f15f2074b93233a18e85629">TIM_OR_TI4_RMP_1</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f413eac7f503dfddc9a9914efa555ac">TIM_OR_ITR1_RMP</a>&#160;&#160;&#160;((uint16_t)0x0C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7141f22c81a83134d9bb35cdeca5549">TIM_OR_ITR1_RMP_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ba54d02d962d04d2bdf16df11c7ccd0">TIM_OR_ITR1_RMP_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac88be3484245af8c1b271ae5c1b97a14">USART_SR_PE</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9eb6fd3f820bd12e0b5a981de1894804">USART_SR_FE</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8938468c5666a8305ade6d80d467c572">USART_SR_NE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4560fc7a60df4bdf402fc7219ae7b558">USART_SR_ORE</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga336fa8c9965ce18c10972ac80ded611f">USART_SR_IDLE</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0c99e2bb265b3d58a91aca7a93f7836">USART_SR_RXNE</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76229b05ac37a5a688e6ba45851a29f1">USART_SR_TC</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65e9cddf0890113d405342f1d8b5b980">USART_SR_TXE</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b868b59576f42421226d35628c6b628">USART_SR_LBD</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9250ae2793db0541e6c4bb8837424541">USART_SR_CTS</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad84ad1e1d0202b41021e2d6e40486bff">USART_DR_DR</a>&#160;&#160;&#160;((uint16_t)0x01FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9dfae31be4ec2c8a3b0905eff30c7046">USART_BRR_DIV_Fraction</a>&#160;&#160;&#160;((uint16_t)0x000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60cfa3802798306b86231f828ed2e71e">USART_BRR_DIV_Mantissa</a>&#160;&#160;&#160;((uint16_t)0xFFF0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac457c519baa28359ab7959fbe0c5cda1">USART_CR1_SBK</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7d61ab5a4e2beaa3f591c56bd15a27b">USART_CR1_RWU</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada0d5d407a22264de847bc1b40a17aeb">USART_CR1_RE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade7f090b04fd78b755b43357ecaa9622">USART_CR1_TE</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5221d09eebd12445a20f221bf98066f8">USART_CR1_IDLEIE</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91118f867adfdb2e805beea86666de04">USART_CR1_RXNEIE</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa17130690a1ca95b972429eb64d4254e">USART_CR1_TCIE</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70422871d15f974b464365e7fe1877e9">USART_CR1_TXEIE</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27405d413b6d355ccdb076d52fef6875">USART_CR1_PEIE</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e159d36ab2c93a2c1942df60e9eebbe">USART_CR1_PS</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60f8fcf084f9a8514efafb617c70b074">USART_CR1_PCE</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad831dfc169fcf14b7284984dbecf322d">USART_CR1_WAKE</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95f0288b9c6aaeca7cb6550a2e6833e2">USART_CR1_M</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2bb650676aaae4a5203f372d497d5947">USART_CR1_UE</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed6caeb0cb48f1a7b34090f31a92a8e2">USART_CR1_OVER8</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ee77fac25142271ad56d49685e518b3">USART_CR2_ADD</a>&#160;&#160;&#160;((uint16_t)0x000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f9bc41700717fd93548e0e95b6072ed">USART_CR2_LBDL</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa02ef5d22553f028ea48e5d9f08192b4">USART_CR2_LBDIE</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a62e93ae7864e89622bdd92508b615e">USART_CR2_LBCL</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga362976ce813e58310399d113d2cf09cb">USART_CR2_CPHA</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafbb4336ac93d94d4e78f9fb7b3a0dc68">USART_CR2_CPOL</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42a396cde02ffa0c4d3fd9817b6af853">USART_CR2_CLKEN</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf993e483318ebcecffd18649de766dc6">USART_CR2_STOP</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee6ee01c6e5325b378b2209ef20d0a61">USART_CR2_STOP_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b24d14f0e5d1c76c878b08aad44d02b">USART_CR2_STOP_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8931efa62c29d92f5c0ec5a05f907ef">USART_CR2_LINEN</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaed1a39c551b1641128f81893ff558d0">USART_CR3_EIE</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31c66373bfbae7724c836ac63b8411dd">USART_CR3_IREN</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22af8d399f1adda62e31186f0309af80">USART_CR3_IRLP</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac71129810fab0b46d91161a39e3f8d01">USART_CR3_HDSEL</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f3b70b2ee9ff0b59e952fd7ab04373c">USART_CR3_NACK</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9180b9249a26988f71d4bb2b0c3eec27">USART_CR3_SCEN</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff130f15493c765353ec2fd605667c5a">USART_CR3_DMAR</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bb515d3814d448f84e2c98bf44f3993">USART_CR3_DMAT</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c5d6fcd84a4728cda578a0339b4cac2">USART_CR3_RTSE</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa125f026b1ca2d76eab48b191baed265">USART_CR3_CTSE</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga636d5ec2e9556949fc68d13ad45a1e90">USART_CR3_CTSIE</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a96fb1a7beab602cbc8cb0393593826">USART_CR3_ONEBIT</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0b423f0f4baf7d510ea70477e5c9203">USART_GTPR_PSC</a>&#160;&#160;&#160;((uint16_t)0x00FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c49c90d83a0e3746b56b2a0a3b0ddcb">USART_GTPR_PSC_0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8eab5000ab993991d0da8ffbd386c92b">USART_GTPR_PSC_1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d74604b6e1ab08a45ea4fe6b3f6b5cd">USART_GTPR_PSC_2</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b6b237fcac675f8f047c4ff64248486">USART_GTPR_PSC_3</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1c0e92df8edb974008b3d37d12f655a">USART_GTPR_PSC_4</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12dda4877432bc181c9684b0830b1b7b">USART_GTPR_PSC_5</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga045e834b03e7a06b2005a13923af424a">USART_GTPR_PSC_6</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3da67d3c9c3abf436098a86477d2dfc">USART_GTPR_PSC_7</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e927fad0bfa430f54007e158e01f43b">USART_GTPR_GT</a>&#160;&#160;&#160;((uint16_t)0xFF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga400774feb33ed7544d57d6a0a76e0f70">WWDG_CR_T</a>&#160;&#160;&#160;((uint8_t)0x7F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d510237467b8e10ca1001574671ad8e">WWDG_CR_T0</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed4b5d3f4d2e0540058fd2253a8feb95">WWDG_CR_T1</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4e9559da387f10bac2dc8ab0d4f6e6c">WWDG_CR_T2</a>&#160;&#160;&#160;((uint8_t)0x04)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1e344f4a12c60e57cb643511379b261">WWDG_CR_T3</a>&#160;&#160;&#160;((uint8_t)0x08)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1f89d17eb4b3bb1b67c2b0185061e45">WWDG_CR_T4</a>&#160;&#160;&#160;((uint8_t)0x10)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc9870e0e3a5c171b9c1db817afcf0ee">WWDG_CR_T5</a>&#160;&#160;&#160;((uint8_t)0x20)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3a493575c9a7c6006a3af9d13399268">WWDG_CR_T6</a>&#160;&#160;&#160;((uint8_t)0x40)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab647e9997b8b8e67de72af1aaea3f52f">WWDG_CR_WDGA</a>&#160;&#160;&#160;((uint8_t)0x80)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabfbb9991bd6a3699399ca569c71fe8c9">WWDG_CFR_W</a>&#160;&#160;&#160;((uint16_t)0x007F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae37e08098d003f44eb8770a9d9bd40d0">WWDG_CFR_W0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga698b68239773862647ef5f9d963b80c4">WWDG_CFR_W1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga166845425e89d01552bac0baeec686d9">WWDG_CFR_W2</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga344253edc9710aa6db6047b76cce723b">WWDG_CFR_W3</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec3a0817a2dcde78414d02c0cb5d201d">WWDG_CFR_W4</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8032c21626b10fcf5cd8ad36bc051663">WWDG_CFR_W5</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga106cdb96da03ce192628f54cefcbec2f">WWDG_CFR_W6</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga067b1d8238f1d5613481aba71a946638">WWDG_CFR_WDGTB</a>&#160;&#160;&#160;((uint16_t)0x0180)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4858525604534e493b8a09e0b04ace61">WWDG_CFR_WDGTB0</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d53e6fa74c43522ebacd6dd6f450d33">WWDG_CFR_WDGTB1</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga931941dc5d795502371ac5dd8fbac1e9">WWDG_CFR_EWI</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96cf9ddd91b6079c5aceef6f3e857b69">WWDG_SR_EWIF</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafd961fcddc40341a817a9ec85b7c80ac"></a><!-- doxytag: member="stm32f4xx.h::DBGMCU_IDCODE_DEV_ID" ref="gafd961fcddc40341a817a9ec85b7c80ac" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DBGMCU_IDCODE_DEV_ID</b>&#160;&#160;&#160;((uint32_t)0x00000FFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga887eb26364a8693355024ca203323165"></a><!-- doxytag: member="stm32f4xx.h::DBGMCU_IDCODE_REV_ID" ref="ga887eb26364a8693355024ca203323165" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DBGMCU_IDCODE_REV_ID</b>&#160;&#160;&#160;((uint32_t)0xFFFF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga037c80fe1d7308cee68245715ef6cd9a"></a><!-- doxytag: member="stm32f4xx.h::DBGMCU_CR_DBG_SLEEP" ref="ga037c80fe1d7308cee68245715ef6cd9a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DBGMCU_CR_DBG_SLEEP</b>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf511f21a8de5b0b66c862915eee8bf75"></a><!-- doxytag: member="stm32f4xx.h::DBGMCU_CR_DBG_STOP" ref="gaf511f21a8de5b0b66c862915eee8bf75" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DBGMCU_CR_DBG_STOP</b>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga107a9396d63c892a8e614897c9d0b132"></a><!-- doxytag: member="stm32f4xx.h::DBGMCU_CR_DBG_STANDBY" ref="ga107a9396d63c892a8e614897c9d0b132" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DBGMCU_CR_DBG_STANDBY</b>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9034b6eb9d4dceadffc6a1d1959056c9"></a><!-- doxytag: member="stm32f4xx.h::DBGMCU_CR_TRACE_IOEN" ref="ga9034b6eb9d4dceadffc6a1d1959056c9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DBGMCU_CR_TRACE_IOEN</b>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa1395189e10bdbc37bce9ea480e22d10"></a><!-- doxytag: member="stm32f4xx.h::DBGMCU_CR_TRACE_MODE" ref="gaa1395189e10bdbc37bce9ea480e22d10" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DBGMCU_CR_TRACE_MODE</b>&#160;&#160;&#160;((uint32_t)0x000000C0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d41a4027853783633d929a43f8d6d85">DBGMCU_CR_TRACE_MODE_0</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ba3a830051b53d43d850768242c503e">DBGMCU_CR_TRACE_MODE_1</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaae3c5b87084934a18748f5ec168f5aef"></a><!-- doxytag: member="stm32f4xx.h::DBGMCU_APB1_FZ_DBG_TIM2_STOP" ref="gaae3c5b87084934a18748f5ec168f5aef" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DBGMCU_APB1_FZ_DBG_TIM2_STOP</b>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2fea6834f4ef9fc6b403cd079a001cec"></a><!-- doxytag: member="stm32f4xx.h::DBGMCU_APB1_FZ_DBG_TIM3_STOP" ref="ga2fea6834f4ef9fc6b403cd079a001cec" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DBGMCU_APB1_FZ_DBG_TIM3_STOP</b>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7ac65bf9342bb8acbcb25938e93abc45"></a><!-- doxytag: member="stm32f4xx.h::DBGMCU_APB1_FZ_DBG_TIM4_STOP" ref="ga7ac65bf9342bb8acbcb25938e93abc45" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DBGMCU_APB1_FZ_DBG_TIM4_STOP</b>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga42d29d40515d36ce6ed7e5d34ed17dcf"></a><!-- doxytag: member="stm32f4xx.h::DBGMCU_APB1_FZ_DBG_TIM5_STOP" ref="ga42d29d40515d36ce6ed7e5d34ed17dcf" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DBGMCU_APB1_FZ_DBG_TIM5_STOP</b>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadea6a1e90739bcf1d0723a0566c66de7"></a><!-- doxytag: member="stm32f4xx.h::DBGMCU_APB1_FZ_DBG_TIM6_STOP" ref="gadea6a1e90739bcf1d0723a0566c66de7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DBGMCU_APB1_FZ_DBG_TIM6_STOP</b>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafdade78c3d28a668f9826d0b72e5844b"></a><!-- doxytag: member="stm32f4xx.h::DBGMCU_APB1_FZ_DBG_TIM7_STOP" ref="gafdade78c3d28a668f9826d0b72e5844b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DBGMCU_APB1_FZ_DBG_TIM7_STOP</b>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7ca0e04ad8c94e5b7fe29d8b9c20ebff"></a><!-- doxytag: member="stm32f4xx.h::DBGMCU_APB1_FZ_DBG_TIM12_STOP" ref="ga7ca0e04ad8c94e5b7fe29d8b9c20ebff" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DBGMCU_APB1_FZ_DBG_TIM12_STOP</b>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga68ef63b3c086ede54396596798553299"></a><!-- doxytag: member="stm32f4xx.h::DBGMCU_APB1_FZ_DBG_TIM13_STOP" ref="ga68ef63b3c086ede54396596798553299" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DBGMCU_APB1_FZ_DBG_TIM13_STOP</b>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafd3acb3e632c74e326da7016073c7871"></a><!-- doxytag: member="stm32f4xx.h::DBGMCU_APB1_FZ_DBG_TIM14_STOP" ref="gafd3acb3e632c74e326da7016073c7871" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DBGMCU_APB1_FZ_DBG_TIM14_STOP</b>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1e20246d389229ff46006b405bb56b1d"></a><!-- doxytag: member="stm32f4xx.h::DBGMCU_APB1_FZ_DBG_RTC_STOP" ref="ga1e20246d389229ff46006b405bb56b1d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DBGMCU_APB1_FZ_DBG_RTC_STOP</b>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8a49d5e849185d09ee6c7594512ffe88"></a><!-- doxytag: member="stm32f4xx.h::DBGMCU_APB1_FZ_DBG_WWDG_STOP" ref="ga8a49d5e849185d09ee6c7594512ffe88" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DBGMCU_APB1_FZ_DBG_WWDG_STOP</b>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gada8989cb96dd5d6dbdaaf16e1f127c6a"></a><!-- doxytag: member="stm32f4xx.h::DBGMCU_APB1_FZ_DBG_IWDG_STOP" ref="gada8989cb96dd5d6dbdaaf16e1f127c6a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DBGMCU_APB1_FZ_DBG_IWDG_STOP</b>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae83fb5d62c6e6fa1c2fd06084528404e"></a><!-- doxytag: member="stm32f4xx.h::DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT" ref="gae83fb5d62c6e6fa1c2fd06084528404e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT</b>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8f6320aba695f6c3f97608e478533e96"></a><!-- doxytag: member="stm32f4xx.h::DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT" ref="ga8f6320aba695f6c3f97608e478533e96" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT</b>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7f7e5c708387aa1ddae35b892811b4e9"></a><!-- doxytag: member="stm32f4xx.h::DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT" ref="ga7f7e5c708387aa1ddae35b892811b4e9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT</b>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1b404dcea4857bccabbb03d6cce6be8c"></a><!-- doxytag: member="stm32f4xx.h::DBGMCU_APB1_FZ_DBG_CAN1_STOP" ref="ga1b404dcea4857bccabbb03d6cce6be8c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DBGMCU_APB1_FZ_DBG_CAN1_STOP</b>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaadc3889d6b84d143c98ecbfd873a9a1a"></a><!-- doxytag: member="stm32f4xx.h::DBGMCU_APB1_FZ_DBG_CAN2_STOP" ref="gaadc3889d6b84d143c98ecbfd873a9a1a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DBGMCU_APB1_FZ_DBG_CAN2_STOP</b>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabe48f858edb831fbcb8769421df7d8e9"></a><!-- doxytag: member="stm32f4xx.h::DBGMCU_APB1_FZ_DBG_IWDEG_STOP" ref="gabe48f858edb831fbcb8769421df7d8e9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DBGMCU_APB1_FZ_DBG_IWDEG_STOP</b>&#160;&#160;&#160;DBGMCU_APB1_FZ_DBG_IWDG_STOP</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf6c8373d4015b8c829bb1fb0d4408901"></a><!-- doxytag: member="stm32f4xx.h::DBGMCU_APB1_FZ_DBG_TIM1_STOP" ref="gaf6c8373d4015b8c829bb1fb0d4408901" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DBGMCU_APB1_FZ_DBG_TIM1_STOP</b>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafc43d2269e5091f7c257c42f0326ef71"></a><!-- doxytag: member="stm32f4xx.h::DBGMCU_APB1_FZ_DBG_TIM8_STOP" ref="gafc43d2269e5091f7c257c42f0326ef71" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DBGMCU_APB1_FZ_DBG_TIM8_STOP</b>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadefdf86a77ca00a08696ad867886bdea"></a><!-- doxytag: member="stm32f4xx.h::DBGMCU_APB1_FZ_DBG_TIM9_STOP" ref="gadefdf86a77ca00a08696ad867886bdea" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DBGMCU_APB1_FZ_DBG_TIM9_STOP</b>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaab5804342d2ec492c99bcd1287bd09c4"></a><!-- doxytag: member="stm32f4xx.h::DBGMCU_APB1_FZ_DBG_TIM10_STOP" ref="gaab5804342d2ec492c99bcd1287bd09c4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DBGMCU_APB1_FZ_DBG_TIM10_STOP</b>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf450001985d6dd008bd5753580f06007"></a><!-- doxytag: member="stm32f4xx.h::DBGMCU_APB1_FZ_DBG_TIM11_STOP" ref="gaf450001985d6dd008bd5753580f06007" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DBGMCU_APB1_FZ_DBG_TIM11_STOP</b>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6b90fbae827b1368b83cd9b0d9c64cc8"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACCR_WD" ref="ga6b90fbae827b1368b83cd9b0d9c64cc8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACCR_WD</b>&#160;&#160;&#160;((uint32_t)0x00800000)  /* Watchdog disable */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1ef1243e257142caa99c086b07fa5d42"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACCR_JD" ref="ga1ef1243e257142caa99c086b07fa5d42" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACCR_JD</b>&#160;&#160;&#160;((uint32_t)0x00400000)  /* Jabber disable */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga989c71f66d1361519d2b0586f30b148f"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACCR_IFG" ref="ga989c71f66d1361519d2b0586f30b148f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACCR_IFG</b>&#160;&#160;&#160;((uint32_t)0x000E0000)  /* Inter-frame gap */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga004e9dab4a5e1ed4f165facca6fd80aa"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACCR_IFG_96Bit" ref="ga004e9dab4a5e1ed4f165facca6fd80aa" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACCR_IFG_96Bit</b>&#160;&#160;&#160;((uint32_t)0x00000000)  /* Minimum IFG between frames during transmission is 96Bit */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacf0f2ad0cd583f00dd2739cbb3dbdeea"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACCR_IFG_88Bit" ref="gacf0f2ad0cd583f00dd2739cbb3dbdeea" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACCR_IFG_88Bit</b>&#160;&#160;&#160;((uint32_t)0x00020000)  /* Minimum IFG between frames during transmission is 88Bit */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga56adc3166c71f29d2d30efc6ed3a4369"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACCR_IFG_80Bit" ref="ga56adc3166c71f29d2d30efc6ed3a4369" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACCR_IFG_80Bit</b>&#160;&#160;&#160;((uint32_t)0x00040000)  /* Minimum IFG between frames during transmission is 80Bit */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab2e77bc6fa5effe78706bfda4a51d1e2"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACCR_IFG_72Bit" ref="gab2e77bc6fa5effe78706bfda4a51d1e2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACCR_IFG_72Bit</b>&#160;&#160;&#160;((uint32_t)0x00060000)  /* Minimum IFG between frames during transmission is 72Bit */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga75c191358878ffd90ad6a6af336b935b"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACCR_IFG_64Bit" ref="ga75c191358878ffd90ad6a6af336b935b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACCR_IFG_64Bit</b>&#160;&#160;&#160;((uint32_t)0x00080000)  /* Minimum IFG between frames during transmission is 64Bit */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaebea1ff24623d7ba11f9eea98cd5466b"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACCR_IFG_56Bit" ref="gaebea1ff24623d7ba11f9eea98cd5466b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACCR_IFG_56Bit</b>&#160;&#160;&#160;((uint32_t)0x000A0000)  /* Minimum IFG between frames during transmission is 56Bit */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8984fcb3cf6fb85c26878d9341324d77"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACCR_IFG_48Bit" ref="ga8984fcb3cf6fb85c26878d9341324d77" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACCR_IFG_48Bit</b>&#160;&#160;&#160;((uint32_t)0x000C0000)  /* Minimum IFG between frames during transmission is 48Bit */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1bc414a4c1360538a9ccbea64009d581"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACCR_IFG_40Bit" ref="ga1bc414a4c1360538a9ccbea64009d581" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACCR_IFG_40Bit</b>&#160;&#160;&#160;((uint32_t)0x000E0000)  /* Minimum IFG between frames during transmission is 40Bit */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad298d344663cc1213716b5981c61682c"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACCR_CSD" ref="gad298d344663cc1213716b5981c61682c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACCR_CSD</b>&#160;&#160;&#160;((uint32_t)0x00010000)  /* Carrier sense disable (during transmission) */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafaa2d12a706f5c166e1ed620ec53177c"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACCR_FES" ref="gafaa2d12a706f5c166e1ed620ec53177c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACCR_FES</b>&#160;&#160;&#160;((uint32_t)0x00004000)  /* Fast ethernet speed */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga13f0065edda127d3f1fb6e88ca6f465b"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACCR_ROD" ref="ga13f0065edda127d3f1fb6e88ca6f465b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACCR_ROD</b>&#160;&#160;&#160;((uint32_t)0x00002000)  /* Receive own disable */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga38ad823b7d50c85fc620a9a93d250d54"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACCR_LM" ref="ga38ad823b7d50c85fc620a9a93d250d54" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACCR_LM</b>&#160;&#160;&#160;((uint32_t)0x00001000)  /* loopback mode */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga83e463b0497de6801773acd7984722b2"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACCR_DM" ref="ga83e463b0497de6801773acd7984722b2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACCR_DM</b>&#160;&#160;&#160;((uint32_t)0x00000800)  /* Duplex mode */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadbd6f6975a04c0ded0e1a9e98035e802"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACCR_IPCO" ref="gadbd6f6975a04c0ded0e1a9e98035e802" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACCR_IPCO</b>&#160;&#160;&#160;((uint32_t)0x00000400)  /* IP Checksum offload */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad2771077782e2dcac94367e54353696e"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACCR_RD" ref="gad2771077782e2dcac94367e54353696e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACCR_RD</b>&#160;&#160;&#160;((uint32_t)0x00000200)  /* Retry disable */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0b5d2fe7260609d8186a7005f925dc28"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACCR_APCS" ref="ga0b5d2fe7260609d8186a7005f925dc28" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACCR_APCS</b>&#160;&#160;&#160;((uint32_t)0x00000080)  /* Automatic Pad/CRC stripping */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACCR_BL</b></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9bc0bcf13d6a51de76a67299ba40561f"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACCR_BL_10" ref="ga9bc0bcf13d6a51de76a67299ba40561f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACCR_BL_10</b>&#160;&#160;&#160;((uint32_t)0x00000000)  /* k = min (n, 10) */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga135a78ac267e35d598ed17aa776a1505"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACCR_BL_8" ref="ga135a78ac267e35d598ed17aa776a1505" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACCR_BL_8</b>&#160;&#160;&#160;((uint32_t)0x00000020)  /* k = min (n, 8) */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6d5f35dc63a68792a4abfaf9d11a2feb"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACCR_BL_4" ref="ga6d5f35dc63a68792a4abfaf9d11a2feb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACCR_BL_4</b>&#160;&#160;&#160;((uint32_t)0x00000040)  /* k = min (n, 4) */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacf4db303c5f5822875770938f7cfb7c5"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACCR_BL_1" ref="gacf4db303c5f5822875770938f7cfb7c5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACCR_BL_1</b>&#160;&#160;&#160;((uint32_t)0x00000060)  /* k = min (n, 1) */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga90347f47e9623d4714e0631b1afbccc9"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACCR_DC" ref="ga90347f47e9623d4714e0631b1afbccc9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACCR_DC</b>&#160;&#160;&#160;((uint32_t)0x00000010)  /* Defferal check */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga87c3818396ef51cad8be1f4c68fff164"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACCR_TE" ref="ga87c3818396ef51cad8be1f4c68fff164" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACCR_TE</b>&#160;&#160;&#160;((uint32_t)0x00000008)  /* Transmitter enable */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga77984e7a5202bdc300bccc9cc90fad3e"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACCR_RE" ref="ga77984e7a5202bdc300bccc9cc90fad3e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACCR_RE</b>&#160;&#160;&#160;((uint32_t)0x00000004)  /* Receiver enable */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7970ce2fd938029f0a58cf668a82a0fb"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACFFR_RA" ref="ga7970ce2fd938029f0a58cf668a82a0fb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACFFR_RA</b>&#160;&#160;&#160;((uint32_t)0x80000000)  /* Receive all */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8b902b5561e392e47ce5d66275902e29"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACFFR_HPF" ref="ga8b902b5561e392e47ce5d66275902e29" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACFFR_HPF</b>&#160;&#160;&#160;((uint32_t)0x00000400)  /* Hash or perfect filter */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1e710eda13cca42c8da46d5d37f34552"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACFFR_SAF" ref="ga1e710eda13cca42c8da46d5d37f34552" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACFFR_SAF</b>&#160;&#160;&#160;((uint32_t)0x00000200)  /* Source address filter enable */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaa351de2818df9599ce6b3378ca31f87"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACFFR_SAIF" ref="gaaa351de2818df9599ce6b3378ca31f87" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACFFR_SAIF</b>&#160;&#160;&#160;((uint32_t)0x00000100)  /* SA inverse filtering */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga25724ed070e5948cb5541d890d2af603"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACFFR_PCF" ref="ga25724ed070e5948cb5541d890d2af603" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACFFR_PCF</b>&#160;&#160;&#160;((uint32_t)0x000000C0)  /* Pass control frames: 3 cases */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9bcec681af42037508574944fe68d6ff"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACFFR_PCF_BlockAll" ref="ga9bcec681af42037508574944fe68d6ff" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACFFR_PCF_BlockAll</b>&#160;&#160;&#160;((uint32_t)0x00000040)  /* MAC filters all control frames from reaching the application */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf694466716e26c52452e21ce2a76f2fe"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACFFR_PCF_ForwardAll" ref="gaf694466716e26c52452e21ce2a76f2fe" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACFFR_PCF_ForwardAll</b>&#160;&#160;&#160;((uint32_t)0x00000080)  /* MAC forwards all control frames to application even if they fail the Address Filter */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa3e83e62d864be50e58455719d6df217"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACFFR_PCF_ForwardPassedAddrFilter" ref="gaa3e83e62d864be50e58455719d6df217" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACFFR_PCF_ForwardPassedAddrFilter</b>&#160;&#160;&#160;((uint32_t)0x000000C0)  /* MAC forwards control frames that pass the Address Filter. */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8fea3f3e6b264e362a84675e09f33cbd"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACFFR_BFD" ref="ga8fea3f3e6b264e362a84675e09f33cbd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACFFR_BFD</b>&#160;&#160;&#160;((uint32_t)0x00000020)  /* Broadcast frame disable */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaafaa7da9e50e9ecf39bdc614c01bc22e"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACFFR_PAM" ref="gaafaa7da9e50e9ecf39bdc614c01bc22e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACFFR_PAM</b>&#160;&#160;&#160;((uint32_t)0x00000010)  /* Pass all mutlicast */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7f50c885917d6df63e6250a530a9ce0c"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACFFR_DAIF" ref="ga7f50c885917d6df63e6250a530a9ce0c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACFFR_DAIF</b>&#160;&#160;&#160;((uint32_t)0x00000008)  /* DA Inverse filtering */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaab1e7a61949844d578d7580b9d2c143"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACFFR_HM" ref="gaaab1e7a61949844d578d7580b9d2c143" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACFFR_HM</b>&#160;&#160;&#160;((uint32_t)0x00000004)  /* Hash multicast */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6d925e8aa55a6b07772f86abce601529"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACFFR_HU" ref="ga6d925e8aa55a6b07772f86abce601529" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACFFR_HU</b>&#160;&#160;&#160;((uint32_t)0x00000002)  /* Hash unicast */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga168f5e4a3eb11474c65396d75c07e086"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACFFR_PM" ref="ga168f5e4a3eb11474c65396d75c07e086" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACFFR_PM</b>&#160;&#160;&#160;((uint32_t)0x00000001)  /* Promiscuous mode */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaee61bc9033449996ae9f8f701b3bae23"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACHTHR_HTH" ref="gaee61bc9033449996ae9f8f701b3bae23" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACHTHR_HTH</b>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* Hash table high */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac90cb3090f29ee9e5e7d935e8a3f2340"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACHTLR_HTL" ref="gac90cb3090f29ee9e5e7d935e8a3f2340" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACHTLR_HTL</b>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* Hash table low */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga712f44a77db4edfaf961e469153e34a4"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACMIIAR_PA" ref="ga712f44a77db4edfaf961e469153e34a4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACMIIAR_PA</b>&#160;&#160;&#160;((uint32_t)0x0000F800)  /* Physical layer address */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa2ab5db007b55dca29e98ba3b31f7e66"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACMIIAR_MR" ref="gaa2ab5db007b55dca29e98ba3b31f7e66" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACMIIAR_MR</b>&#160;&#160;&#160;((uint32_t)0x000007C0)  /* MII register in the selected PHY */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0747e464ca8bb685ee34d28eb2677c40"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACMIIAR_CR" ref="ga0747e464ca8bb685ee34d28eb2677c40" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACMIIAR_CR</b>&#160;&#160;&#160;((uint32_t)0x0000001C)  /* CR clock range: 6 cases */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1fc1c108e8e7faa35839b3f72b5570d7"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACMIIAR_CR_Div42" ref="ga1fc1c108e8e7faa35839b3f72b5570d7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACMIIAR_CR_Div42</b>&#160;&#160;&#160;((uint32_t)0x00000000)  /* HCLK:60-100 MHz; MDC clock= HCLK/42 */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0002142eea07988f854915782bd691c9"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACMIIAR_CR_Div62" ref="ga0002142eea07988f854915782bd691c9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACMIIAR_CR_Div62</b>&#160;&#160;&#160;((uint32_t)0x00000004)  /* HCLK:100-150 MHz; MDC clock= HCLK/62 */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga49474ccdc05637adbc870989373c6535"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACMIIAR_CR_Div16" ref="ga49474ccdc05637adbc870989373c6535" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACMIIAR_CR_Div16</b>&#160;&#160;&#160;((uint32_t)0x00000008)  /* HCLK:20-35 MHz; MDC clock= HCLK/16 */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga69a9da5dbeb77d96a729afc82d4f246d"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACMIIAR_CR_Div26" ref="ga69a9da5dbeb77d96a729afc82d4f246d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACMIIAR_CR_Div26</b>&#160;&#160;&#160;((uint32_t)0x0000000C)  /* HCLK:35-60 MHz; MDC clock= HCLK/26 */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga372d485677cd2e3a995dab470abe66b8"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACMIIAR_CR_Div102" ref="ga372d485677cd2e3a995dab470abe66b8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACMIIAR_CR_Div102</b>&#160;&#160;&#160;((uint32_t)0x00000010)  /* HCLK:150-168 MHz; MDC clock= HCLK/102 */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaffdb940b35822107a5959cdd1ab06482"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACMIIAR_MW" ref="gaffdb940b35822107a5959cdd1ab06482" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACMIIAR_MW</b>&#160;&#160;&#160;((uint32_t)0x00000002)  /* MII write */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4e3bd36fdbb97a3ec5b541997bf952aa"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACMIIAR_MB" ref="ga4e3bd36fdbb97a3ec5b541997bf952aa" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACMIIAR_MB</b>&#160;&#160;&#160;((uint32_t)0x00000001)  /* MII busy */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0c1226bcd1fc955b69191cd84c1ffe6e"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACMIIDR_MD" ref="ga0c1226bcd1fc955b69191cd84c1ffe6e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACMIIDR_MD</b>&#160;&#160;&#160;((uint32_t)0x0000FFFF)  /* MII data: read/write data from/to PHY */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2b3bc8574eee69d1bf01d5ab91644bbc"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACFCR_PT" ref="ga2b3bc8574eee69d1bf01d5ab91644bbc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACFCR_PT</b>&#160;&#160;&#160;((uint32_t)0xFFFF0000)  /* Pause time */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf34f51c72bc9733694ca11993cc384e1"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACFCR_ZQPD" ref="gaf34f51c72bc9733694ca11993cc384e1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACFCR_ZQPD</b>&#160;&#160;&#160;((uint32_t)0x00000080)  /* Zero-quanta pause disable */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa299b14f248991ea740c352c2e2ec1e5"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACFCR_PLT" ref="gaa299b14f248991ea740c352c2e2ec1e5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACFCR_PLT</b>&#160;&#160;&#160;((uint32_t)0x00000030)  /* Pause low threshold: 4 cases */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga23d3e1992eec79fe65413ab67d3a3850"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACFCR_PLT_Minus4" ref="ga23d3e1992eec79fe65413ab67d3a3850" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACFCR_PLT_Minus4</b>&#160;&#160;&#160;((uint32_t)0x00000000)  /* Pause time minus 4 slot times */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga006139afdeadd79e8ead0233a202b3aa"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACFCR_PLT_Minus28" ref="ga006139afdeadd79e8ead0233a202b3aa" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACFCR_PLT_Minus28</b>&#160;&#160;&#160;((uint32_t)0x00000010)  /* Pause time minus 28 slot times */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2d71124fba7219f43938d8cc25ba4fad"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACFCR_PLT_Minus144" ref="ga2d71124fba7219f43938d8cc25ba4fad" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACFCR_PLT_Minus144</b>&#160;&#160;&#160;((uint32_t)0x00000020)  /* Pause time minus 144 slot times */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf55b57c1a06e060afd934e7883a6ebca"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACFCR_PLT_Minus256" ref="gaf55b57c1a06e060afd934e7883a6ebca" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACFCR_PLT_Minus256</b>&#160;&#160;&#160;((uint32_t)0x00000030)  /* Pause time minus 256 slot times */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga50539e6dcdc828a70c91ab0cb0c1c27c"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACFCR_UPFD" ref="ga50539e6dcdc828a70c91ab0cb0c1c27c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACFCR_UPFD</b>&#160;&#160;&#160;((uint32_t)0x00000008)  /* Unicast pause frame detect */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf2eec52cb081cdba237e1195fe8c324b"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACFCR_RFCE" ref="gaf2eec52cb081cdba237e1195fe8c324b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACFCR_RFCE</b>&#160;&#160;&#160;((uint32_t)0x00000004)  /* Receive flow control enable */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa5cd88b7b637bef7a8022270ee02c64a"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACFCR_TFCE" ref="gaa5cd88b7b637bef7a8022270ee02c64a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACFCR_TFCE</b>&#160;&#160;&#160;((uint32_t)0x00000002)  /* Transmit flow control enable */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7dccd98a15d90caf17bcaa6ae13d60a3"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACFCR_FCBBPA" ref="ga7dccd98a15d90caf17bcaa6ae13d60a3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACFCR_FCBBPA</b>&#160;&#160;&#160;((uint32_t)0x00000001)  /* Flow control busy/backpressure activate */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabd45480752cd22efecf0d7465bf49500"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACVLANTR_VLANTC" ref="gabd45480752cd22efecf0d7465bf49500" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACVLANTR_VLANTC</b>&#160;&#160;&#160;((uint32_t)0x00010000)  /* 12-bit VLAN tag comparison */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga50874dc921fd523d84621a337aebc53d"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACVLANTR_VLANTI" ref="ga50874dc921fd523d84621a337aebc53d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACVLANTR_VLANTI</b>&#160;&#160;&#160;((uint32_t)0x0000FFFF)  /* VLAN tag identifier (for receive frames) */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaae49a607f4dc4ba71c695b3aa2fc0968"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACRWUFFR_D" ref="gaae49a607f4dc4ba71c695b3aa2fc0968" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACRWUFFR_D</b>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* Wake-up frame filter register data */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaeaa7046c581aa1b663c819352930cdd8"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACPMTCSR_WFFRPR" ref="gaeaa7046c581aa1b663c819352930cdd8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACPMTCSR_WFFRPR</b>&#160;&#160;&#160;((uint32_t)0x80000000)  /* Wake-Up Frame Filter Register Pointer Reset */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3c2d01faf67db27fb0b2cfeaf94242b4"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACPMTCSR_GU" ref="ga3c2d01faf67db27fb0b2cfeaf94242b4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACPMTCSR_GU</b>&#160;&#160;&#160;((uint32_t)0x00000200)  /* Global Unicast */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga597abfcc1408cb51980fa7a594a6cf30"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACPMTCSR_WFR" ref="ga597abfcc1408cb51980fa7a594a6cf30" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACPMTCSR_WFR</b>&#160;&#160;&#160;((uint32_t)0x00000040)  /* Wake-Up Frame Received */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab855f00737fb7f828752e1353c3a1031"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACPMTCSR_MPR" ref="gab855f00737fb7f828752e1353c3a1031" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACPMTCSR_MPR</b>&#160;&#160;&#160;((uint32_t)0x00000020)  /* Magic Packet Received */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga998f1f5665f94008e39dfabb489faf8e"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACPMTCSR_WFE" ref="ga998f1f5665f94008e39dfabb489faf8e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACPMTCSR_WFE</b>&#160;&#160;&#160;((uint32_t)0x00000004)  /* Wake-Up Frame Enable */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga81540e67436a755a7692b32a33871f63"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACPMTCSR_MPE" ref="ga81540e67436a755a7692b32a33871f63" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACPMTCSR_MPE</b>&#160;&#160;&#160;((uint32_t)0x00000002)  /* Magic Packet Enable */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab454be372dc141b6e515c4389cd18a12"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACPMTCSR_PD" ref="gab454be372dc141b6e515c4389cd18a12" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACPMTCSR_PD</b>&#160;&#160;&#160;((uint32_t)0x00000001)  /* Power Down */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac5e4af1a52a19f5b2d8f3ce74dd5c85e"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACSR_TSTS" ref="gac5e4af1a52a19f5b2d8f3ce74dd5c85e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACSR_TSTS</b>&#160;&#160;&#160;((uint32_t)0x00000200)  /* Time stamp trigger status */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0f628abfb1f1076cd89ac76a373d48d6"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACSR_MMCTS" ref="ga0f628abfb1f1076cd89ac76a373d48d6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACSR_MMCTS</b>&#160;&#160;&#160;((uint32_t)0x00000040)  /* MMC transmit status */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf9faeaa8069b56260ffc8ed2daa06fcd"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACSR_MMMCRS" ref="gaf9faeaa8069b56260ffc8ed2daa06fcd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACSR_MMMCRS</b>&#160;&#160;&#160;((uint32_t)0x00000020)  /* MMC receive status */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga764dd9b736867f6c5b590c7ca49017c2"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACSR_MMCS" ref="ga764dd9b736867f6c5b590c7ca49017c2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACSR_MMCS</b>&#160;&#160;&#160;((uint32_t)0x00000010)  /* MMC status */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaee99dd08ad3581436f53b7f22452dcb9"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACSR_PMTS" ref="gaee99dd08ad3581436f53b7f22452dcb9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACSR_PMTS</b>&#160;&#160;&#160;((uint32_t)0x00000008)  /* PMT status */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8f17c13903c30bc301c7897b93a16a24"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACIMR_TSTIM" ref="ga8f17c13903c30bc301c7897b93a16a24" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACIMR_TSTIM</b>&#160;&#160;&#160;((uint32_t)0x00000200)  /* Time stamp trigger interrupt mask */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf2cdb4ba6c97aba3e82e8192ebddcb5f"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACIMR_PMTIM" ref="gaf2cdb4ba6c97aba3e82e8192ebddcb5f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACIMR_PMTIM</b>&#160;&#160;&#160;((uint32_t)0x00000008)  /* PMT interrupt mask */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga142dbcbb7da81e8549dde3c239ed8251"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACA0HR_MACA0H" ref="ga142dbcbb7da81e8549dde3c239ed8251" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACA0HR_MACA0H</b>&#160;&#160;&#160;((uint32_t)0x0000FFFF)  /* MAC address0 high */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf3ed9dbd9711ee9c19f40c73d8f33be3"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACA0LR_MACA0L" ref="gaf3ed9dbd9711ee9c19f40c73d8f33be3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACA0LR_MACA0L</b>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* MAC address0 low */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9f88c5ead1109f1e0abac07bcb2e44ea"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACA1HR_AE" ref="ga9f88c5ead1109f1e0abac07bcb2e44ea" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACA1HR_AE</b>&#160;&#160;&#160;((uint32_t)0x80000000)  /* Address enable */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac3840a96465b73115d34360abf3704c5"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACA1HR_SA" ref="gac3840a96465b73115d34360abf3704c5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACA1HR_SA</b>&#160;&#160;&#160;((uint32_t)0x40000000)  /* Source address */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7bf2fe1242cce62c3fe1cc49ce513b6a"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACA1HR_MBC" ref="ga7bf2fe1242cce62c3fe1cc49ce513b6a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACA1HR_MBC</b>&#160;&#160;&#160;((uint32_t)0x3F000000)  /* Mask byte control: bits to mask for comparison of the MAC Address bytes */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf3e731440906539ecb1c52a84df889c5"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACA1HR_MBC_HBits15_8" ref="gaf3e731440906539ecb1c52a84df889c5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACA1HR_MBC_HBits15_8</b>&#160;&#160;&#160;((uint32_t)0x20000000)  /* Mask MAC Address high reg bits [15:8] */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac8ebf87cc6584613fea5a49a382b2d67"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACA1HR_MBC_HBits7_0" ref="gac8ebf87cc6584613fea5a49a382b2d67" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACA1HR_MBC_HBits7_0</b>&#160;&#160;&#160;((uint32_t)0x10000000)  /* Mask MAC Address high reg bits [7:0] */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7fa211fa742d34dd8e8d2ca2ea5e865a"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACA1HR_MBC_LBits31_24" ref="ga7fa211fa742d34dd8e8d2ca2ea5e865a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACA1HR_MBC_LBits31_24</b>&#160;&#160;&#160;((uint32_t)0x08000000)  /* Mask MAC Address low reg bits [31:24] */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6d3767ea17fd333409e63262ab5f6878"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACA1HR_MBC_LBits23_16" ref="ga6d3767ea17fd333409e63262ab5f6878" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACA1HR_MBC_LBits23_16</b>&#160;&#160;&#160;((uint32_t)0x04000000)  /* Mask MAC Address low reg bits [23:16] */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab3520a54e7e68617539b51885b7bb918"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACA1HR_MBC_LBits15_8" ref="gab3520a54e7e68617539b51885b7bb918" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACA1HR_MBC_LBits15_8</b>&#160;&#160;&#160;((uint32_t)0x02000000)  /* Mask MAC Address low reg bits [15:8] */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3894de2dc133fd5e03e4d4817852adfd"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACA1HR_MBC_LBits7_0" ref="ga3894de2dc133fd5e03e4d4817852adfd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACA1HR_MBC_LBits7_0</b>&#160;&#160;&#160;((uint32_t)0x01000000)  /* Mask MAC Address low reg bits [7:0] */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaddd4d059d3d4734c2528ef12cadbd769"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACA1HR_MACA1H" ref="gaddd4d059d3d4734c2528ef12cadbd769" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACA1HR_MACA1H</b>&#160;&#160;&#160;((uint32_t)0x0000FFFF)  /* MAC address1 high */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacce742aa0eabc2a8b23ba4f79f18409a"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACA1LR_MACA1L" ref="gacce742aa0eabc2a8b23ba4f79f18409a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACA1LR_MACA1L</b>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* MAC address1 low */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5713abb4f70f5514d2d44c44ea17254e"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACA2HR_AE" ref="ga5713abb4f70f5514d2d44c44ea17254e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACA2HR_AE</b>&#160;&#160;&#160;((uint32_t)0x80000000)  /* Address enable */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8c3f0a2b08321c5441a87b385bfe0c41"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACA2HR_SA" ref="ga8c3f0a2b08321c5441a87b385bfe0c41" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACA2HR_SA</b>&#160;&#160;&#160;((uint32_t)0x40000000)  /* Source address */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga270c0bb939fd71e02a8d221caada1071"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACA2HR_MBC" ref="ga270c0bb939fd71e02a8d221caada1071" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACA2HR_MBC</b>&#160;&#160;&#160;((uint32_t)0x3F000000)  /* Mask byte control */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga656070d9cc36501e927908e2f3903332"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACA2HR_MBC_HBits15_8" ref="ga656070d9cc36501e927908e2f3903332" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACA2HR_MBC_HBits15_8</b>&#160;&#160;&#160;((uint32_t)0x20000000)  /* Mask MAC Address high reg bits [15:8] */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga322aa03bccdcb0b2e85119629e95be57"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACA2HR_MBC_HBits7_0" ref="ga322aa03bccdcb0b2e85119629e95be57" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACA2HR_MBC_HBits7_0</b>&#160;&#160;&#160;((uint32_t)0x10000000)  /* Mask MAC Address high reg bits [7:0] */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9519b002d1e0c04b1d5989bf410d24cb"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACA2HR_MBC_LBits31_24" ref="ga9519b002d1e0c04b1d5989bf410d24cb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACA2HR_MBC_LBits31_24</b>&#160;&#160;&#160;((uint32_t)0x08000000)  /* Mask MAC Address low reg bits [31:24] */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8cc71bd0499aaa5a76247a6bd6e5e79a"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACA2HR_MBC_LBits23_16" ref="ga8cc71bd0499aaa5a76247a6bd6e5e79a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACA2HR_MBC_LBits23_16</b>&#160;&#160;&#160;((uint32_t)0x04000000)  /* Mask MAC Address low reg bits [23:16] */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga394acdc62df68dadb1190d4f83f6dbaa"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACA2HR_MBC_LBits15_8" ref="ga394acdc62df68dadb1190d4f83f6dbaa" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACA2HR_MBC_LBits15_8</b>&#160;&#160;&#160;((uint32_t)0x02000000)  /* Mask MAC Address low reg bits [15:8] */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa87b47b25381694fdcc397cc63ea8810"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACA2HR_MBC_LBits7_0" ref="gaa87b47b25381694fdcc397cc63ea8810" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACA2HR_MBC_LBits7_0</b>&#160;&#160;&#160;((uint32_t)0x01000000)  /* Mask MAC Address low reg bits [70] */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5c73a460038c40e28b27fe0cfcd17cef"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACA2HR_MACA2H" ref="ga5c73a460038c40e28b27fe0cfcd17cef" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACA2HR_MACA2H</b>&#160;&#160;&#160;((uint32_t)0x0000FFFF)  /* MAC address1 high */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga757e0ceef1c6d529f28c7875ff3e88e7"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACA2LR_MACA2L" ref="ga757e0ceef1c6d529f28c7875ff3e88e7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACA2LR_MACA2L</b>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* MAC address2 low */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf3bb6d5c1237b2c573f22876a62dcaa9"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACA3HR_AE" ref="gaf3bb6d5c1237b2c573f22876a62dcaa9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACA3HR_AE</b>&#160;&#160;&#160;((uint32_t)0x80000000)  /* Address enable */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga54c41346fd61170b413812a19fcac8db"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACA3HR_SA" ref="ga54c41346fd61170b413812a19fcac8db" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACA3HR_SA</b>&#160;&#160;&#160;((uint32_t)0x40000000)  /* Source address */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga64ec855ed04aea21b400ae947b54a353"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACA3HR_MBC" ref="ga64ec855ed04aea21b400ae947b54a353" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACA3HR_MBC</b>&#160;&#160;&#160;((uint32_t)0x3F000000)  /* Mask byte control */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga019fe5bc7d94ee1ee4a605e06e777bb5"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACA3HR_MBC_HBits15_8" ref="ga019fe5bc7d94ee1ee4a605e06e777bb5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACA3HR_MBC_HBits15_8</b>&#160;&#160;&#160;((uint32_t)0x20000000)  /* Mask MAC Address high reg bits [15:8] */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga33587cdbe844563e853e3815b63c7c47"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACA3HR_MBC_HBits7_0" ref="ga33587cdbe844563e853e3815b63c7c47" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACA3HR_MBC_HBits7_0</b>&#160;&#160;&#160;((uint32_t)0x10000000)  /* Mask MAC Address high reg bits [7:0] */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae147613a45eb3d13b84b66158217bb89"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACA3HR_MBC_LBits31_24" ref="gae147613a45eb3d13b84b66158217bb89" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACA3HR_MBC_LBits31_24</b>&#160;&#160;&#160;((uint32_t)0x08000000)  /* Mask MAC Address low reg bits [31:24] */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6b47f3fddf3dcd39b3af7785c1e5cced"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACA3HR_MBC_LBits23_16" ref="ga6b47f3fddf3dcd39b3af7785c1e5cced" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACA3HR_MBC_LBits23_16</b>&#160;&#160;&#160;((uint32_t)0x04000000)  /* Mask MAC Address low reg bits [23:16] */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4744ba01934291f07b1b132b82cb1bd4"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACA3HR_MBC_LBits15_8" ref="ga4744ba01934291f07b1b132b82cb1bd4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACA3HR_MBC_LBits15_8</b>&#160;&#160;&#160;((uint32_t)0x02000000)  /* Mask MAC Address low reg bits [15:8] */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga60f2f1ab81a02837ed96e5f92fe96181"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACA3HR_MBC_LBits7_0" ref="ga60f2f1ab81a02837ed96e5f92fe96181" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACA3HR_MBC_LBits7_0</b>&#160;&#160;&#160;((uint32_t)0x01000000)  /* Mask MAC Address low reg bits [70] */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0b5d9faa67c4cc6d1c42ec26ad99d57b"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACA3HR_MACA3H" ref="ga0b5d9faa67c4cc6d1c42ec26ad99d57b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACA3HR_MACA3H</b>&#160;&#160;&#160;((uint32_t)0x0000FFFF)  /* MAC address3 high */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa08b4ccde1b7251ba6317e744b09a95f"></a><!-- doxytag: member="stm32f4xx.h::ETH_MACA3LR_MACA3L" ref="gaa08b4ccde1b7251ba6317e744b09a95f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MACA3LR_MACA3L</b>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* MAC address3 low */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0eb309947d400951235c17953254fbf8"></a><!-- doxytag: member="stm32f4xx.h::ETH_MMCCR_MCFHP" ref="ga0eb309947d400951235c17953254fbf8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MMCCR_MCFHP</b>&#160;&#160;&#160;((uint32_t)0x00000020)  /* MMC counter Full-Half preset */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2a6eeda6ffcafe7d8ba531ccaa3abf90"></a><!-- doxytag: member="stm32f4xx.h::ETH_MMCCR_MCP" ref="ga2a6eeda6ffcafe7d8ba531ccaa3abf90" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MMCCR_MCP</b>&#160;&#160;&#160;((uint32_t)0x00000010)  /* MMC counter preset */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga17ab5fbe6c5189b3f98095f9adb1eeeb"></a><!-- doxytag: member="stm32f4xx.h::ETH_MMCCR_MCF" ref="ga17ab5fbe6c5189b3f98095f9adb1eeeb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MMCCR_MCF</b>&#160;&#160;&#160;((uint32_t)0x00000008)  /* MMC Counter Freeze */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga243ae6b3acbbd295be6f76a84657a48d"></a><!-- doxytag: member="stm32f4xx.h::ETH_MMCCR_ROR" ref="ga243ae6b3acbbd295be6f76a84657a48d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MMCCR_ROR</b>&#160;&#160;&#160;((uint32_t)0x00000004)  /* Reset on Read */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga948b685211ced94ef5d4b8d2c94df78a"></a><!-- doxytag: member="stm32f4xx.h::ETH_MMCCR_CSR" ref="ga948b685211ced94ef5d4b8d2c94df78a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MMCCR_CSR</b>&#160;&#160;&#160;((uint32_t)0x00000002)  /* Counter Stop Rollover */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7cb520c80fc0b2f00304bb7f8f7c5d4e"></a><!-- doxytag: member="stm32f4xx.h::ETH_MMCCR_CR" ref="ga7cb520c80fc0b2f00304bb7f8f7c5d4e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MMCCR_CR</b>&#160;&#160;&#160;((uint32_t)0x00000001)  /* Counters Reset */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa4b78bde6602ca062513389b8bf43e17"></a><!-- doxytag: member="stm32f4xx.h::ETH_MMCRIR_RGUFS" ref="gaa4b78bde6602ca062513389b8bf43e17" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MMCRIR_RGUFS</b>&#160;&#160;&#160;((uint32_t)0x00020000)  /* Set when Rx good unicast frames counter reaches half the maximum value */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7d3859ff0eb6fff48fb98919fe72da15"></a><!-- doxytag: member="stm32f4xx.h::ETH_MMCRIR_RFAES" ref="ga7d3859ff0eb6fff48fb98919fe72da15" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MMCRIR_RFAES</b>&#160;&#160;&#160;((uint32_t)0x00000040)  /* Set when Rx alignment error counter reaches half the maximum value */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac74e35d76820f3c2b0eb743f26023792"></a><!-- doxytag: member="stm32f4xx.h::ETH_MMCRIR_RFCES" ref="gac74e35d76820f3c2b0eb743f26023792" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MMCRIR_RFCES</b>&#160;&#160;&#160;((uint32_t)0x00000020)  /* Set when Rx crc error counter reaches half the maximum value */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab5d5dcc69902946befc317ea5719a34c"></a><!-- doxytag: member="stm32f4xx.h::ETH_MMCTIR_TGFS" ref="gab5d5dcc69902946befc317ea5719a34c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MMCTIR_TGFS</b>&#160;&#160;&#160;((uint32_t)0x00200000)  /* Set when Tx good frame count counter reaches half the maximum value */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga796d834a29d0fc6fdc1908ba6db487c3"></a><!-- doxytag: member="stm32f4xx.h::ETH_MMCTIR_TGFMSCS" ref="ga796d834a29d0fc6fdc1908ba6db487c3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MMCTIR_TGFMSCS</b>&#160;&#160;&#160;((uint32_t)0x00008000)  /* Set when Tx good multi col counter reaches half the maximum value */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabe8e920b9e135d3e3ba61e0db758ff19"></a><!-- doxytag: member="stm32f4xx.h::ETH_MMCTIR_TGFSCS" ref="gabe8e920b9e135d3e3ba61e0db758ff19" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MMCTIR_TGFSCS</b>&#160;&#160;&#160;((uint32_t)0x00004000)  /* Set when Tx good single col counter reaches half the maximum value */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga873a3b1c0a7756647be8455ea6bea8df"></a><!-- doxytag: member="stm32f4xx.h::ETH_MMCRIMR_RGUFM" ref="ga873a3b1c0a7756647be8455ea6bea8df" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MMCRIMR_RGUFM</b>&#160;&#160;&#160;((uint32_t)0x00020000)  /* Mask the interrupt when Rx good unicast frames counter reaches half the maximum value */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3c763ea4da19192ab30828971579400c"></a><!-- doxytag: member="stm32f4xx.h::ETH_MMCRIMR_RFAEM" ref="ga3c763ea4da19192ab30828971579400c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MMCRIMR_RFAEM</b>&#160;&#160;&#160;((uint32_t)0x00000040)  /* Mask the interrupt when when Rx alignment error counter reaches half the maximum value */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad3eb72a19c5a4bd34a9ec2c624bd8a8c"></a><!-- doxytag: member="stm32f4xx.h::ETH_MMCRIMR_RFCEM" ref="gad3eb72a19c5a4bd34a9ec2c624bd8a8c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MMCRIMR_RFCEM</b>&#160;&#160;&#160;((uint32_t)0x00000020)  /* Mask the interrupt when Rx crc error counter reaches half the maximum value */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae67e69315d2e64d3f4c9b7e65aacf8be"></a><!-- doxytag: member="stm32f4xx.h::ETH_MMCTIMR_TGFM" ref="gae67e69315d2e64d3f4c9b7e65aacf8be" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MMCTIMR_TGFM</b>&#160;&#160;&#160;((uint32_t)0x00200000)  /* Mask the interrupt when Tx good frame count counter reaches half the maximum value */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga20b6f12c07d34bcc014eaa31c6719486"></a><!-- doxytag: member="stm32f4xx.h::ETH_MMCTIMR_TGFMSCM" ref="ga20b6f12c07d34bcc014eaa31c6719486" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MMCTIMR_TGFMSCM</b>&#160;&#160;&#160;((uint32_t)0x00008000)  /* Mask the interrupt when Tx good multi col counter reaches half the maximum value */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2f41666a525c61be9c88f3d54632ce34"></a><!-- doxytag: member="stm32f4xx.h::ETH_MMCTIMR_TGFSCM" ref="ga2f41666a525c61be9c88f3d54632ce34" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MMCTIMR_TGFSCM</b>&#160;&#160;&#160;((uint32_t)0x00004000)  /* Mask the interrupt when Tx good single col counter reaches half the maximum value */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga784008b2facbc9cab1982e0382057d1c"></a><!-- doxytag: member="stm32f4xx.h::ETH_MMCTGFSCCR_TGFSCC" ref="ga784008b2facbc9cab1982e0382057d1c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MMCTGFSCCR_TGFSCC</b>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* Number of successfully transmitted frames after a single collision in Half-duplex mode. */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad4a8b771ec947fe2b944108f72e64fbf"></a><!-- doxytag: member="stm32f4xx.h::ETH_MMCTGFMSCCR_TGFMSCC" ref="gad4a8b771ec947fe2b944108f72e64fbf" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MMCTGFMSCCR_TGFMSCC</b>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* Number of successfully transmitted frames after more than a single collision in Half-duplex mode. */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga68b659b400b12fd5c539e24bc115dff2"></a><!-- doxytag: member="stm32f4xx.h::ETH_MMCTGFCR_TGFC" ref="ga68b659b400b12fd5c539e24bc115dff2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MMCTGFCR_TGFC</b>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* Number of good frames transmitted. */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8ed4e2c7449a522ecbc811252ba1f12b"></a><!-- doxytag: member="stm32f4xx.h::ETH_MMCRFCECR_RFCEC" ref="ga8ed4e2c7449a522ecbc811252ba1f12b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MMCRFCECR_RFCEC</b>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* Number of frames received with CRC error. */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac52a70effea67d543da0842e323d2123"></a><!-- doxytag: member="stm32f4xx.h::ETH_MMCRFAECR_RFAEC" ref="gac52a70effea67d543da0842e323d2123" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MMCRFAECR_RFAEC</b>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* Number of frames received with alignment (dribble) error */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2dd42857738b46f748bc6a9109ab0f9e"></a><!-- doxytag: member="stm32f4xx.h::ETH_MMCRGUFCR_RGUFC" ref="ga2dd42857738b46f748bc6a9109ab0f9e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MMCRGUFCR_RGUFC</b>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* Number of good unicast frames received. */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf9d47a61f30e11b514ef0840f3a0fb91"></a><!-- doxytag: member="stm32f4xx.h::ETH_PTPTSCR_TSCNT" ref="gaf9d47a61f30e11b514ef0840f3a0fb91" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_PTPTSCR_TSCNT</b>&#160;&#160;&#160;((uint32_t)0x00030000)  /* Time stamp clock node type */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac4fc513069f3282a3eb0882aed3bbfd1"></a><!-- doxytag: member="stm32f4xx.h::ETH_PTPTSSR_TSSMRME" ref="gac4fc513069f3282a3eb0882aed3bbfd1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_PTPTSSR_TSSMRME</b>&#160;&#160;&#160;((uint32_t)0x00008000)  /* Time stamp snapshot for message relevant to master enable */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0eaf5fc7cc8783ac1ca9ace803bb0160"></a><!-- doxytag: member="stm32f4xx.h::ETH_PTPTSSR_TSSEME" ref="ga0eaf5fc7cc8783ac1ca9ace803bb0160" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_PTPTSSR_TSSEME</b>&#160;&#160;&#160;((uint32_t)0x00004000)  /* Time stamp snapshot for event message enable */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa2f42e1b4f3b0a00d0dce8d5bd59dee3"></a><!-- doxytag: member="stm32f4xx.h::ETH_PTPTSSR_TSSIPV4FE" ref="gaa2f42e1b4f3b0a00d0dce8d5bd59dee3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_PTPTSSR_TSSIPV4FE</b>&#160;&#160;&#160;((uint32_t)0x00002000)  /* Time stamp snapshot for IPv4 frames enable */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga428ee209868452ee95f36fe45d0a4b4f"></a><!-- doxytag: member="stm32f4xx.h::ETH_PTPTSSR_TSSIPV6FE" ref="ga428ee209868452ee95f36fe45d0a4b4f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_PTPTSSR_TSSIPV6FE</b>&#160;&#160;&#160;((uint32_t)0x00001000)  /* Time stamp snapshot for IPv6 frames enable */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga69cfe467495afe0d32ec28b909b3eb9b"></a><!-- doxytag: member="stm32f4xx.h::ETH_PTPTSSR_TSSPTPOEFE" ref="ga69cfe467495afe0d32ec28b909b3eb9b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_PTPTSSR_TSSPTPOEFE</b>&#160;&#160;&#160;((uint32_t)0x00000800)  /* Time stamp snapshot for PTP over ethernet frames enable */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga335a3940df21b9ee09ba00c46e2b161a"></a><!-- doxytag: member="stm32f4xx.h::ETH_PTPTSSR_TSPTPPSV2E" ref="ga335a3940df21b9ee09ba00c46e2b161a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_PTPTSSR_TSPTPPSV2E</b>&#160;&#160;&#160;((uint32_t)0x00000400)  /* Time stamp PTP packet snooping for version2 format enable */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2037dd72baca0b1c16a560b8488d92c5"></a><!-- doxytag: member="stm32f4xx.h::ETH_PTPTSSR_TSSSR" ref="ga2037dd72baca0b1c16a560b8488d92c5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_PTPTSSR_TSSSR</b>&#160;&#160;&#160;((uint32_t)0x00000200)  /* Time stamp Sub-seconds rollover */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae3b00141a354c03c06e49046cde7a7e5"></a><!-- doxytag: member="stm32f4xx.h::ETH_PTPTSSR_TSSARFE" ref="gae3b00141a354c03c06e49046cde7a7e5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_PTPTSSR_TSSARFE</b>&#160;&#160;&#160;((uint32_t)0x00000100)  /* Time stamp snapshot for all received frames enable */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga19406b465c944a3e465a8077cbfbf39e"></a><!-- doxytag: member="stm32f4xx.h::ETH_PTPTSCR_TSARU" ref="ga19406b465c944a3e465a8077cbfbf39e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_PTPTSCR_TSARU</b>&#160;&#160;&#160;((uint32_t)0x00000020)  /* Addend register update */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga44670d6793da45549fb7ea38c3523783"></a><!-- doxytag: member="stm32f4xx.h::ETH_PTPTSCR_TSITE" ref="ga44670d6793da45549fb7ea38c3523783" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_PTPTSCR_TSITE</b>&#160;&#160;&#160;((uint32_t)0x00000010)  /* Time stamp interrupt trigger enable */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga589a3a200c3f68543f556432cdb98075"></a><!-- doxytag: member="stm32f4xx.h::ETH_PTPTSCR_TSSTU" ref="ga589a3a200c3f68543f556432cdb98075" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_PTPTSCR_TSSTU</b>&#160;&#160;&#160;((uint32_t)0x00000008)  /* Time stamp update */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad484f7a6e6df6b3f2131d3bfb3dba856"></a><!-- doxytag: member="stm32f4xx.h::ETH_PTPTSCR_TSSTI" ref="gad484f7a6e6df6b3f2131d3bfb3dba856" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_PTPTSCR_TSSTI</b>&#160;&#160;&#160;((uint32_t)0x00000004)  /* Time stamp initialize */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9e58e22d5668ebf118f67df5eb13e834"></a><!-- doxytag: member="stm32f4xx.h::ETH_PTPTSCR_TSFCU" ref="ga9e58e22d5668ebf118f67df5eb13e834" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_PTPTSCR_TSFCU</b>&#160;&#160;&#160;((uint32_t)0x00000002)  /* Time stamp fine or coarse update */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9c1129b1d368bdef0c5c07d9acf8edd7"></a><!-- doxytag: member="stm32f4xx.h::ETH_PTPTSCR_TSE" ref="ga9c1129b1d368bdef0c5c07d9acf8edd7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_PTPTSCR_TSE</b>&#160;&#160;&#160;((uint32_t)0x00000001)  /* Time stamp enable */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab51d59cd679f65a179fe5e271b63a22c"></a><!-- doxytag: member="stm32f4xx.h::ETH_PTPSSIR_STSSI" ref="gab51d59cd679f65a179fe5e271b63a22c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_PTPSSIR_STSSI</b>&#160;&#160;&#160;((uint32_t)0x000000FF)  /* System time Sub-second increment value */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad4e066e9342e4f16955c1506d64b26d5"></a><!-- doxytag: member="stm32f4xx.h::ETH_PTPTSHR_STS" ref="gad4e066e9342e4f16955c1506d64b26d5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_PTPTSHR_STS</b>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* System Time second */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5db7e66364e5d2022b53561fc6fcbfc6"></a><!-- doxytag: member="stm32f4xx.h::ETH_PTPTSLR_STPNS" ref="ga5db7e66364e5d2022b53561fc6fcbfc6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_PTPTSLR_STPNS</b>&#160;&#160;&#160;((uint32_t)0x80000000)  /* System Time Positive or negative time */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga56d984d62fb4bfdc0677734863135ade"></a><!-- doxytag: member="stm32f4xx.h::ETH_PTPTSLR_STSS" ref="ga56d984d62fb4bfdc0677734863135ade" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_PTPTSLR_STSS</b>&#160;&#160;&#160;((uint32_t)0x7FFFFFFF)  /* System Time sub-seconds */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga790cfc8e9a003b703e25d158e3490066"></a><!-- doxytag: member="stm32f4xx.h::ETH_PTPTSHUR_TSUS" ref="ga790cfc8e9a003b703e25d158e3490066" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_PTPTSHUR_TSUS</b>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* Time stamp update seconds */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae03c675fcd71d14198665cb8c5956086"></a><!-- doxytag: member="stm32f4xx.h::ETH_PTPTSLUR_TSUPNS" ref="gae03c675fcd71d14198665cb8c5956086" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_PTPTSLUR_TSUPNS</b>&#160;&#160;&#160;((uint32_t)0x80000000)  /* Time stamp update Positive or negative time */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga17fdf1f11b40e68b24a27eb2c60f50b1"></a><!-- doxytag: member="stm32f4xx.h::ETH_PTPTSLUR_TSUSS" ref="ga17fdf1f11b40e68b24a27eb2c60f50b1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_PTPTSLUR_TSUSS</b>&#160;&#160;&#160;((uint32_t)0x7FFFFFFF)  /* Time stamp update sub-seconds */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab944b9f1ceff57bb31beb689a19537c4"></a><!-- doxytag: member="stm32f4xx.h::ETH_PTPTSAR_TSA" ref="gab944b9f1ceff57bb31beb689a19537c4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_PTPTSAR_TSA</b>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* Time stamp addend */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga21db9a6b88a17aef32ccce70f017329e"></a><!-- doxytag: member="stm32f4xx.h::ETH_PTPTTHR_TTSH" ref="ga21db9a6b88a17aef32ccce70f017329e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_PTPTTHR_TTSH</b>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* Target time stamp high */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga61e7a9592215e36a8db010374f57d210"></a><!-- doxytag: member="stm32f4xx.h::ETH_PTPTTLR_TTSL" ref="ga61e7a9592215e36a8db010374f57d210" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_PTPTTLR_TTSL</b>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* Target time stamp low */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga491e96ebf2d049900f049cead51f320a"></a><!-- doxytag: member="stm32f4xx.h::ETH_PTPTSSR_TSTTR" ref="ga491e96ebf2d049900f049cead51f320a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_PTPTSSR_TSTTR</b>&#160;&#160;&#160;((uint32_t)0x00000020)  /* Time stamp target time reached */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa245035f820779346591bee91d96b473"></a><!-- doxytag: member="stm32f4xx.h::ETH_PTPTSSR_TSSO" ref="gaa245035f820779346591bee91d96b473" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_PTPTSSR_TSSO</b>&#160;&#160;&#160;((uint32_t)0x00000010)  /* Time stamp seconds overflow */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacec4fa12c34dc8fcacc2271f09ed0cbd"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMABMR_AAB" ref="gacec4fa12c34dc8fcacc2271f09ed0cbd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMABMR_AAB</b>&#160;&#160;&#160;((uint32_t)0x02000000)  /* Address-Aligned beats */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafcb4414b6567f8b131712e0dc5c62beb"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMABMR_FPM" ref="gafcb4414b6567f8b131712e0dc5c62beb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMABMR_FPM</b>&#160;&#160;&#160;((uint32_t)0x01000000)  /* 4xPBL mode */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga91e71c4054613222a8610bde0b191d00"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMABMR_USP" ref="ga91e71c4054613222a8610bde0b191d00" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMABMR_USP</b>&#160;&#160;&#160;((uint32_t)0x00800000)  /* Use separate PBL */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4f8be5fad8f704e418e3d799d4c6d3d1"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMABMR_RDP" ref="ga4f8be5fad8f704e418e3d799d4c6d3d1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMABMR_RDP</b>&#160;&#160;&#160;((uint32_t)0x007E0000)  /* RxDMA PBL */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac56caa9d3b3a4300bd1aa0405131d7b9"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMABMR_RDP_1Beat" ref="gac56caa9d3b3a4300bd1aa0405131d7b9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMABMR_RDP_1Beat</b>&#160;&#160;&#160;((uint32_t)0x00020000)  /* maximum number of beats to be transferred in one RxDMA transaction is 1 */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaf9bcd9870547bd6f454db6667ccdecb"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMABMR_RDP_2Beat" ref="gaaf9bcd9870547bd6f454db6667ccdecb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMABMR_RDP_2Beat</b>&#160;&#160;&#160;((uint32_t)0x00040000)  /* maximum number of beats to be transferred in one RxDMA transaction is 2 */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf514499cdf6581fdcff5eaad5e6ab12f"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMABMR_RDP_4Beat" ref="gaf514499cdf6581fdcff5eaad5e6ab12f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMABMR_RDP_4Beat</b>&#160;&#160;&#160;((uint32_t)0x00080000)  /* maximum number of beats to be transferred in one RxDMA transaction is 4 */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad5b0089dafe1c8c2410127e93ea40681"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMABMR_RDP_8Beat" ref="gad5b0089dafe1c8c2410127e93ea40681" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMABMR_RDP_8Beat</b>&#160;&#160;&#160;((uint32_t)0x00100000)  /* maximum number of beats to be transferred in one RxDMA transaction is 8 */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2ed1d26d7d55828eadcea86f774c5dd3"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMABMR_RDP_16Beat" ref="ga2ed1d26d7d55828eadcea86f774c5dd3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMABMR_RDP_16Beat</b>&#160;&#160;&#160;((uint32_t)0x00200000)  /* maximum number of beats to be transferred in one RxDMA transaction is 16 */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3636f50cc2841e5a945f7e908420cbd5"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMABMR_RDP_32Beat" ref="ga3636f50cc2841e5a945f7e908420cbd5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMABMR_RDP_32Beat</b>&#160;&#160;&#160;((uint32_t)0x00400000)  /* maximum number of beats to be transferred in one RxDMA transaction is 32 */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2a8ea3f877aaa74f8ea2d1a788ae3180"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMABMR_RDP_4xPBL_4Beat" ref="ga2a8ea3f877aaa74f8ea2d1a788ae3180" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMABMR_RDP_4xPBL_4Beat</b>&#160;&#160;&#160;((uint32_t)0x01020000)  /* maximum number of beats to be transferred in one RxDMA transaction is 4 */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7f0258c404d957601ae069a77c82d39b"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMABMR_RDP_4xPBL_8Beat" ref="ga7f0258c404d957601ae069a77c82d39b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMABMR_RDP_4xPBL_8Beat</b>&#160;&#160;&#160;((uint32_t)0x01040000)  /* maximum number of beats to be transferred in one RxDMA transaction is 8 */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3ebf97fad14c750a087ed09210e42a1b"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMABMR_RDP_4xPBL_16Beat" ref="ga3ebf97fad14c750a087ed09210e42a1b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMABMR_RDP_4xPBL_16Beat</b>&#160;&#160;&#160;((uint32_t)0x01080000)  /* maximum number of beats to be transferred in one RxDMA transaction is 16 */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf5e2d5606e920b57f303f032b0bad32b"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMABMR_RDP_4xPBL_32Beat" ref="gaf5e2d5606e920b57f303f032b0bad32b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMABMR_RDP_4xPBL_32Beat</b>&#160;&#160;&#160;((uint32_t)0x01100000)  /* maximum number of beats to be transferred in one RxDMA transaction is 32 */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad1eab5835a2d15d943d5a8fbed274478"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMABMR_RDP_4xPBL_64Beat" ref="gad1eab5835a2d15d943d5a8fbed274478" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMABMR_RDP_4xPBL_64Beat</b>&#160;&#160;&#160;((uint32_t)0x01200000)  /* maximum number of beats to be transferred in one RxDMA transaction is 64 */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5ea2c20d00d2428c5f6a8fe4d7ebb392"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMABMR_RDP_4xPBL_128Beat" ref="ga5ea2c20d00d2428c5f6a8fe4d7ebb392" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMABMR_RDP_4xPBL_128Beat</b>&#160;&#160;&#160;((uint32_t)0x01400000)  /* maximum number of beats to be transferred in one RxDMA transaction is 128 */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga717f163fe72c7e1c999123160dde4143"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMABMR_FB" ref="ga717f163fe72c7e1c999123160dde4143" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMABMR_FB</b>&#160;&#160;&#160;((uint32_t)0x00010000)  /* Fixed Burst */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae06b7c29931b088e66f13b055aaddcd6"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMABMR_RTPR" ref="gae06b7c29931b088e66f13b055aaddcd6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMABMR_RTPR</b>&#160;&#160;&#160;((uint32_t)0x0000C000)  /* Rx Tx priority ratio */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga478e7d5ec02db7237be51fa5b83b9e25"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMABMR_RTPR_1_1" ref="ga478e7d5ec02db7237be51fa5b83b9e25" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMABMR_RTPR_1_1</b>&#160;&#160;&#160;((uint32_t)0x00000000)  /* Rx Tx priority ratio */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1d9e5dda525076cc163bdc29f18e4055"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMABMR_RTPR_2_1" ref="ga1d9e5dda525076cc163bdc29f18e4055" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMABMR_RTPR_2_1</b>&#160;&#160;&#160;((uint32_t)0x00004000)  /* Rx Tx priority ratio */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf9e4fd353c5a9ecee3feb428eb54ce2b"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMABMR_RTPR_3_1" ref="gaf9e4fd353c5a9ecee3feb428eb54ce2b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMABMR_RTPR_3_1</b>&#160;&#160;&#160;((uint32_t)0x00008000)  /* Rx Tx priority ratio */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaad6d57a1f21bc958fa0cfab0cfed02b1"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMABMR_RTPR_4_1" ref="gaad6d57a1f21bc958fa0cfab0cfed02b1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMABMR_RTPR_4_1</b>&#160;&#160;&#160;((uint32_t)0x0000C000)  /* Rx Tx priority ratio */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0e3daa2867b6d01e8eda765e77648599"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMABMR_PBL" ref="ga0e3daa2867b6d01e8eda765e77648599" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMABMR_PBL</b>&#160;&#160;&#160;((uint32_t)0x00003F00)  /* Programmable burst length */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaefeb5f1c9376d0a0bc956aba567c7cb9"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMABMR_PBL_1Beat" ref="gaefeb5f1c9376d0a0bc956aba567c7cb9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMABMR_PBL_1Beat</b>&#160;&#160;&#160;((uint32_t)0x00000100)  /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 1 */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3a034f8cf671cba686e882172ad93949"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMABMR_PBL_2Beat" ref="ga3a034f8cf671cba686e882172ad93949" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMABMR_PBL_2Beat</b>&#160;&#160;&#160;((uint32_t)0x00000200)  /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 2 */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga55ff9b7cebc3489fcaab886a065d372c"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMABMR_PBL_4Beat" ref="ga55ff9b7cebc3489fcaab886a065d372c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMABMR_PBL_4Beat</b>&#160;&#160;&#160;((uint32_t)0x00000400)  /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 4 */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae920200ec813649824a20b434c1eecb5"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMABMR_PBL_8Beat" ref="gae920200ec813649824a20b434c1eecb5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMABMR_PBL_8Beat</b>&#160;&#160;&#160;((uint32_t)0x00000800)  /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 8 */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6351d1d02e94053527b8e18f393b1e82"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMABMR_PBL_16Beat" ref="ga6351d1d02e94053527b8e18f393b1e82" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMABMR_PBL_16Beat</b>&#160;&#160;&#160;((uint32_t)0x00001000)  /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 16 */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga82d8ee65c1583f4ec9092bc45563d720"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMABMR_PBL_32Beat" ref="ga82d8ee65c1583f4ec9092bc45563d720" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMABMR_PBL_32Beat</b>&#160;&#160;&#160;((uint32_t)0x00002000)  /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 32 */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga89566024f4f6772d59592f5bacc7828d"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMABMR_PBL_4xPBL_4Beat" ref="ga89566024f4f6772d59592f5bacc7828d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMABMR_PBL_4xPBL_4Beat</b>&#160;&#160;&#160;((uint32_t)0x01000100)  /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 4 */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga33acf850c7d6f97899f69d76d87a3dd6"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMABMR_PBL_4xPBL_8Beat" ref="ga33acf850c7d6f97899f69d76d87a3dd6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMABMR_PBL_4xPBL_8Beat</b>&#160;&#160;&#160;((uint32_t)0x01000200)  /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 8 */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae5c68f3a0a692fbd81bac47bfe2340bb"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMABMR_PBL_4xPBL_16Beat" ref="gae5c68f3a0a692fbd81bac47bfe2340bb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMABMR_PBL_4xPBL_16Beat</b>&#160;&#160;&#160;((uint32_t)0x01000400)  /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 16 */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga21298fccc783e5c6d65b9d64960b4ca2"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMABMR_PBL_4xPBL_32Beat" ref="ga21298fccc783e5c6d65b9d64960b4ca2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMABMR_PBL_4xPBL_32Beat</b>&#160;&#160;&#160;((uint32_t)0x01000800)  /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 32 */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga40a789fc58356a8084c5f1eeba366de2"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMABMR_PBL_4xPBL_64Beat" ref="ga40a789fc58356a8084c5f1eeba366de2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMABMR_PBL_4xPBL_64Beat</b>&#160;&#160;&#160;((uint32_t)0x01001000)  /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 64 */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4c90887a852a858c630ac388bec0b392"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMABMR_PBL_4xPBL_128Beat" ref="ga4c90887a852a858c630ac388bec0b392" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMABMR_PBL_4xPBL_128Beat</b>&#160;&#160;&#160;((uint32_t)0x01002000)  /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 128 */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf04f1ef51af153093743c190d25ea21b"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMABMR_EDE" ref="gaf04f1ef51af153093743c190d25ea21b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMABMR_EDE</b>&#160;&#160;&#160;((uint32_t)0x00000080)  /* Enhanced Descriptor Enable */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab1931fd959cb78283ab0cf0bd9804387"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMABMR_DSL" ref="gab1931fd959cb78283ab0cf0bd9804387" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMABMR_DSL</b>&#160;&#160;&#160;((uint32_t)0x0000007C)  /* Descriptor Skip Length */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafd126734c36f2db46c51e73cef07afce"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMABMR_DA" ref="gafd126734c36f2db46c51e73cef07afce" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMABMR_DA</b>&#160;&#160;&#160;((uint32_t)0x00000002)  /* DMA arbitration scheme */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2e8dfe321aeaecaa87e290f4d6e710dc"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMABMR_SR" ref="ga2e8dfe321aeaecaa87e290f4d6e710dc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMABMR_SR</b>&#160;&#160;&#160;((uint32_t)0x00000001)  /* Software reset */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaef2d9dbefaa6940adf6422092fae2da6"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMATPDR_TPD" ref="gaef2d9dbefaa6940adf6422092fae2da6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMATPDR_TPD</b>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* Transmit poll demand */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga83f1c5a5628c6e7dcd853e511eac49e8"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMARPDR_RPD" ref="ga83f1c5a5628c6e7dcd853e511eac49e8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMARPDR_RPD</b>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* Receive poll demand  */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga34e60ae1c7b80cf199c372b5e701b46e"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMARDLAR_SRL" ref="ga34e60ae1c7b80cf199c372b5e701b46e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMARDLAR_SRL</b>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* Start of receive list */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8f9f12964bc4e019afface14df2dc87c"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMATDLAR_STL" ref="ga8f9f12964bc4e019afface14df2dc87c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMATDLAR_STL</b>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* Start of transmit list */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac55027d33ea49f5498f5c9a0dab629d7"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMASR_TSTS" ref="gac55027d33ea49f5498f5c9a0dab629d7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMASR_TSTS</b>&#160;&#160;&#160;((uint32_t)0x20000000)  /* Time-stamp trigger status */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4792ff5cd86cdea1edf34ea90448b34a"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMASR_PMTS" ref="ga4792ff5cd86cdea1edf34ea90448b34a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMASR_PMTS</b>&#160;&#160;&#160;((uint32_t)0x10000000)  /* PMT status */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2d6207fe0c8383456188e9bb1e2fb9fe"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMASR_MMCS" ref="ga2d6207fe0c8383456188e9bb1e2fb9fe" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMASR_MMCS</b>&#160;&#160;&#160;((uint32_t)0x08000000)  /* MMC status */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga098b5395babfd8474a75a5a2034c94f2"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMASR_EBS" ref="ga098b5395babfd8474a75a5a2034c94f2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMASR_EBS</b>&#160;&#160;&#160;((uint32_t)0x03800000)  /* Error bits status */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga42e1dfda0e23a1ae10c0c05c405e5c73"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMASR_EBS_DescAccess" ref="ga42e1dfda0e23a1ae10c0c05c405e5c73" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMASR_EBS_DescAccess</b>&#160;&#160;&#160;((uint32_t)0x02000000)  /* Error bits 0-data buffer, 1-desc. access */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga315c68184fd0f0e510539dc8cd986393"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMASR_EBS_ReadTransf" ref="ga315c68184fd0f0e510539dc8cd986393" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMASR_EBS_ReadTransf</b>&#160;&#160;&#160;((uint32_t)0x01000000)  /* Error bits 0-write trnsf, 1-read transfr */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacd56804ed872078d962ef5f01dc295e1"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMASR_EBS_DataTransfTx" ref="gacd56804ed872078d962ef5f01dc295e1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMASR_EBS_DataTransfTx</b>&#160;&#160;&#160;((uint32_t)0x00800000)  /* Error bits 0-Rx DMA, 1-Tx DMA */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga806073adcecb9139b1c1d7ed35a4f37c"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMASR_TPS" ref="ga806073adcecb9139b1c1d7ed35a4f37c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMASR_TPS</b>&#160;&#160;&#160;((uint32_t)0x00700000)  /* Transmit process state */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0c0d4830c8196127e9b26178b23b6f3e"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMASR_TPS_Stopped" ref="ga0c0d4830c8196127e9b26178b23b6f3e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMASR_TPS_Stopped</b>&#160;&#160;&#160;((uint32_t)0x00000000)  /* Stopped - Reset or Stop Tx Command issued  */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadd9af883f17d4bbbdde6866ecf67afe2"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMASR_TPS_Fetching" ref="gadd9af883f17d4bbbdde6866ecf67afe2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMASR_TPS_Fetching</b>&#160;&#160;&#160;((uint32_t)0x00100000)  /* Running - fetching the Tx descriptor */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga351ab7003c342ab1b43f9fd158fdc00d"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMASR_TPS_Waiting" ref="ga351ab7003c342ab1b43f9fd158fdc00d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMASR_TPS_Waiting</b>&#160;&#160;&#160;((uint32_t)0x00200000)  /* Running - waiting for status */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga72af54920faf4b54e760c3784dccaf65"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMASR_TPS_Reading" ref="ga72af54920faf4b54e760c3784dccaf65" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMASR_TPS_Reading</b>&#160;&#160;&#160;((uint32_t)0x00300000)  /* Running - reading the data from host memory */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga80b3558db79b5903dd3966ceed7bb1e8"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMASR_TPS_Suspended" ref="ga80b3558db79b5903dd3966ceed7bb1e8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMASR_TPS_Suspended</b>&#160;&#160;&#160;((uint32_t)0x00600000)  /* Suspended - Tx Descriptor unavailabe */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf6e95d2a805ec4d8e50de467825c86e0"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMASR_TPS_Closing" ref="gaf6e95d2a805ec4d8e50de467825c86e0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMASR_TPS_Closing</b>&#160;&#160;&#160;((uint32_t)0x00700000)  /* Running - closing Rx descriptor */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae773175991a44530bcd26057a7b3819e"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMASR_RPS" ref="gae773175991a44530bcd26057a7b3819e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMASR_RPS</b>&#160;&#160;&#160;((uint32_t)0x000E0000)  /* Receive process state */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6a2dfc943902722a1bce1d0a24125e45"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMASR_RPS_Stopped" ref="ga6a2dfc943902722a1bce1d0a24125e45" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMASR_RPS_Stopped</b>&#160;&#160;&#160;((uint32_t)0x00000000)  /* Stopped - Reset or Stop Rx Command issued */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga92a04f8a6f4c047967d38e4fd3f4bbb9"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMASR_RPS_Fetching" ref="ga92a04f8a6f4c047967d38e4fd3f4bbb9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMASR_RPS_Fetching</b>&#160;&#160;&#160;((uint32_t)0x00020000)  /* Running - fetching the Rx descriptor */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5440bd06e487e3ca5d64afebc8b48bac"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMASR_RPS_Waiting" ref="ga5440bd06e487e3ca5d64afebc8b48bac" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMASR_RPS_Waiting</b>&#160;&#160;&#160;((uint32_t)0x00060000)  /* Running - waiting for packet */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad5e1406af058b582a7f60f8415edde15"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMASR_RPS_Suspended" ref="gad5e1406af058b582a7f60f8415edde15" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMASR_RPS_Suspended</b>&#160;&#160;&#160;((uint32_t)0x00080000)  /* Suspended - Rx Descriptor unavailable */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0976a4ba0b8dcbe42fdef38a8589fda8"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMASR_RPS_Closing" ref="ga0976a4ba0b8dcbe42fdef38a8589fda8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMASR_RPS_Closing</b>&#160;&#160;&#160;((uint32_t)0x000A0000)  /* Running - closing descriptor */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae6aaf0193e4f15e2937cb18586567e43"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMASR_RPS_Queuing" ref="gae6aaf0193e4f15e2937cb18586567e43" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMASR_RPS_Queuing</b>&#160;&#160;&#160;((uint32_t)0x000E0000)  /* Running - queuing the recieve frame into host memory */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad8585a6af3197e49831882373410d94c"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMASR_NIS" ref="gad8585a6af3197e49831882373410d94c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMASR_NIS</b>&#160;&#160;&#160;((uint32_t)0x00010000)  /* Normal interrupt summary */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1cb15b33a997bec75b9c8750231ee411"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMASR_AIS" ref="ga1cb15b33a997bec75b9c8750231ee411" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMASR_AIS</b>&#160;&#160;&#160;((uint32_t)0x00008000)  /* Abnormal interrupt summary */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga899d94d62f011fc56aa5814e528055f7"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMASR_ERS" ref="ga899d94d62f011fc56aa5814e528055f7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMASR_ERS</b>&#160;&#160;&#160;((uint32_t)0x00004000)  /* Early receive status */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab28c0a99d8d2ff948096d06b6dfdab9c"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMASR_FBES" ref="gab28c0a99d8d2ff948096d06b6dfdab9c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMASR_FBES</b>&#160;&#160;&#160;((uint32_t)0x00002000)  /* Fatal bus error status */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacb828d827c627f704a53dc486cec821c"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMASR_ETS" ref="gacb828d827c627f704a53dc486cec821c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMASR_ETS</b>&#160;&#160;&#160;((uint32_t)0x00000400)  /* Early transmit status */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3ce8d0c087f96b2b5c3e1db45cd1ecf5"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMASR_RWTS" ref="ga3ce8d0c087f96b2b5c3e1db45cd1ecf5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMASR_RWTS</b>&#160;&#160;&#160;((uint32_t)0x00000200)  /* Receive watchdog timeout status */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga70de31c814e36b7bb2b752e7b62bf840"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMASR_RPSS" ref="ga70de31c814e36b7bb2b752e7b62bf840" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMASR_RPSS</b>&#160;&#160;&#160;((uint32_t)0x00000100)  /* Receive process stopped status */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5569311c70d6ededf186d9a8af19d884"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMASR_RBUS" ref="ga5569311c70d6ededf186d9a8af19d884" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMASR_RBUS</b>&#160;&#160;&#160;((uint32_t)0x00000080)  /* Receive buffer unavailable status */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga40f33df77007eab0110e1ffef365a2df"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMASR_RS" ref="ga40f33df77007eab0110e1ffef365a2df" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMASR_RS</b>&#160;&#160;&#160;((uint32_t)0x00000040)  /* Receive status */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf2597865c464586829cec4f8d26fb1f1"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMASR_TUS" ref="gaf2597865c464586829cec4f8d26fb1f1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMASR_TUS</b>&#160;&#160;&#160;((uint32_t)0x00000020)  /* Transmit underflow status */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0c2f1e3cb729230b1099026b6a53b867"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMASR_ROS" ref="ga0c2f1e3cb729230b1099026b6a53b867" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMASR_ROS</b>&#160;&#160;&#160;((uint32_t)0x00000010)  /* Receive overflow status */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8c543637a7e9669b8bdb12265b5ff448"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMASR_TJTS" ref="ga8c543637a7e9669b8bdb12265b5ff448" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMASR_TJTS</b>&#160;&#160;&#160;((uint32_t)0x00000008)  /* Transmit jabber timeout status */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga26668ea80a2d794d72c0a441aa73d0d7"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMASR_TBUS" ref="ga26668ea80a2d794d72c0a441aa73d0d7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMASR_TBUS</b>&#160;&#160;&#160;((uint32_t)0x00000004)  /* Transmit buffer unavailable status */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad48c871e98a7794ce6cd8294baee114a"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMASR_TPSS" ref="gad48c871e98a7794ce6cd8294baee114a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMASR_TPSS</b>&#160;&#160;&#160;((uint32_t)0x00000002)  /* Transmit process stopped status */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9aa47191609cba66df647cb7e8e10974"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMASR_TS" ref="ga9aa47191609cba66df647cb7e8e10974" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMASR_TS</b>&#160;&#160;&#160;((uint32_t)0x00000001)  /* Transmit status */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gade93bfc37c0b1fc371b2fa1278ee7dfd"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMAOMR_DTCEFD" ref="gade93bfc37c0b1fc371b2fa1278ee7dfd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMAOMR_DTCEFD</b>&#160;&#160;&#160;((uint32_t)0x04000000)  /* Disable Dropping of TCP/IP checksum error frames */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7132ff722841d431f9c6d3fc7e0c8912"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMAOMR_RSF" ref="ga7132ff722841d431f9c6d3fc7e0c8912" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMAOMR_RSF</b>&#160;&#160;&#160;((uint32_t)0x02000000)  /* Receive store and forward */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga61cfaa51bb7973e7e3c4fd6d549c88b2"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMAOMR_DFRF" ref="ga61cfaa51bb7973e7e3c4fd6d549c88b2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMAOMR_DFRF</b>&#160;&#160;&#160;((uint32_t)0x01000000)  /* Disable flushing of received frames */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga600b35b875335358746524e5f6760613"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMAOMR_TSF" ref="ga600b35b875335358746524e5f6760613" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMAOMR_TSF</b>&#160;&#160;&#160;((uint32_t)0x00200000)  /* Transmit store and forward */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6ba6031456a00e99638005b7af823a49"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMAOMR_FTF" ref="ga6ba6031456a00e99638005b7af823a49" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMAOMR_FTF</b>&#160;&#160;&#160;((uint32_t)0x00100000)  /* Flush transmit FIFO */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8af2f55493df254efed28cad7fb72651"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMAOMR_TTC" ref="ga8af2f55493df254efed28cad7fb72651" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMAOMR_TTC</b>&#160;&#160;&#160;((uint32_t)0x0001C000)  /* Transmit threshold control */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaca0372554b5b8c2b816071ced929b30f"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMAOMR_TTC_64Bytes" ref="gaca0372554b5b8c2b816071ced929b30f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMAOMR_TTC_64Bytes</b>&#160;&#160;&#160;((uint32_t)0x00000000)  /* threshold level of the MTL Transmit FIFO is 64 Bytes */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0a0af7e5f2074a30e33e4845b1c72155"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMAOMR_TTC_128Bytes" ref="ga0a0af7e5f2074a30e33e4845b1c72155" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMAOMR_TTC_128Bytes</b>&#160;&#160;&#160;((uint32_t)0x00004000)  /* threshold level of the MTL Transmit FIFO is 128 Bytes */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4a29aa54f61418b0086bef0d8c9a4868"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMAOMR_TTC_192Bytes" ref="ga4a29aa54f61418b0086bef0d8c9a4868" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMAOMR_TTC_192Bytes</b>&#160;&#160;&#160;((uint32_t)0x00008000)  /* threshold level of the MTL Transmit FIFO is 192 Bytes */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae9d703eb56388097660839c0dbb2dcf4"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMAOMR_TTC_256Bytes" ref="gae9d703eb56388097660839c0dbb2dcf4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMAOMR_TTC_256Bytes</b>&#160;&#160;&#160;((uint32_t)0x0000C000)  /* threshold level of the MTL Transmit FIFO is 256 Bytes */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac6c6cd2f59e4f784ef22ca7873bcafe6"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMAOMR_TTC_40Bytes" ref="gac6c6cd2f59e4f784ef22ca7873bcafe6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMAOMR_TTC_40Bytes</b>&#160;&#160;&#160;((uint32_t)0x00010000)  /* threshold level of the MTL Transmit FIFO is 40 Bytes */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3e74522b40a38dbc62dca1cc87f7b13f"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMAOMR_TTC_32Bytes" ref="ga3e74522b40a38dbc62dca1cc87f7b13f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMAOMR_TTC_32Bytes</b>&#160;&#160;&#160;((uint32_t)0x00014000)  /* threshold level of the MTL Transmit FIFO is 32 Bytes */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac2e990a61fd2ca6d1f5d9e0fddfc1a76"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMAOMR_TTC_24Bytes" ref="gac2e990a61fd2ca6d1f5d9e0fddfc1a76" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMAOMR_TTC_24Bytes</b>&#160;&#160;&#160;((uint32_t)0x00018000)  /* threshold level of the MTL Transmit FIFO is 24 Bytes */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6c21df36ca8ecb3c2d016cd4c683aded"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMAOMR_TTC_16Bytes" ref="ga6c21df36ca8ecb3c2d016cd4c683aded" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMAOMR_TTC_16Bytes</b>&#160;&#160;&#160;((uint32_t)0x0001C000)  /* threshold level of the MTL Transmit FIFO is 16 Bytes */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5f15d70215b151c4c151b7b8475939ce"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMAOMR_ST" ref="ga5f15d70215b151c4c151b7b8475939ce" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMAOMR_ST</b>&#160;&#160;&#160;((uint32_t)0x00002000)  /* Start/stop transmission command */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9ff2d7be55ac4e29a18d8490012d8d8f"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMAOMR_FEF" ref="ga9ff2d7be55ac4e29a18d8490012d8d8f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMAOMR_FEF</b>&#160;&#160;&#160;((uint32_t)0x00000080)  /* Forward error frames */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad7fb0b48ffa17fb3c37e730e63790b95"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMAOMR_FUGF" ref="gad7fb0b48ffa17fb3c37e730e63790b95" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMAOMR_FUGF</b>&#160;&#160;&#160;((uint32_t)0x00000040)  /* Forward undersized good frames */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga00653932f863ff8c73752e4dea63283d"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMAOMR_RTC" ref="ga00653932f863ff8c73752e4dea63283d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMAOMR_RTC</b>&#160;&#160;&#160;((uint32_t)0x00000018)  /* receive threshold control */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga29ec3c609bf796437bb50879be53974e"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMAOMR_RTC_64Bytes" ref="ga29ec3c609bf796437bb50879be53974e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMAOMR_RTC_64Bytes</b>&#160;&#160;&#160;((uint32_t)0x00000000)  /* threshold level of the MTL Receive FIFO is 64 Bytes */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6f4f5e1950abb65d6ed23e30994b7a26"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMAOMR_RTC_32Bytes" ref="ga6f4f5e1950abb65d6ed23e30994b7a26" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMAOMR_RTC_32Bytes</b>&#160;&#160;&#160;((uint32_t)0x00000008)  /* threshold level of the MTL Receive FIFO is 32 Bytes */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf73706fb0cf9a03909a55e3bcd19c75c"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMAOMR_RTC_96Bytes" ref="gaf73706fb0cf9a03909a55e3bcd19c75c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMAOMR_RTC_96Bytes</b>&#160;&#160;&#160;((uint32_t)0x00000010)  /* threshold level of the MTL Receive FIFO is 96 Bytes */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab7099f07f7c61fdc118cebe38db796e9"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMAOMR_RTC_128Bytes" ref="gab7099f07f7c61fdc118cebe38db796e9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMAOMR_RTC_128Bytes</b>&#160;&#160;&#160;((uint32_t)0x00000018)  /* threshold level of the MTL Receive FIFO is 128 Bytes */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6a9e1270eefa558420deba526b7cd2c2"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMAOMR_OSF" ref="ga6a9e1270eefa558420deba526b7cd2c2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMAOMR_OSF</b>&#160;&#160;&#160;((uint32_t)0x00000004)  /* operate on second frame */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf08aaa0c916bb56d2e4e71fdf0f034da"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMAOMR_SR" ref="gaf08aaa0c916bb56d2e4e71fdf0f034da" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMAOMR_SR</b>&#160;&#160;&#160;((uint32_t)0x00000002)  /* Start/stop receive */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3c12b833cb206d8bafa7d60faebea805"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMAIER_NISE" ref="ga3c12b833cb206d8bafa7d60faebea805" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMAIER_NISE</b>&#160;&#160;&#160;((uint32_t)0x00010000)  /* Normal interrupt summary enable */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7ae9340fa928abb4664efbb5c8478756"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMAIER_AISE" ref="ga7ae9340fa928abb4664efbb5c8478756" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMAIER_AISE</b>&#160;&#160;&#160;((uint32_t)0x00008000)  /* Abnormal interrupt summary enable */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4fe43c4432e0505a5509424665692807"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMAIER_ERIE" ref="ga4fe43c4432e0505a5509424665692807" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMAIER_ERIE</b>&#160;&#160;&#160;((uint32_t)0x00004000)  /* Early receive interrupt enable */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga92e94d1d37660b7cca9306ac020b4110"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMAIER_FBEIE" ref="ga92e94d1d37660b7cca9306ac020b4110" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMAIER_FBEIE</b>&#160;&#160;&#160;((uint32_t)0x00002000)  /* Fatal bus error interrupt enable */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5b1c57b5102ca78372420b45a707b43e"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMAIER_ETIE" ref="ga5b1c57b5102ca78372420b45a707b43e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMAIER_ETIE</b>&#160;&#160;&#160;((uint32_t)0x00000400)  /* Early transmit interrupt enable */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa28e115ada97b2e6d793f9d542f93e35"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMAIER_RWTIE" ref="gaa28e115ada97b2e6d793f9d542f93e35" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMAIER_RWTIE</b>&#160;&#160;&#160;((uint32_t)0x00000200)  /* Receive watchdog timeout interrupt enable */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafcfba49acf14e8a0194e1fef8b1837f7"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMAIER_RPSIE" ref="gafcfba49acf14e8a0194e1fef8b1837f7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMAIER_RPSIE</b>&#160;&#160;&#160;((uint32_t)0x00000100)  /* Receive process stopped interrupt enable */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0c349d0b4aa329d39fcfd10d59de7b26"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMAIER_RBUIE" ref="ga0c349d0b4aa329d39fcfd10d59de7b26" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMAIER_RBUIE</b>&#160;&#160;&#160;((uint32_t)0x00000080)  /* Receive buffer unavailable interrupt enable */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4bce67fd8ee3363c1ab95b9f5324f745"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMAIER_RIE" ref="ga4bce67fd8ee3363c1ab95b9f5324f745" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMAIER_RIE</b>&#160;&#160;&#160;((uint32_t)0x00000040)  /* Receive interrupt enable */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga91a59aa3adff595051bdda2da948ec71"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMAIER_TUIE" ref="ga91a59aa3adff595051bdda2da948ec71" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMAIER_TUIE</b>&#160;&#160;&#160;((uint32_t)0x00000020)  /* Transmit Underflow interrupt enable */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab3cdf8611ab9a0a7f4fc0e0090a33ba6"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMAIER_ROIE" ref="gab3cdf8611ab9a0a7f4fc0e0090a33ba6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMAIER_ROIE</b>&#160;&#160;&#160;((uint32_t)0x00000010)  /* Receive Overflow interrupt enable */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7a9cd48115f0b32941ee3087e9c60ec9"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMAIER_TJTIE" ref="ga7a9cd48115f0b32941ee3087e9c60ec9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMAIER_TJTIE</b>&#160;&#160;&#160;((uint32_t)0x00000008)  /* Transmit jabber timeout interrupt enable */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga37fc5c9c473407d77a379d7032147b59"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMAIER_TBUIE" ref="ga37fc5c9c473407d77a379d7032147b59" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMAIER_TBUIE</b>&#160;&#160;&#160;((uint32_t)0x00000004)  /* Transmit buffer unavailable interrupt enable */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3d4b2c3e0d50326adf0e8b3955aa9972"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMAIER_TPSIE" ref="ga3d4b2c3e0d50326adf0e8b3955aa9972" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMAIER_TPSIE</b>&#160;&#160;&#160;((uint32_t)0x00000002)  /* Transmit process stopped interrupt enable */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1a19f069ddf349de788130cefdbc4149"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMAIER_TIE" ref="ga1a19f069ddf349de788130cefdbc4149" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMAIER_TIE</b>&#160;&#160;&#160;((uint32_t)0x00000001)  /* Transmit interrupt enable */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3793f0a194ff3a19a1559824a821fe61"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMAMFBOCR_OFOC" ref="ga3793f0a194ff3a19a1559824a821fe61" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMAMFBOCR_OFOC</b>&#160;&#160;&#160;((uint32_t)0x10000000)  /* Overflow bit for FIFO overflow counter */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9595307f4b9d38f6e0991fa54c4bae8f"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMAMFBOCR_MFA" ref="ga9595307f4b9d38f6e0991fa54c4bae8f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMAMFBOCR_MFA</b>&#160;&#160;&#160;((uint32_t)0x0FFE0000)  /* Number of frames missed by the application */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9ffc962868d2b5ed265e7bffd6881aab"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMAMFBOCR_OMFC" ref="ga9ffc962868d2b5ed265e7bffd6881aab" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMAMFBOCR_OMFC</b>&#160;&#160;&#160;((uint32_t)0x00010000)  /* Overflow bit for missed frame counter */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga81aa193a52d5b3757a008b84eb0c6182"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMAMFBOCR_MFC" ref="ga81aa193a52d5b3757a008b84eb0c6182" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMAMFBOCR_MFC</b>&#160;&#160;&#160;((uint32_t)0x0000FFFF)  /* Number of frames missed by the controller */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae013d158ee1e13f61069722eff4d52ac"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMACHTDR_HTDAP" ref="gae013d158ee1e13f61069722eff4d52ac" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMACHTDR_HTDAP</b>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* Host transmit descriptor address pointer */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacb91f0f377b2bb0bfffe7df0ad46c7d3"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMACHRDR_HRDAP" ref="gacb91f0f377b2bb0bfffe7df0ad46c7d3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMACHRDR_HRDAP</b>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* Host receive descriptor address pointer */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad3524cdddc8525fe50c6754029011e12"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMACHTBAR_HTBAP" ref="gad3524cdddc8525fe50c6754029011e12" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMACHTBAR_HTBAP</b>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* Host transmit buffer address pointer */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1cf1a9ed443f3498b67c658d26468212"></a><!-- doxytag: member="stm32f4xx.h::ETH_DMACHRBAR_HRBAP" ref="ga1cf1a9ed443f3498b67c658d26468212" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMACHRBAR_HRBAP</b>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)  /* Host receive buffer address pointer */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga26474f43799fbade9cf300e21dd3a91a"></a><!-- doxytag: member="stm32f4xx.h::SET_BIT" ref="ga26474f43799fbade9cf300e21dd3a91a" args="(REG, BIT)" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SET_BIT</b>(REG, BIT)&#160;&#160;&#160;((REG) |= (BIT))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga133aae6fc0d41bffab39ab223a7001de"></a><!-- doxytag: member="stm32f4xx.h::CLEAR_BIT" ref="ga133aae6fc0d41bffab39ab223a7001de" args="(REG, BIT)" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CLEAR_BIT</b>(REG, BIT)&#160;&#160;&#160;((REG) &amp;= ~(BIT))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga822bb1bb9710d5f2fa6396b84e583c33"></a><!-- doxytag: member="stm32f4xx.h::READ_BIT" ref="ga822bb1bb9710d5f2fa6396b84e583c33" args="(REG, BIT)" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>READ_BIT</b>(REG, BIT)&#160;&#160;&#160;((REG) &amp; (BIT))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1378fbdda39f40b85420df55f41460ef"></a><!-- doxytag: member="stm32f4xx.h::CLEAR_REG" ref="ga1378fbdda39f40b85420df55f41460ef" args="(REG)" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CLEAR_REG</b>(REG)&#160;&#160;&#160;((REG) = (0x0))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga32f78bffcaf6d13023dcd7f05e0c4d57"></a><!-- doxytag: member="stm32f4xx.h::WRITE_REG" ref="ga32f78bffcaf6d13023dcd7f05e0c4d57" args="(REG, VAL)" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>WRITE_REG</b>(REG, VAL)&#160;&#160;&#160;((REG) = (VAL))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae7f188a4d26c9e713a48414783421071"></a><!-- doxytag: member="stm32f4xx.h::READ_REG" ref="gae7f188a4d26c9e713a48414783421071" args="(REG)" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>READ_REG</b>(REG)&#160;&#160;&#160;((REG))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6553c99f510c3bab8cc0a91602053247"></a><!-- doxytag: member="stm32f4xx.h::MODIFY_REG" ref="ga6553c99f510c3bab8cc0a91602053247" args="(REG, CLEARMASK, SETMASK)" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MODIFY_REG</b>(REG, CLEARMASK, SETMASK)&#160;&#160;&#160;WRITE_REG((REG), (((READ_REG(REG)) &amp; (~(CLEARMASK))) | (SETMASK)))</td></tr>
<tr><td colspan="2"><h2><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac3af4a32370fb28c4ade8bf2add80251"></a><!-- doxytag: member="stm32f4xx.h::IRQn_Type" ref="gac3af4a32370fb28c4ade8bf2add80251" args="" -->
typedef enum <a class="el" href="group___configuration__section__for___c_m_s_i_s.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">STM32F4XX Interrupt Number Definition, according to the selected device in <a class="el" href="group___library__configuration__section.html">Library_configuration_section</a>. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__types.html#gae9b1af5c037e57a98884758875d3a7c4">s32</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa980e2c02ba2305e0f489d5650655425"></a><!-- doxytag: member="stm32f4xx.h::s16" ref="gaa980e2c02ba2305e0f489d5650655425" args="" -->
typedef int16_t&#160;</td><td class="memItemRight" valign="bottom"><b>s16</b></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9e382f207c65ca13ab4ae98363aeda80"></a><!-- doxytag: member="stm32f4xx.h::s8" ref="ga9e382f207c65ca13ab4ae98363aeda80" args="" -->
typedef int8_t&#160;</td><td class="memItemRight" valign="bottom"><b>s8</b></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef const int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__types.html#gad97679599f3791409523fdb1c6156a28">sc32</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef const int16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__types.html#ga66ab742a0751bb4e7661b8e874f2ddda">sc16</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef const int8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__types.html#ga30e6c0f6718e1b6d26dc9d94ddcf9d11">sc8</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga476e2cb441f8e689433350ae2eeee510"></a><!-- doxytag: member="stm32f4xx.h::vs32" ref="ga476e2cb441f8e689433350ae2eeee510" args="" -->
typedef __IO int32_t&#160;</td><td class="memItemRight" valign="bottom"><b>vs32</b></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga19c9450d60abff7c6d3d35f31c10f83e"></a><!-- doxytag: member="stm32f4xx.h::vs16" ref="ga19c9450d60abff7c6d3d35f31c10f83e" args="" -->
typedef __IO int16_t&#160;</td><td class="memItemRight" valign="bottom"><b>vs16</b></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9e5a203f00d2906af9466f68b4e72277"></a><!-- doxytag: member="stm32f4xx.h::vs8" ref="ga9e5a203f00d2906af9466f68b4e72277" args="" -->
typedef __IO int8_t&#160;</td><td class="memItemRight" valign="bottom"><b>vs8</b></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef __I int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__types.html#gaec1d22666cf030b79051e5daa372fbc8">vsc32</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef __I int16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__types.html#ga369ae0177b957e5afa7c1e62312f97c3">vsc16</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef __I int8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__types.html#ga47463bcded079ac61d5da46aff497803">vsc8</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafaa62991928fb9fb18ff0db62a040aba"></a><!-- doxytag: member="stm32f4xx.h::u32" ref="gafaa62991928fb9fb18ff0db62a040aba" args="" -->
typedef uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>u32</b></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gace9d960e74685e2cd84b36132dbbf8aa"></a><!-- doxytag: member="stm32f4xx.h::u16" ref="gace9d960e74685e2cd84b36132dbbf8aa" args="" -->
typedef uint16_t&#160;</td><td class="memItemRight" valign="bottom"><b>u16</b></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga92c50087ca0e64fa93fc59402c55f8ca"></a><!-- doxytag: member="stm32f4xx.h::u8" ref="ga92c50087ca0e64fa93fc59402c55f8ca" args="" -->
typedef uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>u8</b></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef const uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__types.html#ga5b628e6a05856ff67e535fa391a57683">uc32</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef const uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__types.html#gabc715ea3779494b5a4f53173a397f7cb">uc16</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef const uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__types.html#gac74022c74a461f810e0d4fdc9bfea480">uc8</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0cd21c4793673b69ecd5fd673353a145"></a><!-- doxytag: member="stm32f4xx.h::vu32" ref="ga0cd21c4793673b69ecd5fd673353a145" args="" -->
typedef __IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>vu32</b></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga93d1a6b3dcfdded10a7b15548679fe0a"></a><!-- doxytag: member="stm32f4xx.h::vu16" ref="ga93d1a6b3dcfdded10a7b15548679fe0a" args="" -->
typedef __IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><b>vu16</b></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4a8fa9a2b4796540a6d65a04eb18e111"></a><!-- doxytag: member="stm32f4xx.h::vu8" ref="ga4a8fa9a2b4796540a6d65a04eb18e111" args="" -->
typedef __IO uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>vu8</b></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef __I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__types.html#ga2e08e321a35a55e72c5b3a507e76371f">vuc32</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef __I uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__types.html#ga7f6037565f0caa27727c8b871daf0d56">vuc16</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef __I uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__types.html#gab0ec90ac9b2c5864755998c8d37c264a">vuc8</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaacbd7ed539db0aacd973a0f6eca34074"></a><!-- doxytag: member="stm32f4xx.h::ITStatus" ref="gaacbd7ed539db0aacd973a0f6eca34074" args="" -->
typedef enum FlagStatus&#160;</td><td class="memItemRight" valign="bottom"><b>ITStatus</b></td></tr>
<tr><td colspan="2"><h2><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___configuration__section__for___c_m_s_i_s.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a> { <br/>
&#160;&#160;<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a> =  -14, 
<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a> =  -12, 
<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af">BusFault_IRQn</a> =  -11, 
<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a> =  -10, 
<br/>
&#160;&#160;<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a> =  -5, 
<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a> =  -4, 
<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a> =  -2, 
<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a> =  -1, 
<br/>
&#160;&#160;<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a> =  0, 
<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a> =  1, 
<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ac127cca7ae48bcf93924209f04e5e5a1">TAMP_STAMP_IRQn</a> =  2, 
<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a173ccc3f31df1f7e43de2ddeab3d1777">RTC_WKUP_IRQn</a> =  3, 
<br/>
&#160;&#160;<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a> =  4, 
<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a5710b22392997bac63daa5c999730f77">RCC_IRQn</a> =  5, 
<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</a> =  6, 
<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</a> =  7, 
<br/>
&#160;&#160;<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a082cb3f7839069a0715fd76c7eacbbc9">EXTI2_IRQn</a> =  8, 
<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083add889c84ba5de466ced209069e05d602">EXTI3_IRQn</a> =  9, 
<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</a> =  10, 
<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a9ee33e72512c4cfb301b216f4fb9d68c">DMA1_Stream0_IRQn</a> =  11, 
<br/>
&#160;&#160;<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aa45ca2c955060e2c2a7cbbe1d6753285">DMA1_Stream1_IRQn</a> =  12, 
<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a0d9ec75e4478e70235b705d5a6b3efd8">DMA1_Stream2_IRQn</a> =  13, 
<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083af77770e080206a7558decf09344fb2e2">DMA1_Stream3_IRQn</a> =  14, 
<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aee2aaf365c6c297a63cee41ecae2301a">DMA1_Stream4_IRQn</a> =  15, 
<br/>
&#160;&#160;<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ac92efa72399fe58fa615d8bf8fd64a4e">DMA1_Stream5_IRQn</a> =  16, 
<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aef5e2b68f62f6f1781fab894f0b8f486">DMA1_Stream6_IRQn</a> =  17, 
<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a4d69175258ae261dd545001e810421b3">ADC_IRQn</a> =  18, 
<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a9ceb5175f7c10cf436955173c2246877">CAN1_TX_IRQn</a> =  19, 
<br/>
&#160;&#160;<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab6bf73ac43a9856b3f2759a59f3d25b5">CAN1_RX0_IRQn</a> =  20, 
<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083af71ef06c4f9ff0e1691c21ff3670acd4">CAN1_RX1_IRQn</a> =  21, 
<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a0f5f129d88a5606a378811e43039e274">CAN1_SCE_IRQn</a> =  22, 
<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a> =  23, 
<br/>
&#160;&#160;<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab35b4ce63cfb11453f84a3695c6df368">TIM1_BRK_TIM9_IRQn</a> =  24, 
<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aa3879e49013035601e17f83a51e0829f">TIM1_UP_TIM10_IRQn</a> =  25, 
<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab1a744bdceb8eface6ff57dd036e608e">TIM1_TRG_COM_TIM11_IRQn</a> =  26, 
<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a> =  27, 
<br/>
&#160;&#160;<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a> =  28, 
<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a> =  29, 
<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a368b899ca740b9ae0d75841f3abf68c4">TIM4_IRQn</a> =  30, 
<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a> =  31, 
<br/>
&#160;&#160;<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a> =  32, 
<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3020193786527c47d2e4d8c92ceee804">I2C2_EV_IRQn</a> =  33, 
<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a60c35f2d48d512bd6818bc9fef7053d7">I2C2_ER_IRQn</a> =  34, 
<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a> =  35, 
<br/>
&#160;&#160;<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a> =  36, 
<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a> =  37, 
<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a> =  38, 
<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083afb13802afc1f5fdf5c90e73ee99e5ff3">USART3_IRQn</a> =  39, 
<br/>
&#160;&#160;<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a> =  40, 
<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a> =  41, 
<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aa612f35c4440359c35acbaa3c1458c5f">OTG_FS_WKUP_IRQn</a> =  42, 
<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3e01328006d19f7d32354271b9f61dce">TIM8_BRK_TIM12_IRQn</a> =  43, 
<br/>
&#160;&#160;<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aa8d8f67a98f24de6f0b36ad6b1f29a7d">TIM8_UP_TIM13_IRQn</a> =  44, 
<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ae252b31c3a341acbe9a467e243137307">TIM8_TRG_COM_TIM14_IRQn</a> =  45, 
<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a637750639eff4e2b4aae80ed6f3cf67f">TIM8_CC_IRQn</a> =  46, 
<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aedaa9c14e7e5fa9c0dcbb0c2455546e8">DMA1_Stream7_IRQn</a> =  47, 
<br/>
&#160;&#160;<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a70450df88125476d5771f2ff3f562536">FSMC_IRQn</a> =  48, 
<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a16fe70a39348f3f27906dc268b5654e3">SDIO_IRQn</a> =  49, 
<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aed2eb3f4bb721d55fcc1003125956645">TIM5_IRQn</a> =  50, 
<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a4e9331739fb76a2ca7781fede070ae44">SPI3_IRQn</a> =  51, 
<br/>
&#160;&#160;<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5">UART4_IRQn</a> =  52, 
<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ac55a11a64aae7432544d0ab0d4f7de09">UART5_IRQn</a> =  53, 
<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a5f581e9aedfaccd9b1db9ec793804b45">TIM6_DAC_IRQn</a> =  54, 
<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a53cadc1e164ec85d0ea4cd143608e8e1">TIM7_IRQn</a> =  55, 
<br/>
&#160;&#160;<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a1e5055722630fd4b12aff421964c2ebb">DMA2_Stream0_IRQn</a> =  56, 
<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a98abb3f02c1feb3831706bc1b82307cb">DMA2_Stream1_IRQn</a> =  57, 
<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083abf5e189f3ac7aad9f65e65ea5a0f3b36">DMA2_Stream2_IRQn</a> =  58, 
<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3ff8f3439f509e6e985eb960e63e1be4">DMA2_Stream3_IRQn</a> =  59, 
<br/>
&#160;&#160;<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ae54eb8b30273b38a0576f75aba24eec0">DMA2_Stream4_IRQn</a> =  60, 
<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ad71328dd95461b7c55b568cf25966f6a">ETH_IRQn</a> =  61, 
<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a0485578005e12c2e2c0fb253a844ec6f">ETH_WKUP_IRQn</a> =  62, 
<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083af6b8fbc990ac71c8425647bb684788a4">CAN2_TX_IRQn</a> =  63, 
<br/>
&#160;&#160;<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a851fd2f2ab1418710e7da80e1bdf348a">CAN2_RX0_IRQn</a> =  64, 
<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab5023ff845be31a488ab63a0b8cf2b7a">CAN2_RX1_IRQn</a> =  65, 
<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a56c0b5758f26f31494e74aab9273f9fd">CAN2_SCE_IRQn</a> =  66, 
<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aa60a30b7ef03446a46fd72e084911f7e">OTG_FS_IRQn</a> =  67, 
<br/>
&#160;&#160;<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a933d4686213973abc01845a3da1c8a03">DMA2_Stream5_IRQn</a> =  68, 
<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a21570761ad0b5ed751adc831691b7800">DMA2_Stream6_IRQn</a> =  69, 
<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3d4cc0cd9b4d71e7ee002c4f8c1f8a77">DMA2_Stream7_IRQn</a> =  70, 
<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aa92bcb2bc3a87be869f05c5b07f04b8c">USART6_IRQn</a> =  71, 
<br/>
&#160;&#160;<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a8326db2d570cb865ffa1d49fa29d562a">I2C3_EV_IRQn</a> =  72, 
<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6e954232d164a6942ebc7a6bd6f7736e">I2C3_ER_IRQn</a> =  73, 
<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a60b6cc4b6dbeca39e29a475d26c9e080">OTG_HS_EP1_OUT_IRQn</a> =  74, 
<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a1b040a7f76278a73cf5ea4c51f1be047">OTG_HS_EP1_IN_IRQn</a> =  75, 
<br/>
&#160;&#160;<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a9e5c9d81dd3985a88094f8158c0f0267">OTG_HS_WKUP_IRQn</a> =  76, 
<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aad2d5e47d27fe3a02f7059b20bb729c0">OTG_HS_IRQn</a> =  77, 
<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ace3c0fc2c4d05a7c02e3c987da5bc8e8">DCMI_IRQn</a> =  78, 
<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a70c9645bf48ca539510cc8f7d974f017">CRYP_IRQn</a> =  79, 
<br/>
&#160;&#160;<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a86a161642b54055f9bbea3937e6352de">HASH_RNG_IRQn</a> =  80, 
<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aa6b8ff01b016a798c6e639728c179e4f">FPU_IRQn</a> =  81
<br/>
 }</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">STM32F4XX Interrupt Number Definition, according to the selected device in <a class="el" href="group___library__configuration__section.html">Library_configuration_section</a>.  <a href="group___configuration__section__for___c_m_s_i_s.html#ga666eb0caeb12ec0e281415592ae89083">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><b>FlagStatus</b> { <b>RESET</b> =  0, 
<b>SET</b> =  !RESET
 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><b>FunctionalState</b> { <b>DISABLE</b> =  0, 
<b>ENABLE</b> =  !DISABLE
 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><b>ErrorStatus</b> { <b>ERROR</b> =  0, 
<b>SUCCESS</b> =  !ERROR
 }</td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock"><dl class="author"><dt><b>Author:</b></dt><dd>MCD Application Team </dd></dl>
<dl class="version"><dt><b>Version:</b></dt><dd>V1.0.0 </dd></dl>
<dl class="date"><dt><b>Date:</b></dt><dd>30-September-2011 The file is the unique include file that the application programmer is using in the C source code, usually in <a class="el" href="main_8c.html" title="Sample STM32F4 project.">main.c</a>. This file contains:<ul>
<li>Configuration section that allows to select:<ul>
<li>The device used in the target application</li>
<li>To use or not the peripherals drivers in application code(i.e. code will be based on direct access to peripherals registers rather than drivers API), this option is controlled by "#define USE_STDPERIPH_DRIVER"</li>
<li>To change few application-specific parameters such as the HSE crystal frequency</li>
</ul>
</li>
<li>Data structures and the address mapping for all peripherals</li>
<li>Peripheral's registers declarations and bits definition</li>
<li>Macros to access peripherals registers hardware</li>
</ul>
</dd></dl>
<dl class="attention"><dt><b>Attention:</b></dt><dd></dd></dl>
<p>THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.</p>
<h2><center>&copy; COPYRIGHT 2011 STMicroelectronics</center></h2>
</div></div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Fri Mar 23 2012 00:11:22 for stm32f4_blink_led by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
