C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlib C:/Users/18019/Documents/UofU/SPRING2023/capstoneProject/MemoryVHDL/NeuralNet/NeuralNet.cache/compile_simlib/modelsim/sid_v8_0_17
C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vmap sid_v8_0_17 C:/Users/18019/Documents/UofU/SPRING2023/capstoneProject/MemoryVHDL/NeuralNet/NeuralNet.cache/compile_simlib/modelsim/sid_v8_0_17
C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom  -93 -work sid_v8_0_17 -f C:\Users\18019\Documents\UofU\SPRING2023\capstoneProject\MemoryVHDL\NeuralNet\NeuralNet.cache\compile_simlib\modelsim/sid_v8_0_17/.cxl.vhdl.sid_v8_0_17.sid_v8_0_17.nt64.cmf
