Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Tue Dec  9 19:01:00 2025
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    15 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              56 |           29 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             192 |           52 |
| Yes          | No                    | No                     |              16 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              65 |           17 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                           Enable Signal                           |                    Set/Reset Signal                   | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------------------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+
|  CLK_IBUF_BUFG | Inst_Gestor_ascensor/Inst_FSM/FSM_onehot_current_state[5]_i_1_n_0 | EMER_IBUF                                             |                1 |              6 |         6.00 |
|  CLK_IBUF_BUFG | Inst_Gestor_salidas/Inst_Piso/contador1_carry__3_n_7              |                                                       |                4 |              7 |         1.75 |
|  CLK_IBUF_BUFG | Inst_Gestor_salidas/Inst_Piso/mostrar_piso_0                      |                                                       |                4 |              9 |         2.25 |
|  CLK_IBUF_BUFG | Inst_Gestor_ascensor/Inst_FSM/abrir_timer[26]_i_2_n_0             | Inst_Gestor_ascensor/Inst_FSM/abrir_timer[26]_i_1_n_0 |                8 |             27 |         3.38 |
|  CLK_IBUF_BUFG |                                                                   | Inst_Gestor_salidas/Inst_Piso/contador1_carry__3_n_7  |                8 |             32 |         4.00 |
|  CLK_IBUF_BUFG |                                                                   | Inst_Gestor_entradas/Inst_edge2/sreg                  |                8 |             32 |         4.00 |
|  CLK_IBUF_BUFG |                                                                   | Inst_Gestor_entradas/Inst_edge3/sreg                  |                9 |             32 |         3.56 |
|  CLK_IBUF_BUFG |                                                                   | Inst_Gestor_entradas/Inst_edge4/sreg                  |                9 |             32 |         3.56 |
|  CLK_IBUF_BUFG |                                                                   | Inst_Gestor_entradas/Inst_edge5/sreg                  |                9 |             32 |         3.56 |
|  CLK_IBUF_BUFG |                                                                   | Inst_Gestor_entradas/Inst_edge1/sreg                  |                9 |             32 |         3.56 |
|  CLK_IBUF_BUFG | Inst_Gestor_ascensor/Inst_FSM/puertas_in                          | Inst_Gestor_ascensor/Inst_FSM/counter                 |                8 |             32 |         4.00 |
|  CLK_IBUF_BUFG |                                                                   |                                                       |               29 |             56 |         1.93 |
+----------------+-------------------------------------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+


