{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1603386209281 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1603386209282 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 22 20:03:27 2020 " "Processing started: Thu Oct 22 20:03:27 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1603386209282 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1603386209282 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1603386209282 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1603386209997 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lab4.v(60) " "Verilog HDL information at lab4.v(60): always construct contains both blocking and non-blocking assignments" {  } { { "lab4.v" "" { Text "E:/study/Labs/interf/lab4/lab4.v" 60 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1603386210039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4.v 3 3 " "Found 3 design units, including 3 entities, in source file lab4.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4 " "Found entity 1: lab4" {  } { { "lab4.v" "" { Text "E:/study/Labs/interf/lab4/lab4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1603386210041 ""} { "Info" "ISGN_ENTITY_NAME" "2 ADC_controller " "Found entity 2: ADC_controller" {  } { { "lab4.v" "" { Text "E:/study/Labs/interf/lab4/lab4.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1603386210041 ""} { "Info" "ISGN_ENTITY_NAME" "3 clock_divider " "Found entity 3: clock_divider" {  } { { "lab4.v" "" { Text "E:/study/Labs/interf/lab4/lab4.v" 207 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1603386210041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1603386210041 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_inner lab4.v(4) " "Verilog HDL Implicit Net warning at lab4.v(4): created implicit net for \"clk_inner\"" {  } { { "lab4.v" "" { Text "E:/study/Labs/interf/lab4/lab4.v" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1603386210041 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab4 " "Elaborating entity \"lab4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1603386210065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:clk_div " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:clk_div\"" {  } { { "lab4.v" "clk_div" { Text "E:/study/Labs/interf/lab4/lab4.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1603386210072 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 lab4.v(215) " "Verilog HDL assignment warning at lab4.v(215): truncated value with size 32 to match size of target (3)" {  } { { "lab4.v" "" { Text "E:/study/Labs/interf/lab4/lab4.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1603386210073 "|lab4|clock_divider:clk_div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_controller ADC_controller:adc_contr " "Elaborating entity \"ADC_controller\" for hierarchy \"ADC_controller:adc_contr\"" {  } { { "lab4.v" "adc_contr" { Text "E:/study/Labs/interf/lab4/lab4.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1603386210078 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 lab4.v(140) " "Verilog HDL assignment warning at lab4.v(140): truncated value with size 32 to match size of target (13)" {  } { { "lab4.v" "" { Text "E:/study/Labs/interf/lab4/lab4.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1603386210081 "|lab4|ADC_controller:adc_contr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 lab4.v(143) " "Verilog HDL assignment warning at lab4.v(143): truncated value with size 32 to match size of target (13)" {  } { { "lab4.v" "" { Text "E:/study/Labs/interf/lab4/lab4.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1603386210081 "|lab4|ADC_controller:adc_contr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 lab4.v(151) " "Verilog HDL assignment warning at lab4.v(151): truncated value with size 32 to match size of target (13)" {  } { { "lab4.v" "" { Text "E:/study/Labs/interf/lab4/lab4.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1603386210081 "|lab4|ADC_controller:adc_contr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 lab4.v(160) " "Verilog HDL assignment warning at lab4.v(160): truncated value with size 32 to match size of target (13)" {  } { { "lab4.v" "" { Text "E:/study/Labs/interf/lab4/lab4.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1603386210082 "|lab4|ADC_controller:adc_contr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 lab4.v(172) " "Verilog HDL assignment warning at lab4.v(172): truncated value with size 32 to match size of target (13)" {  } { { "lab4.v" "" { Text "E:/study/Labs/interf/lab4/lab4.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1603386210082 "|lab4|ADC_controller:adc_contr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 lab4.v(180) " "Verilog HDL assignment warning at lab4.v(180): truncated value with size 32 to match size of target (13)" {  } { { "lab4.v" "" { Text "E:/study/Labs/interf/lab4/lab4.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1603386210083 "|lab4|ADC_controller:adc_contr"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "lab4.v(182) " "Verilog HDL Case Statement information at lab4.v(182): all case item expressions in this case statement are onehot" {  } { { "lab4.v" "" { Text "E:/study/Labs/interf/lab4/lab4.v" 182 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1 1603386210083 "|lab4|ADC_controller:adc_contr"}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1603386211062 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/study/Labs/interf/lab4/output_files/lab4.map.smsg " "Generated suppressed messages file E:/study/Labs/interf/lab4/output_files/lab4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1603386211089 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1603386211158 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1603386211158 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "251 " "Implemented 251 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1603386211186 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1603386211186 ""} { "Info" "ICUT_CUT_TM_LCELLS" "237 " "Implemented 237 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1603386211186 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1603386211186 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "463 " "Peak virtual memory: 463 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1603386211212 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 22 20:03:31 2020 " "Processing ended: Thu Oct 22 20:03:31 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1603386211212 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1603386211212 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1603386211212 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1603386211212 ""}
