$date
	Sat Oct  1 16:15:42 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module dec2to4_tb $end
$var wire 4 ! y [3:0] $end
$var reg 2 " inp [1:0] $end
$var integer 32 # i [31:0] $end
$scope module q1 $end
$var wire 1 $ en $end
$var wire 2 % inp [1:0] $end
$var reg 4 & y [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1110 &
b0 %
1$
b0 #
b0 "
b1110 !
$end
#20
b1101 !
b1101 &
b1 "
b1 %
b1 #
#40
b1011 !
b1011 &
b10 "
b10 %
b10 #
#60
b111 !
b111 &
b11 "
b11 %
b11 #
#80
b100 #
