// Seed: 590068892
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_4;
  assign module_2.id_3 = 0;
  assign id_1 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
endmodule
module module_2;
  assign id_1 = 1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  assign id_1 = "" > 1;
  assign id_1 = !id_1;
  tri1 id_2;
  assign id_2 = 1;
  wand id_3;
  assign id_2 = id_2;
  assign (strong1, pull0) id_3 = 1'b0;
  id_4(
      .id_0(id_1), .id_1({id_3, 1, 1}), .id_2(1)
  );
endmodule
