Starting Compare_unit testbench...
=================================
Test case 1 	| Inputs: A=00 	 B=00 	| Output: 1 	| Expected: 1 	| -> PASS
Test case 2 	| Inputs: A=00 	 B=01 	| Output: 1 	| Expected: 1 	| -> PASS
Test case 3 	| Inputs: A=00 	 B=10 	| Output: 1 	| Expected: 1 	| -> PASS
Test case 4 	| Inputs: A=00 	 B=11 	| Output: 1 	| Expected: 1 	| -> PASS
Test case 5 	| Inputs: A=01 	 B=00 	| Output: 0 	| Expected: 0 	| -> PASS
Test case 6 	| Inputs: A=01 	 B=01 	| Output: 1 	| Expected: 1 	| -> PASS
Test case 7 	| Inputs: A=01 	 B=10 	| Output: 1 	| Expected: 1 	| -> PASS
Test case 8 	| Inputs: A=01 	 B=11 	| Output: 1 	| Expected: 1 	| -> PASS
Test case 9 	| Inputs: A=10 	 B=00 	| Output: 0 	| Expected: 0 	| -> PASS
Test case 10 	| Inputs: A=10 	 B=01 	| Output: 0 	| Expected: 0 	| -> PASS
Test case 11 	| Inputs: A=10 	 B=10 	| Output: 1 	| Expected: 1 	| -> PASS
Test case 12 	| Inputs: A=10 	 B=11 	| Output: 1 	| Expected: 1 	| -> PASS
Test case 13 	| Inputs: A=11 	 B=00 	| Output: 0 	| Expected: 0 	| -> PASS
Test case 14 	| Inputs: A=11 	 B=01 	| Output: 0 	| Expected: 0 	| -> PASS
Test case 15 	| Inputs: A=11 	 B=10 	| Output: 0 	| Expected: 0 	| -> PASS
Test case 16 	| Inputs: A=11 	 B=11 	| Output: 1 	| Expected: 1 	| -> PASS

Test Summary:
=============
Total tests : 16
Passed      : 16
Failed      : 0
Pass rate   : 100.00%
- tb_compare.sv:151: Verilog $finish
