`timescale 1ns/100ps

module ad_edge_detect #(
    parameter EDGE = 0
) (
    input       clk,
    input       rst,

    input       signal_in,
    output reg  signal_out
);

    localparam POS_EDGE = 0;
    localparam NEG_EDGE = 1;
    localparam ANY_EDGE = 2;

    reg        ff_m1 = 0;
    // reg        ff_m2 = 0;

    always @(posedge clk) begin
        if (rst == 1) begin
            ff_m1 <= 0;
        end else begin
            ff_m1 <= signal_in;
        end
    end

    always @(posedge clk) begin
        if (rst == 1) begin
            signal_out <= 1'b0;
        end else begin
            if (EDGE == POS_EDGE) begin
                signal_out <= signal_in & ~ff_m1;
            end else if (EDGE == NEG_EDGE) begin
                signal_out <= ~signal_in & ff_m1;
            end else begin
                signal_out <= signal_in ^ ff_m1;
            end
        end
    end

endmodule