<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ydsreg.h source code [netbsd/sys/dev/pci/ydsreg.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="effect_slot_ctrl_bank,play_slot_ctrl_bank,play_slot_table,rec_slot,rec_slot_ctrl,rec_slot_ctrl_bank "/>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/pci/ydsreg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>pci</a>/<a href='ydsreg.h.html'>ydsreg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: ydsreg.h,v 1.6 2005/12/11 12:22:51 christos Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 2000, 2001 Kazuki Sakamoto and Minoura Makoto.</i></td></tr>
<tr><th id="5">5</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="8">8</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="9">9</th><td><i> * are met:</i></td></tr>
<tr><th id="10">10</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="11">11</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="12">12</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="13">13</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="14">14</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="15">15</th><td><i> *</i></td></tr>
<tr><th id="16">16</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR</i></td></tr>
<tr><th id="17">17</th><td><i> * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES</i></td></tr>
<tr><th id="18">18</th><td><i> * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.</i></td></tr>
<tr><th id="19">19</th><td><i> * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,</i></td></tr>
<tr><th id="20">20</th><td><i> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT</i></td></tr>
<tr><th id="21">21</th><td><i> * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</i></td></tr>
<tr><th id="22">22</th><td><i> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</i></td></tr>
<tr><th id="23">23</th><td><i> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</i></td></tr>
<tr><th id="24">24</th><td><i> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF</i></td></tr>
<tr><th id="25">25</th><td><i> * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="26">26</th><td><i> */</i></td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><i>/*</i></td></tr>
<tr><th id="29">29</th><td><i> * YMF724/740/744/754 registers</i></td></tr>
<tr><th id="30">30</th><td><i> */</i></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><u>#<span data-ppcond="32">ifndef</span> <span class="macro" data-ref="_M/_DEV_PCI_YDSREG_H_">_DEV_PCI_YDSREG_H_</span></u></td></tr>
<tr><th id="33">33</th><td><u>#define	<dfn class="macro" id="_M/_DEV_PCI_YDSREG_H_" data-ref="_M/_DEV_PCI_YDSREG_H_">_DEV_PCI_YDSREG_H_</dfn></u></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><i>/*</i></td></tr>
<tr><th id="36">36</th><td><i> * PCI Config Registers</i></td></tr>
<tr><th id="37">37</th><td><i> */</i></td></tr>
<tr><th id="38">38</th><td><u>#define	<dfn class="macro" id="_M/YDS_PCI_MBA" data-ref="_M/YDS_PCI_MBA">YDS_PCI_MBA</dfn>		0x10</u></td></tr>
<tr><th id="39">39</th><td><u>#define	<dfn class="macro" id="_M/YDS_PCI_LEGACY" data-ref="_M/YDS_PCI_LEGACY">YDS_PCI_LEGACY</dfn>		0x40</u></td></tr>
<tr><th id="40">40</th><td><u># define <dfn class="macro" id="_M/YDS_PCI_LEGACY_SBEN" data-ref="_M/YDS_PCI_LEGACY_SBEN">YDS_PCI_LEGACY_SBEN</dfn>	0x0001</u></td></tr>
<tr><th id="41">41</th><td><u># define <dfn class="macro" id="_M/YDS_PCI_LEGACY_FMEN" data-ref="_M/YDS_PCI_LEGACY_FMEN">YDS_PCI_LEGACY_FMEN</dfn>	0x0002</u></td></tr>
<tr><th id="42">42</th><td><u># define <dfn class="macro" id="_M/YDS_PCI_LEGACY_JPEN" data-ref="_M/YDS_PCI_LEGACY_JPEN">YDS_PCI_LEGACY_JPEN</dfn>	0x0004</u></td></tr>
<tr><th id="43">43</th><td><u># define <dfn class="macro" id="_M/YDS_PCI_LEGACY_MEN" data-ref="_M/YDS_PCI_LEGACY_MEN">YDS_PCI_LEGACY_MEN</dfn>	0x0008</u></td></tr>
<tr><th id="44">44</th><td><u># define <dfn class="macro" id="_M/YDS_PCI_LEGACY_MIEN" data-ref="_M/YDS_PCI_LEGACY_MIEN">YDS_PCI_LEGACY_MIEN</dfn>	0x0010</u></td></tr>
<tr><th id="45">45</th><td><u># define <dfn class="macro" id="_M/YDS_PCI_LEGACY_IO" data-ref="_M/YDS_PCI_LEGACY_IO">YDS_PCI_LEGACY_IO</dfn>	0x0020</u></td></tr>
<tr><th id="46">46</th><td><u># define <dfn class="macro" id="_M/YDS_PCI_LEGACY_SDMA0" data-ref="_M/YDS_PCI_LEGACY_SDMA0">YDS_PCI_LEGACY_SDMA0</dfn>	0x0000</u></td></tr>
<tr><th id="47">47</th><td><u># define <dfn class="macro" id="_M/YDS_PCI_LEGACY_SDMA1" data-ref="_M/YDS_PCI_LEGACY_SDMA1">YDS_PCI_LEGACY_SDMA1</dfn>	0x0040</u></td></tr>
<tr><th id="48">48</th><td><u># define <dfn class="macro" id="_M/YDS_PCI_LEGACY_SDMA3" data-ref="_M/YDS_PCI_LEGACY_SDMA3">YDS_PCI_LEGACY_SDMA3</dfn>	0x00c0</u></td></tr>
<tr><th id="49">49</th><td><u># define <dfn class="macro" id="_M/YDS_PCI_LEGACY_SBIRQ5" data-ref="_M/YDS_PCI_LEGACY_SBIRQ5">YDS_PCI_LEGACY_SBIRQ5</dfn>	0x0000</u></td></tr>
<tr><th id="50">50</th><td><u># define <dfn class="macro" id="_M/YDS_PCI_LEGACY_SBIRQ7" data-ref="_M/YDS_PCI_LEGACY_SBIRQ7">YDS_PCI_LEGACY_SBIRQ7</dfn>	0x0100</u></td></tr>
<tr><th id="51">51</th><td><u># define <dfn class="macro" id="_M/YDS_PCI_LEGACY_SBIRQ9" data-ref="_M/YDS_PCI_LEGACY_SBIRQ9">YDS_PCI_LEGACY_SBIRQ9</dfn>	0x0200</u></td></tr>
<tr><th id="52">52</th><td><u># define <dfn class="macro" id="_M/YDS_PCI_LEGACY_SBIRQ10" data-ref="_M/YDS_PCI_LEGACY_SBIRQ10">YDS_PCI_LEGACY_SBIRQ10</dfn>	0x0300</u></td></tr>
<tr><th id="53">53</th><td><u># define <dfn class="macro" id="_M/YDS_PCI_LEGACY_SBIRQ11" data-ref="_M/YDS_PCI_LEGACY_SBIRQ11">YDS_PCI_LEGACY_SBIRQ11</dfn>	0x0400</u></td></tr>
<tr><th id="54">54</th><td><u># define <dfn class="macro" id="_M/YDS_PCI_LEGACY_MPUIRQ5" data-ref="_M/YDS_PCI_LEGACY_MPUIRQ5">YDS_PCI_LEGACY_MPUIRQ5</dfn>	0x0000</u></td></tr>
<tr><th id="55">55</th><td><u># define <dfn class="macro" id="_M/YDS_PCI_LEGACY_MPUIRQ7" data-ref="_M/YDS_PCI_LEGACY_MPUIRQ7">YDS_PCI_LEGACY_MPUIRQ7</dfn>	0x0800</u></td></tr>
<tr><th id="56">56</th><td><u># define <dfn class="macro" id="_M/YDS_PCI_LEGACY_MPUIRQ9" data-ref="_M/YDS_PCI_LEGACY_MPUIRQ9">YDS_PCI_LEGACY_MPUIRQ9</dfn>	0x1000</u></td></tr>
<tr><th id="57">57</th><td><u># define <dfn class="macro" id="_M/YDS_PCI_LEGACY_MPUIRQ10" data-ref="_M/YDS_PCI_LEGACY_MPUIRQ10">YDS_PCI_LEGACY_MPUIRQ10</dfn> 0x1800</u></td></tr>
<tr><th id="58">58</th><td><u># define <dfn class="macro" id="_M/YDS_PCI_LEGACY_MPUIRQ11" data-ref="_M/YDS_PCI_LEGACY_MPUIRQ11">YDS_PCI_LEGACY_MPUIRQ11</dfn> 0x2000</u></td></tr>
<tr><th id="59">59</th><td><u># define <dfn class="macro" id="_M/YDS_PCI_LEGACY_SIEN" data-ref="_M/YDS_PCI_LEGACY_SIEN">YDS_PCI_LEGACY_SIEN</dfn>	0x4000</u></td></tr>
<tr><th id="60">60</th><td><u># define <dfn class="macro" id="_M/YDS_PCI_LEGACY_LAD" data-ref="_M/YDS_PCI_LEGACY_LAD">YDS_PCI_LEGACY_LAD</dfn>	0x8000</u></td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td><u># define <dfn class="macro" id="_M/YDS_PCI_EX_LEGACY_FMIO_388" data-ref="_M/YDS_PCI_EX_LEGACY_FMIO_388">YDS_PCI_EX_LEGACY_FMIO_388</dfn>	(0x0000 &lt;&lt; 16)</u></td></tr>
<tr><th id="63">63</th><td><u># define <dfn class="macro" id="_M/YDS_PCI_EX_LEGACY_FMIO_398" data-ref="_M/YDS_PCI_EX_LEGACY_FMIO_398">YDS_PCI_EX_LEGACY_FMIO_398</dfn>	(0x0001 &lt;&lt; 16)</u></td></tr>
<tr><th id="64">64</th><td><u># define <dfn class="macro" id="_M/YDS_PCI_EX_LEGACY_FMIO_3A0" data-ref="_M/YDS_PCI_EX_LEGACY_FMIO_3A0">YDS_PCI_EX_LEGACY_FMIO_3A0</dfn>	(0x0002 &lt;&lt; 16)</u></td></tr>
<tr><th id="65">65</th><td><u># define <dfn class="macro" id="_M/YDS_PCI_EX_LEGACY_FMIO_3A8" data-ref="_M/YDS_PCI_EX_LEGACY_FMIO_3A8">YDS_PCI_EX_LEGACY_FMIO_3A8</dfn>	(0x0003 &lt;&lt; 16)</u></td></tr>
<tr><th id="66">66</th><td><u># define <dfn class="macro" id="_M/YDS_PCI_EX_LEGACY_SBIO_220" data-ref="_M/YDS_PCI_EX_LEGACY_SBIO_220">YDS_PCI_EX_LEGACY_SBIO_220</dfn>	(0x0000 &lt;&lt; 16)</u></td></tr>
<tr><th id="67">67</th><td><u># define <dfn class="macro" id="_M/YDS_PCI_EX_LEGACY_SBIO_240" data-ref="_M/YDS_PCI_EX_LEGACY_SBIO_240">YDS_PCI_EX_LEGACY_SBIO_240</dfn>	(0x0004 &lt;&lt; 16)</u></td></tr>
<tr><th id="68">68</th><td><u># define <dfn class="macro" id="_M/YDS_PCI_EX_LEGACY_SBIO_260" data-ref="_M/YDS_PCI_EX_LEGACY_SBIO_260">YDS_PCI_EX_LEGACY_SBIO_260</dfn>	(0x0008 &lt;&lt; 16)</u></td></tr>
<tr><th id="69">69</th><td><u># define <dfn class="macro" id="_M/YDS_PCI_EX_LEGACY_SBIO_280" data-ref="_M/YDS_PCI_EX_LEGACY_SBIO_280">YDS_PCI_EX_LEGACY_SBIO_280</dfn>	(0x000c &lt;&lt; 16)</u></td></tr>
<tr><th id="70">70</th><td><u># define <dfn class="macro" id="_M/YDS_PCI_EX_LEGACY_MPUIO_330" data-ref="_M/YDS_PCI_EX_LEGACY_MPUIO_330">YDS_PCI_EX_LEGACY_MPUIO_330</dfn>	(0x0000 &lt;&lt; 16)</u></td></tr>
<tr><th id="71">71</th><td><u># define <dfn class="macro" id="_M/YDS_PCI_EX_LEGACY_MPUIO_300" data-ref="_M/YDS_PCI_EX_LEGACY_MPUIO_300">YDS_PCI_EX_LEGACY_MPUIO_300</dfn>	(0x0010 &lt;&lt; 16)</u></td></tr>
<tr><th id="72">72</th><td><u># define <dfn class="macro" id="_M/YDS_PCI_EX_LEGACY_MPUIO_332" data-ref="_M/YDS_PCI_EX_LEGACY_MPUIO_332">YDS_PCI_EX_LEGACY_MPUIO_332</dfn>	(0x0020 &lt;&lt; 16)</u></td></tr>
<tr><th id="73">73</th><td><u># define <dfn class="macro" id="_M/YDS_PCI_EX_LEGACY_MPUIO_334" data-ref="_M/YDS_PCI_EX_LEGACY_MPUIO_334">YDS_PCI_EX_LEGACY_MPUIO_334</dfn>	(0x0030 &lt;&lt; 16)</u></td></tr>
<tr><th id="74">74</th><td><u># define <dfn class="macro" id="_M/YDS_PCI_EX_LEGACY_JSIO_201" data-ref="_M/YDS_PCI_EX_LEGACY_JSIO_201">YDS_PCI_EX_LEGACY_JSIO_201</dfn>	(0x0000 &lt;&lt; 16)</u></td></tr>
<tr><th id="75">75</th><td><u># define <dfn class="macro" id="_M/YDS_PCI_EX_LEGACY_JSIO_202" data-ref="_M/YDS_PCI_EX_LEGACY_JSIO_202">YDS_PCI_EX_LEGACY_JSIO_202</dfn>	(0x0040 &lt;&lt; 16)</u></td></tr>
<tr><th id="76">76</th><td><u># define <dfn class="macro" id="_M/YDS_PCI_EX_LEGACY_JSIO_204" data-ref="_M/YDS_PCI_EX_LEGACY_JSIO_204">YDS_PCI_EX_LEGACY_JSIO_204</dfn>	(0x0080 &lt;&lt; 16)</u></td></tr>
<tr><th id="77">77</th><td><u># define <dfn class="macro" id="_M/YDS_PCI_EX_LEGACY_JSIO_205" data-ref="_M/YDS_PCI_EX_LEGACY_JSIO_205">YDS_PCI_EX_LEGACY_JSIO_205</dfn>	(0x00c0 &lt;&lt; 16)</u></td></tr>
<tr><th id="78">78</th><td><u># define <dfn class="macro" id="_M/YDS_PCI_EX_LEGACY_MAIM" data-ref="_M/YDS_PCI_EX_LEGACY_MAIM">YDS_PCI_EX_LEGACY_MAIM</dfn>		(0x0100 &lt;&lt; 16)</u></td></tr>
<tr><th id="79">79</th><td><u># define <dfn class="macro" id="_M/YDS_PCI_EX_LEGACY_SMOD_PCI" data-ref="_M/YDS_PCI_EX_LEGACY_SMOD_PCI">YDS_PCI_EX_LEGACY_SMOD_PCI</dfn>	(0x0000 &lt;&lt; 16)</u></td></tr>
<tr><th id="80">80</th><td><u># define <dfn class="macro" id="_M/YDS_PCI_EX_LEGACY_SMOD_DISABLE" data-ref="_M/YDS_PCI_EX_LEGACY_SMOD_DISABLE">YDS_PCI_EX_LEGACY_SMOD_DISABLE</dfn>	(0x0800 &lt;&lt; 16)</u></td></tr>
<tr><th id="81">81</th><td><u># define <dfn class="macro" id="_M/YDS_PCI_EX_LEGACY_SMOD_DDMA" data-ref="_M/YDS_PCI_EX_LEGACY_SMOD_DDMA">YDS_PCI_EX_LEGACY_SMOD_DDMA</dfn>	(0x1000 &lt;&lt; 16)</u></td></tr>
<tr><th id="82">82</th><td><u># define <dfn class="macro" id="_M/YDS_PCI_EX_LEGACY_SBVER_3" data-ref="_M/YDS_PCI_EX_LEGACY_SBVER_3">YDS_PCI_EX_LEGACY_SBVER_3</dfn>	(0x0000 &lt;&lt; 16)</u></td></tr>
<tr><th id="83">83</th><td><u># define <dfn class="macro" id="_M/YDS_PCI_EX_LEGACY_SBVER_2" data-ref="_M/YDS_PCI_EX_LEGACY_SBVER_2">YDS_PCI_EX_LEGACY_SBVER_2</dfn>	(0x2000 &lt;&lt; 16)</u></td></tr>
<tr><th id="84">84</th><td><u># define <dfn class="macro" id="_M/YDS_PCI_EX_LEGACY_SBVER_1" data-ref="_M/YDS_PCI_EX_LEGACY_SBVER_1">YDS_PCI_EX_LEGACY_SBVER_1</dfn>	(0x4000 &lt;&lt; 16)</u></td></tr>
<tr><th id="85">85</th><td><u># define <dfn class="macro" id="_M/YDS_PCI_EX_LEGACY_IMOD" data-ref="_M/YDS_PCI_EX_LEGACY_IMOD">YDS_PCI_EX_LEGACY_IMOD</dfn>		(0x8000 &lt;&lt; 16)</u></td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td><u>#define	<dfn class="macro" id="_M/YDS_PCI_DSCTRL" data-ref="_M/YDS_PCI_DSCTRL">YDS_PCI_DSCTRL</dfn>		0x48</u></td></tr>
<tr><th id="88">88</th><td><u># define <dfn class="macro" id="_M/YDS_DSCTRL_CRST" data-ref="_M/YDS_DSCTRL_CRST">YDS_DSCTRL_CRST</dfn>	 0x0001</u></td></tr>
<tr><th id="89">89</th><td><u># define <dfn class="macro" id="_M/YDS_DSCTRL_WRST" data-ref="_M/YDS_DSCTRL_WRST">YDS_DSCTRL_WRST</dfn>	 0x0004</u></td></tr>
<tr><th id="90">90</th><td><u># define <dfn class="macro" id="_M/YDS_DSCTRL_ACLS" data-ref="_M/YDS_DSCTRL_ACLS">YDS_DSCTRL_ACLS</dfn>	 0x0008</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/YDS_PCI_DSPOWER1" data-ref="_M/YDS_PCI_DSPOWER1">YDS_PCI_DSPOWER1</dfn>	0x4a</u></td></tr>
<tr><th id="92">92</th><td><u># define <dfn class="macro" id="_M/YDS_DSPOWER1_DMC" data-ref="_M/YDS_DSPOWER1_DMC">YDS_DSPOWER1_DMC</dfn>	 0x0001</u></td></tr>
<tr><th id="93">93</th><td><u># define <dfn class="macro" id="_M/YDS_DSPOWER1_DPLL" data-ref="_M/YDS_DSPOWER1_DPLL">YDS_DSPOWER1_DPLL</dfn>	 0x0002</u></td></tr>
<tr><th id="94">94</th><td><u># define <dfn class="macro" id="_M/YDS_DSPOWER1_JSR" data-ref="_M/YDS_DSPOWER1_JSR">YDS_DSPOWER1_JSR</dfn>	 0x0040</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/YDS_PCI_DISTDMA" data-ref="_M/YDS_PCI_DISTDMA">YDS_PCI_DISTDMA</dfn>		0x4c</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/YDS_PCI_DSPOWER2" data-ref="_M/YDS_PCI_DSPOWER2">YDS_PCI_DSPOWER2</dfn>	0x4e</u></td></tr>
<tr><th id="97">97</th><td><u># define <dfn class="macro" id="_M/YDS_DSPOWER2_CMCD" data-ref="_M/YDS_DSPOWER2_CMCD">YDS_DSPOWER2_CMCD</dfn>	 0x0001</u></td></tr>
<tr><th id="98">98</th><td><u># define <dfn class="macro" id="_M/YDS_DSPOWER2_PSFM" data-ref="_M/YDS_DSPOWER2_PSFM">YDS_DSPOWER2_PSFM</dfn>	 0x0002</u></td></tr>
<tr><th id="99">99</th><td><u># define <dfn class="macro" id="_M/YDS_DSPOWER2_PSSB" data-ref="_M/YDS_DSPOWER2_PSSB">YDS_DSPOWER2_PSSB</dfn>	 0x0004</u></td></tr>
<tr><th id="100">100</th><td><u># define <dfn class="macro" id="_M/YDS_DSPOWER2_PSMPU" data-ref="_M/YDS_DSPOWER2_PSMPU">YDS_DSPOWER2_PSMPU</dfn>	 0x0008</u></td></tr>
<tr><th id="101">101</th><td><u># define <dfn class="macro" id="_M/YDS_DSPOWER2_PSJOY" data-ref="_M/YDS_DSPOWER2_PSJOY">YDS_DSPOWER2_PSJOY</dfn>	 0x0010</u></td></tr>
<tr><th id="102">102</th><td><u># define <dfn class="macro" id="_M/YDS_DSPOWER2_PSPCA" data-ref="_M/YDS_DSPOWER2_PSPCA">YDS_DSPOWER2_PSPCA</dfn>	 0x0020</u></td></tr>
<tr><th id="103">103</th><td><u># define <dfn class="macro" id="_M/YDS_DSPOWER2_PSSRC" data-ref="_M/YDS_DSPOWER2_PSSRC">YDS_DSPOWER2_PSSRC</dfn>	 0x0040</u></td></tr>
<tr><th id="104">104</th><td><u># define <dfn class="macro" id="_M/YDS_DSPOWER2_PSZV" data-ref="_M/YDS_DSPOWER2_PSZV">YDS_DSPOWER2_PSZV</dfn>	 0x0080</u></td></tr>
<tr><th id="105">105</th><td><u># define <dfn class="macro" id="_M/YDS_DSPOWER2_PSDIT" data-ref="_M/YDS_DSPOWER2_PSDIT">YDS_DSPOWER2_PSDIT</dfn>	 0x0100</u></td></tr>
<tr><th id="106">106</th><td><u># define <dfn class="macro" id="_M/YDS_DSPOWER2_PSDIR" data-ref="_M/YDS_DSPOWER2_PSDIR">YDS_DSPOWER2_PSDIR</dfn>	 0x0200</u></td></tr>
<tr><th id="107">107</th><td><u># define <dfn class="macro" id="_M/YDS_DSPOWER2_PSACL" data-ref="_M/YDS_DSPOWER2_PSACL">YDS_DSPOWER2_PSACL</dfn>	 0x0400</u></td></tr>
<tr><th id="108">108</th><td><u># define <dfn class="macro" id="_M/YDS_DSPOWER2_PSIO" data-ref="_M/YDS_DSPOWER2_PSIO">YDS_DSPOWER2_PSIO</dfn>	 0x0800</u></td></tr>
<tr><th id="109">109</th><td><u># define <dfn class="macro" id="_M/YDS_DSPOWER2_PSHWV" data-ref="_M/YDS_DSPOWER2_PSHWV">YDS_DSPOWER2_PSHWV</dfn>	 0x1000</u></td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/YDS_PCI_FM_BA" data-ref="_M/YDS_PCI_FM_BA">YDS_PCI_FM_BA</dfn>		0x60</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/YDS_PCI_SB_BA" data-ref="_M/YDS_PCI_SB_BA">YDS_PCI_SB_BA</dfn>		0x62</u></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/YDS_PCI_MPU_BA" data-ref="_M/YDS_PCI_MPU_BA">YDS_PCI_MPU_BA</dfn>		0x64</u></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/YDS_PCI_JS_BA" data-ref="_M/YDS_PCI_JS_BA">YDS_PCI_JS_BA</dfn>		0x66</u></td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td><i>/*</i></td></tr>
<tr><th id="117">117</th><td><i> * DS-1 PCI Audio part registers</i></td></tr>
<tr><th id="118">118</th><td><i> */</i></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/YDS_INTERRUPT_FLAGS" data-ref="_M/YDS_INTERRUPT_FLAGS">YDS_INTERRUPT_FLAGS</dfn>	0x0004</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/YDS_INTERRUPT_FLAGS_TI" data-ref="_M/YDS_INTERRUPT_FLAGS_TI">YDS_INTERRUPT_FLAGS_TI</dfn>	0x0001</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/YDS_ACTIVITY" data-ref="_M/YDS_ACTIVITY">YDS_ACTIVITY</dfn>		0x0006</u></td></tr>
<tr><th id="122">122</th><td><u># define <dfn class="macro" id="_M/YDS_ACTIVITY_DOCKA" data-ref="_M/YDS_ACTIVITY_DOCKA">YDS_ACTIVITY_DOCKA</dfn>	0x0010</u></td></tr>
<tr><th id="123">123</th><td><u>#define	<dfn class="macro" id="_M/YDS_GLOBAL_CONTROL" data-ref="_M/YDS_GLOBAL_CONTROL">YDS_GLOBAL_CONTROL</dfn>	0x0008</u></td></tr>
<tr><th id="124">124</th><td><u># define <dfn class="macro" id="_M/YDS_GLCTRL_HVE" data-ref="_M/YDS_GLCTRL_HVE">YDS_GLCTRL_HVE</dfn>		0x0001</u></td></tr>
<tr><th id="125">125</th><td><u># define <dfn class="macro" id="_M/YDS_GLCTRL_HVIE" data-ref="_M/YDS_GLCTRL_HVIE">YDS_GLCTRL_HVIE</dfn>	0x0002</u></td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/YDS_GPIO_IIF" data-ref="_M/YDS_GPIO_IIF">YDS_GPIO_IIF</dfn>		0x0050</u></td></tr>
<tr><th id="128">128</th><td><u># define <dfn class="macro" id="_M/YDS_GPIO_GIO0" data-ref="_M/YDS_GPIO_GIO0">YDS_GPIO_GIO0</dfn>		0x0001</u></td></tr>
<tr><th id="129">129</th><td><u># define <dfn class="macro" id="_M/YDS_GPIO_GIO1" data-ref="_M/YDS_GPIO_GIO1">YDS_GPIO_GIO1</dfn>		0x0002</u></td></tr>
<tr><th id="130">130</th><td><u># define <dfn class="macro" id="_M/YDS_GPIO_GIO2" data-ref="_M/YDS_GPIO_GIO2">YDS_GPIO_GIO2</dfn>		0x0004</u></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/YDS_GPIO_IIE" data-ref="_M/YDS_GPIO_IIE">YDS_GPIO_IIE</dfn>		0x0052</u></td></tr>
<tr><th id="132">132</th><td><u># define <dfn class="macro" id="_M/YDS_GPIO_GIE0" data-ref="_M/YDS_GPIO_GIE0">YDS_GPIO_GIE0</dfn>		0x0001</u></td></tr>
<tr><th id="133">133</th><td><u># define <dfn class="macro" id="_M/YDS_GPIO_GIE1" data-ref="_M/YDS_GPIO_GIE1">YDS_GPIO_GIE1</dfn>		0x0002</u></td></tr>
<tr><th id="134">134</th><td><u># define <dfn class="macro" id="_M/YDS_GPIO_GIE2" data-ref="_M/YDS_GPIO_GIE2">YDS_GPIO_GIE2</dfn>		0x0004</u></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/YDS_GPIO_ISTAT" data-ref="_M/YDS_GPIO_ISTAT">YDS_GPIO_ISTAT</dfn>		0x0054</u></td></tr>
<tr><th id="136">136</th><td><u># define <dfn class="macro" id="_M/YDS_GPIO_GPI0" data-ref="_M/YDS_GPIO_GPI0">YDS_GPIO_GPI0</dfn>		0x0001</u></td></tr>
<tr><th id="137">137</th><td><u># define <dfn class="macro" id="_M/YDS_GPIO_GPI1" data-ref="_M/YDS_GPIO_GPI1">YDS_GPIO_GPI1</dfn>		0x0002</u></td></tr>
<tr><th id="138">138</th><td><u># define <dfn class="macro" id="_M/YDS_GPIO_GPI2" data-ref="_M/YDS_GPIO_GPI2">YDS_GPIO_GPI2</dfn>		0x0004</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/YDS_GPIO_OCTRL" data-ref="_M/YDS_GPIO_OCTRL">YDS_GPIO_OCTRL</dfn>		0x0056</u></td></tr>
<tr><th id="140">140</th><td><u># define <dfn class="macro" id="_M/YDS_GPIO_GPO0" data-ref="_M/YDS_GPIO_GPO0">YDS_GPIO_GPO0</dfn>		0x0001</u></td></tr>
<tr><th id="141">141</th><td><u># define <dfn class="macro" id="_M/YDS_GPIO_GPO1" data-ref="_M/YDS_GPIO_GPO1">YDS_GPIO_GPO1</dfn>		0x0002</u></td></tr>
<tr><th id="142">142</th><td><u># define <dfn class="macro" id="_M/YDS_GPIO_GPO2" data-ref="_M/YDS_GPIO_GPO2">YDS_GPIO_GPO2</dfn>		0x0004</u></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/YDS_GPIO_FUNCE" data-ref="_M/YDS_GPIO_FUNCE">YDS_GPIO_FUNCE</dfn>		0x0058</u></td></tr>
<tr><th id="144">144</th><td><u># define <dfn class="macro" id="_M/YDS_GPIO_GPC0" data-ref="_M/YDS_GPIO_GPC0">YDS_GPIO_GPC0</dfn>		0x0001</u></td></tr>
<tr><th id="145">145</th><td><u># define <dfn class="macro" id="_M/YDS_GPIO_GPC1" data-ref="_M/YDS_GPIO_GPC1">YDS_GPIO_GPC1</dfn>		0x0002</u></td></tr>
<tr><th id="146">146</th><td><u># define <dfn class="macro" id="_M/YDS_GPIO_GPC2" data-ref="_M/YDS_GPIO_GPC2">YDS_GPIO_GPC2</dfn>		0x0004</u></td></tr>
<tr><th id="147">147</th><td><u># define <dfn class="macro" id="_M/YDS_GPIO_GPE0" data-ref="_M/YDS_GPIO_GPE0">YDS_GPIO_GPE0</dfn>		0x0010</u></td></tr>
<tr><th id="148">148</th><td><u># define <dfn class="macro" id="_M/YDS_GPIO_GPE1" data-ref="_M/YDS_GPIO_GPE1">YDS_GPIO_GPE1</dfn>		0x0020</u></td></tr>
<tr><th id="149">149</th><td><u># define <dfn class="macro" id="_M/YDS_GPIO_GPE2" data-ref="_M/YDS_GPIO_GPE2">YDS_GPIO_GPE2</dfn>		0x0040</u></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/YDS_GPIO_ITYPE" data-ref="_M/YDS_GPIO_ITYPE">YDS_GPIO_ITYPE</dfn>		0x005a</u></td></tr>
<tr><th id="151">151</th><td><u># define <dfn class="macro" id="_M/YDS_GPIO_GPT0_LEVEL" data-ref="_M/YDS_GPIO_GPT0_LEVEL">YDS_GPIO_GPT0_LEVEL</dfn>	0x0000</u></td></tr>
<tr><th id="152">152</th><td><u># define <dfn class="macro" id="_M/YDS_GPIO_GPT0_RISE" data-ref="_M/YDS_GPIO_GPT0_RISE">YDS_GPIO_GPT0_RISE</dfn>	0x0001</u></td></tr>
<tr><th id="153">153</th><td><u># define <dfn class="macro" id="_M/YDS_GPIO_GPT0_FALL" data-ref="_M/YDS_GPIO_GPT0_FALL">YDS_GPIO_GPT0_FALL</dfn>	0x0002</u></td></tr>
<tr><th id="154">154</th><td><u># define <dfn class="macro" id="_M/YDS_GPIO_GPT0_BOTH" data-ref="_M/YDS_GPIO_GPT0_BOTH">YDS_GPIO_GPT0_BOTH</dfn>	0x0003</u></td></tr>
<tr><th id="155">155</th><td><u># define <dfn class="macro" id="_M/YDS_GPIO_GPT0_MASK" data-ref="_M/YDS_GPIO_GPT0_MASK">YDS_GPIO_GPT0_MASK</dfn>	0x0003</u></td></tr>
<tr><th id="156">156</th><td><u># define <dfn class="macro" id="_M/YDS_GPIO_GPT1_LEVEL" data-ref="_M/YDS_GPIO_GPT1_LEVEL">YDS_GPIO_GPT1_LEVEL</dfn>	0x0004</u></td></tr>
<tr><th id="157">157</th><td><u># define <dfn class="macro" id="_M/YDS_GPIO_GPT1_RISE" data-ref="_M/YDS_GPIO_GPT1_RISE">YDS_GPIO_GPT1_RISE</dfn>	0x0005</u></td></tr>
<tr><th id="158">158</th><td><u># define <dfn class="macro" id="_M/YDS_GPIO_GPT1_FALL" data-ref="_M/YDS_GPIO_GPT1_FALL">YDS_GPIO_GPT1_FALL</dfn>	0x0006</u></td></tr>
<tr><th id="159">159</th><td><u># define <dfn class="macro" id="_M/YDS_GPIO_GPT1_BOTH" data-ref="_M/YDS_GPIO_GPT1_BOTH">YDS_GPIO_GPT1_BOTH</dfn>	0x0007</u></td></tr>
<tr><th id="160">160</th><td><u># define <dfn class="macro" id="_M/YDS_GPIO_GPT1_MASK" data-ref="_M/YDS_GPIO_GPT1_MASK">YDS_GPIO_GPT1_MASK</dfn>	0x0007</u></td></tr>
<tr><th id="161">161</th><td><u># define <dfn class="macro" id="_M/YDS_GPIO_GPT2_LEVEL" data-ref="_M/YDS_GPIO_GPT2_LEVEL">YDS_GPIO_GPT2_LEVEL</dfn>	0x0000</u></td></tr>
<tr><th id="162">162</th><td><u># define <dfn class="macro" id="_M/YDS_GPIO_GPT2_RISE" data-ref="_M/YDS_GPIO_GPT2_RISE">YDS_GPIO_GPT2_RISE</dfn>	0x0010</u></td></tr>
<tr><th id="163">163</th><td><u># define <dfn class="macro" id="_M/YDS_GPIO_GPT2_FALL" data-ref="_M/YDS_GPIO_GPT2_FALL">YDS_GPIO_GPT2_FALL</dfn>	0x0020</u></td></tr>
<tr><th id="164">164</th><td><u># define <dfn class="macro" id="_M/YDS_GPIO_GPT2_BOTH" data-ref="_M/YDS_GPIO_GPT2_BOTH">YDS_GPIO_GPT2_BOTH</dfn>	0x0030</u></td></tr>
<tr><th id="165">165</th><td><u># define <dfn class="macro" id="_M/YDS_GPIO_GPT2_MASK" data-ref="_M/YDS_GPIO_GPT2_MASK">YDS_GPIO_GPT2_MASK</dfn>	0x0030</u></td></tr>
<tr><th id="166">166</th><td></td></tr>
<tr><th id="167">167</th><td><u>#define	<dfn class="macro" id="_M/YDS_GLOBAL_CONTROL" data-ref="_M/YDS_GLOBAL_CONTROL">YDS_GLOBAL_CONTROL</dfn>	0x0008</u></td></tr>
<tr><th id="168">168</th><td><u># define <dfn class="macro" id="_M/YDS_GLCTRL_HVE" data-ref="_M/YDS_GLCTRL_HVE">YDS_GLCTRL_HVE</dfn>		0x0001</u></td></tr>
<tr><th id="169">169</th><td><u># define <dfn class="macro" id="_M/YDS_GLCTRL_HVIE" data-ref="_M/YDS_GLCTRL_HVIE">YDS_GLCTRL_HVIE</dfn>	0x0002</u></td></tr>
<tr><th id="170">170</th><td></td></tr>
<tr><th id="171">171</th><td><u>#define	<dfn class="macro" id="_M/AC97_CMD_DATA" data-ref="_M/AC97_CMD_DATA">AC97_CMD_DATA</dfn>		0x0060</u></td></tr>
<tr><th id="172">172</th><td><u>#define	<dfn class="macro" id="_M/AC97_CMD_ADDR" data-ref="_M/AC97_CMD_ADDR">AC97_CMD_ADDR</dfn>		0x0062</u></td></tr>
<tr><th id="173">173</th><td><u># define <dfn class="macro" id="_M/AC97_ID" data-ref="_M/AC97_ID">AC97_ID</dfn>(id)		((id) &lt;&lt; 8)</u></td></tr>
<tr><th id="174">174</th><td><u># define <dfn class="macro" id="_M/AC97_CMD_READ" data-ref="_M/AC97_CMD_READ">AC97_CMD_READ</dfn>		0x8000</u></td></tr>
<tr><th id="175">175</th><td><u># define <dfn class="macro" id="_M/AC97_CMD_WRITE" data-ref="_M/AC97_CMD_WRITE">AC97_CMD_WRITE</dfn>		0x0000</u></td></tr>
<tr><th id="176">176</th><td><u>#define	<dfn class="macro" id="_M/AC97_STAT_DATA1" data-ref="_M/AC97_STAT_DATA1">AC97_STAT_DATA1</dfn>		0x0064</u></td></tr>
<tr><th id="177">177</th><td><u>#define	<dfn class="macro" id="_M/AC97_STAT_ADDR1" data-ref="_M/AC97_STAT_ADDR1">AC97_STAT_ADDR1</dfn>		0x0066</u></td></tr>
<tr><th id="178">178</th><td><u>#define	<dfn class="macro" id="_M/AC97_STAT_DATA2" data-ref="_M/AC97_STAT_DATA2">AC97_STAT_DATA2</dfn>		0x0068</u></td></tr>
<tr><th id="179">179</th><td><u>#define	<dfn class="macro" id="_M/AC97_STAT_ADDR2" data-ref="_M/AC97_STAT_ADDR2">AC97_STAT_ADDR2</dfn>		0x006a</u></td></tr>
<tr><th id="180">180</th><td><u># define <dfn class="macro" id="_M/AC97_BUSY" data-ref="_M/AC97_BUSY">AC97_BUSY</dfn>		0x8000</u></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/AC97_SECONDARY_CONF" data-ref="_M/AC97_SECONDARY_CONF">AC97_SECONDARY_CONF</dfn>	0x0070</u></td></tr>
<tr><th id="182">182</th><td><u># define <dfn class="macro" id="_M/AC97_SECONDARY_RSOC" data-ref="_M/AC97_SECONDARY_RSOC">AC97_SECONDARY_RSOC</dfn>	0x0001</u></td></tr>
<tr><th id="183">183</th><td><u># define <dfn class="macro" id="_M/AC97_SECONDARY_PHWV" data-ref="_M/AC97_SECONDARY_PHWV">AC97_SECONDARY_PHWV</dfn>	0x0002</u></td></tr>
<tr><th id="184">184</th><td><u># define <dfn class="macro" id="_M/AC97_SECONDARY_SHWV" data-ref="_M/AC97_SECONDARY_SHWV">AC97_SECONDARY_SHWV</dfn>	0x0004</u></td></tr>
<tr><th id="185">185</th><td><u># define <dfn class="macro" id="_M/AC97_SECONDARY_4CHEN" data-ref="_M/AC97_SECONDARY_4CHEN">AC97_SECONDARY_4CHEN</dfn>	0x0010</u></td></tr>
<tr><th id="186">186</th><td><u># define <dfn class="macro" id="_M/AC97_SECONDARY_4CHSEL" data-ref="_M/AC97_SECONDARY_4CHSEL">AC97_SECONDARY_4CHSEL</dfn>	0x0020</u></td></tr>
<tr><th id="187">187</th><td></td></tr>
<tr><th id="188">188</th><td><u>#define	<dfn class="macro" id="_M/YDS_LEGACY_OUT_VOLUME" data-ref="_M/YDS_LEGACY_OUT_VOLUME">YDS_LEGACY_OUT_VOLUME</dfn>	0x0080</u></td></tr>
<tr><th id="189">189</th><td><u>#define	<dfn class="macro" id="_M/YDS_DAC_OUT_VOLUME" data-ref="_M/YDS_DAC_OUT_VOLUME">YDS_DAC_OUT_VOLUME</dfn>	0x0084</u></td></tr>
<tr><th id="190">190</th><td><u>#define	<dfn class="macro" id="_M/YDS_DAC_OUT_VOL_L" data-ref="_M/YDS_DAC_OUT_VOL_L">YDS_DAC_OUT_VOL_L</dfn>	0x0084</u></td></tr>
<tr><th id="191">191</th><td><u>#define	<dfn class="macro" id="_M/YDS_DAC_OUT_VOL_R" data-ref="_M/YDS_DAC_OUT_VOL_R">YDS_DAC_OUT_VOL_R</dfn>	0x0086</u></td></tr>
<tr><th id="192">192</th><td><u>#define	<dfn class="macro" id="_M/YDS_ZV_OUT_VOLUME" data-ref="_M/YDS_ZV_OUT_VOLUME">YDS_ZV_OUT_VOLUME</dfn>	0x0088</u></td></tr>
<tr><th id="193">193</th><td><u>#define	<dfn class="macro" id="_M/YDS_2ND_OUT_VOLUME" data-ref="_M/YDS_2ND_OUT_VOLUME">YDS_2ND_OUT_VOLUME</dfn>	0x008C</u></td></tr>
<tr><th id="194">194</th><td><u>#define	<dfn class="macro" id="_M/YDS_ADC_OUT_VOLUME" data-ref="_M/YDS_ADC_OUT_VOLUME">YDS_ADC_OUT_VOLUME</dfn>	0x0090</u></td></tr>
<tr><th id="195">195</th><td><u>#define	<dfn class="macro" id="_M/YDS_LEGACY_REC_VOLUME" data-ref="_M/YDS_LEGACY_REC_VOLUME">YDS_LEGACY_REC_VOLUME</dfn>	0x0094</u></td></tr>
<tr><th id="196">196</th><td><u>#define	<dfn class="macro" id="_M/YDS_DAC_REC_VOLUME" data-ref="_M/YDS_DAC_REC_VOLUME">YDS_DAC_REC_VOLUME</dfn>	0x0098</u></td></tr>
<tr><th id="197">197</th><td><u>#define	<dfn class="macro" id="_M/YDS_ZV_REC_VOLUME" data-ref="_M/YDS_ZV_REC_VOLUME">YDS_ZV_REC_VOLUME</dfn>	0x009C</u></td></tr>
<tr><th id="198">198</th><td><u>#define	<dfn class="macro" id="_M/YDS_2ND_REC_VOLUME" data-ref="_M/YDS_2ND_REC_VOLUME">YDS_2ND_REC_VOLUME</dfn>	0x00A0</u></td></tr>
<tr><th id="199">199</th><td><u>#define	<dfn class="macro" id="_M/YDS_ADC_REC_VOLUME" data-ref="_M/YDS_ADC_REC_VOLUME">YDS_ADC_REC_VOLUME</dfn>	0x00A4</u></td></tr>
<tr><th id="200">200</th><td><u>#define	<dfn class="macro" id="_M/YDS_ADC_IN_VOLUME" data-ref="_M/YDS_ADC_IN_VOLUME">YDS_ADC_IN_VOLUME</dfn>	0x00A8</u></td></tr>
<tr><th id="201">201</th><td><u>#define	<dfn class="macro" id="_M/YDS_REC_IN_VOLUME" data-ref="_M/YDS_REC_IN_VOLUME">YDS_REC_IN_VOLUME</dfn>	0x00AC</u></td></tr>
<tr><th id="202">202</th><td><u>#define	<dfn class="macro" id="_M/YDS_P44_OUT_VOLUME" data-ref="_M/YDS_P44_OUT_VOLUME">YDS_P44_OUT_VOLUME</dfn>	0x00B0</u></td></tr>
<tr><th id="203">203</th><td><u>#define	<dfn class="macro" id="_M/YDS_P44_REC_VOLUME" data-ref="_M/YDS_P44_REC_VOLUME">YDS_P44_REC_VOLUME</dfn>	0x00B4</u></td></tr>
<tr><th id="204">204</th><td><u>#define	<dfn class="macro" id="_M/YDS_SPDIFIN_OUT_VOLUME" data-ref="_M/YDS_SPDIFIN_OUT_VOLUME">YDS_SPDIFIN_OUT_VOLUME</dfn>	0x00B8</u></td></tr>
<tr><th id="205">205</th><td><u>#define	<dfn class="macro" id="_M/YDS_SPDIFIN_REC_VOLUME" data-ref="_M/YDS_SPDIFIN_REC_VOLUME">YDS_SPDIFIN_REC_VOLUME</dfn>	0x00BC</u></td></tr>
<tr><th id="206">206</th><td></td></tr>
<tr><th id="207">207</th><td><u>#define	<dfn class="macro" id="_M/YDS_ADC_SAMPLE_RATE" data-ref="_M/YDS_ADC_SAMPLE_RATE">YDS_ADC_SAMPLE_RATE</dfn>	0x00c0</u></td></tr>
<tr><th id="208">208</th><td><u>#define	<dfn class="macro" id="_M/YDS_REC_SAMPLE_RATE" data-ref="_M/YDS_REC_SAMPLE_RATE">YDS_REC_SAMPLE_RATE</dfn>	0x00c4</u></td></tr>
<tr><th id="209">209</th><td><u>#define	<dfn class="macro" id="_M/YDS_ADC_FORMAT" data-ref="_M/YDS_ADC_FORMAT">YDS_ADC_FORMAT</dfn>		0x00c8</u></td></tr>
<tr><th id="210">210</th><td><u>#define	<dfn class="macro" id="_M/YDS_REC_FORMAT" data-ref="_M/YDS_REC_FORMAT">YDS_REC_FORMAT</dfn>		0x00cc</u></td></tr>
<tr><th id="211">211</th><td><u># define <dfn class="macro" id="_M/YDS_FORMAT_8BIT" data-ref="_M/YDS_FORMAT_8BIT">YDS_FORMAT_8BIT</dfn>	0x01</u></td></tr>
<tr><th id="212">212</th><td><u># define <dfn class="macro" id="_M/YDS_FORMAT_STEREO" data-ref="_M/YDS_FORMAT_STEREO">YDS_FORMAT_STEREO</dfn>	0x02</u></td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td><u>#define	<dfn class="macro" id="_M/YDS_STATUS" data-ref="_M/YDS_STATUS">YDS_STATUS</dfn>		0x0100</u></td></tr>
<tr><th id="215">215</th><td><u># define <dfn class="macro" id="_M/YDS_STAT_ACT" data-ref="_M/YDS_STAT_ACT">YDS_STAT_ACT</dfn>		0x00000001</u></td></tr>
<tr><th id="216">216</th><td><u># define <dfn class="macro" id="_M/YDS_STAT_WORK" data-ref="_M/YDS_STAT_WORK">YDS_STAT_WORK</dfn>		0x00000002</u></td></tr>
<tr><th id="217">217</th><td><u># define <dfn class="macro" id="_M/YDS_STAT_TINT" data-ref="_M/YDS_STAT_TINT">YDS_STAT_TINT</dfn>		0x00008000</u></td></tr>
<tr><th id="218">218</th><td><u># define <dfn class="macro" id="_M/YDS_STAT_INT" data-ref="_M/YDS_STAT_INT">YDS_STAT_INT</dfn>		0x80000000</u></td></tr>
<tr><th id="219">219</th><td><u>#define	<dfn class="macro" id="_M/YDS_CONTROL_SELECT" data-ref="_M/YDS_CONTROL_SELECT">YDS_CONTROL_SELECT</dfn>	0x0104</u></td></tr>
<tr><th id="220">220</th><td><u># define <dfn class="macro" id="_M/YDS_CSEL" data-ref="_M/YDS_CSEL">YDS_CSEL</dfn>		0x00000001</u></td></tr>
<tr><th id="221">221</th><td><u>#define	<dfn class="macro" id="_M/YDS_MODE" data-ref="_M/YDS_MODE">YDS_MODE</dfn>		0x0108</u></td></tr>
<tr><th id="222">222</th><td><u># define <dfn class="macro" id="_M/YDS_MODE_ACTV" data-ref="_M/YDS_MODE_ACTV">YDS_MODE_ACTV</dfn>		0x00000001</u></td></tr>
<tr><th id="223">223</th><td><u># define <dfn class="macro" id="_M/YDS_MODE_ACTV2" data-ref="_M/YDS_MODE_ACTV2">YDS_MODE_ACTV2</dfn>		0x00000002</u></td></tr>
<tr><th id="224">224</th><td><u># define <dfn class="macro" id="_M/YDS_MODE_TOUT" data-ref="_M/YDS_MODE_TOUT">YDS_MODE_TOUT</dfn>		0x00008000</u></td></tr>
<tr><th id="225">225</th><td><u># define <dfn class="macro" id="_M/YDS_MODE_RESET" data-ref="_M/YDS_MODE_RESET">YDS_MODE_RESET</dfn>		0x00010000</u></td></tr>
<tr><th id="226">226</th><td><u># define <dfn class="macro" id="_M/YDS_MODE_AC3" data-ref="_M/YDS_MODE_AC3">YDS_MODE_AC3</dfn>		0x40000000</u></td></tr>
<tr><th id="227">227</th><td><u># define <dfn class="macro" id="_M/YDS_MODE_MUTE" data-ref="_M/YDS_MODE_MUTE">YDS_MODE_MUTE</dfn>		0x80000000</u></td></tr>
<tr><th id="228">228</th><td></td></tr>
<tr><th id="229">229</th><td><u>#define	<dfn class="macro" id="_M/YDS_CONFIG" data-ref="_M/YDS_CONFIG">YDS_CONFIG</dfn>		0x0114</u></td></tr>
<tr><th id="230">230</th><td><u># define <dfn class="macro" id="_M/YDS_DSP_DISABLE" data-ref="_M/YDS_DSP_DISABLE">YDS_DSP_DISABLE</dfn>	0</u></td></tr>
<tr><th id="231">231</th><td><u># define <dfn class="macro" id="_M/YDS_DSP_SETUP" data-ref="_M/YDS_DSP_SETUP">YDS_DSP_SETUP</dfn>		0x00000001</u></td></tr>
<tr><th id="232">232</th><td></td></tr>
<tr><th id="233">233</th><td><u>#define	<dfn class="macro" id="_M/YDS_PLAY_CTRLSIZE" data-ref="_M/YDS_PLAY_CTRLSIZE">YDS_PLAY_CTRLSIZE</dfn>	0x0140</u></td></tr>
<tr><th id="234">234</th><td><u>#define	<dfn class="macro" id="_M/YDS_REC_CTRLSIZE" data-ref="_M/YDS_REC_CTRLSIZE">YDS_REC_CTRLSIZE</dfn>	0x0144</u></td></tr>
<tr><th id="235">235</th><td><u>#define	<dfn class="macro" id="_M/YDS_EFFECT_CTRLSIZE" data-ref="_M/YDS_EFFECT_CTRLSIZE">YDS_EFFECT_CTRLSIZE</dfn>	0x0148</u></td></tr>
<tr><th id="236">236</th><td><u>#define	<dfn class="macro" id="_M/YDS_WORK_SIZE" data-ref="_M/YDS_WORK_SIZE">YDS_WORK_SIZE</dfn>		0x014c</u></td></tr>
<tr><th id="237">237</th><td><u>#define	<dfn class="macro" id="_M/YDS_MAPOF_REC" data-ref="_M/YDS_MAPOF_REC">YDS_MAPOF_REC</dfn>		0x0150</u></td></tr>
<tr><th id="238">238</th><td><u># define <dfn class="macro" id="_M/YDS_RECSLOT_VALID" data-ref="_M/YDS_RECSLOT_VALID">YDS_RECSLOT_VALID</dfn>	0x00000001</u></td></tr>
<tr><th id="239">239</th><td><u># define <dfn class="macro" id="_M/YDS_ADCSLOT_VALID" data-ref="_M/YDS_ADCSLOT_VALID">YDS_ADCSLOT_VALID</dfn>	0x00000002</u></td></tr>
<tr><th id="240">240</th><td><u>#define	<dfn class="macro" id="_M/YDS_MAPOF_EFFECT" data-ref="_M/YDS_MAPOF_EFFECT">YDS_MAPOF_EFFECT</dfn>	0x0154</u></td></tr>
<tr><th id="241">241</th><td><u># define <dfn class="macro" id="_M/YDS_DL_VALID" data-ref="_M/YDS_DL_VALID">YDS_DL_VALID</dfn>		0x00000001</u></td></tr>
<tr><th id="242">242</th><td><u># define <dfn class="macro" id="_M/YDS_DR_VALID" data-ref="_M/YDS_DR_VALID">YDS_DR_VALID</dfn>		0x00000002</u></td></tr>
<tr><th id="243">243</th><td><u># define <dfn class="macro" id="_M/YDS_EFFECT1_VALID" data-ref="_M/YDS_EFFECT1_VALID">YDS_EFFECT1_VALID</dfn>	0x00000004</u></td></tr>
<tr><th id="244">244</th><td><u># define <dfn class="macro" id="_M/YDS_EFFECT2_VALID" data-ref="_M/YDS_EFFECT2_VALID">YDS_EFFECT2_VALID</dfn>	0x00000008</u></td></tr>
<tr><th id="245">245</th><td><u># define <dfn class="macro" id="_M/YDS_EFFECT3_VALID" data-ref="_M/YDS_EFFECT3_VALID">YDS_EFFECT3_VALID</dfn>	0x00000010</u></td></tr>
<tr><th id="246">246</th><td></td></tr>
<tr><th id="247">247</th><td><u>#define	<dfn class="macro" id="_M/YDS_PLAY_CTRLBASE" data-ref="_M/YDS_PLAY_CTRLBASE">YDS_PLAY_CTRLBASE</dfn>	0x0158</u></td></tr>
<tr><th id="248">248</th><td><u>#define	<dfn class="macro" id="_M/YDS_REC_CTRLBASE" data-ref="_M/YDS_REC_CTRLBASE">YDS_REC_CTRLBASE</dfn>	0x015c</u></td></tr>
<tr><th id="249">249</th><td><u>#define	<dfn class="macro" id="_M/YDS_EFFECT_CTRLBASE" data-ref="_M/YDS_EFFECT_CTRLBASE">YDS_EFFECT_CTRLBASE</dfn>	0x0160</u></td></tr>
<tr><th id="250">250</th><td><u>#define	<dfn class="macro" id="_M/YDS_WORK_BASE" data-ref="_M/YDS_WORK_BASE">YDS_WORK_BASE</dfn>		0x0164</u></td></tr>
<tr><th id="251">251</th><td></td></tr>
<tr><th id="252">252</th><td><u>#define	<dfn class="macro" id="_M/YDS_DSP_INSTRAM" data-ref="_M/YDS_DSP_INSTRAM">YDS_DSP_INSTRAM</dfn>		0x1000</u></td></tr>
<tr><th id="253">253</th><td><u>#define	<dfn class="macro" id="_M/YDS_CTRL_INSTRAM" data-ref="_M/YDS_CTRL_INSTRAM">YDS_CTRL_INSTRAM</dfn>	0x4000</u></td></tr>
<tr><th id="254">254</th><td></td></tr>
<tr><th id="255">255</th><td><b>typedef</b> <b>enum</b> {</td></tr>
<tr><th id="256">256</th><td>	<dfn class="enum" id="YDS_DS_1" title='YDS_DS_1' data-ref="YDS_DS_1" data-ref-filename="YDS_DS_1">YDS_DS_1</dfn>,</td></tr>
<tr><th id="257">257</th><td>	<dfn class="enum" id="YDS_DS_1E" title='YDS_DS_1E' data-ref="YDS_DS_1E" data-ref-filename="YDS_DS_1E">YDS_DS_1E</dfn></td></tr>
<tr><th id="258">258</th><td>} <dfn class="typedef" id="yds_dstype_t" title='yds_dstype_t' data-type='enum yds_dstype_t' data-ref="yds_dstype_t" data-ref-filename="yds_dstype_t">yds_dstype_t</dfn>;</td></tr>
<tr><th id="259">259</th><td></td></tr>
<tr><th id="260">260</th><td><u>#define	<dfn class="macro" id="_M/AC97_TIMEOUT" data-ref="_M/AC97_TIMEOUT">AC97_TIMEOUT</dfn>		1000</u></td></tr>
<tr><th id="261">261</th><td><u>#define	<dfn class="macro" id="_M/YDS_WORK_TIMEOUT" data-ref="_M/YDS_WORK_TIMEOUT">YDS_WORK_TIMEOUT</dfn>	250000</u></td></tr>
<tr><th id="262">262</th><td></td></tr>
<tr><th id="263">263</th><td><i>/* slot control data structures */</i></td></tr>
<tr><th id="264">264</th><td><u>#define	<dfn class="macro" id="_M/MAX_PLAY_SLOT_CTRL" data-ref="_M/MAX_PLAY_SLOT_CTRL">MAX_PLAY_SLOT_CTRL</dfn>	64</u></td></tr>
<tr><th id="265">265</th><td><u>#define	<dfn class="macro" id="_M/N_PLAY_SLOT_CTRL_BANK" data-ref="_M/N_PLAY_SLOT_CTRL_BANK">N_PLAY_SLOT_CTRL_BANK</dfn>	2</u></td></tr>
<tr><th id="266">266</th><td><u>#define	<dfn class="macro" id="_M/N_REC_SLOT_CTRL" data-ref="_M/N_REC_SLOT_CTRL">N_REC_SLOT_CTRL</dfn>		2</u></td></tr>
<tr><th id="267">267</th><td><u>#define	<dfn class="macro" id="_M/N_REC_SLOT_CTRL_BANK" data-ref="_M/N_REC_SLOT_CTRL_BANK">N_REC_SLOT_CTRL_BANK</dfn>	2</u></td></tr>
<tr><th id="268">268</th><td></td></tr>
<tr><th id="269">269</th><td><i>/*</i></td></tr>
<tr><th id="270">270</th><td><i> * play slot</i></td></tr>
<tr><th id="271">271</th><td><i> */</i></td></tr>
<tr><th id="272">272</th><td><b>union</b> <dfn class="type def" id="play_slot_table" title='play_slot_table' data-ref="play_slot_table" data-ref-filename="play_slot_table">play_slot_table</dfn> {</td></tr>
<tr><th id="273">273</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="play_slot_table::numofplay" title='play_slot_table::numofplay' data-ref="play_slot_table::numofplay" data-ref-filename="play_slot_table..numofplay">numofplay</dfn>;</td></tr>
<tr><th id="274">274</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="play_slot_table::slotbase" title='play_slot_table::slotbase' data-ref="play_slot_table::slotbase" data-ref-filename="play_slot_table..slotbase">slotbase</dfn>;</td></tr>
<tr><th id="275">275</th><td>};</td></tr>
<tr><th id="276">276</th><td></td></tr>
<tr><th id="277">277</th><td><b>struct</b> <dfn class="type def" id="play_slot_ctrl_bank" title='play_slot_ctrl_bank' data-ref="play_slot_ctrl_bank" data-ref-filename="play_slot_ctrl_bank">play_slot_ctrl_bank</dfn> {</td></tr>
<tr><th id="278">278</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="play_slot_ctrl_bank::format" title='play_slot_ctrl_bank::format' data-ref="play_slot_ctrl_bank::format" data-ref-filename="play_slot_ctrl_bank..format">format</dfn>;</td></tr>
<tr><th id="279">279</th><td><u>#define	<dfn class="macro" id="_M/PSLT_FORMAT_STEREO" data-ref="_M/PSLT_FORMAT_STEREO">PSLT_FORMAT_STEREO</dfn>	0x00010000</u></td></tr>
<tr><th id="280">280</th><td><u>#define	<dfn class="macro" id="_M/PSLT_FORMAT_8BIT" data-ref="_M/PSLT_FORMAT_8BIT">PSLT_FORMAT_8BIT</dfn>	0x80000000</u></td></tr>
<tr><th id="281">281</th><td><u>#define	<dfn class="macro" id="_M/PSLT_FORMAT_SRC441" data-ref="_M/PSLT_FORMAT_SRC441">PSLT_FORMAT_SRC441</dfn>	0x10000000</u></td></tr>
<tr><th id="282">282</th><td><u>#define <dfn class="macro" id="_M/PSLT_FORMAT_RCH" data-ref="_M/PSLT_FORMAT_RCH">PSLT_FORMAT_RCH</dfn>		0x00000001</u></td></tr>
<tr><th id="283">283</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="play_slot_ctrl_bank::loopdefault" title='play_slot_ctrl_bank::loopdefault' data-ref="play_slot_ctrl_bank::loopdefault" data-ref-filename="play_slot_ctrl_bank..loopdefault">loopdefault</dfn>;</td></tr>
<tr><th id="284">284</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="play_slot_ctrl_bank::pgbase" title='play_slot_ctrl_bank::pgbase' data-ref="play_slot_ctrl_bank::pgbase" data-ref-filename="play_slot_ctrl_bank..pgbase">pgbase</dfn>;</td></tr>
<tr><th id="285">285</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="play_slot_ctrl_bank::pgloop" title='play_slot_ctrl_bank::pgloop' data-ref="play_slot_ctrl_bank::pgloop" data-ref-filename="play_slot_ctrl_bank..pgloop">pgloop</dfn>;</td></tr>
<tr><th id="286">286</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="play_slot_ctrl_bank::pgloopend" title='play_slot_ctrl_bank::pgloopend' data-ref="play_slot_ctrl_bank::pgloopend" data-ref-filename="play_slot_ctrl_bank..pgloopend">pgloopend</dfn>;</td></tr>
<tr><th id="287">287</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="play_slot_ctrl_bank::pgloopfrac" title='play_slot_ctrl_bank::pgloopfrac' data-ref="play_slot_ctrl_bank::pgloopfrac" data-ref-filename="play_slot_ctrl_bank..pgloopfrac">pgloopfrac</dfn>;</td></tr>
<tr><th id="288">288</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="play_slot_ctrl_bank::pgdeltaend" title='play_slot_ctrl_bank::pgdeltaend' data-ref="play_slot_ctrl_bank::pgdeltaend" data-ref-filename="play_slot_ctrl_bank..pgdeltaend">pgdeltaend</dfn>;</td></tr>
<tr><th id="289">289</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="play_slot_ctrl_bank::lpfkend" title='play_slot_ctrl_bank::lpfkend' data-ref="play_slot_ctrl_bank::lpfkend" data-ref-filename="play_slot_ctrl_bank..lpfkend">lpfkend</dfn>;</td></tr>
<tr><th id="290">290</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="play_slot_ctrl_bank::eggainend" title='play_slot_ctrl_bank::eggainend' data-ref="play_slot_ctrl_bank::eggainend" data-ref-filename="play_slot_ctrl_bank..eggainend">eggainend</dfn>;</td></tr>
<tr><th id="291">291</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="play_slot_ctrl_bank::lchgainend" title='play_slot_ctrl_bank::lchgainend' data-ref="play_slot_ctrl_bank::lchgainend" data-ref-filename="play_slot_ctrl_bank..lchgainend">lchgainend</dfn>;</td></tr>
<tr><th id="292">292</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="play_slot_ctrl_bank::rchgainend" title='play_slot_ctrl_bank::rchgainend' data-ref="play_slot_ctrl_bank::rchgainend" data-ref-filename="play_slot_ctrl_bank..rchgainend">rchgainend</dfn>;</td></tr>
<tr><th id="293">293</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="play_slot_ctrl_bank::effect1gainend" title='play_slot_ctrl_bank::effect1gainend' data-ref="play_slot_ctrl_bank::effect1gainend" data-ref-filename="play_slot_ctrl_bank..effect1gainend">effect1gainend</dfn>;</td></tr>
<tr><th id="294">294</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="play_slot_ctrl_bank::effect2gainend" title='play_slot_ctrl_bank::effect2gainend' data-ref="play_slot_ctrl_bank::effect2gainend" data-ref-filename="play_slot_ctrl_bank..effect2gainend">effect2gainend</dfn>;</td></tr>
<tr><th id="295">295</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="play_slot_ctrl_bank::effect3gainend" title='play_slot_ctrl_bank::effect3gainend' data-ref="play_slot_ctrl_bank::effect3gainend" data-ref-filename="play_slot_ctrl_bank..effect3gainend">effect3gainend</dfn>;</td></tr>
<tr><th id="296">296</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="play_slot_ctrl_bank::lpfq" title='play_slot_ctrl_bank::lpfq' data-ref="play_slot_ctrl_bank::lpfq" data-ref-filename="play_slot_ctrl_bank..lpfq">lpfq</dfn>;</td></tr>
<tr><th id="297">297</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="play_slot_ctrl_bank::status" title='play_slot_ctrl_bank::status' data-ref="play_slot_ctrl_bank::status" data-ref-filename="play_slot_ctrl_bank..status">status</dfn>;</td></tr>
<tr><th id="298">298</th><td><u>#define	<dfn class="macro" id="_M/PSLT_STATUS_DEND" data-ref="_M/PSLT_STATUS_DEND">PSLT_STATUS_DEND</dfn>	0x00000001</u></td></tr>
<tr><th id="299">299</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="play_slot_ctrl_bank::numofframes" title='play_slot_ctrl_bank::numofframes' data-ref="play_slot_ctrl_bank::numofframes" data-ref-filename="play_slot_ctrl_bank..numofframes">numofframes</dfn>;</td></tr>
<tr><th id="300">300</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="play_slot_ctrl_bank::loopcount" title='play_slot_ctrl_bank::loopcount' data-ref="play_slot_ctrl_bank::loopcount" data-ref-filename="play_slot_ctrl_bank..loopcount">loopcount</dfn>;</td></tr>
<tr><th id="301">301</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="play_slot_ctrl_bank::pgstart" title='play_slot_ctrl_bank::pgstart' data-ref="play_slot_ctrl_bank::pgstart" data-ref-filename="play_slot_ctrl_bank..pgstart">pgstart</dfn>;</td></tr>
<tr><th id="302">302</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="play_slot_ctrl_bank::pgstartfrac" title='play_slot_ctrl_bank::pgstartfrac' data-ref="play_slot_ctrl_bank::pgstartfrac" data-ref-filename="play_slot_ctrl_bank..pgstartfrac">pgstartfrac</dfn>;</td></tr>
<tr><th id="303">303</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="play_slot_ctrl_bank::pgdelta" title='play_slot_ctrl_bank::pgdelta' data-ref="play_slot_ctrl_bank::pgdelta" data-ref-filename="play_slot_ctrl_bank..pgdelta">pgdelta</dfn>;</td></tr>
<tr><th id="304">304</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="play_slot_ctrl_bank::lpfk" title='play_slot_ctrl_bank::lpfk' data-ref="play_slot_ctrl_bank::lpfk" data-ref-filename="play_slot_ctrl_bank..lpfk">lpfk</dfn>;</td></tr>
<tr><th id="305">305</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="play_slot_ctrl_bank::eggain" title='play_slot_ctrl_bank::eggain' data-ref="play_slot_ctrl_bank::eggain" data-ref-filename="play_slot_ctrl_bank..eggain">eggain</dfn>;</td></tr>
<tr><th id="306">306</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="play_slot_ctrl_bank::lchgain" title='play_slot_ctrl_bank::lchgain' data-ref="play_slot_ctrl_bank::lchgain" data-ref-filename="play_slot_ctrl_bank..lchgain">lchgain</dfn>;</td></tr>
<tr><th id="307">307</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="play_slot_ctrl_bank::rchgain" title='play_slot_ctrl_bank::rchgain' data-ref="play_slot_ctrl_bank::rchgain" data-ref-filename="play_slot_ctrl_bank..rchgain">rchgain</dfn>;</td></tr>
<tr><th id="308">308</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="play_slot_ctrl_bank::effect1gain" title='play_slot_ctrl_bank::effect1gain' data-ref="play_slot_ctrl_bank::effect1gain" data-ref-filename="play_slot_ctrl_bank..effect1gain">effect1gain</dfn>;</td></tr>
<tr><th id="309">309</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="play_slot_ctrl_bank::effect2gain" title='play_slot_ctrl_bank::effect2gain' data-ref="play_slot_ctrl_bank::effect2gain" data-ref-filename="play_slot_ctrl_bank..effect2gain">effect2gain</dfn>;</td></tr>
<tr><th id="310">310</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="play_slot_ctrl_bank::effect3gain" title='play_slot_ctrl_bank::effect3gain' data-ref="play_slot_ctrl_bank::effect3gain" data-ref-filename="play_slot_ctrl_bank..effect3gain">effect3gain</dfn>;</td></tr>
<tr><th id="311">311</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="play_slot_ctrl_bank::lpfd1" title='play_slot_ctrl_bank::lpfd1' data-ref="play_slot_ctrl_bank::lpfd1" data-ref-filename="play_slot_ctrl_bank..lpfd1">lpfd1</dfn>;</td></tr>
<tr><th id="312">312</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="play_slot_ctrl_bank::lpfd2" title='play_slot_ctrl_bank::lpfd2' data-ref="play_slot_ctrl_bank::lpfd2" data-ref-filename="play_slot_ctrl_bank..lpfd2">lpfd2</dfn>;</td></tr>
<tr><th id="313">313</th><td>};</td></tr>
<tr><th id="314">314</th><td></td></tr>
<tr><th id="315">315</th><td><i>/*</i></td></tr>
<tr><th id="316">316</th><td><i> * rec slot</i></td></tr>
<tr><th id="317">317</th><td><i> */</i></td></tr>
<tr><th id="318">318</th><td><b>struct</b> <dfn class="type def" id="rec_slot_ctrl_bank" title='rec_slot_ctrl_bank' data-ref="rec_slot_ctrl_bank" data-ref-filename="rec_slot_ctrl_bank">rec_slot_ctrl_bank</dfn> {</td></tr>
<tr><th id="319">319</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="rec_slot_ctrl_bank::pgbase" title='rec_slot_ctrl_bank::pgbase' data-ref="rec_slot_ctrl_bank::pgbase" data-ref-filename="rec_slot_ctrl_bank..pgbase">pgbase</dfn>;</td></tr>
<tr><th id="320">320</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="rec_slot_ctrl_bank::pgloopendadr" title='rec_slot_ctrl_bank::pgloopendadr' data-ref="rec_slot_ctrl_bank::pgloopendadr" data-ref-filename="rec_slot_ctrl_bank..pgloopendadr">pgloopendadr</dfn>;</td></tr>
<tr><th id="321">321</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="rec_slot_ctrl_bank::pgstartadr" title='rec_slot_ctrl_bank::pgstartadr' data-ref="rec_slot_ctrl_bank::pgstartadr" data-ref-filename="rec_slot_ctrl_bank..pgstartadr">pgstartadr</dfn>;</td></tr>
<tr><th id="322">322</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="rec_slot_ctrl_bank::numofloops" title='rec_slot_ctrl_bank::numofloops' data-ref="rec_slot_ctrl_bank::numofloops" data-ref-filename="rec_slot_ctrl_bank..numofloops">numofloops</dfn>;</td></tr>
<tr><th id="323">323</th><td>};</td></tr>
<tr><th id="324">324</th><td></td></tr>
<tr><th id="325">325</th><td><b>struct</b> <dfn class="type def" id="rec_slot" title='rec_slot' data-ref="rec_slot" data-ref-filename="rec_slot">rec_slot</dfn> {</td></tr>
<tr><th id="326">326</th><td>	<b>struct</b> <dfn class="type def" id="rec_slot_ctrl" title='rec_slot_ctrl' data-ref="rec_slot_ctrl" data-ref-filename="rec_slot_ctrl"><a class="type" href="#rec_slot_ctrl" title='rec_slot_ctrl' data-ref="rec_slot_ctrl" data-ref-filename="rec_slot_ctrl">rec_slot_ctrl</a></dfn> {</td></tr>
<tr><th id="327">327</th><td>		<b>struct</b> <a class="type" href="#rec_slot_ctrl_bank" title='rec_slot_ctrl_bank' data-ref="rec_slot_ctrl_bank" data-ref-filename="rec_slot_ctrl_bank">rec_slot_ctrl_bank</a> <dfn class="decl field" id="rec_slot_ctrl::bank" title='rec_slot_ctrl::bank' data-ref="rec_slot_ctrl::bank" data-ref-filename="rec_slot_ctrl..bank">bank</dfn>[<a class="macro" href="#267" title="2" data-ref="_M/N_REC_SLOT_CTRL_BANK">N_REC_SLOT_CTRL_BANK</a>];</td></tr>
<tr><th id="328">328</th><td>	} <dfn class="decl field" id="rec_slot::ctrl" title='rec_slot::ctrl' data-ref="rec_slot::ctrl" data-ref-filename="rec_slot..ctrl">ctrl</dfn>[<a class="macro" href="#266" title="2" data-ref="_M/N_REC_SLOT_CTRL">N_REC_SLOT_CTRL</a>];</td></tr>
<tr><th id="329">329</th><td>};</td></tr>
<tr><th id="330">330</th><td></td></tr>
<tr><th id="331">331</th><td><i>/*</i></td></tr>
<tr><th id="332">332</th><td><i> * effect slot</i></td></tr>
<tr><th id="333">333</th><td><i> */</i></td></tr>
<tr><th id="334">334</th><td><b>struct</b> <dfn class="type def" id="effect_slot_ctrl_bank" title='effect_slot_ctrl_bank' data-ref="effect_slot_ctrl_bank" data-ref-filename="effect_slot_ctrl_bank">effect_slot_ctrl_bank</dfn> {</td></tr>
<tr><th id="335">335</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="effect_slot_ctrl_bank::pgbase" title='effect_slot_ctrl_bank::pgbase' data-ref="effect_slot_ctrl_bank::pgbase" data-ref-filename="effect_slot_ctrl_bank..pgbase">pgbase</dfn>;</td></tr>
<tr><th id="336">336</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="effect_slot_ctrl_bank::pgloopend" title='effect_slot_ctrl_bank::pgloopend' data-ref="effect_slot_ctrl_bank::pgloopend" data-ref-filename="effect_slot_ctrl_bank..pgloopend">pgloopend</dfn>;</td></tr>
<tr><th id="337">337</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="effect_slot_ctrl_bank::pgstart" title='effect_slot_ctrl_bank::pgstart' data-ref="effect_slot_ctrl_bank::pgstart" data-ref-filename="effect_slot_ctrl_bank..pgstart">pgstart</dfn>;</td></tr>
<tr><th id="338">338</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="effect_slot_ctrl_bank::temp" title='effect_slot_ctrl_bank::temp' data-ref="effect_slot_ctrl_bank::temp" data-ref-filename="effect_slot_ctrl_bank..temp">temp</dfn>;</td></tr>
<tr><th id="339">339</th><td>};</td></tr>
<tr><th id="340">340</th><td></td></tr>
<tr><th id="341">341</th><td><u>#<span data-ppcond="32">endif</span> /* _DEV_PCI_YDSREG_H_ */</u></td></tr>
<tr><th id="342">342</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='mpu_yds.c.html'>netbsd/sys/dev/pci/mpu_yds.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
