
################################################################################
#
# This file has been generated by SpyGlass:
#     Report Name      : moresimple
#     Report Created by: s284963
#     Report Created on:  Wed Jan 12 19:50:14 2022
#     Working Directory: /home/s284963/riscv_testing_2021_zoix/syn/run/_snpDft_s284963.24148.0
#     SpyGlass Version : SpyGlass_vR-2020.12
#     Policy Name      : SpyGlass(SpyGlass_vR-2020.12)
#                        dft(SpyGlass_vR-2020.12)
#                        dft_dsm(SpyGlass_vR-2020.12)
#
#     Total Number of Generated Messages :         23
#     Number of Waived Messages          :          0
#     Number of Reported Messages        :         23
#     Number of Overlimit Messages       :          0
#
#
################################################################################

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
MORESIMPLE REPORT:


############### BuiltIn -> RuleGroup=Design Read ###############
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
ID       Rule                    Alias                   Severity    File                                                                                                                                              Line     Wt    Message
======================================================================================
[1]      DetectTopDesignUnits    DetectTopDesignUnits    Info        riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v                                                                                   54863    2     Module riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800 is a top level design unit
[2]      CheckCelldefine         CheckCelldefine         Info        N.A.                                                                                                                                              0        10    Rule-checking skipped on verilog celldefine modules present in the current run. If you want to check these modules, please specify 'check_celldefine' option
[0]      ElabSummary             ElabSummary             Info        ./sg_config/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800/sg_dft_testpoint_analysis/spyglass_reports/SpyGlass/elab_summary.rpt    0        2     Please refer file './sg_config/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800/sg_dft_testpoint_analysis/spyglass_reports/SpyGlass/elab_summary.rpt' for elab summary report
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++


############### Non-BuiltIn -> Goal=sg_dft_testpoint_analysis ###############
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
ID       Rule                            Alias                        Severity    File                                                                                                                                                          Line     Wt    Message
======================================================================================
[C0]     Coverage_audit                  showCoverageaudit            Info        riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v                                                                                               54863    10    For Design Unit 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800'[ 0. Original design], Fault-Coverage = 97.6 %, Test-Coverage = 100.0 %
[C1]     Coverage_audit                  showCoverageaudit            Info        riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v                                                                                               54863    10    For Design Unit 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800'[ 1. PIs and POs made controllable & observable], Fault-Coverage = 97.6 %, Test-Coverage = 100.0 %
[C2]     Coverage_audit                  showCoverageaudit            Info        riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v                                                                                               54863    10    For Design Unit 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800'[ 2. Flip-flops made scannable], Fault-Coverage = 97.6 %, Test-Coverage = 100.0 %
[C3]     Coverage_audit                  showCoverageaudit            Info        riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v                                                                                               54863    10    For Design Unit 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800'[ 3. Scan-wrap black boxes], Fault-Coverage = 97.6 %, Test-Coverage = 100.0 %
[C4]     Coverage_audit                  showCoverageaudit            Info        riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v                                                                                               54863    10    For Design Unit 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800'[ 4. Latches made Transparent], Fault-Coverage = 97.6 %, Test-Coverage = 100.0 %
[C5]     Coverage_audit                  showCoverageaudit            Info        riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v                                                                                               54863    10    For Design Unit 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800'[ 5. Combinational Loops made controllable], Fault-Coverage = 97.6 %, Test-Coverage = 100.0 %
[C6]     Coverage_audit                  showCoverageaudit            Info        riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v                                                                                               54863    10    For Design Unit 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800'[ 6. Testmode/Tied pins made controllable], Fault-Coverage = 98.5 %, Test-Coverage = 100.0 %
[C7]     Coverage_audit                  showCoverageaudit            Info        riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v                                                                                               54863    10    For Design Unit 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800'[ 7. Hanging nets made controllable], Fault-Coverage = 98.5 %, Test-Coverage = 100.0 %
[C8]     Coverage_audit                  showCoverageaudit            Info        riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v                                                                                               54863    10    For Design Unit 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800'[ 8. Tristate enables made observable], Fault-Coverage = 98.5 %, Test-Coverage = 100.0 %
[C9]     Coverage_audit                  showCoverageaudit            Info        riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v                                                                                               54863    10    For Design Unit 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800'[ 9. 'force_ta' and 'test_point' constraint pins made testable], Fault-Coverage = 98.5 %, Test-Coverage = 100.0 %
[CA]     Coverage_audit                  showCoverageaudit            Info        riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v                                                                                               54863    10    For Design Unit 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800'[ 10. 'no_scan' flip-flops made scannable], Fault-Coverage = 98.5 %, Test-Coverage = 100.0 %
[A1]     Info_DftDebugData               Info_DftDebugData            Info        riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v                                                                                               54863    1     DFT data for design block 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800'
[4]      Info_coverage                   showCoverage                 Info        riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v                                                                                               54863    10    Stuck_at (combinational) coverage estimate for design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800': fault_coverage = 97.6% and test_coverage = 100.0%
[CB]     Info_generated_reports          Info_generated_reports       Info        ./sg_config/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800/sg_dft_testpoint_analysis/spyglass_reports/dft/dft_generated_dc_constraints.tcl     0        10    Report file './sg_config/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800/sg_dft_testpoint_analysis/spyglass_reports/dft/dft_generated_dc_constraints.tcl' successfully generated for design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800'. Contains dc constraints for setting dft signals.
[CC]     Info_generated_reports          Info_generated_reports       Info        ./sg_config/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800/sg_dft_testpoint_analysis/spyglass_reports/dft/dft_suggested_constraints.sgdc       0        10    Report file './sg_config/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800/sg_dft_testpoint_analysis/spyglass_reports/dft/dft_suggested_constraints.sgdc' successfully generated for design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800'. Contains sgdc constraints for dft signals.
[9F]     Info_random_resistance          Info_random_resistance       Info        ./sg_config/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800/sg_dft_testpoint_analysis/spyglass_reports/dft_dsm/random_pattern_testpoints.rpt    1        10    '152' test points are suggested for design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800' (Report file : './sg_config/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800/sg_dft_testpoint_analysis/spyglass_reports/dft_dsm/random_pattern_testpoints.rpt')
[6]      Info_random_resistance          Info_random_resistance       Info        riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v                                                                                               54863    10    Random pattern stuck_at coverage estimate for design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800': fault_coverage = 68.3% and test_coverage = 69.9%
[A0]     Info_x_sources                  Info_x_sources               Info        N.A.                                                                                                                                                          0        10    Ignoring 'UIO HN MD CL MCP FP' type of X-sources(s) as specified by parameter 'dft_ignore_x_sources'
[5]      TA_10                           TA_10                        Info        riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v                                                                                               54863    10    No test point found for design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800'
[3]      dftOptional_Constraint_Check    optional_constraint_check    Info        ./sg_config/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800/sg_dft_testpoint_analysis/spyglass_reports/dft/dft_optional_sgdc.rpt                21       10    One or more optional constraints missing in module 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800'. Please see summary report in the reported file
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
