Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Mon Oct 16 00:52:30 2017
| Host         : alga-satellite running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_control_sets -verbose -file ov13850_demo_control_sets_placed.rpt
| Design       : ov13850_demo
| Device       : xc7a100t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   482 |
| Unused register locations in slices containing registers |  1324 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            4166 |         1349 |
| No           | No                    | Yes                    |             190 |           64 |
| No           | Yes                   | No                     |            1584 |          679 |
| Yes          | No                    | No                     |            2571 |          817 |
| Yes          | No                    | Yes                    |             135 |           35 |
| Yes          | Yes                   | No                     |            1406 |          472 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                        Clock Signal                       |                                                                                                                 Enable Signal                                                                                                                 |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  sys_clock                                                |                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  sys_clock                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              1 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              1 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                              | fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                        |                1 |              1 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                         | fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                        |                1 |              1 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                    | fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                        |                1 |              1 |
|  i2c_clk_div                                              |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              1 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                    | fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                        |                1 |              1 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_nxt                                                                                                                     | fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                       |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   |                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  dvi_pixel_clock_BUFG                                     |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   |                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   |                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                    | fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                       |                1 |              1 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                               | fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                        |                1 |              1 |
|  sys_clock                                                |                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  sys_clock                                                |                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  sys_clock                                                |                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   |                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   |                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  sys_clock                                                |                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  sys_clock                                                |                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  sys_clock                                                |                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              2 |
|  sys_clock                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              2 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                  | fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                        |                1 |              2 |
|  i2c_clk_div                                              |                                                                                                                                                                                                                                               | cam_ctl/regs/AR[0]                                                                                                                                                                                                                      |                2 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  sys_clock                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |              3 |
|  sys_clock                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   |                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                2 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   |                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  sys_clock                                                |                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  sys_clock                                                |                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  sys_clock                                                |                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  sys_clock                                                |                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                  | fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                        |                1 |              4 |
|  sys_clock                                                |                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  sys_clock                                                |                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  sys_clock                                                |                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  sys_clock                                                |                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  sys_clock                                                |                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  sys_clock                                                |                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  sys_clock                                                |                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                               | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                                                                       |                2 |              4 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                               | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                                                                        |                3 |              4 |
|  sys_clock                                                |                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                               | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                     |                1 |              4 |
|  sys_clock                                                |                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                               | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                                                                          |                1 |              4 |
|  sys_clock                                                |                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  sys_clock                                                |                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  sys_clock                                                |                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  sys_clock                                                |                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  sys_clock                                                |                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  sys_clock                                                |                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                 | fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/wait_cnt_reg[3][0]                                                                                                                                                                    |                1 |              4 |
|  sys_clock                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |              4 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                            | fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                        |                4 |              4 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/fbctl/__1/i__n_0                                                                                                                                                                                                                       | reset_n_IBUF                                                                                                                                                                                                                            |                2 |              4 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/mc0/read_data_indx.rd_data_indx_r_reg[0][0]                                                                                                                                          | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                             |                1 |              4 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                              |                1 |              4 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                   | fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/sync_cntr0__4                                                                                                                                                                    |                1 |              4 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_2_n_0                                                                | fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                       |                3 |              4 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                            | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                                                                            |                2 |              4 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                           | fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/wait_cnt_r_reg[0][0]                                                                                                                                                                  |                1 |              4 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                                   | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r[3]_i_1_n_0                                                                                   |                2 |              4 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                               | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_dqs_cnt[0]_i_1_n_0                                                                                         |                2 |              4 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt[3]_i_2_n_0                                                                                                     | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                                                                         |                2 |              4 |
|  sys_clock                                                |                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_2_n_0                                                                                                         | fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                       |                1 |              4 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                           | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_1_n_0                                                                                                          |                1 |              4 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                               | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                                                             |                2 |              4 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                             | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                                                             |                1 |              4 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                  | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                                                            |                1 |              4 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1__0_n_0                                                                                                                                   | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                        |                1 |              4 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                               | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wait_state_cnt_r[3]_i_1_n_0                                                                           |                1 |              4 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                               | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                                                                       |                1 |              4 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                               | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/maint_prescaler_r1                                                                                                                                |                2 |              4 |
|  sys_clock                                                |                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cnt_shift_r_reg[0][0]                                                                                                                   | fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/cnt_shift_r_reg[0]_0[0]                                                                                                                                                               |                1 |              4 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                               | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                                                     |                1 |              4 |
|  sys_clock                                                |                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  sys_clock                                                |                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   |                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[0]_0                                                                                                                                                              |                1 |              4 |
|  sys_clock                                                |                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  sys_clock                                                |                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  csi_rx/link/clkphy/valid_out_reg                         | csi_rx/link/clkdet/count_value                                                                                                                                                                                                                | csi_rx/link/clkdet/count_value[3]_i_3_n_0                                                                                                                                                                                               |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   |                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[3][0]                                                                                                                                  |                1 |              4 |
|  sys_clock                                                |                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  sys_clock                                                |                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  sys_clock                                                |                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  sys_clock                                                |                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  sys_clock                                                |                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  sys_clock                                                |                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  sys_clock                                                |                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  sys_clock                                                |                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  sys_clock                                                |                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  sys_clock                                                |                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  sys_clock                                                |                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  sys_clock                                                |                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  sys_clock                                                |                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  sys_clock                                                |                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/clear                                                                                                                                                                  |                1 |              4 |
|  sys_clock                                                |                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/clear                                                                                                                                                                  |                1 |              4 |
|  sys_clock                                                |                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   |                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |
|  sys_clock                                                |                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/clear                                                                                                                                                                  |                1 |              4 |
|  sys_clock                                                |                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/clear                                                                                                                                                                  |                1 |              4 |
|  sys_clock                                                |                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  sys_clock                                                |                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  sys_clock                                                |                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  sys_clock                                                |                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  sys_clock                                                |                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  clk400                                                   | fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                          | fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/rst_r2                                                                                                                                                                           |                1 |              4 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                    | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                             |                1 |              4 |
|  sys_clock                                                |                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  sys_clock                                                |                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  sys_clock                                                |                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  sys_clock                                                |                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  sys_clock                                                |                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_addr_le                                                                                                                                                            | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                             |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              4 |
|  sys_clock                                                |                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                                 |                1 |              4 |
|  sys_clock                                                |                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  sys_clock                                                |                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  sys_clock                                                |                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   |                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[7]_i_1_n_0                                                                                                                                             |                2 |              4 |
|  sys_clock                                                |                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  sys_clock                                                |                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0              | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                     |                1 |              5 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_1_n_0                                                                                      | fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                        |                5 |              5 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                               | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                                                                     |                1 |              5 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                                                          |                1 |              5 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                      | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r[4]_i_1_n_0                                                                                                       |                2 |              5 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                   | fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                        |                1 |              5 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              5 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |              5 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              5 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0           | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                     |                2 |              5 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              5 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                               | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                                                                      |                1 |              5 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                               | fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                        |                4 |              5 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                               | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                                                                     |                2 |              5 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_state_r[4]_i_2_n_0                                                                                     | fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                        |                3 |              5 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                                                          |                2 |              5 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                    | fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                        |                3 |              5 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                                                          |                1 |              5 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                          | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                                                                                   |                2 |              5 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                        | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                                                                              |                2 |              5 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                     | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                                                          |                2 |              5 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                           | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.wr_wait_limit[4]_i_1_n_0                                                                                                                         |                1 |              5 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                           | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_wait_limit[4]_i_1_n_0                                                                                                                         |                1 |              5 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                                                          |                2 |              5 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                                                          |                2 |              5 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                                                          |                1 |              5 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                                                          |                2 |              5 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/rd_accepted                                                                                                                                                                    | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                             |                1 |              5 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                    | fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                        |                3 |              5 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_inc_tap_cnt[5]_i_1_n_0                                                                                 | fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                        |                3 |              6 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              6 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                               | fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                        |                3 |              6 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dec_tap_cnt[5]_i_1_n_0                                                                                 | fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                        |                3 |              6 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_1st_edge_taps_r[5]_i_2_n_0                                                                             | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_1st_edge_taps_r[5]_i_1_n_0                                                                       |                4 |              6 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/new_cnt_dqs_r_reg_n_0                                                                                       | fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                        |                2 |              6 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_2nd_edge_taps_r[5]_i_2_n_0                                                                             | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_2nd_edge_taps_r[5]_i_1_n_0                                                                       |                1 |              6 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                         | fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                        |                1 |              6 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/largest_left_edge[5]_i_1_n_0                                                                                | fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                        |                3 |              6 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/fine_pi_dec_cnt                                                                                             | fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                        |                4 |              6 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/smallest_right_edge                                                                                         | fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                        |                2 |              6 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                         | fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/tap_cnt_cpt_r_reg[0]_0[0]                                                                                                                                                             |                1 |              6 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                               | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                                                                 |                1 |              6 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_sequential_cal1_state_r[5]_i_2_n_0                                                                                | fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                       |                5 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   |                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              6 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                  | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[127]_i_1_n_0                                                                                 |                2 |              6 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                          | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                                                                    |                2 |              6 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                         |                                                                                                                                                                                                                                         |                4 |              6 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer_r0__14                                                                                                                                     | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[5]_i_1_n_0                                                                                                           |                1 |              6 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/cnt_read_reg[5][0]                                                                                                                                                         | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                        |                2 |              6 |
|  sys_clock                                                |                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                   |                3 |              6 |
|  sys_clock                                                |                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                   |                3 |              6 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read[5]_i_1__0_n_0                                                                                                                           | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                        |                2 |              6 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                               | fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                        |                3 |              6 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                          | fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                        |                3 |              6 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/p_2_out[0]                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/current_state_reg[0]                                                                                                                                                                    |                3 |              6 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                   | fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                        |                1 |              6 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                         | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                                                                                   |                2 |              6 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                                 | fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                        |                3 |              6 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                    | fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                        |                1 |              6 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                    | fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                        |                1 |              6 |
|  csi_rx/link/clkphy/valid_out_reg                         | cam_ctl/csi_en                                                                                                                                                                                                                                | csi_rx/depacket/SR[0]                                                                                                                                                                                                                   |                1 |              6 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt_reg[5]_i_1_n_0                                                                                               | fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                        |                4 |              6 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                               | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_1_n_0                                                                               |                2 |              6 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt                                                                                           | fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                        |                2 |              6 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_1_out[5]                                                                                                |                                                                                                                                                                                                                                         |                1 |              6 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                       | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0                                                                   |                2 |              6 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_0_in22_out                                                                                              | fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                        |                2 |              6 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                              | fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                        |                2 |              6 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt                                                                                                   | fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                        |                4 |              6 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_2_n_0                                                                                                       | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer_ns[5]                                                                                                                           |                2 |              6 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                        | fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                        |                4 |              6 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                              | fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                        |                3 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   |                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                           |                2 |              7 |
|  sys_clock                                                |                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                                                                                   |                1 |              7 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                           |                2 |              7 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                               | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                                                                               |                2 |              7 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr[6]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |              7 |
|  csi_rx/link/clkphy/valid_out_reg                         | csi_rx/depacket/bytes_int_reg[23]                                                                                                                                                                                                             | csi_rx/depacket/bytes_int_reg[24]                                                                                                                                                                                                       |                2 |              8 |
|  pll2/inst/camera_pixel_clock                             |                                                                                                                                                                                                                                               | wb/channel_mul0[13]                                                                                                                                                                                                                     |                3 |              8 |
|  pll2/inst/camera_pixel_clock                             |                                                                                                                                                                                                                                               | wb/p_0_in0                                                                                                                                                                                                                              |                3 |              8 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                               | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk7[0].compare_err_pb_latch_r[0]_i_1_n_0                                                          |                4 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   |                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0]           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                3 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   |                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                         | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_66_out                                                                                              |                4 |              8 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                               | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/auto_pre_r_lcl_reg_0                                                                                                            |                3 |              8 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                               | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/auto_pre_r_lcl_reg_0                                                                                                            |                3 |              8 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                               | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/auto_pre_r_lcl_reg_0                                                                                                            |                2 |              8 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                               | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/auto_pre_r_lcl_reg_0                                                                                                            |                4 |              8 |
|  sys_clock                                                |                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/CFG_DATA_O[15]_i_1_n_0                                                                                                                                              |                2 |              8 |
|  i2c_clk_div                                              | cam_ctl/i2c_if/sel                                                                                                                                                                                                                            | cam_ctl/regs/AR[0]                                                                                                                                                                                                                      |                2 |              8 |
|  pll2/inst/camera_pixel_clock                             |                                                                                                                                                                                                                                               | wb/output_data_odd_reg[23]_i_1_n_0                                                                                                                                                                                                      |                3 |              8 |
|  sys_clock                                                |                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/rd_buf_we_r1                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              8 |
|  sys_clock                                                | csi_rx/link/clkdet/sel                                                                                                                                                                                                                        | csi_rx/link/clkdet/clear                                                                                                                                                                                                                |                3 |              8 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                  | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                        |                4 |              8 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                   | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                                                                                  |                3 |              8 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/p_2_out[0]                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/SEQUENCER_STATE_O_reg[8]                                                                                                                        |                2 |              8 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/p_2_out[0]                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O[7]_i_1_n_0                                                                                                                                                             |                2 |              8 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                     | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                                                              |                2 |              8 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt0                                                                                                    | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt[7]_i_1_n_0                                                                                    |                3 |              8 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0][0]                                                                                                                                   | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                        |                4 |              8 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0       | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                     |                2 |              8 |
|  sys_clock                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                3 |              8 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                        | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                     |                2 |              8 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0          | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                     |                2 |              8 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/fbctl/fb_write_address_i_2_n_0                                                                                                                                                                                                         | fbtest/fbctl/input_read_x                                                                                                                                                                                                               |                3 |              8 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/fbctl/output_linebuf_write_high                                                                                                                                                                                                        | fbtest/fbctl/output_write_y0                                                                                                                                                                                                            |                3 |              8 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/fbctl/output_write_x                                                                                                                                                                                                                   | fbtest/fbctl/output_write_x[10]_i_1_n_0                                                                                                                                                                                                 |                2 |              8 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                  |                                                                                                                                                                                                                                         |                2 |              8 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                        | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                     |                3 |              8 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                           | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                     |                2 |              8 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0       | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                     |                3 |              8 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0       | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                     |                2 |              8 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                              | fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                        |                3 |              8 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |              8 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                           | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                     |                2 |              8 |
|  pll2/inst/camera_pixel_clock                             |                                                                                                                                                                                                                                               | wb/output_data_odd_reg[7]_i_1_n_0                                                                                                                                                                                                       |                3 |              8 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                               | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r[7]_i_1_n_0                                                                                                       |                3 |              9 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                               | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                                                              |                3 |              9 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                         | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/compare_err0                                                                                          |                4 |              9 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/wr_starve_cnt                                                                                                                                                     | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/wr_wait_limit11_out                                                                                                                                         |                3 |              9 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/rd_starve_cnt                                                                                                                                                     | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/rd_wait_limit13_out                                                                                                                                         |                2 |              9 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                |                                                                                                                                                                                                                                         |                4 |              9 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                               | fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                                       |                2 |              9 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                              | fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                        |                2 |              9 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][1][2]_i_1_n_0                                                                                             | fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                        |                2 |              9 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                   | fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                        |                4 |              9 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                3 |             10 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                         | fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                        |                2 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   |                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                3 |             10 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_nxt                                                                                                                     | fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                       |                5 |             10 |
|  csi_rx/link/clkphy/valid_out_reg                         |                                                                                                                                                                                                                                               | csi_rx/link/clkdet/taps_reg[0][1]                                                                                                                                                                                                       |                7 |             10 |
|  csi_rx/link/clkphy/valid_out_reg                         | csi_rx/unpack10/sel                                                                                                                                                                                                                           | csi_rx/vout/clear                                                                                                                                                                                                                       |                3 |             10 |
|  pll2/inst/camera_pixel_clock                             | wb/E[0]                                                                                                                                                                                                                                       | wb/SR[0]                                                                                                                                                                                                                                |                2 |             10 |
|  dvi_pixel_clock_BUFG                                     | fbtest/output/tmg_gen/output_read_x_reg[1][0]                                                                                                                                                                                                 | fbtest/output/tmg_gen/output_read_x_reg[10][0]                                                                                                                                                                                          |                3 |             10 |
|  pll2/inst/camera_pixel_clock                             |                                                                                                                                                                                                                                               | cam_ctl/csi_rst                                                                                                                                                                                                                         |                5 |             11 |
|  clk400                                                   | fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/sample_timer_en                                                                                                                                                                        | fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/sample_timer0                                                                                                                                                                    |                2 |             11 |
|  dvi_pixel_clock_BUFG                                     | fbtest/output/tmg_gen/v_pos0                                                                                                                                                                                                                  | reset_n_IBUF                                                                                                                                                                                                                            |                3 |             11 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  dvi_pixel_clock_BUFG                                     | fbtest/output/tmg_gen/output_read_y_reg[0][0]                                                                                                                                                                                                 | fbtest/output/tmg_gen/output_read_y_reg[10][0]                                                                                                                                                                                          |                3 |             12 |
|  pll2/inst/camera_pixel_clock                             | csi_rx/vout/output_timing/v_pos0                                                                                                                                                                                                              | cam_ctl/csi_rst                                                                                                                                                                                                                         |                5 |             12 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                           | fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/clear                                                                                                                                                                                 |                3 |             12 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                    | fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                       |                4 |             12 |
|  sys_clock                                                |                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                      |                4 |             12 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/iscnt_reg[11]                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt_reg[11]                                                                                                                                      |                3 |             12 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                   | fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/clear                                                                                                                                                                                 |                3 |             12 |
|  pll2/inst/camera_pixel_clock                             | wb/input_linebuf_write_high_reg[0][0]                                                                                                                                                                                                         | wb/SS[0]                                                                                                                                                                                                                                |                6 |             12 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             12 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             12 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                3 |             12 |
|  sys_clock                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                3 |             12 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/samples_cnt_r_reg[11][0]                                                                                                                 | fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                        |                3 |             12 |
|  clk400                                                   | fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/temperature                                                                                                                                                                            | fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/rst_r2                                                                                                                                                                           |                5 |             12 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                         |               12 |             12 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_21_out                                                                                                                  | fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                        |                2 |             12 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                  | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[46]_i_1_n_0                                                                                  |                4 |             12 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__0_n_0 | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                     |                4 |             13 |
|  sys_clock                                                |                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                      |                8 |             13 |
|  clk400                                                   |                                                                                                                                                                                                                                               | fbtest/memctl/u_ddr3_if_mig/temp_mon_enabled.u_tempmon/rst_r2                                                                                                                                                                           |                3 |             13 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                               | fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                        |                5 |             13 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1_n_0    | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                                                     |                4 |             13 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                6 |             14 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                               | fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                        |                7 |             14 |
|  sys_clock                                                |                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                3 |             14 |
|  csi_rx/link/clkphy/valid_out_reg                         | csi_rx/depacket/bytes_read[15]_i_1_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             15 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                               | fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                        |               11 |             15 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             16 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/mc0/pointer_we                                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |             16 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                               |                                                                                                                                                                                                                                         |                2 |             16 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             16 |
|  sys_clock                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             16 |
|  sys_clock                                                |                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_3_reg[0]                                                                                                                         |                9 |             16 |
|  sys_clock                                                |                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_6[15]_i_1_n_0                                                                                                                                                                      |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   |                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                       | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                             |                4 |             16 |
|  sys_clock                                                |                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA[15]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             16 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             16 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             16 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             16 |
|  csi_rx/link/clkphy/valid_out_reg                         | csi_rx/depacket/packet_len_q[15]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             16 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             16 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             16 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                               | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                             |                6 |             16 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             16 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0]           |                                                                                                                                                                                                                                         |                2 |             16 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             16 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             16 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             16 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                               | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0                                                     |                6 |             16 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                               | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt[7]_i_1_n_0                                                                                    |               12 |             16 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             16 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rd_addr_reg[0][0]                                                                                                                        | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/SR[0]                                                                                                                              |                4 |             16 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                             |                                                                                                                                                                                                                                         |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]_0[0]                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                2 |             16 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/adv_rb_drdy1                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |             16 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             16 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             16 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             17 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             17 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             17 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             17 |
|  sys_clock                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  sys_clock                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[16]                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  sys_clock                                                |                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             18 |
|  sys_clock                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  i2c_clk_div                                              | cam_ctl/statecntr[0]_i_1_n_0                                                                                                                                                                                                                  | reset_n_IBUF                                                                                                                                                                                                                            |                5 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   |                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             18 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                               | fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                        |               13 |             19 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                               | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/mc_ras_n_ns[0]                                                                                                                            |                8 |             19 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                  | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_1_n_0                                                                                                            |                5 |             20 |
|  clk400                                                   |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             20 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                               | fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                        |               15 |             20 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]_0                                                                                                                                                   |                8 |             20 |
|  pll2/inst/camera_pixel_clock                             | csi_rx/vout/E[0]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             20 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                               | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/cmd_pipe_plus.mc_bank_reg[0]                                                                                                              |               13 |             20 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                  | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[40]                                                                                     |                7 |             20 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                  | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[124]                                                                                    |                6 |             20 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                               | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/mc_cas_n_ns[0]                                                                                                                            |                7 |             21 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                                 | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                             |               10 |             24 |
|  sys_clock                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |             24 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                               | fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                       |                9 |             24 |
|  csi_rx/link/clkphy/valid_out_reg                         | csi_rx/depacket/bytes_int_reg[23]                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               10 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                     |                                                                                                                                                                                                                                         |                3 |             24 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                           | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                             |                7 |             24 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                               | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_detect_edge_setup                                                                                            |               14 |             25 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                         |                9 |             25 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             25 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             25 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                         |                9 |             25 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             25 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             25 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             25 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             25 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             25 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             25 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             25 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |               10 |             25 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             25 |
|  csi_rx/link/clkphy/valid_out_reg                         |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             25 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             25 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             25 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             25 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             25 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             25 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             25 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                         |                9 |             25 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                               | fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                        |               18 |             26 |
|  sys_clock                                                |                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               12 |             27 |
|  dvi_pixel_clock_BUFG                                     |                                                                                                                                                                                                                                               | dvi_tx/gen_lane[0].lane_enc/cnt_q_reg[8]_0                                                                                                                                                                                              |               20 |             27 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  sys_clock                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                7 |             28 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                               | fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                        |               16 |             29 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             29 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             29 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             29 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             29 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                               | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                        |               11 |             31 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/CFG_BRAM_RD_DATA[23]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             31 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   |                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               16 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   |                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[31]_i_1_n_0                                                                                                                                                                  |                6 |             32 |
|  sys_clock                                                |                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[3]                                                                                                                                                                                        |               13 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_2_n_0                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                7 |             32 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                 | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                        |               16 |             33 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                  | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                        |               11 |             33 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                               | fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                                       |               12 |             33 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                         |               13 |             34 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             34 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                               | fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                        |               23 |             34 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             34 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             34 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                               | fbtest/memctl/u_ddr3_if_mig/u_iodelay_ctrl/rst_sync_r1_reg                                                                                                                                                                              |                8 |             34 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               13 |             35 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                               | fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                        |               19 |             35 |
|  csi_rx/link/clkphy/valid_out_reg                         | csi_rx/depacket/E[0]                                                                                                                                                                                                                          | csi_rx/link/clkdet/taps_reg[0][1]                                                                                                                                                                                                       |               18 |             40 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             41 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |               11 |             41 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             41 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                         |                9 |             41 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             41 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                         |                9 |             41 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |               11 |             41 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             41 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                         |                9 |             41 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                         |               11 |             41 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                         |               11 |             41 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |               10 |             41 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                         |               11 |             41 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                         |                9 |             41 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                         |               11 |             41 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                         |               10 |             41 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                         |               10 |             41 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                         |               11 |             41 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |               12 |             41 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             41 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             41 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             41 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                         |                9 |             41 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             41 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                         |                9 |             41 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                         |               11 |             41 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             41 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                         |                9 |             41 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                         |               10 |             41 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |               12 |             41 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             41 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |               10 |             41 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                               | fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                       |               20 |             44 |
|  pll2/inst/camera_pixel_clock                             | cam_ctl/csi_en                                                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               14 |             44 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                               | fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                       |               15 |             44 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                               | fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                                       |               15 |             44 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                               | fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                           |               20 |             47 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                               | fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                       |               17 |             48 |
|  sys_clock                                                |                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg[15]_0                                                                                                                                                       |               54 |             57 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_0_2_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |               16 |             64 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                    |                                                                                                                                                                                                                                         |               27 |             64 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                           |                                                                                                                                                                                                                                         |               23 |             64 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_154_out                                                                                                   | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].match_flag_pb[7]_i_1_n_0                                                                   |               17 |             64 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/mux_rd_valid_r                                                                                              |                                                                                                                                                                                                                                         |               13 |             64 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |               16 |             64 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/rd_active_r                                                                                                                             |                                                                                                                                                                                                                                         |               13 |             64 |
|  sys_clock                                                |                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                        |               32 |             64 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               26 |             65 |
|  dvi_pixel_clock_BUFG                                     |                                                                                                                                                                                                                                               | reset_n_IBUF                                                                                                                                                                                                                            |               26 |             69 |
|  sys_clock                                                |                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |               27 |             70 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                 |                                                                                                                                                                                                                                         |               11 |             88 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                             |                                                                                                                                                                                                                                         |               11 |             88 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_1_in                |                                                                                                                                                                                                                                         |               12 |             96 |
|  sys_clock                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               28 |            103 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_4                           |                                                                                                                                                                                                                                         |               14 |            112 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_2                           |                                                                                                                                                                                                                                         |               14 |            112 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_3                           |                                                                                                                                                                                                                                         |               14 |            112 |
|  pll2/inst/camera_pixel_clock                             |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               41 |            127 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/app_rd_data_valid                                                                                                                                                          |                                                                                                                                                                                                                                         |               34 |            128 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                        |                                                                                                                                                                                                                                         |               43 |            144 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rd_buf_we                                                                                                                                |                                                                                                                                                                                                                                         |               22 |            176 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk | fbtest/memctl/u_ddr3_if_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                 |                                                                                                                                                                                                                                         |               24 |            192 |
|  csi_rx/link/clkphy/valid_out_reg                         | csi_rx/link/clkdet/E[0]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               85 |            319 |
|  sys_clock                                                |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |              534 |           1632 |
|  fbtest/memctl/u_ddr3_if_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |              751 |           2340 |
+-----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    22 |
| 2      |                     9 |
| 3      |                     9 |
| 4      |                    95 |
| 5      |                    29 |
| 6      |                    43 |
| 7      |                     7 |
| 8      |                    41 |
| 9      |                    10 |
| 10     |                     8 |
| 11     |                     3 |
| 12     |                    18 |
| 13     |                     5 |
| 14     |                     3 |
| 15     |                     2 |
| 16+    |                   178 |
+--------+-----------------------+


