library ieee;
use ieee.std_logic_1164.all;


entity eight_count is 
    port (
		  EN, Ud,CLk, Cl, Pr : in std_logic
		  Q : out std_logic_vector(2 downto 0);
		  
     --   T: in std_logic_vector(2 downto 0);
        --fa, fb, fc, fd, fe, ff, fg : out std_logic --output
    );
end eight_count;

architecture logic_func of eight_count is 
    signal Qout : std_logic_vector(2 downto 0);

	 component T_FF is 
    port (
        En, UD, CLK, CL, PR : in std_logic;
        Q, Qn : out std_logic);
	 end component;
begin
	stage0: T_FF PORT MAP (
		En => EN,
		UD => Ud,
		CLK => CLk,
		CL => Cl, 
		PR => Pr,
		Q => Qout(0),
		Qn => not(Qout(0);
	stage1: T_FF PORT MAP (
		En => EN and Qout(0),
		UD => Ud,
		CLK => CLk,
		CL => Cl,
		PR => Pr,
		Q => Qout(1),
		Qn => not(Qout(1);
	stage2: T_FF PORT MAP (
		En => EN and Qout(0) and Qout(1),
		UD => Ud,
		CLK => CLk,
		CL => Cl,
		PR => Pr,
		Q => Qout(2),
		Qn => not(Qout(2);
		
		Q <= Qout;


end logic_func;