// Seed: 3939983892
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  module_0 modCall_1 ();
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output tri1 id_1;
  assign id_1 = 1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout reg id_1;
  wire id_9;
  wire id_10;
  always begin : LABEL_0
    if (1) begin : LABEL_1
      if (-1'b0) begin : LABEL_2
        if (-1) $unsigned(87);
        ;
      end else #1 id_1 <= id_10;
    end
  end
  module_0 modCall_1 ();
endmodule
