# ğŸ”² Real-Time Sobel Edge Detection on FPGA (Pynq-Z2)

This project implements real-time image edge detection using Sobel filters accelerated in hardware on a Pynq-Z2 FPGA board. Webcam input is processed through custom VHDL-based IP cores and displayed on an HDMI monitor. The design achieves over **200Ã— speedup** compared to software execution.

> âš™ï¸ **Led hardware implementation, VHDL IP design, and system integration using Vivado.**

---

## ğŸ‘¤ Author

**Shivaum Shashikant Heranjal**  
Graduate Student â€“ Electrical & Computer Engineering  
Purdue University  

> ğŸ› ï¸ *Developed in collaboration with a teammate as part of an academic project. Hardware design and integration led by Shivaum Heranjal.*

---

## ğŸ§  Key Contributions

- **Designed AXI Stream-compatible IPs** for Sobel X and Sobel Y filters using VHDL.
- **Integrated IPs into Vivado block design** with DMA, AXI SmartConnect, and PS-PL interfaces.
- **Developed Python Jupyter Notebook** for capturing webcam input, managing buffers, and computing image gradients using OpenCV and NumPy.
- Achieved **~200Ã— performance gain** by offloading Sobel filtering to hardware.
- **Delivered end-to-end functional demo** including HDMI output and hardware-software benchmarking.
- **Collaborated** with a teammate on final report and presentation formatting.

---

## ğŸ“· Demo Outputs

| Input Image | Sobel X (HW) | Sobel Y (HW) | Gradient |
|-------------|--------------|--------------|----------|
| ![Input](images/input/sample.jpg) | ![X](images/output_hw/x.jpg) | ![Y](images/output_hw/y.jpg) | ![Grad](images/output_hw/gradient.jpg) |

---

## ğŸ› ï¸ Tech Stack

- **Hardware Design**: VHDL, Vivado 2018.3, AXI4-Lite, AXI-Stream, DMA, SmartConnect
- **Platform**: Pynq-Z2 (Zynq-7020, Dual-Core ARM Cortex-A9)
- **Software**: Python, OpenCV, NumPy, Jupyter Notebook
- **Output Interface**: HDMI display (1280Ã—720)
- **Image Input**: USB Webcam (640Ã—480)

---

## ğŸ“‚ Repository Structure

```
sobel-edge-detection-fpga/
â”œâ”€â”€ vivado_project/
â”‚   â”œâ”€â”€ final_project.xpr.zip        â† Complete Vivado project archive
â”‚   â””â”€â”€ sobel_x/, sobel_y/           â† VHDL modules for filters
â”œâ”€â”€ jupyter_notebooks/
â”‚   â””â”€â”€ final_notebook.ipynb         â† Python control & gradient calculation
â”œâ”€â”€ images/
â”‚   â”œâ”€â”€ input/, output_hw/, output_sw/
â”œâ”€â”€ reports/
â”‚   â”œâ”€â”€ SOC_report_SH.pdf
â”‚   â””â”€â”€ SoC_Final_Project_ppt_SH.pptx
â””â”€â”€ README.md
```

---

## âš¡ Performance Metrics

| **Metric**                                | **Software** | **Hardware**                  |
|-------------------------------------------|--------------|-------------------------------|
| **Sobel X/Y filter execution time**       | ~240 ms      | ~1.2 ms                       |
| **Total system time (including gradient)**| ~1.4 s       | ~1.266 s                      |
| **FPGA Utilization**                      | N/A          | < 20% LUTs, < 10% FFs         |
| **Power Consumption**                     | N/A          | 1.7 W                         |
| **Worst Slack**                           | N/A          | -7.84 ns                      |

> **Note:** Gradient is computed in software. Offloading this to hardware is a key future improvement.


---

## ğŸ”­ Future Enhancements

- Implement hardware gradient computation to eliminate software bottleneck.
- Merge HDMI display overlay into custom bitstream for cleaner deployment.
- Generalize architecture to support arbitrary separable 3Ã—3 kernels.
- Explore real-time video processing using HDMI-In and frame buffering.

---

## ğŸ“„ License

This repository is licensed under the MIT License.

---
