- 1133011728 2005.11.26 R72-M1-NC-I:J18-U11 2005-11-26-05.28.48.120288 R72-M1-NC-I:J18-U11 RAS KERNEL INFO ciod: Received signal 15, code=0, errno=0, address=0x000001f5
- 1133011767 2005.11.26 R01-M1-NC-I:J18-U11 2005-11-26-05.29.27.205468 R01-M1-NC-I:J18-U11 RAS KERNEL INFO ciod: Received signal 15, code=0, errno=0, address=0x000001f2
APPSEV 1133044906 2005.11.26 R33-M1-N4-I:J18-U11 2005-11-26-14.41.46.876542 R33-M1-N4-I:J18-U11 RAS APP FATAL ciod: Error reading message prefix on CioStream socket to 172.16.96.116:47189, Link has been severed
- 1133051996 2005.11.26 R03-M1-NF-C:J07-U01 2005-11-26-16.39.56.330868 R03-M1-NF-C:J07-U01 RAS KERNEL FATAL r24=0x0ffea4c8 r25=0x00000003 r26=0x0000000f r27=0xffffd000
- 1133052171 2005.11.26 R14-M1-NC-I:J18-U01 2005-11-26-16.42.51.171566 R14-M1-NC-I:J18-U01 RAS KERNEL INFO ciod: Received signal 15, code=0, errno=0, address=0x000001f2
- 1133150722 2005.11.27 R15-M0-N0-I:J18-U11 2005-11-27-20.05.22.588765 R15-M0-N0-I:J18-U11 RAS KERNEL INFO ciod: Received signal 15, code=0, errno=0, address=0x000001f5
- 1133280774 2005.11.29 R55-M0-N9-C:J06-U11 2005-11-29-08.12.54.614554 R55-M0-N9-C:J06-U11 RAS KERNEL INFO 13 tree receiver 1 in re-synch state event(s) (dcr 0x0185) detected over 4562 seconds
- 1133306285 2005.11.29 R60-M0-N4-I:J18-U01 2005-11-29-15.18.05.050463 R60-M0-N4-I:J18-U01 RAS KERNEL INFO ciod: Received signal 15, code=0, errno=0, address=0x000001f2
- 1133306326 2005.11.29 R21-M0-N8-I:J18-U01 2005-11-29-15.18.46.642475 R21-M0-N8-I:J18-U01 RAS KERNEL INFO ciod: Received signal 15, code=0, errno=0, address=0x000001f2
- 1133310116 2005.11.29 R67-M1-N7 2005-11-29-16.21.56.855025 R67-M1-N7 NULL DISCOVERY INFO Node card VPD check: U01 node in processor card slot J05 do not match. VPD ecid 04D37DF2DE7BFFFF0D081AF0DAD2, found 04DD80740E2FFFFF0A0C19D0CEBD
- 1133317778 2005.11.29 R01-M1-NC-I:J18-U01 2005-11-29-18.29.38.531250 R01-M1-NC-I:J18-U01 RAS KERNEL INFO ciod: Received signal 15, code=0, errno=0, address=0x000001f5
- 1133367847 2005.11.30 R74-M1-NB-C:J02-U11 2005-11-30-08.24.07.024349 R74-M1-NB-C:J02-U11 RAS KERNEL INFO CE sym 1, at 0x01d7eaa0, mask 0x02
- 1133409475 2005.11.30 R15-M1-NC-I:J18-U01 2005-11-30-19.57.55.220367 R15-M1-NC-I:J18-U01 RAS APP FATAL ciod: LOGIN chdir(/g/g0/spelce1/Linpack_SWL) failed: No such file or directory
- 1133409779 2005.11.30 R13-M1-NC-I:J18-U01 2005-11-30-20.02.59.033978 R13-M1-NC-I:J18-U01 RAS APP FATAL ciod: LOGIN chdir(/g/g0/spelce1/Linpack_SWL) failed: No such file or directory
- 1133447694 2005.12.01 R11-M1-ND-C:J08-U01 2005-12-01-06.34.54.203650 R11-M1-ND-C:J08-U01 RAS KERNEL INFO 0 microseconds spent in the rbs signal handler during 0 calls. 0 microseconds was the maximum time for a single instance of a correctable ddr.
- 1133447703 2005.12.01 R11-M1-NA-C:J13-U01 2005-12-01-06.35.03.376951 R11-M1-NA-C:J13-U01 RAS KERNEL INFO 0 microseconds spent in the rbs signal handler during 0 calls. 0 microseconds was the maximum time for a single instance of a correctable ddr.
- 1133447722 2005.12.01 R11-M1-NF-C:J07-U01 2005-12-01-06.35.22.172118 R11-M1-NF-C:J07-U01 RAS KERNEL INFO 0 microseconds spent in the rbs signal handler during 0 calls. 0 microseconds was the maximum time for a single instance of a correctable ddr.
- 1133447728 2005.12.01 R06-M0-N3-C:J13-U11 2005-12-01-06.35.28.126758 R06-M0-N3-C:J13-U11 RAS KERNEL INFO 10722 total interrupts. 0 critical input interrupts. 0 microseconds total spent on critical input interrupts, 0 microseconds max time in a critical input interrupt.
- 1133447738 2005.12.01 R10-M0-N7-C:J08-U11 2005-12-01-06.35.38.328553 R10-M0-N7-C:J08-U11 RAS KERNEL INFO 10740 total interrupts. 0 critical input interrupts. 0 microseconds total spent on critical input interrupts, 0 microseconds max time in a critical input interrupt.
- 1133447761 2005.12.01 R17-M0-N8-C:J09-U11 2005-12-01-06.36.01.057694 R17-M0-N8-C:J09-U11 RAS KERNEL INFO 10744 total interrupts. 0 critical input interrupts. 0 microseconds total spent on critical input interrupts, 0 microseconds max time in a critical input interrupt.
- 1133447763 2005.12.01 R06-M0-N7-C:J05-U01 2005-12-01-06.36.03.872611 R06-M0-N7-C:J05-U01 RAS KERNEL INFO 10700 total interrupts. 0 critical input interrupts. 0 microseconds total spent on critical input interrupts, 0 microseconds max time in a critical input interrupt.
- 1133447776 2005.12.01 R16-M0-N4-C:J07-U11 2005-12-01-06.36.16.876079 R16-M0-N4-C:J07-U11 RAS KERNEL INFO 10732 total interrupts. 0 critical input interrupts. 0 microseconds total spent on critical input interrupts, 0 microseconds max time in a critical input interrupt.
- 1133447777 2005.12.01 R16-M0-N4-C:J06-U11 2005-12-01-06.36.17.847421 R16-M0-N4-C:J06-U11 RAS KERNEL INFO 0 microseconds spent in the rbs signal handler during 0 calls. 0 microseconds was the maximum time for a single instance of a correctable ddr.
- 1133447789 2005.12.01 R07-M1-N0-C:J07-U01 2005-12-01-06.36.29.326116 R07-M1-N0-C:J07-U01 RAS KERNEL INFO 0 microseconds spent in the rbs signal handler during 0 calls. 0 microseconds was the maximum time for a single instance of a correctable ddr.
- 1133447940 2005.12.01 R36-M0-NB-C:J12-U01 2005-12-01-06.39.00.882940 R36-M0-NB-C:J12-U01 RAS KERNEL INFO 10655 total interrupts. 0 critical input interrupts. 0 microseconds total spent on critical input interrupts, 0 microseconds max time in a critical input interrupt.
- 1133447941 2005.12.01 R13-M0-NA-C:J08-U01 2005-12-01-06.39.01.729708 R13-M0-NA-C:J08-U01 RAS KERNEL INFO 10650 total interrupts. 0 critical input interrupts. 0 microseconds total spent on critical input interrupts, 0 microseconds max time in a critical input interrupt.
- 1133447958 2005.12.01 R13-M1-N9-C:J02-U11 2005-12-01-06.39.18.093254 R13-M1-N9-C:J02-U11 RAS KERNEL INFO 0 microseconds spent in the rbs signal handler during 0 calls. 0 microseconds was the maximum time for a single instance of a correctable ddr.
- 1133447964 2005.12.01 R34-M0-N8-C:J06-U11 2005-12-01-06.39.24.979006 R34-M0-N8-C:J06-U11 RAS KERNEL INFO 10686 total interrupts. 0 critical input interrupts. 0 microseconds total spent on critical input interrupts, 0 microseconds max time in a critical input interrupt.
- 1133448039 2005.12.01 R55-M1-N5-C:J04-U01 2005-12-01-06.40.39.460137 R55-M1-N5-C:J04-U01 RAS KERNEL INFO 0 microseconds spent in the rbs signal handler during 0 calls. 0 microseconds was the maximum time for a single instance of a correctable ddr.
- 1133448052 2005.12.01 R33-M1-N7-C:J12-U01 2005-12-01-06.40.52.287178 R33-M1-N7-C:J12-U01 RAS KERNEL INFO 10674 total interrupts. 0 critical input interrupts. 0 microseconds total spent on critical input interrupts, 0 microseconds max time in a critical input interrupt.
- 1133448053 2005.12.01 R37-M0-N3-C:J11-U11 2005-12-01-06.40.53.513066 R37-M0-N3-C:J11-U11 RAS KERNEL INFO 10722 total interrupts. 0 critical input interrupts. 0 microseconds total spent on critical input interrupts, 0 microseconds max time in a critical input interrupt.
- 1133448074 2005.12.01 R56-M0-NA-C:J12-U11 2005-12-01-06.41.14.286536 R56-M0-NA-C:J12-U11 RAS KERNEL INFO 0 microseconds spent in the rbs signal handler during 0 calls. 0 microseconds was the maximum time for a single instance of a correctable ddr.
- 1133448080 2005.12.01 R56-M0-N1-C:J05-U11 2005-12-01-06.41.20.180521 R56-M0-N1-C:J05-U11 RAS KERNEL INFO 10730 total interrupts. 0 critical input interrupts. 0 microseconds total spent on critical input interrupts, 0 microseconds max time in a critical input interrupt.
- 1133448086 2005.12.01 R37-M1-NE-C:J04-U11 2005-12-01-06.41.26.523789 R37-M1-NE-C:J04-U11 RAS KERNEL INFO 10686 total interrupts. 0 critical input interrupts. 0 microseconds total spent on critical input interrupts, 0 microseconds max time in a critical input interrupt.
- 1133448090 2005.12.01 R50-M0-N9-C:J11-U01 2005-12-01-06.41.30.114225 R50-M0-N9-C:J11-U01 RAS KERNEL INFO 10692 total interrupts. 0 critical input interrupts. 0 microseconds total spent on critical input interrupts, 0 microseconds max time in a critical input interrupt.
- 1133448110 2005.12.01 R56-M0-N9-C:J08-U01 2005-12-01-06.41.50.888337 R56-M0-N9-C:J08-U01 RAS KERNEL INFO 10660 total interrupts. 0 critical input interrupts. 0 microseconds total spent on critical input interrupts, 0 microseconds max time in a critical input interrupt.
- 1133448160 2005.12.01 R37-M1-N0-C:J16-U11 2005-12-01-06.42.40.072946 R37-M1-N0-C:J16-U11 RAS KERNEL INFO 10752 total interrupts. 0 critical input interrupts. 0 microseconds total spent on critical input interrupts, 0 microseconds max time in a critical input interrupt.
- 1133448166 2005.12.01 R32-M0-N4-C:J17-U11 2005-12-01-06.42.46.338885 R32-M0-N4-C:J17-U11 RAS KERNEL INFO 10732 total interrupts. 0 critical input interrupts. 0 microseconds total spent on critical input interrupts, 0 microseconds max time in a critical input interrupt.
- 1133448168 2005.12.01 R57-M1-N0-C:J02-U01 2005-12-01-06.42.48.326640 R57-M1-N0-C:J02-U01 RAS KERNEL INFO 0 microseconds spent in the rbs signal handler during 0 calls. 0 microseconds was the maximum time for a single instance of a correctable ddr.
- 1133448168 2005.12.01 R32-M1-NC-C:J16-U11 2005-12-01-06.42.48.626892 R32-M1-NC-C:J16-U11 RAS KERNEL INFO 10676 total interrupts. 0 critical input interrupts. 0 microseconds total spent on critical input interrupts, 0 microseconds max time in a critical input interrupt.
- 1133448263 2005.12.01 R52-M0-N5-C:J10-U01 2005-12-01-06.44.23.178101 R52-M0-N5-C:J10-U01 RAS KERNEL INFO 10752 total interrupts. 0 critical input interrupts. 0 microseconds total spent on critical input interrupts, 0 microseconds max time in a critical input interrupt.
- 1133448278 2005.12.01 R52-M0-N1-C:J10-U11 2005-12-01-06.44.38.098317 R52-M0-N1-C:J10-U11 RAS KERNEL INFO 0 microseconds spent in the rbs signal handler during 0 calls. 0 microseconds was the maximum time for a single instance of a correctable ddr.
- 1133448296 2005.12.01 R72-M0-NF-C:J15-U11 2005-12-01-06.44.56.029154 R72-M0-NF-C:J15-U11 RAS KERNEL INFO 10728 total interrupts. 0 critical input interrupts. 0 microseconds total spent on critical input interrupts, 0 microseconds max time in a critical input interrupt.
- 1133448298 2005.12.01 R73-M1-N7-C:J04-U01 2005-12-01-06.44.58.829439 R73-M1-N7-C:J04-U01 RAS KERNEL INFO 10712 total interrupts. 0 critical input interrupts. 0 microseconds total spent on critical input interrupts, 0 microseconds max time in a critical input interrupt.
- 1133448302 2005.12.01 R75-M0-N4-C:J12-U01 2005-12-01-06.45.02.528716 R75-M0-N4-C:J12-U01 RAS KERNEL INFO 10718 total interrupts. 0 critical input interrupts. 0 microseconds total spent on critical input interrupts, 0 microseconds max time in a critical input interrupt.
- 1133448306 2005.12.01 R53-M0-N1-C:J11-U11 2005-12-01-06.45.06.711202 R53-M0-N1-C:J11-U11 RAS KERNEL INFO 10722 total interrupts. 0 critical input interrupts. 0 microseconds total spent on critical input interrupts, 0 microseconds max time in a critical input interrupt.
- 1133448310 2005.12.01 R76-M1-NC-C:J16-U01 2005-12-01-06.45.10.211281 R76-M1-NC-C:J16-U01 RAS KERNEL INFO 10644 total interrupts. 0 critical input interrupts. 0 microseconds total spent on critical input interrupts, 0 microseconds max time in a critical input interrupt.
- 1133448393 2005.12.01 R66-M0-N2-C:J17-U11 2005-12-01-06.46.33.760675 R66-M0-N2-C:J17-U11 RAS KERNEL INFO 0 microseconds spent in the rbs signal handler during 0 calls. 0 microseconds was the maximum time for a single instance of a correctable ddr.
- 1133448397 2005.12.01 R66-M0-NB-C:J17-U11 2005-12-01-06.46.37.568406 R66-M0-NB-C:J17-U11 RAS KERNEL INFO 0 microseconds spent in the rbs signal handler during 0 calls. 0 microseconds was the maximum time for a single instance of a correctable ddr.
- 1133448410 2005.12.01 R41-M0-NB-C:J05-U11 2005-12-01-06.46.50.571631 R41-M0-NB-C:J05-U11 RAS KERNEL INFO 0 microseconds spent in the rbs signal handler during 0 calls. 0 microseconds was the maximum time for a single instance of a correctable ddr.
- 1133448439 2005.12.01 R73-M0-N2-C:J11-U11 2005-12-01-06.47.19.872148 R73-M0-N2-C:J11-U11 RAS KERNEL INFO 10738 total interrupts. 0 critical input interrupts. 0 microseconds total spent on critical input interrupts, 0 microseconds max time in a critical input interrupt.
- 1133448448 2005.12.01 R73-M0-NE-C:J14-U01 2005-12-01-06.47.28.616018 R73-M0-NE-C:J14-U01 RAS KERNEL INFO 10646 total interrupts. 0 critical input interrupts. 0 microseconds total spent on critical input interrupts, 0 microseconds max time in a critical input interrupt.
- 1133448466 2005.12.01 R44-M0-N3-C:J06-U01 2005-12-01-06.47.46.598443 R44-M0-N3-C:J06-U01 RAS KERNEL INFO 0 microseconds spent in the rbs signal handler during 0 calls. 0 microseconds was the maximum time for a single instance of a correctable ddr.
- 1133448468 2005.12.01 R77-M0-N5-C:J04-U11 2005-12-01-06.47.48.847938 R77-M0-N5-C:J04-U11 RAS KERNEL INFO 10710 total interrupts. 0 critical input interrupts. 0 microseconds total spent on critical input interrupts, 0 microseconds max time in a critical input interrupt.
- 1133448469 2005.12.01 R61-M0-N9-C:J16-U01 2005-12-01-06.47.49.100165 R61-M0-N9-C:J16-U01 RAS KERNEL INFO 0 microseconds spent in the rbs signal handler during 0 calls. 0 microseconds was the maximum time for a single instance of a correctable ddr.
- 1133448479 2005.12.01 R64-M0-N2-C:J16-U01 2005-12-01-06.47.59.953454 R64-M0-N2-C:J16-U01 RAS KERNEL INFO 0 microseconds spent in the rbs signal handler during 0 calls. 0 microseconds was the maximum time for a single instance of a correctable ddr.