// Seed: 1775531875
module module_0 (
    input supply0 id_0,
    output wor id_1,
    input tri0 id_2
    , id_27,
    output supply1 id_3,
    input wor id_4,
    input tri id_5,
    output tri0 id_6
    , id_28,
    output wand id_7,
    input wand id_8,
    input wire id_9,
    input supply0 id_10,
    input tri0 id_11,
    input wire id_12,
    input supply1 id_13,
    input tri1 id_14,
    input tri id_15,
    input wand id_16,
    input wor id_17,
    output tri id_18,
    input wor id_19
    , id_29,
    output uwire id_20,
    input tri0 id_21,
    input tri id_22,
    input tri id_23,
    output tri0 id_24,
    output uwire id_25
);
endmodule
module module_1 (
    input  tri   id_0,
    input  wand  id_1,
    input  uwire id_2,
    output wand  id_3,
    input  tri1  id_4,
    output tri1  id_5
);
  wire id_7;
  module_0(
      id_0,
      id_5,
      id_4,
      id_3,
      id_2,
      id_0,
      id_5,
      id_5,
      id_2,
      id_4,
      id_0,
      id_2,
      id_4,
      id_0,
      id_1,
      id_1,
      id_1,
      id_2,
      id_3,
      id_0,
      id_3,
      id_0,
      id_2,
      id_4,
      id_5,
      id_3
  );
endmodule
