// Seed: 2557119647
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wor  id_6;
  wire id_7;
  id_8(
      .id_0(id_3), .id_1(id_7), .id_2(1'b0)
  );
  wire id_9;
  id_10(
      .id_0(1), .id_1(1), .id_2(id_7), .id_3(1)
  );
  wire id_11, id_12, id_13, id_14, id_15, id_16;
  wire id_17;
  tri0 id_18, id_19 = 1, id_20;
  wire id_21;
  assign id_6 = 1;
endmodule
module module_1 (
    input  logic id_0,
    output tri1  id_1,
    output wand  id_2,
    input  logic id_3
);
  tri1 id_5;
  assign id_2 = 1;
  always_latch @(posedge 1, posedge 1) begin
    $display(1);
  end
  wire id_6;
  assign id_1 = id_5;
  always @(posedge id_3 or id_0) begin
    {1, id_3 & 1} <= id_0;
  end
  module_0(
      id_6, id_6, id_6, id_6, id_6
  );
endmodule
