// Generated register defines for siracusa_pads_functional_config

// Licensing information found in source file:

#ifndef _SIRACUSA_PADS_FUNCTIONAL_CONFIG_REG_DEFS_
#define _SIRACUSA_PADS_FUNCTIONAL_CONFIG_REG_DEFS_

#ifdef __cplusplus
extern "C" {
#endif
// Register width
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PARAM_REG_WIDTH 32

// Pad signal configuration.
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO00_CFG_REG_OFFSET 0x0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO00_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO00_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO00_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO00_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO00_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO00_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO00_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO00_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO00_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO00_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO00_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio00. The programmed
// value defines which port
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO00_MUX_SEL_REG_OFFSET 0x4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO00_MUX_SEL_PAD_GPIO00_MUX_SEL_MASK \
  0x3f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO00_MUX_SEL_PAD_GPIO00_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO00_MUX_SEL_PAD_GPIO00_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO00_MUX_SEL_PAD_GPIO00_MUX_SEL_MASK, .index = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO00_MUX_SEL_PAD_GPIO00_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO00_MUX_SEL_PAD_GPIO00_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO00_MUX_SEL_PAD_GPIO00_MUX_SEL_VALUE_PORT_CPI0_DATA0 \
  0x1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO00_MUX_SEL_PAD_GPIO00_MUX_SEL_VALUE_PORT_CPI0_DATA1 \
  0x2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO00_MUX_SEL_PAD_GPIO00_MUX_SEL_VALUE_PORT_CPI0_DATA2 \
  0x3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO00_MUX_SEL_PAD_GPIO00_MUX_SEL_VALUE_PORT_CPI0_DATA3 \
  0x4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO00_MUX_SEL_PAD_GPIO00_MUX_SEL_VALUE_PORT_CPI0_DATA4 \
  0x5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO00_MUX_SEL_PAD_GPIO00_MUX_SEL_VALUE_PORT_CPI0_DATA5 \
  0x6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO00_MUX_SEL_PAD_GPIO00_MUX_SEL_VALUE_PORT_CPI0_DATA6 \
  0x7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO00_MUX_SEL_PAD_GPIO00_MUX_SEL_VALUE_PORT_CPI0_DATA7 \
  0x8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO00_MUX_SEL_PAD_GPIO00_MUX_SEL_VALUE_PORT_CPI0_DATA8 \
  0x9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO00_MUX_SEL_PAD_GPIO00_MUX_SEL_VALUE_PORT_CPI0_DATA9 \
  0xa
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO00_MUX_SEL_PAD_GPIO00_MUX_SEL_VALUE_PORT_CPI0_HSYNC \
  0xb
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO00_MUX_SEL_PAD_GPIO00_MUX_SEL_VALUE_PORT_CPI0_PCLK \
  0xc
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO00_MUX_SEL_PAD_GPIO00_MUX_SEL_VALUE_PORT_CPI0_VSYNC \
  0xd
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO00_MUX_SEL_PAD_GPIO00_MUX_SEL_VALUE_PORT_GPIO_GPIO00 \
  0xe
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO00_MUX_SEL_PAD_GPIO00_MUX_SEL_VALUE_PORT_I2C0_SCL \
  0xf
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO00_MUX_SEL_PAD_GPIO00_MUX_SEL_VALUE_PORT_I2C0_SDA \
  0x10
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO00_MUX_SEL_PAD_GPIO00_MUX_SEL_VALUE_PORT_I3C0_PUC \
  0x11
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO00_MUX_SEL_PAD_GPIO00_MUX_SEL_VALUE_PORT_I3C0_SCL \
  0x12
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO00_MUX_SEL_PAD_GPIO00_MUX_SEL_VALUE_PORT_I3C0_SDA \
  0x13
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO00_MUX_SEL_PAD_GPIO00_MUX_SEL_VALUE_PORT_I3C1_PUC \
  0x14
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO00_MUX_SEL_PAD_GPIO00_MUX_SEL_VALUE_PORT_I3C1_SCL \
  0x15
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO00_MUX_SEL_PAD_GPIO00_MUX_SEL_VALUE_PORT_I3C1_SDA \
  0x16
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO00_MUX_SEL_PAD_GPIO00_MUX_SEL_VALUE_PORT_QSPIM0_CSN0 \
  0x17
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO00_MUX_SEL_PAD_GPIO00_MUX_SEL_VALUE_PORT_QSPIM0_CSN1 \
  0x18
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO00_MUX_SEL_PAD_GPIO00_MUX_SEL_VALUE_PORT_QSPIM0_CSN2 \
  0x19
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO00_MUX_SEL_PAD_GPIO00_MUX_SEL_VALUE_PORT_QSPIM0_CSN3 \
  0x1a
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO00_MUX_SEL_PAD_GPIO00_MUX_SEL_VALUE_PORT_QSPIM0_SCK \
  0x1b
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO00_MUX_SEL_PAD_GPIO00_MUX_SEL_VALUE_PORT_QSPIM0_SDIO0 \
  0x1c
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO00_MUX_SEL_PAD_GPIO00_MUX_SEL_VALUE_PORT_QSPIM0_SDIO1 \
  0x1d
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO00_MUX_SEL_PAD_GPIO00_MUX_SEL_VALUE_PORT_QSPIM0_SDIO2 \
  0x1e
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO00_MUX_SEL_PAD_GPIO00_MUX_SEL_VALUE_PORT_QSPIM0_SDIO3 \
  0x1f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO00_MUX_SEL_PAD_GPIO00_MUX_SEL_VALUE_PORT_QSPIS0_CSN \
  0x20
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO00_MUX_SEL_PAD_GPIO00_MUX_SEL_VALUE_PORT_QSPIS0_SCK \
  0x21
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO00_MUX_SEL_PAD_GPIO00_MUX_SEL_VALUE_PORT_QSPIS0_SDIO0 \
  0x22
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO00_MUX_SEL_PAD_GPIO00_MUX_SEL_VALUE_PORT_QSPIS0_SDIO1 \
  0x23
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO00_MUX_SEL_PAD_GPIO00_MUX_SEL_VALUE_PORT_QSPIS0_SDIO2 \
  0x24
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO00_MUX_SEL_PAD_GPIO00_MUX_SEL_VALUE_PORT_QSPIS0_SDIO3 \
  0x25
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO00_MUX_SEL_PAD_GPIO00_MUX_SEL_VALUE_PORT_UART0_RX \
  0x26
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO00_MUX_SEL_PAD_GPIO00_MUX_SEL_VALUE_PORT_UART0_TX \
  0x27

// Pad signal configuration.
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO01_CFG_REG_OFFSET 0x8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO01_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO01_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO01_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO01_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO01_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO01_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO01_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO01_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO01_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO01_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO01_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio01. The programmed
// value defines which port
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO01_MUX_SEL_REG_OFFSET 0xc
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO01_MUX_SEL_PAD_GPIO01_MUX_SEL_MASK \
  0x3f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO01_MUX_SEL_PAD_GPIO01_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO01_MUX_SEL_PAD_GPIO01_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO01_MUX_SEL_PAD_GPIO01_MUX_SEL_MASK, .index = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO01_MUX_SEL_PAD_GPIO01_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO01_MUX_SEL_PAD_GPIO01_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO01_MUX_SEL_PAD_GPIO01_MUX_SEL_VALUE_PORT_CPI0_DATA0 \
  0x1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO01_MUX_SEL_PAD_GPIO01_MUX_SEL_VALUE_PORT_CPI0_DATA1 \
  0x2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO01_MUX_SEL_PAD_GPIO01_MUX_SEL_VALUE_PORT_CPI0_DATA2 \
  0x3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO01_MUX_SEL_PAD_GPIO01_MUX_SEL_VALUE_PORT_CPI0_DATA3 \
  0x4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO01_MUX_SEL_PAD_GPIO01_MUX_SEL_VALUE_PORT_CPI0_DATA4 \
  0x5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO01_MUX_SEL_PAD_GPIO01_MUX_SEL_VALUE_PORT_CPI0_DATA5 \
  0x6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO01_MUX_SEL_PAD_GPIO01_MUX_SEL_VALUE_PORT_CPI0_DATA6 \
  0x7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO01_MUX_SEL_PAD_GPIO01_MUX_SEL_VALUE_PORT_CPI0_DATA7 \
  0x8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO01_MUX_SEL_PAD_GPIO01_MUX_SEL_VALUE_PORT_CPI0_DATA8 \
  0x9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO01_MUX_SEL_PAD_GPIO01_MUX_SEL_VALUE_PORT_CPI0_DATA9 \
  0xa
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO01_MUX_SEL_PAD_GPIO01_MUX_SEL_VALUE_PORT_CPI0_HSYNC \
  0xb
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO01_MUX_SEL_PAD_GPIO01_MUX_SEL_VALUE_PORT_CPI0_PCLK \
  0xc
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO01_MUX_SEL_PAD_GPIO01_MUX_SEL_VALUE_PORT_CPI0_VSYNC \
  0xd
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO01_MUX_SEL_PAD_GPIO01_MUX_SEL_VALUE_PORT_GPIO_GPIO01 \
  0xe
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO01_MUX_SEL_PAD_GPIO01_MUX_SEL_VALUE_PORT_I2C0_SCL \
  0xf
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO01_MUX_SEL_PAD_GPIO01_MUX_SEL_VALUE_PORT_I2C0_SDA \
  0x10
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO01_MUX_SEL_PAD_GPIO01_MUX_SEL_VALUE_PORT_I3C0_PUC \
  0x11
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO01_MUX_SEL_PAD_GPIO01_MUX_SEL_VALUE_PORT_I3C0_SCL \
  0x12
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO01_MUX_SEL_PAD_GPIO01_MUX_SEL_VALUE_PORT_I3C0_SDA \
  0x13
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO01_MUX_SEL_PAD_GPIO01_MUX_SEL_VALUE_PORT_I3C1_PUC \
  0x14
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO01_MUX_SEL_PAD_GPIO01_MUX_SEL_VALUE_PORT_I3C1_SCL \
  0x15
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO01_MUX_SEL_PAD_GPIO01_MUX_SEL_VALUE_PORT_I3C1_SDA \
  0x16
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO01_MUX_SEL_PAD_GPIO01_MUX_SEL_VALUE_PORT_QSPIM0_CSN0 \
  0x17
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO01_MUX_SEL_PAD_GPIO01_MUX_SEL_VALUE_PORT_QSPIM0_CSN1 \
  0x18
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO01_MUX_SEL_PAD_GPIO01_MUX_SEL_VALUE_PORT_QSPIM0_CSN2 \
  0x19
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO01_MUX_SEL_PAD_GPIO01_MUX_SEL_VALUE_PORT_QSPIM0_CSN3 \
  0x1a
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO01_MUX_SEL_PAD_GPIO01_MUX_SEL_VALUE_PORT_QSPIM0_SCK \
  0x1b
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO01_MUX_SEL_PAD_GPIO01_MUX_SEL_VALUE_PORT_QSPIM0_SDIO0 \
  0x1c
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO01_MUX_SEL_PAD_GPIO01_MUX_SEL_VALUE_PORT_QSPIM0_SDIO1 \
  0x1d
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO01_MUX_SEL_PAD_GPIO01_MUX_SEL_VALUE_PORT_QSPIM0_SDIO2 \
  0x1e
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO01_MUX_SEL_PAD_GPIO01_MUX_SEL_VALUE_PORT_QSPIM0_SDIO3 \
  0x1f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO01_MUX_SEL_PAD_GPIO01_MUX_SEL_VALUE_PORT_QSPIS0_CSN \
  0x20
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO01_MUX_SEL_PAD_GPIO01_MUX_SEL_VALUE_PORT_QSPIS0_SCK \
  0x21
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO01_MUX_SEL_PAD_GPIO01_MUX_SEL_VALUE_PORT_QSPIS0_SDIO0 \
  0x22
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO01_MUX_SEL_PAD_GPIO01_MUX_SEL_VALUE_PORT_QSPIS0_SDIO1 \
  0x23
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO01_MUX_SEL_PAD_GPIO01_MUX_SEL_VALUE_PORT_QSPIS0_SDIO2 \
  0x24
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO01_MUX_SEL_PAD_GPIO01_MUX_SEL_VALUE_PORT_QSPIS0_SDIO3 \
  0x25
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO01_MUX_SEL_PAD_GPIO01_MUX_SEL_VALUE_PORT_UART0_RX \
  0x26
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO01_MUX_SEL_PAD_GPIO01_MUX_SEL_VALUE_PORT_UART0_TX \
  0x27

// Pad signal configuration.
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO02_CFG_REG_OFFSET 0x10
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO02_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO02_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO02_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO02_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO02_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO02_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO02_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO02_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO02_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO02_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO02_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio02. The programmed
// value defines which port
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO02_MUX_SEL_REG_OFFSET 0x14
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO02_MUX_SEL_PAD_GPIO02_MUX_SEL_MASK \
  0x3f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO02_MUX_SEL_PAD_GPIO02_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO02_MUX_SEL_PAD_GPIO02_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO02_MUX_SEL_PAD_GPIO02_MUX_SEL_MASK, .index = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO02_MUX_SEL_PAD_GPIO02_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO02_MUX_SEL_PAD_GPIO02_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO02_MUX_SEL_PAD_GPIO02_MUX_SEL_VALUE_PORT_CPI0_DATA0 \
  0x1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO02_MUX_SEL_PAD_GPIO02_MUX_SEL_VALUE_PORT_CPI0_DATA1 \
  0x2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO02_MUX_SEL_PAD_GPIO02_MUX_SEL_VALUE_PORT_CPI0_DATA2 \
  0x3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO02_MUX_SEL_PAD_GPIO02_MUX_SEL_VALUE_PORT_CPI0_DATA3 \
  0x4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO02_MUX_SEL_PAD_GPIO02_MUX_SEL_VALUE_PORT_CPI0_DATA4 \
  0x5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO02_MUX_SEL_PAD_GPIO02_MUX_SEL_VALUE_PORT_CPI0_DATA5 \
  0x6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO02_MUX_SEL_PAD_GPIO02_MUX_SEL_VALUE_PORT_CPI0_DATA6 \
  0x7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO02_MUX_SEL_PAD_GPIO02_MUX_SEL_VALUE_PORT_CPI0_DATA7 \
  0x8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO02_MUX_SEL_PAD_GPIO02_MUX_SEL_VALUE_PORT_CPI0_DATA8 \
  0x9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO02_MUX_SEL_PAD_GPIO02_MUX_SEL_VALUE_PORT_CPI0_DATA9 \
  0xa
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO02_MUX_SEL_PAD_GPIO02_MUX_SEL_VALUE_PORT_CPI0_HSYNC \
  0xb
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO02_MUX_SEL_PAD_GPIO02_MUX_SEL_VALUE_PORT_CPI0_PCLK \
  0xc
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO02_MUX_SEL_PAD_GPIO02_MUX_SEL_VALUE_PORT_CPI0_VSYNC \
  0xd
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO02_MUX_SEL_PAD_GPIO02_MUX_SEL_VALUE_PORT_GPIO_GPIO02 \
  0xe
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO02_MUX_SEL_PAD_GPIO02_MUX_SEL_VALUE_PORT_I2C0_SCL \
  0xf
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO02_MUX_SEL_PAD_GPIO02_MUX_SEL_VALUE_PORT_I2C0_SDA \
  0x10
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO02_MUX_SEL_PAD_GPIO02_MUX_SEL_VALUE_PORT_I3C0_PUC \
  0x11
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO02_MUX_SEL_PAD_GPIO02_MUX_SEL_VALUE_PORT_I3C0_SCL \
  0x12
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO02_MUX_SEL_PAD_GPIO02_MUX_SEL_VALUE_PORT_I3C0_SDA \
  0x13
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO02_MUX_SEL_PAD_GPIO02_MUX_SEL_VALUE_PORT_I3C1_PUC \
  0x14
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO02_MUX_SEL_PAD_GPIO02_MUX_SEL_VALUE_PORT_I3C1_SCL \
  0x15
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO02_MUX_SEL_PAD_GPIO02_MUX_SEL_VALUE_PORT_I3C1_SDA \
  0x16
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO02_MUX_SEL_PAD_GPIO02_MUX_SEL_VALUE_PORT_QSPIM0_CSN0 \
  0x17
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO02_MUX_SEL_PAD_GPIO02_MUX_SEL_VALUE_PORT_QSPIM0_CSN1 \
  0x18
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO02_MUX_SEL_PAD_GPIO02_MUX_SEL_VALUE_PORT_QSPIM0_CSN2 \
  0x19
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO02_MUX_SEL_PAD_GPIO02_MUX_SEL_VALUE_PORT_QSPIM0_CSN3 \
  0x1a
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO02_MUX_SEL_PAD_GPIO02_MUX_SEL_VALUE_PORT_QSPIM0_SCK \
  0x1b
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO02_MUX_SEL_PAD_GPIO02_MUX_SEL_VALUE_PORT_QSPIM0_SDIO0 \
  0x1c
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO02_MUX_SEL_PAD_GPIO02_MUX_SEL_VALUE_PORT_QSPIM0_SDIO1 \
  0x1d
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO02_MUX_SEL_PAD_GPIO02_MUX_SEL_VALUE_PORT_QSPIM0_SDIO2 \
  0x1e
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO02_MUX_SEL_PAD_GPIO02_MUX_SEL_VALUE_PORT_QSPIM0_SDIO3 \
  0x1f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO02_MUX_SEL_PAD_GPIO02_MUX_SEL_VALUE_PORT_QSPIS0_CSN \
  0x20
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO02_MUX_SEL_PAD_GPIO02_MUX_SEL_VALUE_PORT_QSPIS0_SCK \
  0x21
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO02_MUX_SEL_PAD_GPIO02_MUX_SEL_VALUE_PORT_QSPIS0_SDIO0 \
  0x22
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO02_MUX_SEL_PAD_GPIO02_MUX_SEL_VALUE_PORT_QSPIS0_SDIO1 \
  0x23
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO02_MUX_SEL_PAD_GPIO02_MUX_SEL_VALUE_PORT_QSPIS0_SDIO2 \
  0x24
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO02_MUX_SEL_PAD_GPIO02_MUX_SEL_VALUE_PORT_QSPIS0_SDIO3 \
  0x25
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO02_MUX_SEL_PAD_GPIO02_MUX_SEL_VALUE_PORT_UART0_RX \
  0x26
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO02_MUX_SEL_PAD_GPIO02_MUX_SEL_VALUE_PORT_UART0_TX \
  0x27

// Pad signal configuration.
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO03_CFG_REG_OFFSET 0x18
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO03_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO03_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO03_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO03_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO03_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO03_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO03_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO03_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO03_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO03_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO03_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio03. The programmed
// value defines which port
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO03_MUX_SEL_REG_OFFSET 0x1c
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO03_MUX_SEL_PAD_GPIO03_MUX_SEL_MASK \
  0x3f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO03_MUX_SEL_PAD_GPIO03_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO03_MUX_SEL_PAD_GPIO03_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO03_MUX_SEL_PAD_GPIO03_MUX_SEL_MASK, .index = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO03_MUX_SEL_PAD_GPIO03_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO03_MUX_SEL_PAD_GPIO03_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO03_MUX_SEL_PAD_GPIO03_MUX_SEL_VALUE_PORT_CPI0_DATA0 \
  0x1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO03_MUX_SEL_PAD_GPIO03_MUX_SEL_VALUE_PORT_CPI0_DATA1 \
  0x2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO03_MUX_SEL_PAD_GPIO03_MUX_SEL_VALUE_PORT_CPI0_DATA2 \
  0x3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO03_MUX_SEL_PAD_GPIO03_MUX_SEL_VALUE_PORT_CPI0_DATA3 \
  0x4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO03_MUX_SEL_PAD_GPIO03_MUX_SEL_VALUE_PORT_CPI0_DATA4 \
  0x5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO03_MUX_SEL_PAD_GPIO03_MUX_SEL_VALUE_PORT_CPI0_DATA5 \
  0x6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO03_MUX_SEL_PAD_GPIO03_MUX_SEL_VALUE_PORT_CPI0_DATA6 \
  0x7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO03_MUX_SEL_PAD_GPIO03_MUX_SEL_VALUE_PORT_CPI0_DATA7 \
  0x8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO03_MUX_SEL_PAD_GPIO03_MUX_SEL_VALUE_PORT_CPI0_DATA8 \
  0x9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO03_MUX_SEL_PAD_GPIO03_MUX_SEL_VALUE_PORT_CPI0_DATA9 \
  0xa
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO03_MUX_SEL_PAD_GPIO03_MUX_SEL_VALUE_PORT_CPI0_HSYNC \
  0xb
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO03_MUX_SEL_PAD_GPIO03_MUX_SEL_VALUE_PORT_CPI0_PCLK \
  0xc
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO03_MUX_SEL_PAD_GPIO03_MUX_SEL_VALUE_PORT_CPI0_VSYNC \
  0xd
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO03_MUX_SEL_PAD_GPIO03_MUX_SEL_VALUE_PORT_GPIO_GPIO03 \
  0xe
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO03_MUX_SEL_PAD_GPIO03_MUX_SEL_VALUE_PORT_I2C0_SCL \
  0xf
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO03_MUX_SEL_PAD_GPIO03_MUX_SEL_VALUE_PORT_I2C0_SDA \
  0x10
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO03_MUX_SEL_PAD_GPIO03_MUX_SEL_VALUE_PORT_I3C0_PUC \
  0x11
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO03_MUX_SEL_PAD_GPIO03_MUX_SEL_VALUE_PORT_I3C0_SCL \
  0x12
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO03_MUX_SEL_PAD_GPIO03_MUX_SEL_VALUE_PORT_I3C0_SDA \
  0x13
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO03_MUX_SEL_PAD_GPIO03_MUX_SEL_VALUE_PORT_I3C1_PUC \
  0x14
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO03_MUX_SEL_PAD_GPIO03_MUX_SEL_VALUE_PORT_I3C1_SCL \
  0x15
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO03_MUX_SEL_PAD_GPIO03_MUX_SEL_VALUE_PORT_I3C1_SDA \
  0x16
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO03_MUX_SEL_PAD_GPIO03_MUX_SEL_VALUE_PORT_QSPIM0_CSN0 \
  0x17
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO03_MUX_SEL_PAD_GPIO03_MUX_SEL_VALUE_PORT_QSPIM0_CSN1 \
  0x18
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO03_MUX_SEL_PAD_GPIO03_MUX_SEL_VALUE_PORT_QSPIM0_CSN2 \
  0x19
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO03_MUX_SEL_PAD_GPIO03_MUX_SEL_VALUE_PORT_QSPIM0_CSN3 \
  0x1a
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO03_MUX_SEL_PAD_GPIO03_MUX_SEL_VALUE_PORT_QSPIM0_SCK \
  0x1b
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO03_MUX_SEL_PAD_GPIO03_MUX_SEL_VALUE_PORT_QSPIM0_SDIO0 \
  0x1c
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO03_MUX_SEL_PAD_GPIO03_MUX_SEL_VALUE_PORT_QSPIM0_SDIO1 \
  0x1d
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO03_MUX_SEL_PAD_GPIO03_MUX_SEL_VALUE_PORT_QSPIM0_SDIO2 \
  0x1e
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO03_MUX_SEL_PAD_GPIO03_MUX_SEL_VALUE_PORT_QSPIM0_SDIO3 \
  0x1f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO03_MUX_SEL_PAD_GPIO03_MUX_SEL_VALUE_PORT_QSPIS0_CSN \
  0x20
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO03_MUX_SEL_PAD_GPIO03_MUX_SEL_VALUE_PORT_QSPIS0_SCK \
  0x21
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO03_MUX_SEL_PAD_GPIO03_MUX_SEL_VALUE_PORT_QSPIS0_SDIO0 \
  0x22
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO03_MUX_SEL_PAD_GPIO03_MUX_SEL_VALUE_PORT_QSPIS0_SDIO1 \
  0x23
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO03_MUX_SEL_PAD_GPIO03_MUX_SEL_VALUE_PORT_QSPIS0_SDIO2 \
  0x24
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO03_MUX_SEL_PAD_GPIO03_MUX_SEL_VALUE_PORT_QSPIS0_SDIO3 \
  0x25
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO03_MUX_SEL_PAD_GPIO03_MUX_SEL_VALUE_PORT_UART0_RX \
  0x26
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO03_MUX_SEL_PAD_GPIO03_MUX_SEL_VALUE_PORT_UART0_TX \
  0x27

// Pad signal configuration.
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO04_CFG_REG_OFFSET 0x20
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO04_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO04_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO04_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO04_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO04_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO04_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO04_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO04_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO04_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO04_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO04_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio04. The programmed
// value defines which port
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO04_MUX_SEL_REG_OFFSET 0x24
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO04_MUX_SEL_PAD_GPIO04_MUX_SEL_MASK \
  0x3f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO04_MUX_SEL_PAD_GPIO04_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO04_MUX_SEL_PAD_GPIO04_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO04_MUX_SEL_PAD_GPIO04_MUX_SEL_MASK, .index = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO04_MUX_SEL_PAD_GPIO04_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO04_MUX_SEL_PAD_GPIO04_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO04_MUX_SEL_PAD_GPIO04_MUX_SEL_VALUE_PORT_CPI0_DATA0 \
  0x1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO04_MUX_SEL_PAD_GPIO04_MUX_SEL_VALUE_PORT_CPI0_DATA1 \
  0x2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO04_MUX_SEL_PAD_GPIO04_MUX_SEL_VALUE_PORT_CPI0_DATA2 \
  0x3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO04_MUX_SEL_PAD_GPIO04_MUX_SEL_VALUE_PORT_CPI0_DATA3 \
  0x4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO04_MUX_SEL_PAD_GPIO04_MUX_SEL_VALUE_PORT_CPI0_DATA4 \
  0x5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO04_MUX_SEL_PAD_GPIO04_MUX_SEL_VALUE_PORT_CPI0_DATA5 \
  0x6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO04_MUX_SEL_PAD_GPIO04_MUX_SEL_VALUE_PORT_CPI0_DATA6 \
  0x7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO04_MUX_SEL_PAD_GPIO04_MUX_SEL_VALUE_PORT_CPI0_DATA7 \
  0x8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO04_MUX_SEL_PAD_GPIO04_MUX_SEL_VALUE_PORT_CPI0_DATA8 \
  0x9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO04_MUX_SEL_PAD_GPIO04_MUX_SEL_VALUE_PORT_CPI0_DATA9 \
  0xa
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO04_MUX_SEL_PAD_GPIO04_MUX_SEL_VALUE_PORT_CPI0_HSYNC \
  0xb
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO04_MUX_SEL_PAD_GPIO04_MUX_SEL_VALUE_PORT_CPI0_PCLK \
  0xc
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO04_MUX_SEL_PAD_GPIO04_MUX_SEL_VALUE_PORT_CPI0_VSYNC \
  0xd
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO04_MUX_SEL_PAD_GPIO04_MUX_SEL_VALUE_PORT_GPIO_GPIO04 \
  0xe
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO04_MUX_SEL_PAD_GPIO04_MUX_SEL_VALUE_PORT_I2C0_SCL \
  0xf
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO04_MUX_SEL_PAD_GPIO04_MUX_SEL_VALUE_PORT_I2C0_SDA \
  0x10
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO04_MUX_SEL_PAD_GPIO04_MUX_SEL_VALUE_PORT_I3C0_PUC \
  0x11
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO04_MUX_SEL_PAD_GPIO04_MUX_SEL_VALUE_PORT_I3C0_SCL \
  0x12
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO04_MUX_SEL_PAD_GPIO04_MUX_SEL_VALUE_PORT_I3C0_SDA \
  0x13
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO04_MUX_SEL_PAD_GPIO04_MUX_SEL_VALUE_PORT_I3C1_PUC \
  0x14
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO04_MUX_SEL_PAD_GPIO04_MUX_SEL_VALUE_PORT_I3C1_SCL \
  0x15
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO04_MUX_SEL_PAD_GPIO04_MUX_SEL_VALUE_PORT_I3C1_SDA \
  0x16
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO04_MUX_SEL_PAD_GPIO04_MUX_SEL_VALUE_PORT_QSPIM0_CSN0 \
  0x17
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO04_MUX_SEL_PAD_GPIO04_MUX_SEL_VALUE_PORT_QSPIM0_CSN1 \
  0x18
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO04_MUX_SEL_PAD_GPIO04_MUX_SEL_VALUE_PORT_QSPIM0_CSN2 \
  0x19
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO04_MUX_SEL_PAD_GPIO04_MUX_SEL_VALUE_PORT_QSPIM0_CSN3 \
  0x1a
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO04_MUX_SEL_PAD_GPIO04_MUX_SEL_VALUE_PORT_QSPIM0_SCK \
  0x1b
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO04_MUX_SEL_PAD_GPIO04_MUX_SEL_VALUE_PORT_QSPIM0_SDIO0 \
  0x1c
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO04_MUX_SEL_PAD_GPIO04_MUX_SEL_VALUE_PORT_QSPIM0_SDIO1 \
  0x1d
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO04_MUX_SEL_PAD_GPIO04_MUX_SEL_VALUE_PORT_QSPIM0_SDIO2 \
  0x1e
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO04_MUX_SEL_PAD_GPIO04_MUX_SEL_VALUE_PORT_QSPIM0_SDIO3 \
  0x1f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO04_MUX_SEL_PAD_GPIO04_MUX_SEL_VALUE_PORT_QSPIS0_CSN \
  0x20
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO04_MUX_SEL_PAD_GPIO04_MUX_SEL_VALUE_PORT_QSPIS0_SCK \
  0x21
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO04_MUX_SEL_PAD_GPIO04_MUX_SEL_VALUE_PORT_QSPIS0_SDIO0 \
  0x22
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO04_MUX_SEL_PAD_GPIO04_MUX_SEL_VALUE_PORT_QSPIS0_SDIO1 \
  0x23
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO04_MUX_SEL_PAD_GPIO04_MUX_SEL_VALUE_PORT_QSPIS0_SDIO2 \
  0x24
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO04_MUX_SEL_PAD_GPIO04_MUX_SEL_VALUE_PORT_QSPIS0_SDIO3 \
  0x25
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO04_MUX_SEL_PAD_GPIO04_MUX_SEL_VALUE_PORT_UART0_RX \
  0x26
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO04_MUX_SEL_PAD_GPIO04_MUX_SEL_VALUE_PORT_UART0_TX \
  0x27

// Pad signal configuration.
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO05_CFG_REG_OFFSET 0x28
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO05_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO05_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO05_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO05_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO05_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO05_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO05_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO05_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO05_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO05_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO05_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio05. The programmed
// value defines which port
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO05_MUX_SEL_REG_OFFSET 0x2c
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO05_MUX_SEL_PAD_GPIO05_MUX_SEL_MASK \
  0x3f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO05_MUX_SEL_PAD_GPIO05_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO05_MUX_SEL_PAD_GPIO05_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO05_MUX_SEL_PAD_GPIO05_MUX_SEL_MASK, .index = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO05_MUX_SEL_PAD_GPIO05_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO05_MUX_SEL_PAD_GPIO05_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO05_MUX_SEL_PAD_GPIO05_MUX_SEL_VALUE_PORT_CPI0_DATA0 \
  0x1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO05_MUX_SEL_PAD_GPIO05_MUX_SEL_VALUE_PORT_CPI0_DATA1 \
  0x2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO05_MUX_SEL_PAD_GPIO05_MUX_SEL_VALUE_PORT_CPI0_DATA2 \
  0x3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO05_MUX_SEL_PAD_GPIO05_MUX_SEL_VALUE_PORT_CPI0_DATA3 \
  0x4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO05_MUX_SEL_PAD_GPIO05_MUX_SEL_VALUE_PORT_CPI0_DATA4 \
  0x5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO05_MUX_SEL_PAD_GPIO05_MUX_SEL_VALUE_PORT_CPI0_DATA5 \
  0x6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO05_MUX_SEL_PAD_GPIO05_MUX_SEL_VALUE_PORT_CPI0_DATA6 \
  0x7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO05_MUX_SEL_PAD_GPIO05_MUX_SEL_VALUE_PORT_CPI0_DATA7 \
  0x8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO05_MUX_SEL_PAD_GPIO05_MUX_SEL_VALUE_PORT_CPI0_DATA8 \
  0x9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO05_MUX_SEL_PAD_GPIO05_MUX_SEL_VALUE_PORT_CPI0_DATA9 \
  0xa
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO05_MUX_SEL_PAD_GPIO05_MUX_SEL_VALUE_PORT_CPI0_HSYNC \
  0xb
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO05_MUX_SEL_PAD_GPIO05_MUX_SEL_VALUE_PORT_CPI0_PCLK \
  0xc
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO05_MUX_SEL_PAD_GPIO05_MUX_SEL_VALUE_PORT_CPI0_VSYNC \
  0xd
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO05_MUX_SEL_PAD_GPIO05_MUX_SEL_VALUE_PORT_GPIO_GPIO05 \
  0xe
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO05_MUX_SEL_PAD_GPIO05_MUX_SEL_VALUE_PORT_I2C0_SCL \
  0xf
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO05_MUX_SEL_PAD_GPIO05_MUX_SEL_VALUE_PORT_I2C0_SDA \
  0x10
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO05_MUX_SEL_PAD_GPIO05_MUX_SEL_VALUE_PORT_I3C0_PUC \
  0x11
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO05_MUX_SEL_PAD_GPIO05_MUX_SEL_VALUE_PORT_I3C0_SCL \
  0x12
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO05_MUX_SEL_PAD_GPIO05_MUX_SEL_VALUE_PORT_I3C0_SDA \
  0x13
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO05_MUX_SEL_PAD_GPIO05_MUX_SEL_VALUE_PORT_I3C1_PUC \
  0x14
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO05_MUX_SEL_PAD_GPIO05_MUX_SEL_VALUE_PORT_I3C1_SCL \
  0x15
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO05_MUX_SEL_PAD_GPIO05_MUX_SEL_VALUE_PORT_I3C1_SDA \
  0x16
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO05_MUX_SEL_PAD_GPIO05_MUX_SEL_VALUE_PORT_QSPIM0_CSN0 \
  0x17
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO05_MUX_SEL_PAD_GPIO05_MUX_SEL_VALUE_PORT_QSPIM0_CSN1 \
  0x18
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO05_MUX_SEL_PAD_GPIO05_MUX_SEL_VALUE_PORT_QSPIM0_CSN2 \
  0x19
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO05_MUX_SEL_PAD_GPIO05_MUX_SEL_VALUE_PORT_QSPIM0_CSN3 \
  0x1a
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO05_MUX_SEL_PAD_GPIO05_MUX_SEL_VALUE_PORT_QSPIM0_SCK \
  0x1b
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO05_MUX_SEL_PAD_GPIO05_MUX_SEL_VALUE_PORT_QSPIM0_SDIO0 \
  0x1c
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO05_MUX_SEL_PAD_GPIO05_MUX_SEL_VALUE_PORT_QSPIM0_SDIO1 \
  0x1d
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO05_MUX_SEL_PAD_GPIO05_MUX_SEL_VALUE_PORT_QSPIM0_SDIO2 \
  0x1e
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO05_MUX_SEL_PAD_GPIO05_MUX_SEL_VALUE_PORT_QSPIM0_SDIO3 \
  0x1f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO05_MUX_SEL_PAD_GPIO05_MUX_SEL_VALUE_PORT_QSPIS0_CSN \
  0x20
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO05_MUX_SEL_PAD_GPIO05_MUX_SEL_VALUE_PORT_QSPIS0_SCK \
  0x21
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO05_MUX_SEL_PAD_GPIO05_MUX_SEL_VALUE_PORT_QSPIS0_SDIO0 \
  0x22
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO05_MUX_SEL_PAD_GPIO05_MUX_SEL_VALUE_PORT_QSPIS0_SDIO1 \
  0x23
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO05_MUX_SEL_PAD_GPIO05_MUX_SEL_VALUE_PORT_QSPIS0_SDIO2 \
  0x24
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO05_MUX_SEL_PAD_GPIO05_MUX_SEL_VALUE_PORT_QSPIS0_SDIO3 \
  0x25
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO05_MUX_SEL_PAD_GPIO05_MUX_SEL_VALUE_PORT_UART0_RX \
  0x26
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO05_MUX_SEL_PAD_GPIO05_MUX_SEL_VALUE_PORT_UART0_TX \
  0x27

// Pad signal configuration.
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO06_CFG_REG_OFFSET 0x30
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO06_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO06_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO06_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO06_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO06_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO06_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO06_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO06_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO06_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO06_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO06_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio06. The programmed
// value defines which port
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO06_MUX_SEL_REG_OFFSET 0x34
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO06_MUX_SEL_PAD_GPIO06_MUX_SEL_MASK \
  0x3f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO06_MUX_SEL_PAD_GPIO06_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO06_MUX_SEL_PAD_GPIO06_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO06_MUX_SEL_PAD_GPIO06_MUX_SEL_MASK, .index = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO06_MUX_SEL_PAD_GPIO06_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO06_MUX_SEL_PAD_GPIO06_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO06_MUX_SEL_PAD_GPIO06_MUX_SEL_VALUE_PORT_CPI0_DATA0 \
  0x1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO06_MUX_SEL_PAD_GPIO06_MUX_SEL_VALUE_PORT_CPI0_DATA1 \
  0x2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO06_MUX_SEL_PAD_GPIO06_MUX_SEL_VALUE_PORT_CPI0_DATA2 \
  0x3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO06_MUX_SEL_PAD_GPIO06_MUX_SEL_VALUE_PORT_CPI0_DATA3 \
  0x4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO06_MUX_SEL_PAD_GPIO06_MUX_SEL_VALUE_PORT_CPI0_DATA4 \
  0x5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO06_MUX_SEL_PAD_GPIO06_MUX_SEL_VALUE_PORT_CPI0_DATA5 \
  0x6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO06_MUX_SEL_PAD_GPIO06_MUX_SEL_VALUE_PORT_CPI0_DATA6 \
  0x7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO06_MUX_SEL_PAD_GPIO06_MUX_SEL_VALUE_PORT_CPI0_DATA7 \
  0x8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO06_MUX_SEL_PAD_GPIO06_MUX_SEL_VALUE_PORT_CPI0_DATA8 \
  0x9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO06_MUX_SEL_PAD_GPIO06_MUX_SEL_VALUE_PORT_CPI0_DATA9 \
  0xa
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO06_MUX_SEL_PAD_GPIO06_MUX_SEL_VALUE_PORT_CPI0_HSYNC \
  0xb
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO06_MUX_SEL_PAD_GPIO06_MUX_SEL_VALUE_PORT_CPI0_PCLK \
  0xc
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO06_MUX_SEL_PAD_GPIO06_MUX_SEL_VALUE_PORT_CPI0_VSYNC \
  0xd
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO06_MUX_SEL_PAD_GPIO06_MUX_SEL_VALUE_PORT_GPIO_GPIO06 \
  0xe
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO06_MUX_SEL_PAD_GPIO06_MUX_SEL_VALUE_PORT_I2C0_SCL \
  0xf
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO06_MUX_SEL_PAD_GPIO06_MUX_SEL_VALUE_PORT_I2C0_SDA \
  0x10
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO06_MUX_SEL_PAD_GPIO06_MUX_SEL_VALUE_PORT_I3C0_PUC \
  0x11
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO06_MUX_SEL_PAD_GPIO06_MUX_SEL_VALUE_PORT_I3C0_SCL \
  0x12
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO06_MUX_SEL_PAD_GPIO06_MUX_SEL_VALUE_PORT_I3C0_SDA \
  0x13
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO06_MUX_SEL_PAD_GPIO06_MUX_SEL_VALUE_PORT_I3C1_PUC \
  0x14
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO06_MUX_SEL_PAD_GPIO06_MUX_SEL_VALUE_PORT_I3C1_SCL \
  0x15
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO06_MUX_SEL_PAD_GPIO06_MUX_SEL_VALUE_PORT_I3C1_SDA \
  0x16
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO06_MUX_SEL_PAD_GPIO06_MUX_SEL_VALUE_PORT_QSPIM0_CSN0 \
  0x17
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO06_MUX_SEL_PAD_GPIO06_MUX_SEL_VALUE_PORT_QSPIM0_CSN1 \
  0x18
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO06_MUX_SEL_PAD_GPIO06_MUX_SEL_VALUE_PORT_QSPIM0_CSN2 \
  0x19
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO06_MUX_SEL_PAD_GPIO06_MUX_SEL_VALUE_PORT_QSPIM0_CSN3 \
  0x1a
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO06_MUX_SEL_PAD_GPIO06_MUX_SEL_VALUE_PORT_QSPIM0_SCK \
  0x1b
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO06_MUX_SEL_PAD_GPIO06_MUX_SEL_VALUE_PORT_QSPIM0_SDIO0 \
  0x1c
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO06_MUX_SEL_PAD_GPIO06_MUX_SEL_VALUE_PORT_QSPIM0_SDIO1 \
  0x1d
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO06_MUX_SEL_PAD_GPIO06_MUX_SEL_VALUE_PORT_QSPIM0_SDIO2 \
  0x1e
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO06_MUX_SEL_PAD_GPIO06_MUX_SEL_VALUE_PORT_QSPIM0_SDIO3 \
  0x1f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO06_MUX_SEL_PAD_GPIO06_MUX_SEL_VALUE_PORT_QSPIS0_CSN \
  0x20
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO06_MUX_SEL_PAD_GPIO06_MUX_SEL_VALUE_PORT_QSPIS0_SCK \
  0x21
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO06_MUX_SEL_PAD_GPIO06_MUX_SEL_VALUE_PORT_QSPIS0_SDIO0 \
  0x22
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO06_MUX_SEL_PAD_GPIO06_MUX_SEL_VALUE_PORT_QSPIS0_SDIO1 \
  0x23
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO06_MUX_SEL_PAD_GPIO06_MUX_SEL_VALUE_PORT_QSPIS0_SDIO2 \
  0x24
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO06_MUX_SEL_PAD_GPIO06_MUX_SEL_VALUE_PORT_QSPIS0_SDIO3 \
  0x25
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO06_MUX_SEL_PAD_GPIO06_MUX_SEL_VALUE_PORT_UART0_RX \
  0x26
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO06_MUX_SEL_PAD_GPIO06_MUX_SEL_VALUE_PORT_UART0_TX \
  0x27

// Pad signal configuration.
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO07_CFG_REG_OFFSET 0x38
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO07_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO07_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO07_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO07_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO07_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO07_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO07_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO07_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO07_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO07_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO07_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio07. The programmed
// value defines which port
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO07_MUX_SEL_REG_OFFSET 0x3c
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO07_MUX_SEL_PAD_GPIO07_MUX_SEL_MASK \
  0x3f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO07_MUX_SEL_PAD_GPIO07_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO07_MUX_SEL_PAD_GPIO07_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO07_MUX_SEL_PAD_GPIO07_MUX_SEL_MASK, .index = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO07_MUX_SEL_PAD_GPIO07_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO07_MUX_SEL_PAD_GPIO07_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO07_MUX_SEL_PAD_GPIO07_MUX_SEL_VALUE_PORT_CPI0_DATA0 \
  0x1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO07_MUX_SEL_PAD_GPIO07_MUX_SEL_VALUE_PORT_CPI0_DATA1 \
  0x2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO07_MUX_SEL_PAD_GPIO07_MUX_SEL_VALUE_PORT_CPI0_DATA2 \
  0x3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO07_MUX_SEL_PAD_GPIO07_MUX_SEL_VALUE_PORT_CPI0_DATA3 \
  0x4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO07_MUX_SEL_PAD_GPIO07_MUX_SEL_VALUE_PORT_CPI0_DATA4 \
  0x5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO07_MUX_SEL_PAD_GPIO07_MUX_SEL_VALUE_PORT_CPI0_DATA5 \
  0x6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO07_MUX_SEL_PAD_GPIO07_MUX_SEL_VALUE_PORT_CPI0_DATA6 \
  0x7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO07_MUX_SEL_PAD_GPIO07_MUX_SEL_VALUE_PORT_CPI0_DATA7 \
  0x8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO07_MUX_SEL_PAD_GPIO07_MUX_SEL_VALUE_PORT_CPI0_DATA8 \
  0x9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO07_MUX_SEL_PAD_GPIO07_MUX_SEL_VALUE_PORT_CPI0_DATA9 \
  0xa
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO07_MUX_SEL_PAD_GPIO07_MUX_SEL_VALUE_PORT_CPI0_HSYNC \
  0xb
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO07_MUX_SEL_PAD_GPIO07_MUX_SEL_VALUE_PORT_CPI0_PCLK \
  0xc
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO07_MUX_SEL_PAD_GPIO07_MUX_SEL_VALUE_PORT_CPI0_VSYNC \
  0xd
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO07_MUX_SEL_PAD_GPIO07_MUX_SEL_VALUE_PORT_GPIO_GPIO07 \
  0xe
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO07_MUX_SEL_PAD_GPIO07_MUX_SEL_VALUE_PORT_I2C0_SCL \
  0xf
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO07_MUX_SEL_PAD_GPIO07_MUX_SEL_VALUE_PORT_I2C0_SDA \
  0x10
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO07_MUX_SEL_PAD_GPIO07_MUX_SEL_VALUE_PORT_I3C0_PUC \
  0x11
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO07_MUX_SEL_PAD_GPIO07_MUX_SEL_VALUE_PORT_I3C0_SCL \
  0x12
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO07_MUX_SEL_PAD_GPIO07_MUX_SEL_VALUE_PORT_I3C0_SDA \
  0x13
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO07_MUX_SEL_PAD_GPIO07_MUX_SEL_VALUE_PORT_I3C1_PUC \
  0x14
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO07_MUX_SEL_PAD_GPIO07_MUX_SEL_VALUE_PORT_I3C1_SCL \
  0x15
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO07_MUX_SEL_PAD_GPIO07_MUX_SEL_VALUE_PORT_I3C1_SDA \
  0x16
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO07_MUX_SEL_PAD_GPIO07_MUX_SEL_VALUE_PORT_QSPIM0_CSN0 \
  0x17
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO07_MUX_SEL_PAD_GPIO07_MUX_SEL_VALUE_PORT_QSPIM0_CSN1 \
  0x18
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO07_MUX_SEL_PAD_GPIO07_MUX_SEL_VALUE_PORT_QSPIM0_CSN2 \
  0x19
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO07_MUX_SEL_PAD_GPIO07_MUX_SEL_VALUE_PORT_QSPIM0_CSN3 \
  0x1a
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO07_MUX_SEL_PAD_GPIO07_MUX_SEL_VALUE_PORT_QSPIM0_SCK \
  0x1b
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO07_MUX_SEL_PAD_GPIO07_MUX_SEL_VALUE_PORT_QSPIM0_SDIO0 \
  0x1c
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO07_MUX_SEL_PAD_GPIO07_MUX_SEL_VALUE_PORT_QSPIM0_SDIO1 \
  0x1d
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO07_MUX_SEL_PAD_GPIO07_MUX_SEL_VALUE_PORT_QSPIM0_SDIO2 \
  0x1e
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO07_MUX_SEL_PAD_GPIO07_MUX_SEL_VALUE_PORT_QSPIM0_SDIO3 \
  0x1f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO07_MUX_SEL_PAD_GPIO07_MUX_SEL_VALUE_PORT_QSPIS0_CSN \
  0x20
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO07_MUX_SEL_PAD_GPIO07_MUX_SEL_VALUE_PORT_QSPIS0_SCK \
  0x21
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO07_MUX_SEL_PAD_GPIO07_MUX_SEL_VALUE_PORT_QSPIS0_SDIO0 \
  0x22
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO07_MUX_SEL_PAD_GPIO07_MUX_SEL_VALUE_PORT_QSPIS0_SDIO1 \
  0x23
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO07_MUX_SEL_PAD_GPIO07_MUX_SEL_VALUE_PORT_QSPIS0_SDIO2 \
  0x24
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO07_MUX_SEL_PAD_GPIO07_MUX_SEL_VALUE_PORT_QSPIS0_SDIO3 \
  0x25
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO07_MUX_SEL_PAD_GPIO07_MUX_SEL_VALUE_PORT_UART0_RX \
  0x26
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO07_MUX_SEL_PAD_GPIO07_MUX_SEL_VALUE_PORT_UART0_TX \
  0x27

// Pad signal configuration.
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO08_CFG_REG_OFFSET 0x40
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO08_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO08_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO08_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO08_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO08_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO08_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO08_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO08_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO08_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO08_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO08_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio08. The programmed
// value defines which port
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO08_MUX_SEL_REG_OFFSET 0x44
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO08_MUX_SEL_PAD_GPIO08_MUX_SEL_MASK \
  0x3f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO08_MUX_SEL_PAD_GPIO08_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO08_MUX_SEL_PAD_GPIO08_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO08_MUX_SEL_PAD_GPIO08_MUX_SEL_MASK, .index = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO08_MUX_SEL_PAD_GPIO08_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO08_MUX_SEL_PAD_GPIO08_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO08_MUX_SEL_PAD_GPIO08_MUX_SEL_VALUE_PORT_CPI0_DATA0 \
  0x1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO08_MUX_SEL_PAD_GPIO08_MUX_SEL_VALUE_PORT_CPI0_DATA1 \
  0x2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO08_MUX_SEL_PAD_GPIO08_MUX_SEL_VALUE_PORT_CPI0_DATA2 \
  0x3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO08_MUX_SEL_PAD_GPIO08_MUX_SEL_VALUE_PORT_CPI0_DATA3 \
  0x4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO08_MUX_SEL_PAD_GPIO08_MUX_SEL_VALUE_PORT_CPI0_DATA4 \
  0x5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO08_MUX_SEL_PAD_GPIO08_MUX_SEL_VALUE_PORT_CPI0_DATA5 \
  0x6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO08_MUX_SEL_PAD_GPIO08_MUX_SEL_VALUE_PORT_CPI0_DATA6 \
  0x7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO08_MUX_SEL_PAD_GPIO08_MUX_SEL_VALUE_PORT_CPI0_DATA7 \
  0x8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO08_MUX_SEL_PAD_GPIO08_MUX_SEL_VALUE_PORT_CPI0_DATA8 \
  0x9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO08_MUX_SEL_PAD_GPIO08_MUX_SEL_VALUE_PORT_CPI0_DATA9 \
  0xa
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO08_MUX_SEL_PAD_GPIO08_MUX_SEL_VALUE_PORT_CPI0_HSYNC \
  0xb
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO08_MUX_SEL_PAD_GPIO08_MUX_SEL_VALUE_PORT_CPI0_PCLK \
  0xc
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO08_MUX_SEL_PAD_GPIO08_MUX_SEL_VALUE_PORT_CPI0_VSYNC \
  0xd
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO08_MUX_SEL_PAD_GPIO08_MUX_SEL_VALUE_PORT_GPIO_GPIO08 \
  0xe
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO08_MUX_SEL_PAD_GPIO08_MUX_SEL_VALUE_PORT_I2C0_SCL \
  0xf
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO08_MUX_SEL_PAD_GPIO08_MUX_SEL_VALUE_PORT_I2C0_SDA \
  0x10
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO08_MUX_SEL_PAD_GPIO08_MUX_SEL_VALUE_PORT_I3C0_PUC \
  0x11
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO08_MUX_SEL_PAD_GPIO08_MUX_SEL_VALUE_PORT_I3C0_SCL \
  0x12
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO08_MUX_SEL_PAD_GPIO08_MUX_SEL_VALUE_PORT_I3C0_SDA \
  0x13
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO08_MUX_SEL_PAD_GPIO08_MUX_SEL_VALUE_PORT_I3C1_PUC \
  0x14
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO08_MUX_SEL_PAD_GPIO08_MUX_SEL_VALUE_PORT_I3C1_SCL \
  0x15
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO08_MUX_SEL_PAD_GPIO08_MUX_SEL_VALUE_PORT_I3C1_SDA \
  0x16
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO08_MUX_SEL_PAD_GPIO08_MUX_SEL_VALUE_PORT_QSPIM0_CSN0 \
  0x17
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO08_MUX_SEL_PAD_GPIO08_MUX_SEL_VALUE_PORT_QSPIM0_CSN1 \
  0x18
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO08_MUX_SEL_PAD_GPIO08_MUX_SEL_VALUE_PORT_QSPIM0_CSN2 \
  0x19
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO08_MUX_SEL_PAD_GPIO08_MUX_SEL_VALUE_PORT_QSPIM0_CSN3 \
  0x1a
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO08_MUX_SEL_PAD_GPIO08_MUX_SEL_VALUE_PORT_QSPIM0_SCK \
  0x1b
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO08_MUX_SEL_PAD_GPIO08_MUX_SEL_VALUE_PORT_QSPIM0_SDIO0 \
  0x1c
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO08_MUX_SEL_PAD_GPIO08_MUX_SEL_VALUE_PORT_QSPIM0_SDIO1 \
  0x1d
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO08_MUX_SEL_PAD_GPIO08_MUX_SEL_VALUE_PORT_QSPIM0_SDIO2 \
  0x1e
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO08_MUX_SEL_PAD_GPIO08_MUX_SEL_VALUE_PORT_QSPIM0_SDIO3 \
  0x1f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO08_MUX_SEL_PAD_GPIO08_MUX_SEL_VALUE_PORT_QSPIS0_CSN \
  0x20
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO08_MUX_SEL_PAD_GPIO08_MUX_SEL_VALUE_PORT_QSPIS0_SCK \
  0x21
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO08_MUX_SEL_PAD_GPIO08_MUX_SEL_VALUE_PORT_QSPIS0_SDIO0 \
  0x22
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO08_MUX_SEL_PAD_GPIO08_MUX_SEL_VALUE_PORT_QSPIS0_SDIO1 \
  0x23
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO08_MUX_SEL_PAD_GPIO08_MUX_SEL_VALUE_PORT_QSPIS0_SDIO2 \
  0x24
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO08_MUX_SEL_PAD_GPIO08_MUX_SEL_VALUE_PORT_QSPIS0_SDIO3 \
  0x25
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO08_MUX_SEL_PAD_GPIO08_MUX_SEL_VALUE_PORT_UART0_RX \
  0x26
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO08_MUX_SEL_PAD_GPIO08_MUX_SEL_VALUE_PORT_UART0_TX \
  0x27

// Pad signal configuration.
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO09_CFG_REG_OFFSET 0x48
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO09_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO09_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO09_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO09_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO09_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO09_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO09_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO09_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO09_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO09_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO09_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio09. The programmed
// value defines which port
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO09_MUX_SEL_REG_OFFSET 0x4c
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO09_MUX_SEL_PAD_GPIO09_MUX_SEL_MASK \
  0x3f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO09_MUX_SEL_PAD_GPIO09_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO09_MUX_SEL_PAD_GPIO09_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO09_MUX_SEL_PAD_GPIO09_MUX_SEL_MASK, .index = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO09_MUX_SEL_PAD_GPIO09_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO09_MUX_SEL_PAD_GPIO09_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO09_MUX_SEL_PAD_GPIO09_MUX_SEL_VALUE_PORT_CPI0_DATA0 \
  0x1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO09_MUX_SEL_PAD_GPIO09_MUX_SEL_VALUE_PORT_CPI0_DATA1 \
  0x2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO09_MUX_SEL_PAD_GPIO09_MUX_SEL_VALUE_PORT_CPI0_DATA2 \
  0x3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO09_MUX_SEL_PAD_GPIO09_MUX_SEL_VALUE_PORT_CPI0_DATA3 \
  0x4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO09_MUX_SEL_PAD_GPIO09_MUX_SEL_VALUE_PORT_CPI0_DATA4 \
  0x5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO09_MUX_SEL_PAD_GPIO09_MUX_SEL_VALUE_PORT_CPI0_DATA5 \
  0x6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO09_MUX_SEL_PAD_GPIO09_MUX_SEL_VALUE_PORT_CPI0_DATA6 \
  0x7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO09_MUX_SEL_PAD_GPIO09_MUX_SEL_VALUE_PORT_CPI0_DATA7 \
  0x8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO09_MUX_SEL_PAD_GPIO09_MUX_SEL_VALUE_PORT_CPI0_DATA8 \
  0x9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO09_MUX_SEL_PAD_GPIO09_MUX_SEL_VALUE_PORT_CPI0_DATA9 \
  0xa
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO09_MUX_SEL_PAD_GPIO09_MUX_SEL_VALUE_PORT_CPI0_HSYNC \
  0xb
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO09_MUX_SEL_PAD_GPIO09_MUX_SEL_VALUE_PORT_CPI0_PCLK \
  0xc
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO09_MUX_SEL_PAD_GPIO09_MUX_SEL_VALUE_PORT_CPI0_VSYNC \
  0xd
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO09_MUX_SEL_PAD_GPIO09_MUX_SEL_VALUE_PORT_GPIO_GPIO09 \
  0xe
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO09_MUX_SEL_PAD_GPIO09_MUX_SEL_VALUE_PORT_I2C0_SCL \
  0xf
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO09_MUX_SEL_PAD_GPIO09_MUX_SEL_VALUE_PORT_I2C0_SDA \
  0x10
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO09_MUX_SEL_PAD_GPIO09_MUX_SEL_VALUE_PORT_I3C0_PUC \
  0x11
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO09_MUX_SEL_PAD_GPIO09_MUX_SEL_VALUE_PORT_I3C0_SCL \
  0x12
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO09_MUX_SEL_PAD_GPIO09_MUX_SEL_VALUE_PORT_I3C0_SDA \
  0x13
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO09_MUX_SEL_PAD_GPIO09_MUX_SEL_VALUE_PORT_I3C1_PUC \
  0x14
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO09_MUX_SEL_PAD_GPIO09_MUX_SEL_VALUE_PORT_I3C1_SCL \
  0x15
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO09_MUX_SEL_PAD_GPIO09_MUX_SEL_VALUE_PORT_I3C1_SDA \
  0x16
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO09_MUX_SEL_PAD_GPIO09_MUX_SEL_VALUE_PORT_QSPIM0_CSN0 \
  0x17
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO09_MUX_SEL_PAD_GPIO09_MUX_SEL_VALUE_PORT_QSPIM0_CSN1 \
  0x18
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO09_MUX_SEL_PAD_GPIO09_MUX_SEL_VALUE_PORT_QSPIM0_CSN2 \
  0x19
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO09_MUX_SEL_PAD_GPIO09_MUX_SEL_VALUE_PORT_QSPIM0_CSN3 \
  0x1a
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO09_MUX_SEL_PAD_GPIO09_MUX_SEL_VALUE_PORT_QSPIM0_SCK \
  0x1b
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO09_MUX_SEL_PAD_GPIO09_MUX_SEL_VALUE_PORT_QSPIM0_SDIO0 \
  0x1c
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO09_MUX_SEL_PAD_GPIO09_MUX_SEL_VALUE_PORT_QSPIM0_SDIO1 \
  0x1d
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO09_MUX_SEL_PAD_GPIO09_MUX_SEL_VALUE_PORT_QSPIM0_SDIO2 \
  0x1e
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO09_MUX_SEL_PAD_GPIO09_MUX_SEL_VALUE_PORT_QSPIM0_SDIO3 \
  0x1f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO09_MUX_SEL_PAD_GPIO09_MUX_SEL_VALUE_PORT_QSPIS0_CSN \
  0x20
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO09_MUX_SEL_PAD_GPIO09_MUX_SEL_VALUE_PORT_QSPIS0_SCK \
  0x21
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO09_MUX_SEL_PAD_GPIO09_MUX_SEL_VALUE_PORT_QSPIS0_SDIO0 \
  0x22
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO09_MUX_SEL_PAD_GPIO09_MUX_SEL_VALUE_PORT_QSPIS0_SDIO1 \
  0x23
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO09_MUX_SEL_PAD_GPIO09_MUX_SEL_VALUE_PORT_QSPIS0_SDIO2 \
  0x24
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO09_MUX_SEL_PAD_GPIO09_MUX_SEL_VALUE_PORT_QSPIS0_SDIO3 \
  0x25
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO09_MUX_SEL_PAD_GPIO09_MUX_SEL_VALUE_PORT_UART0_RX \
  0x26
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO09_MUX_SEL_PAD_GPIO09_MUX_SEL_VALUE_PORT_UART0_TX \
  0x27

// Pad signal configuration.
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO10_CFG_REG_OFFSET 0x50
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO10_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO10_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO10_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO10_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO10_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO10_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO10_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO10_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO10_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO10_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO10_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio10. The programmed
// value defines which port
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO10_MUX_SEL_REG_OFFSET 0x54
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO10_MUX_SEL_PAD_GPIO10_MUX_SEL_MASK \
  0x3f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO10_MUX_SEL_PAD_GPIO10_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO10_MUX_SEL_PAD_GPIO10_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO10_MUX_SEL_PAD_GPIO10_MUX_SEL_MASK, .index = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO10_MUX_SEL_PAD_GPIO10_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO10_MUX_SEL_PAD_GPIO10_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO10_MUX_SEL_PAD_GPIO10_MUX_SEL_VALUE_PORT_CPI0_DATA0 \
  0x1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO10_MUX_SEL_PAD_GPIO10_MUX_SEL_VALUE_PORT_CPI0_DATA1 \
  0x2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO10_MUX_SEL_PAD_GPIO10_MUX_SEL_VALUE_PORT_CPI0_DATA2 \
  0x3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO10_MUX_SEL_PAD_GPIO10_MUX_SEL_VALUE_PORT_CPI0_DATA3 \
  0x4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO10_MUX_SEL_PAD_GPIO10_MUX_SEL_VALUE_PORT_CPI0_DATA4 \
  0x5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO10_MUX_SEL_PAD_GPIO10_MUX_SEL_VALUE_PORT_CPI0_DATA5 \
  0x6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO10_MUX_SEL_PAD_GPIO10_MUX_SEL_VALUE_PORT_CPI0_DATA6 \
  0x7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO10_MUX_SEL_PAD_GPIO10_MUX_SEL_VALUE_PORT_CPI0_DATA7 \
  0x8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO10_MUX_SEL_PAD_GPIO10_MUX_SEL_VALUE_PORT_CPI0_DATA8 \
  0x9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO10_MUX_SEL_PAD_GPIO10_MUX_SEL_VALUE_PORT_CPI0_DATA9 \
  0xa
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO10_MUX_SEL_PAD_GPIO10_MUX_SEL_VALUE_PORT_CPI0_HSYNC \
  0xb
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO10_MUX_SEL_PAD_GPIO10_MUX_SEL_VALUE_PORT_CPI0_PCLK \
  0xc
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO10_MUX_SEL_PAD_GPIO10_MUX_SEL_VALUE_PORT_CPI0_VSYNC \
  0xd
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO10_MUX_SEL_PAD_GPIO10_MUX_SEL_VALUE_PORT_GPIO_GPIO10 \
  0xe
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO10_MUX_SEL_PAD_GPIO10_MUX_SEL_VALUE_PORT_I2C0_SCL \
  0xf
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO10_MUX_SEL_PAD_GPIO10_MUX_SEL_VALUE_PORT_I2C0_SDA \
  0x10
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO10_MUX_SEL_PAD_GPIO10_MUX_SEL_VALUE_PORT_I3C0_PUC \
  0x11
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO10_MUX_SEL_PAD_GPIO10_MUX_SEL_VALUE_PORT_I3C0_SCL \
  0x12
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO10_MUX_SEL_PAD_GPIO10_MUX_SEL_VALUE_PORT_I3C0_SDA \
  0x13
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO10_MUX_SEL_PAD_GPIO10_MUX_SEL_VALUE_PORT_I3C1_PUC \
  0x14
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO10_MUX_SEL_PAD_GPIO10_MUX_SEL_VALUE_PORT_I3C1_SCL \
  0x15
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO10_MUX_SEL_PAD_GPIO10_MUX_SEL_VALUE_PORT_I3C1_SDA \
  0x16
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO10_MUX_SEL_PAD_GPIO10_MUX_SEL_VALUE_PORT_QSPIM0_CSN0 \
  0x17
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO10_MUX_SEL_PAD_GPIO10_MUX_SEL_VALUE_PORT_QSPIM0_CSN1 \
  0x18
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO10_MUX_SEL_PAD_GPIO10_MUX_SEL_VALUE_PORT_QSPIM0_CSN2 \
  0x19
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO10_MUX_SEL_PAD_GPIO10_MUX_SEL_VALUE_PORT_QSPIM0_CSN3 \
  0x1a
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO10_MUX_SEL_PAD_GPIO10_MUX_SEL_VALUE_PORT_QSPIM0_SCK \
  0x1b
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO10_MUX_SEL_PAD_GPIO10_MUX_SEL_VALUE_PORT_QSPIM0_SDIO0 \
  0x1c
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO10_MUX_SEL_PAD_GPIO10_MUX_SEL_VALUE_PORT_QSPIM0_SDIO1 \
  0x1d
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO10_MUX_SEL_PAD_GPIO10_MUX_SEL_VALUE_PORT_QSPIM0_SDIO2 \
  0x1e
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO10_MUX_SEL_PAD_GPIO10_MUX_SEL_VALUE_PORT_QSPIM0_SDIO3 \
  0x1f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO10_MUX_SEL_PAD_GPIO10_MUX_SEL_VALUE_PORT_QSPIS0_CSN \
  0x20
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO10_MUX_SEL_PAD_GPIO10_MUX_SEL_VALUE_PORT_QSPIS0_SCK \
  0x21
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO10_MUX_SEL_PAD_GPIO10_MUX_SEL_VALUE_PORT_QSPIS0_SDIO0 \
  0x22
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO10_MUX_SEL_PAD_GPIO10_MUX_SEL_VALUE_PORT_QSPIS0_SDIO1 \
  0x23
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO10_MUX_SEL_PAD_GPIO10_MUX_SEL_VALUE_PORT_QSPIS0_SDIO2 \
  0x24
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO10_MUX_SEL_PAD_GPIO10_MUX_SEL_VALUE_PORT_QSPIS0_SDIO3 \
  0x25
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO10_MUX_SEL_PAD_GPIO10_MUX_SEL_VALUE_PORT_UART0_RX \
  0x26
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO10_MUX_SEL_PAD_GPIO10_MUX_SEL_VALUE_PORT_UART0_TX \
  0x27

// Pad signal configuration.
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO11_CFG_REG_OFFSET 0x58
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO11_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO11_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO11_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO11_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO11_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO11_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO11_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO11_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO11_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO11_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO11_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio11. The programmed
// value defines which port
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO11_MUX_SEL_REG_OFFSET 0x5c
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO11_MUX_SEL_PAD_GPIO11_MUX_SEL_MASK \
  0x3f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO11_MUX_SEL_PAD_GPIO11_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO11_MUX_SEL_PAD_GPIO11_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO11_MUX_SEL_PAD_GPIO11_MUX_SEL_MASK, .index = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO11_MUX_SEL_PAD_GPIO11_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO11_MUX_SEL_PAD_GPIO11_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO11_MUX_SEL_PAD_GPIO11_MUX_SEL_VALUE_PORT_CPI0_DATA0 \
  0x1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO11_MUX_SEL_PAD_GPIO11_MUX_SEL_VALUE_PORT_CPI0_DATA1 \
  0x2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO11_MUX_SEL_PAD_GPIO11_MUX_SEL_VALUE_PORT_CPI0_DATA2 \
  0x3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO11_MUX_SEL_PAD_GPIO11_MUX_SEL_VALUE_PORT_CPI0_DATA3 \
  0x4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO11_MUX_SEL_PAD_GPIO11_MUX_SEL_VALUE_PORT_CPI0_DATA4 \
  0x5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO11_MUX_SEL_PAD_GPIO11_MUX_SEL_VALUE_PORT_CPI0_DATA5 \
  0x6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO11_MUX_SEL_PAD_GPIO11_MUX_SEL_VALUE_PORT_CPI0_DATA6 \
  0x7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO11_MUX_SEL_PAD_GPIO11_MUX_SEL_VALUE_PORT_CPI0_DATA7 \
  0x8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO11_MUX_SEL_PAD_GPIO11_MUX_SEL_VALUE_PORT_CPI0_DATA8 \
  0x9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO11_MUX_SEL_PAD_GPIO11_MUX_SEL_VALUE_PORT_CPI0_DATA9 \
  0xa
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO11_MUX_SEL_PAD_GPIO11_MUX_SEL_VALUE_PORT_CPI0_HSYNC \
  0xb
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO11_MUX_SEL_PAD_GPIO11_MUX_SEL_VALUE_PORT_CPI0_PCLK \
  0xc
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO11_MUX_SEL_PAD_GPIO11_MUX_SEL_VALUE_PORT_CPI0_VSYNC \
  0xd
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO11_MUX_SEL_PAD_GPIO11_MUX_SEL_VALUE_PORT_GPIO_GPIO11 \
  0xe
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO11_MUX_SEL_PAD_GPIO11_MUX_SEL_VALUE_PORT_I2C0_SCL \
  0xf
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO11_MUX_SEL_PAD_GPIO11_MUX_SEL_VALUE_PORT_I2C0_SDA \
  0x10
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO11_MUX_SEL_PAD_GPIO11_MUX_SEL_VALUE_PORT_I3C0_PUC \
  0x11
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO11_MUX_SEL_PAD_GPIO11_MUX_SEL_VALUE_PORT_I3C0_SCL \
  0x12
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO11_MUX_SEL_PAD_GPIO11_MUX_SEL_VALUE_PORT_I3C0_SDA \
  0x13
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO11_MUX_SEL_PAD_GPIO11_MUX_SEL_VALUE_PORT_I3C1_PUC \
  0x14
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO11_MUX_SEL_PAD_GPIO11_MUX_SEL_VALUE_PORT_I3C1_SCL \
  0x15
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO11_MUX_SEL_PAD_GPIO11_MUX_SEL_VALUE_PORT_I3C1_SDA \
  0x16
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO11_MUX_SEL_PAD_GPIO11_MUX_SEL_VALUE_PORT_QSPIM0_CSN0 \
  0x17
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO11_MUX_SEL_PAD_GPIO11_MUX_SEL_VALUE_PORT_QSPIM0_CSN1 \
  0x18
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO11_MUX_SEL_PAD_GPIO11_MUX_SEL_VALUE_PORT_QSPIM0_CSN2 \
  0x19
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO11_MUX_SEL_PAD_GPIO11_MUX_SEL_VALUE_PORT_QSPIM0_CSN3 \
  0x1a
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO11_MUX_SEL_PAD_GPIO11_MUX_SEL_VALUE_PORT_QSPIM0_SCK \
  0x1b
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO11_MUX_SEL_PAD_GPIO11_MUX_SEL_VALUE_PORT_QSPIM0_SDIO0 \
  0x1c
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO11_MUX_SEL_PAD_GPIO11_MUX_SEL_VALUE_PORT_QSPIM0_SDIO1 \
  0x1d
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO11_MUX_SEL_PAD_GPIO11_MUX_SEL_VALUE_PORT_QSPIM0_SDIO2 \
  0x1e
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO11_MUX_SEL_PAD_GPIO11_MUX_SEL_VALUE_PORT_QSPIM0_SDIO3 \
  0x1f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO11_MUX_SEL_PAD_GPIO11_MUX_SEL_VALUE_PORT_QSPIS0_CSN \
  0x20
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO11_MUX_SEL_PAD_GPIO11_MUX_SEL_VALUE_PORT_QSPIS0_SCK \
  0x21
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO11_MUX_SEL_PAD_GPIO11_MUX_SEL_VALUE_PORT_QSPIS0_SDIO0 \
  0x22
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO11_MUX_SEL_PAD_GPIO11_MUX_SEL_VALUE_PORT_QSPIS0_SDIO1 \
  0x23
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO11_MUX_SEL_PAD_GPIO11_MUX_SEL_VALUE_PORT_QSPIS0_SDIO2 \
  0x24
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO11_MUX_SEL_PAD_GPIO11_MUX_SEL_VALUE_PORT_QSPIS0_SDIO3 \
  0x25
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO11_MUX_SEL_PAD_GPIO11_MUX_SEL_VALUE_PORT_UART0_RX \
  0x26
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO11_MUX_SEL_PAD_GPIO11_MUX_SEL_VALUE_PORT_UART0_TX \
  0x27

// Pad signal configuration.
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO12_CFG_REG_OFFSET 0x60
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO12_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO12_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO12_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO12_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO12_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO12_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO12_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO12_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO12_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO12_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO12_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio12. The programmed
// value defines which port
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO12_MUX_SEL_REG_OFFSET 0x64
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO12_MUX_SEL_PAD_GPIO12_MUX_SEL_MASK \
  0x3f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO12_MUX_SEL_PAD_GPIO12_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO12_MUX_SEL_PAD_GPIO12_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO12_MUX_SEL_PAD_GPIO12_MUX_SEL_MASK, .index = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO12_MUX_SEL_PAD_GPIO12_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO12_MUX_SEL_PAD_GPIO12_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO12_MUX_SEL_PAD_GPIO12_MUX_SEL_VALUE_PORT_CPI0_DATA0 \
  0x1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO12_MUX_SEL_PAD_GPIO12_MUX_SEL_VALUE_PORT_CPI0_DATA1 \
  0x2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO12_MUX_SEL_PAD_GPIO12_MUX_SEL_VALUE_PORT_CPI0_DATA2 \
  0x3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO12_MUX_SEL_PAD_GPIO12_MUX_SEL_VALUE_PORT_CPI0_DATA3 \
  0x4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO12_MUX_SEL_PAD_GPIO12_MUX_SEL_VALUE_PORT_CPI0_DATA4 \
  0x5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO12_MUX_SEL_PAD_GPIO12_MUX_SEL_VALUE_PORT_CPI0_DATA5 \
  0x6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO12_MUX_SEL_PAD_GPIO12_MUX_SEL_VALUE_PORT_CPI0_DATA6 \
  0x7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO12_MUX_SEL_PAD_GPIO12_MUX_SEL_VALUE_PORT_CPI0_DATA7 \
  0x8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO12_MUX_SEL_PAD_GPIO12_MUX_SEL_VALUE_PORT_CPI0_DATA8 \
  0x9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO12_MUX_SEL_PAD_GPIO12_MUX_SEL_VALUE_PORT_CPI0_DATA9 \
  0xa
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO12_MUX_SEL_PAD_GPIO12_MUX_SEL_VALUE_PORT_CPI0_HSYNC \
  0xb
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO12_MUX_SEL_PAD_GPIO12_MUX_SEL_VALUE_PORT_CPI0_PCLK \
  0xc
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO12_MUX_SEL_PAD_GPIO12_MUX_SEL_VALUE_PORT_CPI0_VSYNC \
  0xd
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO12_MUX_SEL_PAD_GPIO12_MUX_SEL_VALUE_PORT_GPIO_GPIO12 \
  0xe
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO12_MUX_SEL_PAD_GPIO12_MUX_SEL_VALUE_PORT_I2C0_SCL \
  0xf
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO12_MUX_SEL_PAD_GPIO12_MUX_SEL_VALUE_PORT_I2C0_SDA \
  0x10
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO12_MUX_SEL_PAD_GPIO12_MUX_SEL_VALUE_PORT_I3C0_PUC \
  0x11
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO12_MUX_SEL_PAD_GPIO12_MUX_SEL_VALUE_PORT_I3C0_SCL \
  0x12
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO12_MUX_SEL_PAD_GPIO12_MUX_SEL_VALUE_PORT_I3C0_SDA \
  0x13
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO12_MUX_SEL_PAD_GPIO12_MUX_SEL_VALUE_PORT_I3C1_PUC \
  0x14
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO12_MUX_SEL_PAD_GPIO12_MUX_SEL_VALUE_PORT_I3C1_SCL \
  0x15
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO12_MUX_SEL_PAD_GPIO12_MUX_SEL_VALUE_PORT_I3C1_SDA \
  0x16
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO12_MUX_SEL_PAD_GPIO12_MUX_SEL_VALUE_PORT_QSPIM0_CSN0 \
  0x17
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO12_MUX_SEL_PAD_GPIO12_MUX_SEL_VALUE_PORT_QSPIM0_CSN1 \
  0x18
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO12_MUX_SEL_PAD_GPIO12_MUX_SEL_VALUE_PORT_QSPIM0_CSN2 \
  0x19
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO12_MUX_SEL_PAD_GPIO12_MUX_SEL_VALUE_PORT_QSPIM0_CSN3 \
  0x1a
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO12_MUX_SEL_PAD_GPIO12_MUX_SEL_VALUE_PORT_QSPIM0_SCK \
  0x1b
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO12_MUX_SEL_PAD_GPIO12_MUX_SEL_VALUE_PORT_QSPIM0_SDIO0 \
  0x1c
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO12_MUX_SEL_PAD_GPIO12_MUX_SEL_VALUE_PORT_QSPIM0_SDIO1 \
  0x1d
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO12_MUX_SEL_PAD_GPIO12_MUX_SEL_VALUE_PORT_QSPIM0_SDIO2 \
  0x1e
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO12_MUX_SEL_PAD_GPIO12_MUX_SEL_VALUE_PORT_QSPIM0_SDIO3 \
  0x1f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO12_MUX_SEL_PAD_GPIO12_MUX_SEL_VALUE_PORT_QSPIS0_CSN \
  0x20
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO12_MUX_SEL_PAD_GPIO12_MUX_SEL_VALUE_PORT_QSPIS0_SCK \
  0x21
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO12_MUX_SEL_PAD_GPIO12_MUX_SEL_VALUE_PORT_QSPIS0_SDIO0 \
  0x22
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO12_MUX_SEL_PAD_GPIO12_MUX_SEL_VALUE_PORT_QSPIS0_SDIO1 \
  0x23
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO12_MUX_SEL_PAD_GPIO12_MUX_SEL_VALUE_PORT_QSPIS0_SDIO2 \
  0x24
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO12_MUX_SEL_PAD_GPIO12_MUX_SEL_VALUE_PORT_QSPIS0_SDIO3 \
  0x25
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO12_MUX_SEL_PAD_GPIO12_MUX_SEL_VALUE_PORT_UART0_RX \
  0x26
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO12_MUX_SEL_PAD_GPIO12_MUX_SEL_VALUE_PORT_UART0_TX \
  0x27

// Pad signal configuration.
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO13_CFG_REG_OFFSET 0x68
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO13_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO13_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO13_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO13_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO13_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO13_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO13_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO13_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO13_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO13_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO13_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio13. The programmed
// value defines which port
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO13_MUX_SEL_REG_OFFSET 0x6c
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO13_MUX_SEL_PAD_GPIO13_MUX_SEL_MASK \
  0x3f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO13_MUX_SEL_PAD_GPIO13_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO13_MUX_SEL_PAD_GPIO13_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO13_MUX_SEL_PAD_GPIO13_MUX_SEL_MASK, .index = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO13_MUX_SEL_PAD_GPIO13_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO13_MUX_SEL_PAD_GPIO13_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO13_MUX_SEL_PAD_GPIO13_MUX_SEL_VALUE_PORT_CPI0_DATA0 \
  0x1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO13_MUX_SEL_PAD_GPIO13_MUX_SEL_VALUE_PORT_CPI0_DATA1 \
  0x2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO13_MUX_SEL_PAD_GPIO13_MUX_SEL_VALUE_PORT_CPI0_DATA2 \
  0x3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO13_MUX_SEL_PAD_GPIO13_MUX_SEL_VALUE_PORT_CPI0_DATA3 \
  0x4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO13_MUX_SEL_PAD_GPIO13_MUX_SEL_VALUE_PORT_CPI0_DATA4 \
  0x5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO13_MUX_SEL_PAD_GPIO13_MUX_SEL_VALUE_PORT_CPI0_DATA5 \
  0x6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO13_MUX_SEL_PAD_GPIO13_MUX_SEL_VALUE_PORT_CPI0_DATA6 \
  0x7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO13_MUX_SEL_PAD_GPIO13_MUX_SEL_VALUE_PORT_CPI0_DATA7 \
  0x8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO13_MUX_SEL_PAD_GPIO13_MUX_SEL_VALUE_PORT_CPI0_DATA8 \
  0x9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO13_MUX_SEL_PAD_GPIO13_MUX_SEL_VALUE_PORT_CPI0_DATA9 \
  0xa
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO13_MUX_SEL_PAD_GPIO13_MUX_SEL_VALUE_PORT_CPI0_HSYNC \
  0xb
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO13_MUX_SEL_PAD_GPIO13_MUX_SEL_VALUE_PORT_CPI0_PCLK \
  0xc
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO13_MUX_SEL_PAD_GPIO13_MUX_SEL_VALUE_PORT_CPI0_VSYNC \
  0xd
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO13_MUX_SEL_PAD_GPIO13_MUX_SEL_VALUE_PORT_GPIO_GPIO13 \
  0xe
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO13_MUX_SEL_PAD_GPIO13_MUX_SEL_VALUE_PORT_I2C0_SCL \
  0xf
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO13_MUX_SEL_PAD_GPIO13_MUX_SEL_VALUE_PORT_I2C0_SDA \
  0x10
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO13_MUX_SEL_PAD_GPIO13_MUX_SEL_VALUE_PORT_I3C0_PUC \
  0x11
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO13_MUX_SEL_PAD_GPIO13_MUX_SEL_VALUE_PORT_I3C0_SCL \
  0x12
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO13_MUX_SEL_PAD_GPIO13_MUX_SEL_VALUE_PORT_I3C0_SDA \
  0x13
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO13_MUX_SEL_PAD_GPIO13_MUX_SEL_VALUE_PORT_I3C1_PUC \
  0x14
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO13_MUX_SEL_PAD_GPIO13_MUX_SEL_VALUE_PORT_I3C1_SCL \
  0x15
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO13_MUX_SEL_PAD_GPIO13_MUX_SEL_VALUE_PORT_I3C1_SDA \
  0x16
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO13_MUX_SEL_PAD_GPIO13_MUX_SEL_VALUE_PORT_QSPIM0_CSN0 \
  0x17
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO13_MUX_SEL_PAD_GPIO13_MUX_SEL_VALUE_PORT_QSPIM0_CSN1 \
  0x18
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO13_MUX_SEL_PAD_GPIO13_MUX_SEL_VALUE_PORT_QSPIM0_CSN2 \
  0x19
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO13_MUX_SEL_PAD_GPIO13_MUX_SEL_VALUE_PORT_QSPIM0_CSN3 \
  0x1a
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO13_MUX_SEL_PAD_GPIO13_MUX_SEL_VALUE_PORT_QSPIM0_SCK \
  0x1b
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO13_MUX_SEL_PAD_GPIO13_MUX_SEL_VALUE_PORT_QSPIM0_SDIO0 \
  0x1c
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO13_MUX_SEL_PAD_GPIO13_MUX_SEL_VALUE_PORT_QSPIM0_SDIO1 \
  0x1d
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO13_MUX_SEL_PAD_GPIO13_MUX_SEL_VALUE_PORT_QSPIM0_SDIO2 \
  0x1e
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO13_MUX_SEL_PAD_GPIO13_MUX_SEL_VALUE_PORT_QSPIM0_SDIO3 \
  0x1f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO13_MUX_SEL_PAD_GPIO13_MUX_SEL_VALUE_PORT_QSPIS0_CSN \
  0x20
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO13_MUX_SEL_PAD_GPIO13_MUX_SEL_VALUE_PORT_QSPIS0_SCK \
  0x21
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO13_MUX_SEL_PAD_GPIO13_MUX_SEL_VALUE_PORT_QSPIS0_SDIO0 \
  0x22
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO13_MUX_SEL_PAD_GPIO13_MUX_SEL_VALUE_PORT_QSPIS0_SDIO1 \
  0x23
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO13_MUX_SEL_PAD_GPIO13_MUX_SEL_VALUE_PORT_QSPIS0_SDIO2 \
  0x24
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO13_MUX_SEL_PAD_GPIO13_MUX_SEL_VALUE_PORT_QSPIS0_SDIO3 \
  0x25
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO13_MUX_SEL_PAD_GPIO13_MUX_SEL_VALUE_PORT_UART0_RX \
  0x26
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO13_MUX_SEL_PAD_GPIO13_MUX_SEL_VALUE_PORT_UART0_TX \
  0x27

// Pad signal configuration.
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO14_CFG_REG_OFFSET 0x70
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO14_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO14_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO14_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO14_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO14_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO14_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO14_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO14_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO14_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO14_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO14_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio14. The programmed
// value defines which port
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO14_MUX_SEL_REG_OFFSET 0x74
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO14_MUX_SEL_PAD_GPIO14_MUX_SEL_MASK \
  0x3f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO14_MUX_SEL_PAD_GPIO14_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO14_MUX_SEL_PAD_GPIO14_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO14_MUX_SEL_PAD_GPIO14_MUX_SEL_MASK, .index = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO14_MUX_SEL_PAD_GPIO14_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO14_MUX_SEL_PAD_GPIO14_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO14_MUX_SEL_PAD_GPIO14_MUX_SEL_VALUE_PORT_CPI0_DATA0 \
  0x1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO14_MUX_SEL_PAD_GPIO14_MUX_SEL_VALUE_PORT_CPI0_DATA1 \
  0x2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO14_MUX_SEL_PAD_GPIO14_MUX_SEL_VALUE_PORT_CPI0_DATA2 \
  0x3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO14_MUX_SEL_PAD_GPIO14_MUX_SEL_VALUE_PORT_CPI0_DATA3 \
  0x4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO14_MUX_SEL_PAD_GPIO14_MUX_SEL_VALUE_PORT_CPI0_DATA4 \
  0x5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO14_MUX_SEL_PAD_GPIO14_MUX_SEL_VALUE_PORT_CPI0_DATA5 \
  0x6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO14_MUX_SEL_PAD_GPIO14_MUX_SEL_VALUE_PORT_CPI0_DATA6 \
  0x7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO14_MUX_SEL_PAD_GPIO14_MUX_SEL_VALUE_PORT_CPI0_DATA7 \
  0x8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO14_MUX_SEL_PAD_GPIO14_MUX_SEL_VALUE_PORT_CPI0_DATA8 \
  0x9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO14_MUX_SEL_PAD_GPIO14_MUX_SEL_VALUE_PORT_CPI0_DATA9 \
  0xa
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO14_MUX_SEL_PAD_GPIO14_MUX_SEL_VALUE_PORT_CPI0_HSYNC \
  0xb
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO14_MUX_SEL_PAD_GPIO14_MUX_SEL_VALUE_PORT_CPI0_PCLK \
  0xc
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO14_MUX_SEL_PAD_GPIO14_MUX_SEL_VALUE_PORT_CPI0_VSYNC \
  0xd
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO14_MUX_SEL_PAD_GPIO14_MUX_SEL_VALUE_PORT_GPIO_GPIO14 \
  0xe
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO14_MUX_SEL_PAD_GPIO14_MUX_SEL_VALUE_PORT_I2C0_SCL \
  0xf
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO14_MUX_SEL_PAD_GPIO14_MUX_SEL_VALUE_PORT_I2C0_SDA \
  0x10
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO14_MUX_SEL_PAD_GPIO14_MUX_SEL_VALUE_PORT_I3C0_PUC \
  0x11
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO14_MUX_SEL_PAD_GPIO14_MUX_SEL_VALUE_PORT_I3C0_SCL \
  0x12
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO14_MUX_SEL_PAD_GPIO14_MUX_SEL_VALUE_PORT_I3C0_SDA \
  0x13
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO14_MUX_SEL_PAD_GPIO14_MUX_SEL_VALUE_PORT_I3C1_PUC \
  0x14
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO14_MUX_SEL_PAD_GPIO14_MUX_SEL_VALUE_PORT_I3C1_SCL \
  0x15
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO14_MUX_SEL_PAD_GPIO14_MUX_SEL_VALUE_PORT_I3C1_SDA \
  0x16
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO14_MUX_SEL_PAD_GPIO14_MUX_SEL_VALUE_PORT_QSPIM0_CSN0 \
  0x17
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO14_MUX_SEL_PAD_GPIO14_MUX_SEL_VALUE_PORT_QSPIM0_CSN1 \
  0x18
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO14_MUX_SEL_PAD_GPIO14_MUX_SEL_VALUE_PORT_QSPIM0_CSN2 \
  0x19
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO14_MUX_SEL_PAD_GPIO14_MUX_SEL_VALUE_PORT_QSPIM0_CSN3 \
  0x1a
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO14_MUX_SEL_PAD_GPIO14_MUX_SEL_VALUE_PORT_QSPIM0_SCK \
  0x1b
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO14_MUX_SEL_PAD_GPIO14_MUX_SEL_VALUE_PORT_QSPIM0_SDIO0 \
  0x1c
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO14_MUX_SEL_PAD_GPIO14_MUX_SEL_VALUE_PORT_QSPIM0_SDIO1 \
  0x1d
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO14_MUX_SEL_PAD_GPIO14_MUX_SEL_VALUE_PORT_QSPIM0_SDIO2 \
  0x1e
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO14_MUX_SEL_PAD_GPIO14_MUX_SEL_VALUE_PORT_QSPIM0_SDIO3 \
  0x1f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO14_MUX_SEL_PAD_GPIO14_MUX_SEL_VALUE_PORT_QSPIS0_CSN \
  0x20
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO14_MUX_SEL_PAD_GPIO14_MUX_SEL_VALUE_PORT_QSPIS0_SCK \
  0x21
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO14_MUX_SEL_PAD_GPIO14_MUX_SEL_VALUE_PORT_QSPIS0_SDIO0 \
  0x22
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO14_MUX_SEL_PAD_GPIO14_MUX_SEL_VALUE_PORT_QSPIS0_SDIO1 \
  0x23
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO14_MUX_SEL_PAD_GPIO14_MUX_SEL_VALUE_PORT_QSPIS0_SDIO2 \
  0x24
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO14_MUX_SEL_PAD_GPIO14_MUX_SEL_VALUE_PORT_QSPIS0_SDIO3 \
  0x25
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO14_MUX_SEL_PAD_GPIO14_MUX_SEL_VALUE_PORT_UART0_RX \
  0x26
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO14_MUX_SEL_PAD_GPIO14_MUX_SEL_VALUE_PORT_UART0_TX \
  0x27

// Pad signal configuration.
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO15_CFG_REG_OFFSET 0x78
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO15_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO15_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO15_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO15_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO15_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO15_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO15_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO15_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO15_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO15_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO15_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio15. The programmed
// value defines which port
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO15_MUX_SEL_REG_OFFSET 0x7c
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO15_MUX_SEL_PAD_GPIO15_MUX_SEL_MASK \
  0x3f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO15_MUX_SEL_PAD_GPIO15_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO15_MUX_SEL_PAD_GPIO15_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO15_MUX_SEL_PAD_GPIO15_MUX_SEL_MASK, .index = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO15_MUX_SEL_PAD_GPIO15_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO15_MUX_SEL_PAD_GPIO15_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO15_MUX_SEL_PAD_GPIO15_MUX_SEL_VALUE_PORT_CPI0_DATA0 \
  0x1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO15_MUX_SEL_PAD_GPIO15_MUX_SEL_VALUE_PORT_CPI0_DATA1 \
  0x2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO15_MUX_SEL_PAD_GPIO15_MUX_SEL_VALUE_PORT_CPI0_DATA2 \
  0x3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO15_MUX_SEL_PAD_GPIO15_MUX_SEL_VALUE_PORT_CPI0_DATA3 \
  0x4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO15_MUX_SEL_PAD_GPIO15_MUX_SEL_VALUE_PORT_CPI0_DATA4 \
  0x5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO15_MUX_SEL_PAD_GPIO15_MUX_SEL_VALUE_PORT_CPI0_DATA5 \
  0x6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO15_MUX_SEL_PAD_GPIO15_MUX_SEL_VALUE_PORT_CPI0_DATA6 \
  0x7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO15_MUX_SEL_PAD_GPIO15_MUX_SEL_VALUE_PORT_CPI0_DATA7 \
  0x8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO15_MUX_SEL_PAD_GPIO15_MUX_SEL_VALUE_PORT_CPI0_DATA8 \
  0x9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO15_MUX_SEL_PAD_GPIO15_MUX_SEL_VALUE_PORT_CPI0_DATA9 \
  0xa
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO15_MUX_SEL_PAD_GPIO15_MUX_SEL_VALUE_PORT_CPI0_HSYNC \
  0xb
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO15_MUX_SEL_PAD_GPIO15_MUX_SEL_VALUE_PORT_CPI0_PCLK \
  0xc
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO15_MUX_SEL_PAD_GPIO15_MUX_SEL_VALUE_PORT_CPI0_VSYNC \
  0xd
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO15_MUX_SEL_PAD_GPIO15_MUX_SEL_VALUE_PORT_GPIO_GPIO15 \
  0xe
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO15_MUX_SEL_PAD_GPIO15_MUX_SEL_VALUE_PORT_I2C0_SCL \
  0xf
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO15_MUX_SEL_PAD_GPIO15_MUX_SEL_VALUE_PORT_I2C0_SDA \
  0x10
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO15_MUX_SEL_PAD_GPIO15_MUX_SEL_VALUE_PORT_I3C0_PUC \
  0x11
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO15_MUX_SEL_PAD_GPIO15_MUX_SEL_VALUE_PORT_I3C0_SCL \
  0x12
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO15_MUX_SEL_PAD_GPIO15_MUX_SEL_VALUE_PORT_I3C0_SDA \
  0x13
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO15_MUX_SEL_PAD_GPIO15_MUX_SEL_VALUE_PORT_I3C1_PUC \
  0x14
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO15_MUX_SEL_PAD_GPIO15_MUX_SEL_VALUE_PORT_I3C1_SCL \
  0x15
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO15_MUX_SEL_PAD_GPIO15_MUX_SEL_VALUE_PORT_I3C1_SDA \
  0x16
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO15_MUX_SEL_PAD_GPIO15_MUX_SEL_VALUE_PORT_QSPIM0_CSN0 \
  0x17
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO15_MUX_SEL_PAD_GPIO15_MUX_SEL_VALUE_PORT_QSPIM0_CSN1 \
  0x18
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO15_MUX_SEL_PAD_GPIO15_MUX_SEL_VALUE_PORT_QSPIM0_CSN2 \
  0x19
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO15_MUX_SEL_PAD_GPIO15_MUX_SEL_VALUE_PORT_QSPIM0_CSN3 \
  0x1a
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO15_MUX_SEL_PAD_GPIO15_MUX_SEL_VALUE_PORT_QSPIM0_SCK \
  0x1b
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO15_MUX_SEL_PAD_GPIO15_MUX_SEL_VALUE_PORT_QSPIM0_SDIO0 \
  0x1c
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO15_MUX_SEL_PAD_GPIO15_MUX_SEL_VALUE_PORT_QSPIM0_SDIO1 \
  0x1d
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO15_MUX_SEL_PAD_GPIO15_MUX_SEL_VALUE_PORT_QSPIM0_SDIO2 \
  0x1e
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO15_MUX_SEL_PAD_GPIO15_MUX_SEL_VALUE_PORT_QSPIM0_SDIO3 \
  0x1f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO15_MUX_SEL_PAD_GPIO15_MUX_SEL_VALUE_PORT_QSPIS0_CSN \
  0x20
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO15_MUX_SEL_PAD_GPIO15_MUX_SEL_VALUE_PORT_QSPIS0_SCK \
  0x21
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO15_MUX_SEL_PAD_GPIO15_MUX_SEL_VALUE_PORT_QSPIS0_SDIO0 \
  0x22
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO15_MUX_SEL_PAD_GPIO15_MUX_SEL_VALUE_PORT_QSPIS0_SDIO1 \
  0x23
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO15_MUX_SEL_PAD_GPIO15_MUX_SEL_VALUE_PORT_QSPIS0_SDIO2 \
  0x24
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO15_MUX_SEL_PAD_GPIO15_MUX_SEL_VALUE_PORT_QSPIS0_SDIO3 \
  0x25
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO15_MUX_SEL_PAD_GPIO15_MUX_SEL_VALUE_PORT_UART0_RX \
  0x26
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO15_MUX_SEL_PAD_GPIO15_MUX_SEL_VALUE_PORT_UART0_TX \
  0x27

// Pad signal configuration.
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO16_CFG_REG_OFFSET 0x80
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO16_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO16_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO16_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO16_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO16_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO16_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO16_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO16_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO16_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO16_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO16_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio16. The programmed
// value defines which port
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO16_MUX_SEL_REG_OFFSET 0x84
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO16_MUX_SEL_PAD_GPIO16_MUX_SEL_MASK \
  0x3f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO16_MUX_SEL_PAD_GPIO16_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO16_MUX_SEL_PAD_GPIO16_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO16_MUX_SEL_PAD_GPIO16_MUX_SEL_MASK, .index = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO16_MUX_SEL_PAD_GPIO16_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO16_MUX_SEL_PAD_GPIO16_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO16_MUX_SEL_PAD_GPIO16_MUX_SEL_VALUE_PORT_CPI0_DATA0 \
  0x1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO16_MUX_SEL_PAD_GPIO16_MUX_SEL_VALUE_PORT_CPI0_DATA1 \
  0x2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO16_MUX_SEL_PAD_GPIO16_MUX_SEL_VALUE_PORT_CPI0_DATA2 \
  0x3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO16_MUX_SEL_PAD_GPIO16_MUX_SEL_VALUE_PORT_CPI0_DATA3 \
  0x4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO16_MUX_SEL_PAD_GPIO16_MUX_SEL_VALUE_PORT_CPI0_DATA4 \
  0x5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO16_MUX_SEL_PAD_GPIO16_MUX_SEL_VALUE_PORT_CPI0_DATA5 \
  0x6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO16_MUX_SEL_PAD_GPIO16_MUX_SEL_VALUE_PORT_CPI0_DATA6 \
  0x7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO16_MUX_SEL_PAD_GPIO16_MUX_SEL_VALUE_PORT_CPI0_DATA7 \
  0x8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO16_MUX_SEL_PAD_GPIO16_MUX_SEL_VALUE_PORT_CPI0_DATA8 \
  0x9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO16_MUX_SEL_PAD_GPIO16_MUX_SEL_VALUE_PORT_CPI0_DATA9 \
  0xa
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO16_MUX_SEL_PAD_GPIO16_MUX_SEL_VALUE_PORT_CPI0_HSYNC \
  0xb
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO16_MUX_SEL_PAD_GPIO16_MUX_SEL_VALUE_PORT_CPI0_PCLK \
  0xc
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO16_MUX_SEL_PAD_GPIO16_MUX_SEL_VALUE_PORT_CPI0_VSYNC \
  0xd
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO16_MUX_SEL_PAD_GPIO16_MUX_SEL_VALUE_PORT_GPIO_GPIO16 \
  0xe
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO16_MUX_SEL_PAD_GPIO16_MUX_SEL_VALUE_PORT_I2C0_SCL \
  0xf
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO16_MUX_SEL_PAD_GPIO16_MUX_SEL_VALUE_PORT_I2C0_SDA \
  0x10
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO16_MUX_SEL_PAD_GPIO16_MUX_SEL_VALUE_PORT_I3C0_PUC \
  0x11
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO16_MUX_SEL_PAD_GPIO16_MUX_SEL_VALUE_PORT_I3C0_SCL \
  0x12
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO16_MUX_SEL_PAD_GPIO16_MUX_SEL_VALUE_PORT_I3C0_SDA \
  0x13
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO16_MUX_SEL_PAD_GPIO16_MUX_SEL_VALUE_PORT_I3C1_PUC \
  0x14
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO16_MUX_SEL_PAD_GPIO16_MUX_SEL_VALUE_PORT_I3C1_SCL \
  0x15
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO16_MUX_SEL_PAD_GPIO16_MUX_SEL_VALUE_PORT_I3C1_SDA \
  0x16
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO16_MUX_SEL_PAD_GPIO16_MUX_SEL_VALUE_PORT_QSPIM0_CSN0 \
  0x17
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO16_MUX_SEL_PAD_GPIO16_MUX_SEL_VALUE_PORT_QSPIM0_CSN1 \
  0x18
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO16_MUX_SEL_PAD_GPIO16_MUX_SEL_VALUE_PORT_QSPIM0_CSN2 \
  0x19
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO16_MUX_SEL_PAD_GPIO16_MUX_SEL_VALUE_PORT_QSPIM0_CSN3 \
  0x1a
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO16_MUX_SEL_PAD_GPIO16_MUX_SEL_VALUE_PORT_QSPIM0_SCK \
  0x1b
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO16_MUX_SEL_PAD_GPIO16_MUX_SEL_VALUE_PORT_QSPIM0_SDIO0 \
  0x1c
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO16_MUX_SEL_PAD_GPIO16_MUX_SEL_VALUE_PORT_QSPIM0_SDIO1 \
  0x1d
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO16_MUX_SEL_PAD_GPIO16_MUX_SEL_VALUE_PORT_QSPIM0_SDIO2 \
  0x1e
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO16_MUX_SEL_PAD_GPIO16_MUX_SEL_VALUE_PORT_QSPIM0_SDIO3 \
  0x1f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO16_MUX_SEL_PAD_GPIO16_MUX_SEL_VALUE_PORT_QSPIS0_CSN \
  0x20
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO16_MUX_SEL_PAD_GPIO16_MUX_SEL_VALUE_PORT_QSPIS0_SCK \
  0x21
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO16_MUX_SEL_PAD_GPIO16_MUX_SEL_VALUE_PORT_QSPIS0_SDIO0 \
  0x22
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO16_MUX_SEL_PAD_GPIO16_MUX_SEL_VALUE_PORT_QSPIS0_SDIO1 \
  0x23
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO16_MUX_SEL_PAD_GPIO16_MUX_SEL_VALUE_PORT_QSPIS0_SDIO2 \
  0x24
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO16_MUX_SEL_PAD_GPIO16_MUX_SEL_VALUE_PORT_QSPIS0_SDIO3 \
  0x25
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO16_MUX_SEL_PAD_GPIO16_MUX_SEL_VALUE_PORT_UART0_RX \
  0x26
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO16_MUX_SEL_PAD_GPIO16_MUX_SEL_VALUE_PORT_UART0_TX \
  0x27

// Pad signal configuration.
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO17_CFG_REG_OFFSET 0x88
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO17_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO17_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO17_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO17_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO17_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO17_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO17_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO17_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO17_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO17_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO17_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio17. The programmed
// value defines which port
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO17_MUX_SEL_REG_OFFSET 0x8c
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO17_MUX_SEL_PAD_GPIO17_MUX_SEL_MASK \
  0x3f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO17_MUX_SEL_PAD_GPIO17_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO17_MUX_SEL_PAD_GPIO17_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO17_MUX_SEL_PAD_GPIO17_MUX_SEL_MASK, .index = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO17_MUX_SEL_PAD_GPIO17_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO17_MUX_SEL_PAD_GPIO17_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO17_MUX_SEL_PAD_GPIO17_MUX_SEL_VALUE_PORT_CPI0_DATA0 \
  0x1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO17_MUX_SEL_PAD_GPIO17_MUX_SEL_VALUE_PORT_CPI0_DATA1 \
  0x2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO17_MUX_SEL_PAD_GPIO17_MUX_SEL_VALUE_PORT_CPI0_DATA2 \
  0x3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO17_MUX_SEL_PAD_GPIO17_MUX_SEL_VALUE_PORT_CPI0_DATA3 \
  0x4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO17_MUX_SEL_PAD_GPIO17_MUX_SEL_VALUE_PORT_CPI0_DATA4 \
  0x5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO17_MUX_SEL_PAD_GPIO17_MUX_SEL_VALUE_PORT_CPI0_DATA5 \
  0x6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO17_MUX_SEL_PAD_GPIO17_MUX_SEL_VALUE_PORT_CPI0_DATA6 \
  0x7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO17_MUX_SEL_PAD_GPIO17_MUX_SEL_VALUE_PORT_CPI0_DATA7 \
  0x8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO17_MUX_SEL_PAD_GPIO17_MUX_SEL_VALUE_PORT_CPI0_DATA8 \
  0x9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO17_MUX_SEL_PAD_GPIO17_MUX_SEL_VALUE_PORT_CPI0_DATA9 \
  0xa
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO17_MUX_SEL_PAD_GPIO17_MUX_SEL_VALUE_PORT_CPI0_HSYNC \
  0xb
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO17_MUX_SEL_PAD_GPIO17_MUX_SEL_VALUE_PORT_CPI0_PCLK \
  0xc
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO17_MUX_SEL_PAD_GPIO17_MUX_SEL_VALUE_PORT_CPI0_VSYNC \
  0xd
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO17_MUX_SEL_PAD_GPIO17_MUX_SEL_VALUE_PORT_GPIO_GPIO17 \
  0xe
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO17_MUX_SEL_PAD_GPIO17_MUX_SEL_VALUE_PORT_I2C0_SCL \
  0xf
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO17_MUX_SEL_PAD_GPIO17_MUX_SEL_VALUE_PORT_I2C0_SDA \
  0x10
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO17_MUX_SEL_PAD_GPIO17_MUX_SEL_VALUE_PORT_I3C0_PUC \
  0x11
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO17_MUX_SEL_PAD_GPIO17_MUX_SEL_VALUE_PORT_I3C0_SCL \
  0x12
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO17_MUX_SEL_PAD_GPIO17_MUX_SEL_VALUE_PORT_I3C0_SDA \
  0x13
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO17_MUX_SEL_PAD_GPIO17_MUX_SEL_VALUE_PORT_I3C1_PUC \
  0x14
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO17_MUX_SEL_PAD_GPIO17_MUX_SEL_VALUE_PORT_I3C1_SCL \
  0x15
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO17_MUX_SEL_PAD_GPIO17_MUX_SEL_VALUE_PORT_I3C1_SDA \
  0x16
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO17_MUX_SEL_PAD_GPIO17_MUX_SEL_VALUE_PORT_QSPIM0_CSN0 \
  0x17
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO17_MUX_SEL_PAD_GPIO17_MUX_SEL_VALUE_PORT_QSPIM0_CSN1 \
  0x18
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO17_MUX_SEL_PAD_GPIO17_MUX_SEL_VALUE_PORT_QSPIM0_CSN2 \
  0x19
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO17_MUX_SEL_PAD_GPIO17_MUX_SEL_VALUE_PORT_QSPIM0_CSN3 \
  0x1a
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO17_MUX_SEL_PAD_GPIO17_MUX_SEL_VALUE_PORT_QSPIM0_SCK \
  0x1b
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO17_MUX_SEL_PAD_GPIO17_MUX_SEL_VALUE_PORT_QSPIM0_SDIO0 \
  0x1c
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO17_MUX_SEL_PAD_GPIO17_MUX_SEL_VALUE_PORT_QSPIM0_SDIO1 \
  0x1d
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO17_MUX_SEL_PAD_GPIO17_MUX_SEL_VALUE_PORT_QSPIM0_SDIO2 \
  0x1e
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO17_MUX_SEL_PAD_GPIO17_MUX_SEL_VALUE_PORT_QSPIM0_SDIO3 \
  0x1f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO17_MUX_SEL_PAD_GPIO17_MUX_SEL_VALUE_PORT_QSPIS0_CSN \
  0x20
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO17_MUX_SEL_PAD_GPIO17_MUX_SEL_VALUE_PORT_QSPIS0_SCK \
  0x21
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO17_MUX_SEL_PAD_GPIO17_MUX_SEL_VALUE_PORT_QSPIS0_SDIO0 \
  0x22
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO17_MUX_SEL_PAD_GPIO17_MUX_SEL_VALUE_PORT_QSPIS0_SDIO1 \
  0x23
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO17_MUX_SEL_PAD_GPIO17_MUX_SEL_VALUE_PORT_QSPIS0_SDIO2 \
  0x24
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO17_MUX_SEL_PAD_GPIO17_MUX_SEL_VALUE_PORT_QSPIS0_SDIO3 \
  0x25
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO17_MUX_SEL_PAD_GPIO17_MUX_SEL_VALUE_PORT_UART0_RX \
  0x26
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO17_MUX_SEL_PAD_GPIO17_MUX_SEL_VALUE_PORT_UART0_TX \
  0x27

// Pad signal configuration.
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO18_CFG_REG_OFFSET 0x90
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO18_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO18_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO18_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO18_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO18_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO18_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO18_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO18_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO18_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO18_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO18_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio18. The programmed
// value defines which port
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO18_MUX_SEL_REG_OFFSET 0x94
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO18_MUX_SEL_PAD_GPIO18_MUX_SEL_MASK \
  0x3f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO18_MUX_SEL_PAD_GPIO18_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO18_MUX_SEL_PAD_GPIO18_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO18_MUX_SEL_PAD_GPIO18_MUX_SEL_MASK, .index = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO18_MUX_SEL_PAD_GPIO18_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO18_MUX_SEL_PAD_GPIO18_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO18_MUX_SEL_PAD_GPIO18_MUX_SEL_VALUE_PORT_CPI0_DATA0 \
  0x1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO18_MUX_SEL_PAD_GPIO18_MUX_SEL_VALUE_PORT_CPI0_DATA1 \
  0x2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO18_MUX_SEL_PAD_GPIO18_MUX_SEL_VALUE_PORT_CPI0_DATA2 \
  0x3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO18_MUX_SEL_PAD_GPIO18_MUX_SEL_VALUE_PORT_CPI0_DATA3 \
  0x4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO18_MUX_SEL_PAD_GPIO18_MUX_SEL_VALUE_PORT_CPI0_DATA4 \
  0x5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO18_MUX_SEL_PAD_GPIO18_MUX_SEL_VALUE_PORT_CPI0_DATA5 \
  0x6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO18_MUX_SEL_PAD_GPIO18_MUX_SEL_VALUE_PORT_CPI0_DATA6 \
  0x7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO18_MUX_SEL_PAD_GPIO18_MUX_SEL_VALUE_PORT_CPI0_DATA7 \
  0x8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO18_MUX_SEL_PAD_GPIO18_MUX_SEL_VALUE_PORT_CPI0_DATA8 \
  0x9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO18_MUX_SEL_PAD_GPIO18_MUX_SEL_VALUE_PORT_CPI0_DATA9 \
  0xa
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO18_MUX_SEL_PAD_GPIO18_MUX_SEL_VALUE_PORT_CPI0_HSYNC \
  0xb
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO18_MUX_SEL_PAD_GPIO18_MUX_SEL_VALUE_PORT_CPI0_PCLK \
  0xc
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO18_MUX_SEL_PAD_GPIO18_MUX_SEL_VALUE_PORT_CPI0_VSYNC \
  0xd
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO18_MUX_SEL_PAD_GPIO18_MUX_SEL_VALUE_PORT_GPIO_GPIO18 \
  0xe
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO18_MUX_SEL_PAD_GPIO18_MUX_SEL_VALUE_PORT_I2C0_SCL \
  0xf
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO18_MUX_SEL_PAD_GPIO18_MUX_SEL_VALUE_PORT_I2C0_SDA \
  0x10
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO18_MUX_SEL_PAD_GPIO18_MUX_SEL_VALUE_PORT_I3C0_PUC \
  0x11
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO18_MUX_SEL_PAD_GPIO18_MUX_SEL_VALUE_PORT_I3C0_SCL \
  0x12
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO18_MUX_SEL_PAD_GPIO18_MUX_SEL_VALUE_PORT_I3C0_SDA \
  0x13
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO18_MUX_SEL_PAD_GPIO18_MUX_SEL_VALUE_PORT_I3C1_PUC \
  0x14
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO18_MUX_SEL_PAD_GPIO18_MUX_SEL_VALUE_PORT_I3C1_SCL \
  0x15
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO18_MUX_SEL_PAD_GPIO18_MUX_SEL_VALUE_PORT_I3C1_SDA \
  0x16
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO18_MUX_SEL_PAD_GPIO18_MUX_SEL_VALUE_PORT_QSPIM0_CSN0 \
  0x17
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO18_MUX_SEL_PAD_GPIO18_MUX_SEL_VALUE_PORT_QSPIM0_CSN1 \
  0x18
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO18_MUX_SEL_PAD_GPIO18_MUX_SEL_VALUE_PORT_QSPIM0_CSN2 \
  0x19
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO18_MUX_SEL_PAD_GPIO18_MUX_SEL_VALUE_PORT_QSPIM0_CSN3 \
  0x1a
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO18_MUX_SEL_PAD_GPIO18_MUX_SEL_VALUE_PORT_QSPIM0_SCK \
  0x1b
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO18_MUX_SEL_PAD_GPIO18_MUX_SEL_VALUE_PORT_QSPIM0_SDIO0 \
  0x1c
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO18_MUX_SEL_PAD_GPIO18_MUX_SEL_VALUE_PORT_QSPIM0_SDIO1 \
  0x1d
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO18_MUX_SEL_PAD_GPIO18_MUX_SEL_VALUE_PORT_QSPIM0_SDIO2 \
  0x1e
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO18_MUX_SEL_PAD_GPIO18_MUX_SEL_VALUE_PORT_QSPIM0_SDIO3 \
  0x1f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO18_MUX_SEL_PAD_GPIO18_MUX_SEL_VALUE_PORT_QSPIS0_CSN \
  0x20
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO18_MUX_SEL_PAD_GPIO18_MUX_SEL_VALUE_PORT_QSPIS0_SCK \
  0x21
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO18_MUX_SEL_PAD_GPIO18_MUX_SEL_VALUE_PORT_QSPIS0_SDIO0 \
  0x22
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO18_MUX_SEL_PAD_GPIO18_MUX_SEL_VALUE_PORT_QSPIS0_SDIO1 \
  0x23
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO18_MUX_SEL_PAD_GPIO18_MUX_SEL_VALUE_PORT_QSPIS0_SDIO2 \
  0x24
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO18_MUX_SEL_PAD_GPIO18_MUX_SEL_VALUE_PORT_QSPIS0_SDIO3 \
  0x25
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO18_MUX_SEL_PAD_GPIO18_MUX_SEL_VALUE_PORT_UART0_RX \
  0x26
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO18_MUX_SEL_PAD_GPIO18_MUX_SEL_VALUE_PORT_UART0_TX \
  0x27

// Pad signal configuration.
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO19_CFG_REG_OFFSET 0x98
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO19_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO19_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO19_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO19_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO19_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO19_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO19_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO19_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO19_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO19_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO19_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio19. The programmed
// value defines which port
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO19_MUX_SEL_REG_OFFSET 0x9c
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO19_MUX_SEL_PAD_GPIO19_MUX_SEL_MASK \
  0x3f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO19_MUX_SEL_PAD_GPIO19_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO19_MUX_SEL_PAD_GPIO19_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO19_MUX_SEL_PAD_GPIO19_MUX_SEL_MASK, .index = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO19_MUX_SEL_PAD_GPIO19_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO19_MUX_SEL_PAD_GPIO19_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO19_MUX_SEL_PAD_GPIO19_MUX_SEL_VALUE_PORT_CPI0_DATA0 \
  0x1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO19_MUX_SEL_PAD_GPIO19_MUX_SEL_VALUE_PORT_CPI0_DATA1 \
  0x2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO19_MUX_SEL_PAD_GPIO19_MUX_SEL_VALUE_PORT_CPI0_DATA2 \
  0x3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO19_MUX_SEL_PAD_GPIO19_MUX_SEL_VALUE_PORT_CPI0_DATA3 \
  0x4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO19_MUX_SEL_PAD_GPIO19_MUX_SEL_VALUE_PORT_CPI0_DATA4 \
  0x5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO19_MUX_SEL_PAD_GPIO19_MUX_SEL_VALUE_PORT_CPI0_DATA5 \
  0x6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO19_MUX_SEL_PAD_GPIO19_MUX_SEL_VALUE_PORT_CPI0_DATA6 \
  0x7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO19_MUX_SEL_PAD_GPIO19_MUX_SEL_VALUE_PORT_CPI0_DATA7 \
  0x8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO19_MUX_SEL_PAD_GPIO19_MUX_SEL_VALUE_PORT_CPI0_DATA8 \
  0x9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO19_MUX_SEL_PAD_GPIO19_MUX_SEL_VALUE_PORT_CPI0_DATA9 \
  0xa
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO19_MUX_SEL_PAD_GPIO19_MUX_SEL_VALUE_PORT_CPI0_HSYNC \
  0xb
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO19_MUX_SEL_PAD_GPIO19_MUX_SEL_VALUE_PORT_CPI0_PCLK \
  0xc
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO19_MUX_SEL_PAD_GPIO19_MUX_SEL_VALUE_PORT_CPI0_VSYNC \
  0xd
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO19_MUX_SEL_PAD_GPIO19_MUX_SEL_VALUE_PORT_GPIO_GPIO19 \
  0xe
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO19_MUX_SEL_PAD_GPIO19_MUX_SEL_VALUE_PORT_I2C0_SCL \
  0xf
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO19_MUX_SEL_PAD_GPIO19_MUX_SEL_VALUE_PORT_I2C0_SDA \
  0x10
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO19_MUX_SEL_PAD_GPIO19_MUX_SEL_VALUE_PORT_I3C0_PUC \
  0x11
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO19_MUX_SEL_PAD_GPIO19_MUX_SEL_VALUE_PORT_I3C0_SCL \
  0x12
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO19_MUX_SEL_PAD_GPIO19_MUX_SEL_VALUE_PORT_I3C0_SDA \
  0x13
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO19_MUX_SEL_PAD_GPIO19_MUX_SEL_VALUE_PORT_I3C1_PUC \
  0x14
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO19_MUX_SEL_PAD_GPIO19_MUX_SEL_VALUE_PORT_I3C1_SCL \
  0x15
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO19_MUX_SEL_PAD_GPIO19_MUX_SEL_VALUE_PORT_I3C1_SDA \
  0x16
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO19_MUX_SEL_PAD_GPIO19_MUX_SEL_VALUE_PORT_QSPIM0_CSN0 \
  0x17
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO19_MUX_SEL_PAD_GPIO19_MUX_SEL_VALUE_PORT_QSPIM0_CSN1 \
  0x18
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO19_MUX_SEL_PAD_GPIO19_MUX_SEL_VALUE_PORT_QSPIM0_CSN2 \
  0x19
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO19_MUX_SEL_PAD_GPIO19_MUX_SEL_VALUE_PORT_QSPIM0_CSN3 \
  0x1a
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO19_MUX_SEL_PAD_GPIO19_MUX_SEL_VALUE_PORT_QSPIM0_SCK \
  0x1b
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO19_MUX_SEL_PAD_GPIO19_MUX_SEL_VALUE_PORT_QSPIM0_SDIO0 \
  0x1c
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO19_MUX_SEL_PAD_GPIO19_MUX_SEL_VALUE_PORT_QSPIM0_SDIO1 \
  0x1d
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO19_MUX_SEL_PAD_GPIO19_MUX_SEL_VALUE_PORT_QSPIM0_SDIO2 \
  0x1e
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO19_MUX_SEL_PAD_GPIO19_MUX_SEL_VALUE_PORT_QSPIM0_SDIO3 \
  0x1f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO19_MUX_SEL_PAD_GPIO19_MUX_SEL_VALUE_PORT_QSPIS0_CSN \
  0x20
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO19_MUX_SEL_PAD_GPIO19_MUX_SEL_VALUE_PORT_QSPIS0_SCK \
  0x21
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO19_MUX_SEL_PAD_GPIO19_MUX_SEL_VALUE_PORT_QSPIS0_SDIO0 \
  0x22
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO19_MUX_SEL_PAD_GPIO19_MUX_SEL_VALUE_PORT_QSPIS0_SDIO1 \
  0x23
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO19_MUX_SEL_PAD_GPIO19_MUX_SEL_VALUE_PORT_QSPIS0_SDIO2 \
  0x24
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO19_MUX_SEL_PAD_GPIO19_MUX_SEL_VALUE_PORT_QSPIS0_SDIO3 \
  0x25
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO19_MUX_SEL_PAD_GPIO19_MUX_SEL_VALUE_PORT_UART0_RX \
  0x26
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO19_MUX_SEL_PAD_GPIO19_MUX_SEL_VALUE_PORT_UART0_TX \
  0x27

// Pad signal configuration.
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO20_CFG_REG_OFFSET 0xa0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO20_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO20_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO20_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO20_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO20_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO20_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO20_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO20_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO20_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO20_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO20_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio20. The programmed
// value defines which port
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO20_MUX_SEL_REG_OFFSET 0xa4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO20_MUX_SEL_PAD_GPIO20_MUX_SEL_MASK \
  0x3f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO20_MUX_SEL_PAD_GPIO20_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO20_MUX_SEL_PAD_GPIO20_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO20_MUX_SEL_PAD_GPIO20_MUX_SEL_MASK, .index = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO20_MUX_SEL_PAD_GPIO20_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO20_MUX_SEL_PAD_GPIO20_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO20_MUX_SEL_PAD_GPIO20_MUX_SEL_VALUE_PORT_CPI0_DATA0 \
  0x1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO20_MUX_SEL_PAD_GPIO20_MUX_SEL_VALUE_PORT_CPI0_DATA1 \
  0x2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO20_MUX_SEL_PAD_GPIO20_MUX_SEL_VALUE_PORT_CPI0_DATA2 \
  0x3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO20_MUX_SEL_PAD_GPIO20_MUX_SEL_VALUE_PORT_CPI0_DATA3 \
  0x4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO20_MUX_SEL_PAD_GPIO20_MUX_SEL_VALUE_PORT_CPI0_DATA4 \
  0x5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO20_MUX_SEL_PAD_GPIO20_MUX_SEL_VALUE_PORT_CPI0_DATA5 \
  0x6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO20_MUX_SEL_PAD_GPIO20_MUX_SEL_VALUE_PORT_CPI0_DATA6 \
  0x7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO20_MUX_SEL_PAD_GPIO20_MUX_SEL_VALUE_PORT_CPI0_DATA7 \
  0x8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO20_MUX_SEL_PAD_GPIO20_MUX_SEL_VALUE_PORT_CPI0_DATA8 \
  0x9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO20_MUX_SEL_PAD_GPIO20_MUX_SEL_VALUE_PORT_CPI0_DATA9 \
  0xa
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO20_MUX_SEL_PAD_GPIO20_MUX_SEL_VALUE_PORT_CPI0_HSYNC \
  0xb
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO20_MUX_SEL_PAD_GPIO20_MUX_SEL_VALUE_PORT_CPI0_PCLK \
  0xc
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO20_MUX_SEL_PAD_GPIO20_MUX_SEL_VALUE_PORT_CPI0_VSYNC \
  0xd
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO20_MUX_SEL_PAD_GPIO20_MUX_SEL_VALUE_PORT_GPIO_GPIO20 \
  0xe
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO20_MUX_SEL_PAD_GPIO20_MUX_SEL_VALUE_PORT_I2C0_SCL \
  0xf
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO20_MUX_SEL_PAD_GPIO20_MUX_SEL_VALUE_PORT_I2C0_SDA \
  0x10
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO20_MUX_SEL_PAD_GPIO20_MUX_SEL_VALUE_PORT_I3C0_PUC \
  0x11
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO20_MUX_SEL_PAD_GPIO20_MUX_SEL_VALUE_PORT_I3C0_SCL \
  0x12
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO20_MUX_SEL_PAD_GPIO20_MUX_SEL_VALUE_PORT_I3C0_SDA \
  0x13
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO20_MUX_SEL_PAD_GPIO20_MUX_SEL_VALUE_PORT_I3C1_PUC \
  0x14
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO20_MUX_SEL_PAD_GPIO20_MUX_SEL_VALUE_PORT_I3C1_SCL \
  0x15
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO20_MUX_SEL_PAD_GPIO20_MUX_SEL_VALUE_PORT_I3C1_SDA \
  0x16
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO20_MUX_SEL_PAD_GPIO20_MUX_SEL_VALUE_PORT_QSPIM0_CSN0 \
  0x17
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO20_MUX_SEL_PAD_GPIO20_MUX_SEL_VALUE_PORT_QSPIM0_CSN1 \
  0x18
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO20_MUX_SEL_PAD_GPIO20_MUX_SEL_VALUE_PORT_QSPIM0_CSN2 \
  0x19
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO20_MUX_SEL_PAD_GPIO20_MUX_SEL_VALUE_PORT_QSPIM0_CSN3 \
  0x1a
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO20_MUX_SEL_PAD_GPIO20_MUX_SEL_VALUE_PORT_QSPIM0_SCK \
  0x1b
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO20_MUX_SEL_PAD_GPIO20_MUX_SEL_VALUE_PORT_QSPIM0_SDIO0 \
  0x1c
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO20_MUX_SEL_PAD_GPIO20_MUX_SEL_VALUE_PORT_QSPIM0_SDIO1 \
  0x1d
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO20_MUX_SEL_PAD_GPIO20_MUX_SEL_VALUE_PORT_QSPIM0_SDIO2 \
  0x1e
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO20_MUX_SEL_PAD_GPIO20_MUX_SEL_VALUE_PORT_QSPIM0_SDIO3 \
  0x1f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO20_MUX_SEL_PAD_GPIO20_MUX_SEL_VALUE_PORT_QSPIS0_CSN \
  0x20
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO20_MUX_SEL_PAD_GPIO20_MUX_SEL_VALUE_PORT_QSPIS0_SCK \
  0x21
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO20_MUX_SEL_PAD_GPIO20_MUX_SEL_VALUE_PORT_QSPIS0_SDIO0 \
  0x22
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO20_MUX_SEL_PAD_GPIO20_MUX_SEL_VALUE_PORT_QSPIS0_SDIO1 \
  0x23
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO20_MUX_SEL_PAD_GPIO20_MUX_SEL_VALUE_PORT_QSPIS0_SDIO2 \
  0x24
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO20_MUX_SEL_PAD_GPIO20_MUX_SEL_VALUE_PORT_QSPIS0_SDIO3 \
  0x25
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO20_MUX_SEL_PAD_GPIO20_MUX_SEL_VALUE_PORT_UART0_RX \
  0x26
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO20_MUX_SEL_PAD_GPIO20_MUX_SEL_VALUE_PORT_UART0_TX \
  0x27

// Pad signal configuration.
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO21_CFG_REG_OFFSET 0xa8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO21_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO21_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO21_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO21_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO21_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO21_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO21_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO21_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO21_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO21_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO21_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio21. The programmed
// value defines which port
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO21_MUX_SEL_REG_OFFSET 0xac
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO21_MUX_SEL_PAD_GPIO21_MUX_SEL_MASK \
  0x3f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO21_MUX_SEL_PAD_GPIO21_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO21_MUX_SEL_PAD_GPIO21_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO21_MUX_SEL_PAD_GPIO21_MUX_SEL_MASK, .index = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO21_MUX_SEL_PAD_GPIO21_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO21_MUX_SEL_PAD_GPIO21_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO21_MUX_SEL_PAD_GPIO21_MUX_SEL_VALUE_PORT_CPI0_DATA0 \
  0x1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO21_MUX_SEL_PAD_GPIO21_MUX_SEL_VALUE_PORT_CPI0_DATA1 \
  0x2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO21_MUX_SEL_PAD_GPIO21_MUX_SEL_VALUE_PORT_CPI0_DATA2 \
  0x3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO21_MUX_SEL_PAD_GPIO21_MUX_SEL_VALUE_PORT_CPI0_DATA3 \
  0x4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO21_MUX_SEL_PAD_GPIO21_MUX_SEL_VALUE_PORT_CPI0_DATA4 \
  0x5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO21_MUX_SEL_PAD_GPIO21_MUX_SEL_VALUE_PORT_CPI0_DATA5 \
  0x6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO21_MUX_SEL_PAD_GPIO21_MUX_SEL_VALUE_PORT_CPI0_DATA6 \
  0x7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO21_MUX_SEL_PAD_GPIO21_MUX_SEL_VALUE_PORT_CPI0_DATA7 \
  0x8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO21_MUX_SEL_PAD_GPIO21_MUX_SEL_VALUE_PORT_CPI0_DATA8 \
  0x9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO21_MUX_SEL_PAD_GPIO21_MUX_SEL_VALUE_PORT_CPI0_DATA9 \
  0xa
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO21_MUX_SEL_PAD_GPIO21_MUX_SEL_VALUE_PORT_CPI0_HSYNC \
  0xb
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO21_MUX_SEL_PAD_GPIO21_MUX_SEL_VALUE_PORT_CPI0_PCLK \
  0xc
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO21_MUX_SEL_PAD_GPIO21_MUX_SEL_VALUE_PORT_CPI0_VSYNC \
  0xd
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO21_MUX_SEL_PAD_GPIO21_MUX_SEL_VALUE_PORT_GPIO_GPIO21 \
  0xe
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO21_MUX_SEL_PAD_GPIO21_MUX_SEL_VALUE_PORT_I2C0_SCL \
  0xf
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO21_MUX_SEL_PAD_GPIO21_MUX_SEL_VALUE_PORT_I2C0_SDA \
  0x10
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO21_MUX_SEL_PAD_GPIO21_MUX_SEL_VALUE_PORT_I3C0_PUC \
  0x11
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO21_MUX_SEL_PAD_GPIO21_MUX_SEL_VALUE_PORT_I3C0_SCL \
  0x12
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO21_MUX_SEL_PAD_GPIO21_MUX_SEL_VALUE_PORT_I3C0_SDA \
  0x13
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO21_MUX_SEL_PAD_GPIO21_MUX_SEL_VALUE_PORT_I3C1_PUC \
  0x14
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO21_MUX_SEL_PAD_GPIO21_MUX_SEL_VALUE_PORT_I3C1_SCL \
  0x15
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO21_MUX_SEL_PAD_GPIO21_MUX_SEL_VALUE_PORT_I3C1_SDA \
  0x16
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO21_MUX_SEL_PAD_GPIO21_MUX_SEL_VALUE_PORT_QSPIM0_CSN0 \
  0x17
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO21_MUX_SEL_PAD_GPIO21_MUX_SEL_VALUE_PORT_QSPIM0_CSN1 \
  0x18
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO21_MUX_SEL_PAD_GPIO21_MUX_SEL_VALUE_PORT_QSPIM0_CSN2 \
  0x19
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO21_MUX_SEL_PAD_GPIO21_MUX_SEL_VALUE_PORT_QSPIM0_CSN3 \
  0x1a
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO21_MUX_SEL_PAD_GPIO21_MUX_SEL_VALUE_PORT_QSPIM0_SCK \
  0x1b
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO21_MUX_SEL_PAD_GPIO21_MUX_SEL_VALUE_PORT_QSPIM0_SDIO0 \
  0x1c
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO21_MUX_SEL_PAD_GPIO21_MUX_SEL_VALUE_PORT_QSPIM0_SDIO1 \
  0x1d
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO21_MUX_SEL_PAD_GPIO21_MUX_SEL_VALUE_PORT_QSPIM0_SDIO2 \
  0x1e
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO21_MUX_SEL_PAD_GPIO21_MUX_SEL_VALUE_PORT_QSPIM0_SDIO3 \
  0x1f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO21_MUX_SEL_PAD_GPIO21_MUX_SEL_VALUE_PORT_QSPIS0_CSN \
  0x20
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO21_MUX_SEL_PAD_GPIO21_MUX_SEL_VALUE_PORT_QSPIS0_SCK \
  0x21
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO21_MUX_SEL_PAD_GPIO21_MUX_SEL_VALUE_PORT_QSPIS0_SDIO0 \
  0x22
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO21_MUX_SEL_PAD_GPIO21_MUX_SEL_VALUE_PORT_QSPIS0_SDIO1 \
  0x23
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO21_MUX_SEL_PAD_GPIO21_MUX_SEL_VALUE_PORT_QSPIS0_SDIO2 \
  0x24
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO21_MUX_SEL_PAD_GPIO21_MUX_SEL_VALUE_PORT_QSPIS0_SDIO3 \
  0x25
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO21_MUX_SEL_PAD_GPIO21_MUX_SEL_VALUE_PORT_UART0_RX \
  0x26
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO21_MUX_SEL_PAD_GPIO21_MUX_SEL_VALUE_PORT_UART0_TX \
  0x27

// Pad signal configuration.
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO22_CFG_REG_OFFSET 0xb0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO22_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO22_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO22_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO22_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO22_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO22_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO22_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO22_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO22_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO22_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO22_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio22. The programmed
// value defines which port
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO22_MUX_SEL_REG_OFFSET 0xb4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO22_MUX_SEL_PAD_GPIO22_MUX_SEL_MASK \
  0x3f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO22_MUX_SEL_PAD_GPIO22_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO22_MUX_SEL_PAD_GPIO22_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO22_MUX_SEL_PAD_GPIO22_MUX_SEL_MASK, .index = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO22_MUX_SEL_PAD_GPIO22_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO22_MUX_SEL_PAD_GPIO22_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO22_MUX_SEL_PAD_GPIO22_MUX_SEL_VALUE_PORT_CPI0_DATA0 \
  0x1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO22_MUX_SEL_PAD_GPIO22_MUX_SEL_VALUE_PORT_CPI0_DATA1 \
  0x2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO22_MUX_SEL_PAD_GPIO22_MUX_SEL_VALUE_PORT_CPI0_DATA2 \
  0x3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO22_MUX_SEL_PAD_GPIO22_MUX_SEL_VALUE_PORT_CPI0_DATA3 \
  0x4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO22_MUX_SEL_PAD_GPIO22_MUX_SEL_VALUE_PORT_CPI0_DATA4 \
  0x5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO22_MUX_SEL_PAD_GPIO22_MUX_SEL_VALUE_PORT_CPI0_DATA5 \
  0x6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO22_MUX_SEL_PAD_GPIO22_MUX_SEL_VALUE_PORT_CPI0_DATA6 \
  0x7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO22_MUX_SEL_PAD_GPIO22_MUX_SEL_VALUE_PORT_CPI0_DATA7 \
  0x8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO22_MUX_SEL_PAD_GPIO22_MUX_SEL_VALUE_PORT_CPI0_DATA8 \
  0x9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO22_MUX_SEL_PAD_GPIO22_MUX_SEL_VALUE_PORT_CPI0_DATA9 \
  0xa
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO22_MUX_SEL_PAD_GPIO22_MUX_SEL_VALUE_PORT_CPI0_HSYNC \
  0xb
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO22_MUX_SEL_PAD_GPIO22_MUX_SEL_VALUE_PORT_CPI0_PCLK \
  0xc
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO22_MUX_SEL_PAD_GPIO22_MUX_SEL_VALUE_PORT_CPI0_VSYNC \
  0xd
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO22_MUX_SEL_PAD_GPIO22_MUX_SEL_VALUE_PORT_GPIO_GPIO22 \
  0xe
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO22_MUX_SEL_PAD_GPIO22_MUX_SEL_VALUE_PORT_I2C0_SCL \
  0xf
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO22_MUX_SEL_PAD_GPIO22_MUX_SEL_VALUE_PORT_I2C0_SDA \
  0x10
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO22_MUX_SEL_PAD_GPIO22_MUX_SEL_VALUE_PORT_I3C0_PUC \
  0x11
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO22_MUX_SEL_PAD_GPIO22_MUX_SEL_VALUE_PORT_I3C0_SCL \
  0x12
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO22_MUX_SEL_PAD_GPIO22_MUX_SEL_VALUE_PORT_I3C0_SDA \
  0x13
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO22_MUX_SEL_PAD_GPIO22_MUX_SEL_VALUE_PORT_I3C1_PUC \
  0x14
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO22_MUX_SEL_PAD_GPIO22_MUX_SEL_VALUE_PORT_I3C1_SCL \
  0x15
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO22_MUX_SEL_PAD_GPIO22_MUX_SEL_VALUE_PORT_I3C1_SDA \
  0x16
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO22_MUX_SEL_PAD_GPIO22_MUX_SEL_VALUE_PORT_QSPIM0_CSN0 \
  0x17
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO22_MUX_SEL_PAD_GPIO22_MUX_SEL_VALUE_PORT_QSPIM0_CSN1 \
  0x18
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO22_MUX_SEL_PAD_GPIO22_MUX_SEL_VALUE_PORT_QSPIM0_CSN2 \
  0x19
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO22_MUX_SEL_PAD_GPIO22_MUX_SEL_VALUE_PORT_QSPIM0_CSN3 \
  0x1a
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO22_MUX_SEL_PAD_GPIO22_MUX_SEL_VALUE_PORT_QSPIM0_SCK \
  0x1b
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO22_MUX_SEL_PAD_GPIO22_MUX_SEL_VALUE_PORT_QSPIM0_SDIO0 \
  0x1c
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO22_MUX_SEL_PAD_GPIO22_MUX_SEL_VALUE_PORT_QSPIM0_SDIO1 \
  0x1d
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO22_MUX_SEL_PAD_GPIO22_MUX_SEL_VALUE_PORT_QSPIM0_SDIO2 \
  0x1e
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO22_MUX_SEL_PAD_GPIO22_MUX_SEL_VALUE_PORT_QSPIM0_SDIO3 \
  0x1f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO22_MUX_SEL_PAD_GPIO22_MUX_SEL_VALUE_PORT_QSPIS0_CSN \
  0x20
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO22_MUX_SEL_PAD_GPIO22_MUX_SEL_VALUE_PORT_QSPIS0_SCK \
  0x21
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO22_MUX_SEL_PAD_GPIO22_MUX_SEL_VALUE_PORT_QSPIS0_SDIO0 \
  0x22
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO22_MUX_SEL_PAD_GPIO22_MUX_SEL_VALUE_PORT_QSPIS0_SDIO1 \
  0x23
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO22_MUX_SEL_PAD_GPIO22_MUX_SEL_VALUE_PORT_QSPIS0_SDIO2 \
  0x24
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO22_MUX_SEL_PAD_GPIO22_MUX_SEL_VALUE_PORT_QSPIS0_SDIO3 \
  0x25
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO22_MUX_SEL_PAD_GPIO22_MUX_SEL_VALUE_PORT_UART0_RX \
  0x26
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO22_MUX_SEL_PAD_GPIO22_MUX_SEL_VALUE_PORT_UART0_TX \
  0x27

// Pad signal configuration.
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO23_CFG_REG_OFFSET 0xb8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO23_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO23_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO23_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO23_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO23_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO23_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO23_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO23_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO23_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO23_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO23_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio23. The programmed
// value defines which port
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO23_MUX_SEL_REG_OFFSET 0xbc
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO23_MUX_SEL_PAD_GPIO23_MUX_SEL_MASK \
  0x3f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO23_MUX_SEL_PAD_GPIO23_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO23_MUX_SEL_PAD_GPIO23_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO23_MUX_SEL_PAD_GPIO23_MUX_SEL_MASK, .index = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO23_MUX_SEL_PAD_GPIO23_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO23_MUX_SEL_PAD_GPIO23_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO23_MUX_SEL_PAD_GPIO23_MUX_SEL_VALUE_PORT_CPI0_DATA0 \
  0x1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO23_MUX_SEL_PAD_GPIO23_MUX_SEL_VALUE_PORT_CPI0_DATA1 \
  0x2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO23_MUX_SEL_PAD_GPIO23_MUX_SEL_VALUE_PORT_CPI0_DATA2 \
  0x3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO23_MUX_SEL_PAD_GPIO23_MUX_SEL_VALUE_PORT_CPI0_DATA3 \
  0x4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO23_MUX_SEL_PAD_GPIO23_MUX_SEL_VALUE_PORT_CPI0_DATA4 \
  0x5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO23_MUX_SEL_PAD_GPIO23_MUX_SEL_VALUE_PORT_CPI0_DATA5 \
  0x6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO23_MUX_SEL_PAD_GPIO23_MUX_SEL_VALUE_PORT_CPI0_DATA6 \
  0x7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO23_MUX_SEL_PAD_GPIO23_MUX_SEL_VALUE_PORT_CPI0_DATA7 \
  0x8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO23_MUX_SEL_PAD_GPIO23_MUX_SEL_VALUE_PORT_CPI0_DATA8 \
  0x9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO23_MUX_SEL_PAD_GPIO23_MUX_SEL_VALUE_PORT_CPI0_DATA9 \
  0xa
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO23_MUX_SEL_PAD_GPIO23_MUX_SEL_VALUE_PORT_CPI0_HSYNC \
  0xb
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO23_MUX_SEL_PAD_GPIO23_MUX_SEL_VALUE_PORT_CPI0_PCLK \
  0xc
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO23_MUX_SEL_PAD_GPIO23_MUX_SEL_VALUE_PORT_CPI0_VSYNC \
  0xd
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO23_MUX_SEL_PAD_GPIO23_MUX_SEL_VALUE_PORT_GPIO_GPIO23 \
  0xe
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO23_MUX_SEL_PAD_GPIO23_MUX_SEL_VALUE_PORT_I2C0_SCL \
  0xf
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO23_MUX_SEL_PAD_GPIO23_MUX_SEL_VALUE_PORT_I2C0_SDA \
  0x10
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO23_MUX_SEL_PAD_GPIO23_MUX_SEL_VALUE_PORT_I3C0_PUC \
  0x11
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO23_MUX_SEL_PAD_GPIO23_MUX_SEL_VALUE_PORT_I3C0_SCL \
  0x12
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO23_MUX_SEL_PAD_GPIO23_MUX_SEL_VALUE_PORT_I3C0_SDA \
  0x13
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO23_MUX_SEL_PAD_GPIO23_MUX_SEL_VALUE_PORT_I3C1_PUC \
  0x14
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO23_MUX_SEL_PAD_GPIO23_MUX_SEL_VALUE_PORT_I3C1_SCL \
  0x15
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO23_MUX_SEL_PAD_GPIO23_MUX_SEL_VALUE_PORT_I3C1_SDA \
  0x16
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO23_MUX_SEL_PAD_GPIO23_MUX_SEL_VALUE_PORT_QSPIM0_CSN0 \
  0x17
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO23_MUX_SEL_PAD_GPIO23_MUX_SEL_VALUE_PORT_QSPIM0_CSN1 \
  0x18
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO23_MUX_SEL_PAD_GPIO23_MUX_SEL_VALUE_PORT_QSPIM0_CSN2 \
  0x19
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO23_MUX_SEL_PAD_GPIO23_MUX_SEL_VALUE_PORT_QSPIM0_CSN3 \
  0x1a
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO23_MUX_SEL_PAD_GPIO23_MUX_SEL_VALUE_PORT_QSPIM0_SCK \
  0x1b
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO23_MUX_SEL_PAD_GPIO23_MUX_SEL_VALUE_PORT_QSPIM0_SDIO0 \
  0x1c
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO23_MUX_SEL_PAD_GPIO23_MUX_SEL_VALUE_PORT_QSPIM0_SDIO1 \
  0x1d
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO23_MUX_SEL_PAD_GPIO23_MUX_SEL_VALUE_PORT_QSPIM0_SDIO2 \
  0x1e
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO23_MUX_SEL_PAD_GPIO23_MUX_SEL_VALUE_PORT_QSPIM0_SDIO3 \
  0x1f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO23_MUX_SEL_PAD_GPIO23_MUX_SEL_VALUE_PORT_QSPIS0_CSN \
  0x20
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO23_MUX_SEL_PAD_GPIO23_MUX_SEL_VALUE_PORT_QSPIS0_SCK \
  0x21
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO23_MUX_SEL_PAD_GPIO23_MUX_SEL_VALUE_PORT_QSPIS0_SDIO0 \
  0x22
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO23_MUX_SEL_PAD_GPIO23_MUX_SEL_VALUE_PORT_QSPIS0_SDIO1 \
  0x23
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO23_MUX_SEL_PAD_GPIO23_MUX_SEL_VALUE_PORT_QSPIS0_SDIO2 \
  0x24
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO23_MUX_SEL_PAD_GPIO23_MUX_SEL_VALUE_PORT_QSPIS0_SDIO3 \
  0x25
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO23_MUX_SEL_PAD_GPIO23_MUX_SEL_VALUE_PORT_UART0_RX \
  0x26
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO23_MUX_SEL_PAD_GPIO23_MUX_SEL_VALUE_PORT_UART0_TX \
  0x27

// Pad signal configuration.
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO24_CFG_REG_OFFSET 0xc0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO24_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO24_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO24_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO24_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO24_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO24_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO24_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO24_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO24_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO24_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO24_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio24. The programmed
// value defines which port
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO24_MUX_SEL_REG_OFFSET 0xc4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO24_MUX_SEL_PAD_GPIO24_MUX_SEL_MASK \
  0x3f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO24_MUX_SEL_PAD_GPIO24_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO24_MUX_SEL_PAD_GPIO24_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO24_MUX_SEL_PAD_GPIO24_MUX_SEL_MASK, .index = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO24_MUX_SEL_PAD_GPIO24_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO24_MUX_SEL_PAD_GPIO24_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO24_MUX_SEL_PAD_GPIO24_MUX_SEL_VALUE_PORT_CPI0_DATA0 \
  0x1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO24_MUX_SEL_PAD_GPIO24_MUX_SEL_VALUE_PORT_CPI0_DATA1 \
  0x2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO24_MUX_SEL_PAD_GPIO24_MUX_SEL_VALUE_PORT_CPI0_DATA2 \
  0x3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO24_MUX_SEL_PAD_GPIO24_MUX_SEL_VALUE_PORT_CPI0_DATA3 \
  0x4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO24_MUX_SEL_PAD_GPIO24_MUX_SEL_VALUE_PORT_CPI0_DATA4 \
  0x5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO24_MUX_SEL_PAD_GPIO24_MUX_SEL_VALUE_PORT_CPI0_DATA5 \
  0x6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO24_MUX_SEL_PAD_GPIO24_MUX_SEL_VALUE_PORT_CPI0_DATA6 \
  0x7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO24_MUX_SEL_PAD_GPIO24_MUX_SEL_VALUE_PORT_CPI0_DATA7 \
  0x8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO24_MUX_SEL_PAD_GPIO24_MUX_SEL_VALUE_PORT_CPI0_DATA8 \
  0x9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO24_MUX_SEL_PAD_GPIO24_MUX_SEL_VALUE_PORT_CPI0_DATA9 \
  0xa
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO24_MUX_SEL_PAD_GPIO24_MUX_SEL_VALUE_PORT_CPI0_HSYNC \
  0xb
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO24_MUX_SEL_PAD_GPIO24_MUX_SEL_VALUE_PORT_CPI0_PCLK \
  0xc
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO24_MUX_SEL_PAD_GPIO24_MUX_SEL_VALUE_PORT_CPI0_VSYNC \
  0xd
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO24_MUX_SEL_PAD_GPIO24_MUX_SEL_VALUE_PORT_GPIO_GPIO24 \
  0xe
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO24_MUX_SEL_PAD_GPIO24_MUX_SEL_VALUE_PORT_I2C0_SCL \
  0xf
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO24_MUX_SEL_PAD_GPIO24_MUX_SEL_VALUE_PORT_I2C0_SDA \
  0x10
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO24_MUX_SEL_PAD_GPIO24_MUX_SEL_VALUE_PORT_I3C0_PUC \
  0x11
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO24_MUX_SEL_PAD_GPIO24_MUX_SEL_VALUE_PORT_I3C0_SCL \
  0x12
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO24_MUX_SEL_PAD_GPIO24_MUX_SEL_VALUE_PORT_I3C0_SDA \
  0x13
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO24_MUX_SEL_PAD_GPIO24_MUX_SEL_VALUE_PORT_I3C1_PUC \
  0x14
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO24_MUX_SEL_PAD_GPIO24_MUX_SEL_VALUE_PORT_I3C1_SCL \
  0x15
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO24_MUX_SEL_PAD_GPIO24_MUX_SEL_VALUE_PORT_I3C1_SDA \
  0x16
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO24_MUX_SEL_PAD_GPIO24_MUX_SEL_VALUE_PORT_QSPIM0_CSN0 \
  0x17
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO24_MUX_SEL_PAD_GPIO24_MUX_SEL_VALUE_PORT_QSPIM0_CSN1 \
  0x18
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO24_MUX_SEL_PAD_GPIO24_MUX_SEL_VALUE_PORT_QSPIM0_CSN2 \
  0x19
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO24_MUX_SEL_PAD_GPIO24_MUX_SEL_VALUE_PORT_QSPIM0_CSN3 \
  0x1a
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO24_MUX_SEL_PAD_GPIO24_MUX_SEL_VALUE_PORT_QSPIM0_SCK \
  0x1b
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO24_MUX_SEL_PAD_GPIO24_MUX_SEL_VALUE_PORT_QSPIM0_SDIO0 \
  0x1c
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO24_MUX_SEL_PAD_GPIO24_MUX_SEL_VALUE_PORT_QSPIM0_SDIO1 \
  0x1d
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO24_MUX_SEL_PAD_GPIO24_MUX_SEL_VALUE_PORT_QSPIM0_SDIO2 \
  0x1e
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO24_MUX_SEL_PAD_GPIO24_MUX_SEL_VALUE_PORT_QSPIM0_SDIO3 \
  0x1f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO24_MUX_SEL_PAD_GPIO24_MUX_SEL_VALUE_PORT_QSPIS0_CSN \
  0x20
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO24_MUX_SEL_PAD_GPIO24_MUX_SEL_VALUE_PORT_QSPIS0_SCK \
  0x21
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO24_MUX_SEL_PAD_GPIO24_MUX_SEL_VALUE_PORT_QSPIS0_SDIO0 \
  0x22
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO24_MUX_SEL_PAD_GPIO24_MUX_SEL_VALUE_PORT_QSPIS0_SDIO1 \
  0x23
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO24_MUX_SEL_PAD_GPIO24_MUX_SEL_VALUE_PORT_QSPIS0_SDIO2 \
  0x24
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO24_MUX_SEL_PAD_GPIO24_MUX_SEL_VALUE_PORT_QSPIS0_SDIO3 \
  0x25
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO24_MUX_SEL_PAD_GPIO24_MUX_SEL_VALUE_PORT_UART0_RX \
  0x26
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO24_MUX_SEL_PAD_GPIO24_MUX_SEL_VALUE_PORT_UART0_TX \
  0x27

// Pad signal configuration.
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO25_CFG_REG_OFFSET 0xc8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO25_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO25_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO25_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO25_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO25_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO25_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO25_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO25_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO25_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO25_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO25_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio25. The programmed
// value defines which port
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO25_MUX_SEL_REG_OFFSET 0xcc
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO25_MUX_SEL_PAD_GPIO25_MUX_SEL_MASK \
  0x3f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO25_MUX_SEL_PAD_GPIO25_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO25_MUX_SEL_PAD_GPIO25_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO25_MUX_SEL_PAD_GPIO25_MUX_SEL_MASK, .index = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO25_MUX_SEL_PAD_GPIO25_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO25_MUX_SEL_PAD_GPIO25_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO25_MUX_SEL_PAD_GPIO25_MUX_SEL_VALUE_PORT_CPI0_DATA0 \
  0x1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO25_MUX_SEL_PAD_GPIO25_MUX_SEL_VALUE_PORT_CPI0_DATA1 \
  0x2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO25_MUX_SEL_PAD_GPIO25_MUX_SEL_VALUE_PORT_CPI0_DATA2 \
  0x3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO25_MUX_SEL_PAD_GPIO25_MUX_SEL_VALUE_PORT_CPI0_DATA3 \
  0x4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO25_MUX_SEL_PAD_GPIO25_MUX_SEL_VALUE_PORT_CPI0_DATA4 \
  0x5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO25_MUX_SEL_PAD_GPIO25_MUX_SEL_VALUE_PORT_CPI0_DATA5 \
  0x6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO25_MUX_SEL_PAD_GPIO25_MUX_SEL_VALUE_PORT_CPI0_DATA6 \
  0x7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO25_MUX_SEL_PAD_GPIO25_MUX_SEL_VALUE_PORT_CPI0_DATA7 \
  0x8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO25_MUX_SEL_PAD_GPIO25_MUX_SEL_VALUE_PORT_CPI0_DATA8 \
  0x9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO25_MUX_SEL_PAD_GPIO25_MUX_SEL_VALUE_PORT_CPI0_DATA9 \
  0xa
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO25_MUX_SEL_PAD_GPIO25_MUX_SEL_VALUE_PORT_CPI0_HSYNC \
  0xb
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO25_MUX_SEL_PAD_GPIO25_MUX_SEL_VALUE_PORT_CPI0_PCLK \
  0xc
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO25_MUX_SEL_PAD_GPIO25_MUX_SEL_VALUE_PORT_CPI0_VSYNC \
  0xd
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO25_MUX_SEL_PAD_GPIO25_MUX_SEL_VALUE_PORT_GPIO_GPIO25 \
  0xe
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO25_MUX_SEL_PAD_GPIO25_MUX_SEL_VALUE_PORT_I2C0_SCL \
  0xf
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO25_MUX_SEL_PAD_GPIO25_MUX_SEL_VALUE_PORT_I2C0_SDA \
  0x10
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO25_MUX_SEL_PAD_GPIO25_MUX_SEL_VALUE_PORT_I3C0_PUC \
  0x11
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO25_MUX_SEL_PAD_GPIO25_MUX_SEL_VALUE_PORT_I3C0_SCL \
  0x12
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO25_MUX_SEL_PAD_GPIO25_MUX_SEL_VALUE_PORT_I3C0_SDA \
  0x13
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO25_MUX_SEL_PAD_GPIO25_MUX_SEL_VALUE_PORT_I3C1_PUC \
  0x14
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO25_MUX_SEL_PAD_GPIO25_MUX_SEL_VALUE_PORT_I3C1_SCL \
  0x15
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO25_MUX_SEL_PAD_GPIO25_MUX_SEL_VALUE_PORT_I3C1_SDA \
  0x16
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO25_MUX_SEL_PAD_GPIO25_MUX_SEL_VALUE_PORT_QSPIM0_CSN0 \
  0x17
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO25_MUX_SEL_PAD_GPIO25_MUX_SEL_VALUE_PORT_QSPIM0_CSN1 \
  0x18
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO25_MUX_SEL_PAD_GPIO25_MUX_SEL_VALUE_PORT_QSPIM0_CSN2 \
  0x19
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO25_MUX_SEL_PAD_GPIO25_MUX_SEL_VALUE_PORT_QSPIM0_CSN3 \
  0x1a
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO25_MUX_SEL_PAD_GPIO25_MUX_SEL_VALUE_PORT_QSPIM0_SCK \
  0x1b
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO25_MUX_SEL_PAD_GPIO25_MUX_SEL_VALUE_PORT_QSPIM0_SDIO0 \
  0x1c
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO25_MUX_SEL_PAD_GPIO25_MUX_SEL_VALUE_PORT_QSPIM0_SDIO1 \
  0x1d
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO25_MUX_SEL_PAD_GPIO25_MUX_SEL_VALUE_PORT_QSPIM0_SDIO2 \
  0x1e
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO25_MUX_SEL_PAD_GPIO25_MUX_SEL_VALUE_PORT_QSPIM0_SDIO3 \
  0x1f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO25_MUX_SEL_PAD_GPIO25_MUX_SEL_VALUE_PORT_QSPIS0_CSN \
  0x20
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO25_MUX_SEL_PAD_GPIO25_MUX_SEL_VALUE_PORT_QSPIS0_SCK \
  0x21
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO25_MUX_SEL_PAD_GPIO25_MUX_SEL_VALUE_PORT_QSPIS0_SDIO0 \
  0x22
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO25_MUX_SEL_PAD_GPIO25_MUX_SEL_VALUE_PORT_QSPIS0_SDIO1 \
  0x23
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO25_MUX_SEL_PAD_GPIO25_MUX_SEL_VALUE_PORT_QSPIS0_SDIO2 \
  0x24
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO25_MUX_SEL_PAD_GPIO25_MUX_SEL_VALUE_PORT_QSPIS0_SDIO3 \
  0x25
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO25_MUX_SEL_PAD_GPIO25_MUX_SEL_VALUE_PORT_UART0_RX \
  0x26
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO25_MUX_SEL_PAD_GPIO25_MUX_SEL_VALUE_PORT_UART0_TX \
  0x27

// Pad signal configuration.
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO26_CFG_REG_OFFSET 0xd0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO26_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO26_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO26_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO26_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO26_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO26_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO26_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO26_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO26_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO26_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO26_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio26. The programmed
// value defines which port
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO26_MUX_SEL_REG_OFFSET 0xd4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO26_MUX_SEL_PAD_GPIO26_MUX_SEL_MASK \
  0x3f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO26_MUX_SEL_PAD_GPIO26_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO26_MUX_SEL_PAD_GPIO26_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO26_MUX_SEL_PAD_GPIO26_MUX_SEL_MASK, .index = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO26_MUX_SEL_PAD_GPIO26_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO26_MUX_SEL_PAD_GPIO26_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO26_MUX_SEL_PAD_GPIO26_MUX_SEL_VALUE_PORT_CPI0_DATA0 \
  0x1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO26_MUX_SEL_PAD_GPIO26_MUX_SEL_VALUE_PORT_CPI0_DATA1 \
  0x2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO26_MUX_SEL_PAD_GPIO26_MUX_SEL_VALUE_PORT_CPI0_DATA2 \
  0x3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO26_MUX_SEL_PAD_GPIO26_MUX_SEL_VALUE_PORT_CPI0_DATA3 \
  0x4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO26_MUX_SEL_PAD_GPIO26_MUX_SEL_VALUE_PORT_CPI0_DATA4 \
  0x5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO26_MUX_SEL_PAD_GPIO26_MUX_SEL_VALUE_PORT_CPI0_DATA5 \
  0x6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO26_MUX_SEL_PAD_GPIO26_MUX_SEL_VALUE_PORT_CPI0_DATA6 \
  0x7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO26_MUX_SEL_PAD_GPIO26_MUX_SEL_VALUE_PORT_CPI0_DATA7 \
  0x8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO26_MUX_SEL_PAD_GPIO26_MUX_SEL_VALUE_PORT_CPI0_DATA8 \
  0x9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO26_MUX_SEL_PAD_GPIO26_MUX_SEL_VALUE_PORT_CPI0_DATA9 \
  0xa
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO26_MUX_SEL_PAD_GPIO26_MUX_SEL_VALUE_PORT_CPI0_HSYNC \
  0xb
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO26_MUX_SEL_PAD_GPIO26_MUX_SEL_VALUE_PORT_CPI0_PCLK \
  0xc
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO26_MUX_SEL_PAD_GPIO26_MUX_SEL_VALUE_PORT_CPI0_VSYNC \
  0xd
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO26_MUX_SEL_PAD_GPIO26_MUX_SEL_VALUE_PORT_GPIO_GPIO26 \
  0xe
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO26_MUX_SEL_PAD_GPIO26_MUX_SEL_VALUE_PORT_I2C0_SCL \
  0xf
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO26_MUX_SEL_PAD_GPIO26_MUX_SEL_VALUE_PORT_I2C0_SDA \
  0x10
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO26_MUX_SEL_PAD_GPIO26_MUX_SEL_VALUE_PORT_I3C0_PUC \
  0x11
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO26_MUX_SEL_PAD_GPIO26_MUX_SEL_VALUE_PORT_I3C0_SCL \
  0x12
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO26_MUX_SEL_PAD_GPIO26_MUX_SEL_VALUE_PORT_I3C0_SDA \
  0x13
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO26_MUX_SEL_PAD_GPIO26_MUX_SEL_VALUE_PORT_I3C1_PUC \
  0x14
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO26_MUX_SEL_PAD_GPIO26_MUX_SEL_VALUE_PORT_I3C1_SCL \
  0x15
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO26_MUX_SEL_PAD_GPIO26_MUX_SEL_VALUE_PORT_I3C1_SDA \
  0x16
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO26_MUX_SEL_PAD_GPIO26_MUX_SEL_VALUE_PORT_QSPIM0_CSN0 \
  0x17
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO26_MUX_SEL_PAD_GPIO26_MUX_SEL_VALUE_PORT_QSPIM0_CSN1 \
  0x18
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO26_MUX_SEL_PAD_GPIO26_MUX_SEL_VALUE_PORT_QSPIM0_CSN2 \
  0x19
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO26_MUX_SEL_PAD_GPIO26_MUX_SEL_VALUE_PORT_QSPIM0_CSN3 \
  0x1a
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO26_MUX_SEL_PAD_GPIO26_MUX_SEL_VALUE_PORT_QSPIM0_SCK \
  0x1b
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO26_MUX_SEL_PAD_GPIO26_MUX_SEL_VALUE_PORT_QSPIM0_SDIO0 \
  0x1c
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO26_MUX_SEL_PAD_GPIO26_MUX_SEL_VALUE_PORT_QSPIM0_SDIO1 \
  0x1d
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO26_MUX_SEL_PAD_GPIO26_MUX_SEL_VALUE_PORT_QSPIM0_SDIO2 \
  0x1e
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO26_MUX_SEL_PAD_GPIO26_MUX_SEL_VALUE_PORT_QSPIM0_SDIO3 \
  0x1f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO26_MUX_SEL_PAD_GPIO26_MUX_SEL_VALUE_PORT_QSPIS0_CSN \
  0x20
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO26_MUX_SEL_PAD_GPIO26_MUX_SEL_VALUE_PORT_QSPIS0_SCK \
  0x21
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO26_MUX_SEL_PAD_GPIO26_MUX_SEL_VALUE_PORT_QSPIS0_SDIO0 \
  0x22
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO26_MUX_SEL_PAD_GPIO26_MUX_SEL_VALUE_PORT_QSPIS0_SDIO1 \
  0x23
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO26_MUX_SEL_PAD_GPIO26_MUX_SEL_VALUE_PORT_QSPIS0_SDIO2 \
  0x24
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO26_MUX_SEL_PAD_GPIO26_MUX_SEL_VALUE_PORT_QSPIS0_SDIO3 \
  0x25
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO26_MUX_SEL_PAD_GPIO26_MUX_SEL_VALUE_PORT_UART0_RX \
  0x26
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO26_MUX_SEL_PAD_GPIO26_MUX_SEL_VALUE_PORT_UART0_TX \
  0x27

// Pad signal configuration.
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO27_CFG_REG_OFFSET 0xd8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO27_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO27_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO27_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO27_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO27_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO27_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO27_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO27_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO27_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO27_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO27_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio27. The programmed
// value defines which port
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO27_MUX_SEL_REG_OFFSET 0xdc
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO27_MUX_SEL_PAD_GPIO27_MUX_SEL_MASK \
  0x3f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO27_MUX_SEL_PAD_GPIO27_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO27_MUX_SEL_PAD_GPIO27_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO27_MUX_SEL_PAD_GPIO27_MUX_SEL_MASK, .index = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO27_MUX_SEL_PAD_GPIO27_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO27_MUX_SEL_PAD_GPIO27_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO27_MUX_SEL_PAD_GPIO27_MUX_SEL_VALUE_PORT_CPI0_DATA0 \
  0x1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO27_MUX_SEL_PAD_GPIO27_MUX_SEL_VALUE_PORT_CPI0_DATA1 \
  0x2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO27_MUX_SEL_PAD_GPIO27_MUX_SEL_VALUE_PORT_CPI0_DATA2 \
  0x3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO27_MUX_SEL_PAD_GPIO27_MUX_SEL_VALUE_PORT_CPI0_DATA3 \
  0x4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO27_MUX_SEL_PAD_GPIO27_MUX_SEL_VALUE_PORT_CPI0_DATA4 \
  0x5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO27_MUX_SEL_PAD_GPIO27_MUX_SEL_VALUE_PORT_CPI0_DATA5 \
  0x6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO27_MUX_SEL_PAD_GPIO27_MUX_SEL_VALUE_PORT_CPI0_DATA6 \
  0x7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO27_MUX_SEL_PAD_GPIO27_MUX_SEL_VALUE_PORT_CPI0_DATA7 \
  0x8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO27_MUX_SEL_PAD_GPIO27_MUX_SEL_VALUE_PORT_CPI0_DATA8 \
  0x9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO27_MUX_SEL_PAD_GPIO27_MUX_SEL_VALUE_PORT_CPI0_DATA9 \
  0xa
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO27_MUX_SEL_PAD_GPIO27_MUX_SEL_VALUE_PORT_CPI0_HSYNC \
  0xb
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO27_MUX_SEL_PAD_GPIO27_MUX_SEL_VALUE_PORT_CPI0_PCLK \
  0xc
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO27_MUX_SEL_PAD_GPIO27_MUX_SEL_VALUE_PORT_CPI0_VSYNC \
  0xd
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO27_MUX_SEL_PAD_GPIO27_MUX_SEL_VALUE_PORT_GPIO_GPIO27 \
  0xe
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO27_MUX_SEL_PAD_GPIO27_MUX_SEL_VALUE_PORT_I2C0_SCL \
  0xf
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO27_MUX_SEL_PAD_GPIO27_MUX_SEL_VALUE_PORT_I2C0_SDA \
  0x10
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO27_MUX_SEL_PAD_GPIO27_MUX_SEL_VALUE_PORT_I3C0_PUC \
  0x11
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO27_MUX_SEL_PAD_GPIO27_MUX_SEL_VALUE_PORT_I3C0_SCL \
  0x12
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO27_MUX_SEL_PAD_GPIO27_MUX_SEL_VALUE_PORT_I3C0_SDA \
  0x13
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO27_MUX_SEL_PAD_GPIO27_MUX_SEL_VALUE_PORT_I3C1_PUC \
  0x14
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO27_MUX_SEL_PAD_GPIO27_MUX_SEL_VALUE_PORT_I3C1_SCL \
  0x15
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO27_MUX_SEL_PAD_GPIO27_MUX_SEL_VALUE_PORT_I3C1_SDA \
  0x16
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO27_MUX_SEL_PAD_GPIO27_MUX_SEL_VALUE_PORT_QSPIM0_CSN0 \
  0x17
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO27_MUX_SEL_PAD_GPIO27_MUX_SEL_VALUE_PORT_QSPIM0_CSN1 \
  0x18
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO27_MUX_SEL_PAD_GPIO27_MUX_SEL_VALUE_PORT_QSPIM0_CSN2 \
  0x19
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO27_MUX_SEL_PAD_GPIO27_MUX_SEL_VALUE_PORT_QSPIM0_CSN3 \
  0x1a
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO27_MUX_SEL_PAD_GPIO27_MUX_SEL_VALUE_PORT_QSPIM0_SCK \
  0x1b
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO27_MUX_SEL_PAD_GPIO27_MUX_SEL_VALUE_PORT_QSPIM0_SDIO0 \
  0x1c
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO27_MUX_SEL_PAD_GPIO27_MUX_SEL_VALUE_PORT_QSPIM0_SDIO1 \
  0x1d
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO27_MUX_SEL_PAD_GPIO27_MUX_SEL_VALUE_PORT_QSPIM0_SDIO2 \
  0x1e
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO27_MUX_SEL_PAD_GPIO27_MUX_SEL_VALUE_PORT_QSPIM0_SDIO3 \
  0x1f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO27_MUX_SEL_PAD_GPIO27_MUX_SEL_VALUE_PORT_QSPIS0_CSN \
  0x20
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO27_MUX_SEL_PAD_GPIO27_MUX_SEL_VALUE_PORT_QSPIS0_SCK \
  0x21
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO27_MUX_SEL_PAD_GPIO27_MUX_SEL_VALUE_PORT_QSPIS0_SDIO0 \
  0x22
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO27_MUX_SEL_PAD_GPIO27_MUX_SEL_VALUE_PORT_QSPIS0_SDIO1 \
  0x23
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO27_MUX_SEL_PAD_GPIO27_MUX_SEL_VALUE_PORT_QSPIS0_SDIO2 \
  0x24
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO27_MUX_SEL_PAD_GPIO27_MUX_SEL_VALUE_PORT_QSPIS0_SDIO3 \
  0x25
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO27_MUX_SEL_PAD_GPIO27_MUX_SEL_VALUE_PORT_UART0_RX \
  0x26
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO27_MUX_SEL_PAD_GPIO27_MUX_SEL_VALUE_PORT_UART0_TX \
  0x27

// Pad signal configuration.
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO28_CFG_REG_OFFSET 0xe0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO28_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO28_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO28_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO28_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO28_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO28_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO28_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO28_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO28_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO28_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO28_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio28. The programmed
// value defines which port
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO28_MUX_SEL_REG_OFFSET 0xe4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO28_MUX_SEL_PAD_GPIO28_MUX_SEL_MASK \
  0x3f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO28_MUX_SEL_PAD_GPIO28_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO28_MUX_SEL_PAD_GPIO28_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO28_MUX_SEL_PAD_GPIO28_MUX_SEL_MASK, .index = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO28_MUX_SEL_PAD_GPIO28_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO28_MUX_SEL_PAD_GPIO28_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO28_MUX_SEL_PAD_GPIO28_MUX_SEL_VALUE_PORT_CPI0_DATA0 \
  0x1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO28_MUX_SEL_PAD_GPIO28_MUX_SEL_VALUE_PORT_CPI0_DATA1 \
  0x2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO28_MUX_SEL_PAD_GPIO28_MUX_SEL_VALUE_PORT_CPI0_DATA2 \
  0x3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO28_MUX_SEL_PAD_GPIO28_MUX_SEL_VALUE_PORT_CPI0_DATA3 \
  0x4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO28_MUX_SEL_PAD_GPIO28_MUX_SEL_VALUE_PORT_CPI0_DATA4 \
  0x5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO28_MUX_SEL_PAD_GPIO28_MUX_SEL_VALUE_PORT_CPI0_DATA5 \
  0x6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO28_MUX_SEL_PAD_GPIO28_MUX_SEL_VALUE_PORT_CPI0_DATA6 \
  0x7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO28_MUX_SEL_PAD_GPIO28_MUX_SEL_VALUE_PORT_CPI0_DATA7 \
  0x8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO28_MUX_SEL_PAD_GPIO28_MUX_SEL_VALUE_PORT_CPI0_DATA8 \
  0x9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO28_MUX_SEL_PAD_GPIO28_MUX_SEL_VALUE_PORT_CPI0_DATA9 \
  0xa
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO28_MUX_SEL_PAD_GPIO28_MUX_SEL_VALUE_PORT_CPI0_HSYNC \
  0xb
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO28_MUX_SEL_PAD_GPIO28_MUX_SEL_VALUE_PORT_CPI0_PCLK \
  0xc
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO28_MUX_SEL_PAD_GPIO28_MUX_SEL_VALUE_PORT_CPI0_VSYNC \
  0xd
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO28_MUX_SEL_PAD_GPIO28_MUX_SEL_VALUE_PORT_GPIO_GPIO28 \
  0xe
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO28_MUX_SEL_PAD_GPIO28_MUX_SEL_VALUE_PORT_I2C0_SCL \
  0xf
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO28_MUX_SEL_PAD_GPIO28_MUX_SEL_VALUE_PORT_I2C0_SDA \
  0x10
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO28_MUX_SEL_PAD_GPIO28_MUX_SEL_VALUE_PORT_I3C0_PUC \
  0x11
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO28_MUX_SEL_PAD_GPIO28_MUX_SEL_VALUE_PORT_I3C0_SCL \
  0x12
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO28_MUX_SEL_PAD_GPIO28_MUX_SEL_VALUE_PORT_I3C0_SDA \
  0x13
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO28_MUX_SEL_PAD_GPIO28_MUX_SEL_VALUE_PORT_I3C1_PUC \
  0x14
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO28_MUX_SEL_PAD_GPIO28_MUX_SEL_VALUE_PORT_I3C1_SCL \
  0x15
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO28_MUX_SEL_PAD_GPIO28_MUX_SEL_VALUE_PORT_I3C1_SDA \
  0x16
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO28_MUX_SEL_PAD_GPIO28_MUX_SEL_VALUE_PORT_QSPIM0_CSN0 \
  0x17
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO28_MUX_SEL_PAD_GPIO28_MUX_SEL_VALUE_PORT_QSPIM0_CSN1 \
  0x18
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO28_MUX_SEL_PAD_GPIO28_MUX_SEL_VALUE_PORT_QSPIM0_CSN2 \
  0x19
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO28_MUX_SEL_PAD_GPIO28_MUX_SEL_VALUE_PORT_QSPIM0_CSN3 \
  0x1a
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO28_MUX_SEL_PAD_GPIO28_MUX_SEL_VALUE_PORT_QSPIM0_SCK \
  0x1b
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO28_MUX_SEL_PAD_GPIO28_MUX_SEL_VALUE_PORT_QSPIM0_SDIO0 \
  0x1c
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO28_MUX_SEL_PAD_GPIO28_MUX_SEL_VALUE_PORT_QSPIM0_SDIO1 \
  0x1d
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO28_MUX_SEL_PAD_GPIO28_MUX_SEL_VALUE_PORT_QSPIM0_SDIO2 \
  0x1e
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO28_MUX_SEL_PAD_GPIO28_MUX_SEL_VALUE_PORT_QSPIM0_SDIO3 \
  0x1f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO28_MUX_SEL_PAD_GPIO28_MUX_SEL_VALUE_PORT_QSPIS0_CSN \
  0x20
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO28_MUX_SEL_PAD_GPIO28_MUX_SEL_VALUE_PORT_QSPIS0_SCK \
  0x21
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO28_MUX_SEL_PAD_GPIO28_MUX_SEL_VALUE_PORT_QSPIS0_SDIO0 \
  0x22
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO28_MUX_SEL_PAD_GPIO28_MUX_SEL_VALUE_PORT_QSPIS0_SDIO1 \
  0x23
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO28_MUX_SEL_PAD_GPIO28_MUX_SEL_VALUE_PORT_QSPIS0_SDIO2 \
  0x24
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO28_MUX_SEL_PAD_GPIO28_MUX_SEL_VALUE_PORT_QSPIS0_SDIO3 \
  0x25
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO28_MUX_SEL_PAD_GPIO28_MUX_SEL_VALUE_PORT_UART0_RX \
  0x26
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO28_MUX_SEL_PAD_GPIO28_MUX_SEL_VALUE_PORT_UART0_TX \
  0x27

// Pad signal configuration.
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO29_CFG_REG_OFFSET 0xe8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO29_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO29_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO29_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO29_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO29_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO29_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO29_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO29_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO29_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO29_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO29_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio29. The programmed
// value defines which port
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO29_MUX_SEL_REG_OFFSET 0xec
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO29_MUX_SEL_PAD_GPIO29_MUX_SEL_MASK \
  0x3f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO29_MUX_SEL_PAD_GPIO29_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO29_MUX_SEL_PAD_GPIO29_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO29_MUX_SEL_PAD_GPIO29_MUX_SEL_MASK, .index = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO29_MUX_SEL_PAD_GPIO29_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO29_MUX_SEL_PAD_GPIO29_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO29_MUX_SEL_PAD_GPIO29_MUX_SEL_VALUE_PORT_CPI0_DATA0 \
  0x1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO29_MUX_SEL_PAD_GPIO29_MUX_SEL_VALUE_PORT_CPI0_DATA1 \
  0x2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO29_MUX_SEL_PAD_GPIO29_MUX_SEL_VALUE_PORT_CPI0_DATA2 \
  0x3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO29_MUX_SEL_PAD_GPIO29_MUX_SEL_VALUE_PORT_CPI0_DATA3 \
  0x4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO29_MUX_SEL_PAD_GPIO29_MUX_SEL_VALUE_PORT_CPI0_DATA4 \
  0x5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO29_MUX_SEL_PAD_GPIO29_MUX_SEL_VALUE_PORT_CPI0_DATA5 \
  0x6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO29_MUX_SEL_PAD_GPIO29_MUX_SEL_VALUE_PORT_CPI0_DATA6 \
  0x7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO29_MUX_SEL_PAD_GPIO29_MUX_SEL_VALUE_PORT_CPI0_DATA7 \
  0x8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO29_MUX_SEL_PAD_GPIO29_MUX_SEL_VALUE_PORT_CPI0_DATA8 \
  0x9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO29_MUX_SEL_PAD_GPIO29_MUX_SEL_VALUE_PORT_CPI0_DATA9 \
  0xa
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO29_MUX_SEL_PAD_GPIO29_MUX_SEL_VALUE_PORT_CPI0_HSYNC \
  0xb
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO29_MUX_SEL_PAD_GPIO29_MUX_SEL_VALUE_PORT_CPI0_PCLK \
  0xc
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO29_MUX_SEL_PAD_GPIO29_MUX_SEL_VALUE_PORT_CPI0_VSYNC \
  0xd
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO29_MUX_SEL_PAD_GPIO29_MUX_SEL_VALUE_PORT_GPIO_GPIO29 \
  0xe
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO29_MUX_SEL_PAD_GPIO29_MUX_SEL_VALUE_PORT_I2C0_SCL \
  0xf
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO29_MUX_SEL_PAD_GPIO29_MUX_SEL_VALUE_PORT_I2C0_SDA \
  0x10
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO29_MUX_SEL_PAD_GPIO29_MUX_SEL_VALUE_PORT_I3C0_PUC \
  0x11
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO29_MUX_SEL_PAD_GPIO29_MUX_SEL_VALUE_PORT_I3C0_SCL \
  0x12
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO29_MUX_SEL_PAD_GPIO29_MUX_SEL_VALUE_PORT_I3C0_SDA \
  0x13
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO29_MUX_SEL_PAD_GPIO29_MUX_SEL_VALUE_PORT_I3C1_PUC \
  0x14
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO29_MUX_SEL_PAD_GPIO29_MUX_SEL_VALUE_PORT_I3C1_SCL \
  0x15
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO29_MUX_SEL_PAD_GPIO29_MUX_SEL_VALUE_PORT_I3C1_SDA \
  0x16
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO29_MUX_SEL_PAD_GPIO29_MUX_SEL_VALUE_PORT_QSPIM0_CSN0 \
  0x17
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO29_MUX_SEL_PAD_GPIO29_MUX_SEL_VALUE_PORT_QSPIM0_CSN1 \
  0x18
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO29_MUX_SEL_PAD_GPIO29_MUX_SEL_VALUE_PORT_QSPIM0_CSN2 \
  0x19
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO29_MUX_SEL_PAD_GPIO29_MUX_SEL_VALUE_PORT_QSPIM0_CSN3 \
  0x1a
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO29_MUX_SEL_PAD_GPIO29_MUX_SEL_VALUE_PORT_QSPIM0_SCK \
  0x1b
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO29_MUX_SEL_PAD_GPIO29_MUX_SEL_VALUE_PORT_QSPIM0_SDIO0 \
  0x1c
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO29_MUX_SEL_PAD_GPIO29_MUX_SEL_VALUE_PORT_QSPIM0_SDIO1 \
  0x1d
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO29_MUX_SEL_PAD_GPIO29_MUX_SEL_VALUE_PORT_QSPIM0_SDIO2 \
  0x1e
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO29_MUX_SEL_PAD_GPIO29_MUX_SEL_VALUE_PORT_QSPIM0_SDIO3 \
  0x1f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO29_MUX_SEL_PAD_GPIO29_MUX_SEL_VALUE_PORT_QSPIS0_CSN \
  0x20
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO29_MUX_SEL_PAD_GPIO29_MUX_SEL_VALUE_PORT_QSPIS0_SCK \
  0x21
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO29_MUX_SEL_PAD_GPIO29_MUX_SEL_VALUE_PORT_QSPIS0_SDIO0 \
  0x22
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO29_MUX_SEL_PAD_GPIO29_MUX_SEL_VALUE_PORT_QSPIS0_SDIO1 \
  0x23
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO29_MUX_SEL_PAD_GPIO29_MUX_SEL_VALUE_PORT_QSPIS0_SDIO2 \
  0x24
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO29_MUX_SEL_PAD_GPIO29_MUX_SEL_VALUE_PORT_QSPIS0_SDIO3 \
  0x25
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO29_MUX_SEL_PAD_GPIO29_MUX_SEL_VALUE_PORT_UART0_RX \
  0x26
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO29_MUX_SEL_PAD_GPIO29_MUX_SEL_VALUE_PORT_UART0_TX \
  0x27

// Pad signal configuration.
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO30_CFG_REG_OFFSET 0xf0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO30_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO30_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO30_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO30_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO30_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO30_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO30_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO30_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO30_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO30_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO30_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio30. The programmed
// value defines which port
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO30_MUX_SEL_REG_OFFSET 0xf4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO30_MUX_SEL_PAD_GPIO30_MUX_SEL_MASK \
  0x3f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO30_MUX_SEL_PAD_GPIO30_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO30_MUX_SEL_PAD_GPIO30_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO30_MUX_SEL_PAD_GPIO30_MUX_SEL_MASK, .index = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO30_MUX_SEL_PAD_GPIO30_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO30_MUX_SEL_PAD_GPIO30_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO30_MUX_SEL_PAD_GPIO30_MUX_SEL_VALUE_PORT_CPI0_DATA0 \
  0x1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO30_MUX_SEL_PAD_GPIO30_MUX_SEL_VALUE_PORT_CPI0_DATA1 \
  0x2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO30_MUX_SEL_PAD_GPIO30_MUX_SEL_VALUE_PORT_CPI0_DATA2 \
  0x3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO30_MUX_SEL_PAD_GPIO30_MUX_SEL_VALUE_PORT_CPI0_DATA3 \
  0x4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO30_MUX_SEL_PAD_GPIO30_MUX_SEL_VALUE_PORT_CPI0_DATA4 \
  0x5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO30_MUX_SEL_PAD_GPIO30_MUX_SEL_VALUE_PORT_CPI0_DATA5 \
  0x6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO30_MUX_SEL_PAD_GPIO30_MUX_SEL_VALUE_PORT_CPI0_DATA6 \
  0x7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO30_MUX_SEL_PAD_GPIO30_MUX_SEL_VALUE_PORT_CPI0_DATA7 \
  0x8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO30_MUX_SEL_PAD_GPIO30_MUX_SEL_VALUE_PORT_CPI0_DATA8 \
  0x9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO30_MUX_SEL_PAD_GPIO30_MUX_SEL_VALUE_PORT_CPI0_DATA9 \
  0xa
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO30_MUX_SEL_PAD_GPIO30_MUX_SEL_VALUE_PORT_CPI0_HSYNC \
  0xb
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO30_MUX_SEL_PAD_GPIO30_MUX_SEL_VALUE_PORT_CPI0_PCLK \
  0xc
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO30_MUX_SEL_PAD_GPIO30_MUX_SEL_VALUE_PORT_CPI0_VSYNC \
  0xd
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO30_MUX_SEL_PAD_GPIO30_MUX_SEL_VALUE_PORT_GPIO_GPIO30 \
  0xe
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO30_MUX_SEL_PAD_GPIO30_MUX_SEL_VALUE_PORT_I2C0_SCL \
  0xf
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO30_MUX_SEL_PAD_GPIO30_MUX_SEL_VALUE_PORT_I2C0_SDA \
  0x10
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO30_MUX_SEL_PAD_GPIO30_MUX_SEL_VALUE_PORT_I3C0_PUC \
  0x11
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO30_MUX_SEL_PAD_GPIO30_MUX_SEL_VALUE_PORT_I3C0_SCL \
  0x12
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO30_MUX_SEL_PAD_GPIO30_MUX_SEL_VALUE_PORT_I3C0_SDA \
  0x13
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO30_MUX_SEL_PAD_GPIO30_MUX_SEL_VALUE_PORT_I3C1_PUC \
  0x14
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO30_MUX_SEL_PAD_GPIO30_MUX_SEL_VALUE_PORT_I3C1_SCL \
  0x15
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO30_MUX_SEL_PAD_GPIO30_MUX_SEL_VALUE_PORT_I3C1_SDA \
  0x16
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO30_MUX_SEL_PAD_GPIO30_MUX_SEL_VALUE_PORT_QSPIM0_CSN0 \
  0x17
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO30_MUX_SEL_PAD_GPIO30_MUX_SEL_VALUE_PORT_QSPIM0_CSN1 \
  0x18
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO30_MUX_SEL_PAD_GPIO30_MUX_SEL_VALUE_PORT_QSPIM0_CSN2 \
  0x19
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO30_MUX_SEL_PAD_GPIO30_MUX_SEL_VALUE_PORT_QSPIM0_CSN3 \
  0x1a
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO30_MUX_SEL_PAD_GPIO30_MUX_SEL_VALUE_PORT_QSPIM0_SCK \
  0x1b
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO30_MUX_SEL_PAD_GPIO30_MUX_SEL_VALUE_PORT_QSPIM0_SDIO0 \
  0x1c
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO30_MUX_SEL_PAD_GPIO30_MUX_SEL_VALUE_PORT_QSPIM0_SDIO1 \
  0x1d
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO30_MUX_SEL_PAD_GPIO30_MUX_SEL_VALUE_PORT_QSPIM0_SDIO2 \
  0x1e
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO30_MUX_SEL_PAD_GPIO30_MUX_SEL_VALUE_PORT_QSPIM0_SDIO3 \
  0x1f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO30_MUX_SEL_PAD_GPIO30_MUX_SEL_VALUE_PORT_QSPIS0_CSN \
  0x20
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO30_MUX_SEL_PAD_GPIO30_MUX_SEL_VALUE_PORT_QSPIS0_SCK \
  0x21
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO30_MUX_SEL_PAD_GPIO30_MUX_SEL_VALUE_PORT_QSPIS0_SDIO0 \
  0x22
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO30_MUX_SEL_PAD_GPIO30_MUX_SEL_VALUE_PORT_QSPIS0_SDIO1 \
  0x23
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO30_MUX_SEL_PAD_GPIO30_MUX_SEL_VALUE_PORT_QSPIS0_SDIO2 \
  0x24
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO30_MUX_SEL_PAD_GPIO30_MUX_SEL_VALUE_PORT_QSPIS0_SDIO3 \
  0x25
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO30_MUX_SEL_PAD_GPIO30_MUX_SEL_VALUE_PORT_UART0_RX \
  0x26
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO30_MUX_SEL_PAD_GPIO30_MUX_SEL_VALUE_PORT_UART0_TX \
  0x27

// Pad signal configuration.
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO31_CFG_REG_OFFSET 0xf8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO31_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO31_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO31_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO31_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO31_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO31_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO31_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO31_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO31_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO31_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO31_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio31. The programmed
// value defines which port
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO31_MUX_SEL_REG_OFFSET 0xfc
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO31_MUX_SEL_PAD_GPIO31_MUX_SEL_MASK \
  0x3f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO31_MUX_SEL_PAD_GPIO31_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO31_MUX_SEL_PAD_GPIO31_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO31_MUX_SEL_PAD_GPIO31_MUX_SEL_MASK, .index = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO31_MUX_SEL_PAD_GPIO31_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO31_MUX_SEL_PAD_GPIO31_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO31_MUX_SEL_PAD_GPIO31_MUX_SEL_VALUE_PORT_CPI0_DATA0 \
  0x1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO31_MUX_SEL_PAD_GPIO31_MUX_SEL_VALUE_PORT_CPI0_DATA1 \
  0x2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO31_MUX_SEL_PAD_GPIO31_MUX_SEL_VALUE_PORT_CPI0_DATA2 \
  0x3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO31_MUX_SEL_PAD_GPIO31_MUX_SEL_VALUE_PORT_CPI0_DATA3 \
  0x4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO31_MUX_SEL_PAD_GPIO31_MUX_SEL_VALUE_PORT_CPI0_DATA4 \
  0x5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO31_MUX_SEL_PAD_GPIO31_MUX_SEL_VALUE_PORT_CPI0_DATA5 \
  0x6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO31_MUX_SEL_PAD_GPIO31_MUX_SEL_VALUE_PORT_CPI0_DATA6 \
  0x7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO31_MUX_SEL_PAD_GPIO31_MUX_SEL_VALUE_PORT_CPI0_DATA7 \
  0x8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO31_MUX_SEL_PAD_GPIO31_MUX_SEL_VALUE_PORT_CPI0_DATA8 \
  0x9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO31_MUX_SEL_PAD_GPIO31_MUX_SEL_VALUE_PORT_CPI0_DATA9 \
  0xa
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO31_MUX_SEL_PAD_GPIO31_MUX_SEL_VALUE_PORT_CPI0_HSYNC \
  0xb
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO31_MUX_SEL_PAD_GPIO31_MUX_SEL_VALUE_PORT_CPI0_PCLK \
  0xc
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO31_MUX_SEL_PAD_GPIO31_MUX_SEL_VALUE_PORT_CPI0_VSYNC \
  0xd
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO31_MUX_SEL_PAD_GPIO31_MUX_SEL_VALUE_PORT_GPIO_GPIO31 \
  0xe
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO31_MUX_SEL_PAD_GPIO31_MUX_SEL_VALUE_PORT_I2C0_SCL \
  0xf
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO31_MUX_SEL_PAD_GPIO31_MUX_SEL_VALUE_PORT_I2C0_SDA \
  0x10
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO31_MUX_SEL_PAD_GPIO31_MUX_SEL_VALUE_PORT_I3C0_PUC \
  0x11
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO31_MUX_SEL_PAD_GPIO31_MUX_SEL_VALUE_PORT_I3C0_SCL \
  0x12
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO31_MUX_SEL_PAD_GPIO31_MUX_SEL_VALUE_PORT_I3C0_SDA \
  0x13
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO31_MUX_SEL_PAD_GPIO31_MUX_SEL_VALUE_PORT_I3C1_PUC \
  0x14
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO31_MUX_SEL_PAD_GPIO31_MUX_SEL_VALUE_PORT_I3C1_SCL \
  0x15
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO31_MUX_SEL_PAD_GPIO31_MUX_SEL_VALUE_PORT_I3C1_SDA \
  0x16
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO31_MUX_SEL_PAD_GPIO31_MUX_SEL_VALUE_PORT_QSPIM0_CSN0 \
  0x17
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO31_MUX_SEL_PAD_GPIO31_MUX_SEL_VALUE_PORT_QSPIM0_CSN1 \
  0x18
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO31_MUX_SEL_PAD_GPIO31_MUX_SEL_VALUE_PORT_QSPIM0_CSN2 \
  0x19
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO31_MUX_SEL_PAD_GPIO31_MUX_SEL_VALUE_PORT_QSPIM0_CSN3 \
  0x1a
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO31_MUX_SEL_PAD_GPIO31_MUX_SEL_VALUE_PORT_QSPIM0_SCK \
  0x1b
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO31_MUX_SEL_PAD_GPIO31_MUX_SEL_VALUE_PORT_QSPIM0_SDIO0 \
  0x1c
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO31_MUX_SEL_PAD_GPIO31_MUX_SEL_VALUE_PORT_QSPIM0_SDIO1 \
  0x1d
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO31_MUX_SEL_PAD_GPIO31_MUX_SEL_VALUE_PORT_QSPIM0_SDIO2 \
  0x1e
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO31_MUX_SEL_PAD_GPIO31_MUX_SEL_VALUE_PORT_QSPIM0_SDIO3 \
  0x1f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO31_MUX_SEL_PAD_GPIO31_MUX_SEL_VALUE_PORT_QSPIS0_CSN \
  0x20
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO31_MUX_SEL_PAD_GPIO31_MUX_SEL_VALUE_PORT_QSPIS0_SCK \
  0x21
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO31_MUX_SEL_PAD_GPIO31_MUX_SEL_VALUE_PORT_QSPIS0_SDIO0 \
  0x22
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO31_MUX_SEL_PAD_GPIO31_MUX_SEL_VALUE_PORT_QSPIS0_SDIO1 \
  0x23
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO31_MUX_SEL_PAD_GPIO31_MUX_SEL_VALUE_PORT_QSPIS0_SDIO2 \
  0x24
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO31_MUX_SEL_PAD_GPIO31_MUX_SEL_VALUE_PORT_QSPIS0_SDIO3 \
  0x25
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO31_MUX_SEL_PAD_GPIO31_MUX_SEL_VALUE_PORT_UART0_RX \
  0x26
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO31_MUX_SEL_PAD_GPIO31_MUX_SEL_VALUE_PORT_UART0_TX \
  0x27

// Pad signal configuration.
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO32_CFG_REG_OFFSET 0x100
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO32_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO32_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO32_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO32_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO32_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO32_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO32_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO32_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO32_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO32_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO32_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio32. The programmed
// value defines which port
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO32_MUX_SEL_REG_OFFSET 0x104
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO32_MUX_SEL_PAD_GPIO32_MUX_SEL_MASK \
  0x3f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO32_MUX_SEL_PAD_GPIO32_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO32_MUX_SEL_PAD_GPIO32_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO32_MUX_SEL_PAD_GPIO32_MUX_SEL_MASK, .index = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO32_MUX_SEL_PAD_GPIO32_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO32_MUX_SEL_PAD_GPIO32_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO32_MUX_SEL_PAD_GPIO32_MUX_SEL_VALUE_PORT_CPI0_DATA0 \
  0x1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO32_MUX_SEL_PAD_GPIO32_MUX_SEL_VALUE_PORT_CPI0_DATA1 \
  0x2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO32_MUX_SEL_PAD_GPIO32_MUX_SEL_VALUE_PORT_CPI0_DATA2 \
  0x3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO32_MUX_SEL_PAD_GPIO32_MUX_SEL_VALUE_PORT_CPI0_DATA3 \
  0x4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO32_MUX_SEL_PAD_GPIO32_MUX_SEL_VALUE_PORT_CPI0_DATA4 \
  0x5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO32_MUX_SEL_PAD_GPIO32_MUX_SEL_VALUE_PORT_CPI0_DATA5 \
  0x6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO32_MUX_SEL_PAD_GPIO32_MUX_SEL_VALUE_PORT_CPI0_DATA6 \
  0x7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO32_MUX_SEL_PAD_GPIO32_MUX_SEL_VALUE_PORT_CPI0_DATA7 \
  0x8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO32_MUX_SEL_PAD_GPIO32_MUX_SEL_VALUE_PORT_CPI0_DATA8 \
  0x9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO32_MUX_SEL_PAD_GPIO32_MUX_SEL_VALUE_PORT_CPI0_DATA9 \
  0xa
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO32_MUX_SEL_PAD_GPIO32_MUX_SEL_VALUE_PORT_CPI0_HSYNC \
  0xb
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO32_MUX_SEL_PAD_GPIO32_MUX_SEL_VALUE_PORT_CPI0_PCLK \
  0xc
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO32_MUX_SEL_PAD_GPIO32_MUX_SEL_VALUE_PORT_CPI0_VSYNC \
  0xd
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO32_MUX_SEL_PAD_GPIO32_MUX_SEL_VALUE_PORT_GPIO_GPIO32 \
  0xe
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO32_MUX_SEL_PAD_GPIO32_MUX_SEL_VALUE_PORT_I2C0_SCL \
  0xf
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO32_MUX_SEL_PAD_GPIO32_MUX_SEL_VALUE_PORT_I2C0_SDA \
  0x10
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO32_MUX_SEL_PAD_GPIO32_MUX_SEL_VALUE_PORT_I3C0_PUC \
  0x11
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO32_MUX_SEL_PAD_GPIO32_MUX_SEL_VALUE_PORT_I3C0_SCL \
  0x12
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO32_MUX_SEL_PAD_GPIO32_MUX_SEL_VALUE_PORT_I3C0_SDA \
  0x13
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO32_MUX_SEL_PAD_GPIO32_MUX_SEL_VALUE_PORT_I3C1_PUC \
  0x14
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO32_MUX_SEL_PAD_GPIO32_MUX_SEL_VALUE_PORT_I3C1_SCL \
  0x15
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO32_MUX_SEL_PAD_GPIO32_MUX_SEL_VALUE_PORT_I3C1_SDA \
  0x16
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO32_MUX_SEL_PAD_GPIO32_MUX_SEL_VALUE_PORT_QSPIM0_CSN0 \
  0x17
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO32_MUX_SEL_PAD_GPIO32_MUX_SEL_VALUE_PORT_QSPIM0_CSN1 \
  0x18
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO32_MUX_SEL_PAD_GPIO32_MUX_SEL_VALUE_PORT_QSPIM0_CSN2 \
  0x19
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO32_MUX_SEL_PAD_GPIO32_MUX_SEL_VALUE_PORT_QSPIM0_CSN3 \
  0x1a
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO32_MUX_SEL_PAD_GPIO32_MUX_SEL_VALUE_PORT_QSPIM0_SCK \
  0x1b
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO32_MUX_SEL_PAD_GPIO32_MUX_SEL_VALUE_PORT_QSPIM0_SDIO0 \
  0x1c
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO32_MUX_SEL_PAD_GPIO32_MUX_SEL_VALUE_PORT_QSPIM0_SDIO1 \
  0x1d
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO32_MUX_SEL_PAD_GPIO32_MUX_SEL_VALUE_PORT_QSPIM0_SDIO2 \
  0x1e
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO32_MUX_SEL_PAD_GPIO32_MUX_SEL_VALUE_PORT_QSPIM0_SDIO3 \
  0x1f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO32_MUX_SEL_PAD_GPIO32_MUX_SEL_VALUE_PORT_QSPIS0_CSN \
  0x20
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO32_MUX_SEL_PAD_GPIO32_MUX_SEL_VALUE_PORT_QSPIS0_SCK \
  0x21
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO32_MUX_SEL_PAD_GPIO32_MUX_SEL_VALUE_PORT_QSPIS0_SDIO0 \
  0x22
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO32_MUX_SEL_PAD_GPIO32_MUX_SEL_VALUE_PORT_QSPIS0_SDIO1 \
  0x23
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO32_MUX_SEL_PAD_GPIO32_MUX_SEL_VALUE_PORT_QSPIS0_SDIO2 \
  0x24
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO32_MUX_SEL_PAD_GPIO32_MUX_SEL_VALUE_PORT_QSPIS0_SDIO3 \
  0x25
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO32_MUX_SEL_PAD_GPIO32_MUX_SEL_VALUE_PORT_UART0_RX \
  0x26
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO32_MUX_SEL_PAD_GPIO32_MUX_SEL_VALUE_PORT_UART0_TX \
  0x27

// Pad signal configuration.
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO33_CFG_REG_OFFSET 0x108
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO33_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO33_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO33_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO33_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO33_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO33_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO33_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO33_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO33_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO33_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO33_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio33. The programmed
// value defines which port
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO33_MUX_SEL_REG_OFFSET 0x10c
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO33_MUX_SEL_PAD_GPIO33_MUX_SEL_MASK \
  0x3f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO33_MUX_SEL_PAD_GPIO33_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO33_MUX_SEL_PAD_GPIO33_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO33_MUX_SEL_PAD_GPIO33_MUX_SEL_MASK, .index = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO33_MUX_SEL_PAD_GPIO33_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO33_MUX_SEL_PAD_GPIO33_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO33_MUX_SEL_PAD_GPIO33_MUX_SEL_VALUE_PORT_CPI0_DATA0 \
  0x1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO33_MUX_SEL_PAD_GPIO33_MUX_SEL_VALUE_PORT_CPI0_DATA1 \
  0x2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO33_MUX_SEL_PAD_GPIO33_MUX_SEL_VALUE_PORT_CPI0_DATA2 \
  0x3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO33_MUX_SEL_PAD_GPIO33_MUX_SEL_VALUE_PORT_CPI0_DATA3 \
  0x4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO33_MUX_SEL_PAD_GPIO33_MUX_SEL_VALUE_PORT_CPI0_DATA4 \
  0x5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO33_MUX_SEL_PAD_GPIO33_MUX_SEL_VALUE_PORT_CPI0_DATA5 \
  0x6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO33_MUX_SEL_PAD_GPIO33_MUX_SEL_VALUE_PORT_CPI0_DATA6 \
  0x7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO33_MUX_SEL_PAD_GPIO33_MUX_SEL_VALUE_PORT_CPI0_DATA7 \
  0x8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO33_MUX_SEL_PAD_GPIO33_MUX_SEL_VALUE_PORT_CPI0_DATA8 \
  0x9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO33_MUX_SEL_PAD_GPIO33_MUX_SEL_VALUE_PORT_CPI0_DATA9 \
  0xa
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO33_MUX_SEL_PAD_GPIO33_MUX_SEL_VALUE_PORT_CPI0_HSYNC \
  0xb
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO33_MUX_SEL_PAD_GPIO33_MUX_SEL_VALUE_PORT_CPI0_PCLK \
  0xc
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO33_MUX_SEL_PAD_GPIO33_MUX_SEL_VALUE_PORT_CPI0_VSYNC \
  0xd
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO33_MUX_SEL_PAD_GPIO33_MUX_SEL_VALUE_PORT_GPIO_GPIO33 \
  0xe
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO33_MUX_SEL_PAD_GPIO33_MUX_SEL_VALUE_PORT_I2C0_SCL \
  0xf
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO33_MUX_SEL_PAD_GPIO33_MUX_SEL_VALUE_PORT_I2C0_SDA \
  0x10
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO33_MUX_SEL_PAD_GPIO33_MUX_SEL_VALUE_PORT_I3C0_PUC \
  0x11
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO33_MUX_SEL_PAD_GPIO33_MUX_SEL_VALUE_PORT_I3C0_SCL \
  0x12
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO33_MUX_SEL_PAD_GPIO33_MUX_SEL_VALUE_PORT_I3C0_SDA \
  0x13
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO33_MUX_SEL_PAD_GPIO33_MUX_SEL_VALUE_PORT_I3C1_PUC \
  0x14
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO33_MUX_SEL_PAD_GPIO33_MUX_SEL_VALUE_PORT_I3C1_SCL \
  0x15
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO33_MUX_SEL_PAD_GPIO33_MUX_SEL_VALUE_PORT_I3C1_SDA \
  0x16
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO33_MUX_SEL_PAD_GPIO33_MUX_SEL_VALUE_PORT_QSPIM0_CSN0 \
  0x17
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO33_MUX_SEL_PAD_GPIO33_MUX_SEL_VALUE_PORT_QSPIM0_CSN1 \
  0x18
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO33_MUX_SEL_PAD_GPIO33_MUX_SEL_VALUE_PORT_QSPIM0_CSN2 \
  0x19
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO33_MUX_SEL_PAD_GPIO33_MUX_SEL_VALUE_PORT_QSPIM0_CSN3 \
  0x1a
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO33_MUX_SEL_PAD_GPIO33_MUX_SEL_VALUE_PORT_QSPIM0_SCK \
  0x1b
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO33_MUX_SEL_PAD_GPIO33_MUX_SEL_VALUE_PORT_QSPIM0_SDIO0 \
  0x1c
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO33_MUX_SEL_PAD_GPIO33_MUX_SEL_VALUE_PORT_QSPIM0_SDIO1 \
  0x1d
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO33_MUX_SEL_PAD_GPIO33_MUX_SEL_VALUE_PORT_QSPIM0_SDIO2 \
  0x1e
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO33_MUX_SEL_PAD_GPIO33_MUX_SEL_VALUE_PORT_QSPIM0_SDIO3 \
  0x1f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO33_MUX_SEL_PAD_GPIO33_MUX_SEL_VALUE_PORT_QSPIS0_CSN \
  0x20
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO33_MUX_SEL_PAD_GPIO33_MUX_SEL_VALUE_PORT_QSPIS0_SCK \
  0x21
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO33_MUX_SEL_PAD_GPIO33_MUX_SEL_VALUE_PORT_QSPIS0_SDIO0 \
  0x22
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO33_MUX_SEL_PAD_GPIO33_MUX_SEL_VALUE_PORT_QSPIS0_SDIO1 \
  0x23
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO33_MUX_SEL_PAD_GPIO33_MUX_SEL_VALUE_PORT_QSPIS0_SDIO2 \
  0x24
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO33_MUX_SEL_PAD_GPIO33_MUX_SEL_VALUE_PORT_QSPIS0_SDIO3 \
  0x25
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO33_MUX_SEL_PAD_GPIO33_MUX_SEL_VALUE_PORT_UART0_RX \
  0x26
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO33_MUX_SEL_PAD_GPIO33_MUX_SEL_VALUE_PORT_UART0_TX \
  0x27

// Pad signal configuration.
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO34_CFG_REG_OFFSET 0x110
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO34_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO34_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO34_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO34_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO34_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO34_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO34_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO34_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO34_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO34_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO34_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio34. The programmed
// value defines which port
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO34_MUX_SEL_REG_OFFSET 0x114
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO34_MUX_SEL_PAD_GPIO34_MUX_SEL_MASK \
  0x3f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO34_MUX_SEL_PAD_GPIO34_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO34_MUX_SEL_PAD_GPIO34_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO34_MUX_SEL_PAD_GPIO34_MUX_SEL_MASK, .index = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO34_MUX_SEL_PAD_GPIO34_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO34_MUX_SEL_PAD_GPIO34_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO34_MUX_SEL_PAD_GPIO34_MUX_SEL_VALUE_PORT_CPI0_DATA0 \
  0x1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO34_MUX_SEL_PAD_GPIO34_MUX_SEL_VALUE_PORT_CPI0_DATA1 \
  0x2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO34_MUX_SEL_PAD_GPIO34_MUX_SEL_VALUE_PORT_CPI0_DATA2 \
  0x3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO34_MUX_SEL_PAD_GPIO34_MUX_SEL_VALUE_PORT_CPI0_DATA3 \
  0x4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO34_MUX_SEL_PAD_GPIO34_MUX_SEL_VALUE_PORT_CPI0_DATA4 \
  0x5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO34_MUX_SEL_PAD_GPIO34_MUX_SEL_VALUE_PORT_CPI0_DATA5 \
  0x6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO34_MUX_SEL_PAD_GPIO34_MUX_SEL_VALUE_PORT_CPI0_DATA6 \
  0x7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO34_MUX_SEL_PAD_GPIO34_MUX_SEL_VALUE_PORT_CPI0_DATA7 \
  0x8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO34_MUX_SEL_PAD_GPIO34_MUX_SEL_VALUE_PORT_CPI0_DATA8 \
  0x9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO34_MUX_SEL_PAD_GPIO34_MUX_SEL_VALUE_PORT_CPI0_DATA9 \
  0xa
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO34_MUX_SEL_PAD_GPIO34_MUX_SEL_VALUE_PORT_CPI0_HSYNC \
  0xb
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO34_MUX_SEL_PAD_GPIO34_MUX_SEL_VALUE_PORT_CPI0_PCLK \
  0xc
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO34_MUX_SEL_PAD_GPIO34_MUX_SEL_VALUE_PORT_CPI0_VSYNC \
  0xd
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO34_MUX_SEL_PAD_GPIO34_MUX_SEL_VALUE_PORT_GPIO_GPIO34 \
  0xe
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO34_MUX_SEL_PAD_GPIO34_MUX_SEL_VALUE_PORT_I2C0_SCL \
  0xf
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO34_MUX_SEL_PAD_GPIO34_MUX_SEL_VALUE_PORT_I2C0_SDA \
  0x10
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO34_MUX_SEL_PAD_GPIO34_MUX_SEL_VALUE_PORT_I3C0_PUC \
  0x11
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO34_MUX_SEL_PAD_GPIO34_MUX_SEL_VALUE_PORT_I3C0_SCL \
  0x12
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO34_MUX_SEL_PAD_GPIO34_MUX_SEL_VALUE_PORT_I3C0_SDA \
  0x13
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO34_MUX_SEL_PAD_GPIO34_MUX_SEL_VALUE_PORT_I3C1_PUC \
  0x14
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO34_MUX_SEL_PAD_GPIO34_MUX_SEL_VALUE_PORT_I3C1_SCL \
  0x15
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO34_MUX_SEL_PAD_GPIO34_MUX_SEL_VALUE_PORT_I3C1_SDA \
  0x16
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO34_MUX_SEL_PAD_GPIO34_MUX_SEL_VALUE_PORT_QSPIM0_CSN0 \
  0x17
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO34_MUX_SEL_PAD_GPIO34_MUX_SEL_VALUE_PORT_QSPIM0_CSN1 \
  0x18
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO34_MUX_SEL_PAD_GPIO34_MUX_SEL_VALUE_PORT_QSPIM0_CSN2 \
  0x19
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO34_MUX_SEL_PAD_GPIO34_MUX_SEL_VALUE_PORT_QSPIM0_CSN3 \
  0x1a
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO34_MUX_SEL_PAD_GPIO34_MUX_SEL_VALUE_PORT_QSPIM0_SCK \
  0x1b
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO34_MUX_SEL_PAD_GPIO34_MUX_SEL_VALUE_PORT_QSPIM0_SDIO0 \
  0x1c
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO34_MUX_SEL_PAD_GPIO34_MUX_SEL_VALUE_PORT_QSPIM0_SDIO1 \
  0x1d
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO34_MUX_SEL_PAD_GPIO34_MUX_SEL_VALUE_PORT_QSPIM0_SDIO2 \
  0x1e
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO34_MUX_SEL_PAD_GPIO34_MUX_SEL_VALUE_PORT_QSPIM0_SDIO3 \
  0x1f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO34_MUX_SEL_PAD_GPIO34_MUX_SEL_VALUE_PORT_QSPIS0_CSN \
  0x20
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO34_MUX_SEL_PAD_GPIO34_MUX_SEL_VALUE_PORT_QSPIS0_SCK \
  0x21
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO34_MUX_SEL_PAD_GPIO34_MUX_SEL_VALUE_PORT_QSPIS0_SDIO0 \
  0x22
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO34_MUX_SEL_PAD_GPIO34_MUX_SEL_VALUE_PORT_QSPIS0_SDIO1 \
  0x23
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO34_MUX_SEL_PAD_GPIO34_MUX_SEL_VALUE_PORT_QSPIS0_SDIO2 \
  0x24
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO34_MUX_SEL_PAD_GPIO34_MUX_SEL_VALUE_PORT_QSPIS0_SDIO3 \
  0x25
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO34_MUX_SEL_PAD_GPIO34_MUX_SEL_VALUE_PORT_UART0_RX \
  0x26
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO34_MUX_SEL_PAD_GPIO34_MUX_SEL_VALUE_PORT_UART0_TX \
  0x27

// Pad signal configuration.
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO35_CFG_REG_OFFSET 0x118
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO35_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO35_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO35_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO35_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO35_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO35_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO35_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO35_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO35_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO35_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO35_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio35. The programmed
// value defines which port
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO35_MUX_SEL_REG_OFFSET 0x11c
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO35_MUX_SEL_PAD_GPIO35_MUX_SEL_MASK \
  0x3f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO35_MUX_SEL_PAD_GPIO35_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO35_MUX_SEL_PAD_GPIO35_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO35_MUX_SEL_PAD_GPIO35_MUX_SEL_MASK, .index = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO35_MUX_SEL_PAD_GPIO35_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO35_MUX_SEL_PAD_GPIO35_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO35_MUX_SEL_PAD_GPIO35_MUX_SEL_VALUE_PORT_CPI0_DATA0 \
  0x1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO35_MUX_SEL_PAD_GPIO35_MUX_SEL_VALUE_PORT_CPI0_DATA1 \
  0x2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO35_MUX_SEL_PAD_GPIO35_MUX_SEL_VALUE_PORT_CPI0_DATA2 \
  0x3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO35_MUX_SEL_PAD_GPIO35_MUX_SEL_VALUE_PORT_CPI0_DATA3 \
  0x4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO35_MUX_SEL_PAD_GPIO35_MUX_SEL_VALUE_PORT_CPI0_DATA4 \
  0x5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO35_MUX_SEL_PAD_GPIO35_MUX_SEL_VALUE_PORT_CPI0_DATA5 \
  0x6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO35_MUX_SEL_PAD_GPIO35_MUX_SEL_VALUE_PORT_CPI0_DATA6 \
  0x7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO35_MUX_SEL_PAD_GPIO35_MUX_SEL_VALUE_PORT_CPI0_DATA7 \
  0x8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO35_MUX_SEL_PAD_GPIO35_MUX_SEL_VALUE_PORT_CPI0_DATA8 \
  0x9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO35_MUX_SEL_PAD_GPIO35_MUX_SEL_VALUE_PORT_CPI0_DATA9 \
  0xa
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO35_MUX_SEL_PAD_GPIO35_MUX_SEL_VALUE_PORT_CPI0_HSYNC \
  0xb
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO35_MUX_SEL_PAD_GPIO35_MUX_SEL_VALUE_PORT_CPI0_PCLK \
  0xc
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO35_MUX_SEL_PAD_GPIO35_MUX_SEL_VALUE_PORT_CPI0_VSYNC \
  0xd
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO35_MUX_SEL_PAD_GPIO35_MUX_SEL_VALUE_PORT_GPIO_GPIO35 \
  0xe
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO35_MUX_SEL_PAD_GPIO35_MUX_SEL_VALUE_PORT_I2C0_SCL \
  0xf
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO35_MUX_SEL_PAD_GPIO35_MUX_SEL_VALUE_PORT_I2C0_SDA \
  0x10
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO35_MUX_SEL_PAD_GPIO35_MUX_SEL_VALUE_PORT_I3C0_PUC \
  0x11
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO35_MUX_SEL_PAD_GPIO35_MUX_SEL_VALUE_PORT_I3C0_SCL \
  0x12
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO35_MUX_SEL_PAD_GPIO35_MUX_SEL_VALUE_PORT_I3C0_SDA \
  0x13
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO35_MUX_SEL_PAD_GPIO35_MUX_SEL_VALUE_PORT_I3C1_PUC \
  0x14
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO35_MUX_SEL_PAD_GPIO35_MUX_SEL_VALUE_PORT_I3C1_SCL \
  0x15
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO35_MUX_SEL_PAD_GPIO35_MUX_SEL_VALUE_PORT_I3C1_SDA \
  0x16
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO35_MUX_SEL_PAD_GPIO35_MUX_SEL_VALUE_PORT_QSPIM0_CSN0 \
  0x17
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO35_MUX_SEL_PAD_GPIO35_MUX_SEL_VALUE_PORT_QSPIM0_CSN1 \
  0x18
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO35_MUX_SEL_PAD_GPIO35_MUX_SEL_VALUE_PORT_QSPIM0_CSN2 \
  0x19
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO35_MUX_SEL_PAD_GPIO35_MUX_SEL_VALUE_PORT_QSPIM0_CSN3 \
  0x1a
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO35_MUX_SEL_PAD_GPIO35_MUX_SEL_VALUE_PORT_QSPIM0_SCK \
  0x1b
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO35_MUX_SEL_PAD_GPIO35_MUX_SEL_VALUE_PORT_QSPIM0_SDIO0 \
  0x1c
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO35_MUX_SEL_PAD_GPIO35_MUX_SEL_VALUE_PORT_QSPIM0_SDIO1 \
  0x1d
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO35_MUX_SEL_PAD_GPIO35_MUX_SEL_VALUE_PORT_QSPIM0_SDIO2 \
  0x1e
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO35_MUX_SEL_PAD_GPIO35_MUX_SEL_VALUE_PORT_QSPIM0_SDIO3 \
  0x1f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO35_MUX_SEL_PAD_GPIO35_MUX_SEL_VALUE_PORT_QSPIS0_CSN \
  0x20
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO35_MUX_SEL_PAD_GPIO35_MUX_SEL_VALUE_PORT_QSPIS0_SCK \
  0x21
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO35_MUX_SEL_PAD_GPIO35_MUX_SEL_VALUE_PORT_QSPIS0_SDIO0 \
  0x22
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO35_MUX_SEL_PAD_GPIO35_MUX_SEL_VALUE_PORT_QSPIS0_SDIO1 \
  0x23
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO35_MUX_SEL_PAD_GPIO35_MUX_SEL_VALUE_PORT_QSPIS0_SDIO2 \
  0x24
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO35_MUX_SEL_PAD_GPIO35_MUX_SEL_VALUE_PORT_QSPIS0_SDIO3 \
  0x25
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO35_MUX_SEL_PAD_GPIO35_MUX_SEL_VALUE_PORT_UART0_RX \
  0x26
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO35_MUX_SEL_PAD_GPIO35_MUX_SEL_VALUE_PORT_UART0_TX \
  0x27

// Pad signal configuration.
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO36_CFG_REG_OFFSET 0x120
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO36_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO36_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO36_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO36_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO36_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO36_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO36_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO36_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO36_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO36_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO36_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio36. The programmed
// value defines which port
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO36_MUX_SEL_REG_OFFSET 0x124
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO36_MUX_SEL_PAD_GPIO36_MUX_SEL_MASK \
  0x3f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO36_MUX_SEL_PAD_GPIO36_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO36_MUX_SEL_PAD_GPIO36_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO36_MUX_SEL_PAD_GPIO36_MUX_SEL_MASK, .index = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO36_MUX_SEL_PAD_GPIO36_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO36_MUX_SEL_PAD_GPIO36_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO36_MUX_SEL_PAD_GPIO36_MUX_SEL_VALUE_PORT_CPI0_DATA0 \
  0x1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO36_MUX_SEL_PAD_GPIO36_MUX_SEL_VALUE_PORT_CPI0_DATA1 \
  0x2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO36_MUX_SEL_PAD_GPIO36_MUX_SEL_VALUE_PORT_CPI0_DATA2 \
  0x3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO36_MUX_SEL_PAD_GPIO36_MUX_SEL_VALUE_PORT_CPI0_DATA3 \
  0x4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO36_MUX_SEL_PAD_GPIO36_MUX_SEL_VALUE_PORT_CPI0_DATA4 \
  0x5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO36_MUX_SEL_PAD_GPIO36_MUX_SEL_VALUE_PORT_CPI0_DATA5 \
  0x6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO36_MUX_SEL_PAD_GPIO36_MUX_SEL_VALUE_PORT_CPI0_DATA6 \
  0x7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO36_MUX_SEL_PAD_GPIO36_MUX_SEL_VALUE_PORT_CPI0_DATA7 \
  0x8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO36_MUX_SEL_PAD_GPIO36_MUX_SEL_VALUE_PORT_CPI0_DATA8 \
  0x9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO36_MUX_SEL_PAD_GPIO36_MUX_SEL_VALUE_PORT_CPI0_DATA9 \
  0xa
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO36_MUX_SEL_PAD_GPIO36_MUX_SEL_VALUE_PORT_CPI0_HSYNC \
  0xb
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO36_MUX_SEL_PAD_GPIO36_MUX_SEL_VALUE_PORT_CPI0_PCLK \
  0xc
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO36_MUX_SEL_PAD_GPIO36_MUX_SEL_VALUE_PORT_CPI0_VSYNC \
  0xd
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO36_MUX_SEL_PAD_GPIO36_MUX_SEL_VALUE_PORT_GPIO_GPIO36 \
  0xe
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO36_MUX_SEL_PAD_GPIO36_MUX_SEL_VALUE_PORT_I2C0_SCL \
  0xf
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO36_MUX_SEL_PAD_GPIO36_MUX_SEL_VALUE_PORT_I2C0_SDA \
  0x10
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO36_MUX_SEL_PAD_GPIO36_MUX_SEL_VALUE_PORT_I3C0_PUC \
  0x11
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO36_MUX_SEL_PAD_GPIO36_MUX_SEL_VALUE_PORT_I3C0_SCL \
  0x12
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO36_MUX_SEL_PAD_GPIO36_MUX_SEL_VALUE_PORT_I3C0_SDA \
  0x13
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO36_MUX_SEL_PAD_GPIO36_MUX_SEL_VALUE_PORT_I3C1_PUC \
  0x14
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO36_MUX_SEL_PAD_GPIO36_MUX_SEL_VALUE_PORT_I3C1_SCL \
  0x15
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO36_MUX_SEL_PAD_GPIO36_MUX_SEL_VALUE_PORT_I3C1_SDA \
  0x16
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO36_MUX_SEL_PAD_GPIO36_MUX_SEL_VALUE_PORT_QSPIM0_CSN0 \
  0x17
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO36_MUX_SEL_PAD_GPIO36_MUX_SEL_VALUE_PORT_QSPIM0_CSN1 \
  0x18
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO36_MUX_SEL_PAD_GPIO36_MUX_SEL_VALUE_PORT_QSPIM0_CSN2 \
  0x19
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO36_MUX_SEL_PAD_GPIO36_MUX_SEL_VALUE_PORT_QSPIM0_CSN3 \
  0x1a
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO36_MUX_SEL_PAD_GPIO36_MUX_SEL_VALUE_PORT_QSPIM0_SCK \
  0x1b
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO36_MUX_SEL_PAD_GPIO36_MUX_SEL_VALUE_PORT_QSPIM0_SDIO0 \
  0x1c
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO36_MUX_SEL_PAD_GPIO36_MUX_SEL_VALUE_PORT_QSPIM0_SDIO1 \
  0x1d
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO36_MUX_SEL_PAD_GPIO36_MUX_SEL_VALUE_PORT_QSPIM0_SDIO2 \
  0x1e
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO36_MUX_SEL_PAD_GPIO36_MUX_SEL_VALUE_PORT_QSPIM0_SDIO3 \
  0x1f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO36_MUX_SEL_PAD_GPIO36_MUX_SEL_VALUE_PORT_QSPIS0_CSN \
  0x20
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO36_MUX_SEL_PAD_GPIO36_MUX_SEL_VALUE_PORT_QSPIS0_SCK \
  0x21
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO36_MUX_SEL_PAD_GPIO36_MUX_SEL_VALUE_PORT_QSPIS0_SDIO0 \
  0x22
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO36_MUX_SEL_PAD_GPIO36_MUX_SEL_VALUE_PORT_QSPIS0_SDIO1 \
  0x23
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO36_MUX_SEL_PAD_GPIO36_MUX_SEL_VALUE_PORT_QSPIS0_SDIO2 \
  0x24
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO36_MUX_SEL_PAD_GPIO36_MUX_SEL_VALUE_PORT_QSPIS0_SDIO3 \
  0x25
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO36_MUX_SEL_PAD_GPIO36_MUX_SEL_VALUE_PORT_UART0_RX \
  0x26
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO36_MUX_SEL_PAD_GPIO36_MUX_SEL_VALUE_PORT_UART0_TX \
  0x27

// Pad signal configuration.
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO37_CFG_REG_OFFSET 0x128
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO37_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO37_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO37_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO37_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO37_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO37_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO37_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO37_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO37_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO37_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO37_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio37. The programmed
// value defines which port
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO37_MUX_SEL_REG_OFFSET 0x12c
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO37_MUX_SEL_PAD_GPIO37_MUX_SEL_MASK \
  0x3f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO37_MUX_SEL_PAD_GPIO37_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO37_MUX_SEL_PAD_GPIO37_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO37_MUX_SEL_PAD_GPIO37_MUX_SEL_MASK, .index = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO37_MUX_SEL_PAD_GPIO37_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO37_MUX_SEL_PAD_GPIO37_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO37_MUX_SEL_PAD_GPIO37_MUX_SEL_VALUE_PORT_CPI0_DATA0 \
  0x1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO37_MUX_SEL_PAD_GPIO37_MUX_SEL_VALUE_PORT_CPI0_DATA1 \
  0x2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO37_MUX_SEL_PAD_GPIO37_MUX_SEL_VALUE_PORT_CPI0_DATA2 \
  0x3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO37_MUX_SEL_PAD_GPIO37_MUX_SEL_VALUE_PORT_CPI0_DATA3 \
  0x4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO37_MUX_SEL_PAD_GPIO37_MUX_SEL_VALUE_PORT_CPI0_DATA4 \
  0x5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO37_MUX_SEL_PAD_GPIO37_MUX_SEL_VALUE_PORT_CPI0_DATA5 \
  0x6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO37_MUX_SEL_PAD_GPIO37_MUX_SEL_VALUE_PORT_CPI0_DATA6 \
  0x7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO37_MUX_SEL_PAD_GPIO37_MUX_SEL_VALUE_PORT_CPI0_DATA7 \
  0x8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO37_MUX_SEL_PAD_GPIO37_MUX_SEL_VALUE_PORT_CPI0_DATA8 \
  0x9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO37_MUX_SEL_PAD_GPIO37_MUX_SEL_VALUE_PORT_CPI0_DATA9 \
  0xa
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO37_MUX_SEL_PAD_GPIO37_MUX_SEL_VALUE_PORT_CPI0_HSYNC \
  0xb
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO37_MUX_SEL_PAD_GPIO37_MUX_SEL_VALUE_PORT_CPI0_PCLK \
  0xc
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO37_MUX_SEL_PAD_GPIO37_MUX_SEL_VALUE_PORT_CPI0_VSYNC \
  0xd
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO37_MUX_SEL_PAD_GPIO37_MUX_SEL_VALUE_PORT_GPIO_GPIO37 \
  0xe
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO37_MUX_SEL_PAD_GPIO37_MUX_SEL_VALUE_PORT_I2C0_SCL \
  0xf
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO37_MUX_SEL_PAD_GPIO37_MUX_SEL_VALUE_PORT_I2C0_SDA \
  0x10
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO37_MUX_SEL_PAD_GPIO37_MUX_SEL_VALUE_PORT_I3C0_PUC \
  0x11
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO37_MUX_SEL_PAD_GPIO37_MUX_SEL_VALUE_PORT_I3C0_SCL \
  0x12
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO37_MUX_SEL_PAD_GPIO37_MUX_SEL_VALUE_PORT_I3C0_SDA \
  0x13
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO37_MUX_SEL_PAD_GPIO37_MUX_SEL_VALUE_PORT_I3C1_PUC \
  0x14
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO37_MUX_SEL_PAD_GPIO37_MUX_SEL_VALUE_PORT_I3C1_SCL \
  0x15
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO37_MUX_SEL_PAD_GPIO37_MUX_SEL_VALUE_PORT_I3C1_SDA \
  0x16
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO37_MUX_SEL_PAD_GPIO37_MUX_SEL_VALUE_PORT_QSPIM0_CSN0 \
  0x17
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO37_MUX_SEL_PAD_GPIO37_MUX_SEL_VALUE_PORT_QSPIM0_CSN1 \
  0x18
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO37_MUX_SEL_PAD_GPIO37_MUX_SEL_VALUE_PORT_QSPIM0_CSN2 \
  0x19
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO37_MUX_SEL_PAD_GPIO37_MUX_SEL_VALUE_PORT_QSPIM0_CSN3 \
  0x1a
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO37_MUX_SEL_PAD_GPIO37_MUX_SEL_VALUE_PORT_QSPIM0_SCK \
  0x1b
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO37_MUX_SEL_PAD_GPIO37_MUX_SEL_VALUE_PORT_QSPIM0_SDIO0 \
  0x1c
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO37_MUX_SEL_PAD_GPIO37_MUX_SEL_VALUE_PORT_QSPIM0_SDIO1 \
  0x1d
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO37_MUX_SEL_PAD_GPIO37_MUX_SEL_VALUE_PORT_QSPIM0_SDIO2 \
  0x1e
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO37_MUX_SEL_PAD_GPIO37_MUX_SEL_VALUE_PORT_QSPIM0_SDIO3 \
  0x1f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO37_MUX_SEL_PAD_GPIO37_MUX_SEL_VALUE_PORT_QSPIS0_CSN \
  0x20
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO37_MUX_SEL_PAD_GPIO37_MUX_SEL_VALUE_PORT_QSPIS0_SCK \
  0x21
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO37_MUX_SEL_PAD_GPIO37_MUX_SEL_VALUE_PORT_QSPIS0_SDIO0 \
  0x22
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO37_MUX_SEL_PAD_GPIO37_MUX_SEL_VALUE_PORT_QSPIS0_SDIO1 \
  0x23
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO37_MUX_SEL_PAD_GPIO37_MUX_SEL_VALUE_PORT_QSPIS0_SDIO2 \
  0x24
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO37_MUX_SEL_PAD_GPIO37_MUX_SEL_VALUE_PORT_QSPIS0_SDIO3 \
  0x25
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO37_MUX_SEL_PAD_GPIO37_MUX_SEL_VALUE_PORT_UART0_RX \
  0x26
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO37_MUX_SEL_PAD_GPIO37_MUX_SEL_VALUE_PORT_UART0_TX \
  0x27

// Pad signal configuration.
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO38_CFG_REG_OFFSET 0x130
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO38_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO38_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO38_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO38_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO38_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO38_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO38_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO38_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO38_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO38_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO38_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio38. The programmed
// value defines which port
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO38_MUX_SEL_REG_OFFSET 0x134
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO38_MUX_SEL_PAD_GPIO38_MUX_SEL_MASK \
  0x3f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO38_MUX_SEL_PAD_GPIO38_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO38_MUX_SEL_PAD_GPIO38_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO38_MUX_SEL_PAD_GPIO38_MUX_SEL_MASK, .index = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO38_MUX_SEL_PAD_GPIO38_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO38_MUX_SEL_PAD_GPIO38_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO38_MUX_SEL_PAD_GPIO38_MUX_SEL_VALUE_PORT_CPI0_DATA0 \
  0x1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO38_MUX_SEL_PAD_GPIO38_MUX_SEL_VALUE_PORT_CPI0_DATA1 \
  0x2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO38_MUX_SEL_PAD_GPIO38_MUX_SEL_VALUE_PORT_CPI0_DATA2 \
  0x3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO38_MUX_SEL_PAD_GPIO38_MUX_SEL_VALUE_PORT_CPI0_DATA3 \
  0x4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO38_MUX_SEL_PAD_GPIO38_MUX_SEL_VALUE_PORT_CPI0_DATA4 \
  0x5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO38_MUX_SEL_PAD_GPIO38_MUX_SEL_VALUE_PORT_CPI0_DATA5 \
  0x6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO38_MUX_SEL_PAD_GPIO38_MUX_SEL_VALUE_PORT_CPI0_DATA6 \
  0x7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO38_MUX_SEL_PAD_GPIO38_MUX_SEL_VALUE_PORT_CPI0_DATA7 \
  0x8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO38_MUX_SEL_PAD_GPIO38_MUX_SEL_VALUE_PORT_CPI0_DATA8 \
  0x9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO38_MUX_SEL_PAD_GPIO38_MUX_SEL_VALUE_PORT_CPI0_DATA9 \
  0xa
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO38_MUX_SEL_PAD_GPIO38_MUX_SEL_VALUE_PORT_CPI0_HSYNC \
  0xb
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO38_MUX_SEL_PAD_GPIO38_MUX_SEL_VALUE_PORT_CPI0_PCLK \
  0xc
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO38_MUX_SEL_PAD_GPIO38_MUX_SEL_VALUE_PORT_CPI0_VSYNC \
  0xd
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO38_MUX_SEL_PAD_GPIO38_MUX_SEL_VALUE_PORT_GPIO_GPIO38 \
  0xe
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO38_MUX_SEL_PAD_GPIO38_MUX_SEL_VALUE_PORT_I2C0_SCL \
  0xf
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO38_MUX_SEL_PAD_GPIO38_MUX_SEL_VALUE_PORT_I2C0_SDA \
  0x10
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO38_MUX_SEL_PAD_GPIO38_MUX_SEL_VALUE_PORT_I3C0_PUC \
  0x11
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO38_MUX_SEL_PAD_GPIO38_MUX_SEL_VALUE_PORT_I3C0_SCL \
  0x12
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO38_MUX_SEL_PAD_GPIO38_MUX_SEL_VALUE_PORT_I3C0_SDA \
  0x13
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO38_MUX_SEL_PAD_GPIO38_MUX_SEL_VALUE_PORT_I3C1_PUC \
  0x14
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO38_MUX_SEL_PAD_GPIO38_MUX_SEL_VALUE_PORT_I3C1_SCL \
  0x15
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO38_MUX_SEL_PAD_GPIO38_MUX_SEL_VALUE_PORT_I3C1_SDA \
  0x16
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO38_MUX_SEL_PAD_GPIO38_MUX_SEL_VALUE_PORT_QSPIM0_CSN0 \
  0x17
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO38_MUX_SEL_PAD_GPIO38_MUX_SEL_VALUE_PORT_QSPIM0_CSN1 \
  0x18
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO38_MUX_SEL_PAD_GPIO38_MUX_SEL_VALUE_PORT_QSPIM0_CSN2 \
  0x19
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO38_MUX_SEL_PAD_GPIO38_MUX_SEL_VALUE_PORT_QSPIM0_CSN3 \
  0x1a
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO38_MUX_SEL_PAD_GPIO38_MUX_SEL_VALUE_PORT_QSPIM0_SCK \
  0x1b
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO38_MUX_SEL_PAD_GPIO38_MUX_SEL_VALUE_PORT_QSPIM0_SDIO0 \
  0x1c
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO38_MUX_SEL_PAD_GPIO38_MUX_SEL_VALUE_PORT_QSPIM0_SDIO1 \
  0x1d
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO38_MUX_SEL_PAD_GPIO38_MUX_SEL_VALUE_PORT_QSPIM0_SDIO2 \
  0x1e
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO38_MUX_SEL_PAD_GPIO38_MUX_SEL_VALUE_PORT_QSPIM0_SDIO3 \
  0x1f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO38_MUX_SEL_PAD_GPIO38_MUX_SEL_VALUE_PORT_QSPIS0_CSN \
  0x20
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO38_MUX_SEL_PAD_GPIO38_MUX_SEL_VALUE_PORT_QSPIS0_SCK \
  0x21
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO38_MUX_SEL_PAD_GPIO38_MUX_SEL_VALUE_PORT_QSPIS0_SDIO0 \
  0x22
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO38_MUX_SEL_PAD_GPIO38_MUX_SEL_VALUE_PORT_QSPIS0_SDIO1 \
  0x23
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO38_MUX_SEL_PAD_GPIO38_MUX_SEL_VALUE_PORT_QSPIS0_SDIO2 \
  0x24
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO38_MUX_SEL_PAD_GPIO38_MUX_SEL_VALUE_PORT_QSPIS0_SDIO3 \
  0x25
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO38_MUX_SEL_PAD_GPIO38_MUX_SEL_VALUE_PORT_UART0_RX \
  0x26
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO38_MUX_SEL_PAD_GPIO38_MUX_SEL_VALUE_PORT_UART0_TX \
  0x27

// Pad signal configuration.
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO39_CFG_REG_OFFSET 0x138
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO39_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO39_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO39_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO39_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO39_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO39_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO39_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO39_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO39_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO39_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO39_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio39. The programmed
// value defines which port
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO39_MUX_SEL_REG_OFFSET 0x13c
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO39_MUX_SEL_PAD_GPIO39_MUX_SEL_MASK \
  0x3f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO39_MUX_SEL_PAD_GPIO39_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO39_MUX_SEL_PAD_GPIO39_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO39_MUX_SEL_PAD_GPIO39_MUX_SEL_MASK, .index = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO39_MUX_SEL_PAD_GPIO39_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO39_MUX_SEL_PAD_GPIO39_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO39_MUX_SEL_PAD_GPIO39_MUX_SEL_VALUE_PORT_CPI0_DATA0 \
  0x1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO39_MUX_SEL_PAD_GPIO39_MUX_SEL_VALUE_PORT_CPI0_DATA1 \
  0x2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO39_MUX_SEL_PAD_GPIO39_MUX_SEL_VALUE_PORT_CPI0_DATA2 \
  0x3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO39_MUX_SEL_PAD_GPIO39_MUX_SEL_VALUE_PORT_CPI0_DATA3 \
  0x4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO39_MUX_SEL_PAD_GPIO39_MUX_SEL_VALUE_PORT_CPI0_DATA4 \
  0x5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO39_MUX_SEL_PAD_GPIO39_MUX_SEL_VALUE_PORT_CPI0_DATA5 \
  0x6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO39_MUX_SEL_PAD_GPIO39_MUX_SEL_VALUE_PORT_CPI0_DATA6 \
  0x7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO39_MUX_SEL_PAD_GPIO39_MUX_SEL_VALUE_PORT_CPI0_DATA7 \
  0x8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO39_MUX_SEL_PAD_GPIO39_MUX_SEL_VALUE_PORT_CPI0_DATA8 \
  0x9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO39_MUX_SEL_PAD_GPIO39_MUX_SEL_VALUE_PORT_CPI0_DATA9 \
  0xa
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO39_MUX_SEL_PAD_GPIO39_MUX_SEL_VALUE_PORT_CPI0_HSYNC \
  0xb
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO39_MUX_SEL_PAD_GPIO39_MUX_SEL_VALUE_PORT_CPI0_PCLK \
  0xc
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO39_MUX_SEL_PAD_GPIO39_MUX_SEL_VALUE_PORT_CPI0_VSYNC \
  0xd
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO39_MUX_SEL_PAD_GPIO39_MUX_SEL_VALUE_PORT_GPIO_GPIO39 \
  0xe
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO39_MUX_SEL_PAD_GPIO39_MUX_SEL_VALUE_PORT_I2C0_SCL \
  0xf
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO39_MUX_SEL_PAD_GPIO39_MUX_SEL_VALUE_PORT_I2C0_SDA \
  0x10
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO39_MUX_SEL_PAD_GPIO39_MUX_SEL_VALUE_PORT_I3C0_PUC \
  0x11
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO39_MUX_SEL_PAD_GPIO39_MUX_SEL_VALUE_PORT_I3C0_SCL \
  0x12
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO39_MUX_SEL_PAD_GPIO39_MUX_SEL_VALUE_PORT_I3C0_SDA \
  0x13
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO39_MUX_SEL_PAD_GPIO39_MUX_SEL_VALUE_PORT_I3C1_PUC \
  0x14
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO39_MUX_SEL_PAD_GPIO39_MUX_SEL_VALUE_PORT_I3C1_SCL \
  0x15
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO39_MUX_SEL_PAD_GPIO39_MUX_SEL_VALUE_PORT_I3C1_SDA \
  0x16
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO39_MUX_SEL_PAD_GPIO39_MUX_SEL_VALUE_PORT_QSPIM0_CSN0 \
  0x17
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO39_MUX_SEL_PAD_GPIO39_MUX_SEL_VALUE_PORT_QSPIM0_CSN1 \
  0x18
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO39_MUX_SEL_PAD_GPIO39_MUX_SEL_VALUE_PORT_QSPIM0_CSN2 \
  0x19
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO39_MUX_SEL_PAD_GPIO39_MUX_SEL_VALUE_PORT_QSPIM0_CSN3 \
  0x1a
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO39_MUX_SEL_PAD_GPIO39_MUX_SEL_VALUE_PORT_QSPIM0_SCK \
  0x1b
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO39_MUX_SEL_PAD_GPIO39_MUX_SEL_VALUE_PORT_QSPIM0_SDIO0 \
  0x1c
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO39_MUX_SEL_PAD_GPIO39_MUX_SEL_VALUE_PORT_QSPIM0_SDIO1 \
  0x1d
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO39_MUX_SEL_PAD_GPIO39_MUX_SEL_VALUE_PORT_QSPIM0_SDIO2 \
  0x1e
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO39_MUX_SEL_PAD_GPIO39_MUX_SEL_VALUE_PORT_QSPIM0_SDIO3 \
  0x1f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO39_MUX_SEL_PAD_GPIO39_MUX_SEL_VALUE_PORT_QSPIS0_CSN \
  0x20
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO39_MUX_SEL_PAD_GPIO39_MUX_SEL_VALUE_PORT_QSPIS0_SCK \
  0x21
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO39_MUX_SEL_PAD_GPIO39_MUX_SEL_VALUE_PORT_QSPIS0_SDIO0 \
  0x22
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO39_MUX_SEL_PAD_GPIO39_MUX_SEL_VALUE_PORT_QSPIS0_SDIO1 \
  0x23
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO39_MUX_SEL_PAD_GPIO39_MUX_SEL_VALUE_PORT_QSPIS0_SDIO2 \
  0x24
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO39_MUX_SEL_PAD_GPIO39_MUX_SEL_VALUE_PORT_QSPIS0_SDIO3 \
  0x25
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO39_MUX_SEL_PAD_GPIO39_MUX_SEL_VALUE_PORT_UART0_RX \
  0x26
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO39_MUX_SEL_PAD_GPIO39_MUX_SEL_VALUE_PORT_UART0_TX \
  0x27

// Pad signal configuration.
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO40_CFG_REG_OFFSET 0x140
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO40_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO40_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO40_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO40_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO40_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO40_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO40_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO40_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO40_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO40_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO40_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio40. The programmed
// value defines which port
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO40_MUX_SEL_REG_OFFSET 0x144
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO40_MUX_SEL_PAD_GPIO40_MUX_SEL_MASK \
  0x3f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO40_MUX_SEL_PAD_GPIO40_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO40_MUX_SEL_PAD_GPIO40_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO40_MUX_SEL_PAD_GPIO40_MUX_SEL_MASK, .index = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO40_MUX_SEL_PAD_GPIO40_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO40_MUX_SEL_PAD_GPIO40_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO40_MUX_SEL_PAD_GPIO40_MUX_SEL_VALUE_PORT_CPI0_DATA0 \
  0x1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO40_MUX_SEL_PAD_GPIO40_MUX_SEL_VALUE_PORT_CPI0_DATA1 \
  0x2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO40_MUX_SEL_PAD_GPIO40_MUX_SEL_VALUE_PORT_CPI0_DATA2 \
  0x3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO40_MUX_SEL_PAD_GPIO40_MUX_SEL_VALUE_PORT_CPI0_DATA3 \
  0x4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO40_MUX_SEL_PAD_GPIO40_MUX_SEL_VALUE_PORT_CPI0_DATA4 \
  0x5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO40_MUX_SEL_PAD_GPIO40_MUX_SEL_VALUE_PORT_CPI0_DATA5 \
  0x6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO40_MUX_SEL_PAD_GPIO40_MUX_SEL_VALUE_PORT_CPI0_DATA6 \
  0x7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO40_MUX_SEL_PAD_GPIO40_MUX_SEL_VALUE_PORT_CPI0_DATA7 \
  0x8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO40_MUX_SEL_PAD_GPIO40_MUX_SEL_VALUE_PORT_CPI0_DATA8 \
  0x9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO40_MUX_SEL_PAD_GPIO40_MUX_SEL_VALUE_PORT_CPI0_DATA9 \
  0xa
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO40_MUX_SEL_PAD_GPIO40_MUX_SEL_VALUE_PORT_CPI0_HSYNC \
  0xb
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO40_MUX_SEL_PAD_GPIO40_MUX_SEL_VALUE_PORT_CPI0_PCLK \
  0xc
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO40_MUX_SEL_PAD_GPIO40_MUX_SEL_VALUE_PORT_CPI0_VSYNC \
  0xd
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO40_MUX_SEL_PAD_GPIO40_MUX_SEL_VALUE_PORT_GPIO_GPIO40 \
  0xe
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO40_MUX_SEL_PAD_GPIO40_MUX_SEL_VALUE_PORT_I2C0_SCL \
  0xf
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO40_MUX_SEL_PAD_GPIO40_MUX_SEL_VALUE_PORT_I2C0_SDA \
  0x10
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO40_MUX_SEL_PAD_GPIO40_MUX_SEL_VALUE_PORT_I3C0_PUC \
  0x11
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO40_MUX_SEL_PAD_GPIO40_MUX_SEL_VALUE_PORT_I3C0_SCL \
  0x12
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO40_MUX_SEL_PAD_GPIO40_MUX_SEL_VALUE_PORT_I3C0_SDA \
  0x13
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO40_MUX_SEL_PAD_GPIO40_MUX_SEL_VALUE_PORT_I3C1_PUC \
  0x14
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO40_MUX_SEL_PAD_GPIO40_MUX_SEL_VALUE_PORT_I3C1_SCL \
  0x15
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO40_MUX_SEL_PAD_GPIO40_MUX_SEL_VALUE_PORT_I3C1_SDA \
  0x16
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO40_MUX_SEL_PAD_GPIO40_MUX_SEL_VALUE_PORT_QSPIM0_CSN0 \
  0x17
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO40_MUX_SEL_PAD_GPIO40_MUX_SEL_VALUE_PORT_QSPIM0_CSN1 \
  0x18
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO40_MUX_SEL_PAD_GPIO40_MUX_SEL_VALUE_PORT_QSPIM0_CSN2 \
  0x19
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO40_MUX_SEL_PAD_GPIO40_MUX_SEL_VALUE_PORT_QSPIM0_CSN3 \
  0x1a
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO40_MUX_SEL_PAD_GPIO40_MUX_SEL_VALUE_PORT_QSPIM0_SCK \
  0x1b
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO40_MUX_SEL_PAD_GPIO40_MUX_SEL_VALUE_PORT_QSPIM0_SDIO0 \
  0x1c
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO40_MUX_SEL_PAD_GPIO40_MUX_SEL_VALUE_PORT_QSPIM0_SDIO1 \
  0x1d
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO40_MUX_SEL_PAD_GPIO40_MUX_SEL_VALUE_PORT_QSPIM0_SDIO2 \
  0x1e
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO40_MUX_SEL_PAD_GPIO40_MUX_SEL_VALUE_PORT_QSPIM0_SDIO3 \
  0x1f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO40_MUX_SEL_PAD_GPIO40_MUX_SEL_VALUE_PORT_QSPIS0_CSN \
  0x20
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO40_MUX_SEL_PAD_GPIO40_MUX_SEL_VALUE_PORT_QSPIS0_SCK \
  0x21
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO40_MUX_SEL_PAD_GPIO40_MUX_SEL_VALUE_PORT_QSPIS0_SDIO0 \
  0x22
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO40_MUX_SEL_PAD_GPIO40_MUX_SEL_VALUE_PORT_QSPIS0_SDIO1 \
  0x23
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO40_MUX_SEL_PAD_GPIO40_MUX_SEL_VALUE_PORT_QSPIS0_SDIO2 \
  0x24
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO40_MUX_SEL_PAD_GPIO40_MUX_SEL_VALUE_PORT_QSPIS0_SDIO3 \
  0x25
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO40_MUX_SEL_PAD_GPIO40_MUX_SEL_VALUE_PORT_UART0_RX \
  0x26
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO40_MUX_SEL_PAD_GPIO40_MUX_SEL_VALUE_PORT_UART0_TX \
  0x27

// Pad signal configuration.
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO41_CFG_REG_OFFSET 0x148
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO41_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO41_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO41_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO41_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO41_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO41_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO41_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO41_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO41_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO41_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO41_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio41. The programmed
// value defines which port
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO41_MUX_SEL_REG_OFFSET 0x14c
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO41_MUX_SEL_PAD_GPIO41_MUX_SEL_MASK \
  0x3f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO41_MUX_SEL_PAD_GPIO41_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO41_MUX_SEL_PAD_GPIO41_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO41_MUX_SEL_PAD_GPIO41_MUX_SEL_MASK, .index = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO41_MUX_SEL_PAD_GPIO41_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO41_MUX_SEL_PAD_GPIO41_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO41_MUX_SEL_PAD_GPIO41_MUX_SEL_VALUE_PORT_CPI0_DATA0 \
  0x1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO41_MUX_SEL_PAD_GPIO41_MUX_SEL_VALUE_PORT_CPI0_DATA1 \
  0x2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO41_MUX_SEL_PAD_GPIO41_MUX_SEL_VALUE_PORT_CPI0_DATA2 \
  0x3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO41_MUX_SEL_PAD_GPIO41_MUX_SEL_VALUE_PORT_CPI0_DATA3 \
  0x4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO41_MUX_SEL_PAD_GPIO41_MUX_SEL_VALUE_PORT_CPI0_DATA4 \
  0x5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO41_MUX_SEL_PAD_GPIO41_MUX_SEL_VALUE_PORT_CPI0_DATA5 \
  0x6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO41_MUX_SEL_PAD_GPIO41_MUX_SEL_VALUE_PORT_CPI0_DATA6 \
  0x7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO41_MUX_SEL_PAD_GPIO41_MUX_SEL_VALUE_PORT_CPI0_DATA7 \
  0x8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO41_MUX_SEL_PAD_GPIO41_MUX_SEL_VALUE_PORT_CPI0_DATA8 \
  0x9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO41_MUX_SEL_PAD_GPIO41_MUX_SEL_VALUE_PORT_CPI0_DATA9 \
  0xa
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO41_MUX_SEL_PAD_GPIO41_MUX_SEL_VALUE_PORT_CPI0_HSYNC \
  0xb
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO41_MUX_SEL_PAD_GPIO41_MUX_SEL_VALUE_PORT_CPI0_PCLK \
  0xc
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO41_MUX_SEL_PAD_GPIO41_MUX_SEL_VALUE_PORT_CPI0_VSYNC \
  0xd
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO41_MUX_SEL_PAD_GPIO41_MUX_SEL_VALUE_PORT_GPIO_GPIO41 \
  0xe
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO41_MUX_SEL_PAD_GPIO41_MUX_SEL_VALUE_PORT_I2C0_SCL \
  0xf
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO41_MUX_SEL_PAD_GPIO41_MUX_SEL_VALUE_PORT_I2C0_SDA \
  0x10
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO41_MUX_SEL_PAD_GPIO41_MUX_SEL_VALUE_PORT_I3C0_PUC \
  0x11
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO41_MUX_SEL_PAD_GPIO41_MUX_SEL_VALUE_PORT_I3C0_SCL \
  0x12
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO41_MUX_SEL_PAD_GPIO41_MUX_SEL_VALUE_PORT_I3C0_SDA \
  0x13
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO41_MUX_SEL_PAD_GPIO41_MUX_SEL_VALUE_PORT_I3C1_PUC \
  0x14
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO41_MUX_SEL_PAD_GPIO41_MUX_SEL_VALUE_PORT_I3C1_SCL \
  0x15
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO41_MUX_SEL_PAD_GPIO41_MUX_SEL_VALUE_PORT_I3C1_SDA \
  0x16
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO41_MUX_SEL_PAD_GPIO41_MUX_SEL_VALUE_PORT_QSPIM0_CSN0 \
  0x17
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO41_MUX_SEL_PAD_GPIO41_MUX_SEL_VALUE_PORT_QSPIM0_CSN1 \
  0x18
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO41_MUX_SEL_PAD_GPIO41_MUX_SEL_VALUE_PORT_QSPIM0_CSN2 \
  0x19
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO41_MUX_SEL_PAD_GPIO41_MUX_SEL_VALUE_PORT_QSPIM0_CSN3 \
  0x1a
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO41_MUX_SEL_PAD_GPIO41_MUX_SEL_VALUE_PORT_QSPIM0_SCK \
  0x1b
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO41_MUX_SEL_PAD_GPIO41_MUX_SEL_VALUE_PORT_QSPIM0_SDIO0 \
  0x1c
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO41_MUX_SEL_PAD_GPIO41_MUX_SEL_VALUE_PORT_QSPIM0_SDIO1 \
  0x1d
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO41_MUX_SEL_PAD_GPIO41_MUX_SEL_VALUE_PORT_QSPIM0_SDIO2 \
  0x1e
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO41_MUX_SEL_PAD_GPIO41_MUX_SEL_VALUE_PORT_QSPIM0_SDIO3 \
  0x1f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO41_MUX_SEL_PAD_GPIO41_MUX_SEL_VALUE_PORT_QSPIS0_CSN \
  0x20
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO41_MUX_SEL_PAD_GPIO41_MUX_SEL_VALUE_PORT_QSPIS0_SCK \
  0x21
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO41_MUX_SEL_PAD_GPIO41_MUX_SEL_VALUE_PORT_QSPIS0_SDIO0 \
  0x22
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO41_MUX_SEL_PAD_GPIO41_MUX_SEL_VALUE_PORT_QSPIS0_SDIO1 \
  0x23
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO41_MUX_SEL_PAD_GPIO41_MUX_SEL_VALUE_PORT_QSPIS0_SDIO2 \
  0x24
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO41_MUX_SEL_PAD_GPIO41_MUX_SEL_VALUE_PORT_QSPIS0_SDIO3 \
  0x25
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO41_MUX_SEL_PAD_GPIO41_MUX_SEL_VALUE_PORT_UART0_RX \
  0x26
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO41_MUX_SEL_PAD_GPIO41_MUX_SEL_VALUE_PORT_UART0_TX \
  0x27

// Pad signal configuration.
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO42_CFG_REG_OFFSET 0x150
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO42_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO42_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO42_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO42_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO42_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO42_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO42_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO42_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO42_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO42_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO42_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio42. The programmed
// value defines which port
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO42_MUX_SEL_REG_OFFSET 0x154
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO42_MUX_SEL_PAD_GPIO42_MUX_SEL_MASK \
  0x3f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO42_MUX_SEL_PAD_GPIO42_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO42_MUX_SEL_PAD_GPIO42_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO42_MUX_SEL_PAD_GPIO42_MUX_SEL_MASK, .index = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO42_MUX_SEL_PAD_GPIO42_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO42_MUX_SEL_PAD_GPIO42_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO42_MUX_SEL_PAD_GPIO42_MUX_SEL_VALUE_PORT_CPI0_DATA0 \
  0x1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO42_MUX_SEL_PAD_GPIO42_MUX_SEL_VALUE_PORT_CPI0_DATA1 \
  0x2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO42_MUX_SEL_PAD_GPIO42_MUX_SEL_VALUE_PORT_CPI0_DATA2 \
  0x3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO42_MUX_SEL_PAD_GPIO42_MUX_SEL_VALUE_PORT_CPI0_DATA3 \
  0x4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO42_MUX_SEL_PAD_GPIO42_MUX_SEL_VALUE_PORT_CPI0_DATA4 \
  0x5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO42_MUX_SEL_PAD_GPIO42_MUX_SEL_VALUE_PORT_CPI0_DATA5 \
  0x6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO42_MUX_SEL_PAD_GPIO42_MUX_SEL_VALUE_PORT_CPI0_DATA6 \
  0x7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO42_MUX_SEL_PAD_GPIO42_MUX_SEL_VALUE_PORT_CPI0_DATA7 \
  0x8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO42_MUX_SEL_PAD_GPIO42_MUX_SEL_VALUE_PORT_CPI0_DATA8 \
  0x9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO42_MUX_SEL_PAD_GPIO42_MUX_SEL_VALUE_PORT_CPI0_DATA9 \
  0xa
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO42_MUX_SEL_PAD_GPIO42_MUX_SEL_VALUE_PORT_CPI0_HSYNC \
  0xb
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO42_MUX_SEL_PAD_GPIO42_MUX_SEL_VALUE_PORT_CPI0_PCLK \
  0xc
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO42_MUX_SEL_PAD_GPIO42_MUX_SEL_VALUE_PORT_CPI0_VSYNC \
  0xd
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO42_MUX_SEL_PAD_GPIO42_MUX_SEL_VALUE_PORT_GPIO_GPIO42 \
  0xe
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO42_MUX_SEL_PAD_GPIO42_MUX_SEL_VALUE_PORT_I2C0_SCL \
  0xf
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO42_MUX_SEL_PAD_GPIO42_MUX_SEL_VALUE_PORT_I2C0_SDA \
  0x10
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO42_MUX_SEL_PAD_GPIO42_MUX_SEL_VALUE_PORT_I3C0_PUC \
  0x11
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO42_MUX_SEL_PAD_GPIO42_MUX_SEL_VALUE_PORT_I3C0_SCL \
  0x12
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO42_MUX_SEL_PAD_GPIO42_MUX_SEL_VALUE_PORT_I3C0_SDA \
  0x13
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO42_MUX_SEL_PAD_GPIO42_MUX_SEL_VALUE_PORT_I3C1_PUC \
  0x14
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO42_MUX_SEL_PAD_GPIO42_MUX_SEL_VALUE_PORT_I3C1_SCL \
  0x15
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO42_MUX_SEL_PAD_GPIO42_MUX_SEL_VALUE_PORT_I3C1_SDA \
  0x16
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO42_MUX_SEL_PAD_GPIO42_MUX_SEL_VALUE_PORT_QSPIM0_CSN0 \
  0x17
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO42_MUX_SEL_PAD_GPIO42_MUX_SEL_VALUE_PORT_QSPIM0_CSN1 \
  0x18
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO42_MUX_SEL_PAD_GPIO42_MUX_SEL_VALUE_PORT_QSPIM0_CSN2 \
  0x19
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO42_MUX_SEL_PAD_GPIO42_MUX_SEL_VALUE_PORT_QSPIM0_CSN3 \
  0x1a
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO42_MUX_SEL_PAD_GPIO42_MUX_SEL_VALUE_PORT_QSPIM0_SCK \
  0x1b
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO42_MUX_SEL_PAD_GPIO42_MUX_SEL_VALUE_PORT_QSPIM0_SDIO0 \
  0x1c
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO42_MUX_SEL_PAD_GPIO42_MUX_SEL_VALUE_PORT_QSPIM0_SDIO1 \
  0x1d
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO42_MUX_SEL_PAD_GPIO42_MUX_SEL_VALUE_PORT_QSPIM0_SDIO2 \
  0x1e
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO42_MUX_SEL_PAD_GPIO42_MUX_SEL_VALUE_PORT_QSPIM0_SDIO3 \
  0x1f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO42_MUX_SEL_PAD_GPIO42_MUX_SEL_VALUE_PORT_QSPIS0_CSN \
  0x20
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO42_MUX_SEL_PAD_GPIO42_MUX_SEL_VALUE_PORT_QSPIS0_SCK \
  0x21
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO42_MUX_SEL_PAD_GPIO42_MUX_SEL_VALUE_PORT_QSPIS0_SDIO0 \
  0x22
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO42_MUX_SEL_PAD_GPIO42_MUX_SEL_VALUE_PORT_QSPIS0_SDIO1 \
  0x23
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO42_MUX_SEL_PAD_GPIO42_MUX_SEL_VALUE_PORT_QSPIS0_SDIO2 \
  0x24
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO42_MUX_SEL_PAD_GPIO42_MUX_SEL_VALUE_PORT_QSPIS0_SDIO3 \
  0x25
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO42_MUX_SEL_PAD_GPIO42_MUX_SEL_VALUE_PORT_UART0_RX \
  0x26
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO42_MUX_SEL_PAD_GPIO42_MUX_SEL_VALUE_PORT_UART0_TX \
  0x27

// Pad signal configuration.
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO43_CFG_REG_OFFSET 0x158
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO43_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO43_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO43_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO43_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO43_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO43_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO43_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO43_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO43_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO43_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO43_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio43. The programmed
// value defines which port
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO43_MUX_SEL_REG_OFFSET 0x15c
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO43_MUX_SEL_PAD_GPIO43_MUX_SEL_MASK \
  0x3f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO43_MUX_SEL_PAD_GPIO43_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO43_MUX_SEL_PAD_GPIO43_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO43_MUX_SEL_PAD_GPIO43_MUX_SEL_MASK, .index = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO43_MUX_SEL_PAD_GPIO43_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO43_MUX_SEL_PAD_GPIO43_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO43_MUX_SEL_PAD_GPIO43_MUX_SEL_VALUE_PORT_CPI0_DATA0 \
  0x1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO43_MUX_SEL_PAD_GPIO43_MUX_SEL_VALUE_PORT_CPI0_DATA1 \
  0x2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO43_MUX_SEL_PAD_GPIO43_MUX_SEL_VALUE_PORT_CPI0_DATA2 \
  0x3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO43_MUX_SEL_PAD_GPIO43_MUX_SEL_VALUE_PORT_CPI0_DATA3 \
  0x4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO43_MUX_SEL_PAD_GPIO43_MUX_SEL_VALUE_PORT_CPI0_DATA4 \
  0x5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO43_MUX_SEL_PAD_GPIO43_MUX_SEL_VALUE_PORT_CPI0_DATA5 \
  0x6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO43_MUX_SEL_PAD_GPIO43_MUX_SEL_VALUE_PORT_CPI0_DATA6 \
  0x7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO43_MUX_SEL_PAD_GPIO43_MUX_SEL_VALUE_PORT_CPI0_DATA7 \
  0x8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO43_MUX_SEL_PAD_GPIO43_MUX_SEL_VALUE_PORT_CPI0_DATA8 \
  0x9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO43_MUX_SEL_PAD_GPIO43_MUX_SEL_VALUE_PORT_CPI0_DATA9 \
  0xa
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO43_MUX_SEL_PAD_GPIO43_MUX_SEL_VALUE_PORT_CPI0_HSYNC \
  0xb
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO43_MUX_SEL_PAD_GPIO43_MUX_SEL_VALUE_PORT_CPI0_PCLK \
  0xc
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO43_MUX_SEL_PAD_GPIO43_MUX_SEL_VALUE_PORT_CPI0_VSYNC \
  0xd
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO43_MUX_SEL_PAD_GPIO43_MUX_SEL_VALUE_PORT_GPIO_GPIO43 \
  0xe
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO43_MUX_SEL_PAD_GPIO43_MUX_SEL_VALUE_PORT_I2C0_SCL \
  0xf
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO43_MUX_SEL_PAD_GPIO43_MUX_SEL_VALUE_PORT_I2C0_SDA \
  0x10
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO43_MUX_SEL_PAD_GPIO43_MUX_SEL_VALUE_PORT_I3C0_PUC \
  0x11
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO43_MUX_SEL_PAD_GPIO43_MUX_SEL_VALUE_PORT_I3C0_SCL \
  0x12
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO43_MUX_SEL_PAD_GPIO43_MUX_SEL_VALUE_PORT_I3C0_SDA \
  0x13
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO43_MUX_SEL_PAD_GPIO43_MUX_SEL_VALUE_PORT_I3C1_PUC \
  0x14
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO43_MUX_SEL_PAD_GPIO43_MUX_SEL_VALUE_PORT_I3C1_SCL \
  0x15
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO43_MUX_SEL_PAD_GPIO43_MUX_SEL_VALUE_PORT_I3C1_SDA \
  0x16
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO43_MUX_SEL_PAD_GPIO43_MUX_SEL_VALUE_PORT_QSPIM0_CSN0 \
  0x17
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO43_MUX_SEL_PAD_GPIO43_MUX_SEL_VALUE_PORT_QSPIM0_CSN1 \
  0x18
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO43_MUX_SEL_PAD_GPIO43_MUX_SEL_VALUE_PORT_QSPIM0_CSN2 \
  0x19
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO43_MUX_SEL_PAD_GPIO43_MUX_SEL_VALUE_PORT_QSPIM0_CSN3 \
  0x1a
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO43_MUX_SEL_PAD_GPIO43_MUX_SEL_VALUE_PORT_QSPIM0_SCK \
  0x1b
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO43_MUX_SEL_PAD_GPIO43_MUX_SEL_VALUE_PORT_QSPIM0_SDIO0 \
  0x1c
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO43_MUX_SEL_PAD_GPIO43_MUX_SEL_VALUE_PORT_QSPIM0_SDIO1 \
  0x1d
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO43_MUX_SEL_PAD_GPIO43_MUX_SEL_VALUE_PORT_QSPIM0_SDIO2 \
  0x1e
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO43_MUX_SEL_PAD_GPIO43_MUX_SEL_VALUE_PORT_QSPIM0_SDIO3 \
  0x1f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO43_MUX_SEL_PAD_GPIO43_MUX_SEL_VALUE_PORT_QSPIS0_CSN \
  0x20
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO43_MUX_SEL_PAD_GPIO43_MUX_SEL_VALUE_PORT_QSPIS0_SCK \
  0x21
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO43_MUX_SEL_PAD_GPIO43_MUX_SEL_VALUE_PORT_QSPIS0_SDIO0 \
  0x22
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO43_MUX_SEL_PAD_GPIO43_MUX_SEL_VALUE_PORT_QSPIS0_SDIO1 \
  0x23
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO43_MUX_SEL_PAD_GPIO43_MUX_SEL_VALUE_PORT_QSPIS0_SDIO2 \
  0x24
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO43_MUX_SEL_PAD_GPIO43_MUX_SEL_VALUE_PORT_QSPIS0_SDIO3 \
  0x25
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO43_MUX_SEL_PAD_GPIO43_MUX_SEL_VALUE_PORT_UART0_RX \
  0x26
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO43_MUX_SEL_PAD_GPIO43_MUX_SEL_VALUE_PORT_UART0_TX \
  0x27

// Pad signal configuration.
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO44_CFG_REG_OFFSET 0x160
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO44_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO44_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO44_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO44_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO44_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO44_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO44_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO44_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO44_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO44_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO44_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio44. The programmed
// value defines which port
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO44_MUX_SEL_REG_OFFSET 0x164
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO44_MUX_SEL_PAD_GPIO44_MUX_SEL_MASK \
  0x3f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO44_MUX_SEL_PAD_GPIO44_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO44_MUX_SEL_PAD_GPIO44_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO44_MUX_SEL_PAD_GPIO44_MUX_SEL_MASK, .index = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO44_MUX_SEL_PAD_GPIO44_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO44_MUX_SEL_PAD_GPIO44_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO44_MUX_SEL_PAD_GPIO44_MUX_SEL_VALUE_PORT_CPI0_DATA0 \
  0x1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO44_MUX_SEL_PAD_GPIO44_MUX_SEL_VALUE_PORT_CPI0_DATA1 \
  0x2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO44_MUX_SEL_PAD_GPIO44_MUX_SEL_VALUE_PORT_CPI0_DATA2 \
  0x3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO44_MUX_SEL_PAD_GPIO44_MUX_SEL_VALUE_PORT_CPI0_DATA3 \
  0x4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO44_MUX_SEL_PAD_GPIO44_MUX_SEL_VALUE_PORT_CPI0_DATA4 \
  0x5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO44_MUX_SEL_PAD_GPIO44_MUX_SEL_VALUE_PORT_CPI0_DATA5 \
  0x6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO44_MUX_SEL_PAD_GPIO44_MUX_SEL_VALUE_PORT_CPI0_DATA6 \
  0x7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO44_MUX_SEL_PAD_GPIO44_MUX_SEL_VALUE_PORT_CPI0_DATA7 \
  0x8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO44_MUX_SEL_PAD_GPIO44_MUX_SEL_VALUE_PORT_CPI0_DATA8 \
  0x9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO44_MUX_SEL_PAD_GPIO44_MUX_SEL_VALUE_PORT_CPI0_DATA9 \
  0xa
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO44_MUX_SEL_PAD_GPIO44_MUX_SEL_VALUE_PORT_CPI0_HSYNC \
  0xb
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO44_MUX_SEL_PAD_GPIO44_MUX_SEL_VALUE_PORT_CPI0_PCLK \
  0xc
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO44_MUX_SEL_PAD_GPIO44_MUX_SEL_VALUE_PORT_CPI0_VSYNC \
  0xd
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO44_MUX_SEL_PAD_GPIO44_MUX_SEL_VALUE_PORT_GPIO_GPIO44 \
  0xe
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO44_MUX_SEL_PAD_GPIO44_MUX_SEL_VALUE_PORT_I2C0_SCL \
  0xf
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO44_MUX_SEL_PAD_GPIO44_MUX_SEL_VALUE_PORT_I2C0_SDA \
  0x10
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO44_MUX_SEL_PAD_GPIO44_MUX_SEL_VALUE_PORT_I3C0_PUC \
  0x11
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO44_MUX_SEL_PAD_GPIO44_MUX_SEL_VALUE_PORT_I3C0_SCL \
  0x12
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO44_MUX_SEL_PAD_GPIO44_MUX_SEL_VALUE_PORT_I3C0_SDA \
  0x13
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO44_MUX_SEL_PAD_GPIO44_MUX_SEL_VALUE_PORT_I3C1_PUC \
  0x14
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO44_MUX_SEL_PAD_GPIO44_MUX_SEL_VALUE_PORT_I3C1_SCL \
  0x15
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO44_MUX_SEL_PAD_GPIO44_MUX_SEL_VALUE_PORT_I3C1_SDA \
  0x16
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO44_MUX_SEL_PAD_GPIO44_MUX_SEL_VALUE_PORT_QSPIM0_CSN0 \
  0x17
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO44_MUX_SEL_PAD_GPIO44_MUX_SEL_VALUE_PORT_QSPIM0_CSN1 \
  0x18
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO44_MUX_SEL_PAD_GPIO44_MUX_SEL_VALUE_PORT_QSPIM0_CSN2 \
  0x19
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO44_MUX_SEL_PAD_GPIO44_MUX_SEL_VALUE_PORT_QSPIM0_CSN3 \
  0x1a
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO44_MUX_SEL_PAD_GPIO44_MUX_SEL_VALUE_PORT_QSPIM0_SCK \
  0x1b
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO44_MUX_SEL_PAD_GPIO44_MUX_SEL_VALUE_PORT_QSPIM0_SDIO0 \
  0x1c
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO44_MUX_SEL_PAD_GPIO44_MUX_SEL_VALUE_PORT_QSPIM0_SDIO1 \
  0x1d
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO44_MUX_SEL_PAD_GPIO44_MUX_SEL_VALUE_PORT_QSPIM0_SDIO2 \
  0x1e
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO44_MUX_SEL_PAD_GPIO44_MUX_SEL_VALUE_PORT_QSPIM0_SDIO3 \
  0x1f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO44_MUX_SEL_PAD_GPIO44_MUX_SEL_VALUE_PORT_QSPIS0_CSN \
  0x20
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO44_MUX_SEL_PAD_GPIO44_MUX_SEL_VALUE_PORT_QSPIS0_SCK \
  0x21
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO44_MUX_SEL_PAD_GPIO44_MUX_SEL_VALUE_PORT_QSPIS0_SDIO0 \
  0x22
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO44_MUX_SEL_PAD_GPIO44_MUX_SEL_VALUE_PORT_QSPIS0_SDIO1 \
  0x23
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO44_MUX_SEL_PAD_GPIO44_MUX_SEL_VALUE_PORT_QSPIS0_SDIO2 \
  0x24
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO44_MUX_SEL_PAD_GPIO44_MUX_SEL_VALUE_PORT_QSPIS0_SDIO3 \
  0x25
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO44_MUX_SEL_PAD_GPIO44_MUX_SEL_VALUE_PORT_UART0_RX \
  0x26
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO44_MUX_SEL_PAD_GPIO44_MUX_SEL_VALUE_PORT_UART0_TX \
  0x27

// Pad signal configuration.
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO45_CFG_REG_OFFSET 0x168
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO45_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO45_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO45_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO45_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO45_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO45_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO45_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO45_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO45_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO45_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO45_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio45. The programmed
// value defines which port
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO45_MUX_SEL_REG_OFFSET 0x16c
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO45_MUX_SEL_PAD_GPIO45_MUX_SEL_MASK \
  0x3f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO45_MUX_SEL_PAD_GPIO45_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO45_MUX_SEL_PAD_GPIO45_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO45_MUX_SEL_PAD_GPIO45_MUX_SEL_MASK, .index = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO45_MUX_SEL_PAD_GPIO45_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO45_MUX_SEL_PAD_GPIO45_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO45_MUX_SEL_PAD_GPIO45_MUX_SEL_VALUE_PORT_CPI0_DATA0 \
  0x1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO45_MUX_SEL_PAD_GPIO45_MUX_SEL_VALUE_PORT_CPI0_DATA1 \
  0x2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO45_MUX_SEL_PAD_GPIO45_MUX_SEL_VALUE_PORT_CPI0_DATA2 \
  0x3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO45_MUX_SEL_PAD_GPIO45_MUX_SEL_VALUE_PORT_CPI0_DATA3 \
  0x4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO45_MUX_SEL_PAD_GPIO45_MUX_SEL_VALUE_PORT_CPI0_DATA4 \
  0x5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO45_MUX_SEL_PAD_GPIO45_MUX_SEL_VALUE_PORT_CPI0_DATA5 \
  0x6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO45_MUX_SEL_PAD_GPIO45_MUX_SEL_VALUE_PORT_CPI0_DATA6 \
  0x7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO45_MUX_SEL_PAD_GPIO45_MUX_SEL_VALUE_PORT_CPI0_DATA7 \
  0x8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO45_MUX_SEL_PAD_GPIO45_MUX_SEL_VALUE_PORT_CPI0_DATA8 \
  0x9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO45_MUX_SEL_PAD_GPIO45_MUX_SEL_VALUE_PORT_CPI0_DATA9 \
  0xa
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO45_MUX_SEL_PAD_GPIO45_MUX_SEL_VALUE_PORT_CPI0_HSYNC \
  0xb
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO45_MUX_SEL_PAD_GPIO45_MUX_SEL_VALUE_PORT_CPI0_PCLK \
  0xc
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO45_MUX_SEL_PAD_GPIO45_MUX_SEL_VALUE_PORT_CPI0_VSYNC \
  0xd
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO45_MUX_SEL_PAD_GPIO45_MUX_SEL_VALUE_PORT_GPIO_GPIO45 \
  0xe
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO45_MUX_SEL_PAD_GPIO45_MUX_SEL_VALUE_PORT_I2C0_SCL \
  0xf
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO45_MUX_SEL_PAD_GPIO45_MUX_SEL_VALUE_PORT_I2C0_SDA \
  0x10
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO45_MUX_SEL_PAD_GPIO45_MUX_SEL_VALUE_PORT_I3C0_PUC \
  0x11
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO45_MUX_SEL_PAD_GPIO45_MUX_SEL_VALUE_PORT_I3C0_SCL \
  0x12
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO45_MUX_SEL_PAD_GPIO45_MUX_SEL_VALUE_PORT_I3C0_SDA \
  0x13
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO45_MUX_SEL_PAD_GPIO45_MUX_SEL_VALUE_PORT_I3C1_PUC \
  0x14
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO45_MUX_SEL_PAD_GPIO45_MUX_SEL_VALUE_PORT_I3C1_SCL \
  0x15
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO45_MUX_SEL_PAD_GPIO45_MUX_SEL_VALUE_PORT_I3C1_SDA \
  0x16
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO45_MUX_SEL_PAD_GPIO45_MUX_SEL_VALUE_PORT_QSPIM0_CSN0 \
  0x17
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO45_MUX_SEL_PAD_GPIO45_MUX_SEL_VALUE_PORT_QSPIM0_CSN1 \
  0x18
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO45_MUX_SEL_PAD_GPIO45_MUX_SEL_VALUE_PORT_QSPIM0_CSN2 \
  0x19
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO45_MUX_SEL_PAD_GPIO45_MUX_SEL_VALUE_PORT_QSPIM0_CSN3 \
  0x1a
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO45_MUX_SEL_PAD_GPIO45_MUX_SEL_VALUE_PORT_QSPIM0_SCK \
  0x1b
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO45_MUX_SEL_PAD_GPIO45_MUX_SEL_VALUE_PORT_QSPIM0_SDIO0 \
  0x1c
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO45_MUX_SEL_PAD_GPIO45_MUX_SEL_VALUE_PORT_QSPIM0_SDIO1 \
  0x1d
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO45_MUX_SEL_PAD_GPIO45_MUX_SEL_VALUE_PORT_QSPIM0_SDIO2 \
  0x1e
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO45_MUX_SEL_PAD_GPIO45_MUX_SEL_VALUE_PORT_QSPIM0_SDIO3 \
  0x1f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO45_MUX_SEL_PAD_GPIO45_MUX_SEL_VALUE_PORT_QSPIS0_CSN \
  0x20
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO45_MUX_SEL_PAD_GPIO45_MUX_SEL_VALUE_PORT_QSPIS0_SCK \
  0x21
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO45_MUX_SEL_PAD_GPIO45_MUX_SEL_VALUE_PORT_QSPIS0_SDIO0 \
  0x22
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO45_MUX_SEL_PAD_GPIO45_MUX_SEL_VALUE_PORT_QSPIS0_SDIO1 \
  0x23
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO45_MUX_SEL_PAD_GPIO45_MUX_SEL_VALUE_PORT_QSPIS0_SDIO2 \
  0x24
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO45_MUX_SEL_PAD_GPIO45_MUX_SEL_VALUE_PORT_QSPIS0_SDIO3 \
  0x25
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO45_MUX_SEL_PAD_GPIO45_MUX_SEL_VALUE_PORT_UART0_RX \
  0x26
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO45_MUX_SEL_PAD_GPIO45_MUX_SEL_VALUE_PORT_UART0_TX \
  0x27

// Pad signal configuration.
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO46_CFG_REG_OFFSET 0x170
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO46_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO46_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO46_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO46_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO46_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO46_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO46_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO46_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO46_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO46_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO46_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio46. The programmed
// value defines which port
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO46_MUX_SEL_REG_OFFSET 0x174
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO46_MUX_SEL_PAD_GPIO46_MUX_SEL_MASK \
  0x3f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO46_MUX_SEL_PAD_GPIO46_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO46_MUX_SEL_PAD_GPIO46_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO46_MUX_SEL_PAD_GPIO46_MUX_SEL_MASK, .index = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO46_MUX_SEL_PAD_GPIO46_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO46_MUX_SEL_PAD_GPIO46_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO46_MUX_SEL_PAD_GPIO46_MUX_SEL_VALUE_PORT_CPI0_DATA0 \
  0x1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO46_MUX_SEL_PAD_GPIO46_MUX_SEL_VALUE_PORT_CPI0_DATA1 \
  0x2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO46_MUX_SEL_PAD_GPIO46_MUX_SEL_VALUE_PORT_CPI0_DATA2 \
  0x3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO46_MUX_SEL_PAD_GPIO46_MUX_SEL_VALUE_PORT_CPI0_DATA3 \
  0x4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO46_MUX_SEL_PAD_GPIO46_MUX_SEL_VALUE_PORT_CPI0_DATA4 \
  0x5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO46_MUX_SEL_PAD_GPIO46_MUX_SEL_VALUE_PORT_CPI0_DATA5 \
  0x6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO46_MUX_SEL_PAD_GPIO46_MUX_SEL_VALUE_PORT_CPI0_DATA6 \
  0x7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO46_MUX_SEL_PAD_GPIO46_MUX_SEL_VALUE_PORT_CPI0_DATA7 \
  0x8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO46_MUX_SEL_PAD_GPIO46_MUX_SEL_VALUE_PORT_CPI0_DATA8 \
  0x9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO46_MUX_SEL_PAD_GPIO46_MUX_SEL_VALUE_PORT_CPI0_DATA9 \
  0xa
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO46_MUX_SEL_PAD_GPIO46_MUX_SEL_VALUE_PORT_CPI0_HSYNC \
  0xb
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO46_MUX_SEL_PAD_GPIO46_MUX_SEL_VALUE_PORT_CPI0_PCLK \
  0xc
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO46_MUX_SEL_PAD_GPIO46_MUX_SEL_VALUE_PORT_CPI0_VSYNC \
  0xd
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO46_MUX_SEL_PAD_GPIO46_MUX_SEL_VALUE_PORT_GPIO_GPIO46 \
  0xe
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO46_MUX_SEL_PAD_GPIO46_MUX_SEL_VALUE_PORT_I2C0_SCL \
  0xf
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO46_MUX_SEL_PAD_GPIO46_MUX_SEL_VALUE_PORT_I2C0_SDA \
  0x10
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO46_MUX_SEL_PAD_GPIO46_MUX_SEL_VALUE_PORT_I3C0_PUC \
  0x11
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO46_MUX_SEL_PAD_GPIO46_MUX_SEL_VALUE_PORT_I3C0_SCL \
  0x12
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO46_MUX_SEL_PAD_GPIO46_MUX_SEL_VALUE_PORT_I3C0_SDA \
  0x13
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO46_MUX_SEL_PAD_GPIO46_MUX_SEL_VALUE_PORT_I3C1_PUC \
  0x14
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO46_MUX_SEL_PAD_GPIO46_MUX_SEL_VALUE_PORT_I3C1_SCL \
  0x15
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO46_MUX_SEL_PAD_GPIO46_MUX_SEL_VALUE_PORT_I3C1_SDA \
  0x16
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO46_MUX_SEL_PAD_GPIO46_MUX_SEL_VALUE_PORT_QSPIM0_CSN0 \
  0x17
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO46_MUX_SEL_PAD_GPIO46_MUX_SEL_VALUE_PORT_QSPIM0_CSN1 \
  0x18
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO46_MUX_SEL_PAD_GPIO46_MUX_SEL_VALUE_PORT_QSPIM0_CSN2 \
  0x19
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO46_MUX_SEL_PAD_GPIO46_MUX_SEL_VALUE_PORT_QSPIM0_CSN3 \
  0x1a
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO46_MUX_SEL_PAD_GPIO46_MUX_SEL_VALUE_PORT_QSPIM0_SCK \
  0x1b
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO46_MUX_SEL_PAD_GPIO46_MUX_SEL_VALUE_PORT_QSPIM0_SDIO0 \
  0x1c
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO46_MUX_SEL_PAD_GPIO46_MUX_SEL_VALUE_PORT_QSPIM0_SDIO1 \
  0x1d
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO46_MUX_SEL_PAD_GPIO46_MUX_SEL_VALUE_PORT_QSPIM0_SDIO2 \
  0x1e
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO46_MUX_SEL_PAD_GPIO46_MUX_SEL_VALUE_PORT_QSPIM0_SDIO3 \
  0x1f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO46_MUX_SEL_PAD_GPIO46_MUX_SEL_VALUE_PORT_QSPIS0_CSN \
  0x20
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO46_MUX_SEL_PAD_GPIO46_MUX_SEL_VALUE_PORT_QSPIS0_SCK \
  0x21
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO46_MUX_SEL_PAD_GPIO46_MUX_SEL_VALUE_PORT_QSPIS0_SDIO0 \
  0x22
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO46_MUX_SEL_PAD_GPIO46_MUX_SEL_VALUE_PORT_QSPIS0_SDIO1 \
  0x23
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO46_MUX_SEL_PAD_GPIO46_MUX_SEL_VALUE_PORT_QSPIS0_SDIO2 \
  0x24
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO46_MUX_SEL_PAD_GPIO46_MUX_SEL_VALUE_PORT_QSPIS0_SDIO3 \
  0x25
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO46_MUX_SEL_PAD_GPIO46_MUX_SEL_VALUE_PORT_UART0_RX \
  0x26
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO46_MUX_SEL_PAD_GPIO46_MUX_SEL_VALUE_PORT_UART0_TX \
  0x27

// Pad signal configuration.
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO47_CFG_REG_OFFSET 0x178
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO47_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO47_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO47_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO47_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO47_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO47_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO47_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO47_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO47_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO47_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO47_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio47. The programmed
// value defines which port
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO47_MUX_SEL_REG_OFFSET 0x17c
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO47_MUX_SEL_PAD_GPIO47_MUX_SEL_MASK \
  0x3f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO47_MUX_SEL_PAD_GPIO47_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO47_MUX_SEL_PAD_GPIO47_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO47_MUX_SEL_PAD_GPIO47_MUX_SEL_MASK, .index = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO47_MUX_SEL_PAD_GPIO47_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO47_MUX_SEL_PAD_GPIO47_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO47_MUX_SEL_PAD_GPIO47_MUX_SEL_VALUE_PORT_CPI0_DATA0 \
  0x1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO47_MUX_SEL_PAD_GPIO47_MUX_SEL_VALUE_PORT_CPI0_DATA1 \
  0x2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO47_MUX_SEL_PAD_GPIO47_MUX_SEL_VALUE_PORT_CPI0_DATA2 \
  0x3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO47_MUX_SEL_PAD_GPIO47_MUX_SEL_VALUE_PORT_CPI0_DATA3 \
  0x4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO47_MUX_SEL_PAD_GPIO47_MUX_SEL_VALUE_PORT_CPI0_DATA4 \
  0x5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO47_MUX_SEL_PAD_GPIO47_MUX_SEL_VALUE_PORT_CPI0_DATA5 \
  0x6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO47_MUX_SEL_PAD_GPIO47_MUX_SEL_VALUE_PORT_CPI0_DATA6 \
  0x7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO47_MUX_SEL_PAD_GPIO47_MUX_SEL_VALUE_PORT_CPI0_DATA7 \
  0x8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO47_MUX_SEL_PAD_GPIO47_MUX_SEL_VALUE_PORT_CPI0_DATA8 \
  0x9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO47_MUX_SEL_PAD_GPIO47_MUX_SEL_VALUE_PORT_CPI0_DATA9 \
  0xa
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO47_MUX_SEL_PAD_GPIO47_MUX_SEL_VALUE_PORT_CPI0_HSYNC \
  0xb
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO47_MUX_SEL_PAD_GPIO47_MUX_SEL_VALUE_PORT_CPI0_PCLK \
  0xc
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO47_MUX_SEL_PAD_GPIO47_MUX_SEL_VALUE_PORT_CPI0_VSYNC \
  0xd
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO47_MUX_SEL_PAD_GPIO47_MUX_SEL_VALUE_PORT_GPIO_GPIO47 \
  0xe
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO47_MUX_SEL_PAD_GPIO47_MUX_SEL_VALUE_PORT_I2C0_SCL \
  0xf
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO47_MUX_SEL_PAD_GPIO47_MUX_SEL_VALUE_PORT_I2C0_SDA \
  0x10
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO47_MUX_SEL_PAD_GPIO47_MUX_SEL_VALUE_PORT_I3C0_PUC \
  0x11
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO47_MUX_SEL_PAD_GPIO47_MUX_SEL_VALUE_PORT_I3C0_SCL \
  0x12
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO47_MUX_SEL_PAD_GPIO47_MUX_SEL_VALUE_PORT_I3C0_SDA \
  0x13
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO47_MUX_SEL_PAD_GPIO47_MUX_SEL_VALUE_PORT_I3C1_PUC \
  0x14
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO47_MUX_SEL_PAD_GPIO47_MUX_SEL_VALUE_PORT_I3C1_SCL \
  0x15
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO47_MUX_SEL_PAD_GPIO47_MUX_SEL_VALUE_PORT_I3C1_SDA \
  0x16
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO47_MUX_SEL_PAD_GPIO47_MUX_SEL_VALUE_PORT_QSPIM0_CSN0 \
  0x17
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO47_MUX_SEL_PAD_GPIO47_MUX_SEL_VALUE_PORT_QSPIM0_CSN1 \
  0x18
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO47_MUX_SEL_PAD_GPIO47_MUX_SEL_VALUE_PORT_QSPIM0_CSN2 \
  0x19
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO47_MUX_SEL_PAD_GPIO47_MUX_SEL_VALUE_PORT_QSPIM0_CSN3 \
  0x1a
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO47_MUX_SEL_PAD_GPIO47_MUX_SEL_VALUE_PORT_QSPIM0_SCK \
  0x1b
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO47_MUX_SEL_PAD_GPIO47_MUX_SEL_VALUE_PORT_QSPIM0_SDIO0 \
  0x1c
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO47_MUX_SEL_PAD_GPIO47_MUX_SEL_VALUE_PORT_QSPIM0_SDIO1 \
  0x1d
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO47_MUX_SEL_PAD_GPIO47_MUX_SEL_VALUE_PORT_QSPIM0_SDIO2 \
  0x1e
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO47_MUX_SEL_PAD_GPIO47_MUX_SEL_VALUE_PORT_QSPIM0_SDIO3 \
  0x1f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO47_MUX_SEL_PAD_GPIO47_MUX_SEL_VALUE_PORT_QSPIS0_CSN \
  0x20
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO47_MUX_SEL_PAD_GPIO47_MUX_SEL_VALUE_PORT_QSPIS0_SCK \
  0x21
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO47_MUX_SEL_PAD_GPIO47_MUX_SEL_VALUE_PORT_QSPIS0_SDIO0 \
  0x22
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO47_MUX_SEL_PAD_GPIO47_MUX_SEL_VALUE_PORT_QSPIS0_SDIO1 \
  0x23
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO47_MUX_SEL_PAD_GPIO47_MUX_SEL_VALUE_PORT_QSPIS0_SDIO2 \
  0x24
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO47_MUX_SEL_PAD_GPIO47_MUX_SEL_VALUE_PORT_QSPIS0_SDIO3 \
  0x25
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO47_MUX_SEL_PAD_GPIO47_MUX_SEL_VALUE_PORT_UART0_RX \
  0x26
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO47_MUX_SEL_PAD_GPIO47_MUX_SEL_VALUE_PORT_UART0_TX \
  0x27

// Pad signal configuration.
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO48_CFG_REG_OFFSET 0x180
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO48_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO48_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO48_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO48_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO48_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO48_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO48_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO48_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO48_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO48_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO48_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio48. The programmed
// value defines which port
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO48_MUX_SEL_REG_OFFSET 0x184
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO48_MUX_SEL_PAD_GPIO48_MUX_SEL_MASK \
  0x3f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO48_MUX_SEL_PAD_GPIO48_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO48_MUX_SEL_PAD_GPIO48_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO48_MUX_SEL_PAD_GPIO48_MUX_SEL_MASK, .index = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO48_MUX_SEL_PAD_GPIO48_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO48_MUX_SEL_PAD_GPIO48_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO48_MUX_SEL_PAD_GPIO48_MUX_SEL_VALUE_PORT_CPI0_DATA0 \
  0x1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO48_MUX_SEL_PAD_GPIO48_MUX_SEL_VALUE_PORT_CPI0_DATA1 \
  0x2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO48_MUX_SEL_PAD_GPIO48_MUX_SEL_VALUE_PORT_CPI0_DATA2 \
  0x3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO48_MUX_SEL_PAD_GPIO48_MUX_SEL_VALUE_PORT_CPI0_DATA3 \
  0x4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO48_MUX_SEL_PAD_GPIO48_MUX_SEL_VALUE_PORT_CPI0_DATA4 \
  0x5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO48_MUX_SEL_PAD_GPIO48_MUX_SEL_VALUE_PORT_CPI0_DATA5 \
  0x6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO48_MUX_SEL_PAD_GPIO48_MUX_SEL_VALUE_PORT_CPI0_DATA6 \
  0x7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO48_MUX_SEL_PAD_GPIO48_MUX_SEL_VALUE_PORT_CPI0_DATA7 \
  0x8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO48_MUX_SEL_PAD_GPIO48_MUX_SEL_VALUE_PORT_CPI0_DATA8 \
  0x9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO48_MUX_SEL_PAD_GPIO48_MUX_SEL_VALUE_PORT_CPI0_DATA9 \
  0xa
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO48_MUX_SEL_PAD_GPIO48_MUX_SEL_VALUE_PORT_CPI0_HSYNC \
  0xb
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO48_MUX_SEL_PAD_GPIO48_MUX_SEL_VALUE_PORT_CPI0_PCLK \
  0xc
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO48_MUX_SEL_PAD_GPIO48_MUX_SEL_VALUE_PORT_CPI0_VSYNC \
  0xd
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO48_MUX_SEL_PAD_GPIO48_MUX_SEL_VALUE_PORT_GPIO_GPIO48 \
  0xe
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO48_MUX_SEL_PAD_GPIO48_MUX_SEL_VALUE_PORT_I2C0_SCL \
  0xf
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO48_MUX_SEL_PAD_GPIO48_MUX_SEL_VALUE_PORT_I2C0_SDA \
  0x10
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO48_MUX_SEL_PAD_GPIO48_MUX_SEL_VALUE_PORT_I3C0_PUC \
  0x11
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO48_MUX_SEL_PAD_GPIO48_MUX_SEL_VALUE_PORT_I3C0_SCL \
  0x12
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO48_MUX_SEL_PAD_GPIO48_MUX_SEL_VALUE_PORT_I3C0_SDA \
  0x13
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO48_MUX_SEL_PAD_GPIO48_MUX_SEL_VALUE_PORT_I3C1_PUC \
  0x14
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO48_MUX_SEL_PAD_GPIO48_MUX_SEL_VALUE_PORT_I3C1_SCL \
  0x15
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO48_MUX_SEL_PAD_GPIO48_MUX_SEL_VALUE_PORT_I3C1_SDA \
  0x16
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO48_MUX_SEL_PAD_GPIO48_MUX_SEL_VALUE_PORT_QSPIM0_CSN0 \
  0x17
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO48_MUX_SEL_PAD_GPIO48_MUX_SEL_VALUE_PORT_QSPIM0_CSN1 \
  0x18
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO48_MUX_SEL_PAD_GPIO48_MUX_SEL_VALUE_PORT_QSPIM0_CSN2 \
  0x19
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO48_MUX_SEL_PAD_GPIO48_MUX_SEL_VALUE_PORT_QSPIM0_CSN3 \
  0x1a
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO48_MUX_SEL_PAD_GPIO48_MUX_SEL_VALUE_PORT_QSPIM0_SCK \
  0x1b
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO48_MUX_SEL_PAD_GPIO48_MUX_SEL_VALUE_PORT_QSPIM0_SDIO0 \
  0x1c
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO48_MUX_SEL_PAD_GPIO48_MUX_SEL_VALUE_PORT_QSPIM0_SDIO1 \
  0x1d
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO48_MUX_SEL_PAD_GPIO48_MUX_SEL_VALUE_PORT_QSPIM0_SDIO2 \
  0x1e
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO48_MUX_SEL_PAD_GPIO48_MUX_SEL_VALUE_PORT_QSPIM0_SDIO3 \
  0x1f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO48_MUX_SEL_PAD_GPIO48_MUX_SEL_VALUE_PORT_QSPIS0_CSN \
  0x20
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO48_MUX_SEL_PAD_GPIO48_MUX_SEL_VALUE_PORT_QSPIS0_SCK \
  0x21
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO48_MUX_SEL_PAD_GPIO48_MUX_SEL_VALUE_PORT_QSPIS0_SDIO0 \
  0x22
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO48_MUX_SEL_PAD_GPIO48_MUX_SEL_VALUE_PORT_QSPIS0_SDIO1 \
  0x23
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO48_MUX_SEL_PAD_GPIO48_MUX_SEL_VALUE_PORT_QSPIS0_SDIO2 \
  0x24
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO48_MUX_SEL_PAD_GPIO48_MUX_SEL_VALUE_PORT_QSPIS0_SDIO3 \
  0x25
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO48_MUX_SEL_PAD_GPIO48_MUX_SEL_VALUE_PORT_UART0_RX \
  0x26
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO48_MUX_SEL_PAD_GPIO48_MUX_SEL_VALUE_PORT_UART0_TX \
  0x27

// Pad signal configuration.
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO49_CFG_REG_OFFSET 0x188
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO49_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO49_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO49_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO49_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO49_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO49_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO49_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO49_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO49_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO49_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO49_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio49. The programmed
// value defines which port
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO49_MUX_SEL_REG_OFFSET 0x18c
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO49_MUX_SEL_PAD_GPIO49_MUX_SEL_MASK \
  0x3f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO49_MUX_SEL_PAD_GPIO49_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO49_MUX_SEL_PAD_GPIO49_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO49_MUX_SEL_PAD_GPIO49_MUX_SEL_MASK, .index = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO49_MUX_SEL_PAD_GPIO49_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO49_MUX_SEL_PAD_GPIO49_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO49_MUX_SEL_PAD_GPIO49_MUX_SEL_VALUE_PORT_CPI0_DATA0 \
  0x1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO49_MUX_SEL_PAD_GPIO49_MUX_SEL_VALUE_PORT_CPI0_DATA1 \
  0x2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO49_MUX_SEL_PAD_GPIO49_MUX_SEL_VALUE_PORT_CPI0_DATA2 \
  0x3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO49_MUX_SEL_PAD_GPIO49_MUX_SEL_VALUE_PORT_CPI0_DATA3 \
  0x4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO49_MUX_SEL_PAD_GPIO49_MUX_SEL_VALUE_PORT_CPI0_DATA4 \
  0x5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO49_MUX_SEL_PAD_GPIO49_MUX_SEL_VALUE_PORT_CPI0_DATA5 \
  0x6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO49_MUX_SEL_PAD_GPIO49_MUX_SEL_VALUE_PORT_CPI0_DATA6 \
  0x7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO49_MUX_SEL_PAD_GPIO49_MUX_SEL_VALUE_PORT_CPI0_DATA7 \
  0x8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO49_MUX_SEL_PAD_GPIO49_MUX_SEL_VALUE_PORT_CPI0_DATA8 \
  0x9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO49_MUX_SEL_PAD_GPIO49_MUX_SEL_VALUE_PORT_CPI0_DATA9 \
  0xa
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO49_MUX_SEL_PAD_GPIO49_MUX_SEL_VALUE_PORT_CPI0_HSYNC \
  0xb
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO49_MUX_SEL_PAD_GPIO49_MUX_SEL_VALUE_PORT_CPI0_PCLK \
  0xc
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO49_MUX_SEL_PAD_GPIO49_MUX_SEL_VALUE_PORT_CPI0_VSYNC \
  0xd
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO49_MUX_SEL_PAD_GPIO49_MUX_SEL_VALUE_PORT_GPIO_GPIO49 \
  0xe
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO49_MUX_SEL_PAD_GPIO49_MUX_SEL_VALUE_PORT_I2C0_SCL \
  0xf
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO49_MUX_SEL_PAD_GPIO49_MUX_SEL_VALUE_PORT_I2C0_SDA \
  0x10
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO49_MUX_SEL_PAD_GPIO49_MUX_SEL_VALUE_PORT_I3C0_PUC \
  0x11
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO49_MUX_SEL_PAD_GPIO49_MUX_SEL_VALUE_PORT_I3C0_SCL \
  0x12
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO49_MUX_SEL_PAD_GPIO49_MUX_SEL_VALUE_PORT_I3C0_SDA \
  0x13
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO49_MUX_SEL_PAD_GPIO49_MUX_SEL_VALUE_PORT_I3C1_PUC \
  0x14
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO49_MUX_SEL_PAD_GPIO49_MUX_SEL_VALUE_PORT_I3C1_SCL \
  0x15
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO49_MUX_SEL_PAD_GPIO49_MUX_SEL_VALUE_PORT_I3C1_SDA \
  0x16
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO49_MUX_SEL_PAD_GPIO49_MUX_SEL_VALUE_PORT_QSPIM0_CSN0 \
  0x17
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO49_MUX_SEL_PAD_GPIO49_MUX_SEL_VALUE_PORT_QSPIM0_CSN1 \
  0x18
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO49_MUX_SEL_PAD_GPIO49_MUX_SEL_VALUE_PORT_QSPIM0_CSN2 \
  0x19
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO49_MUX_SEL_PAD_GPIO49_MUX_SEL_VALUE_PORT_QSPIM0_CSN3 \
  0x1a
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO49_MUX_SEL_PAD_GPIO49_MUX_SEL_VALUE_PORT_QSPIM0_SCK \
  0x1b
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO49_MUX_SEL_PAD_GPIO49_MUX_SEL_VALUE_PORT_QSPIM0_SDIO0 \
  0x1c
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO49_MUX_SEL_PAD_GPIO49_MUX_SEL_VALUE_PORT_QSPIM0_SDIO1 \
  0x1d
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO49_MUX_SEL_PAD_GPIO49_MUX_SEL_VALUE_PORT_QSPIM0_SDIO2 \
  0x1e
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO49_MUX_SEL_PAD_GPIO49_MUX_SEL_VALUE_PORT_QSPIM0_SDIO3 \
  0x1f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO49_MUX_SEL_PAD_GPIO49_MUX_SEL_VALUE_PORT_QSPIS0_CSN \
  0x20
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO49_MUX_SEL_PAD_GPIO49_MUX_SEL_VALUE_PORT_QSPIS0_SCK \
  0x21
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO49_MUX_SEL_PAD_GPIO49_MUX_SEL_VALUE_PORT_QSPIS0_SDIO0 \
  0x22
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO49_MUX_SEL_PAD_GPIO49_MUX_SEL_VALUE_PORT_QSPIS0_SDIO1 \
  0x23
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO49_MUX_SEL_PAD_GPIO49_MUX_SEL_VALUE_PORT_QSPIS0_SDIO2 \
  0x24
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO49_MUX_SEL_PAD_GPIO49_MUX_SEL_VALUE_PORT_QSPIS0_SDIO3 \
  0x25
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO49_MUX_SEL_PAD_GPIO49_MUX_SEL_VALUE_PORT_UART0_RX \
  0x26
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO49_MUX_SEL_PAD_GPIO49_MUX_SEL_VALUE_PORT_UART0_TX \
  0x27

// Pad signal configuration.
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO50_CFG_REG_OFFSET 0x190
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO50_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO50_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO50_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO50_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO50_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO50_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO50_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO50_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO50_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO50_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO50_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio50. The programmed
// value defines which port
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO50_MUX_SEL_REG_OFFSET 0x194
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO50_MUX_SEL_PAD_GPIO50_MUX_SEL_MASK \
  0x3f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO50_MUX_SEL_PAD_GPIO50_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO50_MUX_SEL_PAD_GPIO50_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO50_MUX_SEL_PAD_GPIO50_MUX_SEL_MASK, .index = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO50_MUX_SEL_PAD_GPIO50_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO50_MUX_SEL_PAD_GPIO50_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO50_MUX_SEL_PAD_GPIO50_MUX_SEL_VALUE_PORT_CPI0_DATA0 \
  0x1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO50_MUX_SEL_PAD_GPIO50_MUX_SEL_VALUE_PORT_CPI0_DATA1 \
  0x2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO50_MUX_SEL_PAD_GPIO50_MUX_SEL_VALUE_PORT_CPI0_DATA2 \
  0x3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO50_MUX_SEL_PAD_GPIO50_MUX_SEL_VALUE_PORT_CPI0_DATA3 \
  0x4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO50_MUX_SEL_PAD_GPIO50_MUX_SEL_VALUE_PORT_CPI0_DATA4 \
  0x5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO50_MUX_SEL_PAD_GPIO50_MUX_SEL_VALUE_PORT_CPI0_DATA5 \
  0x6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO50_MUX_SEL_PAD_GPIO50_MUX_SEL_VALUE_PORT_CPI0_DATA6 \
  0x7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO50_MUX_SEL_PAD_GPIO50_MUX_SEL_VALUE_PORT_CPI0_DATA7 \
  0x8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO50_MUX_SEL_PAD_GPIO50_MUX_SEL_VALUE_PORT_CPI0_DATA8 \
  0x9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO50_MUX_SEL_PAD_GPIO50_MUX_SEL_VALUE_PORT_CPI0_DATA9 \
  0xa
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO50_MUX_SEL_PAD_GPIO50_MUX_SEL_VALUE_PORT_CPI0_HSYNC \
  0xb
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO50_MUX_SEL_PAD_GPIO50_MUX_SEL_VALUE_PORT_CPI0_PCLK \
  0xc
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO50_MUX_SEL_PAD_GPIO50_MUX_SEL_VALUE_PORT_CPI0_VSYNC \
  0xd
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO50_MUX_SEL_PAD_GPIO50_MUX_SEL_VALUE_PORT_GPIO_GPIO50 \
  0xe
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO50_MUX_SEL_PAD_GPIO50_MUX_SEL_VALUE_PORT_I2C0_SCL \
  0xf
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO50_MUX_SEL_PAD_GPIO50_MUX_SEL_VALUE_PORT_I2C0_SDA \
  0x10
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO50_MUX_SEL_PAD_GPIO50_MUX_SEL_VALUE_PORT_I3C0_PUC \
  0x11
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO50_MUX_SEL_PAD_GPIO50_MUX_SEL_VALUE_PORT_I3C0_SCL \
  0x12
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO50_MUX_SEL_PAD_GPIO50_MUX_SEL_VALUE_PORT_I3C0_SDA \
  0x13
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO50_MUX_SEL_PAD_GPIO50_MUX_SEL_VALUE_PORT_I3C1_PUC \
  0x14
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO50_MUX_SEL_PAD_GPIO50_MUX_SEL_VALUE_PORT_I3C1_SCL \
  0x15
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO50_MUX_SEL_PAD_GPIO50_MUX_SEL_VALUE_PORT_I3C1_SDA \
  0x16
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO50_MUX_SEL_PAD_GPIO50_MUX_SEL_VALUE_PORT_QSPIM0_CSN0 \
  0x17
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO50_MUX_SEL_PAD_GPIO50_MUX_SEL_VALUE_PORT_QSPIM0_CSN1 \
  0x18
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO50_MUX_SEL_PAD_GPIO50_MUX_SEL_VALUE_PORT_QSPIM0_CSN2 \
  0x19
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO50_MUX_SEL_PAD_GPIO50_MUX_SEL_VALUE_PORT_QSPIM0_CSN3 \
  0x1a
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO50_MUX_SEL_PAD_GPIO50_MUX_SEL_VALUE_PORT_QSPIM0_SCK \
  0x1b
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO50_MUX_SEL_PAD_GPIO50_MUX_SEL_VALUE_PORT_QSPIM0_SDIO0 \
  0x1c
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO50_MUX_SEL_PAD_GPIO50_MUX_SEL_VALUE_PORT_QSPIM0_SDIO1 \
  0x1d
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO50_MUX_SEL_PAD_GPIO50_MUX_SEL_VALUE_PORT_QSPIM0_SDIO2 \
  0x1e
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO50_MUX_SEL_PAD_GPIO50_MUX_SEL_VALUE_PORT_QSPIM0_SDIO3 \
  0x1f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO50_MUX_SEL_PAD_GPIO50_MUX_SEL_VALUE_PORT_QSPIS0_CSN \
  0x20
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO50_MUX_SEL_PAD_GPIO50_MUX_SEL_VALUE_PORT_QSPIS0_SCK \
  0x21
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO50_MUX_SEL_PAD_GPIO50_MUX_SEL_VALUE_PORT_QSPIS0_SDIO0 \
  0x22
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO50_MUX_SEL_PAD_GPIO50_MUX_SEL_VALUE_PORT_QSPIS0_SDIO1 \
  0x23
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO50_MUX_SEL_PAD_GPIO50_MUX_SEL_VALUE_PORT_QSPIS0_SDIO2 \
  0x24
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO50_MUX_SEL_PAD_GPIO50_MUX_SEL_VALUE_PORT_QSPIS0_SDIO3 \
  0x25
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO50_MUX_SEL_PAD_GPIO50_MUX_SEL_VALUE_PORT_UART0_RX \
  0x26
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO50_MUX_SEL_PAD_GPIO50_MUX_SEL_VALUE_PORT_UART0_TX \
  0x27

// Pad signal configuration.
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO51_CFG_REG_OFFSET 0x198
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO51_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO51_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO51_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO51_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO51_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO51_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO51_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO51_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO51_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO51_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO51_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio51. The programmed
// value defines which port
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO51_MUX_SEL_REG_OFFSET 0x19c
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO51_MUX_SEL_PAD_GPIO51_MUX_SEL_MASK \
  0x3f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO51_MUX_SEL_PAD_GPIO51_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO51_MUX_SEL_PAD_GPIO51_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO51_MUX_SEL_PAD_GPIO51_MUX_SEL_MASK, .index = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO51_MUX_SEL_PAD_GPIO51_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO51_MUX_SEL_PAD_GPIO51_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO51_MUX_SEL_PAD_GPIO51_MUX_SEL_VALUE_PORT_CPI0_DATA0 \
  0x1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO51_MUX_SEL_PAD_GPIO51_MUX_SEL_VALUE_PORT_CPI0_DATA1 \
  0x2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO51_MUX_SEL_PAD_GPIO51_MUX_SEL_VALUE_PORT_CPI0_DATA2 \
  0x3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO51_MUX_SEL_PAD_GPIO51_MUX_SEL_VALUE_PORT_CPI0_DATA3 \
  0x4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO51_MUX_SEL_PAD_GPIO51_MUX_SEL_VALUE_PORT_CPI0_DATA4 \
  0x5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO51_MUX_SEL_PAD_GPIO51_MUX_SEL_VALUE_PORT_CPI0_DATA5 \
  0x6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO51_MUX_SEL_PAD_GPIO51_MUX_SEL_VALUE_PORT_CPI0_DATA6 \
  0x7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO51_MUX_SEL_PAD_GPIO51_MUX_SEL_VALUE_PORT_CPI0_DATA7 \
  0x8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO51_MUX_SEL_PAD_GPIO51_MUX_SEL_VALUE_PORT_CPI0_DATA8 \
  0x9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO51_MUX_SEL_PAD_GPIO51_MUX_SEL_VALUE_PORT_CPI0_DATA9 \
  0xa
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO51_MUX_SEL_PAD_GPIO51_MUX_SEL_VALUE_PORT_CPI0_HSYNC \
  0xb
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO51_MUX_SEL_PAD_GPIO51_MUX_SEL_VALUE_PORT_CPI0_PCLK \
  0xc
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO51_MUX_SEL_PAD_GPIO51_MUX_SEL_VALUE_PORT_CPI0_VSYNC \
  0xd
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO51_MUX_SEL_PAD_GPIO51_MUX_SEL_VALUE_PORT_GPIO_GPIO51 \
  0xe
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO51_MUX_SEL_PAD_GPIO51_MUX_SEL_VALUE_PORT_I2C0_SCL \
  0xf
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO51_MUX_SEL_PAD_GPIO51_MUX_SEL_VALUE_PORT_I2C0_SDA \
  0x10
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO51_MUX_SEL_PAD_GPIO51_MUX_SEL_VALUE_PORT_I3C0_PUC \
  0x11
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO51_MUX_SEL_PAD_GPIO51_MUX_SEL_VALUE_PORT_I3C0_SCL \
  0x12
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO51_MUX_SEL_PAD_GPIO51_MUX_SEL_VALUE_PORT_I3C0_SDA \
  0x13
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO51_MUX_SEL_PAD_GPIO51_MUX_SEL_VALUE_PORT_I3C1_PUC \
  0x14
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO51_MUX_SEL_PAD_GPIO51_MUX_SEL_VALUE_PORT_I3C1_SCL \
  0x15
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO51_MUX_SEL_PAD_GPIO51_MUX_SEL_VALUE_PORT_I3C1_SDA \
  0x16
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO51_MUX_SEL_PAD_GPIO51_MUX_SEL_VALUE_PORT_QSPIM0_CSN0 \
  0x17
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO51_MUX_SEL_PAD_GPIO51_MUX_SEL_VALUE_PORT_QSPIM0_CSN1 \
  0x18
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO51_MUX_SEL_PAD_GPIO51_MUX_SEL_VALUE_PORT_QSPIM0_CSN2 \
  0x19
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO51_MUX_SEL_PAD_GPIO51_MUX_SEL_VALUE_PORT_QSPIM0_CSN3 \
  0x1a
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO51_MUX_SEL_PAD_GPIO51_MUX_SEL_VALUE_PORT_QSPIM0_SCK \
  0x1b
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO51_MUX_SEL_PAD_GPIO51_MUX_SEL_VALUE_PORT_QSPIM0_SDIO0 \
  0x1c
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO51_MUX_SEL_PAD_GPIO51_MUX_SEL_VALUE_PORT_QSPIM0_SDIO1 \
  0x1d
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO51_MUX_SEL_PAD_GPIO51_MUX_SEL_VALUE_PORT_QSPIM0_SDIO2 \
  0x1e
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO51_MUX_SEL_PAD_GPIO51_MUX_SEL_VALUE_PORT_QSPIM0_SDIO3 \
  0x1f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO51_MUX_SEL_PAD_GPIO51_MUX_SEL_VALUE_PORT_QSPIS0_CSN \
  0x20
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO51_MUX_SEL_PAD_GPIO51_MUX_SEL_VALUE_PORT_QSPIS0_SCK \
  0x21
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO51_MUX_SEL_PAD_GPIO51_MUX_SEL_VALUE_PORT_QSPIS0_SDIO0 \
  0x22
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO51_MUX_SEL_PAD_GPIO51_MUX_SEL_VALUE_PORT_QSPIS0_SDIO1 \
  0x23
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO51_MUX_SEL_PAD_GPIO51_MUX_SEL_VALUE_PORT_QSPIS0_SDIO2 \
  0x24
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO51_MUX_SEL_PAD_GPIO51_MUX_SEL_VALUE_PORT_QSPIS0_SDIO3 \
  0x25
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO51_MUX_SEL_PAD_GPIO51_MUX_SEL_VALUE_PORT_UART0_RX \
  0x26
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO51_MUX_SEL_PAD_GPIO51_MUX_SEL_VALUE_PORT_UART0_TX \
  0x27

// Pad signal configuration.
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO52_CFG_REG_OFFSET 0x1a0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO52_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO52_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO52_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO52_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO52_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO52_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO52_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO52_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO52_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO52_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO52_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio52. The programmed
// value defines which port
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO52_MUX_SEL_REG_OFFSET 0x1a4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO52_MUX_SEL_PAD_GPIO52_MUX_SEL_MASK \
  0x3f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO52_MUX_SEL_PAD_GPIO52_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO52_MUX_SEL_PAD_GPIO52_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO52_MUX_SEL_PAD_GPIO52_MUX_SEL_MASK, .index = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO52_MUX_SEL_PAD_GPIO52_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO52_MUX_SEL_PAD_GPIO52_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO52_MUX_SEL_PAD_GPIO52_MUX_SEL_VALUE_PORT_CPI0_DATA0 \
  0x1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO52_MUX_SEL_PAD_GPIO52_MUX_SEL_VALUE_PORT_CPI0_DATA1 \
  0x2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO52_MUX_SEL_PAD_GPIO52_MUX_SEL_VALUE_PORT_CPI0_DATA2 \
  0x3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO52_MUX_SEL_PAD_GPIO52_MUX_SEL_VALUE_PORT_CPI0_DATA3 \
  0x4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO52_MUX_SEL_PAD_GPIO52_MUX_SEL_VALUE_PORT_CPI0_DATA4 \
  0x5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO52_MUX_SEL_PAD_GPIO52_MUX_SEL_VALUE_PORT_CPI0_DATA5 \
  0x6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO52_MUX_SEL_PAD_GPIO52_MUX_SEL_VALUE_PORT_CPI0_DATA6 \
  0x7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO52_MUX_SEL_PAD_GPIO52_MUX_SEL_VALUE_PORT_CPI0_DATA7 \
  0x8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO52_MUX_SEL_PAD_GPIO52_MUX_SEL_VALUE_PORT_CPI0_DATA8 \
  0x9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO52_MUX_SEL_PAD_GPIO52_MUX_SEL_VALUE_PORT_CPI0_DATA9 \
  0xa
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO52_MUX_SEL_PAD_GPIO52_MUX_SEL_VALUE_PORT_CPI0_HSYNC \
  0xb
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO52_MUX_SEL_PAD_GPIO52_MUX_SEL_VALUE_PORT_CPI0_PCLK \
  0xc
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO52_MUX_SEL_PAD_GPIO52_MUX_SEL_VALUE_PORT_CPI0_VSYNC \
  0xd
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO52_MUX_SEL_PAD_GPIO52_MUX_SEL_VALUE_PORT_GPIO_GPIO52 \
  0xe
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO52_MUX_SEL_PAD_GPIO52_MUX_SEL_VALUE_PORT_I2C0_SCL \
  0xf
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO52_MUX_SEL_PAD_GPIO52_MUX_SEL_VALUE_PORT_I2C0_SDA \
  0x10
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO52_MUX_SEL_PAD_GPIO52_MUX_SEL_VALUE_PORT_I3C0_PUC \
  0x11
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO52_MUX_SEL_PAD_GPIO52_MUX_SEL_VALUE_PORT_I3C0_SCL \
  0x12
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO52_MUX_SEL_PAD_GPIO52_MUX_SEL_VALUE_PORT_I3C0_SDA \
  0x13
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO52_MUX_SEL_PAD_GPIO52_MUX_SEL_VALUE_PORT_I3C1_PUC \
  0x14
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO52_MUX_SEL_PAD_GPIO52_MUX_SEL_VALUE_PORT_I3C1_SCL \
  0x15
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO52_MUX_SEL_PAD_GPIO52_MUX_SEL_VALUE_PORT_I3C1_SDA \
  0x16
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO52_MUX_SEL_PAD_GPIO52_MUX_SEL_VALUE_PORT_QSPIM0_CSN0 \
  0x17
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO52_MUX_SEL_PAD_GPIO52_MUX_SEL_VALUE_PORT_QSPIM0_CSN1 \
  0x18
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO52_MUX_SEL_PAD_GPIO52_MUX_SEL_VALUE_PORT_QSPIM0_CSN2 \
  0x19
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO52_MUX_SEL_PAD_GPIO52_MUX_SEL_VALUE_PORT_QSPIM0_CSN3 \
  0x1a
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO52_MUX_SEL_PAD_GPIO52_MUX_SEL_VALUE_PORT_QSPIM0_SCK \
  0x1b
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO52_MUX_SEL_PAD_GPIO52_MUX_SEL_VALUE_PORT_QSPIM0_SDIO0 \
  0x1c
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO52_MUX_SEL_PAD_GPIO52_MUX_SEL_VALUE_PORT_QSPIM0_SDIO1 \
  0x1d
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO52_MUX_SEL_PAD_GPIO52_MUX_SEL_VALUE_PORT_QSPIM0_SDIO2 \
  0x1e
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO52_MUX_SEL_PAD_GPIO52_MUX_SEL_VALUE_PORT_QSPIM0_SDIO3 \
  0x1f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO52_MUX_SEL_PAD_GPIO52_MUX_SEL_VALUE_PORT_QSPIS0_CSN \
  0x20
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO52_MUX_SEL_PAD_GPIO52_MUX_SEL_VALUE_PORT_QSPIS0_SCK \
  0x21
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO52_MUX_SEL_PAD_GPIO52_MUX_SEL_VALUE_PORT_QSPIS0_SDIO0 \
  0x22
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO52_MUX_SEL_PAD_GPIO52_MUX_SEL_VALUE_PORT_QSPIS0_SDIO1 \
  0x23
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO52_MUX_SEL_PAD_GPIO52_MUX_SEL_VALUE_PORT_QSPIS0_SDIO2 \
  0x24
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO52_MUX_SEL_PAD_GPIO52_MUX_SEL_VALUE_PORT_QSPIS0_SDIO3 \
  0x25
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO52_MUX_SEL_PAD_GPIO52_MUX_SEL_VALUE_PORT_UART0_RX \
  0x26
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO52_MUX_SEL_PAD_GPIO52_MUX_SEL_VALUE_PORT_UART0_TX \
  0x27

// Pad signal configuration.
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO53_CFG_REG_OFFSET 0x1a8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO53_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO53_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO53_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO53_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO53_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO53_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO53_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO53_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO53_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO53_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO53_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio53. The programmed
// value defines which port
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO53_MUX_SEL_REG_OFFSET 0x1ac
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO53_MUX_SEL_PAD_GPIO53_MUX_SEL_MASK \
  0x3f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO53_MUX_SEL_PAD_GPIO53_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO53_MUX_SEL_PAD_GPIO53_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO53_MUX_SEL_PAD_GPIO53_MUX_SEL_MASK, .index = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO53_MUX_SEL_PAD_GPIO53_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO53_MUX_SEL_PAD_GPIO53_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO53_MUX_SEL_PAD_GPIO53_MUX_SEL_VALUE_PORT_CPI0_DATA0 \
  0x1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO53_MUX_SEL_PAD_GPIO53_MUX_SEL_VALUE_PORT_CPI0_DATA1 \
  0x2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO53_MUX_SEL_PAD_GPIO53_MUX_SEL_VALUE_PORT_CPI0_DATA2 \
  0x3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO53_MUX_SEL_PAD_GPIO53_MUX_SEL_VALUE_PORT_CPI0_DATA3 \
  0x4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO53_MUX_SEL_PAD_GPIO53_MUX_SEL_VALUE_PORT_CPI0_DATA4 \
  0x5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO53_MUX_SEL_PAD_GPIO53_MUX_SEL_VALUE_PORT_CPI0_DATA5 \
  0x6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO53_MUX_SEL_PAD_GPIO53_MUX_SEL_VALUE_PORT_CPI0_DATA6 \
  0x7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO53_MUX_SEL_PAD_GPIO53_MUX_SEL_VALUE_PORT_CPI0_DATA7 \
  0x8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO53_MUX_SEL_PAD_GPIO53_MUX_SEL_VALUE_PORT_CPI0_DATA8 \
  0x9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO53_MUX_SEL_PAD_GPIO53_MUX_SEL_VALUE_PORT_CPI0_DATA9 \
  0xa
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO53_MUX_SEL_PAD_GPIO53_MUX_SEL_VALUE_PORT_CPI0_HSYNC \
  0xb
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO53_MUX_SEL_PAD_GPIO53_MUX_SEL_VALUE_PORT_CPI0_PCLK \
  0xc
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO53_MUX_SEL_PAD_GPIO53_MUX_SEL_VALUE_PORT_CPI0_VSYNC \
  0xd
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO53_MUX_SEL_PAD_GPIO53_MUX_SEL_VALUE_PORT_GPIO_GPIO53 \
  0xe
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO53_MUX_SEL_PAD_GPIO53_MUX_SEL_VALUE_PORT_I2C0_SCL \
  0xf
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO53_MUX_SEL_PAD_GPIO53_MUX_SEL_VALUE_PORT_I2C0_SDA \
  0x10
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO53_MUX_SEL_PAD_GPIO53_MUX_SEL_VALUE_PORT_I3C0_PUC \
  0x11
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO53_MUX_SEL_PAD_GPIO53_MUX_SEL_VALUE_PORT_I3C0_SCL \
  0x12
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO53_MUX_SEL_PAD_GPIO53_MUX_SEL_VALUE_PORT_I3C0_SDA \
  0x13
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO53_MUX_SEL_PAD_GPIO53_MUX_SEL_VALUE_PORT_I3C1_PUC \
  0x14
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO53_MUX_SEL_PAD_GPIO53_MUX_SEL_VALUE_PORT_I3C1_SCL \
  0x15
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO53_MUX_SEL_PAD_GPIO53_MUX_SEL_VALUE_PORT_I3C1_SDA \
  0x16
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO53_MUX_SEL_PAD_GPIO53_MUX_SEL_VALUE_PORT_QSPIM0_CSN0 \
  0x17
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO53_MUX_SEL_PAD_GPIO53_MUX_SEL_VALUE_PORT_QSPIM0_CSN1 \
  0x18
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO53_MUX_SEL_PAD_GPIO53_MUX_SEL_VALUE_PORT_QSPIM0_CSN2 \
  0x19
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO53_MUX_SEL_PAD_GPIO53_MUX_SEL_VALUE_PORT_QSPIM0_CSN3 \
  0x1a
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO53_MUX_SEL_PAD_GPIO53_MUX_SEL_VALUE_PORT_QSPIM0_SCK \
  0x1b
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO53_MUX_SEL_PAD_GPIO53_MUX_SEL_VALUE_PORT_QSPIM0_SDIO0 \
  0x1c
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO53_MUX_SEL_PAD_GPIO53_MUX_SEL_VALUE_PORT_QSPIM0_SDIO1 \
  0x1d
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO53_MUX_SEL_PAD_GPIO53_MUX_SEL_VALUE_PORT_QSPIM0_SDIO2 \
  0x1e
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO53_MUX_SEL_PAD_GPIO53_MUX_SEL_VALUE_PORT_QSPIM0_SDIO3 \
  0x1f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO53_MUX_SEL_PAD_GPIO53_MUX_SEL_VALUE_PORT_QSPIS0_CSN \
  0x20
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO53_MUX_SEL_PAD_GPIO53_MUX_SEL_VALUE_PORT_QSPIS0_SCK \
  0x21
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO53_MUX_SEL_PAD_GPIO53_MUX_SEL_VALUE_PORT_QSPIS0_SDIO0 \
  0x22
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO53_MUX_SEL_PAD_GPIO53_MUX_SEL_VALUE_PORT_QSPIS0_SDIO1 \
  0x23
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO53_MUX_SEL_PAD_GPIO53_MUX_SEL_VALUE_PORT_QSPIS0_SDIO2 \
  0x24
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO53_MUX_SEL_PAD_GPIO53_MUX_SEL_VALUE_PORT_QSPIS0_SDIO3 \
  0x25
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO53_MUX_SEL_PAD_GPIO53_MUX_SEL_VALUE_PORT_UART0_RX \
  0x26
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO53_MUX_SEL_PAD_GPIO53_MUX_SEL_VALUE_PORT_UART0_TX \
  0x27

// Pad signal configuration.
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO54_CFG_REG_OFFSET 0x1b0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO54_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO54_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO54_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO54_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO54_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO54_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO54_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO54_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO54_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO54_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO54_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio54. The programmed
// value defines which port
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO54_MUX_SEL_REG_OFFSET 0x1b4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO54_MUX_SEL_PAD_GPIO54_MUX_SEL_MASK \
  0x3f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO54_MUX_SEL_PAD_GPIO54_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO54_MUX_SEL_PAD_GPIO54_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO54_MUX_SEL_PAD_GPIO54_MUX_SEL_MASK, .index = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO54_MUX_SEL_PAD_GPIO54_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO54_MUX_SEL_PAD_GPIO54_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO54_MUX_SEL_PAD_GPIO54_MUX_SEL_VALUE_PORT_CPI0_DATA0 \
  0x1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO54_MUX_SEL_PAD_GPIO54_MUX_SEL_VALUE_PORT_CPI0_DATA1 \
  0x2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO54_MUX_SEL_PAD_GPIO54_MUX_SEL_VALUE_PORT_CPI0_DATA2 \
  0x3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO54_MUX_SEL_PAD_GPIO54_MUX_SEL_VALUE_PORT_CPI0_DATA3 \
  0x4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO54_MUX_SEL_PAD_GPIO54_MUX_SEL_VALUE_PORT_CPI0_DATA4 \
  0x5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO54_MUX_SEL_PAD_GPIO54_MUX_SEL_VALUE_PORT_CPI0_DATA5 \
  0x6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO54_MUX_SEL_PAD_GPIO54_MUX_SEL_VALUE_PORT_CPI0_DATA6 \
  0x7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO54_MUX_SEL_PAD_GPIO54_MUX_SEL_VALUE_PORT_CPI0_DATA7 \
  0x8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO54_MUX_SEL_PAD_GPIO54_MUX_SEL_VALUE_PORT_CPI0_DATA8 \
  0x9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO54_MUX_SEL_PAD_GPIO54_MUX_SEL_VALUE_PORT_CPI0_DATA9 \
  0xa
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO54_MUX_SEL_PAD_GPIO54_MUX_SEL_VALUE_PORT_CPI0_HSYNC \
  0xb
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO54_MUX_SEL_PAD_GPIO54_MUX_SEL_VALUE_PORT_CPI0_PCLK \
  0xc
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO54_MUX_SEL_PAD_GPIO54_MUX_SEL_VALUE_PORT_CPI0_VSYNC \
  0xd
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO54_MUX_SEL_PAD_GPIO54_MUX_SEL_VALUE_PORT_GPIO_GPIO54 \
  0xe
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO54_MUX_SEL_PAD_GPIO54_MUX_SEL_VALUE_PORT_I2C0_SCL \
  0xf
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO54_MUX_SEL_PAD_GPIO54_MUX_SEL_VALUE_PORT_I2C0_SDA \
  0x10
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO54_MUX_SEL_PAD_GPIO54_MUX_SEL_VALUE_PORT_I3C0_PUC \
  0x11
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO54_MUX_SEL_PAD_GPIO54_MUX_SEL_VALUE_PORT_I3C0_SCL \
  0x12
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO54_MUX_SEL_PAD_GPIO54_MUX_SEL_VALUE_PORT_I3C0_SDA \
  0x13
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO54_MUX_SEL_PAD_GPIO54_MUX_SEL_VALUE_PORT_I3C1_PUC \
  0x14
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO54_MUX_SEL_PAD_GPIO54_MUX_SEL_VALUE_PORT_I3C1_SCL \
  0x15
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO54_MUX_SEL_PAD_GPIO54_MUX_SEL_VALUE_PORT_I3C1_SDA \
  0x16
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO54_MUX_SEL_PAD_GPIO54_MUX_SEL_VALUE_PORT_QSPIM0_CSN0 \
  0x17
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO54_MUX_SEL_PAD_GPIO54_MUX_SEL_VALUE_PORT_QSPIM0_CSN1 \
  0x18
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO54_MUX_SEL_PAD_GPIO54_MUX_SEL_VALUE_PORT_QSPIM0_CSN2 \
  0x19
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO54_MUX_SEL_PAD_GPIO54_MUX_SEL_VALUE_PORT_QSPIM0_CSN3 \
  0x1a
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO54_MUX_SEL_PAD_GPIO54_MUX_SEL_VALUE_PORT_QSPIM0_SCK \
  0x1b
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO54_MUX_SEL_PAD_GPIO54_MUX_SEL_VALUE_PORT_QSPIM0_SDIO0 \
  0x1c
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO54_MUX_SEL_PAD_GPIO54_MUX_SEL_VALUE_PORT_QSPIM0_SDIO1 \
  0x1d
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO54_MUX_SEL_PAD_GPIO54_MUX_SEL_VALUE_PORT_QSPIM0_SDIO2 \
  0x1e
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO54_MUX_SEL_PAD_GPIO54_MUX_SEL_VALUE_PORT_QSPIM0_SDIO3 \
  0x1f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO54_MUX_SEL_PAD_GPIO54_MUX_SEL_VALUE_PORT_QSPIS0_CSN \
  0x20
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO54_MUX_SEL_PAD_GPIO54_MUX_SEL_VALUE_PORT_QSPIS0_SCK \
  0x21
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO54_MUX_SEL_PAD_GPIO54_MUX_SEL_VALUE_PORT_QSPIS0_SDIO0 \
  0x22
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO54_MUX_SEL_PAD_GPIO54_MUX_SEL_VALUE_PORT_QSPIS0_SDIO1 \
  0x23
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO54_MUX_SEL_PAD_GPIO54_MUX_SEL_VALUE_PORT_QSPIS0_SDIO2 \
  0x24
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO54_MUX_SEL_PAD_GPIO54_MUX_SEL_VALUE_PORT_QSPIS0_SDIO3 \
  0x25
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO54_MUX_SEL_PAD_GPIO54_MUX_SEL_VALUE_PORT_UART0_RX \
  0x26
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO54_MUX_SEL_PAD_GPIO54_MUX_SEL_VALUE_PORT_UART0_TX \
  0x27

// Pad signal configuration.
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO55_CFG_REG_OFFSET 0x1b8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO55_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO55_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO55_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO55_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO55_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO55_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO55_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO55_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO55_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO55_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO55_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio55. The programmed
// value defines which port
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO55_MUX_SEL_REG_OFFSET 0x1bc
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO55_MUX_SEL_PAD_GPIO55_MUX_SEL_MASK \
  0x3f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO55_MUX_SEL_PAD_GPIO55_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO55_MUX_SEL_PAD_GPIO55_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO55_MUX_SEL_PAD_GPIO55_MUX_SEL_MASK, .index = SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO55_MUX_SEL_PAD_GPIO55_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO55_MUX_SEL_PAD_GPIO55_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO55_MUX_SEL_PAD_GPIO55_MUX_SEL_VALUE_PORT_CPI0_DATA0 \
  0x1
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO55_MUX_SEL_PAD_GPIO55_MUX_SEL_VALUE_PORT_CPI0_DATA1 \
  0x2
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO55_MUX_SEL_PAD_GPIO55_MUX_SEL_VALUE_PORT_CPI0_DATA2 \
  0x3
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO55_MUX_SEL_PAD_GPIO55_MUX_SEL_VALUE_PORT_CPI0_DATA3 \
  0x4
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO55_MUX_SEL_PAD_GPIO55_MUX_SEL_VALUE_PORT_CPI0_DATA4 \
  0x5
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO55_MUX_SEL_PAD_GPIO55_MUX_SEL_VALUE_PORT_CPI0_DATA5 \
  0x6
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO55_MUX_SEL_PAD_GPIO55_MUX_SEL_VALUE_PORT_CPI0_DATA6 \
  0x7
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO55_MUX_SEL_PAD_GPIO55_MUX_SEL_VALUE_PORT_CPI0_DATA7 \
  0x8
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO55_MUX_SEL_PAD_GPIO55_MUX_SEL_VALUE_PORT_CPI0_DATA8 \
  0x9
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO55_MUX_SEL_PAD_GPIO55_MUX_SEL_VALUE_PORT_CPI0_DATA9 \
  0xa
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO55_MUX_SEL_PAD_GPIO55_MUX_SEL_VALUE_PORT_CPI0_HSYNC \
  0xb
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO55_MUX_SEL_PAD_GPIO55_MUX_SEL_VALUE_PORT_CPI0_PCLK \
  0xc
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO55_MUX_SEL_PAD_GPIO55_MUX_SEL_VALUE_PORT_CPI0_VSYNC \
  0xd
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO55_MUX_SEL_PAD_GPIO55_MUX_SEL_VALUE_PORT_GPIO_GPIO55 \
  0xe
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO55_MUX_SEL_PAD_GPIO55_MUX_SEL_VALUE_PORT_I2C0_SCL \
  0xf
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO55_MUX_SEL_PAD_GPIO55_MUX_SEL_VALUE_PORT_I2C0_SDA \
  0x10
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO55_MUX_SEL_PAD_GPIO55_MUX_SEL_VALUE_PORT_I3C0_PUC \
  0x11
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO55_MUX_SEL_PAD_GPIO55_MUX_SEL_VALUE_PORT_I3C0_SCL \
  0x12
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO55_MUX_SEL_PAD_GPIO55_MUX_SEL_VALUE_PORT_I3C0_SDA \
  0x13
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO55_MUX_SEL_PAD_GPIO55_MUX_SEL_VALUE_PORT_I3C1_PUC \
  0x14
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO55_MUX_SEL_PAD_GPIO55_MUX_SEL_VALUE_PORT_I3C1_SCL \
  0x15
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO55_MUX_SEL_PAD_GPIO55_MUX_SEL_VALUE_PORT_I3C1_SDA \
  0x16
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO55_MUX_SEL_PAD_GPIO55_MUX_SEL_VALUE_PORT_QSPIM0_CSN0 \
  0x17
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO55_MUX_SEL_PAD_GPIO55_MUX_SEL_VALUE_PORT_QSPIM0_CSN1 \
  0x18
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO55_MUX_SEL_PAD_GPIO55_MUX_SEL_VALUE_PORT_QSPIM0_CSN2 \
  0x19
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO55_MUX_SEL_PAD_GPIO55_MUX_SEL_VALUE_PORT_QSPIM0_CSN3 \
  0x1a
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO55_MUX_SEL_PAD_GPIO55_MUX_SEL_VALUE_PORT_QSPIM0_SCK \
  0x1b
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO55_MUX_SEL_PAD_GPIO55_MUX_SEL_VALUE_PORT_QSPIM0_SDIO0 \
  0x1c
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO55_MUX_SEL_PAD_GPIO55_MUX_SEL_VALUE_PORT_QSPIM0_SDIO1 \
  0x1d
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO55_MUX_SEL_PAD_GPIO55_MUX_SEL_VALUE_PORT_QSPIM0_SDIO2 \
  0x1e
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO55_MUX_SEL_PAD_GPIO55_MUX_SEL_VALUE_PORT_QSPIM0_SDIO3 \
  0x1f
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO55_MUX_SEL_PAD_GPIO55_MUX_SEL_VALUE_PORT_QSPIS0_CSN \
  0x20
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO55_MUX_SEL_PAD_GPIO55_MUX_SEL_VALUE_PORT_QSPIS0_SCK \
  0x21
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO55_MUX_SEL_PAD_GPIO55_MUX_SEL_VALUE_PORT_QSPIS0_SDIO0 \
  0x22
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO55_MUX_SEL_PAD_GPIO55_MUX_SEL_VALUE_PORT_QSPIS0_SDIO1 \
  0x23
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO55_MUX_SEL_PAD_GPIO55_MUX_SEL_VALUE_PORT_QSPIS0_SDIO2 \
  0x24
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO55_MUX_SEL_PAD_GPIO55_MUX_SEL_VALUE_PORT_QSPIS0_SDIO3 \
  0x25
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO55_MUX_SEL_PAD_GPIO55_MUX_SEL_VALUE_PORT_UART0_RX \
  0x26
#define SIRACUSA_PADS_FUNCTIONAL_CONFIG_PAD_GPIO55_MUX_SEL_PAD_GPIO55_MUX_SEL_VALUE_PORT_UART0_TX \
  0x27

#ifdef __cplusplus
}  // extern "C"
#endif
#endif  // _SIRACUSA_PADS_FUNCTIONAL_CONFIG_REG_DEFS_
// End generated register defines for siracusa_pads_functional_config