// Seed: 3471909047
module module_0 (
    inout logic id_0,
    input id_1,
    output id_2,
    output logic id_3,
    input id_4,
    input id_5,
    input id_6,
    input logic id_7
);
  reg id_8, id_9;
  assign id_8 = 1'd0;
  reg id_10 = id_5 - 1 == !id_5;
  assign id_8 = SystemTFIdentifier(1);
  type_19(
      1 - id_3, id_7, 1, id_0
  );
  initial begin
    id_9 <= id_4;
    if (id_10) id_10 <= 1;
  end
  logic id_11;
  logic id_12;
  logic id_13;
endmodule
