#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Sep 25 19:10:11 2024
# Process ID: 17020
# Current directory: C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.runs/synth_1
# Command line: vivado.exe -log DenseLayer.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source DenseLayer.tcl
# Log file: C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.runs/synth_1/DenseLayer.vds
# Journal file: C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source DenseLayer.tcl -notrace
Command: synth_design -top DenseLayer -part xcku5p-ffvb676-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku5p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku5p'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9032 
WARNING: [Synth 8-2135] illegal format specifier a for display [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/Adder_testbench.v:79]
WARNING: [Synth 8-1102] /* in comment [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/AveragePooling.v:43]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 616.910 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'DenseLayer' [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:1]
	Parameter file1 bound to: C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Neural Network Parameters/denseweights.txt - type: string 
	Parameter file2 bound to: C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Neural Network Parameters/dense_biases.txt - type: string 
INFO: [Synth 8-3876] $readmem data file 'C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Neural Network Parameters/denseweights.txt' is read successfully [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:28]
INFO: [Synth 8-3876] $readmem data file 'C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Neural Network Parameters/dense_biases.txt' is read successfully [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:29]
INFO: [Synth 8-638] synthesizing module 'Bitshift' [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/Bitshift.v:1]
INFO: [Synth 8-256] done synthesizing module 'Bitshift' (1#1) [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/Bitshift.v:1]
INFO: [Synth 8-638] synthesizing module 'DenseAdder' [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:1]
INFO: [Synth 8-256] done synthesizing module 'DenseAdder' (2#1) [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:1]
INFO: [Synth 8-638] synthesizing module 'Argmax' [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/Argmax.v:1]
WARNING: [Synth 8-567] referenced signal 'start' should be on the sensitivity list [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/Argmax.v:21]
INFO: [Synth 8-256] done synthesizing module 'Argmax' (3#1) [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/Argmax.v:1]
WARNING: [Synth 8-6014] Unused sequential element finish_reg was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:181]
INFO: [Synth 8-256] done synthesizing module 'DenseLayer' (4#1) [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:1]
WARNING: [Synth 8-3331] design DenseAdder has unconnected port bias[3]
WARNING: [Synth 8-3331] design DenseAdder has unconnected port bias[2]
WARNING: [Synth 8-3331] design DenseAdder has unconnected port bias[1]
WARNING: [Synth 8-3331] design DenseAdder has unconnected port bias[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 670.973 ; gain = 54.062
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 670.973 ; gain = 54.062
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcku5p-ffvb676-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1561.863 ; gain = 0.414
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:44 ; elapsed = 00:01:50 . Memory (MB): peak = 1561.863 ; gain = 944.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku5p-ffvb676-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:44 ; elapsed = 00:01:50 . Memory (MB): peak = 1561.863 ; gain = 944.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:44 ; elapsed = 00:01:50 . Memory (MB): peak = 1561.863 ; gain = 944.953
---------------------------------------------------------------------------------
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v:25]
INFO: [Common 17-14] Message 'Synth 8-41' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "bias" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6040] Register Àô§¸ú driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[0] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[1] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[2] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[3] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[4] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[5] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[6] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[7] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[8] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[9] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[10] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[11] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[12] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[13] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[14] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[15] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[16] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[17] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[18] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[19] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[20] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[21] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[22] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[23] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[24] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[25] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[26] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[27] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[28] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[29] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[30] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[31] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[32] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[33] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[34] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[35] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[36] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[37] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[38] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[39] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[40] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[41] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[42] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[43] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[44] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[45] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[46] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[47] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[48] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[49] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[50] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[51] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[52] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[53] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[54] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[55] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[56] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[57] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[58] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[59] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[60] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[61] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[62] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[63] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[64] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[65] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[66] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[67] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[68] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[69] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[70] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[71] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[72] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[73] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[74] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[75] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[76] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[77] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[78] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[79] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[80] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[81] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[82] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[83] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[84] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[85] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[86] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[87] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[88] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[89] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[90] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[91] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[92] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[93] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[94] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[95] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[96] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[97] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
WARNING: [Synth 8-6014] Unused sequential element currmem_reg[98] was removed.  [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/DenseLayer.v:62]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-327] inferring latch for variable 'class_reg' [C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/Argmax.v:36]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:25 ; elapsed = 00:02:31 . Memory (MB): peak = 1639.578 ; gain = 1022.668
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |DenseAdder      |           1|     22430|
|2     |Bitshift__1__GU |           1|       217|
|3     |DenseLayer__GB2 |           1|      9114|
|4     |DenseLayer__GB3 |           1|     11501|
|5     |DenseLayer__GB4 |           1|     18879|
|6     |DenseLayer__GB5 |           1|      7846|
|7     |DenseLayer__GB6 |           1|     13961|
|8     |DenseLayer__GB7 |           1|     21365|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 257   
	 128 Input     30 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 128   
	   2 Input      7 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 256   
+---Registers : 
	              120 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 257   
+---ROMs : 
	                              ROMs := 256   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     30 Bit        Muxes := 3     
	   2 Input     22 Bit        Muxes := 256   
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 256   
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module DenseLayer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 257   
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	              120 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 257   
+---ROMs : 
	                              ROMs := 256   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module DenseAdder 
Detailed RTL Component Info : 
+---Adders : 
	 128 Input     30 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 128   
Module Bitshift__1__GU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__82 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__84 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__85 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__86 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__87 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__88 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__89 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__90 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__91 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__92 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__93 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__94 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__95 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__96 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__97 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__98 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__99 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__100 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__101 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__102 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__103 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__104 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__105 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__106 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__107 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__108 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__109 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__110 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__111 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__112 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__113 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__114 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__115 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__116 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__117 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__118 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__119 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__120 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__121 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__122 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__123 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__124 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__125 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__126 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__127 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__128 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__129 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__130 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__131 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__132 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__133 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__134 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__135 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__136 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__137 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__138 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__139 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__140 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__141 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__142 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__143 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__144 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__145 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__146 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__147 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__148 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__149 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__150 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__151 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__152 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__153 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__154 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__155 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__156 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__157 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__158 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__159 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__160 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__161 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__162 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__163 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__164 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__165 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__166 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__167 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__168 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__169 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__170 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__171 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__172 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__173 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__174 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__175 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__176 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__177 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__178 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__179 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__180 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__181 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__182 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__183 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__184 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__185 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__186 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__187 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__188 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__189 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__190 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__191 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__192 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__193 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__194 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__195 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__196 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__197 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__198 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__199 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__200 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__201 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__202 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__203 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__204 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__205 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__206 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__207 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__208 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__209 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__210 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__211 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__212 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__213 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__214 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__215 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__216 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__217 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__218 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__219 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__220 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__221 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__222 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__223 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__224 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__225 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__226 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__227 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__228 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__229 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__230 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__231 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__232 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__233 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__234 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__235 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__236 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__237 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__238 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__239 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__240 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__241 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__242 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__243 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__244 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__245 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__246 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__247 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__248 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__249 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__250 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__251 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__252 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__253 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__254 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift__255 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Bitshift 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Argmax 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     30 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1824 (col length:96)
BRAMs: 960 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Common 17-14] Message 'Synth 8-41' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3331] design DenseAdder has unconnected port bias[3]
WARNING: [Synth 8-3331] design DenseAdder has unconnected port bias[2]
WARNING: [Synth 8-3331] design DenseAdder has unconnected port bias[1]
WARNING: [Synth 8-3331] design DenseAdder has unconnected port bias[0]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6040] Register Àô§¸ú driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'currbias_reg[1]' (FD) to 'currbias_reg[3]'
INFO: [Synth 8-3886] merging instance 'currbias_reg[2]' (FD) to 'currbias_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\currbias_reg[3] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:19 ; elapsed = 00:04:16 . Memory (MB): peak = 1755.488 ; gain = 1138.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------------+---------------+----------------+
|Module Name | RTL Object       | Depth x Width | Implemented As | 
+------------+------------------+---------------+----------------+
|DenseLayer  | currmem_reg[0]   | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[1]   | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[2]   | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[3]   | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[4]   | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[5]   | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[6]   | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[7]   | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[8]   | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[9]   | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[10]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[11]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[12]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[13]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[14]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[15]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[16]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[17]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[18]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[19]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[20]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[21]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[22]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[23]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[24]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[25]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[26]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[27]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[28]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[29]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[30]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[31]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[32]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[33]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[34]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[35]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[36]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[37]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[38]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[39]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[40]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[41]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[42]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[43]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[44]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[45]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[46]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[47]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[48]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[49]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[50]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[51]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[52]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[53]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[54]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[55]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[56]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[57]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[58]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[59]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[60]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[61]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[62]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[63]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[64]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[65]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[66]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[67]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[68]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[69]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[70]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[71]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[72]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[73]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[74]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[75]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[76]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[77]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[78]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[79]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[80]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[81]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[82]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[83]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[84]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[85]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[86]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[87]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[88]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[89]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[90]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[91]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[92]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[93]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[94]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[95]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[96]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[97]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[98]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[99]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[100] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[101] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[102] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[103] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[104] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[105] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[106] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[107] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[108] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[109] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[110] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[111] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[112] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[113] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[114] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[115] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[116] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[117] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[118] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[119] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[120] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[121] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[122] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[123] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[124] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[125] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[126] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[127] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[128] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[129] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[130] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[131] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[132] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[133] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[134] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[135] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[136] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[137] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[138] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[139] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[140] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[141] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[142] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[143] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[144] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[145] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[146] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[147] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[148] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[149] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[150] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[151] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[152] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[153] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[154] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[155] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[156] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[157] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[158] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[159] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[160] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[161] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[162] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[163] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[164] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[165] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[166] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[167] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[168] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[169] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[170] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[171] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[172] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[173] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[174] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[175] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[176] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[177] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[178] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[179] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[180] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[181] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[182] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[183] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[184] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[185] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[186] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[187] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[188] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[189] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[190] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[191] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[192] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[193] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[194] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[195] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[196] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[197] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[198] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[199] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[200] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[201] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[202] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[203] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[204] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[205] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[206] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[207] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[208] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[209] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[210] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[211] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[212] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[213] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[214] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[215] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[216] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[217] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[218] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[219] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[220] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[221] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[222] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[223] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[224] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[225] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[226] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[227] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[228] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[229] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[230] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[231] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[232] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[233] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[234] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[235] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[236] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[237] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[238] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[239] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[240] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[241] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[242] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[243] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[244] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[245] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[246] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[247] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[248] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[249] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[250] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[251] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[252] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[253] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[254] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[255] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[134] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[91]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[135] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[136] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[138] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[93]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[94]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[130] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[129] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[97]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[128] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[126] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[100] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[124] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[123] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[103] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[120] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[119] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[118] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[107] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[108] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[117] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[116] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[111] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[112] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[255] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[87]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[140] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[85]  | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[143] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[144] | 1024x4        | Block RAM      | 
|DenseLayer  | currmem_reg[146] | 1024x4        | Block RAM      | 
+------------+------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |DenseAdder      |           1|     15587|
|2     |Bitshift__1__GU |           1|       145|
|3     |DenseLayer__GB2 |           1|      6090|
|4     |DenseLayer__GB3 |           1|      7685|
|5     |DenseLayer__GB4 |           1|     12615|
|6     |DenseLayer__GB5 |           1|      3741|
|7     |DenseLayer__GB6 |           1|      3695|
|8     |DenseLayer__GB7 |           1|      8135|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:54 ; elapsed = 00:04:52 . Memory (MB): peak = 2559.781 ; gain = 1942.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:55 ; elapsed = 00:04:53 . Memory (MB): peak = 2564.816 ; gain = 1947.906
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |DenseAdder      |           1|     15587|
|2     |Bitshift__1__GU |           1|       145|
|3     |DenseLayer__GB2 |           1|      6090|
|4     |DenseLayer__GB3 |           1|      7685|
|5     |DenseLayer__GB4 |           1|     12615|
|6     |DenseLayer__GB5 |           1|      3741|
|7     |DenseLayer__GB6 |           1|      3695|
|8     |DenseLayer__GB7 |           1|      8079|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance currmem_reg[134] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[134] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[135] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[135] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[138] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[138] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[94] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[94] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[129] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[129] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[128] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[128] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[100] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[100] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[123] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[123] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[120] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[120] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[118] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[118] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[108] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[108] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[116] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[116] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[112] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[112] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[87] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[87] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[85] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[85] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[144] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[144] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[220] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[220] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[1] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[1] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[217] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[217] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[5] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[5] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[216] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[216] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[9] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[9] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[11] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[11] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[13] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[13] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[15] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[15] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[211] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[211] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[208] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[208] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[206] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[206] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[204] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[204] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[25] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[25] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[201] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[201] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[199] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[199] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[31] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[31] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[196] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[196] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[194] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[194] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[192] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[192] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[190] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[190] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[188] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[188] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[186] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[186] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[184] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[184] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[182] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[182] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[49] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[49] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[178] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[178] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[176] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[176] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[55] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[55] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[57] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[57] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[59] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[59] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[61] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[61] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[164] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[164] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[65] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance currmem_reg[65] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:04 ; elapsed = 00:05:01 . Memory (MB): peak = 2595.363 ; gain = 1978.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |DenseAdder      |           1|      5227|
|2     |DenseLayer__GB4 |           1|      5133|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:09 ; elapsed = 00:05:06 . Memory (MB): peak = 2595.363 ; gain = 1978.453
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:09 ; elapsed = 00:05:07 . Memory (MB): peak = 2595.363 ; gain = 1978.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:09 ; elapsed = 00:05:07 . Memory (MB): peak = 2595.363 ; gain = 1978.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:10 ; elapsed = 00:05:07 . Memory (MB): peak = 2595.363 ; gain = 1978.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:11 ; elapsed = 00:05:08 . Memory (MB): peak = 2595.363 ; gain = 1978.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:11 ; elapsed = 00:05:08 . Memory (MB): peak = 2595.363 ; gain = 1978.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY8   |   659|
|3     |LUT1     |     8|
|4     |LUT2     |  1475|
|5     |LUT3     |  1945|
|6     |LUT4     |  2580|
|7     |LUT5     |  4234|
|8     |LUT6     | 10637|
|9     |RAMB18E2 |   129|
|10    |FDRE     |   173|
|11    |LD       |     3|
|12    |IBUF     |  4098|
|13    |OBUF     |     3|
+------+---------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       | 25945|
|2     |  arg    |Argmax |     7|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:11 ; elapsed = 00:05:08 . Memory (MB): peak = 2595.363 ; gain = 1978.453
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 495 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:48 ; elapsed = 00:04:10 . Memory (MB): peak = 2595.363 ; gain = 1087.562
Synthesis Optimization Complete : Time (s): cpu = 00:04:11 ; elapsed = 00:05:10 . Memory (MB): peak = 2595.363 ; gain = 1978.453
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4761 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
WARNING: [Netlist 29-101] Netlist 'DenseLayer' is not ideal for floorplanning, since the cellview 'DenseLayer' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[100] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[101] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[104] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[106] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[108] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[110] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[112] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[113] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[116] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[118] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[11] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[120] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[122] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[123] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[128] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[129] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[12] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[132] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[134] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[135] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[138] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[13] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[142] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[144] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[148] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[150] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[152] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[154] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[157] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[158] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[159] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[15] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[160] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[162] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[164] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[166] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[168] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[170] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[174] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[176] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[178] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[182] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[184] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[186] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[188] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[190] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[192] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[194] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[196] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[199] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[19] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[1] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[201] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[204] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[206] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[208] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[210] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[211] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[212] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[216] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[217] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[218] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[21] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[220] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[221] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[222] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[223] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[226] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[227] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[230] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[232] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[234] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[235] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[238] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[239] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[23] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[242] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[243] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[245] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[248] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[250] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[253] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[25] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[26] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[28] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[30] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[31] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[33] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[35] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[37] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[39] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[41] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[43] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[45] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[47] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[49] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[50] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[51] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[53] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell currmem_reg[55] has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Common 17-14] Message 'Opt 31-422' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4102 instances were transformed.
  BUFG => BUFGCE: 1 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 4098 instances
  LD => LDCE: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
333 Infos, 115 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:26 ; elapsed = 00:05:26 . Memory (MB): peak = 2595.363 ; gain = 1978.453
INFO: [Common 17-1381] The checkpoint 'C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.runs/synth_1/DenseLayer.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2595.363 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file DenseLayer_utilization_synth.rpt -pb DenseLayer_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.604 . Memory (MB): peak = 2595.363 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Sep 25 19:16:30 2024...
