
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//wall_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401980 <.init>:
  401980:	stp	x29, x30, [sp, #-16]!
  401984:	mov	x29, sp
  401988:	bl	401f20 <ferror@plt+0x60>
  40198c:	ldp	x29, x30, [sp], #16
  401990:	ret

Disassembly of section .plt:

00000000004019a0 <memcpy@plt-0x20>:
  4019a0:	stp	x16, x30, [sp, #-16]!
  4019a4:	adrp	x16, 415000 <ferror@plt+0x13140>
  4019a8:	ldr	x17, [x16, #4088]
  4019ac:	add	x16, x16, #0xff8
  4019b0:	br	x17
  4019b4:	nop
  4019b8:	nop
  4019bc:	nop

00000000004019c0 <memcpy@plt>:
  4019c0:	adrp	x16, 416000 <ferror@plt+0x14140>
  4019c4:	ldr	x17, [x16]
  4019c8:	add	x16, x16, #0x0
  4019cc:	br	x17

00000000004019d0 <memmove@plt>:
  4019d0:	adrp	x16, 416000 <ferror@plt+0x14140>
  4019d4:	ldr	x17, [x16, #8]
  4019d8:	add	x16, x16, #0x8
  4019dc:	br	x17

00000000004019e0 <_exit@plt>:
  4019e0:	adrp	x16, 416000 <ferror@plt+0x14140>
  4019e4:	ldr	x17, [x16, #16]
  4019e8:	add	x16, x16, #0x10
  4019ec:	br	x17

00000000004019f0 <strtoul@plt>:
  4019f0:	adrp	x16, 416000 <ferror@plt+0x14140>
  4019f4:	ldr	x17, [x16, #24]
  4019f8:	add	x16, x16, #0x18
  4019fc:	br	x17

0000000000401a00 <strlen@plt>:
  401a00:	adrp	x16, 416000 <ferror@plt+0x14140>
  401a04:	ldr	x17, [x16, #32]
  401a08:	add	x16, x16, #0x20
  401a0c:	br	x17

0000000000401a10 <fputs@plt>:
  401a10:	adrp	x16, 416000 <ferror@plt+0x14140>
  401a14:	ldr	x17, [x16, #40]
  401a18:	add	x16, x16, #0x28
  401a1c:	br	x17

0000000000401a20 <exit@plt>:
  401a20:	adrp	x16, 416000 <ferror@plt+0x14140>
  401a24:	ldr	x17, [x16, #48]
  401a28:	add	x16, x16, #0x30
  401a2c:	br	x17

0000000000401a30 <dup@plt>:
  401a30:	adrp	x16, 416000 <ferror@plt+0x14140>
  401a34:	ldr	x17, [x16, #56]
  401a38:	add	x16, x16, #0x38
  401a3c:	br	x17

0000000000401a40 <getegid@plt>:
  401a40:	adrp	x16, 416000 <ferror@plt+0x14140>
  401a44:	ldr	x17, [x16, #64]
  401a48:	add	x16, x16, #0x40
  401a4c:	br	x17

0000000000401a50 <sigprocmask@plt>:
  401a50:	adrp	x16, 416000 <ferror@plt+0x14140>
  401a54:	ldr	x17, [x16, #72]
  401a58:	add	x16, x16, #0x48
  401a5c:	br	x17

0000000000401a60 <strtod@plt>:
  401a60:	adrp	x16, 416000 <ferror@plt+0x14140>
  401a64:	ldr	x17, [x16, #80]
  401a68:	add	x16, x16, #0x50
  401a6c:	br	x17

0000000000401a70 <geteuid@plt>:
  401a70:	adrp	x16, 416000 <ferror@plt+0x14140>
  401a74:	ldr	x17, [x16, #88]
  401a78:	add	x16, x16, #0x58
  401a7c:	br	x17

0000000000401a80 <ttyname@plt>:
  401a80:	adrp	x16, 416000 <ferror@plt+0x14140>
  401a84:	ldr	x17, [x16, #96]
  401a88:	add	x16, x16, #0x60
  401a8c:	br	x17

0000000000401a90 <getgrnam@plt>:
  401a90:	adrp	x16, 416000 <ferror@plt+0x14140>
  401a94:	ldr	x17, [x16, #104]
  401a98:	add	x16, x16, #0x68
  401a9c:	br	x17

0000000000401aa0 <getuid@plt>:
  401aa0:	adrp	x16, 416000 <ferror@plt+0x14140>
  401aa4:	ldr	x17, [x16, #112]
  401aa8:	add	x16, x16, #0x70
  401aac:	br	x17

0000000000401ab0 <__cxa_atexit@plt>:
  401ab0:	adrp	x16, 416000 <ferror@plt+0x14140>
  401ab4:	ldr	x17, [x16, #120]
  401ab8:	add	x16, x16, #0x78
  401abc:	br	x17

0000000000401ac0 <fputc@plt>:
  401ac0:	adrp	x16, 416000 <ferror@plt+0x14140>
  401ac4:	ldr	x17, [x16, #128]
  401ac8:	add	x16, x16, #0x80
  401acc:	br	x17

0000000000401ad0 <ctime@plt>:
  401ad0:	adrp	x16, 416000 <ferror@plt+0x14140>
  401ad4:	ldr	x17, [x16, #136]
  401ad8:	add	x16, x16, #0x88
  401adc:	br	x17

0000000000401ae0 <fork@plt>:
  401ae0:	adrp	x16, 416000 <ferror@plt+0x14140>
  401ae4:	ldr	x17, [x16, #144]
  401ae8:	add	x16, x16, #0x90
  401aec:	br	x17

0000000000401af0 <snprintf@plt>:
  401af0:	adrp	x16, 416000 <ferror@plt+0x14140>
  401af4:	ldr	x17, [x16, #152]
  401af8:	add	x16, x16, #0x98
  401afc:	br	x17

0000000000401b00 <localeconv@plt>:
  401b00:	adrp	x16, 416000 <ferror@plt+0x14140>
  401b04:	ldr	x17, [x16, #160]
  401b08:	add	x16, x16, #0xa0
  401b0c:	br	x17

0000000000401b10 <fileno@plt>:
  401b10:	adrp	x16, 416000 <ferror@plt+0x14140>
  401b14:	ldr	x17, [x16, #168]
  401b18:	add	x16, x16, #0xa8
  401b1c:	br	x17

0000000000401b20 <signal@plt>:
  401b20:	adrp	x16, 416000 <ferror@plt+0x14140>
  401b24:	ldr	x17, [x16, #176]
  401b28:	add	x16, x16, #0xb0
  401b2c:	br	x17

0000000000401b30 <fsync@plt>:
  401b30:	adrp	x16, 416000 <ferror@plt+0x14140>
  401b34:	ldr	x17, [x16, #184]
  401b38:	add	x16, x16, #0xb8
  401b3c:	br	x17

0000000000401b40 <time@plt>:
  401b40:	adrp	x16, 416000 <ferror@plt+0x14140>
  401b44:	ldr	x17, [x16, #192]
  401b48:	add	x16, x16, #0xc0
  401b4c:	br	x17

0000000000401b50 <malloc@plt>:
  401b50:	adrp	x16, 416000 <ferror@plt+0x14140>
  401b54:	ldr	x17, [x16, #200]
  401b58:	add	x16, x16, #0xc8
  401b5c:	br	x17

0000000000401b60 <open@plt>:
  401b60:	adrp	x16, 416000 <ferror@plt+0x14140>
  401b64:	ldr	x17, [x16, #208]
  401b68:	add	x16, x16, #0xd0
  401b6c:	br	x17

0000000000401b70 <__strtol_internal@plt>:
  401b70:	adrp	x16, 416000 <ferror@plt+0x14140>
  401b74:	ldr	x17, [x16, #216]
  401b78:	add	x16, x16, #0xd8
  401b7c:	br	x17

0000000000401b80 <sigemptyset@plt>:
  401b80:	adrp	x16, 416000 <ferror@plt+0x14140>
  401b84:	ldr	x17, [x16, #224]
  401b88:	add	x16, x16, #0xe0
  401b8c:	br	x17

0000000000401b90 <strncmp@plt>:
  401b90:	adrp	x16, 416000 <ferror@plt+0x14140>
  401b94:	ldr	x17, [x16, #232]
  401b98:	add	x16, x16, #0xe8
  401b9c:	br	x17

0000000000401ba0 <bindtextdomain@plt>:
  401ba0:	adrp	x16, 416000 <ferror@plt+0x14140>
  401ba4:	ldr	x17, [x16, #240]
  401ba8:	add	x16, x16, #0xf0
  401bac:	br	x17

0000000000401bb0 <__libc_start_main@plt>:
  401bb0:	adrp	x16, 416000 <ferror@plt+0x14140>
  401bb4:	ldr	x17, [x16, #248]
  401bb8:	add	x16, x16, #0xf8
  401bbc:	br	x17

0000000000401bc0 <fgetc@plt>:
  401bc0:	adrp	x16, 416000 <ferror@plt+0x14140>
  401bc4:	ldr	x17, [x16, #256]
  401bc8:	add	x16, x16, #0x100
  401bcc:	br	x17

0000000000401bd0 <getpwnam@plt>:
  401bd0:	adrp	x16, 416000 <ferror@plt+0x14140>
  401bd4:	ldr	x17, [x16, #264]
  401bd8:	add	x16, x16, #0x108
  401bdc:	br	x17

0000000000401be0 <__strtoul_internal@plt>:
  401be0:	adrp	x16, 416000 <ferror@plt+0x14140>
  401be4:	ldr	x17, [x16, #272]
  401be8:	add	x16, x16, #0x110
  401bec:	br	x17

0000000000401bf0 <calloc@plt>:
  401bf0:	adrp	x16, 416000 <ferror@plt+0x14140>
  401bf4:	ldr	x17, [x16, #280]
  401bf8:	add	x16, x16, #0x118
  401bfc:	br	x17

0000000000401c00 <realloc@plt>:
  401c00:	adrp	x16, 416000 <ferror@plt+0x14140>
  401c04:	ldr	x17, [x16, #288]
  401c08:	add	x16, x16, #0x120
  401c0c:	br	x17

0000000000401c10 <strdup@plt>:
  401c10:	adrp	x16, 416000 <ferror@plt+0x14140>
  401c14:	ldr	x17, [x16, #296]
  401c18:	add	x16, x16, #0x128
  401c1c:	br	x17

0000000000401c20 <close@plt>:
  401c20:	adrp	x16, 416000 <ferror@plt+0x14140>
  401c24:	ldr	x17, [x16, #304]
  401c28:	add	x16, x16, #0x130
  401c2c:	br	x17

0000000000401c30 <__gmon_start__@plt>:
  401c30:	adrp	x16, 416000 <ferror@plt+0x14140>
  401c34:	ldr	x17, [x16, #312]
  401c38:	add	x16, x16, #0x138
  401c3c:	br	x17

0000000000401c40 <abort@plt>:
  401c40:	adrp	x16, 416000 <ferror@plt+0x14140>
  401c44:	ldr	x17, [x16, #320]
  401c48:	add	x16, x16, #0x140
  401c4c:	br	x17

0000000000401c50 <access@plt>:
  401c50:	adrp	x16, 416000 <ferror@plt+0x14140>
  401c54:	ldr	x17, [x16, #328]
  401c58:	add	x16, x16, #0x148
  401c5c:	br	x17

0000000000401c60 <textdomain@plt>:
  401c60:	adrp	x16, 416000 <ferror@plt+0x14140>
  401c64:	ldr	x17, [x16, #336]
  401c68:	add	x16, x16, #0x150
  401c6c:	br	x17

0000000000401c70 <getopt_long@plt>:
  401c70:	adrp	x16, 416000 <ferror@plt+0x14140>
  401c74:	ldr	x17, [x16, #344]
  401c78:	add	x16, x16, #0x158
  401c7c:	br	x17

0000000000401c80 <strcmp@plt>:
  401c80:	adrp	x16, 416000 <ferror@plt+0x14140>
  401c84:	ldr	x17, [x16, #352]
  401c88:	add	x16, x16, #0x160
  401c8c:	br	x17

0000000000401c90 <getpwuid@plt>:
  401c90:	adrp	x16, 416000 <ferror@plt+0x14140>
  401c94:	ldr	x17, [x16, #360]
  401c98:	add	x16, x16, #0x168
  401c9c:	br	x17

0000000000401ca0 <warn@plt>:
  401ca0:	adrp	x16, 416000 <ferror@plt+0x14140>
  401ca4:	ldr	x17, [x16, #368]
  401ca8:	add	x16, x16, #0x170
  401cac:	br	x17

0000000000401cb0 <__ctype_b_loc@plt>:
  401cb0:	adrp	x16, 416000 <ferror@plt+0x14140>
  401cb4:	ldr	x17, [x16, #376]
  401cb8:	add	x16, x16, #0x178
  401cbc:	br	x17

0000000000401cc0 <strtol@plt>:
  401cc0:	adrp	x16, 416000 <ferror@plt+0x14140>
  401cc4:	ldr	x17, [x16, #384]
  401cc8:	add	x16, x16, #0x180
  401ccc:	br	x17

0000000000401cd0 <free@plt>:
  401cd0:	adrp	x16, 416000 <ferror@plt+0x14140>
  401cd4:	ldr	x17, [x16, #392]
  401cd8:	add	x16, x16, #0x188
  401cdc:	br	x17

0000000000401ce0 <getgid@plt>:
  401ce0:	adrp	x16, 416000 <ferror@plt+0x14140>
  401ce4:	ldr	x17, [x16, #400]
  401ce8:	add	x16, x16, #0x190
  401cec:	br	x17

0000000000401cf0 <endutxent@plt>:
  401cf0:	adrp	x16, 416000 <ferror@plt+0x14140>
  401cf4:	ldr	x17, [x16, #408]
  401cf8:	add	x16, x16, #0x198
  401cfc:	br	x17

0000000000401d00 <getgrouplist@plt>:
  401d00:	adrp	x16, 416000 <ferror@plt+0x14140>
  401d04:	ldr	x17, [x16, #416]
  401d08:	add	x16, x16, #0x1a0
  401d0c:	br	x17

0000000000401d10 <vasprintf@plt>:
  401d10:	adrp	x16, 416000 <ferror@plt+0x14140>
  401d14:	ldr	x17, [x16, #424]
  401d18:	add	x16, x16, #0x1a8
  401d1c:	br	x17

0000000000401d20 <freopen@plt>:
  401d20:	adrp	x16, 416000 <ferror@plt+0x14140>
  401d24:	ldr	x17, [x16, #432]
  401d28:	add	x16, x16, #0x1b0
  401d2c:	br	x17

0000000000401d30 <strndup@plt>:
  401d30:	adrp	x16, 416000 <ferror@plt+0x14140>
  401d34:	ldr	x17, [x16, #440]
  401d38:	add	x16, x16, #0x1b8
  401d3c:	br	x17

0000000000401d40 <strspn@plt>:
  401d40:	adrp	x16, 416000 <ferror@plt+0x14140>
  401d44:	ldr	x17, [x16, #448]
  401d48:	add	x16, x16, #0x1c0
  401d4c:	br	x17

0000000000401d50 <strchr@plt>:
  401d50:	adrp	x16, 416000 <ferror@plt+0x14140>
  401d54:	ldr	x17, [x16, #456]
  401d58:	add	x16, x16, #0x1c8
  401d5c:	br	x17

0000000000401d60 <fcntl@plt>:
  401d60:	adrp	x16, 416000 <ferror@plt+0x14140>
  401d64:	ldr	x17, [x16, #464]
  401d68:	add	x16, x16, #0x1d0
  401d6c:	br	x17

0000000000401d70 <fflush@plt>:
  401d70:	adrp	x16, 416000 <ferror@plt+0x14140>
  401d74:	ldr	x17, [x16, #472]
  401d78:	add	x16, x16, #0x1d8
  401d7c:	br	x17

0000000000401d80 <warnx@plt>:
  401d80:	adrp	x16, 416000 <ferror@plt+0x14140>
  401d84:	ldr	x17, [x16, #480]
  401d88:	add	x16, x16, #0x1e0
  401d8c:	br	x17

0000000000401d90 <memchr@plt>:
  401d90:	adrp	x16, 416000 <ferror@plt+0x14140>
  401d94:	ldr	x17, [x16, #488]
  401d98:	add	x16, x16, #0x1e8
  401d9c:	br	x17

0000000000401da0 <sysconf@plt>:
  401da0:	adrp	x16, 416000 <ferror@plt+0x14140>
  401da4:	ldr	x17, [x16, #496]
  401da8:	add	x16, x16, #0x1f0
  401dac:	br	x17

0000000000401db0 <gethostname@plt>:
  401db0:	adrp	x16, 416000 <ferror@plt+0x14140>
  401db4:	ldr	x17, [x16, #504]
  401db8:	add	x16, x16, #0x1f8
  401dbc:	br	x17

0000000000401dc0 <dcgettext@plt>:
  401dc0:	adrp	x16, 416000 <ferror@plt+0x14140>
  401dc4:	ldr	x17, [x16, #512]
  401dc8:	add	x16, x16, #0x200
  401dcc:	br	x17

0000000000401dd0 <vsnprintf@plt>:
  401dd0:	adrp	x16, 416000 <ferror@plt+0x14140>
  401dd4:	ldr	x17, [x16, #520]
  401dd8:	add	x16, x16, #0x208
  401ddc:	br	x17

0000000000401de0 <writev@plt>:
  401de0:	adrp	x16, 416000 <ferror@plt+0x14140>
  401de4:	ldr	x17, [x16, #528]
  401de8:	add	x16, x16, #0x210
  401dec:	br	x17

0000000000401df0 <errx@plt>:
  401df0:	adrp	x16, 416000 <ferror@plt+0x14140>
  401df4:	ldr	x17, [x16, #536]
  401df8:	add	x16, x16, #0x218
  401dfc:	br	x17

0000000000401e00 <strcspn@plt>:
  401e00:	adrp	x16, 416000 <ferror@plt+0x14140>
  401e04:	ldr	x17, [x16, #544]
  401e08:	add	x16, x16, #0x220
  401e0c:	br	x17

0000000000401e10 <printf@plt>:
  401e10:	adrp	x16, 416000 <ferror@plt+0x14140>
  401e14:	ldr	x17, [x16, #552]
  401e18:	add	x16, x16, #0x228
  401e1c:	br	x17

0000000000401e20 <__assert_fail@plt>:
  401e20:	adrp	x16, 416000 <ferror@plt+0x14140>
  401e24:	ldr	x17, [x16, #560]
  401e28:	add	x16, x16, #0x230
  401e2c:	br	x17

0000000000401e30 <__errno_location@plt>:
  401e30:	adrp	x16, 416000 <ferror@plt+0x14140>
  401e34:	ldr	x17, [x16, #568]
  401e38:	add	x16, x16, #0x238
  401e3c:	br	x17

0000000000401e40 <getgrgid@plt>:
  401e40:	adrp	x16, 416000 <ferror@plt+0x14140>
  401e44:	ldr	x17, [x16, #576]
  401e48:	add	x16, x16, #0x240
  401e4c:	br	x17

0000000000401e50 <alarm@plt>:
  401e50:	adrp	x16, 416000 <ferror@plt+0x14140>
  401e54:	ldr	x17, [x16, #584]
  401e58:	add	x16, x16, #0x248
  401e5c:	br	x17

0000000000401e60 <getutxent@plt>:
  401e60:	adrp	x16, 416000 <ferror@plt+0x14140>
  401e64:	ldr	x17, [x16, #592]
  401e68:	add	x16, x16, #0x250
  401e6c:	br	x17

0000000000401e70 <getlogin@plt>:
  401e70:	adrp	x16, 416000 <ferror@plt+0x14140>
  401e74:	ldr	x17, [x16, #600]
  401e78:	add	x16, x16, #0x258
  401e7c:	br	x17

0000000000401e80 <fprintf@plt>:
  401e80:	adrp	x16, 416000 <ferror@plt+0x14140>
  401e84:	ldr	x17, [x16, #608]
  401e88:	add	x16, x16, #0x260
  401e8c:	br	x17

0000000000401e90 <fgets@plt>:
  401e90:	adrp	x16, 416000 <ferror@plt+0x14140>
  401e94:	ldr	x17, [x16, #616]
  401e98:	add	x16, x16, #0x268
  401e9c:	br	x17

0000000000401ea0 <err@plt>:
  401ea0:	adrp	x16, 416000 <ferror@plt+0x14140>
  401ea4:	ldr	x17, [x16, #624]
  401ea8:	add	x16, x16, #0x270
  401eac:	br	x17

0000000000401eb0 <setlocale@plt>:
  401eb0:	adrp	x16, 416000 <ferror@plt+0x14140>
  401eb4:	ldr	x17, [x16, #632]
  401eb8:	add	x16, x16, #0x278
  401ebc:	br	x17

0000000000401ec0 <ferror@plt>:
  401ec0:	adrp	x16, 416000 <ferror@plt+0x14140>
  401ec4:	ldr	x17, [x16, #640]
  401ec8:	add	x16, x16, #0x280
  401ecc:	br	x17

Disassembly of section .text:

0000000000401ed0 <.text>:
  401ed0:	mov	x29, #0x0                   	// #0
  401ed4:	mov	x30, #0x0                   	// #0
  401ed8:	mov	x5, x0
  401edc:	ldr	x1, [sp]
  401ee0:	add	x2, sp, #0x8
  401ee4:	mov	x6, sp
  401ee8:	movz	x0, #0x0, lsl #48
  401eec:	movk	x0, #0x0, lsl #32
  401ef0:	movk	x0, #0x40, lsl #16
  401ef4:	movk	x0, #0x1fdc
  401ef8:	movz	x3, #0x0, lsl #48
  401efc:	movk	x3, #0x0, lsl #32
  401f00:	movk	x3, #0x40, lsl #16
  401f04:	movk	x3, #0x5010
  401f08:	movz	x4, #0x0, lsl #48
  401f0c:	movk	x4, #0x0, lsl #32
  401f10:	movk	x4, #0x40, lsl #16
  401f14:	movk	x4, #0x5090
  401f18:	bl	401bb0 <__libc_start_main@plt>
  401f1c:	bl	401c40 <abort@plt>
  401f20:	adrp	x0, 415000 <ferror@plt+0x13140>
  401f24:	ldr	x0, [x0, #4064]
  401f28:	cbz	x0, 401f30 <ferror@plt+0x70>
  401f2c:	b	401c30 <__gmon_start__@plt>
  401f30:	ret
  401f34:	nop
  401f38:	adrp	x0, 416000 <ferror@plt+0x14140>
  401f3c:	add	x0, x0, #0x2a0
  401f40:	adrp	x1, 416000 <ferror@plt+0x14140>
  401f44:	add	x1, x1, #0x2a0
  401f48:	cmp	x1, x0
  401f4c:	b.eq	401f64 <ferror@plt+0xa4>  // b.none
  401f50:	adrp	x1, 405000 <ferror@plt+0x3140>
  401f54:	ldr	x1, [x1, #192]
  401f58:	cbz	x1, 401f64 <ferror@plt+0xa4>
  401f5c:	mov	x16, x1
  401f60:	br	x16
  401f64:	ret
  401f68:	adrp	x0, 416000 <ferror@plt+0x14140>
  401f6c:	add	x0, x0, #0x2a0
  401f70:	adrp	x1, 416000 <ferror@plt+0x14140>
  401f74:	add	x1, x1, #0x2a0
  401f78:	sub	x1, x1, x0
  401f7c:	lsr	x2, x1, #63
  401f80:	add	x1, x2, x1, asr #3
  401f84:	cmp	xzr, x1, asr #1
  401f88:	asr	x1, x1, #1
  401f8c:	b.eq	401fa4 <ferror@plt+0xe4>  // b.none
  401f90:	adrp	x2, 405000 <ferror@plt+0x3140>
  401f94:	ldr	x2, [x2, #200]
  401f98:	cbz	x2, 401fa4 <ferror@plt+0xe4>
  401f9c:	mov	x16, x2
  401fa0:	br	x16
  401fa4:	ret
  401fa8:	stp	x29, x30, [sp, #-32]!
  401fac:	mov	x29, sp
  401fb0:	str	x19, [sp, #16]
  401fb4:	adrp	x19, 416000 <ferror@plt+0x14140>
  401fb8:	ldrb	w0, [x19, #720]
  401fbc:	cbnz	w0, 401fcc <ferror@plt+0x10c>
  401fc0:	bl	401f38 <ferror@plt+0x78>
  401fc4:	mov	w0, #0x1                   	// #1
  401fc8:	strb	w0, [x19, #720]
  401fcc:	ldr	x19, [sp, #16]
  401fd0:	ldp	x29, x30, [sp], #32
  401fd4:	ret
  401fd8:	b	401f68 <ferror@plt+0xa8>
  401fdc:	sub	sp, sp, #0xc0
  401fe0:	stp	x22, x21, [sp, #160]
  401fe4:	mov	x21, x1
  401fe8:	adrp	x1, 405000 <ferror@plt+0x3140>
  401fec:	mov	w22, w0
  401ff0:	add	x1, x1, #0x50d
  401ff4:	mov	w0, #0x6                   	// #6
  401ff8:	stp	x29, x30, [sp, #96]
  401ffc:	stp	x28, x27, [sp, #112]
  402000:	stp	x26, x25, [sp, #128]
  402004:	stp	x24, x23, [sp, #144]
  402008:	stp	x20, x19, [sp, #176]
  40200c:	add	x29, sp, #0x60
  402010:	bl	401eb0 <setlocale@plt>
  402014:	adrp	x19, 405000 <ferror@plt+0x3140>
  402018:	add	x19, x19, #0x1e7
  40201c:	adrp	x1, 405000 <ferror@plt+0x3140>
  402020:	add	x1, x1, #0x1f2
  402024:	mov	x0, x19
  402028:	bl	401ba0 <bindtextdomain@plt>
  40202c:	mov	x0, x19
  402030:	bl	401c60 <textdomain@plt>
  402034:	adrp	x0, 402000 <ferror@plt+0x140>
  402038:	add	x0, x0, #0xd48
  40203c:	bl	405098 <ferror@plt+0x31d8>
  402040:	adrp	x23, 405000 <ferror@plt+0x3140>
  402044:	adrp	x24, 405000 <ferror@plt+0x3140>
  402048:	adrp	x27, 405000 <ferror@plt+0x3140>
  40204c:	adrp	x28, 405000 <ferror@plt+0x3140>
  402050:	mov	x20, xzr
  402054:	mov	w19, #0x12c                 	// #300
  402058:	mov	w26, #0x1                   	// #1
  40205c:	add	x23, x23, #0x204
  402060:	add	x24, x24, #0x110
  402064:	add	x27, x27, #0xd0
  402068:	adrp	x25, 416000 <ferror@plt+0x14140>
  40206c:	add	x28, x28, #0x232
  402070:	mov	w0, w22
  402074:	mov	x1, x21
  402078:	mov	x2, x23
  40207c:	mov	x3, x24
  402080:	mov	x4, xzr
  402084:	bl	401c70 <getopt_long@plt>
  402088:	sub	w8, w0, #0x56
  40208c:	cmp	w8, #0x1e
  402090:	b.hi	40219c <ferror@plt+0x2dc>  // b.pmore
  402094:	adr	x9, 4020a4 <ferror@plt+0x1e4>
  402098:	ldrh	w10, [x27, x8, lsl #1]
  40209c:	add	x9, x9, x10, lsl #2
  4020a0:	br	x9
  4020a4:	str	w22, [sp, #24]
  4020a8:	mov	x22, x21
  4020ac:	mov	x21, x28
  4020b0:	ldr	x28, [x25, #680]
  4020b4:	mov	w0, #0x10                  	// #16
  4020b8:	bl	401b50 <malloc@plt>
  4020bc:	cbz	x0, 402a9c <ferror@plt+0xbdc>
  4020c0:	mov	x20, x0
  4020c4:	mov	x0, x28
  4020c8:	bl	401a90 <getgrnam@plt>
  4020cc:	cbz	x0, 402128 <ferror@plt+0x268>
  4020d0:	ldr	w25, [x0, #16]
  4020d4:	b	402150 <ferror@plt+0x290>
  4020d8:	ldr	x19, [x25, #680]
  4020dc:	mov	w2, #0x5                   	// #5
  4020e0:	mov	x0, xzr
  4020e4:	mov	x1, x28
  4020e8:	bl	401dc0 <dcgettext@plt>
  4020ec:	mov	x1, x0
  4020f0:	mov	x0, x19
  4020f4:	bl	403d0c <ferror@plt+0x1e4c>
  4020f8:	mov	w19, w0
  4020fc:	cbnz	w0, 402070 <ferror@plt+0x1b0>
  402100:	b	402ab0 <ferror@plt+0xbf0>
  402104:	bl	401a70 <geteuid@plt>
  402108:	cbz	w0, 402194 <ferror@plt+0x2d4>
  40210c:	adrp	x1, 405000 <ferror@plt+0x3140>
  402110:	mov	w2, #0x5                   	// #5
  402114:	mov	x0, xzr
  402118:	add	x1, x1, #0x20c
  40211c:	bl	401dc0 <dcgettext@plt>
  402120:	bl	401d80 <warnx@plt>
  402124:	b	402070 <ferror@plt+0x1b0>
  402128:	adrp	x1, 405000 <ferror@plt+0x3140>
  40212c:	mov	w2, #0x5                   	// #5
  402130:	add	x1, x1, #0x2d3
  402134:	bl	401dc0 <dcgettext@plt>
  402138:	mov	x1, x0
  40213c:	mov	x0, x28
  402140:	bl	403d0c <ferror@plt+0x1e4c>
  402144:	mov	w25, w0
  402148:	bl	401e40 <getgrgid@plt>
  40214c:	cbz	x0, 402ad4 <ferror@plt+0xc14>
  402150:	mov	w0, #0x3                   	// #3
  402154:	str	w25, [x20]
  402158:	bl	401da0 <sysconf@plt>
  40215c:	add	w25, w0, #0x1
  402160:	sxtw	x28, w25
  402164:	mov	w0, #0x4                   	// #4
  402168:	mov	x1, x28
  40216c:	str	w25, [x20, #4]
  402170:	bl	401bf0 <calloc@plt>
  402174:	cbz	w25, 40217c <ferror@plt+0x2bc>
  402178:	cbz	x0, 402af4 <ferror@plt+0xc34>
  40217c:	mov	x28, x21
  402180:	mov	x21, x22
  402184:	ldr	w22, [sp, #24]
  402188:	str	x0, [x20, #8]
  40218c:	adrp	x25, 416000 <ferror@plt+0x14140>
  402190:	b	402070 <ferror@plt+0x1b0>
  402194:	mov	w26, wzr
  402198:	b	402070 <ferror@plt+0x1b0>
  40219c:	cmn	w0, #0x1
  4021a0:	b.ne	402a30 <ferror@plt+0xb70>  // b.any
  4021a4:	adrp	x8, 416000 <ferror@plt+0x14140>
  4021a8:	ldrsw	x8, [x8, #688]
  4021ac:	sub	w22, w22, w8
  4021b0:	cmp	w22, #0x1
  4021b4:	add	x21, x21, x8, lsl #3
  4021b8:	b.ne	4021cc <ferror@plt+0x30c>  // b.any
  4021bc:	ldr	x0, [x21]
  4021c0:	mov	w1, wzr
  4021c4:	bl	401c50 <access@plt>
  4021c8:	cbz	w0, 402270 <ferror@plt+0x3b0>
  4021cc:	cmp	w22, #0x0
  4021d0:	mov	x23, xzr
  4021d4:	csel	x8, x21, xzr, gt
  4021d8:	bic	w21, w22, w22, asr #31
  4021dc:	str	x8, [sp, #24]
  4021e0:	mov	w0, #0x2b                  	// #43
  4021e4:	stp	xzr, xzr, [sp, #32]
  4021e8:	str	xzr, [sp, #48]
  4021ec:	bl	401da0 <sysconf@plt>
  4021f0:	cmp	x0, #0x1
  4021f4:	mov	w8, #0x200                 	// #512
  4021f8:	csel	x0, x8, x0, lt  // lt = tstop
  4021fc:	str	x0, [sp, #8]
  402200:	bl	401b50 <malloc@plt>
  402204:	mov	x27, x0
  402208:	cbnz	x0, 402214 <ferror@plt+0x354>
  40220c:	ldr	x8, [sp, #8]
  402210:	cbnz	x8, 402b08 <ferror@plt+0xc48>
  402214:	cmp	w26, #0x1
  402218:	b.ne	4023c8 <ferror@plt+0x508>  // b.any
  40221c:	mov	w0, #0xb4                  	// #180
  402220:	bl	401da0 <sysconf@plt>
  402224:	cmp	x0, #0x0
  402228:	mov	w8, #0x40                  	// #64
  40222c:	csel	x22, x0, x8, gt
  402230:	add	x25, x22, #0x1
  402234:	mov	x0, x25
  402238:	bl	401b50 <malloc@plt>
  40223c:	mov	x24, x0
  402240:	cbnz	x0, 402248 <ferror@plt+0x388>
  402244:	cbnz	x25, 402b1c <ferror@plt+0xc5c>
  402248:	mov	x0, x24
  40224c:	mov	x1, x25
  402250:	bl	401db0 <gethostname@plt>
  402254:	cbz	w0, 402280 <ferror@plt+0x3c0>
  402258:	mov	x0, x24
  40225c:	bl	401cd0 <free@plt>
  402260:	mov	x24, xzr
  402264:	bl	401e70 <getlogin@plt>
  402268:	cbnz	x0, 40228c <ferror@plt+0x3cc>
  40226c:	b	402298 <ferror@plt+0x3d8>
  402270:	ldr	x23, [x21]
  402274:	str	xzr, [sp, #24]
  402278:	mov	w21, wzr
  40227c:	b	4021e0 <ferror@plt+0x320>
  402280:	strb	wzr, [x24, x22]
  402284:	bl	401e70 <getlogin@plt>
  402288:	cbz	x0, 402298 <ferror@plt+0x3d8>
  40228c:	ldrb	w8, [x0]
  402290:	mov	x25, x0
  402294:	cbnz	w8, 4022cc <ferror@plt+0x40c>
  402298:	bl	401aa0 <getuid@plt>
  40229c:	bl	401c90 <getpwuid@plt>
  4022a0:	cbz	x0, 4022fc <ferror@plt+0x43c>
  4022a4:	ldr	x25, [x0]
  4022a8:	cbnz	x25, 4022cc <ferror@plt+0x40c>
  4022ac:	adrp	x1, 405000 <ferror@plt+0x3140>
  4022b0:	add	x1, x1, #0x4ac
  4022b4:	mov	w2, #0x5                   	// #5
  4022b8:	mov	x0, xzr
  4022bc:	bl	401dc0 <dcgettext@plt>
  4022c0:	bl	401ca0 <warn@plt>
  4022c4:	adrp	x25, 405000 <ferror@plt+0x3140>
  4022c8:	add	x25, x25, #0x4a4
  4022cc:	mov	w0, #0x1                   	// #1
  4022d0:	bl	401a80 <ttyname@plt>
  4022d4:	cbz	x0, 402310 <ferror@plt+0x450>
  4022d8:	adrp	x1, 405000 <ferror@plt+0x3140>
  4022dc:	add	x1, x1, #0x4cc
  4022e0:	mov	w2, #0x5                   	// #5
  4022e4:	mov	x26, x0
  4022e8:	bl	401b90 <strncmp@plt>
  4022ec:	add	x8, x26, #0x5
  4022f0:	cmp	w0, #0x0
  4022f4:	csel	x26, x8, x26, eq  // eq = none
  4022f8:	b	402318 <ferror@plt+0x458>
  4022fc:	adrp	x25, 405000 <ferror@plt+0x3140>
  402300:	add	x25, x25, #0x4a0
  402304:	mov	w0, #0x1                   	// #1
  402308:	bl	401a80 <ttyname@plt>
  40230c:	cbnz	x0, 4022d8 <ferror@plt+0x418>
  402310:	adrp	x26, 405000 <ferror@plt+0x3140>
  402314:	add	x26, x26, #0x4c2
  402318:	sub	x0, x29, #0x18
  40231c:	mov	x22, x27
  402320:	bl	401b40 <time@plt>
  402324:	sub	x0, x29, #0x18
  402328:	bl	401ad0 <ctime@plt>
  40232c:	cbz	x0, 402b30 <ferror@plt+0xc70>
  402330:	bl	401c10 <strdup@plt>
  402334:	cbz	x0, 402b50 <ferror@plt+0xc90>
  402338:	mov	x27, x0
  40233c:	bl	401a00 <strlen@plt>
  402340:	adrp	x1, 405000 <ferror@plt+0x3140>
  402344:	adrp	x3, 405000 <ferror@plt+0x3140>
  402348:	add	x8, x0, x27
  40234c:	add	x1, x1, #0x4d2
  402350:	add	x3, x3, #0x4d9
  402354:	add	x0, sp, #0x20
  402358:	mov	w2, #0x4f                  	// #79
  40235c:	sturb	wzr, [x8, #-1]
  402360:	bl	402e58 <ferror@plt+0xf98>
  402364:	adrp	x1, 405000 <ferror@plt+0x3140>
  402368:	add	x1, x1, #0x4db
  40236c:	mov	w2, #0x5                   	// #5
  402370:	mov	x0, xzr
  402374:	bl	401dc0 <dcgettext@plt>
  402378:	ldr	x1, [sp, #8]
  40237c:	mov	x2, x0
  402380:	mov	x0, x22
  402384:	mov	x3, x25
  402388:	mov	x4, x24
  40238c:	mov	x5, x26
  402390:	mov	x6, x27
  402394:	bl	401af0 <snprintf@plt>
  402398:	adrp	x1, 405000 <ferror@plt+0x3140>
  40239c:	add	x1, x1, #0x503
  4023a0:	add	x0, sp, #0x20
  4023a4:	mov	w2, #0x4f                  	// #79
  4023a8:	mov	w3, #0x4f                  	// #79
  4023ac:	mov	x4, x22
  4023b0:	bl	402e58 <ferror@plt+0xf98>
  4023b4:	mov	x0, x24
  4023b8:	bl	401cd0 <free@plt>
  4023bc:	mov	x0, x27
  4023c0:	mov	x27, x22
  4023c4:	bl	401cd0 <free@plt>
  4023c8:	adrp	x1, 405000 <ferror@plt+0x3140>
  4023cc:	adrp	x3, 405000 <ferror@plt+0x3140>
  4023d0:	add	x1, x1, #0x4d3
  4023d4:	add	x3, x3, #0x4d9
  4023d8:	add	x0, sp, #0x20
  4023dc:	mov	w2, #0x4f                  	// #79
  4023e0:	bl	402e58 <ferror@plt+0xf98>
  4023e4:	ldr	x8, [sp, #24]
  4023e8:	cbz	x8, 4024f8 <ferror@plt+0x638>
  4023ec:	cbz	w21, 4027e8 <ferror@plt+0x928>
  4023f0:	sub	w8, w21, #0x1
  4023f4:	ldp	x22, x21, [sp, #32]
  4023f8:	ldr	x23, [sp, #48]
  4023fc:	sxtw	x28, w8
  402400:	str	x27, [sp, #16]
  402404:	mov	x27, xzr
  402408:	add	x8, x28, #0x1
  40240c:	str	x8, [sp, #8]
  402410:	b	402434 <ferror@plt+0x574>
  402414:	mov	x23, x0
  402418:	mov	w8, #0x20                  	// #32
  40241c:	strh	w8, [x23, x21]
  402420:	add	x21, x21, #0x1
  402424:	ldr	x8, [sp, #8]
  402428:	add	x27, x27, #0x1
  40242c:	cmp	x8, x27
  402430:	b.eq	4024e4 <ferror@plt+0x624>  // b.none
  402434:	ldr	x8, [sp, #24]
  402438:	ldr	x25, [x8, x27, lsl #3]
  40243c:	mov	x0, x25
  402440:	bl	401a00 <strlen@plt>
  402444:	mov	x24, x0
  402448:	add	x26, x0, #0x1
  40244c:	cbz	x22, 40245c <ferror@plt+0x59c>
  402450:	sub	x8, x22, x21
  402454:	cmp	x8, x26
  402458:	b.cs	402484 <ferror@plt+0x5c4>  // b.hs, b.nlast
  40245c:	cmp	x26, #0x80
  402460:	mov	w8, #0x80                  	// #128
  402464:	csel	x8, x26, x8, hi  // hi = pmore
  402468:	add	x22, x8, x22
  40246c:	mov	x0, x23
  402470:	mov	x1, x22
  402474:	bl	401c00 <realloc@plt>
  402478:	cbz	x22, 402480 <ferror@plt+0x5c0>
  40247c:	cbz	x0, 4024c8 <ferror@plt+0x608>
  402480:	mov	x23, x0
  402484:	add	x0, x23, x21
  402488:	mov	x1, x25
  40248c:	mov	x2, x26
  402490:	bl	4019c0 <memcpy@plt>
  402494:	cmp	x27, x28
  402498:	add	x21, x24, x21
  40249c:	b.ge	402424 <ferror@plt+0x564>  // b.tcont
  4024a0:	cbz	x22, 4024b0 <ferror@plt+0x5f0>
  4024a4:	sub	x8, x22, x21
  4024a8:	cmp	x8, #0x1
  4024ac:	b.hi	402418 <ferror@plt+0x558>  // b.pmore
  4024b0:	add	x22, x22, #0x80
  4024b4:	mov	x0, x23
  4024b8:	mov	x1, x22
  4024bc:	bl	401c00 <realloc@plt>
  4024c0:	cbz	x22, 402414 <ferror@plt+0x554>
  4024c4:	cbnz	x0, 402414 <ferror@plt+0x554>
  4024c8:	stp	x22, x21, [sp, #32]
  4024cc:	str	x23, [sp, #48]
  4024d0:	adrp	x1, 405000 <ferror@plt+0x3140>
  4024d4:	add	x1, x1, #0x2b9
  4024d8:	mov	w0, #0x1                   	// #1
  4024dc:	mov	x2, x22
  4024e0:	bl	401ea0 <err@plt>
  4024e4:	ldr	x27, [sp, #16]
  4024e8:	stp	x22, x21, [sp, #32]
  4024ec:	str	x23, [sp, #48]
  4024f0:	cbnz	x22, 4027f0 <ferror@plt+0x930>
  4024f4:	b	402800 <ferror@plt+0x940>
  4024f8:	adrp	x21, 416000 <ferror@plt+0x14140>
  4024fc:	cbz	x23, 402544 <ferror@plt+0x684>
  402500:	bl	401aa0 <getuid@plt>
  402504:	cbz	w0, 40252c <ferror@plt+0x66c>
  402508:	mov	w24, w0
  40250c:	bl	401a70 <geteuid@plt>
  402510:	cmp	w24, w0
  402514:	b.ne	402b60 <ferror@plt+0xca0>  // b.any
  402518:	bl	401ce0 <getgid@plt>
  40251c:	mov	w24, w0
  402520:	bl	401a40 <getegid@plt>
  402524:	cmp	w24, w0
  402528:	b.ne	402b60 <ferror@plt+0xca0>  // b.any
  40252c:	ldr	x2, [x21, #704]
  402530:	adrp	x1, 405000 <ferror@plt+0x3140>
  402534:	add	x1, x1, #0x1d7
  402538:	mov	x0, x23
  40253c:	bl	401d20 <freopen@plt>
  402540:	cbz	x0, 402b84 <ferror@plt+0xcc4>
  402544:	ldr	x2, [x21, #704]
  402548:	mov	x0, x27
  40254c:	ldr	x1, [sp, #8]
  402550:	bl	401e90 <fgets@plt>
  402554:	cbz	x0, 402848 <ferror@plt+0x988>
  402558:	mov	w28, #0x20                  	// #32
  40255c:	mov	w23, #0xa0d                 	// #2573
  402560:	str	x27, [sp, #16]
  402564:	b	402580 <ferror@plt+0x6c0>
  402568:	adrp	x8, 416000 <ferror@plt+0x14140>
  40256c:	ldp	x1, x27, [sp, #8]
  402570:	ldr	x2, [x8, #704]
  402574:	mov	x0, x27
  402578:	bl	401e90 <fgets@plt>
  40257c:	cbz	x0, 402848 <ferror@plt+0x988>
  402580:	ldrb	w26, [x27]
  402584:	cbz	w26, 402568 <ferror@plt+0x6a8>
  402588:	ldr	x21, [sp, #16]
  40258c:	mov	w27, wzr
  402590:	b	4025b4 <ferror@plt+0x6f4>
  402594:	ldr	x8, [sp, #40]
  402598:	str	x0, [sp, #48]
  40259c:	add	x9, x8, #0x1
  4025a0:	str	x9, [sp, #40]
  4025a4:	strb	w26, [x0, x8]
  4025a8:	ldrb	w26, [x21, #1]!
  4025ac:	add	w27, w27, #0x1
  4025b0:	cbz	w26, 402568 <ferror@plt+0x6a8>
  4025b4:	and	w8, w26, #0xff
  4025b8:	cmp	w8, #0xa
  4025bc:	b.eq	4025c8 <ferror@plt+0x708>  // b.none
  4025c0:	cmp	w27, #0x4f
  4025c4:	b.ne	4026a8 <ferror@plt+0x7e8>  // b.any
  4025c8:	ldr	x24, [sp, #32]
  4025cc:	cmp	x24, #0x0
  4025d0:	cset	w8, eq  // eq = none
  4025d4:	cmp	w27, #0x4e
  4025d8:	b.gt	40263c <ferror@plt+0x77c>
  4025dc:	ldp	x22, x25, [sp, #40]
  4025e0:	sub	w27, w27, #0x1
  4025e4:	neg	x23, x22
  4025e8:	b	402610 <ferror@plt+0x750>
  4025ec:	mov	x25, x0
  4025f0:	cmp	x24, #0x0
  4025f4:	add	w27, w27, #0x1
  4025f8:	strh	w28, [x25, x22]
  4025fc:	add	x22, x22, #0x1
  402600:	cset	w8, eq  // eq = none
  402604:	cmp	w27, #0x4e
  402608:	sub	x23, x23, #0x1
  40260c:	b.ge	402648 <ferror@plt+0x788>  // b.tcont
  402610:	tbnz	w8, #0, 402620 <ferror@plt+0x760>
  402614:	add	x8, x24, x23
  402618:	cmp	x8, #0x1
  40261c:	b.hi	4025f0 <ferror@plt+0x730>  // b.pmore
  402620:	add	x24, x24, #0x80
  402624:	mov	x0, x25
  402628:	mov	x1, x24
  40262c:	bl	401c00 <realloc@plt>
  402630:	cbz	x24, 4025ec <ferror@plt+0x72c>
  402634:	cbnz	x0, 4025ec <ferror@plt+0x72c>
  402638:	b	402a00 <ferror@plt+0xb40>
  40263c:	cbz	x24, 402664 <ferror@plt+0x7a4>
  402640:	ldr	x22, [sp, #40]
  402644:	b	402658 <ferror@plt+0x798>
  402648:	mov	w23, #0xa0d                 	// #2573
  40264c:	stp	x22, x25, [sp, #40]
  402650:	str	x24, [sp, #32]
  402654:	cbz	x24, 402664 <ferror@plt+0x7a4>
  402658:	sub	x8, x24, x22
  40265c:	cmp	x8, #0x3
  402660:	b.cs	40268c <ferror@plt+0x7cc>  // b.hs, b.nlast
  402664:	ldr	x0, [sp, #48]
  402668:	add	x24, x24, #0x80
  40266c:	mov	x1, x24
  402670:	str	x24, [sp, #32]
  402674:	bl	401c00 <realloc@plt>
  402678:	cbz	x24, 402680 <ferror@plt+0x7c0>
  40267c:	cbz	x0, 402a08 <ferror@plt+0xb48>
  402680:	ldr	x22, [sp, #40]
  402684:	str	x0, [sp, #48]
  402688:	b	402690 <ferror@plt+0x7d0>
  40268c:	ldr	x0, [sp, #48]
  402690:	mov	w27, wzr
  402694:	add	x8, x0, x22
  402698:	add	x9, x22, #0x2
  40269c:	strb	wzr, [x8, #2]
  4026a0:	strh	w23, [x8]
  4026a4:	str	x9, [sp, #40]
  4026a8:	and	w8, w26, #0xff
  4026ac:	cmp	w8, #0x9
  4026b0:	b.ne	4026c4 <ferror@plt+0x804>  // b.any
  4026b4:	add	w9, w27, #0x7
  4026b8:	cmp	w27, #0x0
  4026bc:	csel	w9, w9, w27, lt  // lt = tstop
  4026c0:	orr	w27, w9, #0x7
  4026c4:	cmp	w8, #0xa
  4026c8:	b.eq	4025a8 <ferror@plt+0x6e8>  // b.none
  4026cc:	bl	401cb0 <__ctype_b_loc@plt>
  4026d0:	ldr	x8, [x0]
  4026d4:	sxtb	x9, w26
  4026d8:	ldrh	w8, [x8, x9, lsl #1]
  4026dc:	tbnz	w8, #14, 402700 <ferror@plt+0x840>
  4026e0:	sxtb	w8, w26
  4026e4:	cmp	w8, #0xd
  4026e8:	b.hi	40273c <ferror@plt+0x87c>  // b.pmore
  4026ec:	mov	w9, #0x1                   	// #1
  4026f0:	lsl	w9, w9, w8
  4026f4:	mov	w10, #0x2680                	// #9856
  4026f8:	tst	w9, w10
  4026fc:	b.eq	40273c <ferror@plt+0x87c>  // b.none
  402700:	ldr	x9, [sp, #32]
  402704:	cbz	x9, 402714 <ferror@plt+0x854>
  402708:	ldr	x8, [sp, #40]
  40270c:	cmp	x9, x8
  402710:	b.ne	402734 <ferror@plt+0x874>  // b.any
  402714:	ldr	x0, [sp, #48]
  402718:	add	x24, x9, #0x80
  40271c:	mov	x1, x24
  402720:	str	x24, [sp, #32]
  402724:	bl	401c00 <realloc@plt>
  402728:	cbz	x24, 402594 <ferror@plt+0x6d4>
  40272c:	cbnz	x0, 402594 <ferror@plt+0x6d4>
  402730:	b	402a08 <ferror@plt+0xb48>
  402734:	ldr	x0, [sp, #48]
  402738:	b	40259c <ferror@plt+0x6dc>
  40273c:	tbnz	w8, #31, 4027b0 <ferror@plt+0x8f0>
  402740:	mov	w8, #0x5e                  	// #94
  402744:	sturb	w8, [x29, #-24]
  402748:	eor	w8, w26, #0x40
  40274c:	sub	x0, x29, #0x18
  402750:	sturb	w8, [x29, #-23]
  402754:	sturb	wzr, [x29, #-22]
  402758:	bl	401a00 <strlen@plt>
  40275c:	ldr	x8, [sp, #32]
  402760:	mov	x24, x0
  402764:	add	x25, x0, #0x1
  402768:	cbz	x8, 40277c <ferror@plt+0x8bc>
  40276c:	ldr	x22, [sp, #40]
  402770:	sub	x9, x8, x22
  402774:	cmp	x9, x25
  402778:	b.cs	4027c8 <ferror@plt+0x908>  // b.hs, b.nlast
  40277c:	cmp	x25, #0x80
  402780:	ldr	x0, [sp, #48]
  402784:	mov	w9, #0x80                  	// #128
  402788:	csel	x9, x25, x9, hi  // hi = pmore
  40278c:	add	x26, x9, x8
  402790:	mov	x1, x26
  402794:	str	x26, [sp, #32]
  402798:	bl	401c00 <realloc@plt>
  40279c:	cbz	x26, 4027a4 <ferror@plt+0x8e4>
  4027a0:	cbz	x0, 402a1c <ferror@plt+0xb5c>
  4027a4:	ldr	x22, [sp, #40]
  4027a8:	str	x0, [sp, #48]
  4027ac:	b	4027cc <ferror@plt+0x90c>
  4027b0:	adrp	x1, 405000 <ferror@plt+0x3140>
  4027b4:	and	w2, w8, #0xff
  4027b8:	add	x0, sp, #0x20
  4027bc:	add	x1, x1, #0x586
  4027c0:	bl	402e58 <ferror@plt+0xf98>
  4027c4:	b	4025a8 <ferror@plt+0x6e8>
  4027c8:	ldr	x0, [sp, #48]
  4027cc:	add	x0, x0, x22
  4027d0:	sub	x1, x29, #0x18
  4027d4:	mov	x2, x25
  4027d8:	bl	4019c0 <memcpy@plt>
  4027dc:	add	x8, x22, x24
  4027e0:	str	x8, [sp, #40]
  4027e4:	b	4025a8 <ferror@plt+0x6e8>
  4027e8:	ldr	x22, [sp, #32]
  4027ec:	cbz	x22, 402800 <ferror@plt+0x940>
  4027f0:	ldr	x8, [sp, #40]
  4027f4:	sub	x9, x22, x8
  4027f8:	cmp	x9, #0x3
  4027fc:	b.cs	402828 <ferror@plt+0x968>  // b.hs, b.nlast
  402800:	ldr	x0, [sp, #48]
  402804:	add	x22, x22, #0x80
  402808:	mov	x1, x22
  40280c:	str	x22, [sp, #32]
  402810:	bl	401c00 <realloc@plt>
  402814:	cbz	x22, 40281c <ferror@plt+0x95c>
  402818:	cbz	x0, 4024d0 <ferror@plt+0x610>
  40281c:	ldr	x8, [sp, #40]
  402820:	str	x0, [sp, #48]
  402824:	b	40282c <ferror@plt+0x96c>
  402828:	ldr	x0, [sp, #48]
  40282c:	add	x8, x0, x8
  402830:	mov	w9, #0xa0d                 	// #2573
  402834:	strb	wzr, [x8, #2]
  402838:	strh	w9, [x8]
  40283c:	ldr	x8, [sp, #40]
  402840:	add	x8, x8, #0x2
  402844:	str	x8, [sp, #40]
  402848:	adrp	x1, 405000 <ferror@plt+0x3140>
  40284c:	adrp	x3, 405000 <ferror@plt+0x3140>
  402850:	add	x1, x1, #0x4d3
  402854:	add	x3, x3, #0x4d9
  402858:	add	x0, sp, #0x20
  40285c:	mov	w2, #0x4f                  	// #79
  402860:	bl	402e58 <ferror@plt+0xf98>
  402864:	mov	x0, x27
  402868:	bl	401cd0 <free@plt>
  40286c:	ldp	x8, x21, [sp, #40]
  402870:	strb	wzr, [x21, x8]
  402874:	stp	x21, x8, [x29, #-24]
  402878:	bl	401e60 <getutxent@plt>
  40287c:	cbz	x0, 4028f4 <ferror@plt+0xa34>
  402880:	adrp	x23, 405000 <ferror@plt+0x3140>
  402884:	mov	x22, x0
  402888:	add	x23, x23, #0x5ff
  40288c:	cbnz	x20, 40291c <ferror@plt+0xa5c>
  402890:	ldrb	w8, [x22, #44]
  402894:	cbz	w8, 4028e4 <ferror@plt+0xa24>
  402898:	ldrh	w8, [x22]
  40289c:	cmp	w8, #0x7
  4028a0:	b.ne	4028e4 <ferror@plt+0xa24>  // b.any
  4028a4:	ldrb	w8, [x22, #8]!
  4028a8:	cbz	w8, 4028e4 <ferror@plt+0xa24>
  4028ac:	cmp	w8, #0x3a
  4028b0:	b.eq	4028e4 <ferror@plt+0xa24>  // b.none
  4028b4:	ldp	q1, q0, [x22]
  4028b8:	sub	x0, x29, #0x18
  4028bc:	add	x2, sp, #0x20
  4028c0:	mov	w1, #0x1                   	// #1
  4028c4:	mov	w3, w19
  4028c8:	stp	q1, q0, [sp, #32]
  4028cc:	strb	wzr, [sp, #64]
  4028d0:	bl	402ff8 <ferror@plt+0x1138>
  4028d4:	cbz	x0, 4028e4 <ferror@plt+0xa24>
  4028d8:	mov	x1, x0
  4028dc:	mov	x0, x23
  4028e0:	bl	401d80 <warnx@plt>
  4028e4:	bl	401e60 <getutxent@plt>
  4028e8:	mov	x22, x0
  4028ec:	mov	x20, xzr
  4028f0:	cbnz	x0, 402890 <ferror@plt+0x9d0>
  4028f4:	bl	401cf0 <endutxent@plt>
  4028f8:	mov	x0, x21
  4028fc:	bl	401cd0 <free@plt>
  402900:	mov	x0, x20
  402904:	bl	402d18 <ferror@plt+0xe58>
  402908:	mov	w0, wzr
  40290c:	bl	401a20 <exit@plt>
  402910:	bl	401e60 <getutxent@plt>
  402914:	mov	x22, x0
  402918:	cbz	x0, 4028f4 <ferror@plt+0xa34>
  40291c:	mov	x24, x22
  402920:	ldrb	w8, [x24, #44]!
  402924:	cbz	w8, 402910 <ferror@plt+0xa50>
  402928:	ldrh	w8, [x22]
  40292c:	cmp	w8, #0x7
  402930:	b.ne	402910 <ferror@plt+0xa50>  // b.any
  402934:	ldrb	w8, [x22, #8]!
  402938:	cmp	w8, #0x3a
  40293c:	b.eq	402910 <ferror@plt+0xa50>  // b.none
  402940:	cbz	w8, 402910 <ferror@plt+0xa50>
  402944:	ldr	w8, [x20, #4]
  402948:	mov	x0, x24
  40294c:	stur	w8, [x29, #-4]
  402950:	bl	401bd0 <getpwnam@plt>
  402954:	cbz	x0, 402910 <ferror@plt+0xa50>
  402958:	ldr	w8, [x20]
  40295c:	ldr	w1, [x0, #20]
  402960:	cmp	w8, w1
  402964:	b.ne	40299c <ferror@plt+0xadc>  // b.any
  402968:	ldp	q1, q0, [x22]
  40296c:	sub	x0, x29, #0x18
  402970:	add	x2, sp, #0x20
  402974:	mov	w1, #0x1                   	// #1
  402978:	mov	w3, w19
  40297c:	stp	q1, q0, [sp, #32]
  402980:	strb	wzr, [sp, #64]
  402984:	bl	402ff8 <ferror@plt+0x1138>
  402988:	cbz	x0, 402910 <ferror@plt+0xa50>
  40298c:	mov	x1, x0
  402990:	mov	x0, x23
  402994:	bl	401d80 <warnx@plt>
  402998:	b	402910 <ferror@plt+0xa50>
  40299c:	ldr	x2, [x20, #8]
  4029a0:	sub	x3, x29, #0x4
  4029a4:	mov	x0, x24
  4029a8:	bl	401d00 <getgrouplist@plt>
  4029ac:	tbnz	w0, #31, 4029e0 <ferror@plt+0xb20>
  4029b0:	ldur	w8, [x29, #-4]
  4029b4:	tbnz	w8, #31, 402910 <ferror@plt+0xa50>
  4029b8:	ldr	w9, [x20]
  4029bc:	ldr	x10, [x20, #8]
  4029c0:	ldr	w11, [x10, w8, uxtw #2]
  4029c4:	cmp	w9, w11
  4029c8:	b.eq	402968 <ferror@plt+0xaa8>  // b.none
  4029cc:	cmp	w8, #0x0
  4029d0:	sub	w8, w8, #0x1
  4029d4:	stur	w8, [x29, #-4]
  4029d8:	b.gt	4029c0 <ferror@plt+0xb00>
  4029dc:	b	402910 <ferror@plt+0xa50>
  4029e0:	adrp	x1, 405000 <ferror@plt+0x3140>
  4029e4:	add	x1, x1, #0x46d
  4029e8:	mov	w2, #0x5                   	// #5
  4029ec:	mov	x0, xzr
  4029f0:	bl	401dc0 <dcgettext@plt>
  4029f4:	mov	x1, x0
  4029f8:	mov	w0, #0x1                   	// #1
  4029fc:	bl	401df0 <errx@plt>
  402a00:	stp	x22, x25, [sp, #40]
  402a04:	str	x24, [sp, #32]
  402a08:	adrp	x1, 405000 <ferror@plt+0x3140>
  402a0c:	add	x1, x1, #0x2b9
  402a10:	mov	w0, #0x1                   	// #1
  402a14:	mov	x2, x24
  402a18:	bl	401ea0 <err@plt>
  402a1c:	adrp	x1, 405000 <ferror@plt+0x3140>
  402a20:	add	x1, x1, #0x2b9
  402a24:	mov	w0, #0x1                   	// #1
  402a28:	mov	x2, x26
  402a2c:	bl	401ea0 <err@plt>
  402a30:	adrp	x8, 416000 <ferror@plt+0x14140>
  402a34:	ldr	x19, [x8, #672]
  402a38:	adrp	x1, 405000 <ferror@plt+0x3140>
  402a3c:	add	x1, x1, #0x286
  402a40:	mov	w2, #0x5                   	// #5
  402a44:	mov	x0, xzr
  402a48:	bl	401dc0 <dcgettext@plt>
  402a4c:	adrp	x8, 416000 <ferror@plt+0x14140>
  402a50:	ldr	x2, [x8, #712]
  402a54:	mov	x1, x0
  402a58:	mov	x0, x19
  402a5c:	bl	401e80 <fprintf@plt>
  402a60:	mov	w0, #0x1                   	// #1
  402a64:	bl	401a20 <exit@plt>
  402a68:	adrp	x1, 405000 <ferror@plt+0x3140>
  402a6c:	add	x1, x1, #0x268
  402a70:	mov	w2, #0x5                   	// #5
  402a74:	mov	x0, xzr
  402a78:	bl	401dc0 <dcgettext@plt>
  402a7c:	adrp	x8, 416000 <ferror@plt+0x14140>
  402a80:	ldr	x1, [x8, #712]
  402a84:	adrp	x2, 405000 <ferror@plt+0x3140>
  402a88:	add	x2, x2, #0x274
  402a8c:	bl	401e10 <printf@plt>
  402a90:	mov	w0, wzr
  402a94:	bl	401a20 <exit@plt>
  402a98:	bl	402ba4 <ferror@plt+0xce4>
  402a9c:	adrp	x1, 405000 <ferror@plt+0x3140>
  402aa0:	add	x1, x1, #0x2b9
  402aa4:	mov	w0, #0x1                   	// #1
  402aa8:	mov	w2, #0x10                  	// #16
  402aac:	bl	401ea0 <err@plt>
  402ab0:	adrp	x1, 405000 <ferror@plt+0x3140>
  402ab4:	add	x1, x1, #0x24b
  402ab8:	mov	w2, #0x5                   	// #5
  402abc:	mov	x0, xzr
  402ac0:	bl	401dc0 <dcgettext@plt>
  402ac4:	ldr	x2, [x25, #680]
  402ac8:	mov	x1, x0
  402acc:	mov	w0, #0x1                   	// #1
  402ad0:	bl	401df0 <errx@plt>
  402ad4:	adrp	x1, 405000 <ferror@plt+0x3140>
  402ad8:	add	x1, x1, #0x2ea
  402adc:	mov	w2, #0x5                   	// #5
  402ae0:	bl	401dc0 <dcgettext@plt>
  402ae4:	mov	x1, x0
  402ae8:	mov	w0, #0x1                   	// #1
  402aec:	mov	x2, x28
  402af0:	bl	401df0 <errx@plt>
  402af4:	adrp	x1, 405000 <ferror@plt+0x3140>
  402af8:	add	x1, x1, #0x2b9
  402afc:	mov	w0, #0x1                   	// #1
  402b00:	mov	x2, x28
  402b04:	bl	401ea0 <err@plt>
  402b08:	ldr	x2, [sp, #8]
  402b0c:	adrp	x1, 405000 <ferror@plt+0x3140>
  402b10:	add	x1, x1, #0x2b9
  402b14:	mov	w0, #0x1                   	// #1
  402b18:	bl	401ea0 <err@plt>
  402b1c:	adrp	x1, 405000 <ferror@plt+0x3140>
  402b20:	add	x1, x1, #0x2b9
  402b24:	mov	w0, #0x1                   	// #1
  402b28:	mov	x2, x25
  402b2c:	bl	401ea0 <err@plt>
  402b30:	adrp	x0, 405000 <ferror@plt+0x3140>
  402b34:	adrp	x1, 405000 <ferror@plt+0x3140>
  402b38:	adrp	x3, 405000 <ferror@plt+0x3140>
  402b3c:	add	x0, x0, #0x53b
  402b40:	add	x1, x1, #0x53f
  402b44:	add	x3, x3, #0x552
  402b48:	mov	w2, #0x4a                  	// #74
  402b4c:	bl	401e20 <__assert_fail@plt>
  402b50:	adrp	x1, 405000 <ferror@plt+0x3140>
  402b54:	add	x1, x1, #0x56e
  402b58:	mov	w0, #0x1                   	// #1
  402b5c:	bl	401ea0 <err@plt>
  402b60:	adrp	x1, 405000 <ferror@plt+0x3140>
  402b64:	add	x1, x1, #0x50e
  402b68:	mov	w2, #0x5                   	// #5
  402b6c:	mov	x0, xzr
  402b70:	bl	401dc0 <dcgettext@plt>
  402b74:	mov	x1, x0
  402b78:	mov	w0, #0x1                   	// #1
  402b7c:	mov	x2, x23
  402b80:	bl	401df0 <errx@plt>
  402b84:	adrp	x1, 405000 <ferror@plt+0x3140>
  402b88:	add	x1, x1, #0x52c
  402b8c:	mov	w2, #0x5                   	// #5
  402b90:	bl	401dc0 <dcgettext@plt>
  402b94:	mov	x1, x0
  402b98:	mov	w0, #0x1                   	// #1
  402b9c:	mov	x2, x23
  402ba0:	bl	401ea0 <err@plt>
  402ba4:	stp	x29, x30, [sp, #-32]!
  402ba8:	adrp	x8, 416000 <ferror@plt+0x14140>
  402bac:	str	x19, [sp, #16]
  402bb0:	ldr	x19, [x8, #696]
  402bb4:	adrp	x1, 405000 <ferror@plt+0x3140>
  402bb8:	add	x1, x1, #0x2fa
  402bbc:	mov	w2, #0x5                   	// #5
  402bc0:	mov	x0, xzr
  402bc4:	mov	x29, sp
  402bc8:	bl	401dc0 <dcgettext@plt>
  402bcc:	mov	x1, x19
  402bd0:	bl	401a10 <fputs@plt>
  402bd4:	adrp	x1, 405000 <ferror@plt+0x3140>
  402bd8:	add	x1, x1, #0x303
  402bdc:	mov	w2, #0x5                   	// #5
  402be0:	mov	x0, xzr
  402be4:	bl	401dc0 <dcgettext@plt>
  402be8:	adrp	x8, 416000 <ferror@plt+0x14140>
  402bec:	ldr	x2, [x8, #712]
  402bf0:	mov	x1, x0
  402bf4:	mov	x0, x19
  402bf8:	bl	401e80 <fprintf@plt>
  402bfc:	mov	w0, #0xa                   	// #10
  402c00:	mov	x1, x19
  402c04:	bl	401ac0 <fputc@plt>
  402c08:	adrp	x1, 405000 <ferror@plt+0x3140>
  402c0c:	add	x1, x1, #0x327
  402c10:	mov	w2, #0x5                   	// #5
  402c14:	mov	x0, xzr
  402c18:	bl	401dc0 <dcgettext@plt>
  402c1c:	mov	x1, x19
  402c20:	bl	401a10 <fputs@plt>
  402c24:	adrp	x1, 405000 <ferror@plt+0x3140>
  402c28:	add	x1, x1, #0x346
  402c2c:	mov	w2, #0x5                   	// #5
  402c30:	mov	x0, xzr
  402c34:	bl	401dc0 <dcgettext@plt>
  402c38:	mov	x1, x19
  402c3c:	bl	401a10 <fputs@plt>
  402c40:	adrp	x1, 405000 <ferror@plt+0x3140>
  402c44:	add	x1, x1, #0x351
  402c48:	mov	w2, #0x5                   	// #5
  402c4c:	mov	x0, xzr
  402c50:	bl	401dc0 <dcgettext@plt>
  402c54:	mov	x1, x19
  402c58:	bl	401a10 <fputs@plt>
  402c5c:	adrp	x1, 405000 <ferror@plt+0x3140>
  402c60:	add	x1, x1, #0x386
  402c64:	mov	w2, #0x5                   	// #5
  402c68:	mov	x0, xzr
  402c6c:	bl	401dc0 <dcgettext@plt>
  402c70:	mov	x1, x19
  402c74:	bl	401a10 <fputs@plt>
  402c78:	adrp	x1, 405000 <ferror@plt+0x3140>
  402c7c:	add	x1, x1, #0x3c9
  402c80:	mov	w2, #0x5                   	// #5
  402c84:	mov	x0, xzr
  402c88:	bl	401dc0 <dcgettext@plt>
  402c8c:	mov	x1, x19
  402c90:	bl	401a10 <fputs@plt>
  402c94:	mov	w0, #0xa                   	// #10
  402c98:	mov	x1, x19
  402c9c:	bl	401ac0 <fputc@plt>
  402ca0:	adrp	x1, 405000 <ferror@plt+0x3140>
  402ca4:	add	x1, x1, #0x419
  402ca8:	mov	w2, #0x5                   	// #5
  402cac:	mov	x0, xzr
  402cb0:	bl	401dc0 <dcgettext@plt>
  402cb4:	adrp	x1, 405000 <ferror@plt+0x3140>
  402cb8:	mov	x19, x0
  402cbc:	add	x1, x1, #0x43a
  402cc0:	mov	w2, #0x5                   	// #5
  402cc4:	mov	x0, xzr
  402cc8:	bl	401dc0 <dcgettext@plt>
  402ccc:	mov	x4, x0
  402cd0:	adrp	x0, 405000 <ferror@plt+0x3140>
  402cd4:	adrp	x1, 405000 <ferror@plt+0x3140>
  402cd8:	adrp	x3, 405000 <ferror@plt+0x3140>
  402cdc:	add	x0, x0, #0x3fc
  402ce0:	add	x1, x1, #0x40d
  402ce4:	add	x3, x3, #0x42b
  402ce8:	mov	x2, x19
  402cec:	bl	401e10 <printf@plt>
  402cf0:	adrp	x1, 405000 <ferror@plt+0x3140>
  402cf4:	add	x1, x1, #0x44a
  402cf8:	mov	w2, #0x5                   	// #5
  402cfc:	mov	x0, xzr
  402d00:	bl	401dc0 <dcgettext@plt>
  402d04:	adrp	x1, 405000 <ferror@plt+0x3140>
  402d08:	add	x1, x1, #0x465
  402d0c:	bl	401e10 <printf@plt>
  402d10:	mov	w0, wzr
  402d14:	bl	401a20 <exit@plt>
  402d18:	cbz	x0, 402d44 <ferror@plt+0xe84>
  402d1c:	stp	x29, x30, [sp, #-32]!
  402d20:	str	x19, [sp, #16]
  402d24:	mov	x19, x0
  402d28:	ldr	x0, [x0, #8]
  402d2c:	mov	x29, sp
  402d30:	bl	401cd0 <free@plt>
  402d34:	mov	x0, x19
  402d38:	ldr	x19, [sp, #16]
  402d3c:	ldp	x29, x30, [sp], #32
  402d40:	b	401cd0 <free@plt>
  402d44:	ret
  402d48:	stp	x29, x30, [sp, #-32]!
  402d4c:	adrp	x8, 416000 <ferror@plt+0x14140>
  402d50:	stp	x20, x19, [sp, #16]
  402d54:	ldr	x20, [x8, #696]
  402d58:	mov	x29, sp
  402d5c:	bl	401e30 <__errno_location@plt>
  402d60:	mov	x19, x0
  402d64:	str	wzr, [x0]
  402d68:	mov	x0, x20
  402d6c:	bl	401ec0 <ferror@plt>
  402d70:	cbnz	w0, 402e10 <ferror@plt+0xf50>
  402d74:	mov	x0, x20
  402d78:	bl	401d70 <fflush@plt>
  402d7c:	cbz	w0, 402dd0 <ferror@plt+0xf10>
  402d80:	ldr	w20, [x19]
  402d84:	cmp	w20, #0x9
  402d88:	b.eq	402d94 <ferror@plt+0xed4>  // b.none
  402d8c:	cmp	w20, #0x20
  402d90:	b.ne	402e28 <ferror@plt+0xf68>  // b.any
  402d94:	adrp	x8, 416000 <ferror@plt+0x14140>
  402d98:	ldr	x20, [x8, #672]
  402d9c:	str	wzr, [x19]
  402da0:	mov	x0, x20
  402da4:	bl	401ec0 <ferror@plt>
  402da8:	cbnz	w0, 402e50 <ferror@plt+0xf90>
  402dac:	mov	x0, x20
  402db0:	bl	401d70 <fflush@plt>
  402db4:	cbz	w0, 402df0 <ferror@plt+0xf30>
  402db8:	ldr	w8, [x19]
  402dbc:	cmp	w8, #0x9
  402dc0:	b.ne	402e50 <ferror@plt+0xf90>  // b.any
  402dc4:	ldp	x20, x19, [sp, #16]
  402dc8:	ldp	x29, x30, [sp], #32
  402dcc:	ret
  402dd0:	mov	x0, x20
  402dd4:	bl	401b10 <fileno@plt>
  402dd8:	tbnz	w0, #31, 402d80 <ferror@plt+0xec0>
  402ddc:	bl	401a30 <dup@plt>
  402de0:	tbnz	w0, #31, 402d80 <ferror@plt+0xec0>
  402de4:	bl	401c20 <close@plt>
  402de8:	cbnz	w0, 402d80 <ferror@plt+0xec0>
  402dec:	b	402d94 <ferror@plt+0xed4>
  402df0:	mov	x0, x20
  402df4:	bl	401b10 <fileno@plt>
  402df8:	tbnz	w0, #31, 402db8 <ferror@plt+0xef8>
  402dfc:	bl	401a30 <dup@plt>
  402e00:	tbnz	w0, #31, 402db8 <ferror@plt+0xef8>
  402e04:	bl	401c20 <close@plt>
  402e08:	cbnz	w0, 402db8 <ferror@plt+0xef8>
  402e0c:	b	402dc4 <ferror@plt+0xf04>
  402e10:	adrp	x1, 405000 <ferror@plt+0x3140>
  402e14:	add	x1, x1, #0x2ad
  402e18:	mov	w2, #0x5                   	// #5
  402e1c:	mov	x0, xzr
  402e20:	bl	401dc0 <dcgettext@plt>
  402e24:	b	402e40 <ferror@plt+0xf80>
  402e28:	adrp	x1, 405000 <ferror@plt+0x3140>
  402e2c:	add	x1, x1, #0x2ad
  402e30:	mov	w2, #0x5                   	// #5
  402e34:	mov	x0, xzr
  402e38:	bl	401dc0 <dcgettext@plt>
  402e3c:	cbnz	w20, 402e4c <ferror@plt+0xf8c>
  402e40:	bl	401d80 <warnx@plt>
  402e44:	mov	w0, #0x1                   	// #1
  402e48:	bl	4019e0 <_exit@plt>
  402e4c:	bl	401ca0 <warn@plt>
  402e50:	mov	w0, #0x1                   	// #1
  402e54:	bl	4019e0 <_exit@plt>
  402e58:	sub	sp, sp, #0x120
  402e5c:	stp	x29, x30, [sp, #240]
  402e60:	add	x29, sp, #0xf0
  402e64:	stp	x28, x21, [sp, #256]
  402e68:	stp	x20, x19, [sp, #272]
  402e6c:	stp	x2, x3, [x29, #-112]
  402e70:	stp	x4, x5, [x29, #-96]
  402e74:	stp	x6, x7, [x29, #-80]
  402e78:	stp	q1, q2, [sp, #16]
  402e7c:	stp	q3, q4, [sp, #48]
  402e80:	str	q0, [sp]
  402e84:	stp	q5, q6, [sp, #80]
  402e88:	str	q7, [sp, #112]
  402e8c:	ldr	x8, [x0]
  402e90:	mov	x19, x0
  402e94:	mov	x20, x1
  402e98:	cbnz	x8, 402ebc <ferror@plt+0xffc>
  402e9c:	ldr	x0, [x19, #16]
  402ea0:	mov	w8, #0x80                  	// #128
  402ea4:	mov	w1, #0x80                  	// #128
  402ea8:	str	x8, [x19]
  402eac:	bl	401c00 <realloc@plt>
  402eb0:	cbz	x0, 402fd0 <ferror@plt+0x1110>
  402eb4:	ldr	x8, [x19]
  402eb8:	str	x0, [x19, #16]
  402ebc:	mov	x10, #0xffffffffffffffd0    	// #-48
  402ec0:	mov	x11, sp
  402ec4:	movk	x10, #0xff80, lsl #32
  402ec8:	sub	x12, x29, #0x70
  402ecc:	add	x11, x11, #0x80
  402ed0:	stp	x11, x10, [x29, #-16]
  402ed4:	add	x10, x29, #0x30
  402ed8:	add	x11, x12, #0x30
  402edc:	stp	x10, x11, [x29, #-32]
  402ee0:	ldp	x9, x10, [x19, #8]
  402ee4:	ldr	x11, [x19, #8]
  402ee8:	ldp	q0, q1, [x29, #-32]
  402eec:	sub	x3, x29, #0x40
  402ef0:	sub	x21, x8, x9
  402ef4:	add	x0, x10, x11
  402ef8:	mov	x1, x21
  402efc:	mov	x2, x20
  402f00:	stp	q0, q1, [x29, #-64]
  402f04:	bl	401dd0 <vsnprintf@plt>
  402f08:	tbnz	w0, #31, 402fbc <ferror@plt+0x10fc>
  402f0c:	mov	w9, w0
  402f10:	cmp	x21, x9
  402f14:	b.hi	402fa8 <ferror@plt+0x10e8>  // b.pmore
  402f18:	ldr	x8, [x19]
  402f1c:	cbz	x8, 402f30 <ferror@plt+0x1070>
  402f20:	ldr	x10, [x19, #8]
  402f24:	sub	x1, x8, x10
  402f28:	cmp	x1, x9
  402f2c:	b.hi	402f68 <ferror@plt+0x10a8>  // b.pmore
  402f30:	add	x9, x9, #0x1
  402f34:	cmp	w0, #0x7f
  402f38:	mov	w10, #0x80                  	// #128
  402f3c:	ldr	x0, [x19, #16]
  402f40:	csel	x9, x9, x10, hi  // hi = pmore
  402f44:	add	x21, x8, x9
  402f48:	mov	x1, x21
  402f4c:	str	x21, [x19]
  402f50:	bl	401c00 <realloc@plt>
  402f54:	cbz	x21, 402f5c <ferror@plt+0x109c>
  402f58:	cbz	x0, 402fe4 <ferror@plt+0x1124>
  402f5c:	ldp	x8, x9, [x19]
  402f60:	str	x0, [x19, #16]
  402f64:	sub	x1, x8, x9
  402f68:	mov	x8, #0xffffffffffffffd0    	// #-48
  402f6c:	mov	x10, sp
  402f70:	movk	x8, #0xff80, lsl #32
  402f74:	add	x10, x10, #0x80
  402f78:	stp	x10, x8, [x29, #-16]
  402f7c:	sub	x8, x29, #0x70
  402f80:	add	x9, x29, #0x30
  402f84:	add	x8, x8, #0x30
  402f88:	stp	x9, x8, [x29, #-32]
  402f8c:	ldp	x9, x8, [x19, #8]
  402f90:	ldp	q0, q1, [x29, #-32]
  402f94:	sub	x3, x29, #0x40
  402f98:	mov	x2, x20
  402f9c:	add	x0, x8, x9
  402fa0:	stp	q0, q1, [x29, #-64]
  402fa4:	bl	401dd0 <vsnprintf@plt>
  402fa8:	cmp	w0, #0x1
  402fac:	b.lt	402fbc <ferror@plt+0x10fc>  // b.tstop
  402fb0:	ldr	x8, [x19, #8]
  402fb4:	add	x8, x8, w0, uxtw
  402fb8:	str	x8, [x19, #8]
  402fbc:	ldp	x20, x19, [sp, #272]
  402fc0:	ldp	x28, x21, [sp, #256]
  402fc4:	ldp	x29, x30, [sp, #240]
  402fc8:	add	sp, sp, #0x120
  402fcc:	ret
  402fd0:	adrp	x1, 405000 <ferror@plt+0x3140>
  402fd4:	add	x1, x1, #0x2b9
  402fd8:	mov	w0, #0x1                   	// #1
  402fdc:	mov	w2, #0x80                  	// #128
  402fe0:	bl	401ea0 <err@plt>
  402fe4:	adrp	x1, 405000 <ferror@plt+0x3140>
  402fe8:	add	x1, x1, #0x2b9
  402fec:	mov	w0, #0x1                   	// #1
  402ff0:	mov	x2, x21
  402ff4:	bl	401ea0 <err@plt>
  402ff8:	sub	sp, sp, #0x150
  402ffc:	cmp	x1, #0x7
  403000:	stp	x29, x30, [sp, #240]
  403004:	stp	x28, x27, [sp, #256]
  403008:	stp	x26, x25, [sp, #272]
  40300c:	stp	x24, x23, [sp, #288]
  403010:	stp	x22, x21, [sp, #304]
  403014:	stp	x20, x19, [sp, #320]
  403018:	add	x29, sp, #0xf0
  40301c:	b.cc	40302c <ferror@plt+0x116c>  // b.lo, b.ul, b.last
  403020:	adrp	x1, 405000 <ferror@plt+0x3140>
  403024:	add	x1, x1, #0x58b
  403028:	b	40306c <ferror@plt+0x11ac>
  40302c:	mov	w21, w3
  403030:	mov	x4, x2
  403034:	mov	x23, x0
  403038:	adrp	x0, 416000 <ferror@plt+0x14140>
  40303c:	adrp	x2, 405000 <ferror@plt+0x3140>
  403040:	adrp	x3, 405000 <ferror@plt+0x3140>
  403044:	mov	x22, x1
  403048:	add	x0, x0, #0x2d1
  40304c:	add	x2, x2, #0x5aa
  403050:	add	x3, x3, #0x4cc
  403054:	mov	w1, #0xff                  	// #255
  403058:	bl	401af0 <snprintf@plt>
  40305c:	cmp	w0, #0xff
  403060:	b.cc	4030b4 <ferror@plt+0x11f4>  // b.lo, b.ul, b.last
  403064:	adrp	x1, 405000 <ferror@plt+0x3140>
  403068:	add	x1, x1, #0x5af
  40306c:	mov	w2, #0x5                   	// #5
  403070:	mov	x0, xzr
  403074:	bl	401dc0 <dcgettext@plt>
  403078:	adrp	x21, 416000 <ferror@plt+0x14140>
  40307c:	add	x21, x21, #0x3d0
  403080:	mov	x2, x0
  403084:	mov	w1, #0x4ff                 	// #1279
  403088:	mov	x0, x21
  40308c:	bl	401af0 <snprintf@plt>
  403090:	mov	x0, x21
  403094:	ldp	x20, x19, [sp, #320]
  403098:	ldp	x22, x21, [sp, #304]
  40309c:	ldp	x24, x23, [sp, #288]
  4030a0:	ldp	x26, x25, [sp, #272]
  4030a4:	ldp	x28, x27, [sp, #256]
  4030a8:	ldp	x29, x30, [sp, #240]
  4030ac:	add	sp, sp, #0x150
  4030b0:	ret
  4030b4:	adrp	x19, 416000 <ferror@plt+0x14140>
  4030b8:	add	x19, x19, #0x2d1
  4030bc:	mov	w1, #0x801                 	// #2049
  4030c0:	mov	x0, x19
  4030c4:	mov	w2, wzr
  4030c8:	bl	401b60 <open@plt>
  4030cc:	tbnz	w0, #31, 4030f0 <ferror@plt+0x1230>
  4030d0:	mov	w20, w0
  4030d4:	mov	x25, x22
  4030d8:	cbz	x22, 403190 <ferror@plt+0x12d0>
  4030dc:	cmp	x22, #0x1
  4030e0:	b.ne	40313c <ferror@plt+0x127c>  // b.any
  4030e4:	mov	x25, xzr
  4030e8:	mov	x8, xzr
  4030ec:	b	403174 <ferror@plt+0x12b4>
  4030f0:	bl	401e30 <__errno_location@plt>
  4030f4:	ldr	w8, [x0]
  4030f8:	mov	x21, xzr
  4030fc:	cmp	w8, #0xd
  403100:	b.eq	403090 <ferror@plt+0x11d0>  // b.none
  403104:	cmp	w8, #0x10
  403108:	b.eq	403090 <ferror@plt+0x11d0>  // b.none
  40310c:	add	x21, x19, #0xff
  403110:	adrp	x2, 405000 <ferror@plt+0x3140>
  403114:	add	x2, x2, #0x5c9
  403118:	mov	w1, #0x4ff                 	// #1279
  40311c:	mov	x0, x21
  403120:	mov	x3, x19
  403124:	bl	401af0 <snprintf@plt>
  403128:	cmp	w0, #0x4ff
  40312c:	b.cc	403090 <ferror@plt+0x11d0>  // b.lo, b.ul, b.last
  403130:	adrp	x1, 405000 <ferror@plt+0x3140>
  403134:	add	x1, x1, #0x5d0
  403138:	b	40306c <ferror@plt+0x11ac>
  40313c:	and	x8, x22, #0xfffffffffffffffe
  403140:	mov	x9, xzr
  403144:	mov	x10, xzr
  403148:	add	x11, x23, #0x18
  40314c:	mov	x12, x8
  403150:	ldur	x13, [x11, #-16]
  403154:	ldr	x14, [x11], #32
  403158:	subs	x12, x12, #0x2
  40315c:	add	x9, x13, x9
  403160:	add	x10, x14, x10
  403164:	b.ne	403150 <ferror@plt+0x1290>  // b.any
  403168:	cmp	x8, x22
  40316c:	add	x25, x10, x9
  403170:	b.eq	403190 <ferror@plt+0x12d0>  // b.none
  403174:	sub	x9, x22, x8
  403178:	add	x8, x23, x8, lsl #4
  40317c:	add	x8, x8, #0x8
  403180:	ldr	x10, [x8], #16
  403184:	subs	x9, x9, #0x1
  403188:	add	x25, x10, x25
  40318c:	b.ne	403180 <ferror@plt+0x12c0>  // b.any
  403190:	mov	w0, w20
  403194:	mov	x1, x23
  403198:	mov	w2, w22
  40319c:	bl	401de0 <writev@plt>
  4031a0:	cmp	x25, x0
  4031a4:	b.le	4032f4 <ferror@plt+0x1434>
  4031a8:	sub	x26, x29, #0x68
  4031ac:	mov	x24, x0
  4031b0:	mov	w28, wzr
  4031b4:	add	x27, x26, #0x8
  4031b8:	tbz	x24, #63, 403254 <ferror@plt+0x1394>
  4031bc:	bl	401e30 <__errno_location@plt>
  4031c0:	ldr	w8, [x0]
  4031c4:	cmp	w8, #0xb
  4031c8:	b.ne	4032e0 <ferror@plt+0x1420>  // b.any
  4031cc:	cbnz	w28, 403400 <ferror@plt+0x1540>
  4031d0:	bl	401ae0 <fork@plt>
  4031d4:	tbnz	w0, #31, 4032fc <ferror@plt+0x143c>
  4031d8:	cbnz	w0, 403360 <ferror@plt+0x14a0>
  4031dc:	mov	w0, #0xe                   	// #14
  4031e0:	mov	x1, xzr
  4031e4:	bl	401b20 <signal@plt>
  4031e8:	mov	w0, #0xf                   	// #15
  4031ec:	mov	x1, xzr
  4031f0:	bl	401b20 <signal@plt>
  4031f4:	add	x0, sp, #0x8
  4031f8:	bl	401b80 <sigemptyset@plt>
  4031fc:	add	x1, sp, #0x8
  403200:	mov	w0, #0x2                   	// #2
  403204:	mov	x2, xzr
  403208:	bl	401a50 <sigprocmask@plt>
  40320c:	mov	w0, w21
  403210:	bl	401e50 <alarm@plt>
  403214:	mov	w1, #0x3                   	// #3
  403218:	mov	w0, w20
  40321c:	bl	401d60 <fcntl@plt>
  403220:	and	w8, w0, #0xfffff7ff
  403224:	sxtw	x2, w8
  403228:	mov	w1, #0x4                   	// #4
  40322c:	bl	401d60 <fcntl@plt>
  403230:	mov	w0, w20
  403234:	mov	x1, x23
  403238:	mov	w2, w22
  40323c:	bl	401de0 <writev@plt>
  403240:	mov	x24, x0
  403244:	cmp	x25, x0
  403248:	mov	w28, #0x1                   	// #1
  40324c:	b.gt	4031b8 <ferror@plt+0x12f8>
  403250:	b	403410 <ferror@plt+0x1550>
  403254:	cmp	x23, x26
  403258:	b.eq	40326c <ferror@plt+0x13ac>  // b.none
  40325c:	lsl	x2, x22, #4
  403260:	sub	x0, x29, #0x68
  403264:	mov	x1, x23
  403268:	bl	4019d0 <memmove@plt>
  40326c:	ldur	x8, [x29, #-96]
  403270:	sub	x23, x29, #0x68
  403274:	mov	x9, x24
  403278:	cmp	x24, x8
  40327c:	b.ge	403288 <ferror@plt+0x13c8>  // b.tcont
  403280:	mov	x10, x27
  403284:	b	4032a4 <ferror@plt+0x13e4>
  403288:	sub	x9, x9, x8
  40328c:	ldr	x8, [x23, #24]
  403290:	add	x23, x23, #0x10
  403294:	sub	x22, x22, #0x1
  403298:	cmp	x9, x8
  40329c:	b.ge	403288 <ferror@plt+0x13c8>  // b.tcont
  4032a0:	add	x10, x23, #0x8
  4032a4:	sub	x25, x25, x24
  4032a8:	cbz	x9, 4032c0 <ferror@plt+0x1400>
  4032ac:	ldr	x11, [x23]
  4032b0:	sub	x8, x8, x9
  4032b4:	add	x9, x11, x9
  4032b8:	str	x9, [x23]
  4032bc:	str	x8, [x10]
  4032c0:	mov	w0, w20
  4032c4:	mov	x1, x23
  4032c8:	mov	w2, w22
  4032cc:	bl	401de0 <writev@plt>
  4032d0:	mov	x24, x0
  4032d4:	cmp	x25, x0
  4032d8:	b.gt	4031b8 <ferror@plt+0x12f8>
  4032dc:	b	4032f0 <ferror@plt+0x1430>
  4032e0:	cmp	w8, #0x5
  4032e4:	b.eq	4032f0 <ferror@plt+0x1430>  // b.none
  4032e8:	cmp	w8, #0x13
  4032ec:	b.ne	403370 <ferror@plt+0x14b0>  // b.any
  4032f0:	cbnz	w28, 403410 <ferror@plt+0x1550>
  4032f4:	mov	x21, xzr
  4032f8:	b	403090 <ferror@plt+0x11d0>
  4032fc:	adrp	x1, 405000 <ferror@plt+0x3140>
  403300:	add	x1, x1, #0x5dc
  403304:	mov	w2, #0x5                   	// #5
  403308:	mov	x0, xzr
  40330c:	bl	401dc0 <dcgettext@plt>
  403310:	adrp	x21, 416000 <ferror@plt+0x14140>
  403314:	add	x21, x21, #0x3d0
  403318:	mov	x2, x0
  40331c:	mov	w1, #0x4ff                 	// #1279
  403320:	mov	x0, x21
  403324:	bl	401af0 <snprintf@plt>
  403328:	cmp	w0, #0x4ff
  40332c:	b.cc	403364 <ferror@plt+0x14a4>  // b.lo, b.ul, b.last
  403330:	adrp	x1, 405000 <ferror@plt+0x3140>
  403334:	add	x1, x1, #0x5e5
  403338:	mov	w2, #0x5                   	// #5
  40333c:	mov	x0, xzr
  403340:	bl	401dc0 <dcgettext@plt>
  403344:	adrp	x21, 416000 <ferror@plt+0x14140>
  403348:	add	x21, x21, #0x3d0
  40334c:	mov	x2, x0
  403350:	mov	w1, #0x4ff                 	// #1279
  403354:	mov	x0, x21
  403358:	bl	401af0 <snprintf@plt>
  40335c:	b	403364 <ferror@plt+0x14a4>
  403360:	mov	x21, xzr
  403364:	mov	w0, w20
  403368:	bl	401c20 <close@plt>
  40336c:	b	403090 <ferror@plt+0x11d0>
  403370:	mov	w0, w20
  403374:	bl	401b30 <fsync@plt>
  403378:	mov	w21, w0
  40337c:	mov	w0, w20
  403380:	bl	401c20 <close@plt>
  403384:	orr	w8, w0, w21
  403388:	cbz	w8, 4033ac <ferror@plt+0x14ec>
  40338c:	adrp	x1, 405000 <ferror@plt+0x3140>
  403390:	add	x1, x1, #0x5f1
  403394:	mov	w2, #0x5                   	// #5
  403398:	mov	x0, xzr
  40339c:	bl	401dc0 <dcgettext@plt>
  4033a0:	adrp	x1, 416000 <ferror@plt+0x14140>
  4033a4:	add	x1, x1, #0x2d1
  4033a8:	bl	401ca0 <warn@plt>
  4033ac:	cbnz	w28, 403408 <ferror@plt+0x1548>
  4033b0:	add	x21, x19, #0xff
  4033b4:	adrp	x2, 405000 <ferror@plt+0x3140>
  4033b8:	add	x2, x2, #0x5c9
  4033bc:	mov	w1, #0x4ff                 	// #1279
  4033c0:	mov	x0, x21
  4033c4:	mov	x3, x19
  4033c8:	bl	401af0 <snprintf@plt>
  4033cc:	cmp	w0, #0x4ff
  4033d0:	b.cc	403090 <ferror@plt+0x11d0>  // b.lo, b.ul, b.last
  4033d4:	adrp	x1, 405000 <ferror@plt+0x3140>
  4033d8:	add	x1, x1, #0x602
  4033dc:	mov	w2, #0x5                   	// #5
  4033e0:	mov	x0, xzr
  4033e4:	bl	401dc0 <dcgettext@plt>
  4033e8:	mov	x2, x0
  4033ec:	mov	w1, #0x4ff                 	// #1279
  4033f0:	mov	x0, x21
  4033f4:	mov	x3, x19
  4033f8:	bl	401af0 <snprintf@plt>
  4033fc:	b	403090 <ferror@plt+0x11d0>
  403400:	mov	w0, w20
  403404:	bl	401c20 <close@plt>
  403408:	mov	w0, #0x1                   	// #1
  40340c:	bl	4019e0 <_exit@plt>
  403410:	mov	w0, wzr
  403414:	bl	4019e0 <_exit@plt>
  403418:	adrp	x8, 416000 <ferror@plt+0x14140>
  40341c:	str	w0, [x8, #664]
  403420:	ret
  403424:	sub	sp, sp, #0x70
  403428:	stp	x29, x30, [sp, #16]
  40342c:	stp	x28, x27, [sp, #32]
  403430:	stp	x26, x25, [sp, #48]
  403434:	stp	x24, x23, [sp, #64]
  403438:	stp	x22, x21, [sp, #80]
  40343c:	stp	x20, x19, [sp, #96]
  403440:	add	x29, sp, #0x10
  403444:	str	xzr, [x1]
  403448:	cbz	x0, 40348c <ferror@plt+0x15cc>
  40344c:	ldrb	w22, [x0]
  403450:	mov	x20, x0
  403454:	cbz	x22, 40348c <ferror@plt+0x15cc>
  403458:	mov	x21, x2
  40345c:	mov	x19, x1
  403460:	bl	401cb0 <__ctype_b_loc@plt>
  403464:	ldr	x8, [x0]
  403468:	mov	x23, x0
  40346c:	ldrh	w9, [x8, x22, lsl #1]
  403470:	tbz	w9, #13, 403484 <ferror@plt+0x15c4>
  403474:	add	x9, x20, #0x1
  403478:	ldrb	w22, [x9], #1
  40347c:	ldrh	w10, [x8, x22, lsl #1]
  403480:	tbnz	w10, #13, 403478 <ferror@plt+0x15b8>
  403484:	cmp	w22, #0x2d
  403488:	b.ne	4034c0 <ferror@plt+0x1600>  // b.any
  40348c:	mov	w22, #0xffffffea            	// #-22
  403490:	neg	w19, w22
  403494:	bl	401e30 <__errno_location@plt>
  403498:	str	w19, [x0]
  40349c:	mov	w0, w22
  4034a0:	ldp	x20, x19, [sp, #96]
  4034a4:	ldp	x22, x21, [sp, #80]
  4034a8:	ldp	x24, x23, [sp, #64]
  4034ac:	ldp	x26, x25, [sp, #48]
  4034b0:	ldp	x28, x27, [sp, #32]
  4034b4:	ldp	x29, x30, [sp, #16]
  4034b8:	add	sp, sp, #0x70
  4034bc:	ret
  4034c0:	bl	401e30 <__errno_location@plt>
  4034c4:	mov	x24, x0
  4034c8:	str	wzr, [x0]
  4034cc:	add	x1, sp, #0x8
  4034d0:	mov	x0, x20
  4034d4:	mov	w2, wzr
  4034d8:	mov	w3, wzr
  4034dc:	str	xzr, [sp, #8]
  4034e0:	bl	401be0 <__strtoul_internal@plt>
  4034e4:	ldr	x25, [sp, #8]
  4034e8:	ldr	w8, [x24]
  4034ec:	cmp	x25, x20
  4034f0:	b.eq	403670 <ferror@plt+0x17b0>  // b.none
  4034f4:	add	x9, x0, #0x1
  4034f8:	mov	x20, x0
  4034fc:	cmp	x9, #0x1
  403500:	b.hi	403508 <ferror@plt+0x1648>  // b.pmore
  403504:	cbnz	w8, 403674 <ferror@plt+0x17b4>
  403508:	cbz	x25, 403680 <ferror@plt+0x17c0>
  40350c:	ldrb	w8, [x25]
  403510:	cbz	w8, 403680 <ferror@plt+0x17c0>
  403514:	mov	w27, wzr
  403518:	mov	x28, xzr
  40351c:	b	40352c <ferror@plt+0x166c>
  403520:	mov	x28, xzr
  403524:	str	x22, [sp, #8]
  403528:	mov	x25, x22
  40352c:	ldrb	w8, [x25, #1]
  403530:	cmp	w8, #0x61
  403534:	b.le	403564 <ferror@plt+0x16a4>
  403538:	cmp	w8, #0x62
  40353c:	b.eq	40356c <ferror@plt+0x16ac>  // b.none
  403540:	cmp	w8, #0x69
  403544:	b.ne	40357c <ferror@plt+0x16bc>  // b.any
  403548:	ldrb	w8, [x25, #2]
  40354c:	orr	w8, w8, #0x20
  403550:	cmp	w8, #0x62
  403554:	b.ne	40357c <ferror@plt+0x16bc>  // b.any
  403558:	ldrb	w8, [x25, #3]
  40355c:	cbnz	w8, 40357c <ferror@plt+0x16bc>
  403560:	b	403690 <ferror@plt+0x17d0>
  403564:	cmp	w8, #0x42
  403568:	b.ne	403578 <ferror@plt+0x16b8>  // b.any
  40356c:	ldrb	w8, [x25, #2]
  403570:	cbnz	w8, 40357c <ferror@plt+0x16bc>
  403574:	b	403698 <ferror@plt+0x17d8>
  403578:	cbz	w8, 403690 <ferror@plt+0x17d0>
  40357c:	bl	401b00 <localeconv@plt>
  403580:	cbz	x0, 4035a0 <ferror@plt+0x16e0>
  403584:	ldr	x22, [x0]
  403588:	cbz	x22, 4035ac <ferror@plt+0x16ec>
  40358c:	mov	x0, x22
  403590:	bl	401a00 <strlen@plt>
  403594:	mov	x26, x0
  403598:	mov	w8, #0x1                   	// #1
  40359c:	b	4035b4 <ferror@plt+0x16f4>
  4035a0:	mov	w8, wzr
  4035a4:	mov	x22, xzr
  4035a8:	b	4035b0 <ferror@plt+0x16f0>
  4035ac:	mov	w8, wzr
  4035b0:	mov	x26, xzr
  4035b4:	cbnz	x28, 40348c <ferror@plt+0x15cc>
  4035b8:	ldrb	w9, [x25]
  4035bc:	eor	w8, w8, #0x1
  4035c0:	cmp	w9, #0x0
  4035c4:	cset	w9, eq  // eq = none
  4035c8:	orr	w8, w8, w9
  4035cc:	tbnz	w8, #0, 40348c <ferror@plt+0x15cc>
  4035d0:	mov	x0, x22
  4035d4:	mov	x1, x25
  4035d8:	mov	x2, x26
  4035dc:	bl	401b90 <strncmp@plt>
  4035e0:	cbnz	w0, 40348c <ferror@plt+0x15cc>
  4035e4:	add	x22, x25, x26
  4035e8:	ldrb	w8, [x22]
  4035ec:	cmp	w8, #0x30
  4035f0:	b.ne	403604 <ferror@plt+0x1744>  // b.any
  4035f4:	ldrb	w8, [x22, #1]!
  4035f8:	add	w27, w27, #0x1
  4035fc:	cmp	w8, #0x30
  403600:	b.eq	4035f4 <ferror@plt+0x1734>  // b.none
  403604:	ldr	x9, [x23]
  403608:	sxtb	x8, w8
  40360c:	ldrh	w8, [x9, x8, lsl #1]
  403610:	tbz	w8, #11, 403520 <ferror@plt+0x1660>
  403614:	add	x1, sp, #0x8
  403618:	mov	x0, x22
  40361c:	mov	w2, wzr
  403620:	mov	w3, wzr
  403624:	str	wzr, [x24]
  403628:	str	xzr, [sp, #8]
  40362c:	bl	401be0 <__strtoul_internal@plt>
  403630:	ldr	x25, [sp, #8]
  403634:	ldr	w8, [x24]
  403638:	cmp	x25, x22
  40363c:	b.eq	403670 <ferror@plt+0x17b0>  // b.none
  403640:	add	x9, x0, #0x1
  403644:	cmp	x9, #0x1
  403648:	b.hi	403650 <ferror@plt+0x1790>  // b.pmore
  40364c:	cbnz	w8, 403674 <ferror@plt+0x17b4>
  403650:	mov	x28, xzr
  403654:	cbz	x0, 40352c <ferror@plt+0x166c>
  403658:	cbz	x25, 40348c <ferror@plt+0x15cc>
  40365c:	ldrb	w8, [x25]
  403660:	mov	w22, #0xffffffea            	// #-22
  403664:	mov	x28, x0
  403668:	cbnz	w8, 40352c <ferror@plt+0x166c>
  40366c:	b	403490 <ferror@plt+0x15d0>
  403670:	cbz	w8, 40348c <ferror@plt+0x15cc>
  403674:	neg	w22, w8
  403678:	tbz	w22, #31, 40349c <ferror@plt+0x15dc>
  40367c:	b	403490 <ferror@plt+0x15d0>
  403680:	mov	w22, wzr
  403684:	str	x20, [x19]
  403688:	tbz	w22, #31, 40349c <ferror@plt+0x15dc>
  40368c:	b	403490 <ferror@plt+0x15d0>
  403690:	mov	w24, #0x400                 	// #1024
  403694:	b	40369c <ferror@plt+0x17dc>
  403698:	mov	w24, #0x3e8                 	// #1000
  40369c:	ldrsb	w22, [x25]
  4036a0:	adrp	x23, 405000 <ferror@plt+0x3140>
  4036a4:	add	x23, x23, #0x635
  4036a8:	mov	w2, #0x9                   	// #9
  4036ac:	mov	x0, x23
  4036b0:	mov	w1, w22
  4036b4:	bl	401d90 <memchr@plt>
  4036b8:	cbnz	x0, 4036d8 <ferror@plt+0x1818>
  4036bc:	adrp	x23, 405000 <ferror@plt+0x3140>
  4036c0:	add	x23, x23, #0x63e
  4036c4:	mov	w2, #0x9                   	// #9
  4036c8:	mov	x0, x23
  4036cc:	mov	w1, w22
  4036d0:	bl	401d90 <memchr@plt>
  4036d4:	cbz	x0, 40348c <ferror@plt+0x15cc>
  4036d8:	sub	w8, w0, w23
  4036dc:	adds	w8, w8, #0x1
  4036e0:	b.cs	403704 <ferror@plt+0x1844>  // b.hs, b.nlast
  4036e4:	mvn	w9, w0
  4036e8:	add	w9, w9, w23
  4036ec:	umulh	x10, x24, x20
  4036f0:	cmp	xzr, x10
  4036f4:	b.ne	40370c <ferror@plt+0x184c>  // b.any
  4036f8:	adds	w9, w9, #0x1
  4036fc:	mul	x20, x20, x24
  403700:	b.cc	4036ec <ferror@plt+0x182c>  // b.lo, b.ul, b.last
  403704:	mov	w22, wzr
  403708:	b	403710 <ferror@plt+0x1850>
  40370c:	mov	w22, #0xffffffde            	// #-34
  403710:	cbz	x21, 403718 <ferror@plt+0x1858>
  403714:	str	w8, [x21]
  403718:	cbz	x28, 403684 <ferror@plt+0x17c4>
  40371c:	cbz	w8, 403684 <ferror@plt+0x17c4>
  403720:	mvn	w8, w0
  403724:	add	w9, w8, w23
  403728:	mov	w8, #0x1                   	// #1
  40372c:	umulh	x10, x24, x8
  403730:	cmp	xzr, x10
  403734:	b.ne	403744 <ferror@plt+0x1884>  // b.any
  403738:	adds	w9, w9, #0x1
  40373c:	mul	x8, x8, x24
  403740:	b.cc	40372c <ferror@plt+0x186c>  // b.lo, b.ul, b.last
  403744:	mov	w9, #0xa                   	// #10
  403748:	cmp	x28, #0xb
  40374c:	b.cc	403760 <ferror@plt+0x18a0>  // b.lo, b.ul, b.last
  403750:	add	x9, x9, x9, lsl #2
  403754:	lsl	x9, x9, #1
  403758:	cmp	x9, x28
  40375c:	b.cc	403750 <ferror@plt+0x1890>  // b.lo, b.ul, b.last
  403760:	cmp	w27, #0x1
  403764:	b.lt	403810 <ferror@plt+0x1950>  // b.tstop
  403768:	cmp	w27, #0x3
  40376c:	b.hi	403778 <ferror@plt+0x18b8>  // b.pmore
  403770:	mov	w10, wzr
  403774:	b	4037fc <ferror@plt+0x193c>
  403778:	mov	w10, #0x1                   	// #1
  40377c:	dup	v0.2d, x10
  403780:	and	w10, w27, #0xfffffffc
  403784:	mov	v1.16b, v0.16b
  403788:	mov	v1.d[0], x9
  40378c:	mov	w9, w10
  403790:	fmov	x12, d1
  403794:	mov	x11, v1.d[1]
  403798:	add	x12, x12, x12, lsl #2
  40379c:	fmov	x13, d0
  4037a0:	lsl	x12, x12, #1
  4037a4:	add	x11, x11, x11, lsl #2
  4037a8:	add	x13, x13, x13, lsl #2
  4037ac:	mov	x14, v0.d[1]
  4037b0:	fmov	d1, x12
  4037b4:	lsl	x11, x11, #1
  4037b8:	lsl	x13, x13, #1
  4037bc:	mov	v1.d[1], x11
  4037c0:	add	x11, x14, x14, lsl #2
  4037c4:	fmov	d0, x13
  4037c8:	lsl	x11, x11, #1
  4037cc:	subs	w9, w9, #0x4
  4037d0:	mov	v0.d[1], x11
  4037d4:	b.ne	403790 <ferror@plt+0x18d0>  // b.any
  4037d8:	mov	x9, v1.d[1]
  4037dc:	mov	x11, v0.d[1]
  4037e0:	fmov	x12, d1
  4037e4:	fmov	x13, d0
  4037e8:	mul	x12, x13, x12
  4037ec:	mul	x9, x11, x9
  4037f0:	cmp	w27, w10
  4037f4:	mul	x9, x12, x9
  4037f8:	b.eq	403810 <ferror@plt+0x1950>  // b.none
  4037fc:	sub	w10, w27, w10
  403800:	add	x9, x9, x9, lsl #2
  403804:	subs	w10, w10, #0x1
  403808:	lsl	x9, x9, #1
  40380c:	b.ne	403800 <ferror@plt+0x1940>  // b.any
  403810:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  403814:	mov	w12, #0x1                   	// #1
  403818:	movk	x10, #0xcccd
  40381c:	mov	w11, #0xa                   	// #10
  403820:	b	403834 <ferror@plt+0x1974>
  403824:	cmp	x28, #0x9
  403828:	mov	x28, x13
  40382c:	mov	x12, x14
  403830:	b.ls	403684 <ferror@plt+0x17c4>  // b.plast
  403834:	umulh	x13, x28, x10
  403838:	lsr	x13, x13, #3
  40383c:	add	x14, x12, x12, lsl #2
  403840:	msub	x15, x13, x11, x28
  403844:	lsl	x14, x14, #1
  403848:	cbz	x15, 403824 <ferror@plt+0x1964>
  40384c:	udiv	x12, x9, x12
  403850:	udiv	x12, x12, x15
  403854:	udiv	x12, x8, x12
  403858:	add	x20, x12, x20
  40385c:	b	403824 <ferror@plt+0x1964>
  403860:	mov	x2, xzr
  403864:	b	403424 <ferror@plt+0x1564>
  403868:	stp	x29, x30, [sp, #-48]!
  40386c:	stp	x20, x19, [sp, #32]
  403870:	mov	x20, x1
  403874:	mov	x19, x0
  403878:	str	x21, [sp, #16]
  40387c:	mov	x29, sp
  403880:	cbz	x0, 4038b4 <ferror@plt+0x19f4>
  403884:	ldrb	w21, [x19]
  403888:	mov	x8, x19
  40388c:	cbz	w21, 4038b8 <ferror@plt+0x19f8>
  403890:	bl	401cb0 <__ctype_b_loc@plt>
  403894:	ldr	x9, [x0]
  403898:	mov	x8, x19
  40389c:	and	x10, x21, #0xff
  4038a0:	ldrh	w10, [x9, x10, lsl #1]
  4038a4:	tbz	w10, #11, 4038b8 <ferror@plt+0x19f8>
  4038a8:	ldrb	w21, [x8, #1]!
  4038ac:	cbnz	w21, 40389c <ferror@plt+0x19dc>
  4038b0:	b	4038b8 <ferror@plt+0x19f8>
  4038b4:	mov	x8, xzr
  4038b8:	cbz	x20, 4038c0 <ferror@plt+0x1a00>
  4038bc:	str	x8, [x20]
  4038c0:	cmp	x8, x19
  4038c4:	b.ls	4038e4 <ferror@plt+0x1a24>  // b.plast
  4038c8:	ldrb	w8, [x8]
  4038cc:	cmp	w8, #0x0
  4038d0:	cset	w0, eq  // eq = none
  4038d4:	ldp	x20, x19, [sp, #32]
  4038d8:	ldr	x21, [sp, #16]
  4038dc:	ldp	x29, x30, [sp], #48
  4038e0:	ret
  4038e4:	mov	w0, wzr
  4038e8:	ldp	x20, x19, [sp, #32]
  4038ec:	ldr	x21, [sp, #16]
  4038f0:	ldp	x29, x30, [sp], #48
  4038f4:	ret
  4038f8:	stp	x29, x30, [sp, #-48]!
  4038fc:	stp	x20, x19, [sp, #32]
  403900:	mov	x20, x1
  403904:	mov	x19, x0
  403908:	str	x21, [sp, #16]
  40390c:	mov	x29, sp
  403910:	cbz	x0, 403944 <ferror@plt+0x1a84>
  403914:	ldrb	w21, [x19]
  403918:	mov	x8, x19
  40391c:	cbz	w21, 403948 <ferror@plt+0x1a88>
  403920:	bl	401cb0 <__ctype_b_loc@plt>
  403924:	ldr	x9, [x0]
  403928:	mov	x8, x19
  40392c:	and	x10, x21, #0xff
  403930:	ldrh	w10, [x9, x10, lsl #1]
  403934:	tbz	w10, #12, 403948 <ferror@plt+0x1a88>
  403938:	ldrb	w21, [x8, #1]!
  40393c:	cbnz	w21, 40392c <ferror@plt+0x1a6c>
  403940:	b	403948 <ferror@plt+0x1a88>
  403944:	mov	x8, xzr
  403948:	cbz	x20, 403950 <ferror@plt+0x1a90>
  40394c:	str	x8, [x20]
  403950:	cmp	x8, x19
  403954:	b.ls	403974 <ferror@plt+0x1ab4>  // b.plast
  403958:	ldrb	w8, [x8]
  40395c:	cmp	w8, #0x0
  403960:	cset	w0, eq  // eq = none
  403964:	ldp	x20, x19, [sp, #32]
  403968:	ldr	x21, [sp, #16]
  40396c:	ldp	x29, x30, [sp], #48
  403970:	ret
  403974:	mov	w0, wzr
  403978:	ldp	x20, x19, [sp, #32]
  40397c:	ldr	x21, [sp, #16]
  403980:	ldp	x29, x30, [sp], #48
  403984:	ret
  403988:	sub	sp, sp, #0x110
  40398c:	stp	x29, x30, [sp, #208]
  403990:	add	x29, sp, #0xd0
  403994:	mov	x8, #0xffffffffffffffd0    	// #-48
  403998:	mov	x9, sp
  40399c:	sub	x10, x29, #0x50
  4039a0:	stp	x28, x23, [sp, #224]
  4039a4:	stp	x22, x21, [sp, #240]
  4039a8:	stp	x20, x19, [sp, #256]
  4039ac:	mov	x20, x1
  4039b0:	mov	x19, x0
  4039b4:	movk	x8, #0xff80, lsl #32
  4039b8:	add	x11, x29, #0x40
  4039bc:	add	x9, x9, #0x80
  4039c0:	add	x22, x10, #0x30
  4039c4:	mov	w23, #0xffffffd0            	// #-48
  4039c8:	stp	x2, x3, [x29, #-80]
  4039cc:	stp	x4, x5, [x29, #-64]
  4039d0:	stp	x6, x7, [x29, #-48]
  4039d4:	stp	q1, q2, [sp, #16]
  4039d8:	stp	q3, q4, [sp, #48]
  4039dc:	str	q0, [sp]
  4039e0:	stp	q5, q6, [sp, #80]
  4039e4:	str	q7, [sp, #112]
  4039e8:	stp	x9, x8, [x29, #-16]
  4039ec:	stp	x11, x22, [x29, #-32]
  4039f0:	tbnz	w23, #31, 4039fc <ferror@plt+0x1b3c>
  4039f4:	mov	w8, w23
  4039f8:	b	403a14 <ferror@plt+0x1b54>
  4039fc:	add	w8, w23, #0x8
  403a00:	cmn	w23, #0x8
  403a04:	stur	w8, [x29, #-8]
  403a08:	b.gt	403a14 <ferror@plt+0x1b54>
  403a0c:	add	x9, x22, w23, sxtw
  403a10:	b	403a20 <ferror@plt+0x1b60>
  403a14:	ldur	x9, [x29, #-32]
  403a18:	add	x10, x9, #0x8
  403a1c:	stur	x10, [x29, #-32]
  403a20:	ldr	x1, [x9]
  403a24:	cbz	x1, 403a9c <ferror@plt+0x1bdc>
  403a28:	tbnz	w8, #31, 403a34 <ferror@plt+0x1b74>
  403a2c:	mov	w23, w8
  403a30:	b	403a4c <ferror@plt+0x1b8c>
  403a34:	add	w23, w8, #0x8
  403a38:	cmn	w8, #0x8
  403a3c:	stur	w23, [x29, #-8]
  403a40:	b.gt	403a4c <ferror@plt+0x1b8c>
  403a44:	add	x8, x22, w8, sxtw
  403a48:	b	403a58 <ferror@plt+0x1b98>
  403a4c:	ldur	x8, [x29, #-32]
  403a50:	add	x9, x8, #0x8
  403a54:	stur	x9, [x29, #-32]
  403a58:	ldr	x21, [x8]
  403a5c:	cbz	x21, 403a9c <ferror@plt+0x1bdc>
  403a60:	mov	x0, x19
  403a64:	bl	401c80 <strcmp@plt>
  403a68:	cbz	w0, 403a80 <ferror@plt+0x1bc0>
  403a6c:	mov	x0, x19
  403a70:	mov	x1, x21
  403a74:	bl	401c80 <strcmp@plt>
  403a78:	cbnz	w0, 4039f0 <ferror@plt+0x1b30>
  403a7c:	b	403a84 <ferror@plt+0x1bc4>
  403a80:	mov	w0, #0x1                   	// #1
  403a84:	ldp	x20, x19, [sp, #256]
  403a88:	ldp	x22, x21, [sp, #240]
  403a8c:	ldp	x28, x23, [sp, #224]
  403a90:	ldp	x29, x30, [sp, #208]
  403a94:	add	sp, sp, #0x110
  403a98:	ret
  403a9c:	adrp	x8, 416000 <ferror@plt+0x14140>
  403aa0:	ldr	w0, [x8, #664]
  403aa4:	adrp	x1, 405000 <ferror@plt+0x3140>
  403aa8:	add	x1, x1, #0x647
  403aac:	mov	x2, x20
  403ab0:	mov	x3, x19
  403ab4:	bl	401df0 <errx@plt>
  403ab8:	cbz	x1, 403adc <ferror@plt+0x1c1c>
  403abc:	sxtb	w8, w2
  403ac0:	ldrsb	w9, [x0]
  403ac4:	cbz	w9, 403adc <ferror@plt+0x1c1c>
  403ac8:	cmp	w8, w9
  403acc:	b.eq	403ae0 <ferror@plt+0x1c20>  // b.none
  403ad0:	sub	x1, x1, #0x1
  403ad4:	add	x0, x0, #0x1
  403ad8:	cbnz	x1, 403ac0 <ferror@plt+0x1c00>
  403adc:	mov	x0, xzr
  403ae0:	ret
  403ae4:	stp	x29, x30, [sp, #-32]!
  403ae8:	stp	x20, x19, [sp, #16]
  403aec:	mov	x29, sp
  403af0:	mov	x20, x1
  403af4:	mov	x19, x0
  403af8:	bl	403c54 <ferror@plt+0x1d94>
  403afc:	cmp	x0, w0, sxtw
  403b00:	b.ne	403b18 <ferror@plt+0x1c58>  // b.any
  403b04:	cmp	w0, w0, sxth
  403b08:	b.ne	403b18 <ferror@plt+0x1c58>  // b.any
  403b0c:	ldp	x20, x19, [sp, #16]
  403b10:	ldp	x29, x30, [sp], #32
  403b14:	ret
  403b18:	bl	401e30 <__errno_location@plt>
  403b1c:	mov	w8, #0x22                  	// #34
  403b20:	str	w8, [x0]
  403b24:	adrp	x8, 416000 <ferror@plt+0x14140>
  403b28:	ldr	w0, [x8, #664]
  403b2c:	adrp	x1, 405000 <ferror@plt+0x3140>
  403b30:	add	x1, x1, #0x647
  403b34:	mov	x2, x20
  403b38:	mov	x3, x19
  403b3c:	bl	401ea0 <err@plt>
  403b40:	stp	x29, x30, [sp, #-32]!
  403b44:	stp	x20, x19, [sp, #16]
  403b48:	mov	x29, sp
  403b4c:	mov	x20, x1
  403b50:	mov	x19, x0
  403b54:	bl	403c54 <ferror@plt+0x1d94>
  403b58:	cmp	x0, w0, sxtw
  403b5c:	b.ne	403b6c <ferror@plt+0x1cac>  // b.any
  403b60:	ldp	x20, x19, [sp, #16]
  403b64:	ldp	x29, x30, [sp], #32
  403b68:	ret
  403b6c:	bl	401e30 <__errno_location@plt>
  403b70:	mov	w8, #0x22                  	// #34
  403b74:	str	w8, [x0]
  403b78:	adrp	x8, 416000 <ferror@plt+0x14140>
  403b7c:	ldr	w0, [x8, #664]
  403b80:	adrp	x1, 405000 <ferror@plt+0x3140>
  403b84:	add	x1, x1, #0x647
  403b88:	mov	x2, x20
  403b8c:	mov	x3, x19
  403b90:	bl	401ea0 <err@plt>
  403b94:	stp	x29, x30, [sp, #-32]!
  403b98:	mov	w2, #0xa                   	// #10
  403b9c:	stp	x20, x19, [sp, #16]
  403ba0:	mov	x29, sp
  403ba4:	mov	x20, x1
  403ba8:	mov	x19, x0
  403bac:	bl	403dc4 <ferror@plt+0x1f04>
  403bb0:	lsr	x8, x0, #32
  403bb4:	cbnz	x8, 403bcc <ferror@plt+0x1d0c>
  403bb8:	cmp	w0, #0x10, lsl #12
  403bbc:	b.cs	403bcc <ferror@plt+0x1d0c>  // b.hs, b.nlast
  403bc0:	ldp	x20, x19, [sp, #16]
  403bc4:	ldp	x29, x30, [sp], #32
  403bc8:	ret
  403bcc:	bl	401e30 <__errno_location@plt>
  403bd0:	mov	w8, #0x22                  	// #34
  403bd4:	str	w8, [x0]
  403bd8:	adrp	x8, 416000 <ferror@plt+0x14140>
  403bdc:	ldr	w0, [x8, #664]
  403be0:	adrp	x1, 405000 <ferror@plt+0x3140>
  403be4:	add	x1, x1, #0x647
  403be8:	mov	x2, x20
  403bec:	mov	x3, x19
  403bf0:	bl	401ea0 <err@plt>
  403bf4:	stp	x29, x30, [sp, #-32]!
  403bf8:	mov	w2, #0x10                  	// #16
  403bfc:	stp	x20, x19, [sp, #16]
  403c00:	mov	x29, sp
  403c04:	mov	x20, x1
  403c08:	mov	x19, x0
  403c0c:	bl	403dc4 <ferror@plt+0x1f04>
  403c10:	lsr	x8, x0, #32
  403c14:	cbnz	x8, 403c2c <ferror@plt+0x1d6c>
  403c18:	cmp	w0, #0x10, lsl #12
  403c1c:	b.cs	403c2c <ferror@plt+0x1d6c>  // b.hs, b.nlast
  403c20:	ldp	x20, x19, [sp, #16]
  403c24:	ldp	x29, x30, [sp], #32
  403c28:	ret
  403c2c:	bl	401e30 <__errno_location@plt>
  403c30:	mov	w8, #0x22                  	// #34
  403c34:	str	w8, [x0]
  403c38:	adrp	x8, 416000 <ferror@plt+0x14140>
  403c3c:	ldr	w0, [x8, #664]
  403c40:	adrp	x1, 405000 <ferror@plt+0x3140>
  403c44:	add	x1, x1, #0x647
  403c48:	mov	x2, x20
  403c4c:	mov	x3, x19
  403c50:	bl	401ea0 <err@plt>
  403c54:	stp	x29, x30, [sp, #-48]!
  403c58:	mov	x29, sp
  403c5c:	str	x21, [sp, #16]
  403c60:	stp	x20, x19, [sp, #32]
  403c64:	mov	x20, x1
  403c68:	mov	x19, x0
  403c6c:	str	xzr, [x29, #24]
  403c70:	bl	401e30 <__errno_location@plt>
  403c74:	str	wzr, [x0]
  403c78:	cbz	x19, 403ccc <ferror@plt+0x1e0c>
  403c7c:	ldrb	w8, [x19]
  403c80:	cbz	w8, 403ccc <ferror@plt+0x1e0c>
  403c84:	mov	x21, x0
  403c88:	add	x1, x29, #0x18
  403c8c:	mov	w2, #0xa                   	// #10
  403c90:	mov	x0, x19
  403c94:	mov	w3, wzr
  403c98:	bl	401b70 <__strtol_internal@plt>
  403c9c:	ldr	w8, [x21]
  403ca0:	cbnz	w8, 403ce8 <ferror@plt+0x1e28>
  403ca4:	ldr	x8, [x29, #24]
  403ca8:	cmp	x8, x19
  403cac:	b.eq	403ccc <ferror@plt+0x1e0c>  // b.none
  403cb0:	cbz	x8, 403cbc <ferror@plt+0x1dfc>
  403cb4:	ldrb	w8, [x8]
  403cb8:	cbnz	w8, 403ccc <ferror@plt+0x1e0c>
  403cbc:	ldp	x20, x19, [sp, #32]
  403cc0:	ldr	x21, [sp, #16]
  403cc4:	ldp	x29, x30, [sp], #48
  403cc8:	ret
  403ccc:	adrp	x8, 416000 <ferror@plt+0x14140>
  403cd0:	ldr	w0, [x8, #664]
  403cd4:	adrp	x1, 405000 <ferror@plt+0x3140>
  403cd8:	add	x1, x1, #0x647
  403cdc:	mov	x2, x20
  403ce0:	mov	x3, x19
  403ce4:	bl	401df0 <errx@plt>
  403ce8:	adrp	x9, 416000 <ferror@plt+0x14140>
  403cec:	ldr	w0, [x9, #664]
  403cf0:	cmp	w8, #0x22
  403cf4:	b.ne	403cd4 <ferror@plt+0x1e14>  // b.any
  403cf8:	adrp	x1, 405000 <ferror@plt+0x3140>
  403cfc:	add	x1, x1, #0x647
  403d00:	mov	x2, x20
  403d04:	mov	x3, x19
  403d08:	bl	401ea0 <err@plt>
  403d0c:	stp	x29, x30, [sp, #-32]!
  403d10:	mov	w2, #0xa                   	// #10
  403d14:	stp	x20, x19, [sp, #16]
  403d18:	mov	x29, sp
  403d1c:	mov	x20, x1
  403d20:	mov	x19, x0
  403d24:	bl	403dc4 <ferror@plt+0x1f04>
  403d28:	lsr	x8, x0, #32
  403d2c:	cbnz	x8, 403d3c <ferror@plt+0x1e7c>
  403d30:	ldp	x20, x19, [sp, #16]
  403d34:	ldp	x29, x30, [sp], #32
  403d38:	ret
  403d3c:	bl	401e30 <__errno_location@plt>
  403d40:	mov	w8, #0x22                  	// #34
  403d44:	str	w8, [x0]
  403d48:	adrp	x8, 416000 <ferror@plt+0x14140>
  403d4c:	ldr	w0, [x8, #664]
  403d50:	adrp	x1, 405000 <ferror@plt+0x3140>
  403d54:	add	x1, x1, #0x647
  403d58:	mov	x2, x20
  403d5c:	mov	x3, x19
  403d60:	bl	401ea0 <err@plt>
  403d64:	stp	x29, x30, [sp, #-32]!
  403d68:	mov	w2, #0x10                  	// #16
  403d6c:	stp	x20, x19, [sp, #16]
  403d70:	mov	x29, sp
  403d74:	mov	x20, x1
  403d78:	mov	x19, x0
  403d7c:	bl	403dc4 <ferror@plt+0x1f04>
  403d80:	lsr	x8, x0, #32
  403d84:	cbnz	x8, 403d94 <ferror@plt+0x1ed4>
  403d88:	ldp	x20, x19, [sp, #16]
  403d8c:	ldp	x29, x30, [sp], #32
  403d90:	ret
  403d94:	bl	401e30 <__errno_location@plt>
  403d98:	mov	w8, #0x22                  	// #34
  403d9c:	str	w8, [x0]
  403da0:	adrp	x8, 416000 <ferror@plt+0x14140>
  403da4:	ldr	w0, [x8, #664]
  403da8:	adrp	x1, 405000 <ferror@plt+0x3140>
  403dac:	add	x1, x1, #0x647
  403db0:	mov	x2, x20
  403db4:	mov	x3, x19
  403db8:	bl	401ea0 <err@plt>
  403dbc:	mov	w2, #0xa                   	// #10
  403dc0:	b	403dc4 <ferror@plt+0x1f04>
  403dc4:	sub	sp, sp, #0x40
  403dc8:	stp	x29, x30, [sp, #16]
  403dcc:	stp	x22, x21, [sp, #32]
  403dd0:	stp	x20, x19, [sp, #48]
  403dd4:	add	x29, sp, #0x10
  403dd8:	mov	w21, w2
  403ddc:	mov	x20, x1
  403de0:	mov	x19, x0
  403de4:	str	xzr, [sp, #8]
  403de8:	bl	401e30 <__errno_location@plt>
  403dec:	str	wzr, [x0]
  403df0:	cbz	x19, 403e48 <ferror@plt+0x1f88>
  403df4:	ldrb	w8, [x19]
  403df8:	cbz	w8, 403e48 <ferror@plt+0x1f88>
  403dfc:	mov	x22, x0
  403e00:	add	x1, sp, #0x8
  403e04:	mov	x0, x19
  403e08:	mov	w2, w21
  403e0c:	mov	w3, wzr
  403e10:	bl	401be0 <__strtoul_internal@plt>
  403e14:	ldr	w8, [x22]
  403e18:	cbnz	w8, 403e64 <ferror@plt+0x1fa4>
  403e1c:	ldr	x8, [sp, #8]
  403e20:	cmp	x8, x19
  403e24:	b.eq	403e48 <ferror@plt+0x1f88>  // b.none
  403e28:	cbz	x8, 403e34 <ferror@plt+0x1f74>
  403e2c:	ldrb	w8, [x8]
  403e30:	cbnz	w8, 403e48 <ferror@plt+0x1f88>
  403e34:	ldp	x20, x19, [sp, #48]
  403e38:	ldp	x22, x21, [sp, #32]
  403e3c:	ldp	x29, x30, [sp, #16]
  403e40:	add	sp, sp, #0x40
  403e44:	ret
  403e48:	adrp	x8, 416000 <ferror@plt+0x14140>
  403e4c:	ldr	w0, [x8, #664]
  403e50:	adrp	x1, 405000 <ferror@plt+0x3140>
  403e54:	add	x1, x1, #0x647
  403e58:	mov	x2, x20
  403e5c:	mov	x3, x19
  403e60:	bl	401df0 <errx@plt>
  403e64:	adrp	x9, 416000 <ferror@plt+0x14140>
  403e68:	ldr	w0, [x9, #664]
  403e6c:	cmp	w8, #0x22
  403e70:	b.ne	403e50 <ferror@plt+0x1f90>  // b.any
  403e74:	adrp	x1, 405000 <ferror@plt+0x3140>
  403e78:	add	x1, x1, #0x647
  403e7c:	mov	x2, x20
  403e80:	mov	x3, x19
  403e84:	bl	401ea0 <err@plt>
  403e88:	mov	w2, #0x10                  	// #16
  403e8c:	b	403dc4 <ferror@plt+0x1f04>
  403e90:	stp	x29, x30, [sp, #-48]!
  403e94:	mov	x29, sp
  403e98:	str	x21, [sp, #16]
  403e9c:	stp	x20, x19, [sp, #32]
  403ea0:	mov	x20, x1
  403ea4:	mov	x19, x0
  403ea8:	str	xzr, [x29, #24]
  403eac:	bl	401e30 <__errno_location@plt>
  403eb0:	str	wzr, [x0]
  403eb4:	cbz	x19, 403f00 <ferror@plt+0x2040>
  403eb8:	ldrb	w8, [x19]
  403ebc:	cbz	w8, 403f00 <ferror@plt+0x2040>
  403ec0:	mov	x21, x0
  403ec4:	add	x1, x29, #0x18
  403ec8:	mov	x0, x19
  403ecc:	bl	401a60 <strtod@plt>
  403ed0:	ldr	w8, [x21]
  403ed4:	cbnz	w8, 403f1c <ferror@plt+0x205c>
  403ed8:	ldr	x8, [x29, #24]
  403edc:	cmp	x8, x19
  403ee0:	b.eq	403f00 <ferror@plt+0x2040>  // b.none
  403ee4:	cbz	x8, 403ef0 <ferror@plt+0x2030>
  403ee8:	ldrb	w8, [x8]
  403eec:	cbnz	w8, 403f00 <ferror@plt+0x2040>
  403ef0:	ldp	x20, x19, [sp, #32]
  403ef4:	ldr	x21, [sp, #16]
  403ef8:	ldp	x29, x30, [sp], #48
  403efc:	ret
  403f00:	adrp	x8, 416000 <ferror@plt+0x14140>
  403f04:	ldr	w0, [x8, #664]
  403f08:	adrp	x1, 405000 <ferror@plt+0x3140>
  403f0c:	add	x1, x1, #0x647
  403f10:	mov	x2, x20
  403f14:	mov	x3, x19
  403f18:	bl	401df0 <errx@plt>
  403f1c:	adrp	x9, 416000 <ferror@plt+0x14140>
  403f20:	ldr	w0, [x9, #664]
  403f24:	cmp	w8, #0x22
  403f28:	b.ne	403f08 <ferror@plt+0x2048>  // b.any
  403f2c:	adrp	x1, 405000 <ferror@plt+0x3140>
  403f30:	add	x1, x1, #0x647
  403f34:	mov	x2, x20
  403f38:	mov	x3, x19
  403f3c:	bl	401ea0 <err@plt>
  403f40:	stp	x29, x30, [sp, #-48]!
  403f44:	mov	x29, sp
  403f48:	str	x21, [sp, #16]
  403f4c:	stp	x20, x19, [sp, #32]
  403f50:	mov	x20, x1
  403f54:	mov	x19, x0
  403f58:	str	xzr, [x29, #24]
  403f5c:	bl	401e30 <__errno_location@plt>
  403f60:	str	wzr, [x0]
  403f64:	cbz	x19, 403fb4 <ferror@plt+0x20f4>
  403f68:	ldrb	w8, [x19]
  403f6c:	cbz	w8, 403fb4 <ferror@plt+0x20f4>
  403f70:	mov	x21, x0
  403f74:	add	x1, x29, #0x18
  403f78:	mov	w2, #0xa                   	// #10
  403f7c:	mov	x0, x19
  403f80:	bl	401cc0 <strtol@plt>
  403f84:	ldr	w8, [x21]
  403f88:	cbnz	w8, 403fd0 <ferror@plt+0x2110>
  403f8c:	ldr	x8, [x29, #24]
  403f90:	cmp	x8, x19
  403f94:	b.eq	403fb4 <ferror@plt+0x20f4>  // b.none
  403f98:	cbz	x8, 403fa4 <ferror@plt+0x20e4>
  403f9c:	ldrb	w8, [x8]
  403fa0:	cbnz	w8, 403fb4 <ferror@plt+0x20f4>
  403fa4:	ldp	x20, x19, [sp, #32]
  403fa8:	ldr	x21, [sp, #16]
  403fac:	ldp	x29, x30, [sp], #48
  403fb0:	ret
  403fb4:	adrp	x8, 416000 <ferror@plt+0x14140>
  403fb8:	ldr	w0, [x8, #664]
  403fbc:	adrp	x1, 405000 <ferror@plt+0x3140>
  403fc0:	add	x1, x1, #0x647
  403fc4:	mov	x2, x20
  403fc8:	mov	x3, x19
  403fcc:	bl	401df0 <errx@plt>
  403fd0:	adrp	x9, 416000 <ferror@plt+0x14140>
  403fd4:	ldr	w0, [x9, #664]
  403fd8:	cmp	w8, #0x22
  403fdc:	b.ne	403fbc <ferror@plt+0x20fc>  // b.any
  403fe0:	adrp	x1, 405000 <ferror@plt+0x3140>
  403fe4:	add	x1, x1, #0x647
  403fe8:	mov	x2, x20
  403fec:	mov	x3, x19
  403ff0:	bl	401ea0 <err@plt>
  403ff4:	stp	x29, x30, [sp, #-48]!
  403ff8:	mov	x29, sp
  403ffc:	str	x21, [sp, #16]
  404000:	stp	x20, x19, [sp, #32]
  404004:	mov	x20, x1
  404008:	mov	x19, x0
  40400c:	str	xzr, [x29, #24]
  404010:	bl	401e30 <__errno_location@plt>
  404014:	str	wzr, [x0]
  404018:	cbz	x19, 404068 <ferror@plt+0x21a8>
  40401c:	ldrb	w8, [x19]
  404020:	cbz	w8, 404068 <ferror@plt+0x21a8>
  404024:	mov	x21, x0
  404028:	add	x1, x29, #0x18
  40402c:	mov	w2, #0xa                   	// #10
  404030:	mov	x0, x19
  404034:	bl	4019f0 <strtoul@plt>
  404038:	ldr	w8, [x21]
  40403c:	cbnz	w8, 404084 <ferror@plt+0x21c4>
  404040:	ldr	x8, [x29, #24]
  404044:	cmp	x8, x19
  404048:	b.eq	404068 <ferror@plt+0x21a8>  // b.none
  40404c:	cbz	x8, 404058 <ferror@plt+0x2198>
  404050:	ldrb	w8, [x8]
  404054:	cbnz	w8, 404068 <ferror@plt+0x21a8>
  404058:	ldp	x20, x19, [sp, #32]
  40405c:	ldr	x21, [sp, #16]
  404060:	ldp	x29, x30, [sp], #48
  404064:	ret
  404068:	adrp	x8, 416000 <ferror@plt+0x14140>
  40406c:	ldr	w0, [x8, #664]
  404070:	adrp	x1, 405000 <ferror@plt+0x3140>
  404074:	add	x1, x1, #0x647
  404078:	mov	x2, x20
  40407c:	mov	x3, x19
  404080:	bl	401df0 <errx@plt>
  404084:	adrp	x9, 416000 <ferror@plt+0x14140>
  404088:	ldr	w0, [x9, #664]
  40408c:	cmp	w8, #0x22
  404090:	b.ne	404070 <ferror@plt+0x21b0>  // b.any
  404094:	adrp	x1, 405000 <ferror@plt+0x3140>
  404098:	add	x1, x1, #0x647
  40409c:	mov	x2, x20
  4040a0:	mov	x3, x19
  4040a4:	bl	401ea0 <err@plt>
  4040a8:	sub	sp, sp, #0x30
  4040ac:	stp	x20, x19, [sp, #32]
  4040b0:	mov	x20, x1
  4040b4:	add	x1, sp, #0x8
  4040b8:	mov	x2, xzr
  4040bc:	stp	x29, x30, [sp, #16]
  4040c0:	add	x29, sp, #0x10
  4040c4:	mov	x19, x0
  4040c8:	bl	403424 <ferror@plt+0x1564>
  4040cc:	cbnz	w0, 4040e4 <ferror@plt+0x2224>
  4040d0:	ldr	x0, [sp, #8]
  4040d4:	ldp	x20, x19, [sp, #32]
  4040d8:	ldp	x29, x30, [sp, #16]
  4040dc:	add	sp, sp, #0x30
  4040e0:	ret
  4040e4:	bl	401e30 <__errno_location@plt>
  4040e8:	adrp	x9, 416000 <ferror@plt+0x14140>
  4040ec:	ldr	w8, [x0]
  4040f0:	ldr	w0, [x9, #664]
  4040f4:	adrp	x1, 405000 <ferror@plt+0x3140>
  4040f8:	add	x1, x1, #0x647
  4040fc:	mov	x2, x20
  404100:	mov	x3, x19
  404104:	cbnz	w8, 40410c <ferror@plt+0x224c>
  404108:	bl	401df0 <errx@plt>
  40410c:	bl	401ea0 <err@plt>
  404110:	stp	x29, x30, [sp, #-32]!
  404114:	str	x19, [sp, #16]
  404118:	mov	x19, x1
  40411c:	mov	x1, x2
  404120:	mov	x29, sp
  404124:	bl	403e90 <ferror@plt+0x1fd0>
  404128:	fcvtzs	x8, d0
  40412c:	mov	x9, #0x848000000000        	// #145685290680320
  404130:	movk	x9, #0x412e, lsl #48
  404134:	scvtf	d1, x8
  404138:	fmov	d2, x9
  40413c:	fsub	d0, d0, d1
  404140:	fmul	d0, d0, d2
  404144:	fcvtzs	x9, d0
  404148:	stp	x8, x9, [x19]
  40414c:	ldr	x19, [sp, #16]
  404150:	ldp	x29, x30, [sp], #32
  404154:	ret
  404158:	and	w8, w0, #0xf000
  40415c:	sub	w8, w8, #0x1, lsl #12
  404160:	lsr	w9, w8, #12
  404164:	cmp	w9, #0xb
  404168:	mov	w8, wzr
  40416c:	b.hi	4041c0 <ferror@plt+0x2300>  // b.pmore
  404170:	adrp	x10, 405000 <ferror@plt+0x3140>
  404174:	add	x10, x10, #0x629
  404178:	adr	x11, 40418c <ferror@plt+0x22cc>
  40417c:	ldrb	w12, [x10, x9]
  404180:	add	x11, x11, x12, lsl #2
  404184:	mov	w9, #0x64                  	// #100
  404188:	br	x11
  40418c:	mov	w9, #0x70                  	// #112
  404190:	b	4041b8 <ferror@plt+0x22f8>
  404194:	mov	w9, #0x63                  	// #99
  404198:	b	4041b8 <ferror@plt+0x22f8>
  40419c:	mov	w9, #0x62                  	// #98
  4041a0:	b	4041b8 <ferror@plt+0x22f8>
  4041a4:	mov	w9, #0x6c                  	// #108
  4041a8:	b	4041b8 <ferror@plt+0x22f8>
  4041ac:	mov	w9, #0x73                  	// #115
  4041b0:	b	4041b8 <ferror@plt+0x22f8>
  4041b4:	mov	w9, #0x2d                  	// #45
  4041b8:	mov	w8, #0x1                   	// #1
  4041bc:	strb	w9, [x1]
  4041c0:	tst	w0, #0x100
  4041c4:	mov	w9, #0x72                  	// #114
  4041c8:	mov	w10, #0x2d                  	// #45
  4041cc:	add	x11, x1, x8
  4041d0:	mov	w12, #0x77                  	// #119
  4041d4:	csel	w17, w10, w9, eq  // eq = none
  4041d8:	tst	w0, #0x80
  4041dc:	mov	w14, #0x53                  	// #83
  4041e0:	mov	w15, #0x73                  	// #115
  4041e4:	mov	w16, #0x78                  	// #120
  4041e8:	strb	w17, [x11]
  4041ec:	csel	w17, w10, w12, eq  // eq = none
  4041f0:	tst	w0, #0x40
  4041f4:	orr	x13, x8, #0x2
  4041f8:	strb	w17, [x11, #1]
  4041fc:	csel	w11, w15, w14, ne  // ne = any
  404200:	csel	w17, w16, w10, ne  // ne = any
  404204:	tst	w0, #0x800
  404208:	csel	w11, w17, w11, eq  // eq = none
  40420c:	add	x13, x13, x1
  404210:	tst	w0, #0x20
  404214:	strb	w11, [x13]
  404218:	csel	w11, w10, w9, eq  // eq = none
  40421c:	tst	w0, #0x10
  404220:	strb	w11, [x13, #1]
  404224:	csel	w11, w10, w12, eq  // eq = none
  404228:	tst	w0, #0x8
  40422c:	csel	w14, w15, w14, ne  // ne = any
  404230:	csel	w15, w16, w10, ne  // ne = any
  404234:	tst	w0, #0x400
  404238:	orr	x8, x8, #0x6
  40423c:	csel	w14, w15, w14, eq  // eq = none
  404240:	tst	w0, #0x4
  404244:	add	x8, x8, x1
  404248:	csel	w9, w10, w9, eq  // eq = none
  40424c:	tst	w0, #0x2
  404250:	mov	w17, #0x54                  	// #84
  404254:	strb	w11, [x13, #2]
  404258:	mov	w11, #0x74                  	// #116
  40425c:	strb	w14, [x13, #3]
  404260:	strb	w9, [x8]
  404264:	csel	w9, w10, w12, eq  // eq = none
  404268:	tst	w0, #0x1
  40426c:	strb	w9, [x8, #1]
  404270:	csel	w9, w11, w17, ne  // ne = any
  404274:	csel	w10, w16, w10, ne  // ne = any
  404278:	tst	w0, #0x200
  40427c:	csel	w9, w10, w9, eq  // eq = none
  404280:	mov	x0, x1
  404284:	strb	w9, [x8, #2]
  404288:	strb	wzr, [x8, #3]
  40428c:	ret
  404290:	sub	sp, sp, #0x50
  404294:	add	x8, sp, #0x8
  404298:	stp	x29, x30, [sp, #48]
  40429c:	stp	x20, x19, [sp, #64]
  4042a0:	add	x29, sp, #0x30
  4042a4:	tbz	w0, #1, 4042b4 <ferror@plt+0x23f4>
  4042a8:	orr	x8, x8, #0x1
  4042ac:	mov	w9, #0x20                  	// #32
  4042b0:	strb	w9, [sp, #8]
  4042b4:	cmp	x1, #0x400
  4042b8:	b.cs	4042cc <ferror@plt+0x240c>  // b.hs, b.nlast
  4042bc:	mov	w9, #0x42                  	// #66
  4042c0:	mov	w19, w1
  4042c4:	strh	w9, [x8]
  4042c8:	b	40442c <ferror@plt+0x256c>
  4042cc:	cmp	x1, #0x100, lsl #12
  4042d0:	b.cs	4042dc <ferror@plt+0x241c>  // b.hs, b.nlast
  4042d4:	mov	w9, #0xa                   	// #10
  4042d8:	b	404320 <ferror@plt+0x2460>
  4042dc:	lsr	x9, x1, #30
  4042e0:	cbnz	x9, 4042ec <ferror@plt+0x242c>
  4042e4:	mov	w9, #0x14                  	// #20
  4042e8:	b	404320 <ferror@plt+0x2460>
  4042ec:	lsr	x9, x1, #40
  4042f0:	cbnz	x9, 4042fc <ferror@plt+0x243c>
  4042f4:	mov	w9, #0x1e                  	// #30
  4042f8:	b	404320 <ferror@plt+0x2460>
  4042fc:	lsr	x9, x1, #50
  404300:	cbnz	x9, 40430c <ferror@plt+0x244c>
  404304:	mov	w9, #0x28                  	// #40
  404308:	b	404320 <ferror@plt+0x2460>
  40430c:	lsr	x9, x1, #60
  404310:	mov	w10, #0x3c                  	// #60
  404314:	cmp	x9, #0x0
  404318:	mov	w9, #0x32                  	// #50
  40431c:	csel	w9, w9, w10, eq  // eq = none
  404320:	mov	w10, #0xcccd                	// #52429
  404324:	movk	w10, #0xcccc, lsl #16
  404328:	adrp	x11, 405000 <ferror@plt+0x3140>
  40432c:	umull	x10, w9, w10
  404330:	add	x11, x11, #0x650
  404334:	lsr	x10, x10, #35
  404338:	ldrb	w12, [x11, x10]
  40433c:	mov	x10, #0xffffffffffffffff    	// #-1
  404340:	lsl	x10, x10, x9
  404344:	mov	x11, x8
  404348:	lsr	x19, x1, x9
  40434c:	bic	x10, x1, x10
  404350:	strb	w12, [x11], #1
  404354:	tbz	w0, #0, 40436c <ferror@plt+0x24ac>
  404358:	cmp	w9, #0xa
  40435c:	b.cc	40436c <ferror@plt+0x24ac>  // b.lo, b.ul, b.last
  404360:	mov	w11, #0x4269                	// #17001
  404364:	sturh	w11, [x8, #1]
  404368:	add	x11, x8, #0x3
  40436c:	strb	wzr, [x11]
  404370:	cbz	x10, 40442c <ferror@plt+0x256c>
  404374:	sub	w8, w9, #0xa
  404378:	lsr	x8, x10, x8
  40437c:	tbnz	w0, #2, 404394 <ferror@plt+0x24d4>
  404380:	sub	x9, x8, #0x3b6
  404384:	cmp	x9, #0x64
  404388:	b.cs	404408 <ferror@plt+0x2548>  // b.hs, b.nlast
  40438c:	add	w19, w19, #0x1
  404390:	b	40442c <ferror@plt+0x256c>
  404394:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  404398:	add	x8, x8, #0x5
  40439c:	movk	x9, #0xcccd
  4043a0:	umulh	x10, x8, x9
  4043a4:	lsr	x20, x10, #3
  4043a8:	mul	x9, x20, x9
  4043ac:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  4043b0:	ror	x9, x9, #1
  4043b4:	movk	x10, #0x1999, lsl #48
  4043b8:	cmp	x9, x10
  4043bc:	b.ls	40440c <ferror@plt+0x254c>  // b.plast
  4043c0:	cbz	x20, 40442c <ferror@plt+0x256c>
  4043c4:	bl	401b00 <localeconv@plt>
  4043c8:	cbz	x0, 4043dc <ferror@plt+0x251c>
  4043cc:	ldr	x4, [x0]
  4043d0:	cbz	x4, 4043dc <ferror@plt+0x251c>
  4043d4:	ldrb	w8, [x4]
  4043d8:	cbnz	w8, 4043e4 <ferror@plt+0x2524>
  4043dc:	adrp	x4, 405000 <ferror@plt+0x3140>
  4043e0:	add	x4, x4, #0x52a
  4043e4:	adrp	x2, 405000 <ferror@plt+0x3140>
  4043e8:	add	x2, x2, #0x658
  4043ec:	add	x0, sp, #0x10
  4043f0:	add	x6, sp, #0x8
  4043f4:	mov	w1, #0x20                  	// #32
  4043f8:	mov	w3, w19
  4043fc:	mov	x5, x20
  404400:	bl	401af0 <snprintf@plt>
  404404:	b	404448 <ferror@plt+0x2588>
  404408:	add	x8, x8, #0x32
  40440c:	mov	x9, #0xf5c3                	// #62915
  404410:	movk	x9, #0x5c28, lsl #16
  404414:	movk	x9, #0xc28f, lsl #32
  404418:	lsr	x8, x8, #2
  40441c:	movk	x9, #0x28f5, lsl #48
  404420:	umulh	x8, x8, x9
  404424:	lsr	x20, x8, #2
  404428:	cbnz	x20, 4043c4 <ferror@plt+0x2504>
  40442c:	adrp	x2, 405000 <ferror@plt+0x3140>
  404430:	add	x2, x2, #0x662
  404434:	add	x0, sp, #0x10
  404438:	add	x4, sp, #0x8
  40443c:	mov	w1, #0x20                  	// #32
  404440:	mov	w3, w19
  404444:	bl	401af0 <snprintf@plt>
  404448:	add	x0, sp, #0x10
  40444c:	bl	401c10 <strdup@plt>
  404450:	ldp	x20, x19, [sp, #64]
  404454:	ldp	x29, x30, [sp, #48]
  404458:	add	sp, sp, #0x50
  40445c:	ret
  404460:	stp	x29, x30, [sp, #-64]!
  404464:	stp	x24, x23, [sp, #16]
  404468:	stp	x22, x21, [sp, #32]
  40446c:	stp	x20, x19, [sp, #48]
  404470:	mov	x29, sp
  404474:	cbz	x0, 404530 <ferror@plt+0x2670>
  404478:	mov	x19, x3
  40447c:	mov	x9, x0
  404480:	mov	w0, #0xffffffff            	// #-1
  404484:	cbz	x3, 404534 <ferror@plt+0x2674>
  404488:	mov	x20, x2
  40448c:	cbz	x2, 404534 <ferror@plt+0x2674>
  404490:	mov	x21, x1
  404494:	cbz	x1, 404534 <ferror@plt+0x2674>
  404498:	ldrb	w10, [x9]
  40449c:	cbz	w10, 404534 <ferror@plt+0x2674>
  4044a0:	mov	x23, xzr
  4044a4:	mov	x8, xzr
  4044a8:	add	x22, x9, #0x1
  4044ac:	b	4044c0 <ferror@plt+0x2600>
  4044b0:	mov	x0, x23
  4044b4:	add	x22, x22, #0x1
  4044b8:	mov	x23, x0
  4044bc:	cbz	w10, 404534 <ferror@plt+0x2674>
  4044c0:	cmp	x23, x20
  4044c4:	b.cs	404548 <ferror@plt+0x2688>  // b.hs, b.nlast
  4044c8:	and	w11, w10, #0xff
  4044cc:	ldrb	w10, [x22]
  4044d0:	sub	x9, x22, #0x1
  4044d4:	cmp	x8, #0x0
  4044d8:	csel	x8, x9, x8, eq  // eq = none
  4044dc:	cmp	w11, #0x2c
  4044e0:	csel	x9, x9, xzr, eq  // eq = none
  4044e4:	cmp	w10, #0x0
  4044e8:	csel	x24, x22, x9, eq  // eq = none
  4044ec:	cbz	x8, 4044b0 <ferror@plt+0x25f0>
  4044f0:	cbz	x24, 4044b0 <ferror@plt+0x25f0>
  4044f4:	subs	x1, x24, x8
  4044f8:	b.ls	404530 <ferror@plt+0x2670>  // b.plast
  4044fc:	mov	x0, x8
  404500:	blr	x19
  404504:	cmn	w0, #0x1
  404508:	b.eq	404530 <ferror@plt+0x2670>  // b.none
  40450c:	str	w0, [x21, x23, lsl #2]
  404510:	ldrb	w8, [x24]
  404514:	add	x0, x23, #0x1
  404518:	cbz	w8, 404534 <ferror@plt+0x2674>
  40451c:	ldrb	w10, [x22], #1
  404520:	mov	x8, xzr
  404524:	mov	x23, x0
  404528:	cbnz	w10, 4044c0 <ferror@plt+0x2600>
  40452c:	b	404534 <ferror@plt+0x2674>
  404530:	mov	w0, #0xffffffff            	// #-1
  404534:	ldp	x20, x19, [sp, #48]
  404538:	ldp	x22, x21, [sp, #32]
  40453c:	ldp	x24, x23, [sp, #16]
  404540:	ldp	x29, x30, [sp], #64
  404544:	ret
  404548:	mov	w0, #0xfffffffe            	// #-2
  40454c:	b	404534 <ferror@plt+0x2674>
  404550:	stp	x29, x30, [sp, #-80]!
  404554:	str	x25, [sp, #16]
  404558:	stp	x24, x23, [sp, #32]
  40455c:	stp	x22, x21, [sp, #48]
  404560:	stp	x20, x19, [sp, #64]
  404564:	mov	x29, sp
  404568:	cbz	x0, 404590 <ferror@plt+0x26d0>
  40456c:	mov	x19, x3
  404570:	mov	x9, x0
  404574:	mov	w0, #0xffffffff            	// #-1
  404578:	cbz	x3, 404594 <ferror@plt+0x26d4>
  40457c:	ldrb	w8, [x9]
  404580:	cbz	w8, 404594 <ferror@plt+0x26d4>
  404584:	ldr	x11, [x19]
  404588:	cmp	x11, x2
  40458c:	b.ls	4045ac <ferror@plt+0x26ec>  // b.plast
  404590:	mov	w0, #0xffffffff            	// #-1
  404594:	ldp	x20, x19, [sp, #64]
  404598:	ldp	x22, x21, [sp, #48]
  40459c:	ldp	x24, x23, [sp, #32]
  4045a0:	ldr	x25, [sp, #16]
  4045a4:	ldp	x29, x30, [sp], #80
  4045a8:	ret
  4045ac:	mov	x20, x4
  4045b0:	cmp	w8, #0x2b
  4045b4:	b.ne	4045c0 <ferror@plt+0x2700>  // b.any
  4045b8:	add	x9, x9, #0x1
  4045bc:	b	4045c8 <ferror@plt+0x2708>
  4045c0:	mov	x11, xzr
  4045c4:	str	xzr, [x19]
  4045c8:	mov	w0, #0xffffffff            	// #-1
  4045cc:	cbz	x20, 404594 <ferror@plt+0x26d4>
  4045d0:	sub	x21, x2, x11
  4045d4:	cbz	x21, 404594 <ferror@plt+0x26d4>
  4045d8:	cbz	x1, 404594 <ferror@plt+0x26d4>
  4045dc:	ldrb	w10, [x9]
  4045e0:	cbz	w10, 404594 <ferror@plt+0x26d4>
  4045e4:	mov	x24, xzr
  4045e8:	mov	x8, xzr
  4045ec:	add	x22, x1, x11, lsl #2
  4045f0:	add	x23, x9, #0x1
  4045f4:	b	404608 <ferror@plt+0x2748>
  4045f8:	mov	x0, x24
  4045fc:	add	x23, x23, #0x1
  404600:	mov	x24, x0
  404604:	cbz	w10, 404674 <ferror@plt+0x27b4>
  404608:	cmp	x24, x21
  40460c:	b.cs	40468c <ferror@plt+0x27cc>  // b.hs, b.nlast
  404610:	and	w11, w10, #0xff
  404614:	ldrb	w10, [x23]
  404618:	sub	x9, x23, #0x1
  40461c:	cmp	x8, #0x0
  404620:	csel	x8, x9, x8, eq  // eq = none
  404624:	cmp	w11, #0x2c
  404628:	csel	x9, x9, xzr, eq  // eq = none
  40462c:	cmp	w10, #0x0
  404630:	csel	x25, x23, x9, eq  // eq = none
  404634:	cbz	x8, 4045f8 <ferror@plt+0x2738>
  404638:	cbz	x25, 4045f8 <ferror@plt+0x2738>
  40463c:	subs	x1, x25, x8
  404640:	b.ls	404590 <ferror@plt+0x26d0>  // b.plast
  404644:	mov	x0, x8
  404648:	blr	x20
  40464c:	cmn	w0, #0x1
  404650:	b.eq	404590 <ferror@plt+0x26d0>  // b.none
  404654:	str	w0, [x22, x24, lsl #2]
  404658:	ldrb	w8, [x25]
  40465c:	add	x0, x24, #0x1
  404660:	cbz	w8, 404674 <ferror@plt+0x27b4>
  404664:	ldrb	w10, [x23], #1
  404668:	mov	x8, xzr
  40466c:	mov	x24, x0
  404670:	cbnz	w10, 404608 <ferror@plt+0x2748>
  404674:	cmp	w0, #0x1
  404678:	b.lt	404594 <ferror@plt+0x26d4>  // b.tstop
  40467c:	ldr	x8, [x19]
  404680:	add	x8, x8, w0, uxtw
  404684:	str	x8, [x19]
  404688:	b	404594 <ferror@plt+0x26d4>
  40468c:	mov	w0, #0xfffffffe            	// #-2
  404690:	b	404594 <ferror@plt+0x26d4>
  404694:	stp	x29, x30, [sp, #-64]!
  404698:	mov	x8, x0
  40469c:	mov	w0, #0xffffffea            	// #-22
  4046a0:	str	x23, [sp, #16]
  4046a4:	stp	x22, x21, [sp, #32]
  4046a8:	stp	x20, x19, [sp, #48]
  4046ac:	mov	x29, sp
  4046b0:	cbz	x1, 404758 <ferror@plt+0x2898>
  4046b4:	cbz	x8, 404758 <ferror@plt+0x2898>
  4046b8:	mov	x19, x2
  4046bc:	cbz	x2, 404758 <ferror@plt+0x2898>
  4046c0:	ldrb	w9, [x8]
  4046c4:	cbz	w9, 404754 <ferror@plt+0x2894>
  4046c8:	mov	x20, x1
  4046cc:	mov	x0, xzr
  4046d0:	add	x21, x8, #0x1
  4046d4:	mov	w22, #0x1                   	// #1
  4046d8:	b	4046e4 <ferror@plt+0x2824>
  4046dc:	add	x21, x21, #0x1
  4046e0:	cbz	w9, 404754 <ferror@plt+0x2894>
  4046e4:	mov	x8, x21
  4046e8:	ldrb	w10, [x8], #-1
  4046ec:	and	w9, w9, #0xff
  4046f0:	cmp	x0, #0x0
  4046f4:	csel	x0, x8, x0, eq  // eq = none
  4046f8:	cmp	w9, #0x2c
  4046fc:	csel	x8, x8, xzr, eq  // eq = none
  404700:	cmp	w10, #0x0
  404704:	mov	w9, w10
  404708:	csel	x23, x21, x8, eq  // eq = none
  40470c:	cbz	x0, 4046dc <ferror@plt+0x281c>
  404710:	cbz	x23, 4046dc <ferror@plt+0x281c>
  404714:	subs	x1, x23, x0
  404718:	b.ls	40476c <ferror@plt+0x28ac>  // b.plast
  40471c:	blr	x19
  404720:	tbnz	w0, #31, 404758 <ferror@plt+0x2898>
  404724:	mov	w8, w0
  404728:	lsr	x8, x8, #3
  40472c:	ldrb	w9, [x20, x8]
  404730:	and	w10, w0, #0x7
  404734:	lsl	w10, w22, w10
  404738:	orr	w9, w9, w10
  40473c:	strb	w9, [x20, x8]
  404740:	ldrb	w8, [x23]
  404744:	cbz	w8, 404754 <ferror@plt+0x2894>
  404748:	ldrb	w9, [x21]
  40474c:	mov	x0, xzr
  404750:	b	4046dc <ferror@plt+0x281c>
  404754:	mov	w0, wzr
  404758:	ldp	x20, x19, [sp, #48]
  40475c:	ldp	x22, x21, [sp, #32]
  404760:	ldr	x23, [sp, #16]
  404764:	ldp	x29, x30, [sp], #64
  404768:	ret
  40476c:	mov	w0, #0xffffffff            	// #-1
  404770:	b	404758 <ferror@plt+0x2898>
  404774:	stp	x29, x30, [sp, #-48]!
  404778:	mov	x8, x0
  40477c:	mov	w0, #0xffffffea            	// #-22
  404780:	stp	x22, x21, [sp, #16]
  404784:	stp	x20, x19, [sp, #32]
  404788:	mov	x29, sp
  40478c:	cbz	x1, 404820 <ferror@plt+0x2960>
  404790:	cbz	x8, 404820 <ferror@plt+0x2960>
  404794:	mov	x19, x2
  404798:	cbz	x2, 404820 <ferror@plt+0x2960>
  40479c:	ldrb	w9, [x8]
  4047a0:	cbz	w9, 40481c <ferror@plt+0x295c>
  4047a4:	mov	x20, x1
  4047a8:	mov	x0, xzr
  4047ac:	add	x21, x8, #0x1
  4047b0:	b	4047bc <ferror@plt+0x28fc>
  4047b4:	add	x21, x21, #0x1
  4047b8:	cbz	w9, 40481c <ferror@plt+0x295c>
  4047bc:	mov	x8, x21
  4047c0:	ldrb	w10, [x8], #-1
  4047c4:	and	w9, w9, #0xff
  4047c8:	cmp	x0, #0x0
  4047cc:	csel	x0, x8, x0, eq  // eq = none
  4047d0:	cmp	w9, #0x2c
  4047d4:	csel	x8, x8, xzr, eq  // eq = none
  4047d8:	cmp	w10, #0x0
  4047dc:	mov	w9, w10
  4047e0:	csel	x22, x21, x8, eq  // eq = none
  4047e4:	cbz	x0, 4047b4 <ferror@plt+0x28f4>
  4047e8:	cbz	x22, 4047b4 <ferror@plt+0x28f4>
  4047ec:	subs	x1, x22, x0
  4047f0:	b.ls	404830 <ferror@plt+0x2970>  // b.plast
  4047f4:	blr	x19
  4047f8:	tbnz	x0, #63, 404820 <ferror@plt+0x2960>
  4047fc:	ldr	x8, [x20]
  404800:	orr	x8, x8, x0
  404804:	str	x8, [x20]
  404808:	ldrb	w8, [x22]
  40480c:	cbz	w8, 40481c <ferror@plt+0x295c>
  404810:	ldrb	w9, [x21]
  404814:	mov	x0, xzr
  404818:	b	4047b4 <ferror@plt+0x28f4>
  40481c:	mov	w0, wzr
  404820:	ldp	x20, x19, [sp, #32]
  404824:	ldp	x22, x21, [sp, #16]
  404828:	ldp	x29, x30, [sp], #48
  40482c:	ret
  404830:	mov	w0, #0xffffffff            	// #-1
  404834:	ldp	x20, x19, [sp, #32]
  404838:	ldp	x22, x21, [sp, #16]
  40483c:	ldp	x29, x30, [sp], #48
  404840:	ret
  404844:	stp	x29, x30, [sp, #-64]!
  404848:	mov	x29, sp
  40484c:	str	x23, [sp, #16]
  404850:	stp	x22, x21, [sp, #32]
  404854:	stp	x20, x19, [sp, #48]
  404858:	str	xzr, [x29, #24]
  40485c:	cbz	x0, 404934 <ferror@plt+0x2a74>
  404860:	mov	w21, w3
  404864:	mov	x19, x2
  404868:	mov	x23, x1
  40486c:	mov	x22, x0
  404870:	str	w3, [x1]
  404874:	str	w3, [x2]
  404878:	bl	401e30 <__errno_location@plt>
  40487c:	str	wzr, [x0]
  404880:	ldrb	w8, [x22]
  404884:	mov	x20, x0
  404888:	cmp	w8, #0x3a
  40488c:	b.ne	404898 <ferror@plt+0x29d8>  // b.any
  404890:	add	x21, x22, #0x1
  404894:	b	4048f4 <ferror@plt+0x2a34>
  404898:	add	x1, x29, #0x18
  40489c:	mov	w2, #0xa                   	// #10
  4048a0:	mov	x0, x22
  4048a4:	bl	401cc0 <strtol@plt>
  4048a8:	str	w0, [x23]
  4048ac:	str	w0, [x19]
  4048b0:	ldr	x8, [x29, #24]
  4048b4:	mov	w0, #0xffffffff            	// #-1
  4048b8:	cmp	x8, x22
  4048bc:	b.eq	404934 <ferror@plt+0x2a74>  // b.none
  4048c0:	ldr	w9, [x20]
  4048c4:	cbnz	w9, 404934 <ferror@plt+0x2a74>
  4048c8:	cbz	x8, 404934 <ferror@plt+0x2a74>
  4048cc:	ldrb	w9, [x8]
  4048d0:	cmp	w9, #0x2d
  4048d4:	b.eq	4048e8 <ferror@plt+0x2a28>  // b.none
  4048d8:	cmp	w9, #0x3a
  4048dc:	b.ne	404930 <ferror@plt+0x2a70>  // b.any
  4048e0:	ldrb	w9, [x8, #1]
  4048e4:	cbz	w9, 404948 <ferror@plt+0x2a88>
  4048e8:	add	x21, x8, #0x1
  4048ec:	str	xzr, [x29, #24]
  4048f0:	str	wzr, [x20]
  4048f4:	add	x1, x29, #0x18
  4048f8:	mov	w2, #0xa                   	// #10
  4048fc:	mov	x0, x21
  404900:	bl	401cc0 <strtol@plt>
  404904:	str	w0, [x19]
  404908:	ldr	w8, [x20]
  40490c:	mov	w0, #0xffffffff            	// #-1
  404910:	cbnz	w8, 404934 <ferror@plt+0x2a74>
  404914:	ldr	x8, [x29, #24]
  404918:	cbz	x8, 404934 <ferror@plt+0x2a74>
  40491c:	cmp	x8, x21
  404920:	mov	w0, #0xffffffff            	// #-1
  404924:	b.eq	404934 <ferror@plt+0x2a74>  // b.none
  404928:	ldrb	w8, [x8]
  40492c:	cbnz	w8, 404934 <ferror@plt+0x2a74>
  404930:	mov	w0, wzr
  404934:	ldp	x20, x19, [sp, #48]
  404938:	ldp	x22, x21, [sp, #32]
  40493c:	ldr	x23, [sp, #16]
  404940:	ldp	x29, x30, [sp], #64
  404944:	ret
  404948:	str	w21, [x19]
  40494c:	b	404930 <ferror@plt+0x2a70>
  404950:	stp	x29, x30, [sp, #-48]!
  404954:	mov	w8, wzr
  404958:	str	x21, [sp, #16]
  40495c:	stp	x20, x19, [sp, #32]
  404960:	mov	x29, sp
  404964:	cbz	x1, 404a98 <ferror@plt+0x2bd8>
  404968:	cbz	x0, 404a98 <ferror@plt+0x2bd8>
  40496c:	ldrb	w8, [x0]
  404970:	and	w8, w8, #0xff
  404974:	cmp	w8, #0x2f
  404978:	mov	x19, x0
  40497c:	b.ne	404998 <ferror@plt+0x2ad8>  // b.any
  404980:	mov	x0, x19
  404984:	ldrb	w8, [x0, #1]!
  404988:	cmp	w8, #0x2f
  40498c:	mov	w8, #0x2f                  	// #47
  404990:	b.eq	404970 <ferror@plt+0x2ab0>  // b.none
  404994:	b	4049a8 <ferror@plt+0x2ae8>
  404998:	cbnz	w8, 4049a8 <ferror@plt+0x2ae8>
  40499c:	mov	x20, xzr
  4049a0:	mov	x19, xzr
  4049a4:	b	4049c8 <ferror@plt+0x2b08>
  4049a8:	mov	w20, #0x1                   	// #1
  4049ac:	ldrb	w8, [x19, x20]
  4049b0:	cbz	w8, 4049c8 <ferror@plt+0x2b08>
  4049b4:	cmp	w8, #0x2f
  4049b8:	b.eq	4049c8 <ferror@plt+0x2b08>  // b.none
  4049bc:	add	x20, x20, #0x1
  4049c0:	ldrb	w8, [x19, x20]
  4049c4:	cbnz	w8, 4049b4 <ferror@plt+0x2af4>
  4049c8:	ldrb	w8, [x1]
  4049cc:	and	w8, w8, #0xff
  4049d0:	cmp	w8, #0x2f
  4049d4:	mov	x21, x1
  4049d8:	b.ne	4049f4 <ferror@plt+0x2b34>  // b.any
  4049dc:	mov	x1, x21
  4049e0:	ldrb	w8, [x1, #1]!
  4049e4:	cmp	w8, #0x2f
  4049e8:	mov	w8, #0x2f                  	// #47
  4049ec:	b.eq	4049cc <ferror@plt+0x2b0c>  // b.none
  4049f0:	b	404a04 <ferror@plt+0x2b44>
  4049f4:	cbnz	w8, 404a04 <ferror@plt+0x2b44>
  4049f8:	mov	x8, xzr
  4049fc:	mov	x21, xzr
  404a00:	b	404a24 <ferror@plt+0x2b64>
  404a04:	mov	w8, #0x1                   	// #1
  404a08:	ldrb	w9, [x21, x8]
  404a0c:	cbz	w9, 404a24 <ferror@plt+0x2b64>
  404a10:	cmp	w9, #0x2f
  404a14:	b.eq	404a24 <ferror@plt+0x2b64>  // b.none
  404a18:	add	x8, x8, #0x1
  404a1c:	ldrb	w9, [x21, x8]
  404a20:	cbnz	w9, 404a10 <ferror@plt+0x2b50>
  404a24:	add	x9, x8, x20
  404a28:	cmp	x9, #0x1
  404a2c:	b.eq	404a38 <ferror@plt+0x2b78>  // b.none
  404a30:	cbnz	x9, 404a58 <ferror@plt+0x2b98>
  404a34:	b	404a8c <ferror@plt+0x2bcc>
  404a38:	cbz	x19, 404a48 <ferror@plt+0x2b88>
  404a3c:	ldrb	w9, [x19]
  404a40:	cmp	w9, #0x2f
  404a44:	b.eq	404a8c <ferror@plt+0x2bcc>  // b.none
  404a48:	cbz	x21, 404a94 <ferror@plt+0x2bd4>
  404a4c:	ldrb	w9, [x21]
  404a50:	cmp	w9, #0x2f
  404a54:	b.eq	404a8c <ferror@plt+0x2bcc>  // b.none
  404a58:	cmp	x20, x8
  404a5c:	mov	w8, wzr
  404a60:	b.ne	404a98 <ferror@plt+0x2bd8>  // b.any
  404a64:	cbz	x19, 404a98 <ferror@plt+0x2bd8>
  404a68:	cbz	x21, 404a98 <ferror@plt+0x2bd8>
  404a6c:	mov	x0, x19
  404a70:	mov	x1, x21
  404a74:	mov	x2, x20
  404a78:	bl	401b90 <strncmp@plt>
  404a7c:	cbnz	w0, 404a94 <ferror@plt+0x2bd4>
  404a80:	add	x0, x19, x20
  404a84:	add	x1, x21, x20
  404a88:	b	40496c <ferror@plt+0x2aac>
  404a8c:	mov	w8, #0x1                   	// #1
  404a90:	b	404a98 <ferror@plt+0x2bd8>
  404a94:	mov	w8, wzr
  404a98:	ldp	x20, x19, [sp, #32]
  404a9c:	ldr	x21, [sp, #16]
  404aa0:	mov	w0, w8
  404aa4:	ldp	x29, x30, [sp], #48
  404aa8:	ret
  404aac:	stp	x29, x30, [sp, #-64]!
  404ab0:	orr	x8, x0, x1
  404ab4:	stp	x24, x23, [sp, #16]
  404ab8:	stp	x22, x21, [sp, #32]
  404abc:	stp	x20, x19, [sp, #48]
  404ac0:	mov	x29, sp
  404ac4:	cbz	x8, 404af8 <ferror@plt+0x2c38>
  404ac8:	mov	x19, x1
  404acc:	mov	x21, x0
  404ad0:	mov	x20, x2
  404ad4:	cbz	x0, 404b14 <ferror@plt+0x2c54>
  404ad8:	cbz	x19, 404b30 <ferror@plt+0x2c70>
  404adc:	mov	x0, x21
  404ae0:	bl	401a00 <strlen@plt>
  404ae4:	mvn	x8, x0
  404ae8:	cmp	x8, x20
  404aec:	b.cs	404b38 <ferror@plt+0x2c78>  // b.hs, b.nlast
  404af0:	mov	x22, xzr
  404af4:	b	404b74 <ferror@plt+0x2cb4>
  404af8:	adrp	x0, 405000 <ferror@plt+0x3140>
  404afc:	add	x0, x0, #0x50d
  404b00:	ldp	x20, x19, [sp, #48]
  404b04:	ldp	x22, x21, [sp, #32]
  404b08:	ldp	x24, x23, [sp, #16]
  404b0c:	ldp	x29, x30, [sp], #64
  404b10:	b	401c10 <strdup@plt>
  404b14:	mov	x0, x19
  404b18:	mov	x1, x20
  404b1c:	ldp	x20, x19, [sp, #48]
  404b20:	ldp	x22, x21, [sp, #32]
  404b24:	ldp	x24, x23, [sp, #16]
  404b28:	ldp	x29, x30, [sp], #64
  404b2c:	b	401d30 <strndup@plt>
  404b30:	mov	x0, x21
  404b34:	b	404b00 <ferror@plt+0x2c40>
  404b38:	add	x24, x0, x20
  404b3c:	mov	x23, x0
  404b40:	add	x0, x24, #0x1
  404b44:	bl	401b50 <malloc@plt>
  404b48:	mov	x22, x0
  404b4c:	cbz	x0, 404b74 <ferror@plt+0x2cb4>
  404b50:	mov	x0, x22
  404b54:	mov	x1, x21
  404b58:	mov	x2, x23
  404b5c:	bl	4019c0 <memcpy@plt>
  404b60:	add	x0, x22, x23
  404b64:	mov	x1, x19
  404b68:	mov	x2, x20
  404b6c:	bl	4019c0 <memcpy@plt>
  404b70:	strb	wzr, [x22, x24]
  404b74:	mov	x0, x22
  404b78:	ldp	x20, x19, [sp, #48]
  404b7c:	ldp	x22, x21, [sp, #32]
  404b80:	ldp	x24, x23, [sp, #16]
  404b84:	ldp	x29, x30, [sp], #64
  404b88:	ret
  404b8c:	stp	x29, x30, [sp, #-64]!
  404b90:	stp	x20, x19, [sp, #48]
  404b94:	mov	x20, x0
  404b98:	stp	x24, x23, [sp, #16]
  404b9c:	stp	x22, x21, [sp, #32]
  404ba0:	mov	x29, sp
  404ba4:	cbz	x1, 404bd8 <ferror@plt+0x2d18>
  404ba8:	mov	x0, x1
  404bac:	mov	x19, x1
  404bb0:	bl	401a00 <strlen@plt>
  404bb4:	mov	x21, x0
  404bb8:	cbz	x20, 404be4 <ferror@plt+0x2d24>
  404bbc:	mov	x0, x20
  404bc0:	bl	401a00 <strlen@plt>
  404bc4:	mvn	x8, x0
  404bc8:	cmp	x21, x8
  404bcc:	b.ls	404c00 <ferror@plt+0x2d40>  // b.plast
  404bd0:	mov	x22, xzr
  404bd4:	b	404c3c <ferror@plt+0x2d7c>
  404bd8:	cbz	x20, 404c54 <ferror@plt+0x2d94>
  404bdc:	mov	x0, x20
  404be0:	b	404c5c <ferror@plt+0x2d9c>
  404be4:	mov	x0, x19
  404be8:	mov	x1, x21
  404bec:	ldp	x20, x19, [sp, #48]
  404bf0:	ldp	x22, x21, [sp, #32]
  404bf4:	ldp	x24, x23, [sp, #16]
  404bf8:	ldp	x29, x30, [sp], #64
  404bfc:	b	401d30 <strndup@plt>
  404c00:	add	x24, x0, x21
  404c04:	mov	x23, x0
  404c08:	add	x0, x24, #0x1
  404c0c:	bl	401b50 <malloc@plt>
  404c10:	mov	x22, x0
  404c14:	cbz	x0, 404c3c <ferror@plt+0x2d7c>
  404c18:	mov	x0, x22
  404c1c:	mov	x1, x20
  404c20:	mov	x2, x23
  404c24:	bl	4019c0 <memcpy@plt>
  404c28:	add	x0, x22, x23
  404c2c:	mov	x1, x19
  404c30:	mov	x2, x21
  404c34:	bl	4019c0 <memcpy@plt>
  404c38:	strb	wzr, [x22, x24]
  404c3c:	mov	x0, x22
  404c40:	ldp	x20, x19, [sp, #48]
  404c44:	ldp	x22, x21, [sp, #32]
  404c48:	ldp	x24, x23, [sp, #16]
  404c4c:	ldp	x29, x30, [sp], #64
  404c50:	ret
  404c54:	adrp	x0, 405000 <ferror@plt+0x3140>
  404c58:	add	x0, x0, #0x50d
  404c5c:	ldp	x20, x19, [sp, #48]
  404c60:	ldp	x22, x21, [sp, #32]
  404c64:	ldp	x24, x23, [sp, #16]
  404c68:	ldp	x29, x30, [sp], #64
  404c6c:	b	401c10 <strdup@plt>
  404c70:	sub	sp, sp, #0x140
  404c74:	stp	x29, x30, [sp, #240]
  404c78:	add	x29, sp, #0xf0
  404c7c:	sub	x9, x29, #0x70
  404c80:	mov	x10, sp
  404c84:	mov	x11, #0xffffffffffffffd0    	// #-48
  404c88:	add	x8, x29, #0x50
  404c8c:	movk	x11, #0xff80, lsl #32
  404c90:	add	x9, x9, #0x30
  404c94:	add	x10, x10, #0x80
  404c98:	stp	x8, x9, [x29, #-32]
  404c9c:	stp	x10, x11, [x29, #-16]
  404ca0:	stp	x2, x3, [x29, #-112]
  404ca4:	stp	x4, x5, [x29, #-96]
  404ca8:	stp	x6, x7, [x29, #-80]
  404cac:	stp	q1, q2, [sp, #16]
  404cb0:	str	q0, [sp]
  404cb4:	ldp	q0, q1, [x29, #-32]
  404cb8:	stp	x20, x19, [sp, #304]
  404cbc:	mov	x19, x0
  404cc0:	add	x0, x29, #0x18
  404cc4:	sub	x2, x29, #0x40
  404cc8:	str	x28, [sp, #256]
  404ccc:	stp	x24, x23, [sp, #272]
  404cd0:	stp	x22, x21, [sp, #288]
  404cd4:	stp	q3, q4, [sp, #48]
  404cd8:	stp	q5, q6, [sp, #80]
  404cdc:	str	q7, [sp, #112]
  404ce0:	stp	q0, q1, [x29, #-64]
  404ce4:	bl	401d10 <vasprintf@plt>
  404ce8:	tbnz	w0, #31, 404d20 <ferror@plt+0x2e60>
  404cec:	ldr	x21, [x29, #24]
  404cf0:	orr	x8, x19, x21
  404cf4:	cbz	x8, 404d28 <ferror@plt+0x2e68>
  404cf8:	mov	w22, w0
  404cfc:	cbz	x19, 404d3c <ferror@plt+0x2e7c>
  404d00:	cbz	x21, 404d50 <ferror@plt+0x2e90>
  404d04:	mov	x0, x19
  404d08:	bl	401a00 <strlen@plt>
  404d0c:	mvn	x8, x0
  404d10:	cmp	x8, x22
  404d14:	b.cs	404d58 <ferror@plt+0x2e98>  // b.hs, b.nlast
  404d18:	mov	x20, xzr
  404d1c:	b	404d94 <ferror@plt+0x2ed4>
  404d20:	mov	x20, xzr
  404d24:	b	404d9c <ferror@plt+0x2edc>
  404d28:	adrp	x0, 405000 <ferror@plt+0x3140>
  404d2c:	add	x0, x0, #0x50d
  404d30:	bl	401c10 <strdup@plt>
  404d34:	mov	x20, x0
  404d38:	b	404d94 <ferror@plt+0x2ed4>
  404d3c:	mov	x0, x21
  404d40:	mov	x1, x22
  404d44:	bl	401d30 <strndup@plt>
  404d48:	mov	x20, x0
  404d4c:	b	404d94 <ferror@plt+0x2ed4>
  404d50:	mov	x0, x19
  404d54:	b	404d30 <ferror@plt+0x2e70>
  404d58:	add	x24, x0, x22
  404d5c:	mov	x23, x0
  404d60:	add	x0, x24, #0x1
  404d64:	bl	401b50 <malloc@plt>
  404d68:	mov	x20, x0
  404d6c:	cbz	x0, 404d94 <ferror@plt+0x2ed4>
  404d70:	mov	x0, x20
  404d74:	mov	x1, x19
  404d78:	mov	x2, x23
  404d7c:	bl	4019c0 <memcpy@plt>
  404d80:	add	x0, x20, x23
  404d84:	mov	x1, x21
  404d88:	mov	x2, x22
  404d8c:	bl	4019c0 <memcpy@plt>
  404d90:	strb	wzr, [x20, x24]
  404d94:	ldr	x0, [x29, #24]
  404d98:	bl	401cd0 <free@plt>
  404d9c:	mov	x0, x20
  404da0:	ldp	x20, x19, [sp, #304]
  404da4:	ldp	x22, x21, [sp, #288]
  404da8:	ldp	x24, x23, [sp, #272]
  404dac:	ldr	x28, [sp, #256]
  404db0:	ldp	x29, x30, [sp, #240]
  404db4:	add	sp, sp, #0x140
  404db8:	ret
  404dbc:	sub	sp, sp, #0x60
  404dc0:	stp	x29, x30, [sp, #16]
  404dc4:	stp	x26, x25, [sp, #32]
  404dc8:	stp	x24, x23, [sp, #48]
  404dcc:	stp	x22, x21, [sp, #64]
  404dd0:	stp	x20, x19, [sp, #80]
  404dd4:	ldr	x23, [x0]
  404dd8:	add	x29, sp, #0x10
  404ddc:	ldrb	w8, [x23]
  404de0:	cbz	w8, 404fa0 <ferror@plt+0x30e0>
  404de4:	mov	x20, x0
  404de8:	mov	x22, x1
  404dec:	mov	x0, x23
  404df0:	mov	x1, x2
  404df4:	mov	w24, w3
  404df8:	mov	x21, x2
  404dfc:	bl	401d40 <strspn@plt>
  404e00:	add	x19, x23, x0
  404e04:	ldrb	w25, [x19]
  404e08:	cbz	x25, 404f9c <ferror@plt+0x30dc>
  404e0c:	cbz	w24, 404e9c <ferror@plt+0x2fdc>
  404e10:	cmp	w25, #0x3f
  404e14:	b.hi	404eb8 <ferror@plt+0x2ff8>  // b.pmore
  404e18:	mov	w8, #0x1                   	// #1
  404e1c:	mov	x9, #0x1                   	// #1
  404e20:	lsl	x8, x8, x25
  404e24:	movk	x9, #0x84, lsl #32
  404e28:	and	x8, x8, x9
  404e2c:	cbz	x8, 404eb8 <ferror@plt+0x2ff8>
  404e30:	sturb	w25, [x29, #-4]
  404e34:	sturb	wzr, [x29, #-3]
  404e38:	mov	x24, x19
  404e3c:	ldrb	w9, [x24, #1]!
  404e40:	cbz	w9, 404f38 <ferror@plt+0x3078>
  404e44:	add	x10, x0, x23
  404e48:	mov	x26, xzr
  404e4c:	mov	w8, wzr
  404e50:	add	x23, x10, #0x2
  404e54:	b	404e78 <ferror@plt+0x2fb8>
  404e58:	sxtb	w1, w9
  404e5c:	sub	x0, x29, #0x4
  404e60:	bl	401d50 <strchr@plt>
  404e64:	cbnz	x0, 404f4c <ferror@plt+0x308c>
  404e68:	mov	w8, wzr
  404e6c:	ldrb	w9, [x23, x26]
  404e70:	add	x26, x26, #0x1
  404e74:	cbz	w9, 404e98 <ferror@plt+0x2fd8>
  404e78:	cbnz	w8, 404e68 <ferror@plt+0x2fa8>
  404e7c:	and	w8, w9, #0xff
  404e80:	cmp	w8, #0x5c
  404e84:	b.ne	404e58 <ferror@plt+0x2f98>  // b.any
  404e88:	mov	w8, #0x1                   	// #1
  404e8c:	ldrb	w9, [x23, x26]
  404e90:	add	x26, x26, #0x1
  404e94:	cbnz	w9, 404e78 <ferror@plt+0x2fb8>
  404e98:	b	404f50 <ferror@plt+0x3090>
  404e9c:	mov	x0, x19
  404ea0:	mov	x1, x21
  404ea4:	bl	401e00 <strcspn@plt>
  404ea8:	add	x8, x19, x0
  404eac:	str	x0, [x22]
  404eb0:	str	x8, [x20]
  404eb4:	b	404fa4 <ferror@plt+0x30e4>
  404eb8:	add	x9, x0, x23
  404ebc:	mov	x24, xzr
  404ec0:	mov	w8, wzr
  404ec4:	add	x23, x9, #0x1
  404ec8:	b	404eec <ferror@plt+0x302c>
  404ecc:	sxtb	w1, w25
  404ed0:	mov	x0, x21
  404ed4:	bl	401d50 <strchr@plt>
  404ed8:	cbnz	x0, 404f44 <ferror@plt+0x3084>
  404edc:	mov	w8, wzr
  404ee0:	ldrb	w25, [x23, x24]
  404ee4:	add	x24, x24, #0x1
  404ee8:	cbz	w25, 404f0c <ferror@plt+0x304c>
  404eec:	cbnz	w8, 404edc <ferror@plt+0x301c>
  404ef0:	and	w8, w25, #0xff
  404ef4:	cmp	w8, #0x5c
  404ef8:	b.ne	404ecc <ferror@plt+0x300c>  // b.any
  404efc:	mov	w8, #0x1                   	// #1
  404f00:	ldrb	w25, [x23, x24]
  404f04:	add	x24, x24, #0x1
  404f08:	cbnz	w25, 404eec <ferror@plt+0x302c>
  404f0c:	sub	w8, w24, w8
  404f10:	sxtw	x8, w8
  404f14:	str	x8, [x22]
  404f18:	add	x22, x19, x8
  404f1c:	ldrsb	w1, [x22]
  404f20:	cbz	w1, 404f30 <ferror@plt+0x3070>
  404f24:	mov	x0, x21
  404f28:	bl	401d50 <strchr@plt>
  404f2c:	cbz	x0, 404f9c <ferror@plt+0x30dc>
  404f30:	str	x22, [x20]
  404f34:	b	404fa4 <ferror@plt+0x30e4>
  404f38:	mov	w8, wzr
  404f3c:	mov	w26, wzr
  404f40:	b	404f50 <ferror@plt+0x3090>
  404f44:	mov	w8, wzr
  404f48:	b	404f0c <ferror@plt+0x304c>
  404f4c:	mov	w8, wzr
  404f50:	sub	w8, w26, w8
  404f54:	sxtw	x23, w8
  404f58:	str	x23, [x22]
  404f5c:	add	x8, x23, x19
  404f60:	ldrb	w8, [x8, #1]
  404f64:	cbz	w8, 404f9c <ferror@plt+0x30dc>
  404f68:	cmp	w8, w25
  404f6c:	b.ne	404f9c <ferror@plt+0x30dc>  // b.any
  404f70:	add	x8, x23, x19
  404f74:	ldrsb	w1, [x8, #2]
  404f78:	cbz	w1, 404f88 <ferror@plt+0x30c8>
  404f7c:	mov	x0, x21
  404f80:	bl	401d50 <strchr@plt>
  404f84:	cbz	x0, 404f9c <ferror@plt+0x30dc>
  404f88:	add	x8, x19, x23
  404f8c:	add	x8, x8, #0x2
  404f90:	str	x8, [x20]
  404f94:	mov	x19, x24
  404f98:	b	404fa4 <ferror@plt+0x30e4>
  404f9c:	str	x19, [x20]
  404fa0:	mov	x19, xzr
  404fa4:	mov	x0, x19
  404fa8:	ldp	x20, x19, [sp, #80]
  404fac:	ldp	x22, x21, [sp, #64]
  404fb0:	ldp	x24, x23, [sp, #48]
  404fb4:	ldp	x26, x25, [sp, #32]
  404fb8:	ldp	x29, x30, [sp, #16]
  404fbc:	add	sp, sp, #0x60
  404fc0:	ret
  404fc4:	stp	x29, x30, [sp, #-32]!
  404fc8:	str	x19, [sp, #16]
  404fcc:	mov	x19, x0
  404fd0:	mov	x29, sp
  404fd4:	mov	x0, x19
  404fd8:	bl	401bc0 <fgetc@plt>
  404fdc:	cmp	w0, #0xa
  404fe0:	b.eq	404ffc <ferror@plt+0x313c>  // b.none
  404fe4:	cmn	w0, #0x1
  404fe8:	b.ne	404fd4 <ferror@plt+0x3114>  // b.any
  404fec:	mov	w0, #0x1                   	// #1
  404ff0:	ldr	x19, [sp, #16]
  404ff4:	ldp	x29, x30, [sp], #32
  404ff8:	ret
  404ffc:	mov	w0, wzr
  405000:	ldr	x19, [sp, #16]
  405004:	ldp	x29, x30, [sp], #32
  405008:	ret
  40500c:	nop
  405010:	stp	x29, x30, [sp, #-64]!
  405014:	mov	x29, sp
  405018:	stp	x19, x20, [sp, #16]
  40501c:	adrp	x20, 415000 <ferror@plt+0x13140>
  405020:	add	x20, x20, #0xdf0
  405024:	stp	x21, x22, [sp, #32]
  405028:	adrp	x21, 415000 <ferror@plt+0x13140>
  40502c:	add	x21, x21, #0xde8
  405030:	sub	x20, x20, x21
  405034:	mov	w22, w0
  405038:	stp	x23, x24, [sp, #48]
  40503c:	mov	x23, x1
  405040:	mov	x24, x2
  405044:	bl	401980 <memcpy@plt-0x40>
  405048:	cmp	xzr, x20, asr #3
  40504c:	b.eq	405078 <ferror@plt+0x31b8>  // b.none
  405050:	asr	x20, x20, #3
  405054:	mov	x19, #0x0                   	// #0
  405058:	ldr	x3, [x21, x19, lsl #3]
  40505c:	mov	x2, x24
  405060:	add	x19, x19, #0x1
  405064:	mov	x1, x23
  405068:	mov	w0, w22
  40506c:	blr	x3
  405070:	cmp	x20, x19
  405074:	b.ne	405058 <ferror@plt+0x3198>  // b.any
  405078:	ldp	x19, x20, [sp, #16]
  40507c:	ldp	x21, x22, [sp, #32]
  405080:	ldp	x23, x24, [sp, #48]
  405084:	ldp	x29, x30, [sp], #64
  405088:	ret
  40508c:	nop
  405090:	ret
  405094:	nop
  405098:	adrp	x2, 416000 <ferror@plt+0x14140>
  40509c:	mov	x1, #0x0                   	// #0
  4050a0:	ldr	x2, [x2, #656]
  4050a4:	b	401ab0 <__cxa_atexit@plt>

Disassembly of section .fini:

00000000004050a8 <.fini>:
  4050a8:	stp	x29, x30, [sp, #-16]!
  4050ac:	mov	x29, sp
  4050b0:	ldp	x29, x30, [sp], #16
  4050b4:	ret
