// Seed: 1471111137
module module_0;
  reg id_1;
  ;
  wire id_2;
  ;
  initial begin : LABEL_0
    id_1 = -1;
    id_1 <= ~-1;
    id_1 += -1;
  end
endmodule
module module_1 (
    input wire id_0,
    input tri0 id_1,
    output tri1 id_2,
    output tri0 id_3,
    input tri1 id_4,
    input supply0 id_5,
    output wand id_6,
    output supply1 id_7,
    input supply1 id_8,
    input supply1 id_9,
    output wand id_10
);
  assign id_6 = (id_0) ? id_5 : 1;
  module_0 modCall_1 ();
  logic [1 'b0 : 1] id_12;
  ;
  assign id_10 = !id_8;
endmodule
