{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620529676792 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620529676801 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 09 11:07:56 2021 " "Processing started: Sun May 09 11:07:56 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620529676801 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620529676801 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPU -c FPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPU -c FPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620529676801 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1620529677532 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1620529677532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu_add.v 22 22 " "Found 22 design units, including 22 entities, in source file fpu_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPU_add_altbarrel_shift_s4e " "Found entity 1: FPU_add_altbarrel_shift_s4e" {  } { { "FPU_add.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529687712 ""} { "Info" "ISGN_ENTITY_NAME" "2 FPU_add_altbarrel_shift_28g " "Found entity 2: FPU_add_altbarrel_shift_28g" {  } { { "FPU_add.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529687712 ""} { "Info" "ISGN_ENTITY_NAME" "3 FPU_add_altpriority_encoder_3e8 " "Found entity 3: FPU_add_altpriority_encoder_3e8" {  } { { "FPU_add.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 212 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529687712 ""} { "Info" "ISGN_ENTITY_NAME" "4 FPU_add_altpriority_encoder_6e8 " "Found entity 4: FPU_add_altpriority_encoder_6e8" {  } { { "FPU_add.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 231 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529687712 ""} { "Info" "ISGN_ENTITY_NAME" "5 FPU_add_altpriority_encoder_be8 " "Found entity 5: FPU_add_altpriority_encoder_be8" {  } { { "FPU_add.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529687712 ""} { "Info" "ISGN_ENTITY_NAME" "6 FPU_add_altpriority_encoder_3v7 " "Found entity 6: FPU_add_altpriority_encoder_3v7" {  } { { "FPU_add.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 309 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529687712 ""} { "Info" "ISGN_ENTITY_NAME" "7 FPU_add_altpriority_encoder_6v7 " "Found entity 7: FPU_add_altpriority_encoder_6v7" {  } { { "FPU_add.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 325 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529687712 ""} { "Info" "ISGN_ENTITY_NAME" "8 FPU_add_altpriority_encoder_bv7 " "Found entity 8: FPU_add_altpriority_encoder_bv7" {  } { { "FPU_add.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 353 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529687712 ""} { "Info" "ISGN_ENTITY_NAME" "9 FPU_add_altpriority_encoder_uv8 " "Found entity 9: FPU_add_altpriority_encoder_uv8" {  } { { "FPU_add.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 381 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529687712 ""} { "Info" "ISGN_ENTITY_NAME" "10 FPU_add_altpriority_encoder_ue9 " "Found entity 10: FPU_add_altpriority_encoder_ue9" {  } { { "FPU_add.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 413 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529687712 ""} { "Info" "ISGN_ENTITY_NAME" "11 FPU_add_altpriority_encoder_ou8 " "Found entity 11: FPU_add_altpriority_encoder_ou8" {  } { { "FPU_add.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 446 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529687712 ""} { "Info" "ISGN_ENTITY_NAME" "12 FPU_add_altpriority_encoder_nh8 " "Found entity 12: FPU_add_altpriority_encoder_nh8" {  } { { "FPU_add.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 519 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529687712 ""} { "Info" "ISGN_ENTITY_NAME" "13 FPU_add_altpriority_encoder_qh8 " "Found entity 13: FPU_add_altpriority_encoder_qh8" {  } { { "FPU_add.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 538 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529687712 ""} { "Info" "ISGN_ENTITY_NAME" "14 FPU_add_altpriority_encoder_vh8 " "Found entity 14: FPU_add_altpriority_encoder_vh8" {  } { { "FPU_add.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 571 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529687712 ""} { "Info" "ISGN_ENTITY_NAME" "15 FPU_add_altpriority_encoder_ii9 " "Found entity 15: FPU_add_altpriority_encoder_ii9" {  } { { "FPU_add.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 604 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529687712 ""} { "Info" "ISGN_ENTITY_NAME" "16 FPU_add_altpriority_encoder_n28 " "Found entity 16: FPU_add_altpriority_encoder_n28" {  } { { "FPU_add.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 653 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529687712 ""} { "Info" "ISGN_ENTITY_NAME" "17 FPU_add_altpriority_encoder_q28 " "Found entity 17: FPU_add_altpriority_encoder_q28" {  } { { "FPU_add.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 669 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529687712 ""} { "Info" "ISGN_ENTITY_NAME" "18 FPU_add_altpriority_encoder_v28 " "Found entity 18: FPU_add_altpriority_encoder_v28" {  } { { "FPU_add.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529687712 ""} { "Info" "ISGN_ENTITY_NAME" "19 FPU_add_altpriority_encoder_i39 " "Found entity 19: FPU_add_altpriority_encoder_i39" {  } { { "FPU_add.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 725 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529687712 ""} { "Info" "ISGN_ENTITY_NAME" "20 FPU_add_altpriority_encoder_cna " "Found entity 20: FPU_add_altpriority_encoder_cna" {  } { { "FPU_add.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 753 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529687712 ""} { "Info" "ISGN_ENTITY_NAME" "21 FPU_add_altfp_add_sub_c6j " "Found entity 21: FPU_add_altfp_add_sub_c6j" {  } { { "FPU_add.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 806 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529687712 ""} { "Info" "ISGN_ENTITY_NAME" "22 FPU_add " "Found entity 22: FPU_add" {  } { { "FPU_add.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 3308 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529687712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620529687712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu_sub.v 22 22 " "Found 22 design units, including 22 entities, in source file fpu_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPU_sub_altbarrel_shift_s4e " "Found entity 1: FPU_sub_altbarrel_shift_s4e" {  } { { "FPU_sub.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529687767 ""} { "Info" "ISGN_ENTITY_NAME" "2 FPU_sub_altbarrel_shift_28g " "Found entity 2: FPU_sub_altbarrel_shift_28g" {  } { { "FPU_sub.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529687767 ""} { "Info" "ISGN_ENTITY_NAME" "3 FPU_sub_altpriority_encoder_3e8 " "Found entity 3: FPU_sub_altpriority_encoder_3e8" {  } { { "FPU_sub.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v" 212 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529687767 ""} { "Info" "ISGN_ENTITY_NAME" "4 FPU_sub_altpriority_encoder_6e8 " "Found entity 4: FPU_sub_altpriority_encoder_6e8" {  } { { "FPU_sub.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v" 231 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529687767 ""} { "Info" "ISGN_ENTITY_NAME" "5 FPU_sub_altpriority_encoder_be8 " "Found entity 5: FPU_sub_altpriority_encoder_be8" {  } { { "FPU_sub.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529687767 ""} { "Info" "ISGN_ENTITY_NAME" "6 FPU_sub_altpriority_encoder_3v7 " "Found entity 6: FPU_sub_altpriority_encoder_3v7" {  } { { "FPU_sub.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v" 309 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529687767 ""} { "Info" "ISGN_ENTITY_NAME" "7 FPU_sub_altpriority_encoder_6v7 " "Found entity 7: FPU_sub_altpriority_encoder_6v7" {  } { { "FPU_sub.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v" 325 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529687767 ""} { "Info" "ISGN_ENTITY_NAME" "8 FPU_sub_altpriority_encoder_bv7 " "Found entity 8: FPU_sub_altpriority_encoder_bv7" {  } { { "FPU_sub.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v" 353 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529687767 ""} { "Info" "ISGN_ENTITY_NAME" "9 FPU_sub_altpriority_encoder_uv8 " "Found entity 9: FPU_sub_altpriority_encoder_uv8" {  } { { "FPU_sub.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v" 381 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529687767 ""} { "Info" "ISGN_ENTITY_NAME" "10 FPU_sub_altpriority_encoder_ue9 " "Found entity 10: FPU_sub_altpriority_encoder_ue9" {  } { { "FPU_sub.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v" 413 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529687767 ""} { "Info" "ISGN_ENTITY_NAME" "11 FPU_sub_altpriority_encoder_ou8 " "Found entity 11: FPU_sub_altpriority_encoder_ou8" {  } { { "FPU_sub.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v" 446 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529687767 ""} { "Info" "ISGN_ENTITY_NAME" "12 FPU_sub_altpriority_encoder_nh8 " "Found entity 12: FPU_sub_altpriority_encoder_nh8" {  } { { "FPU_sub.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v" 519 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529687767 ""} { "Info" "ISGN_ENTITY_NAME" "13 FPU_sub_altpriority_encoder_qh8 " "Found entity 13: FPU_sub_altpriority_encoder_qh8" {  } { { "FPU_sub.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v" 538 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529687767 ""} { "Info" "ISGN_ENTITY_NAME" "14 FPU_sub_altpriority_encoder_vh8 " "Found entity 14: FPU_sub_altpriority_encoder_vh8" {  } { { "FPU_sub.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v" 571 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529687767 ""} { "Info" "ISGN_ENTITY_NAME" "15 FPU_sub_altpriority_encoder_ii9 " "Found entity 15: FPU_sub_altpriority_encoder_ii9" {  } { { "FPU_sub.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v" 604 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529687767 ""} { "Info" "ISGN_ENTITY_NAME" "16 FPU_sub_altpriority_encoder_n28 " "Found entity 16: FPU_sub_altpriority_encoder_n28" {  } { { "FPU_sub.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v" 653 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529687767 ""} { "Info" "ISGN_ENTITY_NAME" "17 FPU_sub_altpriority_encoder_q28 " "Found entity 17: FPU_sub_altpriority_encoder_q28" {  } { { "FPU_sub.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v" 669 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529687767 ""} { "Info" "ISGN_ENTITY_NAME" "18 FPU_sub_altpriority_encoder_v28 " "Found entity 18: FPU_sub_altpriority_encoder_v28" {  } { { "FPU_sub.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529687767 ""} { "Info" "ISGN_ENTITY_NAME" "19 FPU_sub_altpriority_encoder_i39 " "Found entity 19: FPU_sub_altpriority_encoder_i39" {  } { { "FPU_sub.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v" 725 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529687767 ""} { "Info" "ISGN_ENTITY_NAME" "20 FPU_sub_altpriority_encoder_cna " "Found entity 20: FPU_sub_altpriority_encoder_cna" {  } { { "FPU_sub.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v" 753 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529687767 ""} { "Info" "ISGN_ENTITY_NAME" "21 FPU_sub_altfp_add_sub_d7j " "Found entity 21: FPU_sub_altfp_add_sub_d7j" {  } { { "FPU_sub.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v" 806 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529687767 ""} { "Info" "ISGN_ENTITY_NAME" "22 FPU_sub " "Found entity 22: FPU_sub" {  } { { "FPU_sub.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v" 3308 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529687767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620529687767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu_div.v 3 3 " "Found 3 design units, including 3 entities, in source file fpu_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPU_div_altfp_div_pst_ire " "Found entity 1: FPU_div_altfp_div_pst_ire" {  } { { "FPU_div.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529687807 ""} { "Info" "ISGN_ENTITY_NAME" "2 FPU_div_altfp_div_idh " "Found entity 2: FPU_div_altfp_div_idh" {  } { { "FPU_div.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v" 1541 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529687807 ""} { "Info" "ISGN_ENTITY_NAME" "3 FPU_div " "Found entity 3: FPU_div" {  } { { "FPU_div.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v" 1575 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529687807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620529687807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu_mul.v 2 2 " "Found 2 design units, including 2 entities, in source file fpu_mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPU_mul_altfp_mult_3tn " "Found entity 1: FPU_mul_altfp_mult_3tn" {  } { { "FPU_mul.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_mul.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529687844 ""} { "Info" "ISGN_ENTITY_NAME" "2 FPU_mul " "Found entity 2: FPU_mul" {  } { { "FPU_mul.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_mul.v" 805 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529687844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620529687844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu.v 1 1 " "Found 1 design units, including 1 entities, in source file fpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPU " "Found entity 1: FPU" {  } { { "FPU.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529687854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620529687854 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPU " "Elaborating entity \"FPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1620529688251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_add FPU_add:u_FPU_add " "Elaborating entity \"FPU_add\" for hierarchy \"FPU_add:u_FPU_add\"" {  } { { "FPU.v" "u_FPU_add" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529688285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_add_altfp_add_sub_c6j FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component " "Elaborating entity \"FPU_add_altfp_add_sub_c6j\" for hierarchy \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\"" {  } { { "FPU_add.v" "FPU_add_altfp_add_sub_c6j_component" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 3326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529688294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_add_altbarrel_shift_s4e FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|FPU_add_altbarrel_shift_s4e:lbarrel_shift " "Elaborating entity \"FPU_add_altbarrel_shift_s4e\" for hierarchy \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|FPU_add_altbarrel_shift_s4e:lbarrel_shift\"" {  } { { "FPU_add.v" "lbarrel_shift" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 1484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529688308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_add_altbarrel_shift_28g FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|FPU_add_altbarrel_shift_28g:rbarrel_shift " "Elaborating entity \"FPU_add_altbarrel_shift_28g\" for hierarchy \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|FPU_add_altbarrel_shift_28g:rbarrel_shift\"" {  } { { "FPU_add.v" "rbarrel_shift" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 1492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529688318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_add_altpriority_encoder_ou8 FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|FPU_add_altpriority_encoder_ou8:leading_zeroes_cnt " "Elaborating entity \"FPU_add_altpriority_encoder_ou8\" for hierarchy \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|FPU_add_altpriority_encoder_ou8:leading_zeroes_cnt\"" {  } { { "FPU_add.v" "leading_zeroes_cnt" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 1499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529688328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_add_altpriority_encoder_uv8 FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|FPU_add_altpriority_encoder_ou8:leading_zeroes_cnt\|FPU_add_altpriority_encoder_uv8:altpriority_encoder7 " "Elaborating entity \"FPU_add_altpriority_encoder_uv8\" for hierarchy \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|FPU_add_altpriority_encoder_ou8:leading_zeroes_cnt\|FPU_add_altpriority_encoder_uv8:altpriority_encoder7\"" {  } { { "FPU_add.v" "altpriority_encoder7" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529688337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_add_altpriority_encoder_be8 FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|FPU_add_altpriority_encoder_ou8:leading_zeroes_cnt\|FPU_add_altpriority_encoder_uv8:altpriority_encoder7\|FPU_add_altpriority_encoder_be8:altpriority_encoder10 " "Elaborating entity \"FPU_add_altpriority_encoder_be8\" for hierarchy \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|FPU_add_altpriority_encoder_ou8:leading_zeroes_cnt\|FPU_add_altpriority_encoder_uv8:altpriority_encoder7\|FPU_add_altpriority_encoder_be8:altpriority_encoder10\"" {  } { { "FPU_add.v" "altpriority_encoder10" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529688346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_add_altpriority_encoder_6e8 FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|FPU_add_altpriority_encoder_ou8:leading_zeroes_cnt\|FPU_add_altpriority_encoder_uv8:altpriority_encoder7\|FPU_add_altpriority_encoder_be8:altpriority_encoder10\|FPU_add_altpriority_encoder_6e8:altpriority_encoder11 " "Elaborating entity \"FPU_add_altpriority_encoder_6e8\" for hierarchy \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|FPU_add_altpriority_encoder_ou8:leading_zeroes_cnt\|FPU_add_altpriority_encoder_uv8:altpriority_encoder7\|FPU_add_altpriority_encoder_be8:altpriority_encoder10\|FPU_add_altpriority_encoder_6e8:altpriority_encoder11\"" {  } { { "FPU_add.v" "altpriority_encoder11" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529688355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_add_altpriority_encoder_3e8 FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|FPU_add_altpriority_encoder_ou8:leading_zeroes_cnt\|FPU_add_altpriority_encoder_uv8:altpriority_encoder7\|FPU_add_altpriority_encoder_be8:altpriority_encoder10\|FPU_add_altpriority_encoder_6e8:altpriority_encoder11\|FPU_add_altpriority_encoder_3e8:altpriority_encoder13 " "Elaborating entity \"FPU_add_altpriority_encoder_3e8\" for hierarchy \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|FPU_add_altpriority_encoder_ou8:leading_zeroes_cnt\|FPU_add_altpriority_encoder_uv8:altpriority_encoder7\|FPU_add_altpriority_encoder_be8:altpriority_encoder10\|FPU_add_altpriority_encoder_6e8:altpriority_encoder11\|FPU_add_altpriority_encoder_3e8:altpriority_encoder13\"" {  } { { "FPU_add.v" "altpriority_encoder13" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529688364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_add_altpriority_encoder_bv7 FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|FPU_add_altpriority_encoder_ou8:leading_zeroes_cnt\|FPU_add_altpriority_encoder_uv8:altpriority_encoder7\|FPU_add_altpriority_encoder_bv7:altpriority_encoder9 " "Elaborating entity \"FPU_add_altpriority_encoder_bv7\" for hierarchy \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|FPU_add_altpriority_encoder_ou8:leading_zeroes_cnt\|FPU_add_altpriority_encoder_uv8:altpriority_encoder7\|FPU_add_altpriority_encoder_bv7:altpriority_encoder9\"" {  } { { "FPU_add.v" "altpriority_encoder9" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529688408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_add_altpriority_encoder_6v7 FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|FPU_add_altpriority_encoder_ou8:leading_zeroes_cnt\|FPU_add_altpriority_encoder_uv8:altpriority_encoder7\|FPU_add_altpriority_encoder_bv7:altpriority_encoder9\|FPU_add_altpriority_encoder_6v7:altpriority_encoder15 " "Elaborating entity \"FPU_add_altpriority_encoder_6v7\" for hierarchy \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|FPU_add_altpriority_encoder_ou8:leading_zeroes_cnt\|FPU_add_altpriority_encoder_uv8:altpriority_encoder7\|FPU_add_altpriority_encoder_bv7:altpriority_encoder9\|FPU_add_altpriority_encoder_6v7:altpriority_encoder15\"" {  } { { "FPU_add.v" "altpriority_encoder15" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529688419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_add_altpriority_encoder_3v7 FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|FPU_add_altpriority_encoder_ou8:leading_zeroes_cnt\|FPU_add_altpriority_encoder_uv8:altpriority_encoder7\|FPU_add_altpriority_encoder_bv7:altpriority_encoder9\|FPU_add_altpriority_encoder_6v7:altpriority_encoder15\|FPU_add_altpriority_encoder_3v7:altpriority_encoder17 " "Elaborating entity \"FPU_add_altpriority_encoder_3v7\" for hierarchy \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|FPU_add_altpriority_encoder_ou8:leading_zeroes_cnt\|FPU_add_altpriority_encoder_uv8:altpriority_encoder7\|FPU_add_altpriority_encoder_bv7:altpriority_encoder9\|FPU_add_altpriority_encoder_6v7:altpriority_encoder15\|FPU_add_altpriority_encoder_3v7:altpriority_encoder17\"" {  } { { "FPU_add.v" "altpriority_encoder17" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529688428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_add_altpriority_encoder_ue9 FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|FPU_add_altpriority_encoder_ou8:leading_zeroes_cnt\|FPU_add_altpriority_encoder_ue9:altpriority_encoder8 " "Elaborating entity \"FPU_add_altpriority_encoder_ue9\" for hierarchy \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|FPU_add_altpriority_encoder_ou8:leading_zeroes_cnt\|FPU_add_altpriority_encoder_ue9:altpriority_encoder8\"" {  } { { "FPU_add.v" "altpriority_encoder8" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529688470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_add_altpriority_encoder_cna FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|FPU_add_altpriority_encoder_cna:trailing_zeros_cnt " "Elaborating entity \"FPU_add_altpriority_encoder_cna\" for hierarchy \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|FPU_add_altpriority_encoder_cna:trailing_zeros_cnt\"" {  } { { "FPU_add.v" "trailing_zeros_cnt" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 1506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529688586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_add_altpriority_encoder_ii9 FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|FPU_add_altpriority_encoder_cna:trailing_zeros_cnt\|FPU_add_altpriority_encoder_ii9:altpriority_encoder21 " "Elaborating entity \"FPU_add_altpriority_encoder_ii9\" for hierarchy \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|FPU_add_altpriority_encoder_cna:trailing_zeros_cnt\|FPU_add_altpriority_encoder_ii9:altpriority_encoder21\"" {  } { { "FPU_add.v" "altpriority_encoder21" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 785 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529688596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_add_altpriority_encoder_vh8 FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|FPU_add_altpriority_encoder_cna:trailing_zeros_cnt\|FPU_add_altpriority_encoder_ii9:altpriority_encoder21\|FPU_add_altpriority_encoder_vh8:altpriority_encoder23 " "Elaborating entity \"FPU_add_altpriority_encoder_vh8\" for hierarchy \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|FPU_add_altpriority_encoder_cna:trailing_zeros_cnt\|FPU_add_altpriority_encoder_ii9:altpriority_encoder21\|FPU_add_altpriority_encoder_vh8:altpriority_encoder23\"" {  } { { "FPU_add.v" "altpriority_encoder23" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529688612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_add_altpriority_encoder_qh8 FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|FPU_add_altpriority_encoder_cna:trailing_zeros_cnt\|FPU_add_altpriority_encoder_ii9:altpriority_encoder21\|FPU_add_altpriority_encoder_vh8:altpriority_encoder23\|FPU_add_altpriority_encoder_qh8:altpriority_encoder25 " "Elaborating entity \"FPU_add_altpriority_encoder_qh8\" for hierarchy \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|FPU_add_altpriority_encoder_cna:trailing_zeros_cnt\|FPU_add_altpriority_encoder_ii9:altpriority_encoder21\|FPU_add_altpriority_encoder_vh8:altpriority_encoder23\|FPU_add_altpriority_encoder_qh8:altpriority_encoder25\"" {  } { { "FPU_add.v" "altpriority_encoder25" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529688629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_add_altpriority_encoder_nh8 FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|FPU_add_altpriority_encoder_cna:trailing_zeros_cnt\|FPU_add_altpriority_encoder_ii9:altpriority_encoder21\|FPU_add_altpriority_encoder_vh8:altpriority_encoder23\|FPU_add_altpriority_encoder_qh8:altpriority_encoder25\|FPU_add_altpriority_encoder_nh8:altpriority_encoder27 " "Elaborating entity \"FPU_add_altpriority_encoder_nh8\" for hierarchy \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|FPU_add_altpriority_encoder_cna:trailing_zeros_cnt\|FPU_add_altpriority_encoder_ii9:altpriority_encoder21\|FPU_add_altpriority_encoder_vh8:altpriority_encoder23\|FPU_add_altpriority_encoder_qh8:altpriority_encoder25\|FPU_add_altpriority_encoder_nh8:altpriority_encoder27\"" {  } { { "FPU_add.v" "altpriority_encoder27" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529688639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_add_altpriority_encoder_i39 FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|FPU_add_altpriority_encoder_cna:trailing_zeros_cnt\|FPU_add_altpriority_encoder_i39:altpriority_encoder22 " "Elaborating entity \"FPU_add_altpriority_encoder_i39\" for hierarchy \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|FPU_add_altpriority_encoder_cna:trailing_zeros_cnt\|FPU_add_altpriority_encoder_i39:altpriority_encoder22\"" {  } { { "FPU_add.v" "altpriority_encoder22" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529688738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_add_altpriority_encoder_v28 FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|FPU_add_altpriority_encoder_cna:trailing_zeros_cnt\|FPU_add_altpriority_encoder_i39:altpriority_encoder22\|FPU_add_altpriority_encoder_v28:altpriority_encoder30 " "Elaborating entity \"FPU_add_altpriority_encoder_v28\" for hierarchy \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|FPU_add_altpriority_encoder_cna:trailing_zeros_cnt\|FPU_add_altpriority_encoder_i39:altpriority_encoder22\|FPU_add_altpriority_encoder_v28:altpriority_encoder30\"" {  } { { "FPU_add.v" "altpriority_encoder30" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 744 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529688797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_add_altpriority_encoder_q28 FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|FPU_add_altpriority_encoder_cna:trailing_zeros_cnt\|FPU_add_altpriority_encoder_i39:altpriority_encoder22\|FPU_add_altpriority_encoder_v28:altpriority_encoder30\|FPU_add_altpriority_encoder_q28:altpriority_encoder32 " "Elaborating entity \"FPU_add_altpriority_encoder_q28\" for hierarchy \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|FPU_add_altpriority_encoder_cna:trailing_zeros_cnt\|FPU_add_altpriority_encoder_i39:altpriority_encoder22\|FPU_add_altpriority_encoder_v28:altpriority_encoder30\|FPU_add_altpriority_encoder_q28:altpriority_encoder32\"" {  } { { "FPU_add.v" "altpriority_encoder32" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 716 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529688828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_add_altpriority_encoder_n28 FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|FPU_add_altpriority_encoder_cna:trailing_zeros_cnt\|FPU_add_altpriority_encoder_i39:altpriority_encoder22\|FPU_add_altpriority_encoder_v28:altpriority_encoder30\|FPU_add_altpriority_encoder_q28:altpriority_encoder32\|FPU_add_altpriority_encoder_n28:altpriority_encoder34 " "Elaborating entity \"FPU_add_altpriority_encoder_n28\" for hierarchy \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|FPU_add_altpriority_encoder_cna:trailing_zeros_cnt\|FPU_add_altpriority_encoder_i39:altpriority_encoder22\|FPU_add_altpriority_encoder_v28:altpriority_encoder30\|FPU_add_altpriority_encoder_q28:altpriority_encoder32\|FPU_add_altpriority_encoder_n28:altpriority_encoder34\"" {  } { { "FPU_add.v" "altpriority_encoder34" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529688845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:add_sub1\"" {  } { { "FPU_add.v" "add_sub1" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 2478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529688906 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:add_sub1\"" {  } { { "FPU_add.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 2478 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529688909 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529688909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529688909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529688909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529688909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529688909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529688909 ""}  } { { "FPU_add.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 2478 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620529688909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_eqj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_eqj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_eqj " "Found entity 1: add_sub_eqj" {  } { { "db/add_sub_eqj.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/add_sub_eqj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529689012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620529689012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_eqj FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:add_sub1\|add_sub_eqj:auto_generated " "Elaborating entity \"add_sub_eqj\" for hierarchy \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:add_sub1\|add_sub_eqj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529689016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:add_sub3\"" {  } { { "FPU_add.v" "add_sub3" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 2532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529689063 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:add_sub3\"" {  } { { "FPU_add.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 2532 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529689068 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529689068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529689068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529689068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529689068 ""}  } { { "FPU_add.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 2532 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620529689068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_00f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_00f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_00f " "Found entity 1: add_sub_00f" {  } { { "db/add_sub_00f.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/add_sub_00f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529689151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620529689151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_00f FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:add_sub3\|add_sub_00f:auto_generated " "Elaborating entity \"add_sub_00f\" for hierarchy \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:add_sub3\|add_sub_00f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529689154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:add_sub4 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:add_sub4\"" {  } { { "FPU_add.v" "add_sub4" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 2557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529689173 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:add_sub4 " "Elaborated megafunction instantiation \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:add_sub4\"" {  } { { "FPU_add.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 2557 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529689178 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:add_sub4 " "Instantiated megafunction \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:add_sub4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529689178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529689178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529689178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529689178 ""}  } { { "FPU_add.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 2557 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620529689178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2ve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2ve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2ve " "Found entity 1: add_sub_2ve" {  } { { "db/add_sub_2ve.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/add_sub_2ve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529689255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620529689255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_2ve FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:add_sub4\|add_sub_2ve:auto_generated " "Elaborating entity \"add_sub_2ve\" for hierarchy \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:add_sub4\|add_sub_2ve:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529689258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:add_sub5\"" {  } { { "FPU_add.v" "add_sub5" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529689273 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:add_sub5\"" {  } { { "FPU_add.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 2582 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529689277 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529689277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529689277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529689277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529689277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529689277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529689277 ""}  } { { "FPU_add.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 2582 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620529689277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dpj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dpj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dpj " "Found entity 1: add_sub_dpj" {  } { { "db/add_sub_dpj.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/add_sub_dpj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529689348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620529689348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_dpj FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:add_sub5\|add_sub_dpj:auto_generated " "Elaborating entity \"add_sub_dpj\" for hierarchy \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:add_sub5\|add_sub_dpj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529689351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:man_2comp_res_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "FPU_add.v" "man_2comp_res_lower" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 2626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529689382 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:man_2comp_res_lower " "Elaborated megafunction instantiation \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "FPU_add.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 2626 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529689387 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:man_2comp_res_lower " "Instantiated megafunction \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:man_2comp_res_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 2 " "Parameter \"lpm_pipeline\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529689387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529689387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529689387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529689387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529689387 ""}  } { { "FPU_add.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 2626 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620529689387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_eij.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_eij.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_eij " "Found entity 1: add_sub_eij" {  } { { "db/add_sub_eij.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/add_sub_eij.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529689469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620529689469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_eij FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_eij:auto_generated " "Elaborating entity \"add_sub_eij\" for hierarchy \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_eij:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529689473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:man_2comp_res_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "FPU_add.v" "man_2comp_res_upper0" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 2644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529689490 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:man_2comp_res_upper0 " "Elaborated megafunction instantiation \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "FPU_add.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 2644 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529689494 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:man_2comp_res_upper0 " "Instantiated megafunction \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:man_2comp_res_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 2 " "Parameter \"lpm_pipeline\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529689494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529689494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529689494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529689494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529689494 ""}  } { { "FPU_add.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 2644 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620529689494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_j3j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_j3j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_j3j " "Found entity 1: add_sub_j3j" {  } { { "db/add_sub_j3j.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/add_sub_j3j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529689577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620529689577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_j3j FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_j3j:auto_generated " "Elaborating entity \"add_sub_j3j\" for hierarchy \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_j3j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529689580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:man_2comp_res_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "FPU_add.v" "man_2comp_res_upper1" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 2662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529689593 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:man_2comp_res_upper1 " "Elaborated megafunction instantiation \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "FPU_add.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 2662 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529689598 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:man_2comp_res_upper1 " "Instantiated megafunction \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:man_2comp_res_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 2 " "Parameter \"lpm_pipeline\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529689598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529689598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529689598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529689598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529689598 ""}  } { { "FPU_add.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 2662 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620529689598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "FPU_add.v" "man_res_rounding_add_sub_lower" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 2742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529689647 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborated megafunction instantiation \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "FPU_add.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 2742 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529689651 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Instantiated megafunction \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:man_res_rounding_add_sub_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529689651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529689651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529689651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529689651 ""}  } { { "FPU_add.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 2742 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620529689651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8ff.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8ff.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8ff " "Found entity 1: add_sub_8ff" {  } { { "db/add_sub_8ff.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/add_sub_8ff.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529689715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620529689715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8ff FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_8ff:auto_generated " "Elaborating entity \"add_sub_8ff\" for hierarchy \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_8ff:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529689718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "FPU_add.v" "man_res_rounding_add_sub_upper1" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 2767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529689730 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborated megafunction instantiation \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "FPU_add.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 2767 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529689735 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Instantiated megafunction \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529689735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529689735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529689735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529689735 ""}  } { { "FPU_add.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 2767 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620529689735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hnf " "Found entity 1: add_sub_hnf" {  } { { "db/add_sub_hnf.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/add_sub_hnf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529689794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620529689794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_hnf FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_hnf:auto_generated " "Elaborating entity \"add_sub_hnf\" for hierarchy \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_hnf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529689796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborating entity \"lpm_compare\" for hierarchy \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "FPU_add.v" "trailing_zeros_limit_comparator" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 2793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529689851 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborated megafunction instantiation \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "FPU_add.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 2793 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529689852 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_compare:trailing_zeros_limit_comparator " "Instantiated megafunction \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_compare:trailing_zeros_limit_comparator\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529689852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529689852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529689852 ""}  } { { "FPU_add.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v" 2793 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620529689852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_leg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_leg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_leg " "Found entity 1: cmpr_leg" {  } { { "db/cmpr_leg.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/cmpr_leg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529689913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620529689913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_leg FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_leg:auto_generated " "Elaborating entity \"cmpr_leg\" for hierarchy \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_leg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529689916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_sub FPU_sub:u_FPU_sub " "Elaborating entity \"FPU_sub\" for hierarchy \"FPU_sub:u_FPU_sub\"" {  } { { "FPU.v" "u_FPU_sub" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529689933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_sub_altfp_add_sub_d7j FPU_sub:u_FPU_sub\|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component " "Elaborating entity \"FPU_sub_altfp_add_sub_d7j\" for hierarchy \"FPU_sub:u_FPU_sub\|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component\"" {  } { { "FPU_sub.v" "FPU_sub_altfp_add_sub_d7j_component" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v" 3326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529689944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_sub_altbarrel_shift_s4e FPU_sub:u_FPU_sub\|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component\|FPU_sub_altbarrel_shift_s4e:lbarrel_shift " "Elaborating entity \"FPU_sub_altbarrel_shift_s4e\" for hierarchy \"FPU_sub:u_FPU_sub\|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component\|FPU_sub_altbarrel_shift_s4e:lbarrel_shift\"" {  } { { "FPU_sub.v" "lbarrel_shift" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v" 1484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529689959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_sub_altbarrel_shift_28g FPU_sub:u_FPU_sub\|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component\|FPU_sub_altbarrel_shift_28g:rbarrel_shift " "Elaborating entity \"FPU_sub_altbarrel_shift_28g\" for hierarchy \"FPU_sub:u_FPU_sub\|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component\|FPU_sub_altbarrel_shift_28g:rbarrel_shift\"" {  } { { "FPU_sub.v" "rbarrel_shift" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v" 1492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529689969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_sub_altpriority_encoder_ou8 FPU_sub:u_FPU_sub\|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component\|FPU_sub_altpriority_encoder_ou8:leading_zeroes_cnt " "Elaborating entity \"FPU_sub_altpriority_encoder_ou8\" for hierarchy \"FPU_sub:u_FPU_sub\|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component\|FPU_sub_altpriority_encoder_ou8:leading_zeroes_cnt\"" {  } { { "FPU_sub.v" "leading_zeroes_cnt" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v" 1499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529689978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_sub_altpriority_encoder_uv8 FPU_sub:u_FPU_sub\|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component\|FPU_sub_altpriority_encoder_ou8:leading_zeroes_cnt\|FPU_sub_altpriority_encoder_uv8:altpriority_encoder7 " "Elaborating entity \"FPU_sub_altpriority_encoder_uv8\" for hierarchy \"FPU_sub:u_FPU_sub\|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component\|FPU_sub_altpriority_encoder_ou8:leading_zeroes_cnt\|FPU_sub_altpriority_encoder_uv8:altpriority_encoder7\"" {  } { { "FPU_sub.v" "altpriority_encoder7" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v" 477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529689987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_sub_altpriority_encoder_be8 FPU_sub:u_FPU_sub\|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component\|FPU_sub_altpriority_encoder_ou8:leading_zeroes_cnt\|FPU_sub_altpriority_encoder_uv8:altpriority_encoder7\|FPU_sub_altpriority_encoder_be8:altpriority_encoder10 " "Elaborating entity \"FPU_sub_altpriority_encoder_be8\" for hierarchy \"FPU_sub:u_FPU_sub\|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component\|FPU_sub_altpriority_encoder_ou8:leading_zeroes_cnt\|FPU_sub_altpriority_encoder_uv8:altpriority_encoder7\|FPU_sub_altpriority_encoder_be8:altpriority_encoder10\"" {  } { { "FPU_sub.v" "altpriority_encoder10" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529689996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_sub_altpriority_encoder_6e8 FPU_sub:u_FPU_sub\|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component\|FPU_sub_altpriority_encoder_ou8:leading_zeroes_cnt\|FPU_sub_altpriority_encoder_uv8:altpriority_encoder7\|FPU_sub_altpriority_encoder_be8:altpriority_encoder10\|FPU_sub_altpriority_encoder_6e8:altpriority_encoder11 " "Elaborating entity \"FPU_sub_altpriority_encoder_6e8\" for hierarchy \"FPU_sub:u_FPU_sub\|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component\|FPU_sub_altpriority_encoder_ou8:leading_zeroes_cnt\|FPU_sub_altpriority_encoder_uv8:altpriority_encoder7\|FPU_sub_altpriority_encoder_be8:altpriority_encoder10\|FPU_sub_altpriority_encoder_6e8:altpriority_encoder11\"" {  } { { "FPU_sub.v" "altpriority_encoder11" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529690004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_sub_altpriority_encoder_3e8 FPU_sub:u_FPU_sub\|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component\|FPU_sub_altpriority_encoder_ou8:leading_zeroes_cnt\|FPU_sub_altpriority_encoder_uv8:altpriority_encoder7\|FPU_sub_altpriority_encoder_be8:altpriority_encoder10\|FPU_sub_altpriority_encoder_6e8:altpriority_encoder11\|FPU_sub_altpriority_encoder_3e8:altpriority_encoder13 " "Elaborating entity \"FPU_sub_altpriority_encoder_3e8\" for hierarchy \"FPU_sub:u_FPU_sub\|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component\|FPU_sub_altpriority_encoder_ou8:leading_zeroes_cnt\|FPU_sub_altpriority_encoder_uv8:altpriority_encoder7\|FPU_sub_altpriority_encoder_be8:altpriority_encoder10\|FPU_sub_altpriority_encoder_6e8:altpriority_encoder11\|FPU_sub_altpriority_encoder_3e8:altpriority_encoder13\"" {  } { { "FPU_sub.v" "altpriority_encoder13" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529690013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_sub_altpriority_encoder_bv7 FPU_sub:u_FPU_sub\|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component\|FPU_sub_altpriority_encoder_ou8:leading_zeroes_cnt\|FPU_sub_altpriority_encoder_uv8:altpriority_encoder7\|FPU_sub_altpriority_encoder_bv7:altpriority_encoder9 " "Elaborating entity \"FPU_sub_altpriority_encoder_bv7\" for hierarchy \"FPU_sub:u_FPU_sub\|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component\|FPU_sub_altpriority_encoder_ou8:leading_zeroes_cnt\|FPU_sub_altpriority_encoder_uv8:altpriority_encoder7\|FPU_sub_altpriority_encoder_bv7:altpriority_encoder9\"" {  } { { "FPU_sub.v" "altpriority_encoder9" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529690054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_sub_altpriority_encoder_6v7 FPU_sub:u_FPU_sub\|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component\|FPU_sub_altpriority_encoder_ou8:leading_zeroes_cnt\|FPU_sub_altpriority_encoder_uv8:altpriority_encoder7\|FPU_sub_altpriority_encoder_bv7:altpriority_encoder9\|FPU_sub_altpriority_encoder_6v7:altpriority_encoder15 " "Elaborating entity \"FPU_sub_altpriority_encoder_6v7\" for hierarchy \"FPU_sub:u_FPU_sub\|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component\|FPU_sub_altpriority_encoder_ou8:leading_zeroes_cnt\|FPU_sub_altpriority_encoder_uv8:altpriority_encoder7\|FPU_sub_altpriority_encoder_bv7:altpriority_encoder9\|FPU_sub_altpriority_encoder_6v7:altpriority_encoder15\"" {  } { { "FPU_sub.v" "altpriority_encoder15" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529690062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_sub_altpriority_encoder_3v7 FPU_sub:u_FPU_sub\|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component\|FPU_sub_altpriority_encoder_ou8:leading_zeroes_cnt\|FPU_sub_altpriority_encoder_uv8:altpriority_encoder7\|FPU_sub_altpriority_encoder_bv7:altpriority_encoder9\|FPU_sub_altpriority_encoder_6v7:altpriority_encoder15\|FPU_sub_altpriority_encoder_3v7:altpriority_encoder17 " "Elaborating entity \"FPU_sub_altpriority_encoder_3v7\" for hierarchy \"FPU_sub:u_FPU_sub\|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component\|FPU_sub_altpriority_encoder_ou8:leading_zeroes_cnt\|FPU_sub_altpriority_encoder_uv8:altpriority_encoder7\|FPU_sub_altpriority_encoder_bv7:altpriority_encoder9\|FPU_sub_altpriority_encoder_6v7:altpriority_encoder15\|FPU_sub_altpriority_encoder_3v7:altpriority_encoder17\"" {  } { { "FPU_sub.v" "altpriority_encoder17" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529690071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_sub_altpriority_encoder_ue9 FPU_sub:u_FPU_sub\|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component\|FPU_sub_altpriority_encoder_ou8:leading_zeroes_cnt\|FPU_sub_altpriority_encoder_ue9:altpriority_encoder8 " "Elaborating entity \"FPU_sub_altpriority_encoder_ue9\" for hierarchy \"FPU_sub:u_FPU_sub\|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component\|FPU_sub_altpriority_encoder_ou8:leading_zeroes_cnt\|FPU_sub_altpriority_encoder_ue9:altpriority_encoder8\"" {  } { { "FPU_sub.v" "altpriority_encoder8" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v" 482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529690111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_sub_altpriority_encoder_cna FPU_sub:u_FPU_sub\|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component\|FPU_sub_altpriority_encoder_cna:trailing_zeros_cnt " "Elaborating entity \"FPU_sub_altpriority_encoder_cna\" for hierarchy \"FPU_sub:u_FPU_sub\|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component\|FPU_sub_altpriority_encoder_cna:trailing_zeros_cnt\"" {  } { { "FPU_sub.v" "trailing_zeros_cnt" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v" 1506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529690243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_sub_altpriority_encoder_ii9 FPU_sub:u_FPU_sub\|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component\|FPU_sub_altpriority_encoder_cna:trailing_zeros_cnt\|FPU_sub_altpriority_encoder_ii9:altpriority_encoder21 " "Elaborating entity \"FPU_sub_altpriority_encoder_ii9\" for hierarchy \"FPU_sub:u_FPU_sub\|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component\|FPU_sub_altpriority_encoder_cna:trailing_zeros_cnt\|FPU_sub_altpriority_encoder_ii9:altpriority_encoder21\"" {  } { { "FPU_sub.v" "altpriority_encoder21" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v" 785 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529690252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_sub_altpriority_encoder_vh8 FPU_sub:u_FPU_sub\|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component\|FPU_sub_altpriority_encoder_cna:trailing_zeros_cnt\|FPU_sub_altpriority_encoder_ii9:altpriority_encoder21\|FPU_sub_altpriority_encoder_vh8:altpriority_encoder23 " "Elaborating entity \"FPU_sub_altpriority_encoder_vh8\" for hierarchy \"FPU_sub:u_FPU_sub\|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component\|FPU_sub_altpriority_encoder_cna:trailing_zeros_cnt\|FPU_sub_altpriority_encoder_ii9:altpriority_encoder21\|FPU_sub_altpriority_encoder_vh8:altpriority_encoder23\"" {  } { { "FPU_sub.v" "altpriority_encoder23" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v" 622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529690261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_sub_altpriority_encoder_qh8 FPU_sub:u_FPU_sub\|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component\|FPU_sub_altpriority_encoder_cna:trailing_zeros_cnt\|FPU_sub_altpriority_encoder_ii9:altpriority_encoder21\|FPU_sub_altpriority_encoder_vh8:altpriority_encoder23\|FPU_sub_altpriority_encoder_qh8:altpriority_encoder25 " "Elaborating entity \"FPU_sub_altpriority_encoder_qh8\" for hierarchy \"FPU_sub:u_FPU_sub\|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component\|FPU_sub_altpriority_encoder_cna:trailing_zeros_cnt\|FPU_sub_altpriority_encoder_ii9:altpriority_encoder21\|FPU_sub_altpriority_encoder_vh8:altpriority_encoder23\|FPU_sub_altpriority_encoder_qh8:altpriority_encoder25\"" {  } { { "FPU_sub.v" "altpriority_encoder25" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v" 589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529690270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_sub_altpriority_encoder_nh8 FPU_sub:u_FPU_sub\|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component\|FPU_sub_altpriority_encoder_cna:trailing_zeros_cnt\|FPU_sub_altpriority_encoder_ii9:altpriority_encoder21\|FPU_sub_altpriority_encoder_vh8:altpriority_encoder23\|FPU_sub_altpriority_encoder_qh8:altpriority_encoder25\|FPU_sub_altpriority_encoder_nh8:altpriority_encoder27 " "Elaborating entity \"FPU_sub_altpriority_encoder_nh8\" for hierarchy \"FPU_sub:u_FPU_sub\|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component\|FPU_sub_altpriority_encoder_cna:trailing_zeros_cnt\|FPU_sub_altpriority_encoder_ii9:altpriority_encoder21\|FPU_sub_altpriority_encoder_vh8:altpriority_encoder23\|FPU_sub_altpriority_encoder_qh8:altpriority_encoder25\|FPU_sub_altpriority_encoder_nh8:altpriority_encoder27\"" {  } { { "FPU_sub.v" "altpriority_encoder27" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v" 556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529690278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_sub_altpriority_encoder_i39 FPU_sub:u_FPU_sub\|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component\|FPU_sub_altpriority_encoder_cna:trailing_zeros_cnt\|FPU_sub_altpriority_encoder_i39:altpriority_encoder22 " "Elaborating entity \"FPU_sub_altpriority_encoder_i39\" for hierarchy \"FPU_sub:u_FPU_sub\|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component\|FPU_sub_altpriority_encoder_cna:trailing_zeros_cnt\|FPU_sub_altpriority_encoder_i39:altpriority_encoder22\"" {  } { { "FPU_sub.v" "altpriority_encoder22" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v" 789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529690374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_sub_altpriority_encoder_v28 FPU_sub:u_FPU_sub\|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component\|FPU_sub_altpriority_encoder_cna:trailing_zeros_cnt\|FPU_sub_altpriority_encoder_i39:altpriority_encoder22\|FPU_sub_altpriority_encoder_v28:altpriority_encoder30 " "Elaborating entity \"FPU_sub_altpriority_encoder_v28\" for hierarchy \"FPU_sub:u_FPU_sub\|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component\|FPU_sub_altpriority_encoder_cna:trailing_zeros_cnt\|FPU_sub_altpriority_encoder_i39:altpriority_encoder22\|FPU_sub_altpriority_encoder_v28:altpriority_encoder30\"" {  } { { "FPU_sub.v" "altpriority_encoder30" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v" 744 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529690432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_sub_altpriority_encoder_q28 FPU_sub:u_FPU_sub\|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component\|FPU_sub_altpriority_encoder_cna:trailing_zeros_cnt\|FPU_sub_altpriority_encoder_i39:altpriority_encoder22\|FPU_sub_altpriority_encoder_v28:altpriority_encoder30\|FPU_sub_altpriority_encoder_q28:altpriority_encoder32 " "Elaborating entity \"FPU_sub_altpriority_encoder_q28\" for hierarchy \"FPU_sub:u_FPU_sub\|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component\|FPU_sub_altpriority_encoder_cna:trailing_zeros_cnt\|FPU_sub_altpriority_encoder_i39:altpriority_encoder22\|FPU_sub_altpriority_encoder_v28:altpriority_encoder30\|FPU_sub_altpriority_encoder_q28:altpriority_encoder32\"" {  } { { "FPU_sub.v" "altpriority_encoder32" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v" 716 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529690461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_sub_altpriority_encoder_n28 FPU_sub:u_FPU_sub\|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component\|FPU_sub_altpriority_encoder_cna:trailing_zeros_cnt\|FPU_sub_altpriority_encoder_i39:altpriority_encoder22\|FPU_sub_altpriority_encoder_v28:altpriority_encoder30\|FPU_sub_altpriority_encoder_q28:altpriority_encoder32\|FPU_sub_altpriority_encoder_n28:altpriority_encoder34 " "Elaborating entity \"FPU_sub_altpriority_encoder_n28\" for hierarchy \"FPU_sub:u_FPU_sub\|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component\|FPU_sub_altpriority_encoder_cna:trailing_zeros_cnt\|FPU_sub_altpriority_encoder_i39:altpriority_encoder22\|FPU_sub_altpriority_encoder_v28:altpriority_encoder30\|FPU_sub_altpriority_encoder_q28:altpriority_encoder32\|FPU_sub_altpriority_encoder_n28:altpriority_encoder34\"" {  } { { "FPU_sub.v" "altpriority_encoder34" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v" 688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529690478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_mul FPU_mul:u_FPU_mul " "Elaborating entity \"FPU_mul\" for hierarchy \"FPU_mul:u_FPU_mul\"" {  } { { "FPU.v" "u_FPU_mul" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529690643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_mul_altfp_mult_3tn FPU_mul:u_FPU_mul\|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component " "Elaborating entity \"FPU_mul_altfp_mult_3tn\" for hierarchy \"FPU_mul:u_FPU_mul\|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component\"" {  } { { "FPU_mul.v" "FPU_mul_altfp_mult_3tn_component" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_mul.v" 823 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529690652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FPU_mul:u_FPU_mul\|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component\|lpm_add_sub:exp_add_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FPU_mul:u_FPU_mul\|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component\|lpm_add_sub:exp_add_adder\"" {  } { { "FPU_mul.v" "exp_add_adder" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_mul.v" 670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529690661 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU_mul:u_FPU_mul\|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component\|lpm_add_sub:exp_add_adder " "Elaborated megafunction instantiation \"FPU_mul:u_FPU_mul\|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component\|lpm_add_sub:exp_add_adder\"" {  } { { "FPU_mul.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_mul.v" 670 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529690668 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU_mul:u_FPU_mul\|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component\|lpm_add_sub:exp_add_adder " "Instantiated megafunction \"FPU_mul:u_FPU_mul\|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component\|lpm_add_sub:exp_add_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529690668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529690668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529690668 ""}  } { { "FPU_mul.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_mul.v" 670 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620529690668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hge.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hge.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hge " "Found entity 1: add_sub_hge" {  } { { "db/add_sub_hge.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/add_sub_hge.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529690731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620529690731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_hge FPU_mul:u_FPU_mul\|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component\|lpm_add_sub:exp_add_adder\|add_sub_hge:auto_generated " "Elaborating entity \"add_sub_hge\" for hierarchy \"FPU_mul:u_FPU_mul\|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component\|lpm_add_sub:exp_add_adder\|add_sub_hge:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529690734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FPU_mul:u_FPU_mul\|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component\|lpm_add_sub:exp_adj_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FPU_mul:u_FPU_mul\|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "FPU_mul.v" "exp_adj_adder" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_mul.v" 694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529690747 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU_mul:u_FPU_mul\|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component\|lpm_add_sub:exp_adj_adder " "Elaborated megafunction instantiation \"FPU_mul:u_FPU_mul\|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "FPU_mul.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_mul.v" 694 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529690753 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU_mul:u_FPU_mul\|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component\|lpm_add_sub:exp_adj_adder " "Instantiated megafunction \"FPU_mul:u_FPU_mul\|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component\|lpm_add_sub:exp_adj_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529690753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529690753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529690753 ""}  } { { "FPU_mul.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_mul.v" 694 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620529690753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_68c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_68c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_68c " "Found entity 1: add_sub_68c" {  } { { "db/add_sub_68c.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/add_sub_68c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529690821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620529690821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_68c FPU_mul:u_FPU_mul\|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component\|lpm_add_sub:exp_adj_adder\|add_sub_68c:auto_generated " "Elaborating entity \"add_sub_68c\" for hierarchy \"FPU_mul:u_FPU_mul\|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component\|lpm_add_sub:exp_adj_adder\|add_sub_68c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529690824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FPU_mul:u_FPU_mul\|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component\|lpm_add_sub:exp_bias_subtr " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FPU_mul:u_FPU_mul\|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "FPU_mul.v" "exp_bias_subtr" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_mul.v" 718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529690836 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU_mul:u_FPU_mul\|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component\|lpm_add_sub:exp_bias_subtr " "Elaborated megafunction instantiation \"FPU_mul:u_FPU_mul\|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "FPU_mul.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_mul.v" 718 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529690842 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU_mul:u_FPU_mul\|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component\|lpm_add_sub:exp_bias_subtr " "Instantiated megafunction \"FPU_mul:u_FPU_mul\|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component\|lpm_add_sub:exp_bias_subtr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529690842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529690842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529690842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529690842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529690842 ""}  } { { "FPU_mul.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_mul.v" 718 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620529690842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pkg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pkg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pkg " "Found entity 1: add_sub_pkg" {  } { { "db/add_sub_pkg.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/add_sub_pkg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529690902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620529690902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_pkg FPU_mul:u_FPU_mul\|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component\|lpm_add_sub:exp_bias_subtr\|add_sub_pkg:auto_generated " "Elaborating entity \"add_sub_pkg\" for hierarchy \"FPU_mul:u_FPU_mul\|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component\|lpm_add_sub:exp_bias_subtr\|add_sub_pkg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529690905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FPU_mul:u_FPU_mul\|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component\|lpm_add_sub:man_round_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FPU_mul:u_FPU_mul\|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component\|lpm_add_sub:man_round_adder\"" {  } { { "FPU_mul.v" "man_round_adder" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_mul.v" 744 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529690918 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU_mul:u_FPU_mul\|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component\|lpm_add_sub:man_round_adder " "Elaborated megafunction instantiation \"FPU_mul:u_FPU_mul\|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component\|lpm_add_sub:man_round_adder\"" {  } { { "FPU_mul.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_mul.v" 744 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529690924 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU_mul:u_FPU_mul\|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component\|lpm_add_sub:man_round_adder " "Instantiated megafunction \"FPU_mul:u_FPU_mul\|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component\|lpm_add_sub:man_round_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529690924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 25 " "Parameter \"lpm_width\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529690924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529690924 ""}  } { { "FPU_mul.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_mul.v" 744 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620529690924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_itb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_itb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_itb " "Found entity 1: add_sub_itb" {  } { { "db/add_sub_itb.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/add_sub_itb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529690985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620529690985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_itb FPU_mul:u_FPU_mul\|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component\|lpm_add_sub:man_round_adder\|add_sub_itb:auto_generated " "Elaborating entity \"add_sub_itb\" for hierarchy \"FPU_mul:u_FPU_mul\|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component\|lpm_add_sub:man_round_adder\|add_sub_itb:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529690988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult FPU_mul:u_FPU_mul\|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component\|lpm_mult:man_product2_mult " "Elaborating entity \"lpm_mult\" for hierarchy \"FPU_mul:u_FPU_mul\|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component\|lpm_mult:man_product2_mult\"" {  } { { "FPU_mul.v" "man_product2_mult" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_mul.v" 766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529691053 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU_mul:u_FPU_mul\|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component\|lpm_mult:man_product2_mult " "Elaborated megafunction instantiation \"FPU_mul:u_FPU_mul\|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component\|lpm_mult:man_product2_mult\"" {  } { { "FPU_mul.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_mul.v" 766 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529691055 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU_mul:u_FPU_mul\|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component\|lpm_mult:man_product2_mult " "Instantiated megafunction \"FPU_mul:u_FPU_mul\|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component\|lpm_mult:man_product2_mult\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 5 " "Parameter \"lpm_pipeline\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529691056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529691056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 24 " "Parameter \"lpm_widtha\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529691056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 24 " "Parameter \"lpm_widthb\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529691056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 48 " "Parameter \"lpm_widthp\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529691056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529691056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529691056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529691056 ""}  } { { "FPU_mul.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_mul.v" 766 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620529691056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_1ks.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_1ks.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_1ks " "Found entity 1: mult_1ks" {  } { { "db/mult_1ks.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/mult_1ks.tdf" 35 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529691130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620529691130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_1ks FPU_mul:u_FPU_mul\|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component\|lpm_mult:man_product2_mult\|mult_1ks:auto_generated " "Elaborating entity \"mult_1ks\" for hierarchy \"FPU_mul:u_FPU_mul\|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component\|lpm_mult:man_product2_mult\|mult_1ks:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529691134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_div FPU_div:u_FPU_div " "Elaborating entity \"FPU_div\" for hierarchy \"FPU_div:u_FPU_div\"" {  } { { "FPU.v" "u_FPU_div" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529691159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_div_altfp_div_idh FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component " "Elaborating entity \"FPU_div_altfp_div_idh\" for hierarchy \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\"" {  } { { "FPU_div.v" "FPU_div_altfp_div_idh_component" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v" 1593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529691168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_div_altfp_div_pst_ire FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1 " "Elaborating entity \"FPU_div_altfp_div_pst_ire\" for hierarchy \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\"" {  } { { "FPU_div.v" "altfp_div_pst1" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v" 1563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529691184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|altsyncram:altsyncram3 " "Elaborating entity \"altsyncram\" for hierarchy \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|altsyncram:altsyncram3\"" {  } { { "FPU_div.v" "altsyncram3" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529691284 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|altsyncram:altsyncram3 " "Elaborated megafunction instantiation \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|altsyncram:altsyncram3\"" {  } { { "FPU_div.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v" 308 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529691286 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|altsyncram:altsyncram3 " "Instantiated megafunction \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|altsyncram:altsyncram3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file FPU_div.hex " "Parameter \"init_file\" = \"FPU_div.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529691286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529691286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529691286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529691286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529691286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529691286 ""}  } { { "FPU_div.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v" 308 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620529691286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q3p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q3p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q3p " "Found entity 1: altsyncram_q3p" {  } { { "db/altsyncram_q3p.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/altsyncram_q3p.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529691368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620529691368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q3p FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|altsyncram:altsyncram3\|altsyncram_q3p:auto_generated " "Elaborating entity \"altsyncram_q3p\" for hierarchy \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|altsyncram:altsyncram3\|altsyncram_q3p:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529691372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_add_sub:bias_addition " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_add_sub:bias_addition\"" {  } { { "FPU_div.v" "bias_addition" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v" 1231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529691424 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_add_sub:bias_addition " "Elaborated megafunction instantiation \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_add_sub:bias_addition\"" {  } { { "FPU_div.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v" 1231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529691426 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_add_sub:bias_addition " "Instantiated megafunction \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_add_sub:bias_addition\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529691426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529691426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529691426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529691426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529691426 ""}  } { { "FPU_div.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v" 1231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620529691426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_toi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_toi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_toi " "Found entity 1: add_sub_toi" {  } { { "db/add_sub_toi.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/add_sub_toi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529691487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620529691487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_toi FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_add_sub:bias_addition\|add_sub_toi:auto_generated " "Elaborating entity \"add_sub_toi\" for hierarchy \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_add_sub:bias_addition\|add_sub_toi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529691490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_add_sub:exp_sub " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_add_sub:exp_sub\"" {  } { { "FPU_div.v" "exp_sub" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v" 1257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529691503 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_add_sub:exp_sub " "Elaborated megafunction instantiation \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_add_sub:exp_sub\"" {  } { { "FPU_div.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v" 1257 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529691505 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_add_sub:exp_sub " "Instantiated megafunction \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_add_sub:exp_sub\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529691505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529691505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529691505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529691505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529691505 ""}  } { { "FPU_div.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v" 1257 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620529691505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ath.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ath.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ath " "Found entity 1: add_sub_ath" {  } { { "db/add_sub_ath.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/add_sub_ath.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529691565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620529691565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ath FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_add_sub:exp_sub\|add_sub_ath:auto_generated " "Elaborating entity \"add_sub_ath\" for hierarchy \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_add_sub:exp_sub\|add_sub_ath:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529691569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_add_sub:quotient_process " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_add_sub:quotient_process\"" {  } { { "FPU_div.v" "quotient_process" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v" 1283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529691582 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_add_sub:quotient_process " "Elaborated megafunction instantiation \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_add_sub:quotient_process\"" {  } { { "FPU_div.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v" 1283 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529691584 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_add_sub:quotient_process " "Instantiated megafunction \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_add_sub:quotient_process\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529691584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529691584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529691584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 31 " "Parameter \"lpm_width\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529691584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529691584 ""}  } { { "FPU_div.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v" 1283 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620529691584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hfi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hfi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hfi " "Found entity 1: add_sub_hfi" {  } { { "db/add_sub_hfi.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/add_sub_hfi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529691644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620529691644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_hfi FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_add_sub:quotient_process\|add_sub_hfi:auto_generated " "Elaborating entity \"add_sub_hfi\" for hierarchy \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_add_sub:quotient_process\|add_sub_hfi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529691648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_add_sub:remainder_sub_0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\"" {  } { { "FPU_div.v" "remainder_sub_0" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529691661 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_add_sub:remainder_sub_0 " "Elaborated megafunction instantiation \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\"" {  } { { "FPU_div.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v" 1309 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529691664 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_add_sub:remainder_sub_0 " "Instantiated megafunction \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529691664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529691664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529691664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 50 " "Parameter \"lpm_width\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529691664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529691664 ""}  } { { "FPU_div.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v" 1309 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620529691664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_p5i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_p5i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_p5i " "Found entity 1: add_sub_p5i" {  } { { "db/add_sub_p5i.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/add_sub_p5i.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529691724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620529691724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_p5i FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_p5i:auto_generated " "Elaborating entity \"add_sub_p5i\" for hierarchy \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_p5i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529691728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_compare:cmpr2 " "Elaborating entity \"lpm_compare\" for hierarchy \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_compare:cmpr2\"" {  } { { "FPU_div.v" "cmpr2" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v" 1336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529691741 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_compare:cmpr2 " "Elaborated megafunction instantiation \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_compare:cmpr2\"" {  } { { "FPU_div.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v" 1336 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529691743 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_compare:cmpr2 " "Instantiated megafunction \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_compare:cmpr2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529691743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 23 " "Parameter \"lpm_width\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529691743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529691743 ""}  } { { "FPU_div.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v" 1336 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620529691743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_cng.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_cng.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_cng " "Found entity 1: cmpr_cng" {  } { { "db/cmpr_cng.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/cmpr_cng.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529691804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620529691804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_cng FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_compare:cmpr2\|cmpr_cng:auto_generated " "Elaborating entity \"cmpr_cng\" for hierarchy \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_compare:cmpr2\|cmpr_cng:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529691807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_mult:a1_prod " "Elaborating entity \"lpm_mult\" for hierarchy \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_mult:a1_prod\"" {  } { { "FPU_div.v" "a1_prod" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v" 1358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529691823 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_mult:a1_prod " "Elaborated megafunction instantiation \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_mult:a1_prod\"" {  } { { "FPU_div.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v" 1358 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529691825 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_mult:a1_prod " "Instantiated megafunction \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_mult:a1_prod\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 3 " "Parameter \"lpm_pipeline\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529691825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529691825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 25 " "Parameter \"lpm_widtha\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529691825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 10 " "Parameter \"lpm_widthb\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529691825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 35 " "Parameter \"lpm_widthp\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529691825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529691825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529691825 ""}  } { { "FPU_div.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v" 1358 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620529691825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_tcs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_tcs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_tcs " "Found entity 1: mult_tcs" {  } { { "db/mult_tcs.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/mult_tcs.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529691887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620529691887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_tcs FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_mult:a1_prod\|mult_tcs:auto_generated " "Elaborating entity \"mult_tcs\" for hierarchy \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_mult:a1_prod\|mult_tcs:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529691891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_mult:b1_prod " "Elaborating entity \"lpm_mult\" for hierarchy \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_mult:b1_prod\"" {  } { { "FPU_div.v" "b1_prod" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v" 1384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529691907 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_mult:b1_prod " "Elaborated megafunction instantiation \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_mult:b1_prod\"" {  } { { "FPU_div.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v" 1384 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529691909 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_mult:b1_prod " "Instantiated megafunction \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_mult:b1_prod\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 3 " "Parameter \"lpm_pipeline\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529691909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529691909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 24 " "Parameter \"lpm_widtha\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529691909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 10 " "Parameter \"lpm_widthb\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529691909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 34 " "Parameter \"lpm_widthp\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529691909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529691909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529691909 ""}  } { { "FPU_div.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v" 1384 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620529691909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_rcs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_rcs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_rcs " "Found entity 1: mult_rcs" {  } { { "db/mult_rcs.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/mult_rcs.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529691973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620529691973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_rcs FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_mult:b1_prod\|mult_rcs:auto_generated " "Elaborating entity \"mult_rcs\" for hierarchy \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_mult:b1_prod\|mult_rcs:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529691977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_mult:q_partial_0 " "Elaborating entity \"lpm_mult\" for hierarchy \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_mult:q_partial_0\"" {  } { { "FPU_div.v" "q_partial_0" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v" 1410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529691993 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_mult:q_partial_0 " "Elaborated megafunction instantiation \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_mult:q_partial_0\"" {  } { { "FPU_div.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v" 1410 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529691995 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_mult:q_partial_0 " "Instantiated megafunction \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_mult:q_partial_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529691995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529691995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 17 " "Parameter \"lpm_widtha\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529691995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 17 " "Parameter \"lpm_widthb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529691995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 34 " "Parameter \"lpm_widthp\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529691995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529691995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529691995 ""}  } { { "FPU_div.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v" 1410 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620529691995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_2ds.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_2ds.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_2ds " "Found entity 1: mult_2ds" {  } { { "db/mult_2ds.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/mult_2ds.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529692059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620529692059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_2ds FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_mult:q_partial_0\|mult_2ds:auto_generated " "Elaborating entity \"mult_2ds\" for hierarchy \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_mult:q_partial_0\|mult_2ds:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529692063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_mult:remainder_mult_0 " "Elaborating entity \"lpm_mult\" for hierarchy \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_mult:remainder_mult_0\"" {  } { { "FPU_div.v" "remainder_mult_0" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v" 1462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529692095 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_mult:remainder_mult_0 " "Elaborated megafunction instantiation \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_mult:remainder_mult_0\"" {  } { { "FPU_div.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v" 1462 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529692097 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_mult:remainder_mult_0 " "Instantiated megafunction \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_mult:remainder_mult_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 3 " "Parameter \"lpm_pipeline\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529692097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529692097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 34 " "Parameter \"lpm_widtha\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529692097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 17 " "Parameter \"lpm_widthb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529692097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 51 " "Parameter \"lpm_widthp\" = \"51\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529692097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529692097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529692097 ""}  } { { "FPU_div.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v" 1462 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620529692097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_3ds.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_3ds.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_3ds " "Found entity 1: mult_3ds" {  } { { "db/mult_3ds.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/mult_3ds.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529692181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620529692181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_3ds FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_3ds:auto_generated " "Elaborating entity \"mult_3ds\" for hierarchy \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_3ds:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529692186 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "326 " "Ignored 326 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "326 " "Ignored 326 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1620529693093 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1620529693093 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|exp_result_dffe_0_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|exp_result_dffe_0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620529694266 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 12 " "Parameter TAP_DISTANCE set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620529694266 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 9 " "Parameter WIDTH set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620529694266 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620529694266 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|a_zero_b_not_dffe_2_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|a_zero_b_not_dffe_2_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620529694266 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 11 " "Parameter TAP_DISTANCE set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620529694266 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 4 " "Parameter WIDTH set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620529694266 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620529694266 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|input_is_infinite_dffe1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|input_is_infinite_dffe1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620529694266 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 10 " "Parameter TAP_DISTANCE set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620529694266 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 6 " "Parameter WIDTH set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620529694266 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620529694266 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|quotient_j_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|quotient_j_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620529694266 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 6 " "Parameter TAP_DISTANCE set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620529694266 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 49 " "Parameter WIDTH set to 49" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620529694266 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620529694266 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|man_res_is_not_zero_dffe31_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|man_res_is_not_zero_dffe31_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620529694266 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620529694266 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 37 " "Parameter WIDTH set to 37" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620529694266 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620529694266 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|sign_pipe_dffe_11_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|sign_pipe_dffe_11_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620529694266 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620529694266 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 95 " "Parameter WIDTH set to 95" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620529694266 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620529694266 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1620529694266 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|altshift_taps:exp_result_dffe_0_rtl_0 " "Elaborated megafunction instantiation \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|altshift_taps:exp_result_dffe_0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529694419 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|altshift_taps:exp_result_dffe_0_rtl_0 " "Instantiated megafunction \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|altshift_taps:exp_result_dffe_0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529694419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 12 " "Parameter \"TAP_DISTANCE\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529694419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 9 " "Parameter \"WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529694419 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620529694419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_76m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_76m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_76m " "Found entity 1: shift_taps_76m" {  } { { "db/shift_taps_76m.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/shift_taps_76m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529694487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620529694487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vd81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vd81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vd81 " "Found entity 1: altsyncram_vd81" {  } { { "db/altsyncram_vd81.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/altsyncram_vd81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529694556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620529694556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fqf " "Found entity 1: cntr_fqf" {  } { { "db/cntr_fqf.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/cntr_fqf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529694624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620529694624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_jgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_jgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_jgc " "Found entity 1: cmpr_jgc" {  } { { "db/cmpr_jgc.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/cmpr_jgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529694693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620529694693 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|altshift_taps:a_zero_b_not_dffe_2_rtl_0 " "Elaborated megafunction instantiation \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|altshift_taps:a_zero_b_not_dffe_2_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529694779 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|altshift_taps:a_zero_b_not_dffe_2_rtl_0 " "Instantiated megafunction \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|altshift_taps:a_zero_b_not_dffe_2_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529694779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 11 " "Parameter \"TAP_DISTANCE\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529694779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 4 " "Parameter \"WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529694779 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620529694779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_16m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_16m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_16m " "Found entity 1: shift_taps_16m" {  } { { "db/shift_taps_16m.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/shift_taps_16m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529694846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620529694846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5b81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5b81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5b81 " "Found entity 1: altsyncram_5b81" {  } { { "db/altsyncram_5b81.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/altsyncram_5b81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529694916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620529694916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7pf " "Found entity 1: cntr_7pf" {  } { { "db/cntr_7pf.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/cntr_7pf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529694987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620529694987 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|altshift_taps:input_is_infinite_dffe1_rtl_0 " "Elaborated megafunction instantiation \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|altshift_taps:input_is_infinite_dffe1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529695085 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|altshift_taps:input_is_infinite_dffe1_rtl_0 " "Instantiated megafunction \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|altshift_taps:input_is_infinite_dffe1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529695085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 10 " "Parameter \"TAP_DISTANCE\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529695085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 6 " "Parameter \"WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529695085 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620529695085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_26m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_26m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_26m " "Found entity 1: shift_taps_26m" {  } { { "db/shift_taps_26m.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/shift_taps_26m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529695155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620529695155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6b81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6b81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6b81 " "Found entity 1: altsyncram_6b81" {  } { { "db/altsyncram_6b81.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/altsyncram_6b81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529695225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620529695225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_5pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_5pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_5pf " "Found entity 1: cntr_5pf" {  } { { "db/cntr_5pf.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/cntr_5pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529695296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620529695296 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|altshift_taps:quotient_j_dffe_rtl_0 " "Elaborated megafunction instantiation \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|altshift_taps:quotient_j_dffe_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529695388 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|altshift_taps:quotient_j_dffe_rtl_0 " "Instantiated megafunction \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|altshift_taps:quotient_j_dffe_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529695388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 6 " "Parameter \"TAP_DISTANCE\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529695388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 49 " "Parameter \"WIDTH\" = \"49\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529695388 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620529695388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_e6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_e6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_e6m " "Found entity 1: shift_taps_e6m" {  } { { "db/shift_taps_e6m.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/shift_taps_e6m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529695458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620529695458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9e81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9e81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9e81 " "Found entity 1: altsyncram_9e81" {  } { { "db/altsyncram_9e81.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/altsyncram_9e81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529695545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620529695545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0pf " "Found entity 1: cntr_0pf" {  } { { "db/cntr_0pf.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/cntr_0pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529695618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620529695618 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|altshift_taps:man_res_is_not_zero_dffe31_rtl_0 " "Elaborated megafunction instantiation \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|altshift_taps:man_res_is_not_zero_dffe31_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529695702 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|altshift_taps:man_res_is_not_zero_dffe31_rtl_0 " "Instantiated megafunction \"FPU_add:u_FPU_add\|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component\|altshift_taps:man_res_is_not_zero_dffe31_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529695702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529695702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 37 " "Parameter \"WIDTH\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529695702 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620529695702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_96m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_96m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_96m " "Found entity 1: shift_taps_96m" {  } { { "db/shift_taps_96m.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/shift_taps_96m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529695771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620529695771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_td81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_td81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_td81 " "Found entity 1: altsyncram_td81" {  } { { "db/altsyncram_td81.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/altsyncram_td81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529695843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620529695843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tof.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tof.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tof " "Found entity 1: cntr_tof" {  } { { "db/cntr_tof.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/cntr_tof.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529695916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620529695916 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|altshift_taps:sign_pipe_dffe_11_rtl_0 " "Elaborated megafunction instantiation \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|altshift_taps:sign_pipe_dffe_11_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529696004 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|altshift_taps:sign_pipe_dffe_11_rtl_0 " "Instantiated megafunction \"FPU_div:u_FPU_div\|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component\|FPU_div_altfp_div_pst_ire:altfp_div_pst1\|altshift_taps:sign_pipe_dffe_11_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529696004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529696004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 95 " "Parameter \"WIDTH\" = \"95\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620529696004 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620529696004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_c6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_c6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_c6m " "Found entity 1: shift_taps_c6m" {  } { { "db/shift_taps_c6m.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/shift_taps_c6m.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529696083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620529696083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_al31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_al31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_al31 " "Found entity 1: altsyncram_al31" {  } { { "db/altsyncram_al31.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/altsyncram_al31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529696184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620529696184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_r3e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_r3e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_r3e " "Found entity 1: add_sub_r3e" {  } { { "db/add_sub_r3e.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/add_sub_r3e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529696258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620529696258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vof.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vof.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vof " "Found entity 1: cntr_vof" {  } { { "db/cntr_vof.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/cntr_vof.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529696331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620529696331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hgc " "Found entity 1: cmpr_hgc" {  } { { "db/cmpr_hgc.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/cmpr_hgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620529696403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620529696403 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1620529697605 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "100 " "100 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1620529698744 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1620529700385 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620529700385 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3230 " "Implemented 3230 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "65 " "Implemented 65 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1620529700915 ""} { "Info" "ICUT_CUT_TM_OPINS" "128 " "Implemented 128 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1620529700915 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2805 " "Implemented 2805 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1620529700915 ""} { "Info" "ICUT_CUT_TM_RAMS" "209 " "Implemented 209 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1620529700915 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "23 " "Implemented 23 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1620529700915 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1620529700915 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620529700960 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 09 11:08:20 2021 " "Processing ended: Sun May 09 11:08:20 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620529700960 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620529700960 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620529700960 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620529700960 ""}
