// Seed: 1548803877
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_3 = 1;
  module_2 modCall_1 ();
  wire id_4;
  wire id_5;
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    output tri0 id_0,
    output supply1 id_1
);
  assign id_1 = 1'b0;
  wire id_3;
  wire id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4
  );
endmodule
module module_2 ();
  wire id_1, id_2;
  assign module_3.type_5 = 0;
endmodule
module module_3;
  wire id_1;
  assign id_1 = 1;
  tri0 id_2;
  supply1 id_3;
  always @(posedge id_1) id_3 = 1 == 1'd0 & id_2;
  wire id_4;
  module_2 modCall_1 ();
endmodule
