\hypertarget{struct_c_r_y_p___type_def}{\section{C\-R\-Y\-P\-\_\-\-Type\-Def Struct Reference}
\label{struct_c_r_y_p___type_def}\index{C\-R\-Y\-P\-\_\-\-Type\-Def@{C\-R\-Y\-P\-\_\-\-Type\-Def}}
}


Crypto Processor.  




{\ttfamily \#include $<$stm32f4xx.\-h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_c_r_y_p___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{C\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_c_r_y_p___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{S\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_c_r_y_p___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{D\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_c_r_y_p___type_def_ab8ba768d1dac54a845084bd07f4ef2b9}{D\-O\-U\-T}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_c_r_y_p___type_def_a082219a924d748e9c6092582aec06226}{D\-M\-A\-C\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_c_r_y_p___type_def_adcdd7c23a99f81c21dae2e9f989632e1}{I\-M\-S\-C\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_c_r_y_p___type_def_aa196fddf0ba7d6e3ce29bdb04eb38b94}{R\-I\-S\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_c_r_y_p___type_def_a524e134cec519206cb41d0545e382978}{M\-I\-S\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_c_r_y_p___type_def_a3ca109e86323625e5f56f92f999c3b05}{K0\-L\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_c_r_y_p___type_def_ae6d97d339f0091d4a105001ea59086ae}{K0\-R\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_c_r_y_p___type_def_a948ff2e2e97978287411fe725dd70a7f}{K1\-L\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_c_r_y_p___type_def_a7554383cff84540eb260a3fdf55cb934}{K1\-R\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_c_r_y_p___type_def_a32210fb9ecbb0b4bd127e688f3f79802}{K2\-L\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_c_r_y_p___type_def_a41a0448734e8ccbdd6fba98284815c6f}{K2\-R\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_c_r_y_p___type_def_a516c328fcb53ec754384e584caf890f5}{K3\-L\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_c_r_y_p___type_def_a8fe249258f1733ec155c3893375c7a21}{K3\-R\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_c_r_y_p___type_def_ab1efba4cdf22c525fce804375961d567}{I\-V0\-L\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_c_r_y_p___type_def_aeb1990f7c28e815a4962db3a861937bb}{I\-V0\-R\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_c_r_y_p___type_def_aad2f43335b25a0065f3d327364610cbd}{I\-V1\-L\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_c_r_y_p___type_def_a38a9f05c03174023fc6ac951c04eaeff}{I\-V1\-R\-R}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Crypto Processor. 

\subsection{Field Documentation}
\hypertarget{struct_c_r_y_p___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{\index{C\-R\-Y\-P\-\_\-\-Type\-Def@{C\-R\-Y\-P\-\_\-\-Type\-Def}!C\-R@{C\-R}}
\index{C\-R@{C\-R}!CRYP_TypeDef@{C\-R\-Y\-P\-\_\-\-Type\-Def}}
\subsubsection[{C\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t C\-R}}\label{struct_c_r_y_p___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}
C\-R\-Y\-P control register, Address offset\-: 0x00 \hypertarget{struct_c_r_y_p___type_def_a082219a924d748e9c6092582aec06226}{\index{C\-R\-Y\-P\-\_\-\-Type\-Def@{C\-R\-Y\-P\-\_\-\-Type\-Def}!D\-M\-A\-C\-R@{D\-M\-A\-C\-R}}
\index{D\-M\-A\-C\-R@{D\-M\-A\-C\-R}!CRYP_TypeDef@{C\-R\-Y\-P\-\_\-\-Type\-Def}}
\subsubsection[{D\-M\-A\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t D\-M\-A\-C\-R}}\label{struct_c_r_y_p___type_def_a082219a924d748e9c6092582aec06226}
C\-R\-Y\-P D\-M\-A control register, Address offset\-: 0x10 \hypertarget{struct_c_r_y_p___type_def_ab8ba768d1dac54a845084bd07f4ef2b9}{\index{C\-R\-Y\-P\-\_\-\-Type\-Def@{C\-R\-Y\-P\-\_\-\-Type\-Def}!D\-O\-U\-T@{D\-O\-U\-T}}
\index{D\-O\-U\-T@{D\-O\-U\-T}!CRYP_TypeDef@{C\-R\-Y\-P\-\_\-\-Type\-Def}}
\subsubsection[{D\-O\-U\-T}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t D\-O\-U\-T}}\label{struct_c_r_y_p___type_def_ab8ba768d1dac54a845084bd07f4ef2b9}
C\-R\-Y\-P data output register, Address offset\-: 0x0\-C \hypertarget{struct_c_r_y_p___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{\index{C\-R\-Y\-P\-\_\-\-Type\-Def@{C\-R\-Y\-P\-\_\-\-Type\-Def}!D\-R@{D\-R}}
\index{D\-R@{D\-R}!CRYP_TypeDef@{C\-R\-Y\-P\-\_\-\-Type\-Def}}
\subsubsection[{D\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t D\-R}}\label{struct_c_r_y_p___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}
C\-R\-Y\-P data input register, Address offset\-: 0x08 \hypertarget{struct_c_r_y_p___type_def_adcdd7c23a99f81c21dae2e9f989632e1}{\index{C\-R\-Y\-P\-\_\-\-Type\-Def@{C\-R\-Y\-P\-\_\-\-Type\-Def}!I\-M\-S\-C\-R@{I\-M\-S\-C\-R}}
\index{I\-M\-S\-C\-R@{I\-M\-S\-C\-R}!CRYP_TypeDef@{C\-R\-Y\-P\-\_\-\-Type\-Def}}
\subsubsection[{I\-M\-S\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t I\-M\-S\-C\-R}}\label{struct_c_r_y_p___type_def_adcdd7c23a99f81c21dae2e9f989632e1}
C\-R\-Y\-P interrupt mask set/clear register, Address offset\-: 0x14 \hypertarget{struct_c_r_y_p___type_def_ab1efba4cdf22c525fce804375961d567}{\index{C\-R\-Y\-P\-\_\-\-Type\-Def@{C\-R\-Y\-P\-\_\-\-Type\-Def}!I\-V0\-L\-R@{I\-V0\-L\-R}}
\index{I\-V0\-L\-R@{I\-V0\-L\-R}!CRYP_TypeDef@{C\-R\-Y\-P\-\_\-\-Type\-Def}}
\subsubsection[{I\-V0\-L\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t I\-V0\-L\-R}}\label{struct_c_r_y_p___type_def_ab1efba4cdf22c525fce804375961d567}
C\-R\-Y\-P initialization vector left-\/word register 0, Address offset\-: 0x40 \hypertarget{struct_c_r_y_p___type_def_aeb1990f7c28e815a4962db3a861937bb}{\index{C\-R\-Y\-P\-\_\-\-Type\-Def@{C\-R\-Y\-P\-\_\-\-Type\-Def}!I\-V0\-R\-R@{I\-V0\-R\-R}}
\index{I\-V0\-R\-R@{I\-V0\-R\-R}!CRYP_TypeDef@{C\-R\-Y\-P\-\_\-\-Type\-Def}}
\subsubsection[{I\-V0\-R\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t I\-V0\-R\-R}}\label{struct_c_r_y_p___type_def_aeb1990f7c28e815a4962db3a861937bb}
C\-R\-Y\-P initialization vector right-\/word register 0, Address offset\-: 0x44 \hypertarget{struct_c_r_y_p___type_def_aad2f43335b25a0065f3d327364610cbd}{\index{C\-R\-Y\-P\-\_\-\-Type\-Def@{C\-R\-Y\-P\-\_\-\-Type\-Def}!I\-V1\-L\-R@{I\-V1\-L\-R}}
\index{I\-V1\-L\-R@{I\-V1\-L\-R}!CRYP_TypeDef@{C\-R\-Y\-P\-\_\-\-Type\-Def}}
\subsubsection[{I\-V1\-L\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t I\-V1\-L\-R}}\label{struct_c_r_y_p___type_def_aad2f43335b25a0065f3d327364610cbd}
C\-R\-Y\-P initialization vector left-\/word register 1, Address offset\-: 0x48 \hypertarget{struct_c_r_y_p___type_def_a38a9f05c03174023fc6ac951c04eaeff}{\index{C\-R\-Y\-P\-\_\-\-Type\-Def@{C\-R\-Y\-P\-\_\-\-Type\-Def}!I\-V1\-R\-R@{I\-V1\-R\-R}}
\index{I\-V1\-R\-R@{I\-V1\-R\-R}!CRYP_TypeDef@{C\-R\-Y\-P\-\_\-\-Type\-Def}}
\subsubsection[{I\-V1\-R\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t I\-V1\-R\-R}}\label{struct_c_r_y_p___type_def_a38a9f05c03174023fc6ac951c04eaeff}
C\-R\-Y\-P initialization vector right-\/word register 1, Address offset\-: 0x4\-C \hypertarget{struct_c_r_y_p___type_def_a3ca109e86323625e5f56f92f999c3b05}{\index{C\-R\-Y\-P\-\_\-\-Type\-Def@{C\-R\-Y\-P\-\_\-\-Type\-Def}!K0\-L\-R@{K0\-L\-R}}
\index{K0\-L\-R@{K0\-L\-R}!CRYP_TypeDef@{C\-R\-Y\-P\-\_\-\-Type\-Def}}
\subsubsection[{K0\-L\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t K0\-L\-R}}\label{struct_c_r_y_p___type_def_a3ca109e86323625e5f56f92f999c3b05}
C\-R\-Y\-P key left register 0, Address offset\-: 0x20 \hypertarget{struct_c_r_y_p___type_def_ae6d97d339f0091d4a105001ea59086ae}{\index{C\-R\-Y\-P\-\_\-\-Type\-Def@{C\-R\-Y\-P\-\_\-\-Type\-Def}!K0\-R\-R@{K0\-R\-R}}
\index{K0\-R\-R@{K0\-R\-R}!CRYP_TypeDef@{C\-R\-Y\-P\-\_\-\-Type\-Def}}
\subsubsection[{K0\-R\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t K0\-R\-R}}\label{struct_c_r_y_p___type_def_ae6d97d339f0091d4a105001ea59086ae}
C\-R\-Y\-P key right register 0, Address offset\-: 0x24 \hypertarget{struct_c_r_y_p___type_def_a948ff2e2e97978287411fe725dd70a7f}{\index{C\-R\-Y\-P\-\_\-\-Type\-Def@{C\-R\-Y\-P\-\_\-\-Type\-Def}!K1\-L\-R@{K1\-L\-R}}
\index{K1\-L\-R@{K1\-L\-R}!CRYP_TypeDef@{C\-R\-Y\-P\-\_\-\-Type\-Def}}
\subsubsection[{K1\-L\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t K1\-L\-R}}\label{struct_c_r_y_p___type_def_a948ff2e2e97978287411fe725dd70a7f}
C\-R\-Y\-P key left register 1, Address offset\-: 0x28 \hypertarget{struct_c_r_y_p___type_def_a7554383cff84540eb260a3fdf55cb934}{\index{C\-R\-Y\-P\-\_\-\-Type\-Def@{C\-R\-Y\-P\-\_\-\-Type\-Def}!K1\-R\-R@{K1\-R\-R}}
\index{K1\-R\-R@{K1\-R\-R}!CRYP_TypeDef@{C\-R\-Y\-P\-\_\-\-Type\-Def}}
\subsubsection[{K1\-R\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t K1\-R\-R}}\label{struct_c_r_y_p___type_def_a7554383cff84540eb260a3fdf55cb934}
C\-R\-Y\-P key right register 1, Address offset\-: 0x2\-C \hypertarget{struct_c_r_y_p___type_def_a32210fb9ecbb0b4bd127e688f3f79802}{\index{C\-R\-Y\-P\-\_\-\-Type\-Def@{C\-R\-Y\-P\-\_\-\-Type\-Def}!K2\-L\-R@{K2\-L\-R}}
\index{K2\-L\-R@{K2\-L\-R}!CRYP_TypeDef@{C\-R\-Y\-P\-\_\-\-Type\-Def}}
\subsubsection[{K2\-L\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t K2\-L\-R}}\label{struct_c_r_y_p___type_def_a32210fb9ecbb0b4bd127e688f3f79802}
C\-R\-Y\-P key left register 2, Address offset\-: 0x30 \hypertarget{struct_c_r_y_p___type_def_a41a0448734e8ccbdd6fba98284815c6f}{\index{C\-R\-Y\-P\-\_\-\-Type\-Def@{C\-R\-Y\-P\-\_\-\-Type\-Def}!K2\-R\-R@{K2\-R\-R}}
\index{K2\-R\-R@{K2\-R\-R}!CRYP_TypeDef@{C\-R\-Y\-P\-\_\-\-Type\-Def}}
\subsubsection[{K2\-R\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t K2\-R\-R}}\label{struct_c_r_y_p___type_def_a41a0448734e8ccbdd6fba98284815c6f}
C\-R\-Y\-P key right register 2, Address offset\-: 0x34 \hypertarget{struct_c_r_y_p___type_def_a516c328fcb53ec754384e584caf890f5}{\index{C\-R\-Y\-P\-\_\-\-Type\-Def@{C\-R\-Y\-P\-\_\-\-Type\-Def}!K3\-L\-R@{K3\-L\-R}}
\index{K3\-L\-R@{K3\-L\-R}!CRYP_TypeDef@{C\-R\-Y\-P\-\_\-\-Type\-Def}}
\subsubsection[{K3\-L\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t K3\-L\-R}}\label{struct_c_r_y_p___type_def_a516c328fcb53ec754384e584caf890f5}
C\-R\-Y\-P key left register 3, Address offset\-: 0x38 \hypertarget{struct_c_r_y_p___type_def_a8fe249258f1733ec155c3893375c7a21}{\index{C\-R\-Y\-P\-\_\-\-Type\-Def@{C\-R\-Y\-P\-\_\-\-Type\-Def}!K3\-R\-R@{K3\-R\-R}}
\index{K3\-R\-R@{K3\-R\-R}!CRYP_TypeDef@{C\-R\-Y\-P\-\_\-\-Type\-Def}}
\subsubsection[{K3\-R\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t K3\-R\-R}}\label{struct_c_r_y_p___type_def_a8fe249258f1733ec155c3893375c7a21}
C\-R\-Y\-P key right register 3, Address offset\-: 0x3\-C \hypertarget{struct_c_r_y_p___type_def_a524e134cec519206cb41d0545e382978}{\index{C\-R\-Y\-P\-\_\-\-Type\-Def@{C\-R\-Y\-P\-\_\-\-Type\-Def}!M\-I\-S\-R@{M\-I\-S\-R}}
\index{M\-I\-S\-R@{M\-I\-S\-R}!CRYP_TypeDef@{C\-R\-Y\-P\-\_\-\-Type\-Def}}
\subsubsection[{M\-I\-S\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t M\-I\-S\-R}}\label{struct_c_r_y_p___type_def_a524e134cec519206cb41d0545e382978}
C\-R\-Y\-P masked interrupt status register, Address offset\-: 0x1\-C \hypertarget{struct_c_r_y_p___type_def_aa196fddf0ba7d6e3ce29bdb04eb38b94}{\index{C\-R\-Y\-P\-\_\-\-Type\-Def@{C\-R\-Y\-P\-\_\-\-Type\-Def}!R\-I\-S\-R@{R\-I\-S\-R}}
\index{R\-I\-S\-R@{R\-I\-S\-R}!CRYP_TypeDef@{C\-R\-Y\-P\-\_\-\-Type\-Def}}
\subsubsection[{R\-I\-S\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t R\-I\-S\-R}}\label{struct_c_r_y_p___type_def_aa196fddf0ba7d6e3ce29bdb04eb38b94}
C\-R\-Y\-P raw interrupt status register, Address offset\-: 0x18 \hypertarget{struct_c_r_y_p___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{\index{C\-R\-Y\-P\-\_\-\-Type\-Def@{C\-R\-Y\-P\-\_\-\-Type\-Def}!S\-R@{S\-R}}
\index{S\-R@{S\-R}!CRYP_TypeDef@{C\-R\-Y\-P\-\_\-\-Type\-Def}}
\subsubsection[{S\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t S\-R}}\label{struct_c_r_y_p___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}
C\-R\-Y\-P status register, Address offset\-: 0x04 

The documentation for this struct was generated from the following file\-:\begin{DoxyCompactItemize}
\item 
\hyperlink{stm32f4xx_8h}{stm32f4xx.\-h}\end{DoxyCompactItemize}
