`timescale 1ns/1ns

module Driver ();
    reg clk;
    
    Processor processor (
        .clk(clk)
    );

    initial begin
        clk = 1;
        for (integer i = 0; i < 63; i = i + 1) begin
            #1 clk = ~clk;
        end
        #1;
    end
endmodule
