--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2033 paths analyzed, 407 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.675ns.
--------------------------------------------------------------------------------
Slack:                  15.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_center/M_ctr_q_5 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.551ns (Levels of Logic = 3)
  Clock Path Skew:      -0.089ns (0.626 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_center/M_ctr_q_5 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y48.BQ      Tcko                  0.476   button_cond_center/M_ctr_q[7]
                                                       button_cond_center/M_ctr_q_5
    SLICE_X11Y48.C1      net (fanout=2)        0.714   button_cond_center/M_ctr_q[5]
    SLICE_X11Y48.C       Tilo                  0.259   M_ctr_q_0_0
                                                       button_cond_center/out1
    SLICE_X8Y44.D1       net (fanout=3)        1.066   out
    SLICE_X8Y44.CMUX     Topdc                 0.456   M_button_cond_up_out_inv
                                                       M_state_q_FSM_FFd1-In1_F
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X11Y34.D4      net (fanout=1)        1.207   M_state_q_FSM_FFd1-In
    SLICE_X11Y34.CLK     Tas                   0.373   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd1_rstpot
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.551ns (1.564ns logic, 2.987ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack:                  15.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_center/M_ctr_q_18 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.554ns (Levels of Logic = 3)
  Clock Path Skew:      -0.086ns (0.626 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_center/M_ctr_q_18 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y51.CQ      Tcko                  0.476   button_cond_center/M_ctr_q[19]
                                                       button_cond_center/M_ctr_q_18
    SLICE_X11Y48.D1      net (fanout=2)        0.940   button_cond_center/M_ctr_q[18]
    SLICE_X11Y48.D       Tilo                  0.259   M_ctr_q_0_0
                                                       button_cond_center/out2
    SLICE_X8Y44.D3       net (fanout=3)        0.843   out1
    SLICE_X8Y44.CMUX     Topdc                 0.456   M_button_cond_up_out_inv
                                                       M_state_q_FSM_FFd1-In1_F
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X11Y34.D4      net (fanout=1)        1.207   M_state_q_FSM_FFd1-In
    SLICE_X11Y34.CLK     Tas                   0.373   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd1_rstpot
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.554ns (1.564ns logic, 2.990ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack:                  15.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_center/M_ctr_q_17 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.551ns (Levels of Logic = 3)
  Clock Path Skew:      -0.086ns (0.626 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_center/M_ctr_q_17 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y51.BQ      Tcko                  0.476   button_cond_center/M_ctr_q[19]
                                                       button_cond_center/M_ctr_q_17
    SLICE_X11Y48.D2      net (fanout=2)        0.937   button_cond_center/M_ctr_q[17]
    SLICE_X11Y48.D       Tilo                  0.259   M_ctr_q_0_0
                                                       button_cond_center/out2
    SLICE_X8Y44.D3       net (fanout=3)        0.843   out1
    SLICE_X8Y44.CMUX     Topdc                 0.456   M_button_cond_up_out_inv
                                                       M_state_q_FSM_FFd1-In1_F
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X11Y34.D4      net (fanout=1)        1.207   M_state_q_FSM_FFd1-In
    SLICE_X11Y34.CLK     Tas                   0.373   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd1_rstpot
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.551ns (1.564ns logic, 2.987ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack:                  15.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_center/M_ctr_q_11 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.512ns (Levels of Logic = 3)
  Clock Path Skew:      -0.089ns (0.626 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_center/M_ctr_q_11 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y49.DQ      Tcko                  0.476   button_cond_center/M_ctr_q[11]
                                                       button_cond_center/M_ctr_q_11
    SLICE_X9Y48.A1       net (fanout=2)        0.990   button_cond_center/M_ctr_q[11]
    SLICE_X9Y48.A        Tilo                  0.259   M_button_cond_center_out_inv
                                                       button_cond_center/out3
    SLICE_X8Y44.D4       net (fanout=3)        0.751   out2
    SLICE_X8Y44.CMUX     Topdc                 0.456   M_button_cond_up_out_inv
                                                       M_state_q_FSM_FFd1-In1_F
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X11Y34.D4      net (fanout=1)        1.207   M_state_q_FSM_FFd1-In
    SLICE_X11Y34.CLK     Tas                   0.373   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd1_rstpot
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.512ns (1.564ns logic, 2.948ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack:                  15.465ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_center/M_ctr_q_19 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.414ns (Levels of Logic = 3)
  Clock Path Skew:      -0.086ns (0.626 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_center/M_ctr_q_19 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y51.DQ      Tcko                  0.476   button_cond_center/M_ctr_q[19]
                                                       button_cond_center/M_ctr_q_19
    SLICE_X11Y48.D3      net (fanout=2)        0.800   button_cond_center/M_ctr_q[19]
    SLICE_X11Y48.D       Tilo                  0.259   M_ctr_q_0_0
                                                       button_cond_center/out2
    SLICE_X8Y44.D3       net (fanout=3)        0.843   out1
    SLICE_X8Y44.CMUX     Topdc                 0.456   M_button_cond_up_out_inv
                                                       M_state_q_FSM_FFd1-In1_F
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X11Y34.D4      net (fanout=1)        1.207   M_state_q_FSM_FFd1-In
    SLICE_X11Y34.CLK     Tas                   0.373   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd1_rstpot
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.414ns (1.564ns logic, 2.850ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack:                  15.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_center/M_ctr_q_6 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.389ns (Levels of Logic = 3)
  Clock Path Skew:      -0.089ns (0.626 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_center/M_ctr_q_6 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y48.CQ      Tcko                  0.476   button_cond_center/M_ctr_q[7]
                                                       button_cond_center/M_ctr_q_6
    SLICE_X11Y48.C3      net (fanout=2)        0.552   button_cond_center/M_ctr_q[6]
    SLICE_X11Y48.C       Tilo                  0.259   M_ctr_q_0_0
                                                       button_cond_center/out1
    SLICE_X8Y44.D1       net (fanout=3)        1.066   out
    SLICE_X8Y44.CMUX     Topdc                 0.456   M_button_cond_up_out_inv
                                                       M_state_q_FSM_FFd1-In1_F
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X11Y34.D4      net (fanout=1)        1.207   M_state_q_FSM_FFd1-In
    SLICE_X11Y34.CLK     Tas                   0.373   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd1_rstpot
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.389ns (1.564ns logic, 2.825ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack:                  15.498ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_center/M_ctr_q_4 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.378ns (Levels of Logic = 3)
  Clock Path Skew:      -0.089ns (0.626 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_center/M_ctr_q_4 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y48.AQ      Tcko                  0.476   button_cond_center/M_ctr_q[7]
                                                       button_cond_center/M_ctr_q_4
    SLICE_X11Y48.C2      net (fanout=2)        0.541   button_cond_center/M_ctr_q[4]
    SLICE_X11Y48.C       Tilo                  0.259   M_ctr_q_0_0
                                                       button_cond_center/out1
    SLICE_X8Y44.D1       net (fanout=3)        1.066   out
    SLICE_X8Y44.CMUX     Topdc                 0.456   M_button_cond_up_out_inv
                                                       M_state_q_FSM_FFd1-In1_F
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X11Y34.D4      net (fanout=1)        1.207   M_state_q_FSM_FFd1-In
    SLICE_X11Y34.CLK     Tas                   0.373   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd1_rstpot
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.378ns (1.564ns logic, 2.814ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack:                  15.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_center/M_ctr_q_7 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.366ns (Levels of Logic = 3)
  Clock Path Skew:      -0.089ns (0.626 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_center/M_ctr_q_7 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y48.DQ      Tcko                  0.476   button_cond_center/M_ctr_q[7]
                                                       button_cond_center/M_ctr_q_7
    SLICE_X11Y48.C4      net (fanout=2)        0.529   button_cond_center/M_ctr_q[7]
    SLICE_X11Y48.C       Tilo                  0.259   M_ctr_q_0_0
                                                       button_cond_center/out1
    SLICE_X8Y44.D1       net (fanout=3)        1.066   out
    SLICE_X8Y44.CMUX     Topdc                 0.456   M_button_cond_up_out_inv
                                                       M_state_q_FSM_FFd1-In1_F
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X11Y34.D4      net (fanout=1)        1.207   M_state_q_FSM_FFd1-In
    SLICE_X11Y34.CLK     Tas                   0.373   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd1_rstpot
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.366ns (1.564ns logic, 2.802ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack:                  15.566ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_center/M_ctr_q_10 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.310ns (Levels of Logic = 3)
  Clock Path Skew:      -0.089ns (0.626 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_center/M_ctr_q_10 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y49.CQ      Tcko                  0.476   button_cond_center/M_ctr_q[11]
                                                       button_cond_center/M_ctr_q_10
    SLICE_X9Y48.A2       net (fanout=2)        0.788   button_cond_center/M_ctr_q[10]
    SLICE_X9Y48.A        Tilo                  0.259   M_button_cond_center_out_inv
                                                       button_cond_center/out3
    SLICE_X8Y44.D4       net (fanout=3)        0.751   out2
    SLICE_X8Y44.CMUX     Topdc                 0.456   M_button_cond_up_out_inv
                                                       M_state_q_FSM_FFd1-In1_F
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X11Y34.D4      net (fanout=1)        1.207   M_state_q_FSM_FFd1-In
    SLICE_X11Y34.CLK     Tas                   0.373   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd1_rstpot
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.310ns (1.564ns logic, 2.746ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack:                  15.566ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_center/M_ctr_q_16 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.313ns (Levels of Logic = 3)
  Clock Path Skew:      -0.086ns (0.626 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_center/M_ctr_q_16 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y51.AQ      Tcko                  0.476   button_cond_center/M_ctr_q[19]
                                                       button_cond_center/M_ctr_q_16
    SLICE_X11Y48.D4      net (fanout=2)        0.699   button_cond_center/M_ctr_q[16]
    SLICE_X11Y48.D       Tilo                  0.259   M_ctr_q_0_0
                                                       button_cond_center/out2
    SLICE_X8Y44.D3       net (fanout=3)        0.843   out1
    SLICE_X8Y44.CMUX     Topdc                 0.456   M_button_cond_up_out_inv
                                                       M_state_q_FSM_FFd1-In1_F
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X11Y34.D4      net (fanout=1)        1.207   M_state_q_FSM_FFd1-In
    SLICE_X11Y34.CLK     Tas                   0.373   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd1_rstpot
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.313ns (1.564ns logic, 2.749ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack:                  15.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_center/M_ctr_q_13 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.310ns (Levels of Logic = 3)
  Clock Path Skew:      -0.087ns (0.626 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_center/M_ctr_q_13 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y50.BQ      Tcko                  0.476   button_cond_center/M_ctr_q[15]
                                                       button_cond_center/M_ctr_q_13
    SLICE_X9Y48.A3       net (fanout=2)        0.788   button_cond_center/M_ctr_q[13]
    SLICE_X9Y48.A        Tilo                  0.259   M_button_cond_center_out_inv
                                                       button_cond_center/out3
    SLICE_X8Y44.D4       net (fanout=3)        0.751   out2
    SLICE_X8Y44.CMUX     Topdc                 0.456   M_button_cond_up_out_inv
                                                       M_state_q_FSM_FFd1-In1_F
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X11Y34.D4      net (fanout=1)        1.207   M_state_q_FSM_FFd1-In
    SLICE_X11Y34.CLK     Tas                   0.373   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd1_rstpot
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.310ns (1.564ns logic, 2.746ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack:                  15.629ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_center/M_ctr_q_12 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.249ns (Levels of Logic = 3)
  Clock Path Skew:      -0.087ns (0.626 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_center/M_ctr_q_12 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y50.AQ      Tcko                  0.476   button_cond_center/M_ctr_q[15]
                                                       button_cond_center/M_ctr_q_12
    SLICE_X9Y48.A4       net (fanout=2)        0.727   button_cond_center/M_ctr_q[12]
    SLICE_X9Y48.A        Tilo                  0.259   M_button_cond_center_out_inv
                                                       button_cond_center/out3
    SLICE_X8Y44.D4       net (fanout=3)        0.751   out2
    SLICE_X8Y44.CMUX     Topdc                 0.456   M_button_cond_up_out_inv
                                                       M_state_q_FSM_FFd1-In1_F
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X11Y34.D4      net (fanout=1)        1.207   M_state_q_FSM_FFd1-In
    SLICE_X11Y34.CLK     Tas                   0.373   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd1_rstpot
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.249ns (1.564ns logic, 2.685ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack:                  15.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_up/M_ctr_q_16 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.298ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.322 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_up/M_ctr_q_16 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y46.AQ      Tcko                  0.476   button_cond_up/M_ctr_q[19]
                                                       button_cond_up/M_ctr_q_16
    SLICE_X11Y44.D2      net (fanout=2)        0.958   button_cond_up/M_ctr_q[16]
    SLICE_X11Y44.D       Tilo                  0.259   M_ctr_q_0
                                                       button_cond_up/out2
    SLICE_X8Y44.C3       net (fanout=3)        0.595   out1_0
    SLICE_X8Y44.CMUX     Tilo                  0.430   M_button_cond_up_out_inv
                                                       M_state_q_FSM_FFd1-In1_G
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X11Y34.D4      net (fanout=1)        1.207   M_state_q_FSM_FFd1-In
    SLICE_X11Y34.CLK     Tas                   0.373   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd1_rstpot
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.298ns (1.538ns logic, 2.760ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack:                  15.659ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_up/M_ctr_q_6 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.291ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.322 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_up/M_ctr_q_6 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y43.CQ      Tcko                  0.476   button_cond_up/M_ctr_q[7]
                                                       button_cond_up/M_ctr_q_6
    SLICE_X11Y44.C1      net (fanout=2)        1.186   button_cond_up/M_ctr_q[6]
    SLICE_X11Y44.C       Tilo                  0.259   M_ctr_q_0
                                                       button_cond_up/out1
    SLICE_X8Y44.C6       net (fanout=3)        0.360   out_0
    SLICE_X8Y44.CMUX     Tilo                  0.430   M_button_cond_up_out_inv
                                                       M_state_q_FSM_FFd1-In1_G
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X11Y34.D4      net (fanout=1)        1.207   M_state_q_FSM_FFd1-In
    SLICE_X11Y34.CLK     Tas                   0.373   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd1_rstpot
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.291ns (1.538ns logic, 2.753ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack:                  15.670ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_up/M_ctr_q_11 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.278ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.322 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_up/M_ctr_q_11 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y44.DQ      Tcko                  0.476   button_cond_up/M_ctr_q[11]
                                                       button_cond_up/M_ctr_q_11
    SLICE_X8Y44.A1       net (fanout=2)        0.985   button_cond_up/M_ctr_q[11]
    SLICE_X8Y44.A        Tilo                  0.254   M_button_cond_up_out_inv
                                                       button_cond_up/out3
    SLICE_X8Y44.C1       net (fanout=3)        0.553   out2_0
    SLICE_X8Y44.CMUX     Tilo                  0.430   M_button_cond_up_out_inv
                                                       M_state_q_FSM_FFd1-In1_G
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X11Y34.D4      net (fanout=1)        1.207   M_state_q_FSM_FFd1-In
    SLICE_X11Y34.CLK     Tas                   0.373   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd1_rstpot
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.278ns (1.533ns logic, 2.745ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack:                  15.712ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_center/M_ctr_q_2 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.232ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.322 - 0.343)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_center/M_ctr_q_2 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y47.CQ      Tcko                  0.476   button_cond_center/M_ctr_q[3]
                                                       button_cond_center/M_ctr_q_2
    SLICE_X11Y48.C5      net (fanout=2)        0.395   button_cond_center/M_ctr_q[2]
    SLICE_X11Y48.C       Tilo                  0.259   M_ctr_q_0_0
                                                       button_cond_center/out1
    SLICE_X8Y44.D1       net (fanout=3)        1.066   out
    SLICE_X8Y44.CMUX     Topdc                 0.456   M_button_cond_up_out_inv
                                                       M_state_q_FSM_FFd1-In1_F
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X11Y34.D4      net (fanout=1)        1.207   M_state_q_FSM_FFd1-In
    SLICE_X11Y34.CLK     Tas                   0.373   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd1_rstpot
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.232ns (1.564ns logic, 2.668ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack:                  15.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_center/M_ctr_q_3 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.174ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.322 - 0.343)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_center/M_ctr_q_3 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y47.DQ      Tcko                  0.476   button_cond_center/M_ctr_q[3]
                                                       button_cond_center/M_ctr_q_3
    SLICE_X11Y48.C6      net (fanout=2)        0.337   button_cond_center/M_ctr_q[3]
    SLICE_X11Y48.C       Tilo                  0.259   M_ctr_q_0_0
                                                       button_cond_center/out1
    SLICE_X8Y44.D1       net (fanout=3)        1.066   out
    SLICE_X8Y44.CMUX     Topdc                 0.456   M_button_cond_up_out_inv
                                                       M_state_q_FSM_FFd1-In1_F
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X11Y34.D4      net (fanout=1)        1.207   M_state_q_FSM_FFd1-In
    SLICE_X11Y34.CLK     Tas                   0.373   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd1_rstpot
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.174ns (1.564ns logic, 2.610ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack:                  15.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_center/M_ctr_q_14 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.073ns (Levels of Logic = 3)
  Clock Path Skew:      -0.087ns (0.626 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_center/M_ctr_q_14 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y50.CQ      Tcko                  0.476   button_cond_center/M_ctr_q[15]
                                                       button_cond_center/M_ctr_q_14
    SLICE_X11Y48.D5      net (fanout=2)        0.459   button_cond_center/M_ctr_q[14]
    SLICE_X11Y48.D       Tilo                  0.259   M_ctr_q_0_0
                                                       button_cond_center/out2
    SLICE_X8Y44.D3       net (fanout=3)        0.843   out1
    SLICE_X8Y44.CMUX     Topdc                 0.456   M_button_cond_up_out_inv
                                                       M_state_q_FSM_FFd1-In1_F
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X11Y34.D4      net (fanout=1)        1.207   M_state_q_FSM_FFd1-In
    SLICE_X11Y34.CLK     Tas                   0.373   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd1_rstpot
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.073ns (1.564ns logic, 2.509ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack:                  15.878ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_center/M_ctr_q_9 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.998ns (Levels of Logic = 3)
  Clock Path Skew:      -0.089ns (0.626 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_center/M_ctr_q_9 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y49.BQ      Tcko                  0.476   button_cond_center/M_ctr_q[11]
                                                       button_cond_center/M_ctr_q_9
    SLICE_X9Y48.A5       net (fanout=2)        0.476   button_cond_center/M_ctr_q[9]
    SLICE_X9Y48.A        Tilo                  0.259   M_button_cond_center_out_inv
                                                       button_cond_center/out3
    SLICE_X8Y44.D4       net (fanout=3)        0.751   out2
    SLICE_X8Y44.CMUX     Topdc                 0.456   M_button_cond_up_out_inv
                                                       M_state_q_FSM_FFd1-In1_F
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X11Y34.D4      net (fanout=1)        1.207   M_state_q_FSM_FFd1-In
    SLICE_X11Y34.CLK     Tas                   0.373   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd1_rstpot
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.998ns (1.564ns logic, 2.434ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack:                  15.881ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_up/M_ctr_q_14 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.065ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.322 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_up/M_ctr_q_14 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y45.CQ      Tcko                  0.476   button_cond_up/M_ctr_q[15]
                                                       button_cond_up/M_ctr_q_14
    SLICE_X11Y44.D1      net (fanout=2)        0.725   button_cond_up/M_ctr_q[14]
    SLICE_X11Y44.D       Tilo                  0.259   M_ctr_q_0
                                                       button_cond_up/out2
    SLICE_X8Y44.C3       net (fanout=3)        0.595   out1_0
    SLICE_X8Y44.CMUX     Tilo                  0.430   M_button_cond_up_out_inv
                                                       M_state_q_FSM_FFd1-In1_G
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X11Y34.D4      net (fanout=1)        1.207   M_state_q_FSM_FFd1-In
    SLICE_X11Y34.CLK     Tas                   0.373   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd1_rstpot
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.065ns (1.538ns logic, 2.527ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack:                  15.884ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_up/M_ctr_q_10 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.064ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.322 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_up/M_ctr_q_10 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y44.CQ      Tcko                  0.476   button_cond_up/M_ctr_q[11]
                                                       button_cond_up/M_ctr_q_10
    SLICE_X8Y44.A4       net (fanout=2)        0.771   button_cond_up/M_ctr_q[10]
    SLICE_X8Y44.A        Tilo                  0.254   M_button_cond_up_out_inv
                                                       button_cond_up/out3
    SLICE_X8Y44.C1       net (fanout=3)        0.553   out2_0
    SLICE_X8Y44.CMUX     Tilo                  0.430   M_button_cond_up_out_inv
                                                       M_state_q_FSM_FFd1-In1_G
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X11Y34.D4      net (fanout=1)        1.207   M_state_q_FSM_FFd1-In
    SLICE_X11Y34.CLK     Tas                   0.373   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd1_rstpot
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.064ns (1.533ns logic, 2.531ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack:                  15.895ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_up/M_ctr_q_12 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.051ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.322 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_up/M_ctr_q_12 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y45.AQ      Tcko                  0.476   button_cond_up/M_ctr_q[15]
                                                       button_cond_up/M_ctr_q_12
    SLICE_X8Y44.A2       net (fanout=2)        0.758   button_cond_up/M_ctr_q[12]
    SLICE_X8Y44.A        Tilo                  0.254   M_button_cond_up_out_inv
                                                       button_cond_up/out3
    SLICE_X8Y44.C1       net (fanout=3)        0.553   out2_0
    SLICE_X8Y44.CMUX     Tilo                  0.430   M_button_cond_up_out_inv
                                                       M_state_q_FSM_FFd1-In1_G
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X11Y34.D4      net (fanout=1)        1.207   M_state_q_FSM_FFd1-In
    SLICE_X11Y34.CLK     Tas                   0.373   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd1_rstpot
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.051ns (1.533ns logic, 2.518ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack:                  15.896ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_center/M_ctr_q_15 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.982ns (Levels of Logic = 3)
  Clock Path Skew:      -0.087ns (0.626 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_center/M_ctr_q_15 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y50.DQ      Tcko                  0.476   button_cond_center/M_ctr_q[15]
                                                       button_cond_center/M_ctr_q_15
    SLICE_X11Y48.D6      net (fanout=2)        0.368   button_cond_center/M_ctr_q[15]
    SLICE_X11Y48.D       Tilo                  0.259   M_ctr_q_0_0
                                                       button_cond_center/out2
    SLICE_X8Y44.D3       net (fanout=3)        0.843   out1
    SLICE_X8Y44.CMUX     Topdc                 0.456   M_button_cond_up_out_inv
                                                       M_state_q_FSM_FFd1-In1_F
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X11Y34.D4      net (fanout=1)        1.207   M_state_q_FSM_FFd1-In
    SLICE_X11Y34.CLK     Tas                   0.373   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd1_rstpot
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.982ns (1.564ns logic, 2.418ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack:                  15.930ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_up/M_ctr_q_0 (FF)
  Destination:          button_cond_up/M_ctr_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.035ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_up/M_ctr_q_0 to button_cond_up/M_ctr_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y44.AQ      Tcko                  0.430   M_ctr_q_0
                                                       button_cond_up/M_ctr_q_0
    SLICE_X10Y42.A2      net (fanout=4)        0.737   M_ctr_q_0
    SLICE_X10Y42.AMUX    Topaa                 0.449   button_cond_up/M_ctr_q[3]
                                                       button_cond_up/Mcount_M_ctr_q_lut<0>_INV_0
                                                       button_cond_up/Mcount_M_ctr_q_cy<3>
    SLICE_X11Y44.B3      net (fanout=1)        1.557   button_cond_up/Result<0>2
    SLICE_X11Y44.B       Tilo                  0.259   M_ctr_q_0
                                                       button_cond_up/M_ctr_q_0_rstpot
    SLICE_X11Y44.A5      net (fanout=1)        0.230   button_cond_up/M_ctr_q_0_rstpot
    SLICE_X11Y44.CLK     Tas                   0.373   M_ctr_q_0
                                                       button_cond_up/M_ctr_q_0_rstpot1
                                                       button_cond_up/M_ctr_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.035ns (1.511ns logic, 2.524ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack:                  15.941ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_up/M_ctr_q_3 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.012ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.322 - 0.334)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_up/M_ctr_q_3 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y42.DQ      Tcko                  0.476   button_cond_up/M_ctr_q[3]
                                                       button_cond_up/M_ctr_q_3
    SLICE_X11Y44.C2      net (fanout=2)        0.907   button_cond_up/M_ctr_q[3]
    SLICE_X11Y44.C       Tilo                  0.259   M_ctr_q_0
                                                       button_cond_up/out1
    SLICE_X8Y44.C6       net (fanout=3)        0.360   out_0
    SLICE_X8Y44.CMUX     Tilo                  0.430   M_button_cond_up_out_inv
                                                       M_state_q_FSM_FFd1-In1_G
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X11Y34.D4      net (fanout=1)        1.207   M_state_q_FSM_FFd1-In
    SLICE_X11Y34.CLK     Tas                   0.373   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd1_rstpot
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.012ns (1.538ns logic, 2.474ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack:                  15.965ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_center/M_ctr_q_8 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.911ns (Levels of Logic = 3)
  Clock Path Skew:      -0.089ns (0.626 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_center/M_ctr_q_8 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y49.AQ      Tcko                  0.476   button_cond_center/M_ctr_q[11]
                                                       button_cond_center/M_ctr_q_8
    SLICE_X9Y48.A6       net (fanout=2)        0.389   button_cond_center/M_ctr_q[8]
    SLICE_X9Y48.A        Tilo                  0.259   M_button_cond_center_out_inv
                                                       button_cond_center/out3
    SLICE_X8Y44.D4       net (fanout=3)        0.751   out2
    SLICE_X8Y44.CMUX     Topdc                 0.456   M_button_cond_up_out_inv
                                                       M_state_q_FSM_FFd1-In1_F
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X11Y34.D4      net (fanout=1)        1.207   M_state_q_FSM_FFd1-In
    SLICE_X11Y34.CLK     Tas                   0.373   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd1_rstpot
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.911ns (1.564ns logic, 2.347ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack:                  15.968ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_up/M_ctr_q_6 (FF)
  Destination:          button_cond_up/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.991ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (0.197 - 0.203)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_up/M_ctr_q_6 to button_cond_up/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y43.CQ      Tcko                  0.476   button_cond_up/M_ctr_q[7]
                                                       button_cond_up/M_ctr_q_6
    SLICE_X11Y44.C1      net (fanout=2)        1.186   button_cond_up/M_ctr_q[6]
    SLICE_X11Y44.C       Tilo                  0.259   M_ctr_q_0
                                                       button_cond_up/out1
    SLICE_X8Y44.B3       net (fanout=3)        0.636   out_0
    SLICE_X8Y44.B        Tilo                  0.254   M_button_cond_up_out_inv
                                                       M_button_cond_up_out_inv1
    SLICE_X10Y46.CE      net (fanout=5)        0.866   M_button_cond_up_out_inv
    SLICE_X10Y46.CLK     Tceck                 0.314   button_cond_up/M_ctr_q[19]
                                                       button_cond_up/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.991ns (1.303ns logic, 2.688ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack:                  15.991ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_up/M_ctr_q_6 (FF)
  Destination:          button_cond_up/M_ctr_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.968ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (0.197 - 0.203)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_up/M_ctr_q_6 to button_cond_up/M_ctr_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y43.CQ      Tcko                  0.476   button_cond_up/M_ctr_q[7]
                                                       button_cond_up/M_ctr_q_6
    SLICE_X11Y44.C1      net (fanout=2)        1.186   button_cond_up/M_ctr_q[6]
    SLICE_X11Y44.C       Tilo                  0.259   M_ctr_q_0
                                                       button_cond_up/out1
    SLICE_X8Y44.B3       net (fanout=3)        0.636   out_0
    SLICE_X8Y44.B        Tilo                  0.254   M_button_cond_up_out_inv
                                                       M_button_cond_up_out_inv1
    SLICE_X10Y46.CE      net (fanout=5)        0.866   M_button_cond_up_out_inv
    SLICE_X10Y46.CLK     Tceck                 0.291   button_cond_up/M_ctr_q[19]
                                                       button_cond_up/M_ctr_q_19
    -------------------------------------------------  ---------------------------
    Total                                      3.968ns (1.280ns logic, 2.688ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack:                  15.993ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_up/M_ctr_q_6 (FF)
  Destination:          button_cond_up/M_ctr_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.966ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (0.197 - 0.203)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_up/M_ctr_q_6 to button_cond_up/M_ctr_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y43.CQ      Tcko                  0.476   button_cond_up/M_ctr_q[7]
                                                       button_cond_up/M_ctr_q_6
    SLICE_X11Y44.C1      net (fanout=2)        1.186   button_cond_up/M_ctr_q[6]
    SLICE_X11Y44.C       Tilo                  0.259   M_ctr_q_0
                                                       button_cond_up/out1
    SLICE_X8Y44.B3       net (fanout=3)        0.636   out_0
    SLICE_X8Y44.B        Tilo                  0.254   M_button_cond_up_out_inv
                                                       M_button_cond_up_out_inv1
    SLICE_X10Y46.CE      net (fanout=5)        0.866   M_button_cond_up_out_inv
    SLICE_X10Y46.CLK     Tceck                 0.289   button_cond_up/M_ctr_q[19]
                                                       button_cond_up/M_ctr_q_18
    -------------------------------------------------  ---------------------------
    Total                                      3.966ns (1.278ns logic, 2.688ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack:                  16.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_up/M_ctr_q_6 (FF)
  Destination:          button_cond_up/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.948ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (0.197 - 0.203)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_up/M_ctr_q_6 to button_cond_up/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y43.CQ      Tcko                  0.476   button_cond_up/M_ctr_q[7]
                                                       button_cond_up/M_ctr_q_6
    SLICE_X11Y44.C1      net (fanout=2)        1.186   button_cond_up/M_ctr_q[6]
    SLICE_X11Y44.C       Tilo                  0.259   M_ctr_q_0
                                                       button_cond_up/out1
    SLICE_X8Y44.B3       net (fanout=3)        0.636   out_0
    SLICE_X8Y44.B        Tilo                  0.254   M_button_cond_up_out_inv
                                                       M_button_cond_up_out_inv1
    SLICE_X10Y46.CE      net (fanout=5)        0.866   M_button_cond_up_out_inv
    SLICE_X10Y46.CLK     Tceck                 0.271   button_cond_up/M_ctr_q[19]
                                                       button_cond_up/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.948ns (1.260ns logic, 2.688ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_cond_up/M_sync_out/CLK
  Logical resource: button_cond_center/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_cond_up/M_sync_out/CLK
  Logical resource: button_cond_up/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_clock_q[3]/CLK
  Logical resource: M_clock_q_0/CK
  Location pin: SLICE_X8Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_clock_q[3]/CLK
  Logical resource: M_clock_q_1/CK
  Location pin: SLICE_X8Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_clock_q[3]/CLK
  Logical resource: M_clock_q_2/CK
  Location pin: SLICE_X8Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_clock_q[3]/CLK
  Logical resource: M_clock_q_3/CK
  Location pin: SLICE_X8Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_clock_q[7]/CLK
  Logical resource: M_clock_q_4/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_clock_q[7]/CLK
  Logical resource: M_clock_q_5/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_clock_q[7]/CLK
  Logical resource: M_clock_q_6/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_clock_q[7]/CLK
  Logical resource: M_clock_q_7/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_clock_q[11]/CLK
  Logical resource: M_clock_q_8/CK
  Location pin: SLICE_X8Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_clock_q[11]/CLK
  Logical resource: M_clock_q_9/CK
  Location pin: SLICE_X8Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_clock_q[11]/CLK
  Logical resource: M_clock_q_10/CK
  Location pin: SLICE_X8Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_clock_q[11]/CLK
  Logical resource: M_clock_q_11/CK
  Location pin: SLICE_X8Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_clock_q[15]/CLK
  Logical resource: M_clock_q_12/CK
  Location pin: SLICE_X8Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_clock_q[15]/CLK
  Logical resource: M_clock_q_13/CK
  Location pin: SLICE_X8Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_clock_q[15]/CLK
  Logical resource: M_clock_q_14/CK
  Location pin: SLICE_X8Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_clock_q[15]/CLK
  Logical resource: M_clock_q_15/CK
  Location pin: SLICE_X8Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_clock_q[19]/CLK
  Logical resource: M_clock_q_16/CK
  Location pin: SLICE_X8Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_clock_q[19]/CLK
  Logical resource: M_clock_q_17/CK
  Location pin: SLICE_X8Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_clock_q[19]/CLK
  Logical resource: M_clock_q_18/CK
  Location pin: SLICE_X8Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_clock_q[19]/CLK
  Logical resource: M_clock_q_19/CK
  Location pin: SLICE_X8Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_clock_q[23]/CLK
  Logical resource: M_clock_q_20/CK
  Location pin: SLICE_X8Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_clock_q[23]/CLK
  Logical resource: M_clock_q_21/CK
  Location pin: SLICE_X8Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_clock_q[23]/CLK
  Logical resource: M_clock_q_22/CK
  Location pin: SLICE_X8Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_clock_q[23]/CLK
  Logical resource: M_clock_q_23/CK
  Location pin: SLICE_X8Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_clock_q[24]/CLK
  Logical resource: M_clock_q_24/CK
  Location pin: SLICE_X8Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_up/M_sync_out/CLK
  Logical resource: button_cond_center/sync/M_pipe_q_1/CK
  Location pin: SLICE_X8Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_up/M_sync_out/CLK
  Logical resource: button_cond_up/sync/M_pipe_q_1/CK
  Location pin: SLICE_X8Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.675|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2033 paths, 0 nets, and 249 connections

Design statistics:
   Minimum period:   4.675ns{1}   (Maximum frequency: 213.904MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Oct 10 23:02:55 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4570 MB



