<!doctype html>
<html class="no-js" lang="en" data-content_root="./">
  <head><meta charset="utf-8"/>
    <meta name="viewport" content="width=device-width,initial-scale=1"/>
    <meta name="color-scheme" content="light dark"><meta name="viewport" content="width=device-width, initial-scale=1" />
<link rel="index" title="Index" href="genindex.html" /><link rel="search" title="Search" href="search.html" /><link rel="next" title="SymbiYosys license" href="license.html" /><link rel="prev" title="Formal extensions to Verilog" href="verilog.html" />

    <link rel="shortcut icon" href="_static/yshq_favicon.png"/><!-- Generated with Sphinx 8.2.3 and Furo 2025.04.22.dev1 -->
        <title>SystemVerilog, VHDL, SVA - YosysHQ SBY documentation</title>
      <link rel="stylesheet" type="text/css" href="_static/pygments.css?v=d111a655" />
    <link rel="stylesheet" type="text/css" href="_static/styles/furo-ys.css?v=5cc2bdad" />
    <link rel="stylesheet" type="text/css" href="_static/styles/furo-extensions.css?v=8dab3a3b" />
    <link rel="stylesheet" type="text/css" href="_static/custom.css?v=883c87dd" />
    
    


<style>
  body {
    --color-code-background: #f2f2f2;
  --color-code-foreground: #1e1e1e;
  
  }
  @media not print {
    body[data-theme="dark"] {
      --color-code-background: #2b2b2b;
  --color-code-foreground: #f8f8f2;
  
    }
    @media (prefers-color-scheme: dark) {
      body:not([data-theme="light"]) {
        --color-code-background: #2b2b2b;
  --color-code-foreground: #f8f8f2;
  
      }
    }
  }
</style><script async type="text/javascript" src="/_/static/javascript/readthedocs-addons.js"></script><meta name="readthedocs-project-slug" content="yosyshq-sby" /><meta name="readthedocs-version-slug" content="latest" /><meta name="readthedocs-resolver-filename" content="/verific.html" /><meta name="readthedocs-http-status" content="200" /></head>
  <body>
    
    <script>
      document.body.dataset.theme = localStorage.getItem("theme") || "auto";
    </script>
    

<svg xmlns="http://www.w3.org/2000/svg" style="display: none;">
  <symbol id="svg-toc" viewBox="0 0 24 24">
    <title>Contents</title>
    <svg stroke="currentColor" fill="currentColor" stroke-width="0" viewBox="0 0 1024 1024">
      <path d="M408 442h480c4.4 0 8-3.6 8-8v-56c0-4.4-3.6-8-8-8H408c-4.4 0-8 3.6-8 8v56c0 4.4 3.6 8 8 8zm-8 204c0 4.4 3.6 8 8 8h480c4.4 0 8-3.6 8-8v-56c0-4.4-3.6-8-8-8H408c-4.4 0-8 3.6-8 8v56zm504-486H120c-4.4 0-8 3.6-8 8v56c0 4.4 3.6 8 8 8h784c4.4 0 8-3.6 8-8v-56c0-4.4-3.6-8-8-8zm0 632H120c-4.4 0-8 3.6-8 8v56c0 4.4 3.6 8 8 8h784c4.4 0 8-3.6 8-8v-56c0-4.4-3.6-8-8-8zM115.4 518.9L271.7 642c5.8 4.6 14.4.5 14.4-6.9V388.9c0-7.4-8.5-11.5-14.4-6.9L115.4 505.1a8.74 8.74 0 0 0 0 13.8z"/>
    </svg>
  </symbol>
  <symbol id="svg-menu" viewBox="0 0 24 24">
    <title>Menu</title>
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="feather-menu">
      <line x1="3" y1="12" x2="21" y2="12"></line>
      <line x1="3" y1="6" x2="21" y2="6"></line>
      <line x1="3" y1="18" x2="21" y2="18"></line>
    </svg>
  </symbol>
  <symbol id="svg-arrow-right" viewBox="0 0 24 24">
    <title>Expand</title>
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="feather-chevron-right">
      <polyline points="9 18 15 12 9 6"></polyline>
    </svg>
  </symbol>
  <symbol id="svg-sun" viewBox="0 0 24 24">
    <title>Light mode</title>
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="1" stroke-linecap="round" stroke-linejoin="round" class="feather-sun">
      <circle cx="12" cy="12" r="5"></circle>
      <line x1="12" y1="1" x2="12" y2="3"></line>
      <line x1="12" y1="21" x2="12" y2="23"></line>
      <line x1="4.22" y1="4.22" x2="5.64" y2="5.64"></line>
      <line x1="18.36" y1="18.36" x2="19.78" y2="19.78"></line>
      <line x1="1" y1="12" x2="3" y2="12"></line>
      <line x1="21" y1="12" x2="23" y2="12"></line>
      <line x1="4.22" y1="19.78" x2="5.64" y2="18.36"></line>
      <line x1="18.36" y1="5.64" x2="19.78" y2="4.22"></line>
    </svg>
  </symbol>
  <symbol id="svg-moon" viewBox="0 0 24 24">
    <title>Dark mode</title>
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="1" stroke-linecap="round" stroke-linejoin="round" class="icon-tabler-moon">
      <path stroke="none" d="M0 0h24v24H0z" fill="none" />
      <path d="M12 3c.132 0 .263 0 .393 0a7.5 7.5 0 0 0 7.92 12.446a9 9 0 1 1 -8.313 -12.454z" />
    </svg>
  </symbol>
  <symbol id="svg-sun-with-moon" viewBox="0 0 24 24">
    <title>Auto light/dark, in light mode</title>
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="1" stroke-linecap="round" stroke-linejoin="round"
      class="icon-custom-derived-from-feather-sun-and-tabler-moon">
      <path style="opacity: 50%" d="M 5.411 14.504 C 5.471 14.504 5.532 14.504 5.591 14.504 C 3.639 16.319 4.383 19.569 6.931 20.352 C 7.693 20.586 8.512 20.551 9.25 20.252 C 8.023 23.207 4.056 23.725 2.11 21.184 C 0.166 18.642 1.702 14.949 4.874 14.536 C 5.051 14.512 5.231 14.5 5.411 14.5 L 5.411 14.504 Z"/>
      <line x1="14.5" y1="3.25" x2="14.5" y2="1.25"/>
      <line x1="14.5" y1="15.85" x2="14.5" y2="17.85"/>
      <line x1="10.044" y1="5.094" x2="8.63" y2="3.68"/>
      <line x1="19" y1="14.05" x2="20.414" y2="15.464"/>
      <line x1="8.2" y1="9.55" x2="6.2" y2="9.55"/>
      <line x1="20.8" y1="9.55" x2="22.8" y2="9.55"/>
      <line x1="10.044" y1="14.006" x2="8.63" y2="15.42"/>
      <line x1="19" y1="5.05" x2="20.414" y2="3.636"/>
      <circle cx="14.5" cy="9.55" r="3.6"/>
    </svg>
  </symbol>
  <symbol id="svg-moon-with-sun" viewBox="0 0 24 24">
    <title>Auto light/dark, in dark mode</title>
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="1" stroke-linecap="round" stroke-linejoin="round"
      class="icon-custom-derived-from-feather-sun-and-tabler-moon">
      <path d="M 8.282 7.007 C 8.385 7.007 8.494 7.007 8.595 7.007 C 5.18 10.184 6.481 15.869 10.942 17.24 C 12.275 17.648 13.706 17.589 15 17.066 C 12.851 22.236 5.91 23.143 2.505 18.696 C -0.897 14.249 1.791 7.786 7.342 7.063 C 7.652 7.021 7.965 7 8.282 7 L 8.282 7.007 Z"/>
      <line style="opacity: 50%" x1="18" y1="3.705" x2="18" y2="2.5"/>
      <line style="opacity: 50%" x1="18" y1="11.295" x2="18" y2="12.5"/>
      <line style="opacity: 50%" x1="15.316" y1="4.816" x2="14.464" y2="3.964"/>
      <line style="opacity: 50%" x1="20.711" y1="10.212" x2="21.563" y2="11.063"/>
      <line style="opacity: 50%" x1="14.205" y1="7.5" x2="13.001" y2="7.5"/>
      <line style="opacity: 50%" x1="21.795" y1="7.5" x2="23" y2="7.5"/>
      <line style="opacity: 50%" x1="15.316" y1="10.184" x2="14.464" y2="11.036"/>
      <line style="opacity: 50%" x1="20.711" y1="4.789" x2="21.563" y2="3.937"/>
      <circle style="opacity: 50%" cx="18" cy="7.5" r="2.169"/>
    </svg>
  </symbol>
  <symbol id="svg-pencil" viewBox="0 0 24 24">
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="1" stroke-linecap="round" stroke-linejoin="round" class="icon-tabler-pencil-code">
      <path d="M4 20h4l10.5 -10.5a2.828 2.828 0 1 0 -4 -4l-10.5 10.5v4" />
      <path d="M13.5 6.5l4 4" />
      <path d="M20 21l2 -2l-2 -2" />
      <path d="M17 17l-2 2l2 2" />
    </svg>
  </symbol>
  <symbol id="svg-eye" viewBox="0 0 24 24">
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="1" stroke-linecap="round" stroke-linejoin="round" class="icon-tabler-eye-code">
      <path stroke="none" d="M0 0h24v24H0z" fill="none" />
      <path d="M10 12a2 2 0 1 0 4 0a2 2 0 0 0 -4 0" />
      <path
        d="M11.11 17.958c-3.209 -.307 -5.91 -2.293 -8.11 -5.958c2.4 -4 5.4 -6 9 -6c3.6 0 6.6 2 9 6c-.21 .352 -.427 .688 -.647 1.008" />
      <path d="M20 21l2 -2l-2 -2" />
      <path d="M17 17l-2 2l2 2" />
    </svg>
  </symbol>
</svg>

<input type="checkbox" class="sidebar-toggle" name="__navigation" id="__navigation">
<input type="checkbox" class="sidebar-toggle" name="__toc" id="__toc">
<label class="overlay sidebar-overlay" for="__navigation">
  <div class="visually-hidden">Hide navigation sidebar</div>
</label>
<label class="overlay toc-overlay" for="__toc">
  <div class="visually-hidden">Hide table of contents sidebar</div>
</label>

<a class="skip-to-content muted-link" href="#furo-main-content">Skip to content</a>



<div class="page">
  <header class="mobile-header">
    <div class="header-left">
      <label class="nav-overlay-icon" for="__navigation">
        <div class="visually-hidden">Toggle site navigation sidebar</div>
        <i class="icon"><svg><use href="#svg-menu"></use></svg></i>
      </label>
    </div>
    <div class="header-center">
      <a href="index.html"><div class="brand">YosysHQ SBY  documentation</div></a>
    </div>
    <div class="header-right">
      <div class="theme-toggle-container theme-toggle-header">
        <button class="theme-toggle">
          <div class="visually-hidden">Toggle Light / Dark / Auto color theme</div>
          <svg class="theme-icon-when-auto-light"><use href="#svg-sun-with-moon"></use></svg>
          <svg class="theme-icon-when-auto-dark"><use href="#svg-moon-with-sun"></use></svg>
          <svg class="theme-icon-when-dark"><use href="#svg-moon"></use></svg>
          <svg class="theme-icon-when-light"><use href="#svg-sun"></use></svg>
        </button>
      </div>
      <label class="toc-overlay-icon toc-header-icon" for="__toc">
        <div class="visually-hidden">Toggle table of contents sidebar</div>
        <i class="icon"><svg><use href="#svg-toc"></use></svg></i>
      </label>
    </div>
  </header>
  <aside class="sidebar-drawer">
    <div class="sidebar-container">
      
      <div class="sidebar-sticky"><a class="sidebar-brand"
   title="External link to https://yosyshq.readthedocs.io"
   href="https://yosyshq.readthedocs.io"><div class="sidebar-logo-container">
    <img class="sidebar-logo" src="_static/yshq_logo.png" alt="Main Brand Logo"/>
  </div>
  
  
  
</a><form class="sidebar-search-container" method="get" action="search.html" role="search">
  <input class="sidebar-search" placeholder="Search" name="q" aria-label="Search">
  <input type="hidden" name="check_keywords" value="yes">
  <input type="hidden" name="area" value="default">
</form>
<div id="searchbox"></div><div class="sidebar-scroll"><div class="sidebar-tree">
  <ul class="current">
<li class="toctree-l1"><a class="reference internal" href="install.html">Installation guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="quickstart.html">Getting started</a></li>
<li class="toctree-l1"><a class="reference internal" href="usage.html">Using <cite>sby</cite></a></li>
<li class="toctree-l1"><a class="reference internal" href="reference.html">Reference for .sby file format</a></li>
<li class="toctree-l1"><a class="reference internal" href="autotune.html">Autotune: Automatic Engine Selection</a></li>
<li class="toctree-l1"><a class="reference internal" href="verilog.html">Formal extensions to Verilog</a></li>
<li class="toctree-l1 current current-page"><a class="current reference internal" href="#">SystemVerilog, VHDL, SVA</a></li>
<li class="toctree-l1"><a class="reference internal" href="license.html">SymbiYosys license</a></li>
</ul>

</div>
</div>

      </div>
      
    </div>
  </aside>
  <div class="main">
    <div class="content">
      <div class="article-container">
        <a href="#" class="back-to-top muted-link">
          <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24">
            <path d="M13 20h-2V8l-5.5 5.5-1.42-1.42L12 4.16l7.92 7.92-1.42 1.42L13 8v12z"></path>
          </svg>
          <span>Back to top</span>
        </a>
        <div class="content-icon-container">
          <div class="view-this-page">
  <a class="muted-link" href="_sources/verific.rst.txt" title="View this page">
    <svg><use href="#svg-eye"></use></svg>
    <span class="visually-hidden">View this page</span>
  </a>
</div>
<div class="theme-toggle-container theme-toggle-content">
            <button class="theme-toggle">
              <div class="visually-hidden">Toggle Light / Dark / Auto color theme</div>
              <svg class="theme-icon-when-auto-light"><use href="#svg-sun-with-moon"></use></svg>
              <svg class="theme-icon-when-auto-dark"><use href="#svg-moon-with-sun"></use></svg>
              <svg class="theme-icon-when-dark"><use href="#svg-moon"></use></svg>
              <svg class="theme-icon-when-light"><use href="#svg-sun"></use></svg>
            </button>
          </div>
          <label class="toc-overlay-icon toc-content-icon" for="__toc">
            <div class="visually-hidden">Toggle table of contents sidebar</div>
            <i class="icon"><svg><use href="#svg-toc"></use></svg></i>
          </label>
        </div>
        <article role="main" id="furo-main-content">
          <section id="systemverilog-vhdl-sva">
<h1>SystemVerilog, VHDL, SVA<a class="headerlink" href="#systemverilog-vhdl-sva" title="Link to this heading">¶</a></h1>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>This document describes features only available with the commercial <a class="reference external" href="https://www.yosyshq.com/tabby-cad-datasheet">Tabby
CAD Suite</a> and the included Verific frontend. This is not the same as simply
having a Verific license when using Yosys.</p>
</div>
<p>Run <code class="docutils literal notranslate"><span class="pre">verific</span> <span class="pre">-sv</span> <span class="pre">&lt;files&gt;</span></code> in the <code class="docutils literal notranslate"><span class="pre">[script]</span></code> section of you <code class="docutils literal notranslate"><span class="pre">.sby</span></code> file
to read a SystemVerilog source file, and <code class="docutils literal notranslate"><span class="pre">verific</span> <span class="pre">-vhdl</span> <span class="pre">&lt;files&gt;</span></code> to read a
VHDL source file.</p>
<p>After all source files have been read, run <code class="docutils literal notranslate"><span class="pre">verific</span> <span class="pre">-import</span> <span class="pre">&lt;topmodule&gt;</span></code>
to import the design elaborated at the specified top module. This step is
optional (will be performed automatically) if the top-level module of
your design has been read using Verific.</p>
<p>Use <code class="docutils literal notranslate"><span class="pre">read</span> <span class="pre">-sv</span></code> to automatically use Verific to read a source file if Yosys
has been built with Verific.</p>
<p>Run <code class="docutils literal notranslate"><span class="pre">yosys</span> <span class="pre">-h</span> <span class="pre">verific</span></code> in a terminal window and enter for more information
on the <code class="docutils literal notranslate"><span class="pre">verific</span></code> script command.</p>
<section id="supported-sva-property-syntax">
<span id="sva"></span><h2>Supported SVA Property Syntax<a class="headerlink" href="#supported-sva-property-syntax" title="Link to this heading">¶</a></h2>
<p>SVA support in Yosys’ Verific bindings is currently in development. At the time
of writing, the following subset of SVA property syntax is supported in
concurrent assertions, assumptions, and cover statements when using the
<code class="docutils literal notranslate"><span class="pre">verific</span></code> command in Yosys to read the design.</p>
<section id="high-level-convenience-features">
<h3>High-Level Convenience Features<a class="headerlink" href="#high-level-convenience-features" title="Link to this heading">¶</a></h3>
<p>Most of the high-level convenience features of the SVA language are supported,
such as</p>
<blockquote>
<div><ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">default</span> <span class="pre">clocking</span></code> … <code class="docutils literal notranslate"><span class="pre">endclocking</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">default</span> <span class="pre">disable</span> <span class="pre">iff</span></code> … <code class="docutils literal notranslate"><span class="pre">;</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">property</span></code> … <code class="docutils literal notranslate"><span class="pre">endproperty</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">sequence</span></code> … <code class="docutils literal notranslate"><span class="pre">endsequence</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">checker</span></code> … <code class="docutils literal notranslate"><span class="pre">endchecker</span></code></p></li>
<li><p>Arguments to sequences, properties, and checkers</p></li>
<li><p>Storing sequences, properties, and checkers in packages</p></li>
</ul>
</div></blockquote>
<p>In addition the SVA-specific features, the SystemVerilog <code class="docutils literal notranslate"><span class="pre">bind</span></code> statement and
deep hierarchical references are supported, simplifying the integration of
formal properties with the design under test.</p>
<p>The <code class="docutils literal notranslate"><span class="pre">verific</span></code> command also allows parsing of VHDL designs and supports binding
SystemVerilog modules to VHDL entities and deep hierarchical references from a
SystemVerilog formal test-bench into a VHDL design under test.</p>
</section>
<section id="expressions-in-sequences">
<h3>Expressions in Sequences<a class="headerlink" href="#expressions-in-sequences" title="Link to this heading">¶</a></h3>
<p>Any standard Verilog boolean expression is supported, as well as the
SystemVerilog functions <code class="docutils literal notranslate"><span class="pre">$past</span></code>, <code class="docutils literal notranslate"><span class="pre">$stable</span></code>, <code class="docutils literal notranslate"><span class="pre">$changed</span></code>, <code class="docutils literal notranslate"><span class="pre">$rose</span></code>, and
<code class="docutils literal notranslate"><span class="pre">$fell</span></code>. This functions can also be used outside of SVA sequences.</p>
<p>Additionally the <code class="docutils literal notranslate"><span class="pre">&lt;sequence&gt;.triggered</span></code> syntax for checking if the end of
any given sequence matches the current cycle is supported in expressions.</p>
<p>Finally the usual SystemVerilog functions such as <code class="docutils literal notranslate"><span class="pre">$countones</span></code>, <code class="docutils literal notranslate"><span class="pre">$onehot</span></code>,
and <code class="docutils literal notranslate"><span class="pre">$onehot0</span></code> are also supported.</p>
</section>
<section id="sequences">
<h3>Sequences<a class="headerlink" href="#sequences" title="Link to this heading">¶</a></h3>
<p>Most importantly, expressions and variable-length concatenation are supported:</p>
<blockquote>
<div><ul class="simple">
<li><p><em>expression</em></p></li>
<li><p><em>sequence</em> <code class="docutils literal notranslate"><span class="pre">##N</span></code> <em>sequence</em></p></li>
<li><p><em>sequence</em> <code class="docutils literal notranslate"><span class="pre">##[*]</span></code> <em>sequence</em></p></li>
<li><p><em>sequence</em> <code class="docutils literal notranslate"><span class="pre">##[+]</span></code> <em>sequence</em></p></li>
<li><p><em>sequence</em> <code class="docutils literal notranslate"><span class="pre">##[N:M]</span></code> <em>sequence</em></p></li>
<li><p><em>sequence</em> <code class="docutils literal notranslate"><span class="pre">##[N:$]</span></code> <em>sequence</em></p></li>
</ul>
</div></blockquote>
<p>Also variable-length repetition:</p>
<blockquote>
<div><ul class="simple">
<li><p><em>sequence</em> <code class="docutils literal notranslate"><span class="pre">[*]</span></code></p></li>
<li><p><em>sequence</em> <code class="docutils literal notranslate"><span class="pre">[+]</span></code></p></li>
<li><p><em>sequence</em> <code class="docutils literal notranslate"><span class="pre">[*N]</span></code></p></li>
<li><p><em>sequence</em> <code class="docutils literal notranslate"><span class="pre">[*N:M]</span></code></p></li>
<li><p><em>sequence</em> <code class="docutils literal notranslate"><span class="pre">[*N:$]</span></code></p></li>
</ul>
</div></blockquote>
<p>And the following more complex operators:</p>
<blockquote>
<div><ul class="simple">
<li><p><em>sequence</em> <code class="docutils literal notranslate"><span class="pre">or</span></code> <em>sequence</em></p></li>
<li><p><em>sequence</em> <code class="docutils literal notranslate"><span class="pre">and</span></code> <em>sequence</em></p></li>
<li><p><em>expression</em> <code class="docutils literal notranslate"><span class="pre">throughout</span></code> <em>sequence</em></p></li>
<li><p><em>sequence</em> <code class="docutils literal notranslate"><span class="pre">intersect</span></code> <em>sequence</em></p></li>
<li><p><em>sequence</em> <code class="docutils literal notranslate"><span class="pre">within</span></code> <em>sequence</em></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">first_match(</span></code> <em>sequence</em> <code class="docutils literal notranslate"><span class="pre">)</span></code></p></li>
<li><p><em>expression</em> <code class="docutils literal notranslate"><span class="pre">[=N]</span></code></p></li>
<li><p><em>expression</em> <code class="docutils literal notranslate"><span class="pre">[=N:M]</span></code></p></li>
<li><p><em>expression</em> <code class="docutils literal notranslate"><span class="pre">[=N:$]</span></code></p></li>
<li><p><em>expression</em> <code class="docutils literal notranslate"><span class="pre">[-&gt;N]</span></code></p></li>
<li><p><em>expression</em> <code class="docutils literal notranslate"><span class="pre">[-&gt;N:M]</span></code></p></li>
<li><p><em>expression</em> <code class="docutils literal notranslate"><span class="pre">[-&gt;N:$]</span></code></p></li>
</ul>
</div></blockquote>
</section>
<section id="properties">
<h3>Properties<a class="headerlink" href="#properties" title="Link to this heading">¶</a></h3>
<p>Currently only a certain set of patterns are supported for SVA properties:</p>
<blockquote>
<div><ul class="simple">
<li><p>[<em>antecedent_condition</em>] <em>sequence</em></p></li>
<li><p>[<em>antecedent_condition</em>] <code class="docutils literal notranslate"><span class="pre">not</span></code> <em>sequence</em></p></li>
<li><p><em>antecedent_condition</em> <em>sequence</em> <em>until_condition</em></p></li>
<li><p><em>antecedent_condition</em> <code class="docutils literal notranslate"><span class="pre">not</span></code> <em>sequence</em> <em>until_condition</em></p></li>
</ul>
</div></blockquote>
<p>Where <em>antecedent_condition</em> is one of:</p>
<blockquote>
<div><ul class="simple">
<li><p>sequence <code class="docutils literal notranslate"><span class="pre">|-&gt;</span></code></p></li>
<li><p>sequence <code class="docutils literal notranslate"><span class="pre">|=&gt;</span></code></p></li>
</ul>
</div></blockquote>
<p>And <em>until_condition</em> is one of:</p>
<blockquote>
<div><ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">until</span></code> <em>expression</em></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">s_until</span></code> <em>expression</em></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">until_with</span></code> <em>expression</em></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">s_until_with</span></code> <em>expression</em></p></li>
</ul>
</div></blockquote>
</section>
<section id="clocking-and-reset">
<h3>Clocking and Reset<a class="headerlink" href="#clocking-and-reset" title="Link to this heading">¶</a></h3>
<p>The following constructs are supported for clocking and reset in most of the
places the SystemVerilog standard permits them. However, properties spanning
multiple different clock domains are currently unsupported.</p>
<blockquote>
<div><ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">&#64;(posedge</span></code> <em>clock</em> <code class="docutils literal notranslate"><span class="pre">)</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">&#64;(negedge</span></code> <em>clock</em> <code class="docutils literal notranslate"><span class="pre">)</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">&#64;(posedge</span></code> <em>clock</em> <code class="docutils literal notranslate"><span class="pre">iff</span></code> <em>enable</em> <code class="docutils literal notranslate"><span class="pre">)</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">&#64;(negedge</span></code> <em>clock</em> <code class="docutils literal notranslate"><span class="pre">iff</span></code> <em>enable</em> <code class="docutils literal notranslate"><span class="pre">)</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">disable</span> <span class="pre">iff</span> <span class="pre">(</span></code> <em>expression</em> <code class="docutils literal notranslate"><span class="pre">)</span></code></p></li>
</ul>
</div></blockquote>
</section>
</section>
<section id="sva-properties-in-a-vhdl-design">
<h2>SVA properties in a VHDL design<a class="headerlink" href="#sva-properties-in-a-vhdl-design" title="Link to this heading">¶</a></h2>
<p>The below code snippet, taken from an example SBY configuration included in
<a class="reference external" href="https://github.com/YosysHQ/sby/tree/master/docs/examples/vhd"><code class="docutils literal notranslate"><span class="pre">docs/examples/vhd</span></code></a>, shows a VHDL design <code class="docutils literal notranslate"><span class="pre">updowncount.vhd</span></code> being loaded, followed
by a SystemVerilog file <code class="docutils literal notranslate"><span class="pre">formal_bind.sv</span></code>.</p>
<div class="literal-block-wrapper docutils container" id="id1">
<div class="code-block-caption"><span class="caption-text"><code class="docutils literal notranslate"><span class="pre">formal_bind.sby</span></code> script section</span><a class="headerlink" href="#id1" title="Link to this code">¶</a></div>
<div class="highlight-yoscrypt notranslate"><div class="highlight"><pre><span></span>verific -vhdl updowncount.vhd
verific -sv formal_bind.sv
prep -top updowncount

</pre></div>
</div>
</div>
<div class="literal-block-wrapper docutils container" id="id2">
<div class="code-block-caption"><span class="caption-text"><code class="docutils literal notranslate"><span class="pre">formal_bind.sv</span></code></span><a class="headerlink" href="#id2" title="Link to this code">¶</a></div>
<div class="highlight-SystemVerilog notranslate"><div class="highlight"><pre><span></span><span class="k">module</span><span class="w"> </span><span class="n">formal_bind</span><span class="p">(</span><span class="k">input</span><span class="w"> </span><span class="n">clk</span><span class="p">,</span><span class="w"> </span><span class="n">rst</span><span class="p">,</span><span class="w"> </span><span class="n">up</span><span class="p">,</span><span class="w"> </span><span class="n">down</span><span class="p">,</span><span class="w"> </span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span><span class="w"> </span><span class="n">count</span><span class="p">);</span>

<span class="w">    </span><span class="k">initial</span><span class="w"> </span><span class="k">assume</span><span class="p">(</span><span class="n">rst</span><span class="p">);</span>

<span class="w">    </span><span class="k">assert</span><span class="w"> </span><span class="k">property</span><span class="p">(@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="w"> </span><span class="n">count</span><span class="w"> </span><span class="o">!=</span><span class="w"> </span><span class="mi">4&#39;d15</span><span class="p">);</span>
<span class="w">    </span><span class="k">cover</span><span class="w"> </span><span class="k">property</span><span class="p">(@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="w"> </span><span class="n">count</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mi">4&#39;d10</span><span class="p">);</span>

<span class="k">endmodule</span>

<span class="k">bind</span><span class="w"> </span><span class="n">updowncount</span><span class="w"> </span><span class="n">formal_bind</span><span class="w"> </span><span class="n">fb_inst</span><span class="p">(.</span><span class="o">*</span><span class="p">);</span>
</pre></div>
</div>
</div>
<p>As you can see, the <code class="docutils literal notranslate"><span class="pre">formal_bind.sv</span></code> file includes a <code class="docutils literal notranslate"><span class="pre">formal_bind</span></code> module
and makes use of the <code class="docutils literal notranslate"><span class="pre">bind</span></code> keyword in SystemVerilog to create an instance of
this module connecting the inputs to the signals of the same name in the VHDL
design.  SVA properties can then be applied to those signals as if the whole
design was in SystemVerilog.</p>
</section>
</section>

        </article>
      </div>
      <footer>
        
        <div class="related-pages">
          <a class="next-page" href="license.html">
              <div class="page-info">
                <div class="context">
                  <span>Next</span>
                </div>
                <div class="title">SymbiYosys license</div>
              </div>
              <svg class="furo-related-icon"><use href="#svg-arrow-right"></use></svg>
            </a>
          <a class="prev-page" href="verilog.html">
              <svg class="furo-related-icon"><use href="#svg-arrow-right"></use></svg>
              <div class="page-info">
                <div class="context">
                  <span>Previous</span>
                </div>
                
                <div class="title">Formal extensions to Verilog</div>
                
              </div>
            </a>
        </div>
        <div class="bottom-of-page">
          <div class="left-details">
            <div class="copyright">
                Copyright &#169; 2023 YosysHQ GmbH
            </div>
            Made with <a href="https://www.sphinx-doc.org/">Sphinx</a> and <a class="muted-link" href="https://pradyunsg.me">@pradyunsg</a>'s
            
            <a href="https://github.com/pradyunsg/furo">Furo</a>
            
          </div>
          <div class="right-details">
            
          </div>
        </div>
        
      </footer>
    </div>
    <aside class="toc-drawer">
      
      <div class="toc-sticky toc-scroll">
        <div class="toc-title-container">
          <span class="toc-title">
          YosysHQ
          </span>
        </div>
        <div class="toc-tree-container yosyshq-links" style="padding-bottom: 0">
          <div class="toc-tree">
            <ul>
              <li></li>
              <li><a class="reference external" href="https://yosyshq.readthedocs.io">Docs</a></li>
              <li><a class="reference external" href="https://blog.yosyshq.com">Blog</a></li>
              <li><a class="reference external" href="https://www.yosyshq.com">Website</a></li>
            </ul>
          </div>
        </div>
        
        <div class="toc-title-container">
          <span class="toc-title">
            On this page
          </span>
        </div>
        <div class="toc-tree-container">
          <div class="toc-tree">
            <ul>
<li><a class="reference internal" href="#">SystemVerilog, VHDL, SVA</a><ul>
<li><a class="reference internal" href="#supported-sva-property-syntax">Supported SVA Property Syntax</a><ul>
<li><a class="reference internal" href="#high-level-convenience-features">High-Level Convenience Features</a></li>
<li><a class="reference internal" href="#expressions-in-sequences">Expressions in Sequences</a></li>
<li><a class="reference internal" href="#sequences">Sequences</a></li>
<li><a class="reference internal" href="#properties">Properties</a></li>
<li><a class="reference internal" href="#clocking-and-reset">Clocking and Reset</a></li>
</ul>
</li>
<li><a class="reference internal" href="#sva-properties-in-a-vhdl-design">SVA properties in a VHDL design</a></li>
</ul>
</li>
</ul>

          </div>
        </div>
        
      </div>
      
    </aside>
  </div>
</div><script src="_static/documentation_options.js?v=5929fcd5"></script>
    <script src="_static/doctools.js?v=9bcbadda"></script>
    <script src="_static/sphinx_highlight.js?v=dc90522c"></script>
    <script src="_static/scripts/furo-ys.js?v=8d9c4053"></script>
    </body>
</html>