# 牛客网刷题21-24

这块主要是时序逻辑

## 第21题

[根据状态转移表实现时序电路_牛客题霸_牛客网 (nowcoder.com)](https://www.nowcoder.com/practice/455c911bee0741bf8544a75d958425f7?tpId=301&tqId=5000590&ru=%2Fpractice%2F4d5b6dc4bb2848039da2ee40f9738363&qru=%2Fta%2Fverilog-start%2Fquestion-ranking&sourceUrl=%2Fexam%2Fcompany)

![image-20230625005017439](https://ayu-990121-1302263000.cos.ap-nanjing.myqcloud.com/makedown/20230625005017.png)

```verilog
`timescale 1ns/1ns

module seq_circuit(
      input                A   ,
      input                clk ,
      input                rst_n,
 
      output   wire        Y   
);

parameter IDLE = 2'd0;
parameter S1 = 2'd1;
parameter S2 = 2'd2;
parameter S3 = 2'd3;

reg [1:0] state_c;
reg [1:0] state_n;
wire idl2s1_start;
wire idl2s3_start;
wire s12s2_start;
wire s12idl_start;
wire s22s3_start;
wire s22s1_start;
wire s32idl_start;
wire s32s2_start;           

//第一段：同步时序always模块，格式化描述次态寄存器迁移到现态寄存器(不需更改）
always@(posedge clk or negedge rst_n)begin
    if(!rst_n)begin
        state_c <= IDLE;
        state_n <= IDLE;
    end
    else begin
        state_c <= state_n;
    end
end
                    
//第二段：组合逻辑always模块，描述状态转移条件判断
always@(*)begin
    case(state_c)
        IDLE:begin
            if(idl2s1_start)begin
                state_n = S1;
            end
            else if(idl2s3_start)begin
                state_n = S3;
            end
            else begin
                state_n = state_c;
            end
        end
        S1:begin
            if(s12s2_start)begin
                state_n = S2;
            end
            else if(s12idl_start)begin
                state_n = IDLE;
            end
            else begin
                state_n = state_c;
            end
        end
        S2:begin
            if(s22s3_start)begin
                state_n = S3;
            end
            else if(s22s1_start)begin
                state_n = S1;
            end
            else begin
                state_n = state_c;
            end
        end
        S3:begin
            if(s32s2_start)begin
                state_n = S2;
            end
            else if(s32idl_start)begin
                state_n = IDLE;
            end
            else begin
                state_n = state_c;
            end
        end
        default:begin
            state_n = IDLE;
        end
    endcase
end
                    
//第三段：设计转移条件
assign idl2s1_start  = state_c==IDLE && A ==0;
assign idl2s3_start  = state_c==IDLE && A == 1;
assign s12s2_start = state_c==S1    && A ==0;
assign s12idl_start = state_c==S1    && A ==1;
assign s22s3_start  = state_c==S2    && A ==0;
assign s22s1_start  = state_c==S2    && A ==1;
assign s32idl_start  = state_c==S3    && A ==0;
assign s32s2_start  = state_c==S3    && A ==1;

assign Y = (state_c == 2'b11) ? 1 : 0;
endmodule
```

## 22题

[根据状态转移图实现时序电路_牛客题霸_牛客网 (nowcoder.com)](https://www.nowcoder.com/practice/e405fe8975e844c3ab843d72f168f9f4?tpId=301&tags=&title=&difficulty=0&judgeStatus=0&rp=0&sourceUrl=%2Fexam%2Fcompany)

![image-20230625005104965](https://ayu-990121-1302263000.cos.ap-nanjing.myqcloud.com/makedown/20230625005105.png)

```verilog
`timescale 1ns/1ns

module seq_circuit(
   input                C   ,
   input                clk ,
   input                rst_n,
 
   output   wire        Y   
);


parameter IDLE = 2'd0;
parameter S1 = 2'd1;
parameter S2 = 2'd2;
parameter S3 = 2'd3;
reg [1:0] state_c;
reg [1:0] state_n;
wire idl2s1_start;
wire s12s3_start;
wire s22idl_start;
wire s32s2_start;                    
//第一段：同步时序always模块，格式化描述次态寄存器迁移到现态寄存器(不需更改）
always@(posedge clk or negedge rst_n)begin
    if(!rst_n)begin
        state_c <= IDLE;
        state_n <= IDLE;
    end
    else begin
        state_c <= state_n;
    end
end
                    
//第二段：组合逻辑always模块，描述状态转移条件判断
always@(*)begin
    case(state_c)
        IDLE:begin
            if(idl2s1_start)begin
                state_n = S1;
            end
            else begin
                state_n = state_c;
            end
        end
        S1:begin
            if(s12s3_start)begin
                state_n = S3;
            end
            else begin
                state_n = state_c;
            end
        end
        S2:begin
            if(s22idl_start)begin
                state_n = IDLE;
            end
            else begin
                state_n = state_c;
            end
        end
        S3:begin
            if(s32s2_start)begin
                state_n = S2;
            end
            else begin
                state_n = state_c;
            end
        end
        default:begin
            state_n = IDLE;
        end
    endcase
end
                    
//第三段：设计转移条件
assign idl2s1_start  = state_c==IDLE && C==1 ;
assign s12s3_start = state_c==S1    && C ==0;
assign s22idl_start  = state_c==S2    &&  C == 0;
assign s32s2_start  = state_c==S3    &&  C == 1;

//第四段：同步时序always模块，格式化描述寄存器输出（可有多个输出）
assign Y = (state_c==S3) || (state_c==S2 && C == 1);
// always  @(posedge clk or negedge rst_n)begin
//     if(rst_n==1'b0)begin
//         Y <= 0;
//     end
//     else if((state_c==S2) || (state_c==S3 && C == 1)) begin
//         Y <= 1;
//     end
//     else begin
//         Y <= 0;
//     end
// end
endmodule
```

## 23题

[ROM的简单实现_牛客题霸_牛客网 (nowcoder.com)](https://www.nowcoder.com/practice/b76fdef7ffa747909b0ea46e0d13738a?tpId=301&tqId=5000625&ru=%2Fpractice%2F455c911bee0741bf8544a75d958425f7&qru=%2Fta%2Fverilog-start%2Fquestion-ranking&sourceUrl=%2Fexam%2Fcompany)

![image-20230625011626705](https://ayu-990121-1302263000.cos.ap-nanjing.myqcloud.com/makedown/20230625011626.png)

```
`timescale 1ns/1ns
module rom(
	input clk,
	input rst_n,
	input [7:0]addr,
	
	output [3:0]data
);

reg [3:0] rom [7:0];

//4'd
always  @(posedge clk or negedge rst_n)begin
    if(rst_n==1'b0)begin
        rom[0] <= 0;
        rom[1] <= 2;
        rom[2] <= 4;
        rom[3] <= 6;
        rom[4] <= 8;
        rom[5] <= 10;
        rom[6] <= 12;
        rom[7] <= 14;
    end
end


assign data = rom[addr];

endmodule
```



## 24题

[边沿检测_牛客题霸_牛客网 (nowcoder.com)](https://www.nowcoder.com/practice/fed4247d5ef64ac68c20283ebace11f4?tpId=301&tags=&title=&difficulty=0&judgeStatus=0&rp=0&sourceUrl=%2Fexam%2Fcompany)

![image-20230625011650326](https://ayu-990121-1302263000.cos.ap-nanjing.myqcloud.com/makedown/20230625011650.png)

```verilog
`timescale 1ns/1ns
module edge_detect(
	input clk,
	input rst_n,
	input a,
	
	output reg rise,
	output reg down
);
	reg a_tmp;

    always  @(posedge clk or negedge rst_n)begin
        if(rst_n==1'b0)begin
            a_tmp <= 0;
        end
        else begin
            a_tmp <= a;
        end
    end

    //rise
    always  @(posedge clk or negedge rst_n)begin
        if(rst_n==1'b0)begin
            rise <= 0;
        end
        else if (a == 1 && a_tmp == 0) begin
            rise <= 1;
        end
        else begin
            rise <= 0;
        end
    end


    //down
    always  @(posedge clk or negedge rst_n)begin
        if(rst_n==1'b0)begin
            down <= 0;
        end
        else if (a == 0 && a_tmp == 1) begin
            down <= 1;
        end
        else begin
            down <= 0;
        end
    end
endmodule
```

