\doxysection{Modules}
Here is a list of all modules\+:\begin{DoxyCompactList}
\item \contentsline{section}{CMSIS Global Defines}{\pageref{group___c_m_s_i_s__glob__defs}}{}
\item \contentsline{section}{Defines and Type Definitions}{\pageref{group___c_m_s_i_s__core__register}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Status and Control Registers}{\pageref{group___c_m_s_i_s___c_o_r_e}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Nested Vectored Interrupt Controller (NVIC)}{\pageref{group___c_m_s_i_s___n_v_i_c}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{System Control Block (SCB)}{\pageref{group___c_m_s_i_s___s_c_b}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{System Controls not in SCB (SCn\+SCB)}{\pageref{group___c_m_s_i_s___s_cn_s_c_b}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{System Tick Timer (Sys\+Tick)}{\pageref{group___c_m_s_i_s___sys_tick}}{}
\item \contentsline{section}{Instrumentation Trace Macrocell (ITM)}{\pageref{group___c_m_s_i_s___i_t_m}}{}
\item \contentsline{section}{Data Watchpoint and Trace (DWT)}{\pageref{group___c_m_s_i_s___d_w_t}}{}
\item \contentsline{section}{Trace Port Interface (TPI)}{\pageref{group___c_m_s_i_s___t_p_i}}{}
\item \contentsline{section}{Floating Point Unit (FPU)}{\pageref{group___c_m_s_i_s___f_p_u}}{}
\item \contentsline{section}{Core Debug Registers (Core\+Debug)}{\pageref{group___c_m_s_i_s___core_debug}}{}
\item \contentsline{section}{Core register bit field macros}{\pageref{group___c_m_s_i_s__core__bitfield}}{}
\item \contentsline{section}{Core Definitions}{\pageref{group___c_m_s_i_s__core__base}}{}
\item \contentsline{section}{Functions and Instructions Reference}{\pageref{group___c_m_s_i_s___core___function_interface}}{}
\item \contentsline{section}{CMSIS Core Register Access Functions}{\pageref{group___c_m_s_i_s___core___reg_acc_functions}}{}
\item \contentsline{section}{CMSIS Core Instruction Interface}{\pageref{group___c_m_s_i_s___core___instruction_interface}}{}
\item \contentsline{section}{CMSIS SIMD Intrinsics}{\pageref{group___c_m_s_i_s___s_i_m_d__intrinsics}}{}
\item \contentsline{section}{NVIC Functions}{\pageref{group___c_m_s_i_s___core___n_v_i_c_functions}}{}
\item \contentsline{section}{FPU Functions}{\pageref{group___c_m_s_i_s___core___fpu_functions}}{}
\item \contentsline{section}{SAU Functions}{\pageref{group___c_m_s_i_s___core___s_a_u_functions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group___c_m_s_i_s___core___sys_tick_functions}}{}
\item \contentsline{section}{ITM Functions}{\pageref{group___c_m_s_i_s__core___debug_functions}}{}
\item \contentsline{section}{Cache Functions}{\pageref{group___c_m_s_i_s___core___cache_functions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group___c_m_s_i_s___core___sys_tick_functions}}{}
\item \contentsline{section}{ITM Functions}{\pageref{group___c_m_s_i_s__core___debug_functions}}{}
\item \contentsline{section}{NVIC Functions}{\pageref{group___c_m_s_i_s___core___n_v_i_c_functions}}{}
\item \contentsline{section}{FPU Functions}{\pageref{group___c_m_s_i_s___core___fpu_functions}}{}
\item \contentsline{section}{SAU Functions}{\pageref{group___c_m_s_i_s___core___s_a_u_functions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group___c_m_s_i_s___core___sys_tick_functions}}{}
\item \contentsline{section}{ITM Functions}{\pageref{group___c_m_s_i_s__core___debug_functions}}{}
\item \contentsline{section}{Cache Functions}{\pageref{group___c_m_s_i_s___core___cache_functions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group___c_m_s_i_s___core___sys_tick_functions}}{}
\item \contentsline{section}{ITM Functions}{\pageref{group___c_m_s_i_s__core___debug_functions}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\end{DoxyCompactList}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{HAL CRYP Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___a_e_s___aliased___defines}}{}
\item \contentsline{section}{HAL ADC Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___a_d_c___aliased___defines}}{}
\item \contentsline{section}{HAL CEC Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___c_e_c___aliased___defines}}{}
\item \contentsline{section}{HAL COMP Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___c_o_m_p___aliased___defines}}{}
\item \contentsline{section}{HAL CORTEX Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___c_o_r_t_e_x___aliased___defines}}{}
\item \contentsline{section}{HAL CRC Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___c_r_c___aliased___defines}}{}
\item \contentsline{section}{HAL DAC Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___d_a_c___aliased___defines}}{}
\item \contentsline{section}{HAL DMA Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___d_m_a___aliased___defines}}{}
\item \contentsline{section}{HAL FLASH Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___f_l_a_s_h___aliased___defines}}{}
\item \contentsline{section}{HAL JPEG Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___j_p_e_g___aliased___macros}}{}
\item \contentsline{section}{HAL SYSCFG Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___s_y_s_c_f_g___aliased___defines}}{}
\item \contentsline{section}{LL FMC Aliased Defines maintained for compatibility purpose}{\pageref{group___l_l___f_m_c___aliased___defines}}{}
\item \contentsline{section}{LL FSMC Aliased Defines maintained for legacy purpose}{\pageref{group___l_l___f_s_m_c___aliased___defines}}{}
\item \contentsline{section}{HAL GPIO Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___g_p_i_o___aliased___macros}}{}
\item \contentsline{section}{HAL HRTIM Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___h_r_t_i_m___aliased___macros}}{}
\item \contentsline{section}{HAL I2C Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___i2_c___aliased___defines}}{}
\item \contentsline{section}{HAL IRDA Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___i_r_d_a___aliased___defines}}{}
\item \contentsline{section}{HAL IWDG Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___i_w_d_g___aliased___defines}}{}
\item \contentsline{section}{HAL LPTIM Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___l_p_t_i_m___aliased___defines}}{}
\item \contentsline{section}{HAL NAND Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___n_a_n_d___aliased___defines}}{}
\item \contentsline{section}{HAL NOR Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___n_o_r___aliased___defines}}{}
\item \contentsline{section}{HAL OPAMP Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___o_p_a_m_p___aliased___defines}}{}
\item \contentsline{section}{HAL I2S Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___i2_s___aliased___defines}}{}
\item \contentsline{section}{HAL PCCARD Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___p_c_c_a_r_d___aliased___defines}}{}
\item \contentsline{section}{HAL RTC Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___r_t_c___aliased___defines}}{}
\item \contentsline{section}{HAL SMARTCARD Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___s_m_a_r_t_c_a_r_d___aliased___defines}}{}
\item \contentsline{section}{HAL SMBUS Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___s_m_b_u_s___aliased___defines}}{}
\item \contentsline{section}{HAL SPI Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___s_p_i___aliased___defines}}{}
\item \contentsline{section}{HAL TIM Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___t_i_m___aliased___defines}}{}
\item \contentsline{section}{HAL TSC Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___t_s_c___aliased___defines}}{}
\item \contentsline{section}{HAL UART Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___u_a_r_t___aliased___defines}}{}
\item \contentsline{section}{HAL USART Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___u_s_a_r_t___aliased___defines}}{}
\item \contentsline{section}{HAL WWDG Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___w_w_d_g___aliased___defines}}{}
\item \contentsline{section}{HAL CAN Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___c_a_n___aliased___defines}}{}
\item \contentsline{section}{HAL ETH Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___e_t_h___aliased___defines}}{}
\item \contentsline{section}{HAL DCMI Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___d_c_m_i___aliased___defines}}{}
\item \contentsline{section}{HAL PPP Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___p_p_p___aliased___defines}}{}
\item \contentsline{section}{HAL CRYP Aliased Functions maintained for legacy purpose}{\pageref{group___h_a_l___c_r_y_p___aliased___functions}}{}
\item \contentsline{section}{HAL HASH Aliased Functions maintained for legacy purpose}{\pageref{group___h_a_l___h_a_s_h___aliased___functions}}{}
\item \contentsline{section}{HAL Generic Aliased Functions maintained for legacy purpose}{\pageref{group___h_a_l___aliased___functions}}{}
\item \contentsline{section}{HAL FLASH Aliased Functions maintained for legacy purpose}{\pageref{group___h_a_l___f_l_a_s_h___aliased___functions}}{}
\item \contentsline{section}{HAL I2C Aliased Functions maintained for legacy purpose}{\pageref{group___h_a_l___i2_c___aliased___functions}}{}
\item \contentsline{section}{HAL PWR Aliased maintained for legacy purpose}{\pageref{group___h_a_l___p_w_r___aliased}}{}
\item \contentsline{section}{HAL SMBUS Aliased Functions maintained for legacy purpose}{\pageref{group___h_a_l___s_m_b_u_s___aliased___functions}}{}
\item \contentsline{section}{HAL SPI Aliased Functions maintained for legacy purpose}{\pageref{group___h_a_l___s_p_i___aliased___functions}}{}
\item \contentsline{section}{HAL TIM Aliased Functions maintained for legacy purpose}{\pageref{group___h_a_l___t_i_m___aliased___functions}}{}
\item \contentsline{section}{HAL UART Aliased Functions maintained for legacy purpose}{\pageref{group___h_a_l___u_a_r_t___aliased___functions}}{}
\item \contentsline{section}{HAL LTDC Aliased Functions maintained for legacy purpose}{\pageref{group___h_a_l___l_t_d_c___aliased___functions}}{}
\item \contentsline{section}{HAL PPP Aliased Functions maintained for legacy purpose}{\pageref{group___h_a_l___p_p_p___aliased___functions}}{}
\item \contentsline{section}{HAL CRYP Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___a_e_s___aliased___macros}}{}
\item \contentsline{section}{HAL Generic Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___aliased___macros}}{}
\item \contentsline{section}{HAL ADC Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___a_d_c___aliased___macros}}{}
\item \contentsline{section}{HAL DAC Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___d_a_c___aliased___macros}}{}
\item \contentsline{section}{HAL DBGMCU Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___d_b_g_m_c_u___aliased___macros}}{}
\item \contentsline{section}{HAL COMP Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___c_o_m_p___aliased___macros}}{}
\item \contentsline{section}{HAL FLASH Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___f_l_a_s_h___aliased___macros}}{}
\item \contentsline{section}{HAL I2C Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___i2_c___aliased___macros}}{}
\item \contentsline{section}{HAL I2S Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___i2_s___aliased___macros}}{}
\item \contentsline{section}{HAL IRDA Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___i_r_d_a___aliased___macros}}{}
\item \contentsline{section}{HAL IWDG Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___i_w_d_g___aliased___macros}}{}
\item \contentsline{section}{HAL LPTIM Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___l_p_t_i_m___aliased___macros}}{}
\item \contentsline{section}{HAL OPAMP Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___o_p_a_m_p___aliased___macros}}{}
\item \contentsline{section}{HAL PWR Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___p_w_r___aliased___macros}}{}
\item \contentsline{section}{HAL RCC Aliased maintained for legacy purpose}{\pageref{group___h_a_l___r_c_c___aliased}}{}
\item \contentsline{section}{HAL RNG Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___r_n_g___aliased___macros}}{}
\item \contentsline{section}{HAL RTC Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___r_t_c___aliased___macros}}{}
\item \contentsline{section}{HAL SD Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___s_d___aliased___macros}}{}
\item \contentsline{section}{HAL SMARTCARD Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___s_m_a_r_t_c_a_r_d___aliased___macros}}{}
\item \contentsline{section}{HAL SMBUS Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___s_m_b_u_s___aliased___macros}}{}
\item \contentsline{section}{HAL SPI Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___s_p_i___aliased___macros}}{}
\item \contentsline{section}{HAL UART Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___u_a_r_t___aliased___macros}}{}
\item \contentsline{section}{HAL USART Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___u_s_a_r_t___aliased___macros}}{}
\item \contentsline{section}{HAL USB Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___u_s_b___aliased___macros}}{}
\item \contentsline{section}{HAL TIM Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___t_i_m___aliased___macros}}{}
\item \contentsline{section}{HAL ETH Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___e_t_h___aliased___macros}}{}
\item \contentsline{section}{HAL LTDC Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___l_t_d_c___aliased___macros}}{}
\item \contentsline{section}{HAL SAI Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___s_a_i___aliased___macros}}{}
\item \contentsline{section}{HAL SPDIFRX Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___s_p_d_i_f_r_x___aliased___macros}}{}
\item \contentsline{section}{HAL HRTIM Aliased Functions maintained for legacy purpose}{\pageref{group___h_a_l___h_r_t_i_m___aliased___functions}}{}
\item \contentsline{section}{HAL QSPI Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___q_s_p_i___aliased___macros}}{}
\item \contentsline{section}{HAL PPP Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___p_p_p___aliased___macros}}{}
\item \contentsline{section}{FMC LL Private Functions}{\pageref{group___f_m_c___l_l___private___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{NOR SRAM}{\pageref{group___f_m_c___l_l___n_o_r_s_r_a_m}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{NOR SRAM Initialization/de-\/initialization functions}{\pageref{group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group1}}{}
\item \contentsline{section}{NOR SRAM Control functions}{\pageref{group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group2}}{}
\end{DoxyCompactList}
\item \contentsline{section}{NAND}{\pageref{group___f_m_c___l_l___n_a_n_d}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{NAND Initialization/de-\/initialization functions}{\pageref{group___f_m_c___l_l___n_a_n_d___private___functions___group1}}{}
\item \contentsline{section}{NAND Control functions}{\pageref{group___f_m_c___l_l___n_a_n_d___private___functions___group2}}{}
\end{DoxyCompactList}
\item \contentsline{section}{SDRAM}{\pageref{group___f_m_c___l_l___s_d_r_a_m}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{SDRAM Initialization/de-\/initialization functions}{\pageref{group___f_m_c___l_l___s_d_r_a_m___private___functions___group1}}{}
\item \contentsline{section}{SDRAM Control functions}{\pageref{group___f_m_c___l_l___s_d_r_a_m___private___functions___group2}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{CMSIS}{\pageref{group___c_m_s_i_s}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Stm32h7xx\+\_\+system}{\pageref{group__stm32h7xx__system}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{STM32\+H7xx\+\_\+\+System\+\_\+\+Private\+\_\+\+Includes}{\pageref{group___s_t_m32_h7xx___system___private___includes}}{}
\item \contentsline{section}{STM32\+H7xx\+\_\+\+System\+\_\+\+Private\+\_\+\+Types\+Definitions}{\pageref{group___s_t_m32_h7xx___system___private___types_definitions}}{}
\item \contentsline{section}{STM32\+H7xx\+\_\+\+System\+\_\+\+Private\+\_\+\+Defines}{\pageref{group___s_t_m32_h7xx___system___private___defines}}{}
\item \contentsline{section}{STM32\+H7xx\+\_\+\+System\+\_\+\+Private\+\_\+\+Macros}{\pageref{group___s_t_m32_h7xx___system___private___macros}}{}
\item \contentsline{section}{STM32\+H7xx\+\_\+\+System\+\_\+\+Private\+\_\+\+Variables}{\pageref{group___s_t_m32_h7xx___system___private___variables}}{}
\item \contentsline{section}{STM32\+H7xx\+\_\+\+System\+\_\+\+Private\+\_\+\+Function\+Prototypes}{\pageref{group___s_t_m32_h7xx___system___private___function_prototypes}}{}
\item \contentsline{section}{STM32\+H7xx\+\_\+\+System\+\_\+\+Private\+\_\+\+Functions}{\pageref{group___s_t_m32_h7xx___system___private___functions}}{}
\item \contentsline{section}{STM32\+H7xx\+\_\+\+System\+\_\+\+Includes}{\pageref{group___s_t_m32_h7xx___system___includes}}{}
\item \contentsline{section}{STM32\+H7xx\+\_\+\+System\+\_\+\+Exported\+\_\+types}{\pageref{group___s_t_m32_h7xx___system___exported__types}}{}
\item \contentsline{section}{STM32\+H7xx\+\_\+\+System\+\_\+\+Exported\+\_\+\+Constants}{\pageref{group___s_t_m32_h7xx___system___exported___constants}}{}
\item \contentsline{section}{STM32\+H7xx\+\_\+\+System\+\_\+\+Exported\+\_\+\+Macros}{\pageref{group___s_t_m32_h7xx___system___exported___macros}}{}
\item \contentsline{section}{STM32\+H7xx\+\_\+\+System\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group___s_t_m32_h7xx___system___exported___functions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Stm32h7xx}{\pageref{group__stm32h7xx}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Library\+\_\+configuration\+\_\+section}{\pageref{group___library__configuration__section}}{}
\item \contentsline{section}{Device\+\_\+\+Included}{\pageref{group___device___included}}{}
\item \contentsline{section}{Exported\+\_\+types}{\pageref{group___exported__types}}{}
\item \contentsline{section}{Exported\+\_\+macros}{\pageref{group___exported__macros}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{CMSIS\+\_\+\+Device}{\pageref{group___c_m_s_i_s___device}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Stm32h743xx}{\pageref{group__stm32h743xx}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Peripheral\+\_\+interrupt\+\_\+number\+\_\+definition}{\pageref{group___peripheral__interrupt__number__definition}}{}
\item \contentsline{section}{Configuration\+\_\+section\+\_\+for\+\_\+\+CMSIS}{\pageref{group___configuration__section__for___c_m_s_i_s}}{}
\item \contentsline{section}{Peripheral\+\_\+registers\+\_\+structures}{\pageref{group___peripheral__registers__structures}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Peripheral\+\_\+memory\+\_\+map}{\pageref{group___peripheral__memory__map}}{}
\item \contentsline{section}{Peripheral\+\_\+declaration}{\pageref{group___peripheral__declaration}}{}
\item \contentsline{section}{Exported\+\_\+constants}{\pageref{group___exported__constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}{\pageref{group___peripheral___registers___bits___definition}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Exported\+\_\+macros}{\pageref{group___exported__macros}}{}
\end{DoxyCompactList}
\item \contentsline{section}{STM32\+H7xx\+\_\+\+HAL\+\_\+\+Driver}{\pageref{group___s_t_m32_h7xx___h_a_l___driver}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{EXTI}{\pageref{group___e_x_t_i}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{EXTI Exported Types}{\pageref{group___e_x_t_i___exported___types}}{}
\item \contentsline{section}{EXTI Exported Constants}{\pageref{group___e_x_t_i___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{EXTI Line}{\pageref{group___e_x_t_i___line}}{}
\item \contentsline{section}{EXTI Mode}{\pageref{group___e_x_t_i___mode}}{}
\item \contentsline{section}{EXTI Trigger}{\pageref{group___e_x_t_i___trigger}}{}
\item \contentsline{section}{EXTI GPIOSel}{\pageref{group___e_x_t_i___g_p_i_o_sel}}{}
\item \contentsline{section}{EXTI Pend\+Clear Source}{\pageref{group___e_x_t_i___pend_clear___source}}{}
\end{DoxyCompactList}
\item \contentsline{section}{EXTI Exported Macros}{\pageref{group___e_x_t_i___exported___macros}}{}
\item \contentsline{section}{EXTI Private Constants}{\pageref{group___e_x_t_i___private___constants}}{}
\item \contentsline{section}{EXTI Private Macros}{\pageref{group___e_x_t_i___private___macros}}{}
\item \contentsline{section}{EXTI Exported Functions}{\pageref{group___e_x_t_i___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Configuration functions}{\pageref{group___e_x_t_i___exported___functions___group1}}{}
\item \contentsline{section}{IO operation functions}{\pageref{group___e_x_t_i___exported___functions___group2}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{SD}{\pageref{group___s_d}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{SD Exported Types}{\pageref{group___s_d___exported___types}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{SD State enumeration structure}{\pageref{group___s_d___exported___types___group1}}{}
\item \contentsline{section}{SD Card State enumeration structure}{\pageref{group___s_d___exported___types___group2}}{}
\item \contentsline{section}{SD Handle Structure definition}{\pageref{group___s_d___exported___types___group3}}{}
\item \contentsline{section}{Card Specific Data\+: CSD Register}{\pageref{group___s_d___exported___types___group4}}{}
\item \contentsline{section}{Card Identification Data\+: CID Register}{\pageref{group___s_d___exported___types___group5}}{}
\item \contentsline{section}{SD Card Status returned by ACMD13}{\pageref{group___s_d___exported___types___group6}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Exported Constants}{\pageref{group___s_d___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{SD Error status enumeration Structure definition}{\pageref{group___s_d___exported___constansts___group1}}{}
\item \contentsline{section}{SD context enumeration}{\pageref{group___s_d___exported___constansts___group2}}{}
\item \contentsline{section}{SD Supported Memory Cards}{\pageref{group___s_d___exported___constansts___group3}}{}
\item \contentsline{section}{SD Supported Version}{\pageref{group___s_d___exported___constansts___group4}}{}
\end{DoxyCompactList}
\item \contentsline{section}{SD Exported Macros}{\pageref{group___s_d___exported__macros}}{}
\item \contentsline{section}{SD Exported Functions}{\pageref{group___s_d___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Initialization and de-\/initialization functions}{\pageref{group___s_d___exported___functions___group1}}{}
\item \contentsline{section}{Input and Output operation functions}{\pageref{group___s_d___exported___functions___group2}}{}
\item \contentsline{section}{Peripheral Control functions}{\pageref{group___s_d___exported___functions___group3}}{}
\item \contentsline{section}{SD card related functions}{\pageref{group___s_d___exported___functions___group4}}{}
\item \contentsline{section}{Peripheral State and Errors functions}{\pageref{group___s_d___exported___functions___group5}}{}
\item \contentsline{section}{Perioheral Abort management}{\pageref{group___s_d___exported___functions___group6}}{}
\item \contentsline{section}{SD Private Types}{\pageref{group___s_d___private___types}}{}
\item \contentsline{section}{SD Private Defines}{\pageref{group___s_d___private___defines}}{}
\item \contentsline{section}{SD Private Variables}{\pageref{group___s_d___private___variables}}{}
\item \contentsline{section}{SD Private Constants}{\pageref{group___s_d___private___constants}}{}
\item \contentsline{section}{SD Private Macros}{\pageref{group___s_d___private___macros}}{}
\item \contentsline{section}{SD Private Functions Prototypes}{\pageref{group___s_d___private___functions___prototypes}}{}
\item \contentsline{section}{SD Private Functions}{\pageref{group___s_d___private___functions}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{FMC\+\_\+\+LL Private Macros}{\pageref{group___f_m_c___l_l___private___macros}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{FMC NOR/\+SRAM Macros}{\pageref{group___f_m_c___l_l___n_o_r___macros}}{}
\item \contentsline{section}{FMC NAND Macros}{\pageref{group___f_m_c___l_l___n_a_n_d___macros}}{}
\item \contentsline{section}{FMC NAND Interrupt}{\pageref{group___f_m_c___l_l___n_a_n_d___interrupt}}{}
\item \contentsline{section}{FMC SDRAM Interrupt}{\pageref{group___f_m_c___l_l___s_d_r_a_m___interrupt}}{}
\end{DoxyCompactList}
\item \contentsline{section}{HAL}{\pageref{group___h_a_l}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Tick Frequency}{\pageref{group___h_a_l___t_i_c_k___f_r_e_q}}{}
\item \contentsline{section}{device revision ID}{\pageref{group___r_e_v___i_d}}{}
\item \contentsline{section}{VREFBUF Voltage Scale}{\pageref{group___s_y_s_c_f_g___v_r_e_f_b_u_f___voltage_scale}}{}
\item \contentsline{section}{VREFBUF High Impedance}{\pageref{group___s_y_s_c_f_g___v_r_e_f_b_u_f___high_impedance}}{}
\item \contentsline{section}{Fast-\/mode Plus on GPIO}{\pageref{group___s_y_s_c_f_g___fast_mode_plus___g_p_i_o}}{}
\item \contentsline{section}{Ethernet Config}{\pageref{group___s_y_s_c_f_g___ethernet___config}}{}
\item \contentsline{section}{Analog Switch Config}{\pageref{group___s_y_s_c_f_g___analog___switch___config}}{}
\item \contentsline{section}{Boot Config}{\pageref{group___s_y_s_c_f_g___boot___config}}{}
\item \contentsline{section}{IOCompenstion\+Cell Config}{\pageref{group___s_y_s_c_f_g___i_o_compenstion_cell___config}}{}
\item \contentsline{section}{Event Input Config}{\pageref{group___e_x_t_i___event___input___config}}{}
\item \contentsline{section}{Swap\+Bank\+Mapping Config}{\pageref{group___f_m_c___swap_bank_mapping___config}}{}
\item \contentsline{section}{SYSCFG Exported Macros}{\pageref{group___s_y_s_c_f_g___exported___macros}}{}
\item \contentsline{section}{HAL Private Macros}{\pageref{group___h_a_l___private___macros}}{}
\item \contentsline{section}{HAL Exported Variables}{\pageref{group___h_a_l___exported___variables}}{}
\item \contentsline{section}{HAL Private Functions}{\pageref{group___h_a_l___private___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Initialization and de-\/initialization Functions}{\pageref{group___h_a_l___group1}}{}
\item \contentsline{section}{HAL Control functions}{\pageref{group___h_a_l___group2}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{ADC}{\pageref{group___a_d_c}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{ADC Exported Types}{\pageref{group___a_d_c___exported___types}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{ADC States}{\pageref{group___a_d_c___states}}{}
\end{DoxyCompactList}
\item \contentsline{section}{ADC Exported Constants}{\pageref{group___a_d_c___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{ADC Error Code}{\pageref{group___a_d_c___error___code}}{}
\item \contentsline{section}{ADC common -\/ Clock source}{\pageref{group___a_d_c___h_a_l___e_c___c_o_m_m_o_n___c_l_o_c_k___s_o_u_r_c_e}}{}
\item \contentsline{section}{ADC instance -\/ Resolution}{\pageref{group___a_d_c___h_a_l___e_c___r_e_s_o_l_u_t_i_o_n}}{}
\item \contentsline{section}{ADC sequencer scan mode}{\pageref{group___a_d_c___scan__mode}}{}
\item \contentsline{section}{ADC group regular trigger source}{\pageref{group___a_d_c__regular__external__trigger__source}}{}
\item \contentsline{section}{ADC group regular trigger edge (when external trigger is selected)}{\pageref{group___a_d_c__regular__external__trigger__edge}}{}
\item \contentsline{section}{ADC sequencer end of unitary conversion or sequence conversions}{\pageref{group___a_d_c___e_o_c_selection}}{}
\item \contentsline{section}{ADC group regular -\/ Overrun behavior on conversion data}{\pageref{group___a_d_c___h_a_l___e_c___r_e_g___o_v_r___d_a_t_a___b_e_h_a_v_i_o_r}}{}
\item \contentsline{section}{ADC group regular -\/ Sequencer ranks}{\pageref{group___a_d_c___h_a_l___e_c___r_e_g___s_e_q___r_a_n_k_s}}{}
\item \contentsline{section}{Channel -\/ Sampling time}{\pageref{group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l___s_a_m_p_l_i_n_g_t_i_m_e}}{}
\item \contentsline{section}{ADC Extended Calibration mode offset mode or linear mode}{\pageref{group___a_d_c_ex___calibration___mode}}{}
\item \contentsline{section}{ADC instance -\/ Channel number}{\pageref{group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l}}{}
\item \contentsline{section}{ADC Conversion Data Management}{\pageref{group___a_d_c___conversion_data_management}}{}
\item \contentsline{section}{Analog watchdog -\/ Analog watchdog number}{\pageref{group___a_d_c___h_a_l___e_c___a_w_d___n_u_m_b_e_r}}{}
\item \contentsline{section}{ADC Analog Watchdog Mode}{\pageref{group___a_d_c__analog__watchdog__mode}}{}
\item \contentsline{section}{Oversampling -\/ Data shift}{\pageref{group___a_d_c___h_a_l___e_c___o_v_s___s_h_i_f_t}}{}
\item \contentsline{section}{ADC Extended Oversampling left Shift}{\pageref{group___a_d_c_ex___left___bit___shift}}{}
\item \contentsline{section}{Oversampling -\/ Discontinuous mode}{\pageref{group___a_d_c___h_a_l___e_c___o_v_s___d_i_s_c_o_n_t___m_o_d_e}}{}
\item \contentsline{section}{Oversampling -\/ Oversampling scope for ADC group regular}{\pageref{group___a_d_c___h_a_l___e_c___o_v_s___s_c_o_p_e___r_e_g}}{}
\item \contentsline{section}{ADC Event type}{\pageref{group___a_d_c___event__type}}{}
\item \contentsline{section}{ADC interrupts definition}{\pageref{group___a_d_c__interrupts__definition}}{}
\item \contentsline{section}{ADC flags definition}{\pageref{group___a_d_c__flags__definition}}{}
\end{DoxyCompactList}
\item \contentsline{section}{ADC Private Macros}{\pageref{group___a_d_c___private___macros}}{}
\item \contentsline{section}{ADC Private Constants}{\pageref{group___a_d_c___private___constants}}{}
\item \contentsline{section}{ADC Exported Macros}{\pageref{group___a_d_c___exported___macros}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{HAL ADC macro to manage HAL ADC handle, IT and flags.}{\pageref{group___a_d_c___h_a_l___e_m___h_a_n_d_l_e___i_t___f_l_a_g}}{}
\item \contentsline{section}{HAL ADC helper macro}{\pageref{group___a_d_c___h_a_l___e_m___h_e_l_p_e_r___m_a_c_r_o}}{}
\end{DoxyCompactList}
\item \contentsline{section}{ADC\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group___a_d_c___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{ADC\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group1}{\pageref{group___a_d_c___exported___functions___group1}}{}
\item \contentsline{section}{ADC\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group2}{\pageref{group___a_d_c___exported___functions___group2}}{}
\item \contentsline{section}{Peripheral Control functions}{\pageref{group___a_d_c___exported___functions___group3}}{}
\item \contentsline{section}{ADC\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group4}{\pageref{group___a_d_c___exported___functions___group4}}{}
\end{DoxyCompactList}
\item \contentsline{section}{ADC Private Functions}{\pageref{group___a_d_c___private___functions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{ADCEx}{\pageref{group___a_d_c_ex}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{ADC Extended Exported Types}{\pageref{group___a_d_c_ex___exported___types}}{}
\item \contentsline{section}{ADC Extended Exported Constants}{\pageref{group___a_d_c_ex___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{ADC group injected trigger source}{\pageref{group___a_d_c__injected__external__trigger__source}}{}
\item \contentsline{section}{ADC group injected trigger edge (when external trigger is selected)}{\pageref{group___a_d_c__injected__external__trigger__edge}}{}
\item \contentsline{section}{Channel -\/ Single or differential ending}{\pageref{group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l___s_i_n_g_l_e___d_i_f_f___e_n_d_i_n_g}}{}
\item \contentsline{section}{ADC instance -\/ Offset number}{\pageref{group___a_d_c___h_a_l___e_c___o_f_f_s_e_t___n_b}}{}
\item \contentsline{section}{ADC group injected -\/ Sequencer ranks}{\pageref{group___a_d_c___i_n_j___s_e_q___r_a_n_k_s}}{}
\item \contentsline{section}{Multimode -\/ Mode}{\pageref{group___a_d_c___h_a_l___e_c___m_u_l_t_i___m_o_d_e}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{ADC Extended Dual Mode Data Formatting}{\pageref{group___a_d_c_ex___dual___mode___data___format}}{}
\item \contentsline{section}{Multimode -\/ Delay between two sampling phases}{\pageref{group___a_d_c___h_a_l___e_c___m_u_l_t_i___t_w_o_s_m_p___d_e_l_a_y}}{}
\end{DoxyCompactList}
\item \contentsline{section}{ADC instance -\/ Groups}{\pageref{group___a_d_c___h_a_l___e_c___g_r_o_u_p_s}}{}
\item \contentsline{section}{ADCx CFGR fields}{\pageref{group___a_d_c___c_f_g_r__fields}}{}
\item \contentsline{section}{ADCx SMPR1 fields}{\pageref{group___a_d_c___s_m_p_r1__fields}}{}
\item \contentsline{section}{ADCx CFGR sub fields}{\pageref{group___a_d_c___c_f_g_r__fields__2}}{}
\end{DoxyCompactList}
\item \contentsline{section}{ADC Extended Exported Macros}{\pageref{group___a_d_c_ex___exported___macro}}{}
\item \contentsline{section}{ADC Extended Private Macros}{\pageref{group___a_d_c_ex___private___macro__internal___h_a_l__driver}}{}
\item \contentsline{section}{ADCEx\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group___a_d_c_ex___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{ADCEx\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group1}{\pageref{group___a_d_c_ex___exported___functions___group1}}{}
\item \contentsline{section}{ADCEx\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group2}{\pageref{group___a_d_c_ex___exported___functions___group2}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{CORTEX}{\pageref{group___c_o_r_t_e_x}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Cortex Exported Types}{\pageref{group___c_o_r_t_e_x___exported___types}}{}
\item \contentsline{section}{CORTEX Exported Constants}{\pageref{group___c_o_r_t_e_x___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{CORTEX Preemption Priority Group}{\pageref{group___c_o_r_t_e_x___preemption___priority___group}}{}
\item \contentsline{section}{CORTEX \+\_\+\+Sys\+Tick clock source}{\pageref{group___c_o_r_t_e_x___sys_tick__clock__source}}{}
\end{DoxyCompactList}
\item \contentsline{section}{CORTEX Exported Macros}{\pageref{group___c_o_r_t_e_x___exported___macros}}{}
\item \contentsline{section}{CORTEX\+\_\+\+CPU\+\_\+\+Identifier}{\pageref{group___c_o_r_t_e_x___c_p_u___identifier}}{}
\item \contentsline{section}{CORTEX Private Macros}{\pageref{group___c_o_r_t_e_x___private___macros}}{}
\item \contentsline{section}{CORTEX\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group___c_o_r_t_e_x___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{CORTEX\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group1}{\pageref{group___c_o_r_t_e_x___exported___functions___group1}}{}
\item \contentsline{section}{CORTEX\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group2}{\pageref{group___c_o_r_t_e_x___exported___functions___group2}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{DMA}{\pageref{group___d_m_a}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{DMA Exported Types}{\pageref{group___d_m_a___exported___types}}{}
\item \contentsline{section}{DMA Exported Constants}{\pageref{group___d_m_a___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{DMA Error Code}{\pageref{group___d_m_a___error___code}}{}
\item \contentsline{section}{DMA Request selection}{\pageref{group___d_m_a___request__selection}}{}
\item \contentsline{section}{DMA Data transfer direction}{\pageref{group___d_m_a___data__transfer__direction}}{}
\item \contentsline{section}{DMA Peripheral incremented mode}{\pageref{group___d_m_a___peripheral__incremented__mode}}{}
\item \contentsline{section}{DMA Memory incremented mode}{\pageref{group___d_m_a___memory__incremented__mode}}{}
\item \contentsline{section}{DMA Peripheral data size}{\pageref{group___d_m_a___peripheral__data__size}}{}
\item \contentsline{section}{DMA Memory data size}{\pageref{group___d_m_a___memory__data__size}}{}
\item \contentsline{section}{DMA mode}{\pageref{group___d_m_a__mode}}{}
\item \contentsline{section}{DMA Priority level}{\pageref{group___d_m_a___priority__level}}{}
\item \contentsline{section}{DMA FIFO direct mode}{\pageref{group___d_m_a___f_i_f_o__direct__mode}}{}
\item \contentsline{section}{DMA FIFO threshold level}{\pageref{group___d_m_a___f_i_f_o__threshold__level}}{}
\item \contentsline{section}{DMA Memory burst}{\pageref{group___d_m_a___memory__burst}}{}
\item \contentsline{section}{DMA Peripheral burst}{\pageref{group___d_m_a___peripheral__burst}}{}
\item \contentsline{section}{DMA interrupt enable definitions}{\pageref{group___d_m_a__interrupt__enable__definitions}}{}
\item \contentsline{section}{DMA flag definitions}{\pageref{group___d_m_a__flag__definitions}}{}
\item \contentsline{section}{BDMA flag definitions}{\pageref{group___b_d_m_a__flag__definitions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{DMA Exported Macros}{\pageref{group___d_m_a___exported___macros}}{}
\item \contentsline{section}{DMA Exported Functions}{\pageref{group___d_m_a___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Initialization and de-\/initialization functions}{\pageref{group___d_m_a___exported___functions___group1}}{}
\item \contentsline{section}{I/O operation functions}{\pageref{group___d_m_a___exported___functions___group2}}{}
\item \contentsline{section}{Peripheral State functions}{\pageref{group___d_m_a___exported___functions___group3}}{}
\end{DoxyCompactList}
\item \contentsline{section}{DMA Private Constants}{\pageref{group___d_m_a___private___constants}}{}
\item \contentsline{section}{DMA Private Macros}{\pageref{group___d_m_a___private___macros}}{}
\item \contentsline{section}{DMA Private Functions}{\pageref{group___d_m_a___private___functions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{DMAEx}{\pageref{group___d_m_a_ex}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{DMAEx Exported Types}{\pageref{group___d_m_a_ex___exported___types}}{}
\item \contentsline{section}{DMA Exported Constants}{\pageref{group___d_m_a_ex___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{DMAEx MUX Sync\+Signal\+ID selection}{\pageref{group___d_m_a_ex___m_u_x___sync_signal_i_d__selection}}{}
\item \contentsline{section}{DMAEx MUX Sync\+Polarity selection}{\pageref{group___d_m_a_ex___m_u_x___sync_polarity__selection}}{}
\item \contentsline{section}{DMAEx MUX Signal\+Generator\+ID selection}{\pageref{group___d_m_a_ex___m_u_x___signal_generator_i_d__selection}}{}
\item \contentsline{section}{DMAEx MUX Request\+Genenerator\+Polarity selection}{\pageref{group___d_m_a_ex___m_u_x___request_genenerator_polarity__selection}}{}
\end{DoxyCompactList}
\item \contentsline{section}{DMAEx Exported Functions}{\pageref{group___d_m_a_ex___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Extended features functions}{\pageref{group___d_m_a_ex___exported___functions___group1}}{}
\end{DoxyCompactList}
\item \contentsline{section}{DMA Private Macros}{\pageref{group___d_m_a_ex___private___macros}}{}
\item \contentsline{section}{DMAEx Private Functions}{\pageref{group___d_m_a_ex___private___functions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{FLASH}{\pageref{group___f_l_a_s_h}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{FLASH Exported Types}{\pageref{group___f_l_a_s_h___exported___types}}{}
\item \contentsline{section}{FLASH Exported Constants}{\pageref{group___f_l_a_s_h___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{FLASH Error Code}{\pageref{group___f_l_a_s_h___error___code}}{}
\item \contentsline{section}{FLASH Type Program}{\pageref{group___f_l_a_s_h___type___program}}{}
\item \contentsline{section}{FLASH Flag definition}{\pageref{group___f_l_a_s_h___flag__definition}}{}
\item \contentsline{section}{FLASH Interrupt definition}{\pageref{group___f_l_a_s_h___interrupt__definition}}{}
\item \contentsline{section}{FLASH Keys}{\pageref{group___f_l_a_s_h___keys}}{}
\item \contentsline{section}{FLASH Sectors}{\pageref{group___f_l_a_s_h___sectors}}{}
\end{DoxyCompactList}
\item \contentsline{section}{FLASH Exported Macros}{\pageref{group___f_l_a_s_h___exported___macros}}{}
\item \contentsline{section}{FLASH Private Variables}{\pageref{group___f_l_a_s_h___private___variables}}{}
\item \contentsline{section}{FLASH Private Constants}{\pageref{group___f_l_a_s_h___private___constants}}{}
\item \contentsline{section}{FLASH Private Macros}{\pageref{group___f_l_a_s_h___private___macros}}{}
\item \contentsline{section}{FLASH Private functions}{\pageref{group___f_l_a_s_h___private___functions}}{}
\item \contentsline{section}{FLASH\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group___f_l_a_s_h___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{FLASH\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group1}{\pageref{group___f_l_a_s_h___exported___functions___group1}}{}
\item \contentsline{section}{FLASH\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group2}{\pageref{group___f_l_a_s_h___exported___functions___group2}}{}
\item \contentsline{section}{FLASH\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group3}{\pageref{group___f_l_a_s_h___exported___functions___group3}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{FLASHEx}{\pageref{group___f_l_a_s_h_ex}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{FLASH Exported Types}{\pageref{group___f_l_a_s_h_ex___exported___types}}{}
\item \contentsline{section}{FLASH Exported Constants}{\pageref{group___f_l_a_s_h_ex___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{FLASH Type Erase}{\pageref{group___f_l_a_s_h_ex___type___erase}}{}
\item \contentsline{section}{FLASH WRP State}{\pageref{group___f_l_a_s_h_ex___w_r_p___state}}{}
\item \contentsline{section}{FLASH Option Type}{\pageref{group___f_l_a_s_h_ex___option___type}}{}
\item \contentsline{section}{FLASH Option Bytes Read Protection}{\pageref{group___f_l_a_s_h_ex___option___bytes___read___protection}}{}
\item \contentsline{section}{FLASH Option Bytes IWatchdog}{\pageref{group___f_l_a_s_h_ex___option___bytes___i_watchdog}}{}
\item \contentsline{section}{FLASH Option Bytes n\+RST\+\_\+\+STOP}{\pageref{group___f_l_a_s_h_ex___option___bytes__n_r_s_t___s_t_o_p}}{}
\item \contentsline{section}{FLASH Option Bytes n\+RST\+\_\+\+STDBY}{\pageref{group___f_l_a_s_h_ex___option___bytes__n_r_s_t___s_t_d_b_y}}{}
\item \contentsline{section}{FLASH IWDG Counter Freeze in STOP}{\pageref{group___f_l_a_s_h_ex___option___bytes___i_w_d_g___f_r_e_e_z_e___s_t_o_p}}{}
\item \contentsline{section}{FLASH IWDG Counter Freeze in STANDBY}{\pageref{group___f_l_a_s_h_ex___option___bytes___i_w_d_g___f_r_e_e_z_e___s_a_n_d_b_y}}{}
\item \contentsline{section}{FLASH BOR Reset Level}{\pageref{group___f_l_a_s_h_ex___b_o_r___reset___level}}{}
\item \contentsline{section}{FLASH Boot Address}{\pageref{group___f_l_a_s_h_ex___boot___address}}{}
\item \contentsline{section}{FLASH Latency}{\pageref{group___f_l_a_s_h___latency}}{}
\item \contentsline{section}{FLASH Banks}{\pageref{group___f_l_a_s_h_ex___banks}}{}
\item \contentsline{section}{FLASHEx OB PCROP RDP}{\pageref{group___f_l_a_s_h_ex___o_b___p_c_r_o_p___r_d_p}}{}
\item \contentsline{section}{FLASH Option Bytes Write Protection}{\pageref{group___f_l_a_s_h_ex___option___bytes___write___protection}}{}
\item \contentsline{section}{FLASHEx OB SECURITY}{\pageref{group___f_l_a_s_h_ex___o_b___s_e_c_u_r_i_t_y}}{}
\item \contentsline{section}{FLASHEx OB ST RAM SIZE}{\pageref{group___f_l_a_s_h_ex___o_b___s_t___r_a_m___s_i_z_e}}{}
\item \contentsline{section}{FLASHEx OB IWDG1 SW}{\pageref{group___f_l_a_s_h_ex___o_b___i_w_d_g1___s_w}}{}
\item \contentsline{section}{FLASHEx OB NRST STOP D1}{\pageref{group___f_l_a_s_h_ex___o_b___n_r_s_t___s_t_o_p___d1}}{}
\item \contentsline{section}{FLASHEx OB NRST STDBY D1}{\pageref{group___f_l_a_s_h_ex___o_b___n_r_s_t___s_t_d_b_y___d1}}{}
\item \contentsline{section}{FLASHEx OB IOHSLV}{\pageref{group___f_l_a_s_h_ex___o_b___i_o_h_s_l_v}}{}
\item \contentsline{section}{FLASHEx OB USER Type}{\pageref{group___f_l_a_s_h_ex___o_b___u_s_e_r___type}}{}
\item \contentsline{section}{FLASHEx OB BOOT OPTION}{\pageref{group___f_l_a_s_h_ex___o_b___b_o_o_t___o_p_t_i_o_n}}{}
\item \contentsline{section}{FLASHEx OB SECURE RDP}{\pageref{group___f_l_a_s_h_ex___o_b___s_e_c_u_r_e___r_d_p}}{}
\item \contentsline{section}{FLASH CRC Selection Type}{\pageref{group___f_l_a_s_h_ex___c_r_c___selection___type}}{}
\item \contentsline{section}{FLASH CRC Burst Size}{\pageref{group___f_l_a_s_h_ex___c_r_c___burst___size}}{}
\item \contentsline{section}{FLASH Programming Delay}{\pageref{group___f_l_a_s_h_ex___programming___delay}}{}
\item \contentsline{section}{FLASH Exported Macros}{\pageref{group___f_l_a_s_h_ex___exported___macros}}{}
\item \contentsline{section}{FLASHEx Private Macros}{\pageref{group___f_l_a_s_h_ex___private___macros}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{FLASHEx Private macros to check input parameters}{\pageref{group___f_l_a_s_h_ex___i_s___f_l_a_s_h___definitions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{FLASHEx Private Functions}{\pageref{group___f_l_a_s_h_ex___private___functions}}{}
\item \contentsline{section}{FLASHEx\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group___f_l_a_s_h_ex___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{FLASHEx\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group1}{\pageref{group___f_l_a_s_h_ex___exported___functions___group1}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{GPIO}{\pageref{group___g_p_i_o}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{GPIO Exported Types}{\pageref{group___g_p_i_o___exported___types}}{}
\item \contentsline{section}{GPIO Exported Constants}{\pageref{group___g_p_i_o___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{GPIO pins define}{\pageref{group___g_p_i_o__pins__define}}{}
\item \contentsline{section}{GPIO mode define}{\pageref{group___g_p_i_o__mode__define}}{}
\item \contentsline{section}{GPIO speed define}{\pageref{group___g_p_i_o__speed__define}}{}
\item \contentsline{section}{GPIO pull define}{\pageref{group___g_p_i_o__pull__define}}{}
\end{DoxyCompactList}
\item \contentsline{section}{GPIO Exported Macros}{\pageref{group___g_p_i_o___exported___macros}}{}
\item \contentsline{section}{GPIO Private Constants}{\pageref{group___g_p_i_o___private___constants}}{}
\item \contentsline{section}{GPIO Private Macros}{\pageref{group___g_p_i_o___private___macros}}{}
\item \contentsline{section}{GPIO Private Functions}{\pageref{group___g_p_i_o___private___functions}}{}
\item \contentsline{section}{GPIO\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group___g_p_i_o___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{GPIO\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group1}{\pageref{group___g_p_i_o___exported___functions___group1}}{}
\item \contentsline{section}{GPIO\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group2}{\pageref{group___g_p_i_o___exported___functions___group2}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{HSEM}{\pageref{group___h_s_e_m}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{HSEM Exported Macros}{\pageref{group___h_s_e_m___exported___macros}}{}
\item \contentsline{section}{HSEM Exported Functions}{\pageref{group___h_s_e_m___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Take and Release functions}{\pageref{group___h_s_e_m___exported___functions___group1}}{}
\item \contentsline{section}{HSEM Set and Get Key functions}{\pageref{group___h_s_e_m___exported___functions___group2}}{}
\item \contentsline{section}{HSEM\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group3}{\pageref{group___h_s_e_m___exported___functions___group3}}{}
\end{DoxyCompactList}
\item \contentsline{section}{HSEM Private Macros}{\pageref{group___h_s_e_m___private___macros}}{}
\end{DoxyCompactList}
\item \contentsline{section}{I2C}{\pageref{group___i2_c}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{I2C Exported Types}{\pageref{group___i2_c___exported___types}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{I2C Configuration Structure definition}{\pageref{group___i2_c___configuration___structure__definition}}{}
\item \contentsline{section}{HAL state structure definition}{\pageref{group___h_a_l__state__structure__definition}}{}
\item \contentsline{section}{HAL mode structure definition}{\pageref{group___h_a_l__mode__structure__definition}}{}
\item \contentsline{section}{I2C Error Code definition}{\pageref{group___i2_c___error___code__definition}}{}
\item \contentsline{section}{I2C handle Structure definition}{\pageref{group___i2_c__handle___structure__definition}}{}
\end{DoxyCompactList}
\item \contentsline{section}{I2C Exported Constants}{\pageref{group___i2_c___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{I2C Sequential Transfer Options}{\pageref{group___i2_c___x_f_e_r_o_p_t_i_o_n_s}}{}
\item \contentsline{section}{I2C Addressing Mode}{\pageref{group___i2_c___a_d_d_r_e_s_s_i_n_g___m_o_d_e}}{}
\item \contentsline{section}{I2C Dual Addressing Mode}{\pageref{group___i2_c___d_u_a_l___a_d_d_r_e_s_s_i_n_g___m_o_d_e}}{}
\item \contentsline{section}{I2C Own Address2 Masks}{\pageref{group___i2_c___o_w_n___a_d_d_r_e_s_s2___m_a_s_k_s}}{}
\item \contentsline{section}{I2C General Call Addressing Mode}{\pageref{group___i2_c___g_e_n_e_r_a_l___c_a_l_l___a_d_d_r_e_s_s_i_n_g___m_o_d_e}}{}
\item \contentsline{section}{I2C No-\/\+Stretch Mode}{\pageref{group___i2_c___n_o_s_t_r_e_t_c_h___m_o_d_e}}{}
\item \contentsline{section}{I2C Memory Address Size}{\pageref{group___i2_c___m_e_m_o_r_y___a_d_d_r_e_s_s___s_i_z_e}}{}
\item \contentsline{section}{I2C Transfer Direction Master Point of View}{\pageref{group___i2_c___x_f_e_r_d_i_r_e_c_t_i_o_n}}{}
\item \contentsline{section}{I2C Reload End Mode}{\pageref{group___i2_c___r_e_l_o_a_d___e_n_d___m_o_d_e}}{}
\item \contentsline{section}{I2C Start or Stop Mode}{\pageref{group___i2_c___s_t_a_r_t___s_t_o_p___m_o_d_e}}{}
\item \contentsline{section}{I2C Interrupt configuration definition}{\pageref{group___i2_c___interrupt__configuration__definition}}{}
\item \contentsline{section}{I2C Flag definition}{\pageref{group___i2_c___flag__definition}}{}
\end{DoxyCompactList}
\item \contentsline{section}{I2C Exported Macros}{\pageref{group___i2_c___exported___macros}}{}
\item \contentsline{section}{I2C Private Constants}{\pageref{group___i2_c___private___constants}}{}
\item \contentsline{section}{I2C Private Macros}{\pageref{group___i2_c___private___macro}}{}
\item \contentsline{section}{I2C Private Functions}{\pageref{group___i2_c___private___functions}}{}
\item \contentsline{section}{I2\+C\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group___i2_c___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Initialization and de-\/initialization functions}{\pageref{group___i2_c___exported___functions___group1}}{}
\item \contentsline{section}{Input and Output operation functions}{\pageref{group___i2_c___exported___functions___group2}}{}
\item \contentsline{section}{IRQ Handler and Callbacks}{\pageref{group___i2_c___i_r_q___handler__and___callbacks}}{}
\item \contentsline{section}{Peripheral State, Mode and Error functions}{\pageref{group___i2_c___exported___functions___group3}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{I2\+CEx}{\pageref{group___i2_c_ex}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{I2C Extended Exported Constants}{\pageref{group___i2_c_ex___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{I2C Extended Analog Filter}{\pageref{group___i2_c_ex___analog___filter}}{}
\item \contentsline{section}{I2C Extended Fast Mode Plus}{\pageref{group___i2_c_ex___fast_mode_plus}}{}
\end{DoxyCompactList}
\item \contentsline{section}{I2C Extended Exported Macros}{\pageref{group___i2_c_ex___exported___macros}}{}
\item \contentsline{section}{I2C Extended Private Constants}{\pageref{group___i2_c_ex___private___constants}}{}
\item \contentsline{section}{I2C Extended Private Macros}{\pageref{group___i2_c_ex___private___macro}}{}
\item \contentsline{section}{I2C Extended Private Functions}{\pageref{group___i2_c_ex___private___functions}}{}
\item \contentsline{section}{I2C Extended Exported Functions}{\pageref{group___i2_c_ex___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{I2C Extended Filter Mode Functions}{\pageref{group___i2_c_ex___exported___functions___group1}}{}
\item \contentsline{section}{I2C Extended Wake\+Up Mode Functions}{\pageref{group___i2_c_ex___exported___functions___group2}}{}
\item \contentsline{section}{I2C Extended Fast\+Mode\+Plus Functions}{\pageref{group___i2_c_ex___exported___functions___group3}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{MDMA}{\pageref{group___m_d_m_a}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{MDMA Exported Types}{\pageref{group___m_d_m_a___exported___types}}{}
\item \contentsline{section}{MDMA Exported Constants}{\pageref{group___m_d_m_a___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{MDMA Error Codes}{\pageref{group___m_d_m_a___error___codes}}{}
\item \contentsline{section}{MDMA Request selection}{\pageref{group___m_d_m_a___request__selection}}{}
\item \contentsline{section}{MDMA Transfer Trigger Mode}{\pageref{group___m_d_m_a___transfer___trigger_mode}}{}
\item \contentsline{section}{MDMA Priority level}{\pageref{group___m_d_m_a___priority__level}}{}
\item \contentsline{section}{MDMA Endianness}{\pageref{group___m_d_m_a___endianness}}{}
\item \contentsline{section}{MDMA Source increment mode}{\pageref{group___m_d_m_a___source__increment__mode}}{}
\item \contentsline{section}{MDMA Destination increment mode}{\pageref{group___m_d_m_a___destination__increment__mode}}{}
\item \contentsline{section}{MDMA Source data size}{\pageref{group___m_d_m_a___source__data__size}}{}
\item \contentsline{section}{MDMA Destination data size}{\pageref{group___m_d_m_a___destination__data__size}}{}
\item \contentsline{section}{MDMA data alignment}{\pageref{group___m_d_m_a__data___alignment}}{}
\item \contentsline{section}{MDMA Source burst}{\pageref{group___m_d_m_a___source__burst}}{}
\item \contentsline{section}{MDMA Destination burst}{\pageref{group___m_d_m_a___destination__burst}}{}
\item \contentsline{section}{MDMA interrupt enable definitions}{\pageref{group___m_d_m_a__interrupt__enable__definitions}}{}
\item \contentsline{section}{MDMA flag definitions}{\pageref{group___m_d_m_a__flag__definitions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{MDMA Exported Macros}{\pageref{group___m_d_m_a___exported___macros}}{}
\item \contentsline{section}{MDMA Exported Functions}{\pageref{group___m_d_m_a___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Initialization and de-\/initialization functions}{\pageref{group___m_d_m_a___exported___functions___group1}}{}
\item \contentsline{section}{Linked List operation functions}{\pageref{group___m_d_m_a___exported___functions___group2}}{}
\item \contentsline{section}{I/O operation functions}{\pageref{group___m_d_m_a___exported___functions___group3}}{}
\item \contentsline{section}{Peripheral State functions}{\pageref{group___m_d_m_a___exported___functions___group4}}{}
\end{DoxyCompactList}
\item \contentsline{section}{MDMA Private Types}{\pageref{group___m_d_m_a___private___types}}{}
\item \contentsline{section}{MDMA Private Defines}{\pageref{group___m_d_m_a___private___defines}}{}
\item \contentsline{section}{MDMA Private Variables}{\pageref{group___m_d_m_a___private___variables}}{}
\item \contentsline{section}{MDMA Private Constants}{\pageref{group___m_d_m_a___private___constants}}{}
\item \contentsline{section}{MDMA Private Macros}{\pageref{group___m_d_m_a___private___macros}}{}
\item \contentsline{section}{MDMA Private Functions Prototypes}{\pageref{group___m_d_m_a___private___functions___prototypes}}{}
\item \contentsline{section}{MDMA Private Functions}{\pageref{group___m_d_m_a___private___functions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{PCD}{\pageref{group___p_c_d}}{}
\item \contentsline{section}{PCDEx}{\pageref{group___p_c_d_ex}}{}
\item \contentsline{section}{PWR}{\pageref{group___p_w_r}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{PWR Exported Types}{\pageref{group___p_w_r___exported___types}}{}
\item \contentsline{section}{PWR Exported Constants}{\pageref{group___p_w_r___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{PWR PVD detection level}{\pageref{group___p_w_r___p_v_d__detection__level}}{}
\item \contentsline{section}{PWR PVD Mode}{\pageref{group___p_w_r___p_v_d___mode}}{}
\item \contentsline{section}{PWR Regulator state in SLEEP/\+STOP mode}{\pageref{group___p_w_r___regulator__state__in___s_t_o_p__mode}}{}
\item \contentsline{section}{PWR SLEEP mode entry}{\pageref{group___p_w_r___s_l_e_e_p__mode__entry}}{}
\item \contentsline{section}{PWR STOP mode entry}{\pageref{group___p_w_r___s_t_o_p__mode__entry}}{}
\item \contentsline{section}{PWR Regulator Voltage Scale}{\pageref{group___p_w_r___regulator___voltage___scale}}{}
\item \contentsline{section}{PWR Flag}{\pageref{group___p_w_r___flag}}{}
\item \contentsline{section}{PWR Enable WUP Mask}{\pageref{group___p_w_r___e_n_a_b_l_e___w_u_p___mask}}{}
\end{DoxyCompactList}
\item \contentsline{section}{PWR Exported Macro}{\pageref{group___p_w_r___exported___macro}}{}
\item \contentsline{section}{PWR Private Constants}{\pageref{group___p_w_r___private___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{PWR PVD EXTI Line}{\pageref{group___p_w_r___p_v_d___e_x_t_i___line}}{}
\end{DoxyCompactList}
\item \contentsline{section}{PWR Private Macros}{\pageref{group___p_w_r___private___macros}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{PWR Private macros to check input parameters}{\pageref{group___p_w_r___i_s___p_w_r___definitions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{PWR Exported Functions}{\pageref{group___p_w_r___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Initialization and De-\/\+Initialization Functions}{\pageref{group___p_w_r___exported___functions___group1}}{}
\item \contentsline{section}{Peripheral Control Functions}{\pageref{group___p_w_r___exported___functions___group2}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{PWREx}{\pageref{group___p_w_r_ex}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{PWREx Exported Types}{\pageref{group___p_w_r_ex___exported___types}}{}
\item \contentsline{section}{PWREx Exported Constants}{\pageref{group___p_w_r_ex___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{PWREx Wake-\/\+Up Pins}{\pageref{group___p_w_r_ex___wake_up___pins}}{}
\item \contentsline{section}{PWREx Pin Polarity configuration}{\pageref{group___p_w_r_ex___p_i_n___polarity}}{}
\item \contentsline{section}{PWREx Pin Pull configuration}{\pageref{group___p_w_r_ex___p_i_n___pull}}{}
\item \contentsline{section}{PWREx Wakeup Pins Flags.}{\pageref{group___p_w_r_ex___wakeup___pins___flags}}{}
\item \contentsline{section}{PWREx Domains definition}{\pageref{group___p_w_r_ex___domains}}{}
\item \contentsline{section}{PWREx Domain Flags definition}{\pageref{group___p_w_r_ex___domain___flags}}{}
\item \contentsline{section}{PWREx D3 Domain State}{\pageref{group___p_w_r_ex___d3___state}}{}
\item \contentsline{section}{PWREx Supply configuration}{\pageref{group___p_w_r_ex___supply__configuration}}{}
\item \contentsline{section}{PWREx AVD detection level}{\pageref{group___p_w_r_ex___a_v_d__detection__level}}{}
\item \contentsline{section}{PWREx AVD Mode}{\pageref{group___p_w_r_ex___a_v_d___mode}}{}
\item \contentsline{section}{PWREx Regulator Voltage Scale}{\pageref{group___p_w_r_ex___regulator___voltage___scale}}{}
\item \contentsline{section}{PWR battery charging resistor selection}{\pageref{group___p_w_r_ex___v_b_a_t___battery___charging___resistor}}{}
\item \contentsline{section}{PWREx VBAT Thresholds}{\pageref{group___p_w_r_ex___v_b_a_t___thresholds}}{}
\item \contentsline{section}{PWREx Temperature Thresholds}{\pageref{group___p_w_r_ex___t_e_m_p___thresholds}}{}
\item \contentsline{section}{PWREx AVD EXTI Line 16}{\pageref{group___p_w_r_ex___a_v_d___e_x_t_i___line}}{}
\end{DoxyCompactList}
\item \contentsline{section}{PWREx Exported Macro}{\pageref{group___p_w_r_ex___exported___macro}}{}
\item \contentsline{section}{PWREx Private Macros}{\pageref{group___p_w_r_ex___private___macros}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{PWREx Private macros to check input parameters}{\pageref{group___p_w_r_ex___i_s___p_w_r___definitions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{PWREx Exported Functions}{\pageref{group___p_w_r_ex___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Power Supply Control Functions}{\pageref{group___p_w_r_ex___exported___functions___group1}}{}
\item \contentsline{section}{Low Power Control Functions}{\pageref{group___p_w_r_ex___exported___functions___group2}}{}
\item \contentsline{section}{Peripherals control functions}{\pageref{group___p_w_r_ex___exported___functions___group3}}{}
\item \contentsline{section}{Power Monitoring functions}{\pageref{group___p_w_r_ex___exported___functions___group4}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{RCC}{\pageref{group___r_c_c}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{RCC Exported Types}{\pageref{group___r_c_c___exported___types}}{}
\item \contentsline{section}{RCC Exported Constants}{\pageref{group___r_c_c___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{RCC Oscillator Type}{\pageref{group___r_c_c___oscillator___type}}{}
\item \contentsline{section}{RCC HSE Config}{\pageref{group___r_c_c___h_s_e___config}}{}
\item \contentsline{section}{RCC LSE Config}{\pageref{group___r_c_c___l_s_e___config}}{}
\item \contentsline{section}{RCC HSI Config}{\pageref{group___r_c_c___h_s_i___config}}{}
\item \contentsline{section}{RCC HSI48 Config}{\pageref{group___r_c_c___h_s_i48___config}}{}
\item \contentsline{section}{RCC LSI Config}{\pageref{group___r_c_c___l_s_i___config}}{}
\item \contentsline{section}{RCC CSI Config}{\pageref{group___r_c_c___c_s_i___config}}{}
\item \contentsline{section}{RCC PLL Config}{\pageref{group___r_c_c___p_l_l___config}}{}
\item \contentsline{section}{RCC PLL Clock Source}{\pageref{group___r_c_c___p_l_l___clock___source}}{}
\item \contentsline{section}{RCC PLL Clock Output}{\pageref{group___r_c_c___p_l_l___clock___output}}{}
\item \contentsline{section}{RCC PLL1 VCI Range}{\pageref{group___r_c_c___p_l_l1___v_c_i___range}}{}
\item \contentsline{section}{RCC PLL1 VCO Range}{\pageref{group___r_c_c___p_l_l1___v_c_o___range}}{}
\item \contentsline{section}{RCC System Clock Type}{\pageref{group___r_c_c___system___clock___type}}{}
\item \contentsline{section}{RCC System Clock Source}{\pageref{group___r_c_c___system___clock___source}}{}
\item \contentsline{section}{System Clock Source Status}{\pageref{group___r_c_c___system___clock___source___status}}{}
\item \contentsline{section}{RCC SYS Clock Source}{\pageref{group___r_c_c___s_y_s___clock___source}}{}
\item \contentsline{section}{RCC HCLK Clock Source}{\pageref{group___r_c_c___h_c_l_k___clock___source}}{}
\item \contentsline{section}{RCC APB3 Clock Source}{\pageref{group___r_c_c___a_p_b3___clock___source}}{}
\item \contentsline{section}{RCC APB1 Clock Source}{\pageref{group___r_c_c___a_p_b1___clock___source}}{}
\item \contentsline{section}{RCC APB2 Clock Source}{\pageref{group___r_c_c___a_p_b2___clock___source}}{}
\item \contentsline{section}{RCC APB4 Clock Source}{\pageref{group___r_c_c___a_p_b4___clock___source}}{}
\item \contentsline{section}{RCC RTC Clock Source}{\pageref{group___r_c_c___r_t_c___clock___source}}{}
\item \contentsline{section}{RCC MCO Index}{\pageref{group___r_c_c___m_c_o___index}}{}
\item \contentsline{section}{RCC MCO1 Clock Source}{\pageref{group___r_c_c___m_c_o1___clock___source}}{}
\item \contentsline{section}{RCC MCO2 Clock Source}{\pageref{group___r_c_c___m_c_o2___clock___source}}{}
\item \contentsline{section}{RCC MCOx Clock Prescaler}{\pageref{group___r_c_c___m_c_ox___clock___prescaler}}{}
\item \contentsline{section}{RCC Interrupt}{\pageref{group___r_c_c___interrupt}}{}
\item \contentsline{section}{RCC Flag}{\pageref{group___r_c_c___flag}}{}
\item \contentsline{section}{LSE Drive Config}{\pageref{group___r_c_c___l_s_e_drive___config}}{}
\item \contentsline{section}{RCC Stop Wake\+Up\+Clock}{\pageref{group___r_c_c___stop___wake_up_clock}}{}
\item \contentsline{section}{RCC Stop Kernel\+Wake\+Up\+Clock}{\pageref{group___r_c_c___stop___kernel_wake_up_clock}}{}
\end{DoxyCompactList}
\item \contentsline{section}{RCC Exported Macros}{\pageref{group___r_c_c___exported___macros}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{LSE Configuration}{\pageref{group___r_c_c___l_s_e___configuration}}{}
\item \contentsline{section}{RCC Extended MCOx Clock Config}{\pageref{group___r_c_c_ex___m_c_ox___clock___config}}{}
\item \contentsline{section}{Flags Interrupts Management}{\pageref{group___r_c_c___flags___interrupts___management}}{}
\end{DoxyCompactList}
\item \contentsline{section}{RCC Private Constants}{\pageref{group___r_c_c___private___constants}}{}
\item \contentsline{section}{RCC\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group___r_c_c___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{RCC\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group1}{\pageref{group___r_c_c___exported___functions___group1}}{}
\item \contentsline{section}{RCC\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group2}{\pageref{group___r_c_c___exported___functions___group2}}{}
\end{DoxyCompactList}
\item \contentsline{section}{RCC Private Macros}{\pageref{group___r_c_c___private___macros}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{RCC Private macros to check input parameters}{\pageref{group___r_c_c___i_s___r_c_c___definitions}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{RCCEx}{\pageref{group___r_c_c_ex}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{RCCEx Exported Types}{\pageref{group___r_c_c_ex___exported___types}}{}
\item \contentsline{section}{RCCEx Exported Constants}{\pageref{group___r_c_c_ex___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{RCCEx Periph Clock Selection}{\pageref{group___r_c_c_ex___periph___clock___selection}}{}
\item \contentsline{section}{RCC PLL2 Clock Output}{\pageref{group___r_c_c___p_l_l2___clock___output}}{}
\item \contentsline{section}{RCC PLL3 Clock Output}{\pageref{group___r_c_c___p_l_l3___clock___output}}{}
\item \contentsline{section}{RCC PLL2 VCI Range}{\pageref{group___r_c_c___p_l_l2___v_c_i___range}}{}
\item \contentsline{section}{RCC PLL2 VCO Range}{\pageref{group___r_c_c___p_l_l2___v_c_o___range}}{}
\item \contentsline{section}{RCC PLL3 VCI Range}{\pageref{group___r_c_c___p_l_l3___v_c_i___range}}{}
\item \contentsline{section}{RCC PLL3 VCO Range}{\pageref{group___r_c_c___p_l_l3___v_c_o___range}}{}
\item \contentsline{section}{RCCEx USART1/6 Clock Source}{\pageref{group___r_c_c_ex___u_s_a_r_t16___clock___source}}{}
\item \contentsline{section}{RCCEx USART1 Clock Source}{\pageref{group___r_c_c_ex___u_s_a_r_t1___clock___source}}{}
\item \contentsline{section}{RCCEx USART6 Clock Source}{\pageref{group___r_c_c_ex___u_s_a_r_t6___clock___source}}{}
\item \contentsline{section}{RCCEx USART2/3/4/5/7/8 Clock Source}{\pageref{group___r_c_c_ex___u_s_a_r_t234578___clock___source}}{}
\item \contentsline{section}{RCCEx USART2 Clock Source}{\pageref{group___r_c_c_ex___u_s_a_r_t2___clock___source}}{}
\item \contentsline{section}{RCCEx USART3 Clock Source}{\pageref{group___r_c_c_ex___u_s_a_r_t3___clock___source}}{}
\item \contentsline{section}{RCCEx UART4 Clock Source}{\pageref{group___r_c_c_ex___u_a_r_t4___clock___source}}{}
\item \contentsline{section}{RCCEx UART5 Clock Source}{\pageref{group___r_c_c_ex___u_a_r_t5___clock___source}}{}
\item \contentsline{section}{RCCEx UART7 Clock Source}{\pageref{group___r_c_c_ex___u_a_r_t7___clock___source}}{}
\item \contentsline{section}{RCCEx UART8 Clock Source}{\pageref{group___r_c_c_ex___u_a_r_t8___clock___source}}{}
\item \contentsline{section}{RCCEx LPUART1 Clock Source}{\pageref{group___r_c_c_ex___l_p_u_a_r_t1___clock___source}}{}
\item \contentsline{section}{RCCEx I2\+C1/2/3/5 Clock Source}{\pageref{group___r_c_c_ex___i2_c1235___clock___source}}{}
\item \contentsline{section}{RCCEx I2\+C1 Clock Source}{\pageref{group___r_c_c_ex___i2_c1___clock___source}}{}
\item \contentsline{section}{RCCEx I2\+C2 Clock Source}{\pageref{group___r_c_c_ex___i2_c2___clock___source}}{}
\item \contentsline{section}{RCCEx I2\+C3 Clock Source}{\pageref{group___r_c_c_ex___i2_c3___clock___source}}{}
\item \contentsline{section}{RCCEx I2\+C4 Clock Source}{\pageref{group___r_c_c_ex___i2_c4___clock___source}}{}
\item \contentsline{section}{RCCEx RNG Clock Source}{\pageref{group___r_c_c_ex___r_n_g___clock___source}}{}
\item \contentsline{section}{RCCEx USB Clock Source}{\pageref{group___r_c_c_ex___u_s_b___clock___source}}{}
\item \contentsline{section}{SAI1 Clock Source}{\pageref{group___r_c_c_ex___s_a_i1___clock___source}}{}
\item \contentsline{section}{SPI1/2/3 Clock Source}{\pageref{group___r_c_c_ex___s_p_i123___clock___source}}{}
\item \contentsline{section}{SPI1 Clock Source}{\pageref{group___r_c_c_ex___s_p_i1___clock___source}}{}
\item \contentsline{section}{SPI2 Clock Source}{\pageref{group___r_c_c_ex___s_p_i2___clock___source}}{}
\item \contentsline{section}{SPI3 Clock Source}{\pageref{group___r_c_c_ex___s_p_i3___clock___source}}{}
\item \contentsline{section}{SPI4/5 Clock Source}{\pageref{group___r_c_c_ex___s_p_i45___clock___source}}{}
\item \contentsline{section}{SPI4 Clock Source}{\pageref{group___r_c_c_ex___s_p_i4___clock___source}}{}
\item \contentsline{section}{SPI5 Clock Source}{\pageref{group___r_c_c_ex___s_p_i5___clock___source}}{}
\item \contentsline{section}{SPI6 Clock Source}{\pageref{group___r_c_c_ex___s_p_i6___clock___source}}{}
\item \contentsline{section}{RCCEx LPTIM1 Clock Source}{\pageref{group___r_c_c_ex___l_p_t_i_m1___clock___source}}{}
\item \contentsline{section}{RCCEx LPTIM2 Clock Source}{\pageref{group___r_c_c_ex___l_p_t_i_m2___clock___source}}{}
\item \contentsline{section}{RCCEx LPTIM3/4/5 Clock Source}{\pageref{group___r_c_c_ex___l_p_t_i_m345___clock___source}}{}
\item \contentsline{section}{RCCEx LPTIM3 Clock Source}{\pageref{group___r_c_c_ex___l_p_t_i_m3___clock___source}}{}
\item \contentsline{section}{RCCEx FMC Clock Source}{\pageref{group___r_c_c_ex___f_m_c___clock___source}}{}
\item \contentsline{section}{RCCEx SDMMC Clock Source}{\pageref{group___r_c_c_ex___s_d_m_m_c___clock___source}}{}
\item \contentsline{section}{RCCEx ADC Clock Source}{\pageref{group___r_c_c_ex___a_d_c___clock___source}}{}
\item \contentsline{section}{RCCEx SWPMI1 Clock Source}{\pageref{group___r_c_c_ex___s_w_p_m_i1___clock___source}}{}
\item \contentsline{section}{RCCEx DFSDM1 Clock Source}{\pageref{group___r_c_c_ex___d_f_s_d_m1___clock___source}}{}
\item \contentsline{section}{RCCEx SPDIFRX Clock Source}{\pageref{group___r_c_c_ex___s_p_d_i_f_r_x___clock___source}}{}
\item \contentsline{section}{RCCEx CEC Clock Source}{\pageref{group___r_c_c_ex___c_e_c___clock___source}}{}
\item \contentsline{section}{RCCEx CLKP Clock Source}{\pageref{group___r_c_c_ex___c_l_k_p___clock___source}}{}
\item \contentsline{section}{RCCEx TIM Prescaler Selection}{\pageref{group___r_c_c_ex___t_i_m___prescaler___selection}}{}
\item \contentsline{section}{RCCEx RCC WWDGx}{\pageref{group___r_c_c_ex___r_c_c___w_w_d_gx}}{}
\item \contentsline{section}{RCC LSE CSS external interrupt line}{\pageref{group___r_c_c_ex___e_x_t_i___l_i_n_e___l_s_e_c_s_s}}{}
\item \contentsline{section}{RCCEx CRS Status}{\pageref{group___r_c_c_ex___c_r_s___status}}{}
\item \contentsline{section}{RCCEx CRS Synchro\+Source}{\pageref{group___r_c_c_ex___c_r_s___synchro_source}}{}
\item \contentsline{section}{RCCEx CRS Synchro\+Divider}{\pageref{group___r_c_c_ex___c_r_s___synchro_divider}}{}
\item \contentsline{section}{RCCEx CRS Synchro\+Polarity}{\pageref{group___r_c_c_ex___c_r_s___synchro_polarity}}{}
\item \contentsline{section}{RCCEx CRS Reload\+Value\+Default}{\pageref{group___r_c_c_ex___c_r_s___reload_value_default}}{}
\item \contentsline{section}{RCCEx CRS Error\+Limit\+Default}{\pageref{group___r_c_c_ex___c_r_s___error_limit_default}}{}
\item \contentsline{section}{RCCEx CRS HSI48\+Calibration\+Default}{\pageref{group___r_c_c_ex___c_r_s___h_s_i48_calibration_default}}{}
\item \contentsline{section}{RCCEx CRS Freq\+Error\+Direction}{\pageref{group___r_c_c_ex___c_r_s___freq_error_direction}}{}
\item \contentsline{section}{RCCEx CRS Interrupt Sources}{\pageref{group___r_c_c_ex___c_r_s___interrupt___sources}}{}
\item \contentsline{section}{RCCEx CRS Flags}{\pageref{group___r_c_c_ex___c_r_s___flags}}{}
\end{DoxyCompactList}
\item \contentsline{section}{RCCEx Exported Macros}{\pageref{group___r_c_c_ex___exported___macros}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{RCCEx CRS Extended Features}{\pageref{group___r_c_c_ex___c_r_s___extended___features}}{}
\end{DoxyCompactList}
\item \contentsline{section}{RCCEx\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group___r_c_c_ex___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{RCCEx\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group1}{\pageref{group___r_c_c_ex___exported___functions___group1}}{}
\item \contentsline{section}{RCCEx\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group2}{\pageref{group___r_c_c_ex___exported___functions___group2}}{}
\item \contentsline{section}{RCCEx\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group3}{\pageref{group___r_c_c_ex___exported___functions___group3}}{}
\end{DoxyCompactList}
\item \contentsline{section}{RCCEx Private Macros}{\pageref{group___r_c_c_ex___private___macros}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{RCC Private macros to check input parameters}{\pageref{group___r_c_c_ex___i_s___r_c_c___definitions}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{SDEx}{\pageref{group___s_d_ex}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{SDEx Exported Types}{\pageref{group___s_d_ex___exported___types}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{SD Card Internal DMA Buffer structure}{\pageref{group___s_d_ex___exported___types___group1}}{}
\end{DoxyCompactList}
\item \contentsline{section}{SDEx Exported Functions}{\pageref{group___s_d_ex___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Multi\+Buffer functions}{\pageref{group___s_d_ex___exported___functions___group1}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{SPI}{\pageref{group___s_p_i}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{SPI Exported Types}{\pageref{group___s_p_i___exported___types}}{}
\item \contentsline{section}{SPI Exported Constants}{\pageref{group___s_p_i___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{SPI FIFO Type}{\pageref{group___s_p_i___f_i_f_o___type}}{}
\item \contentsline{section}{SPI Error Codes}{\pageref{group___s_p_i___error___code}}{}
\item \contentsline{section}{SPI Mode}{\pageref{group___s_p_i___mode}}{}
\item \contentsline{section}{SPI Direction Mode}{\pageref{group___s_p_i___direction}}{}
\item \contentsline{section}{SPI Data Size}{\pageref{group___s_p_i___data___size}}{}
\item \contentsline{section}{SPI Clock Polarity}{\pageref{group___s_p_i___clock___polarity}}{}
\item \contentsline{section}{SPI Clock Phase}{\pageref{group___s_p_i___clock___phase}}{}
\item \contentsline{section}{SPI Slave Select Management}{\pageref{group___s_p_i___slave___select___management}}{}
\item \contentsline{section}{SPI NSS Pulse Mode}{\pageref{group___s_p_i___n_s_s_p___mode}}{}
\item \contentsline{section}{SPI Baud\+Rate Prescaler}{\pageref{group___s_p_i___baud_rate___prescaler}}{}
\item \contentsline{section}{SPI MSB LSB Transmission}{\pageref{group___s_p_i___m_s_b___l_s_b___transmission}}{}
\item \contentsline{section}{SPI TI Mode}{\pageref{group___s_p_i___t_i___mode}}{}
\item \contentsline{section}{SPI CRC Calculation}{\pageref{group___s_p_i___c_r_c___calculation}}{}
\item \contentsline{section}{SPI CRC Length}{\pageref{group___s_p_i___c_r_c__length}}{}
\item \contentsline{section}{SPI Fifo Threshold}{\pageref{group___s_p_i___fifo___threshold}}{}
\item \contentsline{section}{SPI CRC Calculation Initialization Pattern}{\pageref{group___s_p_i___c_r_c___calculation___initialization___pattern}}{}
\item \contentsline{section}{SPI NSS Polarity}{\pageref{group___s_p_i___n_s_s___polarity}}{}
\item \contentsline{section}{Keep IO State}{\pageref{group___s_p_i___master___keep___i_o___state}}{}
\item \contentsline{section}{Control SPI IO Swap}{\pageref{group___s_p_i___i_o___swap}}{}
\item \contentsline{section}{SPI Master SS Idleness}{\pageref{group___s_p_i___master___s_s___idleness}}{}
\item \contentsline{section}{SPI Master Inter-\/\+Data Idleness}{\pageref{group___s_p_i___master___inter_data___idleness}}{}
\item \contentsline{section}{SPI Master Receiver Auto\+Suspend}{\pageref{group___s_p_i___master___r_x___auto_suspend}}{}
\item \contentsline{section}{SPI Underrun Detection}{\pageref{group___s_p_i___underrun___detection}}{}
\item \contentsline{section}{SPI Underrun Behavior}{\pageref{group___s_p_i___underrun___behaviour}}{}
\item \contentsline{section}{SPI Interrupt Definition}{\pageref{group___s_p_i___interrupt__definition}}{}
\item \contentsline{section}{SPI Flags Definition}{\pageref{group___s_p_i___flags__definition}}{}
\item \contentsline{section}{SPI Reception FIFO Status Level}{\pageref{group___s_p_i__reception__fifo__status__level}}{}
\end{DoxyCompactList}
\item \contentsline{section}{SPI Exported Macros}{\pageref{group___s_p_i___exported___macros}}{}
\item \contentsline{section}{SPI Private Macros}{\pageref{group___s_p_i___private___macros}}{}
\item \contentsline{section}{SPI\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group___s_p_i___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Initialization and de-\/initialization functions}{\pageref{group___s_p_i___exported___functions___group1}}{}
\item \contentsline{section}{IO operation functions}{\pageref{group___s_p_i___exported___functions___group2}}{}
\item \contentsline{section}{Peripheral State and Errors functions}{\pageref{group___s_p_i___exported___functions___group3}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{SPIEx}{\pageref{group___s_p_i_ex}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{SPIEx\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group___s_p_i_ex___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{SPIEx\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group1}{\pageref{group___s_p_i_ex___exported___functions___group1}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{TIM}{\pageref{group___t_i_m}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{TIM Exported Types}{\pageref{group___t_i_m___exported___types}}{}
\item \contentsline{section}{TIM Exported Constants}{\pageref{group___t_i_m___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{TIM Clear Input Source}{\pageref{group___t_i_m___clear_input___source}}{}
\item \contentsline{section}{TIM DMA Base Address}{\pageref{group___t_i_m___d_m_a___base__address}}{}
\item \contentsline{section}{TIM Event Source}{\pageref{group___t_i_m___event___source}}{}
\item \contentsline{section}{TIM Input Channel polarity}{\pageref{group___t_i_m___input___channel___polarity}}{}
\item \contentsline{section}{TIM ETR Polarity}{\pageref{group___t_i_m___e_t_r___polarity}}{}
\item \contentsline{section}{TIM ETR Prescaler}{\pageref{group___t_i_m___e_t_r___prescaler}}{}
\item \contentsline{section}{TIM Counter Mode}{\pageref{group___t_i_m___counter___mode}}{}
\item \contentsline{section}{TIM Update Interrupt Flag Remap}{\pageref{group___t_i_m___update___interrupt___flag___remap}}{}
\item \contentsline{section}{TIM Clock Division}{\pageref{group___t_i_m___clock_division}}{}
\item \contentsline{section}{TIM Output Compare State}{\pageref{group___t_i_m___output___compare___state}}{}
\item \contentsline{section}{TIM Auto-\/\+Reload Preload}{\pageref{group___t_i_m___auto_reload_preload}}{}
\item \contentsline{section}{TIM Output Fast State}{\pageref{group___t_i_m___output___fast___state}}{}
\item \contentsline{section}{TIM Complementary Output Compare State}{\pageref{group___t_i_m___output___compare___n___state}}{}
\item \contentsline{section}{TIM Output Compare Polarity}{\pageref{group___t_i_m___output___compare___polarity}}{}
\item \contentsline{section}{TIM Complementary Output Compare Polarity}{\pageref{group___t_i_m___output___compare___n___polarity}}{}
\item \contentsline{section}{TIM Output Compare Idle State}{\pageref{group___t_i_m___output___compare___idle___state}}{}
\item \contentsline{section}{TIM Complementary Output Compare Idle State}{\pageref{group___t_i_m___output___compare___n___idle___state}}{}
\item \contentsline{section}{TIM Input Capture Polarity}{\pageref{group___t_i_m___input___capture___polarity}}{}
\item \contentsline{section}{TIM Encoder Input Polarity}{\pageref{group___t_i_m___encoder___input___polarity}}{}
\item \contentsline{section}{TIM Input Capture Selection}{\pageref{group___t_i_m___input___capture___selection}}{}
\item \contentsline{section}{TIM Input Capture Prescaler}{\pageref{group___t_i_m___input___capture___prescaler}}{}
\item \contentsline{section}{TIM One Pulse Mode}{\pageref{group___t_i_m___one___pulse___mode}}{}
\item \contentsline{section}{TIM Encoder Mode}{\pageref{group___t_i_m___encoder___mode}}{}
\item \contentsline{section}{TIM interrupt Definition}{\pageref{group___t_i_m___interrupt__definition}}{}
\item \contentsline{section}{TIM Commutation Source}{\pageref{group___t_i_m___commutation___source}}{}
\item \contentsline{section}{TIM DMA Sources}{\pageref{group___t_i_m___d_m_a__sources}}{}
\item \contentsline{section}{TIM Flag Definition}{\pageref{group___t_i_m___flag__definition}}{}
\item \contentsline{section}{TIM Channel}{\pageref{group___t_i_m___channel}}{}
\item \contentsline{section}{TIM Clock Source}{\pageref{group___t_i_m___clock___source}}{}
\item \contentsline{section}{TIM Clock Polarity}{\pageref{group___t_i_m___clock___polarity}}{}
\item \contentsline{section}{TIM Clock Prescaler}{\pageref{group___t_i_m___clock___prescaler}}{}
\item \contentsline{section}{TIM Clear Input Polarity}{\pageref{group___t_i_m___clear_input___polarity}}{}
\item \contentsline{section}{TIM Clear Input Prescaler}{\pageref{group___t_i_m___clear_input___prescaler}}{}
\item \contentsline{section}{TIM OSSR Off\+State Selection for Run mode state}{\pageref{group___t_i_m___o_s_s_r___off___state___selection__for___run__mode__state}}{}
\item \contentsline{section}{TIM OSSI Off\+State Selection for Idle mode state}{\pageref{group___t_i_m___o_s_s_i___off___state___selection__for___idle__mode__state}}{}
\item \contentsline{section}{TIM Lock level}{\pageref{group___t_i_m___lock__level}}{}
\item \contentsline{section}{TIM Break Input Enable}{\pageref{group___t_i_m___break___input__enable__disable}}{}
\item \contentsline{section}{TIM Break Input Polarity}{\pageref{group___t_i_m___break___polarity}}{}
\item \contentsline{section}{TIM Break input 2 Enable}{\pageref{group___t_i_m___break2___input__enable__disable}}{}
\item \contentsline{section}{TIM Break Input 2 Polarity}{\pageref{group___t_i_m___break2___polarity}}{}
\item \contentsline{section}{TIM Automatic Output Enable}{\pageref{group___t_i_m___a_o_e___bit___set___reset}}{}
\item \contentsline{section}{Group Channel 5 and Channel 1, 2 or 3}{\pageref{group___t_i_m___group___channel5}}{}
\item \contentsline{section}{TIM Master Mode Selection}{\pageref{group___t_i_m___master___mode___selection}}{}
\item \contentsline{section}{TIM Master Mode Selection 2 (TRGO2)}{\pageref{group___t_i_m___master___mode___selection__2}}{}
\item \contentsline{section}{TIM Master/\+Slave Mode}{\pageref{group___t_i_m___master___slave___mode}}{}
\item \contentsline{section}{TIM Slave mode}{\pageref{group___t_i_m___slave___mode}}{}
\item \contentsline{section}{TIM Output Compare and PWM Modes}{\pageref{group___t_i_m___output___compare__and___p_w_m__modes}}{}
\item \contentsline{section}{TIM Trigger Selection}{\pageref{group___t_i_m___trigger___selection}}{}
\item \contentsline{section}{TIM Trigger Polarity}{\pageref{group___t_i_m___trigger___polarity}}{}
\item \contentsline{section}{TIM Trigger Prescaler}{\pageref{group___t_i_m___trigger___prescaler}}{}
\item \contentsline{section}{TIM TI1 Input Selection}{\pageref{group___t_i_m___t_i1___selection}}{}
\item \contentsline{section}{TIM DMA Burst Length}{\pageref{group___t_i_m___d_m_a___burst___length}}{}
\item \contentsline{section}{TIM DMA Handle Index}{\pageref{group___d_m_a___handle__index}}{}
\item \contentsline{section}{TIM Capture/\+Compare Channel State}{\pageref{group___channel___c_c___state}}{}
\item \contentsline{section}{TIM Break System}{\pageref{group___t_i_m___break___system}}{}
\end{DoxyCompactList}
\item \contentsline{section}{TIM Exported Macros}{\pageref{group___t_i_m___exported___macros}}{}
\item \contentsline{section}{TIM Private Constants}{\pageref{group___t_i_m___private___constants}}{}
\item \contentsline{section}{TIM Private Macros}{\pageref{group___t_i_m___private___macros}}{}
\item \contentsline{section}{TIM Private Functions}{\pageref{group___t_i_m___private___functions}}{}
\item \contentsline{section}{TIM Exported Functions}{\pageref{group___t_i_m___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{TIM Peripheral Control functions}{\pageref{group___t_i_m___exported___functions___group8}}{}
\item \contentsline{section}{TIM Callbacks functions}{\pageref{group___t_i_m___exported___functions___group9}}{}
\item \contentsline{section}{TIM Peripheral State functions}{\pageref{group___t_i_m___exported___functions___group10}}{}
\item \contentsline{section}{TIM Time Base functions}{\pageref{group___t_i_m___exported___functions___group1}}{}
\item \contentsline{section}{TIM Output Compare functions}{\pageref{group___t_i_m___exported___functions___group2}}{}
\item \contentsline{section}{TIM PWM functions}{\pageref{group___t_i_m___exported___functions___group3}}{}
\item \contentsline{section}{TIM Input Capture functions}{\pageref{group___t_i_m___exported___functions___group4}}{}
\item \contentsline{section}{TIM One Pulse functions}{\pageref{group___t_i_m___exported___functions___group5}}{}
\item \contentsline{section}{TIM Encoder functions}{\pageref{group___t_i_m___exported___functions___group6}}{}
\item \contentsline{section}{TIM IRQ handler management}{\pageref{group___t_i_m___exported___functions___group7}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{TIMEx}{\pageref{group___t_i_m_ex}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{TIM Extended Exported Types}{\pageref{group___t_i_m_ex___exported___types}}{}
\item \contentsline{section}{TIM Extended Exported Constants}{\pageref{group___t_i_m_ex___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{TIM Extended Remapping}{\pageref{group___t_i_m_ex___remap}}{}
\item \contentsline{section}{TIM Extended Timer input selection}{\pageref{group___t_i_m_ex___timer___input___selection}}{}
\end{DoxyCompactList}
\item \contentsline{section}{TIM Extended Exported Macros}{\pageref{group___t_i_m_ex___exported___macros}}{}
\item \contentsline{section}{TIM Extended Private Macros}{\pageref{group___t_i_m_ex___private___macros}}{}
\item \contentsline{section}{TIM Extended Exported Functions}{\pageref{group___t_i_m_ex___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Extended Timer Hall Sensor functions}{\pageref{group___t_i_m_ex___exported___functions___group1}}{}
\item \contentsline{section}{Extended Timer Complementary Output Compare functions}{\pageref{group___t_i_m_ex___exported___functions___group2}}{}
\item \contentsline{section}{Extended Timer Complementary PWM functions}{\pageref{group___t_i_m_ex___exported___functions___group3}}{}
\item \contentsline{section}{Extended Timer Complementary One Pulse functions}{\pageref{group___t_i_m_ex___exported___functions___group4}}{}
\item \contentsline{section}{Extended Peripheral Control functions}{\pageref{group___t_i_m_ex___exported___functions___group5}}{}
\item \contentsline{section}{Extended Callbacks functions}{\pageref{group___t_i_m_ex___exported___functions___group6}}{}
\item \contentsline{section}{Extended Peripheral State functions}{\pageref{group___t_i_m_ex___exported___functions___group7}}{}
\end{DoxyCompactList}
\item \contentsline{section}{TIMEx Private Functions}{\pageref{group___t_i_m_ex___private___functions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{UART}{\pageref{group___u_a_r_t}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{UART Exported Types}{\pageref{group___u_a_r_t___exported___types}}{}
\item \contentsline{section}{UART Exported Constants}{\pageref{group___u_a_r_t___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{UART State Code Definition}{\pageref{group___u_a_r_t___state___definition}}{}
\item \contentsline{section}{UART Error Definition}{\pageref{group___u_a_r_t___error___definition}}{}
\item \contentsline{section}{UART Number of Stop Bits}{\pageref{group___u_a_r_t___stop___bits}}{}
\item \contentsline{section}{UART Parity}{\pageref{group___u_a_r_t___parity}}{}
\item \contentsline{section}{UART Hardware Flow Control}{\pageref{group___u_a_r_t___hardware___flow___control}}{}
\item \contentsline{section}{UART Transfer Mode}{\pageref{group___u_a_r_t___mode}}{}
\item \contentsline{section}{UART State}{\pageref{group___u_a_r_t___state}}{}
\item \contentsline{section}{UART Over Sampling}{\pageref{group___u_a_r_t___over___sampling}}{}
\item \contentsline{section}{UART One Bit Sampling Method}{\pageref{group___u_a_r_t___one_bit___sampling}}{}
\item \contentsline{section}{UART Clock Prescaler}{\pageref{group___u_a_r_t___clock_prescaler}}{}
\item \contentsline{section}{UART Advanced Feature Auto\+Baud Rate Mode}{\pageref{group___u_a_r_t___auto_baud___rate___mode}}{}
\item \contentsline{section}{UART Receiver Timeout}{\pageref{group___u_a_r_t___receiver___timeout}}{}
\item \contentsline{section}{UART Local Interconnection Network mode}{\pageref{group___u_a_r_t___l_i_n}}{}
\item \contentsline{section}{UART LIN Break Detection}{\pageref{group___u_a_r_t___l_i_n___break___detection}}{}
\item \contentsline{section}{UART DMA Tx}{\pageref{group___u_a_r_t___d_m_a___tx}}{}
\item \contentsline{section}{UART DMA Rx}{\pageref{group___u_a_r_t___d_m_a___rx}}{}
\item \contentsline{section}{UART Half Duplex Selection}{\pageref{group___u_a_r_t___half___duplex___selection}}{}
\item \contentsline{section}{UART Wake\+Up Methods}{\pageref{group___u_a_r_t___wake_up___methods}}{}
\item \contentsline{section}{UART Request Parameters}{\pageref{group___u_a_r_t___request___parameters}}{}
\item \contentsline{section}{UART Advanced Feature Initialization Type}{\pageref{group___u_a_r_t___advanced___features___initialization___type}}{}
\item \contentsline{section}{UART Advanced Feature TX Pin Active Level Inversion}{\pageref{group___u_a_r_t___tx___inv}}{}
\item \contentsline{section}{UART Advanced Feature RX Pin Active Level Inversion}{\pageref{group___u_a_r_t___rx___inv}}{}
\item \contentsline{section}{UART Advanced Feature Binary Data Inversion}{\pageref{group___u_a_r_t___data___inv}}{}
\item \contentsline{section}{UART Advanced Feature RX TX Pins Swap}{\pageref{group___u_a_r_t___rx___tx___swap}}{}
\item \contentsline{section}{UART Advanced Feature Overrun Disable}{\pageref{group___u_a_r_t___overrun___disable}}{}
\item \contentsline{section}{UART Advanced Feature Auto Baud\+Rate Enable}{\pageref{group___u_a_r_t___auto_baud_rate___enable}}{}
\item \contentsline{section}{UART Advanced Feature DMA Disable On Rx Error}{\pageref{group___u_a_r_t___d_m_a___disable__on___rx___error}}{}
\item \contentsline{section}{UART Advanced Feature MSB First}{\pageref{group___u_a_r_t___m_s_b___first}}{}
\item \contentsline{section}{UART Advanced Feature Stop Mode Enable}{\pageref{group___u_a_r_t___stop___mode___enable}}{}
\item \contentsline{section}{UART Advanced Feature Mute Mode Enable}{\pageref{group___u_a_r_t___mute___mode}}{}
\item \contentsline{section}{UART Address-\/matching LSB Position In CR2 Register}{\pageref{group___u_a_r_t___c_r2___a_d_d_r_e_s_s___l_s_b___p_o_s}}{}
\item \contentsline{section}{UART Wake\+Up From Stop Selection}{\pageref{group___u_a_r_t___wake_up__from___stop___selection}}{}
\item \contentsline{section}{UART Driver\+Enable Polarity}{\pageref{group___u_a_r_t___driver_enable___polarity}}{}
\item \contentsline{section}{UART Driver Enable Assertion Time LSB Position In CR1 Register}{\pageref{group___u_a_r_t___c_r1___d_e_a_t___a_d_d_r_e_s_s___l_s_b___p_o_s}}{}
\item \contentsline{section}{UART Driver Enable De\+Assertion Time LSB Position In CR1 Register}{\pageref{group___u_a_r_t___c_r1___d_e_d_t___a_d_d_r_e_s_s___l_s_b___p_o_s}}{}
\item \contentsline{section}{UART Interruptions Flag Mask}{\pageref{group___u_a_r_t___interruption___mask}}{}
\item \contentsline{section}{UART polling-\/based communications time-\/out value}{\pageref{group___u_a_r_t___time_out___value}}{}
\item \contentsline{section}{UART Status Flags}{\pageref{group___u_a_r_t___flags}}{}
\item \contentsline{section}{UART Interrupts Definition}{\pageref{group___u_a_r_t___interrupt__definition}}{}
\item \contentsline{section}{UART Interruption Clear Flags}{\pageref{group___u_a_r_t___i_t___c_l_e_a_r___flags}}{}
\item \contentsline{section}{UART Reception type values}{\pageref{group___u_a_r_t___r_e_c_e_p_t_i_o_n___t_y_p_e___values}}{}
\end{DoxyCompactList}
\item \contentsline{section}{UART Exported Macros}{\pageref{group___u_a_r_t___exported___macros}}{}
\item \contentsline{section}{UART Private Macros}{\pageref{group___u_a_r_t___private___macros}}{}
\item \contentsline{section}{UART Private variables}{\pageref{group___u_a_r_t___private__variables}}{}
\item \contentsline{section}{UART Exported Functions}{\pageref{group___u_a_r_t___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Initialization and de-\/initialization functions}{\pageref{group___u_a_r_t___exported___functions___group1}}{}
\item \contentsline{section}{IO operation functions}{\pageref{group___u_a_r_t___exported___functions___group2}}{}
\item \contentsline{section}{Peripheral Control functions}{\pageref{group___u_a_r_t___exported___functions___group3}}{}
\item \contentsline{section}{Peripheral State and Error functions}{\pageref{group___u_a_r_t___exported___functions___group4}}{}
\end{DoxyCompactList}
\item \contentsline{section}{UART Private Functions}{\pageref{group___u_a_r_t___private___functions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{UARTEx}{\pageref{group___u_a_r_t_ex}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{UARTEx Exported Types}{\pageref{group___u_a_r_t_ex___exported___types}}{}
\item \contentsline{section}{UARTEx Exported Constants}{\pageref{group___u_a_r_t_ex___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{UARTEx Word Length}{\pageref{group___u_a_r_t_ex___word___length}}{}
\item \contentsline{section}{UARTEx Wake\+Up Address Length}{\pageref{group___u_a_r_t_ex___wake_up___address___length}}{}
\item \contentsline{section}{UARTEx FIFO mode}{\pageref{group___u_a_r_t_ex___f_i_f_o__mode}}{}
\item \contentsline{section}{UARTEx TXFIFO threshold level}{\pageref{group___u_a_r_t_ex___t_x_f_i_f_o__threshold__level}}{}
\item \contentsline{section}{UARTEx RXFIFO threshold level}{\pageref{group___u_a_r_t_ex___r_x_f_i_f_o__threshold__level}}{}
\end{DoxyCompactList}
\item \contentsline{section}{UARTEx Private Macros}{\pageref{group___u_a_r_t_ex___private___macros}}{}
\item \contentsline{section}{UARTEx\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group___u_a_r_t_ex___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{UARTEx\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group1}{\pageref{group___u_a_r_t_ex___exported___functions___group1}}{}
\item \contentsline{section}{UARTEx\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group2}{\pageref{group___u_a_r_t_ex___exported___functions___group2}}{}
\item \contentsline{section}{UARTEx\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group3}{\pageref{group___u_a_r_t_ex___exported___functions___group3}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{DELAYBLOCK\+\_\+\+LL}{\pageref{group___d_e_l_a_y_b_l_o_c_k___l_l}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{DELAYBLOCK\+\_\+\+LL Exported Types}{\pageref{group___d_e_l_a_y_b_l_o_c_k___l_l___exported___types}}{}
\item \contentsline{section}{Delay Block Exported Constants}{\pageref{group___d_l_y_b___exported___constants}}{}
\item \contentsline{section}{Delay Block functions}{\pageref{group___h_a_l___d_e_l_a_y_b_l_o_c_k___l_l___group3}}{}
\end{DoxyCompactList}
\item \contentsline{section}{SDMMC Low Layer}{\pageref{group___s_d_m_m_c___l_l}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{SDMMC\+\_\+\+LL Exported Types}{\pageref{group___s_d_m_m_c___l_l___exported___types}}{}
\item \contentsline{section}{SDMMC\+\_\+\+LL Exported Constants}{\pageref{group___s_d_m_m_c___l_l___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Clock Edge}{\pageref{group___s_d_m_m_c___l_l___clock___edge}}{}
\item \contentsline{section}{Clock Power Saving}{\pageref{group___s_d_m_m_c___l_l___clock___power___save}}{}
\item \contentsline{section}{Bus Width}{\pageref{group___s_d_m_m_c___l_l___bus___wide}}{}
\item \contentsline{section}{SDMMC\+\_\+\+LL\+\_\+\+Speed\+\_\+\+Mode}{\pageref{group___s_d_m_m_c___l_l___speed___mode}}{}
\item \contentsline{section}{Hardware Flow Control}{\pageref{group___s_d_m_m_c___l_l___hardware___flow___control}}{}
\item \contentsline{section}{Clock Division}{\pageref{group___s_d_m_m_c___l_l___clock___division}}{}
\item \contentsline{section}{Transceiver Present}{\pageref{group___s_d_m_m_c___l_l___t_r_a_n_s_c_e_i_v_e_r___p_r_e_s_e_n_t}}{}
\item \contentsline{section}{Command Index}{\pageref{group___s_d_m_m_c___l_l___command___index}}{}
\item \contentsline{section}{Response Type}{\pageref{group___s_d_m_m_c___l_l___response___type}}{}
\item \contentsline{section}{Wait Interrupt}{\pageref{group___s_d_m_m_c___l_l___wait___interrupt___state}}{}
\item \contentsline{section}{CPSM State}{\pageref{group___s_d_m_m_c___l_l___c_p_s_m___state}}{}
\item \contentsline{section}{Response Register}{\pageref{group___s_d_m_m_c___l_l___response___registers}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{SDMMC Internal DMA Mode}{\pageref{group___s_d_m_m_c___internal___d_m_a___mode}}{}
\item \contentsline{section}{Data Length}{\pageref{group___s_d_m_m_c___l_l___data___length}}{}
\item \contentsline{section}{Data Block Size}{\pageref{group___s_d_m_m_c___l_l___data___block___size}}{}
\item \contentsline{section}{Transfer Direction}{\pageref{group___s_d_m_m_c___l_l___transfer___direction}}{}
\item \contentsline{section}{Transfer Type}{\pageref{group___s_d_m_m_c___l_l___transfer___type}}{}
\item \contentsline{section}{DPSM State}{\pageref{group___s_d_m_m_c___l_l___d_p_s_m___state}}{}
\item \contentsline{section}{Read Wait Mode}{\pageref{group___s_d_m_m_c___l_l___read___wait___mode}}{}
\item \contentsline{section}{Interrupt Sources}{\pageref{group___s_d_m_m_c___l_l___interrupt__sources}}{}
\item \contentsline{section}{Flags}{\pageref{group___s_d_m_m_c___l_l___flags}}{}
\end{DoxyCompactList}
\item \contentsline{section}{SDMMC\+\_\+\+LL Exported Macros}{\pageref{group___s_d_m_m_c___l_l___exported__macros}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Bits And Addresses Definitions}{\pageref{group___s_d_m_m_c___l_l___register}}{}
\item \contentsline{section}{Interrupt And Clock Configuration}{\pageref{group___s_d_m_m_c___l_l___interrupt___clock}}{}
\end{DoxyCompactList}
\item \contentsline{section}{SDMMC\+\_\+\+LL\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group___s_d_m_m_c___l_l___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{HAL\+\_\+\+SDMMC\+\_\+\+LL\+\_\+\+Group1}{\pageref{group___h_a_l___s_d_m_m_c___l_l___group1}}{}
\item \contentsline{section}{HAL\+\_\+\+SDMMC\+\_\+\+LL\+\_\+\+Group2}{\pageref{group___h_a_l___s_d_m_m_c___l_l___group2}}{}
\item \contentsline{section}{HAL\+\_\+\+SDMMC\+\_\+\+LL\+\_\+\+Group3}{\pageref{group___h_a_l___s_d_m_m_c___l_l___group3}}{}
\item \contentsline{section}{HAL\+\_\+\+SDMMC\+\_\+\+LL\+\_\+\+Group4}{\pageref{group___h_a_l___s_d_m_m_c___l_l___group4}}{}
\item \contentsline{section}{HAL\+\_\+\+SDMMC\+\_\+\+LL\+\_\+\+Group5}{\pageref{group___h_a_l___s_d_m_m_c___l_l___group5}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{GPIOEx}{\pageref{group___g_p_i_o_ex}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{GPIO Exported Constants}{\pageref{group___g_p_i_o_ex___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{GPIO Alternate Function Selection}{\pageref{group___g_p_i_o___alternate__function__selection}}{}
\end{DoxyCompactList}
\item \contentsline{section}{GPIO Exported Macros}{\pageref{group___g_p_i_o_ex___exported___macros}}{}
\item \contentsline{section}{GPIO Exported Functions}{\pageref{group___g_p_i_o_ex___exported___functions}}{}
\item \contentsline{section}{GPIO Private Constants}{\pageref{group___g_p_i_o_ex___private___constants}}{}
\item \contentsline{section}{GPIO Private Macros}{\pageref{group___g_p_i_o_ex___private___macros}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{GPIO Get Port Index}{\pageref{group___g_p_i_o_ex___get___port___index}}{}
\item \contentsline{section}{GPIO Check Alternate Function}{\pageref{group___g_p_i_o_ex___i_s___alternat__function__selection}}{}
\end{DoxyCompactList}
\item \contentsline{section}{GPIO Private Functions}{\pageref{group___g_p_i_o_ex___private___functions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{I2S}{\pageref{group___i2_s}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{I2S Exported Types}{\pageref{group___i2_s___exported___types}}{}
\item \contentsline{section}{I2S Exported Constants}{\pageref{group___i2_s___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{I2S Error}{\pageref{group___i2_s___error}}{}
\item \contentsline{section}{I2S Mode}{\pageref{group___i2_s___mode}}{}
\item \contentsline{section}{I2S Standard}{\pageref{group___i2_s___standard}}{}
\item \contentsline{section}{I2S Data Format}{\pageref{group___i2_s___data___format}}{}
\item \contentsline{section}{I2S MCLK Output}{\pageref{group___i2_s___m_c_l_k___output}}{}
\item \contentsline{section}{I2S Audio Frequency}{\pageref{group___i2_s___audio___frequency}}{}
\item \contentsline{section}{I2S Full\+Duplex Mode}{\pageref{group___i2_s___clock___polarity}}{}
\item \contentsline{section}{I2S MSB LSB Transmission}{\pageref{group___i2_s___m_s_b___l_s_b___transmission}}{}
\item \contentsline{section}{I2S Word Select Inversion}{\pageref{group___i2_s___w_s_inversion}}{}
\item \contentsline{section}{Data Padding 24Bit}{\pageref{group___i2_s___data__24_bit___alignment}}{}
\item \contentsline{section}{Keep IO State}{\pageref{group___i2_s___master___keep___i_o___state}}{}
\item \contentsline{section}{I2S Interrupts Definition}{\pageref{group___i2_s___interrupts___definition}}{}
\item \contentsline{section}{I2S Flags Definition}{\pageref{group___i2_s___flags___definition}}{}
\end{DoxyCompactList}
\item \contentsline{section}{I2S Exported Macros}{\pageref{group___i2_s___exported__macros}}{}
\item \contentsline{section}{I2S Private Constants}{\pageref{group___i2_s___private___constants}}{}
\item \contentsline{section}{I2S Private Macros}{\pageref{group___i2_s___private___macros}}{}
\item \contentsline{section}{I2\+S\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group___i2_s___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{I2\+S\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group1}{\pageref{group___i2_s___exported___functions___group1}}{}
\item \contentsline{section}{I2\+S\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group2}{\pageref{group___i2_s___exported___functions___group2}}{}
\item \contentsline{section}{I2\+S\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group3}{\pageref{group___i2_s___exported___functions___group3}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{SDRAM}{\pageref{group___s_d_r_a_m}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{SDRAM Exported Types}{\pageref{group___s_d_r_a_m___exported___types}}{}
\item \contentsline{section}{SDRAM Exported Macros}{\pageref{group___s_d_r_a_m___exported___macros}}{}
\item \contentsline{section}{SDRAM Exported Functions}{\pageref{group___s_d_r_a_m___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{SDRAM\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group1}{\pageref{group___s_d_r_a_m___exported___functions___group1}}{}
\item \contentsline{section}{SDRAM\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group2}{\pageref{group___s_d_r_a_m___exported___functions___group2}}{}
\item \contentsline{section}{SDRAM\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group3}{\pageref{group___s_d_r_a_m___exported___functions___group3}}{}
\item \contentsline{section}{SDRAM\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group4}{\pageref{group___s_d_r_a_m___exported___functions___group4}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{SRAM}{\pageref{group___s_r_a_m}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{SRAM Exported Types}{\pageref{group___s_r_a_m___exported___types}}{}
\item \contentsline{section}{SRAM Exported Macros}{\pageref{group___s_r_a_m___exported___macros}}{}
\item \contentsline{section}{SRAM Exported Functions}{\pageref{group___s_r_a_m___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Initialization and de-\/initialization functions}{\pageref{group___s_r_a_m___exported___functions___group1}}{}
\item \contentsline{section}{Input Output and memory control functions}{\pageref{group___s_r_a_m___exported___functions___group2}}{}
\item \contentsline{section}{Control functions}{\pageref{group___s_r_a_m___exported___functions___group3}}{}
\item \contentsline{section}{Peripheral State functions}{\pageref{group___s_r_a_m___exported___functions___group4}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{FMC\+\_\+\+LL}{\pageref{group___f_m_c___l_l}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{FMC Low Layer Exported Types}{\pageref{group___f_m_c___l_l___exported__typedef}}{}
\item \contentsline{section}{FMC\+\_\+\+LL Private Macros}{\pageref{group___f_m_c___l_l___private___macros}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{FMC NOR/\+SRAM Macros}{\pageref{group___f_m_c___l_l___n_o_r___macros}}{}
\item \contentsline{section}{FMC NAND Macros}{\pageref{group___f_m_c___l_l___n_a_n_d___macros}}{}
\item \contentsline{section}{FMC NAND Interrupt}{\pageref{group___f_m_c___l_l___n_a_n_d___interrupt}}{}
\item \contentsline{section}{FMC SDRAM Interrupt}{\pageref{group___f_m_c___l_l___s_d_r_a_m___interrupt}}{}
\end{DoxyCompactList}
\item \contentsline{section}{FMC Low Layer Exported Constants}{\pageref{group___f_m_c___l_l___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{FMC NOR/\+SRAM Controller}{\pageref{group___f_m_c___l_l___n_o_r___s_r_a_m___controller}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{FMC NOR/\+SRAM Bank}{\pageref{group___f_m_c___n_o_r_s_r_a_m___bank}}{}
\item \contentsline{section}{FMC Data Address Bus Multiplexing}{\pageref{group___f_m_c___data___address___bus___multiplexing}}{}
\item \contentsline{section}{FMC Memory Type}{\pageref{group___f_m_c___memory___type}}{}
\item \contentsline{section}{FMC NORSRAM Data Width}{\pageref{group___f_m_c___n_o_r_s_r_a_m___data___width}}{}
\item \contentsline{section}{FMC NOR/\+SRAM Flash Access}{\pageref{group___f_m_c___n_o_r_s_r_a_m___flash___access}}{}
\item \contentsline{section}{FMC Burst Access Mode}{\pageref{group___f_m_c___burst___access___mode}}{}
\item \contentsline{section}{FMC Wait Signal Polarity}{\pageref{group___f_m_c___wait___signal___polarity}}{}
\item \contentsline{section}{FMC Wait Timing}{\pageref{group___f_m_c___wait___timing}}{}
\item \contentsline{section}{FMC Write Operation}{\pageref{group___f_m_c___write___operation}}{}
\item \contentsline{section}{FMC Wait Signal}{\pageref{group___f_m_c___wait___signal}}{}
\item \contentsline{section}{FMC Extended Mode}{\pageref{group___f_m_c___extended___mode}}{}
\item \contentsline{section}{FMC Asynchronous Wait}{\pageref{group___f_m_c___asynchronous_wait}}{}
\item \contentsline{section}{FMC Page Size}{\pageref{group___f_m_c___page___size}}{}
\item \contentsline{section}{FMC Write Burst}{\pageref{group___f_m_c___write___burst}}{}
\item \contentsline{section}{FMC Continuous Clock}{\pageref{group___f_m_c___continous___clock}}{}
\item \contentsline{section}{FMC Write FIFO}{\pageref{group___f_m_c___write___f_i_f_o}}{}
\item \contentsline{section}{FMC Access Mode}{\pageref{group___f_m_c___access___mode}}{}
\end{DoxyCompactList}
\item \contentsline{section}{FMC NAND Controller}{\pageref{group___f_m_c___l_l___n_a_n_d___controller}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{FMC NAND Bank}{\pageref{group___f_m_c___n_a_n_d___bank}}{}
\item \contentsline{section}{FMC Wait feature}{\pageref{group___f_m_c___wait__feature}}{}
\item \contentsline{section}{FMC PCR Memory Type}{\pageref{group___f_m_c___p_c_r___memory___type}}{}
\item \contentsline{section}{FMC NAND Data Width}{\pageref{group___f_m_c___n_a_n_d___data___width}}{}
\item \contentsline{section}{FMC ECC}{\pageref{group___f_m_c___e_c_c}}{}
\item \contentsline{section}{FMC ECC Page Size}{\pageref{group___f_m_c___e_c_c___page___size}}{}
\end{DoxyCompactList}
\item \contentsline{section}{FMC SDRAM Controller}{\pageref{group___f_m_c___l_l___s_d_r_a_m___controller}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{FMC SDRAM Bank}{\pageref{group___f_m_c___s_d_r_a_m___bank}}{}
\item \contentsline{section}{FMC SDRAM Column Bits number}{\pageref{group___f_m_c___s_d_r_a_m___column___bits__number}}{}
\item \contentsline{section}{FMC SDRAM Row Bits number}{\pageref{group___f_m_c___s_d_r_a_m___row___bits__number}}{}
\item \contentsline{section}{FMC SDRAM Memory Bus Width}{\pageref{group___f_m_c___s_d_r_a_m___memory___bus___width}}{}
\item \contentsline{section}{FMC SDRAM Internal Banks Number}{\pageref{group___f_m_c___s_d_r_a_m___internal___banks___number}}{}
\item \contentsline{section}{FMC SDRAM CAS Latency}{\pageref{group___f_m_c___s_d_r_a_m___c_a_s___latency}}{}
\item \contentsline{section}{FMC SDRAM Write Protection}{\pageref{group___f_m_c___s_d_r_a_m___write___protection}}{}
\item \contentsline{section}{FMC SDRAM Clock Period}{\pageref{group___f_m_c___s_d_r_a_m___clock___period}}{}
\item \contentsline{section}{FMC SDRAM Read Burst}{\pageref{group___f_m_c___s_d_r_a_m___read___burst}}{}
\item \contentsline{section}{FMC SDRAM Read Pipe Delay}{\pageref{group___f_m_c___s_d_r_a_m___read___pipe___delay}}{}
\item \contentsline{section}{FMC SDRAM Command Mode}{\pageref{group___f_m_c___s_d_r_a_m___command___mode}}{}
\item \contentsline{section}{FMC SDRAM Command Target}{\pageref{group___f_m_c___s_d_r_a_m___command___target}}{}
\item \contentsline{section}{FMC SDRAM Mode Status}{\pageref{group___f_m_c___s_d_r_a_m___mode___status}}{}
\end{DoxyCompactList}
\item \contentsline{section}{FMC Low Layer Interrupt definition}{\pageref{group___f_m_c___l_l___interrupt__definition}}{}
\item \contentsline{section}{FMC Low Layer Flag definition}{\pageref{group___f_m_c___l_l___flag__definition}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{STM32\+H7xx\+\_\+\+LL\+\_\+\+Driver}{\pageref{group___s_t_m32_h7xx___l_l___driver}}{}
\item \contentsline{section}{STM32\+H7xx\+\_\+\+Driver}{\pageref{group___s_t_m32_h7xx___driver}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{SDMMC Low Layer}{\pageref{group___s_d_m_m_c___l_l}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{SDMMC\+\_\+\+LL Exported Types}{\pageref{group___s_d_m_m_c___l_l___exported___types}}{}
\item \contentsline{section}{SDMMC\+\_\+\+LL Exported Constants}{\pageref{group___s_d_m_m_c___l_l___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Clock Edge}{\pageref{group___s_d_m_m_c___l_l___clock___edge}}{}
\item \contentsline{section}{Clock Power Saving}{\pageref{group___s_d_m_m_c___l_l___clock___power___save}}{}
\item \contentsline{section}{Bus Width}{\pageref{group___s_d_m_m_c___l_l___bus___wide}}{}
\item \contentsline{section}{SDMMC\+\_\+\+LL\+\_\+\+Speed\+\_\+\+Mode}{\pageref{group___s_d_m_m_c___l_l___speed___mode}}{}
\item \contentsline{section}{Hardware Flow Control}{\pageref{group___s_d_m_m_c___l_l___hardware___flow___control}}{}
\item \contentsline{section}{Clock Division}{\pageref{group___s_d_m_m_c___l_l___clock___division}}{}
\item \contentsline{section}{Transceiver Present}{\pageref{group___s_d_m_m_c___l_l___t_r_a_n_s_c_e_i_v_e_r___p_r_e_s_e_n_t}}{}
\item \contentsline{section}{Command Index}{\pageref{group___s_d_m_m_c___l_l___command___index}}{}
\item \contentsline{section}{Response Type}{\pageref{group___s_d_m_m_c___l_l___response___type}}{}
\item \contentsline{section}{Wait Interrupt}{\pageref{group___s_d_m_m_c___l_l___wait___interrupt___state}}{}
\item \contentsline{section}{CPSM State}{\pageref{group___s_d_m_m_c___l_l___c_p_s_m___state}}{}
\item \contentsline{section}{Response Register}{\pageref{group___s_d_m_m_c___l_l___response___registers}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{SDMMC Internal DMA Mode}{\pageref{group___s_d_m_m_c___internal___d_m_a___mode}}{}
\item \contentsline{section}{Data Length}{\pageref{group___s_d_m_m_c___l_l___data___length}}{}
\item \contentsline{section}{Data Block Size}{\pageref{group___s_d_m_m_c___l_l___data___block___size}}{}
\item \contentsline{section}{Transfer Direction}{\pageref{group___s_d_m_m_c___l_l___transfer___direction}}{}
\item \contentsline{section}{Transfer Type}{\pageref{group___s_d_m_m_c___l_l___transfer___type}}{}
\item \contentsline{section}{DPSM State}{\pageref{group___s_d_m_m_c___l_l___d_p_s_m___state}}{}
\item \contentsline{section}{Read Wait Mode}{\pageref{group___s_d_m_m_c___l_l___read___wait___mode}}{}
\item \contentsline{section}{Interrupt Sources}{\pageref{group___s_d_m_m_c___l_l___interrupt__sources}}{}
\item \contentsline{section}{Flags}{\pageref{group___s_d_m_m_c___l_l___flags}}{}
\end{DoxyCompactList}
\item \contentsline{section}{SDMMC\+\_\+\+LL Exported Macros}{\pageref{group___s_d_m_m_c___l_l___exported__macros}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Bits And Addresses Definitions}{\pageref{group___s_d_m_m_c___l_l___register}}{}
\item \contentsline{section}{Interrupt And Clock Configuration}{\pageref{group___s_d_m_m_c___l_l___interrupt___clock}}{}
\end{DoxyCompactList}
\item \contentsline{section}{SDMMC\+\_\+\+LL\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group___s_d_m_m_c___l_l___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{HAL\+\_\+\+SDMMC\+\_\+\+LL\+\_\+\+Group1}{\pageref{group___h_a_l___s_d_m_m_c___l_l___group1}}{}
\item \contentsline{section}{HAL\+\_\+\+SDMMC\+\_\+\+LL\+\_\+\+Group2}{\pageref{group___h_a_l___s_d_m_m_c___l_l___group2}}{}
\item \contentsline{section}{HAL\+\_\+\+SDMMC\+\_\+\+LL\+\_\+\+Group3}{\pageref{group___h_a_l___s_d_m_m_c___l_l___group3}}{}
\item \contentsline{section}{HAL\+\_\+\+SDMMC\+\_\+\+LL\+\_\+\+Group4}{\pageref{group___h_a_l___s_d_m_m_c___l_l___group4}}{}
\item \contentsline{section}{HAL\+\_\+\+SDMMC\+\_\+\+LL\+\_\+\+Group5}{\pageref{group___h_a_l___s_d_m_m_c___l_l___group5}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{STM32\+H7xx\+\_\+\+LL\+\_\+\+USB\+\_\+\+DRIVER}{\pageref{group___s_t_m32_h7xx___l_l___u_s_b___d_r_i_v_e_r}}{}
\item \contentsline{section}{STM32\+\_\+\+USB\+\_\+\+DEVICE\+\_\+\+LIBRARY}{\pageref{group___s_t_m32___u_s_b___d_e_v_i_c_e___l_i_b_r_a_r_y}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{USBD\+\_\+\+CUSTOM\+\_\+\+HID}{\pageref{group___u_s_b_d___c_u_s_t_o_m___h_i_d}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{USBD\+\_\+\+CUSTOM\+\_\+\+HID\+\_\+\+Exported\+\_\+\+Defines}{\pageref{group___u_s_b_d___c_u_s_t_o_m___h_i_d___exported___defines}}{}
\item \contentsline{section}{USBD\+\_\+\+CORE\+\_\+\+Exported\+\_\+\+Types\+Definitions}{\pageref{group___u_s_b_d___c_o_r_e___exported___types_definitions}}{}
\item \contentsline{section}{USBD\+\_\+\+CORE\+\_\+\+Exported\+\_\+\+Macros}{\pageref{group___u_s_b_d___c_o_r_e___exported___macros}}{}
\item \contentsline{section}{USBD\+\_\+\+CORE\+\_\+\+Exported\+\_\+\+Variables}{\pageref{group___u_s_b_d___c_o_r_e___exported___variables}}{}
\item \contentsline{section}{USB\+\_\+\+CORE\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group___u_s_b___c_o_r_e___exported___functions}}{}
\item \contentsline{section}{USBD\+\_\+\+CUSTOM\+\_\+\+HID\+\_\+\+Private\+\_\+\+Types\+Definitions}{\pageref{group___u_s_b_d___c_u_s_t_o_m___h_i_d___private___types_definitions}}{}
\item \contentsline{section}{USBD\+\_\+\+CUSTOM\+\_\+\+HID\+\_\+\+Private\+\_\+\+Defines}{\pageref{group___u_s_b_d___c_u_s_t_o_m___h_i_d___private___defines}}{}
\item \contentsline{section}{USBD\+\_\+\+CUSTOM\+\_\+\+HID\+\_\+\+Private\+\_\+\+Macros}{\pageref{group___u_s_b_d___c_u_s_t_o_m___h_i_d___private___macros}}{}
\item \contentsline{section}{USBD\+\_\+\+CUSTOM\+\_\+\+HID\+\_\+\+Private\+\_\+\+Function\+Prototypes}{\pageref{group___u_s_b_d___c_u_s_t_o_m___h_i_d___private___function_prototypes}}{}
\item \contentsline{section}{USBD\+\_\+\+CUSTOM\+\_\+\+HID\+\_\+\+Private\+\_\+\+Variables}{\pageref{group___u_s_b_d___c_u_s_t_o_m___h_i_d___private___variables}}{}
\item \contentsline{section}{USBD\+\_\+\+CUSTOM\+\_\+\+HID\+\_\+\+Private\+\_\+\+Functions}{\pageref{group___u_s_b_d___c_u_s_t_o_m___h_i_d___private___functions}}{}
\item \contentsline{section}{USBD\+\_\+\+CUSTOM\+\_\+\+HID\+\_\+\+Exported\+\_\+\+Variables}{\pageref{group___u_s_b_d___c_u_s_t_o_m___h_i_d___exported___variables}}{}
\item \contentsline{section}{USBD\+\_\+\+CUSTOM\+\_\+\+HID\+\_\+\+Exported\+\_\+\+Types}{\pageref{group___u_s_b_d___c_u_s_t_o_m___h_i_d___exported___types}}{}
\item \contentsline{section}{USBD\+\_\+\+CUSTOM\+\_\+\+HID\+\_\+\+Exported\+\_\+\+Macros}{\pageref{group___u_s_b_d___c_u_s_t_o_m___h_i_d___exported___macros}}{}
\item \contentsline{section}{USBD\+\_\+\+CUSTOM\+\_\+\+HID\+\_\+\+Exported\+\_\+\+Functions\+Prototype}{\pageref{group___u_s_b_d___c_u_s_t_o_m___h_i_d___exported___functions_prototype}}{}
\end{DoxyCompactList}
\item \contentsline{section}{USBD\+\_\+\+CORE}{\pageref{group___u_s_b_d___c_o_r_e}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{USBD\+\_\+\+CORE\+\_\+\+Exported\+\_\+\+Defines}{\pageref{group___u_s_b_d___c_o_r_e___exported___defines}}{}
\item \contentsline{section}{USBD\+\_\+\+CORE\+\_\+\+Exported\+\_\+\+Types\+Definitions}{\pageref{group___u_s_b_d___c_o_r_e___exported___types_definitions}}{}
\item \contentsline{section}{USBD\+\_\+\+CORE\+\_\+\+Exported\+\_\+\+Macros}{\pageref{group___u_s_b_d___c_o_r_e___exported___macros}}{}
\item \contentsline{section}{USBD\+\_\+\+CORE\+\_\+\+Exported\+\_\+\+Variables}{\pageref{group___u_s_b_d___c_o_r_e___exported___variables}}{}
\item \contentsline{section}{USBD\+\_\+\+CORE\+\_\+\+Exported\+\_\+\+Functions\+Prototype}{\pageref{group___u_s_b_d___c_o_r_e___exported___functions_prototype}}{}
\item \contentsline{section}{USBD\+\_\+\+CORE\+\_\+\+Private\+\_\+\+Types\+Definitions}{\pageref{group___u_s_b_d___c_o_r_e___private___types_definitions}}{}
\item \contentsline{section}{USBD\+\_\+\+CORE\+\_\+\+Private\+\_\+\+Defines}{\pageref{group___u_s_b_d___c_o_r_e___private___defines}}{}
\item \contentsline{section}{USBD\+\_\+\+CORE\+\_\+\+Private\+\_\+\+Macros}{\pageref{group___u_s_b_d___c_o_r_e___private___macros}}{}
\item \contentsline{section}{USBD\+\_\+\+CORE\+\_\+\+Private\+\_\+\+Function\+Prototypes}{\pageref{group___u_s_b_d___c_o_r_e___private___function_prototypes}}{}
\item \contentsline{section}{USBD\+\_\+\+CORE\+\_\+\+Private\+\_\+\+Variables}{\pageref{group___u_s_b_d___c_o_r_e___private___variables}}{}
\item \contentsline{section}{USBD\+\_\+\+CORE\+\_\+\+Private\+\_\+\+Functions}{\pageref{group___u_s_b_d___c_o_r_e___private___functions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{USBD\+\_\+\+REQ}{\pageref{group___u_s_b_d___r_e_q}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{USBD\+\_\+\+REQ\+\_\+\+Exported\+\_\+\+Defines}{\pageref{group___u_s_b_d___r_e_q___exported___defines}}{}
\item \contentsline{section}{USBD\+\_\+\+REQ\+\_\+\+Exported\+\_\+\+Types}{\pageref{group___u_s_b_d___r_e_q___exported___types}}{}
\item \contentsline{section}{USBD\+\_\+\+REQ\+\_\+\+Exported\+\_\+\+Macros}{\pageref{group___u_s_b_d___r_e_q___exported___macros}}{}
\item \contentsline{section}{USBD\+\_\+\+REQ\+\_\+\+Exported\+\_\+\+Variables}{\pageref{group___u_s_b_d___r_e_q___exported___variables}}{}
\item \contentsline{section}{USBD\+\_\+\+REQ\+\_\+\+Exported\+\_\+\+Functions\+Prototype}{\pageref{group___u_s_b_d___r_e_q___exported___functions_prototype}}{}
\item \contentsline{section}{USBD\+\_\+\+REQ\+\_\+\+Private\+\_\+\+Types\+Definitions}{\pageref{group___u_s_b_d___r_e_q___private___types_definitions}}{}
\item \contentsline{section}{USBD\+\_\+\+REQ\+\_\+\+Private\+\_\+\+Defines}{\pageref{group___u_s_b_d___r_e_q___private___defines}}{}
\item \contentsline{section}{USBD\+\_\+\+REQ\+\_\+\+Private\+\_\+\+Macros}{\pageref{group___u_s_b_d___r_e_q___private___macros}}{}
\item \contentsline{section}{USBD\+\_\+\+REQ\+\_\+\+Private\+\_\+\+Variables}{\pageref{group___u_s_b_d___r_e_q___private___variables}}{}
\item \contentsline{section}{USBD\+\_\+\+REQ\+\_\+\+Private\+\_\+\+Function\+Prototypes}{\pageref{group___u_s_b_d___r_e_q___private___function_prototypes}}{}
\item \contentsline{section}{USBD\+\_\+\+REQ\+\_\+\+Private\+\_\+\+Functions}{\pageref{group___u_s_b_d___r_e_q___private___functions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{USBD\+\_\+\+IOREQ}{\pageref{group___u_s_b_d___i_o_r_e_q}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{USBD\+\_\+\+IOREQ\+\_\+\+Exported\+\_\+\+Defines}{\pageref{group___u_s_b_d___i_o_r_e_q___exported___defines}}{}
\item \contentsline{section}{USBD\+\_\+\+IOREQ\+\_\+\+Exported\+\_\+\+Types}{\pageref{group___u_s_b_d___i_o_r_e_q___exported___types}}{}
\item \contentsline{section}{USBD\+\_\+\+IOREQ\+\_\+\+Exported\+\_\+\+Macros}{\pageref{group___u_s_b_d___i_o_r_e_q___exported___macros}}{}
\item \contentsline{section}{USBD\+\_\+\+IOREQ\+\_\+\+Exported\+\_\+\+Variables}{\pageref{group___u_s_b_d___i_o_r_e_q___exported___variables}}{}
\item \contentsline{section}{USBD\+\_\+\+IOREQ\+\_\+\+Exported\+\_\+\+Functions\+Prototype}{\pageref{group___u_s_b_d___i_o_r_e_q___exported___functions_prototype}}{}
\item \contentsline{section}{USBD\+\_\+\+IOREQ\+\_\+\+Private\+\_\+\+Types\+Definitions}{\pageref{group___u_s_b_d___i_o_r_e_q___private___types_definitions}}{}
\item \contentsline{section}{USBD\+\_\+\+IOREQ\+\_\+\+Private\+\_\+\+Defines}{\pageref{group___u_s_b_d___i_o_r_e_q___private___defines}}{}
\item \contentsline{section}{USBD\+\_\+\+IOREQ\+\_\+\+Private\+\_\+\+Macros}{\pageref{group___u_s_b_d___i_o_r_e_q___private___macros}}{}
\item \contentsline{section}{USBD\+\_\+\+IOREQ\+\_\+\+Private\+\_\+\+Variables}{\pageref{group___u_s_b_d___i_o_r_e_q___private___variables}}{}
\item \contentsline{section}{USBD\+\_\+\+IOREQ\+\_\+\+Private\+\_\+\+Function\+Prototypes}{\pageref{group___u_s_b_d___i_o_r_e_q___private___function_prototypes}}{}
\item \contentsline{section}{USBD\+\_\+\+IOREQ\+\_\+\+Private\+\_\+\+Functions}{\pageref{group___u_s_b_d___i_o_r_e_q___private___functions}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{STM32\+\_\+\+USBD\+\_\+\+DEVICE\+\_\+\+LIBRARY}{\pageref{group___s_t_m32___u_s_b_d___d_e_v_i_c_e___l_i_b_r_a_r_y}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{USB\+\_\+\+DEF}{\pageref{group___u_s_b___d_e_f}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{USB\+\_\+\+DEF\+\_\+\+Exported\+\_\+\+Defines}{\pageref{group___u_s_b___d_e_f___exported___defines}}{}
\item \contentsline{section}{USBD\+\_\+\+DEF\+\_\+\+Exported\+\_\+\+Types\+Definitions}{\pageref{group___u_s_b_d___d_e_f___exported___types_definitions}}{}
\item \contentsline{section}{USBD\+\_\+\+DEF\+\_\+\+Exported\+\_\+\+Macros}{\pageref{group___u_s_b_d___d_e_f___exported___macros}}{}
\item \contentsline{section}{USBD\+\_\+\+DEF\+\_\+\+Exported\+\_\+\+Variables}{\pageref{group___u_s_b_d___d_e_f___exported___variables}}{}
\item \contentsline{section}{USBD\+\_\+\+DEF\+\_\+\+Exported\+\_\+\+Functions\+Prototype}{\pageref{group___u_s_b_d___d_e_f___exported___functions_prototype}}{}
\end{DoxyCompactList}
\item \contentsline{section}{USBD\+\_\+\+CORE}{\pageref{group___u_s_b_d___c_o_r_e}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{USBD\+\_\+\+CORE\+\_\+\+Exported\+\_\+\+Defines}{\pageref{group___u_s_b_d___c_o_r_e___exported___defines}}{}
\item \contentsline{section}{USBD\+\_\+\+CORE\+\_\+\+Exported\+\_\+\+Types\+Definitions}{\pageref{group___u_s_b_d___c_o_r_e___exported___types_definitions}}{}
\item \contentsline{section}{USBD\+\_\+\+CORE\+\_\+\+Exported\+\_\+\+Macros}{\pageref{group___u_s_b_d___c_o_r_e___exported___macros}}{}
\item \contentsline{section}{USBD\+\_\+\+CORE\+\_\+\+Exported\+\_\+\+Variables}{\pageref{group___u_s_b_d___c_o_r_e___exported___variables}}{}
\item \contentsline{section}{USBD\+\_\+\+CORE\+\_\+\+Exported\+\_\+\+Functions\+Prototype}{\pageref{group___u_s_b_d___c_o_r_e___exported___functions_prototype}}{}
\item \contentsline{section}{USBD\+\_\+\+CORE\+\_\+\+Private\+\_\+\+Types\+Definitions}{\pageref{group___u_s_b_d___c_o_r_e___private___types_definitions}}{}
\item \contentsline{section}{USBD\+\_\+\+CORE\+\_\+\+Private\+\_\+\+Defines}{\pageref{group___u_s_b_d___c_o_r_e___private___defines}}{}
\item \contentsline{section}{USBD\+\_\+\+CORE\+\_\+\+Private\+\_\+\+Macros}{\pageref{group___u_s_b_d___c_o_r_e___private___macros}}{}
\item \contentsline{section}{USBD\+\_\+\+CORE\+\_\+\+Private\+\_\+\+Function\+Prototypes}{\pageref{group___u_s_b_d___c_o_r_e___private___function_prototypes}}{}
\item \contentsline{section}{USBD\+\_\+\+CORE\+\_\+\+Private\+\_\+\+Variables}{\pageref{group___u_s_b_d___c_o_r_e___private___variables}}{}
\item \contentsline{section}{USBD\+\_\+\+CORE\+\_\+\+Private\+\_\+\+Functions}{\pageref{group___u_s_b_d___c_o_r_e___private___functions}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{STM32\+\_\+\+USBD\+\_\+\+STATE\+\_\+\+DEVICE\+\_\+\+LIBRARY}{\pageref{group___s_t_m32___u_s_b_d___s_t_a_t_e___d_e_v_i_c_e___l_i_b_r_a_r_y}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{USBD\+\_\+\+REQ}{\pageref{group___u_s_b_d___r_e_q}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{USBD\+\_\+\+REQ\+\_\+\+Exported\+\_\+\+Defines}{\pageref{group___u_s_b_d___r_e_q___exported___defines}}{}
\item \contentsline{section}{USBD\+\_\+\+REQ\+\_\+\+Exported\+\_\+\+Types}{\pageref{group___u_s_b_d___r_e_q___exported___types}}{}
\item \contentsline{section}{USBD\+\_\+\+REQ\+\_\+\+Exported\+\_\+\+Macros}{\pageref{group___u_s_b_d___r_e_q___exported___macros}}{}
\item \contentsline{section}{USBD\+\_\+\+REQ\+\_\+\+Exported\+\_\+\+Variables}{\pageref{group___u_s_b_d___r_e_q___exported___variables}}{}
\item \contentsline{section}{USBD\+\_\+\+REQ\+\_\+\+Exported\+\_\+\+Functions\+Prototype}{\pageref{group___u_s_b_d___r_e_q___exported___functions_prototype}}{}
\item \contentsline{section}{USBD\+\_\+\+REQ\+\_\+\+Private\+\_\+\+Types\+Definitions}{\pageref{group___u_s_b_d___r_e_q___private___types_definitions}}{}
\item \contentsline{section}{USBD\+\_\+\+REQ\+\_\+\+Private\+\_\+\+Defines}{\pageref{group___u_s_b_d___r_e_q___private___defines}}{}
\item \contentsline{section}{USBD\+\_\+\+REQ\+\_\+\+Private\+\_\+\+Macros}{\pageref{group___u_s_b_d___r_e_q___private___macros}}{}
\item \contentsline{section}{USBD\+\_\+\+REQ\+\_\+\+Private\+\_\+\+Variables}{\pageref{group___u_s_b_d___r_e_q___private___variables}}{}
\item \contentsline{section}{USBD\+\_\+\+REQ\+\_\+\+Private\+\_\+\+Function\+Prototypes}{\pageref{group___u_s_b_d___r_e_q___private___function_prototypes}}{}
\item \contentsline{section}{USBD\+\_\+\+REQ\+\_\+\+Private\+\_\+\+Functions}{\pageref{group___u_s_b_d___r_e_q___private___functions}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{USBD\+\_\+\+OTG\+\_\+\+DRIVER}{\pageref{group___u_s_b_d___o_t_g___d_r_i_v_e_r}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{USBD\+\_\+\+DEVICE}{\pageref{group___u_s_b_d___d_e_v_i_c_e}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{USBD\+\_\+\+DEVICE\+\_\+\+Exported\+\_\+\+Variables}{\pageref{group___u_s_b_d___d_e_v_i_c_e___exported___variables}}{}
\item \contentsline{section}{USBD\+\_\+\+DEVICE\+\_\+\+Exported\+\_\+\+Functions\+Prototype}{\pageref{group___u_s_b_d___d_e_v_i_c_e___exported___functions_prototype}}{}
\end{DoxyCompactList}
\item \contentsline{section}{USBD\+\_\+\+CONF}{\pageref{group___u_s_b_d___c_o_n_f}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{USBD\+\_\+\+CONF\+\_\+\+Exported\+\_\+\+Variables}{\pageref{group___u_s_b_d___c_o_n_f___exported___variables}}{}
\item \contentsline{section}{USBD\+\_\+\+CONF\+\_\+\+Exported\+\_\+\+Defines}{\pageref{group___u_s_b_d___c_o_n_f___exported___defines}}{}
\item \contentsline{section}{USBD\+\_\+\+CONF\+\_\+\+Exported\+\_\+\+Macros}{\pageref{group___u_s_b_d___c_o_n_f___exported___macros}}{}
\item \contentsline{section}{USBD\+\_\+\+CONF\+\_\+\+Exported\+\_\+\+Types}{\pageref{group___u_s_b_d___c_o_n_f___exported___types}}{}
\item \contentsline{section}{USBD\+\_\+\+CONF\+\_\+\+Exported\+\_\+\+Functions\+Prototype}{\pageref{group___u_s_b_d___c_o_n_f___exported___functions_prototype}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{STM32\+\_\+\+USB\+\_\+\+OTG\+\_\+\+DEVICE\+\_\+\+LIBRARY}{\pageref{group___s_t_m32___u_s_b___o_t_g___d_e_v_i_c_e___l_i_b_r_a_r_y}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{USBD\+\_\+\+CUSTOM\+\_\+\+HID}{\pageref{group___u_s_b_d___c_u_s_t_o_m___h_i_d}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{USBD\+\_\+\+CUSTOM\+\_\+\+HID\+\_\+\+Exported\+\_\+\+Defines}{\pageref{group___u_s_b_d___c_u_s_t_o_m___h_i_d___exported___defines}}{}
\item \contentsline{section}{USBD\+\_\+\+CORE\+\_\+\+Exported\+\_\+\+Types\+Definitions}{\pageref{group___u_s_b_d___c_o_r_e___exported___types_definitions}}{}
\item \contentsline{section}{USBD\+\_\+\+CORE\+\_\+\+Exported\+\_\+\+Macros}{\pageref{group___u_s_b_d___c_o_r_e___exported___macros}}{}
\item \contentsline{section}{USBD\+\_\+\+CORE\+\_\+\+Exported\+\_\+\+Variables}{\pageref{group___u_s_b_d___c_o_r_e___exported___variables}}{}
\item \contentsline{section}{USB\+\_\+\+CORE\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group___u_s_b___c_o_r_e___exported___functions}}{}
\item \contentsline{section}{USBD\+\_\+\+CUSTOM\+\_\+\+HID\+\_\+\+Private\+\_\+\+Types\+Definitions}{\pageref{group___u_s_b_d___c_u_s_t_o_m___h_i_d___private___types_definitions}}{}
\item \contentsline{section}{USBD\+\_\+\+CUSTOM\+\_\+\+HID\+\_\+\+Private\+\_\+\+Defines}{\pageref{group___u_s_b_d___c_u_s_t_o_m___h_i_d___private___defines}}{}
\item \contentsline{section}{USBD\+\_\+\+CUSTOM\+\_\+\+HID\+\_\+\+Private\+\_\+\+Macros}{\pageref{group___u_s_b_d___c_u_s_t_o_m___h_i_d___private___macros}}{}
\item \contentsline{section}{USBD\+\_\+\+CUSTOM\+\_\+\+HID\+\_\+\+Private\+\_\+\+Function\+Prototypes}{\pageref{group___u_s_b_d___c_u_s_t_o_m___h_i_d___private___function_prototypes}}{}
\item \contentsline{section}{USBD\+\_\+\+CUSTOM\+\_\+\+HID\+\_\+\+Private\+\_\+\+Variables}{\pageref{group___u_s_b_d___c_u_s_t_o_m___h_i_d___private___variables}}{}
\item \contentsline{section}{USBD\+\_\+\+CUSTOM\+\_\+\+HID\+\_\+\+Private\+\_\+\+Functions}{\pageref{group___u_s_b_d___c_u_s_t_o_m___h_i_d___private___functions}}{}
\item \contentsline{section}{USBD\+\_\+\+CUSTOM\+\_\+\+HID\+\_\+\+Exported\+\_\+\+Variables}{\pageref{group___u_s_b_d___c_u_s_t_o_m___h_i_d___exported___variables}}{}
\item \contentsline{section}{USBD\+\_\+\+CUSTOM\+\_\+\+HID\+\_\+\+Exported\+\_\+\+Types}{\pageref{group___u_s_b_d___c_u_s_t_o_m___h_i_d___exported___types}}{}
\item \contentsline{section}{USBD\+\_\+\+CUSTOM\+\_\+\+HID\+\_\+\+Exported\+\_\+\+Macros}{\pageref{group___u_s_b_d___c_u_s_t_o_m___h_i_d___exported___macros}}{}
\item \contentsline{section}{USBD\+\_\+\+CUSTOM\+\_\+\+HID\+\_\+\+Exported\+\_\+\+Functions\+Prototype}{\pageref{group___u_s_b_d___c_u_s_t_o_m___h_i_d___exported___functions_prototype}}{}
\end{DoxyCompactList}
\item \contentsline{section}{USBD\+\_\+\+DESC}{\pageref{group___u_s_b_d___d_e_s_c}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{USBD\+\_\+\+DESC\+\_\+\+Private\+\_\+\+Types\+Definitions}{\pageref{group___u_s_b_d___d_e_s_c___private___types_definitions}}{}
\item \contentsline{section}{USBD\+\_\+\+DESC\+\_\+\+Private\+\_\+\+Defines}{\pageref{group___u_s_b_d___d_e_s_c___private___defines}}{}
\item \contentsline{section}{USBD\+\_\+\+DESC\+\_\+\+Private\+\_\+\+Macros}{\pageref{group___u_s_b_d___d_e_s_c___private___macros}}{}
\item \contentsline{section}{USBD\+\_\+\+DESC\+\_\+\+Private\+\_\+\+Function\+Prototypes}{\pageref{group___u_s_b_d___d_e_s_c___private___function_prototypes}}{}
\item \contentsline{section}{USBD\+\_\+\+DESC\+\_\+\+Private\+\_\+\+Variables}{\pageref{group___u_s_b_d___d_e_s_c___private___variables}}{}
\item \contentsline{section}{USBD\+\_\+\+DESC\+\_\+\+Private\+\_\+\+Functions}{\pageref{group___u_s_b_d___d_e_s_c___private___functions}}{}
\item \contentsline{section}{USBD\+\_\+\+DESC\+\_\+\+Exported\+\_\+\+Constants}{\pageref{group___u_s_b_d___d_e_s_c___exported___constants}}{}
\item \contentsline{section}{USBD\+\_\+\+DESC\+\_\+\+Exported\+\_\+\+Defines}{\pageref{group___u_s_b_d___d_e_s_c___exported___defines}}{}
\item \contentsline{section}{USBD\+\_\+\+DESC\+\_\+\+Exported\+\_\+\+Types\+Definitions}{\pageref{group___u_s_b_d___d_e_s_c___exported___types_definitions}}{}
\item \contentsline{section}{USBD\+\_\+\+DESC\+\_\+\+Exported\+\_\+\+Macros}{\pageref{group___u_s_b_d___d_e_s_c___exported___macros}}{}
\item \contentsline{section}{USBD\+\_\+\+DESC\+\_\+\+Exported\+\_\+\+Variables}{\pageref{group___u_s_b_d___d_e_s_c___exported___variables}}{}
\item \contentsline{section}{USBD\+\_\+\+DESC\+\_\+\+Exported\+\_\+\+Functions\+Prototype}{\pageref{group___u_s_b_d___d_e_s_c___exported___functions_prototype}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\end{DoxyCompactList}
