
PRO1_Nikodemus_Nilsson_Ohm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000abd0  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008e8  0800ad60  0800ad60  0000bd60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b648  0800b648  0000d064  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800b648  0800b648  0000c648  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b650  0800b650  0000d064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b650  0800b650  0000c650  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b654  0800b654  0000c654  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000064  20000000  0800b658  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00007794  20000064  0800b6bc  0000d064  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200077f8  0800b6bc  0000d7f8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d064  2**0
                  CONTENTS, READONLY
 12 .debug_info   000263d8  00000000  00000000  0000d094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000055b7  00000000  00000000  0003346c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001f58  00000000  00000000  00038a28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001824  00000000  00000000  0003a980  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002d9b1  00000000  00000000  0003c1a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00025a9a  00000000  00000000  00069b55  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011540c  00000000  00000000  0008f5ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001a49fb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008570  00000000  00000000  001a4a40  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000009b  00000000  00000000  001acfb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000064 	.word	0x20000064
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800ad48 	.word	0x0800ad48

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000068 	.word	0x20000068
 80001cc:	0800ad48 	.word	0x0800ad48

080001d0 <__aeabi_uldivmod>:
 80001d0:	b953      	cbnz	r3, 80001e8 <__aeabi_uldivmod+0x18>
 80001d2:	b94a      	cbnz	r2, 80001e8 <__aeabi_uldivmod+0x18>
 80001d4:	2900      	cmp	r1, #0
 80001d6:	bf08      	it	eq
 80001d8:	2800      	cmpeq	r0, #0
 80001da:	bf1c      	itt	ne
 80001dc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80001e0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80001e4:	f000 b988 	b.w	80004f8 <__aeabi_idiv0>
 80001e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f0:	f000 f806 	bl	8000200 <__udivmoddi4>
 80001f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001fc:	b004      	add	sp, #16
 80001fe:	4770      	bx	lr

08000200 <__udivmoddi4>:
 8000200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000204:	9d08      	ldr	r5, [sp, #32]
 8000206:	468e      	mov	lr, r1
 8000208:	4604      	mov	r4, r0
 800020a:	4688      	mov	r8, r1
 800020c:	2b00      	cmp	r3, #0
 800020e:	d14a      	bne.n	80002a6 <__udivmoddi4+0xa6>
 8000210:	428a      	cmp	r2, r1
 8000212:	4617      	mov	r7, r2
 8000214:	d962      	bls.n	80002dc <__udivmoddi4+0xdc>
 8000216:	fab2 f682 	clz	r6, r2
 800021a:	b14e      	cbz	r6, 8000230 <__udivmoddi4+0x30>
 800021c:	f1c6 0320 	rsb	r3, r6, #32
 8000220:	fa01 f806 	lsl.w	r8, r1, r6
 8000224:	fa20 f303 	lsr.w	r3, r0, r3
 8000228:	40b7      	lsls	r7, r6
 800022a:	ea43 0808 	orr.w	r8, r3, r8
 800022e:	40b4      	lsls	r4, r6
 8000230:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000234:	fa1f fc87 	uxth.w	ip, r7
 8000238:	fbb8 f1fe 	udiv	r1, r8, lr
 800023c:	0c23      	lsrs	r3, r4, #16
 800023e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000242:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000246:	fb01 f20c 	mul.w	r2, r1, ip
 800024a:	429a      	cmp	r2, r3
 800024c:	d909      	bls.n	8000262 <__udivmoddi4+0x62>
 800024e:	18fb      	adds	r3, r7, r3
 8000250:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000254:	f080 80ea 	bcs.w	800042c <__udivmoddi4+0x22c>
 8000258:	429a      	cmp	r2, r3
 800025a:	f240 80e7 	bls.w	800042c <__udivmoddi4+0x22c>
 800025e:	3902      	subs	r1, #2
 8000260:	443b      	add	r3, r7
 8000262:	1a9a      	subs	r2, r3, r2
 8000264:	b2a3      	uxth	r3, r4
 8000266:	fbb2 f0fe 	udiv	r0, r2, lr
 800026a:	fb0e 2210 	mls	r2, lr, r0, r2
 800026e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000272:	fb00 fc0c 	mul.w	ip, r0, ip
 8000276:	459c      	cmp	ip, r3
 8000278:	d909      	bls.n	800028e <__udivmoddi4+0x8e>
 800027a:	18fb      	adds	r3, r7, r3
 800027c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000280:	f080 80d6 	bcs.w	8000430 <__udivmoddi4+0x230>
 8000284:	459c      	cmp	ip, r3
 8000286:	f240 80d3 	bls.w	8000430 <__udivmoddi4+0x230>
 800028a:	443b      	add	r3, r7
 800028c:	3802      	subs	r0, #2
 800028e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000292:	eba3 030c 	sub.w	r3, r3, ip
 8000296:	2100      	movs	r1, #0
 8000298:	b11d      	cbz	r5, 80002a2 <__udivmoddi4+0xa2>
 800029a:	40f3      	lsrs	r3, r6
 800029c:	2200      	movs	r2, #0
 800029e:	e9c5 3200 	strd	r3, r2, [r5]
 80002a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a6:	428b      	cmp	r3, r1
 80002a8:	d905      	bls.n	80002b6 <__udivmoddi4+0xb6>
 80002aa:	b10d      	cbz	r5, 80002b0 <__udivmoddi4+0xb0>
 80002ac:	e9c5 0100 	strd	r0, r1, [r5]
 80002b0:	2100      	movs	r1, #0
 80002b2:	4608      	mov	r0, r1
 80002b4:	e7f5      	b.n	80002a2 <__udivmoddi4+0xa2>
 80002b6:	fab3 f183 	clz	r1, r3
 80002ba:	2900      	cmp	r1, #0
 80002bc:	d146      	bne.n	800034c <__udivmoddi4+0x14c>
 80002be:	4573      	cmp	r3, lr
 80002c0:	d302      	bcc.n	80002c8 <__udivmoddi4+0xc8>
 80002c2:	4282      	cmp	r2, r0
 80002c4:	f200 8105 	bhi.w	80004d2 <__udivmoddi4+0x2d2>
 80002c8:	1a84      	subs	r4, r0, r2
 80002ca:	eb6e 0203 	sbc.w	r2, lr, r3
 80002ce:	2001      	movs	r0, #1
 80002d0:	4690      	mov	r8, r2
 80002d2:	2d00      	cmp	r5, #0
 80002d4:	d0e5      	beq.n	80002a2 <__udivmoddi4+0xa2>
 80002d6:	e9c5 4800 	strd	r4, r8, [r5]
 80002da:	e7e2      	b.n	80002a2 <__udivmoddi4+0xa2>
 80002dc:	2a00      	cmp	r2, #0
 80002de:	f000 8090 	beq.w	8000402 <__udivmoddi4+0x202>
 80002e2:	fab2 f682 	clz	r6, r2
 80002e6:	2e00      	cmp	r6, #0
 80002e8:	f040 80a4 	bne.w	8000434 <__udivmoddi4+0x234>
 80002ec:	1a8a      	subs	r2, r1, r2
 80002ee:	0c03      	lsrs	r3, r0, #16
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	b280      	uxth	r0, r0
 80002f6:	b2bc      	uxth	r4, r7
 80002f8:	2101      	movs	r1, #1
 80002fa:	fbb2 fcfe 	udiv	ip, r2, lr
 80002fe:	fb0e 221c 	mls	r2, lr, ip, r2
 8000302:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000306:	fb04 f20c 	mul.w	r2, r4, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d907      	bls.n	800031e <__udivmoddi4+0x11e>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000314:	d202      	bcs.n	800031c <__udivmoddi4+0x11c>
 8000316:	429a      	cmp	r2, r3
 8000318:	f200 80e0 	bhi.w	80004dc <__udivmoddi4+0x2dc>
 800031c:	46c4      	mov	ip, r8
 800031e:	1a9b      	subs	r3, r3, r2
 8000320:	fbb3 f2fe 	udiv	r2, r3, lr
 8000324:	fb0e 3312 	mls	r3, lr, r2, r3
 8000328:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800032c:	fb02 f404 	mul.w	r4, r2, r4
 8000330:	429c      	cmp	r4, r3
 8000332:	d907      	bls.n	8000344 <__udivmoddi4+0x144>
 8000334:	18fb      	adds	r3, r7, r3
 8000336:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800033a:	d202      	bcs.n	8000342 <__udivmoddi4+0x142>
 800033c:	429c      	cmp	r4, r3
 800033e:	f200 80ca 	bhi.w	80004d6 <__udivmoddi4+0x2d6>
 8000342:	4602      	mov	r2, r0
 8000344:	1b1b      	subs	r3, r3, r4
 8000346:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800034a:	e7a5      	b.n	8000298 <__udivmoddi4+0x98>
 800034c:	f1c1 0620 	rsb	r6, r1, #32
 8000350:	408b      	lsls	r3, r1
 8000352:	fa22 f706 	lsr.w	r7, r2, r6
 8000356:	431f      	orrs	r7, r3
 8000358:	fa0e f401 	lsl.w	r4, lr, r1
 800035c:	fa20 f306 	lsr.w	r3, r0, r6
 8000360:	fa2e fe06 	lsr.w	lr, lr, r6
 8000364:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000368:	4323      	orrs	r3, r4
 800036a:	fa00 f801 	lsl.w	r8, r0, r1
 800036e:	fa1f fc87 	uxth.w	ip, r7
 8000372:	fbbe f0f9 	udiv	r0, lr, r9
 8000376:	0c1c      	lsrs	r4, r3, #16
 8000378:	fb09 ee10 	mls	lr, r9, r0, lr
 800037c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000380:	fb00 fe0c 	mul.w	lr, r0, ip
 8000384:	45a6      	cmp	lr, r4
 8000386:	fa02 f201 	lsl.w	r2, r2, r1
 800038a:	d909      	bls.n	80003a0 <__udivmoddi4+0x1a0>
 800038c:	193c      	adds	r4, r7, r4
 800038e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000392:	f080 809c 	bcs.w	80004ce <__udivmoddi4+0x2ce>
 8000396:	45a6      	cmp	lr, r4
 8000398:	f240 8099 	bls.w	80004ce <__udivmoddi4+0x2ce>
 800039c:	3802      	subs	r0, #2
 800039e:	443c      	add	r4, r7
 80003a0:	eba4 040e 	sub.w	r4, r4, lr
 80003a4:	fa1f fe83 	uxth.w	lr, r3
 80003a8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003ac:	fb09 4413 	mls	r4, r9, r3, r4
 80003b0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003b4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b8:	45a4      	cmp	ip, r4
 80003ba:	d908      	bls.n	80003ce <__udivmoddi4+0x1ce>
 80003bc:	193c      	adds	r4, r7, r4
 80003be:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80003c2:	f080 8082 	bcs.w	80004ca <__udivmoddi4+0x2ca>
 80003c6:	45a4      	cmp	ip, r4
 80003c8:	d97f      	bls.n	80004ca <__udivmoddi4+0x2ca>
 80003ca:	3b02      	subs	r3, #2
 80003cc:	443c      	add	r4, r7
 80003ce:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003d2:	eba4 040c 	sub.w	r4, r4, ip
 80003d6:	fba0 ec02 	umull	lr, ip, r0, r2
 80003da:	4564      	cmp	r4, ip
 80003dc:	4673      	mov	r3, lr
 80003de:	46e1      	mov	r9, ip
 80003e0:	d362      	bcc.n	80004a8 <__udivmoddi4+0x2a8>
 80003e2:	d05f      	beq.n	80004a4 <__udivmoddi4+0x2a4>
 80003e4:	b15d      	cbz	r5, 80003fe <__udivmoddi4+0x1fe>
 80003e6:	ebb8 0203 	subs.w	r2, r8, r3
 80003ea:	eb64 0409 	sbc.w	r4, r4, r9
 80003ee:	fa04 f606 	lsl.w	r6, r4, r6
 80003f2:	fa22 f301 	lsr.w	r3, r2, r1
 80003f6:	431e      	orrs	r6, r3
 80003f8:	40cc      	lsrs	r4, r1
 80003fa:	e9c5 6400 	strd	r6, r4, [r5]
 80003fe:	2100      	movs	r1, #0
 8000400:	e74f      	b.n	80002a2 <__udivmoddi4+0xa2>
 8000402:	fbb1 fcf2 	udiv	ip, r1, r2
 8000406:	0c01      	lsrs	r1, r0, #16
 8000408:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800040c:	b280      	uxth	r0, r0
 800040e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000412:	463b      	mov	r3, r7
 8000414:	4638      	mov	r0, r7
 8000416:	463c      	mov	r4, r7
 8000418:	46b8      	mov	r8, r7
 800041a:	46be      	mov	lr, r7
 800041c:	2620      	movs	r6, #32
 800041e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000422:	eba2 0208 	sub.w	r2, r2, r8
 8000426:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800042a:	e766      	b.n	80002fa <__udivmoddi4+0xfa>
 800042c:	4601      	mov	r1, r0
 800042e:	e718      	b.n	8000262 <__udivmoddi4+0x62>
 8000430:	4610      	mov	r0, r2
 8000432:	e72c      	b.n	800028e <__udivmoddi4+0x8e>
 8000434:	f1c6 0220 	rsb	r2, r6, #32
 8000438:	fa2e f302 	lsr.w	r3, lr, r2
 800043c:	40b7      	lsls	r7, r6
 800043e:	40b1      	lsls	r1, r6
 8000440:	fa20 f202 	lsr.w	r2, r0, r2
 8000444:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000448:	430a      	orrs	r2, r1
 800044a:	fbb3 f8fe 	udiv	r8, r3, lr
 800044e:	b2bc      	uxth	r4, r7
 8000450:	fb0e 3318 	mls	r3, lr, r8, r3
 8000454:	0c11      	lsrs	r1, r2, #16
 8000456:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045a:	fb08 f904 	mul.w	r9, r8, r4
 800045e:	40b0      	lsls	r0, r6
 8000460:	4589      	cmp	r9, r1
 8000462:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000466:	b280      	uxth	r0, r0
 8000468:	d93e      	bls.n	80004e8 <__udivmoddi4+0x2e8>
 800046a:	1879      	adds	r1, r7, r1
 800046c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000470:	d201      	bcs.n	8000476 <__udivmoddi4+0x276>
 8000472:	4589      	cmp	r9, r1
 8000474:	d81f      	bhi.n	80004b6 <__udivmoddi4+0x2b6>
 8000476:	eba1 0109 	sub.w	r1, r1, r9
 800047a:	fbb1 f9fe 	udiv	r9, r1, lr
 800047e:	fb09 f804 	mul.w	r8, r9, r4
 8000482:	fb0e 1119 	mls	r1, lr, r9, r1
 8000486:	b292      	uxth	r2, r2
 8000488:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800048c:	4542      	cmp	r2, r8
 800048e:	d229      	bcs.n	80004e4 <__udivmoddi4+0x2e4>
 8000490:	18ba      	adds	r2, r7, r2
 8000492:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000496:	d2c4      	bcs.n	8000422 <__udivmoddi4+0x222>
 8000498:	4542      	cmp	r2, r8
 800049a:	d2c2      	bcs.n	8000422 <__udivmoddi4+0x222>
 800049c:	f1a9 0102 	sub.w	r1, r9, #2
 80004a0:	443a      	add	r2, r7
 80004a2:	e7be      	b.n	8000422 <__udivmoddi4+0x222>
 80004a4:	45f0      	cmp	r8, lr
 80004a6:	d29d      	bcs.n	80003e4 <__udivmoddi4+0x1e4>
 80004a8:	ebbe 0302 	subs.w	r3, lr, r2
 80004ac:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004b0:	3801      	subs	r0, #1
 80004b2:	46e1      	mov	r9, ip
 80004b4:	e796      	b.n	80003e4 <__udivmoddi4+0x1e4>
 80004b6:	eba7 0909 	sub.w	r9, r7, r9
 80004ba:	4449      	add	r1, r9
 80004bc:	f1a8 0c02 	sub.w	ip, r8, #2
 80004c0:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c4:	fb09 f804 	mul.w	r8, r9, r4
 80004c8:	e7db      	b.n	8000482 <__udivmoddi4+0x282>
 80004ca:	4673      	mov	r3, lr
 80004cc:	e77f      	b.n	80003ce <__udivmoddi4+0x1ce>
 80004ce:	4650      	mov	r0, sl
 80004d0:	e766      	b.n	80003a0 <__udivmoddi4+0x1a0>
 80004d2:	4608      	mov	r0, r1
 80004d4:	e6fd      	b.n	80002d2 <__udivmoddi4+0xd2>
 80004d6:	443b      	add	r3, r7
 80004d8:	3a02      	subs	r2, #2
 80004da:	e733      	b.n	8000344 <__udivmoddi4+0x144>
 80004dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e0:	443b      	add	r3, r7
 80004e2:	e71c      	b.n	800031e <__udivmoddi4+0x11e>
 80004e4:	4649      	mov	r1, r9
 80004e6:	e79c      	b.n	8000422 <__udivmoddi4+0x222>
 80004e8:	eba1 0109 	sub.w	r1, r1, r9
 80004ec:	46c4      	mov	ip, r8
 80004ee:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f2:	fb09 f804 	mul.w	r8, r9, r4
 80004f6:	e7c4      	b.n	8000482 <__udivmoddi4+0x282>

080004f8 <__aeabi_idiv0>:
 80004f8:	4770      	bx	lr
 80004fa:	bf00      	nop

080004fc <readMomentaryButton>:

static uint8_t lastBtnLeft = GPIO_PIN_SET;
static uint8_t lastBtnUp   = GPIO_PIN_SET;


void readMomentaryButton(GPIO_TypeDef* Port, uint16_t Pin, uint8_t* lastState, bool* outFlag) {
 80004fc:	b580      	push	{r7, lr}
 80004fe:	b086      	sub	sp, #24
 8000500:	af00      	add	r7, sp, #0
 8000502:	60f8      	str	r0, [r7, #12]
 8000504:	607a      	str	r2, [r7, #4]
 8000506:	603b      	str	r3, [r7, #0]
 8000508:	460b      	mov	r3, r1
 800050a:	817b      	strh	r3, [r7, #10]
    uint8_t currentState = HAL_GPIO_ReadPin(Port, Pin);
 800050c:	897b      	ldrh	r3, [r7, #10]
 800050e:	4619      	mov	r1, r3
 8000510:	68f8      	ldr	r0, [r7, #12]
 8000512:	f003 fdc5 	bl	80040a0 <HAL_GPIO_ReadPin>
 8000516:	4603      	mov	r3, r0
 8000518:	75fb      	strb	r3, [r7, #23]
    *outFlag = false;
 800051a:	683b      	ldr	r3, [r7, #0]
 800051c:	2200      	movs	r2, #0
 800051e:	701a      	strb	r2, [r3, #0]

    if (*lastState == GPIO_PIN_SET && currentState == GPIO_PIN_RESET) {
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	781b      	ldrb	r3, [r3, #0]
 8000524:	2b01      	cmp	r3, #1
 8000526:	d105      	bne.n	8000534 <readMomentaryButton+0x38>
 8000528:	7dfb      	ldrb	r3, [r7, #23]
 800052a:	2b00      	cmp	r3, #0
 800052c:	d102      	bne.n	8000534 <readMomentaryButton+0x38>
        *outFlag = true;
 800052e:	683b      	ldr	r3, [r7, #0]
 8000530:	2201      	movs	r2, #1
 8000532:	701a      	strb	r2, [r3, #0]
    }
    *lastState = currentState;
 8000534:	687b      	ldr	r3, [r7, #4]
 8000536:	7dfa      	ldrb	r2, [r7, #23]
 8000538:	701a      	strb	r2, [r3, #0]
}
 800053a:	bf00      	nop
 800053c:	3718      	adds	r7, #24
 800053e:	46bd      	mov	sp, r7
 8000540:	bd80      	pop	{r7, pc}

08000542 <readToggleSwitch>:

void readToggleSwitch(GPIO_TypeDef* Port, uint16_t Pin, bool* outState) {
 8000542:	b580      	push	{r7, lr}
 8000544:	b084      	sub	sp, #16
 8000546:	af00      	add	r7, sp, #0
 8000548:	60f8      	str	r0, [r7, #12]
 800054a:	460b      	mov	r3, r1
 800054c:	607a      	str	r2, [r7, #4]
 800054e:	817b      	strh	r3, [r7, #10]
    if (HAL_GPIO_ReadPin(Port, Pin) == GPIO_PIN_RESET) {
 8000550:	897b      	ldrh	r3, [r7, #10]
 8000552:	4619      	mov	r1, r3
 8000554:	68f8      	ldr	r0, [r7, #12]
 8000556:	f003 fda3 	bl	80040a0 <HAL_GPIO_ReadPin>
 800055a:	4603      	mov	r3, r0
 800055c:	2b00      	cmp	r3, #0
 800055e:	d103      	bne.n	8000568 <readToggleSwitch+0x26>
        *outState = true;
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	2201      	movs	r2, #1
 8000564:	701a      	strb	r2, [r3, #0]
    } else {
        *outState = false;
    }
}
 8000566:	e002      	b.n	800056e <readToggleSwitch+0x2c>
        *outState = false;
 8000568:	687b      	ldr	r3, [r7, #4]
 800056a:	2200      	movs	r2, #0
 800056c:	701a      	strb	r2, [r3, #0]
}
 800056e:	bf00      	nop
 8000570:	3710      	adds	r7, #16
 8000572:	46bd      	mov	sp, r7
 8000574:	bd80      	pop	{r7, pc}
	...

08000578 <readAndSetInputsState>:

// --- MAIN INPUT CONTROLLER ---
void readAndSetInputsState() {
 8000578:	b580      	push	{r7, lr}
 800057a:	b082      	sub	sp, #8
 800057c:	af00      	add	r7, sp, #0
	InputState_t* state;
	state = Return_InputState();
 800057e:	f000 f9dd 	bl	800093c <Return_InputState>
 8000582:	6078      	str	r0, [r7, #4]

    readMomentaryButton(PL1_Switch_GPIO_Port, PL1_Switch_Pin, &lastBtnLeft, &state->Button_Pressed_Left);
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	4a19      	ldr	r2, [pc, #100]	@ (80005ec <readAndSetInputsState+0x74>)
 8000588:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800058c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000590:	f7ff ffb4 	bl	80004fc <readMomentaryButton>
    readMomentaryButton(PL2_Switch_GPIO_Port, PL2_Switch_Pin, &lastBtnUp,   &state->Button_Pressed_Up);
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	3301      	adds	r3, #1
 8000598:	4a15      	ldr	r2, [pc, #84]	@ (80005f0 <readAndSetInputsState+0x78>)
 800059a:	2180      	movs	r1, #128	@ 0x80
 800059c:	4815      	ldr	r0, [pc, #84]	@ (80005f4 <readAndSetInputsState+0x7c>)
 800059e:	f7ff ffad 	bl	80004fc <readMomentaryButton>

    readToggleSwitch(TL1_Car_GPIO_Port, TL1_Car_Pin, &state->Car_Pesent_Left);
 80005a2:	687b      	ldr	r3, [r7, #4]
 80005a4:	3302      	adds	r3, #2
 80005a6:	461a      	mov	r2, r3
 80005a8:	2110      	movs	r1, #16
 80005aa:	4813      	ldr	r0, [pc, #76]	@ (80005f8 <readAndSetInputsState+0x80>)
 80005ac:	f7ff ffc9 	bl	8000542 <readToggleSwitch>
    readToggleSwitch(TL2_Car_GPIO_Port, TL2_Car_Pin, &state->Car_Pesent_Down);
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	3305      	adds	r3, #5
 80005b4:	461a      	mov	r2, r3
 80005b6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80005ba:	480e      	ldr	r0, [pc, #56]	@ (80005f4 <readAndSetInputsState+0x7c>)
 80005bc:	f7ff ffc1 	bl	8000542 <readToggleSwitch>
    readToggleSwitch(TL3_Car_GPIO_Port, TL3_Car_Pin, &state->Car_Pesent_Right);
 80005c0:	687b      	ldr	r3, [r7, #4]
 80005c2:	3304      	adds	r3, #4
 80005c4:	461a      	mov	r2, r3
 80005c6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80005ca:	480a      	ldr	r0, [pc, #40]	@ (80005f4 <readAndSetInputsState+0x7c>)
 80005cc:	f7ff ffb9 	bl	8000542 <readToggleSwitch>
    readToggleSwitch(TL4_Car_GPIO_Port, TL4_Car_Pin, &state->Car_Pesent_Up);
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	3303      	adds	r3, #3
 80005d4:	461a      	mov	r2, r3
 80005d6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80005da:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80005de:	f7ff ffb0 	bl	8000542 <readToggleSwitch>
}
 80005e2:	bf00      	nop
 80005e4:	3708      	adds	r7, #8
 80005e6:	46bd      	mov	sp, r7
 80005e8:	bd80      	pop	{r7, pc}
 80005ea:	bf00      	nop
 80005ec:	20000000 	.word	0x20000000
 80005f0:	20000001 	.word	0x20000001
 80005f4:	48000400 	.word	0x48000400
 80005f8:	48000800 	.word	0x48000800

080005fc <Read_Potentiometer>:
#include "main.h"
#include "Model/traffic_state.h"

extern ADC_HandleTypeDef hadc1;

void Read_Potentiometer() {
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b084      	sub	sp, #16
 8000600:	af00      	add	r7, sp, #0
	InputState_t* state = Return_InputState();
 8000602:	f000 f99b 	bl	800093c <Return_InputState>
 8000606:	6078      	str	r0, [r7, #4]
	uint32_t sum = 0;
 8000608:	2300      	movs	r3, #0
 800060a:	60fb      	str	r3, [r7, #12]

	// Take 5 samples and average them
	for (int i = 0; i < 5; i++) {
 800060c:	2300      	movs	r3, #0
 800060e:	60bb      	str	r3, [r7, #8]
 8000610:	e013      	b.n	800063a <Read_Potentiometer+0x3e>
		HAL_ADC_Start(&hadc1);
 8000612:	4813      	ldr	r0, [pc, #76]	@ (8000660 <Read_Potentiometer+0x64>)
 8000614:	f002 fa7a 	bl	8002b0c <HAL_ADC_Start>
		if (HAL_ADC_PollForConversion(&hadc1, 5) == HAL_OK) {
 8000618:	2105      	movs	r1, #5
 800061a:	4811      	ldr	r0, [pc, #68]	@ (8000660 <Read_Potentiometer+0x64>)
 800061c:	f002 fb64 	bl	8002ce8 <HAL_ADC_PollForConversion>
 8000620:	4603      	mov	r3, r0
 8000622:	2b00      	cmp	r3, #0
 8000624:	d106      	bne.n	8000634 <Read_Potentiometer+0x38>
			sum += HAL_ADC_GetValue(&hadc1);
 8000626:	480e      	ldr	r0, [pc, #56]	@ (8000660 <Read_Potentiometer+0x64>)
 8000628:	f002 fc36 	bl	8002e98 <HAL_ADC_GetValue>
 800062c:	4602      	mov	r2, r0
 800062e:	68fb      	ldr	r3, [r7, #12]
 8000630:	4413      	add	r3, r2
 8000632:	60fb      	str	r3, [r7, #12]
	for (int i = 0; i < 5; i++) {
 8000634:	68bb      	ldr	r3, [r7, #8]
 8000636:	3301      	adds	r3, #1
 8000638:	60bb      	str	r3, [r7, #8]
 800063a:	68bb      	ldr	r3, [r7, #8]
 800063c:	2b04      	cmp	r3, #4
 800063e:	dde8      	ble.n	8000612 <Read_Potentiometer+0x16>
		}
	}

	// Store the average (divide by 5)
	state->PotiValue = sum / 5;
 8000640:	68fb      	ldr	r3, [r7, #12]
 8000642:	4a08      	ldr	r2, [pc, #32]	@ (8000664 <Read_Potentiometer+0x68>)
 8000644:	fba2 2303 	umull	r2, r3, r2, r3
 8000648:	089b      	lsrs	r3, r3, #2
 800064a:	b29a      	uxth	r2, r3
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	80da      	strh	r2, [r3, #6]

	HAL_ADC_Stop(&hadc1);
 8000650:	4803      	ldr	r0, [pc, #12]	@ (8000660 <Read_Potentiometer+0x64>)
 8000652:	f002 fb15 	bl	8002c80 <HAL_ADC_Stop>
}
 8000656:	bf00      	nop
 8000658:	3710      	adds	r7, #16
 800065a:	46bd      	mov	sp, r7
 800065c:	bd80      	pop	{r7, pc}
 800065e:	bf00      	nop
 8000660:	200000b4 	.word	0x200000b4
 8000664:	cccccccd 	.word	0xcccccccd

08000668 <readAndSet>:

uint8_t count = 0;
uint8_t count2 = 0;


void readAndSet(InputState_t* inputState) {
 8000668:	b580      	push	{r7, lr}
 800066a:	b084      	sub	sp, #16
 800066c:	af00      	add	r7, sp, #0
 800066e:	6078      	str	r0, [r7, #4]
	LightsState_t* lightsState = Return_LightsState();
 8000670:	f000 f95a 	bl	8000928 <Return_LightsState>
 8000674:	60f8      	str	r0, [r7, #12]

	if (inputState->Button_Pressed_Left) {
 8000676:	687b      	ldr	r3, [r7, #4]
 8000678:	781b      	ldrb	r3, [r3, #0]
 800067a:	2b00      	cmp	r3, #0
 800067c:	d06a      	beq.n	8000754 <readAndSet+0xec>
		count++;
 800067e:	4b6b      	ldr	r3, [pc, #428]	@ (800082c <readAndSet+0x1c4>)
 8000680:	781b      	ldrb	r3, [r3, #0]
 8000682:	3301      	adds	r3, #1
 8000684:	b2da      	uxtb	r2, r3
 8000686:	4b69      	ldr	r3, [pc, #420]	@ (800082c <readAndSet+0x1c4>)
 8000688:	701a      	strb	r2, [r3, #0]

		if (count % 6 == 0) {
 800068a:	4b68      	ldr	r3, [pc, #416]	@ (800082c <readAndSet+0x1c4>)
 800068c:	781a      	ldrb	r2, [r3, #0]
 800068e:	4b68      	ldr	r3, [pc, #416]	@ (8000830 <readAndSet+0x1c8>)
 8000690:	fba3 1302 	umull	r1, r3, r3, r2
 8000694:	0899      	lsrs	r1, r3, #2
 8000696:	460b      	mov	r3, r1
 8000698:	005b      	lsls	r3, r3, #1
 800069a:	440b      	add	r3, r1
 800069c:	005b      	lsls	r3, r3, #1
 800069e:	1ad3      	subs	r3, r2, r3
 80006a0:	b2db      	uxtb	r3, r3
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d102      	bne.n	80006ac <readAndSet+0x44>
			Set_Pl_StatePassive();
 80006a6:	f000 f953 	bl	8000950 <Set_Pl_StatePassive>
 80006aa:	e053      	b.n	8000754 <readAndSet+0xec>
		} else if (count % 6 == 1) {
 80006ac:	4b5f      	ldr	r3, [pc, #380]	@ (800082c <readAndSet+0x1c4>)
 80006ae:	781a      	ldrb	r2, [r3, #0]
 80006b0:	4b5f      	ldr	r3, [pc, #380]	@ (8000830 <readAndSet+0x1c8>)
 80006b2:	fba3 1302 	umull	r1, r3, r3, r2
 80006b6:	0899      	lsrs	r1, r3, #2
 80006b8:	460b      	mov	r3, r1
 80006ba:	005b      	lsls	r3, r3, #1
 80006bc:	440b      	add	r3, r1
 80006be:	005b      	lsls	r3, r3, #1
 80006c0:	1ad3      	subs	r3, r2, r3
 80006c2:	b2db      	uxtb	r3, r3
 80006c4:	2b01      	cmp	r3, #1
 80006c6:	d102      	bne.n	80006ce <readAndSet+0x66>
			Set_Pl_StateWaitingUp();
 80006c8:	f000 f958 	bl	800097c <Set_Pl_StateWaitingUp>
 80006cc:	e042      	b.n	8000754 <readAndSet+0xec>
		} else if (count % 6 == 2) {
 80006ce:	4b57      	ldr	r3, [pc, #348]	@ (800082c <readAndSet+0x1c4>)
 80006d0:	781a      	ldrb	r2, [r3, #0]
 80006d2:	4b57      	ldr	r3, [pc, #348]	@ (8000830 <readAndSet+0x1c8>)
 80006d4:	fba3 1302 	umull	r1, r3, r3, r2
 80006d8:	0899      	lsrs	r1, r3, #2
 80006da:	460b      	mov	r3, r1
 80006dc:	005b      	lsls	r3, r3, #1
 80006de:	440b      	add	r3, r1
 80006e0:	005b      	lsls	r3, r3, #1
 80006e2:	1ad3      	subs	r3, r2, r3
 80006e4:	b2db      	uxtb	r3, r3
 80006e6:	2b02      	cmp	r3, #2
 80006e8:	d102      	bne.n	80006f0 <readAndSet+0x88>
			Set_Pl_StateWalkingUp();
 80006ea:	f000 f95d 	bl	80009a8 <Set_Pl_StateWalkingUp>
 80006ee:	e031      	b.n	8000754 <readAndSet+0xec>
		} else if (count % 6 == 3) {
 80006f0:	4b4e      	ldr	r3, [pc, #312]	@ (800082c <readAndSet+0x1c4>)
 80006f2:	781a      	ldrb	r2, [r3, #0]
 80006f4:	4b4e      	ldr	r3, [pc, #312]	@ (8000830 <readAndSet+0x1c8>)
 80006f6:	fba3 1302 	umull	r1, r3, r3, r2
 80006fa:	0899      	lsrs	r1, r3, #2
 80006fc:	460b      	mov	r3, r1
 80006fe:	005b      	lsls	r3, r3, #1
 8000700:	440b      	add	r3, r1
 8000702:	005b      	lsls	r3, r3, #1
 8000704:	1ad3      	subs	r3, r2, r3
 8000706:	b2db      	uxtb	r3, r3
 8000708:	2b03      	cmp	r3, #3
 800070a:	d102      	bne.n	8000712 <readAndSet+0xaa>
			Set_Pl_StatePassive();
 800070c:	f000 f920 	bl	8000950 <Set_Pl_StatePassive>
 8000710:	e020      	b.n	8000754 <readAndSet+0xec>
		} else if (count % 6 == 4) {
 8000712:	4b46      	ldr	r3, [pc, #280]	@ (800082c <readAndSet+0x1c4>)
 8000714:	781a      	ldrb	r2, [r3, #0]
 8000716:	4b46      	ldr	r3, [pc, #280]	@ (8000830 <readAndSet+0x1c8>)
 8000718:	fba3 1302 	umull	r1, r3, r3, r2
 800071c:	0899      	lsrs	r1, r3, #2
 800071e:	460b      	mov	r3, r1
 8000720:	005b      	lsls	r3, r3, #1
 8000722:	440b      	add	r3, r1
 8000724:	005b      	lsls	r3, r3, #1
 8000726:	1ad3      	subs	r3, r2, r3
 8000728:	b2db      	uxtb	r3, r3
 800072a:	2b04      	cmp	r3, #4
 800072c:	d102      	bne.n	8000734 <readAndSet+0xcc>
			Set_Pl_StateWaitingLeft();
 800072e:	f000 f951 	bl	80009d4 <Set_Pl_StateWaitingLeft>
 8000732:	e00f      	b.n	8000754 <readAndSet+0xec>
		} else if (count % 6 == 5) {
 8000734:	4b3d      	ldr	r3, [pc, #244]	@ (800082c <readAndSet+0x1c4>)
 8000736:	781a      	ldrb	r2, [r3, #0]
 8000738:	4b3d      	ldr	r3, [pc, #244]	@ (8000830 <readAndSet+0x1c8>)
 800073a:	fba3 1302 	umull	r1, r3, r3, r2
 800073e:	0899      	lsrs	r1, r3, #2
 8000740:	460b      	mov	r3, r1
 8000742:	005b      	lsls	r3, r3, #1
 8000744:	440b      	add	r3, r1
 8000746:	005b      	lsls	r3, r3, #1
 8000748:	1ad3      	subs	r3, r2, r3
 800074a:	b2db      	uxtb	r3, r3
 800074c:	2b05      	cmp	r3, #5
 800074e:	d101      	bne.n	8000754 <readAndSet+0xec>
			Set_Pl_StateWalkingLeft();
 8000750:	f000 f956 	bl	8000a00 <Set_Pl_StateWalkingLeft>
		}
	}

	if (inputState->Button_Pressed_Up) {
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	785b      	ldrb	r3, [r3, #1]
 8000758:	2b00      	cmp	r3, #0
 800075a:	d054      	beq.n	8000806 <readAndSet+0x19e>
		count2++;
 800075c:	4b35      	ldr	r3, [pc, #212]	@ (8000834 <readAndSet+0x1cc>)
 800075e:	781b      	ldrb	r3, [r3, #0]
 8000760:	3301      	adds	r3, #1
 8000762:	b2da      	uxtb	r2, r3
 8000764:	4b33      	ldr	r3, [pc, #204]	@ (8000834 <readAndSet+0x1cc>)
 8000766:	701a      	strb	r2, [r3, #0]

		if (count2 % 5 == 0) {
 8000768:	4b32      	ldr	r3, [pc, #200]	@ (8000834 <readAndSet+0x1cc>)
 800076a:	781a      	ldrb	r2, [r3, #0]
 800076c:	4b32      	ldr	r3, [pc, #200]	@ (8000838 <readAndSet+0x1d0>)
 800076e:	fba3 1302 	umull	r1, r3, r3, r2
 8000772:	0899      	lsrs	r1, r3, #2
 8000774:	460b      	mov	r3, r1
 8000776:	009b      	lsls	r3, r3, #2
 8000778:	440b      	add	r3, r1
 800077a:	1ad3      	subs	r3, r2, r3
 800077c:	b2db      	uxtb	r3, r3
 800077e:	2b00      	cmp	r3, #0
 8000780:	d102      	bne.n	8000788 <readAndSet+0x120>
			Set_Tl_StateVerG_HorR();
 8000782:	f000 f953 	bl	8000a2c <Set_Tl_StateVerG_HorR>
 8000786:	e03e      	b.n	8000806 <readAndSet+0x19e>
		} else if (count2 % 5 == 1) {
 8000788:	4b2a      	ldr	r3, [pc, #168]	@ (8000834 <readAndSet+0x1cc>)
 800078a:	781a      	ldrb	r2, [r3, #0]
 800078c:	4b2a      	ldr	r3, [pc, #168]	@ (8000838 <readAndSet+0x1d0>)
 800078e:	fba3 1302 	umull	r1, r3, r3, r2
 8000792:	0899      	lsrs	r1, r3, #2
 8000794:	460b      	mov	r3, r1
 8000796:	009b      	lsls	r3, r3, #2
 8000798:	440b      	add	r3, r1
 800079a:	1ad3      	subs	r3, r2, r3
 800079c:	b2db      	uxtb	r3, r3
 800079e:	2b01      	cmp	r3, #1
 80007a0:	d102      	bne.n	80007a8 <readAndSet+0x140>
			Set_Tl_StateVerR_HorG();
 80007a2:	f000 f959 	bl	8000a58 <Set_Tl_StateVerR_HorG>
 80007a6:	e02e      	b.n	8000806 <readAndSet+0x19e>
		} else if (count2 % 5 == 2) {
 80007a8:	4b22      	ldr	r3, [pc, #136]	@ (8000834 <readAndSet+0x1cc>)
 80007aa:	781a      	ldrb	r2, [r3, #0]
 80007ac:	4b22      	ldr	r3, [pc, #136]	@ (8000838 <readAndSet+0x1d0>)
 80007ae:	fba3 1302 	umull	r1, r3, r3, r2
 80007b2:	0899      	lsrs	r1, r3, #2
 80007b4:	460b      	mov	r3, r1
 80007b6:	009b      	lsls	r3, r3, #2
 80007b8:	440b      	add	r3, r1
 80007ba:	1ad3      	subs	r3, r2, r3
 80007bc:	b2db      	uxtb	r3, r3
 80007be:	2b02      	cmp	r3, #2
 80007c0:	d102      	bne.n	80007c8 <readAndSet+0x160>
			Set_Tl_StateVerO_HorO();
 80007c2:	f000 f95f 	bl	8000a84 <Set_Tl_StateVerO_HorO>
 80007c6:	e01e      	b.n	8000806 <readAndSet+0x19e>
		} else if (count2 % 5 == 3) {
 80007c8:	4b1a      	ldr	r3, [pc, #104]	@ (8000834 <readAndSet+0x1cc>)
 80007ca:	781a      	ldrb	r2, [r3, #0]
 80007cc:	4b1a      	ldr	r3, [pc, #104]	@ (8000838 <readAndSet+0x1d0>)
 80007ce:	fba3 1302 	umull	r1, r3, r3, r2
 80007d2:	0899      	lsrs	r1, r3, #2
 80007d4:	460b      	mov	r3, r1
 80007d6:	009b      	lsls	r3, r3, #2
 80007d8:	440b      	add	r3, r1
 80007da:	1ad3      	subs	r3, r2, r3
 80007dc:	b2db      	uxtb	r3, r3
 80007de:	2b03      	cmp	r3, #3
 80007e0:	d102      	bne.n	80007e8 <readAndSet+0x180>
			Set_Tl_StateVerR_HorO();
 80007e2:	f000 f965 	bl	8000ab0 <Set_Tl_StateVerR_HorO>
 80007e6:	e00e      	b.n	8000806 <readAndSet+0x19e>
		} else if (count2 % 5 == 4) {
 80007e8:	4b12      	ldr	r3, [pc, #72]	@ (8000834 <readAndSet+0x1cc>)
 80007ea:	781a      	ldrb	r2, [r3, #0]
 80007ec:	4b12      	ldr	r3, [pc, #72]	@ (8000838 <readAndSet+0x1d0>)
 80007ee:	fba3 1302 	umull	r1, r3, r3, r2
 80007f2:	0899      	lsrs	r1, r3, #2
 80007f4:	460b      	mov	r3, r1
 80007f6:	009b      	lsls	r3, r3, #2
 80007f8:	440b      	add	r3, r1
 80007fa:	1ad3      	subs	r3, r2, r3
 80007fc:	b2db      	uxtb	r3, r3
 80007fe:	2b04      	cmp	r3, #4
 8000800:	d101      	bne.n	8000806 <readAndSet+0x19e>
			Set_Tl_StateVerO_HorR();
 8000802:	f000 f96b 	bl	8000adc <Set_Tl_StateVerO_HorR>
		}
	}

	if (inputState->Car_Pesent_Left) {
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	789b      	ldrb	r3, [r3, #2]
 800080a:	2b00      	cmp	r3, #0
 800080c:	d009      	beq.n	8000822 <readAndSet+0x1ba>
		if (lightsState->Horizontal_Traffic_Light_State.Delays.pedestrianDelay > 0)
 800080e:	68fb      	ldr	r3, [r7, #12]
 8000810:	8a1b      	ldrh	r3, [r3, #16]
 8000812:	2b00      	cmp	r3, #0
 8000814:	d005      	beq.n	8000822 <readAndSet+0x1ba>
			lightsState->Horizontal_Traffic_Light_State.Delays.pedestrianDelay -= 1;
 8000816:	68fb      	ldr	r3, [r7, #12]
 8000818:	8a1b      	ldrh	r3, [r3, #16]
 800081a:	3b01      	subs	r3, #1
 800081c:	b29a      	uxth	r2, r3
 800081e:	68fb      	ldr	r3, [r7, #12]
 8000820:	821a      	strh	r2, [r3, #16]
	}

}
 8000822:	bf00      	nop
 8000824:	3710      	adds	r7, #16
 8000826:	46bd      	mov	sp, r7
 8000828:	bd80      	pop	{r7, pc}
 800082a:	bf00      	nop
 800082c:	20000080 	.word	0x20000080
 8000830:	aaaaaaab 	.word	0xaaaaaaab
 8000834:	20000081 	.word	0x20000081
 8000838:	cccccccd 	.word	0xcccccccd

0800083c <State_Init>:

LightsState_t lightState;
InputState_t inputState;


void State_Init(void) {
 800083c:	b480      	push	{r7}
 800083e:	af00      	add	r7, sp, #0
	lightState.toggleFrequenzy = 500;
 8000840:	4b37      	ldr	r3, [pc, #220]	@ (8000920 <State_Init+0xe4>)
 8000842:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8000846:	801a      	strh	r2, [r3, #0]

	// Standard delay times
	lightState.Standard_Delay_Times.pedestrianDelay = 10000;
 8000848:	4b35      	ldr	r3, [pc, #212]	@ (8000920 <State_Init+0xe4>)
 800084a:	f242 7210 	movw	r2, #10000	@ 0x2710
 800084e:	805a      	strh	r2, [r3, #2]
	lightState.Standard_Delay_Times.walkingDelay = 10000;
 8000850:	4b33      	ldr	r3, [pc, #204]	@ (8000920 <State_Init+0xe4>)
 8000852:	f242 7210 	movw	r2, #10000	@ 0x2710
 8000856:	809a      	strh	r2, [r3, #4]
	lightState.Standard_Delay_Times.greenDelay = 10000;
 8000858:	4b31      	ldr	r3, [pc, #196]	@ (8000920 <State_Init+0xe4>)
 800085a:	f242 7210 	movw	r2, #10000	@ 0x2710
 800085e:	80da      	strh	r2, [r3, #6]
	lightState.Standard_Delay_Times.orangeDelay = 10000;
 8000860:	4b2f      	ldr	r3, [pc, #188]	@ (8000920 <State_Init+0xe4>)
 8000862:	f242 7210 	movw	r2, #10000	@ 0x2710
 8000866:	811a      	strh	r2, [r3, #8]
	lightState.Standard_Delay_Times.redDelay = 10000;
 8000868:	4b2d      	ldr	r3, [pc, #180]	@ (8000920 <State_Init+0xe4>)
 800086a:	f242 7210 	movw	r2, #10000	@ 0x2710
 800086e:	815a      	strh	r2, [r3, #10]

	// Horizontal
	// Lights
	lightState.Horizontal_Traffic_Light_State.Light_State_LU = 0;
 8000870:	4b2b      	ldr	r3, [pc, #172]	@ (8000920 <State_Init+0xe4>)
 8000872:	2200      	movs	r2, #0
 8000874:	731a      	strb	r2, [r3, #12]
	lightState.Horizontal_Traffic_Light_State.Light_State_RD = 0;
 8000876:	4b2a      	ldr	r3, [pc, #168]	@ (8000920 <State_Init+0xe4>)
 8000878:	2200      	movs	r2, #0
 800087a:	735a      	strb	r2, [r3, #13]
	lightState.Horizontal_Traffic_Light_State.Pdst_State = 0;
 800087c:	4b28      	ldr	r3, [pc, #160]	@ (8000920 <State_Init+0xe4>)
 800087e:	2200      	movs	r2, #0
 8000880:	739a      	strb	r2, [r3, #14]
	// Delays
	lightState.Horizontal_Traffic_Light_State.Delays.pedestrianDelay = 10000;
 8000882:	4b27      	ldr	r3, [pc, #156]	@ (8000920 <State_Init+0xe4>)
 8000884:	f242 7210 	movw	r2, #10000	@ 0x2710
 8000888:	821a      	strh	r2, [r3, #16]
	lightState.Horizontal_Traffic_Light_State.Delays.walkingDelay = 10000;
 800088a:	4b25      	ldr	r3, [pc, #148]	@ (8000920 <State_Init+0xe4>)
 800088c:	f242 7210 	movw	r2, #10000	@ 0x2710
 8000890:	825a      	strh	r2, [r3, #18]
	lightState.Horizontal_Traffic_Light_State.Delays.greenDelay = 10000;
 8000892:	4b23      	ldr	r3, [pc, #140]	@ (8000920 <State_Init+0xe4>)
 8000894:	f242 7210 	movw	r2, #10000	@ 0x2710
 8000898:	829a      	strh	r2, [r3, #20]
	lightState.Horizontal_Traffic_Light_State.Delays.orangeDelay = 10000;
 800089a:	4b21      	ldr	r3, [pc, #132]	@ (8000920 <State_Init+0xe4>)
 800089c:	f242 7210 	movw	r2, #10000	@ 0x2710
 80008a0:	82da      	strh	r2, [r3, #22]
	lightState.Horizontal_Traffic_Light_State.Delays.redDelay = 10000;
 80008a2:	4b1f      	ldr	r3, [pc, #124]	@ (8000920 <State_Init+0xe4>)
 80008a4:	f242 7210 	movw	r2, #10000	@ 0x2710
 80008a8:	831a      	strh	r2, [r3, #24]

	lightState.Horizontal_Traffic_Light_State.toggle = false;
 80008aa:	4b1d      	ldr	r3, [pc, #116]	@ (8000920 <State_Init+0xe4>)
 80008ac:	2200      	movs	r2, #0
 80008ae:	73da      	strb	r2, [r3, #15]

	// Vertical
	// Lights
	lightState.Vertical_Traffic_Light_State.Light_State_LU = 2;
 80008b0:	4b1b      	ldr	r3, [pc, #108]	@ (8000920 <State_Init+0xe4>)
 80008b2:	2202      	movs	r2, #2
 80008b4:	769a      	strb	r2, [r3, #26]
	lightState.Vertical_Traffic_Light_State.Light_State_RD = 2;
 80008b6:	4b1a      	ldr	r3, [pc, #104]	@ (8000920 <State_Init+0xe4>)
 80008b8:	2202      	movs	r2, #2
 80008ba:	76da      	strb	r2, [r3, #27]
	lightState.Vertical_Traffic_Light_State.Pdst_State = 0;
 80008bc:	4b18      	ldr	r3, [pc, #96]	@ (8000920 <State_Init+0xe4>)
 80008be:	2200      	movs	r2, #0
 80008c0:	771a      	strb	r2, [r3, #28]
	// Delays
	lightState.Vertical_Traffic_Light_State.Delays.pedestrianDelay = 10000;
 80008c2:	4b17      	ldr	r3, [pc, #92]	@ (8000920 <State_Init+0xe4>)
 80008c4:	f242 7210 	movw	r2, #10000	@ 0x2710
 80008c8:	83da      	strh	r2, [r3, #30]
	lightState.Vertical_Traffic_Light_State.Delays.walkingDelay = 10000;
 80008ca:	4b15      	ldr	r3, [pc, #84]	@ (8000920 <State_Init+0xe4>)
 80008cc:	f242 7210 	movw	r2, #10000	@ 0x2710
 80008d0:	841a      	strh	r2, [r3, #32]
	lightState.Vertical_Traffic_Light_State.Delays.greenDelay = 10000;
 80008d2:	4b13      	ldr	r3, [pc, #76]	@ (8000920 <State_Init+0xe4>)
 80008d4:	f242 7210 	movw	r2, #10000	@ 0x2710
 80008d8:	845a      	strh	r2, [r3, #34]	@ 0x22
	lightState.Vertical_Traffic_Light_State.Delays.orangeDelay = 10000;
 80008da:	4b11      	ldr	r3, [pc, #68]	@ (8000920 <State_Init+0xe4>)
 80008dc:	f242 7210 	movw	r2, #10000	@ 0x2710
 80008e0:	849a      	strh	r2, [r3, #36]	@ 0x24
	lightState.Vertical_Traffic_Light_State.Delays.redDelay = 10000;
 80008e2:	4b0f      	ldr	r3, [pc, #60]	@ (8000920 <State_Init+0xe4>)
 80008e4:	f242 7210 	movw	r2, #10000	@ 0x2710
 80008e8:	84da      	strh	r2, [r3, #38]	@ 0x26

	lightState.Vertical_Traffic_Light_State.toggle = false;
 80008ea:	4b0d      	ldr	r3, [pc, #52]	@ (8000920 <State_Init+0xe4>)
 80008ec:	2200      	movs	r2, #0
 80008ee:	775a      	strb	r2, [r3, #29]


	// Inputs
	inputState.Button_Pressed_Left = false;
 80008f0:	4b0c      	ldr	r3, [pc, #48]	@ (8000924 <State_Init+0xe8>)
 80008f2:	2200      	movs	r2, #0
 80008f4:	701a      	strb	r2, [r3, #0]
	inputState.Button_Pressed_Up = false;
 80008f6:	4b0b      	ldr	r3, [pc, #44]	@ (8000924 <State_Init+0xe8>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	705a      	strb	r2, [r3, #1]

	inputState.Car_Pesent_Left = false;
 80008fc:	4b09      	ldr	r3, [pc, #36]	@ (8000924 <State_Init+0xe8>)
 80008fe:	2200      	movs	r2, #0
 8000900:	709a      	strb	r2, [r3, #2]
	inputState.Car_Pesent_Up = false;
 8000902:	4b08      	ldr	r3, [pc, #32]	@ (8000924 <State_Init+0xe8>)
 8000904:	2200      	movs	r2, #0
 8000906:	70da      	strb	r2, [r3, #3]
	inputState.Car_Pesent_Right = false;
 8000908:	4b06      	ldr	r3, [pc, #24]	@ (8000924 <State_Init+0xe8>)
 800090a:	2200      	movs	r2, #0
 800090c:	711a      	strb	r2, [r3, #4]
	inputState.Car_Pesent_Down = false;
 800090e:	4b05      	ldr	r3, [pc, #20]	@ (8000924 <State_Init+0xe8>)
 8000910:	2200      	movs	r2, #0
 8000912:	715a      	strb	r2, [r3, #5]
}
 8000914:	bf00      	nop
 8000916:	46bd      	mov	sp, r7
 8000918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800091c:	4770      	bx	lr
 800091e:	bf00      	nop
 8000920:	20000084 	.word	0x20000084
 8000924:	200000ac 	.word	0x200000ac

08000928 <Return_LightsState>:

LightsState_t* Return_LightsState(void) {
 8000928:	b480      	push	{r7}
 800092a:	af00      	add	r7, sp, #0
	return &lightState;
 800092c:	4b02      	ldr	r3, [pc, #8]	@ (8000938 <Return_LightsState+0x10>)
}
 800092e:	4618      	mov	r0, r3
 8000930:	46bd      	mov	sp, r7
 8000932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000936:	4770      	bx	lr
 8000938:	20000084 	.word	0x20000084

0800093c <Return_InputState>:

InputState_t* Return_InputState(void) {
 800093c:	b480      	push	{r7}
 800093e:	af00      	add	r7, sp, #0
	return &inputState;
 8000940:	4b02      	ldr	r3, [pc, #8]	@ (800094c <Return_InputState+0x10>)
}
 8000942:	4618      	mov	r0, r3
 8000944:	46bd      	mov	sp, r7
 8000946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800094a:	4770      	bx	lr
 800094c:	200000ac 	.word	0x200000ac

08000950 <Set_Pl_StatePassive>:

void Set_Pl_StatePassive(void) {
 8000950:	b480      	push	{r7}
 8000952:	af00      	add	r7, sp, #0
	lightState.Horizontal_Traffic_Light_State.Pdst_State = 0;
 8000954:	4b08      	ldr	r3, [pc, #32]	@ (8000978 <Set_Pl_StatePassive+0x28>)
 8000956:	2200      	movs	r2, #0
 8000958:	739a      	strb	r2, [r3, #14]
	lightState.Horizontal_Traffic_Light_State.toggle = false;
 800095a:	4b07      	ldr	r3, [pc, #28]	@ (8000978 <Set_Pl_StatePassive+0x28>)
 800095c:	2200      	movs	r2, #0
 800095e:	73da      	strb	r2, [r3, #15]

	lightState.Vertical_Traffic_Light_State.Pdst_State = 0;
 8000960:	4b05      	ldr	r3, [pc, #20]	@ (8000978 <Set_Pl_StatePassive+0x28>)
 8000962:	2200      	movs	r2, #0
 8000964:	771a      	strb	r2, [r3, #28]
	lightState.Vertical_Traffic_Light_State.toggle = false;
 8000966:	4b04      	ldr	r3, [pc, #16]	@ (8000978 <Set_Pl_StatePassive+0x28>)
 8000968:	2200      	movs	r2, #0
 800096a:	775a      	strb	r2, [r3, #29]
}
 800096c:	bf00      	nop
 800096e:	46bd      	mov	sp, r7
 8000970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000974:	4770      	bx	lr
 8000976:	bf00      	nop
 8000978:	20000084 	.word	0x20000084

0800097c <Set_Pl_StateWaitingUp>:

void Set_Pl_StateWaitingUp(void) {
 800097c:	b480      	push	{r7}
 800097e:	af00      	add	r7, sp, #0
	lightState.Horizontal_Traffic_Light_State.Pdst_State = 0;
 8000980:	4b08      	ldr	r3, [pc, #32]	@ (80009a4 <Set_Pl_StateWaitingUp+0x28>)
 8000982:	2200      	movs	r2, #0
 8000984:	739a      	strb	r2, [r3, #14]
	lightState.Horizontal_Traffic_Light_State.toggle = false;
 8000986:	4b07      	ldr	r3, [pc, #28]	@ (80009a4 <Set_Pl_StateWaitingUp+0x28>)
 8000988:	2200      	movs	r2, #0
 800098a:	73da      	strb	r2, [r3, #15]

	lightState.Vertical_Traffic_Light_State.Pdst_State = 0;
 800098c:	4b05      	ldr	r3, [pc, #20]	@ (80009a4 <Set_Pl_StateWaitingUp+0x28>)
 800098e:	2200      	movs	r2, #0
 8000990:	771a      	strb	r2, [r3, #28]
	lightState.Vertical_Traffic_Light_State.toggle = true;
 8000992:	4b04      	ldr	r3, [pc, #16]	@ (80009a4 <Set_Pl_StateWaitingUp+0x28>)
 8000994:	2201      	movs	r2, #1
 8000996:	775a      	strb	r2, [r3, #29]
}
 8000998:	bf00      	nop
 800099a:	46bd      	mov	sp, r7
 800099c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a0:	4770      	bx	lr
 80009a2:	bf00      	nop
 80009a4:	20000084 	.word	0x20000084

080009a8 <Set_Pl_StateWalkingUp>:

void Set_Pl_StateWalkingUp(void) {
 80009a8:	b480      	push	{r7}
 80009aa:	af00      	add	r7, sp, #0
	lightState.Horizontal_Traffic_Light_State.Pdst_State = 0;
 80009ac:	4b08      	ldr	r3, [pc, #32]	@ (80009d0 <Set_Pl_StateWalkingUp+0x28>)
 80009ae:	2200      	movs	r2, #0
 80009b0:	739a      	strb	r2, [r3, #14]
	lightState.Horizontal_Traffic_Light_State.toggle = false;
 80009b2:	4b07      	ldr	r3, [pc, #28]	@ (80009d0 <Set_Pl_StateWalkingUp+0x28>)
 80009b4:	2200      	movs	r2, #0
 80009b6:	73da      	strb	r2, [r3, #15]

	lightState.Vertical_Traffic_Light_State.Pdst_State = 1;
 80009b8:	4b05      	ldr	r3, [pc, #20]	@ (80009d0 <Set_Pl_StateWalkingUp+0x28>)
 80009ba:	2201      	movs	r2, #1
 80009bc:	771a      	strb	r2, [r3, #28]
	lightState.Vertical_Traffic_Light_State.toggle = false;
 80009be:	4b04      	ldr	r3, [pc, #16]	@ (80009d0 <Set_Pl_StateWalkingUp+0x28>)
 80009c0:	2200      	movs	r2, #0
 80009c2:	775a      	strb	r2, [r3, #29]
}
 80009c4:	bf00      	nop
 80009c6:	46bd      	mov	sp, r7
 80009c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009cc:	4770      	bx	lr
 80009ce:	bf00      	nop
 80009d0:	20000084 	.word	0x20000084

080009d4 <Set_Pl_StateWaitingLeft>:

void Set_Pl_StateWaitingLeft(void) {
 80009d4:	b480      	push	{r7}
 80009d6:	af00      	add	r7, sp, #0
	lightState.Horizontal_Traffic_Light_State.Pdst_State = 0;
 80009d8:	4b08      	ldr	r3, [pc, #32]	@ (80009fc <Set_Pl_StateWaitingLeft+0x28>)
 80009da:	2200      	movs	r2, #0
 80009dc:	739a      	strb	r2, [r3, #14]
	lightState.Horizontal_Traffic_Light_State.toggle = true;
 80009de:	4b07      	ldr	r3, [pc, #28]	@ (80009fc <Set_Pl_StateWaitingLeft+0x28>)
 80009e0:	2201      	movs	r2, #1
 80009e2:	73da      	strb	r2, [r3, #15]

	lightState.Vertical_Traffic_Light_State.Pdst_State = 0;
 80009e4:	4b05      	ldr	r3, [pc, #20]	@ (80009fc <Set_Pl_StateWaitingLeft+0x28>)
 80009e6:	2200      	movs	r2, #0
 80009e8:	771a      	strb	r2, [r3, #28]
	lightState.Vertical_Traffic_Light_State.toggle = false;
 80009ea:	4b04      	ldr	r3, [pc, #16]	@ (80009fc <Set_Pl_StateWaitingLeft+0x28>)
 80009ec:	2200      	movs	r2, #0
 80009ee:	775a      	strb	r2, [r3, #29]
}
 80009f0:	bf00      	nop
 80009f2:	46bd      	mov	sp, r7
 80009f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f8:	4770      	bx	lr
 80009fa:	bf00      	nop
 80009fc:	20000084 	.word	0x20000084

08000a00 <Set_Pl_StateWalkingLeft>:

void Set_Pl_StateWalkingLeft(void) {
 8000a00:	b480      	push	{r7}
 8000a02:	af00      	add	r7, sp, #0
	lightState.Horizontal_Traffic_Light_State.Pdst_State = 1;
 8000a04:	4b08      	ldr	r3, [pc, #32]	@ (8000a28 <Set_Pl_StateWalkingLeft+0x28>)
 8000a06:	2201      	movs	r2, #1
 8000a08:	739a      	strb	r2, [r3, #14]
	lightState.Horizontal_Traffic_Light_State.toggle = false;
 8000a0a:	4b07      	ldr	r3, [pc, #28]	@ (8000a28 <Set_Pl_StateWalkingLeft+0x28>)
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	73da      	strb	r2, [r3, #15]

	lightState.Vertical_Traffic_Light_State.Pdst_State = 0;
 8000a10:	4b05      	ldr	r3, [pc, #20]	@ (8000a28 <Set_Pl_StateWalkingLeft+0x28>)
 8000a12:	2200      	movs	r2, #0
 8000a14:	771a      	strb	r2, [r3, #28]
	lightState.Vertical_Traffic_Light_State.toggle = false;
 8000a16:	4b04      	ldr	r3, [pc, #16]	@ (8000a28 <Set_Pl_StateWalkingLeft+0x28>)
 8000a18:	2200      	movs	r2, #0
 8000a1a:	775a      	strb	r2, [r3, #29]
}
 8000a1c:	bf00      	nop
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a24:	4770      	bx	lr
 8000a26:	bf00      	nop
 8000a28:	20000084 	.word	0x20000084

08000a2c <Set_Tl_StateVerG_HorR>:





void Set_Tl_StateVerG_HorR(void) {
 8000a2c:	b480      	push	{r7}
 8000a2e:	af00      	add	r7, sp, #0
	lightState.Horizontal_Traffic_Light_State.Light_State_LU = 0;
 8000a30:	4b08      	ldr	r3, [pc, #32]	@ (8000a54 <Set_Tl_StateVerG_HorR+0x28>)
 8000a32:	2200      	movs	r2, #0
 8000a34:	731a      	strb	r2, [r3, #12]
	lightState.Horizontal_Traffic_Light_State.Light_State_RD = 0;
 8000a36:	4b07      	ldr	r3, [pc, #28]	@ (8000a54 <Set_Tl_StateVerG_HorR+0x28>)
 8000a38:	2200      	movs	r2, #0
 8000a3a:	735a      	strb	r2, [r3, #13]

	lightState.Vertical_Traffic_Light_State.Light_State_LU = 2;
 8000a3c:	4b05      	ldr	r3, [pc, #20]	@ (8000a54 <Set_Tl_StateVerG_HorR+0x28>)
 8000a3e:	2202      	movs	r2, #2
 8000a40:	769a      	strb	r2, [r3, #26]
	lightState.Vertical_Traffic_Light_State.Light_State_RD = 2;
 8000a42:	4b04      	ldr	r3, [pc, #16]	@ (8000a54 <Set_Tl_StateVerG_HorR+0x28>)
 8000a44:	2202      	movs	r2, #2
 8000a46:	76da      	strb	r2, [r3, #27]
}
 8000a48:	bf00      	nop
 8000a4a:	46bd      	mov	sp, r7
 8000a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a50:	4770      	bx	lr
 8000a52:	bf00      	nop
 8000a54:	20000084 	.word	0x20000084

08000a58 <Set_Tl_StateVerR_HorG>:

void Set_Tl_StateVerR_HorG(void) {
 8000a58:	b480      	push	{r7}
 8000a5a:	af00      	add	r7, sp, #0
	lightState.Horizontal_Traffic_Light_State.Light_State_LU = 2;
 8000a5c:	4b08      	ldr	r3, [pc, #32]	@ (8000a80 <Set_Tl_StateVerR_HorG+0x28>)
 8000a5e:	2202      	movs	r2, #2
 8000a60:	731a      	strb	r2, [r3, #12]
	lightState.Horizontal_Traffic_Light_State.Light_State_RD = 2;
 8000a62:	4b07      	ldr	r3, [pc, #28]	@ (8000a80 <Set_Tl_StateVerR_HorG+0x28>)
 8000a64:	2202      	movs	r2, #2
 8000a66:	735a      	strb	r2, [r3, #13]

	lightState.Vertical_Traffic_Light_State.Light_State_LU = 0;
 8000a68:	4b05      	ldr	r3, [pc, #20]	@ (8000a80 <Set_Tl_StateVerR_HorG+0x28>)
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	769a      	strb	r2, [r3, #26]
	lightState.Vertical_Traffic_Light_State.Light_State_RD = 0;
 8000a6e:	4b04      	ldr	r3, [pc, #16]	@ (8000a80 <Set_Tl_StateVerR_HorG+0x28>)
 8000a70:	2200      	movs	r2, #0
 8000a72:	76da      	strb	r2, [r3, #27]
}
 8000a74:	bf00      	nop
 8000a76:	46bd      	mov	sp, r7
 8000a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7c:	4770      	bx	lr
 8000a7e:	bf00      	nop
 8000a80:	20000084 	.word	0x20000084

08000a84 <Set_Tl_StateVerO_HorO>:

void Set_Tl_StateVerO_HorO(void) {
 8000a84:	b480      	push	{r7}
 8000a86:	af00      	add	r7, sp, #0
	lightState.Horizontal_Traffic_Light_State.Light_State_LU = 1;
 8000a88:	4b08      	ldr	r3, [pc, #32]	@ (8000aac <Set_Tl_StateVerO_HorO+0x28>)
 8000a8a:	2201      	movs	r2, #1
 8000a8c:	731a      	strb	r2, [r3, #12]
	lightState.Horizontal_Traffic_Light_State.Light_State_RD = 1;
 8000a8e:	4b07      	ldr	r3, [pc, #28]	@ (8000aac <Set_Tl_StateVerO_HorO+0x28>)
 8000a90:	2201      	movs	r2, #1
 8000a92:	735a      	strb	r2, [r3, #13]

	lightState.Vertical_Traffic_Light_State.Light_State_LU = 1;
 8000a94:	4b05      	ldr	r3, [pc, #20]	@ (8000aac <Set_Tl_StateVerO_HorO+0x28>)
 8000a96:	2201      	movs	r2, #1
 8000a98:	769a      	strb	r2, [r3, #26]
	lightState.Vertical_Traffic_Light_State.Light_State_RD = 1;
 8000a9a:	4b04      	ldr	r3, [pc, #16]	@ (8000aac <Set_Tl_StateVerO_HorO+0x28>)
 8000a9c:	2201      	movs	r2, #1
 8000a9e:	76da      	strb	r2, [r3, #27]
}
 8000aa0:	bf00      	nop
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa8:	4770      	bx	lr
 8000aaa:	bf00      	nop
 8000aac:	20000084 	.word	0x20000084

08000ab0 <Set_Tl_StateVerR_HorO>:

void Set_Tl_StateVerR_HorO(void) {
 8000ab0:	b480      	push	{r7}
 8000ab2:	af00      	add	r7, sp, #0
	lightState.Horizontal_Traffic_Light_State.Light_State_LU = 1;
 8000ab4:	4b08      	ldr	r3, [pc, #32]	@ (8000ad8 <Set_Tl_StateVerR_HorO+0x28>)
 8000ab6:	2201      	movs	r2, #1
 8000ab8:	731a      	strb	r2, [r3, #12]
	lightState.Horizontal_Traffic_Light_State.Light_State_RD = 1;
 8000aba:	4b07      	ldr	r3, [pc, #28]	@ (8000ad8 <Set_Tl_StateVerR_HorO+0x28>)
 8000abc:	2201      	movs	r2, #1
 8000abe:	735a      	strb	r2, [r3, #13]

	lightState.Vertical_Traffic_Light_State.Light_State_LU = 0;
 8000ac0:	4b05      	ldr	r3, [pc, #20]	@ (8000ad8 <Set_Tl_StateVerR_HorO+0x28>)
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	769a      	strb	r2, [r3, #26]
	lightState.Vertical_Traffic_Light_State.Light_State_RD = 0;
 8000ac6:	4b04      	ldr	r3, [pc, #16]	@ (8000ad8 <Set_Tl_StateVerR_HorO+0x28>)
 8000ac8:	2200      	movs	r2, #0
 8000aca:	76da      	strb	r2, [r3, #27]
}
 8000acc:	bf00      	nop
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop
 8000ad8:	20000084 	.word	0x20000084

08000adc <Set_Tl_StateVerO_HorR>:

void Set_Tl_StateVerO_HorR(void) {
 8000adc:	b480      	push	{r7}
 8000ade:	af00      	add	r7, sp, #0
	lightState.Horizontal_Traffic_Light_State.Light_State_LU = 0;
 8000ae0:	4b08      	ldr	r3, [pc, #32]	@ (8000b04 <Set_Tl_StateVerO_HorR+0x28>)
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	731a      	strb	r2, [r3, #12]
	lightState.Horizontal_Traffic_Light_State.Light_State_RD = 0;
 8000ae6:	4b07      	ldr	r3, [pc, #28]	@ (8000b04 <Set_Tl_StateVerO_HorR+0x28>)
 8000ae8:	2200      	movs	r2, #0
 8000aea:	735a      	strb	r2, [r3, #13]

	lightState.Vertical_Traffic_Light_State.Light_State_LU = 1;
 8000aec:	4b05      	ldr	r3, [pc, #20]	@ (8000b04 <Set_Tl_StateVerO_HorR+0x28>)
 8000aee:	2201      	movs	r2, #1
 8000af0:	769a      	strb	r2, [r3, #26]
	lightState.Vertical_Traffic_Light_State.Light_State_RD = 1;
 8000af2:	4b04      	ldr	r3, [pc, #16]	@ (8000b04 <Set_Tl_StateVerO_HorR+0x28>)
 8000af4:	2201      	movs	r2, #1
 8000af6:	76da      	strb	r2, [r3, #27]
}
 8000af8:	bf00      	nop
 8000afa:	46bd      	mov	sp, r7
 8000afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b00:	4770      	bx	lr
 8000b02:	bf00      	nop
 8000b04:	20000084 	.word	0x20000084

08000b08 <set_delay>:
#include "Model/traffic_state.h"

#include "ssd1306.h"
#include "ssd1306_fonts.h"

void set_delay(char text[], uint8_t pos, uint16_t delay, uint16_t standardDelayTime) {
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	b088      	sub	sp, #32
 8000b0c:	af02      	add	r7, sp, #8
 8000b0e:	60f8      	str	r0, [r7, #12]
 8000b10:	4608      	mov	r0, r1
 8000b12:	4611      	mov	r1, r2
 8000b14:	461a      	mov	r2, r3
 8000b16:	4603      	mov	r3, r0
 8000b18:	72fb      	strb	r3, [r7, #11]
 8000b1a:	460b      	mov	r3, r1
 8000b1c:	813b      	strh	r3, [r7, #8]
 8000b1e:	4613      	mov	r3, r2
 8000b20:	80fb      	strh	r3, [r7, #6]
	if (standardDelayTime == 0) return;
 8000b22:	88fb      	ldrh	r3, [r7, #6]
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	d02f      	beq.n	8000b88 <set_delay+0x80>

	uint8_t scaledRemainingTime = (50 * delay) / standardDelayTime;
 8000b28:	893b      	ldrh	r3, [r7, #8]
 8000b2a:	2232      	movs	r2, #50	@ 0x32
 8000b2c:	fb03 f202 	mul.w	r2, r3, r2
 8000b30:	88fb      	ldrh	r3, [r7, #6]
 8000b32:	fb92 f3f3 	sdiv	r3, r2, r3
 8000b36:	75fb      	strb	r3, [r7, #23]

	ssd1306_SetCursor(pos, 54);
 8000b38:	7afb      	ldrb	r3, [r7, #11]
 8000b3a:	2136      	movs	r1, #54	@ 0x36
 8000b3c:	4618      	mov	r0, r3
 8000b3e:	f001 fac5 	bl	80020cc <ssd1306_SetCursor>
	ssd1306_WriteString(text, Font_7x10, Black);
 8000b42:	4b13      	ldr	r3, [pc, #76]	@ (8000b90 <set_delay+0x88>)
 8000b44:	2200      	movs	r2, #0
 8000b46:	9200      	str	r2, [sp, #0]
 8000b48:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000b4a:	68f8      	ldr	r0, [r7, #12]
 8000b4c:	f001 fa98 	bl	8002080 <ssd1306_WriteString>

	ssd1306_DrawRectangle(pos + 3, 1, pos + 10, 51, Black);
 8000b50:	7afb      	ldrb	r3, [r7, #11]
 8000b52:	3303      	adds	r3, #3
 8000b54:	b2d8      	uxtb	r0, r3
 8000b56:	7afb      	ldrb	r3, [r7, #11]
 8000b58:	330a      	adds	r3, #10
 8000b5a:	b2da      	uxtb	r2, r3
 8000b5c:	2300      	movs	r3, #0
 8000b5e:	9300      	str	r3, [sp, #0]
 8000b60:	2333      	movs	r3, #51	@ 0x33
 8000b62:	2101      	movs	r1, #1
 8000b64:	f001 fb36 	bl	80021d4 <ssd1306_DrawRectangle>
	ssd1306_FillRectangle(pos + 3, 51 - scaledRemainingTime, pos + 10, 51, Black);
 8000b68:	7afb      	ldrb	r3, [r7, #11]
 8000b6a:	3303      	adds	r3, #3
 8000b6c:	b2d8      	uxtb	r0, r3
 8000b6e:	7dfb      	ldrb	r3, [r7, #23]
 8000b70:	f1c3 0333 	rsb	r3, r3, #51	@ 0x33
 8000b74:	b2d9      	uxtb	r1, r3
 8000b76:	7afb      	ldrb	r3, [r7, #11]
 8000b78:	330a      	adds	r3, #10
 8000b7a:	b2da      	uxtb	r2, r3
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	9300      	str	r3, [sp, #0]
 8000b80:	2333      	movs	r3, #51	@ 0x33
 8000b82:	f001 fb5e 	bl	8002242 <ssd1306_FillRectangle>
 8000b86:	e000      	b.n	8000b8a <set_delay+0x82>
	if (standardDelayTime == 0) return;
 8000b88:	bf00      	nop
}
 8000b8a:	3718      	adds	r7, #24
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	bd80      	pop	{r7, pc}
 8000b90:	0800b63c 	.word	0x0800b63c

08000b94 <update_OLED>:

void update_OLED() {
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b082      	sub	sp, #8
 8000b98:	af00      	add	r7, sp, #0

	LightsState_t* state;
	state = Return_LightsState();
 8000b9a:	f7ff fec5 	bl	8000928 <Return_LightsState>
 8000b9e:	6078      	str	r0, [r7, #4]


	ssd1306_Fill(White);
 8000ba0:	2001      	movs	r0, #1
 8000ba2:	f001 f947 	bl	8001e34 <ssd1306_Fill>

	set_delay("P1", 0, state->Horizontal_Traffic_Light_State.Delays.pedestrianDelay, state->Standard_Delay_Times.pedestrianDelay);
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	8a1a      	ldrh	r2, [r3, #16]
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	885b      	ldrh	r3, [r3, #2]
 8000bae:	2100      	movs	r1, #0
 8000bb0:	4820      	ldr	r0, [pc, #128]	@ (8000c34 <update_OLED+0xa0>)
 8000bb2:	f7ff ffa9 	bl	8000b08 <set_delay>
	set_delay("W1", 16, state->Horizontal_Traffic_Light_State.Delays.walkingDelay, state->Standard_Delay_Times.walkingDelay);
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	8a5a      	ldrh	r2, [r3, #18]
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	889b      	ldrh	r3, [r3, #4]
 8000bbe:	2110      	movs	r1, #16
 8000bc0:	481d      	ldr	r0, [pc, #116]	@ (8000c38 <update_OLED+0xa4>)
 8000bc2:	f7ff ffa1 	bl	8000b08 <set_delay>

	set_delay("P2", 32, state->Vertical_Traffic_Light_State.Delays.pedestrianDelay, state->Standard_Delay_Times.pedestrianDelay);
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	8bda      	ldrh	r2, [r3, #30]
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	885b      	ldrh	r3, [r3, #2]
 8000bce:	2120      	movs	r1, #32
 8000bd0:	481a      	ldr	r0, [pc, #104]	@ (8000c3c <update_OLED+0xa8>)
 8000bd2:	f7ff ff99 	bl	8000b08 <set_delay>
	set_delay("W2", 48, state->Vertical_Traffic_Light_State.Delays.walkingDelay, state->Standard_Delay_Times.walkingDelay);
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	8c1a      	ldrh	r2, [r3, #32]
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	889b      	ldrh	r3, [r3, #4]
 8000bde:	2130      	movs	r1, #48	@ 0x30
 8000be0:	4817      	ldr	r0, [pc, #92]	@ (8000c40 <update_OLED+0xac>)
 8000be2:	f7ff ff91 	bl	8000b08 <set_delay>

	set_delay("G1", 64, state->Horizontal_Traffic_Light_State.Delays.greenDelay, state->Standard_Delay_Times.greenDelay);
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	8a9a      	ldrh	r2, [r3, #20]
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	88db      	ldrh	r3, [r3, #6]
 8000bee:	2140      	movs	r1, #64	@ 0x40
 8000bf0:	4814      	ldr	r0, [pc, #80]	@ (8000c44 <update_OLED+0xb0>)
 8000bf2:	f7ff ff89 	bl	8000b08 <set_delay>
	set_delay("R1", 80, state->Horizontal_Traffic_Light_State.Delays.redDelay, state->Standard_Delay_Times.redDelay);
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	8b1a      	ldrh	r2, [r3, #24]
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	895b      	ldrh	r3, [r3, #10]
 8000bfe:	2150      	movs	r1, #80	@ 0x50
 8000c00:	4811      	ldr	r0, [pc, #68]	@ (8000c48 <update_OLED+0xb4>)
 8000c02:	f7ff ff81 	bl	8000b08 <set_delay>

	set_delay("G2", 96, state->Vertical_Traffic_Light_State.Delays.greenDelay, state->Standard_Delay_Times.greenDelay);
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	8c5a      	ldrh	r2, [r3, #34]	@ 0x22
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	88db      	ldrh	r3, [r3, #6]
 8000c0e:	2160      	movs	r1, #96	@ 0x60
 8000c10:	480e      	ldr	r0, [pc, #56]	@ (8000c4c <update_OLED+0xb8>)
 8000c12:	f7ff ff79 	bl	8000b08 <set_delay>
	set_delay("R2", 112, state->Vertical_Traffic_Light_State.Delays.redDelay, state->Standard_Delay_Times.redDelay);
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	8cda      	ldrh	r2, [r3, #38]	@ 0x26
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	895b      	ldrh	r3, [r3, #10]
 8000c1e:	2170      	movs	r1, #112	@ 0x70
 8000c20:	480b      	ldr	r0, [pc, #44]	@ (8000c50 <update_OLED+0xbc>)
 8000c22:	f7ff ff71 	bl	8000b08 <set_delay>

	ssd1306_UpdateScreen();
 8000c26:	f001 f91d 	bl	8001e64 <ssd1306_UpdateScreen>
}
 8000c2a:	bf00      	nop
 8000c2c:	3708      	adds	r7, #8
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	bd80      	pop	{r7, pc}
 8000c32:	bf00      	nop
 8000c34:	0800ad60 	.word	0x0800ad60
 8000c38:	0800ad64 	.word	0x0800ad64
 8000c3c:	0800ad68 	.word	0x0800ad68
 8000c40:	0800ad6c 	.word	0x0800ad6c
 8000c44:	0800ad70 	.word	0x0800ad70
 8000c48:	0800ad74 	.word	0x0800ad74
 8000c4c:	0800ad78 	.word	0x0800ad78
 8000c50:	0800ad7c 	.word	0x0800ad7c

08000c54 <set_Traffic_Light>:
//Up TL
//Led10 = 0x80 000
//Led11 = 0x100 000
//Led12 = 0x200 000

void set_Traffic_Light(uint8_t* data, uint32_t bit, uint8_t ofst, TrafficLightState* state) {
 8000c54:	b480      	push	{r7}
 8000c56:	b085      	sub	sp, #20
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	60f8      	str	r0, [r7, #12]
 8000c5c:	60b9      	str	r1, [r7, #8]
 8000c5e:	603b      	str	r3, [r7, #0]
 8000c60:	4613      	mov	r3, r2
 8000c62:	71fb      	strb	r3, [r7, #7]
	if (*state == 0) {
 8000c64:	683b      	ldr	r3, [r7, #0]
 8000c66:	781b      	ldrb	r3, [r3, #0]
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d10b      	bne.n	8000c84 <set_Traffic_Light+0x30>
		*data |= bit >> ofst;
 8000c6c:	68fb      	ldr	r3, [r7, #12]
 8000c6e:	781a      	ldrb	r2, [r3, #0]
 8000c70:	79fb      	ldrb	r3, [r7, #7]
 8000c72:	68b9      	ldr	r1, [r7, #8]
 8000c74:	fa21 f303 	lsr.w	r3, r1, r3
 8000c78:	b2db      	uxtb	r3, r3
 8000c7a:	4313      	orrs	r3, r2
 8000c7c:	b2da      	uxtb	r2, r3
 8000c7e:	68fb      	ldr	r3, [r7, #12]
 8000c80:	701a      	strb	r2, [r3, #0]
	} else if (*state == 1) {
		*data |= (bit << 1) >> ofst;
	} else {
		*data |= (bit << 2) >> ofst;
	}
}
 8000c82:	e01c      	b.n	8000cbe <set_Traffic_Light+0x6a>
	} else if (*state == 1) {
 8000c84:	683b      	ldr	r3, [r7, #0]
 8000c86:	781b      	ldrb	r3, [r3, #0]
 8000c88:	2b01      	cmp	r3, #1
 8000c8a:	d10c      	bne.n	8000ca6 <set_Traffic_Light+0x52>
		*data |= (bit << 1) >> ofst;
 8000c8c:	68fb      	ldr	r3, [r7, #12]
 8000c8e:	781a      	ldrb	r2, [r3, #0]
 8000c90:	68bb      	ldr	r3, [r7, #8]
 8000c92:	0059      	lsls	r1, r3, #1
 8000c94:	79fb      	ldrb	r3, [r7, #7]
 8000c96:	fa21 f303 	lsr.w	r3, r1, r3
 8000c9a:	b2db      	uxtb	r3, r3
 8000c9c:	4313      	orrs	r3, r2
 8000c9e:	b2da      	uxtb	r2, r3
 8000ca0:	68fb      	ldr	r3, [r7, #12]
 8000ca2:	701a      	strb	r2, [r3, #0]
}
 8000ca4:	e00b      	b.n	8000cbe <set_Traffic_Light+0x6a>
		*data |= (bit << 2) >> ofst;
 8000ca6:	68fb      	ldr	r3, [r7, #12]
 8000ca8:	781a      	ldrb	r2, [r3, #0]
 8000caa:	68bb      	ldr	r3, [r7, #8]
 8000cac:	0099      	lsls	r1, r3, #2
 8000cae:	79fb      	ldrb	r3, [r7, #7]
 8000cb0:	fa21 f303 	lsr.w	r3, r1, r3
 8000cb4:	b2db      	uxtb	r3, r3
 8000cb6:	4313      	orrs	r3, r2
 8000cb8:	b2da      	uxtb	r2, r3
 8000cba:	68fb      	ldr	r3, [r7, #12]
 8000cbc:	701a      	strb	r2, [r3, #0]
}
 8000cbe:	bf00      	nop
 8000cc0:	3714      	adds	r7, #20
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc8:	4770      	bx	lr

08000cca <set_Pedestrian_Light>:

void set_Pedestrian_Light(uint8_t* data, uint32_t bit, uint8_t ofst, PedestrianLightState* state) {
 8000cca:	b480      	push	{r7}
 8000ccc:	b085      	sub	sp, #20
 8000cce:	af00      	add	r7, sp, #0
 8000cd0:	60f8      	str	r0, [r7, #12]
 8000cd2:	60b9      	str	r1, [r7, #8]
 8000cd4:	603b      	str	r3, [r7, #0]
 8000cd6:	4613      	mov	r3, r2
 8000cd8:	71fb      	strb	r3, [r7, #7]
	if (*state == 0) {
 8000cda:	683b      	ldr	r3, [r7, #0]
 8000cdc:	781b      	ldrb	r3, [r3, #0]
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d10b      	bne.n	8000cfa <set_Pedestrian_Light+0x30>
		*data |= bit >> ofst;
 8000ce2:	68fb      	ldr	r3, [r7, #12]
 8000ce4:	781a      	ldrb	r2, [r3, #0]
 8000ce6:	79fb      	ldrb	r3, [r7, #7]
 8000ce8:	68b9      	ldr	r1, [r7, #8]
 8000cea:	fa21 f303 	lsr.w	r3, r1, r3
 8000cee:	b2db      	uxtb	r3, r3
 8000cf0:	4313      	orrs	r3, r2
 8000cf2:	b2da      	uxtb	r2, r3
 8000cf4:	68fb      	ldr	r3, [r7, #12]
 8000cf6:	701a      	strb	r2, [r3, #0]
	} else {
		*data |= (bit << 1) >> ofst;
	}
}
 8000cf8:	e00b      	b.n	8000d12 <set_Pedestrian_Light+0x48>
		*data |= (bit << 1) >> ofst;
 8000cfa:	68fb      	ldr	r3, [r7, #12]
 8000cfc:	781a      	ldrb	r2, [r3, #0]
 8000cfe:	68bb      	ldr	r3, [r7, #8]
 8000d00:	0059      	lsls	r1, r3, #1
 8000d02:	79fb      	ldrb	r3, [r7, #7]
 8000d04:	fa21 f303 	lsr.w	r3, r1, r3
 8000d08:	b2db      	uxtb	r3, r3
 8000d0a:	4313      	orrs	r3, r2
 8000d0c:	b2da      	uxtb	r2, r3
 8000d0e:	68fb      	ldr	r3, [r7, #12]
 8000d10:	701a      	strb	r2, [r3, #0]
}
 8000d12:	bf00      	nop
 8000d14:	3714      	adds	r7, #20
 8000d16:	46bd      	mov	sp, r7
 8000d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d1c:	4770      	bx	lr

08000d1e <toggle_Pedestrian_Blue>:

void toggle_Pedestrian_Blue(uint8_t* data, uint32_t bit, uint8_t ofst, bool* state, uint16_t* toggleFrequenzy) {
 8000d1e:	b580      	push	{r7, lr}
 8000d20:	b084      	sub	sp, #16
 8000d22:	af00      	add	r7, sp, #0
 8000d24:	60f8      	str	r0, [r7, #12]
 8000d26:	60b9      	str	r1, [r7, #8]
 8000d28:	603b      	str	r3, [r7, #0]
 8000d2a:	4613      	mov	r3, r2
 8000d2c:	71fb      	strb	r3, [r7, #7]
	if (*state == true) {
 8000d2e:	683b      	ldr	r3, [r7, #0]
 8000d30:	781b      	ldrb	r3, [r3, #0]
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d015      	beq.n	8000d62 <toggle_Pedestrian_Blue+0x44>
		if ((HAL_GetTick() / *toggleFrequenzy) % 2 == 0) {
 8000d36:	f001 fb37 	bl	80023a8 <HAL_GetTick>
 8000d3a:	4602      	mov	r2, r0
 8000d3c:	69bb      	ldr	r3, [r7, #24]
 8000d3e:	881b      	ldrh	r3, [r3, #0]
 8000d40:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d44:	f003 0301 	and.w	r3, r3, #1
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d10a      	bne.n	8000d62 <toggle_Pedestrian_Blue+0x44>
			*data |= (bit >> ofst);
 8000d4c:	68fb      	ldr	r3, [r7, #12]
 8000d4e:	781a      	ldrb	r2, [r3, #0]
 8000d50:	79fb      	ldrb	r3, [r7, #7]
 8000d52:	68b9      	ldr	r1, [r7, #8]
 8000d54:	fa21 f303 	lsr.w	r3, r1, r3
 8000d58:	b2db      	uxtb	r3, r3
 8000d5a:	4313      	orrs	r3, r2
 8000d5c:	b2da      	uxtb	r2, r3
 8000d5e:	68fb      	ldr	r3, [r7, #12]
 8000d60:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8000d62:	bf00      	nop
 8000d64:	3710      	adds	r7, #16
 8000d66:	46bd      	mov	sp, r7
 8000d68:	bd80      	pop	{r7, pc}

08000d6a <Decode_State>:

spiData Decode_State() {
 8000d6a:	b580      	push	{r7, lr}
 8000d6c:	b086      	sub	sp, #24
 8000d6e:	af02      	add	r7, sp, #8
	LightsState_t* state;
	state = Return_LightsState();
 8000d70:	f7ff fdda 	bl	8000928 <Return_LightsState>
 8000d74:	60f8      	str	r0, [r7, #12]

	spiData temp;

	temp.data[0] = 0;
 8000d76:	2300      	movs	r3, #0
 8000d78:	713b      	strb	r3, [r7, #4]
	temp.data[1] = 0;
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	717b      	strb	r3, [r7, #5]
	temp.data[2] = 0;
 8000d7e:	2300      	movs	r3, #0
 8000d80:	71bb      	strb	r3, [r7, #6]

	// Horizontal
	set_Traffic_Light(&temp.data[2], 0x1, 0, &state->Horizontal_Traffic_Light_State.Light_State_LU);
 8000d82:	68fb      	ldr	r3, [r7, #12]
 8000d84:	f103 020c 	add.w	r2, r3, #12
 8000d88:	1d3b      	adds	r3, r7, #4
 8000d8a:	1c98      	adds	r0, r3, #2
 8000d8c:	4613      	mov	r3, r2
 8000d8e:	2200      	movs	r2, #0
 8000d90:	2101      	movs	r1, #1
 8000d92:	f7ff ff5f 	bl	8000c54 <set_Traffic_Light>
	set_Traffic_Light(&temp.data[0], 0x10000, 16, &state->Horizontal_Traffic_Light_State.Light_State_RD);
 8000d96:	68fb      	ldr	r3, [r7, #12]
 8000d98:	330d      	adds	r3, #13
 8000d9a:	1d38      	adds	r0, r7, #4
 8000d9c:	2210      	movs	r2, #16
 8000d9e:	f44f 3180 	mov.w	r1, #65536	@ 0x10000
 8000da2:	f7ff ff57 	bl	8000c54 <set_Traffic_Light>
	set_Pedestrian_Light(&temp.data[2], 0x8, 0, &state->Horizontal_Traffic_Light_State.Pdst_State);
 8000da6:	68fb      	ldr	r3, [r7, #12]
 8000da8:	f103 020e 	add.w	r2, r3, #14
 8000dac:	1d3b      	adds	r3, r7, #4
 8000dae:	1c98      	adds	r0, r3, #2
 8000db0:	4613      	mov	r3, r2
 8000db2:	2200      	movs	r2, #0
 8000db4:	2108      	movs	r1, #8
 8000db6:	f7ff ff88 	bl	8000cca <set_Pedestrian_Light>

	// Vertical
	set_Traffic_Light(&temp.data[0], 0x80000, 16, &state->Vertical_Traffic_Light_State.Light_State_LU);
 8000dba:	68fb      	ldr	r3, [r7, #12]
 8000dbc:	331a      	adds	r3, #26
 8000dbe:	1d38      	adds	r0, r7, #4
 8000dc0:	2210      	movs	r2, #16
 8000dc2:	f44f 2100 	mov.w	r1, #524288	@ 0x80000
 8000dc6:	f7ff ff45 	bl	8000c54 <set_Traffic_Light>
	set_Traffic_Light(&temp.data[1], 0x100, 8, &state->Vertical_Traffic_Light_State.Light_State_RD);
 8000dca:	68fb      	ldr	r3, [r7, #12]
 8000dcc:	f103 021b 	add.w	r2, r3, #27
 8000dd0:	1d3b      	adds	r3, r7, #4
 8000dd2:	1c58      	adds	r0, r3, #1
 8000dd4:	4613      	mov	r3, r2
 8000dd6:	2208      	movs	r2, #8
 8000dd8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000ddc:	f7ff ff3a 	bl	8000c54 <set_Traffic_Light>
	set_Pedestrian_Light(&temp.data[1], 0x800, 8, &state->Vertical_Traffic_Light_State.Pdst_State);
 8000de0:	68fb      	ldr	r3, [r7, #12]
 8000de2:	f103 021c 	add.w	r2, r3, #28
 8000de6:	1d3b      	adds	r3, r7, #4
 8000de8:	1c58      	adds	r0, r3, #1
 8000dea:	4613      	mov	r3, r2
 8000dec:	2208      	movs	r2, #8
 8000dee:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000df2:	f7ff ff6a 	bl	8000cca <set_Pedestrian_Light>

	toggle_Pedestrian_Blue(&temp.data[2], 0x20, 0, &state->Horizontal_Traffic_Light_State.toggle, &state->toggleFrequenzy);
 8000df6:	68fb      	ldr	r3, [r7, #12]
 8000df8:	f103 010f 	add.w	r1, r3, #15
 8000dfc:	68fb      	ldr	r3, [r7, #12]
 8000dfe:	1d3a      	adds	r2, r7, #4
 8000e00:	1c90      	adds	r0, r2, #2
 8000e02:	9300      	str	r3, [sp, #0]
 8000e04:	460b      	mov	r3, r1
 8000e06:	2200      	movs	r2, #0
 8000e08:	2120      	movs	r1, #32
 8000e0a:	f7ff ff88 	bl	8000d1e <toggle_Pedestrian_Blue>
	toggle_Pedestrian_Blue(&temp.data[1], 0x2000, 8, &state->Vertical_Traffic_Light_State.toggle, &state->toggleFrequenzy);
 8000e0e:	68fb      	ldr	r3, [r7, #12]
 8000e10:	f103 011d 	add.w	r1, r3, #29
 8000e14:	68fb      	ldr	r3, [r7, #12]
 8000e16:	1d3a      	adds	r2, r7, #4
 8000e18:	1c50      	adds	r0, r2, #1
 8000e1a:	9300      	str	r3, [sp, #0]
 8000e1c:	460b      	mov	r3, r1
 8000e1e:	2208      	movs	r2, #8
 8000e20:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000e24:	f7ff ff7b 	bl	8000d1e <toggle_Pedestrian_Blue>

	return temp;
 8000e28:	f107 0308 	add.w	r3, r7, #8
 8000e2c:	1d3a      	adds	r2, r7, #4
 8000e2e:	6812      	ldr	r2, [r2, #0]
 8000e30:	4611      	mov	r1, r2
 8000e32:	8019      	strh	r1, [r3, #0]
 8000e34:	3302      	adds	r3, #2
 8000e36:	0c12      	lsrs	r2, r2, #16
 8000e38:	701a      	strb	r2, [r3, #0]
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	7a3a      	ldrb	r2, [r7, #8]
 8000e3e:	f362 0307 	bfi	r3, r2, #0, #8
 8000e42:	7a7a      	ldrb	r2, [r7, #9]
 8000e44:	f362 230f 	bfi	r3, r2, #8, #8
 8000e48:	7aba      	ldrb	r2, [r7, #10]
 8000e4a:	f362 4317 	bfi	r3, r2, #16, #8
}
 8000e4e:	4618      	mov	r0, r3
 8000e50:	3710      	adds	r7, #16
 8000e52:	46bd      	mov	sp, r7
 8000e54:	bd80      	pop	{r7, pc}
	...

08000e58 <Set_TrafficLights>:


void Set_TrafficLights() {
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b082      	sub	sp, #8
 8000e5c:	af00      	add	r7, sp, #0
	spiData spiData;
	spiData = Decode_State();
 8000e5e:	f7ff ff84 	bl	8000d6a <Decode_State>
 8000e62:	4603      	mov	r3, r0
 8000e64:	461a      	mov	r2, r3
 8000e66:	713a      	strb	r2, [r7, #4]
 8000e68:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8000e6c:	717a      	strb	r2, [r7, #5]
 8000e6e:	f3c3 4307 	ubfx	r3, r3, #16, #8
 8000e72:	71bb      	strb	r3, [r7, #6]

    // 1. Lower Latch
    HAL_GPIO_WritePin(SR_STCP_GPIO_Port, SR_STCP_Pin, GPIO_PIN_RESET);
 8000e74:	2200      	movs	r2, #0
 8000e76:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000e7a:	4809      	ldr	r0, [pc, #36]	@ (8000ea0 <Set_TrafficLights+0x48>)
 8000e7c:	f003 f928 	bl	80040d0 <HAL_GPIO_WritePin>

    // 2. Transmit 3 Bytes
    HAL_SPI_Transmit(&hspi3, spiData.data, 3, 100);
 8000e80:	1d39      	adds	r1, r7, #4
 8000e82:	2364      	movs	r3, #100	@ 0x64
 8000e84:	2203      	movs	r2, #3
 8000e86:	4807      	ldr	r0, [pc, #28]	@ (8000ea4 <Set_TrafficLights+0x4c>)
 8000e88:	f004 fd2f 	bl	80058ea <HAL_SPI_Transmit>

    // 3. Raise Latch
    HAL_GPIO_WritePin(SR_STCP_GPIO_Port, SR_STCP_Pin, GPIO_PIN_SET);
 8000e8c:	2201      	movs	r2, #1
 8000e8e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000e92:	4803      	ldr	r0, [pc, #12]	@ (8000ea0 <Set_TrafficLights+0x48>)
 8000e94:	f003 f91c 	bl	80040d0 <HAL_GPIO_WritePin>
}
 8000e98:	bf00      	nop
 8000e9a:	3708      	adds	r7, #8
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	bd80      	pop	{r7, pc}
 8000ea0:	48000400 	.word	0x48000400
 8000ea4:	20000198 	.word	0x20000198

08000ea8 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b08a      	sub	sp, #40	@ 0x28
 8000eac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000eae:	f107 031c 	add.w	r3, r7, #28
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	601a      	str	r2, [r3, #0]
 8000eb6:	605a      	str	r2, [r3, #4]
 8000eb8:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000eba:	1d3b      	adds	r3, r7, #4
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	601a      	str	r2, [r3, #0]
 8000ec0:	605a      	str	r2, [r3, #4]
 8000ec2:	609a      	str	r2, [r3, #8]
 8000ec4:	60da      	str	r2, [r3, #12]
 8000ec6:	611a      	str	r2, [r3, #16]
 8000ec8:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000eca:	4b2f      	ldr	r3, [pc, #188]	@ (8000f88 <MX_ADC1_Init+0xe0>)
 8000ecc:	4a2f      	ldr	r2, [pc, #188]	@ (8000f8c <MX_ADC1_Init+0xe4>)
 8000ece:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000ed0:	4b2d      	ldr	r3, [pc, #180]	@ (8000f88 <MX_ADC1_Init+0xe0>)
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000ed6:	4b2c      	ldr	r3, [pc, #176]	@ (8000f88 <MX_ADC1_Init+0xe0>)
 8000ed8:	2200      	movs	r2, #0
 8000eda:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000edc:	4b2a      	ldr	r3, [pc, #168]	@ (8000f88 <MX_ADC1_Init+0xe0>)
 8000ede:	2200      	movs	r2, #0
 8000ee0:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000ee2:	4b29      	ldr	r3, [pc, #164]	@ (8000f88 <MX_ADC1_Init+0xe0>)
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000ee8:	4b27      	ldr	r3, [pc, #156]	@ (8000f88 <MX_ADC1_Init+0xe0>)
 8000eea:	2204      	movs	r2, #4
 8000eec:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000eee:	4b26      	ldr	r3, [pc, #152]	@ (8000f88 <MX_ADC1_Init+0xe0>)
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000ef4:	4b24      	ldr	r3, [pc, #144]	@ (8000f88 <MX_ADC1_Init+0xe0>)
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000efa:	4b23      	ldr	r3, [pc, #140]	@ (8000f88 <MX_ADC1_Init+0xe0>)
 8000efc:	2201      	movs	r2, #1
 8000efe:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f00:	4b21      	ldr	r3, [pc, #132]	@ (8000f88 <MX_ADC1_Init+0xe0>)
 8000f02:	2200      	movs	r2, #0
 8000f04:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f08:	4b1f      	ldr	r3, [pc, #124]	@ (8000f88 <MX_ADC1_Init+0xe0>)
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000f0e:	4b1e      	ldr	r3, [pc, #120]	@ (8000f88 <MX_ADC1_Init+0xe0>)
 8000f10:	2200      	movs	r2, #0
 8000f12:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000f14:	4b1c      	ldr	r3, [pc, #112]	@ (8000f88 <MX_ADC1_Init+0xe0>)
 8000f16:	2200      	movs	r2, #0
 8000f18:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000f1c:	4b1a      	ldr	r3, [pc, #104]	@ (8000f88 <MX_ADC1_Init+0xe0>)
 8000f1e:	2200      	movs	r2, #0
 8000f20:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000f22:	4b19      	ldr	r3, [pc, #100]	@ (8000f88 <MX_ADC1_Init+0xe0>)
 8000f24:	2200      	movs	r2, #0
 8000f26:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f2a:	4817      	ldr	r0, [pc, #92]	@ (8000f88 <MX_ADC1_Init+0xe0>)
 8000f2c:	f001 fc9e 	bl	800286c <HAL_ADC_Init>
 8000f30:	4603      	mov	r3, r0
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d001      	beq.n	8000f3a <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 8000f36:	f000 fb3f 	bl	80015b8 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000f3e:	f107 031c 	add.w	r3, r7, #28
 8000f42:	4619      	mov	r1, r3
 8000f44:	4810      	ldr	r0, [pc, #64]	@ (8000f88 <MX_ADC1_Init+0xe0>)
 8000f46:	f002 fd6f 	bl	8003a28 <HAL_ADCEx_MultiModeConfigChannel>
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d001      	beq.n	8000f54 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000f50:	f000 fb32 	bl	80015b8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_16;
 8000f54:	4b0e      	ldr	r3, [pc, #56]	@ (8000f90 <MX_ADC1_Init+0xe8>)
 8000f56:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000f58:	2306      	movs	r3, #6
 8000f5a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000f60:	237f      	movs	r3, #127	@ 0x7f
 8000f62:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000f64:	2304      	movs	r3, #4
 8000f66:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000f68:	2300      	movs	r3, #0
 8000f6a:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f6c:	1d3b      	adds	r3, r7, #4
 8000f6e:	4619      	mov	r1, r3
 8000f70:	4805      	ldr	r0, [pc, #20]	@ (8000f88 <MX_ADC1_Init+0xe0>)
 8000f72:	f001 ff9f 	bl	8002eb4 <HAL_ADC_ConfigChannel>
 8000f76:	4603      	mov	r3, r0
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d001      	beq.n	8000f80 <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 8000f7c:	f000 fb1c 	bl	80015b8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000f80:	bf00      	nop
 8000f82:	3728      	adds	r7, #40	@ 0x28
 8000f84:	46bd      	mov	sp, r7
 8000f86:	bd80      	pop	{r7, pc}
 8000f88:	200000b4 	.word	0x200000b4
 8000f8c:	50040000 	.word	0x50040000
 8000f90:	43210000 	.word	0x43210000

08000f94 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b0ac      	sub	sp, #176	@ 0xb0
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f9c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	601a      	str	r2, [r3, #0]
 8000fa4:	605a      	str	r2, [r3, #4]
 8000fa6:	609a      	str	r2, [r3, #8]
 8000fa8:	60da      	str	r2, [r3, #12]
 8000faa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000fac:	f107 0314 	add.w	r3, r7, #20
 8000fb0:	2288      	movs	r2, #136	@ 0x88
 8000fb2:	2100      	movs	r1, #0
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	f009 fdd7 	bl	800ab68 <memset>
  if(adcHandle->Instance==ADC1)
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	4a27      	ldr	r2, [pc, #156]	@ (800105c <HAL_ADC_MspInit+0xc8>)
 8000fc0:	4293      	cmp	r3, r2
 8000fc2:	d146      	bne.n	8001052 <HAL_ADC_MspInit+0xbe>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000fc4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000fc8:	617b      	str	r3, [r7, #20]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8000fca:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000fce:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8000fd2:	2302      	movs	r3, #2
 8000fd4:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8000fd6:	2301      	movs	r3, #1
 8000fd8:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 8000fda:	2308      	movs	r3, #8
 8000fdc:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8000fde:	2307      	movs	r3, #7
 8000fe0:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000fe2:	2302      	movs	r3, #2
 8000fe4:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8000fe6:	2302      	movs	r3, #2
 8000fe8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8000fea:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000fee:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ff0:	f107 0314 	add.w	r3, r7, #20
 8000ff4:	4618      	mov	r0, r3
 8000ff6:	f003 ff19 	bl	8004e2c <HAL_RCCEx_PeriphCLKConfig>
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d001      	beq.n	8001004 <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 8001000:	f000 fada 	bl	80015b8 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001004:	4b16      	ldr	r3, [pc, #88]	@ (8001060 <HAL_ADC_MspInit+0xcc>)
 8001006:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001008:	4a15      	ldr	r2, [pc, #84]	@ (8001060 <HAL_ADC_MspInit+0xcc>)
 800100a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800100e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001010:	4b13      	ldr	r3, [pc, #76]	@ (8001060 <HAL_ADC_MspInit+0xcc>)
 8001012:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001014:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001018:	613b      	str	r3, [r7, #16]
 800101a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800101c:	4b10      	ldr	r3, [pc, #64]	@ (8001060 <HAL_ADC_MspInit+0xcc>)
 800101e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001020:	4a0f      	ldr	r2, [pc, #60]	@ (8001060 <HAL_ADC_MspInit+0xcc>)
 8001022:	f043 0302 	orr.w	r3, r3, #2
 8001026:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001028:	4b0d      	ldr	r3, [pc, #52]	@ (8001060 <HAL_ADC_MspInit+0xcc>)
 800102a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800102c:	f003 0302 	and.w	r3, r3, #2
 8001030:	60fb      	str	r3, [r7, #12]
 8001032:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PB1     ------> ADC1_IN16
    */
    GPIO_InitStruct.Pin = Poti_Pin;
 8001034:	2302      	movs	r3, #2
 8001036:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800103a:	230b      	movs	r3, #11
 800103c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001040:	2300      	movs	r3, #0
 8001042:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(Poti_GPIO_Port, &GPIO_InitStruct);
 8001046:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800104a:	4619      	mov	r1, r3
 800104c:	4805      	ldr	r0, [pc, #20]	@ (8001064 <HAL_ADC_MspInit+0xd0>)
 800104e:	f002 fe7d 	bl	8003d4c <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001052:	bf00      	nop
 8001054:	37b0      	adds	r7, #176	@ 0xb0
 8001056:	46bd      	mov	sp, r7
 8001058:	bd80      	pop	{r7, pc}
 800105a:	bf00      	nop
 800105c:	50040000 	.word	0x50040000
 8001060:	40021000 	.word	0x40021000
 8001064:	48000400 	.word	0x48000400

08001068 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001068:	b580      	push	{r7, lr}
 800106a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 800106c:	2104      	movs	r1, #4
 800106e:	481e      	ldr	r0, [pc, #120]	@ (80010e8 <MX_FREERTOS_Init+0x80>)
 8001070:	f005 f840 	bl	80060f4 <HAL_TIM_PWM_Start>
	State_Init();
 8001074:	f7ff fbe2 	bl	800083c <State_Init>
	ssd1306_Init();
 8001078:	f000 fe72 	bl	8001d60 <ssd1306_Init>
  /* USER CODE END Init */

  /* USER CODE BEGIN RTOS_MUTEX */
  /* add mutexes, ... */

  outputMutex = xSemaphoreCreateMutex();
 800107c:	2001      	movs	r0, #1
 800107e:	f007 f870 	bl	8008162 <xQueueCreateMutex>
 8001082:	4603      	mov	r3, r0
 8001084:	4a19      	ldr	r2, [pc, #100]	@ (80010ec <MX_FREERTOS_Init+0x84>)
 8001086:	6013      	str	r3, [r2, #0]
  inputMutex = xSemaphoreCreateMutex();
 8001088:	2001      	movs	r0, #1
 800108a:	f007 f86a 	bl	8008162 <xQueueCreateMutex>
 800108e:	4603      	mov	r3, r0
 8001090:	4a17      	ldr	r2, [pc, #92]	@ (80010f0 <MX_FREERTOS_Init+0x88>)
 8001092:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of FSM_Task */
  FSM_TaskHandle = osThreadNew(StartFSM_Task, NULL, &FSM_Task_attributes);
 8001094:	4a17      	ldr	r2, [pc, #92]	@ (80010f4 <MX_FREERTOS_Init+0x8c>)
 8001096:	2100      	movs	r1, #0
 8001098:	4817      	ldr	r0, [pc, #92]	@ (80010f8 <MX_FREERTOS_Init+0x90>)
 800109a:	f006 fd6d 	bl	8007b78 <osThreadNew>
 800109e:	4603      	mov	r3, r0
 80010a0:	4a16      	ldr	r2, [pc, #88]	@ (80010fc <MX_FREERTOS_Init+0x94>)
 80010a2:	6013      	str	r3, [r2, #0]

  /* creation of Input_Task */
  Input_TaskHandle = osThreadNew(StartInputTask, NULL, &Input_Task_attributes);
 80010a4:	4a16      	ldr	r2, [pc, #88]	@ (8001100 <MX_FREERTOS_Init+0x98>)
 80010a6:	2100      	movs	r1, #0
 80010a8:	4816      	ldr	r0, [pc, #88]	@ (8001104 <MX_FREERTOS_Init+0x9c>)
 80010aa:	f006 fd65 	bl	8007b78 <osThreadNew>
 80010ae:	4603      	mov	r3, r0
 80010b0:	4a15      	ldr	r2, [pc, #84]	@ (8001108 <MX_FREERTOS_Init+0xa0>)
 80010b2:	6013      	str	r3, [r2, #0]

  /* creation of Output_Task */
  Output_TaskHandle = osThreadNew(StartOutputTask, NULL, &Output_Task_attributes);
 80010b4:	4a15      	ldr	r2, [pc, #84]	@ (800110c <MX_FREERTOS_Init+0xa4>)
 80010b6:	2100      	movs	r1, #0
 80010b8:	4815      	ldr	r0, [pc, #84]	@ (8001110 <MX_FREERTOS_Init+0xa8>)
 80010ba:	f006 fd5d 	bl	8007b78 <osThreadNew>
 80010be:	4603      	mov	r3, r0
 80010c0:	4a14      	ldr	r2, [pc, #80]	@ (8001114 <MX_FREERTOS_Init+0xac>)
 80010c2:	6013      	str	r3, [r2, #0]

  /* creation of Poti_Task */
  Poti_TaskHandle = osThreadNew(StartPotiTask, NULL, &Poti_Task_attributes);
 80010c4:	4a14      	ldr	r2, [pc, #80]	@ (8001118 <MX_FREERTOS_Init+0xb0>)
 80010c6:	2100      	movs	r1, #0
 80010c8:	4814      	ldr	r0, [pc, #80]	@ (800111c <MX_FREERTOS_Init+0xb4>)
 80010ca:	f006 fd55 	bl	8007b78 <osThreadNew>
 80010ce:	4603      	mov	r3, r0
 80010d0:	4a13      	ldr	r2, [pc, #76]	@ (8001120 <MX_FREERTOS_Init+0xb8>)
 80010d2:	6013      	str	r3, [r2, #0]

  /* creation of OLED_Task */
  OLED_TaskHandle = osThreadNew(StartOLEDTask, NULL, &OLED_Task_attributes);
 80010d4:	4a13      	ldr	r2, [pc, #76]	@ (8001124 <MX_FREERTOS_Init+0xbc>)
 80010d6:	2100      	movs	r1, #0
 80010d8:	4813      	ldr	r0, [pc, #76]	@ (8001128 <MX_FREERTOS_Init+0xc0>)
 80010da:	f006 fd4d 	bl	8007b78 <osThreadNew>
 80010de:	4603      	mov	r3, r0
 80010e0:	4a12      	ldr	r2, [pc, #72]	@ (800112c <MX_FREERTOS_Init+0xc4>)
 80010e2:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80010e4:	bf00      	nop
 80010e6:	bd80      	pop	{r7, pc}
 80010e8:	20000248 	.word	0x20000248
 80010ec:	20000118 	.word	0x20000118
 80010f0:	2000011c 	.word	0x2000011c
 80010f4:	0800add4 	.word	0x0800add4
 80010f8:	08001131 	.word	0x08001131
 80010fc:	20000120 	.word	0x20000120
 8001100:	0800adf8 	.word	0x0800adf8
 8001104:	080011a9 	.word	0x080011a9
 8001108:	20000124 	.word	0x20000124
 800110c:	0800ae1c 	.word	0x0800ae1c
 8001110:	080011e5 	.word	0x080011e5
 8001114:	20000128 	.word	0x20000128
 8001118:	0800ae40 	.word	0x0800ae40
 800111c:	08001259 	.word	0x08001259
 8001120:	2000012c 	.word	0x2000012c
 8001124:	0800ae64 	.word	0x0800ae64
 8001128:	08001295 	.word	0x08001295
 800112c:	20000130 	.word	0x20000130

08001130 <StartFSM_Task>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartFSM_Task */
void StartFSM_Task(void *argument)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b084      	sub	sp, #16
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]
  /* Infinite loop */
	InputState_t inputState;

	for(;;)
	{
	  if (xSemaphoreTake(inputMutex, portMAX_DELAY) == pdTRUE)
 8001138:	4b19      	ldr	r3, [pc, #100]	@ (80011a0 <StartFSM_Task+0x70>)
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001140:	4618      	mov	r0, r3
 8001142:	f007 faa9 	bl	8008698 <xQueueSemaphoreTake>
 8001146:	4603      	mov	r3, r0
 8001148:	2b01      	cmp	r3, #1
 800114a:	d10e      	bne.n	800116a <StartFSM_Task+0x3a>
	  {
		  inputState = *Return_InputState();
 800114c:	f7ff fbf6 	bl	800093c <Return_InputState>
 8001150:	4602      	mov	r2, r0
 8001152:	f107 0308 	add.w	r3, r7, #8
 8001156:	6810      	ldr	r0, [r2, #0]
 8001158:	6851      	ldr	r1, [r2, #4]
 800115a:	c303      	stmia	r3!, {r0, r1}
		  xSemaphoreGive(inputMutex);
 800115c:	4b10      	ldr	r3, [pc, #64]	@ (80011a0 <StartFSM_Task+0x70>)
 800115e:	6818      	ldr	r0, [r3, #0]
 8001160:	2300      	movs	r3, #0
 8001162:	2200      	movs	r2, #0
 8001164:	2100      	movs	r1, #0
 8001166:	f007 f815 	bl	8008194 <xQueueGenericSend>
	  }

	  if (xSemaphoreTake(outputMutex, portMAX_DELAY) == pdTRUE)
 800116a:	4b0e      	ldr	r3, [pc, #56]	@ (80011a4 <StartFSM_Task+0x74>)
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001172:	4618      	mov	r0, r3
 8001174:	f007 fa90 	bl	8008698 <xQueueSemaphoreTake>
 8001178:	4603      	mov	r3, r0
 800117a:	2b01      	cmp	r3, #1
 800117c:	d10b      	bne.n	8001196 <StartFSM_Task+0x66>
	  {
		  readAndSet(&inputState);
 800117e:	f107 0308 	add.w	r3, r7, #8
 8001182:	4618      	mov	r0, r3
 8001184:	f7ff fa70 	bl	8000668 <readAndSet>
		  xSemaphoreGive(outputMutex);
 8001188:	4b06      	ldr	r3, [pc, #24]	@ (80011a4 <StartFSM_Task+0x74>)
 800118a:	6818      	ldr	r0, [r3, #0]
 800118c:	2300      	movs	r3, #0
 800118e:	2200      	movs	r2, #0
 8001190:	2100      	movs	r1, #0
 8001192:	f006 ffff 	bl	8008194 <xQueueGenericSend>
	  }
	  osDelay(10);
 8001196:	200a      	movs	r0, #10
 8001198:	f006 fd80 	bl	8007c9c <osDelay>
	  if (xSemaphoreTake(inputMutex, portMAX_DELAY) == pdTRUE)
 800119c:	e7cc      	b.n	8001138 <StartFSM_Task+0x8>
 800119e:	bf00      	nop
 80011a0:	2000011c 	.word	0x2000011c
 80011a4:	20000118 	.word	0x20000118

080011a8 <StartInputTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartInputTask */
void StartInputTask(void *argument)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b082      	sub	sp, #8
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartInputTask */
  for(;;)
  {
	  if (xSemaphoreTake(inputMutex, portMAX_DELAY) == pdTRUE)
 80011b0:	4b0b      	ldr	r3, [pc, #44]	@ (80011e0 <StartInputTask+0x38>)
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80011b8:	4618      	mov	r0, r3
 80011ba:	f007 fa6d 	bl	8008698 <xQueueSemaphoreTake>
 80011be:	4603      	mov	r3, r0
 80011c0:	2b01      	cmp	r3, #1
 80011c2:	d108      	bne.n	80011d6 <StartInputTask+0x2e>
	  {
		  readAndSetInputsState();
 80011c4:	f7ff f9d8 	bl	8000578 <readAndSetInputsState>
		  xSemaphoreGive(inputMutex);
 80011c8:	4b05      	ldr	r3, [pc, #20]	@ (80011e0 <StartInputTask+0x38>)
 80011ca:	6818      	ldr	r0, [r3, #0]
 80011cc:	2300      	movs	r3, #0
 80011ce:	2200      	movs	r2, #0
 80011d0:	2100      	movs	r1, #0
 80011d2:	f006 ffdf 	bl	8008194 <xQueueGenericSend>
	  }

	  osDelay(10);
 80011d6:	200a      	movs	r0, #10
 80011d8:	f006 fd60 	bl	8007c9c <osDelay>
	  if (xSemaphoreTake(inputMutex, portMAX_DELAY) == pdTRUE)
 80011dc:	e7e8      	b.n	80011b0 <StartInputTask+0x8>
 80011de:	bf00      	nop
 80011e0:	2000011c 	.word	0x2000011c

080011e4 <StartOutputTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartOutputTask */
void StartOutputTask(void *argument)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b084      	sub	sp, #16
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartOutputTask */
  /* Infinite loop */
	HAL_GPIO_WritePin(SR_Reset_GPIO_Port, SR_Reset_Pin, GPIO_PIN_SET);
 80011ec:	2201      	movs	r2, #1
 80011ee:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80011f2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011f6:	f002 ff6b 	bl	80040d0 <HAL_GPIO_WritePin>

	for(;;)
	{
		if (xSemaphoreTake(outputMutex, portMAX_DELAY) == pdTRUE)
 80011fa:	4b15      	ldr	r3, [pc, #84]	@ (8001250 <StartOutputTask+0x6c>)
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001202:	4618      	mov	r0, r3
 8001204:	f007 fa48 	bl	8008698 <xQueueSemaphoreTake>
 8001208:	4603      	mov	r3, r0
 800120a:	2b01      	cmp	r3, #1
 800120c:	d11c      	bne.n	8001248 <StartOutputTask+0x64>
		{
			Set_TrafficLights();
 800120e:	f7ff fe23 	bl	8000e58 <Set_TrafficLights>

			// 2. Update Dimming (Read from Input State)
			// We need to read the PotiValue to know how bright to be
			InputState_t* inputs = Return_InputState();
 8001212:	f7ff fb93 	bl	800093c <Return_InputState>
 8001216:	60b8      	str	r0, [r7, #8]

			// Invert logic (Active Low): 4095 = Dark, 0 = Bright
			// But Input Poti is 0..4095.
			// So: Brightness = 4095 - Poti
			uint32_t pwm_val = 4095 - inputs->PotiValue;
 8001218:	68bb      	ldr	r3, [r7, #8]
 800121a:	88db      	ldrh	r3, [r3, #6]
 800121c:	f5c3 637f 	rsb	r3, r3, #4080	@ 0xff0
 8001220:	330f      	adds	r3, #15
 8001222:	60fb      	str	r3, [r7, #12]

			// Clamp values just in case
			if(pwm_val > 4095) pwm_val = 4095;
 8001224:	68fb      	ldr	r3, [r7, #12]
 8001226:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800122a:	d302      	bcc.n	8001232 <StartOutputTask+0x4e>
 800122c:	f640 73ff 	movw	r3, #4095	@ 0xfff
 8001230:	60fb      	str	r3, [r7, #12]

			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, pwm_val);
 8001232:	4b08      	ldr	r3, [pc, #32]	@ (8001254 <StartOutputTask+0x70>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	68fa      	ldr	r2, [r7, #12]
 8001238:	639a      	str	r2, [r3, #56]	@ 0x38

			xSemaphoreGive(outputMutex);
 800123a:	4b05      	ldr	r3, [pc, #20]	@ (8001250 <StartOutputTask+0x6c>)
 800123c:	6818      	ldr	r0, [r3, #0]
 800123e:	2300      	movs	r3, #0
 8001240:	2200      	movs	r2, #0
 8001242:	2100      	movs	r1, #0
 8001244:	f006 ffa6 	bl	8008194 <xQueueGenericSend>
		}
		osDelay(200);
 8001248:	20c8      	movs	r0, #200	@ 0xc8
 800124a:	f006 fd27 	bl	8007c9c <osDelay>
		if (xSemaphoreTake(outputMutex, portMAX_DELAY) == pdTRUE)
 800124e:	e7d4      	b.n	80011fa <StartOutputTask+0x16>
 8001250:	20000118 	.word	0x20000118
 8001254:	20000248 	.word	0x20000248

08001258 <StartPotiTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartPotiTask */
void StartPotiTask(void *argument)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b082      	sub	sp, #8
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartPotiTask */
  /* Infinite loop */
	for(;;)
	{
	  if (xSemaphoreTake(inputMutex, portMAX_DELAY) == pdTRUE)
 8001260:	4b0b      	ldr	r3, [pc, #44]	@ (8001290 <StartPotiTask+0x38>)
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001268:	4618      	mov	r0, r3
 800126a:	f007 fa15 	bl	8008698 <xQueueSemaphoreTake>
 800126e:	4603      	mov	r3, r0
 8001270:	2b01      	cmp	r3, #1
 8001272:	d108      	bne.n	8001286 <StartPotiTask+0x2e>
	  {
		  Read_Potentiometer();
 8001274:	f7ff f9c2 	bl	80005fc <Read_Potentiometer>
		  xSemaphoreGive(inputMutex);
 8001278:	4b05      	ldr	r3, [pc, #20]	@ (8001290 <StartPotiTask+0x38>)
 800127a:	6818      	ldr	r0, [r3, #0]
 800127c:	2300      	movs	r3, #0
 800127e:	2200      	movs	r2, #0
 8001280:	2100      	movs	r1, #0
 8001282:	f006 ff87 	bl	8008194 <xQueueGenericSend>
	  }
	  osDelay(200);
 8001286:	20c8      	movs	r0, #200	@ 0xc8
 8001288:	f006 fd08 	bl	8007c9c <osDelay>
	  if (xSemaphoreTake(inputMutex, portMAX_DELAY) == pdTRUE)
 800128c:	e7e8      	b.n	8001260 <StartPotiTask+0x8>
 800128e:	bf00      	nop
 8001290:	2000011c 	.word	0x2000011c

08001294 <StartOLEDTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartOLEDTask */
void StartOLEDTask(void *argument)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b082      	sub	sp, #8
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartOLEDTask */
	/* Infinite loop */
	for(;;)
	{
		if (xSemaphoreTake(outputMutex, portMAX_DELAY) == pdTRUE)
 800129c:	4b0b      	ldr	r3, [pc, #44]	@ (80012cc <StartOLEDTask+0x38>)
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80012a4:	4618      	mov	r0, r3
 80012a6:	f007 f9f7 	bl	8008698 <xQueueSemaphoreTake>
 80012aa:	4603      	mov	r3, r0
 80012ac:	2b01      	cmp	r3, #1
 80012ae:	d108      	bne.n	80012c2 <StartOLEDTask+0x2e>
		{
			update_OLED();
 80012b0:	f7ff fc70 	bl	8000b94 <update_OLED>
			xSemaphoreGive(outputMutex);
 80012b4:	4b05      	ldr	r3, [pc, #20]	@ (80012cc <StartOLEDTask+0x38>)
 80012b6:	6818      	ldr	r0, [r3, #0]
 80012b8:	2300      	movs	r3, #0
 80012ba:	2200      	movs	r2, #0
 80012bc:	2100      	movs	r1, #0
 80012be:	f006 ff69 	bl	8008194 <xQueueGenericSend>
		}
		osDelay(20);
 80012c2:	2014      	movs	r0, #20
 80012c4:	f006 fcea 	bl	8007c9c <osDelay>
		if (xSemaphoreTake(outputMutex, portMAX_DELAY) == pdTRUE)
 80012c8:	e7e8      	b.n	800129c <StartOLEDTask+0x8>
 80012ca:	bf00      	nop
 80012cc:	20000118 	.word	0x20000118

080012d0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b08a      	sub	sp, #40	@ 0x28
 80012d4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012d6:	f107 0314 	add.w	r3, r7, #20
 80012da:	2200      	movs	r2, #0
 80012dc:	601a      	str	r2, [r3, #0]
 80012de:	605a      	str	r2, [r3, #4]
 80012e0:	609a      	str	r2, [r3, #8]
 80012e2:	60da      	str	r2, [r3, #12]
 80012e4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012e6:	4b72      	ldr	r3, [pc, #456]	@ (80014b0 <MX_GPIO_Init+0x1e0>)
 80012e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012ea:	4a71      	ldr	r2, [pc, #452]	@ (80014b0 <MX_GPIO_Init+0x1e0>)
 80012ec:	f043 0304 	orr.w	r3, r3, #4
 80012f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012f2:	4b6f      	ldr	r3, [pc, #444]	@ (80014b0 <MX_GPIO_Init+0x1e0>)
 80012f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012f6:	f003 0304 	and.w	r3, r3, #4
 80012fa:	613b      	str	r3, [r7, #16]
 80012fc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80012fe:	4b6c      	ldr	r3, [pc, #432]	@ (80014b0 <MX_GPIO_Init+0x1e0>)
 8001300:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001302:	4a6b      	ldr	r2, [pc, #428]	@ (80014b0 <MX_GPIO_Init+0x1e0>)
 8001304:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001308:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800130a:	4b69      	ldr	r3, [pc, #420]	@ (80014b0 <MX_GPIO_Init+0x1e0>)
 800130c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800130e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001312:	60fb      	str	r3, [r7, #12]
 8001314:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001316:	4b66      	ldr	r3, [pc, #408]	@ (80014b0 <MX_GPIO_Init+0x1e0>)
 8001318:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800131a:	4a65      	ldr	r2, [pc, #404]	@ (80014b0 <MX_GPIO_Init+0x1e0>)
 800131c:	f043 0301 	orr.w	r3, r3, #1
 8001320:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001322:	4b63      	ldr	r3, [pc, #396]	@ (80014b0 <MX_GPIO_Init+0x1e0>)
 8001324:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001326:	f003 0301 	and.w	r3, r3, #1
 800132a:	60bb      	str	r3, [r7, #8]
 800132c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800132e:	4b60      	ldr	r3, [pc, #384]	@ (80014b0 <MX_GPIO_Init+0x1e0>)
 8001330:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001332:	4a5f      	ldr	r2, [pc, #380]	@ (80014b0 <MX_GPIO_Init+0x1e0>)
 8001334:	f043 0302 	orr.w	r3, r3, #2
 8001338:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800133a:	4b5d      	ldr	r3, [pc, #372]	@ (80014b0 <MX_GPIO_Init+0x1e0>)
 800133c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800133e:	f003 0302 	and.w	r3, r3, #2
 8001342:	607b      	str	r3, [r7, #4]
 8001344:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001346:	2200      	movs	r2, #0
 8001348:	2120      	movs	r1, #32
 800134a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800134e:	f002 febf 	bl	80040d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, USR_LED1_Pin|SR_STCP_Pin|USR_LED2_Pin, GPIO_PIN_RESET);
 8001352:	2200      	movs	r2, #0
 8001354:	f249 0104 	movw	r1, #36868	@ 0x9004
 8001358:	4856      	ldr	r0, [pc, #344]	@ (80014b4 <MX_GPIO_Init+0x1e4>)
 800135a:	f002 feb9 	bl	80040d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Disp_Data_Instr_GPIO_Port, Disp_Data_Instr_Pin, GPIO_PIN_RESET);
 800135e:	2200      	movs	r2, #0
 8001360:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001364:	4854      	ldr	r0, [pc, #336]	@ (80014b8 <MX_GPIO_Init+0x1e8>)
 8001366:	f002 feb3 	bl	80040d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SR_Reset_GPIO_Port, SR_Reset_Pin, GPIO_PIN_SET);
 800136a:	2201      	movs	r2, #1
 800136c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001370:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001374:	f002 feac 	bl	80040d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Disp_CS_GPIO_Port, Disp_CS_Pin, GPIO_PIN_SET);
 8001378:	2201      	movs	r2, #1
 800137a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800137e:	484e      	ldr	r0, [pc, #312]	@ (80014b8 <MX_GPIO_Init+0x1e8>)
 8001380:	f002 fea6 	bl	80040d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Disp_Reset_GPIO_Port, Disp_Reset_Pin, GPIO_PIN_SET);
 8001384:	2201      	movs	r2, #1
 8001386:	2140      	movs	r1, #64	@ 0x40
 8001388:	484a      	ldr	r0, [pc, #296]	@ (80014b4 <MX_GPIO_Init+0x1e4>)
 800138a:	f002 fea1 	bl	80040d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800138e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001392:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001394:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001398:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800139a:	2300      	movs	r3, #0
 800139c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800139e:	f107 0314 	add.w	r3, r7, #20
 80013a2:	4619      	mov	r1, r3
 80013a4:	4844      	ldr	r0, [pc, #272]	@ (80014b8 <MX_GPIO_Init+0x1e8>)
 80013a6:	f002 fcd1 	bl	8003d4c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin SR_Reset_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|SR_Reset_Pin;
 80013aa:	f44f 7308 	mov.w	r3, #544	@ 0x220
 80013ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013b0:	2301      	movs	r3, #1
 80013b2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013b4:	2300      	movs	r3, #0
 80013b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013b8:	2300      	movs	r3, #0
 80013ba:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013bc:	f107 0314 	add.w	r3, r7, #20
 80013c0:	4619      	mov	r1, r3
 80013c2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80013c6:	f002 fcc1 	bl	8003d4c <HAL_GPIO_Init>

  /*Configure GPIO pin : TL1_Car_Pin */
  GPIO_InitStruct.Pin = TL1_Car_Pin;
 80013ca:	2310      	movs	r3, #16
 80013cc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013ce:	2300      	movs	r3, #0
 80013d0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80013d2:	2302      	movs	r3, #2
 80013d4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(TL1_Car_GPIO_Port, &GPIO_InitStruct);
 80013d6:	f107 0314 	add.w	r3, r7, #20
 80013da:	4619      	mov	r1, r3
 80013dc:	4836      	ldr	r0, [pc, #216]	@ (80014b8 <MX_GPIO_Init+0x1e8>)
 80013de:	f002 fcb5 	bl	8003d4c <HAL_GPIO_Init>

  /*Configure GPIO pins : USR_LED1_Pin USR_LED2_Pin Disp_Reset_Pin */
  GPIO_InitStruct.Pin = USR_LED1_Pin|USR_LED2_Pin|Disp_Reset_Pin;
 80013e2:	f248 0344 	movw	r3, #32836	@ 0x8044
 80013e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013e8:	2301      	movs	r3, #1
 80013ea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ec:	2300      	movs	r3, #0
 80013ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013f0:	2300      	movs	r3, #0
 80013f2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013f4:	f107 0314 	add.w	r3, r7, #20
 80013f8:	4619      	mov	r1, r3
 80013fa:	482e      	ldr	r0, [pc, #184]	@ (80014b4 <MX_GPIO_Init+0x1e4>)
 80013fc:	f002 fca6 	bl	8003d4c <HAL_GPIO_Init>

  /*Configure GPIO pin : SR_STCP_Pin */
  GPIO_InitStruct.Pin = SR_STCP_Pin;
 8001400:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001404:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001406:	2301      	movs	r3, #1
 8001408:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800140a:	2300      	movs	r3, #0
 800140c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800140e:	2302      	movs	r3, #2
 8001410:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SR_STCP_GPIO_Port, &GPIO_InitStruct);
 8001412:	f107 0314 	add.w	r3, r7, #20
 8001416:	4619      	mov	r1, r3
 8001418:	4826      	ldr	r0, [pc, #152]	@ (80014b4 <MX_GPIO_Init+0x1e4>)
 800141a:	f002 fc97 	bl	8003d4c <HAL_GPIO_Init>

  /*Configure GPIO pins : TL2_Car_Pin TL3_Car_Pin */
  GPIO_InitStruct.Pin = TL2_Car_Pin|TL3_Car_Pin;
 800141e:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8001422:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001424:	2300      	movs	r3, #0
 8001426:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001428:	2302      	movs	r3, #2
 800142a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800142c:	f107 0314 	add.w	r3, r7, #20
 8001430:	4619      	mov	r1, r3
 8001432:	4820      	ldr	r0, [pc, #128]	@ (80014b4 <MX_GPIO_Init+0x1e4>)
 8001434:	f002 fc8a 	bl	8003d4c <HAL_GPIO_Init>

  /*Configure GPIO pins : Disp_Data_Instr_Pin Disp_CS_Pin */
  GPIO_InitStruct.Pin = Disp_Data_Instr_Pin|Disp_CS_Pin;
 8001438:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 800143c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800143e:	2301      	movs	r3, #1
 8001440:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001442:	2300      	movs	r3, #0
 8001444:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001446:	2302      	movs	r3, #2
 8001448:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800144a:	f107 0314 	add.w	r3, r7, #20
 800144e:	4619      	mov	r1, r3
 8001450:	4819      	ldr	r0, [pc, #100]	@ (80014b8 <MX_GPIO_Init+0x1e8>)
 8001452:	f002 fc7b 	bl	8003d4c <HAL_GPIO_Init>

  /*Configure GPIO pin : TL4_Car_Pin */
  GPIO_InitStruct.Pin = TL4_Car_Pin;
 8001456:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800145a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800145c:	2300      	movs	r3, #0
 800145e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001460:	2302      	movs	r3, #2
 8001462:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(TL4_Car_GPIO_Port, &GPIO_InitStruct);
 8001464:	f107 0314 	add.w	r3, r7, #20
 8001468:	4619      	mov	r1, r3
 800146a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800146e:	f002 fc6d 	bl	8003d4c <HAL_GPIO_Init>

  /*Configure GPIO pin : PL1_Switch_Pin */
  GPIO_InitStruct.Pin = PL1_Switch_Pin;
 8001472:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001476:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001478:	2300      	movs	r3, #0
 800147a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800147c:	2301      	movs	r3, #1
 800147e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(PL1_Switch_GPIO_Port, &GPIO_InitStruct);
 8001480:	f107 0314 	add.w	r3, r7, #20
 8001484:	4619      	mov	r1, r3
 8001486:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800148a:	f002 fc5f 	bl	8003d4c <HAL_GPIO_Init>

  /*Configure GPIO pin : PL2_Switch_Pin */
  GPIO_InitStruct.Pin = PL2_Switch_Pin;
 800148e:	2380      	movs	r3, #128	@ 0x80
 8001490:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001492:	2300      	movs	r3, #0
 8001494:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001496:	2301      	movs	r3, #1
 8001498:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(PL2_Switch_GPIO_Port, &GPIO_InitStruct);
 800149a:	f107 0314 	add.w	r3, r7, #20
 800149e:	4619      	mov	r1, r3
 80014a0:	4804      	ldr	r0, [pc, #16]	@ (80014b4 <MX_GPIO_Init+0x1e4>)
 80014a2:	f002 fc53 	bl	8003d4c <HAL_GPIO_Init>

}
 80014a6:	bf00      	nop
 80014a8:	3728      	adds	r7, #40	@ 0x28
 80014aa:	46bd      	mov	sp, r7
 80014ac:	bd80      	pop	{r7, pc}
 80014ae:	bf00      	nop
 80014b0:	40021000 	.word	0x40021000
 80014b4:	48000400 	.word	0x48000400
 80014b8:	48000800 	.word	0x48000800

080014bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80014c0:	f000 ff3e 	bl	8002340 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80014c4:	f000 f814 	bl	80014f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80014c8:	f7ff ff02 	bl	80012d0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80014cc:	f000 fb26 	bl	8001b1c <MX_USART2_UART_Init>
  MX_SPI2_Init();
 80014d0:	f000 f878 	bl	80015c4 <MX_SPI2_Init>
  MX_SPI3_Init();
 80014d4:	f000 f8b4 	bl	8001640 <MX_SPI3_Init>
  MX_ADC1_Init();
 80014d8:	f7ff fce6 	bl	8000ea8 <MX_ADC1_Init>
  MX_TIM3_Init();
 80014dc:	f000 fa6c 	bl	80019b8 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 80014e0:	f006 fb00 	bl	8007ae4 <osKernelInitialize>
  MX_FREERTOS_Init();
 80014e4:	f7ff fdc0 	bl	8001068 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80014e8:	f006 fb20 	bl	8007b2c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80014ec:	bf00      	nop
 80014ee:	e7fd      	b.n	80014ec <main+0x30>

080014f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b096      	sub	sp, #88	@ 0x58
 80014f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014f6:	f107 0314 	add.w	r3, r7, #20
 80014fa:	2244      	movs	r2, #68	@ 0x44
 80014fc:	2100      	movs	r1, #0
 80014fe:	4618      	mov	r0, r3
 8001500:	f009 fb32 	bl	800ab68 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001504:	463b      	mov	r3, r7
 8001506:	2200      	movs	r2, #0
 8001508:	601a      	str	r2, [r3, #0]
 800150a:	605a      	str	r2, [r3, #4]
 800150c:	609a      	str	r2, [r3, #8]
 800150e:	60da      	str	r2, [r3, #12]
 8001510:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001512:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001516:	f002 fe01 	bl	800411c <HAL_PWREx_ControlVoltageScaling>
 800151a:	4603      	mov	r3, r0
 800151c:	2b00      	cmp	r3, #0
 800151e:	d001      	beq.n	8001524 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001520:	f000 f84a 	bl	80015b8 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001524:	2302      	movs	r3, #2
 8001526:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001528:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800152c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800152e:	2310      	movs	r3, #16
 8001530:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001532:	2302      	movs	r3, #2
 8001534:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001536:	2302      	movs	r3, #2
 8001538:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800153a:	2301      	movs	r3, #1
 800153c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 800153e:	230a      	movs	r3, #10
 8001540:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001542:	2307      	movs	r3, #7
 8001544:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001546:	2302      	movs	r3, #2
 8001548:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800154a:	2302      	movs	r3, #2
 800154c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800154e:	f107 0314 	add.w	r3, r7, #20
 8001552:	4618      	mov	r0, r3
 8001554:	f002 fe38 	bl	80041c8 <HAL_RCC_OscConfig>
 8001558:	4603      	mov	r3, r0
 800155a:	2b00      	cmp	r3, #0
 800155c:	d001      	beq.n	8001562 <SystemClock_Config+0x72>
  {
    Error_Handler();
 800155e:	f000 f82b 	bl	80015b8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001562:	230f      	movs	r3, #15
 8001564:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001566:	2303      	movs	r3, #3
 8001568:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800156a:	2300      	movs	r3, #0
 800156c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800156e:	2300      	movs	r3, #0
 8001570:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001572:	2300      	movs	r3, #0
 8001574:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001576:	463b      	mov	r3, r7
 8001578:	2104      	movs	r1, #4
 800157a:	4618      	mov	r0, r3
 800157c:	f003 fa00 	bl	8004980 <HAL_RCC_ClockConfig>
 8001580:	4603      	mov	r3, r0
 8001582:	2b00      	cmp	r3, #0
 8001584:	d001      	beq.n	800158a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001586:	f000 f817 	bl	80015b8 <Error_Handler>
  }
}
 800158a:	bf00      	nop
 800158c:	3758      	adds	r7, #88	@ 0x58
 800158e:	46bd      	mov	sp, r7
 8001590:	bd80      	pop	{r7, pc}
	...

08001594 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b082      	sub	sp, #8
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	4a04      	ldr	r2, [pc, #16]	@ (80015b4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80015a2:	4293      	cmp	r3, r2
 80015a4:	d101      	bne.n	80015aa <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80015a6:	f000 feeb 	bl	8002380 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80015aa:	bf00      	nop
 80015ac:	3708      	adds	r7, #8
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bd80      	pop	{r7, pc}
 80015b2:	bf00      	nop
 80015b4:	40012c00 	.word	0x40012c00

080015b8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80015b8:	b480      	push	{r7}
 80015ba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80015bc:	b672      	cpsid	i
}
 80015be:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80015c0:	bf00      	nop
 80015c2:	e7fd      	b.n	80015c0 <Error_Handler+0x8>

080015c4 <MX_SPI2_Init>:
SPI_HandleTypeDef hspi2;
SPI_HandleTypeDef hspi3;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 80015c8:	4b1b      	ldr	r3, [pc, #108]	@ (8001638 <MX_SPI2_Init+0x74>)
 80015ca:	4a1c      	ldr	r2, [pc, #112]	@ (800163c <MX_SPI2_Init+0x78>)
 80015cc:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80015ce:	4b1a      	ldr	r3, [pc, #104]	@ (8001638 <MX_SPI2_Init+0x74>)
 80015d0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80015d4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80015d6:	4b18      	ldr	r3, [pc, #96]	@ (8001638 <MX_SPI2_Init+0x74>)
 80015d8:	2200      	movs	r2, #0
 80015da:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80015dc:	4b16      	ldr	r3, [pc, #88]	@ (8001638 <MX_SPI2_Init+0x74>)
 80015de:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80015e2:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80015e4:	4b14      	ldr	r3, [pc, #80]	@ (8001638 <MX_SPI2_Init+0x74>)
 80015e6:	2200      	movs	r2, #0
 80015e8:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80015ea:	4b13      	ldr	r3, [pc, #76]	@ (8001638 <MX_SPI2_Init+0x74>)
 80015ec:	2200      	movs	r2, #0
 80015ee:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80015f0:	4b11      	ldr	r3, [pc, #68]	@ (8001638 <MX_SPI2_Init+0x74>)
 80015f2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80015f6:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80015f8:	4b0f      	ldr	r3, [pc, #60]	@ (8001638 <MX_SPI2_Init+0x74>)
 80015fa:	2228      	movs	r2, #40	@ 0x28
 80015fc:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80015fe:	4b0e      	ldr	r3, [pc, #56]	@ (8001638 <MX_SPI2_Init+0x74>)
 8001600:	2200      	movs	r2, #0
 8001602:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001604:	4b0c      	ldr	r3, [pc, #48]	@ (8001638 <MX_SPI2_Init+0x74>)
 8001606:	2200      	movs	r2, #0
 8001608:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800160a:	4b0b      	ldr	r3, [pc, #44]	@ (8001638 <MX_SPI2_Init+0x74>)
 800160c:	2200      	movs	r2, #0
 800160e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8001610:	4b09      	ldr	r3, [pc, #36]	@ (8001638 <MX_SPI2_Init+0x74>)
 8001612:	2207      	movs	r2, #7
 8001614:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001616:	4b08      	ldr	r3, [pc, #32]	@ (8001638 <MX_SPI2_Init+0x74>)
 8001618:	2200      	movs	r2, #0
 800161a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800161c:	4b06      	ldr	r3, [pc, #24]	@ (8001638 <MX_SPI2_Init+0x74>)
 800161e:	2208      	movs	r2, #8
 8001620:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001622:	4805      	ldr	r0, [pc, #20]	@ (8001638 <MX_SPI2_Init+0x74>)
 8001624:	f004 f8be 	bl	80057a4 <HAL_SPI_Init>
 8001628:	4603      	mov	r3, r0
 800162a:	2b00      	cmp	r3, #0
 800162c:	d001      	beq.n	8001632 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 800162e:	f7ff ffc3 	bl	80015b8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001632:	bf00      	nop
 8001634:	bd80      	pop	{r7, pc}
 8001636:	bf00      	nop
 8001638:	20000134 	.word	0x20000134
 800163c:	40003800 	.word	0x40003800

08001640 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8001644:	4b1b      	ldr	r3, [pc, #108]	@ (80016b4 <MX_SPI3_Init+0x74>)
 8001646:	4a1c      	ldr	r2, [pc, #112]	@ (80016b8 <MX_SPI3_Init+0x78>)
 8001648:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800164a:	4b1a      	ldr	r3, [pc, #104]	@ (80016b4 <MX_SPI3_Init+0x74>)
 800164c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001650:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001652:	4b18      	ldr	r3, [pc, #96]	@ (80016b4 <MX_SPI3_Init+0x74>)
 8001654:	2200      	movs	r2, #0
 8001656:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001658:	4b16      	ldr	r3, [pc, #88]	@ (80016b4 <MX_SPI3_Init+0x74>)
 800165a:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800165e:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001660:	4b14      	ldr	r3, [pc, #80]	@ (80016b4 <MX_SPI3_Init+0x74>)
 8001662:	2200      	movs	r2, #0
 8001664:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001666:	4b13      	ldr	r3, [pc, #76]	@ (80016b4 <MX_SPI3_Init+0x74>)
 8001668:	2200      	movs	r2, #0
 800166a:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800166c:	4b11      	ldr	r3, [pc, #68]	@ (80016b4 <MX_SPI3_Init+0x74>)
 800166e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001672:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001674:	4b0f      	ldr	r3, [pc, #60]	@ (80016b4 <MX_SPI3_Init+0x74>)
 8001676:	2220      	movs	r2, #32
 8001678:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800167a:	4b0e      	ldr	r3, [pc, #56]	@ (80016b4 <MX_SPI3_Init+0x74>)
 800167c:	2200      	movs	r2, #0
 800167e:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001680:	4b0c      	ldr	r3, [pc, #48]	@ (80016b4 <MX_SPI3_Init+0x74>)
 8001682:	2200      	movs	r2, #0
 8001684:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001686:	4b0b      	ldr	r3, [pc, #44]	@ (80016b4 <MX_SPI3_Init+0x74>)
 8001688:	2200      	movs	r2, #0
 800168a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 800168c:	4b09      	ldr	r3, [pc, #36]	@ (80016b4 <MX_SPI3_Init+0x74>)
 800168e:	2207      	movs	r2, #7
 8001690:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001692:	4b08      	ldr	r3, [pc, #32]	@ (80016b4 <MX_SPI3_Init+0x74>)
 8001694:	2200      	movs	r2, #0
 8001696:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001698:	4b06      	ldr	r3, [pc, #24]	@ (80016b4 <MX_SPI3_Init+0x74>)
 800169a:	2208      	movs	r2, #8
 800169c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800169e:	4805      	ldr	r0, [pc, #20]	@ (80016b4 <MX_SPI3_Init+0x74>)
 80016a0:	f004 f880 	bl	80057a4 <HAL_SPI_Init>
 80016a4:	4603      	mov	r3, r0
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d001      	beq.n	80016ae <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 80016aa:	f7ff ff85 	bl	80015b8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80016ae:	bf00      	nop
 80016b0:	bd80      	pop	{r7, pc}
 80016b2:	bf00      	nop
 80016b4:	20000198 	.word	0x20000198
 80016b8:	40003c00 	.word	0x40003c00

080016bc <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	b08e      	sub	sp, #56	@ 0x38
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016c4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80016c8:	2200      	movs	r2, #0
 80016ca:	601a      	str	r2, [r3, #0]
 80016cc:	605a      	str	r2, [r3, #4]
 80016ce:	609a      	str	r2, [r3, #8]
 80016d0:	60da      	str	r2, [r3, #12]
 80016d2:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	4a4b      	ldr	r2, [pc, #300]	@ (8001808 <HAL_SPI_MspInit+0x14c>)
 80016da:	4293      	cmp	r3, r2
 80016dc:	d145      	bne.n	800176a <HAL_SPI_MspInit+0xae>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80016de:	4b4b      	ldr	r3, [pc, #300]	@ (800180c <HAL_SPI_MspInit+0x150>)
 80016e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016e2:	4a4a      	ldr	r2, [pc, #296]	@ (800180c <HAL_SPI_MspInit+0x150>)
 80016e4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80016e8:	6593      	str	r3, [r2, #88]	@ 0x58
 80016ea:	4b48      	ldr	r3, [pc, #288]	@ (800180c <HAL_SPI_MspInit+0x150>)
 80016ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016ee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80016f2:	623b      	str	r3, [r7, #32]
 80016f4:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80016f6:	4b45      	ldr	r3, [pc, #276]	@ (800180c <HAL_SPI_MspInit+0x150>)
 80016f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016fa:	4a44      	ldr	r2, [pc, #272]	@ (800180c <HAL_SPI_MspInit+0x150>)
 80016fc:	f043 0304 	orr.w	r3, r3, #4
 8001700:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001702:	4b42      	ldr	r3, [pc, #264]	@ (800180c <HAL_SPI_MspInit+0x150>)
 8001704:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001706:	f003 0304 	and.w	r3, r3, #4
 800170a:	61fb      	str	r3, [r7, #28]
 800170c:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800170e:	4b3f      	ldr	r3, [pc, #252]	@ (800180c <HAL_SPI_MspInit+0x150>)
 8001710:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001712:	4a3e      	ldr	r2, [pc, #248]	@ (800180c <HAL_SPI_MspInit+0x150>)
 8001714:	f043 0302 	orr.w	r3, r3, #2
 8001718:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800171a:	4b3c      	ldr	r3, [pc, #240]	@ (800180c <HAL_SPI_MspInit+0x150>)
 800171c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800171e:	f003 0302 	and.w	r3, r3, #2
 8001722:	61bb      	str	r3, [r7, #24]
 8001724:	69bb      	ldr	r3, [r7, #24]
    /**SPI2 GPIO Configuration
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = Disp_MOSI_Pin;
 8001726:	2308      	movs	r3, #8
 8001728:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800172a:	2302      	movs	r3, #2
 800172c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800172e:	2300      	movs	r3, #0
 8001730:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001732:	2303      	movs	r3, #3
 8001734:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001736:	2305      	movs	r3, #5
 8001738:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(Disp_MOSI_GPIO_Port, &GPIO_InitStruct);
 800173a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800173e:	4619      	mov	r1, r3
 8001740:	4833      	ldr	r0, [pc, #204]	@ (8001810 <HAL_SPI_MspInit+0x154>)
 8001742:	f002 fb03 	bl	8003d4c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = Disp_SCLK_Pin;
 8001746:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800174a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800174c:	2302      	movs	r3, #2
 800174e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001750:	2300      	movs	r3, #0
 8001752:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001754:	2303      	movs	r3, #3
 8001756:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001758:	2305      	movs	r3, #5
 800175a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(Disp_SCLK_GPIO_Port, &GPIO_InitStruct);
 800175c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001760:	4619      	mov	r1, r3
 8001762:	482c      	ldr	r0, [pc, #176]	@ (8001814 <HAL_SPI_MspInit+0x158>)
 8001764:	f002 faf2 	bl	8003d4c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8001768:	e049      	b.n	80017fe <HAL_SPI_MspInit+0x142>
  else if(spiHandle->Instance==SPI3)
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	4a2a      	ldr	r2, [pc, #168]	@ (8001818 <HAL_SPI_MspInit+0x15c>)
 8001770:	4293      	cmp	r3, r2
 8001772:	d144      	bne.n	80017fe <HAL_SPI_MspInit+0x142>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001774:	4b25      	ldr	r3, [pc, #148]	@ (800180c <HAL_SPI_MspInit+0x150>)
 8001776:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001778:	4a24      	ldr	r2, [pc, #144]	@ (800180c <HAL_SPI_MspInit+0x150>)
 800177a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800177e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001780:	4b22      	ldr	r3, [pc, #136]	@ (800180c <HAL_SPI_MspInit+0x150>)
 8001782:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001784:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001788:	617b      	str	r3, [r7, #20]
 800178a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800178c:	4b1f      	ldr	r3, [pc, #124]	@ (800180c <HAL_SPI_MspInit+0x150>)
 800178e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001790:	4a1e      	ldr	r2, [pc, #120]	@ (800180c <HAL_SPI_MspInit+0x150>)
 8001792:	f043 0304 	orr.w	r3, r3, #4
 8001796:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001798:	4b1c      	ldr	r3, [pc, #112]	@ (800180c <HAL_SPI_MspInit+0x150>)
 800179a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800179c:	f003 0304 	and.w	r3, r3, #4
 80017a0:	613b      	str	r3, [r7, #16]
 80017a2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017a4:	4b19      	ldr	r3, [pc, #100]	@ (800180c <HAL_SPI_MspInit+0x150>)
 80017a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017a8:	4a18      	ldr	r2, [pc, #96]	@ (800180c <HAL_SPI_MspInit+0x150>)
 80017aa:	f043 0302 	orr.w	r3, r3, #2
 80017ae:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017b0:	4b16      	ldr	r3, [pc, #88]	@ (800180c <HAL_SPI_MspInit+0x150>)
 80017b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017b4:	f003 0302 	and.w	r3, r3, #2
 80017b8:	60fb      	str	r3, [r7, #12]
 80017ba:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SR_SHCP_Pin;
 80017bc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80017c0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017c2:	2302      	movs	r3, #2
 80017c4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017c6:	2300      	movs	r3, #0
 80017c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017ca:	2303      	movs	r3, #3
 80017cc:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80017ce:	2306      	movs	r3, #6
 80017d0:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(SR_SHCP_GPIO_Port, &GPIO_InitStruct);
 80017d2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017d6:	4619      	mov	r1, r3
 80017d8:	480d      	ldr	r0, [pc, #52]	@ (8001810 <HAL_SPI_MspInit+0x154>)
 80017da:	f002 fab7 	bl	8003d4c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SR_DS_Pin;
 80017de:	2320      	movs	r3, #32
 80017e0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017e2:	2302      	movs	r3, #2
 80017e4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017e6:	2300      	movs	r3, #0
 80017e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017ea:	2303      	movs	r3, #3
 80017ec:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80017ee:	2306      	movs	r3, #6
 80017f0:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(SR_DS_GPIO_Port, &GPIO_InitStruct);
 80017f2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017f6:	4619      	mov	r1, r3
 80017f8:	4806      	ldr	r0, [pc, #24]	@ (8001814 <HAL_SPI_MspInit+0x158>)
 80017fa:	f002 faa7 	bl	8003d4c <HAL_GPIO_Init>
}
 80017fe:	bf00      	nop
 8001800:	3738      	adds	r7, #56	@ 0x38
 8001802:	46bd      	mov	sp, r7
 8001804:	bd80      	pop	{r7, pc}
 8001806:	bf00      	nop
 8001808:	40003800 	.word	0x40003800
 800180c:	40021000 	.word	0x40021000
 8001810:	48000800 	.word	0x48000800
 8001814:	48000400 	.word	0x48000400
 8001818:	40003c00 	.word	0x40003c00

0800181c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b082      	sub	sp, #8
 8001820:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001822:	4b11      	ldr	r3, [pc, #68]	@ (8001868 <HAL_MspInit+0x4c>)
 8001824:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001826:	4a10      	ldr	r2, [pc, #64]	@ (8001868 <HAL_MspInit+0x4c>)
 8001828:	f043 0301 	orr.w	r3, r3, #1
 800182c:	6613      	str	r3, [r2, #96]	@ 0x60
 800182e:	4b0e      	ldr	r3, [pc, #56]	@ (8001868 <HAL_MspInit+0x4c>)
 8001830:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001832:	f003 0301 	and.w	r3, r3, #1
 8001836:	607b      	str	r3, [r7, #4]
 8001838:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800183a:	4b0b      	ldr	r3, [pc, #44]	@ (8001868 <HAL_MspInit+0x4c>)
 800183c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800183e:	4a0a      	ldr	r2, [pc, #40]	@ (8001868 <HAL_MspInit+0x4c>)
 8001840:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001844:	6593      	str	r3, [r2, #88]	@ 0x58
 8001846:	4b08      	ldr	r3, [pc, #32]	@ (8001868 <HAL_MspInit+0x4c>)
 8001848:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800184a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800184e:	603b      	str	r3, [r7, #0]
 8001850:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001852:	2200      	movs	r2, #0
 8001854:	210f      	movs	r1, #15
 8001856:	f06f 0001 	mvn.w	r0, #1
 800185a:	f002 fa4d 	bl	8003cf8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800185e:	bf00      	nop
 8001860:	3708      	adds	r7, #8
 8001862:	46bd      	mov	sp, r7
 8001864:	bd80      	pop	{r7, pc}
 8001866:	bf00      	nop
 8001868:	40021000 	.word	0x40021000

0800186c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b08c      	sub	sp, #48	@ 0x30
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8001874:	2300      	movs	r3, #0
 8001876:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 800187a:	4b2e      	ldr	r3, [pc, #184]	@ (8001934 <HAL_InitTick+0xc8>)
 800187c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800187e:	4a2d      	ldr	r2, [pc, #180]	@ (8001934 <HAL_InitTick+0xc8>)
 8001880:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001884:	6613      	str	r3, [r2, #96]	@ 0x60
 8001886:	4b2b      	ldr	r3, [pc, #172]	@ (8001934 <HAL_InitTick+0xc8>)
 8001888:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800188a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800188e:	60bb      	str	r3, [r7, #8]
 8001890:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001892:	f107 020c 	add.w	r2, r7, #12
 8001896:	f107 0310 	add.w	r3, r7, #16
 800189a:	4611      	mov	r1, r2
 800189c:	4618      	mov	r0, r3
 800189e:	f003 fa33 	bl	8004d08 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 80018a2:	f003 fa1b 	bl	8004cdc <HAL_RCC_GetPCLK2Freq>
 80018a6:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80018a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80018aa:	4a23      	ldr	r2, [pc, #140]	@ (8001938 <HAL_InitTick+0xcc>)
 80018ac:	fba2 2303 	umull	r2, r3, r2, r3
 80018b0:	0c9b      	lsrs	r3, r3, #18
 80018b2:	3b01      	subs	r3, #1
 80018b4:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80018b6:	4b21      	ldr	r3, [pc, #132]	@ (800193c <HAL_InitTick+0xd0>)
 80018b8:	4a21      	ldr	r2, [pc, #132]	@ (8001940 <HAL_InitTick+0xd4>)
 80018ba:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80018bc:	4b1f      	ldr	r3, [pc, #124]	@ (800193c <HAL_InitTick+0xd0>)
 80018be:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80018c2:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80018c4:	4a1d      	ldr	r2, [pc, #116]	@ (800193c <HAL_InitTick+0xd0>)
 80018c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018c8:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80018ca:	4b1c      	ldr	r3, [pc, #112]	@ (800193c <HAL_InitTick+0xd0>)
 80018cc:	2200      	movs	r2, #0
 80018ce:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018d0:	4b1a      	ldr	r3, [pc, #104]	@ (800193c <HAL_InitTick+0xd0>)
 80018d2:	2200      	movs	r2, #0
 80018d4:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018d6:	4b19      	ldr	r3, [pc, #100]	@ (800193c <HAL_InitTick+0xd0>)
 80018d8:	2200      	movs	r2, #0
 80018da:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 80018dc:	4817      	ldr	r0, [pc, #92]	@ (800193c <HAL_InitTick+0xd0>)
 80018de:	f004 fadf 	bl	8005ea0 <HAL_TIM_Base_Init>
 80018e2:	4603      	mov	r3, r0
 80018e4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 80018e8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d11b      	bne.n	8001928 <HAL_InitTick+0xbc>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 80018f0:	4812      	ldr	r0, [pc, #72]	@ (800193c <HAL_InitTick+0xd0>)
 80018f2:	f004 fb37 	bl	8005f64 <HAL_TIM_Base_Start_IT>
 80018f6:	4603      	mov	r3, r0
 80018f8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 80018fc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001900:	2b00      	cmp	r3, #0
 8001902:	d111      	bne.n	8001928 <HAL_InitTick+0xbc>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001904:	2019      	movs	r0, #25
 8001906:	f002 fa13 	bl	8003d30 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	2b0f      	cmp	r3, #15
 800190e:	d808      	bhi.n	8001922 <HAL_InitTick+0xb6>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority, 0U);
 8001910:	2200      	movs	r2, #0
 8001912:	6879      	ldr	r1, [r7, #4]
 8001914:	2019      	movs	r0, #25
 8001916:	f002 f9ef 	bl	8003cf8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800191a:	4a0a      	ldr	r2, [pc, #40]	@ (8001944 <HAL_InitTick+0xd8>)
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	6013      	str	r3, [r2, #0]
 8001920:	e002      	b.n	8001928 <HAL_InitTick+0xbc>
      }
      else
      {
        status = HAL_ERROR;
 8001922:	2301      	movs	r3, #1
 8001924:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001928:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800192c:	4618      	mov	r0, r3
 800192e:	3730      	adds	r7, #48	@ 0x30
 8001930:	46bd      	mov	sp, r7
 8001932:	bd80      	pop	{r7, pc}
 8001934:	40021000 	.word	0x40021000
 8001938:	431bde83 	.word	0x431bde83
 800193c:	200001fc 	.word	0x200001fc
 8001940:	40012c00 	.word	0x40012c00
 8001944:	20000008 	.word	0x20000008

08001948 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001948:	b480      	push	{r7}
 800194a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800194c:	bf00      	nop
 800194e:	e7fd      	b.n	800194c <NMI_Handler+0x4>

08001950 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001950:	b480      	push	{r7}
 8001952:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001954:	bf00      	nop
 8001956:	e7fd      	b.n	8001954 <HardFault_Handler+0x4>

08001958 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001958:	b480      	push	{r7}
 800195a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800195c:	bf00      	nop
 800195e:	e7fd      	b.n	800195c <MemManage_Handler+0x4>

08001960 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001960:	b480      	push	{r7}
 8001962:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001964:	bf00      	nop
 8001966:	e7fd      	b.n	8001964 <BusFault_Handler+0x4>

08001968 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001968:	b480      	push	{r7}
 800196a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800196c:	bf00      	nop
 800196e:	e7fd      	b.n	800196c <UsageFault_Handler+0x4>

08001970 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001970:	b480      	push	{r7}
 8001972:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001974:	bf00      	nop
 8001976:	46bd      	mov	sp, r7
 8001978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197c:	4770      	bx	lr
	...

08001980 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001984:	4802      	ldr	r0, [pc, #8]	@ (8001990 <TIM1_UP_TIM16_IRQHandler+0x10>)
 8001986:	f004 fcbb 	bl	8006300 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 800198a:	bf00      	nop
 800198c:	bd80      	pop	{r7, pc}
 800198e:	bf00      	nop
 8001990:	200001fc 	.word	0x200001fc

08001994 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001994:	b480      	push	{r7}
 8001996:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001998:	4b06      	ldr	r3, [pc, #24]	@ (80019b4 <SystemInit+0x20>)
 800199a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800199e:	4a05      	ldr	r2, [pc, #20]	@ (80019b4 <SystemInit+0x20>)
 80019a0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80019a4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80019a8:	bf00      	nop
 80019aa:	46bd      	mov	sp, r7
 80019ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b0:	4770      	bx	lr
 80019b2:	bf00      	nop
 80019b4:	e000ed00 	.word	0xe000ed00

080019b8 <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b08a      	sub	sp, #40	@ 0x28
 80019bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019be:	f107 031c 	add.w	r3, r7, #28
 80019c2:	2200      	movs	r2, #0
 80019c4:	601a      	str	r2, [r3, #0]
 80019c6:	605a      	str	r2, [r3, #4]
 80019c8:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80019ca:	463b      	mov	r3, r7
 80019cc:	2200      	movs	r2, #0
 80019ce:	601a      	str	r2, [r3, #0]
 80019d0:	605a      	str	r2, [r3, #4]
 80019d2:	609a      	str	r2, [r3, #8]
 80019d4:	60da      	str	r2, [r3, #12]
 80019d6:	611a      	str	r2, [r3, #16]
 80019d8:	615a      	str	r2, [r3, #20]
 80019da:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80019dc:	4b21      	ldr	r3, [pc, #132]	@ (8001a64 <MX_TIM3_Init+0xac>)
 80019de:	4a22      	ldr	r2, [pc, #136]	@ (8001a68 <MX_TIM3_Init+0xb0>)
 80019e0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 4;
 80019e2:	4b20      	ldr	r3, [pc, #128]	@ (8001a64 <MX_TIM3_Init+0xac>)
 80019e4:	2204      	movs	r2, #4
 80019e6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019e8:	4b1e      	ldr	r3, [pc, #120]	@ (8001a64 <MX_TIM3_Init+0xac>)
 80019ea:	2200      	movs	r2, #0
 80019ec:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 4095;
 80019ee:	4b1d      	ldr	r3, [pc, #116]	@ (8001a64 <MX_TIM3_Init+0xac>)
 80019f0:	f640 72ff 	movw	r2, #4095	@ 0xfff
 80019f4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019f6:	4b1b      	ldr	r3, [pc, #108]	@ (8001a64 <MX_TIM3_Init+0xac>)
 80019f8:	2200      	movs	r2, #0
 80019fa:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019fc:	4b19      	ldr	r3, [pc, #100]	@ (8001a64 <MX_TIM3_Init+0xac>)
 80019fe:	2200      	movs	r2, #0
 8001a00:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001a02:	4818      	ldr	r0, [pc, #96]	@ (8001a64 <MX_TIM3_Init+0xac>)
 8001a04:	f004 fb1e 	bl	8006044 <HAL_TIM_PWM_Init>
 8001a08:	4603      	mov	r3, r0
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d001      	beq.n	8001a12 <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 8001a0e:	f7ff fdd3 	bl	80015b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a12:	2300      	movs	r3, #0
 8001a14:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a16:	2300      	movs	r3, #0
 8001a18:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001a1a:	f107 031c 	add.w	r3, r7, #28
 8001a1e:	4619      	mov	r1, r3
 8001a20:	4810      	ldr	r0, [pc, #64]	@ (8001a64 <MX_TIM3_Init+0xac>)
 8001a22:	f005 fa53 	bl	8006ecc <HAL_TIMEx_MasterConfigSynchronization>
 8001a26:	4603      	mov	r3, r0
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d001      	beq.n	8001a30 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8001a2c:	f7ff fdc4 	bl	80015b8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001a30:	2360      	movs	r3, #96	@ 0x60
 8001a32:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001a34:	2300      	movs	r3, #0
 8001a36:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001a38:	2300      	movs	r3, #0
 8001a3a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001a40:	463b      	mov	r3, r7
 8001a42:	2204      	movs	r2, #4
 8001a44:	4619      	mov	r1, r3
 8001a46:	4807      	ldr	r0, [pc, #28]	@ (8001a64 <MX_TIM3_Init+0xac>)
 8001a48:	f004 fd62 	bl	8006510 <HAL_TIM_PWM_ConfigChannel>
 8001a4c:	4603      	mov	r3, r0
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d001      	beq.n	8001a56 <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 8001a52:	f7ff fdb1 	bl	80015b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001a56:	4803      	ldr	r0, [pc, #12]	@ (8001a64 <MX_TIM3_Init+0xac>)
 8001a58:	f000 f828 	bl	8001aac <HAL_TIM_MspPostInit>

}
 8001a5c:	bf00      	nop
 8001a5e:	3728      	adds	r7, #40	@ 0x28
 8001a60:	46bd      	mov	sp, r7
 8001a62:	bd80      	pop	{r7, pc}
 8001a64:	20000248 	.word	0x20000248
 8001a68:	40000400 	.word	0x40000400

08001a6c <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	b085      	sub	sp, #20
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	4a0a      	ldr	r2, [pc, #40]	@ (8001aa4 <HAL_TIM_PWM_MspInit+0x38>)
 8001a7a:	4293      	cmp	r3, r2
 8001a7c:	d10b      	bne.n	8001a96 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001a7e:	4b0a      	ldr	r3, [pc, #40]	@ (8001aa8 <HAL_TIM_PWM_MspInit+0x3c>)
 8001a80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a82:	4a09      	ldr	r2, [pc, #36]	@ (8001aa8 <HAL_TIM_PWM_MspInit+0x3c>)
 8001a84:	f043 0302 	orr.w	r3, r3, #2
 8001a88:	6593      	str	r3, [r2, #88]	@ 0x58
 8001a8a:	4b07      	ldr	r3, [pc, #28]	@ (8001aa8 <HAL_TIM_PWM_MspInit+0x3c>)
 8001a8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a8e:	f003 0302 	and.w	r3, r3, #2
 8001a92:	60fb      	str	r3, [r7, #12]
 8001a94:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001a96:	bf00      	nop
 8001a98:	3714      	adds	r7, #20
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa0:	4770      	bx	lr
 8001aa2:	bf00      	nop
 8001aa4:	40000400 	.word	0x40000400
 8001aa8:	40021000 	.word	0x40021000

08001aac <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b088      	sub	sp, #32
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ab4:	f107 030c 	add.w	r3, r7, #12
 8001ab8:	2200      	movs	r2, #0
 8001aba:	601a      	str	r2, [r3, #0]
 8001abc:	605a      	str	r2, [r3, #4]
 8001abe:	609a      	str	r2, [r3, #8]
 8001ac0:	60da      	str	r2, [r3, #12]
 8001ac2:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	4a11      	ldr	r2, [pc, #68]	@ (8001b10 <HAL_TIM_MspPostInit+0x64>)
 8001aca:	4293      	cmp	r3, r2
 8001acc:	d11b      	bne.n	8001b06 <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ace:	4b11      	ldr	r3, [pc, #68]	@ (8001b14 <HAL_TIM_MspPostInit+0x68>)
 8001ad0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ad2:	4a10      	ldr	r2, [pc, #64]	@ (8001b14 <HAL_TIM_MspPostInit+0x68>)
 8001ad4:	f043 0304 	orr.w	r3, r3, #4
 8001ad8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ada:	4b0e      	ldr	r3, [pc, #56]	@ (8001b14 <HAL_TIM_MspPostInit+0x68>)
 8001adc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ade:	f003 0304 	and.w	r3, r3, #4
 8001ae2:	60bb      	str	r3, [r7, #8]
 8001ae4:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PC7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = SR_Enable_Pin;
 8001ae6:	2380      	movs	r3, #128	@ 0x80
 8001ae8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aea:	2302      	movs	r3, #2
 8001aec:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aee:	2300      	movs	r3, #0
 8001af0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001af2:	2300      	movs	r3, #0
 8001af4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001af6:	2302      	movs	r3, #2
 8001af8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(SR_Enable_GPIO_Port, &GPIO_InitStruct);
 8001afa:	f107 030c 	add.w	r3, r7, #12
 8001afe:	4619      	mov	r1, r3
 8001b00:	4805      	ldr	r0, [pc, #20]	@ (8001b18 <HAL_TIM_MspPostInit+0x6c>)
 8001b02:	f002 f923 	bl	8003d4c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001b06:	bf00      	nop
 8001b08:	3720      	adds	r7, #32
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	bd80      	pop	{r7, pc}
 8001b0e:	bf00      	nop
 8001b10:	40000400 	.word	0x40000400
 8001b14:	40021000 	.word	0x40021000
 8001b18:	48000800 	.word	0x48000800

08001b1c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001b20:	4b14      	ldr	r3, [pc, #80]	@ (8001b74 <MX_USART2_UART_Init+0x58>)
 8001b22:	4a15      	ldr	r2, [pc, #84]	@ (8001b78 <MX_USART2_UART_Init+0x5c>)
 8001b24:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001b26:	4b13      	ldr	r3, [pc, #76]	@ (8001b74 <MX_USART2_UART_Init+0x58>)
 8001b28:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001b2c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001b2e:	4b11      	ldr	r3, [pc, #68]	@ (8001b74 <MX_USART2_UART_Init+0x58>)
 8001b30:	2200      	movs	r2, #0
 8001b32:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001b34:	4b0f      	ldr	r3, [pc, #60]	@ (8001b74 <MX_USART2_UART_Init+0x58>)
 8001b36:	2200      	movs	r2, #0
 8001b38:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001b3a:	4b0e      	ldr	r3, [pc, #56]	@ (8001b74 <MX_USART2_UART_Init+0x58>)
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001b40:	4b0c      	ldr	r3, [pc, #48]	@ (8001b74 <MX_USART2_UART_Init+0x58>)
 8001b42:	220c      	movs	r2, #12
 8001b44:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b46:	4b0b      	ldr	r3, [pc, #44]	@ (8001b74 <MX_USART2_UART_Init+0x58>)
 8001b48:	2200      	movs	r2, #0
 8001b4a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b4c:	4b09      	ldr	r3, [pc, #36]	@ (8001b74 <MX_USART2_UART_Init+0x58>)
 8001b4e:	2200      	movs	r2, #0
 8001b50:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001b52:	4b08      	ldr	r3, [pc, #32]	@ (8001b74 <MX_USART2_UART_Init+0x58>)
 8001b54:	2200      	movs	r2, #0
 8001b56:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001b58:	4b06      	ldr	r3, [pc, #24]	@ (8001b74 <MX_USART2_UART_Init+0x58>)
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001b5e:	4805      	ldr	r0, [pc, #20]	@ (8001b74 <MX_USART2_UART_Init+0x58>)
 8001b60:	f005 fa5a 	bl	8007018 <HAL_UART_Init>
 8001b64:	4603      	mov	r3, r0
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d001      	beq.n	8001b6e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001b6a:	f7ff fd25 	bl	80015b8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001b6e:	bf00      	nop
 8001b70:	bd80      	pop	{r7, pc}
 8001b72:	bf00      	nop
 8001b74:	20000294 	.word	0x20000294
 8001b78:	40004400 	.word	0x40004400

08001b7c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b0ac      	sub	sp, #176	@ 0xb0
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b84:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001b88:	2200      	movs	r2, #0
 8001b8a:	601a      	str	r2, [r3, #0]
 8001b8c:	605a      	str	r2, [r3, #4]
 8001b8e:	609a      	str	r2, [r3, #8]
 8001b90:	60da      	str	r2, [r3, #12]
 8001b92:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001b94:	f107 0314 	add.w	r3, r7, #20
 8001b98:	2288      	movs	r2, #136	@ 0x88
 8001b9a:	2100      	movs	r1, #0
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	f008 ffe3 	bl	800ab68 <memset>
  if(uartHandle->Instance==USART2)
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	4a21      	ldr	r2, [pc, #132]	@ (8001c2c <HAL_UART_MspInit+0xb0>)
 8001ba8:	4293      	cmp	r3, r2
 8001baa:	d13b      	bne.n	8001c24 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001bac:	2302      	movs	r3, #2
 8001bae:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001bb4:	f107 0314 	add.w	r3, r7, #20
 8001bb8:	4618      	mov	r0, r3
 8001bba:	f003 f937 	bl	8004e2c <HAL_RCCEx_PeriphCLKConfig>
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d001      	beq.n	8001bc8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001bc4:	f7ff fcf8 	bl	80015b8 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001bc8:	4b19      	ldr	r3, [pc, #100]	@ (8001c30 <HAL_UART_MspInit+0xb4>)
 8001bca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bcc:	4a18      	ldr	r2, [pc, #96]	@ (8001c30 <HAL_UART_MspInit+0xb4>)
 8001bce:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001bd2:	6593      	str	r3, [r2, #88]	@ 0x58
 8001bd4:	4b16      	ldr	r3, [pc, #88]	@ (8001c30 <HAL_UART_MspInit+0xb4>)
 8001bd6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bd8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bdc:	613b      	str	r3, [r7, #16]
 8001bde:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001be0:	4b13      	ldr	r3, [pc, #76]	@ (8001c30 <HAL_UART_MspInit+0xb4>)
 8001be2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001be4:	4a12      	ldr	r2, [pc, #72]	@ (8001c30 <HAL_UART_MspInit+0xb4>)
 8001be6:	f043 0301 	orr.w	r3, r3, #1
 8001bea:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001bec:	4b10      	ldr	r3, [pc, #64]	@ (8001c30 <HAL_UART_MspInit+0xb4>)
 8001bee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bf0:	f003 0301 	and.w	r3, r3, #1
 8001bf4:	60fb      	str	r3, [r7, #12]
 8001bf6:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001bf8:	230c      	movs	r3, #12
 8001bfa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bfe:	2302      	movs	r3, #2
 8001c00:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c04:	2300      	movs	r3, #0
 8001c06:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c0a:	2303      	movs	r3, #3
 8001c0c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001c10:	2307      	movs	r3, #7
 8001c12:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c16:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001c1a:	4619      	mov	r1, r3
 8001c1c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001c20:	f002 f894 	bl	8003d4c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001c24:	bf00      	nop
 8001c26:	37b0      	adds	r7, #176	@ 0xb0
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	bd80      	pop	{r7, pc}
 8001c2c:	40004400 	.word	0x40004400
 8001c30:	40021000 	.word	0x40021000

08001c34 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001c34:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001c6c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001c38:	f7ff feac 	bl	8001994 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001c3c:	480c      	ldr	r0, [pc, #48]	@ (8001c70 <LoopForever+0x6>)
  ldr r1, =_edata
 8001c3e:	490d      	ldr	r1, [pc, #52]	@ (8001c74 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001c40:	4a0d      	ldr	r2, [pc, #52]	@ (8001c78 <LoopForever+0xe>)
  movs r3, #0
 8001c42:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c44:	e002      	b.n	8001c4c <LoopCopyDataInit>

08001c46 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c46:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c48:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c4a:	3304      	adds	r3, #4

08001c4c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c4c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c4e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c50:	d3f9      	bcc.n	8001c46 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c52:	4a0a      	ldr	r2, [pc, #40]	@ (8001c7c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001c54:	4c0a      	ldr	r4, [pc, #40]	@ (8001c80 <LoopForever+0x16>)
  movs r3, #0
 8001c56:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c58:	e001      	b.n	8001c5e <LoopFillZerobss>

08001c5a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c5a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c5c:	3204      	adds	r2, #4

08001c5e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c5e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c60:	d3fb      	bcc.n	8001c5a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001c62:	f008 ffe7 	bl	800ac34 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001c66:	f7ff fc29 	bl	80014bc <main>

08001c6a <LoopForever>:

LoopForever:
    b LoopForever
 8001c6a:	e7fe      	b.n	8001c6a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001c6c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001c70:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c74:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 8001c78:	0800b658 	.word	0x0800b658
  ldr r2, =_sbss
 8001c7c:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 8001c80:	200077f8 	.word	0x200077f8

08001c84 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001c84:	e7fe      	b.n	8001c84 <ADC1_2_IRQHandler>
	...

08001c88 <ssd1306_Reset>:
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
}

#elif defined(SSD1306_USE_SPI)

void ssd1306_Reset(void) {
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	af00      	add	r7, sp, #0
    // CS = High (not selected)
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_SET);
 8001c8c:	2201      	movs	r2, #1
 8001c8e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001c92:	480a      	ldr	r0, [pc, #40]	@ (8001cbc <ssd1306_Reset+0x34>)
 8001c94:	f002 fa1c 	bl	80040d0 <HAL_GPIO_WritePin>

    // Reset the OLED
    HAL_GPIO_WritePin(SSD1306_Reset_Port, SSD1306_Reset_Pin, GPIO_PIN_RESET);
 8001c98:	2200      	movs	r2, #0
 8001c9a:	2140      	movs	r1, #64	@ 0x40
 8001c9c:	4808      	ldr	r0, [pc, #32]	@ (8001cc0 <ssd1306_Reset+0x38>)
 8001c9e:	f002 fa17 	bl	80040d0 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8001ca2:	200a      	movs	r0, #10
 8001ca4:	f000 fb8c 	bl	80023c0 <HAL_Delay>
    HAL_GPIO_WritePin(SSD1306_Reset_Port, SSD1306_Reset_Pin, GPIO_PIN_SET);
 8001ca8:	2201      	movs	r2, #1
 8001caa:	2140      	movs	r1, #64	@ 0x40
 8001cac:	4804      	ldr	r0, [pc, #16]	@ (8001cc0 <ssd1306_Reset+0x38>)
 8001cae:	f002 fa0f 	bl	80040d0 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8001cb2:	200a      	movs	r0, #10
 8001cb4:	f000 fb84 	bl	80023c0 <HAL_Delay>
}
 8001cb8:	bf00      	nop
 8001cba:	bd80      	pop	{r7, pc}
 8001cbc:	48000800 	.word	0x48000800
 8001cc0:	48000400 	.word	0x48000400

08001cc4 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b082      	sub	sp, #8
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	4603      	mov	r3, r0
 8001ccc:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_RESET); // select OLED
 8001cce:	2200      	movs	r2, #0
 8001cd0:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001cd4:	480c      	ldr	r0, [pc, #48]	@ (8001d08 <ssd1306_WriteCommand+0x44>)
 8001cd6:	f002 f9fb 	bl	80040d0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SSD1306_DC_Port, SSD1306_DC_Pin, GPIO_PIN_RESET); // command
 8001cda:	2200      	movs	r2, #0
 8001cdc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001ce0:	4809      	ldr	r0, [pc, #36]	@ (8001d08 <ssd1306_WriteCommand+0x44>)
 8001ce2:	f002 f9f5 	bl	80040d0 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&SSD1306_SPI_PORT, (uint8_t *) &byte, 1, HAL_MAX_DELAY);
 8001ce6:	1df9      	adds	r1, r7, #7
 8001ce8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001cec:	2201      	movs	r2, #1
 8001cee:	4807      	ldr	r0, [pc, #28]	@ (8001d0c <ssd1306_WriteCommand+0x48>)
 8001cf0:	f003 fdfb 	bl	80058ea <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_SET); // un-select OLED
 8001cf4:	2201      	movs	r2, #1
 8001cf6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001cfa:	4803      	ldr	r0, [pc, #12]	@ (8001d08 <ssd1306_WriteCommand+0x44>)
 8001cfc:	f002 f9e8 	bl	80040d0 <HAL_GPIO_WritePin>
}
 8001d00:	bf00      	nop
 8001d02:	3708      	adds	r7, #8
 8001d04:	46bd      	mov	sp, r7
 8001d06:	bd80      	pop	{r7, pc}
 8001d08:	48000800 	.word	0x48000800
 8001d0c:	20000134 	.word	0x20000134

08001d10 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8001d10:	b580      	push	{r7, lr}
 8001d12:	b082      	sub	sp, #8
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]
 8001d18:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_RESET); // select OLED
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001d20:	480d      	ldr	r0, [pc, #52]	@ (8001d58 <ssd1306_WriteData+0x48>)
 8001d22:	f002 f9d5 	bl	80040d0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SSD1306_DC_Port, SSD1306_DC_Pin, GPIO_PIN_SET); // data
 8001d26:	2201      	movs	r2, #1
 8001d28:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001d2c:	480a      	ldr	r0, [pc, #40]	@ (8001d58 <ssd1306_WriteData+0x48>)
 8001d2e:	f002 f9cf 	bl	80040d0 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&SSD1306_SPI_PORT, buffer, buff_size, HAL_MAX_DELAY);
 8001d32:	683b      	ldr	r3, [r7, #0]
 8001d34:	b29a      	uxth	r2, r3
 8001d36:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001d3a:	6879      	ldr	r1, [r7, #4]
 8001d3c:	4807      	ldr	r0, [pc, #28]	@ (8001d5c <ssd1306_WriteData+0x4c>)
 8001d3e:	f003 fdd4 	bl	80058ea <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_SET); // un-select OLED
 8001d42:	2201      	movs	r2, #1
 8001d44:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001d48:	4803      	ldr	r0, [pc, #12]	@ (8001d58 <ssd1306_WriteData+0x48>)
 8001d4a:	f002 f9c1 	bl	80040d0 <HAL_GPIO_WritePin>
}
 8001d4e:	bf00      	nop
 8001d50:	3708      	adds	r7, #8
 8001d52:	46bd      	mov	sp, r7
 8001d54:	bd80      	pop	{r7, pc}
 8001d56:	bf00      	nop
 8001d58:	48000800 	.word	0x48000800
 8001d5c:	20000134 	.word	0x20000134

08001d60 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8001d60:	b580      	push	{r7, lr}
 8001d62:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8001d64:	f7ff ff90 	bl	8001c88 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8001d68:	2064      	movs	r0, #100	@ 0x64
 8001d6a:	f000 fb29 	bl	80023c0 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8001d6e:	2000      	movs	r0, #0
 8001d70:	f000 fac8 	bl	8002304 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8001d74:	2020      	movs	r0, #32
 8001d76:	f7ff ffa5 	bl	8001cc4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8001d7a:	2000      	movs	r0, #0
 8001d7c:	f7ff ffa2 	bl	8001cc4 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8001d80:	20b0      	movs	r0, #176	@ 0xb0
 8001d82:	f7ff ff9f 	bl	8001cc4 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8001d86:	20c8      	movs	r0, #200	@ 0xc8
 8001d88:	f7ff ff9c 	bl	8001cc4 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8001d8c:	2000      	movs	r0, #0
 8001d8e:	f7ff ff99 	bl	8001cc4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8001d92:	2010      	movs	r0, #16
 8001d94:	f7ff ff96 	bl	8001cc4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8001d98:	2040      	movs	r0, #64	@ 0x40
 8001d9a:	f7ff ff93 	bl	8001cc4 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8001d9e:	20ff      	movs	r0, #255	@ 0xff
 8001da0:	f000 fa9d 	bl	80022de <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8001da4:	20a1      	movs	r0, #161	@ 0xa1
 8001da6:	f7ff ff8d 	bl	8001cc4 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8001daa:	20a6      	movs	r0, #166	@ 0xa6
 8001dac:	f7ff ff8a 	bl	8001cc4 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8001db0:	20a8      	movs	r0, #168	@ 0xa8
 8001db2:	f7ff ff87 	bl	8001cc4 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8001db6:	203f      	movs	r0, #63	@ 0x3f
 8001db8:	f7ff ff84 	bl	8001cc4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8001dbc:	20a4      	movs	r0, #164	@ 0xa4
 8001dbe:	f7ff ff81 	bl	8001cc4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8001dc2:	20d3      	movs	r0, #211	@ 0xd3
 8001dc4:	f7ff ff7e 	bl	8001cc4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8001dc8:	2000      	movs	r0, #0
 8001dca:	f7ff ff7b 	bl	8001cc4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8001dce:	20d5      	movs	r0, #213	@ 0xd5
 8001dd0:	f7ff ff78 	bl	8001cc4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8001dd4:	20f0      	movs	r0, #240	@ 0xf0
 8001dd6:	f7ff ff75 	bl	8001cc4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8001dda:	20d9      	movs	r0, #217	@ 0xd9
 8001ddc:	f7ff ff72 	bl	8001cc4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8001de0:	2022      	movs	r0, #34	@ 0x22
 8001de2:	f7ff ff6f 	bl	8001cc4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8001de6:	20da      	movs	r0, #218	@ 0xda
 8001de8:	f7ff ff6c 	bl	8001cc4 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8001dec:	2012      	movs	r0, #18
 8001dee:	f7ff ff69 	bl	8001cc4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8001df2:	20db      	movs	r0, #219	@ 0xdb
 8001df4:	f7ff ff66 	bl	8001cc4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8001df8:	2020      	movs	r0, #32
 8001dfa:	f7ff ff63 	bl	8001cc4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8001dfe:	208d      	movs	r0, #141	@ 0x8d
 8001e00:	f7ff ff60 	bl	8001cc4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8001e04:	2014      	movs	r0, #20
 8001e06:	f7ff ff5d 	bl	8001cc4 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8001e0a:	2001      	movs	r0, #1
 8001e0c:	f000 fa7a 	bl	8002304 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8001e10:	2000      	movs	r0, #0
 8001e12:	f000 f80f 	bl	8001e34 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8001e16:	f000 f825 	bl	8001e64 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8001e1a:	4b05      	ldr	r3, [pc, #20]	@ (8001e30 <ssd1306_Init+0xd0>)
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8001e20:	4b03      	ldr	r3, [pc, #12]	@ (8001e30 <ssd1306_Init+0xd0>)
 8001e22:	2200      	movs	r2, #0
 8001e24:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8001e26:	4b02      	ldr	r3, [pc, #8]	@ (8001e30 <ssd1306_Init+0xd0>)
 8001e28:	2201      	movs	r2, #1
 8001e2a:	711a      	strb	r2, [r3, #4]
}
 8001e2c:	bf00      	nop
 8001e2e:	bd80      	pop	{r7, pc}
 8001e30:	2000071c 	.word	0x2000071c

08001e34 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b082      	sub	sp, #8
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	4603      	mov	r3, r0
 8001e3c:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8001e3e:	79fb      	ldrb	r3, [r7, #7]
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d101      	bne.n	8001e48 <ssd1306_Fill+0x14>
 8001e44:	2300      	movs	r3, #0
 8001e46:	e000      	b.n	8001e4a <ssd1306_Fill+0x16>
 8001e48:	23ff      	movs	r3, #255	@ 0xff
 8001e4a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001e4e:	4619      	mov	r1, r3
 8001e50:	4803      	ldr	r0, [pc, #12]	@ (8001e60 <ssd1306_Fill+0x2c>)
 8001e52:	f008 fe89 	bl	800ab68 <memset>
}
 8001e56:	bf00      	nop
 8001e58:	3708      	adds	r7, #8
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	bd80      	pop	{r7, pc}
 8001e5e:	bf00      	nop
 8001e60:	2000031c 	.word	0x2000031c

08001e64 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b082      	sub	sp, #8
 8001e68:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	71fb      	strb	r3, [r7, #7]
 8001e6e:	e016      	b.n	8001e9e <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8001e70:	79fb      	ldrb	r3, [r7, #7]
 8001e72:	3b50      	subs	r3, #80	@ 0x50
 8001e74:	b2db      	uxtb	r3, r3
 8001e76:	4618      	mov	r0, r3
 8001e78:	f7ff ff24 	bl	8001cc4 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8001e7c:	2000      	movs	r0, #0
 8001e7e:	f7ff ff21 	bl	8001cc4 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8001e82:	2010      	movs	r0, #16
 8001e84:	f7ff ff1e 	bl	8001cc4 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8001e88:	79fb      	ldrb	r3, [r7, #7]
 8001e8a:	01db      	lsls	r3, r3, #7
 8001e8c:	4a08      	ldr	r2, [pc, #32]	@ (8001eb0 <ssd1306_UpdateScreen+0x4c>)
 8001e8e:	4413      	add	r3, r2
 8001e90:	2180      	movs	r1, #128	@ 0x80
 8001e92:	4618      	mov	r0, r3
 8001e94:	f7ff ff3c 	bl	8001d10 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001e98:	79fb      	ldrb	r3, [r7, #7]
 8001e9a:	3301      	adds	r3, #1
 8001e9c:	71fb      	strb	r3, [r7, #7]
 8001e9e:	79fb      	ldrb	r3, [r7, #7]
 8001ea0:	2b07      	cmp	r3, #7
 8001ea2:	d9e5      	bls.n	8001e70 <ssd1306_UpdateScreen+0xc>
    }
}
 8001ea4:	bf00      	nop
 8001ea6:	bf00      	nop
 8001ea8:	3708      	adds	r7, #8
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bd80      	pop	{r7, pc}
 8001eae:	bf00      	nop
 8001eb0:	2000031c 	.word	0x2000031c

08001eb4 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8001eb4:	b480      	push	{r7}
 8001eb6:	b083      	sub	sp, #12
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	4603      	mov	r3, r0
 8001ebc:	71fb      	strb	r3, [r7, #7]
 8001ebe:	460b      	mov	r3, r1
 8001ec0:	71bb      	strb	r3, [r7, #6]
 8001ec2:	4613      	mov	r3, r2
 8001ec4:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8001ec6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	db3d      	blt.n	8001f4a <ssd1306_DrawPixel+0x96>
 8001ece:	79bb      	ldrb	r3, [r7, #6]
 8001ed0:	2b3f      	cmp	r3, #63	@ 0x3f
 8001ed2:	d83a      	bhi.n	8001f4a <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8001ed4:	797b      	ldrb	r3, [r7, #5]
 8001ed6:	2b01      	cmp	r3, #1
 8001ed8:	d11a      	bne.n	8001f10 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8001eda:	79fa      	ldrb	r2, [r7, #7]
 8001edc:	79bb      	ldrb	r3, [r7, #6]
 8001ede:	08db      	lsrs	r3, r3, #3
 8001ee0:	b2d8      	uxtb	r0, r3
 8001ee2:	4603      	mov	r3, r0
 8001ee4:	01db      	lsls	r3, r3, #7
 8001ee6:	4413      	add	r3, r2
 8001ee8:	4a1b      	ldr	r2, [pc, #108]	@ (8001f58 <ssd1306_DrawPixel+0xa4>)
 8001eea:	5cd3      	ldrb	r3, [r2, r3]
 8001eec:	b25a      	sxtb	r2, r3
 8001eee:	79bb      	ldrb	r3, [r7, #6]
 8001ef0:	f003 0307 	and.w	r3, r3, #7
 8001ef4:	2101      	movs	r1, #1
 8001ef6:	fa01 f303 	lsl.w	r3, r1, r3
 8001efa:	b25b      	sxtb	r3, r3
 8001efc:	4313      	orrs	r3, r2
 8001efe:	b259      	sxtb	r1, r3
 8001f00:	79fa      	ldrb	r2, [r7, #7]
 8001f02:	4603      	mov	r3, r0
 8001f04:	01db      	lsls	r3, r3, #7
 8001f06:	4413      	add	r3, r2
 8001f08:	b2c9      	uxtb	r1, r1
 8001f0a:	4a13      	ldr	r2, [pc, #76]	@ (8001f58 <ssd1306_DrawPixel+0xa4>)
 8001f0c:	54d1      	strb	r1, [r2, r3]
 8001f0e:	e01d      	b.n	8001f4c <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001f10:	79fa      	ldrb	r2, [r7, #7]
 8001f12:	79bb      	ldrb	r3, [r7, #6]
 8001f14:	08db      	lsrs	r3, r3, #3
 8001f16:	b2d8      	uxtb	r0, r3
 8001f18:	4603      	mov	r3, r0
 8001f1a:	01db      	lsls	r3, r3, #7
 8001f1c:	4413      	add	r3, r2
 8001f1e:	4a0e      	ldr	r2, [pc, #56]	@ (8001f58 <ssd1306_DrawPixel+0xa4>)
 8001f20:	5cd3      	ldrb	r3, [r2, r3]
 8001f22:	b25a      	sxtb	r2, r3
 8001f24:	79bb      	ldrb	r3, [r7, #6]
 8001f26:	f003 0307 	and.w	r3, r3, #7
 8001f2a:	2101      	movs	r1, #1
 8001f2c:	fa01 f303 	lsl.w	r3, r1, r3
 8001f30:	b25b      	sxtb	r3, r3
 8001f32:	43db      	mvns	r3, r3
 8001f34:	b25b      	sxtb	r3, r3
 8001f36:	4013      	ands	r3, r2
 8001f38:	b259      	sxtb	r1, r3
 8001f3a:	79fa      	ldrb	r2, [r7, #7]
 8001f3c:	4603      	mov	r3, r0
 8001f3e:	01db      	lsls	r3, r3, #7
 8001f40:	4413      	add	r3, r2
 8001f42:	b2c9      	uxtb	r1, r1
 8001f44:	4a04      	ldr	r2, [pc, #16]	@ (8001f58 <ssd1306_DrawPixel+0xa4>)
 8001f46:	54d1      	strb	r1, [r2, r3]
 8001f48:	e000      	b.n	8001f4c <ssd1306_DrawPixel+0x98>
        return;
 8001f4a:	bf00      	nop
    }
}
 8001f4c:	370c      	adds	r7, #12
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f54:	4770      	bx	lr
 8001f56:	bf00      	nop
 8001f58:	2000031c 	.word	0x2000031c

08001f5c <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8001f5c:	b590      	push	{r4, r7, lr}
 8001f5e:	b089      	sub	sp, #36	@ 0x24
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	4604      	mov	r4, r0
 8001f64:	4638      	mov	r0, r7
 8001f66:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8001f6a:	4623      	mov	r3, r4
 8001f6c:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8001f6e:	7bfb      	ldrb	r3, [r7, #15]
 8001f70:	2b1f      	cmp	r3, #31
 8001f72:	d902      	bls.n	8001f7a <ssd1306_WriteChar+0x1e>
 8001f74:	7bfb      	ldrb	r3, [r7, #15]
 8001f76:	2b7e      	cmp	r3, #126	@ 0x7e
 8001f78:	d901      	bls.n	8001f7e <ssd1306_WriteChar+0x22>
        return 0;
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	e079      	b.n	8002072 <ssd1306_WriteChar+0x116>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 8001f7e:	68bb      	ldr	r3, [r7, #8]
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d005      	beq.n	8001f90 <ssd1306_WriteChar+0x34>
 8001f84:	68ba      	ldr	r2, [r7, #8]
 8001f86:	7bfb      	ldrb	r3, [r7, #15]
 8001f88:	3b20      	subs	r3, #32
 8001f8a:	4413      	add	r3, r2
 8001f8c:	781b      	ldrb	r3, [r3, #0]
 8001f8e:	e000      	b.n	8001f92 <ssd1306_WriteChar+0x36>
 8001f90:	783b      	ldrb	r3, [r7, #0]
 8001f92:	75fb      	strb	r3, [r7, #23]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8001f94:	4b39      	ldr	r3, [pc, #228]	@ (800207c <ssd1306_WriteChar+0x120>)
 8001f96:	881b      	ldrh	r3, [r3, #0]
 8001f98:	461a      	mov	r2, r3
 8001f9a:	7dfb      	ldrb	r3, [r7, #23]
 8001f9c:	4413      	add	r3, r2
 8001f9e:	2b80      	cmp	r3, #128	@ 0x80
 8001fa0:	dc06      	bgt.n	8001fb0 <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 8001fa2:	4b36      	ldr	r3, [pc, #216]	@ (800207c <ssd1306_WriteChar+0x120>)
 8001fa4:	885b      	ldrh	r3, [r3, #2]
 8001fa6:	461a      	mov	r2, r3
 8001fa8:	787b      	ldrb	r3, [r7, #1]
 8001faa:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8001fac:	2b40      	cmp	r3, #64	@ 0x40
 8001fae:	dd01      	ble.n	8001fb4 <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	e05e      	b.n	8002072 <ssd1306_WriteChar+0x116>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	61fb      	str	r3, [r7, #28]
 8001fb8:	e04d      	b.n	8002056 <ssd1306_WriteChar+0xfa>
        b = Font.data[(ch - 32) * Font.height + i];
 8001fba:	687a      	ldr	r2, [r7, #4]
 8001fbc:	7bfb      	ldrb	r3, [r7, #15]
 8001fbe:	3b20      	subs	r3, #32
 8001fc0:	7879      	ldrb	r1, [r7, #1]
 8001fc2:	fb01 f303 	mul.w	r3, r1, r3
 8001fc6:	4619      	mov	r1, r3
 8001fc8:	69fb      	ldr	r3, [r7, #28]
 8001fca:	440b      	add	r3, r1
 8001fcc:	005b      	lsls	r3, r3, #1
 8001fce:	4413      	add	r3, r2
 8001fd0:	881b      	ldrh	r3, [r3, #0]
 8001fd2:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	61bb      	str	r3, [r7, #24]
 8001fd8:	e036      	b.n	8002048 <ssd1306_WriteChar+0xec>
            if((b << j) & 0x8000)  {
 8001fda:	693a      	ldr	r2, [r7, #16]
 8001fdc:	69bb      	ldr	r3, [r7, #24]
 8001fde:	fa02 f303 	lsl.w	r3, r2, r3
 8001fe2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d013      	beq.n	8002012 <ssd1306_WriteChar+0xb6>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8001fea:	4b24      	ldr	r3, [pc, #144]	@ (800207c <ssd1306_WriteChar+0x120>)
 8001fec:	881b      	ldrh	r3, [r3, #0]
 8001fee:	b2da      	uxtb	r2, r3
 8001ff0:	69bb      	ldr	r3, [r7, #24]
 8001ff2:	b2db      	uxtb	r3, r3
 8001ff4:	4413      	add	r3, r2
 8001ff6:	b2d8      	uxtb	r0, r3
 8001ff8:	4b20      	ldr	r3, [pc, #128]	@ (800207c <ssd1306_WriteChar+0x120>)
 8001ffa:	885b      	ldrh	r3, [r3, #2]
 8001ffc:	b2da      	uxtb	r2, r3
 8001ffe:	69fb      	ldr	r3, [r7, #28]
 8002000:	b2db      	uxtb	r3, r3
 8002002:	4413      	add	r3, r2
 8002004:	b2db      	uxtb	r3, r3
 8002006:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 800200a:	4619      	mov	r1, r3
 800200c:	f7ff ff52 	bl	8001eb4 <ssd1306_DrawPixel>
 8002010:	e017      	b.n	8002042 <ssd1306_WriteChar+0xe6>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8002012:	4b1a      	ldr	r3, [pc, #104]	@ (800207c <ssd1306_WriteChar+0x120>)
 8002014:	881b      	ldrh	r3, [r3, #0]
 8002016:	b2da      	uxtb	r2, r3
 8002018:	69bb      	ldr	r3, [r7, #24]
 800201a:	b2db      	uxtb	r3, r3
 800201c:	4413      	add	r3, r2
 800201e:	b2d8      	uxtb	r0, r3
 8002020:	4b16      	ldr	r3, [pc, #88]	@ (800207c <ssd1306_WriteChar+0x120>)
 8002022:	885b      	ldrh	r3, [r3, #2]
 8002024:	b2da      	uxtb	r2, r3
 8002026:	69fb      	ldr	r3, [r7, #28]
 8002028:	b2db      	uxtb	r3, r3
 800202a:	4413      	add	r3, r2
 800202c:	b2d9      	uxtb	r1, r3
 800202e:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8002032:	2b00      	cmp	r3, #0
 8002034:	bf0c      	ite	eq
 8002036:	2301      	moveq	r3, #1
 8002038:	2300      	movne	r3, #0
 800203a:	b2db      	uxtb	r3, r3
 800203c:	461a      	mov	r2, r3
 800203e:	f7ff ff39 	bl	8001eb4 <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 8002042:	69bb      	ldr	r3, [r7, #24]
 8002044:	3301      	adds	r3, #1
 8002046:	61bb      	str	r3, [r7, #24]
 8002048:	7dfb      	ldrb	r3, [r7, #23]
 800204a:	69ba      	ldr	r2, [r7, #24]
 800204c:	429a      	cmp	r2, r3
 800204e:	d3c4      	bcc.n	8001fda <ssd1306_WriteChar+0x7e>
    for(i = 0; i < Font.height; i++) {
 8002050:	69fb      	ldr	r3, [r7, #28]
 8002052:	3301      	adds	r3, #1
 8002054:	61fb      	str	r3, [r7, #28]
 8002056:	787b      	ldrb	r3, [r7, #1]
 8002058:	461a      	mov	r2, r3
 800205a:	69fb      	ldr	r3, [r7, #28]
 800205c:	4293      	cmp	r3, r2
 800205e:	d3ac      	bcc.n	8001fba <ssd1306_WriteChar+0x5e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 8002060:	4b06      	ldr	r3, [pc, #24]	@ (800207c <ssd1306_WriteChar+0x120>)
 8002062:	881a      	ldrh	r2, [r3, #0]
 8002064:	7dfb      	ldrb	r3, [r7, #23]
 8002066:	b29b      	uxth	r3, r3
 8002068:	4413      	add	r3, r2
 800206a:	b29a      	uxth	r2, r3
 800206c:	4b03      	ldr	r3, [pc, #12]	@ (800207c <ssd1306_WriteChar+0x120>)
 800206e:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8002070:	7bfb      	ldrb	r3, [r7, #15]
}
 8002072:	4618      	mov	r0, r3
 8002074:	3724      	adds	r7, #36	@ 0x24
 8002076:	46bd      	mov	sp, r7
 8002078:	bd90      	pop	{r4, r7, pc}
 800207a:	bf00      	nop
 800207c:	2000071c 	.word	0x2000071c

08002080 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8002080:	b580      	push	{r7, lr}
 8002082:	b086      	sub	sp, #24
 8002084:	af02      	add	r7, sp, #8
 8002086:	60f8      	str	r0, [r7, #12]
 8002088:	4638      	mov	r0, r7
 800208a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 800208e:	e013      	b.n	80020b8 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	7818      	ldrb	r0, [r3, #0]
 8002094:	7e3b      	ldrb	r3, [r7, #24]
 8002096:	9300      	str	r3, [sp, #0]
 8002098:	463b      	mov	r3, r7
 800209a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800209c:	f7ff ff5e 	bl	8001f5c <ssd1306_WriteChar>
 80020a0:	4603      	mov	r3, r0
 80020a2:	461a      	mov	r2, r3
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	781b      	ldrb	r3, [r3, #0]
 80020a8:	429a      	cmp	r2, r3
 80020aa:	d002      	beq.n	80020b2 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	781b      	ldrb	r3, [r3, #0]
 80020b0:	e008      	b.n	80020c4 <ssd1306_WriteString+0x44>
        }
        str++;
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	3301      	adds	r3, #1
 80020b6:	60fb      	str	r3, [r7, #12]
    while (*str) {
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	781b      	ldrb	r3, [r3, #0]
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d1e7      	bne.n	8002090 <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	781b      	ldrb	r3, [r3, #0]
}
 80020c4:	4618      	mov	r0, r3
 80020c6:	3710      	adds	r7, #16
 80020c8:	46bd      	mov	sp, r7
 80020ca:	bd80      	pop	{r7, pc}

080020cc <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 80020cc:	b480      	push	{r7}
 80020ce:	b083      	sub	sp, #12
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	4603      	mov	r3, r0
 80020d4:	460a      	mov	r2, r1
 80020d6:	71fb      	strb	r3, [r7, #7]
 80020d8:	4613      	mov	r3, r2
 80020da:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 80020dc:	79fb      	ldrb	r3, [r7, #7]
 80020de:	b29a      	uxth	r2, r3
 80020e0:	4b05      	ldr	r3, [pc, #20]	@ (80020f8 <ssd1306_SetCursor+0x2c>)
 80020e2:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 80020e4:	79bb      	ldrb	r3, [r7, #6]
 80020e6:	b29a      	uxth	r2, r3
 80020e8:	4b03      	ldr	r3, [pc, #12]	@ (80020f8 <ssd1306_SetCursor+0x2c>)
 80020ea:	805a      	strh	r2, [r3, #2]
}
 80020ec:	bf00      	nop
 80020ee:	370c      	adds	r7, #12
 80020f0:	46bd      	mov	sp, r7
 80020f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f6:	4770      	bx	lr
 80020f8:	2000071c 	.word	0x2000071c

080020fc <ssd1306_Line>:

/* Draw line by Bresenhem's algorithm */
void ssd1306_Line(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 80020fc:	b590      	push	{r4, r7, lr}
 80020fe:	b089      	sub	sp, #36	@ 0x24
 8002100:	af00      	add	r7, sp, #0
 8002102:	4604      	mov	r4, r0
 8002104:	4608      	mov	r0, r1
 8002106:	4611      	mov	r1, r2
 8002108:	461a      	mov	r2, r3
 800210a:	4623      	mov	r3, r4
 800210c:	71fb      	strb	r3, [r7, #7]
 800210e:	4603      	mov	r3, r0
 8002110:	71bb      	strb	r3, [r7, #6]
 8002112:	460b      	mov	r3, r1
 8002114:	717b      	strb	r3, [r7, #5]
 8002116:	4613      	mov	r3, r2
 8002118:	713b      	strb	r3, [r7, #4]
    int32_t deltaX = abs(x2 - x1);
 800211a:	797a      	ldrb	r2, [r7, #5]
 800211c:	79fb      	ldrb	r3, [r7, #7]
 800211e:	1ad3      	subs	r3, r2, r3
 8002120:	2b00      	cmp	r3, #0
 8002122:	bfb8      	it	lt
 8002124:	425b      	neglt	r3, r3
 8002126:	61bb      	str	r3, [r7, #24]
    int32_t deltaY = abs(y2 - y1);
 8002128:	793a      	ldrb	r2, [r7, #4]
 800212a:	79bb      	ldrb	r3, [r7, #6]
 800212c:	1ad3      	subs	r3, r2, r3
 800212e:	2b00      	cmp	r3, #0
 8002130:	bfb8      	it	lt
 8002132:	425b      	neglt	r3, r3
 8002134:	617b      	str	r3, [r7, #20]
    int32_t signX = ((x1 < x2) ? 1 : -1);
 8002136:	79fa      	ldrb	r2, [r7, #7]
 8002138:	797b      	ldrb	r3, [r7, #5]
 800213a:	429a      	cmp	r2, r3
 800213c:	d201      	bcs.n	8002142 <ssd1306_Line+0x46>
 800213e:	2301      	movs	r3, #1
 8002140:	e001      	b.n	8002146 <ssd1306_Line+0x4a>
 8002142:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002146:	613b      	str	r3, [r7, #16]
    int32_t signY = ((y1 < y2) ? 1 : -1);
 8002148:	79ba      	ldrb	r2, [r7, #6]
 800214a:	793b      	ldrb	r3, [r7, #4]
 800214c:	429a      	cmp	r2, r3
 800214e:	d201      	bcs.n	8002154 <ssd1306_Line+0x58>
 8002150:	2301      	movs	r3, #1
 8002152:	e001      	b.n	8002158 <ssd1306_Line+0x5c>
 8002154:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002158:	60fb      	str	r3, [r7, #12]
    int32_t error = deltaX - deltaY;
 800215a:	69ba      	ldr	r2, [r7, #24]
 800215c:	697b      	ldr	r3, [r7, #20]
 800215e:	1ad3      	subs	r3, r2, r3
 8002160:	61fb      	str	r3, [r7, #28]
    int32_t error2;
    
    ssd1306_DrawPixel(x2, y2, color);
 8002162:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8002166:	7939      	ldrb	r1, [r7, #4]
 8002168:	797b      	ldrb	r3, [r7, #5]
 800216a:	4618      	mov	r0, r3
 800216c:	f7ff fea2 	bl	8001eb4 <ssd1306_DrawPixel>

    while((x1 != x2) || (y1 != y2)) {
 8002170:	e024      	b.n	80021bc <ssd1306_Line+0xc0>
        ssd1306_DrawPixel(x1, y1, color);
 8002172:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8002176:	79b9      	ldrb	r1, [r7, #6]
 8002178:	79fb      	ldrb	r3, [r7, #7]
 800217a:	4618      	mov	r0, r3
 800217c:	f7ff fe9a 	bl	8001eb4 <ssd1306_DrawPixel>
        error2 = error * 2;
 8002180:	69fb      	ldr	r3, [r7, #28]
 8002182:	005b      	lsls	r3, r3, #1
 8002184:	60bb      	str	r3, [r7, #8]
        if(error2 > -deltaY) {
 8002186:	697b      	ldr	r3, [r7, #20]
 8002188:	425b      	negs	r3, r3
 800218a:	68ba      	ldr	r2, [r7, #8]
 800218c:	429a      	cmp	r2, r3
 800218e:	dd08      	ble.n	80021a2 <ssd1306_Line+0xa6>
            error -= deltaY;
 8002190:	69fa      	ldr	r2, [r7, #28]
 8002192:	697b      	ldr	r3, [r7, #20]
 8002194:	1ad3      	subs	r3, r2, r3
 8002196:	61fb      	str	r3, [r7, #28]
            x1 += signX;
 8002198:	693b      	ldr	r3, [r7, #16]
 800219a:	b2da      	uxtb	r2, r3
 800219c:	79fb      	ldrb	r3, [r7, #7]
 800219e:	4413      	add	r3, r2
 80021a0:	71fb      	strb	r3, [r7, #7]
        }
        
        if(error2 < deltaX) {
 80021a2:	68ba      	ldr	r2, [r7, #8]
 80021a4:	69bb      	ldr	r3, [r7, #24]
 80021a6:	429a      	cmp	r2, r3
 80021a8:	da08      	bge.n	80021bc <ssd1306_Line+0xc0>
            error += deltaX;
 80021aa:	69fa      	ldr	r2, [r7, #28]
 80021ac:	69bb      	ldr	r3, [r7, #24]
 80021ae:	4413      	add	r3, r2
 80021b0:	61fb      	str	r3, [r7, #28]
            y1 += signY;
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	b2da      	uxtb	r2, r3
 80021b6:	79bb      	ldrb	r3, [r7, #6]
 80021b8:	4413      	add	r3, r2
 80021ba:	71bb      	strb	r3, [r7, #6]
    while((x1 != x2) || (y1 != y2)) {
 80021bc:	79fa      	ldrb	r2, [r7, #7]
 80021be:	797b      	ldrb	r3, [r7, #5]
 80021c0:	429a      	cmp	r2, r3
 80021c2:	d1d6      	bne.n	8002172 <ssd1306_Line+0x76>
 80021c4:	79ba      	ldrb	r2, [r7, #6]
 80021c6:	793b      	ldrb	r3, [r7, #4]
 80021c8:	429a      	cmp	r2, r3
 80021ca:	d1d2      	bne.n	8002172 <ssd1306_Line+0x76>
        }
    }
    return;
 80021cc:	bf00      	nop
}
 80021ce:	3724      	adds	r7, #36	@ 0x24
 80021d0:	46bd      	mov	sp, r7
 80021d2:	bd90      	pop	{r4, r7, pc}

080021d4 <ssd1306_DrawRectangle>:

    return;
}

/* Draw a rectangle */
void ssd1306_DrawRectangle(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 80021d4:	b590      	push	{r4, r7, lr}
 80021d6:	b085      	sub	sp, #20
 80021d8:	af02      	add	r7, sp, #8
 80021da:	4604      	mov	r4, r0
 80021dc:	4608      	mov	r0, r1
 80021de:	4611      	mov	r1, r2
 80021e0:	461a      	mov	r2, r3
 80021e2:	4623      	mov	r3, r4
 80021e4:	71fb      	strb	r3, [r7, #7]
 80021e6:	4603      	mov	r3, r0
 80021e8:	71bb      	strb	r3, [r7, #6]
 80021ea:	460b      	mov	r3, r1
 80021ec:	717b      	strb	r3, [r7, #5]
 80021ee:	4613      	mov	r3, r2
 80021f0:	713b      	strb	r3, [r7, #4]
    ssd1306_Line(x1,y1,x2,y1,color);
 80021f2:	79bc      	ldrb	r4, [r7, #6]
 80021f4:	797a      	ldrb	r2, [r7, #5]
 80021f6:	79b9      	ldrb	r1, [r7, #6]
 80021f8:	79f8      	ldrb	r0, [r7, #7]
 80021fa:	7e3b      	ldrb	r3, [r7, #24]
 80021fc:	9300      	str	r3, [sp, #0]
 80021fe:	4623      	mov	r3, r4
 8002200:	f7ff ff7c 	bl	80020fc <ssd1306_Line>
    ssd1306_Line(x2,y1,x2,y2,color);
 8002204:	793c      	ldrb	r4, [r7, #4]
 8002206:	797a      	ldrb	r2, [r7, #5]
 8002208:	79b9      	ldrb	r1, [r7, #6]
 800220a:	7978      	ldrb	r0, [r7, #5]
 800220c:	7e3b      	ldrb	r3, [r7, #24]
 800220e:	9300      	str	r3, [sp, #0]
 8002210:	4623      	mov	r3, r4
 8002212:	f7ff ff73 	bl	80020fc <ssd1306_Line>
    ssd1306_Line(x2,y2,x1,y2,color);
 8002216:	793c      	ldrb	r4, [r7, #4]
 8002218:	79fa      	ldrb	r2, [r7, #7]
 800221a:	7939      	ldrb	r1, [r7, #4]
 800221c:	7978      	ldrb	r0, [r7, #5]
 800221e:	7e3b      	ldrb	r3, [r7, #24]
 8002220:	9300      	str	r3, [sp, #0]
 8002222:	4623      	mov	r3, r4
 8002224:	f7ff ff6a 	bl	80020fc <ssd1306_Line>
    ssd1306_Line(x1,y2,x1,y1,color);
 8002228:	79bc      	ldrb	r4, [r7, #6]
 800222a:	79fa      	ldrb	r2, [r7, #7]
 800222c:	7939      	ldrb	r1, [r7, #4]
 800222e:	79f8      	ldrb	r0, [r7, #7]
 8002230:	7e3b      	ldrb	r3, [r7, #24]
 8002232:	9300      	str	r3, [sp, #0]
 8002234:	4623      	mov	r3, r4
 8002236:	f7ff ff61 	bl	80020fc <ssd1306_Line>

    return;
 800223a:	bf00      	nop
}
 800223c:	370c      	adds	r7, #12
 800223e:	46bd      	mov	sp, r7
 8002240:	bd90      	pop	{r4, r7, pc}

08002242 <ssd1306_FillRectangle>:

/* Draw a filled rectangle */
void ssd1306_FillRectangle(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8002242:	b590      	push	{r4, r7, lr}
 8002244:	b085      	sub	sp, #20
 8002246:	af00      	add	r7, sp, #0
 8002248:	4604      	mov	r4, r0
 800224a:	4608      	mov	r0, r1
 800224c:	4611      	mov	r1, r2
 800224e:	461a      	mov	r2, r3
 8002250:	4623      	mov	r3, r4
 8002252:	71fb      	strb	r3, [r7, #7]
 8002254:	4603      	mov	r3, r0
 8002256:	71bb      	strb	r3, [r7, #6]
 8002258:	460b      	mov	r3, r1
 800225a:	717b      	strb	r3, [r7, #5]
 800225c:	4613      	mov	r3, r2
 800225e:	713b      	strb	r3, [r7, #4]
    uint8_t x_start = ((x1<=x2) ? x1 : x2);
 8002260:	79fa      	ldrb	r2, [r7, #7]
 8002262:	797b      	ldrb	r3, [r7, #5]
 8002264:	4293      	cmp	r3, r2
 8002266:	bf28      	it	cs
 8002268:	4613      	movcs	r3, r2
 800226a:	737b      	strb	r3, [r7, #13]
    uint8_t x_end   = ((x1<=x2) ? x2 : x1);
 800226c:	797a      	ldrb	r2, [r7, #5]
 800226e:	79fb      	ldrb	r3, [r7, #7]
 8002270:	4293      	cmp	r3, r2
 8002272:	bf38      	it	cc
 8002274:	4613      	movcc	r3, r2
 8002276:	733b      	strb	r3, [r7, #12]
    uint8_t y_start = ((y1<=y2) ? y1 : y2);
 8002278:	79ba      	ldrb	r2, [r7, #6]
 800227a:	793b      	ldrb	r3, [r7, #4]
 800227c:	4293      	cmp	r3, r2
 800227e:	bf28      	it	cs
 8002280:	4613      	movcs	r3, r2
 8002282:	72fb      	strb	r3, [r7, #11]
    uint8_t y_end   = ((y1<=y2) ? y2 : y1);
 8002284:	793a      	ldrb	r2, [r7, #4]
 8002286:	79bb      	ldrb	r3, [r7, #6]
 8002288:	4293      	cmp	r3, r2
 800228a:	bf38      	it	cc
 800228c:	4613      	movcc	r3, r2
 800228e:	72bb      	strb	r3, [r7, #10]

    for (uint8_t y= y_start; (y<= y_end)&&(y<SSD1306_HEIGHT); y++) {
 8002290:	7afb      	ldrb	r3, [r7, #11]
 8002292:	73fb      	strb	r3, [r7, #15]
 8002294:	e017      	b.n	80022c6 <ssd1306_FillRectangle+0x84>
        for (uint8_t x= x_start; (x<= x_end)&&(x<SSD1306_WIDTH); x++) {
 8002296:	7b7b      	ldrb	r3, [r7, #13]
 8002298:	73bb      	strb	r3, [r7, #14]
 800229a:	e009      	b.n	80022b0 <ssd1306_FillRectangle+0x6e>
            ssd1306_DrawPixel(x, y, color);
 800229c:	f897 2020 	ldrb.w	r2, [r7, #32]
 80022a0:	7bf9      	ldrb	r1, [r7, #15]
 80022a2:	7bbb      	ldrb	r3, [r7, #14]
 80022a4:	4618      	mov	r0, r3
 80022a6:	f7ff fe05 	bl	8001eb4 <ssd1306_DrawPixel>
        for (uint8_t x= x_start; (x<= x_end)&&(x<SSD1306_WIDTH); x++) {
 80022aa:	7bbb      	ldrb	r3, [r7, #14]
 80022ac:	3301      	adds	r3, #1
 80022ae:	73bb      	strb	r3, [r7, #14]
 80022b0:	7bba      	ldrb	r2, [r7, #14]
 80022b2:	7b3b      	ldrb	r3, [r7, #12]
 80022b4:	429a      	cmp	r2, r3
 80022b6:	d803      	bhi.n	80022c0 <ssd1306_FillRectangle+0x7e>
 80022b8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80022bc:	2b00      	cmp	r3, #0
 80022be:	daed      	bge.n	800229c <ssd1306_FillRectangle+0x5a>
    for (uint8_t y= y_start; (y<= y_end)&&(y<SSD1306_HEIGHT); y++) {
 80022c0:	7bfb      	ldrb	r3, [r7, #15]
 80022c2:	3301      	adds	r3, #1
 80022c4:	73fb      	strb	r3, [r7, #15]
 80022c6:	7bfa      	ldrb	r2, [r7, #15]
 80022c8:	7abb      	ldrb	r3, [r7, #10]
 80022ca:	429a      	cmp	r2, r3
 80022cc:	d803      	bhi.n	80022d6 <ssd1306_FillRectangle+0x94>
 80022ce:	7bfb      	ldrb	r3, [r7, #15]
 80022d0:	2b3f      	cmp	r3, #63	@ 0x3f
 80022d2:	d9e0      	bls.n	8002296 <ssd1306_FillRectangle+0x54>
        }
    }
    return;
 80022d4:	bf00      	nop
 80022d6:	bf00      	nop
}
 80022d8:	3714      	adds	r7, #20
 80022da:	46bd      	mov	sp, r7
 80022dc:	bd90      	pop	{r4, r7, pc}

080022de <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 80022de:	b580      	push	{r7, lr}
 80022e0:	b084      	sub	sp, #16
 80022e2:	af00      	add	r7, sp, #0
 80022e4:	4603      	mov	r3, r0
 80022e6:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 80022e8:	2381      	movs	r3, #129	@ 0x81
 80022ea:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 80022ec:	7bfb      	ldrb	r3, [r7, #15]
 80022ee:	4618      	mov	r0, r3
 80022f0:	f7ff fce8 	bl	8001cc4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 80022f4:	79fb      	ldrb	r3, [r7, #7]
 80022f6:	4618      	mov	r0, r3
 80022f8:	f7ff fce4 	bl	8001cc4 <ssd1306_WriteCommand>
}
 80022fc:	bf00      	nop
 80022fe:	3710      	adds	r7, #16
 8002300:	46bd      	mov	sp, r7
 8002302:	bd80      	pop	{r7, pc}

08002304 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8002304:	b580      	push	{r7, lr}
 8002306:	b084      	sub	sp, #16
 8002308:	af00      	add	r7, sp, #0
 800230a:	4603      	mov	r3, r0
 800230c:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 800230e:	79fb      	ldrb	r3, [r7, #7]
 8002310:	2b00      	cmp	r3, #0
 8002312:	d005      	beq.n	8002320 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8002314:	23af      	movs	r3, #175	@ 0xaf
 8002316:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8002318:	4b08      	ldr	r3, [pc, #32]	@ (800233c <ssd1306_SetDisplayOn+0x38>)
 800231a:	2201      	movs	r2, #1
 800231c:	715a      	strb	r2, [r3, #5]
 800231e:	e004      	b.n	800232a <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8002320:	23ae      	movs	r3, #174	@ 0xae
 8002322:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8002324:	4b05      	ldr	r3, [pc, #20]	@ (800233c <ssd1306_SetDisplayOn+0x38>)
 8002326:	2200      	movs	r2, #0
 8002328:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 800232a:	7bfb      	ldrb	r3, [r7, #15]
 800232c:	4618      	mov	r0, r3
 800232e:	f7ff fcc9 	bl	8001cc4 <ssd1306_WriteCommand>
}
 8002332:	bf00      	nop
 8002334:	3710      	adds	r7, #16
 8002336:	46bd      	mov	sp, r7
 8002338:	bd80      	pop	{r7, pc}
 800233a:	bf00      	nop
 800233c:	2000071c 	.word	0x2000071c

08002340 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	b082      	sub	sp, #8
 8002344:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002346:	2300      	movs	r3, #0
 8002348:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800234a:	4b0c      	ldr	r3, [pc, #48]	@ (800237c <HAL_Init+0x3c>)
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	4a0b      	ldr	r2, [pc, #44]	@ (800237c <HAL_Init+0x3c>)
 8002350:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002354:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002356:	2003      	movs	r0, #3
 8002358:	f001 fcc3 	bl	8003ce2 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800235c:	200f      	movs	r0, #15
 800235e:	f7ff fa85 	bl	800186c <HAL_InitTick>
 8002362:	4603      	mov	r3, r0
 8002364:	2b00      	cmp	r3, #0
 8002366:	d002      	beq.n	800236e <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8002368:	2301      	movs	r3, #1
 800236a:	71fb      	strb	r3, [r7, #7]
 800236c:	e001      	b.n	8002372 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800236e:	f7ff fa55 	bl	800181c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002372:	79fb      	ldrb	r3, [r7, #7]
}
 8002374:	4618      	mov	r0, r3
 8002376:	3708      	adds	r7, #8
 8002378:	46bd      	mov	sp, r7
 800237a:	bd80      	pop	{r7, pc}
 800237c:	40022000 	.word	0x40022000

08002380 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002380:	b480      	push	{r7}
 8002382:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002384:	4b06      	ldr	r3, [pc, #24]	@ (80023a0 <HAL_IncTick+0x20>)
 8002386:	781b      	ldrb	r3, [r3, #0]
 8002388:	461a      	mov	r2, r3
 800238a:	4b06      	ldr	r3, [pc, #24]	@ (80023a4 <HAL_IncTick+0x24>)
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	4413      	add	r3, r2
 8002390:	4a04      	ldr	r2, [pc, #16]	@ (80023a4 <HAL_IncTick+0x24>)
 8002392:	6013      	str	r3, [r2, #0]
}
 8002394:	bf00      	nop
 8002396:	46bd      	mov	sp, r7
 8002398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239c:	4770      	bx	lr
 800239e:	bf00      	nop
 80023a0:	2000000c 	.word	0x2000000c
 80023a4:	20000724 	.word	0x20000724

080023a8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80023a8:	b480      	push	{r7}
 80023aa:	af00      	add	r7, sp, #0
  return uwTick;
 80023ac:	4b03      	ldr	r3, [pc, #12]	@ (80023bc <HAL_GetTick+0x14>)
 80023ae:	681b      	ldr	r3, [r3, #0]
}
 80023b0:	4618      	mov	r0, r3
 80023b2:	46bd      	mov	sp, r7
 80023b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b8:	4770      	bx	lr
 80023ba:	bf00      	nop
 80023bc:	20000724 	.word	0x20000724

080023c0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b084      	sub	sp, #16
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80023c8:	f7ff ffee 	bl	80023a8 <HAL_GetTick>
 80023cc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80023d8:	d005      	beq.n	80023e6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80023da:	4b0a      	ldr	r3, [pc, #40]	@ (8002404 <HAL_Delay+0x44>)
 80023dc:	781b      	ldrb	r3, [r3, #0]
 80023de:	461a      	mov	r2, r3
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	4413      	add	r3, r2
 80023e4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80023e6:	bf00      	nop
 80023e8:	f7ff ffde 	bl	80023a8 <HAL_GetTick>
 80023ec:	4602      	mov	r2, r0
 80023ee:	68bb      	ldr	r3, [r7, #8]
 80023f0:	1ad3      	subs	r3, r2, r3
 80023f2:	68fa      	ldr	r2, [r7, #12]
 80023f4:	429a      	cmp	r2, r3
 80023f6:	d8f7      	bhi.n	80023e8 <HAL_Delay+0x28>
  {
  }
}
 80023f8:	bf00      	nop
 80023fa:	bf00      	nop
 80023fc:	3710      	adds	r7, #16
 80023fe:	46bd      	mov	sp, r7
 8002400:	bd80      	pop	{r7, pc}
 8002402:	bf00      	nop
 8002404:	2000000c 	.word	0x2000000c

08002408 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002408:	b480      	push	{r7}
 800240a:	b083      	sub	sp, #12
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
 8002410:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	689b      	ldr	r3, [r3, #8]
 8002416:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800241a:	683b      	ldr	r3, [r7, #0]
 800241c:	431a      	orrs	r2, r3
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	609a      	str	r2, [r3, #8]
}
 8002422:	bf00      	nop
 8002424:	370c      	adds	r7, #12
 8002426:	46bd      	mov	sp, r7
 8002428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242c:	4770      	bx	lr

0800242e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800242e:	b480      	push	{r7}
 8002430:	b083      	sub	sp, #12
 8002432:	af00      	add	r7, sp, #0
 8002434:	6078      	str	r0, [r7, #4]
 8002436:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	689b      	ldr	r3, [r3, #8]
 800243c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002440:	683b      	ldr	r3, [r7, #0]
 8002442:	431a      	orrs	r2, r3
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	609a      	str	r2, [r3, #8]
}
 8002448:	bf00      	nop
 800244a:	370c      	adds	r7, #12
 800244c:	46bd      	mov	sp, r7
 800244e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002452:	4770      	bx	lr

08002454 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002454:	b480      	push	{r7}
 8002456:	b083      	sub	sp, #12
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	689b      	ldr	r3, [r3, #8]
 8002460:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002464:	4618      	mov	r0, r3
 8002466:	370c      	adds	r7, #12
 8002468:	46bd      	mov	sp, r7
 800246a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246e:	4770      	bx	lr

08002470 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002470:	b480      	push	{r7}
 8002472:	b087      	sub	sp, #28
 8002474:	af00      	add	r7, sp, #0
 8002476:	60f8      	str	r0, [r7, #12]
 8002478:	60b9      	str	r1, [r7, #8]
 800247a:	607a      	str	r2, [r7, #4]
 800247c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	3360      	adds	r3, #96	@ 0x60
 8002482:	461a      	mov	r2, r3
 8002484:	68bb      	ldr	r3, [r7, #8]
 8002486:	009b      	lsls	r3, r3, #2
 8002488:	4413      	add	r3, r2
 800248a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800248c:	697b      	ldr	r3, [r7, #20]
 800248e:	681a      	ldr	r2, [r3, #0]
 8002490:	4b08      	ldr	r3, [pc, #32]	@ (80024b4 <LL_ADC_SetOffset+0x44>)
 8002492:	4013      	ands	r3, r2
 8002494:	687a      	ldr	r2, [r7, #4]
 8002496:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800249a:	683a      	ldr	r2, [r7, #0]
 800249c:	430a      	orrs	r2, r1
 800249e:	4313      	orrs	r3, r2
 80024a0:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80024a4:	697b      	ldr	r3, [r7, #20]
 80024a6:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80024a8:	bf00      	nop
 80024aa:	371c      	adds	r7, #28
 80024ac:	46bd      	mov	sp, r7
 80024ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b2:	4770      	bx	lr
 80024b4:	03fff000 	.word	0x03fff000

080024b8 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80024b8:	b480      	push	{r7}
 80024ba:	b085      	sub	sp, #20
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]
 80024c0:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	3360      	adds	r3, #96	@ 0x60
 80024c6:	461a      	mov	r2, r3
 80024c8:	683b      	ldr	r3, [r7, #0]
 80024ca:	009b      	lsls	r3, r3, #2
 80024cc:	4413      	add	r3, r2
 80024ce:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80024d8:	4618      	mov	r0, r3
 80024da:	3714      	adds	r7, #20
 80024dc:	46bd      	mov	sp, r7
 80024de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e2:	4770      	bx	lr

080024e4 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80024e4:	b480      	push	{r7}
 80024e6:	b087      	sub	sp, #28
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	60f8      	str	r0, [r7, #12]
 80024ec:	60b9      	str	r1, [r7, #8]
 80024ee:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	3360      	adds	r3, #96	@ 0x60
 80024f4:	461a      	mov	r2, r3
 80024f6:	68bb      	ldr	r3, [r7, #8]
 80024f8:	009b      	lsls	r3, r3, #2
 80024fa:	4413      	add	r3, r2
 80024fc:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80024fe:	697b      	ldr	r3, [r7, #20]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	431a      	orrs	r2, r3
 800250a:	697b      	ldr	r3, [r7, #20]
 800250c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800250e:	bf00      	nop
 8002510:	371c      	adds	r7, #28
 8002512:	46bd      	mov	sp, r7
 8002514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002518:	4770      	bx	lr

0800251a <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800251a:	b480      	push	{r7}
 800251c:	b083      	sub	sp, #12
 800251e:	af00      	add	r7, sp, #0
 8002520:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	68db      	ldr	r3, [r3, #12]
 8002526:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800252a:	2b00      	cmp	r3, #0
 800252c:	d101      	bne.n	8002532 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800252e:	2301      	movs	r3, #1
 8002530:	e000      	b.n	8002534 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002532:	2300      	movs	r3, #0
}
 8002534:	4618      	mov	r0, r3
 8002536:	370c      	adds	r7, #12
 8002538:	46bd      	mov	sp, r7
 800253a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253e:	4770      	bx	lr

08002540 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002540:	b480      	push	{r7}
 8002542:	b087      	sub	sp, #28
 8002544:	af00      	add	r7, sp, #0
 8002546:	60f8      	str	r0, [r7, #12]
 8002548:	60b9      	str	r1, [r7, #8]
 800254a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	3330      	adds	r3, #48	@ 0x30
 8002550:	461a      	mov	r2, r3
 8002552:	68bb      	ldr	r3, [r7, #8]
 8002554:	0a1b      	lsrs	r3, r3, #8
 8002556:	009b      	lsls	r3, r3, #2
 8002558:	f003 030c 	and.w	r3, r3, #12
 800255c:	4413      	add	r3, r2
 800255e:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002560:	697b      	ldr	r3, [r7, #20]
 8002562:	681a      	ldr	r2, [r3, #0]
 8002564:	68bb      	ldr	r3, [r7, #8]
 8002566:	f003 031f 	and.w	r3, r3, #31
 800256a:	211f      	movs	r1, #31
 800256c:	fa01 f303 	lsl.w	r3, r1, r3
 8002570:	43db      	mvns	r3, r3
 8002572:	401a      	ands	r2, r3
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	0e9b      	lsrs	r3, r3, #26
 8002578:	f003 011f 	and.w	r1, r3, #31
 800257c:	68bb      	ldr	r3, [r7, #8]
 800257e:	f003 031f 	and.w	r3, r3, #31
 8002582:	fa01 f303 	lsl.w	r3, r1, r3
 8002586:	431a      	orrs	r2, r3
 8002588:	697b      	ldr	r3, [r7, #20]
 800258a:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800258c:	bf00      	nop
 800258e:	371c      	adds	r7, #28
 8002590:	46bd      	mov	sp, r7
 8002592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002596:	4770      	bx	lr

08002598 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002598:	b480      	push	{r7}
 800259a:	b087      	sub	sp, #28
 800259c:	af00      	add	r7, sp, #0
 800259e:	60f8      	str	r0, [r7, #12]
 80025a0:	60b9      	str	r1, [r7, #8]
 80025a2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	3314      	adds	r3, #20
 80025a8:	461a      	mov	r2, r3
 80025aa:	68bb      	ldr	r3, [r7, #8]
 80025ac:	0e5b      	lsrs	r3, r3, #25
 80025ae:	009b      	lsls	r3, r3, #2
 80025b0:	f003 0304 	and.w	r3, r3, #4
 80025b4:	4413      	add	r3, r2
 80025b6:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80025b8:	697b      	ldr	r3, [r7, #20]
 80025ba:	681a      	ldr	r2, [r3, #0]
 80025bc:	68bb      	ldr	r3, [r7, #8]
 80025be:	0d1b      	lsrs	r3, r3, #20
 80025c0:	f003 031f 	and.w	r3, r3, #31
 80025c4:	2107      	movs	r1, #7
 80025c6:	fa01 f303 	lsl.w	r3, r1, r3
 80025ca:	43db      	mvns	r3, r3
 80025cc:	401a      	ands	r2, r3
 80025ce:	68bb      	ldr	r3, [r7, #8]
 80025d0:	0d1b      	lsrs	r3, r3, #20
 80025d2:	f003 031f 	and.w	r3, r3, #31
 80025d6:	6879      	ldr	r1, [r7, #4]
 80025d8:	fa01 f303 	lsl.w	r3, r1, r3
 80025dc:	431a      	orrs	r2, r3
 80025de:	697b      	ldr	r3, [r7, #20]
 80025e0:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80025e2:	bf00      	nop
 80025e4:	371c      	adds	r7, #28
 80025e6:	46bd      	mov	sp, r7
 80025e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ec:	4770      	bx	lr
	...

080025f0 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80025f0:	b480      	push	{r7}
 80025f2:	b085      	sub	sp, #20
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	60f8      	str	r0, [r7, #12]
 80025f8:	60b9      	str	r1, [r7, #8]
 80025fa:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8002602:	68bb      	ldr	r3, [r7, #8]
 8002604:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002608:	43db      	mvns	r3, r3
 800260a:	401a      	ands	r2, r3
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	f003 0318 	and.w	r3, r3, #24
 8002612:	4908      	ldr	r1, [pc, #32]	@ (8002634 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002614:	40d9      	lsrs	r1, r3
 8002616:	68bb      	ldr	r3, [r7, #8]
 8002618:	400b      	ands	r3, r1
 800261a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800261e:	431a      	orrs	r2, r3
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8002626:	bf00      	nop
 8002628:	3714      	adds	r7, #20
 800262a:	46bd      	mov	sp, r7
 800262c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002630:	4770      	bx	lr
 8002632:	bf00      	nop
 8002634:	0007ffff 	.word	0x0007ffff

08002638 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002638:	b480      	push	{r7}
 800263a:	b083      	sub	sp, #12
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	689b      	ldr	r3, [r3, #8]
 8002644:	f003 031f 	and.w	r3, r3, #31
}
 8002648:	4618      	mov	r0, r3
 800264a:	370c      	adds	r7, #12
 800264c:	46bd      	mov	sp, r7
 800264e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002652:	4770      	bx	lr

08002654 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002654:	b480      	push	{r7}
 8002656:	b083      	sub	sp, #12
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	689b      	ldr	r3, [r3, #8]
 8002660:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8002664:	4618      	mov	r0, r3
 8002666:	370c      	adds	r7, #12
 8002668:	46bd      	mov	sp, r7
 800266a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266e:	4770      	bx	lr

08002670 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002670:	b480      	push	{r7}
 8002672:	b083      	sub	sp, #12
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	689b      	ldr	r3, [r3, #8]
 800267c:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002680:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002684:	687a      	ldr	r2, [r7, #4]
 8002686:	6093      	str	r3, [r2, #8]
}
 8002688:	bf00      	nop
 800268a:	370c      	adds	r7, #12
 800268c:	46bd      	mov	sp, r7
 800268e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002692:	4770      	bx	lr

08002694 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002694:	b480      	push	{r7}
 8002696:	b083      	sub	sp, #12
 8002698:	af00      	add	r7, sp, #0
 800269a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	689b      	ldr	r3, [r3, #8]
 80026a0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80026a4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80026a8:	d101      	bne.n	80026ae <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80026aa:	2301      	movs	r3, #1
 80026ac:	e000      	b.n	80026b0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80026ae:	2300      	movs	r3, #0
}
 80026b0:	4618      	mov	r0, r3
 80026b2:	370c      	adds	r7, #12
 80026b4:	46bd      	mov	sp, r7
 80026b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ba:	4770      	bx	lr

080026bc <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80026bc:	b480      	push	{r7}
 80026be:	b083      	sub	sp, #12
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	689b      	ldr	r3, [r3, #8]
 80026c8:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80026cc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80026d0:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80026d8:	bf00      	nop
 80026da:	370c      	adds	r7, #12
 80026dc:	46bd      	mov	sp, r7
 80026de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e2:	4770      	bx	lr

080026e4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80026e4:	b480      	push	{r7}
 80026e6:	b083      	sub	sp, #12
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	689b      	ldr	r3, [r3, #8]
 80026f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026f4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80026f8:	d101      	bne.n	80026fe <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80026fa:	2301      	movs	r3, #1
 80026fc:	e000      	b.n	8002700 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80026fe:	2300      	movs	r3, #0
}
 8002700:	4618      	mov	r0, r3
 8002702:	370c      	adds	r7, #12
 8002704:	46bd      	mov	sp, r7
 8002706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270a:	4770      	bx	lr

0800270c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800270c:	b480      	push	{r7}
 800270e:	b083      	sub	sp, #12
 8002710:	af00      	add	r7, sp, #0
 8002712:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	689b      	ldr	r3, [r3, #8]
 8002718:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800271c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002720:	f043 0201 	orr.w	r2, r3, #1
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002728:	bf00      	nop
 800272a:	370c      	adds	r7, #12
 800272c:	46bd      	mov	sp, r7
 800272e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002732:	4770      	bx	lr

08002734 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002734:	b480      	push	{r7}
 8002736:	b083      	sub	sp, #12
 8002738:	af00      	add	r7, sp, #0
 800273a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	689b      	ldr	r3, [r3, #8]
 8002740:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002744:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002748:	f043 0202 	orr.w	r2, r3, #2
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002750:	bf00      	nop
 8002752:	370c      	adds	r7, #12
 8002754:	46bd      	mov	sp, r7
 8002756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275a:	4770      	bx	lr

0800275c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800275c:	b480      	push	{r7}
 800275e:	b083      	sub	sp, #12
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	689b      	ldr	r3, [r3, #8]
 8002768:	f003 0301 	and.w	r3, r3, #1
 800276c:	2b01      	cmp	r3, #1
 800276e:	d101      	bne.n	8002774 <LL_ADC_IsEnabled+0x18>
 8002770:	2301      	movs	r3, #1
 8002772:	e000      	b.n	8002776 <LL_ADC_IsEnabled+0x1a>
 8002774:	2300      	movs	r3, #0
}
 8002776:	4618      	mov	r0, r3
 8002778:	370c      	adds	r7, #12
 800277a:	46bd      	mov	sp, r7
 800277c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002780:	4770      	bx	lr

08002782 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8002782:	b480      	push	{r7}
 8002784:	b083      	sub	sp, #12
 8002786:	af00      	add	r7, sp, #0
 8002788:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	689b      	ldr	r3, [r3, #8]
 800278e:	f003 0302 	and.w	r3, r3, #2
 8002792:	2b02      	cmp	r3, #2
 8002794:	d101      	bne.n	800279a <LL_ADC_IsDisableOngoing+0x18>
 8002796:	2301      	movs	r3, #1
 8002798:	e000      	b.n	800279c <LL_ADC_IsDisableOngoing+0x1a>
 800279a:	2300      	movs	r3, #0
}
 800279c:	4618      	mov	r0, r3
 800279e:	370c      	adds	r7, #12
 80027a0:	46bd      	mov	sp, r7
 80027a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a6:	4770      	bx	lr

080027a8 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80027a8:	b480      	push	{r7}
 80027aa:	b083      	sub	sp, #12
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	689b      	ldr	r3, [r3, #8]
 80027b4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80027b8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80027bc:	f043 0204 	orr.w	r2, r3, #4
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80027c4:	bf00      	nop
 80027c6:	370c      	adds	r7, #12
 80027c8:	46bd      	mov	sp, r7
 80027ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ce:	4770      	bx	lr

080027d0 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 80027d0:	b480      	push	{r7}
 80027d2:	b083      	sub	sp, #12
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	689b      	ldr	r3, [r3, #8]
 80027dc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80027e0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80027e4:	f043 0210 	orr.w	r2, r3, #16
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 80027ec:	bf00      	nop
 80027ee:	370c      	adds	r7, #12
 80027f0:	46bd      	mov	sp, r7
 80027f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f6:	4770      	bx	lr

080027f8 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80027f8:	b480      	push	{r7}
 80027fa:	b083      	sub	sp, #12
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	689b      	ldr	r3, [r3, #8]
 8002804:	f003 0304 	and.w	r3, r3, #4
 8002808:	2b04      	cmp	r3, #4
 800280a:	d101      	bne.n	8002810 <LL_ADC_REG_IsConversionOngoing+0x18>
 800280c:	2301      	movs	r3, #1
 800280e:	e000      	b.n	8002812 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002810:	2300      	movs	r3, #0
}
 8002812:	4618      	mov	r0, r3
 8002814:	370c      	adds	r7, #12
 8002816:	46bd      	mov	sp, r7
 8002818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800281c:	4770      	bx	lr

0800281e <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 800281e:	b480      	push	{r7}
 8002820:	b083      	sub	sp, #12
 8002822:	af00      	add	r7, sp, #0
 8002824:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	689b      	ldr	r3, [r3, #8]
 800282a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800282e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002832:	f043 0220 	orr.w	r2, r3, #32
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 800283a:	bf00      	nop
 800283c:	370c      	adds	r7, #12
 800283e:	46bd      	mov	sp, r7
 8002840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002844:	4770      	bx	lr

08002846 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002846:	b480      	push	{r7}
 8002848:	b083      	sub	sp, #12
 800284a:	af00      	add	r7, sp, #0
 800284c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	689b      	ldr	r3, [r3, #8]
 8002852:	f003 0308 	and.w	r3, r3, #8
 8002856:	2b08      	cmp	r3, #8
 8002858:	d101      	bne.n	800285e <LL_ADC_INJ_IsConversionOngoing+0x18>
 800285a:	2301      	movs	r3, #1
 800285c:	e000      	b.n	8002860 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800285e:	2300      	movs	r3, #0
}
 8002860:	4618      	mov	r0, r3
 8002862:	370c      	adds	r7, #12
 8002864:	46bd      	mov	sp, r7
 8002866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286a:	4770      	bx	lr

0800286c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800286c:	b590      	push	{r4, r7, lr}
 800286e:	b089      	sub	sp, #36	@ 0x24
 8002870:	af00      	add	r7, sp, #0
 8002872:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002874:	2300      	movs	r3, #0
 8002876:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8002878:	2300      	movs	r3, #0
 800287a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	2b00      	cmp	r3, #0
 8002880:	d101      	bne.n	8002886 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002882:	2301      	movs	r3, #1
 8002884:	e130      	b.n	8002ae8 <HAL_ADC_Init+0x27c>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	691b      	ldr	r3, [r3, #16]
 800288a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002890:	2b00      	cmp	r3, #0
 8002892:	d109      	bne.n	80028a8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002894:	6878      	ldr	r0, [r7, #4]
 8002896:	f7fe fb7d 	bl	8000f94 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	2200      	movs	r2, #0
 800289e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	2200      	movs	r2, #0
 80028a4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	4618      	mov	r0, r3
 80028ae:	f7ff fef1 	bl	8002694 <LL_ADC_IsDeepPowerDownEnabled>
 80028b2:	4603      	mov	r3, r0
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d004      	beq.n	80028c2 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	4618      	mov	r0, r3
 80028be:	f7ff fed7 	bl	8002670 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	4618      	mov	r0, r3
 80028c8:	f7ff ff0c 	bl	80026e4 <LL_ADC_IsInternalRegulatorEnabled>
 80028cc:	4603      	mov	r3, r0
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d115      	bne.n	80028fe <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	4618      	mov	r0, r3
 80028d8:	f7ff fef0 	bl	80026bc <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80028dc:	4b84      	ldr	r3, [pc, #528]	@ (8002af0 <HAL_ADC_Init+0x284>)
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	099b      	lsrs	r3, r3, #6
 80028e2:	4a84      	ldr	r2, [pc, #528]	@ (8002af4 <HAL_ADC_Init+0x288>)
 80028e4:	fba2 2303 	umull	r2, r3, r2, r3
 80028e8:	099b      	lsrs	r3, r3, #6
 80028ea:	3301      	adds	r3, #1
 80028ec:	005b      	lsls	r3, r3, #1
 80028ee:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80028f0:	e002      	b.n	80028f8 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	3b01      	subs	r3, #1
 80028f6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d1f9      	bne.n	80028f2 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	4618      	mov	r0, r3
 8002904:	f7ff feee 	bl	80026e4 <LL_ADC_IsInternalRegulatorEnabled>
 8002908:	4603      	mov	r3, r0
 800290a:	2b00      	cmp	r3, #0
 800290c:	d10d      	bne.n	800292a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002912:	f043 0210 	orr.w	r2, r3, #16
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800291e:	f043 0201 	orr.w	r2, r3, #1
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002926:	2301      	movs	r3, #1
 8002928:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	4618      	mov	r0, r3
 8002930:	f7ff ff62 	bl	80027f8 <LL_ADC_REG_IsConversionOngoing>
 8002934:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800293a:	f003 0310 	and.w	r3, r3, #16
 800293e:	2b00      	cmp	r3, #0
 8002940:	f040 80c9 	bne.w	8002ad6 <HAL_ADC_Init+0x26a>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002944:	697b      	ldr	r3, [r7, #20]
 8002946:	2b00      	cmp	r3, #0
 8002948:	f040 80c5 	bne.w	8002ad6 <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002950:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002954:	f043 0202 	orr.w	r2, r3, #2
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	4618      	mov	r0, r3
 8002962:	f7ff fefb 	bl	800275c <LL_ADC_IsEnabled>
 8002966:	4603      	mov	r3, r0
 8002968:	2b00      	cmp	r3, #0
 800296a:	d115      	bne.n	8002998 <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800296c:	4862      	ldr	r0, [pc, #392]	@ (8002af8 <HAL_ADC_Init+0x28c>)
 800296e:	f7ff fef5 	bl	800275c <LL_ADC_IsEnabled>
 8002972:	4604      	mov	r4, r0
 8002974:	4861      	ldr	r0, [pc, #388]	@ (8002afc <HAL_ADC_Init+0x290>)
 8002976:	f7ff fef1 	bl	800275c <LL_ADC_IsEnabled>
 800297a:	4603      	mov	r3, r0
 800297c:	431c      	orrs	r4, r3
 800297e:	4860      	ldr	r0, [pc, #384]	@ (8002b00 <HAL_ADC_Init+0x294>)
 8002980:	f7ff feec 	bl	800275c <LL_ADC_IsEnabled>
 8002984:	4603      	mov	r3, r0
 8002986:	4323      	orrs	r3, r4
 8002988:	2b00      	cmp	r3, #0
 800298a:	d105      	bne.n	8002998 <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	685b      	ldr	r3, [r3, #4]
 8002990:	4619      	mov	r1, r3
 8002992:	485c      	ldr	r0, [pc, #368]	@ (8002b04 <HAL_ADC_Init+0x298>)
 8002994:	f7ff fd38 	bl	8002408 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	7e5b      	ldrb	r3, [r3, #25]
 800299c:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80029a2:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80029a8:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80029ae:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80029b6:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80029b8:	4313      	orrs	r3, r2
 80029ba:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	f893 3020 	ldrb.w	r3, [r3, #32]
 80029c2:	2b01      	cmp	r3, #1
 80029c4:	d106      	bne.n	80029d4 <HAL_ADC_Init+0x168>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029ca:	3b01      	subs	r3, #1
 80029cc:	045b      	lsls	r3, r3, #17
 80029ce:	69ba      	ldr	r2, [r7, #24]
 80029d0:	4313      	orrs	r3, r2
 80029d2:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d009      	beq.n	80029f0 <HAL_ADC_Init+0x184>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029e0:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029e8:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80029ea:	69ba      	ldr	r2, [r7, #24]
 80029ec:	4313      	orrs	r3, r2
 80029ee:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	68da      	ldr	r2, [r3, #12]
 80029f6:	4b44      	ldr	r3, [pc, #272]	@ (8002b08 <HAL_ADC_Init+0x29c>)
 80029f8:	4013      	ands	r3, r2
 80029fa:	687a      	ldr	r2, [r7, #4]
 80029fc:	6812      	ldr	r2, [r2, #0]
 80029fe:	69b9      	ldr	r1, [r7, #24]
 8002a00:	430b      	orrs	r3, r1
 8002a02:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	4618      	mov	r0, r3
 8002a0a:	f7ff ff1c 	bl	8002846 <LL_ADC_INJ_IsConversionOngoing>
 8002a0e:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002a10:	697b      	ldr	r3, [r7, #20]
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d13d      	bne.n	8002a92 <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002a16:	693b      	ldr	r3, [r7, #16]
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d13a      	bne.n	8002a92 <HAL_ADC_Init+0x226>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002a20:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002a28:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002a2a:	4313      	orrs	r3, r2
 8002a2c:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	68db      	ldr	r3, [r3, #12]
 8002a34:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002a38:	f023 0302 	bic.w	r3, r3, #2
 8002a3c:	687a      	ldr	r2, [r7, #4]
 8002a3e:	6812      	ldr	r2, [r2, #0]
 8002a40:	69b9      	ldr	r1, [r7, #24]
 8002a42:	430b      	orrs	r3, r1
 8002a44:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002a4c:	2b01      	cmp	r3, #1
 8002a4e:	d118      	bne.n	8002a82 <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	691b      	ldr	r3, [r3, #16]
 8002a56:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002a5a:	f023 0304 	bic.w	r3, r3, #4
 8002a5e:	687a      	ldr	r2, [r7, #4]
 8002a60:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8002a62:	687a      	ldr	r2, [r7, #4]
 8002a64:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002a66:	4311      	orrs	r1, r2
 8002a68:	687a      	ldr	r2, [r7, #4]
 8002a6a:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002a6c:	4311      	orrs	r1, r2
 8002a6e:	687a      	ldr	r2, [r7, #4]
 8002a70:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002a72:	430a      	orrs	r2, r1
 8002a74:	431a      	orrs	r2, r3
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f042 0201 	orr.w	r2, r2, #1
 8002a7e:	611a      	str	r2, [r3, #16]
 8002a80:	e007      	b.n	8002a92 <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	691a      	ldr	r2, [r3, #16]
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	f022 0201 	bic.w	r2, r2, #1
 8002a90:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	691b      	ldr	r3, [r3, #16]
 8002a96:	2b01      	cmp	r3, #1
 8002a98:	d10c      	bne.n	8002ab4 <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002aa0:	f023 010f 	bic.w	r1, r3, #15
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	69db      	ldr	r3, [r3, #28]
 8002aa8:	1e5a      	subs	r2, r3, #1
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	430a      	orrs	r2, r1
 8002ab0:	631a      	str	r2, [r3, #48]	@ 0x30
 8002ab2:	e007      	b.n	8002ac4 <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	f022 020f 	bic.w	r2, r2, #15
 8002ac2:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ac8:	f023 0303 	bic.w	r3, r3, #3
 8002acc:	f043 0201 	orr.w	r2, r3, #1
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	655a      	str	r2, [r3, #84]	@ 0x54
 8002ad4:	e007      	b.n	8002ae6 <HAL_ADC_Init+0x27a>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ada:	f043 0210 	orr.w	r2, r3, #16
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8002ae2:	2301      	movs	r3, #1
 8002ae4:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002ae6:	7ffb      	ldrb	r3, [r7, #31]
}
 8002ae8:	4618      	mov	r0, r3
 8002aea:	3724      	adds	r7, #36	@ 0x24
 8002aec:	46bd      	mov	sp, r7
 8002aee:	bd90      	pop	{r4, r7, pc}
 8002af0:	20000004 	.word	0x20000004
 8002af4:	053e2d63 	.word	0x053e2d63
 8002af8:	50040000 	.word	0x50040000
 8002afc:	50040100 	.word	0x50040100
 8002b00:	50040200 	.word	0x50040200
 8002b04:	50040300 	.word	0x50040300
 8002b08:	fff0c007 	.word	0xfff0c007

08002b0c <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b086      	sub	sp, #24
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002b14:	4857      	ldr	r0, [pc, #348]	@ (8002c74 <HAL_ADC_Start+0x168>)
 8002b16:	f7ff fd8f 	bl	8002638 <LL_ADC_GetMultimode>
 8002b1a:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	4618      	mov	r0, r3
 8002b22:	f7ff fe69 	bl	80027f8 <LL_ADC_REG_IsConversionOngoing>
 8002b26:	4603      	mov	r3, r0
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	f040 809c 	bne.w	8002c66 <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002b34:	2b01      	cmp	r3, #1
 8002b36:	d101      	bne.n	8002b3c <HAL_ADC_Start+0x30>
 8002b38:	2302      	movs	r3, #2
 8002b3a:	e097      	b.n	8002c6c <HAL_ADC_Start+0x160>
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	2201      	movs	r2, #1
 8002b40:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002b44:	6878      	ldr	r0, [r7, #4]
 8002b46:	f000 fe63 	bl	8003810 <ADC_Enable>
 8002b4a:	4603      	mov	r3, r0
 8002b4c:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002b4e:	7dfb      	ldrb	r3, [r7, #23]
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	f040 8083 	bne.w	8002c5c <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b5a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002b5e:	f023 0301 	bic.w	r3, r3, #1
 8002b62:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	655a      	str	r2, [r3, #84]	@ 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	4a42      	ldr	r2, [pc, #264]	@ (8002c78 <HAL_ADC_Start+0x16c>)
 8002b70:	4293      	cmp	r3, r2
 8002b72:	d002      	beq.n	8002b7a <HAL_ADC_Start+0x6e>
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	e000      	b.n	8002b7c <HAL_ADC_Start+0x70>
 8002b7a:	4b40      	ldr	r3, [pc, #256]	@ (8002c7c <HAL_ADC_Start+0x170>)
 8002b7c:	687a      	ldr	r2, [r7, #4]
 8002b7e:	6812      	ldr	r2, [r2, #0]
 8002b80:	4293      	cmp	r3, r2
 8002b82:	d002      	beq.n	8002b8a <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002b84:	693b      	ldr	r3, [r7, #16]
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d105      	bne.n	8002b96 <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b8e:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	655a      	str	r2, [r3, #84]	@ 0x54
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b9a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002b9e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002ba2:	d106      	bne.n	8002bb2 <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ba8:	f023 0206 	bic.w	r2, r3, #6
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	659a      	str	r2, [r3, #88]	@ 0x58
 8002bb0:	e002      	b.n	8002bb8 <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	221c      	movs	r2, #28
 8002bbe:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	4a2a      	ldr	r2, [pc, #168]	@ (8002c78 <HAL_ADC_Start+0x16c>)
 8002bce:	4293      	cmp	r3, r2
 8002bd0:	d002      	beq.n	8002bd8 <HAL_ADC_Start+0xcc>
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	e000      	b.n	8002bda <HAL_ADC_Start+0xce>
 8002bd8:	4b28      	ldr	r3, [pc, #160]	@ (8002c7c <HAL_ADC_Start+0x170>)
 8002bda:	687a      	ldr	r2, [r7, #4]
 8002bdc:	6812      	ldr	r2, [r2, #0]
 8002bde:	4293      	cmp	r3, r2
 8002be0:	d008      	beq.n	8002bf4 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002be2:	693b      	ldr	r3, [r7, #16]
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d005      	beq.n	8002bf4 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002be8:	693b      	ldr	r3, [r7, #16]
 8002bea:	2b05      	cmp	r3, #5
 8002bec:	d002      	beq.n	8002bf4 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002bee:	693b      	ldr	r3, [r7, #16]
 8002bf0:	2b09      	cmp	r3, #9
 8002bf2:	d114      	bne.n	8002c1e <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	68db      	ldr	r3, [r3, #12]
 8002bfa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d007      	beq.n	8002c12 <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c06:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002c0a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	655a      	str	r2, [r3, #84]	@ 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	4618      	mov	r0, r3
 8002c18:	f7ff fdc6 	bl	80027a8 <LL_ADC_REG_StartConversion>
 8002c1c:	e025      	b.n	8002c6a <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c22:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	655a      	str	r2, [r3, #84]	@ 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	4a12      	ldr	r2, [pc, #72]	@ (8002c78 <HAL_ADC_Start+0x16c>)
 8002c30:	4293      	cmp	r3, r2
 8002c32:	d002      	beq.n	8002c3a <HAL_ADC_Start+0x12e>
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	e000      	b.n	8002c3c <HAL_ADC_Start+0x130>
 8002c3a:	4b10      	ldr	r3, [pc, #64]	@ (8002c7c <HAL_ADC_Start+0x170>)
 8002c3c:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	68db      	ldr	r3, [r3, #12]
 8002c42:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d00f      	beq.n	8002c6a <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c4e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002c52:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	655a      	str	r2, [r3, #84]	@ 0x54
 8002c5a:	e006      	b.n	8002c6a <HAL_ADC_Start+0x15e>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	2200      	movs	r2, #0
 8002c60:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 8002c64:	e001      	b.n	8002c6a <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002c66:	2302      	movs	r3, #2
 8002c68:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002c6a:	7dfb      	ldrb	r3, [r7, #23]
}
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	3718      	adds	r7, #24
 8002c70:	46bd      	mov	sp, r7
 8002c72:	bd80      	pop	{r7, pc}
 8002c74:	50040300 	.word	0x50040300
 8002c78:	50040100 	.word	0x50040100
 8002c7c:	50040000 	.word	0x50040000

08002c80 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	b084      	sub	sp, #16
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002c8e:	2b01      	cmp	r3, #1
 8002c90:	d101      	bne.n	8002c96 <HAL_ADC_Stop+0x16>
 8002c92:	2302      	movs	r3, #2
 8002c94:	e023      	b.n	8002cde <HAL_ADC_Stop+0x5e>
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	2201      	movs	r2, #1
 8002c9a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8002c9e:	2103      	movs	r1, #3
 8002ca0:	6878      	ldr	r0, [r7, #4]
 8002ca2:	f000 fcf9 	bl	8003698 <ADC_ConversionStop>
 8002ca6:	4603      	mov	r3, r0
 8002ca8:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8002caa:	7bfb      	ldrb	r3, [r7, #15]
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d111      	bne.n	8002cd4 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8002cb0:	6878      	ldr	r0, [r7, #4]
 8002cb2:	f000 fe33 	bl	800391c <ADC_Disable>
 8002cb6:	4603      	mov	r3, r0
 8002cb8:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8002cba:	7bfb      	ldrb	r3, [r7, #15]
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d109      	bne.n	8002cd4 <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002cc4:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002cc8:	f023 0301 	bic.w	r3, r3, #1
 8002ccc:	f043 0201 	orr.w	r2, r3, #1
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8002cdc:	7bfb      	ldrb	r3, [r7, #15]
}
 8002cde:	4618      	mov	r0, r3
 8002ce0:	3710      	adds	r7, #16
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	bd80      	pop	{r7, pc}
	...

08002ce8 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b088      	sub	sp, #32
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]
 8002cf0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002cf2:	4866      	ldr	r0, [pc, #408]	@ (8002e8c <HAL_ADC_PollForConversion+0x1a4>)
 8002cf4:	f7ff fca0 	bl	8002638 <LL_ADC_GetMultimode>
 8002cf8:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	695b      	ldr	r3, [r3, #20]
 8002cfe:	2b08      	cmp	r3, #8
 8002d00:	d102      	bne.n	8002d08 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8002d02:	2308      	movs	r3, #8
 8002d04:	61fb      	str	r3, [r7, #28]
 8002d06:	e02a      	b.n	8002d5e <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002d08:	697b      	ldr	r3, [r7, #20]
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d005      	beq.n	8002d1a <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002d0e:	697b      	ldr	r3, [r7, #20]
 8002d10:	2b05      	cmp	r3, #5
 8002d12:	d002      	beq.n	8002d1a <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002d14:	697b      	ldr	r3, [r7, #20]
 8002d16:	2b09      	cmp	r3, #9
 8002d18:	d111      	bne.n	8002d3e <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	68db      	ldr	r3, [r3, #12]
 8002d20:	f003 0301 	and.w	r3, r3, #1
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d007      	beq.n	8002d38 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d2c:	f043 0220 	orr.w	r2, r3, #32
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 8002d34:	2301      	movs	r3, #1
 8002d36:	e0a4      	b.n	8002e82 <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8002d38:	2304      	movs	r3, #4
 8002d3a:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8002d3c:	e00f      	b.n	8002d5e <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8002d3e:	4853      	ldr	r0, [pc, #332]	@ (8002e8c <HAL_ADC_PollForConversion+0x1a4>)
 8002d40:	f7ff fc88 	bl	8002654 <LL_ADC_GetMultiDMATransfer>
 8002d44:	4603      	mov	r3, r0
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d007      	beq.n	8002d5a <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d4e:	f043 0220 	orr.w	r2, r3, #32
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 8002d56:	2301      	movs	r3, #1
 8002d58:	e093      	b.n	8002e82 <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8002d5a:	2304      	movs	r3, #4
 8002d5c:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8002d5e:	f7ff fb23 	bl	80023a8 <HAL_GetTick>
 8002d62:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002d64:	e021      	b.n	8002daa <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002d66:	683b      	ldr	r3, [r7, #0]
 8002d68:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002d6c:	d01d      	beq.n	8002daa <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8002d6e:	f7ff fb1b 	bl	80023a8 <HAL_GetTick>
 8002d72:	4602      	mov	r2, r0
 8002d74:	693b      	ldr	r3, [r7, #16]
 8002d76:	1ad3      	subs	r3, r2, r3
 8002d78:	683a      	ldr	r2, [r7, #0]
 8002d7a:	429a      	cmp	r2, r3
 8002d7c:	d302      	bcc.n	8002d84 <HAL_ADC_PollForConversion+0x9c>
 8002d7e:	683b      	ldr	r3, [r7, #0]
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d112      	bne.n	8002daa <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	681a      	ldr	r2, [r3, #0]
 8002d8a:	69fb      	ldr	r3, [r7, #28]
 8002d8c:	4013      	ands	r3, r2
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d10b      	bne.n	8002daa <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d96:	f043 0204 	orr.w	r2, r3, #4
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	2200      	movs	r2, #0
 8002da2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

          return HAL_TIMEOUT;
 8002da6:	2303      	movs	r3, #3
 8002da8:	e06b      	b.n	8002e82 <HAL_ADC_PollForConversion+0x19a>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	681a      	ldr	r2, [r3, #0]
 8002db0:	69fb      	ldr	r3, [r7, #28]
 8002db2:	4013      	ands	r3, r2
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d0d6      	beq.n	8002d66 <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002dbc:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	4618      	mov	r0, r3
 8002dca:	f7ff fba6 	bl	800251a <LL_ADC_REG_IsTriggerSourceSWStart>
 8002dce:	4603      	mov	r3, r0
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d01c      	beq.n	8002e0e <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	7e5b      	ldrb	r3, [r3, #25]
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d118      	bne.n	8002e0e <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f003 0308 	and.w	r3, r3, #8
 8002de6:	2b08      	cmp	r3, #8
 8002de8:	d111      	bne.n	8002e0e <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002dee:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	655a      	str	r2, [r3, #84]	@ 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002dfa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d105      	bne.n	8002e0e <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e06:	f043 0201 	orr.w	r2, r3, #1
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	4a1f      	ldr	r2, [pc, #124]	@ (8002e90 <HAL_ADC_PollForConversion+0x1a8>)
 8002e14:	4293      	cmp	r3, r2
 8002e16:	d002      	beq.n	8002e1e <HAL_ADC_PollForConversion+0x136>
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	e000      	b.n	8002e20 <HAL_ADC_PollForConversion+0x138>
 8002e1e:	4b1d      	ldr	r3, [pc, #116]	@ (8002e94 <HAL_ADC_PollForConversion+0x1ac>)
 8002e20:	687a      	ldr	r2, [r7, #4]
 8002e22:	6812      	ldr	r2, [r2, #0]
 8002e24:	4293      	cmp	r3, r2
 8002e26:	d008      	beq.n	8002e3a <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002e28:	697b      	ldr	r3, [r7, #20]
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d005      	beq.n	8002e3a <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002e2e:	697b      	ldr	r3, [r7, #20]
 8002e30:	2b05      	cmp	r3, #5
 8002e32:	d002      	beq.n	8002e3a <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002e34:	697b      	ldr	r3, [r7, #20]
 8002e36:	2b09      	cmp	r3, #9
 8002e38:	d104      	bne.n	8002e44 <HAL_ADC_PollForConversion+0x15c>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	68db      	ldr	r3, [r3, #12]
 8002e40:	61bb      	str	r3, [r7, #24]
 8002e42:	e00c      	b.n	8002e5e <HAL_ADC_PollForConversion+0x176>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	4a11      	ldr	r2, [pc, #68]	@ (8002e90 <HAL_ADC_PollForConversion+0x1a8>)
 8002e4a:	4293      	cmp	r3, r2
 8002e4c:	d002      	beq.n	8002e54 <HAL_ADC_PollForConversion+0x16c>
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	e000      	b.n	8002e56 <HAL_ADC_PollForConversion+0x16e>
 8002e54:	4b0f      	ldr	r3, [pc, #60]	@ (8002e94 <HAL_ADC_PollForConversion+0x1ac>)
 8002e56:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	68db      	ldr	r3, [r3, #12]
 8002e5c:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8002e5e:	69fb      	ldr	r3, [r7, #28]
 8002e60:	2b08      	cmp	r3, #8
 8002e62:	d104      	bne.n	8002e6e <HAL_ADC_PollForConversion+0x186>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	2208      	movs	r2, #8
 8002e6a:	601a      	str	r2, [r3, #0]
 8002e6c:	e008      	b.n	8002e80 <HAL_ADC_PollForConversion+0x198>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8002e6e:	69bb      	ldr	r3, [r7, #24]
 8002e70:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d103      	bne.n	8002e80 <HAL_ADC_PollForConversion+0x198>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	220c      	movs	r2, #12
 8002e7e:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8002e80:	2300      	movs	r3, #0
}
 8002e82:	4618      	mov	r0, r3
 8002e84:	3720      	adds	r7, #32
 8002e86:	46bd      	mov	sp, r7
 8002e88:	bd80      	pop	{r7, pc}
 8002e8a:	bf00      	nop
 8002e8c:	50040300 	.word	0x50040300
 8002e90:	50040100 	.word	0x50040100
 8002e94:	50040000 	.word	0x50040000

08002e98 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8002e98:	b480      	push	{r7}
 8002e9a:	b083      	sub	sp, #12
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8002ea6:	4618      	mov	r0, r3
 8002ea8:	370c      	adds	r7, #12
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb0:	4770      	bx	lr
	...

08002eb4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b0b6      	sub	sp, #216	@ 0xd8
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	6078      	str	r0, [r7, #4]
 8002ebc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ebe:	2300      	movs	r3, #0
 8002ec0:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002ec4:	2300      	movs	r3, #0
 8002ec6:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002ece:	2b01      	cmp	r3, #1
 8002ed0:	d101      	bne.n	8002ed6 <HAL_ADC_ConfigChannel+0x22>
 8002ed2:	2302      	movs	r3, #2
 8002ed4:	e3c9      	b.n	800366a <HAL_ADC_ConfigChannel+0x7b6>
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	2201      	movs	r2, #1
 8002eda:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	4618      	mov	r0, r3
 8002ee4:	f7ff fc88 	bl	80027f8 <LL_ADC_REG_IsConversionOngoing>
 8002ee8:	4603      	mov	r3, r0
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	f040 83aa 	bne.w	8003644 <HAL_ADC_ConfigChannel+0x790>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8002ef0:	683b      	ldr	r3, [r7, #0]
 8002ef2:	685b      	ldr	r3, [r3, #4]
 8002ef4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8002ef8:	683b      	ldr	r3, [r7, #0]
 8002efa:	685b      	ldr	r3, [r3, #4]
 8002efc:	2b05      	cmp	r3, #5
 8002efe:	d824      	bhi.n	8002f4a <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8002f00:	683b      	ldr	r3, [r7, #0]
 8002f02:	685b      	ldr	r3, [r3, #4]
 8002f04:	3b02      	subs	r3, #2
 8002f06:	2b03      	cmp	r3, #3
 8002f08:	d81b      	bhi.n	8002f42 <HAL_ADC_ConfigChannel+0x8e>
 8002f0a:	a201      	add	r2, pc, #4	@ (adr r2, 8002f10 <HAL_ADC_ConfigChannel+0x5c>)
 8002f0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f10:	08002f21 	.word	0x08002f21
 8002f14:	08002f29 	.word	0x08002f29
 8002f18:	08002f31 	.word	0x08002f31
 8002f1c:	08002f39 	.word	0x08002f39
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8002f20:	230c      	movs	r3, #12
 8002f22:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002f26:	e010      	b.n	8002f4a <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8002f28:	2312      	movs	r3, #18
 8002f2a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002f2e:	e00c      	b.n	8002f4a <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8002f30:	2318      	movs	r3, #24
 8002f32:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002f36:	e008      	b.n	8002f4a <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8002f38:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002f3c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002f40:	e003      	b.n	8002f4a <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8002f42:	2306      	movs	r3, #6
 8002f44:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002f48:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	6818      	ldr	r0, [r3, #0]
 8002f4e:	683b      	ldr	r3, [r7, #0]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	461a      	mov	r2, r3
 8002f54:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8002f58:	f7ff faf2 	bl	8002540 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	4618      	mov	r0, r3
 8002f62:	f7ff fc49 	bl	80027f8 <LL_ADC_REG_IsConversionOngoing>
 8002f66:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	4618      	mov	r0, r3
 8002f70:	f7ff fc69 	bl	8002846 <LL_ADC_INJ_IsConversionOngoing>
 8002f74:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002f78:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	f040 81a4 	bne.w	80032ca <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002f82:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	f040 819f 	bne.w	80032ca <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	6818      	ldr	r0, [r3, #0]
 8002f90:	683b      	ldr	r3, [r7, #0]
 8002f92:	6819      	ldr	r1, [r3, #0]
 8002f94:	683b      	ldr	r3, [r7, #0]
 8002f96:	689b      	ldr	r3, [r3, #8]
 8002f98:	461a      	mov	r2, r3
 8002f9a:	f7ff fafd 	bl	8002598 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002f9e:	683b      	ldr	r3, [r7, #0]
 8002fa0:	695a      	ldr	r2, [r3, #20]
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	68db      	ldr	r3, [r3, #12]
 8002fa8:	08db      	lsrs	r3, r3, #3
 8002faa:	f003 0303 	and.w	r3, r3, #3
 8002fae:	005b      	lsls	r3, r3, #1
 8002fb0:	fa02 f303 	lsl.w	r3, r2, r3
 8002fb4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002fb8:	683b      	ldr	r3, [r7, #0]
 8002fba:	691b      	ldr	r3, [r3, #16]
 8002fbc:	2b04      	cmp	r3, #4
 8002fbe:	d00a      	beq.n	8002fd6 <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	6818      	ldr	r0, [r3, #0]
 8002fc4:	683b      	ldr	r3, [r7, #0]
 8002fc6:	6919      	ldr	r1, [r3, #16]
 8002fc8:	683b      	ldr	r3, [r7, #0]
 8002fca:	681a      	ldr	r2, [r3, #0]
 8002fcc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002fd0:	f7ff fa4e 	bl	8002470 <LL_ADC_SetOffset>
 8002fd4:	e179      	b.n	80032ca <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	2100      	movs	r1, #0
 8002fdc:	4618      	mov	r0, r3
 8002fde:	f7ff fa6b 	bl	80024b8 <LL_ADC_GetOffsetChannel>
 8002fe2:	4603      	mov	r3, r0
 8002fe4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d10a      	bne.n	8003002 <HAL_ADC_ConfigChannel+0x14e>
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	2100      	movs	r1, #0
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	f7ff fa60 	bl	80024b8 <LL_ADC_GetOffsetChannel>
 8002ff8:	4603      	mov	r3, r0
 8002ffa:	0e9b      	lsrs	r3, r3, #26
 8002ffc:	f003 021f 	and.w	r2, r3, #31
 8003000:	e01e      	b.n	8003040 <HAL_ADC_ConfigChannel+0x18c>
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	2100      	movs	r1, #0
 8003008:	4618      	mov	r0, r3
 800300a:	f7ff fa55 	bl	80024b8 <LL_ADC_GetOffsetChannel>
 800300e:	4603      	mov	r3, r0
 8003010:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003014:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003018:	fa93 f3a3 	rbit	r3, r3
 800301c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003020:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003024:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003028:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800302c:	2b00      	cmp	r3, #0
 800302e:	d101      	bne.n	8003034 <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 8003030:	2320      	movs	r3, #32
 8003032:	e004      	b.n	800303e <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 8003034:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003038:	fab3 f383 	clz	r3, r3
 800303c:	b2db      	uxtb	r3, r3
 800303e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003040:	683b      	ldr	r3, [r7, #0]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003048:	2b00      	cmp	r3, #0
 800304a:	d105      	bne.n	8003058 <HAL_ADC_ConfigChannel+0x1a4>
 800304c:	683b      	ldr	r3, [r7, #0]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	0e9b      	lsrs	r3, r3, #26
 8003052:	f003 031f 	and.w	r3, r3, #31
 8003056:	e018      	b.n	800308a <HAL_ADC_ConfigChannel+0x1d6>
 8003058:	683b      	ldr	r3, [r7, #0]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003060:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003064:	fa93 f3a3 	rbit	r3, r3
 8003068:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 800306c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003070:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8003074:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003078:	2b00      	cmp	r3, #0
 800307a:	d101      	bne.n	8003080 <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 800307c:	2320      	movs	r3, #32
 800307e:	e004      	b.n	800308a <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 8003080:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003084:	fab3 f383 	clz	r3, r3
 8003088:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800308a:	429a      	cmp	r2, r3
 800308c:	d106      	bne.n	800309c <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	2200      	movs	r2, #0
 8003094:	2100      	movs	r1, #0
 8003096:	4618      	mov	r0, r3
 8003098:	f7ff fa24 	bl	80024e4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	2101      	movs	r1, #1
 80030a2:	4618      	mov	r0, r3
 80030a4:	f7ff fa08 	bl	80024b8 <LL_ADC_GetOffsetChannel>
 80030a8:	4603      	mov	r3, r0
 80030aa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d10a      	bne.n	80030c8 <HAL_ADC_ConfigChannel+0x214>
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	2101      	movs	r1, #1
 80030b8:	4618      	mov	r0, r3
 80030ba:	f7ff f9fd 	bl	80024b8 <LL_ADC_GetOffsetChannel>
 80030be:	4603      	mov	r3, r0
 80030c0:	0e9b      	lsrs	r3, r3, #26
 80030c2:	f003 021f 	and.w	r2, r3, #31
 80030c6:	e01e      	b.n	8003106 <HAL_ADC_ConfigChannel+0x252>
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	2101      	movs	r1, #1
 80030ce:	4618      	mov	r0, r3
 80030d0:	f7ff f9f2 	bl	80024b8 <LL_ADC_GetOffsetChannel>
 80030d4:	4603      	mov	r3, r0
 80030d6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030da:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80030de:	fa93 f3a3 	rbit	r3, r3
 80030e2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 80030e6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80030ea:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 80030ee:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d101      	bne.n	80030fa <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 80030f6:	2320      	movs	r3, #32
 80030f8:	e004      	b.n	8003104 <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 80030fa:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80030fe:	fab3 f383 	clz	r3, r3
 8003102:	b2db      	uxtb	r3, r3
 8003104:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003106:	683b      	ldr	r3, [r7, #0]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800310e:	2b00      	cmp	r3, #0
 8003110:	d105      	bne.n	800311e <HAL_ADC_ConfigChannel+0x26a>
 8003112:	683b      	ldr	r3, [r7, #0]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	0e9b      	lsrs	r3, r3, #26
 8003118:	f003 031f 	and.w	r3, r3, #31
 800311c:	e018      	b.n	8003150 <HAL_ADC_ConfigChannel+0x29c>
 800311e:	683b      	ldr	r3, [r7, #0]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003126:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800312a:	fa93 f3a3 	rbit	r3, r3
 800312e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8003132:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003136:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 800313a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800313e:	2b00      	cmp	r3, #0
 8003140:	d101      	bne.n	8003146 <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 8003142:	2320      	movs	r3, #32
 8003144:	e004      	b.n	8003150 <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 8003146:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800314a:	fab3 f383 	clz	r3, r3
 800314e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003150:	429a      	cmp	r2, r3
 8003152:	d106      	bne.n	8003162 <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	2200      	movs	r2, #0
 800315a:	2101      	movs	r1, #1
 800315c:	4618      	mov	r0, r3
 800315e:	f7ff f9c1 	bl	80024e4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	2102      	movs	r1, #2
 8003168:	4618      	mov	r0, r3
 800316a:	f7ff f9a5 	bl	80024b8 <LL_ADC_GetOffsetChannel>
 800316e:	4603      	mov	r3, r0
 8003170:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003174:	2b00      	cmp	r3, #0
 8003176:	d10a      	bne.n	800318e <HAL_ADC_ConfigChannel+0x2da>
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	2102      	movs	r1, #2
 800317e:	4618      	mov	r0, r3
 8003180:	f7ff f99a 	bl	80024b8 <LL_ADC_GetOffsetChannel>
 8003184:	4603      	mov	r3, r0
 8003186:	0e9b      	lsrs	r3, r3, #26
 8003188:	f003 021f 	and.w	r2, r3, #31
 800318c:	e01e      	b.n	80031cc <HAL_ADC_ConfigChannel+0x318>
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	2102      	movs	r1, #2
 8003194:	4618      	mov	r0, r3
 8003196:	f7ff f98f 	bl	80024b8 <LL_ADC_GetOffsetChannel>
 800319a:	4603      	mov	r3, r0
 800319c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031a0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80031a4:	fa93 f3a3 	rbit	r3, r3
 80031a8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 80031ac:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80031b0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 80031b4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d101      	bne.n	80031c0 <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 80031bc:	2320      	movs	r3, #32
 80031be:	e004      	b.n	80031ca <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 80031c0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80031c4:	fab3 f383 	clz	r3, r3
 80031c8:	b2db      	uxtb	r3, r3
 80031ca:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80031cc:	683b      	ldr	r3, [r7, #0]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d105      	bne.n	80031e4 <HAL_ADC_ConfigChannel+0x330>
 80031d8:	683b      	ldr	r3, [r7, #0]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	0e9b      	lsrs	r3, r3, #26
 80031de:	f003 031f 	and.w	r3, r3, #31
 80031e2:	e014      	b.n	800320e <HAL_ADC_ConfigChannel+0x35a>
 80031e4:	683b      	ldr	r3, [r7, #0]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031ea:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80031ec:	fa93 f3a3 	rbit	r3, r3
 80031f0:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 80031f2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80031f4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 80031f8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d101      	bne.n	8003204 <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 8003200:	2320      	movs	r3, #32
 8003202:	e004      	b.n	800320e <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 8003204:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003208:	fab3 f383 	clz	r3, r3
 800320c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800320e:	429a      	cmp	r2, r3
 8003210:	d106      	bne.n	8003220 <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	2200      	movs	r2, #0
 8003218:	2102      	movs	r1, #2
 800321a:	4618      	mov	r0, r3
 800321c:	f7ff f962 	bl	80024e4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	2103      	movs	r1, #3
 8003226:	4618      	mov	r0, r3
 8003228:	f7ff f946 	bl	80024b8 <LL_ADC_GetOffsetChannel>
 800322c:	4603      	mov	r3, r0
 800322e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003232:	2b00      	cmp	r3, #0
 8003234:	d10a      	bne.n	800324c <HAL_ADC_ConfigChannel+0x398>
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	2103      	movs	r1, #3
 800323c:	4618      	mov	r0, r3
 800323e:	f7ff f93b 	bl	80024b8 <LL_ADC_GetOffsetChannel>
 8003242:	4603      	mov	r3, r0
 8003244:	0e9b      	lsrs	r3, r3, #26
 8003246:	f003 021f 	and.w	r2, r3, #31
 800324a:	e017      	b.n	800327c <HAL_ADC_ConfigChannel+0x3c8>
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	2103      	movs	r1, #3
 8003252:	4618      	mov	r0, r3
 8003254:	f7ff f930 	bl	80024b8 <LL_ADC_GetOffsetChannel>
 8003258:	4603      	mov	r3, r0
 800325a:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800325c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800325e:	fa93 f3a3 	rbit	r3, r3
 8003262:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8003264:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003266:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8003268:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800326a:	2b00      	cmp	r3, #0
 800326c:	d101      	bne.n	8003272 <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 800326e:	2320      	movs	r3, #32
 8003270:	e003      	b.n	800327a <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 8003272:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003274:	fab3 f383 	clz	r3, r3
 8003278:	b2db      	uxtb	r3, r3
 800327a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800327c:	683b      	ldr	r3, [r7, #0]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003284:	2b00      	cmp	r3, #0
 8003286:	d105      	bne.n	8003294 <HAL_ADC_ConfigChannel+0x3e0>
 8003288:	683b      	ldr	r3, [r7, #0]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	0e9b      	lsrs	r3, r3, #26
 800328e:	f003 031f 	and.w	r3, r3, #31
 8003292:	e011      	b.n	80032b8 <HAL_ADC_ConfigChannel+0x404>
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800329a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800329c:	fa93 f3a3 	rbit	r3, r3
 80032a0:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 80032a2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80032a4:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 80032a6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d101      	bne.n	80032b0 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 80032ac:	2320      	movs	r3, #32
 80032ae:	e003      	b.n	80032b8 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 80032b0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80032b2:	fab3 f383 	clz	r3, r3
 80032b6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80032b8:	429a      	cmp	r2, r3
 80032ba:	d106      	bne.n	80032ca <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	2200      	movs	r2, #0
 80032c2:	2103      	movs	r1, #3
 80032c4:	4618      	mov	r0, r3
 80032c6:	f7ff f90d 	bl	80024e4 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	4618      	mov	r0, r3
 80032d0:	f7ff fa44 	bl	800275c <LL_ADC_IsEnabled>
 80032d4:	4603      	mov	r3, r0
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	f040 8140 	bne.w	800355c <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	6818      	ldr	r0, [r3, #0]
 80032e0:	683b      	ldr	r3, [r7, #0]
 80032e2:	6819      	ldr	r1, [r3, #0]
 80032e4:	683b      	ldr	r3, [r7, #0]
 80032e6:	68db      	ldr	r3, [r3, #12]
 80032e8:	461a      	mov	r2, r3
 80032ea:	f7ff f981 	bl	80025f0 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80032ee:	683b      	ldr	r3, [r7, #0]
 80032f0:	68db      	ldr	r3, [r3, #12]
 80032f2:	4a8f      	ldr	r2, [pc, #572]	@ (8003530 <HAL_ADC_ConfigChannel+0x67c>)
 80032f4:	4293      	cmp	r3, r2
 80032f6:	f040 8131 	bne.w	800355c <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80032fe:	683b      	ldr	r3, [r7, #0]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003306:	2b00      	cmp	r3, #0
 8003308:	d10b      	bne.n	8003322 <HAL_ADC_ConfigChannel+0x46e>
 800330a:	683b      	ldr	r3, [r7, #0]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	0e9b      	lsrs	r3, r3, #26
 8003310:	3301      	adds	r3, #1
 8003312:	f003 031f 	and.w	r3, r3, #31
 8003316:	2b09      	cmp	r3, #9
 8003318:	bf94      	ite	ls
 800331a:	2301      	movls	r3, #1
 800331c:	2300      	movhi	r3, #0
 800331e:	b2db      	uxtb	r3, r3
 8003320:	e019      	b.n	8003356 <HAL_ADC_ConfigChannel+0x4a2>
 8003322:	683b      	ldr	r3, [r7, #0]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003328:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800332a:	fa93 f3a3 	rbit	r3, r3
 800332e:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8003330:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003332:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8003334:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003336:	2b00      	cmp	r3, #0
 8003338:	d101      	bne.n	800333e <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 800333a:	2320      	movs	r3, #32
 800333c:	e003      	b.n	8003346 <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 800333e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003340:	fab3 f383 	clz	r3, r3
 8003344:	b2db      	uxtb	r3, r3
 8003346:	3301      	adds	r3, #1
 8003348:	f003 031f 	and.w	r3, r3, #31
 800334c:	2b09      	cmp	r3, #9
 800334e:	bf94      	ite	ls
 8003350:	2301      	movls	r3, #1
 8003352:	2300      	movhi	r3, #0
 8003354:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003356:	2b00      	cmp	r3, #0
 8003358:	d079      	beq.n	800344e <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800335a:	683b      	ldr	r3, [r7, #0]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003362:	2b00      	cmp	r3, #0
 8003364:	d107      	bne.n	8003376 <HAL_ADC_ConfigChannel+0x4c2>
 8003366:	683b      	ldr	r3, [r7, #0]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	0e9b      	lsrs	r3, r3, #26
 800336c:	3301      	adds	r3, #1
 800336e:	069b      	lsls	r3, r3, #26
 8003370:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003374:	e015      	b.n	80033a2 <HAL_ADC_ConfigChannel+0x4ee>
 8003376:	683b      	ldr	r3, [r7, #0]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800337c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800337e:	fa93 f3a3 	rbit	r3, r3
 8003382:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8003384:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003386:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8003388:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800338a:	2b00      	cmp	r3, #0
 800338c:	d101      	bne.n	8003392 <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 800338e:	2320      	movs	r3, #32
 8003390:	e003      	b.n	800339a <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 8003392:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003394:	fab3 f383 	clz	r3, r3
 8003398:	b2db      	uxtb	r3, r3
 800339a:	3301      	adds	r3, #1
 800339c:	069b      	lsls	r3, r3, #26
 800339e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80033a2:	683b      	ldr	r3, [r7, #0]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d109      	bne.n	80033c2 <HAL_ADC_ConfigChannel+0x50e>
 80033ae:	683b      	ldr	r3, [r7, #0]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	0e9b      	lsrs	r3, r3, #26
 80033b4:	3301      	adds	r3, #1
 80033b6:	f003 031f 	and.w	r3, r3, #31
 80033ba:	2101      	movs	r1, #1
 80033bc:	fa01 f303 	lsl.w	r3, r1, r3
 80033c0:	e017      	b.n	80033f2 <HAL_ADC_ConfigChannel+0x53e>
 80033c2:	683b      	ldr	r3, [r7, #0]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033c8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80033ca:	fa93 f3a3 	rbit	r3, r3
 80033ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 80033d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80033d2:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 80033d4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d101      	bne.n	80033de <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 80033da:	2320      	movs	r3, #32
 80033dc:	e003      	b.n	80033e6 <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 80033de:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80033e0:	fab3 f383 	clz	r3, r3
 80033e4:	b2db      	uxtb	r3, r3
 80033e6:	3301      	adds	r3, #1
 80033e8:	f003 031f 	and.w	r3, r3, #31
 80033ec:	2101      	movs	r1, #1
 80033ee:	fa01 f303 	lsl.w	r3, r1, r3
 80033f2:	ea42 0103 	orr.w	r1, r2, r3
 80033f6:	683b      	ldr	r3, [r7, #0]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d10a      	bne.n	8003418 <HAL_ADC_ConfigChannel+0x564>
 8003402:	683b      	ldr	r3, [r7, #0]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	0e9b      	lsrs	r3, r3, #26
 8003408:	3301      	adds	r3, #1
 800340a:	f003 021f 	and.w	r2, r3, #31
 800340e:	4613      	mov	r3, r2
 8003410:	005b      	lsls	r3, r3, #1
 8003412:	4413      	add	r3, r2
 8003414:	051b      	lsls	r3, r3, #20
 8003416:	e018      	b.n	800344a <HAL_ADC_ConfigChannel+0x596>
 8003418:	683b      	ldr	r3, [r7, #0]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800341e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003420:	fa93 f3a3 	rbit	r3, r3
 8003424:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8003426:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003428:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 800342a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800342c:	2b00      	cmp	r3, #0
 800342e:	d101      	bne.n	8003434 <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 8003430:	2320      	movs	r3, #32
 8003432:	e003      	b.n	800343c <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 8003434:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003436:	fab3 f383 	clz	r3, r3
 800343a:	b2db      	uxtb	r3, r3
 800343c:	3301      	adds	r3, #1
 800343e:	f003 021f 	and.w	r2, r3, #31
 8003442:	4613      	mov	r3, r2
 8003444:	005b      	lsls	r3, r3, #1
 8003446:	4413      	add	r3, r2
 8003448:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800344a:	430b      	orrs	r3, r1
 800344c:	e081      	b.n	8003552 <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800344e:	683b      	ldr	r3, [r7, #0]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003456:	2b00      	cmp	r3, #0
 8003458:	d107      	bne.n	800346a <HAL_ADC_ConfigChannel+0x5b6>
 800345a:	683b      	ldr	r3, [r7, #0]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	0e9b      	lsrs	r3, r3, #26
 8003460:	3301      	adds	r3, #1
 8003462:	069b      	lsls	r3, r3, #26
 8003464:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003468:	e015      	b.n	8003496 <HAL_ADC_ConfigChannel+0x5e2>
 800346a:	683b      	ldr	r3, [r7, #0]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003470:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003472:	fa93 f3a3 	rbit	r3, r3
 8003476:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8003478:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800347a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 800347c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800347e:	2b00      	cmp	r3, #0
 8003480:	d101      	bne.n	8003486 <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 8003482:	2320      	movs	r3, #32
 8003484:	e003      	b.n	800348e <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 8003486:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003488:	fab3 f383 	clz	r3, r3
 800348c:	b2db      	uxtb	r3, r3
 800348e:	3301      	adds	r3, #1
 8003490:	069b      	lsls	r3, r3, #26
 8003492:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003496:	683b      	ldr	r3, [r7, #0]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d109      	bne.n	80034b6 <HAL_ADC_ConfigChannel+0x602>
 80034a2:	683b      	ldr	r3, [r7, #0]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	0e9b      	lsrs	r3, r3, #26
 80034a8:	3301      	adds	r3, #1
 80034aa:	f003 031f 	and.w	r3, r3, #31
 80034ae:	2101      	movs	r1, #1
 80034b0:	fa01 f303 	lsl.w	r3, r1, r3
 80034b4:	e017      	b.n	80034e6 <HAL_ADC_ConfigChannel+0x632>
 80034b6:	683b      	ldr	r3, [r7, #0]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034bc:	69fb      	ldr	r3, [r7, #28]
 80034be:	fa93 f3a3 	rbit	r3, r3
 80034c2:	61bb      	str	r3, [r7, #24]
  return result;
 80034c4:	69bb      	ldr	r3, [r7, #24]
 80034c6:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 80034c8:	6a3b      	ldr	r3, [r7, #32]
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d101      	bne.n	80034d2 <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 80034ce:	2320      	movs	r3, #32
 80034d0:	e003      	b.n	80034da <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 80034d2:	6a3b      	ldr	r3, [r7, #32]
 80034d4:	fab3 f383 	clz	r3, r3
 80034d8:	b2db      	uxtb	r3, r3
 80034da:	3301      	adds	r3, #1
 80034dc:	f003 031f 	and.w	r3, r3, #31
 80034e0:	2101      	movs	r1, #1
 80034e2:	fa01 f303 	lsl.w	r3, r1, r3
 80034e6:	ea42 0103 	orr.w	r1, r2, r3
 80034ea:	683b      	ldr	r3, [r7, #0]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d10d      	bne.n	8003512 <HAL_ADC_ConfigChannel+0x65e>
 80034f6:	683b      	ldr	r3, [r7, #0]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	0e9b      	lsrs	r3, r3, #26
 80034fc:	3301      	adds	r3, #1
 80034fe:	f003 021f 	and.w	r2, r3, #31
 8003502:	4613      	mov	r3, r2
 8003504:	005b      	lsls	r3, r3, #1
 8003506:	4413      	add	r3, r2
 8003508:	3b1e      	subs	r3, #30
 800350a:	051b      	lsls	r3, r3, #20
 800350c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003510:	e01e      	b.n	8003550 <HAL_ADC_ConfigChannel+0x69c>
 8003512:	683b      	ldr	r3, [r7, #0]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003518:	693b      	ldr	r3, [r7, #16]
 800351a:	fa93 f3a3 	rbit	r3, r3
 800351e:	60fb      	str	r3, [r7, #12]
  return result;
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8003524:	697b      	ldr	r3, [r7, #20]
 8003526:	2b00      	cmp	r3, #0
 8003528:	d104      	bne.n	8003534 <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 800352a:	2320      	movs	r3, #32
 800352c:	e006      	b.n	800353c <HAL_ADC_ConfigChannel+0x688>
 800352e:	bf00      	nop
 8003530:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003534:	697b      	ldr	r3, [r7, #20]
 8003536:	fab3 f383 	clz	r3, r3
 800353a:	b2db      	uxtb	r3, r3
 800353c:	3301      	adds	r3, #1
 800353e:	f003 021f 	and.w	r2, r3, #31
 8003542:	4613      	mov	r3, r2
 8003544:	005b      	lsls	r3, r3, #1
 8003546:	4413      	add	r3, r2
 8003548:	3b1e      	subs	r3, #30
 800354a:	051b      	lsls	r3, r3, #20
 800354c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003550:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8003552:	683a      	ldr	r2, [r7, #0]
 8003554:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003556:	4619      	mov	r1, r3
 8003558:	f7ff f81e 	bl	8002598 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800355c:	683b      	ldr	r3, [r7, #0]
 800355e:	681a      	ldr	r2, [r3, #0]
 8003560:	4b44      	ldr	r3, [pc, #272]	@ (8003674 <HAL_ADC_ConfigChannel+0x7c0>)
 8003562:	4013      	ands	r3, r2
 8003564:	2b00      	cmp	r3, #0
 8003566:	d07a      	beq.n	800365e <HAL_ADC_ConfigChannel+0x7aa>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003568:	4843      	ldr	r0, [pc, #268]	@ (8003678 <HAL_ADC_ConfigChannel+0x7c4>)
 800356a:	f7fe ff73 	bl	8002454 <LL_ADC_GetCommonPathInternalCh>
 800356e:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003572:	683b      	ldr	r3, [r7, #0]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	4a41      	ldr	r2, [pc, #260]	@ (800367c <HAL_ADC_ConfigChannel+0x7c8>)
 8003578:	4293      	cmp	r3, r2
 800357a:	d12c      	bne.n	80035d6 <HAL_ADC_ConfigChannel+0x722>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800357c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003580:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003584:	2b00      	cmp	r3, #0
 8003586:	d126      	bne.n	80035d6 <HAL_ADC_ConfigChannel+0x722>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	4a3c      	ldr	r2, [pc, #240]	@ (8003680 <HAL_ADC_ConfigChannel+0x7cc>)
 800358e:	4293      	cmp	r3, r2
 8003590:	d004      	beq.n	800359c <HAL_ADC_ConfigChannel+0x6e8>
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	4a3b      	ldr	r2, [pc, #236]	@ (8003684 <HAL_ADC_ConfigChannel+0x7d0>)
 8003598:	4293      	cmp	r3, r2
 800359a:	d15d      	bne.n	8003658 <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800359c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80035a0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80035a4:	4619      	mov	r1, r3
 80035a6:	4834      	ldr	r0, [pc, #208]	@ (8003678 <HAL_ADC_ConfigChannel+0x7c4>)
 80035a8:	f7fe ff41 	bl	800242e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80035ac:	4b36      	ldr	r3, [pc, #216]	@ (8003688 <HAL_ADC_ConfigChannel+0x7d4>)
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	099b      	lsrs	r3, r3, #6
 80035b2:	4a36      	ldr	r2, [pc, #216]	@ (800368c <HAL_ADC_ConfigChannel+0x7d8>)
 80035b4:	fba2 2303 	umull	r2, r3, r2, r3
 80035b8:	099b      	lsrs	r3, r3, #6
 80035ba:	1c5a      	adds	r2, r3, #1
 80035bc:	4613      	mov	r3, r2
 80035be:	005b      	lsls	r3, r3, #1
 80035c0:	4413      	add	r3, r2
 80035c2:	009b      	lsls	r3, r3, #2
 80035c4:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80035c6:	e002      	b.n	80035ce <HAL_ADC_ConfigChannel+0x71a>
          {
            wait_loop_index--;
 80035c8:	68bb      	ldr	r3, [r7, #8]
 80035ca:	3b01      	subs	r3, #1
 80035cc:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80035ce:	68bb      	ldr	r3, [r7, #8]
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d1f9      	bne.n	80035c8 <HAL_ADC_ConfigChannel+0x714>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80035d4:	e040      	b.n	8003658 <HAL_ADC_ConfigChannel+0x7a4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80035d6:	683b      	ldr	r3, [r7, #0]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	4a2d      	ldr	r2, [pc, #180]	@ (8003690 <HAL_ADC_ConfigChannel+0x7dc>)
 80035dc:	4293      	cmp	r3, r2
 80035de:	d118      	bne.n	8003612 <HAL_ADC_ConfigChannel+0x75e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80035e0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80035e4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d112      	bne.n	8003612 <HAL_ADC_ConfigChannel+0x75e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	4a23      	ldr	r2, [pc, #140]	@ (8003680 <HAL_ADC_ConfigChannel+0x7cc>)
 80035f2:	4293      	cmp	r3, r2
 80035f4:	d004      	beq.n	8003600 <HAL_ADC_ConfigChannel+0x74c>
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	4a22      	ldr	r2, [pc, #136]	@ (8003684 <HAL_ADC_ConfigChannel+0x7d0>)
 80035fc:	4293      	cmp	r3, r2
 80035fe:	d12d      	bne.n	800365c <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003600:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003604:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003608:	4619      	mov	r1, r3
 800360a:	481b      	ldr	r0, [pc, #108]	@ (8003678 <HAL_ADC_ConfigChannel+0x7c4>)
 800360c:	f7fe ff0f 	bl	800242e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003610:	e024      	b.n	800365c <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003612:	683b      	ldr	r3, [r7, #0]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	4a1f      	ldr	r2, [pc, #124]	@ (8003694 <HAL_ADC_ConfigChannel+0x7e0>)
 8003618:	4293      	cmp	r3, r2
 800361a:	d120      	bne.n	800365e <HAL_ADC_ConfigChannel+0x7aa>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800361c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003620:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003624:	2b00      	cmp	r3, #0
 8003626:	d11a      	bne.n	800365e <HAL_ADC_ConfigChannel+0x7aa>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	4a14      	ldr	r2, [pc, #80]	@ (8003680 <HAL_ADC_ConfigChannel+0x7cc>)
 800362e:	4293      	cmp	r3, r2
 8003630:	d115      	bne.n	800365e <HAL_ADC_ConfigChannel+0x7aa>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003632:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003636:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800363a:	4619      	mov	r1, r3
 800363c:	480e      	ldr	r0, [pc, #56]	@ (8003678 <HAL_ADC_ConfigChannel+0x7c4>)
 800363e:	f7fe fef6 	bl	800242e <LL_ADC_SetCommonPathInternalCh>
 8003642:	e00c      	b.n	800365e <HAL_ADC_ConfigChannel+0x7aa>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003648:	f043 0220 	orr.w	r2, r3, #32
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8003650:	2301      	movs	r3, #1
 8003652:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8003656:	e002      	b.n	800365e <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003658:	bf00      	nop
 800365a:	e000      	b.n	800365e <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800365c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	2200      	movs	r2, #0
 8003662:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8003666:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800366a:	4618      	mov	r0, r3
 800366c:	37d8      	adds	r7, #216	@ 0xd8
 800366e:	46bd      	mov	sp, r7
 8003670:	bd80      	pop	{r7, pc}
 8003672:	bf00      	nop
 8003674:	80080000 	.word	0x80080000
 8003678:	50040300 	.word	0x50040300
 800367c:	c7520000 	.word	0xc7520000
 8003680:	50040000 	.word	0x50040000
 8003684:	50040200 	.word	0x50040200
 8003688:	20000004 	.word	0x20000004
 800368c:	053e2d63 	.word	0x053e2d63
 8003690:	cb840000 	.word	0xcb840000
 8003694:	80000001 	.word	0x80000001

08003698 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8003698:	b580      	push	{r7, lr}
 800369a:	b088      	sub	sp, #32
 800369c:	af00      	add	r7, sp, #0
 800369e:	6078      	str	r0, [r7, #4]
 80036a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 80036a2:	2300      	movs	r3, #0
 80036a4:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 80036a6:	683b      	ldr	r3, [r7, #0]
 80036a8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	4618      	mov	r0, r3
 80036b0:	f7ff f8a2 	bl	80027f8 <LL_ADC_REG_IsConversionOngoing>
 80036b4:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	4618      	mov	r0, r3
 80036bc:	f7ff f8c3 	bl	8002846 <LL_ADC_INJ_IsConversionOngoing>
 80036c0:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 80036c2:	693b      	ldr	r3, [r7, #16]
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d103      	bne.n	80036d0 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	f000 8098 	beq.w	8003800 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	68db      	ldr	r3, [r3, #12]
 80036d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d02a      	beq.n	8003734 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	7e5b      	ldrb	r3, [r3, #25]
 80036e2:	2b01      	cmp	r3, #1
 80036e4:	d126      	bne.n	8003734 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	7e1b      	ldrb	r3, [r3, #24]
 80036ea:	2b01      	cmp	r3, #1
 80036ec:	d122      	bne.n	8003734 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 80036ee:	2301      	movs	r3, #1
 80036f0:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80036f2:	e014      	b.n	800371e <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 80036f4:	69fb      	ldr	r3, [r7, #28]
 80036f6:	4a45      	ldr	r2, [pc, #276]	@ (800380c <ADC_ConversionStop+0x174>)
 80036f8:	4293      	cmp	r3, r2
 80036fa:	d90d      	bls.n	8003718 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003700:	f043 0210 	orr.w	r2, r3, #16
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800370c:	f043 0201 	orr.w	r2, r3, #1
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8003714:	2301      	movs	r3, #1
 8003716:	e074      	b.n	8003802 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8003718:	69fb      	ldr	r3, [r7, #28]
 800371a:	3301      	adds	r3, #1
 800371c:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003728:	2b40      	cmp	r3, #64	@ 0x40
 800372a:	d1e3      	bne.n	80036f4 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	2240      	movs	r2, #64	@ 0x40
 8003732:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8003734:	69bb      	ldr	r3, [r7, #24]
 8003736:	2b02      	cmp	r3, #2
 8003738:	d014      	beq.n	8003764 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	4618      	mov	r0, r3
 8003740:	f7ff f85a 	bl	80027f8 <LL_ADC_REG_IsConversionOngoing>
 8003744:	4603      	mov	r3, r0
 8003746:	2b00      	cmp	r3, #0
 8003748:	d00c      	beq.n	8003764 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	4618      	mov	r0, r3
 8003750:	f7ff f817 	bl	8002782 <LL_ADC_IsDisableOngoing>
 8003754:	4603      	mov	r3, r0
 8003756:	2b00      	cmp	r3, #0
 8003758:	d104      	bne.n	8003764 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	4618      	mov	r0, r3
 8003760:	f7ff f836 	bl	80027d0 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8003764:	69bb      	ldr	r3, [r7, #24]
 8003766:	2b01      	cmp	r3, #1
 8003768:	d014      	beq.n	8003794 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	4618      	mov	r0, r3
 8003770:	f7ff f869 	bl	8002846 <LL_ADC_INJ_IsConversionOngoing>
 8003774:	4603      	mov	r3, r0
 8003776:	2b00      	cmp	r3, #0
 8003778:	d00c      	beq.n	8003794 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	4618      	mov	r0, r3
 8003780:	f7fe ffff 	bl	8002782 <LL_ADC_IsDisableOngoing>
 8003784:	4603      	mov	r3, r0
 8003786:	2b00      	cmp	r3, #0
 8003788:	d104      	bne.n	8003794 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	4618      	mov	r0, r3
 8003790:	f7ff f845 	bl	800281e <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8003794:	69bb      	ldr	r3, [r7, #24]
 8003796:	2b02      	cmp	r3, #2
 8003798:	d005      	beq.n	80037a6 <ADC_ConversionStop+0x10e>
 800379a:	69bb      	ldr	r3, [r7, #24]
 800379c:	2b03      	cmp	r3, #3
 800379e:	d105      	bne.n	80037ac <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 80037a0:	230c      	movs	r3, #12
 80037a2:	617b      	str	r3, [r7, #20]
        break;
 80037a4:	e005      	b.n	80037b2 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 80037a6:	2308      	movs	r3, #8
 80037a8:	617b      	str	r3, [r7, #20]
        break;
 80037aa:	e002      	b.n	80037b2 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 80037ac:	2304      	movs	r3, #4
 80037ae:	617b      	str	r3, [r7, #20]
        break;
 80037b0:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 80037b2:	f7fe fdf9 	bl	80023a8 <HAL_GetTick>
 80037b6:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80037b8:	e01b      	b.n	80037f2 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80037ba:	f7fe fdf5 	bl	80023a8 <HAL_GetTick>
 80037be:	4602      	mov	r2, r0
 80037c0:	68bb      	ldr	r3, [r7, #8]
 80037c2:	1ad3      	subs	r3, r2, r3
 80037c4:	2b05      	cmp	r3, #5
 80037c6:	d914      	bls.n	80037f2 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	689a      	ldr	r2, [r3, #8]
 80037ce:	697b      	ldr	r3, [r7, #20]
 80037d0:	4013      	ands	r3, r2
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d00d      	beq.n	80037f2 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037da:	f043 0210 	orr.w	r2, r3, #16
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037e6:	f043 0201 	orr.w	r2, r3, #1
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 80037ee:	2301      	movs	r3, #1
 80037f0:	e007      	b.n	8003802 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	689a      	ldr	r2, [r3, #8]
 80037f8:	697b      	ldr	r3, [r7, #20]
 80037fa:	4013      	ands	r3, r2
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d1dc      	bne.n	80037ba <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8003800:	2300      	movs	r3, #0
}
 8003802:	4618      	mov	r0, r3
 8003804:	3720      	adds	r7, #32
 8003806:	46bd      	mov	sp, r7
 8003808:	bd80      	pop	{r7, pc}
 800380a:	bf00      	nop
 800380c:	a33fffff 	.word	0xa33fffff

08003810 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003810:	b580      	push	{r7, lr}
 8003812:	b084      	sub	sp, #16
 8003814:	af00      	add	r7, sp, #0
 8003816:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003818:	2300      	movs	r3, #0
 800381a:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	4618      	mov	r0, r3
 8003822:	f7fe ff9b 	bl	800275c <LL_ADC_IsEnabled>
 8003826:	4603      	mov	r3, r0
 8003828:	2b00      	cmp	r3, #0
 800382a:	d169      	bne.n	8003900 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	689a      	ldr	r2, [r3, #8]
 8003832:	4b36      	ldr	r3, [pc, #216]	@ (800390c <ADC_Enable+0xfc>)
 8003834:	4013      	ands	r3, r2
 8003836:	2b00      	cmp	r3, #0
 8003838:	d00d      	beq.n	8003856 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800383e:	f043 0210 	orr.w	r2, r3, #16
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800384a:	f043 0201 	orr.w	r2, r3, #1
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8003852:	2301      	movs	r3, #1
 8003854:	e055      	b.n	8003902 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	4618      	mov	r0, r3
 800385c:	f7fe ff56 	bl	800270c <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003860:	482b      	ldr	r0, [pc, #172]	@ (8003910 <ADC_Enable+0x100>)
 8003862:	f7fe fdf7 	bl	8002454 <LL_ADC_GetCommonPathInternalCh>
 8003866:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8003868:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800386c:	2b00      	cmp	r3, #0
 800386e:	d013      	beq.n	8003898 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003870:	4b28      	ldr	r3, [pc, #160]	@ (8003914 <ADC_Enable+0x104>)
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	099b      	lsrs	r3, r3, #6
 8003876:	4a28      	ldr	r2, [pc, #160]	@ (8003918 <ADC_Enable+0x108>)
 8003878:	fba2 2303 	umull	r2, r3, r2, r3
 800387c:	099b      	lsrs	r3, r3, #6
 800387e:	1c5a      	adds	r2, r3, #1
 8003880:	4613      	mov	r3, r2
 8003882:	005b      	lsls	r3, r3, #1
 8003884:	4413      	add	r3, r2
 8003886:	009b      	lsls	r3, r3, #2
 8003888:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800388a:	e002      	b.n	8003892 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 800388c:	68bb      	ldr	r3, [r7, #8]
 800388e:	3b01      	subs	r3, #1
 8003890:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003892:	68bb      	ldr	r3, [r7, #8]
 8003894:	2b00      	cmp	r3, #0
 8003896:	d1f9      	bne.n	800388c <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003898:	f7fe fd86 	bl	80023a8 <HAL_GetTick>
 800389c:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800389e:	e028      	b.n	80038f2 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	4618      	mov	r0, r3
 80038a6:	f7fe ff59 	bl	800275c <LL_ADC_IsEnabled>
 80038aa:	4603      	mov	r3, r0
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d104      	bne.n	80038ba <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	4618      	mov	r0, r3
 80038b6:	f7fe ff29 	bl	800270c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80038ba:	f7fe fd75 	bl	80023a8 <HAL_GetTick>
 80038be:	4602      	mov	r2, r0
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	1ad3      	subs	r3, r2, r3
 80038c4:	2b02      	cmp	r3, #2
 80038c6:	d914      	bls.n	80038f2 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f003 0301 	and.w	r3, r3, #1
 80038d2:	2b01      	cmp	r3, #1
 80038d4:	d00d      	beq.n	80038f2 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038da:	f043 0210 	orr.w	r2, r3, #16
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038e6:	f043 0201 	orr.w	r2, r3, #1
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 80038ee:	2301      	movs	r3, #1
 80038f0:	e007      	b.n	8003902 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	f003 0301 	and.w	r3, r3, #1
 80038fc:	2b01      	cmp	r3, #1
 80038fe:	d1cf      	bne.n	80038a0 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003900:	2300      	movs	r3, #0
}
 8003902:	4618      	mov	r0, r3
 8003904:	3710      	adds	r7, #16
 8003906:	46bd      	mov	sp, r7
 8003908:	bd80      	pop	{r7, pc}
 800390a:	bf00      	nop
 800390c:	8000003f 	.word	0x8000003f
 8003910:	50040300 	.word	0x50040300
 8003914:	20000004 	.word	0x20000004
 8003918:	053e2d63 	.word	0x053e2d63

0800391c <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 800391c:	b580      	push	{r7, lr}
 800391e:	b084      	sub	sp, #16
 8003920:	af00      	add	r7, sp, #0
 8003922:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	4618      	mov	r0, r3
 800392a:	f7fe ff2a 	bl	8002782 <LL_ADC_IsDisableOngoing>
 800392e:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	4618      	mov	r0, r3
 8003936:	f7fe ff11 	bl	800275c <LL_ADC_IsEnabled>
 800393a:	4603      	mov	r3, r0
 800393c:	2b00      	cmp	r3, #0
 800393e:	d047      	beq.n	80039d0 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	2b00      	cmp	r3, #0
 8003944:	d144      	bne.n	80039d0 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	689b      	ldr	r3, [r3, #8]
 800394c:	f003 030d 	and.w	r3, r3, #13
 8003950:	2b01      	cmp	r3, #1
 8003952:	d10c      	bne.n	800396e <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	4618      	mov	r0, r3
 800395a:	f7fe feeb 	bl	8002734 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	2203      	movs	r2, #3
 8003964:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003966:	f7fe fd1f 	bl	80023a8 <HAL_GetTick>
 800396a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800396c:	e029      	b.n	80039c2 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003972:	f043 0210 	orr.w	r2, r3, #16
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800397e:	f043 0201 	orr.w	r2, r3, #1
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 8003986:	2301      	movs	r3, #1
 8003988:	e023      	b.n	80039d2 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800398a:	f7fe fd0d 	bl	80023a8 <HAL_GetTick>
 800398e:	4602      	mov	r2, r0
 8003990:	68bb      	ldr	r3, [r7, #8]
 8003992:	1ad3      	subs	r3, r2, r3
 8003994:	2b02      	cmp	r3, #2
 8003996:	d914      	bls.n	80039c2 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	689b      	ldr	r3, [r3, #8]
 800399e:	f003 0301 	and.w	r3, r3, #1
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d00d      	beq.n	80039c2 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039aa:	f043 0210 	orr.w	r2, r3, #16
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039b6:	f043 0201 	orr.w	r2, r3, #1
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 80039be:	2301      	movs	r3, #1
 80039c0:	e007      	b.n	80039d2 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	689b      	ldr	r3, [r3, #8]
 80039c8:	f003 0301 	and.w	r3, r3, #1
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d1dc      	bne.n	800398a <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80039d0:	2300      	movs	r3, #0
}
 80039d2:	4618      	mov	r0, r3
 80039d4:	3710      	adds	r7, #16
 80039d6:	46bd      	mov	sp, r7
 80039d8:	bd80      	pop	{r7, pc}

080039da <LL_ADC_IsEnabled>:
{
 80039da:	b480      	push	{r7}
 80039dc:	b083      	sub	sp, #12
 80039de:	af00      	add	r7, sp, #0
 80039e0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	689b      	ldr	r3, [r3, #8]
 80039e6:	f003 0301 	and.w	r3, r3, #1
 80039ea:	2b01      	cmp	r3, #1
 80039ec:	d101      	bne.n	80039f2 <LL_ADC_IsEnabled+0x18>
 80039ee:	2301      	movs	r3, #1
 80039f0:	e000      	b.n	80039f4 <LL_ADC_IsEnabled+0x1a>
 80039f2:	2300      	movs	r3, #0
}
 80039f4:	4618      	mov	r0, r3
 80039f6:	370c      	adds	r7, #12
 80039f8:	46bd      	mov	sp, r7
 80039fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039fe:	4770      	bx	lr

08003a00 <LL_ADC_REG_IsConversionOngoing>:
{
 8003a00:	b480      	push	{r7}
 8003a02:	b083      	sub	sp, #12
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	689b      	ldr	r3, [r3, #8]
 8003a0c:	f003 0304 	and.w	r3, r3, #4
 8003a10:	2b04      	cmp	r3, #4
 8003a12:	d101      	bne.n	8003a18 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003a14:	2301      	movs	r3, #1
 8003a16:	e000      	b.n	8003a1a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003a18:	2300      	movs	r3, #0
}
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	370c      	adds	r7, #12
 8003a1e:	46bd      	mov	sp, r7
 8003a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a24:	4770      	bx	lr
	...

08003a28 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8003a28:	b590      	push	{r4, r7, lr}
 8003a2a:	b09f      	sub	sp, #124	@ 0x7c
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	6078      	str	r0, [r7, #4]
 8003a30:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003a32:	2300      	movs	r3, #0
 8003a34:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003a3e:	2b01      	cmp	r3, #1
 8003a40:	d101      	bne.n	8003a46 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003a42:	2302      	movs	r3, #2
 8003a44:	e093      	b.n	8003b6e <HAL_ADCEx_MultiModeConfigChannel+0x146>
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	2201      	movs	r2, #1
 8003a4a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8003a4e:	2300      	movs	r3, #0
 8003a50:	65fb      	str	r3, [r7, #92]	@ 0x5c
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8003a52:	2300      	movs	r3, #0
 8003a54:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	4a47      	ldr	r2, [pc, #284]	@ (8003b78 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8003a5c:	4293      	cmp	r3, r2
 8003a5e:	d102      	bne.n	8003a66 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003a60:	4b46      	ldr	r3, [pc, #280]	@ (8003b7c <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8003a62:	60bb      	str	r3, [r7, #8]
 8003a64:	e001      	b.n	8003a6a <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8003a66:	2300      	movs	r3, #0
 8003a68:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8003a6a:	68bb      	ldr	r3, [r7, #8]
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d10b      	bne.n	8003a88 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a74:	f043 0220 	orr.w	r2, r3, #32
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	2200      	movs	r2, #0
 8003a80:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 8003a84:	2301      	movs	r3, #1
 8003a86:	e072      	b.n	8003b6e <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8003a88:	68bb      	ldr	r3, [r7, #8]
 8003a8a:	4618      	mov	r0, r3
 8003a8c:	f7ff ffb8 	bl	8003a00 <LL_ADC_REG_IsConversionOngoing>
 8003a90:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	4618      	mov	r0, r3
 8003a98:	f7ff ffb2 	bl	8003a00 <LL_ADC_REG_IsConversionOngoing>
 8003a9c:	4603      	mov	r3, r0
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d154      	bne.n	8003b4c <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8003aa2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d151      	bne.n	8003b4c <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003aa8:	4b35      	ldr	r3, [pc, #212]	@ (8003b80 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 8003aaa:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003aac:	683b      	ldr	r3, [r7, #0]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d02c      	beq.n	8003b0e <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8003ab4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003ab6:	689b      	ldr	r3, [r3, #8]
 8003ab8:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003abc:	683b      	ldr	r3, [r7, #0]
 8003abe:	6859      	ldr	r1, [r3, #4]
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003ac6:	035b      	lsls	r3, r3, #13
 8003ac8:	430b      	orrs	r3, r1
 8003aca:	431a      	orrs	r2, r3
 8003acc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003ace:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003ad0:	4829      	ldr	r0, [pc, #164]	@ (8003b78 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8003ad2:	f7ff ff82 	bl	80039da <LL_ADC_IsEnabled>
 8003ad6:	4604      	mov	r4, r0
 8003ad8:	4828      	ldr	r0, [pc, #160]	@ (8003b7c <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8003ada:	f7ff ff7e 	bl	80039da <LL_ADC_IsEnabled>
 8003ade:	4603      	mov	r3, r0
 8003ae0:	431c      	orrs	r4, r3
 8003ae2:	4828      	ldr	r0, [pc, #160]	@ (8003b84 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8003ae4:	f7ff ff79 	bl	80039da <LL_ADC_IsEnabled>
 8003ae8:	4603      	mov	r3, r0
 8003aea:	4323      	orrs	r3, r4
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d137      	bne.n	8003b60 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003af0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003af2:	689b      	ldr	r3, [r3, #8]
 8003af4:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003af8:	f023 030f 	bic.w	r3, r3, #15
 8003afc:	683a      	ldr	r2, [r7, #0]
 8003afe:	6811      	ldr	r1, [r2, #0]
 8003b00:	683a      	ldr	r2, [r7, #0]
 8003b02:	6892      	ldr	r2, [r2, #8]
 8003b04:	430a      	orrs	r2, r1
 8003b06:	431a      	orrs	r2, r3
 8003b08:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003b0a:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003b0c:	e028      	b.n	8003b60 <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003b0e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003b10:	689b      	ldr	r3, [r3, #8]
 8003b12:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003b16:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003b18:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003b1a:	4817      	ldr	r0, [pc, #92]	@ (8003b78 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8003b1c:	f7ff ff5d 	bl	80039da <LL_ADC_IsEnabled>
 8003b20:	4604      	mov	r4, r0
 8003b22:	4816      	ldr	r0, [pc, #88]	@ (8003b7c <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8003b24:	f7ff ff59 	bl	80039da <LL_ADC_IsEnabled>
 8003b28:	4603      	mov	r3, r0
 8003b2a:	431c      	orrs	r4, r3
 8003b2c:	4815      	ldr	r0, [pc, #84]	@ (8003b84 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8003b2e:	f7ff ff54 	bl	80039da <LL_ADC_IsEnabled>
 8003b32:	4603      	mov	r3, r0
 8003b34:	4323      	orrs	r3, r4
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d112      	bne.n	8003b60 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003b3a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003b3c:	689b      	ldr	r3, [r3, #8]
 8003b3e:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003b42:	f023 030f 	bic.w	r3, r3, #15
 8003b46:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003b48:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003b4a:	e009      	b.n	8003b60 <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b50:	f043 0220 	orr.w	r2, r3, #32
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8003b58:	2301      	movs	r3, #1
 8003b5a:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8003b5e:	e000      	b.n	8003b62 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003b60:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	2200      	movs	r2, #0
 8003b66:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8003b6a:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 8003b6e:	4618      	mov	r0, r3
 8003b70:	377c      	adds	r7, #124	@ 0x7c
 8003b72:	46bd      	mov	sp, r7
 8003b74:	bd90      	pop	{r4, r7, pc}
 8003b76:	bf00      	nop
 8003b78:	50040000 	.word	0x50040000
 8003b7c:	50040100 	.word	0x50040100
 8003b80:	50040300 	.word	0x50040300
 8003b84:	50040200 	.word	0x50040200

08003b88 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b88:	b480      	push	{r7}
 8003b8a:	b085      	sub	sp, #20
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	f003 0307 	and.w	r3, r3, #7
 8003b96:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003b98:	4b0c      	ldr	r3, [pc, #48]	@ (8003bcc <__NVIC_SetPriorityGrouping+0x44>)
 8003b9a:	68db      	ldr	r3, [r3, #12]
 8003b9c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003b9e:	68ba      	ldr	r2, [r7, #8]
 8003ba0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003ba4:	4013      	ands	r3, r2
 8003ba6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003bac:	68bb      	ldr	r3, [r7, #8]
 8003bae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003bb0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003bb4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003bb8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003bba:	4a04      	ldr	r2, [pc, #16]	@ (8003bcc <__NVIC_SetPriorityGrouping+0x44>)
 8003bbc:	68bb      	ldr	r3, [r7, #8]
 8003bbe:	60d3      	str	r3, [r2, #12]
}
 8003bc0:	bf00      	nop
 8003bc2:	3714      	adds	r7, #20
 8003bc4:	46bd      	mov	sp, r7
 8003bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bca:	4770      	bx	lr
 8003bcc:	e000ed00 	.word	0xe000ed00

08003bd0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003bd0:	b480      	push	{r7}
 8003bd2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003bd4:	4b04      	ldr	r3, [pc, #16]	@ (8003be8 <__NVIC_GetPriorityGrouping+0x18>)
 8003bd6:	68db      	ldr	r3, [r3, #12]
 8003bd8:	0a1b      	lsrs	r3, r3, #8
 8003bda:	f003 0307 	and.w	r3, r3, #7
}
 8003bde:	4618      	mov	r0, r3
 8003be0:	46bd      	mov	sp, r7
 8003be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be6:	4770      	bx	lr
 8003be8:	e000ed00 	.word	0xe000ed00

08003bec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003bec:	b480      	push	{r7}
 8003bee:	b083      	sub	sp, #12
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	4603      	mov	r3, r0
 8003bf4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003bf6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	db0b      	blt.n	8003c16 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003bfe:	79fb      	ldrb	r3, [r7, #7]
 8003c00:	f003 021f 	and.w	r2, r3, #31
 8003c04:	4907      	ldr	r1, [pc, #28]	@ (8003c24 <__NVIC_EnableIRQ+0x38>)
 8003c06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c0a:	095b      	lsrs	r3, r3, #5
 8003c0c:	2001      	movs	r0, #1
 8003c0e:	fa00 f202 	lsl.w	r2, r0, r2
 8003c12:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003c16:	bf00      	nop
 8003c18:	370c      	adds	r7, #12
 8003c1a:	46bd      	mov	sp, r7
 8003c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c20:	4770      	bx	lr
 8003c22:	bf00      	nop
 8003c24:	e000e100 	.word	0xe000e100

08003c28 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003c28:	b480      	push	{r7}
 8003c2a:	b083      	sub	sp, #12
 8003c2c:	af00      	add	r7, sp, #0
 8003c2e:	4603      	mov	r3, r0
 8003c30:	6039      	str	r1, [r7, #0]
 8003c32:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003c34:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	db0a      	blt.n	8003c52 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c3c:	683b      	ldr	r3, [r7, #0]
 8003c3e:	b2da      	uxtb	r2, r3
 8003c40:	490c      	ldr	r1, [pc, #48]	@ (8003c74 <__NVIC_SetPriority+0x4c>)
 8003c42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c46:	0112      	lsls	r2, r2, #4
 8003c48:	b2d2      	uxtb	r2, r2
 8003c4a:	440b      	add	r3, r1
 8003c4c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003c50:	e00a      	b.n	8003c68 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c52:	683b      	ldr	r3, [r7, #0]
 8003c54:	b2da      	uxtb	r2, r3
 8003c56:	4908      	ldr	r1, [pc, #32]	@ (8003c78 <__NVIC_SetPriority+0x50>)
 8003c58:	79fb      	ldrb	r3, [r7, #7]
 8003c5a:	f003 030f 	and.w	r3, r3, #15
 8003c5e:	3b04      	subs	r3, #4
 8003c60:	0112      	lsls	r2, r2, #4
 8003c62:	b2d2      	uxtb	r2, r2
 8003c64:	440b      	add	r3, r1
 8003c66:	761a      	strb	r2, [r3, #24]
}
 8003c68:	bf00      	nop
 8003c6a:	370c      	adds	r7, #12
 8003c6c:	46bd      	mov	sp, r7
 8003c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c72:	4770      	bx	lr
 8003c74:	e000e100 	.word	0xe000e100
 8003c78:	e000ed00 	.word	0xe000ed00

08003c7c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003c7c:	b480      	push	{r7}
 8003c7e:	b089      	sub	sp, #36	@ 0x24
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	60f8      	str	r0, [r7, #12]
 8003c84:	60b9      	str	r1, [r7, #8]
 8003c86:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	f003 0307 	and.w	r3, r3, #7
 8003c8e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003c90:	69fb      	ldr	r3, [r7, #28]
 8003c92:	f1c3 0307 	rsb	r3, r3, #7
 8003c96:	2b04      	cmp	r3, #4
 8003c98:	bf28      	it	cs
 8003c9a:	2304      	movcs	r3, #4
 8003c9c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003c9e:	69fb      	ldr	r3, [r7, #28]
 8003ca0:	3304      	adds	r3, #4
 8003ca2:	2b06      	cmp	r3, #6
 8003ca4:	d902      	bls.n	8003cac <NVIC_EncodePriority+0x30>
 8003ca6:	69fb      	ldr	r3, [r7, #28]
 8003ca8:	3b03      	subs	r3, #3
 8003caa:	e000      	b.n	8003cae <NVIC_EncodePriority+0x32>
 8003cac:	2300      	movs	r3, #0
 8003cae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003cb0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003cb4:	69bb      	ldr	r3, [r7, #24]
 8003cb6:	fa02 f303 	lsl.w	r3, r2, r3
 8003cba:	43da      	mvns	r2, r3
 8003cbc:	68bb      	ldr	r3, [r7, #8]
 8003cbe:	401a      	ands	r2, r3
 8003cc0:	697b      	ldr	r3, [r7, #20]
 8003cc2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003cc4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003cc8:	697b      	ldr	r3, [r7, #20]
 8003cca:	fa01 f303 	lsl.w	r3, r1, r3
 8003cce:	43d9      	mvns	r1, r3
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003cd4:	4313      	orrs	r3, r2
         );
}
 8003cd6:	4618      	mov	r0, r3
 8003cd8:	3724      	adds	r7, #36	@ 0x24
 8003cda:	46bd      	mov	sp, r7
 8003cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce0:	4770      	bx	lr

08003ce2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ce2:	b580      	push	{r7, lr}
 8003ce4:	b082      	sub	sp, #8
 8003ce6:	af00      	add	r7, sp, #0
 8003ce8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003cea:	6878      	ldr	r0, [r7, #4]
 8003cec:	f7ff ff4c 	bl	8003b88 <__NVIC_SetPriorityGrouping>
}
 8003cf0:	bf00      	nop
 8003cf2:	3708      	adds	r7, #8
 8003cf4:	46bd      	mov	sp, r7
 8003cf6:	bd80      	pop	{r7, pc}

08003cf8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003cf8:	b580      	push	{r7, lr}
 8003cfa:	b086      	sub	sp, #24
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	4603      	mov	r3, r0
 8003d00:	60b9      	str	r1, [r7, #8]
 8003d02:	607a      	str	r2, [r7, #4]
 8003d04:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003d06:	2300      	movs	r3, #0
 8003d08:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003d0a:	f7ff ff61 	bl	8003bd0 <__NVIC_GetPriorityGrouping>
 8003d0e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003d10:	687a      	ldr	r2, [r7, #4]
 8003d12:	68b9      	ldr	r1, [r7, #8]
 8003d14:	6978      	ldr	r0, [r7, #20]
 8003d16:	f7ff ffb1 	bl	8003c7c <NVIC_EncodePriority>
 8003d1a:	4602      	mov	r2, r0
 8003d1c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003d20:	4611      	mov	r1, r2
 8003d22:	4618      	mov	r0, r3
 8003d24:	f7ff ff80 	bl	8003c28 <__NVIC_SetPriority>
}
 8003d28:	bf00      	nop
 8003d2a:	3718      	adds	r7, #24
 8003d2c:	46bd      	mov	sp, r7
 8003d2e:	bd80      	pop	{r7, pc}

08003d30 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d30:	b580      	push	{r7, lr}
 8003d32:	b082      	sub	sp, #8
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	4603      	mov	r3, r0
 8003d38:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003d3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d3e:	4618      	mov	r0, r3
 8003d40:	f7ff ff54 	bl	8003bec <__NVIC_EnableIRQ>
}
 8003d44:	bf00      	nop
 8003d46:	3708      	adds	r7, #8
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	bd80      	pop	{r7, pc}

08003d4c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003d4c:	b480      	push	{r7}
 8003d4e:	b087      	sub	sp, #28
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	6078      	str	r0, [r7, #4]
 8003d54:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003d56:	2300      	movs	r3, #0
 8003d58:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003d5a:	e17f      	b.n	800405c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003d5c:	683b      	ldr	r3, [r7, #0]
 8003d5e:	681a      	ldr	r2, [r3, #0]
 8003d60:	2101      	movs	r1, #1
 8003d62:	697b      	ldr	r3, [r7, #20]
 8003d64:	fa01 f303 	lsl.w	r3, r1, r3
 8003d68:	4013      	ands	r3, r2
 8003d6a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	f000 8171 	beq.w	8004056 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003d74:	683b      	ldr	r3, [r7, #0]
 8003d76:	685b      	ldr	r3, [r3, #4]
 8003d78:	f003 0303 	and.w	r3, r3, #3
 8003d7c:	2b01      	cmp	r3, #1
 8003d7e:	d005      	beq.n	8003d8c <HAL_GPIO_Init+0x40>
 8003d80:	683b      	ldr	r3, [r7, #0]
 8003d82:	685b      	ldr	r3, [r3, #4]
 8003d84:	f003 0303 	and.w	r3, r3, #3
 8003d88:	2b02      	cmp	r3, #2
 8003d8a:	d130      	bne.n	8003dee <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	689b      	ldr	r3, [r3, #8]
 8003d90:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003d92:	697b      	ldr	r3, [r7, #20]
 8003d94:	005b      	lsls	r3, r3, #1
 8003d96:	2203      	movs	r2, #3
 8003d98:	fa02 f303 	lsl.w	r3, r2, r3
 8003d9c:	43db      	mvns	r3, r3
 8003d9e:	693a      	ldr	r2, [r7, #16]
 8003da0:	4013      	ands	r3, r2
 8003da2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003da4:	683b      	ldr	r3, [r7, #0]
 8003da6:	68da      	ldr	r2, [r3, #12]
 8003da8:	697b      	ldr	r3, [r7, #20]
 8003daa:	005b      	lsls	r3, r3, #1
 8003dac:	fa02 f303 	lsl.w	r3, r2, r3
 8003db0:	693a      	ldr	r2, [r7, #16]
 8003db2:	4313      	orrs	r3, r2
 8003db4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	693a      	ldr	r2, [r7, #16]
 8003dba:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	685b      	ldr	r3, [r3, #4]
 8003dc0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003dc2:	2201      	movs	r2, #1
 8003dc4:	697b      	ldr	r3, [r7, #20]
 8003dc6:	fa02 f303 	lsl.w	r3, r2, r3
 8003dca:	43db      	mvns	r3, r3
 8003dcc:	693a      	ldr	r2, [r7, #16]
 8003dce:	4013      	ands	r3, r2
 8003dd0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003dd2:	683b      	ldr	r3, [r7, #0]
 8003dd4:	685b      	ldr	r3, [r3, #4]
 8003dd6:	091b      	lsrs	r3, r3, #4
 8003dd8:	f003 0201 	and.w	r2, r3, #1
 8003ddc:	697b      	ldr	r3, [r7, #20]
 8003dde:	fa02 f303 	lsl.w	r3, r2, r3
 8003de2:	693a      	ldr	r2, [r7, #16]
 8003de4:	4313      	orrs	r3, r2
 8003de6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	693a      	ldr	r2, [r7, #16]
 8003dec:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8003dee:	683b      	ldr	r3, [r7, #0]
 8003df0:	685b      	ldr	r3, [r3, #4]
 8003df2:	f003 0303 	and.w	r3, r3, #3
 8003df6:	2b03      	cmp	r3, #3
 8003df8:	d118      	bne.n	8003e2c <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003dfe:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8003e00:	2201      	movs	r2, #1
 8003e02:	697b      	ldr	r3, [r7, #20]
 8003e04:	fa02 f303 	lsl.w	r3, r2, r3
 8003e08:	43db      	mvns	r3, r3
 8003e0a:	693a      	ldr	r2, [r7, #16]
 8003e0c:	4013      	ands	r3, r2
 8003e0e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8003e10:	683b      	ldr	r3, [r7, #0]
 8003e12:	685b      	ldr	r3, [r3, #4]
 8003e14:	08db      	lsrs	r3, r3, #3
 8003e16:	f003 0201 	and.w	r2, r3, #1
 8003e1a:	697b      	ldr	r3, [r7, #20]
 8003e1c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e20:	693a      	ldr	r2, [r7, #16]
 8003e22:	4313      	orrs	r3, r2
 8003e24:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	693a      	ldr	r2, [r7, #16]
 8003e2a:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003e2c:	683b      	ldr	r3, [r7, #0]
 8003e2e:	685b      	ldr	r3, [r3, #4]
 8003e30:	f003 0303 	and.w	r3, r3, #3
 8003e34:	2b03      	cmp	r3, #3
 8003e36:	d017      	beq.n	8003e68 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	68db      	ldr	r3, [r3, #12]
 8003e3c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003e3e:	697b      	ldr	r3, [r7, #20]
 8003e40:	005b      	lsls	r3, r3, #1
 8003e42:	2203      	movs	r2, #3
 8003e44:	fa02 f303 	lsl.w	r3, r2, r3
 8003e48:	43db      	mvns	r3, r3
 8003e4a:	693a      	ldr	r2, [r7, #16]
 8003e4c:	4013      	ands	r3, r2
 8003e4e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003e50:	683b      	ldr	r3, [r7, #0]
 8003e52:	689a      	ldr	r2, [r3, #8]
 8003e54:	697b      	ldr	r3, [r7, #20]
 8003e56:	005b      	lsls	r3, r3, #1
 8003e58:	fa02 f303 	lsl.w	r3, r2, r3
 8003e5c:	693a      	ldr	r2, [r7, #16]
 8003e5e:	4313      	orrs	r3, r2
 8003e60:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	693a      	ldr	r2, [r7, #16]
 8003e66:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003e68:	683b      	ldr	r3, [r7, #0]
 8003e6a:	685b      	ldr	r3, [r3, #4]
 8003e6c:	f003 0303 	and.w	r3, r3, #3
 8003e70:	2b02      	cmp	r3, #2
 8003e72:	d123      	bne.n	8003ebc <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003e74:	697b      	ldr	r3, [r7, #20]
 8003e76:	08da      	lsrs	r2, r3, #3
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	3208      	adds	r2, #8
 8003e7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003e80:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFul << ((position & 0x07u) * 4u));
 8003e82:	697b      	ldr	r3, [r7, #20]
 8003e84:	f003 0307 	and.w	r3, r3, #7
 8003e88:	009b      	lsls	r3, r3, #2
 8003e8a:	220f      	movs	r2, #15
 8003e8c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e90:	43db      	mvns	r3, r3
 8003e92:	693a      	ldr	r2, [r7, #16]
 8003e94:	4013      	ands	r3, r2
 8003e96:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003e98:	683b      	ldr	r3, [r7, #0]
 8003e9a:	691a      	ldr	r2, [r3, #16]
 8003e9c:	697b      	ldr	r3, [r7, #20]
 8003e9e:	f003 0307 	and.w	r3, r3, #7
 8003ea2:	009b      	lsls	r3, r3, #2
 8003ea4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ea8:	693a      	ldr	r2, [r7, #16]
 8003eaa:	4313      	orrs	r3, r2
 8003eac:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003eae:	697b      	ldr	r3, [r7, #20]
 8003eb0:	08da      	lsrs	r2, r3, #3
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	3208      	adds	r2, #8
 8003eb6:	6939      	ldr	r1, [r7, #16]
 8003eb8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003ec2:	697b      	ldr	r3, [r7, #20]
 8003ec4:	005b      	lsls	r3, r3, #1
 8003ec6:	2203      	movs	r2, #3
 8003ec8:	fa02 f303 	lsl.w	r3, r2, r3
 8003ecc:	43db      	mvns	r3, r3
 8003ece:	693a      	ldr	r2, [r7, #16]
 8003ed0:	4013      	ands	r3, r2
 8003ed2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003ed4:	683b      	ldr	r3, [r7, #0]
 8003ed6:	685b      	ldr	r3, [r3, #4]
 8003ed8:	f003 0203 	and.w	r2, r3, #3
 8003edc:	697b      	ldr	r3, [r7, #20]
 8003ede:	005b      	lsls	r3, r3, #1
 8003ee0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ee4:	693a      	ldr	r2, [r7, #16]
 8003ee6:	4313      	orrs	r3, r2
 8003ee8:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	693a      	ldr	r2, [r7, #16]
 8003eee:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003ef0:	683b      	ldr	r3, [r7, #0]
 8003ef2:	685b      	ldr	r3, [r3, #4]
 8003ef4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	f000 80ac 	beq.w	8004056 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003efe:	4b5f      	ldr	r3, [pc, #380]	@ (800407c <HAL_GPIO_Init+0x330>)
 8003f00:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f02:	4a5e      	ldr	r2, [pc, #376]	@ (800407c <HAL_GPIO_Init+0x330>)
 8003f04:	f043 0301 	orr.w	r3, r3, #1
 8003f08:	6613      	str	r3, [r2, #96]	@ 0x60
 8003f0a:	4b5c      	ldr	r3, [pc, #368]	@ (800407c <HAL_GPIO_Init+0x330>)
 8003f0c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f0e:	f003 0301 	and.w	r3, r3, #1
 8003f12:	60bb      	str	r3, [r7, #8]
 8003f14:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003f16:	4a5a      	ldr	r2, [pc, #360]	@ (8004080 <HAL_GPIO_Init+0x334>)
 8003f18:	697b      	ldr	r3, [r7, #20]
 8003f1a:	089b      	lsrs	r3, r3, #2
 8003f1c:	3302      	adds	r3, #2
 8003f1e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f22:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003f24:	697b      	ldr	r3, [r7, #20]
 8003f26:	f003 0303 	and.w	r3, r3, #3
 8003f2a:	009b      	lsls	r3, r3, #2
 8003f2c:	220f      	movs	r2, #15
 8003f2e:	fa02 f303 	lsl.w	r3, r2, r3
 8003f32:	43db      	mvns	r3, r3
 8003f34:	693a      	ldr	r2, [r7, #16]
 8003f36:	4013      	ands	r3, r2
 8003f38:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003f40:	d025      	beq.n	8003f8e <HAL_GPIO_Init+0x242>
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	4a4f      	ldr	r2, [pc, #316]	@ (8004084 <HAL_GPIO_Init+0x338>)
 8003f46:	4293      	cmp	r3, r2
 8003f48:	d01f      	beq.n	8003f8a <HAL_GPIO_Init+0x23e>
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	4a4e      	ldr	r2, [pc, #312]	@ (8004088 <HAL_GPIO_Init+0x33c>)
 8003f4e:	4293      	cmp	r3, r2
 8003f50:	d019      	beq.n	8003f86 <HAL_GPIO_Init+0x23a>
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	4a4d      	ldr	r2, [pc, #308]	@ (800408c <HAL_GPIO_Init+0x340>)
 8003f56:	4293      	cmp	r3, r2
 8003f58:	d013      	beq.n	8003f82 <HAL_GPIO_Init+0x236>
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	4a4c      	ldr	r2, [pc, #304]	@ (8004090 <HAL_GPIO_Init+0x344>)
 8003f5e:	4293      	cmp	r3, r2
 8003f60:	d00d      	beq.n	8003f7e <HAL_GPIO_Init+0x232>
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	4a4b      	ldr	r2, [pc, #300]	@ (8004094 <HAL_GPIO_Init+0x348>)
 8003f66:	4293      	cmp	r3, r2
 8003f68:	d007      	beq.n	8003f7a <HAL_GPIO_Init+0x22e>
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	4a4a      	ldr	r2, [pc, #296]	@ (8004098 <HAL_GPIO_Init+0x34c>)
 8003f6e:	4293      	cmp	r3, r2
 8003f70:	d101      	bne.n	8003f76 <HAL_GPIO_Init+0x22a>
 8003f72:	2306      	movs	r3, #6
 8003f74:	e00c      	b.n	8003f90 <HAL_GPIO_Init+0x244>
 8003f76:	2307      	movs	r3, #7
 8003f78:	e00a      	b.n	8003f90 <HAL_GPIO_Init+0x244>
 8003f7a:	2305      	movs	r3, #5
 8003f7c:	e008      	b.n	8003f90 <HAL_GPIO_Init+0x244>
 8003f7e:	2304      	movs	r3, #4
 8003f80:	e006      	b.n	8003f90 <HAL_GPIO_Init+0x244>
 8003f82:	2303      	movs	r3, #3
 8003f84:	e004      	b.n	8003f90 <HAL_GPIO_Init+0x244>
 8003f86:	2302      	movs	r3, #2
 8003f88:	e002      	b.n	8003f90 <HAL_GPIO_Init+0x244>
 8003f8a:	2301      	movs	r3, #1
 8003f8c:	e000      	b.n	8003f90 <HAL_GPIO_Init+0x244>
 8003f8e:	2300      	movs	r3, #0
 8003f90:	697a      	ldr	r2, [r7, #20]
 8003f92:	f002 0203 	and.w	r2, r2, #3
 8003f96:	0092      	lsls	r2, r2, #2
 8003f98:	4093      	lsls	r3, r2
 8003f9a:	693a      	ldr	r2, [r7, #16]
 8003f9c:	4313      	orrs	r3, r2
 8003f9e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003fa0:	4937      	ldr	r1, [pc, #220]	@ (8004080 <HAL_GPIO_Init+0x334>)
 8003fa2:	697b      	ldr	r3, [r7, #20]
 8003fa4:	089b      	lsrs	r3, r3, #2
 8003fa6:	3302      	adds	r3, #2
 8003fa8:	693a      	ldr	r2, [r7, #16]
 8003faa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003fae:	4b3b      	ldr	r3, [pc, #236]	@ (800409c <HAL_GPIO_Init+0x350>)
 8003fb0:	689b      	ldr	r3, [r3, #8]
 8003fb2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	43db      	mvns	r3, r3
 8003fb8:	693a      	ldr	r2, [r7, #16]
 8003fba:	4013      	ands	r3, r2
 8003fbc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003fbe:	683b      	ldr	r3, [r7, #0]
 8003fc0:	685b      	ldr	r3, [r3, #4]
 8003fc2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d003      	beq.n	8003fd2 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8003fca:	693a      	ldr	r2, [r7, #16]
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	4313      	orrs	r3, r2
 8003fd0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003fd2:	4a32      	ldr	r2, [pc, #200]	@ (800409c <HAL_GPIO_Init+0x350>)
 8003fd4:	693b      	ldr	r3, [r7, #16]
 8003fd6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003fd8:	4b30      	ldr	r3, [pc, #192]	@ (800409c <HAL_GPIO_Init+0x350>)
 8003fda:	68db      	ldr	r3, [r3, #12]
 8003fdc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	43db      	mvns	r3, r3
 8003fe2:	693a      	ldr	r2, [r7, #16]
 8003fe4:	4013      	ands	r3, r2
 8003fe6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003fe8:	683b      	ldr	r3, [r7, #0]
 8003fea:	685b      	ldr	r3, [r3, #4]
 8003fec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d003      	beq.n	8003ffc <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8003ff4:	693a      	ldr	r2, [r7, #16]
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	4313      	orrs	r3, r2
 8003ffa:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003ffc:	4a27      	ldr	r2, [pc, #156]	@ (800409c <HAL_GPIO_Init+0x350>)
 8003ffe:	693b      	ldr	r3, [r7, #16]
 8004000:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8004002:	4b26      	ldr	r3, [pc, #152]	@ (800409c <HAL_GPIO_Init+0x350>)
 8004004:	685b      	ldr	r3, [r3, #4]
 8004006:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	43db      	mvns	r3, r3
 800400c:	693a      	ldr	r2, [r7, #16]
 800400e:	4013      	ands	r3, r2
 8004010:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004012:	683b      	ldr	r3, [r7, #0]
 8004014:	685b      	ldr	r3, [r3, #4]
 8004016:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800401a:	2b00      	cmp	r3, #0
 800401c:	d003      	beq.n	8004026 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800401e:	693a      	ldr	r2, [r7, #16]
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	4313      	orrs	r3, r2
 8004024:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004026:	4a1d      	ldr	r2, [pc, #116]	@ (800409c <HAL_GPIO_Init+0x350>)
 8004028:	693b      	ldr	r3, [r7, #16]
 800402a:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800402c:	4b1b      	ldr	r3, [pc, #108]	@ (800409c <HAL_GPIO_Init+0x350>)
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	43db      	mvns	r3, r3
 8004036:	693a      	ldr	r2, [r7, #16]
 8004038:	4013      	ands	r3, r2
 800403a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800403c:	683b      	ldr	r3, [r7, #0]
 800403e:	685b      	ldr	r3, [r3, #4]
 8004040:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004044:	2b00      	cmp	r3, #0
 8004046:	d003      	beq.n	8004050 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8004048:	693a      	ldr	r2, [r7, #16]
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	4313      	orrs	r3, r2
 800404e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004050:	4a12      	ldr	r2, [pc, #72]	@ (800409c <HAL_GPIO_Init+0x350>)
 8004052:	693b      	ldr	r3, [r7, #16]
 8004054:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004056:	697b      	ldr	r3, [r7, #20]
 8004058:	3301      	adds	r3, #1
 800405a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800405c:	683b      	ldr	r3, [r7, #0]
 800405e:	681a      	ldr	r2, [r3, #0]
 8004060:	697b      	ldr	r3, [r7, #20]
 8004062:	fa22 f303 	lsr.w	r3, r2, r3
 8004066:	2b00      	cmp	r3, #0
 8004068:	f47f ae78 	bne.w	8003d5c <HAL_GPIO_Init+0x10>
  }
}
 800406c:	bf00      	nop
 800406e:	bf00      	nop
 8004070:	371c      	adds	r7, #28
 8004072:	46bd      	mov	sp, r7
 8004074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004078:	4770      	bx	lr
 800407a:	bf00      	nop
 800407c:	40021000 	.word	0x40021000
 8004080:	40010000 	.word	0x40010000
 8004084:	48000400 	.word	0x48000400
 8004088:	48000800 	.word	0x48000800
 800408c:	48000c00 	.word	0x48000c00
 8004090:	48001000 	.word	0x48001000
 8004094:	48001400 	.word	0x48001400
 8004098:	48001800 	.word	0x48001800
 800409c:	40010400 	.word	0x40010400

080040a0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80040a0:	b480      	push	{r7}
 80040a2:	b085      	sub	sp, #20
 80040a4:	af00      	add	r7, sp, #0
 80040a6:	6078      	str	r0, [r7, #4]
 80040a8:	460b      	mov	r3, r1
 80040aa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	691a      	ldr	r2, [r3, #16]
 80040b0:	887b      	ldrh	r3, [r7, #2]
 80040b2:	4013      	ands	r3, r2
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d002      	beq.n	80040be <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80040b8:	2301      	movs	r3, #1
 80040ba:	73fb      	strb	r3, [r7, #15]
 80040bc:	e001      	b.n	80040c2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80040be:	2300      	movs	r3, #0
 80040c0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80040c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80040c4:	4618      	mov	r0, r3
 80040c6:	3714      	adds	r7, #20
 80040c8:	46bd      	mov	sp, r7
 80040ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ce:	4770      	bx	lr

080040d0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80040d0:	b480      	push	{r7}
 80040d2:	b083      	sub	sp, #12
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	6078      	str	r0, [r7, #4]
 80040d8:	460b      	mov	r3, r1
 80040da:	807b      	strh	r3, [r7, #2]
 80040dc:	4613      	mov	r3, r2
 80040de:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80040e0:	787b      	ldrb	r3, [r7, #1]
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d003      	beq.n	80040ee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80040e6:	887a      	ldrh	r2, [r7, #2]
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80040ec:	e002      	b.n	80040f4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80040ee:	887a      	ldrh	r2, [r7, #2]
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80040f4:	bf00      	nop
 80040f6:	370c      	adds	r7, #12
 80040f8:	46bd      	mov	sp, r7
 80040fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040fe:	4770      	bx	lr

08004100 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004100:	b480      	push	{r7}
 8004102:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8004104:	4b04      	ldr	r3, [pc, #16]	@ (8004118 <HAL_PWREx_GetVoltageRange+0x18>)
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 800410c:	4618      	mov	r0, r3
 800410e:	46bd      	mov	sp, r7
 8004110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004114:	4770      	bx	lr
 8004116:	bf00      	nop
 8004118:	40007000 	.word	0x40007000

0800411c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800411c:	b480      	push	{r7}
 800411e:	b085      	sub	sp, #20
 8004120:	af00      	add	r7, sp, #0
 8004122:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800412a:	d130      	bne.n	800418e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800412c:	4b23      	ldr	r3, [pc, #140]	@ (80041bc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004134:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004138:	d038      	beq.n	80041ac <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800413a:	4b20      	ldr	r3, [pc, #128]	@ (80041bc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004142:	4a1e      	ldr	r2, [pc, #120]	@ (80041bc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004144:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004148:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800414a:	4b1d      	ldr	r3, [pc, #116]	@ (80041c0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	2232      	movs	r2, #50	@ 0x32
 8004150:	fb02 f303 	mul.w	r3, r2, r3
 8004154:	4a1b      	ldr	r2, [pc, #108]	@ (80041c4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8004156:	fba2 2303 	umull	r2, r3, r2, r3
 800415a:	0c9b      	lsrs	r3, r3, #18
 800415c:	3301      	adds	r3, #1
 800415e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004160:	e002      	b.n	8004168 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	3b01      	subs	r3, #1
 8004166:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004168:	4b14      	ldr	r3, [pc, #80]	@ (80041bc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800416a:	695b      	ldr	r3, [r3, #20]
 800416c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004170:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004174:	d102      	bne.n	800417c <HAL_PWREx_ControlVoltageScaling+0x60>
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	2b00      	cmp	r3, #0
 800417a:	d1f2      	bne.n	8004162 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800417c:	4b0f      	ldr	r3, [pc, #60]	@ (80041bc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800417e:	695b      	ldr	r3, [r3, #20]
 8004180:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004184:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004188:	d110      	bne.n	80041ac <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800418a:	2303      	movs	r3, #3
 800418c:	e00f      	b.n	80041ae <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800418e:	4b0b      	ldr	r3, [pc, #44]	@ (80041bc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004196:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800419a:	d007      	beq.n	80041ac <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800419c:	4b07      	ldr	r3, [pc, #28]	@ (80041bc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80041a4:	4a05      	ldr	r2, [pc, #20]	@ (80041bc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80041a6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80041aa:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80041ac:	2300      	movs	r3, #0
}
 80041ae:	4618      	mov	r0, r3
 80041b0:	3714      	adds	r7, #20
 80041b2:	46bd      	mov	sp, r7
 80041b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b8:	4770      	bx	lr
 80041ba:	bf00      	nop
 80041bc:	40007000 	.word	0x40007000
 80041c0:	20000004 	.word	0x20000004
 80041c4:	431bde83 	.word	0x431bde83

080041c8 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80041c8:	b580      	push	{r7, lr}
 80041ca:	b088      	sub	sp, #32
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d101      	bne.n	80041da <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80041d6:	2301      	movs	r3, #1
 80041d8:	e3ca      	b.n	8004970 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80041da:	4b97      	ldr	r3, [pc, #604]	@ (8004438 <HAL_RCC_OscConfig+0x270>)
 80041dc:	689b      	ldr	r3, [r3, #8]
 80041de:	f003 030c 	and.w	r3, r3, #12
 80041e2:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80041e4:	4b94      	ldr	r3, [pc, #592]	@ (8004438 <HAL_RCC_OscConfig+0x270>)
 80041e6:	68db      	ldr	r3, [r3, #12]
 80041e8:	f003 0303 	and.w	r3, r3, #3
 80041ec:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f003 0310 	and.w	r3, r3, #16
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	f000 80e4 	beq.w	80043c4 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80041fc:	69bb      	ldr	r3, [r7, #24]
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d007      	beq.n	8004212 <HAL_RCC_OscConfig+0x4a>
 8004202:	69bb      	ldr	r3, [r7, #24]
 8004204:	2b0c      	cmp	r3, #12
 8004206:	f040 808b 	bne.w	8004320 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800420a:	697b      	ldr	r3, [r7, #20]
 800420c:	2b01      	cmp	r3, #1
 800420e:	f040 8087 	bne.w	8004320 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004212:	4b89      	ldr	r3, [pc, #548]	@ (8004438 <HAL_RCC_OscConfig+0x270>)
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f003 0302 	and.w	r3, r3, #2
 800421a:	2b00      	cmp	r3, #0
 800421c:	d005      	beq.n	800422a <HAL_RCC_OscConfig+0x62>
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	699b      	ldr	r3, [r3, #24]
 8004222:	2b00      	cmp	r3, #0
 8004224:	d101      	bne.n	800422a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8004226:	2301      	movs	r3, #1
 8004228:	e3a2      	b.n	8004970 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	6a1a      	ldr	r2, [r3, #32]
 800422e:	4b82      	ldr	r3, [pc, #520]	@ (8004438 <HAL_RCC_OscConfig+0x270>)
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	f003 0308 	and.w	r3, r3, #8
 8004236:	2b00      	cmp	r3, #0
 8004238:	d004      	beq.n	8004244 <HAL_RCC_OscConfig+0x7c>
 800423a:	4b7f      	ldr	r3, [pc, #508]	@ (8004438 <HAL_RCC_OscConfig+0x270>)
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004242:	e005      	b.n	8004250 <HAL_RCC_OscConfig+0x88>
 8004244:	4b7c      	ldr	r3, [pc, #496]	@ (8004438 <HAL_RCC_OscConfig+0x270>)
 8004246:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800424a:	091b      	lsrs	r3, r3, #4
 800424c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004250:	4293      	cmp	r3, r2
 8004252:	d223      	bcs.n	800429c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	6a1b      	ldr	r3, [r3, #32]
 8004258:	4618      	mov	r0, r3
 800425a:	f000 fd87 	bl	8004d6c <RCC_SetFlashLatencyFromMSIRange>
 800425e:	4603      	mov	r3, r0
 8004260:	2b00      	cmp	r3, #0
 8004262:	d001      	beq.n	8004268 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8004264:	2301      	movs	r3, #1
 8004266:	e383      	b.n	8004970 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004268:	4b73      	ldr	r3, [pc, #460]	@ (8004438 <HAL_RCC_OscConfig+0x270>)
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	4a72      	ldr	r2, [pc, #456]	@ (8004438 <HAL_RCC_OscConfig+0x270>)
 800426e:	f043 0308 	orr.w	r3, r3, #8
 8004272:	6013      	str	r3, [r2, #0]
 8004274:	4b70      	ldr	r3, [pc, #448]	@ (8004438 <HAL_RCC_OscConfig+0x270>)
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	6a1b      	ldr	r3, [r3, #32]
 8004280:	496d      	ldr	r1, [pc, #436]	@ (8004438 <HAL_RCC_OscConfig+0x270>)
 8004282:	4313      	orrs	r3, r2
 8004284:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004286:	4b6c      	ldr	r3, [pc, #432]	@ (8004438 <HAL_RCC_OscConfig+0x270>)
 8004288:	685b      	ldr	r3, [r3, #4]
 800428a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	69db      	ldr	r3, [r3, #28]
 8004292:	021b      	lsls	r3, r3, #8
 8004294:	4968      	ldr	r1, [pc, #416]	@ (8004438 <HAL_RCC_OscConfig+0x270>)
 8004296:	4313      	orrs	r3, r2
 8004298:	604b      	str	r3, [r1, #4]
 800429a:	e025      	b.n	80042e8 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800429c:	4b66      	ldr	r3, [pc, #408]	@ (8004438 <HAL_RCC_OscConfig+0x270>)
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	4a65      	ldr	r2, [pc, #404]	@ (8004438 <HAL_RCC_OscConfig+0x270>)
 80042a2:	f043 0308 	orr.w	r3, r3, #8
 80042a6:	6013      	str	r3, [r2, #0]
 80042a8:	4b63      	ldr	r3, [pc, #396]	@ (8004438 <HAL_RCC_OscConfig+0x270>)
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	6a1b      	ldr	r3, [r3, #32]
 80042b4:	4960      	ldr	r1, [pc, #384]	@ (8004438 <HAL_RCC_OscConfig+0x270>)
 80042b6:	4313      	orrs	r3, r2
 80042b8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80042ba:	4b5f      	ldr	r3, [pc, #380]	@ (8004438 <HAL_RCC_OscConfig+0x270>)
 80042bc:	685b      	ldr	r3, [r3, #4]
 80042be:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	69db      	ldr	r3, [r3, #28]
 80042c6:	021b      	lsls	r3, r3, #8
 80042c8:	495b      	ldr	r1, [pc, #364]	@ (8004438 <HAL_RCC_OscConfig+0x270>)
 80042ca:	4313      	orrs	r3, r2
 80042cc:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80042ce:	69bb      	ldr	r3, [r7, #24]
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d109      	bne.n	80042e8 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	6a1b      	ldr	r3, [r3, #32]
 80042d8:	4618      	mov	r0, r3
 80042da:	f000 fd47 	bl	8004d6c <RCC_SetFlashLatencyFromMSIRange>
 80042de:	4603      	mov	r3, r0
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d001      	beq.n	80042e8 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80042e4:	2301      	movs	r3, #1
 80042e6:	e343      	b.n	8004970 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80042e8:	f000 fc4a 	bl	8004b80 <HAL_RCC_GetSysClockFreq>
 80042ec:	4602      	mov	r2, r0
 80042ee:	4b52      	ldr	r3, [pc, #328]	@ (8004438 <HAL_RCC_OscConfig+0x270>)
 80042f0:	689b      	ldr	r3, [r3, #8]
 80042f2:	091b      	lsrs	r3, r3, #4
 80042f4:	f003 030f 	and.w	r3, r3, #15
 80042f8:	4950      	ldr	r1, [pc, #320]	@ (800443c <HAL_RCC_OscConfig+0x274>)
 80042fa:	5ccb      	ldrb	r3, [r1, r3]
 80042fc:	f003 031f 	and.w	r3, r3, #31
 8004300:	fa22 f303 	lsr.w	r3, r2, r3
 8004304:	4a4e      	ldr	r2, [pc, #312]	@ (8004440 <HAL_RCC_OscConfig+0x278>)
 8004306:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004308:	4b4e      	ldr	r3, [pc, #312]	@ (8004444 <HAL_RCC_OscConfig+0x27c>)
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	4618      	mov	r0, r3
 800430e:	f7fd faad 	bl	800186c <HAL_InitTick>
 8004312:	4603      	mov	r3, r0
 8004314:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004316:	7bfb      	ldrb	r3, [r7, #15]
 8004318:	2b00      	cmp	r3, #0
 800431a:	d052      	beq.n	80043c2 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 800431c:	7bfb      	ldrb	r3, [r7, #15]
 800431e:	e327      	b.n	8004970 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	699b      	ldr	r3, [r3, #24]
 8004324:	2b00      	cmp	r3, #0
 8004326:	d032      	beq.n	800438e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004328:	4b43      	ldr	r3, [pc, #268]	@ (8004438 <HAL_RCC_OscConfig+0x270>)
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	4a42      	ldr	r2, [pc, #264]	@ (8004438 <HAL_RCC_OscConfig+0x270>)
 800432e:	f043 0301 	orr.w	r3, r3, #1
 8004332:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004334:	f7fe f838 	bl	80023a8 <HAL_GetTick>
 8004338:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800433a:	e008      	b.n	800434e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800433c:	f7fe f834 	bl	80023a8 <HAL_GetTick>
 8004340:	4602      	mov	r2, r0
 8004342:	693b      	ldr	r3, [r7, #16]
 8004344:	1ad3      	subs	r3, r2, r3
 8004346:	2b02      	cmp	r3, #2
 8004348:	d901      	bls.n	800434e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800434a:	2303      	movs	r3, #3
 800434c:	e310      	b.n	8004970 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800434e:	4b3a      	ldr	r3, [pc, #232]	@ (8004438 <HAL_RCC_OscConfig+0x270>)
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	f003 0302 	and.w	r3, r3, #2
 8004356:	2b00      	cmp	r3, #0
 8004358:	d0f0      	beq.n	800433c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800435a:	4b37      	ldr	r3, [pc, #220]	@ (8004438 <HAL_RCC_OscConfig+0x270>)
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	4a36      	ldr	r2, [pc, #216]	@ (8004438 <HAL_RCC_OscConfig+0x270>)
 8004360:	f043 0308 	orr.w	r3, r3, #8
 8004364:	6013      	str	r3, [r2, #0]
 8004366:	4b34      	ldr	r3, [pc, #208]	@ (8004438 <HAL_RCC_OscConfig+0x270>)
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	6a1b      	ldr	r3, [r3, #32]
 8004372:	4931      	ldr	r1, [pc, #196]	@ (8004438 <HAL_RCC_OscConfig+0x270>)
 8004374:	4313      	orrs	r3, r2
 8004376:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004378:	4b2f      	ldr	r3, [pc, #188]	@ (8004438 <HAL_RCC_OscConfig+0x270>)
 800437a:	685b      	ldr	r3, [r3, #4]
 800437c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	69db      	ldr	r3, [r3, #28]
 8004384:	021b      	lsls	r3, r3, #8
 8004386:	492c      	ldr	r1, [pc, #176]	@ (8004438 <HAL_RCC_OscConfig+0x270>)
 8004388:	4313      	orrs	r3, r2
 800438a:	604b      	str	r3, [r1, #4]
 800438c:	e01a      	b.n	80043c4 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800438e:	4b2a      	ldr	r3, [pc, #168]	@ (8004438 <HAL_RCC_OscConfig+0x270>)
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	4a29      	ldr	r2, [pc, #164]	@ (8004438 <HAL_RCC_OscConfig+0x270>)
 8004394:	f023 0301 	bic.w	r3, r3, #1
 8004398:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800439a:	f7fe f805 	bl	80023a8 <HAL_GetTick>
 800439e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80043a0:	e008      	b.n	80043b4 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80043a2:	f7fe f801 	bl	80023a8 <HAL_GetTick>
 80043a6:	4602      	mov	r2, r0
 80043a8:	693b      	ldr	r3, [r7, #16]
 80043aa:	1ad3      	subs	r3, r2, r3
 80043ac:	2b02      	cmp	r3, #2
 80043ae:	d901      	bls.n	80043b4 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80043b0:	2303      	movs	r3, #3
 80043b2:	e2dd      	b.n	8004970 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80043b4:	4b20      	ldr	r3, [pc, #128]	@ (8004438 <HAL_RCC_OscConfig+0x270>)
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	f003 0302 	and.w	r3, r3, #2
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d1f0      	bne.n	80043a2 <HAL_RCC_OscConfig+0x1da>
 80043c0:	e000      	b.n	80043c4 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80043c2:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f003 0301 	and.w	r3, r3, #1
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d074      	beq.n	80044ba <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80043d0:	69bb      	ldr	r3, [r7, #24]
 80043d2:	2b08      	cmp	r3, #8
 80043d4:	d005      	beq.n	80043e2 <HAL_RCC_OscConfig+0x21a>
 80043d6:	69bb      	ldr	r3, [r7, #24]
 80043d8:	2b0c      	cmp	r3, #12
 80043da:	d10e      	bne.n	80043fa <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80043dc:	697b      	ldr	r3, [r7, #20]
 80043de:	2b03      	cmp	r3, #3
 80043e0:	d10b      	bne.n	80043fa <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80043e2:	4b15      	ldr	r3, [pc, #84]	@ (8004438 <HAL_RCC_OscConfig+0x270>)
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d064      	beq.n	80044b8 <HAL_RCC_OscConfig+0x2f0>
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	685b      	ldr	r3, [r3, #4]
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d160      	bne.n	80044b8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80043f6:	2301      	movs	r3, #1
 80043f8:	e2ba      	b.n	8004970 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	685b      	ldr	r3, [r3, #4]
 80043fe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004402:	d106      	bne.n	8004412 <HAL_RCC_OscConfig+0x24a>
 8004404:	4b0c      	ldr	r3, [pc, #48]	@ (8004438 <HAL_RCC_OscConfig+0x270>)
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	4a0b      	ldr	r2, [pc, #44]	@ (8004438 <HAL_RCC_OscConfig+0x270>)
 800440a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800440e:	6013      	str	r3, [r2, #0]
 8004410:	e026      	b.n	8004460 <HAL_RCC_OscConfig+0x298>
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	685b      	ldr	r3, [r3, #4]
 8004416:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800441a:	d115      	bne.n	8004448 <HAL_RCC_OscConfig+0x280>
 800441c:	4b06      	ldr	r3, [pc, #24]	@ (8004438 <HAL_RCC_OscConfig+0x270>)
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	4a05      	ldr	r2, [pc, #20]	@ (8004438 <HAL_RCC_OscConfig+0x270>)
 8004422:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004426:	6013      	str	r3, [r2, #0]
 8004428:	4b03      	ldr	r3, [pc, #12]	@ (8004438 <HAL_RCC_OscConfig+0x270>)
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	4a02      	ldr	r2, [pc, #8]	@ (8004438 <HAL_RCC_OscConfig+0x270>)
 800442e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004432:	6013      	str	r3, [r2, #0]
 8004434:	e014      	b.n	8004460 <HAL_RCC_OscConfig+0x298>
 8004436:	bf00      	nop
 8004438:	40021000 	.word	0x40021000
 800443c:	0800ae88 	.word	0x0800ae88
 8004440:	20000004 	.word	0x20000004
 8004444:	20000008 	.word	0x20000008
 8004448:	4ba0      	ldr	r3, [pc, #640]	@ (80046cc <HAL_RCC_OscConfig+0x504>)
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	4a9f      	ldr	r2, [pc, #636]	@ (80046cc <HAL_RCC_OscConfig+0x504>)
 800444e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004452:	6013      	str	r3, [r2, #0]
 8004454:	4b9d      	ldr	r3, [pc, #628]	@ (80046cc <HAL_RCC_OscConfig+0x504>)
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	4a9c      	ldr	r2, [pc, #624]	@ (80046cc <HAL_RCC_OscConfig+0x504>)
 800445a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800445e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	685b      	ldr	r3, [r3, #4]
 8004464:	2b00      	cmp	r3, #0
 8004466:	d013      	beq.n	8004490 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004468:	f7fd ff9e 	bl	80023a8 <HAL_GetTick>
 800446c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800446e:	e008      	b.n	8004482 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004470:	f7fd ff9a 	bl	80023a8 <HAL_GetTick>
 8004474:	4602      	mov	r2, r0
 8004476:	693b      	ldr	r3, [r7, #16]
 8004478:	1ad3      	subs	r3, r2, r3
 800447a:	2b64      	cmp	r3, #100	@ 0x64
 800447c:	d901      	bls.n	8004482 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800447e:	2303      	movs	r3, #3
 8004480:	e276      	b.n	8004970 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004482:	4b92      	ldr	r3, [pc, #584]	@ (80046cc <HAL_RCC_OscConfig+0x504>)
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800448a:	2b00      	cmp	r3, #0
 800448c:	d0f0      	beq.n	8004470 <HAL_RCC_OscConfig+0x2a8>
 800448e:	e014      	b.n	80044ba <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004490:	f7fd ff8a 	bl	80023a8 <HAL_GetTick>
 8004494:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004496:	e008      	b.n	80044aa <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004498:	f7fd ff86 	bl	80023a8 <HAL_GetTick>
 800449c:	4602      	mov	r2, r0
 800449e:	693b      	ldr	r3, [r7, #16]
 80044a0:	1ad3      	subs	r3, r2, r3
 80044a2:	2b64      	cmp	r3, #100	@ 0x64
 80044a4:	d901      	bls.n	80044aa <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80044a6:	2303      	movs	r3, #3
 80044a8:	e262      	b.n	8004970 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80044aa:	4b88      	ldr	r3, [pc, #544]	@ (80046cc <HAL_RCC_OscConfig+0x504>)
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d1f0      	bne.n	8004498 <HAL_RCC_OscConfig+0x2d0>
 80044b6:	e000      	b.n	80044ba <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80044b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f003 0302 	and.w	r3, r3, #2
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d060      	beq.n	8004588 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80044c6:	69bb      	ldr	r3, [r7, #24]
 80044c8:	2b04      	cmp	r3, #4
 80044ca:	d005      	beq.n	80044d8 <HAL_RCC_OscConfig+0x310>
 80044cc:	69bb      	ldr	r3, [r7, #24]
 80044ce:	2b0c      	cmp	r3, #12
 80044d0:	d119      	bne.n	8004506 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80044d2:	697b      	ldr	r3, [r7, #20]
 80044d4:	2b02      	cmp	r3, #2
 80044d6:	d116      	bne.n	8004506 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80044d8:	4b7c      	ldr	r3, [pc, #496]	@ (80046cc <HAL_RCC_OscConfig+0x504>)
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d005      	beq.n	80044f0 <HAL_RCC_OscConfig+0x328>
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	68db      	ldr	r3, [r3, #12]
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d101      	bne.n	80044f0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80044ec:	2301      	movs	r3, #1
 80044ee:	e23f      	b.n	8004970 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80044f0:	4b76      	ldr	r3, [pc, #472]	@ (80046cc <HAL_RCC_OscConfig+0x504>)
 80044f2:	685b      	ldr	r3, [r3, #4]
 80044f4:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	691b      	ldr	r3, [r3, #16]
 80044fc:	061b      	lsls	r3, r3, #24
 80044fe:	4973      	ldr	r1, [pc, #460]	@ (80046cc <HAL_RCC_OscConfig+0x504>)
 8004500:	4313      	orrs	r3, r2
 8004502:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004504:	e040      	b.n	8004588 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	68db      	ldr	r3, [r3, #12]
 800450a:	2b00      	cmp	r3, #0
 800450c:	d023      	beq.n	8004556 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800450e:	4b6f      	ldr	r3, [pc, #444]	@ (80046cc <HAL_RCC_OscConfig+0x504>)
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	4a6e      	ldr	r2, [pc, #440]	@ (80046cc <HAL_RCC_OscConfig+0x504>)
 8004514:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004518:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800451a:	f7fd ff45 	bl	80023a8 <HAL_GetTick>
 800451e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004520:	e008      	b.n	8004534 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004522:	f7fd ff41 	bl	80023a8 <HAL_GetTick>
 8004526:	4602      	mov	r2, r0
 8004528:	693b      	ldr	r3, [r7, #16]
 800452a:	1ad3      	subs	r3, r2, r3
 800452c:	2b02      	cmp	r3, #2
 800452e:	d901      	bls.n	8004534 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004530:	2303      	movs	r3, #3
 8004532:	e21d      	b.n	8004970 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004534:	4b65      	ldr	r3, [pc, #404]	@ (80046cc <HAL_RCC_OscConfig+0x504>)
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800453c:	2b00      	cmp	r3, #0
 800453e:	d0f0      	beq.n	8004522 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004540:	4b62      	ldr	r3, [pc, #392]	@ (80046cc <HAL_RCC_OscConfig+0x504>)
 8004542:	685b      	ldr	r3, [r3, #4]
 8004544:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	691b      	ldr	r3, [r3, #16]
 800454c:	061b      	lsls	r3, r3, #24
 800454e:	495f      	ldr	r1, [pc, #380]	@ (80046cc <HAL_RCC_OscConfig+0x504>)
 8004550:	4313      	orrs	r3, r2
 8004552:	604b      	str	r3, [r1, #4]
 8004554:	e018      	b.n	8004588 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004556:	4b5d      	ldr	r3, [pc, #372]	@ (80046cc <HAL_RCC_OscConfig+0x504>)
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	4a5c      	ldr	r2, [pc, #368]	@ (80046cc <HAL_RCC_OscConfig+0x504>)
 800455c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004560:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004562:	f7fd ff21 	bl	80023a8 <HAL_GetTick>
 8004566:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004568:	e008      	b.n	800457c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800456a:	f7fd ff1d 	bl	80023a8 <HAL_GetTick>
 800456e:	4602      	mov	r2, r0
 8004570:	693b      	ldr	r3, [r7, #16]
 8004572:	1ad3      	subs	r3, r2, r3
 8004574:	2b02      	cmp	r3, #2
 8004576:	d901      	bls.n	800457c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004578:	2303      	movs	r3, #3
 800457a:	e1f9      	b.n	8004970 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800457c:	4b53      	ldr	r3, [pc, #332]	@ (80046cc <HAL_RCC_OscConfig+0x504>)
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004584:	2b00      	cmp	r3, #0
 8004586:	d1f0      	bne.n	800456a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f003 0308 	and.w	r3, r3, #8
 8004590:	2b00      	cmp	r3, #0
 8004592:	d03c      	beq.n	800460e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	695b      	ldr	r3, [r3, #20]
 8004598:	2b00      	cmp	r3, #0
 800459a:	d01c      	beq.n	80045d6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800459c:	4b4b      	ldr	r3, [pc, #300]	@ (80046cc <HAL_RCC_OscConfig+0x504>)
 800459e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80045a2:	4a4a      	ldr	r2, [pc, #296]	@ (80046cc <HAL_RCC_OscConfig+0x504>)
 80045a4:	f043 0301 	orr.w	r3, r3, #1
 80045a8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045ac:	f7fd fefc 	bl	80023a8 <HAL_GetTick>
 80045b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80045b2:	e008      	b.n	80045c6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80045b4:	f7fd fef8 	bl	80023a8 <HAL_GetTick>
 80045b8:	4602      	mov	r2, r0
 80045ba:	693b      	ldr	r3, [r7, #16]
 80045bc:	1ad3      	subs	r3, r2, r3
 80045be:	2b02      	cmp	r3, #2
 80045c0:	d901      	bls.n	80045c6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80045c2:	2303      	movs	r3, #3
 80045c4:	e1d4      	b.n	8004970 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80045c6:	4b41      	ldr	r3, [pc, #260]	@ (80046cc <HAL_RCC_OscConfig+0x504>)
 80045c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80045cc:	f003 0302 	and.w	r3, r3, #2
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d0ef      	beq.n	80045b4 <HAL_RCC_OscConfig+0x3ec>
 80045d4:	e01b      	b.n	800460e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80045d6:	4b3d      	ldr	r3, [pc, #244]	@ (80046cc <HAL_RCC_OscConfig+0x504>)
 80045d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80045dc:	4a3b      	ldr	r2, [pc, #236]	@ (80046cc <HAL_RCC_OscConfig+0x504>)
 80045de:	f023 0301 	bic.w	r3, r3, #1
 80045e2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045e6:	f7fd fedf 	bl	80023a8 <HAL_GetTick>
 80045ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80045ec:	e008      	b.n	8004600 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80045ee:	f7fd fedb 	bl	80023a8 <HAL_GetTick>
 80045f2:	4602      	mov	r2, r0
 80045f4:	693b      	ldr	r3, [r7, #16]
 80045f6:	1ad3      	subs	r3, r2, r3
 80045f8:	2b02      	cmp	r3, #2
 80045fa:	d901      	bls.n	8004600 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80045fc:	2303      	movs	r3, #3
 80045fe:	e1b7      	b.n	8004970 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004600:	4b32      	ldr	r3, [pc, #200]	@ (80046cc <HAL_RCC_OscConfig+0x504>)
 8004602:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004606:	f003 0302 	and.w	r3, r3, #2
 800460a:	2b00      	cmp	r3, #0
 800460c:	d1ef      	bne.n	80045ee <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	f003 0304 	and.w	r3, r3, #4
 8004616:	2b00      	cmp	r3, #0
 8004618:	f000 80a6 	beq.w	8004768 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800461c:	2300      	movs	r3, #0
 800461e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004620:	4b2a      	ldr	r3, [pc, #168]	@ (80046cc <HAL_RCC_OscConfig+0x504>)
 8004622:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004624:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004628:	2b00      	cmp	r3, #0
 800462a:	d10d      	bne.n	8004648 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800462c:	4b27      	ldr	r3, [pc, #156]	@ (80046cc <HAL_RCC_OscConfig+0x504>)
 800462e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004630:	4a26      	ldr	r2, [pc, #152]	@ (80046cc <HAL_RCC_OscConfig+0x504>)
 8004632:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004636:	6593      	str	r3, [r2, #88]	@ 0x58
 8004638:	4b24      	ldr	r3, [pc, #144]	@ (80046cc <HAL_RCC_OscConfig+0x504>)
 800463a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800463c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004640:	60bb      	str	r3, [r7, #8]
 8004642:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004644:	2301      	movs	r3, #1
 8004646:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004648:	4b21      	ldr	r3, [pc, #132]	@ (80046d0 <HAL_RCC_OscConfig+0x508>)
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004650:	2b00      	cmp	r3, #0
 8004652:	d118      	bne.n	8004686 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004654:	4b1e      	ldr	r3, [pc, #120]	@ (80046d0 <HAL_RCC_OscConfig+0x508>)
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	4a1d      	ldr	r2, [pc, #116]	@ (80046d0 <HAL_RCC_OscConfig+0x508>)
 800465a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800465e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004660:	f7fd fea2 	bl	80023a8 <HAL_GetTick>
 8004664:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004666:	e008      	b.n	800467a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004668:	f7fd fe9e 	bl	80023a8 <HAL_GetTick>
 800466c:	4602      	mov	r2, r0
 800466e:	693b      	ldr	r3, [r7, #16]
 8004670:	1ad3      	subs	r3, r2, r3
 8004672:	2b02      	cmp	r3, #2
 8004674:	d901      	bls.n	800467a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004676:	2303      	movs	r3, #3
 8004678:	e17a      	b.n	8004970 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800467a:	4b15      	ldr	r3, [pc, #84]	@ (80046d0 <HAL_RCC_OscConfig+0x508>)
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004682:	2b00      	cmp	r3, #0
 8004684:	d0f0      	beq.n	8004668 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	689b      	ldr	r3, [r3, #8]
 800468a:	2b01      	cmp	r3, #1
 800468c:	d108      	bne.n	80046a0 <HAL_RCC_OscConfig+0x4d8>
 800468e:	4b0f      	ldr	r3, [pc, #60]	@ (80046cc <HAL_RCC_OscConfig+0x504>)
 8004690:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004694:	4a0d      	ldr	r2, [pc, #52]	@ (80046cc <HAL_RCC_OscConfig+0x504>)
 8004696:	f043 0301 	orr.w	r3, r3, #1
 800469a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800469e:	e029      	b.n	80046f4 <HAL_RCC_OscConfig+0x52c>
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	689b      	ldr	r3, [r3, #8]
 80046a4:	2b05      	cmp	r3, #5
 80046a6:	d115      	bne.n	80046d4 <HAL_RCC_OscConfig+0x50c>
 80046a8:	4b08      	ldr	r3, [pc, #32]	@ (80046cc <HAL_RCC_OscConfig+0x504>)
 80046aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046ae:	4a07      	ldr	r2, [pc, #28]	@ (80046cc <HAL_RCC_OscConfig+0x504>)
 80046b0:	f043 0304 	orr.w	r3, r3, #4
 80046b4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80046b8:	4b04      	ldr	r3, [pc, #16]	@ (80046cc <HAL_RCC_OscConfig+0x504>)
 80046ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046be:	4a03      	ldr	r2, [pc, #12]	@ (80046cc <HAL_RCC_OscConfig+0x504>)
 80046c0:	f043 0301 	orr.w	r3, r3, #1
 80046c4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80046c8:	e014      	b.n	80046f4 <HAL_RCC_OscConfig+0x52c>
 80046ca:	bf00      	nop
 80046cc:	40021000 	.word	0x40021000
 80046d0:	40007000 	.word	0x40007000
 80046d4:	4b9c      	ldr	r3, [pc, #624]	@ (8004948 <HAL_RCC_OscConfig+0x780>)
 80046d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046da:	4a9b      	ldr	r2, [pc, #620]	@ (8004948 <HAL_RCC_OscConfig+0x780>)
 80046dc:	f023 0301 	bic.w	r3, r3, #1
 80046e0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80046e4:	4b98      	ldr	r3, [pc, #608]	@ (8004948 <HAL_RCC_OscConfig+0x780>)
 80046e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046ea:	4a97      	ldr	r2, [pc, #604]	@ (8004948 <HAL_RCC_OscConfig+0x780>)
 80046ec:	f023 0304 	bic.w	r3, r3, #4
 80046f0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	689b      	ldr	r3, [r3, #8]
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d016      	beq.n	800472a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046fc:	f7fd fe54 	bl	80023a8 <HAL_GetTick>
 8004700:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004702:	e00a      	b.n	800471a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004704:	f7fd fe50 	bl	80023a8 <HAL_GetTick>
 8004708:	4602      	mov	r2, r0
 800470a:	693b      	ldr	r3, [r7, #16]
 800470c:	1ad3      	subs	r3, r2, r3
 800470e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004712:	4293      	cmp	r3, r2
 8004714:	d901      	bls.n	800471a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8004716:	2303      	movs	r3, #3
 8004718:	e12a      	b.n	8004970 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800471a:	4b8b      	ldr	r3, [pc, #556]	@ (8004948 <HAL_RCC_OscConfig+0x780>)
 800471c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004720:	f003 0302 	and.w	r3, r3, #2
 8004724:	2b00      	cmp	r3, #0
 8004726:	d0ed      	beq.n	8004704 <HAL_RCC_OscConfig+0x53c>
 8004728:	e015      	b.n	8004756 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800472a:	f7fd fe3d 	bl	80023a8 <HAL_GetTick>
 800472e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004730:	e00a      	b.n	8004748 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004732:	f7fd fe39 	bl	80023a8 <HAL_GetTick>
 8004736:	4602      	mov	r2, r0
 8004738:	693b      	ldr	r3, [r7, #16]
 800473a:	1ad3      	subs	r3, r2, r3
 800473c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004740:	4293      	cmp	r3, r2
 8004742:	d901      	bls.n	8004748 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004744:	2303      	movs	r3, #3
 8004746:	e113      	b.n	8004970 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004748:	4b7f      	ldr	r3, [pc, #508]	@ (8004948 <HAL_RCC_OscConfig+0x780>)
 800474a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800474e:	f003 0302 	and.w	r3, r3, #2
 8004752:	2b00      	cmp	r3, #0
 8004754:	d1ed      	bne.n	8004732 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004756:	7ffb      	ldrb	r3, [r7, #31]
 8004758:	2b01      	cmp	r3, #1
 800475a:	d105      	bne.n	8004768 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800475c:	4b7a      	ldr	r3, [pc, #488]	@ (8004948 <HAL_RCC_OscConfig+0x780>)
 800475e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004760:	4a79      	ldr	r2, [pc, #484]	@ (8004948 <HAL_RCC_OscConfig+0x780>)
 8004762:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004766:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800476c:	2b00      	cmp	r3, #0
 800476e:	f000 80fe 	beq.w	800496e <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004776:	2b02      	cmp	r3, #2
 8004778:	f040 80d0 	bne.w	800491c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800477c:	4b72      	ldr	r3, [pc, #456]	@ (8004948 <HAL_RCC_OscConfig+0x780>)
 800477e:	68db      	ldr	r3, [r3, #12]
 8004780:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004782:	697b      	ldr	r3, [r7, #20]
 8004784:	f003 0203 	and.w	r2, r3, #3
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800478c:	429a      	cmp	r2, r3
 800478e:	d130      	bne.n	80047f2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004790:	697b      	ldr	r3, [r7, #20]
 8004792:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800479a:	3b01      	subs	r3, #1
 800479c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800479e:	429a      	cmp	r2, r3
 80047a0:	d127      	bne.n	80047f2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80047a2:	697b      	ldr	r3, [r7, #20]
 80047a4:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80047ac:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80047ae:	429a      	cmp	r2, r3
 80047b0:	d11f      	bne.n	80047f2 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80047b2:	697b      	ldr	r3, [r7, #20]
 80047b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047b8:	687a      	ldr	r2, [r7, #4]
 80047ba:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80047bc:	2a07      	cmp	r2, #7
 80047be:	bf14      	ite	ne
 80047c0:	2201      	movne	r2, #1
 80047c2:	2200      	moveq	r2, #0
 80047c4:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80047c6:	4293      	cmp	r3, r2
 80047c8:	d113      	bne.n	80047f2 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80047ca:	697b      	ldr	r3, [r7, #20]
 80047cc:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80047d4:	085b      	lsrs	r3, r3, #1
 80047d6:	3b01      	subs	r3, #1
 80047d8:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80047da:	429a      	cmp	r2, r3
 80047dc:	d109      	bne.n	80047f2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80047de:	697b      	ldr	r3, [r7, #20]
 80047e0:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047e8:	085b      	lsrs	r3, r3, #1
 80047ea:	3b01      	subs	r3, #1
 80047ec:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80047ee:	429a      	cmp	r2, r3
 80047f0:	d06e      	beq.n	80048d0 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80047f2:	69bb      	ldr	r3, [r7, #24]
 80047f4:	2b0c      	cmp	r3, #12
 80047f6:	d069      	beq.n	80048cc <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80047f8:	4b53      	ldr	r3, [pc, #332]	@ (8004948 <HAL_RCC_OscConfig+0x780>)
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004800:	2b00      	cmp	r3, #0
 8004802:	d105      	bne.n	8004810 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004804:	4b50      	ldr	r3, [pc, #320]	@ (8004948 <HAL_RCC_OscConfig+0x780>)
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800480c:	2b00      	cmp	r3, #0
 800480e:	d001      	beq.n	8004814 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8004810:	2301      	movs	r3, #1
 8004812:	e0ad      	b.n	8004970 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004814:	4b4c      	ldr	r3, [pc, #304]	@ (8004948 <HAL_RCC_OscConfig+0x780>)
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	4a4b      	ldr	r2, [pc, #300]	@ (8004948 <HAL_RCC_OscConfig+0x780>)
 800481a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800481e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004820:	f7fd fdc2 	bl	80023a8 <HAL_GetTick>
 8004824:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004826:	e008      	b.n	800483a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004828:	f7fd fdbe 	bl	80023a8 <HAL_GetTick>
 800482c:	4602      	mov	r2, r0
 800482e:	693b      	ldr	r3, [r7, #16]
 8004830:	1ad3      	subs	r3, r2, r3
 8004832:	2b02      	cmp	r3, #2
 8004834:	d901      	bls.n	800483a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8004836:	2303      	movs	r3, #3
 8004838:	e09a      	b.n	8004970 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800483a:	4b43      	ldr	r3, [pc, #268]	@ (8004948 <HAL_RCC_OscConfig+0x780>)
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004842:	2b00      	cmp	r3, #0
 8004844:	d1f0      	bne.n	8004828 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004846:	4b40      	ldr	r3, [pc, #256]	@ (8004948 <HAL_RCC_OscConfig+0x780>)
 8004848:	68da      	ldr	r2, [r3, #12]
 800484a:	4b40      	ldr	r3, [pc, #256]	@ (800494c <HAL_RCC_OscConfig+0x784>)
 800484c:	4013      	ands	r3, r2
 800484e:	687a      	ldr	r2, [r7, #4]
 8004850:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8004852:	687a      	ldr	r2, [r7, #4]
 8004854:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004856:	3a01      	subs	r2, #1
 8004858:	0112      	lsls	r2, r2, #4
 800485a:	4311      	orrs	r1, r2
 800485c:	687a      	ldr	r2, [r7, #4]
 800485e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004860:	0212      	lsls	r2, r2, #8
 8004862:	4311      	orrs	r1, r2
 8004864:	687a      	ldr	r2, [r7, #4]
 8004866:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004868:	0852      	lsrs	r2, r2, #1
 800486a:	3a01      	subs	r2, #1
 800486c:	0552      	lsls	r2, r2, #21
 800486e:	4311      	orrs	r1, r2
 8004870:	687a      	ldr	r2, [r7, #4]
 8004872:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8004874:	0852      	lsrs	r2, r2, #1
 8004876:	3a01      	subs	r2, #1
 8004878:	0652      	lsls	r2, r2, #25
 800487a:	4311      	orrs	r1, r2
 800487c:	687a      	ldr	r2, [r7, #4]
 800487e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004880:	0912      	lsrs	r2, r2, #4
 8004882:	0452      	lsls	r2, r2, #17
 8004884:	430a      	orrs	r2, r1
 8004886:	4930      	ldr	r1, [pc, #192]	@ (8004948 <HAL_RCC_OscConfig+0x780>)
 8004888:	4313      	orrs	r3, r2
 800488a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800488c:	4b2e      	ldr	r3, [pc, #184]	@ (8004948 <HAL_RCC_OscConfig+0x780>)
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	4a2d      	ldr	r2, [pc, #180]	@ (8004948 <HAL_RCC_OscConfig+0x780>)
 8004892:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004896:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004898:	4b2b      	ldr	r3, [pc, #172]	@ (8004948 <HAL_RCC_OscConfig+0x780>)
 800489a:	68db      	ldr	r3, [r3, #12]
 800489c:	4a2a      	ldr	r2, [pc, #168]	@ (8004948 <HAL_RCC_OscConfig+0x780>)
 800489e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80048a2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80048a4:	f7fd fd80 	bl	80023a8 <HAL_GetTick>
 80048a8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80048aa:	e008      	b.n	80048be <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80048ac:	f7fd fd7c 	bl	80023a8 <HAL_GetTick>
 80048b0:	4602      	mov	r2, r0
 80048b2:	693b      	ldr	r3, [r7, #16]
 80048b4:	1ad3      	subs	r3, r2, r3
 80048b6:	2b02      	cmp	r3, #2
 80048b8:	d901      	bls.n	80048be <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80048ba:	2303      	movs	r3, #3
 80048bc:	e058      	b.n	8004970 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80048be:	4b22      	ldr	r3, [pc, #136]	@ (8004948 <HAL_RCC_OscConfig+0x780>)
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d0f0      	beq.n	80048ac <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80048ca:	e050      	b.n	800496e <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80048cc:	2301      	movs	r3, #1
 80048ce:	e04f      	b.n	8004970 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80048d0:	4b1d      	ldr	r3, [pc, #116]	@ (8004948 <HAL_RCC_OscConfig+0x780>)
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d148      	bne.n	800496e <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80048dc:	4b1a      	ldr	r3, [pc, #104]	@ (8004948 <HAL_RCC_OscConfig+0x780>)
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	4a19      	ldr	r2, [pc, #100]	@ (8004948 <HAL_RCC_OscConfig+0x780>)
 80048e2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80048e6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80048e8:	4b17      	ldr	r3, [pc, #92]	@ (8004948 <HAL_RCC_OscConfig+0x780>)
 80048ea:	68db      	ldr	r3, [r3, #12]
 80048ec:	4a16      	ldr	r2, [pc, #88]	@ (8004948 <HAL_RCC_OscConfig+0x780>)
 80048ee:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80048f2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80048f4:	f7fd fd58 	bl	80023a8 <HAL_GetTick>
 80048f8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80048fa:	e008      	b.n	800490e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80048fc:	f7fd fd54 	bl	80023a8 <HAL_GetTick>
 8004900:	4602      	mov	r2, r0
 8004902:	693b      	ldr	r3, [r7, #16]
 8004904:	1ad3      	subs	r3, r2, r3
 8004906:	2b02      	cmp	r3, #2
 8004908:	d901      	bls.n	800490e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800490a:	2303      	movs	r3, #3
 800490c:	e030      	b.n	8004970 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800490e:	4b0e      	ldr	r3, [pc, #56]	@ (8004948 <HAL_RCC_OscConfig+0x780>)
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004916:	2b00      	cmp	r3, #0
 8004918:	d0f0      	beq.n	80048fc <HAL_RCC_OscConfig+0x734>
 800491a:	e028      	b.n	800496e <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800491c:	69bb      	ldr	r3, [r7, #24]
 800491e:	2b0c      	cmp	r3, #12
 8004920:	d023      	beq.n	800496a <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004922:	4b09      	ldr	r3, [pc, #36]	@ (8004948 <HAL_RCC_OscConfig+0x780>)
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	4a08      	ldr	r2, [pc, #32]	@ (8004948 <HAL_RCC_OscConfig+0x780>)
 8004928:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800492c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800492e:	f7fd fd3b 	bl	80023a8 <HAL_GetTick>
 8004932:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004934:	e00c      	b.n	8004950 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004936:	f7fd fd37 	bl	80023a8 <HAL_GetTick>
 800493a:	4602      	mov	r2, r0
 800493c:	693b      	ldr	r3, [r7, #16]
 800493e:	1ad3      	subs	r3, r2, r3
 8004940:	2b02      	cmp	r3, #2
 8004942:	d905      	bls.n	8004950 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8004944:	2303      	movs	r3, #3
 8004946:	e013      	b.n	8004970 <HAL_RCC_OscConfig+0x7a8>
 8004948:	40021000 	.word	0x40021000
 800494c:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004950:	4b09      	ldr	r3, [pc, #36]	@ (8004978 <HAL_RCC_OscConfig+0x7b0>)
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004958:	2b00      	cmp	r3, #0
 800495a:	d1ec      	bne.n	8004936 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800495c:	4b06      	ldr	r3, [pc, #24]	@ (8004978 <HAL_RCC_OscConfig+0x7b0>)
 800495e:	68da      	ldr	r2, [r3, #12]
 8004960:	4905      	ldr	r1, [pc, #20]	@ (8004978 <HAL_RCC_OscConfig+0x7b0>)
 8004962:	4b06      	ldr	r3, [pc, #24]	@ (800497c <HAL_RCC_OscConfig+0x7b4>)
 8004964:	4013      	ands	r3, r2
 8004966:	60cb      	str	r3, [r1, #12]
 8004968:	e001      	b.n	800496e <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800496a:	2301      	movs	r3, #1
 800496c:	e000      	b.n	8004970 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800496e:	2300      	movs	r3, #0
}
 8004970:	4618      	mov	r0, r3
 8004972:	3720      	adds	r7, #32
 8004974:	46bd      	mov	sp, r7
 8004976:	bd80      	pop	{r7, pc}
 8004978:	40021000 	.word	0x40021000
 800497c:	feeefffc 	.word	0xfeeefffc

08004980 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004980:	b580      	push	{r7, lr}
 8004982:	b084      	sub	sp, #16
 8004984:	af00      	add	r7, sp, #0
 8004986:	6078      	str	r0, [r7, #4]
 8004988:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	2b00      	cmp	r3, #0
 800498e:	d101      	bne.n	8004994 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004990:	2301      	movs	r3, #1
 8004992:	e0e7      	b.n	8004b64 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004994:	4b75      	ldr	r3, [pc, #468]	@ (8004b6c <HAL_RCC_ClockConfig+0x1ec>)
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	f003 0307 	and.w	r3, r3, #7
 800499c:	683a      	ldr	r2, [r7, #0]
 800499e:	429a      	cmp	r2, r3
 80049a0:	d910      	bls.n	80049c4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049a2:	4b72      	ldr	r3, [pc, #456]	@ (8004b6c <HAL_RCC_ClockConfig+0x1ec>)
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	f023 0207 	bic.w	r2, r3, #7
 80049aa:	4970      	ldr	r1, [pc, #448]	@ (8004b6c <HAL_RCC_ClockConfig+0x1ec>)
 80049ac:	683b      	ldr	r3, [r7, #0]
 80049ae:	4313      	orrs	r3, r2
 80049b0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80049b2:	4b6e      	ldr	r3, [pc, #440]	@ (8004b6c <HAL_RCC_ClockConfig+0x1ec>)
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	f003 0307 	and.w	r3, r3, #7
 80049ba:	683a      	ldr	r2, [r7, #0]
 80049bc:	429a      	cmp	r2, r3
 80049be:	d001      	beq.n	80049c4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80049c0:	2301      	movs	r3, #1
 80049c2:	e0cf      	b.n	8004b64 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	f003 0302 	and.w	r3, r3, #2
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d010      	beq.n	80049f2 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	689a      	ldr	r2, [r3, #8]
 80049d4:	4b66      	ldr	r3, [pc, #408]	@ (8004b70 <HAL_RCC_ClockConfig+0x1f0>)
 80049d6:	689b      	ldr	r3, [r3, #8]
 80049d8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80049dc:	429a      	cmp	r2, r3
 80049de:	d908      	bls.n	80049f2 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80049e0:	4b63      	ldr	r3, [pc, #396]	@ (8004b70 <HAL_RCC_ClockConfig+0x1f0>)
 80049e2:	689b      	ldr	r3, [r3, #8]
 80049e4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	689b      	ldr	r3, [r3, #8]
 80049ec:	4960      	ldr	r1, [pc, #384]	@ (8004b70 <HAL_RCC_ClockConfig+0x1f0>)
 80049ee:	4313      	orrs	r3, r2
 80049f0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	f003 0301 	and.w	r3, r3, #1
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d04c      	beq.n	8004a98 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	685b      	ldr	r3, [r3, #4]
 8004a02:	2b03      	cmp	r3, #3
 8004a04:	d107      	bne.n	8004a16 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004a06:	4b5a      	ldr	r3, [pc, #360]	@ (8004b70 <HAL_RCC_ClockConfig+0x1f0>)
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d121      	bne.n	8004a56 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8004a12:	2301      	movs	r3, #1
 8004a14:	e0a6      	b.n	8004b64 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	685b      	ldr	r3, [r3, #4]
 8004a1a:	2b02      	cmp	r3, #2
 8004a1c:	d107      	bne.n	8004a2e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004a1e:	4b54      	ldr	r3, [pc, #336]	@ (8004b70 <HAL_RCC_ClockConfig+0x1f0>)
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d115      	bne.n	8004a56 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004a2a:	2301      	movs	r3, #1
 8004a2c:	e09a      	b.n	8004b64 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	685b      	ldr	r3, [r3, #4]
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d107      	bne.n	8004a46 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004a36:	4b4e      	ldr	r3, [pc, #312]	@ (8004b70 <HAL_RCC_ClockConfig+0x1f0>)
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	f003 0302 	and.w	r3, r3, #2
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d109      	bne.n	8004a56 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004a42:	2301      	movs	r3, #1
 8004a44:	e08e      	b.n	8004b64 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004a46:	4b4a      	ldr	r3, [pc, #296]	@ (8004b70 <HAL_RCC_ClockConfig+0x1f0>)
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d101      	bne.n	8004a56 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004a52:	2301      	movs	r3, #1
 8004a54:	e086      	b.n	8004b64 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004a56:	4b46      	ldr	r3, [pc, #280]	@ (8004b70 <HAL_RCC_ClockConfig+0x1f0>)
 8004a58:	689b      	ldr	r3, [r3, #8]
 8004a5a:	f023 0203 	bic.w	r2, r3, #3
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	685b      	ldr	r3, [r3, #4]
 8004a62:	4943      	ldr	r1, [pc, #268]	@ (8004b70 <HAL_RCC_ClockConfig+0x1f0>)
 8004a64:	4313      	orrs	r3, r2
 8004a66:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004a68:	f7fd fc9e 	bl	80023a8 <HAL_GetTick>
 8004a6c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a6e:	e00a      	b.n	8004a86 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a70:	f7fd fc9a 	bl	80023a8 <HAL_GetTick>
 8004a74:	4602      	mov	r2, r0
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	1ad3      	subs	r3, r2, r3
 8004a7a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a7e:	4293      	cmp	r3, r2
 8004a80:	d901      	bls.n	8004a86 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8004a82:	2303      	movs	r3, #3
 8004a84:	e06e      	b.n	8004b64 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a86:	4b3a      	ldr	r3, [pc, #232]	@ (8004b70 <HAL_RCC_ClockConfig+0x1f0>)
 8004a88:	689b      	ldr	r3, [r3, #8]
 8004a8a:	f003 020c 	and.w	r2, r3, #12
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	685b      	ldr	r3, [r3, #4]
 8004a92:	009b      	lsls	r3, r3, #2
 8004a94:	429a      	cmp	r2, r3
 8004a96:	d1eb      	bne.n	8004a70 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	f003 0302 	and.w	r3, r3, #2
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d010      	beq.n	8004ac6 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	689a      	ldr	r2, [r3, #8]
 8004aa8:	4b31      	ldr	r3, [pc, #196]	@ (8004b70 <HAL_RCC_ClockConfig+0x1f0>)
 8004aaa:	689b      	ldr	r3, [r3, #8]
 8004aac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004ab0:	429a      	cmp	r2, r3
 8004ab2:	d208      	bcs.n	8004ac6 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004ab4:	4b2e      	ldr	r3, [pc, #184]	@ (8004b70 <HAL_RCC_ClockConfig+0x1f0>)
 8004ab6:	689b      	ldr	r3, [r3, #8]
 8004ab8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	689b      	ldr	r3, [r3, #8]
 8004ac0:	492b      	ldr	r1, [pc, #172]	@ (8004b70 <HAL_RCC_ClockConfig+0x1f0>)
 8004ac2:	4313      	orrs	r3, r2
 8004ac4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004ac6:	4b29      	ldr	r3, [pc, #164]	@ (8004b6c <HAL_RCC_ClockConfig+0x1ec>)
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	f003 0307 	and.w	r3, r3, #7
 8004ace:	683a      	ldr	r2, [r7, #0]
 8004ad0:	429a      	cmp	r2, r3
 8004ad2:	d210      	bcs.n	8004af6 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ad4:	4b25      	ldr	r3, [pc, #148]	@ (8004b6c <HAL_RCC_ClockConfig+0x1ec>)
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	f023 0207 	bic.w	r2, r3, #7
 8004adc:	4923      	ldr	r1, [pc, #140]	@ (8004b6c <HAL_RCC_ClockConfig+0x1ec>)
 8004ade:	683b      	ldr	r3, [r7, #0]
 8004ae0:	4313      	orrs	r3, r2
 8004ae2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ae4:	4b21      	ldr	r3, [pc, #132]	@ (8004b6c <HAL_RCC_ClockConfig+0x1ec>)
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	f003 0307 	and.w	r3, r3, #7
 8004aec:	683a      	ldr	r2, [r7, #0]
 8004aee:	429a      	cmp	r2, r3
 8004af0:	d001      	beq.n	8004af6 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8004af2:	2301      	movs	r3, #1
 8004af4:	e036      	b.n	8004b64 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	f003 0304 	and.w	r3, r3, #4
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d008      	beq.n	8004b14 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004b02:	4b1b      	ldr	r3, [pc, #108]	@ (8004b70 <HAL_RCC_ClockConfig+0x1f0>)
 8004b04:	689b      	ldr	r3, [r3, #8]
 8004b06:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	68db      	ldr	r3, [r3, #12]
 8004b0e:	4918      	ldr	r1, [pc, #96]	@ (8004b70 <HAL_RCC_ClockConfig+0x1f0>)
 8004b10:	4313      	orrs	r3, r2
 8004b12:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	f003 0308 	and.w	r3, r3, #8
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d009      	beq.n	8004b34 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004b20:	4b13      	ldr	r3, [pc, #76]	@ (8004b70 <HAL_RCC_ClockConfig+0x1f0>)
 8004b22:	689b      	ldr	r3, [r3, #8]
 8004b24:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	691b      	ldr	r3, [r3, #16]
 8004b2c:	00db      	lsls	r3, r3, #3
 8004b2e:	4910      	ldr	r1, [pc, #64]	@ (8004b70 <HAL_RCC_ClockConfig+0x1f0>)
 8004b30:	4313      	orrs	r3, r2
 8004b32:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004b34:	f000 f824 	bl	8004b80 <HAL_RCC_GetSysClockFreq>
 8004b38:	4602      	mov	r2, r0
 8004b3a:	4b0d      	ldr	r3, [pc, #52]	@ (8004b70 <HAL_RCC_ClockConfig+0x1f0>)
 8004b3c:	689b      	ldr	r3, [r3, #8]
 8004b3e:	091b      	lsrs	r3, r3, #4
 8004b40:	f003 030f 	and.w	r3, r3, #15
 8004b44:	490b      	ldr	r1, [pc, #44]	@ (8004b74 <HAL_RCC_ClockConfig+0x1f4>)
 8004b46:	5ccb      	ldrb	r3, [r1, r3]
 8004b48:	f003 031f 	and.w	r3, r3, #31
 8004b4c:	fa22 f303 	lsr.w	r3, r2, r3
 8004b50:	4a09      	ldr	r2, [pc, #36]	@ (8004b78 <HAL_RCC_ClockConfig+0x1f8>)
 8004b52:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004b54:	4b09      	ldr	r3, [pc, #36]	@ (8004b7c <HAL_RCC_ClockConfig+0x1fc>)
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	4618      	mov	r0, r3
 8004b5a:	f7fc fe87 	bl	800186c <HAL_InitTick>
 8004b5e:	4603      	mov	r3, r0
 8004b60:	72fb      	strb	r3, [r7, #11]

  return status;
 8004b62:	7afb      	ldrb	r3, [r7, #11]
}
 8004b64:	4618      	mov	r0, r3
 8004b66:	3710      	adds	r7, #16
 8004b68:	46bd      	mov	sp, r7
 8004b6a:	bd80      	pop	{r7, pc}
 8004b6c:	40022000 	.word	0x40022000
 8004b70:	40021000 	.word	0x40021000
 8004b74:	0800ae88 	.word	0x0800ae88
 8004b78:	20000004 	.word	0x20000004
 8004b7c:	20000008 	.word	0x20000008

08004b80 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004b80:	b480      	push	{r7}
 8004b82:	b089      	sub	sp, #36	@ 0x24
 8004b84:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004b86:	2300      	movs	r3, #0
 8004b88:	61fb      	str	r3, [r7, #28]
 8004b8a:	2300      	movs	r3, #0
 8004b8c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004b8e:	4b3e      	ldr	r3, [pc, #248]	@ (8004c88 <HAL_RCC_GetSysClockFreq+0x108>)
 8004b90:	689b      	ldr	r3, [r3, #8]
 8004b92:	f003 030c 	and.w	r3, r3, #12
 8004b96:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004b98:	4b3b      	ldr	r3, [pc, #236]	@ (8004c88 <HAL_RCC_GetSysClockFreq+0x108>)
 8004b9a:	68db      	ldr	r3, [r3, #12]
 8004b9c:	f003 0303 	and.w	r3, r3, #3
 8004ba0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004ba2:	693b      	ldr	r3, [r7, #16]
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d005      	beq.n	8004bb4 <HAL_RCC_GetSysClockFreq+0x34>
 8004ba8:	693b      	ldr	r3, [r7, #16]
 8004baa:	2b0c      	cmp	r3, #12
 8004bac:	d121      	bne.n	8004bf2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	2b01      	cmp	r3, #1
 8004bb2:	d11e      	bne.n	8004bf2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004bb4:	4b34      	ldr	r3, [pc, #208]	@ (8004c88 <HAL_RCC_GetSysClockFreq+0x108>)
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	f003 0308 	and.w	r3, r3, #8
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d107      	bne.n	8004bd0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004bc0:	4b31      	ldr	r3, [pc, #196]	@ (8004c88 <HAL_RCC_GetSysClockFreq+0x108>)
 8004bc2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004bc6:	0a1b      	lsrs	r3, r3, #8
 8004bc8:	f003 030f 	and.w	r3, r3, #15
 8004bcc:	61fb      	str	r3, [r7, #28]
 8004bce:	e005      	b.n	8004bdc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004bd0:	4b2d      	ldr	r3, [pc, #180]	@ (8004c88 <HAL_RCC_GetSysClockFreq+0x108>)
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	091b      	lsrs	r3, r3, #4
 8004bd6:	f003 030f 	and.w	r3, r3, #15
 8004bda:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004bdc:	4a2b      	ldr	r2, [pc, #172]	@ (8004c8c <HAL_RCC_GetSysClockFreq+0x10c>)
 8004bde:	69fb      	ldr	r3, [r7, #28]
 8004be0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004be4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004be6:	693b      	ldr	r3, [r7, #16]
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d10d      	bne.n	8004c08 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004bec:	69fb      	ldr	r3, [r7, #28]
 8004bee:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004bf0:	e00a      	b.n	8004c08 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004bf2:	693b      	ldr	r3, [r7, #16]
 8004bf4:	2b04      	cmp	r3, #4
 8004bf6:	d102      	bne.n	8004bfe <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004bf8:	4b25      	ldr	r3, [pc, #148]	@ (8004c90 <HAL_RCC_GetSysClockFreq+0x110>)
 8004bfa:	61bb      	str	r3, [r7, #24]
 8004bfc:	e004      	b.n	8004c08 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004bfe:	693b      	ldr	r3, [r7, #16]
 8004c00:	2b08      	cmp	r3, #8
 8004c02:	d101      	bne.n	8004c08 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004c04:	4b23      	ldr	r3, [pc, #140]	@ (8004c94 <HAL_RCC_GetSysClockFreq+0x114>)
 8004c06:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004c08:	693b      	ldr	r3, [r7, #16]
 8004c0a:	2b0c      	cmp	r3, #12
 8004c0c:	d134      	bne.n	8004c78 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004c0e:	4b1e      	ldr	r3, [pc, #120]	@ (8004c88 <HAL_RCC_GetSysClockFreq+0x108>)
 8004c10:	68db      	ldr	r3, [r3, #12]
 8004c12:	f003 0303 	and.w	r3, r3, #3
 8004c16:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004c18:	68bb      	ldr	r3, [r7, #8]
 8004c1a:	2b02      	cmp	r3, #2
 8004c1c:	d003      	beq.n	8004c26 <HAL_RCC_GetSysClockFreq+0xa6>
 8004c1e:	68bb      	ldr	r3, [r7, #8]
 8004c20:	2b03      	cmp	r3, #3
 8004c22:	d003      	beq.n	8004c2c <HAL_RCC_GetSysClockFreq+0xac>
 8004c24:	e005      	b.n	8004c32 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004c26:	4b1a      	ldr	r3, [pc, #104]	@ (8004c90 <HAL_RCC_GetSysClockFreq+0x110>)
 8004c28:	617b      	str	r3, [r7, #20]
      break;
 8004c2a:	e005      	b.n	8004c38 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004c2c:	4b19      	ldr	r3, [pc, #100]	@ (8004c94 <HAL_RCC_GetSysClockFreq+0x114>)
 8004c2e:	617b      	str	r3, [r7, #20]
      break;
 8004c30:	e002      	b.n	8004c38 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004c32:	69fb      	ldr	r3, [r7, #28]
 8004c34:	617b      	str	r3, [r7, #20]
      break;
 8004c36:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004c38:	4b13      	ldr	r3, [pc, #76]	@ (8004c88 <HAL_RCC_GetSysClockFreq+0x108>)
 8004c3a:	68db      	ldr	r3, [r3, #12]
 8004c3c:	091b      	lsrs	r3, r3, #4
 8004c3e:	f003 0307 	and.w	r3, r3, #7
 8004c42:	3301      	adds	r3, #1
 8004c44:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004c46:	4b10      	ldr	r3, [pc, #64]	@ (8004c88 <HAL_RCC_GetSysClockFreq+0x108>)
 8004c48:	68db      	ldr	r3, [r3, #12]
 8004c4a:	0a1b      	lsrs	r3, r3, #8
 8004c4c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004c50:	697a      	ldr	r2, [r7, #20]
 8004c52:	fb03 f202 	mul.w	r2, r3, r2
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c5c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004c5e:	4b0a      	ldr	r3, [pc, #40]	@ (8004c88 <HAL_RCC_GetSysClockFreq+0x108>)
 8004c60:	68db      	ldr	r3, [r3, #12]
 8004c62:	0e5b      	lsrs	r3, r3, #25
 8004c64:	f003 0303 	and.w	r3, r3, #3
 8004c68:	3301      	adds	r3, #1
 8004c6a:	005b      	lsls	r3, r3, #1
 8004c6c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004c6e:	697a      	ldr	r2, [r7, #20]
 8004c70:	683b      	ldr	r3, [r7, #0]
 8004c72:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c76:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004c78:	69bb      	ldr	r3, [r7, #24]
}
 8004c7a:	4618      	mov	r0, r3
 8004c7c:	3724      	adds	r7, #36	@ 0x24
 8004c7e:	46bd      	mov	sp, r7
 8004c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c84:	4770      	bx	lr
 8004c86:	bf00      	nop
 8004c88:	40021000 	.word	0x40021000
 8004c8c:	0800aea0 	.word	0x0800aea0
 8004c90:	00f42400 	.word	0x00f42400
 8004c94:	007a1200 	.word	0x007a1200

08004c98 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004c98:	b480      	push	{r7}
 8004c9a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004c9c:	4b03      	ldr	r3, [pc, #12]	@ (8004cac <HAL_RCC_GetHCLKFreq+0x14>)
 8004c9e:	681b      	ldr	r3, [r3, #0]
}
 8004ca0:	4618      	mov	r0, r3
 8004ca2:	46bd      	mov	sp, r7
 8004ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca8:	4770      	bx	lr
 8004caa:	bf00      	nop
 8004cac:	20000004 	.word	0x20000004

08004cb0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004cb0:	b580      	push	{r7, lr}
 8004cb2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004cb4:	f7ff fff0 	bl	8004c98 <HAL_RCC_GetHCLKFreq>
 8004cb8:	4602      	mov	r2, r0
 8004cba:	4b06      	ldr	r3, [pc, #24]	@ (8004cd4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004cbc:	689b      	ldr	r3, [r3, #8]
 8004cbe:	0a1b      	lsrs	r3, r3, #8
 8004cc0:	f003 0307 	and.w	r3, r3, #7
 8004cc4:	4904      	ldr	r1, [pc, #16]	@ (8004cd8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004cc6:	5ccb      	ldrb	r3, [r1, r3]
 8004cc8:	f003 031f 	and.w	r3, r3, #31
 8004ccc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004cd0:	4618      	mov	r0, r3
 8004cd2:	bd80      	pop	{r7, pc}
 8004cd4:	40021000 	.word	0x40021000
 8004cd8:	0800ae98 	.word	0x0800ae98

08004cdc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004cdc:	b580      	push	{r7, lr}
 8004cde:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004ce0:	f7ff ffda 	bl	8004c98 <HAL_RCC_GetHCLKFreq>
 8004ce4:	4602      	mov	r2, r0
 8004ce6:	4b06      	ldr	r3, [pc, #24]	@ (8004d00 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004ce8:	689b      	ldr	r3, [r3, #8]
 8004cea:	0adb      	lsrs	r3, r3, #11
 8004cec:	f003 0307 	and.w	r3, r3, #7
 8004cf0:	4904      	ldr	r1, [pc, #16]	@ (8004d04 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004cf2:	5ccb      	ldrb	r3, [r1, r3]
 8004cf4:	f003 031f 	and.w	r3, r3, #31
 8004cf8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004cfc:	4618      	mov	r0, r3
 8004cfe:	bd80      	pop	{r7, pc}
 8004d00:	40021000 	.word	0x40021000
 8004d04:	0800ae98 	.word	0x0800ae98

08004d08 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004d08:	b480      	push	{r7}
 8004d0a:	b083      	sub	sp, #12
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	6078      	str	r0, [r7, #4]
 8004d10:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	220f      	movs	r2, #15
 8004d16:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8004d18:	4b12      	ldr	r3, [pc, #72]	@ (8004d64 <HAL_RCC_GetClockConfig+0x5c>)
 8004d1a:	689b      	ldr	r3, [r3, #8]
 8004d1c:	f003 0203 	and.w	r2, r3, #3
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8004d24:	4b0f      	ldr	r3, [pc, #60]	@ (8004d64 <HAL_RCC_GetClockConfig+0x5c>)
 8004d26:	689b      	ldr	r3, [r3, #8]
 8004d28:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8004d30:	4b0c      	ldr	r3, [pc, #48]	@ (8004d64 <HAL_RCC_GetClockConfig+0x5c>)
 8004d32:	689b      	ldr	r3, [r3, #8]
 8004d34:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8004d3c:	4b09      	ldr	r3, [pc, #36]	@ (8004d64 <HAL_RCC_GetClockConfig+0x5c>)
 8004d3e:	689b      	ldr	r3, [r3, #8]
 8004d40:	08db      	lsrs	r3, r3, #3
 8004d42:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8004d4a:	4b07      	ldr	r3, [pc, #28]	@ (8004d68 <HAL_RCC_GetClockConfig+0x60>)
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	f003 0207 	and.w	r2, r3, #7
 8004d52:	683b      	ldr	r3, [r7, #0]
 8004d54:	601a      	str	r2, [r3, #0]
}
 8004d56:	bf00      	nop
 8004d58:	370c      	adds	r7, #12
 8004d5a:	46bd      	mov	sp, r7
 8004d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d60:	4770      	bx	lr
 8004d62:	bf00      	nop
 8004d64:	40021000 	.word	0x40021000
 8004d68:	40022000 	.word	0x40022000

08004d6c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004d6c:	b580      	push	{r7, lr}
 8004d6e:	b086      	sub	sp, #24
 8004d70:	af00      	add	r7, sp, #0
 8004d72:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004d74:	2300      	movs	r3, #0
 8004d76:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004d78:	4b2a      	ldr	r3, [pc, #168]	@ (8004e24 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004d7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d7c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d003      	beq.n	8004d8c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004d84:	f7ff f9bc 	bl	8004100 <HAL_PWREx_GetVoltageRange>
 8004d88:	6178      	str	r0, [r7, #20]
 8004d8a:	e014      	b.n	8004db6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004d8c:	4b25      	ldr	r3, [pc, #148]	@ (8004e24 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004d8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d90:	4a24      	ldr	r2, [pc, #144]	@ (8004e24 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004d92:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004d96:	6593      	str	r3, [r2, #88]	@ 0x58
 8004d98:	4b22      	ldr	r3, [pc, #136]	@ (8004e24 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004d9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d9c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004da0:	60fb      	str	r3, [r7, #12]
 8004da2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004da4:	f7ff f9ac 	bl	8004100 <HAL_PWREx_GetVoltageRange>
 8004da8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004daa:	4b1e      	ldr	r3, [pc, #120]	@ (8004e24 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004dac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004dae:	4a1d      	ldr	r2, [pc, #116]	@ (8004e24 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004db0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004db4:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004db6:	697b      	ldr	r3, [r7, #20]
 8004db8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004dbc:	d10b      	bne.n	8004dd6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	2b80      	cmp	r3, #128	@ 0x80
 8004dc2:	d919      	bls.n	8004df8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	2ba0      	cmp	r3, #160	@ 0xa0
 8004dc8:	d902      	bls.n	8004dd0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004dca:	2302      	movs	r3, #2
 8004dcc:	613b      	str	r3, [r7, #16]
 8004dce:	e013      	b.n	8004df8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004dd0:	2301      	movs	r3, #1
 8004dd2:	613b      	str	r3, [r7, #16]
 8004dd4:	e010      	b.n	8004df8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	2b80      	cmp	r3, #128	@ 0x80
 8004dda:	d902      	bls.n	8004de2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004ddc:	2303      	movs	r3, #3
 8004dde:	613b      	str	r3, [r7, #16]
 8004de0:	e00a      	b.n	8004df8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	2b80      	cmp	r3, #128	@ 0x80
 8004de6:	d102      	bne.n	8004dee <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004de8:	2302      	movs	r3, #2
 8004dea:	613b      	str	r3, [r7, #16]
 8004dec:	e004      	b.n	8004df8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	2b70      	cmp	r3, #112	@ 0x70
 8004df2:	d101      	bne.n	8004df8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004df4:	2301      	movs	r3, #1
 8004df6:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004df8:	4b0b      	ldr	r3, [pc, #44]	@ (8004e28 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	f023 0207 	bic.w	r2, r3, #7
 8004e00:	4909      	ldr	r1, [pc, #36]	@ (8004e28 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004e02:	693b      	ldr	r3, [r7, #16]
 8004e04:	4313      	orrs	r3, r2
 8004e06:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004e08:	4b07      	ldr	r3, [pc, #28]	@ (8004e28 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	f003 0307 	and.w	r3, r3, #7
 8004e10:	693a      	ldr	r2, [r7, #16]
 8004e12:	429a      	cmp	r2, r3
 8004e14:	d001      	beq.n	8004e1a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8004e16:	2301      	movs	r3, #1
 8004e18:	e000      	b.n	8004e1c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8004e1a:	2300      	movs	r3, #0
}
 8004e1c:	4618      	mov	r0, r3
 8004e1e:	3718      	adds	r7, #24
 8004e20:	46bd      	mov	sp, r7
 8004e22:	bd80      	pop	{r7, pc}
 8004e24:	40021000 	.word	0x40021000
 8004e28:	40022000 	.word	0x40022000

08004e2c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004e2c:	b580      	push	{r7, lr}
 8004e2e:	b086      	sub	sp, #24
 8004e30:	af00      	add	r7, sp, #0
 8004e32:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004e34:	2300      	movs	r3, #0
 8004e36:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004e38:	2300      	movs	r3, #0
 8004e3a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d041      	beq.n	8004ecc <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004e4c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004e50:	d02a      	beq.n	8004ea8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8004e52:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004e56:	d824      	bhi.n	8004ea2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004e58:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004e5c:	d008      	beq.n	8004e70 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8004e5e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004e62:	d81e      	bhi.n	8004ea2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d00a      	beq.n	8004e7e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8004e68:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004e6c:	d010      	beq.n	8004e90 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004e6e:	e018      	b.n	8004ea2 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004e70:	4b86      	ldr	r3, [pc, #536]	@ (800508c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e72:	68db      	ldr	r3, [r3, #12]
 8004e74:	4a85      	ldr	r2, [pc, #532]	@ (800508c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e76:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004e7a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004e7c:	e015      	b.n	8004eaa <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	3304      	adds	r3, #4
 8004e82:	2100      	movs	r1, #0
 8004e84:	4618      	mov	r0, r3
 8004e86:	f000 fabb 	bl	8005400 <RCCEx_PLLSAI1_Config>
 8004e8a:	4603      	mov	r3, r0
 8004e8c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004e8e:	e00c      	b.n	8004eaa <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	3320      	adds	r3, #32
 8004e94:	2100      	movs	r1, #0
 8004e96:	4618      	mov	r0, r3
 8004e98:	f000 fba6 	bl	80055e8 <RCCEx_PLLSAI2_Config>
 8004e9c:	4603      	mov	r3, r0
 8004e9e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004ea0:	e003      	b.n	8004eaa <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004ea2:	2301      	movs	r3, #1
 8004ea4:	74fb      	strb	r3, [r7, #19]
      break;
 8004ea6:	e000      	b.n	8004eaa <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8004ea8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004eaa:	7cfb      	ldrb	r3, [r7, #19]
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d10b      	bne.n	8004ec8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004eb0:	4b76      	ldr	r3, [pc, #472]	@ (800508c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004eb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004eb6:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004ebe:	4973      	ldr	r1, [pc, #460]	@ (800508c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004ec0:	4313      	orrs	r3, r2
 8004ec2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004ec6:	e001      	b.n	8004ecc <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ec8:	7cfb      	ldrb	r3, [r7, #19]
 8004eca:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d041      	beq.n	8004f5c <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004edc:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004ee0:	d02a      	beq.n	8004f38 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8004ee2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004ee6:	d824      	bhi.n	8004f32 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004ee8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004eec:	d008      	beq.n	8004f00 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004eee:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004ef2:	d81e      	bhi.n	8004f32 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d00a      	beq.n	8004f0e <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8004ef8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004efc:	d010      	beq.n	8004f20 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004efe:	e018      	b.n	8004f32 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004f00:	4b62      	ldr	r3, [pc, #392]	@ (800508c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f02:	68db      	ldr	r3, [r3, #12]
 8004f04:	4a61      	ldr	r2, [pc, #388]	@ (800508c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f06:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004f0a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004f0c:	e015      	b.n	8004f3a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	3304      	adds	r3, #4
 8004f12:	2100      	movs	r1, #0
 8004f14:	4618      	mov	r0, r3
 8004f16:	f000 fa73 	bl	8005400 <RCCEx_PLLSAI1_Config>
 8004f1a:	4603      	mov	r3, r0
 8004f1c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004f1e:	e00c      	b.n	8004f3a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	3320      	adds	r3, #32
 8004f24:	2100      	movs	r1, #0
 8004f26:	4618      	mov	r0, r3
 8004f28:	f000 fb5e 	bl	80055e8 <RCCEx_PLLSAI2_Config>
 8004f2c:	4603      	mov	r3, r0
 8004f2e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004f30:	e003      	b.n	8004f3a <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004f32:	2301      	movs	r3, #1
 8004f34:	74fb      	strb	r3, [r7, #19]
      break;
 8004f36:	e000      	b.n	8004f3a <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8004f38:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004f3a:	7cfb      	ldrb	r3, [r7, #19]
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d10b      	bne.n	8004f58 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004f40:	4b52      	ldr	r3, [pc, #328]	@ (800508c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f46:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004f4e:	494f      	ldr	r1, [pc, #316]	@ (800508c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f50:	4313      	orrs	r3, r2
 8004f52:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004f56:	e001      	b.n	8004f5c <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f58:	7cfb      	ldrb	r3, [r7, #19]
 8004f5a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	f000 80a0 	beq.w	80050aa <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004f6a:	2300      	movs	r3, #0
 8004f6c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004f6e:	4b47      	ldr	r3, [pc, #284]	@ (800508c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f72:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d101      	bne.n	8004f7e <HAL_RCCEx_PeriphCLKConfig+0x152>
 8004f7a:	2301      	movs	r3, #1
 8004f7c:	e000      	b.n	8004f80 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8004f7e:	2300      	movs	r3, #0
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d00d      	beq.n	8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004f84:	4b41      	ldr	r3, [pc, #260]	@ (800508c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f88:	4a40      	ldr	r2, [pc, #256]	@ (800508c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f8a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004f8e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004f90:	4b3e      	ldr	r3, [pc, #248]	@ (800508c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f94:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f98:	60bb      	str	r3, [r7, #8]
 8004f9a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004f9c:	2301      	movs	r3, #1
 8004f9e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004fa0:	4b3b      	ldr	r3, [pc, #236]	@ (8005090 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	4a3a      	ldr	r2, [pc, #232]	@ (8005090 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004fa6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004faa:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004fac:	f7fd f9fc 	bl	80023a8 <HAL_GetTick>
 8004fb0:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004fb2:	e009      	b.n	8004fc8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004fb4:	f7fd f9f8 	bl	80023a8 <HAL_GetTick>
 8004fb8:	4602      	mov	r2, r0
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	1ad3      	subs	r3, r2, r3
 8004fbe:	2b02      	cmp	r3, #2
 8004fc0:	d902      	bls.n	8004fc8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8004fc2:	2303      	movs	r3, #3
 8004fc4:	74fb      	strb	r3, [r7, #19]
        break;
 8004fc6:	e005      	b.n	8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004fc8:	4b31      	ldr	r3, [pc, #196]	@ (8005090 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d0ef      	beq.n	8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8004fd4:	7cfb      	ldrb	r3, [r7, #19]
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d15c      	bne.n	8005094 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004fda:	4b2c      	ldr	r3, [pc, #176]	@ (800508c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004fdc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004fe0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004fe4:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004fe6:	697b      	ldr	r3, [r7, #20]
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d01f      	beq.n	800502c <HAL_RCCEx_PeriphCLKConfig+0x200>
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004ff2:	697a      	ldr	r2, [r7, #20]
 8004ff4:	429a      	cmp	r2, r3
 8004ff6:	d019      	beq.n	800502c <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004ff8:	4b24      	ldr	r3, [pc, #144]	@ (800508c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004ffa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ffe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005002:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005004:	4b21      	ldr	r3, [pc, #132]	@ (800508c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005006:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800500a:	4a20      	ldr	r2, [pc, #128]	@ (800508c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800500c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005010:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005014:	4b1d      	ldr	r3, [pc, #116]	@ (800508c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005016:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800501a:	4a1c      	ldr	r2, [pc, #112]	@ (800508c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800501c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005020:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005024:	4a19      	ldr	r2, [pc, #100]	@ (800508c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005026:	697b      	ldr	r3, [r7, #20]
 8005028:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800502c:	697b      	ldr	r3, [r7, #20]
 800502e:	f003 0301 	and.w	r3, r3, #1
 8005032:	2b00      	cmp	r3, #0
 8005034:	d016      	beq.n	8005064 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005036:	f7fd f9b7 	bl	80023a8 <HAL_GetTick>
 800503a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800503c:	e00b      	b.n	8005056 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800503e:	f7fd f9b3 	bl	80023a8 <HAL_GetTick>
 8005042:	4602      	mov	r2, r0
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	1ad3      	subs	r3, r2, r3
 8005048:	f241 3288 	movw	r2, #5000	@ 0x1388
 800504c:	4293      	cmp	r3, r2
 800504e:	d902      	bls.n	8005056 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8005050:	2303      	movs	r3, #3
 8005052:	74fb      	strb	r3, [r7, #19]
            break;
 8005054:	e006      	b.n	8005064 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005056:	4b0d      	ldr	r3, [pc, #52]	@ (800508c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005058:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800505c:	f003 0302 	and.w	r3, r3, #2
 8005060:	2b00      	cmp	r3, #0
 8005062:	d0ec      	beq.n	800503e <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8005064:	7cfb      	ldrb	r3, [r7, #19]
 8005066:	2b00      	cmp	r3, #0
 8005068:	d10c      	bne.n	8005084 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800506a:	4b08      	ldr	r3, [pc, #32]	@ (800508c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800506c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005070:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800507a:	4904      	ldr	r1, [pc, #16]	@ (800508c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800507c:	4313      	orrs	r3, r2
 800507e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005082:	e009      	b.n	8005098 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005084:	7cfb      	ldrb	r3, [r7, #19]
 8005086:	74bb      	strb	r3, [r7, #18]
 8005088:	e006      	b.n	8005098 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800508a:	bf00      	nop
 800508c:	40021000 	.word	0x40021000
 8005090:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005094:	7cfb      	ldrb	r3, [r7, #19]
 8005096:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005098:	7c7b      	ldrb	r3, [r7, #17]
 800509a:	2b01      	cmp	r3, #1
 800509c:	d105      	bne.n	80050aa <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800509e:	4b9e      	ldr	r3, [pc, #632]	@ (8005318 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80050a2:	4a9d      	ldr	r2, [pc, #628]	@ (8005318 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050a4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80050a8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	f003 0301 	and.w	r3, r3, #1
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d00a      	beq.n	80050cc <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80050b6:	4b98      	ldr	r3, [pc, #608]	@ (8005318 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050bc:	f023 0203 	bic.w	r2, r3, #3
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050c4:	4994      	ldr	r1, [pc, #592]	@ (8005318 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050c6:	4313      	orrs	r3, r2
 80050c8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	f003 0302 	and.w	r3, r3, #2
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d00a      	beq.n	80050ee <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80050d8:	4b8f      	ldr	r3, [pc, #572]	@ (8005318 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050de:	f023 020c 	bic.w	r2, r3, #12
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050e6:	498c      	ldr	r1, [pc, #560]	@ (8005318 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050e8:	4313      	orrs	r3, r2
 80050ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	f003 0304 	and.w	r3, r3, #4
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d00a      	beq.n	8005110 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80050fa:	4b87      	ldr	r3, [pc, #540]	@ (8005318 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005100:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005108:	4983      	ldr	r1, [pc, #524]	@ (8005318 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800510a:	4313      	orrs	r3, r2
 800510c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	f003 0308 	and.w	r3, r3, #8
 8005118:	2b00      	cmp	r3, #0
 800511a:	d00a      	beq.n	8005132 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800511c:	4b7e      	ldr	r3, [pc, #504]	@ (8005318 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800511e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005122:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800512a:	497b      	ldr	r1, [pc, #492]	@ (8005318 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800512c:	4313      	orrs	r3, r2
 800512e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	f003 0310 	and.w	r3, r3, #16
 800513a:	2b00      	cmp	r3, #0
 800513c:	d00a      	beq.n	8005154 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800513e:	4b76      	ldr	r3, [pc, #472]	@ (8005318 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005140:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005144:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800514c:	4972      	ldr	r1, [pc, #456]	@ (8005318 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800514e:	4313      	orrs	r3, r2
 8005150:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	f003 0320 	and.w	r3, r3, #32
 800515c:	2b00      	cmp	r3, #0
 800515e:	d00a      	beq.n	8005176 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005160:	4b6d      	ldr	r3, [pc, #436]	@ (8005318 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005162:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005166:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800516e:	496a      	ldr	r1, [pc, #424]	@ (8005318 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005170:	4313      	orrs	r3, r2
 8005172:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800517e:	2b00      	cmp	r3, #0
 8005180:	d00a      	beq.n	8005198 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005182:	4b65      	ldr	r3, [pc, #404]	@ (8005318 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005184:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005188:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005190:	4961      	ldr	r1, [pc, #388]	@ (8005318 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005192:	4313      	orrs	r3, r2
 8005194:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d00a      	beq.n	80051ba <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80051a4:	4b5c      	ldr	r3, [pc, #368]	@ (8005318 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80051a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051aa:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80051b2:	4959      	ldr	r1, [pc, #356]	@ (8005318 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80051b4:	4313      	orrs	r3, r2
 80051b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d00a      	beq.n	80051dc <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80051c6:	4b54      	ldr	r3, [pc, #336]	@ (8005318 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80051c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051cc:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80051d4:	4950      	ldr	r1, [pc, #320]	@ (8005318 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80051d6:	4313      	orrs	r3, r2
 80051d8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d00a      	beq.n	80051fe <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80051e8:	4b4b      	ldr	r3, [pc, #300]	@ (8005318 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80051ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051ee:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80051f6:	4948      	ldr	r1, [pc, #288]	@ (8005318 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80051f8:	4313      	orrs	r3, r2
 80051fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005206:	2b00      	cmp	r3, #0
 8005208:	d00a      	beq.n	8005220 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800520a:	4b43      	ldr	r3, [pc, #268]	@ (8005318 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800520c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005210:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005218:	493f      	ldr	r1, [pc, #252]	@ (8005318 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800521a:	4313      	orrs	r3, r2
 800521c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005228:	2b00      	cmp	r3, #0
 800522a:	d028      	beq.n	800527e <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800522c:	4b3a      	ldr	r3, [pc, #232]	@ (8005318 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800522e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005232:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800523a:	4937      	ldr	r1, [pc, #220]	@ (8005318 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800523c:	4313      	orrs	r3, r2
 800523e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005246:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800524a:	d106      	bne.n	800525a <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800524c:	4b32      	ldr	r3, [pc, #200]	@ (8005318 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800524e:	68db      	ldr	r3, [r3, #12]
 8005250:	4a31      	ldr	r2, [pc, #196]	@ (8005318 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005252:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005256:	60d3      	str	r3, [r2, #12]
 8005258:	e011      	b.n	800527e <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800525e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005262:	d10c      	bne.n	800527e <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	3304      	adds	r3, #4
 8005268:	2101      	movs	r1, #1
 800526a:	4618      	mov	r0, r3
 800526c:	f000 f8c8 	bl	8005400 <RCCEx_PLLSAI1_Config>
 8005270:	4603      	mov	r3, r0
 8005272:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005274:	7cfb      	ldrb	r3, [r7, #19]
 8005276:	2b00      	cmp	r3, #0
 8005278:	d001      	beq.n	800527e <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800527a:	7cfb      	ldrb	r3, [r7, #19]
 800527c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005286:	2b00      	cmp	r3, #0
 8005288:	d028      	beq.n	80052dc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800528a:	4b23      	ldr	r3, [pc, #140]	@ (8005318 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800528c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005290:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005298:	491f      	ldr	r1, [pc, #124]	@ (8005318 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800529a:	4313      	orrs	r3, r2
 800529c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80052a4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80052a8:	d106      	bne.n	80052b8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80052aa:	4b1b      	ldr	r3, [pc, #108]	@ (8005318 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80052ac:	68db      	ldr	r3, [r3, #12]
 80052ae:	4a1a      	ldr	r2, [pc, #104]	@ (8005318 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80052b0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80052b4:	60d3      	str	r3, [r2, #12]
 80052b6:	e011      	b.n	80052dc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80052bc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80052c0:	d10c      	bne.n	80052dc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	3304      	adds	r3, #4
 80052c6:	2101      	movs	r1, #1
 80052c8:	4618      	mov	r0, r3
 80052ca:	f000 f899 	bl	8005400 <RCCEx_PLLSAI1_Config>
 80052ce:	4603      	mov	r3, r0
 80052d0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80052d2:	7cfb      	ldrb	r3, [r7, #19]
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d001      	beq.n	80052dc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80052d8:	7cfb      	ldrb	r3, [r7, #19]
 80052da:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d02b      	beq.n	8005340 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80052e8:	4b0b      	ldr	r3, [pc, #44]	@ (8005318 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80052ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052ee:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80052f6:	4908      	ldr	r1, [pc, #32]	@ (8005318 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80052f8:	4313      	orrs	r3, r2
 80052fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005302:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005306:	d109      	bne.n	800531c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005308:	4b03      	ldr	r3, [pc, #12]	@ (8005318 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800530a:	68db      	ldr	r3, [r3, #12]
 800530c:	4a02      	ldr	r2, [pc, #8]	@ (8005318 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800530e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005312:	60d3      	str	r3, [r2, #12]
 8005314:	e014      	b.n	8005340 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8005316:	bf00      	nop
 8005318:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005320:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005324:	d10c      	bne.n	8005340 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	3304      	adds	r3, #4
 800532a:	2101      	movs	r1, #1
 800532c:	4618      	mov	r0, r3
 800532e:	f000 f867 	bl	8005400 <RCCEx_PLLSAI1_Config>
 8005332:	4603      	mov	r3, r0
 8005334:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005336:	7cfb      	ldrb	r3, [r7, #19]
 8005338:	2b00      	cmp	r3, #0
 800533a:	d001      	beq.n	8005340 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 800533c:	7cfb      	ldrb	r3, [r7, #19]
 800533e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005348:	2b00      	cmp	r3, #0
 800534a:	d02f      	beq.n	80053ac <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800534c:	4b2b      	ldr	r3, [pc, #172]	@ (80053fc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800534e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005352:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800535a:	4928      	ldr	r1, [pc, #160]	@ (80053fc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800535c:	4313      	orrs	r3, r2
 800535e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005366:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800536a:	d10d      	bne.n	8005388 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	3304      	adds	r3, #4
 8005370:	2102      	movs	r1, #2
 8005372:	4618      	mov	r0, r3
 8005374:	f000 f844 	bl	8005400 <RCCEx_PLLSAI1_Config>
 8005378:	4603      	mov	r3, r0
 800537a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800537c:	7cfb      	ldrb	r3, [r7, #19]
 800537e:	2b00      	cmp	r3, #0
 8005380:	d014      	beq.n	80053ac <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8005382:	7cfb      	ldrb	r3, [r7, #19]
 8005384:	74bb      	strb	r3, [r7, #18]
 8005386:	e011      	b.n	80053ac <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800538c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005390:	d10c      	bne.n	80053ac <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	3320      	adds	r3, #32
 8005396:	2102      	movs	r1, #2
 8005398:	4618      	mov	r0, r3
 800539a:	f000 f925 	bl	80055e8 <RCCEx_PLLSAI2_Config>
 800539e:	4603      	mov	r3, r0
 80053a0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80053a2:	7cfb      	ldrb	r3, [r7, #19]
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d001      	beq.n	80053ac <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80053a8:	7cfb      	ldrb	r3, [r7, #19]
 80053aa:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d00a      	beq.n	80053ce <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80053b8:	4b10      	ldr	r3, [pc, #64]	@ (80053fc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80053ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053be:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80053c6:	490d      	ldr	r1, [pc, #52]	@ (80053fc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80053c8:	4313      	orrs	r3, r2
 80053ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d00b      	beq.n	80053f2 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80053da:	4b08      	ldr	r3, [pc, #32]	@ (80053fc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80053dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053e0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80053ea:	4904      	ldr	r1, [pc, #16]	@ (80053fc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80053ec:	4313      	orrs	r3, r2
 80053ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80053f2:	7cbb      	ldrb	r3, [r7, #18]
}
 80053f4:	4618      	mov	r0, r3
 80053f6:	3718      	adds	r7, #24
 80053f8:	46bd      	mov	sp, r7
 80053fa:	bd80      	pop	{r7, pc}
 80053fc:	40021000 	.word	0x40021000

08005400 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005400:	b580      	push	{r7, lr}
 8005402:	b084      	sub	sp, #16
 8005404:	af00      	add	r7, sp, #0
 8005406:	6078      	str	r0, [r7, #4]
 8005408:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800540a:	2300      	movs	r3, #0
 800540c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800540e:	4b75      	ldr	r3, [pc, #468]	@ (80055e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005410:	68db      	ldr	r3, [r3, #12]
 8005412:	f003 0303 	and.w	r3, r3, #3
 8005416:	2b00      	cmp	r3, #0
 8005418:	d018      	beq.n	800544c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800541a:	4b72      	ldr	r3, [pc, #456]	@ (80055e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800541c:	68db      	ldr	r3, [r3, #12]
 800541e:	f003 0203 	and.w	r2, r3, #3
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	429a      	cmp	r2, r3
 8005428:	d10d      	bne.n	8005446 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
       ||
 800542e:	2b00      	cmp	r3, #0
 8005430:	d009      	beq.n	8005446 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8005432:	4b6c      	ldr	r3, [pc, #432]	@ (80055e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005434:	68db      	ldr	r3, [r3, #12]
 8005436:	091b      	lsrs	r3, r3, #4
 8005438:	f003 0307 	and.w	r3, r3, #7
 800543c:	1c5a      	adds	r2, r3, #1
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	685b      	ldr	r3, [r3, #4]
       ||
 8005442:	429a      	cmp	r2, r3
 8005444:	d047      	beq.n	80054d6 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005446:	2301      	movs	r3, #1
 8005448:	73fb      	strb	r3, [r7, #15]
 800544a:	e044      	b.n	80054d6 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	2b03      	cmp	r3, #3
 8005452:	d018      	beq.n	8005486 <RCCEx_PLLSAI1_Config+0x86>
 8005454:	2b03      	cmp	r3, #3
 8005456:	d825      	bhi.n	80054a4 <RCCEx_PLLSAI1_Config+0xa4>
 8005458:	2b01      	cmp	r3, #1
 800545a:	d002      	beq.n	8005462 <RCCEx_PLLSAI1_Config+0x62>
 800545c:	2b02      	cmp	r3, #2
 800545e:	d009      	beq.n	8005474 <RCCEx_PLLSAI1_Config+0x74>
 8005460:	e020      	b.n	80054a4 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005462:	4b60      	ldr	r3, [pc, #384]	@ (80055e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	f003 0302 	and.w	r3, r3, #2
 800546a:	2b00      	cmp	r3, #0
 800546c:	d11d      	bne.n	80054aa <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800546e:	2301      	movs	r3, #1
 8005470:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005472:	e01a      	b.n	80054aa <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005474:	4b5b      	ldr	r3, [pc, #364]	@ (80055e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800547c:	2b00      	cmp	r3, #0
 800547e:	d116      	bne.n	80054ae <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8005480:	2301      	movs	r3, #1
 8005482:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005484:	e013      	b.n	80054ae <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005486:	4b57      	ldr	r3, [pc, #348]	@ (80055e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800548e:	2b00      	cmp	r3, #0
 8005490:	d10f      	bne.n	80054b2 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005492:	4b54      	ldr	r3, [pc, #336]	@ (80055e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800549a:	2b00      	cmp	r3, #0
 800549c:	d109      	bne.n	80054b2 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800549e:	2301      	movs	r3, #1
 80054a0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80054a2:	e006      	b.n	80054b2 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80054a4:	2301      	movs	r3, #1
 80054a6:	73fb      	strb	r3, [r7, #15]
      break;
 80054a8:	e004      	b.n	80054b4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80054aa:	bf00      	nop
 80054ac:	e002      	b.n	80054b4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80054ae:	bf00      	nop
 80054b0:	e000      	b.n	80054b4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80054b2:	bf00      	nop
    }

    if(status == HAL_OK)
 80054b4:	7bfb      	ldrb	r3, [r7, #15]
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d10d      	bne.n	80054d6 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80054ba:	4b4a      	ldr	r3, [pc, #296]	@ (80055e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80054bc:	68db      	ldr	r3, [r3, #12]
 80054be:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	6819      	ldr	r1, [r3, #0]
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	685b      	ldr	r3, [r3, #4]
 80054ca:	3b01      	subs	r3, #1
 80054cc:	011b      	lsls	r3, r3, #4
 80054ce:	430b      	orrs	r3, r1
 80054d0:	4944      	ldr	r1, [pc, #272]	@ (80055e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80054d2:	4313      	orrs	r3, r2
 80054d4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80054d6:	7bfb      	ldrb	r3, [r7, #15]
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d17d      	bne.n	80055d8 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80054dc:	4b41      	ldr	r3, [pc, #260]	@ (80055e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	4a40      	ldr	r2, [pc, #256]	@ (80055e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80054e2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80054e6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80054e8:	f7fc ff5e 	bl	80023a8 <HAL_GetTick>
 80054ec:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80054ee:	e009      	b.n	8005504 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80054f0:	f7fc ff5a 	bl	80023a8 <HAL_GetTick>
 80054f4:	4602      	mov	r2, r0
 80054f6:	68bb      	ldr	r3, [r7, #8]
 80054f8:	1ad3      	subs	r3, r2, r3
 80054fa:	2b02      	cmp	r3, #2
 80054fc:	d902      	bls.n	8005504 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80054fe:	2303      	movs	r3, #3
 8005500:	73fb      	strb	r3, [r7, #15]
        break;
 8005502:	e005      	b.n	8005510 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005504:	4b37      	ldr	r3, [pc, #220]	@ (80055e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800550c:	2b00      	cmp	r3, #0
 800550e:	d1ef      	bne.n	80054f0 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005510:	7bfb      	ldrb	r3, [r7, #15]
 8005512:	2b00      	cmp	r3, #0
 8005514:	d160      	bne.n	80055d8 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005516:	683b      	ldr	r3, [r7, #0]
 8005518:	2b00      	cmp	r3, #0
 800551a:	d111      	bne.n	8005540 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800551c:	4b31      	ldr	r3, [pc, #196]	@ (80055e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800551e:	691b      	ldr	r3, [r3, #16]
 8005520:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8005524:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005528:	687a      	ldr	r2, [r7, #4]
 800552a:	6892      	ldr	r2, [r2, #8]
 800552c:	0211      	lsls	r1, r2, #8
 800552e:	687a      	ldr	r2, [r7, #4]
 8005530:	68d2      	ldr	r2, [r2, #12]
 8005532:	0912      	lsrs	r2, r2, #4
 8005534:	0452      	lsls	r2, r2, #17
 8005536:	430a      	orrs	r2, r1
 8005538:	492a      	ldr	r1, [pc, #168]	@ (80055e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800553a:	4313      	orrs	r3, r2
 800553c:	610b      	str	r3, [r1, #16]
 800553e:	e027      	b.n	8005590 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005540:	683b      	ldr	r3, [r7, #0]
 8005542:	2b01      	cmp	r3, #1
 8005544:	d112      	bne.n	800556c <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005546:	4b27      	ldr	r3, [pc, #156]	@ (80055e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005548:	691b      	ldr	r3, [r3, #16]
 800554a:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800554e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005552:	687a      	ldr	r2, [r7, #4]
 8005554:	6892      	ldr	r2, [r2, #8]
 8005556:	0211      	lsls	r1, r2, #8
 8005558:	687a      	ldr	r2, [r7, #4]
 800555a:	6912      	ldr	r2, [r2, #16]
 800555c:	0852      	lsrs	r2, r2, #1
 800555e:	3a01      	subs	r2, #1
 8005560:	0552      	lsls	r2, r2, #21
 8005562:	430a      	orrs	r2, r1
 8005564:	491f      	ldr	r1, [pc, #124]	@ (80055e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005566:	4313      	orrs	r3, r2
 8005568:	610b      	str	r3, [r1, #16]
 800556a:	e011      	b.n	8005590 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800556c:	4b1d      	ldr	r3, [pc, #116]	@ (80055e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800556e:	691b      	ldr	r3, [r3, #16]
 8005570:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005574:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005578:	687a      	ldr	r2, [r7, #4]
 800557a:	6892      	ldr	r2, [r2, #8]
 800557c:	0211      	lsls	r1, r2, #8
 800557e:	687a      	ldr	r2, [r7, #4]
 8005580:	6952      	ldr	r2, [r2, #20]
 8005582:	0852      	lsrs	r2, r2, #1
 8005584:	3a01      	subs	r2, #1
 8005586:	0652      	lsls	r2, r2, #25
 8005588:	430a      	orrs	r2, r1
 800558a:	4916      	ldr	r1, [pc, #88]	@ (80055e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800558c:	4313      	orrs	r3, r2
 800558e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005590:	4b14      	ldr	r3, [pc, #80]	@ (80055e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	4a13      	ldr	r2, [pc, #76]	@ (80055e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005596:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800559a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800559c:	f7fc ff04 	bl	80023a8 <HAL_GetTick>
 80055a0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80055a2:	e009      	b.n	80055b8 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80055a4:	f7fc ff00 	bl	80023a8 <HAL_GetTick>
 80055a8:	4602      	mov	r2, r0
 80055aa:	68bb      	ldr	r3, [r7, #8]
 80055ac:	1ad3      	subs	r3, r2, r3
 80055ae:	2b02      	cmp	r3, #2
 80055b0:	d902      	bls.n	80055b8 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80055b2:	2303      	movs	r3, #3
 80055b4:	73fb      	strb	r3, [r7, #15]
          break;
 80055b6:	e005      	b.n	80055c4 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80055b8:	4b0a      	ldr	r3, [pc, #40]	@ (80055e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d0ef      	beq.n	80055a4 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80055c4:	7bfb      	ldrb	r3, [r7, #15]
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d106      	bne.n	80055d8 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80055ca:	4b06      	ldr	r3, [pc, #24]	@ (80055e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80055cc:	691a      	ldr	r2, [r3, #16]
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	699b      	ldr	r3, [r3, #24]
 80055d2:	4904      	ldr	r1, [pc, #16]	@ (80055e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80055d4:	4313      	orrs	r3, r2
 80055d6:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80055d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80055da:	4618      	mov	r0, r3
 80055dc:	3710      	adds	r7, #16
 80055de:	46bd      	mov	sp, r7
 80055e0:	bd80      	pop	{r7, pc}
 80055e2:	bf00      	nop
 80055e4:	40021000 	.word	0x40021000

080055e8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80055e8:	b580      	push	{r7, lr}
 80055ea:	b084      	sub	sp, #16
 80055ec:	af00      	add	r7, sp, #0
 80055ee:	6078      	str	r0, [r7, #4]
 80055f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80055f2:	2300      	movs	r3, #0
 80055f4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80055f6:	4b6a      	ldr	r3, [pc, #424]	@ (80057a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80055f8:	68db      	ldr	r3, [r3, #12]
 80055fa:	f003 0303 	and.w	r3, r3, #3
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d018      	beq.n	8005634 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8005602:	4b67      	ldr	r3, [pc, #412]	@ (80057a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005604:	68db      	ldr	r3, [r3, #12]
 8005606:	f003 0203 	and.w	r2, r3, #3
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	429a      	cmp	r2, r3
 8005610:	d10d      	bne.n	800562e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
       ||
 8005616:	2b00      	cmp	r3, #0
 8005618:	d009      	beq.n	800562e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800561a:	4b61      	ldr	r3, [pc, #388]	@ (80057a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800561c:	68db      	ldr	r3, [r3, #12]
 800561e:	091b      	lsrs	r3, r3, #4
 8005620:	f003 0307 	and.w	r3, r3, #7
 8005624:	1c5a      	adds	r2, r3, #1
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	685b      	ldr	r3, [r3, #4]
       ||
 800562a:	429a      	cmp	r2, r3
 800562c:	d047      	beq.n	80056be <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800562e:	2301      	movs	r3, #1
 8005630:	73fb      	strb	r3, [r7, #15]
 8005632:	e044      	b.n	80056be <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	2b03      	cmp	r3, #3
 800563a:	d018      	beq.n	800566e <RCCEx_PLLSAI2_Config+0x86>
 800563c:	2b03      	cmp	r3, #3
 800563e:	d825      	bhi.n	800568c <RCCEx_PLLSAI2_Config+0xa4>
 8005640:	2b01      	cmp	r3, #1
 8005642:	d002      	beq.n	800564a <RCCEx_PLLSAI2_Config+0x62>
 8005644:	2b02      	cmp	r3, #2
 8005646:	d009      	beq.n	800565c <RCCEx_PLLSAI2_Config+0x74>
 8005648:	e020      	b.n	800568c <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800564a:	4b55      	ldr	r3, [pc, #340]	@ (80057a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	f003 0302 	and.w	r3, r3, #2
 8005652:	2b00      	cmp	r3, #0
 8005654:	d11d      	bne.n	8005692 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8005656:	2301      	movs	r3, #1
 8005658:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800565a:	e01a      	b.n	8005692 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800565c:	4b50      	ldr	r3, [pc, #320]	@ (80057a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005664:	2b00      	cmp	r3, #0
 8005666:	d116      	bne.n	8005696 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8005668:	2301      	movs	r3, #1
 800566a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800566c:	e013      	b.n	8005696 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800566e:	4b4c      	ldr	r3, [pc, #304]	@ (80057a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005676:	2b00      	cmp	r3, #0
 8005678:	d10f      	bne.n	800569a <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800567a:	4b49      	ldr	r3, [pc, #292]	@ (80057a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005682:	2b00      	cmp	r3, #0
 8005684:	d109      	bne.n	800569a <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8005686:	2301      	movs	r3, #1
 8005688:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800568a:	e006      	b.n	800569a <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 800568c:	2301      	movs	r3, #1
 800568e:	73fb      	strb	r3, [r7, #15]
      break;
 8005690:	e004      	b.n	800569c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005692:	bf00      	nop
 8005694:	e002      	b.n	800569c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005696:	bf00      	nop
 8005698:	e000      	b.n	800569c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800569a:	bf00      	nop
    }

    if(status == HAL_OK)
 800569c:	7bfb      	ldrb	r3, [r7, #15]
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d10d      	bne.n	80056be <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80056a2:	4b3f      	ldr	r3, [pc, #252]	@ (80057a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80056a4:	68db      	ldr	r3, [r3, #12]
 80056a6:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	6819      	ldr	r1, [r3, #0]
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	685b      	ldr	r3, [r3, #4]
 80056b2:	3b01      	subs	r3, #1
 80056b4:	011b      	lsls	r3, r3, #4
 80056b6:	430b      	orrs	r3, r1
 80056b8:	4939      	ldr	r1, [pc, #228]	@ (80057a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80056ba:	4313      	orrs	r3, r2
 80056bc:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80056be:	7bfb      	ldrb	r3, [r7, #15]
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d167      	bne.n	8005794 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80056c4:	4b36      	ldr	r3, [pc, #216]	@ (80057a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	4a35      	ldr	r2, [pc, #212]	@ (80057a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80056ca:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80056ce:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80056d0:	f7fc fe6a 	bl	80023a8 <HAL_GetTick>
 80056d4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80056d6:	e009      	b.n	80056ec <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80056d8:	f7fc fe66 	bl	80023a8 <HAL_GetTick>
 80056dc:	4602      	mov	r2, r0
 80056de:	68bb      	ldr	r3, [r7, #8]
 80056e0:	1ad3      	subs	r3, r2, r3
 80056e2:	2b02      	cmp	r3, #2
 80056e4:	d902      	bls.n	80056ec <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80056e6:	2303      	movs	r3, #3
 80056e8:	73fb      	strb	r3, [r7, #15]
        break;
 80056ea:	e005      	b.n	80056f8 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80056ec:	4b2c      	ldr	r3, [pc, #176]	@ (80057a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d1ef      	bne.n	80056d8 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80056f8:	7bfb      	ldrb	r3, [r7, #15]
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d14a      	bne.n	8005794 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80056fe:	683b      	ldr	r3, [r7, #0]
 8005700:	2b00      	cmp	r3, #0
 8005702:	d111      	bne.n	8005728 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005704:	4b26      	ldr	r3, [pc, #152]	@ (80057a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005706:	695b      	ldr	r3, [r3, #20]
 8005708:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 800570c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005710:	687a      	ldr	r2, [r7, #4]
 8005712:	6892      	ldr	r2, [r2, #8]
 8005714:	0211      	lsls	r1, r2, #8
 8005716:	687a      	ldr	r2, [r7, #4]
 8005718:	68d2      	ldr	r2, [r2, #12]
 800571a:	0912      	lsrs	r2, r2, #4
 800571c:	0452      	lsls	r2, r2, #17
 800571e:	430a      	orrs	r2, r1
 8005720:	491f      	ldr	r1, [pc, #124]	@ (80057a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005722:	4313      	orrs	r3, r2
 8005724:	614b      	str	r3, [r1, #20]
 8005726:	e011      	b.n	800574c <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005728:	4b1d      	ldr	r3, [pc, #116]	@ (80057a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800572a:	695b      	ldr	r3, [r3, #20]
 800572c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005730:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005734:	687a      	ldr	r2, [r7, #4]
 8005736:	6892      	ldr	r2, [r2, #8]
 8005738:	0211      	lsls	r1, r2, #8
 800573a:	687a      	ldr	r2, [r7, #4]
 800573c:	6912      	ldr	r2, [r2, #16]
 800573e:	0852      	lsrs	r2, r2, #1
 8005740:	3a01      	subs	r2, #1
 8005742:	0652      	lsls	r2, r2, #25
 8005744:	430a      	orrs	r2, r1
 8005746:	4916      	ldr	r1, [pc, #88]	@ (80057a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005748:	4313      	orrs	r3, r2
 800574a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800574c:	4b14      	ldr	r3, [pc, #80]	@ (80057a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	4a13      	ldr	r2, [pc, #76]	@ (80057a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005752:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005756:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005758:	f7fc fe26 	bl	80023a8 <HAL_GetTick>
 800575c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800575e:	e009      	b.n	8005774 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005760:	f7fc fe22 	bl	80023a8 <HAL_GetTick>
 8005764:	4602      	mov	r2, r0
 8005766:	68bb      	ldr	r3, [r7, #8]
 8005768:	1ad3      	subs	r3, r2, r3
 800576a:	2b02      	cmp	r3, #2
 800576c:	d902      	bls.n	8005774 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800576e:	2303      	movs	r3, #3
 8005770:	73fb      	strb	r3, [r7, #15]
          break;
 8005772:	e005      	b.n	8005780 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005774:	4b0a      	ldr	r3, [pc, #40]	@ (80057a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800577c:	2b00      	cmp	r3, #0
 800577e:	d0ef      	beq.n	8005760 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8005780:	7bfb      	ldrb	r3, [r7, #15]
 8005782:	2b00      	cmp	r3, #0
 8005784:	d106      	bne.n	8005794 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005786:	4b06      	ldr	r3, [pc, #24]	@ (80057a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005788:	695a      	ldr	r2, [r3, #20]
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	695b      	ldr	r3, [r3, #20]
 800578e:	4904      	ldr	r1, [pc, #16]	@ (80057a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005790:	4313      	orrs	r3, r2
 8005792:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005794:	7bfb      	ldrb	r3, [r7, #15]
}
 8005796:	4618      	mov	r0, r3
 8005798:	3710      	adds	r7, #16
 800579a:	46bd      	mov	sp, r7
 800579c:	bd80      	pop	{r7, pc}
 800579e:	bf00      	nop
 80057a0:	40021000 	.word	0x40021000

080057a4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80057a4:	b580      	push	{r7, lr}
 80057a6:	b084      	sub	sp, #16
 80057a8:	af00      	add	r7, sp, #0
 80057aa:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d101      	bne.n	80057b6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80057b2:	2301      	movs	r3, #1
 80057b4:	e095      	b.n	80058e2 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d108      	bne.n	80057d0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	685b      	ldr	r3, [r3, #4]
 80057c2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80057c6:	d009      	beq.n	80057dc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	2200      	movs	r2, #0
 80057cc:	61da      	str	r2, [r3, #28]
 80057ce:	e005      	b.n	80057dc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	2200      	movs	r2, #0
 80057d4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	2200      	movs	r2, #0
 80057da:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	2200      	movs	r2, #0
 80057e0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80057e8:	b2db      	uxtb	r3, r3
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d106      	bne.n	80057fc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	2200      	movs	r2, #0
 80057f2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80057f6:	6878      	ldr	r0, [r7, #4]
 80057f8:	f7fb ff60 	bl	80016bc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	2202      	movs	r2, #2
 8005800:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	681a      	ldr	r2, [r3, #0]
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005812:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	68db      	ldr	r3, [r3, #12]
 8005818:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800581c:	d902      	bls.n	8005824 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800581e:	2300      	movs	r3, #0
 8005820:	60fb      	str	r3, [r7, #12]
 8005822:	e002      	b.n	800582a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005824:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005828:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	68db      	ldr	r3, [r3, #12]
 800582e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8005832:	d007      	beq.n	8005844 <HAL_SPI_Init+0xa0>
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	68db      	ldr	r3, [r3, #12]
 8005838:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800583c:	d002      	beq.n	8005844 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	2200      	movs	r2, #0
 8005842:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	685b      	ldr	r3, [r3, #4]
 8005848:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	689b      	ldr	r3, [r3, #8]
 8005850:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005854:	431a      	orrs	r2, r3
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	691b      	ldr	r3, [r3, #16]
 800585a:	f003 0302 	and.w	r3, r3, #2
 800585e:	431a      	orrs	r2, r3
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	695b      	ldr	r3, [r3, #20]
 8005864:	f003 0301 	and.w	r3, r3, #1
 8005868:	431a      	orrs	r2, r3
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	699b      	ldr	r3, [r3, #24]
 800586e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005872:	431a      	orrs	r2, r3
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	69db      	ldr	r3, [r3, #28]
 8005878:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800587c:	431a      	orrs	r2, r3
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	6a1b      	ldr	r3, [r3, #32]
 8005882:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005886:	ea42 0103 	orr.w	r1, r2, r3
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800588e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	430a      	orrs	r2, r1
 8005898:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	699b      	ldr	r3, [r3, #24]
 800589e:	0c1b      	lsrs	r3, r3, #16
 80058a0:	f003 0204 	and.w	r2, r3, #4
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058a8:	f003 0310 	and.w	r3, r3, #16
 80058ac:	431a      	orrs	r2, r3
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80058b2:	f003 0308 	and.w	r3, r3, #8
 80058b6:	431a      	orrs	r2, r3
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	68db      	ldr	r3, [r3, #12]
 80058bc:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80058c0:	ea42 0103 	orr.w	r1, r2, r3
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	430a      	orrs	r2, r1
 80058d0:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	2200      	movs	r2, #0
 80058d6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	2201      	movs	r2, #1
 80058dc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80058e0:	2300      	movs	r3, #0
}
 80058e2:	4618      	mov	r0, r3
 80058e4:	3710      	adds	r7, #16
 80058e6:	46bd      	mov	sp, r7
 80058e8:	bd80      	pop	{r7, pc}

080058ea <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80058ea:	b580      	push	{r7, lr}
 80058ec:	b088      	sub	sp, #32
 80058ee:	af00      	add	r7, sp, #0
 80058f0:	60f8      	str	r0, [r7, #12]
 80058f2:	60b9      	str	r1, [r7, #8]
 80058f4:	603b      	str	r3, [r7, #0]
 80058f6:	4613      	mov	r3, r2
 80058f8:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80058fa:	f7fc fd55 	bl	80023a8 <HAL_GetTick>
 80058fe:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8005900:	88fb      	ldrh	r3, [r7, #6]
 8005902:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800590a:	b2db      	uxtb	r3, r3
 800590c:	2b01      	cmp	r3, #1
 800590e:	d001      	beq.n	8005914 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8005910:	2302      	movs	r3, #2
 8005912:	e15c      	b.n	8005bce <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8005914:	68bb      	ldr	r3, [r7, #8]
 8005916:	2b00      	cmp	r3, #0
 8005918:	d002      	beq.n	8005920 <HAL_SPI_Transmit+0x36>
 800591a:	88fb      	ldrh	r3, [r7, #6]
 800591c:	2b00      	cmp	r3, #0
 800591e:	d101      	bne.n	8005924 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8005920:	2301      	movs	r3, #1
 8005922:	e154      	b.n	8005bce <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800592a:	2b01      	cmp	r3, #1
 800592c:	d101      	bne.n	8005932 <HAL_SPI_Transmit+0x48>
 800592e:	2302      	movs	r3, #2
 8005930:	e14d      	b.n	8005bce <HAL_SPI_Transmit+0x2e4>
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	2201      	movs	r2, #1
 8005936:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	2203      	movs	r2, #3
 800593e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	2200      	movs	r2, #0
 8005946:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	68ba      	ldr	r2, [r7, #8]
 800594c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	88fa      	ldrh	r2, [r7, #6]
 8005952:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	88fa      	ldrh	r2, [r7, #6]
 8005958:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	2200      	movs	r2, #0
 800595e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	2200      	movs	r2, #0
 8005964:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	2200      	movs	r2, #0
 800596c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	2200      	movs	r2, #0
 8005974:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	2200      	movs	r2, #0
 800597a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	689b      	ldr	r3, [r3, #8]
 8005980:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005984:	d10f      	bne.n	80059a6 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	681a      	ldr	r2, [r3, #0]
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005994:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	681a      	ldr	r2, [r3, #0]
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80059a4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059b0:	2b40      	cmp	r3, #64	@ 0x40
 80059b2:	d007      	beq.n	80059c4 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	681a      	ldr	r2, [r3, #0]
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80059c2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	68db      	ldr	r3, [r3, #12]
 80059c8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80059cc:	d952      	bls.n	8005a74 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	685b      	ldr	r3, [r3, #4]
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d002      	beq.n	80059dc <HAL_SPI_Transmit+0xf2>
 80059d6:	8b7b      	ldrh	r3, [r7, #26]
 80059d8:	2b01      	cmp	r3, #1
 80059da:	d145      	bne.n	8005a68 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059e0:	881a      	ldrh	r2, [r3, #0]
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059ec:	1c9a      	adds	r2, r3, #2
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80059f6:	b29b      	uxth	r3, r3
 80059f8:	3b01      	subs	r3, #1
 80059fa:	b29a      	uxth	r2, r3
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005a00:	e032      	b.n	8005a68 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	689b      	ldr	r3, [r3, #8]
 8005a08:	f003 0302 	and.w	r3, r3, #2
 8005a0c:	2b02      	cmp	r3, #2
 8005a0e:	d112      	bne.n	8005a36 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a14:	881a      	ldrh	r2, [r3, #0]
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a20:	1c9a      	adds	r2, r3, #2
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005a2a:	b29b      	uxth	r3, r3
 8005a2c:	3b01      	subs	r3, #1
 8005a2e:	b29a      	uxth	r2, r3
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005a34:	e018      	b.n	8005a68 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005a36:	f7fc fcb7 	bl	80023a8 <HAL_GetTick>
 8005a3a:	4602      	mov	r2, r0
 8005a3c:	69fb      	ldr	r3, [r7, #28]
 8005a3e:	1ad3      	subs	r3, r2, r3
 8005a40:	683a      	ldr	r2, [r7, #0]
 8005a42:	429a      	cmp	r2, r3
 8005a44:	d803      	bhi.n	8005a4e <HAL_SPI_Transmit+0x164>
 8005a46:	683b      	ldr	r3, [r7, #0]
 8005a48:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005a4c:	d102      	bne.n	8005a54 <HAL_SPI_Transmit+0x16a>
 8005a4e:	683b      	ldr	r3, [r7, #0]
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d109      	bne.n	8005a68 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	2201      	movs	r2, #1
 8005a58:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	2200      	movs	r2, #0
 8005a60:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8005a64:	2303      	movs	r3, #3
 8005a66:	e0b2      	b.n	8005bce <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005a6c:	b29b      	uxth	r3, r3
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d1c7      	bne.n	8005a02 <HAL_SPI_Transmit+0x118>
 8005a72:	e083      	b.n	8005b7c <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	685b      	ldr	r3, [r3, #4]
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d002      	beq.n	8005a82 <HAL_SPI_Transmit+0x198>
 8005a7c:	8b7b      	ldrh	r3, [r7, #26]
 8005a7e:	2b01      	cmp	r3, #1
 8005a80:	d177      	bne.n	8005b72 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005a86:	b29b      	uxth	r3, r3
 8005a88:	2b01      	cmp	r3, #1
 8005a8a:	d912      	bls.n	8005ab2 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a90:	881a      	ldrh	r2, [r3, #0]
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a9c:	1c9a      	adds	r2, r3, #2
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005aa6:	b29b      	uxth	r3, r3
 8005aa8:	3b02      	subs	r3, #2
 8005aaa:	b29a      	uxth	r2, r3
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005ab0:	e05f      	b.n	8005b72 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	330c      	adds	r3, #12
 8005abc:	7812      	ldrb	r2, [r2, #0]
 8005abe:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ac4:	1c5a      	adds	r2, r3, #1
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005ace:	b29b      	uxth	r3, r3
 8005ad0:	3b01      	subs	r3, #1
 8005ad2:	b29a      	uxth	r2, r3
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8005ad8:	e04b      	b.n	8005b72 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	689b      	ldr	r3, [r3, #8]
 8005ae0:	f003 0302 	and.w	r3, r3, #2
 8005ae4:	2b02      	cmp	r3, #2
 8005ae6:	d12b      	bne.n	8005b40 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005aec:	b29b      	uxth	r3, r3
 8005aee:	2b01      	cmp	r3, #1
 8005af0:	d912      	bls.n	8005b18 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005af6:	881a      	ldrh	r2, [r3, #0]
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b02:	1c9a      	adds	r2, r3, #2
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005b0c:	b29b      	uxth	r3, r3
 8005b0e:	3b02      	subs	r3, #2
 8005b10:	b29a      	uxth	r2, r3
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005b16:	e02c      	b.n	8005b72 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	330c      	adds	r3, #12
 8005b22:	7812      	ldrb	r2, [r2, #0]
 8005b24:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b2a:	1c5a      	adds	r2, r3, #1
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005b34:	b29b      	uxth	r3, r3
 8005b36:	3b01      	subs	r3, #1
 8005b38:	b29a      	uxth	r2, r3
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005b3e:	e018      	b.n	8005b72 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005b40:	f7fc fc32 	bl	80023a8 <HAL_GetTick>
 8005b44:	4602      	mov	r2, r0
 8005b46:	69fb      	ldr	r3, [r7, #28]
 8005b48:	1ad3      	subs	r3, r2, r3
 8005b4a:	683a      	ldr	r2, [r7, #0]
 8005b4c:	429a      	cmp	r2, r3
 8005b4e:	d803      	bhi.n	8005b58 <HAL_SPI_Transmit+0x26e>
 8005b50:	683b      	ldr	r3, [r7, #0]
 8005b52:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005b56:	d102      	bne.n	8005b5e <HAL_SPI_Transmit+0x274>
 8005b58:	683b      	ldr	r3, [r7, #0]
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d109      	bne.n	8005b72 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	2201      	movs	r2, #1
 8005b62:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	2200      	movs	r2, #0
 8005b6a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8005b6e:	2303      	movs	r3, #3
 8005b70:	e02d      	b.n	8005bce <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005b76:	b29b      	uxth	r3, r3
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d1ae      	bne.n	8005ada <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005b7c:	69fa      	ldr	r2, [r7, #28]
 8005b7e:	6839      	ldr	r1, [r7, #0]
 8005b80:	68f8      	ldr	r0, [r7, #12]
 8005b82:	f000 f947 	bl	8005e14 <SPI_EndRxTxTransaction>
 8005b86:	4603      	mov	r3, r0
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d002      	beq.n	8005b92 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	2220      	movs	r2, #32
 8005b90:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	689b      	ldr	r3, [r3, #8]
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d10a      	bne.n	8005bb0 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005b9a:	2300      	movs	r3, #0
 8005b9c:	617b      	str	r3, [r7, #20]
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	68db      	ldr	r3, [r3, #12]
 8005ba4:	617b      	str	r3, [r7, #20]
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	689b      	ldr	r3, [r3, #8]
 8005bac:	617b      	str	r3, [r7, #20]
 8005bae:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	2201      	movs	r2, #1
 8005bb4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	2200      	movs	r2, #0
 8005bbc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d001      	beq.n	8005bcc <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8005bc8:	2301      	movs	r3, #1
 8005bca:	e000      	b.n	8005bce <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8005bcc:	2300      	movs	r3, #0
  }
}
 8005bce:	4618      	mov	r0, r3
 8005bd0:	3720      	adds	r7, #32
 8005bd2:	46bd      	mov	sp, r7
 8005bd4:	bd80      	pop	{r7, pc}
	...

08005bd8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005bd8:	b580      	push	{r7, lr}
 8005bda:	b088      	sub	sp, #32
 8005bdc:	af00      	add	r7, sp, #0
 8005bde:	60f8      	str	r0, [r7, #12]
 8005be0:	60b9      	str	r1, [r7, #8]
 8005be2:	603b      	str	r3, [r7, #0]
 8005be4:	4613      	mov	r3, r2
 8005be6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005be8:	f7fc fbde 	bl	80023a8 <HAL_GetTick>
 8005bec:	4602      	mov	r2, r0
 8005bee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bf0:	1a9b      	subs	r3, r3, r2
 8005bf2:	683a      	ldr	r2, [r7, #0]
 8005bf4:	4413      	add	r3, r2
 8005bf6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005bf8:	f7fc fbd6 	bl	80023a8 <HAL_GetTick>
 8005bfc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005bfe:	4b39      	ldr	r3, [pc, #228]	@ (8005ce4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	015b      	lsls	r3, r3, #5
 8005c04:	0d1b      	lsrs	r3, r3, #20
 8005c06:	69fa      	ldr	r2, [r7, #28]
 8005c08:	fb02 f303 	mul.w	r3, r2, r3
 8005c0c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005c0e:	e055      	b.n	8005cbc <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005c10:	683b      	ldr	r3, [r7, #0]
 8005c12:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005c16:	d051      	beq.n	8005cbc <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005c18:	f7fc fbc6 	bl	80023a8 <HAL_GetTick>
 8005c1c:	4602      	mov	r2, r0
 8005c1e:	69bb      	ldr	r3, [r7, #24]
 8005c20:	1ad3      	subs	r3, r2, r3
 8005c22:	69fa      	ldr	r2, [r7, #28]
 8005c24:	429a      	cmp	r2, r3
 8005c26:	d902      	bls.n	8005c2e <SPI_WaitFlagStateUntilTimeout+0x56>
 8005c28:	69fb      	ldr	r3, [r7, #28]
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d13d      	bne.n	8005caa <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	685a      	ldr	r2, [r3, #4]
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005c3c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	685b      	ldr	r3, [r3, #4]
 8005c42:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005c46:	d111      	bne.n	8005c6c <SPI_WaitFlagStateUntilTimeout+0x94>
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	689b      	ldr	r3, [r3, #8]
 8005c4c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005c50:	d004      	beq.n	8005c5c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	689b      	ldr	r3, [r3, #8]
 8005c56:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005c5a:	d107      	bne.n	8005c6c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	681a      	ldr	r2, [r3, #0]
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005c6a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c70:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005c74:	d10f      	bne.n	8005c96 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	681a      	ldr	r2, [r3, #0]
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005c84:	601a      	str	r2, [r3, #0]
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	681a      	ldr	r2, [r3, #0]
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005c94:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	2201      	movs	r2, #1
 8005c9a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	2200      	movs	r2, #0
 8005ca2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8005ca6:	2303      	movs	r3, #3
 8005ca8:	e018      	b.n	8005cdc <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005caa:	697b      	ldr	r3, [r7, #20]
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d102      	bne.n	8005cb6 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8005cb0:	2300      	movs	r3, #0
 8005cb2:	61fb      	str	r3, [r7, #28]
 8005cb4:	e002      	b.n	8005cbc <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8005cb6:	697b      	ldr	r3, [r7, #20]
 8005cb8:	3b01      	subs	r3, #1
 8005cba:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	689a      	ldr	r2, [r3, #8]
 8005cc2:	68bb      	ldr	r3, [r7, #8]
 8005cc4:	4013      	ands	r3, r2
 8005cc6:	68ba      	ldr	r2, [r7, #8]
 8005cc8:	429a      	cmp	r2, r3
 8005cca:	bf0c      	ite	eq
 8005ccc:	2301      	moveq	r3, #1
 8005cce:	2300      	movne	r3, #0
 8005cd0:	b2db      	uxtb	r3, r3
 8005cd2:	461a      	mov	r2, r3
 8005cd4:	79fb      	ldrb	r3, [r7, #7]
 8005cd6:	429a      	cmp	r2, r3
 8005cd8:	d19a      	bne.n	8005c10 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8005cda:	2300      	movs	r3, #0
}
 8005cdc:	4618      	mov	r0, r3
 8005cde:	3720      	adds	r7, #32
 8005ce0:	46bd      	mov	sp, r7
 8005ce2:	bd80      	pop	{r7, pc}
 8005ce4:	20000004 	.word	0x20000004

08005ce8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005ce8:	b580      	push	{r7, lr}
 8005cea:	b08a      	sub	sp, #40	@ 0x28
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	60f8      	str	r0, [r7, #12]
 8005cf0:	60b9      	str	r1, [r7, #8]
 8005cf2:	607a      	str	r2, [r7, #4]
 8005cf4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8005cf6:	2300      	movs	r3, #0
 8005cf8:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8005cfa:	f7fc fb55 	bl	80023a8 <HAL_GetTick>
 8005cfe:	4602      	mov	r2, r0
 8005d00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d02:	1a9b      	subs	r3, r3, r2
 8005d04:	683a      	ldr	r2, [r7, #0]
 8005d06:	4413      	add	r3, r2
 8005d08:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8005d0a:	f7fc fb4d 	bl	80023a8 <HAL_GetTick>
 8005d0e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	330c      	adds	r3, #12
 8005d16:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005d18:	4b3d      	ldr	r3, [pc, #244]	@ (8005e10 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8005d1a:	681a      	ldr	r2, [r3, #0]
 8005d1c:	4613      	mov	r3, r2
 8005d1e:	009b      	lsls	r3, r3, #2
 8005d20:	4413      	add	r3, r2
 8005d22:	00da      	lsls	r2, r3, #3
 8005d24:	1ad3      	subs	r3, r2, r3
 8005d26:	0d1b      	lsrs	r3, r3, #20
 8005d28:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d2a:	fb02 f303 	mul.w	r3, r2, r3
 8005d2e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8005d30:	e061      	b.n	8005df6 <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8005d32:	68bb      	ldr	r3, [r7, #8]
 8005d34:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005d38:	d107      	bne.n	8005d4a <SPI_WaitFifoStateUntilTimeout+0x62>
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d104      	bne.n	8005d4a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8005d40:	69fb      	ldr	r3, [r7, #28]
 8005d42:	781b      	ldrb	r3, [r3, #0]
 8005d44:	b2db      	uxtb	r3, r3
 8005d46:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8005d48:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8005d4a:	683b      	ldr	r3, [r7, #0]
 8005d4c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005d50:	d051      	beq.n	8005df6 <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005d52:	f7fc fb29 	bl	80023a8 <HAL_GetTick>
 8005d56:	4602      	mov	r2, r0
 8005d58:	6a3b      	ldr	r3, [r7, #32]
 8005d5a:	1ad3      	subs	r3, r2, r3
 8005d5c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d5e:	429a      	cmp	r2, r3
 8005d60:	d902      	bls.n	8005d68 <SPI_WaitFifoStateUntilTimeout+0x80>
 8005d62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d13d      	bne.n	8005de4 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	685a      	ldr	r2, [r3, #4]
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005d76:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	685b      	ldr	r3, [r3, #4]
 8005d7c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005d80:	d111      	bne.n	8005da6 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	689b      	ldr	r3, [r3, #8]
 8005d86:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005d8a:	d004      	beq.n	8005d96 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	689b      	ldr	r3, [r3, #8]
 8005d90:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005d94:	d107      	bne.n	8005da6 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	681a      	ldr	r2, [r3, #0]
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005da4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005daa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005dae:	d10f      	bne.n	8005dd0 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	681a      	ldr	r2, [r3, #0]
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005dbe:	601a      	str	r2, [r3, #0]
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	681a      	ldr	r2, [r3, #0]
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005dce:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	2201      	movs	r2, #1
 8005dd4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	2200      	movs	r2, #0
 8005ddc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8005de0:	2303      	movs	r3, #3
 8005de2:	e011      	b.n	8005e08 <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005de4:	69bb      	ldr	r3, [r7, #24]
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d102      	bne.n	8005df0 <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 8005dea:	2300      	movs	r3, #0
 8005dec:	627b      	str	r3, [r7, #36]	@ 0x24
 8005dee:	e002      	b.n	8005df6 <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 8005df0:	69bb      	ldr	r3, [r7, #24]
 8005df2:	3b01      	subs	r3, #1
 8005df4:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	689a      	ldr	r2, [r3, #8]
 8005dfc:	68bb      	ldr	r3, [r7, #8]
 8005dfe:	4013      	ands	r3, r2
 8005e00:	687a      	ldr	r2, [r7, #4]
 8005e02:	429a      	cmp	r2, r3
 8005e04:	d195      	bne.n	8005d32 <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 8005e06:	2300      	movs	r3, #0
}
 8005e08:	4618      	mov	r0, r3
 8005e0a:	3728      	adds	r7, #40	@ 0x28
 8005e0c:	46bd      	mov	sp, r7
 8005e0e:	bd80      	pop	{r7, pc}
 8005e10:	20000004 	.word	0x20000004

08005e14 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005e14:	b580      	push	{r7, lr}
 8005e16:	b086      	sub	sp, #24
 8005e18:	af02      	add	r7, sp, #8
 8005e1a:	60f8      	str	r0, [r7, #12]
 8005e1c:	60b9      	str	r1, [r7, #8]
 8005e1e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	9300      	str	r3, [sp, #0]
 8005e24:	68bb      	ldr	r3, [r7, #8]
 8005e26:	2200      	movs	r2, #0
 8005e28:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8005e2c:	68f8      	ldr	r0, [r7, #12]
 8005e2e:	f7ff ff5b 	bl	8005ce8 <SPI_WaitFifoStateUntilTimeout>
 8005e32:	4603      	mov	r3, r0
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d007      	beq.n	8005e48 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005e3c:	f043 0220 	orr.w	r2, r3, #32
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005e44:	2303      	movs	r3, #3
 8005e46:	e027      	b.n	8005e98 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	9300      	str	r3, [sp, #0]
 8005e4c:	68bb      	ldr	r3, [r7, #8]
 8005e4e:	2200      	movs	r2, #0
 8005e50:	2180      	movs	r1, #128	@ 0x80
 8005e52:	68f8      	ldr	r0, [r7, #12]
 8005e54:	f7ff fec0 	bl	8005bd8 <SPI_WaitFlagStateUntilTimeout>
 8005e58:	4603      	mov	r3, r0
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d007      	beq.n	8005e6e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005e62:	f043 0220 	orr.w	r2, r3, #32
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005e6a:	2303      	movs	r3, #3
 8005e6c:	e014      	b.n	8005e98 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	9300      	str	r3, [sp, #0]
 8005e72:	68bb      	ldr	r3, [r7, #8]
 8005e74:	2200      	movs	r2, #0
 8005e76:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8005e7a:	68f8      	ldr	r0, [r7, #12]
 8005e7c:	f7ff ff34 	bl	8005ce8 <SPI_WaitFifoStateUntilTimeout>
 8005e80:	4603      	mov	r3, r0
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d007      	beq.n	8005e96 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005e8a:	f043 0220 	orr.w	r2, r3, #32
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005e92:	2303      	movs	r3, #3
 8005e94:	e000      	b.n	8005e98 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8005e96:	2300      	movs	r3, #0
}
 8005e98:	4618      	mov	r0, r3
 8005e9a:	3710      	adds	r7, #16
 8005e9c:	46bd      	mov	sp, r7
 8005e9e:	bd80      	pop	{r7, pc}

08005ea0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005ea0:	b580      	push	{r7, lr}
 8005ea2:	b082      	sub	sp, #8
 8005ea4:	af00      	add	r7, sp, #0
 8005ea6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d101      	bne.n	8005eb2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005eae:	2301      	movs	r3, #1
 8005eb0:	e049      	b.n	8005f46 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005eb8:	b2db      	uxtb	r3, r3
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d106      	bne.n	8005ecc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	2200      	movs	r2, #0
 8005ec2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005ec6:	6878      	ldr	r0, [r7, #4]
 8005ec8:	f000 f841 	bl	8005f4e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	2202      	movs	r2, #2
 8005ed0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681a      	ldr	r2, [r3, #0]
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	3304      	adds	r3, #4
 8005edc:	4619      	mov	r1, r3
 8005ede:	4610      	mov	r0, r2
 8005ee0:	f000 fc52 	bl	8006788 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	2201      	movs	r2, #1
 8005ee8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	2201      	movs	r2, #1
 8005ef0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	2201      	movs	r2, #1
 8005ef8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	2201      	movs	r2, #1
 8005f00:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	2201      	movs	r2, #1
 8005f08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	2201      	movs	r2, #1
 8005f10:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	2201      	movs	r2, #1
 8005f18:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	2201      	movs	r2, #1
 8005f20:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	2201      	movs	r2, #1
 8005f28:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	2201      	movs	r2, #1
 8005f30:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	2201      	movs	r2, #1
 8005f38:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	2201      	movs	r2, #1
 8005f40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005f44:	2300      	movs	r3, #0
}
 8005f46:	4618      	mov	r0, r3
 8005f48:	3708      	adds	r7, #8
 8005f4a:	46bd      	mov	sp, r7
 8005f4c:	bd80      	pop	{r7, pc}

08005f4e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8005f4e:	b480      	push	{r7}
 8005f50:	b083      	sub	sp, #12
 8005f52:	af00      	add	r7, sp, #0
 8005f54:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8005f56:	bf00      	nop
 8005f58:	370c      	adds	r7, #12
 8005f5a:	46bd      	mov	sp, r7
 8005f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f60:	4770      	bx	lr
	...

08005f64 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005f64:	b480      	push	{r7}
 8005f66:	b085      	sub	sp, #20
 8005f68:	af00      	add	r7, sp, #0
 8005f6a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005f72:	b2db      	uxtb	r3, r3
 8005f74:	2b01      	cmp	r3, #1
 8005f76:	d001      	beq.n	8005f7c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005f78:	2301      	movs	r3, #1
 8005f7a:	e04f      	b.n	800601c <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	2202      	movs	r2, #2
 8005f80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	68da      	ldr	r2, [r3, #12]
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	f042 0201 	orr.w	r2, r2, #1
 8005f92:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	4a23      	ldr	r2, [pc, #140]	@ (8006028 <HAL_TIM_Base_Start_IT+0xc4>)
 8005f9a:	4293      	cmp	r3, r2
 8005f9c:	d01d      	beq.n	8005fda <HAL_TIM_Base_Start_IT+0x76>
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005fa6:	d018      	beq.n	8005fda <HAL_TIM_Base_Start_IT+0x76>
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	4a1f      	ldr	r2, [pc, #124]	@ (800602c <HAL_TIM_Base_Start_IT+0xc8>)
 8005fae:	4293      	cmp	r3, r2
 8005fb0:	d013      	beq.n	8005fda <HAL_TIM_Base_Start_IT+0x76>
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	4a1e      	ldr	r2, [pc, #120]	@ (8006030 <HAL_TIM_Base_Start_IT+0xcc>)
 8005fb8:	4293      	cmp	r3, r2
 8005fba:	d00e      	beq.n	8005fda <HAL_TIM_Base_Start_IT+0x76>
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	4a1c      	ldr	r2, [pc, #112]	@ (8006034 <HAL_TIM_Base_Start_IT+0xd0>)
 8005fc2:	4293      	cmp	r3, r2
 8005fc4:	d009      	beq.n	8005fda <HAL_TIM_Base_Start_IT+0x76>
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	4a1b      	ldr	r2, [pc, #108]	@ (8006038 <HAL_TIM_Base_Start_IT+0xd4>)
 8005fcc:	4293      	cmp	r3, r2
 8005fce:	d004      	beq.n	8005fda <HAL_TIM_Base_Start_IT+0x76>
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	4a19      	ldr	r2, [pc, #100]	@ (800603c <HAL_TIM_Base_Start_IT+0xd8>)
 8005fd6:	4293      	cmp	r3, r2
 8005fd8:	d115      	bne.n	8006006 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	689a      	ldr	r2, [r3, #8]
 8005fe0:	4b17      	ldr	r3, [pc, #92]	@ (8006040 <HAL_TIM_Base_Start_IT+0xdc>)
 8005fe2:	4013      	ands	r3, r2
 8005fe4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	2b06      	cmp	r3, #6
 8005fea:	d015      	beq.n	8006018 <HAL_TIM_Base_Start_IT+0xb4>
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005ff2:	d011      	beq.n	8006018 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	681a      	ldr	r2, [r3, #0]
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	f042 0201 	orr.w	r2, r2, #1
 8006002:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006004:	e008      	b.n	8006018 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	681a      	ldr	r2, [r3, #0]
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	f042 0201 	orr.w	r2, r2, #1
 8006014:	601a      	str	r2, [r3, #0]
 8006016:	e000      	b.n	800601a <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006018:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800601a:	2300      	movs	r3, #0
}
 800601c:	4618      	mov	r0, r3
 800601e:	3714      	adds	r7, #20
 8006020:	46bd      	mov	sp, r7
 8006022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006026:	4770      	bx	lr
 8006028:	40012c00 	.word	0x40012c00
 800602c:	40000400 	.word	0x40000400
 8006030:	40000800 	.word	0x40000800
 8006034:	40000c00 	.word	0x40000c00
 8006038:	40013400 	.word	0x40013400
 800603c:	40014000 	.word	0x40014000
 8006040:	00010007 	.word	0x00010007

08006044 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006044:	b580      	push	{r7, lr}
 8006046:	b082      	sub	sp, #8
 8006048:	af00      	add	r7, sp, #0
 800604a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	2b00      	cmp	r3, #0
 8006050:	d101      	bne.n	8006056 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006052:	2301      	movs	r3, #1
 8006054:	e049      	b.n	80060ea <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800605c:	b2db      	uxtb	r3, r3
 800605e:	2b00      	cmp	r3, #0
 8006060:	d106      	bne.n	8006070 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	2200      	movs	r2, #0
 8006066:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800606a:	6878      	ldr	r0, [r7, #4]
 800606c:	f7fb fcfe 	bl	8001a6c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	2202      	movs	r2, #2
 8006074:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681a      	ldr	r2, [r3, #0]
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	3304      	adds	r3, #4
 8006080:	4619      	mov	r1, r3
 8006082:	4610      	mov	r0, r2
 8006084:	f000 fb80 	bl	8006788 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	2201      	movs	r2, #1
 800608c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	2201      	movs	r2, #1
 8006094:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	2201      	movs	r2, #1
 800609c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	2201      	movs	r2, #1
 80060a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	2201      	movs	r2, #1
 80060ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	2201      	movs	r2, #1
 80060b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	2201      	movs	r2, #1
 80060bc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	2201      	movs	r2, #1
 80060c4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	2201      	movs	r2, #1
 80060cc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	2201      	movs	r2, #1
 80060d4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	2201      	movs	r2, #1
 80060dc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	2201      	movs	r2, #1
 80060e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80060e8:	2300      	movs	r3, #0
}
 80060ea:	4618      	mov	r0, r3
 80060ec:	3708      	adds	r7, #8
 80060ee:	46bd      	mov	sp, r7
 80060f0:	bd80      	pop	{r7, pc}
	...

080060f4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80060f4:	b580      	push	{r7, lr}
 80060f6:	b084      	sub	sp, #16
 80060f8:	af00      	add	r7, sp, #0
 80060fa:	6078      	str	r0, [r7, #4]
 80060fc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80060fe:	683b      	ldr	r3, [r7, #0]
 8006100:	2b00      	cmp	r3, #0
 8006102:	d109      	bne.n	8006118 <HAL_TIM_PWM_Start+0x24>
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800610a:	b2db      	uxtb	r3, r3
 800610c:	2b01      	cmp	r3, #1
 800610e:	bf14      	ite	ne
 8006110:	2301      	movne	r3, #1
 8006112:	2300      	moveq	r3, #0
 8006114:	b2db      	uxtb	r3, r3
 8006116:	e03c      	b.n	8006192 <HAL_TIM_PWM_Start+0x9e>
 8006118:	683b      	ldr	r3, [r7, #0]
 800611a:	2b04      	cmp	r3, #4
 800611c:	d109      	bne.n	8006132 <HAL_TIM_PWM_Start+0x3e>
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006124:	b2db      	uxtb	r3, r3
 8006126:	2b01      	cmp	r3, #1
 8006128:	bf14      	ite	ne
 800612a:	2301      	movne	r3, #1
 800612c:	2300      	moveq	r3, #0
 800612e:	b2db      	uxtb	r3, r3
 8006130:	e02f      	b.n	8006192 <HAL_TIM_PWM_Start+0x9e>
 8006132:	683b      	ldr	r3, [r7, #0]
 8006134:	2b08      	cmp	r3, #8
 8006136:	d109      	bne.n	800614c <HAL_TIM_PWM_Start+0x58>
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800613e:	b2db      	uxtb	r3, r3
 8006140:	2b01      	cmp	r3, #1
 8006142:	bf14      	ite	ne
 8006144:	2301      	movne	r3, #1
 8006146:	2300      	moveq	r3, #0
 8006148:	b2db      	uxtb	r3, r3
 800614a:	e022      	b.n	8006192 <HAL_TIM_PWM_Start+0x9e>
 800614c:	683b      	ldr	r3, [r7, #0]
 800614e:	2b0c      	cmp	r3, #12
 8006150:	d109      	bne.n	8006166 <HAL_TIM_PWM_Start+0x72>
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006158:	b2db      	uxtb	r3, r3
 800615a:	2b01      	cmp	r3, #1
 800615c:	bf14      	ite	ne
 800615e:	2301      	movne	r3, #1
 8006160:	2300      	moveq	r3, #0
 8006162:	b2db      	uxtb	r3, r3
 8006164:	e015      	b.n	8006192 <HAL_TIM_PWM_Start+0x9e>
 8006166:	683b      	ldr	r3, [r7, #0]
 8006168:	2b10      	cmp	r3, #16
 800616a:	d109      	bne.n	8006180 <HAL_TIM_PWM_Start+0x8c>
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006172:	b2db      	uxtb	r3, r3
 8006174:	2b01      	cmp	r3, #1
 8006176:	bf14      	ite	ne
 8006178:	2301      	movne	r3, #1
 800617a:	2300      	moveq	r3, #0
 800617c:	b2db      	uxtb	r3, r3
 800617e:	e008      	b.n	8006192 <HAL_TIM_PWM_Start+0x9e>
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8006186:	b2db      	uxtb	r3, r3
 8006188:	2b01      	cmp	r3, #1
 800618a:	bf14      	ite	ne
 800618c:	2301      	movne	r3, #1
 800618e:	2300      	moveq	r3, #0
 8006190:	b2db      	uxtb	r3, r3
 8006192:	2b00      	cmp	r3, #0
 8006194:	d001      	beq.n	800619a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8006196:	2301      	movs	r3, #1
 8006198:	e09c      	b.n	80062d4 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800619a:	683b      	ldr	r3, [r7, #0]
 800619c:	2b00      	cmp	r3, #0
 800619e:	d104      	bne.n	80061aa <HAL_TIM_PWM_Start+0xb6>
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	2202      	movs	r2, #2
 80061a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80061a8:	e023      	b.n	80061f2 <HAL_TIM_PWM_Start+0xfe>
 80061aa:	683b      	ldr	r3, [r7, #0]
 80061ac:	2b04      	cmp	r3, #4
 80061ae:	d104      	bne.n	80061ba <HAL_TIM_PWM_Start+0xc6>
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	2202      	movs	r2, #2
 80061b4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80061b8:	e01b      	b.n	80061f2 <HAL_TIM_PWM_Start+0xfe>
 80061ba:	683b      	ldr	r3, [r7, #0]
 80061bc:	2b08      	cmp	r3, #8
 80061be:	d104      	bne.n	80061ca <HAL_TIM_PWM_Start+0xd6>
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	2202      	movs	r2, #2
 80061c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80061c8:	e013      	b.n	80061f2 <HAL_TIM_PWM_Start+0xfe>
 80061ca:	683b      	ldr	r3, [r7, #0]
 80061cc:	2b0c      	cmp	r3, #12
 80061ce:	d104      	bne.n	80061da <HAL_TIM_PWM_Start+0xe6>
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	2202      	movs	r2, #2
 80061d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80061d8:	e00b      	b.n	80061f2 <HAL_TIM_PWM_Start+0xfe>
 80061da:	683b      	ldr	r3, [r7, #0]
 80061dc:	2b10      	cmp	r3, #16
 80061de:	d104      	bne.n	80061ea <HAL_TIM_PWM_Start+0xf6>
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	2202      	movs	r2, #2
 80061e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80061e8:	e003      	b.n	80061f2 <HAL_TIM_PWM_Start+0xfe>
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	2202      	movs	r2, #2
 80061ee:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	2201      	movs	r2, #1
 80061f8:	6839      	ldr	r1, [r7, #0]
 80061fa:	4618      	mov	r0, r3
 80061fc:	f000 fe40 	bl	8006e80 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	4a35      	ldr	r2, [pc, #212]	@ (80062dc <HAL_TIM_PWM_Start+0x1e8>)
 8006206:	4293      	cmp	r3, r2
 8006208:	d013      	beq.n	8006232 <HAL_TIM_PWM_Start+0x13e>
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	4a34      	ldr	r2, [pc, #208]	@ (80062e0 <HAL_TIM_PWM_Start+0x1ec>)
 8006210:	4293      	cmp	r3, r2
 8006212:	d00e      	beq.n	8006232 <HAL_TIM_PWM_Start+0x13e>
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	4a32      	ldr	r2, [pc, #200]	@ (80062e4 <HAL_TIM_PWM_Start+0x1f0>)
 800621a:	4293      	cmp	r3, r2
 800621c:	d009      	beq.n	8006232 <HAL_TIM_PWM_Start+0x13e>
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	4a31      	ldr	r2, [pc, #196]	@ (80062e8 <HAL_TIM_PWM_Start+0x1f4>)
 8006224:	4293      	cmp	r3, r2
 8006226:	d004      	beq.n	8006232 <HAL_TIM_PWM_Start+0x13e>
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	4a2f      	ldr	r2, [pc, #188]	@ (80062ec <HAL_TIM_PWM_Start+0x1f8>)
 800622e:	4293      	cmp	r3, r2
 8006230:	d101      	bne.n	8006236 <HAL_TIM_PWM_Start+0x142>
 8006232:	2301      	movs	r3, #1
 8006234:	e000      	b.n	8006238 <HAL_TIM_PWM_Start+0x144>
 8006236:	2300      	movs	r3, #0
 8006238:	2b00      	cmp	r3, #0
 800623a:	d007      	beq.n	800624c <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800624a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	4a22      	ldr	r2, [pc, #136]	@ (80062dc <HAL_TIM_PWM_Start+0x1e8>)
 8006252:	4293      	cmp	r3, r2
 8006254:	d01d      	beq.n	8006292 <HAL_TIM_PWM_Start+0x19e>
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800625e:	d018      	beq.n	8006292 <HAL_TIM_PWM_Start+0x19e>
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	4a22      	ldr	r2, [pc, #136]	@ (80062f0 <HAL_TIM_PWM_Start+0x1fc>)
 8006266:	4293      	cmp	r3, r2
 8006268:	d013      	beq.n	8006292 <HAL_TIM_PWM_Start+0x19e>
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	4a21      	ldr	r2, [pc, #132]	@ (80062f4 <HAL_TIM_PWM_Start+0x200>)
 8006270:	4293      	cmp	r3, r2
 8006272:	d00e      	beq.n	8006292 <HAL_TIM_PWM_Start+0x19e>
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	4a1f      	ldr	r2, [pc, #124]	@ (80062f8 <HAL_TIM_PWM_Start+0x204>)
 800627a:	4293      	cmp	r3, r2
 800627c:	d009      	beq.n	8006292 <HAL_TIM_PWM_Start+0x19e>
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	4a17      	ldr	r2, [pc, #92]	@ (80062e0 <HAL_TIM_PWM_Start+0x1ec>)
 8006284:	4293      	cmp	r3, r2
 8006286:	d004      	beq.n	8006292 <HAL_TIM_PWM_Start+0x19e>
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	4a15      	ldr	r2, [pc, #84]	@ (80062e4 <HAL_TIM_PWM_Start+0x1f0>)
 800628e:	4293      	cmp	r3, r2
 8006290:	d115      	bne.n	80062be <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	689a      	ldr	r2, [r3, #8]
 8006298:	4b18      	ldr	r3, [pc, #96]	@ (80062fc <HAL_TIM_PWM_Start+0x208>)
 800629a:	4013      	ands	r3, r2
 800629c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	2b06      	cmp	r3, #6
 80062a2:	d015      	beq.n	80062d0 <HAL_TIM_PWM_Start+0x1dc>
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80062aa:	d011      	beq.n	80062d0 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	681a      	ldr	r2, [r3, #0]
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	f042 0201 	orr.w	r2, r2, #1
 80062ba:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80062bc:	e008      	b.n	80062d0 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	681a      	ldr	r2, [r3, #0]
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	f042 0201 	orr.w	r2, r2, #1
 80062cc:	601a      	str	r2, [r3, #0]
 80062ce:	e000      	b.n	80062d2 <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80062d0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80062d2:	2300      	movs	r3, #0
}
 80062d4:	4618      	mov	r0, r3
 80062d6:	3710      	adds	r7, #16
 80062d8:	46bd      	mov	sp, r7
 80062da:	bd80      	pop	{r7, pc}
 80062dc:	40012c00 	.word	0x40012c00
 80062e0:	40013400 	.word	0x40013400
 80062e4:	40014000 	.word	0x40014000
 80062e8:	40014400 	.word	0x40014400
 80062ec:	40014800 	.word	0x40014800
 80062f0:	40000400 	.word	0x40000400
 80062f4:	40000800 	.word	0x40000800
 80062f8:	40000c00 	.word	0x40000c00
 80062fc:	00010007 	.word	0x00010007

08006300 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006300:	b580      	push	{r7, lr}
 8006302:	b084      	sub	sp, #16
 8006304:	af00      	add	r7, sp, #0
 8006306:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	68db      	ldr	r3, [r3, #12]
 800630e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	691b      	ldr	r3, [r3, #16]
 8006316:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006318:	68bb      	ldr	r3, [r7, #8]
 800631a:	f003 0302 	and.w	r3, r3, #2
 800631e:	2b00      	cmp	r3, #0
 8006320:	d020      	beq.n	8006364 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	f003 0302 	and.w	r3, r3, #2
 8006328:	2b00      	cmp	r3, #0
 800632a:	d01b      	beq.n	8006364 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	f06f 0202 	mvn.w	r2, #2
 8006334:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	2201      	movs	r2, #1
 800633a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	699b      	ldr	r3, [r3, #24]
 8006342:	f003 0303 	and.w	r3, r3, #3
 8006346:	2b00      	cmp	r3, #0
 8006348:	d003      	beq.n	8006352 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800634a:	6878      	ldr	r0, [r7, #4]
 800634c:	f000 f9fe 	bl	800674c <HAL_TIM_IC_CaptureCallback>
 8006350:	e005      	b.n	800635e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006352:	6878      	ldr	r0, [r7, #4]
 8006354:	f000 f9f0 	bl	8006738 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006358:	6878      	ldr	r0, [r7, #4]
 800635a:	f000 fa01 	bl	8006760 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	2200      	movs	r2, #0
 8006362:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006364:	68bb      	ldr	r3, [r7, #8]
 8006366:	f003 0304 	and.w	r3, r3, #4
 800636a:	2b00      	cmp	r3, #0
 800636c:	d020      	beq.n	80063b0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	f003 0304 	and.w	r3, r3, #4
 8006374:	2b00      	cmp	r3, #0
 8006376:	d01b      	beq.n	80063b0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	f06f 0204 	mvn.w	r2, #4
 8006380:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	2202      	movs	r2, #2
 8006386:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	699b      	ldr	r3, [r3, #24]
 800638e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006392:	2b00      	cmp	r3, #0
 8006394:	d003      	beq.n	800639e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006396:	6878      	ldr	r0, [r7, #4]
 8006398:	f000 f9d8 	bl	800674c <HAL_TIM_IC_CaptureCallback>
 800639c:	e005      	b.n	80063aa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800639e:	6878      	ldr	r0, [r7, #4]
 80063a0:	f000 f9ca 	bl	8006738 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80063a4:	6878      	ldr	r0, [r7, #4]
 80063a6:	f000 f9db 	bl	8006760 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	2200      	movs	r2, #0
 80063ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80063b0:	68bb      	ldr	r3, [r7, #8]
 80063b2:	f003 0308 	and.w	r3, r3, #8
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d020      	beq.n	80063fc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	f003 0308 	and.w	r3, r3, #8
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d01b      	beq.n	80063fc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	f06f 0208 	mvn.w	r2, #8
 80063cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	2204      	movs	r2, #4
 80063d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	69db      	ldr	r3, [r3, #28]
 80063da:	f003 0303 	and.w	r3, r3, #3
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d003      	beq.n	80063ea <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80063e2:	6878      	ldr	r0, [r7, #4]
 80063e4:	f000 f9b2 	bl	800674c <HAL_TIM_IC_CaptureCallback>
 80063e8:	e005      	b.n	80063f6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80063ea:	6878      	ldr	r0, [r7, #4]
 80063ec:	f000 f9a4 	bl	8006738 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80063f0:	6878      	ldr	r0, [r7, #4]
 80063f2:	f000 f9b5 	bl	8006760 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	2200      	movs	r2, #0
 80063fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80063fc:	68bb      	ldr	r3, [r7, #8]
 80063fe:	f003 0310 	and.w	r3, r3, #16
 8006402:	2b00      	cmp	r3, #0
 8006404:	d020      	beq.n	8006448 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	f003 0310 	and.w	r3, r3, #16
 800640c:	2b00      	cmp	r3, #0
 800640e:	d01b      	beq.n	8006448 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	f06f 0210 	mvn.w	r2, #16
 8006418:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	2208      	movs	r2, #8
 800641e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	69db      	ldr	r3, [r3, #28]
 8006426:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800642a:	2b00      	cmp	r3, #0
 800642c:	d003      	beq.n	8006436 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800642e:	6878      	ldr	r0, [r7, #4]
 8006430:	f000 f98c 	bl	800674c <HAL_TIM_IC_CaptureCallback>
 8006434:	e005      	b.n	8006442 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006436:	6878      	ldr	r0, [r7, #4]
 8006438:	f000 f97e 	bl	8006738 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800643c:	6878      	ldr	r0, [r7, #4]
 800643e:	f000 f98f 	bl	8006760 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	2200      	movs	r2, #0
 8006446:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006448:	68bb      	ldr	r3, [r7, #8]
 800644a:	f003 0301 	and.w	r3, r3, #1
 800644e:	2b00      	cmp	r3, #0
 8006450:	d00c      	beq.n	800646c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	f003 0301 	and.w	r3, r3, #1
 8006458:	2b00      	cmp	r3, #0
 800645a:	d007      	beq.n	800646c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	f06f 0201 	mvn.w	r2, #1
 8006464:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006466:	6878      	ldr	r0, [r7, #4]
 8006468:	f7fb f894 	bl	8001594 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800646c:	68bb      	ldr	r3, [r7, #8]
 800646e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006472:	2b00      	cmp	r3, #0
 8006474:	d104      	bne.n	8006480 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8006476:	68bb      	ldr	r3, [r7, #8]
 8006478:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800647c:	2b00      	cmp	r3, #0
 800647e:	d00c      	beq.n	800649a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006486:	2b00      	cmp	r3, #0
 8006488:	d007      	beq.n	800649a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8006492:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006494:	6878      	ldr	r0, [r7, #4]
 8006496:	f000 fdab 	bl	8006ff0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800649a:	68bb      	ldr	r3, [r7, #8]
 800649c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d00c      	beq.n	80064be <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d007      	beq.n	80064be <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80064b6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80064b8:	6878      	ldr	r0, [r7, #4]
 80064ba:	f000 fda3 	bl	8007004 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80064be:	68bb      	ldr	r3, [r7, #8]
 80064c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d00c      	beq.n	80064e2 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d007      	beq.n	80064e2 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80064da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80064dc:	6878      	ldr	r0, [r7, #4]
 80064de:	f000 f949 	bl	8006774 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80064e2:	68bb      	ldr	r3, [r7, #8]
 80064e4:	f003 0320 	and.w	r3, r3, #32
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d00c      	beq.n	8006506 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	f003 0320 	and.w	r3, r3, #32
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d007      	beq.n	8006506 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	f06f 0220 	mvn.w	r2, #32
 80064fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006500:	6878      	ldr	r0, [r7, #4]
 8006502:	f000 fd6b 	bl	8006fdc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006506:	bf00      	nop
 8006508:	3710      	adds	r7, #16
 800650a:	46bd      	mov	sp, r7
 800650c:	bd80      	pop	{r7, pc}
	...

08006510 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006510:	b580      	push	{r7, lr}
 8006512:	b086      	sub	sp, #24
 8006514:	af00      	add	r7, sp, #0
 8006516:	60f8      	str	r0, [r7, #12]
 8006518:	60b9      	str	r1, [r7, #8]
 800651a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800651c:	2300      	movs	r3, #0
 800651e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006526:	2b01      	cmp	r3, #1
 8006528:	d101      	bne.n	800652e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800652a:	2302      	movs	r3, #2
 800652c:	e0ff      	b.n	800672e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	2201      	movs	r2, #1
 8006532:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	2b14      	cmp	r3, #20
 800653a:	f200 80f0 	bhi.w	800671e <HAL_TIM_PWM_ConfigChannel+0x20e>
 800653e:	a201      	add	r2, pc, #4	@ (adr r2, 8006544 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006540:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006544:	08006599 	.word	0x08006599
 8006548:	0800671f 	.word	0x0800671f
 800654c:	0800671f 	.word	0x0800671f
 8006550:	0800671f 	.word	0x0800671f
 8006554:	080065d9 	.word	0x080065d9
 8006558:	0800671f 	.word	0x0800671f
 800655c:	0800671f 	.word	0x0800671f
 8006560:	0800671f 	.word	0x0800671f
 8006564:	0800661b 	.word	0x0800661b
 8006568:	0800671f 	.word	0x0800671f
 800656c:	0800671f 	.word	0x0800671f
 8006570:	0800671f 	.word	0x0800671f
 8006574:	0800665b 	.word	0x0800665b
 8006578:	0800671f 	.word	0x0800671f
 800657c:	0800671f 	.word	0x0800671f
 8006580:	0800671f 	.word	0x0800671f
 8006584:	0800669d 	.word	0x0800669d
 8006588:	0800671f 	.word	0x0800671f
 800658c:	0800671f 	.word	0x0800671f
 8006590:	0800671f 	.word	0x0800671f
 8006594:	080066dd 	.word	0x080066dd
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	68b9      	ldr	r1, [r7, #8]
 800659e:	4618      	mov	r0, r3
 80065a0:	f000 f992 	bl	80068c8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	699a      	ldr	r2, [r3, #24]
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	f042 0208 	orr.w	r2, r2, #8
 80065b2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	699a      	ldr	r2, [r3, #24]
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	f022 0204 	bic.w	r2, r2, #4
 80065c2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	6999      	ldr	r1, [r3, #24]
 80065ca:	68bb      	ldr	r3, [r7, #8]
 80065cc:	691a      	ldr	r2, [r3, #16]
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	430a      	orrs	r2, r1
 80065d4:	619a      	str	r2, [r3, #24]
      break;
 80065d6:	e0a5      	b.n	8006724 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	68b9      	ldr	r1, [r7, #8]
 80065de:	4618      	mov	r0, r3
 80065e0:	f000 fa04 	bl	80069ec <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	699a      	ldr	r2, [r3, #24]
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80065f2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	699a      	ldr	r2, [r3, #24]
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006602:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	6999      	ldr	r1, [r3, #24]
 800660a:	68bb      	ldr	r3, [r7, #8]
 800660c:	691b      	ldr	r3, [r3, #16]
 800660e:	021a      	lsls	r2, r3, #8
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	430a      	orrs	r2, r1
 8006616:	619a      	str	r2, [r3, #24]
      break;
 8006618:	e084      	b.n	8006724 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	68b9      	ldr	r1, [r7, #8]
 8006620:	4618      	mov	r0, r3
 8006622:	f000 fa6f 	bl	8006b04 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	69da      	ldr	r2, [r3, #28]
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	f042 0208 	orr.w	r2, r2, #8
 8006634:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	69da      	ldr	r2, [r3, #28]
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	f022 0204 	bic.w	r2, r2, #4
 8006644:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	69d9      	ldr	r1, [r3, #28]
 800664c:	68bb      	ldr	r3, [r7, #8]
 800664e:	691a      	ldr	r2, [r3, #16]
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	430a      	orrs	r2, r1
 8006656:	61da      	str	r2, [r3, #28]
      break;
 8006658:	e064      	b.n	8006724 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	68b9      	ldr	r1, [r7, #8]
 8006660:	4618      	mov	r0, r3
 8006662:	f000 fad9 	bl	8006c18 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	69da      	ldr	r2, [r3, #28]
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006674:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	69da      	ldr	r2, [r3, #28]
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006684:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	69d9      	ldr	r1, [r3, #28]
 800668c:	68bb      	ldr	r3, [r7, #8]
 800668e:	691b      	ldr	r3, [r3, #16]
 8006690:	021a      	lsls	r2, r3, #8
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	430a      	orrs	r2, r1
 8006698:	61da      	str	r2, [r3, #28]
      break;
 800669a:	e043      	b.n	8006724 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	68b9      	ldr	r1, [r7, #8]
 80066a2:	4618      	mov	r0, r3
 80066a4:	f000 fb22 	bl	8006cec <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	f042 0208 	orr.w	r2, r2, #8
 80066b6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	f022 0204 	bic.w	r2, r2, #4
 80066c6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80066ce:	68bb      	ldr	r3, [r7, #8]
 80066d0:	691a      	ldr	r2, [r3, #16]
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	430a      	orrs	r2, r1
 80066d8:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80066da:	e023      	b.n	8006724 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	68b9      	ldr	r1, [r7, #8]
 80066e2:	4618      	mov	r0, r3
 80066e4:	f000 fb66 	bl	8006db4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80066f6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006706:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800670e:	68bb      	ldr	r3, [r7, #8]
 8006710:	691b      	ldr	r3, [r3, #16]
 8006712:	021a      	lsls	r2, r3, #8
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	430a      	orrs	r2, r1
 800671a:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800671c:	e002      	b.n	8006724 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800671e:	2301      	movs	r3, #1
 8006720:	75fb      	strb	r3, [r7, #23]
      break;
 8006722:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	2200      	movs	r2, #0
 8006728:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800672c:	7dfb      	ldrb	r3, [r7, #23]
}
 800672e:	4618      	mov	r0, r3
 8006730:	3718      	adds	r7, #24
 8006732:	46bd      	mov	sp, r7
 8006734:	bd80      	pop	{r7, pc}
 8006736:	bf00      	nop

08006738 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006738:	b480      	push	{r7}
 800673a:	b083      	sub	sp, #12
 800673c:	af00      	add	r7, sp, #0
 800673e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006740:	bf00      	nop
 8006742:	370c      	adds	r7, #12
 8006744:	46bd      	mov	sp, r7
 8006746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800674a:	4770      	bx	lr

0800674c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800674c:	b480      	push	{r7}
 800674e:	b083      	sub	sp, #12
 8006750:	af00      	add	r7, sp, #0
 8006752:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006754:	bf00      	nop
 8006756:	370c      	adds	r7, #12
 8006758:	46bd      	mov	sp, r7
 800675a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800675e:	4770      	bx	lr

08006760 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006760:	b480      	push	{r7}
 8006762:	b083      	sub	sp, #12
 8006764:	af00      	add	r7, sp, #0
 8006766:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006768:	bf00      	nop
 800676a:	370c      	adds	r7, #12
 800676c:	46bd      	mov	sp, r7
 800676e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006772:	4770      	bx	lr

08006774 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006774:	b480      	push	{r7}
 8006776:	b083      	sub	sp, #12
 8006778:	af00      	add	r7, sp, #0
 800677a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800677c:	bf00      	nop
 800677e:	370c      	adds	r7, #12
 8006780:	46bd      	mov	sp, r7
 8006782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006786:	4770      	bx	lr

08006788 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006788:	b480      	push	{r7}
 800678a:	b085      	sub	sp, #20
 800678c:	af00      	add	r7, sp, #0
 800678e:	6078      	str	r0, [r7, #4]
 8006790:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	4a43      	ldr	r2, [pc, #268]	@ (80068a8 <TIM_Base_SetConfig+0x120>)
 800679c:	4293      	cmp	r3, r2
 800679e:	d013      	beq.n	80067c8 <TIM_Base_SetConfig+0x40>
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80067a6:	d00f      	beq.n	80067c8 <TIM_Base_SetConfig+0x40>
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	4a40      	ldr	r2, [pc, #256]	@ (80068ac <TIM_Base_SetConfig+0x124>)
 80067ac:	4293      	cmp	r3, r2
 80067ae:	d00b      	beq.n	80067c8 <TIM_Base_SetConfig+0x40>
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	4a3f      	ldr	r2, [pc, #252]	@ (80068b0 <TIM_Base_SetConfig+0x128>)
 80067b4:	4293      	cmp	r3, r2
 80067b6:	d007      	beq.n	80067c8 <TIM_Base_SetConfig+0x40>
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	4a3e      	ldr	r2, [pc, #248]	@ (80068b4 <TIM_Base_SetConfig+0x12c>)
 80067bc:	4293      	cmp	r3, r2
 80067be:	d003      	beq.n	80067c8 <TIM_Base_SetConfig+0x40>
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	4a3d      	ldr	r2, [pc, #244]	@ (80068b8 <TIM_Base_SetConfig+0x130>)
 80067c4:	4293      	cmp	r3, r2
 80067c6:	d108      	bne.n	80067da <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80067ce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80067d0:	683b      	ldr	r3, [r7, #0]
 80067d2:	685b      	ldr	r3, [r3, #4]
 80067d4:	68fa      	ldr	r2, [r7, #12]
 80067d6:	4313      	orrs	r3, r2
 80067d8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	4a32      	ldr	r2, [pc, #200]	@ (80068a8 <TIM_Base_SetConfig+0x120>)
 80067de:	4293      	cmp	r3, r2
 80067e0:	d01f      	beq.n	8006822 <TIM_Base_SetConfig+0x9a>
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80067e8:	d01b      	beq.n	8006822 <TIM_Base_SetConfig+0x9a>
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	4a2f      	ldr	r2, [pc, #188]	@ (80068ac <TIM_Base_SetConfig+0x124>)
 80067ee:	4293      	cmp	r3, r2
 80067f0:	d017      	beq.n	8006822 <TIM_Base_SetConfig+0x9a>
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	4a2e      	ldr	r2, [pc, #184]	@ (80068b0 <TIM_Base_SetConfig+0x128>)
 80067f6:	4293      	cmp	r3, r2
 80067f8:	d013      	beq.n	8006822 <TIM_Base_SetConfig+0x9a>
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	4a2d      	ldr	r2, [pc, #180]	@ (80068b4 <TIM_Base_SetConfig+0x12c>)
 80067fe:	4293      	cmp	r3, r2
 8006800:	d00f      	beq.n	8006822 <TIM_Base_SetConfig+0x9a>
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	4a2c      	ldr	r2, [pc, #176]	@ (80068b8 <TIM_Base_SetConfig+0x130>)
 8006806:	4293      	cmp	r3, r2
 8006808:	d00b      	beq.n	8006822 <TIM_Base_SetConfig+0x9a>
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	4a2b      	ldr	r2, [pc, #172]	@ (80068bc <TIM_Base_SetConfig+0x134>)
 800680e:	4293      	cmp	r3, r2
 8006810:	d007      	beq.n	8006822 <TIM_Base_SetConfig+0x9a>
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	4a2a      	ldr	r2, [pc, #168]	@ (80068c0 <TIM_Base_SetConfig+0x138>)
 8006816:	4293      	cmp	r3, r2
 8006818:	d003      	beq.n	8006822 <TIM_Base_SetConfig+0x9a>
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	4a29      	ldr	r2, [pc, #164]	@ (80068c4 <TIM_Base_SetConfig+0x13c>)
 800681e:	4293      	cmp	r3, r2
 8006820:	d108      	bne.n	8006834 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006828:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800682a:	683b      	ldr	r3, [r7, #0]
 800682c:	68db      	ldr	r3, [r3, #12]
 800682e:	68fa      	ldr	r2, [r7, #12]
 8006830:	4313      	orrs	r3, r2
 8006832:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800683a:	683b      	ldr	r3, [r7, #0]
 800683c:	695b      	ldr	r3, [r3, #20]
 800683e:	4313      	orrs	r3, r2
 8006840:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006842:	683b      	ldr	r3, [r7, #0]
 8006844:	689a      	ldr	r2, [r3, #8]
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800684a:	683b      	ldr	r3, [r7, #0]
 800684c:	681a      	ldr	r2, [r3, #0]
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	4a14      	ldr	r2, [pc, #80]	@ (80068a8 <TIM_Base_SetConfig+0x120>)
 8006856:	4293      	cmp	r3, r2
 8006858:	d00f      	beq.n	800687a <TIM_Base_SetConfig+0xf2>
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	4a16      	ldr	r2, [pc, #88]	@ (80068b8 <TIM_Base_SetConfig+0x130>)
 800685e:	4293      	cmp	r3, r2
 8006860:	d00b      	beq.n	800687a <TIM_Base_SetConfig+0xf2>
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	4a15      	ldr	r2, [pc, #84]	@ (80068bc <TIM_Base_SetConfig+0x134>)
 8006866:	4293      	cmp	r3, r2
 8006868:	d007      	beq.n	800687a <TIM_Base_SetConfig+0xf2>
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	4a14      	ldr	r2, [pc, #80]	@ (80068c0 <TIM_Base_SetConfig+0x138>)
 800686e:	4293      	cmp	r3, r2
 8006870:	d003      	beq.n	800687a <TIM_Base_SetConfig+0xf2>
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	4a13      	ldr	r2, [pc, #76]	@ (80068c4 <TIM_Base_SetConfig+0x13c>)
 8006876:	4293      	cmp	r3, r2
 8006878:	d103      	bne.n	8006882 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800687a:	683b      	ldr	r3, [r7, #0]
 800687c:	691a      	ldr	r2, [r3, #16]
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	f043 0204 	orr.w	r2, r3, #4
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	2201      	movs	r2, #1
 8006892:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	68fa      	ldr	r2, [r7, #12]
 8006898:	601a      	str	r2, [r3, #0]
}
 800689a:	bf00      	nop
 800689c:	3714      	adds	r7, #20
 800689e:	46bd      	mov	sp, r7
 80068a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a4:	4770      	bx	lr
 80068a6:	bf00      	nop
 80068a8:	40012c00 	.word	0x40012c00
 80068ac:	40000400 	.word	0x40000400
 80068b0:	40000800 	.word	0x40000800
 80068b4:	40000c00 	.word	0x40000c00
 80068b8:	40013400 	.word	0x40013400
 80068bc:	40014000 	.word	0x40014000
 80068c0:	40014400 	.word	0x40014400
 80068c4:	40014800 	.word	0x40014800

080068c8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80068c8:	b480      	push	{r7}
 80068ca:	b087      	sub	sp, #28
 80068cc:	af00      	add	r7, sp, #0
 80068ce:	6078      	str	r0, [r7, #4]
 80068d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	6a1b      	ldr	r3, [r3, #32]
 80068d6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	6a1b      	ldr	r3, [r3, #32]
 80068dc:	f023 0201 	bic.w	r2, r3, #1
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	685b      	ldr	r3, [r3, #4]
 80068e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	699b      	ldr	r3, [r3, #24]
 80068ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80068f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80068fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	f023 0303 	bic.w	r3, r3, #3
 8006902:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006904:	683b      	ldr	r3, [r7, #0]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	68fa      	ldr	r2, [r7, #12]
 800690a:	4313      	orrs	r3, r2
 800690c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800690e:	697b      	ldr	r3, [r7, #20]
 8006910:	f023 0302 	bic.w	r3, r3, #2
 8006914:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006916:	683b      	ldr	r3, [r7, #0]
 8006918:	689b      	ldr	r3, [r3, #8]
 800691a:	697a      	ldr	r2, [r7, #20]
 800691c:	4313      	orrs	r3, r2
 800691e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	4a2d      	ldr	r2, [pc, #180]	@ (80069d8 <TIM_OC1_SetConfig+0x110>)
 8006924:	4293      	cmp	r3, r2
 8006926:	d00f      	beq.n	8006948 <TIM_OC1_SetConfig+0x80>
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	4a2c      	ldr	r2, [pc, #176]	@ (80069dc <TIM_OC1_SetConfig+0x114>)
 800692c:	4293      	cmp	r3, r2
 800692e:	d00b      	beq.n	8006948 <TIM_OC1_SetConfig+0x80>
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	4a2b      	ldr	r2, [pc, #172]	@ (80069e0 <TIM_OC1_SetConfig+0x118>)
 8006934:	4293      	cmp	r3, r2
 8006936:	d007      	beq.n	8006948 <TIM_OC1_SetConfig+0x80>
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	4a2a      	ldr	r2, [pc, #168]	@ (80069e4 <TIM_OC1_SetConfig+0x11c>)
 800693c:	4293      	cmp	r3, r2
 800693e:	d003      	beq.n	8006948 <TIM_OC1_SetConfig+0x80>
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	4a29      	ldr	r2, [pc, #164]	@ (80069e8 <TIM_OC1_SetConfig+0x120>)
 8006944:	4293      	cmp	r3, r2
 8006946:	d10e      	bne.n	8006966 <TIM_OC1_SetConfig+0x9e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 1N: Reset the CC1NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC1NE;
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	6a1b      	ldr	r3, [r3, #32]
 800694c:	f023 0204 	bic.w	r2, r3, #4
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006954:	697b      	ldr	r3, [r7, #20]
 8006956:	f023 0308 	bic.w	r3, r3, #8
 800695a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800695c:	683b      	ldr	r3, [r7, #0]
 800695e:	68db      	ldr	r3, [r3, #12]
 8006960:	697a      	ldr	r2, [r7, #20]
 8006962:	4313      	orrs	r3, r2
 8006964:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	4a1b      	ldr	r2, [pc, #108]	@ (80069d8 <TIM_OC1_SetConfig+0x110>)
 800696a:	4293      	cmp	r3, r2
 800696c:	d00f      	beq.n	800698e <TIM_OC1_SetConfig+0xc6>
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	4a1a      	ldr	r2, [pc, #104]	@ (80069dc <TIM_OC1_SetConfig+0x114>)
 8006972:	4293      	cmp	r3, r2
 8006974:	d00b      	beq.n	800698e <TIM_OC1_SetConfig+0xc6>
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	4a19      	ldr	r2, [pc, #100]	@ (80069e0 <TIM_OC1_SetConfig+0x118>)
 800697a:	4293      	cmp	r3, r2
 800697c:	d007      	beq.n	800698e <TIM_OC1_SetConfig+0xc6>
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	4a18      	ldr	r2, [pc, #96]	@ (80069e4 <TIM_OC1_SetConfig+0x11c>)
 8006982:	4293      	cmp	r3, r2
 8006984:	d003      	beq.n	800698e <TIM_OC1_SetConfig+0xc6>
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	4a17      	ldr	r2, [pc, #92]	@ (80069e8 <TIM_OC1_SetConfig+0x120>)
 800698a:	4293      	cmp	r3, r2
 800698c:	d111      	bne.n	80069b2 <TIM_OC1_SetConfig+0xea>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800698e:	693b      	ldr	r3, [r7, #16]
 8006990:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006994:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006996:	693b      	ldr	r3, [r7, #16]
 8006998:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800699c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800699e:	683b      	ldr	r3, [r7, #0]
 80069a0:	695b      	ldr	r3, [r3, #20]
 80069a2:	693a      	ldr	r2, [r7, #16]
 80069a4:	4313      	orrs	r3, r2
 80069a6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80069a8:	683b      	ldr	r3, [r7, #0]
 80069aa:	699b      	ldr	r3, [r3, #24]
 80069ac:	693a      	ldr	r2, [r7, #16]
 80069ae:	4313      	orrs	r3, r2
 80069b0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	693a      	ldr	r2, [r7, #16]
 80069b6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	68fa      	ldr	r2, [r7, #12]
 80069bc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80069be:	683b      	ldr	r3, [r7, #0]
 80069c0:	685a      	ldr	r2, [r3, #4]
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	697a      	ldr	r2, [r7, #20]
 80069ca:	621a      	str	r2, [r3, #32]
}
 80069cc:	bf00      	nop
 80069ce:	371c      	adds	r7, #28
 80069d0:	46bd      	mov	sp, r7
 80069d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069d6:	4770      	bx	lr
 80069d8:	40012c00 	.word	0x40012c00
 80069dc:	40013400 	.word	0x40013400
 80069e0:	40014000 	.word	0x40014000
 80069e4:	40014400 	.word	0x40014400
 80069e8:	40014800 	.word	0x40014800

080069ec <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80069ec:	b480      	push	{r7}
 80069ee:	b087      	sub	sp, #28
 80069f0:	af00      	add	r7, sp, #0
 80069f2:	6078      	str	r0, [r7, #4]
 80069f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	6a1b      	ldr	r3, [r3, #32]
 80069fa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	6a1b      	ldr	r3, [r3, #32]
 8006a00:	f023 0210 	bic.w	r2, r3, #16
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	685b      	ldr	r3, [r3, #4]
 8006a0c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	699b      	ldr	r3, [r3, #24]
 8006a12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006a1a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006a1e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006a26:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006a28:	683b      	ldr	r3, [r7, #0]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	021b      	lsls	r3, r3, #8
 8006a2e:	68fa      	ldr	r2, [r7, #12]
 8006a30:	4313      	orrs	r3, r2
 8006a32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006a34:	697b      	ldr	r3, [r7, #20]
 8006a36:	f023 0320 	bic.w	r3, r3, #32
 8006a3a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006a3c:	683b      	ldr	r3, [r7, #0]
 8006a3e:	689b      	ldr	r3, [r3, #8]
 8006a40:	011b      	lsls	r3, r3, #4
 8006a42:	697a      	ldr	r2, [r7, #20]
 8006a44:	4313      	orrs	r3, r2
 8006a46:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	4a29      	ldr	r2, [pc, #164]	@ (8006af0 <TIM_OC2_SetConfig+0x104>)
 8006a4c:	4293      	cmp	r3, r2
 8006a4e:	d003      	beq.n	8006a58 <TIM_OC2_SetConfig+0x6c>
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	4a28      	ldr	r2, [pc, #160]	@ (8006af4 <TIM_OC2_SetConfig+0x108>)
 8006a54:	4293      	cmp	r3, r2
 8006a56:	d10f      	bne.n	8006a78 <TIM_OC2_SetConfig+0x8c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 2N: Reset the CC2NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC2NE;
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	6a1b      	ldr	r3, [r3, #32]
 8006a5c:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006a64:	697b      	ldr	r3, [r7, #20]
 8006a66:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006a6a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006a6c:	683b      	ldr	r3, [r7, #0]
 8006a6e:	68db      	ldr	r3, [r3, #12]
 8006a70:	011b      	lsls	r3, r3, #4
 8006a72:	697a      	ldr	r2, [r7, #20]
 8006a74:	4313      	orrs	r3, r2
 8006a76:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	4a1d      	ldr	r2, [pc, #116]	@ (8006af0 <TIM_OC2_SetConfig+0x104>)
 8006a7c:	4293      	cmp	r3, r2
 8006a7e:	d00f      	beq.n	8006aa0 <TIM_OC2_SetConfig+0xb4>
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	4a1c      	ldr	r2, [pc, #112]	@ (8006af4 <TIM_OC2_SetConfig+0x108>)
 8006a84:	4293      	cmp	r3, r2
 8006a86:	d00b      	beq.n	8006aa0 <TIM_OC2_SetConfig+0xb4>
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	4a1b      	ldr	r2, [pc, #108]	@ (8006af8 <TIM_OC2_SetConfig+0x10c>)
 8006a8c:	4293      	cmp	r3, r2
 8006a8e:	d007      	beq.n	8006aa0 <TIM_OC2_SetConfig+0xb4>
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	4a1a      	ldr	r2, [pc, #104]	@ (8006afc <TIM_OC2_SetConfig+0x110>)
 8006a94:	4293      	cmp	r3, r2
 8006a96:	d003      	beq.n	8006aa0 <TIM_OC2_SetConfig+0xb4>
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	4a19      	ldr	r2, [pc, #100]	@ (8006b00 <TIM_OC2_SetConfig+0x114>)
 8006a9c:	4293      	cmp	r3, r2
 8006a9e:	d113      	bne.n	8006ac8 <TIM_OC2_SetConfig+0xdc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006aa0:	693b      	ldr	r3, [r7, #16]
 8006aa2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006aa6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006aa8:	693b      	ldr	r3, [r7, #16]
 8006aaa:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006aae:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006ab0:	683b      	ldr	r3, [r7, #0]
 8006ab2:	695b      	ldr	r3, [r3, #20]
 8006ab4:	009b      	lsls	r3, r3, #2
 8006ab6:	693a      	ldr	r2, [r7, #16]
 8006ab8:	4313      	orrs	r3, r2
 8006aba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006abc:	683b      	ldr	r3, [r7, #0]
 8006abe:	699b      	ldr	r3, [r3, #24]
 8006ac0:	009b      	lsls	r3, r3, #2
 8006ac2:	693a      	ldr	r2, [r7, #16]
 8006ac4:	4313      	orrs	r3, r2
 8006ac6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	693a      	ldr	r2, [r7, #16]
 8006acc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	68fa      	ldr	r2, [r7, #12]
 8006ad2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006ad4:	683b      	ldr	r3, [r7, #0]
 8006ad6:	685a      	ldr	r2, [r3, #4]
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	697a      	ldr	r2, [r7, #20]
 8006ae0:	621a      	str	r2, [r3, #32]
}
 8006ae2:	bf00      	nop
 8006ae4:	371c      	adds	r7, #28
 8006ae6:	46bd      	mov	sp, r7
 8006ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aec:	4770      	bx	lr
 8006aee:	bf00      	nop
 8006af0:	40012c00 	.word	0x40012c00
 8006af4:	40013400 	.word	0x40013400
 8006af8:	40014000 	.word	0x40014000
 8006afc:	40014400 	.word	0x40014400
 8006b00:	40014800 	.word	0x40014800

08006b04 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006b04:	b480      	push	{r7}
 8006b06:	b087      	sub	sp, #28
 8006b08:	af00      	add	r7, sp, #0
 8006b0a:	6078      	str	r0, [r7, #4]
 8006b0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	6a1b      	ldr	r3, [r3, #32]
 8006b12:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	6a1b      	ldr	r3, [r3, #32]
 8006b18:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	685b      	ldr	r3, [r3, #4]
 8006b24:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	69db      	ldr	r3, [r3, #28]
 8006b2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006b32:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b36:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	f023 0303 	bic.w	r3, r3, #3
 8006b3e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006b40:	683b      	ldr	r3, [r7, #0]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	68fa      	ldr	r2, [r7, #12]
 8006b46:	4313      	orrs	r3, r2
 8006b48:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006b4a:	697b      	ldr	r3, [r7, #20]
 8006b4c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006b50:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006b52:	683b      	ldr	r3, [r7, #0]
 8006b54:	689b      	ldr	r3, [r3, #8]
 8006b56:	021b      	lsls	r3, r3, #8
 8006b58:	697a      	ldr	r2, [r7, #20]
 8006b5a:	4313      	orrs	r3, r2
 8006b5c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	4a28      	ldr	r2, [pc, #160]	@ (8006c04 <TIM_OC3_SetConfig+0x100>)
 8006b62:	4293      	cmp	r3, r2
 8006b64:	d003      	beq.n	8006b6e <TIM_OC3_SetConfig+0x6a>
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	4a27      	ldr	r2, [pc, #156]	@ (8006c08 <TIM_OC3_SetConfig+0x104>)
 8006b6a:	4293      	cmp	r3, r2
 8006b6c:	d10f      	bne.n	8006b8e <TIM_OC3_SetConfig+0x8a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 3N: Reset the CC3NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC3NE;
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	6a1b      	ldr	r3, [r3, #32]
 8006b72:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006b7a:	697b      	ldr	r3, [r7, #20]
 8006b7c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006b80:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006b82:	683b      	ldr	r3, [r7, #0]
 8006b84:	68db      	ldr	r3, [r3, #12]
 8006b86:	021b      	lsls	r3, r3, #8
 8006b88:	697a      	ldr	r2, [r7, #20]
 8006b8a:	4313      	orrs	r3, r2
 8006b8c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	4a1c      	ldr	r2, [pc, #112]	@ (8006c04 <TIM_OC3_SetConfig+0x100>)
 8006b92:	4293      	cmp	r3, r2
 8006b94:	d00f      	beq.n	8006bb6 <TIM_OC3_SetConfig+0xb2>
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	4a1b      	ldr	r2, [pc, #108]	@ (8006c08 <TIM_OC3_SetConfig+0x104>)
 8006b9a:	4293      	cmp	r3, r2
 8006b9c:	d00b      	beq.n	8006bb6 <TIM_OC3_SetConfig+0xb2>
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	4a1a      	ldr	r2, [pc, #104]	@ (8006c0c <TIM_OC3_SetConfig+0x108>)
 8006ba2:	4293      	cmp	r3, r2
 8006ba4:	d007      	beq.n	8006bb6 <TIM_OC3_SetConfig+0xb2>
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	4a19      	ldr	r2, [pc, #100]	@ (8006c10 <TIM_OC3_SetConfig+0x10c>)
 8006baa:	4293      	cmp	r3, r2
 8006bac:	d003      	beq.n	8006bb6 <TIM_OC3_SetConfig+0xb2>
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	4a18      	ldr	r2, [pc, #96]	@ (8006c14 <TIM_OC3_SetConfig+0x110>)
 8006bb2:	4293      	cmp	r3, r2
 8006bb4:	d113      	bne.n	8006bde <TIM_OC3_SetConfig+0xda>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006bb6:	693b      	ldr	r3, [r7, #16]
 8006bb8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006bbc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006bbe:	693b      	ldr	r3, [r7, #16]
 8006bc0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006bc4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006bc6:	683b      	ldr	r3, [r7, #0]
 8006bc8:	695b      	ldr	r3, [r3, #20]
 8006bca:	011b      	lsls	r3, r3, #4
 8006bcc:	693a      	ldr	r2, [r7, #16]
 8006bce:	4313      	orrs	r3, r2
 8006bd0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006bd2:	683b      	ldr	r3, [r7, #0]
 8006bd4:	699b      	ldr	r3, [r3, #24]
 8006bd6:	011b      	lsls	r3, r3, #4
 8006bd8:	693a      	ldr	r2, [r7, #16]
 8006bda:	4313      	orrs	r3, r2
 8006bdc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	693a      	ldr	r2, [r7, #16]
 8006be2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	68fa      	ldr	r2, [r7, #12]
 8006be8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006bea:	683b      	ldr	r3, [r7, #0]
 8006bec:	685a      	ldr	r2, [r3, #4]
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	697a      	ldr	r2, [r7, #20]
 8006bf6:	621a      	str	r2, [r3, #32]
}
 8006bf8:	bf00      	nop
 8006bfa:	371c      	adds	r7, #28
 8006bfc:	46bd      	mov	sp, r7
 8006bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c02:	4770      	bx	lr
 8006c04:	40012c00 	.word	0x40012c00
 8006c08:	40013400 	.word	0x40013400
 8006c0c:	40014000 	.word	0x40014000
 8006c10:	40014400 	.word	0x40014400
 8006c14:	40014800 	.word	0x40014800

08006c18 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006c18:	b480      	push	{r7}
 8006c1a:	b087      	sub	sp, #28
 8006c1c:	af00      	add	r7, sp, #0
 8006c1e:	6078      	str	r0, [r7, #4]
 8006c20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	6a1b      	ldr	r3, [r3, #32]
 8006c26:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	6a1b      	ldr	r3, [r3, #32]
 8006c2c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	685b      	ldr	r3, [r3, #4]
 8006c38:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	69db      	ldr	r3, [r3, #28]
 8006c3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006c46:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006c4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006c52:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006c54:	683b      	ldr	r3, [r7, #0]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	021b      	lsls	r3, r3, #8
 8006c5a:	68fa      	ldr	r2, [r7, #12]
 8006c5c:	4313      	orrs	r3, r2
 8006c5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006c60:	693b      	ldr	r3, [r7, #16]
 8006c62:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006c66:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006c68:	683b      	ldr	r3, [r7, #0]
 8006c6a:	689b      	ldr	r3, [r3, #8]
 8006c6c:	031b      	lsls	r3, r3, #12
 8006c6e:	693a      	ldr	r2, [r7, #16]
 8006c70:	4313      	orrs	r3, r2
 8006c72:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	4a18      	ldr	r2, [pc, #96]	@ (8006cd8 <TIM_OC4_SetConfig+0xc0>)
 8006c78:	4293      	cmp	r3, r2
 8006c7a:	d00f      	beq.n	8006c9c <TIM_OC4_SetConfig+0x84>
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	4a17      	ldr	r2, [pc, #92]	@ (8006cdc <TIM_OC4_SetConfig+0xc4>)
 8006c80:	4293      	cmp	r3, r2
 8006c82:	d00b      	beq.n	8006c9c <TIM_OC4_SetConfig+0x84>
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	4a16      	ldr	r2, [pc, #88]	@ (8006ce0 <TIM_OC4_SetConfig+0xc8>)
 8006c88:	4293      	cmp	r3, r2
 8006c8a:	d007      	beq.n	8006c9c <TIM_OC4_SetConfig+0x84>
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	4a15      	ldr	r2, [pc, #84]	@ (8006ce4 <TIM_OC4_SetConfig+0xcc>)
 8006c90:	4293      	cmp	r3, r2
 8006c92:	d003      	beq.n	8006c9c <TIM_OC4_SetConfig+0x84>
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	4a14      	ldr	r2, [pc, #80]	@ (8006ce8 <TIM_OC4_SetConfig+0xd0>)
 8006c98:	4293      	cmp	r3, r2
 8006c9a:	d109      	bne.n	8006cb0 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006c9c:	697b      	ldr	r3, [r7, #20]
 8006c9e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006ca2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006ca4:	683b      	ldr	r3, [r7, #0]
 8006ca6:	695b      	ldr	r3, [r3, #20]
 8006ca8:	019b      	lsls	r3, r3, #6
 8006caa:	697a      	ldr	r2, [r7, #20]
 8006cac:	4313      	orrs	r3, r2
 8006cae:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	697a      	ldr	r2, [r7, #20]
 8006cb4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	68fa      	ldr	r2, [r7, #12]
 8006cba:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006cbc:	683b      	ldr	r3, [r7, #0]
 8006cbe:	685a      	ldr	r2, [r3, #4]
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	693a      	ldr	r2, [r7, #16]
 8006cc8:	621a      	str	r2, [r3, #32]
}
 8006cca:	bf00      	nop
 8006ccc:	371c      	adds	r7, #28
 8006cce:	46bd      	mov	sp, r7
 8006cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cd4:	4770      	bx	lr
 8006cd6:	bf00      	nop
 8006cd8:	40012c00 	.word	0x40012c00
 8006cdc:	40013400 	.word	0x40013400
 8006ce0:	40014000 	.word	0x40014000
 8006ce4:	40014400 	.word	0x40014400
 8006ce8:	40014800 	.word	0x40014800

08006cec <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006cec:	b480      	push	{r7}
 8006cee:	b087      	sub	sp, #28
 8006cf0:	af00      	add	r7, sp, #0
 8006cf2:	6078      	str	r0, [r7, #4]
 8006cf4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	6a1b      	ldr	r3, [r3, #32]
 8006cfa:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	6a1b      	ldr	r3, [r3, #32]
 8006d00:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	685b      	ldr	r3, [r3, #4]
 8006d0c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006d1a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006d1e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006d20:	683b      	ldr	r3, [r7, #0]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	68fa      	ldr	r2, [r7, #12]
 8006d26:	4313      	orrs	r3, r2
 8006d28:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006d2a:	693b      	ldr	r3, [r7, #16]
 8006d2c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8006d30:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006d32:	683b      	ldr	r3, [r7, #0]
 8006d34:	689b      	ldr	r3, [r3, #8]
 8006d36:	041b      	lsls	r3, r3, #16
 8006d38:	693a      	ldr	r2, [r7, #16]
 8006d3a:	4313      	orrs	r3, r2
 8006d3c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	4a17      	ldr	r2, [pc, #92]	@ (8006da0 <TIM_OC5_SetConfig+0xb4>)
 8006d42:	4293      	cmp	r3, r2
 8006d44:	d00f      	beq.n	8006d66 <TIM_OC5_SetConfig+0x7a>
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	4a16      	ldr	r2, [pc, #88]	@ (8006da4 <TIM_OC5_SetConfig+0xb8>)
 8006d4a:	4293      	cmp	r3, r2
 8006d4c:	d00b      	beq.n	8006d66 <TIM_OC5_SetConfig+0x7a>
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	4a15      	ldr	r2, [pc, #84]	@ (8006da8 <TIM_OC5_SetConfig+0xbc>)
 8006d52:	4293      	cmp	r3, r2
 8006d54:	d007      	beq.n	8006d66 <TIM_OC5_SetConfig+0x7a>
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	4a14      	ldr	r2, [pc, #80]	@ (8006dac <TIM_OC5_SetConfig+0xc0>)
 8006d5a:	4293      	cmp	r3, r2
 8006d5c:	d003      	beq.n	8006d66 <TIM_OC5_SetConfig+0x7a>
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	4a13      	ldr	r2, [pc, #76]	@ (8006db0 <TIM_OC5_SetConfig+0xc4>)
 8006d62:	4293      	cmp	r3, r2
 8006d64:	d109      	bne.n	8006d7a <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006d66:	697b      	ldr	r3, [r7, #20]
 8006d68:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006d6c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006d6e:	683b      	ldr	r3, [r7, #0]
 8006d70:	695b      	ldr	r3, [r3, #20]
 8006d72:	021b      	lsls	r3, r3, #8
 8006d74:	697a      	ldr	r2, [r7, #20]
 8006d76:	4313      	orrs	r3, r2
 8006d78:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	697a      	ldr	r2, [r7, #20]
 8006d7e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	68fa      	ldr	r2, [r7, #12]
 8006d84:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006d86:	683b      	ldr	r3, [r7, #0]
 8006d88:	685a      	ldr	r2, [r3, #4]
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	693a      	ldr	r2, [r7, #16]
 8006d92:	621a      	str	r2, [r3, #32]
}
 8006d94:	bf00      	nop
 8006d96:	371c      	adds	r7, #28
 8006d98:	46bd      	mov	sp, r7
 8006d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d9e:	4770      	bx	lr
 8006da0:	40012c00 	.word	0x40012c00
 8006da4:	40013400 	.word	0x40013400
 8006da8:	40014000 	.word	0x40014000
 8006dac:	40014400 	.word	0x40014400
 8006db0:	40014800 	.word	0x40014800

08006db4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006db4:	b480      	push	{r7}
 8006db6:	b087      	sub	sp, #28
 8006db8:	af00      	add	r7, sp, #0
 8006dba:	6078      	str	r0, [r7, #4]
 8006dbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	6a1b      	ldr	r3, [r3, #32]
 8006dc2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	6a1b      	ldr	r3, [r3, #32]
 8006dc8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	685b      	ldr	r3, [r3, #4]
 8006dd4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006dda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006de2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006de6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006de8:	683b      	ldr	r3, [r7, #0]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	021b      	lsls	r3, r3, #8
 8006dee:	68fa      	ldr	r2, [r7, #12]
 8006df0:	4313      	orrs	r3, r2
 8006df2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006df4:	693b      	ldr	r3, [r7, #16]
 8006df6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006dfa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006dfc:	683b      	ldr	r3, [r7, #0]
 8006dfe:	689b      	ldr	r3, [r3, #8]
 8006e00:	051b      	lsls	r3, r3, #20
 8006e02:	693a      	ldr	r2, [r7, #16]
 8006e04:	4313      	orrs	r3, r2
 8006e06:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	4a18      	ldr	r2, [pc, #96]	@ (8006e6c <TIM_OC6_SetConfig+0xb8>)
 8006e0c:	4293      	cmp	r3, r2
 8006e0e:	d00f      	beq.n	8006e30 <TIM_OC6_SetConfig+0x7c>
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	4a17      	ldr	r2, [pc, #92]	@ (8006e70 <TIM_OC6_SetConfig+0xbc>)
 8006e14:	4293      	cmp	r3, r2
 8006e16:	d00b      	beq.n	8006e30 <TIM_OC6_SetConfig+0x7c>
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	4a16      	ldr	r2, [pc, #88]	@ (8006e74 <TIM_OC6_SetConfig+0xc0>)
 8006e1c:	4293      	cmp	r3, r2
 8006e1e:	d007      	beq.n	8006e30 <TIM_OC6_SetConfig+0x7c>
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	4a15      	ldr	r2, [pc, #84]	@ (8006e78 <TIM_OC6_SetConfig+0xc4>)
 8006e24:	4293      	cmp	r3, r2
 8006e26:	d003      	beq.n	8006e30 <TIM_OC6_SetConfig+0x7c>
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	4a14      	ldr	r2, [pc, #80]	@ (8006e7c <TIM_OC6_SetConfig+0xc8>)
 8006e2c:	4293      	cmp	r3, r2
 8006e2e:	d109      	bne.n	8006e44 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006e30:	697b      	ldr	r3, [r7, #20]
 8006e32:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006e36:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006e38:	683b      	ldr	r3, [r7, #0]
 8006e3a:	695b      	ldr	r3, [r3, #20]
 8006e3c:	029b      	lsls	r3, r3, #10
 8006e3e:	697a      	ldr	r2, [r7, #20]
 8006e40:	4313      	orrs	r3, r2
 8006e42:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	697a      	ldr	r2, [r7, #20]
 8006e48:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	68fa      	ldr	r2, [r7, #12]
 8006e4e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006e50:	683b      	ldr	r3, [r7, #0]
 8006e52:	685a      	ldr	r2, [r3, #4]
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	693a      	ldr	r2, [r7, #16]
 8006e5c:	621a      	str	r2, [r3, #32]
}
 8006e5e:	bf00      	nop
 8006e60:	371c      	adds	r7, #28
 8006e62:	46bd      	mov	sp, r7
 8006e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e68:	4770      	bx	lr
 8006e6a:	bf00      	nop
 8006e6c:	40012c00 	.word	0x40012c00
 8006e70:	40013400 	.word	0x40013400
 8006e74:	40014000 	.word	0x40014000
 8006e78:	40014400 	.word	0x40014400
 8006e7c:	40014800 	.word	0x40014800

08006e80 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006e80:	b480      	push	{r7}
 8006e82:	b087      	sub	sp, #28
 8006e84:	af00      	add	r7, sp, #0
 8006e86:	60f8      	str	r0, [r7, #12]
 8006e88:	60b9      	str	r1, [r7, #8]
 8006e8a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006e8c:	68bb      	ldr	r3, [r7, #8]
 8006e8e:	f003 031f 	and.w	r3, r3, #31
 8006e92:	2201      	movs	r2, #1
 8006e94:	fa02 f303 	lsl.w	r3, r2, r3
 8006e98:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	6a1a      	ldr	r2, [r3, #32]
 8006e9e:	697b      	ldr	r3, [r7, #20]
 8006ea0:	43db      	mvns	r3, r3
 8006ea2:	401a      	ands	r2, r3
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	6a1a      	ldr	r2, [r3, #32]
 8006eac:	68bb      	ldr	r3, [r7, #8]
 8006eae:	f003 031f 	and.w	r3, r3, #31
 8006eb2:	6879      	ldr	r1, [r7, #4]
 8006eb4:	fa01 f303 	lsl.w	r3, r1, r3
 8006eb8:	431a      	orrs	r2, r3
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	621a      	str	r2, [r3, #32]
}
 8006ebe:	bf00      	nop
 8006ec0:	371c      	adds	r7, #28
 8006ec2:	46bd      	mov	sp, r7
 8006ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec8:	4770      	bx	lr
	...

08006ecc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006ecc:	b480      	push	{r7}
 8006ece:	b085      	sub	sp, #20
 8006ed0:	af00      	add	r7, sp, #0
 8006ed2:	6078      	str	r0, [r7, #4]
 8006ed4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006edc:	2b01      	cmp	r3, #1
 8006ede:	d101      	bne.n	8006ee4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006ee0:	2302      	movs	r3, #2
 8006ee2:	e068      	b.n	8006fb6 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	2201      	movs	r2, #1
 8006ee8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	2202      	movs	r2, #2
 8006ef0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	685b      	ldr	r3, [r3, #4]
 8006efa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	689b      	ldr	r3, [r3, #8]
 8006f02:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	4a2e      	ldr	r2, [pc, #184]	@ (8006fc4 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006f0a:	4293      	cmp	r3, r2
 8006f0c:	d004      	beq.n	8006f18 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	4a2d      	ldr	r2, [pc, #180]	@ (8006fc8 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006f14:	4293      	cmp	r3, r2
 8006f16:	d108      	bne.n	8006f2a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006f1e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006f20:	683b      	ldr	r3, [r7, #0]
 8006f22:	685b      	ldr	r3, [r3, #4]
 8006f24:	68fa      	ldr	r2, [r7, #12]
 8006f26:	4313      	orrs	r3, r2
 8006f28:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006f30:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006f32:	683b      	ldr	r3, [r7, #0]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	68fa      	ldr	r2, [r7, #12]
 8006f38:	4313      	orrs	r3, r2
 8006f3a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	68fa      	ldr	r2, [r7, #12]
 8006f42:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	4a1e      	ldr	r2, [pc, #120]	@ (8006fc4 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006f4a:	4293      	cmp	r3, r2
 8006f4c:	d01d      	beq.n	8006f8a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006f56:	d018      	beq.n	8006f8a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	4a1b      	ldr	r2, [pc, #108]	@ (8006fcc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006f5e:	4293      	cmp	r3, r2
 8006f60:	d013      	beq.n	8006f8a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	4a1a      	ldr	r2, [pc, #104]	@ (8006fd0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006f68:	4293      	cmp	r3, r2
 8006f6a:	d00e      	beq.n	8006f8a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	4a18      	ldr	r2, [pc, #96]	@ (8006fd4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8006f72:	4293      	cmp	r3, r2
 8006f74:	d009      	beq.n	8006f8a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	4a13      	ldr	r2, [pc, #76]	@ (8006fc8 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006f7c:	4293      	cmp	r3, r2
 8006f7e:	d004      	beq.n	8006f8a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	4a14      	ldr	r2, [pc, #80]	@ (8006fd8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8006f86:	4293      	cmp	r3, r2
 8006f88:	d10c      	bne.n	8006fa4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006f8a:	68bb      	ldr	r3, [r7, #8]
 8006f8c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006f90:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006f92:	683b      	ldr	r3, [r7, #0]
 8006f94:	689b      	ldr	r3, [r3, #8]
 8006f96:	68ba      	ldr	r2, [r7, #8]
 8006f98:	4313      	orrs	r3, r2
 8006f9a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	68ba      	ldr	r2, [r7, #8]
 8006fa2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	2201      	movs	r2, #1
 8006fa8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	2200      	movs	r2, #0
 8006fb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006fb4:	2300      	movs	r3, #0
}
 8006fb6:	4618      	mov	r0, r3
 8006fb8:	3714      	adds	r7, #20
 8006fba:	46bd      	mov	sp, r7
 8006fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc0:	4770      	bx	lr
 8006fc2:	bf00      	nop
 8006fc4:	40012c00 	.word	0x40012c00
 8006fc8:	40013400 	.word	0x40013400
 8006fcc:	40000400 	.word	0x40000400
 8006fd0:	40000800 	.word	0x40000800
 8006fd4:	40000c00 	.word	0x40000c00
 8006fd8:	40014000 	.word	0x40014000

08006fdc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006fdc:	b480      	push	{r7}
 8006fde:	b083      	sub	sp, #12
 8006fe0:	af00      	add	r7, sp, #0
 8006fe2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006fe4:	bf00      	nop
 8006fe6:	370c      	adds	r7, #12
 8006fe8:	46bd      	mov	sp, r7
 8006fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fee:	4770      	bx	lr

08006ff0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006ff0:	b480      	push	{r7}
 8006ff2:	b083      	sub	sp, #12
 8006ff4:	af00      	add	r7, sp, #0
 8006ff6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006ff8:	bf00      	nop
 8006ffa:	370c      	adds	r7, #12
 8006ffc:	46bd      	mov	sp, r7
 8006ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007002:	4770      	bx	lr

08007004 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007004:	b480      	push	{r7}
 8007006:	b083      	sub	sp, #12
 8007008:	af00      	add	r7, sp, #0
 800700a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800700c:	bf00      	nop
 800700e:	370c      	adds	r7, #12
 8007010:	46bd      	mov	sp, r7
 8007012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007016:	4770      	bx	lr

08007018 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007018:	b580      	push	{r7, lr}
 800701a:	b082      	sub	sp, #8
 800701c:	af00      	add	r7, sp, #0
 800701e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	2b00      	cmp	r3, #0
 8007024:	d101      	bne.n	800702a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007026:	2301      	movs	r3, #1
 8007028:	e040      	b.n	80070ac <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800702e:	2b00      	cmp	r3, #0
 8007030:	d106      	bne.n	8007040 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	2200      	movs	r2, #0
 8007036:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800703a:	6878      	ldr	r0, [r7, #4]
 800703c:	f7fa fd9e 	bl	8001b7c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	2224      	movs	r2, #36	@ 0x24
 8007044:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	681a      	ldr	r2, [r3, #0]
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	f022 0201 	bic.w	r2, r2, #1
 8007054:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800705a:	2b00      	cmp	r3, #0
 800705c:	d002      	beq.n	8007064 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800705e:	6878      	ldr	r0, [r7, #4]
 8007060:	f000 fae0 	bl	8007624 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007064:	6878      	ldr	r0, [r7, #4]
 8007066:	f000 f825 	bl	80070b4 <UART_SetConfig>
 800706a:	4603      	mov	r3, r0
 800706c:	2b01      	cmp	r3, #1
 800706e:	d101      	bne.n	8007074 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8007070:	2301      	movs	r3, #1
 8007072:	e01b      	b.n	80070ac <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	685a      	ldr	r2, [r3, #4]
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007082:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	689a      	ldr	r2, [r3, #8]
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007092:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	681a      	ldr	r2, [r3, #0]
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	f042 0201 	orr.w	r2, r2, #1
 80070a2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80070a4:	6878      	ldr	r0, [r7, #4]
 80070a6:	f000 fb5f 	bl	8007768 <UART_CheckIdleState>
 80070aa:	4603      	mov	r3, r0
}
 80070ac:	4618      	mov	r0, r3
 80070ae:	3708      	adds	r7, #8
 80070b0:	46bd      	mov	sp, r7
 80070b2:	bd80      	pop	{r7, pc}

080070b4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80070b4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80070b8:	b08a      	sub	sp, #40	@ 0x28
 80070ba:	af00      	add	r7, sp, #0
 80070bc:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80070be:	2300      	movs	r3, #0
 80070c0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	689a      	ldr	r2, [r3, #8]
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	691b      	ldr	r3, [r3, #16]
 80070cc:	431a      	orrs	r2, r3
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	695b      	ldr	r3, [r3, #20]
 80070d2:	431a      	orrs	r2, r3
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	69db      	ldr	r3, [r3, #28]
 80070d8:	4313      	orrs	r3, r2
 80070da:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	681a      	ldr	r2, [r3, #0]
 80070e2:	4ba4      	ldr	r3, [pc, #656]	@ (8007374 <UART_SetConfig+0x2c0>)
 80070e4:	4013      	ands	r3, r2
 80070e6:	68fa      	ldr	r2, [r7, #12]
 80070e8:	6812      	ldr	r2, [r2, #0]
 80070ea:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80070ec:	430b      	orrs	r3, r1
 80070ee:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	685b      	ldr	r3, [r3, #4]
 80070f6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	68da      	ldr	r2, [r3, #12]
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	430a      	orrs	r2, r1
 8007104:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	699b      	ldr	r3, [r3, #24]
 800710a:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	4a99      	ldr	r2, [pc, #612]	@ (8007378 <UART_SetConfig+0x2c4>)
 8007112:	4293      	cmp	r3, r2
 8007114:	d004      	beq.n	8007120 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	6a1b      	ldr	r3, [r3, #32]
 800711a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800711c:	4313      	orrs	r3, r2
 800711e:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	689b      	ldr	r3, [r3, #8]
 8007126:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007130:	430a      	orrs	r2, r1
 8007132:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	4a90      	ldr	r2, [pc, #576]	@ (800737c <UART_SetConfig+0x2c8>)
 800713a:	4293      	cmp	r3, r2
 800713c:	d126      	bne.n	800718c <UART_SetConfig+0xd8>
 800713e:	4b90      	ldr	r3, [pc, #576]	@ (8007380 <UART_SetConfig+0x2cc>)
 8007140:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007144:	f003 0303 	and.w	r3, r3, #3
 8007148:	2b03      	cmp	r3, #3
 800714a:	d81b      	bhi.n	8007184 <UART_SetConfig+0xd0>
 800714c:	a201      	add	r2, pc, #4	@ (adr r2, 8007154 <UART_SetConfig+0xa0>)
 800714e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007152:	bf00      	nop
 8007154:	08007165 	.word	0x08007165
 8007158:	08007175 	.word	0x08007175
 800715c:	0800716d 	.word	0x0800716d
 8007160:	0800717d 	.word	0x0800717d
 8007164:	2301      	movs	r3, #1
 8007166:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800716a:	e116      	b.n	800739a <UART_SetConfig+0x2e6>
 800716c:	2302      	movs	r3, #2
 800716e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007172:	e112      	b.n	800739a <UART_SetConfig+0x2e6>
 8007174:	2304      	movs	r3, #4
 8007176:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800717a:	e10e      	b.n	800739a <UART_SetConfig+0x2e6>
 800717c:	2308      	movs	r3, #8
 800717e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007182:	e10a      	b.n	800739a <UART_SetConfig+0x2e6>
 8007184:	2310      	movs	r3, #16
 8007186:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800718a:	e106      	b.n	800739a <UART_SetConfig+0x2e6>
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	4a7c      	ldr	r2, [pc, #496]	@ (8007384 <UART_SetConfig+0x2d0>)
 8007192:	4293      	cmp	r3, r2
 8007194:	d138      	bne.n	8007208 <UART_SetConfig+0x154>
 8007196:	4b7a      	ldr	r3, [pc, #488]	@ (8007380 <UART_SetConfig+0x2cc>)
 8007198:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800719c:	f003 030c 	and.w	r3, r3, #12
 80071a0:	2b0c      	cmp	r3, #12
 80071a2:	d82d      	bhi.n	8007200 <UART_SetConfig+0x14c>
 80071a4:	a201      	add	r2, pc, #4	@ (adr r2, 80071ac <UART_SetConfig+0xf8>)
 80071a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071aa:	bf00      	nop
 80071ac:	080071e1 	.word	0x080071e1
 80071b0:	08007201 	.word	0x08007201
 80071b4:	08007201 	.word	0x08007201
 80071b8:	08007201 	.word	0x08007201
 80071bc:	080071f1 	.word	0x080071f1
 80071c0:	08007201 	.word	0x08007201
 80071c4:	08007201 	.word	0x08007201
 80071c8:	08007201 	.word	0x08007201
 80071cc:	080071e9 	.word	0x080071e9
 80071d0:	08007201 	.word	0x08007201
 80071d4:	08007201 	.word	0x08007201
 80071d8:	08007201 	.word	0x08007201
 80071dc:	080071f9 	.word	0x080071f9
 80071e0:	2300      	movs	r3, #0
 80071e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80071e6:	e0d8      	b.n	800739a <UART_SetConfig+0x2e6>
 80071e8:	2302      	movs	r3, #2
 80071ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80071ee:	e0d4      	b.n	800739a <UART_SetConfig+0x2e6>
 80071f0:	2304      	movs	r3, #4
 80071f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80071f6:	e0d0      	b.n	800739a <UART_SetConfig+0x2e6>
 80071f8:	2308      	movs	r3, #8
 80071fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80071fe:	e0cc      	b.n	800739a <UART_SetConfig+0x2e6>
 8007200:	2310      	movs	r3, #16
 8007202:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007206:	e0c8      	b.n	800739a <UART_SetConfig+0x2e6>
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	4a5e      	ldr	r2, [pc, #376]	@ (8007388 <UART_SetConfig+0x2d4>)
 800720e:	4293      	cmp	r3, r2
 8007210:	d125      	bne.n	800725e <UART_SetConfig+0x1aa>
 8007212:	4b5b      	ldr	r3, [pc, #364]	@ (8007380 <UART_SetConfig+0x2cc>)
 8007214:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007218:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800721c:	2b30      	cmp	r3, #48	@ 0x30
 800721e:	d016      	beq.n	800724e <UART_SetConfig+0x19a>
 8007220:	2b30      	cmp	r3, #48	@ 0x30
 8007222:	d818      	bhi.n	8007256 <UART_SetConfig+0x1a2>
 8007224:	2b20      	cmp	r3, #32
 8007226:	d00a      	beq.n	800723e <UART_SetConfig+0x18a>
 8007228:	2b20      	cmp	r3, #32
 800722a:	d814      	bhi.n	8007256 <UART_SetConfig+0x1a2>
 800722c:	2b00      	cmp	r3, #0
 800722e:	d002      	beq.n	8007236 <UART_SetConfig+0x182>
 8007230:	2b10      	cmp	r3, #16
 8007232:	d008      	beq.n	8007246 <UART_SetConfig+0x192>
 8007234:	e00f      	b.n	8007256 <UART_SetConfig+0x1a2>
 8007236:	2300      	movs	r3, #0
 8007238:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800723c:	e0ad      	b.n	800739a <UART_SetConfig+0x2e6>
 800723e:	2302      	movs	r3, #2
 8007240:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007244:	e0a9      	b.n	800739a <UART_SetConfig+0x2e6>
 8007246:	2304      	movs	r3, #4
 8007248:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800724c:	e0a5      	b.n	800739a <UART_SetConfig+0x2e6>
 800724e:	2308      	movs	r3, #8
 8007250:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007254:	e0a1      	b.n	800739a <UART_SetConfig+0x2e6>
 8007256:	2310      	movs	r3, #16
 8007258:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800725c:	e09d      	b.n	800739a <UART_SetConfig+0x2e6>
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	4a4a      	ldr	r2, [pc, #296]	@ (800738c <UART_SetConfig+0x2d8>)
 8007264:	4293      	cmp	r3, r2
 8007266:	d125      	bne.n	80072b4 <UART_SetConfig+0x200>
 8007268:	4b45      	ldr	r3, [pc, #276]	@ (8007380 <UART_SetConfig+0x2cc>)
 800726a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800726e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8007272:	2bc0      	cmp	r3, #192	@ 0xc0
 8007274:	d016      	beq.n	80072a4 <UART_SetConfig+0x1f0>
 8007276:	2bc0      	cmp	r3, #192	@ 0xc0
 8007278:	d818      	bhi.n	80072ac <UART_SetConfig+0x1f8>
 800727a:	2b80      	cmp	r3, #128	@ 0x80
 800727c:	d00a      	beq.n	8007294 <UART_SetConfig+0x1e0>
 800727e:	2b80      	cmp	r3, #128	@ 0x80
 8007280:	d814      	bhi.n	80072ac <UART_SetConfig+0x1f8>
 8007282:	2b00      	cmp	r3, #0
 8007284:	d002      	beq.n	800728c <UART_SetConfig+0x1d8>
 8007286:	2b40      	cmp	r3, #64	@ 0x40
 8007288:	d008      	beq.n	800729c <UART_SetConfig+0x1e8>
 800728a:	e00f      	b.n	80072ac <UART_SetConfig+0x1f8>
 800728c:	2300      	movs	r3, #0
 800728e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007292:	e082      	b.n	800739a <UART_SetConfig+0x2e6>
 8007294:	2302      	movs	r3, #2
 8007296:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800729a:	e07e      	b.n	800739a <UART_SetConfig+0x2e6>
 800729c:	2304      	movs	r3, #4
 800729e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80072a2:	e07a      	b.n	800739a <UART_SetConfig+0x2e6>
 80072a4:	2308      	movs	r3, #8
 80072a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80072aa:	e076      	b.n	800739a <UART_SetConfig+0x2e6>
 80072ac:	2310      	movs	r3, #16
 80072ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80072b2:	e072      	b.n	800739a <UART_SetConfig+0x2e6>
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	4a35      	ldr	r2, [pc, #212]	@ (8007390 <UART_SetConfig+0x2dc>)
 80072ba:	4293      	cmp	r3, r2
 80072bc:	d12a      	bne.n	8007314 <UART_SetConfig+0x260>
 80072be:	4b30      	ldr	r3, [pc, #192]	@ (8007380 <UART_SetConfig+0x2cc>)
 80072c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80072c4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80072c8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80072cc:	d01a      	beq.n	8007304 <UART_SetConfig+0x250>
 80072ce:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80072d2:	d81b      	bhi.n	800730c <UART_SetConfig+0x258>
 80072d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80072d8:	d00c      	beq.n	80072f4 <UART_SetConfig+0x240>
 80072da:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80072de:	d815      	bhi.n	800730c <UART_SetConfig+0x258>
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d003      	beq.n	80072ec <UART_SetConfig+0x238>
 80072e4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80072e8:	d008      	beq.n	80072fc <UART_SetConfig+0x248>
 80072ea:	e00f      	b.n	800730c <UART_SetConfig+0x258>
 80072ec:	2300      	movs	r3, #0
 80072ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80072f2:	e052      	b.n	800739a <UART_SetConfig+0x2e6>
 80072f4:	2302      	movs	r3, #2
 80072f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80072fa:	e04e      	b.n	800739a <UART_SetConfig+0x2e6>
 80072fc:	2304      	movs	r3, #4
 80072fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007302:	e04a      	b.n	800739a <UART_SetConfig+0x2e6>
 8007304:	2308      	movs	r3, #8
 8007306:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800730a:	e046      	b.n	800739a <UART_SetConfig+0x2e6>
 800730c:	2310      	movs	r3, #16
 800730e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007312:	e042      	b.n	800739a <UART_SetConfig+0x2e6>
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	4a17      	ldr	r2, [pc, #92]	@ (8007378 <UART_SetConfig+0x2c4>)
 800731a:	4293      	cmp	r3, r2
 800731c:	d13a      	bne.n	8007394 <UART_SetConfig+0x2e0>
 800731e:	4b18      	ldr	r3, [pc, #96]	@ (8007380 <UART_SetConfig+0x2cc>)
 8007320:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007324:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007328:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800732c:	d01a      	beq.n	8007364 <UART_SetConfig+0x2b0>
 800732e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007332:	d81b      	bhi.n	800736c <UART_SetConfig+0x2b8>
 8007334:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007338:	d00c      	beq.n	8007354 <UART_SetConfig+0x2a0>
 800733a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800733e:	d815      	bhi.n	800736c <UART_SetConfig+0x2b8>
 8007340:	2b00      	cmp	r3, #0
 8007342:	d003      	beq.n	800734c <UART_SetConfig+0x298>
 8007344:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007348:	d008      	beq.n	800735c <UART_SetConfig+0x2a8>
 800734a:	e00f      	b.n	800736c <UART_SetConfig+0x2b8>
 800734c:	2300      	movs	r3, #0
 800734e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007352:	e022      	b.n	800739a <UART_SetConfig+0x2e6>
 8007354:	2302      	movs	r3, #2
 8007356:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800735a:	e01e      	b.n	800739a <UART_SetConfig+0x2e6>
 800735c:	2304      	movs	r3, #4
 800735e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007362:	e01a      	b.n	800739a <UART_SetConfig+0x2e6>
 8007364:	2308      	movs	r3, #8
 8007366:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800736a:	e016      	b.n	800739a <UART_SetConfig+0x2e6>
 800736c:	2310      	movs	r3, #16
 800736e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007372:	e012      	b.n	800739a <UART_SetConfig+0x2e6>
 8007374:	efff69f3 	.word	0xefff69f3
 8007378:	40008000 	.word	0x40008000
 800737c:	40013800 	.word	0x40013800
 8007380:	40021000 	.word	0x40021000
 8007384:	40004400 	.word	0x40004400
 8007388:	40004800 	.word	0x40004800
 800738c:	40004c00 	.word	0x40004c00
 8007390:	40005000 	.word	0x40005000
 8007394:	2310      	movs	r3, #16
 8007396:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	4a9f      	ldr	r2, [pc, #636]	@ (800761c <UART_SetConfig+0x568>)
 80073a0:	4293      	cmp	r3, r2
 80073a2:	d17a      	bne.n	800749a <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80073a4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80073a8:	2b08      	cmp	r3, #8
 80073aa:	d824      	bhi.n	80073f6 <UART_SetConfig+0x342>
 80073ac:	a201      	add	r2, pc, #4	@ (adr r2, 80073b4 <UART_SetConfig+0x300>)
 80073ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073b2:	bf00      	nop
 80073b4:	080073d9 	.word	0x080073d9
 80073b8:	080073f7 	.word	0x080073f7
 80073bc:	080073e1 	.word	0x080073e1
 80073c0:	080073f7 	.word	0x080073f7
 80073c4:	080073e7 	.word	0x080073e7
 80073c8:	080073f7 	.word	0x080073f7
 80073cc:	080073f7 	.word	0x080073f7
 80073d0:	080073f7 	.word	0x080073f7
 80073d4:	080073ef 	.word	0x080073ef
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80073d8:	f7fd fc6a 	bl	8004cb0 <HAL_RCC_GetPCLK1Freq>
 80073dc:	61f8      	str	r0, [r7, #28]
        break;
 80073de:	e010      	b.n	8007402 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80073e0:	4b8f      	ldr	r3, [pc, #572]	@ (8007620 <UART_SetConfig+0x56c>)
 80073e2:	61fb      	str	r3, [r7, #28]
        break;
 80073e4:	e00d      	b.n	8007402 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80073e6:	f7fd fbcb 	bl	8004b80 <HAL_RCC_GetSysClockFreq>
 80073ea:	61f8      	str	r0, [r7, #28]
        break;
 80073ec:	e009      	b.n	8007402 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80073ee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80073f2:	61fb      	str	r3, [r7, #28]
        break;
 80073f4:	e005      	b.n	8007402 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80073f6:	2300      	movs	r3, #0
 80073f8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80073fa:	2301      	movs	r3, #1
 80073fc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007400:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007402:	69fb      	ldr	r3, [r7, #28]
 8007404:	2b00      	cmp	r3, #0
 8007406:	f000 80fb 	beq.w	8007600 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	685a      	ldr	r2, [r3, #4]
 800740e:	4613      	mov	r3, r2
 8007410:	005b      	lsls	r3, r3, #1
 8007412:	4413      	add	r3, r2
 8007414:	69fa      	ldr	r2, [r7, #28]
 8007416:	429a      	cmp	r2, r3
 8007418:	d305      	bcc.n	8007426 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	685b      	ldr	r3, [r3, #4]
 800741e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007420:	69fa      	ldr	r2, [r7, #28]
 8007422:	429a      	cmp	r2, r3
 8007424:	d903      	bls.n	800742e <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8007426:	2301      	movs	r3, #1
 8007428:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800742c:	e0e8      	b.n	8007600 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800742e:	69fb      	ldr	r3, [r7, #28]
 8007430:	2200      	movs	r2, #0
 8007432:	461c      	mov	r4, r3
 8007434:	4615      	mov	r5, r2
 8007436:	f04f 0200 	mov.w	r2, #0
 800743a:	f04f 0300 	mov.w	r3, #0
 800743e:	022b      	lsls	r3, r5, #8
 8007440:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8007444:	0222      	lsls	r2, r4, #8
 8007446:	68f9      	ldr	r1, [r7, #12]
 8007448:	6849      	ldr	r1, [r1, #4]
 800744a:	0849      	lsrs	r1, r1, #1
 800744c:	2000      	movs	r0, #0
 800744e:	4688      	mov	r8, r1
 8007450:	4681      	mov	r9, r0
 8007452:	eb12 0a08 	adds.w	sl, r2, r8
 8007456:	eb43 0b09 	adc.w	fp, r3, r9
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	685b      	ldr	r3, [r3, #4]
 800745e:	2200      	movs	r2, #0
 8007460:	603b      	str	r3, [r7, #0]
 8007462:	607a      	str	r2, [r7, #4]
 8007464:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007468:	4650      	mov	r0, sl
 800746a:	4659      	mov	r1, fp
 800746c:	f7f8 feb0 	bl	80001d0 <__aeabi_uldivmod>
 8007470:	4602      	mov	r2, r0
 8007472:	460b      	mov	r3, r1
 8007474:	4613      	mov	r3, r2
 8007476:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007478:	69bb      	ldr	r3, [r7, #24]
 800747a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800747e:	d308      	bcc.n	8007492 <UART_SetConfig+0x3de>
 8007480:	69bb      	ldr	r3, [r7, #24]
 8007482:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007486:	d204      	bcs.n	8007492 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	69ba      	ldr	r2, [r7, #24]
 800748e:	60da      	str	r2, [r3, #12]
 8007490:	e0b6      	b.n	8007600 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8007492:	2301      	movs	r3, #1
 8007494:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007498:	e0b2      	b.n	8007600 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	69db      	ldr	r3, [r3, #28]
 800749e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80074a2:	d15e      	bne.n	8007562 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 80074a4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80074a8:	2b08      	cmp	r3, #8
 80074aa:	d828      	bhi.n	80074fe <UART_SetConfig+0x44a>
 80074ac:	a201      	add	r2, pc, #4	@ (adr r2, 80074b4 <UART_SetConfig+0x400>)
 80074ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074b2:	bf00      	nop
 80074b4:	080074d9 	.word	0x080074d9
 80074b8:	080074e1 	.word	0x080074e1
 80074bc:	080074e9 	.word	0x080074e9
 80074c0:	080074ff 	.word	0x080074ff
 80074c4:	080074ef 	.word	0x080074ef
 80074c8:	080074ff 	.word	0x080074ff
 80074cc:	080074ff 	.word	0x080074ff
 80074d0:	080074ff 	.word	0x080074ff
 80074d4:	080074f7 	.word	0x080074f7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80074d8:	f7fd fbea 	bl	8004cb0 <HAL_RCC_GetPCLK1Freq>
 80074dc:	61f8      	str	r0, [r7, #28]
        break;
 80074de:	e014      	b.n	800750a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80074e0:	f7fd fbfc 	bl	8004cdc <HAL_RCC_GetPCLK2Freq>
 80074e4:	61f8      	str	r0, [r7, #28]
        break;
 80074e6:	e010      	b.n	800750a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80074e8:	4b4d      	ldr	r3, [pc, #308]	@ (8007620 <UART_SetConfig+0x56c>)
 80074ea:	61fb      	str	r3, [r7, #28]
        break;
 80074ec:	e00d      	b.n	800750a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80074ee:	f7fd fb47 	bl	8004b80 <HAL_RCC_GetSysClockFreq>
 80074f2:	61f8      	str	r0, [r7, #28]
        break;
 80074f4:	e009      	b.n	800750a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80074f6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80074fa:	61fb      	str	r3, [r7, #28]
        break;
 80074fc:	e005      	b.n	800750a <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80074fe:	2300      	movs	r3, #0
 8007500:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007502:	2301      	movs	r3, #1
 8007504:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007508:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800750a:	69fb      	ldr	r3, [r7, #28]
 800750c:	2b00      	cmp	r3, #0
 800750e:	d077      	beq.n	8007600 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007510:	69fb      	ldr	r3, [r7, #28]
 8007512:	005a      	lsls	r2, r3, #1
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	685b      	ldr	r3, [r3, #4]
 8007518:	085b      	lsrs	r3, r3, #1
 800751a:	441a      	add	r2, r3
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	685b      	ldr	r3, [r3, #4]
 8007520:	fbb2 f3f3 	udiv	r3, r2, r3
 8007524:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007526:	69bb      	ldr	r3, [r7, #24]
 8007528:	2b0f      	cmp	r3, #15
 800752a:	d916      	bls.n	800755a <UART_SetConfig+0x4a6>
 800752c:	69bb      	ldr	r3, [r7, #24]
 800752e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007532:	d212      	bcs.n	800755a <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007534:	69bb      	ldr	r3, [r7, #24]
 8007536:	b29b      	uxth	r3, r3
 8007538:	f023 030f 	bic.w	r3, r3, #15
 800753c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800753e:	69bb      	ldr	r3, [r7, #24]
 8007540:	085b      	lsrs	r3, r3, #1
 8007542:	b29b      	uxth	r3, r3
 8007544:	f003 0307 	and.w	r3, r3, #7
 8007548:	b29a      	uxth	r2, r3
 800754a:	8afb      	ldrh	r3, [r7, #22]
 800754c:	4313      	orrs	r3, r2
 800754e:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	8afa      	ldrh	r2, [r7, #22]
 8007556:	60da      	str	r2, [r3, #12]
 8007558:	e052      	b.n	8007600 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800755a:	2301      	movs	r3, #1
 800755c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007560:	e04e      	b.n	8007600 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007562:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007566:	2b08      	cmp	r3, #8
 8007568:	d827      	bhi.n	80075ba <UART_SetConfig+0x506>
 800756a:	a201      	add	r2, pc, #4	@ (adr r2, 8007570 <UART_SetConfig+0x4bc>)
 800756c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007570:	08007595 	.word	0x08007595
 8007574:	0800759d 	.word	0x0800759d
 8007578:	080075a5 	.word	0x080075a5
 800757c:	080075bb 	.word	0x080075bb
 8007580:	080075ab 	.word	0x080075ab
 8007584:	080075bb 	.word	0x080075bb
 8007588:	080075bb 	.word	0x080075bb
 800758c:	080075bb 	.word	0x080075bb
 8007590:	080075b3 	.word	0x080075b3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007594:	f7fd fb8c 	bl	8004cb0 <HAL_RCC_GetPCLK1Freq>
 8007598:	61f8      	str	r0, [r7, #28]
        break;
 800759a:	e014      	b.n	80075c6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800759c:	f7fd fb9e 	bl	8004cdc <HAL_RCC_GetPCLK2Freq>
 80075a0:	61f8      	str	r0, [r7, #28]
        break;
 80075a2:	e010      	b.n	80075c6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80075a4:	4b1e      	ldr	r3, [pc, #120]	@ (8007620 <UART_SetConfig+0x56c>)
 80075a6:	61fb      	str	r3, [r7, #28]
        break;
 80075a8:	e00d      	b.n	80075c6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80075aa:	f7fd fae9 	bl	8004b80 <HAL_RCC_GetSysClockFreq>
 80075ae:	61f8      	str	r0, [r7, #28]
        break;
 80075b0:	e009      	b.n	80075c6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80075b2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80075b6:	61fb      	str	r3, [r7, #28]
        break;
 80075b8:	e005      	b.n	80075c6 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 80075ba:	2300      	movs	r3, #0
 80075bc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80075be:	2301      	movs	r3, #1
 80075c0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80075c4:	bf00      	nop
    }

    if (pclk != 0U)
 80075c6:	69fb      	ldr	r3, [r7, #28]
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	d019      	beq.n	8007600 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	685b      	ldr	r3, [r3, #4]
 80075d0:	085a      	lsrs	r2, r3, #1
 80075d2:	69fb      	ldr	r3, [r7, #28]
 80075d4:	441a      	add	r2, r3
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	685b      	ldr	r3, [r3, #4]
 80075da:	fbb2 f3f3 	udiv	r3, r2, r3
 80075de:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80075e0:	69bb      	ldr	r3, [r7, #24]
 80075e2:	2b0f      	cmp	r3, #15
 80075e4:	d909      	bls.n	80075fa <UART_SetConfig+0x546>
 80075e6:	69bb      	ldr	r3, [r7, #24]
 80075e8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80075ec:	d205      	bcs.n	80075fa <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80075ee:	69bb      	ldr	r3, [r7, #24]
 80075f0:	b29a      	uxth	r2, r3
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	60da      	str	r2, [r3, #12]
 80075f8:	e002      	b.n	8007600 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80075fa:	2301      	movs	r3, #1
 80075fc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	2200      	movs	r2, #0
 8007604:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	2200      	movs	r2, #0
 800760a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800760c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8007610:	4618      	mov	r0, r3
 8007612:	3728      	adds	r7, #40	@ 0x28
 8007614:	46bd      	mov	sp, r7
 8007616:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800761a:	bf00      	nop
 800761c:	40008000 	.word	0x40008000
 8007620:	00f42400 	.word	0x00f42400

08007624 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007624:	b480      	push	{r7}
 8007626:	b083      	sub	sp, #12
 8007628:	af00      	add	r7, sp, #0
 800762a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007630:	f003 0308 	and.w	r3, r3, #8
 8007634:	2b00      	cmp	r3, #0
 8007636:	d00a      	beq.n	800764e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	685b      	ldr	r3, [r3, #4]
 800763e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	430a      	orrs	r2, r1
 800764c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007652:	f003 0301 	and.w	r3, r3, #1
 8007656:	2b00      	cmp	r3, #0
 8007658:	d00a      	beq.n	8007670 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	685b      	ldr	r3, [r3, #4]
 8007660:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	430a      	orrs	r2, r1
 800766e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007674:	f003 0302 	and.w	r3, r3, #2
 8007678:	2b00      	cmp	r3, #0
 800767a:	d00a      	beq.n	8007692 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	685b      	ldr	r3, [r3, #4]
 8007682:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	430a      	orrs	r2, r1
 8007690:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007696:	f003 0304 	and.w	r3, r3, #4
 800769a:	2b00      	cmp	r3, #0
 800769c:	d00a      	beq.n	80076b4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	685b      	ldr	r3, [r3, #4]
 80076a4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	430a      	orrs	r2, r1
 80076b2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076b8:	f003 0310 	and.w	r3, r3, #16
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d00a      	beq.n	80076d6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	689b      	ldr	r3, [r3, #8]
 80076c6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	430a      	orrs	r2, r1
 80076d4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076da:	f003 0320 	and.w	r3, r3, #32
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d00a      	beq.n	80076f8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	689b      	ldr	r3, [r3, #8]
 80076e8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	430a      	orrs	r2, r1
 80076f6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007700:	2b00      	cmp	r3, #0
 8007702:	d01a      	beq.n	800773a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	685b      	ldr	r3, [r3, #4]
 800770a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	430a      	orrs	r2, r1
 8007718:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800771e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007722:	d10a      	bne.n	800773a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	685b      	ldr	r3, [r3, #4]
 800772a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	430a      	orrs	r2, r1
 8007738:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800773e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007742:	2b00      	cmp	r3, #0
 8007744:	d00a      	beq.n	800775c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	685b      	ldr	r3, [r3, #4]
 800774c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	430a      	orrs	r2, r1
 800775a:	605a      	str	r2, [r3, #4]
  }
}
 800775c:	bf00      	nop
 800775e:	370c      	adds	r7, #12
 8007760:	46bd      	mov	sp, r7
 8007762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007766:	4770      	bx	lr

08007768 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007768:	b580      	push	{r7, lr}
 800776a:	b098      	sub	sp, #96	@ 0x60
 800776c:	af02      	add	r7, sp, #8
 800776e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	2200      	movs	r2, #0
 8007774:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007778:	f7fa fe16 	bl	80023a8 <HAL_GetTick>
 800777c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	f003 0308 	and.w	r3, r3, #8
 8007788:	2b08      	cmp	r3, #8
 800778a:	d12e      	bne.n	80077ea <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800778c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007790:	9300      	str	r3, [sp, #0]
 8007792:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007794:	2200      	movs	r2, #0
 8007796:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800779a:	6878      	ldr	r0, [r7, #4]
 800779c:	f000 f88c 	bl	80078b8 <UART_WaitOnFlagUntilTimeout>
 80077a0:	4603      	mov	r3, r0
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d021      	beq.n	80077ea <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80077ae:	e853 3f00 	ldrex	r3, [r3]
 80077b2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80077b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80077b6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80077ba:	653b      	str	r3, [r7, #80]	@ 0x50
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	461a      	mov	r2, r3
 80077c2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80077c4:	647b      	str	r3, [r7, #68]	@ 0x44
 80077c6:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077c8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80077ca:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80077cc:	e841 2300 	strex	r3, r2, [r1]
 80077d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80077d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d1e6      	bne.n	80077a6 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	2220      	movs	r2, #32
 80077dc:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	2200      	movs	r2, #0
 80077e2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80077e6:	2303      	movs	r3, #3
 80077e8:	e062      	b.n	80078b0 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	f003 0304 	and.w	r3, r3, #4
 80077f4:	2b04      	cmp	r3, #4
 80077f6:	d149      	bne.n	800788c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80077f8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80077fc:	9300      	str	r3, [sp, #0]
 80077fe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007800:	2200      	movs	r2, #0
 8007802:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007806:	6878      	ldr	r0, [r7, #4]
 8007808:	f000 f856 	bl	80078b8 <UART_WaitOnFlagUntilTimeout>
 800780c:	4603      	mov	r3, r0
 800780e:	2b00      	cmp	r3, #0
 8007810:	d03c      	beq.n	800788c <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007818:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800781a:	e853 3f00 	ldrex	r3, [r3]
 800781e:	623b      	str	r3, [r7, #32]
   return(result);
 8007820:	6a3b      	ldr	r3, [r7, #32]
 8007822:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007826:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	461a      	mov	r2, r3
 800782e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007830:	633b      	str	r3, [r7, #48]	@ 0x30
 8007832:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007834:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007836:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007838:	e841 2300 	strex	r3, r2, [r1]
 800783c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800783e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007840:	2b00      	cmp	r3, #0
 8007842:	d1e6      	bne.n	8007812 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	3308      	adds	r3, #8
 800784a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800784c:	693b      	ldr	r3, [r7, #16]
 800784e:	e853 3f00 	ldrex	r3, [r3]
 8007852:	60fb      	str	r3, [r7, #12]
   return(result);
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	f023 0301 	bic.w	r3, r3, #1
 800785a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	3308      	adds	r3, #8
 8007862:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007864:	61fa      	str	r2, [r7, #28]
 8007866:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007868:	69b9      	ldr	r1, [r7, #24]
 800786a:	69fa      	ldr	r2, [r7, #28]
 800786c:	e841 2300 	strex	r3, r2, [r1]
 8007870:	617b      	str	r3, [r7, #20]
   return(result);
 8007872:	697b      	ldr	r3, [r7, #20]
 8007874:	2b00      	cmp	r3, #0
 8007876:	d1e5      	bne.n	8007844 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	2220      	movs	r2, #32
 800787c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	2200      	movs	r2, #0
 8007884:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007888:	2303      	movs	r3, #3
 800788a:	e011      	b.n	80078b0 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	2220      	movs	r2, #32
 8007890:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	2220      	movs	r2, #32
 8007896:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	2200      	movs	r2, #0
 800789e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	2200      	movs	r2, #0
 80078a4:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	2200      	movs	r2, #0
 80078aa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80078ae:	2300      	movs	r3, #0
}
 80078b0:	4618      	mov	r0, r3
 80078b2:	3758      	adds	r7, #88	@ 0x58
 80078b4:	46bd      	mov	sp, r7
 80078b6:	bd80      	pop	{r7, pc}

080078b8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80078b8:	b580      	push	{r7, lr}
 80078ba:	b084      	sub	sp, #16
 80078bc:	af00      	add	r7, sp, #0
 80078be:	60f8      	str	r0, [r7, #12]
 80078c0:	60b9      	str	r1, [r7, #8]
 80078c2:	603b      	str	r3, [r7, #0]
 80078c4:	4613      	mov	r3, r2
 80078c6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80078c8:	e04f      	b.n	800796a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80078ca:	69bb      	ldr	r3, [r7, #24]
 80078cc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80078d0:	d04b      	beq.n	800796a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80078d2:	f7fa fd69 	bl	80023a8 <HAL_GetTick>
 80078d6:	4602      	mov	r2, r0
 80078d8:	683b      	ldr	r3, [r7, #0]
 80078da:	1ad3      	subs	r3, r2, r3
 80078dc:	69ba      	ldr	r2, [r7, #24]
 80078de:	429a      	cmp	r2, r3
 80078e0:	d302      	bcc.n	80078e8 <UART_WaitOnFlagUntilTimeout+0x30>
 80078e2:	69bb      	ldr	r3, [r7, #24]
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d101      	bne.n	80078ec <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80078e8:	2303      	movs	r3, #3
 80078ea:	e04e      	b.n	800798a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	f003 0304 	and.w	r3, r3, #4
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d037      	beq.n	800796a <UART_WaitOnFlagUntilTimeout+0xb2>
 80078fa:	68bb      	ldr	r3, [r7, #8]
 80078fc:	2b80      	cmp	r3, #128	@ 0x80
 80078fe:	d034      	beq.n	800796a <UART_WaitOnFlagUntilTimeout+0xb2>
 8007900:	68bb      	ldr	r3, [r7, #8]
 8007902:	2b40      	cmp	r3, #64	@ 0x40
 8007904:	d031      	beq.n	800796a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	69db      	ldr	r3, [r3, #28]
 800790c:	f003 0308 	and.w	r3, r3, #8
 8007910:	2b08      	cmp	r3, #8
 8007912:	d110      	bne.n	8007936 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	2208      	movs	r2, #8
 800791a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800791c:	68f8      	ldr	r0, [r7, #12]
 800791e:	f000 f838 	bl	8007992 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	2208      	movs	r2, #8
 8007926:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	2200      	movs	r2, #0
 800792e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8007932:	2301      	movs	r3, #1
 8007934:	e029      	b.n	800798a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	69db      	ldr	r3, [r3, #28]
 800793c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007940:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007944:	d111      	bne.n	800796a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800794e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007950:	68f8      	ldr	r0, [r7, #12]
 8007952:	f000 f81e 	bl	8007992 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	2220      	movs	r2, #32
 800795a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	2200      	movs	r2, #0
 8007962:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8007966:	2303      	movs	r3, #3
 8007968:	e00f      	b.n	800798a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	69da      	ldr	r2, [r3, #28]
 8007970:	68bb      	ldr	r3, [r7, #8]
 8007972:	4013      	ands	r3, r2
 8007974:	68ba      	ldr	r2, [r7, #8]
 8007976:	429a      	cmp	r2, r3
 8007978:	bf0c      	ite	eq
 800797a:	2301      	moveq	r3, #1
 800797c:	2300      	movne	r3, #0
 800797e:	b2db      	uxtb	r3, r3
 8007980:	461a      	mov	r2, r3
 8007982:	79fb      	ldrb	r3, [r7, #7]
 8007984:	429a      	cmp	r2, r3
 8007986:	d0a0      	beq.n	80078ca <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007988:	2300      	movs	r3, #0
}
 800798a:	4618      	mov	r0, r3
 800798c:	3710      	adds	r7, #16
 800798e:	46bd      	mov	sp, r7
 8007990:	bd80      	pop	{r7, pc}

08007992 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007992:	b480      	push	{r7}
 8007994:	b095      	sub	sp, #84	@ 0x54
 8007996:	af00      	add	r7, sp, #0
 8007998:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80079a2:	e853 3f00 	ldrex	r3, [r3]
 80079a6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80079a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079aa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80079ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	461a      	mov	r2, r3
 80079b6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80079b8:	643b      	str	r3, [r7, #64]	@ 0x40
 80079ba:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079bc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80079be:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80079c0:	e841 2300 	strex	r3, r2, [r1]
 80079c4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80079c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	d1e6      	bne.n	800799a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	3308      	adds	r3, #8
 80079d2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079d4:	6a3b      	ldr	r3, [r7, #32]
 80079d6:	e853 3f00 	ldrex	r3, [r3]
 80079da:	61fb      	str	r3, [r7, #28]
   return(result);
 80079dc:	69fb      	ldr	r3, [r7, #28]
 80079de:	f023 0301 	bic.w	r3, r3, #1
 80079e2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	3308      	adds	r3, #8
 80079ea:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80079ec:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80079ee:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079f0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80079f2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80079f4:	e841 2300 	strex	r3, r2, [r1]
 80079f8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80079fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d1e5      	bne.n	80079cc <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007a04:	2b01      	cmp	r3, #1
 8007a06:	d118      	bne.n	8007a3a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	e853 3f00 	ldrex	r3, [r3]
 8007a14:	60bb      	str	r3, [r7, #8]
   return(result);
 8007a16:	68bb      	ldr	r3, [r7, #8]
 8007a18:	f023 0310 	bic.w	r3, r3, #16
 8007a1c:	647b      	str	r3, [r7, #68]	@ 0x44
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	461a      	mov	r2, r3
 8007a24:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007a26:	61bb      	str	r3, [r7, #24]
 8007a28:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a2a:	6979      	ldr	r1, [r7, #20]
 8007a2c:	69ba      	ldr	r2, [r7, #24]
 8007a2e:	e841 2300 	strex	r3, r2, [r1]
 8007a32:	613b      	str	r3, [r7, #16]
   return(result);
 8007a34:	693b      	ldr	r3, [r7, #16]
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d1e6      	bne.n	8007a08 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	2220      	movs	r2, #32
 8007a3e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	2200      	movs	r2, #0
 8007a46:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	2200      	movs	r2, #0
 8007a4c:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8007a4e:	bf00      	nop
 8007a50:	3754      	adds	r7, #84	@ 0x54
 8007a52:	46bd      	mov	sp, r7
 8007a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a58:	4770      	bx	lr
	...

08007a5c <__NVIC_SetPriority>:
{
 8007a5c:	b480      	push	{r7}
 8007a5e:	b083      	sub	sp, #12
 8007a60:	af00      	add	r7, sp, #0
 8007a62:	4603      	mov	r3, r0
 8007a64:	6039      	str	r1, [r7, #0]
 8007a66:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007a68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	db0a      	blt.n	8007a86 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007a70:	683b      	ldr	r3, [r7, #0]
 8007a72:	b2da      	uxtb	r2, r3
 8007a74:	490c      	ldr	r1, [pc, #48]	@ (8007aa8 <__NVIC_SetPriority+0x4c>)
 8007a76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007a7a:	0112      	lsls	r2, r2, #4
 8007a7c:	b2d2      	uxtb	r2, r2
 8007a7e:	440b      	add	r3, r1
 8007a80:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8007a84:	e00a      	b.n	8007a9c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007a86:	683b      	ldr	r3, [r7, #0]
 8007a88:	b2da      	uxtb	r2, r3
 8007a8a:	4908      	ldr	r1, [pc, #32]	@ (8007aac <__NVIC_SetPriority+0x50>)
 8007a8c:	79fb      	ldrb	r3, [r7, #7]
 8007a8e:	f003 030f 	and.w	r3, r3, #15
 8007a92:	3b04      	subs	r3, #4
 8007a94:	0112      	lsls	r2, r2, #4
 8007a96:	b2d2      	uxtb	r2, r2
 8007a98:	440b      	add	r3, r1
 8007a9a:	761a      	strb	r2, [r3, #24]
}
 8007a9c:	bf00      	nop
 8007a9e:	370c      	adds	r7, #12
 8007aa0:	46bd      	mov	sp, r7
 8007aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa6:	4770      	bx	lr
 8007aa8:	e000e100 	.word	0xe000e100
 8007aac:	e000ed00 	.word	0xe000ed00

08007ab0 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8007ab0:	b580      	push	{r7, lr}
 8007ab2:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8007ab4:	4b05      	ldr	r3, [pc, #20]	@ (8007acc <SysTick_Handler+0x1c>)
 8007ab6:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8007ab8:	f001 fedc 	bl	8009874 <xTaskGetSchedulerState>
 8007abc:	4603      	mov	r3, r0
 8007abe:	2b01      	cmp	r3, #1
 8007ac0:	d001      	beq.n	8007ac6 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8007ac2:	f002 fdd1 	bl	800a668 <xPortSysTickHandler>
  }
}
 8007ac6:	bf00      	nop
 8007ac8:	bd80      	pop	{r7, pc}
 8007aca:	bf00      	nop
 8007acc:	e000e010 	.word	0xe000e010

08007ad0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8007ad0:	b580      	push	{r7, lr}
 8007ad2:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8007ad4:	2100      	movs	r1, #0
 8007ad6:	f06f 0004 	mvn.w	r0, #4
 8007ada:	f7ff ffbf 	bl	8007a5c <__NVIC_SetPriority>
#endif
}
 8007ade:	bf00      	nop
 8007ae0:	bd80      	pop	{r7, pc}
	...

08007ae4 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8007ae4:	b480      	push	{r7}
 8007ae6:	b083      	sub	sp, #12
 8007ae8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007aea:	f3ef 8305 	mrs	r3, IPSR
 8007aee:	603b      	str	r3, [r7, #0]
  return(result);
 8007af0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d003      	beq.n	8007afe <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8007af6:	f06f 0305 	mvn.w	r3, #5
 8007afa:	607b      	str	r3, [r7, #4]
 8007afc:	e00c      	b.n	8007b18 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8007afe:	4b0a      	ldr	r3, [pc, #40]	@ (8007b28 <osKernelInitialize+0x44>)
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d105      	bne.n	8007b12 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8007b06:	4b08      	ldr	r3, [pc, #32]	@ (8007b28 <osKernelInitialize+0x44>)
 8007b08:	2201      	movs	r2, #1
 8007b0a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8007b0c:	2300      	movs	r3, #0
 8007b0e:	607b      	str	r3, [r7, #4]
 8007b10:	e002      	b.n	8007b18 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8007b12:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007b16:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8007b18:	687b      	ldr	r3, [r7, #4]
}
 8007b1a:	4618      	mov	r0, r3
 8007b1c:	370c      	adds	r7, #12
 8007b1e:	46bd      	mov	sp, r7
 8007b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b24:	4770      	bx	lr
 8007b26:	bf00      	nop
 8007b28:	20000728 	.word	0x20000728

08007b2c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8007b2c:	b580      	push	{r7, lr}
 8007b2e:	b082      	sub	sp, #8
 8007b30:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007b32:	f3ef 8305 	mrs	r3, IPSR
 8007b36:	603b      	str	r3, [r7, #0]
  return(result);
 8007b38:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d003      	beq.n	8007b46 <osKernelStart+0x1a>
    stat = osErrorISR;
 8007b3e:	f06f 0305 	mvn.w	r3, #5
 8007b42:	607b      	str	r3, [r7, #4]
 8007b44:	e010      	b.n	8007b68 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8007b46:	4b0b      	ldr	r3, [pc, #44]	@ (8007b74 <osKernelStart+0x48>)
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	2b01      	cmp	r3, #1
 8007b4c:	d109      	bne.n	8007b62 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8007b4e:	f7ff ffbf 	bl	8007ad0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8007b52:	4b08      	ldr	r3, [pc, #32]	@ (8007b74 <osKernelStart+0x48>)
 8007b54:	2202      	movs	r2, #2
 8007b56:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8007b58:	f001 fa28 	bl	8008fac <vTaskStartScheduler>
      stat = osOK;
 8007b5c:	2300      	movs	r3, #0
 8007b5e:	607b      	str	r3, [r7, #4]
 8007b60:	e002      	b.n	8007b68 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8007b62:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007b66:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8007b68:	687b      	ldr	r3, [r7, #4]
}
 8007b6a:	4618      	mov	r0, r3
 8007b6c:	3708      	adds	r7, #8
 8007b6e:	46bd      	mov	sp, r7
 8007b70:	bd80      	pop	{r7, pc}
 8007b72:	bf00      	nop
 8007b74:	20000728 	.word	0x20000728

08007b78 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8007b78:	b580      	push	{r7, lr}
 8007b7a:	b08e      	sub	sp, #56	@ 0x38
 8007b7c:	af04      	add	r7, sp, #16
 8007b7e:	60f8      	str	r0, [r7, #12]
 8007b80:	60b9      	str	r1, [r7, #8]
 8007b82:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8007b84:	2300      	movs	r3, #0
 8007b86:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007b88:	f3ef 8305 	mrs	r3, IPSR
 8007b8c:	617b      	str	r3, [r7, #20]
  return(result);
 8007b8e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d17e      	bne.n	8007c92 <osThreadNew+0x11a>
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d07b      	beq.n	8007c92 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8007b9a:	2380      	movs	r3, #128	@ 0x80
 8007b9c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8007b9e:	2318      	movs	r3, #24
 8007ba0:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8007ba2:	2300      	movs	r3, #0
 8007ba4:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8007ba6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007baa:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	d045      	beq.n	8007c3e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d002      	beq.n	8007bc0 <osThreadNew+0x48>
        name = attr->name;
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	699b      	ldr	r3, [r3, #24]
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	d002      	beq.n	8007bce <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	699b      	ldr	r3, [r3, #24]
 8007bcc:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8007bce:	69fb      	ldr	r3, [r7, #28]
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d008      	beq.n	8007be6 <osThreadNew+0x6e>
 8007bd4:	69fb      	ldr	r3, [r7, #28]
 8007bd6:	2b38      	cmp	r3, #56	@ 0x38
 8007bd8:	d805      	bhi.n	8007be6 <osThreadNew+0x6e>
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	685b      	ldr	r3, [r3, #4]
 8007bde:	f003 0301 	and.w	r3, r3, #1
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d001      	beq.n	8007bea <osThreadNew+0x72>
        return (NULL);
 8007be6:	2300      	movs	r3, #0
 8007be8:	e054      	b.n	8007c94 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	695b      	ldr	r3, [r3, #20]
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d003      	beq.n	8007bfa <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	695b      	ldr	r3, [r3, #20]
 8007bf6:	089b      	lsrs	r3, r3, #2
 8007bf8:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	689b      	ldr	r3, [r3, #8]
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d00e      	beq.n	8007c20 <osThreadNew+0xa8>
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	68db      	ldr	r3, [r3, #12]
 8007c06:	2ba7      	cmp	r3, #167	@ 0xa7
 8007c08:	d90a      	bls.n	8007c20 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d006      	beq.n	8007c20 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	695b      	ldr	r3, [r3, #20]
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d002      	beq.n	8007c20 <osThreadNew+0xa8>
        mem = 1;
 8007c1a:	2301      	movs	r3, #1
 8007c1c:	61bb      	str	r3, [r7, #24]
 8007c1e:	e010      	b.n	8007c42 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	689b      	ldr	r3, [r3, #8]
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	d10c      	bne.n	8007c42 <osThreadNew+0xca>
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	68db      	ldr	r3, [r3, #12]
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d108      	bne.n	8007c42 <osThreadNew+0xca>
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	691b      	ldr	r3, [r3, #16]
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	d104      	bne.n	8007c42 <osThreadNew+0xca>
          mem = 0;
 8007c38:	2300      	movs	r3, #0
 8007c3a:	61bb      	str	r3, [r7, #24]
 8007c3c:	e001      	b.n	8007c42 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8007c3e:	2300      	movs	r3, #0
 8007c40:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8007c42:	69bb      	ldr	r3, [r7, #24]
 8007c44:	2b01      	cmp	r3, #1
 8007c46:	d110      	bne.n	8007c6a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8007c4c:	687a      	ldr	r2, [r7, #4]
 8007c4e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007c50:	9202      	str	r2, [sp, #8]
 8007c52:	9301      	str	r3, [sp, #4]
 8007c54:	69fb      	ldr	r3, [r7, #28]
 8007c56:	9300      	str	r3, [sp, #0]
 8007c58:	68bb      	ldr	r3, [r7, #8]
 8007c5a:	6a3a      	ldr	r2, [r7, #32]
 8007c5c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007c5e:	68f8      	ldr	r0, [r7, #12]
 8007c60:	f000 ffb0 	bl	8008bc4 <xTaskCreateStatic>
 8007c64:	4603      	mov	r3, r0
 8007c66:	613b      	str	r3, [r7, #16]
 8007c68:	e013      	b.n	8007c92 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8007c6a:	69bb      	ldr	r3, [r7, #24]
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d110      	bne.n	8007c92 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8007c70:	6a3b      	ldr	r3, [r7, #32]
 8007c72:	b29a      	uxth	r2, r3
 8007c74:	f107 0310 	add.w	r3, r7, #16
 8007c78:	9301      	str	r3, [sp, #4]
 8007c7a:	69fb      	ldr	r3, [r7, #28]
 8007c7c:	9300      	str	r3, [sp, #0]
 8007c7e:	68bb      	ldr	r3, [r7, #8]
 8007c80:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007c82:	68f8      	ldr	r0, [r7, #12]
 8007c84:	f000 fffe 	bl	8008c84 <xTaskCreate>
 8007c88:	4603      	mov	r3, r0
 8007c8a:	2b01      	cmp	r3, #1
 8007c8c:	d001      	beq.n	8007c92 <osThreadNew+0x11a>
            hTask = NULL;
 8007c8e:	2300      	movs	r3, #0
 8007c90:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8007c92:	693b      	ldr	r3, [r7, #16]
}
 8007c94:	4618      	mov	r0, r3
 8007c96:	3728      	adds	r7, #40	@ 0x28
 8007c98:	46bd      	mov	sp, r7
 8007c9a:	bd80      	pop	{r7, pc}

08007c9c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8007c9c:	b580      	push	{r7, lr}
 8007c9e:	b084      	sub	sp, #16
 8007ca0:	af00      	add	r7, sp, #0
 8007ca2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007ca4:	f3ef 8305 	mrs	r3, IPSR
 8007ca8:	60bb      	str	r3, [r7, #8]
  return(result);
 8007caa:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d003      	beq.n	8007cb8 <osDelay+0x1c>
    stat = osErrorISR;
 8007cb0:	f06f 0305 	mvn.w	r3, #5
 8007cb4:	60fb      	str	r3, [r7, #12]
 8007cb6:	e007      	b.n	8007cc8 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8007cb8:	2300      	movs	r3, #0
 8007cba:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d002      	beq.n	8007cc8 <osDelay+0x2c>
      vTaskDelay(ticks);
 8007cc2:	6878      	ldr	r0, [r7, #4]
 8007cc4:	f001 f93c 	bl	8008f40 <vTaskDelay>
    }
  }

  return (stat);
 8007cc8:	68fb      	ldr	r3, [r7, #12]
}
 8007cca:	4618      	mov	r0, r3
 8007ccc:	3710      	adds	r7, #16
 8007cce:	46bd      	mov	sp, r7
 8007cd0:	bd80      	pop	{r7, pc}
	...

08007cd4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8007cd4:	b480      	push	{r7}
 8007cd6:	b085      	sub	sp, #20
 8007cd8:	af00      	add	r7, sp, #0
 8007cda:	60f8      	str	r0, [r7, #12]
 8007cdc:	60b9      	str	r1, [r7, #8]
 8007cde:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	4a07      	ldr	r2, [pc, #28]	@ (8007d00 <vApplicationGetIdleTaskMemory+0x2c>)
 8007ce4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8007ce6:	68bb      	ldr	r3, [r7, #8]
 8007ce8:	4a06      	ldr	r2, [pc, #24]	@ (8007d04 <vApplicationGetIdleTaskMemory+0x30>)
 8007cea:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	2280      	movs	r2, #128	@ 0x80
 8007cf0:	601a      	str	r2, [r3, #0]
}
 8007cf2:	bf00      	nop
 8007cf4:	3714      	adds	r7, #20
 8007cf6:	46bd      	mov	sp, r7
 8007cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cfc:	4770      	bx	lr
 8007cfe:	bf00      	nop
 8007d00:	2000072c 	.word	0x2000072c
 8007d04:	200007d4 	.word	0x200007d4

08007d08 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8007d08:	b480      	push	{r7}
 8007d0a:	b085      	sub	sp, #20
 8007d0c:	af00      	add	r7, sp, #0
 8007d0e:	60f8      	str	r0, [r7, #12]
 8007d10:	60b9      	str	r1, [r7, #8]
 8007d12:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	4a07      	ldr	r2, [pc, #28]	@ (8007d34 <vApplicationGetTimerTaskMemory+0x2c>)
 8007d18:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8007d1a:	68bb      	ldr	r3, [r7, #8]
 8007d1c:	4a06      	ldr	r2, [pc, #24]	@ (8007d38 <vApplicationGetTimerTaskMemory+0x30>)
 8007d1e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007d26:	601a      	str	r2, [r3, #0]
}
 8007d28:	bf00      	nop
 8007d2a:	3714      	adds	r7, #20
 8007d2c:	46bd      	mov	sp, r7
 8007d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d32:	4770      	bx	lr
 8007d34:	200009d4 	.word	0x200009d4
 8007d38:	20000a7c 	.word	0x20000a7c

08007d3c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007d3c:	b480      	push	{r7}
 8007d3e:	b083      	sub	sp, #12
 8007d40:	af00      	add	r7, sp, #0
 8007d42:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	f103 0208 	add.w	r2, r3, #8
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007d54:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	f103 0208 	add.w	r2, r3, #8
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	f103 0208 	add.w	r2, r3, #8
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	2200      	movs	r2, #0
 8007d6e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007d70:	bf00      	nop
 8007d72:	370c      	adds	r7, #12
 8007d74:	46bd      	mov	sp, r7
 8007d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d7a:	4770      	bx	lr

08007d7c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007d7c:	b480      	push	{r7}
 8007d7e:	b083      	sub	sp, #12
 8007d80:	af00      	add	r7, sp, #0
 8007d82:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	2200      	movs	r2, #0
 8007d88:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007d8a:	bf00      	nop
 8007d8c:	370c      	adds	r7, #12
 8007d8e:	46bd      	mov	sp, r7
 8007d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d94:	4770      	bx	lr

08007d96 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007d96:	b480      	push	{r7}
 8007d98:	b085      	sub	sp, #20
 8007d9a:	af00      	add	r7, sp, #0
 8007d9c:	6078      	str	r0, [r7, #4]
 8007d9e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	685b      	ldr	r3, [r3, #4]
 8007da4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007da6:	683b      	ldr	r3, [r7, #0]
 8007da8:	68fa      	ldr	r2, [r7, #12]
 8007daa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	689a      	ldr	r2, [r3, #8]
 8007db0:	683b      	ldr	r3, [r7, #0]
 8007db2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	689b      	ldr	r3, [r3, #8]
 8007db8:	683a      	ldr	r2, [r7, #0]
 8007dba:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	683a      	ldr	r2, [r7, #0]
 8007dc0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8007dc2:	683b      	ldr	r3, [r7, #0]
 8007dc4:	687a      	ldr	r2, [r7, #4]
 8007dc6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	1c5a      	adds	r2, r3, #1
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	601a      	str	r2, [r3, #0]
}
 8007dd2:	bf00      	nop
 8007dd4:	3714      	adds	r7, #20
 8007dd6:	46bd      	mov	sp, r7
 8007dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ddc:	4770      	bx	lr

08007dde <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007dde:	b480      	push	{r7}
 8007de0:	b085      	sub	sp, #20
 8007de2:	af00      	add	r7, sp, #0
 8007de4:	6078      	str	r0, [r7, #4]
 8007de6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007de8:	683b      	ldr	r3, [r7, #0]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007dee:	68bb      	ldr	r3, [r7, #8]
 8007df0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007df4:	d103      	bne.n	8007dfe <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	691b      	ldr	r3, [r3, #16]
 8007dfa:	60fb      	str	r3, [r7, #12]
 8007dfc:	e00c      	b.n	8007e18 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	3308      	adds	r3, #8
 8007e02:	60fb      	str	r3, [r7, #12]
 8007e04:	e002      	b.n	8007e0c <vListInsert+0x2e>
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	685b      	ldr	r3, [r3, #4]
 8007e0a:	60fb      	str	r3, [r7, #12]
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	685b      	ldr	r3, [r3, #4]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	68ba      	ldr	r2, [r7, #8]
 8007e14:	429a      	cmp	r2, r3
 8007e16:	d2f6      	bcs.n	8007e06 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	685a      	ldr	r2, [r3, #4]
 8007e1c:	683b      	ldr	r3, [r7, #0]
 8007e1e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007e20:	683b      	ldr	r3, [r7, #0]
 8007e22:	685b      	ldr	r3, [r3, #4]
 8007e24:	683a      	ldr	r2, [r7, #0]
 8007e26:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007e28:	683b      	ldr	r3, [r7, #0]
 8007e2a:	68fa      	ldr	r2, [r7, #12]
 8007e2c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	683a      	ldr	r2, [r7, #0]
 8007e32:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007e34:	683b      	ldr	r3, [r7, #0]
 8007e36:	687a      	ldr	r2, [r7, #4]
 8007e38:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	1c5a      	adds	r2, r3, #1
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	601a      	str	r2, [r3, #0]
}
 8007e44:	bf00      	nop
 8007e46:	3714      	adds	r7, #20
 8007e48:	46bd      	mov	sp, r7
 8007e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e4e:	4770      	bx	lr

08007e50 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007e50:	b480      	push	{r7}
 8007e52:	b085      	sub	sp, #20
 8007e54:	af00      	add	r7, sp, #0
 8007e56:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	691b      	ldr	r3, [r3, #16]
 8007e5c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	685b      	ldr	r3, [r3, #4]
 8007e62:	687a      	ldr	r2, [r7, #4]
 8007e64:	6892      	ldr	r2, [r2, #8]
 8007e66:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	689b      	ldr	r3, [r3, #8]
 8007e6c:	687a      	ldr	r2, [r7, #4]
 8007e6e:	6852      	ldr	r2, [r2, #4]
 8007e70:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	685b      	ldr	r3, [r3, #4]
 8007e76:	687a      	ldr	r2, [r7, #4]
 8007e78:	429a      	cmp	r2, r3
 8007e7a:	d103      	bne.n	8007e84 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	689a      	ldr	r2, [r3, #8]
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	2200      	movs	r2, #0
 8007e88:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	1e5a      	subs	r2, r3, #1
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	681b      	ldr	r3, [r3, #0]
}
 8007e98:	4618      	mov	r0, r3
 8007e9a:	3714      	adds	r7, #20
 8007e9c:	46bd      	mov	sp, r7
 8007e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ea2:	4770      	bx	lr

08007ea4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8007ea4:	b580      	push	{r7, lr}
 8007ea6:	b084      	sub	sp, #16
 8007ea8:	af00      	add	r7, sp, #0
 8007eaa:	6078      	str	r0, [r7, #4]
 8007eac:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d10b      	bne.n	8007ed0 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007eb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ebc:	f383 8811 	msr	BASEPRI, r3
 8007ec0:	f3bf 8f6f 	isb	sy
 8007ec4:	f3bf 8f4f 	dsb	sy
 8007ec8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8007eca:	bf00      	nop
 8007ecc:	bf00      	nop
 8007ece:	e7fd      	b.n	8007ecc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8007ed0:	f002 fb3a 	bl	800a548 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	681a      	ldr	r2, [r3, #0]
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007edc:	68f9      	ldr	r1, [r7, #12]
 8007ede:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8007ee0:	fb01 f303 	mul.w	r3, r1, r3
 8007ee4:	441a      	add	r2, r3
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	2200      	movs	r2, #0
 8007eee:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	681a      	ldr	r2, [r3, #0]
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	681a      	ldr	r2, [r3, #0]
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007f00:	3b01      	subs	r3, #1
 8007f02:	68f9      	ldr	r1, [r7, #12]
 8007f04:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8007f06:	fb01 f303 	mul.w	r3, r1, r3
 8007f0a:	441a      	add	r2, r3
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	22ff      	movs	r2, #255	@ 0xff
 8007f14:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	22ff      	movs	r2, #255	@ 0xff
 8007f1c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8007f20:	683b      	ldr	r3, [r7, #0]
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	d114      	bne.n	8007f50 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	691b      	ldr	r3, [r3, #16]
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d01a      	beq.n	8007f64 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	3310      	adds	r3, #16
 8007f32:	4618      	mov	r0, r3
 8007f34:	f001 fad8 	bl	80094e8 <xTaskRemoveFromEventList>
 8007f38:	4603      	mov	r3, r0
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d012      	beq.n	8007f64 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8007f3e:	4b0d      	ldr	r3, [pc, #52]	@ (8007f74 <xQueueGenericReset+0xd0>)
 8007f40:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007f44:	601a      	str	r2, [r3, #0]
 8007f46:	f3bf 8f4f 	dsb	sy
 8007f4a:	f3bf 8f6f 	isb	sy
 8007f4e:	e009      	b.n	8007f64 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	3310      	adds	r3, #16
 8007f54:	4618      	mov	r0, r3
 8007f56:	f7ff fef1 	bl	8007d3c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	3324      	adds	r3, #36	@ 0x24
 8007f5e:	4618      	mov	r0, r3
 8007f60:	f7ff feec 	bl	8007d3c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8007f64:	f002 fb22 	bl	800a5ac <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8007f68:	2301      	movs	r3, #1
}
 8007f6a:	4618      	mov	r0, r3
 8007f6c:	3710      	adds	r7, #16
 8007f6e:	46bd      	mov	sp, r7
 8007f70:	bd80      	pop	{r7, pc}
 8007f72:	bf00      	nop
 8007f74:	e000ed04 	.word	0xe000ed04

08007f78 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8007f78:	b580      	push	{r7, lr}
 8007f7a:	b08e      	sub	sp, #56	@ 0x38
 8007f7c:	af02      	add	r7, sp, #8
 8007f7e:	60f8      	str	r0, [r7, #12]
 8007f80:	60b9      	str	r1, [r7, #8]
 8007f82:	607a      	str	r2, [r7, #4]
 8007f84:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d10b      	bne.n	8007fa4 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8007f8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f90:	f383 8811 	msr	BASEPRI, r3
 8007f94:	f3bf 8f6f 	isb	sy
 8007f98:	f3bf 8f4f 	dsb	sy
 8007f9c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007f9e:	bf00      	nop
 8007fa0:	bf00      	nop
 8007fa2:	e7fd      	b.n	8007fa0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8007fa4:	683b      	ldr	r3, [r7, #0]
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d10b      	bne.n	8007fc2 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8007faa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fae:	f383 8811 	msr	BASEPRI, r3
 8007fb2:	f3bf 8f6f 	isb	sy
 8007fb6:	f3bf 8f4f 	dsb	sy
 8007fba:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007fbc:	bf00      	nop
 8007fbe:	bf00      	nop
 8007fc0:	e7fd      	b.n	8007fbe <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d002      	beq.n	8007fce <xQueueGenericCreateStatic+0x56>
 8007fc8:	68bb      	ldr	r3, [r7, #8]
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d001      	beq.n	8007fd2 <xQueueGenericCreateStatic+0x5a>
 8007fce:	2301      	movs	r3, #1
 8007fd0:	e000      	b.n	8007fd4 <xQueueGenericCreateStatic+0x5c>
 8007fd2:	2300      	movs	r3, #0
 8007fd4:	2b00      	cmp	r3, #0
 8007fd6:	d10b      	bne.n	8007ff0 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8007fd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fdc:	f383 8811 	msr	BASEPRI, r3
 8007fe0:	f3bf 8f6f 	isb	sy
 8007fe4:	f3bf 8f4f 	dsb	sy
 8007fe8:	623b      	str	r3, [r7, #32]
}
 8007fea:	bf00      	nop
 8007fec:	bf00      	nop
 8007fee:	e7fd      	b.n	8007fec <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d102      	bne.n	8007ffc <xQueueGenericCreateStatic+0x84>
 8007ff6:	68bb      	ldr	r3, [r7, #8]
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d101      	bne.n	8008000 <xQueueGenericCreateStatic+0x88>
 8007ffc:	2301      	movs	r3, #1
 8007ffe:	e000      	b.n	8008002 <xQueueGenericCreateStatic+0x8a>
 8008000:	2300      	movs	r3, #0
 8008002:	2b00      	cmp	r3, #0
 8008004:	d10b      	bne.n	800801e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8008006:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800800a:	f383 8811 	msr	BASEPRI, r3
 800800e:	f3bf 8f6f 	isb	sy
 8008012:	f3bf 8f4f 	dsb	sy
 8008016:	61fb      	str	r3, [r7, #28]
}
 8008018:	bf00      	nop
 800801a:	bf00      	nop
 800801c:	e7fd      	b.n	800801a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800801e:	2350      	movs	r3, #80	@ 0x50
 8008020:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8008022:	697b      	ldr	r3, [r7, #20]
 8008024:	2b50      	cmp	r3, #80	@ 0x50
 8008026:	d00b      	beq.n	8008040 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8008028:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800802c:	f383 8811 	msr	BASEPRI, r3
 8008030:	f3bf 8f6f 	isb	sy
 8008034:	f3bf 8f4f 	dsb	sy
 8008038:	61bb      	str	r3, [r7, #24]
}
 800803a:	bf00      	nop
 800803c:	bf00      	nop
 800803e:	e7fd      	b.n	800803c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8008040:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008042:	683b      	ldr	r3, [r7, #0]
 8008044:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8008046:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008048:	2b00      	cmp	r3, #0
 800804a:	d00d      	beq.n	8008068 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800804c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800804e:	2201      	movs	r2, #1
 8008050:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008054:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8008058:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800805a:	9300      	str	r3, [sp, #0]
 800805c:	4613      	mov	r3, r2
 800805e:	687a      	ldr	r2, [r7, #4]
 8008060:	68b9      	ldr	r1, [r7, #8]
 8008062:	68f8      	ldr	r0, [r7, #12]
 8008064:	f000 f840 	bl	80080e8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008068:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800806a:	4618      	mov	r0, r3
 800806c:	3730      	adds	r7, #48	@ 0x30
 800806e:	46bd      	mov	sp, r7
 8008070:	bd80      	pop	{r7, pc}

08008072 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8008072:	b580      	push	{r7, lr}
 8008074:	b08a      	sub	sp, #40	@ 0x28
 8008076:	af02      	add	r7, sp, #8
 8008078:	60f8      	str	r0, [r7, #12]
 800807a:	60b9      	str	r1, [r7, #8]
 800807c:	4613      	mov	r3, r2
 800807e:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	2b00      	cmp	r3, #0
 8008084:	d10b      	bne.n	800809e <xQueueGenericCreate+0x2c>
	__asm volatile
 8008086:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800808a:	f383 8811 	msr	BASEPRI, r3
 800808e:	f3bf 8f6f 	isb	sy
 8008092:	f3bf 8f4f 	dsb	sy
 8008096:	613b      	str	r3, [r7, #16]
}
 8008098:	bf00      	nop
 800809a:	bf00      	nop
 800809c:	e7fd      	b.n	800809a <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	68ba      	ldr	r2, [r7, #8]
 80080a2:	fb02 f303 	mul.w	r3, r2, r3
 80080a6:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80080a8:	69fb      	ldr	r3, [r7, #28]
 80080aa:	3350      	adds	r3, #80	@ 0x50
 80080ac:	4618      	mov	r0, r3
 80080ae:	f002 fb6d 	bl	800a78c <pvPortMalloc>
 80080b2:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80080b4:	69bb      	ldr	r3, [r7, #24]
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	d011      	beq.n	80080de <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80080ba:	69bb      	ldr	r3, [r7, #24]
 80080bc:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80080be:	697b      	ldr	r3, [r7, #20]
 80080c0:	3350      	adds	r3, #80	@ 0x50
 80080c2:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80080c4:	69bb      	ldr	r3, [r7, #24]
 80080c6:	2200      	movs	r2, #0
 80080c8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80080cc:	79fa      	ldrb	r2, [r7, #7]
 80080ce:	69bb      	ldr	r3, [r7, #24]
 80080d0:	9300      	str	r3, [sp, #0]
 80080d2:	4613      	mov	r3, r2
 80080d4:	697a      	ldr	r2, [r7, #20]
 80080d6:	68b9      	ldr	r1, [r7, #8]
 80080d8:	68f8      	ldr	r0, [r7, #12]
 80080da:	f000 f805 	bl	80080e8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80080de:	69bb      	ldr	r3, [r7, #24]
	}
 80080e0:	4618      	mov	r0, r3
 80080e2:	3720      	adds	r7, #32
 80080e4:	46bd      	mov	sp, r7
 80080e6:	bd80      	pop	{r7, pc}

080080e8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80080e8:	b580      	push	{r7, lr}
 80080ea:	b084      	sub	sp, #16
 80080ec:	af00      	add	r7, sp, #0
 80080ee:	60f8      	str	r0, [r7, #12]
 80080f0:	60b9      	str	r1, [r7, #8]
 80080f2:	607a      	str	r2, [r7, #4]
 80080f4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80080f6:	68bb      	ldr	r3, [r7, #8]
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	d103      	bne.n	8008104 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80080fc:	69bb      	ldr	r3, [r7, #24]
 80080fe:	69ba      	ldr	r2, [r7, #24]
 8008100:	601a      	str	r2, [r3, #0]
 8008102:	e002      	b.n	800810a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008104:	69bb      	ldr	r3, [r7, #24]
 8008106:	687a      	ldr	r2, [r7, #4]
 8008108:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800810a:	69bb      	ldr	r3, [r7, #24]
 800810c:	68fa      	ldr	r2, [r7, #12]
 800810e:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8008110:	69bb      	ldr	r3, [r7, #24]
 8008112:	68ba      	ldr	r2, [r7, #8]
 8008114:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008116:	2101      	movs	r1, #1
 8008118:	69b8      	ldr	r0, [r7, #24]
 800811a:	f7ff fec3 	bl	8007ea4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800811e:	69bb      	ldr	r3, [r7, #24]
 8008120:	78fa      	ldrb	r2, [r7, #3]
 8008122:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8008126:	bf00      	nop
 8008128:	3710      	adds	r7, #16
 800812a:	46bd      	mov	sp, r7
 800812c:	bd80      	pop	{r7, pc}

0800812e <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800812e:	b580      	push	{r7, lr}
 8008130:	b082      	sub	sp, #8
 8008132:	af00      	add	r7, sp, #0
 8008134:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	2b00      	cmp	r3, #0
 800813a:	d00e      	beq.n	800815a <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	2200      	movs	r2, #0
 8008140:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	2200      	movs	r2, #0
 8008146:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	2200      	movs	r2, #0
 800814c:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800814e:	2300      	movs	r3, #0
 8008150:	2200      	movs	r2, #0
 8008152:	2100      	movs	r1, #0
 8008154:	6878      	ldr	r0, [r7, #4]
 8008156:	f000 f81d 	bl	8008194 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800815a:	bf00      	nop
 800815c:	3708      	adds	r7, #8
 800815e:	46bd      	mov	sp, r7
 8008160:	bd80      	pop	{r7, pc}

08008162 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8008162:	b580      	push	{r7, lr}
 8008164:	b086      	sub	sp, #24
 8008166:	af00      	add	r7, sp, #0
 8008168:	4603      	mov	r3, r0
 800816a:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800816c:	2301      	movs	r3, #1
 800816e:	617b      	str	r3, [r7, #20]
 8008170:	2300      	movs	r3, #0
 8008172:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8008174:	79fb      	ldrb	r3, [r7, #7]
 8008176:	461a      	mov	r2, r3
 8008178:	6939      	ldr	r1, [r7, #16]
 800817a:	6978      	ldr	r0, [r7, #20]
 800817c:	f7ff ff79 	bl	8008072 <xQueueGenericCreate>
 8008180:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8008182:	68f8      	ldr	r0, [r7, #12]
 8008184:	f7ff ffd3 	bl	800812e <prvInitialiseMutex>

		return xNewQueue;
 8008188:	68fb      	ldr	r3, [r7, #12]
	}
 800818a:	4618      	mov	r0, r3
 800818c:	3718      	adds	r7, #24
 800818e:	46bd      	mov	sp, r7
 8008190:	bd80      	pop	{r7, pc}
	...

08008194 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8008194:	b580      	push	{r7, lr}
 8008196:	b08e      	sub	sp, #56	@ 0x38
 8008198:	af00      	add	r7, sp, #0
 800819a:	60f8      	str	r0, [r7, #12]
 800819c:	60b9      	str	r1, [r7, #8]
 800819e:	607a      	str	r2, [r7, #4]
 80081a0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80081a2:	2300      	movs	r3, #0
 80081a4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80081aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081ac:	2b00      	cmp	r3, #0
 80081ae:	d10b      	bne.n	80081c8 <xQueueGenericSend+0x34>
	__asm volatile
 80081b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081b4:	f383 8811 	msr	BASEPRI, r3
 80081b8:	f3bf 8f6f 	isb	sy
 80081bc:	f3bf 8f4f 	dsb	sy
 80081c0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80081c2:	bf00      	nop
 80081c4:	bf00      	nop
 80081c6:	e7fd      	b.n	80081c4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80081c8:	68bb      	ldr	r3, [r7, #8]
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d103      	bne.n	80081d6 <xQueueGenericSend+0x42>
 80081ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	d101      	bne.n	80081da <xQueueGenericSend+0x46>
 80081d6:	2301      	movs	r3, #1
 80081d8:	e000      	b.n	80081dc <xQueueGenericSend+0x48>
 80081da:	2300      	movs	r3, #0
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d10b      	bne.n	80081f8 <xQueueGenericSend+0x64>
	__asm volatile
 80081e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081e4:	f383 8811 	msr	BASEPRI, r3
 80081e8:	f3bf 8f6f 	isb	sy
 80081ec:	f3bf 8f4f 	dsb	sy
 80081f0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80081f2:	bf00      	nop
 80081f4:	bf00      	nop
 80081f6:	e7fd      	b.n	80081f4 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80081f8:	683b      	ldr	r3, [r7, #0]
 80081fa:	2b02      	cmp	r3, #2
 80081fc:	d103      	bne.n	8008206 <xQueueGenericSend+0x72>
 80081fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008200:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008202:	2b01      	cmp	r3, #1
 8008204:	d101      	bne.n	800820a <xQueueGenericSend+0x76>
 8008206:	2301      	movs	r3, #1
 8008208:	e000      	b.n	800820c <xQueueGenericSend+0x78>
 800820a:	2300      	movs	r3, #0
 800820c:	2b00      	cmp	r3, #0
 800820e:	d10b      	bne.n	8008228 <xQueueGenericSend+0x94>
	__asm volatile
 8008210:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008214:	f383 8811 	msr	BASEPRI, r3
 8008218:	f3bf 8f6f 	isb	sy
 800821c:	f3bf 8f4f 	dsb	sy
 8008220:	623b      	str	r3, [r7, #32]
}
 8008222:	bf00      	nop
 8008224:	bf00      	nop
 8008226:	e7fd      	b.n	8008224 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008228:	f001 fb24 	bl	8009874 <xTaskGetSchedulerState>
 800822c:	4603      	mov	r3, r0
 800822e:	2b00      	cmp	r3, #0
 8008230:	d102      	bne.n	8008238 <xQueueGenericSend+0xa4>
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	2b00      	cmp	r3, #0
 8008236:	d101      	bne.n	800823c <xQueueGenericSend+0xa8>
 8008238:	2301      	movs	r3, #1
 800823a:	e000      	b.n	800823e <xQueueGenericSend+0xaa>
 800823c:	2300      	movs	r3, #0
 800823e:	2b00      	cmp	r3, #0
 8008240:	d10b      	bne.n	800825a <xQueueGenericSend+0xc6>
	__asm volatile
 8008242:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008246:	f383 8811 	msr	BASEPRI, r3
 800824a:	f3bf 8f6f 	isb	sy
 800824e:	f3bf 8f4f 	dsb	sy
 8008252:	61fb      	str	r3, [r7, #28]
}
 8008254:	bf00      	nop
 8008256:	bf00      	nop
 8008258:	e7fd      	b.n	8008256 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800825a:	f002 f975 	bl	800a548 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800825e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008260:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008262:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008264:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008266:	429a      	cmp	r2, r3
 8008268:	d302      	bcc.n	8008270 <xQueueGenericSend+0xdc>
 800826a:	683b      	ldr	r3, [r7, #0]
 800826c:	2b02      	cmp	r3, #2
 800826e:	d129      	bne.n	80082c4 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008270:	683a      	ldr	r2, [r7, #0]
 8008272:	68b9      	ldr	r1, [r7, #8]
 8008274:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008276:	f000 fb37 	bl	80088e8 <prvCopyDataToQueue>
 800827a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800827c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800827e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008280:	2b00      	cmp	r3, #0
 8008282:	d010      	beq.n	80082a6 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008284:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008286:	3324      	adds	r3, #36	@ 0x24
 8008288:	4618      	mov	r0, r3
 800828a:	f001 f92d 	bl	80094e8 <xTaskRemoveFromEventList>
 800828e:	4603      	mov	r3, r0
 8008290:	2b00      	cmp	r3, #0
 8008292:	d013      	beq.n	80082bc <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8008294:	4b3f      	ldr	r3, [pc, #252]	@ (8008394 <xQueueGenericSend+0x200>)
 8008296:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800829a:	601a      	str	r2, [r3, #0]
 800829c:	f3bf 8f4f 	dsb	sy
 80082a0:	f3bf 8f6f 	isb	sy
 80082a4:	e00a      	b.n	80082bc <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80082a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d007      	beq.n	80082bc <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80082ac:	4b39      	ldr	r3, [pc, #228]	@ (8008394 <xQueueGenericSend+0x200>)
 80082ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80082b2:	601a      	str	r2, [r3, #0]
 80082b4:	f3bf 8f4f 	dsb	sy
 80082b8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80082bc:	f002 f976 	bl	800a5ac <vPortExitCritical>
				return pdPASS;
 80082c0:	2301      	movs	r3, #1
 80082c2:	e063      	b.n	800838c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d103      	bne.n	80082d2 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80082ca:	f002 f96f 	bl	800a5ac <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80082ce:	2300      	movs	r3, #0
 80082d0:	e05c      	b.n	800838c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80082d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80082d4:	2b00      	cmp	r3, #0
 80082d6:	d106      	bne.n	80082e6 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80082d8:	f107 0314 	add.w	r3, r7, #20
 80082dc:	4618      	mov	r0, r3
 80082de:	f001 f967 	bl	80095b0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80082e2:	2301      	movs	r3, #1
 80082e4:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80082e6:	f002 f961 	bl	800a5ac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80082ea:	f000 fecf 	bl	800908c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80082ee:	f002 f92b 	bl	800a548 <vPortEnterCritical>
 80082f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082f4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80082f8:	b25b      	sxtb	r3, r3
 80082fa:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80082fe:	d103      	bne.n	8008308 <xQueueGenericSend+0x174>
 8008300:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008302:	2200      	movs	r2, #0
 8008304:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008308:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800830a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800830e:	b25b      	sxtb	r3, r3
 8008310:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008314:	d103      	bne.n	800831e <xQueueGenericSend+0x18a>
 8008316:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008318:	2200      	movs	r2, #0
 800831a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800831e:	f002 f945 	bl	800a5ac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008322:	1d3a      	adds	r2, r7, #4
 8008324:	f107 0314 	add.w	r3, r7, #20
 8008328:	4611      	mov	r1, r2
 800832a:	4618      	mov	r0, r3
 800832c:	f001 f956 	bl	80095dc <xTaskCheckForTimeOut>
 8008330:	4603      	mov	r3, r0
 8008332:	2b00      	cmp	r3, #0
 8008334:	d124      	bne.n	8008380 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8008336:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008338:	f000 fbce 	bl	8008ad8 <prvIsQueueFull>
 800833c:	4603      	mov	r3, r0
 800833e:	2b00      	cmp	r3, #0
 8008340:	d018      	beq.n	8008374 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8008342:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008344:	3310      	adds	r3, #16
 8008346:	687a      	ldr	r2, [r7, #4]
 8008348:	4611      	mov	r1, r2
 800834a:	4618      	mov	r0, r3
 800834c:	f001 f87a 	bl	8009444 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8008350:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008352:	f000 fb59 	bl	8008a08 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8008356:	f000 fea7 	bl	80090a8 <xTaskResumeAll>
 800835a:	4603      	mov	r3, r0
 800835c:	2b00      	cmp	r3, #0
 800835e:	f47f af7c 	bne.w	800825a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8008362:	4b0c      	ldr	r3, [pc, #48]	@ (8008394 <xQueueGenericSend+0x200>)
 8008364:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008368:	601a      	str	r2, [r3, #0]
 800836a:	f3bf 8f4f 	dsb	sy
 800836e:	f3bf 8f6f 	isb	sy
 8008372:	e772      	b.n	800825a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8008374:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008376:	f000 fb47 	bl	8008a08 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800837a:	f000 fe95 	bl	80090a8 <xTaskResumeAll>
 800837e:	e76c      	b.n	800825a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8008380:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008382:	f000 fb41 	bl	8008a08 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008386:	f000 fe8f 	bl	80090a8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800838a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800838c:	4618      	mov	r0, r3
 800838e:	3738      	adds	r7, #56	@ 0x38
 8008390:	46bd      	mov	sp, r7
 8008392:	bd80      	pop	{r7, pc}
 8008394:	e000ed04 	.word	0xe000ed04

08008398 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8008398:	b580      	push	{r7, lr}
 800839a:	b090      	sub	sp, #64	@ 0x40
 800839c:	af00      	add	r7, sp, #0
 800839e:	60f8      	str	r0, [r7, #12]
 80083a0:	60b9      	str	r1, [r7, #8]
 80083a2:	607a      	str	r2, [r7, #4]
 80083a4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80083a6:	68fb      	ldr	r3, [r7, #12]
 80083a8:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80083aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d10b      	bne.n	80083c8 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80083b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083b4:	f383 8811 	msr	BASEPRI, r3
 80083b8:	f3bf 8f6f 	isb	sy
 80083bc:	f3bf 8f4f 	dsb	sy
 80083c0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80083c2:	bf00      	nop
 80083c4:	bf00      	nop
 80083c6:	e7fd      	b.n	80083c4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80083c8:	68bb      	ldr	r3, [r7, #8]
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d103      	bne.n	80083d6 <xQueueGenericSendFromISR+0x3e>
 80083ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d101      	bne.n	80083da <xQueueGenericSendFromISR+0x42>
 80083d6:	2301      	movs	r3, #1
 80083d8:	e000      	b.n	80083dc <xQueueGenericSendFromISR+0x44>
 80083da:	2300      	movs	r3, #0
 80083dc:	2b00      	cmp	r3, #0
 80083de:	d10b      	bne.n	80083f8 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80083e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083e4:	f383 8811 	msr	BASEPRI, r3
 80083e8:	f3bf 8f6f 	isb	sy
 80083ec:	f3bf 8f4f 	dsb	sy
 80083f0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80083f2:	bf00      	nop
 80083f4:	bf00      	nop
 80083f6:	e7fd      	b.n	80083f4 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80083f8:	683b      	ldr	r3, [r7, #0]
 80083fa:	2b02      	cmp	r3, #2
 80083fc:	d103      	bne.n	8008406 <xQueueGenericSendFromISR+0x6e>
 80083fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008400:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008402:	2b01      	cmp	r3, #1
 8008404:	d101      	bne.n	800840a <xQueueGenericSendFromISR+0x72>
 8008406:	2301      	movs	r3, #1
 8008408:	e000      	b.n	800840c <xQueueGenericSendFromISR+0x74>
 800840a:	2300      	movs	r3, #0
 800840c:	2b00      	cmp	r3, #0
 800840e:	d10b      	bne.n	8008428 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8008410:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008414:	f383 8811 	msr	BASEPRI, r3
 8008418:	f3bf 8f6f 	isb	sy
 800841c:	f3bf 8f4f 	dsb	sy
 8008420:	623b      	str	r3, [r7, #32]
}
 8008422:	bf00      	nop
 8008424:	bf00      	nop
 8008426:	e7fd      	b.n	8008424 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008428:	f002 f96e 	bl	800a708 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800842c:	f3ef 8211 	mrs	r2, BASEPRI
 8008430:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008434:	f383 8811 	msr	BASEPRI, r3
 8008438:	f3bf 8f6f 	isb	sy
 800843c:	f3bf 8f4f 	dsb	sy
 8008440:	61fa      	str	r2, [r7, #28]
 8008442:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8008444:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008446:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008448:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800844a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800844c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800844e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008450:	429a      	cmp	r2, r3
 8008452:	d302      	bcc.n	800845a <xQueueGenericSendFromISR+0xc2>
 8008454:	683b      	ldr	r3, [r7, #0]
 8008456:	2b02      	cmp	r3, #2
 8008458:	d12f      	bne.n	80084ba <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800845a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800845c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008460:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008464:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008466:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008468:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800846a:	683a      	ldr	r2, [r7, #0]
 800846c:	68b9      	ldr	r1, [r7, #8]
 800846e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8008470:	f000 fa3a 	bl	80088e8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008474:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8008478:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800847c:	d112      	bne.n	80084a4 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800847e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008480:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008482:	2b00      	cmp	r3, #0
 8008484:	d016      	beq.n	80084b4 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008486:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008488:	3324      	adds	r3, #36	@ 0x24
 800848a:	4618      	mov	r0, r3
 800848c:	f001 f82c 	bl	80094e8 <xTaskRemoveFromEventList>
 8008490:	4603      	mov	r3, r0
 8008492:	2b00      	cmp	r3, #0
 8008494:	d00e      	beq.n	80084b4 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	2b00      	cmp	r3, #0
 800849a:	d00b      	beq.n	80084b4 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	2201      	movs	r2, #1
 80084a0:	601a      	str	r2, [r3, #0]
 80084a2:	e007      	b.n	80084b4 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80084a4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80084a8:	3301      	adds	r3, #1
 80084aa:	b2db      	uxtb	r3, r3
 80084ac:	b25a      	sxtb	r2, r3
 80084ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80084b0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80084b4:	2301      	movs	r3, #1
 80084b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80084b8:	e001      	b.n	80084be <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80084ba:	2300      	movs	r3, #0
 80084bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80084be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80084c0:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80084c2:	697b      	ldr	r3, [r7, #20]
 80084c4:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80084c8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80084ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80084cc:	4618      	mov	r0, r3
 80084ce:	3740      	adds	r7, #64	@ 0x40
 80084d0:	46bd      	mov	sp, r7
 80084d2:	bd80      	pop	{r7, pc}

080084d4 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80084d4:	b580      	push	{r7, lr}
 80084d6:	b08c      	sub	sp, #48	@ 0x30
 80084d8:	af00      	add	r7, sp, #0
 80084da:	60f8      	str	r0, [r7, #12]
 80084dc:	60b9      	str	r1, [r7, #8]
 80084de:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80084e0:	2300      	movs	r3, #0
 80084e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80084e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d10b      	bne.n	8008506 <xQueueReceive+0x32>
	__asm volatile
 80084ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084f2:	f383 8811 	msr	BASEPRI, r3
 80084f6:	f3bf 8f6f 	isb	sy
 80084fa:	f3bf 8f4f 	dsb	sy
 80084fe:	623b      	str	r3, [r7, #32]
}
 8008500:	bf00      	nop
 8008502:	bf00      	nop
 8008504:	e7fd      	b.n	8008502 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008506:	68bb      	ldr	r3, [r7, #8]
 8008508:	2b00      	cmp	r3, #0
 800850a:	d103      	bne.n	8008514 <xQueueReceive+0x40>
 800850c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800850e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008510:	2b00      	cmp	r3, #0
 8008512:	d101      	bne.n	8008518 <xQueueReceive+0x44>
 8008514:	2301      	movs	r3, #1
 8008516:	e000      	b.n	800851a <xQueueReceive+0x46>
 8008518:	2300      	movs	r3, #0
 800851a:	2b00      	cmp	r3, #0
 800851c:	d10b      	bne.n	8008536 <xQueueReceive+0x62>
	__asm volatile
 800851e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008522:	f383 8811 	msr	BASEPRI, r3
 8008526:	f3bf 8f6f 	isb	sy
 800852a:	f3bf 8f4f 	dsb	sy
 800852e:	61fb      	str	r3, [r7, #28]
}
 8008530:	bf00      	nop
 8008532:	bf00      	nop
 8008534:	e7fd      	b.n	8008532 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008536:	f001 f99d 	bl	8009874 <xTaskGetSchedulerState>
 800853a:	4603      	mov	r3, r0
 800853c:	2b00      	cmp	r3, #0
 800853e:	d102      	bne.n	8008546 <xQueueReceive+0x72>
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	2b00      	cmp	r3, #0
 8008544:	d101      	bne.n	800854a <xQueueReceive+0x76>
 8008546:	2301      	movs	r3, #1
 8008548:	e000      	b.n	800854c <xQueueReceive+0x78>
 800854a:	2300      	movs	r3, #0
 800854c:	2b00      	cmp	r3, #0
 800854e:	d10b      	bne.n	8008568 <xQueueReceive+0x94>
	__asm volatile
 8008550:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008554:	f383 8811 	msr	BASEPRI, r3
 8008558:	f3bf 8f6f 	isb	sy
 800855c:	f3bf 8f4f 	dsb	sy
 8008560:	61bb      	str	r3, [r7, #24]
}
 8008562:	bf00      	nop
 8008564:	bf00      	nop
 8008566:	e7fd      	b.n	8008564 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008568:	f001 ffee 	bl	800a548 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800856c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800856e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008570:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008572:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008574:	2b00      	cmp	r3, #0
 8008576:	d01f      	beq.n	80085b8 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008578:	68b9      	ldr	r1, [r7, #8]
 800857a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800857c:	f000 fa1e 	bl	80089bc <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008580:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008582:	1e5a      	subs	r2, r3, #1
 8008584:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008586:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008588:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800858a:	691b      	ldr	r3, [r3, #16]
 800858c:	2b00      	cmp	r3, #0
 800858e:	d00f      	beq.n	80085b0 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008590:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008592:	3310      	adds	r3, #16
 8008594:	4618      	mov	r0, r3
 8008596:	f000 ffa7 	bl	80094e8 <xTaskRemoveFromEventList>
 800859a:	4603      	mov	r3, r0
 800859c:	2b00      	cmp	r3, #0
 800859e:	d007      	beq.n	80085b0 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80085a0:	4b3c      	ldr	r3, [pc, #240]	@ (8008694 <xQueueReceive+0x1c0>)
 80085a2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80085a6:	601a      	str	r2, [r3, #0]
 80085a8:	f3bf 8f4f 	dsb	sy
 80085ac:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80085b0:	f001 fffc 	bl	800a5ac <vPortExitCritical>
				return pdPASS;
 80085b4:	2301      	movs	r3, #1
 80085b6:	e069      	b.n	800868c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d103      	bne.n	80085c6 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80085be:	f001 fff5 	bl	800a5ac <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80085c2:	2300      	movs	r3, #0
 80085c4:	e062      	b.n	800868c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80085c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	d106      	bne.n	80085da <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80085cc:	f107 0310 	add.w	r3, r7, #16
 80085d0:	4618      	mov	r0, r3
 80085d2:	f000 ffed 	bl	80095b0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80085d6:	2301      	movs	r3, #1
 80085d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80085da:	f001 ffe7 	bl	800a5ac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80085de:	f000 fd55 	bl	800908c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80085e2:	f001 ffb1 	bl	800a548 <vPortEnterCritical>
 80085e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085e8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80085ec:	b25b      	sxtb	r3, r3
 80085ee:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80085f2:	d103      	bne.n	80085fc <xQueueReceive+0x128>
 80085f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085f6:	2200      	movs	r2, #0
 80085f8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80085fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085fe:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008602:	b25b      	sxtb	r3, r3
 8008604:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008608:	d103      	bne.n	8008612 <xQueueReceive+0x13e>
 800860a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800860c:	2200      	movs	r2, #0
 800860e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008612:	f001 ffcb 	bl	800a5ac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008616:	1d3a      	adds	r2, r7, #4
 8008618:	f107 0310 	add.w	r3, r7, #16
 800861c:	4611      	mov	r1, r2
 800861e:	4618      	mov	r0, r3
 8008620:	f000 ffdc 	bl	80095dc <xTaskCheckForTimeOut>
 8008624:	4603      	mov	r3, r0
 8008626:	2b00      	cmp	r3, #0
 8008628:	d123      	bne.n	8008672 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800862a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800862c:	f000 fa3e 	bl	8008aac <prvIsQueueEmpty>
 8008630:	4603      	mov	r3, r0
 8008632:	2b00      	cmp	r3, #0
 8008634:	d017      	beq.n	8008666 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008636:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008638:	3324      	adds	r3, #36	@ 0x24
 800863a:	687a      	ldr	r2, [r7, #4]
 800863c:	4611      	mov	r1, r2
 800863e:	4618      	mov	r0, r3
 8008640:	f000 ff00 	bl	8009444 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008644:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008646:	f000 f9df 	bl	8008a08 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800864a:	f000 fd2d 	bl	80090a8 <xTaskResumeAll>
 800864e:	4603      	mov	r3, r0
 8008650:	2b00      	cmp	r3, #0
 8008652:	d189      	bne.n	8008568 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8008654:	4b0f      	ldr	r3, [pc, #60]	@ (8008694 <xQueueReceive+0x1c0>)
 8008656:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800865a:	601a      	str	r2, [r3, #0]
 800865c:	f3bf 8f4f 	dsb	sy
 8008660:	f3bf 8f6f 	isb	sy
 8008664:	e780      	b.n	8008568 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8008666:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008668:	f000 f9ce 	bl	8008a08 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800866c:	f000 fd1c 	bl	80090a8 <xTaskResumeAll>
 8008670:	e77a      	b.n	8008568 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8008672:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008674:	f000 f9c8 	bl	8008a08 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008678:	f000 fd16 	bl	80090a8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800867c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800867e:	f000 fa15 	bl	8008aac <prvIsQueueEmpty>
 8008682:	4603      	mov	r3, r0
 8008684:	2b00      	cmp	r3, #0
 8008686:	f43f af6f 	beq.w	8008568 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800868a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800868c:	4618      	mov	r0, r3
 800868e:	3730      	adds	r7, #48	@ 0x30
 8008690:	46bd      	mov	sp, r7
 8008692:	bd80      	pop	{r7, pc}
 8008694:	e000ed04 	.word	0xe000ed04

08008698 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8008698:	b580      	push	{r7, lr}
 800869a:	b08e      	sub	sp, #56	@ 0x38
 800869c:	af00      	add	r7, sp, #0
 800869e:	6078      	str	r0, [r7, #4]
 80086a0:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80086a2:	2300      	movs	r3, #0
 80086a4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80086aa:	2300      	movs	r3, #0
 80086ac:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80086ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	d10b      	bne.n	80086cc <xQueueSemaphoreTake+0x34>
	__asm volatile
 80086b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086b8:	f383 8811 	msr	BASEPRI, r3
 80086bc:	f3bf 8f6f 	isb	sy
 80086c0:	f3bf 8f4f 	dsb	sy
 80086c4:	623b      	str	r3, [r7, #32]
}
 80086c6:	bf00      	nop
 80086c8:	bf00      	nop
 80086ca:	e7fd      	b.n	80086c8 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80086cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80086ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	d00b      	beq.n	80086ec <xQueueSemaphoreTake+0x54>
	__asm volatile
 80086d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086d8:	f383 8811 	msr	BASEPRI, r3
 80086dc:	f3bf 8f6f 	isb	sy
 80086e0:	f3bf 8f4f 	dsb	sy
 80086e4:	61fb      	str	r3, [r7, #28]
}
 80086e6:	bf00      	nop
 80086e8:	bf00      	nop
 80086ea:	e7fd      	b.n	80086e8 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80086ec:	f001 f8c2 	bl	8009874 <xTaskGetSchedulerState>
 80086f0:	4603      	mov	r3, r0
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	d102      	bne.n	80086fc <xQueueSemaphoreTake+0x64>
 80086f6:	683b      	ldr	r3, [r7, #0]
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	d101      	bne.n	8008700 <xQueueSemaphoreTake+0x68>
 80086fc:	2301      	movs	r3, #1
 80086fe:	e000      	b.n	8008702 <xQueueSemaphoreTake+0x6a>
 8008700:	2300      	movs	r3, #0
 8008702:	2b00      	cmp	r3, #0
 8008704:	d10b      	bne.n	800871e <xQueueSemaphoreTake+0x86>
	__asm volatile
 8008706:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800870a:	f383 8811 	msr	BASEPRI, r3
 800870e:	f3bf 8f6f 	isb	sy
 8008712:	f3bf 8f4f 	dsb	sy
 8008716:	61bb      	str	r3, [r7, #24]
}
 8008718:	bf00      	nop
 800871a:	bf00      	nop
 800871c:	e7fd      	b.n	800871a <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800871e:	f001 ff13 	bl	800a548 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8008722:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008724:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008726:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8008728:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800872a:	2b00      	cmp	r3, #0
 800872c:	d024      	beq.n	8008778 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800872e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008730:	1e5a      	subs	r2, r3, #1
 8008732:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008734:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008736:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	2b00      	cmp	r3, #0
 800873c:	d104      	bne.n	8008748 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800873e:	f001 fa13 	bl	8009b68 <pvTaskIncrementMutexHeldCount>
 8008742:	4602      	mov	r2, r0
 8008744:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008746:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008748:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800874a:	691b      	ldr	r3, [r3, #16]
 800874c:	2b00      	cmp	r3, #0
 800874e:	d00f      	beq.n	8008770 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008750:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008752:	3310      	adds	r3, #16
 8008754:	4618      	mov	r0, r3
 8008756:	f000 fec7 	bl	80094e8 <xTaskRemoveFromEventList>
 800875a:	4603      	mov	r3, r0
 800875c:	2b00      	cmp	r3, #0
 800875e:	d007      	beq.n	8008770 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008760:	4b54      	ldr	r3, [pc, #336]	@ (80088b4 <xQueueSemaphoreTake+0x21c>)
 8008762:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008766:	601a      	str	r2, [r3, #0]
 8008768:	f3bf 8f4f 	dsb	sy
 800876c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008770:	f001 ff1c 	bl	800a5ac <vPortExitCritical>
				return pdPASS;
 8008774:	2301      	movs	r3, #1
 8008776:	e098      	b.n	80088aa <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008778:	683b      	ldr	r3, [r7, #0]
 800877a:	2b00      	cmp	r3, #0
 800877c:	d112      	bne.n	80087a4 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800877e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008780:	2b00      	cmp	r3, #0
 8008782:	d00b      	beq.n	800879c <xQueueSemaphoreTake+0x104>
	__asm volatile
 8008784:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008788:	f383 8811 	msr	BASEPRI, r3
 800878c:	f3bf 8f6f 	isb	sy
 8008790:	f3bf 8f4f 	dsb	sy
 8008794:	617b      	str	r3, [r7, #20]
}
 8008796:	bf00      	nop
 8008798:	bf00      	nop
 800879a:	e7fd      	b.n	8008798 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800879c:	f001 ff06 	bl	800a5ac <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80087a0:	2300      	movs	r3, #0
 80087a2:	e082      	b.n	80088aa <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 80087a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d106      	bne.n	80087b8 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80087aa:	f107 030c 	add.w	r3, r7, #12
 80087ae:	4618      	mov	r0, r3
 80087b0:	f000 fefe 	bl	80095b0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80087b4:	2301      	movs	r3, #1
 80087b6:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80087b8:	f001 fef8 	bl	800a5ac <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80087bc:	f000 fc66 	bl	800908c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80087c0:	f001 fec2 	bl	800a548 <vPortEnterCritical>
 80087c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087c6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80087ca:	b25b      	sxtb	r3, r3
 80087cc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80087d0:	d103      	bne.n	80087da <xQueueSemaphoreTake+0x142>
 80087d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087d4:	2200      	movs	r2, #0
 80087d6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80087da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087dc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80087e0:	b25b      	sxtb	r3, r3
 80087e2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80087e6:	d103      	bne.n	80087f0 <xQueueSemaphoreTake+0x158>
 80087e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087ea:	2200      	movs	r2, #0
 80087ec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80087f0:	f001 fedc 	bl	800a5ac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80087f4:	463a      	mov	r2, r7
 80087f6:	f107 030c 	add.w	r3, r7, #12
 80087fa:	4611      	mov	r1, r2
 80087fc:	4618      	mov	r0, r3
 80087fe:	f000 feed 	bl	80095dc <xTaskCheckForTimeOut>
 8008802:	4603      	mov	r3, r0
 8008804:	2b00      	cmp	r3, #0
 8008806:	d132      	bne.n	800886e <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008808:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800880a:	f000 f94f 	bl	8008aac <prvIsQueueEmpty>
 800880e:	4603      	mov	r3, r0
 8008810:	2b00      	cmp	r3, #0
 8008812:	d026      	beq.n	8008862 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008814:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	2b00      	cmp	r3, #0
 800881a:	d109      	bne.n	8008830 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 800881c:	f001 fe94 	bl	800a548 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008820:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008822:	689b      	ldr	r3, [r3, #8]
 8008824:	4618      	mov	r0, r3
 8008826:	f001 f843 	bl	80098b0 <xTaskPriorityInherit>
 800882a:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800882c:	f001 febe 	bl	800a5ac <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008830:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008832:	3324      	adds	r3, #36	@ 0x24
 8008834:	683a      	ldr	r2, [r7, #0]
 8008836:	4611      	mov	r1, r2
 8008838:	4618      	mov	r0, r3
 800883a:	f000 fe03 	bl	8009444 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800883e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008840:	f000 f8e2 	bl	8008a08 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008844:	f000 fc30 	bl	80090a8 <xTaskResumeAll>
 8008848:	4603      	mov	r3, r0
 800884a:	2b00      	cmp	r3, #0
 800884c:	f47f af67 	bne.w	800871e <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8008850:	4b18      	ldr	r3, [pc, #96]	@ (80088b4 <xQueueSemaphoreTake+0x21c>)
 8008852:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008856:	601a      	str	r2, [r3, #0]
 8008858:	f3bf 8f4f 	dsb	sy
 800885c:	f3bf 8f6f 	isb	sy
 8008860:	e75d      	b.n	800871e <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8008862:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008864:	f000 f8d0 	bl	8008a08 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008868:	f000 fc1e 	bl	80090a8 <xTaskResumeAll>
 800886c:	e757      	b.n	800871e <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800886e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008870:	f000 f8ca 	bl	8008a08 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008874:	f000 fc18 	bl	80090a8 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008878:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800887a:	f000 f917 	bl	8008aac <prvIsQueueEmpty>
 800887e:	4603      	mov	r3, r0
 8008880:	2b00      	cmp	r3, #0
 8008882:	f43f af4c 	beq.w	800871e <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8008886:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008888:	2b00      	cmp	r3, #0
 800888a:	d00d      	beq.n	80088a8 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 800888c:	f001 fe5c 	bl	800a548 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8008890:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008892:	f000 f811 	bl	80088b8 <prvGetDisinheritPriorityAfterTimeout>
 8008896:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8008898:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800889a:	689b      	ldr	r3, [r3, #8]
 800889c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800889e:	4618      	mov	r0, r3
 80088a0:	f001 f8de 	bl	8009a60 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80088a4:	f001 fe82 	bl	800a5ac <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80088a8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80088aa:	4618      	mov	r0, r3
 80088ac:	3738      	adds	r7, #56	@ 0x38
 80088ae:	46bd      	mov	sp, r7
 80088b0:	bd80      	pop	{r7, pc}
 80088b2:	bf00      	nop
 80088b4:	e000ed04 	.word	0xe000ed04

080088b8 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80088b8:	b480      	push	{r7}
 80088ba:	b085      	sub	sp, #20
 80088bc:	af00      	add	r7, sp, #0
 80088be:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	d006      	beq.n	80088d6 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 80088d2:	60fb      	str	r3, [r7, #12]
 80088d4:	e001      	b.n	80088da <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80088d6:	2300      	movs	r3, #0
 80088d8:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80088da:	68fb      	ldr	r3, [r7, #12]
	}
 80088dc:	4618      	mov	r0, r3
 80088de:	3714      	adds	r7, #20
 80088e0:	46bd      	mov	sp, r7
 80088e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088e6:	4770      	bx	lr

080088e8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80088e8:	b580      	push	{r7, lr}
 80088ea:	b086      	sub	sp, #24
 80088ec:	af00      	add	r7, sp, #0
 80088ee:	60f8      	str	r0, [r7, #12]
 80088f0:	60b9      	str	r1, [r7, #8]
 80088f2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80088f4:	2300      	movs	r3, #0
 80088f6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80088f8:	68fb      	ldr	r3, [r7, #12]
 80088fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80088fc:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008902:	2b00      	cmp	r3, #0
 8008904:	d10d      	bne.n	8008922 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	2b00      	cmp	r3, #0
 800890c:	d14d      	bne.n	80089aa <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	689b      	ldr	r3, [r3, #8]
 8008912:	4618      	mov	r0, r3
 8008914:	f001 f834 	bl	8009980 <xTaskPriorityDisinherit>
 8008918:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800891a:	68fb      	ldr	r3, [r7, #12]
 800891c:	2200      	movs	r2, #0
 800891e:	609a      	str	r2, [r3, #8]
 8008920:	e043      	b.n	80089aa <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	2b00      	cmp	r3, #0
 8008926:	d119      	bne.n	800895c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	6858      	ldr	r0, [r3, #4]
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008930:	461a      	mov	r2, r3
 8008932:	68b9      	ldr	r1, [r7, #8]
 8008934:	f002 f9a4 	bl	800ac80 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	685a      	ldr	r2, [r3, #4]
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008940:	441a      	add	r2, r3
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	685a      	ldr	r2, [r3, #4]
 800894a:	68fb      	ldr	r3, [r7, #12]
 800894c:	689b      	ldr	r3, [r3, #8]
 800894e:	429a      	cmp	r2, r3
 8008950:	d32b      	bcc.n	80089aa <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8008952:	68fb      	ldr	r3, [r7, #12]
 8008954:	681a      	ldr	r2, [r3, #0]
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	605a      	str	r2, [r3, #4]
 800895a:	e026      	b.n	80089aa <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	68d8      	ldr	r0, [r3, #12]
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008964:	461a      	mov	r2, r3
 8008966:	68b9      	ldr	r1, [r7, #8]
 8008968:	f002 f98a 	bl	800ac80 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	68da      	ldr	r2, [r3, #12]
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008974:	425b      	negs	r3, r3
 8008976:	441a      	add	r2, r3
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	68da      	ldr	r2, [r3, #12]
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	429a      	cmp	r2, r3
 8008986:	d207      	bcs.n	8008998 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8008988:	68fb      	ldr	r3, [r7, #12]
 800898a:	689a      	ldr	r2, [r3, #8]
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008990:	425b      	negs	r3, r3
 8008992:	441a      	add	r2, r3
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	2b02      	cmp	r3, #2
 800899c:	d105      	bne.n	80089aa <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800899e:	693b      	ldr	r3, [r7, #16]
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	d002      	beq.n	80089aa <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80089a4:	693b      	ldr	r3, [r7, #16]
 80089a6:	3b01      	subs	r3, #1
 80089a8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80089aa:	693b      	ldr	r3, [r7, #16]
 80089ac:	1c5a      	adds	r2, r3, #1
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80089b2:	697b      	ldr	r3, [r7, #20]
}
 80089b4:	4618      	mov	r0, r3
 80089b6:	3718      	adds	r7, #24
 80089b8:	46bd      	mov	sp, r7
 80089ba:	bd80      	pop	{r7, pc}

080089bc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80089bc:	b580      	push	{r7, lr}
 80089be:	b082      	sub	sp, #8
 80089c0:	af00      	add	r7, sp, #0
 80089c2:	6078      	str	r0, [r7, #4]
 80089c4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	d018      	beq.n	8008a00 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	68da      	ldr	r2, [r3, #12]
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80089d6:	441a      	add	r2, r3
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	68da      	ldr	r2, [r3, #12]
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	689b      	ldr	r3, [r3, #8]
 80089e4:	429a      	cmp	r2, r3
 80089e6:	d303      	bcc.n	80089f0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	681a      	ldr	r2, [r3, #0]
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	68d9      	ldr	r1, [r3, #12]
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80089f8:	461a      	mov	r2, r3
 80089fa:	6838      	ldr	r0, [r7, #0]
 80089fc:	f002 f940 	bl	800ac80 <memcpy>
	}
}
 8008a00:	bf00      	nop
 8008a02:	3708      	adds	r7, #8
 8008a04:	46bd      	mov	sp, r7
 8008a06:	bd80      	pop	{r7, pc}

08008a08 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8008a08:	b580      	push	{r7, lr}
 8008a0a:	b084      	sub	sp, #16
 8008a0c:	af00      	add	r7, sp, #0
 8008a0e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008a10:	f001 fd9a 	bl	800a548 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008a1a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008a1c:	e011      	b.n	8008a42 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	d012      	beq.n	8008a4c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	3324      	adds	r3, #36	@ 0x24
 8008a2a:	4618      	mov	r0, r3
 8008a2c:	f000 fd5c 	bl	80094e8 <xTaskRemoveFromEventList>
 8008a30:	4603      	mov	r3, r0
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d001      	beq.n	8008a3a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8008a36:	f000 fe35 	bl	80096a4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8008a3a:	7bfb      	ldrb	r3, [r7, #15]
 8008a3c:	3b01      	subs	r3, #1
 8008a3e:	b2db      	uxtb	r3, r3
 8008a40:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008a42:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008a46:	2b00      	cmp	r3, #0
 8008a48:	dce9      	bgt.n	8008a1e <prvUnlockQueue+0x16>
 8008a4a:	e000      	b.n	8008a4e <prvUnlockQueue+0x46>
					break;
 8008a4c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	22ff      	movs	r2, #255	@ 0xff
 8008a52:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8008a56:	f001 fda9 	bl	800a5ac <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8008a5a:	f001 fd75 	bl	800a548 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008a64:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008a66:	e011      	b.n	8008a8c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	691b      	ldr	r3, [r3, #16]
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	d012      	beq.n	8008a96 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	3310      	adds	r3, #16
 8008a74:	4618      	mov	r0, r3
 8008a76:	f000 fd37 	bl	80094e8 <xTaskRemoveFromEventList>
 8008a7a:	4603      	mov	r3, r0
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	d001      	beq.n	8008a84 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8008a80:	f000 fe10 	bl	80096a4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8008a84:	7bbb      	ldrb	r3, [r7, #14]
 8008a86:	3b01      	subs	r3, #1
 8008a88:	b2db      	uxtb	r3, r3
 8008a8a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008a8c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	dce9      	bgt.n	8008a68 <prvUnlockQueue+0x60>
 8008a94:	e000      	b.n	8008a98 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8008a96:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	22ff      	movs	r2, #255	@ 0xff
 8008a9c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8008aa0:	f001 fd84 	bl	800a5ac <vPortExitCritical>
}
 8008aa4:	bf00      	nop
 8008aa6:	3710      	adds	r7, #16
 8008aa8:	46bd      	mov	sp, r7
 8008aaa:	bd80      	pop	{r7, pc}

08008aac <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8008aac:	b580      	push	{r7, lr}
 8008aae:	b084      	sub	sp, #16
 8008ab0:	af00      	add	r7, sp, #0
 8008ab2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008ab4:	f001 fd48 	bl	800a548 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008abc:	2b00      	cmp	r3, #0
 8008abe:	d102      	bne.n	8008ac6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8008ac0:	2301      	movs	r3, #1
 8008ac2:	60fb      	str	r3, [r7, #12]
 8008ac4:	e001      	b.n	8008aca <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8008ac6:	2300      	movs	r3, #0
 8008ac8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008aca:	f001 fd6f 	bl	800a5ac <vPortExitCritical>

	return xReturn;
 8008ace:	68fb      	ldr	r3, [r7, #12]
}
 8008ad0:	4618      	mov	r0, r3
 8008ad2:	3710      	adds	r7, #16
 8008ad4:	46bd      	mov	sp, r7
 8008ad6:	bd80      	pop	{r7, pc}

08008ad8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8008ad8:	b580      	push	{r7, lr}
 8008ada:	b084      	sub	sp, #16
 8008adc:	af00      	add	r7, sp, #0
 8008ade:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008ae0:	f001 fd32 	bl	800a548 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008aec:	429a      	cmp	r2, r3
 8008aee:	d102      	bne.n	8008af6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8008af0:	2301      	movs	r3, #1
 8008af2:	60fb      	str	r3, [r7, #12]
 8008af4:	e001      	b.n	8008afa <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8008af6:	2300      	movs	r3, #0
 8008af8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008afa:	f001 fd57 	bl	800a5ac <vPortExitCritical>

	return xReturn;
 8008afe:	68fb      	ldr	r3, [r7, #12]
}
 8008b00:	4618      	mov	r0, r3
 8008b02:	3710      	adds	r7, #16
 8008b04:	46bd      	mov	sp, r7
 8008b06:	bd80      	pop	{r7, pc}

08008b08 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8008b08:	b480      	push	{r7}
 8008b0a:	b085      	sub	sp, #20
 8008b0c:	af00      	add	r7, sp, #0
 8008b0e:	6078      	str	r0, [r7, #4]
 8008b10:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008b12:	2300      	movs	r3, #0
 8008b14:	60fb      	str	r3, [r7, #12]
 8008b16:	e014      	b.n	8008b42 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8008b18:	4a0f      	ldr	r2, [pc, #60]	@ (8008b58 <vQueueAddToRegistry+0x50>)
 8008b1a:	68fb      	ldr	r3, [r7, #12]
 8008b1c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	d10b      	bne.n	8008b3c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8008b24:	490c      	ldr	r1, [pc, #48]	@ (8008b58 <vQueueAddToRegistry+0x50>)
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	683a      	ldr	r2, [r7, #0]
 8008b2a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8008b2e:	4a0a      	ldr	r2, [pc, #40]	@ (8008b58 <vQueueAddToRegistry+0x50>)
 8008b30:	68fb      	ldr	r3, [r7, #12]
 8008b32:	00db      	lsls	r3, r3, #3
 8008b34:	4413      	add	r3, r2
 8008b36:	687a      	ldr	r2, [r7, #4]
 8008b38:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8008b3a:	e006      	b.n	8008b4a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	3301      	adds	r3, #1
 8008b40:	60fb      	str	r3, [r7, #12]
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	2b07      	cmp	r3, #7
 8008b46:	d9e7      	bls.n	8008b18 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8008b48:	bf00      	nop
 8008b4a:	bf00      	nop
 8008b4c:	3714      	adds	r7, #20
 8008b4e:	46bd      	mov	sp, r7
 8008b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b54:	4770      	bx	lr
 8008b56:	bf00      	nop
 8008b58:	20000e7c 	.word	0x20000e7c

08008b5c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008b5c:	b580      	push	{r7, lr}
 8008b5e:	b086      	sub	sp, #24
 8008b60:	af00      	add	r7, sp, #0
 8008b62:	60f8      	str	r0, [r7, #12]
 8008b64:	60b9      	str	r1, [r7, #8]
 8008b66:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8008b6c:	f001 fcec 	bl	800a548 <vPortEnterCritical>
 8008b70:	697b      	ldr	r3, [r7, #20]
 8008b72:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008b76:	b25b      	sxtb	r3, r3
 8008b78:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008b7c:	d103      	bne.n	8008b86 <vQueueWaitForMessageRestricted+0x2a>
 8008b7e:	697b      	ldr	r3, [r7, #20]
 8008b80:	2200      	movs	r2, #0
 8008b82:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008b86:	697b      	ldr	r3, [r7, #20]
 8008b88:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008b8c:	b25b      	sxtb	r3, r3
 8008b8e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008b92:	d103      	bne.n	8008b9c <vQueueWaitForMessageRestricted+0x40>
 8008b94:	697b      	ldr	r3, [r7, #20]
 8008b96:	2200      	movs	r2, #0
 8008b98:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008b9c:	f001 fd06 	bl	800a5ac <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8008ba0:	697b      	ldr	r3, [r7, #20]
 8008ba2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ba4:	2b00      	cmp	r3, #0
 8008ba6:	d106      	bne.n	8008bb6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8008ba8:	697b      	ldr	r3, [r7, #20]
 8008baa:	3324      	adds	r3, #36	@ 0x24
 8008bac:	687a      	ldr	r2, [r7, #4]
 8008bae:	68b9      	ldr	r1, [r7, #8]
 8008bb0:	4618      	mov	r0, r3
 8008bb2:	f000 fc6d 	bl	8009490 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8008bb6:	6978      	ldr	r0, [r7, #20]
 8008bb8:	f7ff ff26 	bl	8008a08 <prvUnlockQueue>
	}
 8008bbc:	bf00      	nop
 8008bbe:	3718      	adds	r7, #24
 8008bc0:	46bd      	mov	sp, r7
 8008bc2:	bd80      	pop	{r7, pc}

08008bc4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008bc4:	b580      	push	{r7, lr}
 8008bc6:	b08e      	sub	sp, #56	@ 0x38
 8008bc8:	af04      	add	r7, sp, #16
 8008bca:	60f8      	str	r0, [r7, #12]
 8008bcc:	60b9      	str	r1, [r7, #8]
 8008bce:	607a      	str	r2, [r7, #4]
 8008bd0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8008bd2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008bd4:	2b00      	cmp	r3, #0
 8008bd6:	d10b      	bne.n	8008bf0 <xTaskCreateStatic+0x2c>
	__asm volatile
 8008bd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bdc:	f383 8811 	msr	BASEPRI, r3
 8008be0:	f3bf 8f6f 	isb	sy
 8008be4:	f3bf 8f4f 	dsb	sy
 8008be8:	623b      	str	r3, [r7, #32]
}
 8008bea:	bf00      	nop
 8008bec:	bf00      	nop
 8008bee:	e7fd      	b.n	8008bec <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8008bf0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	d10b      	bne.n	8008c0e <xTaskCreateStatic+0x4a>
	__asm volatile
 8008bf6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bfa:	f383 8811 	msr	BASEPRI, r3
 8008bfe:	f3bf 8f6f 	isb	sy
 8008c02:	f3bf 8f4f 	dsb	sy
 8008c06:	61fb      	str	r3, [r7, #28]
}
 8008c08:	bf00      	nop
 8008c0a:	bf00      	nop
 8008c0c:	e7fd      	b.n	8008c0a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8008c0e:	23a8      	movs	r3, #168	@ 0xa8
 8008c10:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008c12:	693b      	ldr	r3, [r7, #16]
 8008c14:	2ba8      	cmp	r3, #168	@ 0xa8
 8008c16:	d00b      	beq.n	8008c30 <xTaskCreateStatic+0x6c>
	__asm volatile
 8008c18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c1c:	f383 8811 	msr	BASEPRI, r3
 8008c20:	f3bf 8f6f 	isb	sy
 8008c24:	f3bf 8f4f 	dsb	sy
 8008c28:	61bb      	str	r3, [r7, #24]
}
 8008c2a:	bf00      	nop
 8008c2c:	bf00      	nop
 8008c2e:	e7fd      	b.n	8008c2c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8008c30:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8008c32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c34:	2b00      	cmp	r3, #0
 8008c36:	d01e      	beq.n	8008c76 <xTaskCreateStatic+0xb2>
 8008c38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008c3a:	2b00      	cmp	r3, #0
 8008c3c:	d01b      	beq.n	8008c76 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008c3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c40:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008c42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c44:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008c46:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008c48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c4a:	2202      	movs	r2, #2
 8008c4c:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008c50:	2300      	movs	r3, #0
 8008c52:	9303      	str	r3, [sp, #12]
 8008c54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c56:	9302      	str	r3, [sp, #8]
 8008c58:	f107 0314 	add.w	r3, r7, #20
 8008c5c:	9301      	str	r3, [sp, #4]
 8008c5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c60:	9300      	str	r3, [sp, #0]
 8008c62:	683b      	ldr	r3, [r7, #0]
 8008c64:	687a      	ldr	r2, [r7, #4]
 8008c66:	68b9      	ldr	r1, [r7, #8]
 8008c68:	68f8      	ldr	r0, [r7, #12]
 8008c6a:	f000 f851 	bl	8008d10 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008c6e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008c70:	f000 f8f6 	bl	8008e60 <prvAddNewTaskToReadyList>
 8008c74:	e001      	b.n	8008c7a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8008c76:	2300      	movs	r3, #0
 8008c78:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8008c7a:	697b      	ldr	r3, [r7, #20]
	}
 8008c7c:	4618      	mov	r0, r3
 8008c7e:	3728      	adds	r7, #40	@ 0x28
 8008c80:	46bd      	mov	sp, r7
 8008c82:	bd80      	pop	{r7, pc}

08008c84 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008c84:	b580      	push	{r7, lr}
 8008c86:	b08c      	sub	sp, #48	@ 0x30
 8008c88:	af04      	add	r7, sp, #16
 8008c8a:	60f8      	str	r0, [r7, #12]
 8008c8c:	60b9      	str	r1, [r7, #8]
 8008c8e:	603b      	str	r3, [r7, #0]
 8008c90:	4613      	mov	r3, r2
 8008c92:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008c94:	88fb      	ldrh	r3, [r7, #6]
 8008c96:	009b      	lsls	r3, r3, #2
 8008c98:	4618      	mov	r0, r3
 8008c9a:	f001 fd77 	bl	800a78c <pvPortMalloc>
 8008c9e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8008ca0:	697b      	ldr	r3, [r7, #20]
 8008ca2:	2b00      	cmp	r3, #0
 8008ca4:	d00e      	beq.n	8008cc4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8008ca6:	20a8      	movs	r0, #168	@ 0xa8
 8008ca8:	f001 fd70 	bl	800a78c <pvPortMalloc>
 8008cac:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8008cae:	69fb      	ldr	r3, [r7, #28]
 8008cb0:	2b00      	cmp	r3, #0
 8008cb2:	d003      	beq.n	8008cbc <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008cb4:	69fb      	ldr	r3, [r7, #28]
 8008cb6:	697a      	ldr	r2, [r7, #20]
 8008cb8:	631a      	str	r2, [r3, #48]	@ 0x30
 8008cba:	e005      	b.n	8008cc8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008cbc:	6978      	ldr	r0, [r7, #20]
 8008cbe:	f001 fe33 	bl	800a928 <vPortFree>
 8008cc2:	e001      	b.n	8008cc8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008cc4:	2300      	movs	r3, #0
 8008cc6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008cc8:	69fb      	ldr	r3, [r7, #28]
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	d017      	beq.n	8008cfe <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008cce:	69fb      	ldr	r3, [r7, #28]
 8008cd0:	2200      	movs	r2, #0
 8008cd2:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008cd6:	88fa      	ldrh	r2, [r7, #6]
 8008cd8:	2300      	movs	r3, #0
 8008cda:	9303      	str	r3, [sp, #12]
 8008cdc:	69fb      	ldr	r3, [r7, #28]
 8008cde:	9302      	str	r3, [sp, #8]
 8008ce0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ce2:	9301      	str	r3, [sp, #4]
 8008ce4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ce6:	9300      	str	r3, [sp, #0]
 8008ce8:	683b      	ldr	r3, [r7, #0]
 8008cea:	68b9      	ldr	r1, [r7, #8]
 8008cec:	68f8      	ldr	r0, [r7, #12]
 8008cee:	f000 f80f 	bl	8008d10 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008cf2:	69f8      	ldr	r0, [r7, #28]
 8008cf4:	f000 f8b4 	bl	8008e60 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008cf8:	2301      	movs	r3, #1
 8008cfa:	61bb      	str	r3, [r7, #24]
 8008cfc:	e002      	b.n	8008d04 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008cfe:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008d02:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008d04:	69bb      	ldr	r3, [r7, #24]
	}
 8008d06:	4618      	mov	r0, r3
 8008d08:	3720      	adds	r7, #32
 8008d0a:	46bd      	mov	sp, r7
 8008d0c:	bd80      	pop	{r7, pc}
	...

08008d10 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008d10:	b580      	push	{r7, lr}
 8008d12:	b088      	sub	sp, #32
 8008d14:	af00      	add	r7, sp, #0
 8008d16:	60f8      	str	r0, [r7, #12]
 8008d18:	60b9      	str	r1, [r7, #8]
 8008d1a:	607a      	str	r2, [r7, #4]
 8008d1c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8008d1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d20:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	009b      	lsls	r3, r3, #2
 8008d26:	461a      	mov	r2, r3
 8008d28:	21a5      	movs	r1, #165	@ 0xa5
 8008d2a:	f001 ff1d 	bl	800ab68 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8008d2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d30:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8008d38:	3b01      	subs	r3, #1
 8008d3a:	009b      	lsls	r3, r3, #2
 8008d3c:	4413      	add	r3, r2
 8008d3e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008d40:	69bb      	ldr	r3, [r7, #24]
 8008d42:	f023 0307 	bic.w	r3, r3, #7
 8008d46:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008d48:	69bb      	ldr	r3, [r7, #24]
 8008d4a:	f003 0307 	and.w	r3, r3, #7
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	d00b      	beq.n	8008d6a <prvInitialiseNewTask+0x5a>
	__asm volatile
 8008d52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d56:	f383 8811 	msr	BASEPRI, r3
 8008d5a:	f3bf 8f6f 	isb	sy
 8008d5e:	f3bf 8f4f 	dsb	sy
 8008d62:	617b      	str	r3, [r7, #20]
}
 8008d64:	bf00      	nop
 8008d66:	bf00      	nop
 8008d68:	e7fd      	b.n	8008d66 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008d6a:	68bb      	ldr	r3, [r7, #8]
 8008d6c:	2b00      	cmp	r3, #0
 8008d6e:	d01f      	beq.n	8008db0 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008d70:	2300      	movs	r3, #0
 8008d72:	61fb      	str	r3, [r7, #28]
 8008d74:	e012      	b.n	8008d9c <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008d76:	68ba      	ldr	r2, [r7, #8]
 8008d78:	69fb      	ldr	r3, [r7, #28]
 8008d7a:	4413      	add	r3, r2
 8008d7c:	7819      	ldrb	r1, [r3, #0]
 8008d7e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008d80:	69fb      	ldr	r3, [r7, #28]
 8008d82:	4413      	add	r3, r2
 8008d84:	3334      	adds	r3, #52	@ 0x34
 8008d86:	460a      	mov	r2, r1
 8008d88:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008d8a:	68ba      	ldr	r2, [r7, #8]
 8008d8c:	69fb      	ldr	r3, [r7, #28]
 8008d8e:	4413      	add	r3, r2
 8008d90:	781b      	ldrb	r3, [r3, #0]
 8008d92:	2b00      	cmp	r3, #0
 8008d94:	d006      	beq.n	8008da4 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008d96:	69fb      	ldr	r3, [r7, #28]
 8008d98:	3301      	adds	r3, #1
 8008d9a:	61fb      	str	r3, [r7, #28]
 8008d9c:	69fb      	ldr	r3, [r7, #28]
 8008d9e:	2b0f      	cmp	r3, #15
 8008da0:	d9e9      	bls.n	8008d76 <prvInitialiseNewTask+0x66>
 8008da2:	e000      	b.n	8008da6 <prvInitialiseNewTask+0x96>
			{
				break;
 8008da4:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008da6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008da8:	2200      	movs	r2, #0
 8008daa:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008dae:	e003      	b.n	8008db8 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8008db0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008db2:	2200      	movs	r2, #0
 8008db4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008db8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008dba:	2b37      	cmp	r3, #55	@ 0x37
 8008dbc:	d901      	bls.n	8008dc2 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008dbe:	2337      	movs	r3, #55	@ 0x37
 8008dc0:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8008dc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008dc4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008dc6:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008dc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008dca:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008dcc:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8008dce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008dd0:	2200      	movs	r2, #0
 8008dd2:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008dd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008dd6:	3304      	adds	r3, #4
 8008dd8:	4618      	mov	r0, r3
 8008dda:	f7fe ffcf 	bl	8007d7c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008dde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008de0:	3318      	adds	r3, #24
 8008de2:	4618      	mov	r0, r3
 8008de4:	f7fe ffca 	bl	8007d7c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008de8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008dea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008dec:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008dee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008df0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8008df4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008df6:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008df8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008dfa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008dfc:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008dfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e00:	2200      	movs	r2, #0
 8008e02:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008e06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e08:	2200      	movs	r2, #0
 8008e0a:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8008e0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e10:	3354      	adds	r3, #84	@ 0x54
 8008e12:	224c      	movs	r2, #76	@ 0x4c
 8008e14:	2100      	movs	r1, #0
 8008e16:	4618      	mov	r0, r3
 8008e18:	f001 fea6 	bl	800ab68 <memset>
 8008e1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e1e:	4a0d      	ldr	r2, [pc, #52]	@ (8008e54 <prvInitialiseNewTask+0x144>)
 8008e20:	659a      	str	r2, [r3, #88]	@ 0x58
 8008e22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e24:	4a0c      	ldr	r2, [pc, #48]	@ (8008e58 <prvInitialiseNewTask+0x148>)
 8008e26:	65da      	str	r2, [r3, #92]	@ 0x5c
 8008e28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e2a:	4a0c      	ldr	r2, [pc, #48]	@ (8008e5c <prvInitialiseNewTask+0x14c>)
 8008e2c:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008e2e:	683a      	ldr	r2, [r7, #0]
 8008e30:	68f9      	ldr	r1, [r7, #12]
 8008e32:	69b8      	ldr	r0, [r7, #24]
 8008e34:	f001 fa5a 	bl	800a2ec <pxPortInitialiseStack>
 8008e38:	4602      	mov	r2, r0
 8008e3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e3c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8008e3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e40:	2b00      	cmp	r3, #0
 8008e42:	d002      	beq.n	8008e4a <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008e44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e46:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008e48:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008e4a:	bf00      	nop
 8008e4c:	3720      	adds	r7, #32
 8008e4e:	46bd      	mov	sp, r7
 8008e50:	bd80      	pop	{r7, pc}
 8008e52:	bf00      	nop
 8008e54:	200076b8 	.word	0x200076b8
 8008e58:	20007720 	.word	0x20007720
 8008e5c:	20007788 	.word	0x20007788

08008e60 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008e60:	b580      	push	{r7, lr}
 8008e62:	b082      	sub	sp, #8
 8008e64:	af00      	add	r7, sp, #0
 8008e66:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008e68:	f001 fb6e 	bl	800a548 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008e6c:	4b2d      	ldr	r3, [pc, #180]	@ (8008f24 <prvAddNewTaskToReadyList+0xc4>)
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	3301      	adds	r3, #1
 8008e72:	4a2c      	ldr	r2, [pc, #176]	@ (8008f24 <prvAddNewTaskToReadyList+0xc4>)
 8008e74:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8008e76:	4b2c      	ldr	r3, [pc, #176]	@ (8008f28 <prvAddNewTaskToReadyList+0xc8>)
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	d109      	bne.n	8008e92 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8008e7e:	4a2a      	ldr	r2, [pc, #168]	@ (8008f28 <prvAddNewTaskToReadyList+0xc8>)
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008e84:	4b27      	ldr	r3, [pc, #156]	@ (8008f24 <prvAddNewTaskToReadyList+0xc4>)
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	2b01      	cmp	r3, #1
 8008e8a:	d110      	bne.n	8008eae <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008e8c:	f000 fc2e 	bl	80096ec <prvInitialiseTaskLists>
 8008e90:	e00d      	b.n	8008eae <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8008e92:	4b26      	ldr	r3, [pc, #152]	@ (8008f2c <prvAddNewTaskToReadyList+0xcc>)
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	d109      	bne.n	8008eae <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008e9a:	4b23      	ldr	r3, [pc, #140]	@ (8008f28 <prvAddNewTaskToReadyList+0xc8>)
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ea4:	429a      	cmp	r2, r3
 8008ea6:	d802      	bhi.n	8008eae <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008ea8:	4a1f      	ldr	r2, [pc, #124]	@ (8008f28 <prvAddNewTaskToReadyList+0xc8>)
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8008eae:	4b20      	ldr	r3, [pc, #128]	@ (8008f30 <prvAddNewTaskToReadyList+0xd0>)
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	3301      	adds	r3, #1
 8008eb4:	4a1e      	ldr	r2, [pc, #120]	@ (8008f30 <prvAddNewTaskToReadyList+0xd0>)
 8008eb6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8008eb8:	4b1d      	ldr	r3, [pc, #116]	@ (8008f30 <prvAddNewTaskToReadyList+0xd0>)
 8008eba:	681a      	ldr	r2, [r3, #0]
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008ec4:	4b1b      	ldr	r3, [pc, #108]	@ (8008f34 <prvAddNewTaskToReadyList+0xd4>)
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	429a      	cmp	r2, r3
 8008eca:	d903      	bls.n	8008ed4 <prvAddNewTaskToReadyList+0x74>
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ed0:	4a18      	ldr	r2, [pc, #96]	@ (8008f34 <prvAddNewTaskToReadyList+0xd4>)
 8008ed2:	6013      	str	r3, [r2, #0]
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008ed8:	4613      	mov	r3, r2
 8008eda:	009b      	lsls	r3, r3, #2
 8008edc:	4413      	add	r3, r2
 8008ede:	009b      	lsls	r3, r3, #2
 8008ee0:	4a15      	ldr	r2, [pc, #84]	@ (8008f38 <prvAddNewTaskToReadyList+0xd8>)
 8008ee2:	441a      	add	r2, r3
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	3304      	adds	r3, #4
 8008ee8:	4619      	mov	r1, r3
 8008eea:	4610      	mov	r0, r2
 8008eec:	f7fe ff53 	bl	8007d96 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008ef0:	f001 fb5c 	bl	800a5ac <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008ef4:	4b0d      	ldr	r3, [pc, #52]	@ (8008f2c <prvAddNewTaskToReadyList+0xcc>)
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	2b00      	cmp	r3, #0
 8008efa:	d00e      	beq.n	8008f1a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008efc:	4b0a      	ldr	r3, [pc, #40]	@ (8008f28 <prvAddNewTaskToReadyList+0xc8>)
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f06:	429a      	cmp	r2, r3
 8008f08:	d207      	bcs.n	8008f1a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008f0a:	4b0c      	ldr	r3, [pc, #48]	@ (8008f3c <prvAddNewTaskToReadyList+0xdc>)
 8008f0c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008f10:	601a      	str	r2, [r3, #0]
 8008f12:	f3bf 8f4f 	dsb	sy
 8008f16:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008f1a:	bf00      	nop
 8008f1c:	3708      	adds	r7, #8
 8008f1e:	46bd      	mov	sp, r7
 8008f20:	bd80      	pop	{r7, pc}
 8008f22:	bf00      	nop
 8008f24:	20001390 	.word	0x20001390
 8008f28:	20000ebc 	.word	0x20000ebc
 8008f2c:	2000139c 	.word	0x2000139c
 8008f30:	200013ac 	.word	0x200013ac
 8008f34:	20001398 	.word	0x20001398
 8008f38:	20000ec0 	.word	0x20000ec0
 8008f3c:	e000ed04 	.word	0xe000ed04

08008f40 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008f40:	b580      	push	{r7, lr}
 8008f42:	b084      	sub	sp, #16
 8008f44:	af00      	add	r7, sp, #0
 8008f46:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008f48:	2300      	movs	r3, #0
 8008f4a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	d018      	beq.n	8008f84 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8008f52:	4b14      	ldr	r3, [pc, #80]	@ (8008fa4 <vTaskDelay+0x64>)
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	d00b      	beq.n	8008f72 <vTaskDelay+0x32>
	__asm volatile
 8008f5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f5e:	f383 8811 	msr	BASEPRI, r3
 8008f62:	f3bf 8f6f 	isb	sy
 8008f66:	f3bf 8f4f 	dsb	sy
 8008f6a:	60bb      	str	r3, [r7, #8]
}
 8008f6c:	bf00      	nop
 8008f6e:	bf00      	nop
 8008f70:	e7fd      	b.n	8008f6e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8008f72:	f000 f88b 	bl	800908c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008f76:	2100      	movs	r1, #0
 8008f78:	6878      	ldr	r0, [r7, #4]
 8008f7a:	f000 fe09 	bl	8009b90 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8008f7e:	f000 f893 	bl	80090a8 <xTaskResumeAll>
 8008f82:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	d107      	bne.n	8008f9a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8008f8a:	4b07      	ldr	r3, [pc, #28]	@ (8008fa8 <vTaskDelay+0x68>)
 8008f8c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008f90:	601a      	str	r2, [r3, #0]
 8008f92:	f3bf 8f4f 	dsb	sy
 8008f96:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008f9a:	bf00      	nop
 8008f9c:	3710      	adds	r7, #16
 8008f9e:	46bd      	mov	sp, r7
 8008fa0:	bd80      	pop	{r7, pc}
 8008fa2:	bf00      	nop
 8008fa4:	200013b8 	.word	0x200013b8
 8008fa8:	e000ed04 	.word	0xe000ed04

08008fac <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008fac:	b580      	push	{r7, lr}
 8008fae:	b08a      	sub	sp, #40	@ 0x28
 8008fb0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8008fb2:	2300      	movs	r3, #0
 8008fb4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8008fb6:	2300      	movs	r3, #0
 8008fb8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008fba:	463a      	mov	r2, r7
 8008fbc:	1d39      	adds	r1, r7, #4
 8008fbe:	f107 0308 	add.w	r3, r7, #8
 8008fc2:	4618      	mov	r0, r3
 8008fc4:	f7fe fe86 	bl	8007cd4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008fc8:	6839      	ldr	r1, [r7, #0]
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	68ba      	ldr	r2, [r7, #8]
 8008fce:	9202      	str	r2, [sp, #8]
 8008fd0:	9301      	str	r3, [sp, #4]
 8008fd2:	2300      	movs	r3, #0
 8008fd4:	9300      	str	r3, [sp, #0]
 8008fd6:	2300      	movs	r3, #0
 8008fd8:	460a      	mov	r2, r1
 8008fda:	4924      	ldr	r1, [pc, #144]	@ (800906c <vTaskStartScheduler+0xc0>)
 8008fdc:	4824      	ldr	r0, [pc, #144]	@ (8009070 <vTaskStartScheduler+0xc4>)
 8008fde:	f7ff fdf1 	bl	8008bc4 <xTaskCreateStatic>
 8008fe2:	4603      	mov	r3, r0
 8008fe4:	4a23      	ldr	r2, [pc, #140]	@ (8009074 <vTaskStartScheduler+0xc8>)
 8008fe6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008fe8:	4b22      	ldr	r3, [pc, #136]	@ (8009074 <vTaskStartScheduler+0xc8>)
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	d002      	beq.n	8008ff6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008ff0:	2301      	movs	r3, #1
 8008ff2:	617b      	str	r3, [r7, #20]
 8008ff4:	e001      	b.n	8008ffa <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8008ff6:	2300      	movs	r3, #0
 8008ff8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8008ffa:	697b      	ldr	r3, [r7, #20]
 8008ffc:	2b01      	cmp	r3, #1
 8008ffe:	d102      	bne.n	8009006 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8009000:	f000 fe1a 	bl	8009c38 <xTimerCreateTimerTask>
 8009004:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8009006:	697b      	ldr	r3, [r7, #20]
 8009008:	2b01      	cmp	r3, #1
 800900a:	d11b      	bne.n	8009044 <vTaskStartScheduler+0x98>
	__asm volatile
 800900c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009010:	f383 8811 	msr	BASEPRI, r3
 8009014:	f3bf 8f6f 	isb	sy
 8009018:	f3bf 8f4f 	dsb	sy
 800901c:	613b      	str	r3, [r7, #16]
}
 800901e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009020:	4b15      	ldr	r3, [pc, #84]	@ (8009078 <vTaskStartScheduler+0xcc>)
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	3354      	adds	r3, #84	@ 0x54
 8009026:	4a15      	ldr	r2, [pc, #84]	@ (800907c <vTaskStartScheduler+0xd0>)
 8009028:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800902a:	4b15      	ldr	r3, [pc, #84]	@ (8009080 <vTaskStartScheduler+0xd4>)
 800902c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009030:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8009032:	4b14      	ldr	r3, [pc, #80]	@ (8009084 <vTaskStartScheduler+0xd8>)
 8009034:	2201      	movs	r2, #1
 8009036:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009038:	4b13      	ldr	r3, [pc, #76]	@ (8009088 <vTaskStartScheduler+0xdc>)
 800903a:	2200      	movs	r2, #0
 800903c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800903e:	f001 f9df 	bl	800a400 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8009042:	e00f      	b.n	8009064 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009044:	697b      	ldr	r3, [r7, #20]
 8009046:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800904a:	d10b      	bne.n	8009064 <vTaskStartScheduler+0xb8>
	__asm volatile
 800904c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009050:	f383 8811 	msr	BASEPRI, r3
 8009054:	f3bf 8f6f 	isb	sy
 8009058:	f3bf 8f4f 	dsb	sy
 800905c:	60fb      	str	r3, [r7, #12]
}
 800905e:	bf00      	nop
 8009060:	bf00      	nop
 8009062:	e7fd      	b.n	8009060 <vTaskStartScheduler+0xb4>
}
 8009064:	bf00      	nop
 8009066:	3718      	adds	r7, #24
 8009068:	46bd      	mov	sp, r7
 800906a:	bd80      	pop	{r7, pc}
 800906c:	0800adbc 	.word	0x0800adbc
 8009070:	080096bd 	.word	0x080096bd
 8009074:	200013b4 	.word	0x200013b4
 8009078:	20000ebc 	.word	0x20000ebc
 800907c:	20000014 	.word	0x20000014
 8009080:	200013b0 	.word	0x200013b0
 8009084:	2000139c 	.word	0x2000139c
 8009088:	20001394 	.word	0x20001394

0800908c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800908c:	b480      	push	{r7}
 800908e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8009090:	4b04      	ldr	r3, [pc, #16]	@ (80090a4 <vTaskSuspendAll+0x18>)
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	3301      	adds	r3, #1
 8009096:	4a03      	ldr	r2, [pc, #12]	@ (80090a4 <vTaskSuspendAll+0x18>)
 8009098:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800909a:	bf00      	nop
 800909c:	46bd      	mov	sp, r7
 800909e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090a2:	4770      	bx	lr
 80090a4:	200013b8 	.word	0x200013b8

080090a8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80090a8:	b580      	push	{r7, lr}
 80090aa:	b084      	sub	sp, #16
 80090ac:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80090ae:	2300      	movs	r3, #0
 80090b0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80090b2:	2300      	movs	r3, #0
 80090b4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80090b6:	4b42      	ldr	r3, [pc, #264]	@ (80091c0 <xTaskResumeAll+0x118>)
 80090b8:	681b      	ldr	r3, [r3, #0]
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	d10b      	bne.n	80090d6 <xTaskResumeAll+0x2e>
	__asm volatile
 80090be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090c2:	f383 8811 	msr	BASEPRI, r3
 80090c6:	f3bf 8f6f 	isb	sy
 80090ca:	f3bf 8f4f 	dsb	sy
 80090ce:	603b      	str	r3, [r7, #0]
}
 80090d0:	bf00      	nop
 80090d2:	bf00      	nop
 80090d4:	e7fd      	b.n	80090d2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80090d6:	f001 fa37 	bl	800a548 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80090da:	4b39      	ldr	r3, [pc, #228]	@ (80091c0 <xTaskResumeAll+0x118>)
 80090dc:	681b      	ldr	r3, [r3, #0]
 80090de:	3b01      	subs	r3, #1
 80090e0:	4a37      	ldr	r2, [pc, #220]	@ (80091c0 <xTaskResumeAll+0x118>)
 80090e2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80090e4:	4b36      	ldr	r3, [pc, #216]	@ (80091c0 <xTaskResumeAll+0x118>)
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	2b00      	cmp	r3, #0
 80090ea:	d162      	bne.n	80091b2 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80090ec:	4b35      	ldr	r3, [pc, #212]	@ (80091c4 <xTaskResumeAll+0x11c>)
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	2b00      	cmp	r3, #0
 80090f2:	d05e      	beq.n	80091b2 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80090f4:	e02f      	b.n	8009156 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80090f6:	4b34      	ldr	r3, [pc, #208]	@ (80091c8 <xTaskResumeAll+0x120>)
 80090f8:	68db      	ldr	r3, [r3, #12]
 80090fa:	68db      	ldr	r3, [r3, #12]
 80090fc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80090fe:	68fb      	ldr	r3, [r7, #12]
 8009100:	3318      	adds	r3, #24
 8009102:	4618      	mov	r0, r3
 8009104:	f7fe fea4 	bl	8007e50 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	3304      	adds	r3, #4
 800910c:	4618      	mov	r0, r3
 800910e:	f7fe fe9f 	bl	8007e50 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009112:	68fb      	ldr	r3, [r7, #12]
 8009114:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009116:	4b2d      	ldr	r3, [pc, #180]	@ (80091cc <xTaskResumeAll+0x124>)
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	429a      	cmp	r2, r3
 800911c:	d903      	bls.n	8009126 <xTaskResumeAll+0x7e>
 800911e:	68fb      	ldr	r3, [r7, #12]
 8009120:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009122:	4a2a      	ldr	r2, [pc, #168]	@ (80091cc <xTaskResumeAll+0x124>)
 8009124:	6013      	str	r3, [r2, #0]
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800912a:	4613      	mov	r3, r2
 800912c:	009b      	lsls	r3, r3, #2
 800912e:	4413      	add	r3, r2
 8009130:	009b      	lsls	r3, r3, #2
 8009132:	4a27      	ldr	r2, [pc, #156]	@ (80091d0 <xTaskResumeAll+0x128>)
 8009134:	441a      	add	r2, r3
 8009136:	68fb      	ldr	r3, [r7, #12]
 8009138:	3304      	adds	r3, #4
 800913a:	4619      	mov	r1, r3
 800913c:	4610      	mov	r0, r2
 800913e:	f7fe fe2a 	bl	8007d96 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009142:	68fb      	ldr	r3, [r7, #12]
 8009144:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009146:	4b23      	ldr	r3, [pc, #140]	@ (80091d4 <xTaskResumeAll+0x12c>)
 8009148:	681b      	ldr	r3, [r3, #0]
 800914a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800914c:	429a      	cmp	r2, r3
 800914e:	d302      	bcc.n	8009156 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8009150:	4b21      	ldr	r3, [pc, #132]	@ (80091d8 <xTaskResumeAll+0x130>)
 8009152:	2201      	movs	r2, #1
 8009154:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009156:	4b1c      	ldr	r3, [pc, #112]	@ (80091c8 <xTaskResumeAll+0x120>)
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	2b00      	cmp	r3, #0
 800915c:	d1cb      	bne.n	80090f6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	2b00      	cmp	r3, #0
 8009162:	d001      	beq.n	8009168 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009164:	f000 fb66 	bl	8009834 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8009168:	4b1c      	ldr	r3, [pc, #112]	@ (80091dc <xTaskResumeAll+0x134>)
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	2b00      	cmp	r3, #0
 8009172:	d010      	beq.n	8009196 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009174:	f000 f846 	bl	8009204 <xTaskIncrementTick>
 8009178:	4603      	mov	r3, r0
 800917a:	2b00      	cmp	r3, #0
 800917c:	d002      	beq.n	8009184 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800917e:	4b16      	ldr	r3, [pc, #88]	@ (80091d8 <xTaskResumeAll+0x130>)
 8009180:	2201      	movs	r2, #1
 8009182:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	3b01      	subs	r3, #1
 8009188:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	2b00      	cmp	r3, #0
 800918e:	d1f1      	bne.n	8009174 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8009190:	4b12      	ldr	r3, [pc, #72]	@ (80091dc <xTaskResumeAll+0x134>)
 8009192:	2200      	movs	r2, #0
 8009194:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009196:	4b10      	ldr	r3, [pc, #64]	@ (80091d8 <xTaskResumeAll+0x130>)
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	2b00      	cmp	r3, #0
 800919c:	d009      	beq.n	80091b2 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800919e:	2301      	movs	r3, #1
 80091a0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80091a2:	4b0f      	ldr	r3, [pc, #60]	@ (80091e0 <xTaskResumeAll+0x138>)
 80091a4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80091a8:	601a      	str	r2, [r3, #0]
 80091aa:	f3bf 8f4f 	dsb	sy
 80091ae:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80091b2:	f001 f9fb 	bl	800a5ac <vPortExitCritical>

	return xAlreadyYielded;
 80091b6:	68bb      	ldr	r3, [r7, #8]
}
 80091b8:	4618      	mov	r0, r3
 80091ba:	3710      	adds	r7, #16
 80091bc:	46bd      	mov	sp, r7
 80091be:	bd80      	pop	{r7, pc}
 80091c0:	200013b8 	.word	0x200013b8
 80091c4:	20001390 	.word	0x20001390
 80091c8:	20001350 	.word	0x20001350
 80091cc:	20001398 	.word	0x20001398
 80091d0:	20000ec0 	.word	0x20000ec0
 80091d4:	20000ebc 	.word	0x20000ebc
 80091d8:	200013a4 	.word	0x200013a4
 80091dc:	200013a0 	.word	0x200013a0
 80091e0:	e000ed04 	.word	0xe000ed04

080091e4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80091e4:	b480      	push	{r7}
 80091e6:	b083      	sub	sp, #12
 80091e8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80091ea:	4b05      	ldr	r3, [pc, #20]	@ (8009200 <xTaskGetTickCount+0x1c>)
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80091f0:	687b      	ldr	r3, [r7, #4]
}
 80091f2:	4618      	mov	r0, r3
 80091f4:	370c      	adds	r7, #12
 80091f6:	46bd      	mov	sp, r7
 80091f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091fc:	4770      	bx	lr
 80091fe:	bf00      	nop
 8009200:	20001394 	.word	0x20001394

08009204 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009204:	b580      	push	{r7, lr}
 8009206:	b086      	sub	sp, #24
 8009208:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800920a:	2300      	movs	r3, #0
 800920c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800920e:	4b4f      	ldr	r3, [pc, #316]	@ (800934c <xTaskIncrementTick+0x148>)
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	2b00      	cmp	r3, #0
 8009214:	f040 8090 	bne.w	8009338 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009218:	4b4d      	ldr	r3, [pc, #308]	@ (8009350 <xTaskIncrementTick+0x14c>)
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	3301      	adds	r3, #1
 800921e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009220:	4a4b      	ldr	r2, [pc, #300]	@ (8009350 <xTaskIncrementTick+0x14c>)
 8009222:	693b      	ldr	r3, [r7, #16]
 8009224:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009226:	693b      	ldr	r3, [r7, #16]
 8009228:	2b00      	cmp	r3, #0
 800922a:	d121      	bne.n	8009270 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800922c:	4b49      	ldr	r3, [pc, #292]	@ (8009354 <xTaskIncrementTick+0x150>)
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	2b00      	cmp	r3, #0
 8009234:	d00b      	beq.n	800924e <xTaskIncrementTick+0x4a>
	__asm volatile
 8009236:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800923a:	f383 8811 	msr	BASEPRI, r3
 800923e:	f3bf 8f6f 	isb	sy
 8009242:	f3bf 8f4f 	dsb	sy
 8009246:	603b      	str	r3, [r7, #0]
}
 8009248:	bf00      	nop
 800924a:	bf00      	nop
 800924c:	e7fd      	b.n	800924a <xTaskIncrementTick+0x46>
 800924e:	4b41      	ldr	r3, [pc, #260]	@ (8009354 <xTaskIncrementTick+0x150>)
 8009250:	681b      	ldr	r3, [r3, #0]
 8009252:	60fb      	str	r3, [r7, #12]
 8009254:	4b40      	ldr	r3, [pc, #256]	@ (8009358 <xTaskIncrementTick+0x154>)
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	4a3e      	ldr	r2, [pc, #248]	@ (8009354 <xTaskIncrementTick+0x150>)
 800925a:	6013      	str	r3, [r2, #0]
 800925c:	4a3e      	ldr	r2, [pc, #248]	@ (8009358 <xTaskIncrementTick+0x154>)
 800925e:	68fb      	ldr	r3, [r7, #12]
 8009260:	6013      	str	r3, [r2, #0]
 8009262:	4b3e      	ldr	r3, [pc, #248]	@ (800935c <xTaskIncrementTick+0x158>)
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	3301      	adds	r3, #1
 8009268:	4a3c      	ldr	r2, [pc, #240]	@ (800935c <xTaskIncrementTick+0x158>)
 800926a:	6013      	str	r3, [r2, #0]
 800926c:	f000 fae2 	bl	8009834 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009270:	4b3b      	ldr	r3, [pc, #236]	@ (8009360 <xTaskIncrementTick+0x15c>)
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	693a      	ldr	r2, [r7, #16]
 8009276:	429a      	cmp	r2, r3
 8009278:	d349      	bcc.n	800930e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800927a:	4b36      	ldr	r3, [pc, #216]	@ (8009354 <xTaskIncrementTick+0x150>)
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	681b      	ldr	r3, [r3, #0]
 8009280:	2b00      	cmp	r3, #0
 8009282:	d104      	bne.n	800928e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009284:	4b36      	ldr	r3, [pc, #216]	@ (8009360 <xTaskIncrementTick+0x15c>)
 8009286:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800928a:	601a      	str	r2, [r3, #0]
					break;
 800928c:	e03f      	b.n	800930e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800928e:	4b31      	ldr	r3, [pc, #196]	@ (8009354 <xTaskIncrementTick+0x150>)
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	68db      	ldr	r3, [r3, #12]
 8009294:	68db      	ldr	r3, [r3, #12]
 8009296:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009298:	68bb      	ldr	r3, [r7, #8]
 800929a:	685b      	ldr	r3, [r3, #4]
 800929c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800929e:	693a      	ldr	r2, [r7, #16]
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	429a      	cmp	r2, r3
 80092a4:	d203      	bcs.n	80092ae <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80092a6:	4a2e      	ldr	r2, [pc, #184]	@ (8009360 <xTaskIncrementTick+0x15c>)
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80092ac:	e02f      	b.n	800930e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80092ae:	68bb      	ldr	r3, [r7, #8]
 80092b0:	3304      	adds	r3, #4
 80092b2:	4618      	mov	r0, r3
 80092b4:	f7fe fdcc 	bl	8007e50 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80092b8:	68bb      	ldr	r3, [r7, #8]
 80092ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80092bc:	2b00      	cmp	r3, #0
 80092be:	d004      	beq.n	80092ca <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80092c0:	68bb      	ldr	r3, [r7, #8]
 80092c2:	3318      	adds	r3, #24
 80092c4:	4618      	mov	r0, r3
 80092c6:	f7fe fdc3 	bl	8007e50 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80092ca:	68bb      	ldr	r3, [r7, #8]
 80092cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80092ce:	4b25      	ldr	r3, [pc, #148]	@ (8009364 <xTaskIncrementTick+0x160>)
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	429a      	cmp	r2, r3
 80092d4:	d903      	bls.n	80092de <xTaskIncrementTick+0xda>
 80092d6:	68bb      	ldr	r3, [r7, #8]
 80092d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80092da:	4a22      	ldr	r2, [pc, #136]	@ (8009364 <xTaskIncrementTick+0x160>)
 80092dc:	6013      	str	r3, [r2, #0]
 80092de:	68bb      	ldr	r3, [r7, #8]
 80092e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80092e2:	4613      	mov	r3, r2
 80092e4:	009b      	lsls	r3, r3, #2
 80092e6:	4413      	add	r3, r2
 80092e8:	009b      	lsls	r3, r3, #2
 80092ea:	4a1f      	ldr	r2, [pc, #124]	@ (8009368 <xTaskIncrementTick+0x164>)
 80092ec:	441a      	add	r2, r3
 80092ee:	68bb      	ldr	r3, [r7, #8]
 80092f0:	3304      	adds	r3, #4
 80092f2:	4619      	mov	r1, r3
 80092f4:	4610      	mov	r0, r2
 80092f6:	f7fe fd4e 	bl	8007d96 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80092fa:	68bb      	ldr	r3, [r7, #8]
 80092fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80092fe:	4b1b      	ldr	r3, [pc, #108]	@ (800936c <xTaskIncrementTick+0x168>)
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009304:	429a      	cmp	r2, r3
 8009306:	d3b8      	bcc.n	800927a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8009308:	2301      	movs	r3, #1
 800930a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800930c:	e7b5      	b.n	800927a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800930e:	4b17      	ldr	r3, [pc, #92]	@ (800936c <xTaskIncrementTick+0x168>)
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009314:	4914      	ldr	r1, [pc, #80]	@ (8009368 <xTaskIncrementTick+0x164>)
 8009316:	4613      	mov	r3, r2
 8009318:	009b      	lsls	r3, r3, #2
 800931a:	4413      	add	r3, r2
 800931c:	009b      	lsls	r3, r3, #2
 800931e:	440b      	add	r3, r1
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	2b01      	cmp	r3, #1
 8009324:	d901      	bls.n	800932a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8009326:	2301      	movs	r3, #1
 8009328:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800932a:	4b11      	ldr	r3, [pc, #68]	@ (8009370 <xTaskIncrementTick+0x16c>)
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	2b00      	cmp	r3, #0
 8009330:	d007      	beq.n	8009342 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8009332:	2301      	movs	r3, #1
 8009334:	617b      	str	r3, [r7, #20]
 8009336:	e004      	b.n	8009342 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8009338:	4b0e      	ldr	r3, [pc, #56]	@ (8009374 <xTaskIncrementTick+0x170>)
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	3301      	adds	r3, #1
 800933e:	4a0d      	ldr	r2, [pc, #52]	@ (8009374 <xTaskIncrementTick+0x170>)
 8009340:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8009342:	697b      	ldr	r3, [r7, #20]
}
 8009344:	4618      	mov	r0, r3
 8009346:	3718      	adds	r7, #24
 8009348:	46bd      	mov	sp, r7
 800934a:	bd80      	pop	{r7, pc}
 800934c:	200013b8 	.word	0x200013b8
 8009350:	20001394 	.word	0x20001394
 8009354:	20001348 	.word	0x20001348
 8009358:	2000134c 	.word	0x2000134c
 800935c:	200013a8 	.word	0x200013a8
 8009360:	200013b0 	.word	0x200013b0
 8009364:	20001398 	.word	0x20001398
 8009368:	20000ec0 	.word	0x20000ec0
 800936c:	20000ebc 	.word	0x20000ebc
 8009370:	200013a4 	.word	0x200013a4
 8009374:	200013a0 	.word	0x200013a0

08009378 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009378:	b480      	push	{r7}
 800937a:	b085      	sub	sp, #20
 800937c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800937e:	4b2b      	ldr	r3, [pc, #172]	@ (800942c <vTaskSwitchContext+0xb4>)
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	2b00      	cmp	r3, #0
 8009384:	d003      	beq.n	800938e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009386:	4b2a      	ldr	r3, [pc, #168]	@ (8009430 <vTaskSwitchContext+0xb8>)
 8009388:	2201      	movs	r2, #1
 800938a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800938c:	e047      	b.n	800941e <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800938e:	4b28      	ldr	r3, [pc, #160]	@ (8009430 <vTaskSwitchContext+0xb8>)
 8009390:	2200      	movs	r2, #0
 8009392:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009394:	4b27      	ldr	r3, [pc, #156]	@ (8009434 <vTaskSwitchContext+0xbc>)
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	60fb      	str	r3, [r7, #12]
 800939a:	e011      	b.n	80093c0 <vTaskSwitchContext+0x48>
 800939c:	68fb      	ldr	r3, [r7, #12]
 800939e:	2b00      	cmp	r3, #0
 80093a0:	d10b      	bne.n	80093ba <vTaskSwitchContext+0x42>
	__asm volatile
 80093a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093a6:	f383 8811 	msr	BASEPRI, r3
 80093aa:	f3bf 8f6f 	isb	sy
 80093ae:	f3bf 8f4f 	dsb	sy
 80093b2:	607b      	str	r3, [r7, #4]
}
 80093b4:	bf00      	nop
 80093b6:	bf00      	nop
 80093b8:	e7fd      	b.n	80093b6 <vTaskSwitchContext+0x3e>
 80093ba:	68fb      	ldr	r3, [r7, #12]
 80093bc:	3b01      	subs	r3, #1
 80093be:	60fb      	str	r3, [r7, #12]
 80093c0:	491d      	ldr	r1, [pc, #116]	@ (8009438 <vTaskSwitchContext+0xc0>)
 80093c2:	68fa      	ldr	r2, [r7, #12]
 80093c4:	4613      	mov	r3, r2
 80093c6:	009b      	lsls	r3, r3, #2
 80093c8:	4413      	add	r3, r2
 80093ca:	009b      	lsls	r3, r3, #2
 80093cc:	440b      	add	r3, r1
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	2b00      	cmp	r3, #0
 80093d2:	d0e3      	beq.n	800939c <vTaskSwitchContext+0x24>
 80093d4:	68fa      	ldr	r2, [r7, #12]
 80093d6:	4613      	mov	r3, r2
 80093d8:	009b      	lsls	r3, r3, #2
 80093da:	4413      	add	r3, r2
 80093dc:	009b      	lsls	r3, r3, #2
 80093de:	4a16      	ldr	r2, [pc, #88]	@ (8009438 <vTaskSwitchContext+0xc0>)
 80093e0:	4413      	add	r3, r2
 80093e2:	60bb      	str	r3, [r7, #8]
 80093e4:	68bb      	ldr	r3, [r7, #8]
 80093e6:	685b      	ldr	r3, [r3, #4]
 80093e8:	685a      	ldr	r2, [r3, #4]
 80093ea:	68bb      	ldr	r3, [r7, #8]
 80093ec:	605a      	str	r2, [r3, #4]
 80093ee:	68bb      	ldr	r3, [r7, #8]
 80093f0:	685a      	ldr	r2, [r3, #4]
 80093f2:	68bb      	ldr	r3, [r7, #8]
 80093f4:	3308      	adds	r3, #8
 80093f6:	429a      	cmp	r2, r3
 80093f8:	d104      	bne.n	8009404 <vTaskSwitchContext+0x8c>
 80093fa:	68bb      	ldr	r3, [r7, #8]
 80093fc:	685b      	ldr	r3, [r3, #4]
 80093fe:	685a      	ldr	r2, [r3, #4]
 8009400:	68bb      	ldr	r3, [r7, #8]
 8009402:	605a      	str	r2, [r3, #4]
 8009404:	68bb      	ldr	r3, [r7, #8]
 8009406:	685b      	ldr	r3, [r3, #4]
 8009408:	68db      	ldr	r3, [r3, #12]
 800940a:	4a0c      	ldr	r2, [pc, #48]	@ (800943c <vTaskSwitchContext+0xc4>)
 800940c:	6013      	str	r3, [r2, #0]
 800940e:	4a09      	ldr	r2, [pc, #36]	@ (8009434 <vTaskSwitchContext+0xbc>)
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009414:	4b09      	ldr	r3, [pc, #36]	@ (800943c <vTaskSwitchContext+0xc4>)
 8009416:	681b      	ldr	r3, [r3, #0]
 8009418:	3354      	adds	r3, #84	@ 0x54
 800941a:	4a09      	ldr	r2, [pc, #36]	@ (8009440 <vTaskSwitchContext+0xc8>)
 800941c:	6013      	str	r3, [r2, #0]
}
 800941e:	bf00      	nop
 8009420:	3714      	adds	r7, #20
 8009422:	46bd      	mov	sp, r7
 8009424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009428:	4770      	bx	lr
 800942a:	bf00      	nop
 800942c:	200013b8 	.word	0x200013b8
 8009430:	200013a4 	.word	0x200013a4
 8009434:	20001398 	.word	0x20001398
 8009438:	20000ec0 	.word	0x20000ec0
 800943c:	20000ebc 	.word	0x20000ebc
 8009440:	20000014 	.word	0x20000014

08009444 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8009444:	b580      	push	{r7, lr}
 8009446:	b084      	sub	sp, #16
 8009448:	af00      	add	r7, sp, #0
 800944a:	6078      	str	r0, [r7, #4]
 800944c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	2b00      	cmp	r3, #0
 8009452:	d10b      	bne.n	800946c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8009454:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009458:	f383 8811 	msr	BASEPRI, r3
 800945c:	f3bf 8f6f 	isb	sy
 8009460:	f3bf 8f4f 	dsb	sy
 8009464:	60fb      	str	r3, [r7, #12]
}
 8009466:	bf00      	nop
 8009468:	bf00      	nop
 800946a:	e7fd      	b.n	8009468 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800946c:	4b07      	ldr	r3, [pc, #28]	@ (800948c <vTaskPlaceOnEventList+0x48>)
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	3318      	adds	r3, #24
 8009472:	4619      	mov	r1, r3
 8009474:	6878      	ldr	r0, [r7, #4]
 8009476:	f7fe fcb2 	bl	8007dde <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800947a:	2101      	movs	r1, #1
 800947c:	6838      	ldr	r0, [r7, #0]
 800947e:	f000 fb87 	bl	8009b90 <prvAddCurrentTaskToDelayedList>
}
 8009482:	bf00      	nop
 8009484:	3710      	adds	r7, #16
 8009486:	46bd      	mov	sp, r7
 8009488:	bd80      	pop	{r7, pc}
 800948a:	bf00      	nop
 800948c:	20000ebc 	.word	0x20000ebc

08009490 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009490:	b580      	push	{r7, lr}
 8009492:	b086      	sub	sp, #24
 8009494:	af00      	add	r7, sp, #0
 8009496:	60f8      	str	r0, [r7, #12]
 8009498:	60b9      	str	r1, [r7, #8]
 800949a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	2b00      	cmp	r3, #0
 80094a0:	d10b      	bne.n	80094ba <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80094a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094a6:	f383 8811 	msr	BASEPRI, r3
 80094aa:	f3bf 8f6f 	isb	sy
 80094ae:	f3bf 8f4f 	dsb	sy
 80094b2:	617b      	str	r3, [r7, #20]
}
 80094b4:	bf00      	nop
 80094b6:	bf00      	nop
 80094b8:	e7fd      	b.n	80094b6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80094ba:	4b0a      	ldr	r3, [pc, #40]	@ (80094e4 <vTaskPlaceOnEventListRestricted+0x54>)
 80094bc:	681b      	ldr	r3, [r3, #0]
 80094be:	3318      	adds	r3, #24
 80094c0:	4619      	mov	r1, r3
 80094c2:	68f8      	ldr	r0, [r7, #12]
 80094c4:	f7fe fc67 	bl	8007d96 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	2b00      	cmp	r3, #0
 80094cc:	d002      	beq.n	80094d4 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80094ce:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80094d2:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80094d4:	6879      	ldr	r1, [r7, #4]
 80094d6:	68b8      	ldr	r0, [r7, #8]
 80094d8:	f000 fb5a 	bl	8009b90 <prvAddCurrentTaskToDelayedList>
	}
 80094dc:	bf00      	nop
 80094de:	3718      	adds	r7, #24
 80094e0:	46bd      	mov	sp, r7
 80094e2:	bd80      	pop	{r7, pc}
 80094e4:	20000ebc 	.word	0x20000ebc

080094e8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80094e8:	b580      	push	{r7, lr}
 80094ea:	b086      	sub	sp, #24
 80094ec:	af00      	add	r7, sp, #0
 80094ee:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	68db      	ldr	r3, [r3, #12]
 80094f4:	68db      	ldr	r3, [r3, #12]
 80094f6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80094f8:	693b      	ldr	r3, [r7, #16]
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	d10b      	bne.n	8009516 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80094fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009502:	f383 8811 	msr	BASEPRI, r3
 8009506:	f3bf 8f6f 	isb	sy
 800950a:	f3bf 8f4f 	dsb	sy
 800950e:	60fb      	str	r3, [r7, #12]
}
 8009510:	bf00      	nop
 8009512:	bf00      	nop
 8009514:	e7fd      	b.n	8009512 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009516:	693b      	ldr	r3, [r7, #16]
 8009518:	3318      	adds	r3, #24
 800951a:	4618      	mov	r0, r3
 800951c:	f7fe fc98 	bl	8007e50 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009520:	4b1d      	ldr	r3, [pc, #116]	@ (8009598 <xTaskRemoveFromEventList+0xb0>)
 8009522:	681b      	ldr	r3, [r3, #0]
 8009524:	2b00      	cmp	r3, #0
 8009526:	d11d      	bne.n	8009564 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009528:	693b      	ldr	r3, [r7, #16]
 800952a:	3304      	adds	r3, #4
 800952c:	4618      	mov	r0, r3
 800952e:	f7fe fc8f 	bl	8007e50 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009532:	693b      	ldr	r3, [r7, #16]
 8009534:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009536:	4b19      	ldr	r3, [pc, #100]	@ (800959c <xTaskRemoveFromEventList+0xb4>)
 8009538:	681b      	ldr	r3, [r3, #0]
 800953a:	429a      	cmp	r2, r3
 800953c:	d903      	bls.n	8009546 <xTaskRemoveFromEventList+0x5e>
 800953e:	693b      	ldr	r3, [r7, #16]
 8009540:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009542:	4a16      	ldr	r2, [pc, #88]	@ (800959c <xTaskRemoveFromEventList+0xb4>)
 8009544:	6013      	str	r3, [r2, #0]
 8009546:	693b      	ldr	r3, [r7, #16]
 8009548:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800954a:	4613      	mov	r3, r2
 800954c:	009b      	lsls	r3, r3, #2
 800954e:	4413      	add	r3, r2
 8009550:	009b      	lsls	r3, r3, #2
 8009552:	4a13      	ldr	r2, [pc, #76]	@ (80095a0 <xTaskRemoveFromEventList+0xb8>)
 8009554:	441a      	add	r2, r3
 8009556:	693b      	ldr	r3, [r7, #16]
 8009558:	3304      	adds	r3, #4
 800955a:	4619      	mov	r1, r3
 800955c:	4610      	mov	r0, r2
 800955e:	f7fe fc1a 	bl	8007d96 <vListInsertEnd>
 8009562:	e005      	b.n	8009570 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009564:	693b      	ldr	r3, [r7, #16]
 8009566:	3318      	adds	r3, #24
 8009568:	4619      	mov	r1, r3
 800956a:	480e      	ldr	r0, [pc, #56]	@ (80095a4 <xTaskRemoveFromEventList+0xbc>)
 800956c:	f7fe fc13 	bl	8007d96 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009570:	693b      	ldr	r3, [r7, #16]
 8009572:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009574:	4b0c      	ldr	r3, [pc, #48]	@ (80095a8 <xTaskRemoveFromEventList+0xc0>)
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800957a:	429a      	cmp	r2, r3
 800957c:	d905      	bls.n	800958a <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800957e:	2301      	movs	r3, #1
 8009580:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8009582:	4b0a      	ldr	r3, [pc, #40]	@ (80095ac <xTaskRemoveFromEventList+0xc4>)
 8009584:	2201      	movs	r2, #1
 8009586:	601a      	str	r2, [r3, #0]
 8009588:	e001      	b.n	800958e <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800958a:	2300      	movs	r3, #0
 800958c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800958e:	697b      	ldr	r3, [r7, #20]
}
 8009590:	4618      	mov	r0, r3
 8009592:	3718      	adds	r7, #24
 8009594:	46bd      	mov	sp, r7
 8009596:	bd80      	pop	{r7, pc}
 8009598:	200013b8 	.word	0x200013b8
 800959c:	20001398 	.word	0x20001398
 80095a0:	20000ec0 	.word	0x20000ec0
 80095a4:	20001350 	.word	0x20001350
 80095a8:	20000ebc 	.word	0x20000ebc
 80095ac:	200013a4 	.word	0x200013a4

080095b0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80095b0:	b480      	push	{r7}
 80095b2:	b083      	sub	sp, #12
 80095b4:	af00      	add	r7, sp, #0
 80095b6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80095b8:	4b06      	ldr	r3, [pc, #24]	@ (80095d4 <vTaskInternalSetTimeOutState+0x24>)
 80095ba:	681a      	ldr	r2, [r3, #0]
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80095c0:	4b05      	ldr	r3, [pc, #20]	@ (80095d8 <vTaskInternalSetTimeOutState+0x28>)
 80095c2:	681a      	ldr	r2, [r3, #0]
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	605a      	str	r2, [r3, #4]
}
 80095c8:	bf00      	nop
 80095ca:	370c      	adds	r7, #12
 80095cc:	46bd      	mov	sp, r7
 80095ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095d2:	4770      	bx	lr
 80095d4:	200013a8 	.word	0x200013a8
 80095d8:	20001394 	.word	0x20001394

080095dc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80095dc:	b580      	push	{r7, lr}
 80095de:	b088      	sub	sp, #32
 80095e0:	af00      	add	r7, sp, #0
 80095e2:	6078      	str	r0, [r7, #4]
 80095e4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	2b00      	cmp	r3, #0
 80095ea:	d10b      	bne.n	8009604 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80095ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095f0:	f383 8811 	msr	BASEPRI, r3
 80095f4:	f3bf 8f6f 	isb	sy
 80095f8:	f3bf 8f4f 	dsb	sy
 80095fc:	613b      	str	r3, [r7, #16]
}
 80095fe:	bf00      	nop
 8009600:	bf00      	nop
 8009602:	e7fd      	b.n	8009600 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8009604:	683b      	ldr	r3, [r7, #0]
 8009606:	2b00      	cmp	r3, #0
 8009608:	d10b      	bne.n	8009622 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800960a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800960e:	f383 8811 	msr	BASEPRI, r3
 8009612:	f3bf 8f6f 	isb	sy
 8009616:	f3bf 8f4f 	dsb	sy
 800961a:	60fb      	str	r3, [r7, #12]
}
 800961c:	bf00      	nop
 800961e:	bf00      	nop
 8009620:	e7fd      	b.n	800961e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8009622:	f000 ff91 	bl	800a548 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8009626:	4b1d      	ldr	r3, [pc, #116]	@ (800969c <xTaskCheckForTimeOut+0xc0>)
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	685b      	ldr	r3, [r3, #4]
 8009630:	69ba      	ldr	r2, [r7, #24]
 8009632:	1ad3      	subs	r3, r2, r3
 8009634:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8009636:	683b      	ldr	r3, [r7, #0]
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800963e:	d102      	bne.n	8009646 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009640:	2300      	movs	r3, #0
 8009642:	61fb      	str	r3, [r7, #28]
 8009644:	e023      	b.n	800968e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	681a      	ldr	r2, [r3, #0]
 800964a:	4b15      	ldr	r3, [pc, #84]	@ (80096a0 <xTaskCheckForTimeOut+0xc4>)
 800964c:	681b      	ldr	r3, [r3, #0]
 800964e:	429a      	cmp	r2, r3
 8009650:	d007      	beq.n	8009662 <xTaskCheckForTimeOut+0x86>
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	685b      	ldr	r3, [r3, #4]
 8009656:	69ba      	ldr	r2, [r7, #24]
 8009658:	429a      	cmp	r2, r3
 800965a:	d302      	bcc.n	8009662 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800965c:	2301      	movs	r3, #1
 800965e:	61fb      	str	r3, [r7, #28]
 8009660:	e015      	b.n	800968e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009662:	683b      	ldr	r3, [r7, #0]
 8009664:	681b      	ldr	r3, [r3, #0]
 8009666:	697a      	ldr	r2, [r7, #20]
 8009668:	429a      	cmp	r2, r3
 800966a:	d20b      	bcs.n	8009684 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800966c:	683b      	ldr	r3, [r7, #0]
 800966e:	681a      	ldr	r2, [r3, #0]
 8009670:	697b      	ldr	r3, [r7, #20]
 8009672:	1ad2      	subs	r2, r2, r3
 8009674:	683b      	ldr	r3, [r7, #0]
 8009676:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009678:	6878      	ldr	r0, [r7, #4]
 800967a:	f7ff ff99 	bl	80095b0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800967e:	2300      	movs	r3, #0
 8009680:	61fb      	str	r3, [r7, #28]
 8009682:	e004      	b.n	800968e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8009684:	683b      	ldr	r3, [r7, #0]
 8009686:	2200      	movs	r2, #0
 8009688:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800968a:	2301      	movs	r3, #1
 800968c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800968e:	f000 ff8d 	bl	800a5ac <vPortExitCritical>

	return xReturn;
 8009692:	69fb      	ldr	r3, [r7, #28]
}
 8009694:	4618      	mov	r0, r3
 8009696:	3720      	adds	r7, #32
 8009698:	46bd      	mov	sp, r7
 800969a:	bd80      	pop	{r7, pc}
 800969c:	20001394 	.word	0x20001394
 80096a0:	200013a8 	.word	0x200013a8

080096a4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80096a4:	b480      	push	{r7}
 80096a6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80096a8:	4b03      	ldr	r3, [pc, #12]	@ (80096b8 <vTaskMissedYield+0x14>)
 80096aa:	2201      	movs	r2, #1
 80096ac:	601a      	str	r2, [r3, #0]
}
 80096ae:	bf00      	nop
 80096b0:	46bd      	mov	sp, r7
 80096b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096b6:	4770      	bx	lr
 80096b8:	200013a4 	.word	0x200013a4

080096bc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80096bc:	b580      	push	{r7, lr}
 80096be:	b082      	sub	sp, #8
 80096c0:	af00      	add	r7, sp, #0
 80096c2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80096c4:	f000 f852 	bl	800976c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80096c8:	4b06      	ldr	r3, [pc, #24]	@ (80096e4 <prvIdleTask+0x28>)
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	2b01      	cmp	r3, #1
 80096ce:	d9f9      	bls.n	80096c4 <prvIdleTask+0x8>
			{
				taskYIELD();
 80096d0:	4b05      	ldr	r3, [pc, #20]	@ (80096e8 <prvIdleTask+0x2c>)
 80096d2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80096d6:	601a      	str	r2, [r3, #0]
 80096d8:	f3bf 8f4f 	dsb	sy
 80096dc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80096e0:	e7f0      	b.n	80096c4 <prvIdleTask+0x8>
 80096e2:	bf00      	nop
 80096e4:	20000ec0 	.word	0x20000ec0
 80096e8:	e000ed04 	.word	0xe000ed04

080096ec <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80096ec:	b580      	push	{r7, lr}
 80096ee:	b082      	sub	sp, #8
 80096f0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80096f2:	2300      	movs	r3, #0
 80096f4:	607b      	str	r3, [r7, #4]
 80096f6:	e00c      	b.n	8009712 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80096f8:	687a      	ldr	r2, [r7, #4]
 80096fa:	4613      	mov	r3, r2
 80096fc:	009b      	lsls	r3, r3, #2
 80096fe:	4413      	add	r3, r2
 8009700:	009b      	lsls	r3, r3, #2
 8009702:	4a12      	ldr	r2, [pc, #72]	@ (800974c <prvInitialiseTaskLists+0x60>)
 8009704:	4413      	add	r3, r2
 8009706:	4618      	mov	r0, r3
 8009708:	f7fe fb18 	bl	8007d3c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	3301      	adds	r3, #1
 8009710:	607b      	str	r3, [r7, #4]
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	2b37      	cmp	r3, #55	@ 0x37
 8009716:	d9ef      	bls.n	80096f8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009718:	480d      	ldr	r0, [pc, #52]	@ (8009750 <prvInitialiseTaskLists+0x64>)
 800971a:	f7fe fb0f 	bl	8007d3c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800971e:	480d      	ldr	r0, [pc, #52]	@ (8009754 <prvInitialiseTaskLists+0x68>)
 8009720:	f7fe fb0c 	bl	8007d3c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009724:	480c      	ldr	r0, [pc, #48]	@ (8009758 <prvInitialiseTaskLists+0x6c>)
 8009726:	f7fe fb09 	bl	8007d3c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800972a:	480c      	ldr	r0, [pc, #48]	@ (800975c <prvInitialiseTaskLists+0x70>)
 800972c:	f7fe fb06 	bl	8007d3c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009730:	480b      	ldr	r0, [pc, #44]	@ (8009760 <prvInitialiseTaskLists+0x74>)
 8009732:	f7fe fb03 	bl	8007d3c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8009736:	4b0b      	ldr	r3, [pc, #44]	@ (8009764 <prvInitialiseTaskLists+0x78>)
 8009738:	4a05      	ldr	r2, [pc, #20]	@ (8009750 <prvInitialiseTaskLists+0x64>)
 800973a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800973c:	4b0a      	ldr	r3, [pc, #40]	@ (8009768 <prvInitialiseTaskLists+0x7c>)
 800973e:	4a05      	ldr	r2, [pc, #20]	@ (8009754 <prvInitialiseTaskLists+0x68>)
 8009740:	601a      	str	r2, [r3, #0]
}
 8009742:	bf00      	nop
 8009744:	3708      	adds	r7, #8
 8009746:	46bd      	mov	sp, r7
 8009748:	bd80      	pop	{r7, pc}
 800974a:	bf00      	nop
 800974c:	20000ec0 	.word	0x20000ec0
 8009750:	20001320 	.word	0x20001320
 8009754:	20001334 	.word	0x20001334
 8009758:	20001350 	.word	0x20001350
 800975c:	20001364 	.word	0x20001364
 8009760:	2000137c 	.word	0x2000137c
 8009764:	20001348 	.word	0x20001348
 8009768:	2000134c 	.word	0x2000134c

0800976c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800976c:	b580      	push	{r7, lr}
 800976e:	b082      	sub	sp, #8
 8009770:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009772:	e019      	b.n	80097a8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009774:	f000 fee8 	bl	800a548 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009778:	4b10      	ldr	r3, [pc, #64]	@ (80097bc <prvCheckTasksWaitingTermination+0x50>)
 800977a:	68db      	ldr	r3, [r3, #12]
 800977c:	68db      	ldr	r3, [r3, #12]
 800977e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	3304      	adds	r3, #4
 8009784:	4618      	mov	r0, r3
 8009786:	f7fe fb63 	bl	8007e50 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800978a:	4b0d      	ldr	r3, [pc, #52]	@ (80097c0 <prvCheckTasksWaitingTermination+0x54>)
 800978c:	681b      	ldr	r3, [r3, #0]
 800978e:	3b01      	subs	r3, #1
 8009790:	4a0b      	ldr	r2, [pc, #44]	@ (80097c0 <prvCheckTasksWaitingTermination+0x54>)
 8009792:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009794:	4b0b      	ldr	r3, [pc, #44]	@ (80097c4 <prvCheckTasksWaitingTermination+0x58>)
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	3b01      	subs	r3, #1
 800979a:	4a0a      	ldr	r2, [pc, #40]	@ (80097c4 <prvCheckTasksWaitingTermination+0x58>)
 800979c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800979e:	f000 ff05 	bl	800a5ac <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80097a2:	6878      	ldr	r0, [r7, #4]
 80097a4:	f000 f810 	bl	80097c8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80097a8:	4b06      	ldr	r3, [pc, #24]	@ (80097c4 <prvCheckTasksWaitingTermination+0x58>)
 80097aa:	681b      	ldr	r3, [r3, #0]
 80097ac:	2b00      	cmp	r3, #0
 80097ae:	d1e1      	bne.n	8009774 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80097b0:	bf00      	nop
 80097b2:	bf00      	nop
 80097b4:	3708      	adds	r7, #8
 80097b6:	46bd      	mov	sp, r7
 80097b8:	bd80      	pop	{r7, pc}
 80097ba:	bf00      	nop
 80097bc:	20001364 	.word	0x20001364
 80097c0:	20001390 	.word	0x20001390
 80097c4:	20001378 	.word	0x20001378

080097c8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80097c8:	b580      	push	{r7, lr}
 80097ca:	b084      	sub	sp, #16
 80097cc:	af00      	add	r7, sp, #0
 80097ce:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	3354      	adds	r3, #84	@ 0x54
 80097d4:	4618      	mov	r0, r3
 80097d6:	f001 f9cf 	bl	800ab78 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	d108      	bne.n	80097f6 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80097e8:	4618      	mov	r0, r3
 80097ea:	f001 f89d 	bl	800a928 <vPortFree>
				vPortFree( pxTCB );
 80097ee:	6878      	ldr	r0, [r7, #4]
 80097f0:	f001 f89a 	bl	800a928 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80097f4:	e019      	b.n	800982a <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80097fc:	2b01      	cmp	r3, #1
 80097fe:	d103      	bne.n	8009808 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8009800:	6878      	ldr	r0, [r7, #4]
 8009802:	f001 f891 	bl	800a928 <vPortFree>
	}
 8009806:	e010      	b.n	800982a <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800980e:	2b02      	cmp	r3, #2
 8009810:	d00b      	beq.n	800982a <prvDeleteTCB+0x62>
	__asm volatile
 8009812:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009816:	f383 8811 	msr	BASEPRI, r3
 800981a:	f3bf 8f6f 	isb	sy
 800981e:	f3bf 8f4f 	dsb	sy
 8009822:	60fb      	str	r3, [r7, #12]
}
 8009824:	bf00      	nop
 8009826:	bf00      	nop
 8009828:	e7fd      	b.n	8009826 <prvDeleteTCB+0x5e>
	}
 800982a:	bf00      	nop
 800982c:	3710      	adds	r7, #16
 800982e:	46bd      	mov	sp, r7
 8009830:	bd80      	pop	{r7, pc}
	...

08009834 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009834:	b480      	push	{r7}
 8009836:	b083      	sub	sp, #12
 8009838:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800983a:	4b0c      	ldr	r3, [pc, #48]	@ (800986c <prvResetNextTaskUnblockTime+0x38>)
 800983c:	681b      	ldr	r3, [r3, #0]
 800983e:	681b      	ldr	r3, [r3, #0]
 8009840:	2b00      	cmp	r3, #0
 8009842:	d104      	bne.n	800984e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009844:	4b0a      	ldr	r3, [pc, #40]	@ (8009870 <prvResetNextTaskUnblockTime+0x3c>)
 8009846:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800984a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800984c:	e008      	b.n	8009860 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800984e:	4b07      	ldr	r3, [pc, #28]	@ (800986c <prvResetNextTaskUnblockTime+0x38>)
 8009850:	681b      	ldr	r3, [r3, #0]
 8009852:	68db      	ldr	r3, [r3, #12]
 8009854:	68db      	ldr	r3, [r3, #12]
 8009856:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	685b      	ldr	r3, [r3, #4]
 800985c:	4a04      	ldr	r2, [pc, #16]	@ (8009870 <prvResetNextTaskUnblockTime+0x3c>)
 800985e:	6013      	str	r3, [r2, #0]
}
 8009860:	bf00      	nop
 8009862:	370c      	adds	r7, #12
 8009864:	46bd      	mov	sp, r7
 8009866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800986a:	4770      	bx	lr
 800986c:	20001348 	.word	0x20001348
 8009870:	200013b0 	.word	0x200013b0

08009874 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009874:	b480      	push	{r7}
 8009876:	b083      	sub	sp, #12
 8009878:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800987a:	4b0b      	ldr	r3, [pc, #44]	@ (80098a8 <xTaskGetSchedulerState+0x34>)
 800987c:	681b      	ldr	r3, [r3, #0]
 800987e:	2b00      	cmp	r3, #0
 8009880:	d102      	bne.n	8009888 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009882:	2301      	movs	r3, #1
 8009884:	607b      	str	r3, [r7, #4]
 8009886:	e008      	b.n	800989a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009888:	4b08      	ldr	r3, [pc, #32]	@ (80098ac <xTaskGetSchedulerState+0x38>)
 800988a:	681b      	ldr	r3, [r3, #0]
 800988c:	2b00      	cmp	r3, #0
 800988e:	d102      	bne.n	8009896 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009890:	2302      	movs	r3, #2
 8009892:	607b      	str	r3, [r7, #4]
 8009894:	e001      	b.n	800989a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8009896:	2300      	movs	r3, #0
 8009898:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800989a:	687b      	ldr	r3, [r7, #4]
	}
 800989c:	4618      	mov	r0, r3
 800989e:	370c      	adds	r7, #12
 80098a0:	46bd      	mov	sp, r7
 80098a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098a6:	4770      	bx	lr
 80098a8:	2000139c 	.word	0x2000139c
 80098ac:	200013b8 	.word	0x200013b8

080098b0 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80098b0:	b580      	push	{r7, lr}
 80098b2:	b084      	sub	sp, #16
 80098b4:	af00      	add	r7, sp, #0
 80098b6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80098bc:	2300      	movs	r3, #0
 80098be:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	d051      	beq.n	800996a <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80098c6:	68bb      	ldr	r3, [r7, #8]
 80098c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80098ca:	4b2a      	ldr	r3, [pc, #168]	@ (8009974 <xTaskPriorityInherit+0xc4>)
 80098cc:	681b      	ldr	r3, [r3, #0]
 80098ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80098d0:	429a      	cmp	r2, r3
 80098d2:	d241      	bcs.n	8009958 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80098d4:	68bb      	ldr	r3, [r7, #8]
 80098d6:	699b      	ldr	r3, [r3, #24]
 80098d8:	2b00      	cmp	r3, #0
 80098da:	db06      	blt.n	80098ea <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80098dc:	4b25      	ldr	r3, [pc, #148]	@ (8009974 <xTaskPriorityInherit+0xc4>)
 80098de:	681b      	ldr	r3, [r3, #0]
 80098e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80098e2:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80098e6:	68bb      	ldr	r3, [r7, #8]
 80098e8:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80098ea:	68bb      	ldr	r3, [r7, #8]
 80098ec:	6959      	ldr	r1, [r3, #20]
 80098ee:	68bb      	ldr	r3, [r7, #8]
 80098f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80098f2:	4613      	mov	r3, r2
 80098f4:	009b      	lsls	r3, r3, #2
 80098f6:	4413      	add	r3, r2
 80098f8:	009b      	lsls	r3, r3, #2
 80098fa:	4a1f      	ldr	r2, [pc, #124]	@ (8009978 <xTaskPriorityInherit+0xc8>)
 80098fc:	4413      	add	r3, r2
 80098fe:	4299      	cmp	r1, r3
 8009900:	d122      	bne.n	8009948 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009902:	68bb      	ldr	r3, [r7, #8]
 8009904:	3304      	adds	r3, #4
 8009906:	4618      	mov	r0, r3
 8009908:	f7fe faa2 	bl	8007e50 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800990c:	4b19      	ldr	r3, [pc, #100]	@ (8009974 <xTaskPriorityInherit+0xc4>)
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009912:	68bb      	ldr	r3, [r7, #8]
 8009914:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8009916:	68bb      	ldr	r3, [r7, #8]
 8009918:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800991a:	4b18      	ldr	r3, [pc, #96]	@ (800997c <xTaskPriorityInherit+0xcc>)
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	429a      	cmp	r2, r3
 8009920:	d903      	bls.n	800992a <xTaskPriorityInherit+0x7a>
 8009922:	68bb      	ldr	r3, [r7, #8]
 8009924:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009926:	4a15      	ldr	r2, [pc, #84]	@ (800997c <xTaskPriorityInherit+0xcc>)
 8009928:	6013      	str	r3, [r2, #0]
 800992a:	68bb      	ldr	r3, [r7, #8]
 800992c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800992e:	4613      	mov	r3, r2
 8009930:	009b      	lsls	r3, r3, #2
 8009932:	4413      	add	r3, r2
 8009934:	009b      	lsls	r3, r3, #2
 8009936:	4a10      	ldr	r2, [pc, #64]	@ (8009978 <xTaskPriorityInherit+0xc8>)
 8009938:	441a      	add	r2, r3
 800993a:	68bb      	ldr	r3, [r7, #8]
 800993c:	3304      	adds	r3, #4
 800993e:	4619      	mov	r1, r3
 8009940:	4610      	mov	r0, r2
 8009942:	f7fe fa28 	bl	8007d96 <vListInsertEnd>
 8009946:	e004      	b.n	8009952 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8009948:	4b0a      	ldr	r3, [pc, #40]	@ (8009974 <xTaskPriorityInherit+0xc4>)
 800994a:	681b      	ldr	r3, [r3, #0]
 800994c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800994e:	68bb      	ldr	r3, [r7, #8]
 8009950:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8009952:	2301      	movs	r3, #1
 8009954:	60fb      	str	r3, [r7, #12]
 8009956:	e008      	b.n	800996a <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8009958:	68bb      	ldr	r3, [r7, #8]
 800995a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800995c:	4b05      	ldr	r3, [pc, #20]	@ (8009974 <xTaskPriorityInherit+0xc4>)
 800995e:	681b      	ldr	r3, [r3, #0]
 8009960:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009962:	429a      	cmp	r2, r3
 8009964:	d201      	bcs.n	800996a <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8009966:	2301      	movs	r3, #1
 8009968:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800996a:	68fb      	ldr	r3, [r7, #12]
	}
 800996c:	4618      	mov	r0, r3
 800996e:	3710      	adds	r7, #16
 8009970:	46bd      	mov	sp, r7
 8009972:	bd80      	pop	{r7, pc}
 8009974:	20000ebc 	.word	0x20000ebc
 8009978:	20000ec0 	.word	0x20000ec0
 800997c:	20001398 	.word	0x20001398

08009980 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8009980:	b580      	push	{r7, lr}
 8009982:	b086      	sub	sp, #24
 8009984:	af00      	add	r7, sp, #0
 8009986:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800998c:	2300      	movs	r3, #0
 800998e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	2b00      	cmp	r3, #0
 8009994:	d058      	beq.n	8009a48 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8009996:	4b2f      	ldr	r3, [pc, #188]	@ (8009a54 <xTaskPriorityDisinherit+0xd4>)
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	693a      	ldr	r2, [r7, #16]
 800999c:	429a      	cmp	r2, r3
 800999e:	d00b      	beq.n	80099b8 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80099a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099a4:	f383 8811 	msr	BASEPRI, r3
 80099a8:	f3bf 8f6f 	isb	sy
 80099ac:	f3bf 8f4f 	dsb	sy
 80099b0:	60fb      	str	r3, [r7, #12]
}
 80099b2:	bf00      	nop
 80099b4:	bf00      	nop
 80099b6:	e7fd      	b.n	80099b4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80099b8:	693b      	ldr	r3, [r7, #16]
 80099ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80099bc:	2b00      	cmp	r3, #0
 80099be:	d10b      	bne.n	80099d8 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80099c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099c4:	f383 8811 	msr	BASEPRI, r3
 80099c8:	f3bf 8f6f 	isb	sy
 80099cc:	f3bf 8f4f 	dsb	sy
 80099d0:	60bb      	str	r3, [r7, #8]
}
 80099d2:	bf00      	nop
 80099d4:	bf00      	nop
 80099d6:	e7fd      	b.n	80099d4 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80099d8:	693b      	ldr	r3, [r7, #16]
 80099da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80099dc:	1e5a      	subs	r2, r3, #1
 80099de:	693b      	ldr	r3, [r7, #16]
 80099e0:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80099e2:	693b      	ldr	r3, [r7, #16]
 80099e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80099e6:	693b      	ldr	r3, [r7, #16]
 80099e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80099ea:	429a      	cmp	r2, r3
 80099ec:	d02c      	beq.n	8009a48 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80099ee:	693b      	ldr	r3, [r7, #16]
 80099f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80099f2:	2b00      	cmp	r3, #0
 80099f4:	d128      	bne.n	8009a48 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80099f6:	693b      	ldr	r3, [r7, #16]
 80099f8:	3304      	adds	r3, #4
 80099fa:	4618      	mov	r0, r3
 80099fc:	f7fe fa28 	bl	8007e50 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8009a00:	693b      	ldr	r3, [r7, #16]
 8009a02:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009a04:	693b      	ldr	r3, [r7, #16]
 8009a06:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009a08:	693b      	ldr	r3, [r7, #16]
 8009a0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a0c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8009a10:	693b      	ldr	r3, [r7, #16]
 8009a12:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8009a14:	693b      	ldr	r3, [r7, #16]
 8009a16:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009a18:	4b0f      	ldr	r3, [pc, #60]	@ (8009a58 <xTaskPriorityDisinherit+0xd8>)
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	429a      	cmp	r2, r3
 8009a1e:	d903      	bls.n	8009a28 <xTaskPriorityDisinherit+0xa8>
 8009a20:	693b      	ldr	r3, [r7, #16]
 8009a22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a24:	4a0c      	ldr	r2, [pc, #48]	@ (8009a58 <xTaskPriorityDisinherit+0xd8>)
 8009a26:	6013      	str	r3, [r2, #0]
 8009a28:	693b      	ldr	r3, [r7, #16]
 8009a2a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009a2c:	4613      	mov	r3, r2
 8009a2e:	009b      	lsls	r3, r3, #2
 8009a30:	4413      	add	r3, r2
 8009a32:	009b      	lsls	r3, r3, #2
 8009a34:	4a09      	ldr	r2, [pc, #36]	@ (8009a5c <xTaskPriorityDisinherit+0xdc>)
 8009a36:	441a      	add	r2, r3
 8009a38:	693b      	ldr	r3, [r7, #16]
 8009a3a:	3304      	adds	r3, #4
 8009a3c:	4619      	mov	r1, r3
 8009a3e:	4610      	mov	r0, r2
 8009a40:	f7fe f9a9 	bl	8007d96 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8009a44:	2301      	movs	r3, #1
 8009a46:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009a48:	697b      	ldr	r3, [r7, #20]
	}
 8009a4a:	4618      	mov	r0, r3
 8009a4c:	3718      	adds	r7, #24
 8009a4e:	46bd      	mov	sp, r7
 8009a50:	bd80      	pop	{r7, pc}
 8009a52:	bf00      	nop
 8009a54:	20000ebc 	.word	0x20000ebc
 8009a58:	20001398 	.word	0x20001398
 8009a5c:	20000ec0 	.word	0x20000ec0

08009a60 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8009a60:	b580      	push	{r7, lr}
 8009a62:	b088      	sub	sp, #32
 8009a64:	af00      	add	r7, sp, #0
 8009a66:	6078      	str	r0, [r7, #4]
 8009a68:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8009a6e:	2301      	movs	r3, #1
 8009a70:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	2b00      	cmp	r3, #0
 8009a76:	d06c      	beq.n	8009b52 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8009a78:	69bb      	ldr	r3, [r7, #24]
 8009a7a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009a7c:	2b00      	cmp	r3, #0
 8009a7e:	d10b      	bne.n	8009a98 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8009a80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a84:	f383 8811 	msr	BASEPRI, r3
 8009a88:	f3bf 8f6f 	isb	sy
 8009a8c:	f3bf 8f4f 	dsb	sy
 8009a90:	60fb      	str	r3, [r7, #12]
}
 8009a92:	bf00      	nop
 8009a94:	bf00      	nop
 8009a96:	e7fd      	b.n	8009a94 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8009a98:	69bb      	ldr	r3, [r7, #24]
 8009a9a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009a9c:	683a      	ldr	r2, [r7, #0]
 8009a9e:	429a      	cmp	r2, r3
 8009aa0:	d902      	bls.n	8009aa8 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8009aa2:	683b      	ldr	r3, [r7, #0]
 8009aa4:	61fb      	str	r3, [r7, #28]
 8009aa6:	e002      	b.n	8009aae <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8009aa8:	69bb      	ldr	r3, [r7, #24]
 8009aaa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009aac:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8009aae:	69bb      	ldr	r3, [r7, #24]
 8009ab0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ab2:	69fa      	ldr	r2, [r7, #28]
 8009ab4:	429a      	cmp	r2, r3
 8009ab6:	d04c      	beq.n	8009b52 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8009ab8:	69bb      	ldr	r3, [r7, #24]
 8009aba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009abc:	697a      	ldr	r2, [r7, #20]
 8009abe:	429a      	cmp	r2, r3
 8009ac0:	d147      	bne.n	8009b52 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8009ac2:	4b26      	ldr	r3, [pc, #152]	@ (8009b5c <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8009ac4:	681b      	ldr	r3, [r3, #0]
 8009ac6:	69ba      	ldr	r2, [r7, #24]
 8009ac8:	429a      	cmp	r2, r3
 8009aca:	d10b      	bne.n	8009ae4 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8009acc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ad0:	f383 8811 	msr	BASEPRI, r3
 8009ad4:	f3bf 8f6f 	isb	sy
 8009ad8:	f3bf 8f4f 	dsb	sy
 8009adc:	60bb      	str	r3, [r7, #8]
}
 8009ade:	bf00      	nop
 8009ae0:	bf00      	nop
 8009ae2:	e7fd      	b.n	8009ae0 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8009ae4:	69bb      	ldr	r3, [r7, #24]
 8009ae6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ae8:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8009aea:	69bb      	ldr	r3, [r7, #24]
 8009aec:	69fa      	ldr	r2, [r7, #28]
 8009aee:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009af0:	69bb      	ldr	r3, [r7, #24]
 8009af2:	699b      	ldr	r3, [r3, #24]
 8009af4:	2b00      	cmp	r3, #0
 8009af6:	db04      	blt.n	8009b02 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009af8:	69fb      	ldr	r3, [r7, #28]
 8009afa:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8009afe:	69bb      	ldr	r3, [r7, #24]
 8009b00:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8009b02:	69bb      	ldr	r3, [r7, #24]
 8009b04:	6959      	ldr	r1, [r3, #20]
 8009b06:	693a      	ldr	r2, [r7, #16]
 8009b08:	4613      	mov	r3, r2
 8009b0a:	009b      	lsls	r3, r3, #2
 8009b0c:	4413      	add	r3, r2
 8009b0e:	009b      	lsls	r3, r3, #2
 8009b10:	4a13      	ldr	r2, [pc, #76]	@ (8009b60 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8009b12:	4413      	add	r3, r2
 8009b14:	4299      	cmp	r1, r3
 8009b16:	d11c      	bne.n	8009b52 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009b18:	69bb      	ldr	r3, [r7, #24]
 8009b1a:	3304      	adds	r3, #4
 8009b1c:	4618      	mov	r0, r3
 8009b1e:	f7fe f997 	bl	8007e50 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8009b22:	69bb      	ldr	r3, [r7, #24]
 8009b24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009b26:	4b0f      	ldr	r3, [pc, #60]	@ (8009b64 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8009b28:	681b      	ldr	r3, [r3, #0]
 8009b2a:	429a      	cmp	r2, r3
 8009b2c:	d903      	bls.n	8009b36 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 8009b2e:	69bb      	ldr	r3, [r7, #24]
 8009b30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b32:	4a0c      	ldr	r2, [pc, #48]	@ (8009b64 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8009b34:	6013      	str	r3, [r2, #0]
 8009b36:	69bb      	ldr	r3, [r7, #24]
 8009b38:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009b3a:	4613      	mov	r3, r2
 8009b3c:	009b      	lsls	r3, r3, #2
 8009b3e:	4413      	add	r3, r2
 8009b40:	009b      	lsls	r3, r3, #2
 8009b42:	4a07      	ldr	r2, [pc, #28]	@ (8009b60 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8009b44:	441a      	add	r2, r3
 8009b46:	69bb      	ldr	r3, [r7, #24]
 8009b48:	3304      	adds	r3, #4
 8009b4a:	4619      	mov	r1, r3
 8009b4c:	4610      	mov	r0, r2
 8009b4e:	f7fe f922 	bl	8007d96 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009b52:	bf00      	nop
 8009b54:	3720      	adds	r7, #32
 8009b56:	46bd      	mov	sp, r7
 8009b58:	bd80      	pop	{r7, pc}
 8009b5a:	bf00      	nop
 8009b5c:	20000ebc 	.word	0x20000ebc
 8009b60:	20000ec0 	.word	0x20000ec0
 8009b64:	20001398 	.word	0x20001398

08009b68 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8009b68:	b480      	push	{r7}
 8009b6a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8009b6c:	4b07      	ldr	r3, [pc, #28]	@ (8009b8c <pvTaskIncrementMutexHeldCount+0x24>)
 8009b6e:	681b      	ldr	r3, [r3, #0]
 8009b70:	2b00      	cmp	r3, #0
 8009b72:	d004      	beq.n	8009b7e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8009b74:	4b05      	ldr	r3, [pc, #20]	@ (8009b8c <pvTaskIncrementMutexHeldCount+0x24>)
 8009b76:	681b      	ldr	r3, [r3, #0]
 8009b78:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8009b7a:	3201      	adds	r2, #1
 8009b7c:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8009b7e:	4b03      	ldr	r3, [pc, #12]	@ (8009b8c <pvTaskIncrementMutexHeldCount+0x24>)
 8009b80:	681b      	ldr	r3, [r3, #0]
	}
 8009b82:	4618      	mov	r0, r3
 8009b84:	46bd      	mov	sp, r7
 8009b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b8a:	4770      	bx	lr
 8009b8c:	20000ebc 	.word	0x20000ebc

08009b90 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009b90:	b580      	push	{r7, lr}
 8009b92:	b084      	sub	sp, #16
 8009b94:	af00      	add	r7, sp, #0
 8009b96:	6078      	str	r0, [r7, #4]
 8009b98:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8009b9a:	4b21      	ldr	r3, [pc, #132]	@ (8009c20 <prvAddCurrentTaskToDelayedList+0x90>)
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009ba0:	4b20      	ldr	r3, [pc, #128]	@ (8009c24 <prvAddCurrentTaskToDelayedList+0x94>)
 8009ba2:	681b      	ldr	r3, [r3, #0]
 8009ba4:	3304      	adds	r3, #4
 8009ba6:	4618      	mov	r0, r3
 8009ba8:	f7fe f952 	bl	8007e50 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009bb2:	d10a      	bne.n	8009bca <prvAddCurrentTaskToDelayedList+0x3a>
 8009bb4:	683b      	ldr	r3, [r7, #0]
 8009bb6:	2b00      	cmp	r3, #0
 8009bb8:	d007      	beq.n	8009bca <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009bba:	4b1a      	ldr	r3, [pc, #104]	@ (8009c24 <prvAddCurrentTaskToDelayedList+0x94>)
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	3304      	adds	r3, #4
 8009bc0:	4619      	mov	r1, r3
 8009bc2:	4819      	ldr	r0, [pc, #100]	@ (8009c28 <prvAddCurrentTaskToDelayedList+0x98>)
 8009bc4:	f7fe f8e7 	bl	8007d96 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8009bc8:	e026      	b.n	8009c18 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8009bca:	68fa      	ldr	r2, [r7, #12]
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	4413      	add	r3, r2
 8009bd0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009bd2:	4b14      	ldr	r3, [pc, #80]	@ (8009c24 <prvAddCurrentTaskToDelayedList+0x94>)
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	68ba      	ldr	r2, [r7, #8]
 8009bd8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8009bda:	68ba      	ldr	r2, [r7, #8]
 8009bdc:	68fb      	ldr	r3, [r7, #12]
 8009bde:	429a      	cmp	r2, r3
 8009be0:	d209      	bcs.n	8009bf6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009be2:	4b12      	ldr	r3, [pc, #72]	@ (8009c2c <prvAddCurrentTaskToDelayedList+0x9c>)
 8009be4:	681a      	ldr	r2, [r3, #0]
 8009be6:	4b0f      	ldr	r3, [pc, #60]	@ (8009c24 <prvAddCurrentTaskToDelayedList+0x94>)
 8009be8:	681b      	ldr	r3, [r3, #0]
 8009bea:	3304      	adds	r3, #4
 8009bec:	4619      	mov	r1, r3
 8009bee:	4610      	mov	r0, r2
 8009bf0:	f7fe f8f5 	bl	8007dde <vListInsert>
}
 8009bf4:	e010      	b.n	8009c18 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009bf6:	4b0e      	ldr	r3, [pc, #56]	@ (8009c30 <prvAddCurrentTaskToDelayedList+0xa0>)
 8009bf8:	681a      	ldr	r2, [r3, #0]
 8009bfa:	4b0a      	ldr	r3, [pc, #40]	@ (8009c24 <prvAddCurrentTaskToDelayedList+0x94>)
 8009bfc:	681b      	ldr	r3, [r3, #0]
 8009bfe:	3304      	adds	r3, #4
 8009c00:	4619      	mov	r1, r3
 8009c02:	4610      	mov	r0, r2
 8009c04:	f7fe f8eb 	bl	8007dde <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009c08:	4b0a      	ldr	r3, [pc, #40]	@ (8009c34 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009c0a:	681b      	ldr	r3, [r3, #0]
 8009c0c:	68ba      	ldr	r2, [r7, #8]
 8009c0e:	429a      	cmp	r2, r3
 8009c10:	d202      	bcs.n	8009c18 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8009c12:	4a08      	ldr	r2, [pc, #32]	@ (8009c34 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009c14:	68bb      	ldr	r3, [r7, #8]
 8009c16:	6013      	str	r3, [r2, #0]
}
 8009c18:	bf00      	nop
 8009c1a:	3710      	adds	r7, #16
 8009c1c:	46bd      	mov	sp, r7
 8009c1e:	bd80      	pop	{r7, pc}
 8009c20:	20001394 	.word	0x20001394
 8009c24:	20000ebc 	.word	0x20000ebc
 8009c28:	2000137c 	.word	0x2000137c
 8009c2c:	2000134c 	.word	0x2000134c
 8009c30:	20001348 	.word	0x20001348
 8009c34:	200013b0 	.word	0x200013b0

08009c38 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8009c38:	b580      	push	{r7, lr}
 8009c3a:	b08a      	sub	sp, #40	@ 0x28
 8009c3c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8009c3e:	2300      	movs	r3, #0
 8009c40:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8009c42:	f000 fb13 	bl	800a26c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8009c46:	4b1d      	ldr	r3, [pc, #116]	@ (8009cbc <xTimerCreateTimerTask+0x84>)
 8009c48:	681b      	ldr	r3, [r3, #0]
 8009c4a:	2b00      	cmp	r3, #0
 8009c4c:	d021      	beq.n	8009c92 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8009c4e:	2300      	movs	r3, #0
 8009c50:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8009c52:	2300      	movs	r3, #0
 8009c54:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8009c56:	1d3a      	adds	r2, r7, #4
 8009c58:	f107 0108 	add.w	r1, r7, #8
 8009c5c:	f107 030c 	add.w	r3, r7, #12
 8009c60:	4618      	mov	r0, r3
 8009c62:	f7fe f851 	bl	8007d08 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8009c66:	6879      	ldr	r1, [r7, #4]
 8009c68:	68bb      	ldr	r3, [r7, #8]
 8009c6a:	68fa      	ldr	r2, [r7, #12]
 8009c6c:	9202      	str	r2, [sp, #8]
 8009c6e:	9301      	str	r3, [sp, #4]
 8009c70:	2302      	movs	r3, #2
 8009c72:	9300      	str	r3, [sp, #0]
 8009c74:	2300      	movs	r3, #0
 8009c76:	460a      	mov	r2, r1
 8009c78:	4911      	ldr	r1, [pc, #68]	@ (8009cc0 <xTimerCreateTimerTask+0x88>)
 8009c7a:	4812      	ldr	r0, [pc, #72]	@ (8009cc4 <xTimerCreateTimerTask+0x8c>)
 8009c7c:	f7fe ffa2 	bl	8008bc4 <xTaskCreateStatic>
 8009c80:	4603      	mov	r3, r0
 8009c82:	4a11      	ldr	r2, [pc, #68]	@ (8009cc8 <xTimerCreateTimerTask+0x90>)
 8009c84:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8009c86:	4b10      	ldr	r3, [pc, #64]	@ (8009cc8 <xTimerCreateTimerTask+0x90>)
 8009c88:	681b      	ldr	r3, [r3, #0]
 8009c8a:	2b00      	cmp	r3, #0
 8009c8c:	d001      	beq.n	8009c92 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8009c8e:	2301      	movs	r3, #1
 8009c90:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8009c92:	697b      	ldr	r3, [r7, #20]
 8009c94:	2b00      	cmp	r3, #0
 8009c96:	d10b      	bne.n	8009cb0 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8009c98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c9c:	f383 8811 	msr	BASEPRI, r3
 8009ca0:	f3bf 8f6f 	isb	sy
 8009ca4:	f3bf 8f4f 	dsb	sy
 8009ca8:	613b      	str	r3, [r7, #16]
}
 8009caa:	bf00      	nop
 8009cac:	bf00      	nop
 8009cae:	e7fd      	b.n	8009cac <xTimerCreateTimerTask+0x74>
	return xReturn;
 8009cb0:	697b      	ldr	r3, [r7, #20]
}
 8009cb2:	4618      	mov	r0, r3
 8009cb4:	3718      	adds	r7, #24
 8009cb6:	46bd      	mov	sp, r7
 8009cb8:	bd80      	pop	{r7, pc}
 8009cba:	bf00      	nop
 8009cbc:	200013ec 	.word	0x200013ec
 8009cc0:	0800adc4 	.word	0x0800adc4
 8009cc4:	08009e05 	.word	0x08009e05
 8009cc8:	200013f0 	.word	0x200013f0

08009ccc <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8009ccc:	b580      	push	{r7, lr}
 8009cce:	b08a      	sub	sp, #40	@ 0x28
 8009cd0:	af00      	add	r7, sp, #0
 8009cd2:	60f8      	str	r0, [r7, #12]
 8009cd4:	60b9      	str	r1, [r7, #8]
 8009cd6:	607a      	str	r2, [r7, #4]
 8009cd8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8009cda:	2300      	movs	r3, #0
 8009cdc:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8009cde:	68fb      	ldr	r3, [r7, #12]
 8009ce0:	2b00      	cmp	r3, #0
 8009ce2:	d10b      	bne.n	8009cfc <xTimerGenericCommand+0x30>
	__asm volatile
 8009ce4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ce8:	f383 8811 	msr	BASEPRI, r3
 8009cec:	f3bf 8f6f 	isb	sy
 8009cf0:	f3bf 8f4f 	dsb	sy
 8009cf4:	623b      	str	r3, [r7, #32]
}
 8009cf6:	bf00      	nop
 8009cf8:	bf00      	nop
 8009cfa:	e7fd      	b.n	8009cf8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8009cfc:	4b19      	ldr	r3, [pc, #100]	@ (8009d64 <xTimerGenericCommand+0x98>)
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	2b00      	cmp	r3, #0
 8009d02:	d02a      	beq.n	8009d5a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8009d04:	68bb      	ldr	r3, [r7, #8]
 8009d06:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8009d0c:	68fb      	ldr	r3, [r7, #12]
 8009d0e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8009d10:	68bb      	ldr	r3, [r7, #8]
 8009d12:	2b05      	cmp	r3, #5
 8009d14:	dc18      	bgt.n	8009d48 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8009d16:	f7ff fdad 	bl	8009874 <xTaskGetSchedulerState>
 8009d1a:	4603      	mov	r3, r0
 8009d1c:	2b02      	cmp	r3, #2
 8009d1e:	d109      	bne.n	8009d34 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8009d20:	4b10      	ldr	r3, [pc, #64]	@ (8009d64 <xTimerGenericCommand+0x98>)
 8009d22:	6818      	ldr	r0, [r3, #0]
 8009d24:	f107 0110 	add.w	r1, r7, #16
 8009d28:	2300      	movs	r3, #0
 8009d2a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009d2c:	f7fe fa32 	bl	8008194 <xQueueGenericSend>
 8009d30:	6278      	str	r0, [r7, #36]	@ 0x24
 8009d32:	e012      	b.n	8009d5a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8009d34:	4b0b      	ldr	r3, [pc, #44]	@ (8009d64 <xTimerGenericCommand+0x98>)
 8009d36:	6818      	ldr	r0, [r3, #0]
 8009d38:	f107 0110 	add.w	r1, r7, #16
 8009d3c:	2300      	movs	r3, #0
 8009d3e:	2200      	movs	r2, #0
 8009d40:	f7fe fa28 	bl	8008194 <xQueueGenericSend>
 8009d44:	6278      	str	r0, [r7, #36]	@ 0x24
 8009d46:	e008      	b.n	8009d5a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8009d48:	4b06      	ldr	r3, [pc, #24]	@ (8009d64 <xTimerGenericCommand+0x98>)
 8009d4a:	6818      	ldr	r0, [r3, #0]
 8009d4c:	f107 0110 	add.w	r1, r7, #16
 8009d50:	2300      	movs	r3, #0
 8009d52:	683a      	ldr	r2, [r7, #0]
 8009d54:	f7fe fb20 	bl	8008398 <xQueueGenericSendFromISR>
 8009d58:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8009d5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009d5c:	4618      	mov	r0, r3
 8009d5e:	3728      	adds	r7, #40	@ 0x28
 8009d60:	46bd      	mov	sp, r7
 8009d62:	bd80      	pop	{r7, pc}
 8009d64:	200013ec 	.word	0x200013ec

08009d68 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8009d68:	b580      	push	{r7, lr}
 8009d6a:	b088      	sub	sp, #32
 8009d6c:	af02      	add	r7, sp, #8
 8009d6e:	6078      	str	r0, [r7, #4]
 8009d70:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009d72:	4b23      	ldr	r3, [pc, #140]	@ (8009e00 <prvProcessExpiredTimer+0x98>)
 8009d74:	681b      	ldr	r3, [r3, #0]
 8009d76:	68db      	ldr	r3, [r3, #12]
 8009d78:	68db      	ldr	r3, [r3, #12]
 8009d7a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009d7c:	697b      	ldr	r3, [r7, #20]
 8009d7e:	3304      	adds	r3, #4
 8009d80:	4618      	mov	r0, r3
 8009d82:	f7fe f865 	bl	8007e50 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009d86:	697b      	ldr	r3, [r7, #20]
 8009d88:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009d8c:	f003 0304 	and.w	r3, r3, #4
 8009d90:	2b00      	cmp	r3, #0
 8009d92:	d023      	beq.n	8009ddc <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8009d94:	697b      	ldr	r3, [r7, #20]
 8009d96:	699a      	ldr	r2, [r3, #24]
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	18d1      	adds	r1, r2, r3
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	683a      	ldr	r2, [r7, #0]
 8009da0:	6978      	ldr	r0, [r7, #20]
 8009da2:	f000 f8d5 	bl	8009f50 <prvInsertTimerInActiveList>
 8009da6:	4603      	mov	r3, r0
 8009da8:	2b00      	cmp	r3, #0
 8009daa:	d020      	beq.n	8009dee <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009dac:	2300      	movs	r3, #0
 8009dae:	9300      	str	r3, [sp, #0]
 8009db0:	2300      	movs	r3, #0
 8009db2:	687a      	ldr	r2, [r7, #4]
 8009db4:	2100      	movs	r1, #0
 8009db6:	6978      	ldr	r0, [r7, #20]
 8009db8:	f7ff ff88 	bl	8009ccc <xTimerGenericCommand>
 8009dbc:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8009dbe:	693b      	ldr	r3, [r7, #16]
 8009dc0:	2b00      	cmp	r3, #0
 8009dc2:	d114      	bne.n	8009dee <prvProcessExpiredTimer+0x86>
	__asm volatile
 8009dc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009dc8:	f383 8811 	msr	BASEPRI, r3
 8009dcc:	f3bf 8f6f 	isb	sy
 8009dd0:	f3bf 8f4f 	dsb	sy
 8009dd4:	60fb      	str	r3, [r7, #12]
}
 8009dd6:	bf00      	nop
 8009dd8:	bf00      	nop
 8009dda:	e7fd      	b.n	8009dd8 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009ddc:	697b      	ldr	r3, [r7, #20]
 8009dde:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009de2:	f023 0301 	bic.w	r3, r3, #1
 8009de6:	b2da      	uxtb	r2, r3
 8009de8:	697b      	ldr	r3, [r7, #20]
 8009dea:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009dee:	697b      	ldr	r3, [r7, #20]
 8009df0:	6a1b      	ldr	r3, [r3, #32]
 8009df2:	6978      	ldr	r0, [r7, #20]
 8009df4:	4798      	blx	r3
}
 8009df6:	bf00      	nop
 8009df8:	3718      	adds	r7, #24
 8009dfa:	46bd      	mov	sp, r7
 8009dfc:	bd80      	pop	{r7, pc}
 8009dfe:	bf00      	nop
 8009e00:	200013e4 	.word	0x200013e4

08009e04 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8009e04:	b580      	push	{r7, lr}
 8009e06:	b084      	sub	sp, #16
 8009e08:	af00      	add	r7, sp, #0
 8009e0a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009e0c:	f107 0308 	add.w	r3, r7, #8
 8009e10:	4618      	mov	r0, r3
 8009e12:	f000 f859 	bl	8009ec8 <prvGetNextExpireTime>
 8009e16:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8009e18:	68bb      	ldr	r3, [r7, #8]
 8009e1a:	4619      	mov	r1, r3
 8009e1c:	68f8      	ldr	r0, [r7, #12]
 8009e1e:	f000 f805 	bl	8009e2c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8009e22:	f000 f8d7 	bl	8009fd4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009e26:	bf00      	nop
 8009e28:	e7f0      	b.n	8009e0c <prvTimerTask+0x8>
	...

08009e2c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8009e2c:	b580      	push	{r7, lr}
 8009e2e:	b084      	sub	sp, #16
 8009e30:	af00      	add	r7, sp, #0
 8009e32:	6078      	str	r0, [r7, #4]
 8009e34:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8009e36:	f7ff f929 	bl	800908c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009e3a:	f107 0308 	add.w	r3, r7, #8
 8009e3e:	4618      	mov	r0, r3
 8009e40:	f000 f866 	bl	8009f10 <prvSampleTimeNow>
 8009e44:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8009e46:	68bb      	ldr	r3, [r7, #8]
 8009e48:	2b00      	cmp	r3, #0
 8009e4a:	d130      	bne.n	8009eae <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8009e4c:	683b      	ldr	r3, [r7, #0]
 8009e4e:	2b00      	cmp	r3, #0
 8009e50:	d10a      	bne.n	8009e68 <prvProcessTimerOrBlockTask+0x3c>
 8009e52:	687a      	ldr	r2, [r7, #4]
 8009e54:	68fb      	ldr	r3, [r7, #12]
 8009e56:	429a      	cmp	r2, r3
 8009e58:	d806      	bhi.n	8009e68 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8009e5a:	f7ff f925 	bl	80090a8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8009e5e:	68f9      	ldr	r1, [r7, #12]
 8009e60:	6878      	ldr	r0, [r7, #4]
 8009e62:	f7ff ff81 	bl	8009d68 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8009e66:	e024      	b.n	8009eb2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8009e68:	683b      	ldr	r3, [r7, #0]
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	d008      	beq.n	8009e80 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8009e6e:	4b13      	ldr	r3, [pc, #76]	@ (8009ebc <prvProcessTimerOrBlockTask+0x90>)
 8009e70:	681b      	ldr	r3, [r3, #0]
 8009e72:	681b      	ldr	r3, [r3, #0]
 8009e74:	2b00      	cmp	r3, #0
 8009e76:	d101      	bne.n	8009e7c <prvProcessTimerOrBlockTask+0x50>
 8009e78:	2301      	movs	r3, #1
 8009e7a:	e000      	b.n	8009e7e <prvProcessTimerOrBlockTask+0x52>
 8009e7c:	2300      	movs	r3, #0
 8009e7e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8009e80:	4b0f      	ldr	r3, [pc, #60]	@ (8009ec0 <prvProcessTimerOrBlockTask+0x94>)
 8009e82:	6818      	ldr	r0, [r3, #0]
 8009e84:	687a      	ldr	r2, [r7, #4]
 8009e86:	68fb      	ldr	r3, [r7, #12]
 8009e88:	1ad3      	subs	r3, r2, r3
 8009e8a:	683a      	ldr	r2, [r7, #0]
 8009e8c:	4619      	mov	r1, r3
 8009e8e:	f7fe fe65 	bl	8008b5c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8009e92:	f7ff f909 	bl	80090a8 <xTaskResumeAll>
 8009e96:	4603      	mov	r3, r0
 8009e98:	2b00      	cmp	r3, #0
 8009e9a:	d10a      	bne.n	8009eb2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8009e9c:	4b09      	ldr	r3, [pc, #36]	@ (8009ec4 <prvProcessTimerOrBlockTask+0x98>)
 8009e9e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009ea2:	601a      	str	r2, [r3, #0]
 8009ea4:	f3bf 8f4f 	dsb	sy
 8009ea8:	f3bf 8f6f 	isb	sy
}
 8009eac:	e001      	b.n	8009eb2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8009eae:	f7ff f8fb 	bl	80090a8 <xTaskResumeAll>
}
 8009eb2:	bf00      	nop
 8009eb4:	3710      	adds	r7, #16
 8009eb6:	46bd      	mov	sp, r7
 8009eb8:	bd80      	pop	{r7, pc}
 8009eba:	bf00      	nop
 8009ebc:	200013e8 	.word	0x200013e8
 8009ec0:	200013ec 	.word	0x200013ec
 8009ec4:	e000ed04 	.word	0xe000ed04

08009ec8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8009ec8:	b480      	push	{r7}
 8009eca:	b085      	sub	sp, #20
 8009ecc:	af00      	add	r7, sp, #0
 8009ece:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8009ed0:	4b0e      	ldr	r3, [pc, #56]	@ (8009f0c <prvGetNextExpireTime+0x44>)
 8009ed2:	681b      	ldr	r3, [r3, #0]
 8009ed4:	681b      	ldr	r3, [r3, #0]
 8009ed6:	2b00      	cmp	r3, #0
 8009ed8:	d101      	bne.n	8009ede <prvGetNextExpireTime+0x16>
 8009eda:	2201      	movs	r2, #1
 8009edc:	e000      	b.n	8009ee0 <prvGetNextExpireTime+0x18>
 8009ede:	2200      	movs	r2, #0
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	681b      	ldr	r3, [r3, #0]
 8009ee8:	2b00      	cmp	r3, #0
 8009eea:	d105      	bne.n	8009ef8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009eec:	4b07      	ldr	r3, [pc, #28]	@ (8009f0c <prvGetNextExpireTime+0x44>)
 8009eee:	681b      	ldr	r3, [r3, #0]
 8009ef0:	68db      	ldr	r3, [r3, #12]
 8009ef2:	681b      	ldr	r3, [r3, #0]
 8009ef4:	60fb      	str	r3, [r7, #12]
 8009ef6:	e001      	b.n	8009efc <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8009ef8:	2300      	movs	r3, #0
 8009efa:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8009efc:	68fb      	ldr	r3, [r7, #12]
}
 8009efe:	4618      	mov	r0, r3
 8009f00:	3714      	adds	r7, #20
 8009f02:	46bd      	mov	sp, r7
 8009f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f08:	4770      	bx	lr
 8009f0a:	bf00      	nop
 8009f0c:	200013e4 	.word	0x200013e4

08009f10 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8009f10:	b580      	push	{r7, lr}
 8009f12:	b084      	sub	sp, #16
 8009f14:	af00      	add	r7, sp, #0
 8009f16:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8009f18:	f7ff f964 	bl	80091e4 <xTaskGetTickCount>
 8009f1c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8009f1e:	4b0b      	ldr	r3, [pc, #44]	@ (8009f4c <prvSampleTimeNow+0x3c>)
 8009f20:	681b      	ldr	r3, [r3, #0]
 8009f22:	68fa      	ldr	r2, [r7, #12]
 8009f24:	429a      	cmp	r2, r3
 8009f26:	d205      	bcs.n	8009f34 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8009f28:	f000 f93a 	bl	800a1a0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	2201      	movs	r2, #1
 8009f30:	601a      	str	r2, [r3, #0]
 8009f32:	e002      	b.n	8009f3a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	2200      	movs	r2, #0
 8009f38:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8009f3a:	4a04      	ldr	r2, [pc, #16]	@ (8009f4c <prvSampleTimeNow+0x3c>)
 8009f3c:	68fb      	ldr	r3, [r7, #12]
 8009f3e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8009f40:	68fb      	ldr	r3, [r7, #12]
}
 8009f42:	4618      	mov	r0, r3
 8009f44:	3710      	adds	r7, #16
 8009f46:	46bd      	mov	sp, r7
 8009f48:	bd80      	pop	{r7, pc}
 8009f4a:	bf00      	nop
 8009f4c:	200013f4 	.word	0x200013f4

08009f50 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8009f50:	b580      	push	{r7, lr}
 8009f52:	b086      	sub	sp, #24
 8009f54:	af00      	add	r7, sp, #0
 8009f56:	60f8      	str	r0, [r7, #12]
 8009f58:	60b9      	str	r1, [r7, #8]
 8009f5a:	607a      	str	r2, [r7, #4]
 8009f5c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8009f5e:	2300      	movs	r3, #0
 8009f60:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8009f62:	68fb      	ldr	r3, [r7, #12]
 8009f64:	68ba      	ldr	r2, [r7, #8]
 8009f66:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009f68:	68fb      	ldr	r3, [r7, #12]
 8009f6a:	68fa      	ldr	r2, [r7, #12]
 8009f6c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8009f6e:	68ba      	ldr	r2, [r7, #8]
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	429a      	cmp	r2, r3
 8009f74:	d812      	bhi.n	8009f9c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009f76:	687a      	ldr	r2, [r7, #4]
 8009f78:	683b      	ldr	r3, [r7, #0]
 8009f7a:	1ad2      	subs	r2, r2, r3
 8009f7c:	68fb      	ldr	r3, [r7, #12]
 8009f7e:	699b      	ldr	r3, [r3, #24]
 8009f80:	429a      	cmp	r2, r3
 8009f82:	d302      	bcc.n	8009f8a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8009f84:	2301      	movs	r3, #1
 8009f86:	617b      	str	r3, [r7, #20]
 8009f88:	e01b      	b.n	8009fc2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8009f8a:	4b10      	ldr	r3, [pc, #64]	@ (8009fcc <prvInsertTimerInActiveList+0x7c>)
 8009f8c:	681a      	ldr	r2, [r3, #0]
 8009f8e:	68fb      	ldr	r3, [r7, #12]
 8009f90:	3304      	adds	r3, #4
 8009f92:	4619      	mov	r1, r3
 8009f94:	4610      	mov	r0, r2
 8009f96:	f7fd ff22 	bl	8007dde <vListInsert>
 8009f9a:	e012      	b.n	8009fc2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8009f9c:	687a      	ldr	r2, [r7, #4]
 8009f9e:	683b      	ldr	r3, [r7, #0]
 8009fa0:	429a      	cmp	r2, r3
 8009fa2:	d206      	bcs.n	8009fb2 <prvInsertTimerInActiveList+0x62>
 8009fa4:	68ba      	ldr	r2, [r7, #8]
 8009fa6:	683b      	ldr	r3, [r7, #0]
 8009fa8:	429a      	cmp	r2, r3
 8009faa:	d302      	bcc.n	8009fb2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8009fac:	2301      	movs	r3, #1
 8009fae:	617b      	str	r3, [r7, #20]
 8009fb0:	e007      	b.n	8009fc2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009fb2:	4b07      	ldr	r3, [pc, #28]	@ (8009fd0 <prvInsertTimerInActiveList+0x80>)
 8009fb4:	681a      	ldr	r2, [r3, #0]
 8009fb6:	68fb      	ldr	r3, [r7, #12]
 8009fb8:	3304      	adds	r3, #4
 8009fba:	4619      	mov	r1, r3
 8009fbc:	4610      	mov	r0, r2
 8009fbe:	f7fd ff0e 	bl	8007dde <vListInsert>
		}
	}

	return xProcessTimerNow;
 8009fc2:	697b      	ldr	r3, [r7, #20]
}
 8009fc4:	4618      	mov	r0, r3
 8009fc6:	3718      	adds	r7, #24
 8009fc8:	46bd      	mov	sp, r7
 8009fca:	bd80      	pop	{r7, pc}
 8009fcc:	200013e8 	.word	0x200013e8
 8009fd0:	200013e4 	.word	0x200013e4

08009fd4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8009fd4:	b580      	push	{r7, lr}
 8009fd6:	b08e      	sub	sp, #56	@ 0x38
 8009fd8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009fda:	e0ce      	b.n	800a17a <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	2b00      	cmp	r3, #0
 8009fe0:	da19      	bge.n	800a016 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8009fe2:	1d3b      	adds	r3, r7, #4
 8009fe4:	3304      	adds	r3, #4
 8009fe6:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8009fe8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009fea:	2b00      	cmp	r3, #0
 8009fec:	d10b      	bne.n	800a006 <prvProcessReceivedCommands+0x32>
	__asm volatile
 8009fee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ff2:	f383 8811 	msr	BASEPRI, r3
 8009ff6:	f3bf 8f6f 	isb	sy
 8009ffa:	f3bf 8f4f 	dsb	sy
 8009ffe:	61fb      	str	r3, [r7, #28]
}
 800a000:	bf00      	nop
 800a002:	bf00      	nop
 800a004:	e7fd      	b.n	800a002 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800a006:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a008:	681b      	ldr	r3, [r3, #0]
 800a00a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a00c:	6850      	ldr	r0, [r2, #4]
 800a00e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a010:	6892      	ldr	r2, [r2, #8]
 800a012:	4611      	mov	r1, r2
 800a014:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	2b00      	cmp	r3, #0
 800a01a:	f2c0 80ae 	blt.w	800a17a <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800a01e:	68fb      	ldr	r3, [r7, #12]
 800a020:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800a022:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a024:	695b      	ldr	r3, [r3, #20]
 800a026:	2b00      	cmp	r3, #0
 800a028:	d004      	beq.n	800a034 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a02a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a02c:	3304      	adds	r3, #4
 800a02e:	4618      	mov	r0, r3
 800a030:	f7fd ff0e 	bl	8007e50 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a034:	463b      	mov	r3, r7
 800a036:	4618      	mov	r0, r3
 800a038:	f7ff ff6a 	bl	8009f10 <prvSampleTimeNow>
 800a03c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	2b09      	cmp	r3, #9
 800a042:	f200 8097 	bhi.w	800a174 <prvProcessReceivedCommands+0x1a0>
 800a046:	a201      	add	r2, pc, #4	@ (adr r2, 800a04c <prvProcessReceivedCommands+0x78>)
 800a048:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a04c:	0800a075 	.word	0x0800a075
 800a050:	0800a075 	.word	0x0800a075
 800a054:	0800a075 	.word	0x0800a075
 800a058:	0800a0eb 	.word	0x0800a0eb
 800a05c:	0800a0ff 	.word	0x0800a0ff
 800a060:	0800a14b 	.word	0x0800a14b
 800a064:	0800a075 	.word	0x0800a075
 800a068:	0800a075 	.word	0x0800a075
 800a06c:	0800a0eb 	.word	0x0800a0eb
 800a070:	0800a0ff 	.word	0x0800a0ff
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a074:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a076:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a07a:	f043 0301 	orr.w	r3, r3, #1
 800a07e:	b2da      	uxtb	r2, r3
 800a080:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a082:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800a086:	68ba      	ldr	r2, [r7, #8]
 800a088:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a08a:	699b      	ldr	r3, [r3, #24]
 800a08c:	18d1      	adds	r1, r2, r3
 800a08e:	68bb      	ldr	r3, [r7, #8]
 800a090:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a092:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a094:	f7ff ff5c 	bl	8009f50 <prvInsertTimerInActiveList>
 800a098:	4603      	mov	r3, r0
 800a09a:	2b00      	cmp	r3, #0
 800a09c:	d06c      	beq.n	800a178 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a09e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a0a0:	6a1b      	ldr	r3, [r3, #32]
 800a0a2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a0a4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a0a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a0a8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a0ac:	f003 0304 	and.w	r3, r3, #4
 800a0b0:	2b00      	cmp	r3, #0
 800a0b2:	d061      	beq.n	800a178 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800a0b4:	68ba      	ldr	r2, [r7, #8]
 800a0b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a0b8:	699b      	ldr	r3, [r3, #24]
 800a0ba:	441a      	add	r2, r3
 800a0bc:	2300      	movs	r3, #0
 800a0be:	9300      	str	r3, [sp, #0]
 800a0c0:	2300      	movs	r3, #0
 800a0c2:	2100      	movs	r1, #0
 800a0c4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a0c6:	f7ff fe01 	bl	8009ccc <xTimerGenericCommand>
 800a0ca:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800a0cc:	6a3b      	ldr	r3, [r7, #32]
 800a0ce:	2b00      	cmp	r3, #0
 800a0d0:	d152      	bne.n	800a178 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800a0d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0d6:	f383 8811 	msr	BASEPRI, r3
 800a0da:	f3bf 8f6f 	isb	sy
 800a0de:	f3bf 8f4f 	dsb	sy
 800a0e2:	61bb      	str	r3, [r7, #24]
}
 800a0e4:	bf00      	nop
 800a0e6:	bf00      	nop
 800a0e8:	e7fd      	b.n	800a0e6 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a0ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a0ec:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a0f0:	f023 0301 	bic.w	r3, r3, #1
 800a0f4:	b2da      	uxtb	r2, r3
 800a0f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a0f8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800a0fc:	e03d      	b.n	800a17a <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a0fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a100:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a104:	f043 0301 	orr.w	r3, r3, #1
 800a108:	b2da      	uxtb	r2, r3
 800a10a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a10c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800a110:	68ba      	ldr	r2, [r7, #8]
 800a112:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a114:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800a116:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a118:	699b      	ldr	r3, [r3, #24]
 800a11a:	2b00      	cmp	r3, #0
 800a11c:	d10b      	bne.n	800a136 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800a11e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a122:	f383 8811 	msr	BASEPRI, r3
 800a126:	f3bf 8f6f 	isb	sy
 800a12a:	f3bf 8f4f 	dsb	sy
 800a12e:	617b      	str	r3, [r7, #20]
}
 800a130:	bf00      	nop
 800a132:	bf00      	nop
 800a134:	e7fd      	b.n	800a132 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800a136:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a138:	699a      	ldr	r2, [r3, #24]
 800a13a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a13c:	18d1      	adds	r1, r2, r3
 800a13e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a140:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a142:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a144:	f7ff ff04 	bl	8009f50 <prvInsertTimerInActiveList>
					break;
 800a148:	e017      	b.n	800a17a <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800a14a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a14c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a150:	f003 0302 	and.w	r3, r3, #2
 800a154:	2b00      	cmp	r3, #0
 800a156:	d103      	bne.n	800a160 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800a158:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a15a:	f000 fbe5 	bl	800a928 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800a15e:	e00c      	b.n	800a17a <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a160:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a162:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a166:	f023 0301 	bic.w	r3, r3, #1
 800a16a:	b2da      	uxtb	r2, r3
 800a16c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a16e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800a172:	e002      	b.n	800a17a <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800a174:	bf00      	nop
 800a176:	e000      	b.n	800a17a <prvProcessReceivedCommands+0x1a6>
					break;
 800a178:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a17a:	4b08      	ldr	r3, [pc, #32]	@ (800a19c <prvProcessReceivedCommands+0x1c8>)
 800a17c:	681b      	ldr	r3, [r3, #0]
 800a17e:	1d39      	adds	r1, r7, #4
 800a180:	2200      	movs	r2, #0
 800a182:	4618      	mov	r0, r3
 800a184:	f7fe f9a6 	bl	80084d4 <xQueueReceive>
 800a188:	4603      	mov	r3, r0
 800a18a:	2b00      	cmp	r3, #0
 800a18c:	f47f af26 	bne.w	8009fdc <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800a190:	bf00      	nop
 800a192:	bf00      	nop
 800a194:	3730      	adds	r7, #48	@ 0x30
 800a196:	46bd      	mov	sp, r7
 800a198:	bd80      	pop	{r7, pc}
 800a19a:	bf00      	nop
 800a19c:	200013ec 	.word	0x200013ec

0800a1a0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800a1a0:	b580      	push	{r7, lr}
 800a1a2:	b088      	sub	sp, #32
 800a1a4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a1a6:	e049      	b.n	800a23c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a1a8:	4b2e      	ldr	r3, [pc, #184]	@ (800a264 <prvSwitchTimerLists+0xc4>)
 800a1aa:	681b      	ldr	r3, [r3, #0]
 800a1ac:	68db      	ldr	r3, [r3, #12]
 800a1ae:	681b      	ldr	r3, [r3, #0]
 800a1b0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a1b2:	4b2c      	ldr	r3, [pc, #176]	@ (800a264 <prvSwitchTimerLists+0xc4>)
 800a1b4:	681b      	ldr	r3, [r3, #0]
 800a1b6:	68db      	ldr	r3, [r3, #12]
 800a1b8:	68db      	ldr	r3, [r3, #12]
 800a1ba:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a1bc:	68fb      	ldr	r3, [r7, #12]
 800a1be:	3304      	adds	r3, #4
 800a1c0:	4618      	mov	r0, r3
 800a1c2:	f7fd fe45 	bl	8007e50 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a1c6:	68fb      	ldr	r3, [r7, #12]
 800a1c8:	6a1b      	ldr	r3, [r3, #32]
 800a1ca:	68f8      	ldr	r0, [r7, #12]
 800a1cc:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a1ce:	68fb      	ldr	r3, [r7, #12]
 800a1d0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a1d4:	f003 0304 	and.w	r3, r3, #4
 800a1d8:	2b00      	cmp	r3, #0
 800a1da:	d02f      	beq.n	800a23c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800a1dc:	68fb      	ldr	r3, [r7, #12]
 800a1de:	699b      	ldr	r3, [r3, #24]
 800a1e0:	693a      	ldr	r2, [r7, #16]
 800a1e2:	4413      	add	r3, r2
 800a1e4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800a1e6:	68ba      	ldr	r2, [r7, #8]
 800a1e8:	693b      	ldr	r3, [r7, #16]
 800a1ea:	429a      	cmp	r2, r3
 800a1ec:	d90e      	bls.n	800a20c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800a1ee:	68fb      	ldr	r3, [r7, #12]
 800a1f0:	68ba      	ldr	r2, [r7, #8]
 800a1f2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a1f4:	68fb      	ldr	r3, [r7, #12]
 800a1f6:	68fa      	ldr	r2, [r7, #12]
 800a1f8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a1fa:	4b1a      	ldr	r3, [pc, #104]	@ (800a264 <prvSwitchTimerLists+0xc4>)
 800a1fc:	681a      	ldr	r2, [r3, #0]
 800a1fe:	68fb      	ldr	r3, [r7, #12]
 800a200:	3304      	adds	r3, #4
 800a202:	4619      	mov	r1, r3
 800a204:	4610      	mov	r0, r2
 800a206:	f7fd fdea 	bl	8007dde <vListInsert>
 800a20a:	e017      	b.n	800a23c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a20c:	2300      	movs	r3, #0
 800a20e:	9300      	str	r3, [sp, #0]
 800a210:	2300      	movs	r3, #0
 800a212:	693a      	ldr	r2, [r7, #16]
 800a214:	2100      	movs	r1, #0
 800a216:	68f8      	ldr	r0, [r7, #12]
 800a218:	f7ff fd58 	bl	8009ccc <xTimerGenericCommand>
 800a21c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	2b00      	cmp	r3, #0
 800a222:	d10b      	bne.n	800a23c <prvSwitchTimerLists+0x9c>
	__asm volatile
 800a224:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a228:	f383 8811 	msr	BASEPRI, r3
 800a22c:	f3bf 8f6f 	isb	sy
 800a230:	f3bf 8f4f 	dsb	sy
 800a234:	603b      	str	r3, [r7, #0]
}
 800a236:	bf00      	nop
 800a238:	bf00      	nop
 800a23a:	e7fd      	b.n	800a238 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a23c:	4b09      	ldr	r3, [pc, #36]	@ (800a264 <prvSwitchTimerLists+0xc4>)
 800a23e:	681b      	ldr	r3, [r3, #0]
 800a240:	681b      	ldr	r3, [r3, #0]
 800a242:	2b00      	cmp	r3, #0
 800a244:	d1b0      	bne.n	800a1a8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800a246:	4b07      	ldr	r3, [pc, #28]	@ (800a264 <prvSwitchTimerLists+0xc4>)
 800a248:	681b      	ldr	r3, [r3, #0]
 800a24a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800a24c:	4b06      	ldr	r3, [pc, #24]	@ (800a268 <prvSwitchTimerLists+0xc8>)
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	4a04      	ldr	r2, [pc, #16]	@ (800a264 <prvSwitchTimerLists+0xc4>)
 800a252:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800a254:	4a04      	ldr	r2, [pc, #16]	@ (800a268 <prvSwitchTimerLists+0xc8>)
 800a256:	697b      	ldr	r3, [r7, #20]
 800a258:	6013      	str	r3, [r2, #0]
}
 800a25a:	bf00      	nop
 800a25c:	3718      	adds	r7, #24
 800a25e:	46bd      	mov	sp, r7
 800a260:	bd80      	pop	{r7, pc}
 800a262:	bf00      	nop
 800a264:	200013e4 	.word	0x200013e4
 800a268:	200013e8 	.word	0x200013e8

0800a26c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800a26c:	b580      	push	{r7, lr}
 800a26e:	b082      	sub	sp, #8
 800a270:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800a272:	f000 f969 	bl	800a548 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800a276:	4b15      	ldr	r3, [pc, #84]	@ (800a2cc <prvCheckForValidListAndQueue+0x60>)
 800a278:	681b      	ldr	r3, [r3, #0]
 800a27a:	2b00      	cmp	r3, #0
 800a27c:	d120      	bne.n	800a2c0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800a27e:	4814      	ldr	r0, [pc, #80]	@ (800a2d0 <prvCheckForValidListAndQueue+0x64>)
 800a280:	f7fd fd5c 	bl	8007d3c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800a284:	4813      	ldr	r0, [pc, #76]	@ (800a2d4 <prvCheckForValidListAndQueue+0x68>)
 800a286:	f7fd fd59 	bl	8007d3c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800a28a:	4b13      	ldr	r3, [pc, #76]	@ (800a2d8 <prvCheckForValidListAndQueue+0x6c>)
 800a28c:	4a10      	ldr	r2, [pc, #64]	@ (800a2d0 <prvCheckForValidListAndQueue+0x64>)
 800a28e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800a290:	4b12      	ldr	r3, [pc, #72]	@ (800a2dc <prvCheckForValidListAndQueue+0x70>)
 800a292:	4a10      	ldr	r2, [pc, #64]	@ (800a2d4 <prvCheckForValidListAndQueue+0x68>)
 800a294:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800a296:	2300      	movs	r3, #0
 800a298:	9300      	str	r3, [sp, #0]
 800a29a:	4b11      	ldr	r3, [pc, #68]	@ (800a2e0 <prvCheckForValidListAndQueue+0x74>)
 800a29c:	4a11      	ldr	r2, [pc, #68]	@ (800a2e4 <prvCheckForValidListAndQueue+0x78>)
 800a29e:	2110      	movs	r1, #16
 800a2a0:	200a      	movs	r0, #10
 800a2a2:	f7fd fe69 	bl	8007f78 <xQueueGenericCreateStatic>
 800a2a6:	4603      	mov	r3, r0
 800a2a8:	4a08      	ldr	r2, [pc, #32]	@ (800a2cc <prvCheckForValidListAndQueue+0x60>)
 800a2aa:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800a2ac:	4b07      	ldr	r3, [pc, #28]	@ (800a2cc <prvCheckForValidListAndQueue+0x60>)
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	2b00      	cmp	r3, #0
 800a2b2:	d005      	beq.n	800a2c0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800a2b4:	4b05      	ldr	r3, [pc, #20]	@ (800a2cc <prvCheckForValidListAndQueue+0x60>)
 800a2b6:	681b      	ldr	r3, [r3, #0]
 800a2b8:	490b      	ldr	r1, [pc, #44]	@ (800a2e8 <prvCheckForValidListAndQueue+0x7c>)
 800a2ba:	4618      	mov	r0, r3
 800a2bc:	f7fe fc24 	bl	8008b08 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a2c0:	f000 f974 	bl	800a5ac <vPortExitCritical>
}
 800a2c4:	bf00      	nop
 800a2c6:	46bd      	mov	sp, r7
 800a2c8:	bd80      	pop	{r7, pc}
 800a2ca:	bf00      	nop
 800a2cc:	200013ec 	.word	0x200013ec
 800a2d0:	200013bc 	.word	0x200013bc
 800a2d4:	200013d0 	.word	0x200013d0
 800a2d8:	200013e4 	.word	0x200013e4
 800a2dc:	200013e8 	.word	0x200013e8
 800a2e0:	20001498 	.word	0x20001498
 800a2e4:	200013f8 	.word	0x200013f8
 800a2e8:	0800adcc 	.word	0x0800adcc

0800a2ec <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a2ec:	b480      	push	{r7}
 800a2ee:	b085      	sub	sp, #20
 800a2f0:	af00      	add	r7, sp, #0
 800a2f2:	60f8      	str	r0, [r7, #12]
 800a2f4:	60b9      	str	r1, [r7, #8]
 800a2f6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800a2f8:	68fb      	ldr	r3, [r7, #12]
 800a2fa:	3b04      	subs	r3, #4
 800a2fc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a2fe:	68fb      	ldr	r3, [r7, #12]
 800a300:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800a304:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a306:	68fb      	ldr	r3, [r7, #12]
 800a308:	3b04      	subs	r3, #4
 800a30a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a30c:	68bb      	ldr	r3, [r7, #8]
 800a30e:	f023 0201 	bic.w	r2, r3, #1
 800a312:	68fb      	ldr	r3, [r7, #12]
 800a314:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a316:	68fb      	ldr	r3, [r7, #12]
 800a318:	3b04      	subs	r3, #4
 800a31a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a31c:	4a0c      	ldr	r2, [pc, #48]	@ (800a350 <pxPortInitialiseStack+0x64>)
 800a31e:	68fb      	ldr	r3, [r7, #12]
 800a320:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a322:	68fb      	ldr	r3, [r7, #12]
 800a324:	3b14      	subs	r3, #20
 800a326:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a328:	687a      	ldr	r2, [r7, #4]
 800a32a:	68fb      	ldr	r3, [r7, #12]
 800a32c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800a32e:	68fb      	ldr	r3, [r7, #12]
 800a330:	3b04      	subs	r3, #4
 800a332:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a334:	68fb      	ldr	r3, [r7, #12]
 800a336:	f06f 0202 	mvn.w	r2, #2
 800a33a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a33c:	68fb      	ldr	r3, [r7, #12]
 800a33e:	3b20      	subs	r3, #32
 800a340:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a342:	68fb      	ldr	r3, [r7, #12]
}
 800a344:	4618      	mov	r0, r3
 800a346:	3714      	adds	r7, #20
 800a348:	46bd      	mov	sp, r7
 800a34a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a34e:	4770      	bx	lr
 800a350:	0800a355 	.word	0x0800a355

0800a354 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a354:	b480      	push	{r7}
 800a356:	b085      	sub	sp, #20
 800a358:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800a35a:	2300      	movs	r3, #0
 800a35c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a35e:	4b13      	ldr	r3, [pc, #76]	@ (800a3ac <prvTaskExitError+0x58>)
 800a360:	681b      	ldr	r3, [r3, #0]
 800a362:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a366:	d00b      	beq.n	800a380 <prvTaskExitError+0x2c>
	__asm volatile
 800a368:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a36c:	f383 8811 	msr	BASEPRI, r3
 800a370:	f3bf 8f6f 	isb	sy
 800a374:	f3bf 8f4f 	dsb	sy
 800a378:	60fb      	str	r3, [r7, #12]
}
 800a37a:	bf00      	nop
 800a37c:	bf00      	nop
 800a37e:	e7fd      	b.n	800a37c <prvTaskExitError+0x28>
	__asm volatile
 800a380:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a384:	f383 8811 	msr	BASEPRI, r3
 800a388:	f3bf 8f6f 	isb	sy
 800a38c:	f3bf 8f4f 	dsb	sy
 800a390:	60bb      	str	r3, [r7, #8]
}
 800a392:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a394:	bf00      	nop
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	2b00      	cmp	r3, #0
 800a39a:	d0fc      	beq.n	800a396 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a39c:	bf00      	nop
 800a39e:	bf00      	nop
 800a3a0:	3714      	adds	r7, #20
 800a3a2:	46bd      	mov	sp, r7
 800a3a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3a8:	4770      	bx	lr
 800a3aa:	bf00      	nop
 800a3ac:	20000010 	.word	0x20000010

0800a3b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a3b0:	4b07      	ldr	r3, [pc, #28]	@ (800a3d0 <pxCurrentTCBConst2>)
 800a3b2:	6819      	ldr	r1, [r3, #0]
 800a3b4:	6808      	ldr	r0, [r1, #0]
 800a3b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3ba:	f380 8809 	msr	PSP, r0
 800a3be:	f3bf 8f6f 	isb	sy
 800a3c2:	f04f 0000 	mov.w	r0, #0
 800a3c6:	f380 8811 	msr	BASEPRI, r0
 800a3ca:	4770      	bx	lr
 800a3cc:	f3af 8000 	nop.w

0800a3d0 <pxCurrentTCBConst2>:
 800a3d0:	20000ebc 	.word	0x20000ebc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a3d4:	bf00      	nop
 800a3d6:	bf00      	nop

0800a3d8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800a3d8:	4808      	ldr	r0, [pc, #32]	@ (800a3fc <prvPortStartFirstTask+0x24>)
 800a3da:	6800      	ldr	r0, [r0, #0]
 800a3dc:	6800      	ldr	r0, [r0, #0]
 800a3de:	f380 8808 	msr	MSP, r0
 800a3e2:	f04f 0000 	mov.w	r0, #0
 800a3e6:	f380 8814 	msr	CONTROL, r0
 800a3ea:	b662      	cpsie	i
 800a3ec:	b661      	cpsie	f
 800a3ee:	f3bf 8f4f 	dsb	sy
 800a3f2:	f3bf 8f6f 	isb	sy
 800a3f6:	df00      	svc	0
 800a3f8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a3fa:	bf00      	nop
 800a3fc:	e000ed08 	.word	0xe000ed08

0800a400 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a400:	b580      	push	{r7, lr}
 800a402:	b086      	sub	sp, #24
 800a404:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800a406:	4b47      	ldr	r3, [pc, #284]	@ (800a524 <xPortStartScheduler+0x124>)
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	4a47      	ldr	r2, [pc, #284]	@ (800a528 <xPortStartScheduler+0x128>)
 800a40c:	4293      	cmp	r3, r2
 800a40e:	d10b      	bne.n	800a428 <xPortStartScheduler+0x28>
	__asm volatile
 800a410:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a414:	f383 8811 	msr	BASEPRI, r3
 800a418:	f3bf 8f6f 	isb	sy
 800a41c:	f3bf 8f4f 	dsb	sy
 800a420:	60fb      	str	r3, [r7, #12]
}
 800a422:	bf00      	nop
 800a424:	bf00      	nop
 800a426:	e7fd      	b.n	800a424 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800a428:	4b3e      	ldr	r3, [pc, #248]	@ (800a524 <xPortStartScheduler+0x124>)
 800a42a:	681b      	ldr	r3, [r3, #0]
 800a42c:	4a3f      	ldr	r2, [pc, #252]	@ (800a52c <xPortStartScheduler+0x12c>)
 800a42e:	4293      	cmp	r3, r2
 800a430:	d10b      	bne.n	800a44a <xPortStartScheduler+0x4a>
	__asm volatile
 800a432:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a436:	f383 8811 	msr	BASEPRI, r3
 800a43a:	f3bf 8f6f 	isb	sy
 800a43e:	f3bf 8f4f 	dsb	sy
 800a442:	613b      	str	r3, [r7, #16]
}
 800a444:	bf00      	nop
 800a446:	bf00      	nop
 800a448:	e7fd      	b.n	800a446 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a44a:	4b39      	ldr	r3, [pc, #228]	@ (800a530 <xPortStartScheduler+0x130>)
 800a44c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a44e:	697b      	ldr	r3, [r7, #20]
 800a450:	781b      	ldrb	r3, [r3, #0]
 800a452:	b2db      	uxtb	r3, r3
 800a454:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a456:	697b      	ldr	r3, [r7, #20]
 800a458:	22ff      	movs	r2, #255	@ 0xff
 800a45a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a45c:	697b      	ldr	r3, [r7, #20]
 800a45e:	781b      	ldrb	r3, [r3, #0]
 800a460:	b2db      	uxtb	r3, r3
 800a462:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a464:	78fb      	ldrb	r3, [r7, #3]
 800a466:	b2db      	uxtb	r3, r3
 800a468:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800a46c:	b2da      	uxtb	r2, r3
 800a46e:	4b31      	ldr	r3, [pc, #196]	@ (800a534 <xPortStartScheduler+0x134>)
 800a470:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a472:	4b31      	ldr	r3, [pc, #196]	@ (800a538 <xPortStartScheduler+0x138>)
 800a474:	2207      	movs	r2, #7
 800a476:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a478:	e009      	b.n	800a48e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800a47a:	4b2f      	ldr	r3, [pc, #188]	@ (800a538 <xPortStartScheduler+0x138>)
 800a47c:	681b      	ldr	r3, [r3, #0]
 800a47e:	3b01      	subs	r3, #1
 800a480:	4a2d      	ldr	r2, [pc, #180]	@ (800a538 <xPortStartScheduler+0x138>)
 800a482:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a484:	78fb      	ldrb	r3, [r7, #3]
 800a486:	b2db      	uxtb	r3, r3
 800a488:	005b      	lsls	r3, r3, #1
 800a48a:	b2db      	uxtb	r3, r3
 800a48c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a48e:	78fb      	ldrb	r3, [r7, #3]
 800a490:	b2db      	uxtb	r3, r3
 800a492:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a496:	2b80      	cmp	r3, #128	@ 0x80
 800a498:	d0ef      	beq.n	800a47a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a49a:	4b27      	ldr	r3, [pc, #156]	@ (800a538 <xPortStartScheduler+0x138>)
 800a49c:	681b      	ldr	r3, [r3, #0]
 800a49e:	f1c3 0307 	rsb	r3, r3, #7
 800a4a2:	2b04      	cmp	r3, #4
 800a4a4:	d00b      	beq.n	800a4be <xPortStartScheduler+0xbe>
	__asm volatile
 800a4a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4aa:	f383 8811 	msr	BASEPRI, r3
 800a4ae:	f3bf 8f6f 	isb	sy
 800a4b2:	f3bf 8f4f 	dsb	sy
 800a4b6:	60bb      	str	r3, [r7, #8]
}
 800a4b8:	bf00      	nop
 800a4ba:	bf00      	nop
 800a4bc:	e7fd      	b.n	800a4ba <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a4be:	4b1e      	ldr	r3, [pc, #120]	@ (800a538 <xPortStartScheduler+0x138>)
 800a4c0:	681b      	ldr	r3, [r3, #0]
 800a4c2:	021b      	lsls	r3, r3, #8
 800a4c4:	4a1c      	ldr	r2, [pc, #112]	@ (800a538 <xPortStartScheduler+0x138>)
 800a4c6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a4c8:	4b1b      	ldr	r3, [pc, #108]	@ (800a538 <xPortStartScheduler+0x138>)
 800a4ca:	681b      	ldr	r3, [r3, #0]
 800a4cc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800a4d0:	4a19      	ldr	r2, [pc, #100]	@ (800a538 <xPortStartScheduler+0x138>)
 800a4d2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	b2da      	uxtb	r2, r3
 800a4d8:	697b      	ldr	r3, [r7, #20]
 800a4da:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a4dc:	4b17      	ldr	r3, [pc, #92]	@ (800a53c <xPortStartScheduler+0x13c>)
 800a4de:	681b      	ldr	r3, [r3, #0]
 800a4e0:	4a16      	ldr	r2, [pc, #88]	@ (800a53c <xPortStartScheduler+0x13c>)
 800a4e2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800a4e6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a4e8:	4b14      	ldr	r3, [pc, #80]	@ (800a53c <xPortStartScheduler+0x13c>)
 800a4ea:	681b      	ldr	r3, [r3, #0]
 800a4ec:	4a13      	ldr	r2, [pc, #76]	@ (800a53c <xPortStartScheduler+0x13c>)
 800a4ee:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800a4f2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a4f4:	f000 f8da 	bl	800a6ac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a4f8:	4b11      	ldr	r3, [pc, #68]	@ (800a540 <xPortStartScheduler+0x140>)
 800a4fa:	2200      	movs	r2, #0
 800a4fc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800a4fe:	f000 f8f9 	bl	800a6f4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800a502:	4b10      	ldr	r3, [pc, #64]	@ (800a544 <xPortStartScheduler+0x144>)
 800a504:	681b      	ldr	r3, [r3, #0]
 800a506:	4a0f      	ldr	r2, [pc, #60]	@ (800a544 <xPortStartScheduler+0x144>)
 800a508:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800a50c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a50e:	f7ff ff63 	bl	800a3d8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a512:	f7fe ff31 	bl	8009378 <vTaskSwitchContext>
	prvTaskExitError();
 800a516:	f7ff ff1d 	bl	800a354 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a51a:	2300      	movs	r3, #0
}
 800a51c:	4618      	mov	r0, r3
 800a51e:	3718      	adds	r7, #24
 800a520:	46bd      	mov	sp, r7
 800a522:	bd80      	pop	{r7, pc}
 800a524:	e000ed00 	.word	0xe000ed00
 800a528:	410fc271 	.word	0x410fc271
 800a52c:	410fc270 	.word	0x410fc270
 800a530:	e000e400 	.word	0xe000e400
 800a534:	200014e8 	.word	0x200014e8
 800a538:	200014ec 	.word	0x200014ec
 800a53c:	e000ed20 	.word	0xe000ed20
 800a540:	20000010 	.word	0x20000010
 800a544:	e000ef34 	.word	0xe000ef34

0800a548 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a548:	b480      	push	{r7}
 800a54a:	b083      	sub	sp, #12
 800a54c:	af00      	add	r7, sp, #0
	__asm volatile
 800a54e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a552:	f383 8811 	msr	BASEPRI, r3
 800a556:	f3bf 8f6f 	isb	sy
 800a55a:	f3bf 8f4f 	dsb	sy
 800a55e:	607b      	str	r3, [r7, #4]
}
 800a560:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a562:	4b10      	ldr	r3, [pc, #64]	@ (800a5a4 <vPortEnterCritical+0x5c>)
 800a564:	681b      	ldr	r3, [r3, #0]
 800a566:	3301      	adds	r3, #1
 800a568:	4a0e      	ldr	r2, [pc, #56]	@ (800a5a4 <vPortEnterCritical+0x5c>)
 800a56a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a56c:	4b0d      	ldr	r3, [pc, #52]	@ (800a5a4 <vPortEnterCritical+0x5c>)
 800a56e:	681b      	ldr	r3, [r3, #0]
 800a570:	2b01      	cmp	r3, #1
 800a572:	d110      	bne.n	800a596 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a574:	4b0c      	ldr	r3, [pc, #48]	@ (800a5a8 <vPortEnterCritical+0x60>)
 800a576:	681b      	ldr	r3, [r3, #0]
 800a578:	b2db      	uxtb	r3, r3
 800a57a:	2b00      	cmp	r3, #0
 800a57c:	d00b      	beq.n	800a596 <vPortEnterCritical+0x4e>
	__asm volatile
 800a57e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a582:	f383 8811 	msr	BASEPRI, r3
 800a586:	f3bf 8f6f 	isb	sy
 800a58a:	f3bf 8f4f 	dsb	sy
 800a58e:	603b      	str	r3, [r7, #0]
}
 800a590:	bf00      	nop
 800a592:	bf00      	nop
 800a594:	e7fd      	b.n	800a592 <vPortEnterCritical+0x4a>
	}
}
 800a596:	bf00      	nop
 800a598:	370c      	adds	r7, #12
 800a59a:	46bd      	mov	sp, r7
 800a59c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5a0:	4770      	bx	lr
 800a5a2:	bf00      	nop
 800a5a4:	20000010 	.word	0x20000010
 800a5a8:	e000ed04 	.word	0xe000ed04

0800a5ac <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a5ac:	b480      	push	{r7}
 800a5ae:	b083      	sub	sp, #12
 800a5b0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a5b2:	4b12      	ldr	r3, [pc, #72]	@ (800a5fc <vPortExitCritical+0x50>)
 800a5b4:	681b      	ldr	r3, [r3, #0]
 800a5b6:	2b00      	cmp	r3, #0
 800a5b8:	d10b      	bne.n	800a5d2 <vPortExitCritical+0x26>
	__asm volatile
 800a5ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a5be:	f383 8811 	msr	BASEPRI, r3
 800a5c2:	f3bf 8f6f 	isb	sy
 800a5c6:	f3bf 8f4f 	dsb	sy
 800a5ca:	607b      	str	r3, [r7, #4]
}
 800a5cc:	bf00      	nop
 800a5ce:	bf00      	nop
 800a5d0:	e7fd      	b.n	800a5ce <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800a5d2:	4b0a      	ldr	r3, [pc, #40]	@ (800a5fc <vPortExitCritical+0x50>)
 800a5d4:	681b      	ldr	r3, [r3, #0]
 800a5d6:	3b01      	subs	r3, #1
 800a5d8:	4a08      	ldr	r2, [pc, #32]	@ (800a5fc <vPortExitCritical+0x50>)
 800a5da:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a5dc:	4b07      	ldr	r3, [pc, #28]	@ (800a5fc <vPortExitCritical+0x50>)
 800a5de:	681b      	ldr	r3, [r3, #0]
 800a5e0:	2b00      	cmp	r3, #0
 800a5e2:	d105      	bne.n	800a5f0 <vPortExitCritical+0x44>
 800a5e4:	2300      	movs	r3, #0
 800a5e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a5e8:	683b      	ldr	r3, [r7, #0]
 800a5ea:	f383 8811 	msr	BASEPRI, r3
}
 800a5ee:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a5f0:	bf00      	nop
 800a5f2:	370c      	adds	r7, #12
 800a5f4:	46bd      	mov	sp, r7
 800a5f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5fa:	4770      	bx	lr
 800a5fc:	20000010 	.word	0x20000010

0800a600 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a600:	f3ef 8009 	mrs	r0, PSP
 800a604:	f3bf 8f6f 	isb	sy
 800a608:	4b15      	ldr	r3, [pc, #84]	@ (800a660 <pxCurrentTCBConst>)
 800a60a:	681a      	ldr	r2, [r3, #0]
 800a60c:	f01e 0f10 	tst.w	lr, #16
 800a610:	bf08      	it	eq
 800a612:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a616:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a61a:	6010      	str	r0, [r2, #0]
 800a61c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a620:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800a624:	f380 8811 	msr	BASEPRI, r0
 800a628:	f3bf 8f4f 	dsb	sy
 800a62c:	f3bf 8f6f 	isb	sy
 800a630:	f7fe fea2 	bl	8009378 <vTaskSwitchContext>
 800a634:	f04f 0000 	mov.w	r0, #0
 800a638:	f380 8811 	msr	BASEPRI, r0
 800a63c:	bc09      	pop	{r0, r3}
 800a63e:	6819      	ldr	r1, [r3, #0]
 800a640:	6808      	ldr	r0, [r1, #0]
 800a642:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a646:	f01e 0f10 	tst.w	lr, #16
 800a64a:	bf08      	it	eq
 800a64c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a650:	f380 8809 	msr	PSP, r0
 800a654:	f3bf 8f6f 	isb	sy
 800a658:	4770      	bx	lr
 800a65a:	bf00      	nop
 800a65c:	f3af 8000 	nop.w

0800a660 <pxCurrentTCBConst>:
 800a660:	20000ebc 	.word	0x20000ebc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a664:	bf00      	nop
 800a666:	bf00      	nop

0800a668 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a668:	b580      	push	{r7, lr}
 800a66a:	b082      	sub	sp, #8
 800a66c:	af00      	add	r7, sp, #0
	__asm volatile
 800a66e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a672:	f383 8811 	msr	BASEPRI, r3
 800a676:	f3bf 8f6f 	isb	sy
 800a67a:	f3bf 8f4f 	dsb	sy
 800a67e:	607b      	str	r3, [r7, #4]
}
 800a680:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a682:	f7fe fdbf 	bl	8009204 <xTaskIncrementTick>
 800a686:	4603      	mov	r3, r0
 800a688:	2b00      	cmp	r3, #0
 800a68a:	d003      	beq.n	800a694 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a68c:	4b06      	ldr	r3, [pc, #24]	@ (800a6a8 <xPortSysTickHandler+0x40>)
 800a68e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a692:	601a      	str	r2, [r3, #0]
 800a694:	2300      	movs	r3, #0
 800a696:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a698:	683b      	ldr	r3, [r7, #0]
 800a69a:	f383 8811 	msr	BASEPRI, r3
}
 800a69e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a6a0:	bf00      	nop
 800a6a2:	3708      	adds	r7, #8
 800a6a4:	46bd      	mov	sp, r7
 800a6a6:	bd80      	pop	{r7, pc}
 800a6a8:	e000ed04 	.word	0xe000ed04

0800a6ac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a6ac:	b480      	push	{r7}
 800a6ae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a6b0:	4b0b      	ldr	r3, [pc, #44]	@ (800a6e0 <vPortSetupTimerInterrupt+0x34>)
 800a6b2:	2200      	movs	r2, #0
 800a6b4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a6b6:	4b0b      	ldr	r3, [pc, #44]	@ (800a6e4 <vPortSetupTimerInterrupt+0x38>)
 800a6b8:	2200      	movs	r2, #0
 800a6ba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a6bc:	4b0a      	ldr	r3, [pc, #40]	@ (800a6e8 <vPortSetupTimerInterrupt+0x3c>)
 800a6be:	681b      	ldr	r3, [r3, #0]
 800a6c0:	4a0a      	ldr	r2, [pc, #40]	@ (800a6ec <vPortSetupTimerInterrupt+0x40>)
 800a6c2:	fba2 2303 	umull	r2, r3, r2, r3
 800a6c6:	099b      	lsrs	r3, r3, #6
 800a6c8:	4a09      	ldr	r2, [pc, #36]	@ (800a6f0 <vPortSetupTimerInterrupt+0x44>)
 800a6ca:	3b01      	subs	r3, #1
 800a6cc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a6ce:	4b04      	ldr	r3, [pc, #16]	@ (800a6e0 <vPortSetupTimerInterrupt+0x34>)
 800a6d0:	2207      	movs	r2, #7
 800a6d2:	601a      	str	r2, [r3, #0]
}
 800a6d4:	bf00      	nop
 800a6d6:	46bd      	mov	sp, r7
 800a6d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6dc:	4770      	bx	lr
 800a6de:	bf00      	nop
 800a6e0:	e000e010 	.word	0xe000e010
 800a6e4:	e000e018 	.word	0xe000e018
 800a6e8:	20000004 	.word	0x20000004
 800a6ec:	10624dd3 	.word	0x10624dd3
 800a6f0:	e000e014 	.word	0xe000e014

0800a6f4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800a6f4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800a704 <vPortEnableVFP+0x10>
 800a6f8:	6801      	ldr	r1, [r0, #0]
 800a6fa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800a6fe:	6001      	str	r1, [r0, #0]
 800a700:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800a702:	bf00      	nop
 800a704:	e000ed88 	.word	0xe000ed88

0800a708 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a708:	b480      	push	{r7}
 800a70a:	b085      	sub	sp, #20
 800a70c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a70e:	f3ef 8305 	mrs	r3, IPSR
 800a712:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a714:	68fb      	ldr	r3, [r7, #12]
 800a716:	2b0f      	cmp	r3, #15
 800a718:	d915      	bls.n	800a746 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a71a:	4a18      	ldr	r2, [pc, #96]	@ (800a77c <vPortValidateInterruptPriority+0x74>)
 800a71c:	68fb      	ldr	r3, [r7, #12]
 800a71e:	4413      	add	r3, r2
 800a720:	781b      	ldrb	r3, [r3, #0]
 800a722:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a724:	4b16      	ldr	r3, [pc, #88]	@ (800a780 <vPortValidateInterruptPriority+0x78>)
 800a726:	781b      	ldrb	r3, [r3, #0]
 800a728:	7afa      	ldrb	r2, [r7, #11]
 800a72a:	429a      	cmp	r2, r3
 800a72c:	d20b      	bcs.n	800a746 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800a72e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a732:	f383 8811 	msr	BASEPRI, r3
 800a736:	f3bf 8f6f 	isb	sy
 800a73a:	f3bf 8f4f 	dsb	sy
 800a73e:	607b      	str	r3, [r7, #4]
}
 800a740:	bf00      	nop
 800a742:	bf00      	nop
 800a744:	e7fd      	b.n	800a742 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a746:	4b0f      	ldr	r3, [pc, #60]	@ (800a784 <vPortValidateInterruptPriority+0x7c>)
 800a748:	681b      	ldr	r3, [r3, #0]
 800a74a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800a74e:	4b0e      	ldr	r3, [pc, #56]	@ (800a788 <vPortValidateInterruptPriority+0x80>)
 800a750:	681b      	ldr	r3, [r3, #0]
 800a752:	429a      	cmp	r2, r3
 800a754:	d90b      	bls.n	800a76e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800a756:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a75a:	f383 8811 	msr	BASEPRI, r3
 800a75e:	f3bf 8f6f 	isb	sy
 800a762:	f3bf 8f4f 	dsb	sy
 800a766:	603b      	str	r3, [r7, #0]
}
 800a768:	bf00      	nop
 800a76a:	bf00      	nop
 800a76c:	e7fd      	b.n	800a76a <vPortValidateInterruptPriority+0x62>
	}
 800a76e:	bf00      	nop
 800a770:	3714      	adds	r7, #20
 800a772:	46bd      	mov	sp, r7
 800a774:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a778:	4770      	bx	lr
 800a77a:	bf00      	nop
 800a77c:	e000e3f0 	.word	0xe000e3f0
 800a780:	200014e8 	.word	0x200014e8
 800a784:	e000ed0c 	.word	0xe000ed0c
 800a788:	200014ec 	.word	0x200014ec

0800a78c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a78c:	b580      	push	{r7, lr}
 800a78e:	b08a      	sub	sp, #40	@ 0x28
 800a790:	af00      	add	r7, sp, #0
 800a792:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a794:	2300      	movs	r3, #0
 800a796:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a798:	f7fe fc78 	bl	800908c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a79c:	4b5c      	ldr	r3, [pc, #368]	@ (800a910 <pvPortMalloc+0x184>)
 800a79e:	681b      	ldr	r3, [r3, #0]
 800a7a0:	2b00      	cmp	r3, #0
 800a7a2:	d101      	bne.n	800a7a8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a7a4:	f000 f924 	bl	800a9f0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a7a8:	4b5a      	ldr	r3, [pc, #360]	@ (800a914 <pvPortMalloc+0x188>)
 800a7aa:	681a      	ldr	r2, [r3, #0]
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	4013      	ands	r3, r2
 800a7b0:	2b00      	cmp	r3, #0
 800a7b2:	f040 8095 	bne.w	800a8e0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	2b00      	cmp	r3, #0
 800a7ba:	d01e      	beq.n	800a7fa <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800a7bc:	2208      	movs	r2, #8
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	4413      	add	r3, r2
 800a7c2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	f003 0307 	and.w	r3, r3, #7
 800a7ca:	2b00      	cmp	r3, #0
 800a7cc:	d015      	beq.n	800a7fa <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	f023 0307 	bic.w	r3, r3, #7
 800a7d4:	3308      	adds	r3, #8
 800a7d6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	f003 0307 	and.w	r3, r3, #7
 800a7de:	2b00      	cmp	r3, #0
 800a7e0:	d00b      	beq.n	800a7fa <pvPortMalloc+0x6e>
	__asm volatile
 800a7e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7e6:	f383 8811 	msr	BASEPRI, r3
 800a7ea:	f3bf 8f6f 	isb	sy
 800a7ee:	f3bf 8f4f 	dsb	sy
 800a7f2:	617b      	str	r3, [r7, #20]
}
 800a7f4:	bf00      	nop
 800a7f6:	bf00      	nop
 800a7f8:	e7fd      	b.n	800a7f6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	2b00      	cmp	r3, #0
 800a7fe:	d06f      	beq.n	800a8e0 <pvPortMalloc+0x154>
 800a800:	4b45      	ldr	r3, [pc, #276]	@ (800a918 <pvPortMalloc+0x18c>)
 800a802:	681b      	ldr	r3, [r3, #0]
 800a804:	687a      	ldr	r2, [r7, #4]
 800a806:	429a      	cmp	r2, r3
 800a808:	d86a      	bhi.n	800a8e0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a80a:	4b44      	ldr	r3, [pc, #272]	@ (800a91c <pvPortMalloc+0x190>)
 800a80c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a80e:	4b43      	ldr	r3, [pc, #268]	@ (800a91c <pvPortMalloc+0x190>)
 800a810:	681b      	ldr	r3, [r3, #0]
 800a812:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a814:	e004      	b.n	800a820 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800a816:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a818:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a81a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a81c:	681b      	ldr	r3, [r3, #0]
 800a81e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a820:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a822:	685b      	ldr	r3, [r3, #4]
 800a824:	687a      	ldr	r2, [r7, #4]
 800a826:	429a      	cmp	r2, r3
 800a828:	d903      	bls.n	800a832 <pvPortMalloc+0xa6>
 800a82a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a82c:	681b      	ldr	r3, [r3, #0]
 800a82e:	2b00      	cmp	r3, #0
 800a830:	d1f1      	bne.n	800a816 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a832:	4b37      	ldr	r3, [pc, #220]	@ (800a910 <pvPortMalloc+0x184>)
 800a834:	681b      	ldr	r3, [r3, #0]
 800a836:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a838:	429a      	cmp	r2, r3
 800a83a:	d051      	beq.n	800a8e0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a83c:	6a3b      	ldr	r3, [r7, #32]
 800a83e:	681b      	ldr	r3, [r3, #0]
 800a840:	2208      	movs	r2, #8
 800a842:	4413      	add	r3, r2
 800a844:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a846:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a848:	681a      	ldr	r2, [r3, #0]
 800a84a:	6a3b      	ldr	r3, [r7, #32]
 800a84c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a84e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a850:	685a      	ldr	r2, [r3, #4]
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	1ad2      	subs	r2, r2, r3
 800a856:	2308      	movs	r3, #8
 800a858:	005b      	lsls	r3, r3, #1
 800a85a:	429a      	cmp	r2, r3
 800a85c:	d920      	bls.n	800a8a0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a85e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	4413      	add	r3, r2
 800a864:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a866:	69bb      	ldr	r3, [r7, #24]
 800a868:	f003 0307 	and.w	r3, r3, #7
 800a86c:	2b00      	cmp	r3, #0
 800a86e:	d00b      	beq.n	800a888 <pvPortMalloc+0xfc>
	__asm volatile
 800a870:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a874:	f383 8811 	msr	BASEPRI, r3
 800a878:	f3bf 8f6f 	isb	sy
 800a87c:	f3bf 8f4f 	dsb	sy
 800a880:	613b      	str	r3, [r7, #16]
}
 800a882:	bf00      	nop
 800a884:	bf00      	nop
 800a886:	e7fd      	b.n	800a884 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a888:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a88a:	685a      	ldr	r2, [r3, #4]
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	1ad2      	subs	r2, r2, r3
 800a890:	69bb      	ldr	r3, [r7, #24]
 800a892:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a894:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a896:	687a      	ldr	r2, [r7, #4]
 800a898:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a89a:	69b8      	ldr	r0, [r7, #24]
 800a89c:	f000 f90a 	bl	800aab4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a8a0:	4b1d      	ldr	r3, [pc, #116]	@ (800a918 <pvPortMalloc+0x18c>)
 800a8a2:	681a      	ldr	r2, [r3, #0]
 800a8a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8a6:	685b      	ldr	r3, [r3, #4]
 800a8a8:	1ad3      	subs	r3, r2, r3
 800a8aa:	4a1b      	ldr	r2, [pc, #108]	@ (800a918 <pvPortMalloc+0x18c>)
 800a8ac:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a8ae:	4b1a      	ldr	r3, [pc, #104]	@ (800a918 <pvPortMalloc+0x18c>)
 800a8b0:	681a      	ldr	r2, [r3, #0]
 800a8b2:	4b1b      	ldr	r3, [pc, #108]	@ (800a920 <pvPortMalloc+0x194>)
 800a8b4:	681b      	ldr	r3, [r3, #0]
 800a8b6:	429a      	cmp	r2, r3
 800a8b8:	d203      	bcs.n	800a8c2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a8ba:	4b17      	ldr	r3, [pc, #92]	@ (800a918 <pvPortMalloc+0x18c>)
 800a8bc:	681b      	ldr	r3, [r3, #0]
 800a8be:	4a18      	ldr	r2, [pc, #96]	@ (800a920 <pvPortMalloc+0x194>)
 800a8c0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a8c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8c4:	685a      	ldr	r2, [r3, #4]
 800a8c6:	4b13      	ldr	r3, [pc, #76]	@ (800a914 <pvPortMalloc+0x188>)
 800a8c8:	681b      	ldr	r3, [r3, #0]
 800a8ca:	431a      	orrs	r2, r3
 800a8cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8ce:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a8d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8d2:	2200      	movs	r2, #0
 800a8d4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800a8d6:	4b13      	ldr	r3, [pc, #76]	@ (800a924 <pvPortMalloc+0x198>)
 800a8d8:	681b      	ldr	r3, [r3, #0]
 800a8da:	3301      	adds	r3, #1
 800a8dc:	4a11      	ldr	r2, [pc, #68]	@ (800a924 <pvPortMalloc+0x198>)
 800a8de:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a8e0:	f7fe fbe2 	bl	80090a8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a8e4:	69fb      	ldr	r3, [r7, #28]
 800a8e6:	f003 0307 	and.w	r3, r3, #7
 800a8ea:	2b00      	cmp	r3, #0
 800a8ec:	d00b      	beq.n	800a906 <pvPortMalloc+0x17a>
	__asm volatile
 800a8ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a8f2:	f383 8811 	msr	BASEPRI, r3
 800a8f6:	f3bf 8f6f 	isb	sy
 800a8fa:	f3bf 8f4f 	dsb	sy
 800a8fe:	60fb      	str	r3, [r7, #12]
}
 800a900:	bf00      	nop
 800a902:	bf00      	nop
 800a904:	e7fd      	b.n	800a902 <pvPortMalloc+0x176>
	return pvReturn;
 800a906:	69fb      	ldr	r3, [r7, #28]
}
 800a908:	4618      	mov	r0, r3
 800a90a:	3728      	adds	r7, #40	@ 0x28
 800a90c:	46bd      	mov	sp, r7
 800a90e:	bd80      	pop	{r7, pc}
 800a910:	200076a0 	.word	0x200076a0
 800a914:	200076b4 	.word	0x200076b4
 800a918:	200076a4 	.word	0x200076a4
 800a91c:	20007698 	.word	0x20007698
 800a920:	200076a8 	.word	0x200076a8
 800a924:	200076ac 	.word	0x200076ac

0800a928 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a928:	b580      	push	{r7, lr}
 800a92a:	b086      	sub	sp, #24
 800a92c:	af00      	add	r7, sp, #0
 800a92e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	2b00      	cmp	r3, #0
 800a938:	d04f      	beq.n	800a9da <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a93a:	2308      	movs	r3, #8
 800a93c:	425b      	negs	r3, r3
 800a93e:	697a      	ldr	r2, [r7, #20]
 800a940:	4413      	add	r3, r2
 800a942:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a944:	697b      	ldr	r3, [r7, #20]
 800a946:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a948:	693b      	ldr	r3, [r7, #16]
 800a94a:	685a      	ldr	r2, [r3, #4]
 800a94c:	4b25      	ldr	r3, [pc, #148]	@ (800a9e4 <vPortFree+0xbc>)
 800a94e:	681b      	ldr	r3, [r3, #0]
 800a950:	4013      	ands	r3, r2
 800a952:	2b00      	cmp	r3, #0
 800a954:	d10b      	bne.n	800a96e <vPortFree+0x46>
	__asm volatile
 800a956:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a95a:	f383 8811 	msr	BASEPRI, r3
 800a95e:	f3bf 8f6f 	isb	sy
 800a962:	f3bf 8f4f 	dsb	sy
 800a966:	60fb      	str	r3, [r7, #12]
}
 800a968:	bf00      	nop
 800a96a:	bf00      	nop
 800a96c:	e7fd      	b.n	800a96a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a96e:	693b      	ldr	r3, [r7, #16]
 800a970:	681b      	ldr	r3, [r3, #0]
 800a972:	2b00      	cmp	r3, #0
 800a974:	d00b      	beq.n	800a98e <vPortFree+0x66>
	__asm volatile
 800a976:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a97a:	f383 8811 	msr	BASEPRI, r3
 800a97e:	f3bf 8f6f 	isb	sy
 800a982:	f3bf 8f4f 	dsb	sy
 800a986:	60bb      	str	r3, [r7, #8]
}
 800a988:	bf00      	nop
 800a98a:	bf00      	nop
 800a98c:	e7fd      	b.n	800a98a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a98e:	693b      	ldr	r3, [r7, #16]
 800a990:	685a      	ldr	r2, [r3, #4]
 800a992:	4b14      	ldr	r3, [pc, #80]	@ (800a9e4 <vPortFree+0xbc>)
 800a994:	681b      	ldr	r3, [r3, #0]
 800a996:	4013      	ands	r3, r2
 800a998:	2b00      	cmp	r3, #0
 800a99a:	d01e      	beq.n	800a9da <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a99c:	693b      	ldr	r3, [r7, #16]
 800a99e:	681b      	ldr	r3, [r3, #0]
 800a9a0:	2b00      	cmp	r3, #0
 800a9a2:	d11a      	bne.n	800a9da <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a9a4:	693b      	ldr	r3, [r7, #16]
 800a9a6:	685a      	ldr	r2, [r3, #4]
 800a9a8:	4b0e      	ldr	r3, [pc, #56]	@ (800a9e4 <vPortFree+0xbc>)
 800a9aa:	681b      	ldr	r3, [r3, #0]
 800a9ac:	43db      	mvns	r3, r3
 800a9ae:	401a      	ands	r2, r3
 800a9b0:	693b      	ldr	r3, [r7, #16]
 800a9b2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a9b4:	f7fe fb6a 	bl	800908c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a9b8:	693b      	ldr	r3, [r7, #16]
 800a9ba:	685a      	ldr	r2, [r3, #4]
 800a9bc:	4b0a      	ldr	r3, [pc, #40]	@ (800a9e8 <vPortFree+0xc0>)
 800a9be:	681b      	ldr	r3, [r3, #0]
 800a9c0:	4413      	add	r3, r2
 800a9c2:	4a09      	ldr	r2, [pc, #36]	@ (800a9e8 <vPortFree+0xc0>)
 800a9c4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a9c6:	6938      	ldr	r0, [r7, #16]
 800a9c8:	f000 f874 	bl	800aab4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800a9cc:	4b07      	ldr	r3, [pc, #28]	@ (800a9ec <vPortFree+0xc4>)
 800a9ce:	681b      	ldr	r3, [r3, #0]
 800a9d0:	3301      	adds	r3, #1
 800a9d2:	4a06      	ldr	r2, [pc, #24]	@ (800a9ec <vPortFree+0xc4>)
 800a9d4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800a9d6:	f7fe fb67 	bl	80090a8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a9da:	bf00      	nop
 800a9dc:	3718      	adds	r7, #24
 800a9de:	46bd      	mov	sp, r7
 800a9e0:	bd80      	pop	{r7, pc}
 800a9e2:	bf00      	nop
 800a9e4:	200076b4 	.word	0x200076b4
 800a9e8:	200076a4 	.word	0x200076a4
 800a9ec:	200076b0 	.word	0x200076b0

0800a9f0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a9f0:	b480      	push	{r7}
 800a9f2:	b085      	sub	sp, #20
 800a9f4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a9f6:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 800a9fa:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a9fc:	4b27      	ldr	r3, [pc, #156]	@ (800aa9c <prvHeapInit+0xac>)
 800a9fe:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800aa00:	68fb      	ldr	r3, [r7, #12]
 800aa02:	f003 0307 	and.w	r3, r3, #7
 800aa06:	2b00      	cmp	r3, #0
 800aa08:	d00c      	beq.n	800aa24 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800aa0a:	68fb      	ldr	r3, [r7, #12]
 800aa0c:	3307      	adds	r3, #7
 800aa0e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800aa10:	68fb      	ldr	r3, [r7, #12]
 800aa12:	f023 0307 	bic.w	r3, r3, #7
 800aa16:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800aa18:	68ba      	ldr	r2, [r7, #8]
 800aa1a:	68fb      	ldr	r3, [r7, #12]
 800aa1c:	1ad3      	subs	r3, r2, r3
 800aa1e:	4a1f      	ldr	r2, [pc, #124]	@ (800aa9c <prvHeapInit+0xac>)
 800aa20:	4413      	add	r3, r2
 800aa22:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800aa24:	68fb      	ldr	r3, [r7, #12]
 800aa26:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800aa28:	4a1d      	ldr	r2, [pc, #116]	@ (800aaa0 <prvHeapInit+0xb0>)
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800aa2e:	4b1c      	ldr	r3, [pc, #112]	@ (800aaa0 <prvHeapInit+0xb0>)
 800aa30:	2200      	movs	r2, #0
 800aa32:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800aa34:	687b      	ldr	r3, [r7, #4]
 800aa36:	68ba      	ldr	r2, [r7, #8]
 800aa38:	4413      	add	r3, r2
 800aa3a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800aa3c:	2208      	movs	r2, #8
 800aa3e:	68fb      	ldr	r3, [r7, #12]
 800aa40:	1a9b      	subs	r3, r3, r2
 800aa42:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800aa44:	68fb      	ldr	r3, [r7, #12]
 800aa46:	f023 0307 	bic.w	r3, r3, #7
 800aa4a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800aa4c:	68fb      	ldr	r3, [r7, #12]
 800aa4e:	4a15      	ldr	r2, [pc, #84]	@ (800aaa4 <prvHeapInit+0xb4>)
 800aa50:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800aa52:	4b14      	ldr	r3, [pc, #80]	@ (800aaa4 <prvHeapInit+0xb4>)
 800aa54:	681b      	ldr	r3, [r3, #0]
 800aa56:	2200      	movs	r2, #0
 800aa58:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800aa5a:	4b12      	ldr	r3, [pc, #72]	@ (800aaa4 <prvHeapInit+0xb4>)
 800aa5c:	681b      	ldr	r3, [r3, #0]
 800aa5e:	2200      	movs	r2, #0
 800aa60:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800aa66:	683b      	ldr	r3, [r7, #0]
 800aa68:	68fa      	ldr	r2, [r7, #12]
 800aa6a:	1ad2      	subs	r2, r2, r3
 800aa6c:	683b      	ldr	r3, [r7, #0]
 800aa6e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800aa70:	4b0c      	ldr	r3, [pc, #48]	@ (800aaa4 <prvHeapInit+0xb4>)
 800aa72:	681a      	ldr	r2, [r3, #0]
 800aa74:	683b      	ldr	r3, [r7, #0]
 800aa76:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800aa78:	683b      	ldr	r3, [r7, #0]
 800aa7a:	685b      	ldr	r3, [r3, #4]
 800aa7c:	4a0a      	ldr	r2, [pc, #40]	@ (800aaa8 <prvHeapInit+0xb8>)
 800aa7e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800aa80:	683b      	ldr	r3, [r7, #0]
 800aa82:	685b      	ldr	r3, [r3, #4]
 800aa84:	4a09      	ldr	r2, [pc, #36]	@ (800aaac <prvHeapInit+0xbc>)
 800aa86:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800aa88:	4b09      	ldr	r3, [pc, #36]	@ (800aab0 <prvHeapInit+0xc0>)
 800aa8a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800aa8e:	601a      	str	r2, [r3, #0]
}
 800aa90:	bf00      	nop
 800aa92:	3714      	adds	r7, #20
 800aa94:	46bd      	mov	sp, r7
 800aa96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa9a:	4770      	bx	lr
 800aa9c:	200014f0 	.word	0x200014f0
 800aaa0:	20007698 	.word	0x20007698
 800aaa4:	200076a0 	.word	0x200076a0
 800aaa8:	200076a8 	.word	0x200076a8
 800aaac:	200076a4 	.word	0x200076a4
 800aab0:	200076b4 	.word	0x200076b4

0800aab4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800aab4:	b480      	push	{r7}
 800aab6:	b085      	sub	sp, #20
 800aab8:	af00      	add	r7, sp, #0
 800aaba:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800aabc:	4b28      	ldr	r3, [pc, #160]	@ (800ab60 <prvInsertBlockIntoFreeList+0xac>)
 800aabe:	60fb      	str	r3, [r7, #12]
 800aac0:	e002      	b.n	800aac8 <prvInsertBlockIntoFreeList+0x14>
 800aac2:	68fb      	ldr	r3, [r7, #12]
 800aac4:	681b      	ldr	r3, [r3, #0]
 800aac6:	60fb      	str	r3, [r7, #12]
 800aac8:	68fb      	ldr	r3, [r7, #12]
 800aaca:	681b      	ldr	r3, [r3, #0]
 800aacc:	687a      	ldr	r2, [r7, #4]
 800aace:	429a      	cmp	r2, r3
 800aad0:	d8f7      	bhi.n	800aac2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800aad2:	68fb      	ldr	r3, [r7, #12]
 800aad4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800aad6:	68fb      	ldr	r3, [r7, #12]
 800aad8:	685b      	ldr	r3, [r3, #4]
 800aada:	68ba      	ldr	r2, [r7, #8]
 800aadc:	4413      	add	r3, r2
 800aade:	687a      	ldr	r2, [r7, #4]
 800aae0:	429a      	cmp	r2, r3
 800aae2:	d108      	bne.n	800aaf6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800aae4:	68fb      	ldr	r3, [r7, #12]
 800aae6:	685a      	ldr	r2, [r3, #4]
 800aae8:	687b      	ldr	r3, [r7, #4]
 800aaea:	685b      	ldr	r3, [r3, #4]
 800aaec:	441a      	add	r2, r3
 800aaee:	68fb      	ldr	r3, [r7, #12]
 800aaf0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800aaf2:	68fb      	ldr	r3, [r7, #12]
 800aaf4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	685b      	ldr	r3, [r3, #4]
 800aafe:	68ba      	ldr	r2, [r7, #8]
 800ab00:	441a      	add	r2, r3
 800ab02:	68fb      	ldr	r3, [r7, #12]
 800ab04:	681b      	ldr	r3, [r3, #0]
 800ab06:	429a      	cmp	r2, r3
 800ab08:	d118      	bne.n	800ab3c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800ab0a:	68fb      	ldr	r3, [r7, #12]
 800ab0c:	681a      	ldr	r2, [r3, #0]
 800ab0e:	4b15      	ldr	r3, [pc, #84]	@ (800ab64 <prvInsertBlockIntoFreeList+0xb0>)
 800ab10:	681b      	ldr	r3, [r3, #0]
 800ab12:	429a      	cmp	r2, r3
 800ab14:	d00d      	beq.n	800ab32 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	685a      	ldr	r2, [r3, #4]
 800ab1a:	68fb      	ldr	r3, [r7, #12]
 800ab1c:	681b      	ldr	r3, [r3, #0]
 800ab1e:	685b      	ldr	r3, [r3, #4]
 800ab20:	441a      	add	r2, r3
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800ab26:	68fb      	ldr	r3, [r7, #12]
 800ab28:	681b      	ldr	r3, [r3, #0]
 800ab2a:	681a      	ldr	r2, [r3, #0]
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	601a      	str	r2, [r3, #0]
 800ab30:	e008      	b.n	800ab44 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800ab32:	4b0c      	ldr	r3, [pc, #48]	@ (800ab64 <prvInsertBlockIntoFreeList+0xb0>)
 800ab34:	681a      	ldr	r2, [r3, #0]
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	601a      	str	r2, [r3, #0]
 800ab3a:	e003      	b.n	800ab44 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800ab3c:	68fb      	ldr	r3, [r7, #12]
 800ab3e:	681a      	ldr	r2, [r3, #0]
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800ab44:	68fa      	ldr	r2, [r7, #12]
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	429a      	cmp	r2, r3
 800ab4a:	d002      	beq.n	800ab52 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800ab4c:	68fb      	ldr	r3, [r7, #12]
 800ab4e:	687a      	ldr	r2, [r7, #4]
 800ab50:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ab52:	bf00      	nop
 800ab54:	3714      	adds	r7, #20
 800ab56:	46bd      	mov	sp, r7
 800ab58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab5c:	4770      	bx	lr
 800ab5e:	bf00      	nop
 800ab60:	20007698 	.word	0x20007698
 800ab64:	200076a0 	.word	0x200076a0

0800ab68 <memset>:
 800ab68:	4402      	add	r2, r0
 800ab6a:	4603      	mov	r3, r0
 800ab6c:	4293      	cmp	r3, r2
 800ab6e:	d100      	bne.n	800ab72 <memset+0xa>
 800ab70:	4770      	bx	lr
 800ab72:	f803 1b01 	strb.w	r1, [r3], #1
 800ab76:	e7f9      	b.n	800ab6c <memset+0x4>

0800ab78 <_reclaim_reent>:
 800ab78:	4b2d      	ldr	r3, [pc, #180]	@ (800ac30 <_reclaim_reent+0xb8>)
 800ab7a:	681b      	ldr	r3, [r3, #0]
 800ab7c:	4283      	cmp	r3, r0
 800ab7e:	b570      	push	{r4, r5, r6, lr}
 800ab80:	4604      	mov	r4, r0
 800ab82:	d053      	beq.n	800ac2c <_reclaim_reent+0xb4>
 800ab84:	69c3      	ldr	r3, [r0, #28]
 800ab86:	b31b      	cbz	r3, 800abd0 <_reclaim_reent+0x58>
 800ab88:	68db      	ldr	r3, [r3, #12]
 800ab8a:	b163      	cbz	r3, 800aba6 <_reclaim_reent+0x2e>
 800ab8c:	2500      	movs	r5, #0
 800ab8e:	69e3      	ldr	r3, [r4, #28]
 800ab90:	68db      	ldr	r3, [r3, #12]
 800ab92:	5959      	ldr	r1, [r3, r5]
 800ab94:	b9b1      	cbnz	r1, 800abc4 <_reclaim_reent+0x4c>
 800ab96:	3504      	adds	r5, #4
 800ab98:	2d80      	cmp	r5, #128	@ 0x80
 800ab9a:	d1f8      	bne.n	800ab8e <_reclaim_reent+0x16>
 800ab9c:	69e3      	ldr	r3, [r4, #28]
 800ab9e:	4620      	mov	r0, r4
 800aba0:	68d9      	ldr	r1, [r3, #12]
 800aba2:	f000 f87b 	bl	800ac9c <_free_r>
 800aba6:	69e3      	ldr	r3, [r4, #28]
 800aba8:	6819      	ldr	r1, [r3, #0]
 800abaa:	b111      	cbz	r1, 800abb2 <_reclaim_reent+0x3a>
 800abac:	4620      	mov	r0, r4
 800abae:	f000 f875 	bl	800ac9c <_free_r>
 800abb2:	69e3      	ldr	r3, [r4, #28]
 800abb4:	689d      	ldr	r5, [r3, #8]
 800abb6:	b15d      	cbz	r5, 800abd0 <_reclaim_reent+0x58>
 800abb8:	4629      	mov	r1, r5
 800abba:	4620      	mov	r0, r4
 800abbc:	682d      	ldr	r5, [r5, #0]
 800abbe:	f000 f86d 	bl	800ac9c <_free_r>
 800abc2:	e7f8      	b.n	800abb6 <_reclaim_reent+0x3e>
 800abc4:	680e      	ldr	r6, [r1, #0]
 800abc6:	4620      	mov	r0, r4
 800abc8:	f000 f868 	bl	800ac9c <_free_r>
 800abcc:	4631      	mov	r1, r6
 800abce:	e7e1      	b.n	800ab94 <_reclaim_reent+0x1c>
 800abd0:	6961      	ldr	r1, [r4, #20]
 800abd2:	b111      	cbz	r1, 800abda <_reclaim_reent+0x62>
 800abd4:	4620      	mov	r0, r4
 800abd6:	f000 f861 	bl	800ac9c <_free_r>
 800abda:	69e1      	ldr	r1, [r4, #28]
 800abdc:	b111      	cbz	r1, 800abe4 <_reclaim_reent+0x6c>
 800abde:	4620      	mov	r0, r4
 800abe0:	f000 f85c 	bl	800ac9c <_free_r>
 800abe4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800abe6:	b111      	cbz	r1, 800abee <_reclaim_reent+0x76>
 800abe8:	4620      	mov	r0, r4
 800abea:	f000 f857 	bl	800ac9c <_free_r>
 800abee:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800abf0:	b111      	cbz	r1, 800abf8 <_reclaim_reent+0x80>
 800abf2:	4620      	mov	r0, r4
 800abf4:	f000 f852 	bl	800ac9c <_free_r>
 800abf8:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800abfa:	b111      	cbz	r1, 800ac02 <_reclaim_reent+0x8a>
 800abfc:	4620      	mov	r0, r4
 800abfe:	f000 f84d 	bl	800ac9c <_free_r>
 800ac02:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800ac04:	b111      	cbz	r1, 800ac0c <_reclaim_reent+0x94>
 800ac06:	4620      	mov	r0, r4
 800ac08:	f000 f848 	bl	800ac9c <_free_r>
 800ac0c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800ac0e:	b111      	cbz	r1, 800ac16 <_reclaim_reent+0x9e>
 800ac10:	4620      	mov	r0, r4
 800ac12:	f000 f843 	bl	800ac9c <_free_r>
 800ac16:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800ac18:	b111      	cbz	r1, 800ac20 <_reclaim_reent+0xa8>
 800ac1a:	4620      	mov	r0, r4
 800ac1c:	f000 f83e 	bl	800ac9c <_free_r>
 800ac20:	6a23      	ldr	r3, [r4, #32]
 800ac22:	b11b      	cbz	r3, 800ac2c <_reclaim_reent+0xb4>
 800ac24:	4620      	mov	r0, r4
 800ac26:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800ac2a:	4718      	bx	r3
 800ac2c:	bd70      	pop	{r4, r5, r6, pc}
 800ac2e:	bf00      	nop
 800ac30:	20000014 	.word	0x20000014

0800ac34 <__libc_init_array>:
 800ac34:	b570      	push	{r4, r5, r6, lr}
 800ac36:	4d0d      	ldr	r5, [pc, #52]	@ (800ac6c <__libc_init_array+0x38>)
 800ac38:	4c0d      	ldr	r4, [pc, #52]	@ (800ac70 <__libc_init_array+0x3c>)
 800ac3a:	1b64      	subs	r4, r4, r5
 800ac3c:	10a4      	asrs	r4, r4, #2
 800ac3e:	2600      	movs	r6, #0
 800ac40:	42a6      	cmp	r6, r4
 800ac42:	d109      	bne.n	800ac58 <__libc_init_array+0x24>
 800ac44:	4d0b      	ldr	r5, [pc, #44]	@ (800ac74 <__libc_init_array+0x40>)
 800ac46:	4c0c      	ldr	r4, [pc, #48]	@ (800ac78 <__libc_init_array+0x44>)
 800ac48:	f000 f87e 	bl	800ad48 <_init>
 800ac4c:	1b64      	subs	r4, r4, r5
 800ac4e:	10a4      	asrs	r4, r4, #2
 800ac50:	2600      	movs	r6, #0
 800ac52:	42a6      	cmp	r6, r4
 800ac54:	d105      	bne.n	800ac62 <__libc_init_array+0x2e>
 800ac56:	bd70      	pop	{r4, r5, r6, pc}
 800ac58:	f855 3b04 	ldr.w	r3, [r5], #4
 800ac5c:	4798      	blx	r3
 800ac5e:	3601      	adds	r6, #1
 800ac60:	e7ee      	b.n	800ac40 <__libc_init_array+0xc>
 800ac62:	f855 3b04 	ldr.w	r3, [r5], #4
 800ac66:	4798      	blx	r3
 800ac68:	3601      	adds	r6, #1
 800ac6a:	e7f2      	b.n	800ac52 <__libc_init_array+0x1e>
 800ac6c:	0800b650 	.word	0x0800b650
 800ac70:	0800b650 	.word	0x0800b650
 800ac74:	0800b650 	.word	0x0800b650
 800ac78:	0800b654 	.word	0x0800b654

0800ac7c <__retarget_lock_acquire_recursive>:
 800ac7c:	4770      	bx	lr

0800ac7e <__retarget_lock_release_recursive>:
 800ac7e:	4770      	bx	lr

0800ac80 <memcpy>:
 800ac80:	440a      	add	r2, r1
 800ac82:	4291      	cmp	r1, r2
 800ac84:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800ac88:	d100      	bne.n	800ac8c <memcpy+0xc>
 800ac8a:	4770      	bx	lr
 800ac8c:	b510      	push	{r4, lr}
 800ac8e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ac92:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ac96:	4291      	cmp	r1, r2
 800ac98:	d1f9      	bne.n	800ac8e <memcpy+0xe>
 800ac9a:	bd10      	pop	{r4, pc}

0800ac9c <_free_r>:
 800ac9c:	b538      	push	{r3, r4, r5, lr}
 800ac9e:	4605      	mov	r5, r0
 800aca0:	2900      	cmp	r1, #0
 800aca2:	d041      	beq.n	800ad28 <_free_r+0x8c>
 800aca4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800aca8:	1f0c      	subs	r4, r1, #4
 800acaa:	2b00      	cmp	r3, #0
 800acac:	bfb8      	it	lt
 800acae:	18e4      	addlt	r4, r4, r3
 800acb0:	f000 f83e 	bl	800ad30 <__malloc_lock>
 800acb4:	4a1d      	ldr	r2, [pc, #116]	@ (800ad2c <_free_r+0x90>)
 800acb6:	6813      	ldr	r3, [r2, #0]
 800acb8:	b933      	cbnz	r3, 800acc8 <_free_r+0x2c>
 800acba:	6063      	str	r3, [r4, #4]
 800acbc:	6014      	str	r4, [r2, #0]
 800acbe:	4628      	mov	r0, r5
 800acc0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800acc4:	f000 b83a 	b.w	800ad3c <__malloc_unlock>
 800acc8:	42a3      	cmp	r3, r4
 800acca:	d908      	bls.n	800acde <_free_r+0x42>
 800accc:	6820      	ldr	r0, [r4, #0]
 800acce:	1821      	adds	r1, r4, r0
 800acd0:	428b      	cmp	r3, r1
 800acd2:	bf01      	itttt	eq
 800acd4:	6819      	ldreq	r1, [r3, #0]
 800acd6:	685b      	ldreq	r3, [r3, #4]
 800acd8:	1809      	addeq	r1, r1, r0
 800acda:	6021      	streq	r1, [r4, #0]
 800acdc:	e7ed      	b.n	800acba <_free_r+0x1e>
 800acde:	461a      	mov	r2, r3
 800ace0:	685b      	ldr	r3, [r3, #4]
 800ace2:	b10b      	cbz	r3, 800ace8 <_free_r+0x4c>
 800ace4:	42a3      	cmp	r3, r4
 800ace6:	d9fa      	bls.n	800acde <_free_r+0x42>
 800ace8:	6811      	ldr	r1, [r2, #0]
 800acea:	1850      	adds	r0, r2, r1
 800acec:	42a0      	cmp	r0, r4
 800acee:	d10b      	bne.n	800ad08 <_free_r+0x6c>
 800acf0:	6820      	ldr	r0, [r4, #0]
 800acf2:	4401      	add	r1, r0
 800acf4:	1850      	adds	r0, r2, r1
 800acf6:	4283      	cmp	r3, r0
 800acf8:	6011      	str	r1, [r2, #0]
 800acfa:	d1e0      	bne.n	800acbe <_free_r+0x22>
 800acfc:	6818      	ldr	r0, [r3, #0]
 800acfe:	685b      	ldr	r3, [r3, #4]
 800ad00:	6053      	str	r3, [r2, #4]
 800ad02:	4408      	add	r0, r1
 800ad04:	6010      	str	r0, [r2, #0]
 800ad06:	e7da      	b.n	800acbe <_free_r+0x22>
 800ad08:	d902      	bls.n	800ad10 <_free_r+0x74>
 800ad0a:	230c      	movs	r3, #12
 800ad0c:	602b      	str	r3, [r5, #0]
 800ad0e:	e7d6      	b.n	800acbe <_free_r+0x22>
 800ad10:	6820      	ldr	r0, [r4, #0]
 800ad12:	1821      	adds	r1, r4, r0
 800ad14:	428b      	cmp	r3, r1
 800ad16:	bf04      	itt	eq
 800ad18:	6819      	ldreq	r1, [r3, #0]
 800ad1a:	685b      	ldreq	r3, [r3, #4]
 800ad1c:	6063      	str	r3, [r4, #4]
 800ad1e:	bf04      	itt	eq
 800ad20:	1809      	addeq	r1, r1, r0
 800ad22:	6021      	streq	r1, [r4, #0]
 800ad24:	6054      	str	r4, [r2, #4]
 800ad26:	e7ca      	b.n	800acbe <_free_r+0x22>
 800ad28:	bd38      	pop	{r3, r4, r5, pc}
 800ad2a:	bf00      	nop
 800ad2c:	200077f4 	.word	0x200077f4

0800ad30 <__malloc_lock>:
 800ad30:	4801      	ldr	r0, [pc, #4]	@ (800ad38 <__malloc_lock+0x8>)
 800ad32:	f7ff bfa3 	b.w	800ac7c <__retarget_lock_acquire_recursive>
 800ad36:	bf00      	nop
 800ad38:	200077f0 	.word	0x200077f0

0800ad3c <__malloc_unlock>:
 800ad3c:	4801      	ldr	r0, [pc, #4]	@ (800ad44 <__malloc_unlock+0x8>)
 800ad3e:	f7ff bf9e 	b.w	800ac7e <__retarget_lock_release_recursive>
 800ad42:	bf00      	nop
 800ad44:	200077f0 	.word	0x200077f0

0800ad48 <_init>:
 800ad48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad4a:	bf00      	nop
 800ad4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ad4e:	bc08      	pop	{r3}
 800ad50:	469e      	mov	lr, r3
 800ad52:	4770      	bx	lr

0800ad54 <_fini>:
 800ad54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad56:	bf00      	nop
 800ad58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ad5a:	bc08      	pop	{r3}
 800ad5c:	469e      	mov	lr, r3
 800ad5e:	4770      	bx	lr
