<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7a100tcsg324-1" LaunchTime="1470848643">
  <File Type="OPT-DCP" Name="Briscola_opt.dcp"/>
  <File Type="ROUTE-STATUS-PB" Name="Briscola_route_status.pb"/>
  <File Type="PA-TCL" Name="Briscola.tcl"/>
  <File Type="RDI-RDI" Name="Briscola.vdi"/>
  <File Type="PWROPT-DRC" Name="Briscola_drc_pwropted.rpt"/>
  <File Type="OPT-METHODOLOGY-DRC" Name="Briscola_methodology_drc_opted.rpt"/>
  <File Type="INIT-TIMING" Name="Briscola_timing_summary_init.rpt"/>
  <File Type="OPT-DRC" Name="Briscola_drc_opted.rpt"/>
  <File Type="PWROPT-DCP" Name="Briscola_pwropt.dcp"/>
  <File Type="OPT-HWDEF" Name="Briscola.hwdef"/>
  <File Type="OPT-TIMING" Name="Briscola_timing_summary_opted.rpt"/>
  <File Type="PWROPT-TIMING" Name="Briscola_timing_summary_pwropted.rpt"/>
  <File Type="PLACE-DCP" Name="Briscola_placed.dcp"/>
  <File Type="PLACE-IO" Name="Briscola_io_placed.rpt"/>
  <File Type="PLACE-CLK" Name="Briscola_clock_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL" Name="Briscola_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="Briscola_utilization_placed.pb"/>
  <File Type="PLACE-CTRL" Name="Briscola_control_sets_placed.rpt"/>
  <File Type="PLACE-SIMILARITY" Name="Briscola_incremental_reuse_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="Briscola_incremental_reuse_pre_placed.rpt"/>
  <File Type="PLACE-TIMING" Name="Briscola_timing_summary_placed.rpt"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="Briscola_postplace_pwropt.dcp"/>
  <File Type="POSTPLACE-PWROPT-TIMING" Name="Briscola_timing_summary_postplace_pwropted.rpt"/>
  <File Type="PHYSOPT-DCP" Name="Briscola_physopt.dcp"/>
  <File Type="PHYSOPT-DRC" Name="Briscola_drc_physopted.rpt"/>
  <File Type="PHYSOPT-TIMING" Name="Briscola_timing_summary_physopted.rpt"/>
  <File Type="ROUTE-DCP" Name="Briscola_routed.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="Briscola_routed_bb.dcp"/>
  <File Type="ROUTE-DRC" Name="Briscola_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="Briscola_drc_routed.pb"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="Briscola_methodology_drc_routed.rpt"/>
  <File Type="BG-BIT" Name="Briscola.bit"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="Briscola_methodology_drc_routed.pb"/>
  <File Type="ROUTE-PWR" Name="Briscola_power_routed.rpt"/>
  <File Type="ROUTE-PWR-SUM" Name="Briscola_power_summary_routed.pb"/>
  <File Type="ROUTE-PWR-RPX" Name="Briscola_power_routed.rpx"/>
  <File Type="ROUTE-STATUS" Name="Briscola_route_status.rpt"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="Briscola_timing_summary_routed.rpt"/>
  <File Type="ROUTE-TIMING-PB" Name="Briscola_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMING-RPX" Name="Briscola_timing_summary_routed.rpx"/>
  <File Type="ROUTE-SIMILARITY" Name="Briscola_incremental_reuse_routed.rpt"/>
  <File Type="ROUTE-CLK" Name="Briscola_clock_utilization_routed.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="Briscola_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="Briscola_postroute_physopt_bb.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING" Name="Briscola_timing_summary_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-PB" Name="Briscola_timing_summary_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-RPX" Name="Briscola_timing_summary_postroute_physopted.rpx"/>
  <File Type="BG-BIN" Name="Briscola.bin"/>
  <File Type="BITSTR-MSK" Name="Briscola.msk"/>
  <File Type="BITSTR-RBT" Name="Briscola.rbt"/>
  <File Type="BITSTR-NKY" Name="Briscola.nky"/>
  <File Type="BITSTR-BMM" Name="Briscola_bd.bmm"/>
  <File Type="BITSTR-MMI" Name="Briscola.mmi"/>
  <File Type="BITSTR-SYSDEF" Name="Briscola.sysdef"/>
  <File Type="BG-BGN" Name="Briscola.bgn"/>
  <File Type="BG-DRC" Name="Briscola.drc"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/new/data.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="Library" Val="briscola"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../Desktop/briscola_project/briscola/briscola.srcs/sources_1/new/data.vhd"/>
        <Attr Name="ImportTime" Val="1461446598"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/AI/Loader.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../Desktop/briscola_project/AI/AI/Loader.vhd"/>
        <Attr Name="ImportTime" Val="1462650626"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/AI/Card_Memory.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../Desktop/briscola_project/AI/AI/Card_Memory.vhd"/>
        <Attr Name="ImportTime" Val="1462651918"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/PRNG.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../Desktop/briscola_project/briscola/briscola.srcs/sources_1/new/PRNG.vhd"/>
        <Attr Name="ImportTime" Val="1464598377"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/AI/Card_Chooser.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../Desktop/briscola_project/AI/AI/Card_Chooser.vhd"/>
        <Attr Name="ImportTime" Val="1462652782"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/AI/Manager.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../Desktop/briscola_project/AI/AI/Manager.vhd"/>
        <Attr Name="ImportTime" Val="1462651838"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/Player.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="Library" Val="briscola"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../Desktop/briscola_project/briscola/briscola.srcs/sources_1/new/Player.vhd"/>
        <Attr Name="ImportTime" Val="1462475784"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/Server.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="Library" Val="briscola"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../Desktop/briscola_project/briscola/briscola.srcs/sources_1/new/Server.vhd"/>
        <Attr Name="ImportTime" Val="1462475695"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/AI/AI_block.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../Desktop/briscola_project/AI/AI/AI_block.vhd"/>
        <Attr Name="ImportTime" Val="1462651512"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/Briscola.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="Library" Val="briscola"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../Desktop/briscola_project/briscola/briscola.srcs/sources_1/new/Briscola.vhd"/>
        <Attr Name="ImportTime" Val="1462475739"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../../../../Desktop/briscola_project/briscola/images.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/new/vga_640x480.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../Desktop/briscola_project/briscola/briscola.srcs/sources_1/imports/sources_1/new/vga_640x480.vhd"/>
        <Attr Name="ImportTime" Val="1464901464"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/new/vga_top.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../Desktop/briscola_project/VGA_animation/VGA.srcs/sources_1/imports/new/vga_top.vhd"/>
        <Attr Name="ImportTime" Val="1464711099"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/new/vga_drawer.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../Desktop/briscola_project/VGA_animation/VGA.srcs/sources_1/new/vga_drawer.vhd"/>
        <Attr Name="ImportTime" Val="1464894858"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Desktop/sound.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../Desktop/briscola_project/sound.vhd"/>
        <Attr Name="ImportTime" Val="1467300543"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="Briscola"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/constraints_xdc_vivado/Nexys4_Master.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../Google Drive/Uni/Second Year - 2015_2016/Second Semester/Computer Architecture/Assignment/2016/Material/Doc/Artix7Nexys4/constraints_xdc_vivado/Nexys4_Master.xdc"/>
        <Attr Name="ImportTime" Val="1461427227"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
    <Step Id="init_design"/>
    <Step Id="opt_design">
      <Option Id="Verbose">1</Option>
    </Step>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream">
      <Option Id="BinFile">1</Option>
      <Option Id="VerboseBool">1</Option>
    </Step>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="blk_mem_gen_0"/>
  <BlockFileSet Type="BlockSrcs" Name="clk_wiz_2"/>
</GenRun>
