$date
	Sat Jun 28 14:51:43 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module alu8_tb $end
$var wire 8 ! out [7:0] $end
$var reg 8 " a [7:0] $end
$var reg 8 # b [7:0] $end
$var reg 3 $ opcode [2:0] $end
$var integer 32 % fd [31:0] $end
$var integer 32 & i [31:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
b10000000000000000000000000000011 %
bx $
b0 #
b0 "
b0 !
$end
#5
b1 &
b0 $
#10
b1 !
b10 &
b1 $
#15
b0 !
b11 &
b10 $
#20
b11111111 !
b100 &
b11 $
#25
b0 !
b101 &
b100 $
#30
b110 &
b101 $
#35
b111 &
b110 $
#40
b1111111 !
b11111111 #
b11111111 "
b0 &
b111 $
#45
b11111110 !
b0 $
#46
b1 &
#51
b11111111 !
b1 $
#52
b10 &
#57
b0 !
b10 $
#58
b11 &
#63
b11111111 !
b11 $
#64
b100 &
#69
b100 $
#70
b101 &
#75
b101 $
#76
b110 &
#81
b11111110 !
b110 $
#82
b111 &
#87
b1111111 !
b111 $
#88
b1010101 !
b1010101 #
b10101010 "
b0 &
#93
b11111111 !
b0 $
#94
b1 &
#99
b0 !
b1 $
#100
b10 &
#105
b1010101 !
b10 $
#106
b11 &
#111
b1010100 !
b11 $
#112
b100 &
#117
b0 !
b100 $
#118
b101 &
#123
b11111111 !
b101 $
#124
b110 &
#129
b1010100 !
b110 $
#130
b111 &
#135
b1010101 !
b111 $
#136
b0 &
#141
b10100101 !
b0 $
b10000001 #
b100100 "
#142
b1 &
#147
b1101101 !
b1 $
b1100011 #
b1001 "
#148
b10 &
#153
b10000000 !
b10 $
b10001101 #
b1101 "
#154
b11 &
#159
b1010010 !
b11 $
b10010 #
b1100101 "
#160
b100 &
#165
b1 !
b100 $
b1101 #
b1 "
#166
b101 &
#171
b1111111 !
b101 $
b111101 #
b1110110 "
#172
b110 &
#177
b11011010 !
b110 $
b10001100 #
b11101101 "
#178
b111 &
#183
b1111100 !
b111 $
b11000110 #
b11111001 "
#184
b1000 &
#194
