
build/ch.elf:     file format elf32-littlearm


Disassembly of section .text:

00200200 <Reset_Handler>:
  200200:	b672      	cpsid	i
  200202:	4826      	ldr	r0, [pc, #152]	; (20029c <endfiniloop+0x6>)
  200204:	f380 8809 	msr	PSP, r0
  200208:	4825      	ldr	r0, [pc, #148]	; (2002a0 <endfiniloop+0xa>)
  20020a:	f64e 5108 	movw	r1, #60680	; 0xed08
  20020e:	f2ce 0100 	movt	r1, #57344	; 0xe000
  200212:	6008      	str	r0, [r1, #0]
  200214:	2002      	movs	r0, #2
  200216:	f380 8814 	msr	CONTROL, r0
  20021a:	f3bf 8f6f 	isb	sy
  20021e:	f002 f847 	bl	2022b0 <__core_init>
  200222:	f001 fe75 	bl	201f10 <__early_init>
  200226:	f04f 3055 	mov.w	r0, #1431655765	; 0x55555555
  20022a:	491e      	ldr	r1, [pc, #120]	; (2002a4 <endfiniloop+0xe>)
  20022c:	4a1e      	ldr	r2, [pc, #120]	; (2002a8 <endfiniloop+0x12>)

0020022e <msloop>:
  20022e:	4291      	cmp	r1, r2
  200230:	bf3c      	itt	cc
  200232:	f841 0b04 	strcc.w	r0, [r1], #4
  200236:	e7fa      	bcc.n	20022e <msloop>
  200238:	491c      	ldr	r1, [pc, #112]	; (2002ac <endfiniloop+0x16>)
  20023a:	4a18      	ldr	r2, [pc, #96]	; (20029c <endfiniloop+0x6>)

0020023c <psloop>:
  20023c:	4291      	cmp	r1, r2
  20023e:	bf3c      	itt	cc
  200240:	f841 0b04 	strcc.w	r0, [r1], #4
  200244:	e7fa      	bcc.n	20023c <psloop>
  200246:	491a      	ldr	r1, [pc, #104]	; (2002b0 <endfiniloop+0x1a>)
  200248:	4a1a      	ldr	r2, [pc, #104]	; (2002b4 <endfiniloop+0x1e>)
  20024a:	4b1b      	ldr	r3, [pc, #108]	; (2002b8 <endfiniloop+0x22>)

0020024c <dloop>:
  20024c:	429a      	cmp	r2, r3
  20024e:	bf3e      	ittt	cc
  200250:	f851 0b04 	ldrcc.w	r0, [r1], #4
  200254:	f842 0b04 	strcc.w	r0, [r2], #4
  200258:	e7f8      	bcc.n	20024c <dloop>
  20025a:	2000      	movs	r0, #0
  20025c:	4917      	ldr	r1, [pc, #92]	; (2002bc <endfiniloop+0x26>)
  20025e:	4a18      	ldr	r2, [pc, #96]	; (2002c0 <endfiniloop+0x2a>)

00200260 <bloop>:
  200260:	4291      	cmp	r1, r2
  200262:	bf3c      	itt	cc
  200264:	f841 0b04 	strcc.w	r0, [r1], #4
  200268:	e7fa      	bcc.n	200260 <bloop>
  20026a:	f001 ffe1 	bl	202230 <__init_ram_areas>
  20026e:	f002 f817 	bl	2022a0 <__late_init>
  200272:	4c14      	ldr	r4, [pc, #80]	; (2002c4 <endfiniloop+0x2e>)
  200274:	4d14      	ldr	r5, [pc, #80]	; (2002c8 <endfiniloop+0x32>)

00200276 <initloop>:
  200276:	42ac      	cmp	r4, r5
  200278:	da03      	bge.n	200282 <endinitloop>
  20027a:	f854 1b04 	ldr.w	r1, [r4], #4
  20027e:	4788      	blx	r1
  200280:	e7f9      	b.n	200276 <initloop>

00200282 <endinitloop>:
  200282:	f002 f855 	bl	202330 <main>
  200286:	4c11      	ldr	r4, [pc, #68]	; (2002cc <endfiniloop+0x36>)
  200288:	4d11      	ldr	r5, [pc, #68]	; (2002d0 <endfiniloop+0x3a>)

0020028a <finiloop>:
  20028a:	42ac      	cmp	r4, r5
  20028c:	da03      	bge.n	200296 <endfiniloop>
  20028e:	f854 1b04 	ldr.w	r1, [r4], #4
  200292:	4788      	blx	r1
  200294:	e7f9      	b.n	20028a <finiloop>

00200296 <endfiniloop>:
  200296:	f001 bffb 	b.w	202290 <__default_exit>
  20029a:	0000      	.short	0x0000
  20029c:	20000800 	.word	0x20000800
  2002a0:	00200000 	.word	0x00200000
  2002a4:	20000000 	.word	0x20000000
  2002a8:	20000400 	.word	0x20000400
  2002ac:	20000400 	.word	0x20000400
  2002b0:	08003170 	.word	0x08003170
  2002b4:	20020000 	.word	0x20020000
  2002b8:	20020010 	.word	0x20020010
  2002bc:	20000800 	.word	0x20000800
  2002c0:	20000c00 	.word	0x20000c00
  2002c4:	00200200 	.word	0x00200200
  2002c8:	00200200 	.word	0x00200200
  2002cc:	00200200 	.word	0x00200200
  2002d0:	00200200 	.word	0x00200200

002002d4 <_port_switch>:
  2002d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  2002d8:	f8c1 d00c 	str.w	sp, [r1, #12]
  2002dc:	f8d0 d00c 	ldr.w	sp, [r0, #12]
  2002e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

002002e4 <_port_thread_start>:
  2002e4:	2300      	movs	r3, #0
  2002e6:	f383 8811 	msr	BASEPRI, r3
  2002ea:	4628      	mov	r0, r5
  2002ec:	47a0      	blx	r4
  2002ee:	2000      	movs	r0, #0
  2002f0:	f001 ff56 	bl	2021a0 <chThdExit>

002002f4 <_port_switch_from_isr>:
  2002f4:	f001 ff7c 	bl	2021f0 <chSchDoReschedule>

002002f8 <_port_exit_from_isr>:
  2002f8:	df00      	svc	0
  2002fa:	e7fe      	b.n	2002fa <_port_exit_from_isr+0x2>

002002fc <__aeabi_drsub>:
  2002fc:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  200300:	e002      	b.n	200308 <__adddf3>
  200302:	bf00      	nop

00200304 <__aeabi_dsub>:
  200304:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00200308 <__adddf3>:
  200308:	b530      	push	{r4, r5, lr}
  20030a:	ea4f 0441 	mov.w	r4, r1, lsl #1
  20030e:	ea4f 0543 	mov.w	r5, r3, lsl #1
  200312:	ea94 0f05 	teq	r4, r5
  200316:	bf08      	it	eq
  200318:	ea90 0f02 	teqeq	r0, r2
  20031c:	bf1f      	itttt	ne
  20031e:	ea54 0c00 	orrsne.w	ip, r4, r0
  200322:	ea55 0c02 	orrsne.w	ip, r5, r2
  200326:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  20032a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  20032e:	f000 80e2 	beq.w	2004f6 <__adddf3+0x1ee>
  200332:	ea4f 5454 	mov.w	r4, r4, lsr #21
  200336:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  20033a:	bfb8      	it	lt
  20033c:	426d      	neglt	r5, r5
  20033e:	dd0c      	ble.n	20035a <__adddf3+0x52>
  200340:	442c      	add	r4, r5
  200342:	ea80 0202 	eor.w	r2, r0, r2
  200346:	ea81 0303 	eor.w	r3, r1, r3
  20034a:	ea82 0000 	eor.w	r0, r2, r0
  20034e:	ea83 0101 	eor.w	r1, r3, r1
  200352:	ea80 0202 	eor.w	r2, r0, r2
  200356:	ea81 0303 	eor.w	r3, r1, r3
  20035a:	2d36      	cmp	r5, #54	; 0x36
  20035c:	bf88      	it	hi
  20035e:	bd30      	pophi	{r4, r5, pc}
  200360:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  200364:	ea4f 3101 	mov.w	r1, r1, lsl #12
  200368:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  20036c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  200370:	d002      	beq.n	200378 <__adddf3+0x70>
  200372:	4240      	negs	r0, r0
  200374:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  200378:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  20037c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  200380:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  200384:	d002      	beq.n	20038c <__adddf3+0x84>
  200386:	4252      	negs	r2, r2
  200388:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  20038c:	ea94 0f05 	teq	r4, r5
  200390:	f000 80a7 	beq.w	2004e2 <__adddf3+0x1da>
  200394:	f1a4 0401 	sub.w	r4, r4, #1
  200398:	f1d5 0e20 	rsbs	lr, r5, #32
  20039c:	db0d      	blt.n	2003ba <__adddf3+0xb2>
  20039e:	fa02 fc0e 	lsl.w	ip, r2, lr
  2003a2:	fa22 f205 	lsr.w	r2, r2, r5
  2003a6:	1880      	adds	r0, r0, r2
  2003a8:	f141 0100 	adc.w	r1, r1, #0
  2003ac:	fa03 f20e 	lsl.w	r2, r3, lr
  2003b0:	1880      	adds	r0, r0, r2
  2003b2:	fa43 f305 	asr.w	r3, r3, r5
  2003b6:	4159      	adcs	r1, r3
  2003b8:	e00e      	b.n	2003d8 <__adddf3+0xd0>
  2003ba:	f1a5 0520 	sub.w	r5, r5, #32
  2003be:	f10e 0e20 	add.w	lr, lr, #32
  2003c2:	2a01      	cmp	r2, #1
  2003c4:	fa03 fc0e 	lsl.w	ip, r3, lr
  2003c8:	bf28      	it	cs
  2003ca:	f04c 0c02 	orrcs.w	ip, ip, #2
  2003ce:	fa43 f305 	asr.w	r3, r3, r5
  2003d2:	18c0      	adds	r0, r0, r3
  2003d4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  2003d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  2003dc:	d507      	bpl.n	2003ee <__adddf3+0xe6>
  2003de:	f04f 0e00 	mov.w	lr, #0
  2003e2:	f1dc 0c00 	rsbs	ip, ip, #0
  2003e6:	eb7e 0000 	sbcs.w	r0, lr, r0
  2003ea:	eb6e 0101 	sbc.w	r1, lr, r1
  2003ee:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  2003f2:	d31b      	bcc.n	20042c <__adddf3+0x124>
  2003f4:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  2003f8:	d30c      	bcc.n	200414 <__adddf3+0x10c>
  2003fa:	0849      	lsrs	r1, r1, #1
  2003fc:	ea5f 0030 	movs.w	r0, r0, rrx
  200400:	ea4f 0c3c 	mov.w	ip, ip, rrx
  200404:	f104 0401 	add.w	r4, r4, #1
  200408:	ea4f 5244 	mov.w	r2, r4, lsl #21
  20040c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  200410:	f080 809a 	bcs.w	200548 <__adddf3+0x240>
  200414:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  200418:	bf08      	it	eq
  20041a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  20041e:	f150 0000 	adcs.w	r0, r0, #0
  200422:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  200426:	ea41 0105 	orr.w	r1, r1, r5
  20042a:	bd30      	pop	{r4, r5, pc}
  20042c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  200430:	4140      	adcs	r0, r0
  200432:	eb41 0101 	adc.w	r1, r1, r1
  200436:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  20043a:	f1a4 0401 	sub.w	r4, r4, #1
  20043e:	d1e9      	bne.n	200414 <__adddf3+0x10c>
  200440:	f091 0f00 	teq	r1, #0
  200444:	bf04      	itt	eq
  200446:	4601      	moveq	r1, r0
  200448:	2000      	moveq	r0, #0
  20044a:	fab1 f381 	clz	r3, r1
  20044e:	bf08      	it	eq
  200450:	3320      	addeq	r3, #32
  200452:	f1a3 030b 	sub.w	r3, r3, #11
  200456:	f1b3 0220 	subs.w	r2, r3, #32
  20045a:	da0c      	bge.n	200476 <__adddf3+0x16e>
  20045c:	320c      	adds	r2, #12
  20045e:	dd08      	ble.n	200472 <__adddf3+0x16a>
  200460:	f102 0c14 	add.w	ip, r2, #20
  200464:	f1c2 020c 	rsb	r2, r2, #12
  200468:	fa01 f00c 	lsl.w	r0, r1, ip
  20046c:	fa21 f102 	lsr.w	r1, r1, r2
  200470:	e00c      	b.n	20048c <__adddf3+0x184>
  200472:	f102 0214 	add.w	r2, r2, #20
  200476:	bfd8      	it	le
  200478:	f1c2 0c20 	rsble	ip, r2, #32
  20047c:	fa01 f102 	lsl.w	r1, r1, r2
  200480:	fa20 fc0c 	lsr.w	ip, r0, ip
  200484:	bfdc      	itt	le
  200486:	ea41 010c 	orrle.w	r1, r1, ip
  20048a:	4090      	lslle	r0, r2
  20048c:	1ae4      	subs	r4, r4, r3
  20048e:	bfa2      	ittt	ge
  200490:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  200494:	4329      	orrge	r1, r5
  200496:	bd30      	popge	{r4, r5, pc}
  200498:	ea6f 0404 	mvn.w	r4, r4
  20049c:	3c1f      	subs	r4, #31
  20049e:	da1c      	bge.n	2004da <__adddf3+0x1d2>
  2004a0:	340c      	adds	r4, #12
  2004a2:	dc0e      	bgt.n	2004c2 <__adddf3+0x1ba>
  2004a4:	f104 0414 	add.w	r4, r4, #20
  2004a8:	f1c4 0220 	rsb	r2, r4, #32
  2004ac:	fa20 f004 	lsr.w	r0, r0, r4
  2004b0:	fa01 f302 	lsl.w	r3, r1, r2
  2004b4:	ea40 0003 	orr.w	r0, r0, r3
  2004b8:	fa21 f304 	lsr.w	r3, r1, r4
  2004bc:	ea45 0103 	orr.w	r1, r5, r3
  2004c0:	bd30      	pop	{r4, r5, pc}
  2004c2:	f1c4 040c 	rsb	r4, r4, #12
  2004c6:	f1c4 0220 	rsb	r2, r4, #32
  2004ca:	fa20 f002 	lsr.w	r0, r0, r2
  2004ce:	fa01 f304 	lsl.w	r3, r1, r4
  2004d2:	ea40 0003 	orr.w	r0, r0, r3
  2004d6:	4629      	mov	r1, r5
  2004d8:	bd30      	pop	{r4, r5, pc}
  2004da:	fa21 f004 	lsr.w	r0, r1, r4
  2004de:	4629      	mov	r1, r5
  2004e0:	bd30      	pop	{r4, r5, pc}
  2004e2:	f094 0f00 	teq	r4, #0
  2004e6:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  2004ea:	bf06      	itte	eq
  2004ec:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  2004f0:	3401      	addeq	r4, #1
  2004f2:	3d01      	subne	r5, #1
  2004f4:	e74e      	b.n	200394 <__adddf3+0x8c>
  2004f6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  2004fa:	bf18      	it	ne
  2004fc:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  200500:	d029      	beq.n	200556 <__adddf3+0x24e>
  200502:	ea94 0f05 	teq	r4, r5
  200506:	bf08      	it	eq
  200508:	ea90 0f02 	teqeq	r0, r2
  20050c:	d005      	beq.n	20051a <__adddf3+0x212>
  20050e:	ea54 0c00 	orrs.w	ip, r4, r0
  200512:	bf04      	itt	eq
  200514:	4619      	moveq	r1, r3
  200516:	4610      	moveq	r0, r2
  200518:	bd30      	pop	{r4, r5, pc}
  20051a:	ea91 0f03 	teq	r1, r3
  20051e:	bf1e      	ittt	ne
  200520:	2100      	movne	r1, #0
  200522:	2000      	movne	r0, #0
  200524:	bd30      	popne	{r4, r5, pc}
  200526:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  20052a:	d105      	bne.n	200538 <__adddf3+0x230>
  20052c:	0040      	lsls	r0, r0, #1
  20052e:	4149      	adcs	r1, r1
  200530:	bf28      	it	cs
  200532:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  200536:	bd30      	pop	{r4, r5, pc}
  200538:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  20053c:	bf3c      	itt	cc
  20053e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  200542:	bd30      	popcc	{r4, r5, pc}
  200544:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  200548:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  20054c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  200550:	f04f 0000 	mov.w	r0, #0
  200554:	bd30      	pop	{r4, r5, pc}
  200556:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  20055a:	bf1a      	itte	ne
  20055c:	4619      	movne	r1, r3
  20055e:	4610      	movne	r0, r2
  200560:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  200564:	bf1c      	itt	ne
  200566:	460b      	movne	r3, r1
  200568:	4602      	movne	r2, r0
  20056a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  20056e:	bf06      	itte	eq
  200570:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  200574:	ea91 0f03 	teqeq	r1, r3
  200578:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  20057c:	bd30      	pop	{r4, r5, pc}
  20057e:	bf00      	nop

00200580 <__aeabi_ui2d>:
  200580:	f090 0f00 	teq	r0, #0
  200584:	bf04      	itt	eq
  200586:	2100      	moveq	r1, #0
  200588:	4770      	bxeq	lr
  20058a:	b530      	push	{r4, r5, lr}
  20058c:	f44f 6480 	mov.w	r4, #1024	; 0x400
  200590:	f104 0432 	add.w	r4, r4, #50	; 0x32
  200594:	f04f 0500 	mov.w	r5, #0
  200598:	f04f 0100 	mov.w	r1, #0
  20059c:	e750      	b.n	200440 <__adddf3+0x138>
  20059e:	bf00      	nop

002005a0 <__aeabi_i2d>:
  2005a0:	f090 0f00 	teq	r0, #0
  2005a4:	bf04      	itt	eq
  2005a6:	2100      	moveq	r1, #0
  2005a8:	4770      	bxeq	lr
  2005aa:	b530      	push	{r4, r5, lr}
  2005ac:	f44f 6480 	mov.w	r4, #1024	; 0x400
  2005b0:	f104 0432 	add.w	r4, r4, #50	; 0x32
  2005b4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  2005b8:	bf48      	it	mi
  2005ba:	4240      	negmi	r0, r0
  2005bc:	f04f 0100 	mov.w	r1, #0
  2005c0:	e73e      	b.n	200440 <__adddf3+0x138>
  2005c2:	bf00      	nop

002005c4 <__aeabi_f2d>:
  2005c4:	0042      	lsls	r2, r0, #1
  2005c6:	ea4f 01e2 	mov.w	r1, r2, asr #3
  2005ca:	ea4f 0131 	mov.w	r1, r1, rrx
  2005ce:	ea4f 7002 	mov.w	r0, r2, lsl #28
  2005d2:	bf1f      	itttt	ne
  2005d4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  2005d8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  2005dc:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  2005e0:	4770      	bxne	lr
  2005e2:	f092 0f00 	teq	r2, #0
  2005e6:	bf14      	ite	ne
  2005e8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  2005ec:	4770      	bxeq	lr
  2005ee:	b530      	push	{r4, r5, lr}
  2005f0:	f44f 7460 	mov.w	r4, #896	; 0x380
  2005f4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  2005f8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  2005fc:	e720      	b.n	200440 <__adddf3+0x138>
  2005fe:	bf00      	nop

00200600 <__aeabi_ul2d>:
  200600:	ea50 0201 	orrs.w	r2, r0, r1
  200604:	bf08      	it	eq
  200606:	4770      	bxeq	lr
  200608:	b530      	push	{r4, r5, lr}
  20060a:	f04f 0500 	mov.w	r5, #0
  20060e:	e00a      	b.n	200626 <__aeabi_l2d+0x16>

00200610 <__aeabi_l2d>:
  200610:	ea50 0201 	orrs.w	r2, r0, r1
  200614:	bf08      	it	eq
  200616:	4770      	bxeq	lr
  200618:	b530      	push	{r4, r5, lr}
  20061a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  20061e:	d502      	bpl.n	200626 <__aeabi_l2d+0x16>
  200620:	4240      	negs	r0, r0
  200622:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  200626:	f44f 6480 	mov.w	r4, #1024	; 0x400
  20062a:	f104 0432 	add.w	r4, r4, #50	; 0x32
  20062e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  200632:	f43f aedc 	beq.w	2003ee <__adddf3+0xe6>
  200636:	f04f 0203 	mov.w	r2, #3
  20063a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  20063e:	bf18      	it	ne
  200640:	3203      	addne	r2, #3
  200642:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  200646:	bf18      	it	ne
  200648:	3203      	addne	r2, #3
  20064a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  20064e:	f1c2 0320 	rsb	r3, r2, #32
  200652:	fa00 fc03 	lsl.w	ip, r0, r3
  200656:	fa20 f002 	lsr.w	r0, r0, r2
  20065a:	fa01 fe03 	lsl.w	lr, r1, r3
  20065e:	ea40 000e 	orr.w	r0, r0, lr
  200662:	fa21 f102 	lsr.w	r1, r1, r2
  200666:	4414      	add	r4, r2
  200668:	e6c1      	b.n	2003ee <__adddf3+0xe6>
  20066a:	bf00      	nop

0020066c <__aeabi_dmul>:
  20066c:	b570      	push	{r4, r5, r6, lr}
  20066e:	f04f 0cff 	mov.w	ip, #255	; 0xff
  200672:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  200676:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  20067a:	bf1d      	ittte	ne
  20067c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  200680:	ea94 0f0c 	teqne	r4, ip
  200684:	ea95 0f0c 	teqne	r5, ip
  200688:	f000 f8de 	bleq	200848 <__aeabi_dmul+0x1dc>
  20068c:	442c      	add	r4, r5
  20068e:	ea81 0603 	eor.w	r6, r1, r3
  200692:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  200696:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  20069a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  20069e:	bf18      	it	ne
  2006a0:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  2006a4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  2006a8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  2006ac:	d038      	beq.n	200720 <__aeabi_dmul+0xb4>
  2006ae:	fba0 ce02 	umull	ip, lr, r0, r2
  2006b2:	f04f 0500 	mov.w	r5, #0
  2006b6:	fbe1 e502 	umlal	lr, r5, r1, r2
  2006ba:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  2006be:	fbe0 e503 	umlal	lr, r5, r0, r3
  2006c2:	f04f 0600 	mov.w	r6, #0
  2006c6:	fbe1 5603 	umlal	r5, r6, r1, r3
  2006ca:	f09c 0f00 	teq	ip, #0
  2006ce:	bf18      	it	ne
  2006d0:	f04e 0e01 	orrne.w	lr, lr, #1
  2006d4:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  2006d8:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  2006dc:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  2006e0:	d204      	bcs.n	2006ec <__aeabi_dmul+0x80>
  2006e2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  2006e6:	416d      	adcs	r5, r5
  2006e8:	eb46 0606 	adc.w	r6, r6, r6
  2006ec:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  2006f0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  2006f4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  2006f8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  2006fc:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  200700:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  200704:	bf88      	it	hi
  200706:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  20070a:	d81e      	bhi.n	20074a <__aeabi_dmul+0xde>
  20070c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  200710:	bf08      	it	eq
  200712:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  200716:	f150 0000 	adcs.w	r0, r0, #0
  20071a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  20071e:	bd70      	pop	{r4, r5, r6, pc}
  200720:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  200724:	ea46 0101 	orr.w	r1, r6, r1
  200728:	ea40 0002 	orr.w	r0, r0, r2
  20072c:	ea81 0103 	eor.w	r1, r1, r3
  200730:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  200734:	bfc2      	ittt	gt
  200736:	ebd4 050c 	rsbsgt	r5, r4, ip
  20073a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  20073e:	bd70      	popgt	{r4, r5, r6, pc}
  200740:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  200744:	f04f 0e00 	mov.w	lr, #0
  200748:	3c01      	subs	r4, #1
  20074a:	f300 80ab 	bgt.w	2008a4 <__aeabi_dmul+0x238>
  20074e:	f114 0f36 	cmn.w	r4, #54	; 0x36
  200752:	bfde      	ittt	le
  200754:	2000      	movle	r0, #0
  200756:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  20075a:	bd70      	pople	{r4, r5, r6, pc}
  20075c:	f1c4 0400 	rsb	r4, r4, #0
  200760:	3c20      	subs	r4, #32
  200762:	da35      	bge.n	2007d0 <__aeabi_dmul+0x164>
  200764:	340c      	adds	r4, #12
  200766:	dc1b      	bgt.n	2007a0 <__aeabi_dmul+0x134>
  200768:	f104 0414 	add.w	r4, r4, #20
  20076c:	f1c4 0520 	rsb	r5, r4, #32
  200770:	fa00 f305 	lsl.w	r3, r0, r5
  200774:	fa20 f004 	lsr.w	r0, r0, r4
  200778:	fa01 f205 	lsl.w	r2, r1, r5
  20077c:	ea40 0002 	orr.w	r0, r0, r2
  200780:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  200784:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  200788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  20078c:	fa21 f604 	lsr.w	r6, r1, r4
  200790:	eb42 0106 	adc.w	r1, r2, r6
  200794:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  200798:	bf08      	it	eq
  20079a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  20079e:	bd70      	pop	{r4, r5, r6, pc}
  2007a0:	f1c4 040c 	rsb	r4, r4, #12
  2007a4:	f1c4 0520 	rsb	r5, r4, #32
  2007a8:	fa00 f304 	lsl.w	r3, r0, r4
  2007ac:	fa20 f005 	lsr.w	r0, r0, r5
  2007b0:	fa01 f204 	lsl.w	r2, r1, r4
  2007b4:	ea40 0002 	orr.w	r0, r0, r2
  2007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  2007bc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  2007c0:	f141 0100 	adc.w	r1, r1, #0
  2007c4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  2007c8:	bf08      	it	eq
  2007ca:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  2007ce:	bd70      	pop	{r4, r5, r6, pc}
  2007d0:	f1c4 0520 	rsb	r5, r4, #32
  2007d4:	fa00 f205 	lsl.w	r2, r0, r5
  2007d8:	ea4e 0e02 	orr.w	lr, lr, r2
  2007dc:	fa20 f304 	lsr.w	r3, r0, r4
  2007e0:	fa01 f205 	lsl.w	r2, r1, r5
  2007e4:	ea43 0302 	orr.w	r3, r3, r2
  2007e8:	fa21 f004 	lsr.w	r0, r1, r4
  2007ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  2007f0:	fa21 f204 	lsr.w	r2, r1, r4
  2007f4:	ea20 0002 	bic.w	r0, r0, r2
  2007f8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  2007fc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  200800:	bf08      	it	eq
  200802:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  200806:	bd70      	pop	{r4, r5, r6, pc}
  200808:	f094 0f00 	teq	r4, #0
  20080c:	d10f      	bne.n	20082e <__aeabi_dmul+0x1c2>
  20080e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  200812:	0040      	lsls	r0, r0, #1
  200814:	eb41 0101 	adc.w	r1, r1, r1
  200818:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  20081c:	bf08      	it	eq
  20081e:	3c01      	subeq	r4, #1
  200820:	d0f7      	beq.n	200812 <__aeabi_dmul+0x1a6>
  200822:	ea41 0106 	orr.w	r1, r1, r6
  200826:	f095 0f00 	teq	r5, #0
  20082a:	bf18      	it	ne
  20082c:	4770      	bxne	lr
  20082e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  200832:	0052      	lsls	r2, r2, #1
  200834:	eb43 0303 	adc.w	r3, r3, r3
  200838:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  20083c:	bf08      	it	eq
  20083e:	3d01      	subeq	r5, #1
  200840:	d0f7      	beq.n	200832 <__aeabi_dmul+0x1c6>
  200842:	ea43 0306 	orr.w	r3, r3, r6
  200846:	4770      	bx	lr
  200848:	ea94 0f0c 	teq	r4, ip
  20084c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  200850:	bf18      	it	ne
  200852:	ea95 0f0c 	teqne	r5, ip
  200856:	d00c      	beq.n	200872 <__aeabi_dmul+0x206>
  200858:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  20085c:	bf18      	it	ne
  20085e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  200862:	d1d1      	bne.n	200808 <__aeabi_dmul+0x19c>
  200864:	ea81 0103 	eor.w	r1, r1, r3
  200868:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  20086c:	f04f 0000 	mov.w	r0, #0
  200870:	bd70      	pop	{r4, r5, r6, pc}
  200872:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  200876:	bf06      	itte	eq
  200878:	4610      	moveq	r0, r2
  20087a:	4619      	moveq	r1, r3
  20087c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  200880:	d019      	beq.n	2008b6 <__aeabi_dmul+0x24a>
  200882:	ea94 0f0c 	teq	r4, ip
  200886:	d102      	bne.n	20088e <__aeabi_dmul+0x222>
  200888:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  20088c:	d113      	bne.n	2008b6 <__aeabi_dmul+0x24a>
  20088e:	ea95 0f0c 	teq	r5, ip
  200892:	d105      	bne.n	2008a0 <__aeabi_dmul+0x234>
  200894:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  200898:	bf1c      	itt	ne
  20089a:	4610      	movne	r0, r2
  20089c:	4619      	movne	r1, r3
  20089e:	d10a      	bne.n	2008b6 <__aeabi_dmul+0x24a>
  2008a0:	ea81 0103 	eor.w	r1, r1, r3
  2008a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  2008a8:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  2008ac:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  2008b0:	f04f 0000 	mov.w	r0, #0
  2008b4:	bd70      	pop	{r4, r5, r6, pc}
  2008b6:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  2008ba:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  2008be:	bd70      	pop	{r4, r5, r6, pc}

002008c0 <__aeabi_ddiv>:
  2008c0:	b570      	push	{r4, r5, r6, lr}
  2008c2:	f04f 0cff 	mov.w	ip, #255	; 0xff
  2008c6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  2008ca:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  2008ce:	bf1d      	ittte	ne
  2008d0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  2008d4:	ea94 0f0c 	teqne	r4, ip
  2008d8:	ea95 0f0c 	teqne	r5, ip
  2008dc:	f000 f8a7 	bleq	200a2e <__aeabi_ddiv+0x16e>
  2008e0:	eba4 0405 	sub.w	r4, r4, r5
  2008e4:	ea81 0e03 	eor.w	lr, r1, r3
  2008e8:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  2008ec:	ea4f 3101 	mov.w	r1, r1, lsl #12
  2008f0:	f000 8088 	beq.w	200a04 <__aeabi_ddiv+0x144>
  2008f4:	ea4f 3303 	mov.w	r3, r3, lsl #12
  2008f8:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  2008fc:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  200900:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  200904:	ea4f 2202 	mov.w	r2, r2, lsl #8
  200908:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  20090c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  200910:	ea4f 2600 	mov.w	r6, r0, lsl #8
  200914:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  200918:	429d      	cmp	r5, r3
  20091a:	bf08      	it	eq
  20091c:	4296      	cmpeq	r6, r2
  20091e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  200922:	f504 7440 	add.w	r4, r4, #768	; 0x300
  200926:	d202      	bcs.n	20092e <__aeabi_ddiv+0x6e>
  200928:	085b      	lsrs	r3, r3, #1
  20092a:	ea4f 0232 	mov.w	r2, r2, rrx
  20092e:	1ab6      	subs	r6, r6, r2
  200930:	eb65 0503 	sbc.w	r5, r5, r3
  200934:	085b      	lsrs	r3, r3, #1
  200936:	ea4f 0232 	mov.w	r2, r2, rrx
  20093a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  20093e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  200942:	ebb6 0e02 	subs.w	lr, r6, r2
  200946:	eb75 0e03 	sbcs.w	lr, r5, r3
  20094a:	bf22      	ittt	cs
  20094c:	1ab6      	subcs	r6, r6, r2
  20094e:	4675      	movcs	r5, lr
  200950:	ea40 000c 	orrcs.w	r0, r0, ip
  200954:	085b      	lsrs	r3, r3, #1
  200956:	ea4f 0232 	mov.w	r2, r2, rrx
  20095a:	ebb6 0e02 	subs.w	lr, r6, r2
  20095e:	eb75 0e03 	sbcs.w	lr, r5, r3
  200962:	bf22      	ittt	cs
  200964:	1ab6      	subcs	r6, r6, r2
  200966:	4675      	movcs	r5, lr
  200968:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  20096c:	085b      	lsrs	r3, r3, #1
  20096e:	ea4f 0232 	mov.w	r2, r2, rrx
  200972:	ebb6 0e02 	subs.w	lr, r6, r2
  200976:	eb75 0e03 	sbcs.w	lr, r5, r3
  20097a:	bf22      	ittt	cs
  20097c:	1ab6      	subcs	r6, r6, r2
  20097e:	4675      	movcs	r5, lr
  200980:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  200984:	085b      	lsrs	r3, r3, #1
  200986:	ea4f 0232 	mov.w	r2, r2, rrx
  20098a:	ebb6 0e02 	subs.w	lr, r6, r2
  20098e:	eb75 0e03 	sbcs.w	lr, r5, r3
  200992:	bf22      	ittt	cs
  200994:	1ab6      	subcs	r6, r6, r2
  200996:	4675      	movcs	r5, lr
  200998:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  20099c:	ea55 0e06 	orrs.w	lr, r5, r6
  2009a0:	d018      	beq.n	2009d4 <__aeabi_ddiv+0x114>
  2009a2:	ea4f 1505 	mov.w	r5, r5, lsl #4
  2009a6:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  2009aa:	ea4f 1606 	mov.w	r6, r6, lsl #4
  2009ae:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  2009b2:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  2009b6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  2009ba:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  2009be:	d1c0      	bne.n	200942 <__aeabi_ddiv+0x82>
  2009c0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  2009c4:	d10b      	bne.n	2009de <__aeabi_ddiv+0x11e>
  2009c6:	ea41 0100 	orr.w	r1, r1, r0
  2009ca:	f04f 0000 	mov.w	r0, #0
  2009ce:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  2009d2:	e7b6      	b.n	200942 <__aeabi_ddiv+0x82>
  2009d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  2009d8:	bf04      	itt	eq
  2009da:	4301      	orreq	r1, r0
  2009dc:	2000      	moveq	r0, #0
  2009de:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  2009e2:	bf88      	it	hi
  2009e4:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  2009e8:	f63f aeaf 	bhi.w	20074a <__aeabi_dmul+0xde>
  2009ec:	ebb5 0c03 	subs.w	ip, r5, r3
  2009f0:	bf04      	itt	eq
  2009f2:	ebb6 0c02 	subseq.w	ip, r6, r2
  2009f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  2009fa:	f150 0000 	adcs.w	r0, r0, #0
  2009fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  200a02:	bd70      	pop	{r4, r5, r6, pc}
  200a04:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  200a08:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  200a0c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  200a10:	bfc2      	ittt	gt
  200a12:	ebd4 050c 	rsbsgt	r5, r4, ip
  200a16:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  200a1a:	bd70      	popgt	{r4, r5, r6, pc}
  200a1c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  200a20:	f04f 0e00 	mov.w	lr, #0
  200a24:	3c01      	subs	r4, #1
  200a26:	e690      	b.n	20074a <__aeabi_dmul+0xde>
  200a28:	ea45 0e06 	orr.w	lr, r5, r6
  200a2c:	e68d      	b.n	20074a <__aeabi_dmul+0xde>
  200a2e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  200a32:	ea94 0f0c 	teq	r4, ip
  200a36:	bf08      	it	eq
  200a38:	ea95 0f0c 	teqeq	r5, ip
  200a3c:	f43f af3b 	beq.w	2008b6 <__aeabi_dmul+0x24a>
  200a40:	ea94 0f0c 	teq	r4, ip
  200a44:	d10a      	bne.n	200a5c <__aeabi_ddiv+0x19c>
  200a46:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  200a4a:	f47f af34 	bne.w	2008b6 <__aeabi_dmul+0x24a>
  200a4e:	ea95 0f0c 	teq	r5, ip
  200a52:	f47f af25 	bne.w	2008a0 <__aeabi_dmul+0x234>
  200a56:	4610      	mov	r0, r2
  200a58:	4619      	mov	r1, r3
  200a5a:	e72c      	b.n	2008b6 <__aeabi_dmul+0x24a>
  200a5c:	ea95 0f0c 	teq	r5, ip
  200a60:	d106      	bne.n	200a70 <__aeabi_ddiv+0x1b0>
  200a62:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  200a66:	f43f aefd 	beq.w	200864 <__aeabi_dmul+0x1f8>
  200a6a:	4610      	mov	r0, r2
  200a6c:	4619      	mov	r1, r3
  200a6e:	e722      	b.n	2008b6 <__aeabi_dmul+0x24a>
  200a70:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  200a74:	bf18      	it	ne
  200a76:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  200a7a:	f47f aec5 	bne.w	200808 <__aeabi_dmul+0x19c>
  200a7e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  200a82:	f47f af0d 	bne.w	2008a0 <__aeabi_dmul+0x234>
  200a86:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  200a8a:	f47f aeeb 	bne.w	200864 <__aeabi_dmul+0x1f8>
  200a8e:	e712      	b.n	2008b6 <__aeabi_dmul+0x24a>

00200a90 <__aeabi_d2f>:
  200a90:	ea4f 0241 	mov.w	r2, r1, lsl #1
  200a94:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
  200a98:	bf24      	itt	cs
  200a9a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
  200a9e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
  200aa2:	d90d      	bls.n	200ac0 <__aeabi_d2f+0x30>
  200aa4:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  200aa8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
  200aac:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
  200ab0:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
  200ab4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
  200ab8:	bf08      	it	eq
  200aba:	f020 0001 	biceq.w	r0, r0, #1
  200abe:	4770      	bx	lr
  200ac0:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
  200ac4:	d121      	bne.n	200b0a <__aeabi_d2f+0x7a>
  200ac6:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
  200aca:	bfbc      	itt	lt
  200acc:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
  200ad0:	4770      	bxlt	lr
  200ad2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  200ad6:	ea4f 5252 	mov.w	r2, r2, lsr #21
  200ada:	f1c2 0218 	rsb	r2, r2, #24
  200ade:	f1c2 0c20 	rsb	ip, r2, #32
  200ae2:	fa10 f30c 	lsls.w	r3, r0, ip
  200ae6:	fa20 f002 	lsr.w	r0, r0, r2
  200aea:	bf18      	it	ne
  200aec:	f040 0001 	orrne.w	r0, r0, #1
  200af0:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  200af4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
  200af8:	fa03 fc0c 	lsl.w	ip, r3, ip
  200afc:	ea40 000c 	orr.w	r0, r0, ip
  200b00:	fa23 f302 	lsr.w	r3, r3, r2
  200b04:	ea4f 0343 	mov.w	r3, r3, lsl #1
  200b08:	e7cc      	b.n	200aa4 <__aeabi_d2f+0x14>
  200b0a:	ea7f 5362 	mvns.w	r3, r2, asr #21
  200b0e:	d107      	bne.n	200b20 <__aeabi_d2f+0x90>
  200b10:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
  200b14:	bf1e      	ittt	ne
  200b16:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
  200b1a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
  200b1e:	4770      	bxne	lr
  200b20:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
  200b24:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  200b28:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  200b2c:	4770      	bx	lr
  200b2e:	bf00      	nop

00200b30 <__aeabi_frsub>:
  200b30:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
  200b34:	e002      	b.n	200b3c <__addsf3>
  200b36:	bf00      	nop

00200b38 <__aeabi_fsub>:
  200b38:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

00200b3c <__addsf3>:
  200b3c:	0042      	lsls	r2, r0, #1
  200b3e:	bf1f      	itttt	ne
  200b40:	ea5f 0341 	movsne.w	r3, r1, lsl #1
  200b44:	ea92 0f03 	teqne	r2, r3
  200b48:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
  200b4c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  200b50:	d06a      	beq.n	200c28 <__addsf3+0xec>
  200b52:	ea4f 6212 	mov.w	r2, r2, lsr #24
  200b56:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
  200b5a:	bfc1      	itttt	gt
  200b5c:	18d2      	addgt	r2, r2, r3
  200b5e:	4041      	eorgt	r1, r0
  200b60:	4048      	eorgt	r0, r1
  200b62:	4041      	eorgt	r1, r0
  200b64:	bfb8      	it	lt
  200b66:	425b      	neglt	r3, r3
  200b68:	2b19      	cmp	r3, #25
  200b6a:	bf88      	it	hi
  200b6c:	4770      	bxhi	lr
  200b6e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
  200b72:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  200b76:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
  200b7a:	bf18      	it	ne
  200b7c:	4240      	negne	r0, r0
  200b7e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  200b82:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
  200b86:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
  200b8a:	bf18      	it	ne
  200b8c:	4249      	negne	r1, r1
  200b8e:	ea92 0f03 	teq	r2, r3
  200b92:	d03f      	beq.n	200c14 <__addsf3+0xd8>
  200b94:	f1a2 0201 	sub.w	r2, r2, #1
  200b98:	fa41 fc03 	asr.w	ip, r1, r3
  200b9c:	eb10 000c 	adds.w	r0, r0, ip
  200ba0:	f1c3 0320 	rsb	r3, r3, #32
  200ba4:	fa01 f103 	lsl.w	r1, r1, r3
  200ba8:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  200bac:	d502      	bpl.n	200bb4 <__addsf3+0x78>
  200bae:	4249      	negs	r1, r1
  200bb0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
  200bb4:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
  200bb8:	d313      	bcc.n	200be2 <__addsf3+0xa6>
  200bba:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
  200bbe:	d306      	bcc.n	200bce <__addsf3+0x92>
  200bc0:	0840      	lsrs	r0, r0, #1
  200bc2:	ea4f 0131 	mov.w	r1, r1, rrx
  200bc6:	f102 0201 	add.w	r2, r2, #1
  200bca:	2afe      	cmp	r2, #254	; 0xfe
  200bcc:	d251      	bcs.n	200c72 <__addsf3+0x136>
  200bce:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
  200bd2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  200bd6:	bf08      	it	eq
  200bd8:	f020 0001 	biceq.w	r0, r0, #1
  200bdc:	ea40 0003 	orr.w	r0, r0, r3
  200be0:	4770      	bx	lr
  200be2:	0049      	lsls	r1, r1, #1
  200be4:	eb40 0000 	adc.w	r0, r0, r0
  200be8:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
  200bec:	f1a2 0201 	sub.w	r2, r2, #1
  200bf0:	d1ed      	bne.n	200bce <__addsf3+0x92>
  200bf2:	fab0 fc80 	clz	ip, r0
  200bf6:	f1ac 0c08 	sub.w	ip, ip, #8
  200bfa:	ebb2 020c 	subs.w	r2, r2, ip
  200bfe:	fa00 f00c 	lsl.w	r0, r0, ip
  200c02:	bfaa      	itet	ge
  200c04:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
  200c08:	4252      	neglt	r2, r2
  200c0a:	4318      	orrge	r0, r3
  200c0c:	bfbc      	itt	lt
  200c0e:	40d0      	lsrlt	r0, r2
  200c10:	4318      	orrlt	r0, r3
  200c12:	4770      	bx	lr
  200c14:	f092 0f00 	teq	r2, #0
  200c18:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
  200c1c:	bf06      	itte	eq
  200c1e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
  200c22:	3201      	addeq	r2, #1
  200c24:	3b01      	subne	r3, #1
  200c26:	e7b5      	b.n	200b94 <__addsf3+0x58>
  200c28:	ea4f 0341 	mov.w	r3, r1, lsl #1
  200c2c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  200c30:	bf18      	it	ne
  200c32:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  200c36:	d021      	beq.n	200c7c <__addsf3+0x140>
  200c38:	ea92 0f03 	teq	r2, r3
  200c3c:	d004      	beq.n	200c48 <__addsf3+0x10c>
  200c3e:	f092 0f00 	teq	r2, #0
  200c42:	bf08      	it	eq
  200c44:	4608      	moveq	r0, r1
  200c46:	4770      	bx	lr
  200c48:	ea90 0f01 	teq	r0, r1
  200c4c:	bf1c      	itt	ne
  200c4e:	2000      	movne	r0, #0
  200c50:	4770      	bxne	lr
  200c52:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
  200c56:	d104      	bne.n	200c62 <__addsf3+0x126>
  200c58:	0040      	lsls	r0, r0, #1
  200c5a:	bf28      	it	cs
  200c5c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
  200c60:	4770      	bx	lr
  200c62:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
  200c66:	bf3c      	itt	cc
  200c68:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
  200c6c:	4770      	bxcc	lr
  200c6e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  200c72:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
  200c76:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  200c7a:	4770      	bx	lr
  200c7c:	ea7f 6222 	mvns.w	r2, r2, asr #24
  200c80:	bf16      	itet	ne
  200c82:	4608      	movne	r0, r1
  200c84:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
  200c88:	4601      	movne	r1, r0
  200c8a:	0242      	lsls	r2, r0, #9
  200c8c:	bf06      	itte	eq
  200c8e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
  200c92:	ea90 0f01 	teqeq	r0, r1
  200c96:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
  200c9a:	4770      	bx	lr

00200c9c <__aeabi_ui2f>:
  200c9c:	f04f 0300 	mov.w	r3, #0
  200ca0:	e004      	b.n	200cac <__aeabi_i2f+0x8>
  200ca2:	bf00      	nop

00200ca4 <__aeabi_i2f>:
  200ca4:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
  200ca8:	bf48      	it	mi
  200caa:	4240      	negmi	r0, r0
  200cac:	ea5f 0c00 	movs.w	ip, r0
  200cb0:	bf08      	it	eq
  200cb2:	4770      	bxeq	lr
  200cb4:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
  200cb8:	4601      	mov	r1, r0
  200cba:	f04f 0000 	mov.w	r0, #0
  200cbe:	e01c      	b.n	200cfa <__aeabi_l2f+0x2a>

00200cc0 <__aeabi_ul2f>:
  200cc0:	ea50 0201 	orrs.w	r2, r0, r1
  200cc4:	bf08      	it	eq
  200cc6:	4770      	bxeq	lr
  200cc8:	f04f 0300 	mov.w	r3, #0
  200ccc:	e00a      	b.n	200ce4 <__aeabi_l2f+0x14>
  200cce:	bf00      	nop

00200cd0 <__aeabi_l2f>:
  200cd0:	ea50 0201 	orrs.w	r2, r0, r1
  200cd4:	bf08      	it	eq
  200cd6:	4770      	bxeq	lr
  200cd8:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
  200cdc:	d502      	bpl.n	200ce4 <__aeabi_l2f+0x14>
  200cde:	4240      	negs	r0, r0
  200ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  200ce4:	ea5f 0c01 	movs.w	ip, r1
  200ce8:	bf02      	ittt	eq
  200cea:	4684      	moveq	ip, r0
  200cec:	4601      	moveq	r1, r0
  200cee:	2000      	moveq	r0, #0
  200cf0:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
  200cf4:	bf08      	it	eq
  200cf6:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
  200cfa:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
  200cfe:	fabc f28c 	clz	r2, ip
  200d02:	3a08      	subs	r2, #8
  200d04:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
  200d08:	db10      	blt.n	200d2c <__aeabi_l2f+0x5c>
  200d0a:	fa01 fc02 	lsl.w	ip, r1, r2
  200d0e:	4463      	add	r3, ip
  200d10:	fa00 fc02 	lsl.w	ip, r0, r2
  200d14:	f1c2 0220 	rsb	r2, r2, #32
  200d18:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  200d1c:	fa20 f202 	lsr.w	r2, r0, r2
  200d20:	eb43 0002 	adc.w	r0, r3, r2
  200d24:	bf08      	it	eq
  200d26:	f020 0001 	biceq.w	r0, r0, #1
  200d2a:	4770      	bx	lr
  200d2c:	f102 0220 	add.w	r2, r2, #32
  200d30:	fa01 fc02 	lsl.w	ip, r1, r2
  200d34:	f1c2 0220 	rsb	r2, r2, #32
  200d38:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
  200d3c:	fa21 f202 	lsr.w	r2, r1, r2
  200d40:	eb43 0002 	adc.w	r0, r3, r2
  200d44:	bf08      	it	eq
  200d46:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  200d4a:	4770      	bx	lr

00200d4c <__aeabi_fmul>:
  200d4c:	f04f 0cff 	mov.w	ip, #255	; 0xff
  200d50:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  200d54:	bf1e      	ittt	ne
  200d56:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  200d5a:	ea92 0f0c 	teqne	r2, ip
  200d5e:	ea93 0f0c 	teqne	r3, ip
  200d62:	d06f      	beq.n	200e44 <__aeabi_fmul+0xf8>
  200d64:	441a      	add	r2, r3
  200d66:	ea80 0c01 	eor.w	ip, r0, r1
  200d6a:	0240      	lsls	r0, r0, #9
  200d6c:	bf18      	it	ne
  200d6e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
  200d72:	d01e      	beq.n	200db2 <__aeabi_fmul+0x66>
  200d74:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
  200d78:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
  200d7c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
  200d80:	fba0 3101 	umull	r3, r1, r0, r1
  200d84:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  200d88:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
  200d8c:	bf3e      	ittt	cc
  200d8e:	0049      	lslcc	r1, r1, #1
  200d90:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
  200d94:	005b      	lslcc	r3, r3, #1
  200d96:	ea40 0001 	orr.w	r0, r0, r1
  200d9a:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
  200d9e:	2afd      	cmp	r2, #253	; 0xfd
  200da0:	d81d      	bhi.n	200dde <__aeabi_fmul+0x92>
  200da2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
  200da6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  200daa:	bf08      	it	eq
  200dac:	f020 0001 	biceq.w	r0, r0, #1
  200db0:	4770      	bx	lr
  200db2:	f090 0f00 	teq	r0, #0
  200db6:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  200dba:	bf08      	it	eq
  200dbc:	0249      	lsleq	r1, r1, #9
  200dbe:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  200dc2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
  200dc6:	3a7f      	subs	r2, #127	; 0x7f
  200dc8:	bfc2      	ittt	gt
  200dca:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  200dce:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  200dd2:	4770      	bxgt	lr
  200dd4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  200dd8:	f04f 0300 	mov.w	r3, #0
  200ddc:	3a01      	subs	r2, #1
  200dde:	dc5d      	bgt.n	200e9c <__aeabi_fmul+0x150>
  200de0:	f112 0f19 	cmn.w	r2, #25
  200de4:	bfdc      	itt	le
  200de6:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
  200dea:	4770      	bxle	lr
  200dec:	f1c2 0200 	rsb	r2, r2, #0
  200df0:	0041      	lsls	r1, r0, #1
  200df2:	fa21 f102 	lsr.w	r1, r1, r2
  200df6:	f1c2 0220 	rsb	r2, r2, #32
  200dfa:	fa00 fc02 	lsl.w	ip, r0, r2
  200dfe:	ea5f 0031 	movs.w	r0, r1, rrx
  200e02:	f140 0000 	adc.w	r0, r0, #0
  200e06:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
  200e0a:	bf08      	it	eq
  200e0c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  200e10:	4770      	bx	lr
  200e12:	f092 0f00 	teq	r2, #0
  200e16:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  200e1a:	bf02      	ittt	eq
  200e1c:	0040      	lsleq	r0, r0, #1
  200e1e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  200e22:	3a01      	subeq	r2, #1
  200e24:	d0f9      	beq.n	200e1a <__aeabi_fmul+0xce>
  200e26:	ea40 000c 	orr.w	r0, r0, ip
  200e2a:	f093 0f00 	teq	r3, #0
  200e2e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  200e32:	bf02      	ittt	eq
  200e34:	0049      	lsleq	r1, r1, #1
  200e36:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  200e3a:	3b01      	subeq	r3, #1
  200e3c:	d0f9      	beq.n	200e32 <__aeabi_fmul+0xe6>
  200e3e:	ea41 010c 	orr.w	r1, r1, ip
  200e42:	e78f      	b.n	200d64 <__aeabi_fmul+0x18>
  200e44:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  200e48:	ea92 0f0c 	teq	r2, ip
  200e4c:	bf18      	it	ne
  200e4e:	ea93 0f0c 	teqne	r3, ip
  200e52:	d00a      	beq.n	200e6a <__aeabi_fmul+0x11e>
  200e54:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  200e58:	bf18      	it	ne
  200e5a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  200e5e:	d1d8      	bne.n	200e12 <__aeabi_fmul+0xc6>
  200e60:	ea80 0001 	eor.w	r0, r0, r1
  200e64:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  200e68:	4770      	bx	lr
  200e6a:	f090 0f00 	teq	r0, #0
  200e6e:	bf17      	itett	ne
  200e70:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
  200e74:	4608      	moveq	r0, r1
  200e76:	f091 0f00 	teqne	r1, #0
  200e7a:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
  200e7e:	d014      	beq.n	200eaa <__aeabi_fmul+0x15e>
  200e80:	ea92 0f0c 	teq	r2, ip
  200e84:	d101      	bne.n	200e8a <__aeabi_fmul+0x13e>
  200e86:	0242      	lsls	r2, r0, #9
  200e88:	d10f      	bne.n	200eaa <__aeabi_fmul+0x15e>
  200e8a:	ea93 0f0c 	teq	r3, ip
  200e8e:	d103      	bne.n	200e98 <__aeabi_fmul+0x14c>
  200e90:	024b      	lsls	r3, r1, #9
  200e92:	bf18      	it	ne
  200e94:	4608      	movne	r0, r1
  200e96:	d108      	bne.n	200eaa <__aeabi_fmul+0x15e>
  200e98:	ea80 0001 	eor.w	r0, r0, r1
  200e9c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  200ea0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  200ea4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  200ea8:	4770      	bx	lr
  200eaa:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  200eae:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
  200eb2:	4770      	bx	lr

00200eb4 <__aeabi_fdiv>:
  200eb4:	f04f 0cff 	mov.w	ip, #255	; 0xff
  200eb8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  200ebc:	bf1e      	ittt	ne
  200ebe:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  200ec2:	ea92 0f0c 	teqne	r2, ip
  200ec6:	ea93 0f0c 	teqne	r3, ip
  200eca:	d069      	beq.n	200fa0 <__aeabi_fdiv+0xec>
  200ecc:	eba2 0203 	sub.w	r2, r2, r3
  200ed0:	ea80 0c01 	eor.w	ip, r0, r1
  200ed4:	0249      	lsls	r1, r1, #9
  200ed6:	ea4f 2040 	mov.w	r0, r0, lsl #9
  200eda:	d037      	beq.n	200f4c <__aeabi_fdiv+0x98>
  200edc:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  200ee0:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
  200ee4:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
  200ee8:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  200eec:	428b      	cmp	r3, r1
  200eee:	bf38      	it	cc
  200ef0:	005b      	lslcc	r3, r3, #1
  200ef2:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
  200ef6:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
  200efa:	428b      	cmp	r3, r1
  200efc:	bf24      	itt	cs
  200efe:	1a5b      	subcs	r3, r3, r1
  200f00:	ea40 000c 	orrcs.w	r0, r0, ip
  200f04:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
  200f08:	bf24      	itt	cs
  200f0a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
  200f0e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  200f12:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
  200f16:	bf24      	itt	cs
  200f18:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
  200f1c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  200f20:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
  200f24:	bf24      	itt	cs
  200f26:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
  200f2a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  200f2e:	011b      	lsls	r3, r3, #4
  200f30:	bf18      	it	ne
  200f32:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
  200f36:	d1e0      	bne.n	200efa <__aeabi_fdiv+0x46>
  200f38:	2afd      	cmp	r2, #253	; 0xfd
  200f3a:	f63f af50 	bhi.w	200dde <__aeabi_fmul+0x92>
  200f3e:	428b      	cmp	r3, r1
  200f40:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  200f44:	bf08      	it	eq
  200f46:	f020 0001 	biceq.w	r0, r0, #1
  200f4a:	4770      	bx	lr
  200f4c:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  200f50:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  200f54:	327f      	adds	r2, #127	; 0x7f
  200f56:	bfc2      	ittt	gt
  200f58:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  200f5c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  200f60:	4770      	bxgt	lr
  200f62:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  200f66:	f04f 0300 	mov.w	r3, #0
  200f6a:	3a01      	subs	r2, #1
  200f6c:	e737      	b.n	200dde <__aeabi_fmul+0x92>
  200f6e:	f092 0f00 	teq	r2, #0
  200f72:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  200f76:	bf02      	ittt	eq
  200f78:	0040      	lsleq	r0, r0, #1
  200f7a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  200f7e:	3a01      	subeq	r2, #1
  200f80:	d0f9      	beq.n	200f76 <__aeabi_fdiv+0xc2>
  200f82:	ea40 000c 	orr.w	r0, r0, ip
  200f86:	f093 0f00 	teq	r3, #0
  200f8a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  200f8e:	bf02      	ittt	eq
  200f90:	0049      	lsleq	r1, r1, #1
  200f92:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  200f96:	3b01      	subeq	r3, #1
  200f98:	d0f9      	beq.n	200f8e <__aeabi_fdiv+0xda>
  200f9a:	ea41 010c 	orr.w	r1, r1, ip
  200f9e:	e795      	b.n	200ecc <__aeabi_fdiv+0x18>
  200fa0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  200fa4:	ea92 0f0c 	teq	r2, ip
  200fa8:	d108      	bne.n	200fbc <__aeabi_fdiv+0x108>
  200faa:	0242      	lsls	r2, r0, #9
  200fac:	f47f af7d 	bne.w	200eaa <__aeabi_fmul+0x15e>
  200fb0:	ea93 0f0c 	teq	r3, ip
  200fb4:	f47f af70 	bne.w	200e98 <__aeabi_fmul+0x14c>
  200fb8:	4608      	mov	r0, r1
  200fba:	e776      	b.n	200eaa <__aeabi_fmul+0x15e>
  200fbc:	ea93 0f0c 	teq	r3, ip
  200fc0:	d104      	bne.n	200fcc <__aeabi_fdiv+0x118>
  200fc2:	024b      	lsls	r3, r1, #9
  200fc4:	f43f af4c 	beq.w	200e60 <__aeabi_fmul+0x114>
  200fc8:	4608      	mov	r0, r1
  200fca:	e76e      	b.n	200eaa <__aeabi_fmul+0x15e>
  200fcc:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  200fd0:	bf18      	it	ne
  200fd2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  200fd6:	d1ca      	bne.n	200f6e <__aeabi_fdiv+0xba>
  200fd8:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
  200fdc:	f47f af5c 	bne.w	200e98 <__aeabi_fmul+0x14c>
  200fe0:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
  200fe4:	f47f af3c 	bne.w	200e60 <__aeabi_fmul+0x114>
  200fe8:	e75f      	b.n	200eaa <__aeabi_fmul+0x15e>
  200fea:	bf00      	nop
  200fec:	0000      	movs	r0, r0
	...

00200ff0 <notify7.lto_priv.27>:

#if STM32_SERIAL_USE_UART7 || defined(__DOXYGEN__)
static void notify7(io_queue_t *qp) {

  (void)qp;
  UART7->CR1 |= USART_CR1_TXEIE;
  200ff0:	4a02      	ldr	r2, [pc, #8]	; (200ffc <notify7.lto_priv.27+0xc>)
  200ff2:	6813      	ldr	r3, [r2, #0]
  200ff4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  200ff8:	6013      	str	r3, [r2, #0]
  200ffa:	4770      	bx	lr
  200ffc:	40007800 	.word	0x40007800

00201000 <notify6.lto_priv.26>:
  USART6->CR1 |= USART_CR1_TXEIE;
  201000:	4a02      	ldr	r2, [pc, #8]	; (20100c <notify6.lto_priv.26+0xc>)
  201002:	6813      	ldr	r3, [r2, #0]
  201004:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  201008:	6013      	str	r3, [r2, #0]
  20100a:	4770      	bx	lr
  20100c:	40011400 	.word	0x40011400

00201010 <notify5.lto_priv.25>:
  UART5->CR1 |= USART_CR1_TXEIE;
  201010:	4a02      	ldr	r2, [pc, #8]	; (20101c <notify5.lto_priv.25+0xc>)
  201012:	6813      	ldr	r3, [r2, #0]
  201014:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  201018:	6013      	str	r3, [r2, #0]
  20101a:	4770      	bx	lr
  20101c:	40005000 	.word	0x40005000

00201020 <_port_irq_epilogue>:
  \details Assigns the given value to the Base Priority register.
  \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
  201020:	2320      	movs	r3, #32
  201022:	f383 8811 	msr	BASEPRI, r3
 * @brief   Exception exit redirection to _port_switch_from_isr().
 */
void _port_irq_epilogue(void) {

  port_lock_from_isr();
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
  201026:	4b11      	ldr	r3, [pc, #68]	; (20106c <_port_irq_epilogue+0x4c>)
  201028:	685b      	ldr	r3, [r3, #4]
  20102a:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  20102e:	d102      	bne.n	201036 <_port_irq_epilogue+0x16>
  201030:	f383 8811 	msr	BASEPRI, r3
  201034:	4770      	bx	lr
void _port_irq_epilogue(void) {
  201036:	b480      	push	{r7}
  201038:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, psp\n"  : "=r" (result) );
  20103a:	f3ef 8309 	mrs	r3, PSP
    /* Adding an artificial exception return context, there is no need to
       populate it fully.*/
    ctxp--;

    /* Setting up a fake XPSR register value.*/
    ctxp->xpsr = (regarm_t)0x01000000;
  20103e:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
    ctxp--;
  201042:	f1a3 0220 	sub.w	r2, r3, #32
    ctxp->xpsr = (regarm_t)0x01000000;
  201046:	f843 1c04 	str.w	r1, [r3, #-4]
  __ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) : "sp");
  20104a:	f382 8809 	msr	PSP, r2
 * @retval false        if preemption is not required.
 *
 * @special
 */
bool chSchIsPreemptionRequired(void) {
  tprio_t p1 = firstprio(&ch.rlist.queue);
  20104e:	4a08      	ldr	r2, [pc, #32]	; (201070 <_port_irq_epilogue+0x50>)
  201050:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->prio;
  201052:	6992      	ldr	r2, [r2, #24]
    /* Writing back the modified PSP value.*/
    __set_PSP((uint32_t)ctxp);

    /* The exit sequence is different depending on if a preemption is
       required or not.*/
    if (chSchIsPreemptionRequired()) {
  201054:	6889      	ldr	r1, [r1, #8]
  201056:	6892      	ldr	r2, [r2, #8]
  201058:	4291      	cmp	r1, r2
      /* Preemption is required we need to enforce a context switch.*/
      ctxp->pc = (regarm_t)_port_switch_from_isr;
  20105a:	bf8c      	ite	hi
  20105c:	4a05      	ldrhi	r2, [pc, #20]	; (201074 <_port_irq_epilogue+0x54>)
    }
    else {
      /* Preemption not required, we just need to exit the exception
         atomically.*/
      ctxp->pc = (regarm_t)_port_exit_from_isr;
  20105e:	4a06      	ldrls	r2, [pc, #24]	; (201078 <_port_irq_epilogue+0x58>)
  201060:	f843 2c08 	str.w	r2, [r3, #-8]
    /* Note, returning without unlocking is intentional, this is done in
       order to keep the rest of the context switch atomic.*/
    return;
  }
  port_unlock_from_isr();
}
  201064:	46bd      	mov	sp, r7
  201066:	bc80      	pop	{r7}
  201068:	4770      	bx	lr
  20106a:	bf00      	nop
  20106c:	e000ed00 	.word	0xe000ed00
  201070:	2000099c 	.word	0x2000099c
  201074:	002002f5 	.word	0x002002f5
  201078:	002002f8 	.word	0x002002f8
  20107c:	00000000 	.word	0x00000000

00201080 <Vector118>:
/**
 * @brief   TIM6 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_TIM6_HANDLER) {
  201080:	b508      	push	{r3, lr}
 *
 * @notapi
 */
void gpt_lld_serve_interrupt(GPTDriver *gptp) {

  gptp->tim->SR = 0;
  201082:	4b0b      	ldr	r3, [pc, #44]	; (2010b0 <Vector118+0x30>)
  201084:	2100      	movs	r1, #0
  if (gptp->state == GPT_ONESHOT) {
  201086:	7818      	ldrb	r0, [r3, #0]
  gptp->tim->SR = 0;
  201088:	68da      	ldr	r2, [r3, #12]
  if (gptp->state == GPT_ONESHOT) {
  20108a:	2804      	cmp	r0, #4
  gptp->tim->SR = 0;
  20108c:	6111      	str	r1, [r2, #16]
  if (gptp->state == GPT_ONESHOT) {
  20108e:	d107      	bne.n	2010a0 <Vector118+0x20>
    gptp->state = GPT_READY;                /* Back in GPT_READY state.     */
  201090:	2002      	movs	r0, #2
  201092:	7018      	strb	r0, [r3, #0]
  gptp->tim->CR1 = 0;                           /* Initially stopped.       */
  201094:	6011      	str	r1, [r2, #0]
  gptp->tim->SR = 0;                            /* Clear pending IRQs.      */
  201096:	6111      	str	r1, [r2, #16]
  gptp->tim->DIER &= ~STM32_TIM_DIER_IRQ_MASK;
  201098:	68d1      	ldr	r1, [r2, #12]
  20109a:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
  20109e:	60d1      	str	r1, [r2, #12]
    gpt_lld_stop_timer(gptp);               /* Timer automatically stopped. */
  }
  gptp->config->callback(gptp);
  2010a0:	685b      	ldr	r3, [r3, #4]
  2010a2:	4803      	ldr	r0, [pc, #12]	; (2010b0 <Vector118+0x30>)
  2010a4:	685b      	ldr	r3, [r3, #4]
  2010a6:	4798      	blx	r3
}
  2010a8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
  2010ac:	f7ff bfb8 	b.w	201020 <_port_irq_epilogue>
  2010b0:	20000868 	.word	0x20000868
	...

002010c0 <VectorB8>:
OSAL_IRQ_HANDLER(STM32_TIM4_HANDLER) {
  2010c0:	b508      	push	{r3, lr}
  gptp->tim->SR = 0;
  2010c2:	4b0b      	ldr	r3, [pc, #44]	; (2010f0 <VectorB8+0x30>)
  2010c4:	2100      	movs	r1, #0
  if (gptp->state == GPT_ONESHOT) {
  2010c6:	7818      	ldrb	r0, [r3, #0]
  gptp->tim->SR = 0;
  2010c8:	68da      	ldr	r2, [r3, #12]
  if (gptp->state == GPT_ONESHOT) {
  2010ca:	2804      	cmp	r0, #4
  gptp->tim->SR = 0;
  2010cc:	6111      	str	r1, [r2, #16]
  if (gptp->state == GPT_ONESHOT) {
  2010ce:	d107      	bne.n	2010e0 <VectorB8+0x20>
    gptp->state = GPT_READY;                /* Back in GPT_READY state.     */
  2010d0:	2002      	movs	r0, #2
  2010d2:	7018      	strb	r0, [r3, #0]
  gptp->tim->CR1 = 0;                           /* Initially stopped.       */
  2010d4:	6011      	str	r1, [r2, #0]
  gptp->tim->SR = 0;                            /* Clear pending IRQs.      */
  2010d6:	6111      	str	r1, [r2, #16]
  gptp->tim->DIER &= ~STM32_TIM_DIER_IRQ_MASK;
  2010d8:	68d1      	ldr	r1, [r2, #12]
  2010da:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
  2010de:	60d1      	str	r1, [r2, #12]
  gptp->config->callback(gptp);
  2010e0:	685b      	ldr	r3, [r3, #4]
  2010e2:	4803      	ldr	r0, [pc, #12]	; (2010f0 <VectorB8+0x30>)
  2010e4:	685b      	ldr	r3, [r3, #4]
  2010e6:	4798      	blx	r3
}
  2010e8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
  2010ec:	f7ff bf98 	b.w	201020 <_port_irq_epilogue>
  2010f0:	20000858 	.word	0x20000858
	...

00201100 <VectorB4>:
OSAL_IRQ_HANDLER(STM32_TIM3_HANDLER) {
  201100:	b508      	push	{r3, lr}
  gptp->tim->SR = 0;
  201102:	4b0b      	ldr	r3, [pc, #44]	; (201130 <VectorB4+0x30>)
  201104:	2100      	movs	r1, #0
  if (gptp->state == GPT_ONESHOT) {
  201106:	7818      	ldrb	r0, [r3, #0]
  gptp->tim->SR = 0;
  201108:	68da      	ldr	r2, [r3, #12]
  if (gptp->state == GPT_ONESHOT) {
  20110a:	2804      	cmp	r0, #4
  gptp->tim->SR = 0;
  20110c:	6111      	str	r1, [r2, #16]
  if (gptp->state == GPT_ONESHOT) {
  20110e:	d107      	bne.n	201120 <VectorB4+0x20>
    gptp->state = GPT_READY;                /* Back in GPT_READY state.     */
  201110:	2002      	movs	r0, #2
  201112:	7018      	strb	r0, [r3, #0]
  gptp->tim->CR1 = 0;                           /* Initially stopped.       */
  201114:	6011      	str	r1, [r2, #0]
  gptp->tim->SR = 0;                            /* Clear pending IRQs.      */
  201116:	6111      	str	r1, [r2, #16]
  gptp->tim->DIER &= ~STM32_TIM_DIER_IRQ_MASK;
  201118:	68d1      	ldr	r1, [r2, #12]
  20111a:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
  20111e:	60d1      	str	r1, [r2, #12]
  gptp->config->callback(gptp);
  201120:	685b      	ldr	r3, [r3, #4]
  201122:	4803      	ldr	r0, [pc, #12]	; (201130 <VectorB4+0x30>)
  201124:	685b      	ldr	r3, [r3, #4]
  201126:	4798      	blx	r3
}
  201128:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
  20112c:	f7ff bf78 	b.w	201020 <_port_irq_epilogue>
  201130:	20000848 	.word	0x20000848
	...

00201140 <VectorA4>:
OSAL_IRQ_HANDLER(STM32_TIM1_UP_HANDLER) {
  201140:	b508      	push	{r3, lr}
  gptp->tim->SR = 0;
  201142:	4b0b      	ldr	r3, [pc, #44]	; (201170 <VectorA4+0x30>)
  201144:	2100      	movs	r1, #0
  if (gptp->state == GPT_ONESHOT) {
  201146:	7818      	ldrb	r0, [r3, #0]
  gptp->tim->SR = 0;
  201148:	68da      	ldr	r2, [r3, #12]
  if (gptp->state == GPT_ONESHOT) {
  20114a:	2804      	cmp	r0, #4
  gptp->tim->SR = 0;
  20114c:	6111      	str	r1, [r2, #16]
  if (gptp->state == GPT_ONESHOT) {
  20114e:	d107      	bne.n	201160 <VectorA4+0x20>
    gptp->state = GPT_READY;                /* Back in GPT_READY state.     */
  201150:	2002      	movs	r0, #2
  201152:	7018      	strb	r0, [r3, #0]
  gptp->tim->CR1 = 0;                           /* Initially stopped.       */
  201154:	6011      	str	r1, [r2, #0]
  gptp->tim->SR = 0;                            /* Clear pending IRQs.      */
  201156:	6111      	str	r1, [r2, #16]
  gptp->tim->DIER &= ~STM32_TIM_DIER_IRQ_MASK;
  201158:	68d1      	ldr	r1, [r2, #12]
  20115a:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
  20115e:	60d1      	str	r1, [r2, #12]
  gptp->config->callback(gptp);
  201160:	685b      	ldr	r3, [r3, #4]
  201162:	4803      	ldr	r0, [pc, #12]	; (201170 <VectorA4+0x30>)
  201164:	685b      	ldr	r3, [r3, #4]
  201166:	4798      	blx	r3
}
  201168:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
  20116c:	f7ff bf58 	b.w	201020 <_port_irq_epilogue>
  201170:	20000838 	.word	0x20000838
	...

00201180 <SysTick_Handler>:
 * @brief   System Timer vector.
 * @details This interrupt is used for system tick in periodic mode.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(SysTick_Handler) {
  201180:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
  201182:	2720      	movs	r7, #32
  201184:	f387 8811 	msr	BASEPRI, r7
static inline void chVTDoTickI(void) {

  chDbgCheckClassI();

#if CH_CFG_ST_TIMEDELTA == 0
  ch.vtlist.systime++;
  201188:	4d12      	ldr	r5, [pc, #72]	; (2011d4 <SysTick_Handler+0x54>)
  20118a:	8cea      	ldrh	r2, [r5, #38]	; 0x26
  if (&ch.vtlist != (virtual_timers_list_t *)ch.vtlist.next) {
  20118c:	462e      	mov	r6, r5
  ch.vtlist.systime++;
  20118e:	3201      	adds	r2, #1
  if (&ch.vtlist != (virtual_timers_list_t *)ch.vtlist.next) {
  201190:	f856 3f1c 	ldr.w	r3, [r6, #28]!
  ch.vtlist.systime++;
  201194:	b292      	uxth	r2, r2
  if (&ch.vtlist != (virtual_timers_list_t *)ch.vtlist.next) {
  201196:	42b3      	cmp	r3, r6
  ch.vtlist.systime++;
  201198:	84ea      	strh	r2, [r5, #38]	; 0x26
  if (&ch.vtlist != (virtual_timers_list_t *)ch.vtlist.next) {
  20119a:	d013      	beq.n	2011c4 <SysTick_Handler+0x44>
    /* The list is not empty, processing elements on top.*/
    --ch.vtlist.next->delta;
  20119c:	891c      	ldrh	r4, [r3, #8]
  20119e:	3c01      	subs	r4, #1
  2011a0:	b2a4      	uxth	r4, r4
  2011a2:	811c      	strh	r4, [r3, #8]
    while (ch.vtlist.next->delta == (systime_t)0) {
  2011a4:	b974      	cbnz	r4, 2011c4 <SysTick_Handler+0x44>
      vtfunc_t fn;

      vtp = ch.vtlist.next;
      fn = vtp->func;
      vtp->func = NULL;
      vtp->next->prev = (virtual_timer_t *)&ch.vtlist;
  2011a6:	681a      	ldr	r2, [r3, #0]
      fn = vtp->func;
  2011a8:	68d9      	ldr	r1, [r3, #12]
      vtp->func = NULL;
  2011aa:	60dc      	str	r4, [r3, #12]
      vtp->next->prev = (virtual_timer_t *)&ch.vtlist;
  2011ac:	6056      	str	r6, [r2, #4]
      ch.vtlist.next = vtp->next;
  2011ae:	61ea      	str	r2, [r5, #28]
  2011b0:	f384 8811 	msr	BASEPRI, r4
      chSysUnlockFromISR();
      fn(vtp->par);
  2011b4:	6918      	ldr	r0, [r3, #16]
  2011b6:	4788      	blx	r1
  2011b8:	f387 8811 	msr	BASEPRI, r7
    while (ch.vtlist.next->delta == (systime_t)0) {
  2011bc:	69eb      	ldr	r3, [r5, #28]
  2011be:	891a      	ldrh	r2, [r3, #8]
  2011c0:	2a00      	cmp	r2, #0
  2011c2:	d0f0      	beq.n	2011a6 <SysTick_Handler+0x26>
  2011c4:	2300      	movs	r3, #0
  2011c6:	f383 8811 	msr	BASEPRI, r3
  osalSysLockFromISR();
  osalOsTimerHandlerI();
  osalSysUnlockFromISR();

  OSAL_IRQ_EPILOGUE();
}
  2011ca:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  OSAL_IRQ_EPILOGUE();
  2011ce:	f7ff bf27 	b.w	201020 <_port_irq_epilogue>
  2011d2:	bf00      	nop
  2011d4:	2000099c 	.word	0x2000099c
	...

002011e0 <Vector158>:
OSAL_IRQ_HANDLER(STM32_DMA2_CH7_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 22U) & STM32_DMA_ISR_MASK;
  2011e0:	4b08      	ldr	r3, [pc, #32]	; (201204 <Vector158+0x24>)
  DMA2->HIFCR = flags << 22U;
  if (dma_isr_redir[15].dma_func)
  2011e2:	4809      	ldr	r0, [pc, #36]	; (201208 <Vector158+0x28>)
  flags = (DMA2->HISR >> 22U) & STM32_DMA_ISR_MASK;
  2011e4:	6859      	ldr	r1, [r3, #4]
  if (dma_isr_redir[15].dma_func)
  2011e6:	6f82      	ldr	r2, [r0, #120]	; 0x78
  flags = (DMA2->HISR >> 22U) & STM32_DMA_ISR_MASK;
  2011e8:	0d89      	lsrs	r1, r1, #22
  2011ea:	f001 013d 	and.w	r1, r1, #61	; 0x3d
OSAL_IRQ_HANDLER(STM32_DMA2_CH7_HANDLER) {
  2011ee:	b510      	push	{r4, lr}
  DMA2->HIFCR = flags << 22U;
  2011f0:	058c      	lsls	r4, r1, #22
  2011f2:	60dc      	str	r4, [r3, #12]
  if (dma_isr_redir[15].dma_func)
  2011f4:	b10a      	cbz	r2, 2011fa <Vector158+0x1a>
    dma_isr_redir[15].dma_func(dma_isr_redir[15].dma_param, flags);
  2011f6:	6fc0      	ldr	r0, [r0, #124]	; 0x7c
  2011f8:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
}
  2011fa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
  2011fe:	f7ff bf0f 	b.w	201020 <_port_irq_epilogue>
  201202:	bf00      	nop
  201204:	40026400 	.word	0x40026400
  201208:	20000b08 	.word	0x20000b08
  20120c:	00000000 	.word	0x00000000

00201210 <Vector154>:
  flags = (DMA2->HISR >> 16U) & STM32_DMA_ISR_MASK;
  201210:	4b08      	ldr	r3, [pc, #32]	; (201234 <Vector154+0x24>)
  if (dma_isr_redir[14].dma_func)
  201212:	4809      	ldr	r0, [pc, #36]	; (201238 <Vector154+0x28>)
  flags = (DMA2->HISR >> 16U) & STM32_DMA_ISR_MASK;
  201214:	6859      	ldr	r1, [r3, #4]
  if (dma_isr_redir[14].dma_func)
  201216:	6f02      	ldr	r2, [r0, #112]	; 0x70
  flags = (DMA2->HISR >> 16U) & STM32_DMA_ISR_MASK;
  201218:	0c09      	lsrs	r1, r1, #16
  20121a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
OSAL_IRQ_HANDLER(STM32_DMA2_CH6_HANDLER) {
  20121e:	b510      	push	{r4, lr}
  DMA2->HIFCR = flags << 16U;
  201220:	040c      	lsls	r4, r1, #16
  201222:	60dc      	str	r4, [r3, #12]
  if (dma_isr_redir[14].dma_func)
  201224:	b10a      	cbz	r2, 20122a <Vector154+0x1a>
    dma_isr_redir[14].dma_func(dma_isr_redir[14].dma_param, flags);
  201226:	6f40      	ldr	r0, [r0, #116]	; 0x74
  201228:	4790      	blx	r2
}
  20122a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
  20122e:	f7ff bef7 	b.w	201020 <_port_irq_epilogue>
  201232:	bf00      	nop
  201234:	40026400 	.word	0x40026400
  201238:	20000b08 	.word	0x20000b08
  20123c:	00000000 	.word	0x00000000

00201240 <Vector150>:
  flags = (DMA2->HISR >> 6U) & STM32_DMA_ISR_MASK;
  201240:	4b08      	ldr	r3, [pc, #32]	; (201264 <Vector150+0x24>)
  if (dma_isr_redir[13].dma_func)
  201242:	4809      	ldr	r0, [pc, #36]	; (201268 <Vector150+0x28>)
  flags = (DMA2->HISR >> 6U) & STM32_DMA_ISR_MASK;
  201244:	6859      	ldr	r1, [r3, #4]
  if (dma_isr_redir[13].dma_func)
  201246:	6e82      	ldr	r2, [r0, #104]	; 0x68
  flags = (DMA2->HISR >> 6U) & STM32_DMA_ISR_MASK;
  201248:	0989      	lsrs	r1, r1, #6
  20124a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
OSAL_IRQ_HANDLER(STM32_DMA2_CH5_HANDLER) {
  20124e:	b510      	push	{r4, lr}
  DMA2->HIFCR = flags << 6U;
  201250:	018c      	lsls	r4, r1, #6
  201252:	60dc      	str	r4, [r3, #12]
  if (dma_isr_redir[13].dma_func)
  201254:	b10a      	cbz	r2, 20125a <Vector150+0x1a>
    dma_isr_redir[13].dma_func(dma_isr_redir[13].dma_param, flags);
  201256:	6ec0      	ldr	r0, [r0, #108]	; 0x6c
  201258:	4790      	blx	r2
}
  20125a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
  20125e:	f7ff bedf 	b.w	201020 <_port_irq_epilogue>
  201262:	bf00      	nop
  201264:	40026400 	.word	0x40026400
  201268:	20000b08 	.word	0x20000b08
  20126c:	00000000 	.word	0x00000000

00201270 <Vector130>:
OSAL_IRQ_HANDLER(STM32_DMA2_CH4_HANDLER) {
  201270:	b508      	push	{r3, lr}
  flags = (DMA2->HISR >> 0U) & STM32_DMA_ISR_MASK;
  201272:	4b07      	ldr	r3, [pc, #28]	; (201290 <Vector130+0x20>)
  if (dma_isr_redir[12].dma_func)
  201274:	4807      	ldr	r0, [pc, #28]	; (201294 <Vector130+0x24>)
  flags = (DMA2->HISR >> 0U) & STM32_DMA_ISR_MASK;
  201276:	6859      	ldr	r1, [r3, #4]
  if (dma_isr_redir[12].dma_func)
  201278:	6e02      	ldr	r2, [r0, #96]	; 0x60
  flags = (DMA2->HISR >> 0U) & STM32_DMA_ISR_MASK;
  20127a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->HIFCR = flags << 0U;
  20127e:	60d9      	str	r1, [r3, #12]
  if (dma_isr_redir[12].dma_func)
  201280:	b10a      	cbz	r2, 201286 <Vector130+0x16>
    dma_isr_redir[12].dma_func(dma_isr_redir[12].dma_param, flags);
  201282:	6e40      	ldr	r0, [r0, #100]	; 0x64
  201284:	4790      	blx	r2
}
  201286:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
  20128a:	f7ff bec9 	b.w	201020 <_port_irq_epilogue>
  20128e:	bf00      	nop
  201290:	40026400 	.word	0x40026400
  201294:	20000b08 	.word	0x20000b08
	...

002012a0 <Vector12C>:
  flags = (DMA2->LISR >> 22U) & STM32_DMA_ISR_MASK;
  2012a0:	4b08      	ldr	r3, [pc, #32]	; (2012c4 <Vector12C+0x24>)
  if (dma_isr_redir[11].dma_func)
  2012a2:	4809      	ldr	r0, [pc, #36]	; (2012c8 <Vector12C+0x28>)
  flags = (DMA2->LISR >> 22U) & STM32_DMA_ISR_MASK;
  2012a4:	6819      	ldr	r1, [r3, #0]
  if (dma_isr_redir[11].dma_func)
  2012a6:	6d82      	ldr	r2, [r0, #88]	; 0x58
  flags = (DMA2->LISR >> 22U) & STM32_DMA_ISR_MASK;
  2012a8:	0d89      	lsrs	r1, r1, #22
  2012aa:	f001 013d 	and.w	r1, r1, #61	; 0x3d
OSAL_IRQ_HANDLER(STM32_DMA2_CH3_HANDLER) {
  2012ae:	b510      	push	{r4, lr}
  DMA2->LIFCR = flags << 22U;
  2012b0:	058c      	lsls	r4, r1, #22
  2012b2:	609c      	str	r4, [r3, #8]
  if (dma_isr_redir[11].dma_func)
  2012b4:	b10a      	cbz	r2, 2012ba <Vector12C+0x1a>
    dma_isr_redir[11].dma_func(dma_isr_redir[11].dma_param, flags);
  2012b6:	6dc0      	ldr	r0, [r0, #92]	; 0x5c
  2012b8:	4790      	blx	r2
}
  2012ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
  2012be:	f7ff beaf 	b.w	201020 <_port_irq_epilogue>
  2012c2:	bf00      	nop
  2012c4:	40026400 	.word	0x40026400
  2012c8:	20000b08 	.word	0x20000b08
  2012cc:	00000000 	.word	0x00000000

002012d0 <Vector128>:
  flags = (DMA2->LISR >> 16U) & STM32_DMA_ISR_MASK;
  2012d0:	4b08      	ldr	r3, [pc, #32]	; (2012f4 <Vector128+0x24>)
  if (dma_isr_redir[10].dma_func)
  2012d2:	4809      	ldr	r0, [pc, #36]	; (2012f8 <Vector128+0x28>)
  flags = (DMA2->LISR >> 16U) & STM32_DMA_ISR_MASK;
  2012d4:	6819      	ldr	r1, [r3, #0]
  if (dma_isr_redir[10].dma_func)
  2012d6:	6d02      	ldr	r2, [r0, #80]	; 0x50
  flags = (DMA2->LISR >> 16U) & STM32_DMA_ISR_MASK;
  2012d8:	0c09      	lsrs	r1, r1, #16
  2012da:	f001 013d 	and.w	r1, r1, #61	; 0x3d
OSAL_IRQ_HANDLER(STM32_DMA2_CH2_HANDLER) {
  2012de:	b510      	push	{r4, lr}
  DMA2->LIFCR = flags << 16U;
  2012e0:	040c      	lsls	r4, r1, #16
  2012e2:	609c      	str	r4, [r3, #8]
  if (dma_isr_redir[10].dma_func)
  2012e4:	b10a      	cbz	r2, 2012ea <Vector128+0x1a>
    dma_isr_redir[10].dma_func(dma_isr_redir[10].dma_param, flags);
  2012e6:	6d40      	ldr	r0, [r0, #84]	; 0x54
  2012e8:	4790      	blx	r2
}
  2012ea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
  2012ee:	f7ff be97 	b.w	201020 <_port_irq_epilogue>
  2012f2:	bf00      	nop
  2012f4:	40026400 	.word	0x40026400
  2012f8:	20000b08 	.word	0x20000b08
  2012fc:	00000000 	.word	0x00000000

00201300 <Vector124>:
  flags = (DMA2->LISR >> 6U) & STM32_DMA_ISR_MASK;
  201300:	4b08      	ldr	r3, [pc, #32]	; (201324 <Vector124+0x24>)
  if (dma_isr_redir[9].dma_func)
  201302:	4809      	ldr	r0, [pc, #36]	; (201328 <Vector124+0x28>)
  flags = (DMA2->LISR >> 6U) & STM32_DMA_ISR_MASK;
  201304:	6819      	ldr	r1, [r3, #0]
  if (dma_isr_redir[9].dma_func)
  201306:	6c82      	ldr	r2, [r0, #72]	; 0x48
  flags = (DMA2->LISR >> 6U) & STM32_DMA_ISR_MASK;
  201308:	0989      	lsrs	r1, r1, #6
  20130a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
OSAL_IRQ_HANDLER(STM32_DMA2_CH1_HANDLER) {
  20130e:	b510      	push	{r4, lr}
  DMA2->LIFCR = flags << 6U;
  201310:	018c      	lsls	r4, r1, #6
  201312:	609c      	str	r4, [r3, #8]
  if (dma_isr_redir[9].dma_func)
  201314:	b10a      	cbz	r2, 20131a <Vector124+0x1a>
    dma_isr_redir[9].dma_func(dma_isr_redir[9].dma_param, flags);
  201316:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
  201318:	4790      	blx	r2
}
  20131a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
  20131e:	f7ff be7f 	b.w	201020 <_port_irq_epilogue>
  201322:	bf00      	nop
  201324:	40026400 	.word	0x40026400
  201328:	20000b08 	.word	0x20000b08
  20132c:	00000000 	.word	0x00000000

00201330 <Vector120>:
OSAL_IRQ_HANDLER(STM32_DMA2_CH0_HANDLER) {
  201330:	b508      	push	{r3, lr}
  flags = (DMA2->LISR >> 0U) & STM32_DMA_ISR_MASK;
  201332:	4b07      	ldr	r3, [pc, #28]	; (201350 <Vector120+0x20>)
  if (dma_isr_redir[8].dma_func)
  201334:	4807      	ldr	r0, [pc, #28]	; (201354 <Vector120+0x24>)
  flags = (DMA2->LISR >> 0U) & STM32_DMA_ISR_MASK;
  201336:	6819      	ldr	r1, [r3, #0]
  if (dma_isr_redir[8].dma_func)
  201338:	6c02      	ldr	r2, [r0, #64]	; 0x40
  flags = (DMA2->LISR >> 0U) & STM32_DMA_ISR_MASK;
  20133a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->LIFCR = flags << 0U;
  20133e:	6099      	str	r1, [r3, #8]
  if (dma_isr_redir[8].dma_func)
  201340:	b10a      	cbz	r2, 201346 <Vector120+0x16>
    dma_isr_redir[8].dma_func(dma_isr_redir[8].dma_param, flags);
  201342:	6c40      	ldr	r0, [r0, #68]	; 0x44
  201344:	4790      	blx	r2
}
  201346:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
  20134a:	f7ff be69 	b.w	201020 <_port_irq_epilogue>
  20134e:	bf00      	nop
  201350:	40026400 	.word	0x40026400
  201354:	20000b08 	.word	0x20000b08
	...

00201360 <VectorFC>:
  flags = (DMA1->HISR >> 22U) & STM32_DMA_ISR_MASK;
  201360:	4b08      	ldr	r3, [pc, #32]	; (201384 <VectorFC+0x24>)
  if (dma_isr_redir[7].dma_func)
  201362:	4809      	ldr	r0, [pc, #36]	; (201388 <VectorFC+0x28>)
  flags = (DMA1->HISR >> 22U) & STM32_DMA_ISR_MASK;
  201364:	6859      	ldr	r1, [r3, #4]
  if (dma_isr_redir[7].dma_func)
  201366:	6b82      	ldr	r2, [r0, #56]	; 0x38
  flags = (DMA1->HISR >> 22U) & STM32_DMA_ISR_MASK;
  201368:	0d89      	lsrs	r1, r1, #22
  20136a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
OSAL_IRQ_HANDLER(STM32_DMA1_CH7_HANDLER) {
  20136e:	b510      	push	{r4, lr}
  DMA1->HIFCR = flags << 22U;
  201370:	058c      	lsls	r4, r1, #22
  201372:	60dc      	str	r4, [r3, #12]
  if (dma_isr_redir[7].dma_func)
  201374:	b10a      	cbz	r2, 20137a <VectorFC+0x1a>
    dma_isr_redir[7].dma_func(dma_isr_redir[7].dma_param, flags);
  201376:	6bc0      	ldr	r0, [r0, #60]	; 0x3c
  201378:	4790      	blx	r2
}
  20137a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
  20137e:	f7ff be4f 	b.w	201020 <_port_irq_epilogue>
  201382:	bf00      	nop
  201384:	40026000 	.word	0x40026000
  201388:	20000b08 	.word	0x20000b08
  20138c:	00000000 	.word	0x00000000

00201390 <Vector84>:
  flags = (DMA1->HISR >> 16U) & STM32_DMA_ISR_MASK;
  201390:	4b08      	ldr	r3, [pc, #32]	; (2013b4 <Vector84+0x24>)
  if (dma_isr_redir[6].dma_func)
  201392:	4809      	ldr	r0, [pc, #36]	; (2013b8 <Vector84+0x28>)
  flags = (DMA1->HISR >> 16U) & STM32_DMA_ISR_MASK;
  201394:	6859      	ldr	r1, [r3, #4]
  if (dma_isr_redir[6].dma_func)
  201396:	6b02      	ldr	r2, [r0, #48]	; 0x30
  flags = (DMA1->HISR >> 16U) & STM32_DMA_ISR_MASK;
  201398:	0c09      	lsrs	r1, r1, #16
  20139a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
OSAL_IRQ_HANDLER(STM32_DMA1_CH6_HANDLER) {
  20139e:	b510      	push	{r4, lr}
  DMA1->HIFCR = flags << 16U;
  2013a0:	040c      	lsls	r4, r1, #16
  2013a2:	60dc      	str	r4, [r3, #12]
  if (dma_isr_redir[6].dma_func)
  2013a4:	b10a      	cbz	r2, 2013aa <Vector84+0x1a>
    dma_isr_redir[6].dma_func(dma_isr_redir[6].dma_param, flags);
  2013a6:	6b40      	ldr	r0, [r0, #52]	; 0x34
  2013a8:	4790      	blx	r2
}
  2013aa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
  2013ae:	f7ff be37 	b.w	201020 <_port_irq_epilogue>
  2013b2:	bf00      	nop
  2013b4:	40026000 	.word	0x40026000
  2013b8:	20000b08 	.word	0x20000b08
  2013bc:	00000000 	.word	0x00000000

002013c0 <Vector80>:
  flags = (DMA1->HISR >> 6U) & STM32_DMA_ISR_MASK;
  2013c0:	4b08      	ldr	r3, [pc, #32]	; (2013e4 <Vector80+0x24>)
  if (dma_isr_redir[5].dma_func)
  2013c2:	4809      	ldr	r0, [pc, #36]	; (2013e8 <Vector80+0x28>)
  flags = (DMA1->HISR >> 6U) & STM32_DMA_ISR_MASK;
  2013c4:	6859      	ldr	r1, [r3, #4]
  if (dma_isr_redir[5].dma_func)
  2013c6:	6a82      	ldr	r2, [r0, #40]	; 0x28
  flags = (DMA1->HISR >> 6U) & STM32_DMA_ISR_MASK;
  2013c8:	0989      	lsrs	r1, r1, #6
  2013ca:	f001 013d 	and.w	r1, r1, #61	; 0x3d
OSAL_IRQ_HANDLER(STM32_DMA1_CH5_HANDLER) {
  2013ce:	b510      	push	{r4, lr}
  DMA1->HIFCR = flags << 6U;
  2013d0:	018c      	lsls	r4, r1, #6
  2013d2:	60dc      	str	r4, [r3, #12]
  if (dma_isr_redir[5].dma_func)
  2013d4:	b10a      	cbz	r2, 2013da <Vector80+0x1a>
    dma_isr_redir[5].dma_func(dma_isr_redir[5].dma_param, flags);
  2013d6:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
  2013d8:	4790      	blx	r2
}
  2013da:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
  2013de:	f7ff be1f 	b.w	201020 <_port_irq_epilogue>
  2013e2:	bf00      	nop
  2013e4:	40026000 	.word	0x40026000
  2013e8:	20000b08 	.word	0x20000b08
  2013ec:	00000000 	.word	0x00000000

002013f0 <Vector7C>:
OSAL_IRQ_HANDLER(STM32_DMA1_CH4_HANDLER) {
  2013f0:	b508      	push	{r3, lr}
  flags = (DMA1->HISR >> 0U) & STM32_DMA_ISR_MASK;
  2013f2:	4b07      	ldr	r3, [pc, #28]	; (201410 <Vector7C+0x20>)
  if (dma_isr_redir[4].dma_func)
  2013f4:	4807      	ldr	r0, [pc, #28]	; (201414 <Vector7C+0x24>)
  flags = (DMA1->HISR >> 0U) & STM32_DMA_ISR_MASK;
  2013f6:	6859      	ldr	r1, [r3, #4]
  if (dma_isr_redir[4].dma_func)
  2013f8:	6a02      	ldr	r2, [r0, #32]
  flags = (DMA1->HISR >> 0U) & STM32_DMA_ISR_MASK;
  2013fa:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->HIFCR = flags << 0U;
  2013fe:	60d9      	str	r1, [r3, #12]
  if (dma_isr_redir[4].dma_func)
  201400:	b10a      	cbz	r2, 201406 <Vector7C+0x16>
    dma_isr_redir[4].dma_func(dma_isr_redir[4].dma_param, flags);
  201402:	6a40      	ldr	r0, [r0, #36]	; 0x24
  201404:	4790      	blx	r2
}
  201406:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
  20140a:	f7ff be09 	b.w	201020 <_port_irq_epilogue>
  20140e:	bf00      	nop
  201410:	40026000 	.word	0x40026000
  201414:	20000b08 	.word	0x20000b08
	...

00201420 <Vector78>:
  flags = (DMA1->LISR >> 22U) & STM32_DMA_ISR_MASK;
  201420:	4b08      	ldr	r3, [pc, #32]	; (201444 <Vector78+0x24>)
  if (dma_isr_redir[3].dma_func)
  201422:	4809      	ldr	r0, [pc, #36]	; (201448 <Vector78+0x28>)
  flags = (DMA1->LISR >> 22U) & STM32_DMA_ISR_MASK;
  201424:	6819      	ldr	r1, [r3, #0]
  if (dma_isr_redir[3].dma_func)
  201426:	6982      	ldr	r2, [r0, #24]
  flags = (DMA1->LISR >> 22U) & STM32_DMA_ISR_MASK;
  201428:	0d89      	lsrs	r1, r1, #22
  20142a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
OSAL_IRQ_HANDLER(STM32_DMA1_CH3_HANDLER) {
  20142e:	b510      	push	{r4, lr}
  DMA1->LIFCR = flags << 22U;
  201430:	058c      	lsls	r4, r1, #22
  201432:	609c      	str	r4, [r3, #8]
  if (dma_isr_redir[3].dma_func)
  201434:	b10a      	cbz	r2, 20143a <Vector78+0x1a>
    dma_isr_redir[3].dma_func(dma_isr_redir[3].dma_param, flags);
  201436:	69c0      	ldr	r0, [r0, #28]
  201438:	4790      	blx	r2
}
  20143a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
  20143e:	f7ff bdef 	b.w	201020 <_port_irq_epilogue>
  201442:	bf00      	nop
  201444:	40026000 	.word	0x40026000
  201448:	20000b08 	.word	0x20000b08
  20144c:	00000000 	.word	0x00000000

00201450 <Vector74>:
  flags = (DMA1->LISR >> 16U) & STM32_DMA_ISR_MASK;
  201450:	4b08      	ldr	r3, [pc, #32]	; (201474 <Vector74+0x24>)
  if (dma_isr_redir[2].dma_func)
  201452:	4809      	ldr	r0, [pc, #36]	; (201478 <Vector74+0x28>)
  flags = (DMA1->LISR >> 16U) & STM32_DMA_ISR_MASK;
  201454:	6819      	ldr	r1, [r3, #0]
  if (dma_isr_redir[2].dma_func)
  201456:	6902      	ldr	r2, [r0, #16]
  flags = (DMA1->LISR >> 16U) & STM32_DMA_ISR_MASK;
  201458:	0c09      	lsrs	r1, r1, #16
  20145a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
OSAL_IRQ_HANDLER(STM32_DMA1_CH2_HANDLER) {
  20145e:	b510      	push	{r4, lr}
  DMA1->LIFCR = flags << 16U;
  201460:	040c      	lsls	r4, r1, #16
  201462:	609c      	str	r4, [r3, #8]
  if (dma_isr_redir[2].dma_func)
  201464:	b10a      	cbz	r2, 20146a <Vector74+0x1a>
    dma_isr_redir[2].dma_func(dma_isr_redir[2].dma_param, flags);
  201466:	6940      	ldr	r0, [r0, #20]
  201468:	4790      	blx	r2
}
  20146a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
  20146e:	f7ff bdd7 	b.w	201020 <_port_irq_epilogue>
  201472:	bf00      	nop
  201474:	40026000 	.word	0x40026000
  201478:	20000b08 	.word	0x20000b08
  20147c:	00000000 	.word	0x00000000

00201480 <Vector70>:
  flags = (DMA1->LISR >> 6U) & STM32_DMA_ISR_MASK;
  201480:	4b08      	ldr	r3, [pc, #32]	; (2014a4 <Vector70+0x24>)
  if (dma_isr_redir[1].dma_func)
  201482:	4809      	ldr	r0, [pc, #36]	; (2014a8 <Vector70+0x28>)
  flags = (DMA1->LISR >> 6U) & STM32_DMA_ISR_MASK;
  201484:	6819      	ldr	r1, [r3, #0]
  if (dma_isr_redir[1].dma_func)
  201486:	6882      	ldr	r2, [r0, #8]
  flags = (DMA1->LISR >> 6U) & STM32_DMA_ISR_MASK;
  201488:	0989      	lsrs	r1, r1, #6
  20148a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
OSAL_IRQ_HANDLER(STM32_DMA1_CH1_HANDLER) {
  20148e:	b510      	push	{r4, lr}
  DMA1->LIFCR = flags << 6U;
  201490:	018c      	lsls	r4, r1, #6
  201492:	609c      	str	r4, [r3, #8]
  if (dma_isr_redir[1].dma_func)
  201494:	b10a      	cbz	r2, 20149a <Vector70+0x1a>
    dma_isr_redir[1].dma_func(dma_isr_redir[1].dma_param, flags);
  201496:	68c0      	ldr	r0, [r0, #12]
  201498:	4790      	blx	r2
}
  20149a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
  20149e:	f7ff bdbf 	b.w	201020 <_port_irq_epilogue>
  2014a2:	bf00      	nop
  2014a4:	40026000 	.word	0x40026000
  2014a8:	20000b08 	.word	0x20000b08
  2014ac:	00000000 	.word	0x00000000

002014b0 <Vector6C>:
OSAL_IRQ_HANDLER(STM32_DMA1_CH0_HANDLER) {
  2014b0:	b508      	push	{r3, lr}
  flags = (DMA1->LISR >> 0U) & STM32_DMA_ISR_MASK;
  2014b2:	4b07      	ldr	r3, [pc, #28]	; (2014d0 <Vector6C+0x20>)
  if (dma_isr_redir[0].dma_func)
  2014b4:	4a07      	ldr	r2, [pc, #28]	; (2014d4 <Vector6C+0x24>)
  flags = (DMA1->LISR >> 0U) & STM32_DMA_ISR_MASK;
  2014b6:	6819      	ldr	r1, [r3, #0]
  2014b8:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->LIFCR = flags << 0U;
  2014bc:	6099      	str	r1, [r3, #8]
  if (dma_isr_redir[0].dma_func)
  2014be:	6813      	ldr	r3, [r2, #0]
  2014c0:	b10b      	cbz	r3, 2014c6 <Vector6C+0x16>
    dma_isr_redir[0].dma_func(dma_isr_redir[0].dma_param, flags);
  2014c2:	6850      	ldr	r0, [r2, #4]
  2014c4:	4798      	blx	r3
}
  2014c6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
  2014ca:	f7ff bda9 	b.w	201020 <_port_irq_epilogue>
  2014ce:	bf00      	nop
  2014d0:	40026000 	.word	0x40026000
  2014d4:	20000b08 	.word	0x20000b08
	...

002014e0 <Vector4C>:
OSAL_IRQ_HANDLER(Vector4C) {
  uint32_t pr;

  OSAL_IRQ_PROLOGUE();

  pr = EXTI->PR;
  2014e0:	4a09      	ldr	r2, [pc, #36]	; (201508 <Vector4C+0x28>)
OSAL_IRQ_HANDLER(Vector4C) {
  2014e2:	b508      	push	{r3, lr}
  pr = EXTI->PR;
  2014e4:	6953      	ldr	r3, [r2, #20]
  pr &= EXTI->IMR & (1U << 22);
  2014e6:	6811      	ldr	r1, [r2, #0]
  2014e8:	400b      	ands	r3, r1
  2014ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
  EXTI->PR = pr;
  2014ee:	6153      	str	r3, [r2, #20]
  if (pr & (1U << 22))
  2014f0:	b12b      	cbz	r3, 2014fe <Vector4C+0x1e>
    EXTD1.config->channels[22].cb(&EXTD1, 22);
  2014f2:	4806      	ldr	r0, [pc, #24]	; (20150c <Vector4C+0x2c>)
  2014f4:	2116      	movs	r1, #22
  2014f6:	6843      	ldr	r3, [r0, #4]
  2014f8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
  2014fc:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
}
  2014fe:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
  201502:	f7ff bd8d 	b.w	201020 <_port_irq_epilogue>
  201506:	bf00      	nop
  201508:	40013c00 	.word	0x40013c00
  20150c:	2000082c 	.word	0x2000082c

00201510 <Vector48>:
  pr = EXTI->PR;
  201510:	4a09      	ldr	r2, [pc, #36]	; (201538 <Vector48+0x28>)
OSAL_IRQ_HANDLER(Vector48) {
  201512:	b508      	push	{r3, lr}
  pr = EXTI->PR;
  201514:	6953      	ldr	r3, [r2, #20]
  pr &= EXTI->IMR & (1U << 21);
  201516:	6811      	ldr	r1, [r2, #0]
  201518:	400b      	ands	r3, r1
  20151a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
  EXTI->PR = pr;
  20151e:	6153      	str	r3, [r2, #20]
  if (pr & (1U << 21))
  201520:	b12b      	cbz	r3, 20152e <Vector48+0x1e>
    EXTD1.config->channels[21].cb(&EXTD1, 21);
  201522:	4806      	ldr	r0, [pc, #24]	; (20153c <Vector48+0x2c>)
  201524:	2115      	movs	r1, #21
  201526:	6843      	ldr	r3, [r0, #4]
  201528:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
  20152c:	4798      	blx	r3
}
  20152e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
  201532:	f7ff bd75 	b.w	201020 <_port_irq_epilogue>
  201536:	bf00      	nop
  201538:	40013c00 	.word	0x40013c00
  20153c:	2000082c 	.word	0x2000082c

00201540 <Vector170>:
  pr = EXTI->PR;
  201540:	4a09      	ldr	r2, [pc, #36]	; (201568 <Vector170+0x28>)
OSAL_IRQ_HANDLER(Vector170) {
  201542:	b508      	push	{r3, lr}
  pr = EXTI->PR;
  201544:	6953      	ldr	r3, [r2, #20]
  pr &= EXTI->IMR & (1U << 20);
  201546:	6811      	ldr	r1, [r2, #0]
  201548:	400b      	ands	r3, r1
  20154a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
  EXTI->PR = pr;
  20154e:	6153      	str	r3, [r2, #20]
  if (pr & (1U << 20))
  201550:	b12b      	cbz	r3, 20155e <Vector170+0x1e>
    EXTD1.config->channels[20].cb(&EXTD1, 20);
  201552:	4806      	ldr	r0, [pc, #24]	; (20156c <Vector170+0x2c>)
  201554:	2114      	movs	r1, #20
  201556:	6843      	ldr	r3, [r0, #4]
  201558:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
  20155c:	4798      	blx	r3
}
  20155e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
  201562:	f7ff bd5d 	b.w	201020 <_port_irq_epilogue>
  201566:	bf00      	nop
  201568:	40013c00 	.word	0x40013c00
  20156c:	2000082c 	.word	0x2000082c

00201570 <Vector138>:
  pr = EXTI->PR;
  201570:	4a09      	ldr	r2, [pc, #36]	; (201598 <Vector138+0x28>)
OSAL_IRQ_HANDLER(Vector138) {
  201572:	b508      	push	{r3, lr}
  pr = EXTI->PR;
  201574:	6953      	ldr	r3, [r2, #20]
  pr &= EXTI->IMR & (1U << 19);
  201576:	6811      	ldr	r1, [r2, #0]
  201578:	400b      	ands	r3, r1
  20157a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
  EXTI->PR = pr;
  20157e:	6153      	str	r3, [r2, #20]
  if (pr & (1U << 19))
  201580:	b12b      	cbz	r3, 20158e <Vector138+0x1e>
    EXTD1.config->channels[19].cb(&EXTD1, 19);
  201582:	4806      	ldr	r0, [pc, #24]	; (20159c <Vector138+0x2c>)
  201584:	2113      	movs	r1, #19
  201586:	6843      	ldr	r3, [r0, #4]
  201588:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
  20158c:	4798      	blx	r3
}
  20158e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
  201592:	f7ff bd45 	b.w	201020 <_port_irq_epilogue>
  201596:	bf00      	nop
  201598:	40013c00 	.word	0x40013c00
  20159c:	2000082c 	.word	0x2000082c

002015a0 <VectorE8>:
  pr = EXTI->PR;
  2015a0:	4a09      	ldr	r2, [pc, #36]	; (2015c8 <VectorE8+0x28>)
OSAL_IRQ_HANDLER(VectorE8) {
  2015a2:	b508      	push	{r3, lr}
  pr = EXTI->PR;
  2015a4:	6953      	ldr	r3, [r2, #20]
  pr &= EXTI->IMR & (1U << 18);
  2015a6:	6811      	ldr	r1, [r2, #0]
  2015a8:	400b      	ands	r3, r1
  2015aa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
  EXTI->PR = pr;
  2015ae:	6153      	str	r3, [r2, #20]
  if (pr & (1U << 18))
  2015b0:	b12b      	cbz	r3, 2015be <VectorE8+0x1e>
    EXTD1.config->channels[18].cb(&EXTD1, 18);
  2015b2:	4806      	ldr	r0, [pc, #24]	; (2015cc <VectorE8+0x2c>)
  2015b4:	2112      	movs	r1, #18
  2015b6:	6843      	ldr	r3, [r0, #4]
  2015b8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
  2015bc:	4798      	blx	r3
}
  2015be:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
  2015c2:	f7ff bd2d 	b.w	201020 <_port_irq_epilogue>
  2015c6:	bf00      	nop
  2015c8:	40013c00 	.word	0x40013c00
  2015cc:	2000082c 	.word	0x2000082c

002015d0 <VectorE4>:
  pr = EXTI->PR;
  2015d0:	4a09      	ldr	r2, [pc, #36]	; (2015f8 <VectorE4+0x28>)
OSAL_IRQ_HANDLER(VectorE4) {
  2015d2:	b508      	push	{r3, lr}
  pr = EXTI->PR;
  2015d4:	6953      	ldr	r3, [r2, #20]
  pr &= EXTI->IMR & (1U << 17);
  2015d6:	6811      	ldr	r1, [r2, #0]
  2015d8:	400b      	ands	r3, r1
  2015da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  EXTI->PR = pr;
  2015de:	6153      	str	r3, [r2, #20]
  if (pr & (1U << 17))
  2015e0:	b12b      	cbz	r3, 2015ee <VectorE4+0x1e>
    EXTD1.config->channels[17].cb(&EXTD1, 17);
  2015e2:	4806      	ldr	r0, [pc, #24]	; (2015fc <VectorE4+0x2c>)
  2015e4:	2111      	movs	r1, #17
  2015e6:	6843      	ldr	r3, [r0, #4]
  2015e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
  2015ec:	4798      	blx	r3
}
  2015ee:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
  2015f2:	f7ff bd15 	b.w	201020 <_port_irq_epilogue>
  2015f6:	bf00      	nop
  2015f8:	40013c00 	.word	0x40013c00
  2015fc:	2000082c 	.word	0x2000082c

00201600 <Vector44>:
  pr = EXTI->PR;
  201600:	4a09      	ldr	r2, [pc, #36]	; (201628 <Vector44+0x28>)
OSAL_IRQ_HANDLER(Vector44) {
  201602:	b508      	push	{r3, lr}
  pr = EXTI->PR;
  201604:	6953      	ldr	r3, [r2, #20]
  pr &= EXTI->IMR & (1U << 16);
  201606:	6811      	ldr	r1, [r2, #0]
  201608:	400b      	ands	r3, r1
  20160a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  EXTI->PR = pr;
  20160e:	6153      	str	r3, [r2, #20]
  if (pr & (1U << 16))
  201610:	b12b      	cbz	r3, 20161e <Vector44+0x1e>
    EXTD1.config->channels[16].cb(&EXTD1, 16);
  201612:	4806      	ldr	r0, [pc, #24]	; (20162c <Vector44+0x2c>)
  201614:	2110      	movs	r1, #16
  201616:	6843      	ldr	r3, [r0, #4]
  201618:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
  20161c:	4798      	blx	r3
}
  20161e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
  201622:	f7ff bcfd 	b.w	201020 <_port_irq_epilogue>
  201626:	bf00      	nop
  201628:	40013c00 	.word	0x40013c00
  20162c:	2000082c 	.word	0x2000082c

00201630 <VectorE0>:
  pr = EXTI->PR;
  201630:	4b1d      	ldr	r3, [pc, #116]	; (2016a8 <VectorE0+0x78>)
OSAL_IRQ_HANDLER(VectorE0) {
  201632:	b510      	push	{r4, lr}
  pr = EXTI->PR;
  201634:	695c      	ldr	r4, [r3, #20]
  pr &= EXTI->IMR & ((1U << 10) | (1U << 11) | (1U << 12) | (1U << 13) |
  201636:	681a      	ldr	r2, [r3, #0]
  201638:	4014      	ands	r4, r2
  20163a:	f404 427c 	and.w	r2, r4, #64512	; 0xfc00
  EXTI->PR = pr;
  20163e:	615a      	str	r2, [r3, #20]
  if (pr & (1U << 10))
  201640:	0562      	lsls	r2, r4, #21
  201642:	d42a      	bmi.n	20169a <VectorE0+0x6a>
  if (pr & (1U << 11))
  201644:	0523      	lsls	r3, r4, #20
  201646:	d422      	bmi.n	20168e <VectorE0+0x5e>
  if (pr & (1U << 12))
  201648:	04e0      	lsls	r0, r4, #19
  20164a:	d41a      	bmi.n	201682 <VectorE0+0x52>
  if (pr & (1U << 13))
  20164c:	04a1      	lsls	r1, r4, #18
  20164e:	d412      	bmi.n	201676 <VectorE0+0x46>
  if (pr & (1U << 14))
  201650:	0462      	lsls	r2, r4, #17
  201652:	d40a      	bmi.n	20166a <VectorE0+0x3a>
  if (pr & (1U << 15))
  201654:	0423      	lsls	r3, r4, #16
  201656:	d504      	bpl.n	201662 <VectorE0+0x32>
    EXTD1.config->channels[15].cb(&EXTD1, 15);
  201658:	4814      	ldr	r0, [pc, #80]	; (2016ac <VectorE0+0x7c>)
  20165a:	210f      	movs	r1, #15
  20165c:	6843      	ldr	r3, [r0, #4]
  20165e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
  201660:	4798      	blx	r3
}
  201662:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
  201666:	f7ff bcdb 	b.w	201020 <_port_irq_epilogue>
    EXTD1.config->channels[14].cb(&EXTD1, 14);
  20166a:	4810      	ldr	r0, [pc, #64]	; (2016ac <VectorE0+0x7c>)
  20166c:	210e      	movs	r1, #14
  20166e:	6843      	ldr	r3, [r0, #4]
  201670:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  201672:	4798      	blx	r3
  201674:	e7ee      	b.n	201654 <VectorE0+0x24>
    EXTD1.config->channels[13].cb(&EXTD1, 13);
  201676:	480d      	ldr	r0, [pc, #52]	; (2016ac <VectorE0+0x7c>)
  201678:	210d      	movs	r1, #13
  20167a:	6843      	ldr	r3, [r0, #4]
  20167c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
  20167e:	4798      	blx	r3
  201680:	e7e6      	b.n	201650 <VectorE0+0x20>
    EXTD1.config->channels[12].cb(&EXTD1, 12);
  201682:	480a      	ldr	r0, [pc, #40]	; (2016ac <VectorE0+0x7c>)
  201684:	210c      	movs	r1, #12
  201686:	6843      	ldr	r3, [r0, #4]
  201688:	6e5b      	ldr	r3, [r3, #100]	; 0x64
  20168a:	4798      	blx	r3
  20168c:	e7de      	b.n	20164c <VectorE0+0x1c>
    EXTD1.config->channels[11].cb(&EXTD1, 11);
  20168e:	4807      	ldr	r0, [pc, #28]	; (2016ac <VectorE0+0x7c>)
  201690:	210b      	movs	r1, #11
  201692:	6843      	ldr	r3, [r0, #4]
  201694:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
  201696:	4798      	blx	r3
  201698:	e7d6      	b.n	201648 <VectorE0+0x18>
    EXTD1.config->channels[10].cb(&EXTD1, 10);
  20169a:	4804      	ldr	r0, [pc, #16]	; (2016ac <VectorE0+0x7c>)
  20169c:	210a      	movs	r1, #10
  20169e:	6843      	ldr	r3, [r0, #4]
  2016a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
  2016a2:	4798      	blx	r3
  2016a4:	e7ce      	b.n	201644 <VectorE0+0x14>
  2016a6:	bf00      	nop
  2016a8:	40013c00 	.word	0x40013c00
  2016ac:	2000082c 	.word	0x2000082c

002016b0 <Vector9C>:
  pr = EXTI->PR;
  2016b0:	4b19      	ldr	r3, [pc, #100]	; (201718 <Vector9C+0x68>)
OSAL_IRQ_HANDLER(Vector9C) {
  2016b2:	b510      	push	{r4, lr}
  pr = EXTI->PR;
  2016b4:	695c      	ldr	r4, [r3, #20]
  pr &= EXTI->IMR & ((1U << 5) | (1U << 6) | (1U << 7) | (1U << 8) |
  2016b6:	681a      	ldr	r2, [r3, #0]
  2016b8:	4014      	ands	r4, r2
  2016ba:	f404 7278 	and.w	r2, r4, #992	; 0x3e0
  EXTI->PR = pr;
  2016be:	615a      	str	r2, [r3, #20]
  if (pr & (1U << 5))
  2016c0:	06a3      	lsls	r3, r4, #26
  2016c2:	d422      	bmi.n	20170a <Vector9C+0x5a>
  if (pr & (1U << 6))
  2016c4:	0660      	lsls	r0, r4, #25
  2016c6:	d41a      	bmi.n	2016fe <Vector9C+0x4e>
  if (pr & (1U << 7))
  2016c8:	0621      	lsls	r1, r4, #24
  2016ca:	d412      	bmi.n	2016f2 <Vector9C+0x42>
  if (pr & (1U << 8))
  2016cc:	05e2      	lsls	r2, r4, #23
  2016ce:	d40a      	bmi.n	2016e6 <Vector9C+0x36>
  if (pr & (1U << 9))
  2016d0:	05a3      	lsls	r3, r4, #22
  2016d2:	d504      	bpl.n	2016de <Vector9C+0x2e>
    EXTD1.config->channels[9].cb(&EXTD1, 9);
  2016d4:	4811      	ldr	r0, [pc, #68]	; (20171c <Vector9C+0x6c>)
  2016d6:	2109      	movs	r1, #9
  2016d8:	6843      	ldr	r3, [r0, #4]
  2016da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
  2016dc:	4798      	blx	r3
}
  2016de:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
  2016e2:	f7ff bc9d 	b.w	201020 <_port_irq_epilogue>
    EXTD1.config->channels[8].cb(&EXTD1, 8);
  2016e6:	480d      	ldr	r0, [pc, #52]	; (20171c <Vector9C+0x6c>)
  2016e8:	2108      	movs	r1, #8
  2016ea:	6843      	ldr	r3, [r0, #4]
  2016ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  2016ee:	4798      	blx	r3
  2016f0:	e7ee      	b.n	2016d0 <Vector9C+0x20>
    EXTD1.config->channels[7].cb(&EXTD1, 7);
  2016f2:	480a      	ldr	r0, [pc, #40]	; (20171c <Vector9C+0x6c>)
  2016f4:	2107      	movs	r1, #7
  2016f6:	6843      	ldr	r3, [r0, #4]
  2016f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  2016fa:	4798      	blx	r3
  2016fc:	e7e6      	b.n	2016cc <Vector9C+0x1c>
    EXTD1.config->channels[6].cb(&EXTD1, 6);
  2016fe:	4807      	ldr	r0, [pc, #28]	; (20171c <Vector9C+0x6c>)
  201700:	2106      	movs	r1, #6
  201702:	6843      	ldr	r3, [r0, #4]
  201704:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  201706:	4798      	blx	r3
  201708:	e7de      	b.n	2016c8 <Vector9C+0x18>
    EXTD1.config->channels[5].cb(&EXTD1, 5);
  20170a:	4804      	ldr	r0, [pc, #16]	; (20171c <Vector9C+0x6c>)
  20170c:	2105      	movs	r1, #5
  20170e:	6843      	ldr	r3, [r0, #4]
  201710:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  201712:	4798      	blx	r3
  201714:	e7d6      	b.n	2016c4 <Vector9C+0x14>
  201716:	bf00      	nop
  201718:	40013c00 	.word	0x40013c00
  20171c:	2000082c 	.word	0x2000082c

00201720 <Vector68>:
  pr = EXTI->PR;
  201720:	4a08      	ldr	r2, [pc, #32]	; (201744 <Vector68+0x24>)
OSAL_IRQ_HANDLER(Vector68) {
  201722:	b508      	push	{r3, lr}
  pr = EXTI->PR;
  201724:	6953      	ldr	r3, [r2, #20]
  pr &= EXTI->IMR & (1U << 4);
  201726:	6811      	ldr	r1, [r2, #0]
  201728:	400b      	ands	r3, r1
  20172a:	f003 0310 	and.w	r3, r3, #16
  EXTI->PR = pr;
  20172e:	6153      	str	r3, [r2, #20]
  if (pr & (1U << 4))
  201730:	b123      	cbz	r3, 20173c <Vector68+0x1c>
    EXTD1.config->channels[4].cb(&EXTD1, 4);
  201732:	4805      	ldr	r0, [pc, #20]	; (201748 <Vector68+0x28>)
  201734:	2104      	movs	r1, #4
  201736:	6843      	ldr	r3, [r0, #4]
  201738:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  20173a:	4798      	blx	r3
}
  20173c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
  201740:	f7ff bc6e 	b.w	201020 <_port_irq_epilogue>
  201744:	40013c00 	.word	0x40013c00
  201748:	2000082c 	.word	0x2000082c
  20174c:	00000000 	.word	0x00000000

00201750 <Vector64>:
  pr = EXTI->PR;
  201750:	4a08      	ldr	r2, [pc, #32]	; (201774 <Vector64+0x24>)
OSAL_IRQ_HANDLER(Vector64) {
  201752:	b508      	push	{r3, lr}
  pr = EXTI->PR;
  201754:	6953      	ldr	r3, [r2, #20]
  pr &= EXTI->IMR & (1U << 3);
  201756:	6811      	ldr	r1, [r2, #0]
  201758:	400b      	ands	r3, r1
  20175a:	f003 0308 	and.w	r3, r3, #8
  EXTI->PR = pr;
  20175e:	6153      	str	r3, [r2, #20]
  if (pr & (1U << 3))
  201760:	b123      	cbz	r3, 20176c <Vector64+0x1c>
    EXTD1.config->channels[3].cb(&EXTD1, 3);
  201762:	4805      	ldr	r0, [pc, #20]	; (201778 <Vector64+0x28>)
  201764:	2103      	movs	r1, #3
  201766:	6843      	ldr	r3, [r0, #4]
  201768:	69db      	ldr	r3, [r3, #28]
  20176a:	4798      	blx	r3
}
  20176c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
  201770:	f7ff bc56 	b.w	201020 <_port_irq_epilogue>
  201774:	40013c00 	.word	0x40013c00
  201778:	2000082c 	.word	0x2000082c
  20177c:	00000000 	.word	0x00000000

00201780 <Vector60>:
  pr = EXTI->PR;
  201780:	4a08      	ldr	r2, [pc, #32]	; (2017a4 <Vector60+0x24>)
OSAL_IRQ_HANDLER(Vector60) {
  201782:	b508      	push	{r3, lr}
  pr = EXTI->PR;
  201784:	6953      	ldr	r3, [r2, #20]
  pr &= EXTI->IMR & (1U << 2);
  201786:	6811      	ldr	r1, [r2, #0]
  201788:	400b      	ands	r3, r1
  20178a:	f003 0304 	and.w	r3, r3, #4
  EXTI->PR = pr;
  20178e:	6153      	str	r3, [r2, #20]
  if (pr & (1U << 2))
  201790:	b123      	cbz	r3, 20179c <Vector60+0x1c>
    EXTD1.config->channels[2].cb(&EXTD1, 2);
  201792:	4805      	ldr	r0, [pc, #20]	; (2017a8 <Vector60+0x28>)
  201794:	2102      	movs	r1, #2
  201796:	6843      	ldr	r3, [r0, #4]
  201798:	695b      	ldr	r3, [r3, #20]
  20179a:	4798      	blx	r3
}
  20179c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
  2017a0:	f7ff bc3e 	b.w	201020 <_port_irq_epilogue>
  2017a4:	40013c00 	.word	0x40013c00
  2017a8:	2000082c 	.word	0x2000082c
  2017ac:	00000000 	.word	0x00000000

002017b0 <Vector5C>:
  pr = EXTI->PR;
  2017b0:	4a08      	ldr	r2, [pc, #32]	; (2017d4 <Vector5C+0x24>)
OSAL_IRQ_HANDLER(Vector5C) {
  2017b2:	b508      	push	{r3, lr}
  pr = EXTI->PR;
  2017b4:	6953      	ldr	r3, [r2, #20]
  pr &= EXTI->IMR & (1U << 1);
  2017b6:	6811      	ldr	r1, [r2, #0]
  2017b8:	400b      	ands	r3, r1
  2017ba:	f003 0302 	and.w	r3, r3, #2
  EXTI->PR = pr;
  2017be:	6153      	str	r3, [r2, #20]
  if (pr & (1U << 1))
  2017c0:	b123      	cbz	r3, 2017cc <Vector5C+0x1c>
    EXTD1.config->channels[1].cb(&EXTD1, 1);
  2017c2:	4805      	ldr	r0, [pc, #20]	; (2017d8 <Vector5C+0x28>)
  2017c4:	2101      	movs	r1, #1
  2017c6:	6843      	ldr	r3, [r0, #4]
  2017c8:	68db      	ldr	r3, [r3, #12]
  2017ca:	4798      	blx	r3
}
  2017cc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
  2017d0:	f7ff bc26 	b.w	201020 <_port_irq_epilogue>
  2017d4:	40013c00 	.word	0x40013c00
  2017d8:	2000082c 	.word	0x2000082c
  2017dc:	00000000 	.word	0x00000000

002017e0 <Vector58>:
  pr = EXTI->PR;
  2017e0:	4a08      	ldr	r2, [pc, #32]	; (201804 <Vector58+0x24>)
OSAL_IRQ_HANDLER(Vector58) {
  2017e2:	b508      	push	{r3, lr}
  pr = EXTI->PR;
  2017e4:	6953      	ldr	r3, [r2, #20]
  pr &= EXTI->IMR & (1U << 0);
  2017e6:	6811      	ldr	r1, [r2, #0]
  2017e8:	400b      	ands	r3, r1
  2017ea:	f003 0301 	and.w	r3, r3, #1
  EXTI->PR = pr;
  2017ee:	6153      	str	r3, [r2, #20]
  if (pr & (1U << 0))
  2017f0:	b123      	cbz	r3, 2017fc <Vector58+0x1c>
    EXTD1.config->channels[0].cb(&EXTD1, 0);
  2017f2:	4805      	ldr	r0, [pc, #20]	; (201808 <Vector58+0x28>)
  2017f4:	2100      	movs	r1, #0
  2017f6:	6843      	ldr	r3, [r0, #4]
  2017f8:	685b      	ldr	r3, [r3, #4]
  2017fa:	4798      	blx	r3
}
  2017fc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
  201800:	f7ff bc0e 	b.w	201020 <_port_irq_epilogue>
  201804:	40013c00 	.word	0x40013c00
  201808:	2000082c 	.word	0x2000082c
  20180c:	00000000 	.word	0x00000000

00201810 <SVC_Handler>:
void SVC_Handler(void) {
  201810:	b480      	push	{r7}
  201812:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, psp\n"  : "=r" (result) );
  201814:	f3ef 8309 	mrs	r3, PSP
  ctxp++;
  201818:	3320      	adds	r3, #32
  __ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) : "sp");
  20181a:	f383 8809 	msr	PSP, r3
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
  20181e:	2300      	movs	r3, #0
  201820:	f383 8811 	msr	BASEPRI, r3
}
  201824:	46bd      	mov	sp, r7
  201826:	bc80      	pop	{r7}
  201828:	4770      	bx	lr
  20182a:	bf00      	nop
  20182c:	0000      	movs	r0, r0
	...

00201830 <chCoreAllocAligned>:
 * @return              A pointer to the allocated memory block.
 * @retval NULL         allocation failed, core memory exhausted.
 *
 * @api
 */
void *chCoreAllocAligned(size_t size, unsigned align) {
  201830:	b470      	push	{r4, r5, r6}
  201832:	2320      	movs	r3, #32
  201834:	f383 8811 	msr	BASEPRI, r3
  p = (uint8_t *)MEM_ALIGN_NEXT(nextmem, align);
  201838:	4e0d      	ldr	r6, [pc, #52]	; (201870 <chCoreAllocAligned+0x40>)
  size = MEM_ALIGN_NEXT(size, align);
  20183a:	1e4a      	subs	r2, r1, #1
  20183c:	424d      	negs	r5, r1
  if (((size_t)endmem - (size_t)p) < size) {
  20183e:	4c0d      	ldr	r4, [pc, #52]	; (201874 <chCoreAllocAligned+0x44>)
  p = (uint8_t *)MEM_ALIGN_NEXT(nextmem, align);
  201840:	6833      	ldr	r3, [r6, #0]
  size = MEM_ALIGN_NEXT(size, align);
  201842:	4402      	add	r2, r0
  if (((size_t)endmem - (size_t)p) < size) {
  201844:	6824      	ldr	r4, [r4, #0]
  p = (uint8_t *)MEM_ALIGN_NEXT(nextmem, align);
  201846:	3b01      	subs	r3, #1
  size = MEM_ALIGN_NEXT(size, align);
  201848:	402a      	ands	r2, r5
  p = (uint8_t *)MEM_ALIGN_NEXT(nextmem, align);
  20184a:	1858      	adds	r0, r3, r1
  20184c:	4028      	ands	r0, r5
  if (((size_t)endmem - (size_t)p) < size) {
  20184e:	1a23      	subs	r3, r4, r0
  201850:	429a      	cmp	r2, r3
  201852:	d806      	bhi.n	201862 <chCoreAllocAligned+0x32>
  nextmem = p + size;
  201854:	4402      	add	r2, r0
  201856:	2300      	movs	r3, #0
  201858:	6032      	str	r2, [r6, #0]
  20185a:	f383 8811 	msr	BASEPRI, r3
  chSysLock();
  p = chCoreAllocAlignedI(size, align);
  chSysUnlock();

  return p;
}
  20185e:	bc70      	pop	{r4, r5, r6}
  201860:	4770      	bx	lr
    return NULL;
  201862:	2000      	movs	r0, #0
  201864:	2300      	movs	r3, #0
  201866:	f383 8811 	msr	BASEPRI, r3
}
  20186a:	bc70      	pop	{r4, r5, r6}
  20186c:	4770      	bx	lr
  20186e:	bf00      	nop
  201870:	20000b90 	.word	0x20000b90
  201874:	20000b88 	.word	0x20000b88
	...

00201880 <wakeup>:
  201880:	2320      	movs	r3, #32
  201882:	f383 8811 	msr	BASEPRI, r3
  switch (tp->state) {
  201886:	f890 3020 	ldrb.w	r3, [r0, #32]
  20188a:	2b07      	cmp	r3, #7
  20188c:	d80e      	bhi.n	2018ac <wakeup+0x2c>
  20188e:	e8df f003 	tbb	[pc, r3]
  201892:	0d28      	.short	0x0d28
  201894:	0408240d 	.word	0x0408240d
  201898:	080d      	.short	0x080d
    chSemFastSignalI(tp->u.wtsemp);
  20189a:	6a42      	ldr	r2, [r0, #36]	; 0x24
 */
static inline void chSemFastSignalI(semaphore_t *sp) {

  chDbgCheckClassI();

  sp->cnt++;
  20189c:	6893      	ldr	r3, [r2, #8]
  20189e:	3301      	adds	r3, #1
  2018a0:	6093      	str	r3, [r2, #8]
  return tp;
}

static inline thread_t *queue_dequeue(thread_t *tp) {

  tp->queue.prev->queue.next = tp->queue.next;
  2018a2:	e890 000c 	ldmia.w	r0, {r2, r3}
  2018a6:	601a      	str	r2, [r3, #0]
  tp->queue.next->queue.prev = tp->queue.prev;
  2018a8:	6802      	ldr	r2, [r0, #0]
  2018aa:	6053      	str	r3, [r2, #4]
  tp->state = CH_STATE_READY;
  2018ac:	2200      	movs	r2, #0
  2018ae:	6881      	ldr	r1, [r0, #8]
  cp = (thread_t *)&ch.rlist.queue;
  2018b0:	4b0e      	ldr	r3, [pc, #56]	; (2018ec <wakeup+0x6c>)
  tp->state = CH_STATE_READY;
  2018b2:	f880 2020 	strb.w	r2, [r0, #32]
static void wakeup(void *p) {
  2018b6:	b410      	push	{r4}
  tp->u.rdymsg = MSG_TIMEOUT;
  2018b8:	f04f 34ff 	mov.w	r4, #4294967295
  2018bc:	6244      	str	r4, [r0, #36]	; 0x24
    cp = cp->queue.next;
  2018be:	681b      	ldr	r3, [r3, #0]
  } while (cp->prio >= tp->prio);
  2018c0:	689a      	ldr	r2, [r3, #8]
  2018c2:	428a      	cmp	r2, r1
  2018c4:	d2fb      	bcs.n	2018be <wakeup+0x3e>
  tp->queue.prev             = cp->queue.prev;
  2018c6:	685a      	ldr	r2, [r3, #4]
  2018c8:	2100      	movs	r1, #0
  tp->queue.next             = cp;
  2018ca:	6003      	str	r3, [r0, #0]
  tp->queue.prev             = cp->queue.prev;
  2018cc:	6042      	str	r2, [r0, #4]
  tp->queue.prev->queue.next = tp;
  2018ce:	6010      	str	r0, [r2, #0]
  cp->queue.prev             = tp;
  2018d0:	6058      	str	r0, [r3, #4]
  2018d2:	f381 8811 	msr	BASEPRI, r1
}
  2018d6:	bc10      	pop	{r4}
  2018d8:	4770      	bx	lr
    *tp->u.wttrp = NULL;
  2018da:	6a43      	ldr	r3, [r0, #36]	; 0x24
  2018dc:	2200      	movs	r2, #0
  2018de:	601a      	str	r2, [r3, #0]
  2018e0:	e7e4      	b.n	2018ac <wakeup+0x2c>
  2018e2:	2300      	movs	r3, #0
  2018e4:	f383 8811 	msr	BASEPRI, r3
  2018e8:	4770      	bx	lr
  2018ea:	bf00      	nop
  2018ec:	2000099c 	.word	0x2000099c

002018f0 <chSchReadyI>:
thread_t *chSchReadyI(thread_t *tp) {
  2018f0:	b410      	push	{r4}
  tp->state = CH_STATE_READY;
  2018f2:	2200      	movs	r2, #0
thread_t *chSchReadyI(thread_t *tp) {
  2018f4:	4604      	mov	r4, r0
  cp = (thread_t *)&ch.rlist.queue;
  2018f6:	4b08      	ldr	r3, [pc, #32]	; (201918 <chSchReadyI+0x28>)
  2018f8:	6881      	ldr	r1, [r0, #8]
  tp->state = CH_STATE_READY;
  2018fa:	f880 2020 	strb.w	r2, [r0, #32]
    cp = cp->queue.next;
  2018fe:	681b      	ldr	r3, [r3, #0]
  } while (cp->prio >= tp->prio);
  201900:	689a      	ldr	r2, [r3, #8]
  201902:	428a      	cmp	r2, r1
  201904:	d2fb      	bcs.n	2018fe <chSchReadyI+0xe>
  tp->queue.prev             = cp->queue.prev;
  201906:	685a      	ldr	r2, [r3, #4]
}
  201908:	4620      	mov	r0, r4
  tp->queue.next             = cp;
  20190a:	6023      	str	r3, [r4, #0]
  tp->queue.prev             = cp->queue.prev;
  20190c:	6062      	str	r2, [r4, #4]
  tp->queue.prev->queue.next = tp;
  20190e:	6014      	str	r4, [r2, #0]
  cp->queue.prev             = tp;
  201910:	605c      	str	r4, [r3, #4]
}
  201912:	bc10      	pop	{r4}
  201914:	4770      	bx	lr
  201916:	bf00      	nop
  201918:	2000099c 	.word	0x2000099c
  20191c:	00000000 	.word	0x00000000

00201920 <chEvtBroadcastFlagsI>:
 * @param[in] esp       pointer to the @p event_source_t structure
 * @param[in] flags     the flags set to be added to the listener flags mask
 *
 * @iclass
 */
void chEvtBroadcastFlagsI(event_source_t *esp, eventflags_t flags) {
  201920:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  event_listener_t *elp;

  chDbgCheckClassI();
  chDbgCheck(esp != NULL);

  elp = esp->next;
  201922:	6804      	ldr	r4, [r0, #0]
  /*lint -save -e9087 -e740 [11.3, 1.3] Cast required by list handling.*/
  while (elp != (event_listener_t *)esp) {
  201924:	42a0      	cmp	r0, r4
  201926:	d022      	beq.n	20196e <chEvtBroadcastFlagsI+0x4e>
  201928:	460d      	mov	r5, r1
  20192a:	4607      	mov	r7, r0
  /* Test on the AND/OR conditions wait states.*/
  if (((tp->state == CH_STATE_WTOREVT) &&
       ((tp->epending & tp->u.ewmask) != (eventmask_t)0)) ||
      ((tp->state == CH_STATE_WTANDEVT) &&
       ((tp->epending & tp->u.ewmask) == tp->u.ewmask))) {
    tp->u.rdymsg = MSG_OK;
  20192c:	2600      	movs	r6, #0
  20192e:	e002      	b.n	201936 <chEvtBroadcastFlagsI+0x16>
    elp = elp->next;
  201930:	6824      	ldr	r4, [r4, #0]
  while (elp != (event_listener_t *)esp) {
  201932:	42a7      	cmp	r7, r4
  201934:	d01b      	beq.n	20196e <chEvtBroadcastFlagsI+0x4e>
    elp->flags |= flags;
  201936:	68e3      	ldr	r3, [r4, #12]
  201938:	432b      	orrs	r3, r5
  20193a:	60e3      	str	r3, [r4, #12]
    if ((flags == (eventflags_t)0) ||
  20193c:	b115      	cbz	r5, 201944 <chEvtBroadcastFlagsI+0x24>
        ((elp->flags & elp->wflags) != (eventflags_t)0)) {
  20193e:	6922      	ldr	r2, [r4, #16]
    if ((flags == (eventflags_t)0) ||
  201940:	4213      	tst	r3, r2
  201942:	d0f5      	beq.n	201930 <chEvtBroadcastFlagsI+0x10>
      chEvtSignalI(elp->listener, elp->events);
  201944:	6860      	ldr	r0, [r4, #4]
  tp->epending |= events;
  201946:	68a3      	ldr	r3, [r4, #8]
  201948:	6b41      	ldr	r1, [r0, #52]	; 0x34
  if (((tp->state == CH_STATE_WTOREVT) &&
  20194a:	f890 2020 	ldrb.w	r2, [r0, #32]
  tp->epending |= events;
  20194e:	430b      	orrs	r3, r1
  if (((tp->state == CH_STATE_WTOREVT) &&
  201950:	2a0a      	cmp	r2, #10
  tp->epending |= events;
  201952:	6343      	str	r3, [r0, #52]	; 0x34
  if (((tp->state == CH_STATE_WTOREVT) &&
  201954:	d00c      	beq.n	201970 <chEvtBroadcastFlagsI+0x50>
       ((tp->epending & tp->u.ewmask) != (eventmask_t)0)) ||
  201956:	2a0b      	cmp	r2, #11
  201958:	d1ea      	bne.n	201930 <chEvtBroadcastFlagsI+0x10>
       ((tp->epending & tp->u.ewmask) == tp->u.ewmask))) {
  20195a:	6a42      	ldr	r2, [r0, #36]	; 0x24
      ((tp->state == CH_STATE_WTANDEVT) &&
  20195c:	ea32 0303 	bics.w	r3, r2, r3
  201960:	d1e6      	bne.n	201930 <chEvtBroadcastFlagsI+0x10>
    tp->u.rdymsg = MSG_OK;
  201962:	6246      	str	r6, [r0, #36]	; 0x24
    (void) chSchReadyI(tp);
  201964:	f7ff ffc4 	bl	2018f0 <chSchReadyI>
    elp = elp->next;
  201968:	6824      	ldr	r4, [r4, #0]
  while (elp != (event_listener_t *)esp) {
  20196a:	42a7      	cmp	r7, r4
  20196c:	d1e3      	bne.n	201936 <chEvtBroadcastFlagsI+0x16>
  20196e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
       ((tp->epending & tp->u.ewmask) != (eventmask_t)0)) ||
  201970:	6a42      	ldr	r2, [r0, #36]	; 0x24
  if (((tp->state == CH_STATE_WTOREVT) &&
  201972:	4213      	tst	r3, r2
  201974:	d0dc      	beq.n	201930 <chEvtBroadcastFlagsI+0x10>
    tp->u.rdymsg = MSG_OK;
  201976:	6246      	str	r6, [r0, #36]	; 0x24
    (void) chSchReadyI(tp);
  201978:	f7ff ffba 	bl	2018f0 <chSchReadyI>
  20197c:	e7f4      	b.n	201968 <chEvtBroadcastFlagsI+0x48>
  20197e:	bf00      	nop

00201980 <serve_interrupt>:
static void serve_interrupt(SerialDriver *sdp) {
  201980:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  USART_TypeDef *u = sdp->usart;
  201984:	6d46      	ldr	r6, [r0, #84]	; 0x54
static void serve_interrupt(SerialDriver *sdp) {
  201986:	4604      	mov	r4, r0
  uint32_t cr1 = u->CR1;
  201988:	6837      	ldr	r7, [r6, #0]
  isr = u->ISR;
  20198a:	69f5      	ldr	r5, [r6, #28]
  if (isr & (USART_ISR_ORE | USART_ISR_NE | USART_ISR_FE  | USART_ISR_PE))
  20198c:	072a      	lsls	r2, r5, #28
  u->ICR = isr;
  20198e:	6235      	str	r5, [r6, #32]
  if (isr & (USART_ISR_ORE | USART_ISR_NE | USART_ISR_FE  | USART_ISR_PE))
  201990:	d154      	bne.n	201a3c <serve_interrupt+0xbc>
  if (isr & USART_ISR_LBDF) {
  201992:	05eb      	lsls	r3, r5, #23
  201994:	d446      	bmi.n	201a24 <serve_interrupt+0xa4>
  if (isr & USART_ISR_RXNE) {
  201996:	06a8      	lsls	r0, r5, #26
  201998:	d417      	bmi.n	2019ca <serve_interrupt+0x4a>
  if ((cr1 & USART_CR1_TXEIE) && (isr & USART_ISR_TXE)) {
  20199a:	0639      	lsls	r1, r7, #24
  20199c:	d501      	bpl.n	2019a2 <serve_interrupt+0x22>
  20199e:	062a      	lsls	r2, r5, #24
  2019a0:	d468      	bmi.n	201a74 <serve_interrupt+0xf4>
  if (isr & USART_ISR_TC) {
  2019a2:	066b      	lsls	r3, r5, #25
  2019a4:	d50f      	bpl.n	2019c6 <serve_interrupt+0x46>
  2019a6:	2320      	movs	r3, #32
  2019a8:	f383 8811 	msr	BASEPRI, r3
    if (oqIsEmptyI(&sdp->oqueue))
  2019ac:	6c62      	ldr	r2, [r4, #68]	; 0x44
  2019ae:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  2019b0:	429a      	cmp	r2, r3
  2019b2:	f000 8089 	beq.w	201ac8 <serve_interrupt+0x148>
    u->CR1 = cr1 & ~USART_CR1_TCIE;
  2019b6:	f027 0740 	bic.w	r7, r7, #64	; 0x40
  2019ba:	2300      	movs	r3, #0
  2019bc:	6037      	str	r7, [r6, #0]
  2019be:	f383 8811 	msr	BASEPRI, r3
  2019c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  2019c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  2019ca:	2320      	movs	r3, #32
  2019cc:	f383 8811 	msr	BASEPRI, r3
    sdIncomingDataI(sdp, (uint8_t)u->RDR & sdp->rxmask);
  2019d0:	6a72      	ldr	r2, [r6, #36]	; 0x24
  2019d2:	f894 805c 	ldrb.w	r8, [r4, #92]	; 0x5c
void sdIncomingDataI(SerialDriver *sdp, uint8_t b) {

  osalDbgCheckClassI();
  osalDbgCheck(sdp != NULL);

  if (iqIsEmptyI(&sdp->iqueue))
  2019d6:	6963      	ldr	r3, [r4, #20]
  2019d8:	ea08 0802 	and.w	r8, r8, r2
  2019dc:	2b00      	cmp	r3, #0
  2019de:	d07c      	beq.n	201ada <serve_interrupt+0x15a>
 */
msg_t iqPutI(input_queue_t *iqp, uint8_t b) {

  osalDbgCheckClassI();

  if (iqIsFullI(iqp)) {
  2019e0:	6a23      	ldr	r3, [r4, #32]
    chnAddFlagsI(sdp, CHN_INPUT_AVAILABLE);
  if (iqPutI(&sdp->iqueue, b) < MSG_OK)
  2019e2:	f104 010c 	add.w	r1, r4, #12
  2019e6:	6a62      	ldr	r2, [r4, #36]	; 0x24
  2019e8:	4293      	cmp	r3, r2
  2019ea:	d07b      	beq.n	201ae4 <serve_interrupt+0x164>
    return MSG_TIMEOUT;
  }

  iqp->q_counter++;
  2019ec:	6962      	ldr	r2, [r4, #20]
  *iqp->q_wrptr++ = b;
  2019ee:	1c58      	adds	r0, r3, #1
  iqp->q_counter++;
  2019f0:	3201      	adds	r2, #1
  *iqp->q_wrptr++ = b;
  2019f2:	6220      	str	r0, [r4, #32]
  iqp->q_counter++;
  2019f4:	6162      	str	r2, [r4, #20]
  *iqp->q_wrptr++ = b;
  2019f6:	f883 8000 	strb.w	r8, [r3]
  if (iqp->q_wrptr >= iqp->q_top) {
  2019fa:	6a22      	ldr	r2, [r4, #32]
  2019fc:	69e3      	ldr	r3, [r4, #28]
  2019fe:	429a      	cmp	r2, r3
  201a00:	d25f      	bcs.n	201ac2 <serve_interrupt+0x142>
  return (bool)(tqp->next != (const thread_t *)tqp);
  201a02:	68e3      	ldr	r3, [r4, #12]
 *
 * @iclass
 */
void chThdDequeueNextI(threads_queue_t *tqp, msg_t msg) {

  if (queue_notempty(tqp)) {
  201a04:	4299      	cmp	r1, r3
  201a06:	d009      	beq.n	201a1c <serve_interrupt+0x9c>
  tqp->next             = tp->queue.next;
  201a08:	681a      	ldr	r2, [r3, #0]

  tp = queue_fifo_remove(tqp);

  chDbgAssert(tp->state == CH_STATE_QUEUED, "invalid state");

  tp->u.rdymsg = msg;
  201a0a:	f04f 0e00 	mov.w	lr, #0
  (void) chSchReadyI(tp);
  201a0e:	4618      	mov	r0, r3
  201a10:	60e2      	str	r2, [r4, #12]
  tqp->next->queue.prev = (thread_t *)tqp;
  201a12:	6051      	str	r1, [r2, #4]
  tp->u.rdymsg = msg;
  201a14:	f8c3 e024 	str.w	lr, [r3, #36]	; 0x24
  (void) chSchReadyI(tp);
  201a18:	f7ff ff6a 	bl	2018f0 <chSchReadyI>
  201a1c:	2300      	movs	r3, #0
  201a1e:	f383 8811 	msr	BASEPRI, r3
  201a22:	e7ba      	b.n	20199a <serve_interrupt+0x1a>
  201a24:	2320      	movs	r3, #32
  201a26:	f383 8811 	msr	BASEPRI, r3
 * @iclass
 */
static inline void osalEventBroadcastFlagsI(event_source_t *esp,
                                            eventflags_t flags) {

  chEvtBroadcastFlagsI(esp, flags);
  201a2a:	f44f 7100 	mov.w	r1, #512	; 0x200
  201a2e:	1d20      	adds	r0, r4, #4
  201a30:	f7ff ff76 	bl	201920 <chEvtBroadcastFlagsI>
  201a34:	2300      	movs	r3, #0
  201a36:	f383 8811 	msr	BASEPRI, r3
  201a3a:	e7ac      	b.n	201996 <serve_interrupt+0x16>
    sts |= SD_OVERRUN_ERROR;
  201a3c:	f015 0f08 	tst.w	r5, #8
  201a40:	bf0c      	ite	eq
  201a42:	2100      	moveq	r1, #0
  201a44:	2180      	movne	r1, #128	; 0x80
  if (isr & USART_ISR_PE)
  201a46:	07eb      	lsls	r3, r5, #31
  201a48:	f04f 0320 	mov.w	r3, #32
    sts |= SD_PARITY_ERROR;
  201a4c:	bf48      	it	mi
  201a4e:	f041 0120 	orrmi.w	r1, r1, #32
  if (isr & USART_ISR_FE)
  201a52:	07a8      	lsls	r0, r5, #30
    sts |= SD_FRAMING_ERROR;
  201a54:	bf48      	it	mi
  201a56:	f041 0140 	orrmi.w	r1, r1, #64	; 0x40
  if (isr & USART_ISR_NE)
  201a5a:	076a      	lsls	r2, r5, #29
    sts |= SD_NOISE_ERROR;
  201a5c:	bf48      	it	mi
  201a5e:	f441 7180 	orrmi.w	r1, r1, #256	; 0x100
  201a62:	f383 8811 	msr	BASEPRI, r3
  201a66:	1d20      	adds	r0, r4, #4
  201a68:	f7ff ff5a 	bl	201920 <chEvtBroadcastFlagsI>
  201a6c:	2300      	movs	r3, #0
  201a6e:	f383 8811 	msr	BASEPRI, r3
  201a72:	e78e      	b.n	201992 <serve_interrupt+0x12>
  201a74:	2320      	movs	r3, #32
  201a76:	f383 8811 	msr	BASEPRI, r3
msg_t oqGetI(output_queue_t *oqp) {
  uint8_t b;

  osalDbgCheckClassI();

  if (oqIsEmptyI(oqp)) {
  201a7a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
    b = oqGetI(&sdp->oqueue);
  201a7c:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  201a80:	6c62      	ldr	r2, [r4, #68]	; 0x44
  201a82:	429a      	cmp	r2, r3
  201a84:	d037      	beq.n	201af6 <serve_interrupt+0x176>
    return MSG_TIMEOUT;
  }

  oqp->q_counter++;
  201a86:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  b = *oqp->q_rdptr++;
  201a88:	1c58      	adds	r0, r3, #1
  if (oqp->q_rdptr >= oqp->q_top) {
  201a8a:	6c21      	ldr	r1, [r4, #64]	; 0x40
  oqp->q_counter++;
  201a8c:	3201      	adds	r2, #1
  b = *oqp->q_rdptr++;
  201a8e:	64a0      	str	r0, [r4, #72]	; 0x48
  if (oqp->q_rdptr >= oqp->q_top) {
  201a90:	4288      	cmp	r0, r1
  oqp->q_counter++;
  201a92:	63a2      	str	r2, [r4, #56]	; 0x38
  b = *oqp->q_rdptr++;
  201a94:	f893 8000 	ldrb.w	r8, [r3]
  if (oqp->q_rdptr >= oqp->q_top) {
  201a98:	d301      	bcc.n	201a9e <serve_interrupt+0x11e>
    oqp->q_rdptr = oqp->q_buffer;
  201a9a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  201a9c:	64a3      	str	r3, [r4, #72]	; 0x48
  return (bool)(tqp->next != (const thread_t *)tqp);
  201a9e:	6b23      	ldr	r3, [r4, #48]	; 0x30
  201aa0:	459e      	cmp	lr, r3
  201aa2:	d008      	beq.n	201ab6 <serve_interrupt+0x136>
  tqp->next             = tp->queue.next;
  201aa4:	681a      	ldr	r2, [r3, #0]
  tp->u.rdymsg = msg;
  201aa6:	2100      	movs	r1, #0
  (void) chSchReadyI(tp);
  201aa8:	4618      	mov	r0, r3
  201aaa:	6322      	str	r2, [r4, #48]	; 0x30
  tqp->next->queue.prev = (thread_t *)tqp;
  201aac:	f8c2 e004 	str.w	lr, [r2, #4]
  tp->u.rdymsg = msg;
  201ab0:	6259      	str	r1, [r3, #36]	; 0x24
  (void) chSchReadyI(tp);
  201ab2:	f7ff ff1d 	bl	2018f0 <chSchReadyI>
      u->TDR = b;
  201ab6:	f8c6 8028 	str.w	r8, [r6, #40]	; 0x28
  201aba:	2300      	movs	r3, #0
  201abc:	f383 8811 	msr	BASEPRI, r3
  201ac0:	e76f      	b.n	2019a2 <serve_interrupt+0x22>
    iqp->q_wrptr = iqp->q_buffer;
  201ac2:	69a3      	ldr	r3, [r4, #24]
  201ac4:	6223      	str	r3, [r4, #32]
  201ac6:	e79c      	b.n	201a02 <serve_interrupt+0x82>
    if (oqIsEmptyI(&sdp->oqueue))
  201ac8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  201aca:	2b00      	cmp	r3, #0
  201acc:	f43f af73 	beq.w	2019b6 <serve_interrupt+0x36>
  201ad0:	1d20      	adds	r0, r4, #4
  201ad2:	2110      	movs	r1, #16
  201ad4:	f7ff ff24 	bl	201920 <chEvtBroadcastFlagsI>
  201ad8:	e76d      	b.n	2019b6 <serve_interrupt+0x36>
  201ada:	2104      	movs	r1, #4
  201adc:	1860      	adds	r0, r4, r1
  201ade:	f7ff ff1f 	bl	201920 <chEvtBroadcastFlagsI>
  201ae2:	e77d      	b.n	2019e0 <serve_interrupt+0x60>
  if (iqIsFullI(iqp)) {
  201ae4:	6962      	ldr	r2, [r4, #20]
  201ae6:	2a00      	cmp	r2, #0
  201ae8:	d080      	beq.n	2019ec <serve_interrupt+0x6c>
  201aea:	f44f 6180 	mov.w	r1, #1024	; 0x400
  201aee:	1d20      	adds	r0, r4, #4
  201af0:	f7ff ff16 	bl	201920 <chEvtBroadcastFlagsI>
  201af4:	e792      	b.n	201a1c <serve_interrupt+0x9c>
  if (oqIsEmptyI(oqp)) {
  201af6:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  201af8:	2a00      	cmp	r2, #0
  201afa:	d0c4      	beq.n	201a86 <serve_interrupt+0x106>
  201afc:	2108      	movs	r1, #8
  201afe:	1d20      	adds	r0, r4, #4
  201b00:	f7ff ff0e 	bl	201920 <chEvtBroadcastFlagsI>
      u->CR1 = (cr1 & ~USART_CR1_TXEIE) | USART_CR1_TCIE;
  201b04:	f027 03c0 	bic.w	r3, r7, #192	; 0xc0
  201b08:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  201b0c:	6033      	str	r3, [r6, #0]
  201b0e:	e7d4      	b.n	201aba <serve_interrupt+0x13a>

00201b10 <Vector188>:
/**
 * @brief   UART7 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_UART7_HANDLER) {
  201b10:	b508      	push	{r3, lr}

  OSAL_IRQ_PROLOGUE();

  serve_interrupt(&SD7);
  201b12:	4803      	ldr	r0, [pc, #12]	; (201b20 <Vector188+0x10>)
  201b14:	f7ff ff34 	bl	201980 <serve_interrupt>

  OSAL_IRQ_EPILOGUE();
}
  201b18:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
  201b1c:	f7ff ba80 	b.w	201020 <_port_irq_epilogue>
  201b20:	2000093c 	.word	0x2000093c
	...

00201b30 <Vector15C>:
OSAL_IRQ_HANDLER(STM32_USART6_HANDLER) {
  201b30:	b508      	push	{r3, lr}
  serve_interrupt(&SD6);
  201b32:	4803      	ldr	r0, [pc, #12]	; (201b40 <Vector15C+0x10>)
  201b34:	f7ff ff24 	bl	201980 <serve_interrupt>
}
  201b38:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
  201b3c:	f7ff ba70 	b.w	201020 <_port_irq_epilogue>
  201b40:	200008dc 	.word	0x200008dc
	...

00201b50 <Vector114>:
OSAL_IRQ_HANDLER(STM32_UART5_HANDLER) {
  201b50:	b508      	push	{r3, lr}
  serve_interrupt(&SD5);
  201b52:	4803      	ldr	r0, [pc, #12]	; (201b60 <Vector114+0x10>)
  201b54:	f7ff ff14 	bl	201980 <serve_interrupt>
}
  201b58:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
  201b5c:	f7ff ba60 	b.w	201020 <_port_irq_epilogue>
  201b60:	2000087c 	.word	0x2000087c
	...

00201b70 <_idle_thread.lto_priv.38>:
 *          that this thread is executed only if there are no other ready
 *          threads in the system.
 *
 * @param[in] p         the thread parameter, unused in this scenario
 */
static void _idle_thread(void *p) {
  201b70:	e7fe      	b.n	201b70 <_idle_thread.lto_priv.38>
  201b72:	bf00      	nop
	...

00201b80 <BusFault_Handler>:
 *
 * @notapi
 */
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
__attribute__((weak))
void _unhandled_exception(void) {
  201b80:	e7fe      	b.n	201b80 <BusFault_Handler>
  201b82:	bf00      	nop
	...

00201b90 <chSchGoSleepS>:
  thread_t *otp = currp;
  201b90:	4b08      	ldr	r3, [pc, #32]	; (201bb4 <chSchGoSleepS+0x24>)
  thread_t *tp = tqp->next;
  201b92:	681a      	ldr	r2, [r3, #0]
  201b94:	6999      	ldr	r1, [r3, #24]
void chSchGoSleepS(tstate_t newstate) {
  201b96:	b430      	push	{r4, r5}
  otp->state = newstate;
  201b98:	f881 0020 	strb.w	r0, [r1, #32]
  currp->state = CH_STATE_CURRENT;
  201b9c:	2501      	movs	r5, #1
  tqp->next             = tp->queue.next;
  201b9e:	6814      	ldr	r4, [r2, #0]
  chSysSwitch(currp, otp);
  201ba0:	4610      	mov	r0, r2
  tqp->next->queue.prev = (thread_t *)tqp;
  201ba2:	6063      	str	r3, [r4, #4]
  tqp->next             = tp->queue.next;
  201ba4:	601c      	str	r4, [r3, #0]
  currp->state = CH_STATE_CURRENT;
  201ba6:	f882 5020 	strb.w	r5, [r2, #32]
  currp = queue_fifo_remove(&ch.rlist.queue);
  201baa:	619a      	str	r2, [r3, #24]
}
  201bac:	bc30      	pop	{r4, r5}
  chSysSwitch(currp, otp);
  201bae:	f7fe bb91 	b.w	2002d4 <_port_switch>
  201bb2:	bf00      	nop
  201bb4:	2000099c 	.word	0x2000099c
	...

00201bc0 <chThdEnqueueTimeoutS>:
  if (TIME_IMMEDIATE == timeout) {
  201bc0:	2900      	cmp	r1, #0
  201bc2:	d043      	beq.n	201c4c <chThdEnqueueTimeoutS+0x8c>
  tp->queue.prev             = tqp->prev;
  201bc4:	6842      	ldr	r2, [r0, #4]
msg_t chThdEnqueueTimeoutS(threads_queue_t *tqp, systime_t timeout) {
  201bc6:	b570      	push	{r4, r5, r6, lr}
  queue_insert(currp, tqp);
  201bc8:	4c22      	ldr	r4, [pc, #136]	; (201c54 <chThdEnqueueTimeoutS+0x94>)
  if (TIME_INFINITE != time) {
  201bca:	f64f 75ff 	movw	r5, #65535	; 0xffff
msg_t chThdEnqueueTimeoutS(threads_queue_t *tqp, systime_t timeout) {
  201bce:	b086      	sub	sp, #24
  queue_insert(currp, tqp);
  201bd0:	69a3      	ldr	r3, [r4, #24]
  201bd2:	42a9      	cmp	r1, r5
  201bd4:	e883 0005 	stmia.w	r3, {r0, r2}
  tp->queue.prev->queue.next = tp;
  201bd8:	6013      	str	r3, [r2, #0]
  tqp->prev                  = tp;
  201bda:	6043      	str	r3, [r0, #4]
  201bdc:	d02f      	beq.n	201c3e <chThdEnqueueTimeoutS+0x7e>
#else /* CH_CFG_ST_TIMEDELTA == 0 */
  /* Delta is initially equal to the specified delay.*/
  delta = delay;

  /* Pointer to the first element in the delta list.*/
  p = ch.vtlist.next;
  201bde:	69e2      	ldr	r2, [r4, #28]
  vtp->par = par;
  201be0:	69a5      	ldr	r5, [r4, #24]
#endif /* CH_CFG_ST_TIMEDELTA == 0 */

  /* The delta list is scanned in order to find the correct position for
     this timer. */
  while (p->delta < delta) {
  201be2:	8913      	ldrh	r3, [r2, #8]
  vtp->func = vtfunc;
  201be4:	481c      	ldr	r0, [pc, #112]	; (201c58 <chThdEnqueueTimeoutS+0x98>)
  while (p->delta < delta) {
  201be6:	4299      	cmp	r1, r3
  vtp->par = par;
  201be8:	9505      	str	r5, [sp, #20]
  vtp->func = vtfunc;
  201bea:	9004      	str	r0, [sp, #16]
  while (p->delta < delta) {
  201bec:	d905      	bls.n	201bfa <chThdEnqueueTimeoutS+0x3a>
    delta -= p->delta;
  201bee:	1acb      	subs	r3, r1, r3
    p = p->next;
  201bf0:	6812      	ldr	r2, [r2, #0]
    delta -= p->delta;
  201bf2:	b299      	uxth	r1, r3
  while (p->delta < delta) {
  201bf4:	8913      	ldrh	r3, [r2, #8]
  201bf6:	428b      	cmp	r3, r1
  201bf8:	d3f9      	bcc.n	201bee <chThdEnqueueTimeoutS+0x2e>
  }

  /* The timer is inserted in the delta list.*/
  vtp->next = p;
  vtp->prev = vtp->next->prev;
  201bfa:	6855      	ldr	r5, [r2, #4]
  vtp->prev->next = vtp;
  201bfc:	ab01      	add	r3, sp, #4
  vtp->next = p;
  201bfe:	9201      	str	r2, [sp, #4]
  vtp->delta = delta

  /* Special case when the timer is in last position in the list, the
     value in the header must be restored.*/;
  p->delta -= delta;
  ch.vtlist.delta = (systime_t)-1;
  201c00:	f64f 76ff 	movw	r6, #65535	; 0xffff
  vtp->prev = vtp->next->prev;
  201c04:	9502      	str	r5, [sp, #8]
    chSchGoSleepS(newstate);
  201c06:	2004      	movs	r0, #4
  vtp->prev->next = vtp;
  201c08:	602b      	str	r3, [r5, #0]
  p->prev = vtp;
  201c0a:	6053      	str	r3, [r2, #4]
  vtp->delta = delta
  201c0c:	f8ad 100c 	strh.w	r1, [sp, #12]
  p->delta -= delta;
  201c10:	8913      	ldrh	r3, [r2, #8]
  201c12:	1a5b      	subs	r3, r3, r1
  201c14:	8113      	strh	r3, [r2, #8]
  ch.vtlist.delta = (systime_t)-1;
  201c16:	84a6      	strh	r6, [r4, #36]	; 0x24
  201c18:	f7ff ffba 	bl	201b90 <chSchGoSleepS>
    if (chVTIsArmedI(&vt)) {
  201c1c:	9b04      	ldr	r3, [sp, #16]
  201c1e:	b153      	cbz	r3, 201c36 <chThdEnqueueTimeoutS+0x76>
  chDbgAssert(vtp->func != NULL, "timer not set or already triggered");

#if CH_CFG_ST_TIMEDELTA == 0

  /* The delta of the timer is added to the next timer.*/
  vtp->next->delta += vtp->delta;
  201c20:	9b01      	ldr	r3, [sp, #4]
  201c22:	f8bd 000c 	ldrh.w	r0, [sp, #12]
  201c26:	891a      	ldrh	r2, [r3, #8]

 /* Removing the element from the delta list.*/
  vtp->prev->next = vtp->next;
  201c28:	9902      	ldr	r1, [sp, #8]
  vtp->next->delta += vtp->delta;
  201c2a:	4402      	add	r2, r0
  201c2c:	811a      	strh	r2, [r3, #8]
  vtp->prev->next = vtp->next;
  201c2e:	600b      	str	r3, [r1, #0]
  vtp->next->prev = vtp->prev;
  201c30:	9b01      	ldr	r3, [sp, #4]
  201c32:	6059      	str	r1, [r3, #4]
  vtp->func = NULL;

  /* The above code changes the value in the header when the removed element
     is the last of the list, restoring it.*/
  ch.vtlist.delta = (systime_t)-1;
  201c34:	84a6      	strh	r6, [r4, #36]	; 0x24
  return currp->u.rdymsg;
  201c36:	69a3      	ldr	r3, [r4, #24]
  201c38:	6a58      	ldr	r0, [r3, #36]	; 0x24
}
  201c3a:	b006      	add	sp, #24
  201c3c:	bd70      	pop	{r4, r5, r6, pc}
    chSchGoSleepS(newstate);
  201c3e:	2004      	movs	r0, #4
  201c40:	f7ff ffa6 	bl	201b90 <chSchGoSleepS>
  return currp->u.rdymsg;
  201c44:	69a3      	ldr	r3, [r4, #24]
  201c46:	6a58      	ldr	r0, [r3, #36]	; 0x24
  201c48:	b006      	add	sp, #24
  201c4a:	bd70      	pop	{r4, r5, r6, pc}
    return MSG_TIMEOUT;
  201c4c:	f04f 30ff 	mov.w	r0, #4294967295
  201c50:	4770      	bx	lr
  201c52:	bf00      	nop
  201c54:	2000099c 	.word	0x2000099c
  201c58:	00201881 	.word	0x00201881
  201c5c:	00000000 	.word	0x00000000

00201c60 <oqWriteTimeout>:
 * @return              The number of bytes effectively transferred.
 *
 * @api
 */
size_t oqWriteTimeout(output_queue_t *oqp, const uint8_t *bp,
                      size_t n, systime_t timeout) {
  201c60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  201c64:	4699      	mov	r9, r3
  201c66:	b083      	sub	sp, #12
  201c68:	4604      	mov	r4, r0
  201c6a:	460e      	mov	r6, r1
  201c6c:	4615      	mov	r5, r2
  systime_t deadline;
  qnotify_t nfy = oqp->q_notify;
  201c6e:	f8d0 801c 	ldr.w	r8, [r0, #28]
  201c72:	2320      	movs	r3, #32
  201c74:	f383 8811 	msr	BASEPRI, r3
  return ch.vtlist.systime;
  201c78:	4b26      	ldr	r3, [pc, #152]	; (201d14 <oqWriteTimeout+0xb4>)
    msg_t msg;

    while (oqIsFullI(oqp)) {
      /* TIME_INFINITE and TIME_IMMEDIATE are handled differently, no
         deadline.*/
      if ((timeout == TIME_INFINITE) || (timeout == TIME_IMMEDIATE)) {
  201c7a:	f109 3aff 	add.w	sl, r9, #4294967295
  size_t w = 0;
  201c7e:	2700      	movs	r7, #0
  201c80:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
      if ((timeout == TIME_INFINITE) || (timeout == TIME_IMMEDIATE)) {
  201c82:	fa1f fa8a 	uxth.w	sl, sl
  deadline = osalOsGetSystemTimeX() + timeout;
  201c86:	fa19 f383 	uxtah	r3, r9, r3
  201c8a:	b29b      	uxth	r3, r3
  201c8c:	9301      	str	r3, [sp, #4]
    while (oqIsFullI(oqp)) {
  201c8e:	68a3      	ldr	r3, [r4, #8]
  201c90:	b313      	cbz	r3, 201cd8 <oqWriteTimeout+0x78>
      }
    }

    /* Putting the character into the queue.*/
    oqp->q_counter--;
    *oqp->q_wrptr++ = *bp++;
  201c92:	6961      	ldr	r1, [r4, #20]
  201c94:	f106 0b01 	add.w	fp, r6, #1
    oqp->q_counter--;
  201c98:	68a3      	ldr	r3, [r4, #8]
    *oqp->q_wrptr++ = *bp++;
  201c9a:	1c48      	adds	r0, r1, #1
    oqp->q_counter--;
  201c9c:	3b01      	subs	r3, #1
    *oqp->q_wrptr++ = *bp++;
  201c9e:	6160      	str	r0, [r4, #20]
    oqp->q_counter--;
  201ca0:	60a3      	str	r3, [r4, #8]
    *oqp->q_wrptr++ = *bp++;
  201ca2:	7833      	ldrb	r3, [r6, #0]
  201ca4:	700b      	strb	r3, [r1, #0]
    if (oqp->q_wrptr >= oqp->q_top) {
  201ca6:	6961      	ldr	r1, [r4, #20]
  201ca8:	6923      	ldr	r3, [r4, #16]
  201caa:	4299      	cmp	r1, r3
  201cac:	d301      	bcc.n	201cb2 <oqWriteTimeout+0x52>
      oqp->q_wrptr = oqp->q_buffer;
  201cae:	68e3      	ldr	r3, [r4, #12]
  201cb0:	6163      	str	r3, [r4, #20]
    }

    /* Inform the low side that the queue has at least one character available.*/
    if (nfy != NULL) {
  201cb2:	f1b8 0f00 	cmp.w	r8, #0
  201cb6:	d001      	beq.n	201cbc <oqWriteTimeout+0x5c>
      nfy(oqp);
  201cb8:	4620      	mov	r0, r4
  201cba:	47c0      	blx	r8
  201cbc:	2300      	movs	r3, #0
  201cbe:	f383 8811 	msr	BASEPRI, r3

    /* Giving a preemption chance in a controlled point.*/
    osalSysUnlock();

    w++;
    if (--n == 0U) {
  201cc2:	3d01      	subs	r5, #1
    w++;
  201cc4:	f107 0701 	add.w	r7, r7, #1
    if (--n == 0U) {
  201cc8:	d019      	beq.n	201cfe <oqWriteTimeout+0x9e>
  201cca:	2320      	movs	r3, #32
  201ccc:	f383 8811 	msr	BASEPRI, r3
    while (oqIsFullI(oqp)) {
  201cd0:	68a3      	ldr	r3, [r4, #8]
    *oqp->q_wrptr++ = *bp++;
  201cd2:	465e      	mov	r6, fp
    while (oqIsFullI(oqp)) {
  201cd4:	2b00      	cmp	r3, #0
  201cd6:	d1dc      	bne.n	201c92 <oqWriteTimeout+0x32>
      if ((timeout == TIME_INFINITE) || (timeout == TIME_IMMEDIATE)) {
  201cd8:	f64f 72fd 	movw	r2, #65533	; 0xfffd
  201cdc:	4592      	cmp	sl, r2
  201cde:	d812      	bhi.n	201d06 <oqWriteTimeout+0xa6>
  201ce0:	4a0c      	ldr	r2, [pc, #48]	; (201d14 <oqWriteTimeout+0xb4>)
  201ce2:	8cd1      	ldrh	r1, [r2, #38]	; 0x26
        systime_t next_timeout = deadline - osalOsGetSystemTimeX();
  201ce4:	9a01      	ldr	r2, [sp, #4]
  201ce6:	1a51      	subs	r1, r2, r1
  201ce8:	b289      	uxth	r1, r1
        if (next_timeout > timeout) {
  201cea:	4589      	cmp	r9, r1
  201cec:	d305      	bcc.n	201cfa <oqWriteTimeout+0x9a>
  return chThdEnqueueTimeoutS(tqp, time);
  201cee:	4620      	mov	r0, r4
  201cf0:	f7ff ff66 	bl	201bc0 <chThdEnqueueTimeoutS>
      if (msg != MSG_OK) {
  201cf4:	2800      	cmp	r0, #0
  201cf6:	d0ca      	beq.n	201c8e <oqWriteTimeout+0x2e>
  201cf8:	2300      	movs	r3, #0
  201cfa:	f383 8811 	msr	BASEPRI, r3
      return w;
    }

    osalSysLock();
  }
}
  201cfe:	4638      	mov	r0, r7
  201d00:	b003      	add	sp, #12
  201d02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  201d06:	4649      	mov	r1, r9
  201d08:	4620      	mov	r0, r4
  201d0a:	f7ff ff59 	bl	201bc0 <chThdEnqueueTimeoutS>
      if (msg != MSG_OK) {
  201d0e:	2800      	cmp	r0, #0
  201d10:	d0bd      	beq.n	201c8e <oqWriteTimeout+0x2e>
  201d12:	e7f1      	b.n	201cf8 <oqWriteTimeout+0x98>
  201d14:	2000099c 	.word	0x2000099c
	...

00201d20 <_writet.lto_priv.36>:
  return oqWriteTimeout(&((SerialDriver *)ip)->oqueue, bp, n, timeout);
  201d20:	3030      	adds	r0, #48	; 0x30
  201d22:	f7ff bf9d 	b.w	201c60 <oqWriteTimeout>
  201d26:	bf00      	nop
	...

00201d30 <_write.lto_priv.30>:
  return oqWriteTimeout(&((SerialDriver *)ip)->oqueue, bp,
  201d30:	3030      	adds	r0, #48	; 0x30
  201d32:	f64f 73ff 	movw	r3, #65535	; 0xffff
  201d36:	f7ff bf93 	b.w	201c60 <oqWriteTimeout>
  201d3a:	bf00      	nop
  201d3c:	0000      	movs	r0, r0
	...

00201d40 <oqPutTimeout>:
msg_t oqPutTimeout(output_queue_t *oqp, uint8_t b, systime_t timeout) {
  201d40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  201d42:	4604      	mov	r4, r0
  201d44:	460f      	mov	r7, r1
  201d46:	4616      	mov	r6, r2
  201d48:	2320      	movs	r3, #32
  201d4a:	f383 8811 	msr	BASEPRI, r3
  201d4e:	e003      	b.n	201d58 <oqPutTimeout+0x18>
  201d50:	f7ff ff36 	bl	201bc0 <chThdEnqueueTimeoutS>
    if (msg < MSG_OK) {
  201d54:	2800      	cmp	r0, #0
  201d56:	db19      	blt.n	201d8c <oqPutTimeout+0x4c>
  while (oqIsFullI(oqp)) {
  201d58:	68a5      	ldr	r5, [r4, #8]
  201d5a:	4631      	mov	r1, r6
  201d5c:	4620      	mov	r0, r4
  201d5e:	2d00      	cmp	r5, #0
  201d60:	d0f6      	beq.n	201d50 <oqPutTimeout+0x10>
  *oqp->q_wrptr++ = b;
  201d62:	6962      	ldr	r2, [r4, #20]
  oqp->q_counter--;
  201d64:	68a3      	ldr	r3, [r4, #8]
  *oqp->q_wrptr++ = b;
  201d66:	1c51      	adds	r1, r2, #1
  oqp->q_counter--;
  201d68:	3b01      	subs	r3, #1
  *oqp->q_wrptr++ = b;
  201d6a:	6161      	str	r1, [r4, #20]
  oqp->q_counter--;
  201d6c:	60a3      	str	r3, [r4, #8]
  *oqp->q_wrptr++ = b;
  201d6e:	7017      	strb	r7, [r2, #0]
  if (oqp->q_wrptr >= oqp->q_top) {
  201d70:	6962      	ldr	r2, [r4, #20]
  201d72:	6923      	ldr	r3, [r4, #16]
  201d74:	429a      	cmp	r2, r3
  201d76:	d301      	bcc.n	201d7c <oqPutTimeout+0x3c>
    oqp->q_wrptr = oqp->q_buffer;
  201d78:	68e3      	ldr	r3, [r4, #12]
  201d7a:	6163      	str	r3, [r4, #20]
  if (oqp->q_notify != NULL) {
  201d7c:	69e3      	ldr	r3, [r4, #28]
  201d7e:	b10b      	cbz	r3, 201d84 <oqPutTimeout+0x44>
    oqp->q_notify(oqp);
  201d80:	4620      	mov	r0, r4
  201d82:	4798      	blx	r3
  201d84:	2000      	movs	r0, #0
  201d86:	f380 8811 	msr	BASEPRI, r0
}
  201d8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  201d8c:	f385 8811 	msr	BASEPRI, r5
  201d90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  201d92:	bf00      	nop
	...

00201da0 <_putt.lto_priv.34>:
  return oqPutTimeout(&((SerialDriver *)ip)->oqueue, b, timeout);
  201da0:	3030      	adds	r0, #48	; 0x30
  201da2:	f7ff bfcd 	b.w	201d40 <oqPutTimeout>
  201da6:	bf00      	nop
	...

00201db0 <_put.lto_priv.32>:
  return oqPutTimeout(&((SerialDriver *)ip)->oqueue, b, TIME_INFINITE);
  201db0:	3030      	adds	r0, #48	; 0x30
  201db2:	f64f 72ff 	movw	r2, #65535	; 0xffff
  201db6:	f7ff bfc3 	b.w	201d40 <oqPutTimeout>
  201dba:	bf00      	nop
  201dbc:	0000      	movs	r0, r0
	...

00201dc0 <iqReadTimeout>:
                     size_t n, systime_t timeout) {
  201dc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  201dc4:	4699      	mov	r9, r3
  201dc6:	b083      	sub	sp, #12
  201dc8:	4604      	mov	r4, r0
  201dca:	460e      	mov	r6, r1
  201dcc:	4615      	mov	r5, r2
  qnotify_t nfy = iqp->q_notify;
  201dce:	f8d0 801c 	ldr.w	r8, [r0, #28]
  201dd2:	2320      	movs	r3, #32
  201dd4:	f383 8811 	msr	BASEPRI, r3
  201dd8:	4b26      	ldr	r3, [pc, #152]	; (201e74 <iqReadTimeout+0xb4>)
      if ((timeout == TIME_INFINITE) || (timeout == TIME_IMMEDIATE)) {
  201dda:	f109 3aff 	add.w	sl, r9, #4294967295
  size_t r = 0;
  201dde:	2700      	movs	r7, #0
  201de0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
      if ((timeout == TIME_INFINITE) || (timeout == TIME_IMMEDIATE)) {
  201de2:	fa1f fa8a 	uxth.w	sl, sl
  deadline = osalOsGetSystemTimeX() + timeout;
  201de6:	fa19 f383 	uxtah	r3, r9, r3
  201dea:	b29b      	uxth	r3, r3
  201dec:	9301      	str	r3, [sp, #4]
    while (iqIsEmptyI(iqp)) {
  201dee:	68a3      	ldr	r3, [r4, #8]
  201df0:	b313      	cbz	r3, 201e38 <iqReadTimeout+0x78>
    *bp++ = *iqp->q_rdptr++;
  201df2:	69a1      	ldr	r1, [r4, #24]
  201df4:	f106 0b01 	add.w	fp, r6, #1
    iqp->q_counter--;
  201df8:	68a3      	ldr	r3, [r4, #8]
    *bp++ = *iqp->q_rdptr++;
  201dfa:	1c48      	adds	r0, r1, #1
    iqp->q_counter--;
  201dfc:	3b01      	subs	r3, #1
    *bp++ = *iqp->q_rdptr++;
  201dfe:	61a0      	str	r0, [r4, #24]
    iqp->q_counter--;
  201e00:	60a3      	str	r3, [r4, #8]
    *bp++ = *iqp->q_rdptr++;
  201e02:	780b      	ldrb	r3, [r1, #0]
  201e04:	7033      	strb	r3, [r6, #0]
    if (iqp->q_rdptr >= iqp->q_top) {
  201e06:	69a1      	ldr	r1, [r4, #24]
  201e08:	6923      	ldr	r3, [r4, #16]
  201e0a:	4299      	cmp	r1, r3
  201e0c:	d301      	bcc.n	201e12 <iqReadTimeout+0x52>
      iqp->q_rdptr = iqp->q_buffer;
  201e0e:	68e3      	ldr	r3, [r4, #12]
  201e10:	61a3      	str	r3, [r4, #24]
    if (nfy != NULL) {
  201e12:	f1b8 0f00 	cmp.w	r8, #0
  201e16:	d001      	beq.n	201e1c <iqReadTimeout+0x5c>
      nfy(iqp);
  201e18:	4620      	mov	r0, r4
  201e1a:	47c0      	blx	r8
  201e1c:	2300      	movs	r3, #0
  201e1e:	f383 8811 	msr	BASEPRI, r3
    if (--n == 0U) {
  201e22:	3d01      	subs	r5, #1
    r++;
  201e24:	f107 0701 	add.w	r7, r7, #1
    if (--n == 0U) {
  201e28:	d019      	beq.n	201e5e <iqReadTimeout+0x9e>
  201e2a:	2320      	movs	r3, #32
  201e2c:	f383 8811 	msr	BASEPRI, r3
    while (iqIsEmptyI(iqp)) {
  201e30:	68a3      	ldr	r3, [r4, #8]
    *bp++ = *iqp->q_rdptr++;
  201e32:	465e      	mov	r6, fp
    while (iqIsEmptyI(iqp)) {
  201e34:	2b00      	cmp	r3, #0
  201e36:	d1dc      	bne.n	201df2 <iqReadTimeout+0x32>
      if ((timeout == TIME_INFINITE) || (timeout == TIME_IMMEDIATE)) {
  201e38:	f64f 72fd 	movw	r2, #65533	; 0xfffd
  201e3c:	4592      	cmp	sl, r2
  201e3e:	d812      	bhi.n	201e66 <iqReadTimeout+0xa6>
  201e40:	4a0c      	ldr	r2, [pc, #48]	; (201e74 <iqReadTimeout+0xb4>)
  201e42:	8cd1      	ldrh	r1, [r2, #38]	; 0x26
        systime_t next_timeout = deadline - osalOsGetSystemTimeX();
  201e44:	9a01      	ldr	r2, [sp, #4]
  201e46:	1a51      	subs	r1, r2, r1
  201e48:	b289      	uxth	r1, r1
        if (next_timeout > timeout) {
  201e4a:	4589      	cmp	r9, r1
  201e4c:	d305      	bcc.n	201e5a <iqReadTimeout+0x9a>
  201e4e:	4620      	mov	r0, r4
  201e50:	f7ff feb6 	bl	201bc0 <chThdEnqueueTimeoutS>
      if (msg != MSG_OK) {
  201e54:	2800      	cmp	r0, #0
  201e56:	d0ca      	beq.n	201dee <iqReadTimeout+0x2e>
  201e58:	2300      	movs	r3, #0
  201e5a:	f383 8811 	msr	BASEPRI, r3
}
  201e5e:	4638      	mov	r0, r7
  201e60:	b003      	add	sp, #12
  201e62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  201e66:	4649      	mov	r1, r9
  201e68:	4620      	mov	r0, r4
  201e6a:	f7ff fea9 	bl	201bc0 <chThdEnqueueTimeoutS>
      if (msg != MSG_OK) {
  201e6e:	2800      	cmp	r0, #0
  201e70:	d0bd      	beq.n	201dee <iqReadTimeout+0x2e>
  201e72:	e7f1      	b.n	201e58 <iqReadTimeout+0x98>
  201e74:	2000099c 	.word	0x2000099c
	...

00201e80 <_readt.lto_priv.37>:
  return iqReadTimeout(&((SerialDriver *)ip)->iqueue, bp, n, timeout);
  201e80:	300c      	adds	r0, #12
  201e82:	f7ff bf9d 	b.w	201dc0 <iqReadTimeout>
  201e86:	bf00      	nop
	...

00201e90 <_read.lto_priv.31>:
  return iqReadTimeout(&((SerialDriver *)ip)->iqueue, bp,
  201e90:	300c      	adds	r0, #12
  201e92:	f64f 73ff 	movw	r3, #65535	; 0xffff
  201e96:	f7ff bf93 	b.w	201dc0 <iqReadTimeout>
  201e9a:	bf00      	nop
  201e9c:	0000      	movs	r0, r0
	...

00201ea0 <iqGetTimeout>:
msg_t iqGetTimeout(input_queue_t *iqp, systime_t timeout) {
  201ea0:	b570      	push	{r4, r5, r6, lr}
  201ea2:	2320      	movs	r3, #32
  201ea4:	4604      	mov	r4, r0
  201ea6:	460e      	mov	r6, r1
  201ea8:	f383 8811 	msr	BASEPRI, r3
  201eac:	e003      	b.n	201eb6 <iqGetTimeout+0x16>
  201eae:	f7ff fe87 	bl	201bc0 <chThdEnqueueTimeoutS>
    if (msg < MSG_OK) {
  201eb2:	2800      	cmp	r0, #0
  201eb4:	db19      	blt.n	201eea <iqGetTimeout+0x4a>
  while (iqIsEmptyI(iqp)) {
  201eb6:	68a5      	ldr	r5, [r4, #8]
  201eb8:	4631      	mov	r1, r6
  201eba:	4620      	mov	r0, r4
  201ebc:	2d00      	cmp	r5, #0
  201ebe:	d0f6      	beq.n	201eae <iqGetTimeout+0xe>
  b = *iqp->q_rdptr++;
  201ec0:	69a1      	ldr	r1, [r4, #24]
  iqp->q_counter--;
  201ec2:	68a3      	ldr	r3, [r4, #8]
  b = *iqp->q_rdptr++;
  201ec4:	1c4a      	adds	r2, r1, #1
  if (iqp->q_rdptr >= iqp->q_top) {
  201ec6:	6920      	ldr	r0, [r4, #16]
  iqp->q_counter--;
  201ec8:	3b01      	subs	r3, #1
  if (iqp->q_rdptr >= iqp->q_top) {
  201eca:	4282      	cmp	r2, r0
  b = *iqp->q_rdptr++;
  201ecc:	61a2      	str	r2, [r4, #24]
  iqp->q_counter--;
  201ece:	60a3      	str	r3, [r4, #8]
  b = *iqp->q_rdptr++;
  201ed0:	780d      	ldrb	r5, [r1, #0]
  if (iqp->q_rdptr >= iqp->q_top) {
  201ed2:	d301      	bcc.n	201ed8 <iqGetTimeout+0x38>
    iqp->q_rdptr = iqp->q_buffer;
  201ed4:	68e3      	ldr	r3, [r4, #12]
  201ed6:	61a3      	str	r3, [r4, #24]
  if (iqp->q_notify != NULL) {
  201ed8:	69e3      	ldr	r3, [r4, #28]
  201eda:	b10b      	cbz	r3, 201ee0 <iqGetTimeout+0x40>
    iqp->q_notify(iqp);
  201edc:	4620      	mov	r0, r4
  201ede:	4798      	blx	r3
  201ee0:	2300      	movs	r3, #0
  201ee2:	f383 8811 	msr	BASEPRI, r3
  return (msg_t)b;
  201ee6:	4628      	mov	r0, r5
}
  201ee8:	bd70      	pop	{r4, r5, r6, pc}
  201eea:	f385 8811 	msr	BASEPRI, r5
  201eee:	bd70      	pop	{r4, r5, r6, pc}

00201ef0 <_gett.lto_priv.35>:
  return iqGetTimeout(&((SerialDriver *)ip)->iqueue, timeout);
  201ef0:	300c      	adds	r0, #12
  201ef2:	f7ff bfd5 	b.w	201ea0 <iqGetTimeout>
  201ef6:	bf00      	nop
	...

00201f00 <_get.lto_priv.33>:
  return iqGetTimeout(&((SerialDriver *)ip)->iqueue, TIME_INFINITE);
  201f00:	300c      	adds	r0, #12
  201f02:	f64f 71ff 	movw	r1, #65535	; 0xffff
  201f06:	f7ff bfcb 	b.w	201ea0 <iqGetTimeout>
  201f0a:	bf00      	nop
  201f0c:	0000      	movs	r0, r0
	...

00201f10 <__early_init>:
/**
 * @brief   Early initialization code.
 * @details This initialization must be performed just after stack setup
 *          and before any other initialization.
 */
void __early_init(void) {
  201f10:	b430      	push	{r4, r5}
void stm32_clock_init(void) {

#if !STM32_NO_INIT
  /* PWR clock enabled.*/
#if defined(HAL_USE_RTC) && defined(RCC_APB1ENR_RTCEN)
  RCC->APB1ENR = RCC_APB1ENR_PWREN | RCC_APB1ENR_RTCEN;
  201f12:	4b33      	ldr	r3, [pc, #204]	; (201fe0 <__early_init+0xd0>)
#else
  RCC->APB1ENR = RCC_APB1ENR_PWREN;
#endif

  /* PWR initialization.*/
  PWR->CR1 = STM32_VOS;
  201f14:	f44f 4040 	mov.w	r0, #49152	; 0xc000
  201f18:	4a32      	ldr	r2, [pc, #200]	; (201fe4 <__early_init+0xd4>)
  RCC->APB1ENR = RCC_APB1ENR_PWREN | RCC_APB1ENR_RTCEN;
  201f1a:	4c33      	ldr	r4, [pc, #204]	; (201fe8 <__early_init+0xd8>)

  /* HSI setup, it enforces the reset situation in order to handle possible
     problems with JTAG probes and re-initializations.*/
  RCC->CR |= RCC_CR_HSION;                  /* Make sure HSI is ON.         */
  while (!(RCC->CR & RCC_CR_HSIRDY))
  201f1c:	4619      	mov	r1, r3
  RCC->APB1ENR = RCC_APB1ENR_PWREN | RCC_APB1ENR_RTCEN;
  201f1e:	641c      	str	r4, [r3, #64]	; 0x40
  PWR->CR1 = STM32_VOS;
  201f20:	6010      	str	r0, [r2, #0]
  RCC->CR |= RCC_CR_HSION;                  /* Make sure HSI is ON.         */
  201f22:	681a      	ldr	r2, [r3, #0]
  201f24:	f042 0201 	orr.w	r2, r2, #1
  201f28:	601a      	str	r2, [r3, #0]
  while (!(RCC->CR & RCC_CR_HSIRDY))
  201f2a:	680b      	ldr	r3, [r1, #0]
  201f2c:	079b      	lsls	r3, r3, #30
  201f2e:	d5fc      	bpl.n	201f2a <__early_init+0x1a>
    ;                                       /* Wait until HSI is stable.    */

  /* HSI is selected as new source without touching the other fields in
     CFGR. Clearing the register has to be postponed after HSI is the
     new source.*/
  RCC->CFGR &= ~RCC_CFGR_SW;                /* Reset SW */
  201f30:	688b      	ldr	r3, [r1, #8]
  RCC->CFGR |= RCC_CFGR_SWS_HSI;            /* Select HSI as internal*/
  while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI)
  201f32:	4a2b      	ldr	r2, [pc, #172]	; (201fe0 <__early_init+0xd0>)
  RCC->CFGR &= ~RCC_CFGR_SW;                /* Reset SW */
  201f34:	f023 0303 	bic.w	r3, r3, #3
  201f38:	608b      	str	r3, [r1, #8]
  RCC->CFGR |= RCC_CFGR_SWS_HSI;            /* Select HSI as internal*/
  201f3a:	688b      	ldr	r3, [r1, #8]
  201f3c:	608b      	str	r3, [r1, #8]
  while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI)
  201f3e:	6893      	ldr	r3, [r2, #8]
  201f40:	f013 030c 	ands.w	r3, r3, #12
  201f44:	d1fb      	bne.n	201f3e <__early_init+0x2e>
    ;                                       /* Wait until HSI is selected.  */

  /* Registers finally cleared to reset values.*/
  RCC->CR &= RCC_CR_HSITRIM | RCC_CR_HSION; /* CR Reset value.              */
  201f46:	6810      	ldr	r0, [r2, #0]
  RCC->CR |= RCC_CR_HSEON | RCC_CR_HSEBYP;
#else
  /* No HSE Bypass.*/
  RCC->CR |= RCC_CR_HSEON;
#endif
  while ((RCC->CR & RCC_CR_HSERDY) == 0)
  201f48:	4925      	ldr	r1, [pc, #148]	; (201fe0 <__early_init+0xd0>)
  RCC->CR &= RCC_CR_HSITRIM | RCC_CR_HSION; /* CR Reset value.              */
  201f4a:	f000 00f9 	and.w	r0, r0, #249	; 0xf9
  201f4e:	6010      	str	r0, [r2, #0]
  RCC->CFGR = 0;                            /* CFGR reset value.            */
  201f50:	6093      	str	r3, [r2, #8]
  RCC->CR |= RCC_CR_HSEON | RCC_CR_HSEBYP;
  201f52:	6813      	ldr	r3, [r2, #0]
  201f54:	f443 23a0 	orr.w	r3, r3, #327680	; 0x50000
  201f58:	6013      	str	r3, [r2, #0]
  while ((RCC->CR & RCC_CR_HSERDY) == 0)
  201f5a:	680b      	ldr	r3, [r1, #0]
  201f5c:	039d      	lsls	r5, r3, #14
  201f5e:	d5fc      	bpl.n	201f5a <__early_init+0x4a>
    ;                           /* Waits until LSI is stable.               */
#endif

#if STM32_ACTIVATE_PLL
  /* PLL activation.*/
  RCC->PLLCFGR = STM32_PLLQ | STM32_PLLSRC | STM32_PLLP | STM32_PLLN |
  201f60:	4b22      	ldr	r3, [pc, #136]	; (201fec <__early_init+0xdc>)
                 STM32_PLLM;
  RCC->CR |= RCC_CR_PLLON;

  /* Synchronization with voltage regulator stabilization.*/
  while ((PWR->CSR1 & PWR_CSR1_VOSRDY) == 0)
  201f62:	4820      	ldr	r0, [pc, #128]	; (201fe4 <__early_init+0xd4>)
  RCC->PLLCFGR = STM32_PLLQ | STM32_PLLSRC | STM32_PLLP | STM32_PLLN |
  201f64:	604b      	str	r3, [r1, #4]
  RCC->CR |= RCC_CR_PLLON;
  201f66:	680b      	ldr	r3, [r1, #0]
  201f68:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
  201f6c:	600b      	str	r3, [r1, #0]
  while ((PWR->CSR1 & PWR_CSR1_VOSRDY) == 0)
  201f6e:	6843      	ldr	r3, [r0, #4]
  201f70:	045c      	lsls	r4, r3, #17
  201f72:	d5fc      	bpl.n	201f6e <__early_init+0x5e>
    ;                           /* Waits until power regulator is stable.   */

#if STM32_OVERDRIVE_REQUIRED
  /* Overdrive activation performed after activating the PLL in order to save
     time as recommended in RM in "Entering Over-drive mode" paragraph.*/
  PWR->CR1 |= PWR_CR1_ODEN;
  201f74:	6803      	ldr	r3, [r0, #0]
  while (!(PWR->CSR1 & PWR_CSR1_ODRDY))
  201f76:	4a1b      	ldr	r2, [pc, #108]	; (201fe4 <__early_init+0xd4>)
  PWR->CR1 |= PWR_CR1_ODEN;
  201f78:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  201f7c:	6003      	str	r3, [r0, #0]
  while (!(PWR->CSR1 & PWR_CSR1_ODRDY))
  201f7e:	6853      	ldr	r3, [r2, #4]
  201f80:	03d9      	lsls	r1, r3, #15
  201f82:	d5fc      	bpl.n	201f7e <__early_init+0x6e>
      ;
  PWR->CR1 |= PWR_CR1_ODSWEN;
  201f84:	6813      	ldr	r3, [r2, #0]
  while (!(PWR->CSR1 & PWR_CSR1_ODSWRDY))
  201f86:	4917      	ldr	r1, [pc, #92]	; (201fe4 <__early_init+0xd4>)
  PWR->CR1 |= PWR_CR1_ODSWEN;
  201f88:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  201f8c:	6013      	str	r3, [r2, #0]
  while (!(PWR->CSR1 & PWR_CSR1_ODSWRDY))
  201f8e:	684b      	ldr	r3, [r1, #4]
  201f90:	039a      	lsls	r2, r3, #14
  201f92:	d5fc      	bpl.n	201f8e <__early_init+0x7e>
      ;
#endif /* STM32_OVERDRIVE_REQUIRED */

  /* Waiting for PLL lock.*/
  while (!(RCC->CR & RCC_CR_PLLRDY))
  201f94:	4a12      	ldr	r2, [pc, #72]	; (201fe0 <__early_init+0xd0>)
  201f96:	6813      	ldr	r3, [r2, #0]
  201f98:	019b      	lsls	r3, r3, #6
  201f9a:	d5fc      	bpl.n	201f96 <__early_init+0x86>
                  STM32_UART7SEL  | STM32_USART6SEL | STM32_UART5SEL  |
                  STM32_UART4SEL  | STM32_USART3SEL | STM32_USART2SEL |
                  STM32_USART1SEL;

  /* Flash setup.*/
  FLASH->ACR = FLASH_ACR_ARTEN | FLASH_ACR_PRFTEN | STM32_FLASHBITS;
  201f9c:	4b14      	ldr	r3, [pc, #80]	; (201ff0 <__early_init+0xe0>)
  201f9e:	f240 3109 	movw	r1, #777	; 0x309
  RCC->CFGR = STM32_MCO2SEL | STM32_MCO2PRE | STM32_MCO1PRE | STM32_I2SSRC |
  201fa2:	4d14      	ldr	r5, [pc, #80]	; (201ff4 <__early_init+0xe4>)
    RCC->DCKCFGR1 = dckcfgr1;
  201fa4:	f240 2402 	movw	r4, #514	; 0x202
  RCC->DCKCFGR2 = STM32_SDMMCSEL  | STM32_CK48MSEL  | STM32_CECSEL    |
  201fa8:	2000      	movs	r0, #0
  RCC->CFGR = STM32_MCO2SEL | STM32_MCO2PRE | STM32_MCO1PRE | STM32_I2SSRC |
  201faa:	6095      	str	r5, [r2, #8]
    RCC->DCKCFGR1 = dckcfgr1;
  201fac:	f8c2 408c 	str.w	r4, [r2, #140]	; 0x8c
  RCC->DCKCFGR2 = STM32_SDMMCSEL  | STM32_CK48MSEL  | STM32_CECSEL    |
  201fb0:	f8c2 0090 	str.w	r0, [r2, #144]	; 0x90
  FLASH->ACR = FLASH_ACR_ARTEN | FLASH_ACR_PRFTEN | STM32_FLASHBITS;
  201fb4:	6019      	str	r1, [r3, #0]

  /* Switching to the configured clock source if it is different from HSI.*/
#if (STM32_SW != STM32_SW_HSI)
  RCC->CFGR |= STM32_SW;        /* Switches on the selected clock source.   */
  201fb6:	6893      	ldr	r3, [r2, #8]
  while ((RCC->CFGR & RCC_CFGR_SWS) != (STM32_SW << 2))
  201fb8:	4909      	ldr	r1, [pc, #36]	; (201fe0 <__early_init+0xd0>)
  RCC->CFGR |= STM32_SW;        /* Switches on the selected clock source.   */
  201fba:	f043 0302 	orr.w	r3, r3, #2
  201fbe:	6093      	str	r3, [r2, #8]
  while ((RCC->CFGR & RCC_CFGR_SWS) != (STM32_SW << 2))
  201fc0:	688b      	ldr	r3, [r1, #8]
  201fc2:	f003 030c 	and.w	r3, r3, #12
  201fc6:	2b08      	cmp	r3, #8
  201fc8:	d1fa      	bne.n	201fc0 <__early_init+0xb0>
#endif
#endif /* STM32_NO_INIT */

  /* SYSCFG clock enabled here because it is a multi-functional unit shared
     among multiple drivers.*/
  rccEnableAPB2(RCC_APB2ENR_SYSCFGEN, TRUE);
  201fca:	6c4b      	ldr	r3, [r1, #68]	; 0x44
  201fcc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
  201fd0:	644b      	str	r3, [r1, #68]	; 0x44
  201fd2:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  201fd4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000

  stm32_clock_init();
}
  201fd8:	bc30      	pop	{r4, r5}
  201fda:	664b      	str	r3, [r1, #100]	; 0x64
  201fdc:	4770      	bx	lr
  201fde:	bf00      	nop
  201fe0:	40023800 	.word	0x40023800
  201fe4:	40007000 	.word	0x40007000
  201fe8:	10000400 	.word	0x10000400
  201fec:	09406c08 	.word	0x09406c08
  201ff0:	40023c00 	.word	0x40023c00
  201ff4:	30999400 	.word	0x30999400
	...

00202000 <usart_init.lto_priv.39>:
  u->CR3 = config->cr3 | USART_CR3_EIE;
  202000:	68cb      	ldr	r3, [r1, #12]
  u->CR1 = config->cr1 | USART_CR1_UE | USART_CR1_PEIE |
  202002:	684a      	ldr	r2, [r1, #4]
static void usart_init(SerialDriver *sdp, const SerialConfig *config) {
  202004:	b4f0      	push	{r4, r5, r6, r7}
  u->BRR = (uint32_t)(sdp->clock / config->speed);
  202006:	680e      	ldr	r6, [r1, #0]
                         USART_CR1_RXNEIE | USART_CR1_TE |
  202008:	f240 142d 	movw	r4, #301	; 0x12d
  u->CR2 = config->cr2 | USART_CR2_LBDIE;
  20200c:	688d      	ldr	r5, [r1, #8]
  u->CR3 = config->cr3 | USART_CR3_EIE;
  20200e:	f043 0101 	orr.w	r1, r3, #1
  u->BRR = (uint32_t)(sdp->clock / config->speed);
  202012:	6d83      	ldr	r3, [r0, #88]	; 0x58
  u->ICR = 0xFFFFFFFFU;
  202014:	f04f 37ff 	mov.w	r7, #4294967295
  u->CR2 = config->cr2 | USART_CR2_LBDIE;
  202018:	f045 0540 	orr.w	r5, r5, #64	; 0x40
                         USART_CR1_RXNEIE | USART_CR1_TE |
  20201c:	4314      	orrs	r4, r2
  u->BRR = (uint32_t)(sdp->clock / config->speed);
  20201e:	fbb3 f6f6 	udiv	r6, r3, r6
  USART_TypeDef *u = sdp->usart;
  202022:	6d43      	ldr	r3, [r0, #84]	; 0x54
  u->BRR = (uint32_t)(sdp->clock / config->speed);
  202024:	60de      	str	r6, [r3, #12]
  u->CR2 = config->cr2 | USART_CR2_LBDIE;
  202026:	605d      	str	r5, [r3, #4]
  u->CR3 = config->cr3 | USART_CR3_EIE;
  202028:	6099      	str	r1, [r3, #8]
  u->CR1 = config->cr1 | USART_CR1_UE | USART_CR1_PEIE |
  20202a:	601c      	str	r4, [r3, #0]
  u->ICR = 0xFFFFFFFFU;
  20202c:	621f      	str	r7, [r3, #32]
  if ((config->cr1 & USART_CR1_PCE) != 0U) {
  20202e:	0553      	lsls	r3, r2, #21
  202030:	d505      	bpl.n	20203e <usart_init.lto_priv.39+0x3e>
    switch (config->cr1 & (USART_CR1_M_1 | USART_CR1_M_0)) {
  202032:	f012 2210 	ands.w	r2, r2, #268439552	; 0x10001000
  202036:	d00a      	beq.n	20204e <usart_init.lto_priv.39+0x4e>
  202038:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
  20203c:	d003      	beq.n	202046 <usart_init.lto_priv.39+0x46>
    sdp->rxmask = 0xFF;
  20203e:	f880 705c 	strb.w	r7, [r0, #92]	; 0x5c
}
  202042:	bcf0      	pop	{r4, r5, r6, r7}
  202044:	4770      	bx	lr
      sdp->rxmask = 0x3F;
  202046:	233f      	movs	r3, #63	; 0x3f
  202048:	f880 305c 	strb.w	r3, [r0, #92]	; 0x5c
  20204c:	e7f9      	b.n	202042 <usart_init.lto_priv.39+0x42>
      sdp->rxmask = 0x7F;
  20204e:	237f      	movs	r3, #127	; 0x7f
  202050:	f880 305c 	strb.w	r3, [r0, #92]	; 0x5c
  202054:	e7f5      	b.n	202042 <usart_init.lto_priv.39+0x42>
  202056:	bf00      	nop
	...

00202060 <_pal_lld_setgroupmode>:
 *
 * @notapi
 */
void _pal_lld_setgroupmode(ioportid_t port,
                           ioportmask_t mask,
                           iomode_t mode) {
  202060:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

  uint32_t moder   = (mode & PAL_STM32_MODE_MASK) >> 0;
  202064:	f002 0903 	and.w	r9, r2, #3
  uint32_t otyper  = (mode & PAL_STM32_OTYPE_MASK) >> 2;
  202068:	f3c2 0880 	ubfx	r8, r2, #2, #1
  uint32_t ospeedr = (mode & PAL_STM32_OSPEED_MASK) >> 3;
  20206c:	f3c2 0cc1 	ubfx	ip, r2, #3, #2
  uint32_t pupdr   = (mode & PAL_STM32_PUPDR_MASK) >> 5;
  202070:	f3c2 1e41 	ubfx	lr, r2, #5, #2
  uint32_t altr    = (mode & PAL_STM32_ALTERNATE_MASK) >> 7;
  uint32_t bit     = 0;
  202074:	2600      	movs	r6, #0
  uint32_t moder   = (mode & PAL_STM32_MODE_MASK) >> 0;
  202076:	464f      	mov	r7, r9
  uint32_t altr    = (mode & PAL_STM32_ALTERNATE_MASK) >> 7;
  202078:	f3c2 12c3 	ubfx	r2, r2, #7, #4
      uint32_t altrmask, m1, m2, m4;

      altrmask = altr << ((bit & 7) * 4);
      m1 = 1 << bit;
      m2 = 3 << (bit * 2);
      m4 = 15 << ((bit & 7) * 4);
  20207c:	f04f 0a0f 	mov.w	sl, #15
  202080:	e00e      	b.n	2020a0 <_pal_lld_setgroupmode+0x40>
      else {
        /* If going into a non-alternate mode then the mode is switched
           before setting the alternate mode in order to avoid glitches.*/
        port->MODER   = (port->MODER & ~m2) | moder;
        if (bit < 8)
          port->AFRL = (port->AFRL & ~m4) | altrmask;
  202082:	6a03      	ldr	r3, [r0, #32]
  202084:	ea23 0404 	bic.w	r4, r3, r4
  202088:	4325      	orrs	r5, r4
  20208a:	6205      	str	r5, [r0, #32]
        else
          port->AFRH = (port->AFRH & ~m4) | altrmask;
      }
    }
    mask >>= 1;
    if (!mask)
  20208c:	0849      	lsrs	r1, r1, #1
  20208e:	d047      	beq.n	202120 <_pal_lld_setgroupmode+0xc0>
      return;
    otyper <<= 1;
  202090:	ea4f 0848 	mov.w	r8, r8, lsl #1
    ospeedr <<= 2;
    pupdr <<= 2;
    moder <<= 2;
    bit++;
  202094:	3601      	adds	r6, #1
    ospeedr <<= 2;
  202096:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
    pupdr <<= 2;
  20209a:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
    moder <<= 2;
  20209e:	00bf      	lsls	r7, r7, #2
    if ((mask & 1) != 0) {
  2020a0:	07cb      	lsls	r3, r1, #31
  2020a2:	d5f3      	bpl.n	20208c <_pal_lld_setgroupmode+0x2c>
      m1 = 1 << bit;
  2020a4:	2301      	movs	r3, #1
      port->OTYPER  = (port->OTYPER & ~m1) | otyper;
  2020a6:	6845      	ldr	r5, [r0, #4]
      altrmask = altr << ((bit & 7) * 4);
  2020a8:	f006 0407 	and.w	r4, r6, #7
      if ((mode & PAL_STM32_MODE_MASK) == PAL_STM32_MODE_ALTERNATE) {
  2020ac:	f1b9 0f02 	cmp.w	r9, #2
      m1 = 1 << bit;
  2020b0:	fa03 fb06 	lsl.w	fp, r3, r6
      m2 = 3 << (bit * 2);
  2020b4:	fa06 f303 	lsl.w	r3, r6, r3
      altrmask = altr << ((bit & 7) * 4);
  2020b8:	ea4f 0484 	mov.w	r4, r4, lsl #2
      port->OTYPER  = (port->OTYPER & ~m1) | otyper;
  2020bc:	ea25 0b0b 	bic.w	fp, r5, fp
      m2 = 3 << (bit * 2);
  2020c0:	f04f 0503 	mov.w	r5, #3
      port->OTYPER  = (port->OTYPER & ~m1) | otyper;
  2020c4:	ea4b 0b08 	orr.w	fp, fp, r8
      m2 = 3 << (bit * 2);
  2020c8:	fa05 f303 	lsl.w	r3, r5, r3
      altrmask = altr << ((bit & 7) * 4);
  2020cc:	fa02 f504 	lsl.w	r5, r2, r4
      m4 = 15 << ((bit & 7) * 4);
  2020d0:	fa0a f404 	lsl.w	r4, sl, r4
      port->OTYPER  = (port->OTYPER & ~m1) | otyper;
  2020d4:	f8c0 b004 	str.w	fp, [r0, #4]
      port->OSPEEDR = (port->OSPEEDR & ~m2) | ospeedr;
  2020d8:	ea6f 0303 	mvn.w	r3, r3
  2020dc:	f8d0 b008 	ldr.w	fp, [r0, #8]
  2020e0:	ea0b 0b03 	and.w	fp, fp, r3
  2020e4:	ea4b 0b0c 	orr.w	fp, fp, ip
  2020e8:	f8c0 b008 	str.w	fp, [r0, #8]
      port->PUPDR   = (port->PUPDR & ~m2) | pupdr;
  2020ec:	f8d0 b00c 	ldr.w	fp, [r0, #12]
  2020f0:	ea03 0b0b 	and.w	fp, r3, fp
  2020f4:	ea4b 0b0e 	orr.w	fp, fp, lr
  2020f8:	f8c0 b00c 	str.w	fp, [r0, #12]
      if ((mode & PAL_STM32_MODE_MASK) == PAL_STM32_MODE_ALTERNATE) {
  2020fc:	d012      	beq.n	202124 <_pal_lld_setgroupmode+0xc4>
        port->MODER   = (port->MODER & ~m2) | moder;
  2020fe:	f8d0 b000 	ldr.w	fp, [r0]
        if (bit < 8)
  202102:	2e07      	cmp	r6, #7
        port->MODER   = (port->MODER & ~m2) | moder;
  202104:	ea03 030b 	and.w	r3, r3, fp
  202108:	ea43 0307 	orr.w	r3, r3, r7
  20210c:	6003      	str	r3, [r0, #0]
        if (bit < 8)
  20210e:	d9b8      	bls.n	202082 <_pal_lld_setgroupmode+0x22>
          port->AFRH = (port->AFRH & ~m4) | altrmask;
  202110:	6a43      	ldr	r3, [r0, #36]	; 0x24
    if (!mask)
  202112:	0849      	lsrs	r1, r1, #1
          port->AFRH = (port->AFRH & ~m4) | altrmask;
  202114:	ea23 0404 	bic.w	r4, r3, r4
  202118:	ea45 0504 	orr.w	r5, r5, r4
  20211c:	6245      	str	r5, [r0, #36]	; 0x24
    if (!mask)
  20211e:	d1b7      	bne.n	202090 <_pal_lld_setgroupmode+0x30>
  202120:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if (bit < 8)
  202124:	2e07      	cmp	r6, #7
  202126:	d80a      	bhi.n	20213e <_pal_lld_setgroupmode+0xde>
          port->AFRL = (port->AFRL & ~m4) | altrmask;
  202128:	f8d0 b020 	ldr.w	fp, [r0, #32]
  20212c:	ea2b 0404 	bic.w	r4, fp, r4
  202130:	4325      	orrs	r5, r4
  202132:	6205      	str	r5, [r0, #32]
        port->MODER   = (port->MODER & ~m2) | moder;
  202134:	6804      	ldr	r4, [r0, #0]
  202136:	4023      	ands	r3, r4
  202138:	433b      	orrs	r3, r7
  20213a:	6003      	str	r3, [r0, #0]
  20213c:	e7a6      	b.n	20208c <_pal_lld_setgroupmode+0x2c>
          port->AFRH = (port->AFRH & ~m4) | altrmask;
  20213e:	f8d0 b024 	ldr.w	fp, [r0, #36]	; 0x24
  202142:	ea2b 0404 	bic.w	r4, fp, r4
  202146:	4325      	orrs	r5, r4
  202148:	6245      	str	r5, [r0, #36]	; 0x24
  20214a:	e7f3      	b.n	202134 <_pal_lld_setgroupmode+0xd4>
  20214c:	0000      	movs	r0, r0
	...

00202150 <chTMStopMeasurementX>:
 *
 * @return              The realtime counter value.
 */
static inline rtcnt_t port_rt_get_counter_value(void) {

  return DWT->CYCCNT;
  202150:	4b0e      	ldr	r3, [pc, #56]	; (20218c <chTMStopMeasurementX+0x3c>)
static inline void tm_stop(time_measurement_t *tmp,
                           rtcnt_t now,
                           rtcnt_t offset) {

  tmp->n++;
  tmp->last = (now - tmp->last) - offset;
  202152:	6882      	ldr	r2, [r0, #8]
  202154:	685b      	ldr	r3, [r3, #4]
 *
 * @xclass
 */
NOINLINE void chTMStopMeasurementX(time_measurement_t *tmp) {

  tm_stop(tmp, chSysGetRealtimeCounterX(), ch.tm.offset);
  202156:	490e      	ldr	r1, [pc, #56]	; (202190 <chTMStopMeasurementX+0x40>)
  tmp->last = (now - tmp->last) - offset;
  202158:	1a9b      	subs	r3, r3, r2
  if (tmp->last > tmp->worst) {
  20215a:	6842      	ldr	r2, [r0, #4]
NOINLINE void chTMStopMeasurementX(time_measurement_t *tmp) {
  20215c:	b430      	push	{r4, r5}
  tm_stop(tmp, chSysGetRealtimeCounterX(), ch.tm.offset);
  20215e:	6f0c      	ldr	r4, [r1, #112]	; 0x70
  tmp->n++;
  202160:	68c1      	ldr	r1, [r0, #12]
  tmp->last = (now - tmp->last) - offset;
  202162:	1b1b      	subs	r3, r3, r4
  tmp->n++;
  202164:	3101      	adds	r1, #1
  tmp->last = (now - tmp->last) - offset;
  202166:	6083      	str	r3, [r0, #8]
  tmp->n++;
  202168:	60c1      	str	r1, [r0, #12]
  tmp->cumulative += (rttime_t)tmp->last;
  20216a:	e9d0 4504 	ldrd	r4, r5, [r0, #16]
  20216e:	18e4      	adds	r4, r4, r3
  202170:	f145 0500 	adc.w	r5, r5, #0
  if (tmp->last > tmp->worst) {
  202174:	4293      	cmp	r3, r2
  if (tmp->last < tmp->best) {
  202176:	6802      	ldr	r2, [r0, #0]
    tmp->worst = tmp->last;
  202178:	bf88      	it	hi
  20217a:	6043      	strhi	r3, [r0, #4]
  if (tmp->last < tmp->best) {
  20217c:	4293      	cmp	r3, r2
  tmp->cumulative += (rttime_t)tmp->last;
  20217e:	e9c0 4504 	strd	r4, r5, [r0, #16]
    tmp->best = tmp->last;
  202182:	bf38      	it	cc
  202184:	6003      	strcc	r3, [r0, #0]
}
  202186:	bc30      	pop	{r4, r5}
  202188:	4770      	bx	lr
  20218a:	bf00      	nop
  20218c:	e0001000 	.word	0xe0001000
  202190:	2000099c 	.word	0x2000099c
	...

002021a0 <chThdExit>:
void chThdExit(msg_t msg) {
  2021a0:	b538      	push	{r3, r4, r5, lr}
  2021a2:	2220      	movs	r2, #32
  2021a4:	4603      	mov	r3, r0
  2021a6:	f382 8811 	msr	BASEPRI, r2
  thread_t *tp = currp;
  2021aa:	4a10      	ldr	r2, [pc, #64]	; (2021ec <chThdExit+0x4c>)
  2021ac:	6994      	ldr	r4, [r2, #24]
  while (list_notempty(&tp->waiting)) {
  2021ae:	f104 0528 	add.w	r5, r4, #40	; 0x28
  return (bool)(tlp->next != (thread_t *)tlp);
  2021b2:	6aa0      	ldr	r0, [r4, #40]	; 0x28
  tp->u.exitcode = msg;
  2021b4:	6263      	str	r3, [r4, #36]	; 0x24
  while (list_notempty(&tp->waiting)) {
  2021b6:	4285      	cmp	r5, r0
  2021b8:	d006      	beq.n	2021c8 <chThdExit+0x28>
  tlp->next = tp->queue.next;
  2021ba:	6803      	ldr	r3, [r0, #0]
  2021bc:	62a3      	str	r3, [r4, #40]	; 0x28
    (void) chSchReadyI(list_remove(&tp->waiting));
  2021be:	f7ff fb97 	bl	2018f0 <chSchReadyI>
  return (bool)(tlp->next != (thread_t *)tlp);
  2021c2:	6aa0      	ldr	r0, [r4, #40]	; 0x28
  while (list_notempty(&tp->waiting)) {
  2021c4:	42a8      	cmp	r0, r5
  2021c6:	d1f8      	bne.n	2021ba <chThdExit+0x1a>
  if ((tp->refs == (trefs_t)0) &&
  2021c8:	f894 3022 	ldrb.w	r3, [r4, #34]	; 0x22
  2021cc:	b943      	cbnz	r3, 2021e0 <chThdExit+0x40>
  2021ce:	f894 3021 	ldrb.w	r3, [r4, #33]	; 0x21
  2021d2:	079b      	lsls	r3, r3, #30
  2021d4:	d104      	bne.n	2021e0 <chThdExit+0x40>
    REG_REMOVE(tp);
  2021d6:	6922      	ldr	r2, [r4, #16]
  2021d8:	6963      	ldr	r3, [r4, #20]
  2021da:	611a      	str	r2, [r3, #16]
  2021dc:	6922      	ldr	r2, [r4, #16]
  2021de:	6153      	str	r3, [r2, #20]
  chSchGoSleepS(CH_STATE_FINAL);
  2021e0:	200f      	movs	r0, #15
}
  2021e2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  chSchGoSleepS(CH_STATE_FINAL);
  2021e6:	f7ff bcd3 	b.w	201b90 <chSchGoSleepS>
  2021ea:	bf00      	nop
  2021ec:	2000099c 	.word	0x2000099c

002021f0 <chSchDoReschedule>:
 *          itself or from within the port layer.
 *
 * @special
 */
void chSchDoReschedule(void) {
  thread_t *otp = currp;
  2021f0:	4a0e      	ldr	r2, [pc, #56]	; (20222c <chSchDoReschedule+0x3c>)

  /* Picks the first thread from the ready queue and makes it current.*/
  currp = queue_fifo_remove(&ch.rlist.queue);
  currp->state = CH_STATE_CURRENT;
  2021f2:	2101      	movs	r1, #1
  thread_t *tp = tqp->next;
  2021f4:	6810      	ldr	r0, [r2, #0]
void chSchDoReschedule(void) {
  2021f6:	b430      	push	{r4, r5}
  tqp->next             = tp->queue.next;
  2021f8:	6803      	ldr	r3, [r0, #0]
  tp->state = CH_STATE_READY;
  2021fa:	2500      	movs	r5, #0
  thread_t *otp = currp;
  2021fc:	6994      	ldr	r4, [r2, #24]
  2021fe:	6013      	str	r3, [r2, #0]
  tqp->next->queue.prev = (thread_t *)tqp;
  202200:	605a      	str	r2, [r3, #4]
  currp->state = CH_STATE_CURRENT;
  202202:	f880 1020 	strb.w	r1, [r0, #32]
  tp->state = CH_STATE_READY;
  202206:	f884 5020 	strb.w	r5, [r4, #32]

  /* Handling idle-leave hook.*/
  if (otp->prio == IDLEPRIO) {
  20220a:	68a1      	ldr	r1, [r4, #8]
  currp = queue_fifo_remove(&ch.rlist.queue);
  20220c:	6190      	str	r0, [r2, #24]
  20220e:	e000      	b.n	202212 <chSchDoReschedule+0x22>
  202210:	681b      	ldr	r3, [r3, #0]
  } while (cp->prio > tp->prio);
  202212:	689a      	ldr	r2, [r3, #8]
  202214:	4291      	cmp	r1, r2
  202216:	d3fb      	bcc.n	202210 <chSchDoReschedule+0x20>
  tp->queue.prev             = cp->queue.prev;
  202218:	685a      	ldr	r2, [r3, #4]
     ahead of its peers.*/
  otp = chSchReadyAheadI(otp);
#endif /* !(CH_CFG_TIME_QUANTUM > 0) */

  /* Swap operation as tail call.*/
  chSysSwitch(currp, otp);
  20221a:	4621      	mov	r1, r4
  tp->queue.next             = cp;
  20221c:	6023      	str	r3, [r4, #0]
  tp->queue.prev             = cp->queue.prev;
  20221e:	6062      	str	r2, [r4, #4]
  tp->queue.prev->queue.next = tp;
  202220:	6014      	str	r4, [r2, #0]
  cp->queue.prev             = tp;
  202222:	605c      	str	r4, [r3, #4]
}
  202224:	bc30      	pop	{r4, r5}
  chSysSwitch(currp, otp);
  202226:	f7fe b855 	b.w	2002d4 <_port_switch>
  20222a:	bf00      	nop
  20222c:	2000099c 	.word	0x2000099c

00202230 <__init_ram_areas>:
}

/**
 * @brief   Performs the initialization of the various RAM areas.
 */
void __init_ram_areas(void) {
  202230:	b5f0      	push	{r4, r5, r6, r7, lr}
#if CRT1_AREAS_NUMBER > 0
  const ram_init_area_t *rap = ram_areas;
  202232:	4f12      	ldr	r7, [pc, #72]	; (20227c <__init_ram_areas+0x4c>)
      tp++;
    }

    /* Zeroing clear area.*/
    while (p < rap->no_init_area) {
      *p = 0;
  202234:	2600      	movs	r6, #0
void __init_ram_areas(void) {
  202236:	4d12      	ldr	r5, [pc, #72]	; (202280 <__init_ram_areas+0x50>)
  202238:	f107 0e80 	add.w	lr, r7, #128	; 0x80
  20223c:	4c11      	ldr	r4, [pc, #68]	; (202284 <__init_ram_areas+0x54>)
  20223e:	4b12      	ldr	r3, [pc, #72]	; (202288 <__init_ram_areas+0x58>)
  202240:	4912      	ldr	r1, [pc, #72]	; (20228c <__init_ram_areas+0x5c>)
    while (p < rap->clear_area) {
  202242:	429c      	cmp	r4, r3
  202244:	d911      	bls.n	20226a <__init_ram_areas+0x3a>
  202246:	3904      	subs	r1, #4
  202248:	461a      	mov	r2, r3
      *p = *tp;
  20224a:	f851 0f04 	ldr.w	r0, [r1, #4]!
  20224e:	f842 0b04 	str.w	r0, [r2], #4
    while (p < rap->clear_area) {
  202252:	4294      	cmp	r4, r2
  202254:	d8f9      	bhi.n	20224a <__init_ram_areas+0x1a>
  202256:	43da      	mvns	r2, r3
  202258:	4414      	add	r4, r2
  20225a:	f024 0403 	bic.w	r4, r4, #3
  20225e:	3404      	adds	r4, #4
  202260:	4423      	add	r3, r4
    while (p < rap->no_init_area) {
  202262:	429d      	cmp	r5, r3
  202264:	d903      	bls.n	20226e <__init_ram_areas+0x3e>
      *p = 0;
  202266:	f843 6b04 	str.w	r6, [r3], #4
    while (p < rap->no_init_area) {
  20226a:	429d      	cmp	r5, r3
  20226c:	d8fb      	bhi.n	202266 <__init_ram_areas+0x36>
      p++;
    }
    rap++;
  20226e:	3710      	adds	r7, #16
  }
  while (rap < &ram_areas[CRT1_AREAS_NUMBER]);
  202270:	4577      	cmp	r7, lr
  202272:	d202      	bcs.n	20227a <__init_ram_areas+0x4a>
  202274:	e897 003a 	ldmia.w	r7, {r1, r3, r4, r5}
  202278:	e7e3      	b.n	202242 <__init_ram_areas+0x12>
  20227a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  20227c:	08002efc 	.word	0x08002efc
  202280:	20020010 	.word	0x20020010
  202284:	20020010 	.word	0x20020010
  202288:	20020010 	.word	0x20020010
  20228c:	08003180 	.word	0x08003180

00202290 <__default_exit>:
void __default_exit(void) {
  202290:	e7fe      	b.n	202290 <__default_exit>
  202292:	bf00      	nop
	...

002022a0 <__late_init>:
void __late_init(void) {}
  2022a0:	4770      	bx	lr
  2022a2:	bf00      	nop
	...

002022b0 <__core_init>:
void __core_init(void) {
  2022b0:	b5f0      	push	{r4, r5, r6, r7, lr}
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
  2022b2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  2022b6:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache (void)
{
  #if (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
  2022ba:	4c1b      	ldr	r4, [pc, #108]	; (202328 <__core_init+0x78>)
  2022bc:	2200      	movs	r2, #0
  2022be:	f8c4 2250 	str.w	r2, [r4, #592]	; 0x250
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
  2022c2:	6963      	ldr	r3, [r4, #20]
  2022c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  2022c8:	6163      	str	r3, [r4, #20]
  __ASM volatile ("dsb 0xF":::"memory");
  2022ca:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  2022ce:	f3bf 8f6f 	isb	sy
  #if (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = (0U << 1U) | 0U;          /* Level 1 data cache */
  2022d2:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
  2022d6:	f3bf 8f4f 	dsb	sy
    __DSB();

    ccsidr = SCB->CCSIDR;
  2022da:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
  2022de:	f643 7ee0 	movw	lr, #16352	; 0x3fe0
  2022e2:	f3c3 06c9 	ubfx	r6, r3, #3, #10

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
  2022e6:	f3c3 334e 	ubfx	r3, r3, #13, #15
  2022ea:	07b7      	lsls	r7, r6, #30
  2022ec:	015d      	lsls	r5, r3, #5
  2022ee:	ea05 000e 	and.w	r0, r5, lr
  2022f2:	4639      	mov	r1, r7
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
  2022f4:	4632      	mov	r2, r6
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
  2022f6:	ea41 0300 	orr.w	r3, r1, r0
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways--);
  2022fa:	3a01      	subs	r2, #1
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
  2022fc:	f101 4140 	add.w	r1, r1, #3221225472	; 0xc0000000
  202300:	f8c4 3260 	str.w	r3, [r4, #608]	; 0x260
      } while (ways--);
  202304:	1c53      	adds	r3, r2, #1
  202306:	d1f6      	bne.n	2022f6 <__core_init+0x46>
  202308:	3d20      	subs	r5, #32
    } while(sets--);
  20230a:	f115 0f20 	cmn.w	r5, #32
  20230e:	d1ee      	bne.n	2022ee <__core_init+0x3e>
  202310:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
  202314:	6963      	ldr	r3, [r4, #20]
  202316:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  20231a:	6163      	str	r3, [r4, #20]
  20231c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  202320:	f3bf 8f6f 	isb	sy
  202324:	bdf0      	pop	{r4, r5, r6, r7, pc}
  202326:	bf00      	nop
  202328:	e000ed00 	.word	0xe000ed00
  20232c:	00000000 	.word	0x00000000

00202330 <main>:
  tqp->next = (thread_t *)tqp;
  202330:	4c7d      	ldr	r4, [pc, #500]	; (202528 <main+0x1f8>)
  ch.rlist.prio = NOPRIO;
  202332:	2500      	movs	r5, #0
  ch.vtlist.delta = (systime_t)-1;
  202334:	f64f 71ff 	movw	r1, #65535	; 0xffff
  tmp->best       = (rtcnt_t)-1;
  202338:	f04f 32ff 	mov.w	r2, #4294967295
  ch.vtlist.next = (virtual_timer_t *)&ch.vtlist;
  20233c:	f104 031c 	add.w	r3, r4, #28
  tmp->cumulative = (rttime_t)0;
  202340:	2600      	movs	r6, #0
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  202342:	f64f 08ff 	movw	r8, #63743	; 0xf8ff
#include <odometry.h>
#include <sonar_sensors.h>


int main(void)
{
  202346:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
  20234a:	b089      	sub	sp, #36	; 0x24
  20234c:	2700      	movs	r7, #0
  20234e:	6024      	str	r4, [r4, #0]
  chTMStartMeasurementX(&tm);
  202350:	a802      	add	r0, sp, #8
  tqp->prev = (thread_t *)tqp;
  202352:	6064      	str	r4, [r4, #4]
  ch.vtlist.delta = (systime_t)-1;
  202354:	84a1      	strh	r1, [r4, #36]	; 0x24
  ch.vtlist.next = (virtual_timer_t *)&ch.vtlist;
  202356:	61e3      	str	r3, [r4, #28]
  ch.vtlist.prev = (virtual_timer_t *)&ch.vtlist;
  202358:	6223      	str	r3, [r4, #32]
  tmp->best       = (rtcnt_t)-1;
  20235a:	9202      	str	r2, [sp, #8]
  ch.rlist.newer = (thread_t *)&ch.rlist;
  20235c:	6124      	str	r4, [r4, #16]
  ch.rlist.older = (thread_t *)&ch.rlist;
  20235e:	6164      	str	r4, [r4, #20]
  ch.rlist.prio = NOPRIO;
  202360:	60a5      	str	r5, [r4, #8]
  ch.vtlist.systime = (systime_t)0;
  202362:	84e5      	strh	r5, [r4, #38]	; 0x26
  ch.tm.offset = (rtcnt_t)0;
  202364:	6725      	str	r5, [r4, #112]	; 0x70
  tmp->worst      = (rtcnt_t)0;
  202366:	9503      	str	r5, [sp, #12]
  tmp->last       = (rtcnt_t)0;
  202368:	9504      	str	r5, [sp, #16]
  tmp->n          = (ucnt_t)0;
  20236a:	9505      	str	r5, [sp, #20]
  tmp->cumulative = (rttime_t)0;
  20236c:	e9cd 6706 	strd	r6, r7, [sp, #24]
  chTMStartMeasurementX(&tm);
  202370:	f000 fdbe 	bl	202ef0 <chTMStartMeasurementX.constprop.20>
  chTMStopMeasurementX(&tm);
  202374:	a802      	add	r0, sp, #8
  202376:	f7ff feeb 	bl	202150 <chTMStopMeasurementX>
 *
 * @notapi
 */
void _heap_init(void) {

  default_heap.provider = chCoreAllocAligned;
  20237a:	4b6c      	ldr	r3, [pc, #432]	; (20252c <main+0x1fc>)
  20237c:	496c      	ldr	r1, [pc, #432]	; (202530 <main+0x200>)
  tp->prio      = prio;
  20237e:	f04f 0e80 	mov.w	lr, #128	; 0x80
  nextmem = __heap_base__;
  202382:	4a6c      	ldr	r2, [pc, #432]	; (202534 <main+0x204>)
  REG_INSERT(tp);
  202384:	f104 062c 	add.w	r6, r4, #44	; 0x2c
  202388:	6019      	str	r1, [r3, #0]
  tqp->next = (thread_t *)tqp;
  20238a:	f103 0c10 	add.w	ip, r3, #16
  20238e:	496a      	ldr	r1, [pc, #424]	; (202538 <main+0x208>)
  endmem  = __heap_end__;
  202390:	4f6a      	ldr	r7, [pc, #424]	; (20253c <main+0x20c>)
  nextmem = __heap_base__;
  202392:	6011      	str	r1, [r2, #0]
  tp->refs      = (trefs_t)1;
  202394:	2201      	movs	r2, #1
  endmem  = __heap_end__;
  202396:	496a      	ldr	r1, [pc, #424]	; (202540 <main+0x210>)
  tp->flags     = CH_FLAG_MODE_STATIC;
  202398:	f884 504d 	strb.w	r5, [r4, #77]	; 0x4d
  20239c:	600f      	str	r7, [r1, #0]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  20239e:	4969      	ldr	r1, [pc, #420]	; (202544 <main+0x214>)
  ch.tm.offset = tm.last;
  2023a0:	9804      	ldr	r0, [sp, #16]
  2023a2:	68cf      	ldr	r7, [r1, #12]
  2023a4:	6720      	str	r0, [r4, #112]	; 0x70
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  2023a6:	ea07 0708 	and.w	r7, r7, r8
  reg_value  =  (reg_value                                   |
  2023aa:	4867      	ldr	r0, [pc, #412]	; (202548 <main+0x218>)
  tp->prio      = prio;
  2023ac:	f8c4 e034 	str.w	lr, [r4, #52]	; 0x34
  tp->realprio  = prio;
  2023b0:	f8c4 e068 	str.w	lr, [r4, #104]	; 0x68
  2023b4:	4338      	orrs	r0, r7
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
  2023b6:	f8df e1bc 	ldr.w	lr, [pc, #444]	; 202574 <main+0x244>
  REG_INSERT(tp);
  2023ba:	6967      	ldr	r7, [r4, #20]
  tp->name      = name;
  2023bc:	f8df 81b8 	ldr.w	r8, [pc, #440]	; 202578 <main+0x248>
  tp->epending  = (eventmask_t)0;
  2023c0:	6625      	str	r5, [r4, #96]	; 0x60
void chMtxObjectInit(mutex_t *mp) {

  chDbgCheck(mp != NULL);

  queue_init(&mp->queue);
  mp->owner = NULL;
  2023c2:	619d      	str	r5, [r3, #24]
  2023c4:	f8c3 c010 	str.w	ip, [r3, #16]
  tqp->prev = (thread_t *)tqp;
  2023c8:	f8c3 c014 	str.w	ip, [r3, #20]
  tlp->next = (thread_t *)tlp;
  2023cc:	f104 0c54 	add.w	ip, r4, #84	; 0x54
  REG_INSERT(tp);
  2023d0:	6427      	str	r7, [r4, #64]	; 0x40
  tp->refs      = (trefs_t)1;
  2023d2:	f884 204e 	strb.w	r2, [r4, #78]	; 0x4e
  tp->mtxlist   = NULL;
  2023d6:	6665      	str	r5, [r4, #100]	; 0x64
  REG_INSERT(tp);
  2023d8:	63e4      	str	r4, [r4, #60]	; 0x3c
  tp->name      = name;
  2023da:	f8c4 8044 	str.w	r8, [r4, #68]	; 0x44
  REG_INSERT(tp);
  2023de:	613e      	str	r6, [r7, #16]
  tqp->next = (thread_t *)tqp;
  2023e0:	f104 0758 	add.w	r7, r4, #88	; 0x58
  SCB->AIRCR =  reg_value;
  2023e4:	60c8      	str	r0, [r1, #12]
  2023e6:	f8de 000c 	ldr.w	r0, [lr, #12]
  H_NEXT(&default_heap.header) = NULL;
  2023ea:	609d      	str	r5, [r3, #8]
  2023ec:	f040 7080 	orr.w	r0, r0, #16777216	; 0x1000000
  H_PAGES(&default_heap.header) = 0;
  2023f0:	60dd      	str	r5, [r3, #12]
  2023f2:	6166      	str	r6, [r4, #20]
#endif

#if CH_CFG_NO_IDLE_THREAD == FALSE
  /* Now this instructions flow becomes the main thread.*/
#if CH_CFG_USE_REGISTRY == TRUE
  currp = _thread_init(&ch.mainthread, (const char *)&ch_debug, NORMALPRIO);
  2023f4:	61a6      	str	r6, [r4, #24]
    SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  2023f6:	2620      	movs	r6, #32
  tlp->next = (thread_t *)tlp;
  2023f8:	f8c4 c054 	str.w	ip, [r4, #84]	; 0x54
  2023fc:	f04f 0c10 	mov.w	ip, #16
  DWT->LAR = 0xC5ACCE55U;
  202400:	4b52      	ldr	r3, [pc, #328]	; (20254c <main+0x21c>)
       symbol must be provided externally.*/
    extern stkalign_t __main_thread_stack_base__;
    currp->wabase = &__main_thread_stack_base__;
  }
#elif CH_CFG_USE_DYNAMIC == TRUE
  currp->wabase = NULL;
  202402:	64a5      	str	r5, [r4, #72]	; 0x48
#endif

  /* Setting up the caller as current thread.*/
  currp->state = CH_STATE_CURRENT;
  202404:	f884 204c 	strb.w	r2, [r4, #76]	; 0x4c
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
  202408:	f8ce 000c 	str.w	r0, [lr, #12]
  DWT->LAR = 0xC5ACCE55U;
  20240c:	4850      	ldr	r0, [pc, #320]	; (202550 <main+0x220>)
  tqp->next = (thread_t *)tqp;
  20240e:	65a7      	str	r7, [r4, #88]	; 0x58
  tqp->prev = (thread_t *)tqp;
  202410:	65e7      	str	r7, [r4, #92]	; 0x5c
  202412:	f8c3 0fb0 	str.w	r0, [r3, #4016]	; 0xfb0
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
  202416:	6818      	ldr	r0, [r3, #0]
  202418:	4310      	orrs	r0, r2
  20241a:	6018      	str	r0, [r3, #0]
  20241c:	f881 c01f 	strb.w	ip, [r1, #31]
  202420:	f881 6022 	strb.w	r6, [r1, #34]	; 0x22
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
  202424:	f385 8811 	msr	BASEPRI, r5
  __ASM volatile ("cpsie i" : : : "memory");
  202428:	b662      	cpsie	i
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
  20242a:	f386 8811 	msr	BASEPRI, r6
  tp->wabase = tdp->wbase;
  20242e:	4b49      	ldr	r3, [pc, #292]	; (202554 <main+0x224>)
  tp->state     = CH_STATE_WTSTART;
  202430:	2602      	movs	r6, #2
  REG_INSERT(tp);
  202432:	6961      	ldr	r1, [r4, #20]
  tp->prio      = prio;
  202434:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  PORT_SETUP_CONTEXT(tp, tdp->wbase, tp, tdp->funcp, tdp->arg);
  202438:	f103 076c 	add.w	r7, r3, #108	; 0x6c
  tp->realprio  = prio;
  20243c:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
  REG_INSERT(tp);
  202440:	f103 0090 	add.w	r0, r3, #144	; 0x90
  tp->refs      = (trefs_t)1;
  202444:	f883 20b2 	strb.w	r2, [r3, #178]	; 0xb2
  PORT_SETUP_CONTEXT(tp, tdp->wbase, tp, tdp->funcp, tdp->arg);
  202448:	4a43      	ldr	r2, [pc, #268]	; (202558 <main+0x228>)
  20244a:	f8df e130 	ldr.w	lr, [pc, #304]	; 20257c <main+0x24c>
  20244e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  tp->name      = name;
  202452:	4a42      	ldr	r2, [pc, #264]	; (20255c <main+0x22c>)
  tp->state     = CH_STATE_WTSTART;
  202454:	f883 60b0 	strb.w	r6, [r3, #176]	; 0xb0
  tqp->next = (thread_t *)tqp;
  202458:	f103 06bc 	add.w	r6, r3, #188	; 0xbc
  REG_INSERT(tp);
  20245c:	f8c3 10a4 	str.w	r1, [r3, #164]	; 0xa4
  tp->flags     = CH_FLAG_MODE_STATIC;
  202460:	f883 50b1 	strb.w	r5, [r3, #177]	; 0xb1
  tp->epending  = (eventmask_t)0;
  202464:	f8c3 50c4 	str.w	r5, [r3, #196]	; 0xc4
  PORT_SETUP_CONTEXT(tp, tdp->wbase, tp, tdp->funcp, tdp->arg);
  202468:	f8c3 709c 	str.w	r7, [r3, #156]	; 0x9c
  tlp->next = (thread_t *)tlp;
  20246c:	f103 07b8 	add.w	r7, r3, #184	; 0xb8
  tp->name      = name;
  202470:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
  PORT_SETUP_CONTEXT(tp, tdp->wbase, tp, tdp->funcp, tdp->arg);
  202474:	671d      	str	r5, [r3, #112]	; 0x70
  tp->mtxlist   = NULL;
  202476:	f8c3 50c8 	str.w	r5, [r3, #200]	; 0xc8
  REG_INSERT(tp);
  20247a:	f8c3 40a0 	str.w	r4, [r3, #160]	; 0xa0
  tp->wabase = tdp->wbase;
  20247e:	f8c3 30ac 	str.w	r3, [r3, #172]	; 0xac
  PORT_SETUP_CONTEXT(tp, tdp->wbase, tp, tdp->funcp, tdp->arg);
  202482:	f8c3 e06c 	str.w	lr, [r3, #108]	; 0x6c
  REG_INSERT(tp);
  202486:	6108      	str	r0, [r1, #16]
  thread_t *otp = currp;
  202488:	69a2      	ldr	r2, [r4, #24]
  ntp->u.rdymsg = msg;
  20248a:	f8c3 50b4 	str.w	r5, [r3, #180]	; 0xb4
  if (ntp->prio <= otp->prio) {
  20248e:	6891      	ldr	r1, [r2, #8]
  202490:	6160      	str	r0, [r4, #20]
  202492:	f8c3 70b8 	str.w	r7, [r3, #184]	; 0xb8
  tqp->next = (thread_t *)tqp;
  202496:	f8c3 60bc 	str.w	r6, [r3, #188]	; 0xbc
  tqp->prev = (thread_t *)tqp;
  20249a:	f8c3 60c0 	str.w	r6, [r3, #192]	; 0xc0
  20249e:	2900      	cmp	r1, #0
  2024a0:	f000 84de 	beq.w	202e60 <main+0xb30>
  tp->state = CH_STATE_READY;
  2024a4:	f883 50b0 	strb.w	r5, [r3, #176]	; 0xb0
    cp = cp->queue.next;
  2024a8:	6824      	ldr	r4, [r4, #0]
  } while (cp->prio >= tp->prio);
  2024aa:	68a1      	ldr	r1, [r4, #8]
  2024ac:	2900      	cmp	r1, #0
  2024ae:	d1fb      	bne.n	2024a8 <main+0x178>
  tp->queue.next             = cp;
  2024b0:	f8c3 4090 	str.w	r4, [r3, #144]	; 0x90
  tp->queue.prev             = cp->queue.prev;
  2024b4:	6862      	ldr	r2, [r4, #4]
  2024b6:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  tp->queue.prev->queue.next = tp;
  2024ba:	6010      	str	r0, [r2, #0]
  cp->queue.prev             = tp;
  2024bc:	6060      	str	r0, [r4, #4]
  2024be:	f381 8811 	msr	BASEPRI, r1
  rccResetAHB1(~0);
  2024c2:	4b27      	ldr	r3, [pc, #156]	; (202560 <main+0x230>)
  2024c4:	f04f 32ff 	mov.w	r2, #4294967295
  PWR->CR1 |= PWR_CR1_DBP;
  2024c8:	4c26      	ldr	r4, [pc, #152]	; (202564 <main+0x234>)
  rccResetAHB1(~0);
  2024ca:	6918      	ldr	r0, [r3, #16]
  2024cc:	611a      	str	r2, [r3, #16]
  2024ce:	6119      	str	r1, [r3, #16]
  rccResetAHB2(~0);
  2024d0:	6958      	ldr	r0, [r3, #20]
  2024d2:	615a      	str	r2, [r3, #20]
  2024d4:	6159      	str	r1, [r3, #20]
  rccResetAPB1(~RCC_APB1RSTR_PWRRST);
  2024d6:	6a18      	ldr	r0, [r3, #32]
  2024d8:	f060 5080 	orn	r0, r0, #268435456	; 0x10000000
  2024dc:	6218      	str	r0, [r3, #32]
  2024de:	6219      	str	r1, [r3, #32]
  rccResetAPB2(~0);
  2024e0:	6a58      	ldr	r0, [r3, #36]	; 0x24
  2024e2:	625a      	str	r2, [r3, #36]	; 0x24
  2024e4:	6259      	str	r1, [r3, #36]	; 0x24
  PWR->CR1 |= PWR_CR1_DBP;
  2024e6:	6822      	ldr	r2, [r4, #0]
  2024e8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
  2024ec:	6022      	str	r2, [r4, #0]
  if ((RCC->BDCR & STM32_RTCSEL_MASK) != STM32_RTCSEL) {
  2024ee:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  2024f0:	f402 7240 	and.w	r2, r2, #768	; 0x300
  2024f4:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
  2024f8:	d003      	beq.n	202502 <main+0x1d2>
    RCC->BDCR = RCC_BDCR_BDRST;
  2024fa:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  2024fe:	671a      	str	r2, [r3, #112]	; 0x70
    RCC->BDCR = 0;
  202500:	6719      	str	r1, [r3, #112]	; 0x70
  RCC->BDCR |= STM32_LSEDRV | RCC_BDCR_LSEON;
  202502:	4b17      	ldr	r3, [pc, #92]	; (202560 <main+0x230>)
  202504:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  while ((RCC->BDCR & RCC_BDCR_LSERDY) == 0)
  202506:	4618      	mov	r0, r3
  RCC->BDCR |= STM32_LSEDRV | RCC_BDCR_LSEON;
  202508:	f042 0219 	orr.w	r2, r2, #25
  20250c:	671a      	str	r2, [r3, #112]	; 0x70
  while ((RCC->BDCR & RCC_BDCR_LSERDY) == 0)
  20250e:	6f03      	ldr	r3, [r0, #112]	; 0x70
  202510:	079b      	lsls	r3, r3, #30
  202512:	d5fc      	bpl.n	20250e <main+0x1de>
  PWR->CSR1 &= ~PWR_CSR1_BRE;
  202514:	4c13      	ldr	r4, [pc, #76]	; (202564 <main+0x234>)
void dmaInit(void) {
  unsigned i;

  dma_streams_mask = 0U;
  for (i = 0U; i < STM32_DMA_STREAMS; i++) {
    _stm32_dma_streams[i].stream->CR = 0U;
  202516:	2200      	movs	r2, #0
  202518:	4813      	ldr	r0, [pc, #76]	; (202568 <main+0x238>)
  20251a:	6863      	ldr	r3, [r4, #4]
  20251c:	4d13      	ldr	r5, [pc, #76]	; (20256c <main+0x23c>)
  20251e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  202522:	4e13      	ldr	r6, [pc, #76]	; (202570 <main+0x240>)
  202524:	6063      	str	r3, [r4, #4]
  202526:	e02d      	b.n	202584 <main+0x254>
  202528:	2000099c 	.word	0x2000099c
  20252c:	20000ae8 	.word	0x20000ae8
  202530:	00201831 	.word	0x00201831
  202534:	20000b90 	.word	0x20000b90
  202538:	20020010 	.word	0x20020010
  20253c:	20080000 	.word	0x20080000
  202540:	20000b88 	.word	0x20000b88
  202544:	e000ed00 	.word	0xe000ed00
  202548:	05fa0300 	.word	0x05fa0300
  20254c:	e0001000 	.word	0xe0001000
  202550:	c5acce55 	.word	0xc5acce55
  202554:	20000a10 	.word	0x20000a10
  202558:	002002e5 	.word	0x002002e5
  20255c:	08003148 	.word	0x08003148
  202560:	40023800 	.word	0x40023800
  202564:	40007000 	.word	0x40007000
  202568:	08003060 	.word	0x08003060
  20256c:	40026010 	.word	0x40026010
  202570:	20000b08 	.word	0x20000b08
  202574:	e000edf0 	.word	0xe000edf0
  202578:	08003114 	.word	0x08003114
  20257c:	00201b71 	.word	0x00201b71
  202580:	f850 5c0c 	ldr.w	r5, [r0, #-12]
  202584:	602a      	str	r2, [r5, #0]
  202586:	300c      	adds	r0, #12
    dma_isr_redir[i].dma_func = NULL;
  202588:	f846 2031 	str.w	r2, [r6, r1, lsl #3]
  for (i = 0U; i < STM32_DMA_STREAMS; i++) {
  20258c:	3101      	adds	r1, #1
  20258e:	2910      	cmp	r1, #16
  202590:	d1f6      	bne.n	202580 <main+0x250>
  }
  DMA1->LIFCR = 0xFFFFFFFFU;
  202592:	f04f 3eff 	mov.w	lr, #4294967295
  RCC->AHB1ENR   |= AHB1_EN_MASK;
  202596:	f8df a3b4 	ldr.w	sl, [pc, #948]	; 20294c <main+0x61c>
  20259a:	4dcc      	ldr	r5, [pc, #816]	; (2028cc <main+0x59c>)
  20259c:	f240 70ff 	movw	r0, #2047	; 0x7ff
  DMA1->HIFCR = 0xFFFFFFFFU;
  DMA2->LIFCR = 0xFFFFFFFFU;
  2025a0:	4ccb      	ldr	r4, [pc, #812]	; (2028d0 <main+0x5a0>)
  gpiop->ODR     = config->odr;
  2025a2:	f64f 73ff 	movw	r3, #65535	; 0xffff
  DMA1->LIFCR = 0xFFFFFFFFU;
  2025a6:	f8c5 e008 	str.w	lr, [r5, #8]
  2025aa:	f64b 7c7e 	movw	ip, #49022	; 0xbf7e
  DMA1->HIFCR = 0xFFFFFFFFU;
  2025ae:	f8c5 e00c 	str.w	lr, [r5, #12]
  gpiop->AFRH    = config->afrh;
  2025b2:	f44f 0930 	mov.w	r9, #11534336	; 0xb00000
  DMA2->LIFCR = 0xFFFFFFFFU;
  2025b6:	f8c4 e008 	str.w	lr, [r4, #8]
  gpiop->OSPEEDR = config->ospeedr;
  2025ba:	f06f 4b70 	mvn.w	fp, #4026531840	; 0xf0000000
  DMA2->HIFCR = 0xFFFFFFFFU;
  2025be:	f8c4 e00c 	str.w	lr, [r4, #12]
  gpiop->PUPDR   = config->pupdr;
  2025c2:	f04f 3755 	mov.w	r7, #1431655765	; 0x55555555
  RCC->AHB1ENR   |= AHB1_EN_MASK;
  2025c6:	f8da 5030 	ldr.w	r5, [sl, #48]	; 0x30
 *
 * @init
 */
void dacObjectInit(DACDriver *dacp) {

  dacp->state = DAC_STOP;
  2025ca:	f8df 8384 	ldr.w	r8, [pc, #900]	; 202950 <main+0x620>
  2025ce:	4305      	orrs	r5, r0
  sdp->vmt = &vmt;
  2025d0:	4cc0      	ldr	r4, [pc, #768]	; (2028d4 <main+0x5a4>)
  2025d2:	f8ca 5030 	str.w	r5, [sl, #48]	; 0x30
  RCC->AHB1LPENR |= AHB1_LPEN_MASK;
  2025d6:	f8da 6050 	ldr.w	r6, [sl, #80]	; 0x50
  2025da:	4dbf      	ldr	r5, [pc, #764]	; (2028d8 <main+0x5a8>)
  2025dc:	4306      	orrs	r6, r0
  gpiop->OTYPER  = config->otyper;
  2025de:	48bf      	ldr	r0, [pc, #764]	; (2028dc <main+0x5ac>)
  RCC->AHB1LPENR |= AHB1_LPEN_MASK;
  2025e0:	f8ca 6050 	str.w	r6, [sl, #80]	; 0x50
  gpiop->PUPDR   = config->pupdr;
  2025e4:	4ebe      	ldr	r6, [pc, #760]	; (2028e0 <main+0x5b0>)
  gpiop->OTYPER  = config->otyper;
  2025e6:	6042      	str	r2, [r0, #4]
  gpiop->OSPEEDR = config->ospeedr;
  2025e8:	f8c0 e008 	str.w	lr, [r0, #8]
  gpiop->PUPDR   = config->pupdr;
  2025ec:	60c6      	str	r6, [r0, #12]
  gpiop->AFRL    = config->afrl;
  2025ee:	4ebd      	ldr	r6, [pc, #756]	; (2028e4 <main+0x5b4>)
  gpiop->ODR     = config->odr;
  2025f0:	6143      	str	r3, [r0, #20]
  gpiop->AFRL    = config->afrl;
  2025f2:	6206      	str	r6, [r0, #32]
  gpiop->AFRH    = config->afrh;
  2025f4:	4ebc      	ldr	r6, [pc, #752]	; (2028e8 <main+0x5b8>)
  2025f6:	6246      	str	r6, [r0, #36]	; 0x24
  gpiop->MODER   = config->moder;
  2025f8:	4ebc      	ldr	r6, [pc, #752]	; (2028ec <main+0x5bc>)
  2025fa:	6006      	str	r6, [r0, #0]
  2025fc:	f640 2008 	movw	r0, #2568	; 0xa08
  gpiop->OTYPER  = config->otyper;
  202600:	4ebb      	ldr	r6, [pc, #748]	; (2028f0 <main+0x5c0>)
  202602:	6072      	str	r2, [r6, #4]
  gpiop->OSPEEDR = config->ospeedr;
  202604:	f8c6 e008 	str.w	lr, [r6, #8]
  gpiop->PUPDR   = config->pupdr;
  202608:	f10e 4e8a 	add.w	lr, lr, #1157627904	; 0x45000000
  20260c:	f10e 1e55 	add.w	lr, lr, #5570645	; 0x550055
  202610:	f50e 5ea8 	add.w	lr, lr, #5376	; 0x1500
  202614:	f8c6 e00c 	str.w	lr, [r6, #12]
  gpiop->MODER   = config->moder;
  202618:	f8df e338 	ldr.w	lr, [pc, #824]	; 202954 <main+0x624>
  gpiop->ODR     = config->odr;
  20261c:	f8c6 c014 	str.w	ip, [r6, #20]
  202620:	f04f 0c01 	mov.w	ip, #1
  gpiop->AFRL    = config->afrl;
  202624:	6232      	str	r2, [r6, #32]
  gpiop->AFRH    = config->afrh;
  202626:	f8c6 9024 	str.w	r9, [r6, #36]	; 0x24
  gpiop->MODER   = config->moder;
  20262a:	f8c6 e000 	str.w	lr, [r6]
  gpiop->PUPDR   = config->pupdr;
  20262e:	f8df e328 	ldr.w	lr, [pc, #808]	; 202958 <main+0x628>
  gpiop->OTYPER  = config->otyper;
  202632:	f8c6 2404 	str.w	r2, [r6, #1028]	; 0x404
  gpiop->OSPEEDR = config->ospeedr;
  202636:	f8c6 b408 	str.w	fp, [r6, #1032]	; 0x408
  20263a:	f04f 0b0f 	mov.w	fp, #15
  gpiop->PUPDR   = config->pupdr;
  20263e:	f8c6 e40c 	str.w	lr, [r6, #1036]	; 0x40c
  gpiop->AFRL    = config->afrl;
  202642:	f8df e318 	ldr.w	lr, [pc, #792]	; 20295c <main+0x62c>
  gpiop->ODR     = config->odr;
  202646:	f8c6 3414 	str.w	r3, [r6, #1044]	; 0x414
  gpiop->OTYPER  = config->otyper;
  20264a:	f8df 9314 	ldr.w	r9, [pc, #788]	; 202960 <main+0x630>
  gpiop->AFRL    = config->afrl;
  20264e:	f8c6 e420 	str.w	lr, [r6, #1056]	; 0x420
  gpiop->AFRH    = config->afrh;
  202652:	f8c6 2424 	str.w	r2, [r6, #1060]	; 0x424
  gpiop->MODER   = config->moder;
  202656:	f8c6 0400 	str.w	r0, [r6, #1024]	; 0x400
  gpiop->OSPEEDR = config->ospeedr;
  20265a:	f46f 1040 	mvn.w	r0, #3145728	; 0x300000
  gpiop->OTYPER  = config->otyper;
  20265e:	f8c9 2004 	str.w	r2, [r9, #4]
  gpiop->PUPDR   = config->pupdr;
  202662:	4ea4      	ldr	r6, [pc, #656]	; (2028f4 <main+0x5c4>)
  gpiop->OSPEEDR = config->ospeedr;
  202664:	f8c9 0008 	str.w	r0, [r9, #8]
  gpiop->AFRH    = config->afrh;
  202668:	2077      	movs	r0, #119	; 0x77
  gpiop->PUPDR   = config->pupdr;
  20266a:	f8c9 600c 	str.w	r6, [r9, #12]
  gpiop->OSPEEDR = config->ospeedr;
  20266e:	f8df e2f4 	ldr.w	lr, [pc, #756]	; 202964 <main+0x634>
  gpiop->ODR     = config->odr;
  202672:	f8c9 3014 	str.w	r3, [r9, #20]
  gpiop->OTYPER  = config->otyper;
  202676:	4ea0      	ldr	r6, [pc, #640]	; (2028f8 <main+0x5c8>)
  gpiop->AFRL    = config->afrl;
  202678:	f8c9 2020 	str.w	r2, [r9, #32]
  gpiop->AFRH    = config->afrh;
  20267c:	f8c9 0024 	str.w	r0, [r9, #36]	; 0x24
  gpiop->MODER   = config->moder;
  202680:	f44f 2020 	mov.w	r0, #655360	; 0xa0000
  202684:	f8c9 0000 	str.w	r0, [r9]
  202688:	f04f 6008 	mov.w	r0, #142606336	; 0x8800000
  gpiop->OTYPER  = config->otyper;
  20268c:	6072      	str	r2, [r6, #4]
  gpiop->OSPEEDR = config->ospeedr;
  20268e:	f8c6 e008 	str.w	lr, [r6, #8]
  gpiop->PUPDR   = config->pupdr;
  202692:	60f7      	str	r7, [r6, #12]
  gpiop->OTYPER  = config->otyper;
  202694:	f8df e2d0 	ldr.w	lr, [pc, #720]	; 202968 <main+0x638>
  gpiop->ODR     = config->odr;
  202698:	6173      	str	r3, [r6, #20]
  gpiop->AFRL    = config->afrl;
  20269a:	6232      	str	r2, [r6, #32]
  gpiop->AFRH    = config->afrh;
  20269c:	6272      	str	r2, [r6, #36]	; 0x24
  gpiop->MODER   = config->moder;
  20269e:	6032      	str	r2, [r6, #0]
  gpiop->OSPEEDR = config->ospeedr;
  2026a0:	4e96      	ldr	r6, [pc, #600]	; (2028fc <main+0x5cc>)
  gpiop->OTYPER  = config->otyper;
  2026a2:	f8ce 2004 	str.w	r2, [lr, #4]
  gpiop->OSPEEDR = config->ospeedr;
  2026a6:	f8ce 6008 	str.w	r6, [lr, #8]
  gpiop->PUPDR   = config->pupdr;
  2026aa:	f8ce 700c 	str.w	r7, [lr, #12]
  gpiop->OTYPER  = config->otyper;
  2026ae:	4e94      	ldr	r6, [pc, #592]	; (202900 <main+0x5d0>)
  gpiop->ODR     = config->odr;
  2026b0:	f8ce 3014 	str.w	r3, [lr, #20]
  gpiop->AFRL    = config->afrl;
  2026b4:	f8ce 2020 	str.w	r2, [lr, #32]
  gpiop->AFRH    = config->afrh;
  2026b8:	f8ce 2024 	str.w	r2, [lr, #36]	; 0x24
  gpiop->MODER   = config->moder;
  2026bc:	f8ce 2000 	str.w	r2, [lr]
  gpiop->OSPEEDR = config->ospeedr;
  2026c0:	f8df e2a8 	ldr.w	lr, [pc, #680]	; 20296c <main+0x63c>
  gpiop->OTYPER  = config->otyper;
  2026c4:	6072      	str	r2, [r6, #4]
  gpiop->OSPEEDR = config->ospeedr;
  2026c6:	f8c6 e008 	str.w	lr, [r6, #8]
  gpiop->PUPDR   = config->pupdr;
  2026ca:	f8df e2a4 	ldr.w	lr, [pc, #676]	; 202970 <main+0x640>
  2026ce:	f8c6 e00c 	str.w	lr, [r6, #12]
  gpiop->AFRH    = config->afrh;
  2026d2:	f8df e2a0 	ldr.w	lr, [pc, #672]	; 202974 <main+0x644>
  gpiop->ODR     = config->odr;
  2026d6:	6173      	str	r3, [r6, #20]
  gpiop->AFRL    = config->afrl;
  2026d8:	6232      	str	r2, [r6, #32]
  gpiop->AFRH    = config->afrh;
  2026da:	f8c6 e024 	str.w	lr, [r6, #36]	; 0x24
  gpiop->OTYPER  = config->otyper;
  2026de:	f8df e298 	ldr.w	lr, [pc, #664]	; 202978 <main+0x648>
  gpiop->MODER   = config->moder;
  2026e2:	6030      	str	r0, [r6, #0]
  tqp->next = (thread_t *)tqp;
  2026e4:	f108 0018 	add.w	r0, r8, #24
  gpiop->OTYPER  = config->otyper;
  2026e8:	f8ce 2004 	str.w	r2, [lr, #4]
  gpiop->OSPEEDR = config->ospeedr;
  2026ec:	f8ce b008 	str.w	fp, [lr, #8]
  gpiop->PUPDR   = config->pupdr;
  2026f0:	f8df b288 	ldr.w	fp, [pc, #648]	; 20297c <main+0x64c>
  2026f4:	4e83      	ldr	r6, [pc, #524]	; (202904 <main+0x5d4>)
  2026f6:	f8ce b00c 	str.w	fp, [lr, #12]
  gpiop->OTYPER  = config->otyper;
  2026fa:	f8df b284 	ldr.w	fp, [pc, #644]	; 202980 <main+0x650>
  gpiop->ODR     = config->odr;
  2026fe:	f8ce 3014 	str.w	r3, [lr, #20]
  gpiop->AFRL    = config->afrl;
  202702:	f8ce 2020 	str.w	r2, [lr, #32]
  gpiop->AFRH    = config->afrh;
  202706:	f8ce 2024 	str.w	r2, [lr, #36]	; 0x24
  gpiop->MODER   = config->moder;
  20270a:	f8ce 2000 	str.w	r2, [lr]
  gpiop->OTYPER  = config->otyper;
  20270e:	f8ce 2404 	str.w	r2, [lr, #1028]	; 0x404
  gpiop->OSPEEDR = config->ospeedr;
  202712:	f8ce 2408 	str.w	r2, [lr, #1032]	; 0x408
  gpiop->PUPDR   = config->pupdr;
  202716:	f8ce 740c 	str.w	r7, [lr, #1036]	; 0x40c
  dacp->config = NULL;
  20271a:	f8c8 2010 	str.w	r2, [r8, #16]
  gpiop->ODR     = config->odr;
  20271e:	f8ce 3414 	str.w	r3, [lr, #1044]	; 0x414
#if DAC_USE_WAIT
  dacp->thread = NULL;
  202722:	f8c8 2014 	str.w	r2, [r8, #20]
  gpiop->AFRL    = config->afrl;
  202726:	f8ce 2420 	str.w	r2, [lr, #1056]	; 0x420
  20272a:	f8c8 2020 	str.w	r2, [r8, #32]
  gpiop->AFRH    = config->afrh;
  20272e:	f8ce 2424 	str.w	r2, [lr, #1060]	; 0x424
  202732:	f8c8 0018 	str.w	r0, [r8, #24]
  gpiop->MODER   = config->moder;
  202736:	f8ce 2400 	str.w	r2, [lr, #1024]	; 0x400
  tqp->prev = (thread_t *)tqp;
  20273a:	f8c8 001c 	str.w	r0, [r8, #28]
  gpiop->OTYPER  = config->otyper;
  20273e:	f8cb 2004 	str.w	r2, [fp, #4]
 * @init
 */
void extObjectInit(EXTDriver *extp) {

  extp->state  = EXT_STOP;
  extp->config = NULL;
  202742:	4871      	ldr	r0, [pc, #452]	; (202908 <main+0x5d8>)
  gpiop->OSPEEDR = config->ospeedr;
  202744:	f8cb 2008 	str.w	r2, [fp, #8]
  gpiop->PUPDR   = config->pupdr;
  202748:	f8cb 700c 	str.w	r7, [fp, #12]
  gpiop->ODR     = config->odr;
  20274c:	f8cb 3014 	str.w	r3, [fp, #20]
  gpiop->AFRL    = config->afrl;
  202750:	f8cb 2020 	str.w	r2, [fp, #32]
  gpiop->AFRH    = config->afrh;
  202754:	f8cb 2024 	str.w	r2, [fp, #36]	; 0x24
  gpiop->MODER   = config->moder;
  202758:	f8cb 2000 	str.w	r2, [fp]
 */
void dac_lld_init(void) {

#if STM32_DAC_USE_DAC1_CH1
  dacObjectInit(&DACD1);
  DACD1.params  = &dma1_ch1_params;
  20275c:	f8df b224 	ldr.w	fp, [pc, #548]	; 202984 <main+0x654>
  gpiop->OTYPER  = config->otyper;
  202760:	f8ce 2c04 	str.w	r2, [lr, #3076]	; 0xc04
  202764:	f8c8 b028 	str.w	fp, [r8, #40]	; 0x28
  tqp->next = (thread_t *)tqp;
  202768:	f104 0b30 	add.w	fp, r4, #48	; 0x30
  gpiop->OSPEEDR = config->ospeedr;
  20276c:	f8ce 2c08 	str.w	r2, [lr, #3080]	; 0xc08
  202770:	6042      	str	r2, [r0, #4]
  gpiop->PUPDR   = config->pupdr;
  202772:	f8ce 7c0c 	str.w	r7, [lr, #3084]	; 0xc0c
  gpiop->ODR     = config->odr;
  202776:	f8ce 3c14 	str.w	r3, [lr, #3092]	; 0xc14
  GPTD1.tim = STM32_TIM1;
  20277a:	4f64      	ldr	r7, [pc, #400]	; (20290c <main+0x5dc>)
  20277c:	4b64      	ldr	r3, [pc, #400]	; (202910 <main+0x5e0>)
  gpiop->AFRL    = config->afrl;
  20277e:	f8ce 2c20 	str.w	r2, [lr, #3104]	; 0xc20
 * @init
 */
void gptObjectInit(GPTDriver *gptp) {

  gptp->state  = GPT_STOP;
  gptp->config = NULL;
  202782:	607a      	str	r2, [r7, #4]
  gpiop->AFRH    = config->afrh;
  202784:	f8ce 2c24 	str.w	r2, [lr, #3108]	; 0xc24
  202788:	60fb      	str	r3, [r7, #12]
  gpiop->MODER   = config->moder;
  20278a:	f8ce 2c00 	str.w	r2, [lr, #3072]	; 0xc00
  GPTD3.tim = STM32_TIM3;
  20278e:	f5ae 3e06 	sub.w	lr, lr, #137216	; 0x21800
  202792:	4b60      	ldr	r3, [pc, #384]	; (202914 <main+0x5e4>)
  extp->state  = EXT_STOP;
  202794:	f880 c000 	strb.w	ip, [r0]
  202798:	f8c3 e00c 	str.w	lr, [r3, #12]
  dacp->state = DAC_STOP;
  20279c:	f888 c000 	strb.w	ip, [r8]
  gptp->state  = GPT_STOP;
  2027a0:	f887 c000 	strb.w	ip, [r7]
  2027a4:	f883 c000 	strb.w	ip, [r3]
  gptp->config = NULL;
  2027a8:	605a      	str	r2, [r3, #4]
  iqp->q_buffer  = bp;
  2027aa:	4b5b      	ldr	r3, [pc, #364]	; (202918 <main+0x5e8>)
  oqp->q_notify  = onfy;
  2027ac:	f8df e1d8 	ldr.w	lr, [pc, #472]	; 202988 <main+0x658>
  iqp->q_buffer  = bp;
  2027b0:	61a3      	str	r3, [r4, #24]
  iqp->q_rdptr   = bp;
  2027b2:	6263      	str	r3, [r4, #36]	; 0x24
  iqp->q_wrptr   = bp;
  2027b4:	6223      	str	r3, [r4, #32]
  iqp->q_top     = bp + size;
  2027b6:	3310      	adds	r3, #16
  oqp->q_notify  = onfy;
  2027b8:	f8c4 e04c 	str.w	lr, [r4, #76]	; 0x4c
  2027bc:	46a6      	mov	lr, r4
  iqp->q_top     = bp + size;
  2027be:	61e3      	str	r3, [r4, #28]
  oqp->q_buffer  = bp;
  2027c0:	4b56      	ldr	r3, [pc, #344]	; (20291c <main+0x5ec>)
  2027c2:	4857      	ldr	r0, [pc, #348]	; (202920 <main+0x5f0>)
  2027c4:	63e3      	str	r3, [r4, #60]	; 0x3c
  oqp->q_rdptr   = bp;
  2027c6:	64a3      	str	r3, [r4, #72]	; 0x48
  oqp->q_wrptr   = bp;
  2027c8:	6463      	str	r3, [r4, #68]	; 0x44
  oqp->q_top     = bp + size;
  2027ca:	3310      	adds	r3, #16
  2027cc:	f84e 0b04 	str.w	r0, [lr], #4
  2027d0:	f104 000c 	add.w	r0, r4, #12
  2027d4:	6423      	str	r3, [r4, #64]	; 0x40

#if STM32_SERIAL_USE_UART5
  sdObjectInit(&SD5);
  iqObjectInit(&SD5.iqueue, sd_in_buf5, sizeof sd_in_buf5, NULL, &SD5);
  oqObjectInit(&SD5.oqueue, sd_out_buf5, sizeof sd_out_buf5, notify5, &SD5);
  SD5.usart = UART5;
  2027d6:	4b53      	ldr	r3, [pc, #332]	; (202924 <main+0x5f4>)
 *
 * @init
 */
static inline void chEvtObjectInit(event_source_t *esp) {

  esp->next = (event_listener_t *)esp;
  2027d8:	f8c4 e004 	str.w	lr, [r4, #4]
  2027dc:	6563      	str	r3, [r4, #84]	; 0x54
  GPTD4.tim = STM32_TIM4;
  2027de:	f8df e1ac 	ldr.w	lr, [pc, #428]	; 20298c <main+0x65c>
  2027e2:	4b51      	ldr	r3, [pc, #324]	; (202928 <main+0x5f8>)
  2027e4:	60e0      	str	r0, [r4, #12]
  gptp->state  = GPT_STOP;
  2027e6:	f883 c000 	strb.w	ip, [r3]
  gptp->config = NULL;
  2027ea:	605a      	str	r2, [r3, #4]
  2027ec:	f8c3 e00c 	str.w	lr, [r3, #12]
  GPTD6.tim = STM32_TIM6;
  2027f0:	f50e 6e00 	add.w	lr, lr, #2048	; 0x800
  2027f4:	4b4d      	ldr	r3, [pc, #308]	; (20292c <main+0x5fc>)
  tqp->prev = (thread_t *)tqp;
  2027f6:	6120      	str	r0, [r4, #16]

#if defined(__CORE_CM0_H_GENERIC)
  NVIC->IP[_IP_IDX(n)] = (NVIC->IP[_IP_IDX(n)] & ~(0xFFU << _BIT_SHIFT(n))) |
                         (NVIC_PRIORITY_MASK(prio) << _BIT_SHIFT(n));
#else
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
  2027f8:	f06f 003f 	mvn.w	r0, #63	; 0x3f
  2027fc:	f8c3 e00c 	str.w	lr, [r3, #12]
  202800:	f8df e18c 	ldr.w	lr, [pc, #396]	; 202990 <main+0x660>
  iqp->q_counter = 0;
  202804:	6162      	str	r2, [r4, #20]
  gptp->state  = GPT_STOP;
  202806:	f883 c000 	strb.w	ip, [r3]
  gptp->config = NULL;
  20280a:	605a      	str	r2, [r3, #4]
  sdp->state = SD_STOP;
  20280c:	f884 c008 	strb.w	ip, [r4, #8]
  iqp->q_notify  = infy;
  202810:	62a2      	str	r2, [r4, #40]	; 0x28
  tqp->next = (thread_t *)tqp;
  202812:	f8c4 b030 	str.w	fp, [r4, #48]	; 0x30
  tqp->prev = (thread_t *)tqp;
  202816:	f8c4 b034 	str.w	fp, [r4, #52]	; 0x34
  sdp->vmt = &vmt;
  20281a:	46ab      	mov	fp, r5
  oqp->q_counter = size;
  20281c:	63a1      	str	r1, [r4, #56]	; 0x38
  iqp->q_link    = link;
  20281e:	62e4      	str	r4, [r4, #44]	; 0x2c
  oqp->q_link    = link;
  202820:	6524      	str	r4, [r4, #80]	; 0x50
  202822:	f88e 0335 	strb.w	r0, [lr, #821]	; 0x335
  SD5.clock = STM32_UART5CLK;
  202826:	4842      	ldr	r0, [pc, #264]	; (202930 <main+0x600>)
  iqp->q_top     = bp + size;
  202828:	4b42      	ldr	r3, [pc, #264]	; (202934 <main+0x604>)
  20282a:	65a0      	str	r0, [r4, #88]	; 0x58
#endif
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  20282c:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
  202830:	f8ce 0184 	str.w	r0, [lr, #388]	; 0x184
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
  202834:	f8ce 0004 	str.w	r0, [lr, #4]
  iqp->q_buffer  = bp;
  202838:	4618      	mov	r0, r3
  iqp->q_top     = bp + size;
  20283a:	3310      	adds	r3, #16
  iqp->q_counter = 0;
  20283c:	616a      	str	r2, [r5, #20]
  iqp->q_buffer  = bp;
  20283e:	61a8      	str	r0, [r5, #24]
  iqp->q_top     = bp + size;
  202840:	61eb      	str	r3, [r5, #28]
  oqp->q_buffer  = bp;
  202842:	4b3d      	ldr	r3, [pc, #244]	; (202938 <main+0x608>)
  iqp->q_rdptr   = bp;
  202844:	6268      	str	r0, [r5, #36]	; 0x24
  oqp->q_buffer  = bp;
  202846:	63eb      	str	r3, [r5, #60]	; 0x3c
  oqp->q_rdptr   = bp;
  202848:	64ab      	str	r3, [r5, #72]	; 0x48
  oqp->q_wrptr   = bp;
  20284a:	646b      	str	r3, [r5, #68]	; 0x44
  oqp->q_top     = bp + size;
  20284c:	3310      	adds	r3, #16
  iqp->q_wrptr   = bp;
  20284e:	6228      	str	r0, [r5, #32]
  oqp->q_top     = bp + size;
  202850:	642b      	str	r3, [r5, #64]	; 0x40
  oqp->q_notify  = onfy;
  202852:	4b3a      	ldr	r3, [pc, #232]	; (20293c <main+0x60c>)
  202854:	4832      	ldr	r0, [pc, #200]	; (202920 <main+0x5f0>)
  202856:	64eb      	str	r3, [r5, #76]	; 0x4c

#if STM32_SERIAL_USE_USART6
  sdObjectInit(&SD6);
  iqObjectInit(&SD6.iqueue, sd_in_buf6, sizeof sd_in_buf6, NULL, &SD6);
  oqObjectInit(&SD6.oqueue, sd_out_buf6, sizeof sd_out_buf6, notify6, &SD6);
  SD6.usart = USART6;
  202858:	4b39      	ldr	r3, [pc, #228]	; (202940 <main+0x610>)
  20285a:	f84b 0b04 	str.w	r0, [fp], #4
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
  20285e:	f06f 003f 	mvn.w	r0, #63	; 0x3f
  202862:	656b      	str	r3, [r5, #84]	; 0x54
  SD6.clock = STM32_USART6CLK;
  202864:	4b37      	ldr	r3, [pc, #220]	; (202944 <main+0x614>)
  sdp->state = SD_STOP;
  202866:	f885 c008 	strb.w	ip, [r5, #8]
  oqp->q_counter = size;
  20286a:	63a9      	str	r1, [r5, #56]	; 0x38
  iqp->q_notify  = infy;
  20286c:	62aa      	str	r2, [r5, #40]	; 0x28
  20286e:	f886 c008 	strb.w	ip, [r6, #8]
  tqp->next = (thread_t *)tqp;
  202872:	f105 0c0c 	add.w	ip, r5, #12
  iqp->q_link    = link;
  202876:	62ed      	str	r5, [r5, #44]	; 0x2c
  oqp->q_link    = link;
  202878:	652d      	str	r5, [r5, #80]	; 0x50
  20287a:	f88e 0347 	strb.w	r0, [lr, #839]	; 0x347
  20287e:	65ab      	str	r3, [r5, #88]	; 0x58
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  202880:	2380      	movs	r3, #128	; 0x80
  202882:	f8c5 b004 	str.w	fp, [r5, #4]
  202886:	f44f 2b80 	mov.w	fp, #262144	; 0x40000
  20288a:	f8ce 3188 	str.w	r3, [lr, #392]	; 0x188
  sdp->vmt = &vmt;
  20288e:	4824      	ldr	r0, [pc, #144]	; (202920 <main+0x5f0>)
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
  202890:	f8ce 3008 	str.w	r3, [lr, #8]
  202894:	4633      	mov	r3, r6
  202896:	f8c5 c00c 	str.w	ip, [r5, #12]
  20289a:	f843 0b04 	str.w	r0, [r3], #4
  20289e:	f105 0030 	add.w	r0, r5, #48	; 0x30
  2028a2:	6073      	str	r3, [r6, #4]
  2028a4:	f106 030c 	add.w	r3, r6, #12
  2028a8:	6328      	str	r0, [r5, #48]	; 0x30
  tqp->prev = (thread_t *)tqp;
  2028aa:	6368      	str	r0, [r5, #52]	; 0x34
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
  2028ac:	f06f 003f 	mvn.w	r0, #63	; 0x3f
  tqp->next = (thread_t *)tqp;
  2028b0:	60f3      	str	r3, [r6, #12]
  tqp->prev = (thread_t *)tqp;
  2028b2:	6133      	str	r3, [r6, #16]
  iqp->q_buffer  = bp;
  2028b4:	4b24      	ldr	r3, [pc, #144]	; (202948 <main+0x618>)
  iqp->q_counter = 0;
  2028b6:	6172      	str	r2, [r6, #20]
  2028b8:	f8c5 c010 	str.w	ip, [r5, #16]
  iqp->q_buffer  = bp;
  2028bc:	61b3      	str	r3, [r6, #24]
  oqp->q_counter = size;
  2028be:	63b1      	str	r1, [r6, #56]	; 0x38
  2028c0:	f88e 0352 	strb.w	r0, [lr, #850]	; 0x352
#if STM32_SERIAL_USE_UART7
  sdObjectInit(&SD7);
  iqObjectInit(&SD7.iqueue, sd_in_buf7, sizeof sd_in_buf7, NULL, &SD7);
  oqObjectInit(&SD7.oqueue, sd_out_buf7, sizeof sd_out_buf7, notify7, &SD7);
  SD7.usart = UART7;
  SD7.clock = STM32_UART7CLK;
  2028c4:	481a      	ldr	r0, [pc, #104]	; (202930 <main+0x600>)
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  2028c6:	f8ce b188 	str.w	fp, [lr, #392]	; 0x188
  2028ca:	e063      	b.n	202994 <main+0x664>
  2028cc:	40026000 	.word	0x40026000
  2028d0:	40026400 	.word	0x40026400
  2028d4:	2000087c 	.word	0x2000087c
  2028d8:	200008dc 	.word	0x200008dc
  2028dc:	40020000 	.word	0x40020000
  2028e0:	40005551 	.word	0x40005551
  2028e4:	b0000bb0 	.word	0xb0000bb0
  2028e8:	000aaa0a 	.word	0x000aaa0a
  2028ec:	2aae8028 	.word	0x2aae8028
  2028f0:	40020400 	.word	0x40020400
  2028f4:	55505555 	.word	0x55505555
  2028f8:	40021000 	.word	0x40021000
  2028fc:	003fcfff 	.word	0x003fcfff
  202900:	40021800 	.word	0x40021800
  202904:	2000093c 	.word	0x2000093c
  202908:	2000082c 	.word	0x2000082c
  20290c:	20000838 	.word	0x20000838
  202910:	40010000 	.word	0x40010000
  202914:	20000848 	.word	0x20000848
  202918:	20000b94 	.word	0x20000b94
  20291c:	20000bc4 	.word	0x20000bc4
  202920:	08003150 	.word	0x08003150
  202924:	40005000 	.word	0x40005000
  202928:	20000858 	.word	0x20000858
  20292c:	20000868 	.word	0x20000868
  202930:	0337f980 	.word	0x0337f980
  202934:	20000ba4 	.word	0x20000ba4
  202938:	20000bd4 	.word	0x20000bd4
  20293c:	00201001 	.word	0x00201001
  202940:	40011400 	.word	0x40011400
  202944:	066ff300 	.word	0x066ff300
  202948:	20000bb4 	.word	0x20000bb4
  20294c:	40023800 	.word	0x40023800
  202950:	20000800 	.word	0x20000800
  202954:	18004001 	.word	0x18004001
  202958:	01555051 	.word	0x01555051
  20295c:	00bb00b0 	.word	0x00bb00b0
  202960:	40020c00 	.word	0x40020c00
  202964:	cffffff3 	.word	0xcffffff3
  202968:	40021400 	.word	0x40021400
  20296c:	3cccf000 	.word	0x3cccf000
  202970:	51155555 	.word	0x51155555
  202974:	00b0b000 	.word	0x00b0b000
  202978:	40021c00 	.word	0x40021c00
  20297c:	55555550 	.word	0x55555550
  202980:	40022400 	.word	0x40022400
  202984:	0800312c 	.word	0x0800312c
  202988:	00201011 	.word	0x00201011
  20298c:	40000800 	.word	0x40000800
  202990:	e000e100 	.word	0xe000e100
#endif /* OSAL_ST_MODE == OSAL_ST_MODE_FREERUNNING */

#if OSAL_ST_MODE == OSAL_ST_MODE_PERIODIC
  /* Periodic systick mode, the Cortex-Mx internal systick timer is used
     in this mode.*/
  SysTick->LOAD = (STM32_HCLK / OSAL_ST_FREQUENCY) - 1;
  202994:	f8df c370 	ldr.w	ip, [pc, #880]	; 202d08 <main+0x9d8>
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
  202998:	f8ce b008 	str.w	fp, [lr, #8]
  20299c:	65b0      	str	r0, [r6, #88]	; 0x58
  SysTick->VAL = 0;
  SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk |
  20299e:	2007      	movs	r0, #7
  SysTick->LOAD = (STM32_HCLK / OSAL_ST_FREQUENCY) - 1;
  2029a0:	f8df e368 	ldr.w	lr, [pc, #872]	; 202d0c <main+0x9dc>

#if defined(__CORE_CM0_H_GENERIC)
  SCB->SHP[_SHP_IDX(handler)] = (SCB->SHP[_SHP_IDX(handler)] & ~(0xFFU << _BIT_SHIFT(handler))) |
                                (NVIC_PRIORITY_MASK(prio) << _BIT_SHIFT(handler));
#elif defined(__CORE_CM7_H_GENERIC)
  SCB->SHPR[handler] = NVIC_PRIORITY_MASK(prio);
  2029a4:	f8df b368 	ldr.w	fp, [pc, #872]	; 202d10 <main+0x9e0>
  2029a8:	f8cc e004 	str.w	lr, [ip, #4]
  SysTick->VAL = 0;
  2029ac:	f8cc 2008 	str.w	r2, [ip, #8]
  SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk |
  2029b0:	f8cc 0000 	str.w	r0, [ip]
  2029b4:	f06f 007f 	mvn.w	r0, #127	; 0x7f
  oqp->q_buffer  = bp;
  2029b8:	f8df e358 	ldr.w	lr, [pc, #856]	; 202d14 <main+0x9e4>
  2029bc:	f88b 0023 	strb.w	r0, [fp, #35]	; 0x23
  iqp->q_top     = bp + size;
  2029c0:	48bd      	ldr	r0, [pc, #756]	; (202cb8 <main+0x988>)
  oqp->q_top     = bp + size;
  2029c2:	f10e 0c10 	add.w	ip, lr, #16
/*
 * @brief   Initialization of drive
 */
void drive_Speed_Init(void)
{
    if ( isInitialized ) return;
  2029c6:	f8df b350 	ldr.w	fp, [pc, #848]	; 202d18 <main+0x9e8>
  iqp->q_rdptr   = bp;
  2029ca:	6273      	str	r3, [r6, #36]	; 0x24
  iqp->q_wrptr   = bp;
  2029cc:	6233      	str	r3, [r6, #32]
  SD7.usart = UART7;
  2029ce:	4bbb      	ldr	r3, [pc, #748]	; (202cbc <main+0x98c>)
  iqp->q_top     = bp + size;
  2029d0:	61f0      	str	r0, [r6, #28]
  iqp->q_notify  = infy;
  2029d2:	62b2      	str	r2, [r6, #40]	; 0x28
  2029d4:	f89b 0000 	ldrb.w	r0, [fp]
  oqp->q_notify  = onfy;
  2029d8:	4ab9      	ldr	r2, [pc, #740]	; (202cc0 <main+0x990>)
  2029da:	6573      	str	r3, [r6, #84]	; 0x54
  tqp->next = (thread_t *)tqp;
  2029dc:	f106 0330 	add.w	r3, r6, #48	; 0x30
  2029e0:	9001      	str	r0, [sp, #4]
  iqp->q_link    = link;
  2029e2:	62f6      	str	r6, [r6, #44]	; 0x2c
  oqp->q_link    = link;
  2029e4:	6536      	str	r6, [r6, #80]	; 0x50
  oqp->q_buffer  = bp;
  2029e6:	f8c6 e03c 	str.w	lr, [r6, #60]	; 0x3c
  oqp->q_rdptr   = bp;
  2029ea:	f8c6 e048 	str.w	lr, [r6, #72]	; 0x48
  oqp->q_wrptr   = bp;
  2029ee:	f8c6 e044 	str.w	lr, [r6, #68]	; 0x44
  oqp->q_top     = bp + size;
  2029f2:	f8c6 c040 	str.w	ip, [r6, #64]	; 0x40
  oqp->q_notify  = onfy;
  2029f6:	64f2      	str	r2, [r6, #76]	; 0x4c
  2029f8:	6333      	str	r3, [r6, #48]	; 0x30
  tqp->prev = (thread_t *)tqp;
  2029fa:	6373      	str	r3, [r6, #52]	; 0x34
  2029fc:	2800      	cmp	r0, #0
  2029fe:	f000 81f5 	beq.w	202dec <main+0xabc>
/*
 * @brief       Odometry initialization and start
 */
void lld_Odometry_Init (void)
{
    if( Odometry_is_Initialized ) return;
  202a02:	4bb0      	ldr	r3, [pc, #704]	; (202cc4 <main+0x994>)
  202a04:	f893 8000 	ldrb.w	r8, [r3]
  202a08:	f1b8 0f00 	cmp.w	r8, #0
  202a0c:	d06d      	beq.n	202aea <main+0x7ba>
  202a0e:	2320      	movs	r3, #32
  202a10:	f383 8811 	msr	BASEPRI, r3
void sd_lld_start(SerialDriver *sdp, const SerialConfig *config) {

  if (config == NULL)
    config = &default_config;

  if (sdp->state == SD_STOP) {
  202a14:	7a33      	ldrb	r3, [r6, #8]
  202a16:	2b01      	cmp	r3, #1
  202a18:	d061      	beq.n	202ade <main+0x7ae>
    if (&LPSD1 == sdp) {
      rccEnableLPUART1(FALSE);
    }
#endif
  }
  usart_init(sdp, config);
  202a1a:	49ab      	ldr	r1, [pc, #684]	; (202cc8 <main+0x998>)
  202a1c:	48ab      	ldr	r0, [pc, #684]	; (202ccc <main+0x99c>)
  202a1e:	f7ff faef 	bl	202000 <usart_init.lto_priv.39>
  sdp->state = SD_READY;
  202a22:	2202      	movs	r2, #2
  202a24:	2300      	movs	r3, #0
  202a26:	7232      	strb	r2, [r6, #8]
  202a28:	f383 8811 	msr	BASEPRI, r3
  202a2c:	2320      	movs	r3, #32
  202a2e:	f383 8811 	msr	BASEPRI, r3
  if (sdp->state == SD_STOP) {
  202a32:	7a2b      	ldrb	r3, [r5, #8]
  202a34:	2b01      	cmp	r3, #1
  202a36:	d04c      	beq.n	202ad2 <main+0x7a2>
  usart_init(sdp, config);
  202a38:	49a3      	ldr	r1, [pc, #652]	; (202cc8 <main+0x998>)
  202a3a:	48a5      	ldr	r0, [pc, #660]	; (202cd0 <main+0x9a0>)
  202a3c:	f7ff fae0 	bl	202000 <usart_init.lto_priv.39>
  202a40:	2202      	movs	r2, #2
  202a42:	2300      	movs	r3, #0
  202a44:	722a      	strb	r2, [r5, #8]
  202a46:	f383 8811 	msr	BASEPRI, r3
  202a4a:	2320      	movs	r3, #32
  202a4c:	f383 8811 	msr	BASEPRI, r3
  if (sdp->state == SD_STOP) {
  202a50:	7a23      	ldrb	r3, [r4, #8]
  202a52:	2b01      	cmp	r3, #1
  202a54:	d037      	beq.n	202ac6 <main+0x796>
  usart_init(sdp, config);
  202a56:	499c      	ldr	r1, [pc, #624]	; (202cc8 <main+0x998>)
  202a58:	489e      	ldr	r0, [pc, #632]	; (202cd4 <main+0x9a4>)
  202a5a:	f7ff fad1 	bl	202000 <usart_init.lto_priv.39>
  202a5e:	2202      	movs	r2, #2
  202a60:	2300      	movs	r3, #0
  202a62:	7222      	strb	r2, [r4, #8]
  202a64:	f383 8811 	msr	BASEPRI, r3
    sdStart( leftSonar     , &UARTcfg );
    sdStart( backLeftSonar , &UARTcfg );

    palSetLineMode( frontLeftSonarTX, PAL_MODE_ALTERNATE(8) );      // TX for front left sensor
    palSetLineMode( frontLeftSonarRX, PAL_MODE_ALTERNATE(8) );      // RX for front left sensor
    palSetLineMode( leftSonarTX, PAL_MODE_ALTERNATE(8) );           // TX for left sensor
  202a68:	4c9b      	ldr	r4, [pc, #620]	; (202cd8 <main+0x9a8>)
    palSetLineMode( frontLeftSonarTX, PAL_MODE_ALTERNATE(8) );      // TX for front left sensor
  202a6a:	f240 4202 	movw	r2, #1026	; 0x402
  202a6e:	f44f 7180 	mov.w	r1, #256	; 0x100
  202a72:	489a      	ldr	r0, [pc, #616]	; (202cdc <main+0x9ac>)
  202a74:	f7ff faf4 	bl	202060 <_pal_lld_setgroupmode>
    palSetLineMode( frontLeftSonarRX, PAL_MODE_ALTERNATE(8) );      // RX for front left sensor
  202a78:	f240 4202 	movw	r2, #1026	; 0x402
  202a7c:	2180      	movs	r1, #128	; 0x80
  202a7e:	4897      	ldr	r0, [pc, #604]	; (202cdc <main+0x9ac>)
  202a80:	f7ff faee 	bl	202060 <_pal_lld_setgroupmode>
    palSetLineMode( leftSonarTX, PAL_MODE_ALTERNATE(8) );           // TX for left sensor
  202a84:	4620      	mov	r0, r4
  202a86:	f240 4202 	movw	r2, #1026	; 0x402
  202a8a:	2140      	movs	r1, #64	; 0x40
  202a8c:	f7ff fae8 	bl	202060 <_pal_lld_setgroupmode>
    palSetLineMode( leftSonarRX, PAL_MODE_ALTERNATE(8) );           // RX for left sensor
  202a90:	4620      	mov	r0, r4
  202a92:	f240 4202 	movw	r2, #1026	; 0x402
  202a96:	2180      	movs	r1, #128	; 0x80
  202a98:	f7ff fae2 	bl	202060 <_pal_lld_setgroupmode>
    palSetLineMode( backLeftSonarTX, PAL_MODE_ALTERNATE(8) );       // TX for back left sensor
  202a9c:	f240 4202 	movw	r2, #1026	; 0x402
  202aa0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  202aa4:	488e      	ldr	r0, [pc, #568]	; (202ce0 <main+0x9b0>)
  202aa6:	f7ff fadb 	bl	202060 <_pal_lld_setgroupmode>
    palSetLineMode( backLeftSonarRX, PAL_MODE_ALTERNATE(8) );       // RX for back left sensor
  202aaa:	f240 4202 	movw	r2, #1026	; 0x402
  202aae:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  202ab2:	488b      	ldr	r0, [pc, #556]	; (202ce0 <main+0x9b0>)
  202ab4:	f7ff fad4 	bl	202060 <_pal_lld_setgroupmode>

    palSetPad(GPIOF, 4); //High level pin 4 for Sonar front left
  202ab8:	4a8a      	ldr	r2, [pc, #552]	; (202ce4 <main+0x9b4>)
  202aba:	2310      	movs	r3, #16
    palSetPad(GPIOF, 5); //High level pin 4 for Sonar left
  202abc:	2120      	movs	r1, #32
    palSetPad(GPIOF, 4); //High level pin 4 for Sonar front left
  202abe:	8313      	strh	r3, [r2, #24]
    palSetPad(GPIOF, 5); //High level pin 4 for Sonar left
  202ac0:	8311      	strh	r1, [r2, #24]
    palSetPad(GPIOC, 4); //High level pin 4 for Sonar back left
  202ac2:	8323      	strh	r3, [r4, #24]
  202ac4:	e7fe      	b.n	202ac4 <main+0x794>
      rccEnableUART5(FALSE);
  202ac6:	4a88      	ldr	r2, [pc, #544]	; (202ce8 <main+0x9b8>)
  202ac8:	6c13      	ldr	r3, [r2, #64]	; 0x40
  202aca:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  202ace:	6413      	str	r3, [r2, #64]	; 0x40
  202ad0:	e7c1      	b.n	202a56 <main+0x726>
      rccEnableUSART6(FALSE);
  202ad2:	4a85      	ldr	r2, [pc, #532]	; (202ce8 <main+0x9b8>)
  202ad4:	6c53      	ldr	r3, [r2, #68]	; 0x44
  202ad6:	f043 0320 	orr.w	r3, r3, #32
  202ada:	6453      	str	r3, [r2, #68]	; 0x44
  202adc:	e7ac      	b.n	202a38 <main+0x708>
      rccEnableUART7(FALSE);
  202ade:	4a82      	ldr	r2, [pc, #520]	; (202ce8 <main+0x9b8>)
  202ae0:	6c13      	ldr	r3, [r2, #64]	; 0x40
  202ae2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
  202ae6:	6413      	str	r3, [r2, #64]	; 0x40
  202ae8:	e797      	b.n	202a1a <main+0x6ea>
  202aea:	2320      	movs	r3, #32
  202aec:	f383 8811 	msr	BASEPRI, r3
  if (gptp->state == GPT_STOP) {
  202af0:	783b      	ldrb	r3, [r7, #0]
  osalDbgCheck((gptp != NULL) && (config != NULL));

  osalSysLock();
  osalDbgAssert((gptp->state == GPT_STOP) || (gptp->state == GPT_READY),
              "invalid state");
  gptp->config = config;
  202af2:	487e      	ldr	r0, [pc, #504]	; (202cec <main+0x9bc>)
  202af4:	2b01      	cmp	r3, #1
  202af6:	6078      	str	r0, [r7, #4]
  202af8:	d044      	beq.n	202b84 <main+0x854>
  202afa:	68bb      	ldr	r3, [r7, #8]
  psc = (uint16_t)((gptp->clock / gptp->config->frequency) - 1);
  202afc:	6802      	ldr	r2, [r0, #0]
  gptp->tim->CR1 = 0;                           /* Initially stopped.       */
  202afe:	2100      	movs	r1, #0
  202b00:	f8d7 e00c 	ldr.w	lr, [r7, #12]
  gpt_lld_start(gptp);
  gptp->state = GPT_READY;
  202b04:	f04f 0c02 	mov.w	ip, #2
  gptp->tim->CR2 = gptp->config->cr2;
  202b08:	f8d0 8008 	ldr.w	r8, [r0, #8]
  psc = (uint16_t)((gptp->clock / gptp->config->frequency) - 1);
  202b0c:	fbb3 f3f2 	udiv	r3, r3, r2
  gptp->tim->DIER = gptp->config->dier &        /* DMA-related DIER bits.   */
  202b10:	68c2      	ldr	r2, [r0, #12]
  psc = (uint16_t)((gptp->clock / gptp->config->frequency) - 1);
  202b12:	3b01      	subs	r3, #1
  gptp->tim->CR1 = 0;                           /* Initially stopped.       */
  202b14:	f8ce 1000 	str.w	r1, [lr]
  psc = (uint16_t)((gptp->clock / gptp->config->frequency) - 1);
  202b18:	b29b      	uxth	r3, r3
  gptp->tim->DIER = gptp->config->dier &        /* DMA-related DIER bits.   */
  202b1a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
  gptp->tim->CR2 = gptp->config->cr2;
  202b1e:	f8ce 8004 	str.w	r8, [lr, #4]
  202b22:	f887 c000 	strb.w	ip, [r7]
  gptp->tim->PSC = psc;                         /* Prescaler value.         */
  202b26:	f8ce 3028 	str.w	r3, [lr, #40]	; 0x28
  gptp->tim->SR = 0;                            /* Clear pending IRQs.      */
  202b2a:	f8ce 1010 	str.w	r1, [lr, #16]
  gptp->tim->DIER = gptp->config->dier &        /* DMA-related DIER bits.   */
  202b2e:	f8ce 200c 	str.w	r2, [lr, #12]
  202b32:	f381 8811 	msr	BASEPRI, r1
    gptStart( GPT_Driver, &GPT1cfg );
    gptStartContinuous( GPT_Driver, TMR_TICKS_2_OVRFLOW );
  202b36:	4a6e      	ldr	r2, [pc, #440]	; (202cf0 <main+0x9c0>)
  202b38:	2320      	movs	r3, #32
  202b3a:	6800      	ldr	r0, [r0, #0]
  202b3c:	fba2 2000 	umull	r2, r0, r2, r0
  202b40:	0940      	lsrs	r0, r0, #5
  202b42:	f383 8811 	msr	BASEPRI, r3
  if (NULL != gptp->config->callback)
  202b46:	687b      	ldr	r3, [r7, #4]
  gptp->tim->EGR = STM32_TIM_EGR_UG;            /* Update event.            */
  202b48:	f04f 0e01 	mov.w	lr, #1
  gptp->tim->ARR = (uint32_t)(interval);        /* Time constant.           */
  202b4c:	68fa      	ldr	r2, [r7, #12]
  osalDbgCheckClassI();
  osalDbgCheck(gptp != NULL);
  osalDbgAssert(gptp->state == GPT_READY,
                "invalid state");

  gptp->state = GPT_CONTINUOUS;
  202b4e:	f04f 0c03 	mov.w	ip, #3
  if (NULL != gptp->config->callback)
  202b52:	685b      	ldr	r3, [r3, #4]
  202b54:	f887 c000 	strb.w	ip, [r7]
  gptp->tim->ARR = (uint32_t)(interval);        /* Time constant.           */
  202b58:	62d0      	str	r0, [r2, #44]	; 0x2c
  gptp->tim->EGR = STM32_TIM_EGR_UG;            /* Update event.            */
  202b5a:	f8c2 e014 	str.w	lr, [r2, #20]
  gptp->tim->CNT = 0;                           /* Reset counter.           */
  202b5e:	6251      	str	r1, [r2, #36]	; 0x24
  gptp->tim->SR = 0;                            /* Clear pending IRQs.      */
  202b60:	6111      	str	r1, [r2, #16]
  if (NULL != gptp->config->callback)
  202b62:	b11b      	cbz	r3, 202b6c <main+0x83c>
    gptp->tim->DIER |= STM32_TIM_DIER_UIE;      /* Update Event IRQ enabled.*/
  202b64:	68d3      	ldr	r3, [r2, #12]
  202b66:	ea43 030e 	orr.w	r3, r3, lr
  202b6a:	60d3      	str	r3, [r2, #12]
  gptp->tim->CR1 = STM32_TIM_CR1_ARPE | STM32_TIM_CR1_URS | STM32_TIM_CR1_CEN;
  202b6c:	2185      	movs	r1, #133	; 0x85
  202b6e:	2300      	movs	r3, #0
  202b70:	6011      	str	r1, [r2, #0]
  202b72:	f383 8811 	msr	BASEPRI, r3
/*
 * @brief       Starts EXT module
 */
void lld_Encoder_Init(void)
{
    if ( Enc_is_Initialized ) return;
  202b76:	4b5f      	ldr	r3, [pc, #380]	; (202cf4 <main+0x9c4>)
  202b78:	781b      	ldrb	r3, [r3, #0]
  202b7a:	b1eb      	cbz	r3, 202bb8 <main+0x888>
    lld_Encoder_Init();
    Odometry_is_Initialized = true;
  202b7c:	2301      	movs	r3, #1
  202b7e:	4a51      	ldr	r2, [pc, #324]	; (202cc4 <main+0x994>)
  202b80:	7013      	strb	r3, [r2, #0]
  202b82:	e744      	b.n	202a0e <main+0x6de>
      rccEnableTIM1(FALSE);
  202b84:	4a58      	ldr	r2, [pc, #352]	; (202ce8 <main+0x9b8>)
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  202b86:	f04f 7c00 	mov.w	ip, #33554432	; 0x2000000
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
  202b8a:	f04f 0970 	mov.w	r9, #112	; 0x70
      gptp->clock = STM32_TIMCLK2;
  202b8e:	4b5a      	ldr	r3, [pc, #360]	; (202cf8 <main+0x9c8>)
      rccEnableTIM1(FALSE);
  202b90:	6c51      	ldr	r1, [r2, #68]	; 0x44
  202b92:	f041 0101 	orr.w	r1, r1, #1
  202b96:	6451      	str	r1, [r2, #68]	; 0x44
      rccResetTIM1();
  202b98:	6a51      	ldr	r1, [r2, #36]	; 0x24
      gptp->clock = STM32_TIMCLK2;
  202b9a:	60bb      	str	r3, [r7, #8]
      rccResetTIM1();
  202b9c:	f041 0e01 	orr.w	lr, r1, #1
  202ba0:	4956      	ldr	r1, [pc, #344]	; (202cfc <main+0x9cc>)
  202ba2:	f8c2 e024 	str.w	lr, [r2, #36]	; 0x24
  202ba6:	f8c2 8024 	str.w	r8, [r2, #36]	; 0x24
  202baa:	f881 9319 	strb.w	r9, [r1, #793]	; 0x319
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  202bae:	f8c1 c180 	str.w	ip, [r1, #384]	; 0x180
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
  202bb2:	f8c1 c000 	str.w	ip, [r1]
  202bb6:	e7a1      	b.n	202afc <main+0x7cc>
  202bb8:	2320      	movs	r3, #32
  202bba:	f383 8811 	msr	BASEPRI, r3
 * @notapi
 */
void ext_lld_start(EXTDriver *extp) {
  expchannel_t line;

  if (extp->state == EXT_STOP)
  202bbe:	4b50      	ldr	r3, [pc, #320]	; (202d00 <main+0x9d0>)
  osalDbgCheck((extp != NULL) && (config != NULL));

  osalSysLock();
  osalDbgAssert((extp->state == EXT_STOP) || (extp->state == EXT_ACTIVE),
                "invalid state");
  extp->config = config;
  202bc0:	f8df a158 	ldr.w	sl, [pc, #344]	; 202d1c <main+0x9ec>
  202bc4:	781b      	ldrb	r3, [r3, #0]
  202bc6:	4a4e      	ldr	r2, [pc, #312]	; (202d00 <main+0x9d0>)
  202bc8:	2b01      	cmp	r3, #1
  202bca:	f8c2 a004 	str.w	sl, [r2, #4]
  202bce:	d16c      	bne.n	202caa <main+0x97a>
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
  202bd0:	4b4a      	ldr	r3, [pc, #296]	; (202cfc <main+0x9cc>)
  202bd2:	2260      	movs	r2, #96	; 0x60
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  202bd4:	f04f 0e40 	mov.w	lr, #64	; 0x40
  202bd8:	f44f 7780 	mov.w	r7, #256	; 0x100
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
  202bdc:	f883 2306 	strb.w	r2, [r3, #774]	; 0x306
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  202be0:	f44f 7000 	mov.w	r0, #512	; 0x200
  202be4:	f8c3 e180 	str.w	lr, [r3, #384]	; 0x180
  202be8:	f44f 6180 	mov.w	r1, #1024	; 0x400
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
  202bec:	f8c3 e000 	str.w	lr, [r3]
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  202bf0:	f04f 0880 	mov.w	r8, #128	; 0x80
  202bf4:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
  202bf8:	f04f 0902 	mov.w	r9, #2
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
  202bfc:	f04f 0ef0 	mov.w	lr, #240	; 0xf0
  202c00:	f883 2307 	strb.w	r2, [r3, #775]	; 0x307
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  202c04:	f8c3 8180 	str.w	r8, [r3, #384]	; 0x180
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
  202c08:	f8c3 8000 	str.w	r8, [r3]
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  202c0c:	f04f 4880 	mov.w	r8, #1073741824	; 0x40000000
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
  202c10:	f883 2308 	strb.w	r2, [r3, #776]	; 0x308
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  202c14:	f8c3 7180 	str.w	r7, [r3, #384]	; 0x180
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
  202c18:	601f      	str	r7, [r3, #0]
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
  202c1a:	f883 2309 	strb.w	r2, [r3, #777]	; 0x309
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  202c1e:	f8c3 0180 	str.w	r0, [r3, #384]	; 0x180
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
  202c22:	6018      	str	r0, [r3, #0]
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
  202c24:	f883 230a 	strb.w	r2, [r3, #778]	; 0x30a
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  202c28:	f8c3 1180 	str.w	r1, [r3, #384]	; 0x180
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
  202c2c:	6019      	str	r1, [r3, #0]
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
  202c2e:	f883 2317 	strb.w	r2, [r3, #791]	; 0x317
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  202c32:	f8c3 c180 	str.w	ip, [r3, #384]	; 0x180
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
  202c36:	f8c3 c000 	str.w	ip, [r3]
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  202c3a:	f44f 5c80 	mov.w	ip, #4096	; 0x1000
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
  202c3e:	f883 2328 	strb.w	r2, [r3, #808]	; 0x328
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  202c42:	f8c3 7184 	str.w	r7, [r3, #388]	; 0x184
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
  202c46:	605f      	str	r7, [r3, #4]
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  202c48:	2704      	movs	r7, #4
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
  202c4a:	f883 2301 	strb.w	r2, [r3, #769]	; 0x301
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  202c4e:	f8c3 9180 	str.w	r9, [r3, #384]	; 0x180
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
  202c52:	f8c3 9000 	str.w	r9, [r3]
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  202c56:	f04f 0908 	mov.w	r9, #8
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
  202c5a:	f883 e329 	strb.w	lr, [r3, #809]	; 0x329
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  202c5e:	f8c3 0184 	str.w	r0, [r3, #388]	; 0x184
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
  202c62:	6058      	str	r0, [r3, #4]
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  202c64:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
  202c68:	f883 232a 	strb.w	r2, [r3, #810]	; 0x32a
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  202c6c:	f8c3 1184 	str.w	r1, [r3, #388]	; 0x184
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
  202c70:	6059      	str	r1, [r3, #4]
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
  202c72:	f883 233e 	strb.w	r2, [r3, #830]	; 0x33e
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  202c76:	f8c3 8184 	str.w	r8, [r3, #388]	; 0x184
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
  202c7a:	f8c3 8004 	str.w	r8, [r3, #4]
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
  202c7e:	f883 234c 	strb.w	r2, [r3, #844]	; 0x34c
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  202c82:	f8c3 c188 	str.w	ip, [r3, #392]	; 0x188
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
  202c86:	f8c3 c008 	str.w	ip, [r3, #8]
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
  202c8a:	f883 e302 	strb.w	lr, [r3, #770]	; 0x302
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  202c8e:	f8c3 7180 	str.w	r7, [r3, #384]	; 0x180
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
  202c92:	601f      	str	r7, [r3, #0]
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
  202c94:	f883 e303 	strb.w	lr, [r3, #771]	; 0x303
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  202c98:	f8c3 9180 	str.w	r9, [r3, #384]	; 0x180
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
  202c9c:	f8c3 9000 	str.w	r9, [r3]
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
  202ca0:	f883 235d 	strb.w	r2, [r3, #861]	; 0x35d
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  202ca4:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
  202ca8:	6098      	str	r0, [r3, #8]
      gptp->clock = STM32_TIMCLK2;
  202caa:	f04f 0800 	mov.w	r8, #0
 * @param[in] channel   channel to be disabled
 *
 * @notapi
 */
void ext_lld_channel_disable(EXTDriver *extp, expchannel_t channel) {
  uint32_t cmask = (1 << (channel & 0x1F));
  202cae:	f04f 0b01 	mov.w	fp, #1
  (void)extp;

#if STM32_EXTI_NUM_LINES > 32
  if (channel < 32) {
#endif
    EXTI->IMR  &= ~cmask;
  202cb2:	4b14      	ldr	r3, [pc, #80]	; (202d04 <main+0x9d4>)
  202cb4:	46c4      	mov	ip, r8
  202cb6:	e04a      	b.n	202d4e <main+0xa1e>
  202cb8:	20000bc4 	.word	0x20000bc4
  202cbc:	40007800 	.word	0x40007800
  202cc0:	00200ff1 	.word	0x00200ff1
  202cc4:	20000878 	.word	0x20000878
  202cc8:	08003044 	.word	0x08003044
  202ccc:	2000093c 	.word	0x2000093c
  202cd0:	200008dc 	.word	0x200008dc
  202cd4:	2000087c 	.word	0x2000087c
  202cd8:	40020800 	.word	0x40020800
  202cdc:	40021000 	.word	0x40021000
  202ce0:	40020400 	.word	0x40020400
  202ce4:	40021400 	.word	0x40021400
  202ce8:	40023800 	.word	0x40023800
  202cec:	20020000 	.word	0x20020000
  202cf0:	51eb851f 	.word	0x51eb851f
  202cf4:	20000834 	.word	0x20000834
  202cf8:	0cdfe600 	.word	0x0cdfe600
  202cfc:	e000e100 	.word	0xe000e100
  202d00:	2000082c 	.word	0x2000082c
  202d04:	40013c00 	.word	0x40013c00
  202d08:	e000e010 	.word	0xe000e010
  202d0c:	00034bbf 	.word	0x00034bbf
  202d10:	e000ed00 	.word	0xe000ed00
  202d14:	20000be4 	.word	0x20000be4
  202d18:	20000b8c 	.word	0x20000b8c
  202d1c:	08002f84 	.word	0x08002f84
  uint32_t cmask = (1 << (channel & 0x1F));
  202d20:	fa0b f10c 	lsl.w	r1, fp, ip
    EXTI->IMR  &= ~cmask;
  202d24:	6818      	ldr	r0, [r3, #0]
  202d26:	43ca      	mvns	r2, r1
  202d28:	4010      	ands	r0, r2
  202d2a:	6018      	str	r0, [r3, #0]
    EXTI->EMR  &= ~cmask;
  202d2c:	6858      	ldr	r0, [r3, #4]
  202d2e:	4010      	ands	r0, r2
  202d30:	6058      	str	r0, [r3, #4]
    EXTI->RTSR &= ~cmask;
  202d32:	6898      	ldr	r0, [r3, #8]
  202d34:	4010      	ands	r0, r2
  202d36:	6098      	str	r0, [r3, #8]
    EXTI->FTSR &= ~cmask;
  202d38:	68d8      	ldr	r0, [r3, #12]
  202d3a:	4002      	ands	r2, r0
  202d3c:	60da      	str	r2, [r3, #12]
    EXTI->PR    =  cmask;
  202d3e:	6159      	str	r1, [r3, #20]
  for (line = 0; line < EXT_MAX_CHANNELS; line++)
  202d40:	f10c 0c01 	add.w	ip, ip, #1
  202d44:	f1bc 0f18 	cmp.w	ip, #24
  202d48:	d03f      	beq.n	202dca <main+0xa9a>
  202d4a:	f85a 803c 	ldr.w	r8, [sl, ip, lsl #3]
    if (extp->config->channels[line].mode & EXT_CH_MODE_AUTOSTART)
  202d4e:	f018 0f04 	tst.w	r8, #4
  202d52:	d0e5      	beq.n	202d20 <main+0x9f0>
  if (channel < 16) {
  202d54:	f1bc 0f0f 	cmp.w	ip, #15
  uint32_t cmask = (1 << (channel & 0x1F));
  202d58:	fa0b f20c 	lsl.w	r2, fp, ip
  if (channel < 16) {
  202d5c:	d815      	bhi.n	202d8a <main+0xa5a>
  202d5e:	f02c 0003 	bic.w	r0, ip, #3
    uint32_t mask = ~(0xF << ((channel & 3) * 4));
  202d62:	f00c 0903 	and.w	r9, ip, #3
  202d66:	270f      	movs	r7, #15
                      EXT_MODE_GPIO_MASK) >>
  202d68:	f3c8 1103 	ubfx	r1, r8, #4, #4
  202d6c:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
    uint32_t mask = ~(0xF << ((channel & 3) * 4));
  202d70:	ea4f 0989 	mov.w	r9, r9, lsl #2
  202d74:	f500 309c 	add.w	r0, r0, #79872	; 0x13800
  202d78:	fa07 fe09 	lsl.w	lr, r7, r9
    uint32_t port = ((extp->config->channels[channel].mode &
  202d7c:	fa01 f109 	lsl.w	r1, r1, r9
    SYSCFG->EXTICR[n] = (SYSCFG->EXTICR[n] & mask) | port;
  202d80:	6887      	ldr	r7, [r0, #8]
  202d82:	ea27 070e 	bic.w	r7, r7, lr
  202d86:	4339      	orrs	r1, r7
  202d88:	6081      	str	r1, [r0, #8]
      EXTI->RTSR |= cmask;
  202d8a:	6898      	ldr	r0, [r3, #8]
    if (extp->config->channels[channel].mode & EXT_CH_MODE_RISING_EDGE)
  202d8c:	f018 0f01 	tst.w	r8, #1
  202d90:	ea6f 0102 	mvn.w	r1, r2
      EXTI->RTSR |= cmask;
  202d94:	bf14      	ite	ne
  202d96:	4310      	orrne	r0, r2
      EXTI->RTSR &= ~cmask;
  202d98:	4008      	andeq	r0, r1
    if (extp->config->channels[channel].mode & EXT_CH_MODE_FALLING_EDGE)
  202d9a:	f018 0f02 	tst.w	r8, #2
      EXTI->RTSR &= ~cmask;
  202d9e:	6098      	str	r0, [r3, #8]
      EXTI->FTSR |= cmask;
  202da0:	68d8      	ldr	r0, [r3, #12]
  202da2:	bf14      	ite	ne
  202da4:	4310      	orrne	r0, r2
      EXTI->FTSR &= ~cmask;
  202da6:	4008      	andeq	r0, r1
  202da8:	60d8      	str	r0, [r3, #12]
    if (extp->config->channels[channel].cb != NULL) {
  202daa:	eb0a 00cc 	add.w	r0, sl, ip, lsl #3
  202dae:	6840      	ldr	r0, [r0, #4]
  202db0:	b1a8      	cbz	r0, 202dde <main+0xaae>
      EXTI->IMR |= cmask;
  202db2:	6818      	ldr	r0, [r3, #0]
  for (line = 0; line < EXT_MAX_CHANNELS; line++)
  202db4:	f10c 0c01 	add.w	ip, ip, #1
      EXTI->IMR |= cmask;
  202db8:	4302      	orrs	r2, r0
  for (line = 0; line < EXT_MAX_CHANNELS; line++)
  202dba:	f1bc 0f18 	cmp.w	ip, #24
      EXTI->IMR |= cmask;
  202dbe:	601a      	str	r2, [r3, #0]
      EXTI->EMR &= ~cmask;
  202dc0:	685a      	ldr	r2, [r3, #4]
  202dc2:	ea01 0102 	and.w	r1, r1, r2
  202dc6:	6059      	str	r1, [r3, #4]
  for (line = 0; line < EXT_MAX_CHANNELS; line++)
  202dc8:	d1bf      	bne.n	202d4a <main+0xa1a>
  ext_lld_start(extp);
  extp->state = EXT_ACTIVE;
  202dca:	2202      	movs	r2, #2
  202dcc:	4926      	ldr	r1, [pc, #152]	; (202e68 <main+0xb38>)
  202dce:	2300      	movs	r3, #0
  202dd0:	700a      	strb	r2, [r1, #0]
  202dd2:	f383 8811 	msr	BASEPRI, r3
    extStart( &EXTD1, &EXTcfg );
    Enc_is_Initialized = true;
  202dd6:	2301      	movs	r3, #1
  202dd8:	4a24      	ldr	r2, [pc, #144]	; (202e6c <main+0xb3c>)
  202dda:	7013      	strb	r3, [r2, #0]
  202ddc:	e6ce      	b.n	202b7c <main+0x84c>
      EXTI->EMR |= cmask;
  202dde:	6858      	ldr	r0, [r3, #4]
  202de0:	4302      	orrs	r2, r0
  202de2:	605a      	str	r2, [r3, #4]
      EXTI->IMR &= ~cmask;
  202de4:	681a      	ldr	r2, [r3, #0]
  202de6:	4011      	ands	r1, r2
  202de8:	6019      	str	r1, [r3, #0]
  202dea:	e7a9      	b.n	202d40 <main+0xa10>

    palSetLineMode(driveSpeedLine, PAL_MODE_INPUT_ANALOG);          // GPIOA 4 for DAC
  202dec:	4820      	ldr	r0, [pc, #128]	; (202e70 <main+0xb40>)
  202dee:	2203      	movs	r2, #3
  202df0:	f7ff f936 	bl	202060 <_pal_lld_setgroupmode>
    palSetLineMode(driveDirectionLine, PAL_MODE_OUTPUT_OPENDRAIN ); // GPIOD 3 for direction
  202df4:	4648      	mov	r0, r9
  202df6:	2205      	movs	r2, #5
  202df8:	2108      	movs	r1, #8
  202dfa:	f7ff f931 	bl	202060 <_pal_lld_setgroupmode>
  202dfe:	2220      	movs	r2, #32
  202e00:	f382 8811 	msr	BASEPRI, r2
 */
void dac_lld_start(DACDriver *dacp) {

  /* If the driver is in DAC_STOP state then a full initialization is
     required.*/
  if (dacp->state == DAC_STOP) {
  202e04:	f898 2000 	ldrb.w	r2, [r8]
  osalSysLock();

  osalDbgAssert((dacp->state == DAC_STOP) || (dacp->state == DAC_READY),
                "invalid state");

  dacp->config = config;
  202e08:	491a      	ldr	r1, [pc, #104]	; (202e74 <main+0xb44>)
  202e0a:	2a01      	cmp	r2, #1
  202e0c:	f8c8 1010 	str.w	r1, [r8, #16]
  202e10:	d11c      	bne.n	202e4c <main+0xb1c>
    }
#endif
    /* Enabling DAC in SW triggering mode initially, initializing data to
       zero.*/
#if STM32_DAC_DUAL_MODE == FALSE
    dacp->params->dac->CR &= dacp->params->regmask;
  202e12:	f8d8 e028 	ldr.w	lr, [r8, #40]	; 0x28
      rccEnableDAC1(false);
  202e16:	f8da 0040 	ldr.w	r0, [sl, #64]	; 0x40
    dacp->params->dac->CR &= dacp->params->regmask;
  202e1a:	f8de 1000 	ldr.w	r1, [lr]
      rccEnableDAC1(false);
  202e1e:	f040 5000 	orr.w	r0, r0, #536870912	; 0x20000000
    dacp->params->dac->CR |= (DAC_CR_EN1 | dacp->config->cr) << dacp->params->regshift;
  202e22:	468c      	mov	ip, r1
      rccEnableDAC1(false);
  202e24:	f8ca 0040 	str.w	r0, [sl, #64]	; 0x40
    dacp->params->dac->CR &= dacp->params->regmask;
  202e28:	f8de 300c 	ldr.w	r3, [lr, #12]
  202e2c:	6808      	ldr	r0, [r1, #0]
    dacp->params->dac->CR |= (DAC_CR_EN1 | dacp->config->cr) << dacp->params->regshift;
  202e2e:	f8de 9008 	ldr.w	r9, [lr, #8]
    dacp->params->dac->CR &= dacp->params->regmask;
  202e32:	4018      	ands	r0, r3
#endif
    if (channel == 0U) {
#if STM32_DAC_DUAL_MODE
      dacp->params->dac->DHR12R1 = (uint32_t)sample;
#else
      *(&dacp->params->dac->DHR12R1 + dacp->params->dataoffset) = (uint32_t)sample;
  202e34:	f8de e004 	ldr.w	lr, [lr, #4]
    dacp->params->dac->CR |= (DAC_CR_EN1 | dacp->config->cr) << dacp->params->regshift;
  202e38:	fa02 f209 	lsl.w	r2, r2, r9
      *(&dacp->params->dac->DHR12R1 + dacp->params->dataoffset) = (uint32_t)sample;
  202e3c:	9b01      	ldr	r3, [sp, #4]
    dacp->params->dac->CR &= dacp->params->regmask;
  202e3e:	6008      	str	r0, [r1, #0]
    dacp->params->dac->CR |= (DAC_CR_EN1 | dacp->config->cr) << dacp->params->regshift;
  202e40:	6809      	ldr	r1, [r1, #0]
  202e42:	430a      	orrs	r2, r1
  202e44:	f84c 2b08 	str.w	r2, [ip], #8
      *(&dacp->params->dac->DHR12R1 + dacp->params->dataoffset) = (uint32_t)sample;
  202e48:	f84c 302e 	str.w	r3, [ip, lr, lsl #2]
  dac_lld_start(dacp);
  dacp->state = DAC_READY;
  202e4c:	2202      	movs	r2, #2
  202e4e:	2300      	movs	r3, #0
  202e50:	f888 2000 	strb.w	r2, [r8]
  202e54:	f383 8811 	msr	BASEPRI, r3
    dacStart(&DACD1, &DAC1cfg);                                     // DAC driver start

    isInitialized = true;
  202e58:	2301      	movs	r3, #1
  202e5a:	f88b 3000 	strb.w	r3, [fp]
  202e5e:	e5d0      	b.n	202a02 <main+0x6d2>
  tp->state = CH_STATE_READY;
  202e60:	f882 1020 	strb.w	r1, [r2, #32]
  202e64:	e7fe      	b.n	202e64 <main+0xb34>
  202e66:	bf00      	nop
  202e68:	2000082c 	.word	0x2000082c
  202e6c:	20000834 	.word	0x20000834
  202e70:	40020000 	.word	0x40020000
  202e74:	08002f7c 	.word	0x08002f7c
	...

00202e80 <GPT_CB.lto_priv.28>:
{
  202e80:	b510      	push	{r4, lr}
    prev_dist = dist;
  202e82:	4c0f      	ldr	r4, [pc, #60]	; (202ec0 <GPT_CB.lto_priv.28+0x40>)
  202e84:	4a0f      	ldr	r2, [pc, #60]	; (202ec4 <GPT_CB.lto_priv.28+0x44>)
 * @brief       Counts encoder turnovers
 * @return      Number of turnovers
 */
encoderTurnoverValue_t get_turnover(void)
{
    return((float)enc_ticks/ENC_MAX_TICK);
  202e86:	4b10      	ldr	r3, [pc, #64]	; (202ec8 <GPT_CB.lto_priv.28+0x48>)
  202e88:	6821      	ldr	r1, [r4, #0]
  202e8a:	6818      	ldr	r0, [r3, #0]
  202e8c:	6011      	str	r1, [r2, #0]
  202e8e:	f7fd ff09 	bl	200ca4 <__aeabi_i2f>
  202e92:	490e      	ldr	r1, [pc, #56]	; (202ecc <GPT_CB.lto_priv.28+0x4c>)
  202e94:	f7fe f80e 	bl	200eb4 <__aeabi_fdiv>
    float distance = get_turnover()*(2*M_PI*RADIUS)*TRANSMITION_RATIO;
  202e98:	f7fd fb94 	bl	2005c4 <__aeabi_f2d>
  202e9c:	a306      	add	r3, pc, #24	; (adr r3, 202eb8 <GPT_CB.lto_priv.28+0x38>)
  202e9e:	e9d3 2300 	ldrd	r2, r3, [r3]
  202ea2:	f7fd fbe3 	bl	20066c <__aeabi_dmul>
  202ea6:	2200      	movs	r2, #0
  202ea8:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
  202eac:	f7fd fbde 	bl	20066c <__aeabi_dmul>
  202eb0:	f7fd fdee 	bl	200a90 <__aeabi_d2f>
  202eb4:	6020      	str	r0, [r4, #0]
  202eb6:	bd10      	pop	{r4, pc}
  202eb8:	4d659f8a 	.word	0x4d659f8a
  202ebc:	3ffa2357 	.word	0x3ffa2357
  202ec0:	20000bf4 	.word	0x20000bf4
  202ec4:	20000bfc 	.word	0x20000bfc
  202ec8:	20000bf8 	.word	0x20000bf8
  202ecc:	43b40000 	.word	0x43b40000

00202ed0 <EXT_CB_A.lto_priv.29>:
    if(palReadLine(ENC_CH_B))
  202ed0:	4b05      	ldr	r3, [pc, #20]	; (202ee8 <EXT_CB_A.lto_priv.29+0x18>)
        enc_ticks--;
  202ed2:	4a06      	ldr	r2, [pc, #24]	; (202eec <EXT_CB_A.lto_priv.29+0x1c>)
    if(palReadLine(ENC_CH_B))
  202ed4:	691b      	ldr	r3, [r3, #16]
  202ed6:	f013 0f20 	tst.w	r3, #32
        enc_ticks--;
  202eda:	6813      	ldr	r3, [r2, #0]
  202edc:	bf14      	ite	ne
  202ede:	f103 33ff 	addne.w	r3, r3, #4294967295
        enc_ticks++;
  202ee2:	3301      	addeq	r3, #1
  202ee4:	6013      	str	r3, [r2, #0]
  202ee6:	4770      	bx	lr
  202ee8:	40021800 	.word	0x40021800
  202eec:	20000bf8 	.word	0x20000bf8

00202ef0 <chTMStartMeasurementX.constprop.20>:
  return DWT->CYCCNT;
  202ef0:	4b01      	ldr	r3, [pc, #4]	; (202ef8 <chTMStartMeasurementX.constprop.20+0x8>)
  202ef2:	685b      	ldr	r3, [r3, #4]
  tmp->last = chSysGetRealtimeCounterX();
  202ef4:	6083      	str	r3, [r0, #8]
  202ef6:	4770      	bx	lr
  202ef8:	e0001000 	.word	0xe0001000
