Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: Comprehensive.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Comprehensive.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Comprehensive"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : Comprehensive
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "\\vmware-host\shared folders\WorkSpace\Verilog\Young_05_RAM_64x32bit\ipcore_dir\RAM_64x32bit_C.v" into library work
Parsing module <RAM_64x32bit_C>.
Analyzing Verilog file "\\vmware-host\shared folders\WorkSpace\Verilog\Young_05_RAM_64x32bit\RegisterFile_32x32bit_M.v" into library work
Parsing module <RegisterFile_32x32bit_M>.
Analyzing Verilog file "\\vmware-host\shared folders\WorkSpace\Verilog\Young_05_RAM_64x32bit\RAM_64x32bit_M.v" into library work
Parsing module <RAM_64x32bit_M>.
Analyzing Verilog file "\\vmware-host\shared folders\WorkSpace\Verilog\Young_05_RAM_64x32bit\MultifunctionalALU_32bit_M.v" into library work
Parsing module <MultifunctionalALU_32bit_M>.
Analyzing Verilog file "\\vmware-host\shared folders\WorkSpace\Verilog\Young_05_RAM_64x32bit\Comprehensive.v" into library work
Parsing module <Comprehensive>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Comprehensive>.

Elaborating module <MultifunctionalALU_32bit_M>.

Elaborating module <RegisterFile_32x32bit_M>.

Elaborating module <RAM_64x32bit_M>.

Elaborating module <RAM_64x32bit_C>.
WARNING:HDLCompiler:1499 - "\\vmware-host\shared folders\WorkSpace\Verilog\Young_05_RAM_64x32bit\ipcore_dir\RAM_64x32bit_C.v" Line 39: Empty module <RAM_64x32bit_C> remains a black box.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Comprehensive>.
    Related source file is "\\vmware-host\shared folders\WorkSpace\Verilog\Young_05_RAM_64x32bit\Comprehensive.v".
    Summary:
	no macro.
Unit <Comprehensive> synthesized.

Synthesizing Unit <MultifunctionalALU_32bit_M>.
    Related source file is "\\vmware-host\shared folders\WorkSpace\Verilog\Young_05_RAM_64x32bit\MultifunctionalALU_32bit_M.v".
    Found 33-bit subtractor for signal <GND_2_o_GND_2_o_sub_7_OUT> created at line 44.
    Found 33-bit adder for signal <n0032> created at line 40.
    Found 32-bit shifter logical left for signal <B[31]_A[31]_shift_left_8_OUT> created at line 47
    Found 32-bit 8-to-1 multiplexer for signal <F> created at line 33.
WARNING:Xst:737 - Found 1-bit latch for signal <C31>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit comparator greater for signal <A[31]_B[31]_LessThan_8_o> created at line 46
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   1 Latch(s).
	inferred   1 Comparator(s).
	inferred   3 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <MultifunctionalALU_32bit_M> synthesized.

Synthesizing Unit <RegisterFile_32x32bit_M>.
    Related source file is "\\vmware-host\shared folders\WorkSpace\Verilog\Young_05_RAM_64x32bit\RegisterFile_32x32bit_M.v".
    Found 1024-bit register for signal <n0043[1023:0]>.
    Found 32-bit 32-to-1 multiplexer for signal <R_Data_A> created at line 52.
    Found 32-bit 32-to-1 multiplexer for signal <R_Data_B> created at line 53.
    Summary:
	inferred 1024 D-type flip-flop(s).
	inferred  34 Multiplexer(s).
Unit <RegisterFile_32x32bit_M> synthesized.

Synthesizing Unit <RAM_64x32bit_M>.
    Related source file is "\\vmware-host\shared folders\WorkSpace\Verilog\Young_05_RAM_64x32bit\RAM_64x32bit_M.v".
    Summary:
	no macro.
Unit <RAM_64x32bit_M> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 33-bit adder                                          : 1
 33-bit subtractor                                     : 1
# Registers                                            : 1
 1024-bit register                                     : 1
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 37
 1-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 33
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 8-to-1 multiplexer                             : 1
# Logic shifters                                       : 1
 32-bit shifter logical left                           : 1
# Xors                                                 : 2
 1-bit xor4                                            : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/RAM_64x32bit_C.ngc>.
Loading core <RAM_64x32bit_C> for timing and area information for instance <RAM_64x32bit_IC>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 33-bit adder                                          : 1
 33-bit subtractor                                     : 1
# Registers                                            : 1024
 Flip-Flops                                            : 1024
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 37
 1-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 33
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 8-to-1 multiplexer                             : 1
# Logic shifters                                       : 1
 32-bit shifter logical left                           : 1
# Xors                                                 : 2
 1-bit xor4                                            : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Comprehensive> ...

Optimizing unit <RegisterFile_32x32bit_M> ...

Optimizing unit <MultifunctionalALU_32bit_M> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Comprehensive, actual ratio is 4.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1024
 Flip-Flops                                            : 1024

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Comprehensive.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2360
#      GND                         : 2
#      LUT2                        : 66
#      LUT3                        : 15
#      LUT4                        : 74
#      LUT5                        : 113
#      LUT6                        : 1839
#      MUXCY                       : 80
#      MUXF7                       : 104
#      VCC                         : 2
#      XORCY                       : 65
# FlipFlops/Latches                : 1025
#      FDCE                        : 992
#      FDPE                        : 32
#      LD                          : 1
# RAMS                             : 1
#      RAMB18E1                    : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 185
#      IBUF                        : 23
#      OBUF                        : 162

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1025  out of  126800     0%  
 Number of Slice LUTs:                 2107  out of  63400     3%  
    Number used as Logic:              2107  out of  63400     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2107
   Number with an unused Flip Flop:    1082  out of   2107    51%  
   Number with an unused LUT:             0  out of   2107     0%  
   Number of fully used LUT-FF pairs:  1025  out of   2107    48%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                         186
 Number of bonded IOBs:                 186  out of    210    88%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of    135     0%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------------------------------------------------+----------------------------------------+-------+
Clock Signal                                                                                                   | Clock buffer(FF name)                  | Load  |
---------------------------------------------------------------------------------------------------------------+----------------------------------------+-------+
clk                                                                                                            | BUFGP                                  | 1025  |
MultifunctionalALU_32bit_I/ALU_OP[2]_GND_4_o_Mux_12_o(MultifunctionalALU_32bit_I/ALU_OP[2]_GND_4_o_Mux_12_o1:O)| NONE(*)(MultifunctionalALU_32bit_I/C31)| 1     |
---------------------------------------------------------------------------------------------------------------+----------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.592ns (Maximum Frequency: 178.819MHz)
   Minimum input arrival time before clock: 5.501ns
   Maximum output required time after clock: 7.261ns
   Maximum combinational path delay: 7.169ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.592ns (frequency: 178.819MHz)
  Total number of paths / destination ports: 7159104 / 1068
-------------------------------------------------------------------------
Delay:               5.592ns (Levels of Logic = 9)
  Source:            RegisterFile_32x32bit_I/REG_Files_31_184 (FF)
  Destination:       RAM_64x32bit_I/RAM_64x32bit_IC/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: RegisterFile_32x32bit_I/REG_Files_31_184 to RAM_64x32bit_I/RAM_64x32bit_IC/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.361   0.566  RegisterFile_32x32bit_I/REG_Files_31_184 (RegisterFile_32x32bit_I/REG_Files_31_184)
     LUT6:I2->O            1   0.097   0.556  RegisterFile_32x32bit_I/Mmux_R_Data_A_849 (RegisterFile_32x32bit_I/Mmux_R_Data_A_849)
     LUT6:I2->O            1   0.097   0.000  RegisterFile_32x32bit_I/Mmux_R_Data_A_316 (RegisterFile_32x32bit_I/Mmux_R_Data_A_316)
     MUXF7:I1->O           7   0.279   0.711  RegisterFile_32x32bit_I/Mmux_R_Data_A_2_f7_15 (R_Data_A_24_OBUF)
     LUT5:I0->O            3   0.097   0.566  MultifunctionalALU_32bit_I/out6 (MultifunctionalALU_32bit_I/out5)
     LUT6:I2->O           54   0.097   0.405  MultifunctionalALU_32bit_I/Mmux_F262111 (MultifunctionalALU_32bit_I/Mmux_F26211)
     LUT6:I5->O            1   0.097   0.000  MultifunctionalALU_32bit_I/Mmux_F112_SW2_G (N86)
     MUXF7:I1->O           2   0.279   0.561  MultifunctionalALU_32bit_I/Mmux_F112_SW2 (N18)
     LUT6:I2->O            2   0.097   0.283  MultifunctionalALU_32bit_I/Mmux_F113_1 (MultifunctionalALU_32bit_I/Mmux_F1131)
     begin scope: 'RAM_64x32bit_I/RAM_64x32bit_IC:addra<1>'
     RAMB18E1:ADDRARDADDR6        0.442          U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    ----------------------------------------
    Total                      5.592ns (1.943ns logic, 3.649ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 4724664 / 3120
-------------------------------------------------------------------------
Offset:              5.501ns (Levels of Logic = 10)
  Source:            rs<1> (PAD)
  Destination:       RAM_64x32bit_I/RAM_64x32bit_IC/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Destination Clock: clk rising

  Data Path: rs<1> to RAM_64x32bit_I/RAM_64x32bit_IC/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           256   0.001   0.834  rs_1_IBUF (rs_1_IBUF)
     LUT6:I0->O            1   0.097   0.556  RegisterFile_32x32bit_I/Mmux_R_Data_A_849 (RegisterFile_32x32bit_I/Mmux_R_Data_A_849)
     LUT6:I2->O            1   0.097   0.000  RegisterFile_32x32bit_I/Mmux_R_Data_A_316 (RegisterFile_32x32bit_I/Mmux_R_Data_A_316)
     MUXF7:I1->O           7   0.279   0.711  RegisterFile_32x32bit_I/Mmux_R_Data_A_2_f7_15 (R_Data_A_24_OBUF)
     LUT5:I0->O            3   0.097   0.566  MultifunctionalALU_32bit_I/out6 (MultifunctionalALU_32bit_I/out5)
     LUT6:I2->O           54   0.097   0.405  MultifunctionalALU_32bit_I/Mmux_F262111 (MultifunctionalALU_32bit_I/Mmux_F26211)
     LUT6:I5->O            1   0.097   0.000  MultifunctionalALU_32bit_I/Mmux_F112_SW2_G (N86)
     MUXF7:I1->O           2   0.279   0.561  MultifunctionalALU_32bit_I/Mmux_F112_SW2 (N18)
     LUT6:I2->O            2   0.097   0.283  MultifunctionalALU_32bit_I/Mmux_F113_1 (MultifunctionalALU_32bit_I/Mmux_F1131)
     begin scope: 'RAM_64x32bit_I/RAM_64x32bit_IC:addra<1>'
     RAMB18E1:ADDRARDADDR6        0.442          U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    ----------------------------------------
    Total                      5.501ns (1.583ns logic, 3.918ns route)
                                       (28.8% logic, 71.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'MultifunctionalALU_32bit_I/ALU_OP[2]_GND_4_o_Mux_12_o'
  Total number of paths / destination ports: 4033 / 1
-------------------------------------------------------------------------
Offset:              4.238ns (Levels of Logic = 39)
  Source:            rt<1> (PAD)
  Destination:       MultifunctionalALU_32bit_I/C31 (LATCH)
  Destination Clock: MultifunctionalALU_32bit_I/ALU_OP[2]_GND_4_o_Mux_12_o falling

  Data Path: rt<1> to MultifunctionalALU_32bit_I/C31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           256   0.001   0.834  rt_1_IBUF (rt_1_IBUF)
     LUT6:I0->O            1   0.097   0.556  RegisterFile_32x32bit_I/Mmux_R_Data_B_81 (RegisterFile_32x32bit_I/Mmux_R_Data_B_81)
     LUT6:I2->O            1   0.097   0.000  RegisterFile_32x32bit_I/Mmux_R_Data_B_3 (RegisterFile_32x32bit_I/Mmux_R_Data_B_3)
     MUXF7:I1->O          16   0.279   0.448  RegisterFile_32x32bit_I/Mmux_R_Data_B_2_f7 (R_Data_B_0_OBUF)
     LUT2:I0->O            1   0.097   0.000  MultifunctionalALU_32bit_I/Msub_GND_2_o_GND_2_o_sub_7_OUT_lut<0> (MultifunctionalALU_32bit_I/Msub_GND_2_o_GND_2_o_sub_7_OUT_lut<0>)
     MUXCY:S->O            1   0.353   0.000  MultifunctionalALU_32bit_I/Msub_GND_2_o_GND_2_o_sub_7_OUT_cy<0> (MultifunctionalALU_32bit_I/Msub_GND_2_o_GND_2_o_sub_7_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  MultifunctionalALU_32bit_I/Msub_GND_2_o_GND_2_o_sub_7_OUT_cy<1> (MultifunctionalALU_32bit_I/Msub_GND_2_o_GND_2_o_sub_7_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  MultifunctionalALU_32bit_I/Msub_GND_2_o_GND_2_o_sub_7_OUT_cy<2> (MultifunctionalALU_32bit_I/Msub_GND_2_o_GND_2_o_sub_7_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  MultifunctionalALU_32bit_I/Msub_GND_2_o_GND_2_o_sub_7_OUT_cy<3> (MultifunctionalALU_32bit_I/Msub_GND_2_o_GND_2_o_sub_7_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  MultifunctionalALU_32bit_I/Msub_GND_2_o_GND_2_o_sub_7_OUT_cy<4> (MultifunctionalALU_32bit_I/Msub_GND_2_o_GND_2_o_sub_7_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  MultifunctionalALU_32bit_I/Msub_GND_2_o_GND_2_o_sub_7_OUT_cy<5> (MultifunctionalALU_32bit_I/Msub_GND_2_o_GND_2_o_sub_7_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  MultifunctionalALU_32bit_I/Msub_GND_2_o_GND_2_o_sub_7_OUT_cy<6> (MultifunctionalALU_32bit_I/Msub_GND_2_o_GND_2_o_sub_7_OUT_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  MultifunctionalALU_32bit_I/Msub_GND_2_o_GND_2_o_sub_7_OUT_cy<7> (MultifunctionalALU_32bit_I/Msub_GND_2_o_GND_2_o_sub_7_OUT_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  MultifunctionalALU_32bit_I/Msub_GND_2_o_GND_2_o_sub_7_OUT_cy<8> (MultifunctionalALU_32bit_I/Msub_GND_2_o_GND_2_o_sub_7_OUT_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  MultifunctionalALU_32bit_I/Msub_GND_2_o_GND_2_o_sub_7_OUT_cy<9> (MultifunctionalALU_32bit_I/Msub_GND_2_o_GND_2_o_sub_7_OUT_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  MultifunctionalALU_32bit_I/Msub_GND_2_o_GND_2_o_sub_7_OUT_cy<10> (MultifunctionalALU_32bit_I/Msub_GND_2_o_GND_2_o_sub_7_OUT_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  MultifunctionalALU_32bit_I/Msub_GND_2_o_GND_2_o_sub_7_OUT_cy<11> (MultifunctionalALU_32bit_I/Msub_GND_2_o_GND_2_o_sub_7_OUT_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  MultifunctionalALU_32bit_I/Msub_GND_2_o_GND_2_o_sub_7_OUT_cy<12> (MultifunctionalALU_32bit_I/Msub_GND_2_o_GND_2_o_sub_7_OUT_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  MultifunctionalALU_32bit_I/Msub_GND_2_o_GND_2_o_sub_7_OUT_cy<13> (MultifunctionalALU_32bit_I/Msub_GND_2_o_GND_2_o_sub_7_OUT_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  MultifunctionalALU_32bit_I/Msub_GND_2_o_GND_2_o_sub_7_OUT_cy<14> (MultifunctionalALU_32bit_I/Msub_GND_2_o_GND_2_o_sub_7_OUT_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  MultifunctionalALU_32bit_I/Msub_GND_2_o_GND_2_o_sub_7_OUT_cy<15> (MultifunctionalALU_32bit_I/Msub_GND_2_o_GND_2_o_sub_7_OUT_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  MultifunctionalALU_32bit_I/Msub_GND_2_o_GND_2_o_sub_7_OUT_cy<16> (MultifunctionalALU_32bit_I/Msub_GND_2_o_GND_2_o_sub_7_OUT_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  MultifunctionalALU_32bit_I/Msub_GND_2_o_GND_2_o_sub_7_OUT_cy<17> (MultifunctionalALU_32bit_I/Msub_GND_2_o_GND_2_o_sub_7_OUT_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  MultifunctionalALU_32bit_I/Msub_GND_2_o_GND_2_o_sub_7_OUT_cy<18> (MultifunctionalALU_32bit_I/Msub_GND_2_o_GND_2_o_sub_7_OUT_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  MultifunctionalALU_32bit_I/Msub_GND_2_o_GND_2_o_sub_7_OUT_cy<19> (MultifunctionalALU_32bit_I/Msub_GND_2_o_GND_2_o_sub_7_OUT_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  MultifunctionalALU_32bit_I/Msub_GND_2_o_GND_2_o_sub_7_OUT_cy<20> (MultifunctionalALU_32bit_I/Msub_GND_2_o_GND_2_o_sub_7_OUT_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  MultifunctionalALU_32bit_I/Msub_GND_2_o_GND_2_o_sub_7_OUT_cy<21> (MultifunctionalALU_32bit_I/Msub_GND_2_o_GND_2_o_sub_7_OUT_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  MultifunctionalALU_32bit_I/Msub_GND_2_o_GND_2_o_sub_7_OUT_cy<22> (MultifunctionalALU_32bit_I/Msub_GND_2_o_GND_2_o_sub_7_OUT_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  MultifunctionalALU_32bit_I/Msub_GND_2_o_GND_2_o_sub_7_OUT_cy<23> (MultifunctionalALU_32bit_I/Msub_GND_2_o_GND_2_o_sub_7_OUT_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  MultifunctionalALU_32bit_I/Msub_GND_2_o_GND_2_o_sub_7_OUT_cy<24> (MultifunctionalALU_32bit_I/Msub_GND_2_o_GND_2_o_sub_7_OUT_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  MultifunctionalALU_32bit_I/Msub_GND_2_o_GND_2_o_sub_7_OUT_cy<25> (MultifunctionalALU_32bit_I/Msub_GND_2_o_GND_2_o_sub_7_OUT_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  MultifunctionalALU_32bit_I/Msub_GND_2_o_GND_2_o_sub_7_OUT_cy<26> (MultifunctionalALU_32bit_I/Msub_GND_2_o_GND_2_o_sub_7_OUT_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  MultifunctionalALU_32bit_I/Msub_GND_2_o_GND_2_o_sub_7_OUT_cy<27> (MultifunctionalALU_32bit_I/Msub_GND_2_o_GND_2_o_sub_7_OUT_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  MultifunctionalALU_32bit_I/Msub_GND_2_o_GND_2_o_sub_7_OUT_cy<28> (MultifunctionalALU_32bit_I/Msub_GND_2_o_GND_2_o_sub_7_OUT_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  MultifunctionalALU_32bit_I/Msub_GND_2_o_GND_2_o_sub_7_OUT_cy<29> (MultifunctionalALU_32bit_I/Msub_GND_2_o_GND_2_o_sub_7_OUT_cy<29>)
     MUXCY:CI->O           1   0.023   0.000  MultifunctionalALU_32bit_I/Msub_GND_2_o_GND_2_o_sub_7_OUT_cy<30> (MultifunctionalALU_32bit_I/Msub_GND_2_o_GND_2_o_sub_7_OUT_cy<30>)
     MUXCY:CI->O           0   0.023   0.000  MultifunctionalALU_32bit_I/Msub_GND_2_o_GND_2_o_sub_7_OUT_cy<31> (MultifunctionalALU_32bit_I/Msub_GND_2_o_GND_2_o_sub_7_OUT_cy<31>)
     XORCY:CI->O           1   0.370   0.295  MultifunctionalALU_32bit_I/Msub_GND_2_o_GND_2_o_sub_7_OUT_xor<32> (MultifunctionalALU_32bit_I/GND_2_o_GND_2_o_sub_7_OUT<32>)
     LUT3:I2->O            1   0.097   0.000  MultifunctionalALU_32bit_I/Mmux_ALU_OP[2]_C31_Mux_11_o11 (MultifunctionalALU_32bit_I/ALU_OP[2]_C31_Mux_11_o)
     LD:D                     -0.028          MultifunctionalALU_32bit_I/C31
    ----------------------------------------
    Total                      4.238ns (2.104ns logic, 2.134ns route)
                                       (49.6% logic, 50.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 675008 / 162
-------------------------------------------------------------------------
Offset:              7.261ns (Levels of Logic = 12)
  Source:            RegisterFile_32x32bit_I/REG_Files_31_184 (FF)
  Destination:       ZF (PAD)
  Source Clock:      clk rising

  Data Path: RegisterFile_32x32bit_I/REG_Files_31_184 to ZF
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.361   0.566  RegisterFile_32x32bit_I/REG_Files_31_184 (RegisterFile_32x32bit_I/REG_Files_31_184)
     LUT6:I2->O            1   0.097   0.556  RegisterFile_32x32bit_I/Mmux_R_Data_A_849 (RegisterFile_32x32bit_I/Mmux_R_Data_A_849)
     LUT6:I2->O            1   0.097   0.000  RegisterFile_32x32bit_I/Mmux_R_Data_A_316 (RegisterFile_32x32bit_I/Mmux_R_Data_A_316)
     MUXF7:I1->O           7   0.279   0.711  RegisterFile_32x32bit_I/Mmux_R_Data_A_2_f7_15 (R_Data_A_24_OBUF)
     LUT5:I0->O            3   0.097   0.566  MultifunctionalALU_32bit_I/out6 (MultifunctionalALU_32bit_I/out5)
     LUT6:I2->O           54   0.097   0.405  MultifunctionalALU_32bit_I/Mmux_F262111 (MultifunctionalALU_32bit_I/Mmux_F26211)
     LUT6:I5->O            1   0.097   0.511  MultifunctionalALU_32bit_I/Mmux_F301_SW3_G (N144)
     LUT6:I3->O            1   0.097   0.000  MultifunctionalALU_32bit_I/Mmux_F302_G (N206)
     MUXF7:I1->O          35   0.279   0.801  MultifunctionalALU_32bit_I/Mmux_F302 (F_8_OBUF)
     LUT6:I0->O            1   0.097   0.379  MultifunctionalALU_32bit_I/ZF<31>1 (MultifunctionalALU_32bit_I/ZF<31>)
     LUT6:I4->O            1   0.097   0.693  MultifunctionalALU_32bit_I/ZF<31>2 (MultifunctionalALU_32bit_I/ZF<31>1)
     LUT6:I0->O            1   0.097   0.279  MultifunctionalALU_32bit_I/ZF<31>8 (ZF_OBUF)
     OBUF:I->O                 0.000          ZF_OBUF (ZF)
    ----------------------------------------
    Total                      7.261ns (1.792ns logic, 5.469ns route)
                                       (24.7% logic, 75.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MultifunctionalALU_32bit_I/ALU_OP[2]_GND_4_o_Mux_12_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.228ns (Levels of Logic = 2)
  Source:            MultifunctionalALU_32bit_I/C31 (LATCH)
  Destination:       OF (PAD)
  Source Clock:      MultifunctionalALU_32bit_I/ALU_OP[2]_GND_4_o_Mux_12_o falling

  Data Path: MultifunctionalALU_32bit_I/C31 to OF
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.379  MultifunctionalALU_32bit_I/C31 (MultifunctionalALU_32bit_I/C31)
     LUT4:I2->O            1   0.097   0.279  MultifunctionalALU_32bit_I/Mxor_OF_xo<0>1 (OF_OBUF)
     OBUF:I->O                 0.000          OF_OBUF (OF)
    ----------------------------------------
    Total                      1.228ns (0.569ns logic, 0.659ns route)
                                       (46.4% logic, 53.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 444727 / 130
-------------------------------------------------------------------------
Delay:               7.169ns (Levels of Logic = 13)
  Source:            rs<1> (PAD)
  Destination:       ZF (PAD)

  Data Path: rs<1> to ZF
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           256   0.001   0.834  rs_1_IBUF (rs_1_IBUF)
     LUT6:I0->O            1   0.097   0.556  RegisterFile_32x32bit_I/Mmux_R_Data_A_849 (RegisterFile_32x32bit_I/Mmux_R_Data_A_849)
     LUT6:I2->O            1   0.097   0.000  RegisterFile_32x32bit_I/Mmux_R_Data_A_316 (RegisterFile_32x32bit_I/Mmux_R_Data_A_316)
     MUXF7:I1->O           7   0.279   0.711  RegisterFile_32x32bit_I/Mmux_R_Data_A_2_f7_15 (R_Data_A_24_OBUF)
     LUT5:I0->O            3   0.097   0.566  MultifunctionalALU_32bit_I/out6 (MultifunctionalALU_32bit_I/out5)
     LUT6:I2->O           54   0.097   0.405  MultifunctionalALU_32bit_I/Mmux_F262111 (MultifunctionalALU_32bit_I/Mmux_F26211)
     LUT6:I5->O            1   0.097   0.511  MultifunctionalALU_32bit_I/Mmux_F301_SW3_G (N144)
     LUT6:I3->O            1   0.097   0.000  MultifunctionalALU_32bit_I/Mmux_F302_G (N206)
     MUXF7:I1->O          35   0.279   0.801  MultifunctionalALU_32bit_I/Mmux_F302 (F_8_OBUF)
     LUT6:I0->O            1   0.097   0.379  MultifunctionalALU_32bit_I/ZF<31>1 (MultifunctionalALU_32bit_I/ZF<31>)
     LUT6:I4->O            1   0.097   0.693  MultifunctionalALU_32bit_I/ZF<31>2 (MultifunctionalALU_32bit_I/ZF<31>1)
     LUT6:I0->O            1   0.097   0.279  MultifunctionalALU_32bit_I/ZF<31>8 (ZF_OBUF)
     OBUF:I->O                 0.000          ZF_OBUF (ZF)
    ----------------------------------------
    Total                      7.169ns (1.432ns logic, 5.737ns route)
                                       (20.0% logic, 80.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock MultifunctionalALU_32bit_I/ALU_OP[2]_GND_4_o_Mux_12_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    4.330|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.592|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 19.00 secs
Total CPU time to Xst completion: 19.23 secs
 
--> 

Total memory usage is 4646128 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    1 (   0 filtered)

