|sdr_test
clk => clk~0.IN1
rst_n => rst_n~0.IN1
sdram_clk <= sys_ctrl:uut_sysctrl.sdram_clk
sdram_cke <= sdram_top:uut_sdramtop.sdram_cke
sdram_cs_n <= sdram_top:uut_sdramtop.sdram_cs_n
sdram_ras_n <= sdram_top:uut_sdramtop.sdram_ras_n
sdram_cas_n <= sdram_top:uut_sdramtop.sdram_cas_n
sdram_we_n <= sdram_top:uut_sdramtop.sdram_we_n
sdram_ba[0] <= sdram_top:uut_sdramtop.sdram_ba
sdram_ba[1] <= sdram_top:uut_sdramtop.sdram_ba
sdram_addr[0] <= sdram_top:uut_sdramtop.sdram_addr
sdram_addr[1] <= sdram_top:uut_sdramtop.sdram_addr
sdram_addr[2] <= sdram_top:uut_sdramtop.sdram_addr
sdram_addr[3] <= sdram_top:uut_sdramtop.sdram_addr
sdram_addr[4] <= sdram_top:uut_sdramtop.sdram_addr
sdram_addr[5] <= sdram_top:uut_sdramtop.sdram_addr
sdram_addr[6] <= sdram_top:uut_sdramtop.sdram_addr
sdram_addr[7] <= sdram_top:uut_sdramtop.sdram_addr
sdram_addr[8] <= sdram_top:uut_sdramtop.sdram_addr
sdram_addr[9] <= sdram_top:uut_sdramtop.sdram_addr
sdram_addr[10] <= sdram_top:uut_sdramtop.sdram_addr
sdram_addr[11] <= sdram_top:uut_sdramtop.sdram_addr
sdram_data[0] <= sdram_top:uut_sdramtop.sdram_data
sdram_data[1] <= sdram_top:uut_sdramtop.sdram_data
sdram_data[2] <= sdram_top:uut_sdramtop.sdram_data
sdram_data[3] <= sdram_top:uut_sdramtop.sdram_data
sdram_data[4] <= sdram_top:uut_sdramtop.sdram_data
sdram_data[5] <= sdram_top:uut_sdramtop.sdram_data
sdram_data[6] <= sdram_top:uut_sdramtop.sdram_data
sdram_data[7] <= sdram_top:uut_sdramtop.sdram_data
sdram_data[8] <= sdram_top:uut_sdramtop.sdram_data
sdram_data[9] <= sdram_top:uut_sdramtop.sdram_data
sdram_data[10] <= sdram_top:uut_sdramtop.sdram_data
sdram_data[11] <= sdram_top:uut_sdramtop.sdram_data
sdram_data[12] <= sdram_top:uut_sdramtop.sdram_data
sdram_data[13] <= sdram_top:uut_sdramtop.sdram_data
sdram_data[14] <= sdram_top:uut_sdramtop.sdram_data
sdram_data[15] <= sdram_top:uut_sdramtop.sdram_data
spi_miso => spi_miso~0.IN1
spi_mosi <= sdcard_ctrl:uut_sdcartctrl.spi_mosi
spi_clk <= sdcard_ctrl:uut_sdcartctrl.spi_clk
spi_cs_n <= sdcard_ctrl:uut_sdcartctrl.spi_cs_n
hsync <= vga_ctrl:uut_vgactrl.hsync
vsync <= vga_ctrl:uut_vgactrl.vsync
vga_r[0] <= vga_ctrl:uut_vgactrl.vga_r
vga_r[1] <= vga_ctrl:uut_vgactrl.vga_r
vga_r[2] <= vga_ctrl:uut_vgactrl.vga_r
vga_g[0] <= vga_ctrl:uut_vgactrl.vga_g
vga_g[1] <= vga_ctrl:uut_vgactrl.vga_g
vga_g[2] <= vga_ctrl:uut_vgactrl.vga_g
vga_b[0] <= vga_ctrl:uut_vgactrl.vga_b
vga_b[1] <= vga_ctrl:uut_vgactrl.vga_b


|sdr_test|sys_ctrl:uut_sysctrl
clk => clk~0.IN1
rst_n => sysrst_nr0.IN1
rst_n => rst_r2.PRESET
rst_n => rst_r1.PRESET
sys_rst_n <= sysrst_nr2.DB_MAX_OUTPUT_PORT_TYPE
clk_50m <= PLL_ctrl:uut_PLL_ctrl.c0
clk_100m <= PLL_ctrl:uut_PLL_ctrl.c1
sdram_clk <= PLL_ctrl:uut_PLL_ctrl.e0


|sdr_test|sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl
areset => areset~0.IN1
inclk0 => sub_wire7[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
e0 <= altpll:altpll_component.extclk
locked <= altpll:altpll_component.locked


|sdr_test|sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll.ARESET
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <= <GND>
clk[0] <= clk[0]~2.DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1]~1.DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2]~0.DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= pll.EXTCLK
extclk[1] <= <UNC>
extclk[2] <= <UNC>
extclk[3] <= <UNC>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll.LOCKED
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1~0.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>


|sdr_test|sdram_top:uut_sdramtop
clk => clk~0.IN3
rst_n => rst_n~0.IN3
sdram_wr_req => sdram_wr_req~0.IN1
sdram_rd_req => sdram_rd_req~0.IN1
sdram_wr_ack <= sdram_ctrl:module_001.sdram_wr_ack
sdram_rd_ack <= sdram_ctrl:module_001.sdram_rd_ack
sys_wraddr[0] => sys_wraddr[0]~21.IN1
sys_wraddr[1] => sys_wraddr[1]~20.IN1
sys_wraddr[2] => sys_wraddr[2]~19.IN1
sys_wraddr[3] => sys_wraddr[3]~18.IN1
sys_wraddr[4] => sys_wraddr[4]~17.IN1
sys_wraddr[5] => sys_wraddr[5]~16.IN1
sys_wraddr[6] => sys_wraddr[6]~15.IN1
sys_wraddr[7] => sys_wraddr[7]~14.IN1
sys_wraddr[8] => sys_wraddr[8]~13.IN1
sys_wraddr[9] => sys_wraddr[9]~12.IN1
sys_wraddr[10] => sys_wraddr[10]~11.IN1
sys_wraddr[11] => sys_wraddr[11]~10.IN1
sys_wraddr[12] => sys_wraddr[12]~9.IN1
sys_wraddr[13] => sys_wraddr[13]~8.IN1
sys_wraddr[14] => sys_wraddr[14]~7.IN1
sys_wraddr[15] => sys_wraddr[15]~6.IN1
sys_wraddr[16] => sys_wraddr[16]~5.IN1
sys_wraddr[17] => sys_wraddr[17]~4.IN1
sys_wraddr[18] => sys_wraddr[18]~3.IN1
sys_wraddr[19] => sys_wraddr[19]~2.IN1
sys_wraddr[20] => sys_wraddr[20]~1.IN1
sys_wraddr[21] => sys_wraddr[21]~0.IN1
sys_rdaddr[0] => sys_rdaddr[0]~21.IN1
sys_rdaddr[1] => sys_rdaddr[1]~20.IN1
sys_rdaddr[2] => sys_rdaddr[2]~19.IN1
sys_rdaddr[3] => sys_rdaddr[3]~18.IN1
sys_rdaddr[4] => sys_rdaddr[4]~17.IN1
sys_rdaddr[5] => sys_rdaddr[5]~16.IN1
sys_rdaddr[6] => sys_rdaddr[6]~15.IN1
sys_rdaddr[7] => sys_rdaddr[7]~14.IN1
sys_rdaddr[8] => sys_rdaddr[8]~13.IN1
sys_rdaddr[9] => sys_rdaddr[9]~12.IN1
sys_rdaddr[10] => sys_rdaddr[10]~11.IN1
sys_rdaddr[11] => sys_rdaddr[11]~10.IN1
sys_rdaddr[12] => sys_rdaddr[12]~9.IN1
sys_rdaddr[13] => sys_rdaddr[13]~8.IN1
sys_rdaddr[14] => sys_rdaddr[14]~7.IN1
sys_rdaddr[15] => sys_rdaddr[15]~6.IN1
sys_rdaddr[16] => sys_rdaddr[16]~5.IN1
sys_rdaddr[17] => sys_rdaddr[17]~4.IN1
sys_rdaddr[18] => sys_rdaddr[18]~3.IN1
sys_rdaddr[19] => sys_rdaddr[19]~2.IN1
sys_rdaddr[20] => sys_rdaddr[20]~1.IN1
sys_rdaddr[21] => sys_rdaddr[21]~0.IN1
sys_data_in[0] => sys_data_in[0]~15.IN1
sys_data_in[1] => sys_data_in[1]~14.IN1
sys_data_in[2] => sys_data_in[2]~13.IN1
sys_data_in[3] => sys_data_in[3]~12.IN1
sys_data_in[4] => sys_data_in[4]~11.IN1
sys_data_in[5] => sys_data_in[5]~10.IN1
sys_data_in[6] => sys_data_in[6]~9.IN1
sys_data_in[7] => sys_data_in[7]~8.IN1
sys_data_in[8] => sys_data_in[8]~7.IN1
sys_data_in[9] => sys_data_in[9]~6.IN1
sys_data_in[10] => sys_data_in[10]~5.IN1
sys_data_in[11] => sys_data_in[11]~4.IN1
sys_data_in[12] => sys_data_in[12]~3.IN1
sys_data_in[13] => sys_data_in[13]~2.IN1
sys_data_in[14] => sys_data_in[14]~1.IN1
sys_data_in[15] => sys_data_in[15]~0.IN1
sys_data_out[0] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[1] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[2] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[3] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[4] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[5] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[6] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[7] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[8] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[9] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[10] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[11] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[12] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[13] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[14] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[15] <= sdram_wr_data:module_003.sys_data_out
sdwr_byte[0] => sdwr_byte[0]~8.IN2
sdwr_byte[1] => sdwr_byte[1]~7.IN2
sdwr_byte[2] => sdwr_byte[2]~6.IN2
sdwr_byte[3] => sdwr_byte[3]~5.IN2
sdwr_byte[4] => sdwr_byte[4]~4.IN2
sdwr_byte[5] => sdwr_byte[5]~3.IN2
sdwr_byte[6] => sdwr_byte[6]~2.IN2
sdwr_byte[7] => sdwr_byte[7]~1.IN2
sdwr_byte[8] => sdwr_byte[8]~0.IN2
sdrd_byte[0] => sdrd_byte[0]~8.IN2
sdrd_byte[1] => sdrd_byte[1]~7.IN2
sdrd_byte[2] => sdrd_byte[2]~6.IN2
sdrd_byte[3] => sdrd_byte[3]~5.IN2
sdrd_byte[4] => sdrd_byte[4]~4.IN2
sdrd_byte[5] => sdrd_byte[5]~3.IN2
sdrd_byte[6] => sdrd_byte[6]~2.IN2
sdrd_byte[7] => sdrd_byte[7]~1.IN2
sdrd_byte[8] => sdrd_byte[8]~0.IN2
sdram_cke <= sdram_cmd:module_002.sdram_cke
sdram_cs_n <= sdram_cmd:module_002.sdram_cs_n
sdram_ras_n <= sdram_cmd:module_002.sdram_ras_n
sdram_cas_n <= sdram_cmd:module_002.sdram_cas_n
sdram_we_n <= sdram_cmd:module_002.sdram_we_n
sdram_ba[0] <= sdram_cmd:module_002.sdram_ba
sdram_ba[1] <= sdram_cmd:module_002.sdram_ba
sdram_addr[0] <= sdram_cmd:module_002.sdram_addr
sdram_addr[1] <= sdram_cmd:module_002.sdram_addr
sdram_addr[2] <= sdram_cmd:module_002.sdram_addr
sdram_addr[3] <= sdram_cmd:module_002.sdram_addr
sdram_addr[4] <= sdram_cmd:module_002.sdram_addr
sdram_addr[5] <= sdram_cmd:module_002.sdram_addr
sdram_addr[6] <= sdram_cmd:module_002.sdram_addr
sdram_addr[7] <= sdram_cmd:module_002.sdram_addr
sdram_addr[8] <= sdram_cmd:module_002.sdram_addr
sdram_addr[9] <= sdram_cmd:module_002.sdram_addr
sdram_addr[10] <= sdram_cmd:module_002.sdram_addr
sdram_addr[11] <= sdram_cmd:module_002.sdram_addr
sdram_data[0] <= sdram_wr_data:module_003.sdram_data
sdram_data[1] <= sdram_wr_data:module_003.sdram_data
sdram_data[2] <= sdram_wr_data:module_003.sdram_data
sdram_data[3] <= sdram_wr_data:module_003.sdram_data
sdram_data[4] <= sdram_wr_data:module_003.sdram_data
sdram_data[5] <= sdram_wr_data:module_003.sdram_data
sdram_data[6] <= sdram_wr_data:module_003.sdram_data
sdram_data[7] <= sdram_wr_data:module_003.sdram_data
sdram_data[8] <= sdram_wr_data:module_003.sdram_data
sdram_data[9] <= sdram_wr_data:module_003.sdram_data
sdram_data[10] <= sdram_wr_data:module_003.sdram_data
sdram_data[11] <= sdram_wr_data:module_003.sdram_data
sdram_data[12] <= sdram_wr_data:module_003.sdram_data
sdram_data[13] <= sdram_wr_data:module_003.sdram_data
sdram_data[14] <= sdram_wr_data:module_003.sdram_data
sdram_data[15] <= sdram_wr_data:module_003.sdram_data


|sdr_test|sdram_top:uut_sdramtop|sdram_ctrl:module_001
clk => cnt_200us[14].CLK
clk => cnt_200us[13].CLK
clk => cnt_200us[12].CLK
clk => cnt_200us[11].CLK
clk => cnt_200us[10].CLK
clk => cnt_200us[9].CLK
clk => cnt_200us[8].CLK
clk => cnt_200us[7].CLK
clk => cnt_200us[6].CLK
clk => cnt_200us[5].CLK
clk => cnt_200us[4].CLK
clk => cnt_200us[3].CLK
clk => cnt_200us[2].CLK
clk => cnt_200us[1].CLK
clk => cnt_200us[0].CLK
clk => cnt_15us[10].CLK
clk => cnt_15us[9].CLK
clk => cnt_15us[8].CLK
clk => cnt_15us[7].CLK
clk => cnt_15us[6].CLK
clk => cnt_15us[5].CLK
clk => cnt_15us[4].CLK
clk => cnt_15us[3].CLK
clk => cnt_15us[2].CLK
clk => cnt_15us[1].CLK
clk => cnt_15us[0].CLK
clk => sdram_ref_req.CLK
clk => sys_r_wn~reg0.CLK
clk => cnt_clk_r[8].CLK
clk => cnt_clk_r[7].CLK
clk => cnt_clk_r[6].CLK
clk => cnt_clk_r[5].CLK
clk => cnt_clk_r[4].CLK
clk => cnt_clk_r[3].CLK
clk => cnt_clk_r[2].CLK
clk => cnt_clk_r[1].CLK
clk => cnt_clk_r[0].CLK
rst_n => sdram_ref_req.ACLR
rst_n => cnt_15us[0].ACLR
rst_n => cnt_15us[1].ACLR
rst_n => cnt_15us[2].ACLR
rst_n => cnt_15us[3].ACLR
rst_n => cnt_15us[4].ACLR
rst_n => cnt_15us[5].ACLR
rst_n => cnt_15us[6].ACLR
rst_n => cnt_15us[7].ACLR
rst_n => cnt_15us[8].ACLR
rst_n => cnt_15us[9].ACLR
rst_n => cnt_15us[10].ACLR
rst_n => cnt_200us[0].ACLR
rst_n => cnt_200us[1].ACLR
rst_n => cnt_200us[2].ACLR
rst_n => cnt_200us[3].ACLR
rst_n => cnt_200us[4].ACLR
rst_n => cnt_200us[5].ACLR
rst_n => cnt_200us[6].ACLR
rst_n => cnt_200us[7].ACLR
rst_n => cnt_200us[8].ACLR
rst_n => cnt_200us[9].ACLR
rst_n => cnt_200us[10].ACLR
rst_n => cnt_200us[11].ACLR
rst_n => cnt_200us[12].ACLR
rst_n => cnt_200us[13].ACLR
rst_n => cnt_200us[14].ACLR
rst_n => cnt_clk_r[0].ACLR
rst_n => cnt_clk_r[1].ACLR
rst_n => cnt_clk_r[2].ACLR
rst_n => cnt_clk_r[3].ACLR
rst_n => cnt_clk_r[4].ACLR
rst_n => cnt_clk_r[5].ACLR
rst_n => cnt_clk_r[6].ACLR
rst_n => cnt_clk_r[7].ACLR
rst_n => cnt_clk_r[8].ACLR
rst_n => sys_r_wn~reg0.ENA
sdram_wr_req => always4~1.IN0
sdram_rd_req => always4~2.IN1
sdwr_byte[0] => Add5.IN18
sdwr_byte[0] => LessThan2.IN9
sdwr_byte[1] => Add5.IN17
sdwr_byte[1] => Add2.IN16
sdwr_byte[2] => Add5.IN16
sdwr_byte[2] => Add2.IN15
sdwr_byte[3] => Add5.IN15
sdwr_byte[3] => Add2.IN14
sdwr_byte[4] => Add5.IN14
sdwr_byte[4] => Add2.IN13
sdwr_byte[5] => Add5.IN13
sdwr_byte[5] => Add2.IN12
sdwr_byte[6] => Add5.IN12
sdwr_byte[6] => Add2.IN11
sdwr_byte[7] => Add5.IN11
sdwr_byte[7] => Add2.IN10
sdwr_byte[8] => Add5.IN10
sdwr_byte[8] => Add2.IN9
sdrd_byte[0] => Equal10.IN54
sdrd_byte[0] => LessThan4.IN9
sdrd_byte[1] => Add3.IN16
sdrd_byte[2] => Add3.IN15
sdrd_byte[3] => Add3.IN14
sdrd_byte[4] => Add3.IN13
sdrd_byte[5] => Add3.IN12
sdrd_byte[6] => Add3.IN11
sdrd_byte[7] => Add3.IN10
sdrd_byte[8] => Add3.IN9
sdram_wr_ack <= sdram_wr_ack~3.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_ack <= sdram_rd_ack~1.DB_MAX_OUTPUT_PORT_TYPE
init_state[0] <= WideOr15.DB_MAX_OUTPUT_PORT_TYPE
init_state[1] <= WideOr14.DB_MAX_OUTPUT_PORT_TYPE
init_state[2] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
init_state[3] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
init_state[4] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
work_state[0] <= WideOr26.DB_MAX_OUTPUT_PORT_TYPE
work_state[1] <= WideOr25.DB_MAX_OUTPUT_PORT_TYPE
work_state[2] <= WideOr24.DB_MAX_OUTPUT_PORT_TYPE
work_state[3] <= WideOr23.DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[0] <= cnt_clk_r[0].DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[1] <= cnt_clk_r[1].DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[2] <= cnt_clk_r[2].DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[3] <= cnt_clk_r[3].DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[4] <= cnt_clk_r[4].DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[5] <= cnt_clk_r[5].DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[6] <= cnt_clk_r[6].DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[7] <= cnt_clk_r[7].DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[8] <= cnt_clk_r[8].DB_MAX_OUTPUT_PORT_TYPE
sys_r_wn <= sys_r_wn~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sdr_test|sdram_top:uut_sdramtop|sdram_cmd:module_002
clk => sdram_cmd_r[4].CLK
clk => sdram_cmd_r[3].CLK
clk => sdram_cmd_r[2].CLK
clk => sdram_cmd_r[1].CLK
clk => sdram_cmd_r[0].CLK
clk => sdram_ba_r[1].CLK
clk => sdram_ba_r[0].CLK
clk => sdram_addr_r[11].CLK
clk => sdram_addr_r[10].CLK
clk => sdram_addr_r[9].CLK
clk => sdram_addr_r[8].CLK
clk => sdram_addr_r[7].CLK
clk => sdram_addr_r[6].CLK
clk => sdram_addr_r[5].CLK
clk => sdram_addr_r[4].CLK
clk => sdram_addr_r[3].CLK
clk => sdram_addr_r[2].CLK
clk => sdram_addr_r[1].CLK
clk => sdram_addr_r[0].CLK
rst_n => sdram_cmd_r[4].ACLR
rst_n => sdram_cmd_r[3].PRESET
rst_n => sdram_cmd_r[2].PRESET
rst_n => sdram_cmd_r[1].PRESET
rst_n => sdram_cmd_r[0].PRESET
rst_n => sdram_ba_r[1].PRESET
rst_n => sdram_ba_r[0].PRESET
rst_n => sdram_addr_r[11].PRESET
rst_n => sdram_addr_r[10].PRESET
rst_n => sdram_addr_r[9].PRESET
rst_n => sdram_addr_r[8].PRESET
rst_n => sdram_addr_r[7].PRESET
rst_n => sdram_addr_r[6].PRESET
rst_n => sdram_addr_r[5].PRESET
rst_n => sdram_addr_r[4].PRESET
rst_n => sdram_addr_r[3].PRESET
rst_n => sdram_addr_r[2].PRESET
rst_n => sdram_addr_r[1].PRESET
rst_n => sdram_addr_r[0].PRESET
sdram_cke <= sdram_cmd_r[4].DB_MAX_OUTPUT_PORT_TYPE
sdram_cs_n <= sdram_cmd_r[3].DB_MAX_OUTPUT_PORT_TYPE
sdram_ras_n <= sdram_cmd_r[2].DB_MAX_OUTPUT_PORT_TYPE
sdram_cas_n <= sdram_cmd_r[1].DB_MAX_OUTPUT_PORT_TYPE
sdram_we_n <= sdram_cmd_r[0].DB_MAX_OUTPUT_PORT_TYPE
sdram_ba[0] <= sdram_ba_r[0].DB_MAX_OUTPUT_PORT_TYPE
sdram_ba[1] <= sdram_ba_r[1].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[0] <= sdram_addr_r[0].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[1] <= sdram_addr_r[1].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[2] <= sdram_addr_r[2].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[3] <= sdram_addr_r[3].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[4] <= sdram_addr_r[4].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[5] <= sdram_addr_r[5].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[6] <= sdram_addr_r[6].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[7] <= sdram_addr_r[7].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[8] <= sdram_addr_r[8].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[9] <= sdram_addr_r[9].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[10] <= sdram_addr_r[10].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[11] <= sdram_addr_r[11].DB_MAX_OUTPUT_PORT_TYPE
sys_wraddr[0] => sys_addr[0].DATAA
sys_wraddr[1] => sys_addr[1].DATAA
sys_wraddr[2] => sys_addr[2].DATAA
sys_wraddr[3] => sys_addr[3].DATAA
sys_wraddr[4] => sys_addr[4].DATAA
sys_wraddr[5] => sys_addr[5].DATAA
sys_wraddr[6] => sys_addr[6].DATAA
sys_wraddr[7] => sys_addr[7].DATAA
sys_wraddr[8] => sys_addr[8].DATAA
sys_wraddr[9] => sys_addr[9].DATAA
sys_wraddr[10] => sys_addr[10].DATAA
sys_wraddr[11] => sys_addr[11].DATAA
sys_wraddr[12] => sys_addr[12].DATAA
sys_wraddr[13] => sys_addr[13].DATAA
sys_wraddr[14] => sys_addr[14].DATAA
sys_wraddr[15] => sys_addr[15].DATAA
sys_wraddr[16] => sys_addr[16].DATAA
sys_wraddr[17] => sys_addr[17].DATAA
sys_wraddr[18] => sys_addr[18].DATAA
sys_wraddr[19] => sys_addr[19].DATAA
sys_wraddr[20] => sys_addr[20].DATAA
sys_wraddr[21] => sys_addr[21].DATAA
sys_rdaddr[0] => sys_addr[0].DATAB
sys_rdaddr[1] => sys_addr[1].DATAB
sys_rdaddr[2] => sys_addr[2].DATAB
sys_rdaddr[3] => sys_addr[3].DATAB
sys_rdaddr[4] => sys_addr[4].DATAB
sys_rdaddr[5] => sys_addr[5].DATAB
sys_rdaddr[6] => sys_addr[6].DATAB
sys_rdaddr[7] => sys_addr[7].DATAB
sys_rdaddr[8] => sys_addr[8].DATAB
sys_rdaddr[9] => sys_addr[9].DATAB
sys_rdaddr[10] => sys_addr[10].DATAB
sys_rdaddr[11] => sys_addr[11].DATAB
sys_rdaddr[12] => sys_addr[12].DATAB
sys_rdaddr[13] => sys_addr[13].DATAB
sys_rdaddr[14] => sys_addr[14].DATAB
sys_rdaddr[15] => sys_addr[15].DATAB
sys_rdaddr[16] => sys_addr[16].DATAB
sys_rdaddr[17] => sys_addr[17].DATAB
sys_rdaddr[18] => sys_addr[18].DATAB
sys_rdaddr[19] => sys_addr[19].DATAB
sys_rdaddr[20] => sys_addr[20].DATAB
sys_rdaddr[21] => sys_addr[21].DATAB
sdwr_byte[0] => Add1.IN18
sdwr_byte[1] => Add1.IN17
sdwr_byte[2] => Add1.IN16
sdwr_byte[3] => Add1.IN15
sdwr_byte[4] => Add1.IN14
sdwr_byte[5] => Add1.IN13
sdwr_byte[6] => Add1.IN12
sdwr_byte[7] => Add1.IN11
sdwr_byte[8] => Add1.IN10
sdrd_byte[0] => Equal0.IN54
sdrd_byte[1] => Equal0.IN53
sdrd_byte[2] => Add0.IN14
sdrd_byte[3] => Add0.IN13
sdrd_byte[4] => Add0.IN12
sdrd_byte[5] => Add0.IN11
sdrd_byte[6] => Add0.IN10
sdrd_byte[7] => Add0.IN9
sdrd_byte[8] => Add0.IN8
init_state[0] => Decoder1.IN4
init_state[1] => Decoder1.IN3
init_state[2] => Decoder1.IN2
init_state[3] => Decoder1.IN1
init_state[4] => Decoder1.IN0
work_state[0] => Mux14.IN16
work_state[0] => Mux13.IN16
work_state[0] => Mux12.IN16
work_state[0] => Mux11.IN16
work_state[0] => Mux10.IN16
work_state[0] => Mux9.IN16
work_state[0] => Mux8.IN16
work_state[0] => Mux7.IN16
work_state[0] => Mux6.IN18
work_state[0] => Mux5.IN18
work_state[0] => Mux4.IN18
work_state[0] => Mux3.IN18
work_state[0] => Mux2.IN16
work_state[0] => Mux1.IN16
work_state[0] => Mux0.IN19
work_state[0] => Decoder0.IN3
work_state[1] => Mux14.IN15
work_state[1] => Mux13.IN15
work_state[1] => Mux12.IN15
work_state[1] => Mux11.IN15
work_state[1] => Mux10.IN15
work_state[1] => Mux9.IN15
work_state[1] => Mux8.IN15
work_state[1] => Mux7.IN15
work_state[1] => Mux6.IN17
work_state[1] => Mux5.IN17
work_state[1] => Mux4.IN17
work_state[1] => Mux3.IN17
work_state[1] => Mux2.IN15
work_state[1] => Mux1.IN15
work_state[1] => Mux0.IN18
work_state[1] => Decoder0.IN2
work_state[2] => Mux14.IN14
work_state[2] => Mux13.IN14
work_state[2] => Mux12.IN14
work_state[2] => Mux11.IN14
work_state[2] => Mux10.IN14
work_state[2] => Mux9.IN14
work_state[2] => Mux8.IN14
work_state[2] => Mux7.IN14
work_state[2] => Mux6.IN16
work_state[2] => Mux5.IN16
work_state[2] => Mux4.IN16
work_state[2] => Mux3.IN16
work_state[2] => Mux2.IN14
work_state[2] => Mux1.IN14
work_state[2] => Mux0.IN17
work_state[2] => Decoder0.IN1
work_state[3] => Mux14.IN13
work_state[3] => Mux13.IN13
work_state[3] => Mux12.IN13
work_state[3] => Mux11.IN13
work_state[3] => Mux10.IN13
work_state[3] => Mux9.IN13
work_state[3] => Mux8.IN13
work_state[3] => Mux7.IN13
work_state[3] => Mux6.IN15
work_state[3] => Mux5.IN15
work_state[3] => Mux4.IN15
work_state[3] => Mux3.IN15
work_state[3] => Mux2.IN13
work_state[3] => Mux1.IN13
work_state[3] => Mux0.IN16
work_state[3] => Decoder0.IN0
sys_r_wn => sys_addr[0].OUTPUTSELECT
sys_r_wn => sys_addr[1].OUTPUTSELECT
sys_r_wn => sys_addr[2].OUTPUTSELECT
sys_r_wn => sys_addr[3].OUTPUTSELECT
sys_r_wn => sys_addr[4].OUTPUTSELECT
sys_r_wn => sys_addr[5].OUTPUTSELECT
sys_r_wn => sys_addr[6].OUTPUTSELECT
sys_r_wn => sys_addr[7].OUTPUTSELECT
sys_r_wn => sys_addr[8].OUTPUTSELECT
sys_r_wn => sys_addr[9].OUTPUTSELECT
sys_r_wn => sys_addr[10].OUTPUTSELECT
sys_r_wn => sys_addr[11].OUTPUTSELECT
sys_r_wn => sys_addr[12].OUTPUTSELECT
sys_r_wn => sys_addr[13].OUTPUTSELECT
sys_r_wn => sys_addr[14].OUTPUTSELECT
sys_r_wn => sys_addr[15].OUTPUTSELECT
sys_r_wn => sys_addr[16].OUTPUTSELECT
sys_r_wn => sys_addr[17].OUTPUTSELECT
sys_r_wn => sys_addr[18].OUTPUTSELECT
sys_r_wn => sys_addr[19].OUTPUTSELECT
sys_r_wn => sys_addr[20].OUTPUTSELECT
sys_r_wn => sys_addr[21].OUTPUTSELECT
cnt_clk[0] => Equal1.IN63
cnt_clk[0] => Equal0.IN63
cnt_clk[1] => Equal1.IN62
cnt_clk[1] => Equal0.IN62
cnt_clk[2] => Equal1.IN61
cnt_clk[2] => Equal0.IN61
cnt_clk[3] => Equal1.IN60
cnt_clk[3] => Equal0.IN60
cnt_clk[4] => Equal1.IN59
cnt_clk[4] => Equal0.IN59
cnt_clk[5] => Equal1.IN58
cnt_clk[5] => Equal0.IN58
cnt_clk[6] => Equal1.IN57
cnt_clk[6] => Equal0.IN57
cnt_clk[7] => Equal1.IN56
cnt_clk[7] => Equal0.IN56
cnt_clk[8] => Equal1.IN55
cnt_clk[8] => Equal0.IN55


|sdr_test|sdram_top:uut_sdramtop|sdram_wr_data:module_003
clk => sdr_din[15].CLK
clk => sdr_din[14].CLK
clk => sdr_din[13].CLK
clk => sdr_din[12].CLK
clk => sdr_din[11].CLK
clk => sdr_din[10].CLK
clk => sdr_din[9].CLK
clk => sdr_din[8].CLK
clk => sdr_din[7].CLK
clk => sdr_din[6].CLK
clk => sdr_din[5].CLK
clk => sdr_din[4].CLK
clk => sdr_din[3].CLK
clk => sdr_din[2].CLK
clk => sdr_din[1].CLK
clk => sdr_din[0].CLK
clk => sdr_dlink.CLK
clk => sdr_dout[15].CLK
clk => sdr_dout[14].CLK
clk => sdr_dout[13].CLK
clk => sdr_dout[12].CLK
clk => sdr_dout[11].CLK
clk => sdr_dout[10].CLK
clk => sdr_dout[9].CLK
clk => sdr_dout[8].CLK
clk => sdr_dout[7].CLK
clk => sdr_dout[6].CLK
clk => sdr_dout[5].CLK
clk => sdr_dout[4].CLK
clk => sdr_dout[3].CLK
clk => sdr_dout[2].CLK
clk => sdr_dout[1].CLK
clk => sdr_dout[0].CLK
rst_n => sdr_dlink.ACLR
rst_n => sdr_din[0].ACLR
rst_n => sdr_din[1].ACLR
rst_n => sdr_din[2].ACLR
rst_n => sdr_din[3].ACLR
rst_n => sdr_din[4].ACLR
rst_n => sdr_din[5].ACLR
rst_n => sdr_din[6].ACLR
rst_n => sdr_din[7].ACLR
rst_n => sdr_din[8].ACLR
rst_n => sdr_din[9].ACLR
rst_n => sdr_din[10].ACLR
rst_n => sdr_din[11].ACLR
rst_n => sdr_din[12].ACLR
rst_n => sdr_din[13].ACLR
rst_n => sdr_din[14].ACLR
rst_n => sdr_din[15].ACLR
rst_n => sdr_dout[15].ACLR
rst_n => sdr_dout[14].ACLR
rst_n => sdr_dout[13].ACLR
rst_n => sdr_dout[12].ACLR
rst_n => sdr_dout[11].ACLR
rst_n => sdr_dout[10].ACLR
rst_n => sdr_dout[9].ACLR
rst_n => sdr_dout[8].ACLR
rst_n => sdr_dout[7].ACLR
rst_n => sdr_dout[6].ACLR
rst_n => sdr_dout[5].ACLR
rst_n => sdr_dout[4].ACLR
rst_n => sdr_dout[3].ACLR
rst_n => sdr_dout[2].ACLR
rst_n => sdr_dout[1].ACLR
rst_n => sdr_dout[0].ACLR
sdram_data[0] <= sdram_data[0]~0
sdram_data[1] <= sdram_data[1]~1
sdram_data[2] <= sdram_data[2]~2
sdram_data[3] <= sdram_data[3]~3
sdram_data[4] <= sdram_data[4]~4
sdram_data[5] <= sdram_data[5]~5
sdram_data[6] <= sdram_data[6]~6
sdram_data[7] <= sdram_data[7]~7
sdram_data[8] <= sdram_data[8]~8
sdram_data[9] <= sdram_data[9]~9
sdram_data[10] <= sdram_data[10]~10
sdram_data[11] <= sdram_data[11]~11
sdram_data[12] <= sdram_data[12]~12
sdram_data[13] <= sdram_data[13]~13
sdram_data[14] <= sdram_data[14]~14
sdram_data[15] <= sdram_data[15]~15
sys_data_in[0] => sdr_din[0].DATAIN
sys_data_in[1] => sdr_din[1].DATAIN
sys_data_in[2] => sdr_din[2].DATAIN
sys_data_in[3] => sdr_din[3].DATAIN
sys_data_in[4] => sdr_din[4].DATAIN
sys_data_in[5] => sdr_din[5].DATAIN
sys_data_in[6] => sdr_din[6].DATAIN
sys_data_in[7] => sdr_din[7].DATAIN
sys_data_in[8] => sdr_din[8].DATAIN
sys_data_in[9] => sdr_din[9].DATAIN
sys_data_in[10] => sdr_din[10].DATAIN
sys_data_in[11] => sdr_din[11].DATAIN
sys_data_in[12] => sdr_din[12].DATAIN
sys_data_in[13] => sdr_din[13].DATAIN
sys_data_in[14] => sdr_din[14].DATAIN
sys_data_in[15] => sdr_din[15].DATAIN
sys_data_out[0] <= sdr_dout[0].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[1] <= sdr_dout[1].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[2] <= sdr_dout[2].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[3] <= sdr_dout[3].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[4] <= sdr_dout[4].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[5] <= sdr_dout[5].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[6] <= sdr_dout[6].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[7] <= sdr_dout[7].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[8] <= sdr_dout[8].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[9] <= sdr_dout[9].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[10] <= sdr_dout[10].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[11] <= sdr_dout[11].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[12] <= sdr_dout[12].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[13] <= sdr_dout[13].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[14] <= sdr_dout[14].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[15] <= sdr_dout[15].DB_MAX_OUTPUT_PORT_TYPE
work_state[0] => Equal0.IN0
work_state[0] => Equal1.IN1
work_state[0] => Equal2.IN0
work_state[1] => Equal0.IN1
work_state[1] => Equal1.IN2
work_state[1] => Equal2.IN2
work_state[2] => Equal0.IN2
work_state[2] => Equal1.IN3
work_state[2] => Equal2.IN1
work_state[3] => Equal0.IN3
work_state[3] => Equal1.IN0
work_state[3] => Equal2.IN3
cnt_clk[0] => ~NO_FANOUT~
cnt_clk[1] => ~NO_FANOUT~
cnt_clk[2] => ~NO_FANOUT~
cnt_clk[3] => ~NO_FANOUT~
cnt_clk[4] => ~NO_FANOUT~
cnt_clk[5] => ~NO_FANOUT~
cnt_clk[6] => ~NO_FANOUT~
cnt_clk[7] => ~NO_FANOUT~
cnt_clk[8] => ~NO_FANOUT~


|sdr_test|sdfifo_ctrl:uut_sdffifoctrl
clk_50m => clk_50m~0.IN3
clk_100m => clk_100m~0.IN2
rst_n => rr_wraddr[0].ACLR
rst_n => rr_wraddr[1].ACLR
rst_n => rr_wraddr[2].ACLR
rst_n => rr_wraddr[3].ACLR
rst_n => rr_wraddr[4].ACLR
rst_n => rr_wraddr[5].ACLR
rst_n => rr_wraddr[6].ACLR
rst_n => rr_wraddr[7].ACLR
rst_n => rr_din[0].ACLR
rst_n => rr_din[1].ACLR
rst_n => rr_din[2].ACLR
rst_n => rr_din[3].ACLR
rst_n => rr_din[4].ACLR
rst_n => rr_din[5].ACLR
rst_n => rr_din[6].ACLR
rst_n => rr_din[7].ACLR
rst_n => cnt4[0].ACLR
rst_n => cnt4[1].ACLR
rst_n => cnt78[0].ACLR
rst_n => cnt78[1].ACLR
rst_n => cnt78[2].ACLR
rst_n => cnt78[3].ACLR
rst_n => cnt78[4].ACLR
rst_n => cnt78[5].ACLR
rst_n => cnt78[6].ACLR
rst_n => cnt78[7].ACLR
rst_n => cnt78[8].ACLR
rst_n => cnt78[9].ACLR
rst_n => cnt78[10].ACLR
rst_n => cnt25[0].ACLR
rst_n => cnt25[1].ACLR
rst_n => cnt25[2].ACLR
rst_n => cnt25[3].ACLR
rst_n => cnt25[4].ACLR
rst_n => sdrdackr2.ACLR
rst_n => sdrdackr1.ACLR
rst_n => sdwrackr2.ACLR
rst_n => sdwrackr1.ACLR
rst_n => vga_validr.ACLR
rst_n => sys_wrabr[0].ACLR
rst_n => sys_wrabr[1].ACLR
rst_n => sys_wrabr[2].ACLR
rst_n => sys_wrabr[3].ACLR
rst_n => sys_wrabr[4].ACLR
rst_n => sys_wrabr[5].ACLR
rst_n => sys_wrabr[6].ACLR
rst_n => sys_wrabr[7].ACLR
rst_n => sys_wrabr[8].ACLR
rst_n => sys_wrabr[9].ACLR
rst_n => sys_wrabr[10].ACLR
rst_n => sys_wrabr[11].ACLR
rst_n => sys_wrabr[12].ACLR
rst_n => sys_wrabr[13].ACLR
rst_n => sys_rdabr[16].ACLR
rst_n => sys_rdabr[15].ACLR
rst_n => sys_rdabr[14].ACLR
rst_n => sys_rdabr[13].ACLR
rst_n => sys_rdabr[12].ACLR
rst_n => sys_rdabr[11].ACLR
rst_n => sys_rdabr[10].ACLR
rst_n => sys_rdabr[9].ACLR
rst_n => sys_rdabr[8].ACLR
rst_n => sys_rdabr[7].ACLR
rst_n => sys_rdabr[6].ACLR
rst_n => sys_rdabr[5].ACLR
rst_n => sys_rdabr[4].ACLR
rst_n => sys_rdabr[3].ACLR
rst_n => sys_rdabr[2].ACLR
rst_n => sys_rdabr[1].ACLR
rst_n => sys_rdabr[0].ACLR
wrf_din[0] => wrf_din[0]~15.IN1
wrf_din[1] => wrf_din[1]~14.IN1
wrf_din[2] => wrf_din[2]~13.IN1
wrf_din[3] => wrf_din[3]~12.IN1
wrf_din[4] => wrf_din[4]~11.IN1
wrf_din[5] => wrf_din[5]~10.IN1
wrf_din[6] => wrf_din[6]~9.IN1
wrf_din[7] => wrf_din[7]~8.IN1
wrf_din[8] => wrf_din[8]~7.IN1
wrf_din[9] => wrf_din[9]~6.IN1
wrf_din[10] => wrf_din[10]~5.IN1
wrf_din[11] => wrf_din[11]~4.IN1
wrf_din[12] => wrf_din[12]~3.IN1
wrf_din[13] => wrf_din[13]~2.IN1
wrf_din[14] => wrf_din[14]~1.IN1
wrf_din[15] => wrf_din[15]~0.IN1
wrf_wrreq => comb~1.IN0
wrf_wrreq => bmpvt_wren.IN0
wrf_wrreq => always6~0.IN1
sdram_wr_ack => sdram_wr_ack~0.IN1
sys_wraddr[0] <= <GND>
sys_wraddr[1] <= <GND>
sys_wraddr[2] <= <GND>
sys_wraddr[3] <= <GND>
sys_wraddr[4] <= <GND>
sys_wraddr[5] <= <GND>
sys_wraddr[6] <= <GND>
sys_wraddr[7] <= <GND>
sys_wraddr[8] <= sys_wrabr[0].DB_MAX_OUTPUT_PORT_TYPE
sys_wraddr[9] <= sys_wrabr[1].DB_MAX_OUTPUT_PORT_TYPE
sys_wraddr[10] <= sys_wrabr[2].DB_MAX_OUTPUT_PORT_TYPE
sys_wraddr[11] <= sys_wrabr[3].DB_MAX_OUTPUT_PORT_TYPE
sys_wraddr[12] <= sys_wrabr[4].DB_MAX_OUTPUT_PORT_TYPE
sys_wraddr[13] <= sys_wrabr[5].DB_MAX_OUTPUT_PORT_TYPE
sys_wraddr[14] <= sys_wrabr[6].DB_MAX_OUTPUT_PORT_TYPE
sys_wraddr[15] <= sys_wrabr[7].DB_MAX_OUTPUT_PORT_TYPE
sys_wraddr[16] <= sys_wrabr[8].DB_MAX_OUTPUT_PORT_TYPE
sys_wraddr[17] <= sys_wrabr[9].DB_MAX_OUTPUT_PORT_TYPE
sys_wraddr[18] <= sys_wrabr[10].DB_MAX_OUTPUT_PORT_TYPE
sys_wraddr[19] <= sys_wrabr[11].DB_MAX_OUTPUT_PORT_TYPE
sys_wraddr[20] <= sys_wrabr[12].DB_MAX_OUTPUT_PORT_TYPE
sys_wraddr[21] <= sys_wrabr[13].DB_MAX_OUTPUT_PORT_TYPE
sys_rdaddr[0] <= <GND>
sys_rdaddr[1] <= <GND>
sys_rdaddr[2] <= <GND>
sys_rdaddr[3] <= <GND>
sys_rdaddr[4] <= <GND>
sys_rdaddr[5] <= sys_rdabr[0].DB_MAX_OUTPUT_PORT_TYPE
sys_rdaddr[6] <= sys_rdabr[1].DB_MAX_OUTPUT_PORT_TYPE
sys_rdaddr[7] <= sys_rdabr[2].DB_MAX_OUTPUT_PORT_TYPE
sys_rdaddr[8] <= sys_rdabr[3].DB_MAX_OUTPUT_PORT_TYPE
sys_rdaddr[9] <= sys_rdabr[4].DB_MAX_OUTPUT_PORT_TYPE
sys_rdaddr[10] <= sys_rdabr[5].DB_MAX_OUTPUT_PORT_TYPE
sys_rdaddr[11] <= sys_rdabr[6].DB_MAX_OUTPUT_PORT_TYPE
sys_rdaddr[12] <= sys_rdabr[7].DB_MAX_OUTPUT_PORT_TYPE
sys_rdaddr[13] <= sys_rdabr[8].DB_MAX_OUTPUT_PORT_TYPE
sys_rdaddr[14] <= sys_rdabr[9].DB_MAX_OUTPUT_PORT_TYPE
sys_rdaddr[15] <= sys_rdabr[10].DB_MAX_OUTPUT_PORT_TYPE
sys_rdaddr[16] <= sys_rdabr[11].DB_MAX_OUTPUT_PORT_TYPE
sys_rdaddr[17] <= sys_rdabr[12].DB_MAX_OUTPUT_PORT_TYPE
sys_rdaddr[18] <= sys_rdabr[13].DB_MAX_OUTPUT_PORT_TYPE
sys_rdaddr[19] <= sys_rdabr[14].DB_MAX_OUTPUT_PORT_TYPE
sys_rdaddr[20] <= sys_rdabr[15].DB_MAX_OUTPUT_PORT_TYPE
sys_rdaddr[21] <= sys_rdabr[16].DB_MAX_OUTPUT_PORT_TYPE
sys_data_in[0] <= wrfifo:uut_wrfifo.q
sys_data_in[1] <= wrfifo:uut_wrfifo.q
sys_data_in[2] <= wrfifo:uut_wrfifo.q
sys_data_in[3] <= wrfifo:uut_wrfifo.q
sys_data_in[4] <= wrfifo:uut_wrfifo.q
sys_data_in[5] <= wrfifo:uut_wrfifo.q
sys_data_in[6] <= wrfifo:uut_wrfifo.q
sys_data_in[7] <= wrfifo:uut_wrfifo.q
sys_data_in[8] <= wrfifo:uut_wrfifo.q
sys_data_in[9] <= wrfifo:uut_wrfifo.q
sys_data_in[10] <= wrfifo:uut_wrfifo.q
sys_data_in[11] <= wrfifo:uut_wrfifo.q
sys_data_in[12] <= wrfifo:uut_wrfifo.q
sys_data_in[13] <= wrfifo:uut_wrfifo.q
sys_data_in[14] <= wrfifo:uut_wrfifo.q
sys_data_in[15] <= wrfifo:uut_wrfifo.q
sdram_wr_req <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[0] => sys_data_out[0]~15.IN1
sys_data_out[1] => sys_data_out[1]~14.IN1
sys_data_out[2] => sys_data_out[2]~13.IN1
sys_data_out[3] => sys_data_out[3]~12.IN1
sys_data_out[4] => sys_data_out[4]~11.IN1
sys_data_out[5] => sys_data_out[5]~10.IN1
sys_data_out[6] => sys_data_out[6]~9.IN1
sys_data_out[7] => sys_data_out[7]~8.IN1
sys_data_out[8] => sys_data_out[8]~7.IN1
sys_data_out[9] => sys_data_out[9]~6.IN1
sys_data_out[10] => sys_data_out[10]~5.IN1
sys_data_out[11] => sys_data_out[11]~4.IN1
sys_data_out[12] => sys_data_out[12]~3.IN1
sys_data_out[13] => sys_data_out[13]~2.IN1
sys_data_out[14] => sys_data_out[14]~1.IN1
sys_data_out[15] => sys_data_out[15]~0.IN1
rdf_rdreq => rdf_rdreq~0.IN1
sdram_rd_ack => sdram_rd_ack~0.IN1
sdram_rd_req <= sdram_rd_req~0.DB_MAX_OUTPUT_PORT_TYPE
vga_valid => vga_validr.DATAIN
dis_data[0] <= rgb_ram:uut_rgbram.q
dis_data[1] <= rgb_ram:uut_rgbram.q
dis_data[2] <= rgb_ram:uut_rgbram.q
dis_data[3] <= rgb_ram:uut_rgbram.q
dis_data[4] <= rgb_ram:uut_rgbram.q
dis_data[5] <= rgb_ram:uut_rgbram.q
dis_data[6] <= rgb_ram:uut_rgbram.q
dis_data[7] <= rgb_ram:uut_rgbram.q
sdwrad_clr => sdwrad_clr~0.IN1


|sdr_test|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo
aclr => aclr~0.IN1
data[0] => data[0]~15.IN1
data[1] => data[1]~14.IN1
data[2] => data[2]~13.IN1
data[3] => data[3]~12.IN1
data[4] => data[4]~11.IN1
data[5] => data[5]~10.IN1
data[6] => data[6]~9.IN1
data[7] => data[7]~8.IN1
data[8] => data[8]~7.IN1
data[9] => data[9]~6.IN1
data[10] => data[10]~5.IN1
data[11] => data[11]~4.IN1
data[12] => data[12]~3.IN1
data[13] => data[13]~2.IN1
data[14] => data[14]~1.IN1
data[15] => data[15]~0.IN1
rdclk => rdclk~0.IN1
rdreq => rdreq~0.IN1
wrclk => wrclk~0.IN1
wrreq => wrreq~0.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw


|sdr_test|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component
data[0] => dcfifo_qgl1:auto_generated.data[0]
data[1] => dcfifo_qgl1:auto_generated.data[1]
data[2] => dcfifo_qgl1:auto_generated.data[2]
data[3] => dcfifo_qgl1:auto_generated.data[3]
data[4] => dcfifo_qgl1:auto_generated.data[4]
data[5] => dcfifo_qgl1:auto_generated.data[5]
data[6] => dcfifo_qgl1:auto_generated.data[6]
data[7] => dcfifo_qgl1:auto_generated.data[7]
data[8] => dcfifo_qgl1:auto_generated.data[8]
data[9] => dcfifo_qgl1:auto_generated.data[9]
data[10] => dcfifo_qgl1:auto_generated.data[10]
data[11] => dcfifo_qgl1:auto_generated.data[11]
data[12] => dcfifo_qgl1:auto_generated.data[12]
data[13] => dcfifo_qgl1:auto_generated.data[13]
data[14] => dcfifo_qgl1:auto_generated.data[14]
data[15] => dcfifo_qgl1:auto_generated.data[15]
q[0] <= dcfifo_qgl1:auto_generated.q[0]
q[1] <= dcfifo_qgl1:auto_generated.q[1]
q[2] <= dcfifo_qgl1:auto_generated.q[2]
q[3] <= dcfifo_qgl1:auto_generated.q[3]
q[4] <= dcfifo_qgl1:auto_generated.q[4]
q[5] <= dcfifo_qgl1:auto_generated.q[5]
q[6] <= dcfifo_qgl1:auto_generated.q[6]
q[7] <= dcfifo_qgl1:auto_generated.q[7]
q[8] <= dcfifo_qgl1:auto_generated.q[8]
q[9] <= dcfifo_qgl1:auto_generated.q[9]
q[10] <= dcfifo_qgl1:auto_generated.q[10]
q[11] <= dcfifo_qgl1:auto_generated.q[11]
q[12] <= dcfifo_qgl1:auto_generated.q[12]
q[13] <= dcfifo_qgl1:auto_generated.q[13]
q[14] <= dcfifo_qgl1:auto_generated.q[14]
q[15] <= dcfifo_qgl1:auto_generated.q[15]
rdclk => dcfifo_qgl1:auto_generated.rdclk
rdreq => dcfifo_qgl1:auto_generated.rdreq
wrclk => dcfifo_qgl1:auto_generated.wrclk
wrreq => dcfifo_qgl1:auto_generated.wrreq
aclr => dcfifo_qgl1:auto_generated.aclr
rdempty <= <UNC>
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= <GND>
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
rdusedw[8] <= <UNC>
wrusedw[0] <= dcfifo_qgl1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_qgl1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_qgl1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_qgl1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_qgl1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_qgl1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_qgl1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_qgl1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_qgl1:auto_generated.wrusedw[8]


|sdr_test|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_qgl1:auto_generated
aclr => alt_sync_fifo_0oi:sync_fifo.aclr
data[0] => alt_sync_fifo_0oi:sync_fifo.data[0]
data[1] => alt_sync_fifo_0oi:sync_fifo.data[1]
data[2] => alt_sync_fifo_0oi:sync_fifo.data[2]
data[3] => alt_sync_fifo_0oi:sync_fifo.data[3]
data[4] => alt_sync_fifo_0oi:sync_fifo.data[4]
data[5] => alt_sync_fifo_0oi:sync_fifo.data[5]
data[6] => alt_sync_fifo_0oi:sync_fifo.data[6]
data[7] => alt_sync_fifo_0oi:sync_fifo.data[7]
data[8] => alt_sync_fifo_0oi:sync_fifo.data[8]
data[9] => alt_sync_fifo_0oi:sync_fifo.data[9]
data[10] => alt_sync_fifo_0oi:sync_fifo.data[10]
data[11] => alt_sync_fifo_0oi:sync_fifo.data[11]
data[12] => alt_sync_fifo_0oi:sync_fifo.data[12]
data[13] => alt_sync_fifo_0oi:sync_fifo.data[13]
data[14] => alt_sync_fifo_0oi:sync_fifo.data[14]
data[15] => alt_sync_fifo_0oi:sync_fifo.data[15]
q[0] <= alt_sync_fifo_0oi:sync_fifo.q[0]
q[1] <= alt_sync_fifo_0oi:sync_fifo.q[1]
q[2] <= alt_sync_fifo_0oi:sync_fifo.q[2]
q[3] <= alt_sync_fifo_0oi:sync_fifo.q[3]
q[4] <= alt_sync_fifo_0oi:sync_fifo.q[4]
q[5] <= alt_sync_fifo_0oi:sync_fifo.q[5]
q[6] <= alt_sync_fifo_0oi:sync_fifo.q[6]
q[7] <= alt_sync_fifo_0oi:sync_fifo.q[7]
q[8] <= alt_sync_fifo_0oi:sync_fifo.q[8]
q[9] <= alt_sync_fifo_0oi:sync_fifo.q[9]
q[10] <= alt_sync_fifo_0oi:sync_fifo.q[10]
q[11] <= alt_sync_fifo_0oi:sync_fifo.q[11]
q[12] <= alt_sync_fifo_0oi:sync_fifo.q[12]
q[13] <= alt_sync_fifo_0oi:sync_fifo.q[13]
q[14] <= alt_sync_fifo_0oi:sync_fifo.q[14]
q[15] <= alt_sync_fifo_0oi:sync_fifo.q[15]
rdclk => alt_sync_fifo_0oi:sync_fifo.rdclk
rdreq => alt_sync_fifo_0oi:sync_fifo.rdreq
wrclk => alt_sync_fifo_0oi:sync_fifo.wrclk
wrreq => alt_sync_fifo_0oi:sync_fifo.wrreq
wrusedw[0] <= alt_sync_fifo_0oi:sync_fifo.wrusedw[0]
wrusedw[1] <= alt_sync_fifo_0oi:sync_fifo.wrusedw[1]
wrusedw[2] <= alt_sync_fifo_0oi:sync_fifo.wrusedw[2]
wrusedw[3] <= alt_sync_fifo_0oi:sync_fifo.wrusedw[3]
wrusedw[4] <= alt_sync_fifo_0oi:sync_fifo.wrusedw[4]
wrusedw[5] <= alt_sync_fifo_0oi:sync_fifo.wrusedw[5]
wrusedw[6] <= alt_sync_fifo_0oi:sync_fifo.wrusedw[6]
wrusedw[7] <= alt_sync_fifo_0oi:sync_fifo.wrusedw[7]
wrusedw[8] <= alt_sync_fifo_0oi:sync_fifo.wrusedw[8]


|sdr_test|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_qgl1:auto_generated|alt_sync_fifo_0oi:sync_fifo
aclr => cntr_kua:cntr1.aclr
data[0] => dpram_6o31:dpram4.data[0]
data[1] => dpram_6o31:dpram4.data[1]
data[2] => dpram_6o31:dpram4.data[2]
data[3] => dpram_6o31:dpram4.data[3]
data[4] => dpram_6o31:dpram4.data[4]
data[5] => dpram_6o31:dpram4.data[5]
data[6] => dpram_6o31:dpram4.data[6]
data[7] => dpram_6o31:dpram4.data[7]
data[8] => dpram_6o31:dpram4.data[8]
data[9] => dpram_6o31:dpram4.data[9]
data[10] => dpram_6o31:dpram4.data[10]
data[11] => dpram_6o31:dpram4.data[11]
data[12] => dpram_6o31:dpram4.data[12]
data[13] => dpram_6o31:dpram4.data[13]
data[14] => dpram_6o31:dpram4.data[14]
data[15] => dpram_6o31:dpram4.data[15]
q[0] <= dpram_6o31:dpram4.q[0]
q[1] <= dpram_6o31:dpram4.q[1]
q[2] <= dpram_6o31:dpram4.q[2]
q[3] <= dpram_6o31:dpram4.q[3]
q[4] <= dpram_6o31:dpram4.q[4]
q[5] <= dpram_6o31:dpram4.q[5]
q[6] <= dpram_6o31:dpram4.q[6]
q[7] <= dpram_6o31:dpram4.q[7]
q[8] <= dpram_6o31:dpram4.q[8]
q[9] <= dpram_6o31:dpram4.q[9]
q[10] <= dpram_6o31:dpram4.q[10]
q[11] <= dpram_6o31:dpram4.q[11]
q[12] <= dpram_6o31:dpram4.q[12]
q[13] <= dpram_6o31:dpram4.q[13]
q[14] <= dpram_6o31:dpram4.q[14]
q[15] <= dpram_6o31:dpram4.q[15]
rdclk => dpram_6o31:dpram4.outclock
rdclk => dffe5a[9].CLK
rdclk => dffe5a[8].CLK
rdclk => dffe5a[7].CLK
rdclk => dffe5a[6].CLK
rdclk => dffe5a[5].CLK
rdclk => dffe5a[4].CLK
rdclk => dffe5a[3].CLK
rdclk => dffe5a[2].CLK
rdclk => dffe5a[1].CLK
rdclk => dffe5a[0].CLK
rdclk => dffe8a[9].CLK
rdclk => dffe8a[8].CLK
rdclk => dffe8a[7].CLK
rdclk => dffe8a[6].CLK
rdclk => dffe8a[5].CLK
rdclk => dffe8a[4].CLK
rdclk => dffe8a[3].CLK
rdclk => dffe8a[2].CLK
rdclk => dffe8a[1].CLK
rdclk => dffe8a[0].CLK
rdempty <= cs12a[9].DB_MAX_OUTPUT_PORT_TYPE
rdusedw[0] <= add_sub_918:add_sub3.result[0]
rdusedw[1] <= add_sub_918:add_sub3.result[1]
rdusedw[2] <= add_sub_918:add_sub3.result[2]
rdusedw[3] <= add_sub_918:add_sub3.result[3]
rdusedw[4] <= add_sub_918:add_sub3.result[4]
rdusedw[5] <= add_sub_918:add_sub3.result[5]
rdusedw[6] <= add_sub_918:add_sub3.result[6]
rdusedw[7] <= add_sub_918:add_sub3.result[7]
rdusedw[8] <= add_sub_918:add_sub3.result[8]
wrclk => dpram_6o31:dpram4.inclock
wrclk => cntr_kua:cntr1.clock
wrclk => dffe7a[9].CLK
wrclk => dffe7a[8].CLK
wrclk => dffe7a[7].CLK
wrclk => dffe7a[6].CLK
wrclk => dffe7a[5].CLK
wrclk => dffe7a[4].CLK
wrclk => dffe7a[3].CLK
wrclk => dffe7a[2].CLK
wrclk => dffe7a[1].CLK
wrclk => dffe7a[0].CLK
wrclk => dffe9a[9].CLK
wrclk => dffe9a[8].CLK
wrclk => dffe9a[7].CLK
wrclk => dffe9a[6].CLK
wrclk => dffe9a[5].CLK
wrclk => dffe9a[4].CLK
wrclk => dffe9a[3].CLK
wrclk => dffe9a[2].CLK
wrclk => dffe9a[1].CLK
wrclk => dffe9a[0].CLK
wrempty <= cs11a[9].DB_MAX_OUTPUT_PORT_TYPE
wrfull <= cs10a[0].DB_MAX_OUTPUT_PORT_TYPE
wrusedw[0] <= add_sub_se8:add_sub2.result[0]
wrusedw[1] <= add_sub_se8:add_sub2.result[1]
wrusedw[2] <= add_sub_se8:add_sub2.result[2]
wrusedw[3] <= add_sub_se8:add_sub2.result[3]
wrusedw[4] <= add_sub_se8:add_sub2.result[4]
wrusedw[5] <= add_sub_se8:add_sub2.result[5]
wrusedw[6] <= add_sub_se8:add_sub2.result[6]
wrusedw[7] <= add_sub_se8:add_sub2.result[7]
wrusedw[8] <= add_sub_se8:add_sub2.result[8]


|sdr_test|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_qgl1:auto_generated|alt_sync_fifo_0oi:sync_fifo|dpram_6o31:dpram4
data[0] => altsyncram_1lh1:altsyncram14.data_a[0]
data[1] => altsyncram_1lh1:altsyncram14.data_a[1]
data[2] => altsyncram_1lh1:altsyncram14.data_a[2]
data[3] => altsyncram_1lh1:altsyncram14.data_a[3]
data[4] => altsyncram_1lh1:altsyncram14.data_a[4]
data[5] => altsyncram_1lh1:altsyncram14.data_a[5]
data[6] => altsyncram_1lh1:altsyncram14.data_a[6]
data[7] => altsyncram_1lh1:altsyncram14.data_a[7]
data[8] => altsyncram_1lh1:altsyncram14.data_a[8]
data[9] => altsyncram_1lh1:altsyncram14.data_a[9]
data[10] => altsyncram_1lh1:altsyncram14.data_a[10]
data[11] => altsyncram_1lh1:altsyncram14.data_a[11]
data[12] => altsyncram_1lh1:altsyncram14.data_a[12]
data[13] => altsyncram_1lh1:altsyncram14.data_a[13]
data[14] => altsyncram_1lh1:altsyncram14.data_a[14]
data[15] => altsyncram_1lh1:altsyncram14.data_a[15]
inclock => altsyncram_1lh1:altsyncram14.clock0
outclock => altsyncram_1lh1:altsyncram14.clock1
outclocken => altsyncram_1lh1:altsyncram14.clocken1
q[0] <= altsyncram_1lh1:altsyncram14.q_b[0]
q[1] <= altsyncram_1lh1:altsyncram14.q_b[1]
q[2] <= altsyncram_1lh1:altsyncram14.q_b[2]
q[3] <= altsyncram_1lh1:altsyncram14.q_b[3]
q[4] <= altsyncram_1lh1:altsyncram14.q_b[4]
q[5] <= altsyncram_1lh1:altsyncram14.q_b[5]
q[6] <= altsyncram_1lh1:altsyncram14.q_b[6]
q[7] <= altsyncram_1lh1:altsyncram14.q_b[7]
q[8] <= altsyncram_1lh1:altsyncram14.q_b[8]
q[9] <= altsyncram_1lh1:altsyncram14.q_b[9]
q[10] <= altsyncram_1lh1:altsyncram14.q_b[10]
q[11] <= altsyncram_1lh1:altsyncram14.q_b[11]
q[12] <= altsyncram_1lh1:altsyncram14.q_b[12]
q[13] <= altsyncram_1lh1:altsyncram14.q_b[13]
q[14] <= altsyncram_1lh1:altsyncram14.q_b[14]
q[15] <= altsyncram_1lh1:altsyncram14.q_b[15]
rdaddress[0] => altsyncram_1lh1:altsyncram14.address_b[0]
rdaddress[1] => altsyncram_1lh1:altsyncram14.address_b[1]
rdaddress[2] => altsyncram_1lh1:altsyncram14.address_b[2]
rdaddress[3] => altsyncram_1lh1:altsyncram14.address_b[3]
rdaddress[4] => altsyncram_1lh1:altsyncram14.address_b[4]
rdaddress[5] => altsyncram_1lh1:altsyncram14.address_b[5]
rdaddress[6] => altsyncram_1lh1:altsyncram14.address_b[6]
rdaddress[7] => altsyncram_1lh1:altsyncram14.address_b[7]
rdaddress[8] => altsyncram_1lh1:altsyncram14.address_b[8]
wraddress[0] => altsyncram_1lh1:altsyncram14.address_a[0]
wraddress[1] => altsyncram_1lh1:altsyncram14.address_a[1]
wraddress[2] => altsyncram_1lh1:altsyncram14.address_a[2]
wraddress[3] => altsyncram_1lh1:altsyncram14.address_a[3]
wraddress[4] => altsyncram_1lh1:altsyncram14.address_a[4]
wraddress[5] => altsyncram_1lh1:altsyncram14.address_a[5]
wraddress[6] => altsyncram_1lh1:altsyncram14.address_a[6]
wraddress[7] => altsyncram_1lh1:altsyncram14.address_a[7]
wraddress[8] => altsyncram_1lh1:altsyncram14.address_a[8]
wren => altsyncram_1lh1:altsyncram14.wren_a


|sdr_test|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_qgl1:auto_generated|alt_sync_fifo_0oi:sync_fifo|dpram_6o31:dpram4|altsyncram_1lh1:altsyncram14
address_a[0] => ram_block15a0.PORTAADDR
address_a[0] => ram_block15a1.PORTAADDR
address_a[0] => ram_block15a2.PORTAADDR
address_a[0] => ram_block15a3.PORTAADDR
address_a[0] => ram_block15a4.PORTAADDR
address_a[0] => ram_block15a5.PORTAADDR
address_a[0] => ram_block15a6.PORTAADDR
address_a[0] => ram_block15a7.PORTAADDR
address_a[0] => ram_block15a8.PORTAADDR
address_a[0] => ram_block15a9.PORTAADDR
address_a[0] => ram_block15a10.PORTAADDR
address_a[0] => ram_block15a11.PORTAADDR
address_a[0] => ram_block15a12.PORTAADDR
address_a[0] => ram_block15a13.PORTAADDR
address_a[0] => ram_block15a14.PORTAADDR
address_a[0] => ram_block15a15.PORTAADDR
address_a[1] => ram_block15a0.PORTAADDR1
address_a[1] => ram_block15a1.PORTAADDR1
address_a[1] => ram_block15a2.PORTAADDR1
address_a[1] => ram_block15a3.PORTAADDR1
address_a[1] => ram_block15a4.PORTAADDR1
address_a[1] => ram_block15a5.PORTAADDR1
address_a[1] => ram_block15a6.PORTAADDR1
address_a[1] => ram_block15a7.PORTAADDR1
address_a[1] => ram_block15a8.PORTAADDR1
address_a[1] => ram_block15a9.PORTAADDR1
address_a[1] => ram_block15a10.PORTAADDR1
address_a[1] => ram_block15a11.PORTAADDR1
address_a[1] => ram_block15a12.PORTAADDR1
address_a[1] => ram_block15a13.PORTAADDR1
address_a[1] => ram_block15a14.PORTAADDR1
address_a[1] => ram_block15a15.PORTAADDR1
address_a[2] => ram_block15a0.PORTAADDR2
address_a[2] => ram_block15a1.PORTAADDR2
address_a[2] => ram_block15a2.PORTAADDR2
address_a[2] => ram_block15a3.PORTAADDR2
address_a[2] => ram_block15a4.PORTAADDR2
address_a[2] => ram_block15a5.PORTAADDR2
address_a[2] => ram_block15a6.PORTAADDR2
address_a[2] => ram_block15a7.PORTAADDR2
address_a[2] => ram_block15a8.PORTAADDR2
address_a[2] => ram_block15a9.PORTAADDR2
address_a[2] => ram_block15a10.PORTAADDR2
address_a[2] => ram_block15a11.PORTAADDR2
address_a[2] => ram_block15a12.PORTAADDR2
address_a[2] => ram_block15a13.PORTAADDR2
address_a[2] => ram_block15a14.PORTAADDR2
address_a[2] => ram_block15a15.PORTAADDR2
address_a[3] => ram_block15a0.PORTAADDR3
address_a[3] => ram_block15a1.PORTAADDR3
address_a[3] => ram_block15a2.PORTAADDR3
address_a[3] => ram_block15a3.PORTAADDR3
address_a[3] => ram_block15a4.PORTAADDR3
address_a[3] => ram_block15a5.PORTAADDR3
address_a[3] => ram_block15a6.PORTAADDR3
address_a[3] => ram_block15a7.PORTAADDR3
address_a[3] => ram_block15a8.PORTAADDR3
address_a[3] => ram_block15a9.PORTAADDR3
address_a[3] => ram_block15a10.PORTAADDR3
address_a[3] => ram_block15a11.PORTAADDR3
address_a[3] => ram_block15a12.PORTAADDR3
address_a[3] => ram_block15a13.PORTAADDR3
address_a[3] => ram_block15a14.PORTAADDR3
address_a[3] => ram_block15a15.PORTAADDR3
address_a[4] => ram_block15a0.PORTAADDR4
address_a[4] => ram_block15a1.PORTAADDR4
address_a[4] => ram_block15a2.PORTAADDR4
address_a[4] => ram_block15a3.PORTAADDR4
address_a[4] => ram_block15a4.PORTAADDR4
address_a[4] => ram_block15a5.PORTAADDR4
address_a[4] => ram_block15a6.PORTAADDR4
address_a[4] => ram_block15a7.PORTAADDR4
address_a[4] => ram_block15a8.PORTAADDR4
address_a[4] => ram_block15a9.PORTAADDR4
address_a[4] => ram_block15a10.PORTAADDR4
address_a[4] => ram_block15a11.PORTAADDR4
address_a[4] => ram_block15a12.PORTAADDR4
address_a[4] => ram_block15a13.PORTAADDR4
address_a[4] => ram_block15a14.PORTAADDR4
address_a[4] => ram_block15a15.PORTAADDR4
address_a[5] => ram_block15a0.PORTAADDR5
address_a[5] => ram_block15a1.PORTAADDR5
address_a[5] => ram_block15a2.PORTAADDR5
address_a[5] => ram_block15a3.PORTAADDR5
address_a[5] => ram_block15a4.PORTAADDR5
address_a[5] => ram_block15a5.PORTAADDR5
address_a[5] => ram_block15a6.PORTAADDR5
address_a[5] => ram_block15a7.PORTAADDR5
address_a[5] => ram_block15a8.PORTAADDR5
address_a[5] => ram_block15a9.PORTAADDR5
address_a[5] => ram_block15a10.PORTAADDR5
address_a[5] => ram_block15a11.PORTAADDR5
address_a[5] => ram_block15a12.PORTAADDR5
address_a[5] => ram_block15a13.PORTAADDR5
address_a[5] => ram_block15a14.PORTAADDR5
address_a[5] => ram_block15a15.PORTAADDR5
address_a[6] => ram_block15a0.PORTAADDR6
address_a[6] => ram_block15a1.PORTAADDR6
address_a[6] => ram_block15a2.PORTAADDR6
address_a[6] => ram_block15a3.PORTAADDR6
address_a[6] => ram_block15a4.PORTAADDR6
address_a[6] => ram_block15a5.PORTAADDR6
address_a[6] => ram_block15a6.PORTAADDR6
address_a[6] => ram_block15a7.PORTAADDR6
address_a[6] => ram_block15a8.PORTAADDR6
address_a[6] => ram_block15a9.PORTAADDR6
address_a[6] => ram_block15a10.PORTAADDR6
address_a[6] => ram_block15a11.PORTAADDR6
address_a[6] => ram_block15a12.PORTAADDR6
address_a[6] => ram_block15a13.PORTAADDR6
address_a[6] => ram_block15a14.PORTAADDR6
address_a[6] => ram_block15a15.PORTAADDR6
address_a[7] => ram_block15a0.PORTAADDR7
address_a[7] => ram_block15a1.PORTAADDR7
address_a[7] => ram_block15a2.PORTAADDR7
address_a[7] => ram_block15a3.PORTAADDR7
address_a[7] => ram_block15a4.PORTAADDR7
address_a[7] => ram_block15a5.PORTAADDR7
address_a[7] => ram_block15a6.PORTAADDR7
address_a[7] => ram_block15a7.PORTAADDR7
address_a[7] => ram_block15a8.PORTAADDR7
address_a[7] => ram_block15a9.PORTAADDR7
address_a[7] => ram_block15a10.PORTAADDR7
address_a[7] => ram_block15a11.PORTAADDR7
address_a[7] => ram_block15a12.PORTAADDR7
address_a[7] => ram_block15a13.PORTAADDR7
address_a[7] => ram_block15a14.PORTAADDR7
address_a[7] => ram_block15a15.PORTAADDR7
address_a[8] => ram_block15a0.PORTAADDR8
address_a[8] => ram_block15a1.PORTAADDR8
address_a[8] => ram_block15a2.PORTAADDR8
address_a[8] => ram_block15a3.PORTAADDR8
address_a[8] => ram_block15a4.PORTAADDR8
address_a[8] => ram_block15a5.PORTAADDR8
address_a[8] => ram_block15a6.PORTAADDR8
address_a[8] => ram_block15a7.PORTAADDR8
address_a[8] => ram_block15a8.PORTAADDR8
address_a[8] => ram_block15a9.PORTAADDR8
address_a[8] => ram_block15a10.PORTAADDR8
address_a[8] => ram_block15a11.PORTAADDR8
address_a[8] => ram_block15a12.PORTAADDR8
address_a[8] => ram_block15a13.PORTAADDR8
address_a[8] => ram_block15a14.PORTAADDR8
address_a[8] => ram_block15a15.PORTAADDR8
address_b[0] => ram_block15a0.PORTBADDR
address_b[0] => ram_block15a1.PORTBADDR
address_b[0] => ram_block15a2.PORTBADDR
address_b[0] => ram_block15a3.PORTBADDR
address_b[0] => ram_block15a4.PORTBADDR
address_b[0] => ram_block15a5.PORTBADDR
address_b[0] => ram_block15a6.PORTBADDR
address_b[0] => ram_block15a7.PORTBADDR
address_b[0] => ram_block15a8.PORTBADDR
address_b[0] => ram_block15a9.PORTBADDR
address_b[0] => ram_block15a10.PORTBADDR
address_b[0] => ram_block15a11.PORTBADDR
address_b[0] => ram_block15a12.PORTBADDR
address_b[0] => ram_block15a13.PORTBADDR
address_b[0] => ram_block15a14.PORTBADDR
address_b[0] => ram_block15a15.PORTBADDR
address_b[1] => ram_block15a0.PORTBADDR1
address_b[1] => ram_block15a1.PORTBADDR1
address_b[1] => ram_block15a2.PORTBADDR1
address_b[1] => ram_block15a3.PORTBADDR1
address_b[1] => ram_block15a4.PORTBADDR1
address_b[1] => ram_block15a5.PORTBADDR1
address_b[1] => ram_block15a6.PORTBADDR1
address_b[1] => ram_block15a7.PORTBADDR1
address_b[1] => ram_block15a8.PORTBADDR1
address_b[1] => ram_block15a9.PORTBADDR1
address_b[1] => ram_block15a10.PORTBADDR1
address_b[1] => ram_block15a11.PORTBADDR1
address_b[1] => ram_block15a12.PORTBADDR1
address_b[1] => ram_block15a13.PORTBADDR1
address_b[1] => ram_block15a14.PORTBADDR1
address_b[1] => ram_block15a15.PORTBADDR1
address_b[2] => ram_block15a0.PORTBADDR2
address_b[2] => ram_block15a1.PORTBADDR2
address_b[2] => ram_block15a2.PORTBADDR2
address_b[2] => ram_block15a3.PORTBADDR2
address_b[2] => ram_block15a4.PORTBADDR2
address_b[2] => ram_block15a5.PORTBADDR2
address_b[2] => ram_block15a6.PORTBADDR2
address_b[2] => ram_block15a7.PORTBADDR2
address_b[2] => ram_block15a8.PORTBADDR2
address_b[2] => ram_block15a9.PORTBADDR2
address_b[2] => ram_block15a10.PORTBADDR2
address_b[2] => ram_block15a11.PORTBADDR2
address_b[2] => ram_block15a12.PORTBADDR2
address_b[2] => ram_block15a13.PORTBADDR2
address_b[2] => ram_block15a14.PORTBADDR2
address_b[2] => ram_block15a15.PORTBADDR2
address_b[3] => ram_block15a0.PORTBADDR3
address_b[3] => ram_block15a1.PORTBADDR3
address_b[3] => ram_block15a2.PORTBADDR3
address_b[3] => ram_block15a3.PORTBADDR3
address_b[3] => ram_block15a4.PORTBADDR3
address_b[3] => ram_block15a5.PORTBADDR3
address_b[3] => ram_block15a6.PORTBADDR3
address_b[3] => ram_block15a7.PORTBADDR3
address_b[3] => ram_block15a8.PORTBADDR3
address_b[3] => ram_block15a9.PORTBADDR3
address_b[3] => ram_block15a10.PORTBADDR3
address_b[3] => ram_block15a11.PORTBADDR3
address_b[3] => ram_block15a12.PORTBADDR3
address_b[3] => ram_block15a13.PORTBADDR3
address_b[3] => ram_block15a14.PORTBADDR3
address_b[3] => ram_block15a15.PORTBADDR3
address_b[4] => ram_block15a0.PORTBADDR4
address_b[4] => ram_block15a1.PORTBADDR4
address_b[4] => ram_block15a2.PORTBADDR4
address_b[4] => ram_block15a3.PORTBADDR4
address_b[4] => ram_block15a4.PORTBADDR4
address_b[4] => ram_block15a5.PORTBADDR4
address_b[4] => ram_block15a6.PORTBADDR4
address_b[4] => ram_block15a7.PORTBADDR4
address_b[4] => ram_block15a8.PORTBADDR4
address_b[4] => ram_block15a9.PORTBADDR4
address_b[4] => ram_block15a10.PORTBADDR4
address_b[4] => ram_block15a11.PORTBADDR4
address_b[4] => ram_block15a12.PORTBADDR4
address_b[4] => ram_block15a13.PORTBADDR4
address_b[4] => ram_block15a14.PORTBADDR4
address_b[4] => ram_block15a15.PORTBADDR4
address_b[5] => ram_block15a0.PORTBADDR5
address_b[5] => ram_block15a1.PORTBADDR5
address_b[5] => ram_block15a2.PORTBADDR5
address_b[5] => ram_block15a3.PORTBADDR5
address_b[5] => ram_block15a4.PORTBADDR5
address_b[5] => ram_block15a5.PORTBADDR5
address_b[5] => ram_block15a6.PORTBADDR5
address_b[5] => ram_block15a7.PORTBADDR5
address_b[5] => ram_block15a8.PORTBADDR5
address_b[5] => ram_block15a9.PORTBADDR5
address_b[5] => ram_block15a10.PORTBADDR5
address_b[5] => ram_block15a11.PORTBADDR5
address_b[5] => ram_block15a12.PORTBADDR5
address_b[5] => ram_block15a13.PORTBADDR5
address_b[5] => ram_block15a14.PORTBADDR5
address_b[5] => ram_block15a15.PORTBADDR5
address_b[6] => ram_block15a0.PORTBADDR6
address_b[6] => ram_block15a1.PORTBADDR6
address_b[6] => ram_block15a2.PORTBADDR6
address_b[6] => ram_block15a3.PORTBADDR6
address_b[6] => ram_block15a4.PORTBADDR6
address_b[6] => ram_block15a5.PORTBADDR6
address_b[6] => ram_block15a6.PORTBADDR6
address_b[6] => ram_block15a7.PORTBADDR6
address_b[6] => ram_block15a8.PORTBADDR6
address_b[6] => ram_block15a9.PORTBADDR6
address_b[6] => ram_block15a10.PORTBADDR6
address_b[6] => ram_block15a11.PORTBADDR6
address_b[6] => ram_block15a12.PORTBADDR6
address_b[6] => ram_block15a13.PORTBADDR6
address_b[6] => ram_block15a14.PORTBADDR6
address_b[6] => ram_block15a15.PORTBADDR6
address_b[7] => ram_block15a0.PORTBADDR7
address_b[7] => ram_block15a1.PORTBADDR7
address_b[7] => ram_block15a2.PORTBADDR7
address_b[7] => ram_block15a3.PORTBADDR7
address_b[7] => ram_block15a4.PORTBADDR7
address_b[7] => ram_block15a5.PORTBADDR7
address_b[7] => ram_block15a6.PORTBADDR7
address_b[7] => ram_block15a7.PORTBADDR7
address_b[7] => ram_block15a8.PORTBADDR7
address_b[7] => ram_block15a9.PORTBADDR7
address_b[7] => ram_block15a10.PORTBADDR7
address_b[7] => ram_block15a11.PORTBADDR7
address_b[7] => ram_block15a12.PORTBADDR7
address_b[7] => ram_block15a13.PORTBADDR7
address_b[7] => ram_block15a14.PORTBADDR7
address_b[7] => ram_block15a15.PORTBADDR7
address_b[8] => ram_block15a0.PORTBADDR8
address_b[8] => ram_block15a1.PORTBADDR8
address_b[8] => ram_block15a2.PORTBADDR8
address_b[8] => ram_block15a3.PORTBADDR8
address_b[8] => ram_block15a4.PORTBADDR8
address_b[8] => ram_block15a5.PORTBADDR8
address_b[8] => ram_block15a6.PORTBADDR8
address_b[8] => ram_block15a7.PORTBADDR8
address_b[8] => ram_block15a8.PORTBADDR8
address_b[8] => ram_block15a9.PORTBADDR8
address_b[8] => ram_block15a10.PORTBADDR8
address_b[8] => ram_block15a11.PORTBADDR8
address_b[8] => ram_block15a12.PORTBADDR8
address_b[8] => ram_block15a13.PORTBADDR8
address_b[8] => ram_block15a14.PORTBADDR8
address_b[8] => ram_block15a15.PORTBADDR8
clock0 => ram_block15a0.CLK0
clock0 => ram_block15a1.CLK0
clock0 => ram_block15a2.CLK0
clock0 => ram_block15a3.CLK0
clock0 => ram_block15a4.CLK0
clock0 => ram_block15a5.CLK0
clock0 => ram_block15a6.CLK0
clock0 => ram_block15a7.CLK0
clock0 => ram_block15a8.CLK0
clock0 => ram_block15a9.CLK0
clock0 => ram_block15a10.CLK0
clock0 => ram_block15a11.CLK0
clock0 => ram_block15a12.CLK0
clock0 => ram_block15a13.CLK0
clock0 => ram_block15a14.CLK0
clock0 => ram_block15a15.CLK0
clock1 => ram_block15a0.CLK1
clock1 => ram_block15a1.CLK1
clock1 => ram_block15a2.CLK1
clock1 => ram_block15a3.CLK1
clock1 => ram_block15a4.CLK1
clock1 => ram_block15a5.CLK1
clock1 => ram_block15a6.CLK1
clock1 => ram_block15a7.CLK1
clock1 => ram_block15a8.CLK1
clock1 => ram_block15a9.CLK1
clock1 => ram_block15a10.CLK1
clock1 => ram_block15a11.CLK1
clock1 => ram_block15a12.CLK1
clock1 => ram_block15a13.CLK1
clock1 => ram_block15a14.CLK1
clock1 => ram_block15a15.CLK1
clocken1 => ram_block15a0.ENA1
clocken1 => ram_block15a1.ENA1
clocken1 => ram_block15a2.ENA1
clocken1 => ram_block15a3.ENA1
clocken1 => ram_block15a4.ENA1
clocken1 => ram_block15a5.ENA1
clocken1 => ram_block15a6.ENA1
clocken1 => ram_block15a7.ENA1
clocken1 => ram_block15a8.ENA1
clocken1 => ram_block15a9.ENA1
clocken1 => ram_block15a10.ENA1
clocken1 => ram_block15a11.ENA1
clocken1 => ram_block15a12.ENA1
clocken1 => ram_block15a13.ENA1
clocken1 => ram_block15a14.ENA1
clocken1 => ram_block15a15.ENA1
data_a[0] => ram_block15a0.PORTADATAIN
data_a[1] => ram_block15a1.PORTADATAIN
data_a[2] => ram_block15a2.PORTADATAIN
data_a[3] => ram_block15a3.PORTADATAIN
data_a[4] => ram_block15a4.PORTADATAIN
data_a[5] => ram_block15a5.PORTADATAIN
data_a[6] => ram_block15a6.PORTADATAIN
data_a[7] => ram_block15a7.PORTADATAIN
data_a[8] => ram_block15a8.PORTADATAIN
data_a[9] => ram_block15a9.PORTADATAIN
data_a[10] => ram_block15a10.PORTADATAIN
data_a[11] => ram_block15a11.PORTADATAIN
data_a[12] => ram_block15a12.PORTADATAIN
data_a[13] => ram_block15a13.PORTADATAIN
data_a[14] => ram_block15a14.PORTADATAIN
data_a[15] => ram_block15a15.PORTADATAIN
q_b[0] <= ram_block15a0.PORTBDATAOUT
q_b[1] <= ram_block15a1.PORTBDATAOUT
q_b[2] <= ram_block15a2.PORTBDATAOUT
q_b[3] <= ram_block15a3.PORTBDATAOUT
q_b[4] <= ram_block15a4.PORTBDATAOUT
q_b[5] <= ram_block15a5.PORTBDATAOUT
q_b[6] <= ram_block15a6.PORTBDATAOUT
q_b[7] <= ram_block15a7.PORTBDATAOUT
q_b[8] <= ram_block15a8.PORTBDATAOUT
q_b[9] <= ram_block15a9.PORTBDATAOUT
q_b[10] <= ram_block15a10.PORTBDATAOUT
q_b[11] <= ram_block15a11.PORTBDATAOUT
q_b[12] <= ram_block15a12.PORTBDATAOUT
q_b[13] <= ram_block15a13.PORTBDATAOUT
q_b[14] <= ram_block15a14.PORTBDATAOUT
q_b[15] <= ram_block15a15.PORTBDATAOUT
wren_a => ram_block15a0.PORTAWE
wren_a => ram_block15a0.ENA0
wren_a => ram_block15a1.PORTAWE
wren_a => ram_block15a1.ENA0
wren_a => ram_block15a2.PORTAWE
wren_a => ram_block15a2.ENA0
wren_a => ram_block15a3.PORTAWE
wren_a => ram_block15a3.ENA0
wren_a => ram_block15a4.PORTAWE
wren_a => ram_block15a4.ENA0
wren_a => ram_block15a5.PORTAWE
wren_a => ram_block15a5.ENA0
wren_a => ram_block15a6.PORTAWE
wren_a => ram_block15a6.ENA0
wren_a => ram_block15a7.PORTAWE
wren_a => ram_block15a7.ENA0
wren_a => ram_block15a8.PORTAWE
wren_a => ram_block15a8.ENA0
wren_a => ram_block15a9.PORTAWE
wren_a => ram_block15a9.ENA0
wren_a => ram_block15a10.PORTAWE
wren_a => ram_block15a10.ENA0
wren_a => ram_block15a11.PORTAWE
wren_a => ram_block15a11.ENA0
wren_a => ram_block15a12.PORTAWE
wren_a => ram_block15a12.ENA0
wren_a => ram_block15a13.PORTAWE
wren_a => ram_block15a13.ENA0
wren_a => ram_block15a14.PORTAWE
wren_a => ram_block15a14.ENA0
wren_a => ram_block15a15.PORTAWE
wren_a => ram_block15a15.ENA0


|sdr_test|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_qgl1:auto_generated|alt_sync_fifo_0oi:sync_fifo|add_sub_se8:add_sub2
cout <= add_sub_cella[8].DB_MAX_OUTPUT_PORT_TYPE
datab[0] => datab_node[0].IN0
datab[1] => datab_node[1].IN0
datab[2] => datab_node[2].IN0
datab[3] => datab_node[3].IN0
datab[4] => datab_node[4].IN0
datab[5] => datab_node[5].IN0
datab[6] => datab_node[6].IN0
datab[7] => datab_node[7].IN0
datab[8] => datab_node[8].IN0
result[0] <= add_sub_cella[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= add_sub_cella[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= add_sub_cella[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= add_sub_cella[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= add_sub_cella[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= add_sub_cella[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= add_sub_cella[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= add_sub_cella[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= add_sub_cella[8].DB_MAX_OUTPUT_PORT_TYPE


|sdr_test|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_qgl1:auto_generated|alt_sync_fifo_0oi:sync_fifo|add_sub_918:add_sub3
datab[0] => datab_node[0].IN0
datab[1] => datab_node[1].IN0
datab[2] => datab_node[2].IN0
datab[3] => datab_node[3].IN0
datab[4] => datab_node[4].IN0
datab[5] => datab_node[5].IN0
datab[6] => datab_node[6].IN0
datab[7] => datab_node[7].IN0
datab[8] => datab_node[8].IN0
datab[9] => datab_node[9].IN0
result[0] <= add_sub_cella[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= add_sub_cella[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= add_sub_cella[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= add_sub_cella[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= add_sub_cella[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= add_sub_cella[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= add_sub_cella[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= add_sub_cella[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= add_sub_cella[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= add_sub_cella[9].DB_MAX_OUTPUT_PORT_TYPE


|sdr_test|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_qgl1:auto_generated|alt_sync_fifo_0oi:sync_fifo|cntr_kua:cntr1
aclr => counter_cella0.ACLR
aclr => counter_cella1.ACLR
aclr => counter_cella2.ACLR
aclr => counter_cella3.ACLR
aclr => counter_cella4.ACLR
aclr => counter_cella5.ACLR
aclr => counter_cella6.ACLR
aclr => counter_cella7.ACLR
aclr => counter_cella8.ACLR
aclr => counter_cella9.ACLR
clock => counter_cella0.CLK
clock => counter_cella1.CLK
clock => counter_cella2.CLK
clock => counter_cella3.CLK
clock => counter_cella4.CLK
clock => counter_cella5.CLK
clock => counter_cella6.CLK
clock => counter_cella7.CLK
clock => counter_cella8.CLK
clock => counter_cella9.CLK
cnt_en => counter_cella0.DATAB
cnt_en => counter_cella1.DATAB
cnt_en => counter_cella2.DATAB
cnt_en => counter_cella3.DATAB
cnt_en => counter_cella4.DATAB
cnt_en => counter_cella5.DATAB
cnt_en => counter_cella6.DATAB
cnt_en => counter_cella7.DATAB
cnt_en => counter_cella8.DATAB
cnt_en => counter_cella9.DATAB
q[0] <= counter_cella0.REGOUT
q[1] <= counter_cella1.REGOUT
q[2] <= counter_cella2.REGOUT
q[3] <= counter_cella3.REGOUT
q[4] <= counter_cella4.REGOUT
q[5] <= counter_cella5.REGOUT
q[6] <= counter_cella6.REGOUT
q[7] <= counter_cella7.REGOUT
q[8] <= counter_cella8.REGOUT
q[9] <= counter_cella9.REGOUT


|sdr_test|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo
aclr => aclr~0.IN1
data[0] => data[0]~15.IN1
data[1] => data[1]~14.IN1
data[2] => data[2]~13.IN1
data[3] => data[3]~12.IN1
data[4] => data[4]~11.IN1
data[5] => data[5]~10.IN1
data[6] => data[6]~9.IN1
data[7] => data[7]~8.IN1
data[8] => data[8]~7.IN1
data[9] => data[9]~6.IN1
data[10] => data[10]~5.IN1
data[11] => data[11]~4.IN1
data[12] => data[12]~3.IN1
data[13] => data[13]~2.IN1
data[14] => data[14]~1.IN1
data[15] => data[15]~0.IN1
rdclk => rdclk~0.IN1
rdreq => rdreq~0.IN1
wrclk => wrclk~0.IN1
wrreq => wrreq~0.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw


|sdr_test|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component
data[0] => dcfifo_qgl1:auto_generated.data[0]
data[1] => dcfifo_qgl1:auto_generated.data[1]
data[2] => dcfifo_qgl1:auto_generated.data[2]
data[3] => dcfifo_qgl1:auto_generated.data[3]
data[4] => dcfifo_qgl1:auto_generated.data[4]
data[5] => dcfifo_qgl1:auto_generated.data[5]
data[6] => dcfifo_qgl1:auto_generated.data[6]
data[7] => dcfifo_qgl1:auto_generated.data[7]
data[8] => dcfifo_qgl1:auto_generated.data[8]
data[9] => dcfifo_qgl1:auto_generated.data[9]
data[10] => dcfifo_qgl1:auto_generated.data[10]
data[11] => dcfifo_qgl1:auto_generated.data[11]
data[12] => dcfifo_qgl1:auto_generated.data[12]
data[13] => dcfifo_qgl1:auto_generated.data[13]
data[14] => dcfifo_qgl1:auto_generated.data[14]
data[15] => dcfifo_qgl1:auto_generated.data[15]
q[0] <= dcfifo_qgl1:auto_generated.q[0]
q[1] <= dcfifo_qgl1:auto_generated.q[1]
q[2] <= dcfifo_qgl1:auto_generated.q[2]
q[3] <= dcfifo_qgl1:auto_generated.q[3]
q[4] <= dcfifo_qgl1:auto_generated.q[4]
q[5] <= dcfifo_qgl1:auto_generated.q[5]
q[6] <= dcfifo_qgl1:auto_generated.q[6]
q[7] <= dcfifo_qgl1:auto_generated.q[7]
q[8] <= dcfifo_qgl1:auto_generated.q[8]
q[9] <= dcfifo_qgl1:auto_generated.q[9]
q[10] <= dcfifo_qgl1:auto_generated.q[10]
q[11] <= dcfifo_qgl1:auto_generated.q[11]
q[12] <= dcfifo_qgl1:auto_generated.q[12]
q[13] <= dcfifo_qgl1:auto_generated.q[13]
q[14] <= dcfifo_qgl1:auto_generated.q[14]
q[15] <= dcfifo_qgl1:auto_generated.q[15]
rdclk => dcfifo_qgl1:auto_generated.rdclk
rdreq => dcfifo_qgl1:auto_generated.rdreq
wrclk => dcfifo_qgl1:auto_generated.wrclk
wrreq => dcfifo_qgl1:auto_generated.wrreq
aclr => dcfifo_qgl1:auto_generated.aclr
rdempty <= <UNC>
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= <GND>
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
rdusedw[8] <= <UNC>
wrusedw[0] <= dcfifo_qgl1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_qgl1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_qgl1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_qgl1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_qgl1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_qgl1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_qgl1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_qgl1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_qgl1:auto_generated.wrusedw[8]


|sdr_test|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_qgl1:auto_generated
aclr => alt_sync_fifo_0oi:sync_fifo.aclr
data[0] => alt_sync_fifo_0oi:sync_fifo.data[0]
data[1] => alt_sync_fifo_0oi:sync_fifo.data[1]
data[2] => alt_sync_fifo_0oi:sync_fifo.data[2]
data[3] => alt_sync_fifo_0oi:sync_fifo.data[3]
data[4] => alt_sync_fifo_0oi:sync_fifo.data[4]
data[5] => alt_sync_fifo_0oi:sync_fifo.data[5]
data[6] => alt_sync_fifo_0oi:sync_fifo.data[6]
data[7] => alt_sync_fifo_0oi:sync_fifo.data[7]
data[8] => alt_sync_fifo_0oi:sync_fifo.data[8]
data[9] => alt_sync_fifo_0oi:sync_fifo.data[9]
data[10] => alt_sync_fifo_0oi:sync_fifo.data[10]
data[11] => alt_sync_fifo_0oi:sync_fifo.data[11]
data[12] => alt_sync_fifo_0oi:sync_fifo.data[12]
data[13] => alt_sync_fifo_0oi:sync_fifo.data[13]
data[14] => alt_sync_fifo_0oi:sync_fifo.data[14]
data[15] => alt_sync_fifo_0oi:sync_fifo.data[15]
q[0] <= alt_sync_fifo_0oi:sync_fifo.q[0]
q[1] <= alt_sync_fifo_0oi:sync_fifo.q[1]
q[2] <= alt_sync_fifo_0oi:sync_fifo.q[2]
q[3] <= alt_sync_fifo_0oi:sync_fifo.q[3]
q[4] <= alt_sync_fifo_0oi:sync_fifo.q[4]
q[5] <= alt_sync_fifo_0oi:sync_fifo.q[5]
q[6] <= alt_sync_fifo_0oi:sync_fifo.q[6]
q[7] <= alt_sync_fifo_0oi:sync_fifo.q[7]
q[8] <= alt_sync_fifo_0oi:sync_fifo.q[8]
q[9] <= alt_sync_fifo_0oi:sync_fifo.q[9]
q[10] <= alt_sync_fifo_0oi:sync_fifo.q[10]
q[11] <= alt_sync_fifo_0oi:sync_fifo.q[11]
q[12] <= alt_sync_fifo_0oi:sync_fifo.q[12]
q[13] <= alt_sync_fifo_0oi:sync_fifo.q[13]
q[14] <= alt_sync_fifo_0oi:sync_fifo.q[14]
q[15] <= alt_sync_fifo_0oi:sync_fifo.q[15]
rdclk => alt_sync_fifo_0oi:sync_fifo.rdclk
rdreq => alt_sync_fifo_0oi:sync_fifo.rdreq
wrclk => alt_sync_fifo_0oi:sync_fifo.wrclk
wrreq => alt_sync_fifo_0oi:sync_fifo.wrreq
wrusedw[0] <= alt_sync_fifo_0oi:sync_fifo.wrusedw[0]
wrusedw[1] <= alt_sync_fifo_0oi:sync_fifo.wrusedw[1]
wrusedw[2] <= alt_sync_fifo_0oi:sync_fifo.wrusedw[2]
wrusedw[3] <= alt_sync_fifo_0oi:sync_fifo.wrusedw[3]
wrusedw[4] <= alt_sync_fifo_0oi:sync_fifo.wrusedw[4]
wrusedw[5] <= alt_sync_fifo_0oi:sync_fifo.wrusedw[5]
wrusedw[6] <= alt_sync_fifo_0oi:sync_fifo.wrusedw[6]
wrusedw[7] <= alt_sync_fifo_0oi:sync_fifo.wrusedw[7]
wrusedw[8] <= alt_sync_fifo_0oi:sync_fifo.wrusedw[8]


|sdr_test|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_qgl1:auto_generated|alt_sync_fifo_0oi:sync_fifo
aclr => cntr_kua:cntr1.aclr
data[0] => dpram_6o31:dpram4.data[0]
data[1] => dpram_6o31:dpram4.data[1]
data[2] => dpram_6o31:dpram4.data[2]
data[3] => dpram_6o31:dpram4.data[3]
data[4] => dpram_6o31:dpram4.data[4]
data[5] => dpram_6o31:dpram4.data[5]
data[6] => dpram_6o31:dpram4.data[6]
data[7] => dpram_6o31:dpram4.data[7]
data[8] => dpram_6o31:dpram4.data[8]
data[9] => dpram_6o31:dpram4.data[9]
data[10] => dpram_6o31:dpram4.data[10]
data[11] => dpram_6o31:dpram4.data[11]
data[12] => dpram_6o31:dpram4.data[12]
data[13] => dpram_6o31:dpram4.data[13]
data[14] => dpram_6o31:dpram4.data[14]
data[15] => dpram_6o31:dpram4.data[15]
q[0] <= dpram_6o31:dpram4.q[0]
q[1] <= dpram_6o31:dpram4.q[1]
q[2] <= dpram_6o31:dpram4.q[2]
q[3] <= dpram_6o31:dpram4.q[3]
q[4] <= dpram_6o31:dpram4.q[4]
q[5] <= dpram_6o31:dpram4.q[5]
q[6] <= dpram_6o31:dpram4.q[6]
q[7] <= dpram_6o31:dpram4.q[7]
q[8] <= dpram_6o31:dpram4.q[8]
q[9] <= dpram_6o31:dpram4.q[9]
q[10] <= dpram_6o31:dpram4.q[10]
q[11] <= dpram_6o31:dpram4.q[11]
q[12] <= dpram_6o31:dpram4.q[12]
q[13] <= dpram_6o31:dpram4.q[13]
q[14] <= dpram_6o31:dpram4.q[14]
q[15] <= dpram_6o31:dpram4.q[15]
rdclk => dpram_6o31:dpram4.outclock
rdclk => dffe5a[9].CLK
rdclk => dffe5a[8].CLK
rdclk => dffe5a[7].CLK
rdclk => dffe5a[6].CLK
rdclk => dffe5a[5].CLK
rdclk => dffe5a[4].CLK
rdclk => dffe5a[3].CLK
rdclk => dffe5a[2].CLK
rdclk => dffe5a[1].CLK
rdclk => dffe5a[0].CLK
rdclk => dffe8a[9].CLK
rdclk => dffe8a[8].CLK
rdclk => dffe8a[7].CLK
rdclk => dffe8a[6].CLK
rdclk => dffe8a[5].CLK
rdclk => dffe8a[4].CLK
rdclk => dffe8a[3].CLK
rdclk => dffe8a[2].CLK
rdclk => dffe8a[1].CLK
rdclk => dffe8a[0].CLK
rdempty <= cs12a[9].DB_MAX_OUTPUT_PORT_TYPE
rdusedw[0] <= add_sub_918:add_sub3.result[0]
rdusedw[1] <= add_sub_918:add_sub3.result[1]
rdusedw[2] <= add_sub_918:add_sub3.result[2]
rdusedw[3] <= add_sub_918:add_sub3.result[3]
rdusedw[4] <= add_sub_918:add_sub3.result[4]
rdusedw[5] <= add_sub_918:add_sub3.result[5]
rdusedw[6] <= add_sub_918:add_sub3.result[6]
rdusedw[7] <= add_sub_918:add_sub3.result[7]
rdusedw[8] <= add_sub_918:add_sub3.result[8]
wrclk => dpram_6o31:dpram4.inclock
wrclk => cntr_kua:cntr1.clock
wrclk => dffe7a[9].CLK
wrclk => dffe7a[8].CLK
wrclk => dffe7a[7].CLK
wrclk => dffe7a[6].CLK
wrclk => dffe7a[5].CLK
wrclk => dffe7a[4].CLK
wrclk => dffe7a[3].CLK
wrclk => dffe7a[2].CLK
wrclk => dffe7a[1].CLK
wrclk => dffe7a[0].CLK
wrclk => dffe9a[9].CLK
wrclk => dffe9a[8].CLK
wrclk => dffe9a[7].CLK
wrclk => dffe9a[6].CLK
wrclk => dffe9a[5].CLK
wrclk => dffe9a[4].CLK
wrclk => dffe9a[3].CLK
wrclk => dffe9a[2].CLK
wrclk => dffe9a[1].CLK
wrclk => dffe9a[0].CLK
wrempty <= cs11a[9].DB_MAX_OUTPUT_PORT_TYPE
wrfull <= cs10a[0].DB_MAX_OUTPUT_PORT_TYPE
wrusedw[0] <= add_sub_se8:add_sub2.result[0]
wrusedw[1] <= add_sub_se8:add_sub2.result[1]
wrusedw[2] <= add_sub_se8:add_sub2.result[2]
wrusedw[3] <= add_sub_se8:add_sub2.result[3]
wrusedw[4] <= add_sub_se8:add_sub2.result[4]
wrusedw[5] <= add_sub_se8:add_sub2.result[5]
wrusedw[6] <= add_sub_se8:add_sub2.result[6]
wrusedw[7] <= add_sub_se8:add_sub2.result[7]
wrusedw[8] <= add_sub_se8:add_sub2.result[8]


|sdr_test|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_qgl1:auto_generated|alt_sync_fifo_0oi:sync_fifo|dpram_6o31:dpram4
data[0] => altsyncram_1lh1:altsyncram14.data_a[0]
data[1] => altsyncram_1lh1:altsyncram14.data_a[1]
data[2] => altsyncram_1lh1:altsyncram14.data_a[2]
data[3] => altsyncram_1lh1:altsyncram14.data_a[3]
data[4] => altsyncram_1lh1:altsyncram14.data_a[4]
data[5] => altsyncram_1lh1:altsyncram14.data_a[5]
data[6] => altsyncram_1lh1:altsyncram14.data_a[6]
data[7] => altsyncram_1lh1:altsyncram14.data_a[7]
data[8] => altsyncram_1lh1:altsyncram14.data_a[8]
data[9] => altsyncram_1lh1:altsyncram14.data_a[9]
data[10] => altsyncram_1lh1:altsyncram14.data_a[10]
data[11] => altsyncram_1lh1:altsyncram14.data_a[11]
data[12] => altsyncram_1lh1:altsyncram14.data_a[12]
data[13] => altsyncram_1lh1:altsyncram14.data_a[13]
data[14] => altsyncram_1lh1:altsyncram14.data_a[14]
data[15] => altsyncram_1lh1:altsyncram14.data_a[15]
inclock => altsyncram_1lh1:altsyncram14.clock0
outclock => altsyncram_1lh1:altsyncram14.clock1
outclocken => altsyncram_1lh1:altsyncram14.clocken1
q[0] <= altsyncram_1lh1:altsyncram14.q_b[0]
q[1] <= altsyncram_1lh1:altsyncram14.q_b[1]
q[2] <= altsyncram_1lh1:altsyncram14.q_b[2]
q[3] <= altsyncram_1lh1:altsyncram14.q_b[3]
q[4] <= altsyncram_1lh1:altsyncram14.q_b[4]
q[5] <= altsyncram_1lh1:altsyncram14.q_b[5]
q[6] <= altsyncram_1lh1:altsyncram14.q_b[6]
q[7] <= altsyncram_1lh1:altsyncram14.q_b[7]
q[8] <= altsyncram_1lh1:altsyncram14.q_b[8]
q[9] <= altsyncram_1lh1:altsyncram14.q_b[9]
q[10] <= altsyncram_1lh1:altsyncram14.q_b[10]
q[11] <= altsyncram_1lh1:altsyncram14.q_b[11]
q[12] <= altsyncram_1lh1:altsyncram14.q_b[12]
q[13] <= altsyncram_1lh1:altsyncram14.q_b[13]
q[14] <= altsyncram_1lh1:altsyncram14.q_b[14]
q[15] <= altsyncram_1lh1:altsyncram14.q_b[15]
rdaddress[0] => altsyncram_1lh1:altsyncram14.address_b[0]
rdaddress[1] => altsyncram_1lh1:altsyncram14.address_b[1]
rdaddress[2] => altsyncram_1lh1:altsyncram14.address_b[2]
rdaddress[3] => altsyncram_1lh1:altsyncram14.address_b[3]
rdaddress[4] => altsyncram_1lh1:altsyncram14.address_b[4]
rdaddress[5] => altsyncram_1lh1:altsyncram14.address_b[5]
rdaddress[6] => altsyncram_1lh1:altsyncram14.address_b[6]
rdaddress[7] => altsyncram_1lh1:altsyncram14.address_b[7]
rdaddress[8] => altsyncram_1lh1:altsyncram14.address_b[8]
wraddress[0] => altsyncram_1lh1:altsyncram14.address_a[0]
wraddress[1] => altsyncram_1lh1:altsyncram14.address_a[1]
wraddress[2] => altsyncram_1lh1:altsyncram14.address_a[2]
wraddress[3] => altsyncram_1lh1:altsyncram14.address_a[3]
wraddress[4] => altsyncram_1lh1:altsyncram14.address_a[4]
wraddress[5] => altsyncram_1lh1:altsyncram14.address_a[5]
wraddress[6] => altsyncram_1lh1:altsyncram14.address_a[6]
wraddress[7] => altsyncram_1lh1:altsyncram14.address_a[7]
wraddress[8] => altsyncram_1lh1:altsyncram14.address_a[8]
wren => altsyncram_1lh1:altsyncram14.wren_a


|sdr_test|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_qgl1:auto_generated|alt_sync_fifo_0oi:sync_fifo|dpram_6o31:dpram4|altsyncram_1lh1:altsyncram14
address_a[0] => ram_block15a0.PORTAADDR
address_a[0] => ram_block15a1.PORTAADDR
address_a[0] => ram_block15a2.PORTAADDR
address_a[0] => ram_block15a3.PORTAADDR
address_a[0] => ram_block15a4.PORTAADDR
address_a[0] => ram_block15a5.PORTAADDR
address_a[0] => ram_block15a6.PORTAADDR
address_a[0] => ram_block15a7.PORTAADDR
address_a[0] => ram_block15a8.PORTAADDR
address_a[0] => ram_block15a9.PORTAADDR
address_a[0] => ram_block15a10.PORTAADDR
address_a[0] => ram_block15a11.PORTAADDR
address_a[0] => ram_block15a12.PORTAADDR
address_a[0] => ram_block15a13.PORTAADDR
address_a[0] => ram_block15a14.PORTAADDR
address_a[0] => ram_block15a15.PORTAADDR
address_a[1] => ram_block15a0.PORTAADDR1
address_a[1] => ram_block15a1.PORTAADDR1
address_a[1] => ram_block15a2.PORTAADDR1
address_a[1] => ram_block15a3.PORTAADDR1
address_a[1] => ram_block15a4.PORTAADDR1
address_a[1] => ram_block15a5.PORTAADDR1
address_a[1] => ram_block15a6.PORTAADDR1
address_a[1] => ram_block15a7.PORTAADDR1
address_a[1] => ram_block15a8.PORTAADDR1
address_a[1] => ram_block15a9.PORTAADDR1
address_a[1] => ram_block15a10.PORTAADDR1
address_a[1] => ram_block15a11.PORTAADDR1
address_a[1] => ram_block15a12.PORTAADDR1
address_a[1] => ram_block15a13.PORTAADDR1
address_a[1] => ram_block15a14.PORTAADDR1
address_a[1] => ram_block15a15.PORTAADDR1
address_a[2] => ram_block15a0.PORTAADDR2
address_a[2] => ram_block15a1.PORTAADDR2
address_a[2] => ram_block15a2.PORTAADDR2
address_a[2] => ram_block15a3.PORTAADDR2
address_a[2] => ram_block15a4.PORTAADDR2
address_a[2] => ram_block15a5.PORTAADDR2
address_a[2] => ram_block15a6.PORTAADDR2
address_a[2] => ram_block15a7.PORTAADDR2
address_a[2] => ram_block15a8.PORTAADDR2
address_a[2] => ram_block15a9.PORTAADDR2
address_a[2] => ram_block15a10.PORTAADDR2
address_a[2] => ram_block15a11.PORTAADDR2
address_a[2] => ram_block15a12.PORTAADDR2
address_a[2] => ram_block15a13.PORTAADDR2
address_a[2] => ram_block15a14.PORTAADDR2
address_a[2] => ram_block15a15.PORTAADDR2
address_a[3] => ram_block15a0.PORTAADDR3
address_a[3] => ram_block15a1.PORTAADDR3
address_a[3] => ram_block15a2.PORTAADDR3
address_a[3] => ram_block15a3.PORTAADDR3
address_a[3] => ram_block15a4.PORTAADDR3
address_a[3] => ram_block15a5.PORTAADDR3
address_a[3] => ram_block15a6.PORTAADDR3
address_a[3] => ram_block15a7.PORTAADDR3
address_a[3] => ram_block15a8.PORTAADDR3
address_a[3] => ram_block15a9.PORTAADDR3
address_a[3] => ram_block15a10.PORTAADDR3
address_a[3] => ram_block15a11.PORTAADDR3
address_a[3] => ram_block15a12.PORTAADDR3
address_a[3] => ram_block15a13.PORTAADDR3
address_a[3] => ram_block15a14.PORTAADDR3
address_a[3] => ram_block15a15.PORTAADDR3
address_a[4] => ram_block15a0.PORTAADDR4
address_a[4] => ram_block15a1.PORTAADDR4
address_a[4] => ram_block15a2.PORTAADDR4
address_a[4] => ram_block15a3.PORTAADDR4
address_a[4] => ram_block15a4.PORTAADDR4
address_a[4] => ram_block15a5.PORTAADDR4
address_a[4] => ram_block15a6.PORTAADDR4
address_a[4] => ram_block15a7.PORTAADDR4
address_a[4] => ram_block15a8.PORTAADDR4
address_a[4] => ram_block15a9.PORTAADDR4
address_a[4] => ram_block15a10.PORTAADDR4
address_a[4] => ram_block15a11.PORTAADDR4
address_a[4] => ram_block15a12.PORTAADDR4
address_a[4] => ram_block15a13.PORTAADDR4
address_a[4] => ram_block15a14.PORTAADDR4
address_a[4] => ram_block15a15.PORTAADDR4
address_a[5] => ram_block15a0.PORTAADDR5
address_a[5] => ram_block15a1.PORTAADDR5
address_a[5] => ram_block15a2.PORTAADDR5
address_a[5] => ram_block15a3.PORTAADDR5
address_a[5] => ram_block15a4.PORTAADDR5
address_a[5] => ram_block15a5.PORTAADDR5
address_a[5] => ram_block15a6.PORTAADDR5
address_a[5] => ram_block15a7.PORTAADDR5
address_a[5] => ram_block15a8.PORTAADDR5
address_a[5] => ram_block15a9.PORTAADDR5
address_a[5] => ram_block15a10.PORTAADDR5
address_a[5] => ram_block15a11.PORTAADDR5
address_a[5] => ram_block15a12.PORTAADDR5
address_a[5] => ram_block15a13.PORTAADDR5
address_a[5] => ram_block15a14.PORTAADDR5
address_a[5] => ram_block15a15.PORTAADDR5
address_a[6] => ram_block15a0.PORTAADDR6
address_a[6] => ram_block15a1.PORTAADDR6
address_a[6] => ram_block15a2.PORTAADDR6
address_a[6] => ram_block15a3.PORTAADDR6
address_a[6] => ram_block15a4.PORTAADDR6
address_a[6] => ram_block15a5.PORTAADDR6
address_a[6] => ram_block15a6.PORTAADDR6
address_a[6] => ram_block15a7.PORTAADDR6
address_a[6] => ram_block15a8.PORTAADDR6
address_a[6] => ram_block15a9.PORTAADDR6
address_a[6] => ram_block15a10.PORTAADDR6
address_a[6] => ram_block15a11.PORTAADDR6
address_a[6] => ram_block15a12.PORTAADDR6
address_a[6] => ram_block15a13.PORTAADDR6
address_a[6] => ram_block15a14.PORTAADDR6
address_a[6] => ram_block15a15.PORTAADDR6
address_a[7] => ram_block15a0.PORTAADDR7
address_a[7] => ram_block15a1.PORTAADDR7
address_a[7] => ram_block15a2.PORTAADDR7
address_a[7] => ram_block15a3.PORTAADDR7
address_a[7] => ram_block15a4.PORTAADDR7
address_a[7] => ram_block15a5.PORTAADDR7
address_a[7] => ram_block15a6.PORTAADDR7
address_a[7] => ram_block15a7.PORTAADDR7
address_a[7] => ram_block15a8.PORTAADDR7
address_a[7] => ram_block15a9.PORTAADDR7
address_a[7] => ram_block15a10.PORTAADDR7
address_a[7] => ram_block15a11.PORTAADDR7
address_a[7] => ram_block15a12.PORTAADDR7
address_a[7] => ram_block15a13.PORTAADDR7
address_a[7] => ram_block15a14.PORTAADDR7
address_a[7] => ram_block15a15.PORTAADDR7
address_a[8] => ram_block15a0.PORTAADDR8
address_a[8] => ram_block15a1.PORTAADDR8
address_a[8] => ram_block15a2.PORTAADDR8
address_a[8] => ram_block15a3.PORTAADDR8
address_a[8] => ram_block15a4.PORTAADDR8
address_a[8] => ram_block15a5.PORTAADDR8
address_a[8] => ram_block15a6.PORTAADDR8
address_a[8] => ram_block15a7.PORTAADDR8
address_a[8] => ram_block15a8.PORTAADDR8
address_a[8] => ram_block15a9.PORTAADDR8
address_a[8] => ram_block15a10.PORTAADDR8
address_a[8] => ram_block15a11.PORTAADDR8
address_a[8] => ram_block15a12.PORTAADDR8
address_a[8] => ram_block15a13.PORTAADDR8
address_a[8] => ram_block15a14.PORTAADDR8
address_a[8] => ram_block15a15.PORTAADDR8
address_b[0] => ram_block15a0.PORTBADDR
address_b[0] => ram_block15a1.PORTBADDR
address_b[0] => ram_block15a2.PORTBADDR
address_b[0] => ram_block15a3.PORTBADDR
address_b[0] => ram_block15a4.PORTBADDR
address_b[0] => ram_block15a5.PORTBADDR
address_b[0] => ram_block15a6.PORTBADDR
address_b[0] => ram_block15a7.PORTBADDR
address_b[0] => ram_block15a8.PORTBADDR
address_b[0] => ram_block15a9.PORTBADDR
address_b[0] => ram_block15a10.PORTBADDR
address_b[0] => ram_block15a11.PORTBADDR
address_b[0] => ram_block15a12.PORTBADDR
address_b[0] => ram_block15a13.PORTBADDR
address_b[0] => ram_block15a14.PORTBADDR
address_b[0] => ram_block15a15.PORTBADDR
address_b[1] => ram_block15a0.PORTBADDR1
address_b[1] => ram_block15a1.PORTBADDR1
address_b[1] => ram_block15a2.PORTBADDR1
address_b[1] => ram_block15a3.PORTBADDR1
address_b[1] => ram_block15a4.PORTBADDR1
address_b[1] => ram_block15a5.PORTBADDR1
address_b[1] => ram_block15a6.PORTBADDR1
address_b[1] => ram_block15a7.PORTBADDR1
address_b[1] => ram_block15a8.PORTBADDR1
address_b[1] => ram_block15a9.PORTBADDR1
address_b[1] => ram_block15a10.PORTBADDR1
address_b[1] => ram_block15a11.PORTBADDR1
address_b[1] => ram_block15a12.PORTBADDR1
address_b[1] => ram_block15a13.PORTBADDR1
address_b[1] => ram_block15a14.PORTBADDR1
address_b[1] => ram_block15a15.PORTBADDR1
address_b[2] => ram_block15a0.PORTBADDR2
address_b[2] => ram_block15a1.PORTBADDR2
address_b[2] => ram_block15a2.PORTBADDR2
address_b[2] => ram_block15a3.PORTBADDR2
address_b[2] => ram_block15a4.PORTBADDR2
address_b[2] => ram_block15a5.PORTBADDR2
address_b[2] => ram_block15a6.PORTBADDR2
address_b[2] => ram_block15a7.PORTBADDR2
address_b[2] => ram_block15a8.PORTBADDR2
address_b[2] => ram_block15a9.PORTBADDR2
address_b[2] => ram_block15a10.PORTBADDR2
address_b[2] => ram_block15a11.PORTBADDR2
address_b[2] => ram_block15a12.PORTBADDR2
address_b[2] => ram_block15a13.PORTBADDR2
address_b[2] => ram_block15a14.PORTBADDR2
address_b[2] => ram_block15a15.PORTBADDR2
address_b[3] => ram_block15a0.PORTBADDR3
address_b[3] => ram_block15a1.PORTBADDR3
address_b[3] => ram_block15a2.PORTBADDR3
address_b[3] => ram_block15a3.PORTBADDR3
address_b[3] => ram_block15a4.PORTBADDR3
address_b[3] => ram_block15a5.PORTBADDR3
address_b[3] => ram_block15a6.PORTBADDR3
address_b[3] => ram_block15a7.PORTBADDR3
address_b[3] => ram_block15a8.PORTBADDR3
address_b[3] => ram_block15a9.PORTBADDR3
address_b[3] => ram_block15a10.PORTBADDR3
address_b[3] => ram_block15a11.PORTBADDR3
address_b[3] => ram_block15a12.PORTBADDR3
address_b[3] => ram_block15a13.PORTBADDR3
address_b[3] => ram_block15a14.PORTBADDR3
address_b[3] => ram_block15a15.PORTBADDR3
address_b[4] => ram_block15a0.PORTBADDR4
address_b[4] => ram_block15a1.PORTBADDR4
address_b[4] => ram_block15a2.PORTBADDR4
address_b[4] => ram_block15a3.PORTBADDR4
address_b[4] => ram_block15a4.PORTBADDR4
address_b[4] => ram_block15a5.PORTBADDR4
address_b[4] => ram_block15a6.PORTBADDR4
address_b[4] => ram_block15a7.PORTBADDR4
address_b[4] => ram_block15a8.PORTBADDR4
address_b[4] => ram_block15a9.PORTBADDR4
address_b[4] => ram_block15a10.PORTBADDR4
address_b[4] => ram_block15a11.PORTBADDR4
address_b[4] => ram_block15a12.PORTBADDR4
address_b[4] => ram_block15a13.PORTBADDR4
address_b[4] => ram_block15a14.PORTBADDR4
address_b[4] => ram_block15a15.PORTBADDR4
address_b[5] => ram_block15a0.PORTBADDR5
address_b[5] => ram_block15a1.PORTBADDR5
address_b[5] => ram_block15a2.PORTBADDR5
address_b[5] => ram_block15a3.PORTBADDR5
address_b[5] => ram_block15a4.PORTBADDR5
address_b[5] => ram_block15a5.PORTBADDR5
address_b[5] => ram_block15a6.PORTBADDR5
address_b[5] => ram_block15a7.PORTBADDR5
address_b[5] => ram_block15a8.PORTBADDR5
address_b[5] => ram_block15a9.PORTBADDR5
address_b[5] => ram_block15a10.PORTBADDR5
address_b[5] => ram_block15a11.PORTBADDR5
address_b[5] => ram_block15a12.PORTBADDR5
address_b[5] => ram_block15a13.PORTBADDR5
address_b[5] => ram_block15a14.PORTBADDR5
address_b[5] => ram_block15a15.PORTBADDR5
address_b[6] => ram_block15a0.PORTBADDR6
address_b[6] => ram_block15a1.PORTBADDR6
address_b[6] => ram_block15a2.PORTBADDR6
address_b[6] => ram_block15a3.PORTBADDR6
address_b[6] => ram_block15a4.PORTBADDR6
address_b[6] => ram_block15a5.PORTBADDR6
address_b[6] => ram_block15a6.PORTBADDR6
address_b[6] => ram_block15a7.PORTBADDR6
address_b[6] => ram_block15a8.PORTBADDR6
address_b[6] => ram_block15a9.PORTBADDR6
address_b[6] => ram_block15a10.PORTBADDR6
address_b[6] => ram_block15a11.PORTBADDR6
address_b[6] => ram_block15a12.PORTBADDR6
address_b[6] => ram_block15a13.PORTBADDR6
address_b[6] => ram_block15a14.PORTBADDR6
address_b[6] => ram_block15a15.PORTBADDR6
address_b[7] => ram_block15a0.PORTBADDR7
address_b[7] => ram_block15a1.PORTBADDR7
address_b[7] => ram_block15a2.PORTBADDR7
address_b[7] => ram_block15a3.PORTBADDR7
address_b[7] => ram_block15a4.PORTBADDR7
address_b[7] => ram_block15a5.PORTBADDR7
address_b[7] => ram_block15a6.PORTBADDR7
address_b[7] => ram_block15a7.PORTBADDR7
address_b[7] => ram_block15a8.PORTBADDR7
address_b[7] => ram_block15a9.PORTBADDR7
address_b[7] => ram_block15a10.PORTBADDR7
address_b[7] => ram_block15a11.PORTBADDR7
address_b[7] => ram_block15a12.PORTBADDR7
address_b[7] => ram_block15a13.PORTBADDR7
address_b[7] => ram_block15a14.PORTBADDR7
address_b[7] => ram_block15a15.PORTBADDR7
address_b[8] => ram_block15a0.PORTBADDR8
address_b[8] => ram_block15a1.PORTBADDR8
address_b[8] => ram_block15a2.PORTBADDR8
address_b[8] => ram_block15a3.PORTBADDR8
address_b[8] => ram_block15a4.PORTBADDR8
address_b[8] => ram_block15a5.PORTBADDR8
address_b[8] => ram_block15a6.PORTBADDR8
address_b[8] => ram_block15a7.PORTBADDR8
address_b[8] => ram_block15a8.PORTBADDR8
address_b[8] => ram_block15a9.PORTBADDR8
address_b[8] => ram_block15a10.PORTBADDR8
address_b[8] => ram_block15a11.PORTBADDR8
address_b[8] => ram_block15a12.PORTBADDR8
address_b[8] => ram_block15a13.PORTBADDR8
address_b[8] => ram_block15a14.PORTBADDR8
address_b[8] => ram_block15a15.PORTBADDR8
clock0 => ram_block15a0.CLK0
clock0 => ram_block15a1.CLK0
clock0 => ram_block15a2.CLK0
clock0 => ram_block15a3.CLK0
clock0 => ram_block15a4.CLK0
clock0 => ram_block15a5.CLK0
clock0 => ram_block15a6.CLK0
clock0 => ram_block15a7.CLK0
clock0 => ram_block15a8.CLK0
clock0 => ram_block15a9.CLK0
clock0 => ram_block15a10.CLK0
clock0 => ram_block15a11.CLK0
clock0 => ram_block15a12.CLK0
clock0 => ram_block15a13.CLK0
clock0 => ram_block15a14.CLK0
clock0 => ram_block15a15.CLK0
clock1 => ram_block15a0.CLK1
clock1 => ram_block15a1.CLK1
clock1 => ram_block15a2.CLK1
clock1 => ram_block15a3.CLK1
clock1 => ram_block15a4.CLK1
clock1 => ram_block15a5.CLK1
clock1 => ram_block15a6.CLK1
clock1 => ram_block15a7.CLK1
clock1 => ram_block15a8.CLK1
clock1 => ram_block15a9.CLK1
clock1 => ram_block15a10.CLK1
clock1 => ram_block15a11.CLK1
clock1 => ram_block15a12.CLK1
clock1 => ram_block15a13.CLK1
clock1 => ram_block15a14.CLK1
clock1 => ram_block15a15.CLK1
clocken1 => ram_block15a0.ENA1
clocken1 => ram_block15a1.ENA1
clocken1 => ram_block15a2.ENA1
clocken1 => ram_block15a3.ENA1
clocken1 => ram_block15a4.ENA1
clocken1 => ram_block15a5.ENA1
clocken1 => ram_block15a6.ENA1
clocken1 => ram_block15a7.ENA1
clocken1 => ram_block15a8.ENA1
clocken1 => ram_block15a9.ENA1
clocken1 => ram_block15a10.ENA1
clocken1 => ram_block15a11.ENA1
clocken1 => ram_block15a12.ENA1
clocken1 => ram_block15a13.ENA1
clocken1 => ram_block15a14.ENA1
clocken1 => ram_block15a15.ENA1
data_a[0] => ram_block15a0.PORTADATAIN
data_a[1] => ram_block15a1.PORTADATAIN
data_a[2] => ram_block15a2.PORTADATAIN
data_a[3] => ram_block15a3.PORTADATAIN
data_a[4] => ram_block15a4.PORTADATAIN
data_a[5] => ram_block15a5.PORTADATAIN
data_a[6] => ram_block15a6.PORTADATAIN
data_a[7] => ram_block15a7.PORTADATAIN
data_a[8] => ram_block15a8.PORTADATAIN
data_a[9] => ram_block15a9.PORTADATAIN
data_a[10] => ram_block15a10.PORTADATAIN
data_a[11] => ram_block15a11.PORTADATAIN
data_a[12] => ram_block15a12.PORTADATAIN
data_a[13] => ram_block15a13.PORTADATAIN
data_a[14] => ram_block15a14.PORTADATAIN
data_a[15] => ram_block15a15.PORTADATAIN
q_b[0] <= ram_block15a0.PORTBDATAOUT
q_b[1] <= ram_block15a1.PORTBDATAOUT
q_b[2] <= ram_block15a2.PORTBDATAOUT
q_b[3] <= ram_block15a3.PORTBDATAOUT
q_b[4] <= ram_block15a4.PORTBDATAOUT
q_b[5] <= ram_block15a5.PORTBDATAOUT
q_b[6] <= ram_block15a6.PORTBDATAOUT
q_b[7] <= ram_block15a7.PORTBDATAOUT
q_b[8] <= ram_block15a8.PORTBDATAOUT
q_b[9] <= ram_block15a9.PORTBDATAOUT
q_b[10] <= ram_block15a10.PORTBDATAOUT
q_b[11] <= ram_block15a11.PORTBDATAOUT
q_b[12] <= ram_block15a12.PORTBDATAOUT
q_b[13] <= ram_block15a13.PORTBDATAOUT
q_b[14] <= ram_block15a14.PORTBDATAOUT
q_b[15] <= ram_block15a15.PORTBDATAOUT
wren_a => ram_block15a0.PORTAWE
wren_a => ram_block15a0.ENA0
wren_a => ram_block15a1.PORTAWE
wren_a => ram_block15a1.ENA0
wren_a => ram_block15a2.PORTAWE
wren_a => ram_block15a2.ENA0
wren_a => ram_block15a3.PORTAWE
wren_a => ram_block15a3.ENA0
wren_a => ram_block15a4.PORTAWE
wren_a => ram_block15a4.ENA0
wren_a => ram_block15a5.PORTAWE
wren_a => ram_block15a5.ENA0
wren_a => ram_block15a6.PORTAWE
wren_a => ram_block15a6.ENA0
wren_a => ram_block15a7.PORTAWE
wren_a => ram_block15a7.ENA0
wren_a => ram_block15a8.PORTAWE
wren_a => ram_block15a8.ENA0
wren_a => ram_block15a9.PORTAWE
wren_a => ram_block15a9.ENA0
wren_a => ram_block15a10.PORTAWE
wren_a => ram_block15a10.ENA0
wren_a => ram_block15a11.PORTAWE
wren_a => ram_block15a11.ENA0
wren_a => ram_block15a12.PORTAWE
wren_a => ram_block15a12.ENA0
wren_a => ram_block15a13.PORTAWE
wren_a => ram_block15a13.ENA0
wren_a => ram_block15a14.PORTAWE
wren_a => ram_block15a14.ENA0
wren_a => ram_block15a15.PORTAWE
wren_a => ram_block15a15.ENA0


|sdr_test|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_qgl1:auto_generated|alt_sync_fifo_0oi:sync_fifo|add_sub_se8:add_sub2
cout <= add_sub_cella[8].DB_MAX_OUTPUT_PORT_TYPE
datab[0] => datab_node[0].IN0
datab[1] => datab_node[1].IN0
datab[2] => datab_node[2].IN0
datab[3] => datab_node[3].IN0
datab[4] => datab_node[4].IN0
datab[5] => datab_node[5].IN0
datab[6] => datab_node[6].IN0
datab[7] => datab_node[7].IN0
datab[8] => datab_node[8].IN0
result[0] <= add_sub_cella[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= add_sub_cella[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= add_sub_cella[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= add_sub_cella[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= add_sub_cella[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= add_sub_cella[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= add_sub_cella[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= add_sub_cella[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= add_sub_cella[8].DB_MAX_OUTPUT_PORT_TYPE


|sdr_test|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_qgl1:auto_generated|alt_sync_fifo_0oi:sync_fifo|add_sub_918:add_sub3
datab[0] => datab_node[0].IN0
datab[1] => datab_node[1].IN0
datab[2] => datab_node[2].IN0
datab[3] => datab_node[3].IN0
datab[4] => datab_node[4].IN0
datab[5] => datab_node[5].IN0
datab[6] => datab_node[6].IN0
datab[7] => datab_node[7].IN0
datab[8] => datab_node[8].IN0
datab[9] => datab_node[9].IN0
result[0] <= add_sub_cella[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= add_sub_cella[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= add_sub_cella[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= add_sub_cella[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= add_sub_cella[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= add_sub_cella[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= add_sub_cella[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= add_sub_cella[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= add_sub_cella[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= add_sub_cella[9].DB_MAX_OUTPUT_PORT_TYPE


|sdr_test|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_qgl1:auto_generated|alt_sync_fifo_0oi:sync_fifo|cntr_kua:cntr1
aclr => counter_cella0.ACLR
aclr => counter_cella1.ACLR
aclr => counter_cella2.ACLR
aclr => counter_cella3.ACLR
aclr => counter_cella4.ACLR
aclr => counter_cella5.ACLR
aclr => counter_cella6.ACLR
aclr => counter_cella7.ACLR
aclr => counter_cella8.ACLR
aclr => counter_cella9.ACLR
clock => counter_cella0.CLK
clock => counter_cella1.CLK
clock => counter_cella2.CLK
clock => counter_cella3.CLK
clock => counter_cella4.CLK
clock => counter_cella5.CLK
clock => counter_cella6.CLK
clock => counter_cella7.CLK
clock => counter_cella8.CLK
clock => counter_cella9.CLK
cnt_en => counter_cella0.DATAB
cnt_en => counter_cella1.DATAB
cnt_en => counter_cella2.DATAB
cnt_en => counter_cella3.DATAB
cnt_en => counter_cella4.DATAB
cnt_en => counter_cella5.DATAB
cnt_en => counter_cella6.DATAB
cnt_en => counter_cella7.DATAB
cnt_en => counter_cella8.DATAB
cnt_en => counter_cella9.DATAB
q[0] <= counter_cella0.REGOUT
q[1] <= counter_cella1.REGOUT
q[2] <= counter_cella2.REGOUT
q[3] <= counter_cella3.REGOUT
q[4] <= counter_cella4.REGOUT
q[5] <= counter_cella5.REGOUT
q[6] <= counter_cella6.REGOUT
q[7] <= counter_cella7.REGOUT
q[8] <= counter_cella8.REGOUT
q[9] <= counter_cella9.REGOUT


|sdr_test|sdfifo_ctrl:uut_sdffifoctrl|rgb_ram:uut_rgbram
address[0] => address[0]~7.IN1
address[1] => address[1]~6.IN1
address[2] => address[2]~5.IN1
address[3] => address[3]~4.IN1
address[4] => address[4]~3.IN1
address[5] => address[5]~2.IN1
address[6] => address[6]~1.IN1
address[7] => address[7]~0.IN1
clock => clock~0.IN1
data[0] => data[0]~7.IN1
data[1] => data[1]~6.IN1
data[2] => data[2]~5.IN1
data[3] => data[3]~4.IN1
data[4] => data[4]~3.IN1
data[5] => data[5]~2.IN1
data[6] => data[6]~1.IN1
data[7] => data[7]~0.IN1
wren => wren~0.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|sdr_test|sdfifo_ctrl:uut_sdffifoctrl|rgb_ram:uut_rgbram|altsyncram:altsyncram_component
wren_a => altsyncram_f3c1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_f3c1:auto_generated.data_a[0]
data_a[1] => altsyncram_f3c1:auto_generated.data_a[1]
data_a[2] => altsyncram_f3c1:auto_generated.data_a[2]
data_a[3] => altsyncram_f3c1:auto_generated.data_a[3]
data_a[4] => altsyncram_f3c1:auto_generated.data_a[4]
data_a[5] => altsyncram_f3c1:auto_generated.data_a[5]
data_a[6] => altsyncram_f3c1:auto_generated.data_a[6]
data_a[7] => altsyncram_f3c1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_f3c1:auto_generated.address_a[0]
address_a[1] => altsyncram_f3c1:auto_generated.address_a[1]
address_a[2] => altsyncram_f3c1:auto_generated.address_a[2]
address_a[3] => altsyncram_f3c1:auto_generated.address_a[3]
address_a[4] => altsyncram_f3c1:auto_generated.address_a[4]
address_a[5] => altsyncram_f3c1:auto_generated.address_a[5]
address_a[6] => altsyncram_f3c1:auto_generated.address_a[6]
address_a[7] => altsyncram_f3c1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_f3c1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_f3c1:auto_generated.q_a[0]
q_a[1] <= altsyncram_f3c1:auto_generated.q_a[1]
q_a[2] <= altsyncram_f3c1:auto_generated.q_a[2]
q_a[3] <= altsyncram_f3c1:auto_generated.q_a[3]
q_a[4] <= altsyncram_f3c1:auto_generated.q_a[4]
q_a[5] <= altsyncram_f3c1:auto_generated.q_a[5]
q_a[6] <= altsyncram_f3c1:auto_generated.q_a[6]
q_a[7] <= altsyncram_f3c1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|sdr_test|sdfifo_ctrl:uut_sdffifoctrl|rgb_ram:uut_rgbram|altsyncram:altsyncram_component|altsyncram_f3c1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|sdr_test|vga_ctrl:uut_vgactrl
clk => x_cnt[10].CLK
clk => x_cnt[9].CLK
clk => x_cnt[8].CLK
clk => x_cnt[7].CLK
clk => x_cnt[6].CLK
clk => x_cnt[5].CLK
clk => x_cnt[4].CLK
clk => x_cnt[3].CLK
clk => x_cnt[2].CLK
clk => x_cnt[1].CLK
clk => x_cnt[0].CLK
clk => y_cnt[9].CLK
clk => y_cnt[8].CLK
clk => y_cnt[7].CLK
clk => y_cnt[6].CLK
clk => y_cnt[5].CLK
clk => y_cnt[4].CLK
clk => y_cnt[3].CLK
clk => y_cnt[2].CLK
clk => y_cnt[1].CLK
clk => y_cnt[0].CLK
clk => valid_yr.CLK
clk => valid_r.CLK
clk => hsync_r.CLK
clk => vsync_r.CLK
clk => vga_rgb[7].CLK
clk => vga_rgb[6].CLK
clk => vga_rgb[5].CLK
clk => vga_rgb[4].CLK
clk => vga_rgb[3].CLK
clk => vga_rgb[2].CLK
clk => vga_rgb[1].CLK
clk => vga_rgb[0].CLK
rst_n => valid_r.ACLR
rst_n => valid_yr.ACLR
rst_n => y_cnt[0].ACLR
rst_n => y_cnt[1].ACLR
rst_n => y_cnt[2].ACLR
rst_n => y_cnt[3].ACLR
rst_n => y_cnt[4].ACLR
rst_n => y_cnt[5].ACLR
rst_n => y_cnt[6].ACLR
rst_n => y_cnt[7].ACLR
rst_n => y_cnt[8].ACLR
rst_n => y_cnt[9].ACLR
rst_n => hsync_r.PRESET
rst_n => vsync_r.PRESET
rst_n => x_cnt[10].ACLR
rst_n => x_cnt[9].ACLR
rst_n => x_cnt[8].ACLR
rst_n => x_cnt[7].ACLR
rst_n => x_cnt[6].ACLR
rst_n => x_cnt[5].ACLR
rst_n => x_cnt[4].ACLR
rst_n => x_cnt[3].ACLR
rst_n => x_cnt[2].ACLR
rst_n => x_cnt[1].ACLR
rst_n => x_cnt[0].ACLR
disp_ctrl => y_cnt~20.OUTPUTSELECT
disp_ctrl => y_cnt~21.OUTPUTSELECT
disp_ctrl => y_cnt~22.OUTPUTSELECT
disp_ctrl => y_cnt~23.OUTPUTSELECT
disp_ctrl => y_cnt~24.OUTPUTSELECT
disp_ctrl => y_cnt~25.OUTPUTSELECT
disp_ctrl => y_cnt~26.OUTPUTSELECT
disp_ctrl => y_cnt~27.OUTPUTSELECT
disp_ctrl => y_cnt~28.OUTPUTSELECT
disp_ctrl => y_cnt~29.OUTPUTSELECT
disp_ctrl => x_cnt~21.OUTPUTSELECT
disp_ctrl => x_cnt~20.OUTPUTSELECT
disp_ctrl => x_cnt~19.OUTPUTSELECT
disp_ctrl => x_cnt~18.OUTPUTSELECT
disp_ctrl => x_cnt~17.OUTPUTSELECT
disp_ctrl => x_cnt~16.OUTPUTSELECT
disp_ctrl => x_cnt~15.OUTPUTSELECT
disp_ctrl => x_cnt~14.OUTPUTSELECT
disp_ctrl => x_cnt~13.OUTPUTSELECT
disp_ctrl => x_cnt~12.OUTPUTSELECT
disp_ctrl => x_cnt~11.OUTPUTSELECT
dis_data[0] => vga_rgb~7.DATAA
dis_data[1] => vga_rgb~6.DATAA
dis_data[2] => vga_rgb~5.DATAA
dis_data[3] => vga_rgb~4.DATAA
dis_data[4] => vga_rgb~3.DATAA
dis_data[5] => vga_rgb~2.DATAA
dis_data[6] => vga_rgb~1.DATAA
dis_data[7] => vga_rgb~0.DATAA
vga_valid <= vga_valid~0.DB_MAX_OUTPUT_PORT_TYPE
rdf_rdreq <= rdf_rdreq~2.DB_MAX_OUTPUT_PORT_TYPE
hsync <= hsync_r.DB_MAX_OUTPUT_PORT_TYPE
vsync <= vsync_r.DB_MAX_OUTPUT_PORT_TYPE
vga_r[0] <= vga_rgb[0].DB_MAX_OUTPUT_PORT_TYPE
vga_r[1] <= vga_rgb[1].DB_MAX_OUTPUT_PORT_TYPE
vga_r[2] <= vga_rgb[2].DB_MAX_OUTPUT_PORT_TYPE
vga_g[0] <= vga_rgb[3].DB_MAX_OUTPUT_PORT_TYPE
vga_g[1] <= vga_rgb[4].DB_MAX_OUTPUT_PORT_TYPE
vga_g[2] <= vga_rgb[5].DB_MAX_OUTPUT_PORT_TYPE
vga_b[0] <= vga_rgb[6].DB_MAX_OUTPUT_PORT_TYPE
vga_b[1] <= vga_rgb[7].DB_MAX_OUTPUT_PORT_TYPE


|sdr_test|sdcard_ctrl:uut_sdcartctrl
clk => clk~0.IN2
rst_n => rst_n~0.IN2
spi_miso => spi_miso~0.IN1
spi_mosi <= spi_ctrl:uut_spictrl.spi_mosi
spi_clk <= spi_ctrl:uut_spictrl.spi_clk
spi_cs_n <= sd_ctrl:uut_sdctrl.spi_cs_n
sd_dout[0] <= sd_ctrl:uut_sdctrl.sd_dout
sd_dout[1] <= sd_ctrl:uut_sdctrl.sd_dout
sd_dout[2] <= sd_ctrl:uut_sdctrl.sd_dout
sd_dout[3] <= sd_ctrl:uut_sdctrl.sd_dout
sd_dout[4] <= sd_ctrl:uut_sdctrl.sd_dout
sd_dout[5] <= sd_ctrl:uut_sdctrl.sd_dout
sd_dout[6] <= sd_ctrl:uut_sdctrl.sd_dout
sd_dout[7] <= sd_ctrl:uut_sdctrl.sd_dout
sd_fifowr <= sd_ctrl:uut_sdctrl.sd_fifowr
sdwrad_clr <= sd_ctrl:uut_sdctrl.sdwrad_clr


|sdr_test|sdcard_ctrl:uut_sdcartctrl|spi_ctrl:uut_spictrl
clk => cnt8[4].CLK
clk => cnt8[3].CLK
clk => cnt8[2].CLK
clk => cnt8[1].CLK
clk => cnt8[0].CLK
clk => spi_clkr.CLK
clk => spi_mosir.CLK
clk => spi_rx_dbr[7].CLK
clk => spi_rx_dbr[6].CLK
clk => spi_rx_dbr[5].CLK
clk => spi_rx_dbr[4].CLK
clk => spi_rx_dbr[3].CLK
clk => spi_rx_dbr[2].CLK
clk => spi_rx_dbr[1].CLK
clk => spi_rx_dbr[0].CLK
rst_n => cnt8[0].ACLR
rst_n => cnt8[1].ACLR
rst_n => cnt8[2].ACLR
rst_n => cnt8[3].ACLR
rst_n => cnt8[4].ACLR
rst_n => spi_mosir.PRESET
rst_n => spi_clkr.PRESET
rst_n => spi_rx_dbr[7].PRESET
rst_n => spi_rx_dbr[6].PRESET
rst_n => spi_rx_dbr[5].PRESET
rst_n => spi_rx_dbr[4].PRESET
rst_n => spi_rx_dbr[3].PRESET
rst_n => spi_rx_dbr[2].PRESET
rst_n => spi_rx_dbr[1].PRESET
rst_n => spi_rx_dbr[0].PRESET
spi_miso => spi_rx_dbr~7.DATAB
spi_miso => spi_rx_dbr~6.DATAB
spi_miso => spi_rx_dbr~5.DATAB
spi_miso => spi_rx_dbr~4.DATAB
spi_miso => spi_rx_dbr~3.DATAB
spi_miso => spi_rx_dbr~2.DATAB
spi_miso => spi_rx_dbr~1.DATAB
spi_miso => spi_rx_dbr~0.DATAB
spi_mosi <= spi_mosir.DB_MAX_OUTPUT_PORT_TYPE
spi_clk <= spi_clkr.DB_MAX_OUTPUT_PORT_TYPE
spi_tx_en => spi_mosir~0.OUTPUTSELECT
spi_tx_en => always0~0.IN0
spi_tx_rdy <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
spi_rx_en => always0~0.IN1
spi_rx_en => spi_rx_dbr[7].ENA
spi_rx_en => spi_rx_dbr[6].ENA
spi_rx_en => spi_rx_dbr[5].ENA
spi_rx_en => spi_rx_dbr[4].ENA
spi_rx_en => spi_rx_dbr[3].ENA
spi_rx_en => spi_rx_dbr[2].ENA
spi_rx_en => spi_rx_dbr[1].ENA
spi_rx_en => spi_rx_dbr[0].ENA
spi_rx_rdy <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
spi_tx_db[0] => Mux0.IN15
spi_tx_db[1] => Mux0.IN14
spi_tx_db[2] => Mux0.IN13
spi_tx_db[3] => Mux0.IN12
spi_tx_db[4] => Mux0.IN11
spi_tx_db[5] => Mux0.IN10
spi_tx_db[6] => Mux0.IN9
spi_tx_db[7] => Mux0.IN8
spi_rx_db[0] <= spi_rx_dbr[0].DB_MAX_OUTPUT_PORT_TYPE
spi_rx_db[1] <= spi_rx_dbr[1].DB_MAX_OUTPUT_PORT_TYPE
spi_rx_db[2] <= spi_rx_dbr[2].DB_MAX_OUTPUT_PORT_TYPE
spi_rx_db[3] <= spi_rx_dbr[3].DB_MAX_OUTPUT_PORT_TYPE
spi_rx_db[4] <= spi_rx_dbr[4].DB_MAX_OUTPUT_PORT_TYPE
spi_rx_db[5] <= spi_rx_dbr[5].DB_MAX_OUTPUT_PORT_TYPE
spi_rx_db[6] <= spi_rx_dbr[6].DB_MAX_OUTPUT_PORT_TYPE
spi_rx_db[7] <= spi_rx_dbr[7].DB_MAX_OUTPUT_PORT_TYPE


|sdr_test|sdcard_ctrl:uut_sdcartctrl|sd_ctrl:uut_sdctrl
clk => delay_cnt[9].CLK
clk => delay_cnt[8].CLK
clk => delay_cnt[7].CLK
clk => delay_cnt[6].CLK
clk => delay_cnt[5].CLK
clk => delay_cnt[4].CLK
clk => delay_cnt[3].CLK
clk => delay_cnt[2].CLK
clk => delay_cnt[1].CLK
clk => delay_cnt[0].CLK
clk => cmd[5].CLK
clk => cmd[4].CLK
clk => cmd[3].CLK
clk => cmd[2].CLK
clk => cmd[1].CLK
clk => cmd[0].CLK
clk => arg[31].CLK
clk => arg[30].CLK
clk => arg[29].CLK
clk => arg[28].CLK
clk => arg[27].CLK
clk => arg[26].CLK
clk => arg[25].CLK
clk => arg[24].CLK
clk => arg[23].CLK
clk => arg[22].CLK
clk => arg[21].CLK
clk => arg[20].CLK
clk => arg[19].CLK
clk => arg[18].CLK
clk => arg[17].CLK
clk => arg[16].CLK
clk => arg[15].CLK
clk => arg[14].CLK
clk => arg[13].CLK
clk => arg[12].CLK
clk => arg[11].CLK
clk => arg[10].CLK
clk => arg[9].CLK
clk => arg[8].CLK
clk => arg[7].CLK
clk => arg[6].CLK
clk => arg[5].CLK
clk => arg[4].CLK
clk => arg[3].CLK
clk => arg[2].CLK
clk => arg[1].CLK
clk => arg[0].CLK
clk => crc[7].CLK
clk => crc[6].CLK
clk => crc[5].CLK
clk => crc[4].CLK
clk => crc[3].CLK
clk => crc[2].CLK
clk => crc[1].CLK
clk => crc[0].CLK
clk => arg_r[31].CLK
clk => arg_r[30].CLK
clk => arg_r[29].CLK
clk => arg_r[28].CLK
clk => arg_r[27].CLK
clk => arg_r[26].CLK
clk => arg_r[25].CLK
clk => arg_r[24].CLK
clk => arg_r[23].CLK
clk => arg_r[22].CLK
clk => arg_r[21].CLK
clk => arg_r[20].CLK
clk => arg_r[19].CLK
clk => arg_r[18].CLK
clk => arg_r[17].CLK
clk => arg_r[16].CLK
clk => arg_r[15].CLK
clk => arg_r[14].CLK
clk => arg_r[13].CLK
clk => arg_r[12].CLK
clk => arg_r[11].CLK
clk => arg_r[10].CLK
clk => arg_r[9].CLK
clk => arg_r[8].CLK
clk => arg_r[7].CLK
clk => arg_r[6].CLK
clk => arg_r[5].CLK
clk => arg_r[4].CLK
clk => arg_r[3].CLK
clk => arg_r[2].CLK
clk => arg_r[1].CLK
clk => arg_r[0].CLK
clk => cnt5s[27].CLK
clk => cnt5s[26].CLK
clk => cnt5s[25].CLK
clk => cnt5s[24].CLK
clk => cnt5s[23].CLK
clk => cnt5s[22].CLK
clk => cnt5s[21].CLK
clk => cnt5s[20].CLK
clk => cnt5s[19].CLK
clk => cnt5s[18].CLK
clk => cnt5s[17].CLK
clk => cnt5s[16].CLK
clk => cnt5s[15].CLK
clk => cnt5s[14].CLK
clk => cnt5s[13].CLK
clk => cnt5s[12].CLK
clk => cnt5s[11].CLK
clk => cnt5s[10].CLK
clk => cnt5s[9].CLK
clk => cnt5s[8].CLK
clk => cnt5s[7].CLK
clk => cnt5s[6].CLK
clk => cnt5s[5].CLK
clk => cnt5s[4].CLK
clk => cnt5s[3].CLK
clk => cnt5s[2].CLK
clk => cnt5s[1].CLK
clk => cnt5s[0].CLK
clk => spi_cs_nr.CLK
clk => spi_tx_enr.CLK
clk => spi_rx_enr.CLK
clk => spi_tx_dbr[7].CLK
clk => spi_tx_dbr[6].CLK
clk => spi_tx_dbr[5].CLK
clk => spi_tx_dbr[4].CLK
clk => spi_tx_dbr[3].CLK
clk => spi_tx_dbr[2].CLK
clk => spi_tx_dbr[1].CLK
clk => spi_tx_dbr[0].CLK
clk => nclk_cnt[3].CLK
clk => nclk_cnt[2].CLK
clk => nclk_cnt[1].CLK
clk => nclk_cnt[0].CLK
clk => wait_cnt8[7].CLK
clk => wait_cnt8[6].CLK
clk => wait_cnt8[5].CLK
clk => wait_cnt8[4].CLK
clk => wait_cnt8[3].CLK
clk => wait_cnt8[2].CLK
clk => wait_cnt8[1].CLK
clk => wait_cnt8[0].CLK
clk => cnt512[9].CLK
clk => cnt512[8].CLK
clk => cnt512[7].CLK
clk => cnt512[6].CLK
clk => cnt512[5].CLK
clk => cnt512[4].CLK
clk => cnt512[3].CLK
clk => cnt512[2].CLK
clk => cnt512[1].CLK
clk => cnt512[0].CLK
clk => retry_rep[7].CLK
clk => retry_rep[6].CLK
clk => retry_rep[5].CLK
clk => retry_rep[4].CLK
clk => retry_rep[3].CLK
clk => retry_rep[2].CLK
clk => retry_rep[1].CLK
clk => retry_rep[0].CLK
clk => spi_rx_dbr[7].CLK
clk => spi_rx_dbr[6].CLK
clk => spi_rx_dbr[5].CLK
clk => spi_rx_dbr[4].CLK
clk => spi_rx_dbr[3].CLK
clk => spi_rx_dbr[2].CLK
clk => spi_rx_dbr[1].CLK
clk => spi_rx_dbr[0].CLK
rst_n => cnt5s[0].ACLR
rst_n => cnt5s[1].ACLR
rst_n => cnt5s[2].ACLR
rst_n => cnt5s[3].ACLR
rst_n => cnt5s[4].ACLR
rst_n => cnt5s[5].ACLR
rst_n => cnt5s[6].ACLR
rst_n => cnt5s[7].ACLR
rst_n => cnt5s[8].ACLR
rst_n => cnt5s[9].ACLR
rst_n => cnt5s[10].ACLR
rst_n => cnt5s[11].ACLR
rst_n => cnt5s[12].ACLR
rst_n => cnt5s[13].ACLR
rst_n => cnt5s[14].ACLR
rst_n => cnt5s[15].ACLR
rst_n => cnt5s[16].ACLR
rst_n => cnt5s[17].ACLR
rst_n => cnt5s[18].ACLR
rst_n => cnt5s[19].ACLR
rst_n => cnt5s[20].ACLR
rst_n => cnt5s[21].ACLR
rst_n => cnt5s[22].ACLR
rst_n => cnt5s[23].ACLR
rst_n => cnt5s[24].ACLR
rst_n => cnt5s[25].ACLR
rst_n => cnt5s[26].ACLR
rst_n => cnt5s[27].ACLR
rst_n => retry_rep[0].ACLR
rst_n => retry_rep[1].ACLR
rst_n => retry_rep[2].ACLR
rst_n => retry_rep[3].ACLR
rst_n => retry_rep[4].ACLR
rst_n => retry_rep[5].ACLR
rst_n => retry_rep[6].ACLR
rst_n => retry_rep[7].ACLR
rst_n => cnt512[0].ACLR
rst_n => cnt512[1].ACLR
rst_n => cnt512[2].ACLR
rst_n => cnt512[3].ACLR
rst_n => cnt512[4].ACLR
rst_n => cnt512[5].ACLR
rst_n => cnt512[6].ACLR
rst_n => cnt512[7].ACLR
rst_n => cnt512[8].ACLR
rst_n => cnt512[9].ACLR
rst_n => wait_cnt8[0].PRESET
rst_n => wait_cnt8[1].PRESET
rst_n => wait_cnt8[2].PRESET
rst_n => wait_cnt8[3].PRESET
rst_n => wait_cnt8[4].PRESET
rst_n => wait_cnt8[5].PRESET
rst_n => wait_cnt8[6].PRESET
rst_n => wait_cnt8[7].PRESET
rst_n => nclk_cnt[0].ACLR
rst_n => nclk_cnt[1].ACLR
rst_n => nclk_cnt[2].ACLR
rst_n => nclk_cnt[3].ACLR
rst_n => spi_tx_dbr[0].PRESET
rst_n => spi_tx_dbr[1].PRESET
rst_n => spi_tx_dbr[2].PRESET
rst_n => spi_tx_dbr[3].PRESET
rst_n => spi_tx_dbr[4].PRESET
rst_n => spi_tx_dbr[5].PRESET
rst_n => spi_tx_dbr[6].PRESET
rst_n => spi_tx_dbr[7].PRESET
rst_n => spi_rx_enr.ACLR
rst_n => spi_tx_enr.ACLR
rst_n => spi_cs_nr.PRESET
rst_n => delay_cnt[9].ACLR
rst_n => delay_cnt[8].ACLR
rst_n => delay_cnt[7].ACLR
rst_n => delay_cnt[6].ACLR
rst_n => delay_cnt[5].ACLR
rst_n => delay_cnt[4].ACLR
rst_n => delay_cnt[3].ACLR
rst_n => delay_cnt[2].ACLR
rst_n => delay_cnt[1].ACLR
rst_n => delay_cnt[0].ACLR
rst_n => cmd[5].ACLR
rst_n => cmd[4].ACLR
rst_n => cmd[3].ACLR
rst_n => cmd[2].ACLR
rst_n => cmd[1].ACLR
rst_n => cmd[0].ACLR
rst_n => arg[31].ACLR
rst_n => arg[30].ACLR
rst_n => arg[29].ACLR
rst_n => arg[28].ACLR
rst_n => arg[27].ACLR
rst_n => arg[26].ACLR
rst_n => arg[25].ACLR
rst_n => arg[24].ACLR
rst_n => arg[23].ACLR
rst_n => arg[22].ACLR
rst_n => arg[21].ACLR
rst_n => arg[20].ACLR
rst_n => arg[19].ACLR
rst_n => arg[18].ACLR
rst_n => arg[17].ACLR
rst_n => arg[16].ACLR
rst_n => arg[15].ACLR
rst_n => arg[14].ACLR
rst_n => arg[13].ACLR
rst_n => arg[12].ACLR
rst_n => arg[11].ACLR
rst_n => arg[10].ACLR
rst_n => arg[9].ACLR
rst_n => arg[8].ACLR
rst_n => arg[7].ACLR
rst_n => arg[6].ACLR
rst_n => arg[5].ACLR
rst_n => arg[4].ACLR
rst_n => arg[3].ACLR
rst_n => arg[2].ACLR
rst_n => arg[1].ACLR
rst_n => arg[0].ACLR
rst_n => crc[7].ACLR
rst_n => crc[6].ACLR
rst_n => crc[5].ACLR
rst_n => crc[4].ACLR
rst_n => crc[3].ACLR
rst_n => crc[2].ACLR
rst_n => crc[1].ACLR
rst_n => crc[0].ACLR
rst_n => arg_r[31].ENA
rst_n => arg_r[30].ENA
rst_n => arg_r[29].ENA
rst_n => arg_r[28].ENA
rst_n => arg_r[27].ENA
rst_n => arg_r[26].ENA
rst_n => arg_r[25].ENA
rst_n => arg_r[24].ENA
rst_n => arg_r[23].ENA
rst_n => arg_r[22].ENA
rst_n => arg_r[21].ENA
rst_n => arg_r[20].ENA
rst_n => arg_r[19].ENA
rst_n => arg_r[18].ENA
rst_n => arg_r[17].ENA
rst_n => arg_r[16].ENA
rst_n => arg_r[15].ENA
rst_n => arg_r[14].ENA
rst_n => arg_r[13].ENA
rst_n => arg_r[12].ENA
rst_n => arg_r[11].ENA
rst_n => arg_r[10].ENA
rst_n => arg_r[9].ENA
rst_n => arg_r[8].ENA
rst_n => arg_r[7].ENA
rst_n => arg_r[6].ENA
rst_n => arg_r[5].ENA
rst_n => arg_r[4].ENA
rst_n => arg_r[3].ENA
rst_n => arg_r[2].ENA
rst_n => arg_r[1].ENA
rst_n => arg_r[0].ENA
rst_n => spi_rx_dbr[0].ENA
rst_n => spi_rx_dbr[7].ENA
rst_n => spi_rx_dbr[6].ENA
rst_n => spi_rx_dbr[5].ENA
rst_n => spi_rx_dbr[4].ENA
rst_n => spi_rx_dbr[3].ENA
rst_n => spi_rx_dbr[2].ENA
rst_n => spi_rx_dbr[1].ENA
spi_cs_n <= spi_cs_nr.DB_MAX_OUTPUT_PORT_TYPE
spi_tx_en <= spi_tx_enr.DB_MAX_OUTPUT_PORT_TYPE
spi_tx_rdy => cnt512~49.OUTPUTSELECT
spi_tx_rdy => cnt512~48.OUTPUTSELECT
spi_tx_rdy => cnt512~47.OUTPUTSELECT
spi_tx_rdy => cnt512~46.OUTPUTSELECT
spi_tx_rdy => cnt512~45.OUTPUTSELECT
spi_tx_rdy => cnt512~44.OUTPUTSELECT
spi_tx_rdy => cnt512~43.OUTPUTSELECT
spi_tx_rdy => cnt512~42.OUTPUTSELECT
spi_tx_rdy => cnt512~41.OUTPUTSELECT
spi_tx_rdy => cnt512~40.OUTPUTSELECT
spi_tx_rdy => spi_rx_dbr~15.OUTPUTSELECT
spi_tx_rdy => spi_rx_dbr~14.OUTPUTSELECT
spi_tx_rdy => spi_rx_dbr~13.OUTPUTSELECT
spi_tx_rdy => spi_rx_dbr~12.OUTPUTSELECT
spi_tx_rdy => spi_rx_dbr~11.OUTPUTSELECT
spi_tx_rdy => spi_rx_dbr~10.OUTPUTSELECT
spi_tx_rdy => spi_rx_dbr~9.OUTPUTSELECT
spi_tx_rdy => spi_rx_dbr~8.OUTPUTSELECT
spi_tx_rdy => wait_cnt8~7.OUTPUTSELECT
spi_tx_rdy => wait_cnt8~6.OUTPUTSELECT
spi_tx_rdy => wait_cnt8~5.OUTPUTSELECT
spi_tx_rdy => wait_cnt8~4.OUTPUTSELECT
spi_tx_rdy => wait_cnt8~3.OUTPUTSELECT
spi_tx_rdy => wait_cnt8~2.OUTPUTSELECT
spi_tx_rdy => wait_cnt8~1.OUTPUTSELECT
spi_tx_rdy => wait_cnt8~0.OUTPUTSELECT
spi_tx_rdy => spi_tx_dbr~149.OUTPUTSELECT
spi_tx_rdy => spi_tx_dbr~148.OUTPUTSELECT
spi_tx_rdy => spi_tx_dbr~147.OUTPUTSELECT
spi_tx_rdy => spi_tx_dbr~146.OUTPUTSELECT
spi_tx_rdy => spi_tx_dbr~145.OUTPUTSELECT
spi_tx_rdy => spi_tx_dbr~144.OUTPUTSELECT
spi_tx_rdy => spi_tx_dbr~143.OUTPUTSELECT
spi_tx_rdy => spi_tx_dbr~142.OUTPUTSELECT
spi_tx_rdy => spi_tx_dbr~133.OUTPUTSELECT
spi_tx_rdy => spi_tx_dbr~132.OUTPUTSELECT
spi_tx_rdy => spi_tx_dbr~131.OUTPUTSELECT
spi_tx_rdy => spi_tx_dbr~130.OUTPUTSELECT
spi_tx_rdy => spi_tx_dbr~129.OUTPUTSELECT
spi_tx_rdy => spi_tx_dbr~128.OUTPUTSELECT
spi_tx_rdy => spi_tx_dbr~127.OUTPUTSELECT
spi_tx_rdy => spi_tx_dbr~119.OUTPUTSELECT
spi_tx_rdy => spi_tx_dbr~118.OUTPUTSELECT
spi_tx_rdy => spi_tx_dbr~117.OUTPUTSELECT
spi_tx_rdy => spi_tx_dbr~116.OUTPUTSELECT
spi_tx_rdy => spi_tx_dbr~115.OUTPUTSELECT
spi_tx_rdy => spi_tx_dbr~114.OUTPUTSELECT
spi_tx_rdy => spi_tx_dbr~113.OUTPUTSELECT
spi_tx_rdy => spi_tx_dbr~112.OUTPUTSELECT
spi_tx_rdy => spi_tx_dbr~103.OUTPUTSELECT
spi_tx_rdy => spi_tx_dbr~102.OUTPUTSELECT
spi_tx_rdy => spi_tx_dbr~101.OUTPUTSELECT
spi_tx_rdy => spi_tx_dbr~100.OUTPUTSELECT
spi_tx_rdy => spi_tx_dbr~99.OUTPUTSELECT
spi_tx_rdy => spi_tx_dbr~98.OUTPUTSELECT
spi_tx_rdy => spi_tx_dbr~97.OUTPUTSELECT
spi_tx_rdy => spi_tx_dbr~96.OUTPUTSELECT
spi_tx_rdy => spi_tx_dbr~87.OUTPUTSELECT
spi_tx_rdy => spi_tx_dbr~86.OUTPUTSELECT
spi_tx_rdy => spi_tx_dbr~85.OUTPUTSELECT
spi_tx_rdy => spi_tx_dbr~84.OUTPUTSELECT
spi_tx_rdy => spi_tx_dbr~83.OUTPUTSELECT
spi_tx_rdy => spi_tx_dbr~82.OUTPUTSELECT
spi_tx_rdy => spi_tx_dbr~81.OUTPUTSELECT
spi_tx_rdy => spi_tx_dbr~80.OUTPUTSELECT
spi_tx_rdy => spi_tx_dbr~71.OUTPUTSELECT
spi_tx_rdy => spi_tx_dbr~70.OUTPUTSELECT
spi_tx_rdy => spi_tx_dbr~69.OUTPUTSELECT
spi_tx_rdy => spi_tx_dbr~68.OUTPUTSELECT
spi_tx_rdy => spi_tx_dbr~67.OUTPUTSELECT
spi_tx_rdy => spi_tx_dbr~66.OUTPUTSELECT
spi_tx_rdy => spi_tx_dbr~65.OUTPUTSELECT
spi_tx_rdy => spi_tx_dbr~64.OUTPUTSELECT
spi_tx_rdy => spi_tx_dbr~55.OUTPUTSELECT
spi_tx_rdy => spi_tx_dbr~54.OUTPUTSELECT
spi_tx_rdy => spi_tx_dbr~53.OUTPUTSELECT
spi_tx_rdy => spi_tx_dbr~52.OUTPUTSELECT
spi_tx_rdy => spi_tx_dbr~51.OUTPUTSELECT
spi_tx_rdy => spi_tx_dbr~50.OUTPUTSELECT
spi_tx_rdy => spi_tx_dbr~49.OUTPUTSELECT
spi_tx_rdy => spi_tx_dbr~48.OUTPUTSELECT
spi_tx_rdy => spi_tx_dbr~39.OUTPUTSELECT
spi_tx_rdy => spi_tx_dbr~38.OUTPUTSELECT
spi_tx_rdy => spi_tx_dbr~37.OUTPUTSELECT
spi_tx_rdy => spi_tx_dbr~36.OUTPUTSELECT
spi_tx_rdy => spi_tx_dbr~35.OUTPUTSELECT
spi_tx_rdy => spi_tx_dbr~34.OUTPUTSELECT
spi_tx_rdy => spi_tx_dbr~33.OUTPUTSELECT
spi_tx_rdy => spi_tx_dbr~32.OUTPUTSELECT
spi_tx_rdy => nclk_cnt~7.OUTPUTSELECT
spi_tx_rdy => nclk_cnt~6.OUTPUTSELECT
spi_tx_rdy => nclk_cnt~5.OUTPUTSELECT
spi_tx_rdy => nclk_cnt~4.OUTPUTSELECT
spi_tx_rdy => always6~5.IN0
spi_tx_rdy => always6~1.IN0
spi_tx_rdy => comb~2.IN0
spi_tx_rdy => Selector69.IN2
spi_tx_rdy => Selector68.IN3
spi_tx_rdy => Selector68.IN4
spi_tx_rdy => Selector68.IN5
spi_tx_rdy => Selector68.IN6
spi_tx_rdy => Selector68.IN7
spi_tx_rdy => Selector68.IN8
spi_tx_rdy => Selector68.IN9
spi_tx_rdy => Selector68.IN10
spi_tx_rdy => Selector67.IN3
spi_tx_rdy => Selector68.IN2
spi_rx_en <= spi_rx_enr.DB_MAX_OUTPUT_PORT_TYPE
spi_rx_rdy => retry_rep~23.OUTPUTSELECT
spi_rx_rdy => retry_rep~22.OUTPUTSELECT
spi_rx_rdy => retry_rep~21.OUTPUTSELECT
spi_rx_rdy => retry_rep~20.OUTPUTSELECT
spi_rx_rdy => retry_rep~19.OUTPUTSELECT
spi_rx_rdy => retry_rep~18.OUTPUTSELECT
spi_rx_rdy => retry_rep~17.OUTPUTSELECT
spi_rx_rdy => retry_rep~16.OUTPUTSELECT
spi_rx_rdy => spi_rx_dbr~7.OUTPUTSELECT
spi_rx_rdy => spi_rx_dbr~6.OUTPUTSELECT
spi_rx_rdy => spi_rx_dbr~5.OUTPUTSELECT
spi_rx_rdy => spi_rx_dbr~4.OUTPUTSELECT
spi_rx_rdy => spi_rx_dbr~3.OUTPUTSELECT
spi_rx_rdy => spi_rx_dbr~2.OUTPUTSELECT
spi_rx_rdy => spi_rx_dbr~1.OUTPUTSELECT
spi_rx_rdy => spi_rx_dbr~0.OUTPUTSELECT
spi_rx_rdy => spi_tx_dbr~141.OUTPUTSELECT
spi_rx_rdy => spi_tx_dbr~140.OUTPUTSELECT
spi_rx_rdy => spi_tx_dbr~139.OUTPUTSELECT
spi_rx_rdy => spi_tx_dbr~138.OUTPUTSELECT
spi_rx_rdy => spi_tx_dbr~137.OUTPUTSELECT
spi_rx_rdy => spi_tx_dbr~136.OUTPUTSELECT
spi_rx_rdy => spi_tx_dbr~135.OUTPUTSELECT
spi_rx_rdy => spi_tx_dbr~134.OUTPUTSELECT
spi_rx_rdy => always6~3.IN1
spi_rx_rdy => sd_fifowr~0.IN1
spi_rx_rdy => Selector69.IN3
spi_rx_rdy => Selector68.IN11
spi_tx_db[0] <= spi_tx_dbr[0].DB_MAX_OUTPUT_PORT_TYPE
spi_tx_db[1] <= spi_tx_dbr[1].DB_MAX_OUTPUT_PORT_TYPE
spi_tx_db[2] <= spi_tx_dbr[2].DB_MAX_OUTPUT_PORT_TYPE
spi_tx_db[3] <= spi_tx_dbr[3].DB_MAX_OUTPUT_PORT_TYPE
spi_tx_db[4] <= spi_tx_dbr[4].DB_MAX_OUTPUT_PORT_TYPE
spi_tx_db[5] <= spi_tx_dbr[5].DB_MAX_OUTPUT_PORT_TYPE
spi_tx_db[6] <= spi_tx_dbr[6].DB_MAX_OUTPUT_PORT_TYPE
spi_tx_db[7] <= spi_tx_dbr[7].DB_MAX_OUTPUT_PORT_TYPE
spi_rx_db[0] => spi_rx_dbr~15.DATAB
spi_rx_db[0] => spi_rx_dbr~7.DATAB
spi_rx_db[1] => spi_rx_dbr~14.DATAB
spi_rx_db[1] => spi_rx_dbr~6.DATAB
spi_rx_db[2] => spi_rx_dbr~13.DATAB
spi_rx_db[2] => spi_rx_dbr~5.DATAB
spi_rx_db[3] => spi_rx_dbr~12.DATAB
spi_rx_db[3] => spi_rx_dbr~4.DATAB
spi_rx_db[4] => spi_rx_dbr~11.DATAB
spi_rx_db[4] => spi_rx_dbr~3.DATAB
spi_rx_db[5] => spi_rx_dbr~10.DATAB
spi_rx_db[5] => spi_rx_dbr~2.DATAB
spi_rx_db[6] => spi_rx_dbr~9.DATAB
spi_rx_db[6] => spi_rx_dbr~1.DATAB
spi_rx_db[7] => spi_rx_dbr~8.DATAB
spi_rx_db[7] => spi_rx_dbr~0.DATAB
sd_dout[0] <= spi_rx_dbr[0].DB_MAX_OUTPUT_PORT_TYPE
sd_dout[1] <= spi_rx_dbr[1].DB_MAX_OUTPUT_PORT_TYPE
sd_dout[2] <= spi_rx_dbr[2].DB_MAX_OUTPUT_PORT_TYPE
sd_dout[3] <= spi_rx_dbr[3].DB_MAX_OUTPUT_PORT_TYPE
sd_dout[4] <= spi_rx_dbr[4].DB_MAX_OUTPUT_PORT_TYPE
sd_dout[5] <= spi_rx_dbr[5].DB_MAX_OUTPUT_PORT_TYPE
sd_dout[6] <= spi_rx_dbr[6].DB_MAX_OUTPUT_PORT_TYPE
sd_dout[7] <= spi_rx_dbr[7].DB_MAX_OUTPUT_PORT_TYPE
sd_fifowr <= sd_fifowr~2.DB_MAX_OUTPUT_PORT_TYPE
sdwrad_clr <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


