INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "/tools/amd/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/bin/g++"
   Compiling template.cpp_pre.cpp.tb.cpp
   Compiling template_test.cpp_pre.cpp.tb.cpp
   Compiling apatb_kernel.cpp
   Compiling apatb_kernel_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
Test passed.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/amd/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_kernel_top glbl -Oenable_linking_all_libraries -prj kernel.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_16 -L floating_point_v7_0_21 --lib ieee_proposed=./ieee_proposed -s kernel 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/gme/guilherme.manske/hls/template/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/gme/guilherme.manske/hls/template/solution1/sim/verilog/kernel_gmem1_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_gmem1_m_axi
INFO: [VRFC 10-311] analyzing module kernel_gmem1_m_axi_load
INFO: [VRFC 10-311] analyzing module kernel_gmem1_m_axi_store
INFO: [VRFC 10-311] analyzing module kernel_gmem1_m_axi_read
INFO: [VRFC 10-311] analyzing module kernel_gmem1_m_axi_write
INFO: [VRFC 10-311] analyzing module kernel_gmem1_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module kernel_gmem1_m_axi_throttle
INFO: [VRFC 10-311] analyzing module kernel_gmem1_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module kernel_gmem1_m_axi_fifo
INFO: [VRFC 10-311] analyzing module kernel_gmem1_m_axi_srl
INFO: [VRFC 10-311] analyzing module kernel_gmem1_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/gme/guilherme.manske/hls/template/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/gme/guilherme.manske/hls/template/solution1/sim/verilog/kernel.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_kernel_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/gme/guilherme.manske/hls/template/solution1/sim/verilog/kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/gme/guilherme.manske/hls/template/solution1/sim/verilog/AESL_axi_master_gmem0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/gme/guilherme.manske/hls/template/solution1/sim/verilog/kernel_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/gme/guilherme.manske/hls/template/solution1/sim/verilog/AESL_axi_master_gmem1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/gme/guilherme.manske/hls/template/solution1/sim/verilog/kernel_gmem0_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_gmem0_m_axi
INFO: [VRFC 10-311] analyzing module kernel_gmem0_m_axi_load
INFO: [VRFC 10-311] analyzing module kernel_gmem0_m_axi_store
INFO: [VRFC 10-311] analyzing module kernel_gmem0_m_axi_read
INFO: [VRFC 10-311] analyzing module kernel_gmem0_m_axi_write
INFO: [VRFC 10-311] analyzing module kernel_gmem0_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module kernel_gmem0_m_axi_throttle
INFO: [VRFC 10-311] analyzing module kernel_gmem0_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module kernel_gmem0_m_axi_fifo
INFO: [VRFC 10-311] analyzing module kernel_gmem0_m_axi_srl
INFO: [VRFC 10-311] analyzing module kernel_gmem0_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/gme/guilherme.manske/hls/template/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.kernel_control_s_axi
Compiling module xil_defaultlib.kernel_gmem0_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.kernel_gmem0_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.kernel_gmem0_m_axi_mem(MEM_STYLE...
Compiling module xil_defaultlib.kernel_gmem0_m_axi_fifo(MEM_STYL...
Compiling module xil_defaultlib.kernel_gmem0_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.kernel_gmem0_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.kernel_gmem0_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.kernel_gmem0_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.kernel_gmem0_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.kernel_gmem0_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.kernel_gmem0_m_axi_store(NUM_WRI...
Compiling module xil_defaultlib.kernel_gmem0_m_axi_mem(MEM_STYLE...
Compiling module xil_defaultlib.kernel_gmem0_m_axi_fifo(MEM_STYL...
Compiling module xil_defaultlib.kernel_gmem0_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.kernel_gmem0_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.kernel_gmem0_m_axi_load(NUM_READ...
Compiling module xil_defaultlib.kernel_gmem0_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.kernel_gmem0_m_axi_burst_convert...
Compiling module xil_defaultlib.kernel_gmem0_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.kernel_gmem0_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.kernel_gmem0_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.kernel_gmem0_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.kernel_gmem0_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.kernel_gmem0_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.kernel_gmem0_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.kernel_gmem0_m_axi_throttle(CONS...
Compiling module xil_defaultlib.kernel_gmem0_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.kernel_gmem0_m_axi_write(CONSERV...
Compiling module xil_defaultlib.kernel_gmem0_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.kernel_gmem0_m_axi_read(C_USER_V...
Compiling module xil_defaultlib.kernel_gmem0_m_axi(CONSERVATIVE=...
Compiling module xil_defaultlib.kernel_gmem1_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.kernel_gmem1_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.kernel_gmem1_m_axi_mem(MEM_STYLE...
Compiling module xil_defaultlib.kernel_gmem1_m_axi_fifo(MEM_STYL...
Compiling module xil_defaultlib.kernel_gmem1_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.kernel_gmem1_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.kernel_gmem1_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.kernel_gmem1_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.kernel_gmem1_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.kernel_gmem1_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.kernel_gmem1_m_axi_store(NUM_WRI...
Compiling module xil_defaultlib.kernel_gmem1_m_axi_mem(MEM_STYLE...
Compiling module xil_defaultlib.kernel_gmem1_m_axi_fifo(MEM_STYL...
Compiling module xil_defaultlib.kernel_gmem1_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.kernel_gmem1_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.kernel_gmem1_m_axi_load(NUM_READ...
Compiling module xil_defaultlib.kernel_gmem1_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.kernel_gmem1_m_axi_burst_convert...
Compiling module xil_defaultlib.kernel_gmem1_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.kernel_gmem1_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.kernel_gmem1_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.kernel_gmem1_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.kernel_gmem1_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.kernel_gmem1_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.kernel_gmem1_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.kernel_gmem1_m_axi_throttle(CONS...
Compiling module xil_defaultlib.kernel_gmem1_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.kernel_gmem1_m_axi_write(CONSERV...
Compiling module xil_defaultlib.kernel_gmem1_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.kernel_gmem1_m_axi_read(C_USER_V...
Compiling module xil_defaultlib.kernel_gmem1_m_axi(CONSERVATIVE=...
Compiling module xil_defaultlib.kernel
Compiling module xil_defaultlib.AESL_axi_master_gmem0
Compiling module xil_defaultlib.AESL_axi_master_gmem1
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.pp_loop_intf(FSM_WIDTH=3)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_kernel_top
Compiling module work.glbl
Built simulation snapshot kernel

****** xsim v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/kernel/xsim_script.tcl
# xsim {kernel} -autoloadwcfg -tclbatch {kernel.tcl}
Time resolution is 1 ps
source kernel.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "125000"
// RTL Simulation : 1 / 1 [n/a] @ "41885000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 41945 ns : File "/home/gme/guilherme.manske/hls/template/solution1/sim/verilog/kernel.autotb.v" Line 703
## quit
INFO: [Common 17-206] Exiting xsim at Tue Jan  7 14:19:05 2025...
Test passed.
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
