#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Mar  6 01:21:45 2023
# Process ID: 8526
# Current directory: /media/jeffee/T7/vivado/UART/UART.runs/synth_1
# Command line: vivado -log uart_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source uart_wrapper.tcl
# Log file: /media/jeffee/T7/vivado/UART/UART.runs/synth_1/uart_wrapper.vds
# Journal file: /media/jeffee/T7/vivado/UART/UART.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source uart_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top uart_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8565
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2156.277 ; gain = 0.000 ; free physical = 691 ; free virtual = 1855
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'uart_wrapper' [/media/jeffee/T7/vivado/UART/UART.srcs/sources_1/bd/uart/hdl/uart_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'uart' [/media/jeffee/T7/vivado/UART/UART.srcs/sources_1/bd/uart/synth/uart.v:13]
INFO: [Synth 8-6157] synthesizing module 'uart_Debounce_Switch_0_0' [/media/jeffee/T7/vivado/UART/UART.runs/synth_1/.Xil/Vivado-8526-ubuntu/realtime/uart_Debounce_Switch_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uart_Debounce_Switch_0_0' (1#1) [/media/jeffee/T7/vivado/UART/UART.runs/synth_1/.Xil/Vivado-8526-ubuntu/realtime/uart_Debounce_Switch_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'uart_uart_top_0_0' [/media/jeffee/T7/vivado/UART/UART.runs/synth_1/.Xil/Vivado-8526-ubuntu/realtime/uart_uart_top_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uart_uart_top_0_0' (2#1) [/media/jeffee/T7/vivado/UART/UART.runs/synth_1/.Xil/Vivado-8526-ubuntu/realtime/uart_uart_top_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uart' (3#1) [/media/jeffee/T7/vivado/UART/UART.srcs/sources_1/bd/uart/synth/uart.v:13]
INFO: [Synth 8-6155] done synthesizing module 'uart_wrapper' (4#1) [/media/jeffee/T7/vivado/UART/UART.srcs/sources_1/bd/uart/hdl/uart_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2156.277 ; gain = 0.000 ; free physical = 779 ; free virtual = 1953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2156.277 ; gain = 0.000 ; free physical = 772 ; free virtual = 1947
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2156.277 ; gain = 0.000 ; free physical = 772 ; free virtual = 1947
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2156.277 ; gain = 0.000 ; free physical = 765 ; free virtual = 1940
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/media/jeffee/T7/vivado/UART/UART.srcs/sources_1/bd/uart/ip/uart_uart_top_0_0/uart_uart_top_0_0/uart_uart_top_0_0_in_context.xdc] for cell 'uart_i/uart_top_0'
Finished Parsing XDC File [/media/jeffee/T7/vivado/UART/UART.srcs/sources_1/bd/uart/ip/uart_uart_top_0_0/uart_uart_top_0_0/uart_uart_top_0_0_in_context.xdc] for cell 'uart_i/uart_top_0'
Parsing XDC File [/media/jeffee/T7/vivado/UART/UART.srcs/sources_1/bd/uart/ip/uart_Debounce_Switch_0_0/uart_Debounce_Switch_0_0/uart_Debounce_Switch_0_0_in_context.xdc] for cell 'uart_i/Debounce_Switch_0'
Finished Parsing XDC File [/media/jeffee/T7/vivado/UART/UART.srcs/sources_1/bd/uart/ip/uart_Debounce_Switch_0_0/uart_Debounce_Switch_0_0/uart_Debounce_Switch_0_0_in_context.xdc] for cell 'uart_i/Debounce_Switch_0'
Parsing XDC File [/media/jeffee/T7/vivado/UART/UART.srcs/constrs_1/new/pynq-z2.xdc]
Finished Parsing XDC File [/media/jeffee/T7/vivado/UART/UART.srcs/constrs_1/new/pynq-z2.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/media/jeffee/T7/vivado/UART/UART.srcs/constrs_1/new/pynq-z2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/uart_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/uart_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/media/jeffee/T7/vivado/UART/UART.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/media/jeffee/T7/vivado/UART/UART.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2180.188 ; gain = 0.000 ; free physical = 664 ; free virtual = 1858
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2180.188 ; gain = 0.000 ; free physical = 664 ; free virtual = 1857
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2180.188 ; gain = 23.910 ; free physical = 728 ; free virtual = 1922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2180.188 ; gain = 23.910 ; free physical = 728 ; free virtual = 1922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for uart_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uart_i/uart_top_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uart_i/Debounce_Switch_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2180.188 ; gain = 23.910 ; free physical = 728 ; free virtual = 1922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2180.188 ; gain = 23.910 ; free physical = 725 ; free virtual = 1922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2180.188 ; gain = 23.910 ; free physical = 711 ; free virtual = 1913
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2203.188 ; gain = 46.910 ; free physical = 584 ; free virtual = 1793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2203.188 ; gain = 46.910 ; free physical = 584 ; free virtual = 1793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2222.219 ; gain = 65.941 ; free physical = 583 ; free virtual = 1792
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2228.156 ; gain = 71.879 ; free physical = 583 ; free virtual = 1793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2228.156 ; gain = 71.879 ; free physical = 583 ; free virtual = 1793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2228.156 ; gain = 71.879 ; free physical = 583 ; free virtual = 1793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2228.156 ; gain = 71.879 ; free physical = 583 ; free virtual = 1793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2228.156 ; gain = 71.879 ; free physical = 583 ; free virtual = 1793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2228.156 ; gain = 71.879 ; free physical = 583 ; free virtual = 1793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------+----------+
|      |BlackBox name            |Instances |
+------+-------------------------+----------+
|1     |uart_Debounce_Switch_0_0 |         1|
|2     |uart_uart_top_0_0        |         1|
+------+-------------------------+----------+

Report Cell Usage: 
+------+-----------------------+------+
|      |Cell                   |Count |
+------+-----------------------+------+
|1     |uart_Debounce_Switch_0 |     1|
|2     |uart_uart_top_0        |     1|
|3     |IBUF                   |     3|
|4     |OBUF                   |     1|
+------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2228.156 ; gain = 71.879 ; free physical = 583 ; free virtual = 1792
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2228.156 ; gain = 47.969 ; free physical = 640 ; free virtual = 1849
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2228.164 ; gain = 71.879 ; free physical = 640 ; free virtual = 1850
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2228.164 ; gain = 0.000 ; free physical = 707 ; free virtual = 1922
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2234.094 ; gain = 0.000 ; free physical = 651 ; free virtual = 1866
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2234.094 ; gain = 77.914 ; free physical = 783 ; free virtual = 1999
INFO: [Common 17-1381] The checkpoint '/media/jeffee/T7/vivado/UART/UART.runs/synth_1/uart_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file uart_wrapper_utilization_synth.rpt -pb uart_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar  6 01:22:27 2023...
