module ID_EX (clk, rst, IDEX_InPC, IDEX_InReadData1, IDEX_InReadData2, IDEX_InImm32, IDEX_InRt, IDEX_InRd, 
				IDEX_InALUSrc, IDEX_InALUCtrl, IDEX_InRegDst, IDEX_InJump, 
				IDEX_InBranch, IDEX_InMemWrite, IDEX_InMemRead, 
				IDEX_InMemtoReg, IDEX_InRegWrite, 
				IDEX_OutPC, IDEX_OutReadData1, IDEX_OutReadData2, IDEX_OutImm32, IDEX_OutRt, IDEX_OutRd, 
				IDEX_OutALUSrc, IDEX_OutALUCtrl, IDEX_OutRegDst, IDEX_OutJump, 
				IDEX_OutBranch, IDEX_OutMemWrite, IDEX_OutMemRead, 
				IDEX_OutMemtoReg, IDEX_OutRegWrite, 
				IDEX_WriteEn );

//input
	input				clk;
	input				rst;
	input [31:0]		IDEX_InPC;
	input [31:0]		IDEX_InReadData1;
	input [31:0]		IDEX_InReadData2;
	input [31:0]		IDEX_InImm32;
	input [4:0]			IDEX_InRt;
	input [4:0]			IDEX_InRd;

////ID_EX
	input				IDEX_InALUSrc;			//ALUSrc
	input [2:0]			IDEX_InALUCtrl;			//ALUCtrl
	input				IDEX_InRegDst;			//RegDst
	input				IDEX_InJump;			//Jump

////EX_MEX
	input				IDEX_InBranch;			//Branch
	input				IDEX_InMemWrite;		//MemWrite
	input				IDEX_InMemRead;			//MemRead

////MEM_WB
	input				IDEX_InMemtoReg;		//MemtoReg
	input				IDEX_InRegWrite;		//RegWrite

	input				IDEX_WriteEn;

//output
	output reg [31:0]	IDEX_OutPC;
	output reg [31:0]	IDEX_OutReadData1;
	output reg [31:0]	IDEX_OutReadData2;
	output reg [31:0]	IDEX_OutImm32;
	output reg [4:0]	IDEX_OutRt;
	output reg [4:0]	IDEX_OutRd;

////ID_EX
	output reg			IDEX_OutALUSrc;			//ALUSrc
	output reg [2:0]	IDEX_OutALUCtrl;		//ALUCtrl
	output reg			IDEX_OutRegDst;			//RegDst
	output reg			IDEX_OutJump;			//Jump

////EX_MEX
	output reg			IDEX_OutBranch;			//Branch
	output reg			IDEX_OutMemWrite;		//MemWrite
	output reg			IDEX_OutMemRead;		//MemRead

////MEM_WB
	output reg			IDEX_OutMemtoReg;		//MemtoReg
	output reg			IDEX_OutRegWrite;		//RegWrite

	reg [148:0]			IDEX_Reg;

	initial begin
		IDEX_Reg = 149'd0;
	end

	always @(posedge clk or posedge rst) begin
		if ( rst ) begin
			IDEX_Reg = 149'd0;
			IDEX_OutPC = 32'd0;
			IDEX_OutReadData1 = 32'd0;
			IDEX_OutReadData2 = 32'd0;
			IDEX_OutImm32 = 32'd0;
			IDEX_OutRt = 5'd0;
			IDEX_OutRd = 5'd0;
			IDEX_OutALUSrc = 1'd0;
			IDEX_OutALUCtrl = 3'd0;
			IDEX_OutRegDst = 1'd0;
			IDEX_OutJump = 1'd0;
			IDEX_OutBranch = 1'd0;
			IDEX_OutMemWrite = 1'd0;
			IDEX_OutMemRead = 1'd0;
			IDEX_OutMemtoReg = 1'd0;
			IDEX_OutRegWrite = 1'd0;
		end	// end if
		else begin
			if ( IDEX_WriteEn ) begin
				IDEX_Reg[137:106] = IDEX_InPC;
				IDEX_Reg[105:74] = IDEX_InReadData1;
				IDEX_Reg[73:42] = IDEX_InReadData2;
				IDEX_Reg[41:10] = IDEX_InImm32;
				IDEX_Reg[9:5] = IDEX_InRt;
				IDEX_Reg[4:0] = IDEX_InRd;
				IDEX_Reg[138] = IDEX_InALUSrc;
				IDEX_Reg[141:139] = IDEX_InALUCtrl;
				IDEX_Reg[142] = IDEX_InRegDst;
				IDEX_Reg[143] = IDEX_InJump;
				IDEX_Reg[144] = IDEX_InBranch;
				IDEX_Reg[145] = IDEX_InMemWrite;
				IDEX_Reg[146] = IDEX_InMemRead;
				IDEX_Reg[147] = IDEX_InMemtoReg;
				IDEX_Reg[148] = IDEX_InRegWrite;
			end	// end else if

			IDEX_OutPC = IDEX_Reg[137:106];
			IDEX_OutReadData1 = IDEX_Reg[105:74];
			IDEX_OutReadData2 = IDEX_Reg[73:42];
			IDEX_OutImm32 = IDEX_Reg[41:10];
			IDEX_OutRt = IDEX_Reg[9:5];
			IDEX_OutRd = IDEX_Reg[4:0];
			IDEX_OutALUSrc = IDEX_Reg[138];
			IDEX_OutALUCtrl = IDEX_Reg[141:139];
			IDEX_OutRegDst = IDEX_Reg[142];
			IDEX_OutJump = IDEX_Reg[143];
			IDEX_OutBranch = IDEX_Reg[144];
			IDEX_OutMemWrite = IDEX_Reg[145];
			IDEX_OutMemRead = IDEX_Reg[146];
			IDEX_OutMemtoReg = IDEX_Reg[147];
			IDEX_OutRegWrite = IDEX_Reg[148];
		end	// end else
	end	// end always

endmodule