<?xml version="1.0" encoding="UTF-8" standalone="yes"?>
<tables>
    <table id="compile_source_files" title="Design Files Read" column_number="2">
        <column_headers>
            <data>File Name</data>
            <data>File Type</data>
        </column_headers>
        <row>
            <data>E:/Document/FPGA/PGL/PGL25G/Finalized/lcd_rgb_colorbar/rtl/clk_div.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/Document/FPGA/PGL/PGL25G/Finalized/lcd_rgb_colorbar/rtl/lcd_display.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/Document/FPGA/PGL/PGL25G/Finalized/lcd_rgb_colorbar/rtl/lcd_driver.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/Document/FPGA/PGL/PGL25G/Finalized/lcd_rgb_colorbar/rtl/lcd_rgb_colorbar.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/Document/FPGA/PGL/PGL25G/Finalized/lcd_rgb_colorbar/rtl/rd_id.v</data>
            <data>Verilog</data>
        </row>
    </table>
    <table id="compile_runtime" title="Compile Runtime &amp; Memory" column_number="7">
        <column_headers>
            <data>Cpu Time</data>
            <data>Process Cpu Time</data>
            <data>Real Time</data>
            <data>Peak Memory (MB)</data>
            <data>Operation System</data>
            <data>CPU</data>
            <data>RAM(GB)</data>
        </column_headers>
        <row>
            <data>0h:0m:0s</data>
            <data>0h:0m:0s</data>
            <data>0h:0m:4s</data>
            <data>138</data>
            <data>WINDOWS 10 x86_64</data>
            <data>AMD Ryzen 7 5800X 8-Core Processor</data>
            <data>16</data>
        </row>
    </table>
    <table id="compile_messages" title="Compile Messages" column_number="1">
        <column_headers/>
        <row>
            <data message="4">Enable Verilog2k features and keywords</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/Document/FPGA/PGL/PGL25G/Finalized/lcd_rgb_colorbar/rtl/clk_div.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Document/FPGA/PGL/PGL25G/Finalized/lcd_rgb_colorbar/rtl/clk_div.v(line number: 23)] Analyzing module clk_div (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/Document/FPGA/PGL/PGL25G/Finalized/lcd_rgb_colorbar/rtl/lcd_display.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Document/FPGA/PGL/PGL25G/Finalized/lcd_rgb_colorbar/rtl/lcd_display.v(line number: 23)] Analyzing module lcd_display (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/Document/FPGA/PGL/PGL25G/Finalized/lcd_rgb_colorbar/rtl/lcd_driver.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Document/FPGA/PGL/PGL25G/Finalized/lcd_rgb_colorbar/rtl/lcd_driver.v(line number: 23)] Analyzing module lcd_driver (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/Document/FPGA/PGL/PGL25G/Finalized/lcd_rgb_colorbar/rtl/lcd_rgb_colorbar.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Document/FPGA/PGL/PGL25G/Finalized/lcd_rgb_colorbar/rtl/lcd_rgb_colorbar.v(line number: 23)] Analyzing module lcd_rgb_colorbar (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/Document/FPGA/PGL/PGL25G/Finalized/lcd_rgb_colorbar/rtl/rd_id.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Document/FPGA/PGL/PGL25G/Finalized/lcd_rgb_colorbar/rtl/rd_id.v(line number: 23)] Analyzing module rd_id (library work)</data>
        </row>
        <row>
            <data message="4">Module &quot;lcd_rgb_colorbar&quot; is set as top module.</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Document/FPGA/PGL/PGL25G/Finalized/lcd_rgb_colorbar/rtl/lcd_rgb_colorbar.v(line number: 23)] Elaborating module lcd_rgb_colorbar</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Document/FPGA/PGL/PGL25G/Finalized/lcd_rgb_colorbar/rtl/lcd_rgb_colorbar.v(line number: 58)] Elaborating instance u_rd_id</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Document/FPGA/PGL/PGL25G/Finalized/lcd_rgb_colorbar/rtl/rd_id.v(line number: 23)] Elaborating module rd_id</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Document/FPGA/PGL/PGL25G/Finalized/lcd_rgb_colorbar/rtl/lcd_rgb_colorbar.v(line number: 66)] Elaborating instance u_clk_div</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Document/FPGA/PGL/PGL25G/Finalized/lcd_rgb_colorbar/rtl/clk_div.v(line number: 23)] Elaborating module clk_div</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Document/FPGA/PGL/PGL25G/Finalized/lcd_rgb_colorbar/rtl/lcd_rgb_colorbar.v(line number: 74)] Elaborating instance u_lcd_display</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Document/FPGA/PGL/PGL25G/Finalized/lcd_rgb_colorbar/rtl/lcd_display.v(line number: 23)] Elaborating module lcd_display</data>
        </row>
        <row>
            <data message="4">Module instance {lcd_rgb_colorbar/u_lcd_display} parameter value:
    WHITE = 24'b111111111111111111111111
    BLACK = 24'b000000000000000000000000
    RED = 24'b111111110000000000000000
    GREEN = 24'b000000001111111100000000
    BLUE = 24'b000000000000000011111111</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Document/FPGA/PGL/PGL25G/Finalized/lcd_rgb_colorbar/rtl/lcd_rgb_colorbar.v(line number: 85)] Elaborating instance u_lcd_driver</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Document/FPGA/PGL/PGL25G/Finalized/lcd_rgb_colorbar/rtl/lcd_driver.v(line number: 23)] Elaborating module lcd_driver</data>
        </row>
        <row>
            <data message="4">Module instance {lcd_rgb_colorbar/u_lcd_driver} parameter value:
    H_SYNC_4342 = 11'b00000101001
    H_BACK_4342 = 11'b00000000010
    H_DISP_4342 = 11'b00111100000
    H_FRONT_4342 = 11'b00000000010
    H_TOTAL_4342 = 11'b01000001101
    V_SYNC_4342 = 11'b00000001010
    V_BACK_4342 = 11'b00000000010
    V_DISP_4342 = 11'b00100010000
    V_FRONT_4342 = 11'b00000000010
    V_TOTAL_4342 = 11'b00100011110
    H_SYNC_7084 = 11'b00010000000
    H_BACK_7084 = 11'b00001011000
    H_DISP_7084 = 11'b01100100000
    H_FRONT_7084 = 11'b00000101000
    H_TOTAL_7084 = 11'b10000100000
    V_SYNC_7084 = 11'b00000000010
    V_BACK_7084 = 11'b00000100001
    V_DISP_7084 = 11'b00111100000
    V_FRONT_7084 = 11'b00000001010
    V_TOTAL_7084 = 11'b01000001101
    H_SYNC_7016 = 11'b00000010100
    H_BACK_7016 = 11'b00010001100
    H_DISP_7016 = 11'b10000000000
    H_FRONT_7016 = 11'b00010100000
    H_TOTAL_7016 = 11'b10101000000
    V_SYNC_7016 = 11'b00000000011
    V_BACK_7016 = 11'b00000010100
    V_DISP_7016 = 11'b01001011000
    V_FRONT_7016 = 11'b00000001100
    V_TOTAL_7016 = 11'b01001111011
    H_SYNC_1018 = 11'b00000001010
    H_BACK_1018 = 11'b00001010000
    H_DISP_1018 = 11'b10100000000
    H_FRONT_1018 = 11'b00001000110
    H_TOTAL_1018 = 11'b10110100000
    V_SYNC_1018 = 11'b00000000011
    V_BACK_1018 = 11'b00000001010
    V_DISP_1018 = 11'b01100100000
    V_FRONT_1018 = 11'b00000001010
    V_TOTAL_1018 = 11'b01100110111
    H_SYNC_4384 = 11'b00010000000
    H_BACK_4384 = 11'b00001011000
    H_DISP_4384 = 11'b01100100000
    H_FRONT_4384 = 11'b00000101000
    H_TOTAL_4384 = 11'b10000100000
    V_SYNC_4384 = 11'b00000000010
    V_BACK_4384 = 11'b00000100001
    V_DISP_4384 = 11'b00111100000
    V_FRONT_4384 = 11'b00000001010
    V_TOTAL_4384 = 11'b01000001101</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N153 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
    </table>
    <general_container id="compile_settings">
        <table_container>
            <table id="compile_settings" title="Compile Settings" column_number="2">
                <column_headers>
                    <data>Name</data>
                    <data>Value</data>
                </column_headers>
                <row>
                    <data>Part</data>
                    <data>PGL25G-6MBG324</data>
                </row>
                <row>
                    <data>Top Module</data>
                    <data>lcd_rgb_colorbar</data>
                </row>
            </table>
        </table_container>
        <general_container align="3">
            <table_container>
                <data>Verilog</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>SystemVerilog</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Allow Duplicate Modules</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Multiple File Compilation Unit</data>
                        <data>true</data>
                    </row>
                    <row>
                        <data>Include Path Order: 
 (Relative to Verilog File)</data>
                        <data>E:/Document/FPGA/PGL/PGL25G/Finalized/lcd_rgb_colorbar/prj	</data>
                    </row>
                    <row>
                        <data>Parameters/Generics</data>
                        <data></data>
                    </row>
                    <row>
                        <data>Compiler Directives</data>
                        <data></data>
                    </row>
                    <row>
                        <data>Loop Limit</data>
                        <data>2000</data>
                    </row>
                </table>
            </table_container>
            <table_container>
                <data>Options</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>FSM Compiler</data>
                        <data>auto</data>
                    </row>
                </table>
            </table_container>
        </general_container>
    </general_container>
</tables>