{
  "Top": "axis_to_ddr_writer",
  "RtlTop": "axis_to_ddr_writer",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg484",
    "Speed": "-1"
  },
  "HlsSolution": {
    "Config": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": ["set_directive_reset axis_to_ddr_writer "],
    "DirectiveInfo": ["reset axis_to_ddr_writer {{variable positionBooleanTextRequiredframe_count_inner}} {}"]
  },
  "Args": {
    "inputStream": {
      "index": "0",
      "type": {
        "dataType": "unsigned",
        "dataWidth": "8",
        "interfaceRef": "inputStream_V",
        "portRef": "TDATA"
      }
    },
    "base_ddr_addr": {
      "index": "1",
      "type": {
        "kinds": ["pointer"],
        "dataType": "long",
        "dataWidth": "64",
        "interfaceRef": "m_axi_base_ddr_addr",
        "registerRefs": ["*"]
      }
    },
    "frame_index": {
      "index": "2",
      "type": {
        "kinds": ["pointer"],
        "dataType": "ap_uint",
        "dataWidth": "8",
        "interfaceRef": "frame_index_V"
      }
    },
    "frame_count": {
      "index": "3",
      "type": {
        "kinds": ["pointer"],
        "dataType": "unsigned",
        "dataWidth": "32",
        "interfaceRef": "frame_count"
      }
    },
    "base_address": {
      "index": "4",
      "type": {
        "dataType": "unsigned",
        "dataWidth": "32",
        "interfaceRef": "s_axi_AXILiteS",
        "registerRefs": ["base_address"]
      }
    },
    "frame_buffer_dim": {
      "index": "5",
      "type": {
        "dataType": "unsigned",
        "dataWidth": "32",
        "interfaceRef": "s_axi_AXILiteS",
        "registerRefs": ["frame_buffer_dim"]
      }
    },
    "frame_buffer_offset": {
      "index": "6",
      "type": {
        "dataType": "unsigned",
        "dataWidth": "32",
        "interfaceRef": "s_axi_AXILiteS",
        "registerRefs": ["frame_buffer_offset"]
      }
    },
    "frame_buffer_number": {
      "index": "7",
      "type": {
        "dataType": "unsigned",
        "dataWidth": "8",
        "interfaceRef": "s_axi_AXILiteS",
        "registerRefs": ["frame_buffer_number"]
      }
    },
    "update_intr": {
      "index": "8",
      "type": {
        "dataType": "bool",
        "dataWidth": "1",
        "interfaceRef": "s_axi_AXILiteS",
        "registerRefs": ["update_intr"]
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "8",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "undef",
    "Uncertainty": "1"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 8.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "axis_to_ddr_writer",
    "Version": "1.0",
    "DisplayName": "Axis_to_ddr_writer",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/axis_to_ddr_writer.cpp"],
    "Vhdl": [
      "impl\/vhdl\/axis_to_ddr_writebkb.vhd",
      "impl\/vhdl\/axis_to_ddr_writecud.vhd",
      "impl\/vhdl\/axis_to_ddr_writer_AXILiteS_s_axi.vhd",
      "impl\/vhdl\/axis_to_ddr_writer_base_ddr_addr_m_axi.vhd",
      "impl\/vhdl\/axis_to_ddr_writer.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/axis_to_ddr_writebkb.v",
      "impl\/verilog\/axis_to_ddr_writecud.v",
      "impl\/verilog\/axis_to_ddr_writer_AXILiteS_s_axi.v",
      "impl\/verilog\/axis_to_ddr_writer_base_ddr_addr_m_axi.v",
      "impl\/verilog\/axis_to_ddr_writer.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/axis_to_ddr_writer_v1_0\/data\/axis_to_ddr_writer.mdd",
      "impl\/misc\/drivers\/axis_to_ddr_writer_v1_0\/data\/axis_to_ddr_writer.tcl",
      "impl\/misc\/drivers\/axis_to_ddr_writer_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/axis_to_ddr_writer_v1_0\/src\/xaxis_to_ddr_writer.c",
      "impl\/misc\/drivers\/axis_to_ddr_writer_v1_0\/src\/xaxis_to_ddr_writer.h",
      "impl\/misc\/drivers\/axis_to_ddr_writer_v1_0\/src\/xaxis_to_ddr_writer_hw.h",
      "impl\/misc\/drivers\/axis_to_ddr_writer_v1_0\/src\/xaxis_to_ddr_writer_linux.c",
      "impl\/misc\/drivers\/axis_to_ddr_writer_v1_0\/src\/xaxis_to_ddr_writer_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "D:\/SmartCamera-master\/HLS_COMMON\/DDR\/AXIS_TO_DDR_WRITER_AXILITE\/solution1\/.autopilot\/db\/axis_to_ddr_writer.design.xml",
    "DebugDir": "D:\/SmartCamera-master\/HLS_COMMON\/DDR\/AXIS_TO_DDR_WRITER_AXILITE\/solution1\/.debug",
    "ProtoInst": ["D:\/SmartCamera-master\/HLS_COMMON\/DDR\/AXIS_TO_DDR_WRITER_AXILITE\/solution1\/.debug\/axis_to_ddr_writer.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "s_axi_AXILiteS inputStream_V m_axi_base_ddr_addr",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "frame_count": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "32"
        }},
      "bundle_name": "frame_count",
      "bundle_role": "default"
    },
    "frame_index_V": {
      "type": "data",
      "dir": "out",
      "width": "8",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "8"
        }},
      "bundle_name": "frame_index_V",
      "bundle_role": "default"
    },
    "inputStream_V": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "inputStream_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "8"}
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}},
      "bundle_name": "AXILiteS",
      "bundle_role": "interrupt"
    },
    "m_axi_base_ddr_addr": {
      "type": "native_axim",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "m_axi_base_ddr_addr",
      "data_width": "64",
      "param_prefix": "C_M_AXI_BASE_DDR_ADDR",
      "ctype": {
        "AWLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "AWSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WLAST": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "ARSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RLAST": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "AWID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "AWUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WDATA": {
          "Type": "integer signed",
          "Width": "64"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "WID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "ARID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RDATA": {
          "Type": "integer signed",
          "Width": "64"
        },
        "RID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "HasOffset": "0",
      "preferred_usage_value": "MEMORY",
      "has_dependant_on": "0",
      "NUM_READ_OUTSTANDING": "16",
      "NUM_WRITE_OUTSTANDING": "16",
      "MAX_READ_BURST_LENGTH": "16",
      "MAX_WRITE_BURST_LENGTH": "16",
      "port_width": {
        "ARADDR": "32",
        "ARID": "1",
        "ARUSER": "1",
        "AWADDR": "32",
        "AWID": "1",
        "AWUSER": "1",
        "BID": "1",
        "BUSER": "1",
        "RDATA": "64",
        "RID": "1",
        "RUSER": "1",
        "WDATA": "64",
        "WID": "1",
        "WSTRB": "8",
        "WUSER": "1"
      }
    },
    "s_axi_AXILiteS": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_AXILiteS",
      "param_prefix": "C_S_AXI_AXILITES",
      "addr_bits": "6",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "base_address",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of base_address",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "base_address",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of base_address"
            }]
        },
        {
          "offset": "0x18",
          "name": "frame_buffer_dim",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of frame_buffer_dim",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "frame_buffer_dim",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of frame_buffer_dim"
            }]
        },
        {
          "offset": "0x20",
          "name": "frame_buffer_offset",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of frame_buffer_offset",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "frame_buffer_offset",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of frame_buffer_offset"
            }]
        },
        {
          "offset": "0x28",
          "name": "frame_buffer_number",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of frame_buffer_number",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "frame_buffer_number",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 7 to 0 Data signal of frame_buffer_number"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x30",
          "name": "update_intr",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of update_intr",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "update_intr",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 0 to 0 Data signal of update_intr"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "WDATA": {
          "Type": "null",
          "Width": "1"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "RDATA": {
          "Type": "null",
          "Width": "1"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "6",
        "AWADDR": "6",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_AXILiteS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_AXILiteS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_AXILiteS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_AXILiteS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_AXILiteS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_AXILiteS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_AXILiteS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "inputStream_V_TDATA": {
      "dir": "in",
      "width": "8"
    },
    "inputStream_V_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "inputStream_V_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_base_ddr_addr_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_base_ddr_addr_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_base_ddr_addr_AWADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_base_ddr_addr_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_base_ddr_addr_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_base_ddr_addr_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_base_ddr_addr_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_base_ddr_addr_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_base_ddr_addr_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_base_ddr_addr_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_base_ddr_addr_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_base_ddr_addr_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_base_ddr_addr_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_base_ddr_addr_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_base_ddr_addr_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_base_ddr_addr_WDATA": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_base_ddr_addr_WSTRB": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_base_ddr_addr_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_base_ddr_addr_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_base_ddr_addr_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_base_ddr_addr_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_base_ddr_addr_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_base_ddr_addr_ARADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_base_ddr_addr_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_base_ddr_addr_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_base_ddr_addr_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_base_ddr_addr_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_base_ddr_addr_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_base_ddr_addr_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_base_ddr_addr_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_base_ddr_addr_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_base_ddr_addr_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_base_ddr_addr_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_base_ddr_addr_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_base_ddr_addr_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_base_ddr_addr_RDATA": {
      "dir": "in",
      "width": "64"
    },
    "m_axi_base_ddr_addr_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_base_ddr_addr_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_base_ddr_addr_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_base_ddr_addr_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_base_ddr_addr_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_base_ddr_addr_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_base_ddr_addr_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_base_ddr_addr_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_base_ddr_addr_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "frame_index_V": {
      "dir": "out",
      "width": "8"
    },
    "frame_count": {
      "dir": "out",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "axis_to_ddr_writer"},
    "Info": {"axis_to_ddr_writer": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"axis_to_ddr_writer": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "1.00",
          "Estimate": "7.000"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "4618",
            "Loops": [
              {
                "Name": "Loop 1.1",
                "TripCount": "4096",
                "Latency": "4096",
                "PipelineII": "1",
                "PipelineDepth": "1"
              },
              {
                "Name": "memcpy.base_ddr_addr.buffer.gep",
                "TripCount": "512",
                "Latency": "513",
                "PipelineII": "1",
                "PipelineDepth": "3"
              }
            ]
          }],
        "Area": {
          "BRAM_18K": "6",
          "DSP48E": "2",
          "FF": "1422",
          "LUT": "1698",
          "URAM": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "axis_to_ddr_writer",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-03-08 17:40:12 +0100",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.1"
  }
}
