Running: C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/Ashish Ojha/Desktop/DiscreteCosineTransform/DCTtest_isim_beh.exe -prj C:/Users/Ashish Ojha/Desktop/DiscreteCosineTransform/DCTtest_beh.prj work.DCTtest 
ISim P.58f (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Ashish Ojha/Desktop/DiscreteCosineTransform/subtractor.vhd" into library work
Parsing VHDL file "C:/Users/Ashish Ojha/Desktop/DiscreteCosineTransform/multiplier.vhd" into library work
Parsing VHDL file "C:/Users/Ashish Ojha/Desktop/DiscreteCosineTransform/adder.vhd" into library work
Parsing VHDL file "C:/Users/Ashish Ojha/Desktop/DiscreteCosineTransform/DCT.vhd" into library work
Parsing VHDL file "C:/Users/Ashish Ojha/Desktop/DiscreteCosineTransform/DCTtest.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling architecture behavioral of entity subtractor [subtractor_default]
Compiling architecture behavioral of entity adder [adder_default]
Compiling architecture behavioral of entity file1 [file1_default]
Compiling architecture behavioral of entity DCT [dct_default]
Compiling architecture behavior of entity dcttest
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 14 VHDL Units
Built simulation executable C:/Users/Ashish Ojha/Desktop/DiscreteCosineTransform/DCTtest_isim_beh.exe
Fuse Memory Usage: 37380 KB
Fuse CPU Usage: 2390 ms
