
BroadMarket_Support_ADBMS6830.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c65c  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000047c  0800c840  0800c840  0000d840  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.exidx    00000008  0800ccbc  0800ccbc  0000dcbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .data         000001e4  20000000  0800ccc4  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .bss          0000059c  200001e4  0800cea8  0000e1e4  2**2
                  ALLOC
  6 ._user_heap_stack 00000600  20000780  0800cea8  0000e780  2**0
                  ALLOC
  7 .ARM.attributes 00000030  00000000  00000000  0000e1e4  2**0
                  CONTENTS, READONLY
  8 .debug_info   0001fe79  00000000  00000000  0000e214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  9 .debug_abbrev 0000355f  00000000  00000000  0002e08d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_aranges 00001cf0  00000000  00000000  000315f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_rnglists 000016a5  00000000  00000000  000332e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_macro  00004347  00000000  00000000  00034985  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_line   00021172  00000000  00000000  00038ccc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_str    00125c0d  00000000  00000000  00059e3e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .comment      00000043  00000000  00000000  0017fa4b  2**0
                  CONTENTS, READONLY
 16 .debug_frame  0000948c  00000000  00000000  0017fa90  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line_str 00000070  00000000  00000000  00188f1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9be 	b.w	800102c <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	@ (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	468e      	mov	lr, r1
 8000d3c:	4604      	mov	r4, r0
 8000d3e:	4688      	mov	r8, r1
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d14a      	bne.n	8000dda <__udivmoddi4+0xa6>
 8000d44:	428a      	cmp	r2, r1
 8000d46:	4617      	mov	r7, r2
 8000d48:	d962      	bls.n	8000e10 <__udivmoddi4+0xdc>
 8000d4a:	fab2 f682 	clz	r6, r2
 8000d4e:	b14e      	cbz	r6, 8000d64 <__udivmoddi4+0x30>
 8000d50:	f1c6 0320 	rsb	r3, r6, #32
 8000d54:	fa01 f806 	lsl.w	r8, r1, r6
 8000d58:	fa20 f303 	lsr.w	r3, r0, r3
 8000d5c:	40b7      	lsls	r7, r6
 8000d5e:	ea43 0808 	orr.w	r8, r3, r8
 8000d62:	40b4      	lsls	r4, r6
 8000d64:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d68:	fa1f fc87 	uxth.w	ip, r7
 8000d6c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d70:	0c23      	lsrs	r3, r4, #16
 8000d72:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d76:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d7a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d7e:	429a      	cmp	r2, r3
 8000d80:	d909      	bls.n	8000d96 <__udivmoddi4+0x62>
 8000d82:	18fb      	adds	r3, r7, r3
 8000d84:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d88:	f080 80ea 	bcs.w	8000f60 <__udivmoddi4+0x22c>
 8000d8c:	429a      	cmp	r2, r3
 8000d8e:	f240 80e7 	bls.w	8000f60 <__udivmoddi4+0x22c>
 8000d92:	3902      	subs	r1, #2
 8000d94:	443b      	add	r3, r7
 8000d96:	1a9a      	subs	r2, r3, r2
 8000d98:	b2a3      	uxth	r3, r4
 8000d9a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d9e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000da2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000da6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000daa:	459c      	cmp	ip, r3
 8000dac:	d909      	bls.n	8000dc2 <__udivmoddi4+0x8e>
 8000dae:	18fb      	adds	r3, r7, r3
 8000db0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000db4:	f080 80d6 	bcs.w	8000f64 <__udivmoddi4+0x230>
 8000db8:	459c      	cmp	ip, r3
 8000dba:	f240 80d3 	bls.w	8000f64 <__udivmoddi4+0x230>
 8000dbe:	443b      	add	r3, r7
 8000dc0:	3802      	subs	r0, #2
 8000dc2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dc6:	eba3 030c 	sub.w	r3, r3, ip
 8000dca:	2100      	movs	r1, #0
 8000dcc:	b11d      	cbz	r5, 8000dd6 <__udivmoddi4+0xa2>
 8000dce:	40f3      	lsrs	r3, r6
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	e9c5 3200 	strd	r3, r2, [r5]
 8000dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dda:	428b      	cmp	r3, r1
 8000ddc:	d905      	bls.n	8000dea <__udivmoddi4+0xb6>
 8000dde:	b10d      	cbz	r5, 8000de4 <__udivmoddi4+0xb0>
 8000de0:	e9c5 0100 	strd	r0, r1, [r5]
 8000de4:	2100      	movs	r1, #0
 8000de6:	4608      	mov	r0, r1
 8000de8:	e7f5      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000dea:	fab3 f183 	clz	r1, r3
 8000dee:	2900      	cmp	r1, #0
 8000df0:	d146      	bne.n	8000e80 <__udivmoddi4+0x14c>
 8000df2:	4573      	cmp	r3, lr
 8000df4:	d302      	bcc.n	8000dfc <__udivmoddi4+0xc8>
 8000df6:	4282      	cmp	r2, r0
 8000df8:	f200 8105 	bhi.w	8001006 <__udivmoddi4+0x2d2>
 8000dfc:	1a84      	subs	r4, r0, r2
 8000dfe:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e02:	2001      	movs	r0, #1
 8000e04:	4690      	mov	r8, r2
 8000e06:	2d00      	cmp	r5, #0
 8000e08:	d0e5      	beq.n	8000dd6 <__udivmoddi4+0xa2>
 8000e0a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e0e:	e7e2      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000e10:	2a00      	cmp	r2, #0
 8000e12:	f000 8090 	beq.w	8000f36 <__udivmoddi4+0x202>
 8000e16:	fab2 f682 	clz	r6, r2
 8000e1a:	2e00      	cmp	r6, #0
 8000e1c:	f040 80a4 	bne.w	8000f68 <__udivmoddi4+0x234>
 8000e20:	1a8a      	subs	r2, r1, r2
 8000e22:	0c03      	lsrs	r3, r0, #16
 8000e24:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e28:	b280      	uxth	r0, r0
 8000e2a:	b2bc      	uxth	r4, r7
 8000e2c:	2101      	movs	r1, #1
 8000e2e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e32:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e3a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e3e:	429a      	cmp	r2, r3
 8000e40:	d907      	bls.n	8000e52 <__udivmoddi4+0x11e>
 8000e42:	18fb      	adds	r3, r7, r3
 8000e44:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e48:	d202      	bcs.n	8000e50 <__udivmoddi4+0x11c>
 8000e4a:	429a      	cmp	r2, r3
 8000e4c:	f200 80e0 	bhi.w	8001010 <__udivmoddi4+0x2dc>
 8000e50:	46c4      	mov	ip, r8
 8000e52:	1a9b      	subs	r3, r3, r2
 8000e54:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e58:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e5c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e60:	fb02 f404 	mul.w	r4, r2, r4
 8000e64:	429c      	cmp	r4, r3
 8000e66:	d907      	bls.n	8000e78 <__udivmoddi4+0x144>
 8000e68:	18fb      	adds	r3, r7, r3
 8000e6a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e6e:	d202      	bcs.n	8000e76 <__udivmoddi4+0x142>
 8000e70:	429c      	cmp	r4, r3
 8000e72:	f200 80ca 	bhi.w	800100a <__udivmoddi4+0x2d6>
 8000e76:	4602      	mov	r2, r0
 8000e78:	1b1b      	subs	r3, r3, r4
 8000e7a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e7e:	e7a5      	b.n	8000dcc <__udivmoddi4+0x98>
 8000e80:	f1c1 0620 	rsb	r6, r1, #32
 8000e84:	408b      	lsls	r3, r1
 8000e86:	fa22 f706 	lsr.w	r7, r2, r6
 8000e8a:	431f      	orrs	r7, r3
 8000e8c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e90:	fa20 f306 	lsr.w	r3, r0, r6
 8000e94:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e98:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e9c:	4323      	orrs	r3, r4
 8000e9e:	fa00 f801 	lsl.w	r8, r0, r1
 8000ea2:	fa1f fc87 	uxth.w	ip, r7
 8000ea6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eaa:	0c1c      	lsrs	r4, r3, #16
 8000eac:	fb09 ee10 	mls	lr, r9, r0, lr
 8000eb0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000eb4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000eb8:	45a6      	cmp	lr, r4
 8000eba:	fa02 f201 	lsl.w	r2, r2, r1
 8000ebe:	d909      	bls.n	8000ed4 <__udivmoddi4+0x1a0>
 8000ec0:	193c      	adds	r4, r7, r4
 8000ec2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ec6:	f080 809c 	bcs.w	8001002 <__udivmoddi4+0x2ce>
 8000eca:	45a6      	cmp	lr, r4
 8000ecc:	f240 8099 	bls.w	8001002 <__udivmoddi4+0x2ce>
 8000ed0:	3802      	subs	r0, #2
 8000ed2:	443c      	add	r4, r7
 8000ed4:	eba4 040e 	sub.w	r4, r4, lr
 8000ed8:	fa1f fe83 	uxth.w	lr, r3
 8000edc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ee0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ee4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ee8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000eec:	45a4      	cmp	ip, r4
 8000eee:	d908      	bls.n	8000f02 <__udivmoddi4+0x1ce>
 8000ef0:	193c      	adds	r4, r7, r4
 8000ef2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000ef6:	f080 8082 	bcs.w	8000ffe <__udivmoddi4+0x2ca>
 8000efa:	45a4      	cmp	ip, r4
 8000efc:	d97f      	bls.n	8000ffe <__udivmoddi4+0x2ca>
 8000efe:	3b02      	subs	r3, #2
 8000f00:	443c      	add	r4, r7
 8000f02:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f06:	eba4 040c 	sub.w	r4, r4, ip
 8000f0a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f0e:	4564      	cmp	r4, ip
 8000f10:	4673      	mov	r3, lr
 8000f12:	46e1      	mov	r9, ip
 8000f14:	d362      	bcc.n	8000fdc <__udivmoddi4+0x2a8>
 8000f16:	d05f      	beq.n	8000fd8 <__udivmoddi4+0x2a4>
 8000f18:	b15d      	cbz	r5, 8000f32 <__udivmoddi4+0x1fe>
 8000f1a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f1e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f22:	fa04 f606 	lsl.w	r6, r4, r6
 8000f26:	fa22 f301 	lsr.w	r3, r2, r1
 8000f2a:	431e      	orrs	r6, r3
 8000f2c:	40cc      	lsrs	r4, r1
 8000f2e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f32:	2100      	movs	r1, #0
 8000f34:	e74f      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000f36:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f3a:	0c01      	lsrs	r1, r0, #16
 8000f3c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f40:	b280      	uxth	r0, r0
 8000f42:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f46:	463b      	mov	r3, r7
 8000f48:	4638      	mov	r0, r7
 8000f4a:	463c      	mov	r4, r7
 8000f4c:	46b8      	mov	r8, r7
 8000f4e:	46be      	mov	lr, r7
 8000f50:	2620      	movs	r6, #32
 8000f52:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f56:	eba2 0208 	sub.w	r2, r2, r8
 8000f5a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f5e:	e766      	b.n	8000e2e <__udivmoddi4+0xfa>
 8000f60:	4601      	mov	r1, r0
 8000f62:	e718      	b.n	8000d96 <__udivmoddi4+0x62>
 8000f64:	4610      	mov	r0, r2
 8000f66:	e72c      	b.n	8000dc2 <__udivmoddi4+0x8e>
 8000f68:	f1c6 0220 	rsb	r2, r6, #32
 8000f6c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f70:	40b7      	lsls	r7, r6
 8000f72:	40b1      	lsls	r1, r6
 8000f74:	fa20 f202 	lsr.w	r2, r0, r2
 8000f78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f7c:	430a      	orrs	r2, r1
 8000f7e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f82:	b2bc      	uxth	r4, r7
 8000f84:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f88:	0c11      	lsrs	r1, r2, #16
 8000f8a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f8e:	fb08 f904 	mul.w	r9, r8, r4
 8000f92:	40b0      	lsls	r0, r6
 8000f94:	4589      	cmp	r9, r1
 8000f96:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f9a:	b280      	uxth	r0, r0
 8000f9c:	d93e      	bls.n	800101c <__udivmoddi4+0x2e8>
 8000f9e:	1879      	adds	r1, r7, r1
 8000fa0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fa4:	d201      	bcs.n	8000faa <__udivmoddi4+0x276>
 8000fa6:	4589      	cmp	r9, r1
 8000fa8:	d81f      	bhi.n	8000fea <__udivmoddi4+0x2b6>
 8000faa:	eba1 0109 	sub.w	r1, r1, r9
 8000fae:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fb2:	fb09 f804 	mul.w	r8, r9, r4
 8000fb6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fba:	b292      	uxth	r2, r2
 8000fbc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fc0:	4542      	cmp	r2, r8
 8000fc2:	d229      	bcs.n	8001018 <__udivmoddi4+0x2e4>
 8000fc4:	18ba      	adds	r2, r7, r2
 8000fc6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fca:	d2c4      	bcs.n	8000f56 <__udivmoddi4+0x222>
 8000fcc:	4542      	cmp	r2, r8
 8000fce:	d2c2      	bcs.n	8000f56 <__udivmoddi4+0x222>
 8000fd0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fd4:	443a      	add	r2, r7
 8000fd6:	e7be      	b.n	8000f56 <__udivmoddi4+0x222>
 8000fd8:	45f0      	cmp	r8, lr
 8000fda:	d29d      	bcs.n	8000f18 <__udivmoddi4+0x1e4>
 8000fdc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fe0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fe4:	3801      	subs	r0, #1
 8000fe6:	46e1      	mov	r9, ip
 8000fe8:	e796      	b.n	8000f18 <__udivmoddi4+0x1e4>
 8000fea:	eba7 0909 	sub.w	r9, r7, r9
 8000fee:	4449      	add	r1, r9
 8000ff0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ff4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ff8:	fb09 f804 	mul.w	r8, r9, r4
 8000ffc:	e7db      	b.n	8000fb6 <__udivmoddi4+0x282>
 8000ffe:	4673      	mov	r3, lr
 8001000:	e77f      	b.n	8000f02 <__udivmoddi4+0x1ce>
 8001002:	4650      	mov	r0, sl
 8001004:	e766      	b.n	8000ed4 <__udivmoddi4+0x1a0>
 8001006:	4608      	mov	r0, r1
 8001008:	e6fd      	b.n	8000e06 <__udivmoddi4+0xd2>
 800100a:	443b      	add	r3, r7
 800100c:	3a02      	subs	r2, #2
 800100e:	e733      	b.n	8000e78 <__udivmoddi4+0x144>
 8001010:	f1ac 0c02 	sub.w	ip, ip, #2
 8001014:	443b      	add	r3, r7
 8001016:	e71c      	b.n	8000e52 <__udivmoddi4+0x11e>
 8001018:	4649      	mov	r1, r9
 800101a:	e79c      	b.n	8000f56 <__udivmoddi4+0x222>
 800101c:	eba1 0109 	sub.w	r1, r1, r9
 8001020:	46c4      	mov	ip, r8
 8001022:	fbb1 f9fe 	udiv	r9, r1, lr
 8001026:	fb09 f804 	mul.w	r8, r9, r4
 800102a:	e7c4      	b.n	8000fb6 <__udivmoddi4+0x282>

0800102c <__aeabi_idiv0>:
 800102c:	4770      	bx	lr
 800102e:	bf00      	nop

08001030 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b088      	sub	sp, #32
 8001034:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001036:	f001 fa22 	bl	800247e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800103a:	f000 f8a1 	bl	8001180 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800103e:	f000 fc6b 	bl	8001918 <MX_GPIO_Init>
  MX_ADC1_Init();
 8001042:	f000 f8eb 	bl	800121c <MX_ADC1_Init>
  MX_I2C1_Init();
 8001046:	f000 f9a7 	bl	8001398 <MX_I2C1_Init>
  MX_LPUART1_UART_Init();
 800104a:	f000 f9e5 	bl	8001418 <MX_LPUART1_UART_Init>
  MX_RTC_Init();
 800104e:	f000 fa2d 	bl	80014ac <MX_RTC_Init>
  MX_TIM2_Init();
 8001052:	f000 fb65 	bl	8001720 <MX_TIM2_Init>
  MX_TIM8_Init();
 8001056:	f000 fc0b 	bl	8001870 <MX_TIM8_Init>
  MX_TIM1_Init();
 800105a:	f000 facd 	bl	80015f8 <MX_TIM1_Init>
  MX_TIM3_Init();
 800105e:	f000 fbad 	bl	80017bc <MX_TIM3_Init>
  MX_SPI2_Init();
 8001062:	f000 fa4f 	bl	8001504 <MX_SPI2_Init>
  MX_SPI3_Init();
 8001066:	f000 fa89 	bl	800157c <MX_SPI3_Init>
  MX_FDCAN1_Init();
 800106a:	f000 f94f 	bl	800130c <MX_FDCAN1_Init>
  /* USER CODE BEGIN 2 */
	/* ========== FDCAN1 TEST SETUP FOR VCU COMMUNICATION ========== */

	/* Configure FDCAN filter to accept all standard IDs to RX FIFO0 */
	FDCAN_FilterTypeDef sFilterConfig = {0};
 800106e:	463b      	mov	r3, r7
 8001070:	2200      	movs	r2, #0
 8001072:	601a      	str	r2, [r3, #0]
 8001074:	605a      	str	r2, [r3, #4]
 8001076:	609a      	str	r2, [r3, #8]
 8001078:	60da      	str	r2, [r3, #12]
 800107a:	611a      	str	r2, [r3, #16]
 800107c:	615a      	str	r2, [r3, #20]
	sFilterConfig.IdType = FDCAN_STANDARD_ID;
 800107e:	2300      	movs	r3, #0
 8001080:	603b      	str	r3, [r7, #0]
	sFilterConfig.FilterIndex = 0;
 8001082:	2300      	movs	r3, #0
 8001084:	607b      	str	r3, [r7, #4]
	sFilterConfig.FilterType = FDCAN_FILTER_RANGE;
 8001086:	2300      	movs	r3, #0
 8001088:	60bb      	str	r3, [r7, #8]
	sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 800108a:	2301      	movs	r3, #1
 800108c:	60fb      	str	r3, [r7, #12]
	sFilterConfig.FilterID1 = 0x000;  /* Accept from ID 0x000 */
 800108e:	2300      	movs	r3, #0
 8001090:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterID2 = 0x7FF;  /* Accept up to ID 0x7FF */
 8001092:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8001096:	617b      	str	r3, [r7, #20]
	if (HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig) != HAL_OK) {
 8001098:	463b      	mov	r3, r7
 800109a:	4619      	mov	r1, r3
 800109c:	4831      	ldr	r0, [pc, #196]	@ (8001164 <main+0x134>)
 800109e:	f002 fdeb 	bl	8003c78 <HAL_FDCAN_ConfigFilter>
 80010a2:	4603      	mov	r3, r0
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d001      	beq.n	80010ac <main+0x7c>
		Error_Handler();
 80010a8:	f000 fd76 	bl	8001b98 <Error_Handler>
	}

	/* Configure global filter to reject non-matching frames */
	if (HAL_FDCAN_ConfigGlobalFilter(&hfdcan1,
 80010ac:	2300      	movs	r3, #0
 80010ae:	9300      	str	r3, [sp, #0]
 80010b0:	2300      	movs	r3, #0
 80010b2:	2202      	movs	r2, #2
 80010b4:	2102      	movs	r1, #2
 80010b6:	482b      	ldr	r0, [pc, #172]	@ (8001164 <main+0x134>)
 80010b8:	f002 fe38 	bl	8003d2c <HAL_FDCAN_ConfigGlobalFilter>
 80010bc:	4603      	mov	r3, r0
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d001      	beq.n	80010c6 <main+0x96>
	                                  FDCAN_REJECT,  /* Reject non-matching standard IDs */
	                                  FDCAN_REJECT,  /* Reject non-matching extended IDs */
	                                  DISABLE,       /* Don't filter remote frames (standard) */
	                                  DISABLE) != HAL_OK) { /* Don't filter remote frames (extended) */
		Error_Handler();
 80010c2:	f000 fd69 	bl	8001b98 <Error_Handler>
	}

	/* Start FDCAN1 */
	if (HAL_FDCAN_Start(&hfdcan1) != HAL_OK) {
 80010c6:	4827      	ldr	r0, [pc, #156]	@ (8001164 <main+0x134>)
 80010c8:	f002 fe61 	bl	8003d8e <HAL_FDCAN_Start>
 80010cc:	4603      	mov	r3, r0
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d001      	beq.n	80010d6 <main+0xa6>
		Error_Handler();
 80010d2:	f000 fd61 	bl	8001b98 <Error_Handler>
	}

	/* Activate RX FIFO0 new message notification */
	if (HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK) {
 80010d6:	2200      	movs	r2, #0
 80010d8:	2101      	movs	r1, #1
 80010da:	4822      	ldr	r0, [pc, #136]	@ (8001164 <main+0x134>)
 80010dc:	f002 ffcc 	bl	8004078 <HAL_FDCAN_ActivateNotification>
 80010e0:	4603      	mov	r3, r0
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d001      	beq.n	80010ea <main+0xba>
		Error_Handler();
 80010e6:	f000 fd57 	bl	8001b98 <Error_Handler>
	}

	/* Configure TX header */
	TxHeader.Identifier = 0x17;  /* BMS TX ID */
 80010ea:	4b1f      	ldr	r3, [pc, #124]	@ (8001168 <main+0x138>)
 80010ec:	2217      	movs	r2, #23
 80010ee:	601a      	str	r2, [r3, #0]
	TxHeader.IdType = FDCAN_STANDARD_ID;
 80010f0:	4b1d      	ldr	r3, [pc, #116]	@ (8001168 <main+0x138>)
 80010f2:	2200      	movs	r2, #0
 80010f4:	605a      	str	r2, [r3, #4]
	TxHeader.TxFrameType = FDCAN_DATA_FRAME;
 80010f6:	4b1c      	ldr	r3, [pc, #112]	@ (8001168 <main+0x138>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	609a      	str	r2, [r3, #8]
	TxHeader.DataLength = FDCAN_DLC_BYTES_8;
 80010fc:	4b1a      	ldr	r3, [pc, #104]	@ (8001168 <main+0x138>)
 80010fe:	2208      	movs	r2, #8
 8001100:	60da      	str	r2, [r3, #12]
	TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 8001102:	4b19      	ldr	r3, [pc, #100]	@ (8001168 <main+0x138>)
 8001104:	2200      	movs	r2, #0
 8001106:	611a      	str	r2, [r3, #16]
	TxHeader.BitRateSwitch = FDCAN_BRS_OFF;
 8001108:	4b17      	ldr	r3, [pc, #92]	@ (8001168 <main+0x138>)
 800110a:	2200      	movs	r2, #0
 800110c:	615a      	str	r2, [r3, #20]
	TxHeader.FDFormat = FDCAN_CLASSIC_CAN;
 800110e:	4b16      	ldr	r3, [pc, #88]	@ (8001168 <main+0x138>)
 8001110:	2200      	movs	r2, #0
 8001112:	619a      	str	r2, [r3, #24]
	TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 8001114:	4b14      	ldr	r3, [pc, #80]	@ (8001168 <main+0x138>)
 8001116:	2200      	movs	r2, #0
 8001118:	61da      	str	r2, [r3, #28]
	TxHeader.MessageMarker = 0;
 800111a:	4b13      	ldr	r3, [pc, #76]	@ (8001168 <main+0x138>)
 800111c:	2200      	movs	r2, #0
 800111e:	621a      	str	r2, [r3, #32]
    {
#if BMS_TRANSMIT_MODE
        /* ========== BMS TRANSMIT MODE ========== */
        /* BMS transmits ID 0x696 to VCU every 1 second */
        /* VCU should receive and log the message */
        if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader, TxData) == HAL_OK) {
 8001120:	4a12      	ldr	r2, [pc, #72]	@ (800116c <main+0x13c>)
 8001122:	4911      	ldr	r1, [pc, #68]	@ (8001168 <main+0x138>)
 8001124:	480f      	ldr	r0, [pc, #60]	@ (8001164 <main+0x134>)
 8001126:	f002 fe5a 	bl	8003dde <HAL_FDCAN_AddMessageToTxFifoQ>
 800112a:	4603      	mov	r3, r0
 800112c:	2b00      	cmp	r3, #0
 800112e:	d104      	bne.n	800113a <main+0x10a>
            fdcan_tx_count++;  /* Increment on successful TX */
 8001130:	4b0f      	ldr	r3, [pc, #60]	@ (8001170 <main+0x140>)
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	3301      	adds	r3, #1
 8001136:	4a0e      	ldr	r2, [pc, #56]	@ (8001170 <main+0x140>)
 8001138:	6013      	str	r3, [r2, #0]
        }
        HAL_Delay(1000);
 800113a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800113e:	f001 fa0f 	bl	8002560 <HAL_Delay>
        /* Check fdcan_rx_count, fdcan_last_rx_data[], fdcan_last_rx_id in debugger */
        HAL_Delay(100);
#endif

        /* Read status registers for debugging */
        fdcan_psr_register = hfdcan1.Instance->PSR;     /* Protocol Status */
 8001142:	4b08      	ldr	r3, [pc, #32]	@ (8001164 <main+0x134>)
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001148:	4a0a      	ldr	r2, [pc, #40]	@ (8001174 <main+0x144>)
 800114a:	6013      	str	r3, [r2, #0]
        fdcan_ecr_register = hfdcan1.Instance->ECR;     /* Error Counters (TEC[15:8], REC[7:0]) */
 800114c:	4b05      	ldr	r3, [pc, #20]	@ (8001164 <main+0x134>)
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001152:	4a09      	ldr	r2, [pc, #36]	@ (8001178 <main+0x148>)
 8001154:	6013      	str	r3, [r2, #0]
        fdcan_txfqs_register = hfdcan1.Instance->TXFQS; /* TX FIFO Status */
 8001156:	4b03      	ldr	r3, [pc, #12]	@ (8001164 <main+0x134>)
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800115e:	4a07      	ldr	r2, [pc, #28]	@ (800117c <main+0x14c>)
 8001160:	6013      	str	r3, [r2, #0]
        if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader, TxData) == HAL_OK) {
 8001162:	e7dd      	b.n	8001120 <main+0xf0>
 8001164:	20000250 	.word	0x20000250
 8001168:	200005bc 	.word	0x200005bc
 800116c:	20000000 	.word	0x20000000
 8001170:	2000061c 	.word	0x2000061c
 8001174:	20000620 	.word	0x20000620
 8001178:	20000624 	.word	0x20000624
 800117c:	20000628 	.word	0x20000628

08001180 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b094      	sub	sp, #80	@ 0x50
 8001184:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001186:	f107 0318 	add.w	r3, r7, #24
 800118a:	2238      	movs	r2, #56	@ 0x38
 800118c:	2100      	movs	r1, #0
 800118e:	4618      	mov	r0, r3
 8001190:	f008 f8ca 	bl	8009328 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001194:	1d3b      	adds	r3, r7, #4
 8001196:	2200      	movs	r2, #0
 8001198:	601a      	str	r2, [r3, #0]
 800119a:	605a      	str	r2, [r3, #4]
 800119c:	609a      	str	r2, [r3, #8]
 800119e:	60da      	str	r2, [r3, #12]
 80011a0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80011a2:	2000      	movs	r0, #0
 80011a4:	f003 fd9e 	bl	8004ce4 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 80011a8:	230a      	movs	r3, #10
 80011aa:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80011ac:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80011b0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80011b2:	2340      	movs	r3, #64	@ 0x40
 80011b4:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80011b6:	2301      	movs	r3, #1
 80011b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011ba:	2302      	movs	r3, #2
 80011bc:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80011be:	2302      	movs	r3, #2
 80011c0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 80011c2:	2304      	movs	r3, #4
 80011c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80011c6:	2355      	movs	r3, #85	@ 0x55
 80011c8:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80011ca:	2302      	movs	r3, #2
 80011cc:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80011ce:	2302      	movs	r3, #2
 80011d0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80011d2:	2302      	movs	r3, #2
 80011d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011d6:	f107 0318 	add.w	r3, r7, #24
 80011da:	4618      	mov	r0, r3
 80011dc:	f003 fe36 	bl	8004e4c <HAL_RCC_OscConfig>
 80011e0:	4603      	mov	r3, r0
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d001      	beq.n	80011ea <SystemClock_Config+0x6a>
  {
    Error_Handler();
 80011e6:	f000 fcd7 	bl	8001b98 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011ea:	230f      	movs	r3, #15
 80011ec:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011ee:	2303      	movs	r3, #3
 80011f0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011f2:	2300      	movs	r3, #0
 80011f4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80011f6:	2300      	movs	r3, #0
 80011f8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011fa:	2300      	movs	r3, #0
 80011fc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80011fe:	1d3b      	adds	r3, r7, #4
 8001200:	2104      	movs	r1, #4
 8001202:	4618      	mov	r0, r3
 8001204:	f004 f934 	bl	8005470 <HAL_RCC_ClockConfig>
 8001208:	4603      	mov	r3, r0
 800120a:	2b00      	cmp	r3, #0
 800120c:	d001      	beq.n	8001212 <SystemClock_Config+0x92>
  {
    Error_Handler();
 800120e:	f000 fcc3 	bl	8001b98 <Error_Handler>
  }
}
 8001212:	bf00      	nop
 8001214:	3750      	adds	r7, #80	@ 0x50
 8001216:	46bd      	mov	sp, r7
 8001218:	bd80      	pop	{r7, pc}
	...

0800121c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b08c      	sub	sp, #48	@ 0x30
 8001220:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001222:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001226:	2200      	movs	r2, #0
 8001228:	601a      	str	r2, [r3, #0]
 800122a:	605a      	str	r2, [r3, #4]
 800122c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800122e:	1d3b      	adds	r3, r7, #4
 8001230:	2220      	movs	r2, #32
 8001232:	2100      	movs	r1, #0
 8001234:	4618      	mov	r0, r3
 8001236:	f008 f877 	bl	8009328 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800123a:	4b32      	ldr	r3, [pc, #200]	@ (8001304 <MX_ADC1_Init+0xe8>)
 800123c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001240:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001242:	4b30      	ldr	r3, [pc, #192]	@ (8001304 <MX_ADC1_Init+0xe8>)
 8001244:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001248:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800124a:	4b2e      	ldr	r3, [pc, #184]	@ (8001304 <MX_ADC1_Init+0xe8>)
 800124c:	2200      	movs	r2, #0
 800124e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001250:	4b2c      	ldr	r3, [pc, #176]	@ (8001304 <MX_ADC1_Init+0xe8>)
 8001252:	2200      	movs	r2, #0
 8001254:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8001256:	4b2b      	ldr	r3, [pc, #172]	@ (8001304 <MX_ADC1_Init+0xe8>)
 8001258:	2200      	movs	r2, #0
 800125a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800125c:	4b29      	ldr	r3, [pc, #164]	@ (8001304 <MX_ADC1_Init+0xe8>)
 800125e:	2200      	movs	r2, #0
 8001260:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001262:	4b28      	ldr	r3, [pc, #160]	@ (8001304 <MX_ADC1_Init+0xe8>)
 8001264:	2204      	movs	r2, #4
 8001266:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001268:	4b26      	ldr	r3, [pc, #152]	@ (8001304 <MX_ADC1_Init+0xe8>)
 800126a:	2200      	movs	r2, #0
 800126c:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800126e:	4b25      	ldr	r3, [pc, #148]	@ (8001304 <MX_ADC1_Init+0xe8>)
 8001270:	2200      	movs	r2, #0
 8001272:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8001274:	4b23      	ldr	r3, [pc, #140]	@ (8001304 <MX_ADC1_Init+0xe8>)
 8001276:	2201      	movs	r2, #1
 8001278:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800127a:	4b22      	ldr	r3, [pc, #136]	@ (8001304 <MX_ADC1_Init+0xe8>)
 800127c:	2200      	movs	r2, #0
 800127e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001282:	4b20      	ldr	r3, [pc, #128]	@ (8001304 <MX_ADC1_Init+0xe8>)
 8001284:	2200      	movs	r2, #0
 8001286:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001288:	4b1e      	ldr	r3, [pc, #120]	@ (8001304 <MX_ADC1_Init+0xe8>)
 800128a:	2200      	movs	r2, #0
 800128c:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800128e:	4b1d      	ldr	r3, [pc, #116]	@ (8001304 <MX_ADC1_Init+0xe8>)
 8001290:	2200      	movs	r2, #0
 8001292:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001296:	4b1b      	ldr	r3, [pc, #108]	@ (8001304 <MX_ADC1_Init+0xe8>)
 8001298:	2200      	movs	r2, #0
 800129a:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 800129c:	4b19      	ldr	r3, [pc, #100]	@ (8001304 <MX_ADC1_Init+0xe8>)
 800129e:	2200      	movs	r2, #0
 80012a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80012a4:	4817      	ldr	r0, [pc, #92]	@ (8001304 <MX_ADC1_Init+0xe8>)
 80012a6:	f001 fb53 	bl	8002950 <HAL_ADC_Init>
 80012aa:	4603      	mov	r3, r0
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d001      	beq.n	80012b4 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 80012b0:	f000 fc72 	bl	8001b98 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80012b4:	2300      	movs	r3, #0
 80012b6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80012b8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012bc:	4619      	mov	r1, r3
 80012be:	4811      	ldr	r0, [pc, #68]	@ (8001304 <MX_ADC1_Init+0xe8>)
 80012c0:	f002 f968 	bl	8003594 <HAL_ADCEx_MultiModeConfigChannel>
 80012c4:	4603      	mov	r3, r0
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d001      	beq.n	80012ce <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80012ca:	f000 fc65 	bl	8001b98 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80012ce:	4b0e      	ldr	r3, [pc, #56]	@ (8001308 <MX_ADC1_Init+0xec>)
 80012d0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80012d2:	2306      	movs	r3, #6
 80012d4:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80012d6:	2300      	movs	r3, #0
 80012d8:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80012da:	237f      	movs	r3, #127	@ 0x7f
 80012dc:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80012de:	2304      	movs	r3, #4
 80012e0:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80012e2:	2300      	movs	r3, #0
 80012e4:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80012e6:	1d3b      	adds	r3, r7, #4
 80012e8:	4619      	mov	r1, r3
 80012ea:	4806      	ldr	r0, [pc, #24]	@ (8001304 <MX_ADC1_Init+0xe8>)
 80012ec:	f001 fcec 	bl	8002cc8 <HAL_ADC_ConfigChannel>
 80012f0:	4603      	mov	r3, r0
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d001      	beq.n	80012fa <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 80012f6:	f000 fc4f 	bl	8001b98 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80012fa:	bf00      	nop
 80012fc:	3730      	adds	r7, #48	@ 0x30
 80012fe:	46bd      	mov	sp, r7
 8001300:	bd80      	pop	{r7, pc}
 8001302:	bf00      	nop
 8001304:	200001e4 	.word	0x200001e4
 8001308:	08600004 	.word	0x08600004

0800130c <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8001310:	4b1f      	ldr	r3, [pc, #124]	@ (8001390 <MX_FDCAN1_Init+0x84>)
 8001312:	4a20      	ldr	r2, [pc, #128]	@ (8001394 <MX_FDCAN1_Init+0x88>)
 8001314:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8001316:	4b1e      	ldr	r3, [pc, #120]	@ (8001390 <MX_FDCAN1_Init+0x84>)
 8001318:	2200      	movs	r2, #0
 800131a:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 800131c:	4b1c      	ldr	r3, [pc, #112]	@ (8001390 <MX_FDCAN1_Init+0x84>)
 800131e:	2200      	movs	r2, #0
 8001320:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8001322:	4b1b      	ldr	r3, [pc, #108]	@ (8001390 <MX_FDCAN1_Init+0x84>)
 8001324:	2200      	movs	r2, #0
 8001326:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = ENABLE;
 8001328:	4b19      	ldr	r3, [pc, #100]	@ (8001390 <MX_FDCAN1_Init+0x84>)
 800132a:	2201      	movs	r2, #1
 800132c:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 800132e:	4b18      	ldr	r3, [pc, #96]	@ (8001390 <MX_FDCAN1_Init+0x84>)
 8001330:	2200      	movs	r2, #0
 8001332:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8001334:	4b16      	ldr	r3, [pc, #88]	@ (8001390 <MX_FDCAN1_Init+0x84>)
 8001336:	2200      	movs	r2, #0
 8001338:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 20;
 800133a:	4b15      	ldr	r3, [pc, #84]	@ (8001390 <MX_FDCAN1_Init+0x84>)
 800133c:	2214      	movs	r2, #20
 800133e:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 3;
 8001340:	4b13      	ldr	r3, [pc, #76]	@ (8001390 <MX_FDCAN1_Init+0x84>)
 8001342:	2203      	movs	r2, #3
 8001344:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 13;
 8001346:	4b12      	ldr	r3, [pc, #72]	@ (8001390 <MX_FDCAN1_Init+0x84>)
 8001348:	220d      	movs	r2, #13
 800134a:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 3;
 800134c:	4b10      	ldr	r3, [pc, #64]	@ (8001390 <MX_FDCAN1_Init+0x84>)
 800134e:	2203      	movs	r2, #3
 8001350:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 20;
 8001352:	4b0f      	ldr	r3, [pc, #60]	@ (8001390 <MX_FDCAN1_Init+0x84>)
 8001354:	2214      	movs	r2, #20
 8001356:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 3;
 8001358:	4b0d      	ldr	r3, [pc, #52]	@ (8001390 <MX_FDCAN1_Init+0x84>)
 800135a:	2203      	movs	r2, #3
 800135c:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 13;
 800135e:	4b0c      	ldr	r3, [pc, #48]	@ (8001390 <MX_FDCAN1_Init+0x84>)
 8001360:	220d      	movs	r2, #13
 8001362:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 3;
 8001364:	4b0a      	ldr	r3, [pc, #40]	@ (8001390 <MX_FDCAN1_Init+0x84>)
 8001366:	2203      	movs	r2, #3
 8001368:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = 1;
 800136a:	4b09      	ldr	r3, [pc, #36]	@ (8001390 <MX_FDCAN1_Init+0x84>)
 800136c:	2201      	movs	r2, #1
 800136e:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 8001370:	4b07      	ldr	r3, [pc, #28]	@ (8001390 <MX_FDCAN1_Init+0x84>)
 8001372:	2200      	movs	r2, #0
 8001374:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8001376:	4b06      	ldr	r3, [pc, #24]	@ (8001390 <MX_FDCAN1_Init+0x84>)
 8001378:	2200      	movs	r2, #0
 800137a:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 800137c:	4804      	ldr	r0, [pc, #16]	@ (8001390 <MX_FDCAN1_Init+0x84>)
 800137e:	f002 fb21 	bl	80039c4 <HAL_FDCAN_Init>
 8001382:	4603      	mov	r3, r0
 8001384:	2b00      	cmp	r3, #0
 8001386:	d001      	beq.n	800138c <MX_FDCAN1_Init+0x80>
  {
    Error_Handler();
 8001388:	f000 fc06 	bl	8001b98 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 800138c:	bf00      	nop
 800138e:	bd80      	pop	{r7, pc}
 8001390:	20000250 	.word	0x20000250
 8001394:	40006400 	.word	0x40006400

08001398 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800139c:	4b1b      	ldr	r3, [pc, #108]	@ (800140c <MX_I2C1_Init+0x74>)
 800139e:	4a1c      	ldr	r2, [pc, #112]	@ (8001410 <MX_I2C1_Init+0x78>)
 80013a0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x40B285C2;
 80013a2:	4b1a      	ldr	r3, [pc, #104]	@ (800140c <MX_I2C1_Init+0x74>)
 80013a4:	4a1b      	ldr	r2, [pc, #108]	@ (8001414 <MX_I2C1_Init+0x7c>)
 80013a6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80013a8:	4b18      	ldr	r3, [pc, #96]	@ (800140c <MX_I2C1_Init+0x74>)
 80013aa:	2200      	movs	r2, #0
 80013ac:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80013ae:	4b17      	ldr	r3, [pc, #92]	@ (800140c <MX_I2C1_Init+0x74>)
 80013b0:	2201      	movs	r2, #1
 80013b2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80013b4:	4b15      	ldr	r3, [pc, #84]	@ (800140c <MX_I2C1_Init+0x74>)
 80013b6:	2200      	movs	r2, #0
 80013b8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80013ba:	4b14      	ldr	r3, [pc, #80]	@ (800140c <MX_I2C1_Init+0x74>)
 80013bc:	2200      	movs	r2, #0
 80013be:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80013c0:	4b12      	ldr	r3, [pc, #72]	@ (800140c <MX_I2C1_Init+0x74>)
 80013c2:	2200      	movs	r2, #0
 80013c4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80013c6:	4b11      	ldr	r3, [pc, #68]	@ (800140c <MX_I2C1_Init+0x74>)
 80013c8:	2200      	movs	r2, #0
 80013ca:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80013cc:	4b0f      	ldr	r3, [pc, #60]	@ (800140c <MX_I2C1_Init+0x74>)
 80013ce:	2200      	movs	r2, #0
 80013d0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80013d2:	480e      	ldr	r0, [pc, #56]	@ (800140c <MX_I2C1_Init+0x74>)
 80013d4:	f003 fb54 	bl	8004a80 <HAL_I2C_Init>
 80013d8:	4603      	mov	r3, r0
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d001      	beq.n	80013e2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80013de:	f000 fbdb 	bl	8001b98 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80013e2:	2100      	movs	r1, #0
 80013e4:	4809      	ldr	r0, [pc, #36]	@ (800140c <MX_I2C1_Init+0x74>)
 80013e6:	f003 fbe6 	bl	8004bb6 <HAL_I2CEx_ConfigAnalogFilter>
 80013ea:	4603      	mov	r3, r0
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d001      	beq.n	80013f4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80013f0:	f000 fbd2 	bl	8001b98 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80013f4:	2100      	movs	r1, #0
 80013f6:	4805      	ldr	r0, [pc, #20]	@ (800140c <MX_I2C1_Init+0x74>)
 80013f8:	f003 fc28 	bl	8004c4c <HAL_I2CEx_ConfigDigitalFilter>
 80013fc:	4603      	mov	r3, r0
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d001      	beq.n	8001406 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001402:	f000 fbc9 	bl	8001b98 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001406:	bf00      	nop
 8001408:	bd80      	pop	{r7, pc}
 800140a:	bf00      	nop
 800140c:	200002b4 	.word	0x200002b4
 8001410:	40005400 	.word	0x40005400
 8001414:	40b285c2 	.word	0x40b285c2

08001418 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 800141c:	4b21      	ldr	r3, [pc, #132]	@ (80014a4 <MX_LPUART1_UART_Init+0x8c>)
 800141e:	4a22      	ldr	r2, [pc, #136]	@ (80014a8 <MX_LPUART1_UART_Init+0x90>)
 8001420:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8001422:	4b20      	ldr	r3, [pc, #128]	@ (80014a4 <MX_LPUART1_UART_Init+0x8c>)
 8001424:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001428:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800142a:	4b1e      	ldr	r3, [pc, #120]	@ (80014a4 <MX_LPUART1_UART_Init+0x8c>)
 800142c:	2200      	movs	r2, #0
 800142e:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001430:	4b1c      	ldr	r3, [pc, #112]	@ (80014a4 <MX_LPUART1_UART_Init+0x8c>)
 8001432:	2200      	movs	r2, #0
 8001434:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8001436:	4b1b      	ldr	r3, [pc, #108]	@ (80014a4 <MX_LPUART1_UART_Init+0x8c>)
 8001438:	2200      	movs	r2, #0
 800143a:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 800143c:	4b19      	ldr	r3, [pc, #100]	@ (80014a4 <MX_LPUART1_UART_Init+0x8c>)
 800143e:	220c      	movs	r2, #12
 8001440:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001442:	4b18      	ldr	r3, [pc, #96]	@ (80014a4 <MX_LPUART1_UART_Init+0x8c>)
 8001444:	2200      	movs	r2, #0
 8001446:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001448:	4b16      	ldr	r3, [pc, #88]	@ (80014a4 <MX_LPUART1_UART_Init+0x8c>)
 800144a:	2200      	movs	r2, #0
 800144c:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800144e:	4b15      	ldr	r3, [pc, #84]	@ (80014a4 <MX_LPUART1_UART_Init+0x8c>)
 8001450:	2200      	movs	r2, #0
 8001452:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001454:	4b13      	ldr	r3, [pc, #76]	@ (80014a4 <MX_LPUART1_UART_Init+0x8c>)
 8001456:	2200      	movs	r2, #0
 8001458:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 800145a:	4812      	ldr	r0, [pc, #72]	@ (80014a4 <MX_LPUART1_UART_Init+0x8c>)
 800145c:	f005 feb6 	bl	80071cc <HAL_UART_Init>
 8001460:	4603      	mov	r3, r0
 8001462:	2b00      	cmp	r3, #0
 8001464:	d001      	beq.n	800146a <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 8001466:	f000 fb97 	bl	8001b98 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800146a:	2100      	movs	r1, #0
 800146c:	480d      	ldr	r0, [pc, #52]	@ (80014a4 <MX_LPUART1_UART_Init+0x8c>)
 800146e:	f006 fda7 	bl	8007fc0 <HAL_UARTEx_SetTxFifoThreshold>
 8001472:	4603      	mov	r3, r0
 8001474:	2b00      	cmp	r3, #0
 8001476:	d001      	beq.n	800147c <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 8001478:	f000 fb8e 	bl	8001b98 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800147c:	2100      	movs	r1, #0
 800147e:	4809      	ldr	r0, [pc, #36]	@ (80014a4 <MX_LPUART1_UART_Init+0x8c>)
 8001480:	f006 fddc 	bl	800803c <HAL_UARTEx_SetRxFifoThreshold>
 8001484:	4603      	mov	r3, r0
 8001486:	2b00      	cmp	r3, #0
 8001488:	d001      	beq.n	800148e <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 800148a:	f000 fb85 	bl	8001b98 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 800148e:	4805      	ldr	r0, [pc, #20]	@ (80014a4 <MX_LPUART1_UART_Init+0x8c>)
 8001490:	f006 fd5d 	bl	8007f4e <HAL_UARTEx_DisableFifoMode>
 8001494:	4603      	mov	r3, r0
 8001496:	2b00      	cmp	r3, #0
 8001498:	d001      	beq.n	800149e <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 800149a:	f000 fb7d 	bl	8001b98 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 800149e:	bf00      	nop
 80014a0:	bd80      	pop	{r7, pc}
 80014a2:	bf00      	nop
 80014a4:	20000308 	.word	0x20000308
 80014a8:	40008000 	.word	0x40008000

080014ac <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80014b0:	4b12      	ldr	r3, [pc, #72]	@ (80014fc <MX_RTC_Init+0x50>)
 80014b2:	4a13      	ldr	r2, [pc, #76]	@ (8001500 <MX_RTC_Init+0x54>)
 80014b4:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80014b6:	4b11      	ldr	r3, [pc, #68]	@ (80014fc <MX_RTC_Init+0x50>)
 80014b8:	2200      	movs	r2, #0
 80014ba:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80014bc:	4b0f      	ldr	r3, [pc, #60]	@ (80014fc <MX_RTC_Init+0x50>)
 80014be:	227f      	movs	r2, #127	@ 0x7f
 80014c0:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80014c2:	4b0e      	ldr	r3, [pc, #56]	@ (80014fc <MX_RTC_Init+0x50>)
 80014c4:	22ff      	movs	r2, #255	@ 0xff
 80014c6:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80014c8:	4b0c      	ldr	r3, [pc, #48]	@ (80014fc <MX_RTC_Init+0x50>)
 80014ca:	2200      	movs	r2, #0
 80014cc:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80014ce:	4b0b      	ldr	r3, [pc, #44]	@ (80014fc <MX_RTC_Init+0x50>)
 80014d0:	2200      	movs	r2, #0
 80014d2:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80014d4:	4b09      	ldr	r3, [pc, #36]	@ (80014fc <MX_RTC_Init+0x50>)
 80014d6:	2200      	movs	r2, #0
 80014d8:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80014da:	4b08      	ldr	r3, [pc, #32]	@ (80014fc <MX_RTC_Init+0x50>)
 80014dc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80014e0:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 80014e2:	4b06      	ldr	r3, [pc, #24]	@ (80014fc <MX_RTC_Init+0x50>)
 80014e4:	2200      	movs	r2, #0
 80014e6:	621a      	str	r2, [r3, #32]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80014e8:	4804      	ldr	r0, [pc, #16]	@ (80014fc <MX_RTC_Init+0x50>)
 80014ea:	f004 fc2b 	bl	8005d44 <HAL_RTC_Init>
 80014ee:	4603      	mov	r3, r0
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d001      	beq.n	80014f8 <MX_RTC_Init+0x4c>
  {
    Error_Handler();
 80014f4:	f000 fb50 	bl	8001b98 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80014f8:	bf00      	nop
 80014fa:	bd80      	pop	{r7, pc}
 80014fc:	2000039c 	.word	0x2000039c
 8001500:	40002800 	.word	0x40002800

08001504 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001508:	4b1a      	ldr	r3, [pc, #104]	@ (8001574 <MX_SPI2_Init+0x70>)
 800150a:	4a1b      	ldr	r2, [pc, #108]	@ (8001578 <MX_SPI2_Init+0x74>)
 800150c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800150e:	4b19      	ldr	r3, [pc, #100]	@ (8001574 <MX_SPI2_Init+0x70>)
 8001510:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001514:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001516:	4b17      	ldr	r3, [pc, #92]	@ (8001574 <MX_SPI2_Init+0x70>)
 8001518:	2200      	movs	r2, #0
 800151a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800151c:	4b15      	ldr	r3, [pc, #84]	@ (8001574 <MX_SPI2_Init+0x70>)
 800151e:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001522:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001524:	4b13      	ldr	r3, [pc, #76]	@ (8001574 <MX_SPI2_Init+0x70>)
 8001526:	2200      	movs	r2, #0
 8001528:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800152a:	4b12      	ldr	r3, [pc, #72]	@ (8001574 <MX_SPI2_Init+0x70>)
 800152c:	2200      	movs	r2, #0
 800152e:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_INPUT;
 8001530:	4b10      	ldr	r3, [pc, #64]	@ (8001574 <MX_SPI2_Init+0x70>)
 8001532:	2200      	movs	r2, #0
 8001534:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8001536:	4b0f      	ldr	r3, [pc, #60]	@ (8001574 <MX_SPI2_Init+0x70>)
 8001538:	2230      	movs	r2, #48	@ 0x30
 800153a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_LSB;
 800153c:	4b0d      	ldr	r3, [pc, #52]	@ (8001574 <MX_SPI2_Init+0x70>)
 800153e:	2280      	movs	r2, #128	@ 0x80
 8001540:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001542:	4b0c      	ldr	r3, [pc, #48]	@ (8001574 <MX_SPI2_Init+0x70>)
 8001544:	2200      	movs	r2, #0
 8001546:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001548:	4b0a      	ldr	r3, [pc, #40]	@ (8001574 <MX_SPI2_Init+0x70>)
 800154a:	2200      	movs	r2, #0
 800154c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 800154e:	4b09      	ldr	r3, [pc, #36]	@ (8001574 <MX_SPI2_Init+0x70>)
 8001550:	2207      	movs	r2, #7
 8001552:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001554:	4b07      	ldr	r3, [pc, #28]	@ (8001574 <MX_SPI2_Init+0x70>)
 8001556:	2200      	movs	r2, #0
 8001558:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 800155a:	4b06      	ldr	r3, [pc, #24]	@ (8001574 <MX_SPI2_Init+0x70>)
 800155c:	2200      	movs	r2, #0
 800155e:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001560:	4804      	ldr	r0, [pc, #16]	@ (8001574 <MX_SPI2_Init+0x70>)
 8001562:	f004 fd0c 	bl	8005f7e <HAL_SPI_Init>
 8001566:	4603      	mov	r3, r0
 8001568:	2b00      	cmp	r3, #0
 800156a:	d001      	beq.n	8001570 <MX_SPI2_Init+0x6c>
  {
    Error_Handler();
 800156c:	f000 fb14 	bl	8001b98 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001570:	bf00      	nop
 8001572:	bd80      	pop	{r7, pc}
 8001574:	200003c4 	.word	0x200003c4
 8001578:	40003800 	.word	0x40003800

0800157c <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8001580:	4b1b      	ldr	r3, [pc, #108]	@ (80015f0 <MX_SPI3_Init+0x74>)
 8001582:	4a1c      	ldr	r2, [pc, #112]	@ (80015f4 <MX_SPI3_Init+0x78>)
 8001584:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001586:	4b1a      	ldr	r3, [pc, #104]	@ (80015f0 <MX_SPI3_Init+0x74>)
 8001588:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800158c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800158e:	4b18      	ldr	r3, [pc, #96]	@ (80015f0 <MX_SPI3_Init+0x74>)
 8001590:	2200      	movs	r2, #0
 8001592:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 8001594:	4b16      	ldr	r3, [pc, #88]	@ (80015f0 <MX_SPI3_Init+0x74>)
 8001596:	f44f 7240 	mov.w	r2, #768	@ 0x300
 800159a:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800159c:	4b14      	ldr	r3, [pc, #80]	@ (80015f0 <MX_SPI3_Init+0x74>)
 800159e:	2200      	movs	r2, #0
 80015a0:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80015a2:	4b13      	ldr	r3, [pc, #76]	@ (80015f0 <MX_SPI3_Init+0x74>)
 80015a4:	2200      	movs	r2, #0
 80015a6:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80015a8:	4b11      	ldr	r3, [pc, #68]	@ (80015f0 <MX_SPI3_Init+0x74>)
 80015aa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80015ae:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 80015b0:	4b0f      	ldr	r3, [pc, #60]	@ (80015f0 <MX_SPI3_Init+0x74>)
 80015b2:	2230      	movs	r2, #48	@ 0x30
 80015b4:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80015b6:	4b0e      	ldr	r3, [pc, #56]	@ (80015f0 <MX_SPI3_Init+0x74>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80015bc:	4b0c      	ldr	r3, [pc, #48]	@ (80015f0 <MX_SPI3_Init+0x74>)
 80015be:	2200      	movs	r2, #0
 80015c0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80015c2:	4b0b      	ldr	r3, [pc, #44]	@ (80015f0 <MX_SPI3_Init+0x74>)
 80015c4:	2200      	movs	r2, #0
 80015c6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 80015c8:	4b09      	ldr	r3, [pc, #36]	@ (80015f0 <MX_SPI3_Init+0x74>)
 80015ca:	2207      	movs	r2, #7
 80015cc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80015ce:	4b08      	ldr	r3, [pc, #32]	@ (80015f0 <MX_SPI3_Init+0x74>)
 80015d0:	2200      	movs	r2, #0
 80015d2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80015d4:	4b06      	ldr	r3, [pc, #24]	@ (80015f0 <MX_SPI3_Init+0x74>)
 80015d6:	2208      	movs	r2, #8
 80015d8:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80015da:	4805      	ldr	r0, [pc, #20]	@ (80015f0 <MX_SPI3_Init+0x74>)
 80015dc:	f004 fccf 	bl	8005f7e <HAL_SPI_Init>
 80015e0:	4603      	mov	r3, r0
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d001      	beq.n	80015ea <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 80015e6:	f000 fad7 	bl	8001b98 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80015ea:	bf00      	nop
 80015ec:	bd80      	pop	{r7, pc}
 80015ee:	bf00      	nop
 80015f0:	20000428 	.word	0x20000428
 80015f4:	40003c00 	.word	0x40003c00

080015f8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b098      	sub	sp, #96	@ 0x60
 80015fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015fe:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001602:	2200      	movs	r2, #0
 8001604:	601a      	str	r2, [r3, #0]
 8001606:	605a      	str	r2, [r3, #4]
 8001608:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800160a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800160e:	2200      	movs	r2, #0
 8001610:	601a      	str	r2, [r3, #0]
 8001612:	605a      	str	r2, [r3, #4]
 8001614:	609a      	str	r2, [r3, #8]
 8001616:	60da      	str	r2, [r3, #12]
 8001618:	611a      	str	r2, [r3, #16]
 800161a:	615a      	str	r2, [r3, #20]
 800161c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800161e:	1d3b      	adds	r3, r7, #4
 8001620:	2234      	movs	r2, #52	@ 0x34
 8001622:	2100      	movs	r1, #0
 8001624:	4618      	mov	r0, r3
 8001626:	f007 fe7f 	bl	8009328 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800162a:	4b3b      	ldr	r3, [pc, #236]	@ (8001718 <MX_TIM1_Init+0x120>)
 800162c:	4a3b      	ldr	r2, [pc, #236]	@ (800171c <MX_TIM1_Init+0x124>)
 800162e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001630:	4b39      	ldr	r3, [pc, #228]	@ (8001718 <MX_TIM1_Init+0x120>)
 8001632:	2200      	movs	r2, #0
 8001634:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001636:	4b38      	ldr	r3, [pc, #224]	@ (8001718 <MX_TIM1_Init+0x120>)
 8001638:	2200      	movs	r2, #0
 800163a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 7000;
 800163c:	4b36      	ldr	r3, [pc, #216]	@ (8001718 <MX_TIM1_Init+0x120>)
 800163e:	f641 3258 	movw	r2, #7000	@ 0x1b58
 8001642:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001644:	4b34      	ldr	r3, [pc, #208]	@ (8001718 <MX_TIM1_Init+0x120>)
 8001646:	2200      	movs	r2, #0
 8001648:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800164a:	4b33      	ldr	r3, [pc, #204]	@ (8001718 <MX_TIM1_Init+0x120>)
 800164c:	2200      	movs	r2, #0
 800164e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001650:	4b31      	ldr	r3, [pc, #196]	@ (8001718 <MX_TIM1_Init+0x120>)
 8001652:	2200      	movs	r2, #0
 8001654:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001656:	4830      	ldr	r0, [pc, #192]	@ (8001718 <MX_TIM1_Init+0x120>)
 8001658:	f004 fd93 	bl	8006182 <HAL_TIM_PWM_Init>
 800165c:	4603      	mov	r3, r0
 800165e:	2b00      	cmp	r3, #0
 8001660:	d001      	beq.n	8001666 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8001662:	f000 fa99 	bl	8001b98 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001666:	2300      	movs	r3, #0
 8001668:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800166a:	2300      	movs	r3, #0
 800166c:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800166e:	2300      	movs	r3, #0
 8001670:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001672:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001676:	4619      	mov	r1, r3
 8001678:	4827      	ldr	r0, [pc, #156]	@ (8001718 <MX_TIM1_Init+0x120>)
 800167a:	f005 fc7d 	bl	8006f78 <HAL_TIMEx_MasterConfigSynchronization>
 800167e:	4603      	mov	r3, r0
 8001680:	2b00      	cmp	r3, #0
 8001682:	d001      	beq.n	8001688 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001684:	f000 fa88 	bl	8001b98 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001688:	2360      	movs	r3, #96	@ 0x60
 800168a:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 800168c:	2300      	movs	r3, #0
 800168e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001690:	2300      	movs	r3, #0
 8001692:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001694:	2300      	movs	r3, #0
 8001696:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001698:	2300      	movs	r3, #0
 800169a:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800169c:	2300      	movs	r3, #0
 800169e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80016a0:	2300      	movs	r3, #0
 80016a2:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80016a4:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80016a8:	2200      	movs	r2, #0
 80016aa:	4619      	mov	r1, r3
 80016ac:	481a      	ldr	r0, [pc, #104]	@ (8001718 <MX_TIM1_Init+0x120>)
 80016ae:	f004 fdbf 	bl	8006230 <HAL_TIM_PWM_ConfigChannel>
 80016b2:	4603      	mov	r3, r0
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d001      	beq.n	80016bc <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80016b8:	f000 fa6e 	bl	8001b98 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80016bc:	2300      	movs	r3, #0
 80016be:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80016c0:	2300      	movs	r3, #0
 80016c2:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80016c4:	2300      	movs	r3, #0
 80016c6:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80016c8:	2300      	movs	r3, #0
 80016ca:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80016cc:	2300      	movs	r3, #0
 80016ce:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80016d0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80016d4:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80016d6:	2300      	movs	r3, #0
 80016d8:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80016da:	2300      	movs	r3, #0
 80016dc:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80016de:	2300      	movs	r3, #0
 80016e0:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80016e2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80016e6:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 80016e8:	2300      	movs	r3, #0
 80016ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 80016ec:	2300      	movs	r3, #0
 80016ee:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80016f0:	2300      	movs	r3, #0
 80016f2:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80016f4:	1d3b      	adds	r3, r7, #4
 80016f6:	4619      	mov	r1, r3
 80016f8:	4807      	ldr	r0, [pc, #28]	@ (8001718 <MX_TIM1_Init+0x120>)
 80016fa:	f005 fcd3 	bl	80070a4 <HAL_TIMEx_ConfigBreakDeadTime>
 80016fe:	4603      	mov	r3, r0
 8001700:	2b00      	cmp	r3, #0
 8001702:	d001      	beq.n	8001708 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8001704:	f000 fa48 	bl	8001b98 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001708:	4803      	ldr	r0, [pc, #12]	@ (8001718 <MX_TIM1_Init+0x120>)
 800170a:	f000 fd1f 	bl	800214c <HAL_TIM_MspPostInit>

}
 800170e:	bf00      	nop
 8001710:	3760      	adds	r7, #96	@ 0x60
 8001712:	46bd      	mov	sp, r7
 8001714:	bd80      	pop	{r7, pc}
 8001716:	bf00      	nop
 8001718:	2000048c 	.word	0x2000048c
 800171c:	40012c00 	.word	0x40012c00

08001720 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b088      	sub	sp, #32
 8001724:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001726:	f107 0310 	add.w	r3, r7, #16
 800172a:	2200      	movs	r2, #0
 800172c:	601a      	str	r2, [r3, #0]
 800172e:	605a      	str	r2, [r3, #4]
 8001730:	609a      	str	r2, [r3, #8]
 8001732:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001734:	1d3b      	adds	r3, r7, #4
 8001736:	2200      	movs	r2, #0
 8001738:	601a      	str	r2, [r3, #0]
 800173a:	605a      	str	r2, [r3, #4]
 800173c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800173e:	4b1e      	ldr	r3, [pc, #120]	@ (80017b8 <MX_TIM2_Init+0x98>)
 8001740:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001744:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 169;
 8001746:	4b1c      	ldr	r3, [pc, #112]	@ (80017b8 <MX_TIM2_Init+0x98>)
 8001748:	22a9      	movs	r2, #169	@ 0xa9
 800174a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800174c:	4b1a      	ldr	r3, [pc, #104]	@ (80017b8 <MX_TIM2_Init+0x98>)
 800174e:	2200      	movs	r2, #0
 8001750:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8001752:	4b19      	ldr	r3, [pc, #100]	@ (80017b8 <MX_TIM2_Init+0x98>)
 8001754:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001758:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800175a:	4b17      	ldr	r3, [pc, #92]	@ (80017b8 <MX_TIM2_Init+0x98>)
 800175c:	2200      	movs	r2, #0
 800175e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001760:	4b15      	ldr	r3, [pc, #84]	@ (80017b8 <MX_TIM2_Init+0x98>)
 8001762:	2200      	movs	r2, #0
 8001764:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001766:	4814      	ldr	r0, [pc, #80]	@ (80017b8 <MX_TIM2_Init+0x98>)
 8001768:	f004 fcb4 	bl	80060d4 <HAL_TIM_Base_Init>
 800176c:	4603      	mov	r3, r0
 800176e:	2b00      	cmp	r3, #0
 8001770:	d001      	beq.n	8001776 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001772:	f000 fa11 	bl	8001b98 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001776:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800177a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800177c:	f107 0310 	add.w	r3, r7, #16
 8001780:	4619      	mov	r1, r3
 8001782:	480d      	ldr	r0, [pc, #52]	@ (80017b8 <MX_TIM2_Init+0x98>)
 8001784:	f004 fe68 	bl	8006458 <HAL_TIM_ConfigClockSource>
 8001788:	4603      	mov	r3, r0
 800178a:	2b00      	cmp	r3, #0
 800178c:	d001      	beq.n	8001792 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800178e:	f000 fa03 	bl	8001b98 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001792:	2300      	movs	r3, #0
 8001794:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001796:	2300      	movs	r3, #0
 8001798:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800179a:	1d3b      	adds	r3, r7, #4
 800179c:	4619      	mov	r1, r3
 800179e:	4806      	ldr	r0, [pc, #24]	@ (80017b8 <MX_TIM2_Init+0x98>)
 80017a0:	f005 fbea 	bl	8006f78 <HAL_TIMEx_MasterConfigSynchronization>
 80017a4:	4603      	mov	r3, r0
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d001      	beq.n	80017ae <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80017aa:	f000 f9f5 	bl	8001b98 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80017ae:	bf00      	nop
 80017b0:	3720      	adds	r7, #32
 80017b2:	46bd      	mov	sp, r7
 80017b4:	bd80      	pop	{r7, pc}
 80017b6:	bf00      	nop
 80017b8:	200004d8 	.word	0x200004d8

080017bc <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	b08a      	sub	sp, #40	@ 0x28
 80017c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017c2:	f107 031c 	add.w	r3, r7, #28
 80017c6:	2200      	movs	r2, #0
 80017c8:	601a      	str	r2, [r3, #0]
 80017ca:	605a      	str	r2, [r3, #4]
 80017cc:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80017ce:	463b      	mov	r3, r7
 80017d0:	2200      	movs	r2, #0
 80017d2:	601a      	str	r2, [r3, #0]
 80017d4:	605a      	str	r2, [r3, #4]
 80017d6:	609a      	str	r2, [r3, #8]
 80017d8:	60da      	str	r2, [r3, #12]
 80017da:	611a      	str	r2, [r3, #16]
 80017dc:	615a      	str	r2, [r3, #20]
 80017de:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80017e0:	4b21      	ldr	r3, [pc, #132]	@ (8001868 <MX_TIM3_Init+0xac>)
 80017e2:	4a22      	ldr	r2, [pc, #136]	@ (800186c <MX_TIM3_Init+0xb0>)
 80017e4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80017e6:	4b20      	ldr	r3, [pc, #128]	@ (8001868 <MX_TIM3_Init+0xac>)
 80017e8:	2200      	movs	r2, #0
 80017ea:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017ec:	4b1e      	ldr	r3, [pc, #120]	@ (8001868 <MX_TIM3_Init+0xac>)
 80017ee:	2200      	movs	r2, #0
 80017f0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 6554;
 80017f2:	4b1d      	ldr	r3, [pc, #116]	@ (8001868 <MX_TIM3_Init+0xac>)
 80017f4:	f641 129a 	movw	r2, #6554	@ 0x199a
 80017f8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017fa:	4b1b      	ldr	r3, [pc, #108]	@ (8001868 <MX_TIM3_Init+0xac>)
 80017fc:	2200      	movs	r2, #0
 80017fe:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001800:	4b19      	ldr	r3, [pc, #100]	@ (8001868 <MX_TIM3_Init+0xac>)
 8001802:	2200      	movs	r2, #0
 8001804:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001806:	4818      	ldr	r0, [pc, #96]	@ (8001868 <MX_TIM3_Init+0xac>)
 8001808:	f004 fcbb 	bl	8006182 <HAL_TIM_PWM_Init>
 800180c:	4603      	mov	r3, r0
 800180e:	2b00      	cmp	r3, #0
 8001810:	d001      	beq.n	8001816 <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 8001812:	f000 f9c1 	bl	8001b98 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001816:	2300      	movs	r3, #0
 8001818:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800181a:	2300      	movs	r3, #0
 800181c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800181e:	f107 031c 	add.w	r3, r7, #28
 8001822:	4619      	mov	r1, r3
 8001824:	4810      	ldr	r0, [pc, #64]	@ (8001868 <MX_TIM3_Init+0xac>)
 8001826:	f005 fba7 	bl	8006f78 <HAL_TIMEx_MasterConfigSynchronization>
 800182a:	4603      	mov	r3, r0
 800182c:	2b00      	cmp	r3, #0
 800182e:	d001      	beq.n	8001834 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8001830:	f000 f9b2 	bl	8001b98 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001834:	2360      	movs	r3, #96	@ 0x60
 8001836:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001838:	2300      	movs	r3, #0
 800183a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800183c:	2300      	movs	r3, #0
 800183e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001840:	2300      	movs	r3, #0
 8001842:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001844:	463b      	mov	r3, r7
 8001846:	220c      	movs	r2, #12
 8001848:	4619      	mov	r1, r3
 800184a:	4807      	ldr	r0, [pc, #28]	@ (8001868 <MX_TIM3_Init+0xac>)
 800184c:	f004 fcf0 	bl	8006230 <HAL_TIM_PWM_ConfigChannel>
 8001850:	4603      	mov	r3, r0
 8001852:	2b00      	cmp	r3, #0
 8001854:	d001      	beq.n	800185a <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 8001856:	f000 f99f 	bl	8001b98 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800185a:	4803      	ldr	r0, [pc, #12]	@ (8001868 <MX_TIM3_Init+0xac>)
 800185c:	f000 fc76 	bl	800214c <HAL_TIM_MspPostInit>

}
 8001860:	bf00      	nop
 8001862:	3728      	adds	r7, #40	@ 0x28
 8001864:	46bd      	mov	sp, r7
 8001866:	bd80      	pop	{r7, pc}
 8001868:	20000524 	.word	0x20000524
 800186c:	40000400 	.word	0x40000400

08001870 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b088      	sub	sp, #32
 8001874:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001876:	f107 0310 	add.w	r3, r7, #16
 800187a:	2200      	movs	r2, #0
 800187c:	601a      	str	r2, [r3, #0]
 800187e:	605a      	str	r2, [r3, #4]
 8001880:	609a      	str	r2, [r3, #8]
 8001882:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001884:	1d3b      	adds	r3, r7, #4
 8001886:	2200      	movs	r2, #0
 8001888:	601a      	str	r2, [r3, #0]
 800188a:	605a      	str	r2, [r3, #4]
 800188c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800188e:	4b20      	ldr	r3, [pc, #128]	@ (8001910 <MX_TIM8_Init+0xa0>)
 8001890:	4a20      	ldr	r2, [pc, #128]	@ (8001914 <MX_TIM8_Init+0xa4>)
 8001892:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8001894:	4b1e      	ldr	r3, [pc, #120]	@ (8001910 <MX_TIM8_Init+0xa0>)
 8001896:	2200      	movs	r2, #0
 8001898:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800189a:	4b1d      	ldr	r3, [pc, #116]	@ (8001910 <MX_TIM8_Init+0xa0>)
 800189c:	2200      	movs	r2, #0
 800189e:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 80018a0:	4b1b      	ldr	r3, [pc, #108]	@ (8001910 <MX_TIM8_Init+0xa0>)
 80018a2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80018a6:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018a8:	4b19      	ldr	r3, [pc, #100]	@ (8001910 <MX_TIM8_Init+0xa0>)
 80018aa:	2200      	movs	r2, #0
 80018ac:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80018ae:	4b18      	ldr	r3, [pc, #96]	@ (8001910 <MX_TIM8_Init+0xa0>)
 80018b0:	2200      	movs	r2, #0
 80018b2:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018b4:	4b16      	ldr	r3, [pc, #88]	@ (8001910 <MX_TIM8_Init+0xa0>)
 80018b6:	2200      	movs	r2, #0
 80018b8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 80018ba:	4815      	ldr	r0, [pc, #84]	@ (8001910 <MX_TIM8_Init+0xa0>)
 80018bc:	f004 fc0a 	bl	80060d4 <HAL_TIM_Base_Init>
 80018c0:	4603      	mov	r3, r0
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d001      	beq.n	80018ca <MX_TIM8_Init+0x5a>
  {
    Error_Handler();
 80018c6:	f000 f967 	bl	8001b98 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80018ca:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80018ce:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 80018d0:	f107 0310 	add.w	r3, r7, #16
 80018d4:	4619      	mov	r1, r3
 80018d6:	480e      	ldr	r0, [pc, #56]	@ (8001910 <MX_TIM8_Init+0xa0>)
 80018d8:	f004 fdbe 	bl	8006458 <HAL_TIM_ConfigClockSource>
 80018dc:	4603      	mov	r3, r0
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d001      	beq.n	80018e6 <MX_TIM8_Init+0x76>
  {
    Error_Handler();
 80018e2:	f000 f959 	bl	8001b98 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018e6:	2300      	movs	r3, #0
 80018e8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80018ea:	2300      	movs	r3, #0
 80018ec:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018ee:	2300      	movs	r3, #0
 80018f0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80018f2:	1d3b      	adds	r3, r7, #4
 80018f4:	4619      	mov	r1, r3
 80018f6:	4806      	ldr	r0, [pc, #24]	@ (8001910 <MX_TIM8_Init+0xa0>)
 80018f8:	f005 fb3e 	bl	8006f78 <HAL_TIMEx_MasterConfigSynchronization>
 80018fc:	4603      	mov	r3, r0
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d001      	beq.n	8001906 <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 8001902:	f000 f949 	bl	8001b98 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8001906:	bf00      	nop
 8001908:	3720      	adds	r7, #32
 800190a:	46bd      	mov	sp, r7
 800190c:	bd80      	pop	{r7, pc}
 800190e:	bf00      	nop
 8001910:	20000570 	.word	0x20000570
 8001914:	40013400 	.word	0x40013400

08001918 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	b08a      	sub	sp, #40	@ 0x28
 800191c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800191e:	f107 0314 	add.w	r3, r7, #20
 8001922:	2200      	movs	r2, #0
 8001924:	601a      	str	r2, [r3, #0]
 8001926:	605a      	str	r2, [r3, #4]
 8001928:	609a      	str	r2, [r3, #8]
 800192a:	60da      	str	r2, [r3, #12]
 800192c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800192e:	4b4d      	ldr	r3, [pc, #308]	@ (8001a64 <MX_GPIO_Init+0x14c>)
 8001930:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001932:	4a4c      	ldr	r2, [pc, #304]	@ (8001a64 <MX_GPIO_Init+0x14c>)
 8001934:	f043 0304 	orr.w	r3, r3, #4
 8001938:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800193a:	4b4a      	ldr	r3, [pc, #296]	@ (8001a64 <MX_GPIO_Init+0x14c>)
 800193c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800193e:	f003 0304 	and.w	r3, r3, #4
 8001942:	613b      	str	r3, [r7, #16]
 8001944:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001946:	4b47      	ldr	r3, [pc, #284]	@ (8001a64 <MX_GPIO_Init+0x14c>)
 8001948:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800194a:	4a46      	ldr	r2, [pc, #280]	@ (8001a64 <MX_GPIO_Init+0x14c>)
 800194c:	f043 0320 	orr.w	r3, r3, #32
 8001950:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001952:	4b44      	ldr	r3, [pc, #272]	@ (8001a64 <MX_GPIO_Init+0x14c>)
 8001954:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001956:	f003 0320 	and.w	r3, r3, #32
 800195a:	60fb      	str	r3, [r7, #12]
 800195c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800195e:	4b41      	ldr	r3, [pc, #260]	@ (8001a64 <MX_GPIO_Init+0x14c>)
 8001960:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001962:	4a40      	ldr	r2, [pc, #256]	@ (8001a64 <MX_GPIO_Init+0x14c>)
 8001964:	f043 0301 	orr.w	r3, r3, #1
 8001968:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800196a:	4b3e      	ldr	r3, [pc, #248]	@ (8001a64 <MX_GPIO_Init+0x14c>)
 800196c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800196e:	f003 0301 	and.w	r3, r3, #1
 8001972:	60bb      	str	r3, [r7, #8]
 8001974:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001976:	4b3b      	ldr	r3, [pc, #236]	@ (8001a64 <MX_GPIO_Init+0x14c>)
 8001978:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800197a:	4a3a      	ldr	r2, [pc, #232]	@ (8001a64 <MX_GPIO_Init+0x14c>)
 800197c:	f043 0302 	orr.w	r3, r3, #2
 8001980:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001982:	4b38      	ldr	r3, [pc, #224]	@ (8001a64 <MX_GPIO_Init+0x14c>)
 8001984:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001986:	f003 0302 	and.w	r3, r3, #2
 800198a:	607b      	str	r3, [r7, #4]
 800198c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, Charge_Enable_Pin|Discharge_Enable_Pin|POS_AIR_GND_Pin, GPIO_PIN_RESET);
 800198e:	2200      	movs	r2, #0
 8001990:	211c      	movs	r1, #28
 8001992:	4835      	ldr	r0, [pc, #212]	@ (8001a68 <MX_GPIO_Init+0x150>)
 8001994:	f003 f85c 	bl	8004a50 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Temp_Fault_Pin|Precharge_Enable_Pin|NEG_AIR_GND_Pin|CSB1_Pin, GPIO_PIN_RESET);
 8001998:	2200      	movs	r2, #0
 800199a:	f640 0146 	movw	r1, #2118	@ 0x846
 800199e:	4833      	ldr	r0, [pc, #204]	@ (8001a6c <MX_GPIO_Init+0x154>)
 80019a0:	f003 f856 	bl	8004a50 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CSB_2_GPIO_Port, CSB_2_Pin, GPIO_PIN_SET);
 80019a4:	2201      	movs	r2, #1
 80019a6:	2180      	movs	r1, #128	@ 0x80
 80019a8:	482f      	ldr	r0, [pc, #188]	@ (8001a68 <MX_GPIO_Init+0x150>)
 80019aa:	f003 f851 	bl	8004a50 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(W2_GPIO_Port, W2_Pin, GPIO_PIN_SET);
 80019ae:	2201      	movs	r2, #1
 80019b0:	2120      	movs	r1, #32
 80019b2:	482e      	ldr	r0, [pc, #184]	@ (8001a6c <MX_GPIO_Init+0x154>)
 80019b4:	f003 f84c 	bl	8004a50 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : SDC_IN_Pin */
  GPIO_InitStruct.Pin = SDC_IN_Pin;
 80019b8:	2302      	movs	r3, #2
 80019ba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019bc:	2300      	movs	r3, #0
 80019be:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80019c0:	2301      	movs	r3, #1
 80019c2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SDC_IN_GPIO_Port, &GPIO_InitStruct);
 80019c4:	f107 0314 	add.w	r3, r7, #20
 80019c8:	4619      	mov	r1, r3
 80019ca:	4827      	ldr	r0, [pc, #156]	@ (8001a68 <MX_GPIO_Init+0x150>)
 80019cc:	f002 febe 	bl	800474c <HAL_GPIO_Init>

  /*Configure GPIO pins : Charge_Enable_Pin Discharge_Enable_Pin POS_AIR_GND_Pin CSB_2_Pin */
  GPIO_InitStruct.Pin = Charge_Enable_Pin|Discharge_Enable_Pin|POS_AIR_GND_Pin|CSB_2_Pin;
 80019d0:	239c      	movs	r3, #156	@ 0x9c
 80019d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019d4:	2301      	movs	r3, #1
 80019d6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019d8:	2300      	movs	r3, #0
 80019da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019dc:	2300      	movs	r3, #0
 80019de:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019e0:	f107 0314 	add.w	r3, r7, #20
 80019e4:	4619      	mov	r1, r3
 80019e6:	4820      	ldr	r0, [pc, #128]	@ (8001a68 <MX_GPIO_Init+0x150>)
 80019e8:	f002 feb0 	bl	800474c <HAL_GPIO_Init>

  /*Configure GPIO pins : Charge_Power_Pin Ready_Power_Pin Always_On_Power_Pin */
  GPIO_InitStruct.Pin = Charge_Power_Pin|Ready_Power_Pin|Always_On_Power_Pin;
 80019ec:	f44f 73b0 	mov.w	r3, #352	@ 0x160
 80019f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019f2:	2300      	movs	r3, #0
 80019f4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019f6:	2300      	movs	r3, #0
 80019f8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019fa:	f107 0314 	add.w	r3, r7, #20
 80019fe:	4619      	mov	r1, r3
 8001a00:	4819      	ldr	r0, [pc, #100]	@ (8001a68 <MX_GPIO_Init+0x150>)
 8001a02:	f002 fea3 	bl	800474c <HAL_GPIO_Init>

  /*Configure GPIO pins : Temp_Fault_Pin Precharge_Enable_Pin NEG_AIR_GND_Pin W2_Pin
                           CSB1_Pin */
  GPIO_InitStruct.Pin = Temp_Fault_Pin|Precharge_Enable_Pin|NEG_AIR_GND_Pin|W2_Pin
 8001a06:	f640 0366 	movw	r3, #2150	@ 0x866
 8001a0a:	617b      	str	r3, [r7, #20]
                          |CSB1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a0c:	2301      	movs	r3, #1
 8001a0e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a10:	2300      	movs	r3, #0
 8001a12:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a14:	2300      	movs	r3, #0
 8001a16:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a18:	f107 0314 	add.w	r3, r7, #20
 8001a1c:	4619      	mov	r1, r3
 8001a1e:	4813      	ldr	r0, [pc, #76]	@ (8001a6c <MX_GPIO_Init+0x154>)
 8001a20:	f002 fe94 	bl	800474c <HAL_GPIO_Init>

  /*Configure GPIO pins : W1_Pin I2_Pin M1_Pin */
  GPIO_InitStruct.Pin = W1_Pin|I2_Pin|M1_Pin;
 8001a24:	f44f 6383 	mov.w	r3, #1048	@ 0x418
 8001a28:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a32:	f107 0314 	add.w	r3, r7, #20
 8001a36:	4619      	mov	r1, r3
 8001a38:	480c      	ldr	r0, [pc, #48]	@ (8001a6c <MX_GPIO_Init+0x154>)
 8001a3a:	f002 fe87 	bl	800474c <HAL_GPIO_Init>

  /*Configure GPIO pin : M2_Pin */
  GPIO_InitStruct.Pin = M2_Pin;
 8001a3e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001a42:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a44:	2300      	movs	r3, #0
 8001a46:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a48:	2300      	movs	r3, #0
 8001a4a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(M2_GPIO_Port, &GPIO_InitStruct);
 8001a4c:	f107 0314 	add.w	r3, r7, #20
 8001a50:	4619      	mov	r1, r3
 8001a52:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001a56:	f002 fe79 	bl	800474c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001a5a:	bf00      	nop
 8001a5c:	3728      	adds	r7, #40	@ 0x28
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bd80      	pop	{r7, pc}
 8001a62:	bf00      	nop
 8001a64:	40021000 	.word	0x40021000
 8001a68:	48000800 	.word	0x48000800
 8001a6c:	48000400 	.word	0x48000400

08001a70 <__io_putchar>:

/**
 * @brief  Retargets the C library printf function to the USART.
 */
PUTCHAR_PROTOTYPE
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b082      	sub	sp, #8
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
	/* Place your implementation of fputc here */
	/* e.g. write a character to the LPUART1 and Loop until the end of transmission */
	HAL_UART_Transmit(&hlpuart1, (uint8_t *)&ch, 1, 0xFFFF);
 8001a78:	1d39      	adds	r1, r7, #4
 8001a7a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001a7e:	2201      	movs	r2, #1
 8001a80:	4803      	ldr	r0, [pc, #12]	@ (8001a90 <__io_putchar+0x20>)
 8001a82:	f005 fbf3 	bl	800726c <HAL_UART_Transmit>

	return ch;
 8001a86:	687b      	ldr	r3, [r7, #4]
}
 8001a88:	4618      	mov	r0, r3
 8001a8a:	3708      	adds	r7, #8
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	bd80      	pop	{r7, pc}
 8001a90:	20000308 	.word	0x20000308

08001a94 <__io_getchar>:

GETCHAR_PROTOTYPE
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b082      	sub	sp, #8
 8001a98:	af00      	add	r7, sp, #0
	uint8_t ch = 0;
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	71fb      	strb	r3, [r7, #7]

	/* Clear the Overrun flag just before receiving the first character */
	__HAL_UART_CLEAR_OREFLAG(&hlpuart1);
 8001a9e:	4b0b      	ldr	r3, [pc, #44]	@ (8001acc <__io_getchar+0x38>)
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	2208      	movs	r2, #8
 8001aa4:	621a      	str	r2, [r3, #32]

	/* Wait for reception of a character on the USART RX line and echo this
	 * character on console */
	HAL_UART_Receive(&hlpuart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8001aa6:	1df9      	adds	r1, r7, #7
 8001aa8:	f04f 33ff 	mov.w	r3, #4294967295
 8001aac:	2201      	movs	r2, #1
 8001aae:	4807      	ldr	r0, [pc, #28]	@ (8001acc <__io_getchar+0x38>)
 8001ab0:	f005 fc6a 	bl	8007388 <HAL_UART_Receive>
	HAL_UART_Transmit(&hlpuart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8001ab4:	1df9      	adds	r1, r7, #7
 8001ab6:	f04f 33ff 	mov.w	r3, #4294967295
 8001aba:	2201      	movs	r2, #1
 8001abc:	4803      	ldr	r0, [pc, #12]	@ (8001acc <__io_getchar+0x38>)
 8001abe:	f005 fbd5 	bl	800726c <HAL_UART_Transmit>
	return ch;
 8001ac2:	79fb      	ldrb	r3, [r7, #7]
}
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	3708      	adds	r7, #8
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	bd80      	pop	{r7, pc}
 8001acc:	20000308 	.word	0x20000308

08001ad0 <HAL_FDCAN_RxFifo0Callback>:

/* FDCAN RX Callback - Receives messages from mk11-vcu and echoes back */
void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 8001ad0:	b5b0      	push	{r4, r5, r7, lr}
 8001ad2:	b090      	sub	sp, #64	@ 0x40
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
 8001ad8:	6039      	str	r1, [r7, #0]
	if (RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE)
 8001ada:	683b      	ldr	r3, [r7, #0]
 8001adc:	f003 0301 	and.w	r3, r3, #1
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d04a      	beq.n	8001b7a <HAL_FDCAN_RxFifo0Callback+0xaa>
	{
		FDCAN_RxHeaderTypeDef localRxHeader;
		uint8_t localRxData[8];

		if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &localRxHeader, localRxData) != HAL_OK)
 8001ae4:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001ae8:	f107 0208 	add.w	r2, r7, #8
 8001aec:	2140      	movs	r1, #64	@ 0x40
 8001aee:	6878      	ldr	r0, [r7, #4]
 8001af0:	f002 f9ba 	bl	8003e68 <HAL_FDCAN_GetRxMessage>
 8001af4:	4603      	mov	r3, r0
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d005      	beq.n	8001b06 <HAL_FDCAN_RxFifo0Callback+0x36>
		{
			fdcan_rx_error_count++;
 8001afa:	4b21      	ldr	r3, [pc, #132]	@ (8001b80 <HAL_FDCAN_RxFifo0Callback+0xb0>)
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	3301      	adds	r3, #1
 8001b00:	4a1f      	ldr	r2, [pc, #124]	@ (8001b80 <HAL_FDCAN_RxFifo0Callback+0xb0>)
 8001b02:	6013      	str	r3, [r2, #0]
 8001b04:	e039      	b.n	8001b7a <HAL_FDCAN_RxFifo0Callback+0xaa>
			return;
		}

		/* Store received data for debugging */
		fdcan_rx_count++;
 8001b06:	4b1f      	ldr	r3, [pc, #124]	@ (8001b84 <HAL_FDCAN_RxFifo0Callback+0xb4>)
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	3301      	adds	r3, #1
 8001b0c:	4a1d      	ldr	r2, [pc, #116]	@ (8001b84 <HAL_FDCAN_RxFifo0Callback+0xb4>)
 8001b0e:	6013      	str	r3, [r2, #0]
		fdcan_last_rx_id = localRxHeader.Identifier;
 8001b10:	68bb      	ldr	r3, [r7, #8]
 8001b12:	4a1d      	ldr	r2, [pc, #116]	@ (8001b88 <HAL_FDCAN_RxFifo0Callback+0xb8>)
 8001b14:	6013      	str	r3, [r2, #0]
		for (int i = 0; i < 8; i++) {
 8001b16:	2300      	movs	r3, #0
 8001b18:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001b1a:	e00c      	b.n	8001b36 <HAL_FDCAN_RxFifo0Callback+0x66>
			fdcan_last_rx_data[i] = localRxData[i];
 8001b1c:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8001b20:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001b22:	4413      	add	r3, r2
 8001b24:	7819      	ldrb	r1, [r3, #0]
 8001b26:	4a19      	ldr	r2, [pc, #100]	@ (8001b8c <HAL_FDCAN_RxFifo0Callback+0xbc>)
 8001b28:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001b2a:	4413      	add	r3, r2
 8001b2c:	460a      	mov	r2, r1
 8001b2e:	701a      	strb	r2, [r3, #0]
		for (int i = 0; i < 8; i++) {
 8001b30:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001b32:	3301      	adds	r3, #1
 8001b34:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001b36:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001b38:	2b07      	cmp	r3, #7
 8001b3a:	ddef      	ble.n	8001b1c <HAL_FDCAN_RxFifo0Callback+0x4c>
		}

		/* Also copy to global RxData/RxHeader for debugger visibility */
		RxHeader = localRxHeader;
 8001b3c:	4b14      	ldr	r3, [pc, #80]	@ (8001b90 <HAL_FDCAN_RxFifo0Callback+0xc0>)
 8001b3e:	461d      	mov	r5, r3
 8001b40:	f107 0408 	add.w	r4, r7, #8
 8001b44:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001b46:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001b48:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001b4a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001b4c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001b50:	e885 0003 	stmia.w	r5, {r0, r1}
		for (int i = 0; i < 8; i++) {
 8001b54:	2300      	movs	r3, #0
 8001b56:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001b58:	e00c      	b.n	8001b74 <HAL_FDCAN_RxFifo0Callback+0xa4>
			RxData[i] = localRxData[i];
 8001b5a:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8001b5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001b60:	4413      	add	r3, r2
 8001b62:	7819      	ldrb	r1, [r3, #0]
 8001b64:	4a0b      	ldr	r2, [pc, #44]	@ (8001b94 <HAL_FDCAN_RxFifo0Callback+0xc4>)
 8001b66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001b68:	4413      	add	r3, r2
 8001b6a:	460a      	mov	r2, r1
 8001b6c:	701a      	strb	r2, [r3, #0]
		for (int i = 0; i < 8; i++) {
 8001b6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001b70:	3301      	adds	r3, #1
 8001b72:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001b74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001b76:	2b07      	cmp	r3, #7
 8001b78:	ddef      	ble.n	8001b5a <HAL_FDCAN_RxFifo0Callback+0x8a>
		if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader, TxData) == HAL_OK) {
			fdcan_tx_count++;
		}
#endif
	}
}
 8001b7a:	3740      	adds	r7, #64	@ 0x40
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	bdb0      	pop	{r4, r5, r7, pc}
 8001b80:	20000618 	.word	0x20000618
 8001b84:	20000608 	.word	0x20000608
 8001b88:	2000060c 	.word	0x2000060c
 8001b8c:	20000610 	.word	0x20000610
 8001b90:	200005e0 	.word	0x200005e0
 8001b94:	20000008 	.word	0x20000008

08001b98 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b98:	b480      	push	{r7}
 8001b9a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b9c:	b672      	cpsid	i
}
 8001b9e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001ba0:	bf00      	nop
 8001ba2:	e7fd      	b.n	8001ba0 <Error_Handler+0x8>

08001ba4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b082      	sub	sp, #8
 8001ba8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001baa:	4b0f      	ldr	r3, [pc, #60]	@ (8001be8 <HAL_MspInit+0x44>)
 8001bac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001bae:	4a0e      	ldr	r2, [pc, #56]	@ (8001be8 <HAL_MspInit+0x44>)
 8001bb0:	f043 0301 	orr.w	r3, r3, #1
 8001bb4:	6613      	str	r3, [r2, #96]	@ 0x60
 8001bb6:	4b0c      	ldr	r3, [pc, #48]	@ (8001be8 <HAL_MspInit+0x44>)
 8001bb8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001bba:	f003 0301 	and.w	r3, r3, #1
 8001bbe:	607b      	str	r3, [r7, #4]
 8001bc0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001bc2:	4b09      	ldr	r3, [pc, #36]	@ (8001be8 <HAL_MspInit+0x44>)
 8001bc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bc6:	4a08      	ldr	r2, [pc, #32]	@ (8001be8 <HAL_MspInit+0x44>)
 8001bc8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001bcc:	6593      	str	r3, [r2, #88]	@ 0x58
 8001bce:	4b06      	ldr	r3, [pc, #24]	@ (8001be8 <HAL_MspInit+0x44>)
 8001bd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bd2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001bd6:	603b      	str	r3, [r7, #0]
 8001bd8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001bda:	f003 f927 	bl	8004e2c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001bde:	bf00      	nop
 8001be0:	3708      	adds	r7, #8
 8001be2:	46bd      	mov	sp, r7
 8001be4:	bd80      	pop	{r7, pc}
 8001be6:	bf00      	nop
 8001be8:	40021000 	.word	0x40021000

08001bec <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b09e      	sub	sp, #120	@ 0x78
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bf4:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	601a      	str	r2, [r3, #0]
 8001bfc:	605a      	str	r2, [r3, #4]
 8001bfe:	609a      	str	r2, [r3, #8]
 8001c00:	60da      	str	r2, [r3, #12]
 8001c02:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001c04:	f107 0310 	add.w	r3, r7, #16
 8001c08:	2254      	movs	r2, #84	@ 0x54
 8001c0a:	2100      	movs	r1, #0
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	f007 fb8b 	bl	8009328 <memset>
  if(hadc->Instance==ADC1)
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001c1a:	d134      	bne.n	8001c86 <HAL_ADC_MspInit+0x9a>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001c1c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001c20:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8001c22:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8001c26:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001c28:	f107 0310 	add.w	r3, r7, #16
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	f003 fe3b 	bl	80058a8 <HAL_RCCEx_PeriphCLKConfig>
 8001c32:	4603      	mov	r3, r0
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d001      	beq.n	8001c3c <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8001c38:	f7ff ffae 	bl	8001b98 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001c3c:	4b14      	ldr	r3, [pc, #80]	@ (8001c90 <HAL_ADC_MspInit+0xa4>)
 8001c3e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c40:	4a13      	ldr	r2, [pc, #76]	@ (8001c90 <HAL_ADC_MspInit+0xa4>)
 8001c42:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001c46:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c48:	4b11      	ldr	r3, [pc, #68]	@ (8001c90 <HAL_ADC_MspInit+0xa4>)
 8001c4a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c4c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001c50:	60fb      	str	r3, [r7, #12]
 8001c52:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c54:	4b0e      	ldr	r3, [pc, #56]	@ (8001c90 <HAL_ADC_MspInit+0xa4>)
 8001c56:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c58:	4a0d      	ldr	r2, [pc, #52]	@ (8001c90 <HAL_ADC_MspInit+0xa4>)
 8001c5a:	f043 0301 	orr.w	r3, r3, #1
 8001c5e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c60:	4b0b      	ldr	r3, [pc, #44]	@ (8001c90 <HAL_ADC_MspInit+0xa4>)
 8001c62:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c64:	f003 0301 	and.w	r3, r3, #1
 8001c68:	60bb      	str	r3, [r7, #8]
 8001c6a:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = Current_Sensor_Low_Pin;
 8001c6c:	2302      	movs	r3, #2
 8001c6e:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c70:	2303      	movs	r3, #3
 8001c72:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c74:	2300      	movs	r3, #0
 8001c76:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(Current_Sensor_Low_GPIO_Port, &GPIO_InitStruct);
 8001c78:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001c7c:	4619      	mov	r1, r3
 8001c7e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001c82:	f002 fd63 	bl	800474c <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001c86:	bf00      	nop
 8001c88:	3778      	adds	r7, #120	@ 0x78
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	bd80      	pop	{r7, pc}
 8001c8e:	bf00      	nop
 8001c90:	40021000 	.word	0x40021000

08001c94 <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b09e      	sub	sp, #120	@ 0x78
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c9c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	601a      	str	r2, [r3, #0]
 8001ca4:	605a      	str	r2, [r3, #4]
 8001ca6:	609a      	str	r2, [r3, #8]
 8001ca8:	60da      	str	r2, [r3, #12]
 8001caa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001cac:	f107 0310 	add.w	r3, r7, #16
 8001cb0:	2254      	movs	r2, #84	@ 0x54
 8001cb2:	2100      	movs	r1, #0
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	f007 fb37 	bl	8009328 <memset>
  if(hfdcan->Instance==FDCAN1)
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	4a24      	ldr	r2, [pc, #144]	@ (8001d50 <HAL_FDCAN_MspInit+0xbc>)
 8001cc0:	4293      	cmp	r3, r2
 8001cc2:	d141      	bne.n	8001d48 <HAL_FDCAN_MspInit+0xb4>

    /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8001cc4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001cc8:	613b      	str	r3, [r7, #16]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8001cca:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001cce:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001cd0:	f107 0310 	add.w	r3, r7, #16
 8001cd4:	4618      	mov	r0, r3
 8001cd6:	f003 fde7 	bl	80058a8 <HAL_RCCEx_PeriphCLKConfig>
 8001cda:	4603      	mov	r3, r0
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d001      	beq.n	8001ce4 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 8001ce0:	f7ff ff5a 	bl	8001b98 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8001ce4:	4b1b      	ldr	r3, [pc, #108]	@ (8001d54 <HAL_FDCAN_MspInit+0xc0>)
 8001ce6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ce8:	4a1a      	ldr	r2, [pc, #104]	@ (8001d54 <HAL_FDCAN_MspInit+0xc0>)
 8001cea:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001cee:	6593      	str	r3, [r2, #88]	@ 0x58
 8001cf0:	4b18      	ldr	r3, [pc, #96]	@ (8001d54 <HAL_FDCAN_MspInit+0xc0>)
 8001cf2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cf4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001cf8:	60fb      	str	r3, [r7, #12]
 8001cfa:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cfc:	4b15      	ldr	r3, [pc, #84]	@ (8001d54 <HAL_FDCAN_MspInit+0xc0>)
 8001cfe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d00:	4a14      	ldr	r2, [pc, #80]	@ (8001d54 <HAL_FDCAN_MspInit+0xc0>)
 8001d02:	f043 0301 	orr.w	r3, r3, #1
 8001d06:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d08:	4b12      	ldr	r3, [pc, #72]	@ (8001d54 <HAL_FDCAN_MspInit+0xc0>)
 8001d0a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d0c:	f003 0301 	and.w	r3, r3, #1
 8001d10:	60bb      	str	r3, [r7, #8]
 8001d12:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001d14:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001d18:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d1a:	2302      	movs	r3, #2
 8001d1c:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d1e:	2300      	movs	r3, #0
 8001d20:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d22:	2300      	movs	r3, #0
 8001d24:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8001d26:	2309      	movs	r3, #9
 8001d28:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d2a:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001d2e:	4619      	mov	r1, r3
 8001d30:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001d34:	f002 fd0a 	bl	800474c <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 8001d38:	2200      	movs	r2, #0
 8001d3a:	2100      	movs	r1, #0
 8001d3c:	2015      	movs	r0, #21
 8001d3e:	f001 fe0c 	bl	800395a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8001d42:	2015      	movs	r0, #21
 8001d44:	f001 fe23 	bl	800398e <HAL_NVIC_EnableIRQ>
    /* NVIC setup now generated by CubeMX above */
    /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 8001d48:	bf00      	nop
 8001d4a:	3778      	adds	r7, #120	@ 0x78
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	bd80      	pop	{r7, pc}
 8001d50:	40006400 	.word	0x40006400
 8001d54:	40021000 	.word	0x40021000

08001d58 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b09e      	sub	sp, #120	@ 0x78
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d60:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001d64:	2200      	movs	r2, #0
 8001d66:	601a      	str	r2, [r3, #0]
 8001d68:	605a      	str	r2, [r3, #4]
 8001d6a:	609a      	str	r2, [r3, #8]
 8001d6c:	60da      	str	r2, [r3, #12]
 8001d6e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001d70:	f107 0310 	add.w	r3, r7, #16
 8001d74:	2254      	movs	r2, #84	@ 0x54
 8001d76:	2100      	movs	r1, #0
 8001d78:	4618      	mov	r0, r3
 8001d7a:	f007 fad5 	bl	8009328 <memset>
  if(hi2c->Instance==I2C1)
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	4a1f      	ldr	r2, [pc, #124]	@ (8001e00 <HAL_I2C_MspInit+0xa8>)
 8001d84:	4293      	cmp	r3, r2
 8001d86:	d136      	bne.n	8001df6 <HAL_I2C_MspInit+0x9e>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001d88:	2340      	movs	r3, #64	@ 0x40
 8001d8a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001d90:	f107 0310 	add.w	r3, r7, #16
 8001d94:	4618      	mov	r0, r3
 8001d96:	f003 fd87 	bl	80058a8 <HAL_RCCEx_PeriphCLKConfig>
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d001      	beq.n	8001da4 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001da0:	f7ff fefa 	bl	8001b98 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001da4:	4b17      	ldr	r3, [pc, #92]	@ (8001e04 <HAL_I2C_MspInit+0xac>)
 8001da6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001da8:	4a16      	ldr	r2, [pc, #88]	@ (8001e04 <HAL_I2C_MspInit+0xac>)
 8001daa:	f043 0302 	orr.w	r3, r3, #2
 8001dae:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001db0:	4b14      	ldr	r3, [pc, #80]	@ (8001e04 <HAL_I2C_MspInit+0xac>)
 8001db2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001db4:	f003 0302 	and.w	r3, r3, #2
 8001db8:	60fb      	str	r3, [r7, #12]
 8001dba:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8-BOOT0     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001dbc:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001dc0:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001dc2:	2312      	movs	r3, #18
 8001dc4:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dca:	2300      	movs	r3, #0
 8001dcc:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001dce:	2304      	movs	r3, #4
 8001dd0:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dd2:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001dd6:	4619      	mov	r1, r3
 8001dd8:	480b      	ldr	r0, [pc, #44]	@ (8001e08 <HAL_I2C_MspInit+0xb0>)
 8001dda:	f002 fcb7 	bl	800474c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001dde:	4b09      	ldr	r3, [pc, #36]	@ (8001e04 <HAL_I2C_MspInit+0xac>)
 8001de0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001de2:	4a08      	ldr	r2, [pc, #32]	@ (8001e04 <HAL_I2C_MspInit+0xac>)
 8001de4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001de8:	6593      	str	r3, [r2, #88]	@ 0x58
 8001dea:	4b06      	ldr	r3, [pc, #24]	@ (8001e04 <HAL_I2C_MspInit+0xac>)
 8001dec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dee:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001df2:	60bb      	str	r3, [r7, #8]
 8001df4:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001df6:	bf00      	nop
 8001df8:	3778      	adds	r7, #120	@ 0x78
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	bd80      	pop	{r7, pc}
 8001dfe:	bf00      	nop
 8001e00:	40005400 	.word	0x40005400
 8001e04:	40021000 	.word	0x40021000
 8001e08:	48000400 	.word	0x48000400

08001e0c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b09e      	sub	sp, #120	@ 0x78
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e14:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001e18:	2200      	movs	r2, #0
 8001e1a:	601a      	str	r2, [r3, #0]
 8001e1c:	605a      	str	r2, [r3, #4]
 8001e1e:	609a      	str	r2, [r3, #8]
 8001e20:	60da      	str	r2, [r3, #12]
 8001e22:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001e24:	f107 0310 	add.w	r3, r7, #16
 8001e28:	2254      	movs	r2, #84	@ 0x54
 8001e2a:	2100      	movs	r1, #0
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	f007 fa7b 	bl	8009328 <memset>
  if(huart->Instance==LPUART1)
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	4a1f      	ldr	r2, [pc, #124]	@ (8001eb4 <HAL_UART_MspInit+0xa8>)
 8001e38:	4293      	cmp	r3, r2
 8001e3a:	d136      	bne.n	8001eaa <HAL_UART_MspInit+0x9e>

    /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8001e3c:	2320      	movs	r3, #32
 8001e3e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8001e40:	2300      	movs	r3, #0
 8001e42:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001e44:	f107 0310 	add.w	r3, r7, #16
 8001e48:	4618      	mov	r0, r3
 8001e4a:	f003 fd2d 	bl	80058a8 <HAL_RCCEx_PeriphCLKConfig>
 8001e4e:	4603      	mov	r3, r0
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d001      	beq.n	8001e58 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001e54:	f7ff fea0 	bl	8001b98 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8001e58:	4b17      	ldr	r3, [pc, #92]	@ (8001eb8 <HAL_UART_MspInit+0xac>)
 8001e5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e5c:	4a16      	ldr	r2, [pc, #88]	@ (8001eb8 <HAL_UART_MspInit+0xac>)
 8001e5e:	f043 0301 	orr.w	r3, r3, #1
 8001e62:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8001e64:	4b14      	ldr	r3, [pc, #80]	@ (8001eb8 <HAL_UART_MspInit+0xac>)
 8001e66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e68:	f003 0301 	and.w	r3, r3, #1
 8001e6c:	60fb      	str	r3, [r7, #12]
 8001e6e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e70:	4b11      	ldr	r3, [pc, #68]	@ (8001eb8 <HAL_UART_MspInit+0xac>)
 8001e72:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e74:	4a10      	ldr	r2, [pc, #64]	@ (8001eb8 <HAL_UART_MspInit+0xac>)
 8001e76:	f043 0301 	orr.w	r3, r3, #1
 8001e7a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e7c:	4b0e      	ldr	r3, [pc, #56]	@ (8001eb8 <HAL_UART_MspInit+0xac>)
 8001e7e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e80:	f003 0301 	and.w	r3, r3, #1
 8001e84:	60bb      	str	r3, [r7, #8]
 8001e86:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 8001e88:	230c      	movs	r3, #12
 8001e8a:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e8c:	2302      	movs	r3, #2
 8001e8e:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e90:	2300      	movs	r3, #0
 8001e92:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e94:	2300      	movs	r3, #0
 8001e96:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8001e98:	230c      	movs	r3, #12
 8001e9a:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e9c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001ea0:	4619      	mov	r1, r3
 8001ea2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001ea6:	f002 fc51 	bl	800474c <HAL_GPIO_Init>

    /* USER CODE END LPUART1_MspInit 1 */

  }

}
 8001eaa:	bf00      	nop
 8001eac:	3778      	adds	r7, #120	@ 0x78
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	bd80      	pop	{r7, pc}
 8001eb2:	bf00      	nop
 8001eb4:	40008000 	.word	0x40008000
 8001eb8:	40021000 	.word	0x40021000

08001ebc <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b098      	sub	sp, #96	@ 0x60
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001ec4:	f107 030c 	add.w	r3, r7, #12
 8001ec8:	2254      	movs	r2, #84	@ 0x54
 8001eca:	2100      	movs	r1, #0
 8001ecc:	4618      	mov	r0, r3
 8001ece:	f007 fa2b 	bl	8009328 <memset>
  if(hrtc->Instance==RTC)
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	4a15      	ldr	r2, [pc, #84]	@ (8001f2c <HAL_RTC_MspInit+0x70>)
 8001ed8:	4293      	cmp	r3, r2
 8001eda:	d123      	bne.n	8001f24 <HAL_RTC_MspInit+0x68>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001edc:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8001ee0:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001ee2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001ee6:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ee8:	f107 030c 	add.w	r3, r7, #12
 8001eec:	4618      	mov	r0, r3
 8001eee:	f003 fcdb 	bl	80058a8 <HAL_RCCEx_PeriphCLKConfig>
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d001      	beq.n	8001efc <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 8001ef8:	f7ff fe4e 	bl	8001b98 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001efc:	4b0c      	ldr	r3, [pc, #48]	@ (8001f30 <HAL_RTC_MspInit+0x74>)
 8001efe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001f02:	4a0b      	ldr	r2, [pc, #44]	@ (8001f30 <HAL_RTC_MspInit+0x74>)
 8001f04:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001f08:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8001f0c:	4b08      	ldr	r3, [pc, #32]	@ (8001f30 <HAL_RTC_MspInit+0x74>)
 8001f0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f10:	4a07      	ldr	r2, [pc, #28]	@ (8001f30 <HAL_RTC_MspInit+0x74>)
 8001f12:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001f16:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f18:	4b05      	ldr	r3, [pc, #20]	@ (8001f30 <HAL_RTC_MspInit+0x74>)
 8001f1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f1c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f20:	60bb      	str	r3, [r7, #8]
 8001f22:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8001f24:	bf00      	nop
 8001f26:	3760      	adds	r7, #96	@ 0x60
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	bd80      	pop	{r7, pc}
 8001f2c:	40002800 	.word	0x40002800
 8001f30:	40021000 	.word	0x40021000

08001f34 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b08c      	sub	sp, #48	@ 0x30
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f3c:	f107 031c 	add.w	r3, r7, #28
 8001f40:	2200      	movs	r2, #0
 8001f42:	601a      	str	r2, [r3, #0]
 8001f44:	605a      	str	r2, [r3, #4]
 8001f46:	609a      	str	r2, [r3, #8]
 8001f48:	60da      	str	r2, [r3, #12]
 8001f4a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	4a46      	ldr	r2, [pc, #280]	@ (800206c <HAL_SPI_MspInit+0x138>)
 8001f52:	4293      	cmp	r3, r2
 8001f54:	d13a      	bne.n	8001fcc <HAL_SPI_MspInit+0x98>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001f56:	4b46      	ldr	r3, [pc, #280]	@ (8002070 <HAL_SPI_MspInit+0x13c>)
 8001f58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f5a:	4a45      	ldr	r2, [pc, #276]	@ (8002070 <HAL_SPI_MspInit+0x13c>)
 8001f5c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001f60:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f62:	4b43      	ldr	r3, [pc, #268]	@ (8002070 <HAL_SPI_MspInit+0x13c>)
 8001f64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f66:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f6a:	61bb      	str	r3, [r7, #24]
 8001f6c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f6e:	4b40      	ldr	r3, [pc, #256]	@ (8002070 <HAL_SPI_MspInit+0x13c>)
 8001f70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f72:	4a3f      	ldr	r2, [pc, #252]	@ (8002070 <HAL_SPI_MspInit+0x13c>)
 8001f74:	f043 0302 	orr.w	r3, r3, #2
 8001f78:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f7a:	4b3d      	ldr	r3, [pc, #244]	@ (8002070 <HAL_SPI_MspInit+0x13c>)
 8001f7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f7e:	f003 0302 	and.w	r3, r3, #2
 8001f82:	617b      	str	r3, [r7, #20]
 8001f84:	697b      	ldr	r3, [r7, #20]
    PB12     ------> SPI2_NSS
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001f86:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001f8a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f8c:	2302      	movs	r3, #2
 8001f8e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001f90:	2301      	movs	r3, #1
 8001f92:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f94:	2303      	movs	r3, #3
 8001f96:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001f98:	2305      	movs	r3, #5
 8001f9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f9c:	f107 031c 	add.w	r3, r7, #28
 8001fa0:	4619      	mov	r1, r3
 8001fa2:	4834      	ldr	r0, [pc, #208]	@ (8002074 <HAL_SPI_MspInit+0x140>)
 8001fa4:	f002 fbd2 	bl	800474c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001fa8:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8001fac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fae:	2302      	movs	r3, #2
 8001fb0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fb6:	2303      	movs	r3, #3
 8001fb8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001fba:	2305      	movs	r3, #5
 8001fbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fbe:	f107 031c 	add.w	r3, r7, #28
 8001fc2:	4619      	mov	r1, r3
 8001fc4:	482b      	ldr	r0, [pc, #172]	@ (8002074 <HAL_SPI_MspInit+0x140>)
 8001fc6:	f002 fbc1 	bl	800474c <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI3_MspInit 1 */

    /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001fca:	e04a      	b.n	8002062 <HAL_SPI_MspInit+0x12e>
  else if(hspi->Instance==SPI3)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	4a29      	ldr	r2, [pc, #164]	@ (8002078 <HAL_SPI_MspInit+0x144>)
 8001fd2:	4293      	cmp	r3, r2
 8001fd4:	d145      	bne.n	8002062 <HAL_SPI_MspInit+0x12e>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001fd6:	4b26      	ldr	r3, [pc, #152]	@ (8002070 <HAL_SPI_MspInit+0x13c>)
 8001fd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fda:	4a25      	ldr	r2, [pc, #148]	@ (8002070 <HAL_SPI_MspInit+0x13c>)
 8001fdc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001fe0:	6593      	str	r3, [r2, #88]	@ 0x58
 8001fe2:	4b23      	ldr	r3, [pc, #140]	@ (8002070 <HAL_SPI_MspInit+0x13c>)
 8001fe4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fe6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001fea:	613b      	str	r3, [r7, #16]
 8001fec:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fee:	4b20      	ldr	r3, [pc, #128]	@ (8002070 <HAL_SPI_MspInit+0x13c>)
 8001ff0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ff2:	4a1f      	ldr	r2, [pc, #124]	@ (8002070 <HAL_SPI_MspInit+0x13c>)
 8001ff4:	f043 0301 	orr.w	r3, r3, #1
 8001ff8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ffa:	4b1d      	ldr	r3, [pc, #116]	@ (8002070 <HAL_SPI_MspInit+0x13c>)
 8001ffc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ffe:	f003 0301 	and.w	r3, r3, #1
 8002002:	60fb      	str	r3, [r7, #12]
 8002004:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002006:	4b1a      	ldr	r3, [pc, #104]	@ (8002070 <HAL_SPI_MspInit+0x13c>)
 8002008:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800200a:	4a19      	ldr	r2, [pc, #100]	@ (8002070 <HAL_SPI_MspInit+0x13c>)
 800200c:	f043 0304 	orr.w	r3, r3, #4
 8002010:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002012:	4b17      	ldr	r3, [pc, #92]	@ (8002070 <HAL_SPI_MspInit+0x13c>)
 8002014:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002016:	f003 0304 	and.w	r3, r3, #4
 800201a:	60bb      	str	r3, [r7, #8]
 800201c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800201e:	2310      	movs	r3, #16
 8002020:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002022:	2302      	movs	r3, #2
 8002024:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002026:	2300      	movs	r3, #0
 8002028:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800202a:	2300      	movs	r3, #0
 800202c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800202e:	2306      	movs	r3, #6
 8002030:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002032:	f107 031c 	add.w	r3, r7, #28
 8002036:	4619      	mov	r1, r3
 8002038:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800203c:	f002 fb86 	bl	800474c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8002040:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8002044:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002046:	2302      	movs	r3, #2
 8002048:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800204a:	2300      	movs	r3, #0
 800204c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800204e:	2303      	movs	r3, #3
 8002050:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002052:	2306      	movs	r3, #6
 8002054:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002056:	f107 031c 	add.w	r3, r7, #28
 800205a:	4619      	mov	r1, r3
 800205c:	4807      	ldr	r0, [pc, #28]	@ (800207c <HAL_SPI_MspInit+0x148>)
 800205e:	f002 fb75 	bl	800474c <HAL_GPIO_Init>
}
 8002062:	bf00      	nop
 8002064:	3730      	adds	r7, #48	@ 0x30
 8002066:	46bd      	mov	sp, r7
 8002068:	bd80      	pop	{r7, pc}
 800206a:	bf00      	nop
 800206c:	40003800 	.word	0x40003800
 8002070:	40021000 	.word	0x40021000
 8002074:	48000400 	.word	0x48000400
 8002078:	40003c00 	.word	0x40003c00
 800207c:	48000800 	.word	0x48000800

08002080 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002080:	b480      	push	{r7}
 8002082:	b085      	sub	sp, #20
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	4a13      	ldr	r2, [pc, #76]	@ (80020dc <HAL_TIM_PWM_MspInit+0x5c>)
 800208e:	4293      	cmp	r3, r2
 8002090:	d10c      	bne.n	80020ac <HAL_TIM_PWM_MspInit+0x2c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002092:	4b13      	ldr	r3, [pc, #76]	@ (80020e0 <HAL_TIM_PWM_MspInit+0x60>)
 8002094:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002096:	4a12      	ldr	r2, [pc, #72]	@ (80020e0 <HAL_TIM_PWM_MspInit+0x60>)
 8002098:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800209c:	6613      	str	r3, [r2, #96]	@ 0x60
 800209e:	4b10      	ldr	r3, [pc, #64]	@ (80020e0 <HAL_TIM_PWM_MspInit+0x60>)
 80020a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80020a2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80020a6:	60fb      	str	r3, [r7, #12]
 80020a8:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 80020aa:	e010      	b.n	80020ce <HAL_TIM_PWM_MspInit+0x4e>
  else if(htim_pwm->Instance==TIM3)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	4a0c      	ldr	r2, [pc, #48]	@ (80020e4 <HAL_TIM_PWM_MspInit+0x64>)
 80020b2:	4293      	cmp	r3, r2
 80020b4:	d10b      	bne.n	80020ce <HAL_TIM_PWM_MspInit+0x4e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80020b6:	4b0a      	ldr	r3, [pc, #40]	@ (80020e0 <HAL_TIM_PWM_MspInit+0x60>)
 80020b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020ba:	4a09      	ldr	r2, [pc, #36]	@ (80020e0 <HAL_TIM_PWM_MspInit+0x60>)
 80020bc:	f043 0302 	orr.w	r3, r3, #2
 80020c0:	6593      	str	r3, [r2, #88]	@ 0x58
 80020c2:	4b07      	ldr	r3, [pc, #28]	@ (80020e0 <HAL_TIM_PWM_MspInit+0x60>)
 80020c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020c6:	f003 0302 	and.w	r3, r3, #2
 80020ca:	60bb      	str	r3, [r7, #8]
 80020cc:	68bb      	ldr	r3, [r7, #8]
}
 80020ce:	bf00      	nop
 80020d0:	3714      	adds	r7, #20
 80020d2:	46bd      	mov	sp, r7
 80020d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d8:	4770      	bx	lr
 80020da:	bf00      	nop
 80020dc:	40012c00 	.word	0x40012c00
 80020e0:	40021000 	.word	0x40021000
 80020e4:	40000400 	.word	0x40000400

080020e8 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80020e8:	b480      	push	{r7}
 80020ea:	b085      	sub	sp, #20
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80020f8:	d10c      	bne.n	8002114 <HAL_TIM_Base_MspInit+0x2c>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80020fa:	4b12      	ldr	r3, [pc, #72]	@ (8002144 <HAL_TIM_Base_MspInit+0x5c>)
 80020fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020fe:	4a11      	ldr	r2, [pc, #68]	@ (8002144 <HAL_TIM_Base_MspInit+0x5c>)
 8002100:	f043 0301 	orr.w	r3, r3, #1
 8002104:	6593      	str	r3, [r2, #88]	@ 0x58
 8002106:	4b0f      	ldr	r3, [pc, #60]	@ (8002144 <HAL_TIM_Base_MspInit+0x5c>)
 8002108:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800210a:	f003 0301 	and.w	r3, r3, #1
 800210e:	60fb      	str	r3, [r7, #12]
 8002110:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM8_MspInit 1 */

    /* USER CODE END TIM8_MspInit 1 */
  }

}
 8002112:	e010      	b.n	8002136 <HAL_TIM_Base_MspInit+0x4e>
  else if(htim_base->Instance==TIM8)
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	4a0b      	ldr	r2, [pc, #44]	@ (8002148 <HAL_TIM_Base_MspInit+0x60>)
 800211a:	4293      	cmp	r3, r2
 800211c:	d10b      	bne.n	8002136 <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800211e:	4b09      	ldr	r3, [pc, #36]	@ (8002144 <HAL_TIM_Base_MspInit+0x5c>)
 8002120:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002122:	4a08      	ldr	r2, [pc, #32]	@ (8002144 <HAL_TIM_Base_MspInit+0x5c>)
 8002124:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002128:	6613      	str	r3, [r2, #96]	@ 0x60
 800212a:	4b06      	ldr	r3, [pc, #24]	@ (8002144 <HAL_TIM_Base_MspInit+0x5c>)
 800212c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800212e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002132:	60bb      	str	r3, [r7, #8]
 8002134:	68bb      	ldr	r3, [r7, #8]
}
 8002136:	bf00      	nop
 8002138:	3714      	adds	r7, #20
 800213a:	46bd      	mov	sp, r7
 800213c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002140:	4770      	bx	lr
 8002142:	bf00      	nop
 8002144:	40021000 	.word	0x40021000
 8002148:	40013400 	.word	0x40013400

0800214c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b08a      	sub	sp, #40	@ 0x28
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002154:	f107 0314 	add.w	r3, r7, #20
 8002158:	2200      	movs	r2, #0
 800215a:	601a      	str	r2, [r3, #0]
 800215c:	605a      	str	r2, [r3, #4]
 800215e:	609a      	str	r2, [r3, #8]
 8002160:	60da      	str	r2, [r3, #12]
 8002162:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	4a22      	ldr	r2, [pc, #136]	@ (80021f4 <HAL_TIM_MspPostInit+0xa8>)
 800216a:	4293      	cmp	r3, r2
 800216c:	d11d      	bne.n	80021aa <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800216e:	4b22      	ldr	r3, [pc, #136]	@ (80021f8 <HAL_TIM_MspPostInit+0xac>)
 8002170:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002172:	4a21      	ldr	r2, [pc, #132]	@ (80021f8 <HAL_TIM_MspPostInit+0xac>)
 8002174:	f043 0304 	orr.w	r3, r3, #4
 8002178:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800217a:	4b1f      	ldr	r3, [pc, #124]	@ (80021f8 <HAL_TIM_MspPostInit+0xac>)
 800217c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800217e:	f003 0304 	and.w	r3, r3, #4
 8002182:	613b      	str	r3, [r7, #16]
 8002184:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PC13     ------> TIM1_CH1N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002186:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800218a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800218c:	2302      	movs	r3, #2
 800218e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002190:	2300      	movs	r3, #0
 8002192:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002194:	2300      	movs	r3, #0
 8002196:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 8002198:	2304      	movs	r3, #4
 800219a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800219c:	f107 0314 	add.w	r3, r7, #20
 80021a0:	4619      	mov	r1, r3
 80021a2:	4816      	ldr	r0, [pc, #88]	@ (80021fc <HAL_TIM_MspPostInit+0xb0>)
 80021a4:	f002 fad2 	bl	800474c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80021a8:	e020      	b.n	80021ec <HAL_TIM_MspPostInit+0xa0>
  else if(htim->Instance==TIM3)
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	4a14      	ldr	r2, [pc, #80]	@ (8002200 <HAL_TIM_MspPostInit+0xb4>)
 80021b0:	4293      	cmp	r3, r2
 80021b2:	d11b      	bne.n	80021ec <HAL_TIM_MspPostInit+0xa0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021b4:	4b10      	ldr	r3, [pc, #64]	@ (80021f8 <HAL_TIM_MspPostInit+0xac>)
 80021b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021b8:	4a0f      	ldr	r2, [pc, #60]	@ (80021f8 <HAL_TIM_MspPostInit+0xac>)
 80021ba:	f043 0302 	orr.w	r3, r3, #2
 80021be:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80021c0:	4b0d      	ldr	r3, [pc, #52]	@ (80021f8 <HAL_TIM_MspPostInit+0xac>)
 80021c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021c4:	f003 0302 	and.w	r3, r3, #2
 80021c8:	60fb      	str	r3, [r7, #12]
 80021ca:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80021cc:	2380      	movs	r3, #128	@ 0x80
 80021ce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021d0:	2302      	movs	r3, #2
 80021d2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021d4:	2300      	movs	r3, #0
 80021d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021d8:	2300      	movs	r3, #0
 80021da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM3;
 80021dc:	230a      	movs	r3, #10
 80021de:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021e0:	f107 0314 	add.w	r3, r7, #20
 80021e4:	4619      	mov	r1, r3
 80021e6:	4807      	ldr	r0, [pc, #28]	@ (8002204 <HAL_TIM_MspPostInit+0xb8>)
 80021e8:	f002 fab0 	bl	800474c <HAL_GPIO_Init>
}
 80021ec:	bf00      	nop
 80021ee:	3728      	adds	r7, #40	@ 0x28
 80021f0:	46bd      	mov	sp, r7
 80021f2:	bd80      	pop	{r7, pc}
 80021f4:	40012c00 	.word	0x40012c00
 80021f8:	40021000 	.word	0x40021000
 80021fc:	48000800 	.word	0x48000800
 8002200:	40000400 	.word	0x40000400
 8002204:	48000400 	.word	0x48000400

08002208 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002208:	b480      	push	{r7}
 800220a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800220c:	bf00      	nop
 800220e:	e7fd      	b.n	800220c <NMI_Handler+0x4>

08002210 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002210:	b480      	push	{r7}
 8002212:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002214:	bf00      	nop
 8002216:	e7fd      	b.n	8002214 <HardFault_Handler+0x4>

08002218 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002218:	b480      	push	{r7}
 800221a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800221c:	bf00      	nop
 800221e:	e7fd      	b.n	800221c <MemManage_Handler+0x4>

08002220 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002220:	b480      	push	{r7}
 8002222:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002224:	bf00      	nop
 8002226:	e7fd      	b.n	8002224 <BusFault_Handler+0x4>

08002228 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002228:	b480      	push	{r7}
 800222a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800222c:	bf00      	nop
 800222e:	e7fd      	b.n	800222c <UsageFault_Handler+0x4>

08002230 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002230:	b480      	push	{r7}
 8002232:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002234:	bf00      	nop
 8002236:	46bd      	mov	sp, r7
 8002238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223c:	4770      	bx	lr

0800223e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800223e:	b480      	push	{r7}
 8002240:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002242:	bf00      	nop
 8002244:	46bd      	mov	sp, r7
 8002246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224a:	4770      	bx	lr

0800224c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800224c:	b480      	push	{r7}
 800224e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002250:	bf00      	nop
 8002252:	46bd      	mov	sp, r7
 8002254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002258:	4770      	bx	lr

0800225a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800225a:	b580      	push	{r7, lr}
 800225c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800225e:	f000 f961 	bl	8002524 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002262:	bf00      	nop
 8002264:	bd80      	pop	{r7, pc}
	...

08002268 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 800226c:	4802      	ldr	r0, [pc, #8]	@ (8002278 <FDCAN1_IT0_IRQHandler+0x10>)
 800226e:	f001 ffe9 	bl	8004244 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 8002272:	bf00      	nop
 8002274:	bd80      	pop	{r7, pc}
 8002276:	bf00      	nop
 8002278:	20000250 	.word	0x20000250

0800227c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800227c:	b480      	push	{r7}
 800227e:	af00      	add	r7, sp, #0
  return 1;
 8002280:	2301      	movs	r3, #1
}
 8002282:	4618      	mov	r0, r3
 8002284:	46bd      	mov	sp, r7
 8002286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228a:	4770      	bx	lr

0800228c <_kill>:

int _kill(int pid, int sig)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	b082      	sub	sp, #8
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
 8002294:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002296:	f007 f8a9 	bl	80093ec <__errno>
 800229a:	4603      	mov	r3, r0
 800229c:	2216      	movs	r2, #22
 800229e:	601a      	str	r2, [r3, #0]
  return -1;
 80022a0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80022a4:	4618      	mov	r0, r3
 80022a6:	3708      	adds	r7, #8
 80022a8:	46bd      	mov	sp, r7
 80022aa:	bd80      	pop	{r7, pc}

080022ac <_exit>:

void _exit (int status)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b082      	sub	sp, #8
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80022b4:	f04f 31ff 	mov.w	r1, #4294967295
 80022b8:	6878      	ldr	r0, [r7, #4]
 80022ba:	f7ff ffe7 	bl	800228c <_kill>
  while (1) {}    /* Make sure we hang here */
 80022be:	bf00      	nop
 80022c0:	e7fd      	b.n	80022be <_exit+0x12>

080022c2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80022c2:	b580      	push	{r7, lr}
 80022c4:	b086      	sub	sp, #24
 80022c6:	af00      	add	r7, sp, #0
 80022c8:	60f8      	str	r0, [r7, #12]
 80022ca:	60b9      	str	r1, [r7, #8]
 80022cc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022ce:	2300      	movs	r3, #0
 80022d0:	617b      	str	r3, [r7, #20]
 80022d2:	e00a      	b.n	80022ea <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80022d4:	f7ff fbde 	bl	8001a94 <__io_getchar>
 80022d8:	4601      	mov	r1, r0
 80022da:	68bb      	ldr	r3, [r7, #8]
 80022dc:	1c5a      	adds	r2, r3, #1
 80022de:	60ba      	str	r2, [r7, #8]
 80022e0:	b2ca      	uxtb	r2, r1
 80022e2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022e4:	697b      	ldr	r3, [r7, #20]
 80022e6:	3301      	adds	r3, #1
 80022e8:	617b      	str	r3, [r7, #20]
 80022ea:	697a      	ldr	r2, [r7, #20]
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	429a      	cmp	r2, r3
 80022f0:	dbf0      	blt.n	80022d4 <_read+0x12>
  }

  return len;
 80022f2:	687b      	ldr	r3, [r7, #4]
}
 80022f4:	4618      	mov	r0, r3
 80022f6:	3718      	adds	r7, #24
 80022f8:	46bd      	mov	sp, r7
 80022fa:	bd80      	pop	{r7, pc}

080022fc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b086      	sub	sp, #24
 8002300:	af00      	add	r7, sp, #0
 8002302:	60f8      	str	r0, [r7, #12]
 8002304:	60b9      	str	r1, [r7, #8]
 8002306:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002308:	2300      	movs	r3, #0
 800230a:	617b      	str	r3, [r7, #20]
 800230c:	e009      	b.n	8002322 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800230e:	68bb      	ldr	r3, [r7, #8]
 8002310:	1c5a      	adds	r2, r3, #1
 8002312:	60ba      	str	r2, [r7, #8]
 8002314:	781b      	ldrb	r3, [r3, #0]
 8002316:	4618      	mov	r0, r3
 8002318:	f7ff fbaa 	bl	8001a70 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800231c:	697b      	ldr	r3, [r7, #20]
 800231e:	3301      	adds	r3, #1
 8002320:	617b      	str	r3, [r7, #20]
 8002322:	697a      	ldr	r2, [r7, #20]
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	429a      	cmp	r2, r3
 8002328:	dbf1      	blt.n	800230e <_write+0x12>
  }
  return len;
 800232a:	687b      	ldr	r3, [r7, #4]
}
 800232c:	4618      	mov	r0, r3
 800232e:	3718      	adds	r7, #24
 8002330:	46bd      	mov	sp, r7
 8002332:	bd80      	pop	{r7, pc}

08002334 <_close>:

int _close(int file)
{
 8002334:	b480      	push	{r7}
 8002336:	b083      	sub	sp, #12
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800233c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002340:	4618      	mov	r0, r3
 8002342:	370c      	adds	r7, #12
 8002344:	46bd      	mov	sp, r7
 8002346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234a:	4770      	bx	lr

0800234c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800234c:	b480      	push	{r7}
 800234e:	b083      	sub	sp, #12
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
 8002354:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002356:	683b      	ldr	r3, [r7, #0]
 8002358:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800235c:	605a      	str	r2, [r3, #4]
  return 0;
 800235e:	2300      	movs	r3, #0
}
 8002360:	4618      	mov	r0, r3
 8002362:	370c      	adds	r7, #12
 8002364:	46bd      	mov	sp, r7
 8002366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236a:	4770      	bx	lr

0800236c <_isatty>:

int _isatty(int file)
{
 800236c:	b480      	push	{r7}
 800236e:	b083      	sub	sp, #12
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002374:	2301      	movs	r3, #1
}
 8002376:	4618      	mov	r0, r3
 8002378:	370c      	adds	r7, #12
 800237a:	46bd      	mov	sp, r7
 800237c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002380:	4770      	bx	lr

08002382 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002382:	b480      	push	{r7}
 8002384:	b085      	sub	sp, #20
 8002386:	af00      	add	r7, sp, #0
 8002388:	60f8      	str	r0, [r7, #12]
 800238a:	60b9      	str	r1, [r7, #8]
 800238c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800238e:	2300      	movs	r3, #0
}
 8002390:	4618      	mov	r0, r3
 8002392:	3714      	adds	r7, #20
 8002394:	46bd      	mov	sp, r7
 8002396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239a:	4770      	bx	lr

0800239c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800239c:	b580      	push	{r7, lr}
 800239e:	b086      	sub	sp, #24
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80023a4:	4a14      	ldr	r2, [pc, #80]	@ (80023f8 <_sbrk+0x5c>)
 80023a6:	4b15      	ldr	r3, [pc, #84]	@ (80023fc <_sbrk+0x60>)
 80023a8:	1ad3      	subs	r3, r2, r3
 80023aa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80023ac:	697b      	ldr	r3, [r7, #20]
 80023ae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80023b0:	4b13      	ldr	r3, [pc, #76]	@ (8002400 <_sbrk+0x64>)
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d102      	bne.n	80023be <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80023b8:	4b11      	ldr	r3, [pc, #68]	@ (8002400 <_sbrk+0x64>)
 80023ba:	4a12      	ldr	r2, [pc, #72]	@ (8002404 <_sbrk+0x68>)
 80023bc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80023be:	4b10      	ldr	r3, [pc, #64]	@ (8002400 <_sbrk+0x64>)
 80023c0:	681a      	ldr	r2, [r3, #0]
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	4413      	add	r3, r2
 80023c6:	693a      	ldr	r2, [r7, #16]
 80023c8:	429a      	cmp	r2, r3
 80023ca:	d207      	bcs.n	80023dc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80023cc:	f007 f80e 	bl	80093ec <__errno>
 80023d0:	4603      	mov	r3, r0
 80023d2:	220c      	movs	r2, #12
 80023d4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80023d6:	f04f 33ff 	mov.w	r3, #4294967295
 80023da:	e009      	b.n	80023f0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80023dc:	4b08      	ldr	r3, [pc, #32]	@ (8002400 <_sbrk+0x64>)
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80023e2:	4b07      	ldr	r3, [pc, #28]	@ (8002400 <_sbrk+0x64>)
 80023e4:	681a      	ldr	r2, [r3, #0]
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	4413      	add	r3, r2
 80023ea:	4a05      	ldr	r2, [pc, #20]	@ (8002400 <_sbrk+0x64>)
 80023ec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80023ee:	68fb      	ldr	r3, [r7, #12]
}
 80023f0:	4618      	mov	r0, r3
 80023f2:	3718      	adds	r7, #24
 80023f4:	46bd      	mov	sp, r7
 80023f6:	bd80      	pop	{r7, pc}
 80023f8:	20020000 	.word	0x20020000
 80023fc:	00000400 	.word	0x00000400
 8002400:	2000062c 	.word	0x2000062c
 8002404:	20000780 	.word	0x20000780

08002408 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002408:	b480      	push	{r7}
 800240a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800240c:	4b06      	ldr	r3, [pc, #24]	@ (8002428 <SystemInit+0x20>)
 800240e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002412:	4a05      	ldr	r2, [pc, #20]	@ (8002428 <SystemInit+0x20>)
 8002414:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002418:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800241c:	bf00      	nop
 800241e:	46bd      	mov	sp, r7
 8002420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002424:	4770      	bx	lr
 8002426:	bf00      	nop
 8002428:	e000ed00 	.word	0xe000ed00

0800242c <Reset_Handler>:
 800242c:	480d      	ldr	r0, [pc, #52]	@ (8002464 <LoopForever+0x2>)
 800242e:	4685      	mov	sp, r0
 8002430:	f7ff ffea 	bl	8002408 <SystemInit>
 8002434:	480c      	ldr	r0, [pc, #48]	@ (8002468 <LoopForever+0x6>)
 8002436:	490d      	ldr	r1, [pc, #52]	@ (800246c <LoopForever+0xa>)
 8002438:	4a0d      	ldr	r2, [pc, #52]	@ (8002470 <LoopForever+0xe>)
 800243a:	2300      	movs	r3, #0
 800243c:	e002      	b.n	8002444 <LoopCopyDataInit>

0800243e <CopyDataInit>:
 800243e:	58d4      	ldr	r4, [r2, r3]
 8002440:	50c4      	str	r4, [r0, r3]
 8002442:	3304      	adds	r3, #4

08002444 <LoopCopyDataInit>:
 8002444:	18c4      	adds	r4, r0, r3
 8002446:	428c      	cmp	r4, r1
 8002448:	d3f9      	bcc.n	800243e <CopyDataInit>
 800244a:	4a0a      	ldr	r2, [pc, #40]	@ (8002474 <LoopForever+0x12>)
 800244c:	4c0a      	ldr	r4, [pc, #40]	@ (8002478 <LoopForever+0x16>)
 800244e:	2300      	movs	r3, #0
 8002450:	e001      	b.n	8002456 <LoopFillZerobss>

08002452 <FillZerobss>:
 8002452:	6013      	str	r3, [r2, #0]
 8002454:	3204      	adds	r2, #4

08002456 <LoopFillZerobss>:
 8002456:	42a2      	cmp	r2, r4
 8002458:	d3fb      	bcc.n	8002452 <FillZerobss>
 800245a:	f006 ffcd 	bl	80093f8 <__libc_init_array>
 800245e:	f7fe fde7 	bl	8001030 <main>

08002462 <LoopForever>:
 8002462:	e7fe      	b.n	8002462 <LoopForever>
 8002464:	20020000 	.word	0x20020000
 8002468:	20000000 	.word	0x20000000
 800246c:	200001e4 	.word	0x200001e4
 8002470:	0800ccc4 	.word	0x0800ccc4
 8002474:	200001e4 	.word	0x200001e4
 8002478:	20000780 	.word	0x20000780

0800247c <ADC1_2_IRQHandler>:
 800247c:	e7fe      	b.n	800247c <ADC1_2_IRQHandler>

0800247e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800247e:	b580      	push	{r7, lr}
 8002480:	b082      	sub	sp, #8
 8002482:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002484:	2300      	movs	r3, #0
 8002486:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002488:	2003      	movs	r0, #3
 800248a:	f001 fa5b 	bl	8003944 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800248e:	2000      	movs	r0, #0
 8002490:	f000 f80e 	bl	80024b0 <HAL_InitTick>
 8002494:	4603      	mov	r3, r0
 8002496:	2b00      	cmp	r3, #0
 8002498:	d002      	beq.n	80024a0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800249a:	2301      	movs	r3, #1
 800249c:	71fb      	strb	r3, [r7, #7]
 800249e:	e001      	b.n	80024a4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80024a0:	f7ff fb80 	bl	8001ba4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80024a4:	79fb      	ldrb	r3, [r7, #7]

}
 80024a6:	4618      	mov	r0, r3
 80024a8:	3708      	adds	r7, #8
 80024aa:	46bd      	mov	sp, r7
 80024ac:	bd80      	pop	{r7, pc}
	...

080024b0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b084      	sub	sp, #16
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80024b8:	2300      	movs	r3, #0
 80024ba:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80024bc:	4b16      	ldr	r3, [pc, #88]	@ (8002518 <HAL_InitTick+0x68>)
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d022      	beq.n	800250a <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80024c4:	4b15      	ldr	r3, [pc, #84]	@ (800251c <HAL_InitTick+0x6c>)
 80024c6:	681a      	ldr	r2, [r3, #0]
 80024c8:	4b13      	ldr	r3, [pc, #76]	@ (8002518 <HAL_InitTick+0x68>)
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80024d0:	fbb1 f3f3 	udiv	r3, r1, r3
 80024d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80024d8:	4618      	mov	r0, r3
 80024da:	f001 fa66 	bl	80039aa <HAL_SYSTICK_Config>
 80024de:	4603      	mov	r3, r0
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d10f      	bne.n	8002504 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	2b0f      	cmp	r3, #15
 80024e8:	d809      	bhi.n	80024fe <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80024ea:	2200      	movs	r2, #0
 80024ec:	6879      	ldr	r1, [r7, #4]
 80024ee:	f04f 30ff 	mov.w	r0, #4294967295
 80024f2:	f001 fa32 	bl	800395a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80024f6:	4a0a      	ldr	r2, [pc, #40]	@ (8002520 <HAL_InitTick+0x70>)
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	6013      	str	r3, [r2, #0]
 80024fc:	e007      	b.n	800250e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80024fe:	2301      	movs	r3, #1
 8002500:	73fb      	strb	r3, [r7, #15]
 8002502:	e004      	b.n	800250e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002504:	2301      	movs	r3, #1
 8002506:	73fb      	strb	r3, [r7, #15]
 8002508:	e001      	b.n	800250e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800250a:	2301      	movs	r3, #1
 800250c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800250e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002510:	4618      	mov	r0, r3
 8002512:	3710      	adds	r7, #16
 8002514:	46bd      	mov	sp, r7
 8002516:	bd80      	pop	{r7, pc}
 8002518:	20000018 	.word	0x20000018
 800251c:	20000010 	.word	0x20000010
 8002520:	20000014 	.word	0x20000014

08002524 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002524:	b480      	push	{r7}
 8002526:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002528:	4b05      	ldr	r3, [pc, #20]	@ (8002540 <HAL_IncTick+0x1c>)
 800252a:	681a      	ldr	r2, [r3, #0]
 800252c:	4b05      	ldr	r3, [pc, #20]	@ (8002544 <HAL_IncTick+0x20>)
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	4413      	add	r3, r2
 8002532:	4a03      	ldr	r2, [pc, #12]	@ (8002540 <HAL_IncTick+0x1c>)
 8002534:	6013      	str	r3, [r2, #0]
}
 8002536:	bf00      	nop
 8002538:	46bd      	mov	sp, r7
 800253a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253e:	4770      	bx	lr
 8002540:	20000630 	.word	0x20000630
 8002544:	20000018 	.word	0x20000018

08002548 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002548:	b480      	push	{r7}
 800254a:	af00      	add	r7, sp, #0
  return uwTick;
 800254c:	4b03      	ldr	r3, [pc, #12]	@ (800255c <HAL_GetTick+0x14>)
 800254e:	681b      	ldr	r3, [r3, #0]
}
 8002550:	4618      	mov	r0, r3
 8002552:	46bd      	mov	sp, r7
 8002554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002558:	4770      	bx	lr
 800255a:	bf00      	nop
 800255c:	20000630 	.word	0x20000630

08002560 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	b084      	sub	sp, #16
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002568:	f7ff ffee 	bl	8002548 <HAL_GetTick>
 800256c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002578:	d004      	beq.n	8002584 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800257a:	4b09      	ldr	r3, [pc, #36]	@ (80025a0 <HAL_Delay+0x40>)
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	68fa      	ldr	r2, [r7, #12]
 8002580:	4413      	add	r3, r2
 8002582:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002584:	bf00      	nop
 8002586:	f7ff ffdf 	bl	8002548 <HAL_GetTick>
 800258a:	4602      	mov	r2, r0
 800258c:	68bb      	ldr	r3, [r7, #8]
 800258e:	1ad3      	subs	r3, r2, r3
 8002590:	68fa      	ldr	r2, [r7, #12]
 8002592:	429a      	cmp	r2, r3
 8002594:	d8f7      	bhi.n	8002586 <HAL_Delay+0x26>
  {
  }
}
 8002596:	bf00      	nop
 8002598:	bf00      	nop
 800259a:	3710      	adds	r7, #16
 800259c:	46bd      	mov	sp, r7
 800259e:	bd80      	pop	{r7, pc}
 80025a0:	20000018 	.word	0x20000018

080025a4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80025a4:	b480      	push	{r7}
 80025a6:	b083      	sub	sp, #12
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
 80025ac:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	689b      	ldr	r3, [r3, #8]
 80025b2:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80025b6:	683b      	ldr	r3, [r7, #0]
 80025b8:	431a      	orrs	r2, r3
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	609a      	str	r2, [r3, #8]
}
 80025be:	bf00      	nop
 80025c0:	370c      	adds	r7, #12
 80025c2:	46bd      	mov	sp, r7
 80025c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c8:	4770      	bx	lr

080025ca <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80025ca:	b480      	push	{r7}
 80025cc:	b083      	sub	sp, #12
 80025ce:	af00      	add	r7, sp, #0
 80025d0:	6078      	str	r0, [r7, #4]
 80025d2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	689b      	ldr	r3, [r3, #8]
 80025d8:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80025dc:	683b      	ldr	r3, [r7, #0]
 80025de:	431a      	orrs	r2, r3
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	609a      	str	r2, [r3, #8]
}
 80025e4:	bf00      	nop
 80025e6:	370c      	adds	r7, #12
 80025e8:	46bd      	mov	sp, r7
 80025ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ee:	4770      	bx	lr

080025f0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80025f0:	b480      	push	{r7}
 80025f2:	b083      	sub	sp, #12
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	689b      	ldr	r3, [r3, #8]
 80025fc:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002600:	4618      	mov	r0, r3
 8002602:	370c      	adds	r7, #12
 8002604:	46bd      	mov	sp, r7
 8002606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260a:	4770      	bx	lr

0800260c <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800260c:	b480      	push	{r7}
 800260e:	b087      	sub	sp, #28
 8002610:	af00      	add	r7, sp, #0
 8002612:	60f8      	str	r0, [r7, #12]
 8002614:	60b9      	str	r1, [r7, #8]
 8002616:	607a      	str	r2, [r7, #4]
 8002618:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	3360      	adds	r3, #96	@ 0x60
 800261e:	461a      	mov	r2, r3
 8002620:	68bb      	ldr	r3, [r7, #8]
 8002622:	009b      	lsls	r3, r3, #2
 8002624:	4413      	add	r3, r2
 8002626:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002628:	697b      	ldr	r3, [r7, #20]
 800262a:	681a      	ldr	r2, [r3, #0]
 800262c:	4b08      	ldr	r3, [pc, #32]	@ (8002650 <LL_ADC_SetOffset+0x44>)
 800262e:	4013      	ands	r3, r2
 8002630:	687a      	ldr	r2, [r7, #4]
 8002632:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8002636:	683a      	ldr	r2, [r7, #0]
 8002638:	430a      	orrs	r2, r1
 800263a:	4313      	orrs	r3, r2
 800263c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002640:	697b      	ldr	r3, [r7, #20]
 8002642:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002644:	bf00      	nop
 8002646:	371c      	adds	r7, #28
 8002648:	46bd      	mov	sp, r7
 800264a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264e:	4770      	bx	lr
 8002650:	03fff000 	.word	0x03fff000

08002654 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002654:	b480      	push	{r7}
 8002656:	b085      	sub	sp, #20
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]
 800265c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	3360      	adds	r3, #96	@ 0x60
 8002662:	461a      	mov	r2, r3
 8002664:	683b      	ldr	r3, [r7, #0]
 8002666:	009b      	lsls	r3, r3, #2
 8002668:	4413      	add	r3, r2
 800266a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002674:	4618      	mov	r0, r3
 8002676:	3714      	adds	r7, #20
 8002678:	46bd      	mov	sp, r7
 800267a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267e:	4770      	bx	lr

08002680 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002680:	b480      	push	{r7}
 8002682:	b087      	sub	sp, #28
 8002684:	af00      	add	r7, sp, #0
 8002686:	60f8      	str	r0, [r7, #12]
 8002688:	60b9      	str	r1, [r7, #8]
 800268a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	3360      	adds	r3, #96	@ 0x60
 8002690:	461a      	mov	r2, r3
 8002692:	68bb      	ldr	r3, [r7, #8]
 8002694:	009b      	lsls	r3, r3, #2
 8002696:	4413      	add	r3, r2
 8002698:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800269a:	697b      	ldr	r3, [r7, #20]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	431a      	orrs	r2, r3
 80026a6:	697b      	ldr	r3, [r7, #20]
 80026a8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80026aa:	bf00      	nop
 80026ac:	371c      	adds	r7, #28
 80026ae:	46bd      	mov	sp, r7
 80026b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b4:	4770      	bx	lr

080026b6 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80026b6:	b480      	push	{r7}
 80026b8:	b087      	sub	sp, #28
 80026ba:	af00      	add	r7, sp, #0
 80026bc:	60f8      	str	r0, [r7, #12]
 80026be:	60b9      	str	r1, [r7, #8]
 80026c0:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	3360      	adds	r3, #96	@ 0x60
 80026c6:	461a      	mov	r2, r3
 80026c8:	68bb      	ldr	r3, [r7, #8]
 80026ca:	009b      	lsls	r3, r3, #2
 80026cc:	4413      	add	r3, r2
 80026ce:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80026d0:	697b      	ldr	r3, [r7, #20]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	431a      	orrs	r2, r3
 80026dc:	697b      	ldr	r3, [r7, #20]
 80026de:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 80026e0:	bf00      	nop
 80026e2:	371c      	adds	r7, #28
 80026e4:	46bd      	mov	sp, r7
 80026e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ea:	4770      	bx	lr

080026ec <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80026ec:	b480      	push	{r7}
 80026ee:	b087      	sub	sp, #28
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	60f8      	str	r0, [r7, #12]
 80026f4:	60b9      	str	r1, [r7, #8]
 80026f6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	3360      	adds	r3, #96	@ 0x60
 80026fc:	461a      	mov	r2, r3
 80026fe:	68bb      	ldr	r3, [r7, #8]
 8002700:	009b      	lsls	r3, r3, #2
 8002702:	4413      	add	r3, r2
 8002704:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002706:	697b      	ldr	r3, [r7, #20]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	431a      	orrs	r2, r3
 8002712:	697b      	ldr	r3, [r7, #20]
 8002714:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8002716:	bf00      	nop
 8002718:	371c      	adds	r7, #28
 800271a:	46bd      	mov	sp, r7
 800271c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002720:	4770      	bx	lr

08002722 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8002722:	b480      	push	{r7}
 8002724:	b083      	sub	sp, #12
 8002726:	af00      	add	r7, sp, #0
 8002728:	6078      	str	r0, [r7, #4]
 800272a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	695b      	ldr	r3, [r3, #20]
 8002730:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	431a      	orrs	r2, r3
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	615a      	str	r2, [r3, #20]
}
 800273c:	bf00      	nop
 800273e:	370c      	adds	r7, #12
 8002740:	46bd      	mov	sp, r7
 8002742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002746:	4770      	bx	lr

08002748 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002748:	b480      	push	{r7}
 800274a:	b087      	sub	sp, #28
 800274c:	af00      	add	r7, sp, #0
 800274e:	60f8      	str	r0, [r7, #12]
 8002750:	60b9      	str	r1, [r7, #8]
 8002752:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	3330      	adds	r3, #48	@ 0x30
 8002758:	461a      	mov	r2, r3
 800275a:	68bb      	ldr	r3, [r7, #8]
 800275c:	0a1b      	lsrs	r3, r3, #8
 800275e:	009b      	lsls	r3, r3, #2
 8002760:	f003 030c 	and.w	r3, r3, #12
 8002764:	4413      	add	r3, r2
 8002766:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002768:	697b      	ldr	r3, [r7, #20]
 800276a:	681a      	ldr	r2, [r3, #0]
 800276c:	68bb      	ldr	r3, [r7, #8]
 800276e:	f003 031f 	and.w	r3, r3, #31
 8002772:	211f      	movs	r1, #31
 8002774:	fa01 f303 	lsl.w	r3, r1, r3
 8002778:	43db      	mvns	r3, r3
 800277a:	401a      	ands	r2, r3
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	0e9b      	lsrs	r3, r3, #26
 8002780:	f003 011f 	and.w	r1, r3, #31
 8002784:	68bb      	ldr	r3, [r7, #8]
 8002786:	f003 031f 	and.w	r3, r3, #31
 800278a:	fa01 f303 	lsl.w	r3, r1, r3
 800278e:	431a      	orrs	r2, r3
 8002790:	697b      	ldr	r3, [r7, #20]
 8002792:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002794:	bf00      	nop
 8002796:	371c      	adds	r7, #28
 8002798:	46bd      	mov	sp, r7
 800279a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279e:	4770      	bx	lr

080027a0 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80027a0:	b480      	push	{r7}
 80027a2:	b087      	sub	sp, #28
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	60f8      	str	r0, [r7, #12]
 80027a8:	60b9      	str	r1, [r7, #8]
 80027aa:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	3314      	adds	r3, #20
 80027b0:	461a      	mov	r2, r3
 80027b2:	68bb      	ldr	r3, [r7, #8]
 80027b4:	0e5b      	lsrs	r3, r3, #25
 80027b6:	009b      	lsls	r3, r3, #2
 80027b8:	f003 0304 	and.w	r3, r3, #4
 80027bc:	4413      	add	r3, r2
 80027be:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80027c0:	697b      	ldr	r3, [r7, #20]
 80027c2:	681a      	ldr	r2, [r3, #0]
 80027c4:	68bb      	ldr	r3, [r7, #8]
 80027c6:	0d1b      	lsrs	r3, r3, #20
 80027c8:	f003 031f 	and.w	r3, r3, #31
 80027cc:	2107      	movs	r1, #7
 80027ce:	fa01 f303 	lsl.w	r3, r1, r3
 80027d2:	43db      	mvns	r3, r3
 80027d4:	401a      	ands	r2, r3
 80027d6:	68bb      	ldr	r3, [r7, #8]
 80027d8:	0d1b      	lsrs	r3, r3, #20
 80027da:	f003 031f 	and.w	r3, r3, #31
 80027de:	6879      	ldr	r1, [r7, #4]
 80027e0:	fa01 f303 	lsl.w	r3, r1, r3
 80027e4:	431a      	orrs	r2, r3
 80027e6:	697b      	ldr	r3, [r7, #20]
 80027e8:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80027ea:	bf00      	nop
 80027ec:	371c      	adds	r7, #28
 80027ee:	46bd      	mov	sp, r7
 80027f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f4:	4770      	bx	lr
	...

080027f8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80027f8:	b480      	push	{r7}
 80027fa:	b085      	sub	sp, #20
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	60f8      	str	r0, [r7, #12]
 8002800:	60b9      	str	r1, [r7, #8]
 8002802:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800280a:	68bb      	ldr	r3, [r7, #8]
 800280c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002810:	43db      	mvns	r3, r3
 8002812:	401a      	ands	r2, r3
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	f003 0318 	and.w	r3, r3, #24
 800281a:	4908      	ldr	r1, [pc, #32]	@ (800283c <LL_ADC_SetChannelSingleDiff+0x44>)
 800281c:	40d9      	lsrs	r1, r3
 800281e:	68bb      	ldr	r3, [r7, #8]
 8002820:	400b      	ands	r3, r1
 8002822:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002826:	431a      	orrs	r2, r3
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800282e:	bf00      	nop
 8002830:	3714      	adds	r7, #20
 8002832:	46bd      	mov	sp, r7
 8002834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002838:	4770      	bx	lr
 800283a:	bf00      	nop
 800283c:	0007ffff 	.word	0x0007ffff

08002840 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002840:	b480      	push	{r7}
 8002842:	b083      	sub	sp, #12
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	689b      	ldr	r3, [r3, #8]
 800284c:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002850:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002854:	687a      	ldr	r2, [r7, #4]
 8002856:	6093      	str	r3, [r2, #8]
}
 8002858:	bf00      	nop
 800285a:	370c      	adds	r7, #12
 800285c:	46bd      	mov	sp, r7
 800285e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002862:	4770      	bx	lr

08002864 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002864:	b480      	push	{r7}
 8002866:	b083      	sub	sp, #12
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	689b      	ldr	r3, [r3, #8]
 8002870:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002874:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002878:	d101      	bne.n	800287e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800287a:	2301      	movs	r3, #1
 800287c:	e000      	b.n	8002880 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800287e:	2300      	movs	r3, #0
}
 8002880:	4618      	mov	r0, r3
 8002882:	370c      	adds	r7, #12
 8002884:	46bd      	mov	sp, r7
 8002886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800288a:	4770      	bx	lr

0800288c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800288c:	b480      	push	{r7}
 800288e:	b083      	sub	sp, #12
 8002890:	af00      	add	r7, sp, #0
 8002892:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	689b      	ldr	r3, [r3, #8]
 8002898:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 800289c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80028a0:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80028a8:	bf00      	nop
 80028aa:	370c      	adds	r7, #12
 80028ac:	46bd      	mov	sp, r7
 80028ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b2:	4770      	bx	lr

080028b4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80028b4:	b480      	push	{r7}
 80028b6:	b083      	sub	sp, #12
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	689b      	ldr	r3, [r3, #8]
 80028c0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80028c4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80028c8:	d101      	bne.n	80028ce <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80028ca:	2301      	movs	r3, #1
 80028cc:	e000      	b.n	80028d0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80028ce:	2300      	movs	r3, #0
}
 80028d0:	4618      	mov	r0, r3
 80028d2:	370c      	adds	r7, #12
 80028d4:	46bd      	mov	sp, r7
 80028d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028da:	4770      	bx	lr

080028dc <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80028dc:	b480      	push	{r7}
 80028de:	b083      	sub	sp, #12
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	689b      	ldr	r3, [r3, #8]
 80028e8:	f003 0301 	and.w	r3, r3, #1
 80028ec:	2b01      	cmp	r3, #1
 80028ee:	d101      	bne.n	80028f4 <LL_ADC_IsEnabled+0x18>
 80028f0:	2301      	movs	r3, #1
 80028f2:	e000      	b.n	80028f6 <LL_ADC_IsEnabled+0x1a>
 80028f4:	2300      	movs	r3, #0
}
 80028f6:	4618      	mov	r0, r3
 80028f8:	370c      	adds	r7, #12
 80028fa:	46bd      	mov	sp, r7
 80028fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002900:	4770      	bx	lr

08002902 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002902:	b480      	push	{r7}
 8002904:	b083      	sub	sp, #12
 8002906:	af00      	add	r7, sp, #0
 8002908:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	689b      	ldr	r3, [r3, #8]
 800290e:	f003 0304 	and.w	r3, r3, #4
 8002912:	2b04      	cmp	r3, #4
 8002914:	d101      	bne.n	800291a <LL_ADC_REG_IsConversionOngoing+0x18>
 8002916:	2301      	movs	r3, #1
 8002918:	e000      	b.n	800291c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800291a:	2300      	movs	r3, #0
}
 800291c:	4618      	mov	r0, r3
 800291e:	370c      	adds	r7, #12
 8002920:	46bd      	mov	sp, r7
 8002922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002926:	4770      	bx	lr

08002928 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002928:	b480      	push	{r7}
 800292a:	b083      	sub	sp, #12
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	689b      	ldr	r3, [r3, #8]
 8002934:	f003 0308 	and.w	r3, r3, #8
 8002938:	2b08      	cmp	r3, #8
 800293a:	d101      	bne.n	8002940 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800293c:	2301      	movs	r3, #1
 800293e:	e000      	b.n	8002942 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002940:	2300      	movs	r3, #0
}
 8002942:	4618      	mov	r0, r3
 8002944:	370c      	adds	r7, #12
 8002946:	46bd      	mov	sp, r7
 8002948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294c:	4770      	bx	lr
	...

08002950 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002950:	b590      	push	{r4, r7, lr}
 8002952:	b089      	sub	sp, #36	@ 0x24
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002958:	2300      	movs	r3, #0
 800295a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 800295c:	2300      	movs	r3, #0
 800295e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	2b00      	cmp	r3, #0
 8002964:	d101      	bne.n	800296a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002966:	2301      	movs	r3, #1
 8002968:	e1a9      	b.n	8002cbe <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	695b      	ldr	r3, [r3, #20]
 800296e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002974:	2b00      	cmp	r3, #0
 8002976:	d109      	bne.n	800298c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002978:	6878      	ldr	r0, [r7, #4]
 800297a:	f7ff f937 	bl	8001bec <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	2200      	movs	r2, #0
 8002982:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	2200      	movs	r2, #0
 8002988:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	4618      	mov	r0, r3
 8002992:	f7ff ff67 	bl	8002864 <LL_ADC_IsDeepPowerDownEnabled>
 8002996:	4603      	mov	r3, r0
 8002998:	2b00      	cmp	r3, #0
 800299a:	d004      	beq.n	80029a6 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	4618      	mov	r0, r3
 80029a2:	f7ff ff4d 	bl	8002840 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	4618      	mov	r0, r3
 80029ac:	f7ff ff82 	bl	80028b4 <LL_ADC_IsInternalRegulatorEnabled>
 80029b0:	4603      	mov	r3, r0
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d115      	bne.n	80029e2 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	4618      	mov	r0, r3
 80029bc:	f7ff ff66 	bl	800288c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80029c0:	4b9c      	ldr	r3, [pc, #624]	@ (8002c34 <HAL_ADC_Init+0x2e4>)
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	099b      	lsrs	r3, r3, #6
 80029c6:	4a9c      	ldr	r2, [pc, #624]	@ (8002c38 <HAL_ADC_Init+0x2e8>)
 80029c8:	fba2 2303 	umull	r2, r3, r2, r3
 80029cc:	099b      	lsrs	r3, r3, #6
 80029ce:	3301      	adds	r3, #1
 80029d0:	005b      	lsls	r3, r3, #1
 80029d2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80029d4:	e002      	b.n	80029dc <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	3b01      	subs	r3, #1
 80029da:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d1f9      	bne.n	80029d6 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	4618      	mov	r0, r3
 80029e8:	f7ff ff64 	bl	80028b4 <LL_ADC_IsInternalRegulatorEnabled>
 80029ec:	4603      	mov	r3, r0
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d10d      	bne.n	8002a0e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029f6:	f043 0210 	orr.w	r2, r3, #16
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a02:	f043 0201 	orr.w	r2, r3, #1
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8002a0a:	2301      	movs	r3, #1
 8002a0c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	4618      	mov	r0, r3
 8002a14:	f7ff ff75 	bl	8002902 <LL_ADC_REG_IsConversionOngoing>
 8002a18:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a1e:	f003 0310 	and.w	r3, r3, #16
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	f040 8142 	bne.w	8002cac <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002a28:	697b      	ldr	r3, [r7, #20]
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	f040 813e 	bne.w	8002cac <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a34:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002a38:	f043 0202 	orr.w	r2, r3, #2
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	4618      	mov	r0, r3
 8002a46:	f7ff ff49 	bl	80028dc <LL_ADC_IsEnabled>
 8002a4a:	4603      	mov	r3, r0
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d141      	bne.n	8002ad4 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002a58:	d004      	beq.n	8002a64 <HAL_ADC_Init+0x114>
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	4a77      	ldr	r2, [pc, #476]	@ (8002c3c <HAL_ADC_Init+0x2ec>)
 8002a60:	4293      	cmp	r3, r2
 8002a62:	d10f      	bne.n	8002a84 <HAL_ADC_Init+0x134>
 8002a64:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002a68:	f7ff ff38 	bl	80028dc <LL_ADC_IsEnabled>
 8002a6c:	4604      	mov	r4, r0
 8002a6e:	4873      	ldr	r0, [pc, #460]	@ (8002c3c <HAL_ADC_Init+0x2ec>)
 8002a70:	f7ff ff34 	bl	80028dc <LL_ADC_IsEnabled>
 8002a74:	4603      	mov	r3, r0
 8002a76:	4323      	orrs	r3, r4
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	bf0c      	ite	eq
 8002a7c:	2301      	moveq	r3, #1
 8002a7e:	2300      	movne	r3, #0
 8002a80:	b2db      	uxtb	r3, r3
 8002a82:	e012      	b.n	8002aaa <HAL_ADC_Init+0x15a>
 8002a84:	486e      	ldr	r0, [pc, #440]	@ (8002c40 <HAL_ADC_Init+0x2f0>)
 8002a86:	f7ff ff29 	bl	80028dc <LL_ADC_IsEnabled>
 8002a8a:	4604      	mov	r4, r0
 8002a8c:	486d      	ldr	r0, [pc, #436]	@ (8002c44 <HAL_ADC_Init+0x2f4>)
 8002a8e:	f7ff ff25 	bl	80028dc <LL_ADC_IsEnabled>
 8002a92:	4603      	mov	r3, r0
 8002a94:	431c      	orrs	r4, r3
 8002a96:	486c      	ldr	r0, [pc, #432]	@ (8002c48 <HAL_ADC_Init+0x2f8>)
 8002a98:	f7ff ff20 	bl	80028dc <LL_ADC_IsEnabled>
 8002a9c:	4603      	mov	r3, r0
 8002a9e:	4323      	orrs	r3, r4
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	bf0c      	ite	eq
 8002aa4:	2301      	moveq	r3, #1
 8002aa6:	2300      	movne	r3, #0
 8002aa8:	b2db      	uxtb	r3, r3
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d012      	beq.n	8002ad4 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002ab6:	d004      	beq.n	8002ac2 <HAL_ADC_Init+0x172>
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	4a5f      	ldr	r2, [pc, #380]	@ (8002c3c <HAL_ADC_Init+0x2ec>)
 8002abe:	4293      	cmp	r3, r2
 8002ac0:	d101      	bne.n	8002ac6 <HAL_ADC_Init+0x176>
 8002ac2:	4a62      	ldr	r2, [pc, #392]	@ (8002c4c <HAL_ADC_Init+0x2fc>)
 8002ac4:	e000      	b.n	8002ac8 <HAL_ADC_Init+0x178>
 8002ac6:	4a62      	ldr	r2, [pc, #392]	@ (8002c50 <HAL_ADC_Init+0x300>)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	685b      	ldr	r3, [r3, #4]
 8002acc:	4619      	mov	r1, r3
 8002ace:	4610      	mov	r0, r2
 8002ad0:	f7ff fd68 	bl	80025a4 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	7f5b      	ldrb	r3, [r3, #29]
 8002ad8:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002ade:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002ae4:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8002aea:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002af2:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002af4:	4313      	orrs	r3, r2
 8002af6:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002afe:	2b01      	cmp	r3, #1
 8002b00:	d106      	bne.n	8002b10 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b06:	3b01      	subs	r3, #1
 8002b08:	045b      	lsls	r3, r3, #17
 8002b0a:	69ba      	ldr	r2, [r7, #24]
 8002b0c:	4313      	orrs	r3, r2
 8002b0e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d009      	beq.n	8002b2c <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b1c:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b24:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002b26:	69ba      	ldr	r2, [r7, #24]
 8002b28:	4313      	orrs	r3, r2
 8002b2a:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	68da      	ldr	r2, [r3, #12]
 8002b32:	4b48      	ldr	r3, [pc, #288]	@ (8002c54 <HAL_ADC_Init+0x304>)
 8002b34:	4013      	ands	r3, r2
 8002b36:	687a      	ldr	r2, [r7, #4]
 8002b38:	6812      	ldr	r2, [r2, #0]
 8002b3a:	69b9      	ldr	r1, [r7, #24]
 8002b3c:	430b      	orrs	r3, r1
 8002b3e:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	691b      	ldr	r3, [r3, #16]
 8002b46:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	430a      	orrs	r2, r1
 8002b54:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	f7ff fee4 	bl	8002928 <LL_ADC_INJ_IsConversionOngoing>
 8002b60:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002b62:	697b      	ldr	r3, [r7, #20]
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d17f      	bne.n	8002c68 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002b68:	693b      	ldr	r3, [r7, #16]
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d17c      	bne.n	8002c68 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002b72:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002b7a:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002b7c:	4313      	orrs	r3, r2
 8002b7e:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	68db      	ldr	r3, [r3, #12]
 8002b86:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002b8a:	f023 0302 	bic.w	r3, r3, #2
 8002b8e:	687a      	ldr	r2, [r7, #4]
 8002b90:	6812      	ldr	r2, [r2, #0]
 8002b92:	69b9      	ldr	r1, [r7, #24]
 8002b94:	430b      	orrs	r3, r1
 8002b96:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	691b      	ldr	r3, [r3, #16]
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d017      	beq.n	8002bd0 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	691a      	ldr	r2, [r3, #16]
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8002bae:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002bb8:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002bbc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002bc0:	687a      	ldr	r2, [r7, #4]
 8002bc2:	6911      	ldr	r1, [r2, #16]
 8002bc4:	687a      	ldr	r2, [r7, #4]
 8002bc6:	6812      	ldr	r2, [r2, #0]
 8002bc8:	430b      	orrs	r3, r1
 8002bca:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8002bce:	e013      	b.n	8002bf8 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	691a      	ldr	r2, [r3, #16]
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8002bde:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002be8:	687a      	ldr	r2, [r7, #4]
 8002bea:	6812      	ldr	r2, [r2, #0]
 8002bec:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002bf0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002bf4:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002bfe:	2b01      	cmp	r3, #1
 8002c00:	d12a      	bne.n	8002c58 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	691b      	ldr	r3, [r3, #16]
 8002c08:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002c0c:	f023 0304 	bic.w	r3, r3, #4
 8002c10:	687a      	ldr	r2, [r7, #4]
 8002c12:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8002c14:	687a      	ldr	r2, [r7, #4]
 8002c16:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002c18:	4311      	orrs	r1, r2
 8002c1a:	687a      	ldr	r2, [r7, #4]
 8002c1c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002c1e:	4311      	orrs	r1, r2
 8002c20:	687a      	ldr	r2, [r7, #4]
 8002c22:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002c24:	430a      	orrs	r2, r1
 8002c26:	431a      	orrs	r2, r3
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	f042 0201 	orr.w	r2, r2, #1
 8002c30:	611a      	str	r2, [r3, #16]
 8002c32:	e019      	b.n	8002c68 <HAL_ADC_Init+0x318>
 8002c34:	20000010 	.word	0x20000010
 8002c38:	053e2d63 	.word	0x053e2d63
 8002c3c:	50000100 	.word	0x50000100
 8002c40:	50000400 	.word	0x50000400
 8002c44:	50000500 	.word	0x50000500
 8002c48:	50000600 	.word	0x50000600
 8002c4c:	50000300 	.word	0x50000300
 8002c50:	50000700 	.word	0x50000700
 8002c54:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	691a      	ldr	r2, [r3, #16]
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f022 0201 	bic.w	r2, r2, #1
 8002c66:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	695b      	ldr	r3, [r3, #20]
 8002c6c:	2b01      	cmp	r3, #1
 8002c6e:	d10c      	bne.n	8002c8a <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c76:	f023 010f 	bic.w	r1, r3, #15
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	6a1b      	ldr	r3, [r3, #32]
 8002c7e:	1e5a      	subs	r2, r3, #1
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	430a      	orrs	r2, r1
 8002c86:	631a      	str	r2, [r3, #48]	@ 0x30
 8002c88:	e007      	b.n	8002c9a <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f022 020f 	bic.w	r2, r2, #15
 8002c98:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c9e:	f023 0303 	bic.w	r3, r3, #3
 8002ca2:	f043 0201 	orr.w	r2, r3, #1
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002caa:	e007      	b.n	8002cbc <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cb0:	f043 0210 	orr.w	r2, r3, #16
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002cb8:	2301      	movs	r3, #1
 8002cba:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002cbc:	7ffb      	ldrb	r3, [r7, #31]
}
 8002cbe:	4618      	mov	r0, r3
 8002cc0:	3724      	adds	r7, #36	@ 0x24
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	bd90      	pop	{r4, r7, pc}
 8002cc6:	bf00      	nop

08002cc8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b0b6      	sub	sp, #216	@ 0xd8
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
 8002cd0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002cd2:	2300      	movs	r3, #0
 8002cd4:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002cd8:	2300      	movs	r3, #0
 8002cda:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002ce2:	2b01      	cmp	r3, #1
 8002ce4:	d102      	bne.n	8002cec <HAL_ADC_ConfigChannel+0x24>
 8002ce6:	2302      	movs	r3, #2
 8002ce8:	f000 bc13 	b.w	8003512 <HAL_ADC_ConfigChannel+0x84a>
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	2201      	movs	r2, #1
 8002cf0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	4618      	mov	r0, r3
 8002cfa:	f7ff fe02 	bl	8002902 <LL_ADC_REG_IsConversionOngoing>
 8002cfe:	4603      	mov	r3, r0
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	f040 83f3 	bne.w	80034ec <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	6818      	ldr	r0, [r3, #0]
 8002d0a:	683b      	ldr	r3, [r7, #0]
 8002d0c:	6859      	ldr	r1, [r3, #4]
 8002d0e:	683b      	ldr	r3, [r7, #0]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	461a      	mov	r2, r3
 8002d14:	f7ff fd18 	bl	8002748 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	f7ff fdf0 	bl	8002902 <LL_ADC_REG_IsConversionOngoing>
 8002d22:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	4618      	mov	r0, r3
 8002d2c:	f7ff fdfc 	bl	8002928 <LL_ADC_INJ_IsConversionOngoing>
 8002d30:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002d34:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	f040 81d9 	bne.w	80030f0 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002d3e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	f040 81d4 	bne.w	80030f0 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002d48:	683b      	ldr	r3, [r7, #0]
 8002d4a:	689b      	ldr	r3, [r3, #8]
 8002d4c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002d50:	d10f      	bne.n	8002d72 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	6818      	ldr	r0, [r3, #0]
 8002d56:	683b      	ldr	r3, [r7, #0]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	4619      	mov	r1, r3
 8002d5e:	f7ff fd1f 	bl	80027a0 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	f7ff fcd9 	bl	8002722 <LL_ADC_SetSamplingTimeCommonConfig>
 8002d70:	e00e      	b.n	8002d90 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	6818      	ldr	r0, [r3, #0]
 8002d76:	683b      	ldr	r3, [r7, #0]
 8002d78:	6819      	ldr	r1, [r3, #0]
 8002d7a:	683b      	ldr	r3, [r7, #0]
 8002d7c:	689b      	ldr	r3, [r3, #8]
 8002d7e:	461a      	mov	r2, r3
 8002d80:	f7ff fd0e 	bl	80027a0 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	2100      	movs	r1, #0
 8002d8a:	4618      	mov	r0, r3
 8002d8c:	f7ff fcc9 	bl	8002722 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002d90:	683b      	ldr	r3, [r7, #0]
 8002d92:	695a      	ldr	r2, [r3, #20]
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	68db      	ldr	r3, [r3, #12]
 8002d9a:	08db      	lsrs	r3, r3, #3
 8002d9c:	f003 0303 	and.w	r3, r3, #3
 8002da0:	005b      	lsls	r3, r3, #1
 8002da2:	fa02 f303 	lsl.w	r3, r2, r3
 8002da6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002daa:	683b      	ldr	r3, [r7, #0]
 8002dac:	691b      	ldr	r3, [r3, #16]
 8002dae:	2b04      	cmp	r3, #4
 8002db0:	d022      	beq.n	8002df8 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	6818      	ldr	r0, [r3, #0]
 8002db6:	683b      	ldr	r3, [r7, #0]
 8002db8:	6919      	ldr	r1, [r3, #16]
 8002dba:	683b      	ldr	r3, [r7, #0]
 8002dbc:	681a      	ldr	r2, [r3, #0]
 8002dbe:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002dc2:	f7ff fc23 	bl	800260c <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	6818      	ldr	r0, [r3, #0]
 8002dca:	683b      	ldr	r3, [r7, #0]
 8002dcc:	6919      	ldr	r1, [r3, #16]
 8002dce:	683b      	ldr	r3, [r7, #0]
 8002dd0:	699b      	ldr	r3, [r3, #24]
 8002dd2:	461a      	mov	r2, r3
 8002dd4:	f7ff fc6f 	bl	80026b6 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	6818      	ldr	r0, [r3, #0]
 8002ddc:	683b      	ldr	r3, [r7, #0]
 8002dde:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8002de0:	683b      	ldr	r3, [r7, #0]
 8002de2:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002de4:	2b01      	cmp	r3, #1
 8002de6:	d102      	bne.n	8002dee <HAL_ADC_ConfigChannel+0x126>
 8002de8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002dec:	e000      	b.n	8002df0 <HAL_ADC_ConfigChannel+0x128>
 8002dee:	2300      	movs	r3, #0
 8002df0:	461a      	mov	r2, r3
 8002df2:	f7ff fc7b 	bl	80026ec <LL_ADC_SetOffsetSaturation>
 8002df6:	e17b      	b.n	80030f0 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	2100      	movs	r1, #0
 8002dfe:	4618      	mov	r0, r3
 8002e00:	f7ff fc28 	bl	8002654 <LL_ADC_GetOffsetChannel>
 8002e04:	4603      	mov	r3, r0
 8002e06:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d10a      	bne.n	8002e24 <HAL_ADC_ConfigChannel+0x15c>
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	2100      	movs	r1, #0
 8002e14:	4618      	mov	r0, r3
 8002e16:	f7ff fc1d 	bl	8002654 <LL_ADC_GetOffsetChannel>
 8002e1a:	4603      	mov	r3, r0
 8002e1c:	0e9b      	lsrs	r3, r3, #26
 8002e1e:	f003 021f 	and.w	r2, r3, #31
 8002e22:	e01e      	b.n	8002e62 <HAL_ADC_ConfigChannel+0x19a>
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	2100      	movs	r1, #0
 8002e2a:	4618      	mov	r0, r3
 8002e2c:	f7ff fc12 	bl	8002654 <LL_ADC_GetOffsetChannel>
 8002e30:	4603      	mov	r3, r0
 8002e32:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e36:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002e3a:	fa93 f3a3 	rbit	r3, r3
 8002e3e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002e42:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002e46:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002e4a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d101      	bne.n	8002e56 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8002e52:	2320      	movs	r3, #32
 8002e54:	e004      	b.n	8002e60 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8002e56:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002e5a:	fab3 f383 	clz	r3, r3
 8002e5e:	b2db      	uxtb	r3, r3
 8002e60:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002e62:	683b      	ldr	r3, [r7, #0]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d105      	bne.n	8002e7a <HAL_ADC_ConfigChannel+0x1b2>
 8002e6e:	683b      	ldr	r3, [r7, #0]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	0e9b      	lsrs	r3, r3, #26
 8002e74:	f003 031f 	and.w	r3, r3, #31
 8002e78:	e018      	b.n	8002eac <HAL_ADC_ConfigChannel+0x1e4>
 8002e7a:	683b      	ldr	r3, [r7, #0]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e82:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002e86:	fa93 f3a3 	rbit	r3, r3
 8002e8a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8002e8e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002e92:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8002e96:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d101      	bne.n	8002ea2 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8002e9e:	2320      	movs	r3, #32
 8002ea0:	e004      	b.n	8002eac <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8002ea2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002ea6:	fab3 f383 	clz	r3, r3
 8002eaa:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002eac:	429a      	cmp	r2, r3
 8002eae:	d106      	bne.n	8002ebe <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	2100      	movs	r1, #0
 8002eb8:	4618      	mov	r0, r3
 8002eba:	f7ff fbe1 	bl	8002680 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	2101      	movs	r1, #1
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	f7ff fbc5 	bl	8002654 <LL_ADC_GetOffsetChannel>
 8002eca:	4603      	mov	r3, r0
 8002ecc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d10a      	bne.n	8002eea <HAL_ADC_ConfigChannel+0x222>
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	2101      	movs	r1, #1
 8002eda:	4618      	mov	r0, r3
 8002edc:	f7ff fbba 	bl	8002654 <LL_ADC_GetOffsetChannel>
 8002ee0:	4603      	mov	r3, r0
 8002ee2:	0e9b      	lsrs	r3, r3, #26
 8002ee4:	f003 021f 	and.w	r2, r3, #31
 8002ee8:	e01e      	b.n	8002f28 <HAL_ADC_ConfigChannel+0x260>
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	2101      	movs	r1, #1
 8002ef0:	4618      	mov	r0, r3
 8002ef2:	f7ff fbaf 	bl	8002654 <LL_ADC_GetOffsetChannel>
 8002ef6:	4603      	mov	r3, r0
 8002ef8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002efc:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002f00:	fa93 f3a3 	rbit	r3, r3
 8002f04:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8002f08:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002f0c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8002f10:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d101      	bne.n	8002f1c <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8002f18:	2320      	movs	r3, #32
 8002f1a:	e004      	b.n	8002f26 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8002f1c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002f20:	fab3 f383 	clz	r3, r3
 8002f24:	b2db      	uxtb	r3, r3
 8002f26:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002f28:	683b      	ldr	r3, [r7, #0]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d105      	bne.n	8002f40 <HAL_ADC_ConfigChannel+0x278>
 8002f34:	683b      	ldr	r3, [r7, #0]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	0e9b      	lsrs	r3, r3, #26
 8002f3a:	f003 031f 	and.w	r3, r3, #31
 8002f3e:	e018      	b.n	8002f72 <HAL_ADC_ConfigChannel+0x2aa>
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f48:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002f4c:	fa93 f3a3 	rbit	r3, r3
 8002f50:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8002f54:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002f58:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8002f5c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d101      	bne.n	8002f68 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8002f64:	2320      	movs	r3, #32
 8002f66:	e004      	b.n	8002f72 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8002f68:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002f6c:	fab3 f383 	clz	r3, r3
 8002f70:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002f72:	429a      	cmp	r2, r3
 8002f74:	d106      	bne.n	8002f84 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	2101      	movs	r1, #1
 8002f7e:	4618      	mov	r0, r3
 8002f80:	f7ff fb7e 	bl	8002680 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	2102      	movs	r1, #2
 8002f8a:	4618      	mov	r0, r3
 8002f8c:	f7ff fb62 	bl	8002654 <LL_ADC_GetOffsetChannel>
 8002f90:	4603      	mov	r3, r0
 8002f92:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d10a      	bne.n	8002fb0 <HAL_ADC_ConfigChannel+0x2e8>
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	2102      	movs	r1, #2
 8002fa0:	4618      	mov	r0, r3
 8002fa2:	f7ff fb57 	bl	8002654 <LL_ADC_GetOffsetChannel>
 8002fa6:	4603      	mov	r3, r0
 8002fa8:	0e9b      	lsrs	r3, r3, #26
 8002faa:	f003 021f 	and.w	r2, r3, #31
 8002fae:	e01e      	b.n	8002fee <HAL_ADC_ConfigChannel+0x326>
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	2102      	movs	r1, #2
 8002fb6:	4618      	mov	r0, r3
 8002fb8:	f7ff fb4c 	bl	8002654 <LL_ADC_GetOffsetChannel>
 8002fbc:	4603      	mov	r3, r0
 8002fbe:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fc2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002fc6:	fa93 f3a3 	rbit	r3, r3
 8002fca:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8002fce:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002fd2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8002fd6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d101      	bne.n	8002fe2 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8002fde:	2320      	movs	r3, #32
 8002fe0:	e004      	b.n	8002fec <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8002fe2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002fe6:	fab3 f383 	clz	r3, r3
 8002fea:	b2db      	uxtb	r3, r3
 8002fec:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002fee:	683b      	ldr	r3, [r7, #0]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d105      	bne.n	8003006 <HAL_ADC_ConfigChannel+0x33e>
 8002ffa:	683b      	ldr	r3, [r7, #0]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	0e9b      	lsrs	r3, r3, #26
 8003000:	f003 031f 	and.w	r3, r3, #31
 8003004:	e016      	b.n	8003034 <HAL_ADC_ConfigChannel+0x36c>
 8003006:	683b      	ldr	r3, [r7, #0]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800300e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003012:	fa93 f3a3 	rbit	r3, r3
 8003016:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8003018:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800301a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 800301e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003022:	2b00      	cmp	r3, #0
 8003024:	d101      	bne.n	800302a <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8003026:	2320      	movs	r3, #32
 8003028:	e004      	b.n	8003034 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 800302a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800302e:	fab3 f383 	clz	r3, r3
 8003032:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003034:	429a      	cmp	r2, r3
 8003036:	d106      	bne.n	8003046 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	2200      	movs	r2, #0
 800303e:	2102      	movs	r1, #2
 8003040:	4618      	mov	r0, r3
 8003042:	f7ff fb1d 	bl	8002680 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	2103      	movs	r1, #3
 800304c:	4618      	mov	r0, r3
 800304e:	f7ff fb01 	bl	8002654 <LL_ADC_GetOffsetChannel>
 8003052:	4603      	mov	r3, r0
 8003054:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003058:	2b00      	cmp	r3, #0
 800305a:	d10a      	bne.n	8003072 <HAL_ADC_ConfigChannel+0x3aa>
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	2103      	movs	r1, #3
 8003062:	4618      	mov	r0, r3
 8003064:	f7ff faf6 	bl	8002654 <LL_ADC_GetOffsetChannel>
 8003068:	4603      	mov	r3, r0
 800306a:	0e9b      	lsrs	r3, r3, #26
 800306c:	f003 021f 	and.w	r2, r3, #31
 8003070:	e017      	b.n	80030a2 <HAL_ADC_ConfigChannel+0x3da>
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	2103      	movs	r1, #3
 8003078:	4618      	mov	r0, r3
 800307a:	f7ff faeb 	bl	8002654 <LL_ADC_GetOffsetChannel>
 800307e:	4603      	mov	r3, r0
 8003080:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003082:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003084:	fa93 f3a3 	rbit	r3, r3
 8003088:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800308a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800308c:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 800308e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003090:	2b00      	cmp	r3, #0
 8003092:	d101      	bne.n	8003098 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8003094:	2320      	movs	r3, #32
 8003096:	e003      	b.n	80030a0 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8003098:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800309a:	fab3 f383 	clz	r3, r3
 800309e:	b2db      	uxtb	r3, r3
 80030a0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80030a2:	683b      	ldr	r3, [r7, #0]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d105      	bne.n	80030ba <HAL_ADC_ConfigChannel+0x3f2>
 80030ae:	683b      	ldr	r3, [r7, #0]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	0e9b      	lsrs	r3, r3, #26
 80030b4:	f003 031f 	and.w	r3, r3, #31
 80030b8:	e011      	b.n	80030de <HAL_ADC_ConfigChannel+0x416>
 80030ba:	683b      	ldr	r3, [r7, #0]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030c0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80030c2:	fa93 f3a3 	rbit	r3, r3
 80030c6:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 80030c8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80030ca:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 80030cc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d101      	bne.n	80030d6 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 80030d2:	2320      	movs	r3, #32
 80030d4:	e003      	b.n	80030de <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 80030d6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80030d8:	fab3 f383 	clz	r3, r3
 80030dc:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80030de:	429a      	cmp	r2, r3
 80030e0:	d106      	bne.n	80030f0 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	2200      	movs	r2, #0
 80030e8:	2103      	movs	r1, #3
 80030ea:	4618      	mov	r0, r3
 80030ec:	f7ff fac8 	bl	8002680 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	4618      	mov	r0, r3
 80030f6:	f7ff fbf1 	bl	80028dc <LL_ADC_IsEnabled>
 80030fa:	4603      	mov	r3, r0
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	f040 813d 	bne.w	800337c <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	6818      	ldr	r0, [r3, #0]
 8003106:	683b      	ldr	r3, [r7, #0]
 8003108:	6819      	ldr	r1, [r3, #0]
 800310a:	683b      	ldr	r3, [r7, #0]
 800310c:	68db      	ldr	r3, [r3, #12]
 800310e:	461a      	mov	r2, r3
 8003110:	f7ff fb72 	bl	80027f8 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	68db      	ldr	r3, [r3, #12]
 8003118:	4aa2      	ldr	r2, [pc, #648]	@ (80033a4 <HAL_ADC_ConfigChannel+0x6dc>)
 800311a:	4293      	cmp	r3, r2
 800311c:	f040 812e 	bne.w	800337c <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003124:	683b      	ldr	r3, [r7, #0]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800312c:	2b00      	cmp	r3, #0
 800312e:	d10b      	bne.n	8003148 <HAL_ADC_ConfigChannel+0x480>
 8003130:	683b      	ldr	r3, [r7, #0]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	0e9b      	lsrs	r3, r3, #26
 8003136:	3301      	adds	r3, #1
 8003138:	f003 031f 	and.w	r3, r3, #31
 800313c:	2b09      	cmp	r3, #9
 800313e:	bf94      	ite	ls
 8003140:	2301      	movls	r3, #1
 8003142:	2300      	movhi	r3, #0
 8003144:	b2db      	uxtb	r3, r3
 8003146:	e019      	b.n	800317c <HAL_ADC_ConfigChannel+0x4b4>
 8003148:	683b      	ldr	r3, [r7, #0]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800314e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003150:	fa93 f3a3 	rbit	r3, r3
 8003154:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8003156:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003158:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 800315a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800315c:	2b00      	cmp	r3, #0
 800315e:	d101      	bne.n	8003164 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8003160:	2320      	movs	r3, #32
 8003162:	e003      	b.n	800316c <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8003164:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003166:	fab3 f383 	clz	r3, r3
 800316a:	b2db      	uxtb	r3, r3
 800316c:	3301      	adds	r3, #1
 800316e:	f003 031f 	and.w	r3, r3, #31
 8003172:	2b09      	cmp	r3, #9
 8003174:	bf94      	ite	ls
 8003176:	2301      	movls	r3, #1
 8003178:	2300      	movhi	r3, #0
 800317a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800317c:	2b00      	cmp	r3, #0
 800317e:	d079      	beq.n	8003274 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003180:	683b      	ldr	r3, [r7, #0]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003188:	2b00      	cmp	r3, #0
 800318a:	d107      	bne.n	800319c <HAL_ADC_ConfigChannel+0x4d4>
 800318c:	683b      	ldr	r3, [r7, #0]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	0e9b      	lsrs	r3, r3, #26
 8003192:	3301      	adds	r3, #1
 8003194:	069b      	lsls	r3, r3, #26
 8003196:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800319a:	e015      	b.n	80031c8 <HAL_ADC_ConfigChannel+0x500>
 800319c:	683b      	ldr	r3, [r7, #0]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031a2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80031a4:	fa93 f3a3 	rbit	r3, r3
 80031a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80031aa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80031ac:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 80031ae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d101      	bne.n	80031b8 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 80031b4:	2320      	movs	r3, #32
 80031b6:	e003      	b.n	80031c0 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 80031b8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80031ba:	fab3 f383 	clz	r3, r3
 80031be:	b2db      	uxtb	r3, r3
 80031c0:	3301      	adds	r3, #1
 80031c2:	069b      	lsls	r3, r3, #26
 80031c4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80031c8:	683b      	ldr	r3, [r7, #0]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d109      	bne.n	80031e8 <HAL_ADC_ConfigChannel+0x520>
 80031d4:	683b      	ldr	r3, [r7, #0]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	0e9b      	lsrs	r3, r3, #26
 80031da:	3301      	adds	r3, #1
 80031dc:	f003 031f 	and.w	r3, r3, #31
 80031e0:	2101      	movs	r1, #1
 80031e2:	fa01 f303 	lsl.w	r3, r1, r3
 80031e6:	e017      	b.n	8003218 <HAL_ADC_ConfigChannel+0x550>
 80031e8:	683b      	ldr	r3, [r7, #0]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031ee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80031f0:	fa93 f3a3 	rbit	r3, r3
 80031f4:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 80031f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80031f8:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 80031fa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d101      	bne.n	8003204 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8003200:	2320      	movs	r3, #32
 8003202:	e003      	b.n	800320c <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8003204:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003206:	fab3 f383 	clz	r3, r3
 800320a:	b2db      	uxtb	r3, r3
 800320c:	3301      	adds	r3, #1
 800320e:	f003 031f 	and.w	r3, r3, #31
 8003212:	2101      	movs	r1, #1
 8003214:	fa01 f303 	lsl.w	r3, r1, r3
 8003218:	ea42 0103 	orr.w	r1, r2, r3
 800321c:	683b      	ldr	r3, [r7, #0]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003224:	2b00      	cmp	r3, #0
 8003226:	d10a      	bne.n	800323e <HAL_ADC_ConfigChannel+0x576>
 8003228:	683b      	ldr	r3, [r7, #0]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	0e9b      	lsrs	r3, r3, #26
 800322e:	3301      	adds	r3, #1
 8003230:	f003 021f 	and.w	r2, r3, #31
 8003234:	4613      	mov	r3, r2
 8003236:	005b      	lsls	r3, r3, #1
 8003238:	4413      	add	r3, r2
 800323a:	051b      	lsls	r3, r3, #20
 800323c:	e018      	b.n	8003270 <HAL_ADC_ConfigChannel+0x5a8>
 800323e:	683b      	ldr	r3, [r7, #0]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003244:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003246:	fa93 f3a3 	rbit	r3, r3
 800324a:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 800324c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800324e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8003250:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003252:	2b00      	cmp	r3, #0
 8003254:	d101      	bne.n	800325a <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8003256:	2320      	movs	r3, #32
 8003258:	e003      	b.n	8003262 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 800325a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800325c:	fab3 f383 	clz	r3, r3
 8003260:	b2db      	uxtb	r3, r3
 8003262:	3301      	adds	r3, #1
 8003264:	f003 021f 	and.w	r2, r3, #31
 8003268:	4613      	mov	r3, r2
 800326a:	005b      	lsls	r3, r3, #1
 800326c:	4413      	add	r3, r2
 800326e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003270:	430b      	orrs	r3, r1
 8003272:	e07e      	b.n	8003372 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003274:	683b      	ldr	r3, [r7, #0]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800327c:	2b00      	cmp	r3, #0
 800327e:	d107      	bne.n	8003290 <HAL_ADC_ConfigChannel+0x5c8>
 8003280:	683b      	ldr	r3, [r7, #0]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	0e9b      	lsrs	r3, r3, #26
 8003286:	3301      	adds	r3, #1
 8003288:	069b      	lsls	r3, r3, #26
 800328a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800328e:	e015      	b.n	80032bc <HAL_ADC_ConfigChannel+0x5f4>
 8003290:	683b      	ldr	r3, [r7, #0]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003296:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003298:	fa93 f3a3 	rbit	r3, r3
 800329c:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 800329e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032a0:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 80032a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d101      	bne.n	80032ac <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 80032a8:	2320      	movs	r3, #32
 80032aa:	e003      	b.n	80032b4 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 80032ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032ae:	fab3 f383 	clz	r3, r3
 80032b2:	b2db      	uxtb	r3, r3
 80032b4:	3301      	adds	r3, #1
 80032b6:	069b      	lsls	r3, r3, #26
 80032b8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80032bc:	683b      	ldr	r3, [r7, #0]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d109      	bne.n	80032dc <HAL_ADC_ConfigChannel+0x614>
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	0e9b      	lsrs	r3, r3, #26
 80032ce:	3301      	adds	r3, #1
 80032d0:	f003 031f 	and.w	r3, r3, #31
 80032d4:	2101      	movs	r1, #1
 80032d6:	fa01 f303 	lsl.w	r3, r1, r3
 80032da:	e017      	b.n	800330c <HAL_ADC_ConfigChannel+0x644>
 80032dc:	683b      	ldr	r3, [r7, #0]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032e2:	6a3b      	ldr	r3, [r7, #32]
 80032e4:	fa93 f3a3 	rbit	r3, r3
 80032e8:	61fb      	str	r3, [r7, #28]
  return result;
 80032ea:	69fb      	ldr	r3, [r7, #28]
 80032ec:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80032ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d101      	bne.n	80032f8 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 80032f4:	2320      	movs	r3, #32
 80032f6:	e003      	b.n	8003300 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 80032f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032fa:	fab3 f383 	clz	r3, r3
 80032fe:	b2db      	uxtb	r3, r3
 8003300:	3301      	adds	r3, #1
 8003302:	f003 031f 	and.w	r3, r3, #31
 8003306:	2101      	movs	r1, #1
 8003308:	fa01 f303 	lsl.w	r3, r1, r3
 800330c:	ea42 0103 	orr.w	r1, r2, r3
 8003310:	683b      	ldr	r3, [r7, #0]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003318:	2b00      	cmp	r3, #0
 800331a:	d10d      	bne.n	8003338 <HAL_ADC_ConfigChannel+0x670>
 800331c:	683b      	ldr	r3, [r7, #0]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	0e9b      	lsrs	r3, r3, #26
 8003322:	3301      	adds	r3, #1
 8003324:	f003 021f 	and.w	r2, r3, #31
 8003328:	4613      	mov	r3, r2
 800332a:	005b      	lsls	r3, r3, #1
 800332c:	4413      	add	r3, r2
 800332e:	3b1e      	subs	r3, #30
 8003330:	051b      	lsls	r3, r3, #20
 8003332:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003336:	e01b      	b.n	8003370 <HAL_ADC_ConfigChannel+0x6a8>
 8003338:	683b      	ldr	r3, [r7, #0]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800333e:	697b      	ldr	r3, [r7, #20]
 8003340:	fa93 f3a3 	rbit	r3, r3
 8003344:	613b      	str	r3, [r7, #16]
  return result;
 8003346:	693b      	ldr	r3, [r7, #16]
 8003348:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800334a:	69bb      	ldr	r3, [r7, #24]
 800334c:	2b00      	cmp	r3, #0
 800334e:	d101      	bne.n	8003354 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8003350:	2320      	movs	r3, #32
 8003352:	e003      	b.n	800335c <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8003354:	69bb      	ldr	r3, [r7, #24]
 8003356:	fab3 f383 	clz	r3, r3
 800335a:	b2db      	uxtb	r3, r3
 800335c:	3301      	adds	r3, #1
 800335e:	f003 021f 	and.w	r2, r3, #31
 8003362:	4613      	mov	r3, r2
 8003364:	005b      	lsls	r3, r3, #1
 8003366:	4413      	add	r3, r2
 8003368:	3b1e      	subs	r3, #30
 800336a:	051b      	lsls	r3, r3, #20
 800336c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003370:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8003372:	683a      	ldr	r2, [r7, #0]
 8003374:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003376:	4619      	mov	r1, r3
 8003378:	f7ff fa12 	bl	80027a0 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800337c:	683b      	ldr	r3, [r7, #0]
 800337e:	681a      	ldr	r2, [r3, #0]
 8003380:	4b09      	ldr	r3, [pc, #36]	@ (80033a8 <HAL_ADC_ConfigChannel+0x6e0>)
 8003382:	4013      	ands	r3, r2
 8003384:	2b00      	cmp	r3, #0
 8003386:	f000 80be 	beq.w	8003506 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003392:	d004      	beq.n	800339e <HAL_ADC_ConfigChannel+0x6d6>
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	4a04      	ldr	r2, [pc, #16]	@ (80033ac <HAL_ADC_ConfigChannel+0x6e4>)
 800339a:	4293      	cmp	r3, r2
 800339c:	d10a      	bne.n	80033b4 <HAL_ADC_ConfigChannel+0x6ec>
 800339e:	4b04      	ldr	r3, [pc, #16]	@ (80033b0 <HAL_ADC_ConfigChannel+0x6e8>)
 80033a0:	e009      	b.n	80033b6 <HAL_ADC_ConfigChannel+0x6ee>
 80033a2:	bf00      	nop
 80033a4:	407f0000 	.word	0x407f0000
 80033a8:	80080000 	.word	0x80080000
 80033ac:	50000100 	.word	0x50000100
 80033b0:	50000300 	.word	0x50000300
 80033b4:	4b59      	ldr	r3, [pc, #356]	@ (800351c <HAL_ADC_ConfigChannel+0x854>)
 80033b6:	4618      	mov	r0, r3
 80033b8:	f7ff f91a 	bl	80025f0 <LL_ADC_GetCommonPathInternalCh>
 80033bc:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80033c0:	683b      	ldr	r3, [r7, #0]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	4a56      	ldr	r2, [pc, #344]	@ (8003520 <HAL_ADC_ConfigChannel+0x858>)
 80033c6:	4293      	cmp	r3, r2
 80033c8:	d004      	beq.n	80033d4 <HAL_ADC_ConfigChannel+0x70c>
 80033ca:	683b      	ldr	r3, [r7, #0]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	4a55      	ldr	r2, [pc, #340]	@ (8003524 <HAL_ADC_ConfigChannel+0x85c>)
 80033d0:	4293      	cmp	r3, r2
 80033d2:	d13a      	bne.n	800344a <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80033d4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80033d8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d134      	bne.n	800344a <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80033e8:	d005      	beq.n	80033f6 <HAL_ADC_ConfigChannel+0x72e>
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	4a4e      	ldr	r2, [pc, #312]	@ (8003528 <HAL_ADC_ConfigChannel+0x860>)
 80033f0:	4293      	cmp	r3, r2
 80033f2:	f040 8085 	bne.w	8003500 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80033fe:	d004      	beq.n	800340a <HAL_ADC_ConfigChannel+0x742>
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	4a49      	ldr	r2, [pc, #292]	@ (800352c <HAL_ADC_ConfigChannel+0x864>)
 8003406:	4293      	cmp	r3, r2
 8003408:	d101      	bne.n	800340e <HAL_ADC_ConfigChannel+0x746>
 800340a:	4a49      	ldr	r2, [pc, #292]	@ (8003530 <HAL_ADC_ConfigChannel+0x868>)
 800340c:	e000      	b.n	8003410 <HAL_ADC_ConfigChannel+0x748>
 800340e:	4a43      	ldr	r2, [pc, #268]	@ (800351c <HAL_ADC_ConfigChannel+0x854>)
 8003410:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003414:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003418:	4619      	mov	r1, r3
 800341a:	4610      	mov	r0, r2
 800341c:	f7ff f8d5 	bl	80025ca <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003420:	4b44      	ldr	r3, [pc, #272]	@ (8003534 <HAL_ADC_ConfigChannel+0x86c>)
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	099b      	lsrs	r3, r3, #6
 8003426:	4a44      	ldr	r2, [pc, #272]	@ (8003538 <HAL_ADC_ConfigChannel+0x870>)
 8003428:	fba2 2303 	umull	r2, r3, r2, r3
 800342c:	099b      	lsrs	r3, r3, #6
 800342e:	1c5a      	adds	r2, r3, #1
 8003430:	4613      	mov	r3, r2
 8003432:	005b      	lsls	r3, r3, #1
 8003434:	4413      	add	r3, r2
 8003436:	009b      	lsls	r3, r3, #2
 8003438:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800343a:	e002      	b.n	8003442 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	3b01      	subs	r3, #1
 8003440:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	2b00      	cmp	r3, #0
 8003446:	d1f9      	bne.n	800343c <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003448:	e05a      	b.n	8003500 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800344a:	683b      	ldr	r3, [r7, #0]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	4a3b      	ldr	r2, [pc, #236]	@ (800353c <HAL_ADC_ConfigChannel+0x874>)
 8003450:	4293      	cmp	r3, r2
 8003452:	d125      	bne.n	80034a0 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003454:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003458:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800345c:	2b00      	cmp	r3, #0
 800345e:	d11f      	bne.n	80034a0 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	4a31      	ldr	r2, [pc, #196]	@ (800352c <HAL_ADC_ConfigChannel+0x864>)
 8003466:	4293      	cmp	r3, r2
 8003468:	d104      	bne.n	8003474 <HAL_ADC_ConfigChannel+0x7ac>
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	4a34      	ldr	r2, [pc, #208]	@ (8003540 <HAL_ADC_ConfigChannel+0x878>)
 8003470:	4293      	cmp	r3, r2
 8003472:	d047      	beq.n	8003504 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800347c:	d004      	beq.n	8003488 <HAL_ADC_ConfigChannel+0x7c0>
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	4a2a      	ldr	r2, [pc, #168]	@ (800352c <HAL_ADC_ConfigChannel+0x864>)
 8003484:	4293      	cmp	r3, r2
 8003486:	d101      	bne.n	800348c <HAL_ADC_ConfigChannel+0x7c4>
 8003488:	4a29      	ldr	r2, [pc, #164]	@ (8003530 <HAL_ADC_ConfigChannel+0x868>)
 800348a:	e000      	b.n	800348e <HAL_ADC_ConfigChannel+0x7c6>
 800348c:	4a23      	ldr	r2, [pc, #140]	@ (800351c <HAL_ADC_ConfigChannel+0x854>)
 800348e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003492:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003496:	4619      	mov	r1, r3
 8003498:	4610      	mov	r0, r2
 800349a:	f7ff f896 	bl	80025ca <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800349e:	e031      	b.n	8003504 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80034a0:	683b      	ldr	r3, [r7, #0]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	4a27      	ldr	r2, [pc, #156]	@ (8003544 <HAL_ADC_ConfigChannel+0x87c>)
 80034a6:	4293      	cmp	r3, r2
 80034a8:	d12d      	bne.n	8003506 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80034aa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80034ae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d127      	bne.n	8003506 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	4a1c      	ldr	r2, [pc, #112]	@ (800352c <HAL_ADC_ConfigChannel+0x864>)
 80034bc:	4293      	cmp	r3, r2
 80034be:	d022      	beq.n	8003506 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80034c8:	d004      	beq.n	80034d4 <HAL_ADC_ConfigChannel+0x80c>
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	4a17      	ldr	r2, [pc, #92]	@ (800352c <HAL_ADC_ConfigChannel+0x864>)
 80034d0:	4293      	cmp	r3, r2
 80034d2:	d101      	bne.n	80034d8 <HAL_ADC_ConfigChannel+0x810>
 80034d4:	4a16      	ldr	r2, [pc, #88]	@ (8003530 <HAL_ADC_ConfigChannel+0x868>)
 80034d6:	e000      	b.n	80034da <HAL_ADC_ConfigChannel+0x812>
 80034d8:	4a10      	ldr	r2, [pc, #64]	@ (800351c <HAL_ADC_ConfigChannel+0x854>)
 80034da:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80034de:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80034e2:	4619      	mov	r1, r3
 80034e4:	4610      	mov	r0, r2
 80034e6:	f7ff f870 	bl	80025ca <LL_ADC_SetCommonPathInternalCh>
 80034ea:	e00c      	b.n	8003506 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034f0:	f043 0220 	orr.w	r2, r3, #32
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80034f8:	2301      	movs	r3, #1
 80034fa:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 80034fe:	e002      	b.n	8003506 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003500:	bf00      	nop
 8003502:	e000      	b.n	8003506 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003504:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	2200      	movs	r2, #0
 800350a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800350e:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8003512:	4618      	mov	r0, r3
 8003514:	37d8      	adds	r7, #216	@ 0xd8
 8003516:	46bd      	mov	sp, r7
 8003518:	bd80      	pop	{r7, pc}
 800351a:	bf00      	nop
 800351c:	50000700 	.word	0x50000700
 8003520:	c3210000 	.word	0xc3210000
 8003524:	90c00010 	.word	0x90c00010
 8003528:	50000600 	.word	0x50000600
 800352c:	50000100 	.word	0x50000100
 8003530:	50000300 	.word	0x50000300
 8003534:	20000010 	.word	0x20000010
 8003538:	053e2d63 	.word	0x053e2d63
 800353c:	c7520000 	.word	0xc7520000
 8003540:	50000500 	.word	0x50000500
 8003544:	cb840000 	.word	0xcb840000

08003548 <LL_ADC_IsEnabled>:
{
 8003548:	b480      	push	{r7}
 800354a:	b083      	sub	sp, #12
 800354c:	af00      	add	r7, sp, #0
 800354e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	689b      	ldr	r3, [r3, #8]
 8003554:	f003 0301 	and.w	r3, r3, #1
 8003558:	2b01      	cmp	r3, #1
 800355a:	d101      	bne.n	8003560 <LL_ADC_IsEnabled+0x18>
 800355c:	2301      	movs	r3, #1
 800355e:	e000      	b.n	8003562 <LL_ADC_IsEnabled+0x1a>
 8003560:	2300      	movs	r3, #0
}
 8003562:	4618      	mov	r0, r3
 8003564:	370c      	adds	r7, #12
 8003566:	46bd      	mov	sp, r7
 8003568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800356c:	4770      	bx	lr

0800356e <LL_ADC_REG_IsConversionOngoing>:
{
 800356e:	b480      	push	{r7}
 8003570:	b083      	sub	sp, #12
 8003572:	af00      	add	r7, sp, #0
 8003574:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	689b      	ldr	r3, [r3, #8]
 800357a:	f003 0304 	and.w	r3, r3, #4
 800357e:	2b04      	cmp	r3, #4
 8003580:	d101      	bne.n	8003586 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003582:	2301      	movs	r3, #1
 8003584:	e000      	b.n	8003588 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003586:	2300      	movs	r3, #0
}
 8003588:	4618      	mov	r0, r3
 800358a:	370c      	adds	r7, #12
 800358c:	46bd      	mov	sp, r7
 800358e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003592:	4770      	bx	lr

08003594 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8003594:	b590      	push	{r4, r7, lr}
 8003596:	b0a1      	sub	sp, #132	@ 0x84
 8003598:	af00      	add	r7, sp, #0
 800359a:	6078      	str	r0, [r7, #4]
 800359c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800359e:	2300      	movs	r3, #0
 80035a0:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80035aa:	2b01      	cmp	r3, #1
 80035ac:	d101      	bne.n	80035b2 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80035ae:	2302      	movs	r3, #2
 80035b0:	e0e7      	b.n	8003782 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	2201      	movs	r2, #1
 80035b6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 80035ba:	2300      	movs	r3, #0
 80035bc:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 80035be:	2300      	movs	r3, #0
 80035c0:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80035ca:	d102      	bne.n	80035d2 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80035cc:	4b6f      	ldr	r3, [pc, #444]	@ (800378c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80035ce:	60bb      	str	r3, [r7, #8]
 80035d0:	e009      	b.n	80035e6 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	4a6e      	ldr	r2, [pc, #440]	@ (8003790 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80035d8:	4293      	cmp	r3, r2
 80035da:	d102      	bne.n	80035e2 <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 80035dc:	4b6d      	ldr	r3, [pc, #436]	@ (8003794 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80035de:	60bb      	str	r3, [r7, #8]
 80035e0:	e001      	b.n	80035e6 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 80035e2:	2300      	movs	r3, #0
 80035e4:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 80035e6:	68bb      	ldr	r3, [r7, #8]
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d10b      	bne.n	8003604 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035f0:	f043 0220 	orr.w	r2, r3, #32
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	2200      	movs	r2, #0
 80035fc:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8003600:	2301      	movs	r3, #1
 8003602:	e0be      	b.n	8003782 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8003604:	68bb      	ldr	r3, [r7, #8]
 8003606:	4618      	mov	r0, r3
 8003608:	f7ff ffb1 	bl	800356e <LL_ADC_REG_IsConversionOngoing>
 800360c:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	4618      	mov	r0, r3
 8003614:	f7ff ffab 	bl	800356e <LL_ADC_REG_IsConversionOngoing>
 8003618:	4603      	mov	r3, r0
 800361a:	2b00      	cmp	r3, #0
 800361c:	f040 80a0 	bne.w	8003760 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8003620:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003622:	2b00      	cmp	r3, #0
 8003624:	f040 809c 	bne.w	8003760 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003630:	d004      	beq.n	800363c <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	4a55      	ldr	r2, [pc, #340]	@ (800378c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003638:	4293      	cmp	r3, r2
 800363a:	d101      	bne.n	8003640 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 800363c:	4b56      	ldr	r3, [pc, #344]	@ (8003798 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 800363e:	e000      	b.n	8003642 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8003640:	4b56      	ldr	r3, [pc, #344]	@ (800379c <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 8003642:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003644:	683b      	ldr	r3, [r7, #0]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	2b00      	cmp	r3, #0
 800364a:	d04b      	beq.n	80036e4 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800364c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800364e:	689b      	ldr	r3, [r3, #8]
 8003650:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003654:	683b      	ldr	r3, [r7, #0]
 8003656:	6859      	ldr	r1, [r3, #4]
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800365e:	035b      	lsls	r3, r3, #13
 8003660:	430b      	orrs	r3, r1
 8003662:	431a      	orrs	r2, r3
 8003664:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003666:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003670:	d004      	beq.n	800367c <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	4a45      	ldr	r2, [pc, #276]	@ (800378c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003678:	4293      	cmp	r3, r2
 800367a:	d10f      	bne.n	800369c <HAL_ADCEx_MultiModeConfigChannel+0x108>
 800367c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003680:	f7ff ff62 	bl	8003548 <LL_ADC_IsEnabled>
 8003684:	4604      	mov	r4, r0
 8003686:	4841      	ldr	r0, [pc, #260]	@ (800378c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003688:	f7ff ff5e 	bl	8003548 <LL_ADC_IsEnabled>
 800368c:	4603      	mov	r3, r0
 800368e:	4323      	orrs	r3, r4
 8003690:	2b00      	cmp	r3, #0
 8003692:	bf0c      	ite	eq
 8003694:	2301      	moveq	r3, #1
 8003696:	2300      	movne	r3, #0
 8003698:	b2db      	uxtb	r3, r3
 800369a:	e012      	b.n	80036c2 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 800369c:	483c      	ldr	r0, [pc, #240]	@ (8003790 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800369e:	f7ff ff53 	bl	8003548 <LL_ADC_IsEnabled>
 80036a2:	4604      	mov	r4, r0
 80036a4:	483b      	ldr	r0, [pc, #236]	@ (8003794 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80036a6:	f7ff ff4f 	bl	8003548 <LL_ADC_IsEnabled>
 80036aa:	4603      	mov	r3, r0
 80036ac:	431c      	orrs	r4, r3
 80036ae:	483c      	ldr	r0, [pc, #240]	@ (80037a0 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 80036b0:	f7ff ff4a 	bl	8003548 <LL_ADC_IsEnabled>
 80036b4:	4603      	mov	r3, r0
 80036b6:	4323      	orrs	r3, r4
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	bf0c      	ite	eq
 80036bc:	2301      	moveq	r3, #1
 80036be:	2300      	movne	r3, #0
 80036c0:	b2db      	uxtb	r3, r3
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d056      	beq.n	8003774 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80036c6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80036c8:	689b      	ldr	r3, [r3, #8]
 80036ca:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80036ce:	f023 030f 	bic.w	r3, r3, #15
 80036d2:	683a      	ldr	r2, [r7, #0]
 80036d4:	6811      	ldr	r1, [r2, #0]
 80036d6:	683a      	ldr	r2, [r7, #0]
 80036d8:	6892      	ldr	r2, [r2, #8]
 80036da:	430a      	orrs	r2, r1
 80036dc:	431a      	orrs	r2, r3
 80036de:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80036e0:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80036e2:	e047      	b.n	8003774 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80036e4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80036e6:	689b      	ldr	r3, [r3, #8]
 80036e8:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80036ec:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80036ee:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80036f8:	d004      	beq.n	8003704 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	4a23      	ldr	r2, [pc, #140]	@ (800378c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003700:	4293      	cmp	r3, r2
 8003702:	d10f      	bne.n	8003724 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8003704:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003708:	f7ff ff1e 	bl	8003548 <LL_ADC_IsEnabled>
 800370c:	4604      	mov	r4, r0
 800370e:	481f      	ldr	r0, [pc, #124]	@ (800378c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003710:	f7ff ff1a 	bl	8003548 <LL_ADC_IsEnabled>
 8003714:	4603      	mov	r3, r0
 8003716:	4323      	orrs	r3, r4
 8003718:	2b00      	cmp	r3, #0
 800371a:	bf0c      	ite	eq
 800371c:	2301      	moveq	r3, #1
 800371e:	2300      	movne	r3, #0
 8003720:	b2db      	uxtb	r3, r3
 8003722:	e012      	b.n	800374a <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8003724:	481a      	ldr	r0, [pc, #104]	@ (8003790 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8003726:	f7ff ff0f 	bl	8003548 <LL_ADC_IsEnabled>
 800372a:	4604      	mov	r4, r0
 800372c:	4819      	ldr	r0, [pc, #100]	@ (8003794 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800372e:	f7ff ff0b 	bl	8003548 <LL_ADC_IsEnabled>
 8003732:	4603      	mov	r3, r0
 8003734:	431c      	orrs	r4, r3
 8003736:	481a      	ldr	r0, [pc, #104]	@ (80037a0 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8003738:	f7ff ff06 	bl	8003548 <LL_ADC_IsEnabled>
 800373c:	4603      	mov	r3, r0
 800373e:	4323      	orrs	r3, r4
 8003740:	2b00      	cmp	r3, #0
 8003742:	bf0c      	ite	eq
 8003744:	2301      	moveq	r3, #1
 8003746:	2300      	movne	r3, #0
 8003748:	b2db      	uxtb	r3, r3
 800374a:	2b00      	cmp	r3, #0
 800374c:	d012      	beq.n	8003774 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800374e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003750:	689b      	ldr	r3, [r3, #8]
 8003752:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003756:	f023 030f 	bic.w	r3, r3, #15
 800375a:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800375c:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800375e:	e009      	b.n	8003774 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003764:	f043 0220 	orr.w	r2, r3, #32
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800376c:	2301      	movs	r3, #1
 800376e:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8003772:	e000      	b.n	8003776 <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003774:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	2200      	movs	r2, #0
 800377a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800377e:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8003782:	4618      	mov	r0, r3
 8003784:	3784      	adds	r7, #132	@ 0x84
 8003786:	46bd      	mov	sp, r7
 8003788:	bd90      	pop	{r4, r7, pc}
 800378a:	bf00      	nop
 800378c:	50000100 	.word	0x50000100
 8003790:	50000400 	.word	0x50000400
 8003794:	50000500 	.word	0x50000500
 8003798:	50000300 	.word	0x50000300
 800379c:	50000700 	.word	0x50000700
 80037a0:	50000600 	.word	0x50000600

080037a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80037a4:	b480      	push	{r7}
 80037a6:	b085      	sub	sp, #20
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	f003 0307 	and.w	r3, r3, #7
 80037b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80037b4:	4b0c      	ldr	r3, [pc, #48]	@ (80037e8 <__NVIC_SetPriorityGrouping+0x44>)
 80037b6:	68db      	ldr	r3, [r3, #12]
 80037b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80037ba:	68ba      	ldr	r2, [r7, #8]
 80037bc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80037c0:	4013      	ands	r3, r2
 80037c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80037c8:	68bb      	ldr	r3, [r7, #8]
 80037ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80037cc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80037d0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80037d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80037d6:	4a04      	ldr	r2, [pc, #16]	@ (80037e8 <__NVIC_SetPriorityGrouping+0x44>)
 80037d8:	68bb      	ldr	r3, [r7, #8]
 80037da:	60d3      	str	r3, [r2, #12]
}
 80037dc:	bf00      	nop
 80037de:	3714      	adds	r7, #20
 80037e0:	46bd      	mov	sp, r7
 80037e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e6:	4770      	bx	lr
 80037e8:	e000ed00 	.word	0xe000ed00

080037ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80037ec:	b480      	push	{r7}
 80037ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80037f0:	4b04      	ldr	r3, [pc, #16]	@ (8003804 <__NVIC_GetPriorityGrouping+0x18>)
 80037f2:	68db      	ldr	r3, [r3, #12]
 80037f4:	0a1b      	lsrs	r3, r3, #8
 80037f6:	f003 0307 	and.w	r3, r3, #7
}
 80037fa:	4618      	mov	r0, r3
 80037fc:	46bd      	mov	sp, r7
 80037fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003802:	4770      	bx	lr
 8003804:	e000ed00 	.word	0xe000ed00

08003808 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003808:	b480      	push	{r7}
 800380a:	b083      	sub	sp, #12
 800380c:	af00      	add	r7, sp, #0
 800380e:	4603      	mov	r3, r0
 8003810:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003812:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003816:	2b00      	cmp	r3, #0
 8003818:	db0b      	blt.n	8003832 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800381a:	79fb      	ldrb	r3, [r7, #7]
 800381c:	f003 021f 	and.w	r2, r3, #31
 8003820:	4907      	ldr	r1, [pc, #28]	@ (8003840 <__NVIC_EnableIRQ+0x38>)
 8003822:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003826:	095b      	lsrs	r3, r3, #5
 8003828:	2001      	movs	r0, #1
 800382a:	fa00 f202 	lsl.w	r2, r0, r2
 800382e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003832:	bf00      	nop
 8003834:	370c      	adds	r7, #12
 8003836:	46bd      	mov	sp, r7
 8003838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383c:	4770      	bx	lr
 800383e:	bf00      	nop
 8003840:	e000e100 	.word	0xe000e100

08003844 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003844:	b480      	push	{r7}
 8003846:	b083      	sub	sp, #12
 8003848:	af00      	add	r7, sp, #0
 800384a:	4603      	mov	r3, r0
 800384c:	6039      	str	r1, [r7, #0]
 800384e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003850:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003854:	2b00      	cmp	r3, #0
 8003856:	db0a      	blt.n	800386e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003858:	683b      	ldr	r3, [r7, #0]
 800385a:	b2da      	uxtb	r2, r3
 800385c:	490c      	ldr	r1, [pc, #48]	@ (8003890 <__NVIC_SetPriority+0x4c>)
 800385e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003862:	0112      	lsls	r2, r2, #4
 8003864:	b2d2      	uxtb	r2, r2
 8003866:	440b      	add	r3, r1
 8003868:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800386c:	e00a      	b.n	8003884 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800386e:	683b      	ldr	r3, [r7, #0]
 8003870:	b2da      	uxtb	r2, r3
 8003872:	4908      	ldr	r1, [pc, #32]	@ (8003894 <__NVIC_SetPriority+0x50>)
 8003874:	79fb      	ldrb	r3, [r7, #7]
 8003876:	f003 030f 	and.w	r3, r3, #15
 800387a:	3b04      	subs	r3, #4
 800387c:	0112      	lsls	r2, r2, #4
 800387e:	b2d2      	uxtb	r2, r2
 8003880:	440b      	add	r3, r1
 8003882:	761a      	strb	r2, [r3, #24]
}
 8003884:	bf00      	nop
 8003886:	370c      	adds	r7, #12
 8003888:	46bd      	mov	sp, r7
 800388a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388e:	4770      	bx	lr
 8003890:	e000e100 	.word	0xe000e100
 8003894:	e000ed00 	.word	0xe000ed00

08003898 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003898:	b480      	push	{r7}
 800389a:	b089      	sub	sp, #36	@ 0x24
 800389c:	af00      	add	r7, sp, #0
 800389e:	60f8      	str	r0, [r7, #12]
 80038a0:	60b9      	str	r1, [r7, #8]
 80038a2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	f003 0307 	and.w	r3, r3, #7
 80038aa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80038ac:	69fb      	ldr	r3, [r7, #28]
 80038ae:	f1c3 0307 	rsb	r3, r3, #7
 80038b2:	2b04      	cmp	r3, #4
 80038b4:	bf28      	it	cs
 80038b6:	2304      	movcs	r3, #4
 80038b8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80038ba:	69fb      	ldr	r3, [r7, #28]
 80038bc:	3304      	adds	r3, #4
 80038be:	2b06      	cmp	r3, #6
 80038c0:	d902      	bls.n	80038c8 <NVIC_EncodePriority+0x30>
 80038c2:	69fb      	ldr	r3, [r7, #28]
 80038c4:	3b03      	subs	r3, #3
 80038c6:	e000      	b.n	80038ca <NVIC_EncodePriority+0x32>
 80038c8:	2300      	movs	r3, #0
 80038ca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80038cc:	f04f 32ff 	mov.w	r2, #4294967295
 80038d0:	69bb      	ldr	r3, [r7, #24]
 80038d2:	fa02 f303 	lsl.w	r3, r2, r3
 80038d6:	43da      	mvns	r2, r3
 80038d8:	68bb      	ldr	r3, [r7, #8]
 80038da:	401a      	ands	r2, r3
 80038dc:	697b      	ldr	r3, [r7, #20]
 80038de:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80038e0:	f04f 31ff 	mov.w	r1, #4294967295
 80038e4:	697b      	ldr	r3, [r7, #20]
 80038e6:	fa01 f303 	lsl.w	r3, r1, r3
 80038ea:	43d9      	mvns	r1, r3
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80038f0:	4313      	orrs	r3, r2
         );
}
 80038f2:	4618      	mov	r0, r3
 80038f4:	3724      	adds	r7, #36	@ 0x24
 80038f6:	46bd      	mov	sp, r7
 80038f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038fc:	4770      	bx	lr
	...

08003900 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003900:	b580      	push	{r7, lr}
 8003902:	b082      	sub	sp, #8
 8003904:	af00      	add	r7, sp, #0
 8003906:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	3b01      	subs	r3, #1
 800390c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003910:	d301      	bcc.n	8003916 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003912:	2301      	movs	r3, #1
 8003914:	e00f      	b.n	8003936 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003916:	4a0a      	ldr	r2, [pc, #40]	@ (8003940 <SysTick_Config+0x40>)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	3b01      	subs	r3, #1
 800391c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800391e:	210f      	movs	r1, #15
 8003920:	f04f 30ff 	mov.w	r0, #4294967295
 8003924:	f7ff ff8e 	bl	8003844 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003928:	4b05      	ldr	r3, [pc, #20]	@ (8003940 <SysTick_Config+0x40>)
 800392a:	2200      	movs	r2, #0
 800392c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800392e:	4b04      	ldr	r3, [pc, #16]	@ (8003940 <SysTick_Config+0x40>)
 8003930:	2207      	movs	r2, #7
 8003932:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003934:	2300      	movs	r3, #0
}
 8003936:	4618      	mov	r0, r3
 8003938:	3708      	adds	r7, #8
 800393a:	46bd      	mov	sp, r7
 800393c:	bd80      	pop	{r7, pc}
 800393e:	bf00      	nop
 8003940:	e000e010 	.word	0xe000e010

08003944 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	b082      	sub	sp, #8
 8003948:	af00      	add	r7, sp, #0
 800394a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800394c:	6878      	ldr	r0, [r7, #4]
 800394e:	f7ff ff29 	bl	80037a4 <__NVIC_SetPriorityGrouping>
}
 8003952:	bf00      	nop
 8003954:	3708      	adds	r7, #8
 8003956:	46bd      	mov	sp, r7
 8003958:	bd80      	pop	{r7, pc}

0800395a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800395a:	b580      	push	{r7, lr}
 800395c:	b086      	sub	sp, #24
 800395e:	af00      	add	r7, sp, #0
 8003960:	4603      	mov	r3, r0
 8003962:	60b9      	str	r1, [r7, #8]
 8003964:	607a      	str	r2, [r7, #4]
 8003966:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003968:	f7ff ff40 	bl	80037ec <__NVIC_GetPriorityGrouping>
 800396c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800396e:	687a      	ldr	r2, [r7, #4]
 8003970:	68b9      	ldr	r1, [r7, #8]
 8003972:	6978      	ldr	r0, [r7, #20]
 8003974:	f7ff ff90 	bl	8003898 <NVIC_EncodePriority>
 8003978:	4602      	mov	r2, r0
 800397a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800397e:	4611      	mov	r1, r2
 8003980:	4618      	mov	r0, r3
 8003982:	f7ff ff5f 	bl	8003844 <__NVIC_SetPriority>
}
 8003986:	bf00      	nop
 8003988:	3718      	adds	r7, #24
 800398a:	46bd      	mov	sp, r7
 800398c:	bd80      	pop	{r7, pc}

0800398e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800398e:	b580      	push	{r7, lr}
 8003990:	b082      	sub	sp, #8
 8003992:	af00      	add	r7, sp, #0
 8003994:	4603      	mov	r3, r0
 8003996:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003998:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800399c:	4618      	mov	r0, r3
 800399e:	f7ff ff33 	bl	8003808 <__NVIC_EnableIRQ>
}
 80039a2:	bf00      	nop
 80039a4:	3708      	adds	r7, #8
 80039a6:	46bd      	mov	sp, r7
 80039a8:	bd80      	pop	{r7, pc}

080039aa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80039aa:	b580      	push	{r7, lr}
 80039ac:	b082      	sub	sp, #8
 80039ae:	af00      	add	r7, sp, #0
 80039b0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80039b2:	6878      	ldr	r0, [r7, #4]
 80039b4:	f7ff ffa4 	bl	8003900 <SysTick_Config>
 80039b8:	4603      	mov	r3, r0
}
 80039ba:	4618      	mov	r0, r3
 80039bc:	3708      	adds	r7, #8
 80039be:	46bd      	mov	sp, r7
 80039c0:	bd80      	pop	{r7, pc}
	...

080039c4 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 80039c4:	b580      	push	{r7, lr}
 80039c6:	b084      	sub	sp, #16
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d101      	bne.n	80039d6 <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 80039d2:	2301      	movs	r3, #1
 80039d4:	e147      	b.n	8003c66 <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80039dc:	b2db      	uxtb	r3, r3
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d106      	bne.n	80039f0 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	2200      	movs	r2, #0
 80039e6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 80039ea:	6878      	ldr	r0, [r7, #4]
 80039ec:	f7fe f952 	bl	8001c94 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	699a      	ldr	r2, [r3, #24]
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f022 0210 	bic.w	r2, r2, #16
 80039fe:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003a00:	f7fe fda2 	bl	8002548 <HAL_GetTick>
 8003a04:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8003a06:	e012      	b.n	8003a2e <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8003a08:	f7fe fd9e 	bl	8002548 <HAL_GetTick>
 8003a0c:	4602      	mov	r2, r0
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	1ad3      	subs	r3, r2, r3
 8003a12:	2b0a      	cmp	r3, #10
 8003a14:	d90b      	bls.n	8003a2e <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a1a:	f043 0201 	orr.w	r2, r3, #1
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	2203      	movs	r2, #3
 8003a26:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8003a2a:	2301      	movs	r3, #1
 8003a2c:	e11b      	b.n	8003c66 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	699b      	ldr	r3, [r3, #24]
 8003a34:	f003 0308 	and.w	r3, r3, #8
 8003a38:	2b08      	cmp	r3, #8
 8003a3a:	d0e5      	beq.n	8003a08 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	699a      	ldr	r2, [r3, #24]
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f042 0201 	orr.w	r2, r2, #1
 8003a4a:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003a4c:	f7fe fd7c 	bl	8002548 <HAL_GetTick>
 8003a50:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8003a52:	e012      	b.n	8003a7a <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8003a54:	f7fe fd78 	bl	8002548 <HAL_GetTick>
 8003a58:	4602      	mov	r2, r0
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	1ad3      	subs	r3, r2, r3
 8003a5e:	2b0a      	cmp	r3, #10
 8003a60:	d90b      	bls.n	8003a7a <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a66:	f043 0201 	orr.w	r2, r3, #1
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	2203      	movs	r2, #3
 8003a72:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8003a76:	2301      	movs	r3, #1
 8003a78:	e0f5      	b.n	8003c66 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	699b      	ldr	r3, [r3, #24]
 8003a80:	f003 0301 	and.w	r3, r3, #1
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d0e5      	beq.n	8003a54 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	699a      	ldr	r2, [r3, #24]
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	f042 0202 	orr.w	r2, r2, #2
 8003a96:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	4a74      	ldr	r2, [pc, #464]	@ (8003c70 <HAL_FDCAN_Init+0x2ac>)
 8003a9e:	4293      	cmp	r3, r2
 8003aa0:	d103      	bne.n	8003aaa <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8003aa2:	4a74      	ldr	r2, [pc, #464]	@ (8003c74 <HAL_FDCAN_Init+0x2b0>)
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	685b      	ldr	r3, [r3, #4]
 8003aa8:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	7c1b      	ldrb	r3, [r3, #16]
 8003aae:	2b01      	cmp	r3, #1
 8003ab0:	d108      	bne.n	8003ac4 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	699a      	ldr	r2, [r3, #24]
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003ac0:	619a      	str	r2, [r3, #24]
 8003ac2:	e007      	b.n	8003ad4 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	699a      	ldr	r2, [r3, #24]
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003ad2:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	7c5b      	ldrb	r3, [r3, #17]
 8003ad8:	2b01      	cmp	r3, #1
 8003ada:	d108      	bne.n	8003aee <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	699a      	ldr	r2, [r3, #24]
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003aea:	619a      	str	r2, [r3, #24]
 8003aec:	e007      	b.n	8003afe <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	699a      	ldr	r2, [r3, #24]
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003afc:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	7c9b      	ldrb	r3, [r3, #18]
 8003b02:	2b01      	cmp	r3, #1
 8003b04:	d108      	bne.n	8003b18 <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	699a      	ldr	r2, [r3, #24]
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003b14:	619a      	str	r2, [r3, #24]
 8003b16:	e007      	b.n	8003b28 <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	699a      	ldr	r2, [r3, #24]
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003b26:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	699b      	ldr	r3, [r3, #24]
 8003b2e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	689a      	ldr	r2, [r3, #8]
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	430a      	orrs	r2, r1
 8003b3c:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	699a      	ldr	r2, [r3, #24]
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8003b4c:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	691a      	ldr	r2, [r3, #16]
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	f022 0210 	bic.w	r2, r2, #16
 8003b5c:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	68db      	ldr	r3, [r3, #12]
 8003b62:	2b01      	cmp	r3, #1
 8003b64:	d108      	bne.n	8003b78 <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	699a      	ldr	r2, [r3, #24]
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	f042 0204 	orr.w	r2, r2, #4
 8003b74:	619a      	str	r2, [r3, #24]
 8003b76:	e02c      	b.n	8003bd2 <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	68db      	ldr	r3, [r3, #12]
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d028      	beq.n	8003bd2 <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	68db      	ldr	r3, [r3, #12]
 8003b84:	2b02      	cmp	r3, #2
 8003b86:	d01c      	beq.n	8003bc2 <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	699a      	ldr	r2, [r3, #24]
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003b96:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	691a      	ldr	r2, [r3, #16]
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	f042 0210 	orr.w	r2, r2, #16
 8003ba6:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	68db      	ldr	r3, [r3, #12]
 8003bac:	2b03      	cmp	r3, #3
 8003bae:	d110      	bne.n	8003bd2 <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	699a      	ldr	r2, [r3, #24]
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	f042 0220 	orr.w	r2, r2, #32
 8003bbe:	619a      	str	r2, [r3, #24]
 8003bc0:	e007      	b.n	8003bd2 <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	699a      	ldr	r2, [r3, #24]
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	f042 0220 	orr.w	r2, r2, #32
 8003bd0:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	699b      	ldr	r3, [r3, #24]
 8003bd6:	3b01      	subs	r3, #1
 8003bd8:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	69db      	ldr	r3, [r3, #28]
 8003bde:	3b01      	subs	r3, #1
 8003be0:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003be2:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	6a1b      	ldr	r3, [r3, #32]
 8003be8:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8003bea:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	695b      	ldr	r3, [r3, #20]
 8003bf2:	3b01      	subs	r3, #1
 8003bf4:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8003bfa:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003bfc:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	689b      	ldr	r3, [r3, #8]
 8003c02:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003c06:	d115      	bne.n	8003c34 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c0c:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c12:	3b01      	subs	r3, #1
 8003c14:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003c16:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c1c:	3b01      	subs	r3, #1
 8003c1e:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8003c20:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c28:	3b01      	subs	r3, #1
 8003c2a:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8003c30:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003c32:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	430a      	orrs	r2, r1
 8003c46:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8003c4a:	6878      	ldr	r0, [r7, #4]
 8003c4c:	f000 fc96 	bl	800457c <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	2200      	movs	r2, #0
 8003c54:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	2200      	movs	r2, #0
 8003c5a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	2201      	movs	r2, #1
 8003c60:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 8003c64:	2300      	movs	r3, #0
}
 8003c66:	4618      	mov	r0, r3
 8003c68:	3710      	adds	r7, #16
 8003c6a:	46bd      	mov	sp, r7
 8003c6c:	bd80      	pop	{r7, pc}
 8003c6e:	bf00      	nop
 8003c70:	40006400 	.word	0x40006400
 8003c74:	40006500 	.word	0x40006500

08003c78 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 8003c78:	b480      	push	{r7}
 8003c7a:	b087      	sub	sp, #28
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	6078      	str	r0, [r7, #4]
 8003c80:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003c88:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8003c8a:	7dfb      	ldrb	r3, [r7, #23]
 8003c8c:	2b01      	cmp	r3, #1
 8003c8e:	d002      	beq.n	8003c96 <HAL_FDCAN_ConfigFilter+0x1e>
 8003c90:	7dfb      	ldrb	r3, [r7, #23]
 8003c92:	2b02      	cmp	r3, #2
 8003c94:	d13d      	bne.n	8003d12 <HAL_FDCAN_ConfigFilter+0x9a>
  {
    /* Check function parameters */
    assert_param(IS_FDCAN_ID_TYPE(sFilterConfig->IdType));
    assert_param(IS_FDCAN_FILTER_CFG(sFilterConfig->FilterConfig));

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8003c96:	683b      	ldr	r3, [r7, #0]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d119      	bne.n	8003cd2 <HAL_FDCAN_ConfigFilter+0x5a>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x7FFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
      assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build filter element */
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8003c9e:	683b      	ldr	r3, [r7, #0]
 8003ca0:	689b      	ldr	r3, [r3, #8]
 8003ca2:	079a      	lsls	r2, r3, #30
                         (sFilterConfig->FilterConfig << 27U) |
 8003ca4:	683b      	ldr	r3, [r7, #0]
 8003ca6:	68db      	ldr	r3, [r3, #12]
 8003ca8:	06db      	lsls	r3, r3, #27
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8003caa:	431a      	orrs	r2, r3
                         (sFilterConfig->FilterID1 << 16U)    |
 8003cac:	683b      	ldr	r3, [r7, #0]
 8003cae:	691b      	ldr	r3, [r3, #16]
 8003cb0:	041b      	lsls	r3, r3, #16
                         (sFilterConfig->FilterConfig << 27U) |
 8003cb2:	431a      	orrs	r2, r3
                         sFilterConfig->FilterID2);
 8003cb4:	683b      	ldr	r3, [r7, #0]
 8003cb6:	695b      	ldr	r3, [r3, #20]
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8003cb8:	4313      	orrs	r3, r2
 8003cba:	613b      	str	r3, [r7, #16]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLS_SIZE));
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003cc0:	683b      	ldr	r3, [r7, #0]
 8003cc2:	685b      	ldr	r3, [r3, #4]
 8003cc4:	009b      	lsls	r3, r3, #2
 8003cc6:	4413      	add	r3, r2
 8003cc8:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8003cca:	68bb      	ldr	r3, [r7, #8]
 8003ccc:	693a      	ldr	r2, [r7, #16]
 8003cce:	601a      	str	r2, [r3, #0]
 8003cd0:	e01d      	b.n	8003d0e <HAL_FDCAN_ConfigFilter+0x96>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8003cd2:	683b      	ldr	r3, [r7, #0]
 8003cd4:	68db      	ldr	r3, [r3, #12]
 8003cd6:	075a      	lsls	r2, r3, #29
 8003cd8:	683b      	ldr	r3, [r7, #0]
 8003cda:	691b      	ldr	r3, [r3, #16]
 8003cdc:	4313      	orrs	r3, r2
 8003cde:	613b      	str	r3, [r7, #16]

      /* Build second word of filter element */
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8003ce0:	683b      	ldr	r3, [r7, #0]
 8003ce2:	689b      	ldr	r3, [r3, #8]
 8003ce4:	079a      	lsls	r2, r3, #30
 8003ce6:	683b      	ldr	r3, [r7, #0]
 8003ce8:	695b      	ldr	r3, [r3, #20]
 8003cea:	4313      	orrs	r3, r2
 8003cec:	60fb      	str	r3, [r7, #12]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003cf2:	683b      	ldr	r3, [r7, #0]
 8003cf4:	685b      	ldr	r3, [r3, #4]
 8003cf6:	00db      	lsls	r3, r3, #3
 8003cf8:	4413      	add	r3, r2
 8003cfa:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8003cfc:	68bb      	ldr	r3, [r7, #8]
 8003cfe:	693a      	ldr	r2, [r7, #16]
 8003d00:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 8003d02:	68bb      	ldr	r3, [r7, #8]
 8003d04:	3304      	adds	r3, #4
 8003d06:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 8003d08:	68bb      	ldr	r3, [r7, #8]
 8003d0a:	68fa      	ldr	r2, [r7, #12]
 8003d0c:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 8003d0e:	2300      	movs	r3, #0
 8003d10:	e006      	b.n	8003d20 <HAL_FDCAN_ConfigFilter+0xa8>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d16:	f043 0202 	orr.w	r2, r3, #2
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8003d1e:	2301      	movs	r3, #1
  }
}
 8003d20:	4618      	mov	r0, r3
 8003d22:	371c      	adds	r7, #28
 8003d24:	46bd      	mov	sp, r7
 8003d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d2a:	4770      	bx	lr

08003d2c <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 8003d2c:	b480      	push	{r7}
 8003d2e:	b085      	sub	sp, #20
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	60f8      	str	r0, [r7, #12]
 8003d34:	60b9      	str	r1, [r7, #8]
 8003d36:	607a      	str	r2, [r7, #4]
 8003d38:	603b      	str	r3, [r7, #0]
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003d40:	b2db      	uxtb	r3, r3
 8003d42:	2b01      	cmp	r3, #1
 8003d44:	d116      	bne.n	8003d74 <HAL_FDCAN_ConfigGlobalFilter+0x48>
  {
    /* Configure global filter */
    MODIFY_REG(hfdcan->Instance->RXGFC, (FDCAN_RXGFC_ANFS |
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d4e:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003d52:	68bb      	ldr	r3, [r7, #8]
 8003d54:	011a      	lsls	r2, r3, #4
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	009b      	lsls	r3, r3, #2
 8003d5a:	431a      	orrs	r2, r3
 8003d5c:	683b      	ldr	r3, [r7, #0]
 8003d5e:	005b      	lsls	r3, r3, #1
 8003d60:	431a      	orrs	r2, r3
 8003d62:	69bb      	ldr	r3, [r7, #24]
 8003d64:	431a      	orrs	r2, r3
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	430a      	orrs	r2, r1
 8003d6c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
                (NonMatchingExt << FDCAN_RXGFC_ANFE_Pos)  |
                (RejectRemoteStd << FDCAN_RXGFC_RRFS_Pos) |
                (RejectRemoteExt << FDCAN_RXGFC_RRFE_Pos)));

    /* Return function status */
    return HAL_OK;
 8003d70:	2300      	movs	r3, #0
 8003d72:	e006      	b.n	8003d82 <HAL_FDCAN_ConfigGlobalFilter+0x56>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d78:	f043 0204 	orr.w	r2, r3, #4
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8003d80:	2301      	movs	r3, #1
  }
}
 8003d82:	4618      	mov	r0, r3
 8003d84:	3714      	adds	r7, #20
 8003d86:	46bd      	mov	sp, r7
 8003d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d8c:	4770      	bx	lr

08003d8e <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8003d8e:	b480      	push	{r7}
 8003d90:	b083      	sub	sp, #12
 8003d92:	af00      	add	r7, sp, #0
 8003d94:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003d9c:	b2db      	uxtb	r3, r3
 8003d9e:	2b01      	cmp	r3, #1
 8003da0:	d110      	bne.n	8003dc4 <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	2202      	movs	r2, #2
 8003da6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	699a      	ldr	r2, [r3, #24]
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	f022 0201 	bic.w	r2, r2, #1
 8003db8:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	2200      	movs	r2, #0
 8003dbe:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Return function status */
    return HAL_OK;
 8003dc0:	2300      	movs	r3, #0
 8003dc2:	e006      	b.n	8003dd2 <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003dc8:	f043 0204 	orr.w	r2, r3, #4
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8003dd0:	2301      	movs	r3, #1
  }
}
 8003dd2:	4618      	mov	r0, r3
 8003dd4:	370c      	adds	r7, #12
 8003dd6:	46bd      	mov	sp, r7
 8003dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ddc:	4770      	bx	lr

08003dde <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 8003dde:	b580      	push	{r7, lr}
 8003de0:	b086      	sub	sp, #24
 8003de2:	af00      	add	r7, sp, #0
 8003de4:	60f8      	str	r0, [r7, #12]
 8003de6:	60b9      	str	r1, [r7, #8]
 8003de8:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003df0:	b2db      	uxtb	r3, r3
 8003df2:	2b02      	cmp	r3, #2
 8003df4:	d12c      	bne.n	8003e50 <HAL_FDCAN_AddMessageToTxFifoQ+0x72>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8003dfe:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d007      	beq.n	8003e16 <HAL_FDCAN_AddMessageToTxFifoQ+0x38>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e0a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8003e12:	2301      	movs	r3, #1
 8003e14:	e023      	b.n	8003e5e <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8003e1e:	0c1b      	lsrs	r3, r3, #16
 8003e20:	f003 0303 	and.w	r3, r3, #3
 8003e24:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 8003e26:	697b      	ldr	r3, [r7, #20]
 8003e28:	687a      	ldr	r2, [r7, #4]
 8003e2a:	68b9      	ldr	r1, [r7, #8]
 8003e2c:	68f8      	ldr	r0, [r7, #12]
 8003e2e:	f000 fc11 	bl	8004654 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	2101      	movs	r1, #1
 8003e38:	697a      	ldr	r2, [r7, #20]
 8003e3a:	fa01 f202 	lsl.w	r2, r1, r2
 8003e3e:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8003e42:	2201      	movs	r2, #1
 8003e44:	697b      	ldr	r3, [r7, #20]
 8003e46:	409a      	lsls	r2, r3
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Return function status */
    return HAL_OK;
 8003e4c:	2300      	movs	r3, #0
 8003e4e:	e006      	b.n	8003e5e <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e54:	f043 0208 	orr.w	r2, r3, #8
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8003e5c:	2301      	movs	r3, #1
  }
}
 8003e5e:	4618      	mov	r0, r3
 8003e60:	3718      	adds	r7, #24
 8003e62:	46bd      	mov	sp, r7
 8003e64:	bd80      	pop	{r7, pc}
	...

08003e68 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8003e68:	b480      	push	{r7}
 8003e6a:	b08b      	sub	sp, #44	@ 0x2c
 8003e6c:	af00      	add	r7, sp, #0
 8003e6e:	60f8      	str	r0, [r7, #12]
 8003e70:	60b9      	str	r1, [r7, #8]
 8003e72:	607a      	str	r2, [r7, #4]
 8003e74:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 8003e76:	2300      	movs	r3, #0
 8003e78:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003e80:	76fb      	strb	r3, [r7, #27]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 8003e82:	7efb      	ldrb	r3, [r7, #27]
 8003e84:	2b02      	cmp	r3, #2
 8003e86:	f040 80e8 	bne.w	800405a <HAL_FDCAN_GetRxMessage+0x1f2>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8003e8a:	68bb      	ldr	r3, [r7, #8]
 8003e8c:	2b40      	cmp	r3, #64	@ 0x40
 8003e8e:	d137      	bne.n	8003f00 <HAL_FDCAN_GetRxMessage+0x98>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e98:	f003 030f 	and.w	r3, r3, #15
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d107      	bne.n	8003eb0 <HAL_FDCAN_GetRxMessage+0x48>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ea4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 8003eac:	2301      	movs	r3, #1
 8003eae:	e0db      	b.n	8004068 <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003eb8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003ebc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003ec0:	d10a      	bne.n	8003ed8 <HAL_FDCAN_GetRxMessage+0x70>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F0OM) >> FDCAN_RXGFC_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003eca:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003ece:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003ed2:	d101      	bne.n	8003ed8 <HAL_FDCAN_GetRxMessage+0x70>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8003ed4:	2301      	movs	r3, #1
 8003ed6:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ee0:	0a1b      	lsrs	r3, r3, #8
 8003ee2:	f003 0303 	and.w	r3, r3, #3
 8003ee6:	69fa      	ldr	r2, [r7, #28]
 8003ee8:	4413      	add	r3, r2
 8003eea:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 8003ef0:	69fa      	ldr	r2, [r7, #28]
 8003ef2:	4613      	mov	r3, r2
 8003ef4:	00db      	lsls	r3, r3, #3
 8003ef6:	4413      	add	r3, r2
 8003ef8:	00db      	lsls	r3, r3, #3
 8003efa:	440b      	add	r3, r1
 8003efc:	627b      	str	r3, [r7, #36]	@ 0x24
 8003efe:	e036      	b.n	8003f6e <HAL_FDCAN_GetRxMessage+0x106>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003f08:	f003 030f 	and.w	r3, r3, #15
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d107      	bne.n	8003f20 <HAL_FDCAN_GetRxMessage+0xb8>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f14:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 8003f1c:	2301      	movs	r3, #1
 8003f1e:	e0a3      	b.n	8004068 <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003f28:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003f2c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003f30:	d10a      	bne.n	8003f48 <HAL_FDCAN_GetRxMessage+0xe0>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F1OM) >> FDCAN_RXGFC_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003f3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f3e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003f42:	d101      	bne.n	8003f48 <HAL_FDCAN_GetRxMessage+0xe0>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8003f44:	2301      	movs	r3, #1
 8003f46:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003f50:	0a1b      	lsrs	r3, r3, #8
 8003f52:	f003 0303 	and.w	r3, r3, #3
 8003f56:	69fa      	ldr	r2, [r7, #28]
 8003f58:	4413      	add	r3, r2
 8003f5a:	61fb      	str	r3, [r7, #28]
        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8003f60:	69fa      	ldr	r2, [r7, #28]
 8003f62:	4613      	mov	r3, r2
 8003f64:	00db      	lsls	r3, r3, #3
 8003f66:	4413      	add	r3, r2
 8003f68:	00db      	lsls	r3, r3, #3
 8003f6a:	440b      	add	r3, r1
 8003f6c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8003f6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	685b      	ldr	r3, [r3, #4]
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d107      	bne.n	8003f92 <HAL_FDCAN_GetRxMessage+0x12a>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8003f82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	0c9b      	lsrs	r3, r3, #18
 8003f88:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	601a      	str	r2, [r3, #0]
 8003f90:	e005      	b.n	8003f9e <HAL_FDCAN_GetRxMessage+0x136>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8003f92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 8003f9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8003faa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 8003fb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fb8:	3304      	adds	r3, #4
 8003fba:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8003fbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	b29a      	uxth	r2, r3
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 8003fc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	0c1b      	lsrs	r3, r3, #16
 8003fcc:	f003 020f 	and.w	r2, r3, #15
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8003fd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 8003fe0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 8003fec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	0e1b      	lsrs	r3, r3, #24
 8003ff2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 8003ffa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	0fda      	lsrs	r2, r3, #31
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 8004004:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004006:	3304      	adds	r3, #4
 8004008:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 800400a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800400c:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 800400e:	2300      	movs	r3, #0
 8004010:	623b      	str	r3, [r7, #32]
 8004012:	e00a      	b.n	800402a <HAL_FDCAN_GetRxMessage+0x1c2>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 8004014:	697a      	ldr	r2, [r7, #20]
 8004016:	6a3b      	ldr	r3, [r7, #32]
 8004018:	441a      	add	r2, r3
 800401a:	6839      	ldr	r1, [r7, #0]
 800401c:	6a3b      	ldr	r3, [r7, #32]
 800401e:	440b      	add	r3, r1
 8004020:	7812      	ldrb	r2, [r2, #0]
 8004022:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8004024:	6a3b      	ldr	r3, [r7, #32]
 8004026:	3301      	adds	r3, #1
 8004028:	623b      	str	r3, [r7, #32]
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	68db      	ldr	r3, [r3, #12]
 800402e:	4a11      	ldr	r2, [pc, #68]	@ (8004074 <HAL_FDCAN_GetRxMessage+0x20c>)
 8004030:	5cd3      	ldrb	r3, [r2, r3]
 8004032:	461a      	mov	r2, r3
 8004034:	6a3b      	ldr	r3, [r7, #32]
 8004036:	4293      	cmp	r3, r2
 8004038:	d3ec      	bcc.n	8004014 <HAL_FDCAN_GetRxMessage+0x1ac>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800403a:	68bb      	ldr	r3, [r7, #8]
 800403c:	2b40      	cmp	r3, #64	@ 0x40
 800403e:	d105      	bne.n	800404c <HAL_FDCAN_GetRxMessage+0x1e4>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	69fa      	ldr	r2, [r7, #28]
 8004046:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
 800404a:	e004      	b.n	8004056 <HAL_FDCAN_GetRxMessage+0x1ee>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	69fa      	ldr	r2, [r7, #28]
 8004052:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }

    /* Return function status */
    return HAL_OK;
 8004056:	2300      	movs	r3, #0
 8004058:	e006      	b.n	8004068 <HAL_FDCAN_GetRxMessage+0x200>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800405e:	f043 0208 	orr.w	r2, r3, #8
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8004066:	2301      	movs	r3, #1
  }
}
 8004068:	4618      	mov	r0, r3
 800406a:	372c      	adds	r7, #44	@ 0x2c
 800406c:	46bd      	mov	sp, r7
 800406e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004072:	4770      	bx	lr
 8004074:	0800c858 	.word	0x0800c858

08004078 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 8004078:	b480      	push	{r7}
 800407a:	b087      	sub	sp, #28
 800407c:	af00      	add	r7, sp, #0
 800407e:	60f8      	str	r0, [r7, #12]
 8004080:	60b9      	str	r1, [r7, #8]
 8004082:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800408a:	75fb      	strb	r3, [r7, #23]
  if ((ActiveITs & (FDCAN_IT_TX_COMPLETE | FDCAN_IT_TX_ABORT_COMPLETE)) != 0U)
  {
    assert_param(IS_FDCAN_TX_LOCATION_LIST(BufferIndexes));
  }

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 800408c:	7dfb      	ldrb	r3, [r7, #23]
 800408e:	2b01      	cmp	r3, #1
 8004090:	d003      	beq.n	800409a <HAL_FDCAN_ActivateNotification+0x22>
 8004092:	7dfb      	ldrb	r3, [r7, #23]
 8004094:	2b02      	cmp	r3, #2
 8004096:	f040 80c8 	bne.w	800422a <HAL_FDCAN_ActivateNotification+0x1b2>
  {
    /* Get interrupts line selection */
    ITs_lines_selection = hfdcan->Instance->ILS;
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040a0:	613b      	str	r3, [r7, #16]

    /* Enable Interrupt lines */
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 80040a2:	68bb      	ldr	r3, [r7, #8]
 80040a4:	f003 0307 	and.w	r3, r3, #7
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d004      	beq.n	80040b6 <HAL_FDCAN_ActivateNotification+0x3e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 80040ac:	693b      	ldr	r3, [r7, #16]
 80040ae:	f003 0301 	and.w	r3, r3, #1
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d03b      	beq.n	800412e <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 80040b6:	68bb      	ldr	r3, [r7, #8]
 80040b8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d004      	beq.n	80040ca <HAL_FDCAN_ActivateNotification+0x52>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 80040c0:	693b      	ldr	r3, [r7, #16]
 80040c2:	f003 0302 	and.w	r3, r3, #2
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d031      	beq.n	800412e <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 80040ca:	68bb      	ldr	r3, [r7, #8]
 80040cc:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d004      	beq.n	80040de <HAL_FDCAN_ActivateNotification+0x66>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 80040d4:	693b      	ldr	r3, [r7, #16]
 80040d6:	f003 0304 	and.w	r3, r3, #4
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d027      	beq.n	800412e <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 80040de:	68bb      	ldr	r3, [r7, #8]
 80040e0:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d004      	beq.n	80040f2 <HAL_FDCAN_ActivateNotification+0x7a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 80040e8:	693b      	ldr	r3, [r7, #16]
 80040ea:	f003 0308 	and.w	r3, r3, #8
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d01d      	beq.n	800412e <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 80040f2:	68bb      	ldr	r3, [r7, #8]
 80040f4:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d004      	beq.n	8004106 <HAL_FDCAN_ActivateNotification+0x8e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 80040fc:	693b      	ldr	r3, [r7, #16]
 80040fe:	f003 0310 	and.w	r3, r3, #16
 8004102:	2b00      	cmp	r3, #0
 8004104:	d013      	beq.n	800412e <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 8004106:	68bb      	ldr	r3, [r7, #8]
 8004108:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 800410c:	2b00      	cmp	r3, #0
 800410e:	d004      	beq.n	800411a <HAL_FDCAN_ActivateNotification+0xa2>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8004110:	693b      	ldr	r3, [r7, #16]
 8004112:	f003 0320 	and.w	r3, r3, #32
 8004116:	2b00      	cmp	r3, #0
 8004118:	d009      	beq.n	800412e <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 800411a:	68bb      	ldr	r3, [r7, #8]
 800411c:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8004120:	2b00      	cmp	r3, #0
 8004122:	d00c      	beq.n	800413e <HAL_FDCAN_ActivateNotification+0xc6>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 8004124:	693b      	ldr	r3, [r7, #16]
 8004126:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800412a:	2b00      	cmp	r3, #0
 800412c:	d107      	bne.n	800413e <HAL_FDCAN_ActivateNotification+0xc6>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	f042 0201 	orr.w	r2, r2, #1
 800413c:	65da      	str	r2, [r3, #92]	@ 0x5c
    }
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 800413e:	68bb      	ldr	r3, [r7, #8]
 8004140:	f003 0307 	and.w	r3, r3, #7
 8004144:	2b00      	cmp	r3, #0
 8004146:	d004      	beq.n	8004152 <HAL_FDCAN_ActivateNotification+0xda>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8004148:	693b      	ldr	r3, [r7, #16]
 800414a:	f003 0301 	and.w	r3, r3, #1
 800414e:	2b00      	cmp	r3, #0
 8004150:	d13b      	bne.n	80041ca <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 8004152:	68bb      	ldr	r3, [r7, #8]
 8004154:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8004158:	2b00      	cmp	r3, #0
 800415a:	d004      	beq.n	8004166 <HAL_FDCAN_ActivateNotification+0xee>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 800415c:	693b      	ldr	r3, [r7, #16]
 800415e:	f003 0302 	and.w	r3, r3, #2
 8004162:	2b00      	cmp	r3, #0
 8004164:	d131      	bne.n	80041ca <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 8004166:	68bb      	ldr	r3, [r7, #8]
 8004168:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 800416c:	2b00      	cmp	r3, #0
 800416e:	d004      	beq.n	800417a <HAL_FDCAN_ActivateNotification+0x102>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8004170:	693b      	ldr	r3, [r7, #16]
 8004172:	f003 0304 	and.w	r3, r3, #4
 8004176:	2b00      	cmp	r3, #0
 8004178:	d127      	bne.n	80041ca <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 800417a:	68bb      	ldr	r3, [r7, #8]
 800417c:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8004180:	2b00      	cmp	r3, #0
 8004182:	d004      	beq.n	800418e <HAL_FDCAN_ActivateNotification+0x116>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8004184:	693b      	ldr	r3, [r7, #16]
 8004186:	f003 0308 	and.w	r3, r3, #8
 800418a:	2b00      	cmp	r3, #0
 800418c:	d11d      	bne.n	80041ca <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 800418e:	68bb      	ldr	r3, [r7, #8]
 8004190:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8004194:	2b00      	cmp	r3, #0
 8004196:	d004      	beq.n	80041a2 <HAL_FDCAN_ActivateNotification+0x12a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8004198:	693b      	ldr	r3, [r7, #16]
 800419a:	f003 0310 	and.w	r3, r3, #16
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d113      	bne.n	80041ca <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 80041a2:	68bb      	ldr	r3, [r7, #8]
 80041a4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d004      	beq.n	80041b6 <HAL_FDCAN_ActivateNotification+0x13e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 80041ac:	693b      	ldr	r3, [r7, #16]
 80041ae:	f003 0320 	and.w	r3, r3, #32
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d109      	bne.n	80041ca <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 80041b6:	68bb      	ldr	r3, [r7, #8]
 80041b8:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d00c      	beq.n	80041da <HAL_FDCAN_ActivateNotification+0x162>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 80041c0:	693b      	ldr	r3, [r7, #16]
 80041c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d007      	beq.n	80041da <HAL_FDCAN_ActivateNotification+0x162>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	f042 0202 	orr.w	r2, r2, #2
 80041d8:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 80041da:	68bb      	ldr	r3, [r7, #8]
 80041dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d009      	beq.n	80041f8 <HAL_FDCAN_ActivateNotification+0x180>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f8d3 10dc 	ldr.w	r1, [r3, #220]	@ 0xdc
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	687a      	ldr	r2, [r7, #4]
 80041f2:	430a      	orrs	r2, r1
 80041f4:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 80041f8:	68bb      	ldr	r3, [r7, #8]
 80041fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d009      	beq.n	8004216 <HAL_FDCAN_ActivateNotification+0x19e>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	687a      	ldr	r2, [r7, #4]
 8004210:	430a      	orrs	r2, r1
 8004212:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	68ba      	ldr	r2, [r7, #8]
 8004222:	430a      	orrs	r2, r1
 8004224:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Return function status */
    return HAL_OK;
 8004226:	2300      	movs	r3, #0
 8004228:	e006      	b.n	8004238 <HAL_FDCAN_ActivateNotification+0x1c0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800422e:	f043 0202 	orr.w	r2, r3, #2
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8004236:	2301      	movs	r3, #1
  }
}
 8004238:	4618      	mov	r0, r3
 800423a:	371c      	adds	r7, #28
 800423c:	46bd      	mov	sp, r7
 800423e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004242:	4770      	bx	lr

08004244 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8004244:	b580      	push	{r7, lr}
 8004246:	b08c      	sub	sp, #48	@ 0x30
 8004248:	af00      	add	r7, sp, #0
 800424a:	6078      	str	r0, [r7, #4]
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;
  uint32_t itsource;
  uint32_t itflag;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004252:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 8004256:	62fb      	str	r3, [r7, #44]	@ 0x2c
  TxEventFifoITs &= hfdcan->Instance->IE;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800425e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004260:	4013      	ands	r3, r2
 8004262:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800426a:	f003 0307 	and.w	r3, r3, #7
 800426e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo0ITs &= hfdcan->Instance->IE;
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004276:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004278:	4013      	ands	r3, r2
 800427a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004282:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004286:	627b      	str	r3, [r7, #36]	@ 0x24
  RxFifo1ITs &= hfdcan->Instance->IE;
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800428e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004290:	4013      	ands	r3, r2
 8004292:	627b      	str	r3, [r7, #36]	@ 0x24
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800429a:	f403 0371 	and.w	r3, r3, #15794176	@ 0xf10000
 800429e:	623b      	str	r3, [r7, #32]
  Errors &= hfdcan->Instance->IE;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042a6:	6a3a      	ldr	r2, [r7, #32]
 80042a8:	4013      	ands	r3, r2
 80042aa:	623b      	str	r3, [r7, #32]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80042b2:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80042b6:	61fb      	str	r3, [r7, #28]
  ErrorStatusITs &= hfdcan->Instance->IE;
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042be:	69fa      	ldr	r2, [r7, #28]
 80042c0:	4013      	ands	r3, r2
 80042c2:	61fb      	str	r3, [r7, #28]
  itsource = hfdcan->Instance->IE;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042ca:	61bb      	str	r3, [r7, #24]
  itflag = hfdcan->Instance->IR;
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80042d2:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 80042d4:	697b      	ldr	r3, [r7, #20]
 80042d6:	099b      	lsrs	r3, r3, #6
 80042d8:	f003 0301 	and.w	r3, r3, #1
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d00c      	beq.n	80042fa <HAL_FDCAN_IRQHandler+0xb6>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 80042e0:	69bb      	ldr	r3, [r7, #24]
 80042e2:	099b      	lsrs	r3, r3, #6
 80042e4:	f003 0301 	and.w	r3, r3, #1
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d006      	beq.n	80042fa <HAL_FDCAN_IRQHandler+0xb6>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	2240      	movs	r2, #64	@ 0x40
 80042f2:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 80042f4:	6878      	ldr	r0, [r7, #4]
 80042f6:	f000 f922 	bl	800453e <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 80042fa:	697b      	ldr	r3, [r7, #20]
 80042fc:	0a1b      	lsrs	r3, r3, #8
 80042fe:	f003 0301 	and.w	r3, r3, #1
 8004302:	2b00      	cmp	r3, #0
 8004304:	d01a      	beq.n	800433c <HAL_FDCAN_IRQHandler+0xf8>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 8004306:	69bb      	ldr	r3, [r7, #24]
 8004308:	0a1b      	lsrs	r3, r3, #8
 800430a:	f003 0301 	and.w	r3, r3, #1
 800430e:	2b00      	cmp	r3, #0
 8004310:	d014      	beq.n	800433c <HAL_FDCAN_IRQHandler+0xf8>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800431a:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004324:	693a      	ldr	r2, [r7, #16]
 8004326:	4013      	ands	r3, r2
 8004328:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004332:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8004334:	6939      	ldr	r1, [r7, #16]
 8004336:	6878      	ldr	r0, [r7, #4]
 8004338:	f000 f8e2 	bl	8004500 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 800433c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800433e:	2b00      	cmp	r3, #0
 8004340:	d007      	beq.n	8004352 <HAL_FDCAN_IRQHandler+0x10e>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004348:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 800434a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800434c:	6878      	ldr	r0, [r7, #4]
 800434e:	f000 f8ac 	bl	80044aa <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 8004352:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004354:	2b00      	cmp	r3, #0
 8004356:	d007      	beq.n	8004368 <HAL_FDCAN_IRQHandler+0x124>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800435e:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8004360:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004362:	6878      	ldr	r0, [r7, #4]
 8004364:	f7fd fbb4 	bl	8001ad0 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8004368:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800436a:	2b00      	cmp	r3, #0
 800436c:	d007      	beq.n	800437e <HAL_FDCAN_IRQHandler+0x13a>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004374:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8004376:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004378:	6878      	ldr	r0, [r7, #4]
 800437a:	f000 f8a1 	bl	80044c0 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 800437e:	697b      	ldr	r3, [r7, #20]
 8004380:	0a5b      	lsrs	r3, r3, #9
 8004382:	f003 0301 	and.w	r3, r3, #1
 8004386:	2b00      	cmp	r3, #0
 8004388:	d00d      	beq.n	80043a6 <HAL_FDCAN_IRQHandler+0x162>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 800438a:	69bb      	ldr	r3, [r7, #24]
 800438c:	0a5b      	lsrs	r3, r3, #9
 800438e:	f003 0301 	and.w	r3, r3, #1
 8004392:	2b00      	cmp	r3, #0
 8004394:	d007      	beq.n	80043a6 <HAL_FDCAN_IRQHandler+0x162>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800439e:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 80043a0:	6878      	ldr	r0, [r7, #4]
 80043a2:	f000 f898 	bl	80044d6 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_COMPLETE) != RESET)
 80043a6:	697b      	ldr	r3, [r7, #20]
 80043a8:	09db      	lsrs	r3, r3, #7
 80043aa:	f003 0301 	and.w	r3, r3, #1
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d019      	beq.n	80043e6 <HAL_FDCAN_IRQHandler+0x1a2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_COMPLETE) != RESET)
 80043b2:	69bb      	ldr	r3, [r7, #24]
 80043b4:	09db      	lsrs	r3, r3, #7
 80043b6:	f003 0301 	and.w	r3, r3, #1
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d013      	beq.n	80043e6 <HAL_FDCAN_IRQHandler+0x1a2>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80043c6:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80043d0:	68fa      	ldr	r2, [r7, #12]
 80043d2:	4013      	ands	r3, r2
 80043d4:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	2280      	movs	r2, #128	@ 0x80
 80043dc:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 80043de:	68f9      	ldr	r1, [r7, #12]
 80043e0:	6878      	ldr	r0, [r7, #4]
 80043e2:	f000 f882 	bl	80044ea <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 80043e6:	697b      	ldr	r3, [r7, #20]
 80043e8:	0b5b      	lsrs	r3, r3, #13
 80043ea:	f003 0301 	and.w	r3, r3, #1
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d00d      	beq.n	800440e <HAL_FDCAN_IRQHandler+0x1ca>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 80043f2:	69bb      	ldr	r3, [r7, #24]
 80043f4:	0b5b      	lsrs	r3, r3, #13
 80043f6:	f003 0301 	and.w	r3, r3, #1
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d007      	beq.n	800440e <HAL_FDCAN_IRQHandler+0x1ca>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004406:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8004408:	6878      	ldr	r0, [r7, #4]
 800440a:	f000 f884 	bl	8004516 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 800440e:	697b      	ldr	r3, [r7, #20]
 8004410:	0bdb      	lsrs	r3, r3, #15
 8004412:	f003 0301 	and.w	r3, r3, #1
 8004416:	2b00      	cmp	r3, #0
 8004418:	d00d      	beq.n	8004436 <HAL_FDCAN_IRQHandler+0x1f2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 800441a:	69bb      	ldr	r3, [r7, #24]
 800441c:	0bdb      	lsrs	r3, r3, #15
 800441e:	f003 0301 	and.w	r3, r3, #1
 8004422:	2b00      	cmp	r3, #0
 8004424:	d007      	beq.n	8004436 <HAL_FDCAN_IRQHandler+0x1f2>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800442e:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8004430:	6878      	ldr	r0, [r7, #4]
 8004432:	f000 f87a 	bl	800452a <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 8004436:	697b      	ldr	r3, [r7, #20]
 8004438:	0b9b      	lsrs	r3, r3, #14
 800443a:	f003 0301 	and.w	r3, r3, #1
 800443e:	2b00      	cmp	r3, #0
 8004440:	d010      	beq.n	8004464 <HAL_FDCAN_IRQHandler+0x220>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 8004442:	69bb      	ldr	r3, [r7, #24]
 8004444:	0b9b      	lsrs	r3, r3, #14
 8004446:	f003 0301 	and.w	r3, r3, #1
 800444a:	2b00      	cmp	r3, #0
 800444c:	d00a      	beq.n	8004464 <HAL_FDCAN_IRQHandler+0x220>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8004456:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800445c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	661a      	str	r2, [r3, #96]	@ 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8004464:	69fb      	ldr	r3, [r7, #28]
 8004466:	2b00      	cmp	r3, #0
 8004468:	d007      	beq.n	800447a <HAL_FDCAN_IRQHandler+0x236>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	69fa      	ldr	r2, [r7, #28]
 8004470:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8004472:	69f9      	ldr	r1, [r7, #28]
 8004474:	6878      	ldr	r0, [r7, #4]
 8004476:	f000 f876 	bl	8004566 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 800447a:	6a3b      	ldr	r3, [r7, #32]
 800447c:	2b00      	cmp	r3, #0
 800447e:	d009      	beq.n	8004494 <HAL_FDCAN_IRQHandler+0x250>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	6a3a      	ldr	r2, [r7, #32]
 8004486:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800448c:	6a3b      	ldr	r3, [r7, #32]
 800448e:	431a      	orrs	r2, r3
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004498:	2b00      	cmp	r3, #0
 800449a:	d002      	beq.n	80044a2 <HAL_FDCAN_IRQHandler+0x25e>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 800449c:	6878      	ldr	r0, [r7, #4]
 800449e:	f000 f858 	bl	8004552 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 80044a2:	bf00      	nop
 80044a4:	3730      	adds	r7, #48	@ 0x30
 80044a6:	46bd      	mov	sp, r7
 80044a8:	bd80      	pop	{r7, pc}

080044aa <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 80044aa:	b480      	push	{r7}
 80044ac:	b083      	sub	sp, #12
 80044ae:	af00      	add	r7, sp, #0
 80044b0:	6078      	str	r0, [r7, #4]
 80044b2:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 80044b4:	bf00      	nop
 80044b6:	370c      	adds	r7, #12
 80044b8:	46bd      	mov	sp, r7
 80044ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044be:	4770      	bx	lr

080044c0 <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 80044c0:	b480      	push	{r7}
 80044c2:	b083      	sub	sp, #12
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	6078      	str	r0, [r7, #4]
 80044c8:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 80044ca:	bf00      	nop
 80044cc:	370c      	adds	r7, #12
 80044ce:	46bd      	mov	sp, r7
 80044d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d4:	4770      	bx	lr

080044d6 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80044d6:	b480      	push	{r7}
 80044d8:	b083      	sub	sp, #12
 80044da:	af00      	add	r7, sp, #0
 80044dc:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 80044de:	bf00      	nop
 80044e0:	370c      	adds	r7, #12
 80044e2:	46bd      	mov	sp, r7
 80044e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e8:	4770      	bx	lr

080044ea <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 80044ea:	b480      	push	{r7}
 80044ec:	b083      	sub	sp, #12
 80044ee:	af00      	add	r7, sp, #0
 80044f0:	6078      	str	r0, [r7, #4]
 80044f2:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 80044f4:	bf00      	nop
 80044f6:	370c      	adds	r7, #12
 80044f8:	46bd      	mov	sp, r7
 80044fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044fe:	4770      	bx	lr

08004500 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8004500:	b480      	push	{r7}
 8004502:	b083      	sub	sp, #12
 8004504:	af00      	add	r7, sp, #0
 8004506:	6078      	str	r0, [r7, #4]
 8004508:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 800450a:	bf00      	nop
 800450c:	370c      	adds	r7, #12
 800450e:	46bd      	mov	sp, r7
 8004510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004514:	4770      	bx	lr

08004516 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8004516:	b480      	push	{r7}
 8004518:	b083      	sub	sp, #12
 800451a:	af00      	add	r7, sp, #0
 800451c:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 800451e:	bf00      	nop
 8004520:	370c      	adds	r7, #12
 8004522:	46bd      	mov	sp, r7
 8004524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004528:	4770      	bx	lr

0800452a <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800452a:	b480      	push	{r7}
 800452c:	b083      	sub	sp, #12
 800452e:	af00      	add	r7, sp, #0
 8004530:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8004532:	bf00      	nop
 8004534:	370c      	adds	r7, #12
 8004536:	46bd      	mov	sp, r7
 8004538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800453c:	4770      	bx	lr

0800453e <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800453e:	b480      	push	{r7}
 8004540:	b083      	sub	sp, #12
 8004542:	af00      	add	r7, sp, #0
 8004544:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8004546:	bf00      	nop
 8004548:	370c      	adds	r7, #12
 800454a:	46bd      	mov	sp, r7
 800454c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004550:	4770      	bx	lr

08004552 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8004552:	b480      	push	{r7}
 8004554:	b083      	sub	sp, #12
 8004556:	af00      	add	r7, sp, #0
 8004558:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 800455a:	bf00      	nop
 800455c:	370c      	adds	r7, #12
 800455e:	46bd      	mov	sp, r7
 8004560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004564:	4770      	bx	lr

08004566 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8004566:	b480      	push	{r7}
 8004568:	b083      	sub	sp, #12
 800456a:	af00      	add	r7, sp, #0
 800456c:	6078      	str	r0, [r7, #4]
 800456e:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8004570:	bf00      	nop
 8004572:	370c      	adds	r7, #12
 8004574:	46bd      	mov	sp, r7
 8004576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800457a:	4770      	bx	lr

0800457c <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 800457c:	b480      	push	{r7}
 800457e:	b085      	sub	sp, #20
 8004580:	af00      	add	r7, sp, #0
 8004582:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8004584:	4b30      	ldr	r3, [pc, #192]	@ (8004648 <FDCAN_CalcultateRamBlockAddresses+0xcc>)
 8004586:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	4a2f      	ldr	r2, [pc, #188]	@ (800464c <FDCAN_CalcultateRamBlockAddresses+0xd0>)
 800458e:	4293      	cmp	r3, r2
 8004590:	d103      	bne.n	800459a <FDCAN_CalcultateRamBlockAddresses+0x1e>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 8004592:	68bb      	ldr	r3, [r7, #8]
 8004594:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8004598:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN2 */
#if defined(FDCAN3)
  if (hfdcan->Instance == FDCAN3)
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	4a2c      	ldr	r2, [pc, #176]	@ (8004650 <FDCAN_CalcultateRamBlockAddresses+0xd4>)
 80045a0:	4293      	cmp	r3, r2
 80045a2:	d103      	bne.n	80045ac <FDCAN_CalcultateRamBlockAddresses+0x30>
  {
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
 80045a4:	68bb      	ldr	r3, [r7, #8]
 80045a6:	f503 63d4 	add.w	r3, r3, #1696	@ 0x6a0
 80045aa:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	68ba      	ldr	r2, [r7, #8]
 80045b0:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80045ba:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80045c2:	041a      	lsls	r2, r3, #16
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	430a      	orrs	r2, r1
 80045ca:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 80045ce:	68bb      	ldr	r3, [r7, #8]
 80045d0:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80045e0:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045e8:	061a      	lsls	r2, r3, #24
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	430a      	orrs	r2, r1
 80045f0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 80045f4:	68bb      	ldr	r3, [r7, #8]
 80045f6:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 80045fe:	68bb      	ldr	r3, [r7, #8]
 8004600:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8004608:	68bb      	ldr	r3, [r7, #8]
 800460a:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8004612:	68bb      	ldr	r3, [r7, #8]
 8004614:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 800461c:	68bb      	ldr	r3, [r7, #8]
 800461e:	60fb      	str	r3, [r7, #12]
 8004620:	e005      	b.n	800462e <FDCAN_CalcultateRamBlockAddresses+0xb2>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	2200      	movs	r2, #0
 8004626:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	3304      	adds	r3, #4
 800462c:	60fb      	str	r3, [r7, #12]
 800462e:	68bb      	ldr	r3, [r7, #8]
 8004630:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8004634:	68fa      	ldr	r2, [r7, #12]
 8004636:	429a      	cmp	r2, r3
 8004638:	d3f3      	bcc.n	8004622 <FDCAN_CalcultateRamBlockAddresses+0xa6>
  }
}
 800463a:	bf00      	nop
 800463c:	bf00      	nop
 800463e:	3714      	adds	r7, #20
 8004640:	46bd      	mov	sp, r7
 8004642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004646:	4770      	bx	lr
 8004648:	4000a400 	.word	0x4000a400
 800464c:	40006800 	.word	0x40006800
 8004650:	40006c00 	.word	0x40006c00

08004654 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 8004654:	b480      	push	{r7}
 8004656:	b089      	sub	sp, #36	@ 0x24
 8004658:	af00      	add	r7, sp, #0
 800465a:	60f8      	str	r0, [r7, #12]
 800465c:	60b9      	str	r1, [r7, #8]
 800465e:	607a      	str	r2, [r7, #4]
 8004660:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8004662:	68bb      	ldr	r3, [r7, #8]
 8004664:	685b      	ldr	r3, [r3, #4]
 8004666:	2b00      	cmp	r3, #0
 8004668:	d10a      	bne.n	8004680 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800466a:	68bb      	ldr	r3, [r7, #8]
 800466c:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 800466e:	68bb      	ldr	r3, [r7, #8]
 8004670:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 8004672:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 8004674:	68bb      	ldr	r3, [r7, #8]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800467a:	4313      	orrs	r3, r2
 800467c:	61fb      	str	r3, [r7, #28]
 800467e:	e00a      	b.n	8004696 <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8004680:	68bb      	ldr	r3, [r7, #8]
 8004682:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 8004684:	68bb      	ldr	r3, [r7, #8]
 8004686:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 8004688:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 800468a:	68bb      	ldr	r3, [r7, #8]
 800468c:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 800468e:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8004690:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004694:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8004696:	68bb      	ldr	r3, [r7, #8]
 8004698:	6a1b      	ldr	r3, [r3, #32]
 800469a:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 800469c:	68bb      	ldr	r3, [r7, #8]
 800469e:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80046a0:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 80046a2:	68bb      	ldr	r3, [r7, #8]
 80046a4:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 80046a6:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 80046a8:	68bb      	ldr	r3, [r7, #8]
 80046aa:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 80046ac:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 80046ae:	68bb      	ldr	r3, [r7, #8]
 80046b0:	68db      	ldr	r3, [r3, #12]
 80046b2:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80046b4:	4313      	orrs	r3, r2
 80046b6:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80046bc:	683a      	ldr	r2, [r7, #0]
 80046be:	4613      	mov	r3, r2
 80046c0:	00db      	lsls	r3, r3, #3
 80046c2:	4413      	add	r3, r2
 80046c4:	00db      	lsls	r3, r3, #3
 80046c6:	440b      	add	r3, r1
 80046c8:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 80046ca:	69bb      	ldr	r3, [r7, #24]
 80046cc:	69fa      	ldr	r2, [r7, #28]
 80046ce:	601a      	str	r2, [r3, #0]
  TxAddress++;
 80046d0:	69bb      	ldr	r3, [r7, #24]
 80046d2:	3304      	adds	r3, #4
 80046d4:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 80046d6:	69bb      	ldr	r3, [r7, #24]
 80046d8:	693a      	ldr	r2, [r7, #16]
 80046da:	601a      	str	r2, [r3, #0]
  TxAddress++;
 80046dc:	69bb      	ldr	r3, [r7, #24]
 80046de:	3304      	adds	r3, #4
 80046e0:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 80046e2:	2300      	movs	r3, #0
 80046e4:	617b      	str	r3, [r7, #20]
 80046e6:	e020      	b.n	800472a <FDCAN_CopyMessageToRAM+0xd6>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80046e8:	697b      	ldr	r3, [r7, #20]
 80046ea:	3303      	adds	r3, #3
 80046ec:	687a      	ldr	r2, [r7, #4]
 80046ee:	4413      	add	r3, r2
 80046f0:	781b      	ldrb	r3, [r3, #0]
 80046f2:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 80046f4:	697b      	ldr	r3, [r7, #20]
 80046f6:	3302      	adds	r3, #2
 80046f8:	6879      	ldr	r1, [r7, #4]
 80046fa:	440b      	add	r3, r1
 80046fc:	781b      	ldrb	r3, [r3, #0]
 80046fe:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8004700:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8004702:	697b      	ldr	r3, [r7, #20]
 8004704:	3301      	adds	r3, #1
 8004706:	6879      	ldr	r1, [r7, #4]
 8004708:	440b      	add	r3, r1
 800470a:	781b      	ldrb	r3, [r3, #0]
 800470c:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 800470e:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8004710:	6879      	ldr	r1, [r7, #4]
 8004712:	697a      	ldr	r2, [r7, #20]
 8004714:	440a      	add	r2, r1
 8004716:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8004718:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800471a:	69bb      	ldr	r3, [r7, #24]
 800471c:	601a      	str	r2, [r3, #0]
    TxAddress++;
 800471e:	69bb      	ldr	r3, [r7, #24]
 8004720:	3304      	adds	r3, #4
 8004722:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8004724:	697b      	ldr	r3, [r7, #20]
 8004726:	3304      	adds	r3, #4
 8004728:	617b      	str	r3, [r7, #20]
 800472a:	68bb      	ldr	r3, [r7, #8]
 800472c:	68db      	ldr	r3, [r3, #12]
 800472e:	4a06      	ldr	r2, [pc, #24]	@ (8004748 <FDCAN_CopyMessageToRAM+0xf4>)
 8004730:	5cd3      	ldrb	r3, [r2, r3]
 8004732:	461a      	mov	r2, r3
 8004734:	697b      	ldr	r3, [r7, #20]
 8004736:	4293      	cmp	r3, r2
 8004738:	d3d6      	bcc.n	80046e8 <FDCAN_CopyMessageToRAM+0x94>
  }
}
 800473a:	bf00      	nop
 800473c:	bf00      	nop
 800473e:	3724      	adds	r7, #36	@ 0x24
 8004740:	46bd      	mov	sp, r7
 8004742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004746:	4770      	bx	lr
 8004748:	0800c858 	.word	0x0800c858

0800474c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800474c:	b480      	push	{r7}
 800474e:	b087      	sub	sp, #28
 8004750:	af00      	add	r7, sp, #0
 8004752:	6078      	str	r0, [r7, #4]
 8004754:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004756:	2300      	movs	r3, #0
 8004758:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800475a:	e15a      	b.n	8004a12 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800475c:	683b      	ldr	r3, [r7, #0]
 800475e:	681a      	ldr	r2, [r3, #0]
 8004760:	2101      	movs	r1, #1
 8004762:	697b      	ldr	r3, [r7, #20]
 8004764:	fa01 f303 	lsl.w	r3, r1, r3
 8004768:	4013      	ands	r3, r2
 800476a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	2b00      	cmp	r3, #0
 8004770:	f000 814c 	beq.w	8004a0c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004774:	683b      	ldr	r3, [r7, #0]
 8004776:	685b      	ldr	r3, [r3, #4]
 8004778:	f003 0303 	and.w	r3, r3, #3
 800477c:	2b01      	cmp	r3, #1
 800477e:	d005      	beq.n	800478c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004780:	683b      	ldr	r3, [r7, #0]
 8004782:	685b      	ldr	r3, [r3, #4]
 8004784:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004788:	2b02      	cmp	r3, #2
 800478a:	d130      	bne.n	80047ee <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	689b      	ldr	r3, [r3, #8]
 8004790:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004792:	697b      	ldr	r3, [r7, #20]
 8004794:	005b      	lsls	r3, r3, #1
 8004796:	2203      	movs	r2, #3
 8004798:	fa02 f303 	lsl.w	r3, r2, r3
 800479c:	43db      	mvns	r3, r3
 800479e:	693a      	ldr	r2, [r7, #16]
 80047a0:	4013      	ands	r3, r2
 80047a2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80047a4:	683b      	ldr	r3, [r7, #0]
 80047a6:	68da      	ldr	r2, [r3, #12]
 80047a8:	697b      	ldr	r3, [r7, #20]
 80047aa:	005b      	lsls	r3, r3, #1
 80047ac:	fa02 f303 	lsl.w	r3, r2, r3
 80047b0:	693a      	ldr	r2, [r7, #16]
 80047b2:	4313      	orrs	r3, r2
 80047b4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	693a      	ldr	r2, [r7, #16]
 80047ba:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	685b      	ldr	r3, [r3, #4]
 80047c0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80047c2:	2201      	movs	r2, #1
 80047c4:	697b      	ldr	r3, [r7, #20]
 80047c6:	fa02 f303 	lsl.w	r3, r2, r3
 80047ca:	43db      	mvns	r3, r3
 80047cc:	693a      	ldr	r2, [r7, #16]
 80047ce:	4013      	ands	r3, r2
 80047d0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80047d2:	683b      	ldr	r3, [r7, #0]
 80047d4:	685b      	ldr	r3, [r3, #4]
 80047d6:	091b      	lsrs	r3, r3, #4
 80047d8:	f003 0201 	and.w	r2, r3, #1
 80047dc:	697b      	ldr	r3, [r7, #20]
 80047de:	fa02 f303 	lsl.w	r3, r2, r3
 80047e2:	693a      	ldr	r2, [r7, #16]
 80047e4:	4313      	orrs	r3, r2
 80047e6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	693a      	ldr	r2, [r7, #16]
 80047ec:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80047ee:	683b      	ldr	r3, [r7, #0]
 80047f0:	685b      	ldr	r3, [r3, #4]
 80047f2:	f003 0303 	and.w	r3, r3, #3
 80047f6:	2b03      	cmp	r3, #3
 80047f8:	d017      	beq.n	800482a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	68db      	ldr	r3, [r3, #12]
 80047fe:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004800:	697b      	ldr	r3, [r7, #20]
 8004802:	005b      	lsls	r3, r3, #1
 8004804:	2203      	movs	r2, #3
 8004806:	fa02 f303 	lsl.w	r3, r2, r3
 800480a:	43db      	mvns	r3, r3
 800480c:	693a      	ldr	r2, [r7, #16]
 800480e:	4013      	ands	r3, r2
 8004810:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004812:	683b      	ldr	r3, [r7, #0]
 8004814:	689a      	ldr	r2, [r3, #8]
 8004816:	697b      	ldr	r3, [r7, #20]
 8004818:	005b      	lsls	r3, r3, #1
 800481a:	fa02 f303 	lsl.w	r3, r2, r3
 800481e:	693a      	ldr	r2, [r7, #16]
 8004820:	4313      	orrs	r3, r2
 8004822:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	693a      	ldr	r2, [r7, #16]
 8004828:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800482a:	683b      	ldr	r3, [r7, #0]
 800482c:	685b      	ldr	r3, [r3, #4]
 800482e:	f003 0303 	and.w	r3, r3, #3
 8004832:	2b02      	cmp	r3, #2
 8004834:	d123      	bne.n	800487e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004836:	697b      	ldr	r3, [r7, #20]
 8004838:	08da      	lsrs	r2, r3, #3
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	3208      	adds	r2, #8
 800483e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004842:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004844:	697b      	ldr	r3, [r7, #20]
 8004846:	f003 0307 	and.w	r3, r3, #7
 800484a:	009b      	lsls	r3, r3, #2
 800484c:	220f      	movs	r2, #15
 800484e:	fa02 f303 	lsl.w	r3, r2, r3
 8004852:	43db      	mvns	r3, r3
 8004854:	693a      	ldr	r2, [r7, #16]
 8004856:	4013      	ands	r3, r2
 8004858:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800485a:	683b      	ldr	r3, [r7, #0]
 800485c:	691a      	ldr	r2, [r3, #16]
 800485e:	697b      	ldr	r3, [r7, #20]
 8004860:	f003 0307 	and.w	r3, r3, #7
 8004864:	009b      	lsls	r3, r3, #2
 8004866:	fa02 f303 	lsl.w	r3, r2, r3
 800486a:	693a      	ldr	r2, [r7, #16]
 800486c:	4313      	orrs	r3, r2
 800486e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8004870:	697b      	ldr	r3, [r7, #20]
 8004872:	08da      	lsrs	r2, r3, #3
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	3208      	adds	r2, #8
 8004878:	6939      	ldr	r1, [r7, #16]
 800487a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004884:	697b      	ldr	r3, [r7, #20]
 8004886:	005b      	lsls	r3, r3, #1
 8004888:	2203      	movs	r2, #3
 800488a:	fa02 f303 	lsl.w	r3, r2, r3
 800488e:	43db      	mvns	r3, r3
 8004890:	693a      	ldr	r2, [r7, #16]
 8004892:	4013      	ands	r3, r2
 8004894:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004896:	683b      	ldr	r3, [r7, #0]
 8004898:	685b      	ldr	r3, [r3, #4]
 800489a:	f003 0203 	and.w	r2, r3, #3
 800489e:	697b      	ldr	r3, [r7, #20]
 80048a0:	005b      	lsls	r3, r3, #1
 80048a2:	fa02 f303 	lsl.w	r3, r2, r3
 80048a6:	693a      	ldr	r2, [r7, #16]
 80048a8:	4313      	orrs	r3, r2
 80048aa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	693a      	ldr	r2, [r7, #16]
 80048b0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80048b2:	683b      	ldr	r3, [r7, #0]
 80048b4:	685b      	ldr	r3, [r3, #4]
 80048b6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	f000 80a6 	beq.w	8004a0c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80048c0:	4b5b      	ldr	r3, [pc, #364]	@ (8004a30 <HAL_GPIO_Init+0x2e4>)
 80048c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80048c4:	4a5a      	ldr	r2, [pc, #360]	@ (8004a30 <HAL_GPIO_Init+0x2e4>)
 80048c6:	f043 0301 	orr.w	r3, r3, #1
 80048ca:	6613      	str	r3, [r2, #96]	@ 0x60
 80048cc:	4b58      	ldr	r3, [pc, #352]	@ (8004a30 <HAL_GPIO_Init+0x2e4>)
 80048ce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80048d0:	f003 0301 	and.w	r3, r3, #1
 80048d4:	60bb      	str	r3, [r7, #8]
 80048d6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80048d8:	4a56      	ldr	r2, [pc, #344]	@ (8004a34 <HAL_GPIO_Init+0x2e8>)
 80048da:	697b      	ldr	r3, [r7, #20]
 80048dc:	089b      	lsrs	r3, r3, #2
 80048de:	3302      	adds	r3, #2
 80048e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80048e4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80048e6:	697b      	ldr	r3, [r7, #20]
 80048e8:	f003 0303 	and.w	r3, r3, #3
 80048ec:	009b      	lsls	r3, r3, #2
 80048ee:	220f      	movs	r2, #15
 80048f0:	fa02 f303 	lsl.w	r3, r2, r3
 80048f4:	43db      	mvns	r3, r3
 80048f6:	693a      	ldr	r2, [r7, #16]
 80048f8:	4013      	ands	r3, r2
 80048fa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8004902:	d01f      	beq.n	8004944 <HAL_GPIO_Init+0x1f8>
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	4a4c      	ldr	r2, [pc, #304]	@ (8004a38 <HAL_GPIO_Init+0x2ec>)
 8004908:	4293      	cmp	r3, r2
 800490a:	d019      	beq.n	8004940 <HAL_GPIO_Init+0x1f4>
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	4a4b      	ldr	r2, [pc, #300]	@ (8004a3c <HAL_GPIO_Init+0x2f0>)
 8004910:	4293      	cmp	r3, r2
 8004912:	d013      	beq.n	800493c <HAL_GPIO_Init+0x1f0>
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	4a4a      	ldr	r2, [pc, #296]	@ (8004a40 <HAL_GPIO_Init+0x2f4>)
 8004918:	4293      	cmp	r3, r2
 800491a:	d00d      	beq.n	8004938 <HAL_GPIO_Init+0x1ec>
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	4a49      	ldr	r2, [pc, #292]	@ (8004a44 <HAL_GPIO_Init+0x2f8>)
 8004920:	4293      	cmp	r3, r2
 8004922:	d007      	beq.n	8004934 <HAL_GPIO_Init+0x1e8>
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	4a48      	ldr	r2, [pc, #288]	@ (8004a48 <HAL_GPIO_Init+0x2fc>)
 8004928:	4293      	cmp	r3, r2
 800492a:	d101      	bne.n	8004930 <HAL_GPIO_Init+0x1e4>
 800492c:	2305      	movs	r3, #5
 800492e:	e00a      	b.n	8004946 <HAL_GPIO_Init+0x1fa>
 8004930:	2306      	movs	r3, #6
 8004932:	e008      	b.n	8004946 <HAL_GPIO_Init+0x1fa>
 8004934:	2304      	movs	r3, #4
 8004936:	e006      	b.n	8004946 <HAL_GPIO_Init+0x1fa>
 8004938:	2303      	movs	r3, #3
 800493a:	e004      	b.n	8004946 <HAL_GPIO_Init+0x1fa>
 800493c:	2302      	movs	r3, #2
 800493e:	e002      	b.n	8004946 <HAL_GPIO_Init+0x1fa>
 8004940:	2301      	movs	r3, #1
 8004942:	e000      	b.n	8004946 <HAL_GPIO_Init+0x1fa>
 8004944:	2300      	movs	r3, #0
 8004946:	697a      	ldr	r2, [r7, #20]
 8004948:	f002 0203 	and.w	r2, r2, #3
 800494c:	0092      	lsls	r2, r2, #2
 800494e:	4093      	lsls	r3, r2
 8004950:	693a      	ldr	r2, [r7, #16]
 8004952:	4313      	orrs	r3, r2
 8004954:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004956:	4937      	ldr	r1, [pc, #220]	@ (8004a34 <HAL_GPIO_Init+0x2e8>)
 8004958:	697b      	ldr	r3, [r7, #20]
 800495a:	089b      	lsrs	r3, r3, #2
 800495c:	3302      	adds	r3, #2
 800495e:	693a      	ldr	r2, [r7, #16]
 8004960:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004964:	4b39      	ldr	r3, [pc, #228]	@ (8004a4c <HAL_GPIO_Init+0x300>)
 8004966:	689b      	ldr	r3, [r3, #8]
 8004968:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	43db      	mvns	r3, r3
 800496e:	693a      	ldr	r2, [r7, #16]
 8004970:	4013      	ands	r3, r2
 8004972:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004974:	683b      	ldr	r3, [r7, #0]
 8004976:	685b      	ldr	r3, [r3, #4]
 8004978:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800497c:	2b00      	cmp	r3, #0
 800497e:	d003      	beq.n	8004988 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8004980:	693a      	ldr	r2, [r7, #16]
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	4313      	orrs	r3, r2
 8004986:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004988:	4a30      	ldr	r2, [pc, #192]	@ (8004a4c <HAL_GPIO_Init+0x300>)
 800498a:	693b      	ldr	r3, [r7, #16]
 800498c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800498e:	4b2f      	ldr	r3, [pc, #188]	@ (8004a4c <HAL_GPIO_Init+0x300>)
 8004990:	68db      	ldr	r3, [r3, #12]
 8004992:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	43db      	mvns	r3, r3
 8004998:	693a      	ldr	r2, [r7, #16]
 800499a:	4013      	ands	r3, r2
 800499c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800499e:	683b      	ldr	r3, [r7, #0]
 80049a0:	685b      	ldr	r3, [r3, #4]
 80049a2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d003      	beq.n	80049b2 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80049aa:	693a      	ldr	r2, [r7, #16]
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	4313      	orrs	r3, r2
 80049b0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80049b2:	4a26      	ldr	r2, [pc, #152]	@ (8004a4c <HAL_GPIO_Init+0x300>)
 80049b4:	693b      	ldr	r3, [r7, #16]
 80049b6:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80049b8:	4b24      	ldr	r3, [pc, #144]	@ (8004a4c <HAL_GPIO_Init+0x300>)
 80049ba:	685b      	ldr	r3, [r3, #4]
 80049bc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	43db      	mvns	r3, r3
 80049c2:	693a      	ldr	r2, [r7, #16]
 80049c4:	4013      	ands	r3, r2
 80049c6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80049c8:	683b      	ldr	r3, [r7, #0]
 80049ca:	685b      	ldr	r3, [r3, #4]
 80049cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d003      	beq.n	80049dc <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80049d4:	693a      	ldr	r2, [r7, #16]
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	4313      	orrs	r3, r2
 80049da:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80049dc:	4a1b      	ldr	r2, [pc, #108]	@ (8004a4c <HAL_GPIO_Init+0x300>)
 80049de:	693b      	ldr	r3, [r7, #16]
 80049e0:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80049e2:	4b1a      	ldr	r3, [pc, #104]	@ (8004a4c <HAL_GPIO_Init+0x300>)
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	43db      	mvns	r3, r3
 80049ec:	693a      	ldr	r2, [r7, #16]
 80049ee:	4013      	ands	r3, r2
 80049f0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80049f2:	683b      	ldr	r3, [r7, #0]
 80049f4:	685b      	ldr	r3, [r3, #4]
 80049f6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d003      	beq.n	8004a06 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80049fe:	693a      	ldr	r2, [r7, #16]
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	4313      	orrs	r3, r2
 8004a04:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004a06:	4a11      	ldr	r2, [pc, #68]	@ (8004a4c <HAL_GPIO_Init+0x300>)
 8004a08:	693b      	ldr	r3, [r7, #16]
 8004a0a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004a0c:	697b      	ldr	r3, [r7, #20]
 8004a0e:	3301      	adds	r3, #1
 8004a10:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004a12:	683b      	ldr	r3, [r7, #0]
 8004a14:	681a      	ldr	r2, [r3, #0]
 8004a16:	697b      	ldr	r3, [r7, #20]
 8004a18:	fa22 f303 	lsr.w	r3, r2, r3
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	f47f ae9d 	bne.w	800475c <HAL_GPIO_Init+0x10>
  }
}
 8004a22:	bf00      	nop
 8004a24:	bf00      	nop
 8004a26:	371c      	adds	r7, #28
 8004a28:	46bd      	mov	sp, r7
 8004a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a2e:	4770      	bx	lr
 8004a30:	40021000 	.word	0x40021000
 8004a34:	40010000 	.word	0x40010000
 8004a38:	48000400 	.word	0x48000400
 8004a3c:	48000800 	.word	0x48000800
 8004a40:	48000c00 	.word	0x48000c00
 8004a44:	48001000 	.word	0x48001000
 8004a48:	48001400 	.word	0x48001400
 8004a4c:	40010400 	.word	0x40010400

08004a50 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004a50:	b480      	push	{r7}
 8004a52:	b083      	sub	sp, #12
 8004a54:	af00      	add	r7, sp, #0
 8004a56:	6078      	str	r0, [r7, #4]
 8004a58:	460b      	mov	r3, r1
 8004a5a:	807b      	strh	r3, [r7, #2]
 8004a5c:	4613      	mov	r3, r2
 8004a5e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004a60:	787b      	ldrb	r3, [r7, #1]
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d003      	beq.n	8004a6e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004a66:	887a      	ldrh	r2, [r7, #2]
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004a6c:	e002      	b.n	8004a74 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004a6e:	887a      	ldrh	r2, [r7, #2]
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004a74:	bf00      	nop
 8004a76:	370c      	adds	r7, #12
 8004a78:	46bd      	mov	sp, r7
 8004a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a7e:	4770      	bx	lr

08004a80 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004a80:	b580      	push	{r7, lr}
 8004a82:	b082      	sub	sp, #8
 8004a84:	af00      	add	r7, sp, #0
 8004a86:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d101      	bne.n	8004a92 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004a8e:	2301      	movs	r3, #1
 8004a90:	e08d      	b.n	8004bae <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004a98:	b2db      	uxtb	r3, r3
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d106      	bne.n	8004aac <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	2200      	movs	r2, #0
 8004aa2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004aa6:	6878      	ldr	r0, [r7, #4]
 8004aa8:	f7fd f956 	bl	8001d58 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	2224      	movs	r2, #36	@ 0x24
 8004ab0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	681a      	ldr	r2, [r3, #0]
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	f022 0201 	bic.w	r2, r2, #1
 8004ac2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	685a      	ldr	r2, [r3, #4]
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004ad0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	689a      	ldr	r2, [r3, #8]
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004ae0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	68db      	ldr	r3, [r3, #12]
 8004ae6:	2b01      	cmp	r3, #1
 8004ae8:	d107      	bne.n	8004afa <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	689a      	ldr	r2, [r3, #8]
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004af6:	609a      	str	r2, [r3, #8]
 8004af8:	e006      	b.n	8004b08 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	689a      	ldr	r2, [r3, #8]
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8004b06:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	68db      	ldr	r3, [r3, #12]
 8004b0c:	2b02      	cmp	r3, #2
 8004b0e:	d108      	bne.n	8004b22 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	685a      	ldr	r2, [r3, #4]
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004b1e:	605a      	str	r2, [r3, #4]
 8004b20:	e007      	b.n	8004b32 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	685a      	ldr	r2, [r3, #4]
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004b30:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	685b      	ldr	r3, [r3, #4]
 8004b38:	687a      	ldr	r2, [r7, #4]
 8004b3a:	6812      	ldr	r2, [r2, #0]
 8004b3c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004b40:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004b44:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	68da      	ldr	r2, [r3, #12]
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004b54:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	691a      	ldr	r2, [r3, #16]
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	695b      	ldr	r3, [r3, #20]
 8004b5e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	699b      	ldr	r3, [r3, #24]
 8004b66:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	430a      	orrs	r2, r1
 8004b6e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	69d9      	ldr	r1, [r3, #28]
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	6a1a      	ldr	r2, [r3, #32]
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	430a      	orrs	r2, r1
 8004b7e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	681a      	ldr	r2, [r3, #0]
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	f042 0201 	orr.w	r2, r2, #1
 8004b8e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	2200      	movs	r2, #0
 8004b94:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	2220      	movs	r2, #32
 8004b9a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	2200      	movs	r2, #0
 8004ba2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	2200      	movs	r2, #0
 8004ba8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8004bac:	2300      	movs	r3, #0
}
 8004bae:	4618      	mov	r0, r3
 8004bb0:	3708      	adds	r7, #8
 8004bb2:	46bd      	mov	sp, r7
 8004bb4:	bd80      	pop	{r7, pc}

08004bb6 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004bb6:	b480      	push	{r7}
 8004bb8:	b083      	sub	sp, #12
 8004bba:	af00      	add	r7, sp, #0
 8004bbc:	6078      	str	r0, [r7, #4]
 8004bbe:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004bc6:	b2db      	uxtb	r3, r3
 8004bc8:	2b20      	cmp	r3, #32
 8004bca:	d138      	bne.n	8004c3e <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004bd2:	2b01      	cmp	r3, #1
 8004bd4:	d101      	bne.n	8004bda <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004bd6:	2302      	movs	r3, #2
 8004bd8:	e032      	b.n	8004c40 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	2201      	movs	r2, #1
 8004bde:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	2224      	movs	r2, #36	@ 0x24
 8004be6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	681a      	ldr	r2, [r3, #0]
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	f022 0201 	bic.w	r2, r2, #1
 8004bf8:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	681a      	ldr	r2, [r3, #0]
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004c08:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	6819      	ldr	r1, [r3, #0]
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	683a      	ldr	r2, [r7, #0]
 8004c16:	430a      	orrs	r2, r1
 8004c18:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	681a      	ldr	r2, [r3, #0]
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	f042 0201 	orr.w	r2, r2, #1
 8004c28:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	2220      	movs	r2, #32
 8004c2e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	2200      	movs	r2, #0
 8004c36:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004c3a:	2300      	movs	r3, #0
 8004c3c:	e000      	b.n	8004c40 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004c3e:	2302      	movs	r3, #2
  }
}
 8004c40:	4618      	mov	r0, r3
 8004c42:	370c      	adds	r7, #12
 8004c44:	46bd      	mov	sp, r7
 8004c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c4a:	4770      	bx	lr

08004c4c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004c4c:	b480      	push	{r7}
 8004c4e:	b085      	sub	sp, #20
 8004c50:	af00      	add	r7, sp, #0
 8004c52:	6078      	str	r0, [r7, #4]
 8004c54:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004c5c:	b2db      	uxtb	r3, r3
 8004c5e:	2b20      	cmp	r3, #32
 8004c60:	d139      	bne.n	8004cd6 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004c68:	2b01      	cmp	r3, #1
 8004c6a:	d101      	bne.n	8004c70 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004c6c:	2302      	movs	r3, #2
 8004c6e:	e033      	b.n	8004cd8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2201      	movs	r2, #1
 8004c74:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2224      	movs	r2, #36	@ 0x24
 8004c7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	681a      	ldr	r2, [r3, #0]
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	f022 0201 	bic.w	r2, r2, #1
 8004c8e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004c9e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004ca0:	683b      	ldr	r3, [r7, #0]
 8004ca2:	021b      	lsls	r3, r3, #8
 8004ca4:	68fa      	ldr	r2, [r7, #12]
 8004ca6:	4313      	orrs	r3, r2
 8004ca8:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	68fa      	ldr	r2, [r7, #12]
 8004cb0:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	681a      	ldr	r2, [r3, #0]
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	f042 0201 	orr.w	r2, r2, #1
 8004cc0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	2220      	movs	r2, #32
 8004cc6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	2200      	movs	r2, #0
 8004cce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004cd2:	2300      	movs	r3, #0
 8004cd4:	e000      	b.n	8004cd8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004cd6:	2302      	movs	r3, #2
  }
}
 8004cd8:	4618      	mov	r0, r3
 8004cda:	3714      	adds	r7, #20
 8004cdc:	46bd      	mov	sp, r7
 8004cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce2:	4770      	bx	lr

08004ce4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004ce4:	b480      	push	{r7}
 8004ce6:	b085      	sub	sp, #20
 8004ce8:	af00      	add	r7, sp, #0
 8004cea:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d141      	bne.n	8004d76 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004cf2:	4b4b      	ldr	r3, [pc, #300]	@ (8004e20 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004cfa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004cfe:	d131      	bne.n	8004d64 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004d00:	4b47      	ldr	r3, [pc, #284]	@ (8004e20 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d02:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004d06:	4a46      	ldr	r2, [pc, #280]	@ (8004e20 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d08:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004d0c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004d10:	4b43      	ldr	r3, [pc, #268]	@ (8004e20 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004d18:	4a41      	ldr	r2, [pc, #260]	@ (8004e20 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d1a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004d1e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004d20:	4b40      	ldr	r3, [pc, #256]	@ (8004e24 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	2232      	movs	r2, #50	@ 0x32
 8004d26:	fb02 f303 	mul.w	r3, r2, r3
 8004d2a:	4a3f      	ldr	r2, [pc, #252]	@ (8004e28 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004d2c:	fba2 2303 	umull	r2, r3, r2, r3
 8004d30:	0c9b      	lsrs	r3, r3, #18
 8004d32:	3301      	adds	r3, #1
 8004d34:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004d36:	e002      	b.n	8004d3e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	3b01      	subs	r3, #1
 8004d3c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004d3e:	4b38      	ldr	r3, [pc, #224]	@ (8004e20 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d40:	695b      	ldr	r3, [r3, #20]
 8004d42:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d46:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d4a:	d102      	bne.n	8004d52 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d1f2      	bne.n	8004d38 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004d52:	4b33      	ldr	r3, [pc, #204]	@ (8004e20 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d54:	695b      	ldr	r3, [r3, #20]
 8004d56:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d5a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d5e:	d158      	bne.n	8004e12 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004d60:	2303      	movs	r3, #3
 8004d62:	e057      	b.n	8004e14 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004d64:	4b2e      	ldr	r3, [pc, #184]	@ (8004e20 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d66:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004d6a:	4a2d      	ldr	r2, [pc, #180]	@ (8004e20 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d6c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004d70:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004d74:	e04d      	b.n	8004e12 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004d7c:	d141      	bne.n	8004e02 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004d7e:	4b28      	ldr	r3, [pc, #160]	@ (8004e20 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004d86:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d8a:	d131      	bne.n	8004df0 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004d8c:	4b24      	ldr	r3, [pc, #144]	@ (8004e20 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d8e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004d92:	4a23      	ldr	r2, [pc, #140]	@ (8004e20 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d94:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004d98:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004d9c:	4b20      	ldr	r3, [pc, #128]	@ (8004e20 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004da4:	4a1e      	ldr	r2, [pc, #120]	@ (8004e20 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004da6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004daa:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004dac:	4b1d      	ldr	r3, [pc, #116]	@ (8004e24 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	2232      	movs	r2, #50	@ 0x32
 8004db2:	fb02 f303 	mul.w	r3, r2, r3
 8004db6:	4a1c      	ldr	r2, [pc, #112]	@ (8004e28 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004db8:	fba2 2303 	umull	r2, r3, r2, r3
 8004dbc:	0c9b      	lsrs	r3, r3, #18
 8004dbe:	3301      	adds	r3, #1
 8004dc0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004dc2:	e002      	b.n	8004dca <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	3b01      	subs	r3, #1
 8004dc8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004dca:	4b15      	ldr	r3, [pc, #84]	@ (8004e20 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004dcc:	695b      	ldr	r3, [r3, #20]
 8004dce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004dd2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004dd6:	d102      	bne.n	8004dde <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d1f2      	bne.n	8004dc4 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004dde:	4b10      	ldr	r3, [pc, #64]	@ (8004e20 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004de0:	695b      	ldr	r3, [r3, #20]
 8004de2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004de6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004dea:	d112      	bne.n	8004e12 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004dec:	2303      	movs	r3, #3
 8004dee:	e011      	b.n	8004e14 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004df0:	4b0b      	ldr	r3, [pc, #44]	@ (8004e20 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004df2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004df6:	4a0a      	ldr	r2, [pc, #40]	@ (8004e20 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004df8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004dfc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004e00:	e007      	b.n	8004e12 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004e02:	4b07      	ldr	r3, [pc, #28]	@ (8004e20 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004e0a:	4a05      	ldr	r2, [pc, #20]	@ (8004e20 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e0c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004e10:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8004e12:	2300      	movs	r3, #0
}
 8004e14:	4618      	mov	r0, r3
 8004e16:	3714      	adds	r7, #20
 8004e18:	46bd      	mov	sp, r7
 8004e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e1e:	4770      	bx	lr
 8004e20:	40007000 	.word	0x40007000
 8004e24:	20000010 	.word	0x20000010
 8004e28:	431bde83 	.word	0x431bde83

08004e2c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8004e2c:	b480      	push	{r7}
 8004e2e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8004e30:	4b05      	ldr	r3, [pc, #20]	@ (8004e48 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004e32:	689b      	ldr	r3, [r3, #8]
 8004e34:	4a04      	ldr	r2, [pc, #16]	@ (8004e48 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004e36:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004e3a:	6093      	str	r3, [r2, #8]
}
 8004e3c:	bf00      	nop
 8004e3e:	46bd      	mov	sp, r7
 8004e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e44:	4770      	bx	lr
 8004e46:	bf00      	nop
 8004e48:	40007000 	.word	0x40007000

08004e4c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004e4c:	b580      	push	{r7, lr}
 8004e4e:	b088      	sub	sp, #32
 8004e50:	af00      	add	r7, sp, #0
 8004e52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d101      	bne.n	8004e5e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004e5a:	2301      	movs	r3, #1
 8004e5c:	e2fe      	b.n	800545c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	f003 0301 	and.w	r3, r3, #1
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d075      	beq.n	8004f56 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004e6a:	4b97      	ldr	r3, [pc, #604]	@ (80050c8 <HAL_RCC_OscConfig+0x27c>)
 8004e6c:	689b      	ldr	r3, [r3, #8]
 8004e6e:	f003 030c 	and.w	r3, r3, #12
 8004e72:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004e74:	4b94      	ldr	r3, [pc, #592]	@ (80050c8 <HAL_RCC_OscConfig+0x27c>)
 8004e76:	68db      	ldr	r3, [r3, #12]
 8004e78:	f003 0303 	and.w	r3, r3, #3
 8004e7c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8004e7e:	69bb      	ldr	r3, [r7, #24]
 8004e80:	2b0c      	cmp	r3, #12
 8004e82:	d102      	bne.n	8004e8a <HAL_RCC_OscConfig+0x3e>
 8004e84:	697b      	ldr	r3, [r7, #20]
 8004e86:	2b03      	cmp	r3, #3
 8004e88:	d002      	beq.n	8004e90 <HAL_RCC_OscConfig+0x44>
 8004e8a:	69bb      	ldr	r3, [r7, #24]
 8004e8c:	2b08      	cmp	r3, #8
 8004e8e:	d10b      	bne.n	8004ea8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e90:	4b8d      	ldr	r3, [pc, #564]	@ (80050c8 <HAL_RCC_OscConfig+0x27c>)
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d05b      	beq.n	8004f54 <HAL_RCC_OscConfig+0x108>
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	685b      	ldr	r3, [r3, #4]
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d157      	bne.n	8004f54 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004ea4:	2301      	movs	r3, #1
 8004ea6:	e2d9      	b.n	800545c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	685b      	ldr	r3, [r3, #4]
 8004eac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004eb0:	d106      	bne.n	8004ec0 <HAL_RCC_OscConfig+0x74>
 8004eb2:	4b85      	ldr	r3, [pc, #532]	@ (80050c8 <HAL_RCC_OscConfig+0x27c>)
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	4a84      	ldr	r2, [pc, #528]	@ (80050c8 <HAL_RCC_OscConfig+0x27c>)
 8004eb8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004ebc:	6013      	str	r3, [r2, #0]
 8004ebe:	e01d      	b.n	8004efc <HAL_RCC_OscConfig+0xb0>
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	685b      	ldr	r3, [r3, #4]
 8004ec4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004ec8:	d10c      	bne.n	8004ee4 <HAL_RCC_OscConfig+0x98>
 8004eca:	4b7f      	ldr	r3, [pc, #508]	@ (80050c8 <HAL_RCC_OscConfig+0x27c>)
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	4a7e      	ldr	r2, [pc, #504]	@ (80050c8 <HAL_RCC_OscConfig+0x27c>)
 8004ed0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004ed4:	6013      	str	r3, [r2, #0]
 8004ed6:	4b7c      	ldr	r3, [pc, #496]	@ (80050c8 <HAL_RCC_OscConfig+0x27c>)
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	4a7b      	ldr	r2, [pc, #492]	@ (80050c8 <HAL_RCC_OscConfig+0x27c>)
 8004edc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004ee0:	6013      	str	r3, [r2, #0]
 8004ee2:	e00b      	b.n	8004efc <HAL_RCC_OscConfig+0xb0>
 8004ee4:	4b78      	ldr	r3, [pc, #480]	@ (80050c8 <HAL_RCC_OscConfig+0x27c>)
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	4a77      	ldr	r2, [pc, #476]	@ (80050c8 <HAL_RCC_OscConfig+0x27c>)
 8004eea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004eee:	6013      	str	r3, [r2, #0]
 8004ef0:	4b75      	ldr	r3, [pc, #468]	@ (80050c8 <HAL_RCC_OscConfig+0x27c>)
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	4a74      	ldr	r2, [pc, #464]	@ (80050c8 <HAL_RCC_OscConfig+0x27c>)
 8004ef6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004efa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	685b      	ldr	r3, [r3, #4]
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d013      	beq.n	8004f2c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f04:	f7fd fb20 	bl	8002548 <HAL_GetTick>
 8004f08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004f0a:	e008      	b.n	8004f1e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004f0c:	f7fd fb1c 	bl	8002548 <HAL_GetTick>
 8004f10:	4602      	mov	r2, r0
 8004f12:	693b      	ldr	r3, [r7, #16]
 8004f14:	1ad3      	subs	r3, r2, r3
 8004f16:	2b64      	cmp	r3, #100	@ 0x64
 8004f18:	d901      	bls.n	8004f1e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004f1a:	2303      	movs	r3, #3
 8004f1c:	e29e      	b.n	800545c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004f1e:	4b6a      	ldr	r3, [pc, #424]	@ (80050c8 <HAL_RCC_OscConfig+0x27c>)
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d0f0      	beq.n	8004f0c <HAL_RCC_OscConfig+0xc0>
 8004f2a:	e014      	b.n	8004f56 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f2c:	f7fd fb0c 	bl	8002548 <HAL_GetTick>
 8004f30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004f32:	e008      	b.n	8004f46 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004f34:	f7fd fb08 	bl	8002548 <HAL_GetTick>
 8004f38:	4602      	mov	r2, r0
 8004f3a:	693b      	ldr	r3, [r7, #16]
 8004f3c:	1ad3      	subs	r3, r2, r3
 8004f3e:	2b64      	cmp	r3, #100	@ 0x64
 8004f40:	d901      	bls.n	8004f46 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004f42:	2303      	movs	r3, #3
 8004f44:	e28a      	b.n	800545c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004f46:	4b60      	ldr	r3, [pc, #384]	@ (80050c8 <HAL_RCC_OscConfig+0x27c>)
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d1f0      	bne.n	8004f34 <HAL_RCC_OscConfig+0xe8>
 8004f52:	e000      	b.n	8004f56 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004f54:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	f003 0302 	and.w	r3, r3, #2
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d075      	beq.n	800504e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004f62:	4b59      	ldr	r3, [pc, #356]	@ (80050c8 <HAL_RCC_OscConfig+0x27c>)
 8004f64:	689b      	ldr	r3, [r3, #8]
 8004f66:	f003 030c 	and.w	r3, r3, #12
 8004f6a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004f6c:	4b56      	ldr	r3, [pc, #344]	@ (80050c8 <HAL_RCC_OscConfig+0x27c>)
 8004f6e:	68db      	ldr	r3, [r3, #12]
 8004f70:	f003 0303 	and.w	r3, r3, #3
 8004f74:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8004f76:	69bb      	ldr	r3, [r7, #24]
 8004f78:	2b0c      	cmp	r3, #12
 8004f7a:	d102      	bne.n	8004f82 <HAL_RCC_OscConfig+0x136>
 8004f7c:	697b      	ldr	r3, [r7, #20]
 8004f7e:	2b02      	cmp	r3, #2
 8004f80:	d002      	beq.n	8004f88 <HAL_RCC_OscConfig+0x13c>
 8004f82:	69bb      	ldr	r3, [r7, #24]
 8004f84:	2b04      	cmp	r3, #4
 8004f86:	d11f      	bne.n	8004fc8 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004f88:	4b4f      	ldr	r3, [pc, #316]	@ (80050c8 <HAL_RCC_OscConfig+0x27c>)
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d005      	beq.n	8004fa0 <HAL_RCC_OscConfig+0x154>
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	68db      	ldr	r3, [r3, #12]
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d101      	bne.n	8004fa0 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8004f9c:	2301      	movs	r3, #1
 8004f9e:	e25d      	b.n	800545c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004fa0:	4b49      	ldr	r3, [pc, #292]	@ (80050c8 <HAL_RCC_OscConfig+0x27c>)
 8004fa2:	685b      	ldr	r3, [r3, #4]
 8004fa4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	691b      	ldr	r3, [r3, #16]
 8004fac:	061b      	lsls	r3, r3, #24
 8004fae:	4946      	ldr	r1, [pc, #280]	@ (80050c8 <HAL_RCC_OscConfig+0x27c>)
 8004fb0:	4313      	orrs	r3, r2
 8004fb2:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004fb4:	4b45      	ldr	r3, [pc, #276]	@ (80050cc <HAL_RCC_OscConfig+0x280>)
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	4618      	mov	r0, r3
 8004fba:	f7fd fa79 	bl	80024b0 <HAL_InitTick>
 8004fbe:	4603      	mov	r3, r0
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d043      	beq.n	800504c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8004fc4:	2301      	movs	r3, #1
 8004fc6:	e249      	b.n	800545c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	68db      	ldr	r3, [r3, #12]
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d023      	beq.n	8005018 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004fd0:	4b3d      	ldr	r3, [pc, #244]	@ (80050c8 <HAL_RCC_OscConfig+0x27c>)
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	4a3c      	ldr	r2, [pc, #240]	@ (80050c8 <HAL_RCC_OscConfig+0x27c>)
 8004fd6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004fda:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fdc:	f7fd fab4 	bl	8002548 <HAL_GetTick>
 8004fe0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004fe2:	e008      	b.n	8004ff6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004fe4:	f7fd fab0 	bl	8002548 <HAL_GetTick>
 8004fe8:	4602      	mov	r2, r0
 8004fea:	693b      	ldr	r3, [r7, #16]
 8004fec:	1ad3      	subs	r3, r2, r3
 8004fee:	2b02      	cmp	r3, #2
 8004ff0:	d901      	bls.n	8004ff6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8004ff2:	2303      	movs	r3, #3
 8004ff4:	e232      	b.n	800545c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004ff6:	4b34      	ldr	r3, [pc, #208]	@ (80050c8 <HAL_RCC_OscConfig+0x27c>)
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d0f0      	beq.n	8004fe4 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005002:	4b31      	ldr	r3, [pc, #196]	@ (80050c8 <HAL_RCC_OscConfig+0x27c>)
 8005004:	685b      	ldr	r3, [r3, #4]
 8005006:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	691b      	ldr	r3, [r3, #16]
 800500e:	061b      	lsls	r3, r3, #24
 8005010:	492d      	ldr	r1, [pc, #180]	@ (80050c8 <HAL_RCC_OscConfig+0x27c>)
 8005012:	4313      	orrs	r3, r2
 8005014:	604b      	str	r3, [r1, #4]
 8005016:	e01a      	b.n	800504e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005018:	4b2b      	ldr	r3, [pc, #172]	@ (80050c8 <HAL_RCC_OscConfig+0x27c>)
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	4a2a      	ldr	r2, [pc, #168]	@ (80050c8 <HAL_RCC_OscConfig+0x27c>)
 800501e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005022:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005024:	f7fd fa90 	bl	8002548 <HAL_GetTick>
 8005028:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800502a:	e008      	b.n	800503e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800502c:	f7fd fa8c 	bl	8002548 <HAL_GetTick>
 8005030:	4602      	mov	r2, r0
 8005032:	693b      	ldr	r3, [r7, #16]
 8005034:	1ad3      	subs	r3, r2, r3
 8005036:	2b02      	cmp	r3, #2
 8005038:	d901      	bls.n	800503e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800503a:	2303      	movs	r3, #3
 800503c:	e20e      	b.n	800545c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800503e:	4b22      	ldr	r3, [pc, #136]	@ (80050c8 <HAL_RCC_OscConfig+0x27c>)
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005046:	2b00      	cmp	r3, #0
 8005048:	d1f0      	bne.n	800502c <HAL_RCC_OscConfig+0x1e0>
 800504a:	e000      	b.n	800504e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800504c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	f003 0308 	and.w	r3, r3, #8
 8005056:	2b00      	cmp	r3, #0
 8005058:	d041      	beq.n	80050de <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	695b      	ldr	r3, [r3, #20]
 800505e:	2b00      	cmp	r3, #0
 8005060:	d01c      	beq.n	800509c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005062:	4b19      	ldr	r3, [pc, #100]	@ (80050c8 <HAL_RCC_OscConfig+0x27c>)
 8005064:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005068:	4a17      	ldr	r2, [pc, #92]	@ (80050c8 <HAL_RCC_OscConfig+0x27c>)
 800506a:	f043 0301 	orr.w	r3, r3, #1
 800506e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005072:	f7fd fa69 	bl	8002548 <HAL_GetTick>
 8005076:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005078:	e008      	b.n	800508c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800507a:	f7fd fa65 	bl	8002548 <HAL_GetTick>
 800507e:	4602      	mov	r2, r0
 8005080:	693b      	ldr	r3, [r7, #16]
 8005082:	1ad3      	subs	r3, r2, r3
 8005084:	2b02      	cmp	r3, #2
 8005086:	d901      	bls.n	800508c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005088:	2303      	movs	r3, #3
 800508a:	e1e7      	b.n	800545c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800508c:	4b0e      	ldr	r3, [pc, #56]	@ (80050c8 <HAL_RCC_OscConfig+0x27c>)
 800508e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005092:	f003 0302 	and.w	r3, r3, #2
 8005096:	2b00      	cmp	r3, #0
 8005098:	d0ef      	beq.n	800507a <HAL_RCC_OscConfig+0x22e>
 800509a:	e020      	b.n	80050de <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800509c:	4b0a      	ldr	r3, [pc, #40]	@ (80050c8 <HAL_RCC_OscConfig+0x27c>)
 800509e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80050a2:	4a09      	ldr	r2, [pc, #36]	@ (80050c8 <HAL_RCC_OscConfig+0x27c>)
 80050a4:	f023 0301 	bic.w	r3, r3, #1
 80050a8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80050ac:	f7fd fa4c 	bl	8002548 <HAL_GetTick>
 80050b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80050b2:	e00d      	b.n	80050d0 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80050b4:	f7fd fa48 	bl	8002548 <HAL_GetTick>
 80050b8:	4602      	mov	r2, r0
 80050ba:	693b      	ldr	r3, [r7, #16]
 80050bc:	1ad3      	subs	r3, r2, r3
 80050be:	2b02      	cmp	r3, #2
 80050c0:	d906      	bls.n	80050d0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80050c2:	2303      	movs	r3, #3
 80050c4:	e1ca      	b.n	800545c <HAL_RCC_OscConfig+0x610>
 80050c6:	bf00      	nop
 80050c8:	40021000 	.word	0x40021000
 80050cc:	20000014 	.word	0x20000014
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80050d0:	4b8c      	ldr	r3, [pc, #560]	@ (8005304 <HAL_RCC_OscConfig+0x4b8>)
 80050d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80050d6:	f003 0302 	and.w	r3, r3, #2
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d1ea      	bne.n	80050b4 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	f003 0304 	and.w	r3, r3, #4
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	f000 80a6 	beq.w	8005238 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80050ec:	2300      	movs	r3, #0
 80050ee:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80050f0:	4b84      	ldr	r3, [pc, #528]	@ (8005304 <HAL_RCC_OscConfig+0x4b8>)
 80050f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80050f4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d101      	bne.n	8005100 <HAL_RCC_OscConfig+0x2b4>
 80050fc:	2301      	movs	r3, #1
 80050fe:	e000      	b.n	8005102 <HAL_RCC_OscConfig+0x2b6>
 8005100:	2300      	movs	r3, #0
 8005102:	2b00      	cmp	r3, #0
 8005104:	d00d      	beq.n	8005122 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005106:	4b7f      	ldr	r3, [pc, #508]	@ (8005304 <HAL_RCC_OscConfig+0x4b8>)
 8005108:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800510a:	4a7e      	ldr	r2, [pc, #504]	@ (8005304 <HAL_RCC_OscConfig+0x4b8>)
 800510c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005110:	6593      	str	r3, [r2, #88]	@ 0x58
 8005112:	4b7c      	ldr	r3, [pc, #496]	@ (8005304 <HAL_RCC_OscConfig+0x4b8>)
 8005114:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005116:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800511a:	60fb      	str	r3, [r7, #12]
 800511c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800511e:	2301      	movs	r3, #1
 8005120:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005122:	4b79      	ldr	r3, [pc, #484]	@ (8005308 <HAL_RCC_OscConfig+0x4bc>)
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800512a:	2b00      	cmp	r3, #0
 800512c:	d118      	bne.n	8005160 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800512e:	4b76      	ldr	r3, [pc, #472]	@ (8005308 <HAL_RCC_OscConfig+0x4bc>)
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	4a75      	ldr	r2, [pc, #468]	@ (8005308 <HAL_RCC_OscConfig+0x4bc>)
 8005134:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005138:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800513a:	f7fd fa05 	bl	8002548 <HAL_GetTick>
 800513e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005140:	e008      	b.n	8005154 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005142:	f7fd fa01 	bl	8002548 <HAL_GetTick>
 8005146:	4602      	mov	r2, r0
 8005148:	693b      	ldr	r3, [r7, #16]
 800514a:	1ad3      	subs	r3, r2, r3
 800514c:	2b02      	cmp	r3, #2
 800514e:	d901      	bls.n	8005154 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8005150:	2303      	movs	r3, #3
 8005152:	e183      	b.n	800545c <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005154:	4b6c      	ldr	r3, [pc, #432]	@ (8005308 <HAL_RCC_OscConfig+0x4bc>)
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800515c:	2b00      	cmp	r3, #0
 800515e:	d0f0      	beq.n	8005142 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	689b      	ldr	r3, [r3, #8]
 8005164:	2b01      	cmp	r3, #1
 8005166:	d108      	bne.n	800517a <HAL_RCC_OscConfig+0x32e>
 8005168:	4b66      	ldr	r3, [pc, #408]	@ (8005304 <HAL_RCC_OscConfig+0x4b8>)
 800516a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800516e:	4a65      	ldr	r2, [pc, #404]	@ (8005304 <HAL_RCC_OscConfig+0x4b8>)
 8005170:	f043 0301 	orr.w	r3, r3, #1
 8005174:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005178:	e024      	b.n	80051c4 <HAL_RCC_OscConfig+0x378>
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	689b      	ldr	r3, [r3, #8]
 800517e:	2b05      	cmp	r3, #5
 8005180:	d110      	bne.n	80051a4 <HAL_RCC_OscConfig+0x358>
 8005182:	4b60      	ldr	r3, [pc, #384]	@ (8005304 <HAL_RCC_OscConfig+0x4b8>)
 8005184:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005188:	4a5e      	ldr	r2, [pc, #376]	@ (8005304 <HAL_RCC_OscConfig+0x4b8>)
 800518a:	f043 0304 	orr.w	r3, r3, #4
 800518e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005192:	4b5c      	ldr	r3, [pc, #368]	@ (8005304 <HAL_RCC_OscConfig+0x4b8>)
 8005194:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005198:	4a5a      	ldr	r2, [pc, #360]	@ (8005304 <HAL_RCC_OscConfig+0x4b8>)
 800519a:	f043 0301 	orr.w	r3, r3, #1
 800519e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80051a2:	e00f      	b.n	80051c4 <HAL_RCC_OscConfig+0x378>
 80051a4:	4b57      	ldr	r3, [pc, #348]	@ (8005304 <HAL_RCC_OscConfig+0x4b8>)
 80051a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80051aa:	4a56      	ldr	r2, [pc, #344]	@ (8005304 <HAL_RCC_OscConfig+0x4b8>)
 80051ac:	f023 0301 	bic.w	r3, r3, #1
 80051b0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80051b4:	4b53      	ldr	r3, [pc, #332]	@ (8005304 <HAL_RCC_OscConfig+0x4b8>)
 80051b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80051ba:	4a52      	ldr	r2, [pc, #328]	@ (8005304 <HAL_RCC_OscConfig+0x4b8>)
 80051bc:	f023 0304 	bic.w	r3, r3, #4
 80051c0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	689b      	ldr	r3, [r3, #8]
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d016      	beq.n	80051fa <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80051cc:	f7fd f9bc 	bl	8002548 <HAL_GetTick>
 80051d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80051d2:	e00a      	b.n	80051ea <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80051d4:	f7fd f9b8 	bl	8002548 <HAL_GetTick>
 80051d8:	4602      	mov	r2, r0
 80051da:	693b      	ldr	r3, [r7, #16]
 80051dc:	1ad3      	subs	r3, r2, r3
 80051de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80051e2:	4293      	cmp	r3, r2
 80051e4:	d901      	bls.n	80051ea <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80051e6:	2303      	movs	r3, #3
 80051e8:	e138      	b.n	800545c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80051ea:	4b46      	ldr	r3, [pc, #280]	@ (8005304 <HAL_RCC_OscConfig+0x4b8>)
 80051ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80051f0:	f003 0302 	and.w	r3, r3, #2
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d0ed      	beq.n	80051d4 <HAL_RCC_OscConfig+0x388>
 80051f8:	e015      	b.n	8005226 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80051fa:	f7fd f9a5 	bl	8002548 <HAL_GetTick>
 80051fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005200:	e00a      	b.n	8005218 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005202:	f7fd f9a1 	bl	8002548 <HAL_GetTick>
 8005206:	4602      	mov	r2, r0
 8005208:	693b      	ldr	r3, [r7, #16]
 800520a:	1ad3      	subs	r3, r2, r3
 800520c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005210:	4293      	cmp	r3, r2
 8005212:	d901      	bls.n	8005218 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8005214:	2303      	movs	r3, #3
 8005216:	e121      	b.n	800545c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005218:	4b3a      	ldr	r3, [pc, #232]	@ (8005304 <HAL_RCC_OscConfig+0x4b8>)
 800521a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800521e:	f003 0302 	and.w	r3, r3, #2
 8005222:	2b00      	cmp	r3, #0
 8005224:	d1ed      	bne.n	8005202 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005226:	7ffb      	ldrb	r3, [r7, #31]
 8005228:	2b01      	cmp	r3, #1
 800522a:	d105      	bne.n	8005238 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800522c:	4b35      	ldr	r3, [pc, #212]	@ (8005304 <HAL_RCC_OscConfig+0x4b8>)
 800522e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005230:	4a34      	ldr	r2, [pc, #208]	@ (8005304 <HAL_RCC_OscConfig+0x4b8>)
 8005232:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005236:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	f003 0320 	and.w	r3, r3, #32
 8005240:	2b00      	cmp	r3, #0
 8005242:	d03c      	beq.n	80052be <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	699b      	ldr	r3, [r3, #24]
 8005248:	2b00      	cmp	r3, #0
 800524a:	d01c      	beq.n	8005286 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800524c:	4b2d      	ldr	r3, [pc, #180]	@ (8005304 <HAL_RCC_OscConfig+0x4b8>)
 800524e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005252:	4a2c      	ldr	r2, [pc, #176]	@ (8005304 <HAL_RCC_OscConfig+0x4b8>)
 8005254:	f043 0301 	orr.w	r3, r3, #1
 8005258:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800525c:	f7fd f974 	bl	8002548 <HAL_GetTick>
 8005260:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005262:	e008      	b.n	8005276 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005264:	f7fd f970 	bl	8002548 <HAL_GetTick>
 8005268:	4602      	mov	r2, r0
 800526a:	693b      	ldr	r3, [r7, #16]
 800526c:	1ad3      	subs	r3, r2, r3
 800526e:	2b02      	cmp	r3, #2
 8005270:	d901      	bls.n	8005276 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8005272:	2303      	movs	r3, #3
 8005274:	e0f2      	b.n	800545c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005276:	4b23      	ldr	r3, [pc, #140]	@ (8005304 <HAL_RCC_OscConfig+0x4b8>)
 8005278:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800527c:	f003 0302 	and.w	r3, r3, #2
 8005280:	2b00      	cmp	r3, #0
 8005282:	d0ef      	beq.n	8005264 <HAL_RCC_OscConfig+0x418>
 8005284:	e01b      	b.n	80052be <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005286:	4b1f      	ldr	r3, [pc, #124]	@ (8005304 <HAL_RCC_OscConfig+0x4b8>)
 8005288:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800528c:	4a1d      	ldr	r2, [pc, #116]	@ (8005304 <HAL_RCC_OscConfig+0x4b8>)
 800528e:	f023 0301 	bic.w	r3, r3, #1
 8005292:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005296:	f7fd f957 	bl	8002548 <HAL_GetTick>
 800529a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800529c:	e008      	b.n	80052b0 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800529e:	f7fd f953 	bl	8002548 <HAL_GetTick>
 80052a2:	4602      	mov	r2, r0
 80052a4:	693b      	ldr	r3, [r7, #16]
 80052a6:	1ad3      	subs	r3, r2, r3
 80052a8:	2b02      	cmp	r3, #2
 80052aa:	d901      	bls.n	80052b0 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80052ac:	2303      	movs	r3, #3
 80052ae:	e0d5      	b.n	800545c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80052b0:	4b14      	ldr	r3, [pc, #80]	@ (8005304 <HAL_RCC_OscConfig+0x4b8>)
 80052b2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80052b6:	f003 0302 	and.w	r3, r3, #2
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d1ef      	bne.n	800529e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	69db      	ldr	r3, [r3, #28]
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	f000 80c9 	beq.w	800545a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80052c8:	4b0e      	ldr	r3, [pc, #56]	@ (8005304 <HAL_RCC_OscConfig+0x4b8>)
 80052ca:	689b      	ldr	r3, [r3, #8]
 80052cc:	f003 030c 	and.w	r3, r3, #12
 80052d0:	2b0c      	cmp	r3, #12
 80052d2:	f000 8083 	beq.w	80053dc <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	69db      	ldr	r3, [r3, #28]
 80052da:	2b02      	cmp	r3, #2
 80052dc:	d15e      	bne.n	800539c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80052de:	4b09      	ldr	r3, [pc, #36]	@ (8005304 <HAL_RCC_OscConfig+0x4b8>)
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	4a08      	ldr	r2, [pc, #32]	@ (8005304 <HAL_RCC_OscConfig+0x4b8>)
 80052e4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80052e8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052ea:	f7fd f92d 	bl	8002548 <HAL_GetTick>
 80052ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80052f0:	e00c      	b.n	800530c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80052f2:	f7fd f929 	bl	8002548 <HAL_GetTick>
 80052f6:	4602      	mov	r2, r0
 80052f8:	693b      	ldr	r3, [r7, #16]
 80052fa:	1ad3      	subs	r3, r2, r3
 80052fc:	2b02      	cmp	r3, #2
 80052fe:	d905      	bls.n	800530c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8005300:	2303      	movs	r3, #3
 8005302:	e0ab      	b.n	800545c <HAL_RCC_OscConfig+0x610>
 8005304:	40021000 	.word	0x40021000
 8005308:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800530c:	4b55      	ldr	r3, [pc, #340]	@ (8005464 <HAL_RCC_OscConfig+0x618>)
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005314:	2b00      	cmp	r3, #0
 8005316:	d1ec      	bne.n	80052f2 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005318:	4b52      	ldr	r3, [pc, #328]	@ (8005464 <HAL_RCC_OscConfig+0x618>)
 800531a:	68da      	ldr	r2, [r3, #12]
 800531c:	4b52      	ldr	r3, [pc, #328]	@ (8005468 <HAL_RCC_OscConfig+0x61c>)
 800531e:	4013      	ands	r3, r2
 8005320:	687a      	ldr	r2, [r7, #4]
 8005322:	6a11      	ldr	r1, [r2, #32]
 8005324:	687a      	ldr	r2, [r7, #4]
 8005326:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005328:	3a01      	subs	r2, #1
 800532a:	0112      	lsls	r2, r2, #4
 800532c:	4311      	orrs	r1, r2
 800532e:	687a      	ldr	r2, [r7, #4]
 8005330:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8005332:	0212      	lsls	r2, r2, #8
 8005334:	4311      	orrs	r1, r2
 8005336:	687a      	ldr	r2, [r7, #4]
 8005338:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800533a:	0852      	lsrs	r2, r2, #1
 800533c:	3a01      	subs	r2, #1
 800533e:	0552      	lsls	r2, r2, #21
 8005340:	4311      	orrs	r1, r2
 8005342:	687a      	ldr	r2, [r7, #4]
 8005344:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005346:	0852      	lsrs	r2, r2, #1
 8005348:	3a01      	subs	r2, #1
 800534a:	0652      	lsls	r2, r2, #25
 800534c:	4311      	orrs	r1, r2
 800534e:	687a      	ldr	r2, [r7, #4]
 8005350:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8005352:	06d2      	lsls	r2, r2, #27
 8005354:	430a      	orrs	r2, r1
 8005356:	4943      	ldr	r1, [pc, #268]	@ (8005464 <HAL_RCC_OscConfig+0x618>)
 8005358:	4313      	orrs	r3, r2
 800535a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800535c:	4b41      	ldr	r3, [pc, #260]	@ (8005464 <HAL_RCC_OscConfig+0x618>)
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	4a40      	ldr	r2, [pc, #256]	@ (8005464 <HAL_RCC_OscConfig+0x618>)
 8005362:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005366:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005368:	4b3e      	ldr	r3, [pc, #248]	@ (8005464 <HAL_RCC_OscConfig+0x618>)
 800536a:	68db      	ldr	r3, [r3, #12]
 800536c:	4a3d      	ldr	r2, [pc, #244]	@ (8005464 <HAL_RCC_OscConfig+0x618>)
 800536e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005372:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005374:	f7fd f8e8 	bl	8002548 <HAL_GetTick>
 8005378:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800537a:	e008      	b.n	800538e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800537c:	f7fd f8e4 	bl	8002548 <HAL_GetTick>
 8005380:	4602      	mov	r2, r0
 8005382:	693b      	ldr	r3, [r7, #16]
 8005384:	1ad3      	subs	r3, r2, r3
 8005386:	2b02      	cmp	r3, #2
 8005388:	d901      	bls.n	800538e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800538a:	2303      	movs	r3, #3
 800538c:	e066      	b.n	800545c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800538e:	4b35      	ldr	r3, [pc, #212]	@ (8005464 <HAL_RCC_OscConfig+0x618>)
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005396:	2b00      	cmp	r3, #0
 8005398:	d0f0      	beq.n	800537c <HAL_RCC_OscConfig+0x530>
 800539a:	e05e      	b.n	800545a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800539c:	4b31      	ldr	r3, [pc, #196]	@ (8005464 <HAL_RCC_OscConfig+0x618>)
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	4a30      	ldr	r2, [pc, #192]	@ (8005464 <HAL_RCC_OscConfig+0x618>)
 80053a2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80053a6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80053a8:	f7fd f8ce 	bl	8002548 <HAL_GetTick>
 80053ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80053ae:	e008      	b.n	80053c2 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80053b0:	f7fd f8ca 	bl	8002548 <HAL_GetTick>
 80053b4:	4602      	mov	r2, r0
 80053b6:	693b      	ldr	r3, [r7, #16]
 80053b8:	1ad3      	subs	r3, r2, r3
 80053ba:	2b02      	cmp	r3, #2
 80053bc:	d901      	bls.n	80053c2 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80053be:	2303      	movs	r3, #3
 80053c0:	e04c      	b.n	800545c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80053c2:	4b28      	ldr	r3, [pc, #160]	@ (8005464 <HAL_RCC_OscConfig+0x618>)
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d1f0      	bne.n	80053b0 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80053ce:	4b25      	ldr	r3, [pc, #148]	@ (8005464 <HAL_RCC_OscConfig+0x618>)
 80053d0:	68da      	ldr	r2, [r3, #12]
 80053d2:	4924      	ldr	r1, [pc, #144]	@ (8005464 <HAL_RCC_OscConfig+0x618>)
 80053d4:	4b25      	ldr	r3, [pc, #148]	@ (800546c <HAL_RCC_OscConfig+0x620>)
 80053d6:	4013      	ands	r3, r2
 80053d8:	60cb      	str	r3, [r1, #12]
 80053da:	e03e      	b.n	800545a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	69db      	ldr	r3, [r3, #28]
 80053e0:	2b01      	cmp	r3, #1
 80053e2:	d101      	bne.n	80053e8 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 80053e4:	2301      	movs	r3, #1
 80053e6:	e039      	b.n	800545c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80053e8:	4b1e      	ldr	r3, [pc, #120]	@ (8005464 <HAL_RCC_OscConfig+0x618>)
 80053ea:	68db      	ldr	r3, [r3, #12]
 80053ec:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80053ee:	697b      	ldr	r3, [r7, #20]
 80053f0:	f003 0203 	and.w	r2, r3, #3
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	6a1b      	ldr	r3, [r3, #32]
 80053f8:	429a      	cmp	r2, r3
 80053fa:	d12c      	bne.n	8005456 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80053fc:	697b      	ldr	r3, [r7, #20]
 80053fe:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005406:	3b01      	subs	r3, #1
 8005408:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800540a:	429a      	cmp	r2, r3
 800540c:	d123      	bne.n	8005456 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800540e:	697b      	ldr	r3, [r7, #20]
 8005410:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005418:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800541a:	429a      	cmp	r2, r3
 800541c:	d11b      	bne.n	8005456 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800541e:	697b      	ldr	r3, [r7, #20]
 8005420:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005428:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800542a:	429a      	cmp	r2, r3
 800542c:	d113      	bne.n	8005456 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800542e:	697b      	ldr	r3, [r7, #20]
 8005430:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005438:	085b      	lsrs	r3, r3, #1
 800543a:	3b01      	subs	r3, #1
 800543c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800543e:	429a      	cmp	r2, r3
 8005440:	d109      	bne.n	8005456 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005442:	697b      	ldr	r3, [r7, #20]
 8005444:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800544c:	085b      	lsrs	r3, r3, #1
 800544e:	3b01      	subs	r3, #1
 8005450:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005452:	429a      	cmp	r2, r3
 8005454:	d001      	beq.n	800545a <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8005456:	2301      	movs	r3, #1
 8005458:	e000      	b.n	800545c <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800545a:	2300      	movs	r3, #0
}
 800545c:	4618      	mov	r0, r3
 800545e:	3720      	adds	r7, #32
 8005460:	46bd      	mov	sp, r7
 8005462:	bd80      	pop	{r7, pc}
 8005464:	40021000 	.word	0x40021000
 8005468:	019f800c 	.word	0x019f800c
 800546c:	feeefffc 	.word	0xfeeefffc

08005470 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005470:	b580      	push	{r7, lr}
 8005472:	b086      	sub	sp, #24
 8005474:	af00      	add	r7, sp, #0
 8005476:	6078      	str	r0, [r7, #4]
 8005478:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800547a:	2300      	movs	r3, #0
 800547c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	2b00      	cmp	r3, #0
 8005482:	d101      	bne.n	8005488 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005484:	2301      	movs	r3, #1
 8005486:	e11e      	b.n	80056c6 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005488:	4b91      	ldr	r3, [pc, #580]	@ (80056d0 <HAL_RCC_ClockConfig+0x260>)
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	f003 030f 	and.w	r3, r3, #15
 8005490:	683a      	ldr	r2, [r7, #0]
 8005492:	429a      	cmp	r2, r3
 8005494:	d910      	bls.n	80054b8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005496:	4b8e      	ldr	r3, [pc, #568]	@ (80056d0 <HAL_RCC_ClockConfig+0x260>)
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	f023 020f 	bic.w	r2, r3, #15
 800549e:	498c      	ldr	r1, [pc, #560]	@ (80056d0 <HAL_RCC_ClockConfig+0x260>)
 80054a0:	683b      	ldr	r3, [r7, #0]
 80054a2:	4313      	orrs	r3, r2
 80054a4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80054a6:	4b8a      	ldr	r3, [pc, #552]	@ (80056d0 <HAL_RCC_ClockConfig+0x260>)
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	f003 030f 	and.w	r3, r3, #15
 80054ae:	683a      	ldr	r2, [r7, #0]
 80054b0:	429a      	cmp	r2, r3
 80054b2:	d001      	beq.n	80054b8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80054b4:	2301      	movs	r3, #1
 80054b6:	e106      	b.n	80056c6 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	f003 0301 	and.w	r3, r3, #1
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d073      	beq.n	80055ac <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	685b      	ldr	r3, [r3, #4]
 80054c8:	2b03      	cmp	r3, #3
 80054ca:	d129      	bne.n	8005520 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80054cc:	4b81      	ldr	r3, [pc, #516]	@ (80056d4 <HAL_RCC_ClockConfig+0x264>)
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d101      	bne.n	80054dc <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80054d8:	2301      	movs	r3, #1
 80054da:	e0f4      	b.n	80056c6 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80054dc:	f000 f99e 	bl	800581c <RCC_GetSysClockFreqFromPLLSource>
 80054e0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80054e2:	693b      	ldr	r3, [r7, #16]
 80054e4:	4a7c      	ldr	r2, [pc, #496]	@ (80056d8 <HAL_RCC_ClockConfig+0x268>)
 80054e6:	4293      	cmp	r3, r2
 80054e8:	d93f      	bls.n	800556a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80054ea:	4b7a      	ldr	r3, [pc, #488]	@ (80056d4 <HAL_RCC_ClockConfig+0x264>)
 80054ec:	689b      	ldr	r3, [r3, #8]
 80054ee:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d009      	beq.n	800550a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d033      	beq.n	800556a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005506:	2b00      	cmp	r3, #0
 8005508:	d12f      	bne.n	800556a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800550a:	4b72      	ldr	r3, [pc, #456]	@ (80056d4 <HAL_RCC_ClockConfig+0x264>)
 800550c:	689b      	ldr	r3, [r3, #8]
 800550e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005512:	4a70      	ldr	r2, [pc, #448]	@ (80056d4 <HAL_RCC_ClockConfig+0x264>)
 8005514:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005518:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800551a:	2380      	movs	r3, #128	@ 0x80
 800551c:	617b      	str	r3, [r7, #20]
 800551e:	e024      	b.n	800556a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	685b      	ldr	r3, [r3, #4]
 8005524:	2b02      	cmp	r3, #2
 8005526:	d107      	bne.n	8005538 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005528:	4b6a      	ldr	r3, [pc, #424]	@ (80056d4 <HAL_RCC_ClockConfig+0x264>)
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005530:	2b00      	cmp	r3, #0
 8005532:	d109      	bne.n	8005548 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005534:	2301      	movs	r3, #1
 8005536:	e0c6      	b.n	80056c6 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005538:	4b66      	ldr	r3, [pc, #408]	@ (80056d4 <HAL_RCC_ClockConfig+0x264>)
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005540:	2b00      	cmp	r3, #0
 8005542:	d101      	bne.n	8005548 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005544:	2301      	movs	r3, #1
 8005546:	e0be      	b.n	80056c6 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8005548:	f000 f8ce 	bl	80056e8 <HAL_RCC_GetSysClockFreq>
 800554c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800554e:	693b      	ldr	r3, [r7, #16]
 8005550:	4a61      	ldr	r2, [pc, #388]	@ (80056d8 <HAL_RCC_ClockConfig+0x268>)
 8005552:	4293      	cmp	r3, r2
 8005554:	d909      	bls.n	800556a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005556:	4b5f      	ldr	r3, [pc, #380]	@ (80056d4 <HAL_RCC_ClockConfig+0x264>)
 8005558:	689b      	ldr	r3, [r3, #8]
 800555a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800555e:	4a5d      	ldr	r2, [pc, #372]	@ (80056d4 <HAL_RCC_ClockConfig+0x264>)
 8005560:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005564:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8005566:	2380      	movs	r3, #128	@ 0x80
 8005568:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800556a:	4b5a      	ldr	r3, [pc, #360]	@ (80056d4 <HAL_RCC_ClockConfig+0x264>)
 800556c:	689b      	ldr	r3, [r3, #8]
 800556e:	f023 0203 	bic.w	r2, r3, #3
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	685b      	ldr	r3, [r3, #4]
 8005576:	4957      	ldr	r1, [pc, #348]	@ (80056d4 <HAL_RCC_ClockConfig+0x264>)
 8005578:	4313      	orrs	r3, r2
 800557a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800557c:	f7fc ffe4 	bl	8002548 <HAL_GetTick>
 8005580:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005582:	e00a      	b.n	800559a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005584:	f7fc ffe0 	bl	8002548 <HAL_GetTick>
 8005588:	4602      	mov	r2, r0
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	1ad3      	subs	r3, r2, r3
 800558e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005592:	4293      	cmp	r3, r2
 8005594:	d901      	bls.n	800559a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8005596:	2303      	movs	r3, #3
 8005598:	e095      	b.n	80056c6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800559a:	4b4e      	ldr	r3, [pc, #312]	@ (80056d4 <HAL_RCC_ClockConfig+0x264>)
 800559c:	689b      	ldr	r3, [r3, #8]
 800559e:	f003 020c 	and.w	r2, r3, #12
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	685b      	ldr	r3, [r3, #4]
 80055a6:	009b      	lsls	r3, r3, #2
 80055a8:	429a      	cmp	r2, r3
 80055aa:	d1eb      	bne.n	8005584 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	f003 0302 	and.w	r3, r3, #2
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d023      	beq.n	8005600 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f003 0304 	and.w	r3, r3, #4
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d005      	beq.n	80055d0 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80055c4:	4b43      	ldr	r3, [pc, #268]	@ (80056d4 <HAL_RCC_ClockConfig+0x264>)
 80055c6:	689b      	ldr	r3, [r3, #8]
 80055c8:	4a42      	ldr	r2, [pc, #264]	@ (80056d4 <HAL_RCC_ClockConfig+0x264>)
 80055ca:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80055ce:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	f003 0308 	and.w	r3, r3, #8
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d007      	beq.n	80055ec <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80055dc:	4b3d      	ldr	r3, [pc, #244]	@ (80056d4 <HAL_RCC_ClockConfig+0x264>)
 80055de:	689b      	ldr	r3, [r3, #8]
 80055e0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80055e4:	4a3b      	ldr	r2, [pc, #236]	@ (80056d4 <HAL_RCC_ClockConfig+0x264>)
 80055e6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80055ea:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80055ec:	4b39      	ldr	r3, [pc, #228]	@ (80056d4 <HAL_RCC_ClockConfig+0x264>)
 80055ee:	689b      	ldr	r3, [r3, #8]
 80055f0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	689b      	ldr	r3, [r3, #8]
 80055f8:	4936      	ldr	r1, [pc, #216]	@ (80056d4 <HAL_RCC_ClockConfig+0x264>)
 80055fa:	4313      	orrs	r3, r2
 80055fc:	608b      	str	r3, [r1, #8]
 80055fe:	e008      	b.n	8005612 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8005600:	697b      	ldr	r3, [r7, #20]
 8005602:	2b80      	cmp	r3, #128	@ 0x80
 8005604:	d105      	bne.n	8005612 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8005606:	4b33      	ldr	r3, [pc, #204]	@ (80056d4 <HAL_RCC_ClockConfig+0x264>)
 8005608:	689b      	ldr	r3, [r3, #8]
 800560a:	4a32      	ldr	r2, [pc, #200]	@ (80056d4 <HAL_RCC_ClockConfig+0x264>)
 800560c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005610:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005612:	4b2f      	ldr	r3, [pc, #188]	@ (80056d0 <HAL_RCC_ClockConfig+0x260>)
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	f003 030f 	and.w	r3, r3, #15
 800561a:	683a      	ldr	r2, [r7, #0]
 800561c:	429a      	cmp	r2, r3
 800561e:	d21d      	bcs.n	800565c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005620:	4b2b      	ldr	r3, [pc, #172]	@ (80056d0 <HAL_RCC_ClockConfig+0x260>)
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	f023 020f 	bic.w	r2, r3, #15
 8005628:	4929      	ldr	r1, [pc, #164]	@ (80056d0 <HAL_RCC_ClockConfig+0x260>)
 800562a:	683b      	ldr	r3, [r7, #0]
 800562c:	4313      	orrs	r3, r2
 800562e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005630:	f7fc ff8a 	bl	8002548 <HAL_GetTick>
 8005634:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005636:	e00a      	b.n	800564e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005638:	f7fc ff86 	bl	8002548 <HAL_GetTick>
 800563c:	4602      	mov	r2, r0
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	1ad3      	subs	r3, r2, r3
 8005642:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005646:	4293      	cmp	r3, r2
 8005648:	d901      	bls.n	800564e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800564a:	2303      	movs	r3, #3
 800564c:	e03b      	b.n	80056c6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800564e:	4b20      	ldr	r3, [pc, #128]	@ (80056d0 <HAL_RCC_ClockConfig+0x260>)
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	f003 030f 	and.w	r3, r3, #15
 8005656:	683a      	ldr	r2, [r7, #0]
 8005658:	429a      	cmp	r2, r3
 800565a:	d1ed      	bne.n	8005638 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	f003 0304 	and.w	r3, r3, #4
 8005664:	2b00      	cmp	r3, #0
 8005666:	d008      	beq.n	800567a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005668:	4b1a      	ldr	r3, [pc, #104]	@ (80056d4 <HAL_RCC_ClockConfig+0x264>)
 800566a:	689b      	ldr	r3, [r3, #8]
 800566c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	68db      	ldr	r3, [r3, #12]
 8005674:	4917      	ldr	r1, [pc, #92]	@ (80056d4 <HAL_RCC_ClockConfig+0x264>)
 8005676:	4313      	orrs	r3, r2
 8005678:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	f003 0308 	and.w	r3, r3, #8
 8005682:	2b00      	cmp	r3, #0
 8005684:	d009      	beq.n	800569a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005686:	4b13      	ldr	r3, [pc, #76]	@ (80056d4 <HAL_RCC_ClockConfig+0x264>)
 8005688:	689b      	ldr	r3, [r3, #8]
 800568a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	691b      	ldr	r3, [r3, #16]
 8005692:	00db      	lsls	r3, r3, #3
 8005694:	490f      	ldr	r1, [pc, #60]	@ (80056d4 <HAL_RCC_ClockConfig+0x264>)
 8005696:	4313      	orrs	r3, r2
 8005698:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800569a:	f000 f825 	bl	80056e8 <HAL_RCC_GetSysClockFreq>
 800569e:	4602      	mov	r2, r0
 80056a0:	4b0c      	ldr	r3, [pc, #48]	@ (80056d4 <HAL_RCC_ClockConfig+0x264>)
 80056a2:	689b      	ldr	r3, [r3, #8]
 80056a4:	091b      	lsrs	r3, r3, #4
 80056a6:	f003 030f 	and.w	r3, r3, #15
 80056aa:	490c      	ldr	r1, [pc, #48]	@ (80056dc <HAL_RCC_ClockConfig+0x26c>)
 80056ac:	5ccb      	ldrb	r3, [r1, r3]
 80056ae:	f003 031f 	and.w	r3, r3, #31
 80056b2:	fa22 f303 	lsr.w	r3, r2, r3
 80056b6:	4a0a      	ldr	r2, [pc, #40]	@ (80056e0 <HAL_RCC_ClockConfig+0x270>)
 80056b8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80056ba:	4b0a      	ldr	r3, [pc, #40]	@ (80056e4 <HAL_RCC_ClockConfig+0x274>)
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	4618      	mov	r0, r3
 80056c0:	f7fc fef6 	bl	80024b0 <HAL_InitTick>
 80056c4:	4603      	mov	r3, r0
}
 80056c6:	4618      	mov	r0, r3
 80056c8:	3718      	adds	r7, #24
 80056ca:	46bd      	mov	sp, r7
 80056cc:	bd80      	pop	{r7, pc}
 80056ce:	bf00      	nop
 80056d0:	40022000 	.word	0x40022000
 80056d4:	40021000 	.word	0x40021000
 80056d8:	04c4b400 	.word	0x04c4b400
 80056dc:	0800c840 	.word	0x0800c840
 80056e0:	20000010 	.word	0x20000010
 80056e4:	20000014 	.word	0x20000014

080056e8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80056e8:	b480      	push	{r7}
 80056ea:	b087      	sub	sp, #28
 80056ec:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80056ee:	4b2c      	ldr	r3, [pc, #176]	@ (80057a0 <HAL_RCC_GetSysClockFreq+0xb8>)
 80056f0:	689b      	ldr	r3, [r3, #8]
 80056f2:	f003 030c 	and.w	r3, r3, #12
 80056f6:	2b04      	cmp	r3, #4
 80056f8:	d102      	bne.n	8005700 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80056fa:	4b2a      	ldr	r3, [pc, #168]	@ (80057a4 <HAL_RCC_GetSysClockFreq+0xbc>)
 80056fc:	613b      	str	r3, [r7, #16]
 80056fe:	e047      	b.n	8005790 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8005700:	4b27      	ldr	r3, [pc, #156]	@ (80057a0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005702:	689b      	ldr	r3, [r3, #8]
 8005704:	f003 030c 	and.w	r3, r3, #12
 8005708:	2b08      	cmp	r3, #8
 800570a:	d102      	bne.n	8005712 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800570c:	4b26      	ldr	r3, [pc, #152]	@ (80057a8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800570e:	613b      	str	r3, [r7, #16]
 8005710:	e03e      	b.n	8005790 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8005712:	4b23      	ldr	r3, [pc, #140]	@ (80057a0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005714:	689b      	ldr	r3, [r3, #8]
 8005716:	f003 030c 	and.w	r3, r3, #12
 800571a:	2b0c      	cmp	r3, #12
 800571c:	d136      	bne.n	800578c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800571e:	4b20      	ldr	r3, [pc, #128]	@ (80057a0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005720:	68db      	ldr	r3, [r3, #12]
 8005722:	f003 0303 	and.w	r3, r3, #3
 8005726:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005728:	4b1d      	ldr	r3, [pc, #116]	@ (80057a0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800572a:	68db      	ldr	r3, [r3, #12]
 800572c:	091b      	lsrs	r3, r3, #4
 800572e:	f003 030f 	and.w	r3, r3, #15
 8005732:	3301      	adds	r3, #1
 8005734:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	2b03      	cmp	r3, #3
 800573a:	d10c      	bne.n	8005756 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800573c:	4a1a      	ldr	r2, [pc, #104]	@ (80057a8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800573e:	68bb      	ldr	r3, [r7, #8]
 8005740:	fbb2 f3f3 	udiv	r3, r2, r3
 8005744:	4a16      	ldr	r2, [pc, #88]	@ (80057a0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005746:	68d2      	ldr	r2, [r2, #12]
 8005748:	0a12      	lsrs	r2, r2, #8
 800574a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800574e:	fb02 f303 	mul.w	r3, r2, r3
 8005752:	617b      	str	r3, [r7, #20]
      break;
 8005754:	e00c      	b.n	8005770 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005756:	4a13      	ldr	r2, [pc, #76]	@ (80057a4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005758:	68bb      	ldr	r3, [r7, #8]
 800575a:	fbb2 f3f3 	udiv	r3, r2, r3
 800575e:	4a10      	ldr	r2, [pc, #64]	@ (80057a0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005760:	68d2      	ldr	r2, [r2, #12]
 8005762:	0a12      	lsrs	r2, r2, #8
 8005764:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005768:	fb02 f303 	mul.w	r3, r2, r3
 800576c:	617b      	str	r3, [r7, #20]
      break;
 800576e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005770:	4b0b      	ldr	r3, [pc, #44]	@ (80057a0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005772:	68db      	ldr	r3, [r3, #12]
 8005774:	0e5b      	lsrs	r3, r3, #25
 8005776:	f003 0303 	and.w	r3, r3, #3
 800577a:	3301      	adds	r3, #1
 800577c:	005b      	lsls	r3, r3, #1
 800577e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8005780:	697a      	ldr	r2, [r7, #20]
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	fbb2 f3f3 	udiv	r3, r2, r3
 8005788:	613b      	str	r3, [r7, #16]
 800578a:	e001      	b.n	8005790 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800578c:	2300      	movs	r3, #0
 800578e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8005790:	693b      	ldr	r3, [r7, #16]
}
 8005792:	4618      	mov	r0, r3
 8005794:	371c      	adds	r7, #28
 8005796:	46bd      	mov	sp, r7
 8005798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800579c:	4770      	bx	lr
 800579e:	bf00      	nop
 80057a0:	40021000 	.word	0x40021000
 80057a4:	00f42400 	.word	0x00f42400
 80057a8:	016e3600 	.word	0x016e3600

080057ac <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80057ac:	b480      	push	{r7}
 80057ae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80057b0:	4b03      	ldr	r3, [pc, #12]	@ (80057c0 <HAL_RCC_GetHCLKFreq+0x14>)
 80057b2:	681b      	ldr	r3, [r3, #0]
}
 80057b4:	4618      	mov	r0, r3
 80057b6:	46bd      	mov	sp, r7
 80057b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057bc:	4770      	bx	lr
 80057be:	bf00      	nop
 80057c0:	20000010 	.word	0x20000010

080057c4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80057c4:	b580      	push	{r7, lr}
 80057c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80057c8:	f7ff fff0 	bl	80057ac <HAL_RCC_GetHCLKFreq>
 80057cc:	4602      	mov	r2, r0
 80057ce:	4b06      	ldr	r3, [pc, #24]	@ (80057e8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80057d0:	689b      	ldr	r3, [r3, #8]
 80057d2:	0a1b      	lsrs	r3, r3, #8
 80057d4:	f003 0307 	and.w	r3, r3, #7
 80057d8:	4904      	ldr	r1, [pc, #16]	@ (80057ec <HAL_RCC_GetPCLK1Freq+0x28>)
 80057da:	5ccb      	ldrb	r3, [r1, r3]
 80057dc:	f003 031f 	and.w	r3, r3, #31
 80057e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80057e4:	4618      	mov	r0, r3
 80057e6:	bd80      	pop	{r7, pc}
 80057e8:	40021000 	.word	0x40021000
 80057ec:	0800c850 	.word	0x0800c850

080057f0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80057f0:	b580      	push	{r7, lr}
 80057f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80057f4:	f7ff ffda 	bl	80057ac <HAL_RCC_GetHCLKFreq>
 80057f8:	4602      	mov	r2, r0
 80057fa:	4b06      	ldr	r3, [pc, #24]	@ (8005814 <HAL_RCC_GetPCLK2Freq+0x24>)
 80057fc:	689b      	ldr	r3, [r3, #8]
 80057fe:	0adb      	lsrs	r3, r3, #11
 8005800:	f003 0307 	and.w	r3, r3, #7
 8005804:	4904      	ldr	r1, [pc, #16]	@ (8005818 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005806:	5ccb      	ldrb	r3, [r1, r3]
 8005808:	f003 031f 	and.w	r3, r3, #31
 800580c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005810:	4618      	mov	r0, r3
 8005812:	bd80      	pop	{r7, pc}
 8005814:	40021000 	.word	0x40021000
 8005818:	0800c850 	.word	0x0800c850

0800581c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800581c:	b480      	push	{r7}
 800581e:	b087      	sub	sp, #28
 8005820:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005822:	4b1e      	ldr	r3, [pc, #120]	@ (800589c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005824:	68db      	ldr	r3, [r3, #12]
 8005826:	f003 0303 	and.w	r3, r3, #3
 800582a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800582c:	4b1b      	ldr	r3, [pc, #108]	@ (800589c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800582e:	68db      	ldr	r3, [r3, #12]
 8005830:	091b      	lsrs	r3, r3, #4
 8005832:	f003 030f 	and.w	r3, r3, #15
 8005836:	3301      	adds	r3, #1
 8005838:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800583a:	693b      	ldr	r3, [r7, #16]
 800583c:	2b03      	cmp	r3, #3
 800583e:	d10c      	bne.n	800585a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005840:	4a17      	ldr	r2, [pc, #92]	@ (80058a0 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	fbb2 f3f3 	udiv	r3, r2, r3
 8005848:	4a14      	ldr	r2, [pc, #80]	@ (800589c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800584a:	68d2      	ldr	r2, [r2, #12]
 800584c:	0a12      	lsrs	r2, r2, #8
 800584e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005852:	fb02 f303 	mul.w	r3, r2, r3
 8005856:	617b      	str	r3, [r7, #20]
    break;
 8005858:	e00c      	b.n	8005874 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800585a:	4a12      	ldr	r2, [pc, #72]	@ (80058a4 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005862:	4a0e      	ldr	r2, [pc, #56]	@ (800589c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005864:	68d2      	ldr	r2, [r2, #12]
 8005866:	0a12      	lsrs	r2, r2, #8
 8005868:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800586c:	fb02 f303 	mul.w	r3, r2, r3
 8005870:	617b      	str	r3, [r7, #20]
    break;
 8005872:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005874:	4b09      	ldr	r3, [pc, #36]	@ (800589c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005876:	68db      	ldr	r3, [r3, #12]
 8005878:	0e5b      	lsrs	r3, r3, #25
 800587a:	f003 0303 	and.w	r3, r3, #3
 800587e:	3301      	adds	r3, #1
 8005880:	005b      	lsls	r3, r3, #1
 8005882:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8005884:	697a      	ldr	r2, [r7, #20]
 8005886:	68bb      	ldr	r3, [r7, #8]
 8005888:	fbb2 f3f3 	udiv	r3, r2, r3
 800588c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800588e:	687b      	ldr	r3, [r7, #4]
}
 8005890:	4618      	mov	r0, r3
 8005892:	371c      	adds	r7, #28
 8005894:	46bd      	mov	sp, r7
 8005896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800589a:	4770      	bx	lr
 800589c:	40021000 	.word	0x40021000
 80058a0:	016e3600 	.word	0x016e3600
 80058a4:	00f42400 	.word	0x00f42400

080058a8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80058a8:	b580      	push	{r7, lr}
 80058aa:	b086      	sub	sp, #24
 80058ac:	af00      	add	r7, sp, #0
 80058ae:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80058b0:	2300      	movs	r3, #0
 80058b2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80058b4:	2300      	movs	r3, #0
 80058b6:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	f000 8098 	beq.w	80059f6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80058c6:	2300      	movs	r3, #0
 80058c8:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80058ca:	4b43      	ldr	r3, [pc, #268]	@ (80059d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80058cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d10d      	bne.n	80058f2 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80058d6:	4b40      	ldr	r3, [pc, #256]	@ (80059d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80058d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058da:	4a3f      	ldr	r2, [pc, #252]	@ (80059d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80058dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80058e0:	6593      	str	r3, [r2, #88]	@ 0x58
 80058e2:	4b3d      	ldr	r3, [pc, #244]	@ (80059d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80058e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80058ea:	60bb      	str	r3, [r7, #8]
 80058ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80058ee:	2301      	movs	r3, #1
 80058f0:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80058f2:	4b3a      	ldr	r3, [pc, #232]	@ (80059dc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	4a39      	ldr	r2, [pc, #228]	@ (80059dc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80058f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80058fc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80058fe:	f7fc fe23 	bl	8002548 <HAL_GetTick>
 8005902:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005904:	e009      	b.n	800591a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005906:	f7fc fe1f 	bl	8002548 <HAL_GetTick>
 800590a:	4602      	mov	r2, r0
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	1ad3      	subs	r3, r2, r3
 8005910:	2b02      	cmp	r3, #2
 8005912:	d902      	bls.n	800591a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8005914:	2303      	movs	r3, #3
 8005916:	74fb      	strb	r3, [r7, #19]
        break;
 8005918:	e005      	b.n	8005926 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800591a:	4b30      	ldr	r3, [pc, #192]	@ (80059dc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005922:	2b00      	cmp	r3, #0
 8005924:	d0ef      	beq.n	8005906 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8005926:	7cfb      	ldrb	r3, [r7, #19]
 8005928:	2b00      	cmp	r3, #0
 800592a:	d159      	bne.n	80059e0 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800592c:	4b2a      	ldr	r3, [pc, #168]	@ (80059d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800592e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005932:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005936:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005938:	697b      	ldr	r3, [r7, #20]
 800593a:	2b00      	cmp	r3, #0
 800593c:	d01e      	beq.n	800597c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005942:	697a      	ldr	r2, [r7, #20]
 8005944:	429a      	cmp	r2, r3
 8005946:	d019      	beq.n	800597c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005948:	4b23      	ldr	r3, [pc, #140]	@ (80059d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800594a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800594e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005952:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005954:	4b20      	ldr	r3, [pc, #128]	@ (80059d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005956:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800595a:	4a1f      	ldr	r2, [pc, #124]	@ (80059d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800595c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005960:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005964:	4b1c      	ldr	r3, [pc, #112]	@ (80059d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005966:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800596a:	4a1b      	ldr	r2, [pc, #108]	@ (80059d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800596c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005970:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005974:	4a18      	ldr	r2, [pc, #96]	@ (80059d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005976:	697b      	ldr	r3, [r7, #20]
 8005978:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800597c:	697b      	ldr	r3, [r7, #20]
 800597e:	f003 0301 	and.w	r3, r3, #1
 8005982:	2b00      	cmp	r3, #0
 8005984:	d016      	beq.n	80059b4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005986:	f7fc fddf 	bl	8002548 <HAL_GetTick>
 800598a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800598c:	e00b      	b.n	80059a6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800598e:	f7fc fddb 	bl	8002548 <HAL_GetTick>
 8005992:	4602      	mov	r2, r0
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	1ad3      	subs	r3, r2, r3
 8005998:	f241 3288 	movw	r2, #5000	@ 0x1388
 800599c:	4293      	cmp	r3, r2
 800599e:	d902      	bls.n	80059a6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80059a0:	2303      	movs	r3, #3
 80059a2:	74fb      	strb	r3, [r7, #19]
            break;
 80059a4:	e006      	b.n	80059b4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80059a6:	4b0c      	ldr	r3, [pc, #48]	@ (80059d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80059a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80059ac:	f003 0302 	and.w	r3, r3, #2
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d0ec      	beq.n	800598e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80059b4:	7cfb      	ldrb	r3, [r7, #19]
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d10b      	bne.n	80059d2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80059ba:	4b07      	ldr	r3, [pc, #28]	@ (80059d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80059bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80059c0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80059c8:	4903      	ldr	r1, [pc, #12]	@ (80059d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80059ca:	4313      	orrs	r3, r2
 80059cc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80059d0:	e008      	b.n	80059e4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80059d2:	7cfb      	ldrb	r3, [r7, #19]
 80059d4:	74bb      	strb	r3, [r7, #18]
 80059d6:	e005      	b.n	80059e4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80059d8:	40021000 	.word	0x40021000
 80059dc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80059e0:	7cfb      	ldrb	r3, [r7, #19]
 80059e2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80059e4:	7c7b      	ldrb	r3, [r7, #17]
 80059e6:	2b01      	cmp	r3, #1
 80059e8:	d105      	bne.n	80059f6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80059ea:	4ba7      	ldr	r3, [pc, #668]	@ (8005c88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80059ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80059ee:	4aa6      	ldr	r2, [pc, #664]	@ (8005c88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80059f0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80059f4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	f003 0301 	and.w	r3, r3, #1
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d00a      	beq.n	8005a18 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005a02:	4ba1      	ldr	r3, [pc, #644]	@ (8005c88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005a04:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a08:	f023 0203 	bic.w	r2, r3, #3
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	685b      	ldr	r3, [r3, #4]
 8005a10:	499d      	ldr	r1, [pc, #628]	@ (8005c88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005a12:	4313      	orrs	r3, r2
 8005a14:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	f003 0302 	and.w	r3, r3, #2
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d00a      	beq.n	8005a3a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005a24:	4b98      	ldr	r3, [pc, #608]	@ (8005c88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005a26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a2a:	f023 020c 	bic.w	r2, r3, #12
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	689b      	ldr	r3, [r3, #8]
 8005a32:	4995      	ldr	r1, [pc, #596]	@ (8005c88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005a34:	4313      	orrs	r3, r2
 8005a36:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	f003 0304 	and.w	r3, r3, #4
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d00a      	beq.n	8005a5c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005a46:	4b90      	ldr	r3, [pc, #576]	@ (8005c88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005a48:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a4c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	68db      	ldr	r3, [r3, #12]
 8005a54:	498c      	ldr	r1, [pc, #560]	@ (8005c88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005a56:	4313      	orrs	r3, r2
 8005a58:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	f003 0308 	and.w	r3, r3, #8
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d00a      	beq.n	8005a7e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005a68:	4b87      	ldr	r3, [pc, #540]	@ (8005c88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005a6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a6e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	691b      	ldr	r3, [r3, #16]
 8005a76:	4984      	ldr	r1, [pc, #528]	@ (8005c88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005a78:	4313      	orrs	r3, r2
 8005a7a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	f003 0310 	and.w	r3, r3, #16
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d00a      	beq.n	8005aa0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005a8a:	4b7f      	ldr	r3, [pc, #508]	@ (8005c88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005a8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a90:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	695b      	ldr	r3, [r3, #20]
 8005a98:	497b      	ldr	r1, [pc, #492]	@ (8005c88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005a9a:	4313      	orrs	r3, r2
 8005a9c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	f003 0320 	and.w	r3, r3, #32
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d00a      	beq.n	8005ac2 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005aac:	4b76      	ldr	r3, [pc, #472]	@ (8005c88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005aae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ab2:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	699b      	ldr	r3, [r3, #24]
 8005aba:	4973      	ldr	r1, [pc, #460]	@ (8005c88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005abc:	4313      	orrs	r3, r2
 8005abe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d00a      	beq.n	8005ae4 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005ace:	4b6e      	ldr	r3, [pc, #440]	@ (8005c88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005ad0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ad4:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	69db      	ldr	r3, [r3, #28]
 8005adc:	496a      	ldr	r1, [pc, #424]	@ (8005c88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005ade:	4313      	orrs	r3, r2
 8005ae0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d00a      	beq.n	8005b06 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005af0:	4b65      	ldr	r3, [pc, #404]	@ (8005c88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005af2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005af6:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	6a1b      	ldr	r3, [r3, #32]
 8005afe:	4962      	ldr	r1, [pc, #392]	@ (8005c88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005b00:	4313      	orrs	r3, r2
 8005b02:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d00a      	beq.n	8005b28 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005b12:	4b5d      	ldr	r3, [pc, #372]	@ (8005c88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005b14:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b18:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b20:	4959      	ldr	r1, [pc, #356]	@ (8005c88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005b22:	4313      	orrs	r3, r2
 8005b24:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d00a      	beq.n	8005b4a <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005b34:	4b54      	ldr	r3, [pc, #336]	@ (8005c88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005b36:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005b3a:	f023 0203 	bic.w	r2, r3, #3
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b42:	4951      	ldr	r1, [pc, #324]	@ (8005c88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005b44:	4313      	orrs	r3, r2
 8005b46:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d00a      	beq.n	8005b6c <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005b56:	4b4c      	ldr	r3, [pc, #304]	@ (8005c88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005b58:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b5c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b64:	4948      	ldr	r1, [pc, #288]	@ (8005c88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005b66:	4313      	orrs	r3, r2
 8005b68:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d015      	beq.n	8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005b78:	4b43      	ldr	r3, [pc, #268]	@ (8005c88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005b7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b7e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b86:	4940      	ldr	r1, [pc, #256]	@ (8005c88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005b88:	4313      	orrs	r3, r2
 8005b8a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b92:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005b96:	d105      	bne.n	8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005b98:	4b3b      	ldr	r3, [pc, #236]	@ (8005c88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005b9a:	68db      	ldr	r3, [r3, #12]
 8005b9c:	4a3a      	ldr	r2, [pc, #232]	@ (8005c88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005b9e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005ba2:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d015      	beq.n	8005bdc <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005bb0:	4b35      	ldr	r3, [pc, #212]	@ (8005c88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005bb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005bb6:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005bbe:	4932      	ldr	r1, [pc, #200]	@ (8005c88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005bc0:	4313      	orrs	r3, r2
 8005bc2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005bca:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005bce:	d105      	bne.n	8005bdc <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005bd0:	4b2d      	ldr	r3, [pc, #180]	@ (8005c88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005bd2:	68db      	ldr	r3, [r3, #12]
 8005bd4:	4a2c      	ldr	r2, [pc, #176]	@ (8005c88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005bd6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005bda:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d015      	beq.n	8005c14 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005be8:	4b27      	ldr	r3, [pc, #156]	@ (8005c88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005bea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005bee:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005bf6:	4924      	ldr	r1, [pc, #144]	@ (8005c88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005bf8:	4313      	orrs	r3, r2
 8005bfa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c02:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005c06:	d105      	bne.n	8005c14 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005c08:	4b1f      	ldr	r3, [pc, #124]	@ (8005c88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c0a:	68db      	ldr	r3, [r3, #12]
 8005c0c:	4a1e      	ldr	r2, [pc, #120]	@ (8005c88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c0e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005c12:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d015      	beq.n	8005c4c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005c20:	4b19      	ldr	r3, [pc, #100]	@ (8005c88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c26:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c2e:	4916      	ldr	r1, [pc, #88]	@ (8005c88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c30:	4313      	orrs	r3, r2
 8005c32:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c3a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005c3e:	d105      	bne.n	8005c4c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005c40:	4b11      	ldr	r3, [pc, #68]	@ (8005c88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c42:	68db      	ldr	r3, [r3, #12]
 8005c44:	4a10      	ldr	r2, [pc, #64]	@ (8005c88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c46:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005c4a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d019      	beq.n	8005c8c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005c58:	4b0b      	ldr	r3, [pc, #44]	@ (8005c88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c5e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c66:	4908      	ldr	r1, [pc, #32]	@ (8005c88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c68:	4313      	orrs	r3, r2
 8005c6a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c72:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005c76:	d109      	bne.n	8005c8c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005c78:	4b03      	ldr	r3, [pc, #12]	@ (8005c88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c7a:	68db      	ldr	r3, [r3, #12]
 8005c7c:	4a02      	ldr	r2, [pc, #8]	@ (8005c88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c7e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005c82:	60d3      	str	r3, [r2, #12]
 8005c84:	e002      	b.n	8005c8c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8005c86:	bf00      	nop
 8005c88:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d015      	beq.n	8005cc4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005c98:	4b29      	ldr	r3, [pc, #164]	@ (8005d40 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005c9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c9e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ca6:	4926      	ldr	r1, [pc, #152]	@ (8005d40 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005ca8:	4313      	orrs	r3, r2
 8005caa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005cb2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005cb6:	d105      	bne.n	8005cc4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005cb8:	4b21      	ldr	r3, [pc, #132]	@ (8005d40 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005cba:	68db      	ldr	r3, [r3, #12]
 8005cbc:	4a20      	ldr	r2, [pc, #128]	@ (8005d40 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005cbe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005cc2:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d015      	beq.n	8005cfc <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8005cd0:	4b1b      	ldr	r3, [pc, #108]	@ (8005d40 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005cd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005cd6:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005cde:	4918      	ldr	r1, [pc, #96]	@ (8005d40 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005ce0:	4313      	orrs	r3, r2
 8005ce2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005cea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005cee:	d105      	bne.n	8005cfc <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005cf0:	4b13      	ldr	r3, [pc, #76]	@ (8005d40 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005cf2:	68db      	ldr	r3, [r3, #12]
 8005cf4:	4a12      	ldr	r2, [pc, #72]	@ (8005d40 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005cf6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005cfa:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d015      	beq.n	8005d34 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005d08:	4b0d      	ldr	r3, [pc, #52]	@ (8005d40 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005d0a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005d0e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005d16:	490a      	ldr	r1, [pc, #40]	@ (8005d40 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005d18:	4313      	orrs	r3, r2
 8005d1a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005d22:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005d26:	d105      	bne.n	8005d34 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005d28:	4b05      	ldr	r3, [pc, #20]	@ (8005d40 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005d2a:	68db      	ldr	r3, [r3, #12]
 8005d2c:	4a04      	ldr	r2, [pc, #16]	@ (8005d40 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005d2e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005d32:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8005d34:	7cbb      	ldrb	r3, [r7, #18]
}
 8005d36:	4618      	mov	r0, r3
 8005d38:	3718      	adds	r7, #24
 8005d3a:	46bd      	mov	sp, r7
 8005d3c:	bd80      	pop	{r7, pc}
 8005d3e:	bf00      	nop
 8005d40:	40021000 	.word	0x40021000

08005d44 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005d44:	b580      	push	{r7, lr}
 8005d46:	b084      	sub	sp, #16
 8005d48:	af00      	add	r7, sp, #0
 8005d4a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8005d4c:	2301      	movs	r3, #1
 8005d4e:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d070      	beq.n	8005e38 <HAL_RTC_Init+0xf4>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005d5c:	b2db      	uxtb	r3, r3
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d106      	bne.n	8005d70 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	2200      	movs	r2, #0
 8005d66:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8005d6a:	6878      	ldr	r0, [r7, #4]
 8005d6c:	f7fc f8a6 	bl	8001ebc <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	2202      	movs	r2, #2
 8005d74:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	68db      	ldr	r3, [r3, #12]
 8005d7e:	f003 0310 	and.w	r3, r3, #16
 8005d82:	2b10      	cmp	r3, #16
 8005d84:	d04f      	beq.n	8005e26 <HAL_RTC_Init+0xe2>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	22ca      	movs	r2, #202	@ 0xca
 8005d8c:	625a      	str	r2, [r3, #36]	@ 0x24
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	2253      	movs	r2, #83	@ 0x53
 8005d94:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 8005d96:	6878      	ldr	r0, [r7, #4]
 8005d98:	f000 f878 	bl	8005e8c <RTC_EnterInitMode>
 8005d9c:	4603      	mov	r3, r0
 8005d9e:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8005da0:	7bfb      	ldrb	r3, [r7, #15]
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d126      	bne.n	8005df4 <HAL_RTC_Init+0xb0>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        CLEAR_BIT(hrtc->Instance->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	699b      	ldr	r3, [r3, #24]
 8005dac:	687a      	ldr	r2, [r7, #4]
 8005dae:	6812      	ldr	r2, [r2, #0]
 8005db0:	f023 638e 	bic.w	r3, r3, #74448896	@ 0x4700000
 8005db4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005db8:	6193      	str	r3, [r2, #24]
        /* Set RTC_CR register */
        SET_BIT(hrtc->Instance->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	6999      	ldr	r1, [r3, #24]
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	685a      	ldr	r2, [r3, #4]
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	691b      	ldr	r3, [r3, #16]
 8005dc8:	431a      	orrs	r2, r3
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	699b      	ldr	r3, [r3, #24]
 8005dce:	431a      	orrs	r2, r3
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	430a      	orrs	r2, r1
 8005dd6:	619a      	str	r2, [r3, #24]

        /* Configure the RTC PRER */
        WRITE_REG(hrtc->Instance->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	68d9      	ldr	r1, [r3, #12]
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	689b      	ldr	r3, [r3, #8]
 8005de0:	041a      	lsls	r2, r3, #16
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	430a      	orrs	r2, r1
 8005de8:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 8005dea:	6878      	ldr	r0, [r7, #4]
 8005dec:	f000 f884 	bl	8005ef8 <RTC_ExitInitMode>
 8005df0:	4603      	mov	r3, r0
 8005df2:	73fb      	strb	r3, [r7, #15]
      }

      if (status == HAL_OK)
 8005df4:	7bfb      	ldrb	r3, [r7, #15]
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d110      	bne.n	8005e1c <HAL_RTC_Init+0xd8>
      {
        MODIFY_REG(hrtc->Instance->CR, \
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	699b      	ldr	r3, [r3, #24]
 8005e00:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	6a1a      	ldr	r2, [r3, #32]
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	69db      	ldr	r3, [r3, #28]
 8005e0c:	431a      	orrs	r2, r3
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	695b      	ldr	r3, [r3, #20]
 8005e12:	431a      	orrs	r2, r3
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	430a      	orrs	r2, r1
 8005e1a:	619a      	str	r2, [r3, #24]
                   RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN, \
                   hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	22ff      	movs	r2, #255	@ 0xff
 8005e22:	625a      	str	r2, [r3, #36]	@ 0x24
 8005e24:	e001      	b.n	8005e2a <HAL_RTC_Init+0xe6>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8005e26:	2300      	movs	r3, #0
 8005e28:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8005e2a:	7bfb      	ldrb	r3, [r7, #15]
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d103      	bne.n	8005e38 <HAL_RTC_Init+0xf4>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	2201      	movs	r2, #1
 8005e34:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
  }

  return status;
 8005e38:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e3a:	4618      	mov	r0, r3
 8005e3c:	3710      	adds	r7, #16
 8005e3e:	46bd      	mov	sp, r7
 8005e40:	bd80      	pop	{r7, pc}
	...

08005e44 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8005e44:	b580      	push	{r7, lr}
 8005e46:	b084      	sub	sp, #16
 8005e48:	af00      	add	r7, sp, #0
 8005e4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	4a0d      	ldr	r2, [pc, #52]	@ (8005e88 <HAL_RTC_WaitForSynchro+0x44>)
 8005e52:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8005e54:	f7fc fb78 	bl	8002548 <HAL_GetTick>
 8005e58:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_RSF) == 0U)
 8005e5a:	e009      	b.n	8005e70 <HAL_RTC_WaitForSynchro+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005e5c:	f7fc fb74 	bl	8002548 <HAL_GetTick>
 8005e60:	4602      	mov	r2, r0
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	1ad3      	subs	r3, r2, r3
 8005e66:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005e6a:	d901      	bls.n	8005e70 <HAL_RTC_WaitForSynchro+0x2c>
    {
      return HAL_TIMEOUT;
 8005e6c:	2303      	movs	r3, #3
 8005e6e:	e007      	b.n	8005e80 <HAL_RTC_WaitForSynchro+0x3c>
  while (READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_RSF) == 0U)
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	68db      	ldr	r3, [r3, #12]
 8005e76:	f003 0320 	and.w	r3, r3, #32
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d0ee      	beq.n	8005e5c <HAL_RTC_WaitForSynchro+0x18>
    }
  }

  return HAL_OK;
 8005e7e:	2300      	movs	r3, #0
}
 8005e80:	4618      	mov	r0, r3
 8005e82:	3710      	adds	r7, #16
 8005e84:	46bd      	mov	sp, r7
 8005e86:	bd80      	pop	{r7, pc}
 8005e88:	0001005f 	.word	0x0001005f

08005e8c <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8005e8c:	b580      	push	{r7, lr}
 8005e8e:	b084      	sub	sp, #16
 8005e90:	af00      	add	r7, sp, #0
 8005e92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005e94:	2300      	movs	r3, #0
 8005e96:	73fb      	strb	r3, [r7, #15]

  /* Check if the Initialization mode is set */
  if (READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_INITF) == 0U)
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	68db      	ldr	r3, [r3, #12]
 8005e9e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d123      	bne.n	8005eee <RTC_EnterInitMode+0x62>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	68da      	ldr	r2, [r3, #12]
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005eb4:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8005eb6:	f7fc fb47 	bl	8002548 <HAL_GetTick>
 8005eba:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8005ebc:	e00d      	b.n	8005eda <RTC_EnterInitMode+0x4e>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8005ebe:	f7fc fb43 	bl	8002548 <HAL_GetTick>
 8005ec2:	4602      	mov	r2, r0
 8005ec4:	68bb      	ldr	r3, [r7, #8]
 8005ec6:	1ad3      	subs	r3, r2, r3
 8005ec8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005ecc:	d905      	bls.n	8005eda <RTC_EnterInitMode+0x4e>
      {
        status = HAL_TIMEOUT;
 8005ece:	2303      	movs	r3, #3
 8005ed0:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	2203      	movs	r2, #3
 8005ed6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    while ((READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	68db      	ldr	r3, [r3, #12]
 8005ee0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d102      	bne.n	8005eee <RTC_EnterInitMode+0x62>
 8005ee8:	7bfb      	ldrb	r3, [r7, #15]
 8005eea:	2b03      	cmp	r3, #3
 8005eec:	d1e7      	bne.n	8005ebe <RTC_EnterInitMode+0x32>
      }
    }
  }

  return status;
 8005eee:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ef0:	4618      	mov	r0, r3
 8005ef2:	3710      	adds	r7, #16
 8005ef4:	46bd      	mov	sp, r7
 8005ef6:	bd80      	pop	{r7, pc}

08005ef8 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8005ef8:	b580      	push	{r7, lr}
 8005efa:	b084      	sub	sp, #16
 8005efc:	af00      	add	r7, sp, #0
 8005efe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005f00:	2300      	movs	r3, #0
 8005f02:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	68da      	ldr	r2, [r3, #12]
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005f12:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	699b      	ldr	r3, [r3, #24]
 8005f1a:	f003 0320 	and.w	r3, r3, #32
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d10c      	bne.n	8005f3c <RTC_ExitInitMode+0x44>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005f22:	6878      	ldr	r0, [r7, #4]
 8005f24:	f7ff ff8e 	bl	8005e44 <HAL_RTC_WaitForSynchro>
 8005f28:	4603      	mov	r3, r0
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d022      	beq.n	8005f74 <RTC_ExitInitMode+0x7c>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	2203      	movs	r2, #3
 8005f32:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
      status = HAL_TIMEOUT;
 8005f36:	2303      	movs	r3, #3
 8005f38:	73fb      	strb	r3, [r7, #15]
 8005f3a:	e01b      	b.n	8005f74 <RTC_ExitInitMode+0x7c>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD);
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	699a      	ldr	r2, [r3, #24]
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	f022 0220 	bic.w	r2, r2, #32
 8005f4a:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005f4c:	6878      	ldr	r0, [r7, #4]
 8005f4e:	f7ff ff79 	bl	8005e44 <HAL_RTC_WaitForSynchro>
 8005f52:	4603      	mov	r3, r0
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d005      	beq.n	8005f64 <RTC_ExitInitMode+0x6c>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	2203      	movs	r2, #3
 8005f5c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
      status = HAL_TIMEOUT;
 8005f60:	2303      	movs	r3, #3
 8005f62:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD);
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	699a      	ldr	r2, [r3, #24]
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	f042 0220 	orr.w	r2, r2, #32
 8005f72:	619a      	str	r2, [r3, #24]
  }

  return status;
 8005f74:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f76:	4618      	mov	r0, r3
 8005f78:	3710      	adds	r7, #16
 8005f7a:	46bd      	mov	sp, r7
 8005f7c:	bd80      	pop	{r7, pc}

08005f7e <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005f7e:	b580      	push	{r7, lr}
 8005f80:	b084      	sub	sp, #16
 8005f82:	af00      	add	r7, sp, #0
 8005f84:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d101      	bne.n	8005f90 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005f8c:	2301      	movs	r3, #1
 8005f8e:	e09d      	b.n	80060cc <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d108      	bne.n	8005faa <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	685b      	ldr	r3, [r3, #4]
 8005f9c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005fa0:	d009      	beq.n	8005fb6 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	2200      	movs	r2, #0
 8005fa6:	61da      	str	r2, [r3, #28]
 8005fa8:	e005      	b.n	8005fb6 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	2200      	movs	r2, #0
 8005fae:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	2200      	movs	r2, #0
 8005fb4:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	2200      	movs	r2, #0
 8005fba:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005fc2:	b2db      	uxtb	r3, r3
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d106      	bne.n	8005fd6 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	2200      	movs	r2, #0
 8005fcc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005fd0:	6878      	ldr	r0, [r7, #4]
 8005fd2:	f7fb ffaf 	bl	8001f34 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	2202      	movs	r2, #2
 8005fda:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	681a      	ldr	r2, [r3, #0]
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005fec:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	68db      	ldr	r3, [r3, #12]
 8005ff2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005ff6:	d902      	bls.n	8005ffe <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005ff8:	2300      	movs	r3, #0
 8005ffa:	60fb      	str	r3, [r7, #12]
 8005ffc:	e002      	b.n	8006004 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005ffe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006002:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	68db      	ldr	r3, [r3, #12]
 8006008:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800600c:	d007      	beq.n	800601e <HAL_SPI_Init+0xa0>
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	68db      	ldr	r3, [r3, #12]
 8006012:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006016:	d002      	beq.n	800601e <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	2200      	movs	r2, #0
 800601c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	685b      	ldr	r3, [r3, #4]
 8006022:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	689b      	ldr	r3, [r3, #8]
 800602a:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800602e:	431a      	orrs	r2, r3
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	691b      	ldr	r3, [r3, #16]
 8006034:	f003 0302 	and.w	r3, r3, #2
 8006038:	431a      	orrs	r2, r3
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	695b      	ldr	r3, [r3, #20]
 800603e:	f003 0301 	and.w	r3, r3, #1
 8006042:	431a      	orrs	r2, r3
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	699b      	ldr	r3, [r3, #24]
 8006048:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800604c:	431a      	orrs	r2, r3
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	69db      	ldr	r3, [r3, #28]
 8006052:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006056:	431a      	orrs	r2, r3
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	6a1b      	ldr	r3, [r3, #32]
 800605c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006060:	ea42 0103 	orr.w	r1, r2, r3
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006068:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	430a      	orrs	r2, r1
 8006072:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	699b      	ldr	r3, [r3, #24]
 8006078:	0c1b      	lsrs	r3, r3, #16
 800607a:	f003 0204 	and.w	r2, r3, #4
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006082:	f003 0310 	and.w	r3, r3, #16
 8006086:	431a      	orrs	r2, r3
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800608c:	f003 0308 	and.w	r3, r3, #8
 8006090:	431a      	orrs	r2, r3
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	68db      	ldr	r3, [r3, #12]
 8006096:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800609a:	ea42 0103 	orr.w	r1, r2, r3
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	430a      	orrs	r2, r1
 80060aa:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	69da      	ldr	r2, [r3, #28]
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80060ba:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	2200      	movs	r2, #0
 80060c0:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	2201      	movs	r2, #1
 80060c6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80060ca:	2300      	movs	r3, #0
}
 80060cc:	4618      	mov	r0, r3
 80060ce:	3710      	adds	r7, #16
 80060d0:	46bd      	mov	sp, r7
 80060d2:	bd80      	pop	{r7, pc}

080060d4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80060d4:	b580      	push	{r7, lr}
 80060d6:	b082      	sub	sp, #8
 80060d8:	af00      	add	r7, sp, #0
 80060da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d101      	bne.n	80060e6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80060e2:	2301      	movs	r3, #1
 80060e4:	e049      	b.n	800617a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80060ec:	b2db      	uxtb	r3, r3
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d106      	bne.n	8006100 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	2200      	movs	r2, #0
 80060f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80060fa:	6878      	ldr	r0, [r7, #4]
 80060fc:	f7fb fff4 	bl	80020e8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	2202      	movs	r2, #2
 8006104:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681a      	ldr	r2, [r3, #0]
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	3304      	adds	r3, #4
 8006110:	4619      	mov	r1, r3
 8006112:	4610      	mov	r0, r2
 8006114:	f000 fab6 	bl	8006684 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	2201      	movs	r2, #1
 800611c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	2201      	movs	r2, #1
 8006124:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	2201      	movs	r2, #1
 800612c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	2201      	movs	r2, #1
 8006134:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	2201      	movs	r2, #1
 800613c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	2201      	movs	r2, #1
 8006144:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	2201      	movs	r2, #1
 800614c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	2201      	movs	r2, #1
 8006154:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	2201      	movs	r2, #1
 800615c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	2201      	movs	r2, #1
 8006164:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	2201      	movs	r2, #1
 800616c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	2201      	movs	r2, #1
 8006174:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006178:	2300      	movs	r3, #0
}
 800617a:	4618      	mov	r0, r3
 800617c:	3708      	adds	r7, #8
 800617e:	46bd      	mov	sp, r7
 8006180:	bd80      	pop	{r7, pc}

08006182 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006182:	b580      	push	{r7, lr}
 8006184:	b082      	sub	sp, #8
 8006186:	af00      	add	r7, sp, #0
 8006188:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	2b00      	cmp	r3, #0
 800618e:	d101      	bne.n	8006194 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006190:	2301      	movs	r3, #1
 8006192:	e049      	b.n	8006228 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800619a:	b2db      	uxtb	r3, r3
 800619c:	2b00      	cmp	r3, #0
 800619e:	d106      	bne.n	80061ae <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	2200      	movs	r2, #0
 80061a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80061a8:	6878      	ldr	r0, [r7, #4]
 80061aa:	f7fb ff69 	bl	8002080 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	2202      	movs	r2, #2
 80061b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681a      	ldr	r2, [r3, #0]
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	3304      	adds	r3, #4
 80061be:	4619      	mov	r1, r3
 80061c0:	4610      	mov	r0, r2
 80061c2:	f000 fa5f 	bl	8006684 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	2201      	movs	r2, #1
 80061ca:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	2201      	movs	r2, #1
 80061d2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	2201      	movs	r2, #1
 80061da:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	2201      	movs	r2, #1
 80061e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	2201      	movs	r2, #1
 80061ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	2201      	movs	r2, #1
 80061f2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	2201      	movs	r2, #1
 80061fa:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	2201      	movs	r2, #1
 8006202:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	2201      	movs	r2, #1
 800620a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	2201      	movs	r2, #1
 8006212:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	2201      	movs	r2, #1
 800621a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	2201      	movs	r2, #1
 8006222:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006226:	2300      	movs	r3, #0
}
 8006228:	4618      	mov	r0, r3
 800622a:	3708      	adds	r7, #8
 800622c:	46bd      	mov	sp, r7
 800622e:	bd80      	pop	{r7, pc}

08006230 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006230:	b580      	push	{r7, lr}
 8006232:	b086      	sub	sp, #24
 8006234:	af00      	add	r7, sp, #0
 8006236:	60f8      	str	r0, [r7, #12]
 8006238:	60b9      	str	r1, [r7, #8]
 800623a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800623c:	2300      	movs	r3, #0
 800623e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006246:	2b01      	cmp	r3, #1
 8006248:	d101      	bne.n	800624e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800624a:	2302      	movs	r3, #2
 800624c:	e0ff      	b.n	800644e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	2201      	movs	r2, #1
 8006252:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	2b14      	cmp	r3, #20
 800625a:	f200 80f0 	bhi.w	800643e <HAL_TIM_PWM_ConfigChannel+0x20e>
 800625e:	a201      	add	r2, pc, #4	@ (adr r2, 8006264 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006260:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006264:	080062b9 	.word	0x080062b9
 8006268:	0800643f 	.word	0x0800643f
 800626c:	0800643f 	.word	0x0800643f
 8006270:	0800643f 	.word	0x0800643f
 8006274:	080062f9 	.word	0x080062f9
 8006278:	0800643f 	.word	0x0800643f
 800627c:	0800643f 	.word	0x0800643f
 8006280:	0800643f 	.word	0x0800643f
 8006284:	0800633b 	.word	0x0800633b
 8006288:	0800643f 	.word	0x0800643f
 800628c:	0800643f 	.word	0x0800643f
 8006290:	0800643f 	.word	0x0800643f
 8006294:	0800637b 	.word	0x0800637b
 8006298:	0800643f 	.word	0x0800643f
 800629c:	0800643f 	.word	0x0800643f
 80062a0:	0800643f 	.word	0x0800643f
 80062a4:	080063bd 	.word	0x080063bd
 80062a8:	0800643f 	.word	0x0800643f
 80062ac:	0800643f 	.word	0x0800643f
 80062b0:	0800643f 	.word	0x0800643f
 80062b4:	080063fd 	.word	0x080063fd
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	68b9      	ldr	r1, [r7, #8]
 80062be:	4618      	mov	r0, r3
 80062c0:	f000 fa94 	bl	80067ec <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	699a      	ldr	r2, [r3, #24]
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	f042 0208 	orr.w	r2, r2, #8
 80062d2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	699a      	ldr	r2, [r3, #24]
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	f022 0204 	bic.w	r2, r2, #4
 80062e2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	6999      	ldr	r1, [r3, #24]
 80062ea:	68bb      	ldr	r3, [r7, #8]
 80062ec:	691a      	ldr	r2, [r3, #16]
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	430a      	orrs	r2, r1
 80062f4:	619a      	str	r2, [r3, #24]
      break;
 80062f6:	e0a5      	b.n	8006444 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	68b9      	ldr	r1, [r7, #8]
 80062fe:	4618      	mov	r0, r3
 8006300:	f000 fb0e 	bl	8006920 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	699a      	ldr	r2, [r3, #24]
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006312:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	699a      	ldr	r2, [r3, #24]
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006322:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	6999      	ldr	r1, [r3, #24]
 800632a:	68bb      	ldr	r3, [r7, #8]
 800632c:	691b      	ldr	r3, [r3, #16]
 800632e:	021a      	lsls	r2, r3, #8
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	430a      	orrs	r2, r1
 8006336:	619a      	str	r2, [r3, #24]
      break;
 8006338:	e084      	b.n	8006444 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	68b9      	ldr	r1, [r7, #8]
 8006340:	4618      	mov	r0, r3
 8006342:	f000 fb81 	bl	8006a48 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	69da      	ldr	r2, [r3, #28]
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	f042 0208 	orr.w	r2, r2, #8
 8006354:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	69da      	ldr	r2, [r3, #28]
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	f022 0204 	bic.w	r2, r2, #4
 8006364:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	69d9      	ldr	r1, [r3, #28]
 800636c:	68bb      	ldr	r3, [r7, #8]
 800636e:	691a      	ldr	r2, [r3, #16]
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	430a      	orrs	r2, r1
 8006376:	61da      	str	r2, [r3, #28]
      break;
 8006378:	e064      	b.n	8006444 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	68b9      	ldr	r1, [r7, #8]
 8006380:	4618      	mov	r0, r3
 8006382:	f000 fbf3 	bl	8006b6c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	69da      	ldr	r2, [r3, #28]
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006394:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	69da      	ldr	r2, [r3, #28]
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80063a4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	69d9      	ldr	r1, [r3, #28]
 80063ac:	68bb      	ldr	r3, [r7, #8]
 80063ae:	691b      	ldr	r3, [r3, #16]
 80063b0:	021a      	lsls	r2, r3, #8
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	430a      	orrs	r2, r1
 80063b8:	61da      	str	r2, [r3, #28]
      break;
 80063ba:	e043      	b.n	8006444 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	68b9      	ldr	r1, [r7, #8]
 80063c2:	4618      	mov	r0, r3
 80063c4:	f000 fc66 	bl	8006c94 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	f042 0208 	orr.w	r2, r2, #8
 80063d6:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	f022 0204 	bic.w	r2, r2, #4
 80063e6:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80063ee:	68bb      	ldr	r3, [r7, #8]
 80063f0:	691a      	ldr	r2, [r3, #16]
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	430a      	orrs	r2, r1
 80063f8:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80063fa:	e023      	b.n	8006444 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	68b9      	ldr	r1, [r7, #8]
 8006402:	4618      	mov	r0, r3
 8006404:	f000 fcb0 	bl	8006d68 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006416:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006426:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800642e:	68bb      	ldr	r3, [r7, #8]
 8006430:	691b      	ldr	r3, [r3, #16]
 8006432:	021a      	lsls	r2, r3, #8
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	430a      	orrs	r2, r1
 800643a:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800643c:	e002      	b.n	8006444 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800643e:	2301      	movs	r3, #1
 8006440:	75fb      	strb	r3, [r7, #23]
      break;
 8006442:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	2200      	movs	r2, #0
 8006448:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800644c:	7dfb      	ldrb	r3, [r7, #23]
}
 800644e:	4618      	mov	r0, r3
 8006450:	3718      	adds	r7, #24
 8006452:	46bd      	mov	sp, r7
 8006454:	bd80      	pop	{r7, pc}
 8006456:	bf00      	nop

08006458 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006458:	b580      	push	{r7, lr}
 800645a:	b084      	sub	sp, #16
 800645c:	af00      	add	r7, sp, #0
 800645e:	6078      	str	r0, [r7, #4]
 8006460:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006462:	2300      	movs	r3, #0
 8006464:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800646c:	2b01      	cmp	r3, #1
 800646e:	d101      	bne.n	8006474 <HAL_TIM_ConfigClockSource+0x1c>
 8006470:	2302      	movs	r3, #2
 8006472:	e0f6      	b.n	8006662 <HAL_TIM_ConfigClockSource+0x20a>
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	2201      	movs	r2, #1
 8006478:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	2202      	movs	r2, #2
 8006480:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	689b      	ldr	r3, [r3, #8]
 800648a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800648c:	68bb      	ldr	r3, [r7, #8]
 800648e:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8006492:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006496:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006498:	68bb      	ldr	r3, [r7, #8]
 800649a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800649e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	68ba      	ldr	r2, [r7, #8]
 80064a6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80064a8:	683b      	ldr	r3, [r7, #0]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	4a6f      	ldr	r2, [pc, #444]	@ (800666c <HAL_TIM_ConfigClockSource+0x214>)
 80064ae:	4293      	cmp	r3, r2
 80064b0:	f000 80c1 	beq.w	8006636 <HAL_TIM_ConfigClockSource+0x1de>
 80064b4:	4a6d      	ldr	r2, [pc, #436]	@ (800666c <HAL_TIM_ConfigClockSource+0x214>)
 80064b6:	4293      	cmp	r3, r2
 80064b8:	f200 80c6 	bhi.w	8006648 <HAL_TIM_ConfigClockSource+0x1f0>
 80064bc:	4a6c      	ldr	r2, [pc, #432]	@ (8006670 <HAL_TIM_ConfigClockSource+0x218>)
 80064be:	4293      	cmp	r3, r2
 80064c0:	f000 80b9 	beq.w	8006636 <HAL_TIM_ConfigClockSource+0x1de>
 80064c4:	4a6a      	ldr	r2, [pc, #424]	@ (8006670 <HAL_TIM_ConfigClockSource+0x218>)
 80064c6:	4293      	cmp	r3, r2
 80064c8:	f200 80be 	bhi.w	8006648 <HAL_TIM_ConfigClockSource+0x1f0>
 80064cc:	4a69      	ldr	r2, [pc, #420]	@ (8006674 <HAL_TIM_ConfigClockSource+0x21c>)
 80064ce:	4293      	cmp	r3, r2
 80064d0:	f000 80b1 	beq.w	8006636 <HAL_TIM_ConfigClockSource+0x1de>
 80064d4:	4a67      	ldr	r2, [pc, #412]	@ (8006674 <HAL_TIM_ConfigClockSource+0x21c>)
 80064d6:	4293      	cmp	r3, r2
 80064d8:	f200 80b6 	bhi.w	8006648 <HAL_TIM_ConfigClockSource+0x1f0>
 80064dc:	4a66      	ldr	r2, [pc, #408]	@ (8006678 <HAL_TIM_ConfigClockSource+0x220>)
 80064de:	4293      	cmp	r3, r2
 80064e0:	f000 80a9 	beq.w	8006636 <HAL_TIM_ConfigClockSource+0x1de>
 80064e4:	4a64      	ldr	r2, [pc, #400]	@ (8006678 <HAL_TIM_ConfigClockSource+0x220>)
 80064e6:	4293      	cmp	r3, r2
 80064e8:	f200 80ae 	bhi.w	8006648 <HAL_TIM_ConfigClockSource+0x1f0>
 80064ec:	4a63      	ldr	r2, [pc, #396]	@ (800667c <HAL_TIM_ConfigClockSource+0x224>)
 80064ee:	4293      	cmp	r3, r2
 80064f0:	f000 80a1 	beq.w	8006636 <HAL_TIM_ConfigClockSource+0x1de>
 80064f4:	4a61      	ldr	r2, [pc, #388]	@ (800667c <HAL_TIM_ConfigClockSource+0x224>)
 80064f6:	4293      	cmp	r3, r2
 80064f8:	f200 80a6 	bhi.w	8006648 <HAL_TIM_ConfigClockSource+0x1f0>
 80064fc:	4a60      	ldr	r2, [pc, #384]	@ (8006680 <HAL_TIM_ConfigClockSource+0x228>)
 80064fe:	4293      	cmp	r3, r2
 8006500:	f000 8099 	beq.w	8006636 <HAL_TIM_ConfigClockSource+0x1de>
 8006504:	4a5e      	ldr	r2, [pc, #376]	@ (8006680 <HAL_TIM_ConfigClockSource+0x228>)
 8006506:	4293      	cmp	r3, r2
 8006508:	f200 809e 	bhi.w	8006648 <HAL_TIM_ConfigClockSource+0x1f0>
 800650c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8006510:	f000 8091 	beq.w	8006636 <HAL_TIM_ConfigClockSource+0x1de>
 8006514:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8006518:	f200 8096 	bhi.w	8006648 <HAL_TIM_ConfigClockSource+0x1f0>
 800651c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006520:	f000 8089 	beq.w	8006636 <HAL_TIM_ConfigClockSource+0x1de>
 8006524:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006528:	f200 808e 	bhi.w	8006648 <HAL_TIM_ConfigClockSource+0x1f0>
 800652c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006530:	d03e      	beq.n	80065b0 <HAL_TIM_ConfigClockSource+0x158>
 8006532:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006536:	f200 8087 	bhi.w	8006648 <HAL_TIM_ConfigClockSource+0x1f0>
 800653a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800653e:	f000 8086 	beq.w	800664e <HAL_TIM_ConfigClockSource+0x1f6>
 8006542:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006546:	d87f      	bhi.n	8006648 <HAL_TIM_ConfigClockSource+0x1f0>
 8006548:	2b70      	cmp	r3, #112	@ 0x70
 800654a:	d01a      	beq.n	8006582 <HAL_TIM_ConfigClockSource+0x12a>
 800654c:	2b70      	cmp	r3, #112	@ 0x70
 800654e:	d87b      	bhi.n	8006648 <HAL_TIM_ConfigClockSource+0x1f0>
 8006550:	2b60      	cmp	r3, #96	@ 0x60
 8006552:	d050      	beq.n	80065f6 <HAL_TIM_ConfigClockSource+0x19e>
 8006554:	2b60      	cmp	r3, #96	@ 0x60
 8006556:	d877      	bhi.n	8006648 <HAL_TIM_ConfigClockSource+0x1f0>
 8006558:	2b50      	cmp	r3, #80	@ 0x50
 800655a:	d03c      	beq.n	80065d6 <HAL_TIM_ConfigClockSource+0x17e>
 800655c:	2b50      	cmp	r3, #80	@ 0x50
 800655e:	d873      	bhi.n	8006648 <HAL_TIM_ConfigClockSource+0x1f0>
 8006560:	2b40      	cmp	r3, #64	@ 0x40
 8006562:	d058      	beq.n	8006616 <HAL_TIM_ConfigClockSource+0x1be>
 8006564:	2b40      	cmp	r3, #64	@ 0x40
 8006566:	d86f      	bhi.n	8006648 <HAL_TIM_ConfigClockSource+0x1f0>
 8006568:	2b30      	cmp	r3, #48	@ 0x30
 800656a:	d064      	beq.n	8006636 <HAL_TIM_ConfigClockSource+0x1de>
 800656c:	2b30      	cmp	r3, #48	@ 0x30
 800656e:	d86b      	bhi.n	8006648 <HAL_TIM_ConfigClockSource+0x1f0>
 8006570:	2b20      	cmp	r3, #32
 8006572:	d060      	beq.n	8006636 <HAL_TIM_ConfigClockSource+0x1de>
 8006574:	2b20      	cmp	r3, #32
 8006576:	d867      	bhi.n	8006648 <HAL_TIM_ConfigClockSource+0x1f0>
 8006578:	2b00      	cmp	r3, #0
 800657a:	d05c      	beq.n	8006636 <HAL_TIM_ConfigClockSource+0x1de>
 800657c:	2b10      	cmp	r3, #16
 800657e:	d05a      	beq.n	8006636 <HAL_TIM_ConfigClockSource+0x1de>
 8006580:	e062      	b.n	8006648 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006586:	683b      	ldr	r3, [r7, #0]
 8006588:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800658a:	683b      	ldr	r3, [r7, #0]
 800658c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800658e:	683b      	ldr	r3, [r7, #0]
 8006590:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006592:	f000 fcd1 	bl	8006f38 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	689b      	ldr	r3, [r3, #8]
 800659c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800659e:	68bb      	ldr	r3, [r7, #8]
 80065a0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80065a4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	68ba      	ldr	r2, [r7, #8]
 80065ac:	609a      	str	r2, [r3, #8]
      break;
 80065ae:	e04f      	b.n	8006650 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80065b4:	683b      	ldr	r3, [r7, #0]
 80065b6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80065b8:	683b      	ldr	r3, [r7, #0]
 80065ba:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80065bc:	683b      	ldr	r3, [r7, #0]
 80065be:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80065c0:	f000 fcba 	bl	8006f38 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	689a      	ldr	r2, [r3, #8]
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80065d2:	609a      	str	r2, [r3, #8]
      break;
 80065d4:	e03c      	b.n	8006650 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80065da:	683b      	ldr	r3, [r7, #0]
 80065dc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80065de:	683b      	ldr	r3, [r7, #0]
 80065e0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80065e2:	461a      	mov	r2, r3
 80065e4:	f000 fc2c 	bl	8006e40 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	2150      	movs	r1, #80	@ 0x50
 80065ee:	4618      	mov	r0, r3
 80065f0:	f000 fc85 	bl	8006efe <TIM_ITRx_SetConfig>
      break;
 80065f4:	e02c      	b.n	8006650 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80065fa:	683b      	ldr	r3, [r7, #0]
 80065fc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80065fe:	683b      	ldr	r3, [r7, #0]
 8006600:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006602:	461a      	mov	r2, r3
 8006604:	f000 fc4b 	bl	8006e9e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	2160      	movs	r1, #96	@ 0x60
 800660e:	4618      	mov	r0, r3
 8006610:	f000 fc75 	bl	8006efe <TIM_ITRx_SetConfig>
      break;
 8006614:	e01c      	b.n	8006650 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800661a:	683b      	ldr	r3, [r7, #0]
 800661c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800661e:	683b      	ldr	r3, [r7, #0]
 8006620:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006622:	461a      	mov	r2, r3
 8006624:	f000 fc0c 	bl	8006e40 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	2140      	movs	r1, #64	@ 0x40
 800662e:	4618      	mov	r0, r3
 8006630:	f000 fc65 	bl	8006efe <TIM_ITRx_SetConfig>
      break;
 8006634:	e00c      	b.n	8006650 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681a      	ldr	r2, [r3, #0]
 800663a:	683b      	ldr	r3, [r7, #0]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	4619      	mov	r1, r3
 8006640:	4610      	mov	r0, r2
 8006642:	f000 fc5c 	bl	8006efe <TIM_ITRx_SetConfig>
      break;
 8006646:	e003      	b.n	8006650 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 8006648:	2301      	movs	r3, #1
 800664a:	73fb      	strb	r3, [r7, #15]
      break;
 800664c:	e000      	b.n	8006650 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 800664e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	2201      	movs	r2, #1
 8006654:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	2200      	movs	r2, #0
 800665c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006660:	7bfb      	ldrb	r3, [r7, #15]
}
 8006662:	4618      	mov	r0, r3
 8006664:	3710      	adds	r7, #16
 8006666:	46bd      	mov	sp, r7
 8006668:	bd80      	pop	{r7, pc}
 800666a:	bf00      	nop
 800666c:	00100070 	.word	0x00100070
 8006670:	00100060 	.word	0x00100060
 8006674:	00100050 	.word	0x00100050
 8006678:	00100040 	.word	0x00100040
 800667c:	00100030 	.word	0x00100030
 8006680:	00100020 	.word	0x00100020

08006684 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006684:	b480      	push	{r7}
 8006686:	b085      	sub	sp, #20
 8006688:	af00      	add	r7, sp, #0
 800668a:	6078      	str	r0, [r7, #4]
 800668c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	4a4c      	ldr	r2, [pc, #304]	@ (80067c8 <TIM_Base_SetConfig+0x144>)
 8006698:	4293      	cmp	r3, r2
 800669a:	d017      	beq.n	80066cc <TIM_Base_SetConfig+0x48>
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80066a2:	d013      	beq.n	80066cc <TIM_Base_SetConfig+0x48>
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	4a49      	ldr	r2, [pc, #292]	@ (80067cc <TIM_Base_SetConfig+0x148>)
 80066a8:	4293      	cmp	r3, r2
 80066aa:	d00f      	beq.n	80066cc <TIM_Base_SetConfig+0x48>
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	4a48      	ldr	r2, [pc, #288]	@ (80067d0 <TIM_Base_SetConfig+0x14c>)
 80066b0:	4293      	cmp	r3, r2
 80066b2:	d00b      	beq.n	80066cc <TIM_Base_SetConfig+0x48>
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	4a47      	ldr	r2, [pc, #284]	@ (80067d4 <TIM_Base_SetConfig+0x150>)
 80066b8:	4293      	cmp	r3, r2
 80066ba:	d007      	beq.n	80066cc <TIM_Base_SetConfig+0x48>
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	4a46      	ldr	r2, [pc, #280]	@ (80067d8 <TIM_Base_SetConfig+0x154>)
 80066c0:	4293      	cmp	r3, r2
 80066c2:	d003      	beq.n	80066cc <TIM_Base_SetConfig+0x48>
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	4a45      	ldr	r2, [pc, #276]	@ (80067dc <TIM_Base_SetConfig+0x158>)
 80066c8:	4293      	cmp	r3, r2
 80066ca:	d108      	bne.n	80066de <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80066d2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80066d4:	683b      	ldr	r3, [r7, #0]
 80066d6:	685b      	ldr	r3, [r3, #4]
 80066d8:	68fa      	ldr	r2, [r7, #12]
 80066da:	4313      	orrs	r3, r2
 80066dc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	4a39      	ldr	r2, [pc, #228]	@ (80067c8 <TIM_Base_SetConfig+0x144>)
 80066e2:	4293      	cmp	r3, r2
 80066e4:	d023      	beq.n	800672e <TIM_Base_SetConfig+0xaa>
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80066ec:	d01f      	beq.n	800672e <TIM_Base_SetConfig+0xaa>
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	4a36      	ldr	r2, [pc, #216]	@ (80067cc <TIM_Base_SetConfig+0x148>)
 80066f2:	4293      	cmp	r3, r2
 80066f4:	d01b      	beq.n	800672e <TIM_Base_SetConfig+0xaa>
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	4a35      	ldr	r2, [pc, #212]	@ (80067d0 <TIM_Base_SetConfig+0x14c>)
 80066fa:	4293      	cmp	r3, r2
 80066fc:	d017      	beq.n	800672e <TIM_Base_SetConfig+0xaa>
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	4a34      	ldr	r2, [pc, #208]	@ (80067d4 <TIM_Base_SetConfig+0x150>)
 8006702:	4293      	cmp	r3, r2
 8006704:	d013      	beq.n	800672e <TIM_Base_SetConfig+0xaa>
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	4a33      	ldr	r2, [pc, #204]	@ (80067d8 <TIM_Base_SetConfig+0x154>)
 800670a:	4293      	cmp	r3, r2
 800670c:	d00f      	beq.n	800672e <TIM_Base_SetConfig+0xaa>
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	4a33      	ldr	r2, [pc, #204]	@ (80067e0 <TIM_Base_SetConfig+0x15c>)
 8006712:	4293      	cmp	r3, r2
 8006714:	d00b      	beq.n	800672e <TIM_Base_SetConfig+0xaa>
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	4a32      	ldr	r2, [pc, #200]	@ (80067e4 <TIM_Base_SetConfig+0x160>)
 800671a:	4293      	cmp	r3, r2
 800671c:	d007      	beq.n	800672e <TIM_Base_SetConfig+0xaa>
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	4a31      	ldr	r2, [pc, #196]	@ (80067e8 <TIM_Base_SetConfig+0x164>)
 8006722:	4293      	cmp	r3, r2
 8006724:	d003      	beq.n	800672e <TIM_Base_SetConfig+0xaa>
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	4a2c      	ldr	r2, [pc, #176]	@ (80067dc <TIM_Base_SetConfig+0x158>)
 800672a:	4293      	cmp	r3, r2
 800672c:	d108      	bne.n	8006740 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006734:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006736:	683b      	ldr	r3, [r7, #0]
 8006738:	68db      	ldr	r3, [r3, #12]
 800673a:	68fa      	ldr	r2, [r7, #12]
 800673c:	4313      	orrs	r3, r2
 800673e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006746:	683b      	ldr	r3, [r7, #0]
 8006748:	695b      	ldr	r3, [r3, #20]
 800674a:	4313      	orrs	r3, r2
 800674c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	68fa      	ldr	r2, [r7, #12]
 8006752:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006754:	683b      	ldr	r3, [r7, #0]
 8006756:	689a      	ldr	r2, [r3, #8]
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800675c:	683b      	ldr	r3, [r7, #0]
 800675e:	681a      	ldr	r2, [r3, #0]
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	4a18      	ldr	r2, [pc, #96]	@ (80067c8 <TIM_Base_SetConfig+0x144>)
 8006768:	4293      	cmp	r3, r2
 800676a:	d013      	beq.n	8006794 <TIM_Base_SetConfig+0x110>
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	4a1a      	ldr	r2, [pc, #104]	@ (80067d8 <TIM_Base_SetConfig+0x154>)
 8006770:	4293      	cmp	r3, r2
 8006772:	d00f      	beq.n	8006794 <TIM_Base_SetConfig+0x110>
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	4a1a      	ldr	r2, [pc, #104]	@ (80067e0 <TIM_Base_SetConfig+0x15c>)
 8006778:	4293      	cmp	r3, r2
 800677a:	d00b      	beq.n	8006794 <TIM_Base_SetConfig+0x110>
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	4a19      	ldr	r2, [pc, #100]	@ (80067e4 <TIM_Base_SetConfig+0x160>)
 8006780:	4293      	cmp	r3, r2
 8006782:	d007      	beq.n	8006794 <TIM_Base_SetConfig+0x110>
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	4a18      	ldr	r2, [pc, #96]	@ (80067e8 <TIM_Base_SetConfig+0x164>)
 8006788:	4293      	cmp	r3, r2
 800678a:	d003      	beq.n	8006794 <TIM_Base_SetConfig+0x110>
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	4a13      	ldr	r2, [pc, #76]	@ (80067dc <TIM_Base_SetConfig+0x158>)
 8006790:	4293      	cmp	r3, r2
 8006792:	d103      	bne.n	800679c <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006794:	683b      	ldr	r3, [r7, #0]
 8006796:	691a      	ldr	r2, [r3, #16]
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	2201      	movs	r2, #1
 80067a0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	691b      	ldr	r3, [r3, #16]
 80067a6:	f003 0301 	and.w	r3, r3, #1
 80067aa:	2b01      	cmp	r3, #1
 80067ac:	d105      	bne.n	80067ba <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	691b      	ldr	r3, [r3, #16]
 80067b2:	f023 0201 	bic.w	r2, r3, #1
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	611a      	str	r2, [r3, #16]
  }
}
 80067ba:	bf00      	nop
 80067bc:	3714      	adds	r7, #20
 80067be:	46bd      	mov	sp, r7
 80067c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067c4:	4770      	bx	lr
 80067c6:	bf00      	nop
 80067c8:	40012c00 	.word	0x40012c00
 80067cc:	40000400 	.word	0x40000400
 80067d0:	40000800 	.word	0x40000800
 80067d4:	40000c00 	.word	0x40000c00
 80067d8:	40013400 	.word	0x40013400
 80067dc:	40015000 	.word	0x40015000
 80067e0:	40014000 	.word	0x40014000
 80067e4:	40014400 	.word	0x40014400
 80067e8:	40014800 	.word	0x40014800

080067ec <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80067ec:	b480      	push	{r7}
 80067ee:	b087      	sub	sp, #28
 80067f0:	af00      	add	r7, sp, #0
 80067f2:	6078      	str	r0, [r7, #4]
 80067f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	6a1b      	ldr	r3, [r3, #32]
 80067fa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	6a1b      	ldr	r3, [r3, #32]
 8006800:	f023 0201 	bic.w	r2, r3, #1
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	685b      	ldr	r3, [r3, #4]
 800680c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	699b      	ldr	r3, [r3, #24]
 8006812:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800681a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800681e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	f023 0303 	bic.w	r3, r3, #3
 8006826:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006828:	683b      	ldr	r3, [r7, #0]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	68fa      	ldr	r2, [r7, #12]
 800682e:	4313      	orrs	r3, r2
 8006830:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006832:	697b      	ldr	r3, [r7, #20]
 8006834:	f023 0302 	bic.w	r3, r3, #2
 8006838:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800683a:	683b      	ldr	r3, [r7, #0]
 800683c:	689b      	ldr	r3, [r3, #8]
 800683e:	697a      	ldr	r2, [r7, #20]
 8006840:	4313      	orrs	r3, r2
 8006842:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	4a30      	ldr	r2, [pc, #192]	@ (8006908 <TIM_OC1_SetConfig+0x11c>)
 8006848:	4293      	cmp	r3, r2
 800684a:	d013      	beq.n	8006874 <TIM_OC1_SetConfig+0x88>
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	4a2f      	ldr	r2, [pc, #188]	@ (800690c <TIM_OC1_SetConfig+0x120>)
 8006850:	4293      	cmp	r3, r2
 8006852:	d00f      	beq.n	8006874 <TIM_OC1_SetConfig+0x88>
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	4a2e      	ldr	r2, [pc, #184]	@ (8006910 <TIM_OC1_SetConfig+0x124>)
 8006858:	4293      	cmp	r3, r2
 800685a:	d00b      	beq.n	8006874 <TIM_OC1_SetConfig+0x88>
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	4a2d      	ldr	r2, [pc, #180]	@ (8006914 <TIM_OC1_SetConfig+0x128>)
 8006860:	4293      	cmp	r3, r2
 8006862:	d007      	beq.n	8006874 <TIM_OC1_SetConfig+0x88>
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	4a2c      	ldr	r2, [pc, #176]	@ (8006918 <TIM_OC1_SetConfig+0x12c>)
 8006868:	4293      	cmp	r3, r2
 800686a:	d003      	beq.n	8006874 <TIM_OC1_SetConfig+0x88>
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	4a2b      	ldr	r2, [pc, #172]	@ (800691c <TIM_OC1_SetConfig+0x130>)
 8006870:	4293      	cmp	r3, r2
 8006872:	d10c      	bne.n	800688e <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006874:	697b      	ldr	r3, [r7, #20]
 8006876:	f023 0308 	bic.w	r3, r3, #8
 800687a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800687c:	683b      	ldr	r3, [r7, #0]
 800687e:	68db      	ldr	r3, [r3, #12]
 8006880:	697a      	ldr	r2, [r7, #20]
 8006882:	4313      	orrs	r3, r2
 8006884:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006886:	697b      	ldr	r3, [r7, #20]
 8006888:	f023 0304 	bic.w	r3, r3, #4
 800688c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	4a1d      	ldr	r2, [pc, #116]	@ (8006908 <TIM_OC1_SetConfig+0x11c>)
 8006892:	4293      	cmp	r3, r2
 8006894:	d013      	beq.n	80068be <TIM_OC1_SetConfig+0xd2>
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	4a1c      	ldr	r2, [pc, #112]	@ (800690c <TIM_OC1_SetConfig+0x120>)
 800689a:	4293      	cmp	r3, r2
 800689c:	d00f      	beq.n	80068be <TIM_OC1_SetConfig+0xd2>
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	4a1b      	ldr	r2, [pc, #108]	@ (8006910 <TIM_OC1_SetConfig+0x124>)
 80068a2:	4293      	cmp	r3, r2
 80068a4:	d00b      	beq.n	80068be <TIM_OC1_SetConfig+0xd2>
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	4a1a      	ldr	r2, [pc, #104]	@ (8006914 <TIM_OC1_SetConfig+0x128>)
 80068aa:	4293      	cmp	r3, r2
 80068ac:	d007      	beq.n	80068be <TIM_OC1_SetConfig+0xd2>
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	4a19      	ldr	r2, [pc, #100]	@ (8006918 <TIM_OC1_SetConfig+0x12c>)
 80068b2:	4293      	cmp	r3, r2
 80068b4:	d003      	beq.n	80068be <TIM_OC1_SetConfig+0xd2>
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	4a18      	ldr	r2, [pc, #96]	@ (800691c <TIM_OC1_SetConfig+0x130>)
 80068ba:	4293      	cmp	r3, r2
 80068bc:	d111      	bne.n	80068e2 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80068be:	693b      	ldr	r3, [r7, #16]
 80068c0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80068c4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80068c6:	693b      	ldr	r3, [r7, #16]
 80068c8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80068cc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80068ce:	683b      	ldr	r3, [r7, #0]
 80068d0:	695b      	ldr	r3, [r3, #20]
 80068d2:	693a      	ldr	r2, [r7, #16]
 80068d4:	4313      	orrs	r3, r2
 80068d6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80068d8:	683b      	ldr	r3, [r7, #0]
 80068da:	699b      	ldr	r3, [r3, #24]
 80068dc:	693a      	ldr	r2, [r7, #16]
 80068de:	4313      	orrs	r3, r2
 80068e0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	693a      	ldr	r2, [r7, #16]
 80068e6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	68fa      	ldr	r2, [r7, #12]
 80068ec:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80068ee:	683b      	ldr	r3, [r7, #0]
 80068f0:	685a      	ldr	r2, [r3, #4]
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	697a      	ldr	r2, [r7, #20]
 80068fa:	621a      	str	r2, [r3, #32]
}
 80068fc:	bf00      	nop
 80068fe:	371c      	adds	r7, #28
 8006900:	46bd      	mov	sp, r7
 8006902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006906:	4770      	bx	lr
 8006908:	40012c00 	.word	0x40012c00
 800690c:	40013400 	.word	0x40013400
 8006910:	40014000 	.word	0x40014000
 8006914:	40014400 	.word	0x40014400
 8006918:	40014800 	.word	0x40014800
 800691c:	40015000 	.word	0x40015000

08006920 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006920:	b480      	push	{r7}
 8006922:	b087      	sub	sp, #28
 8006924:	af00      	add	r7, sp, #0
 8006926:	6078      	str	r0, [r7, #4]
 8006928:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	6a1b      	ldr	r3, [r3, #32]
 800692e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	6a1b      	ldr	r3, [r3, #32]
 8006934:	f023 0210 	bic.w	r2, r3, #16
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	685b      	ldr	r3, [r3, #4]
 8006940:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	699b      	ldr	r3, [r3, #24]
 8006946:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800694e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006952:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800695a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800695c:	683b      	ldr	r3, [r7, #0]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	021b      	lsls	r3, r3, #8
 8006962:	68fa      	ldr	r2, [r7, #12]
 8006964:	4313      	orrs	r3, r2
 8006966:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006968:	697b      	ldr	r3, [r7, #20]
 800696a:	f023 0320 	bic.w	r3, r3, #32
 800696e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006970:	683b      	ldr	r3, [r7, #0]
 8006972:	689b      	ldr	r3, [r3, #8]
 8006974:	011b      	lsls	r3, r3, #4
 8006976:	697a      	ldr	r2, [r7, #20]
 8006978:	4313      	orrs	r3, r2
 800697a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	4a2c      	ldr	r2, [pc, #176]	@ (8006a30 <TIM_OC2_SetConfig+0x110>)
 8006980:	4293      	cmp	r3, r2
 8006982:	d007      	beq.n	8006994 <TIM_OC2_SetConfig+0x74>
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	4a2b      	ldr	r2, [pc, #172]	@ (8006a34 <TIM_OC2_SetConfig+0x114>)
 8006988:	4293      	cmp	r3, r2
 800698a:	d003      	beq.n	8006994 <TIM_OC2_SetConfig+0x74>
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	4a2a      	ldr	r2, [pc, #168]	@ (8006a38 <TIM_OC2_SetConfig+0x118>)
 8006990:	4293      	cmp	r3, r2
 8006992:	d10d      	bne.n	80069b0 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006994:	697b      	ldr	r3, [r7, #20]
 8006996:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800699a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800699c:	683b      	ldr	r3, [r7, #0]
 800699e:	68db      	ldr	r3, [r3, #12]
 80069a0:	011b      	lsls	r3, r3, #4
 80069a2:	697a      	ldr	r2, [r7, #20]
 80069a4:	4313      	orrs	r3, r2
 80069a6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80069a8:	697b      	ldr	r3, [r7, #20]
 80069aa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80069ae:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	4a1f      	ldr	r2, [pc, #124]	@ (8006a30 <TIM_OC2_SetConfig+0x110>)
 80069b4:	4293      	cmp	r3, r2
 80069b6:	d013      	beq.n	80069e0 <TIM_OC2_SetConfig+0xc0>
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	4a1e      	ldr	r2, [pc, #120]	@ (8006a34 <TIM_OC2_SetConfig+0x114>)
 80069bc:	4293      	cmp	r3, r2
 80069be:	d00f      	beq.n	80069e0 <TIM_OC2_SetConfig+0xc0>
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	4a1e      	ldr	r2, [pc, #120]	@ (8006a3c <TIM_OC2_SetConfig+0x11c>)
 80069c4:	4293      	cmp	r3, r2
 80069c6:	d00b      	beq.n	80069e0 <TIM_OC2_SetConfig+0xc0>
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	4a1d      	ldr	r2, [pc, #116]	@ (8006a40 <TIM_OC2_SetConfig+0x120>)
 80069cc:	4293      	cmp	r3, r2
 80069ce:	d007      	beq.n	80069e0 <TIM_OC2_SetConfig+0xc0>
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	4a1c      	ldr	r2, [pc, #112]	@ (8006a44 <TIM_OC2_SetConfig+0x124>)
 80069d4:	4293      	cmp	r3, r2
 80069d6:	d003      	beq.n	80069e0 <TIM_OC2_SetConfig+0xc0>
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	4a17      	ldr	r2, [pc, #92]	@ (8006a38 <TIM_OC2_SetConfig+0x118>)
 80069dc:	4293      	cmp	r3, r2
 80069de:	d113      	bne.n	8006a08 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80069e0:	693b      	ldr	r3, [r7, #16]
 80069e2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80069e6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80069e8:	693b      	ldr	r3, [r7, #16]
 80069ea:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80069ee:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80069f0:	683b      	ldr	r3, [r7, #0]
 80069f2:	695b      	ldr	r3, [r3, #20]
 80069f4:	009b      	lsls	r3, r3, #2
 80069f6:	693a      	ldr	r2, [r7, #16]
 80069f8:	4313      	orrs	r3, r2
 80069fa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80069fc:	683b      	ldr	r3, [r7, #0]
 80069fe:	699b      	ldr	r3, [r3, #24]
 8006a00:	009b      	lsls	r3, r3, #2
 8006a02:	693a      	ldr	r2, [r7, #16]
 8006a04:	4313      	orrs	r3, r2
 8006a06:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	693a      	ldr	r2, [r7, #16]
 8006a0c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	68fa      	ldr	r2, [r7, #12]
 8006a12:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006a14:	683b      	ldr	r3, [r7, #0]
 8006a16:	685a      	ldr	r2, [r3, #4]
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	697a      	ldr	r2, [r7, #20]
 8006a20:	621a      	str	r2, [r3, #32]
}
 8006a22:	bf00      	nop
 8006a24:	371c      	adds	r7, #28
 8006a26:	46bd      	mov	sp, r7
 8006a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a2c:	4770      	bx	lr
 8006a2e:	bf00      	nop
 8006a30:	40012c00 	.word	0x40012c00
 8006a34:	40013400 	.word	0x40013400
 8006a38:	40015000 	.word	0x40015000
 8006a3c:	40014000 	.word	0x40014000
 8006a40:	40014400 	.word	0x40014400
 8006a44:	40014800 	.word	0x40014800

08006a48 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006a48:	b480      	push	{r7}
 8006a4a:	b087      	sub	sp, #28
 8006a4c:	af00      	add	r7, sp, #0
 8006a4e:	6078      	str	r0, [r7, #4]
 8006a50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	6a1b      	ldr	r3, [r3, #32]
 8006a56:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	6a1b      	ldr	r3, [r3, #32]
 8006a5c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	685b      	ldr	r3, [r3, #4]
 8006a68:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	69db      	ldr	r3, [r3, #28]
 8006a6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006a76:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a7a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	f023 0303 	bic.w	r3, r3, #3
 8006a82:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006a84:	683b      	ldr	r3, [r7, #0]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	68fa      	ldr	r2, [r7, #12]
 8006a8a:	4313      	orrs	r3, r2
 8006a8c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006a8e:	697b      	ldr	r3, [r7, #20]
 8006a90:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006a94:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006a96:	683b      	ldr	r3, [r7, #0]
 8006a98:	689b      	ldr	r3, [r3, #8]
 8006a9a:	021b      	lsls	r3, r3, #8
 8006a9c:	697a      	ldr	r2, [r7, #20]
 8006a9e:	4313      	orrs	r3, r2
 8006aa0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	4a2b      	ldr	r2, [pc, #172]	@ (8006b54 <TIM_OC3_SetConfig+0x10c>)
 8006aa6:	4293      	cmp	r3, r2
 8006aa8:	d007      	beq.n	8006aba <TIM_OC3_SetConfig+0x72>
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	4a2a      	ldr	r2, [pc, #168]	@ (8006b58 <TIM_OC3_SetConfig+0x110>)
 8006aae:	4293      	cmp	r3, r2
 8006ab0:	d003      	beq.n	8006aba <TIM_OC3_SetConfig+0x72>
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	4a29      	ldr	r2, [pc, #164]	@ (8006b5c <TIM_OC3_SetConfig+0x114>)
 8006ab6:	4293      	cmp	r3, r2
 8006ab8:	d10d      	bne.n	8006ad6 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006aba:	697b      	ldr	r3, [r7, #20]
 8006abc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006ac0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006ac2:	683b      	ldr	r3, [r7, #0]
 8006ac4:	68db      	ldr	r3, [r3, #12]
 8006ac6:	021b      	lsls	r3, r3, #8
 8006ac8:	697a      	ldr	r2, [r7, #20]
 8006aca:	4313      	orrs	r3, r2
 8006acc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006ace:	697b      	ldr	r3, [r7, #20]
 8006ad0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006ad4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	4a1e      	ldr	r2, [pc, #120]	@ (8006b54 <TIM_OC3_SetConfig+0x10c>)
 8006ada:	4293      	cmp	r3, r2
 8006adc:	d013      	beq.n	8006b06 <TIM_OC3_SetConfig+0xbe>
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	4a1d      	ldr	r2, [pc, #116]	@ (8006b58 <TIM_OC3_SetConfig+0x110>)
 8006ae2:	4293      	cmp	r3, r2
 8006ae4:	d00f      	beq.n	8006b06 <TIM_OC3_SetConfig+0xbe>
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	4a1d      	ldr	r2, [pc, #116]	@ (8006b60 <TIM_OC3_SetConfig+0x118>)
 8006aea:	4293      	cmp	r3, r2
 8006aec:	d00b      	beq.n	8006b06 <TIM_OC3_SetConfig+0xbe>
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	4a1c      	ldr	r2, [pc, #112]	@ (8006b64 <TIM_OC3_SetConfig+0x11c>)
 8006af2:	4293      	cmp	r3, r2
 8006af4:	d007      	beq.n	8006b06 <TIM_OC3_SetConfig+0xbe>
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	4a1b      	ldr	r2, [pc, #108]	@ (8006b68 <TIM_OC3_SetConfig+0x120>)
 8006afa:	4293      	cmp	r3, r2
 8006afc:	d003      	beq.n	8006b06 <TIM_OC3_SetConfig+0xbe>
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	4a16      	ldr	r2, [pc, #88]	@ (8006b5c <TIM_OC3_SetConfig+0x114>)
 8006b02:	4293      	cmp	r3, r2
 8006b04:	d113      	bne.n	8006b2e <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006b06:	693b      	ldr	r3, [r7, #16]
 8006b08:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006b0c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006b0e:	693b      	ldr	r3, [r7, #16]
 8006b10:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006b14:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006b16:	683b      	ldr	r3, [r7, #0]
 8006b18:	695b      	ldr	r3, [r3, #20]
 8006b1a:	011b      	lsls	r3, r3, #4
 8006b1c:	693a      	ldr	r2, [r7, #16]
 8006b1e:	4313      	orrs	r3, r2
 8006b20:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006b22:	683b      	ldr	r3, [r7, #0]
 8006b24:	699b      	ldr	r3, [r3, #24]
 8006b26:	011b      	lsls	r3, r3, #4
 8006b28:	693a      	ldr	r2, [r7, #16]
 8006b2a:	4313      	orrs	r3, r2
 8006b2c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	693a      	ldr	r2, [r7, #16]
 8006b32:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	68fa      	ldr	r2, [r7, #12]
 8006b38:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006b3a:	683b      	ldr	r3, [r7, #0]
 8006b3c:	685a      	ldr	r2, [r3, #4]
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	697a      	ldr	r2, [r7, #20]
 8006b46:	621a      	str	r2, [r3, #32]
}
 8006b48:	bf00      	nop
 8006b4a:	371c      	adds	r7, #28
 8006b4c:	46bd      	mov	sp, r7
 8006b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b52:	4770      	bx	lr
 8006b54:	40012c00 	.word	0x40012c00
 8006b58:	40013400 	.word	0x40013400
 8006b5c:	40015000 	.word	0x40015000
 8006b60:	40014000 	.word	0x40014000
 8006b64:	40014400 	.word	0x40014400
 8006b68:	40014800 	.word	0x40014800

08006b6c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006b6c:	b480      	push	{r7}
 8006b6e:	b087      	sub	sp, #28
 8006b70:	af00      	add	r7, sp, #0
 8006b72:	6078      	str	r0, [r7, #4]
 8006b74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	6a1b      	ldr	r3, [r3, #32]
 8006b7a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	6a1b      	ldr	r3, [r3, #32]
 8006b80:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	685b      	ldr	r3, [r3, #4]
 8006b8c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	69db      	ldr	r3, [r3, #28]
 8006b92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006b9a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006b9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006ba6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006ba8:	683b      	ldr	r3, [r7, #0]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	021b      	lsls	r3, r3, #8
 8006bae:	68fa      	ldr	r2, [r7, #12]
 8006bb0:	4313      	orrs	r3, r2
 8006bb2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006bb4:	697b      	ldr	r3, [r7, #20]
 8006bb6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006bba:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006bbc:	683b      	ldr	r3, [r7, #0]
 8006bbe:	689b      	ldr	r3, [r3, #8]
 8006bc0:	031b      	lsls	r3, r3, #12
 8006bc2:	697a      	ldr	r2, [r7, #20]
 8006bc4:	4313      	orrs	r3, r2
 8006bc6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	4a2c      	ldr	r2, [pc, #176]	@ (8006c7c <TIM_OC4_SetConfig+0x110>)
 8006bcc:	4293      	cmp	r3, r2
 8006bce:	d007      	beq.n	8006be0 <TIM_OC4_SetConfig+0x74>
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	4a2b      	ldr	r2, [pc, #172]	@ (8006c80 <TIM_OC4_SetConfig+0x114>)
 8006bd4:	4293      	cmp	r3, r2
 8006bd6:	d003      	beq.n	8006be0 <TIM_OC4_SetConfig+0x74>
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	4a2a      	ldr	r2, [pc, #168]	@ (8006c84 <TIM_OC4_SetConfig+0x118>)
 8006bdc:	4293      	cmp	r3, r2
 8006bde:	d10d      	bne.n	8006bfc <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8006be0:	697b      	ldr	r3, [r7, #20]
 8006be2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006be6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8006be8:	683b      	ldr	r3, [r7, #0]
 8006bea:	68db      	ldr	r3, [r3, #12]
 8006bec:	031b      	lsls	r3, r3, #12
 8006bee:	697a      	ldr	r2, [r7, #20]
 8006bf0:	4313      	orrs	r3, r2
 8006bf2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8006bf4:	697b      	ldr	r3, [r7, #20]
 8006bf6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006bfa:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	4a1f      	ldr	r2, [pc, #124]	@ (8006c7c <TIM_OC4_SetConfig+0x110>)
 8006c00:	4293      	cmp	r3, r2
 8006c02:	d013      	beq.n	8006c2c <TIM_OC4_SetConfig+0xc0>
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	4a1e      	ldr	r2, [pc, #120]	@ (8006c80 <TIM_OC4_SetConfig+0x114>)
 8006c08:	4293      	cmp	r3, r2
 8006c0a:	d00f      	beq.n	8006c2c <TIM_OC4_SetConfig+0xc0>
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	4a1e      	ldr	r2, [pc, #120]	@ (8006c88 <TIM_OC4_SetConfig+0x11c>)
 8006c10:	4293      	cmp	r3, r2
 8006c12:	d00b      	beq.n	8006c2c <TIM_OC4_SetConfig+0xc0>
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	4a1d      	ldr	r2, [pc, #116]	@ (8006c8c <TIM_OC4_SetConfig+0x120>)
 8006c18:	4293      	cmp	r3, r2
 8006c1a:	d007      	beq.n	8006c2c <TIM_OC4_SetConfig+0xc0>
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	4a1c      	ldr	r2, [pc, #112]	@ (8006c90 <TIM_OC4_SetConfig+0x124>)
 8006c20:	4293      	cmp	r3, r2
 8006c22:	d003      	beq.n	8006c2c <TIM_OC4_SetConfig+0xc0>
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	4a17      	ldr	r2, [pc, #92]	@ (8006c84 <TIM_OC4_SetConfig+0x118>)
 8006c28:	4293      	cmp	r3, r2
 8006c2a:	d113      	bne.n	8006c54 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006c2c:	693b      	ldr	r3, [r7, #16]
 8006c2e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006c32:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8006c34:	693b      	ldr	r3, [r7, #16]
 8006c36:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006c3a:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006c3c:	683b      	ldr	r3, [r7, #0]
 8006c3e:	695b      	ldr	r3, [r3, #20]
 8006c40:	019b      	lsls	r3, r3, #6
 8006c42:	693a      	ldr	r2, [r7, #16]
 8006c44:	4313      	orrs	r3, r2
 8006c46:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8006c48:	683b      	ldr	r3, [r7, #0]
 8006c4a:	699b      	ldr	r3, [r3, #24]
 8006c4c:	019b      	lsls	r3, r3, #6
 8006c4e:	693a      	ldr	r2, [r7, #16]
 8006c50:	4313      	orrs	r3, r2
 8006c52:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	693a      	ldr	r2, [r7, #16]
 8006c58:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	68fa      	ldr	r2, [r7, #12]
 8006c5e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006c60:	683b      	ldr	r3, [r7, #0]
 8006c62:	685a      	ldr	r2, [r3, #4]
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	697a      	ldr	r2, [r7, #20]
 8006c6c:	621a      	str	r2, [r3, #32]
}
 8006c6e:	bf00      	nop
 8006c70:	371c      	adds	r7, #28
 8006c72:	46bd      	mov	sp, r7
 8006c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c78:	4770      	bx	lr
 8006c7a:	bf00      	nop
 8006c7c:	40012c00 	.word	0x40012c00
 8006c80:	40013400 	.word	0x40013400
 8006c84:	40015000 	.word	0x40015000
 8006c88:	40014000 	.word	0x40014000
 8006c8c:	40014400 	.word	0x40014400
 8006c90:	40014800 	.word	0x40014800

08006c94 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006c94:	b480      	push	{r7}
 8006c96:	b087      	sub	sp, #28
 8006c98:	af00      	add	r7, sp, #0
 8006c9a:	6078      	str	r0, [r7, #4]
 8006c9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	6a1b      	ldr	r3, [r3, #32]
 8006ca2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	6a1b      	ldr	r3, [r3, #32]
 8006ca8:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	685b      	ldr	r3, [r3, #4]
 8006cb4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006cba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006cc2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006cc6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006cc8:	683b      	ldr	r3, [r7, #0]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	68fa      	ldr	r2, [r7, #12]
 8006cce:	4313      	orrs	r3, r2
 8006cd0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006cd2:	693b      	ldr	r3, [r7, #16]
 8006cd4:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8006cd8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006cda:	683b      	ldr	r3, [r7, #0]
 8006cdc:	689b      	ldr	r3, [r3, #8]
 8006cde:	041b      	lsls	r3, r3, #16
 8006ce0:	693a      	ldr	r2, [r7, #16]
 8006ce2:	4313      	orrs	r3, r2
 8006ce4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	4a19      	ldr	r2, [pc, #100]	@ (8006d50 <TIM_OC5_SetConfig+0xbc>)
 8006cea:	4293      	cmp	r3, r2
 8006cec:	d013      	beq.n	8006d16 <TIM_OC5_SetConfig+0x82>
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	4a18      	ldr	r2, [pc, #96]	@ (8006d54 <TIM_OC5_SetConfig+0xc0>)
 8006cf2:	4293      	cmp	r3, r2
 8006cf4:	d00f      	beq.n	8006d16 <TIM_OC5_SetConfig+0x82>
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	4a17      	ldr	r2, [pc, #92]	@ (8006d58 <TIM_OC5_SetConfig+0xc4>)
 8006cfa:	4293      	cmp	r3, r2
 8006cfc:	d00b      	beq.n	8006d16 <TIM_OC5_SetConfig+0x82>
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	4a16      	ldr	r2, [pc, #88]	@ (8006d5c <TIM_OC5_SetConfig+0xc8>)
 8006d02:	4293      	cmp	r3, r2
 8006d04:	d007      	beq.n	8006d16 <TIM_OC5_SetConfig+0x82>
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	4a15      	ldr	r2, [pc, #84]	@ (8006d60 <TIM_OC5_SetConfig+0xcc>)
 8006d0a:	4293      	cmp	r3, r2
 8006d0c:	d003      	beq.n	8006d16 <TIM_OC5_SetConfig+0x82>
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	4a14      	ldr	r2, [pc, #80]	@ (8006d64 <TIM_OC5_SetConfig+0xd0>)
 8006d12:	4293      	cmp	r3, r2
 8006d14:	d109      	bne.n	8006d2a <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006d16:	697b      	ldr	r3, [r7, #20]
 8006d18:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006d1c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006d1e:	683b      	ldr	r3, [r7, #0]
 8006d20:	695b      	ldr	r3, [r3, #20]
 8006d22:	021b      	lsls	r3, r3, #8
 8006d24:	697a      	ldr	r2, [r7, #20]
 8006d26:	4313      	orrs	r3, r2
 8006d28:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	697a      	ldr	r2, [r7, #20]
 8006d2e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	68fa      	ldr	r2, [r7, #12]
 8006d34:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006d36:	683b      	ldr	r3, [r7, #0]
 8006d38:	685a      	ldr	r2, [r3, #4]
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	693a      	ldr	r2, [r7, #16]
 8006d42:	621a      	str	r2, [r3, #32]
}
 8006d44:	bf00      	nop
 8006d46:	371c      	adds	r7, #28
 8006d48:	46bd      	mov	sp, r7
 8006d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d4e:	4770      	bx	lr
 8006d50:	40012c00 	.word	0x40012c00
 8006d54:	40013400 	.word	0x40013400
 8006d58:	40014000 	.word	0x40014000
 8006d5c:	40014400 	.word	0x40014400
 8006d60:	40014800 	.word	0x40014800
 8006d64:	40015000 	.word	0x40015000

08006d68 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006d68:	b480      	push	{r7}
 8006d6a:	b087      	sub	sp, #28
 8006d6c:	af00      	add	r7, sp, #0
 8006d6e:	6078      	str	r0, [r7, #4]
 8006d70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	6a1b      	ldr	r3, [r3, #32]
 8006d76:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	6a1b      	ldr	r3, [r3, #32]
 8006d7c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	685b      	ldr	r3, [r3, #4]
 8006d88:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006d8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006d96:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006d9a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006d9c:	683b      	ldr	r3, [r7, #0]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	021b      	lsls	r3, r3, #8
 8006da2:	68fa      	ldr	r2, [r7, #12]
 8006da4:	4313      	orrs	r3, r2
 8006da6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006da8:	693b      	ldr	r3, [r7, #16]
 8006daa:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006dae:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006db0:	683b      	ldr	r3, [r7, #0]
 8006db2:	689b      	ldr	r3, [r3, #8]
 8006db4:	051b      	lsls	r3, r3, #20
 8006db6:	693a      	ldr	r2, [r7, #16]
 8006db8:	4313      	orrs	r3, r2
 8006dba:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	4a1a      	ldr	r2, [pc, #104]	@ (8006e28 <TIM_OC6_SetConfig+0xc0>)
 8006dc0:	4293      	cmp	r3, r2
 8006dc2:	d013      	beq.n	8006dec <TIM_OC6_SetConfig+0x84>
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	4a19      	ldr	r2, [pc, #100]	@ (8006e2c <TIM_OC6_SetConfig+0xc4>)
 8006dc8:	4293      	cmp	r3, r2
 8006dca:	d00f      	beq.n	8006dec <TIM_OC6_SetConfig+0x84>
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	4a18      	ldr	r2, [pc, #96]	@ (8006e30 <TIM_OC6_SetConfig+0xc8>)
 8006dd0:	4293      	cmp	r3, r2
 8006dd2:	d00b      	beq.n	8006dec <TIM_OC6_SetConfig+0x84>
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	4a17      	ldr	r2, [pc, #92]	@ (8006e34 <TIM_OC6_SetConfig+0xcc>)
 8006dd8:	4293      	cmp	r3, r2
 8006dda:	d007      	beq.n	8006dec <TIM_OC6_SetConfig+0x84>
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	4a16      	ldr	r2, [pc, #88]	@ (8006e38 <TIM_OC6_SetConfig+0xd0>)
 8006de0:	4293      	cmp	r3, r2
 8006de2:	d003      	beq.n	8006dec <TIM_OC6_SetConfig+0x84>
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	4a15      	ldr	r2, [pc, #84]	@ (8006e3c <TIM_OC6_SetConfig+0xd4>)
 8006de8:	4293      	cmp	r3, r2
 8006dea:	d109      	bne.n	8006e00 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006dec:	697b      	ldr	r3, [r7, #20]
 8006dee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006df2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006df4:	683b      	ldr	r3, [r7, #0]
 8006df6:	695b      	ldr	r3, [r3, #20]
 8006df8:	029b      	lsls	r3, r3, #10
 8006dfa:	697a      	ldr	r2, [r7, #20]
 8006dfc:	4313      	orrs	r3, r2
 8006dfe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	697a      	ldr	r2, [r7, #20]
 8006e04:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	68fa      	ldr	r2, [r7, #12]
 8006e0a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006e0c:	683b      	ldr	r3, [r7, #0]
 8006e0e:	685a      	ldr	r2, [r3, #4]
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	693a      	ldr	r2, [r7, #16]
 8006e18:	621a      	str	r2, [r3, #32]
}
 8006e1a:	bf00      	nop
 8006e1c:	371c      	adds	r7, #28
 8006e1e:	46bd      	mov	sp, r7
 8006e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e24:	4770      	bx	lr
 8006e26:	bf00      	nop
 8006e28:	40012c00 	.word	0x40012c00
 8006e2c:	40013400 	.word	0x40013400
 8006e30:	40014000 	.word	0x40014000
 8006e34:	40014400 	.word	0x40014400
 8006e38:	40014800 	.word	0x40014800
 8006e3c:	40015000 	.word	0x40015000

08006e40 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006e40:	b480      	push	{r7}
 8006e42:	b087      	sub	sp, #28
 8006e44:	af00      	add	r7, sp, #0
 8006e46:	60f8      	str	r0, [r7, #12]
 8006e48:	60b9      	str	r1, [r7, #8]
 8006e4a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	6a1b      	ldr	r3, [r3, #32]
 8006e50:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	6a1b      	ldr	r3, [r3, #32]
 8006e56:	f023 0201 	bic.w	r2, r3, #1
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	699b      	ldr	r3, [r3, #24]
 8006e62:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006e64:	693b      	ldr	r3, [r7, #16]
 8006e66:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006e6a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	011b      	lsls	r3, r3, #4
 8006e70:	693a      	ldr	r2, [r7, #16]
 8006e72:	4313      	orrs	r3, r2
 8006e74:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006e76:	697b      	ldr	r3, [r7, #20]
 8006e78:	f023 030a 	bic.w	r3, r3, #10
 8006e7c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006e7e:	697a      	ldr	r2, [r7, #20]
 8006e80:	68bb      	ldr	r3, [r7, #8]
 8006e82:	4313      	orrs	r3, r2
 8006e84:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	693a      	ldr	r2, [r7, #16]
 8006e8a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	697a      	ldr	r2, [r7, #20]
 8006e90:	621a      	str	r2, [r3, #32]
}
 8006e92:	bf00      	nop
 8006e94:	371c      	adds	r7, #28
 8006e96:	46bd      	mov	sp, r7
 8006e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e9c:	4770      	bx	lr

08006e9e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006e9e:	b480      	push	{r7}
 8006ea0:	b087      	sub	sp, #28
 8006ea2:	af00      	add	r7, sp, #0
 8006ea4:	60f8      	str	r0, [r7, #12]
 8006ea6:	60b9      	str	r1, [r7, #8]
 8006ea8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	6a1b      	ldr	r3, [r3, #32]
 8006eae:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	6a1b      	ldr	r3, [r3, #32]
 8006eb4:	f023 0210 	bic.w	r2, r3, #16
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	699b      	ldr	r3, [r3, #24]
 8006ec0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006ec2:	693b      	ldr	r3, [r7, #16]
 8006ec4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006ec8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	031b      	lsls	r3, r3, #12
 8006ece:	693a      	ldr	r2, [r7, #16]
 8006ed0:	4313      	orrs	r3, r2
 8006ed2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006ed4:	697b      	ldr	r3, [r7, #20]
 8006ed6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006eda:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006edc:	68bb      	ldr	r3, [r7, #8]
 8006ede:	011b      	lsls	r3, r3, #4
 8006ee0:	697a      	ldr	r2, [r7, #20]
 8006ee2:	4313      	orrs	r3, r2
 8006ee4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	693a      	ldr	r2, [r7, #16]
 8006eea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	697a      	ldr	r2, [r7, #20]
 8006ef0:	621a      	str	r2, [r3, #32]
}
 8006ef2:	bf00      	nop
 8006ef4:	371c      	adds	r7, #28
 8006ef6:	46bd      	mov	sp, r7
 8006ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006efc:	4770      	bx	lr

08006efe <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006efe:	b480      	push	{r7}
 8006f00:	b085      	sub	sp, #20
 8006f02:	af00      	add	r7, sp, #0
 8006f04:	6078      	str	r0, [r7, #4]
 8006f06:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	689b      	ldr	r3, [r3, #8]
 8006f0c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8006f14:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006f18:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006f1a:	683a      	ldr	r2, [r7, #0]
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	4313      	orrs	r3, r2
 8006f20:	f043 0307 	orr.w	r3, r3, #7
 8006f24:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	68fa      	ldr	r2, [r7, #12]
 8006f2a:	609a      	str	r2, [r3, #8]
}
 8006f2c:	bf00      	nop
 8006f2e:	3714      	adds	r7, #20
 8006f30:	46bd      	mov	sp, r7
 8006f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f36:	4770      	bx	lr

08006f38 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006f38:	b480      	push	{r7}
 8006f3a:	b087      	sub	sp, #28
 8006f3c:	af00      	add	r7, sp, #0
 8006f3e:	60f8      	str	r0, [r7, #12]
 8006f40:	60b9      	str	r1, [r7, #8]
 8006f42:	607a      	str	r2, [r7, #4]
 8006f44:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	689b      	ldr	r3, [r3, #8]
 8006f4a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006f4c:	697b      	ldr	r3, [r7, #20]
 8006f4e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006f52:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006f54:	683b      	ldr	r3, [r7, #0]
 8006f56:	021a      	lsls	r2, r3, #8
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	431a      	orrs	r2, r3
 8006f5c:	68bb      	ldr	r3, [r7, #8]
 8006f5e:	4313      	orrs	r3, r2
 8006f60:	697a      	ldr	r2, [r7, #20]
 8006f62:	4313      	orrs	r3, r2
 8006f64:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	697a      	ldr	r2, [r7, #20]
 8006f6a:	609a      	str	r2, [r3, #8]
}
 8006f6c:	bf00      	nop
 8006f6e:	371c      	adds	r7, #28
 8006f70:	46bd      	mov	sp, r7
 8006f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f76:	4770      	bx	lr

08006f78 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006f78:	b480      	push	{r7}
 8006f7a:	b085      	sub	sp, #20
 8006f7c:	af00      	add	r7, sp, #0
 8006f7e:	6078      	str	r0, [r7, #4]
 8006f80:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006f88:	2b01      	cmp	r3, #1
 8006f8a:	d101      	bne.n	8006f90 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006f8c:	2302      	movs	r3, #2
 8006f8e:	e074      	b.n	800707a <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	2201      	movs	r2, #1
 8006f94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	2202      	movs	r2, #2
 8006f9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	685b      	ldr	r3, [r3, #4]
 8006fa6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	689b      	ldr	r3, [r3, #8]
 8006fae:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	4a34      	ldr	r2, [pc, #208]	@ (8007088 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8006fb6:	4293      	cmp	r3, r2
 8006fb8:	d009      	beq.n	8006fce <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	4a33      	ldr	r2, [pc, #204]	@ (800708c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8006fc0:	4293      	cmp	r3, r2
 8006fc2:	d004      	beq.n	8006fce <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	4a31      	ldr	r2, [pc, #196]	@ (8007090 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006fca:	4293      	cmp	r3, r2
 8006fcc:	d108      	bne.n	8006fe0 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006fd4:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006fd6:	683b      	ldr	r3, [r7, #0]
 8006fd8:	685b      	ldr	r3, [r3, #4]
 8006fda:	68fa      	ldr	r2, [r7, #12]
 8006fdc:	4313      	orrs	r3, r2
 8006fde:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8006fe6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006fea:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006fec:	683b      	ldr	r3, [r7, #0]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	68fa      	ldr	r2, [r7, #12]
 8006ff2:	4313      	orrs	r3, r2
 8006ff4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	68fa      	ldr	r2, [r7, #12]
 8006ffc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	4a21      	ldr	r2, [pc, #132]	@ (8007088 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8007004:	4293      	cmp	r3, r2
 8007006:	d022      	beq.n	800704e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007010:	d01d      	beq.n	800704e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	4a1f      	ldr	r2, [pc, #124]	@ (8007094 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8007018:	4293      	cmp	r3, r2
 800701a:	d018      	beq.n	800704e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	4a1d      	ldr	r2, [pc, #116]	@ (8007098 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8007022:	4293      	cmp	r3, r2
 8007024:	d013      	beq.n	800704e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	4a1c      	ldr	r2, [pc, #112]	@ (800709c <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800702c:	4293      	cmp	r3, r2
 800702e:	d00e      	beq.n	800704e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	4a15      	ldr	r2, [pc, #84]	@ (800708c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8007036:	4293      	cmp	r3, r2
 8007038:	d009      	beq.n	800704e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	4a18      	ldr	r2, [pc, #96]	@ (80070a0 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8007040:	4293      	cmp	r3, r2
 8007042:	d004      	beq.n	800704e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	4a11      	ldr	r2, [pc, #68]	@ (8007090 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800704a:	4293      	cmp	r3, r2
 800704c:	d10c      	bne.n	8007068 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800704e:	68bb      	ldr	r3, [r7, #8]
 8007050:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007054:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007056:	683b      	ldr	r3, [r7, #0]
 8007058:	689b      	ldr	r3, [r3, #8]
 800705a:	68ba      	ldr	r2, [r7, #8]
 800705c:	4313      	orrs	r3, r2
 800705e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	68ba      	ldr	r2, [r7, #8]
 8007066:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	2201      	movs	r2, #1
 800706c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	2200      	movs	r2, #0
 8007074:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007078:	2300      	movs	r3, #0
}
 800707a:	4618      	mov	r0, r3
 800707c:	3714      	adds	r7, #20
 800707e:	46bd      	mov	sp, r7
 8007080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007084:	4770      	bx	lr
 8007086:	bf00      	nop
 8007088:	40012c00 	.word	0x40012c00
 800708c:	40013400 	.word	0x40013400
 8007090:	40015000 	.word	0x40015000
 8007094:	40000400 	.word	0x40000400
 8007098:	40000800 	.word	0x40000800
 800709c:	40000c00 	.word	0x40000c00
 80070a0:	40014000 	.word	0x40014000

080070a4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80070a4:	b480      	push	{r7}
 80070a6:	b085      	sub	sp, #20
 80070a8:	af00      	add	r7, sp, #0
 80070aa:	6078      	str	r0, [r7, #4]
 80070ac:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80070ae:	2300      	movs	r3, #0
 80070b0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80070b8:	2b01      	cmp	r3, #1
 80070ba:	d101      	bne.n	80070c0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80070bc:	2302      	movs	r3, #2
 80070be:	e078      	b.n	80071b2 <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	2201      	movs	r2, #1
 80070c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80070ce:	683b      	ldr	r3, [r7, #0]
 80070d0:	68db      	ldr	r3, [r3, #12]
 80070d2:	4313      	orrs	r3, r2
 80070d4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80070dc:	683b      	ldr	r3, [r7, #0]
 80070de:	689b      	ldr	r3, [r3, #8]
 80070e0:	4313      	orrs	r3, r2
 80070e2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80070ea:	683b      	ldr	r3, [r7, #0]
 80070ec:	685b      	ldr	r3, [r3, #4]
 80070ee:	4313      	orrs	r3, r2
 80070f0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80070f8:	683b      	ldr	r3, [r7, #0]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	4313      	orrs	r3, r2
 80070fe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007106:	683b      	ldr	r3, [r7, #0]
 8007108:	691b      	ldr	r3, [r3, #16]
 800710a:	4313      	orrs	r3, r2
 800710c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8007114:	683b      	ldr	r3, [r7, #0]
 8007116:	695b      	ldr	r3, [r3, #20]
 8007118:	4313      	orrs	r3, r2
 800711a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8007122:	683b      	ldr	r3, [r7, #0]
 8007124:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007126:	4313      	orrs	r3, r2
 8007128:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8007130:	683b      	ldr	r3, [r7, #0]
 8007132:	699b      	ldr	r3, [r3, #24]
 8007134:	041b      	lsls	r3, r3, #16
 8007136:	4313      	orrs	r3, r2
 8007138:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8007140:	683b      	ldr	r3, [r7, #0]
 8007142:	69db      	ldr	r3, [r3, #28]
 8007144:	4313      	orrs	r3, r2
 8007146:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	4a1c      	ldr	r2, [pc, #112]	@ (80071c0 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800714e:	4293      	cmp	r3, r2
 8007150:	d009      	beq.n	8007166 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	4a1b      	ldr	r2, [pc, #108]	@ (80071c4 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8007158:	4293      	cmp	r3, r2
 800715a:	d004      	beq.n	8007166 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	4a19      	ldr	r2, [pc, #100]	@ (80071c8 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8007162:	4293      	cmp	r3, r2
 8007164:	d11c      	bne.n	80071a0 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800716c:	683b      	ldr	r3, [r7, #0]
 800716e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007170:	051b      	lsls	r3, r3, #20
 8007172:	4313      	orrs	r3, r2
 8007174:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800717c:	683b      	ldr	r3, [r7, #0]
 800717e:	6a1b      	ldr	r3, [r3, #32]
 8007180:	4313      	orrs	r3, r2
 8007182:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800718a:	683b      	ldr	r3, [r7, #0]
 800718c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800718e:	4313      	orrs	r3, r2
 8007190:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8007198:	683b      	ldr	r3, [r7, #0]
 800719a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800719c:	4313      	orrs	r3, r2
 800719e:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	68fa      	ldr	r2, [r7, #12]
 80071a6:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	2200      	movs	r2, #0
 80071ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80071b0:	2300      	movs	r3, #0
}
 80071b2:	4618      	mov	r0, r3
 80071b4:	3714      	adds	r7, #20
 80071b6:	46bd      	mov	sp, r7
 80071b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071bc:	4770      	bx	lr
 80071be:	bf00      	nop
 80071c0:	40012c00 	.word	0x40012c00
 80071c4:	40013400 	.word	0x40013400
 80071c8:	40015000 	.word	0x40015000

080071cc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80071cc:	b580      	push	{r7, lr}
 80071ce:	b082      	sub	sp, #8
 80071d0:	af00      	add	r7, sp, #0
 80071d2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d101      	bne.n	80071de <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80071da:	2301      	movs	r3, #1
 80071dc:	e042      	b.n	8007264 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d106      	bne.n	80071f6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	2200      	movs	r2, #0
 80071ec:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80071f0:	6878      	ldr	r0, [r7, #4]
 80071f2:	f7fa fe0b 	bl	8001e0c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	2224      	movs	r2, #36	@ 0x24
 80071fa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	681a      	ldr	r2, [r3, #0]
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	f022 0201 	bic.w	r2, r2, #1
 800720c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007212:	2b00      	cmp	r3, #0
 8007214:	d002      	beq.n	800721c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8007216:	6878      	ldr	r0, [r7, #4]
 8007218:	f000 fc7a 	bl	8007b10 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800721c:	6878      	ldr	r0, [r7, #4]
 800721e:	f000 f97b 	bl	8007518 <UART_SetConfig>
 8007222:	4603      	mov	r3, r0
 8007224:	2b01      	cmp	r3, #1
 8007226:	d101      	bne.n	800722c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8007228:	2301      	movs	r3, #1
 800722a:	e01b      	b.n	8007264 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	685a      	ldr	r2, [r3, #4]
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800723a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	689a      	ldr	r2, [r3, #8]
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800724a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	681a      	ldr	r2, [r3, #0]
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	f042 0201 	orr.w	r2, r2, #1
 800725a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800725c:	6878      	ldr	r0, [r7, #4]
 800725e:	f000 fcf9 	bl	8007c54 <UART_CheckIdleState>
 8007262:	4603      	mov	r3, r0
}
 8007264:	4618      	mov	r0, r3
 8007266:	3708      	adds	r7, #8
 8007268:	46bd      	mov	sp, r7
 800726a:	bd80      	pop	{r7, pc}

0800726c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800726c:	b580      	push	{r7, lr}
 800726e:	b08a      	sub	sp, #40	@ 0x28
 8007270:	af02      	add	r7, sp, #8
 8007272:	60f8      	str	r0, [r7, #12]
 8007274:	60b9      	str	r1, [r7, #8]
 8007276:	603b      	str	r3, [r7, #0]
 8007278:	4613      	mov	r3, r2
 800727a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007282:	2b20      	cmp	r3, #32
 8007284:	d17b      	bne.n	800737e <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8007286:	68bb      	ldr	r3, [r7, #8]
 8007288:	2b00      	cmp	r3, #0
 800728a:	d002      	beq.n	8007292 <HAL_UART_Transmit+0x26>
 800728c:	88fb      	ldrh	r3, [r7, #6]
 800728e:	2b00      	cmp	r3, #0
 8007290:	d101      	bne.n	8007296 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8007292:	2301      	movs	r3, #1
 8007294:	e074      	b.n	8007380 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	2200      	movs	r2, #0
 800729a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	2221      	movs	r2, #33	@ 0x21
 80072a2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80072a6:	f7fb f94f 	bl	8002548 <HAL_GetTick>
 80072aa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	88fa      	ldrh	r2, [r7, #6]
 80072b0:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	88fa      	ldrh	r2, [r7, #6]
 80072b8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	689b      	ldr	r3, [r3, #8]
 80072c0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80072c4:	d108      	bne.n	80072d8 <HAL_UART_Transmit+0x6c>
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	691b      	ldr	r3, [r3, #16]
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d104      	bne.n	80072d8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80072ce:	2300      	movs	r3, #0
 80072d0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80072d2:	68bb      	ldr	r3, [r7, #8]
 80072d4:	61bb      	str	r3, [r7, #24]
 80072d6:	e003      	b.n	80072e0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80072d8:	68bb      	ldr	r3, [r7, #8]
 80072da:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80072dc:	2300      	movs	r3, #0
 80072de:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80072e0:	e030      	b.n	8007344 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80072e2:	683b      	ldr	r3, [r7, #0]
 80072e4:	9300      	str	r3, [sp, #0]
 80072e6:	697b      	ldr	r3, [r7, #20]
 80072e8:	2200      	movs	r2, #0
 80072ea:	2180      	movs	r1, #128	@ 0x80
 80072ec:	68f8      	ldr	r0, [r7, #12]
 80072ee:	f000 fd5b 	bl	8007da8 <UART_WaitOnFlagUntilTimeout>
 80072f2:	4603      	mov	r3, r0
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d005      	beq.n	8007304 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	2220      	movs	r2, #32
 80072fc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8007300:	2303      	movs	r3, #3
 8007302:	e03d      	b.n	8007380 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8007304:	69fb      	ldr	r3, [r7, #28]
 8007306:	2b00      	cmp	r3, #0
 8007308:	d10b      	bne.n	8007322 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800730a:	69bb      	ldr	r3, [r7, #24]
 800730c:	881b      	ldrh	r3, [r3, #0]
 800730e:	461a      	mov	r2, r3
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007318:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800731a:	69bb      	ldr	r3, [r7, #24]
 800731c:	3302      	adds	r3, #2
 800731e:	61bb      	str	r3, [r7, #24]
 8007320:	e007      	b.n	8007332 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007322:	69fb      	ldr	r3, [r7, #28]
 8007324:	781a      	ldrb	r2, [r3, #0]
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800732c:	69fb      	ldr	r3, [r7, #28]
 800732e:	3301      	adds	r3, #1
 8007330:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8007338:	b29b      	uxth	r3, r3
 800733a:	3b01      	subs	r3, #1
 800733c:	b29a      	uxth	r2, r3
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800734a:	b29b      	uxth	r3, r3
 800734c:	2b00      	cmp	r3, #0
 800734e:	d1c8      	bne.n	80072e2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007350:	683b      	ldr	r3, [r7, #0]
 8007352:	9300      	str	r3, [sp, #0]
 8007354:	697b      	ldr	r3, [r7, #20]
 8007356:	2200      	movs	r2, #0
 8007358:	2140      	movs	r1, #64	@ 0x40
 800735a:	68f8      	ldr	r0, [r7, #12]
 800735c:	f000 fd24 	bl	8007da8 <UART_WaitOnFlagUntilTimeout>
 8007360:	4603      	mov	r3, r0
 8007362:	2b00      	cmp	r3, #0
 8007364:	d005      	beq.n	8007372 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	2220      	movs	r2, #32
 800736a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800736e:	2303      	movs	r3, #3
 8007370:	e006      	b.n	8007380 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	2220      	movs	r2, #32
 8007376:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800737a:	2300      	movs	r3, #0
 800737c:	e000      	b.n	8007380 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800737e:	2302      	movs	r3, #2
  }
}
 8007380:	4618      	mov	r0, r3
 8007382:	3720      	adds	r7, #32
 8007384:	46bd      	mov	sp, r7
 8007386:	bd80      	pop	{r7, pc}

08007388 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007388:	b580      	push	{r7, lr}
 800738a:	b08a      	sub	sp, #40	@ 0x28
 800738c:	af02      	add	r7, sp, #8
 800738e:	60f8      	str	r0, [r7, #12]
 8007390:	60b9      	str	r1, [r7, #8]
 8007392:	603b      	str	r3, [r7, #0]
 8007394:	4613      	mov	r3, r2
 8007396:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800739e:	2b20      	cmp	r3, #32
 80073a0:	f040 80b5 	bne.w	800750e <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 80073a4:	68bb      	ldr	r3, [r7, #8]
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d002      	beq.n	80073b0 <HAL_UART_Receive+0x28>
 80073aa:	88fb      	ldrh	r3, [r7, #6]
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d101      	bne.n	80073b4 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 80073b0:	2301      	movs	r3, #1
 80073b2:	e0ad      	b.n	8007510 <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	2200      	movs	r2, #0
 80073b8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	2222      	movs	r2, #34	@ 0x22
 80073c0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	2200      	movs	r2, #0
 80073c8:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80073ca:	f7fb f8bd 	bl	8002548 <HAL_GetTick>
 80073ce:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	88fa      	ldrh	r2, [r7, #6]
 80073d4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	88fa      	ldrh	r2, [r7, #6]
 80073dc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	689b      	ldr	r3, [r3, #8]
 80073e4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80073e8:	d10e      	bne.n	8007408 <HAL_UART_Receive+0x80>
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	691b      	ldr	r3, [r3, #16]
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d105      	bne.n	80073fe <HAL_UART_Receive+0x76>
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80073f8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80073fc:	e02d      	b.n	800745a <HAL_UART_Receive+0xd2>
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	22ff      	movs	r2, #255	@ 0xff
 8007402:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007406:	e028      	b.n	800745a <HAL_UART_Receive+0xd2>
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	689b      	ldr	r3, [r3, #8]
 800740c:	2b00      	cmp	r3, #0
 800740e:	d10d      	bne.n	800742c <HAL_UART_Receive+0xa4>
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	691b      	ldr	r3, [r3, #16]
 8007414:	2b00      	cmp	r3, #0
 8007416:	d104      	bne.n	8007422 <HAL_UART_Receive+0x9a>
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	22ff      	movs	r2, #255	@ 0xff
 800741c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007420:	e01b      	b.n	800745a <HAL_UART_Receive+0xd2>
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	227f      	movs	r2, #127	@ 0x7f
 8007426:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800742a:	e016      	b.n	800745a <HAL_UART_Receive+0xd2>
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	689b      	ldr	r3, [r3, #8]
 8007430:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007434:	d10d      	bne.n	8007452 <HAL_UART_Receive+0xca>
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	691b      	ldr	r3, [r3, #16]
 800743a:	2b00      	cmp	r3, #0
 800743c:	d104      	bne.n	8007448 <HAL_UART_Receive+0xc0>
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	227f      	movs	r2, #127	@ 0x7f
 8007442:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007446:	e008      	b.n	800745a <HAL_UART_Receive+0xd2>
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	223f      	movs	r2, #63	@ 0x3f
 800744c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007450:	e003      	b.n	800745a <HAL_UART_Receive+0xd2>
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	2200      	movs	r2, #0
 8007456:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8007460:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	689b      	ldr	r3, [r3, #8]
 8007466:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800746a:	d108      	bne.n	800747e <HAL_UART_Receive+0xf6>
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	691b      	ldr	r3, [r3, #16]
 8007470:	2b00      	cmp	r3, #0
 8007472:	d104      	bne.n	800747e <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8007474:	2300      	movs	r3, #0
 8007476:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8007478:	68bb      	ldr	r3, [r7, #8]
 800747a:	61bb      	str	r3, [r7, #24]
 800747c:	e003      	b.n	8007486 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 800747e:	68bb      	ldr	r3, [r7, #8]
 8007480:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007482:	2300      	movs	r3, #0
 8007484:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8007486:	e036      	b.n	80074f6 <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8007488:	683b      	ldr	r3, [r7, #0]
 800748a:	9300      	str	r3, [sp, #0]
 800748c:	697b      	ldr	r3, [r7, #20]
 800748e:	2200      	movs	r2, #0
 8007490:	2120      	movs	r1, #32
 8007492:	68f8      	ldr	r0, [r7, #12]
 8007494:	f000 fc88 	bl	8007da8 <UART_WaitOnFlagUntilTimeout>
 8007498:	4603      	mov	r3, r0
 800749a:	2b00      	cmp	r3, #0
 800749c:	d005      	beq.n	80074aa <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	2220      	movs	r2, #32
 80074a2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        return HAL_TIMEOUT;
 80074a6:	2303      	movs	r3, #3
 80074a8:	e032      	b.n	8007510 <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 80074aa:	69fb      	ldr	r3, [r7, #28]
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d10c      	bne.n	80074ca <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074b6:	b29a      	uxth	r2, r3
 80074b8:	8a7b      	ldrh	r3, [r7, #18]
 80074ba:	4013      	ands	r3, r2
 80074bc:	b29a      	uxth	r2, r3
 80074be:	69bb      	ldr	r3, [r7, #24]
 80074c0:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80074c2:	69bb      	ldr	r3, [r7, #24]
 80074c4:	3302      	adds	r3, #2
 80074c6:	61bb      	str	r3, [r7, #24]
 80074c8:	e00c      	b.n	80074e4 <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074d0:	b2da      	uxtb	r2, r3
 80074d2:	8a7b      	ldrh	r3, [r7, #18]
 80074d4:	b2db      	uxtb	r3, r3
 80074d6:	4013      	ands	r3, r2
 80074d8:	b2da      	uxtb	r2, r3
 80074da:	69fb      	ldr	r3, [r7, #28]
 80074dc:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80074de:	69fb      	ldr	r3, [r7, #28]
 80074e0:	3301      	adds	r3, #1
 80074e2:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80074ea:	b29b      	uxth	r3, r3
 80074ec:	3b01      	subs	r3, #1
 80074ee:	b29a      	uxth	r2, r3
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    while (huart->RxXferCount > 0U)
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80074fc:	b29b      	uxth	r3, r3
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d1c2      	bne.n	8007488 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	2220      	movs	r2, #32
 8007506:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
 800750a:	2300      	movs	r3, #0
 800750c:	e000      	b.n	8007510 <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 800750e:	2302      	movs	r3, #2
  }
}
 8007510:	4618      	mov	r0, r3
 8007512:	3720      	adds	r7, #32
 8007514:	46bd      	mov	sp, r7
 8007516:	bd80      	pop	{r7, pc}

08007518 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007518:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800751c:	b08c      	sub	sp, #48	@ 0x30
 800751e:	af00      	add	r7, sp, #0
 8007520:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007522:	2300      	movs	r3, #0
 8007524:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007528:	697b      	ldr	r3, [r7, #20]
 800752a:	689a      	ldr	r2, [r3, #8]
 800752c:	697b      	ldr	r3, [r7, #20]
 800752e:	691b      	ldr	r3, [r3, #16]
 8007530:	431a      	orrs	r2, r3
 8007532:	697b      	ldr	r3, [r7, #20]
 8007534:	695b      	ldr	r3, [r3, #20]
 8007536:	431a      	orrs	r2, r3
 8007538:	697b      	ldr	r3, [r7, #20]
 800753a:	69db      	ldr	r3, [r3, #28]
 800753c:	4313      	orrs	r3, r2
 800753e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007540:	697b      	ldr	r3, [r7, #20]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	681a      	ldr	r2, [r3, #0]
 8007546:	4baa      	ldr	r3, [pc, #680]	@ (80077f0 <UART_SetConfig+0x2d8>)
 8007548:	4013      	ands	r3, r2
 800754a:	697a      	ldr	r2, [r7, #20]
 800754c:	6812      	ldr	r2, [r2, #0]
 800754e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007550:	430b      	orrs	r3, r1
 8007552:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007554:	697b      	ldr	r3, [r7, #20]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	685b      	ldr	r3, [r3, #4]
 800755a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800755e:	697b      	ldr	r3, [r7, #20]
 8007560:	68da      	ldr	r2, [r3, #12]
 8007562:	697b      	ldr	r3, [r7, #20]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	430a      	orrs	r2, r1
 8007568:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800756a:	697b      	ldr	r3, [r7, #20]
 800756c:	699b      	ldr	r3, [r3, #24]
 800756e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007570:	697b      	ldr	r3, [r7, #20]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	4a9f      	ldr	r2, [pc, #636]	@ (80077f4 <UART_SetConfig+0x2dc>)
 8007576:	4293      	cmp	r3, r2
 8007578:	d004      	beq.n	8007584 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800757a:	697b      	ldr	r3, [r7, #20]
 800757c:	6a1b      	ldr	r3, [r3, #32]
 800757e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007580:	4313      	orrs	r3, r2
 8007582:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007584:	697b      	ldr	r3, [r7, #20]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	689b      	ldr	r3, [r3, #8]
 800758a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800758e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8007592:	697a      	ldr	r2, [r7, #20]
 8007594:	6812      	ldr	r2, [r2, #0]
 8007596:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007598:	430b      	orrs	r3, r1
 800759a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800759c:	697b      	ldr	r3, [r7, #20]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075a2:	f023 010f 	bic.w	r1, r3, #15
 80075a6:	697b      	ldr	r3, [r7, #20]
 80075a8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80075aa:	697b      	ldr	r3, [r7, #20]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	430a      	orrs	r2, r1
 80075b0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80075b2:	697b      	ldr	r3, [r7, #20]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	4a90      	ldr	r2, [pc, #576]	@ (80077f8 <UART_SetConfig+0x2e0>)
 80075b8:	4293      	cmp	r3, r2
 80075ba:	d125      	bne.n	8007608 <UART_SetConfig+0xf0>
 80075bc:	4b8f      	ldr	r3, [pc, #572]	@ (80077fc <UART_SetConfig+0x2e4>)
 80075be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80075c2:	f003 0303 	and.w	r3, r3, #3
 80075c6:	2b03      	cmp	r3, #3
 80075c8:	d81a      	bhi.n	8007600 <UART_SetConfig+0xe8>
 80075ca:	a201      	add	r2, pc, #4	@ (adr r2, 80075d0 <UART_SetConfig+0xb8>)
 80075cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075d0:	080075e1 	.word	0x080075e1
 80075d4:	080075f1 	.word	0x080075f1
 80075d8:	080075e9 	.word	0x080075e9
 80075dc:	080075f9 	.word	0x080075f9
 80075e0:	2301      	movs	r3, #1
 80075e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80075e6:	e116      	b.n	8007816 <UART_SetConfig+0x2fe>
 80075e8:	2302      	movs	r3, #2
 80075ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80075ee:	e112      	b.n	8007816 <UART_SetConfig+0x2fe>
 80075f0:	2304      	movs	r3, #4
 80075f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80075f6:	e10e      	b.n	8007816 <UART_SetConfig+0x2fe>
 80075f8:	2308      	movs	r3, #8
 80075fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80075fe:	e10a      	b.n	8007816 <UART_SetConfig+0x2fe>
 8007600:	2310      	movs	r3, #16
 8007602:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007606:	e106      	b.n	8007816 <UART_SetConfig+0x2fe>
 8007608:	697b      	ldr	r3, [r7, #20]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	4a7c      	ldr	r2, [pc, #496]	@ (8007800 <UART_SetConfig+0x2e8>)
 800760e:	4293      	cmp	r3, r2
 8007610:	d138      	bne.n	8007684 <UART_SetConfig+0x16c>
 8007612:	4b7a      	ldr	r3, [pc, #488]	@ (80077fc <UART_SetConfig+0x2e4>)
 8007614:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007618:	f003 030c 	and.w	r3, r3, #12
 800761c:	2b0c      	cmp	r3, #12
 800761e:	d82d      	bhi.n	800767c <UART_SetConfig+0x164>
 8007620:	a201      	add	r2, pc, #4	@ (adr r2, 8007628 <UART_SetConfig+0x110>)
 8007622:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007626:	bf00      	nop
 8007628:	0800765d 	.word	0x0800765d
 800762c:	0800767d 	.word	0x0800767d
 8007630:	0800767d 	.word	0x0800767d
 8007634:	0800767d 	.word	0x0800767d
 8007638:	0800766d 	.word	0x0800766d
 800763c:	0800767d 	.word	0x0800767d
 8007640:	0800767d 	.word	0x0800767d
 8007644:	0800767d 	.word	0x0800767d
 8007648:	08007665 	.word	0x08007665
 800764c:	0800767d 	.word	0x0800767d
 8007650:	0800767d 	.word	0x0800767d
 8007654:	0800767d 	.word	0x0800767d
 8007658:	08007675 	.word	0x08007675
 800765c:	2300      	movs	r3, #0
 800765e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007662:	e0d8      	b.n	8007816 <UART_SetConfig+0x2fe>
 8007664:	2302      	movs	r3, #2
 8007666:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800766a:	e0d4      	b.n	8007816 <UART_SetConfig+0x2fe>
 800766c:	2304      	movs	r3, #4
 800766e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007672:	e0d0      	b.n	8007816 <UART_SetConfig+0x2fe>
 8007674:	2308      	movs	r3, #8
 8007676:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800767a:	e0cc      	b.n	8007816 <UART_SetConfig+0x2fe>
 800767c:	2310      	movs	r3, #16
 800767e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007682:	e0c8      	b.n	8007816 <UART_SetConfig+0x2fe>
 8007684:	697b      	ldr	r3, [r7, #20]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	4a5e      	ldr	r2, [pc, #376]	@ (8007804 <UART_SetConfig+0x2ec>)
 800768a:	4293      	cmp	r3, r2
 800768c:	d125      	bne.n	80076da <UART_SetConfig+0x1c2>
 800768e:	4b5b      	ldr	r3, [pc, #364]	@ (80077fc <UART_SetConfig+0x2e4>)
 8007690:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007694:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007698:	2b30      	cmp	r3, #48	@ 0x30
 800769a:	d016      	beq.n	80076ca <UART_SetConfig+0x1b2>
 800769c:	2b30      	cmp	r3, #48	@ 0x30
 800769e:	d818      	bhi.n	80076d2 <UART_SetConfig+0x1ba>
 80076a0:	2b20      	cmp	r3, #32
 80076a2:	d00a      	beq.n	80076ba <UART_SetConfig+0x1a2>
 80076a4:	2b20      	cmp	r3, #32
 80076a6:	d814      	bhi.n	80076d2 <UART_SetConfig+0x1ba>
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d002      	beq.n	80076b2 <UART_SetConfig+0x19a>
 80076ac:	2b10      	cmp	r3, #16
 80076ae:	d008      	beq.n	80076c2 <UART_SetConfig+0x1aa>
 80076b0:	e00f      	b.n	80076d2 <UART_SetConfig+0x1ba>
 80076b2:	2300      	movs	r3, #0
 80076b4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80076b8:	e0ad      	b.n	8007816 <UART_SetConfig+0x2fe>
 80076ba:	2302      	movs	r3, #2
 80076bc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80076c0:	e0a9      	b.n	8007816 <UART_SetConfig+0x2fe>
 80076c2:	2304      	movs	r3, #4
 80076c4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80076c8:	e0a5      	b.n	8007816 <UART_SetConfig+0x2fe>
 80076ca:	2308      	movs	r3, #8
 80076cc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80076d0:	e0a1      	b.n	8007816 <UART_SetConfig+0x2fe>
 80076d2:	2310      	movs	r3, #16
 80076d4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80076d8:	e09d      	b.n	8007816 <UART_SetConfig+0x2fe>
 80076da:	697b      	ldr	r3, [r7, #20]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	4a4a      	ldr	r2, [pc, #296]	@ (8007808 <UART_SetConfig+0x2f0>)
 80076e0:	4293      	cmp	r3, r2
 80076e2:	d125      	bne.n	8007730 <UART_SetConfig+0x218>
 80076e4:	4b45      	ldr	r3, [pc, #276]	@ (80077fc <UART_SetConfig+0x2e4>)
 80076e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80076ea:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80076ee:	2bc0      	cmp	r3, #192	@ 0xc0
 80076f0:	d016      	beq.n	8007720 <UART_SetConfig+0x208>
 80076f2:	2bc0      	cmp	r3, #192	@ 0xc0
 80076f4:	d818      	bhi.n	8007728 <UART_SetConfig+0x210>
 80076f6:	2b80      	cmp	r3, #128	@ 0x80
 80076f8:	d00a      	beq.n	8007710 <UART_SetConfig+0x1f8>
 80076fa:	2b80      	cmp	r3, #128	@ 0x80
 80076fc:	d814      	bhi.n	8007728 <UART_SetConfig+0x210>
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d002      	beq.n	8007708 <UART_SetConfig+0x1f0>
 8007702:	2b40      	cmp	r3, #64	@ 0x40
 8007704:	d008      	beq.n	8007718 <UART_SetConfig+0x200>
 8007706:	e00f      	b.n	8007728 <UART_SetConfig+0x210>
 8007708:	2300      	movs	r3, #0
 800770a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800770e:	e082      	b.n	8007816 <UART_SetConfig+0x2fe>
 8007710:	2302      	movs	r3, #2
 8007712:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007716:	e07e      	b.n	8007816 <UART_SetConfig+0x2fe>
 8007718:	2304      	movs	r3, #4
 800771a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800771e:	e07a      	b.n	8007816 <UART_SetConfig+0x2fe>
 8007720:	2308      	movs	r3, #8
 8007722:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007726:	e076      	b.n	8007816 <UART_SetConfig+0x2fe>
 8007728:	2310      	movs	r3, #16
 800772a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800772e:	e072      	b.n	8007816 <UART_SetConfig+0x2fe>
 8007730:	697b      	ldr	r3, [r7, #20]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	4a35      	ldr	r2, [pc, #212]	@ (800780c <UART_SetConfig+0x2f4>)
 8007736:	4293      	cmp	r3, r2
 8007738:	d12a      	bne.n	8007790 <UART_SetConfig+0x278>
 800773a:	4b30      	ldr	r3, [pc, #192]	@ (80077fc <UART_SetConfig+0x2e4>)
 800773c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007740:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007744:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007748:	d01a      	beq.n	8007780 <UART_SetConfig+0x268>
 800774a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800774e:	d81b      	bhi.n	8007788 <UART_SetConfig+0x270>
 8007750:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007754:	d00c      	beq.n	8007770 <UART_SetConfig+0x258>
 8007756:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800775a:	d815      	bhi.n	8007788 <UART_SetConfig+0x270>
 800775c:	2b00      	cmp	r3, #0
 800775e:	d003      	beq.n	8007768 <UART_SetConfig+0x250>
 8007760:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007764:	d008      	beq.n	8007778 <UART_SetConfig+0x260>
 8007766:	e00f      	b.n	8007788 <UART_SetConfig+0x270>
 8007768:	2300      	movs	r3, #0
 800776a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800776e:	e052      	b.n	8007816 <UART_SetConfig+0x2fe>
 8007770:	2302      	movs	r3, #2
 8007772:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007776:	e04e      	b.n	8007816 <UART_SetConfig+0x2fe>
 8007778:	2304      	movs	r3, #4
 800777a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800777e:	e04a      	b.n	8007816 <UART_SetConfig+0x2fe>
 8007780:	2308      	movs	r3, #8
 8007782:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007786:	e046      	b.n	8007816 <UART_SetConfig+0x2fe>
 8007788:	2310      	movs	r3, #16
 800778a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800778e:	e042      	b.n	8007816 <UART_SetConfig+0x2fe>
 8007790:	697b      	ldr	r3, [r7, #20]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	4a17      	ldr	r2, [pc, #92]	@ (80077f4 <UART_SetConfig+0x2dc>)
 8007796:	4293      	cmp	r3, r2
 8007798:	d13a      	bne.n	8007810 <UART_SetConfig+0x2f8>
 800779a:	4b18      	ldr	r3, [pc, #96]	@ (80077fc <UART_SetConfig+0x2e4>)
 800779c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80077a0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80077a4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80077a8:	d01a      	beq.n	80077e0 <UART_SetConfig+0x2c8>
 80077aa:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80077ae:	d81b      	bhi.n	80077e8 <UART_SetConfig+0x2d0>
 80077b0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80077b4:	d00c      	beq.n	80077d0 <UART_SetConfig+0x2b8>
 80077b6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80077ba:	d815      	bhi.n	80077e8 <UART_SetConfig+0x2d0>
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d003      	beq.n	80077c8 <UART_SetConfig+0x2b0>
 80077c0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80077c4:	d008      	beq.n	80077d8 <UART_SetConfig+0x2c0>
 80077c6:	e00f      	b.n	80077e8 <UART_SetConfig+0x2d0>
 80077c8:	2300      	movs	r3, #0
 80077ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80077ce:	e022      	b.n	8007816 <UART_SetConfig+0x2fe>
 80077d0:	2302      	movs	r3, #2
 80077d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80077d6:	e01e      	b.n	8007816 <UART_SetConfig+0x2fe>
 80077d8:	2304      	movs	r3, #4
 80077da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80077de:	e01a      	b.n	8007816 <UART_SetConfig+0x2fe>
 80077e0:	2308      	movs	r3, #8
 80077e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80077e6:	e016      	b.n	8007816 <UART_SetConfig+0x2fe>
 80077e8:	2310      	movs	r3, #16
 80077ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80077ee:	e012      	b.n	8007816 <UART_SetConfig+0x2fe>
 80077f0:	cfff69f3 	.word	0xcfff69f3
 80077f4:	40008000 	.word	0x40008000
 80077f8:	40013800 	.word	0x40013800
 80077fc:	40021000 	.word	0x40021000
 8007800:	40004400 	.word	0x40004400
 8007804:	40004800 	.word	0x40004800
 8007808:	40004c00 	.word	0x40004c00
 800780c:	40005000 	.word	0x40005000
 8007810:	2310      	movs	r3, #16
 8007812:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007816:	697b      	ldr	r3, [r7, #20]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	4aae      	ldr	r2, [pc, #696]	@ (8007ad4 <UART_SetConfig+0x5bc>)
 800781c:	4293      	cmp	r3, r2
 800781e:	f040 8097 	bne.w	8007950 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007822:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007826:	2b08      	cmp	r3, #8
 8007828:	d823      	bhi.n	8007872 <UART_SetConfig+0x35a>
 800782a:	a201      	add	r2, pc, #4	@ (adr r2, 8007830 <UART_SetConfig+0x318>)
 800782c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007830:	08007855 	.word	0x08007855
 8007834:	08007873 	.word	0x08007873
 8007838:	0800785d 	.word	0x0800785d
 800783c:	08007873 	.word	0x08007873
 8007840:	08007863 	.word	0x08007863
 8007844:	08007873 	.word	0x08007873
 8007848:	08007873 	.word	0x08007873
 800784c:	08007873 	.word	0x08007873
 8007850:	0800786b 	.word	0x0800786b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007854:	f7fd ffb6 	bl	80057c4 <HAL_RCC_GetPCLK1Freq>
 8007858:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800785a:	e010      	b.n	800787e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800785c:	4b9e      	ldr	r3, [pc, #632]	@ (8007ad8 <UART_SetConfig+0x5c0>)
 800785e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007860:	e00d      	b.n	800787e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007862:	f7fd ff41 	bl	80056e8 <HAL_RCC_GetSysClockFreq>
 8007866:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007868:	e009      	b.n	800787e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800786a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800786e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007870:	e005      	b.n	800787e <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8007872:	2300      	movs	r3, #0
 8007874:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007876:	2301      	movs	r3, #1
 8007878:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800787c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800787e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007880:	2b00      	cmp	r3, #0
 8007882:	f000 8130 	beq.w	8007ae6 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007886:	697b      	ldr	r3, [r7, #20]
 8007888:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800788a:	4a94      	ldr	r2, [pc, #592]	@ (8007adc <UART_SetConfig+0x5c4>)
 800788c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007890:	461a      	mov	r2, r3
 8007892:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007894:	fbb3 f3f2 	udiv	r3, r3, r2
 8007898:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800789a:	697b      	ldr	r3, [r7, #20]
 800789c:	685a      	ldr	r2, [r3, #4]
 800789e:	4613      	mov	r3, r2
 80078a0:	005b      	lsls	r3, r3, #1
 80078a2:	4413      	add	r3, r2
 80078a4:	69ba      	ldr	r2, [r7, #24]
 80078a6:	429a      	cmp	r2, r3
 80078a8:	d305      	bcc.n	80078b6 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80078aa:	697b      	ldr	r3, [r7, #20]
 80078ac:	685b      	ldr	r3, [r3, #4]
 80078ae:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80078b0:	69ba      	ldr	r2, [r7, #24]
 80078b2:	429a      	cmp	r2, r3
 80078b4:	d903      	bls.n	80078be <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80078b6:	2301      	movs	r3, #1
 80078b8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80078bc:	e113      	b.n	8007ae6 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80078be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078c0:	2200      	movs	r2, #0
 80078c2:	60bb      	str	r3, [r7, #8]
 80078c4:	60fa      	str	r2, [r7, #12]
 80078c6:	697b      	ldr	r3, [r7, #20]
 80078c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078ca:	4a84      	ldr	r2, [pc, #528]	@ (8007adc <UART_SetConfig+0x5c4>)
 80078cc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80078d0:	b29b      	uxth	r3, r3
 80078d2:	2200      	movs	r2, #0
 80078d4:	603b      	str	r3, [r7, #0]
 80078d6:	607a      	str	r2, [r7, #4]
 80078d8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80078dc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80078e0:	f7f9 f9da 	bl	8000c98 <__aeabi_uldivmod>
 80078e4:	4602      	mov	r2, r0
 80078e6:	460b      	mov	r3, r1
 80078e8:	4610      	mov	r0, r2
 80078ea:	4619      	mov	r1, r3
 80078ec:	f04f 0200 	mov.w	r2, #0
 80078f0:	f04f 0300 	mov.w	r3, #0
 80078f4:	020b      	lsls	r3, r1, #8
 80078f6:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80078fa:	0202      	lsls	r2, r0, #8
 80078fc:	6979      	ldr	r1, [r7, #20]
 80078fe:	6849      	ldr	r1, [r1, #4]
 8007900:	0849      	lsrs	r1, r1, #1
 8007902:	2000      	movs	r0, #0
 8007904:	460c      	mov	r4, r1
 8007906:	4605      	mov	r5, r0
 8007908:	eb12 0804 	adds.w	r8, r2, r4
 800790c:	eb43 0905 	adc.w	r9, r3, r5
 8007910:	697b      	ldr	r3, [r7, #20]
 8007912:	685b      	ldr	r3, [r3, #4]
 8007914:	2200      	movs	r2, #0
 8007916:	469a      	mov	sl, r3
 8007918:	4693      	mov	fp, r2
 800791a:	4652      	mov	r2, sl
 800791c:	465b      	mov	r3, fp
 800791e:	4640      	mov	r0, r8
 8007920:	4649      	mov	r1, r9
 8007922:	f7f9 f9b9 	bl	8000c98 <__aeabi_uldivmod>
 8007926:	4602      	mov	r2, r0
 8007928:	460b      	mov	r3, r1
 800792a:	4613      	mov	r3, r2
 800792c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800792e:	6a3b      	ldr	r3, [r7, #32]
 8007930:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007934:	d308      	bcc.n	8007948 <UART_SetConfig+0x430>
 8007936:	6a3b      	ldr	r3, [r7, #32]
 8007938:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800793c:	d204      	bcs.n	8007948 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800793e:	697b      	ldr	r3, [r7, #20]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	6a3a      	ldr	r2, [r7, #32]
 8007944:	60da      	str	r2, [r3, #12]
 8007946:	e0ce      	b.n	8007ae6 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8007948:	2301      	movs	r3, #1
 800794a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800794e:	e0ca      	b.n	8007ae6 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007950:	697b      	ldr	r3, [r7, #20]
 8007952:	69db      	ldr	r3, [r3, #28]
 8007954:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007958:	d166      	bne.n	8007a28 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800795a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800795e:	2b08      	cmp	r3, #8
 8007960:	d827      	bhi.n	80079b2 <UART_SetConfig+0x49a>
 8007962:	a201      	add	r2, pc, #4	@ (adr r2, 8007968 <UART_SetConfig+0x450>)
 8007964:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007968:	0800798d 	.word	0x0800798d
 800796c:	08007995 	.word	0x08007995
 8007970:	0800799d 	.word	0x0800799d
 8007974:	080079b3 	.word	0x080079b3
 8007978:	080079a3 	.word	0x080079a3
 800797c:	080079b3 	.word	0x080079b3
 8007980:	080079b3 	.word	0x080079b3
 8007984:	080079b3 	.word	0x080079b3
 8007988:	080079ab 	.word	0x080079ab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800798c:	f7fd ff1a 	bl	80057c4 <HAL_RCC_GetPCLK1Freq>
 8007990:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007992:	e014      	b.n	80079be <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007994:	f7fd ff2c 	bl	80057f0 <HAL_RCC_GetPCLK2Freq>
 8007998:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800799a:	e010      	b.n	80079be <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800799c:	4b4e      	ldr	r3, [pc, #312]	@ (8007ad8 <UART_SetConfig+0x5c0>)
 800799e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80079a0:	e00d      	b.n	80079be <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80079a2:	f7fd fea1 	bl	80056e8 <HAL_RCC_GetSysClockFreq>
 80079a6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80079a8:	e009      	b.n	80079be <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80079aa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80079ae:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80079b0:	e005      	b.n	80079be <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 80079b2:	2300      	movs	r3, #0
 80079b4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80079b6:	2301      	movs	r3, #1
 80079b8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80079bc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80079be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	f000 8090 	beq.w	8007ae6 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80079c6:	697b      	ldr	r3, [r7, #20]
 80079c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079ca:	4a44      	ldr	r2, [pc, #272]	@ (8007adc <UART_SetConfig+0x5c4>)
 80079cc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80079d0:	461a      	mov	r2, r3
 80079d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079d4:	fbb3 f3f2 	udiv	r3, r3, r2
 80079d8:	005a      	lsls	r2, r3, #1
 80079da:	697b      	ldr	r3, [r7, #20]
 80079dc:	685b      	ldr	r3, [r3, #4]
 80079de:	085b      	lsrs	r3, r3, #1
 80079e0:	441a      	add	r2, r3
 80079e2:	697b      	ldr	r3, [r7, #20]
 80079e4:	685b      	ldr	r3, [r3, #4]
 80079e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80079ea:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80079ec:	6a3b      	ldr	r3, [r7, #32]
 80079ee:	2b0f      	cmp	r3, #15
 80079f0:	d916      	bls.n	8007a20 <UART_SetConfig+0x508>
 80079f2:	6a3b      	ldr	r3, [r7, #32]
 80079f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80079f8:	d212      	bcs.n	8007a20 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80079fa:	6a3b      	ldr	r3, [r7, #32]
 80079fc:	b29b      	uxth	r3, r3
 80079fe:	f023 030f 	bic.w	r3, r3, #15
 8007a02:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007a04:	6a3b      	ldr	r3, [r7, #32]
 8007a06:	085b      	lsrs	r3, r3, #1
 8007a08:	b29b      	uxth	r3, r3
 8007a0a:	f003 0307 	and.w	r3, r3, #7
 8007a0e:	b29a      	uxth	r2, r3
 8007a10:	8bfb      	ldrh	r3, [r7, #30]
 8007a12:	4313      	orrs	r3, r2
 8007a14:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8007a16:	697b      	ldr	r3, [r7, #20]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	8bfa      	ldrh	r2, [r7, #30]
 8007a1c:	60da      	str	r2, [r3, #12]
 8007a1e:	e062      	b.n	8007ae6 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8007a20:	2301      	movs	r3, #1
 8007a22:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007a26:	e05e      	b.n	8007ae6 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007a28:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007a2c:	2b08      	cmp	r3, #8
 8007a2e:	d828      	bhi.n	8007a82 <UART_SetConfig+0x56a>
 8007a30:	a201      	add	r2, pc, #4	@ (adr r2, 8007a38 <UART_SetConfig+0x520>)
 8007a32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a36:	bf00      	nop
 8007a38:	08007a5d 	.word	0x08007a5d
 8007a3c:	08007a65 	.word	0x08007a65
 8007a40:	08007a6d 	.word	0x08007a6d
 8007a44:	08007a83 	.word	0x08007a83
 8007a48:	08007a73 	.word	0x08007a73
 8007a4c:	08007a83 	.word	0x08007a83
 8007a50:	08007a83 	.word	0x08007a83
 8007a54:	08007a83 	.word	0x08007a83
 8007a58:	08007a7b 	.word	0x08007a7b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007a5c:	f7fd feb2 	bl	80057c4 <HAL_RCC_GetPCLK1Freq>
 8007a60:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007a62:	e014      	b.n	8007a8e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007a64:	f7fd fec4 	bl	80057f0 <HAL_RCC_GetPCLK2Freq>
 8007a68:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007a6a:	e010      	b.n	8007a8e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007a6c:	4b1a      	ldr	r3, [pc, #104]	@ (8007ad8 <UART_SetConfig+0x5c0>)
 8007a6e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007a70:	e00d      	b.n	8007a8e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007a72:	f7fd fe39 	bl	80056e8 <HAL_RCC_GetSysClockFreq>
 8007a76:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007a78:	e009      	b.n	8007a8e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007a7a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007a7e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007a80:	e005      	b.n	8007a8e <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8007a82:	2300      	movs	r3, #0
 8007a84:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007a86:	2301      	movs	r3, #1
 8007a88:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007a8c:	bf00      	nop
    }

    if (pclk != 0U)
 8007a8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	d028      	beq.n	8007ae6 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007a94:	697b      	ldr	r3, [r7, #20]
 8007a96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a98:	4a10      	ldr	r2, [pc, #64]	@ (8007adc <UART_SetConfig+0x5c4>)
 8007a9a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007a9e:	461a      	mov	r2, r3
 8007aa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007aa2:	fbb3 f2f2 	udiv	r2, r3, r2
 8007aa6:	697b      	ldr	r3, [r7, #20]
 8007aa8:	685b      	ldr	r3, [r3, #4]
 8007aaa:	085b      	lsrs	r3, r3, #1
 8007aac:	441a      	add	r2, r3
 8007aae:	697b      	ldr	r3, [r7, #20]
 8007ab0:	685b      	ldr	r3, [r3, #4]
 8007ab2:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ab6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007ab8:	6a3b      	ldr	r3, [r7, #32]
 8007aba:	2b0f      	cmp	r3, #15
 8007abc:	d910      	bls.n	8007ae0 <UART_SetConfig+0x5c8>
 8007abe:	6a3b      	ldr	r3, [r7, #32]
 8007ac0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007ac4:	d20c      	bcs.n	8007ae0 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007ac6:	6a3b      	ldr	r3, [r7, #32]
 8007ac8:	b29a      	uxth	r2, r3
 8007aca:	697b      	ldr	r3, [r7, #20]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	60da      	str	r2, [r3, #12]
 8007ad0:	e009      	b.n	8007ae6 <UART_SetConfig+0x5ce>
 8007ad2:	bf00      	nop
 8007ad4:	40008000 	.word	0x40008000
 8007ad8:	00f42400 	.word	0x00f42400
 8007adc:	0800c868 	.word	0x0800c868
      }
      else
      {
        ret = HAL_ERROR;
 8007ae0:	2301      	movs	r3, #1
 8007ae2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007ae6:	697b      	ldr	r3, [r7, #20]
 8007ae8:	2201      	movs	r2, #1
 8007aea:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8007aee:	697b      	ldr	r3, [r7, #20]
 8007af0:	2201      	movs	r2, #1
 8007af2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007af6:	697b      	ldr	r3, [r7, #20]
 8007af8:	2200      	movs	r2, #0
 8007afa:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8007afc:	697b      	ldr	r3, [r7, #20]
 8007afe:	2200      	movs	r2, #0
 8007b00:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8007b02:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8007b06:	4618      	mov	r0, r3
 8007b08:	3730      	adds	r7, #48	@ 0x30
 8007b0a:	46bd      	mov	sp, r7
 8007b0c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08007b10 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007b10:	b480      	push	{r7}
 8007b12:	b083      	sub	sp, #12
 8007b14:	af00      	add	r7, sp, #0
 8007b16:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b1c:	f003 0308 	and.w	r3, r3, #8
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d00a      	beq.n	8007b3a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	685b      	ldr	r3, [r3, #4]
 8007b2a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	430a      	orrs	r2, r1
 8007b38:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b3e:	f003 0301 	and.w	r3, r3, #1
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d00a      	beq.n	8007b5c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	685b      	ldr	r3, [r3, #4]
 8007b4c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	430a      	orrs	r2, r1
 8007b5a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b60:	f003 0302 	and.w	r3, r3, #2
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d00a      	beq.n	8007b7e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	685b      	ldr	r3, [r3, #4]
 8007b6e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	430a      	orrs	r2, r1
 8007b7c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b82:	f003 0304 	and.w	r3, r3, #4
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d00a      	beq.n	8007ba0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	685b      	ldr	r3, [r3, #4]
 8007b90:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	430a      	orrs	r2, r1
 8007b9e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ba4:	f003 0310 	and.w	r3, r3, #16
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	d00a      	beq.n	8007bc2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	689b      	ldr	r3, [r3, #8]
 8007bb2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	430a      	orrs	r2, r1
 8007bc0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007bc6:	f003 0320 	and.w	r3, r3, #32
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	d00a      	beq.n	8007be4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	689b      	ldr	r3, [r3, #8]
 8007bd4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	430a      	orrs	r2, r1
 8007be2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007be8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d01a      	beq.n	8007c26 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	685b      	ldr	r3, [r3, #4]
 8007bf6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	430a      	orrs	r2, r1
 8007c04:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007c0a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007c0e:	d10a      	bne.n	8007c26 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	685b      	ldr	r3, [r3, #4]
 8007c16:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	430a      	orrs	r2, r1
 8007c24:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d00a      	beq.n	8007c48 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	685b      	ldr	r3, [r3, #4]
 8007c38:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	430a      	orrs	r2, r1
 8007c46:	605a      	str	r2, [r3, #4]
  }
}
 8007c48:	bf00      	nop
 8007c4a:	370c      	adds	r7, #12
 8007c4c:	46bd      	mov	sp, r7
 8007c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c52:	4770      	bx	lr

08007c54 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007c54:	b580      	push	{r7, lr}
 8007c56:	b098      	sub	sp, #96	@ 0x60
 8007c58:	af02      	add	r7, sp, #8
 8007c5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	2200      	movs	r2, #0
 8007c60:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007c64:	f7fa fc70 	bl	8002548 <HAL_GetTick>
 8007c68:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	f003 0308 	and.w	r3, r3, #8
 8007c74:	2b08      	cmp	r3, #8
 8007c76:	d12f      	bne.n	8007cd8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007c78:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007c7c:	9300      	str	r3, [sp, #0]
 8007c7e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007c80:	2200      	movs	r2, #0
 8007c82:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007c86:	6878      	ldr	r0, [r7, #4]
 8007c88:	f000 f88e 	bl	8007da8 <UART_WaitOnFlagUntilTimeout>
 8007c8c:	4603      	mov	r3, r0
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d022      	beq.n	8007cd8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c9a:	e853 3f00 	ldrex	r3, [r3]
 8007c9e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007ca0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ca2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007ca6:	653b      	str	r3, [r7, #80]	@ 0x50
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	461a      	mov	r2, r3
 8007cae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007cb0:	647b      	str	r3, [r7, #68]	@ 0x44
 8007cb2:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cb4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007cb6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007cb8:	e841 2300 	strex	r3, r2, [r1]
 8007cbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007cbe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d1e6      	bne.n	8007c92 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	2220      	movs	r2, #32
 8007cc8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	2200      	movs	r2, #0
 8007cd0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007cd4:	2303      	movs	r3, #3
 8007cd6:	e063      	b.n	8007da0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	f003 0304 	and.w	r3, r3, #4
 8007ce2:	2b04      	cmp	r3, #4
 8007ce4:	d149      	bne.n	8007d7a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007ce6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007cea:	9300      	str	r3, [sp, #0]
 8007cec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007cee:	2200      	movs	r2, #0
 8007cf0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007cf4:	6878      	ldr	r0, [r7, #4]
 8007cf6:	f000 f857 	bl	8007da8 <UART_WaitOnFlagUntilTimeout>
 8007cfa:	4603      	mov	r3, r0
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d03c      	beq.n	8007d7a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d08:	e853 3f00 	ldrex	r3, [r3]
 8007d0c:	623b      	str	r3, [r7, #32]
   return(result);
 8007d0e:	6a3b      	ldr	r3, [r7, #32]
 8007d10:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007d14:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	461a      	mov	r2, r3
 8007d1c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007d1e:	633b      	str	r3, [r7, #48]	@ 0x30
 8007d20:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d22:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007d24:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007d26:	e841 2300 	strex	r3, r2, [r1]
 8007d2a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007d2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d1e6      	bne.n	8007d00 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	3308      	adds	r3, #8
 8007d38:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d3a:	693b      	ldr	r3, [r7, #16]
 8007d3c:	e853 3f00 	ldrex	r3, [r3]
 8007d40:	60fb      	str	r3, [r7, #12]
   return(result);
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	f023 0301 	bic.w	r3, r3, #1
 8007d48:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	3308      	adds	r3, #8
 8007d50:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007d52:	61fa      	str	r2, [r7, #28]
 8007d54:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d56:	69b9      	ldr	r1, [r7, #24]
 8007d58:	69fa      	ldr	r2, [r7, #28]
 8007d5a:	e841 2300 	strex	r3, r2, [r1]
 8007d5e:	617b      	str	r3, [r7, #20]
   return(result);
 8007d60:	697b      	ldr	r3, [r7, #20]
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	d1e5      	bne.n	8007d32 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	2220      	movs	r2, #32
 8007d6a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	2200      	movs	r2, #0
 8007d72:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007d76:	2303      	movs	r3, #3
 8007d78:	e012      	b.n	8007da0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	2220      	movs	r2, #32
 8007d7e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	2220      	movs	r2, #32
 8007d86:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	2200      	movs	r2, #0
 8007d8e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	2200      	movs	r2, #0
 8007d94:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	2200      	movs	r2, #0
 8007d9a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007d9e:	2300      	movs	r3, #0
}
 8007da0:	4618      	mov	r0, r3
 8007da2:	3758      	adds	r7, #88	@ 0x58
 8007da4:	46bd      	mov	sp, r7
 8007da6:	bd80      	pop	{r7, pc}

08007da8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007da8:	b580      	push	{r7, lr}
 8007daa:	b084      	sub	sp, #16
 8007dac:	af00      	add	r7, sp, #0
 8007dae:	60f8      	str	r0, [r7, #12]
 8007db0:	60b9      	str	r1, [r7, #8]
 8007db2:	603b      	str	r3, [r7, #0]
 8007db4:	4613      	mov	r3, r2
 8007db6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007db8:	e04f      	b.n	8007e5a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007dba:	69bb      	ldr	r3, [r7, #24]
 8007dbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007dc0:	d04b      	beq.n	8007e5a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007dc2:	f7fa fbc1 	bl	8002548 <HAL_GetTick>
 8007dc6:	4602      	mov	r2, r0
 8007dc8:	683b      	ldr	r3, [r7, #0]
 8007dca:	1ad3      	subs	r3, r2, r3
 8007dcc:	69ba      	ldr	r2, [r7, #24]
 8007dce:	429a      	cmp	r2, r3
 8007dd0:	d302      	bcc.n	8007dd8 <UART_WaitOnFlagUntilTimeout+0x30>
 8007dd2:	69bb      	ldr	r3, [r7, #24]
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d101      	bne.n	8007ddc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007dd8:	2303      	movs	r3, #3
 8007dda:	e04e      	b.n	8007e7a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	f003 0304 	and.w	r3, r3, #4
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	d037      	beq.n	8007e5a <UART_WaitOnFlagUntilTimeout+0xb2>
 8007dea:	68bb      	ldr	r3, [r7, #8]
 8007dec:	2b80      	cmp	r3, #128	@ 0x80
 8007dee:	d034      	beq.n	8007e5a <UART_WaitOnFlagUntilTimeout+0xb2>
 8007df0:	68bb      	ldr	r3, [r7, #8]
 8007df2:	2b40      	cmp	r3, #64	@ 0x40
 8007df4:	d031      	beq.n	8007e5a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	69db      	ldr	r3, [r3, #28]
 8007dfc:	f003 0308 	and.w	r3, r3, #8
 8007e00:	2b08      	cmp	r3, #8
 8007e02:	d110      	bne.n	8007e26 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	2208      	movs	r2, #8
 8007e0a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007e0c:	68f8      	ldr	r0, [r7, #12]
 8007e0e:	f000 f838 	bl	8007e82 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	2208      	movs	r2, #8
 8007e16:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	2200      	movs	r2, #0
 8007e1e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8007e22:	2301      	movs	r3, #1
 8007e24:	e029      	b.n	8007e7a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	69db      	ldr	r3, [r3, #28]
 8007e2c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007e30:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007e34:	d111      	bne.n	8007e5a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007e3e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007e40:	68f8      	ldr	r0, [r7, #12]
 8007e42:	f000 f81e 	bl	8007e82 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	2220      	movs	r2, #32
 8007e4a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	2200      	movs	r2, #0
 8007e52:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8007e56:	2303      	movs	r3, #3
 8007e58:	e00f      	b.n	8007e7a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	69da      	ldr	r2, [r3, #28]
 8007e60:	68bb      	ldr	r3, [r7, #8]
 8007e62:	4013      	ands	r3, r2
 8007e64:	68ba      	ldr	r2, [r7, #8]
 8007e66:	429a      	cmp	r2, r3
 8007e68:	bf0c      	ite	eq
 8007e6a:	2301      	moveq	r3, #1
 8007e6c:	2300      	movne	r3, #0
 8007e6e:	b2db      	uxtb	r3, r3
 8007e70:	461a      	mov	r2, r3
 8007e72:	79fb      	ldrb	r3, [r7, #7]
 8007e74:	429a      	cmp	r2, r3
 8007e76:	d0a0      	beq.n	8007dba <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007e78:	2300      	movs	r3, #0
}
 8007e7a:	4618      	mov	r0, r3
 8007e7c:	3710      	adds	r7, #16
 8007e7e:	46bd      	mov	sp, r7
 8007e80:	bd80      	pop	{r7, pc}

08007e82 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007e82:	b480      	push	{r7}
 8007e84:	b095      	sub	sp, #84	@ 0x54
 8007e86:	af00      	add	r7, sp, #0
 8007e88:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e92:	e853 3f00 	ldrex	r3, [r3]
 8007e96:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007e98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e9a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007e9e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	461a      	mov	r2, r3
 8007ea6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007ea8:	643b      	str	r3, [r7, #64]	@ 0x40
 8007eaa:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007eac:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007eae:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007eb0:	e841 2300 	strex	r3, r2, [r1]
 8007eb4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007eb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d1e6      	bne.n	8007e8a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	3308      	adds	r3, #8
 8007ec2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ec4:	6a3b      	ldr	r3, [r7, #32]
 8007ec6:	e853 3f00 	ldrex	r3, [r3]
 8007eca:	61fb      	str	r3, [r7, #28]
   return(result);
 8007ecc:	69fb      	ldr	r3, [r7, #28]
 8007ece:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007ed2:	f023 0301 	bic.w	r3, r3, #1
 8007ed6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	3308      	adds	r3, #8
 8007ede:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007ee0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007ee2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ee4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007ee6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007ee8:	e841 2300 	strex	r3, r2, [r1]
 8007eec:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007eee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d1e3      	bne.n	8007ebc <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007ef8:	2b01      	cmp	r3, #1
 8007efa:	d118      	bne.n	8007f2e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	e853 3f00 	ldrex	r3, [r3]
 8007f08:	60bb      	str	r3, [r7, #8]
   return(result);
 8007f0a:	68bb      	ldr	r3, [r7, #8]
 8007f0c:	f023 0310 	bic.w	r3, r3, #16
 8007f10:	647b      	str	r3, [r7, #68]	@ 0x44
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	461a      	mov	r2, r3
 8007f18:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007f1a:	61bb      	str	r3, [r7, #24]
 8007f1c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f1e:	6979      	ldr	r1, [r7, #20]
 8007f20:	69ba      	ldr	r2, [r7, #24]
 8007f22:	e841 2300 	strex	r3, r2, [r1]
 8007f26:	613b      	str	r3, [r7, #16]
   return(result);
 8007f28:	693b      	ldr	r3, [r7, #16]
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d1e6      	bne.n	8007efc <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	2220      	movs	r2, #32
 8007f32:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	2200      	movs	r2, #0
 8007f3a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	2200      	movs	r2, #0
 8007f40:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8007f42:	bf00      	nop
 8007f44:	3754      	adds	r7, #84	@ 0x54
 8007f46:	46bd      	mov	sp, r7
 8007f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f4c:	4770      	bx	lr

08007f4e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007f4e:	b480      	push	{r7}
 8007f50:	b085      	sub	sp, #20
 8007f52:	af00      	add	r7, sp, #0
 8007f54:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007f5c:	2b01      	cmp	r3, #1
 8007f5e:	d101      	bne.n	8007f64 <HAL_UARTEx_DisableFifoMode+0x16>
 8007f60:	2302      	movs	r3, #2
 8007f62:	e027      	b.n	8007fb4 <HAL_UARTEx_DisableFifoMode+0x66>
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	2201      	movs	r2, #1
 8007f68:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	2224      	movs	r2, #36	@ 0x24
 8007f70:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	681a      	ldr	r2, [r3, #0]
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	f022 0201 	bic.w	r2, r2, #1
 8007f8a:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8007f92:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	2200      	movs	r2, #0
 8007f98:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	68fa      	ldr	r2, [r7, #12]
 8007fa0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	2220      	movs	r2, #32
 8007fa6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	2200      	movs	r2, #0
 8007fae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007fb2:	2300      	movs	r3, #0
}
 8007fb4:	4618      	mov	r0, r3
 8007fb6:	3714      	adds	r7, #20
 8007fb8:	46bd      	mov	sp, r7
 8007fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fbe:	4770      	bx	lr

08007fc0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007fc0:	b580      	push	{r7, lr}
 8007fc2:	b084      	sub	sp, #16
 8007fc4:	af00      	add	r7, sp, #0
 8007fc6:	6078      	str	r0, [r7, #4]
 8007fc8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007fd0:	2b01      	cmp	r3, #1
 8007fd2:	d101      	bne.n	8007fd8 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007fd4:	2302      	movs	r3, #2
 8007fd6:	e02d      	b.n	8008034 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	2201      	movs	r2, #1
 8007fdc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	2224      	movs	r2, #36	@ 0x24
 8007fe4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	681a      	ldr	r2, [r3, #0]
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	f022 0201 	bic.w	r2, r2, #1
 8007ffe:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	689b      	ldr	r3, [r3, #8]
 8008006:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	683a      	ldr	r2, [r7, #0]
 8008010:	430a      	orrs	r2, r1
 8008012:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008014:	6878      	ldr	r0, [r7, #4]
 8008016:	f000 f84f 	bl	80080b8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	68fa      	ldr	r2, [r7, #12]
 8008020:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	2220      	movs	r2, #32
 8008026:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	2200      	movs	r2, #0
 800802e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008032:	2300      	movs	r3, #0
}
 8008034:	4618      	mov	r0, r3
 8008036:	3710      	adds	r7, #16
 8008038:	46bd      	mov	sp, r7
 800803a:	bd80      	pop	{r7, pc}

0800803c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800803c:	b580      	push	{r7, lr}
 800803e:	b084      	sub	sp, #16
 8008040:	af00      	add	r7, sp, #0
 8008042:	6078      	str	r0, [r7, #4]
 8008044:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800804c:	2b01      	cmp	r3, #1
 800804e:	d101      	bne.n	8008054 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008050:	2302      	movs	r3, #2
 8008052:	e02d      	b.n	80080b0 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	2201      	movs	r2, #1
 8008058:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	2224      	movs	r2, #36	@ 0x24
 8008060:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	681a      	ldr	r2, [r3, #0]
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	f022 0201 	bic.w	r2, r2, #1
 800807a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	689b      	ldr	r3, [r3, #8]
 8008082:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	683a      	ldr	r2, [r7, #0]
 800808c:	430a      	orrs	r2, r1
 800808e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008090:	6878      	ldr	r0, [r7, #4]
 8008092:	f000 f811 	bl	80080b8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	68fa      	ldr	r2, [r7, #12]
 800809c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	2220      	movs	r2, #32
 80080a2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	2200      	movs	r2, #0
 80080aa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80080ae:	2300      	movs	r3, #0
}
 80080b0:	4618      	mov	r0, r3
 80080b2:	3710      	adds	r7, #16
 80080b4:	46bd      	mov	sp, r7
 80080b6:	bd80      	pop	{r7, pc}

080080b8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80080b8:	b480      	push	{r7}
 80080ba:	b085      	sub	sp, #20
 80080bc:	af00      	add	r7, sp, #0
 80080be:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d108      	bne.n	80080da <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	2201      	movs	r2, #1
 80080cc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	2201      	movs	r2, #1
 80080d4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80080d8:	e031      	b.n	800813e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80080da:	2308      	movs	r3, #8
 80080dc:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80080de:	2308      	movs	r3, #8
 80080e0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	689b      	ldr	r3, [r3, #8]
 80080e8:	0e5b      	lsrs	r3, r3, #25
 80080ea:	b2db      	uxtb	r3, r3
 80080ec:	f003 0307 	and.w	r3, r3, #7
 80080f0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	689b      	ldr	r3, [r3, #8]
 80080f8:	0f5b      	lsrs	r3, r3, #29
 80080fa:	b2db      	uxtb	r3, r3
 80080fc:	f003 0307 	and.w	r3, r3, #7
 8008100:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008102:	7bbb      	ldrb	r3, [r7, #14]
 8008104:	7b3a      	ldrb	r2, [r7, #12]
 8008106:	4911      	ldr	r1, [pc, #68]	@ (800814c <UARTEx_SetNbDataToProcess+0x94>)
 8008108:	5c8a      	ldrb	r2, [r1, r2]
 800810a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800810e:	7b3a      	ldrb	r2, [r7, #12]
 8008110:	490f      	ldr	r1, [pc, #60]	@ (8008150 <UARTEx_SetNbDataToProcess+0x98>)
 8008112:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008114:	fb93 f3f2 	sdiv	r3, r3, r2
 8008118:	b29a      	uxth	r2, r3
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008120:	7bfb      	ldrb	r3, [r7, #15]
 8008122:	7b7a      	ldrb	r2, [r7, #13]
 8008124:	4909      	ldr	r1, [pc, #36]	@ (800814c <UARTEx_SetNbDataToProcess+0x94>)
 8008126:	5c8a      	ldrb	r2, [r1, r2]
 8008128:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800812c:	7b7a      	ldrb	r2, [r7, #13]
 800812e:	4908      	ldr	r1, [pc, #32]	@ (8008150 <UARTEx_SetNbDataToProcess+0x98>)
 8008130:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008132:	fb93 f3f2 	sdiv	r3, r3, r2
 8008136:	b29a      	uxth	r2, r3
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800813e:	bf00      	nop
 8008140:	3714      	adds	r7, #20
 8008142:	46bd      	mov	sp, r7
 8008144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008148:	4770      	bx	lr
 800814a:	bf00      	nop
 800814c:	0800c880 	.word	0x0800c880
 8008150:	0800c888 	.word	0x0800c888

08008154 <_calloc_r>:
 8008154:	b570      	push	{r4, r5, r6, lr}
 8008156:	fba1 5402 	umull	r5, r4, r1, r2
 800815a:	b934      	cbnz	r4, 800816a <_calloc_r+0x16>
 800815c:	4629      	mov	r1, r5
 800815e:	f000 f837 	bl	80081d0 <_malloc_r>
 8008162:	4606      	mov	r6, r0
 8008164:	b928      	cbnz	r0, 8008172 <_calloc_r+0x1e>
 8008166:	4630      	mov	r0, r6
 8008168:	bd70      	pop	{r4, r5, r6, pc}
 800816a:	220c      	movs	r2, #12
 800816c:	6002      	str	r2, [r0, #0]
 800816e:	2600      	movs	r6, #0
 8008170:	e7f9      	b.n	8008166 <_calloc_r+0x12>
 8008172:	462a      	mov	r2, r5
 8008174:	4621      	mov	r1, r4
 8008176:	f001 f8d7 	bl	8009328 <memset>
 800817a:	e7f4      	b.n	8008166 <_calloc_r+0x12>

0800817c <malloc>:
 800817c:	4b02      	ldr	r3, [pc, #8]	@ (8008188 <malloc+0xc>)
 800817e:	4601      	mov	r1, r0
 8008180:	6818      	ldr	r0, [r3, #0]
 8008182:	f000 b825 	b.w	80081d0 <_malloc_r>
 8008186:	bf00      	nop
 8008188:	20000028 	.word	0x20000028

0800818c <sbrk_aligned>:
 800818c:	b570      	push	{r4, r5, r6, lr}
 800818e:	4e0f      	ldr	r6, [pc, #60]	@ (80081cc <sbrk_aligned+0x40>)
 8008190:	460c      	mov	r4, r1
 8008192:	6831      	ldr	r1, [r6, #0]
 8008194:	4605      	mov	r5, r0
 8008196:	b911      	cbnz	r1, 800819e <sbrk_aligned+0x12>
 8008198:	f001 f906 	bl	80093a8 <_sbrk_r>
 800819c:	6030      	str	r0, [r6, #0]
 800819e:	4621      	mov	r1, r4
 80081a0:	4628      	mov	r0, r5
 80081a2:	f001 f901 	bl	80093a8 <_sbrk_r>
 80081a6:	1c43      	adds	r3, r0, #1
 80081a8:	d103      	bne.n	80081b2 <sbrk_aligned+0x26>
 80081aa:	f04f 34ff 	mov.w	r4, #4294967295
 80081ae:	4620      	mov	r0, r4
 80081b0:	bd70      	pop	{r4, r5, r6, pc}
 80081b2:	1cc4      	adds	r4, r0, #3
 80081b4:	f024 0403 	bic.w	r4, r4, #3
 80081b8:	42a0      	cmp	r0, r4
 80081ba:	d0f8      	beq.n	80081ae <sbrk_aligned+0x22>
 80081bc:	1a21      	subs	r1, r4, r0
 80081be:	4628      	mov	r0, r5
 80081c0:	f001 f8f2 	bl	80093a8 <_sbrk_r>
 80081c4:	3001      	adds	r0, #1
 80081c6:	d1f2      	bne.n	80081ae <sbrk_aligned+0x22>
 80081c8:	e7ef      	b.n	80081aa <sbrk_aligned+0x1e>
 80081ca:	bf00      	nop
 80081cc:	20000634 	.word	0x20000634

080081d0 <_malloc_r>:
 80081d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80081d4:	1ccd      	adds	r5, r1, #3
 80081d6:	f025 0503 	bic.w	r5, r5, #3
 80081da:	3508      	adds	r5, #8
 80081dc:	2d0c      	cmp	r5, #12
 80081de:	bf38      	it	cc
 80081e0:	250c      	movcc	r5, #12
 80081e2:	2d00      	cmp	r5, #0
 80081e4:	4606      	mov	r6, r0
 80081e6:	db01      	blt.n	80081ec <_malloc_r+0x1c>
 80081e8:	42a9      	cmp	r1, r5
 80081ea:	d904      	bls.n	80081f6 <_malloc_r+0x26>
 80081ec:	230c      	movs	r3, #12
 80081ee:	6033      	str	r3, [r6, #0]
 80081f0:	2000      	movs	r0, #0
 80081f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80081f6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80082cc <_malloc_r+0xfc>
 80081fa:	f000 f869 	bl	80082d0 <__malloc_lock>
 80081fe:	f8d8 3000 	ldr.w	r3, [r8]
 8008202:	461c      	mov	r4, r3
 8008204:	bb44      	cbnz	r4, 8008258 <_malloc_r+0x88>
 8008206:	4629      	mov	r1, r5
 8008208:	4630      	mov	r0, r6
 800820a:	f7ff ffbf 	bl	800818c <sbrk_aligned>
 800820e:	1c43      	adds	r3, r0, #1
 8008210:	4604      	mov	r4, r0
 8008212:	d158      	bne.n	80082c6 <_malloc_r+0xf6>
 8008214:	f8d8 4000 	ldr.w	r4, [r8]
 8008218:	4627      	mov	r7, r4
 800821a:	2f00      	cmp	r7, #0
 800821c:	d143      	bne.n	80082a6 <_malloc_r+0xd6>
 800821e:	2c00      	cmp	r4, #0
 8008220:	d04b      	beq.n	80082ba <_malloc_r+0xea>
 8008222:	6823      	ldr	r3, [r4, #0]
 8008224:	4639      	mov	r1, r7
 8008226:	4630      	mov	r0, r6
 8008228:	eb04 0903 	add.w	r9, r4, r3
 800822c:	f001 f8bc 	bl	80093a8 <_sbrk_r>
 8008230:	4581      	cmp	r9, r0
 8008232:	d142      	bne.n	80082ba <_malloc_r+0xea>
 8008234:	6821      	ldr	r1, [r4, #0]
 8008236:	1a6d      	subs	r5, r5, r1
 8008238:	4629      	mov	r1, r5
 800823a:	4630      	mov	r0, r6
 800823c:	f7ff ffa6 	bl	800818c <sbrk_aligned>
 8008240:	3001      	adds	r0, #1
 8008242:	d03a      	beq.n	80082ba <_malloc_r+0xea>
 8008244:	6823      	ldr	r3, [r4, #0]
 8008246:	442b      	add	r3, r5
 8008248:	6023      	str	r3, [r4, #0]
 800824a:	f8d8 3000 	ldr.w	r3, [r8]
 800824e:	685a      	ldr	r2, [r3, #4]
 8008250:	bb62      	cbnz	r2, 80082ac <_malloc_r+0xdc>
 8008252:	f8c8 7000 	str.w	r7, [r8]
 8008256:	e00f      	b.n	8008278 <_malloc_r+0xa8>
 8008258:	6822      	ldr	r2, [r4, #0]
 800825a:	1b52      	subs	r2, r2, r5
 800825c:	d420      	bmi.n	80082a0 <_malloc_r+0xd0>
 800825e:	2a0b      	cmp	r2, #11
 8008260:	d917      	bls.n	8008292 <_malloc_r+0xc2>
 8008262:	1961      	adds	r1, r4, r5
 8008264:	42a3      	cmp	r3, r4
 8008266:	6025      	str	r5, [r4, #0]
 8008268:	bf18      	it	ne
 800826a:	6059      	strne	r1, [r3, #4]
 800826c:	6863      	ldr	r3, [r4, #4]
 800826e:	bf08      	it	eq
 8008270:	f8c8 1000 	streq.w	r1, [r8]
 8008274:	5162      	str	r2, [r4, r5]
 8008276:	604b      	str	r3, [r1, #4]
 8008278:	4630      	mov	r0, r6
 800827a:	f000 f82f 	bl	80082dc <__malloc_unlock>
 800827e:	f104 000b 	add.w	r0, r4, #11
 8008282:	1d23      	adds	r3, r4, #4
 8008284:	f020 0007 	bic.w	r0, r0, #7
 8008288:	1ac2      	subs	r2, r0, r3
 800828a:	bf1c      	itt	ne
 800828c:	1a1b      	subne	r3, r3, r0
 800828e:	50a3      	strne	r3, [r4, r2]
 8008290:	e7af      	b.n	80081f2 <_malloc_r+0x22>
 8008292:	6862      	ldr	r2, [r4, #4]
 8008294:	42a3      	cmp	r3, r4
 8008296:	bf0c      	ite	eq
 8008298:	f8c8 2000 	streq.w	r2, [r8]
 800829c:	605a      	strne	r2, [r3, #4]
 800829e:	e7eb      	b.n	8008278 <_malloc_r+0xa8>
 80082a0:	4623      	mov	r3, r4
 80082a2:	6864      	ldr	r4, [r4, #4]
 80082a4:	e7ae      	b.n	8008204 <_malloc_r+0x34>
 80082a6:	463c      	mov	r4, r7
 80082a8:	687f      	ldr	r7, [r7, #4]
 80082aa:	e7b6      	b.n	800821a <_malloc_r+0x4a>
 80082ac:	461a      	mov	r2, r3
 80082ae:	685b      	ldr	r3, [r3, #4]
 80082b0:	42a3      	cmp	r3, r4
 80082b2:	d1fb      	bne.n	80082ac <_malloc_r+0xdc>
 80082b4:	2300      	movs	r3, #0
 80082b6:	6053      	str	r3, [r2, #4]
 80082b8:	e7de      	b.n	8008278 <_malloc_r+0xa8>
 80082ba:	230c      	movs	r3, #12
 80082bc:	6033      	str	r3, [r6, #0]
 80082be:	4630      	mov	r0, r6
 80082c0:	f000 f80c 	bl	80082dc <__malloc_unlock>
 80082c4:	e794      	b.n	80081f0 <_malloc_r+0x20>
 80082c6:	6005      	str	r5, [r0, #0]
 80082c8:	e7d6      	b.n	8008278 <_malloc_r+0xa8>
 80082ca:	bf00      	nop
 80082cc:	20000638 	.word	0x20000638

080082d0 <__malloc_lock>:
 80082d0:	4801      	ldr	r0, [pc, #4]	@ (80082d8 <__malloc_lock+0x8>)
 80082d2:	f001 b8b6 	b.w	8009442 <__retarget_lock_acquire_recursive>
 80082d6:	bf00      	nop
 80082d8:	2000077c 	.word	0x2000077c

080082dc <__malloc_unlock>:
 80082dc:	4801      	ldr	r0, [pc, #4]	@ (80082e4 <__malloc_unlock+0x8>)
 80082de:	f001 b8b1 	b.w	8009444 <__retarget_lock_release_recursive>
 80082e2:	bf00      	nop
 80082e4:	2000077c 	.word	0x2000077c

080082e8 <__cvt>:
 80082e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80082ec:	ec57 6b10 	vmov	r6, r7, d0
 80082f0:	2f00      	cmp	r7, #0
 80082f2:	460c      	mov	r4, r1
 80082f4:	4619      	mov	r1, r3
 80082f6:	463b      	mov	r3, r7
 80082f8:	bfbb      	ittet	lt
 80082fa:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80082fe:	461f      	movlt	r7, r3
 8008300:	2300      	movge	r3, #0
 8008302:	232d      	movlt	r3, #45	@ 0x2d
 8008304:	700b      	strb	r3, [r1, #0]
 8008306:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008308:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800830c:	4691      	mov	r9, r2
 800830e:	f023 0820 	bic.w	r8, r3, #32
 8008312:	bfbc      	itt	lt
 8008314:	4632      	movlt	r2, r6
 8008316:	4616      	movlt	r6, r2
 8008318:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800831c:	d005      	beq.n	800832a <__cvt+0x42>
 800831e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8008322:	d100      	bne.n	8008326 <__cvt+0x3e>
 8008324:	3401      	adds	r4, #1
 8008326:	2102      	movs	r1, #2
 8008328:	e000      	b.n	800832c <__cvt+0x44>
 800832a:	2103      	movs	r1, #3
 800832c:	ab03      	add	r3, sp, #12
 800832e:	9301      	str	r3, [sp, #4]
 8008330:	ab02      	add	r3, sp, #8
 8008332:	9300      	str	r3, [sp, #0]
 8008334:	ec47 6b10 	vmov	d0, r6, r7
 8008338:	4653      	mov	r3, sl
 800833a:	4622      	mov	r2, r4
 800833c:	f001 f920 	bl	8009580 <_dtoa_r>
 8008340:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8008344:	4605      	mov	r5, r0
 8008346:	d119      	bne.n	800837c <__cvt+0x94>
 8008348:	f019 0f01 	tst.w	r9, #1
 800834c:	d00e      	beq.n	800836c <__cvt+0x84>
 800834e:	eb00 0904 	add.w	r9, r0, r4
 8008352:	2200      	movs	r2, #0
 8008354:	2300      	movs	r3, #0
 8008356:	4630      	mov	r0, r6
 8008358:	4639      	mov	r1, r7
 800835a:	f7f8 fbbd 	bl	8000ad8 <__aeabi_dcmpeq>
 800835e:	b108      	cbz	r0, 8008364 <__cvt+0x7c>
 8008360:	f8cd 900c 	str.w	r9, [sp, #12]
 8008364:	2230      	movs	r2, #48	@ 0x30
 8008366:	9b03      	ldr	r3, [sp, #12]
 8008368:	454b      	cmp	r3, r9
 800836a:	d31e      	bcc.n	80083aa <__cvt+0xc2>
 800836c:	9b03      	ldr	r3, [sp, #12]
 800836e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008370:	1b5b      	subs	r3, r3, r5
 8008372:	4628      	mov	r0, r5
 8008374:	6013      	str	r3, [r2, #0]
 8008376:	b004      	add	sp, #16
 8008378:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800837c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008380:	eb00 0904 	add.w	r9, r0, r4
 8008384:	d1e5      	bne.n	8008352 <__cvt+0x6a>
 8008386:	7803      	ldrb	r3, [r0, #0]
 8008388:	2b30      	cmp	r3, #48	@ 0x30
 800838a:	d10a      	bne.n	80083a2 <__cvt+0xba>
 800838c:	2200      	movs	r2, #0
 800838e:	2300      	movs	r3, #0
 8008390:	4630      	mov	r0, r6
 8008392:	4639      	mov	r1, r7
 8008394:	f7f8 fba0 	bl	8000ad8 <__aeabi_dcmpeq>
 8008398:	b918      	cbnz	r0, 80083a2 <__cvt+0xba>
 800839a:	f1c4 0401 	rsb	r4, r4, #1
 800839e:	f8ca 4000 	str.w	r4, [sl]
 80083a2:	f8da 3000 	ldr.w	r3, [sl]
 80083a6:	4499      	add	r9, r3
 80083a8:	e7d3      	b.n	8008352 <__cvt+0x6a>
 80083aa:	1c59      	adds	r1, r3, #1
 80083ac:	9103      	str	r1, [sp, #12]
 80083ae:	701a      	strb	r2, [r3, #0]
 80083b0:	e7d9      	b.n	8008366 <__cvt+0x7e>

080083b2 <__exponent>:
 80083b2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80083b4:	2900      	cmp	r1, #0
 80083b6:	bfba      	itte	lt
 80083b8:	4249      	neglt	r1, r1
 80083ba:	232d      	movlt	r3, #45	@ 0x2d
 80083bc:	232b      	movge	r3, #43	@ 0x2b
 80083be:	2909      	cmp	r1, #9
 80083c0:	7002      	strb	r2, [r0, #0]
 80083c2:	7043      	strb	r3, [r0, #1]
 80083c4:	dd29      	ble.n	800841a <__exponent+0x68>
 80083c6:	f10d 0307 	add.w	r3, sp, #7
 80083ca:	461d      	mov	r5, r3
 80083cc:	270a      	movs	r7, #10
 80083ce:	461a      	mov	r2, r3
 80083d0:	fbb1 f6f7 	udiv	r6, r1, r7
 80083d4:	fb07 1416 	mls	r4, r7, r6, r1
 80083d8:	3430      	adds	r4, #48	@ 0x30
 80083da:	f802 4c01 	strb.w	r4, [r2, #-1]
 80083de:	460c      	mov	r4, r1
 80083e0:	2c63      	cmp	r4, #99	@ 0x63
 80083e2:	f103 33ff 	add.w	r3, r3, #4294967295
 80083e6:	4631      	mov	r1, r6
 80083e8:	dcf1      	bgt.n	80083ce <__exponent+0x1c>
 80083ea:	3130      	adds	r1, #48	@ 0x30
 80083ec:	1e94      	subs	r4, r2, #2
 80083ee:	f803 1c01 	strb.w	r1, [r3, #-1]
 80083f2:	1c41      	adds	r1, r0, #1
 80083f4:	4623      	mov	r3, r4
 80083f6:	42ab      	cmp	r3, r5
 80083f8:	d30a      	bcc.n	8008410 <__exponent+0x5e>
 80083fa:	f10d 0309 	add.w	r3, sp, #9
 80083fe:	1a9b      	subs	r3, r3, r2
 8008400:	42ac      	cmp	r4, r5
 8008402:	bf88      	it	hi
 8008404:	2300      	movhi	r3, #0
 8008406:	3302      	adds	r3, #2
 8008408:	4403      	add	r3, r0
 800840a:	1a18      	subs	r0, r3, r0
 800840c:	b003      	add	sp, #12
 800840e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008410:	f813 6b01 	ldrb.w	r6, [r3], #1
 8008414:	f801 6f01 	strb.w	r6, [r1, #1]!
 8008418:	e7ed      	b.n	80083f6 <__exponent+0x44>
 800841a:	2330      	movs	r3, #48	@ 0x30
 800841c:	3130      	adds	r1, #48	@ 0x30
 800841e:	7083      	strb	r3, [r0, #2]
 8008420:	70c1      	strb	r1, [r0, #3]
 8008422:	1d03      	adds	r3, r0, #4
 8008424:	e7f1      	b.n	800840a <__exponent+0x58>
	...

08008428 <_printf_float>:
 8008428:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800842c:	b08d      	sub	sp, #52	@ 0x34
 800842e:	460c      	mov	r4, r1
 8008430:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8008434:	4616      	mov	r6, r2
 8008436:	461f      	mov	r7, r3
 8008438:	4605      	mov	r5, r0
 800843a:	f000 ff7d 	bl	8009338 <_localeconv_r>
 800843e:	6803      	ldr	r3, [r0, #0]
 8008440:	9304      	str	r3, [sp, #16]
 8008442:	4618      	mov	r0, r3
 8008444:	f7f7 ff1c 	bl	8000280 <strlen>
 8008448:	2300      	movs	r3, #0
 800844a:	930a      	str	r3, [sp, #40]	@ 0x28
 800844c:	f8d8 3000 	ldr.w	r3, [r8]
 8008450:	9005      	str	r0, [sp, #20]
 8008452:	3307      	adds	r3, #7
 8008454:	f023 0307 	bic.w	r3, r3, #7
 8008458:	f103 0208 	add.w	r2, r3, #8
 800845c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8008460:	f8d4 b000 	ldr.w	fp, [r4]
 8008464:	f8c8 2000 	str.w	r2, [r8]
 8008468:	e9d3 8900 	ldrd	r8, r9, [r3]
 800846c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8008470:	9307      	str	r3, [sp, #28]
 8008472:	f8cd 8018 	str.w	r8, [sp, #24]
 8008476:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800847a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800847e:	4b9c      	ldr	r3, [pc, #624]	@ (80086f0 <_printf_float+0x2c8>)
 8008480:	f04f 32ff 	mov.w	r2, #4294967295
 8008484:	f7f8 fb5a 	bl	8000b3c <__aeabi_dcmpun>
 8008488:	bb70      	cbnz	r0, 80084e8 <_printf_float+0xc0>
 800848a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800848e:	4b98      	ldr	r3, [pc, #608]	@ (80086f0 <_printf_float+0x2c8>)
 8008490:	f04f 32ff 	mov.w	r2, #4294967295
 8008494:	f7f8 fb34 	bl	8000b00 <__aeabi_dcmple>
 8008498:	bb30      	cbnz	r0, 80084e8 <_printf_float+0xc0>
 800849a:	2200      	movs	r2, #0
 800849c:	2300      	movs	r3, #0
 800849e:	4640      	mov	r0, r8
 80084a0:	4649      	mov	r1, r9
 80084a2:	f7f8 fb23 	bl	8000aec <__aeabi_dcmplt>
 80084a6:	b110      	cbz	r0, 80084ae <_printf_float+0x86>
 80084a8:	232d      	movs	r3, #45	@ 0x2d
 80084aa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80084ae:	4a91      	ldr	r2, [pc, #580]	@ (80086f4 <_printf_float+0x2cc>)
 80084b0:	4b91      	ldr	r3, [pc, #580]	@ (80086f8 <_printf_float+0x2d0>)
 80084b2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80084b6:	bf8c      	ite	hi
 80084b8:	4690      	movhi	r8, r2
 80084ba:	4698      	movls	r8, r3
 80084bc:	2303      	movs	r3, #3
 80084be:	6123      	str	r3, [r4, #16]
 80084c0:	f02b 0304 	bic.w	r3, fp, #4
 80084c4:	6023      	str	r3, [r4, #0]
 80084c6:	f04f 0900 	mov.w	r9, #0
 80084ca:	9700      	str	r7, [sp, #0]
 80084cc:	4633      	mov	r3, r6
 80084ce:	aa0b      	add	r2, sp, #44	@ 0x2c
 80084d0:	4621      	mov	r1, r4
 80084d2:	4628      	mov	r0, r5
 80084d4:	f000 f9d2 	bl	800887c <_printf_common>
 80084d8:	3001      	adds	r0, #1
 80084da:	f040 808d 	bne.w	80085f8 <_printf_float+0x1d0>
 80084de:	f04f 30ff 	mov.w	r0, #4294967295
 80084e2:	b00d      	add	sp, #52	@ 0x34
 80084e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084e8:	4642      	mov	r2, r8
 80084ea:	464b      	mov	r3, r9
 80084ec:	4640      	mov	r0, r8
 80084ee:	4649      	mov	r1, r9
 80084f0:	f7f8 fb24 	bl	8000b3c <__aeabi_dcmpun>
 80084f4:	b140      	cbz	r0, 8008508 <_printf_float+0xe0>
 80084f6:	464b      	mov	r3, r9
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	bfbc      	itt	lt
 80084fc:	232d      	movlt	r3, #45	@ 0x2d
 80084fe:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8008502:	4a7e      	ldr	r2, [pc, #504]	@ (80086fc <_printf_float+0x2d4>)
 8008504:	4b7e      	ldr	r3, [pc, #504]	@ (8008700 <_printf_float+0x2d8>)
 8008506:	e7d4      	b.n	80084b2 <_printf_float+0x8a>
 8008508:	6863      	ldr	r3, [r4, #4]
 800850a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800850e:	9206      	str	r2, [sp, #24]
 8008510:	1c5a      	adds	r2, r3, #1
 8008512:	d13b      	bne.n	800858c <_printf_float+0x164>
 8008514:	2306      	movs	r3, #6
 8008516:	6063      	str	r3, [r4, #4]
 8008518:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800851c:	2300      	movs	r3, #0
 800851e:	6022      	str	r2, [r4, #0]
 8008520:	9303      	str	r3, [sp, #12]
 8008522:	ab0a      	add	r3, sp, #40	@ 0x28
 8008524:	e9cd a301 	strd	sl, r3, [sp, #4]
 8008528:	ab09      	add	r3, sp, #36	@ 0x24
 800852a:	9300      	str	r3, [sp, #0]
 800852c:	6861      	ldr	r1, [r4, #4]
 800852e:	ec49 8b10 	vmov	d0, r8, r9
 8008532:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8008536:	4628      	mov	r0, r5
 8008538:	f7ff fed6 	bl	80082e8 <__cvt>
 800853c:	9b06      	ldr	r3, [sp, #24]
 800853e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008540:	2b47      	cmp	r3, #71	@ 0x47
 8008542:	4680      	mov	r8, r0
 8008544:	d129      	bne.n	800859a <_printf_float+0x172>
 8008546:	1cc8      	adds	r0, r1, #3
 8008548:	db02      	blt.n	8008550 <_printf_float+0x128>
 800854a:	6863      	ldr	r3, [r4, #4]
 800854c:	4299      	cmp	r1, r3
 800854e:	dd41      	ble.n	80085d4 <_printf_float+0x1ac>
 8008550:	f1aa 0a02 	sub.w	sl, sl, #2
 8008554:	fa5f fa8a 	uxtb.w	sl, sl
 8008558:	3901      	subs	r1, #1
 800855a:	4652      	mov	r2, sl
 800855c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8008560:	9109      	str	r1, [sp, #36]	@ 0x24
 8008562:	f7ff ff26 	bl	80083b2 <__exponent>
 8008566:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008568:	1813      	adds	r3, r2, r0
 800856a:	2a01      	cmp	r2, #1
 800856c:	4681      	mov	r9, r0
 800856e:	6123      	str	r3, [r4, #16]
 8008570:	dc02      	bgt.n	8008578 <_printf_float+0x150>
 8008572:	6822      	ldr	r2, [r4, #0]
 8008574:	07d2      	lsls	r2, r2, #31
 8008576:	d501      	bpl.n	800857c <_printf_float+0x154>
 8008578:	3301      	adds	r3, #1
 800857a:	6123      	str	r3, [r4, #16]
 800857c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8008580:	2b00      	cmp	r3, #0
 8008582:	d0a2      	beq.n	80084ca <_printf_float+0xa2>
 8008584:	232d      	movs	r3, #45	@ 0x2d
 8008586:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800858a:	e79e      	b.n	80084ca <_printf_float+0xa2>
 800858c:	9a06      	ldr	r2, [sp, #24]
 800858e:	2a47      	cmp	r2, #71	@ 0x47
 8008590:	d1c2      	bne.n	8008518 <_printf_float+0xf0>
 8008592:	2b00      	cmp	r3, #0
 8008594:	d1c0      	bne.n	8008518 <_printf_float+0xf0>
 8008596:	2301      	movs	r3, #1
 8008598:	e7bd      	b.n	8008516 <_printf_float+0xee>
 800859a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800859e:	d9db      	bls.n	8008558 <_printf_float+0x130>
 80085a0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80085a4:	d118      	bne.n	80085d8 <_printf_float+0x1b0>
 80085a6:	2900      	cmp	r1, #0
 80085a8:	6863      	ldr	r3, [r4, #4]
 80085aa:	dd0b      	ble.n	80085c4 <_printf_float+0x19c>
 80085ac:	6121      	str	r1, [r4, #16]
 80085ae:	b913      	cbnz	r3, 80085b6 <_printf_float+0x18e>
 80085b0:	6822      	ldr	r2, [r4, #0]
 80085b2:	07d0      	lsls	r0, r2, #31
 80085b4:	d502      	bpl.n	80085bc <_printf_float+0x194>
 80085b6:	3301      	adds	r3, #1
 80085b8:	440b      	add	r3, r1
 80085ba:	6123      	str	r3, [r4, #16]
 80085bc:	65a1      	str	r1, [r4, #88]	@ 0x58
 80085be:	f04f 0900 	mov.w	r9, #0
 80085c2:	e7db      	b.n	800857c <_printf_float+0x154>
 80085c4:	b913      	cbnz	r3, 80085cc <_printf_float+0x1a4>
 80085c6:	6822      	ldr	r2, [r4, #0]
 80085c8:	07d2      	lsls	r2, r2, #31
 80085ca:	d501      	bpl.n	80085d0 <_printf_float+0x1a8>
 80085cc:	3302      	adds	r3, #2
 80085ce:	e7f4      	b.n	80085ba <_printf_float+0x192>
 80085d0:	2301      	movs	r3, #1
 80085d2:	e7f2      	b.n	80085ba <_printf_float+0x192>
 80085d4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80085d8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80085da:	4299      	cmp	r1, r3
 80085dc:	db05      	blt.n	80085ea <_printf_float+0x1c2>
 80085de:	6823      	ldr	r3, [r4, #0]
 80085e0:	6121      	str	r1, [r4, #16]
 80085e2:	07d8      	lsls	r0, r3, #31
 80085e4:	d5ea      	bpl.n	80085bc <_printf_float+0x194>
 80085e6:	1c4b      	adds	r3, r1, #1
 80085e8:	e7e7      	b.n	80085ba <_printf_float+0x192>
 80085ea:	2900      	cmp	r1, #0
 80085ec:	bfd4      	ite	le
 80085ee:	f1c1 0202 	rsble	r2, r1, #2
 80085f2:	2201      	movgt	r2, #1
 80085f4:	4413      	add	r3, r2
 80085f6:	e7e0      	b.n	80085ba <_printf_float+0x192>
 80085f8:	6823      	ldr	r3, [r4, #0]
 80085fa:	055a      	lsls	r2, r3, #21
 80085fc:	d407      	bmi.n	800860e <_printf_float+0x1e6>
 80085fe:	6923      	ldr	r3, [r4, #16]
 8008600:	4642      	mov	r2, r8
 8008602:	4631      	mov	r1, r6
 8008604:	4628      	mov	r0, r5
 8008606:	47b8      	blx	r7
 8008608:	3001      	adds	r0, #1
 800860a:	d12b      	bne.n	8008664 <_printf_float+0x23c>
 800860c:	e767      	b.n	80084de <_printf_float+0xb6>
 800860e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008612:	f240 80dd 	bls.w	80087d0 <_printf_float+0x3a8>
 8008616:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800861a:	2200      	movs	r2, #0
 800861c:	2300      	movs	r3, #0
 800861e:	f7f8 fa5b 	bl	8000ad8 <__aeabi_dcmpeq>
 8008622:	2800      	cmp	r0, #0
 8008624:	d033      	beq.n	800868e <_printf_float+0x266>
 8008626:	4a37      	ldr	r2, [pc, #220]	@ (8008704 <_printf_float+0x2dc>)
 8008628:	2301      	movs	r3, #1
 800862a:	4631      	mov	r1, r6
 800862c:	4628      	mov	r0, r5
 800862e:	47b8      	blx	r7
 8008630:	3001      	adds	r0, #1
 8008632:	f43f af54 	beq.w	80084de <_printf_float+0xb6>
 8008636:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800863a:	4543      	cmp	r3, r8
 800863c:	db02      	blt.n	8008644 <_printf_float+0x21c>
 800863e:	6823      	ldr	r3, [r4, #0]
 8008640:	07d8      	lsls	r0, r3, #31
 8008642:	d50f      	bpl.n	8008664 <_printf_float+0x23c>
 8008644:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008648:	4631      	mov	r1, r6
 800864a:	4628      	mov	r0, r5
 800864c:	47b8      	blx	r7
 800864e:	3001      	adds	r0, #1
 8008650:	f43f af45 	beq.w	80084de <_printf_float+0xb6>
 8008654:	f04f 0900 	mov.w	r9, #0
 8008658:	f108 38ff 	add.w	r8, r8, #4294967295
 800865c:	f104 0a1a 	add.w	sl, r4, #26
 8008660:	45c8      	cmp	r8, r9
 8008662:	dc09      	bgt.n	8008678 <_printf_float+0x250>
 8008664:	6823      	ldr	r3, [r4, #0]
 8008666:	079b      	lsls	r3, r3, #30
 8008668:	f100 8103 	bmi.w	8008872 <_printf_float+0x44a>
 800866c:	68e0      	ldr	r0, [r4, #12]
 800866e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008670:	4298      	cmp	r0, r3
 8008672:	bfb8      	it	lt
 8008674:	4618      	movlt	r0, r3
 8008676:	e734      	b.n	80084e2 <_printf_float+0xba>
 8008678:	2301      	movs	r3, #1
 800867a:	4652      	mov	r2, sl
 800867c:	4631      	mov	r1, r6
 800867e:	4628      	mov	r0, r5
 8008680:	47b8      	blx	r7
 8008682:	3001      	adds	r0, #1
 8008684:	f43f af2b 	beq.w	80084de <_printf_float+0xb6>
 8008688:	f109 0901 	add.w	r9, r9, #1
 800868c:	e7e8      	b.n	8008660 <_printf_float+0x238>
 800868e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008690:	2b00      	cmp	r3, #0
 8008692:	dc39      	bgt.n	8008708 <_printf_float+0x2e0>
 8008694:	4a1b      	ldr	r2, [pc, #108]	@ (8008704 <_printf_float+0x2dc>)
 8008696:	2301      	movs	r3, #1
 8008698:	4631      	mov	r1, r6
 800869a:	4628      	mov	r0, r5
 800869c:	47b8      	blx	r7
 800869e:	3001      	adds	r0, #1
 80086a0:	f43f af1d 	beq.w	80084de <_printf_float+0xb6>
 80086a4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80086a8:	ea59 0303 	orrs.w	r3, r9, r3
 80086ac:	d102      	bne.n	80086b4 <_printf_float+0x28c>
 80086ae:	6823      	ldr	r3, [r4, #0]
 80086b0:	07d9      	lsls	r1, r3, #31
 80086b2:	d5d7      	bpl.n	8008664 <_printf_float+0x23c>
 80086b4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80086b8:	4631      	mov	r1, r6
 80086ba:	4628      	mov	r0, r5
 80086bc:	47b8      	blx	r7
 80086be:	3001      	adds	r0, #1
 80086c0:	f43f af0d 	beq.w	80084de <_printf_float+0xb6>
 80086c4:	f04f 0a00 	mov.w	sl, #0
 80086c8:	f104 0b1a 	add.w	fp, r4, #26
 80086cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80086ce:	425b      	negs	r3, r3
 80086d0:	4553      	cmp	r3, sl
 80086d2:	dc01      	bgt.n	80086d8 <_printf_float+0x2b0>
 80086d4:	464b      	mov	r3, r9
 80086d6:	e793      	b.n	8008600 <_printf_float+0x1d8>
 80086d8:	2301      	movs	r3, #1
 80086da:	465a      	mov	r2, fp
 80086dc:	4631      	mov	r1, r6
 80086de:	4628      	mov	r0, r5
 80086e0:	47b8      	blx	r7
 80086e2:	3001      	adds	r0, #1
 80086e4:	f43f aefb 	beq.w	80084de <_printf_float+0xb6>
 80086e8:	f10a 0a01 	add.w	sl, sl, #1
 80086ec:	e7ee      	b.n	80086cc <_printf_float+0x2a4>
 80086ee:	bf00      	nop
 80086f0:	7fefffff 	.word	0x7fefffff
 80086f4:	0800c894 	.word	0x0800c894
 80086f8:	0800c890 	.word	0x0800c890
 80086fc:	0800c89c 	.word	0x0800c89c
 8008700:	0800c898 	.word	0x0800c898
 8008704:	0800c8a0 	.word	0x0800c8a0
 8008708:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800870a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800870e:	4553      	cmp	r3, sl
 8008710:	bfa8      	it	ge
 8008712:	4653      	movge	r3, sl
 8008714:	2b00      	cmp	r3, #0
 8008716:	4699      	mov	r9, r3
 8008718:	dc36      	bgt.n	8008788 <_printf_float+0x360>
 800871a:	f04f 0b00 	mov.w	fp, #0
 800871e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008722:	f104 021a 	add.w	r2, r4, #26
 8008726:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008728:	9306      	str	r3, [sp, #24]
 800872a:	eba3 0309 	sub.w	r3, r3, r9
 800872e:	455b      	cmp	r3, fp
 8008730:	dc31      	bgt.n	8008796 <_printf_float+0x36e>
 8008732:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008734:	459a      	cmp	sl, r3
 8008736:	dc3a      	bgt.n	80087ae <_printf_float+0x386>
 8008738:	6823      	ldr	r3, [r4, #0]
 800873a:	07da      	lsls	r2, r3, #31
 800873c:	d437      	bmi.n	80087ae <_printf_float+0x386>
 800873e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008740:	ebaa 0903 	sub.w	r9, sl, r3
 8008744:	9b06      	ldr	r3, [sp, #24]
 8008746:	ebaa 0303 	sub.w	r3, sl, r3
 800874a:	4599      	cmp	r9, r3
 800874c:	bfa8      	it	ge
 800874e:	4699      	movge	r9, r3
 8008750:	f1b9 0f00 	cmp.w	r9, #0
 8008754:	dc33      	bgt.n	80087be <_printf_float+0x396>
 8008756:	f04f 0800 	mov.w	r8, #0
 800875a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800875e:	f104 0b1a 	add.w	fp, r4, #26
 8008762:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008764:	ebaa 0303 	sub.w	r3, sl, r3
 8008768:	eba3 0309 	sub.w	r3, r3, r9
 800876c:	4543      	cmp	r3, r8
 800876e:	f77f af79 	ble.w	8008664 <_printf_float+0x23c>
 8008772:	2301      	movs	r3, #1
 8008774:	465a      	mov	r2, fp
 8008776:	4631      	mov	r1, r6
 8008778:	4628      	mov	r0, r5
 800877a:	47b8      	blx	r7
 800877c:	3001      	adds	r0, #1
 800877e:	f43f aeae 	beq.w	80084de <_printf_float+0xb6>
 8008782:	f108 0801 	add.w	r8, r8, #1
 8008786:	e7ec      	b.n	8008762 <_printf_float+0x33a>
 8008788:	4642      	mov	r2, r8
 800878a:	4631      	mov	r1, r6
 800878c:	4628      	mov	r0, r5
 800878e:	47b8      	blx	r7
 8008790:	3001      	adds	r0, #1
 8008792:	d1c2      	bne.n	800871a <_printf_float+0x2f2>
 8008794:	e6a3      	b.n	80084de <_printf_float+0xb6>
 8008796:	2301      	movs	r3, #1
 8008798:	4631      	mov	r1, r6
 800879a:	4628      	mov	r0, r5
 800879c:	9206      	str	r2, [sp, #24]
 800879e:	47b8      	blx	r7
 80087a0:	3001      	adds	r0, #1
 80087a2:	f43f ae9c 	beq.w	80084de <_printf_float+0xb6>
 80087a6:	9a06      	ldr	r2, [sp, #24]
 80087a8:	f10b 0b01 	add.w	fp, fp, #1
 80087ac:	e7bb      	b.n	8008726 <_printf_float+0x2fe>
 80087ae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80087b2:	4631      	mov	r1, r6
 80087b4:	4628      	mov	r0, r5
 80087b6:	47b8      	blx	r7
 80087b8:	3001      	adds	r0, #1
 80087ba:	d1c0      	bne.n	800873e <_printf_float+0x316>
 80087bc:	e68f      	b.n	80084de <_printf_float+0xb6>
 80087be:	9a06      	ldr	r2, [sp, #24]
 80087c0:	464b      	mov	r3, r9
 80087c2:	4442      	add	r2, r8
 80087c4:	4631      	mov	r1, r6
 80087c6:	4628      	mov	r0, r5
 80087c8:	47b8      	blx	r7
 80087ca:	3001      	adds	r0, #1
 80087cc:	d1c3      	bne.n	8008756 <_printf_float+0x32e>
 80087ce:	e686      	b.n	80084de <_printf_float+0xb6>
 80087d0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80087d4:	f1ba 0f01 	cmp.w	sl, #1
 80087d8:	dc01      	bgt.n	80087de <_printf_float+0x3b6>
 80087da:	07db      	lsls	r3, r3, #31
 80087dc:	d536      	bpl.n	800884c <_printf_float+0x424>
 80087de:	2301      	movs	r3, #1
 80087e0:	4642      	mov	r2, r8
 80087e2:	4631      	mov	r1, r6
 80087e4:	4628      	mov	r0, r5
 80087e6:	47b8      	blx	r7
 80087e8:	3001      	adds	r0, #1
 80087ea:	f43f ae78 	beq.w	80084de <_printf_float+0xb6>
 80087ee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80087f2:	4631      	mov	r1, r6
 80087f4:	4628      	mov	r0, r5
 80087f6:	47b8      	blx	r7
 80087f8:	3001      	adds	r0, #1
 80087fa:	f43f ae70 	beq.w	80084de <_printf_float+0xb6>
 80087fe:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008802:	2200      	movs	r2, #0
 8008804:	2300      	movs	r3, #0
 8008806:	f10a 3aff 	add.w	sl, sl, #4294967295
 800880a:	f7f8 f965 	bl	8000ad8 <__aeabi_dcmpeq>
 800880e:	b9c0      	cbnz	r0, 8008842 <_printf_float+0x41a>
 8008810:	4653      	mov	r3, sl
 8008812:	f108 0201 	add.w	r2, r8, #1
 8008816:	4631      	mov	r1, r6
 8008818:	4628      	mov	r0, r5
 800881a:	47b8      	blx	r7
 800881c:	3001      	adds	r0, #1
 800881e:	d10c      	bne.n	800883a <_printf_float+0x412>
 8008820:	e65d      	b.n	80084de <_printf_float+0xb6>
 8008822:	2301      	movs	r3, #1
 8008824:	465a      	mov	r2, fp
 8008826:	4631      	mov	r1, r6
 8008828:	4628      	mov	r0, r5
 800882a:	47b8      	blx	r7
 800882c:	3001      	adds	r0, #1
 800882e:	f43f ae56 	beq.w	80084de <_printf_float+0xb6>
 8008832:	f108 0801 	add.w	r8, r8, #1
 8008836:	45d0      	cmp	r8, sl
 8008838:	dbf3      	blt.n	8008822 <_printf_float+0x3fa>
 800883a:	464b      	mov	r3, r9
 800883c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8008840:	e6df      	b.n	8008602 <_printf_float+0x1da>
 8008842:	f04f 0800 	mov.w	r8, #0
 8008846:	f104 0b1a 	add.w	fp, r4, #26
 800884a:	e7f4      	b.n	8008836 <_printf_float+0x40e>
 800884c:	2301      	movs	r3, #1
 800884e:	4642      	mov	r2, r8
 8008850:	e7e1      	b.n	8008816 <_printf_float+0x3ee>
 8008852:	2301      	movs	r3, #1
 8008854:	464a      	mov	r2, r9
 8008856:	4631      	mov	r1, r6
 8008858:	4628      	mov	r0, r5
 800885a:	47b8      	blx	r7
 800885c:	3001      	adds	r0, #1
 800885e:	f43f ae3e 	beq.w	80084de <_printf_float+0xb6>
 8008862:	f108 0801 	add.w	r8, r8, #1
 8008866:	68e3      	ldr	r3, [r4, #12]
 8008868:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800886a:	1a5b      	subs	r3, r3, r1
 800886c:	4543      	cmp	r3, r8
 800886e:	dcf0      	bgt.n	8008852 <_printf_float+0x42a>
 8008870:	e6fc      	b.n	800866c <_printf_float+0x244>
 8008872:	f04f 0800 	mov.w	r8, #0
 8008876:	f104 0919 	add.w	r9, r4, #25
 800887a:	e7f4      	b.n	8008866 <_printf_float+0x43e>

0800887c <_printf_common>:
 800887c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008880:	4616      	mov	r6, r2
 8008882:	4698      	mov	r8, r3
 8008884:	688a      	ldr	r2, [r1, #8]
 8008886:	690b      	ldr	r3, [r1, #16]
 8008888:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800888c:	4293      	cmp	r3, r2
 800888e:	bfb8      	it	lt
 8008890:	4613      	movlt	r3, r2
 8008892:	6033      	str	r3, [r6, #0]
 8008894:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008898:	4607      	mov	r7, r0
 800889a:	460c      	mov	r4, r1
 800889c:	b10a      	cbz	r2, 80088a2 <_printf_common+0x26>
 800889e:	3301      	adds	r3, #1
 80088a0:	6033      	str	r3, [r6, #0]
 80088a2:	6823      	ldr	r3, [r4, #0]
 80088a4:	0699      	lsls	r1, r3, #26
 80088a6:	bf42      	ittt	mi
 80088a8:	6833      	ldrmi	r3, [r6, #0]
 80088aa:	3302      	addmi	r3, #2
 80088ac:	6033      	strmi	r3, [r6, #0]
 80088ae:	6825      	ldr	r5, [r4, #0]
 80088b0:	f015 0506 	ands.w	r5, r5, #6
 80088b4:	d106      	bne.n	80088c4 <_printf_common+0x48>
 80088b6:	f104 0a19 	add.w	sl, r4, #25
 80088ba:	68e3      	ldr	r3, [r4, #12]
 80088bc:	6832      	ldr	r2, [r6, #0]
 80088be:	1a9b      	subs	r3, r3, r2
 80088c0:	42ab      	cmp	r3, r5
 80088c2:	dc26      	bgt.n	8008912 <_printf_common+0x96>
 80088c4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80088c8:	6822      	ldr	r2, [r4, #0]
 80088ca:	3b00      	subs	r3, #0
 80088cc:	bf18      	it	ne
 80088ce:	2301      	movne	r3, #1
 80088d0:	0692      	lsls	r2, r2, #26
 80088d2:	d42b      	bmi.n	800892c <_printf_common+0xb0>
 80088d4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80088d8:	4641      	mov	r1, r8
 80088da:	4638      	mov	r0, r7
 80088dc:	47c8      	blx	r9
 80088de:	3001      	adds	r0, #1
 80088e0:	d01e      	beq.n	8008920 <_printf_common+0xa4>
 80088e2:	6823      	ldr	r3, [r4, #0]
 80088e4:	6922      	ldr	r2, [r4, #16]
 80088e6:	f003 0306 	and.w	r3, r3, #6
 80088ea:	2b04      	cmp	r3, #4
 80088ec:	bf02      	ittt	eq
 80088ee:	68e5      	ldreq	r5, [r4, #12]
 80088f0:	6833      	ldreq	r3, [r6, #0]
 80088f2:	1aed      	subeq	r5, r5, r3
 80088f4:	68a3      	ldr	r3, [r4, #8]
 80088f6:	bf0c      	ite	eq
 80088f8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80088fc:	2500      	movne	r5, #0
 80088fe:	4293      	cmp	r3, r2
 8008900:	bfc4      	itt	gt
 8008902:	1a9b      	subgt	r3, r3, r2
 8008904:	18ed      	addgt	r5, r5, r3
 8008906:	2600      	movs	r6, #0
 8008908:	341a      	adds	r4, #26
 800890a:	42b5      	cmp	r5, r6
 800890c:	d11a      	bne.n	8008944 <_printf_common+0xc8>
 800890e:	2000      	movs	r0, #0
 8008910:	e008      	b.n	8008924 <_printf_common+0xa8>
 8008912:	2301      	movs	r3, #1
 8008914:	4652      	mov	r2, sl
 8008916:	4641      	mov	r1, r8
 8008918:	4638      	mov	r0, r7
 800891a:	47c8      	blx	r9
 800891c:	3001      	adds	r0, #1
 800891e:	d103      	bne.n	8008928 <_printf_common+0xac>
 8008920:	f04f 30ff 	mov.w	r0, #4294967295
 8008924:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008928:	3501      	adds	r5, #1
 800892a:	e7c6      	b.n	80088ba <_printf_common+0x3e>
 800892c:	18e1      	adds	r1, r4, r3
 800892e:	1c5a      	adds	r2, r3, #1
 8008930:	2030      	movs	r0, #48	@ 0x30
 8008932:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008936:	4422      	add	r2, r4
 8008938:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800893c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008940:	3302      	adds	r3, #2
 8008942:	e7c7      	b.n	80088d4 <_printf_common+0x58>
 8008944:	2301      	movs	r3, #1
 8008946:	4622      	mov	r2, r4
 8008948:	4641      	mov	r1, r8
 800894a:	4638      	mov	r0, r7
 800894c:	47c8      	blx	r9
 800894e:	3001      	adds	r0, #1
 8008950:	d0e6      	beq.n	8008920 <_printf_common+0xa4>
 8008952:	3601      	adds	r6, #1
 8008954:	e7d9      	b.n	800890a <_printf_common+0x8e>
	...

08008958 <_printf_i>:
 8008958:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800895c:	7e0f      	ldrb	r7, [r1, #24]
 800895e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008960:	2f78      	cmp	r7, #120	@ 0x78
 8008962:	4691      	mov	r9, r2
 8008964:	4680      	mov	r8, r0
 8008966:	460c      	mov	r4, r1
 8008968:	469a      	mov	sl, r3
 800896a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800896e:	d807      	bhi.n	8008980 <_printf_i+0x28>
 8008970:	2f62      	cmp	r7, #98	@ 0x62
 8008972:	d80a      	bhi.n	800898a <_printf_i+0x32>
 8008974:	2f00      	cmp	r7, #0
 8008976:	f000 80d1 	beq.w	8008b1c <_printf_i+0x1c4>
 800897a:	2f58      	cmp	r7, #88	@ 0x58
 800897c:	f000 80b8 	beq.w	8008af0 <_printf_i+0x198>
 8008980:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008984:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008988:	e03a      	b.n	8008a00 <_printf_i+0xa8>
 800898a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800898e:	2b15      	cmp	r3, #21
 8008990:	d8f6      	bhi.n	8008980 <_printf_i+0x28>
 8008992:	a101      	add	r1, pc, #4	@ (adr r1, 8008998 <_printf_i+0x40>)
 8008994:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008998:	080089f1 	.word	0x080089f1
 800899c:	08008a05 	.word	0x08008a05
 80089a0:	08008981 	.word	0x08008981
 80089a4:	08008981 	.word	0x08008981
 80089a8:	08008981 	.word	0x08008981
 80089ac:	08008981 	.word	0x08008981
 80089b0:	08008a05 	.word	0x08008a05
 80089b4:	08008981 	.word	0x08008981
 80089b8:	08008981 	.word	0x08008981
 80089bc:	08008981 	.word	0x08008981
 80089c0:	08008981 	.word	0x08008981
 80089c4:	08008b03 	.word	0x08008b03
 80089c8:	08008a2f 	.word	0x08008a2f
 80089cc:	08008abd 	.word	0x08008abd
 80089d0:	08008981 	.word	0x08008981
 80089d4:	08008981 	.word	0x08008981
 80089d8:	08008b25 	.word	0x08008b25
 80089dc:	08008981 	.word	0x08008981
 80089e0:	08008a2f 	.word	0x08008a2f
 80089e4:	08008981 	.word	0x08008981
 80089e8:	08008981 	.word	0x08008981
 80089ec:	08008ac5 	.word	0x08008ac5
 80089f0:	6833      	ldr	r3, [r6, #0]
 80089f2:	1d1a      	adds	r2, r3, #4
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	6032      	str	r2, [r6, #0]
 80089f8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80089fc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008a00:	2301      	movs	r3, #1
 8008a02:	e09c      	b.n	8008b3e <_printf_i+0x1e6>
 8008a04:	6833      	ldr	r3, [r6, #0]
 8008a06:	6820      	ldr	r0, [r4, #0]
 8008a08:	1d19      	adds	r1, r3, #4
 8008a0a:	6031      	str	r1, [r6, #0]
 8008a0c:	0606      	lsls	r6, r0, #24
 8008a0e:	d501      	bpl.n	8008a14 <_printf_i+0xbc>
 8008a10:	681d      	ldr	r5, [r3, #0]
 8008a12:	e003      	b.n	8008a1c <_printf_i+0xc4>
 8008a14:	0645      	lsls	r5, r0, #25
 8008a16:	d5fb      	bpl.n	8008a10 <_printf_i+0xb8>
 8008a18:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008a1c:	2d00      	cmp	r5, #0
 8008a1e:	da03      	bge.n	8008a28 <_printf_i+0xd0>
 8008a20:	232d      	movs	r3, #45	@ 0x2d
 8008a22:	426d      	negs	r5, r5
 8008a24:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008a28:	4858      	ldr	r0, [pc, #352]	@ (8008b8c <_printf_i+0x234>)
 8008a2a:	230a      	movs	r3, #10
 8008a2c:	e011      	b.n	8008a52 <_printf_i+0xfa>
 8008a2e:	6821      	ldr	r1, [r4, #0]
 8008a30:	6833      	ldr	r3, [r6, #0]
 8008a32:	0608      	lsls	r0, r1, #24
 8008a34:	f853 5b04 	ldr.w	r5, [r3], #4
 8008a38:	d402      	bmi.n	8008a40 <_printf_i+0xe8>
 8008a3a:	0649      	lsls	r1, r1, #25
 8008a3c:	bf48      	it	mi
 8008a3e:	b2ad      	uxthmi	r5, r5
 8008a40:	2f6f      	cmp	r7, #111	@ 0x6f
 8008a42:	4852      	ldr	r0, [pc, #328]	@ (8008b8c <_printf_i+0x234>)
 8008a44:	6033      	str	r3, [r6, #0]
 8008a46:	bf14      	ite	ne
 8008a48:	230a      	movne	r3, #10
 8008a4a:	2308      	moveq	r3, #8
 8008a4c:	2100      	movs	r1, #0
 8008a4e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008a52:	6866      	ldr	r6, [r4, #4]
 8008a54:	60a6      	str	r6, [r4, #8]
 8008a56:	2e00      	cmp	r6, #0
 8008a58:	db05      	blt.n	8008a66 <_printf_i+0x10e>
 8008a5a:	6821      	ldr	r1, [r4, #0]
 8008a5c:	432e      	orrs	r6, r5
 8008a5e:	f021 0104 	bic.w	r1, r1, #4
 8008a62:	6021      	str	r1, [r4, #0]
 8008a64:	d04b      	beq.n	8008afe <_printf_i+0x1a6>
 8008a66:	4616      	mov	r6, r2
 8008a68:	fbb5 f1f3 	udiv	r1, r5, r3
 8008a6c:	fb03 5711 	mls	r7, r3, r1, r5
 8008a70:	5dc7      	ldrb	r7, [r0, r7]
 8008a72:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008a76:	462f      	mov	r7, r5
 8008a78:	42bb      	cmp	r3, r7
 8008a7a:	460d      	mov	r5, r1
 8008a7c:	d9f4      	bls.n	8008a68 <_printf_i+0x110>
 8008a7e:	2b08      	cmp	r3, #8
 8008a80:	d10b      	bne.n	8008a9a <_printf_i+0x142>
 8008a82:	6823      	ldr	r3, [r4, #0]
 8008a84:	07df      	lsls	r7, r3, #31
 8008a86:	d508      	bpl.n	8008a9a <_printf_i+0x142>
 8008a88:	6923      	ldr	r3, [r4, #16]
 8008a8a:	6861      	ldr	r1, [r4, #4]
 8008a8c:	4299      	cmp	r1, r3
 8008a8e:	bfde      	ittt	le
 8008a90:	2330      	movle	r3, #48	@ 0x30
 8008a92:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008a96:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008a9a:	1b92      	subs	r2, r2, r6
 8008a9c:	6122      	str	r2, [r4, #16]
 8008a9e:	f8cd a000 	str.w	sl, [sp]
 8008aa2:	464b      	mov	r3, r9
 8008aa4:	aa03      	add	r2, sp, #12
 8008aa6:	4621      	mov	r1, r4
 8008aa8:	4640      	mov	r0, r8
 8008aaa:	f7ff fee7 	bl	800887c <_printf_common>
 8008aae:	3001      	adds	r0, #1
 8008ab0:	d14a      	bne.n	8008b48 <_printf_i+0x1f0>
 8008ab2:	f04f 30ff 	mov.w	r0, #4294967295
 8008ab6:	b004      	add	sp, #16
 8008ab8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008abc:	6823      	ldr	r3, [r4, #0]
 8008abe:	f043 0320 	orr.w	r3, r3, #32
 8008ac2:	6023      	str	r3, [r4, #0]
 8008ac4:	4832      	ldr	r0, [pc, #200]	@ (8008b90 <_printf_i+0x238>)
 8008ac6:	2778      	movs	r7, #120	@ 0x78
 8008ac8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008acc:	6823      	ldr	r3, [r4, #0]
 8008ace:	6831      	ldr	r1, [r6, #0]
 8008ad0:	061f      	lsls	r7, r3, #24
 8008ad2:	f851 5b04 	ldr.w	r5, [r1], #4
 8008ad6:	d402      	bmi.n	8008ade <_printf_i+0x186>
 8008ad8:	065f      	lsls	r7, r3, #25
 8008ada:	bf48      	it	mi
 8008adc:	b2ad      	uxthmi	r5, r5
 8008ade:	6031      	str	r1, [r6, #0]
 8008ae0:	07d9      	lsls	r1, r3, #31
 8008ae2:	bf44      	itt	mi
 8008ae4:	f043 0320 	orrmi.w	r3, r3, #32
 8008ae8:	6023      	strmi	r3, [r4, #0]
 8008aea:	b11d      	cbz	r5, 8008af4 <_printf_i+0x19c>
 8008aec:	2310      	movs	r3, #16
 8008aee:	e7ad      	b.n	8008a4c <_printf_i+0xf4>
 8008af0:	4826      	ldr	r0, [pc, #152]	@ (8008b8c <_printf_i+0x234>)
 8008af2:	e7e9      	b.n	8008ac8 <_printf_i+0x170>
 8008af4:	6823      	ldr	r3, [r4, #0]
 8008af6:	f023 0320 	bic.w	r3, r3, #32
 8008afa:	6023      	str	r3, [r4, #0]
 8008afc:	e7f6      	b.n	8008aec <_printf_i+0x194>
 8008afe:	4616      	mov	r6, r2
 8008b00:	e7bd      	b.n	8008a7e <_printf_i+0x126>
 8008b02:	6833      	ldr	r3, [r6, #0]
 8008b04:	6825      	ldr	r5, [r4, #0]
 8008b06:	6961      	ldr	r1, [r4, #20]
 8008b08:	1d18      	adds	r0, r3, #4
 8008b0a:	6030      	str	r0, [r6, #0]
 8008b0c:	062e      	lsls	r6, r5, #24
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	d501      	bpl.n	8008b16 <_printf_i+0x1be>
 8008b12:	6019      	str	r1, [r3, #0]
 8008b14:	e002      	b.n	8008b1c <_printf_i+0x1c4>
 8008b16:	0668      	lsls	r0, r5, #25
 8008b18:	d5fb      	bpl.n	8008b12 <_printf_i+0x1ba>
 8008b1a:	8019      	strh	r1, [r3, #0]
 8008b1c:	2300      	movs	r3, #0
 8008b1e:	6123      	str	r3, [r4, #16]
 8008b20:	4616      	mov	r6, r2
 8008b22:	e7bc      	b.n	8008a9e <_printf_i+0x146>
 8008b24:	6833      	ldr	r3, [r6, #0]
 8008b26:	1d1a      	adds	r2, r3, #4
 8008b28:	6032      	str	r2, [r6, #0]
 8008b2a:	681e      	ldr	r6, [r3, #0]
 8008b2c:	6862      	ldr	r2, [r4, #4]
 8008b2e:	2100      	movs	r1, #0
 8008b30:	4630      	mov	r0, r6
 8008b32:	f7f7 fb55 	bl	80001e0 <memchr>
 8008b36:	b108      	cbz	r0, 8008b3c <_printf_i+0x1e4>
 8008b38:	1b80      	subs	r0, r0, r6
 8008b3a:	6060      	str	r0, [r4, #4]
 8008b3c:	6863      	ldr	r3, [r4, #4]
 8008b3e:	6123      	str	r3, [r4, #16]
 8008b40:	2300      	movs	r3, #0
 8008b42:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008b46:	e7aa      	b.n	8008a9e <_printf_i+0x146>
 8008b48:	6923      	ldr	r3, [r4, #16]
 8008b4a:	4632      	mov	r2, r6
 8008b4c:	4649      	mov	r1, r9
 8008b4e:	4640      	mov	r0, r8
 8008b50:	47d0      	blx	sl
 8008b52:	3001      	adds	r0, #1
 8008b54:	d0ad      	beq.n	8008ab2 <_printf_i+0x15a>
 8008b56:	6823      	ldr	r3, [r4, #0]
 8008b58:	079b      	lsls	r3, r3, #30
 8008b5a:	d413      	bmi.n	8008b84 <_printf_i+0x22c>
 8008b5c:	68e0      	ldr	r0, [r4, #12]
 8008b5e:	9b03      	ldr	r3, [sp, #12]
 8008b60:	4298      	cmp	r0, r3
 8008b62:	bfb8      	it	lt
 8008b64:	4618      	movlt	r0, r3
 8008b66:	e7a6      	b.n	8008ab6 <_printf_i+0x15e>
 8008b68:	2301      	movs	r3, #1
 8008b6a:	4632      	mov	r2, r6
 8008b6c:	4649      	mov	r1, r9
 8008b6e:	4640      	mov	r0, r8
 8008b70:	47d0      	blx	sl
 8008b72:	3001      	adds	r0, #1
 8008b74:	d09d      	beq.n	8008ab2 <_printf_i+0x15a>
 8008b76:	3501      	adds	r5, #1
 8008b78:	68e3      	ldr	r3, [r4, #12]
 8008b7a:	9903      	ldr	r1, [sp, #12]
 8008b7c:	1a5b      	subs	r3, r3, r1
 8008b7e:	42ab      	cmp	r3, r5
 8008b80:	dcf2      	bgt.n	8008b68 <_printf_i+0x210>
 8008b82:	e7eb      	b.n	8008b5c <_printf_i+0x204>
 8008b84:	2500      	movs	r5, #0
 8008b86:	f104 0619 	add.w	r6, r4, #25
 8008b8a:	e7f5      	b.n	8008b78 <_printf_i+0x220>
 8008b8c:	0800c8a2 	.word	0x0800c8a2
 8008b90:	0800c8b3 	.word	0x0800c8b3

08008b94 <_scanf_float>:
 8008b94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b98:	b087      	sub	sp, #28
 8008b9a:	4691      	mov	r9, r2
 8008b9c:	9303      	str	r3, [sp, #12]
 8008b9e:	688b      	ldr	r3, [r1, #8]
 8008ba0:	1e5a      	subs	r2, r3, #1
 8008ba2:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8008ba6:	bf81      	itttt	hi
 8008ba8:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8008bac:	eb03 0b05 	addhi.w	fp, r3, r5
 8008bb0:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8008bb4:	608b      	strhi	r3, [r1, #8]
 8008bb6:	680b      	ldr	r3, [r1, #0]
 8008bb8:	460a      	mov	r2, r1
 8008bba:	f04f 0500 	mov.w	r5, #0
 8008bbe:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8008bc2:	f842 3b1c 	str.w	r3, [r2], #28
 8008bc6:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8008bca:	4680      	mov	r8, r0
 8008bcc:	460c      	mov	r4, r1
 8008bce:	bf98      	it	ls
 8008bd0:	f04f 0b00 	movls.w	fp, #0
 8008bd4:	9201      	str	r2, [sp, #4]
 8008bd6:	4616      	mov	r6, r2
 8008bd8:	46aa      	mov	sl, r5
 8008bda:	462f      	mov	r7, r5
 8008bdc:	9502      	str	r5, [sp, #8]
 8008bde:	68a2      	ldr	r2, [r4, #8]
 8008be0:	b15a      	cbz	r2, 8008bfa <_scanf_float+0x66>
 8008be2:	f8d9 3000 	ldr.w	r3, [r9]
 8008be6:	781b      	ldrb	r3, [r3, #0]
 8008be8:	2b4e      	cmp	r3, #78	@ 0x4e
 8008bea:	d863      	bhi.n	8008cb4 <_scanf_float+0x120>
 8008bec:	2b40      	cmp	r3, #64	@ 0x40
 8008bee:	d83b      	bhi.n	8008c68 <_scanf_float+0xd4>
 8008bf0:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8008bf4:	b2c8      	uxtb	r0, r1
 8008bf6:	280e      	cmp	r0, #14
 8008bf8:	d939      	bls.n	8008c6e <_scanf_float+0xda>
 8008bfa:	b11f      	cbz	r7, 8008c04 <_scanf_float+0x70>
 8008bfc:	6823      	ldr	r3, [r4, #0]
 8008bfe:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008c02:	6023      	str	r3, [r4, #0]
 8008c04:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008c08:	f1ba 0f01 	cmp.w	sl, #1
 8008c0c:	f200 8114 	bhi.w	8008e38 <_scanf_float+0x2a4>
 8008c10:	9b01      	ldr	r3, [sp, #4]
 8008c12:	429e      	cmp	r6, r3
 8008c14:	f200 8105 	bhi.w	8008e22 <_scanf_float+0x28e>
 8008c18:	2001      	movs	r0, #1
 8008c1a:	b007      	add	sp, #28
 8008c1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c20:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8008c24:	2a0d      	cmp	r2, #13
 8008c26:	d8e8      	bhi.n	8008bfa <_scanf_float+0x66>
 8008c28:	a101      	add	r1, pc, #4	@ (adr r1, 8008c30 <_scanf_float+0x9c>)
 8008c2a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8008c2e:	bf00      	nop
 8008c30:	08008d79 	.word	0x08008d79
 8008c34:	08008bfb 	.word	0x08008bfb
 8008c38:	08008bfb 	.word	0x08008bfb
 8008c3c:	08008bfb 	.word	0x08008bfb
 8008c40:	08008dd5 	.word	0x08008dd5
 8008c44:	08008daf 	.word	0x08008daf
 8008c48:	08008bfb 	.word	0x08008bfb
 8008c4c:	08008bfb 	.word	0x08008bfb
 8008c50:	08008d87 	.word	0x08008d87
 8008c54:	08008bfb 	.word	0x08008bfb
 8008c58:	08008bfb 	.word	0x08008bfb
 8008c5c:	08008bfb 	.word	0x08008bfb
 8008c60:	08008bfb 	.word	0x08008bfb
 8008c64:	08008d43 	.word	0x08008d43
 8008c68:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8008c6c:	e7da      	b.n	8008c24 <_scanf_float+0x90>
 8008c6e:	290e      	cmp	r1, #14
 8008c70:	d8c3      	bhi.n	8008bfa <_scanf_float+0x66>
 8008c72:	a001      	add	r0, pc, #4	@ (adr r0, 8008c78 <_scanf_float+0xe4>)
 8008c74:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8008c78:	08008d33 	.word	0x08008d33
 8008c7c:	08008bfb 	.word	0x08008bfb
 8008c80:	08008d33 	.word	0x08008d33
 8008c84:	08008dc3 	.word	0x08008dc3
 8008c88:	08008bfb 	.word	0x08008bfb
 8008c8c:	08008cd5 	.word	0x08008cd5
 8008c90:	08008d19 	.word	0x08008d19
 8008c94:	08008d19 	.word	0x08008d19
 8008c98:	08008d19 	.word	0x08008d19
 8008c9c:	08008d19 	.word	0x08008d19
 8008ca0:	08008d19 	.word	0x08008d19
 8008ca4:	08008d19 	.word	0x08008d19
 8008ca8:	08008d19 	.word	0x08008d19
 8008cac:	08008d19 	.word	0x08008d19
 8008cb0:	08008d19 	.word	0x08008d19
 8008cb4:	2b6e      	cmp	r3, #110	@ 0x6e
 8008cb6:	d809      	bhi.n	8008ccc <_scanf_float+0x138>
 8008cb8:	2b60      	cmp	r3, #96	@ 0x60
 8008cba:	d8b1      	bhi.n	8008c20 <_scanf_float+0x8c>
 8008cbc:	2b54      	cmp	r3, #84	@ 0x54
 8008cbe:	d07b      	beq.n	8008db8 <_scanf_float+0x224>
 8008cc0:	2b59      	cmp	r3, #89	@ 0x59
 8008cc2:	d19a      	bne.n	8008bfa <_scanf_float+0x66>
 8008cc4:	2d07      	cmp	r5, #7
 8008cc6:	d198      	bne.n	8008bfa <_scanf_float+0x66>
 8008cc8:	2508      	movs	r5, #8
 8008cca:	e02f      	b.n	8008d2c <_scanf_float+0x198>
 8008ccc:	2b74      	cmp	r3, #116	@ 0x74
 8008cce:	d073      	beq.n	8008db8 <_scanf_float+0x224>
 8008cd0:	2b79      	cmp	r3, #121	@ 0x79
 8008cd2:	e7f6      	b.n	8008cc2 <_scanf_float+0x12e>
 8008cd4:	6821      	ldr	r1, [r4, #0]
 8008cd6:	05c8      	lsls	r0, r1, #23
 8008cd8:	d51e      	bpl.n	8008d18 <_scanf_float+0x184>
 8008cda:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8008cde:	6021      	str	r1, [r4, #0]
 8008ce0:	3701      	adds	r7, #1
 8008ce2:	f1bb 0f00 	cmp.w	fp, #0
 8008ce6:	d003      	beq.n	8008cf0 <_scanf_float+0x15c>
 8008ce8:	3201      	adds	r2, #1
 8008cea:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008cee:	60a2      	str	r2, [r4, #8]
 8008cf0:	68a3      	ldr	r3, [r4, #8]
 8008cf2:	3b01      	subs	r3, #1
 8008cf4:	60a3      	str	r3, [r4, #8]
 8008cf6:	6923      	ldr	r3, [r4, #16]
 8008cf8:	3301      	adds	r3, #1
 8008cfa:	6123      	str	r3, [r4, #16]
 8008cfc:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8008d00:	3b01      	subs	r3, #1
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	f8c9 3004 	str.w	r3, [r9, #4]
 8008d08:	f340 8082 	ble.w	8008e10 <_scanf_float+0x27c>
 8008d0c:	f8d9 3000 	ldr.w	r3, [r9]
 8008d10:	3301      	adds	r3, #1
 8008d12:	f8c9 3000 	str.w	r3, [r9]
 8008d16:	e762      	b.n	8008bde <_scanf_float+0x4a>
 8008d18:	eb1a 0105 	adds.w	r1, sl, r5
 8008d1c:	f47f af6d 	bne.w	8008bfa <_scanf_float+0x66>
 8008d20:	6822      	ldr	r2, [r4, #0]
 8008d22:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8008d26:	6022      	str	r2, [r4, #0]
 8008d28:	460d      	mov	r5, r1
 8008d2a:	468a      	mov	sl, r1
 8008d2c:	f806 3b01 	strb.w	r3, [r6], #1
 8008d30:	e7de      	b.n	8008cf0 <_scanf_float+0x15c>
 8008d32:	6822      	ldr	r2, [r4, #0]
 8008d34:	0610      	lsls	r0, r2, #24
 8008d36:	f57f af60 	bpl.w	8008bfa <_scanf_float+0x66>
 8008d3a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008d3e:	6022      	str	r2, [r4, #0]
 8008d40:	e7f4      	b.n	8008d2c <_scanf_float+0x198>
 8008d42:	f1ba 0f00 	cmp.w	sl, #0
 8008d46:	d10c      	bne.n	8008d62 <_scanf_float+0x1ce>
 8008d48:	b977      	cbnz	r7, 8008d68 <_scanf_float+0x1d4>
 8008d4a:	6822      	ldr	r2, [r4, #0]
 8008d4c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8008d50:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8008d54:	d108      	bne.n	8008d68 <_scanf_float+0x1d4>
 8008d56:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008d5a:	6022      	str	r2, [r4, #0]
 8008d5c:	f04f 0a01 	mov.w	sl, #1
 8008d60:	e7e4      	b.n	8008d2c <_scanf_float+0x198>
 8008d62:	f1ba 0f02 	cmp.w	sl, #2
 8008d66:	d050      	beq.n	8008e0a <_scanf_float+0x276>
 8008d68:	2d01      	cmp	r5, #1
 8008d6a:	d002      	beq.n	8008d72 <_scanf_float+0x1de>
 8008d6c:	2d04      	cmp	r5, #4
 8008d6e:	f47f af44 	bne.w	8008bfa <_scanf_float+0x66>
 8008d72:	3501      	adds	r5, #1
 8008d74:	b2ed      	uxtb	r5, r5
 8008d76:	e7d9      	b.n	8008d2c <_scanf_float+0x198>
 8008d78:	f1ba 0f01 	cmp.w	sl, #1
 8008d7c:	f47f af3d 	bne.w	8008bfa <_scanf_float+0x66>
 8008d80:	f04f 0a02 	mov.w	sl, #2
 8008d84:	e7d2      	b.n	8008d2c <_scanf_float+0x198>
 8008d86:	b975      	cbnz	r5, 8008da6 <_scanf_float+0x212>
 8008d88:	2f00      	cmp	r7, #0
 8008d8a:	f47f af37 	bne.w	8008bfc <_scanf_float+0x68>
 8008d8e:	6822      	ldr	r2, [r4, #0]
 8008d90:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8008d94:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8008d98:	f040 8103 	bne.w	8008fa2 <_scanf_float+0x40e>
 8008d9c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008da0:	6022      	str	r2, [r4, #0]
 8008da2:	2501      	movs	r5, #1
 8008da4:	e7c2      	b.n	8008d2c <_scanf_float+0x198>
 8008da6:	2d03      	cmp	r5, #3
 8008da8:	d0e3      	beq.n	8008d72 <_scanf_float+0x1de>
 8008daa:	2d05      	cmp	r5, #5
 8008dac:	e7df      	b.n	8008d6e <_scanf_float+0x1da>
 8008dae:	2d02      	cmp	r5, #2
 8008db0:	f47f af23 	bne.w	8008bfa <_scanf_float+0x66>
 8008db4:	2503      	movs	r5, #3
 8008db6:	e7b9      	b.n	8008d2c <_scanf_float+0x198>
 8008db8:	2d06      	cmp	r5, #6
 8008dba:	f47f af1e 	bne.w	8008bfa <_scanf_float+0x66>
 8008dbe:	2507      	movs	r5, #7
 8008dc0:	e7b4      	b.n	8008d2c <_scanf_float+0x198>
 8008dc2:	6822      	ldr	r2, [r4, #0]
 8008dc4:	0591      	lsls	r1, r2, #22
 8008dc6:	f57f af18 	bpl.w	8008bfa <_scanf_float+0x66>
 8008dca:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8008dce:	6022      	str	r2, [r4, #0]
 8008dd0:	9702      	str	r7, [sp, #8]
 8008dd2:	e7ab      	b.n	8008d2c <_scanf_float+0x198>
 8008dd4:	6822      	ldr	r2, [r4, #0]
 8008dd6:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8008dda:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8008dde:	d005      	beq.n	8008dec <_scanf_float+0x258>
 8008de0:	0550      	lsls	r0, r2, #21
 8008de2:	f57f af0a 	bpl.w	8008bfa <_scanf_float+0x66>
 8008de6:	2f00      	cmp	r7, #0
 8008de8:	f000 80db 	beq.w	8008fa2 <_scanf_float+0x40e>
 8008dec:	0591      	lsls	r1, r2, #22
 8008dee:	bf58      	it	pl
 8008df0:	9902      	ldrpl	r1, [sp, #8]
 8008df2:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008df6:	bf58      	it	pl
 8008df8:	1a79      	subpl	r1, r7, r1
 8008dfa:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8008dfe:	bf58      	it	pl
 8008e00:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8008e04:	6022      	str	r2, [r4, #0]
 8008e06:	2700      	movs	r7, #0
 8008e08:	e790      	b.n	8008d2c <_scanf_float+0x198>
 8008e0a:	f04f 0a03 	mov.w	sl, #3
 8008e0e:	e78d      	b.n	8008d2c <_scanf_float+0x198>
 8008e10:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8008e14:	4649      	mov	r1, r9
 8008e16:	4640      	mov	r0, r8
 8008e18:	4798      	blx	r3
 8008e1a:	2800      	cmp	r0, #0
 8008e1c:	f43f aedf 	beq.w	8008bde <_scanf_float+0x4a>
 8008e20:	e6eb      	b.n	8008bfa <_scanf_float+0x66>
 8008e22:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008e26:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008e2a:	464a      	mov	r2, r9
 8008e2c:	4640      	mov	r0, r8
 8008e2e:	4798      	blx	r3
 8008e30:	6923      	ldr	r3, [r4, #16]
 8008e32:	3b01      	subs	r3, #1
 8008e34:	6123      	str	r3, [r4, #16]
 8008e36:	e6eb      	b.n	8008c10 <_scanf_float+0x7c>
 8008e38:	1e6b      	subs	r3, r5, #1
 8008e3a:	2b06      	cmp	r3, #6
 8008e3c:	d824      	bhi.n	8008e88 <_scanf_float+0x2f4>
 8008e3e:	2d02      	cmp	r5, #2
 8008e40:	d836      	bhi.n	8008eb0 <_scanf_float+0x31c>
 8008e42:	9b01      	ldr	r3, [sp, #4]
 8008e44:	429e      	cmp	r6, r3
 8008e46:	f67f aee7 	bls.w	8008c18 <_scanf_float+0x84>
 8008e4a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008e4e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008e52:	464a      	mov	r2, r9
 8008e54:	4640      	mov	r0, r8
 8008e56:	4798      	blx	r3
 8008e58:	6923      	ldr	r3, [r4, #16]
 8008e5a:	3b01      	subs	r3, #1
 8008e5c:	6123      	str	r3, [r4, #16]
 8008e5e:	e7f0      	b.n	8008e42 <_scanf_float+0x2ae>
 8008e60:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008e64:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8008e68:	464a      	mov	r2, r9
 8008e6a:	4640      	mov	r0, r8
 8008e6c:	4798      	blx	r3
 8008e6e:	6923      	ldr	r3, [r4, #16]
 8008e70:	3b01      	subs	r3, #1
 8008e72:	6123      	str	r3, [r4, #16]
 8008e74:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008e78:	fa5f fa8a 	uxtb.w	sl, sl
 8008e7c:	f1ba 0f02 	cmp.w	sl, #2
 8008e80:	d1ee      	bne.n	8008e60 <_scanf_float+0x2cc>
 8008e82:	3d03      	subs	r5, #3
 8008e84:	b2ed      	uxtb	r5, r5
 8008e86:	1b76      	subs	r6, r6, r5
 8008e88:	6823      	ldr	r3, [r4, #0]
 8008e8a:	05da      	lsls	r2, r3, #23
 8008e8c:	d530      	bpl.n	8008ef0 <_scanf_float+0x35c>
 8008e8e:	055b      	lsls	r3, r3, #21
 8008e90:	d511      	bpl.n	8008eb6 <_scanf_float+0x322>
 8008e92:	9b01      	ldr	r3, [sp, #4]
 8008e94:	429e      	cmp	r6, r3
 8008e96:	f67f aebf 	bls.w	8008c18 <_scanf_float+0x84>
 8008e9a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008e9e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008ea2:	464a      	mov	r2, r9
 8008ea4:	4640      	mov	r0, r8
 8008ea6:	4798      	blx	r3
 8008ea8:	6923      	ldr	r3, [r4, #16]
 8008eaa:	3b01      	subs	r3, #1
 8008eac:	6123      	str	r3, [r4, #16]
 8008eae:	e7f0      	b.n	8008e92 <_scanf_float+0x2fe>
 8008eb0:	46aa      	mov	sl, r5
 8008eb2:	46b3      	mov	fp, r6
 8008eb4:	e7de      	b.n	8008e74 <_scanf_float+0x2e0>
 8008eb6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8008eba:	6923      	ldr	r3, [r4, #16]
 8008ebc:	2965      	cmp	r1, #101	@ 0x65
 8008ebe:	f103 33ff 	add.w	r3, r3, #4294967295
 8008ec2:	f106 35ff 	add.w	r5, r6, #4294967295
 8008ec6:	6123      	str	r3, [r4, #16]
 8008ec8:	d00c      	beq.n	8008ee4 <_scanf_float+0x350>
 8008eca:	2945      	cmp	r1, #69	@ 0x45
 8008ecc:	d00a      	beq.n	8008ee4 <_scanf_float+0x350>
 8008ece:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008ed2:	464a      	mov	r2, r9
 8008ed4:	4640      	mov	r0, r8
 8008ed6:	4798      	blx	r3
 8008ed8:	6923      	ldr	r3, [r4, #16]
 8008eda:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8008ede:	3b01      	subs	r3, #1
 8008ee0:	1eb5      	subs	r5, r6, #2
 8008ee2:	6123      	str	r3, [r4, #16]
 8008ee4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008ee8:	464a      	mov	r2, r9
 8008eea:	4640      	mov	r0, r8
 8008eec:	4798      	blx	r3
 8008eee:	462e      	mov	r6, r5
 8008ef0:	6822      	ldr	r2, [r4, #0]
 8008ef2:	f012 0210 	ands.w	r2, r2, #16
 8008ef6:	d001      	beq.n	8008efc <_scanf_float+0x368>
 8008ef8:	2000      	movs	r0, #0
 8008efa:	e68e      	b.n	8008c1a <_scanf_float+0x86>
 8008efc:	7032      	strb	r2, [r6, #0]
 8008efe:	6823      	ldr	r3, [r4, #0]
 8008f00:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8008f04:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008f08:	d125      	bne.n	8008f56 <_scanf_float+0x3c2>
 8008f0a:	9b02      	ldr	r3, [sp, #8]
 8008f0c:	429f      	cmp	r7, r3
 8008f0e:	d00a      	beq.n	8008f26 <_scanf_float+0x392>
 8008f10:	1bda      	subs	r2, r3, r7
 8008f12:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8008f16:	429e      	cmp	r6, r3
 8008f18:	bf28      	it	cs
 8008f1a:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8008f1e:	4922      	ldr	r1, [pc, #136]	@ (8008fa8 <_scanf_float+0x414>)
 8008f20:	4630      	mov	r0, r6
 8008f22:	f000 f907 	bl	8009134 <siprintf>
 8008f26:	9901      	ldr	r1, [sp, #4]
 8008f28:	2200      	movs	r2, #0
 8008f2a:	4640      	mov	r0, r8
 8008f2c:	f002 fbf0 	bl	800b710 <_strtod_r>
 8008f30:	9b03      	ldr	r3, [sp, #12]
 8008f32:	6821      	ldr	r1, [r4, #0]
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	f011 0f02 	tst.w	r1, #2
 8008f3a:	ec57 6b10 	vmov	r6, r7, d0
 8008f3e:	f103 0204 	add.w	r2, r3, #4
 8008f42:	d015      	beq.n	8008f70 <_scanf_float+0x3dc>
 8008f44:	9903      	ldr	r1, [sp, #12]
 8008f46:	600a      	str	r2, [r1, #0]
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	e9c3 6700 	strd	r6, r7, [r3]
 8008f4e:	68e3      	ldr	r3, [r4, #12]
 8008f50:	3301      	adds	r3, #1
 8008f52:	60e3      	str	r3, [r4, #12]
 8008f54:	e7d0      	b.n	8008ef8 <_scanf_float+0x364>
 8008f56:	9b04      	ldr	r3, [sp, #16]
 8008f58:	2b00      	cmp	r3, #0
 8008f5a:	d0e4      	beq.n	8008f26 <_scanf_float+0x392>
 8008f5c:	9905      	ldr	r1, [sp, #20]
 8008f5e:	230a      	movs	r3, #10
 8008f60:	3101      	adds	r1, #1
 8008f62:	4640      	mov	r0, r8
 8008f64:	f002 fc54 	bl	800b810 <_strtol_r>
 8008f68:	9b04      	ldr	r3, [sp, #16]
 8008f6a:	9e05      	ldr	r6, [sp, #20]
 8008f6c:	1ac2      	subs	r2, r0, r3
 8008f6e:	e7d0      	b.n	8008f12 <_scanf_float+0x37e>
 8008f70:	f011 0f04 	tst.w	r1, #4
 8008f74:	9903      	ldr	r1, [sp, #12]
 8008f76:	600a      	str	r2, [r1, #0]
 8008f78:	d1e6      	bne.n	8008f48 <_scanf_float+0x3b4>
 8008f7a:	681d      	ldr	r5, [r3, #0]
 8008f7c:	4632      	mov	r2, r6
 8008f7e:	463b      	mov	r3, r7
 8008f80:	4630      	mov	r0, r6
 8008f82:	4639      	mov	r1, r7
 8008f84:	f7f7 fdda 	bl	8000b3c <__aeabi_dcmpun>
 8008f88:	b128      	cbz	r0, 8008f96 <_scanf_float+0x402>
 8008f8a:	4808      	ldr	r0, [pc, #32]	@ (8008fac <_scanf_float+0x418>)
 8008f8c:	f000 fa6a 	bl	8009464 <nanf>
 8008f90:	ed85 0a00 	vstr	s0, [r5]
 8008f94:	e7db      	b.n	8008f4e <_scanf_float+0x3ba>
 8008f96:	4630      	mov	r0, r6
 8008f98:	4639      	mov	r1, r7
 8008f9a:	f7f7 fe2d 	bl	8000bf8 <__aeabi_d2f>
 8008f9e:	6028      	str	r0, [r5, #0]
 8008fa0:	e7d5      	b.n	8008f4e <_scanf_float+0x3ba>
 8008fa2:	2700      	movs	r7, #0
 8008fa4:	e62e      	b.n	8008c04 <_scanf_float+0x70>
 8008fa6:	bf00      	nop
 8008fa8:	0800c8c4 	.word	0x0800c8c4
 8008fac:	0800ca05 	.word	0x0800ca05

08008fb0 <std>:
 8008fb0:	2300      	movs	r3, #0
 8008fb2:	b510      	push	{r4, lr}
 8008fb4:	4604      	mov	r4, r0
 8008fb6:	e9c0 3300 	strd	r3, r3, [r0]
 8008fba:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008fbe:	6083      	str	r3, [r0, #8]
 8008fc0:	8181      	strh	r1, [r0, #12]
 8008fc2:	6643      	str	r3, [r0, #100]	@ 0x64
 8008fc4:	81c2      	strh	r2, [r0, #14]
 8008fc6:	6183      	str	r3, [r0, #24]
 8008fc8:	4619      	mov	r1, r3
 8008fca:	2208      	movs	r2, #8
 8008fcc:	305c      	adds	r0, #92	@ 0x5c
 8008fce:	f000 f9ab 	bl	8009328 <memset>
 8008fd2:	4b0d      	ldr	r3, [pc, #52]	@ (8009008 <std+0x58>)
 8008fd4:	6263      	str	r3, [r4, #36]	@ 0x24
 8008fd6:	4b0d      	ldr	r3, [pc, #52]	@ (800900c <std+0x5c>)
 8008fd8:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008fda:	4b0d      	ldr	r3, [pc, #52]	@ (8009010 <std+0x60>)
 8008fdc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008fde:	4b0d      	ldr	r3, [pc, #52]	@ (8009014 <std+0x64>)
 8008fe0:	6323      	str	r3, [r4, #48]	@ 0x30
 8008fe2:	4b0d      	ldr	r3, [pc, #52]	@ (8009018 <std+0x68>)
 8008fe4:	6224      	str	r4, [r4, #32]
 8008fe6:	429c      	cmp	r4, r3
 8008fe8:	d006      	beq.n	8008ff8 <std+0x48>
 8008fea:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008fee:	4294      	cmp	r4, r2
 8008ff0:	d002      	beq.n	8008ff8 <std+0x48>
 8008ff2:	33d0      	adds	r3, #208	@ 0xd0
 8008ff4:	429c      	cmp	r4, r3
 8008ff6:	d105      	bne.n	8009004 <std+0x54>
 8008ff8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008ffc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009000:	f000 ba1e 	b.w	8009440 <__retarget_lock_init_recursive>
 8009004:	bd10      	pop	{r4, pc}
 8009006:	bf00      	nop
 8009008:	08009179 	.word	0x08009179
 800900c:	0800919b 	.word	0x0800919b
 8009010:	080091d3 	.word	0x080091d3
 8009014:	080091f7 	.word	0x080091f7
 8009018:	2000063c 	.word	0x2000063c

0800901c <stdio_exit_handler>:
 800901c:	4a02      	ldr	r2, [pc, #8]	@ (8009028 <stdio_exit_handler+0xc>)
 800901e:	4903      	ldr	r1, [pc, #12]	@ (800902c <stdio_exit_handler+0x10>)
 8009020:	4803      	ldr	r0, [pc, #12]	@ (8009030 <stdio_exit_handler+0x14>)
 8009022:	f000 b869 	b.w	80090f8 <_fwalk_sglue>
 8009026:	bf00      	nop
 8009028:	2000001c 	.word	0x2000001c
 800902c:	0800be51 	.word	0x0800be51
 8009030:	2000002c 	.word	0x2000002c

08009034 <cleanup_stdio>:
 8009034:	6841      	ldr	r1, [r0, #4]
 8009036:	4b0c      	ldr	r3, [pc, #48]	@ (8009068 <cleanup_stdio+0x34>)
 8009038:	4299      	cmp	r1, r3
 800903a:	b510      	push	{r4, lr}
 800903c:	4604      	mov	r4, r0
 800903e:	d001      	beq.n	8009044 <cleanup_stdio+0x10>
 8009040:	f002 ff06 	bl	800be50 <_fflush_r>
 8009044:	68a1      	ldr	r1, [r4, #8]
 8009046:	4b09      	ldr	r3, [pc, #36]	@ (800906c <cleanup_stdio+0x38>)
 8009048:	4299      	cmp	r1, r3
 800904a:	d002      	beq.n	8009052 <cleanup_stdio+0x1e>
 800904c:	4620      	mov	r0, r4
 800904e:	f002 feff 	bl	800be50 <_fflush_r>
 8009052:	68e1      	ldr	r1, [r4, #12]
 8009054:	4b06      	ldr	r3, [pc, #24]	@ (8009070 <cleanup_stdio+0x3c>)
 8009056:	4299      	cmp	r1, r3
 8009058:	d004      	beq.n	8009064 <cleanup_stdio+0x30>
 800905a:	4620      	mov	r0, r4
 800905c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009060:	f002 bef6 	b.w	800be50 <_fflush_r>
 8009064:	bd10      	pop	{r4, pc}
 8009066:	bf00      	nop
 8009068:	2000063c 	.word	0x2000063c
 800906c:	200006a4 	.word	0x200006a4
 8009070:	2000070c 	.word	0x2000070c

08009074 <global_stdio_init.part.0>:
 8009074:	b510      	push	{r4, lr}
 8009076:	4b0b      	ldr	r3, [pc, #44]	@ (80090a4 <global_stdio_init.part.0+0x30>)
 8009078:	4c0b      	ldr	r4, [pc, #44]	@ (80090a8 <global_stdio_init.part.0+0x34>)
 800907a:	4a0c      	ldr	r2, [pc, #48]	@ (80090ac <global_stdio_init.part.0+0x38>)
 800907c:	601a      	str	r2, [r3, #0]
 800907e:	4620      	mov	r0, r4
 8009080:	2200      	movs	r2, #0
 8009082:	2104      	movs	r1, #4
 8009084:	f7ff ff94 	bl	8008fb0 <std>
 8009088:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800908c:	2201      	movs	r2, #1
 800908e:	2109      	movs	r1, #9
 8009090:	f7ff ff8e 	bl	8008fb0 <std>
 8009094:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009098:	2202      	movs	r2, #2
 800909a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800909e:	2112      	movs	r1, #18
 80090a0:	f7ff bf86 	b.w	8008fb0 <std>
 80090a4:	20000774 	.word	0x20000774
 80090a8:	2000063c 	.word	0x2000063c
 80090ac:	0800901d 	.word	0x0800901d

080090b0 <__sfp_lock_acquire>:
 80090b0:	4801      	ldr	r0, [pc, #4]	@ (80090b8 <__sfp_lock_acquire+0x8>)
 80090b2:	f000 b9c6 	b.w	8009442 <__retarget_lock_acquire_recursive>
 80090b6:	bf00      	nop
 80090b8:	2000077d 	.word	0x2000077d

080090bc <__sfp_lock_release>:
 80090bc:	4801      	ldr	r0, [pc, #4]	@ (80090c4 <__sfp_lock_release+0x8>)
 80090be:	f000 b9c1 	b.w	8009444 <__retarget_lock_release_recursive>
 80090c2:	bf00      	nop
 80090c4:	2000077d 	.word	0x2000077d

080090c8 <__sinit>:
 80090c8:	b510      	push	{r4, lr}
 80090ca:	4604      	mov	r4, r0
 80090cc:	f7ff fff0 	bl	80090b0 <__sfp_lock_acquire>
 80090d0:	6a23      	ldr	r3, [r4, #32]
 80090d2:	b11b      	cbz	r3, 80090dc <__sinit+0x14>
 80090d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80090d8:	f7ff bff0 	b.w	80090bc <__sfp_lock_release>
 80090dc:	4b04      	ldr	r3, [pc, #16]	@ (80090f0 <__sinit+0x28>)
 80090de:	6223      	str	r3, [r4, #32]
 80090e0:	4b04      	ldr	r3, [pc, #16]	@ (80090f4 <__sinit+0x2c>)
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	d1f5      	bne.n	80090d4 <__sinit+0xc>
 80090e8:	f7ff ffc4 	bl	8009074 <global_stdio_init.part.0>
 80090ec:	e7f2      	b.n	80090d4 <__sinit+0xc>
 80090ee:	bf00      	nop
 80090f0:	08009035 	.word	0x08009035
 80090f4:	20000774 	.word	0x20000774

080090f8 <_fwalk_sglue>:
 80090f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80090fc:	4607      	mov	r7, r0
 80090fe:	4688      	mov	r8, r1
 8009100:	4614      	mov	r4, r2
 8009102:	2600      	movs	r6, #0
 8009104:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009108:	f1b9 0901 	subs.w	r9, r9, #1
 800910c:	d505      	bpl.n	800911a <_fwalk_sglue+0x22>
 800910e:	6824      	ldr	r4, [r4, #0]
 8009110:	2c00      	cmp	r4, #0
 8009112:	d1f7      	bne.n	8009104 <_fwalk_sglue+0xc>
 8009114:	4630      	mov	r0, r6
 8009116:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800911a:	89ab      	ldrh	r3, [r5, #12]
 800911c:	2b01      	cmp	r3, #1
 800911e:	d907      	bls.n	8009130 <_fwalk_sglue+0x38>
 8009120:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009124:	3301      	adds	r3, #1
 8009126:	d003      	beq.n	8009130 <_fwalk_sglue+0x38>
 8009128:	4629      	mov	r1, r5
 800912a:	4638      	mov	r0, r7
 800912c:	47c0      	blx	r8
 800912e:	4306      	orrs	r6, r0
 8009130:	3568      	adds	r5, #104	@ 0x68
 8009132:	e7e9      	b.n	8009108 <_fwalk_sglue+0x10>

08009134 <siprintf>:
 8009134:	b40e      	push	{r1, r2, r3}
 8009136:	b510      	push	{r4, lr}
 8009138:	b09d      	sub	sp, #116	@ 0x74
 800913a:	ab1f      	add	r3, sp, #124	@ 0x7c
 800913c:	9002      	str	r0, [sp, #8]
 800913e:	9006      	str	r0, [sp, #24]
 8009140:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8009144:	480a      	ldr	r0, [pc, #40]	@ (8009170 <siprintf+0x3c>)
 8009146:	9107      	str	r1, [sp, #28]
 8009148:	9104      	str	r1, [sp, #16]
 800914a:	490a      	ldr	r1, [pc, #40]	@ (8009174 <siprintf+0x40>)
 800914c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009150:	9105      	str	r1, [sp, #20]
 8009152:	2400      	movs	r4, #0
 8009154:	a902      	add	r1, sp, #8
 8009156:	6800      	ldr	r0, [r0, #0]
 8009158:	9301      	str	r3, [sp, #4]
 800915a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800915c:	f002 fbb6 	bl	800b8cc <_svfiprintf_r>
 8009160:	9b02      	ldr	r3, [sp, #8]
 8009162:	701c      	strb	r4, [r3, #0]
 8009164:	b01d      	add	sp, #116	@ 0x74
 8009166:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800916a:	b003      	add	sp, #12
 800916c:	4770      	bx	lr
 800916e:	bf00      	nop
 8009170:	20000028 	.word	0x20000028
 8009174:	ffff0208 	.word	0xffff0208

08009178 <__sread>:
 8009178:	b510      	push	{r4, lr}
 800917a:	460c      	mov	r4, r1
 800917c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009180:	f000 f900 	bl	8009384 <_read_r>
 8009184:	2800      	cmp	r0, #0
 8009186:	bfab      	itete	ge
 8009188:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800918a:	89a3      	ldrhlt	r3, [r4, #12]
 800918c:	181b      	addge	r3, r3, r0
 800918e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009192:	bfac      	ite	ge
 8009194:	6563      	strge	r3, [r4, #84]	@ 0x54
 8009196:	81a3      	strhlt	r3, [r4, #12]
 8009198:	bd10      	pop	{r4, pc}

0800919a <__swrite>:
 800919a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800919e:	461f      	mov	r7, r3
 80091a0:	898b      	ldrh	r3, [r1, #12]
 80091a2:	05db      	lsls	r3, r3, #23
 80091a4:	4605      	mov	r5, r0
 80091a6:	460c      	mov	r4, r1
 80091a8:	4616      	mov	r6, r2
 80091aa:	d505      	bpl.n	80091b8 <__swrite+0x1e>
 80091ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80091b0:	2302      	movs	r3, #2
 80091b2:	2200      	movs	r2, #0
 80091b4:	f000 f8d4 	bl	8009360 <_lseek_r>
 80091b8:	89a3      	ldrh	r3, [r4, #12]
 80091ba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80091be:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80091c2:	81a3      	strh	r3, [r4, #12]
 80091c4:	4632      	mov	r2, r6
 80091c6:	463b      	mov	r3, r7
 80091c8:	4628      	mov	r0, r5
 80091ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80091ce:	f000 b8fb 	b.w	80093c8 <_write_r>

080091d2 <__sseek>:
 80091d2:	b510      	push	{r4, lr}
 80091d4:	460c      	mov	r4, r1
 80091d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80091da:	f000 f8c1 	bl	8009360 <_lseek_r>
 80091de:	1c43      	adds	r3, r0, #1
 80091e0:	89a3      	ldrh	r3, [r4, #12]
 80091e2:	bf15      	itete	ne
 80091e4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80091e6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80091ea:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80091ee:	81a3      	strheq	r3, [r4, #12]
 80091f0:	bf18      	it	ne
 80091f2:	81a3      	strhne	r3, [r4, #12]
 80091f4:	bd10      	pop	{r4, pc}

080091f6 <__sclose>:
 80091f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80091fa:	f000 b8a1 	b.w	8009340 <_close_r>

080091fe <__swbuf_r>:
 80091fe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009200:	460e      	mov	r6, r1
 8009202:	4614      	mov	r4, r2
 8009204:	4605      	mov	r5, r0
 8009206:	b118      	cbz	r0, 8009210 <__swbuf_r+0x12>
 8009208:	6a03      	ldr	r3, [r0, #32]
 800920a:	b90b      	cbnz	r3, 8009210 <__swbuf_r+0x12>
 800920c:	f7ff ff5c 	bl	80090c8 <__sinit>
 8009210:	69a3      	ldr	r3, [r4, #24]
 8009212:	60a3      	str	r3, [r4, #8]
 8009214:	89a3      	ldrh	r3, [r4, #12]
 8009216:	071a      	lsls	r2, r3, #28
 8009218:	d501      	bpl.n	800921e <__swbuf_r+0x20>
 800921a:	6923      	ldr	r3, [r4, #16]
 800921c:	b943      	cbnz	r3, 8009230 <__swbuf_r+0x32>
 800921e:	4621      	mov	r1, r4
 8009220:	4628      	mov	r0, r5
 8009222:	f000 f82b 	bl	800927c <__swsetup_r>
 8009226:	b118      	cbz	r0, 8009230 <__swbuf_r+0x32>
 8009228:	f04f 37ff 	mov.w	r7, #4294967295
 800922c:	4638      	mov	r0, r7
 800922e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009230:	6823      	ldr	r3, [r4, #0]
 8009232:	6922      	ldr	r2, [r4, #16]
 8009234:	1a98      	subs	r0, r3, r2
 8009236:	6963      	ldr	r3, [r4, #20]
 8009238:	b2f6      	uxtb	r6, r6
 800923a:	4283      	cmp	r3, r0
 800923c:	4637      	mov	r7, r6
 800923e:	dc05      	bgt.n	800924c <__swbuf_r+0x4e>
 8009240:	4621      	mov	r1, r4
 8009242:	4628      	mov	r0, r5
 8009244:	f002 fe04 	bl	800be50 <_fflush_r>
 8009248:	2800      	cmp	r0, #0
 800924a:	d1ed      	bne.n	8009228 <__swbuf_r+0x2a>
 800924c:	68a3      	ldr	r3, [r4, #8]
 800924e:	3b01      	subs	r3, #1
 8009250:	60a3      	str	r3, [r4, #8]
 8009252:	6823      	ldr	r3, [r4, #0]
 8009254:	1c5a      	adds	r2, r3, #1
 8009256:	6022      	str	r2, [r4, #0]
 8009258:	701e      	strb	r6, [r3, #0]
 800925a:	6962      	ldr	r2, [r4, #20]
 800925c:	1c43      	adds	r3, r0, #1
 800925e:	429a      	cmp	r2, r3
 8009260:	d004      	beq.n	800926c <__swbuf_r+0x6e>
 8009262:	89a3      	ldrh	r3, [r4, #12]
 8009264:	07db      	lsls	r3, r3, #31
 8009266:	d5e1      	bpl.n	800922c <__swbuf_r+0x2e>
 8009268:	2e0a      	cmp	r6, #10
 800926a:	d1df      	bne.n	800922c <__swbuf_r+0x2e>
 800926c:	4621      	mov	r1, r4
 800926e:	4628      	mov	r0, r5
 8009270:	f002 fdee 	bl	800be50 <_fflush_r>
 8009274:	2800      	cmp	r0, #0
 8009276:	d0d9      	beq.n	800922c <__swbuf_r+0x2e>
 8009278:	e7d6      	b.n	8009228 <__swbuf_r+0x2a>
	...

0800927c <__swsetup_r>:
 800927c:	b538      	push	{r3, r4, r5, lr}
 800927e:	4b29      	ldr	r3, [pc, #164]	@ (8009324 <__swsetup_r+0xa8>)
 8009280:	4605      	mov	r5, r0
 8009282:	6818      	ldr	r0, [r3, #0]
 8009284:	460c      	mov	r4, r1
 8009286:	b118      	cbz	r0, 8009290 <__swsetup_r+0x14>
 8009288:	6a03      	ldr	r3, [r0, #32]
 800928a:	b90b      	cbnz	r3, 8009290 <__swsetup_r+0x14>
 800928c:	f7ff ff1c 	bl	80090c8 <__sinit>
 8009290:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009294:	0719      	lsls	r1, r3, #28
 8009296:	d422      	bmi.n	80092de <__swsetup_r+0x62>
 8009298:	06da      	lsls	r2, r3, #27
 800929a:	d407      	bmi.n	80092ac <__swsetup_r+0x30>
 800929c:	2209      	movs	r2, #9
 800929e:	602a      	str	r2, [r5, #0]
 80092a0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80092a4:	81a3      	strh	r3, [r4, #12]
 80092a6:	f04f 30ff 	mov.w	r0, #4294967295
 80092aa:	e033      	b.n	8009314 <__swsetup_r+0x98>
 80092ac:	0758      	lsls	r0, r3, #29
 80092ae:	d512      	bpl.n	80092d6 <__swsetup_r+0x5a>
 80092b0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80092b2:	b141      	cbz	r1, 80092c6 <__swsetup_r+0x4a>
 80092b4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80092b8:	4299      	cmp	r1, r3
 80092ba:	d002      	beq.n	80092c2 <__swsetup_r+0x46>
 80092bc:	4628      	mov	r0, r5
 80092be:	f000 ff2f 	bl	800a120 <_free_r>
 80092c2:	2300      	movs	r3, #0
 80092c4:	6363      	str	r3, [r4, #52]	@ 0x34
 80092c6:	89a3      	ldrh	r3, [r4, #12]
 80092c8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80092cc:	81a3      	strh	r3, [r4, #12]
 80092ce:	2300      	movs	r3, #0
 80092d0:	6063      	str	r3, [r4, #4]
 80092d2:	6923      	ldr	r3, [r4, #16]
 80092d4:	6023      	str	r3, [r4, #0]
 80092d6:	89a3      	ldrh	r3, [r4, #12]
 80092d8:	f043 0308 	orr.w	r3, r3, #8
 80092dc:	81a3      	strh	r3, [r4, #12]
 80092de:	6923      	ldr	r3, [r4, #16]
 80092e0:	b94b      	cbnz	r3, 80092f6 <__swsetup_r+0x7a>
 80092e2:	89a3      	ldrh	r3, [r4, #12]
 80092e4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80092e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80092ec:	d003      	beq.n	80092f6 <__swsetup_r+0x7a>
 80092ee:	4621      	mov	r1, r4
 80092f0:	4628      	mov	r0, r5
 80092f2:	f002 fdfb 	bl	800beec <__smakebuf_r>
 80092f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80092fa:	f013 0201 	ands.w	r2, r3, #1
 80092fe:	d00a      	beq.n	8009316 <__swsetup_r+0x9a>
 8009300:	2200      	movs	r2, #0
 8009302:	60a2      	str	r2, [r4, #8]
 8009304:	6962      	ldr	r2, [r4, #20]
 8009306:	4252      	negs	r2, r2
 8009308:	61a2      	str	r2, [r4, #24]
 800930a:	6922      	ldr	r2, [r4, #16]
 800930c:	b942      	cbnz	r2, 8009320 <__swsetup_r+0xa4>
 800930e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009312:	d1c5      	bne.n	80092a0 <__swsetup_r+0x24>
 8009314:	bd38      	pop	{r3, r4, r5, pc}
 8009316:	0799      	lsls	r1, r3, #30
 8009318:	bf58      	it	pl
 800931a:	6962      	ldrpl	r2, [r4, #20]
 800931c:	60a2      	str	r2, [r4, #8]
 800931e:	e7f4      	b.n	800930a <__swsetup_r+0x8e>
 8009320:	2000      	movs	r0, #0
 8009322:	e7f7      	b.n	8009314 <__swsetup_r+0x98>
 8009324:	20000028 	.word	0x20000028

08009328 <memset>:
 8009328:	4402      	add	r2, r0
 800932a:	4603      	mov	r3, r0
 800932c:	4293      	cmp	r3, r2
 800932e:	d100      	bne.n	8009332 <memset+0xa>
 8009330:	4770      	bx	lr
 8009332:	f803 1b01 	strb.w	r1, [r3], #1
 8009336:	e7f9      	b.n	800932c <memset+0x4>

08009338 <_localeconv_r>:
 8009338:	4800      	ldr	r0, [pc, #0]	@ (800933c <_localeconv_r+0x4>)
 800933a:	4770      	bx	lr
 800933c:	20000168 	.word	0x20000168

08009340 <_close_r>:
 8009340:	b538      	push	{r3, r4, r5, lr}
 8009342:	4d06      	ldr	r5, [pc, #24]	@ (800935c <_close_r+0x1c>)
 8009344:	2300      	movs	r3, #0
 8009346:	4604      	mov	r4, r0
 8009348:	4608      	mov	r0, r1
 800934a:	602b      	str	r3, [r5, #0]
 800934c:	f7f8 fff2 	bl	8002334 <_close>
 8009350:	1c43      	adds	r3, r0, #1
 8009352:	d102      	bne.n	800935a <_close_r+0x1a>
 8009354:	682b      	ldr	r3, [r5, #0]
 8009356:	b103      	cbz	r3, 800935a <_close_r+0x1a>
 8009358:	6023      	str	r3, [r4, #0]
 800935a:	bd38      	pop	{r3, r4, r5, pc}
 800935c:	20000778 	.word	0x20000778

08009360 <_lseek_r>:
 8009360:	b538      	push	{r3, r4, r5, lr}
 8009362:	4d07      	ldr	r5, [pc, #28]	@ (8009380 <_lseek_r+0x20>)
 8009364:	4604      	mov	r4, r0
 8009366:	4608      	mov	r0, r1
 8009368:	4611      	mov	r1, r2
 800936a:	2200      	movs	r2, #0
 800936c:	602a      	str	r2, [r5, #0]
 800936e:	461a      	mov	r2, r3
 8009370:	f7f9 f807 	bl	8002382 <_lseek>
 8009374:	1c43      	adds	r3, r0, #1
 8009376:	d102      	bne.n	800937e <_lseek_r+0x1e>
 8009378:	682b      	ldr	r3, [r5, #0]
 800937a:	b103      	cbz	r3, 800937e <_lseek_r+0x1e>
 800937c:	6023      	str	r3, [r4, #0]
 800937e:	bd38      	pop	{r3, r4, r5, pc}
 8009380:	20000778 	.word	0x20000778

08009384 <_read_r>:
 8009384:	b538      	push	{r3, r4, r5, lr}
 8009386:	4d07      	ldr	r5, [pc, #28]	@ (80093a4 <_read_r+0x20>)
 8009388:	4604      	mov	r4, r0
 800938a:	4608      	mov	r0, r1
 800938c:	4611      	mov	r1, r2
 800938e:	2200      	movs	r2, #0
 8009390:	602a      	str	r2, [r5, #0]
 8009392:	461a      	mov	r2, r3
 8009394:	f7f8 ff95 	bl	80022c2 <_read>
 8009398:	1c43      	adds	r3, r0, #1
 800939a:	d102      	bne.n	80093a2 <_read_r+0x1e>
 800939c:	682b      	ldr	r3, [r5, #0]
 800939e:	b103      	cbz	r3, 80093a2 <_read_r+0x1e>
 80093a0:	6023      	str	r3, [r4, #0]
 80093a2:	bd38      	pop	{r3, r4, r5, pc}
 80093a4:	20000778 	.word	0x20000778

080093a8 <_sbrk_r>:
 80093a8:	b538      	push	{r3, r4, r5, lr}
 80093aa:	4d06      	ldr	r5, [pc, #24]	@ (80093c4 <_sbrk_r+0x1c>)
 80093ac:	2300      	movs	r3, #0
 80093ae:	4604      	mov	r4, r0
 80093b0:	4608      	mov	r0, r1
 80093b2:	602b      	str	r3, [r5, #0]
 80093b4:	f7f8 fff2 	bl	800239c <_sbrk>
 80093b8:	1c43      	adds	r3, r0, #1
 80093ba:	d102      	bne.n	80093c2 <_sbrk_r+0x1a>
 80093bc:	682b      	ldr	r3, [r5, #0]
 80093be:	b103      	cbz	r3, 80093c2 <_sbrk_r+0x1a>
 80093c0:	6023      	str	r3, [r4, #0]
 80093c2:	bd38      	pop	{r3, r4, r5, pc}
 80093c4:	20000778 	.word	0x20000778

080093c8 <_write_r>:
 80093c8:	b538      	push	{r3, r4, r5, lr}
 80093ca:	4d07      	ldr	r5, [pc, #28]	@ (80093e8 <_write_r+0x20>)
 80093cc:	4604      	mov	r4, r0
 80093ce:	4608      	mov	r0, r1
 80093d0:	4611      	mov	r1, r2
 80093d2:	2200      	movs	r2, #0
 80093d4:	602a      	str	r2, [r5, #0]
 80093d6:	461a      	mov	r2, r3
 80093d8:	f7f8 ff90 	bl	80022fc <_write>
 80093dc:	1c43      	adds	r3, r0, #1
 80093de:	d102      	bne.n	80093e6 <_write_r+0x1e>
 80093e0:	682b      	ldr	r3, [r5, #0]
 80093e2:	b103      	cbz	r3, 80093e6 <_write_r+0x1e>
 80093e4:	6023      	str	r3, [r4, #0]
 80093e6:	bd38      	pop	{r3, r4, r5, pc}
 80093e8:	20000778 	.word	0x20000778

080093ec <__errno>:
 80093ec:	4b01      	ldr	r3, [pc, #4]	@ (80093f4 <__errno+0x8>)
 80093ee:	6818      	ldr	r0, [r3, #0]
 80093f0:	4770      	bx	lr
 80093f2:	bf00      	nop
 80093f4:	20000028 	.word	0x20000028

080093f8 <__libc_init_array>:
 80093f8:	b570      	push	{r4, r5, r6, lr}
 80093fa:	4d0d      	ldr	r5, [pc, #52]	@ (8009430 <__libc_init_array+0x38>)
 80093fc:	4c0d      	ldr	r4, [pc, #52]	@ (8009434 <__libc_init_array+0x3c>)
 80093fe:	1b64      	subs	r4, r4, r5
 8009400:	10a4      	asrs	r4, r4, #2
 8009402:	2600      	movs	r6, #0
 8009404:	42a6      	cmp	r6, r4
 8009406:	d109      	bne.n	800941c <__libc_init_array+0x24>
 8009408:	4d0b      	ldr	r5, [pc, #44]	@ (8009438 <__libc_init_array+0x40>)
 800940a:	4c0c      	ldr	r4, [pc, #48]	@ (800943c <__libc_init_array+0x44>)
 800940c:	f003 fa0a 	bl	800c824 <_init>
 8009410:	1b64      	subs	r4, r4, r5
 8009412:	10a4      	asrs	r4, r4, #2
 8009414:	2600      	movs	r6, #0
 8009416:	42a6      	cmp	r6, r4
 8009418:	d105      	bne.n	8009426 <__libc_init_array+0x2e>
 800941a:	bd70      	pop	{r4, r5, r6, pc}
 800941c:	f855 3b04 	ldr.w	r3, [r5], #4
 8009420:	4798      	blx	r3
 8009422:	3601      	adds	r6, #1
 8009424:	e7ee      	b.n	8009404 <__libc_init_array+0xc>
 8009426:	f855 3b04 	ldr.w	r3, [r5], #4
 800942a:	4798      	blx	r3
 800942c:	3601      	adds	r6, #1
 800942e:	e7f2      	b.n	8009416 <__libc_init_array+0x1e>
	...

08009440 <__retarget_lock_init_recursive>:
 8009440:	4770      	bx	lr

08009442 <__retarget_lock_acquire_recursive>:
 8009442:	4770      	bx	lr

08009444 <__retarget_lock_release_recursive>:
 8009444:	4770      	bx	lr

08009446 <memcpy>:
 8009446:	440a      	add	r2, r1
 8009448:	4291      	cmp	r1, r2
 800944a:	f100 33ff 	add.w	r3, r0, #4294967295
 800944e:	d100      	bne.n	8009452 <memcpy+0xc>
 8009450:	4770      	bx	lr
 8009452:	b510      	push	{r4, lr}
 8009454:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009458:	f803 4f01 	strb.w	r4, [r3, #1]!
 800945c:	4291      	cmp	r1, r2
 800945e:	d1f9      	bne.n	8009454 <memcpy+0xe>
 8009460:	bd10      	pop	{r4, pc}
	...

08009464 <nanf>:
 8009464:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800946c <nanf+0x8>
 8009468:	4770      	bx	lr
 800946a:	bf00      	nop
 800946c:	7fc00000 	.word	0x7fc00000

08009470 <quorem>:
 8009470:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009474:	6903      	ldr	r3, [r0, #16]
 8009476:	690c      	ldr	r4, [r1, #16]
 8009478:	42a3      	cmp	r3, r4
 800947a:	4607      	mov	r7, r0
 800947c:	db7e      	blt.n	800957c <quorem+0x10c>
 800947e:	3c01      	subs	r4, #1
 8009480:	f101 0814 	add.w	r8, r1, #20
 8009484:	00a3      	lsls	r3, r4, #2
 8009486:	f100 0514 	add.w	r5, r0, #20
 800948a:	9300      	str	r3, [sp, #0]
 800948c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009490:	9301      	str	r3, [sp, #4]
 8009492:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009496:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800949a:	3301      	adds	r3, #1
 800949c:	429a      	cmp	r2, r3
 800949e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80094a2:	fbb2 f6f3 	udiv	r6, r2, r3
 80094a6:	d32e      	bcc.n	8009506 <quorem+0x96>
 80094a8:	f04f 0a00 	mov.w	sl, #0
 80094ac:	46c4      	mov	ip, r8
 80094ae:	46ae      	mov	lr, r5
 80094b0:	46d3      	mov	fp, sl
 80094b2:	f85c 3b04 	ldr.w	r3, [ip], #4
 80094b6:	b298      	uxth	r0, r3
 80094b8:	fb06 a000 	mla	r0, r6, r0, sl
 80094bc:	0c02      	lsrs	r2, r0, #16
 80094be:	0c1b      	lsrs	r3, r3, #16
 80094c0:	fb06 2303 	mla	r3, r6, r3, r2
 80094c4:	f8de 2000 	ldr.w	r2, [lr]
 80094c8:	b280      	uxth	r0, r0
 80094ca:	b292      	uxth	r2, r2
 80094cc:	1a12      	subs	r2, r2, r0
 80094ce:	445a      	add	r2, fp
 80094d0:	f8de 0000 	ldr.w	r0, [lr]
 80094d4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80094d8:	b29b      	uxth	r3, r3
 80094da:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80094de:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80094e2:	b292      	uxth	r2, r2
 80094e4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80094e8:	45e1      	cmp	r9, ip
 80094ea:	f84e 2b04 	str.w	r2, [lr], #4
 80094ee:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80094f2:	d2de      	bcs.n	80094b2 <quorem+0x42>
 80094f4:	9b00      	ldr	r3, [sp, #0]
 80094f6:	58eb      	ldr	r3, [r5, r3]
 80094f8:	b92b      	cbnz	r3, 8009506 <quorem+0x96>
 80094fa:	9b01      	ldr	r3, [sp, #4]
 80094fc:	3b04      	subs	r3, #4
 80094fe:	429d      	cmp	r5, r3
 8009500:	461a      	mov	r2, r3
 8009502:	d32f      	bcc.n	8009564 <quorem+0xf4>
 8009504:	613c      	str	r4, [r7, #16]
 8009506:	4638      	mov	r0, r7
 8009508:	f001 f910 	bl	800a72c <__mcmp>
 800950c:	2800      	cmp	r0, #0
 800950e:	db25      	blt.n	800955c <quorem+0xec>
 8009510:	4629      	mov	r1, r5
 8009512:	2000      	movs	r0, #0
 8009514:	f858 2b04 	ldr.w	r2, [r8], #4
 8009518:	f8d1 c000 	ldr.w	ip, [r1]
 800951c:	fa1f fe82 	uxth.w	lr, r2
 8009520:	fa1f f38c 	uxth.w	r3, ip
 8009524:	eba3 030e 	sub.w	r3, r3, lr
 8009528:	4403      	add	r3, r0
 800952a:	0c12      	lsrs	r2, r2, #16
 800952c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8009530:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8009534:	b29b      	uxth	r3, r3
 8009536:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800953a:	45c1      	cmp	r9, r8
 800953c:	f841 3b04 	str.w	r3, [r1], #4
 8009540:	ea4f 4022 	mov.w	r0, r2, asr #16
 8009544:	d2e6      	bcs.n	8009514 <quorem+0xa4>
 8009546:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800954a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800954e:	b922      	cbnz	r2, 800955a <quorem+0xea>
 8009550:	3b04      	subs	r3, #4
 8009552:	429d      	cmp	r5, r3
 8009554:	461a      	mov	r2, r3
 8009556:	d30b      	bcc.n	8009570 <quorem+0x100>
 8009558:	613c      	str	r4, [r7, #16]
 800955a:	3601      	adds	r6, #1
 800955c:	4630      	mov	r0, r6
 800955e:	b003      	add	sp, #12
 8009560:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009564:	6812      	ldr	r2, [r2, #0]
 8009566:	3b04      	subs	r3, #4
 8009568:	2a00      	cmp	r2, #0
 800956a:	d1cb      	bne.n	8009504 <quorem+0x94>
 800956c:	3c01      	subs	r4, #1
 800956e:	e7c6      	b.n	80094fe <quorem+0x8e>
 8009570:	6812      	ldr	r2, [r2, #0]
 8009572:	3b04      	subs	r3, #4
 8009574:	2a00      	cmp	r2, #0
 8009576:	d1ef      	bne.n	8009558 <quorem+0xe8>
 8009578:	3c01      	subs	r4, #1
 800957a:	e7ea      	b.n	8009552 <quorem+0xe2>
 800957c:	2000      	movs	r0, #0
 800957e:	e7ee      	b.n	800955e <quorem+0xee>

08009580 <_dtoa_r>:
 8009580:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009584:	69c7      	ldr	r7, [r0, #28]
 8009586:	b097      	sub	sp, #92	@ 0x5c
 8009588:	ed8d 0b04 	vstr	d0, [sp, #16]
 800958c:	ec55 4b10 	vmov	r4, r5, d0
 8009590:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8009592:	9107      	str	r1, [sp, #28]
 8009594:	4681      	mov	r9, r0
 8009596:	920c      	str	r2, [sp, #48]	@ 0x30
 8009598:	9311      	str	r3, [sp, #68]	@ 0x44
 800959a:	b97f      	cbnz	r7, 80095bc <_dtoa_r+0x3c>
 800959c:	2010      	movs	r0, #16
 800959e:	f7fe fded 	bl	800817c <malloc>
 80095a2:	4602      	mov	r2, r0
 80095a4:	f8c9 001c 	str.w	r0, [r9, #28]
 80095a8:	b920      	cbnz	r0, 80095b4 <_dtoa_r+0x34>
 80095aa:	4ba9      	ldr	r3, [pc, #676]	@ (8009850 <_dtoa_r+0x2d0>)
 80095ac:	21ef      	movs	r1, #239	@ 0xef
 80095ae:	48a9      	ldr	r0, [pc, #676]	@ (8009854 <_dtoa_r+0x2d4>)
 80095b0:	f002 fd2e 	bl	800c010 <__assert_func>
 80095b4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80095b8:	6007      	str	r7, [r0, #0]
 80095ba:	60c7      	str	r7, [r0, #12]
 80095bc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80095c0:	6819      	ldr	r1, [r3, #0]
 80095c2:	b159      	cbz	r1, 80095dc <_dtoa_r+0x5c>
 80095c4:	685a      	ldr	r2, [r3, #4]
 80095c6:	604a      	str	r2, [r1, #4]
 80095c8:	2301      	movs	r3, #1
 80095ca:	4093      	lsls	r3, r2
 80095cc:	608b      	str	r3, [r1, #8]
 80095ce:	4648      	mov	r0, r9
 80095d0:	f000 fe30 	bl	800a234 <_Bfree>
 80095d4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80095d8:	2200      	movs	r2, #0
 80095da:	601a      	str	r2, [r3, #0]
 80095dc:	1e2b      	subs	r3, r5, #0
 80095de:	bfb9      	ittee	lt
 80095e0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80095e4:	9305      	strlt	r3, [sp, #20]
 80095e6:	2300      	movge	r3, #0
 80095e8:	6033      	strge	r3, [r6, #0]
 80095ea:	9f05      	ldr	r7, [sp, #20]
 80095ec:	4b9a      	ldr	r3, [pc, #616]	@ (8009858 <_dtoa_r+0x2d8>)
 80095ee:	bfbc      	itt	lt
 80095f0:	2201      	movlt	r2, #1
 80095f2:	6032      	strlt	r2, [r6, #0]
 80095f4:	43bb      	bics	r3, r7
 80095f6:	d112      	bne.n	800961e <_dtoa_r+0x9e>
 80095f8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80095fa:	f242 730f 	movw	r3, #9999	@ 0x270f
 80095fe:	6013      	str	r3, [r2, #0]
 8009600:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009604:	4323      	orrs	r3, r4
 8009606:	f000 855a 	beq.w	800a0be <_dtoa_r+0xb3e>
 800960a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800960c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800986c <_dtoa_r+0x2ec>
 8009610:	2b00      	cmp	r3, #0
 8009612:	f000 855c 	beq.w	800a0ce <_dtoa_r+0xb4e>
 8009616:	f10a 0303 	add.w	r3, sl, #3
 800961a:	f000 bd56 	b.w	800a0ca <_dtoa_r+0xb4a>
 800961e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8009622:	2200      	movs	r2, #0
 8009624:	ec51 0b17 	vmov	r0, r1, d7
 8009628:	2300      	movs	r3, #0
 800962a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800962e:	f7f7 fa53 	bl	8000ad8 <__aeabi_dcmpeq>
 8009632:	4680      	mov	r8, r0
 8009634:	b158      	cbz	r0, 800964e <_dtoa_r+0xce>
 8009636:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8009638:	2301      	movs	r3, #1
 800963a:	6013      	str	r3, [r2, #0]
 800963c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800963e:	b113      	cbz	r3, 8009646 <_dtoa_r+0xc6>
 8009640:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8009642:	4b86      	ldr	r3, [pc, #536]	@ (800985c <_dtoa_r+0x2dc>)
 8009644:	6013      	str	r3, [r2, #0]
 8009646:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8009870 <_dtoa_r+0x2f0>
 800964a:	f000 bd40 	b.w	800a0ce <_dtoa_r+0xb4e>
 800964e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8009652:	aa14      	add	r2, sp, #80	@ 0x50
 8009654:	a915      	add	r1, sp, #84	@ 0x54
 8009656:	4648      	mov	r0, r9
 8009658:	f001 f988 	bl	800a96c <__d2b>
 800965c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8009660:	9002      	str	r0, [sp, #8]
 8009662:	2e00      	cmp	r6, #0
 8009664:	d078      	beq.n	8009758 <_dtoa_r+0x1d8>
 8009666:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009668:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800966c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009670:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009674:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8009678:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800967c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8009680:	4619      	mov	r1, r3
 8009682:	2200      	movs	r2, #0
 8009684:	4b76      	ldr	r3, [pc, #472]	@ (8009860 <_dtoa_r+0x2e0>)
 8009686:	f7f6 fe07 	bl	8000298 <__aeabi_dsub>
 800968a:	a36b      	add	r3, pc, #428	@ (adr r3, 8009838 <_dtoa_r+0x2b8>)
 800968c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009690:	f7f6 ffba 	bl	8000608 <__aeabi_dmul>
 8009694:	a36a      	add	r3, pc, #424	@ (adr r3, 8009840 <_dtoa_r+0x2c0>)
 8009696:	e9d3 2300 	ldrd	r2, r3, [r3]
 800969a:	f7f6 fdff 	bl	800029c <__adddf3>
 800969e:	4604      	mov	r4, r0
 80096a0:	4630      	mov	r0, r6
 80096a2:	460d      	mov	r5, r1
 80096a4:	f7f6 ff46 	bl	8000534 <__aeabi_i2d>
 80096a8:	a367      	add	r3, pc, #412	@ (adr r3, 8009848 <_dtoa_r+0x2c8>)
 80096aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096ae:	f7f6 ffab 	bl	8000608 <__aeabi_dmul>
 80096b2:	4602      	mov	r2, r0
 80096b4:	460b      	mov	r3, r1
 80096b6:	4620      	mov	r0, r4
 80096b8:	4629      	mov	r1, r5
 80096ba:	f7f6 fdef 	bl	800029c <__adddf3>
 80096be:	4604      	mov	r4, r0
 80096c0:	460d      	mov	r5, r1
 80096c2:	f7f7 fa51 	bl	8000b68 <__aeabi_d2iz>
 80096c6:	2200      	movs	r2, #0
 80096c8:	4607      	mov	r7, r0
 80096ca:	2300      	movs	r3, #0
 80096cc:	4620      	mov	r0, r4
 80096ce:	4629      	mov	r1, r5
 80096d0:	f7f7 fa0c 	bl	8000aec <__aeabi_dcmplt>
 80096d4:	b140      	cbz	r0, 80096e8 <_dtoa_r+0x168>
 80096d6:	4638      	mov	r0, r7
 80096d8:	f7f6 ff2c 	bl	8000534 <__aeabi_i2d>
 80096dc:	4622      	mov	r2, r4
 80096de:	462b      	mov	r3, r5
 80096e0:	f7f7 f9fa 	bl	8000ad8 <__aeabi_dcmpeq>
 80096e4:	b900      	cbnz	r0, 80096e8 <_dtoa_r+0x168>
 80096e6:	3f01      	subs	r7, #1
 80096e8:	2f16      	cmp	r7, #22
 80096ea:	d852      	bhi.n	8009792 <_dtoa_r+0x212>
 80096ec:	4b5d      	ldr	r3, [pc, #372]	@ (8009864 <_dtoa_r+0x2e4>)
 80096ee:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80096f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096f6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80096fa:	f7f7 f9f7 	bl	8000aec <__aeabi_dcmplt>
 80096fe:	2800      	cmp	r0, #0
 8009700:	d049      	beq.n	8009796 <_dtoa_r+0x216>
 8009702:	3f01      	subs	r7, #1
 8009704:	2300      	movs	r3, #0
 8009706:	9310      	str	r3, [sp, #64]	@ 0x40
 8009708:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800970a:	1b9b      	subs	r3, r3, r6
 800970c:	1e5a      	subs	r2, r3, #1
 800970e:	bf45      	ittet	mi
 8009710:	f1c3 0301 	rsbmi	r3, r3, #1
 8009714:	9300      	strmi	r3, [sp, #0]
 8009716:	2300      	movpl	r3, #0
 8009718:	2300      	movmi	r3, #0
 800971a:	9206      	str	r2, [sp, #24]
 800971c:	bf54      	ite	pl
 800971e:	9300      	strpl	r3, [sp, #0]
 8009720:	9306      	strmi	r3, [sp, #24]
 8009722:	2f00      	cmp	r7, #0
 8009724:	db39      	blt.n	800979a <_dtoa_r+0x21a>
 8009726:	9b06      	ldr	r3, [sp, #24]
 8009728:	970d      	str	r7, [sp, #52]	@ 0x34
 800972a:	443b      	add	r3, r7
 800972c:	9306      	str	r3, [sp, #24]
 800972e:	2300      	movs	r3, #0
 8009730:	9308      	str	r3, [sp, #32]
 8009732:	9b07      	ldr	r3, [sp, #28]
 8009734:	2b09      	cmp	r3, #9
 8009736:	d863      	bhi.n	8009800 <_dtoa_r+0x280>
 8009738:	2b05      	cmp	r3, #5
 800973a:	bfc4      	itt	gt
 800973c:	3b04      	subgt	r3, #4
 800973e:	9307      	strgt	r3, [sp, #28]
 8009740:	9b07      	ldr	r3, [sp, #28]
 8009742:	f1a3 0302 	sub.w	r3, r3, #2
 8009746:	bfcc      	ite	gt
 8009748:	2400      	movgt	r4, #0
 800974a:	2401      	movle	r4, #1
 800974c:	2b03      	cmp	r3, #3
 800974e:	d863      	bhi.n	8009818 <_dtoa_r+0x298>
 8009750:	e8df f003 	tbb	[pc, r3]
 8009754:	2b375452 	.word	0x2b375452
 8009758:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800975c:	441e      	add	r6, r3
 800975e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8009762:	2b20      	cmp	r3, #32
 8009764:	bfc1      	itttt	gt
 8009766:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800976a:	409f      	lslgt	r7, r3
 800976c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8009770:	fa24 f303 	lsrgt.w	r3, r4, r3
 8009774:	bfd6      	itet	le
 8009776:	f1c3 0320 	rsble	r3, r3, #32
 800977a:	ea47 0003 	orrgt.w	r0, r7, r3
 800977e:	fa04 f003 	lslle.w	r0, r4, r3
 8009782:	f7f6 fec7 	bl	8000514 <__aeabi_ui2d>
 8009786:	2201      	movs	r2, #1
 8009788:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800978c:	3e01      	subs	r6, #1
 800978e:	9212      	str	r2, [sp, #72]	@ 0x48
 8009790:	e776      	b.n	8009680 <_dtoa_r+0x100>
 8009792:	2301      	movs	r3, #1
 8009794:	e7b7      	b.n	8009706 <_dtoa_r+0x186>
 8009796:	9010      	str	r0, [sp, #64]	@ 0x40
 8009798:	e7b6      	b.n	8009708 <_dtoa_r+0x188>
 800979a:	9b00      	ldr	r3, [sp, #0]
 800979c:	1bdb      	subs	r3, r3, r7
 800979e:	9300      	str	r3, [sp, #0]
 80097a0:	427b      	negs	r3, r7
 80097a2:	9308      	str	r3, [sp, #32]
 80097a4:	2300      	movs	r3, #0
 80097a6:	930d      	str	r3, [sp, #52]	@ 0x34
 80097a8:	e7c3      	b.n	8009732 <_dtoa_r+0x1b2>
 80097aa:	2301      	movs	r3, #1
 80097ac:	9309      	str	r3, [sp, #36]	@ 0x24
 80097ae:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80097b0:	eb07 0b03 	add.w	fp, r7, r3
 80097b4:	f10b 0301 	add.w	r3, fp, #1
 80097b8:	2b01      	cmp	r3, #1
 80097ba:	9303      	str	r3, [sp, #12]
 80097bc:	bfb8      	it	lt
 80097be:	2301      	movlt	r3, #1
 80097c0:	e006      	b.n	80097d0 <_dtoa_r+0x250>
 80097c2:	2301      	movs	r3, #1
 80097c4:	9309      	str	r3, [sp, #36]	@ 0x24
 80097c6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80097c8:	2b00      	cmp	r3, #0
 80097ca:	dd28      	ble.n	800981e <_dtoa_r+0x29e>
 80097cc:	469b      	mov	fp, r3
 80097ce:	9303      	str	r3, [sp, #12]
 80097d0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80097d4:	2100      	movs	r1, #0
 80097d6:	2204      	movs	r2, #4
 80097d8:	f102 0514 	add.w	r5, r2, #20
 80097dc:	429d      	cmp	r5, r3
 80097de:	d926      	bls.n	800982e <_dtoa_r+0x2ae>
 80097e0:	6041      	str	r1, [r0, #4]
 80097e2:	4648      	mov	r0, r9
 80097e4:	f000 fce6 	bl	800a1b4 <_Balloc>
 80097e8:	4682      	mov	sl, r0
 80097ea:	2800      	cmp	r0, #0
 80097ec:	d142      	bne.n	8009874 <_dtoa_r+0x2f4>
 80097ee:	4b1e      	ldr	r3, [pc, #120]	@ (8009868 <_dtoa_r+0x2e8>)
 80097f0:	4602      	mov	r2, r0
 80097f2:	f240 11af 	movw	r1, #431	@ 0x1af
 80097f6:	e6da      	b.n	80095ae <_dtoa_r+0x2e>
 80097f8:	2300      	movs	r3, #0
 80097fa:	e7e3      	b.n	80097c4 <_dtoa_r+0x244>
 80097fc:	2300      	movs	r3, #0
 80097fe:	e7d5      	b.n	80097ac <_dtoa_r+0x22c>
 8009800:	2401      	movs	r4, #1
 8009802:	2300      	movs	r3, #0
 8009804:	9307      	str	r3, [sp, #28]
 8009806:	9409      	str	r4, [sp, #36]	@ 0x24
 8009808:	f04f 3bff 	mov.w	fp, #4294967295
 800980c:	2200      	movs	r2, #0
 800980e:	f8cd b00c 	str.w	fp, [sp, #12]
 8009812:	2312      	movs	r3, #18
 8009814:	920c      	str	r2, [sp, #48]	@ 0x30
 8009816:	e7db      	b.n	80097d0 <_dtoa_r+0x250>
 8009818:	2301      	movs	r3, #1
 800981a:	9309      	str	r3, [sp, #36]	@ 0x24
 800981c:	e7f4      	b.n	8009808 <_dtoa_r+0x288>
 800981e:	f04f 0b01 	mov.w	fp, #1
 8009822:	f8cd b00c 	str.w	fp, [sp, #12]
 8009826:	465b      	mov	r3, fp
 8009828:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800982c:	e7d0      	b.n	80097d0 <_dtoa_r+0x250>
 800982e:	3101      	adds	r1, #1
 8009830:	0052      	lsls	r2, r2, #1
 8009832:	e7d1      	b.n	80097d8 <_dtoa_r+0x258>
 8009834:	f3af 8000 	nop.w
 8009838:	636f4361 	.word	0x636f4361
 800983c:	3fd287a7 	.word	0x3fd287a7
 8009840:	8b60c8b3 	.word	0x8b60c8b3
 8009844:	3fc68a28 	.word	0x3fc68a28
 8009848:	509f79fb 	.word	0x509f79fb
 800984c:	3fd34413 	.word	0x3fd34413
 8009850:	0800c8d6 	.word	0x0800c8d6
 8009854:	0800c8ed 	.word	0x0800c8ed
 8009858:	7ff00000 	.word	0x7ff00000
 800985c:	0800c8a1 	.word	0x0800c8a1
 8009860:	3ff80000 	.word	0x3ff80000
 8009864:	0800caa0 	.word	0x0800caa0
 8009868:	0800c945 	.word	0x0800c945
 800986c:	0800c8d2 	.word	0x0800c8d2
 8009870:	0800c8a0 	.word	0x0800c8a0
 8009874:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009878:	6018      	str	r0, [r3, #0]
 800987a:	9b03      	ldr	r3, [sp, #12]
 800987c:	2b0e      	cmp	r3, #14
 800987e:	f200 80a1 	bhi.w	80099c4 <_dtoa_r+0x444>
 8009882:	2c00      	cmp	r4, #0
 8009884:	f000 809e 	beq.w	80099c4 <_dtoa_r+0x444>
 8009888:	2f00      	cmp	r7, #0
 800988a:	dd33      	ble.n	80098f4 <_dtoa_r+0x374>
 800988c:	4b9c      	ldr	r3, [pc, #624]	@ (8009b00 <_dtoa_r+0x580>)
 800988e:	f007 020f 	and.w	r2, r7, #15
 8009892:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009896:	ed93 7b00 	vldr	d7, [r3]
 800989a:	05f8      	lsls	r0, r7, #23
 800989c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80098a0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80098a4:	d516      	bpl.n	80098d4 <_dtoa_r+0x354>
 80098a6:	4b97      	ldr	r3, [pc, #604]	@ (8009b04 <_dtoa_r+0x584>)
 80098a8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80098ac:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80098b0:	f7f6 ffd4 	bl	800085c <__aeabi_ddiv>
 80098b4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80098b8:	f004 040f 	and.w	r4, r4, #15
 80098bc:	2603      	movs	r6, #3
 80098be:	4d91      	ldr	r5, [pc, #580]	@ (8009b04 <_dtoa_r+0x584>)
 80098c0:	b954      	cbnz	r4, 80098d8 <_dtoa_r+0x358>
 80098c2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80098c6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80098ca:	f7f6 ffc7 	bl	800085c <__aeabi_ddiv>
 80098ce:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80098d2:	e028      	b.n	8009926 <_dtoa_r+0x3a6>
 80098d4:	2602      	movs	r6, #2
 80098d6:	e7f2      	b.n	80098be <_dtoa_r+0x33e>
 80098d8:	07e1      	lsls	r1, r4, #31
 80098da:	d508      	bpl.n	80098ee <_dtoa_r+0x36e>
 80098dc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80098e0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80098e4:	f7f6 fe90 	bl	8000608 <__aeabi_dmul>
 80098e8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80098ec:	3601      	adds	r6, #1
 80098ee:	1064      	asrs	r4, r4, #1
 80098f0:	3508      	adds	r5, #8
 80098f2:	e7e5      	b.n	80098c0 <_dtoa_r+0x340>
 80098f4:	f000 80af 	beq.w	8009a56 <_dtoa_r+0x4d6>
 80098f8:	427c      	negs	r4, r7
 80098fa:	4b81      	ldr	r3, [pc, #516]	@ (8009b00 <_dtoa_r+0x580>)
 80098fc:	4d81      	ldr	r5, [pc, #516]	@ (8009b04 <_dtoa_r+0x584>)
 80098fe:	f004 020f 	and.w	r2, r4, #15
 8009902:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009906:	e9d3 2300 	ldrd	r2, r3, [r3]
 800990a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800990e:	f7f6 fe7b 	bl	8000608 <__aeabi_dmul>
 8009912:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009916:	1124      	asrs	r4, r4, #4
 8009918:	2300      	movs	r3, #0
 800991a:	2602      	movs	r6, #2
 800991c:	2c00      	cmp	r4, #0
 800991e:	f040 808f 	bne.w	8009a40 <_dtoa_r+0x4c0>
 8009922:	2b00      	cmp	r3, #0
 8009924:	d1d3      	bne.n	80098ce <_dtoa_r+0x34e>
 8009926:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009928:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800992c:	2b00      	cmp	r3, #0
 800992e:	f000 8094 	beq.w	8009a5a <_dtoa_r+0x4da>
 8009932:	4b75      	ldr	r3, [pc, #468]	@ (8009b08 <_dtoa_r+0x588>)
 8009934:	2200      	movs	r2, #0
 8009936:	4620      	mov	r0, r4
 8009938:	4629      	mov	r1, r5
 800993a:	f7f7 f8d7 	bl	8000aec <__aeabi_dcmplt>
 800993e:	2800      	cmp	r0, #0
 8009940:	f000 808b 	beq.w	8009a5a <_dtoa_r+0x4da>
 8009944:	9b03      	ldr	r3, [sp, #12]
 8009946:	2b00      	cmp	r3, #0
 8009948:	f000 8087 	beq.w	8009a5a <_dtoa_r+0x4da>
 800994c:	f1bb 0f00 	cmp.w	fp, #0
 8009950:	dd34      	ble.n	80099bc <_dtoa_r+0x43c>
 8009952:	4620      	mov	r0, r4
 8009954:	4b6d      	ldr	r3, [pc, #436]	@ (8009b0c <_dtoa_r+0x58c>)
 8009956:	2200      	movs	r2, #0
 8009958:	4629      	mov	r1, r5
 800995a:	f7f6 fe55 	bl	8000608 <__aeabi_dmul>
 800995e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009962:	f107 38ff 	add.w	r8, r7, #4294967295
 8009966:	3601      	adds	r6, #1
 8009968:	465c      	mov	r4, fp
 800996a:	4630      	mov	r0, r6
 800996c:	f7f6 fde2 	bl	8000534 <__aeabi_i2d>
 8009970:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009974:	f7f6 fe48 	bl	8000608 <__aeabi_dmul>
 8009978:	4b65      	ldr	r3, [pc, #404]	@ (8009b10 <_dtoa_r+0x590>)
 800997a:	2200      	movs	r2, #0
 800997c:	f7f6 fc8e 	bl	800029c <__adddf3>
 8009980:	4605      	mov	r5, r0
 8009982:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8009986:	2c00      	cmp	r4, #0
 8009988:	d16a      	bne.n	8009a60 <_dtoa_r+0x4e0>
 800998a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800998e:	4b61      	ldr	r3, [pc, #388]	@ (8009b14 <_dtoa_r+0x594>)
 8009990:	2200      	movs	r2, #0
 8009992:	f7f6 fc81 	bl	8000298 <__aeabi_dsub>
 8009996:	4602      	mov	r2, r0
 8009998:	460b      	mov	r3, r1
 800999a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800999e:	462a      	mov	r2, r5
 80099a0:	4633      	mov	r3, r6
 80099a2:	f7f7 f8c1 	bl	8000b28 <__aeabi_dcmpgt>
 80099a6:	2800      	cmp	r0, #0
 80099a8:	f040 8298 	bne.w	8009edc <_dtoa_r+0x95c>
 80099ac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80099b0:	462a      	mov	r2, r5
 80099b2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80099b6:	f7f7 f899 	bl	8000aec <__aeabi_dcmplt>
 80099ba:	bb38      	cbnz	r0, 8009a0c <_dtoa_r+0x48c>
 80099bc:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80099c0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80099c4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80099c6:	2b00      	cmp	r3, #0
 80099c8:	f2c0 8157 	blt.w	8009c7a <_dtoa_r+0x6fa>
 80099cc:	2f0e      	cmp	r7, #14
 80099ce:	f300 8154 	bgt.w	8009c7a <_dtoa_r+0x6fa>
 80099d2:	4b4b      	ldr	r3, [pc, #300]	@ (8009b00 <_dtoa_r+0x580>)
 80099d4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80099d8:	ed93 7b00 	vldr	d7, [r3]
 80099dc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80099de:	2b00      	cmp	r3, #0
 80099e0:	ed8d 7b00 	vstr	d7, [sp]
 80099e4:	f280 80e5 	bge.w	8009bb2 <_dtoa_r+0x632>
 80099e8:	9b03      	ldr	r3, [sp, #12]
 80099ea:	2b00      	cmp	r3, #0
 80099ec:	f300 80e1 	bgt.w	8009bb2 <_dtoa_r+0x632>
 80099f0:	d10c      	bne.n	8009a0c <_dtoa_r+0x48c>
 80099f2:	4b48      	ldr	r3, [pc, #288]	@ (8009b14 <_dtoa_r+0x594>)
 80099f4:	2200      	movs	r2, #0
 80099f6:	ec51 0b17 	vmov	r0, r1, d7
 80099fa:	f7f6 fe05 	bl	8000608 <__aeabi_dmul>
 80099fe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009a02:	f7f7 f887 	bl	8000b14 <__aeabi_dcmpge>
 8009a06:	2800      	cmp	r0, #0
 8009a08:	f000 8266 	beq.w	8009ed8 <_dtoa_r+0x958>
 8009a0c:	2400      	movs	r4, #0
 8009a0e:	4625      	mov	r5, r4
 8009a10:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009a12:	4656      	mov	r6, sl
 8009a14:	ea6f 0803 	mvn.w	r8, r3
 8009a18:	2700      	movs	r7, #0
 8009a1a:	4621      	mov	r1, r4
 8009a1c:	4648      	mov	r0, r9
 8009a1e:	f000 fc09 	bl	800a234 <_Bfree>
 8009a22:	2d00      	cmp	r5, #0
 8009a24:	f000 80bd 	beq.w	8009ba2 <_dtoa_r+0x622>
 8009a28:	b12f      	cbz	r7, 8009a36 <_dtoa_r+0x4b6>
 8009a2a:	42af      	cmp	r7, r5
 8009a2c:	d003      	beq.n	8009a36 <_dtoa_r+0x4b6>
 8009a2e:	4639      	mov	r1, r7
 8009a30:	4648      	mov	r0, r9
 8009a32:	f000 fbff 	bl	800a234 <_Bfree>
 8009a36:	4629      	mov	r1, r5
 8009a38:	4648      	mov	r0, r9
 8009a3a:	f000 fbfb 	bl	800a234 <_Bfree>
 8009a3e:	e0b0      	b.n	8009ba2 <_dtoa_r+0x622>
 8009a40:	07e2      	lsls	r2, r4, #31
 8009a42:	d505      	bpl.n	8009a50 <_dtoa_r+0x4d0>
 8009a44:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009a48:	f7f6 fdde 	bl	8000608 <__aeabi_dmul>
 8009a4c:	3601      	adds	r6, #1
 8009a4e:	2301      	movs	r3, #1
 8009a50:	1064      	asrs	r4, r4, #1
 8009a52:	3508      	adds	r5, #8
 8009a54:	e762      	b.n	800991c <_dtoa_r+0x39c>
 8009a56:	2602      	movs	r6, #2
 8009a58:	e765      	b.n	8009926 <_dtoa_r+0x3a6>
 8009a5a:	9c03      	ldr	r4, [sp, #12]
 8009a5c:	46b8      	mov	r8, r7
 8009a5e:	e784      	b.n	800996a <_dtoa_r+0x3ea>
 8009a60:	4b27      	ldr	r3, [pc, #156]	@ (8009b00 <_dtoa_r+0x580>)
 8009a62:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009a64:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009a68:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009a6c:	4454      	add	r4, sl
 8009a6e:	2900      	cmp	r1, #0
 8009a70:	d054      	beq.n	8009b1c <_dtoa_r+0x59c>
 8009a72:	4929      	ldr	r1, [pc, #164]	@ (8009b18 <_dtoa_r+0x598>)
 8009a74:	2000      	movs	r0, #0
 8009a76:	f7f6 fef1 	bl	800085c <__aeabi_ddiv>
 8009a7a:	4633      	mov	r3, r6
 8009a7c:	462a      	mov	r2, r5
 8009a7e:	f7f6 fc0b 	bl	8000298 <__aeabi_dsub>
 8009a82:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009a86:	4656      	mov	r6, sl
 8009a88:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009a8c:	f7f7 f86c 	bl	8000b68 <__aeabi_d2iz>
 8009a90:	4605      	mov	r5, r0
 8009a92:	f7f6 fd4f 	bl	8000534 <__aeabi_i2d>
 8009a96:	4602      	mov	r2, r0
 8009a98:	460b      	mov	r3, r1
 8009a9a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009a9e:	f7f6 fbfb 	bl	8000298 <__aeabi_dsub>
 8009aa2:	3530      	adds	r5, #48	@ 0x30
 8009aa4:	4602      	mov	r2, r0
 8009aa6:	460b      	mov	r3, r1
 8009aa8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009aac:	f806 5b01 	strb.w	r5, [r6], #1
 8009ab0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009ab4:	f7f7 f81a 	bl	8000aec <__aeabi_dcmplt>
 8009ab8:	2800      	cmp	r0, #0
 8009aba:	d172      	bne.n	8009ba2 <_dtoa_r+0x622>
 8009abc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009ac0:	4911      	ldr	r1, [pc, #68]	@ (8009b08 <_dtoa_r+0x588>)
 8009ac2:	2000      	movs	r0, #0
 8009ac4:	f7f6 fbe8 	bl	8000298 <__aeabi_dsub>
 8009ac8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009acc:	f7f7 f80e 	bl	8000aec <__aeabi_dcmplt>
 8009ad0:	2800      	cmp	r0, #0
 8009ad2:	f040 80b4 	bne.w	8009c3e <_dtoa_r+0x6be>
 8009ad6:	42a6      	cmp	r6, r4
 8009ad8:	f43f af70 	beq.w	80099bc <_dtoa_r+0x43c>
 8009adc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009ae0:	4b0a      	ldr	r3, [pc, #40]	@ (8009b0c <_dtoa_r+0x58c>)
 8009ae2:	2200      	movs	r2, #0
 8009ae4:	f7f6 fd90 	bl	8000608 <__aeabi_dmul>
 8009ae8:	4b08      	ldr	r3, [pc, #32]	@ (8009b0c <_dtoa_r+0x58c>)
 8009aea:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009aee:	2200      	movs	r2, #0
 8009af0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009af4:	f7f6 fd88 	bl	8000608 <__aeabi_dmul>
 8009af8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009afc:	e7c4      	b.n	8009a88 <_dtoa_r+0x508>
 8009afe:	bf00      	nop
 8009b00:	0800caa0 	.word	0x0800caa0
 8009b04:	0800ca78 	.word	0x0800ca78
 8009b08:	3ff00000 	.word	0x3ff00000
 8009b0c:	40240000 	.word	0x40240000
 8009b10:	401c0000 	.word	0x401c0000
 8009b14:	40140000 	.word	0x40140000
 8009b18:	3fe00000 	.word	0x3fe00000
 8009b1c:	4631      	mov	r1, r6
 8009b1e:	4628      	mov	r0, r5
 8009b20:	f7f6 fd72 	bl	8000608 <__aeabi_dmul>
 8009b24:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009b28:	9413      	str	r4, [sp, #76]	@ 0x4c
 8009b2a:	4656      	mov	r6, sl
 8009b2c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009b30:	f7f7 f81a 	bl	8000b68 <__aeabi_d2iz>
 8009b34:	4605      	mov	r5, r0
 8009b36:	f7f6 fcfd 	bl	8000534 <__aeabi_i2d>
 8009b3a:	4602      	mov	r2, r0
 8009b3c:	460b      	mov	r3, r1
 8009b3e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009b42:	f7f6 fba9 	bl	8000298 <__aeabi_dsub>
 8009b46:	3530      	adds	r5, #48	@ 0x30
 8009b48:	f806 5b01 	strb.w	r5, [r6], #1
 8009b4c:	4602      	mov	r2, r0
 8009b4e:	460b      	mov	r3, r1
 8009b50:	42a6      	cmp	r6, r4
 8009b52:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009b56:	f04f 0200 	mov.w	r2, #0
 8009b5a:	d124      	bne.n	8009ba6 <_dtoa_r+0x626>
 8009b5c:	4baf      	ldr	r3, [pc, #700]	@ (8009e1c <_dtoa_r+0x89c>)
 8009b5e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009b62:	f7f6 fb9b 	bl	800029c <__adddf3>
 8009b66:	4602      	mov	r2, r0
 8009b68:	460b      	mov	r3, r1
 8009b6a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009b6e:	f7f6 ffdb 	bl	8000b28 <__aeabi_dcmpgt>
 8009b72:	2800      	cmp	r0, #0
 8009b74:	d163      	bne.n	8009c3e <_dtoa_r+0x6be>
 8009b76:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009b7a:	49a8      	ldr	r1, [pc, #672]	@ (8009e1c <_dtoa_r+0x89c>)
 8009b7c:	2000      	movs	r0, #0
 8009b7e:	f7f6 fb8b 	bl	8000298 <__aeabi_dsub>
 8009b82:	4602      	mov	r2, r0
 8009b84:	460b      	mov	r3, r1
 8009b86:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009b8a:	f7f6 ffaf 	bl	8000aec <__aeabi_dcmplt>
 8009b8e:	2800      	cmp	r0, #0
 8009b90:	f43f af14 	beq.w	80099bc <_dtoa_r+0x43c>
 8009b94:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8009b96:	1e73      	subs	r3, r6, #1
 8009b98:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009b9a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009b9e:	2b30      	cmp	r3, #48	@ 0x30
 8009ba0:	d0f8      	beq.n	8009b94 <_dtoa_r+0x614>
 8009ba2:	4647      	mov	r7, r8
 8009ba4:	e03b      	b.n	8009c1e <_dtoa_r+0x69e>
 8009ba6:	4b9e      	ldr	r3, [pc, #632]	@ (8009e20 <_dtoa_r+0x8a0>)
 8009ba8:	f7f6 fd2e 	bl	8000608 <__aeabi_dmul>
 8009bac:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009bb0:	e7bc      	b.n	8009b2c <_dtoa_r+0x5ac>
 8009bb2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8009bb6:	4656      	mov	r6, sl
 8009bb8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009bbc:	4620      	mov	r0, r4
 8009bbe:	4629      	mov	r1, r5
 8009bc0:	f7f6 fe4c 	bl	800085c <__aeabi_ddiv>
 8009bc4:	f7f6 ffd0 	bl	8000b68 <__aeabi_d2iz>
 8009bc8:	4680      	mov	r8, r0
 8009bca:	f7f6 fcb3 	bl	8000534 <__aeabi_i2d>
 8009bce:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009bd2:	f7f6 fd19 	bl	8000608 <__aeabi_dmul>
 8009bd6:	4602      	mov	r2, r0
 8009bd8:	460b      	mov	r3, r1
 8009bda:	4620      	mov	r0, r4
 8009bdc:	4629      	mov	r1, r5
 8009bde:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8009be2:	f7f6 fb59 	bl	8000298 <__aeabi_dsub>
 8009be6:	f806 4b01 	strb.w	r4, [r6], #1
 8009bea:	9d03      	ldr	r5, [sp, #12]
 8009bec:	eba6 040a 	sub.w	r4, r6, sl
 8009bf0:	42a5      	cmp	r5, r4
 8009bf2:	4602      	mov	r2, r0
 8009bf4:	460b      	mov	r3, r1
 8009bf6:	d133      	bne.n	8009c60 <_dtoa_r+0x6e0>
 8009bf8:	f7f6 fb50 	bl	800029c <__adddf3>
 8009bfc:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009c00:	4604      	mov	r4, r0
 8009c02:	460d      	mov	r5, r1
 8009c04:	f7f6 ff90 	bl	8000b28 <__aeabi_dcmpgt>
 8009c08:	b9c0      	cbnz	r0, 8009c3c <_dtoa_r+0x6bc>
 8009c0a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009c0e:	4620      	mov	r0, r4
 8009c10:	4629      	mov	r1, r5
 8009c12:	f7f6 ff61 	bl	8000ad8 <__aeabi_dcmpeq>
 8009c16:	b110      	cbz	r0, 8009c1e <_dtoa_r+0x69e>
 8009c18:	f018 0f01 	tst.w	r8, #1
 8009c1c:	d10e      	bne.n	8009c3c <_dtoa_r+0x6bc>
 8009c1e:	9902      	ldr	r1, [sp, #8]
 8009c20:	4648      	mov	r0, r9
 8009c22:	f000 fb07 	bl	800a234 <_Bfree>
 8009c26:	2300      	movs	r3, #0
 8009c28:	7033      	strb	r3, [r6, #0]
 8009c2a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009c2c:	3701      	adds	r7, #1
 8009c2e:	601f      	str	r7, [r3, #0]
 8009c30:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009c32:	2b00      	cmp	r3, #0
 8009c34:	f000 824b 	beq.w	800a0ce <_dtoa_r+0xb4e>
 8009c38:	601e      	str	r6, [r3, #0]
 8009c3a:	e248      	b.n	800a0ce <_dtoa_r+0xb4e>
 8009c3c:	46b8      	mov	r8, r7
 8009c3e:	4633      	mov	r3, r6
 8009c40:	461e      	mov	r6, r3
 8009c42:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009c46:	2a39      	cmp	r2, #57	@ 0x39
 8009c48:	d106      	bne.n	8009c58 <_dtoa_r+0x6d8>
 8009c4a:	459a      	cmp	sl, r3
 8009c4c:	d1f8      	bne.n	8009c40 <_dtoa_r+0x6c0>
 8009c4e:	2230      	movs	r2, #48	@ 0x30
 8009c50:	f108 0801 	add.w	r8, r8, #1
 8009c54:	f88a 2000 	strb.w	r2, [sl]
 8009c58:	781a      	ldrb	r2, [r3, #0]
 8009c5a:	3201      	adds	r2, #1
 8009c5c:	701a      	strb	r2, [r3, #0]
 8009c5e:	e7a0      	b.n	8009ba2 <_dtoa_r+0x622>
 8009c60:	4b6f      	ldr	r3, [pc, #444]	@ (8009e20 <_dtoa_r+0x8a0>)
 8009c62:	2200      	movs	r2, #0
 8009c64:	f7f6 fcd0 	bl	8000608 <__aeabi_dmul>
 8009c68:	2200      	movs	r2, #0
 8009c6a:	2300      	movs	r3, #0
 8009c6c:	4604      	mov	r4, r0
 8009c6e:	460d      	mov	r5, r1
 8009c70:	f7f6 ff32 	bl	8000ad8 <__aeabi_dcmpeq>
 8009c74:	2800      	cmp	r0, #0
 8009c76:	d09f      	beq.n	8009bb8 <_dtoa_r+0x638>
 8009c78:	e7d1      	b.n	8009c1e <_dtoa_r+0x69e>
 8009c7a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009c7c:	2a00      	cmp	r2, #0
 8009c7e:	f000 80ea 	beq.w	8009e56 <_dtoa_r+0x8d6>
 8009c82:	9a07      	ldr	r2, [sp, #28]
 8009c84:	2a01      	cmp	r2, #1
 8009c86:	f300 80cd 	bgt.w	8009e24 <_dtoa_r+0x8a4>
 8009c8a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8009c8c:	2a00      	cmp	r2, #0
 8009c8e:	f000 80c1 	beq.w	8009e14 <_dtoa_r+0x894>
 8009c92:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8009c96:	9c08      	ldr	r4, [sp, #32]
 8009c98:	9e00      	ldr	r6, [sp, #0]
 8009c9a:	9a00      	ldr	r2, [sp, #0]
 8009c9c:	441a      	add	r2, r3
 8009c9e:	9200      	str	r2, [sp, #0]
 8009ca0:	9a06      	ldr	r2, [sp, #24]
 8009ca2:	2101      	movs	r1, #1
 8009ca4:	441a      	add	r2, r3
 8009ca6:	4648      	mov	r0, r9
 8009ca8:	9206      	str	r2, [sp, #24]
 8009caa:	f000 fbc1 	bl	800a430 <__i2b>
 8009cae:	4605      	mov	r5, r0
 8009cb0:	b166      	cbz	r6, 8009ccc <_dtoa_r+0x74c>
 8009cb2:	9b06      	ldr	r3, [sp, #24]
 8009cb4:	2b00      	cmp	r3, #0
 8009cb6:	dd09      	ble.n	8009ccc <_dtoa_r+0x74c>
 8009cb8:	42b3      	cmp	r3, r6
 8009cba:	9a00      	ldr	r2, [sp, #0]
 8009cbc:	bfa8      	it	ge
 8009cbe:	4633      	movge	r3, r6
 8009cc0:	1ad2      	subs	r2, r2, r3
 8009cc2:	9200      	str	r2, [sp, #0]
 8009cc4:	9a06      	ldr	r2, [sp, #24]
 8009cc6:	1af6      	subs	r6, r6, r3
 8009cc8:	1ad3      	subs	r3, r2, r3
 8009cca:	9306      	str	r3, [sp, #24]
 8009ccc:	9b08      	ldr	r3, [sp, #32]
 8009cce:	b30b      	cbz	r3, 8009d14 <_dtoa_r+0x794>
 8009cd0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009cd2:	2b00      	cmp	r3, #0
 8009cd4:	f000 80c6 	beq.w	8009e64 <_dtoa_r+0x8e4>
 8009cd8:	2c00      	cmp	r4, #0
 8009cda:	f000 80c0 	beq.w	8009e5e <_dtoa_r+0x8de>
 8009cde:	4629      	mov	r1, r5
 8009ce0:	4622      	mov	r2, r4
 8009ce2:	4648      	mov	r0, r9
 8009ce4:	f000 fc5c 	bl	800a5a0 <__pow5mult>
 8009ce8:	9a02      	ldr	r2, [sp, #8]
 8009cea:	4601      	mov	r1, r0
 8009cec:	4605      	mov	r5, r0
 8009cee:	4648      	mov	r0, r9
 8009cf0:	f000 fbb4 	bl	800a45c <__multiply>
 8009cf4:	9902      	ldr	r1, [sp, #8]
 8009cf6:	4680      	mov	r8, r0
 8009cf8:	4648      	mov	r0, r9
 8009cfa:	f000 fa9b 	bl	800a234 <_Bfree>
 8009cfe:	9b08      	ldr	r3, [sp, #32]
 8009d00:	1b1b      	subs	r3, r3, r4
 8009d02:	9308      	str	r3, [sp, #32]
 8009d04:	f000 80b1 	beq.w	8009e6a <_dtoa_r+0x8ea>
 8009d08:	9a08      	ldr	r2, [sp, #32]
 8009d0a:	4641      	mov	r1, r8
 8009d0c:	4648      	mov	r0, r9
 8009d0e:	f000 fc47 	bl	800a5a0 <__pow5mult>
 8009d12:	9002      	str	r0, [sp, #8]
 8009d14:	2101      	movs	r1, #1
 8009d16:	4648      	mov	r0, r9
 8009d18:	f000 fb8a 	bl	800a430 <__i2b>
 8009d1c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009d1e:	4604      	mov	r4, r0
 8009d20:	2b00      	cmp	r3, #0
 8009d22:	f000 81d8 	beq.w	800a0d6 <_dtoa_r+0xb56>
 8009d26:	461a      	mov	r2, r3
 8009d28:	4601      	mov	r1, r0
 8009d2a:	4648      	mov	r0, r9
 8009d2c:	f000 fc38 	bl	800a5a0 <__pow5mult>
 8009d30:	9b07      	ldr	r3, [sp, #28]
 8009d32:	2b01      	cmp	r3, #1
 8009d34:	4604      	mov	r4, r0
 8009d36:	f300 809f 	bgt.w	8009e78 <_dtoa_r+0x8f8>
 8009d3a:	9b04      	ldr	r3, [sp, #16]
 8009d3c:	2b00      	cmp	r3, #0
 8009d3e:	f040 8097 	bne.w	8009e70 <_dtoa_r+0x8f0>
 8009d42:	9b05      	ldr	r3, [sp, #20]
 8009d44:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009d48:	2b00      	cmp	r3, #0
 8009d4a:	f040 8093 	bne.w	8009e74 <_dtoa_r+0x8f4>
 8009d4e:	9b05      	ldr	r3, [sp, #20]
 8009d50:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009d54:	0d1b      	lsrs	r3, r3, #20
 8009d56:	051b      	lsls	r3, r3, #20
 8009d58:	b133      	cbz	r3, 8009d68 <_dtoa_r+0x7e8>
 8009d5a:	9b00      	ldr	r3, [sp, #0]
 8009d5c:	3301      	adds	r3, #1
 8009d5e:	9300      	str	r3, [sp, #0]
 8009d60:	9b06      	ldr	r3, [sp, #24]
 8009d62:	3301      	adds	r3, #1
 8009d64:	9306      	str	r3, [sp, #24]
 8009d66:	2301      	movs	r3, #1
 8009d68:	9308      	str	r3, [sp, #32]
 8009d6a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009d6c:	2b00      	cmp	r3, #0
 8009d6e:	f000 81b8 	beq.w	800a0e2 <_dtoa_r+0xb62>
 8009d72:	6923      	ldr	r3, [r4, #16]
 8009d74:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009d78:	6918      	ldr	r0, [r3, #16]
 8009d7a:	f000 fb0d 	bl	800a398 <__hi0bits>
 8009d7e:	f1c0 0020 	rsb	r0, r0, #32
 8009d82:	9b06      	ldr	r3, [sp, #24]
 8009d84:	4418      	add	r0, r3
 8009d86:	f010 001f 	ands.w	r0, r0, #31
 8009d8a:	f000 8082 	beq.w	8009e92 <_dtoa_r+0x912>
 8009d8e:	f1c0 0320 	rsb	r3, r0, #32
 8009d92:	2b04      	cmp	r3, #4
 8009d94:	dd73      	ble.n	8009e7e <_dtoa_r+0x8fe>
 8009d96:	9b00      	ldr	r3, [sp, #0]
 8009d98:	f1c0 001c 	rsb	r0, r0, #28
 8009d9c:	4403      	add	r3, r0
 8009d9e:	9300      	str	r3, [sp, #0]
 8009da0:	9b06      	ldr	r3, [sp, #24]
 8009da2:	4403      	add	r3, r0
 8009da4:	4406      	add	r6, r0
 8009da6:	9306      	str	r3, [sp, #24]
 8009da8:	9b00      	ldr	r3, [sp, #0]
 8009daa:	2b00      	cmp	r3, #0
 8009dac:	dd05      	ble.n	8009dba <_dtoa_r+0x83a>
 8009dae:	9902      	ldr	r1, [sp, #8]
 8009db0:	461a      	mov	r2, r3
 8009db2:	4648      	mov	r0, r9
 8009db4:	f000 fc4e 	bl	800a654 <__lshift>
 8009db8:	9002      	str	r0, [sp, #8]
 8009dba:	9b06      	ldr	r3, [sp, #24]
 8009dbc:	2b00      	cmp	r3, #0
 8009dbe:	dd05      	ble.n	8009dcc <_dtoa_r+0x84c>
 8009dc0:	4621      	mov	r1, r4
 8009dc2:	461a      	mov	r2, r3
 8009dc4:	4648      	mov	r0, r9
 8009dc6:	f000 fc45 	bl	800a654 <__lshift>
 8009dca:	4604      	mov	r4, r0
 8009dcc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009dce:	2b00      	cmp	r3, #0
 8009dd0:	d061      	beq.n	8009e96 <_dtoa_r+0x916>
 8009dd2:	9802      	ldr	r0, [sp, #8]
 8009dd4:	4621      	mov	r1, r4
 8009dd6:	f000 fca9 	bl	800a72c <__mcmp>
 8009dda:	2800      	cmp	r0, #0
 8009ddc:	da5b      	bge.n	8009e96 <_dtoa_r+0x916>
 8009dde:	2300      	movs	r3, #0
 8009de0:	9902      	ldr	r1, [sp, #8]
 8009de2:	220a      	movs	r2, #10
 8009de4:	4648      	mov	r0, r9
 8009de6:	f000 fa47 	bl	800a278 <__multadd>
 8009dea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009dec:	9002      	str	r0, [sp, #8]
 8009dee:	f107 38ff 	add.w	r8, r7, #4294967295
 8009df2:	2b00      	cmp	r3, #0
 8009df4:	f000 8177 	beq.w	800a0e6 <_dtoa_r+0xb66>
 8009df8:	4629      	mov	r1, r5
 8009dfa:	2300      	movs	r3, #0
 8009dfc:	220a      	movs	r2, #10
 8009dfe:	4648      	mov	r0, r9
 8009e00:	f000 fa3a 	bl	800a278 <__multadd>
 8009e04:	f1bb 0f00 	cmp.w	fp, #0
 8009e08:	4605      	mov	r5, r0
 8009e0a:	dc6f      	bgt.n	8009eec <_dtoa_r+0x96c>
 8009e0c:	9b07      	ldr	r3, [sp, #28]
 8009e0e:	2b02      	cmp	r3, #2
 8009e10:	dc49      	bgt.n	8009ea6 <_dtoa_r+0x926>
 8009e12:	e06b      	b.n	8009eec <_dtoa_r+0x96c>
 8009e14:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009e16:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8009e1a:	e73c      	b.n	8009c96 <_dtoa_r+0x716>
 8009e1c:	3fe00000 	.word	0x3fe00000
 8009e20:	40240000 	.word	0x40240000
 8009e24:	9b03      	ldr	r3, [sp, #12]
 8009e26:	1e5c      	subs	r4, r3, #1
 8009e28:	9b08      	ldr	r3, [sp, #32]
 8009e2a:	42a3      	cmp	r3, r4
 8009e2c:	db09      	blt.n	8009e42 <_dtoa_r+0x8c2>
 8009e2e:	1b1c      	subs	r4, r3, r4
 8009e30:	9b03      	ldr	r3, [sp, #12]
 8009e32:	2b00      	cmp	r3, #0
 8009e34:	f6bf af30 	bge.w	8009c98 <_dtoa_r+0x718>
 8009e38:	9b00      	ldr	r3, [sp, #0]
 8009e3a:	9a03      	ldr	r2, [sp, #12]
 8009e3c:	1a9e      	subs	r6, r3, r2
 8009e3e:	2300      	movs	r3, #0
 8009e40:	e72b      	b.n	8009c9a <_dtoa_r+0x71a>
 8009e42:	9b08      	ldr	r3, [sp, #32]
 8009e44:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009e46:	9408      	str	r4, [sp, #32]
 8009e48:	1ae3      	subs	r3, r4, r3
 8009e4a:	441a      	add	r2, r3
 8009e4c:	9e00      	ldr	r6, [sp, #0]
 8009e4e:	9b03      	ldr	r3, [sp, #12]
 8009e50:	920d      	str	r2, [sp, #52]	@ 0x34
 8009e52:	2400      	movs	r4, #0
 8009e54:	e721      	b.n	8009c9a <_dtoa_r+0x71a>
 8009e56:	9c08      	ldr	r4, [sp, #32]
 8009e58:	9e00      	ldr	r6, [sp, #0]
 8009e5a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8009e5c:	e728      	b.n	8009cb0 <_dtoa_r+0x730>
 8009e5e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8009e62:	e751      	b.n	8009d08 <_dtoa_r+0x788>
 8009e64:	9a08      	ldr	r2, [sp, #32]
 8009e66:	9902      	ldr	r1, [sp, #8]
 8009e68:	e750      	b.n	8009d0c <_dtoa_r+0x78c>
 8009e6a:	f8cd 8008 	str.w	r8, [sp, #8]
 8009e6e:	e751      	b.n	8009d14 <_dtoa_r+0x794>
 8009e70:	2300      	movs	r3, #0
 8009e72:	e779      	b.n	8009d68 <_dtoa_r+0x7e8>
 8009e74:	9b04      	ldr	r3, [sp, #16]
 8009e76:	e777      	b.n	8009d68 <_dtoa_r+0x7e8>
 8009e78:	2300      	movs	r3, #0
 8009e7a:	9308      	str	r3, [sp, #32]
 8009e7c:	e779      	b.n	8009d72 <_dtoa_r+0x7f2>
 8009e7e:	d093      	beq.n	8009da8 <_dtoa_r+0x828>
 8009e80:	9a00      	ldr	r2, [sp, #0]
 8009e82:	331c      	adds	r3, #28
 8009e84:	441a      	add	r2, r3
 8009e86:	9200      	str	r2, [sp, #0]
 8009e88:	9a06      	ldr	r2, [sp, #24]
 8009e8a:	441a      	add	r2, r3
 8009e8c:	441e      	add	r6, r3
 8009e8e:	9206      	str	r2, [sp, #24]
 8009e90:	e78a      	b.n	8009da8 <_dtoa_r+0x828>
 8009e92:	4603      	mov	r3, r0
 8009e94:	e7f4      	b.n	8009e80 <_dtoa_r+0x900>
 8009e96:	9b03      	ldr	r3, [sp, #12]
 8009e98:	2b00      	cmp	r3, #0
 8009e9a:	46b8      	mov	r8, r7
 8009e9c:	dc20      	bgt.n	8009ee0 <_dtoa_r+0x960>
 8009e9e:	469b      	mov	fp, r3
 8009ea0:	9b07      	ldr	r3, [sp, #28]
 8009ea2:	2b02      	cmp	r3, #2
 8009ea4:	dd1e      	ble.n	8009ee4 <_dtoa_r+0x964>
 8009ea6:	f1bb 0f00 	cmp.w	fp, #0
 8009eaa:	f47f adb1 	bne.w	8009a10 <_dtoa_r+0x490>
 8009eae:	4621      	mov	r1, r4
 8009eb0:	465b      	mov	r3, fp
 8009eb2:	2205      	movs	r2, #5
 8009eb4:	4648      	mov	r0, r9
 8009eb6:	f000 f9df 	bl	800a278 <__multadd>
 8009eba:	4601      	mov	r1, r0
 8009ebc:	4604      	mov	r4, r0
 8009ebe:	9802      	ldr	r0, [sp, #8]
 8009ec0:	f000 fc34 	bl	800a72c <__mcmp>
 8009ec4:	2800      	cmp	r0, #0
 8009ec6:	f77f ada3 	ble.w	8009a10 <_dtoa_r+0x490>
 8009eca:	4656      	mov	r6, sl
 8009ecc:	2331      	movs	r3, #49	@ 0x31
 8009ece:	f806 3b01 	strb.w	r3, [r6], #1
 8009ed2:	f108 0801 	add.w	r8, r8, #1
 8009ed6:	e59f      	b.n	8009a18 <_dtoa_r+0x498>
 8009ed8:	9c03      	ldr	r4, [sp, #12]
 8009eda:	46b8      	mov	r8, r7
 8009edc:	4625      	mov	r5, r4
 8009ede:	e7f4      	b.n	8009eca <_dtoa_r+0x94a>
 8009ee0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8009ee4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009ee6:	2b00      	cmp	r3, #0
 8009ee8:	f000 8101 	beq.w	800a0ee <_dtoa_r+0xb6e>
 8009eec:	2e00      	cmp	r6, #0
 8009eee:	dd05      	ble.n	8009efc <_dtoa_r+0x97c>
 8009ef0:	4629      	mov	r1, r5
 8009ef2:	4632      	mov	r2, r6
 8009ef4:	4648      	mov	r0, r9
 8009ef6:	f000 fbad 	bl	800a654 <__lshift>
 8009efa:	4605      	mov	r5, r0
 8009efc:	9b08      	ldr	r3, [sp, #32]
 8009efe:	2b00      	cmp	r3, #0
 8009f00:	d05c      	beq.n	8009fbc <_dtoa_r+0xa3c>
 8009f02:	6869      	ldr	r1, [r5, #4]
 8009f04:	4648      	mov	r0, r9
 8009f06:	f000 f955 	bl	800a1b4 <_Balloc>
 8009f0a:	4606      	mov	r6, r0
 8009f0c:	b928      	cbnz	r0, 8009f1a <_dtoa_r+0x99a>
 8009f0e:	4b82      	ldr	r3, [pc, #520]	@ (800a118 <_dtoa_r+0xb98>)
 8009f10:	4602      	mov	r2, r0
 8009f12:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8009f16:	f7ff bb4a 	b.w	80095ae <_dtoa_r+0x2e>
 8009f1a:	692a      	ldr	r2, [r5, #16]
 8009f1c:	3202      	adds	r2, #2
 8009f1e:	0092      	lsls	r2, r2, #2
 8009f20:	f105 010c 	add.w	r1, r5, #12
 8009f24:	300c      	adds	r0, #12
 8009f26:	f7ff fa8e 	bl	8009446 <memcpy>
 8009f2a:	2201      	movs	r2, #1
 8009f2c:	4631      	mov	r1, r6
 8009f2e:	4648      	mov	r0, r9
 8009f30:	f000 fb90 	bl	800a654 <__lshift>
 8009f34:	f10a 0301 	add.w	r3, sl, #1
 8009f38:	9300      	str	r3, [sp, #0]
 8009f3a:	eb0a 030b 	add.w	r3, sl, fp
 8009f3e:	9308      	str	r3, [sp, #32]
 8009f40:	9b04      	ldr	r3, [sp, #16]
 8009f42:	f003 0301 	and.w	r3, r3, #1
 8009f46:	462f      	mov	r7, r5
 8009f48:	9306      	str	r3, [sp, #24]
 8009f4a:	4605      	mov	r5, r0
 8009f4c:	9b00      	ldr	r3, [sp, #0]
 8009f4e:	9802      	ldr	r0, [sp, #8]
 8009f50:	4621      	mov	r1, r4
 8009f52:	f103 3bff 	add.w	fp, r3, #4294967295
 8009f56:	f7ff fa8b 	bl	8009470 <quorem>
 8009f5a:	4603      	mov	r3, r0
 8009f5c:	3330      	adds	r3, #48	@ 0x30
 8009f5e:	9003      	str	r0, [sp, #12]
 8009f60:	4639      	mov	r1, r7
 8009f62:	9802      	ldr	r0, [sp, #8]
 8009f64:	9309      	str	r3, [sp, #36]	@ 0x24
 8009f66:	f000 fbe1 	bl	800a72c <__mcmp>
 8009f6a:	462a      	mov	r2, r5
 8009f6c:	9004      	str	r0, [sp, #16]
 8009f6e:	4621      	mov	r1, r4
 8009f70:	4648      	mov	r0, r9
 8009f72:	f000 fbf7 	bl	800a764 <__mdiff>
 8009f76:	68c2      	ldr	r2, [r0, #12]
 8009f78:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009f7a:	4606      	mov	r6, r0
 8009f7c:	bb02      	cbnz	r2, 8009fc0 <_dtoa_r+0xa40>
 8009f7e:	4601      	mov	r1, r0
 8009f80:	9802      	ldr	r0, [sp, #8]
 8009f82:	f000 fbd3 	bl	800a72c <__mcmp>
 8009f86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009f88:	4602      	mov	r2, r0
 8009f8a:	4631      	mov	r1, r6
 8009f8c:	4648      	mov	r0, r9
 8009f8e:	920c      	str	r2, [sp, #48]	@ 0x30
 8009f90:	9309      	str	r3, [sp, #36]	@ 0x24
 8009f92:	f000 f94f 	bl	800a234 <_Bfree>
 8009f96:	9b07      	ldr	r3, [sp, #28]
 8009f98:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009f9a:	9e00      	ldr	r6, [sp, #0]
 8009f9c:	ea42 0103 	orr.w	r1, r2, r3
 8009fa0:	9b06      	ldr	r3, [sp, #24]
 8009fa2:	4319      	orrs	r1, r3
 8009fa4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009fa6:	d10d      	bne.n	8009fc4 <_dtoa_r+0xa44>
 8009fa8:	2b39      	cmp	r3, #57	@ 0x39
 8009faa:	d027      	beq.n	8009ffc <_dtoa_r+0xa7c>
 8009fac:	9a04      	ldr	r2, [sp, #16]
 8009fae:	2a00      	cmp	r2, #0
 8009fb0:	dd01      	ble.n	8009fb6 <_dtoa_r+0xa36>
 8009fb2:	9b03      	ldr	r3, [sp, #12]
 8009fb4:	3331      	adds	r3, #49	@ 0x31
 8009fb6:	f88b 3000 	strb.w	r3, [fp]
 8009fba:	e52e      	b.n	8009a1a <_dtoa_r+0x49a>
 8009fbc:	4628      	mov	r0, r5
 8009fbe:	e7b9      	b.n	8009f34 <_dtoa_r+0x9b4>
 8009fc0:	2201      	movs	r2, #1
 8009fc2:	e7e2      	b.n	8009f8a <_dtoa_r+0xa0a>
 8009fc4:	9904      	ldr	r1, [sp, #16]
 8009fc6:	2900      	cmp	r1, #0
 8009fc8:	db04      	blt.n	8009fd4 <_dtoa_r+0xa54>
 8009fca:	9807      	ldr	r0, [sp, #28]
 8009fcc:	4301      	orrs	r1, r0
 8009fce:	9806      	ldr	r0, [sp, #24]
 8009fd0:	4301      	orrs	r1, r0
 8009fd2:	d120      	bne.n	800a016 <_dtoa_r+0xa96>
 8009fd4:	2a00      	cmp	r2, #0
 8009fd6:	ddee      	ble.n	8009fb6 <_dtoa_r+0xa36>
 8009fd8:	9902      	ldr	r1, [sp, #8]
 8009fda:	9300      	str	r3, [sp, #0]
 8009fdc:	2201      	movs	r2, #1
 8009fde:	4648      	mov	r0, r9
 8009fe0:	f000 fb38 	bl	800a654 <__lshift>
 8009fe4:	4621      	mov	r1, r4
 8009fe6:	9002      	str	r0, [sp, #8]
 8009fe8:	f000 fba0 	bl	800a72c <__mcmp>
 8009fec:	2800      	cmp	r0, #0
 8009fee:	9b00      	ldr	r3, [sp, #0]
 8009ff0:	dc02      	bgt.n	8009ff8 <_dtoa_r+0xa78>
 8009ff2:	d1e0      	bne.n	8009fb6 <_dtoa_r+0xa36>
 8009ff4:	07da      	lsls	r2, r3, #31
 8009ff6:	d5de      	bpl.n	8009fb6 <_dtoa_r+0xa36>
 8009ff8:	2b39      	cmp	r3, #57	@ 0x39
 8009ffa:	d1da      	bne.n	8009fb2 <_dtoa_r+0xa32>
 8009ffc:	2339      	movs	r3, #57	@ 0x39
 8009ffe:	f88b 3000 	strb.w	r3, [fp]
 800a002:	4633      	mov	r3, r6
 800a004:	461e      	mov	r6, r3
 800a006:	3b01      	subs	r3, #1
 800a008:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800a00c:	2a39      	cmp	r2, #57	@ 0x39
 800a00e:	d04e      	beq.n	800a0ae <_dtoa_r+0xb2e>
 800a010:	3201      	adds	r2, #1
 800a012:	701a      	strb	r2, [r3, #0]
 800a014:	e501      	b.n	8009a1a <_dtoa_r+0x49a>
 800a016:	2a00      	cmp	r2, #0
 800a018:	dd03      	ble.n	800a022 <_dtoa_r+0xaa2>
 800a01a:	2b39      	cmp	r3, #57	@ 0x39
 800a01c:	d0ee      	beq.n	8009ffc <_dtoa_r+0xa7c>
 800a01e:	3301      	adds	r3, #1
 800a020:	e7c9      	b.n	8009fb6 <_dtoa_r+0xa36>
 800a022:	9a00      	ldr	r2, [sp, #0]
 800a024:	9908      	ldr	r1, [sp, #32]
 800a026:	f802 3c01 	strb.w	r3, [r2, #-1]
 800a02a:	428a      	cmp	r2, r1
 800a02c:	d028      	beq.n	800a080 <_dtoa_r+0xb00>
 800a02e:	9902      	ldr	r1, [sp, #8]
 800a030:	2300      	movs	r3, #0
 800a032:	220a      	movs	r2, #10
 800a034:	4648      	mov	r0, r9
 800a036:	f000 f91f 	bl	800a278 <__multadd>
 800a03a:	42af      	cmp	r7, r5
 800a03c:	9002      	str	r0, [sp, #8]
 800a03e:	f04f 0300 	mov.w	r3, #0
 800a042:	f04f 020a 	mov.w	r2, #10
 800a046:	4639      	mov	r1, r7
 800a048:	4648      	mov	r0, r9
 800a04a:	d107      	bne.n	800a05c <_dtoa_r+0xadc>
 800a04c:	f000 f914 	bl	800a278 <__multadd>
 800a050:	4607      	mov	r7, r0
 800a052:	4605      	mov	r5, r0
 800a054:	9b00      	ldr	r3, [sp, #0]
 800a056:	3301      	adds	r3, #1
 800a058:	9300      	str	r3, [sp, #0]
 800a05a:	e777      	b.n	8009f4c <_dtoa_r+0x9cc>
 800a05c:	f000 f90c 	bl	800a278 <__multadd>
 800a060:	4629      	mov	r1, r5
 800a062:	4607      	mov	r7, r0
 800a064:	2300      	movs	r3, #0
 800a066:	220a      	movs	r2, #10
 800a068:	4648      	mov	r0, r9
 800a06a:	f000 f905 	bl	800a278 <__multadd>
 800a06e:	4605      	mov	r5, r0
 800a070:	e7f0      	b.n	800a054 <_dtoa_r+0xad4>
 800a072:	f1bb 0f00 	cmp.w	fp, #0
 800a076:	bfcc      	ite	gt
 800a078:	465e      	movgt	r6, fp
 800a07a:	2601      	movle	r6, #1
 800a07c:	4456      	add	r6, sl
 800a07e:	2700      	movs	r7, #0
 800a080:	9902      	ldr	r1, [sp, #8]
 800a082:	9300      	str	r3, [sp, #0]
 800a084:	2201      	movs	r2, #1
 800a086:	4648      	mov	r0, r9
 800a088:	f000 fae4 	bl	800a654 <__lshift>
 800a08c:	4621      	mov	r1, r4
 800a08e:	9002      	str	r0, [sp, #8]
 800a090:	f000 fb4c 	bl	800a72c <__mcmp>
 800a094:	2800      	cmp	r0, #0
 800a096:	dcb4      	bgt.n	800a002 <_dtoa_r+0xa82>
 800a098:	d102      	bne.n	800a0a0 <_dtoa_r+0xb20>
 800a09a:	9b00      	ldr	r3, [sp, #0]
 800a09c:	07db      	lsls	r3, r3, #31
 800a09e:	d4b0      	bmi.n	800a002 <_dtoa_r+0xa82>
 800a0a0:	4633      	mov	r3, r6
 800a0a2:	461e      	mov	r6, r3
 800a0a4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a0a8:	2a30      	cmp	r2, #48	@ 0x30
 800a0aa:	d0fa      	beq.n	800a0a2 <_dtoa_r+0xb22>
 800a0ac:	e4b5      	b.n	8009a1a <_dtoa_r+0x49a>
 800a0ae:	459a      	cmp	sl, r3
 800a0b0:	d1a8      	bne.n	800a004 <_dtoa_r+0xa84>
 800a0b2:	2331      	movs	r3, #49	@ 0x31
 800a0b4:	f108 0801 	add.w	r8, r8, #1
 800a0b8:	f88a 3000 	strb.w	r3, [sl]
 800a0bc:	e4ad      	b.n	8009a1a <_dtoa_r+0x49a>
 800a0be:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a0c0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800a11c <_dtoa_r+0xb9c>
 800a0c4:	b11b      	cbz	r3, 800a0ce <_dtoa_r+0xb4e>
 800a0c6:	f10a 0308 	add.w	r3, sl, #8
 800a0ca:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800a0cc:	6013      	str	r3, [r2, #0]
 800a0ce:	4650      	mov	r0, sl
 800a0d0:	b017      	add	sp, #92	@ 0x5c
 800a0d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a0d6:	9b07      	ldr	r3, [sp, #28]
 800a0d8:	2b01      	cmp	r3, #1
 800a0da:	f77f ae2e 	ble.w	8009d3a <_dtoa_r+0x7ba>
 800a0de:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a0e0:	9308      	str	r3, [sp, #32]
 800a0e2:	2001      	movs	r0, #1
 800a0e4:	e64d      	b.n	8009d82 <_dtoa_r+0x802>
 800a0e6:	f1bb 0f00 	cmp.w	fp, #0
 800a0ea:	f77f aed9 	ble.w	8009ea0 <_dtoa_r+0x920>
 800a0ee:	4656      	mov	r6, sl
 800a0f0:	9802      	ldr	r0, [sp, #8]
 800a0f2:	4621      	mov	r1, r4
 800a0f4:	f7ff f9bc 	bl	8009470 <quorem>
 800a0f8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800a0fc:	f806 3b01 	strb.w	r3, [r6], #1
 800a100:	eba6 020a 	sub.w	r2, r6, sl
 800a104:	4593      	cmp	fp, r2
 800a106:	ddb4      	ble.n	800a072 <_dtoa_r+0xaf2>
 800a108:	9902      	ldr	r1, [sp, #8]
 800a10a:	2300      	movs	r3, #0
 800a10c:	220a      	movs	r2, #10
 800a10e:	4648      	mov	r0, r9
 800a110:	f000 f8b2 	bl	800a278 <__multadd>
 800a114:	9002      	str	r0, [sp, #8]
 800a116:	e7eb      	b.n	800a0f0 <_dtoa_r+0xb70>
 800a118:	0800c945 	.word	0x0800c945
 800a11c:	0800c8c9 	.word	0x0800c8c9

0800a120 <_free_r>:
 800a120:	b538      	push	{r3, r4, r5, lr}
 800a122:	4605      	mov	r5, r0
 800a124:	2900      	cmp	r1, #0
 800a126:	d041      	beq.n	800a1ac <_free_r+0x8c>
 800a128:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a12c:	1f0c      	subs	r4, r1, #4
 800a12e:	2b00      	cmp	r3, #0
 800a130:	bfb8      	it	lt
 800a132:	18e4      	addlt	r4, r4, r3
 800a134:	f7fe f8cc 	bl	80082d0 <__malloc_lock>
 800a138:	4a1d      	ldr	r2, [pc, #116]	@ (800a1b0 <_free_r+0x90>)
 800a13a:	6813      	ldr	r3, [r2, #0]
 800a13c:	b933      	cbnz	r3, 800a14c <_free_r+0x2c>
 800a13e:	6063      	str	r3, [r4, #4]
 800a140:	6014      	str	r4, [r2, #0]
 800a142:	4628      	mov	r0, r5
 800a144:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a148:	f7fe b8c8 	b.w	80082dc <__malloc_unlock>
 800a14c:	42a3      	cmp	r3, r4
 800a14e:	d908      	bls.n	800a162 <_free_r+0x42>
 800a150:	6820      	ldr	r0, [r4, #0]
 800a152:	1821      	adds	r1, r4, r0
 800a154:	428b      	cmp	r3, r1
 800a156:	bf01      	itttt	eq
 800a158:	6819      	ldreq	r1, [r3, #0]
 800a15a:	685b      	ldreq	r3, [r3, #4]
 800a15c:	1809      	addeq	r1, r1, r0
 800a15e:	6021      	streq	r1, [r4, #0]
 800a160:	e7ed      	b.n	800a13e <_free_r+0x1e>
 800a162:	461a      	mov	r2, r3
 800a164:	685b      	ldr	r3, [r3, #4]
 800a166:	b10b      	cbz	r3, 800a16c <_free_r+0x4c>
 800a168:	42a3      	cmp	r3, r4
 800a16a:	d9fa      	bls.n	800a162 <_free_r+0x42>
 800a16c:	6811      	ldr	r1, [r2, #0]
 800a16e:	1850      	adds	r0, r2, r1
 800a170:	42a0      	cmp	r0, r4
 800a172:	d10b      	bne.n	800a18c <_free_r+0x6c>
 800a174:	6820      	ldr	r0, [r4, #0]
 800a176:	4401      	add	r1, r0
 800a178:	1850      	adds	r0, r2, r1
 800a17a:	4283      	cmp	r3, r0
 800a17c:	6011      	str	r1, [r2, #0]
 800a17e:	d1e0      	bne.n	800a142 <_free_r+0x22>
 800a180:	6818      	ldr	r0, [r3, #0]
 800a182:	685b      	ldr	r3, [r3, #4]
 800a184:	6053      	str	r3, [r2, #4]
 800a186:	4408      	add	r0, r1
 800a188:	6010      	str	r0, [r2, #0]
 800a18a:	e7da      	b.n	800a142 <_free_r+0x22>
 800a18c:	d902      	bls.n	800a194 <_free_r+0x74>
 800a18e:	230c      	movs	r3, #12
 800a190:	602b      	str	r3, [r5, #0]
 800a192:	e7d6      	b.n	800a142 <_free_r+0x22>
 800a194:	6820      	ldr	r0, [r4, #0]
 800a196:	1821      	adds	r1, r4, r0
 800a198:	428b      	cmp	r3, r1
 800a19a:	bf04      	itt	eq
 800a19c:	6819      	ldreq	r1, [r3, #0]
 800a19e:	685b      	ldreq	r3, [r3, #4]
 800a1a0:	6063      	str	r3, [r4, #4]
 800a1a2:	bf04      	itt	eq
 800a1a4:	1809      	addeq	r1, r1, r0
 800a1a6:	6021      	streq	r1, [r4, #0]
 800a1a8:	6054      	str	r4, [r2, #4]
 800a1aa:	e7ca      	b.n	800a142 <_free_r+0x22>
 800a1ac:	bd38      	pop	{r3, r4, r5, pc}
 800a1ae:	bf00      	nop
 800a1b0:	20000638 	.word	0x20000638

0800a1b4 <_Balloc>:
 800a1b4:	b570      	push	{r4, r5, r6, lr}
 800a1b6:	69c6      	ldr	r6, [r0, #28]
 800a1b8:	4604      	mov	r4, r0
 800a1ba:	460d      	mov	r5, r1
 800a1bc:	b976      	cbnz	r6, 800a1dc <_Balloc+0x28>
 800a1be:	2010      	movs	r0, #16
 800a1c0:	f7fd ffdc 	bl	800817c <malloc>
 800a1c4:	4602      	mov	r2, r0
 800a1c6:	61e0      	str	r0, [r4, #28]
 800a1c8:	b920      	cbnz	r0, 800a1d4 <_Balloc+0x20>
 800a1ca:	4b18      	ldr	r3, [pc, #96]	@ (800a22c <_Balloc+0x78>)
 800a1cc:	4818      	ldr	r0, [pc, #96]	@ (800a230 <_Balloc+0x7c>)
 800a1ce:	216b      	movs	r1, #107	@ 0x6b
 800a1d0:	f001 ff1e 	bl	800c010 <__assert_func>
 800a1d4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a1d8:	6006      	str	r6, [r0, #0]
 800a1da:	60c6      	str	r6, [r0, #12]
 800a1dc:	69e6      	ldr	r6, [r4, #28]
 800a1de:	68f3      	ldr	r3, [r6, #12]
 800a1e0:	b183      	cbz	r3, 800a204 <_Balloc+0x50>
 800a1e2:	69e3      	ldr	r3, [r4, #28]
 800a1e4:	68db      	ldr	r3, [r3, #12]
 800a1e6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a1ea:	b9b8      	cbnz	r0, 800a21c <_Balloc+0x68>
 800a1ec:	2101      	movs	r1, #1
 800a1ee:	fa01 f605 	lsl.w	r6, r1, r5
 800a1f2:	1d72      	adds	r2, r6, #5
 800a1f4:	0092      	lsls	r2, r2, #2
 800a1f6:	4620      	mov	r0, r4
 800a1f8:	f7fd ffac 	bl	8008154 <_calloc_r>
 800a1fc:	b160      	cbz	r0, 800a218 <_Balloc+0x64>
 800a1fe:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a202:	e00e      	b.n	800a222 <_Balloc+0x6e>
 800a204:	2221      	movs	r2, #33	@ 0x21
 800a206:	2104      	movs	r1, #4
 800a208:	4620      	mov	r0, r4
 800a20a:	f7fd ffa3 	bl	8008154 <_calloc_r>
 800a20e:	69e3      	ldr	r3, [r4, #28]
 800a210:	60f0      	str	r0, [r6, #12]
 800a212:	68db      	ldr	r3, [r3, #12]
 800a214:	2b00      	cmp	r3, #0
 800a216:	d1e4      	bne.n	800a1e2 <_Balloc+0x2e>
 800a218:	2000      	movs	r0, #0
 800a21a:	bd70      	pop	{r4, r5, r6, pc}
 800a21c:	6802      	ldr	r2, [r0, #0]
 800a21e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a222:	2300      	movs	r3, #0
 800a224:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a228:	e7f7      	b.n	800a21a <_Balloc+0x66>
 800a22a:	bf00      	nop
 800a22c:	0800c8d6 	.word	0x0800c8d6
 800a230:	0800c956 	.word	0x0800c956

0800a234 <_Bfree>:
 800a234:	b570      	push	{r4, r5, r6, lr}
 800a236:	69c6      	ldr	r6, [r0, #28]
 800a238:	4605      	mov	r5, r0
 800a23a:	460c      	mov	r4, r1
 800a23c:	b976      	cbnz	r6, 800a25c <_Bfree+0x28>
 800a23e:	2010      	movs	r0, #16
 800a240:	f7fd ff9c 	bl	800817c <malloc>
 800a244:	4602      	mov	r2, r0
 800a246:	61e8      	str	r0, [r5, #28]
 800a248:	b920      	cbnz	r0, 800a254 <_Bfree+0x20>
 800a24a:	4b09      	ldr	r3, [pc, #36]	@ (800a270 <_Bfree+0x3c>)
 800a24c:	4809      	ldr	r0, [pc, #36]	@ (800a274 <_Bfree+0x40>)
 800a24e:	218f      	movs	r1, #143	@ 0x8f
 800a250:	f001 fede 	bl	800c010 <__assert_func>
 800a254:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a258:	6006      	str	r6, [r0, #0]
 800a25a:	60c6      	str	r6, [r0, #12]
 800a25c:	b13c      	cbz	r4, 800a26e <_Bfree+0x3a>
 800a25e:	69eb      	ldr	r3, [r5, #28]
 800a260:	6862      	ldr	r2, [r4, #4]
 800a262:	68db      	ldr	r3, [r3, #12]
 800a264:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a268:	6021      	str	r1, [r4, #0]
 800a26a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a26e:	bd70      	pop	{r4, r5, r6, pc}
 800a270:	0800c8d6 	.word	0x0800c8d6
 800a274:	0800c956 	.word	0x0800c956

0800a278 <__multadd>:
 800a278:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a27c:	690d      	ldr	r5, [r1, #16]
 800a27e:	4607      	mov	r7, r0
 800a280:	460c      	mov	r4, r1
 800a282:	461e      	mov	r6, r3
 800a284:	f101 0c14 	add.w	ip, r1, #20
 800a288:	2000      	movs	r0, #0
 800a28a:	f8dc 3000 	ldr.w	r3, [ip]
 800a28e:	b299      	uxth	r1, r3
 800a290:	fb02 6101 	mla	r1, r2, r1, r6
 800a294:	0c1e      	lsrs	r6, r3, #16
 800a296:	0c0b      	lsrs	r3, r1, #16
 800a298:	fb02 3306 	mla	r3, r2, r6, r3
 800a29c:	b289      	uxth	r1, r1
 800a29e:	3001      	adds	r0, #1
 800a2a0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a2a4:	4285      	cmp	r5, r0
 800a2a6:	f84c 1b04 	str.w	r1, [ip], #4
 800a2aa:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a2ae:	dcec      	bgt.n	800a28a <__multadd+0x12>
 800a2b0:	b30e      	cbz	r6, 800a2f6 <__multadd+0x7e>
 800a2b2:	68a3      	ldr	r3, [r4, #8]
 800a2b4:	42ab      	cmp	r3, r5
 800a2b6:	dc19      	bgt.n	800a2ec <__multadd+0x74>
 800a2b8:	6861      	ldr	r1, [r4, #4]
 800a2ba:	4638      	mov	r0, r7
 800a2bc:	3101      	adds	r1, #1
 800a2be:	f7ff ff79 	bl	800a1b4 <_Balloc>
 800a2c2:	4680      	mov	r8, r0
 800a2c4:	b928      	cbnz	r0, 800a2d2 <__multadd+0x5a>
 800a2c6:	4602      	mov	r2, r0
 800a2c8:	4b0c      	ldr	r3, [pc, #48]	@ (800a2fc <__multadd+0x84>)
 800a2ca:	480d      	ldr	r0, [pc, #52]	@ (800a300 <__multadd+0x88>)
 800a2cc:	21ba      	movs	r1, #186	@ 0xba
 800a2ce:	f001 fe9f 	bl	800c010 <__assert_func>
 800a2d2:	6922      	ldr	r2, [r4, #16]
 800a2d4:	3202      	adds	r2, #2
 800a2d6:	f104 010c 	add.w	r1, r4, #12
 800a2da:	0092      	lsls	r2, r2, #2
 800a2dc:	300c      	adds	r0, #12
 800a2de:	f7ff f8b2 	bl	8009446 <memcpy>
 800a2e2:	4621      	mov	r1, r4
 800a2e4:	4638      	mov	r0, r7
 800a2e6:	f7ff ffa5 	bl	800a234 <_Bfree>
 800a2ea:	4644      	mov	r4, r8
 800a2ec:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a2f0:	3501      	adds	r5, #1
 800a2f2:	615e      	str	r6, [r3, #20]
 800a2f4:	6125      	str	r5, [r4, #16]
 800a2f6:	4620      	mov	r0, r4
 800a2f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a2fc:	0800c945 	.word	0x0800c945
 800a300:	0800c956 	.word	0x0800c956

0800a304 <__s2b>:
 800a304:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a308:	460c      	mov	r4, r1
 800a30a:	4615      	mov	r5, r2
 800a30c:	461f      	mov	r7, r3
 800a30e:	2209      	movs	r2, #9
 800a310:	3308      	adds	r3, #8
 800a312:	4606      	mov	r6, r0
 800a314:	fb93 f3f2 	sdiv	r3, r3, r2
 800a318:	2100      	movs	r1, #0
 800a31a:	2201      	movs	r2, #1
 800a31c:	429a      	cmp	r2, r3
 800a31e:	db09      	blt.n	800a334 <__s2b+0x30>
 800a320:	4630      	mov	r0, r6
 800a322:	f7ff ff47 	bl	800a1b4 <_Balloc>
 800a326:	b940      	cbnz	r0, 800a33a <__s2b+0x36>
 800a328:	4602      	mov	r2, r0
 800a32a:	4b19      	ldr	r3, [pc, #100]	@ (800a390 <__s2b+0x8c>)
 800a32c:	4819      	ldr	r0, [pc, #100]	@ (800a394 <__s2b+0x90>)
 800a32e:	21d3      	movs	r1, #211	@ 0xd3
 800a330:	f001 fe6e 	bl	800c010 <__assert_func>
 800a334:	0052      	lsls	r2, r2, #1
 800a336:	3101      	adds	r1, #1
 800a338:	e7f0      	b.n	800a31c <__s2b+0x18>
 800a33a:	9b08      	ldr	r3, [sp, #32]
 800a33c:	6143      	str	r3, [r0, #20]
 800a33e:	2d09      	cmp	r5, #9
 800a340:	f04f 0301 	mov.w	r3, #1
 800a344:	6103      	str	r3, [r0, #16]
 800a346:	dd16      	ble.n	800a376 <__s2b+0x72>
 800a348:	f104 0909 	add.w	r9, r4, #9
 800a34c:	46c8      	mov	r8, r9
 800a34e:	442c      	add	r4, r5
 800a350:	f818 3b01 	ldrb.w	r3, [r8], #1
 800a354:	4601      	mov	r1, r0
 800a356:	3b30      	subs	r3, #48	@ 0x30
 800a358:	220a      	movs	r2, #10
 800a35a:	4630      	mov	r0, r6
 800a35c:	f7ff ff8c 	bl	800a278 <__multadd>
 800a360:	45a0      	cmp	r8, r4
 800a362:	d1f5      	bne.n	800a350 <__s2b+0x4c>
 800a364:	f1a5 0408 	sub.w	r4, r5, #8
 800a368:	444c      	add	r4, r9
 800a36a:	1b2d      	subs	r5, r5, r4
 800a36c:	1963      	adds	r3, r4, r5
 800a36e:	42bb      	cmp	r3, r7
 800a370:	db04      	blt.n	800a37c <__s2b+0x78>
 800a372:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a376:	340a      	adds	r4, #10
 800a378:	2509      	movs	r5, #9
 800a37a:	e7f6      	b.n	800a36a <__s2b+0x66>
 800a37c:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a380:	4601      	mov	r1, r0
 800a382:	3b30      	subs	r3, #48	@ 0x30
 800a384:	220a      	movs	r2, #10
 800a386:	4630      	mov	r0, r6
 800a388:	f7ff ff76 	bl	800a278 <__multadd>
 800a38c:	e7ee      	b.n	800a36c <__s2b+0x68>
 800a38e:	bf00      	nop
 800a390:	0800c945 	.word	0x0800c945
 800a394:	0800c956 	.word	0x0800c956

0800a398 <__hi0bits>:
 800a398:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800a39c:	4603      	mov	r3, r0
 800a39e:	bf36      	itet	cc
 800a3a0:	0403      	lslcc	r3, r0, #16
 800a3a2:	2000      	movcs	r0, #0
 800a3a4:	2010      	movcc	r0, #16
 800a3a6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a3aa:	bf3c      	itt	cc
 800a3ac:	021b      	lslcc	r3, r3, #8
 800a3ae:	3008      	addcc	r0, #8
 800a3b0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a3b4:	bf3c      	itt	cc
 800a3b6:	011b      	lslcc	r3, r3, #4
 800a3b8:	3004      	addcc	r0, #4
 800a3ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a3be:	bf3c      	itt	cc
 800a3c0:	009b      	lslcc	r3, r3, #2
 800a3c2:	3002      	addcc	r0, #2
 800a3c4:	2b00      	cmp	r3, #0
 800a3c6:	db05      	blt.n	800a3d4 <__hi0bits+0x3c>
 800a3c8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800a3cc:	f100 0001 	add.w	r0, r0, #1
 800a3d0:	bf08      	it	eq
 800a3d2:	2020      	moveq	r0, #32
 800a3d4:	4770      	bx	lr

0800a3d6 <__lo0bits>:
 800a3d6:	6803      	ldr	r3, [r0, #0]
 800a3d8:	4602      	mov	r2, r0
 800a3da:	f013 0007 	ands.w	r0, r3, #7
 800a3de:	d00b      	beq.n	800a3f8 <__lo0bits+0x22>
 800a3e0:	07d9      	lsls	r1, r3, #31
 800a3e2:	d421      	bmi.n	800a428 <__lo0bits+0x52>
 800a3e4:	0798      	lsls	r0, r3, #30
 800a3e6:	bf49      	itett	mi
 800a3e8:	085b      	lsrmi	r3, r3, #1
 800a3ea:	089b      	lsrpl	r3, r3, #2
 800a3ec:	2001      	movmi	r0, #1
 800a3ee:	6013      	strmi	r3, [r2, #0]
 800a3f0:	bf5c      	itt	pl
 800a3f2:	6013      	strpl	r3, [r2, #0]
 800a3f4:	2002      	movpl	r0, #2
 800a3f6:	4770      	bx	lr
 800a3f8:	b299      	uxth	r1, r3
 800a3fa:	b909      	cbnz	r1, 800a400 <__lo0bits+0x2a>
 800a3fc:	0c1b      	lsrs	r3, r3, #16
 800a3fe:	2010      	movs	r0, #16
 800a400:	b2d9      	uxtb	r1, r3
 800a402:	b909      	cbnz	r1, 800a408 <__lo0bits+0x32>
 800a404:	3008      	adds	r0, #8
 800a406:	0a1b      	lsrs	r3, r3, #8
 800a408:	0719      	lsls	r1, r3, #28
 800a40a:	bf04      	itt	eq
 800a40c:	091b      	lsreq	r3, r3, #4
 800a40e:	3004      	addeq	r0, #4
 800a410:	0799      	lsls	r1, r3, #30
 800a412:	bf04      	itt	eq
 800a414:	089b      	lsreq	r3, r3, #2
 800a416:	3002      	addeq	r0, #2
 800a418:	07d9      	lsls	r1, r3, #31
 800a41a:	d403      	bmi.n	800a424 <__lo0bits+0x4e>
 800a41c:	085b      	lsrs	r3, r3, #1
 800a41e:	f100 0001 	add.w	r0, r0, #1
 800a422:	d003      	beq.n	800a42c <__lo0bits+0x56>
 800a424:	6013      	str	r3, [r2, #0]
 800a426:	4770      	bx	lr
 800a428:	2000      	movs	r0, #0
 800a42a:	4770      	bx	lr
 800a42c:	2020      	movs	r0, #32
 800a42e:	4770      	bx	lr

0800a430 <__i2b>:
 800a430:	b510      	push	{r4, lr}
 800a432:	460c      	mov	r4, r1
 800a434:	2101      	movs	r1, #1
 800a436:	f7ff febd 	bl	800a1b4 <_Balloc>
 800a43a:	4602      	mov	r2, r0
 800a43c:	b928      	cbnz	r0, 800a44a <__i2b+0x1a>
 800a43e:	4b05      	ldr	r3, [pc, #20]	@ (800a454 <__i2b+0x24>)
 800a440:	4805      	ldr	r0, [pc, #20]	@ (800a458 <__i2b+0x28>)
 800a442:	f240 1145 	movw	r1, #325	@ 0x145
 800a446:	f001 fde3 	bl	800c010 <__assert_func>
 800a44a:	2301      	movs	r3, #1
 800a44c:	6144      	str	r4, [r0, #20]
 800a44e:	6103      	str	r3, [r0, #16]
 800a450:	bd10      	pop	{r4, pc}
 800a452:	bf00      	nop
 800a454:	0800c945 	.word	0x0800c945
 800a458:	0800c956 	.word	0x0800c956

0800a45c <__multiply>:
 800a45c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a460:	4617      	mov	r7, r2
 800a462:	690a      	ldr	r2, [r1, #16]
 800a464:	693b      	ldr	r3, [r7, #16]
 800a466:	429a      	cmp	r2, r3
 800a468:	bfa8      	it	ge
 800a46a:	463b      	movge	r3, r7
 800a46c:	4689      	mov	r9, r1
 800a46e:	bfa4      	itt	ge
 800a470:	460f      	movge	r7, r1
 800a472:	4699      	movge	r9, r3
 800a474:	693d      	ldr	r5, [r7, #16]
 800a476:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a47a:	68bb      	ldr	r3, [r7, #8]
 800a47c:	6879      	ldr	r1, [r7, #4]
 800a47e:	eb05 060a 	add.w	r6, r5, sl
 800a482:	42b3      	cmp	r3, r6
 800a484:	b085      	sub	sp, #20
 800a486:	bfb8      	it	lt
 800a488:	3101      	addlt	r1, #1
 800a48a:	f7ff fe93 	bl	800a1b4 <_Balloc>
 800a48e:	b930      	cbnz	r0, 800a49e <__multiply+0x42>
 800a490:	4602      	mov	r2, r0
 800a492:	4b41      	ldr	r3, [pc, #260]	@ (800a598 <__multiply+0x13c>)
 800a494:	4841      	ldr	r0, [pc, #260]	@ (800a59c <__multiply+0x140>)
 800a496:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800a49a:	f001 fdb9 	bl	800c010 <__assert_func>
 800a49e:	f100 0414 	add.w	r4, r0, #20
 800a4a2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800a4a6:	4623      	mov	r3, r4
 800a4a8:	2200      	movs	r2, #0
 800a4aa:	4573      	cmp	r3, lr
 800a4ac:	d320      	bcc.n	800a4f0 <__multiply+0x94>
 800a4ae:	f107 0814 	add.w	r8, r7, #20
 800a4b2:	f109 0114 	add.w	r1, r9, #20
 800a4b6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800a4ba:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800a4be:	9302      	str	r3, [sp, #8]
 800a4c0:	1beb      	subs	r3, r5, r7
 800a4c2:	3b15      	subs	r3, #21
 800a4c4:	f023 0303 	bic.w	r3, r3, #3
 800a4c8:	3304      	adds	r3, #4
 800a4ca:	3715      	adds	r7, #21
 800a4cc:	42bd      	cmp	r5, r7
 800a4ce:	bf38      	it	cc
 800a4d0:	2304      	movcc	r3, #4
 800a4d2:	9301      	str	r3, [sp, #4]
 800a4d4:	9b02      	ldr	r3, [sp, #8]
 800a4d6:	9103      	str	r1, [sp, #12]
 800a4d8:	428b      	cmp	r3, r1
 800a4da:	d80c      	bhi.n	800a4f6 <__multiply+0x9a>
 800a4dc:	2e00      	cmp	r6, #0
 800a4de:	dd03      	ble.n	800a4e8 <__multiply+0x8c>
 800a4e0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800a4e4:	2b00      	cmp	r3, #0
 800a4e6:	d055      	beq.n	800a594 <__multiply+0x138>
 800a4e8:	6106      	str	r6, [r0, #16]
 800a4ea:	b005      	add	sp, #20
 800a4ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a4f0:	f843 2b04 	str.w	r2, [r3], #4
 800a4f4:	e7d9      	b.n	800a4aa <__multiply+0x4e>
 800a4f6:	f8b1 a000 	ldrh.w	sl, [r1]
 800a4fa:	f1ba 0f00 	cmp.w	sl, #0
 800a4fe:	d01f      	beq.n	800a540 <__multiply+0xe4>
 800a500:	46c4      	mov	ip, r8
 800a502:	46a1      	mov	r9, r4
 800a504:	2700      	movs	r7, #0
 800a506:	f85c 2b04 	ldr.w	r2, [ip], #4
 800a50a:	f8d9 3000 	ldr.w	r3, [r9]
 800a50e:	fa1f fb82 	uxth.w	fp, r2
 800a512:	b29b      	uxth	r3, r3
 800a514:	fb0a 330b 	mla	r3, sl, fp, r3
 800a518:	443b      	add	r3, r7
 800a51a:	f8d9 7000 	ldr.w	r7, [r9]
 800a51e:	0c12      	lsrs	r2, r2, #16
 800a520:	0c3f      	lsrs	r7, r7, #16
 800a522:	fb0a 7202 	mla	r2, sl, r2, r7
 800a526:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800a52a:	b29b      	uxth	r3, r3
 800a52c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a530:	4565      	cmp	r5, ip
 800a532:	f849 3b04 	str.w	r3, [r9], #4
 800a536:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800a53a:	d8e4      	bhi.n	800a506 <__multiply+0xaa>
 800a53c:	9b01      	ldr	r3, [sp, #4]
 800a53e:	50e7      	str	r7, [r4, r3]
 800a540:	9b03      	ldr	r3, [sp, #12]
 800a542:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800a546:	3104      	adds	r1, #4
 800a548:	f1b9 0f00 	cmp.w	r9, #0
 800a54c:	d020      	beq.n	800a590 <__multiply+0x134>
 800a54e:	6823      	ldr	r3, [r4, #0]
 800a550:	4647      	mov	r7, r8
 800a552:	46a4      	mov	ip, r4
 800a554:	f04f 0a00 	mov.w	sl, #0
 800a558:	f8b7 b000 	ldrh.w	fp, [r7]
 800a55c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800a560:	fb09 220b 	mla	r2, r9, fp, r2
 800a564:	4452      	add	r2, sl
 800a566:	b29b      	uxth	r3, r3
 800a568:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a56c:	f84c 3b04 	str.w	r3, [ip], #4
 800a570:	f857 3b04 	ldr.w	r3, [r7], #4
 800a574:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a578:	f8bc 3000 	ldrh.w	r3, [ip]
 800a57c:	fb09 330a 	mla	r3, r9, sl, r3
 800a580:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800a584:	42bd      	cmp	r5, r7
 800a586:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a58a:	d8e5      	bhi.n	800a558 <__multiply+0xfc>
 800a58c:	9a01      	ldr	r2, [sp, #4]
 800a58e:	50a3      	str	r3, [r4, r2]
 800a590:	3404      	adds	r4, #4
 800a592:	e79f      	b.n	800a4d4 <__multiply+0x78>
 800a594:	3e01      	subs	r6, #1
 800a596:	e7a1      	b.n	800a4dc <__multiply+0x80>
 800a598:	0800c945 	.word	0x0800c945
 800a59c:	0800c956 	.word	0x0800c956

0800a5a0 <__pow5mult>:
 800a5a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a5a4:	4615      	mov	r5, r2
 800a5a6:	f012 0203 	ands.w	r2, r2, #3
 800a5aa:	4607      	mov	r7, r0
 800a5ac:	460e      	mov	r6, r1
 800a5ae:	d007      	beq.n	800a5c0 <__pow5mult+0x20>
 800a5b0:	4c25      	ldr	r4, [pc, #148]	@ (800a648 <__pow5mult+0xa8>)
 800a5b2:	3a01      	subs	r2, #1
 800a5b4:	2300      	movs	r3, #0
 800a5b6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a5ba:	f7ff fe5d 	bl	800a278 <__multadd>
 800a5be:	4606      	mov	r6, r0
 800a5c0:	10ad      	asrs	r5, r5, #2
 800a5c2:	d03d      	beq.n	800a640 <__pow5mult+0xa0>
 800a5c4:	69fc      	ldr	r4, [r7, #28]
 800a5c6:	b97c      	cbnz	r4, 800a5e8 <__pow5mult+0x48>
 800a5c8:	2010      	movs	r0, #16
 800a5ca:	f7fd fdd7 	bl	800817c <malloc>
 800a5ce:	4602      	mov	r2, r0
 800a5d0:	61f8      	str	r0, [r7, #28]
 800a5d2:	b928      	cbnz	r0, 800a5e0 <__pow5mult+0x40>
 800a5d4:	4b1d      	ldr	r3, [pc, #116]	@ (800a64c <__pow5mult+0xac>)
 800a5d6:	481e      	ldr	r0, [pc, #120]	@ (800a650 <__pow5mult+0xb0>)
 800a5d8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800a5dc:	f001 fd18 	bl	800c010 <__assert_func>
 800a5e0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a5e4:	6004      	str	r4, [r0, #0]
 800a5e6:	60c4      	str	r4, [r0, #12]
 800a5e8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800a5ec:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a5f0:	b94c      	cbnz	r4, 800a606 <__pow5mult+0x66>
 800a5f2:	f240 2171 	movw	r1, #625	@ 0x271
 800a5f6:	4638      	mov	r0, r7
 800a5f8:	f7ff ff1a 	bl	800a430 <__i2b>
 800a5fc:	2300      	movs	r3, #0
 800a5fe:	f8c8 0008 	str.w	r0, [r8, #8]
 800a602:	4604      	mov	r4, r0
 800a604:	6003      	str	r3, [r0, #0]
 800a606:	f04f 0900 	mov.w	r9, #0
 800a60a:	07eb      	lsls	r3, r5, #31
 800a60c:	d50a      	bpl.n	800a624 <__pow5mult+0x84>
 800a60e:	4631      	mov	r1, r6
 800a610:	4622      	mov	r2, r4
 800a612:	4638      	mov	r0, r7
 800a614:	f7ff ff22 	bl	800a45c <__multiply>
 800a618:	4631      	mov	r1, r6
 800a61a:	4680      	mov	r8, r0
 800a61c:	4638      	mov	r0, r7
 800a61e:	f7ff fe09 	bl	800a234 <_Bfree>
 800a622:	4646      	mov	r6, r8
 800a624:	106d      	asrs	r5, r5, #1
 800a626:	d00b      	beq.n	800a640 <__pow5mult+0xa0>
 800a628:	6820      	ldr	r0, [r4, #0]
 800a62a:	b938      	cbnz	r0, 800a63c <__pow5mult+0x9c>
 800a62c:	4622      	mov	r2, r4
 800a62e:	4621      	mov	r1, r4
 800a630:	4638      	mov	r0, r7
 800a632:	f7ff ff13 	bl	800a45c <__multiply>
 800a636:	6020      	str	r0, [r4, #0]
 800a638:	f8c0 9000 	str.w	r9, [r0]
 800a63c:	4604      	mov	r4, r0
 800a63e:	e7e4      	b.n	800a60a <__pow5mult+0x6a>
 800a640:	4630      	mov	r0, r6
 800a642:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a646:	bf00      	nop
 800a648:	0800ca68 	.word	0x0800ca68
 800a64c:	0800c8d6 	.word	0x0800c8d6
 800a650:	0800c956 	.word	0x0800c956

0800a654 <__lshift>:
 800a654:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a658:	460c      	mov	r4, r1
 800a65a:	6849      	ldr	r1, [r1, #4]
 800a65c:	6923      	ldr	r3, [r4, #16]
 800a65e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a662:	68a3      	ldr	r3, [r4, #8]
 800a664:	4607      	mov	r7, r0
 800a666:	4691      	mov	r9, r2
 800a668:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a66c:	f108 0601 	add.w	r6, r8, #1
 800a670:	42b3      	cmp	r3, r6
 800a672:	db0b      	blt.n	800a68c <__lshift+0x38>
 800a674:	4638      	mov	r0, r7
 800a676:	f7ff fd9d 	bl	800a1b4 <_Balloc>
 800a67a:	4605      	mov	r5, r0
 800a67c:	b948      	cbnz	r0, 800a692 <__lshift+0x3e>
 800a67e:	4602      	mov	r2, r0
 800a680:	4b28      	ldr	r3, [pc, #160]	@ (800a724 <__lshift+0xd0>)
 800a682:	4829      	ldr	r0, [pc, #164]	@ (800a728 <__lshift+0xd4>)
 800a684:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800a688:	f001 fcc2 	bl	800c010 <__assert_func>
 800a68c:	3101      	adds	r1, #1
 800a68e:	005b      	lsls	r3, r3, #1
 800a690:	e7ee      	b.n	800a670 <__lshift+0x1c>
 800a692:	2300      	movs	r3, #0
 800a694:	f100 0114 	add.w	r1, r0, #20
 800a698:	f100 0210 	add.w	r2, r0, #16
 800a69c:	4618      	mov	r0, r3
 800a69e:	4553      	cmp	r3, sl
 800a6a0:	db33      	blt.n	800a70a <__lshift+0xb6>
 800a6a2:	6920      	ldr	r0, [r4, #16]
 800a6a4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a6a8:	f104 0314 	add.w	r3, r4, #20
 800a6ac:	f019 091f 	ands.w	r9, r9, #31
 800a6b0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a6b4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a6b8:	d02b      	beq.n	800a712 <__lshift+0xbe>
 800a6ba:	f1c9 0e20 	rsb	lr, r9, #32
 800a6be:	468a      	mov	sl, r1
 800a6c0:	2200      	movs	r2, #0
 800a6c2:	6818      	ldr	r0, [r3, #0]
 800a6c4:	fa00 f009 	lsl.w	r0, r0, r9
 800a6c8:	4310      	orrs	r0, r2
 800a6ca:	f84a 0b04 	str.w	r0, [sl], #4
 800a6ce:	f853 2b04 	ldr.w	r2, [r3], #4
 800a6d2:	459c      	cmp	ip, r3
 800a6d4:	fa22 f20e 	lsr.w	r2, r2, lr
 800a6d8:	d8f3      	bhi.n	800a6c2 <__lshift+0x6e>
 800a6da:	ebac 0304 	sub.w	r3, ip, r4
 800a6de:	3b15      	subs	r3, #21
 800a6e0:	f023 0303 	bic.w	r3, r3, #3
 800a6e4:	3304      	adds	r3, #4
 800a6e6:	f104 0015 	add.w	r0, r4, #21
 800a6ea:	4560      	cmp	r0, ip
 800a6ec:	bf88      	it	hi
 800a6ee:	2304      	movhi	r3, #4
 800a6f0:	50ca      	str	r2, [r1, r3]
 800a6f2:	b10a      	cbz	r2, 800a6f8 <__lshift+0xa4>
 800a6f4:	f108 0602 	add.w	r6, r8, #2
 800a6f8:	3e01      	subs	r6, #1
 800a6fa:	4638      	mov	r0, r7
 800a6fc:	612e      	str	r6, [r5, #16]
 800a6fe:	4621      	mov	r1, r4
 800a700:	f7ff fd98 	bl	800a234 <_Bfree>
 800a704:	4628      	mov	r0, r5
 800a706:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a70a:	f842 0f04 	str.w	r0, [r2, #4]!
 800a70e:	3301      	adds	r3, #1
 800a710:	e7c5      	b.n	800a69e <__lshift+0x4a>
 800a712:	3904      	subs	r1, #4
 800a714:	f853 2b04 	ldr.w	r2, [r3], #4
 800a718:	f841 2f04 	str.w	r2, [r1, #4]!
 800a71c:	459c      	cmp	ip, r3
 800a71e:	d8f9      	bhi.n	800a714 <__lshift+0xc0>
 800a720:	e7ea      	b.n	800a6f8 <__lshift+0xa4>
 800a722:	bf00      	nop
 800a724:	0800c945 	.word	0x0800c945
 800a728:	0800c956 	.word	0x0800c956

0800a72c <__mcmp>:
 800a72c:	690a      	ldr	r2, [r1, #16]
 800a72e:	4603      	mov	r3, r0
 800a730:	6900      	ldr	r0, [r0, #16]
 800a732:	1a80      	subs	r0, r0, r2
 800a734:	b530      	push	{r4, r5, lr}
 800a736:	d10e      	bne.n	800a756 <__mcmp+0x2a>
 800a738:	3314      	adds	r3, #20
 800a73a:	3114      	adds	r1, #20
 800a73c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a740:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a744:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a748:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a74c:	4295      	cmp	r5, r2
 800a74e:	d003      	beq.n	800a758 <__mcmp+0x2c>
 800a750:	d205      	bcs.n	800a75e <__mcmp+0x32>
 800a752:	f04f 30ff 	mov.w	r0, #4294967295
 800a756:	bd30      	pop	{r4, r5, pc}
 800a758:	42a3      	cmp	r3, r4
 800a75a:	d3f3      	bcc.n	800a744 <__mcmp+0x18>
 800a75c:	e7fb      	b.n	800a756 <__mcmp+0x2a>
 800a75e:	2001      	movs	r0, #1
 800a760:	e7f9      	b.n	800a756 <__mcmp+0x2a>
	...

0800a764 <__mdiff>:
 800a764:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a768:	4689      	mov	r9, r1
 800a76a:	4606      	mov	r6, r0
 800a76c:	4611      	mov	r1, r2
 800a76e:	4648      	mov	r0, r9
 800a770:	4614      	mov	r4, r2
 800a772:	f7ff ffdb 	bl	800a72c <__mcmp>
 800a776:	1e05      	subs	r5, r0, #0
 800a778:	d112      	bne.n	800a7a0 <__mdiff+0x3c>
 800a77a:	4629      	mov	r1, r5
 800a77c:	4630      	mov	r0, r6
 800a77e:	f7ff fd19 	bl	800a1b4 <_Balloc>
 800a782:	4602      	mov	r2, r0
 800a784:	b928      	cbnz	r0, 800a792 <__mdiff+0x2e>
 800a786:	4b3f      	ldr	r3, [pc, #252]	@ (800a884 <__mdiff+0x120>)
 800a788:	f240 2137 	movw	r1, #567	@ 0x237
 800a78c:	483e      	ldr	r0, [pc, #248]	@ (800a888 <__mdiff+0x124>)
 800a78e:	f001 fc3f 	bl	800c010 <__assert_func>
 800a792:	2301      	movs	r3, #1
 800a794:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a798:	4610      	mov	r0, r2
 800a79a:	b003      	add	sp, #12
 800a79c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a7a0:	bfbc      	itt	lt
 800a7a2:	464b      	movlt	r3, r9
 800a7a4:	46a1      	movlt	r9, r4
 800a7a6:	4630      	mov	r0, r6
 800a7a8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800a7ac:	bfba      	itte	lt
 800a7ae:	461c      	movlt	r4, r3
 800a7b0:	2501      	movlt	r5, #1
 800a7b2:	2500      	movge	r5, #0
 800a7b4:	f7ff fcfe 	bl	800a1b4 <_Balloc>
 800a7b8:	4602      	mov	r2, r0
 800a7ba:	b918      	cbnz	r0, 800a7c4 <__mdiff+0x60>
 800a7bc:	4b31      	ldr	r3, [pc, #196]	@ (800a884 <__mdiff+0x120>)
 800a7be:	f240 2145 	movw	r1, #581	@ 0x245
 800a7c2:	e7e3      	b.n	800a78c <__mdiff+0x28>
 800a7c4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800a7c8:	6926      	ldr	r6, [r4, #16]
 800a7ca:	60c5      	str	r5, [r0, #12]
 800a7cc:	f109 0310 	add.w	r3, r9, #16
 800a7d0:	f109 0514 	add.w	r5, r9, #20
 800a7d4:	f104 0e14 	add.w	lr, r4, #20
 800a7d8:	f100 0b14 	add.w	fp, r0, #20
 800a7dc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800a7e0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800a7e4:	9301      	str	r3, [sp, #4]
 800a7e6:	46d9      	mov	r9, fp
 800a7e8:	f04f 0c00 	mov.w	ip, #0
 800a7ec:	9b01      	ldr	r3, [sp, #4]
 800a7ee:	f85e 0b04 	ldr.w	r0, [lr], #4
 800a7f2:	f853 af04 	ldr.w	sl, [r3, #4]!
 800a7f6:	9301      	str	r3, [sp, #4]
 800a7f8:	fa1f f38a 	uxth.w	r3, sl
 800a7fc:	4619      	mov	r1, r3
 800a7fe:	b283      	uxth	r3, r0
 800a800:	1acb      	subs	r3, r1, r3
 800a802:	0c00      	lsrs	r0, r0, #16
 800a804:	4463      	add	r3, ip
 800a806:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800a80a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800a80e:	b29b      	uxth	r3, r3
 800a810:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800a814:	4576      	cmp	r6, lr
 800a816:	f849 3b04 	str.w	r3, [r9], #4
 800a81a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a81e:	d8e5      	bhi.n	800a7ec <__mdiff+0x88>
 800a820:	1b33      	subs	r3, r6, r4
 800a822:	3b15      	subs	r3, #21
 800a824:	f023 0303 	bic.w	r3, r3, #3
 800a828:	3415      	adds	r4, #21
 800a82a:	3304      	adds	r3, #4
 800a82c:	42a6      	cmp	r6, r4
 800a82e:	bf38      	it	cc
 800a830:	2304      	movcc	r3, #4
 800a832:	441d      	add	r5, r3
 800a834:	445b      	add	r3, fp
 800a836:	461e      	mov	r6, r3
 800a838:	462c      	mov	r4, r5
 800a83a:	4544      	cmp	r4, r8
 800a83c:	d30e      	bcc.n	800a85c <__mdiff+0xf8>
 800a83e:	f108 0103 	add.w	r1, r8, #3
 800a842:	1b49      	subs	r1, r1, r5
 800a844:	f021 0103 	bic.w	r1, r1, #3
 800a848:	3d03      	subs	r5, #3
 800a84a:	45a8      	cmp	r8, r5
 800a84c:	bf38      	it	cc
 800a84e:	2100      	movcc	r1, #0
 800a850:	440b      	add	r3, r1
 800a852:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a856:	b191      	cbz	r1, 800a87e <__mdiff+0x11a>
 800a858:	6117      	str	r7, [r2, #16]
 800a85a:	e79d      	b.n	800a798 <__mdiff+0x34>
 800a85c:	f854 1b04 	ldr.w	r1, [r4], #4
 800a860:	46e6      	mov	lr, ip
 800a862:	0c08      	lsrs	r0, r1, #16
 800a864:	fa1c fc81 	uxtah	ip, ip, r1
 800a868:	4471      	add	r1, lr
 800a86a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800a86e:	b289      	uxth	r1, r1
 800a870:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800a874:	f846 1b04 	str.w	r1, [r6], #4
 800a878:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a87c:	e7dd      	b.n	800a83a <__mdiff+0xd6>
 800a87e:	3f01      	subs	r7, #1
 800a880:	e7e7      	b.n	800a852 <__mdiff+0xee>
 800a882:	bf00      	nop
 800a884:	0800c945 	.word	0x0800c945
 800a888:	0800c956 	.word	0x0800c956

0800a88c <__ulp>:
 800a88c:	b082      	sub	sp, #8
 800a88e:	ed8d 0b00 	vstr	d0, [sp]
 800a892:	9a01      	ldr	r2, [sp, #4]
 800a894:	4b0f      	ldr	r3, [pc, #60]	@ (800a8d4 <__ulp+0x48>)
 800a896:	4013      	ands	r3, r2
 800a898:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800a89c:	2b00      	cmp	r3, #0
 800a89e:	dc08      	bgt.n	800a8b2 <__ulp+0x26>
 800a8a0:	425b      	negs	r3, r3
 800a8a2:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800a8a6:	ea4f 5223 	mov.w	r2, r3, asr #20
 800a8aa:	da04      	bge.n	800a8b6 <__ulp+0x2a>
 800a8ac:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800a8b0:	4113      	asrs	r3, r2
 800a8b2:	2200      	movs	r2, #0
 800a8b4:	e008      	b.n	800a8c8 <__ulp+0x3c>
 800a8b6:	f1a2 0314 	sub.w	r3, r2, #20
 800a8ba:	2b1e      	cmp	r3, #30
 800a8bc:	bfda      	itte	le
 800a8be:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800a8c2:	40da      	lsrle	r2, r3
 800a8c4:	2201      	movgt	r2, #1
 800a8c6:	2300      	movs	r3, #0
 800a8c8:	4619      	mov	r1, r3
 800a8ca:	4610      	mov	r0, r2
 800a8cc:	ec41 0b10 	vmov	d0, r0, r1
 800a8d0:	b002      	add	sp, #8
 800a8d2:	4770      	bx	lr
 800a8d4:	7ff00000 	.word	0x7ff00000

0800a8d8 <__b2d>:
 800a8d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a8dc:	6906      	ldr	r6, [r0, #16]
 800a8de:	f100 0814 	add.w	r8, r0, #20
 800a8e2:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800a8e6:	1f37      	subs	r7, r6, #4
 800a8e8:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800a8ec:	4610      	mov	r0, r2
 800a8ee:	f7ff fd53 	bl	800a398 <__hi0bits>
 800a8f2:	f1c0 0320 	rsb	r3, r0, #32
 800a8f6:	280a      	cmp	r0, #10
 800a8f8:	600b      	str	r3, [r1, #0]
 800a8fa:	491b      	ldr	r1, [pc, #108]	@ (800a968 <__b2d+0x90>)
 800a8fc:	dc15      	bgt.n	800a92a <__b2d+0x52>
 800a8fe:	f1c0 0c0b 	rsb	ip, r0, #11
 800a902:	fa22 f30c 	lsr.w	r3, r2, ip
 800a906:	45b8      	cmp	r8, r7
 800a908:	ea43 0501 	orr.w	r5, r3, r1
 800a90c:	bf34      	ite	cc
 800a90e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800a912:	2300      	movcs	r3, #0
 800a914:	3015      	adds	r0, #21
 800a916:	fa02 f000 	lsl.w	r0, r2, r0
 800a91a:	fa23 f30c 	lsr.w	r3, r3, ip
 800a91e:	4303      	orrs	r3, r0
 800a920:	461c      	mov	r4, r3
 800a922:	ec45 4b10 	vmov	d0, r4, r5
 800a926:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a92a:	45b8      	cmp	r8, r7
 800a92c:	bf3a      	itte	cc
 800a92e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800a932:	f1a6 0708 	subcc.w	r7, r6, #8
 800a936:	2300      	movcs	r3, #0
 800a938:	380b      	subs	r0, #11
 800a93a:	d012      	beq.n	800a962 <__b2d+0x8a>
 800a93c:	f1c0 0120 	rsb	r1, r0, #32
 800a940:	fa23 f401 	lsr.w	r4, r3, r1
 800a944:	4082      	lsls	r2, r0
 800a946:	4322      	orrs	r2, r4
 800a948:	4547      	cmp	r7, r8
 800a94a:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800a94e:	bf8c      	ite	hi
 800a950:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800a954:	2200      	movls	r2, #0
 800a956:	4083      	lsls	r3, r0
 800a958:	40ca      	lsrs	r2, r1
 800a95a:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800a95e:	4313      	orrs	r3, r2
 800a960:	e7de      	b.n	800a920 <__b2d+0x48>
 800a962:	ea42 0501 	orr.w	r5, r2, r1
 800a966:	e7db      	b.n	800a920 <__b2d+0x48>
 800a968:	3ff00000 	.word	0x3ff00000

0800a96c <__d2b>:
 800a96c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a970:	460f      	mov	r7, r1
 800a972:	2101      	movs	r1, #1
 800a974:	ec59 8b10 	vmov	r8, r9, d0
 800a978:	4616      	mov	r6, r2
 800a97a:	f7ff fc1b 	bl	800a1b4 <_Balloc>
 800a97e:	4604      	mov	r4, r0
 800a980:	b930      	cbnz	r0, 800a990 <__d2b+0x24>
 800a982:	4602      	mov	r2, r0
 800a984:	4b23      	ldr	r3, [pc, #140]	@ (800aa14 <__d2b+0xa8>)
 800a986:	4824      	ldr	r0, [pc, #144]	@ (800aa18 <__d2b+0xac>)
 800a988:	f240 310f 	movw	r1, #783	@ 0x30f
 800a98c:	f001 fb40 	bl	800c010 <__assert_func>
 800a990:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a994:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a998:	b10d      	cbz	r5, 800a99e <__d2b+0x32>
 800a99a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a99e:	9301      	str	r3, [sp, #4]
 800a9a0:	f1b8 0300 	subs.w	r3, r8, #0
 800a9a4:	d023      	beq.n	800a9ee <__d2b+0x82>
 800a9a6:	4668      	mov	r0, sp
 800a9a8:	9300      	str	r3, [sp, #0]
 800a9aa:	f7ff fd14 	bl	800a3d6 <__lo0bits>
 800a9ae:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a9b2:	b1d0      	cbz	r0, 800a9ea <__d2b+0x7e>
 800a9b4:	f1c0 0320 	rsb	r3, r0, #32
 800a9b8:	fa02 f303 	lsl.w	r3, r2, r3
 800a9bc:	430b      	orrs	r3, r1
 800a9be:	40c2      	lsrs	r2, r0
 800a9c0:	6163      	str	r3, [r4, #20]
 800a9c2:	9201      	str	r2, [sp, #4]
 800a9c4:	9b01      	ldr	r3, [sp, #4]
 800a9c6:	61a3      	str	r3, [r4, #24]
 800a9c8:	2b00      	cmp	r3, #0
 800a9ca:	bf0c      	ite	eq
 800a9cc:	2201      	moveq	r2, #1
 800a9ce:	2202      	movne	r2, #2
 800a9d0:	6122      	str	r2, [r4, #16]
 800a9d2:	b1a5      	cbz	r5, 800a9fe <__d2b+0x92>
 800a9d4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800a9d8:	4405      	add	r5, r0
 800a9da:	603d      	str	r5, [r7, #0]
 800a9dc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800a9e0:	6030      	str	r0, [r6, #0]
 800a9e2:	4620      	mov	r0, r4
 800a9e4:	b003      	add	sp, #12
 800a9e6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a9ea:	6161      	str	r1, [r4, #20]
 800a9ec:	e7ea      	b.n	800a9c4 <__d2b+0x58>
 800a9ee:	a801      	add	r0, sp, #4
 800a9f0:	f7ff fcf1 	bl	800a3d6 <__lo0bits>
 800a9f4:	9b01      	ldr	r3, [sp, #4]
 800a9f6:	6163      	str	r3, [r4, #20]
 800a9f8:	3020      	adds	r0, #32
 800a9fa:	2201      	movs	r2, #1
 800a9fc:	e7e8      	b.n	800a9d0 <__d2b+0x64>
 800a9fe:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800aa02:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800aa06:	6038      	str	r0, [r7, #0]
 800aa08:	6918      	ldr	r0, [r3, #16]
 800aa0a:	f7ff fcc5 	bl	800a398 <__hi0bits>
 800aa0e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800aa12:	e7e5      	b.n	800a9e0 <__d2b+0x74>
 800aa14:	0800c945 	.word	0x0800c945
 800aa18:	0800c956 	.word	0x0800c956

0800aa1c <__ratio>:
 800aa1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa20:	b085      	sub	sp, #20
 800aa22:	e9cd 1000 	strd	r1, r0, [sp]
 800aa26:	a902      	add	r1, sp, #8
 800aa28:	f7ff ff56 	bl	800a8d8 <__b2d>
 800aa2c:	9800      	ldr	r0, [sp, #0]
 800aa2e:	a903      	add	r1, sp, #12
 800aa30:	ec55 4b10 	vmov	r4, r5, d0
 800aa34:	f7ff ff50 	bl	800a8d8 <__b2d>
 800aa38:	9b01      	ldr	r3, [sp, #4]
 800aa3a:	6919      	ldr	r1, [r3, #16]
 800aa3c:	9b00      	ldr	r3, [sp, #0]
 800aa3e:	691b      	ldr	r3, [r3, #16]
 800aa40:	1ac9      	subs	r1, r1, r3
 800aa42:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800aa46:	1a9b      	subs	r3, r3, r2
 800aa48:	ec5b ab10 	vmov	sl, fp, d0
 800aa4c:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800aa50:	2b00      	cmp	r3, #0
 800aa52:	bfce      	itee	gt
 800aa54:	462a      	movgt	r2, r5
 800aa56:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800aa5a:	465a      	movle	r2, fp
 800aa5c:	462f      	mov	r7, r5
 800aa5e:	46d9      	mov	r9, fp
 800aa60:	bfcc      	ite	gt
 800aa62:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800aa66:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800aa6a:	464b      	mov	r3, r9
 800aa6c:	4652      	mov	r2, sl
 800aa6e:	4620      	mov	r0, r4
 800aa70:	4639      	mov	r1, r7
 800aa72:	f7f5 fef3 	bl	800085c <__aeabi_ddiv>
 800aa76:	ec41 0b10 	vmov	d0, r0, r1
 800aa7a:	b005      	add	sp, #20
 800aa7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800aa80 <__copybits>:
 800aa80:	3901      	subs	r1, #1
 800aa82:	b570      	push	{r4, r5, r6, lr}
 800aa84:	1149      	asrs	r1, r1, #5
 800aa86:	6914      	ldr	r4, [r2, #16]
 800aa88:	3101      	adds	r1, #1
 800aa8a:	f102 0314 	add.w	r3, r2, #20
 800aa8e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800aa92:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800aa96:	1f05      	subs	r5, r0, #4
 800aa98:	42a3      	cmp	r3, r4
 800aa9a:	d30c      	bcc.n	800aab6 <__copybits+0x36>
 800aa9c:	1aa3      	subs	r3, r4, r2
 800aa9e:	3b11      	subs	r3, #17
 800aaa0:	f023 0303 	bic.w	r3, r3, #3
 800aaa4:	3211      	adds	r2, #17
 800aaa6:	42a2      	cmp	r2, r4
 800aaa8:	bf88      	it	hi
 800aaaa:	2300      	movhi	r3, #0
 800aaac:	4418      	add	r0, r3
 800aaae:	2300      	movs	r3, #0
 800aab0:	4288      	cmp	r0, r1
 800aab2:	d305      	bcc.n	800aac0 <__copybits+0x40>
 800aab4:	bd70      	pop	{r4, r5, r6, pc}
 800aab6:	f853 6b04 	ldr.w	r6, [r3], #4
 800aaba:	f845 6f04 	str.w	r6, [r5, #4]!
 800aabe:	e7eb      	b.n	800aa98 <__copybits+0x18>
 800aac0:	f840 3b04 	str.w	r3, [r0], #4
 800aac4:	e7f4      	b.n	800aab0 <__copybits+0x30>

0800aac6 <__any_on>:
 800aac6:	f100 0214 	add.w	r2, r0, #20
 800aaca:	6900      	ldr	r0, [r0, #16]
 800aacc:	114b      	asrs	r3, r1, #5
 800aace:	4298      	cmp	r0, r3
 800aad0:	b510      	push	{r4, lr}
 800aad2:	db11      	blt.n	800aaf8 <__any_on+0x32>
 800aad4:	dd0a      	ble.n	800aaec <__any_on+0x26>
 800aad6:	f011 011f 	ands.w	r1, r1, #31
 800aada:	d007      	beq.n	800aaec <__any_on+0x26>
 800aadc:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800aae0:	fa24 f001 	lsr.w	r0, r4, r1
 800aae4:	fa00 f101 	lsl.w	r1, r0, r1
 800aae8:	428c      	cmp	r4, r1
 800aaea:	d10b      	bne.n	800ab04 <__any_on+0x3e>
 800aaec:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800aaf0:	4293      	cmp	r3, r2
 800aaf2:	d803      	bhi.n	800aafc <__any_on+0x36>
 800aaf4:	2000      	movs	r0, #0
 800aaf6:	bd10      	pop	{r4, pc}
 800aaf8:	4603      	mov	r3, r0
 800aafa:	e7f7      	b.n	800aaec <__any_on+0x26>
 800aafc:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ab00:	2900      	cmp	r1, #0
 800ab02:	d0f5      	beq.n	800aaf0 <__any_on+0x2a>
 800ab04:	2001      	movs	r0, #1
 800ab06:	e7f6      	b.n	800aaf6 <__any_on+0x30>

0800ab08 <sulp>:
 800ab08:	b570      	push	{r4, r5, r6, lr}
 800ab0a:	4604      	mov	r4, r0
 800ab0c:	460d      	mov	r5, r1
 800ab0e:	ec45 4b10 	vmov	d0, r4, r5
 800ab12:	4616      	mov	r6, r2
 800ab14:	f7ff feba 	bl	800a88c <__ulp>
 800ab18:	ec51 0b10 	vmov	r0, r1, d0
 800ab1c:	b17e      	cbz	r6, 800ab3e <sulp+0x36>
 800ab1e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800ab22:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800ab26:	2b00      	cmp	r3, #0
 800ab28:	dd09      	ble.n	800ab3e <sulp+0x36>
 800ab2a:	051b      	lsls	r3, r3, #20
 800ab2c:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800ab30:	2400      	movs	r4, #0
 800ab32:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800ab36:	4622      	mov	r2, r4
 800ab38:	462b      	mov	r3, r5
 800ab3a:	f7f5 fd65 	bl	8000608 <__aeabi_dmul>
 800ab3e:	ec41 0b10 	vmov	d0, r0, r1
 800ab42:	bd70      	pop	{r4, r5, r6, pc}
 800ab44:	0000      	movs	r0, r0
	...

0800ab48 <_strtod_l>:
 800ab48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab4c:	b09f      	sub	sp, #124	@ 0x7c
 800ab4e:	460c      	mov	r4, r1
 800ab50:	9217      	str	r2, [sp, #92]	@ 0x5c
 800ab52:	2200      	movs	r2, #0
 800ab54:	921a      	str	r2, [sp, #104]	@ 0x68
 800ab56:	9005      	str	r0, [sp, #20]
 800ab58:	f04f 0a00 	mov.w	sl, #0
 800ab5c:	f04f 0b00 	mov.w	fp, #0
 800ab60:	460a      	mov	r2, r1
 800ab62:	9219      	str	r2, [sp, #100]	@ 0x64
 800ab64:	7811      	ldrb	r1, [r2, #0]
 800ab66:	292b      	cmp	r1, #43	@ 0x2b
 800ab68:	d04a      	beq.n	800ac00 <_strtod_l+0xb8>
 800ab6a:	d838      	bhi.n	800abde <_strtod_l+0x96>
 800ab6c:	290d      	cmp	r1, #13
 800ab6e:	d832      	bhi.n	800abd6 <_strtod_l+0x8e>
 800ab70:	2908      	cmp	r1, #8
 800ab72:	d832      	bhi.n	800abda <_strtod_l+0x92>
 800ab74:	2900      	cmp	r1, #0
 800ab76:	d03b      	beq.n	800abf0 <_strtod_l+0xa8>
 800ab78:	2200      	movs	r2, #0
 800ab7a:	920e      	str	r2, [sp, #56]	@ 0x38
 800ab7c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800ab7e:	782a      	ldrb	r2, [r5, #0]
 800ab80:	2a30      	cmp	r2, #48	@ 0x30
 800ab82:	f040 80b2 	bne.w	800acea <_strtod_l+0x1a2>
 800ab86:	786a      	ldrb	r2, [r5, #1]
 800ab88:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800ab8c:	2a58      	cmp	r2, #88	@ 0x58
 800ab8e:	d16e      	bne.n	800ac6e <_strtod_l+0x126>
 800ab90:	9302      	str	r3, [sp, #8]
 800ab92:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ab94:	9301      	str	r3, [sp, #4]
 800ab96:	ab1a      	add	r3, sp, #104	@ 0x68
 800ab98:	9300      	str	r3, [sp, #0]
 800ab9a:	4a8f      	ldr	r2, [pc, #572]	@ (800add8 <_strtod_l+0x290>)
 800ab9c:	9805      	ldr	r0, [sp, #20]
 800ab9e:	ab1b      	add	r3, sp, #108	@ 0x6c
 800aba0:	a919      	add	r1, sp, #100	@ 0x64
 800aba2:	f001 fabb 	bl	800c11c <__gethex>
 800aba6:	f010 060f 	ands.w	r6, r0, #15
 800abaa:	4604      	mov	r4, r0
 800abac:	d005      	beq.n	800abba <_strtod_l+0x72>
 800abae:	2e06      	cmp	r6, #6
 800abb0:	d128      	bne.n	800ac04 <_strtod_l+0xbc>
 800abb2:	3501      	adds	r5, #1
 800abb4:	2300      	movs	r3, #0
 800abb6:	9519      	str	r5, [sp, #100]	@ 0x64
 800abb8:	930e      	str	r3, [sp, #56]	@ 0x38
 800abba:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800abbc:	2b00      	cmp	r3, #0
 800abbe:	f040 858e 	bne.w	800b6de <_strtod_l+0xb96>
 800abc2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800abc4:	b1cb      	cbz	r3, 800abfa <_strtod_l+0xb2>
 800abc6:	4652      	mov	r2, sl
 800abc8:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800abcc:	ec43 2b10 	vmov	d0, r2, r3
 800abd0:	b01f      	add	sp, #124	@ 0x7c
 800abd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800abd6:	2920      	cmp	r1, #32
 800abd8:	d1ce      	bne.n	800ab78 <_strtod_l+0x30>
 800abda:	3201      	adds	r2, #1
 800abdc:	e7c1      	b.n	800ab62 <_strtod_l+0x1a>
 800abde:	292d      	cmp	r1, #45	@ 0x2d
 800abe0:	d1ca      	bne.n	800ab78 <_strtod_l+0x30>
 800abe2:	2101      	movs	r1, #1
 800abe4:	910e      	str	r1, [sp, #56]	@ 0x38
 800abe6:	1c51      	adds	r1, r2, #1
 800abe8:	9119      	str	r1, [sp, #100]	@ 0x64
 800abea:	7852      	ldrb	r2, [r2, #1]
 800abec:	2a00      	cmp	r2, #0
 800abee:	d1c5      	bne.n	800ab7c <_strtod_l+0x34>
 800abf0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800abf2:	9419      	str	r4, [sp, #100]	@ 0x64
 800abf4:	2b00      	cmp	r3, #0
 800abf6:	f040 8570 	bne.w	800b6da <_strtod_l+0xb92>
 800abfa:	4652      	mov	r2, sl
 800abfc:	465b      	mov	r3, fp
 800abfe:	e7e5      	b.n	800abcc <_strtod_l+0x84>
 800ac00:	2100      	movs	r1, #0
 800ac02:	e7ef      	b.n	800abe4 <_strtod_l+0x9c>
 800ac04:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800ac06:	b13a      	cbz	r2, 800ac18 <_strtod_l+0xd0>
 800ac08:	2135      	movs	r1, #53	@ 0x35
 800ac0a:	a81c      	add	r0, sp, #112	@ 0x70
 800ac0c:	f7ff ff38 	bl	800aa80 <__copybits>
 800ac10:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ac12:	9805      	ldr	r0, [sp, #20]
 800ac14:	f7ff fb0e 	bl	800a234 <_Bfree>
 800ac18:	3e01      	subs	r6, #1
 800ac1a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800ac1c:	2e04      	cmp	r6, #4
 800ac1e:	d806      	bhi.n	800ac2e <_strtod_l+0xe6>
 800ac20:	e8df f006 	tbb	[pc, r6]
 800ac24:	201d0314 	.word	0x201d0314
 800ac28:	14          	.byte	0x14
 800ac29:	00          	.byte	0x00
 800ac2a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800ac2e:	05e1      	lsls	r1, r4, #23
 800ac30:	bf48      	it	mi
 800ac32:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800ac36:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ac3a:	0d1b      	lsrs	r3, r3, #20
 800ac3c:	051b      	lsls	r3, r3, #20
 800ac3e:	2b00      	cmp	r3, #0
 800ac40:	d1bb      	bne.n	800abba <_strtod_l+0x72>
 800ac42:	f7fe fbd3 	bl	80093ec <__errno>
 800ac46:	2322      	movs	r3, #34	@ 0x22
 800ac48:	6003      	str	r3, [r0, #0]
 800ac4a:	e7b6      	b.n	800abba <_strtod_l+0x72>
 800ac4c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800ac50:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800ac54:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800ac58:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800ac5c:	e7e7      	b.n	800ac2e <_strtod_l+0xe6>
 800ac5e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800ade0 <_strtod_l+0x298>
 800ac62:	e7e4      	b.n	800ac2e <_strtod_l+0xe6>
 800ac64:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800ac68:	f04f 3aff 	mov.w	sl, #4294967295
 800ac6c:	e7df      	b.n	800ac2e <_strtod_l+0xe6>
 800ac6e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ac70:	1c5a      	adds	r2, r3, #1
 800ac72:	9219      	str	r2, [sp, #100]	@ 0x64
 800ac74:	785b      	ldrb	r3, [r3, #1]
 800ac76:	2b30      	cmp	r3, #48	@ 0x30
 800ac78:	d0f9      	beq.n	800ac6e <_strtod_l+0x126>
 800ac7a:	2b00      	cmp	r3, #0
 800ac7c:	d09d      	beq.n	800abba <_strtod_l+0x72>
 800ac7e:	2301      	movs	r3, #1
 800ac80:	2700      	movs	r7, #0
 800ac82:	9308      	str	r3, [sp, #32]
 800ac84:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ac86:	930c      	str	r3, [sp, #48]	@ 0x30
 800ac88:	970b      	str	r7, [sp, #44]	@ 0x2c
 800ac8a:	46b9      	mov	r9, r7
 800ac8c:	220a      	movs	r2, #10
 800ac8e:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800ac90:	7805      	ldrb	r5, [r0, #0]
 800ac92:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800ac96:	b2d9      	uxtb	r1, r3
 800ac98:	2909      	cmp	r1, #9
 800ac9a:	d928      	bls.n	800acee <_strtod_l+0x1a6>
 800ac9c:	494f      	ldr	r1, [pc, #316]	@ (800addc <_strtod_l+0x294>)
 800ac9e:	2201      	movs	r2, #1
 800aca0:	f001 f97a 	bl	800bf98 <strncmp>
 800aca4:	2800      	cmp	r0, #0
 800aca6:	d032      	beq.n	800ad0e <_strtod_l+0x1c6>
 800aca8:	2000      	movs	r0, #0
 800acaa:	462a      	mov	r2, r5
 800acac:	900a      	str	r0, [sp, #40]	@ 0x28
 800acae:	464d      	mov	r5, r9
 800acb0:	4603      	mov	r3, r0
 800acb2:	2a65      	cmp	r2, #101	@ 0x65
 800acb4:	d001      	beq.n	800acba <_strtod_l+0x172>
 800acb6:	2a45      	cmp	r2, #69	@ 0x45
 800acb8:	d114      	bne.n	800ace4 <_strtod_l+0x19c>
 800acba:	b91d      	cbnz	r5, 800acc4 <_strtod_l+0x17c>
 800acbc:	9a08      	ldr	r2, [sp, #32]
 800acbe:	4302      	orrs	r2, r0
 800acc0:	d096      	beq.n	800abf0 <_strtod_l+0xa8>
 800acc2:	2500      	movs	r5, #0
 800acc4:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800acc6:	1c62      	adds	r2, r4, #1
 800acc8:	9219      	str	r2, [sp, #100]	@ 0x64
 800acca:	7862      	ldrb	r2, [r4, #1]
 800accc:	2a2b      	cmp	r2, #43	@ 0x2b
 800acce:	d07a      	beq.n	800adc6 <_strtod_l+0x27e>
 800acd0:	2a2d      	cmp	r2, #45	@ 0x2d
 800acd2:	d07e      	beq.n	800add2 <_strtod_l+0x28a>
 800acd4:	f04f 0c00 	mov.w	ip, #0
 800acd8:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800acdc:	2909      	cmp	r1, #9
 800acde:	f240 8085 	bls.w	800adec <_strtod_l+0x2a4>
 800ace2:	9419      	str	r4, [sp, #100]	@ 0x64
 800ace4:	f04f 0800 	mov.w	r8, #0
 800ace8:	e0a5      	b.n	800ae36 <_strtod_l+0x2ee>
 800acea:	2300      	movs	r3, #0
 800acec:	e7c8      	b.n	800ac80 <_strtod_l+0x138>
 800acee:	f1b9 0f08 	cmp.w	r9, #8
 800acf2:	bfd8      	it	le
 800acf4:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800acf6:	f100 0001 	add.w	r0, r0, #1
 800acfa:	bfda      	itte	le
 800acfc:	fb02 3301 	mlale	r3, r2, r1, r3
 800ad00:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800ad02:	fb02 3707 	mlagt	r7, r2, r7, r3
 800ad06:	f109 0901 	add.w	r9, r9, #1
 800ad0a:	9019      	str	r0, [sp, #100]	@ 0x64
 800ad0c:	e7bf      	b.n	800ac8e <_strtod_l+0x146>
 800ad0e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ad10:	1c5a      	adds	r2, r3, #1
 800ad12:	9219      	str	r2, [sp, #100]	@ 0x64
 800ad14:	785a      	ldrb	r2, [r3, #1]
 800ad16:	f1b9 0f00 	cmp.w	r9, #0
 800ad1a:	d03b      	beq.n	800ad94 <_strtod_l+0x24c>
 800ad1c:	900a      	str	r0, [sp, #40]	@ 0x28
 800ad1e:	464d      	mov	r5, r9
 800ad20:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800ad24:	2b09      	cmp	r3, #9
 800ad26:	d912      	bls.n	800ad4e <_strtod_l+0x206>
 800ad28:	2301      	movs	r3, #1
 800ad2a:	e7c2      	b.n	800acb2 <_strtod_l+0x16a>
 800ad2c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ad2e:	1c5a      	adds	r2, r3, #1
 800ad30:	9219      	str	r2, [sp, #100]	@ 0x64
 800ad32:	785a      	ldrb	r2, [r3, #1]
 800ad34:	3001      	adds	r0, #1
 800ad36:	2a30      	cmp	r2, #48	@ 0x30
 800ad38:	d0f8      	beq.n	800ad2c <_strtod_l+0x1e4>
 800ad3a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800ad3e:	2b08      	cmp	r3, #8
 800ad40:	f200 84d2 	bhi.w	800b6e8 <_strtod_l+0xba0>
 800ad44:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ad46:	900a      	str	r0, [sp, #40]	@ 0x28
 800ad48:	2000      	movs	r0, #0
 800ad4a:	930c      	str	r3, [sp, #48]	@ 0x30
 800ad4c:	4605      	mov	r5, r0
 800ad4e:	3a30      	subs	r2, #48	@ 0x30
 800ad50:	f100 0301 	add.w	r3, r0, #1
 800ad54:	d018      	beq.n	800ad88 <_strtod_l+0x240>
 800ad56:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800ad58:	4419      	add	r1, r3
 800ad5a:	910a      	str	r1, [sp, #40]	@ 0x28
 800ad5c:	462e      	mov	r6, r5
 800ad5e:	f04f 0e0a 	mov.w	lr, #10
 800ad62:	1c71      	adds	r1, r6, #1
 800ad64:	eba1 0c05 	sub.w	ip, r1, r5
 800ad68:	4563      	cmp	r3, ip
 800ad6a:	dc15      	bgt.n	800ad98 <_strtod_l+0x250>
 800ad6c:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800ad70:	182b      	adds	r3, r5, r0
 800ad72:	2b08      	cmp	r3, #8
 800ad74:	f105 0501 	add.w	r5, r5, #1
 800ad78:	4405      	add	r5, r0
 800ad7a:	dc1a      	bgt.n	800adb2 <_strtod_l+0x26a>
 800ad7c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ad7e:	230a      	movs	r3, #10
 800ad80:	fb03 2301 	mla	r3, r3, r1, r2
 800ad84:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ad86:	2300      	movs	r3, #0
 800ad88:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800ad8a:	1c51      	adds	r1, r2, #1
 800ad8c:	9119      	str	r1, [sp, #100]	@ 0x64
 800ad8e:	7852      	ldrb	r2, [r2, #1]
 800ad90:	4618      	mov	r0, r3
 800ad92:	e7c5      	b.n	800ad20 <_strtod_l+0x1d8>
 800ad94:	4648      	mov	r0, r9
 800ad96:	e7ce      	b.n	800ad36 <_strtod_l+0x1ee>
 800ad98:	2e08      	cmp	r6, #8
 800ad9a:	dc05      	bgt.n	800ada8 <_strtod_l+0x260>
 800ad9c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800ad9e:	fb0e f606 	mul.w	r6, lr, r6
 800ada2:	960b      	str	r6, [sp, #44]	@ 0x2c
 800ada4:	460e      	mov	r6, r1
 800ada6:	e7dc      	b.n	800ad62 <_strtod_l+0x21a>
 800ada8:	2910      	cmp	r1, #16
 800adaa:	bfd8      	it	le
 800adac:	fb0e f707 	mulle.w	r7, lr, r7
 800adb0:	e7f8      	b.n	800ada4 <_strtod_l+0x25c>
 800adb2:	2b0f      	cmp	r3, #15
 800adb4:	bfdc      	itt	le
 800adb6:	230a      	movle	r3, #10
 800adb8:	fb03 2707 	mlale	r7, r3, r7, r2
 800adbc:	e7e3      	b.n	800ad86 <_strtod_l+0x23e>
 800adbe:	2300      	movs	r3, #0
 800adc0:	930a      	str	r3, [sp, #40]	@ 0x28
 800adc2:	2301      	movs	r3, #1
 800adc4:	e77a      	b.n	800acbc <_strtod_l+0x174>
 800adc6:	f04f 0c00 	mov.w	ip, #0
 800adca:	1ca2      	adds	r2, r4, #2
 800adcc:	9219      	str	r2, [sp, #100]	@ 0x64
 800adce:	78a2      	ldrb	r2, [r4, #2]
 800add0:	e782      	b.n	800acd8 <_strtod_l+0x190>
 800add2:	f04f 0c01 	mov.w	ip, #1
 800add6:	e7f8      	b.n	800adca <_strtod_l+0x282>
 800add8:	0800cb7c 	.word	0x0800cb7c
 800addc:	0800c9af 	.word	0x0800c9af
 800ade0:	7ff00000 	.word	0x7ff00000
 800ade4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800ade6:	1c51      	adds	r1, r2, #1
 800ade8:	9119      	str	r1, [sp, #100]	@ 0x64
 800adea:	7852      	ldrb	r2, [r2, #1]
 800adec:	2a30      	cmp	r2, #48	@ 0x30
 800adee:	d0f9      	beq.n	800ade4 <_strtod_l+0x29c>
 800adf0:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800adf4:	2908      	cmp	r1, #8
 800adf6:	f63f af75 	bhi.w	800ace4 <_strtod_l+0x19c>
 800adfa:	3a30      	subs	r2, #48	@ 0x30
 800adfc:	9209      	str	r2, [sp, #36]	@ 0x24
 800adfe:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800ae00:	920f      	str	r2, [sp, #60]	@ 0x3c
 800ae02:	f04f 080a 	mov.w	r8, #10
 800ae06:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800ae08:	1c56      	adds	r6, r2, #1
 800ae0a:	9619      	str	r6, [sp, #100]	@ 0x64
 800ae0c:	7852      	ldrb	r2, [r2, #1]
 800ae0e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800ae12:	f1be 0f09 	cmp.w	lr, #9
 800ae16:	d939      	bls.n	800ae8c <_strtod_l+0x344>
 800ae18:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800ae1a:	1a76      	subs	r6, r6, r1
 800ae1c:	2e08      	cmp	r6, #8
 800ae1e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800ae22:	dc03      	bgt.n	800ae2c <_strtod_l+0x2e4>
 800ae24:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ae26:	4588      	cmp	r8, r1
 800ae28:	bfa8      	it	ge
 800ae2a:	4688      	movge	r8, r1
 800ae2c:	f1bc 0f00 	cmp.w	ip, #0
 800ae30:	d001      	beq.n	800ae36 <_strtod_l+0x2ee>
 800ae32:	f1c8 0800 	rsb	r8, r8, #0
 800ae36:	2d00      	cmp	r5, #0
 800ae38:	d14e      	bne.n	800aed8 <_strtod_l+0x390>
 800ae3a:	9908      	ldr	r1, [sp, #32]
 800ae3c:	4308      	orrs	r0, r1
 800ae3e:	f47f aebc 	bne.w	800abba <_strtod_l+0x72>
 800ae42:	2b00      	cmp	r3, #0
 800ae44:	f47f aed4 	bne.w	800abf0 <_strtod_l+0xa8>
 800ae48:	2a69      	cmp	r2, #105	@ 0x69
 800ae4a:	d028      	beq.n	800ae9e <_strtod_l+0x356>
 800ae4c:	dc25      	bgt.n	800ae9a <_strtod_l+0x352>
 800ae4e:	2a49      	cmp	r2, #73	@ 0x49
 800ae50:	d025      	beq.n	800ae9e <_strtod_l+0x356>
 800ae52:	2a4e      	cmp	r2, #78	@ 0x4e
 800ae54:	f47f aecc 	bne.w	800abf0 <_strtod_l+0xa8>
 800ae58:	499a      	ldr	r1, [pc, #616]	@ (800b0c4 <_strtod_l+0x57c>)
 800ae5a:	a819      	add	r0, sp, #100	@ 0x64
 800ae5c:	f001 fb80 	bl	800c560 <__match>
 800ae60:	2800      	cmp	r0, #0
 800ae62:	f43f aec5 	beq.w	800abf0 <_strtod_l+0xa8>
 800ae66:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ae68:	781b      	ldrb	r3, [r3, #0]
 800ae6a:	2b28      	cmp	r3, #40	@ 0x28
 800ae6c:	d12e      	bne.n	800aecc <_strtod_l+0x384>
 800ae6e:	4996      	ldr	r1, [pc, #600]	@ (800b0c8 <_strtod_l+0x580>)
 800ae70:	aa1c      	add	r2, sp, #112	@ 0x70
 800ae72:	a819      	add	r0, sp, #100	@ 0x64
 800ae74:	f001 fb88 	bl	800c588 <__hexnan>
 800ae78:	2805      	cmp	r0, #5
 800ae7a:	d127      	bne.n	800aecc <_strtod_l+0x384>
 800ae7c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800ae7e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800ae82:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800ae86:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800ae8a:	e696      	b.n	800abba <_strtod_l+0x72>
 800ae8c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ae8e:	fb08 2101 	mla	r1, r8, r1, r2
 800ae92:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800ae96:	9209      	str	r2, [sp, #36]	@ 0x24
 800ae98:	e7b5      	b.n	800ae06 <_strtod_l+0x2be>
 800ae9a:	2a6e      	cmp	r2, #110	@ 0x6e
 800ae9c:	e7da      	b.n	800ae54 <_strtod_l+0x30c>
 800ae9e:	498b      	ldr	r1, [pc, #556]	@ (800b0cc <_strtod_l+0x584>)
 800aea0:	a819      	add	r0, sp, #100	@ 0x64
 800aea2:	f001 fb5d 	bl	800c560 <__match>
 800aea6:	2800      	cmp	r0, #0
 800aea8:	f43f aea2 	beq.w	800abf0 <_strtod_l+0xa8>
 800aeac:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800aeae:	4988      	ldr	r1, [pc, #544]	@ (800b0d0 <_strtod_l+0x588>)
 800aeb0:	3b01      	subs	r3, #1
 800aeb2:	a819      	add	r0, sp, #100	@ 0x64
 800aeb4:	9319      	str	r3, [sp, #100]	@ 0x64
 800aeb6:	f001 fb53 	bl	800c560 <__match>
 800aeba:	b910      	cbnz	r0, 800aec2 <_strtod_l+0x37a>
 800aebc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800aebe:	3301      	adds	r3, #1
 800aec0:	9319      	str	r3, [sp, #100]	@ 0x64
 800aec2:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800b0e0 <_strtod_l+0x598>
 800aec6:	f04f 0a00 	mov.w	sl, #0
 800aeca:	e676      	b.n	800abba <_strtod_l+0x72>
 800aecc:	4881      	ldr	r0, [pc, #516]	@ (800b0d4 <_strtod_l+0x58c>)
 800aece:	f001 f897 	bl	800c000 <nan>
 800aed2:	ec5b ab10 	vmov	sl, fp, d0
 800aed6:	e670      	b.n	800abba <_strtod_l+0x72>
 800aed8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800aeda:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800aedc:	eba8 0303 	sub.w	r3, r8, r3
 800aee0:	f1b9 0f00 	cmp.w	r9, #0
 800aee4:	bf08      	it	eq
 800aee6:	46a9      	moveq	r9, r5
 800aee8:	2d10      	cmp	r5, #16
 800aeea:	9309      	str	r3, [sp, #36]	@ 0x24
 800aeec:	462c      	mov	r4, r5
 800aeee:	bfa8      	it	ge
 800aef0:	2410      	movge	r4, #16
 800aef2:	f7f5 fb0f 	bl	8000514 <__aeabi_ui2d>
 800aef6:	2d09      	cmp	r5, #9
 800aef8:	4682      	mov	sl, r0
 800aefa:	468b      	mov	fp, r1
 800aefc:	dc13      	bgt.n	800af26 <_strtod_l+0x3de>
 800aefe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800af00:	2b00      	cmp	r3, #0
 800af02:	f43f ae5a 	beq.w	800abba <_strtod_l+0x72>
 800af06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800af08:	dd78      	ble.n	800affc <_strtod_l+0x4b4>
 800af0a:	2b16      	cmp	r3, #22
 800af0c:	dc5f      	bgt.n	800afce <_strtod_l+0x486>
 800af0e:	4972      	ldr	r1, [pc, #456]	@ (800b0d8 <_strtod_l+0x590>)
 800af10:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800af14:	e9d1 0100 	ldrd	r0, r1, [r1]
 800af18:	4652      	mov	r2, sl
 800af1a:	465b      	mov	r3, fp
 800af1c:	f7f5 fb74 	bl	8000608 <__aeabi_dmul>
 800af20:	4682      	mov	sl, r0
 800af22:	468b      	mov	fp, r1
 800af24:	e649      	b.n	800abba <_strtod_l+0x72>
 800af26:	4b6c      	ldr	r3, [pc, #432]	@ (800b0d8 <_strtod_l+0x590>)
 800af28:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800af2c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800af30:	f7f5 fb6a 	bl	8000608 <__aeabi_dmul>
 800af34:	4682      	mov	sl, r0
 800af36:	4638      	mov	r0, r7
 800af38:	468b      	mov	fp, r1
 800af3a:	f7f5 faeb 	bl	8000514 <__aeabi_ui2d>
 800af3e:	4602      	mov	r2, r0
 800af40:	460b      	mov	r3, r1
 800af42:	4650      	mov	r0, sl
 800af44:	4659      	mov	r1, fp
 800af46:	f7f5 f9a9 	bl	800029c <__adddf3>
 800af4a:	2d0f      	cmp	r5, #15
 800af4c:	4682      	mov	sl, r0
 800af4e:	468b      	mov	fp, r1
 800af50:	ddd5      	ble.n	800aefe <_strtod_l+0x3b6>
 800af52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800af54:	1b2c      	subs	r4, r5, r4
 800af56:	441c      	add	r4, r3
 800af58:	2c00      	cmp	r4, #0
 800af5a:	f340 8093 	ble.w	800b084 <_strtod_l+0x53c>
 800af5e:	f014 030f 	ands.w	r3, r4, #15
 800af62:	d00a      	beq.n	800af7a <_strtod_l+0x432>
 800af64:	495c      	ldr	r1, [pc, #368]	@ (800b0d8 <_strtod_l+0x590>)
 800af66:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800af6a:	4652      	mov	r2, sl
 800af6c:	465b      	mov	r3, fp
 800af6e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800af72:	f7f5 fb49 	bl	8000608 <__aeabi_dmul>
 800af76:	4682      	mov	sl, r0
 800af78:	468b      	mov	fp, r1
 800af7a:	f034 040f 	bics.w	r4, r4, #15
 800af7e:	d073      	beq.n	800b068 <_strtod_l+0x520>
 800af80:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800af84:	dd49      	ble.n	800b01a <_strtod_l+0x4d2>
 800af86:	2400      	movs	r4, #0
 800af88:	46a0      	mov	r8, r4
 800af8a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800af8c:	46a1      	mov	r9, r4
 800af8e:	9a05      	ldr	r2, [sp, #20]
 800af90:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800b0e0 <_strtod_l+0x598>
 800af94:	2322      	movs	r3, #34	@ 0x22
 800af96:	6013      	str	r3, [r2, #0]
 800af98:	f04f 0a00 	mov.w	sl, #0
 800af9c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800af9e:	2b00      	cmp	r3, #0
 800afa0:	f43f ae0b 	beq.w	800abba <_strtod_l+0x72>
 800afa4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800afa6:	9805      	ldr	r0, [sp, #20]
 800afa8:	f7ff f944 	bl	800a234 <_Bfree>
 800afac:	9805      	ldr	r0, [sp, #20]
 800afae:	4649      	mov	r1, r9
 800afb0:	f7ff f940 	bl	800a234 <_Bfree>
 800afb4:	9805      	ldr	r0, [sp, #20]
 800afb6:	4641      	mov	r1, r8
 800afb8:	f7ff f93c 	bl	800a234 <_Bfree>
 800afbc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800afbe:	9805      	ldr	r0, [sp, #20]
 800afc0:	f7ff f938 	bl	800a234 <_Bfree>
 800afc4:	9805      	ldr	r0, [sp, #20]
 800afc6:	4621      	mov	r1, r4
 800afc8:	f7ff f934 	bl	800a234 <_Bfree>
 800afcc:	e5f5      	b.n	800abba <_strtod_l+0x72>
 800afce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800afd0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800afd4:	4293      	cmp	r3, r2
 800afd6:	dbbc      	blt.n	800af52 <_strtod_l+0x40a>
 800afd8:	4c3f      	ldr	r4, [pc, #252]	@ (800b0d8 <_strtod_l+0x590>)
 800afda:	f1c5 050f 	rsb	r5, r5, #15
 800afde:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800afe2:	4652      	mov	r2, sl
 800afe4:	465b      	mov	r3, fp
 800afe6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800afea:	f7f5 fb0d 	bl	8000608 <__aeabi_dmul>
 800afee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aff0:	1b5d      	subs	r5, r3, r5
 800aff2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800aff6:	e9d4 2300 	ldrd	r2, r3, [r4]
 800affa:	e78f      	b.n	800af1c <_strtod_l+0x3d4>
 800affc:	3316      	adds	r3, #22
 800affe:	dba8      	blt.n	800af52 <_strtod_l+0x40a>
 800b000:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b002:	eba3 0808 	sub.w	r8, r3, r8
 800b006:	4b34      	ldr	r3, [pc, #208]	@ (800b0d8 <_strtod_l+0x590>)
 800b008:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800b00c:	e9d8 2300 	ldrd	r2, r3, [r8]
 800b010:	4650      	mov	r0, sl
 800b012:	4659      	mov	r1, fp
 800b014:	f7f5 fc22 	bl	800085c <__aeabi_ddiv>
 800b018:	e782      	b.n	800af20 <_strtod_l+0x3d8>
 800b01a:	2300      	movs	r3, #0
 800b01c:	4f2f      	ldr	r7, [pc, #188]	@ (800b0dc <_strtod_l+0x594>)
 800b01e:	1124      	asrs	r4, r4, #4
 800b020:	4650      	mov	r0, sl
 800b022:	4659      	mov	r1, fp
 800b024:	461e      	mov	r6, r3
 800b026:	2c01      	cmp	r4, #1
 800b028:	dc21      	bgt.n	800b06e <_strtod_l+0x526>
 800b02a:	b10b      	cbz	r3, 800b030 <_strtod_l+0x4e8>
 800b02c:	4682      	mov	sl, r0
 800b02e:	468b      	mov	fp, r1
 800b030:	492a      	ldr	r1, [pc, #168]	@ (800b0dc <_strtod_l+0x594>)
 800b032:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800b036:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800b03a:	4652      	mov	r2, sl
 800b03c:	465b      	mov	r3, fp
 800b03e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b042:	f7f5 fae1 	bl	8000608 <__aeabi_dmul>
 800b046:	4b26      	ldr	r3, [pc, #152]	@ (800b0e0 <_strtod_l+0x598>)
 800b048:	460a      	mov	r2, r1
 800b04a:	400b      	ands	r3, r1
 800b04c:	4925      	ldr	r1, [pc, #148]	@ (800b0e4 <_strtod_l+0x59c>)
 800b04e:	428b      	cmp	r3, r1
 800b050:	4682      	mov	sl, r0
 800b052:	d898      	bhi.n	800af86 <_strtod_l+0x43e>
 800b054:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800b058:	428b      	cmp	r3, r1
 800b05a:	bf86      	itte	hi
 800b05c:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800b0e8 <_strtod_l+0x5a0>
 800b060:	f04f 3aff 	movhi.w	sl, #4294967295
 800b064:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800b068:	2300      	movs	r3, #0
 800b06a:	9308      	str	r3, [sp, #32]
 800b06c:	e076      	b.n	800b15c <_strtod_l+0x614>
 800b06e:	07e2      	lsls	r2, r4, #31
 800b070:	d504      	bpl.n	800b07c <_strtod_l+0x534>
 800b072:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b076:	f7f5 fac7 	bl	8000608 <__aeabi_dmul>
 800b07a:	2301      	movs	r3, #1
 800b07c:	3601      	adds	r6, #1
 800b07e:	1064      	asrs	r4, r4, #1
 800b080:	3708      	adds	r7, #8
 800b082:	e7d0      	b.n	800b026 <_strtod_l+0x4de>
 800b084:	d0f0      	beq.n	800b068 <_strtod_l+0x520>
 800b086:	4264      	negs	r4, r4
 800b088:	f014 020f 	ands.w	r2, r4, #15
 800b08c:	d00a      	beq.n	800b0a4 <_strtod_l+0x55c>
 800b08e:	4b12      	ldr	r3, [pc, #72]	@ (800b0d8 <_strtod_l+0x590>)
 800b090:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b094:	4650      	mov	r0, sl
 800b096:	4659      	mov	r1, fp
 800b098:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b09c:	f7f5 fbde 	bl	800085c <__aeabi_ddiv>
 800b0a0:	4682      	mov	sl, r0
 800b0a2:	468b      	mov	fp, r1
 800b0a4:	1124      	asrs	r4, r4, #4
 800b0a6:	d0df      	beq.n	800b068 <_strtod_l+0x520>
 800b0a8:	2c1f      	cmp	r4, #31
 800b0aa:	dd1f      	ble.n	800b0ec <_strtod_l+0x5a4>
 800b0ac:	2400      	movs	r4, #0
 800b0ae:	46a0      	mov	r8, r4
 800b0b0:	940b      	str	r4, [sp, #44]	@ 0x2c
 800b0b2:	46a1      	mov	r9, r4
 800b0b4:	9a05      	ldr	r2, [sp, #20]
 800b0b6:	2322      	movs	r3, #34	@ 0x22
 800b0b8:	f04f 0a00 	mov.w	sl, #0
 800b0bc:	f04f 0b00 	mov.w	fp, #0
 800b0c0:	6013      	str	r3, [r2, #0]
 800b0c2:	e76b      	b.n	800af9c <_strtod_l+0x454>
 800b0c4:	0800c89d 	.word	0x0800c89d
 800b0c8:	0800cb68 	.word	0x0800cb68
 800b0cc:	0800c895 	.word	0x0800c895
 800b0d0:	0800c8cc 	.word	0x0800c8cc
 800b0d4:	0800ca05 	.word	0x0800ca05
 800b0d8:	0800caa0 	.word	0x0800caa0
 800b0dc:	0800ca78 	.word	0x0800ca78
 800b0e0:	7ff00000 	.word	0x7ff00000
 800b0e4:	7ca00000 	.word	0x7ca00000
 800b0e8:	7fefffff 	.word	0x7fefffff
 800b0ec:	f014 0310 	ands.w	r3, r4, #16
 800b0f0:	bf18      	it	ne
 800b0f2:	236a      	movne	r3, #106	@ 0x6a
 800b0f4:	4ea9      	ldr	r6, [pc, #676]	@ (800b39c <_strtod_l+0x854>)
 800b0f6:	9308      	str	r3, [sp, #32]
 800b0f8:	4650      	mov	r0, sl
 800b0fa:	4659      	mov	r1, fp
 800b0fc:	2300      	movs	r3, #0
 800b0fe:	07e7      	lsls	r7, r4, #31
 800b100:	d504      	bpl.n	800b10c <_strtod_l+0x5c4>
 800b102:	e9d6 2300 	ldrd	r2, r3, [r6]
 800b106:	f7f5 fa7f 	bl	8000608 <__aeabi_dmul>
 800b10a:	2301      	movs	r3, #1
 800b10c:	1064      	asrs	r4, r4, #1
 800b10e:	f106 0608 	add.w	r6, r6, #8
 800b112:	d1f4      	bne.n	800b0fe <_strtod_l+0x5b6>
 800b114:	b10b      	cbz	r3, 800b11a <_strtod_l+0x5d2>
 800b116:	4682      	mov	sl, r0
 800b118:	468b      	mov	fp, r1
 800b11a:	9b08      	ldr	r3, [sp, #32]
 800b11c:	b1b3      	cbz	r3, 800b14c <_strtod_l+0x604>
 800b11e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800b122:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800b126:	2b00      	cmp	r3, #0
 800b128:	4659      	mov	r1, fp
 800b12a:	dd0f      	ble.n	800b14c <_strtod_l+0x604>
 800b12c:	2b1f      	cmp	r3, #31
 800b12e:	dd56      	ble.n	800b1de <_strtod_l+0x696>
 800b130:	2b34      	cmp	r3, #52	@ 0x34
 800b132:	bfde      	ittt	le
 800b134:	f04f 33ff 	movle.w	r3, #4294967295
 800b138:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800b13c:	4093      	lslle	r3, r2
 800b13e:	f04f 0a00 	mov.w	sl, #0
 800b142:	bfcc      	ite	gt
 800b144:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800b148:	ea03 0b01 	andle.w	fp, r3, r1
 800b14c:	2200      	movs	r2, #0
 800b14e:	2300      	movs	r3, #0
 800b150:	4650      	mov	r0, sl
 800b152:	4659      	mov	r1, fp
 800b154:	f7f5 fcc0 	bl	8000ad8 <__aeabi_dcmpeq>
 800b158:	2800      	cmp	r0, #0
 800b15a:	d1a7      	bne.n	800b0ac <_strtod_l+0x564>
 800b15c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b15e:	9300      	str	r3, [sp, #0]
 800b160:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800b162:	9805      	ldr	r0, [sp, #20]
 800b164:	462b      	mov	r3, r5
 800b166:	464a      	mov	r2, r9
 800b168:	f7ff f8cc 	bl	800a304 <__s2b>
 800b16c:	900b      	str	r0, [sp, #44]	@ 0x2c
 800b16e:	2800      	cmp	r0, #0
 800b170:	f43f af09 	beq.w	800af86 <_strtod_l+0x43e>
 800b174:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b176:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b178:	2a00      	cmp	r2, #0
 800b17a:	eba3 0308 	sub.w	r3, r3, r8
 800b17e:	bfa8      	it	ge
 800b180:	2300      	movge	r3, #0
 800b182:	9312      	str	r3, [sp, #72]	@ 0x48
 800b184:	2400      	movs	r4, #0
 800b186:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800b18a:	9316      	str	r3, [sp, #88]	@ 0x58
 800b18c:	46a0      	mov	r8, r4
 800b18e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b190:	9805      	ldr	r0, [sp, #20]
 800b192:	6859      	ldr	r1, [r3, #4]
 800b194:	f7ff f80e 	bl	800a1b4 <_Balloc>
 800b198:	4681      	mov	r9, r0
 800b19a:	2800      	cmp	r0, #0
 800b19c:	f43f aef7 	beq.w	800af8e <_strtod_l+0x446>
 800b1a0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b1a2:	691a      	ldr	r2, [r3, #16]
 800b1a4:	3202      	adds	r2, #2
 800b1a6:	f103 010c 	add.w	r1, r3, #12
 800b1aa:	0092      	lsls	r2, r2, #2
 800b1ac:	300c      	adds	r0, #12
 800b1ae:	f7fe f94a 	bl	8009446 <memcpy>
 800b1b2:	ec4b ab10 	vmov	d0, sl, fp
 800b1b6:	9805      	ldr	r0, [sp, #20]
 800b1b8:	aa1c      	add	r2, sp, #112	@ 0x70
 800b1ba:	a91b      	add	r1, sp, #108	@ 0x6c
 800b1bc:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800b1c0:	f7ff fbd4 	bl	800a96c <__d2b>
 800b1c4:	901a      	str	r0, [sp, #104]	@ 0x68
 800b1c6:	2800      	cmp	r0, #0
 800b1c8:	f43f aee1 	beq.w	800af8e <_strtod_l+0x446>
 800b1cc:	9805      	ldr	r0, [sp, #20]
 800b1ce:	2101      	movs	r1, #1
 800b1d0:	f7ff f92e 	bl	800a430 <__i2b>
 800b1d4:	4680      	mov	r8, r0
 800b1d6:	b948      	cbnz	r0, 800b1ec <_strtod_l+0x6a4>
 800b1d8:	f04f 0800 	mov.w	r8, #0
 800b1dc:	e6d7      	b.n	800af8e <_strtod_l+0x446>
 800b1de:	f04f 32ff 	mov.w	r2, #4294967295
 800b1e2:	fa02 f303 	lsl.w	r3, r2, r3
 800b1e6:	ea03 0a0a 	and.w	sl, r3, sl
 800b1ea:	e7af      	b.n	800b14c <_strtod_l+0x604>
 800b1ec:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800b1ee:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800b1f0:	2d00      	cmp	r5, #0
 800b1f2:	bfab      	itete	ge
 800b1f4:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800b1f6:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800b1f8:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800b1fa:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800b1fc:	bfac      	ite	ge
 800b1fe:	18ef      	addge	r7, r5, r3
 800b200:	1b5e      	sublt	r6, r3, r5
 800b202:	9b08      	ldr	r3, [sp, #32]
 800b204:	1aed      	subs	r5, r5, r3
 800b206:	4415      	add	r5, r2
 800b208:	4b65      	ldr	r3, [pc, #404]	@ (800b3a0 <_strtod_l+0x858>)
 800b20a:	3d01      	subs	r5, #1
 800b20c:	429d      	cmp	r5, r3
 800b20e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800b212:	da50      	bge.n	800b2b6 <_strtod_l+0x76e>
 800b214:	1b5b      	subs	r3, r3, r5
 800b216:	2b1f      	cmp	r3, #31
 800b218:	eba2 0203 	sub.w	r2, r2, r3
 800b21c:	f04f 0101 	mov.w	r1, #1
 800b220:	dc3d      	bgt.n	800b29e <_strtod_l+0x756>
 800b222:	fa01 f303 	lsl.w	r3, r1, r3
 800b226:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b228:	2300      	movs	r3, #0
 800b22a:	9310      	str	r3, [sp, #64]	@ 0x40
 800b22c:	18bd      	adds	r5, r7, r2
 800b22e:	9b08      	ldr	r3, [sp, #32]
 800b230:	42af      	cmp	r7, r5
 800b232:	4416      	add	r6, r2
 800b234:	441e      	add	r6, r3
 800b236:	463b      	mov	r3, r7
 800b238:	bfa8      	it	ge
 800b23a:	462b      	movge	r3, r5
 800b23c:	42b3      	cmp	r3, r6
 800b23e:	bfa8      	it	ge
 800b240:	4633      	movge	r3, r6
 800b242:	2b00      	cmp	r3, #0
 800b244:	bfc2      	ittt	gt
 800b246:	1aed      	subgt	r5, r5, r3
 800b248:	1af6      	subgt	r6, r6, r3
 800b24a:	1aff      	subgt	r7, r7, r3
 800b24c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800b24e:	2b00      	cmp	r3, #0
 800b250:	dd16      	ble.n	800b280 <_strtod_l+0x738>
 800b252:	4641      	mov	r1, r8
 800b254:	9805      	ldr	r0, [sp, #20]
 800b256:	461a      	mov	r2, r3
 800b258:	f7ff f9a2 	bl	800a5a0 <__pow5mult>
 800b25c:	4680      	mov	r8, r0
 800b25e:	2800      	cmp	r0, #0
 800b260:	d0ba      	beq.n	800b1d8 <_strtod_l+0x690>
 800b262:	4601      	mov	r1, r0
 800b264:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800b266:	9805      	ldr	r0, [sp, #20]
 800b268:	f7ff f8f8 	bl	800a45c <__multiply>
 800b26c:	900a      	str	r0, [sp, #40]	@ 0x28
 800b26e:	2800      	cmp	r0, #0
 800b270:	f43f ae8d 	beq.w	800af8e <_strtod_l+0x446>
 800b274:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b276:	9805      	ldr	r0, [sp, #20]
 800b278:	f7fe ffdc 	bl	800a234 <_Bfree>
 800b27c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b27e:	931a      	str	r3, [sp, #104]	@ 0x68
 800b280:	2d00      	cmp	r5, #0
 800b282:	dc1d      	bgt.n	800b2c0 <_strtod_l+0x778>
 800b284:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b286:	2b00      	cmp	r3, #0
 800b288:	dd23      	ble.n	800b2d2 <_strtod_l+0x78a>
 800b28a:	4649      	mov	r1, r9
 800b28c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800b28e:	9805      	ldr	r0, [sp, #20]
 800b290:	f7ff f986 	bl	800a5a0 <__pow5mult>
 800b294:	4681      	mov	r9, r0
 800b296:	b9e0      	cbnz	r0, 800b2d2 <_strtod_l+0x78a>
 800b298:	f04f 0900 	mov.w	r9, #0
 800b29c:	e677      	b.n	800af8e <_strtod_l+0x446>
 800b29e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800b2a2:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800b2a6:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800b2aa:	35e2      	adds	r5, #226	@ 0xe2
 800b2ac:	fa01 f305 	lsl.w	r3, r1, r5
 800b2b0:	9310      	str	r3, [sp, #64]	@ 0x40
 800b2b2:	9113      	str	r1, [sp, #76]	@ 0x4c
 800b2b4:	e7ba      	b.n	800b22c <_strtod_l+0x6e4>
 800b2b6:	2300      	movs	r3, #0
 800b2b8:	9310      	str	r3, [sp, #64]	@ 0x40
 800b2ba:	2301      	movs	r3, #1
 800b2bc:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b2be:	e7b5      	b.n	800b22c <_strtod_l+0x6e4>
 800b2c0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b2c2:	9805      	ldr	r0, [sp, #20]
 800b2c4:	462a      	mov	r2, r5
 800b2c6:	f7ff f9c5 	bl	800a654 <__lshift>
 800b2ca:	901a      	str	r0, [sp, #104]	@ 0x68
 800b2cc:	2800      	cmp	r0, #0
 800b2ce:	d1d9      	bne.n	800b284 <_strtod_l+0x73c>
 800b2d0:	e65d      	b.n	800af8e <_strtod_l+0x446>
 800b2d2:	2e00      	cmp	r6, #0
 800b2d4:	dd07      	ble.n	800b2e6 <_strtod_l+0x79e>
 800b2d6:	4649      	mov	r1, r9
 800b2d8:	9805      	ldr	r0, [sp, #20]
 800b2da:	4632      	mov	r2, r6
 800b2dc:	f7ff f9ba 	bl	800a654 <__lshift>
 800b2e0:	4681      	mov	r9, r0
 800b2e2:	2800      	cmp	r0, #0
 800b2e4:	d0d8      	beq.n	800b298 <_strtod_l+0x750>
 800b2e6:	2f00      	cmp	r7, #0
 800b2e8:	dd08      	ble.n	800b2fc <_strtod_l+0x7b4>
 800b2ea:	4641      	mov	r1, r8
 800b2ec:	9805      	ldr	r0, [sp, #20]
 800b2ee:	463a      	mov	r2, r7
 800b2f0:	f7ff f9b0 	bl	800a654 <__lshift>
 800b2f4:	4680      	mov	r8, r0
 800b2f6:	2800      	cmp	r0, #0
 800b2f8:	f43f ae49 	beq.w	800af8e <_strtod_l+0x446>
 800b2fc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b2fe:	9805      	ldr	r0, [sp, #20]
 800b300:	464a      	mov	r2, r9
 800b302:	f7ff fa2f 	bl	800a764 <__mdiff>
 800b306:	4604      	mov	r4, r0
 800b308:	2800      	cmp	r0, #0
 800b30a:	f43f ae40 	beq.w	800af8e <_strtod_l+0x446>
 800b30e:	68c3      	ldr	r3, [r0, #12]
 800b310:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b312:	2300      	movs	r3, #0
 800b314:	60c3      	str	r3, [r0, #12]
 800b316:	4641      	mov	r1, r8
 800b318:	f7ff fa08 	bl	800a72c <__mcmp>
 800b31c:	2800      	cmp	r0, #0
 800b31e:	da45      	bge.n	800b3ac <_strtod_l+0x864>
 800b320:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b322:	ea53 030a 	orrs.w	r3, r3, sl
 800b326:	d16b      	bne.n	800b400 <_strtod_l+0x8b8>
 800b328:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b32c:	2b00      	cmp	r3, #0
 800b32e:	d167      	bne.n	800b400 <_strtod_l+0x8b8>
 800b330:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b334:	0d1b      	lsrs	r3, r3, #20
 800b336:	051b      	lsls	r3, r3, #20
 800b338:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800b33c:	d960      	bls.n	800b400 <_strtod_l+0x8b8>
 800b33e:	6963      	ldr	r3, [r4, #20]
 800b340:	b913      	cbnz	r3, 800b348 <_strtod_l+0x800>
 800b342:	6923      	ldr	r3, [r4, #16]
 800b344:	2b01      	cmp	r3, #1
 800b346:	dd5b      	ble.n	800b400 <_strtod_l+0x8b8>
 800b348:	4621      	mov	r1, r4
 800b34a:	2201      	movs	r2, #1
 800b34c:	9805      	ldr	r0, [sp, #20]
 800b34e:	f7ff f981 	bl	800a654 <__lshift>
 800b352:	4641      	mov	r1, r8
 800b354:	4604      	mov	r4, r0
 800b356:	f7ff f9e9 	bl	800a72c <__mcmp>
 800b35a:	2800      	cmp	r0, #0
 800b35c:	dd50      	ble.n	800b400 <_strtod_l+0x8b8>
 800b35e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b362:	9a08      	ldr	r2, [sp, #32]
 800b364:	0d1b      	lsrs	r3, r3, #20
 800b366:	051b      	lsls	r3, r3, #20
 800b368:	2a00      	cmp	r2, #0
 800b36a:	d06a      	beq.n	800b442 <_strtod_l+0x8fa>
 800b36c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800b370:	d867      	bhi.n	800b442 <_strtod_l+0x8fa>
 800b372:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800b376:	f67f ae9d 	bls.w	800b0b4 <_strtod_l+0x56c>
 800b37a:	4b0a      	ldr	r3, [pc, #40]	@ (800b3a4 <_strtod_l+0x85c>)
 800b37c:	4650      	mov	r0, sl
 800b37e:	4659      	mov	r1, fp
 800b380:	2200      	movs	r2, #0
 800b382:	f7f5 f941 	bl	8000608 <__aeabi_dmul>
 800b386:	4b08      	ldr	r3, [pc, #32]	@ (800b3a8 <_strtod_l+0x860>)
 800b388:	400b      	ands	r3, r1
 800b38a:	4682      	mov	sl, r0
 800b38c:	468b      	mov	fp, r1
 800b38e:	2b00      	cmp	r3, #0
 800b390:	f47f ae08 	bne.w	800afa4 <_strtod_l+0x45c>
 800b394:	9a05      	ldr	r2, [sp, #20]
 800b396:	2322      	movs	r3, #34	@ 0x22
 800b398:	6013      	str	r3, [r2, #0]
 800b39a:	e603      	b.n	800afa4 <_strtod_l+0x45c>
 800b39c:	0800cb90 	.word	0x0800cb90
 800b3a0:	fffffc02 	.word	0xfffffc02
 800b3a4:	39500000 	.word	0x39500000
 800b3a8:	7ff00000 	.word	0x7ff00000
 800b3ac:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800b3b0:	d165      	bne.n	800b47e <_strtod_l+0x936>
 800b3b2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800b3b4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b3b8:	b35a      	cbz	r2, 800b412 <_strtod_l+0x8ca>
 800b3ba:	4a9f      	ldr	r2, [pc, #636]	@ (800b638 <_strtod_l+0xaf0>)
 800b3bc:	4293      	cmp	r3, r2
 800b3be:	d12b      	bne.n	800b418 <_strtod_l+0x8d0>
 800b3c0:	9b08      	ldr	r3, [sp, #32]
 800b3c2:	4651      	mov	r1, sl
 800b3c4:	b303      	cbz	r3, 800b408 <_strtod_l+0x8c0>
 800b3c6:	4b9d      	ldr	r3, [pc, #628]	@ (800b63c <_strtod_l+0xaf4>)
 800b3c8:	465a      	mov	r2, fp
 800b3ca:	4013      	ands	r3, r2
 800b3cc:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800b3d0:	f04f 32ff 	mov.w	r2, #4294967295
 800b3d4:	d81b      	bhi.n	800b40e <_strtod_l+0x8c6>
 800b3d6:	0d1b      	lsrs	r3, r3, #20
 800b3d8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800b3dc:	fa02 f303 	lsl.w	r3, r2, r3
 800b3e0:	4299      	cmp	r1, r3
 800b3e2:	d119      	bne.n	800b418 <_strtod_l+0x8d0>
 800b3e4:	4b96      	ldr	r3, [pc, #600]	@ (800b640 <_strtod_l+0xaf8>)
 800b3e6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b3e8:	429a      	cmp	r2, r3
 800b3ea:	d102      	bne.n	800b3f2 <_strtod_l+0x8aa>
 800b3ec:	3101      	adds	r1, #1
 800b3ee:	f43f adce 	beq.w	800af8e <_strtod_l+0x446>
 800b3f2:	4b92      	ldr	r3, [pc, #584]	@ (800b63c <_strtod_l+0xaf4>)
 800b3f4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b3f6:	401a      	ands	r2, r3
 800b3f8:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800b3fc:	f04f 0a00 	mov.w	sl, #0
 800b400:	9b08      	ldr	r3, [sp, #32]
 800b402:	2b00      	cmp	r3, #0
 800b404:	d1b9      	bne.n	800b37a <_strtod_l+0x832>
 800b406:	e5cd      	b.n	800afa4 <_strtod_l+0x45c>
 800b408:	f04f 33ff 	mov.w	r3, #4294967295
 800b40c:	e7e8      	b.n	800b3e0 <_strtod_l+0x898>
 800b40e:	4613      	mov	r3, r2
 800b410:	e7e6      	b.n	800b3e0 <_strtod_l+0x898>
 800b412:	ea53 030a 	orrs.w	r3, r3, sl
 800b416:	d0a2      	beq.n	800b35e <_strtod_l+0x816>
 800b418:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b41a:	b1db      	cbz	r3, 800b454 <_strtod_l+0x90c>
 800b41c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b41e:	4213      	tst	r3, r2
 800b420:	d0ee      	beq.n	800b400 <_strtod_l+0x8b8>
 800b422:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b424:	9a08      	ldr	r2, [sp, #32]
 800b426:	4650      	mov	r0, sl
 800b428:	4659      	mov	r1, fp
 800b42a:	b1bb      	cbz	r3, 800b45c <_strtod_l+0x914>
 800b42c:	f7ff fb6c 	bl	800ab08 <sulp>
 800b430:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b434:	ec53 2b10 	vmov	r2, r3, d0
 800b438:	f7f4 ff30 	bl	800029c <__adddf3>
 800b43c:	4682      	mov	sl, r0
 800b43e:	468b      	mov	fp, r1
 800b440:	e7de      	b.n	800b400 <_strtod_l+0x8b8>
 800b442:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800b446:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800b44a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800b44e:	f04f 3aff 	mov.w	sl, #4294967295
 800b452:	e7d5      	b.n	800b400 <_strtod_l+0x8b8>
 800b454:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b456:	ea13 0f0a 	tst.w	r3, sl
 800b45a:	e7e1      	b.n	800b420 <_strtod_l+0x8d8>
 800b45c:	f7ff fb54 	bl	800ab08 <sulp>
 800b460:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b464:	ec53 2b10 	vmov	r2, r3, d0
 800b468:	f7f4 ff16 	bl	8000298 <__aeabi_dsub>
 800b46c:	2200      	movs	r2, #0
 800b46e:	2300      	movs	r3, #0
 800b470:	4682      	mov	sl, r0
 800b472:	468b      	mov	fp, r1
 800b474:	f7f5 fb30 	bl	8000ad8 <__aeabi_dcmpeq>
 800b478:	2800      	cmp	r0, #0
 800b47a:	d0c1      	beq.n	800b400 <_strtod_l+0x8b8>
 800b47c:	e61a      	b.n	800b0b4 <_strtod_l+0x56c>
 800b47e:	4641      	mov	r1, r8
 800b480:	4620      	mov	r0, r4
 800b482:	f7ff facb 	bl	800aa1c <__ratio>
 800b486:	ec57 6b10 	vmov	r6, r7, d0
 800b48a:	2200      	movs	r2, #0
 800b48c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800b490:	4630      	mov	r0, r6
 800b492:	4639      	mov	r1, r7
 800b494:	f7f5 fb34 	bl	8000b00 <__aeabi_dcmple>
 800b498:	2800      	cmp	r0, #0
 800b49a:	d06f      	beq.n	800b57c <_strtod_l+0xa34>
 800b49c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b49e:	2b00      	cmp	r3, #0
 800b4a0:	d17a      	bne.n	800b598 <_strtod_l+0xa50>
 800b4a2:	f1ba 0f00 	cmp.w	sl, #0
 800b4a6:	d158      	bne.n	800b55a <_strtod_l+0xa12>
 800b4a8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b4aa:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b4ae:	2b00      	cmp	r3, #0
 800b4b0:	d15a      	bne.n	800b568 <_strtod_l+0xa20>
 800b4b2:	4b64      	ldr	r3, [pc, #400]	@ (800b644 <_strtod_l+0xafc>)
 800b4b4:	2200      	movs	r2, #0
 800b4b6:	4630      	mov	r0, r6
 800b4b8:	4639      	mov	r1, r7
 800b4ba:	f7f5 fb17 	bl	8000aec <__aeabi_dcmplt>
 800b4be:	2800      	cmp	r0, #0
 800b4c0:	d159      	bne.n	800b576 <_strtod_l+0xa2e>
 800b4c2:	4630      	mov	r0, r6
 800b4c4:	4639      	mov	r1, r7
 800b4c6:	4b60      	ldr	r3, [pc, #384]	@ (800b648 <_strtod_l+0xb00>)
 800b4c8:	2200      	movs	r2, #0
 800b4ca:	f7f5 f89d 	bl	8000608 <__aeabi_dmul>
 800b4ce:	4606      	mov	r6, r0
 800b4d0:	460f      	mov	r7, r1
 800b4d2:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800b4d6:	9606      	str	r6, [sp, #24]
 800b4d8:	9307      	str	r3, [sp, #28]
 800b4da:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b4de:	4d57      	ldr	r5, [pc, #348]	@ (800b63c <_strtod_l+0xaf4>)
 800b4e0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800b4e4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b4e6:	401d      	ands	r5, r3
 800b4e8:	4b58      	ldr	r3, [pc, #352]	@ (800b64c <_strtod_l+0xb04>)
 800b4ea:	429d      	cmp	r5, r3
 800b4ec:	f040 80b2 	bne.w	800b654 <_strtod_l+0xb0c>
 800b4f0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b4f2:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800b4f6:	ec4b ab10 	vmov	d0, sl, fp
 800b4fa:	f7ff f9c7 	bl	800a88c <__ulp>
 800b4fe:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b502:	ec51 0b10 	vmov	r0, r1, d0
 800b506:	f7f5 f87f 	bl	8000608 <__aeabi_dmul>
 800b50a:	4652      	mov	r2, sl
 800b50c:	465b      	mov	r3, fp
 800b50e:	f7f4 fec5 	bl	800029c <__adddf3>
 800b512:	460b      	mov	r3, r1
 800b514:	4949      	ldr	r1, [pc, #292]	@ (800b63c <_strtod_l+0xaf4>)
 800b516:	4a4e      	ldr	r2, [pc, #312]	@ (800b650 <_strtod_l+0xb08>)
 800b518:	4019      	ands	r1, r3
 800b51a:	4291      	cmp	r1, r2
 800b51c:	4682      	mov	sl, r0
 800b51e:	d942      	bls.n	800b5a6 <_strtod_l+0xa5e>
 800b520:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b522:	4b47      	ldr	r3, [pc, #284]	@ (800b640 <_strtod_l+0xaf8>)
 800b524:	429a      	cmp	r2, r3
 800b526:	d103      	bne.n	800b530 <_strtod_l+0x9e8>
 800b528:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b52a:	3301      	adds	r3, #1
 800b52c:	f43f ad2f 	beq.w	800af8e <_strtod_l+0x446>
 800b530:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800b640 <_strtod_l+0xaf8>
 800b534:	f04f 3aff 	mov.w	sl, #4294967295
 800b538:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b53a:	9805      	ldr	r0, [sp, #20]
 800b53c:	f7fe fe7a 	bl	800a234 <_Bfree>
 800b540:	9805      	ldr	r0, [sp, #20]
 800b542:	4649      	mov	r1, r9
 800b544:	f7fe fe76 	bl	800a234 <_Bfree>
 800b548:	9805      	ldr	r0, [sp, #20]
 800b54a:	4641      	mov	r1, r8
 800b54c:	f7fe fe72 	bl	800a234 <_Bfree>
 800b550:	9805      	ldr	r0, [sp, #20]
 800b552:	4621      	mov	r1, r4
 800b554:	f7fe fe6e 	bl	800a234 <_Bfree>
 800b558:	e619      	b.n	800b18e <_strtod_l+0x646>
 800b55a:	f1ba 0f01 	cmp.w	sl, #1
 800b55e:	d103      	bne.n	800b568 <_strtod_l+0xa20>
 800b560:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b562:	2b00      	cmp	r3, #0
 800b564:	f43f ada6 	beq.w	800b0b4 <_strtod_l+0x56c>
 800b568:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800b618 <_strtod_l+0xad0>
 800b56c:	4f35      	ldr	r7, [pc, #212]	@ (800b644 <_strtod_l+0xafc>)
 800b56e:	ed8d 7b06 	vstr	d7, [sp, #24]
 800b572:	2600      	movs	r6, #0
 800b574:	e7b1      	b.n	800b4da <_strtod_l+0x992>
 800b576:	4f34      	ldr	r7, [pc, #208]	@ (800b648 <_strtod_l+0xb00>)
 800b578:	2600      	movs	r6, #0
 800b57a:	e7aa      	b.n	800b4d2 <_strtod_l+0x98a>
 800b57c:	4b32      	ldr	r3, [pc, #200]	@ (800b648 <_strtod_l+0xb00>)
 800b57e:	4630      	mov	r0, r6
 800b580:	4639      	mov	r1, r7
 800b582:	2200      	movs	r2, #0
 800b584:	f7f5 f840 	bl	8000608 <__aeabi_dmul>
 800b588:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b58a:	4606      	mov	r6, r0
 800b58c:	460f      	mov	r7, r1
 800b58e:	2b00      	cmp	r3, #0
 800b590:	d09f      	beq.n	800b4d2 <_strtod_l+0x98a>
 800b592:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800b596:	e7a0      	b.n	800b4da <_strtod_l+0x992>
 800b598:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800b620 <_strtod_l+0xad8>
 800b59c:	ed8d 7b06 	vstr	d7, [sp, #24]
 800b5a0:	ec57 6b17 	vmov	r6, r7, d7
 800b5a4:	e799      	b.n	800b4da <_strtod_l+0x992>
 800b5a6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800b5aa:	9b08      	ldr	r3, [sp, #32]
 800b5ac:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800b5b0:	2b00      	cmp	r3, #0
 800b5b2:	d1c1      	bne.n	800b538 <_strtod_l+0x9f0>
 800b5b4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b5b8:	0d1b      	lsrs	r3, r3, #20
 800b5ba:	051b      	lsls	r3, r3, #20
 800b5bc:	429d      	cmp	r5, r3
 800b5be:	d1bb      	bne.n	800b538 <_strtod_l+0x9f0>
 800b5c0:	4630      	mov	r0, r6
 800b5c2:	4639      	mov	r1, r7
 800b5c4:	f7f5 fb80 	bl	8000cc8 <__aeabi_d2lz>
 800b5c8:	f7f4 fff0 	bl	80005ac <__aeabi_l2d>
 800b5cc:	4602      	mov	r2, r0
 800b5ce:	460b      	mov	r3, r1
 800b5d0:	4630      	mov	r0, r6
 800b5d2:	4639      	mov	r1, r7
 800b5d4:	f7f4 fe60 	bl	8000298 <__aeabi_dsub>
 800b5d8:	460b      	mov	r3, r1
 800b5da:	4602      	mov	r2, r0
 800b5dc:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800b5e0:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800b5e4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b5e6:	ea46 060a 	orr.w	r6, r6, sl
 800b5ea:	431e      	orrs	r6, r3
 800b5ec:	d06f      	beq.n	800b6ce <_strtod_l+0xb86>
 800b5ee:	a30e      	add	r3, pc, #56	@ (adr r3, 800b628 <_strtod_l+0xae0>)
 800b5f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5f4:	f7f5 fa7a 	bl	8000aec <__aeabi_dcmplt>
 800b5f8:	2800      	cmp	r0, #0
 800b5fa:	f47f acd3 	bne.w	800afa4 <_strtod_l+0x45c>
 800b5fe:	a30c      	add	r3, pc, #48	@ (adr r3, 800b630 <_strtod_l+0xae8>)
 800b600:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b604:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b608:	f7f5 fa8e 	bl	8000b28 <__aeabi_dcmpgt>
 800b60c:	2800      	cmp	r0, #0
 800b60e:	d093      	beq.n	800b538 <_strtod_l+0x9f0>
 800b610:	e4c8      	b.n	800afa4 <_strtod_l+0x45c>
 800b612:	bf00      	nop
 800b614:	f3af 8000 	nop.w
 800b618:	00000000 	.word	0x00000000
 800b61c:	bff00000 	.word	0xbff00000
 800b620:	00000000 	.word	0x00000000
 800b624:	3ff00000 	.word	0x3ff00000
 800b628:	94a03595 	.word	0x94a03595
 800b62c:	3fdfffff 	.word	0x3fdfffff
 800b630:	35afe535 	.word	0x35afe535
 800b634:	3fe00000 	.word	0x3fe00000
 800b638:	000fffff 	.word	0x000fffff
 800b63c:	7ff00000 	.word	0x7ff00000
 800b640:	7fefffff 	.word	0x7fefffff
 800b644:	3ff00000 	.word	0x3ff00000
 800b648:	3fe00000 	.word	0x3fe00000
 800b64c:	7fe00000 	.word	0x7fe00000
 800b650:	7c9fffff 	.word	0x7c9fffff
 800b654:	9b08      	ldr	r3, [sp, #32]
 800b656:	b323      	cbz	r3, 800b6a2 <_strtod_l+0xb5a>
 800b658:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800b65c:	d821      	bhi.n	800b6a2 <_strtod_l+0xb5a>
 800b65e:	a328      	add	r3, pc, #160	@ (adr r3, 800b700 <_strtod_l+0xbb8>)
 800b660:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b664:	4630      	mov	r0, r6
 800b666:	4639      	mov	r1, r7
 800b668:	f7f5 fa4a 	bl	8000b00 <__aeabi_dcmple>
 800b66c:	b1a0      	cbz	r0, 800b698 <_strtod_l+0xb50>
 800b66e:	4639      	mov	r1, r7
 800b670:	4630      	mov	r0, r6
 800b672:	f7f5 faa1 	bl	8000bb8 <__aeabi_d2uiz>
 800b676:	2801      	cmp	r0, #1
 800b678:	bf38      	it	cc
 800b67a:	2001      	movcc	r0, #1
 800b67c:	f7f4 ff4a 	bl	8000514 <__aeabi_ui2d>
 800b680:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b682:	4606      	mov	r6, r0
 800b684:	460f      	mov	r7, r1
 800b686:	b9fb      	cbnz	r3, 800b6c8 <_strtod_l+0xb80>
 800b688:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800b68c:	9014      	str	r0, [sp, #80]	@ 0x50
 800b68e:	9315      	str	r3, [sp, #84]	@ 0x54
 800b690:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800b694:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800b698:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b69a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800b69e:	1b5b      	subs	r3, r3, r5
 800b6a0:	9311      	str	r3, [sp, #68]	@ 0x44
 800b6a2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800b6a6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800b6aa:	f7ff f8ef 	bl	800a88c <__ulp>
 800b6ae:	4650      	mov	r0, sl
 800b6b0:	ec53 2b10 	vmov	r2, r3, d0
 800b6b4:	4659      	mov	r1, fp
 800b6b6:	f7f4 ffa7 	bl	8000608 <__aeabi_dmul>
 800b6ba:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800b6be:	f7f4 fded 	bl	800029c <__adddf3>
 800b6c2:	4682      	mov	sl, r0
 800b6c4:	468b      	mov	fp, r1
 800b6c6:	e770      	b.n	800b5aa <_strtod_l+0xa62>
 800b6c8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800b6cc:	e7e0      	b.n	800b690 <_strtod_l+0xb48>
 800b6ce:	a30e      	add	r3, pc, #56	@ (adr r3, 800b708 <_strtod_l+0xbc0>)
 800b6d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6d4:	f7f5 fa0a 	bl	8000aec <__aeabi_dcmplt>
 800b6d8:	e798      	b.n	800b60c <_strtod_l+0xac4>
 800b6da:	2300      	movs	r3, #0
 800b6dc:	930e      	str	r3, [sp, #56]	@ 0x38
 800b6de:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800b6e0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b6e2:	6013      	str	r3, [r2, #0]
 800b6e4:	f7ff ba6d 	b.w	800abc2 <_strtod_l+0x7a>
 800b6e8:	2a65      	cmp	r2, #101	@ 0x65
 800b6ea:	f43f ab68 	beq.w	800adbe <_strtod_l+0x276>
 800b6ee:	2a45      	cmp	r2, #69	@ 0x45
 800b6f0:	f43f ab65 	beq.w	800adbe <_strtod_l+0x276>
 800b6f4:	2301      	movs	r3, #1
 800b6f6:	f7ff bba0 	b.w	800ae3a <_strtod_l+0x2f2>
 800b6fa:	bf00      	nop
 800b6fc:	f3af 8000 	nop.w
 800b700:	ffc00000 	.word	0xffc00000
 800b704:	41dfffff 	.word	0x41dfffff
 800b708:	94a03595 	.word	0x94a03595
 800b70c:	3fcfffff 	.word	0x3fcfffff

0800b710 <_strtod_r>:
 800b710:	4b01      	ldr	r3, [pc, #4]	@ (800b718 <_strtod_r+0x8>)
 800b712:	f7ff ba19 	b.w	800ab48 <_strtod_l>
 800b716:	bf00      	nop
 800b718:	20000078 	.word	0x20000078

0800b71c <_strtol_l.isra.0>:
 800b71c:	2b24      	cmp	r3, #36	@ 0x24
 800b71e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b722:	4686      	mov	lr, r0
 800b724:	4690      	mov	r8, r2
 800b726:	d801      	bhi.n	800b72c <_strtol_l.isra.0+0x10>
 800b728:	2b01      	cmp	r3, #1
 800b72a:	d106      	bne.n	800b73a <_strtol_l.isra.0+0x1e>
 800b72c:	f7fd fe5e 	bl	80093ec <__errno>
 800b730:	2316      	movs	r3, #22
 800b732:	6003      	str	r3, [r0, #0]
 800b734:	2000      	movs	r0, #0
 800b736:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b73a:	4834      	ldr	r0, [pc, #208]	@ (800b80c <_strtol_l.isra.0+0xf0>)
 800b73c:	460d      	mov	r5, r1
 800b73e:	462a      	mov	r2, r5
 800b740:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b744:	5d06      	ldrb	r6, [r0, r4]
 800b746:	f016 0608 	ands.w	r6, r6, #8
 800b74a:	d1f8      	bne.n	800b73e <_strtol_l.isra.0+0x22>
 800b74c:	2c2d      	cmp	r4, #45	@ 0x2d
 800b74e:	d110      	bne.n	800b772 <_strtol_l.isra.0+0x56>
 800b750:	782c      	ldrb	r4, [r5, #0]
 800b752:	2601      	movs	r6, #1
 800b754:	1c95      	adds	r5, r2, #2
 800b756:	f033 0210 	bics.w	r2, r3, #16
 800b75a:	d115      	bne.n	800b788 <_strtol_l.isra.0+0x6c>
 800b75c:	2c30      	cmp	r4, #48	@ 0x30
 800b75e:	d10d      	bne.n	800b77c <_strtol_l.isra.0+0x60>
 800b760:	782a      	ldrb	r2, [r5, #0]
 800b762:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800b766:	2a58      	cmp	r2, #88	@ 0x58
 800b768:	d108      	bne.n	800b77c <_strtol_l.isra.0+0x60>
 800b76a:	786c      	ldrb	r4, [r5, #1]
 800b76c:	3502      	adds	r5, #2
 800b76e:	2310      	movs	r3, #16
 800b770:	e00a      	b.n	800b788 <_strtol_l.isra.0+0x6c>
 800b772:	2c2b      	cmp	r4, #43	@ 0x2b
 800b774:	bf04      	itt	eq
 800b776:	782c      	ldrbeq	r4, [r5, #0]
 800b778:	1c95      	addeq	r5, r2, #2
 800b77a:	e7ec      	b.n	800b756 <_strtol_l.isra.0+0x3a>
 800b77c:	2b00      	cmp	r3, #0
 800b77e:	d1f6      	bne.n	800b76e <_strtol_l.isra.0+0x52>
 800b780:	2c30      	cmp	r4, #48	@ 0x30
 800b782:	bf14      	ite	ne
 800b784:	230a      	movne	r3, #10
 800b786:	2308      	moveq	r3, #8
 800b788:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800b78c:	f10c 3cff 	add.w	ip, ip, #4294967295
 800b790:	2200      	movs	r2, #0
 800b792:	fbbc f9f3 	udiv	r9, ip, r3
 800b796:	4610      	mov	r0, r2
 800b798:	fb03 ca19 	mls	sl, r3, r9, ip
 800b79c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800b7a0:	2f09      	cmp	r7, #9
 800b7a2:	d80f      	bhi.n	800b7c4 <_strtol_l.isra.0+0xa8>
 800b7a4:	463c      	mov	r4, r7
 800b7a6:	42a3      	cmp	r3, r4
 800b7a8:	dd1b      	ble.n	800b7e2 <_strtol_l.isra.0+0xc6>
 800b7aa:	1c57      	adds	r7, r2, #1
 800b7ac:	d007      	beq.n	800b7be <_strtol_l.isra.0+0xa2>
 800b7ae:	4581      	cmp	r9, r0
 800b7b0:	d314      	bcc.n	800b7dc <_strtol_l.isra.0+0xc0>
 800b7b2:	d101      	bne.n	800b7b8 <_strtol_l.isra.0+0x9c>
 800b7b4:	45a2      	cmp	sl, r4
 800b7b6:	db11      	blt.n	800b7dc <_strtol_l.isra.0+0xc0>
 800b7b8:	fb00 4003 	mla	r0, r0, r3, r4
 800b7bc:	2201      	movs	r2, #1
 800b7be:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b7c2:	e7eb      	b.n	800b79c <_strtol_l.isra.0+0x80>
 800b7c4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800b7c8:	2f19      	cmp	r7, #25
 800b7ca:	d801      	bhi.n	800b7d0 <_strtol_l.isra.0+0xb4>
 800b7cc:	3c37      	subs	r4, #55	@ 0x37
 800b7ce:	e7ea      	b.n	800b7a6 <_strtol_l.isra.0+0x8a>
 800b7d0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800b7d4:	2f19      	cmp	r7, #25
 800b7d6:	d804      	bhi.n	800b7e2 <_strtol_l.isra.0+0xc6>
 800b7d8:	3c57      	subs	r4, #87	@ 0x57
 800b7da:	e7e4      	b.n	800b7a6 <_strtol_l.isra.0+0x8a>
 800b7dc:	f04f 32ff 	mov.w	r2, #4294967295
 800b7e0:	e7ed      	b.n	800b7be <_strtol_l.isra.0+0xa2>
 800b7e2:	1c53      	adds	r3, r2, #1
 800b7e4:	d108      	bne.n	800b7f8 <_strtol_l.isra.0+0xdc>
 800b7e6:	2322      	movs	r3, #34	@ 0x22
 800b7e8:	f8ce 3000 	str.w	r3, [lr]
 800b7ec:	4660      	mov	r0, ip
 800b7ee:	f1b8 0f00 	cmp.w	r8, #0
 800b7f2:	d0a0      	beq.n	800b736 <_strtol_l.isra.0+0x1a>
 800b7f4:	1e69      	subs	r1, r5, #1
 800b7f6:	e006      	b.n	800b806 <_strtol_l.isra.0+0xea>
 800b7f8:	b106      	cbz	r6, 800b7fc <_strtol_l.isra.0+0xe0>
 800b7fa:	4240      	negs	r0, r0
 800b7fc:	f1b8 0f00 	cmp.w	r8, #0
 800b800:	d099      	beq.n	800b736 <_strtol_l.isra.0+0x1a>
 800b802:	2a00      	cmp	r2, #0
 800b804:	d1f6      	bne.n	800b7f4 <_strtol_l.isra.0+0xd8>
 800b806:	f8c8 1000 	str.w	r1, [r8]
 800b80a:	e794      	b.n	800b736 <_strtol_l.isra.0+0x1a>
 800b80c:	0800cbb9 	.word	0x0800cbb9

0800b810 <_strtol_r>:
 800b810:	f7ff bf84 	b.w	800b71c <_strtol_l.isra.0>

0800b814 <__ssputs_r>:
 800b814:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b818:	688e      	ldr	r6, [r1, #8]
 800b81a:	461f      	mov	r7, r3
 800b81c:	42be      	cmp	r6, r7
 800b81e:	680b      	ldr	r3, [r1, #0]
 800b820:	4682      	mov	sl, r0
 800b822:	460c      	mov	r4, r1
 800b824:	4690      	mov	r8, r2
 800b826:	d82d      	bhi.n	800b884 <__ssputs_r+0x70>
 800b828:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b82c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b830:	d026      	beq.n	800b880 <__ssputs_r+0x6c>
 800b832:	6965      	ldr	r5, [r4, #20]
 800b834:	6909      	ldr	r1, [r1, #16]
 800b836:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b83a:	eba3 0901 	sub.w	r9, r3, r1
 800b83e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b842:	1c7b      	adds	r3, r7, #1
 800b844:	444b      	add	r3, r9
 800b846:	106d      	asrs	r5, r5, #1
 800b848:	429d      	cmp	r5, r3
 800b84a:	bf38      	it	cc
 800b84c:	461d      	movcc	r5, r3
 800b84e:	0553      	lsls	r3, r2, #21
 800b850:	d527      	bpl.n	800b8a2 <__ssputs_r+0x8e>
 800b852:	4629      	mov	r1, r5
 800b854:	f7fc fcbc 	bl	80081d0 <_malloc_r>
 800b858:	4606      	mov	r6, r0
 800b85a:	b360      	cbz	r0, 800b8b6 <__ssputs_r+0xa2>
 800b85c:	6921      	ldr	r1, [r4, #16]
 800b85e:	464a      	mov	r2, r9
 800b860:	f7fd fdf1 	bl	8009446 <memcpy>
 800b864:	89a3      	ldrh	r3, [r4, #12]
 800b866:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b86a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b86e:	81a3      	strh	r3, [r4, #12]
 800b870:	6126      	str	r6, [r4, #16]
 800b872:	6165      	str	r5, [r4, #20]
 800b874:	444e      	add	r6, r9
 800b876:	eba5 0509 	sub.w	r5, r5, r9
 800b87a:	6026      	str	r6, [r4, #0]
 800b87c:	60a5      	str	r5, [r4, #8]
 800b87e:	463e      	mov	r6, r7
 800b880:	42be      	cmp	r6, r7
 800b882:	d900      	bls.n	800b886 <__ssputs_r+0x72>
 800b884:	463e      	mov	r6, r7
 800b886:	6820      	ldr	r0, [r4, #0]
 800b888:	4632      	mov	r2, r6
 800b88a:	4641      	mov	r1, r8
 800b88c:	f000 fb6a 	bl	800bf64 <memmove>
 800b890:	68a3      	ldr	r3, [r4, #8]
 800b892:	1b9b      	subs	r3, r3, r6
 800b894:	60a3      	str	r3, [r4, #8]
 800b896:	6823      	ldr	r3, [r4, #0]
 800b898:	4433      	add	r3, r6
 800b89a:	6023      	str	r3, [r4, #0]
 800b89c:	2000      	movs	r0, #0
 800b89e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b8a2:	462a      	mov	r2, r5
 800b8a4:	f000 ff1d 	bl	800c6e2 <_realloc_r>
 800b8a8:	4606      	mov	r6, r0
 800b8aa:	2800      	cmp	r0, #0
 800b8ac:	d1e0      	bne.n	800b870 <__ssputs_r+0x5c>
 800b8ae:	6921      	ldr	r1, [r4, #16]
 800b8b0:	4650      	mov	r0, sl
 800b8b2:	f7fe fc35 	bl	800a120 <_free_r>
 800b8b6:	230c      	movs	r3, #12
 800b8b8:	f8ca 3000 	str.w	r3, [sl]
 800b8bc:	89a3      	ldrh	r3, [r4, #12]
 800b8be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b8c2:	81a3      	strh	r3, [r4, #12]
 800b8c4:	f04f 30ff 	mov.w	r0, #4294967295
 800b8c8:	e7e9      	b.n	800b89e <__ssputs_r+0x8a>
	...

0800b8cc <_svfiprintf_r>:
 800b8cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b8d0:	4698      	mov	r8, r3
 800b8d2:	898b      	ldrh	r3, [r1, #12]
 800b8d4:	061b      	lsls	r3, r3, #24
 800b8d6:	b09d      	sub	sp, #116	@ 0x74
 800b8d8:	4607      	mov	r7, r0
 800b8da:	460d      	mov	r5, r1
 800b8dc:	4614      	mov	r4, r2
 800b8de:	d510      	bpl.n	800b902 <_svfiprintf_r+0x36>
 800b8e0:	690b      	ldr	r3, [r1, #16]
 800b8e2:	b973      	cbnz	r3, 800b902 <_svfiprintf_r+0x36>
 800b8e4:	2140      	movs	r1, #64	@ 0x40
 800b8e6:	f7fc fc73 	bl	80081d0 <_malloc_r>
 800b8ea:	6028      	str	r0, [r5, #0]
 800b8ec:	6128      	str	r0, [r5, #16]
 800b8ee:	b930      	cbnz	r0, 800b8fe <_svfiprintf_r+0x32>
 800b8f0:	230c      	movs	r3, #12
 800b8f2:	603b      	str	r3, [r7, #0]
 800b8f4:	f04f 30ff 	mov.w	r0, #4294967295
 800b8f8:	b01d      	add	sp, #116	@ 0x74
 800b8fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b8fe:	2340      	movs	r3, #64	@ 0x40
 800b900:	616b      	str	r3, [r5, #20]
 800b902:	2300      	movs	r3, #0
 800b904:	9309      	str	r3, [sp, #36]	@ 0x24
 800b906:	2320      	movs	r3, #32
 800b908:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b90c:	f8cd 800c 	str.w	r8, [sp, #12]
 800b910:	2330      	movs	r3, #48	@ 0x30
 800b912:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800bab0 <_svfiprintf_r+0x1e4>
 800b916:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b91a:	f04f 0901 	mov.w	r9, #1
 800b91e:	4623      	mov	r3, r4
 800b920:	469a      	mov	sl, r3
 800b922:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b926:	b10a      	cbz	r2, 800b92c <_svfiprintf_r+0x60>
 800b928:	2a25      	cmp	r2, #37	@ 0x25
 800b92a:	d1f9      	bne.n	800b920 <_svfiprintf_r+0x54>
 800b92c:	ebba 0b04 	subs.w	fp, sl, r4
 800b930:	d00b      	beq.n	800b94a <_svfiprintf_r+0x7e>
 800b932:	465b      	mov	r3, fp
 800b934:	4622      	mov	r2, r4
 800b936:	4629      	mov	r1, r5
 800b938:	4638      	mov	r0, r7
 800b93a:	f7ff ff6b 	bl	800b814 <__ssputs_r>
 800b93e:	3001      	adds	r0, #1
 800b940:	f000 80a7 	beq.w	800ba92 <_svfiprintf_r+0x1c6>
 800b944:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b946:	445a      	add	r2, fp
 800b948:	9209      	str	r2, [sp, #36]	@ 0x24
 800b94a:	f89a 3000 	ldrb.w	r3, [sl]
 800b94e:	2b00      	cmp	r3, #0
 800b950:	f000 809f 	beq.w	800ba92 <_svfiprintf_r+0x1c6>
 800b954:	2300      	movs	r3, #0
 800b956:	f04f 32ff 	mov.w	r2, #4294967295
 800b95a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b95e:	f10a 0a01 	add.w	sl, sl, #1
 800b962:	9304      	str	r3, [sp, #16]
 800b964:	9307      	str	r3, [sp, #28]
 800b966:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b96a:	931a      	str	r3, [sp, #104]	@ 0x68
 800b96c:	4654      	mov	r4, sl
 800b96e:	2205      	movs	r2, #5
 800b970:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b974:	484e      	ldr	r0, [pc, #312]	@ (800bab0 <_svfiprintf_r+0x1e4>)
 800b976:	f7f4 fc33 	bl	80001e0 <memchr>
 800b97a:	9a04      	ldr	r2, [sp, #16]
 800b97c:	b9d8      	cbnz	r0, 800b9b6 <_svfiprintf_r+0xea>
 800b97e:	06d0      	lsls	r0, r2, #27
 800b980:	bf44      	itt	mi
 800b982:	2320      	movmi	r3, #32
 800b984:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b988:	0711      	lsls	r1, r2, #28
 800b98a:	bf44      	itt	mi
 800b98c:	232b      	movmi	r3, #43	@ 0x2b
 800b98e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b992:	f89a 3000 	ldrb.w	r3, [sl]
 800b996:	2b2a      	cmp	r3, #42	@ 0x2a
 800b998:	d015      	beq.n	800b9c6 <_svfiprintf_r+0xfa>
 800b99a:	9a07      	ldr	r2, [sp, #28]
 800b99c:	4654      	mov	r4, sl
 800b99e:	2000      	movs	r0, #0
 800b9a0:	f04f 0c0a 	mov.w	ip, #10
 800b9a4:	4621      	mov	r1, r4
 800b9a6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b9aa:	3b30      	subs	r3, #48	@ 0x30
 800b9ac:	2b09      	cmp	r3, #9
 800b9ae:	d94b      	bls.n	800ba48 <_svfiprintf_r+0x17c>
 800b9b0:	b1b0      	cbz	r0, 800b9e0 <_svfiprintf_r+0x114>
 800b9b2:	9207      	str	r2, [sp, #28]
 800b9b4:	e014      	b.n	800b9e0 <_svfiprintf_r+0x114>
 800b9b6:	eba0 0308 	sub.w	r3, r0, r8
 800b9ba:	fa09 f303 	lsl.w	r3, r9, r3
 800b9be:	4313      	orrs	r3, r2
 800b9c0:	9304      	str	r3, [sp, #16]
 800b9c2:	46a2      	mov	sl, r4
 800b9c4:	e7d2      	b.n	800b96c <_svfiprintf_r+0xa0>
 800b9c6:	9b03      	ldr	r3, [sp, #12]
 800b9c8:	1d19      	adds	r1, r3, #4
 800b9ca:	681b      	ldr	r3, [r3, #0]
 800b9cc:	9103      	str	r1, [sp, #12]
 800b9ce:	2b00      	cmp	r3, #0
 800b9d0:	bfbb      	ittet	lt
 800b9d2:	425b      	neglt	r3, r3
 800b9d4:	f042 0202 	orrlt.w	r2, r2, #2
 800b9d8:	9307      	strge	r3, [sp, #28]
 800b9da:	9307      	strlt	r3, [sp, #28]
 800b9dc:	bfb8      	it	lt
 800b9de:	9204      	strlt	r2, [sp, #16]
 800b9e0:	7823      	ldrb	r3, [r4, #0]
 800b9e2:	2b2e      	cmp	r3, #46	@ 0x2e
 800b9e4:	d10a      	bne.n	800b9fc <_svfiprintf_r+0x130>
 800b9e6:	7863      	ldrb	r3, [r4, #1]
 800b9e8:	2b2a      	cmp	r3, #42	@ 0x2a
 800b9ea:	d132      	bne.n	800ba52 <_svfiprintf_r+0x186>
 800b9ec:	9b03      	ldr	r3, [sp, #12]
 800b9ee:	1d1a      	adds	r2, r3, #4
 800b9f0:	681b      	ldr	r3, [r3, #0]
 800b9f2:	9203      	str	r2, [sp, #12]
 800b9f4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b9f8:	3402      	adds	r4, #2
 800b9fa:	9305      	str	r3, [sp, #20]
 800b9fc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800bac0 <_svfiprintf_r+0x1f4>
 800ba00:	7821      	ldrb	r1, [r4, #0]
 800ba02:	2203      	movs	r2, #3
 800ba04:	4650      	mov	r0, sl
 800ba06:	f7f4 fbeb 	bl	80001e0 <memchr>
 800ba0a:	b138      	cbz	r0, 800ba1c <_svfiprintf_r+0x150>
 800ba0c:	9b04      	ldr	r3, [sp, #16]
 800ba0e:	eba0 000a 	sub.w	r0, r0, sl
 800ba12:	2240      	movs	r2, #64	@ 0x40
 800ba14:	4082      	lsls	r2, r0
 800ba16:	4313      	orrs	r3, r2
 800ba18:	3401      	adds	r4, #1
 800ba1a:	9304      	str	r3, [sp, #16]
 800ba1c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ba20:	4824      	ldr	r0, [pc, #144]	@ (800bab4 <_svfiprintf_r+0x1e8>)
 800ba22:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ba26:	2206      	movs	r2, #6
 800ba28:	f7f4 fbda 	bl	80001e0 <memchr>
 800ba2c:	2800      	cmp	r0, #0
 800ba2e:	d036      	beq.n	800ba9e <_svfiprintf_r+0x1d2>
 800ba30:	4b21      	ldr	r3, [pc, #132]	@ (800bab8 <_svfiprintf_r+0x1ec>)
 800ba32:	bb1b      	cbnz	r3, 800ba7c <_svfiprintf_r+0x1b0>
 800ba34:	9b03      	ldr	r3, [sp, #12]
 800ba36:	3307      	adds	r3, #7
 800ba38:	f023 0307 	bic.w	r3, r3, #7
 800ba3c:	3308      	adds	r3, #8
 800ba3e:	9303      	str	r3, [sp, #12]
 800ba40:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ba42:	4433      	add	r3, r6
 800ba44:	9309      	str	r3, [sp, #36]	@ 0x24
 800ba46:	e76a      	b.n	800b91e <_svfiprintf_r+0x52>
 800ba48:	fb0c 3202 	mla	r2, ip, r2, r3
 800ba4c:	460c      	mov	r4, r1
 800ba4e:	2001      	movs	r0, #1
 800ba50:	e7a8      	b.n	800b9a4 <_svfiprintf_r+0xd8>
 800ba52:	2300      	movs	r3, #0
 800ba54:	3401      	adds	r4, #1
 800ba56:	9305      	str	r3, [sp, #20]
 800ba58:	4619      	mov	r1, r3
 800ba5a:	f04f 0c0a 	mov.w	ip, #10
 800ba5e:	4620      	mov	r0, r4
 800ba60:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ba64:	3a30      	subs	r2, #48	@ 0x30
 800ba66:	2a09      	cmp	r2, #9
 800ba68:	d903      	bls.n	800ba72 <_svfiprintf_r+0x1a6>
 800ba6a:	2b00      	cmp	r3, #0
 800ba6c:	d0c6      	beq.n	800b9fc <_svfiprintf_r+0x130>
 800ba6e:	9105      	str	r1, [sp, #20]
 800ba70:	e7c4      	b.n	800b9fc <_svfiprintf_r+0x130>
 800ba72:	fb0c 2101 	mla	r1, ip, r1, r2
 800ba76:	4604      	mov	r4, r0
 800ba78:	2301      	movs	r3, #1
 800ba7a:	e7f0      	b.n	800ba5e <_svfiprintf_r+0x192>
 800ba7c:	ab03      	add	r3, sp, #12
 800ba7e:	9300      	str	r3, [sp, #0]
 800ba80:	462a      	mov	r2, r5
 800ba82:	4b0e      	ldr	r3, [pc, #56]	@ (800babc <_svfiprintf_r+0x1f0>)
 800ba84:	a904      	add	r1, sp, #16
 800ba86:	4638      	mov	r0, r7
 800ba88:	f7fc fcce 	bl	8008428 <_printf_float>
 800ba8c:	1c42      	adds	r2, r0, #1
 800ba8e:	4606      	mov	r6, r0
 800ba90:	d1d6      	bne.n	800ba40 <_svfiprintf_r+0x174>
 800ba92:	89ab      	ldrh	r3, [r5, #12]
 800ba94:	065b      	lsls	r3, r3, #25
 800ba96:	f53f af2d 	bmi.w	800b8f4 <_svfiprintf_r+0x28>
 800ba9a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ba9c:	e72c      	b.n	800b8f8 <_svfiprintf_r+0x2c>
 800ba9e:	ab03      	add	r3, sp, #12
 800baa0:	9300      	str	r3, [sp, #0]
 800baa2:	462a      	mov	r2, r5
 800baa4:	4b05      	ldr	r3, [pc, #20]	@ (800babc <_svfiprintf_r+0x1f0>)
 800baa6:	a904      	add	r1, sp, #16
 800baa8:	4638      	mov	r0, r7
 800baaa:	f7fc ff55 	bl	8008958 <_printf_i>
 800baae:	e7ed      	b.n	800ba8c <_svfiprintf_r+0x1c0>
 800bab0:	0800c9b1 	.word	0x0800c9b1
 800bab4:	0800c9bb 	.word	0x0800c9bb
 800bab8:	08008429 	.word	0x08008429
 800babc:	0800b815 	.word	0x0800b815
 800bac0:	0800c9b7 	.word	0x0800c9b7

0800bac4 <__sfputc_r>:
 800bac4:	6893      	ldr	r3, [r2, #8]
 800bac6:	3b01      	subs	r3, #1
 800bac8:	2b00      	cmp	r3, #0
 800baca:	b410      	push	{r4}
 800bacc:	6093      	str	r3, [r2, #8]
 800bace:	da08      	bge.n	800bae2 <__sfputc_r+0x1e>
 800bad0:	6994      	ldr	r4, [r2, #24]
 800bad2:	42a3      	cmp	r3, r4
 800bad4:	db01      	blt.n	800bada <__sfputc_r+0x16>
 800bad6:	290a      	cmp	r1, #10
 800bad8:	d103      	bne.n	800bae2 <__sfputc_r+0x1e>
 800bada:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bade:	f7fd bb8e 	b.w	80091fe <__swbuf_r>
 800bae2:	6813      	ldr	r3, [r2, #0]
 800bae4:	1c58      	adds	r0, r3, #1
 800bae6:	6010      	str	r0, [r2, #0]
 800bae8:	7019      	strb	r1, [r3, #0]
 800baea:	4608      	mov	r0, r1
 800baec:	f85d 4b04 	ldr.w	r4, [sp], #4
 800baf0:	4770      	bx	lr

0800baf2 <__sfputs_r>:
 800baf2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800baf4:	4606      	mov	r6, r0
 800baf6:	460f      	mov	r7, r1
 800baf8:	4614      	mov	r4, r2
 800bafa:	18d5      	adds	r5, r2, r3
 800bafc:	42ac      	cmp	r4, r5
 800bafe:	d101      	bne.n	800bb04 <__sfputs_r+0x12>
 800bb00:	2000      	movs	r0, #0
 800bb02:	e007      	b.n	800bb14 <__sfputs_r+0x22>
 800bb04:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bb08:	463a      	mov	r2, r7
 800bb0a:	4630      	mov	r0, r6
 800bb0c:	f7ff ffda 	bl	800bac4 <__sfputc_r>
 800bb10:	1c43      	adds	r3, r0, #1
 800bb12:	d1f3      	bne.n	800bafc <__sfputs_r+0xa>
 800bb14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800bb18 <_vfiprintf_r>:
 800bb18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb1c:	460d      	mov	r5, r1
 800bb1e:	b09d      	sub	sp, #116	@ 0x74
 800bb20:	4614      	mov	r4, r2
 800bb22:	4698      	mov	r8, r3
 800bb24:	4606      	mov	r6, r0
 800bb26:	b118      	cbz	r0, 800bb30 <_vfiprintf_r+0x18>
 800bb28:	6a03      	ldr	r3, [r0, #32]
 800bb2a:	b90b      	cbnz	r3, 800bb30 <_vfiprintf_r+0x18>
 800bb2c:	f7fd facc 	bl	80090c8 <__sinit>
 800bb30:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bb32:	07d9      	lsls	r1, r3, #31
 800bb34:	d405      	bmi.n	800bb42 <_vfiprintf_r+0x2a>
 800bb36:	89ab      	ldrh	r3, [r5, #12]
 800bb38:	059a      	lsls	r2, r3, #22
 800bb3a:	d402      	bmi.n	800bb42 <_vfiprintf_r+0x2a>
 800bb3c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bb3e:	f7fd fc80 	bl	8009442 <__retarget_lock_acquire_recursive>
 800bb42:	89ab      	ldrh	r3, [r5, #12]
 800bb44:	071b      	lsls	r3, r3, #28
 800bb46:	d501      	bpl.n	800bb4c <_vfiprintf_r+0x34>
 800bb48:	692b      	ldr	r3, [r5, #16]
 800bb4a:	b99b      	cbnz	r3, 800bb74 <_vfiprintf_r+0x5c>
 800bb4c:	4629      	mov	r1, r5
 800bb4e:	4630      	mov	r0, r6
 800bb50:	f7fd fb94 	bl	800927c <__swsetup_r>
 800bb54:	b170      	cbz	r0, 800bb74 <_vfiprintf_r+0x5c>
 800bb56:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bb58:	07dc      	lsls	r4, r3, #31
 800bb5a:	d504      	bpl.n	800bb66 <_vfiprintf_r+0x4e>
 800bb5c:	f04f 30ff 	mov.w	r0, #4294967295
 800bb60:	b01d      	add	sp, #116	@ 0x74
 800bb62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb66:	89ab      	ldrh	r3, [r5, #12]
 800bb68:	0598      	lsls	r0, r3, #22
 800bb6a:	d4f7      	bmi.n	800bb5c <_vfiprintf_r+0x44>
 800bb6c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bb6e:	f7fd fc69 	bl	8009444 <__retarget_lock_release_recursive>
 800bb72:	e7f3      	b.n	800bb5c <_vfiprintf_r+0x44>
 800bb74:	2300      	movs	r3, #0
 800bb76:	9309      	str	r3, [sp, #36]	@ 0x24
 800bb78:	2320      	movs	r3, #32
 800bb7a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800bb7e:	f8cd 800c 	str.w	r8, [sp, #12]
 800bb82:	2330      	movs	r3, #48	@ 0x30
 800bb84:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800bd34 <_vfiprintf_r+0x21c>
 800bb88:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800bb8c:	f04f 0901 	mov.w	r9, #1
 800bb90:	4623      	mov	r3, r4
 800bb92:	469a      	mov	sl, r3
 800bb94:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bb98:	b10a      	cbz	r2, 800bb9e <_vfiprintf_r+0x86>
 800bb9a:	2a25      	cmp	r2, #37	@ 0x25
 800bb9c:	d1f9      	bne.n	800bb92 <_vfiprintf_r+0x7a>
 800bb9e:	ebba 0b04 	subs.w	fp, sl, r4
 800bba2:	d00b      	beq.n	800bbbc <_vfiprintf_r+0xa4>
 800bba4:	465b      	mov	r3, fp
 800bba6:	4622      	mov	r2, r4
 800bba8:	4629      	mov	r1, r5
 800bbaa:	4630      	mov	r0, r6
 800bbac:	f7ff ffa1 	bl	800baf2 <__sfputs_r>
 800bbb0:	3001      	adds	r0, #1
 800bbb2:	f000 80a7 	beq.w	800bd04 <_vfiprintf_r+0x1ec>
 800bbb6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bbb8:	445a      	add	r2, fp
 800bbba:	9209      	str	r2, [sp, #36]	@ 0x24
 800bbbc:	f89a 3000 	ldrb.w	r3, [sl]
 800bbc0:	2b00      	cmp	r3, #0
 800bbc2:	f000 809f 	beq.w	800bd04 <_vfiprintf_r+0x1ec>
 800bbc6:	2300      	movs	r3, #0
 800bbc8:	f04f 32ff 	mov.w	r2, #4294967295
 800bbcc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bbd0:	f10a 0a01 	add.w	sl, sl, #1
 800bbd4:	9304      	str	r3, [sp, #16]
 800bbd6:	9307      	str	r3, [sp, #28]
 800bbd8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800bbdc:	931a      	str	r3, [sp, #104]	@ 0x68
 800bbde:	4654      	mov	r4, sl
 800bbe0:	2205      	movs	r2, #5
 800bbe2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bbe6:	4853      	ldr	r0, [pc, #332]	@ (800bd34 <_vfiprintf_r+0x21c>)
 800bbe8:	f7f4 fafa 	bl	80001e0 <memchr>
 800bbec:	9a04      	ldr	r2, [sp, #16]
 800bbee:	b9d8      	cbnz	r0, 800bc28 <_vfiprintf_r+0x110>
 800bbf0:	06d1      	lsls	r1, r2, #27
 800bbf2:	bf44      	itt	mi
 800bbf4:	2320      	movmi	r3, #32
 800bbf6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bbfa:	0713      	lsls	r3, r2, #28
 800bbfc:	bf44      	itt	mi
 800bbfe:	232b      	movmi	r3, #43	@ 0x2b
 800bc00:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bc04:	f89a 3000 	ldrb.w	r3, [sl]
 800bc08:	2b2a      	cmp	r3, #42	@ 0x2a
 800bc0a:	d015      	beq.n	800bc38 <_vfiprintf_r+0x120>
 800bc0c:	9a07      	ldr	r2, [sp, #28]
 800bc0e:	4654      	mov	r4, sl
 800bc10:	2000      	movs	r0, #0
 800bc12:	f04f 0c0a 	mov.w	ip, #10
 800bc16:	4621      	mov	r1, r4
 800bc18:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bc1c:	3b30      	subs	r3, #48	@ 0x30
 800bc1e:	2b09      	cmp	r3, #9
 800bc20:	d94b      	bls.n	800bcba <_vfiprintf_r+0x1a2>
 800bc22:	b1b0      	cbz	r0, 800bc52 <_vfiprintf_r+0x13a>
 800bc24:	9207      	str	r2, [sp, #28]
 800bc26:	e014      	b.n	800bc52 <_vfiprintf_r+0x13a>
 800bc28:	eba0 0308 	sub.w	r3, r0, r8
 800bc2c:	fa09 f303 	lsl.w	r3, r9, r3
 800bc30:	4313      	orrs	r3, r2
 800bc32:	9304      	str	r3, [sp, #16]
 800bc34:	46a2      	mov	sl, r4
 800bc36:	e7d2      	b.n	800bbde <_vfiprintf_r+0xc6>
 800bc38:	9b03      	ldr	r3, [sp, #12]
 800bc3a:	1d19      	adds	r1, r3, #4
 800bc3c:	681b      	ldr	r3, [r3, #0]
 800bc3e:	9103      	str	r1, [sp, #12]
 800bc40:	2b00      	cmp	r3, #0
 800bc42:	bfbb      	ittet	lt
 800bc44:	425b      	neglt	r3, r3
 800bc46:	f042 0202 	orrlt.w	r2, r2, #2
 800bc4a:	9307      	strge	r3, [sp, #28]
 800bc4c:	9307      	strlt	r3, [sp, #28]
 800bc4e:	bfb8      	it	lt
 800bc50:	9204      	strlt	r2, [sp, #16]
 800bc52:	7823      	ldrb	r3, [r4, #0]
 800bc54:	2b2e      	cmp	r3, #46	@ 0x2e
 800bc56:	d10a      	bne.n	800bc6e <_vfiprintf_r+0x156>
 800bc58:	7863      	ldrb	r3, [r4, #1]
 800bc5a:	2b2a      	cmp	r3, #42	@ 0x2a
 800bc5c:	d132      	bne.n	800bcc4 <_vfiprintf_r+0x1ac>
 800bc5e:	9b03      	ldr	r3, [sp, #12]
 800bc60:	1d1a      	adds	r2, r3, #4
 800bc62:	681b      	ldr	r3, [r3, #0]
 800bc64:	9203      	str	r2, [sp, #12]
 800bc66:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800bc6a:	3402      	adds	r4, #2
 800bc6c:	9305      	str	r3, [sp, #20]
 800bc6e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800bd44 <_vfiprintf_r+0x22c>
 800bc72:	7821      	ldrb	r1, [r4, #0]
 800bc74:	2203      	movs	r2, #3
 800bc76:	4650      	mov	r0, sl
 800bc78:	f7f4 fab2 	bl	80001e0 <memchr>
 800bc7c:	b138      	cbz	r0, 800bc8e <_vfiprintf_r+0x176>
 800bc7e:	9b04      	ldr	r3, [sp, #16]
 800bc80:	eba0 000a 	sub.w	r0, r0, sl
 800bc84:	2240      	movs	r2, #64	@ 0x40
 800bc86:	4082      	lsls	r2, r0
 800bc88:	4313      	orrs	r3, r2
 800bc8a:	3401      	adds	r4, #1
 800bc8c:	9304      	str	r3, [sp, #16]
 800bc8e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bc92:	4829      	ldr	r0, [pc, #164]	@ (800bd38 <_vfiprintf_r+0x220>)
 800bc94:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800bc98:	2206      	movs	r2, #6
 800bc9a:	f7f4 faa1 	bl	80001e0 <memchr>
 800bc9e:	2800      	cmp	r0, #0
 800bca0:	d03f      	beq.n	800bd22 <_vfiprintf_r+0x20a>
 800bca2:	4b26      	ldr	r3, [pc, #152]	@ (800bd3c <_vfiprintf_r+0x224>)
 800bca4:	bb1b      	cbnz	r3, 800bcee <_vfiprintf_r+0x1d6>
 800bca6:	9b03      	ldr	r3, [sp, #12]
 800bca8:	3307      	adds	r3, #7
 800bcaa:	f023 0307 	bic.w	r3, r3, #7
 800bcae:	3308      	adds	r3, #8
 800bcb0:	9303      	str	r3, [sp, #12]
 800bcb2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bcb4:	443b      	add	r3, r7
 800bcb6:	9309      	str	r3, [sp, #36]	@ 0x24
 800bcb8:	e76a      	b.n	800bb90 <_vfiprintf_r+0x78>
 800bcba:	fb0c 3202 	mla	r2, ip, r2, r3
 800bcbe:	460c      	mov	r4, r1
 800bcc0:	2001      	movs	r0, #1
 800bcc2:	e7a8      	b.n	800bc16 <_vfiprintf_r+0xfe>
 800bcc4:	2300      	movs	r3, #0
 800bcc6:	3401      	adds	r4, #1
 800bcc8:	9305      	str	r3, [sp, #20]
 800bcca:	4619      	mov	r1, r3
 800bccc:	f04f 0c0a 	mov.w	ip, #10
 800bcd0:	4620      	mov	r0, r4
 800bcd2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bcd6:	3a30      	subs	r2, #48	@ 0x30
 800bcd8:	2a09      	cmp	r2, #9
 800bcda:	d903      	bls.n	800bce4 <_vfiprintf_r+0x1cc>
 800bcdc:	2b00      	cmp	r3, #0
 800bcde:	d0c6      	beq.n	800bc6e <_vfiprintf_r+0x156>
 800bce0:	9105      	str	r1, [sp, #20]
 800bce2:	e7c4      	b.n	800bc6e <_vfiprintf_r+0x156>
 800bce4:	fb0c 2101 	mla	r1, ip, r1, r2
 800bce8:	4604      	mov	r4, r0
 800bcea:	2301      	movs	r3, #1
 800bcec:	e7f0      	b.n	800bcd0 <_vfiprintf_r+0x1b8>
 800bcee:	ab03      	add	r3, sp, #12
 800bcf0:	9300      	str	r3, [sp, #0]
 800bcf2:	462a      	mov	r2, r5
 800bcf4:	4b12      	ldr	r3, [pc, #72]	@ (800bd40 <_vfiprintf_r+0x228>)
 800bcf6:	a904      	add	r1, sp, #16
 800bcf8:	4630      	mov	r0, r6
 800bcfa:	f7fc fb95 	bl	8008428 <_printf_float>
 800bcfe:	4607      	mov	r7, r0
 800bd00:	1c78      	adds	r0, r7, #1
 800bd02:	d1d6      	bne.n	800bcb2 <_vfiprintf_r+0x19a>
 800bd04:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bd06:	07d9      	lsls	r1, r3, #31
 800bd08:	d405      	bmi.n	800bd16 <_vfiprintf_r+0x1fe>
 800bd0a:	89ab      	ldrh	r3, [r5, #12]
 800bd0c:	059a      	lsls	r2, r3, #22
 800bd0e:	d402      	bmi.n	800bd16 <_vfiprintf_r+0x1fe>
 800bd10:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bd12:	f7fd fb97 	bl	8009444 <__retarget_lock_release_recursive>
 800bd16:	89ab      	ldrh	r3, [r5, #12]
 800bd18:	065b      	lsls	r3, r3, #25
 800bd1a:	f53f af1f 	bmi.w	800bb5c <_vfiprintf_r+0x44>
 800bd1e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bd20:	e71e      	b.n	800bb60 <_vfiprintf_r+0x48>
 800bd22:	ab03      	add	r3, sp, #12
 800bd24:	9300      	str	r3, [sp, #0]
 800bd26:	462a      	mov	r2, r5
 800bd28:	4b05      	ldr	r3, [pc, #20]	@ (800bd40 <_vfiprintf_r+0x228>)
 800bd2a:	a904      	add	r1, sp, #16
 800bd2c:	4630      	mov	r0, r6
 800bd2e:	f7fc fe13 	bl	8008958 <_printf_i>
 800bd32:	e7e4      	b.n	800bcfe <_vfiprintf_r+0x1e6>
 800bd34:	0800c9b1 	.word	0x0800c9b1
 800bd38:	0800c9bb 	.word	0x0800c9bb
 800bd3c:	08008429 	.word	0x08008429
 800bd40:	0800baf3 	.word	0x0800baf3
 800bd44:	0800c9b7 	.word	0x0800c9b7

0800bd48 <__sflush_r>:
 800bd48:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800bd4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bd50:	0716      	lsls	r6, r2, #28
 800bd52:	4605      	mov	r5, r0
 800bd54:	460c      	mov	r4, r1
 800bd56:	d454      	bmi.n	800be02 <__sflush_r+0xba>
 800bd58:	684b      	ldr	r3, [r1, #4]
 800bd5a:	2b00      	cmp	r3, #0
 800bd5c:	dc02      	bgt.n	800bd64 <__sflush_r+0x1c>
 800bd5e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800bd60:	2b00      	cmp	r3, #0
 800bd62:	dd48      	ble.n	800bdf6 <__sflush_r+0xae>
 800bd64:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bd66:	2e00      	cmp	r6, #0
 800bd68:	d045      	beq.n	800bdf6 <__sflush_r+0xae>
 800bd6a:	2300      	movs	r3, #0
 800bd6c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800bd70:	682f      	ldr	r7, [r5, #0]
 800bd72:	6a21      	ldr	r1, [r4, #32]
 800bd74:	602b      	str	r3, [r5, #0]
 800bd76:	d030      	beq.n	800bdda <__sflush_r+0x92>
 800bd78:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800bd7a:	89a3      	ldrh	r3, [r4, #12]
 800bd7c:	0759      	lsls	r1, r3, #29
 800bd7e:	d505      	bpl.n	800bd8c <__sflush_r+0x44>
 800bd80:	6863      	ldr	r3, [r4, #4]
 800bd82:	1ad2      	subs	r2, r2, r3
 800bd84:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800bd86:	b10b      	cbz	r3, 800bd8c <__sflush_r+0x44>
 800bd88:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800bd8a:	1ad2      	subs	r2, r2, r3
 800bd8c:	2300      	movs	r3, #0
 800bd8e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bd90:	6a21      	ldr	r1, [r4, #32]
 800bd92:	4628      	mov	r0, r5
 800bd94:	47b0      	blx	r6
 800bd96:	1c43      	adds	r3, r0, #1
 800bd98:	89a3      	ldrh	r3, [r4, #12]
 800bd9a:	d106      	bne.n	800bdaa <__sflush_r+0x62>
 800bd9c:	6829      	ldr	r1, [r5, #0]
 800bd9e:	291d      	cmp	r1, #29
 800bda0:	d82b      	bhi.n	800bdfa <__sflush_r+0xb2>
 800bda2:	4a2a      	ldr	r2, [pc, #168]	@ (800be4c <__sflush_r+0x104>)
 800bda4:	40ca      	lsrs	r2, r1
 800bda6:	07d6      	lsls	r6, r2, #31
 800bda8:	d527      	bpl.n	800bdfa <__sflush_r+0xb2>
 800bdaa:	2200      	movs	r2, #0
 800bdac:	6062      	str	r2, [r4, #4]
 800bdae:	04d9      	lsls	r1, r3, #19
 800bdb0:	6922      	ldr	r2, [r4, #16]
 800bdb2:	6022      	str	r2, [r4, #0]
 800bdb4:	d504      	bpl.n	800bdc0 <__sflush_r+0x78>
 800bdb6:	1c42      	adds	r2, r0, #1
 800bdb8:	d101      	bne.n	800bdbe <__sflush_r+0x76>
 800bdba:	682b      	ldr	r3, [r5, #0]
 800bdbc:	b903      	cbnz	r3, 800bdc0 <__sflush_r+0x78>
 800bdbe:	6560      	str	r0, [r4, #84]	@ 0x54
 800bdc0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bdc2:	602f      	str	r7, [r5, #0]
 800bdc4:	b1b9      	cbz	r1, 800bdf6 <__sflush_r+0xae>
 800bdc6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bdca:	4299      	cmp	r1, r3
 800bdcc:	d002      	beq.n	800bdd4 <__sflush_r+0x8c>
 800bdce:	4628      	mov	r0, r5
 800bdd0:	f7fe f9a6 	bl	800a120 <_free_r>
 800bdd4:	2300      	movs	r3, #0
 800bdd6:	6363      	str	r3, [r4, #52]	@ 0x34
 800bdd8:	e00d      	b.n	800bdf6 <__sflush_r+0xae>
 800bdda:	2301      	movs	r3, #1
 800bddc:	4628      	mov	r0, r5
 800bdde:	47b0      	blx	r6
 800bde0:	4602      	mov	r2, r0
 800bde2:	1c50      	adds	r0, r2, #1
 800bde4:	d1c9      	bne.n	800bd7a <__sflush_r+0x32>
 800bde6:	682b      	ldr	r3, [r5, #0]
 800bde8:	2b00      	cmp	r3, #0
 800bdea:	d0c6      	beq.n	800bd7a <__sflush_r+0x32>
 800bdec:	2b1d      	cmp	r3, #29
 800bdee:	d001      	beq.n	800bdf4 <__sflush_r+0xac>
 800bdf0:	2b16      	cmp	r3, #22
 800bdf2:	d11e      	bne.n	800be32 <__sflush_r+0xea>
 800bdf4:	602f      	str	r7, [r5, #0]
 800bdf6:	2000      	movs	r0, #0
 800bdf8:	e022      	b.n	800be40 <__sflush_r+0xf8>
 800bdfa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bdfe:	b21b      	sxth	r3, r3
 800be00:	e01b      	b.n	800be3a <__sflush_r+0xf2>
 800be02:	690f      	ldr	r7, [r1, #16]
 800be04:	2f00      	cmp	r7, #0
 800be06:	d0f6      	beq.n	800bdf6 <__sflush_r+0xae>
 800be08:	0793      	lsls	r3, r2, #30
 800be0a:	680e      	ldr	r6, [r1, #0]
 800be0c:	bf08      	it	eq
 800be0e:	694b      	ldreq	r3, [r1, #20]
 800be10:	600f      	str	r7, [r1, #0]
 800be12:	bf18      	it	ne
 800be14:	2300      	movne	r3, #0
 800be16:	eba6 0807 	sub.w	r8, r6, r7
 800be1a:	608b      	str	r3, [r1, #8]
 800be1c:	f1b8 0f00 	cmp.w	r8, #0
 800be20:	dde9      	ble.n	800bdf6 <__sflush_r+0xae>
 800be22:	6a21      	ldr	r1, [r4, #32]
 800be24:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800be26:	4643      	mov	r3, r8
 800be28:	463a      	mov	r2, r7
 800be2a:	4628      	mov	r0, r5
 800be2c:	47b0      	blx	r6
 800be2e:	2800      	cmp	r0, #0
 800be30:	dc08      	bgt.n	800be44 <__sflush_r+0xfc>
 800be32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800be36:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800be3a:	81a3      	strh	r3, [r4, #12]
 800be3c:	f04f 30ff 	mov.w	r0, #4294967295
 800be40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800be44:	4407      	add	r7, r0
 800be46:	eba8 0800 	sub.w	r8, r8, r0
 800be4a:	e7e7      	b.n	800be1c <__sflush_r+0xd4>
 800be4c:	20400001 	.word	0x20400001

0800be50 <_fflush_r>:
 800be50:	b538      	push	{r3, r4, r5, lr}
 800be52:	690b      	ldr	r3, [r1, #16]
 800be54:	4605      	mov	r5, r0
 800be56:	460c      	mov	r4, r1
 800be58:	b913      	cbnz	r3, 800be60 <_fflush_r+0x10>
 800be5a:	2500      	movs	r5, #0
 800be5c:	4628      	mov	r0, r5
 800be5e:	bd38      	pop	{r3, r4, r5, pc}
 800be60:	b118      	cbz	r0, 800be6a <_fflush_r+0x1a>
 800be62:	6a03      	ldr	r3, [r0, #32]
 800be64:	b90b      	cbnz	r3, 800be6a <_fflush_r+0x1a>
 800be66:	f7fd f92f 	bl	80090c8 <__sinit>
 800be6a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800be6e:	2b00      	cmp	r3, #0
 800be70:	d0f3      	beq.n	800be5a <_fflush_r+0xa>
 800be72:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800be74:	07d0      	lsls	r0, r2, #31
 800be76:	d404      	bmi.n	800be82 <_fflush_r+0x32>
 800be78:	0599      	lsls	r1, r3, #22
 800be7a:	d402      	bmi.n	800be82 <_fflush_r+0x32>
 800be7c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800be7e:	f7fd fae0 	bl	8009442 <__retarget_lock_acquire_recursive>
 800be82:	4628      	mov	r0, r5
 800be84:	4621      	mov	r1, r4
 800be86:	f7ff ff5f 	bl	800bd48 <__sflush_r>
 800be8a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800be8c:	07da      	lsls	r2, r3, #31
 800be8e:	4605      	mov	r5, r0
 800be90:	d4e4      	bmi.n	800be5c <_fflush_r+0xc>
 800be92:	89a3      	ldrh	r3, [r4, #12]
 800be94:	059b      	lsls	r3, r3, #22
 800be96:	d4e1      	bmi.n	800be5c <_fflush_r+0xc>
 800be98:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800be9a:	f7fd fad3 	bl	8009444 <__retarget_lock_release_recursive>
 800be9e:	e7dd      	b.n	800be5c <_fflush_r+0xc>

0800bea0 <__swhatbuf_r>:
 800bea0:	b570      	push	{r4, r5, r6, lr}
 800bea2:	460c      	mov	r4, r1
 800bea4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bea8:	2900      	cmp	r1, #0
 800beaa:	b096      	sub	sp, #88	@ 0x58
 800beac:	4615      	mov	r5, r2
 800beae:	461e      	mov	r6, r3
 800beb0:	da0d      	bge.n	800bece <__swhatbuf_r+0x2e>
 800beb2:	89a3      	ldrh	r3, [r4, #12]
 800beb4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800beb8:	f04f 0100 	mov.w	r1, #0
 800bebc:	bf14      	ite	ne
 800bebe:	2340      	movne	r3, #64	@ 0x40
 800bec0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800bec4:	2000      	movs	r0, #0
 800bec6:	6031      	str	r1, [r6, #0]
 800bec8:	602b      	str	r3, [r5, #0]
 800beca:	b016      	add	sp, #88	@ 0x58
 800becc:	bd70      	pop	{r4, r5, r6, pc}
 800bece:	466a      	mov	r2, sp
 800bed0:	f000 f874 	bl	800bfbc <_fstat_r>
 800bed4:	2800      	cmp	r0, #0
 800bed6:	dbec      	blt.n	800beb2 <__swhatbuf_r+0x12>
 800bed8:	9901      	ldr	r1, [sp, #4]
 800beda:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800bede:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800bee2:	4259      	negs	r1, r3
 800bee4:	4159      	adcs	r1, r3
 800bee6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800beea:	e7eb      	b.n	800bec4 <__swhatbuf_r+0x24>

0800beec <__smakebuf_r>:
 800beec:	898b      	ldrh	r3, [r1, #12]
 800beee:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bef0:	079d      	lsls	r5, r3, #30
 800bef2:	4606      	mov	r6, r0
 800bef4:	460c      	mov	r4, r1
 800bef6:	d507      	bpl.n	800bf08 <__smakebuf_r+0x1c>
 800bef8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800befc:	6023      	str	r3, [r4, #0]
 800befe:	6123      	str	r3, [r4, #16]
 800bf00:	2301      	movs	r3, #1
 800bf02:	6163      	str	r3, [r4, #20]
 800bf04:	b003      	add	sp, #12
 800bf06:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bf08:	ab01      	add	r3, sp, #4
 800bf0a:	466a      	mov	r2, sp
 800bf0c:	f7ff ffc8 	bl	800bea0 <__swhatbuf_r>
 800bf10:	9f00      	ldr	r7, [sp, #0]
 800bf12:	4605      	mov	r5, r0
 800bf14:	4639      	mov	r1, r7
 800bf16:	4630      	mov	r0, r6
 800bf18:	f7fc f95a 	bl	80081d0 <_malloc_r>
 800bf1c:	b948      	cbnz	r0, 800bf32 <__smakebuf_r+0x46>
 800bf1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bf22:	059a      	lsls	r2, r3, #22
 800bf24:	d4ee      	bmi.n	800bf04 <__smakebuf_r+0x18>
 800bf26:	f023 0303 	bic.w	r3, r3, #3
 800bf2a:	f043 0302 	orr.w	r3, r3, #2
 800bf2e:	81a3      	strh	r3, [r4, #12]
 800bf30:	e7e2      	b.n	800bef8 <__smakebuf_r+0xc>
 800bf32:	89a3      	ldrh	r3, [r4, #12]
 800bf34:	6020      	str	r0, [r4, #0]
 800bf36:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bf3a:	81a3      	strh	r3, [r4, #12]
 800bf3c:	9b01      	ldr	r3, [sp, #4]
 800bf3e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800bf42:	b15b      	cbz	r3, 800bf5c <__smakebuf_r+0x70>
 800bf44:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bf48:	4630      	mov	r0, r6
 800bf4a:	f000 f849 	bl	800bfe0 <_isatty_r>
 800bf4e:	b128      	cbz	r0, 800bf5c <__smakebuf_r+0x70>
 800bf50:	89a3      	ldrh	r3, [r4, #12]
 800bf52:	f023 0303 	bic.w	r3, r3, #3
 800bf56:	f043 0301 	orr.w	r3, r3, #1
 800bf5a:	81a3      	strh	r3, [r4, #12]
 800bf5c:	89a3      	ldrh	r3, [r4, #12]
 800bf5e:	431d      	orrs	r5, r3
 800bf60:	81a5      	strh	r5, [r4, #12]
 800bf62:	e7cf      	b.n	800bf04 <__smakebuf_r+0x18>

0800bf64 <memmove>:
 800bf64:	4288      	cmp	r0, r1
 800bf66:	b510      	push	{r4, lr}
 800bf68:	eb01 0402 	add.w	r4, r1, r2
 800bf6c:	d902      	bls.n	800bf74 <memmove+0x10>
 800bf6e:	4284      	cmp	r4, r0
 800bf70:	4623      	mov	r3, r4
 800bf72:	d807      	bhi.n	800bf84 <memmove+0x20>
 800bf74:	1e43      	subs	r3, r0, #1
 800bf76:	42a1      	cmp	r1, r4
 800bf78:	d008      	beq.n	800bf8c <memmove+0x28>
 800bf7a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bf7e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800bf82:	e7f8      	b.n	800bf76 <memmove+0x12>
 800bf84:	4402      	add	r2, r0
 800bf86:	4601      	mov	r1, r0
 800bf88:	428a      	cmp	r2, r1
 800bf8a:	d100      	bne.n	800bf8e <memmove+0x2a>
 800bf8c:	bd10      	pop	{r4, pc}
 800bf8e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800bf92:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800bf96:	e7f7      	b.n	800bf88 <memmove+0x24>

0800bf98 <strncmp>:
 800bf98:	b510      	push	{r4, lr}
 800bf9a:	b16a      	cbz	r2, 800bfb8 <strncmp+0x20>
 800bf9c:	3901      	subs	r1, #1
 800bf9e:	1884      	adds	r4, r0, r2
 800bfa0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bfa4:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800bfa8:	429a      	cmp	r2, r3
 800bfaa:	d103      	bne.n	800bfb4 <strncmp+0x1c>
 800bfac:	42a0      	cmp	r0, r4
 800bfae:	d001      	beq.n	800bfb4 <strncmp+0x1c>
 800bfb0:	2a00      	cmp	r2, #0
 800bfb2:	d1f5      	bne.n	800bfa0 <strncmp+0x8>
 800bfb4:	1ad0      	subs	r0, r2, r3
 800bfb6:	bd10      	pop	{r4, pc}
 800bfb8:	4610      	mov	r0, r2
 800bfba:	e7fc      	b.n	800bfb6 <strncmp+0x1e>

0800bfbc <_fstat_r>:
 800bfbc:	b538      	push	{r3, r4, r5, lr}
 800bfbe:	4d07      	ldr	r5, [pc, #28]	@ (800bfdc <_fstat_r+0x20>)
 800bfc0:	2300      	movs	r3, #0
 800bfc2:	4604      	mov	r4, r0
 800bfc4:	4608      	mov	r0, r1
 800bfc6:	4611      	mov	r1, r2
 800bfc8:	602b      	str	r3, [r5, #0]
 800bfca:	f7f6 f9bf 	bl	800234c <_fstat>
 800bfce:	1c43      	adds	r3, r0, #1
 800bfd0:	d102      	bne.n	800bfd8 <_fstat_r+0x1c>
 800bfd2:	682b      	ldr	r3, [r5, #0]
 800bfd4:	b103      	cbz	r3, 800bfd8 <_fstat_r+0x1c>
 800bfd6:	6023      	str	r3, [r4, #0]
 800bfd8:	bd38      	pop	{r3, r4, r5, pc}
 800bfda:	bf00      	nop
 800bfdc:	20000778 	.word	0x20000778

0800bfe0 <_isatty_r>:
 800bfe0:	b538      	push	{r3, r4, r5, lr}
 800bfe2:	4d06      	ldr	r5, [pc, #24]	@ (800bffc <_isatty_r+0x1c>)
 800bfe4:	2300      	movs	r3, #0
 800bfe6:	4604      	mov	r4, r0
 800bfe8:	4608      	mov	r0, r1
 800bfea:	602b      	str	r3, [r5, #0]
 800bfec:	f7f6 f9be 	bl	800236c <_isatty>
 800bff0:	1c43      	adds	r3, r0, #1
 800bff2:	d102      	bne.n	800bffa <_isatty_r+0x1a>
 800bff4:	682b      	ldr	r3, [r5, #0]
 800bff6:	b103      	cbz	r3, 800bffa <_isatty_r+0x1a>
 800bff8:	6023      	str	r3, [r4, #0]
 800bffa:	bd38      	pop	{r3, r4, r5, pc}
 800bffc:	20000778 	.word	0x20000778

0800c000 <nan>:
 800c000:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800c008 <nan+0x8>
 800c004:	4770      	bx	lr
 800c006:	bf00      	nop
 800c008:	00000000 	.word	0x00000000
 800c00c:	7ff80000 	.word	0x7ff80000

0800c010 <__assert_func>:
 800c010:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c012:	4614      	mov	r4, r2
 800c014:	461a      	mov	r2, r3
 800c016:	4b09      	ldr	r3, [pc, #36]	@ (800c03c <__assert_func+0x2c>)
 800c018:	681b      	ldr	r3, [r3, #0]
 800c01a:	4605      	mov	r5, r0
 800c01c:	68d8      	ldr	r0, [r3, #12]
 800c01e:	b14c      	cbz	r4, 800c034 <__assert_func+0x24>
 800c020:	4b07      	ldr	r3, [pc, #28]	@ (800c040 <__assert_func+0x30>)
 800c022:	9100      	str	r1, [sp, #0]
 800c024:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c028:	4906      	ldr	r1, [pc, #24]	@ (800c044 <__assert_func+0x34>)
 800c02a:	462b      	mov	r3, r5
 800c02c:	f000 fb94 	bl	800c758 <fiprintf>
 800c030:	f000 fba4 	bl	800c77c <abort>
 800c034:	4b04      	ldr	r3, [pc, #16]	@ (800c048 <__assert_func+0x38>)
 800c036:	461c      	mov	r4, r3
 800c038:	e7f3      	b.n	800c022 <__assert_func+0x12>
 800c03a:	bf00      	nop
 800c03c:	20000028 	.word	0x20000028
 800c040:	0800c9ca 	.word	0x0800c9ca
 800c044:	0800c9d7 	.word	0x0800c9d7
 800c048:	0800ca05 	.word	0x0800ca05

0800c04c <rshift>:
 800c04c:	6903      	ldr	r3, [r0, #16]
 800c04e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800c052:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c056:	ea4f 1261 	mov.w	r2, r1, asr #5
 800c05a:	f100 0414 	add.w	r4, r0, #20
 800c05e:	dd45      	ble.n	800c0ec <rshift+0xa0>
 800c060:	f011 011f 	ands.w	r1, r1, #31
 800c064:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800c068:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800c06c:	d10c      	bne.n	800c088 <rshift+0x3c>
 800c06e:	f100 0710 	add.w	r7, r0, #16
 800c072:	4629      	mov	r1, r5
 800c074:	42b1      	cmp	r1, r6
 800c076:	d334      	bcc.n	800c0e2 <rshift+0x96>
 800c078:	1a9b      	subs	r3, r3, r2
 800c07a:	009b      	lsls	r3, r3, #2
 800c07c:	1eea      	subs	r2, r5, #3
 800c07e:	4296      	cmp	r6, r2
 800c080:	bf38      	it	cc
 800c082:	2300      	movcc	r3, #0
 800c084:	4423      	add	r3, r4
 800c086:	e015      	b.n	800c0b4 <rshift+0x68>
 800c088:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800c08c:	f1c1 0820 	rsb	r8, r1, #32
 800c090:	40cf      	lsrs	r7, r1
 800c092:	f105 0e04 	add.w	lr, r5, #4
 800c096:	46a1      	mov	r9, r4
 800c098:	4576      	cmp	r6, lr
 800c09a:	46f4      	mov	ip, lr
 800c09c:	d815      	bhi.n	800c0ca <rshift+0x7e>
 800c09e:	1a9a      	subs	r2, r3, r2
 800c0a0:	0092      	lsls	r2, r2, #2
 800c0a2:	3a04      	subs	r2, #4
 800c0a4:	3501      	adds	r5, #1
 800c0a6:	42ae      	cmp	r6, r5
 800c0a8:	bf38      	it	cc
 800c0aa:	2200      	movcc	r2, #0
 800c0ac:	18a3      	adds	r3, r4, r2
 800c0ae:	50a7      	str	r7, [r4, r2]
 800c0b0:	b107      	cbz	r7, 800c0b4 <rshift+0x68>
 800c0b2:	3304      	adds	r3, #4
 800c0b4:	1b1a      	subs	r2, r3, r4
 800c0b6:	42a3      	cmp	r3, r4
 800c0b8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800c0bc:	bf08      	it	eq
 800c0be:	2300      	moveq	r3, #0
 800c0c0:	6102      	str	r2, [r0, #16]
 800c0c2:	bf08      	it	eq
 800c0c4:	6143      	streq	r3, [r0, #20]
 800c0c6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c0ca:	f8dc c000 	ldr.w	ip, [ip]
 800c0ce:	fa0c fc08 	lsl.w	ip, ip, r8
 800c0d2:	ea4c 0707 	orr.w	r7, ip, r7
 800c0d6:	f849 7b04 	str.w	r7, [r9], #4
 800c0da:	f85e 7b04 	ldr.w	r7, [lr], #4
 800c0de:	40cf      	lsrs	r7, r1
 800c0e0:	e7da      	b.n	800c098 <rshift+0x4c>
 800c0e2:	f851 cb04 	ldr.w	ip, [r1], #4
 800c0e6:	f847 cf04 	str.w	ip, [r7, #4]!
 800c0ea:	e7c3      	b.n	800c074 <rshift+0x28>
 800c0ec:	4623      	mov	r3, r4
 800c0ee:	e7e1      	b.n	800c0b4 <rshift+0x68>

0800c0f0 <__hexdig_fun>:
 800c0f0:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800c0f4:	2b09      	cmp	r3, #9
 800c0f6:	d802      	bhi.n	800c0fe <__hexdig_fun+0xe>
 800c0f8:	3820      	subs	r0, #32
 800c0fa:	b2c0      	uxtb	r0, r0
 800c0fc:	4770      	bx	lr
 800c0fe:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800c102:	2b05      	cmp	r3, #5
 800c104:	d801      	bhi.n	800c10a <__hexdig_fun+0x1a>
 800c106:	3847      	subs	r0, #71	@ 0x47
 800c108:	e7f7      	b.n	800c0fa <__hexdig_fun+0xa>
 800c10a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800c10e:	2b05      	cmp	r3, #5
 800c110:	d801      	bhi.n	800c116 <__hexdig_fun+0x26>
 800c112:	3827      	subs	r0, #39	@ 0x27
 800c114:	e7f1      	b.n	800c0fa <__hexdig_fun+0xa>
 800c116:	2000      	movs	r0, #0
 800c118:	4770      	bx	lr
	...

0800c11c <__gethex>:
 800c11c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c120:	b085      	sub	sp, #20
 800c122:	468a      	mov	sl, r1
 800c124:	9302      	str	r3, [sp, #8]
 800c126:	680b      	ldr	r3, [r1, #0]
 800c128:	9001      	str	r0, [sp, #4]
 800c12a:	4690      	mov	r8, r2
 800c12c:	1c9c      	adds	r4, r3, #2
 800c12e:	46a1      	mov	r9, r4
 800c130:	f814 0b01 	ldrb.w	r0, [r4], #1
 800c134:	2830      	cmp	r0, #48	@ 0x30
 800c136:	d0fa      	beq.n	800c12e <__gethex+0x12>
 800c138:	eba9 0303 	sub.w	r3, r9, r3
 800c13c:	f1a3 0b02 	sub.w	fp, r3, #2
 800c140:	f7ff ffd6 	bl	800c0f0 <__hexdig_fun>
 800c144:	4605      	mov	r5, r0
 800c146:	2800      	cmp	r0, #0
 800c148:	d168      	bne.n	800c21c <__gethex+0x100>
 800c14a:	49a0      	ldr	r1, [pc, #640]	@ (800c3cc <__gethex+0x2b0>)
 800c14c:	2201      	movs	r2, #1
 800c14e:	4648      	mov	r0, r9
 800c150:	f7ff ff22 	bl	800bf98 <strncmp>
 800c154:	4607      	mov	r7, r0
 800c156:	2800      	cmp	r0, #0
 800c158:	d167      	bne.n	800c22a <__gethex+0x10e>
 800c15a:	f899 0001 	ldrb.w	r0, [r9, #1]
 800c15e:	4626      	mov	r6, r4
 800c160:	f7ff ffc6 	bl	800c0f0 <__hexdig_fun>
 800c164:	2800      	cmp	r0, #0
 800c166:	d062      	beq.n	800c22e <__gethex+0x112>
 800c168:	4623      	mov	r3, r4
 800c16a:	7818      	ldrb	r0, [r3, #0]
 800c16c:	2830      	cmp	r0, #48	@ 0x30
 800c16e:	4699      	mov	r9, r3
 800c170:	f103 0301 	add.w	r3, r3, #1
 800c174:	d0f9      	beq.n	800c16a <__gethex+0x4e>
 800c176:	f7ff ffbb 	bl	800c0f0 <__hexdig_fun>
 800c17a:	fab0 f580 	clz	r5, r0
 800c17e:	096d      	lsrs	r5, r5, #5
 800c180:	f04f 0b01 	mov.w	fp, #1
 800c184:	464a      	mov	r2, r9
 800c186:	4616      	mov	r6, r2
 800c188:	3201      	adds	r2, #1
 800c18a:	7830      	ldrb	r0, [r6, #0]
 800c18c:	f7ff ffb0 	bl	800c0f0 <__hexdig_fun>
 800c190:	2800      	cmp	r0, #0
 800c192:	d1f8      	bne.n	800c186 <__gethex+0x6a>
 800c194:	498d      	ldr	r1, [pc, #564]	@ (800c3cc <__gethex+0x2b0>)
 800c196:	2201      	movs	r2, #1
 800c198:	4630      	mov	r0, r6
 800c19a:	f7ff fefd 	bl	800bf98 <strncmp>
 800c19e:	2800      	cmp	r0, #0
 800c1a0:	d13f      	bne.n	800c222 <__gethex+0x106>
 800c1a2:	b944      	cbnz	r4, 800c1b6 <__gethex+0x9a>
 800c1a4:	1c74      	adds	r4, r6, #1
 800c1a6:	4622      	mov	r2, r4
 800c1a8:	4616      	mov	r6, r2
 800c1aa:	3201      	adds	r2, #1
 800c1ac:	7830      	ldrb	r0, [r6, #0]
 800c1ae:	f7ff ff9f 	bl	800c0f0 <__hexdig_fun>
 800c1b2:	2800      	cmp	r0, #0
 800c1b4:	d1f8      	bne.n	800c1a8 <__gethex+0x8c>
 800c1b6:	1ba4      	subs	r4, r4, r6
 800c1b8:	00a7      	lsls	r7, r4, #2
 800c1ba:	7833      	ldrb	r3, [r6, #0]
 800c1bc:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800c1c0:	2b50      	cmp	r3, #80	@ 0x50
 800c1c2:	d13e      	bne.n	800c242 <__gethex+0x126>
 800c1c4:	7873      	ldrb	r3, [r6, #1]
 800c1c6:	2b2b      	cmp	r3, #43	@ 0x2b
 800c1c8:	d033      	beq.n	800c232 <__gethex+0x116>
 800c1ca:	2b2d      	cmp	r3, #45	@ 0x2d
 800c1cc:	d034      	beq.n	800c238 <__gethex+0x11c>
 800c1ce:	1c71      	adds	r1, r6, #1
 800c1d0:	2400      	movs	r4, #0
 800c1d2:	7808      	ldrb	r0, [r1, #0]
 800c1d4:	f7ff ff8c 	bl	800c0f0 <__hexdig_fun>
 800c1d8:	1e43      	subs	r3, r0, #1
 800c1da:	b2db      	uxtb	r3, r3
 800c1dc:	2b18      	cmp	r3, #24
 800c1de:	d830      	bhi.n	800c242 <__gethex+0x126>
 800c1e0:	f1a0 0210 	sub.w	r2, r0, #16
 800c1e4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800c1e8:	f7ff ff82 	bl	800c0f0 <__hexdig_fun>
 800c1ec:	f100 3cff 	add.w	ip, r0, #4294967295
 800c1f0:	fa5f fc8c 	uxtb.w	ip, ip
 800c1f4:	f1bc 0f18 	cmp.w	ip, #24
 800c1f8:	f04f 030a 	mov.w	r3, #10
 800c1fc:	d91e      	bls.n	800c23c <__gethex+0x120>
 800c1fe:	b104      	cbz	r4, 800c202 <__gethex+0xe6>
 800c200:	4252      	negs	r2, r2
 800c202:	4417      	add	r7, r2
 800c204:	f8ca 1000 	str.w	r1, [sl]
 800c208:	b1ed      	cbz	r5, 800c246 <__gethex+0x12a>
 800c20a:	f1bb 0f00 	cmp.w	fp, #0
 800c20e:	bf0c      	ite	eq
 800c210:	2506      	moveq	r5, #6
 800c212:	2500      	movne	r5, #0
 800c214:	4628      	mov	r0, r5
 800c216:	b005      	add	sp, #20
 800c218:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c21c:	2500      	movs	r5, #0
 800c21e:	462c      	mov	r4, r5
 800c220:	e7b0      	b.n	800c184 <__gethex+0x68>
 800c222:	2c00      	cmp	r4, #0
 800c224:	d1c7      	bne.n	800c1b6 <__gethex+0x9a>
 800c226:	4627      	mov	r7, r4
 800c228:	e7c7      	b.n	800c1ba <__gethex+0x9e>
 800c22a:	464e      	mov	r6, r9
 800c22c:	462f      	mov	r7, r5
 800c22e:	2501      	movs	r5, #1
 800c230:	e7c3      	b.n	800c1ba <__gethex+0x9e>
 800c232:	2400      	movs	r4, #0
 800c234:	1cb1      	adds	r1, r6, #2
 800c236:	e7cc      	b.n	800c1d2 <__gethex+0xb6>
 800c238:	2401      	movs	r4, #1
 800c23a:	e7fb      	b.n	800c234 <__gethex+0x118>
 800c23c:	fb03 0002 	mla	r0, r3, r2, r0
 800c240:	e7ce      	b.n	800c1e0 <__gethex+0xc4>
 800c242:	4631      	mov	r1, r6
 800c244:	e7de      	b.n	800c204 <__gethex+0xe8>
 800c246:	eba6 0309 	sub.w	r3, r6, r9
 800c24a:	3b01      	subs	r3, #1
 800c24c:	4629      	mov	r1, r5
 800c24e:	2b07      	cmp	r3, #7
 800c250:	dc0a      	bgt.n	800c268 <__gethex+0x14c>
 800c252:	9801      	ldr	r0, [sp, #4]
 800c254:	f7fd ffae 	bl	800a1b4 <_Balloc>
 800c258:	4604      	mov	r4, r0
 800c25a:	b940      	cbnz	r0, 800c26e <__gethex+0x152>
 800c25c:	4b5c      	ldr	r3, [pc, #368]	@ (800c3d0 <__gethex+0x2b4>)
 800c25e:	4602      	mov	r2, r0
 800c260:	21e4      	movs	r1, #228	@ 0xe4
 800c262:	485c      	ldr	r0, [pc, #368]	@ (800c3d4 <__gethex+0x2b8>)
 800c264:	f7ff fed4 	bl	800c010 <__assert_func>
 800c268:	3101      	adds	r1, #1
 800c26a:	105b      	asrs	r3, r3, #1
 800c26c:	e7ef      	b.n	800c24e <__gethex+0x132>
 800c26e:	f100 0a14 	add.w	sl, r0, #20
 800c272:	2300      	movs	r3, #0
 800c274:	4655      	mov	r5, sl
 800c276:	469b      	mov	fp, r3
 800c278:	45b1      	cmp	r9, r6
 800c27a:	d337      	bcc.n	800c2ec <__gethex+0x1d0>
 800c27c:	f845 bb04 	str.w	fp, [r5], #4
 800c280:	eba5 050a 	sub.w	r5, r5, sl
 800c284:	10ad      	asrs	r5, r5, #2
 800c286:	6125      	str	r5, [r4, #16]
 800c288:	4658      	mov	r0, fp
 800c28a:	f7fe f885 	bl	800a398 <__hi0bits>
 800c28e:	016d      	lsls	r5, r5, #5
 800c290:	f8d8 6000 	ldr.w	r6, [r8]
 800c294:	1a2d      	subs	r5, r5, r0
 800c296:	42b5      	cmp	r5, r6
 800c298:	dd54      	ble.n	800c344 <__gethex+0x228>
 800c29a:	1bad      	subs	r5, r5, r6
 800c29c:	4629      	mov	r1, r5
 800c29e:	4620      	mov	r0, r4
 800c2a0:	f7fe fc11 	bl	800aac6 <__any_on>
 800c2a4:	4681      	mov	r9, r0
 800c2a6:	b178      	cbz	r0, 800c2c8 <__gethex+0x1ac>
 800c2a8:	1e6b      	subs	r3, r5, #1
 800c2aa:	1159      	asrs	r1, r3, #5
 800c2ac:	f003 021f 	and.w	r2, r3, #31
 800c2b0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800c2b4:	f04f 0901 	mov.w	r9, #1
 800c2b8:	fa09 f202 	lsl.w	r2, r9, r2
 800c2bc:	420a      	tst	r2, r1
 800c2be:	d003      	beq.n	800c2c8 <__gethex+0x1ac>
 800c2c0:	454b      	cmp	r3, r9
 800c2c2:	dc36      	bgt.n	800c332 <__gethex+0x216>
 800c2c4:	f04f 0902 	mov.w	r9, #2
 800c2c8:	4629      	mov	r1, r5
 800c2ca:	4620      	mov	r0, r4
 800c2cc:	f7ff febe 	bl	800c04c <rshift>
 800c2d0:	442f      	add	r7, r5
 800c2d2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c2d6:	42bb      	cmp	r3, r7
 800c2d8:	da42      	bge.n	800c360 <__gethex+0x244>
 800c2da:	9801      	ldr	r0, [sp, #4]
 800c2dc:	4621      	mov	r1, r4
 800c2de:	f7fd ffa9 	bl	800a234 <_Bfree>
 800c2e2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c2e4:	2300      	movs	r3, #0
 800c2e6:	6013      	str	r3, [r2, #0]
 800c2e8:	25a3      	movs	r5, #163	@ 0xa3
 800c2ea:	e793      	b.n	800c214 <__gethex+0xf8>
 800c2ec:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800c2f0:	2a2e      	cmp	r2, #46	@ 0x2e
 800c2f2:	d012      	beq.n	800c31a <__gethex+0x1fe>
 800c2f4:	2b20      	cmp	r3, #32
 800c2f6:	d104      	bne.n	800c302 <__gethex+0x1e6>
 800c2f8:	f845 bb04 	str.w	fp, [r5], #4
 800c2fc:	f04f 0b00 	mov.w	fp, #0
 800c300:	465b      	mov	r3, fp
 800c302:	7830      	ldrb	r0, [r6, #0]
 800c304:	9303      	str	r3, [sp, #12]
 800c306:	f7ff fef3 	bl	800c0f0 <__hexdig_fun>
 800c30a:	9b03      	ldr	r3, [sp, #12]
 800c30c:	f000 000f 	and.w	r0, r0, #15
 800c310:	4098      	lsls	r0, r3
 800c312:	ea4b 0b00 	orr.w	fp, fp, r0
 800c316:	3304      	adds	r3, #4
 800c318:	e7ae      	b.n	800c278 <__gethex+0x15c>
 800c31a:	45b1      	cmp	r9, r6
 800c31c:	d8ea      	bhi.n	800c2f4 <__gethex+0x1d8>
 800c31e:	492b      	ldr	r1, [pc, #172]	@ (800c3cc <__gethex+0x2b0>)
 800c320:	9303      	str	r3, [sp, #12]
 800c322:	2201      	movs	r2, #1
 800c324:	4630      	mov	r0, r6
 800c326:	f7ff fe37 	bl	800bf98 <strncmp>
 800c32a:	9b03      	ldr	r3, [sp, #12]
 800c32c:	2800      	cmp	r0, #0
 800c32e:	d1e1      	bne.n	800c2f4 <__gethex+0x1d8>
 800c330:	e7a2      	b.n	800c278 <__gethex+0x15c>
 800c332:	1ea9      	subs	r1, r5, #2
 800c334:	4620      	mov	r0, r4
 800c336:	f7fe fbc6 	bl	800aac6 <__any_on>
 800c33a:	2800      	cmp	r0, #0
 800c33c:	d0c2      	beq.n	800c2c4 <__gethex+0x1a8>
 800c33e:	f04f 0903 	mov.w	r9, #3
 800c342:	e7c1      	b.n	800c2c8 <__gethex+0x1ac>
 800c344:	da09      	bge.n	800c35a <__gethex+0x23e>
 800c346:	1b75      	subs	r5, r6, r5
 800c348:	4621      	mov	r1, r4
 800c34a:	9801      	ldr	r0, [sp, #4]
 800c34c:	462a      	mov	r2, r5
 800c34e:	f7fe f981 	bl	800a654 <__lshift>
 800c352:	1b7f      	subs	r7, r7, r5
 800c354:	4604      	mov	r4, r0
 800c356:	f100 0a14 	add.w	sl, r0, #20
 800c35a:	f04f 0900 	mov.w	r9, #0
 800c35e:	e7b8      	b.n	800c2d2 <__gethex+0x1b6>
 800c360:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800c364:	42bd      	cmp	r5, r7
 800c366:	dd6f      	ble.n	800c448 <__gethex+0x32c>
 800c368:	1bed      	subs	r5, r5, r7
 800c36a:	42ae      	cmp	r6, r5
 800c36c:	dc34      	bgt.n	800c3d8 <__gethex+0x2bc>
 800c36e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c372:	2b02      	cmp	r3, #2
 800c374:	d022      	beq.n	800c3bc <__gethex+0x2a0>
 800c376:	2b03      	cmp	r3, #3
 800c378:	d024      	beq.n	800c3c4 <__gethex+0x2a8>
 800c37a:	2b01      	cmp	r3, #1
 800c37c:	d115      	bne.n	800c3aa <__gethex+0x28e>
 800c37e:	42ae      	cmp	r6, r5
 800c380:	d113      	bne.n	800c3aa <__gethex+0x28e>
 800c382:	2e01      	cmp	r6, #1
 800c384:	d10b      	bne.n	800c39e <__gethex+0x282>
 800c386:	9a02      	ldr	r2, [sp, #8]
 800c388:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800c38c:	6013      	str	r3, [r2, #0]
 800c38e:	2301      	movs	r3, #1
 800c390:	6123      	str	r3, [r4, #16]
 800c392:	f8ca 3000 	str.w	r3, [sl]
 800c396:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c398:	2562      	movs	r5, #98	@ 0x62
 800c39a:	601c      	str	r4, [r3, #0]
 800c39c:	e73a      	b.n	800c214 <__gethex+0xf8>
 800c39e:	1e71      	subs	r1, r6, #1
 800c3a0:	4620      	mov	r0, r4
 800c3a2:	f7fe fb90 	bl	800aac6 <__any_on>
 800c3a6:	2800      	cmp	r0, #0
 800c3a8:	d1ed      	bne.n	800c386 <__gethex+0x26a>
 800c3aa:	9801      	ldr	r0, [sp, #4]
 800c3ac:	4621      	mov	r1, r4
 800c3ae:	f7fd ff41 	bl	800a234 <_Bfree>
 800c3b2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c3b4:	2300      	movs	r3, #0
 800c3b6:	6013      	str	r3, [r2, #0]
 800c3b8:	2550      	movs	r5, #80	@ 0x50
 800c3ba:	e72b      	b.n	800c214 <__gethex+0xf8>
 800c3bc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c3be:	2b00      	cmp	r3, #0
 800c3c0:	d1f3      	bne.n	800c3aa <__gethex+0x28e>
 800c3c2:	e7e0      	b.n	800c386 <__gethex+0x26a>
 800c3c4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c3c6:	2b00      	cmp	r3, #0
 800c3c8:	d1dd      	bne.n	800c386 <__gethex+0x26a>
 800c3ca:	e7ee      	b.n	800c3aa <__gethex+0x28e>
 800c3cc:	0800c9af 	.word	0x0800c9af
 800c3d0:	0800c945 	.word	0x0800c945
 800c3d4:	0800ca06 	.word	0x0800ca06
 800c3d8:	1e6f      	subs	r7, r5, #1
 800c3da:	f1b9 0f00 	cmp.w	r9, #0
 800c3de:	d130      	bne.n	800c442 <__gethex+0x326>
 800c3e0:	b127      	cbz	r7, 800c3ec <__gethex+0x2d0>
 800c3e2:	4639      	mov	r1, r7
 800c3e4:	4620      	mov	r0, r4
 800c3e6:	f7fe fb6e 	bl	800aac6 <__any_on>
 800c3ea:	4681      	mov	r9, r0
 800c3ec:	117a      	asrs	r2, r7, #5
 800c3ee:	2301      	movs	r3, #1
 800c3f0:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800c3f4:	f007 071f 	and.w	r7, r7, #31
 800c3f8:	40bb      	lsls	r3, r7
 800c3fa:	4213      	tst	r3, r2
 800c3fc:	4629      	mov	r1, r5
 800c3fe:	4620      	mov	r0, r4
 800c400:	bf18      	it	ne
 800c402:	f049 0902 	orrne.w	r9, r9, #2
 800c406:	f7ff fe21 	bl	800c04c <rshift>
 800c40a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800c40e:	1b76      	subs	r6, r6, r5
 800c410:	2502      	movs	r5, #2
 800c412:	f1b9 0f00 	cmp.w	r9, #0
 800c416:	d047      	beq.n	800c4a8 <__gethex+0x38c>
 800c418:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c41c:	2b02      	cmp	r3, #2
 800c41e:	d015      	beq.n	800c44c <__gethex+0x330>
 800c420:	2b03      	cmp	r3, #3
 800c422:	d017      	beq.n	800c454 <__gethex+0x338>
 800c424:	2b01      	cmp	r3, #1
 800c426:	d109      	bne.n	800c43c <__gethex+0x320>
 800c428:	f019 0f02 	tst.w	r9, #2
 800c42c:	d006      	beq.n	800c43c <__gethex+0x320>
 800c42e:	f8da 3000 	ldr.w	r3, [sl]
 800c432:	ea49 0903 	orr.w	r9, r9, r3
 800c436:	f019 0f01 	tst.w	r9, #1
 800c43a:	d10e      	bne.n	800c45a <__gethex+0x33e>
 800c43c:	f045 0510 	orr.w	r5, r5, #16
 800c440:	e032      	b.n	800c4a8 <__gethex+0x38c>
 800c442:	f04f 0901 	mov.w	r9, #1
 800c446:	e7d1      	b.n	800c3ec <__gethex+0x2d0>
 800c448:	2501      	movs	r5, #1
 800c44a:	e7e2      	b.n	800c412 <__gethex+0x2f6>
 800c44c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c44e:	f1c3 0301 	rsb	r3, r3, #1
 800c452:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c454:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c456:	2b00      	cmp	r3, #0
 800c458:	d0f0      	beq.n	800c43c <__gethex+0x320>
 800c45a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800c45e:	f104 0314 	add.w	r3, r4, #20
 800c462:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800c466:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800c46a:	f04f 0c00 	mov.w	ip, #0
 800c46e:	4618      	mov	r0, r3
 800c470:	f853 2b04 	ldr.w	r2, [r3], #4
 800c474:	f1b2 3fff 	cmp.w	r2, #4294967295
 800c478:	d01b      	beq.n	800c4b2 <__gethex+0x396>
 800c47a:	3201      	adds	r2, #1
 800c47c:	6002      	str	r2, [r0, #0]
 800c47e:	2d02      	cmp	r5, #2
 800c480:	f104 0314 	add.w	r3, r4, #20
 800c484:	d13c      	bne.n	800c500 <__gethex+0x3e4>
 800c486:	f8d8 2000 	ldr.w	r2, [r8]
 800c48a:	3a01      	subs	r2, #1
 800c48c:	42b2      	cmp	r2, r6
 800c48e:	d109      	bne.n	800c4a4 <__gethex+0x388>
 800c490:	1171      	asrs	r1, r6, #5
 800c492:	2201      	movs	r2, #1
 800c494:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c498:	f006 061f 	and.w	r6, r6, #31
 800c49c:	fa02 f606 	lsl.w	r6, r2, r6
 800c4a0:	421e      	tst	r6, r3
 800c4a2:	d13a      	bne.n	800c51a <__gethex+0x3fe>
 800c4a4:	f045 0520 	orr.w	r5, r5, #32
 800c4a8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c4aa:	601c      	str	r4, [r3, #0]
 800c4ac:	9b02      	ldr	r3, [sp, #8]
 800c4ae:	601f      	str	r7, [r3, #0]
 800c4b0:	e6b0      	b.n	800c214 <__gethex+0xf8>
 800c4b2:	4299      	cmp	r1, r3
 800c4b4:	f843 cc04 	str.w	ip, [r3, #-4]
 800c4b8:	d8d9      	bhi.n	800c46e <__gethex+0x352>
 800c4ba:	68a3      	ldr	r3, [r4, #8]
 800c4bc:	459b      	cmp	fp, r3
 800c4be:	db17      	blt.n	800c4f0 <__gethex+0x3d4>
 800c4c0:	6861      	ldr	r1, [r4, #4]
 800c4c2:	9801      	ldr	r0, [sp, #4]
 800c4c4:	3101      	adds	r1, #1
 800c4c6:	f7fd fe75 	bl	800a1b4 <_Balloc>
 800c4ca:	4681      	mov	r9, r0
 800c4cc:	b918      	cbnz	r0, 800c4d6 <__gethex+0x3ba>
 800c4ce:	4b1a      	ldr	r3, [pc, #104]	@ (800c538 <__gethex+0x41c>)
 800c4d0:	4602      	mov	r2, r0
 800c4d2:	2184      	movs	r1, #132	@ 0x84
 800c4d4:	e6c5      	b.n	800c262 <__gethex+0x146>
 800c4d6:	6922      	ldr	r2, [r4, #16]
 800c4d8:	3202      	adds	r2, #2
 800c4da:	f104 010c 	add.w	r1, r4, #12
 800c4de:	0092      	lsls	r2, r2, #2
 800c4e0:	300c      	adds	r0, #12
 800c4e2:	f7fc ffb0 	bl	8009446 <memcpy>
 800c4e6:	4621      	mov	r1, r4
 800c4e8:	9801      	ldr	r0, [sp, #4]
 800c4ea:	f7fd fea3 	bl	800a234 <_Bfree>
 800c4ee:	464c      	mov	r4, r9
 800c4f0:	6923      	ldr	r3, [r4, #16]
 800c4f2:	1c5a      	adds	r2, r3, #1
 800c4f4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c4f8:	6122      	str	r2, [r4, #16]
 800c4fa:	2201      	movs	r2, #1
 800c4fc:	615a      	str	r2, [r3, #20]
 800c4fe:	e7be      	b.n	800c47e <__gethex+0x362>
 800c500:	6922      	ldr	r2, [r4, #16]
 800c502:	455a      	cmp	r2, fp
 800c504:	dd0b      	ble.n	800c51e <__gethex+0x402>
 800c506:	2101      	movs	r1, #1
 800c508:	4620      	mov	r0, r4
 800c50a:	f7ff fd9f 	bl	800c04c <rshift>
 800c50e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c512:	3701      	adds	r7, #1
 800c514:	42bb      	cmp	r3, r7
 800c516:	f6ff aee0 	blt.w	800c2da <__gethex+0x1be>
 800c51a:	2501      	movs	r5, #1
 800c51c:	e7c2      	b.n	800c4a4 <__gethex+0x388>
 800c51e:	f016 061f 	ands.w	r6, r6, #31
 800c522:	d0fa      	beq.n	800c51a <__gethex+0x3fe>
 800c524:	4453      	add	r3, sl
 800c526:	f1c6 0620 	rsb	r6, r6, #32
 800c52a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800c52e:	f7fd ff33 	bl	800a398 <__hi0bits>
 800c532:	42b0      	cmp	r0, r6
 800c534:	dbe7      	blt.n	800c506 <__gethex+0x3ea>
 800c536:	e7f0      	b.n	800c51a <__gethex+0x3fe>
 800c538:	0800c945 	.word	0x0800c945

0800c53c <L_shift>:
 800c53c:	f1c2 0208 	rsb	r2, r2, #8
 800c540:	0092      	lsls	r2, r2, #2
 800c542:	b570      	push	{r4, r5, r6, lr}
 800c544:	f1c2 0620 	rsb	r6, r2, #32
 800c548:	6843      	ldr	r3, [r0, #4]
 800c54a:	6804      	ldr	r4, [r0, #0]
 800c54c:	fa03 f506 	lsl.w	r5, r3, r6
 800c550:	432c      	orrs	r4, r5
 800c552:	40d3      	lsrs	r3, r2
 800c554:	6004      	str	r4, [r0, #0]
 800c556:	f840 3f04 	str.w	r3, [r0, #4]!
 800c55a:	4288      	cmp	r0, r1
 800c55c:	d3f4      	bcc.n	800c548 <L_shift+0xc>
 800c55e:	bd70      	pop	{r4, r5, r6, pc}

0800c560 <__match>:
 800c560:	b530      	push	{r4, r5, lr}
 800c562:	6803      	ldr	r3, [r0, #0]
 800c564:	3301      	adds	r3, #1
 800c566:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c56a:	b914      	cbnz	r4, 800c572 <__match+0x12>
 800c56c:	6003      	str	r3, [r0, #0]
 800c56e:	2001      	movs	r0, #1
 800c570:	bd30      	pop	{r4, r5, pc}
 800c572:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c576:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800c57a:	2d19      	cmp	r5, #25
 800c57c:	bf98      	it	ls
 800c57e:	3220      	addls	r2, #32
 800c580:	42a2      	cmp	r2, r4
 800c582:	d0f0      	beq.n	800c566 <__match+0x6>
 800c584:	2000      	movs	r0, #0
 800c586:	e7f3      	b.n	800c570 <__match+0x10>

0800c588 <__hexnan>:
 800c588:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c58c:	680b      	ldr	r3, [r1, #0]
 800c58e:	6801      	ldr	r1, [r0, #0]
 800c590:	115e      	asrs	r6, r3, #5
 800c592:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800c596:	f013 031f 	ands.w	r3, r3, #31
 800c59a:	b087      	sub	sp, #28
 800c59c:	bf18      	it	ne
 800c59e:	3604      	addne	r6, #4
 800c5a0:	2500      	movs	r5, #0
 800c5a2:	1f37      	subs	r7, r6, #4
 800c5a4:	4682      	mov	sl, r0
 800c5a6:	4690      	mov	r8, r2
 800c5a8:	9301      	str	r3, [sp, #4]
 800c5aa:	f846 5c04 	str.w	r5, [r6, #-4]
 800c5ae:	46b9      	mov	r9, r7
 800c5b0:	463c      	mov	r4, r7
 800c5b2:	9502      	str	r5, [sp, #8]
 800c5b4:	46ab      	mov	fp, r5
 800c5b6:	784a      	ldrb	r2, [r1, #1]
 800c5b8:	1c4b      	adds	r3, r1, #1
 800c5ba:	9303      	str	r3, [sp, #12]
 800c5bc:	b342      	cbz	r2, 800c610 <__hexnan+0x88>
 800c5be:	4610      	mov	r0, r2
 800c5c0:	9105      	str	r1, [sp, #20]
 800c5c2:	9204      	str	r2, [sp, #16]
 800c5c4:	f7ff fd94 	bl	800c0f0 <__hexdig_fun>
 800c5c8:	2800      	cmp	r0, #0
 800c5ca:	d151      	bne.n	800c670 <__hexnan+0xe8>
 800c5cc:	9a04      	ldr	r2, [sp, #16]
 800c5ce:	9905      	ldr	r1, [sp, #20]
 800c5d0:	2a20      	cmp	r2, #32
 800c5d2:	d818      	bhi.n	800c606 <__hexnan+0x7e>
 800c5d4:	9b02      	ldr	r3, [sp, #8]
 800c5d6:	459b      	cmp	fp, r3
 800c5d8:	dd13      	ble.n	800c602 <__hexnan+0x7a>
 800c5da:	454c      	cmp	r4, r9
 800c5dc:	d206      	bcs.n	800c5ec <__hexnan+0x64>
 800c5de:	2d07      	cmp	r5, #7
 800c5e0:	dc04      	bgt.n	800c5ec <__hexnan+0x64>
 800c5e2:	462a      	mov	r2, r5
 800c5e4:	4649      	mov	r1, r9
 800c5e6:	4620      	mov	r0, r4
 800c5e8:	f7ff ffa8 	bl	800c53c <L_shift>
 800c5ec:	4544      	cmp	r4, r8
 800c5ee:	d952      	bls.n	800c696 <__hexnan+0x10e>
 800c5f0:	2300      	movs	r3, #0
 800c5f2:	f1a4 0904 	sub.w	r9, r4, #4
 800c5f6:	f844 3c04 	str.w	r3, [r4, #-4]
 800c5fa:	f8cd b008 	str.w	fp, [sp, #8]
 800c5fe:	464c      	mov	r4, r9
 800c600:	461d      	mov	r5, r3
 800c602:	9903      	ldr	r1, [sp, #12]
 800c604:	e7d7      	b.n	800c5b6 <__hexnan+0x2e>
 800c606:	2a29      	cmp	r2, #41	@ 0x29
 800c608:	d157      	bne.n	800c6ba <__hexnan+0x132>
 800c60a:	3102      	adds	r1, #2
 800c60c:	f8ca 1000 	str.w	r1, [sl]
 800c610:	f1bb 0f00 	cmp.w	fp, #0
 800c614:	d051      	beq.n	800c6ba <__hexnan+0x132>
 800c616:	454c      	cmp	r4, r9
 800c618:	d206      	bcs.n	800c628 <__hexnan+0xa0>
 800c61a:	2d07      	cmp	r5, #7
 800c61c:	dc04      	bgt.n	800c628 <__hexnan+0xa0>
 800c61e:	462a      	mov	r2, r5
 800c620:	4649      	mov	r1, r9
 800c622:	4620      	mov	r0, r4
 800c624:	f7ff ff8a 	bl	800c53c <L_shift>
 800c628:	4544      	cmp	r4, r8
 800c62a:	d936      	bls.n	800c69a <__hexnan+0x112>
 800c62c:	f1a8 0204 	sub.w	r2, r8, #4
 800c630:	4623      	mov	r3, r4
 800c632:	f853 1b04 	ldr.w	r1, [r3], #4
 800c636:	f842 1f04 	str.w	r1, [r2, #4]!
 800c63a:	429f      	cmp	r7, r3
 800c63c:	d2f9      	bcs.n	800c632 <__hexnan+0xaa>
 800c63e:	1b3b      	subs	r3, r7, r4
 800c640:	f023 0303 	bic.w	r3, r3, #3
 800c644:	3304      	adds	r3, #4
 800c646:	3401      	adds	r4, #1
 800c648:	3e03      	subs	r6, #3
 800c64a:	42b4      	cmp	r4, r6
 800c64c:	bf88      	it	hi
 800c64e:	2304      	movhi	r3, #4
 800c650:	4443      	add	r3, r8
 800c652:	2200      	movs	r2, #0
 800c654:	f843 2b04 	str.w	r2, [r3], #4
 800c658:	429f      	cmp	r7, r3
 800c65a:	d2fb      	bcs.n	800c654 <__hexnan+0xcc>
 800c65c:	683b      	ldr	r3, [r7, #0]
 800c65e:	b91b      	cbnz	r3, 800c668 <__hexnan+0xe0>
 800c660:	4547      	cmp	r7, r8
 800c662:	d128      	bne.n	800c6b6 <__hexnan+0x12e>
 800c664:	2301      	movs	r3, #1
 800c666:	603b      	str	r3, [r7, #0]
 800c668:	2005      	movs	r0, #5
 800c66a:	b007      	add	sp, #28
 800c66c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c670:	3501      	adds	r5, #1
 800c672:	2d08      	cmp	r5, #8
 800c674:	f10b 0b01 	add.w	fp, fp, #1
 800c678:	dd06      	ble.n	800c688 <__hexnan+0x100>
 800c67a:	4544      	cmp	r4, r8
 800c67c:	d9c1      	bls.n	800c602 <__hexnan+0x7a>
 800c67e:	2300      	movs	r3, #0
 800c680:	f844 3c04 	str.w	r3, [r4, #-4]
 800c684:	2501      	movs	r5, #1
 800c686:	3c04      	subs	r4, #4
 800c688:	6822      	ldr	r2, [r4, #0]
 800c68a:	f000 000f 	and.w	r0, r0, #15
 800c68e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800c692:	6020      	str	r0, [r4, #0]
 800c694:	e7b5      	b.n	800c602 <__hexnan+0x7a>
 800c696:	2508      	movs	r5, #8
 800c698:	e7b3      	b.n	800c602 <__hexnan+0x7a>
 800c69a:	9b01      	ldr	r3, [sp, #4]
 800c69c:	2b00      	cmp	r3, #0
 800c69e:	d0dd      	beq.n	800c65c <__hexnan+0xd4>
 800c6a0:	f1c3 0320 	rsb	r3, r3, #32
 800c6a4:	f04f 32ff 	mov.w	r2, #4294967295
 800c6a8:	40da      	lsrs	r2, r3
 800c6aa:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800c6ae:	4013      	ands	r3, r2
 800c6b0:	f846 3c04 	str.w	r3, [r6, #-4]
 800c6b4:	e7d2      	b.n	800c65c <__hexnan+0xd4>
 800c6b6:	3f04      	subs	r7, #4
 800c6b8:	e7d0      	b.n	800c65c <__hexnan+0xd4>
 800c6ba:	2004      	movs	r0, #4
 800c6bc:	e7d5      	b.n	800c66a <__hexnan+0xe2>

0800c6be <__ascii_mbtowc>:
 800c6be:	b082      	sub	sp, #8
 800c6c0:	b901      	cbnz	r1, 800c6c4 <__ascii_mbtowc+0x6>
 800c6c2:	a901      	add	r1, sp, #4
 800c6c4:	b142      	cbz	r2, 800c6d8 <__ascii_mbtowc+0x1a>
 800c6c6:	b14b      	cbz	r3, 800c6dc <__ascii_mbtowc+0x1e>
 800c6c8:	7813      	ldrb	r3, [r2, #0]
 800c6ca:	600b      	str	r3, [r1, #0]
 800c6cc:	7812      	ldrb	r2, [r2, #0]
 800c6ce:	1e10      	subs	r0, r2, #0
 800c6d0:	bf18      	it	ne
 800c6d2:	2001      	movne	r0, #1
 800c6d4:	b002      	add	sp, #8
 800c6d6:	4770      	bx	lr
 800c6d8:	4610      	mov	r0, r2
 800c6da:	e7fb      	b.n	800c6d4 <__ascii_mbtowc+0x16>
 800c6dc:	f06f 0001 	mvn.w	r0, #1
 800c6e0:	e7f8      	b.n	800c6d4 <__ascii_mbtowc+0x16>

0800c6e2 <_realloc_r>:
 800c6e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c6e6:	4607      	mov	r7, r0
 800c6e8:	4614      	mov	r4, r2
 800c6ea:	460d      	mov	r5, r1
 800c6ec:	b921      	cbnz	r1, 800c6f8 <_realloc_r+0x16>
 800c6ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c6f2:	4611      	mov	r1, r2
 800c6f4:	f7fb bd6c 	b.w	80081d0 <_malloc_r>
 800c6f8:	b92a      	cbnz	r2, 800c706 <_realloc_r+0x24>
 800c6fa:	f7fd fd11 	bl	800a120 <_free_r>
 800c6fe:	4625      	mov	r5, r4
 800c700:	4628      	mov	r0, r5
 800c702:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c706:	f000 f840 	bl	800c78a <_malloc_usable_size_r>
 800c70a:	4284      	cmp	r4, r0
 800c70c:	4606      	mov	r6, r0
 800c70e:	d802      	bhi.n	800c716 <_realloc_r+0x34>
 800c710:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c714:	d8f4      	bhi.n	800c700 <_realloc_r+0x1e>
 800c716:	4621      	mov	r1, r4
 800c718:	4638      	mov	r0, r7
 800c71a:	f7fb fd59 	bl	80081d0 <_malloc_r>
 800c71e:	4680      	mov	r8, r0
 800c720:	b908      	cbnz	r0, 800c726 <_realloc_r+0x44>
 800c722:	4645      	mov	r5, r8
 800c724:	e7ec      	b.n	800c700 <_realloc_r+0x1e>
 800c726:	42b4      	cmp	r4, r6
 800c728:	4622      	mov	r2, r4
 800c72a:	4629      	mov	r1, r5
 800c72c:	bf28      	it	cs
 800c72e:	4632      	movcs	r2, r6
 800c730:	f7fc fe89 	bl	8009446 <memcpy>
 800c734:	4629      	mov	r1, r5
 800c736:	4638      	mov	r0, r7
 800c738:	f7fd fcf2 	bl	800a120 <_free_r>
 800c73c:	e7f1      	b.n	800c722 <_realloc_r+0x40>

0800c73e <__ascii_wctomb>:
 800c73e:	4603      	mov	r3, r0
 800c740:	4608      	mov	r0, r1
 800c742:	b141      	cbz	r1, 800c756 <__ascii_wctomb+0x18>
 800c744:	2aff      	cmp	r2, #255	@ 0xff
 800c746:	d904      	bls.n	800c752 <__ascii_wctomb+0x14>
 800c748:	228a      	movs	r2, #138	@ 0x8a
 800c74a:	601a      	str	r2, [r3, #0]
 800c74c:	f04f 30ff 	mov.w	r0, #4294967295
 800c750:	4770      	bx	lr
 800c752:	700a      	strb	r2, [r1, #0]
 800c754:	2001      	movs	r0, #1
 800c756:	4770      	bx	lr

0800c758 <fiprintf>:
 800c758:	b40e      	push	{r1, r2, r3}
 800c75a:	b503      	push	{r0, r1, lr}
 800c75c:	4601      	mov	r1, r0
 800c75e:	ab03      	add	r3, sp, #12
 800c760:	4805      	ldr	r0, [pc, #20]	@ (800c778 <fiprintf+0x20>)
 800c762:	f853 2b04 	ldr.w	r2, [r3], #4
 800c766:	6800      	ldr	r0, [r0, #0]
 800c768:	9301      	str	r3, [sp, #4]
 800c76a:	f7ff f9d5 	bl	800bb18 <_vfiprintf_r>
 800c76e:	b002      	add	sp, #8
 800c770:	f85d eb04 	ldr.w	lr, [sp], #4
 800c774:	b003      	add	sp, #12
 800c776:	4770      	bx	lr
 800c778:	20000028 	.word	0x20000028

0800c77c <abort>:
 800c77c:	b508      	push	{r3, lr}
 800c77e:	2006      	movs	r0, #6
 800c780:	f000 f834 	bl	800c7ec <raise>
 800c784:	2001      	movs	r0, #1
 800c786:	f7f5 fd91 	bl	80022ac <_exit>

0800c78a <_malloc_usable_size_r>:
 800c78a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c78e:	1f18      	subs	r0, r3, #4
 800c790:	2b00      	cmp	r3, #0
 800c792:	bfbc      	itt	lt
 800c794:	580b      	ldrlt	r3, [r1, r0]
 800c796:	18c0      	addlt	r0, r0, r3
 800c798:	4770      	bx	lr

0800c79a <_raise_r>:
 800c79a:	291f      	cmp	r1, #31
 800c79c:	b538      	push	{r3, r4, r5, lr}
 800c79e:	4605      	mov	r5, r0
 800c7a0:	460c      	mov	r4, r1
 800c7a2:	d904      	bls.n	800c7ae <_raise_r+0x14>
 800c7a4:	2316      	movs	r3, #22
 800c7a6:	6003      	str	r3, [r0, #0]
 800c7a8:	f04f 30ff 	mov.w	r0, #4294967295
 800c7ac:	bd38      	pop	{r3, r4, r5, pc}
 800c7ae:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800c7b0:	b112      	cbz	r2, 800c7b8 <_raise_r+0x1e>
 800c7b2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c7b6:	b94b      	cbnz	r3, 800c7cc <_raise_r+0x32>
 800c7b8:	4628      	mov	r0, r5
 800c7ba:	f000 f831 	bl	800c820 <_getpid_r>
 800c7be:	4622      	mov	r2, r4
 800c7c0:	4601      	mov	r1, r0
 800c7c2:	4628      	mov	r0, r5
 800c7c4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c7c8:	f000 b818 	b.w	800c7fc <_kill_r>
 800c7cc:	2b01      	cmp	r3, #1
 800c7ce:	d00a      	beq.n	800c7e6 <_raise_r+0x4c>
 800c7d0:	1c59      	adds	r1, r3, #1
 800c7d2:	d103      	bne.n	800c7dc <_raise_r+0x42>
 800c7d4:	2316      	movs	r3, #22
 800c7d6:	6003      	str	r3, [r0, #0]
 800c7d8:	2001      	movs	r0, #1
 800c7da:	e7e7      	b.n	800c7ac <_raise_r+0x12>
 800c7dc:	2100      	movs	r1, #0
 800c7de:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800c7e2:	4620      	mov	r0, r4
 800c7e4:	4798      	blx	r3
 800c7e6:	2000      	movs	r0, #0
 800c7e8:	e7e0      	b.n	800c7ac <_raise_r+0x12>
	...

0800c7ec <raise>:
 800c7ec:	4b02      	ldr	r3, [pc, #8]	@ (800c7f8 <raise+0xc>)
 800c7ee:	4601      	mov	r1, r0
 800c7f0:	6818      	ldr	r0, [r3, #0]
 800c7f2:	f7ff bfd2 	b.w	800c79a <_raise_r>
 800c7f6:	bf00      	nop
 800c7f8:	20000028 	.word	0x20000028

0800c7fc <_kill_r>:
 800c7fc:	b538      	push	{r3, r4, r5, lr}
 800c7fe:	4d07      	ldr	r5, [pc, #28]	@ (800c81c <_kill_r+0x20>)
 800c800:	2300      	movs	r3, #0
 800c802:	4604      	mov	r4, r0
 800c804:	4608      	mov	r0, r1
 800c806:	4611      	mov	r1, r2
 800c808:	602b      	str	r3, [r5, #0]
 800c80a:	f7f5 fd3f 	bl	800228c <_kill>
 800c80e:	1c43      	adds	r3, r0, #1
 800c810:	d102      	bne.n	800c818 <_kill_r+0x1c>
 800c812:	682b      	ldr	r3, [r5, #0]
 800c814:	b103      	cbz	r3, 800c818 <_kill_r+0x1c>
 800c816:	6023      	str	r3, [r4, #0]
 800c818:	bd38      	pop	{r3, r4, r5, pc}
 800c81a:	bf00      	nop
 800c81c:	20000778 	.word	0x20000778

0800c820 <_getpid_r>:
 800c820:	f7f5 bd2c 	b.w	800227c <_getpid>

0800c824 <_init>:
 800c824:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c826:	bf00      	nop
 800c828:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c82a:	bc08      	pop	{r3}
 800c82c:	469e      	mov	lr, r3
 800c82e:	4770      	bx	lr

0800c830 <_fini>:
 800c830:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c832:	bf00      	nop
 800c834:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c836:	bc08      	pop	{r3}
 800c838:	469e      	mov	lr, r3
 800c83a:	4770      	bx	lr
