// Seed: 3201571043
module module_0 (
    input tri id_0,
    input supply0 id_1,
    input uwire id_2,
    input tri id_3,
    output logic id_4,
    output supply1 id_5,
    input wire id_6,
    output wire id_7,
    input uwire id_8,
    input uwire id_9,
    output wor id_10
);
  always @(-1 or posedge id_3) begin : LABEL_0
    id_4 = id_8;
  end
endmodule
module module_1 (
    input wire id_0,
    input tri1 id_1,
    output logic id_2,
    output supply1 id_3,
    input wor id_4,
    input wor id_5,
    input supply1 id_6,
    output tri0 id_7,
    output uwire id_8,
    input supply1 id_9,
    input wor id_10,
    input tri id_11,
    inout tri0 id_12,
    output uwire id_13,
    input wor id_14,
    input uwire id_15,
    input wire id_16,
    output tri id_17,
    input wor id_18
);
  initial id_2 = -1;
  module_0 modCall_1 (
      id_4,
      id_10,
      id_6,
      id_5,
      id_2,
      id_3,
      id_4,
      id_3,
      id_15,
      id_0,
      id_8
  );
  assign modCall_1.id_7 = 0;
endmodule
