
---------- Begin Simulation Statistics ----------
final_tick                                 7271867000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 161924                       # Simulator instruction rate (inst/s)
host_mem_usage                                8591116                       # Number of bytes of host memory used
host_op_rate                                   258224                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    67.93                       # Real time elapsed on the host
host_tick_rate                               91594412                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000001                       # Number of instructions simulated
sim_ops                                      17542007                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006222                       # Number of seconds simulated
sim_ticks                                  6222323500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     8                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        37292                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         77390                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads           8789989                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          8449777                       # number of cc regfile writes
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              15783158                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.244465                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.244465                       # CPI: Total CPI of All Threads
system.switch_cpus.fp_regfile_reads            960740                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes           527078                       # number of floating regfile writes
system.switch_cpus.idleCycles                   84259                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        61759                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1240598                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.370186                       # Inst execution rate
system.switch_cpus.iew.exec_refs              4503279                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1546863                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          619768                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3102028                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts          694                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         1761                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1567188                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     17958187                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       2956416                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       105684                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      17051481                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           4570                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       2340054                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          55281                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       2346557                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents          214                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        33488                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        28271                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          22408262                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              16947525                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.556160                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          12462568                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.361833                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               16997869                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         28755095                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        13527112                       # number of integer regfile writes
system.switch_cpus.ipc                       0.803558                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.803558                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       209811      1.22%      1.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      11922792     69.49%     70.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            7      0.00%     70.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv         22820      0.13%     70.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       145517      0.85%     71.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     71.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt         1204      0.01%     71.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     71.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     71.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     71.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     71.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     71.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd         4380      0.03%     71.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     71.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        18780      0.11%     71.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     71.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         9861      0.06%     71.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       283937      1.65%     73.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     73.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     73.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift         3417      0.02%     73.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     73.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     73.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     73.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     73.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     73.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     73.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt         6038      0.04%     73.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult         3083      0.02%     73.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     73.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     73.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     73.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     73.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     73.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     73.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     73.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     73.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     73.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     73.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2948695     17.19%     90.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1193401      6.96%     97.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        25405      0.15%     97.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       358018      2.09%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       17157166                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses          934754                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      1831737                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses       876091                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes       976470                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              218526                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.012737                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           65503     29.97%     29.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     29.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     29.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     29.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     29.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             1      0.00%     29.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     29.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     29.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     29.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     29.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     29.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     29.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     29.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            116      0.05%     30.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     30.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt            444      0.20%     30.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc         33967     15.54%     45.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     45.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     45.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift          100      0.05%     45.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     45.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     45.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     45.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     45.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     45.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     45.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     45.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     45.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     45.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     45.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     45.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     45.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     45.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     45.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     45.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     45.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     45.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     45.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     45.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     45.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     45.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     45.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     45.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     45.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     45.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     45.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         109120     49.93%     95.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          5926      2.71%     98.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead          445      0.20%     98.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         2904      1.33%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       16231127                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     45066376                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     16071434                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     19156882                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           17957435                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          17157166                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          752                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      2174952                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         4868                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           71                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      3793048                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     12360388                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.388077                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.953121                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      6732963     54.47%     54.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1410773     11.41%     65.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1180811      9.55%     75.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1044672      8.45%     83.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       757677      6.13%     90.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       529001      4.28%     94.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       454172      3.67%     97.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       152542      1.23%     99.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        97777      0.79%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     12360388                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.378678                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads       268401                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        98001                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3102028                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1567188                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         7027609                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes            657                       # number of misc regfile writes
system.switch_cpus.numCycles                 12444647                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                     776                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests           13                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        44667                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1335                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        89659                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1335                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.switch_cpus.data      3474794                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3474794                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3474794                       # number of overall hits
system.cpu.dcache.overall_hits::total         3474794                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data        66608                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          66608                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data        66608                       # number of overall misses
system.cpu.dcache.overall_misses::total         66608                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   4579266996                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4579266996                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   4579266996                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4579266996                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data      3541402                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3541402                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3541402                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3541402                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.018808                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.018808                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.018808                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.018808                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 68749.504504                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 68749.504504                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 68749.504504                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 68749.504504                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         4827                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           12                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               184                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    26.233696                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets            4                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        35139                       # number of writebacks
system.cpu.dcache.writebacks::total             35139                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        22796                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22796                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        22796                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22796                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        43812                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        43812                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        43812                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        43812                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   3213438996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3213438996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   3213438996                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3213438996                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.012371                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012371                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.012371                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012371                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 73346.092303                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73346.092303                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 73346.092303                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73346.092303                       # average overall mshr miss latency
system.cpu.dcache.replacements                  43812                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2016309                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2016309                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        31774                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         31774                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   1761337000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1761337000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2048083                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2048083                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.015514                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.015514                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 55433.278781                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55433.278781                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        22794                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22794                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         8980                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8980                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    430419000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    430419000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.004385                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004385                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 47930.846325                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 47930.846325                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1458485                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1458485                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        34834                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        34834                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2817929996                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2817929996                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1493319                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1493319                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.023327                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023327                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 80895.963599                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80895.963599                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        34832                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        34832                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2783019996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2783019996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.023325                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.023325                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 79898.369201                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79898.369201                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   7271867000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3725877                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             44836                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             83.100120                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    17.880272                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data  1006.119728                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.017461                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.982539                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          123                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          877                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7126616                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7126616                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7271867000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7271867000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7271867000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7271867000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst      1415455                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1415455                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1415455                       # number of overall hits
system.cpu.icache.overall_hits::total         1415455                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst         1462                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1462                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1462                       # number of overall misses
system.cpu.icache.overall_misses::total          1462                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    112988500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    112988500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    112988500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    112988500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.switch_cpus.inst      1416917                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1416917                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1416917                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1416917                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.001032                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001032                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.001032                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001032                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 77283.515732                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77283.515732                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 77283.515732                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77283.515732                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          990                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   141.428571                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          855                       # number of writebacks
system.cpu.icache.writebacks::total               855                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          282                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          282                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          282                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          282                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         1180                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1180                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         1180                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1180                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     93655000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     93655000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     93655000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     93655000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000833                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000833                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000833                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000833                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 79368.644068                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79368.644068                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 79368.644068                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79368.644068                       # average overall mshr miss latency
system.cpu.icache.replacements                    855                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1415455                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1415455                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1462                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1462                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    112988500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    112988500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1416917                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1416917                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.001032                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001032                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 77283.515732                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77283.515732                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          282                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          282                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         1180                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1180                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     93655000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     93655000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000833                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000833                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 79368.644068                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79368.644068                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   7271867000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           949.741197                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2751924                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1836                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1498.869281                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   263.237899                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   686.503298                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.257068                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.670413                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.927482                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          981                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          981                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.958008                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2835014                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2835014                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7271867000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7271867000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7271867000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7271867000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   6222323500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.inst           58                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data         4832                       # number of demand (read+write) hits
system.l2.demand_hits::total                     4890                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           58                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data         4832                       # number of overall hits
system.l2.overall_hits::total                    4890                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         1118                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        38980                       # number of demand (read+write) misses
system.l2.demand_misses::total                  40098                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         1118                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        38980                       # number of overall misses
system.l2.overall_misses::total                 40098                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     91223500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   3096451000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3187674500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     91223500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   3096451000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3187674500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         1176                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        43812                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                44988                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         1176                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        43812                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               44988                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.950680                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.889711                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.891304                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.950680                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.889711                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.891304                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 81595.259392                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 79436.916367                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79497.094618                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 81595.259392                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 79436.916367                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79497.094618                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               28160                       # number of writebacks
system.l2.writebacks::total                     28160                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1118                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        38980                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             40098                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1118                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        38980                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            40098                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     80043500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   2706651000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2786694500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     80043500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   2706651000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2786694500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.950680                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.889711                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.891304                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.950680                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.889711                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.891304                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 71595.259392                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 69436.916367                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69497.094618                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 71595.259392                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 69436.916367                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69497.094618                       # average overall mshr miss latency
system.l2.replacements                          38625                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        35139                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            35139                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        35139                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        35139                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          850                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              850                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          850                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          850                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data          353                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   353                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        34479                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               34479                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2726952500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2726952500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        34832                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             34832                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.989866                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.989866                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 79090.243337                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79090.243337                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        34479                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          34479                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2382162500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2382162500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.989866                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.989866                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 69090.243337                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69090.243337                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           58                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 58                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1118                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1118                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     91223500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     91223500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         1176                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1176                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.950680                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.950680                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 81595.259392                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81595.259392                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1118                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1118                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     80043500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     80043500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.950680                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.950680                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 71595.259392                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71595.259392                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         4479                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4479                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data         4501                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4501                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    369498500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    369498500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data         8980                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          8980                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.501225                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.501225                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 82092.534992                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82092.534992                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         4501                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4501                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    324488500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    324488500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.501225                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.501225                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 72092.534992                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72092.534992                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   7271867000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8101.217365                       # Cycle average of tags in use
system.l2.tags.total_refs                      103378                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     46817                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.208130                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      66.185558                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        47.780090                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       677.314823                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst   128.531256                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7181.405638                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.008079                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.005833                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.082680                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.015690                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.876636                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988918                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          102                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8080                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    757755                       # Number of tag accesses
system.l2.tags.data_accesses                   757755                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7271867000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     28160.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1118.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     38975.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000987594250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1749                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1749                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              108044                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              26421                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       40098                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      28160                       # Number of write requests accepted
system.mem_ctrls.readBursts                     40098                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    28160                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      5                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.09                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 40098                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                28160                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   38888                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     949                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     219                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1749                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.918239                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.898440                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     39.502942                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           1652     94.45%     94.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            24      1.37%     95.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            21      1.20%     97.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           16      0.91%     97.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           10      0.57%     98.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            8      0.46%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            4      0.23%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            2      0.11%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            4      0.23%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            3      0.17%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            1      0.06%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            2      0.11%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            1      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-863            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1749                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1749                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.085763                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.079965                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.455789                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1680     96.05%     96.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                8      0.46%     96.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               48      2.74%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               10      0.57%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.11%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1749                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2566272                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1802240                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    412.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    289.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    6203849000                       # Total gap between requests
system.mem_ctrls.avgGap                      90888.23                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst        71552                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data      2494400                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1800576                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 11499241.400740414858                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 400879189.261053383350                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 289373575.642603635788                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst         1118                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data        38980                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        28160                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst     34009500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data   1115369750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 147965983250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     30419.95                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     28613.90                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   5254473.84                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst        71552                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data      2494720                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2566272                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst        71552                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        71552                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1802240                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1802240                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst         1118                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data        38980                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          40098                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        28160                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         28160                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.switch_cpus.inst     11499241                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    400930617                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        412429858                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst     11499241                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     11499241                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    289641000                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       289641000                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    289641000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst     11499241                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    400930617                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       702070858                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                40093                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               28134                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2690                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2599                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2645                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2554                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2395                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2495                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2448                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2327                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2474                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2312                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2466                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2383                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2399                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2660                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2586                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2660                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1811                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         1883                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1813                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1931                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1747                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1802                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1656                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1547                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1707                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1686                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1686                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1678                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1671                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1814                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1835                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1867                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               397635500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             200465000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1149379250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9917.83                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28667.83                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               35216                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              25644                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            87.84                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           91.15                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         7367                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   592.714538                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   380.236417                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   410.152274                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1494     20.28%     20.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          906     12.30%     32.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          467      6.34%     38.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          419      5.69%     44.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          332      4.51%     49.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          326      4.43%     53.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          248      3.37%     56.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          239      3.24%     60.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2936     39.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         7367                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2565952                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1800576                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              412.378431                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              289.373576                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    5.48                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.26                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               89.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   7271867000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        26453700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        14060475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      143892420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      74071800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 491097360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1492493700                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1132439520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    3374508975                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   542.322972                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2915839750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    207740000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   3098743750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        26146680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        13897290                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      142371600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      72787680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 491097360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1257845220                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1330128480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    3334274310                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   535.856792                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   3432437500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    207740000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   2582146000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   7271867000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               5619                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        28160                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9132                       # Transaction distribution
system.membus.trans_dist::ReadExReq             34479                       # Transaction distribution
system.membus.trans_dist::ReadExResp            34479                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5619                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       117488                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       117488                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 117488                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      4368512                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      4368512                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 4368512                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             40098                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   40098    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               40098                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   7271867000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           191981000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          211568250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.4                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         1619313                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      1188492                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        54559                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       848407                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          846135                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.732204                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed          177575                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect           13                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups        14281                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits         7761                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses         6520                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted         1109                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts      2171747                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls          681                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        54438                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples     12059624                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     1.308760                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     2.095790                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      6810788     56.48%     56.48% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1      1620971     13.44%     69.92% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2      1301713     10.79%     80.71% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3       924764      7.67%     88.38% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4       181860      1.51%     89.89% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5       464946      3.86%     93.74% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6       107131      0.89%     94.63% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7        90095      0.75%     95.38% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8       557356      4.62%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total     12059624                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted     10000000                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       15783158                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             4236924                       # Number of memory references committed
system.switch_cpus.commit.loads               2743595                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                  16                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1157594                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating             852328                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer            15241234                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls        171316                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass       192670      1.22%      1.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu     10873441     68.89%     70.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult            7      0.00%     70.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv        21182      0.13%     70.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd       143695      0.91%     71.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     71.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt         1168      0.01%     71.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     71.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     71.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     71.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     71.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     71.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd         3868      0.02%     71.19% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     71.19% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu        11824      0.07%     71.26% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     71.26% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt         7980      0.05%     71.32% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc       282738      1.79%     73.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     73.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     73.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift         1460      0.01%     73.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     73.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     73.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     73.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     73.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     73.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     73.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt         4134      0.03%     73.14% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     73.14% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.14% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult         2067      0.01%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      2726868     17.28%     90.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite      1153087      7.31%     97.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead        16727      0.11%     97.84% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite       340242      2.16%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     15783158                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples       557356                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles          1460102                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       8221855                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles           1835586                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        787560                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles          55281                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved       816723                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred           860                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts       18537214                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts          4355                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.rdAccesses             2955775                       # TLB accesses on read requests
system.switch_cpus.dtb.wrAccesses             1546869                       # TLB accesses on write requests
system.switch_cpus.dtb.rdMisses                  1530                       # TLB misses on read requests
system.switch_cpus.dtb.wrMisses                 16413                       # TLB misses on write requests
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7271867000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles      1476458                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               11759011                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             1619313                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      1031471                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles              10822074                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles          112214                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles          784                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles         4891                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.pendingQuiesceStallCycles           41                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.icacheWaitRetryStallCycles           33                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines           1416918                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes         17649                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples     12360388                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      1.534078                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.887607                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0          9250923     74.84%     74.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1           138312      1.12%     75.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           202383      1.64%     77.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           245008      1.98%     79.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           221143      1.79%     81.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5           318296      2.58%     83.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           256024      2.07%     86.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7           154895      1.25%     87.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8          1573404     12.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total     12360388                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.130121                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.944905                       # Number of inst fetches per cycle
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.wrAccesses             1417682                       # TLB accesses on write requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrMisses                   900                       # TLB misses on write requests
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7271867000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads              907111                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads          358406                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses          286                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation          214                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores          73858                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache            167                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   7271867000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles          55281                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles          1747761                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles         3088468                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles         9944                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles           2320153                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles       5138777                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       18323633                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          4802                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         764244                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents         825959                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents        3561776                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents          509                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands     24238767                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups            50065065                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         31019157                       # Number of integer rename lookups
system.switch_cpus.rename.fpLookups           1010637                       # Number of floating rename lookups
system.switch_cpus.rename.committedMaps      21187688                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps          3050885                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing             674                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing          667                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           3742468                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                 29448346                       # The number of ROB reads
system.switch_cpus.rob.writes                36211203                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts         10000000                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           15783158                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp             10160                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        63299                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          855                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           19138                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            34832                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           34832                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1180                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         8980                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         3211                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       131436                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                134647                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       129984                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      5052864                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                5182848                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           38629                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1802496                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            83617                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.016121                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.125942                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  82269     98.39%     98.39% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1348      1.61%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              83617                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   7271867000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           80823500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1773493                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          65718000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
