$date
	Tue Aug 27 15:49:11 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! sum1 $end
$var wire 1 " cout1 $end
$var reg 3 # i1 [2:0] $end
$var reg 1 $ i2 $end
$var integer 32 % i [31:0] $end
$scope module circuit3_tb $end
$var wire 3 & i1 [0:2] $end
$var wire 1 $ i2 $end
$var wire 1 ' x2 $end
$var wire 1 ( x1 $end
$var wire 1 ! sum1 $end
$var wire 1 " cout1 $end
$scope module fa_1 $end
$var wire 1 ) A $end
$var wire 1 * B $end
$var wire 1 + Cin $end
$var wire 5 , t [4:0] $end
$var wire 1 ( S $end
$var wire 1 ' Cout $end
$scope module G1 $end
$var wire 1 ) i0 $end
$var wire 1 * i1 $end
$var wire 1 - o6 $end
$upscope $end
$scope module G2 $end
$var wire 1 . i0 $end
$var wire 1 + i1 $end
$var wire 1 ( o2 $end
$upscope $end
$scope module G3 $end
$var wire 1 ) i0 $end
$var wire 1 * i1 $end
$var wire 1 / o2 $end
$upscope $end
$scope module G4 $end
$var wire 1 ) i0 $end
$var wire 1 + i1 $end
$var wire 1 0 o2 $end
$upscope $end
$scope module G5 $end
$var wire 1 * i0 $end
$var wire 1 + i1 $end
$var wire 1 1 o2 $end
$upscope $end
$scope module G6 $end
$var wire 1 2 i0 $end
$var wire 1 3 i1 $end
$var wire 1 4 o3 $end
$upscope $end
$scope module G7 $end
$var wire 1 5 i0 $end
$var wire 1 6 i1 $end
$var wire 1 ' o3 $end
$upscope $end
$upscope $end
$scope module fa_2 $end
$var wire 1 ( A $end
$var wire 1 ' B $end
$var wire 1 $ Cin $end
$var wire 5 7 t [4:0] $end
$var wire 1 ! S $end
$var wire 1 " Cout $end
$scope module G1 $end
$var wire 1 ( i0 $end
$var wire 1 ' i1 $end
$var wire 1 8 o6 $end
$upscope $end
$scope module G2 $end
$var wire 1 9 i0 $end
$var wire 1 $ i1 $end
$var wire 1 ! o2 $end
$upscope $end
$scope module G3 $end
$var wire 1 ( i0 $end
$var wire 1 ' i1 $end
$var wire 1 : o2 $end
$upscope $end
$scope module G4 $end
$var wire 1 ( i0 $end
$var wire 1 $ i1 $end
$var wire 1 ; o2 $end
$upscope $end
$scope module G5 $end
$var wire 1 ' i0 $end
$var wire 1 $ i1 $end
$var wire 1 < o2 $end
$upscope $end
$scope module G6 $end
$var wire 1 = i0 $end
$var wire 1 > i1 $end
$var wire 1 ? o3 $end
$upscope $end
$scope module G7 $end
$var wire 1 @ i0 $end
$var wire 1 A i1 $end
$var wire 1 " o3 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0A
0@
0?
0>
0=
0<
0;
0:
09
08
b0 7
06
05
04
03
02
01
00
0/
0.
0-
b0 ,
0+
0*
0)
0(
0'
b0 &
b0 %
0$
b0 #
0"
0!
$end
#10
b1 %
#20
1+
b10 %
b1 #
b1 &
1$
#30
1.
b1 ,
1-
1*
0+
b11 %
b10 #
b10 &
0$
#40
1"
1A
1=
1@
0!
1?
1:
1<
09
1>
1'
08
b11110 7
1;
15
1(
b1001 ,
11
1+
b100 %
b11 #
b11 &
1$
#50
0"
0A
0?
09
0=
0'
08
0:
05
0(
b1 ,
01
0>
0@
0+
0;
b0 7
0<
b101 %
b10 #
b10 &
0$
#60
1"
1A
1=
1@
0!
1?
1:
1<
09
1>
1'
08
b11110 7
1;
15
1(
b1001 ,
11
1+
b110 %
b11 #
b11 &
1$
