// SPDX-FileCopyrightText: 2024 TriliTech <contact@trili.tech>
//
// SPDX-License-Identifier: MIT

//! This module provides a wrapper for controlling the sizes of various caches.
//!
//! In future, this may be expanded to other compile-time-sized types that form
//! part of the machine state (e.g. main memory).

use super::instruction_cache::{self, InstructionCacheLayout};

/// Configuration bucket for the size of caches.
pub enum Sizes<const INSTRUCTION_CACHE_BITS: usize, const INSTRUCTION_CACHE_SIZE: usize> {}

/// Wrapping trait for a bucket containing layouts for various caches used by the machine state.
pub trait CacheLayouts {
    /// Layout for the instruction cache - controlling the number of entries.
    type InstructionCacheLayout: InstructionCacheLayout;
}

impl<const INSTRUCTION_CACHE_BITS: usize, const INSTRUCTION_CACHE_SIZE: usize> CacheLayouts
    for Sizes<INSTRUCTION_CACHE_BITS, INSTRUCTION_CACHE_SIZE>
{
    type InstructionCacheLayout =
        instruction_cache::Layout<INSTRUCTION_CACHE_BITS, INSTRUCTION_CACHE_SIZE>;
}

/// The default configuration of cache layouts.
pub type DefaultCacheLayouts =
    Sizes<{ instruction_cache::DEFAULT_CACHE_BITS }, { instruction_cache::DEFAULT_CACHE_SIZE }>;

/// The default configuration of cache layouts for tests.
pub type TestCacheLayouts =
    Sizes<{ instruction_cache::TEST_CACHE_BITS }, { instruction_cache::TEST_CACHE_SIZE }>;
