// Seed: 2249787868
module module_0 #(
    parameter id_9 = 32'd31
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire _id_9;
  bit  id_10;
  assign id_10 = id_1;
  always repeat (id_5 < -1) id_10 = (id_8) & id_1 * id_8 < id_1 * id_7 - -1'b0;
  assign module_1.id_3 = 0;
  supply0 [1 : id_9] id_11;
  logic   [ -1 : -1] id_12;
  assign id_5 = id_7;
  parameter id_13 = -1;
  assign id_11 = id_7 && id_9;
  always @(posedge id_5) $signed(82);
  ;
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1,
    output logic id_2
    , id_15,
    input tri id_3,
    input tri0 id_4,
    input uwire id_5,
    input wor id_6,
    output uwire id_7,
    output uwire id_8,
    input tri1 id_9,
    input wire id_10,
    input supply1 id_11,
    input wor id_12,
    output wor id_13
);
  always @(posedge 1 or posedge 1) begin : LABEL_0
    id_2 <= -1;
  end
  module_0 modCall_1 (
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15
  );
endmodule
