{"vcs1":{"timestamp_begin":1759406077.306199856, "rt":1.05, "ut":0.37, "st":0.15}}
{"vcselab":{"timestamp_begin":1759406078.431282477, "rt":0.53, "ut":0.18, "st":0.06}}
{"link":{"timestamp_begin":1759406079.019407593, "rt":0.19, "ut":0.08, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1759406076.943796989}
{"VCS_COMP_START_TIME": 1759406076.943796989}
{"VCS_COMP_END_TIME": 1759406079.987424117}
{"VCS_USER_OPTIONS": "-R -sverilog /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/top_tb.sv -debug_access+all -full64 +incdir+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src/AXI+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./include+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim +define+prog0 +prog_path=/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/prog0 +rdcycle=1 +notimingcheck"}
{"vcs1": {"peak_mem": 371704}}
{"vcselab": {"peak_mem": 229968}}
