// Copyright 2024 RISC Zero, Inc.
//
// Licensed under the Apache License, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
//     http://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.

// This code is automatically generated

#include "fp.h"
#include "fpext.h"

#include <cstdint>

constexpr size_t kInvRate = 4;

// clang-format off
namespace risc0::circuit::rv32im {

FpExt poly_fp(size_t cycle, size_t steps, FpExt* poly_mix, Fp** args) {
  size_t mask = steps - 1;
  // loc(unknown)
  Fp x0(1);
  // loc(unknown)
  Fp x1(0);
  // loc(unknown)
  Fp x2(254);
  // loc(unknown)
  Fp x3(2);
  // loc(unknown)
  Fp x4(255);
  // loc(unknown)
  Fp x5(256);
  // loc(unknown)
  Fp x6(2005401601);
  // loc(unknown)
  Fp x7(56284848);
  // loc(unknown)
  Fp x8(56284849);
  // loc(unknown)
  Fp x9(56284850);
  // loc(unknown)
  Fp x10(56284851);
  // loc(unknown)
  Fp x11(56284852);
  // loc(unknown)
  Fp x12(56284853);
  // loc(unknown)
  Fp x13(56284854);
  // loc(unknown)
  Fp x14(56284855);
  // loc(unknown)
  Fp x15(16777216);
  // loc(unknown)
  Fp x16(65536);
  // loc(unknown)
  Fp x17(4);
  // loc(unknown)
  Fp x18(3);
  // loc(unknown)
  Fp x19(1509949441);
  // loc(unknown)
  Fp x20(67108864);
  // loc(unknown)
  Fp x21(15);
  // loc(unknown)
  Fp x22(5);
  // loc(unknown)
  Fp x23(6);
  // loc(unknown)
  Fp x24(7);
  // loc(unknown)
  Fp x25(8);
  // loc(unknown)
  Fp x26(9);
  // loc(unknown)
  Fp x27(10);
  // loc(unknown)
  Fp x28(11);
  // loc(unknown)
  Fp x29(12);
  // loc(unknown)
  Fp x30(13);
  // loc(unknown)
  Fp x31(14);
  // loc(unknown)
  Fp x32(16);
  // loc(unknown)
  Fp x33(128);
  // loc(unknown)
  Fp x34(32);
  // loc(unknown)
  Fp x35(1006632961);
  // loc(unknown)
  Fp x36(64);
  // loc(unknown)
  Fp x37(2013265920);
  // loc(unknown)
  Fp x38(2013265919);
  // loc(unknown)
  Fp x39(248);
  // loc(unknown)
  Fp x40(50331648);
  // loc(unknown)
  Fp x41(1996488705);
  // loc(unknown)
  Fp x42(465814468);
  // loc(unknown)
  Fp x43(51);
  // loc(unknown)
  Fp x44(19);
  // loc(unknown)
  Fp x45(240);
  // loc(unknown)
  Fp x46(99);
  // loc(unknown)
  Fp x47(111);
  // loc(unknown)
  Fp x48(103);
  // loc(unknown)
  Fp x49(55);
  // loc(unknown)
  Fp x50(23);
  // loc(unknown)
  Fp x51(16384);
  // loc(unknown)
  Fp x52(4194304);
  // loc(unknown)
  Fp x53(35);
  // loc(unknown)
  Fp x54(131072);
  // loc(unknown)
  Fp x55(131070);
  // loc(unknown)
  Fp x56(115);
  // loc(unknown)
  Fp x57(50331653);
  // loc(unknown)
  Fp x58(50331659);
  // loc(unknown)
  Fp x59(50331658);
  // loc(unknown)
  Fp x60(50331662);
  // loc(unknown)
  Fp x61(50331660);
  // loc(unknown)
  Fp x62(50331661);
  // loc(unknown)
  Fp x63(1024);
  // loc(unknown)
  Fp x64(512);
  // loc(unknown)
  Fp x65(2048);
  // loc(unknown)
  Fp x66(4096);
  // loc(unknown)
  Fp x67(8192);
  // loc(unknown)
  Fp x68(32768);
  // loc(unknown)
  Fp x69(2013235201);
  // loc(unknown)
  Fp x70(56360967);
  // loc(unknown)
  Fp x71(56360975);
  // loc(unknown)
  Fp x72(47);
  // loc(unknown)
  Fp x73(56361023);
  // loc(unknown)
  Fp x74(219862);
  // loc(unknown)
  Fp x75(54525952);
  // loc(unknown)
  Fp x76(56361024);
  // loc(unknown)
  Fp x77(56361032);
  // loc(unknown)
  Fp x78(67108863);
  // loc(unknown)
  Fp x79(33554431);
  // loc(unknown)
  Fp x80(2013265910);
  // loc("zirgen/circuit/rv32im/v1/edsl/rv32im.cpp":43:0)
  FpExt x81 = FpExt(0);
  // loc("Top/Code/OneHot/hot[1](Reg)"("./zirgen/components/mux.h":49:0))
  auto x82 = args[0][2 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("Top/Code/OneHot/hot[1](Reg)"("zirgen/circuit/rv32im/v1/edsl/top.cpp":17:0))
  auto x83 = args[0][2 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/top.cpp":17:0)
  auto x84 = x0 - x83;
  // loc("Top/Code/Mux/1(SetupInfo)/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x85 = args[0][9 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/bytes.cpp":21:0)
  auto x86 = args[2][3 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/bytes.cpp":21:0)
  FpExt x87 = x81 + x86 * poly_mix[0];
  // loc("zirgen/components/bytes.cpp":22:0)
  auto x88 = args[2][4 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/bytes.cpp":22:0)
  FpExt x89 = x87 + x88 * poly_mix[1];
  // loc("zirgen/components/bytes.cpp":116:0)
  FpExt x90 = x81 + x84 * x89 * poly_mix[0];
  // loc("zirgen/components/bytes.cpp":117:0)
  auto x91 = x0 - x84;
  // loc("Top/mux(Mux)/bytes_setup(BytesSetupStep)/BytesSetup/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x92 = args[2][43 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/bytes_setup(BytesSetupStep)/BytesSetup/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x93 = args[2][44 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("zirgen/components/bytes.cpp":44:0)
  auto x94 = x86 - x92;
  // loc("zirgen/components/bytes.cpp":45:0)
  auto x95 = x88 - x93;
  // loc("zirgen/components/bytes.cpp":48:0)
  auto x96 = x94 - x0;
  // loc("zirgen/components/bytes.cpp":48:0)
  auto x97 = x94 * x96;
  // loc("zirgen/components/bytes.cpp":48:0)
  FpExt x98 = x81 + x97 * poly_mix[0];
  // loc("zirgen/components/bytes.cpp":51:0)
  auto x99 = x95 + x2;
  // loc("zirgen/components/bytes.cpp":51:0)
  auto x100 = x94 * x99;
  // loc("zirgen/components/bytes.cpp":51:0)
  FpExt x101 = x98 + x100 * poly_mix[1];
  // loc("zirgen/components/bytes.cpp":54:0)
  auto x102 = x95 - x3;
  // loc("zirgen/components/bytes.cpp":54:0)
  auto x103 = x96 * x102;
  // loc("zirgen/components/bytes.cpp":54:0)
  FpExt x104 = x101 + x103 * poly_mix[2];
  // loc("zirgen/components/bytes.cpp":117:0)
  FpExt x105 = x90 + x91 * x104 * poly_mix[2];
  // loc("Top/mux(Mux)/bytes_setup(BytesSetupStep)/BytesSetup/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/edsl.h":117:0))
  auto x106 = args[2][5 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/bytes.cpp":44:0)
  auto x107 = x106 - x86;
  // loc("Top/mux(Mux)/bytes_setup(BytesSetupStep)/BytesSetup/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/edsl.h":117:0))
  auto x108 = args[2][6 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/bytes.cpp":45:0)
  auto x109 = x108 - x88;
  // loc("zirgen/components/bytes.cpp":48:0)
  auto x110 = x107 - x0;
  // loc("zirgen/components/bytes.cpp":48:0)
  auto x111 = x107 * x110;
  // loc("zirgen/components/bytes.cpp":48:0)
  FpExt x112 = x105 + x111 * poly_mix[5];
  // loc("zirgen/components/bytes.cpp":51:0)
  auto x113 = x109 + x2;
  // loc("zirgen/components/bytes.cpp":51:0)
  auto x114 = x107 * x113;
  // loc("zirgen/components/bytes.cpp":51:0)
  FpExt x115 = x112 + x114 * poly_mix[6];
  // loc("zirgen/components/bytes.cpp":54:0)
  auto x116 = x109 - x3;
  // loc("zirgen/components/bytes.cpp":54:0)
  auto x117 = x110 * x116;
  // loc("zirgen/components/bytes.cpp":54:0)
  FpExt x118 = x115 + x117 * poly_mix[7];
  // loc("Top/mux(Mux)/bytes_setup(BytesSetupStep)/BytesSetup/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/edsl.h":117:0))
  auto x119 = args[2][7 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/bytes.cpp":44:0)
  auto x120 = x119 - x106;
  // loc("Top/mux(Mux)/bytes_setup(BytesSetupStep)/BytesSetup/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/edsl.h":117:0))
  auto x121 = args[2][8 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/bytes.cpp":45:0)
  auto x122 = x121 - x108;
  // loc("zirgen/components/bytes.cpp":48:0)
  auto x123 = x120 - x0;
  // loc("zirgen/components/bytes.cpp":48:0)
  auto x124 = x120 * x123;
  // loc("zirgen/components/bytes.cpp":48:0)
  FpExt x125 = x118 + x124 * poly_mix[8];
  // loc("zirgen/components/bytes.cpp":51:0)
  auto x126 = x122 + x2;
  // loc("zirgen/components/bytes.cpp":51:0)
  auto x127 = x120 * x126;
  // loc("zirgen/components/bytes.cpp":51:0)
  FpExt x128 = x125 + x127 * poly_mix[9];
  // loc("zirgen/components/bytes.cpp":54:0)
  auto x129 = x122 - x3;
  // loc("zirgen/components/bytes.cpp":54:0)
  auto x130 = x123 * x129;
  // loc("zirgen/components/bytes.cpp":54:0)
  FpExt x131 = x128 + x130 * poly_mix[10];
  // loc("Top/mux(Mux)/bytes_setup(BytesSetupStep)/BytesSetup/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/edsl.h":117:0))
  auto x132 = args[2][9 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/bytes.cpp":44:0)
  auto x133 = x132 - x119;
  // loc("Top/mux(Mux)/bytes_setup(BytesSetupStep)/BytesSetup/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/edsl.h":117:0))
  auto x134 = args[2][10 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/bytes.cpp":45:0)
  auto x135 = x134 - x121;
  // loc("zirgen/components/bytes.cpp":48:0)
  auto x136 = x133 - x0;
  // loc("zirgen/components/bytes.cpp":48:0)
  auto x137 = x133 * x136;
  // loc("zirgen/components/bytes.cpp":48:0)
  FpExt x138 = x131 + x137 * poly_mix[11];
  // loc("zirgen/components/bytes.cpp":51:0)
  auto x139 = x135 + x2;
  // loc("zirgen/components/bytes.cpp":51:0)
  auto x140 = x133 * x139;
  // loc("zirgen/components/bytes.cpp":51:0)
  FpExt x141 = x138 + x140 * poly_mix[12];
  // loc("zirgen/components/bytes.cpp":54:0)
  auto x142 = x135 - x3;
  // loc("zirgen/components/bytes.cpp":54:0)
  auto x143 = x136 * x142;
  // loc("zirgen/components/bytes.cpp":54:0)
  FpExt x144 = x141 + x143 * poly_mix[13];
  // loc("Top/mux(Mux)/bytes_setup(BytesSetupStep)/BytesSetup/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/edsl.h":117:0))
  auto x145 = args[2][11 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/bytes.cpp":44:0)
  auto x146 = x145 - x132;
  // loc("Top/mux(Mux)/bytes_setup(BytesSetupStep)/BytesSetup/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/edsl.h":117:0))
  auto x147 = args[2][12 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/bytes.cpp":45:0)
  auto x148 = x147 - x134;
  // loc("zirgen/components/bytes.cpp":48:0)
  auto x149 = x146 - x0;
  // loc("zirgen/components/bytes.cpp":48:0)
  auto x150 = x146 * x149;
  // loc("zirgen/components/bytes.cpp":48:0)
  FpExt x151 = x144 + x150 * poly_mix[14];
  // loc("zirgen/components/bytes.cpp":51:0)
  auto x152 = x148 + x2;
  // loc("zirgen/components/bytes.cpp":51:0)
  auto x153 = x146 * x152;
  // loc("zirgen/components/bytes.cpp":51:0)
  FpExt x154 = x151 + x153 * poly_mix[15];
  // loc("zirgen/components/bytes.cpp":54:0)
  auto x155 = x148 - x3;
  // loc("zirgen/components/bytes.cpp":54:0)
  auto x156 = x149 * x155;
  // loc("zirgen/components/bytes.cpp":54:0)
  FpExt x157 = x154 + x156 * poly_mix[16];
  // loc("Top/mux(Mux)/bytes_setup(BytesSetupStep)/BytesSetup/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/edsl.h":117:0))
  auto x158 = args[2][13 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/bytes.cpp":44:0)
  auto x159 = x158 - x145;
  // loc("Top/mux(Mux)/bytes_setup(BytesSetupStep)/BytesSetup/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/edsl.h":117:0))
  auto x160 = args[2][14 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/bytes.cpp":45:0)
  auto x161 = x160 - x147;
  // loc("zirgen/components/bytes.cpp":48:0)
  auto x162 = x159 - x0;
  // loc("zirgen/components/bytes.cpp":48:0)
  auto x163 = x159 * x162;
  // loc("zirgen/components/bytes.cpp":48:0)
  FpExt x164 = x157 + x163 * poly_mix[17];
  // loc("zirgen/components/bytes.cpp":51:0)
  auto x165 = x161 + x2;
  // loc("zirgen/components/bytes.cpp":51:0)
  auto x166 = x159 * x165;
  // loc("zirgen/components/bytes.cpp":51:0)
  FpExt x167 = x164 + x166 * poly_mix[18];
  // loc("zirgen/components/bytes.cpp":54:0)
  auto x168 = x161 - x3;
  // loc("zirgen/components/bytes.cpp":54:0)
  auto x169 = x162 * x168;
  // loc("zirgen/components/bytes.cpp":54:0)
  FpExt x170 = x167 + x169 * poly_mix[19];
  // loc("Top/mux(Mux)/bytes_setup(BytesSetupStep)/BytesSetup/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/edsl.h":117:0))
  auto x171 = args[2][15 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/bytes.cpp":44:0)
  auto x172 = x171 - x158;
  // loc("Top/mux(Mux)/bytes_setup(BytesSetupStep)/BytesSetup/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/edsl.h":117:0))
  auto x173 = args[2][16 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/bytes.cpp":45:0)
  auto x174 = x173 - x160;
  // loc("zirgen/components/bytes.cpp":48:0)
  auto x175 = x172 - x0;
  // loc("zirgen/components/bytes.cpp":48:0)
  auto x176 = x172 * x175;
  // loc("zirgen/components/bytes.cpp":48:0)
  FpExt x177 = x170 + x176 * poly_mix[20];
  // loc("zirgen/components/bytes.cpp":51:0)
  auto x178 = x174 + x2;
  // loc("zirgen/components/bytes.cpp":51:0)
  auto x179 = x172 * x178;
  // loc("zirgen/components/bytes.cpp":51:0)
  FpExt x180 = x177 + x179 * poly_mix[21];
  // loc("zirgen/components/bytes.cpp":54:0)
  auto x181 = x174 - x3;
  // loc("zirgen/components/bytes.cpp":54:0)
  auto x182 = x175 * x181;
  // loc("zirgen/components/bytes.cpp":54:0)
  FpExt x183 = x180 + x182 * poly_mix[22];
  // loc("Top/mux(Mux)/bytes_setup(BytesSetupStep)/BytesSetup/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/edsl.h":117:0))
  auto x184 = args[2][17 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/bytes.cpp":44:0)
  auto x185 = x184 - x171;
  // loc("Top/mux(Mux)/bytes_setup(BytesSetupStep)/BytesSetup/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/edsl.h":117:0))
  auto x186 = args[2][18 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/bytes.cpp":45:0)
  auto x187 = x186 - x173;
  // loc("zirgen/components/bytes.cpp":48:0)
  auto x188 = x185 - x0;
  // loc("zirgen/components/bytes.cpp":48:0)
  auto x189 = x185 * x188;
  // loc("zirgen/components/bytes.cpp":48:0)
  FpExt x190 = x183 + x189 * poly_mix[23];
  // loc("zirgen/components/bytes.cpp":51:0)
  auto x191 = x187 + x2;
  // loc("zirgen/components/bytes.cpp":51:0)
  auto x192 = x185 * x191;
  // loc("zirgen/components/bytes.cpp":51:0)
  FpExt x193 = x190 + x192 * poly_mix[24];
  // loc("zirgen/components/bytes.cpp":54:0)
  auto x194 = x187 - x3;
  // loc("zirgen/components/bytes.cpp":54:0)
  auto x195 = x188 * x194;
  // loc("zirgen/components/bytes.cpp":54:0)
  FpExt x196 = x193 + x195 * poly_mix[25];
  // loc("zirgen/components/bytes.cpp":126:0)
  auto x197 = args[2][19 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/bytes.cpp":126:0)
  FpExt x198 = x81 + x197 * poly_mix[0];
  // loc("zirgen/components/bytes.cpp":127:0)
  auto x199 = args[2][20 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/bytes.cpp":127:0)
  FpExt x200 = x198 + x199 * poly_mix[1];
  // loc("zirgen/components/bytes.cpp":126:0)
  auto x201 = args[2][21 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/bytes.cpp":126:0)
  FpExt x202 = x200 + x201 * poly_mix[2];
  // loc("zirgen/components/bytes.cpp":127:0)
  auto x203 = args[2][22 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/bytes.cpp":127:0)
  FpExt x204 = x202 + x203 * poly_mix[3];
  // loc("zirgen/components/bytes.cpp":126:0)
  auto x205 = args[2][23 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/bytes.cpp":126:0)
  FpExt x206 = x204 + x205 * poly_mix[4];
  // loc("zirgen/components/bytes.cpp":127:0)
  auto x207 = args[2][24 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/bytes.cpp":127:0)
  FpExt x208 = x206 + x207 * poly_mix[5];
  // loc("zirgen/components/bytes.cpp":126:0)
  auto x209 = args[2][25 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/bytes.cpp":126:0)
  FpExt x210 = x208 + x209 * poly_mix[6];
  // loc("zirgen/components/bytes.cpp":127:0)
  auto x211 = args[2][26 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/bytes.cpp":127:0)
  FpExt x212 = x210 + x211 * poly_mix[7];
  // loc("zirgen/components/bytes.cpp":126:0)
  auto x213 = args[2][27 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/bytes.cpp":126:0)
  FpExt x214 = x212 + x213 * poly_mix[8];
  // loc("zirgen/components/bytes.cpp":127:0)
  auto x215 = args[2][28 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/bytes.cpp":127:0)
  FpExt x216 = x214 + x215 * poly_mix[9];
  // loc("zirgen/components/bytes.cpp":126:0)
  auto x217 = args[2][29 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/bytes.cpp":126:0)
  FpExt x218 = x216 + x217 * poly_mix[10];
  // loc("zirgen/components/bytes.cpp":127:0)
  auto x219 = args[2][30 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/bytes.cpp":127:0)
  FpExt x220 = x218 + x219 * poly_mix[11];
  // loc("zirgen/components/bytes.cpp":126:0)
  auto x221 = args[2][31 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/bytes.cpp":126:0)
  FpExt x222 = x220 + x221 * poly_mix[12];
  // loc("zirgen/components/bytes.cpp":127:0)
  auto x223 = args[2][32 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/bytes.cpp":127:0)
  FpExt x224 = x222 + x223 * poly_mix[13];
  // loc("zirgen/components/bytes.cpp":126:0)
  auto x225 = args[2][33 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/bytes.cpp":126:0)
  FpExt x226 = x224 + x225 * poly_mix[14];
  // loc("zirgen/components/bytes.cpp":127:0)
  auto x227 = args[2][34 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/bytes.cpp":127:0)
  FpExt x228 = x226 + x227 * poly_mix[15];
  // loc("zirgen/components/bytes.cpp":126:0)
  auto x229 = args[2][35 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/bytes.cpp":126:0)
  FpExt x230 = x228 + x229 * poly_mix[16];
  // loc("zirgen/components/bytes.cpp":127:0)
  auto x231 = args[2][36 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/bytes.cpp":127:0)
  FpExt x232 = x230 + x231 * poly_mix[17];
  // loc("zirgen/components/bytes.cpp":126:0)
  auto x233 = args[2][37 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/bytes.cpp":126:0)
  FpExt x234 = x232 + x233 * poly_mix[18];
  // loc("zirgen/components/bytes.cpp":127:0)
  auto x235 = args[2][38 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/bytes.cpp":127:0)
  FpExt x236 = x234 + x235 * poly_mix[19];
  // loc("zirgen/components/bytes.cpp":126:0)
  auto x237 = args[2][39 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/bytes.cpp":126:0)
  FpExt x238 = x236 + x237 * poly_mix[20];
  // loc("zirgen/components/bytes.cpp":127:0)
  auto x239 = args[2][40 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/bytes.cpp":127:0)
  FpExt x240 = x238 + x239 * poly_mix[21];
  // loc("zirgen/components/bytes.cpp":126:0)
  auto x241 = args[2][41 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/bytes.cpp":126:0)
  FpExt x242 = x240 + x241 * poly_mix[22];
  // loc("zirgen/components/bytes.cpp":127:0)
  auto x243 = args[2][42 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/bytes.cpp":127:0)
  FpExt x244 = x242 + x243 * poly_mix[23];
  // loc("zirgen/components/bytes.cpp":126:0)
  auto x245 = args[2][43 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/bytes.cpp":126:0)
  FpExt x246 = x244 + x245 * poly_mix[24];
  // loc("zirgen/components/bytes.cpp":127:0)
  auto x247 = args[2][44 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/bytes.cpp":127:0)
  FpExt x248 = x246 + x247 * poly_mix[25];
  // loc("zirgen/components/bytes.cpp":124:0)
  FpExt x249 = x196 + x85 * x248 * poly_mix[26];
  // loc("zirgen/components/bytes.cpp":130:0)
  auto x250 = x0 - x85;
  // loc("zirgen/components/bytes.cpp":44:0)
  auto x251 = x197 - x184;
  // loc("zirgen/components/bytes.cpp":45:0)
  auto x252 = x199 - x186;
  // loc("zirgen/components/bytes.cpp":48:0)
  auto x253 = x251 - x0;
  // loc("zirgen/components/bytes.cpp":48:0)
  auto x254 = x251 * x253;
  // loc("zirgen/components/bytes.cpp":48:0)
  FpExt x255 = x81 + x254 * poly_mix[0];
  // loc("zirgen/components/bytes.cpp":51:0)
  auto x256 = x252 + x2;
  // loc("zirgen/components/bytes.cpp":51:0)
  auto x257 = x251 * x256;
  // loc("zirgen/components/bytes.cpp":51:0)
  FpExt x258 = x255 + x257 * poly_mix[1];
  // loc("zirgen/components/bytes.cpp":54:0)
  auto x259 = x252 - x3;
  // loc("zirgen/components/bytes.cpp":54:0)
  auto x260 = x253 * x259;
  // loc("zirgen/components/bytes.cpp":54:0)
  FpExt x261 = x258 + x260 * poly_mix[2];
  // loc("zirgen/components/bytes.cpp":44:0)
  auto x262 = x201 - x197;
  // loc("zirgen/components/bytes.cpp":45:0)
  auto x263 = x203 - x199;
  // loc("zirgen/components/bytes.cpp":48:0)
  auto x264 = x262 - x0;
  // loc("zirgen/components/bytes.cpp":48:0)
  auto x265 = x262 * x264;
  // loc("zirgen/components/bytes.cpp":48:0)
  FpExt x266 = x261 + x265 * poly_mix[3];
  // loc("zirgen/components/bytes.cpp":51:0)
  auto x267 = x263 + x2;
  // loc("zirgen/components/bytes.cpp":51:0)
  auto x268 = x262 * x267;
  // loc("zirgen/components/bytes.cpp":51:0)
  FpExt x269 = x266 + x268 * poly_mix[4];
  // loc("zirgen/components/bytes.cpp":54:0)
  auto x270 = x263 - x3;
  // loc("zirgen/components/bytes.cpp":54:0)
  auto x271 = x264 * x270;
  // loc("zirgen/components/bytes.cpp":54:0)
  FpExt x272 = x269 + x271 * poly_mix[5];
  // loc("zirgen/components/bytes.cpp":44:0)
  auto x273 = x205 - x201;
  // loc("zirgen/components/bytes.cpp":45:0)
  auto x274 = x207 - x203;
  // loc("zirgen/components/bytes.cpp":48:0)
  auto x275 = x273 - x0;
  // loc("zirgen/components/bytes.cpp":48:0)
  auto x276 = x273 * x275;
  // loc("zirgen/components/bytes.cpp":48:0)
  FpExt x277 = x272 + x276 * poly_mix[6];
  // loc("zirgen/components/bytes.cpp":51:0)
  auto x278 = x274 + x2;
  // loc("zirgen/components/bytes.cpp":51:0)
  auto x279 = x273 * x278;
  // loc("zirgen/components/bytes.cpp":51:0)
  FpExt x280 = x277 + x279 * poly_mix[7];
  // loc("zirgen/components/bytes.cpp":54:0)
  auto x281 = x274 - x3;
  // loc("zirgen/components/bytes.cpp":54:0)
  auto x282 = x275 * x281;
  // loc("zirgen/components/bytes.cpp":54:0)
  FpExt x283 = x280 + x282 * poly_mix[8];
  // loc("zirgen/components/bytes.cpp":44:0)
  auto x284 = x209 - x205;
  // loc("zirgen/components/bytes.cpp":45:0)
  auto x285 = x211 - x207;
  // loc("zirgen/components/bytes.cpp":48:0)
  auto x286 = x284 - x0;
  // loc("zirgen/components/bytes.cpp":48:0)
  auto x287 = x284 * x286;
  // loc("zirgen/components/bytes.cpp":48:0)
  FpExt x288 = x283 + x287 * poly_mix[9];
  // loc("zirgen/components/bytes.cpp":51:0)
  auto x289 = x285 + x2;
  // loc("zirgen/components/bytes.cpp":51:0)
  auto x290 = x284 * x289;
  // loc("zirgen/components/bytes.cpp":51:0)
  FpExt x291 = x288 + x290 * poly_mix[10];
  // loc("zirgen/components/bytes.cpp":54:0)
  auto x292 = x285 - x3;
  // loc("zirgen/components/bytes.cpp":54:0)
  auto x293 = x286 * x292;
  // loc("zirgen/components/bytes.cpp":54:0)
  FpExt x294 = x291 + x293 * poly_mix[11];
  // loc("zirgen/components/bytes.cpp":44:0)
  auto x295 = x213 - x209;
  // loc("zirgen/components/bytes.cpp":45:0)
  auto x296 = x215 - x211;
  // loc("zirgen/components/bytes.cpp":48:0)
  auto x297 = x295 - x0;
  // loc("zirgen/components/bytes.cpp":48:0)
  auto x298 = x295 * x297;
  // loc("zirgen/components/bytes.cpp":48:0)
  FpExt x299 = x294 + x298 * poly_mix[12];
  // loc("zirgen/components/bytes.cpp":51:0)
  auto x300 = x296 + x2;
  // loc("zirgen/components/bytes.cpp":51:0)
  auto x301 = x295 * x300;
  // loc("zirgen/components/bytes.cpp":51:0)
  FpExt x302 = x299 + x301 * poly_mix[13];
  // loc("zirgen/components/bytes.cpp":54:0)
  auto x303 = x296 - x3;
  // loc("zirgen/components/bytes.cpp":54:0)
  auto x304 = x297 * x303;
  // loc("zirgen/components/bytes.cpp":54:0)
  FpExt x305 = x302 + x304 * poly_mix[14];
  // loc("zirgen/components/bytes.cpp":44:0)
  auto x306 = x217 - x213;
  // loc("zirgen/components/bytes.cpp":45:0)
  auto x307 = x219 - x215;
  // loc("zirgen/components/bytes.cpp":48:0)
  auto x308 = x306 - x0;
  // loc("zirgen/components/bytes.cpp":48:0)
  auto x309 = x306 * x308;
  // loc("zirgen/components/bytes.cpp":48:0)
  FpExt x310 = x305 + x309 * poly_mix[15];
  // loc("zirgen/components/bytes.cpp":51:0)
  auto x311 = x307 + x2;
  // loc("zirgen/components/bytes.cpp":51:0)
  auto x312 = x306 * x311;
  // loc("zirgen/components/bytes.cpp":51:0)
  FpExt x313 = x310 + x312 * poly_mix[16];
  // loc("zirgen/components/bytes.cpp":54:0)
  auto x314 = x307 - x3;
  // loc("zirgen/components/bytes.cpp":54:0)
  auto x315 = x308 * x314;
  // loc("zirgen/components/bytes.cpp":54:0)
  FpExt x316 = x313 + x315 * poly_mix[17];
  // loc("zirgen/components/bytes.cpp":44:0)
  auto x317 = x221 - x217;
  // loc("zirgen/components/bytes.cpp":45:0)
  auto x318 = x223 - x219;
  // loc("zirgen/components/bytes.cpp":48:0)
  auto x319 = x317 - x0;
  // loc("zirgen/components/bytes.cpp":48:0)
  auto x320 = x317 * x319;
  // loc("zirgen/components/bytes.cpp":48:0)
  FpExt x321 = x316 + x320 * poly_mix[18];
  // loc("zirgen/components/bytes.cpp":51:0)
  auto x322 = x318 + x2;
  // loc("zirgen/components/bytes.cpp":51:0)
  auto x323 = x317 * x322;
  // loc("zirgen/components/bytes.cpp":51:0)
  FpExt x324 = x321 + x323 * poly_mix[19];
  // loc("zirgen/components/bytes.cpp":54:0)
  auto x325 = x318 - x3;
  // loc("zirgen/components/bytes.cpp":54:0)
  auto x326 = x319 * x325;
  // loc("zirgen/components/bytes.cpp":54:0)
  FpExt x327 = x324 + x326 * poly_mix[20];
  // loc("zirgen/components/bytes.cpp":44:0)
  auto x328 = x225 - x221;
  // loc("zirgen/components/bytes.cpp":45:0)
  auto x329 = x227 - x223;
  // loc("zirgen/components/bytes.cpp":48:0)
  auto x330 = x328 - x0;
  // loc("zirgen/components/bytes.cpp":48:0)
  auto x331 = x328 * x330;
  // loc("zirgen/components/bytes.cpp":48:0)
  FpExt x332 = x327 + x331 * poly_mix[21];
  // loc("zirgen/components/bytes.cpp":51:0)
  auto x333 = x329 + x2;
  // loc("zirgen/components/bytes.cpp":51:0)
  auto x334 = x328 * x333;
  // loc("zirgen/components/bytes.cpp":51:0)
  FpExt x335 = x332 + x334 * poly_mix[22];
  // loc("zirgen/components/bytes.cpp":54:0)
  auto x336 = x329 - x3;
  // loc("zirgen/components/bytes.cpp":54:0)
  auto x337 = x330 * x336;
  // loc("zirgen/components/bytes.cpp":54:0)
  FpExt x338 = x335 + x337 * poly_mix[23];
  // loc("zirgen/components/bytes.cpp":44:0)
  auto x339 = x229 - x225;
  // loc("zirgen/components/bytes.cpp":45:0)
  auto x340 = x231 - x227;
  // loc("zirgen/components/bytes.cpp":48:0)
  auto x341 = x339 - x0;
  // loc("zirgen/components/bytes.cpp":48:0)
  auto x342 = x339 * x341;
  // loc("zirgen/components/bytes.cpp":48:0)
  FpExt x343 = x338 + x342 * poly_mix[24];
  // loc("zirgen/components/bytes.cpp":51:0)
  auto x344 = x340 + x2;
  // loc("zirgen/components/bytes.cpp":51:0)
  auto x345 = x339 * x344;
  // loc("zirgen/components/bytes.cpp":51:0)
  FpExt x346 = x343 + x345 * poly_mix[25];
  // loc("zirgen/components/bytes.cpp":54:0)
  auto x347 = x340 - x3;
  // loc("zirgen/components/bytes.cpp":54:0)
  auto x348 = x341 * x347;
  // loc("zirgen/components/bytes.cpp":54:0)
  FpExt x349 = x346 + x348 * poly_mix[26];
  // loc("zirgen/components/bytes.cpp":44:0)
  auto x350 = x233 - x229;
  // loc("zirgen/components/bytes.cpp":45:0)
  auto x351 = x235 - x231;
  // loc("zirgen/components/bytes.cpp":48:0)
  auto x352 = x350 - x0;
  // loc("zirgen/components/bytes.cpp":48:0)
  auto x353 = x350 * x352;
  // loc("zirgen/components/bytes.cpp":48:0)
  FpExt x354 = x349 + x353 * poly_mix[27];
  // loc("zirgen/components/bytes.cpp":51:0)
  auto x355 = x351 + x2;
  // loc("zirgen/components/bytes.cpp":51:0)
  auto x356 = x350 * x355;
  // loc("zirgen/components/bytes.cpp":51:0)
  FpExt x357 = x354 + x356 * poly_mix[28];
  // loc("zirgen/components/bytes.cpp":54:0)
  auto x358 = x351 - x3;
  // loc("zirgen/components/bytes.cpp":54:0)
  auto x359 = x352 * x358;
  // loc("zirgen/components/bytes.cpp":54:0)
  FpExt x360 = x357 + x359 * poly_mix[29];
  // loc("zirgen/components/bytes.cpp":44:0)
  auto x361 = x237 - x233;
  // loc("zirgen/components/bytes.cpp":45:0)
  auto x362 = x239 - x235;
  // loc("zirgen/components/bytes.cpp":48:0)
  auto x363 = x361 - x0;
  // loc("zirgen/components/bytes.cpp":48:0)
  auto x364 = x361 * x363;
  // loc("zirgen/components/bytes.cpp":48:0)
  FpExt x365 = x360 + x364 * poly_mix[30];
  // loc("zirgen/components/bytes.cpp":51:0)
  auto x366 = x362 + x2;
  // loc("zirgen/components/bytes.cpp":51:0)
  auto x367 = x361 * x366;
  // loc("zirgen/components/bytes.cpp":51:0)
  FpExt x368 = x365 + x367 * poly_mix[31];
  // loc("zirgen/components/bytes.cpp":54:0)
  auto x369 = x362 - x3;
  // loc("zirgen/components/bytes.cpp":54:0)
  auto x370 = x363 * x369;
  // loc("zirgen/components/bytes.cpp":54:0)
  FpExt x371 = x368 + x370 * poly_mix[32];
  // loc("zirgen/components/bytes.cpp":44:0)
  auto x372 = x241 - x237;
  // loc("zirgen/components/bytes.cpp":45:0)
  auto x373 = x243 - x239;
  // loc("zirgen/components/bytes.cpp":48:0)
  auto x374 = x372 - x0;
  // loc("zirgen/components/bytes.cpp":48:0)
  auto x375 = x372 * x374;
  // loc("zirgen/components/bytes.cpp":48:0)
  FpExt x376 = x371 + x375 * poly_mix[33];
  // loc("zirgen/components/bytes.cpp":51:0)
  auto x377 = x373 + x2;
  // loc("zirgen/components/bytes.cpp":51:0)
  auto x378 = x372 * x377;
  // loc("zirgen/components/bytes.cpp":51:0)
  FpExt x379 = x376 + x378 * poly_mix[34];
  // loc("zirgen/components/bytes.cpp":54:0)
  auto x380 = x373 - x3;
  // loc("zirgen/components/bytes.cpp":54:0)
  auto x381 = x374 * x380;
  // loc("zirgen/components/bytes.cpp":54:0)
  FpExt x382 = x379 + x381 * poly_mix[35];
  // loc("zirgen/components/bytes.cpp":44:0)
  auto x383 = x245 - x241;
  // loc("zirgen/components/bytes.cpp":45:0)
  auto x384 = x247 - x243;
  // loc("zirgen/components/bytes.cpp":48:0)
  auto x385 = x383 - x0;
  // loc("zirgen/components/bytes.cpp":48:0)
  auto x386 = x383 * x385;
  // loc("zirgen/components/bytes.cpp":48:0)
  FpExt x387 = x382 + x386 * poly_mix[36];
  // loc("zirgen/components/bytes.cpp":51:0)
  auto x388 = x384 + x2;
  // loc("zirgen/components/bytes.cpp":51:0)
  auto x389 = x383 * x388;
  // loc("zirgen/components/bytes.cpp":51:0)
  FpExt x390 = x387 + x389 * poly_mix[37];
  // loc("zirgen/components/bytes.cpp":54:0)
  auto x391 = x384 - x3;
  // loc("zirgen/components/bytes.cpp":54:0)
  auto x392 = x385 * x391;
  // loc("zirgen/components/bytes.cpp":54:0)
  FpExt x393 = x390 + x392 * poly_mix[38];
  // loc("zirgen/components/bytes.cpp":130:0)
  FpExt x394 = x249 + x250 * x393 * poly_mix[52];
  // loc("./zirgen/components/mux.h":49:0)
  FpExt x395 = x81 + x82 * x394 * poly_mix[0];
  // loc("Top/Code/OneHot/hot[3](Reg)"("./zirgen/components/mux.h":49:0))
  auto x396 = args[0][4 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("Top/Code/Mux/3(RamLoadInfo)/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x397 = args[0][10 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x398 = x397 - x171;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x399 = x398 * x6;
  // loc("zirgen/components/bytes.cpp":101:0)
  auto x400 = x173 - x399;
  // loc("zirgen/components/bytes.cpp":101:0)
  FpExt x401 = x81 + x400 * poly_mix[0];
  // loc("Top/Code/Mux/3(RamLoadInfo)/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x402 = args[0][11 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x403 = x402 - x184;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x404 = x403 * x6;
  // loc("zirgen/components/bytes.cpp":101:0)
  auto x405 = x186 - x404;
  // loc("zirgen/components/bytes.cpp":101:0)
  FpExt x406 = x401 + x405 * poly_mix[1];
  // loc("Top/Code/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x407 = args[0][0 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x408 = args[2][117 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x409 = x408 - x171;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x410 = x406 + x409 * poly_mix[2];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x411 = args[2][118 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x412 = x411 - x173;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x413 = x410 + x412 * poly_mix[3];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x414 = args[2][119 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x415 = x414 - x184;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x416 = x413 + x415 * poly_mix[4];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x417 = args[2][120 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x418 = x417 - x186;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x419 = x416 + x418 * poly_mix[5];
  // loc("zirgen/components/ram.cpp":168:0)
  auto x420 = args[2][114 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/ram.cpp":168:0)
  auto x421 = x420 - x85;
  // loc("zirgen/components/ram.cpp":168:0)
  FpExt x422 = x419 + x421 * poly_mix[6];
  // loc("zirgen/components/ram.cpp":169:0)
  auto x423 = args[2][115 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/ram.cpp":169:0)
  auto x424 = x423 - x407;
  // loc("zirgen/components/ram.cpp":169:0)
  FpExt x425 = x422 + x424 * poly_mix[7];
  // loc("zirgen/components/ram.cpp":170:0)
  auto x426 = args[2][116 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/ram.cpp":170:0)
  FpExt x427 = x425 + x426 * poly_mix[8];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x428 = x408 - x408;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x429 = x427 + x428 * poly_mix[9];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x430 = x411 - x411;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x431 = x429 + x430 * poly_mix[10];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x432 = x414 - x414;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x433 = x431 + x432 * poly_mix[11];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x434 = x417 - x417;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x435 = x433 + x434 * poly_mix[12];
  // loc("Top/Code/Mux/3(RamLoadInfo)/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x436 = args[0][12 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x437 = x436 - x197;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x438 = x437 * x6;
  // loc("zirgen/components/bytes.cpp":101:0)
  auto x439 = x199 - x438;
  // loc("zirgen/components/bytes.cpp":101:0)
  FpExt x440 = x435 + x439 * poly_mix[13];
  // loc("Top/Code/Mux/3(RamLoadInfo)/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x441 = args[0][13 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x442 = x441 - x201;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x443 = x442 * x6;
  // loc("zirgen/components/bytes.cpp":101:0)
  auto x444 = x203 - x443;
  // loc("zirgen/components/bytes.cpp":101:0)
  FpExt x445 = x440 + x444 * poly_mix[14];
  // loc("zirgen/circuit/rv32im/v1/edsl/top.cpp":41:0)
  auto x446 = x85 + x0;
  // loc("zirgen/components/u32.cpp":34:0)
  auto x447 = args[2][124 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x448 = x447 - x197;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x449 = x445 + x448 * poly_mix[15];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x450 = args[2][125 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x451 = x450 - x199;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x452 = x449 + x451 * poly_mix[16];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x453 = args[2][126 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x454 = x453 - x201;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x455 = x452 + x454 * poly_mix[17];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x456 = args[2][127 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x457 = x456 - x203;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x458 = x455 + x457 * poly_mix[18];
  // loc("zirgen/components/ram.cpp":168:0)
  auto x459 = args[2][121 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/ram.cpp":168:0)
  auto x460 = x459 - x446;
  // loc("zirgen/components/ram.cpp":168:0)
  FpExt x461 = x458 + x460 * poly_mix[19];
  // loc("zirgen/components/ram.cpp":169:0)
  auto x462 = args[2][122 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/ram.cpp":169:0)
  auto x463 = x462 - x407;
  // loc("zirgen/components/ram.cpp":169:0)
  FpExt x464 = x461 + x463 * poly_mix[20];
  // loc("zirgen/components/ram.cpp":170:0)
  auto x465 = args[2][123 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/ram.cpp":170:0)
  FpExt x466 = x464 + x465 * poly_mix[21];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x467 = x447 - x447;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x468 = x466 + x467 * poly_mix[22];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x469 = x450 - x450;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x470 = x468 + x469 * poly_mix[23];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x471 = x453 - x453;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x472 = x470 + x471 * poly_mix[24];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x473 = x456 - x456;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x474 = x472 + x473 * poly_mix[25];
  // loc("Top/Code/Mux/3(RamLoadInfo)/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x475 = args[0][14 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x476 = x475 - x205;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x477 = x476 * x6;
  // loc("zirgen/components/bytes.cpp":101:0)
  auto x478 = x207 - x477;
  // loc("zirgen/components/bytes.cpp":101:0)
  FpExt x479 = x474 + x478 * poly_mix[26];
  // loc("Top/Code/Mux/3(RamLoadInfo)/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x480 = args[0][15 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x481 = x480 - x209;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x482 = x481 * x6;
  // loc("zirgen/components/bytes.cpp":101:0)
  auto x483 = x211 - x482;
  // loc("zirgen/components/bytes.cpp":101:0)
  FpExt x484 = x479 + x483 * poly_mix[27];
  // loc("zirgen/circuit/rv32im/v1/edsl/top.cpp":41:0)
  auto x485 = x85 + x3;
  // loc("zirgen/components/u32.cpp":34:0)
  auto x486 = args[2][131 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x487 = x486 - x205;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x488 = x484 + x487 * poly_mix[28];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x489 = args[2][132 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x490 = x489 - x207;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x491 = x488 + x490 * poly_mix[29];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x492 = args[2][133 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x493 = x492 - x209;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x494 = x491 + x493 * poly_mix[30];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x495 = args[2][134 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x496 = x495 - x211;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x497 = x494 + x496 * poly_mix[31];
  // loc("zirgen/components/ram.cpp":168:0)
  auto x498 = args[2][128 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/ram.cpp":168:0)
  auto x499 = x498 - x485;
  // loc("zirgen/components/ram.cpp":168:0)
  FpExt x500 = x497 + x499 * poly_mix[32];
  // loc("zirgen/components/ram.cpp":169:0)
  auto x501 = args[2][129 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/ram.cpp":169:0)
  auto x502 = x501 - x407;
  // loc("zirgen/components/ram.cpp":169:0)
  FpExt x503 = x500 + x502 * poly_mix[33];
  // loc("zirgen/components/ram.cpp":170:0)
  auto x504 = args[2][130 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/ram.cpp":170:0)
  FpExt x505 = x503 + x504 * poly_mix[34];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x506 = x486 - x486;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x507 = x505 + x506 * poly_mix[35];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x508 = x489 - x489;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x509 = x507 + x508 * poly_mix[36];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x510 = x492 - x492;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x511 = x509 + x510 * poly_mix[37];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x512 = x495 - x495;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x513 = x511 + x512 * poly_mix[38];
  // loc("./zirgen/components/mux.h":49:0)
  FpExt x514 = x395 + x396 * x513 * poly_mix[91];
  // loc("Top/Code/OneHot/hot[4](Reg)"("./zirgen/components/mux.h":49:0))
  auto x515 = args[0][5 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("Top/mux(Mux)/reset(ResetStep)/Global/pre(SystemState)/image_id(GlobalDigest)/word[0](U32Reg)/byte[0](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x516 = args[1][36];
  // loc("Top/mux(Mux)/reset(ResetStep)/Global/pre(SystemState)/image_id(GlobalDigest)/word[0](U32Reg)/byte[1](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x517 = args[1][37];
  // loc("Top/mux(Mux)/reset(ResetStep)/Global/pre(SystemState)/image_id(GlobalDigest)/word[0](U32Reg)/byte[2](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x518 = args[1][38];
  // loc("Top/mux(Mux)/reset(ResetStep)/Global/pre(SystemState)/image_id(GlobalDigest)/word[0](U32Reg)/byte[3](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x519 = args[1][39];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x520 = x408 - x516;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x521 = x81 + x520 * poly_mix[0];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x522 = x411 - x517;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x523 = x521 + x522 * poly_mix[1];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x524 = x414 - x518;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x525 = x523 + x524 * poly_mix[2];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x526 = x417 - x519;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x527 = x525 + x526 * poly_mix[3];
  // loc("zirgen/components/ram.cpp":168:0)
  auto x528 = x420 - x7;
  // loc("zirgen/components/ram.cpp":168:0)
  FpExt x529 = x527 + x528 * poly_mix[4];
  // loc("zirgen/components/ram.cpp":169:0)
  FpExt x530 = x529 + x424 * poly_mix[5];
  // loc("zirgen/components/ram.cpp":170:0)
  FpExt x531 = x530 + x426 * poly_mix[6];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x532 = x531 + x428 * poly_mix[7];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x533 = x532 + x430 * poly_mix[8];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x534 = x533 + x432 * poly_mix[9];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x535 = x534 + x434 * poly_mix[10];
  // loc("Top/mux(Mux)/reset(ResetStep)/Global/pre(SystemState)/image_id(GlobalDigest)/word[1](U32Reg)/byte[0](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x536 = args[1][40];
  // loc("Top/mux(Mux)/reset(ResetStep)/Global/pre(SystemState)/image_id(GlobalDigest)/word[1](U32Reg)/byte[1](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x537 = args[1][41];
  // loc("Top/mux(Mux)/reset(ResetStep)/Global/pre(SystemState)/image_id(GlobalDigest)/word[1](U32Reg)/byte[2](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x538 = args[1][42];
  // loc("Top/mux(Mux)/reset(ResetStep)/Global/pre(SystemState)/image_id(GlobalDigest)/word[1](U32Reg)/byte[3](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x539 = args[1][43];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x540 = x447 - x536;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x541 = x535 + x540 * poly_mix[11];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x542 = x450 - x537;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x543 = x541 + x542 * poly_mix[12];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x544 = x453 - x538;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x545 = x543 + x544 * poly_mix[13];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x546 = x456 - x539;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x547 = x545 + x546 * poly_mix[14];
  // loc("zirgen/components/ram.cpp":168:0)
  auto x548 = x459 - x8;
  // loc("zirgen/components/ram.cpp":168:0)
  FpExt x549 = x547 + x548 * poly_mix[15];
  // loc("zirgen/components/ram.cpp":169:0)
  FpExt x550 = x549 + x463 * poly_mix[16];
  // loc("zirgen/components/ram.cpp":170:0)
  FpExt x551 = x550 + x465 * poly_mix[17];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x552 = x551 + x467 * poly_mix[18];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x553 = x552 + x469 * poly_mix[19];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x554 = x553 + x471 * poly_mix[20];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x555 = x554 + x473 * poly_mix[21];
  // loc("Top/mux(Mux)/reset(ResetStep)/Global/pre(SystemState)/image_id(GlobalDigest)/word[2](U32Reg)/byte[0](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x556 = args[1][44];
  // loc("Top/mux(Mux)/reset(ResetStep)/Global/pre(SystemState)/image_id(GlobalDigest)/word[2](U32Reg)/byte[1](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x557 = args[1][45];
  // loc("Top/mux(Mux)/reset(ResetStep)/Global/pre(SystemState)/image_id(GlobalDigest)/word[2](U32Reg)/byte[2](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x558 = args[1][46];
  // loc("Top/mux(Mux)/reset(ResetStep)/Global/pre(SystemState)/image_id(GlobalDigest)/word[2](U32Reg)/byte[3](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x559 = args[1][47];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x560 = x486 - x556;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x561 = x555 + x560 * poly_mix[22];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x562 = x489 - x557;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x563 = x561 + x562 * poly_mix[23];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x564 = x492 - x558;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x565 = x563 + x564 * poly_mix[24];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x566 = x495 - x559;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x567 = x565 + x566 * poly_mix[25];
  // loc("zirgen/components/ram.cpp":168:0)
  auto x568 = x498 - x9;
  // loc("zirgen/components/ram.cpp":168:0)
  FpExt x569 = x567 + x568 * poly_mix[26];
  // loc("zirgen/components/ram.cpp":169:0)
  FpExt x570 = x569 + x502 * poly_mix[27];
  // loc("zirgen/components/ram.cpp":170:0)
  FpExt x571 = x570 + x504 * poly_mix[28];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x572 = x571 + x506 * poly_mix[29];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x573 = x572 + x508 * poly_mix[30];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x574 = x573 + x510 * poly_mix[31];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x575 = x574 + x512 * poly_mix[32];
  // loc("Top/mux(Mux)/reset(ResetStep)/Global/pre(SystemState)/image_id(GlobalDigest)/word[3](U32Reg)/byte[0](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x576 = args[1][48];
  // loc("Top/mux(Mux)/reset(ResetStep)/Global/pre(SystemState)/image_id(GlobalDigest)/word[3](U32Reg)/byte[1](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x577 = args[1][49];
  // loc("Top/mux(Mux)/reset(ResetStep)/Global/pre(SystemState)/image_id(GlobalDigest)/word[3](U32Reg)/byte[2](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x578 = args[1][50];
  // loc("Top/mux(Mux)/reset(ResetStep)/Global/pre(SystemState)/image_id(GlobalDigest)/word[3](U32Reg)/byte[3](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x579 = args[1][51];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x580 = args[2][138 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x581 = x580 - x576;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x582 = x575 + x581 * poly_mix[33];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x583 = args[2][139 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x584 = x583 - x577;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x585 = x582 + x584 * poly_mix[34];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x586 = args[2][140 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x587 = x586 - x578;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x588 = x585 + x587 * poly_mix[35];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x589 = args[2][141 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x590 = x589 - x579;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x591 = x588 + x590 * poly_mix[36];
  // loc("zirgen/components/ram.cpp":168:0)
  auto x592 = args[2][135 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/ram.cpp":168:0)
  auto x593 = x592 - x10;
  // loc("zirgen/components/ram.cpp":168:0)
  FpExt x594 = x591 + x593 * poly_mix[37];
  // loc("zirgen/components/ram.cpp":169:0)
  auto x595 = args[2][136 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/ram.cpp":169:0)
  auto x596 = x595 - x407;
  // loc("zirgen/components/ram.cpp":169:0)
  FpExt x597 = x594 + x596 * poly_mix[38];
  // loc("zirgen/components/ram.cpp":170:0)
  auto x598 = args[2][137 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/ram.cpp":170:0)
  FpExt x599 = x597 + x598 * poly_mix[39];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x600 = x580 - x580;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x601 = x599 + x600 * poly_mix[40];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x602 = x583 - x583;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x603 = x601 + x602 * poly_mix[41];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x604 = x586 - x586;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x605 = x603 + x604 * poly_mix[42];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x606 = x589 - x589;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x607 = x605 + x606 * poly_mix[43];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":52:0)
  FpExt x608 = x81 + x85 * x607 * poly_mix[0];
  // loc("Top/mux(Mux)/reset(ResetStep)/Global/pre(SystemState)/image_id(GlobalDigest)/word[4](U32Reg)/byte[0](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x609 = args[1][52];
  // loc("Top/mux(Mux)/reset(ResetStep)/Global/pre(SystemState)/image_id(GlobalDigest)/word[4](U32Reg)/byte[1](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x610 = args[1][53];
  // loc("Top/mux(Mux)/reset(ResetStep)/Global/pre(SystemState)/image_id(GlobalDigest)/word[4](U32Reg)/byte[2](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x611 = args[1][54];
  // loc("Top/mux(Mux)/reset(ResetStep)/Global/pre(SystemState)/image_id(GlobalDigest)/word[4](U32Reg)/byte[3](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x612 = args[1][55];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x613 = x408 - x609;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x614 = x81 + x613 * poly_mix[0];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x615 = x411 - x610;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x616 = x614 + x615 * poly_mix[1];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x617 = x414 - x611;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x618 = x616 + x617 * poly_mix[2];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x619 = x417 - x612;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x620 = x618 + x619 * poly_mix[3];
  // loc("zirgen/components/ram.cpp":168:0)
  auto x621 = x420 - x11;
  // loc("zirgen/components/ram.cpp":168:0)
  FpExt x622 = x620 + x621 * poly_mix[4];
  // loc("zirgen/components/ram.cpp":169:0)
  FpExt x623 = x622 + x424 * poly_mix[5];
  // loc("zirgen/components/ram.cpp":170:0)
  FpExt x624 = x623 + x426 * poly_mix[6];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x625 = x624 + x428 * poly_mix[7];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x626 = x625 + x430 * poly_mix[8];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x627 = x626 + x432 * poly_mix[9];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x628 = x627 + x434 * poly_mix[10];
  // loc("Top/mux(Mux)/reset(ResetStep)/Global/pre(SystemState)/image_id(GlobalDigest)/word[5](U32Reg)/byte[0](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x629 = args[1][56];
  // loc("Top/mux(Mux)/reset(ResetStep)/Global/pre(SystemState)/image_id(GlobalDigest)/word[5](U32Reg)/byte[1](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x630 = args[1][57];
  // loc("Top/mux(Mux)/reset(ResetStep)/Global/pre(SystemState)/image_id(GlobalDigest)/word[5](U32Reg)/byte[2](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x631 = args[1][58];
  // loc("Top/mux(Mux)/reset(ResetStep)/Global/pre(SystemState)/image_id(GlobalDigest)/word[5](U32Reg)/byte[3](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x632 = args[1][59];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x633 = x447 - x629;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x634 = x628 + x633 * poly_mix[11];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x635 = x450 - x630;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x636 = x634 + x635 * poly_mix[12];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x637 = x453 - x631;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x638 = x636 + x637 * poly_mix[13];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x639 = x456 - x632;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x640 = x638 + x639 * poly_mix[14];
  // loc("zirgen/components/ram.cpp":168:0)
  auto x641 = x459 - x12;
  // loc("zirgen/components/ram.cpp":168:0)
  FpExt x642 = x640 + x641 * poly_mix[15];
  // loc("zirgen/components/ram.cpp":169:0)
  FpExt x643 = x642 + x463 * poly_mix[16];
  // loc("zirgen/components/ram.cpp":170:0)
  FpExt x644 = x643 + x465 * poly_mix[17];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x645 = x644 + x467 * poly_mix[18];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x646 = x645 + x469 * poly_mix[19];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x647 = x646 + x471 * poly_mix[20];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x648 = x647 + x473 * poly_mix[21];
  // loc("Top/mux(Mux)/reset(ResetStep)/Global/pre(SystemState)/image_id(GlobalDigest)/word[6](U32Reg)/byte[0](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x649 = args[1][60];
  // loc("Top/mux(Mux)/reset(ResetStep)/Global/pre(SystemState)/image_id(GlobalDigest)/word[6](U32Reg)/byte[1](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x650 = args[1][61];
  // loc("Top/mux(Mux)/reset(ResetStep)/Global/pre(SystemState)/image_id(GlobalDigest)/word[6](U32Reg)/byte[2](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x651 = args[1][62];
  // loc("Top/mux(Mux)/reset(ResetStep)/Global/pre(SystemState)/image_id(GlobalDigest)/word[6](U32Reg)/byte[3](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x652 = args[1][63];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x653 = x486 - x649;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x654 = x648 + x653 * poly_mix[22];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x655 = x489 - x650;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x656 = x654 + x655 * poly_mix[23];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x657 = x492 - x651;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x658 = x656 + x657 * poly_mix[24];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x659 = x495 - x652;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x660 = x658 + x659 * poly_mix[25];
  // loc("zirgen/components/ram.cpp":168:0)
  auto x661 = x498 - x13;
  // loc("zirgen/components/ram.cpp":168:0)
  FpExt x662 = x660 + x661 * poly_mix[26];
  // loc("zirgen/components/ram.cpp":169:0)
  FpExt x663 = x662 + x502 * poly_mix[27];
  // loc("zirgen/components/ram.cpp":170:0)
  FpExt x664 = x663 + x504 * poly_mix[28];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x665 = x664 + x506 * poly_mix[29];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x666 = x665 + x508 * poly_mix[30];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x667 = x666 + x510 * poly_mix[31];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x668 = x667 + x512 * poly_mix[32];
  // loc("Top/mux(Mux)/reset(ResetStep)/Global/pre(SystemState)/image_id(GlobalDigest)/word[7](U32Reg)/byte[0](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x669 = args[1][64];
  // loc("Top/mux(Mux)/reset(ResetStep)/Global/pre(SystemState)/image_id(GlobalDigest)/word[7](U32Reg)/byte[1](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x670 = args[1][65];
  // loc("Top/mux(Mux)/reset(ResetStep)/Global/pre(SystemState)/image_id(GlobalDigest)/word[7](U32Reg)/byte[2](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x671 = args[1][66];
  // loc("Top/mux(Mux)/reset(ResetStep)/Global/pre(SystemState)/image_id(GlobalDigest)/word[7](U32Reg)/byte[3](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x672 = args[1][67];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x673 = x580 - x669;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x674 = x668 + x673 * poly_mix[33];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x675 = x583 - x670;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x676 = x674 + x675 * poly_mix[34];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x677 = x586 - x671;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x678 = x676 + x677 * poly_mix[35];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x679 = x589 - x672;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x680 = x678 + x679 * poly_mix[36];
  // loc("zirgen/components/ram.cpp":168:0)
  auto x681 = x592 - x14;
  // loc("zirgen/components/ram.cpp":168:0)
  FpExt x682 = x680 + x681 * poly_mix[37];
  // loc("zirgen/components/ram.cpp":169:0)
  FpExt x683 = x682 + x596 * poly_mix[38];
  // loc("zirgen/components/ram.cpp":170:0)
  FpExt x684 = x683 + x598 * poly_mix[39];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x685 = x684 + x600 * poly_mix[40];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x686 = x685 + x602 * poly_mix[41];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x687 = x686 + x604 * poly_mix[42];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x688 = x687 + x606 * poly_mix[43];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":58:0)
  FpExt x689 = x608 + x250 * x688 * poly_mix[44];
  // loc("Top/mux(Mux)/reset(ResetStep)/Global/pre(SystemState)/pc(U32Reg)/byte[0](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x690 = args[1][32];
  // loc("Top/mux(Mux)/reset(ResetStep)/Global/pre(SystemState)/pc(U32Reg)/byte[1](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x691 = args[1][33];
  // loc("Top/mux(Mux)/reset(ResetStep)/Global/pre(SystemState)/pc(U32Reg)/byte[2](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x692 = args[1][34];
  // loc("Top/mux(Mux)/reset(ResetStep)/Global/pre(SystemState)/pc(U32Reg)/byte[3](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x693 = args[1][35];
  // loc("./zirgen/components/u32.h":27:0)
  auto x694 = x693 * x15;
  // loc("./zirgen/components/u32.h":26:0)
  auto x695 = x692 * x16;
  // loc("./zirgen/components/u32.h":25:0)
  auto x696 = x691 * x5;
  // loc("./zirgen/components/u32.h":25:0)
  auto x697 = x690 + x696;
  // loc("./zirgen/components/u32.h":26:0)
  auto x698 = x697 + x695;
  // loc("./zirgen/components/u32.h":27:0)
  auto x699 = x698 + x694;
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":14:0)
  auto x700 = x699 + x17;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x701 = x700 - x108;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x702 = x701 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x703 = x702 - x119;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x704 = x703 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x705 = x704 - x121;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x706 = x705 * x6;
  // loc("Top/mux(Mux)/reset(ResetStep)/PCReg/Twit/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x707 = args[2][70 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":18:0)
  auto x708 = x706 - x707;
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":18:0)
  auto x709 = x708 * x19;
  // loc("./zirgen/components/bits.h":68:0)
  auto x710 = args[2][71 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("./zirgen/components/bits.h":68:0)
  auto x711 = x710 - x709;
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x712 = x689 + x711 * poly_mix[88];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":22:0)
  auto x713 = x0 - x710;
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":22:0)
  auto x714 = x710 * x713;
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":22:0)
  auto x715 = args[2][98 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":22:0)
  auto x716 = x715 - x714;
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":22:0)
  FpExt x717 = x712 + x716 * poly_mix[89];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":23:0)
  auto x718 = x3 - x710;
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":23:0)
  auto x719 = x715 * x718;
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":23:0)
  FpExt x720 = x717 + x719 * poly_mix[90];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":51:0)
  FpExt x721 = x81 + x397 * x720 * poly_mix[0];
  // loc("Top/mux(Mux)/reset(ResetStep)/PCReg/Twit/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x722 = args[2][71 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":31:0)
  auto x723 = x722 * x20;
  // loc("Top/mux(Mux)/reset(ResetStep)/PCReg/Twit/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x724 = args[2][70 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":30:0)
  auto x725 = x724 * x15;
  // loc("Top/mux(Mux)/reset(ResetStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("zirgen/components/bytes.cpp":92:0))
  auto x726 = args[2][8 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":29:0)
  auto x727 = x726 * x16;
  // loc("Top/mux(Mux)/reset(ResetStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("zirgen/components/bytes.cpp":92:0))
  auto x728 = args[2][7 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":28:0)
  auto x729 = x728 * x5;
  // loc("Top/mux(Mux)/reset(ResetStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("zirgen/components/bytes.cpp":92:0))
  auto x730 = args[2][6 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":28:0)
  auto x731 = x730 + x729;
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":29:0)
  auto x732 = x731 + x727;
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":30:0)
  auto x733 = x732 + x725;
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":31:0)
  auto x734 = x733 + x723;
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":31:0)
  auto x735 = x734 - x17;
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":14:0)
  auto x736 = x735 + x17;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x737 = x736 - x108;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x738 = x737 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x739 = x738 - x119;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x740 = x739 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x741 = x740 - x121;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x742 = x741 * x6;
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":18:0)
  auto x743 = x742 - x707;
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":18:0)
  auto x744 = x743 * x19;
  // loc("./zirgen/components/bits.h":68:0)
  auto x745 = x710 - x744;
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x746 = x81 + x745 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":22:0)
  FpExt x747 = x746 + x716 * poly_mix[1];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":23:0)
  FpExt x748 = x747 + x719 * poly_mix[2];
  // loc("Top/mux(Mux)/body(BodyStep)/OneHot/hot[1](Reg)"("./zirgen/compiler/edsl/edsl.h":117:0))
  auto x749 = args[2][101 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/OneHot/hot[2](Reg)"("./zirgen/compiler/edsl/edsl.h":117:0))
  auto x750 = args[2][102 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("./zirgen/components/onehot.h":46:0)
  auto x751 = x750 * x3;
  // loc("./zirgen/components/onehot.h":46:0)
  auto x752 = x749 + x751;
  // loc("Top/mux(Mux)/body(BodyStep)/OneHot/hot[3](Reg)"("./zirgen/compiler/edsl/edsl.h":117:0))
  auto x753 = args[2][103 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("./zirgen/components/onehot.h":46:0)
  auto x754 = x753 * x18;
  // loc("./zirgen/components/onehot.h":46:0)
  auto x755 = x752 + x754;
  // loc("Top/mux(Mux)/body(BodyStep)/OneHot/hot[4](Reg)"("./zirgen/compiler/edsl/edsl.h":117:0))
  auto x756 = args[2][104 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("./zirgen/components/onehot.h":46:0)
  auto x757 = x756 * x17;
  // loc("./zirgen/components/onehot.h":46:0)
  auto x758 = x755 + x757;
  // loc("Top/mux(Mux)/body(BodyStep)/OneHot/hot[5](Reg)"("./zirgen/compiler/edsl/edsl.h":117:0))
  auto x759 = args[2][105 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("./zirgen/components/onehot.h":46:0)
  auto x760 = x759 * x22;
  // loc("./zirgen/components/onehot.h":46:0)
  auto x761 = x758 + x760;
  // loc("Top/mux(Mux)/body(BodyStep)/OneHot/hot[6](Reg)"("./zirgen/compiler/edsl/edsl.h":117:0))
  auto x762 = args[2][106 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("./zirgen/components/onehot.h":46:0)
  auto x763 = x762 * x23;
  // loc("./zirgen/components/onehot.h":46:0)
  auto x764 = x761 + x763;
  // loc("Top/mux(Mux)/body(BodyStep)/OneHot/hot[7](Reg)"("./zirgen/compiler/edsl/edsl.h":117:0))
  auto x765 = args[2][107 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("./zirgen/components/onehot.h":46:0)
  auto x766 = x765 * x24;
  // loc("./zirgen/components/onehot.h":46:0)
  auto x767 = x764 + x766;
  // loc("Top/mux(Mux)/body(BodyStep)/OneHot/hot[8](Reg)"("./zirgen/compiler/edsl/edsl.h":117:0))
  auto x768 = args[2][108 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("./zirgen/components/onehot.h":46:0)
  auto x769 = x768 * x25;
  // loc("./zirgen/components/onehot.h":46:0)
  auto x770 = x767 + x769;
  // loc("Top/mux(Mux)/body(BodyStep)/OneHot/hot[9](Reg)"("./zirgen/compiler/edsl/edsl.h":117:0))
  auto x771 = args[2][109 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("./zirgen/components/onehot.h":46:0)
  auto x772 = x771 * x26;
  // loc("./zirgen/components/onehot.h":46:0)
  auto x773 = x770 + x772;
  // loc("Top/mux(Mux)/body(BodyStep)/OneHot/hot[10](Reg)"("./zirgen/compiler/edsl/edsl.h":117:0))
  auto x774 = args[2][110 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("./zirgen/components/onehot.h":46:0)
  auto x775 = x774 * x27;
  // loc("./zirgen/components/onehot.h":46:0)
  auto x776 = x773 + x775;
  // loc("Top/mux(Mux)/body(BodyStep)/OneHot/hot[11](Reg)"("./zirgen/compiler/edsl/edsl.h":117:0))
  auto x777 = args[2][111 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("./zirgen/components/onehot.h":46:0)
  auto x778 = x777 * x28;
  // loc("./zirgen/components/onehot.h":46:0)
  auto x779 = x776 + x778;
  // loc("Top/mux(Mux)/body(BodyStep)/OneHot/hot[12](Reg)"("./zirgen/compiler/edsl/edsl.h":117:0))
  auto x780 = args[2][112 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("./zirgen/components/onehot.h":46:0)
  auto x781 = x780 * x29;
  // loc("./zirgen/components/onehot.h":46:0)
  auto x782 = x779 + x781;
  // loc("Top/mux(Mux)/body(BodyStep)/OneHot/hot[13](Reg)"("./zirgen/compiler/edsl/edsl.h":117:0))
  auto x783 = args[2][113 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("./zirgen/components/onehot.h":46:0)
  auto x784 = x783 * x30;
  // loc("./zirgen/components/onehot.h":46:0)
  auto x785 = x782 + x784;
  // loc("Top/mux(Mux)/body(BodyStep)/OneHot/hot[14](Reg)"("./zirgen/compiler/edsl/edsl.h":117:0))
  auto x786 = args[2][114 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("./zirgen/components/onehot.h":46:0)
  auto x787 = x786 * x31;
  // loc("./zirgen/components/onehot.h":46:0)
  auto x788 = x785 + x787;
  // loc("Top/mux(Mux)/body(BodyStep)/OneHot/hot[15](Reg)"("./zirgen/compiler/edsl/edsl.h":117:0))
  auto x789 = args[2][115 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("./zirgen/components/onehot.h":46:0)
  auto x790 = x789 * x21;
  // loc("./zirgen/components/onehot.h":46:0)
  auto x791 = x788 + x790;
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":72:0)
  auto x792 = x791 - x21;
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":72:0)
  FpExt x793 = x81 + x792 * poly_mix[0];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/15(HaltCycle)/Reg"("zirgen/circuit/rv32im/v1/edsl/body.cpp":74:0))
  auto x794 = args[2][118 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("zirgen/components/ram.cpp":168:0)
  auto x795 = x420 - x794;
  // loc("zirgen/components/ram.cpp":168:0)
  FpExt x796 = x793 + x795 * poly_mix[1];
  // loc("zirgen/components/ram.cpp":169:0)
  FpExt x797 = x796 + x424 * poly_mix[2];
  // loc("zirgen/components/ram.cpp":170:0)
  FpExt x798 = x797 + x426 * poly_mix[3];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x799 = x798 + x428 * poly_mix[4];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x800 = x799 + x430 * poly_mix[5];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x801 = x800 + x432 * poly_mix[6];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x802 = x801 + x434 * poly_mix[7];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x803 = args[1][106];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x804 = x803 - x408;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x805 = x802 + x804 * poly_mix[8];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x806 = args[1][107];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x807 = x806 - x411;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x808 = x805 + x807 * poly_mix[9];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x809 = args[1][108];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x810 = x809 - x414;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x811 = x808 + x810 * poly_mix[10];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x812 = args[1][109];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x813 = x812 - x417;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x814 = x811 + x813 * poly_mix[11];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":77:0)
  auto x815 = x794 + x0;
  // loc("zirgen/components/ram.cpp":168:0)
  auto x816 = x459 - x815;
  // loc("zirgen/components/ram.cpp":168:0)
  FpExt x817 = x814 + x816 * poly_mix[12];
  // loc("zirgen/components/ram.cpp":169:0)
  FpExt x818 = x817 + x463 * poly_mix[13];
  // loc("zirgen/components/ram.cpp":170:0)
  FpExt x819 = x818 + x465 * poly_mix[14];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x820 = x819 + x467 * poly_mix[15];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x821 = x820 + x469 * poly_mix[16];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x822 = x821 + x471 * poly_mix[17];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x823 = x822 + x473 * poly_mix[18];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x824 = args[1][110];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x825 = x824 - x447;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x826 = x823 + x825 * poly_mix[19];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x827 = args[1][111];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x828 = x827 - x450;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x829 = x826 + x828 * poly_mix[20];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x830 = args[1][112];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x831 = x830 - x453;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x832 = x829 + x831 * poly_mix[21];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x833 = args[1][113];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x834 = x833 - x456;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x835 = x832 + x834 * poly_mix[22];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":77:0)
  auto x836 = x794 + x3;
  // loc("zirgen/components/ram.cpp":168:0)
  auto x837 = x498 - x836;
  // loc("zirgen/components/ram.cpp":168:0)
  FpExt x838 = x835 + x837 * poly_mix[23];
  // loc("zirgen/components/ram.cpp":169:0)
  FpExt x839 = x838 + x502 * poly_mix[24];
  // loc("zirgen/components/ram.cpp":170:0)
  FpExt x840 = x839 + x504 * poly_mix[25];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x841 = x840 + x506 * poly_mix[26];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x842 = x841 + x508 * poly_mix[27];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x843 = x842 + x510 * poly_mix[28];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x844 = x843 + x512 * poly_mix[29];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x845 = args[1][114];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x846 = x845 - x486;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x847 = x844 + x846 * poly_mix[30];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x848 = args[1][115];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x849 = x848 - x489;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x850 = x847 + x849 * poly_mix[31];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x851 = args[1][116];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x852 = x851 - x492;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x853 = x850 + x852 * poly_mix[32];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x854 = args[1][117];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x855 = x854 - x495;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x856 = x853 + x855 * poly_mix[33];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":77:0)
  auto x857 = x794 + x18;
  // loc("zirgen/components/ram.cpp":168:0)
  auto x858 = x592 - x857;
  // loc("zirgen/components/ram.cpp":168:0)
  FpExt x859 = x856 + x858 * poly_mix[34];
  // loc("zirgen/components/ram.cpp":169:0)
  FpExt x860 = x859 + x596 * poly_mix[35];
  // loc("zirgen/components/ram.cpp":170:0)
  FpExt x861 = x860 + x598 * poly_mix[36];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x862 = x861 + x600 * poly_mix[37];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x863 = x862 + x602 * poly_mix[38];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x864 = x863 + x604 * poly_mix[39];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x865 = x864 + x606 * poly_mix[40];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x866 = args[1][118];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x867 = x866 - x580;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x868 = x865 + x867 * poly_mix[41];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x869 = args[1][119];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x870 = x869 - x583;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x871 = x868 + x870 * poly_mix[42];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x872 = args[1][120];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x873 = x872 - x586;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x874 = x871 + x873 * poly_mix[43];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x875 = args[1][121];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x876 = x875 - x589;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x877 = x874 + x876 * poly_mix[44];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":69:0)
  FpExt x878 = x748 + x85 * x877 * poly_mix[3];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/15(HaltCycle)/Reg"("zirgen/circuit/rv32im/v1/edsl/body.cpp":83:0))
  auto x879 = args[2][118 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":87:0)
  auto x880 = x879 + x17;
  // loc("zirgen/components/ram.cpp":168:0)
  auto x881 = x420 - x880;
  // loc("zirgen/components/ram.cpp":168:0)
  FpExt x882 = x81 + x881 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":169:0)
  FpExt x883 = x882 + x424 * poly_mix[1];
  // loc("zirgen/components/ram.cpp":170:0)
  FpExt x884 = x883 + x426 * poly_mix[2];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x885 = x884 + x428 * poly_mix[3];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x886 = x885 + x430 * poly_mix[4];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x887 = x886 + x432 * poly_mix[5];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x888 = x887 + x434 * poly_mix[6];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x889 = args[1][122];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x890 = x889 - x408;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x891 = x888 + x890 * poly_mix[7];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x892 = args[1][123];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x893 = x892 - x411;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x894 = x891 + x893 * poly_mix[8];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x895 = args[1][124];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x896 = x895 - x414;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x897 = x894 + x896 * poly_mix[9];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x898 = args[1][125];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x899 = x898 - x417;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x900 = x897 + x899 * poly_mix[10];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":87:0)
  auto x901 = x880 + x0;
  // loc("zirgen/components/ram.cpp":168:0)
  auto x902 = x459 - x901;
  // loc("zirgen/components/ram.cpp":168:0)
  FpExt x903 = x900 + x902 * poly_mix[11];
  // loc("zirgen/components/ram.cpp":169:0)
  FpExt x904 = x903 + x463 * poly_mix[12];
  // loc("zirgen/components/ram.cpp":170:0)
  FpExt x905 = x904 + x465 * poly_mix[13];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x906 = x905 + x467 * poly_mix[14];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x907 = x906 + x469 * poly_mix[15];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x908 = x907 + x471 * poly_mix[16];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x909 = x908 + x473 * poly_mix[17];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x910 = args[1][126];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x911 = x910 - x447;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x912 = x909 + x911 * poly_mix[18];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x913 = args[1][127];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x914 = x913 - x450;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x915 = x912 + x914 * poly_mix[19];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x916 = args[1][128];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x917 = x916 - x453;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x918 = x915 + x917 * poly_mix[20];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x919 = args[1][129];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x920 = x919 - x456;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x921 = x918 + x920 * poly_mix[21];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":87:0)
  auto x922 = x880 + x3;
  // loc("zirgen/components/ram.cpp":168:0)
  auto x923 = x498 - x922;
  // loc("zirgen/components/ram.cpp":168:0)
  FpExt x924 = x921 + x923 * poly_mix[22];
  // loc("zirgen/components/ram.cpp":169:0)
  FpExt x925 = x924 + x502 * poly_mix[23];
  // loc("zirgen/components/ram.cpp":170:0)
  FpExt x926 = x925 + x504 * poly_mix[24];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x927 = x926 + x506 * poly_mix[25];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x928 = x927 + x508 * poly_mix[26];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x929 = x928 + x510 * poly_mix[27];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x930 = x929 + x512 * poly_mix[28];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x931 = args[1][130];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x932 = x931 - x486;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x933 = x930 + x932 * poly_mix[29];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x934 = args[1][131];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x935 = x934 - x489;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x936 = x933 + x935 * poly_mix[30];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x937 = args[1][132];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x938 = x937 - x492;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x939 = x936 + x938 * poly_mix[31];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x940 = args[1][133];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x941 = x940 - x495;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x942 = x939 + x941 * poly_mix[32];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":87:0)
  auto x943 = x880 + x18;
  // loc("zirgen/components/ram.cpp":168:0)
  auto x944 = x592 - x943;
  // loc("zirgen/components/ram.cpp":168:0)
  FpExt x945 = x942 + x944 * poly_mix[33];
  // loc("zirgen/components/ram.cpp":169:0)
  FpExt x946 = x945 + x596 * poly_mix[34];
  // loc("zirgen/components/ram.cpp":170:0)
  FpExt x947 = x946 + x598 * poly_mix[35];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x948 = x947 + x600 * poly_mix[36];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x949 = x948 + x602 * poly_mix[37];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x950 = x949 + x604 * poly_mix[38];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x951 = x950 + x606 * poly_mix[39];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x952 = args[1][134];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x953 = x952 - x580;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x954 = x951 + x953 * poly_mix[40];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x955 = args[1][135];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x956 = x955 - x583;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x957 = x954 + x956 * poly_mix[41];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x958 = args[1][136];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x959 = x958 - x586;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x960 = x957 + x959 * poly_mix[42];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x961 = args[1][137];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x962 = x961 - x589;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x963 = x960 + x962 * poly_mix[43];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":81:0)
  FpExt x964 = x878 + x250 * x963 * poly_mix[48];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":67:0)
  FpExt x965 = x721 + x402 * x964 * poly_mix[91];
  // loc("zirgen/components/ram.cpp":168:0)
  FpExt x966 = x81 + x528 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":169:0)
  FpExt x967 = x966 + x424 * poly_mix[1];
  // loc("zirgen/components/ram.cpp":170:0)
  FpExt x968 = x967 + x426 * poly_mix[2];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x969 = x968 + x428 * poly_mix[3];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x970 = x969 + x430 * poly_mix[4];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x971 = x970 + x432 * poly_mix[5];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x972 = x971 + x434 * poly_mix[6];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x973 = args[1][72];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x974 = x973 - x408;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x975 = x972 + x974 * poly_mix[7];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x976 = args[1][73];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x977 = x976 - x411;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x978 = x975 + x977 * poly_mix[8];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x979 = args[1][74];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x980 = x979 - x414;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x981 = x978 + x980 * poly_mix[9];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x982 = args[1][75];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x983 = x982 - x417;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x984 = x981 + x983 * poly_mix[10];
  // loc("zirgen/components/ram.cpp":168:0)
  FpExt x985 = x984 + x548 * poly_mix[11];
  // loc("zirgen/components/ram.cpp":169:0)
  FpExt x986 = x985 + x463 * poly_mix[12];
  // loc("zirgen/components/ram.cpp":170:0)
  FpExt x987 = x986 + x465 * poly_mix[13];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x988 = x987 + x467 * poly_mix[14];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x989 = x988 + x469 * poly_mix[15];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x990 = x989 + x471 * poly_mix[16];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x991 = x990 + x473 * poly_mix[17];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x992 = args[1][76];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x993 = x992 - x447;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x994 = x991 + x993 * poly_mix[18];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x995 = args[1][77];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x996 = x995 - x450;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x997 = x994 + x996 * poly_mix[19];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x998 = args[1][78];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x999 = x998 - x453;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1000 = x997 + x999 * poly_mix[20];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1001 = args[1][79];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1002 = x1001 - x456;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1003 = x1000 + x1002 * poly_mix[21];
  // loc("zirgen/components/ram.cpp":168:0)
  FpExt x1004 = x1003 + x568 * poly_mix[22];
  // loc("zirgen/components/ram.cpp":169:0)
  FpExt x1005 = x1004 + x502 * poly_mix[23];
  // loc("zirgen/components/ram.cpp":170:0)
  FpExt x1006 = x1005 + x504 * poly_mix[24];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1007 = x1006 + x506 * poly_mix[25];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1008 = x1007 + x508 * poly_mix[26];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1009 = x1008 + x510 * poly_mix[27];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1010 = x1009 + x512 * poly_mix[28];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1011 = args[1][80];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1012 = x1011 - x486;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1013 = x1010 + x1012 * poly_mix[29];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1014 = args[1][81];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1015 = x1014 - x489;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1016 = x1013 + x1015 * poly_mix[30];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1017 = args[1][82];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1018 = x1017 - x492;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1019 = x1016 + x1018 * poly_mix[31];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1020 = args[1][83];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1021 = x1020 - x495;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1022 = x1019 + x1021 * poly_mix[32];
  // loc("zirgen/components/ram.cpp":168:0)
  FpExt x1023 = x1022 + x593 * poly_mix[33];
  // loc("zirgen/components/ram.cpp":169:0)
  FpExt x1024 = x1023 + x596 * poly_mix[34];
  // loc("zirgen/components/ram.cpp":170:0)
  FpExt x1025 = x1024 + x598 * poly_mix[35];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1026 = x1025 + x600 * poly_mix[36];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1027 = x1026 + x602 * poly_mix[37];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1028 = x1027 + x604 * poly_mix[38];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1029 = x1028 + x606 * poly_mix[39];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1030 = args[1][84];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1031 = x1030 - x580;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1032 = x1029 + x1031 * poly_mix[40];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1033 = args[1][85];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1034 = x1033 - x583;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1035 = x1032 + x1034 * poly_mix[41];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1036 = args[1][86];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1037 = x1036 - x586;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1038 = x1035 + x1037 * poly_mix[42];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1039 = args[1][87];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1040 = x1039 - x589;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1041 = x1038 + x1040 * poly_mix[43];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":35:0)
  auto x1042 = x710 * x17;
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":35:0)
  auto x1043 = x707 + x1042;
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1044 = args[1][68];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1045 = x1044 - x108;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1046 = x1041 + x1045 * poly_mix[44];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1047 = args[1][69];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1048 = x1047 - x119;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1049 = x1046 + x1048 * poly_mix[45];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1050 = args[1][70];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1051 = x1050 - x121;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1052 = x1049 + x1051 * poly_mix[46];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1053 = args[1][71];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1054 = x1053 - x1043;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1055 = x1052 + x1054 * poly_mix[47];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":94:0)
  FpExt x1056 = x748 + x85 * x1055 * poly_mix[3];
  // loc("zirgen/components/ram.cpp":168:0)
  FpExt x1057 = x81 + x621 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":169:0)
  FpExt x1058 = x1057 + x424 * poly_mix[1];
  // loc("zirgen/components/ram.cpp":170:0)
  FpExt x1059 = x1058 + x426 * poly_mix[2];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1060 = x1059 + x428 * poly_mix[3];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1061 = x1060 + x430 * poly_mix[4];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1062 = x1061 + x432 * poly_mix[5];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1063 = x1062 + x434 * poly_mix[6];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1064 = args[1][88];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1065 = x1064 - x408;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1066 = x1063 + x1065 * poly_mix[7];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1067 = args[1][89];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1068 = x1067 - x411;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1069 = x1066 + x1068 * poly_mix[8];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1070 = args[1][90];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1071 = x1070 - x414;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1072 = x1069 + x1071 * poly_mix[9];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1073 = args[1][91];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1074 = x1073 - x417;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1075 = x1072 + x1074 * poly_mix[10];
  // loc("zirgen/components/ram.cpp":168:0)
  FpExt x1076 = x1075 + x641 * poly_mix[11];
  // loc("zirgen/components/ram.cpp":169:0)
  FpExt x1077 = x1076 + x463 * poly_mix[12];
  // loc("zirgen/components/ram.cpp":170:0)
  FpExt x1078 = x1077 + x465 * poly_mix[13];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1079 = x1078 + x467 * poly_mix[14];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1080 = x1079 + x469 * poly_mix[15];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1081 = x1080 + x471 * poly_mix[16];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1082 = x1081 + x473 * poly_mix[17];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1083 = args[1][92];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1084 = x1083 - x447;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1085 = x1082 + x1084 * poly_mix[18];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1086 = args[1][93];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1087 = x1086 - x450;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1088 = x1085 + x1087 * poly_mix[19];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1089 = args[1][94];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1090 = x1089 - x453;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1091 = x1088 + x1090 * poly_mix[20];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1092 = args[1][95];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1093 = x1092 - x456;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1094 = x1091 + x1093 * poly_mix[21];
  // loc("zirgen/components/ram.cpp":168:0)
  FpExt x1095 = x1094 + x661 * poly_mix[22];
  // loc("zirgen/components/ram.cpp":169:0)
  FpExt x1096 = x1095 + x502 * poly_mix[23];
  // loc("zirgen/components/ram.cpp":170:0)
  FpExt x1097 = x1096 + x504 * poly_mix[24];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1098 = x1097 + x506 * poly_mix[25];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1099 = x1098 + x508 * poly_mix[26];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1100 = x1099 + x510 * poly_mix[27];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1101 = x1100 + x512 * poly_mix[28];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1102 = args[1][96];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1103 = x1102 - x486;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1104 = x1101 + x1103 * poly_mix[29];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1105 = args[1][97];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1106 = x1105 - x489;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1107 = x1104 + x1106 * poly_mix[30];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1108 = args[1][98];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1109 = x1108 - x492;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1110 = x1107 + x1109 * poly_mix[31];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1111 = args[1][99];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1112 = x1111 - x495;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1113 = x1110 + x1112 * poly_mix[32];
  // loc("zirgen/components/ram.cpp":168:0)
  FpExt x1114 = x1113 + x681 * poly_mix[33];
  // loc("zirgen/components/ram.cpp":169:0)
  FpExt x1115 = x1114 + x596 * poly_mix[34];
  // loc("zirgen/components/ram.cpp":170:0)
  FpExt x1116 = x1115 + x598 * poly_mix[35];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1117 = x1116 + x600 * poly_mix[36];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1118 = x1117 + x602 * poly_mix[37];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1119 = x1118 + x604 * poly_mix[38];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1120 = x1119 + x606 * poly_mix[39];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1121 = args[1][100];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1122 = x1121 - x580;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1123 = x1120 + x1122 * poly_mix[40];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1124 = args[1][101];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1125 = x1124 - x583;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1126 = x1123 + x1125 * poly_mix[41];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1127 = args[1][102];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1128 = x1127 - x586;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1129 = x1126 + x1128 * poly_mix[42];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1130 = args[1][103];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1131 = x1130 - x589;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1132 = x1129 + x1131 * poly_mix[43];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":101:0)
  FpExt x1133 = x1056 + x250 * x1132 * poly_mix[51];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":92:0)
  FpExt x1134 = x965 + x436 * x1133 * poly_mix[131];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":109:0)
  auto x1135 = args[2][99 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":109:0)
  auto x1136 = x1135 - x32;
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":109:0)
  FpExt x1137 = x1134 + x1136 * poly_mix[146];
  // loc("./zirgen/components/mux.h":49:0)
  FpExt x1138 = x514 + x515 * x1137 * poly_mix[119];
  // loc("Top/Code/OneHot/hot[5](Reg)"("./zirgen/components/mux.h":49:0))
  auto x1139 = args[0][6 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/OneHot/hot[0](Reg)"("./zirgen/components/mux.h":49:0))
  auto x1140 = args[2][100 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":112:0)
  auto x1141 = x735 * x19;
  // loc("zirgen/components/ram.cpp":168:0)
  auto x1142 = x426 - x1141;
  // loc("zirgen/components/ram.cpp":168:0)
  FpExt x1143 = x81 + x1142 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":169:0)
  auto x1144 = x408 - x407;
  // loc("zirgen/components/ram.cpp":169:0)
  FpExt x1145 = x1143 + x1144 * poly_mix[1];
  // loc("zirgen/components/ram.cpp":170:0)
  auto x1146 = x411 - x0;
  // loc("zirgen/components/ram.cpp":170:0)
  FpExt x1147 = x1145 + x1146 * poly_mix[2];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1148 = x1147 + x432 * poly_mix[3];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1149 = x1148 + x434 * poly_mix[4];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1150 = x459 - x459;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1151 = x1149 + x1150 * poly_mix[5];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1152 = x462 - x462;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1153 = x1151 + x1152 * poly_mix[6];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/0(ComputeWrap)/ComputeCycle/Decoder/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x1154 = args[2][176 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/0(ComputeWrap)/ComputeCycle/Decoder/Twit/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x1155 = args[2][75 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/0(ComputeWrap)/ComputeCycle/Decoder/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x1156 = args[2][171 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":57:0)
  auto x1157 = x1156 * x17;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/0(ComputeWrap)/ComputeCycle/Decoder/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x1158 = args[2][172 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":57:0)
  auto x1159 = x1158 * x25;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/0(ComputeWrap)/ComputeCycle/Decoder/Twit/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x1160 = args[2][76 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":57:0)
  auto x1161 = x1160 * x32;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":57:0)
  auto x1162 = x1161 + x1159;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":57:0)
  auto x1163 = x1162 + x1157;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":57:0)
  auto x1164 = x1163 + x1155;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/0(ComputeWrap)/ComputeCycle/Decoder/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x1165 = args[2][173 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":53:0)
  auto x1166 = x1165 * x36;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":53:0)
  auto x1167 = x1166 + x1164;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":30:0)
  auto x1168 = x1167 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":30:0)
  auto x1169 = x1168 + x1154;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":30:0)
  auto x1170 = x462 - x1169;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":30:0)
  FpExt x1171 = x1153 + x1170 * poly_mix[7];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/0(ComputeWrap)/ComputeCycle/Decoder/Twit/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x1172 = args[2][78 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/0(ComputeWrap)/ComputeCycle/Decoder/Twit/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x1173 = args[2][79 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":31:0)
  auto x1174 = x1173 * x17;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/0(ComputeWrap)/ComputeCycle/Decoder/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x1175 = args[2][174 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/0(ComputeWrap)/ComputeCycle/Decoder/Twit/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x1176 = args[2][77 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":31:0)
  auto x1177 = x1176 * x3;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/0(ComputeWrap)/ComputeCycle/Decoder/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x1178 = args[2][175 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":31:0)
  auto x1179 = x1178 * x25;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":31:0)
  auto x1180 = x1179 + x1177;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":31:0)
  auto x1181 = x1180 + x1175;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":31:0)
  auto x1182 = x1181 * x32;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":31:0)
  auto x1183 = x1182 + x1174;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":31:0)
  auto x1184 = x1183 + x1172;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":31:0)
  auto x1185 = x459 - x1184;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":31:0)
  FpExt x1186 = x1171 + x1185 * poly_mix[8];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/0(ComputeWrap)/ComputeCycle/Decoder/Twit/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x1187 = args[2][81 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/0(ComputeWrap)/ComputeCycle/Decoder/Twit/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x1188 = args[2][82 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":32:0)
  auto x1189 = x1188 * x17;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/0(ComputeWrap)/ComputeCycle/Decoder/Twit/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x1190 = args[2][80 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/0(ComputeWrap)/ComputeCycle/Decoder/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x1191 = args[2][178 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":49:0)
  auto x1192 = x1191 * x17;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":49:0)
  auto x1193 = x1192 + x1190;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":32:0)
  auto x1194 = x1193 * x32;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/0(ComputeWrap)/ComputeCycle/Decoder/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x1195 = args[2][177 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":32:0)
  auto x1196 = x1195 * x33;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":32:0)
  auto x1197 = x1196 + x1194;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":32:0)
  auto x1198 = x1197 + x1189;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":32:0)
  auto x1199 = x1198 + x1187;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":32:0)
  auto x1200 = x417 - x1199;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":32:0)
  FpExt x1201 = x1186 + x1200 * poly_mix[9];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/0(ComputeWrap)/ComputeCycle/Decoder/Reg"("./zirgen/compiler/edsl/edsl.h":117:0))
  auto x1202 = args[2][180 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/0(ComputeWrap)/ComputeCycle/Decoder/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x1203 = args[2][179 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":33:0)
  auto x1204 = x1203 * x33;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":33:0)
  auto x1205 = x1204 + x1202;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":33:0)
  auto x1206 = x414 - x1205;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":33:0)
  FpExt x1207 = x1201 + x1206 * poly_mix[10];
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":37:0)
  auto x1208 = x1172 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":37:0)
  auto x1209 = x1173 * x25;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":37:0)
  auto x1210 = x1209 + x1208;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":37:0)
  auto x1211 = x1210 + x1195;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":134:0)
  auto x1212 = x1211 + x40;
  // loc("zirgen/components/ram.cpp":168:0)
  auto x1213 = x465 - x1212;
  // loc("zirgen/components/ram.cpp":168:0)
  FpExt x1214 = x1207 + x1213 * poly_mix[11];
  // loc("zirgen/components/ram.cpp":169:0)
  auto x1215 = x447 - x407;
  // loc("zirgen/components/ram.cpp":169:0)
  FpExt x1216 = x1214 + x1215 * poly_mix[12];
  // loc("zirgen/components/ram.cpp":170:0)
  auto x1217 = x450 - x0;
  // loc("zirgen/components/ram.cpp":170:0)
  FpExt x1218 = x1216 + x1217 * poly_mix[13];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1219 = x1218 + x471 * poly_mix[14];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1220 = x1219 + x473 * poly_mix[15];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1221 = x498 - x498;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1222 = x1220 + x1221 * poly_mix[16];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1223 = x501 - x501;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1224 = x1222 + x1223 * poly_mix[17];
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":41:0)
  auto x1225 = x1154 * x32;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":41:0)
  auto x1226 = x1225 + x1181;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":135:0)
  auto x1227 = x1226 + x40;
  // loc("zirgen/components/ram.cpp":168:0)
  auto x1228 = x504 - x1227;
  // loc("zirgen/components/ram.cpp":168:0)
  FpExt x1229 = x1224 + x1228 * poly_mix[18];
  // loc("zirgen/components/ram.cpp":169:0)
  auto x1230 = x486 - x407;
  // loc("zirgen/components/ram.cpp":169:0)
  FpExt x1231 = x1229 + x1230 * poly_mix[19];
  // loc("zirgen/components/ram.cpp":170:0)
  auto x1232 = x489 - x0;
  // loc("zirgen/components/ram.cpp":170:0)
  FpExt x1233 = x1231 + x1232 * poly_mix[20];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1234 = x1233 + x510 * poly_mix[21];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1235 = x1234 + x512 * poly_mix[22];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1236 = x592 - x592;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1237 = x1235 + x1236 * poly_mix[23];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1238 = x595 - x595;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1239 = x1237 + x1238 * poly_mix[24];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/0(ComputeWrap)/ComputeCycle/ComputeControl/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x1240 = args[2][193 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":35:0)
  auto x1241 = x722 * x17;
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":35:0)
  auto x1242 = x724 + x1241;
  // loc("zirgen/components/u32.cpp":97:0)
  auto x1243 = x730 - x17;
  // loc("zirgen/components/u32.cpp":105:0)
  auto x1244 = x1240 * x1243;
  // loc("zirgen/components/u32.cpp":105:0)
  auto x1245 = x1240 * x728;
  // loc("zirgen/components/u32.cpp":105:0)
  auto x1246 = x1240 * x726;
  // loc("zirgen/components/u32.cpp":105:0)
  auto x1247 = x1240 * x1242;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":139:0)
  auto x1248 = x0 - x1240;
  // loc("zirgen/components/u32.cpp":105:0)
  auto x1249 = x1248 * x453;
  // loc("zirgen/components/u32.cpp":105:0)
  auto x1250 = x1248 * x456;
  // loc("zirgen/components/u32.cpp":105:0)
  auto x1251 = x1248 * x498;
  // loc("zirgen/components/u32.cpp":105:0)
  auto x1252 = x1248 * x501;
  // loc("zirgen/components/u32.cpp":89:0)
  auto x1253 = x1249 + x1244;
  // loc("zirgen/components/u32.cpp":89:0)
  auto x1254 = x1250 + x1245;
  // loc("zirgen/components/u32.cpp":89:0)
  auto x1255 = x1251 + x1246;
  // loc("zirgen/components/u32.cpp":89:0)
  auto x1256 = x1252 + x1247;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/0(ComputeWrap)/ComputeCycle/ComputeControl/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x1257 = args[2][194 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/0(ComputeWrap)/ComputeCycle/ComputeControl/U32Reg/byte[0](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x1258 = args[2][189 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/0(ComputeWrap)/ComputeCycle/ComputeControl/U32Reg/byte[1](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x1259 = args[2][190 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/0(ComputeWrap)/ComputeCycle/ComputeControl/U32Reg/byte[2](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x1260 = args[2][191 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/0(ComputeWrap)/ComputeCycle/ComputeControl/U32Reg/byte[3](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x1261 = args[2][192 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/u32.cpp":105:0)
  auto x1262 = x1257 * x1258;
  // loc("zirgen/components/u32.cpp":105:0)
  auto x1263 = x1257 * x1259;
  // loc("zirgen/components/u32.cpp":105:0)
  auto x1264 = x1257 * x1260;
  // loc("zirgen/components/u32.cpp":105:0)
  auto x1265 = x1257 * x1261;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":141:0)
  auto x1266 = x0 - x1257;
  // loc("zirgen/components/u32.cpp":105:0)
  auto x1267 = x1266 * x492;
  // loc("zirgen/components/u32.cpp":105:0)
  auto x1268 = x1266 * x495;
  // loc("zirgen/components/u32.cpp":105:0)
  auto x1269 = x1266 * x592;
  // loc("zirgen/components/u32.cpp":105:0)
  auto x1270 = x1266 * x595;
  // loc("zirgen/components/u32.cpp":89:0)
  auto x1271 = x1267 + x1262;
  // loc("zirgen/components/u32.cpp":89:0)
  auto x1272 = x1268 + x1263;
  // loc("zirgen/components/u32.cpp":89:0)
  auto x1273 = x1269 + x1264;
  // loc("zirgen/components/u32.cpp":89:0)
  auto x1274 = x1270 + x1265;
  // loc("zirgen/components/u32.cpp":123:0)
  auto x1275 = x186 * x35;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/0(ComputeWrap)/ComputeCycle/ALU/TopBit/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x1276 = args[2][199 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/u32.cpp":123:0)
  auto x1277 = x1276 * x33;
  // loc("zirgen/components/u32.cpp":123:0)
  auto x1278 = x1277 + x1275;
  // loc("zirgen/components/u32.cpp":123:0)
  auto x1279 = x1256 - x1278;
  // loc("zirgen/components/u32.cpp":123:0)
  FpExt x1280 = x1239 + x1279 * poly_mix[25];
  // loc("zirgen/components/u32.cpp":123:0)
  auto x1281 = x197 * x35;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/0(ComputeWrap)/ComputeCycle/ALU/TopBit/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x1282 = args[2][200 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/u32.cpp":123:0)
  auto x1283 = x1282 * x33;
  // loc("zirgen/components/u32.cpp":123:0)
  auto x1284 = x1283 + x1281;
  // loc("zirgen/components/u32.cpp":123:0)
  auto x1285 = x1274 - x1284;
  // loc("zirgen/components/u32.cpp":123:0)
  FpExt x1286 = x1280 + x1285 * poly_mix[26];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1287 = args[2][201 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1288 = x1287 - x1271;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1289 = x1286 + x1288 * poly_mix[27];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1290 = args[2][202 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1291 = x1290 - x1272;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1292 = x1289 + x1291 * poly_mix[28];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1293 = args[2][203 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1294 = x1293 - x1273;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1295 = x1292 + x1294 * poly_mix[29];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1296 = args[2][204 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1297 = x1296 - x1274;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1298 = x1295 + x1297 * poly_mix[30];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/0(ComputeWrap)/ComputeCycle/ALU/U32Reg/byte[0](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x1299 = args[2][205 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/0(ComputeWrap)/ComputeCycle/ALU/U32Reg/byte[1](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x1300 = args[2][206 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/0(ComputeWrap)/ComputeCycle/ALU/U32Reg/byte[2](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x1301 = args[2][207 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/0(ComputeWrap)/ComputeCycle/ALU/U32Reg/byte[3](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x1302 = args[2][208 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/0(ComputeWrap)/ComputeCycle/ComputeControl/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x1303 = args[2][197 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/u32.cpp":105:0)
  auto x1304 = x1303 * x1299;
  // loc("zirgen/components/u32.cpp":105:0)
  auto x1305 = x1303 * x1300;
  // loc("zirgen/components/u32.cpp":105:0)
  auto x1306 = x1303 * x1301;
  // loc("zirgen/components/u32.cpp":105:0)
  auto x1307 = x1303 * x1302;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/0(ComputeWrap)/ComputeCycle/ComputeControl/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x1308 = args[2][196 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/u32.cpp":105:0)
  auto x1309 = x1308 * x1271;
  // loc("zirgen/components/u32.cpp":105:0)
  auto x1310 = x1308 * x1272;
  // loc("zirgen/components/u32.cpp":105:0)
  auto x1311 = x1308 * x1273;
  // loc("zirgen/components/u32.cpp":105:0)
  auto x1312 = x1308 * x1274;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/0(ComputeWrap)/ComputeCycle/ComputeControl/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x1313 = args[2][195 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/u32.cpp":105:0)
  auto x1314 = x1313 * x1253;
  // loc("zirgen/components/u32.cpp":105:0)
  auto x1315 = x1313 * x1254;
  // loc("zirgen/components/u32.cpp":105:0)
  auto x1316 = x1313 * x1255;
  // loc("zirgen/components/u32.cpp":105:0)
  auto x1317 = x1313 * x1256;
  // loc("zirgen/components/u32.cpp":89:0)
  auto x1318 = x1314 + x5;
  // loc("zirgen/components/u32.cpp":89:0)
  auto x1319 = x1315 + x4;
  // loc("zirgen/components/u32.cpp":89:0)
  auto x1320 = x1316 + x4;
  // loc("zirgen/components/u32.cpp":89:0)
  auto x1321 = x1317 + x4;
  // loc("zirgen/components/u32.cpp":89:0)
  auto x1322 = x1318 + x1309;
  // loc("zirgen/components/u32.cpp":89:0)
  auto x1323 = x1319 + x1310;
  // loc("zirgen/components/u32.cpp":89:0)
  auto x1324 = x1320 + x1311;
  // loc("zirgen/components/u32.cpp":89:0)
  auto x1325 = x1321 + x1312;
  // loc("zirgen/components/u32.cpp":89:0)
  auto x1326 = x1322 + x1304;
  // loc("zirgen/components/u32.cpp":89:0)
  auto x1327 = x1323 + x1305;
  // loc("zirgen/components/u32.cpp":89:0)
  auto x1328 = x1324 + x1306;
  // loc("zirgen/components/u32.cpp":89:0)
  auto x1329 = x1325 + x1307;
  // loc("zirgen/components/u32.cpp":146:0)
  auto x1330 = x1327 * x5;
  // loc("zirgen/components/u32.cpp":146:0)
  auto x1331 = x1326 + x1330;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x1332 = x1331 - x199;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x1333 = x1332 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x1334 = x1333 - x201;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x1335 = x1334 * x6;
  // loc("./zirgen/components/bits.h":68:0)
  auto x1336 = args[2][83 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("./zirgen/components/bits.h":68:0)
  auto x1337 = x1336 - x1335;
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x1338 = x1298 + x1337 * poly_mix[31];
  // loc("zirgen/components/u32.cpp":148:0)
  auto x1339 = x1329 * x5;
  // loc("zirgen/components/u32.cpp":148:0)
  auto x1340 = x1336 + x1328;
  // loc("zirgen/components/u32.cpp":148:0)
  auto x1341 = x1340 + x1339;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x1342 = x1341 - x203;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x1343 = x1342 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x1344 = x1343 - x205;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x1345 = x1344 * x6;
  // loc("./zirgen/components/bits.h":68:0)
  auto x1346 = args[2][84 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("./zirgen/components/bits.h":68:0)
  auto x1347 = x1346 - x1345;
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x1348 = x1338 + x1347 * poly_mix[32];
  // loc("zirgen/components/u32.cpp":123:0)
  auto x1349 = x207 * x35;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/0(ComputeWrap)/ComputeCycle/ALU/TopBit/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x1350 = args[2][209 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/u32.cpp":123:0)
  auto x1351 = x1350 * x33;
  // loc("zirgen/components/u32.cpp":123:0)
  auto x1352 = x1351 + x1349;
  // loc("zirgen/components/u32.cpp":123:0)
  auto x1353 = x205 - x1352;
  // loc("zirgen/components/u32.cpp":123:0)
  FpExt x1354 = x1348 + x1353 * poly_mix[33];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":69:0)
  auto x1355 = x0 - x1276;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":69:0)
  auto x1356 = x1355 * x1282;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":69:0)
  auto x1357 = x1356 * x1350;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":69:0)
  auto x1358 = x0 - x1350;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":69:0)
  auto x1359 = x0 - x1282;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":69:0)
  auto x1360 = x1276 * x1359;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":69:0)
  auto x1361 = x1360 * x1358;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":69:0)
  auto x1362 = x1361 + x1357;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":69:0)
  auto x1363 = args[2][210 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":69:0)
  auto x1364 = x1363 - x1362;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":69:0)
  FpExt x1365 = x1354 + x1364 * poly_mix[34];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":71:0)
  auto x1366 = x1363 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":71:0)
  auto x1367 = x1366 * x1350;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":71:0)
  auto x1368 = x1363 + x1350;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":71:0)
  auto x1369 = x1368 - x1367;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":71:0)
  auto x1370 = args[2][211 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":71:0)
  auto x1371 = x1370 - x1369;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":71:0)
  FpExt x1372 = x1365 + x1371 * poly_mix[35];
  // loc("zirgen/components/u32.cpp":137:0)
  auto x1373 = x201 * x5;
  // loc("zirgen/components/u32.cpp":137:0)
  auto x1374 = x199 + x1373;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/0(ComputeWrap)/ComputeCycle/ALU/IsZeroU32/IsZero/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x1375 = args[2][212 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/iszero.cpp":16:0)
  FpExt x1376 = x81 + x1374 * poly_mix[0];
  // loc("zirgen/components/iszero.cpp":16:0)
  FpExt x1377 = x1372 + x1375 * x1376 * poly_mix[36];
  // loc("zirgen/components/iszero.cpp":18:0)
  auto x1378 = x0 - x1375;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/0(ComputeWrap)/ComputeCycle/ALU/IsZeroU32/IsZero/Reg"("./zirgen/compiler/edsl/edsl.h":117:0))
  auto x1379 = args[2][213 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/iszero.cpp":18:0)
  auto x1380 = x1374 * x1379;
  // loc("zirgen/components/iszero.cpp":18:0)
  auto x1381 = x1380 - x0;
  // loc("zirgen/components/iszero.cpp":18:0)
  FpExt x1382 = x81 + x1381 * poly_mix[0];
  // loc("zirgen/components/iszero.cpp":18:0)
  FpExt x1383 = x1377 + x1378 * x1382 * poly_mix[37];
  // loc("zirgen/components/u32.cpp":138:0)
  auto x1384 = x1378 * x16;
  // loc("zirgen/components/u32.cpp":138:0)
  auto x1385 = x205 * x5;
  // loc("zirgen/components/u32.cpp":138:0)
  auto x1386 = x203 + x1385;
  // loc("zirgen/components/u32.cpp":138:0)
  auto x1387 = x1386 + x1384;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/0(ComputeWrap)/ComputeCycle/ALU/IsZeroU32/IsZero/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x1388 = args[2][214 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/iszero.cpp":16:0)
  FpExt x1389 = x81 + x1387 * poly_mix[0];
  // loc("zirgen/components/iszero.cpp":16:0)
  FpExt x1390 = x1383 + x1388 * x1389 * poly_mix[38];
  // loc("zirgen/components/iszero.cpp":18:0)
  auto x1391 = x0 - x1388;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/0(ComputeWrap)/ComputeCycle/ALU/IsZeroU32/IsZero/Reg"("./zirgen/compiler/edsl/edsl.h":117:0))
  auto x1392 = args[2][215 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/iszero.cpp":18:0)
  auto x1393 = x1387 * x1392;
  // loc("zirgen/components/iszero.cpp":18:0)
  auto x1394 = x1393 - x0;
  // loc("zirgen/components/iszero.cpp":18:0)
  FpExt x1395 = x81 + x1394 * poly_mix[0];
  // loc("zirgen/components/iszero.cpp":18:0)
  FpExt x1396 = x1390 + x1391 * x1395 * poly_mix[39];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":97:0)
  auto x1397 = x0 - x1346;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":45:0)
  auto x1398 = x1187 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":45:0)
  auto x1399 = x1188 * x25;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":45:0)
  auto x1400 = x1399 + x1398;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":45:0)
  auto x1401 = x1400 + x1203;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/0(ComputeWrap)/ComputeCycle/IsZero/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x1402 = args[2][216 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/iszero.cpp":16:0)
  FpExt x1403 = x81 + x1401 * poly_mix[0];
  // loc("zirgen/components/iszero.cpp":16:0)
  FpExt x1404 = x1396 + x1402 * x1403 * poly_mix[40];
  // loc("zirgen/components/iszero.cpp":18:0)
  auto x1405 = x0 - x1402;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/0(ComputeWrap)/ComputeCycle/IsZero/Reg"("./zirgen/compiler/edsl/edsl.h":117:0))
  auto x1406 = args[2][217 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/iszero.cpp":18:0)
  auto x1407 = x1401 * x1406;
  // loc("zirgen/components/iszero.cpp":18:0)
  auto x1408 = x1407 - x0;
  // loc("zirgen/components/iszero.cpp":18:0)
  FpExt x1409 = x81 + x1408 * poly_mix[0];
  // loc("zirgen/components/iszero.cpp":18:0)
  FpExt x1410 = x1404 + x1405 * x1409 * poly_mix[41];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/0(ComputeWrap)/ComputeCycle/OneHot/hot[0](Reg)"("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":38:0))
  auto x1411 = args[2][181 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":38:0)
  auto x1412 = x1202 - x43;
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":38:0)
  FpExt x1413 = x81 + x1412 * poly_mix[0];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":38:0)
  FpExt x1414 = x1413 + x1193 * poly_mix[1];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":38:0)
  FpExt x1415 = x1414 + x1167 * poly_mix[2];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1416 = x1415 + x1258 * poly_mix[3];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1417 = x1416 + x1259 * poly_mix[4];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1418 = x1417 + x1260 * poly_mix[5];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1419 = x1418 + x1261 * poly_mix[6];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":19:0)
  FpExt x1420 = x1419 + x1240 * poly_mix[7];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":20:0)
  FpExt x1421 = x1420 + x1257 * poly_mix[8];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":23:0)
  auto x1422 = x1313 - x0;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":23:0)
  FpExt x1423 = x1421 + x1422 * poly_mix[9];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":24:0)
  auto x1424 = x1308 - x0;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":24:0)
  FpExt x1425 = x1423 + x1424 * poly_mix[10];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":25:0)
  FpExt x1426 = x1425 + x1303 * poly_mix[11];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":53:0)
  auto x1427 = args[2][198 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":53:0)
  auto x1428 = x1427 - x32;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":53:0)
  FpExt x1429 = x1426 + x1428 * poly_mix[12];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":14:0)
  auto x1430 = x736 + x17;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x1431 = x1430 - x108;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x1432 = x1431 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x1433 = x1432 - x119;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x1434 = x1433 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x1435 = x1434 - x121;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x1436 = x1435 * x6;
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":18:0)
  auto x1437 = x1436 - x707;
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":18:0)
  auto x1438 = x1437 * x19;
  // loc("./zirgen/components/bits.h":68:0)
  auto x1439 = x710 - x1438;
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x1440 = x1429 + x1439 * poly_mix[13];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":22:0)
  FpExt x1441 = x1440 + x716 * poly_mix[14];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":23:0)
  FpExt x1442 = x1441 + x719 * poly_mix[15];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":38:0)
  auto x1443 = x1135 - x1427;
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":38:0)
  FpExt x1444 = x1442 + x1443 * poly_mix[16];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":38:0)
  auto x1445 = x1401 + x40;
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1446 = x586 - x199;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1447 = x81 + x1446 * poly_mix[0];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1448 = x589 - x201;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1449 = x1447 + x1448 * poly_mix[1];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1450 = args[2][142 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1451 = x1450 - x203;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1452 = x1449 + x1451 * poly_mix[2];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1453 = args[2][143 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1454 = x1453 - x205;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1455 = x1452 + x1454 * poly_mix[3];
  // loc("zirgen/components/ram.cpp":168:0)
  auto x1456 = x598 - x1445;
  // loc("zirgen/components/ram.cpp":168:0)
  FpExt x1457 = x1455 + x1456 * poly_mix[4];
  // loc("zirgen/components/ram.cpp":169:0)
  auto x1458 = x580 - x407;
  // loc("zirgen/components/ram.cpp":169:0)
  FpExt x1459 = x1457 + x1458 * poly_mix[5];
  // loc("zirgen/components/ram.cpp":170:0)
  auto x1460 = x583 - x3;
  // loc("zirgen/components/ram.cpp":170:0)
  FpExt x1461 = x1459 + x1460 * poly_mix[6];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1462 = x1461 + x604 * poly_mix[7];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1463 = x1462 + x606 * poly_mix[8];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1464 = x1450 - x1450;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1465 = x1463 + x1464 * poly_mix[9];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1466 = x1453 - x1453;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1467 = x1465 + x1466 * poly_mix[10];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":38:0)
  FpExt x1468 = x1444 + x1405 * x1467 * poly_mix[17];
  // loc("zirgen/components/ram.cpp":43:0)
  FpExt x1469 = x81 + x598 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":44:0)
  FpExt x1470 = x1469 + x580 * poly_mix[1];
  // loc("zirgen/components/ram.cpp":45:0)
  auto x1471 = x583 - x0;
  // loc("zirgen/components/ram.cpp":45:0)
  FpExt x1472 = x1470 + x1471 * poly_mix[2];
  // loc("zirgen/components/u32.cpp":28:0)
  FpExt x1473 = x1472 + x586 * poly_mix[3];
  // loc("zirgen/components/u32.cpp":28:0)
  FpExt x1474 = x1473 + x589 * poly_mix[4];
  // loc("zirgen/components/u32.cpp":28:0)
  FpExt x1475 = x1474 + x1450 * poly_mix[5];
  // loc("zirgen/components/u32.cpp":28:0)
  FpExt x1476 = x1475 + x1453 * poly_mix[6];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":38:0)
  FpExt x1477 = x1468 + x1402 * x1476 * poly_mix[28];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":38:0)
  FpExt x1478 = x1410 + x1411 * x1477 * poly_mix[42];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/0(ComputeWrap)/ComputeCycle/OneHot/hot[1](Reg)"("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":39:0))
  auto x1479 = args[2][182 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":39:0)
  auto x1480 = x1167 - x34;
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":39:0)
  FpExt x1481 = x1414 + x1480 * poly_mix[2];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1482 = x1481 + x1258 * poly_mix[3];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1483 = x1482 + x1259 * poly_mix[4];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1484 = x1483 + x1260 * poly_mix[5];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1485 = x1484 + x1261 * poly_mix[6];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":19:0)
  FpExt x1486 = x1485 + x1240 * poly_mix[7];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":20:0)
  FpExt x1487 = x1486 + x1257 * poly_mix[8];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":28:0)
  FpExt x1488 = x1487 + x1422 * poly_mix[9];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":29:0)
  auto x1489 = x1308 - x37;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":29:0)
  FpExt x1490 = x1488 + x1489 * poly_mix[10];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":30:0)
  FpExt x1491 = x1490 + x1303 * poly_mix[11];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":53:0)
  FpExt x1492 = x1491 + x1428 * poly_mix[12];
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x1493 = x1492 + x1439 * poly_mix[13];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":22:0)
  FpExt x1494 = x1493 + x716 * poly_mix[14];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":23:0)
  FpExt x1495 = x1494 + x719 * poly_mix[15];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":39:0)
  FpExt x1496 = x1495 + x1443 * poly_mix[16];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":39:0)
  FpExt x1497 = x1496 + x1405 * x1467 * poly_mix[17];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":39:0)
  FpExt x1498 = x1497 + x1402 * x1476 * poly_mix[28];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":39:0)
  FpExt x1499 = x1478 + x1479 * x1498 * poly_mix[77];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/0(ComputeWrap)/ComputeCycle/OneHot/hot[2](Reg)"("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":40:0))
  auto x1500 = args[2][183 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":40:0)
  auto x1501 = x1193 - x17;
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":40:0)
  FpExt x1502 = x1413 + x1501 * poly_mix[1];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":40:0)
  FpExt x1503 = x1502 + x1167 * poly_mix[2];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1504 = x1503 + x1258 * poly_mix[3];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1505 = x1504 + x1259 * poly_mix[4];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1506 = x1505 + x1260 * poly_mix[5];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1507 = x1506 + x1261 * poly_mix[6];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":19:0)
  FpExt x1508 = x1507 + x1240 * poly_mix[7];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":20:0)
  FpExt x1509 = x1508 + x1257 * poly_mix[8];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":43:0)
  FpExt x1510 = x1509 + x1422 * poly_mix[9];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":44:0)
  FpExt x1511 = x1510 + x1424 * poly_mix[10];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":45:0)
  auto x1512 = x1303 - x38;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":45:0)
  FpExt x1513 = x1511 + x1512 * poly_mix[11];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":53:0)
  auto x1514 = x1427 - x23;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":53:0)
  FpExt x1515 = x1513 + x1514 * poly_mix[12];
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x1516 = x1515 + x1439 * poly_mix[13];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":22:0)
  FpExt x1517 = x1516 + x716 * poly_mix[14];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":23:0)
  FpExt x1518 = x1517 + x719 * poly_mix[15];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":40:0)
  FpExt x1519 = x1518 + x1443 * poly_mix[16];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":40:0)
  FpExt x1520 = x1519 + x1405 * x1467 * poly_mix[17];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":40:0)
  FpExt x1521 = x1520 + x1402 * x1476 * poly_mix[28];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":40:0)
  FpExt x1522 = x1499 + x1500 * x1521 * poly_mix[112];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/0(ComputeWrap)/ComputeCycle/OneHot/hot[3](Reg)"("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":41:0))
  auto x1523 = args[2][184 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":41:0)
  auto x1524 = x1193 - x23;
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":41:0)
  FpExt x1525 = x1413 + x1524 * poly_mix[1];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":41:0)
  FpExt x1526 = x1525 + x1167 * poly_mix[2];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1527 = x1526 + x1258 * poly_mix[3];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1528 = x1527 + x1259 * poly_mix[4];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1529 = x1528 + x1260 * poly_mix[5];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1530 = x1529 + x1261 * poly_mix[6];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":19:0)
  FpExt x1531 = x1530 + x1240 * poly_mix[7];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":20:0)
  FpExt x1532 = x1531 + x1257 * poly_mix[8];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":38:0)
  FpExt x1533 = x1532 + x1422 * poly_mix[9];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":39:0)
  FpExt x1534 = x1533 + x1424 * poly_mix[10];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":40:0)
  auto x1535 = x1303 - x37;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":40:0)
  FpExt x1536 = x1534 + x1535 * poly_mix[11];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":53:0)
  FpExt x1537 = x1536 + x1514 * poly_mix[12];
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x1538 = x1537 + x1439 * poly_mix[13];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":22:0)
  FpExt x1539 = x1538 + x716 * poly_mix[14];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":23:0)
  FpExt x1540 = x1539 + x719 * poly_mix[15];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":41:0)
  FpExt x1541 = x1540 + x1443 * poly_mix[16];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":41:0)
  FpExt x1542 = x1541 + x1405 * x1467 * poly_mix[17];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":41:0)
  FpExt x1543 = x1542 + x1402 * x1476 * poly_mix[28];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":41:0)
  FpExt x1544 = x1522 + x1523 * x1543 * poly_mix[124];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/0(ComputeWrap)/ComputeCycle/OneHot/hot[4](Reg)"("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":42:0))
  auto x1545 = args[2][185 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":42:0)
  auto x1546 = x1193 - x24;
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":42:0)
  FpExt x1547 = x1413 + x1546 * poly_mix[1];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":42:0)
  FpExt x1548 = x1547 + x1167 * poly_mix[2];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1549 = x1548 + x1258 * poly_mix[3];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1550 = x1549 + x1259 * poly_mix[4];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1551 = x1550 + x1260 * poly_mix[5];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1552 = x1551 + x1261 * poly_mix[6];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":19:0)
  FpExt x1553 = x1552 + x1240 * poly_mix[7];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":20:0)
  FpExt x1554 = x1553 + x1257 * poly_mix[8];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":33:0)
  FpExt x1555 = x1554 + x1313 * poly_mix[9];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":34:0)
  FpExt x1556 = x1555 + x1308 * poly_mix[10];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":35:0)
  auto x1557 = x1303 - x0;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":35:0)
  FpExt x1558 = x1556 + x1557 * poly_mix[11];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":53:0)
  FpExt x1559 = x1558 + x1514 * poly_mix[12];
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x1560 = x1559 + x1439 * poly_mix[13];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":22:0)
  FpExt x1561 = x1560 + x716 * poly_mix[14];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":23:0)
  FpExt x1562 = x1561 + x719 * poly_mix[15];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":42:0)
  FpExt x1563 = x1562 + x1443 * poly_mix[16];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":42:0)
  FpExt x1564 = x1563 + x1405 * x1467 * poly_mix[17];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":42:0)
  FpExt x1565 = x1564 + x1402 * x1476 * poly_mix[28];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":42:0)
  FpExt x1566 = x1544 + x1545 * x1565 * poly_mix[130];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/0(ComputeWrap)/ComputeCycle/OneHot/hot[5](Reg)"("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":43:0))
  auto x1567 = args[2][186 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":43:0)
  auto x1568 = x1193 - x3;
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":43:0)
  FpExt x1569 = x1413 + x1568 * poly_mix[1];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":43:0)
  FpExt x1570 = x1569 + x1167 * poly_mix[2];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1571 = x1570 + x1258 * poly_mix[3];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1572 = x1571 + x1259 * poly_mix[4];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1573 = x1572 + x1260 * poly_mix[5];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1574 = x1573 + x1261 * poly_mix[6];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":19:0)
  FpExt x1575 = x1574 + x1240 * poly_mix[7];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":20:0)
  FpExt x1576 = x1575 + x1257 * poly_mix[8];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":28:0)
  FpExt x1577 = x1576 + x1422 * poly_mix[9];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":29:0)
  FpExt x1578 = x1577 + x1489 * poly_mix[10];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":30:0)
  FpExt x1579 = x1578 + x1303 * poly_mix[11];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":53:0)
  FpExt x1580 = x1579 + x1428 * poly_mix[12];
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x1581 = x1580 + x1439 * poly_mix[13];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":22:0)
  FpExt x1582 = x1581 + x716 * poly_mix[14];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":23:0)
  FpExt x1583 = x1582 + x719 * poly_mix[15];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":43:0)
  FpExt x1584 = x1583 + x1443 * poly_mix[16];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1585 = x586 - x1370;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1586 = x81 + x1585 * poly_mix[0];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1587 = x1586 + x589 * poly_mix[1];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1588 = x1587 + x1450 * poly_mix[2];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1589 = x1588 + x1453 * poly_mix[3];
  // loc("zirgen/components/ram.cpp":168:0)
  FpExt x1590 = x1589 + x1456 * poly_mix[4];
  // loc("zirgen/components/ram.cpp":169:0)
  FpExt x1591 = x1590 + x1458 * poly_mix[5];
  // loc("zirgen/components/ram.cpp":170:0)
  FpExt x1592 = x1591 + x1460 * poly_mix[6];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1593 = x1592 + x604 * poly_mix[7];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1594 = x1593 + x606 * poly_mix[8];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1595 = x1594 + x1464 * poly_mix[9];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1596 = x1595 + x1466 * poly_mix[10];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":43:0)
  FpExt x1597 = x1584 + x1405 * x1596 * poly_mix[17];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":43:0)
  FpExt x1598 = x1597 + x1402 * x1476 * poly_mix[28];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":43:0)
  FpExt x1599 = x1566 + x1567 * x1598 * poly_mix[136];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/0(ComputeWrap)/ComputeCycle/OneHot/hot[6](Reg)"("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":44:0))
  auto x1600 = args[2][187 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":44:0)
  auto x1601 = x1193 - x18;
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":44:0)
  FpExt x1602 = x1413 + x1601 * poly_mix[1];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":44:0)
  FpExt x1603 = x1602 + x1167 * poly_mix[2];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1604 = x1603 + x1258 * poly_mix[3];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1605 = x1604 + x1259 * poly_mix[4];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1606 = x1605 + x1260 * poly_mix[5];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1607 = x1606 + x1261 * poly_mix[6];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":19:0)
  FpExt x1608 = x1607 + x1240 * poly_mix[7];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":20:0)
  FpExt x1609 = x1608 + x1257 * poly_mix[8];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":28:0)
  FpExt x1610 = x1609 + x1422 * poly_mix[9];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":29:0)
  FpExt x1611 = x1610 + x1489 * poly_mix[10];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":30:0)
  FpExt x1612 = x1611 + x1303 * poly_mix[11];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":53:0)
  FpExt x1613 = x1612 + x1428 * poly_mix[12];
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x1614 = x1613 + x1439 * poly_mix[13];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":22:0)
  FpExt x1615 = x1614 + x716 * poly_mix[14];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":23:0)
  FpExt x1616 = x1615 + x719 * poly_mix[15];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":44:0)
  FpExt x1617 = x1616 + x1443 * poly_mix[16];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1618 = x586 - x1397;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1619 = x81 + x1618 * poly_mix[0];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1620 = x1619 + x589 * poly_mix[1];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1621 = x1620 + x1450 * poly_mix[2];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1622 = x1621 + x1453 * poly_mix[3];
  // loc("zirgen/components/ram.cpp":168:0)
  FpExt x1623 = x1622 + x1456 * poly_mix[4];
  // loc("zirgen/components/ram.cpp":169:0)
  FpExt x1624 = x1623 + x1458 * poly_mix[5];
  // loc("zirgen/components/ram.cpp":170:0)
  FpExt x1625 = x1624 + x1460 * poly_mix[6];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1626 = x1625 + x604 * poly_mix[7];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1627 = x1626 + x606 * poly_mix[8];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1628 = x1627 + x1464 * poly_mix[9];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1629 = x1628 + x1466 * poly_mix[10];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":44:0)
  FpExt x1630 = x1617 + x1405 * x1629 * poly_mix[17];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":44:0)
  FpExt x1631 = x1630 + x1402 * x1476 * poly_mix[28];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":44:0)
  FpExt x1632 = x1599 + x1600 * x1631 * poly_mix[143];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/0(ComputeWrap)/ComputeCycle/OneHot/hot[7](Reg)"("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":45:0))
  auto x1633 = args[2][188 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":45:0)
  auto x1634 = x1202 - x44;
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":45:0)
  FpExt x1635 = x81 + x1634 * poly_mix[0];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":45:0)
  FpExt x1636 = x1635 + x1193 * poly_mix[1];
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":70:0)
  auto x1637 = x1155 * x34;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":70:0)
  auto x1638 = x1156 * x33;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":70:0)
  auto x1639 = x1638 + x1637;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":70:0)
  auto x1640 = x1639 + x1226;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":71:0)
  auto x1641 = x1160 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":71:0)
  auto x1642 = x1165 * x39;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":71:0)
  auto x1643 = x1642 + x1641;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":71:0)
  auto x1644 = x1643 + x1158;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":72:0)
  auto x1645 = x1165 * x4;
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1646 = x1258 - x1640;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1647 = x1636 + x1646 * poly_mix[2];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1648 = x1259 - x1644;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1649 = x1647 + x1648 * poly_mix[3];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1650 = x1260 - x1645;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1651 = x1649 + x1650 * poly_mix[4];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1652 = x1261 - x1645;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1653 = x1651 + x1652 * poly_mix[5];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":19:0)
  FpExt x1654 = x1653 + x1240 * poly_mix[6];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":20:0)
  auto x1655 = x1257 - x0;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":20:0)
  FpExt x1656 = x1654 + x1655 * poly_mix[7];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":23:0)
  FpExt x1657 = x1656 + x1422 * poly_mix[8];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":24:0)
  FpExt x1658 = x1657 + x1424 * poly_mix[9];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":25:0)
  FpExt x1659 = x1658 + x1303 * poly_mix[10];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":53:0)
  FpExt x1660 = x1659 + x1428 * poly_mix[11];
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x1661 = x1660 + x1439 * poly_mix[12];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":22:0)
  FpExt x1662 = x1661 + x716 * poly_mix[13];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":23:0)
  FpExt x1663 = x1662 + x719 * poly_mix[14];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":45:0)
  FpExt x1664 = x1663 + x1443 * poly_mix[15];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":45:0)
  FpExt x1665 = x1664 + x1405 * x1467 * poly_mix[16];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":45:0)
  FpExt x1666 = x1665 + x1402 * x1476 * poly_mix[27];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":45:0)
  FpExt x1667 = x1632 + x1633 * x1666 * poly_mix[148];
  // loc("./zirgen/components/mux.h":49:0)
  FpExt x1668 = x81 + x1140 * x1667 * poly_mix[0];
  // loc("Top/mux(Mux)/body(BodyStep)/OneHot/hot[1](Reg)"("./zirgen/components/mux.h":49:0))
  auto x1669 = args[2][101 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/u32.cpp":62:0)
  auto x1670 = x1260 * x16;
  // loc("zirgen/components/u32.cpp":62:0)
  auto x1671 = x1259 * x5;
  // loc("zirgen/components/u32.cpp":62:0)
  auto x1672 = x1258 + x1671;
  // loc("zirgen/components/u32.cpp":62:0)
  auto x1673 = x1672 + x1670;
  // loc("zirgen/components/u32.cpp":65:0)
  auto x1674 = x1261 * x42;
  // loc("zirgen/components/u32.cpp":65:0)
  auto x1675 = x1674 * x41;
  // loc("zirgen/components/u32.cpp":65:0)
  auto x1676 = x1673 + x1675;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":162:0)
  auto x1677 = x735 + x1676;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":169:0)
  auto x1678 = x1391 * x736;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":169:0)
  auto x1679 = x1388 * x1677;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":169:0)
  auto x1680 = x1679 + x1678;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":170:0)
  auto x1681 = x1391 * x1677;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":170:0)
  auto x1682 = x1388 * x736;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":170:0)
  auto x1683 = x1682 + x1681;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":171:0)
  auto x1684 = x0 - x1370;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":171:0)
  auto x1685 = x1684 * x736;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":171:0)
  auto x1686 = x1370 * x1677;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":171:0)
  auto x1687 = x1686 + x1685;
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":46:0)
  FpExt x1688 = x1635 + x1501 * poly_mix[1];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1689 = x1688 + x1646 * poly_mix[2];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1690 = x1689 + x1648 * poly_mix[3];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1691 = x1690 + x1650 * poly_mix[4];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1692 = x1691 + x1652 * poly_mix[5];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":19:0)
  FpExt x1693 = x1692 + x1240 * poly_mix[6];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":20:0)
  FpExt x1694 = x1693 + x1655 * poly_mix[7];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":43:0)
  FpExt x1695 = x1694 + x1422 * poly_mix[8];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":44:0)
  FpExt x1696 = x1695 + x1424 * poly_mix[9];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":45:0)
  FpExt x1697 = x1696 + x1512 * poly_mix[10];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":53:0)
  FpExt x1698 = x1697 + x1514 * poly_mix[11];
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x1699 = x1698 + x1439 * poly_mix[12];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":22:0)
  FpExt x1700 = x1699 + x716 * poly_mix[13];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":23:0)
  FpExt x1701 = x1700 + x719 * poly_mix[14];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":46:0)
  FpExt x1702 = x1701 + x1443 * poly_mix[15];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":46:0)
  FpExt x1703 = x1702 + x1405 * x1467 * poly_mix[16];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":46:0)
  FpExt x1704 = x1703 + x1402 * x1476 * poly_mix[27];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":46:0)
  FpExt x1705 = x1410 + x1411 * x1704 * poly_mix[42];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":47:0)
  FpExt x1706 = x1635 + x1524 * poly_mix[1];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1707 = x1706 + x1646 * poly_mix[2];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1708 = x1707 + x1648 * poly_mix[3];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1709 = x1708 + x1650 * poly_mix[4];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1710 = x1709 + x1652 * poly_mix[5];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":19:0)
  FpExt x1711 = x1710 + x1240 * poly_mix[6];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":20:0)
  FpExt x1712 = x1711 + x1655 * poly_mix[7];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":38:0)
  FpExt x1713 = x1712 + x1422 * poly_mix[8];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":39:0)
  FpExt x1714 = x1713 + x1424 * poly_mix[9];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":40:0)
  FpExt x1715 = x1714 + x1535 * poly_mix[10];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":53:0)
  FpExt x1716 = x1715 + x1514 * poly_mix[11];
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x1717 = x1716 + x1439 * poly_mix[12];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":22:0)
  FpExt x1718 = x1717 + x716 * poly_mix[13];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":23:0)
  FpExt x1719 = x1718 + x719 * poly_mix[14];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":47:0)
  FpExt x1720 = x1719 + x1443 * poly_mix[15];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":47:0)
  FpExt x1721 = x1720 + x1405 * x1467 * poly_mix[16];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":47:0)
  FpExt x1722 = x1721 + x1402 * x1476 * poly_mix[27];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":47:0)
  FpExt x1723 = x1705 + x1479 * x1722 * poly_mix[76];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":48:0)
  FpExt x1724 = x1635 + x1546 * poly_mix[1];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1725 = x1724 + x1646 * poly_mix[2];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1726 = x1725 + x1648 * poly_mix[3];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1727 = x1726 + x1650 * poly_mix[4];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1728 = x1727 + x1652 * poly_mix[5];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":19:0)
  FpExt x1729 = x1728 + x1240 * poly_mix[6];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":20:0)
  FpExt x1730 = x1729 + x1655 * poly_mix[7];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":33:0)
  FpExt x1731 = x1730 + x1313 * poly_mix[8];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":34:0)
  FpExt x1732 = x1731 + x1308 * poly_mix[9];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":35:0)
  FpExt x1733 = x1732 + x1557 * poly_mix[10];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":53:0)
  FpExt x1734 = x1733 + x1514 * poly_mix[11];
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x1735 = x1734 + x1439 * poly_mix[12];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":22:0)
  FpExt x1736 = x1735 + x716 * poly_mix[13];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":23:0)
  FpExt x1737 = x1736 + x719 * poly_mix[14];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":48:0)
  FpExt x1738 = x1737 + x1443 * poly_mix[15];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":48:0)
  FpExt x1739 = x1738 + x1405 * x1467 * poly_mix[16];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":48:0)
  FpExt x1740 = x1739 + x1402 * x1476 * poly_mix[27];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":48:0)
  FpExt x1741 = x1723 + x1500 * x1740 * poly_mix[110];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":49:0)
  FpExt x1742 = x1635 + x1568 * poly_mix[1];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1743 = x1742 + x1646 * poly_mix[2];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1744 = x1743 + x1648 * poly_mix[3];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1745 = x1744 + x1650 * poly_mix[4];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1746 = x1745 + x1652 * poly_mix[5];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":19:0)
  FpExt x1747 = x1746 + x1240 * poly_mix[6];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":20:0)
  FpExt x1748 = x1747 + x1655 * poly_mix[7];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":28:0)
  FpExt x1749 = x1748 + x1422 * poly_mix[8];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":29:0)
  FpExt x1750 = x1749 + x1489 * poly_mix[9];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":30:0)
  FpExt x1751 = x1750 + x1303 * poly_mix[10];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":53:0)
  FpExt x1752 = x1751 + x1428 * poly_mix[11];
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x1753 = x1752 + x1439 * poly_mix[12];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":22:0)
  FpExt x1754 = x1753 + x716 * poly_mix[13];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":23:0)
  FpExt x1755 = x1754 + x719 * poly_mix[14];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":49:0)
  FpExt x1756 = x1755 + x1443 * poly_mix[15];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":49:0)
  FpExt x1757 = x1756 + x1405 * x1596 * poly_mix[16];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":49:0)
  FpExt x1758 = x1757 + x1402 * x1476 * poly_mix[27];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":49:0)
  FpExt x1759 = x1741 + x1523 * x1758 * poly_mix[123];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":50:0)
  FpExt x1760 = x1635 + x1601 * poly_mix[1];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1761 = x1760 + x1646 * poly_mix[2];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1762 = x1761 + x1648 * poly_mix[3];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1763 = x1762 + x1650 * poly_mix[4];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1764 = x1763 + x1652 * poly_mix[5];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":19:0)
  FpExt x1765 = x1764 + x1240 * poly_mix[6];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":20:0)
  FpExt x1766 = x1765 + x1655 * poly_mix[7];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":28:0)
  FpExt x1767 = x1766 + x1422 * poly_mix[8];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":29:0)
  FpExt x1768 = x1767 + x1489 * poly_mix[9];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":30:0)
  FpExt x1769 = x1768 + x1303 * poly_mix[10];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":53:0)
  FpExt x1770 = x1769 + x1428 * poly_mix[11];
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x1771 = x1770 + x1439 * poly_mix[12];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":22:0)
  FpExt x1772 = x1771 + x716 * poly_mix[13];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":23:0)
  FpExt x1773 = x1772 + x719 * poly_mix[14];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":50:0)
  FpExt x1774 = x1773 + x1443 * poly_mix[15];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":50:0)
  FpExt x1775 = x1774 + x1405 * x1629 * poly_mix[16];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":50:0)
  FpExt x1776 = x1775 + x1402 * x1476 * poly_mix[27];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":50:0)
  FpExt x1777 = x1759 + x1545 * x1776 * poly_mix[128];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":51:0)
  auto x1778 = x1202 - x46;
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":51:0)
  FpExt x1779 = x81 + x1778 * poly_mix[0];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":51:0)
  FpExt x1780 = x1779 + x1193 * poly_mix[1];
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":88:0)
  auto x1781 = x1639 + x1399;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":88:0)
  auto x1782 = x1781 + x1398;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":89:0)
  auto x1783 = x1203 * x25;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":89:0)
  auto x1784 = x1165 * x45;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":89:0)
  auto x1785 = x1784 + x1783;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":89:0)
  auto x1786 = x1785 + x1641;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":89:0)
  auto x1787 = x1786 + x1158;
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1788 = x1258 - x1782;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1789 = x1780 + x1788 * poly_mix[2];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1790 = x1259 - x1787;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1791 = x1789 + x1790 * poly_mix[3];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1792 = x1791 + x1650 * poly_mix[4];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1793 = x1792 + x1652 * poly_mix[5];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":19:0)
  FpExt x1794 = x1793 + x1240 * poly_mix[6];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":20:0)
  FpExt x1795 = x1794 + x1257 * poly_mix[7];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":28:0)
  FpExt x1796 = x1795 + x1422 * poly_mix[8];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":29:0)
  FpExt x1797 = x1796 + x1489 * poly_mix[9];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":30:0)
  FpExt x1798 = x1797 + x1303 * poly_mix[10];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":53:0)
  FpExt x1799 = x1798 + x1428 * poly_mix[11];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":14:0)
  auto x1800 = x1680 + x17;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x1801 = x1800 - x108;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x1802 = x1801 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x1803 = x1802 - x119;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x1804 = x1803 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x1805 = x1804 - x121;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x1806 = x1805 * x6;
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":18:0)
  auto x1807 = x1806 - x707;
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":18:0)
  auto x1808 = x1807 * x19;
  // loc("./zirgen/components/bits.h":68:0)
  auto x1809 = x710 - x1808;
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x1810 = x1799 + x1809 * poly_mix[12];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":22:0)
  FpExt x1811 = x1810 + x716 * poly_mix[13];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":23:0)
  FpExt x1812 = x1811 + x719 * poly_mix[14];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":51:0)
  FpExt x1813 = x1812 + x1443 * poly_mix[15];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":51:0)
  FpExt x1814 = x1813 + x1 * x1467 * poly_mix[16];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":51:0)
  auto x1815 = x1402 + x0;
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":51:0)
  FpExt x1816 = x1814 + x1815 * x1476 * poly_mix[27];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":51:0)
  FpExt x1817 = x1777 + x1567 * x1816 * poly_mix[135];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":52:0)
  auto x1818 = x1193 - x0;
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":52:0)
  FpExt x1819 = x1779 + x1818 * poly_mix[1];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1820 = x1819 + x1788 * poly_mix[2];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1821 = x1820 + x1790 * poly_mix[3];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1822 = x1821 + x1650 * poly_mix[4];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1823 = x1822 + x1652 * poly_mix[5];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":19:0)
  FpExt x1824 = x1823 + x1240 * poly_mix[6];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":20:0)
  FpExt x1825 = x1824 + x1257 * poly_mix[7];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":28:0)
  FpExt x1826 = x1825 + x1422 * poly_mix[8];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":29:0)
  FpExt x1827 = x1826 + x1489 * poly_mix[9];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":30:0)
  FpExt x1828 = x1827 + x1303 * poly_mix[10];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":53:0)
  FpExt x1829 = x1828 + x1428 * poly_mix[11];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":14:0)
  auto x1830 = x1683 + x17;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x1831 = x1830 - x108;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x1832 = x1831 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x1833 = x1832 - x119;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x1834 = x1833 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x1835 = x1834 - x121;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x1836 = x1835 * x6;
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":18:0)
  auto x1837 = x1836 - x707;
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":18:0)
  auto x1838 = x1837 * x19;
  // loc("./zirgen/components/bits.h":68:0)
  auto x1839 = x710 - x1838;
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x1840 = x1829 + x1839 * poly_mix[12];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":22:0)
  FpExt x1841 = x1840 + x716 * poly_mix[13];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":23:0)
  FpExt x1842 = x1841 + x719 * poly_mix[14];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":52:0)
  FpExt x1843 = x1842 + x1443 * poly_mix[15];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":52:0)
  FpExt x1844 = x1843 + x1 * x1467 * poly_mix[16];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":52:0)
  FpExt x1845 = x1844 + x1815 * x1476 * poly_mix[27];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":52:0)
  FpExt x1846 = x1817 + x1600 * x1845 * poly_mix[141];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":53:0)
  FpExt x1847 = x1779 + x1501 * poly_mix[1];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1848 = x1847 + x1788 * poly_mix[2];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1849 = x1848 + x1790 * poly_mix[3];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1850 = x1849 + x1650 * poly_mix[4];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1851 = x1850 + x1652 * poly_mix[5];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":19:0)
  FpExt x1852 = x1851 + x1240 * poly_mix[6];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":20:0)
  FpExt x1853 = x1852 + x1257 * poly_mix[7];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":28:0)
  FpExt x1854 = x1853 + x1422 * poly_mix[8];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":29:0)
  FpExt x1855 = x1854 + x1489 * poly_mix[9];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":30:0)
  FpExt x1856 = x1855 + x1303 * poly_mix[10];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":53:0)
  FpExt x1857 = x1856 + x1428 * poly_mix[11];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":14:0)
  auto x1858 = x1687 + x17;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x1859 = x1858 - x108;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x1860 = x1859 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x1861 = x1860 - x119;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x1862 = x1861 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x1863 = x1862 - x121;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x1864 = x1863 * x6;
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":18:0)
  auto x1865 = x1864 - x707;
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":18:0)
  auto x1866 = x1865 * x19;
  // loc("./zirgen/components/bits.h":68:0)
  auto x1867 = x710 - x1866;
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x1868 = x1857 + x1867 * poly_mix[12];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":22:0)
  FpExt x1869 = x1868 + x716 * poly_mix[13];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":23:0)
  FpExt x1870 = x1869 + x719 * poly_mix[14];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":53:0)
  FpExt x1871 = x1870 + x1443 * poly_mix[15];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":53:0)
  FpExt x1872 = x1871 + x1 * x1467 * poly_mix[16];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":53:0)
  FpExt x1873 = x1872 + x1815 * x1476 * poly_mix[27];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":53:0)
  FpExt x1874 = x1846 + x1633 * x1873 * poly_mix[147];
  // loc("./zirgen/components/mux.h":49:0)
  FpExt x1875 = x1668 + x1669 * x1874 * poly_mix[152];
  // loc("Top/mux(Mux)/body(BodyStep)/OneHot/hot[2](Reg)"("./zirgen/components/mux.h":49:0))
  auto x1876 = args[2][102 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":168:0)
  auto x1877 = x205 * x15;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":167:0)
  auto x1878 = x203 * x16;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":167:0)
  auto x1879 = x1374 + x1878;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":168:0)
  auto x1880 = x1879 + x1877;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":172:0)
  auto x1881 = x1684 * x1677;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":172:0)
  auto x1882 = x1370 * x736;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":172:0)
  auto x1883 = x1882 + x1881;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":173:0)
  auto x1884 = x0 - x1397;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":173:0)
  auto x1885 = x1884 * x736;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":173:0)
  auto x1886 = x1397 * x1677;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":173:0)
  auto x1887 = x1886 + x1885;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":174:0)
  auto x1888 = x1884 * x1677;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":174:0)
  auto x1889 = x1397 * x736;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":174:0)
  auto x1890 = x1889 + x1888;
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":54:0)
  auto x1891 = x1193 - x22;
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":54:0)
  FpExt x1892 = x1779 + x1891 * poly_mix[1];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1893 = x1892 + x1788 * poly_mix[2];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1894 = x1893 + x1790 * poly_mix[3];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1895 = x1894 + x1650 * poly_mix[4];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1896 = x1895 + x1652 * poly_mix[5];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":19:0)
  FpExt x1897 = x1896 + x1240 * poly_mix[6];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":20:0)
  FpExt x1898 = x1897 + x1257 * poly_mix[7];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":28:0)
  FpExt x1899 = x1898 + x1422 * poly_mix[8];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":29:0)
  FpExt x1900 = x1899 + x1489 * poly_mix[9];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":30:0)
  FpExt x1901 = x1900 + x1303 * poly_mix[10];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":53:0)
  FpExt x1902 = x1901 + x1428 * poly_mix[11];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":14:0)
  auto x1903 = x1883 + x17;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x1904 = x1903 - x108;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x1905 = x1904 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x1906 = x1905 - x119;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x1907 = x1906 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x1908 = x1907 - x121;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x1909 = x1908 * x6;
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":18:0)
  auto x1910 = x1909 - x707;
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":18:0)
  auto x1911 = x1910 * x19;
  // loc("./zirgen/components/bits.h":68:0)
  auto x1912 = x710 - x1911;
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x1913 = x1902 + x1912 * poly_mix[12];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":22:0)
  FpExt x1914 = x1913 + x716 * poly_mix[13];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":23:0)
  FpExt x1915 = x1914 + x719 * poly_mix[14];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":54:0)
  FpExt x1916 = x1915 + x1443 * poly_mix[15];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":54:0)
  FpExt x1917 = x1916 + x1 * x1467 * poly_mix[16];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":54:0)
  FpExt x1918 = x1917 + x1815 * x1476 * poly_mix[27];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":54:0)
  FpExt x1919 = x1410 + x1411 * x1918 * poly_mix[42];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":55:0)
  FpExt x1920 = x1779 + x1524 * poly_mix[1];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1921 = x1920 + x1788 * poly_mix[2];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1922 = x1921 + x1790 * poly_mix[3];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1923 = x1922 + x1650 * poly_mix[4];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1924 = x1923 + x1652 * poly_mix[5];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":19:0)
  FpExt x1925 = x1924 + x1240 * poly_mix[6];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":20:0)
  FpExt x1926 = x1925 + x1257 * poly_mix[7];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":28:0)
  FpExt x1927 = x1926 + x1422 * poly_mix[8];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":29:0)
  FpExt x1928 = x1927 + x1489 * poly_mix[9];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":30:0)
  FpExt x1929 = x1928 + x1303 * poly_mix[10];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":53:0)
  FpExt x1930 = x1929 + x1428 * poly_mix[11];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":14:0)
  auto x1931 = x1887 + x17;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x1932 = x1931 - x108;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x1933 = x1932 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x1934 = x1933 - x119;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x1935 = x1934 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x1936 = x1935 - x121;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x1937 = x1936 * x6;
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":18:0)
  auto x1938 = x1937 - x707;
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":18:0)
  auto x1939 = x1938 * x19;
  // loc("./zirgen/components/bits.h":68:0)
  auto x1940 = x710 - x1939;
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x1941 = x1930 + x1940 * poly_mix[12];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":22:0)
  FpExt x1942 = x1941 + x716 * poly_mix[13];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":23:0)
  FpExt x1943 = x1942 + x719 * poly_mix[14];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":55:0)
  FpExt x1944 = x1943 + x1443 * poly_mix[15];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":55:0)
  FpExt x1945 = x1944 + x1 * x1467 * poly_mix[16];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":55:0)
  FpExt x1946 = x1945 + x1815 * x1476 * poly_mix[27];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":55:0)
  FpExt x1947 = x1919 + x1479 * x1946 * poly_mix[76];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":56:0)
  FpExt x1948 = x1779 + x1546 * poly_mix[1];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1949 = x1948 + x1788 * poly_mix[2];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1950 = x1949 + x1790 * poly_mix[3];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1951 = x1950 + x1650 * poly_mix[4];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1952 = x1951 + x1652 * poly_mix[5];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":19:0)
  FpExt x1953 = x1952 + x1240 * poly_mix[6];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":20:0)
  FpExt x1954 = x1953 + x1257 * poly_mix[7];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":28:0)
  FpExt x1955 = x1954 + x1422 * poly_mix[8];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":29:0)
  FpExt x1956 = x1955 + x1489 * poly_mix[9];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":30:0)
  FpExt x1957 = x1956 + x1303 * poly_mix[10];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":53:0)
  FpExt x1958 = x1957 + x1428 * poly_mix[11];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":14:0)
  auto x1959 = x1890 + x17;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x1960 = x1959 - x108;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x1961 = x1960 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x1962 = x1961 - x119;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x1963 = x1962 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x1964 = x1963 - x121;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x1965 = x1964 * x6;
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":18:0)
  auto x1966 = x1965 - x707;
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":18:0)
  auto x1967 = x1966 * x19;
  // loc("./zirgen/components/bits.h":68:0)
  auto x1968 = x710 - x1967;
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x1969 = x1958 + x1968 * poly_mix[12];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":22:0)
  FpExt x1970 = x1969 + x716 * poly_mix[13];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":23:0)
  FpExt x1971 = x1970 + x719 * poly_mix[14];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":56:0)
  FpExt x1972 = x1971 + x1443 * poly_mix[15];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":56:0)
  FpExt x1973 = x1972 + x1 * x1467 * poly_mix[16];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":56:0)
  FpExt x1974 = x1973 + x1815 * x1476 * poly_mix[27];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":56:0)
  FpExt x1975 = x1947 + x1500 * x1974 * poly_mix[110];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":57:0)
  auto x1976 = x1202 - x47;
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":57:0)
  FpExt x1977 = x81 + x1976 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":106:0)
  auto x1978 = x1640 - x1175;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":107:0)
  auto x1979 = x1175 * x25;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":107:0)
  auto x1980 = x1197 + x1979;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":107:0)
  auto x1981 = x1980 + x1641;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":107:0)
  auto x1982 = x1981 + x1158;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":108:0)
  auto x1983 = x1784 + x1174;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":108:0)
  auto x1984 = x1983 + x1172;
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1985 = x1258 - x1978;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1986 = x1977 + x1985 * poly_mix[1];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1987 = x1259 - x1982;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1988 = x1986 + x1987 * poly_mix[2];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x1989 = x1260 - x1984;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1990 = x1988 + x1989 * poly_mix[3];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x1991 = x1990 + x1652 * poly_mix[4];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":19:0)
  FpExt x1992 = x1991 + x1240 * poly_mix[5];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":20:0)
  FpExt x1993 = x1992 + x1655 * poly_mix[6];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":23:0)
  FpExt x1994 = x1993 + x1422 * poly_mix[7];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":24:0)
  FpExt x1995 = x1994 + x1424 * poly_mix[8];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":25:0)
  FpExt x1996 = x1995 + x1303 * poly_mix[9];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":53:0)
  FpExt x1997 = x1996 + x1428 * poly_mix[10];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":14:0)
  auto x1998 = x1677 + x17;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x1999 = x1998 - x108;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x2000 = x1999 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x2001 = x2000 - x119;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x2002 = x2001 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x2003 = x2002 - x121;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x2004 = x2003 * x6;
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":18:0)
  auto x2005 = x2004 - x707;
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":18:0)
  auto x2006 = x2005 * x19;
  // loc("./zirgen/components/bits.h":68:0)
  auto x2007 = x710 - x2006;
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x2008 = x1997 + x2007 * poly_mix[11];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":22:0)
  FpExt x2009 = x2008 + x716 * poly_mix[12];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":23:0)
  FpExt x2010 = x2009 + x719 * poly_mix[13];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":57:0)
  FpExt x2011 = x2010 + x1443 * poly_mix[14];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x2012 = x586 - x730;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2013 = x81 + x2012 * poly_mix[0];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x2014 = x589 - x728;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2015 = x2013 + x2014 * poly_mix[1];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x2016 = x1450 - x726;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2017 = x2015 + x2016 * poly_mix[2];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x2018 = x1453 - x1242;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2019 = x2017 + x2018 * poly_mix[3];
  // loc("zirgen/components/ram.cpp":168:0)
  FpExt x2020 = x2019 + x1456 * poly_mix[4];
  // loc("zirgen/components/ram.cpp":169:0)
  FpExt x2021 = x2020 + x1458 * poly_mix[5];
  // loc("zirgen/components/ram.cpp":170:0)
  FpExt x2022 = x2021 + x1460 * poly_mix[6];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2023 = x2022 + x604 * poly_mix[7];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2024 = x2023 + x606 * poly_mix[8];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2025 = x2024 + x1464 * poly_mix[9];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2026 = x2025 + x1466 * poly_mix[10];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":57:0)
  FpExt x2027 = x2011 + x1405 * x2026 * poly_mix[15];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":57:0)
  FpExt x2028 = x2027 + x1402 * x1476 * poly_mix[26];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":57:0)
  FpExt x2029 = x1975 + x1523 * x2028 * poly_mix[123];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":58:0)
  auto x2030 = x1202 - x48;
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":58:0)
  FpExt x2031 = x81 + x2030 * poly_mix[0];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":58:0)
  FpExt x2032 = x2031 + x1193 * poly_mix[1];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2033 = x2032 + x1646 * poly_mix[2];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2034 = x2033 + x1648 * poly_mix[3];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2035 = x2034 + x1650 * poly_mix[4];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2036 = x2035 + x1652 * poly_mix[5];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":19:0)
  FpExt x2037 = x2036 + x1240 * poly_mix[6];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":20:0)
  FpExt x2038 = x2037 + x1655 * poly_mix[7];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":23:0)
  FpExt x2039 = x2038 + x1422 * poly_mix[8];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":24:0)
  FpExt x2040 = x2039 + x1424 * poly_mix[9];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":25:0)
  FpExt x2041 = x2040 + x1303 * poly_mix[10];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":53:0)
  FpExt x2042 = x2041 + x1428 * poly_mix[11];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":14:0)
  auto x2043 = x1880 + x17;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x2044 = x2043 - x108;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x2045 = x2044 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x2046 = x2045 - x119;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x2047 = x2046 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x2048 = x2047 - x121;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x2049 = x2048 * x6;
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":18:0)
  auto x2050 = x2049 - x707;
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":18:0)
  auto x2051 = x2050 * x19;
  // loc("./zirgen/components/bits.h":68:0)
  auto x2052 = x710 - x2051;
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x2053 = x2042 + x2052 * poly_mix[12];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":22:0)
  FpExt x2054 = x2053 + x716 * poly_mix[13];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":23:0)
  FpExt x2055 = x2054 + x719 * poly_mix[14];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":58:0)
  FpExt x2056 = x2055 + x1443 * poly_mix[15];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":58:0)
  FpExt x2057 = x2056 + x1405 * x2026 * poly_mix[16];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":58:0)
  FpExt x2058 = x2057 + x1402 * x1476 * poly_mix[27];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":58:0)
  FpExt x2059 = x2029 + x1545 * x2058 * poly_mix[127];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":59:0)
  auto x2060 = x1202 - x49;
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":59:0)
  FpExt x2061 = x81 + x2060 * poly_mix[0];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2062 = x2061 + x1258 * poly_mix[1];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x2063 = x1259 - x1197;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2064 = x2062 + x2063 * poly_mix[2];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x2065 = x1260 - x1184;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2066 = x2064 + x2065 * poly_mix[3];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x2067 = x1261 - x1169;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2068 = x2066 + x2067 * poly_mix[4];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":19:0)
  FpExt x2069 = x2068 + x1240 * poly_mix[5];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":20:0)
  FpExt x2070 = x2069 + x1655 * poly_mix[6];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":48:0)
  FpExt x2071 = x2070 + x1313 * poly_mix[7];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":49:0)
  FpExt x2072 = x2071 + x1424 * poly_mix[8];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":50:0)
  FpExt x2073 = x2072 + x1303 * poly_mix[9];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":53:0)
  FpExt x2074 = x2073 + x1428 * poly_mix[10];
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x2075 = x2074 + x1439 * poly_mix[11];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":22:0)
  FpExt x2076 = x2075 + x716 * poly_mix[12];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":23:0)
  FpExt x2077 = x2076 + x719 * poly_mix[13];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":59:0)
  FpExt x2078 = x2077 + x1443 * poly_mix[14];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":59:0)
  FpExt x2079 = x2078 + x1405 * x1467 * poly_mix[15];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":59:0)
  FpExt x2080 = x2079 + x1402 * x1476 * poly_mix[26];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":59:0)
  FpExt x2081 = x2059 + x1567 * x2080 * poly_mix[134];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":60:0)
  auto x2082 = x1202 - x50;
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":60:0)
  FpExt x2083 = x81 + x2082 * poly_mix[0];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2084 = x2083 + x1258 * poly_mix[1];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2085 = x2084 + x2063 * poly_mix[2];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2086 = x2085 + x2065 * poly_mix[3];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2087 = x2086 + x2067 * poly_mix[4];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":19:0)
  auto x2088 = x1240 - x0;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":19:0)
  FpExt x2089 = x2087 + x2088 * poly_mix[5];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":20:0)
  FpExt x2090 = x2089 + x1655 * poly_mix[6];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":23:0)
  FpExt x2091 = x2090 + x1422 * poly_mix[7];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":24:0)
  FpExt x2092 = x2091 + x1424 * poly_mix[8];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":25:0)
  FpExt x2093 = x2092 + x1303 * poly_mix[9];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":53:0)
  FpExt x2094 = x2093 + x1428 * poly_mix[10];
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x2095 = x2094 + x1439 * poly_mix[11];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":22:0)
  FpExt x2096 = x2095 + x716 * poly_mix[12];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":23:0)
  FpExt x2097 = x2096 + x719 * poly_mix[13];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":60:0)
  FpExt x2098 = x2097 + x1443 * poly_mix[14];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":60:0)
  FpExt x2099 = x2098 + x1405 * x1467 * poly_mix[15];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":60:0)
  FpExt x2100 = x2099 + x1402 * x1476 * poly_mix[26];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":60:0)
  FpExt x2101 = x2081 + x1600 * x2100 * poly_mix[140];
  // loc("./zirgen/components/mux.h":49:0)
  FpExt x2102 = x1875 + x1876 * x2101 * poly_mix[166];
  // loc("Top/mux(Mux)/body(BodyStep)/OneHot/hot[3](Reg)"("./zirgen/components/mux.h":49:0))
  auto x2103 = args[2][103 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":57:0)
  auto x2104 = x1600 * x17;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":57:0)
  auto x2105 = x1633 * x25;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":57:0)
  auto x2106 = x1176 * x32;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":57:0)
  auto x2107 = x2106 + x2105;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":57:0)
  auto x2108 = x2107 + x2104;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":57:0)
  auto x2109 = x2108 + x1160;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":53:0)
  auto x2110 = x1258 * x36;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":53:0)
  auto x2111 = x2110 + x2109;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":30:0)
  auto x2112 = x2111 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":30:0)
  auto x2113 = x2112 + x1261;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":30:0)
  auto x2114 = x462 - x2113;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":30:0)
  FpExt x2115 = x1153 + x2114 * poly_mix[7];
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":31:0)
  auto x2116 = x1190 * x17;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":31:0)
  auto x2117 = x1260 * x25;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":31:0)
  auto x2118 = x2117 + x1208;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":31:0)
  auto x2119 = x2118 + x1259;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":31:0)
  auto x2120 = x2119 * x32;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":31:0)
  auto x2121 = x2120 + x2116;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":31:0)
  auto x2122 = x2121 + x1173;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":31:0)
  auto x2123 = x459 - x2122;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":31:0)
  FpExt x2124 = x2115 + x2123 * poly_mix[8];
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":32:0)
  auto x2125 = x1336 * x17;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":49:0)
  auto x2126 = x1257 * x17;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":49:0)
  auto x2127 = x2126 + x1187;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":32:0)
  auto x2128 = x2127 * x32;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":32:0)
  auto x2129 = x1240 * x33;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":32:0)
  auto x2130 = x2129 + x2128;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":32:0)
  auto x2131 = x2130 + x2125;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":32:0)
  auto x2132 = x2131 + x1188;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":32:0)
  auto x2133 = x417 - x2132;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":32:0)
  FpExt x2134 = x2124 + x2133 * poly_mix[9];
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":33:0)
  auto x2135 = x1313 * x33;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":33:0)
  auto x2136 = x2135 + x1308;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":33:0)
  auto x2137 = x414 - x2136;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":33:0)
  FpExt x2138 = x2134 + x2137 * poly_mix[10];
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":37:0)
  auto x2139 = x1173 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":37:0)
  auto x2140 = x1190 * x25;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":37:0)
  auto x2141 = x2140 + x2139;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":37:0)
  auto x2142 = x2141 + x1240;
  // loc("zirgen/circuit/rv32im/v1/edsl/memio.cpp":38:0)
  auto x2143 = x2142 + x40;
  // loc("zirgen/components/ram.cpp":168:0)
  auto x2144 = x465 - x2143;
  // loc("zirgen/components/ram.cpp":168:0)
  FpExt x2145 = x2138 + x2144 * poly_mix[11];
  // loc("zirgen/components/ram.cpp":169:0)
  FpExt x2146 = x2145 + x1215 * poly_mix[12];
  // loc("zirgen/components/ram.cpp":170:0)
  FpExt x2147 = x2146 + x1217 * poly_mix[13];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2148 = x2147 + x471 * poly_mix[14];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2149 = x2148 + x473 * poly_mix[15];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2150 = x2149 + x1221 * poly_mix[16];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2151 = x2150 + x1223 * poly_mix[17];
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":41:0)
  auto x2152 = x1261 * x32;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":41:0)
  auto x2153 = x2152 + x2119;
  // loc("zirgen/circuit/rv32im/v1/edsl/memio.cpp":39:0)
  auto x2154 = x2153 + x40;
  // loc("zirgen/components/ram.cpp":168:0)
  auto x2155 = x504 - x2154;
  // loc("zirgen/components/ram.cpp":168:0)
  FpExt x2156 = x2151 + x2155 * poly_mix[18];
  // loc("zirgen/components/ram.cpp":169:0)
  FpExt x2157 = x2156 + x1230 * poly_mix[19];
  // loc("zirgen/components/ram.cpp":170:0)
  FpExt x2158 = x2157 + x1232 * poly_mix[20];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2159 = x2158 + x510 * poly_mix[21];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2160 = x2159 + x512 * poly_mix[22];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2161 = x2160 + x1236 * poly_mix[23];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2162 = x2161 + x1238 * poly_mix[24];
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":45:0)
  auto x2163 = x1188 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":45:0)
  auto x2164 = x1336 * x25;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":45:0)
  auto x2165 = x2164 + x2163;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":45:0)
  auto x2166 = x2165 + x1313;
  // loc("zirgen/components/iszero.cpp":16:0)
  FpExt x2167 = x81 + x2166 * poly_mix[0];
  // loc("zirgen/components/iszero.cpp":16:0)
  FpExt x2168 = x2162 + x1350 * x2167 * poly_mix[25];
  // loc("zirgen/components/iszero.cpp":18:0)
  auto x2169 = x2166 * x1363;
  // loc("zirgen/components/iszero.cpp":18:0)
  auto x2170 = x2169 - x0;
  // loc("zirgen/components/iszero.cpp":18:0)
  FpExt x2171 = x81 + x2170 * poly_mix[0];
  // loc("zirgen/components/iszero.cpp":18:0)
  FpExt x2172 = x2168 + x1358 * x2171 * poly_mix[26];
  // loc("zirgen/circuit/rv32im/v1/edsl/memio.cpp":65:0)
  auto x2173 = x215 * x17;
  // loc("zirgen/circuit/rv32im/v1/edsl/memio.cpp":65:0)
  auto x2174 = x209 - x2173;
  // loc("zirgen/circuit/rv32im/v1/edsl/memio.cpp":65:0)
  FpExt x2175 = x2172 + x2174 * poly_mix[27];
  // loc("./zirgen/components/onehot.h":46:0)
  auto x2176 = x1379 * x3;
  // loc("./zirgen/components/onehot.h":46:0)
  auto x2177 = x1375 + x2176;
  // loc("./zirgen/components/onehot.h":46:0)
  auto x2178 = x1388 * x18;
  // loc("./zirgen/components/onehot.h":46:0)
  auto x2179 = x2177 + x2178;
  // loc("zirgen/circuit/rv32im/v1/edsl/memio.cpp":67:0)
  auto x2180 = x1373 + x209;
  // loc("zirgen/circuit/rv32im/v1/edsl/memio.cpp":67:0)
  auto x2181 = x2180 + x2179;
  // loc("zirgen/circuit/rv32im/v1/edsl/memio.cpp":67:0)
  auto x2182 = x453 + x1303;
  // loc("zirgen/circuit/rv32im/v1/edsl/memio.cpp":67:0)
  auto x2183 = x2182 - x2181;
  // loc("zirgen/circuit/rv32im/v1/edsl/memio.cpp":67:0)
  FpExt x2184 = x2175 + x2183 * poly_mix[28];
  // loc("zirgen/circuit/rv32im/v1/edsl/memio.cpp":69:0)
  auto x2185 = x203 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/memio.cpp":69:0)
  auto x2186 = x2185 + x211;
  // loc("zirgen/circuit/rv32im/v1/edsl/memio.cpp":69:0)
  auto x2187 = x456 + x1427;
  // loc("zirgen/circuit/rv32im/v1/edsl/memio.cpp":69:0)
  auto x2188 = x2187 + x201;
  // loc("zirgen/circuit/rv32im/v1/edsl/memio.cpp":69:0)
  auto x2189 = x2188 - x2186;
  // loc("zirgen/circuit/rv32im/v1/edsl/memio.cpp":69:0)
  FpExt x2190 = x2184 + x2189 * poly_mix[29];
  // loc("zirgen/circuit/rv32im/v1/edsl/memio.cpp":71:0)
  auto x2191 = x1385 + x213;
  // loc("zirgen/circuit/rv32im/v1/edsl/memio.cpp":71:0)
  auto x2192 = x498 + x1276;
  // loc("zirgen/circuit/rv32im/v1/edsl/memio.cpp":71:0)
  auto x2193 = x2192 + x203;
  // loc("zirgen/circuit/rv32im/v1/edsl/memio.cpp":71:0)
  auto x2194 = x2193 - x2191;
  // loc("zirgen/circuit/rv32im/v1/edsl/memio.cpp":71:0)
  FpExt x2195 = x2190 + x2194 * poly_mix[30];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/3(MemIOCycle)/Twit/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x2196 = args[2][85 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/memio.cpp":73:0)
  auto x2197 = x2196 * x17;
  // loc("zirgen/circuit/rv32im/v1/edsl/memio.cpp":73:0)
  auto x2198 = x207 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/memio.cpp":73:0)
  auto x2199 = x2198 + x2197;
  // loc("zirgen/circuit/rv32im/v1/edsl/memio.cpp":73:0)
  auto x2200 = x2199 + x1346;
  // loc("zirgen/circuit/rv32im/v1/edsl/memio.cpp":73:0)
  auto x2201 = x501 + x1282;
  // loc("zirgen/circuit/rv32im/v1/edsl/memio.cpp":73:0)
  auto x2202 = x2201 + x205;
  // loc("zirgen/circuit/rv32im/v1/edsl/memio.cpp":73:0)
  auto x2203 = x2202 - x2200;
  // loc("zirgen/circuit/rv32im/v1/edsl/memio.cpp":73:0)
  FpExt x2204 = x2195 + x2203 * poly_mix[31];
  // loc("zirgen/circuit/rv32im/v1/edsl/memio.cpp":76:0)
  auto x2205 = x3 - x2196;
  // loc("zirgen/circuit/rv32im/v1/edsl/memio.cpp":76:0)
  auto x2206 = x0 - x2196;
  // loc("zirgen/circuit/rv32im/v1/edsl/memio.cpp":76:0)
  auto x2207 = x2196 * x2206;
  // loc("zirgen/circuit/rv32im/v1/edsl/memio.cpp":76:0)
  auto x2208 = x2207 * x2205;
  // loc("zirgen/circuit/rv32im/v1/edsl/memio.cpp":76:0)
  FpExt x2209 = x2204 + x2208 * poly_mix[32];
  // loc("zirgen/circuit/rv32im/v1/edsl/memio.cpp":80:0)
  auto x2210 = x211 * x36;
  // loc("zirgen/circuit/rv32im/v1/edsl/memio.cpp":79:0)
  auto x2211 = x213 * x51;
  // loc("zirgen/circuit/rv32im/v1/edsl/memio.cpp":79:0)
  auto x2212 = x1346 * x52;
  // loc("zirgen/circuit/rv32im/v1/edsl/memio.cpp":79:0)
  auto x2213 = x2196 * x15;
  // loc("zirgen/circuit/rv32im/v1/edsl/memio.cpp":79:0)
  auto x2214 = x2213 + x2212;
  // loc("zirgen/circuit/rv32im/v1/edsl/memio.cpp":79:0)
  auto x2215 = x2214 + x2211;
  // loc("zirgen/circuit/rv32im/v1/edsl/memio.cpp":80:0)
  auto x2216 = x2215 + x2210;
  // loc("zirgen/circuit/rv32im/v1/edsl/memio.cpp":80:0)
  auto x2217 = x2216 + x215;
  // loc("zirgen/components/ram.cpp":168:0)
  auto x2218 = x598 - x2217;
  // loc("zirgen/components/ram.cpp":168:0)
  FpExt x2219 = x2209 + x2218 * poly_mix[33];
  // loc("zirgen/components/ram.cpp":169:0)
  FpExt x2220 = x2219 + x1458 * poly_mix[34];
  // loc("zirgen/components/ram.cpp":170:0)
  FpExt x2221 = x2220 + x1471 * poly_mix[35];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2222 = x2221 + x604 * poly_mix[36];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2223 = x2222 + x606 * poly_mix[37];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2224 = x2223 + x1464 * poly_mix[38];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2225 = x2224 + x1466 * poly_mix[39];
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x2226 = x2225 + x1439 * poly_mix[40];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":22:0)
  FpExt x2227 = x2226 + x716 * poly_mix[41];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":23:0)
  FpExt x2228 = x2227 + x719 * poly_mix[42];
  // loc("zirgen/circuit/rv32im/v1/edsl/memio.cpp":93:0)
  FpExt x2229 = x2228 + x1136 * poly_mix[43];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":76:0)
  auto x2230 = x1370 - x0;
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":76:0)
  FpExt x2231 = x81 + x2230 * poly_mix[0];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":76:0)
  FpExt x2232 = x81 + x1 * x2231 * poly_mix[0];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":76:0)
  auto x2233 = x1370 + x1379;
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":76:0)
  auto x2234 = x2233 - x0;
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":76:0)
  FpExt x2235 = x81 + x2234 * poly_mix[0];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":76:0)
  FpExt x2236 = x2232 + x1 * x2235 * poly_mix[1];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":76:0)
  FpExt x2237 = x2236 + x1370 * x81 * poly_mix[2];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":76:0)
  FpExt x2238 = x2237 + x1375 * x81 * poly_mix[2];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":76:0)
  FpExt x2239 = x2238 + x1379 * x81 * poly_mix[2];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":76:0)
  FpExt x2240 = x2239 + x1388 * x81 * poly_mix[2];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":76:0)
  auto x2241 = x0 - x219;
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":76:0)
  auto x2242 = x219 * x2241;
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":76:0)
  FpExt x2243 = x2240 + x2242 * poly_mix[2];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":76:0)
  auto x2244 = x221 * x35;
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":76:0)
  auto x2245 = x219 * x33;
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":76:0)
  auto x2246 = x2245 + x2244;
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":76:0)
  auto x2247 = x217 - x2246;
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":76:0)
  FpExt x2248 = x2243 + x2247 * poly_mix[3];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":76:0)
  auto x2249 = x219 * x4;
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":76:0)
  auto x2250 = x1370 * x586;
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":76:0)
  auto x2251 = x1375 * x589;
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":76:0)
  auto x2252 = x2250 + x2251;
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":76:0)
  auto x2253 = x1379 * x1450;
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":76:0)
  auto x2254 = x2252 + x2253;
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":76:0)
  auto x2255 = x1388 * x1453;
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":76:0)
  auto x2256 = x2254 + x2255;
  // loc("zirgen/components/u32.cpp":34:0)
  auto x2257 = x1392 - x2256;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2258 = x2248 + x2257 * poly_mix[4];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x2259 = x1402 - x2249;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2260 = x2258 + x2259 * poly_mix[5];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x2261 = x1406 - x2249;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2262 = x2260 + x2261 * poly_mix[6];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x2263 = args[2][218 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x2264 = x2263 - x2249;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2265 = x2262 + x2264 * poly_mix[7];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":76:0)
  auto x2266 = x2166 + x40;
  // loc("zirgen/components/u32.cpp":34:0)
  auto x2267 = args[2][147 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x2268 = x2267 - x1392;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2269 = x81 + x2268 * poly_mix[0];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x2270 = args[2][148 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x2271 = x2270 - x1402;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2272 = x2269 + x2271 * poly_mix[1];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x2273 = args[2][149 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x2274 = x2273 - x1406;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2275 = x2272 + x2274 * poly_mix[2];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x2276 = args[2][150 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x2277 = x2276 - x2263;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2278 = x2275 + x2277 * poly_mix[3];
  // loc("zirgen/components/ram.cpp":168:0)
  auto x2279 = args[2][144 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/ram.cpp":168:0)
  auto x2280 = x2279 - x2266;
  // loc("zirgen/components/ram.cpp":168:0)
  FpExt x2281 = x2278 + x2280 * poly_mix[4];
  // loc("zirgen/components/ram.cpp":169:0)
  auto x2282 = args[2][145 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/ram.cpp":169:0)
  auto x2283 = x2282 - x407;
  // loc("zirgen/components/ram.cpp":169:0)
  FpExt x2284 = x2281 + x2283 * poly_mix[5];
  // loc("zirgen/components/ram.cpp":170:0)
  auto x2285 = args[2][146 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/ram.cpp":170:0)
  auto x2286 = x2285 - x3;
  // loc("zirgen/components/ram.cpp":170:0)
  FpExt x2287 = x2284 + x2286 * poly_mix[6];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x2288 = x2267 - x2267;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2289 = x2287 + x2288 * poly_mix[7];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x2290 = x2270 - x2270;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2291 = x2289 + x2290 * poly_mix[8];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x2292 = x2273 - x2273;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2293 = x2291 + x2292 * poly_mix[9];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x2294 = x2276 - x2276;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2295 = x2293 + x2294 * poly_mix[10];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":76:0)
  FpExt x2296 = x2265 + x1358 * x2295 * poly_mix[8];
  // loc("zirgen/components/ram.cpp":43:0)
  FpExt x2297 = x81 + x2279 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":44:0)
  FpExt x2298 = x2297 + x2282 * poly_mix[1];
  // loc("zirgen/components/ram.cpp":45:0)
  auto x2299 = x2285 - x0;
  // loc("zirgen/components/ram.cpp":45:0)
  FpExt x2300 = x2298 + x2299 * poly_mix[2];
  // loc("zirgen/components/u32.cpp":28:0)
  FpExt x2301 = x2300 + x2267 * poly_mix[3];
  // loc("zirgen/components/u32.cpp":28:0)
  FpExt x2302 = x2301 + x2270 * poly_mix[4];
  // loc("zirgen/components/u32.cpp":28:0)
  FpExt x2303 = x2302 + x2273 * poly_mix[5];
  // loc("zirgen/components/u32.cpp":28:0)
  FpExt x2304 = x2303 + x2276 * poly_mix[6];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":76:0)
  FpExt x2305 = x2296 + x1350 * x2304 * poly_mix[19];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":76:0)
  auto x2306 = x1308 - x18;
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":76:0)
  FpExt x2307 = x2305 + x2306 * poly_mix[26];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":76:0)
  FpExt x2308 = x2307 + x2127 * poly_mix[27];
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":70:0)
  auto x2309 = x1160 * x34;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":70:0)
  auto x2310 = x1600 * x33;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":70:0)
  auto x2311 = x2310 + x2309;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":70:0)
  auto x2312 = x2311 + x2153;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":71:0)
  auto x2313 = x1258 * x39;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":71:0)
  auto x2314 = x2313 + x1177;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":71:0)
  auto x2315 = x2314 + x1633;
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":72:0)
  auto x2316 = x1258 * x4;
  // loc("zirgen/components/u32.cpp":34:0)
  auto x2317 = x1303 - x2312;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2318 = x2308 + x2317 * poly_mix[28];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x2319 = x1427 - x2315;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2320 = x2318 + x2319 * poly_mix[29];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x2321 = x1276 - x2316;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2322 = x2320 + x2321 * poly_mix[30];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x2323 = x1282 - x2316;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2324 = x2322 + x2323 * poly_mix[31];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":76:0)
  FpExt x2325 = x2229 + x1287 * x2324 * poly_mix[44];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":77:0)
  FpExt x2326 = x2232 + x0 * x2235 * poly_mix[1];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":77:0)
  FpExt x2327 = x2326 + x1370 * x81 * poly_mix[2];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":77:0)
  FpExt x2328 = x2327 + x1379 * x81 * poly_mix[2];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":77:0)
  FpExt x2329 = x2328 + x2242 * poly_mix[2];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":77:0)
  FpExt x2330 = x2329 + x2247 * poly_mix[3];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":77:0)
  auto x2331 = x2250 + x2253;
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":77:0)
  auto x2332 = x1370 * x589;
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":77:0)
  auto x2333 = x1379 * x1453;
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":77:0)
  auto x2334 = x2332 + x2333;
  // loc("zirgen/components/u32.cpp":34:0)
  auto x2335 = x1392 - x2331;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2336 = x2330 + x2335 * poly_mix[4];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x2337 = x1402 - x2334;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2338 = x2336 + x2337 * poly_mix[5];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2339 = x2338 + x2261 * poly_mix[6];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2340 = x2339 + x2264 * poly_mix[7];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":77:0)
  FpExt x2341 = x2340 + x1358 * x2295 * poly_mix[8];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":77:0)
  FpExt x2342 = x2341 + x1350 * x2304 * poly_mix[19];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":77:0)
  FpExt x2343 = x2342 + x2306 * poly_mix[26];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":77:0)
  auto x2344 = x2127 - x0;
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":77:0)
  FpExt x2345 = x2343 + x2344 * poly_mix[27];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2346 = x2345 + x2317 * poly_mix[28];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2347 = x2346 + x2319 * poly_mix[29];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2348 = x2347 + x2321 * poly_mix[30];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2349 = x2348 + x2323 * poly_mix[31];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":77:0)
  FpExt x2350 = x2325 + x1290 * x2349 * poly_mix[76];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":78:0)
  FpExt x2351 = x81 + x0 * x2231 * poly_mix[0];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":78:0)
  FpExt x2352 = x2351 + x1 * x2235 * poly_mix[1];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":78:0)
  FpExt x2353 = x2352 + x1370 * x81 * poly_mix[2];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":78:0)
  FpExt x2354 = x2353 + x2242 * poly_mix[2];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":78:0)
  FpExt x2355 = x2354 + x2247 * poly_mix[3];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":78:0)
  auto x2356 = x1370 * x1450;
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":78:0)
  auto x2357 = x1370 * x1453;
  // loc("zirgen/components/u32.cpp":34:0)
  auto x2358 = x1392 - x2250;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2359 = x2355 + x2358 * poly_mix[4];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x2360 = x1402 - x2332;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2361 = x2359 + x2360 * poly_mix[5];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x2362 = x1406 - x2356;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2363 = x2361 + x2362 * poly_mix[6];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x2364 = x2263 - x2357;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2365 = x2363 + x2364 * poly_mix[7];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":78:0)
  FpExt x2366 = x2365 + x1358 * x2295 * poly_mix[8];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":78:0)
  FpExt x2367 = x2366 + x1350 * x2304 * poly_mix[19];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":78:0)
  FpExt x2368 = x2367 + x2306 * poly_mix[26];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":78:0)
  auto x2369 = x2127 - x3;
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":78:0)
  FpExt x2370 = x2368 + x2369 * poly_mix[27];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2371 = x2370 + x2317 * poly_mix[28];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2372 = x2371 + x2319 * poly_mix[29];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2373 = x2372 + x2321 * poly_mix[30];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2374 = x2373 + x2323 * poly_mix[31];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":78:0)
  FpExt x2375 = x2350 + x1293 * x2374 * poly_mix[108];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2376 = x2258 + x1402 * poly_mix[5];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2377 = x2376 + x1406 * poly_mix[6];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2378 = x2377 + x2263 * poly_mix[7];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":79:0)
  FpExt x2379 = x2378 + x1358 * x2295 * poly_mix[8];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":79:0)
  FpExt x2380 = x2379 + x1350 * x2304 * poly_mix[19];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":79:0)
  FpExt x2381 = x2380 + x2306 * poly_mix[26];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":79:0)
  auto x2382 = x2127 - x17;
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":79:0)
  FpExt x2383 = x2381 + x2382 * poly_mix[27];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2384 = x2383 + x2317 * poly_mix[28];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2385 = x2384 + x2319 * poly_mix[29];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2386 = x2385 + x2321 * poly_mix[30];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2387 = x2386 + x2323 * poly_mix[31];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":79:0)
  FpExt x2388 = x2375 + x1296 * x2387 * poly_mix[122];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2389 = x2338 + x1406 * poly_mix[6];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2390 = x2389 + x2263 * poly_mix[7];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":80:0)
  FpExt x2391 = x2390 + x1358 * x2295 * poly_mix[8];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":80:0)
  FpExt x2392 = x2391 + x1350 * x2304 * poly_mix[19];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":80:0)
  FpExt x2393 = x2392 + x2306 * poly_mix[26];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":80:0)
  auto x2394 = x2127 - x22;
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":80:0)
  FpExt x2395 = x2393 + x2394 * poly_mix[27];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2396 = x2395 + x2317 * poly_mix[28];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2397 = x2396 + x2319 * poly_mix[29];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2398 = x2397 + x2321 * poly_mix[30];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2399 = x2398 + x2323 * poly_mix[31];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":80:0)
  FpExt x2400 = x2388 + x1299 * x2399 * poly_mix[126];
  // loc("zirgen/components/bytes.cpp":101:0)
  FpExt x2401 = x2236 + x217 * poly_mix[2];
  // loc("zirgen/components/bytes.cpp":101:0)
  FpExt x2402 = x2401 + x219 * poly_mix[3];
  // loc("zirgen/components/bytes.cpp":101:0)
  FpExt x2403 = x2402 + x221 * poly_mix[4];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":81:0)
  auto x2404 = x1684 * x586;
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":81:0)
  auto x2405 = x1370 * x492;
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":81:0)
  auto x2406 = x2405 + x2404;
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":81:0)
  auto x2407 = x1378 * x589;
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":81:0)
  auto x2408 = x1375 * x492;
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":81:0)
  auto x2409 = x2408 + x2407;
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":81:0)
  auto x2410 = x0 - x1379;
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":81:0)
  auto x2411 = x2410 * x1450;
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":81:0)
  auto x2412 = x1379 * x492;
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":81:0)
  auto x2413 = x2412 + x2411;
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":81:0)
  auto x2414 = x1391 * x1453;
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":81:0)
  auto x2415 = x1388 * x492;
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":81:0)
  auto x2416 = x2415 + x2414;
  // loc("zirgen/components/u32.cpp":34:0)
  auto x2417 = x2267 - x2406;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2418 = x2403 + x2417 * poly_mix[5];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x2419 = x2270 - x2409;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2420 = x2418 + x2419 * poly_mix[6];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x2421 = x2273 - x2413;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2422 = x2420 + x2421 * poly_mix[7];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x2423 = x2276 - x2416;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2424 = x2422 + x2423 * poly_mix[8];
  // loc("zirgen/components/ram.cpp":168:0)
  auto x2425 = x2279 - x2217;
  // loc("zirgen/components/ram.cpp":168:0)
  FpExt x2426 = x2424 + x2425 * poly_mix[9];
  // loc("zirgen/components/ram.cpp":169:0)
  FpExt x2427 = x2426 + x2283 * poly_mix[10];
  // loc("zirgen/components/ram.cpp":170:0)
  FpExt x2428 = x2427 + x2286 * poly_mix[11];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2429 = x2428 + x2288 * poly_mix[12];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2430 = x2429 + x2290 * poly_mix[13];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2431 = x2430 + x2292 * poly_mix[14];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2432 = x2431 + x2294 * poly_mix[15];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":81:0)
  auto x2433 = x1308 - x53;
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":81:0)
  FpExt x2434 = x2432 + x2433 * poly_mix[16];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":81:0)
  FpExt x2435 = x2434 + x2127 * poly_mix[17];
  // loc("zirgen/circuit/rv32im/v1/edsl/decode.cpp":79:0)
  auto x2436 = x2311 + x2166;
  // loc("zirgen/components/u32.cpp":34:0)
  auto x2437 = x1303 - x2436;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2438 = x2435 + x2437 * poly_mix[18];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2439 = x2438 + x2319 * poly_mix[19];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2440 = x2439 + x2321 * poly_mix[20];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2441 = x2440 + x2323 * poly_mix[21];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":81:0)
  FpExt x2442 = x2400 + x1300 * x2441 * poly_mix[133];
  // loc("zirgen/components/bytes.cpp":101:0)
  FpExt x2443 = x2326 + x217 * poly_mix[2];
  // loc("zirgen/components/bytes.cpp":101:0)
  FpExt x2444 = x2443 + x219 * poly_mix[3];
  // loc("zirgen/components/bytes.cpp":101:0)
  FpExt x2445 = x2444 + x221 * poly_mix[4];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":82:0)
  auto x2446 = x1684 * x589;
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":82:0)
  auto x2447 = x1370 * x495;
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":82:0)
  auto x2448 = x2447 + x2446;
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":82:0)
  auto x2449 = x2410 * x1453;
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":82:0)
  auto x2450 = x1379 * x495;
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":82:0)
  auto x2451 = x2450 + x2449;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2452 = x2445 + x2417 * poly_mix[5];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x2453 = x2270 - x2448;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2454 = x2452 + x2453 * poly_mix[6];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2455 = x2454 + x2421 * poly_mix[7];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x2456 = x2276 - x2451;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2457 = x2455 + x2456 * poly_mix[8];
  // loc("zirgen/components/ram.cpp":168:0)
  FpExt x2458 = x2457 + x2425 * poly_mix[9];
  // loc("zirgen/components/ram.cpp":169:0)
  FpExt x2459 = x2458 + x2283 * poly_mix[10];
  // loc("zirgen/components/ram.cpp":170:0)
  FpExt x2460 = x2459 + x2286 * poly_mix[11];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2461 = x2460 + x2288 * poly_mix[12];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2462 = x2461 + x2290 * poly_mix[13];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2463 = x2462 + x2292 * poly_mix[14];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2464 = x2463 + x2294 * poly_mix[15];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":82:0)
  FpExt x2465 = x2464 + x2433 * poly_mix[16];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":82:0)
  FpExt x2466 = x2465 + x2344 * poly_mix[17];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2467 = x2466 + x2437 * poly_mix[18];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2468 = x2467 + x2319 * poly_mix[19];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2469 = x2468 + x2321 * poly_mix[20];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2470 = x2469 + x2323 * poly_mix[21];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":82:0)
  FpExt x2471 = x2442 + x1301 * x2470 * poly_mix[138];
  // loc("zirgen/components/bytes.cpp":101:0)
  FpExt x2472 = x2352 + x217 * poly_mix[2];
  // loc("zirgen/components/bytes.cpp":101:0)
  FpExt x2473 = x2472 + x219 * poly_mix[3];
  // loc("zirgen/components/bytes.cpp":101:0)
  FpExt x2474 = x2473 + x221 * poly_mix[4];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":83:0)
  auto x2475 = x1684 * x1450;
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":83:0)
  auto x2476 = x1370 * x592;
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":83:0)
  auto x2477 = x2476 + x2475;
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":83:0)
  auto x2478 = x1684 * x1453;
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":83:0)
  auto x2479 = x1370 * x595;
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":83:0)
  auto x2480 = x2479 + x2478;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2481 = x2474 + x2417 * poly_mix[5];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2482 = x2481 + x2453 * poly_mix[6];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x2483 = x2273 - x2477;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2484 = x2482 + x2483 * poly_mix[7];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x2485 = x2276 - x2480;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2486 = x2484 + x2485 * poly_mix[8];
  // loc("zirgen/components/ram.cpp":168:0)
  FpExt x2487 = x2486 + x2425 * poly_mix[9];
  // loc("zirgen/components/ram.cpp":169:0)
  FpExt x2488 = x2487 + x2283 * poly_mix[10];
  // loc("zirgen/components/ram.cpp":170:0)
  FpExt x2489 = x2488 + x2286 * poly_mix[11];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2490 = x2489 + x2288 * poly_mix[12];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2491 = x2490 + x2290 * poly_mix[13];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2492 = x2491 + x2292 * poly_mix[14];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2493 = x2492 + x2294 * poly_mix[15];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":83:0)
  FpExt x2494 = x2493 + x2433 * poly_mix[16];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":83:0)
  FpExt x2495 = x2494 + x2369 * poly_mix[17];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2496 = x2495 + x2437 * poly_mix[18];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2497 = x2496 + x2319 * poly_mix[19];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2498 = x2497 + x2321 * poly_mix[20];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2499 = x2498 + x2323 * poly_mix[21];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":83:0)
  FpExt x2500 = x2471 + x1302 * x2499 * poly_mix[142];
  // loc("./zirgen/components/mux.h":49:0)
  FpExt x2501 = x2102 + x2103 * x2500 * poly_mix[167];
  // loc("Top/mux(Mux)/body(BodyStep)/OneHot/hot[4](Reg)"("./zirgen/components/mux.h":49:0))
  auto x2502 = args[2][104 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":103:0)
  auto x2503 = x1479 + x1500;
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":104:0)
  auto x2504 = x2503 + x1523;
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":106:0)
  auto x2505 = x1545 + x1567;
  // loc("zirgen/circuit/rv32im/v1/edsl/multiply.cpp":61:0)
  auto x2506 = x0 - x1567;
  // loc("zirgen/components/u32.cpp":105:0)
  auto x2507 = x2506 * x492;
  // loc("zirgen/components/u32.cpp":105:0)
  auto x2508 = x1567 * x1640;
  // loc("zirgen/components/u32.cpp":89:0)
  auto x2509 = x2508 + x2507;
  // loc("zirgen/components/u32.cpp":201:0)
  auto x2510 = x1260 * x3;
  // loc("zirgen/components/u32.cpp":201:0)
  auto x2511 = x1259 + x2510;
  // loc("zirgen/components/u32.cpp":201:0)
  auto x2512 = x1261 * x17;
  // loc("zirgen/components/u32.cpp":201:0)
  auto x2513 = x2511 + x2512;
  // loc("zirgen/components/u32.cpp":201:0)
  auto x2514 = x1240 * x25;
  // loc("zirgen/components/u32.cpp":201:0)
  auto x2515 = x2513 + x2514;
  // loc("zirgen/components/u32.cpp":201:0)
  auto x2516 = x1257 * x32;
  // loc("zirgen/components/u32.cpp":201:0)
  auto x2517 = x2515 + x2516;
  // loc("zirgen/circuit/rv32im/v1/edsl/multiply.cpp":67:0)
  auto x2518 = x1258 * x34;
  // loc("zirgen/circuit/rv32im/v1/edsl/multiply.cpp":67:0)
  auto x2519 = x1336 * x36;
  // loc("zirgen/circuit/rv32im/v1/edsl/multiply.cpp":67:0)
  auto x2520 = x2519 + x2518;
  // loc("zirgen/circuit/rv32im/v1/edsl/multiply.cpp":67:0)
  auto x2521 = x2520 + x2517;
  // loc("zirgen/circuit/rv32im/v1/edsl/multiply.cpp":67:0)
  auto x2522 = x2509 - x2521;
  // loc("zirgen/circuit/rv32im/v1/edsl/multiply.cpp":67:0)
  FpExt x2523 = x1239 + x2522 * poly_mix[25];
  // loc("zirgen/circuit/rv32im/v1/edsl/multiply.cpp":70:0)
  auto x2524 = x0 - x2505;
  // loc("zirgen/components/u32.cpp":105:0)
  auto x2525 = x2524 * x492;
  // loc("zirgen/components/u32.cpp":105:0)
  auto x2526 = x2524 * x495;
  // loc("zirgen/components/u32.cpp":105:0)
  auto x2527 = x2524 * x592;
  // loc("zirgen/components/u32.cpp":105:0)
  auto x2528 = x2524 * x595;
  // loc("zirgen/components/u32.cpp":105:0)
  auto x2529 = x2505 * x1313;
  // loc("zirgen/components/u32.cpp":105:0)
  auto x2530 = x2505 * x1308;
  // loc("zirgen/components/u32.cpp":105:0)
  auto x2531 = x2505 * x1303;
  // loc("zirgen/components/u32.cpp":105:0)
  auto x2532 = x2505 * x1427;
  // loc("zirgen/components/u32.cpp":89:0)
  auto x2533 = x2529 + x2525;
  // loc("zirgen/components/u32.cpp":89:0)
  auto x2534 = x2530 + x2526;
  // loc("zirgen/components/u32.cpp":89:0)
  auto x2535 = x2531 + x2527;
  // loc("zirgen/components/u32.cpp":89:0)
  auto x2536 = x2532 + x2528;
  // loc("zirgen/components/u32.cpp":123:0)
  auto x2537 = x501 - x1278;
  // loc("zirgen/components/u32.cpp":123:0)
  FpExt x2538 = x2523 + x2537 * poly_mix[26];
  // loc("zirgen/components/u32.cpp":123:0)
  auto x2539 = x2536 - x1284;
  // loc("zirgen/components/u32.cpp":123:0)
  FpExt x2540 = x2538 + x2539 * poly_mix[27];
  // loc("zirgen/components/u32.cpp":213:0)
  auto x2541 = x1479 * x1282;
  // loc("zirgen/components/u32.cpp":213:0)
  auto x2542 = x1287 - x2541;
  // loc("zirgen/components/u32.cpp":213:0)
  FpExt x2543 = x2540 + x2542 * poly_mix[28];
  // loc("zirgen/components/u32.cpp":214:0)
  auto x2544 = x2503 * x1276;
  // loc("zirgen/components/u32.cpp":214:0)
  auto x2545 = x1290 - x2544;
  // loc("zirgen/components/u32.cpp":214:0)
  FpExt x2546 = x2543 + x2545 * poly_mix[29];
  // loc("zirgen/components/u32.cpp":229:0)
  auto x2547 = x453 * x2533;
  // loc("zirgen/components/u32.cpp":229:0)
  auto x2548 = x456 * x2533;
  // loc("zirgen/components/u32.cpp":229:0)
  auto x2549 = x453 * x2534;
  // loc("zirgen/components/u32.cpp":229:0)
  auto x2550 = x2548 + x2549;
  // loc("zirgen/components/u32.cpp":231:0)
  auto x2551 = x2550 * x5;
  // loc("zirgen/components/u32.cpp":231:0)
  auto x2552 = x2547 + x2551;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x2553 = x2552 - x199;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x2554 = x2553 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x2555 = x2554 - x201;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x2556 = x2555 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x2557 = x2556 - x203;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x2558 = x2557 * x6;
  // loc("./zirgen/components/bits.h":68:0)
  auto x2559 = x1346 - x2558;
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x2560 = x2546 + x2559 * poly_mix[30];
  // loc("zirgen/components/u32.cpp":219:0)
  auto x2561 = x1346 * x5;
  // loc("zirgen/components/u32.cpp":219:0)
  auto x2562 = x203 + x2561;
  // loc("zirgen/components/u32.cpp":229:0)
  auto x2563 = x498 * x2533;
  // loc("zirgen/components/u32.cpp":229:0)
  auto x2564 = x456 * x2534;
  // loc("zirgen/components/u32.cpp":229:0)
  auto x2565 = x2563 + x2564;
  // loc("zirgen/components/u32.cpp":229:0)
  auto x2566 = x453 * x2535;
  // loc("zirgen/components/u32.cpp":229:0)
  auto x2567 = x2565 + x2566;
  // loc("zirgen/components/u32.cpp":231:0)
  auto x2568 = x2562 + x2567;
  // loc("zirgen/components/u32.cpp":229:0)
  auto x2569 = x501 * x2533;
  // loc("zirgen/components/u32.cpp":229:0)
  auto x2570 = x498 * x2534;
  // loc("zirgen/components/u32.cpp":229:0)
  auto x2571 = x2569 + x2570;
  // loc("zirgen/components/u32.cpp":229:0)
  auto x2572 = x456 * x2535;
  // loc("zirgen/components/u32.cpp":229:0)
  auto x2573 = x2571 + x2572;
  // loc("zirgen/components/u32.cpp":229:0)
  auto x2574 = x453 * x2536;
  // loc("zirgen/components/u32.cpp":229:0)
  auto x2575 = x2573 + x2574;
  // loc("zirgen/components/u32.cpp":231:0)
  auto x2576 = x2575 * x5;
  // loc("zirgen/components/u32.cpp":231:0)
  auto x2577 = x2568 + x2576;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x2578 = x2577 - x205;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x2579 = x2578 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x2580 = x2579 - x207;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x2581 = x2580 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x2582 = x2581 - x209;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x2583 = x2582 * x6;
  // loc("./zirgen/components/bits.h":68:0)
  auto x2584 = x2196 - x2583;
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x2585 = x2560 + x2584 * poly_mix[31];
  // loc("zirgen/components/u32.cpp":219:0)
  auto x2586 = x2196 * x5;
  // loc("zirgen/components/u32.cpp":219:0)
  auto x2587 = x209 + x2586;
  // loc("zirgen/components/u32.cpp":229:0)
  auto x2588 = x501 * x2534;
  // loc("zirgen/components/u32.cpp":229:0)
  auto x2589 = x498 * x2535;
  // loc("zirgen/components/u32.cpp":229:0)
  auto x2590 = x2588 + x2589;
  // loc("zirgen/components/u32.cpp":229:0)
  auto x2591 = x456 * x2536;
  // loc("zirgen/components/u32.cpp":229:0)
  auto x2592 = x2590 + x2591;
  // loc("zirgen/components/u32.cpp":231:0)
  auto x2593 = x2587 + x2592;
  // loc("zirgen/components/u32.cpp":229:0)
  auto x2594 = x501 * x2535;
  // loc("zirgen/components/u32.cpp":229:0)
  auto x2595 = x498 * x2536;
  // loc("zirgen/components/u32.cpp":229:0)
  auto x2596 = x2594 + x2595;
  // loc("zirgen/components/u32.cpp":231:0)
  auto x2597 = x2596 * x5;
  // loc("zirgen/components/u32.cpp":231:0)
  auto x2598 = x2593 + x2597;
  // loc("zirgen/components/u32.cpp":235:0)
  auto x2599 = x2534 * x5;
  // loc("zirgen/components/u32.cpp":235:0)
  auto x2600 = x2533 + x2599;
  // loc("zirgen/components/u32.cpp":235:0)
  auto x2601 = x1290 * x2600;
  // loc("zirgen/components/u32.cpp":234:0)
  auto x2602 = x456 * x5;
  // loc("zirgen/components/u32.cpp":234:0)
  auto x2603 = x453 + x2602;
  // loc("zirgen/components/u32.cpp":234:0)
  auto x2604 = x1287 * x2603;
  // loc("zirgen/components/u32.cpp":234:0)
  auto x2605 = x2598 + x54;
  // loc("zirgen/components/u32.cpp":234:0)
  auto x2606 = x2605 - x2604;
  // loc("zirgen/components/u32.cpp":235:0)
  auto x2607 = x2606 - x2601;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x2608 = x2607 - x211;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x2609 = x2608 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x2610 = x2609 - x213;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x2611 = x2610 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x2612 = x2611 - x215;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x2613 = x2612 * x6;
  // loc("./zirgen/components/bits.h":68:0)
  auto x2614 = args[2][86 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("./zirgen/components/bits.h":68:0)
  auto x2615 = x2614 - x2613;
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x2616 = x2585 + x2615 * poly_mix[32];
  // loc("zirgen/components/u32.cpp":219:0)
  auto x2617 = x2614 * x5;
  // loc("zirgen/components/u32.cpp":219:0)
  auto x2618 = x215 + x2617;
  // loc("zirgen/components/u32.cpp":229:0)
  auto x2619 = x501 * x2536;
  // loc("zirgen/components/u32.cpp":231:0)
  auto x2620 = x2618 + x2619;
  // loc("zirgen/components/u32.cpp":239:0)
  auto x2621 = x2536 * x5;
  // loc("zirgen/components/u32.cpp":239:0)
  auto x2622 = x2535 + x2621;
  // loc("zirgen/components/u32.cpp":239:0)
  auto x2623 = x1290 * x2622;
  // loc("zirgen/components/u32.cpp":238:0)
  auto x2624 = x501 * x5;
  // loc("zirgen/components/u32.cpp":238:0)
  auto x2625 = x498 + x2624;
  // loc("zirgen/components/u32.cpp":238:0)
  auto x2626 = x1287 * x2625;
  // loc("zirgen/components/u32.cpp":238:0)
  auto x2627 = x2620 + x55;
  // loc("zirgen/components/u32.cpp":238:0)
  auto x2628 = x2627 - x2626;
  // loc("zirgen/components/u32.cpp":239:0)
  auto x2629 = x2628 - x2623;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x2630 = x2629 - x217;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x2631 = x2630 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x2632 = x2631 - x219;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x2633 = x2632 * x6;
  // loc("./zirgen/components/bits.h":68:0)
  auto x2634 = args[2][87 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("./zirgen/components/bits.h":68:0)
  auto x2635 = x2634 - x2633;
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x2636 = x2616 + x2635 * poly_mix[33];
  // loc("zirgen/components/iszero.cpp":16:0)
  FpExt x2637 = x2636 + x1293 * x1403 * poly_mix[34];
  // loc("zirgen/components/iszero.cpp":18:0)
  auto x2638 = x0 - x1293;
  // loc("zirgen/components/iszero.cpp":18:0)
  auto x2639 = x1401 * x1296;
  // loc("zirgen/components/iszero.cpp":18:0)
  auto x2640 = x2639 - x0;
  // loc("zirgen/components/iszero.cpp":18:0)
  FpExt x2641 = x81 + x2640 * poly_mix[0];
  // loc("zirgen/components/iszero.cpp":18:0)
  FpExt x2642 = x2637 + x2638 * x2641 * poly_mix[35];
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x2643 = x2642 + x1439 * poly_mix[36];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":22:0)
  FpExt x2644 = x2643 + x716 * poly_mix[37];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":23:0)
  FpExt x2645 = x2644 + x719 * poly_mix[38];
  // loc("zirgen/circuit/rv32im/v1/edsl/multiply.cpp":79:0)
  FpExt x2646 = x2645 + x1136 * poly_mix[39];
  // loc("zirgen/circuit/rv32im/v1/edsl/multiply.cpp":80:0)
  auto x2647 = x2504 * x2638;
  // loc("zirgen/components/u32.cpp":34:0)
  auto x2648 = x586 - x211;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2649 = x81 + x2648 * poly_mix[0];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x2650 = x589 - x213;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2651 = x2649 + x2650 * poly_mix[1];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x2652 = x1450 - x217;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2653 = x2651 + x2652 * poly_mix[2];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x2654 = x1453 - x219;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2655 = x2653 + x2654 * poly_mix[3];
  // loc("zirgen/components/ram.cpp":168:0)
  FpExt x2656 = x2655 + x1456 * poly_mix[4];
  // loc("zirgen/components/ram.cpp":169:0)
  FpExt x2657 = x2656 + x1458 * poly_mix[5];
  // loc("zirgen/components/ram.cpp":170:0)
  FpExt x2658 = x2657 + x1460 * poly_mix[6];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2659 = x2658 + x604 * poly_mix[7];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2660 = x2659 + x606 * poly_mix[8];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2661 = x2660 + x1464 * poly_mix[9];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2662 = x2661 + x1466 * poly_mix[10];
  // loc("zirgen/circuit/rv32im/v1/edsl/multiply.cpp":80:0)
  FpExt x2663 = x2646 + x2647 * x2662 * poly_mix[40];
  // loc("zirgen/circuit/rv32im/v1/edsl/multiply.cpp":83:0)
  auto x2664 = x0 - x2504;
  // loc("zirgen/circuit/rv32im/v1/edsl/multiply.cpp":83:0)
  auto x2665 = x2664 * x2638;
  // loc("zirgen/components/u32.cpp":34:0)
  auto x2666 = x1450 - x205;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2667 = x1449 + x2666 * poly_mix[2];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x2668 = x1453 - x207;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2669 = x2667 + x2668 * poly_mix[3];
  // loc("zirgen/components/ram.cpp":168:0)
  FpExt x2670 = x2669 + x1456 * poly_mix[4];
  // loc("zirgen/components/ram.cpp":169:0)
  FpExt x2671 = x2670 + x1458 * poly_mix[5];
  // loc("zirgen/components/ram.cpp":170:0)
  FpExt x2672 = x2671 + x1460 * poly_mix[6];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2673 = x2672 + x604 * poly_mix[7];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2674 = x2673 + x606 * poly_mix[8];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2675 = x2674 + x1464 * poly_mix[9];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2676 = x2675 + x1466 * poly_mix[10];
  // loc("zirgen/circuit/rv32im/v1/edsl/multiply.cpp":83:0)
  FpExt x2677 = x2663 + x2665 * x2676 * poly_mix[51];
  // loc("zirgen/circuit/rv32im/v1/edsl/multiply.cpp":86:0)
  FpExt x2678 = x2677 + x1293 * x1476 * poly_mix[62];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":101:0)
  auto x2679 = x1167 - x0;
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":101:0)
  FpExt x2680 = x1414 + x2679 * poly_mix[2];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":101:0)
  FpExt x2681 = x2678 + x1411 * x2680 * poly_mix[69];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":102:0)
  FpExt x2682 = x1413 + x1818 * poly_mix[1];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":102:0)
  FpExt x2683 = x2682 + x2679 * poly_mix[2];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":102:0)
  FpExt x2684 = x2681 + x1479 * x2683 * poly_mix[72];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":103:0)
  FpExt x2685 = x1569 + x2679 * poly_mix[2];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":103:0)
  FpExt x2686 = x2684 + x1500 * x2685 * poly_mix[75];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":104:0)
  FpExt x2687 = x1602 + x2679 * poly_mix[2];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":104:0)
  FpExt x2688 = x2686 + x1523 * x2687 * poly_mix[78];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":105:0)
  FpExt x2689 = x2682 + x1167 * poly_mix[2];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":105:0)
  FpExt x2690 = x2688 + x1545 * x2689 * poly_mix[81];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":106:0)
  FpExt x2691 = x1635 + x1818 * poly_mix[1];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":106:0)
  FpExt x2692 = x2691 + x1167 * poly_mix[2];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":106:0)
  FpExt x2693 = x2690 + x1567 * x2692 * poly_mix[84];
  // loc("./zirgen/components/mux.h":49:0)
  FpExt x2694 = x2501 + x2502 * x2693 * poly_mix[168];
  // loc("Top/mux(Mux)/body(BodyStep)/OneHot/hot[5](Reg)"("./zirgen/components/mux.h":49:0))
  auto x2695 = args[2][105 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":126:0)
  auto x2696 = x1411 + x1500;
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":127:0)
  auto x2697 = x1500 + x1523;
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":129:0)
  auto x2698 = x2696 + x1567;
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":130:0)
  auto x2699 = x2505 + x1600;
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":131:0)
  auto x2700 = x1600 + x1633;
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":131:0)
  auto x2701 = x2699 + x1633;
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":131:0)
  auto x2702 = x2698 + x1633;
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":131:0)
  auto x2703 = x1567 + x1633;
  // loc("zirgen/circuit/rv32im/v1/edsl/divide.cpp":46:0)
  auto x2704 = x1276 - x2702;
  // loc("zirgen/circuit/rv32im/v1/edsl/divide.cpp":46:0)
  FpExt x2705 = x1207 + x2704 * poly_mix[11];
  // loc("zirgen/circuit/rv32im/v1/edsl/divide.cpp":47:0)
  auto x2706 = x1282 - x2703;
  // loc("zirgen/circuit/rv32im/v1/edsl/divide.cpp":47:0)
  FpExt x2707 = x2705 + x2706 * poly_mix[12];
  // loc("zirgen/components/ram.cpp":168:0)
  FpExt x2708 = x2707 + x1213 * poly_mix[13];
  // loc("zirgen/components/ram.cpp":169:0)
  FpExt x2709 = x2708 + x1215 * poly_mix[14];
  // loc("zirgen/components/ram.cpp":170:0)
  FpExt x2710 = x2709 + x1217 * poly_mix[15];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2711 = x2710 + x471 * poly_mix[16];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2712 = x2711 + x473 * poly_mix[17];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2713 = x2712 + x1221 * poly_mix[18];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2714 = x2713 + x1223 * poly_mix[19];
  // loc("zirgen/components/ram.cpp":168:0)
  FpExt x2715 = x2714 + x1228 * poly_mix[20];
  // loc("zirgen/components/ram.cpp":169:0)
  FpExt x2716 = x2715 + x1230 * poly_mix[21];
  // loc("zirgen/components/ram.cpp":170:0)
  FpExt x2717 = x2716 + x1232 * poly_mix[22];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2718 = x2717 + x510 * poly_mix[23];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2719 = x2718 + x512 * poly_mix[24];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2720 = x2719 + x1236 * poly_mix[25];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2721 = x2720 + x1238 * poly_mix[26];
  // loc("zirgen/circuit/rv32im/v1/edsl/divide.cpp":63:0)
  auto x2722 = x0 - x2700;
  // loc("zirgen/components/u32.cpp":105:0)
  auto x2723 = x2722 * x492;
  // loc("zirgen/components/u32.cpp":105:0)
  auto x2724 = x2700 * x1640;
  // loc("zirgen/components/u32.cpp":89:0)
  auto x2725 = x2724 + x2723;
  // loc("zirgen/circuit/rv32im/v1/edsl/divide.cpp":69:0)
  auto x2726 = x2725 - x2521;
  // loc("zirgen/circuit/rv32im/v1/edsl/divide.cpp":69:0)
  FpExt x2727 = x2721 + x2726 * poly_mix[27];
  // loc("zirgen/circuit/rv32im/v1/edsl/divide.cpp":72:0)
  auto x2728 = x0 - x2701;
  // loc("zirgen/components/u32.cpp":105:0)
  auto x2729 = x2728 * x492;
  // loc("zirgen/components/u32.cpp":105:0)
  auto x2730 = x2728 * x495;
  // loc("zirgen/components/u32.cpp":105:0)
  auto x2731 = x2728 * x592;
  // loc("zirgen/components/u32.cpp":105:0)
  auto x2732 = x2728 * x595;
  // loc("zirgen/components/u32.cpp":105:0)
  auto x2733 = x2701 * x1313;
  // loc("zirgen/components/u32.cpp":105:0)
  auto x2734 = x2701 * x1308;
  // loc("zirgen/components/u32.cpp":105:0)
  auto x2735 = x2701 * x1303;
  // loc("zirgen/components/u32.cpp":105:0)
  auto x2736 = x2701 * x1427;
  // loc("zirgen/components/u32.cpp":89:0)
  auto x2737 = x2733 + x2729;
  // loc("zirgen/components/u32.cpp":89:0)
  auto x2738 = x2734 + x2730;
  // loc("zirgen/components/u32.cpp":89:0)
  auto x2739 = x2735 + x2731;
  // loc("zirgen/components/u32.cpp":89:0)
  auto x2740 = x2736 + x2732;
  // loc("zirgen/components/bytes.cpp":101:0)
  auto x2741 = x186 - x2737;
  // loc("zirgen/components/bytes.cpp":101:0)
  FpExt x2742 = x2727 + x2741 * poly_mix[28];
  // loc("zirgen/components/bytes.cpp":101:0)
  auto x2743 = x197 - x2738;
  // loc("zirgen/components/bytes.cpp":101:0)
  FpExt x2744 = x2742 + x2743 * poly_mix[29];
  // loc("zirgen/components/bytes.cpp":101:0)
  auto x2745 = x199 - x2739;
  // loc("zirgen/components/bytes.cpp":101:0)
  FpExt x2746 = x2744 + x2745 * poly_mix[30];
  // loc("zirgen/components/bytes.cpp":101:0)
  auto x2747 = x201 - x2740;
  // loc("zirgen/components/bytes.cpp":101:0)
  FpExt x2748 = x2746 + x2747 * poly_mix[31];
  // loc("zirgen/components/iszero.cpp":16:0)
  FpExt x2749 = x2748 + x1287 * x1403 * poly_mix[32];
  // loc("zirgen/components/iszero.cpp":18:0)
  auto x2750 = x0 - x1287;
  // loc("zirgen/components/iszero.cpp":18:0)
  auto x2751 = x1401 * x1290;
  // loc("zirgen/components/iszero.cpp":18:0)
  auto x2752 = x2751 - x0;
  // loc("zirgen/components/iszero.cpp":18:0)
  FpExt x2753 = x81 + x2752 * poly_mix[0];
  // loc("zirgen/components/iszero.cpp":18:0)
  FpExt x2754 = x2749 + x2750 * x2753 * poly_mix[33];
  // loc("zirgen/circuit/rv32im/v1/edsl/divide.cpp":94:0)
  auto x2755 = x2697 * x2750;
  // loc("zirgen/components/u32.cpp":34:0)
  auto x2756 = x1450 - x215;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2757 = x2651 + x2756 * poly_mix[2];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x2758 = x1453 - x217;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2759 = x2757 + x2758 * poly_mix[3];
  // loc("zirgen/components/ram.cpp":168:0)
  FpExt x2760 = x2759 + x1456 * poly_mix[4];
  // loc("zirgen/components/ram.cpp":169:0)
  FpExt x2761 = x2760 + x1458 * poly_mix[5];
  // loc("zirgen/components/ram.cpp":170:0)
  FpExt x2762 = x2761 + x1460 * poly_mix[6];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2763 = x2762 + x604 * poly_mix[7];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2764 = x2763 + x606 * poly_mix[8];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2765 = x2764 + x1464 * poly_mix[9];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2766 = x2765 + x1466 * poly_mix[10];
  // loc("zirgen/circuit/rv32im/v1/edsl/divide.cpp":94:0)
  FpExt x2767 = x2754 + x2755 * x2766 * poly_mix[34];
  // loc("zirgen/circuit/rv32im/v1/edsl/divide.cpp":98:0)
  auto x2768 = x0 - x2697;
  // loc("zirgen/circuit/rv32im/v1/edsl/divide.cpp":98:0)
  auto x2769 = x2768 * x2750;
  // loc("zirgen/components/u32.cpp":34:0)
  auto x2770 = x586 - x203;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2771 = x81 + x2770 * poly_mix[0];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x2772 = x589 - x205;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2773 = x2771 + x2772 * poly_mix[1];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x2774 = x1450 - x207;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2775 = x2773 + x2774 * poly_mix[2];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x2776 = x1453 - x209;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2777 = x2775 + x2776 * poly_mix[3];
  // loc("zirgen/components/ram.cpp":168:0)
  FpExt x2778 = x2777 + x1456 * poly_mix[4];
  // loc("zirgen/components/ram.cpp":169:0)
  FpExt x2779 = x2778 + x1458 * poly_mix[5];
  // loc("zirgen/components/ram.cpp":170:0)
  FpExt x2780 = x2779 + x1460 * poly_mix[6];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2781 = x2780 + x604 * poly_mix[7];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2782 = x2781 + x606 * poly_mix[8];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2783 = x2782 + x1464 * poly_mix[9];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x2784 = x2783 + x1466 * poly_mix[10];
  // loc("zirgen/circuit/rv32im/v1/edsl/divide.cpp":98:0)
  FpExt x2785 = x2767 + x2769 * x2784 * poly_mix[45];
  // loc("zirgen/circuit/rv32im/v1/edsl/divide.cpp":102:0)
  FpExt x2786 = x2785 + x1287 * x1476 * poly_mix[56];
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x2787 = x2786 + x1439 * poly_mix[63];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":22:0)
  FpExt x2788 = x2787 + x716 * poly_mix[64];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":23:0)
  FpExt x2789 = x2788 + x719 * poly_mix[65];
  // loc("zirgen/circuit/rv32im/v1/edsl/divide.cpp":106:0)
  auto x2790 = x1135 - x24;
  // loc("zirgen/circuit/rv32im/v1/edsl/divide.cpp":106:0)
  FpExt x2791 = x2789 + x2790 * poly_mix[66];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":124:0)
  FpExt x2792 = x1502 + x2679 * poly_mix[2];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":124:0)
  FpExt x2793 = x2791 + x1411 * x2792 * poly_mix[67];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":125:0)
  FpExt x2794 = x1413 + x1891 * poly_mix[1];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":125:0)
  FpExt x2795 = x2794 + x2679 * poly_mix[2];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":125:0)
  FpExt x2796 = x2793 + x1479 * x2795 * poly_mix[70];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":126:0)
  FpExt x2797 = x1525 + x2679 * poly_mix[2];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":126:0)
  FpExt x2798 = x2796 + x1500 * x2797 * poly_mix[73];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":127:0)
  FpExt x2799 = x1547 + x2679 * poly_mix[2];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":127:0)
  FpExt x2800 = x2798 + x1523 * x2799 * poly_mix[76];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":128:0)
  FpExt x2801 = x2794 + x1167 * poly_mix[2];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":128:0)
  FpExt x2802 = x2800 + x1545 * x2801 * poly_mix[79];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":129:0)
  FpExt x2803 = x2794 + x1480 * poly_mix[2];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":129:0)
  FpExt x2804 = x2802 + x1567 * x2803 * poly_mix[82];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":130:0)
  FpExt x2805 = x1635 + x1891 * poly_mix[1];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":130:0)
  FpExt x2806 = x2805 + x1167 * poly_mix[2];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":130:0)
  FpExt x2807 = x2804 + x1600 * x2806 * poly_mix[85];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":131:0)
  FpExt x2808 = x2805 + x1480 * poly_mix[2];
  // loc("./zirgen/circuit/rv32im/v1/platform/rv32im.inl":131:0)
  FpExt x2809 = x2807 + x1633 * x2808 * poly_mix[88];
  // loc("./zirgen/components/mux.h":49:0)
  FpExt x2810 = x2694 + x2695 * x2809 * poly_mix[169];
  // loc("Top/mux(Mux)/body(BodyStep)/OneHot/hot[6](Reg)"("./zirgen/components/mux.h":49:0))
  auto x2811 = args[2][106 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/0(ComputeWrap)/ComputeCycle/RamBody/PlonkBody/RamPlonkElement/U32Reg/byte[0](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x2812 = args[2][126 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/0(ComputeWrap)/ComputeCycle/RamBody/PlonkBody/RamPlonkElement/U32Reg/byte[1](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x2813 = args[2][127 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/0(ComputeWrap)/ComputeCycle/RamBody/PlonkBody/RamPlonkElement/U32Reg/byte[2](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x2814 = args[2][128 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/0(ComputeWrap)/ComputeCycle/RamBody/PlonkBody/RamPlonkElement/U32Reg/byte[3](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x2815 = args[2][129 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/0(ComputeWrap)/ComputeCycle/ALU/U32Reg/byte[0](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x2816 = args[2][201 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/0(ComputeWrap)/ComputeCycle/ALU/U32Reg/byte[1](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x2817 = args[2][202 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/0(ComputeWrap)/ComputeCycle/ALU/U32Reg/byte[2](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x2818 = args[2][203 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/0(ComputeWrap)/ComputeCycle/ALU/U32Reg/byte[3](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x2819 = args[2][204 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/0(ComputeWrap)/ComputeCycle/ALU/U32Reg/byte[0](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x2820 = args[2][205 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/0(ComputeWrap)/ComputeCycle/ALU/U32Reg/byte[1](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x2821 = args[2][206 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/0(ComputeWrap)/ComputeCycle/ALU/U32Reg/byte[2](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x2822 = args[2][207 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/0(ComputeWrap)/ComputeCycle/ALU/U32Reg/byte[3](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x2823 = args[2][208 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":225:0)
  auto x2824 = x426 * x2270;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":223:0)
  auto x2825 = x408 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":223:0)
  auto x2826 = x426 + x2825;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":224:0)
  auto x2827 = x2273 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":224:0)
  auto x2828 = x2270 + x2827;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":225:0)
  auto x2829 = x408 * x2273;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":225:0)
  auto x2830 = x2829 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":225:0)
  auto x2831 = x2824 + x2830;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":223:0)
  auto x2832 = x411 * x17;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":223:0)
  auto x2833 = x2826 + x2832;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":224:0)
  auto x2834 = x2276 * x17;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":224:0)
  auto x2835 = x2828 + x2834;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":225:0)
  auto x2836 = x411 * x2276;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":225:0)
  auto x2837 = x2836 * x17;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":225:0)
  auto x2838 = x2831 + x2837;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/6(VerifyAndCycle)/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x2839 = args[2][151 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":223:0)
  auto x2840 = x414 * x25;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":223:0)
  auto x2841 = x2833 + x2840;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":224:0)
  auto x2842 = x2839 * x25;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":224:0)
  auto x2843 = x2835 + x2842;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":225:0)
  auto x2844 = x414 * x2839;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":225:0)
  auto x2845 = x2844 * x25;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":225:0)
  auto x2846 = x2838 + x2845;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/6(VerifyAndCycle)/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x2847 = args[2][152 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":223:0)
  auto x2848 = x417 * x32;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":223:0)
  auto x2849 = x2841 + x2848;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":224:0)
  auto x2850 = x2847 * x32;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":224:0)
  auto x2851 = x2843 + x2850;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":225:0)
  auto x2852 = x417 * x2847;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":225:0)
  auto x2853 = x2852 * x32;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":225:0)
  auto x2854 = x2846 + x2853;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/6(VerifyAndCycle)/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x2855 = args[2][153 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":223:0)
  auto x2856 = x459 * x34;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":223:0)
  auto x2857 = x2849 + x2856;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":224:0)
  auto x2858 = x2855 * x34;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":224:0)
  auto x2859 = x2851 + x2858;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":225:0)
  auto x2860 = x459 * x2855;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":225:0)
  auto x2861 = x2860 * x34;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":225:0)
  auto x2862 = x2854 + x2861;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/6(VerifyAndCycle)/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x2863 = args[2][154 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":223:0)
  auto x2864 = x462 * x36;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":223:0)
  auto x2865 = x2857 + x2864;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":224:0)
  auto x2866 = x2863 * x36;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":224:0)
  auto x2867 = x2859 + x2866;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":225:0)
  auto x2868 = x462 * x2863;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":225:0)
  auto x2869 = x2868 * x36;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":225:0)
  auto x2870 = x2862 + x2869;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/6(VerifyAndCycle)/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x2871 = args[2][155 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":223:0)
  auto x2872 = x465 * x33;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":223:0)
  auto x2873 = x2865 + x2872;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":224:0)
  auto x2874 = x2871 * x33;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":224:0)
  auto x2875 = x2867 + x2874;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":225:0)
  auto x2876 = x465 * x2871;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":225:0)
  auto x2877 = x2876 * x33;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":225:0)
  auto x2878 = x2870 + x2877;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/6(VerifyAndCycle)/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x2879 = args[2][156 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":225:0)
  auto x2880 = x447 * x2879;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/6(VerifyAndCycle)/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x2881 = args[2][157 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":223:0)
  auto x2882 = x450 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":223:0)
  auto x2883 = x447 + x2882;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":224:0)
  auto x2884 = x2881 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":224:0)
  auto x2885 = x2879 + x2884;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":225:0)
  auto x2886 = x450 * x2881;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":225:0)
  auto x2887 = x2886 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":225:0)
  auto x2888 = x2880 + x2887;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/6(VerifyAndCycle)/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x2889 = args[2][158 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":223:0)
  auto x2890 = x453 * x17;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":223:0)
  auto x2891 = x2883 + x2890;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":224:0)
  auto x2892 = x2889 * x17;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":224:0)
  auto x2893 = x2885 + x2892;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":225:0)
  auto x2894 = x453 * x2889;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":225:0)
  auto x2895 = x2894 * x17;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":225:0)
  auto x2896 = x2888 + x2895;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/6(VerifyAndCycle)/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x2897 = args[2][159 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":223:0)
  auto x2898 = x456 * x25;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":223:0)
  auto x2899 = x2891 + x2898;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":224:0)
  auto x2900 = x2897 * x25;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":224:0)
  auto x2901 = x2893 + x2900;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":225:0)
  auto x2902 = x456 * x2897;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":225:0)
  auto x2903 = x2902 * x25;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":225:0)
  auto x2904 = x2896 + x2903;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/6(VerifyAndCycle)/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x2905 = args[2][160 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":223:0)
  auto x2906 = x498 * x32;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":223:0)
  auto x2907 = x2899 + x2906;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":224:0)
  auto x2908 = x2905 * x32;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":224:0)
  auto x2909 = x2901 + x2908;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":225:0)
  auto x2910 = x498 * x2905;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":225:0)
  auto x2911 = x2910 * x32;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":225:0)
  auto x2912 = x2904 + x2911;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/6(VerifyAndCycle)/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x2913 = args[2][161 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":223:0)
  auto x2914 = x501 * x34;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":223:0)
  auto x2915 = x2907 + x2914;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":224:0)
  auto x2916 = x2913 * x34;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":224:0)
  auto x2917 = x2909 + x2916;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":225:0)
  auto x2918 = x501 * x2913;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":225:0)
  auto x2919 = x2918 * x34;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":225:0)
  auto x2920 = x2912 + x2919;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/6(VerifyAndCycle)/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x2921 = args[2][162 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":223:0)
  auto x2922 = x504 * x36;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":223:0)
  auto x2923 = x2915 + x2922;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":224:0)
  auto x2924 = x2921 * x36;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":224:0)
  auto x2925 = x2917 + x2924;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":225:0)
  auto x2926 = x504 * x2921;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":225:0)
  auto x2927 = x2926 * x36;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":225:0)
  auto x2928 = x2920 + x2927;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/6(VerifyAndCycle)/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x2929 = args[2][163 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":223:0)
  auto x2930 = x486 * x33;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":223:0)
  auto x2931 = x2923 + x2930;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":224:0)
  auto x2932 = x2929 * x33;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":224:0)
  auto x2933 = x2925 + x2932;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":225:0)
  auto x2934 = x486 * x2929;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":225:0)
  auto x2935 = x2934 * x33;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":225:0)
  auto x2936 = x2928 + x2935;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/6(VerifyAndCycle)/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x2937 = args[2][164 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":225:0)
  auto x2938 = x489 * x2937;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/6(VerifyAndCycle)/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x2939 = args[2][165 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":223:0)
  auto x2940 = x492 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":223:0)
  auto x2941 = x489 + x2940;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":224:0)
  auto x2942 = x2939 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":224:0)
  auto x2943 = x2937 + x2942;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":225:0)
  auto x2944 = x492 * x2939;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":225:0)
  auto x2945 = x2944 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":225:0)
  auto x2946 = x2938 + x2945;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/6(VerifyAndCycle)/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x2947 = args[2][166 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":223:0)
  auto x2948 = x495 * x17;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":223:0)
  auto x2949 = x2941 + x2948;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":224:0)
  auto x2950 = x2947 * x17;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":224:0)
  auto x2951 = x2943 + x2950;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":225:0)
  auto x2952 = x495 * x2947;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":225:0)
  auto x2953 = x2952 * x17;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":225:0)
  auto x2954 = x2946 + x2953;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/6(VerifyAndCycle)/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x2955 = args[2][167 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":223:0)
  auto x2956 = x592 * x25;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":223:0)
  auto x2957 = x2949 + x2956;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":224:0)
  auto x2958 = x2955 * x25;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":224:0)
  auto x2959 = x2951 + x2958;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":225:0)
  auto x2960 = x592 * x2955;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":225:0)
  auto x2961 = x2960 * x25;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":225:0)
  auto x2962 = x2954 + x2961;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/6(VerifyAndCycle)/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x2963 = args[2][168 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":223:0)
  auto x2964 = x595 * x32;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":223:0)
  auto x2965 = x2957 + x2964;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":224:0)
  auto x2966 = x2963 * x32;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":224:0)
  auto x2967 = x2959 + x2966;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":225:0)
  auto x2968 = x595 * x2963;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":225:0)
  auto x2969 = x2968 * x32;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":225:0)
  auto x2970 = x2962 + x2969;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/6(VerifyAndCycle)/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x2971 = args[2][169 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":223:0)
  auto x2972 = x598 * x34;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":223:0)
  auto x2973 = x2965 + x2972;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":224:0)
  auto x2974 = x2971 * x34;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":224:0)
  auto x2975 = x2967 + x2974;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":225:0)
  auto x2976 = x598 * x2971;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":225:0)
  auto x2977 = x2976 * x34;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":225:0)
  auto x2978 = x2970 + x2977;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/6(VerifyAndCycle)/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x2979 = args[2][170 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":223:0)
  auto x2980 = x580 * x36;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":223:0)
  auto x2981 = x2973 + x2980;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":224:0)
  auto x2982 = x2979 * x36;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":224:0)
  auto x2983 = x2975 + x2982;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":225:0)
  auto x2984 = x580 * x2979;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":225:0)
  auto x2985 = x2984 * x36;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":225:0)
  auto x2986 = x2978 + x2985;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":223:0)
  auto x2987 = x583 * x33;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":223:0)
  auto x2988 = x2981 + x2987;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":224:0)
  auto x2989 = x2983 + x1638;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":225:0)
  auto x2990 = x583 * x1156;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":225:0)
  auto x2991 = x2990 * x33;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":225:0)
  auto x2992 = x2986 + x2991;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":225:0)
  auto x2993 = x586 * x1158;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":223:0)
  auto x2994 = x589 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":223:0)
  auto x2995 = x586 + x2994;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":224:0)
  auto x2996 = x1165 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":224:0)
  auto x2997 = x1158 + x2996;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":225:0)
  auto x2998 = x589 * x1165;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":225:0)
  auto x2999 = x2998 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":225:0)
  auto x3000 = x2993 + x2999;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":223:0)
  auto x3001 = x1450 * x17;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":223:0)
  auto x3002 = x2995 + x3001;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":224:0)
  auto x3003 = x1175 * x17;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":224:0)
  auto x3004 = x2997 + x3003;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":225:0)
  auto x3005 = x1450 * x1175;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":225:0)
  auto x3006 = x3005 * x17;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":225:0)
  auto x3007 = x3000 + x3006;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":223:0)
  auto x3008 = x1453 * x25;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":223:0)
  auto x3009 = x3002 + x3008;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":224:0)
  auto x3010 = x3004 + x1179;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":225:0)
  auto x3011 = x1453 * x1178;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":225:0)
  auto x3012 = x3011 * x25;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":225:0)
  auto x3013 = x3007 + x3012;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":223:0)
  auto x3014 = x2279 * x32;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":223:0)
  auto x3015 = x3009 + x3014;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":224:0)
  auto x3016 = x3010 + x1225;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":225:0)
  auto x3017 = x2279 * x1154;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":225:0)
  auto x3018 = x3017 * x32;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":225:0)
  auto x3019 = x3013 + x3018;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":223:0)
  auto x3020 = x2282 * x34;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":223:0)
  auto x3021 = x3015 + x3020;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":224:0)
  auto x3022 = x1195 * x34;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":224:0)
  auto x3023 = x3016 + x3022;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":225:0)
  auto x3024 = x2282 * x1195;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":225:0)
  auto x3025 = x3024 * x34;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":225:0)
  auto x3026 = x3019 + x3025;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":223:0)
  auto x3027 = x2285 * x36;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":223:0)
  auto x3028 = x3021 + x3027;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":224:0)
  auto x3029 = x1191 * x36;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":224:0)
  auto x3030 = x3023 + x3029;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":225:0)
  auto x3031 = x2285 * x1191;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":225:0)
  auto x3032 = x3031 * x36;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":225:0)
  auto x3033 = x3026 + x3032;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":223:0)
  auto x3034 = x2267 * x33;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":223:0)
  auto x3035 = x3028 + x3034;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":224:0)
  auto x3036 = x3030 + x1204;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":225:0)
  auto x3037 = x2267 * x1203;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":225:0)
  auto x3038 = x3037 * x33;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":225:0)
  auto x3039 = x3033 + x3038;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":231:0)
  auto x3040 = x2812 - x2873;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":231:0)
  FpExt x3041 = x81 + x3040 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":231:0)
  auto x3042 = x2813 - x2931;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":231:0)
  FpExt x3043 = x3041 + x3042 * poly_mix[1];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":231:0)
  auto x3044 = x2814 - x2988;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":231:0)
  FpExt x3045 = x3043 + x3044 * poly_mix[2];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":231:0)
  auto x3046 = x2815 - x3035;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":231:0)
  FpExt x3047 = x3045 + x3046 * poly_mix[3];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":232:0)
  auto x3048 = x2816 - x2875;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":232:0)
  FpExt x3049 = x3047 + x3048 * poly_mix[4];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":232:0)
  auto x3050 = x2817 - x2933;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":232:0)
  FpExt x3051 = x3049 + x3050 * poly_mix[5];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":232:0)
  auto x3052 = x2818 - x2989;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":232:0)
  FpExt x3053 = x3051 + x3052 * poly_mix[6];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":232:0)
  auto x3054 = x2819 - x3036;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":232:0)
  FpExt x3055 = x3053 + x3054 * poly_mix[7];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":233:0)
  auto x3056 = x2820 - x2878;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":233:0)
  FpExt x3057 = x3055 + x3056 * poly_mix[8];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":233:0)
  auto x3058 = x2821 - x2936;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":233:0)
  FpExt x3059 = x3057 + x3058 * poly_mix[9];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":233:0)
  auto x3060 = x2822 - x2992;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":233:0)
  FpExt x3061 = x3059 + x3060 * poly_mix[10];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":233:0)
  auto x3062 = x2823 - x3039;
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":233:0)
  FpExt x3063 = x3061 + x3062 * poly_mix[11];
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x3064 = x3063 + x745 * poly_mix[12];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":22:0)
  FpExt x3065 = x3064 + x716 * poly_mix[13];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":23:0)
  FpExt x3066 = x3065 + x719 * poly_mix[14];
  // loc("zirgen/circuit/rv32im/v1/edsl/compute.cpp":236:0)
  FpExt x3067 = x3066 + x1136 * poly_mix[15];
  // loc("./zirgen/components/mux.h":49:0)
  FpExt x3068 = x2810 + x2811 * x3067 * poly_mix[170];
  // loc("Top/mux(Mux)/body(BodyStep)/OneHot/hot[7](Reg)"("./zirgen/components/mux.h":49:0))
  auto x3069 = args[2][107 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("zirgen/components/bytes.cpp":92:0))
  auto x3070 = args[2][18 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("zirgen/components/bytes.cpp":92:0))
  auto x3071 = args[2][19 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("zirgen/components/bytes.cpp":92:0))
  auto x3072 = args[2][20 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("zirgen/components/bytes.cpp":92:0))
  auto x3073 = args[2][21 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("zirgen/components/bytes.cpp":92:0))
  auto x3074 = args[2][22 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("zirgen/components/bytes.cpp":92:0))
  auto x3075 = args[2][23 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("zirgen/components/bytes.cpp":92:0))
  auto x3076 = args[2][24 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("zirgen/components/bytes.cpp":92:0))
  auto x3077 = args[2][25 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("zirgen/components/bytes.cpp":92:0))
  auto x3078 = args[2][26 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("zirgen/components/bytes.cpp":92:0))
  auto x3079 = args[2][27 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("zirgen/components/bytes.cpp":92:0))
  auto x3080 = args[2][28 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("zirgen/components/bytes.cpp":92:0))
  auto x3081 = args[2][29 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/5(DivideCycle)/Reg"("zirgen/circuit/rv32im/v1/edsl/divide.cpp":135:0))
  auto x3082 = args[2][199 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/5(DivideCycle)/Reg"("zirgen/circuit/rv32im/v1/edsl/divide.cpp":136:0))
  auto x3083 = args[2][200 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("zirgen/components/u32.cpp":123:0)
  auto x3084 = x132 * x35;
  // loc("zirgen/components/u32.cpp":123:0)
  auto x3085 = x426 * x33;
  // loc("zirgen/components/u32.cpp":123:0)
  auto x3086 = x3085 + x3084;
  // loc("zirgen/components/u32.cpp":123:0)
  auto x3087 = x2815 - x3086;
  // loc("zirgen/components/u32.cpp":123:0)
  FpExt x3088 = x81 + x3087 * poly_mix[0];
  // loc("zirgen/components/u32.cpp":123:0)
  auto x3089 = x134 * x35;
  // loc("zirgen/components/u32.cpp":123:0)
  auto x3090 = x408 * x33;
  // loc("zirgen/components/u32.cpp":123:0)
  auto x3091 = x3090 + x3089;
  // loc("zirgen/components/u32.cpp":123:0)
  auto x3092 = x3073 - x3091;
  // loc("zirgen/components/u32.cpp":123:0)
  FpExt x3093 = x3088 + x3092 * poly_mix[1];
  // loc("zirgen/circuit/rv32im/v1/edsl/divide.cpp":139:0)
  auto x3094 = x3082 * x426;
  // loc("zirgen/circuit/rv32im/v1/edsl/divide.cpp":139:0)
  auto x3095 = x411 - x3094;
  // loc("zirgen/circuit/rv32im/v1/edsl/divide.cpp":139:0)
  FpExt x3096 = x3093 + x3095 * poly_mix[2];
  // loc("zirgen/circuit/rv32im/v1/edsl/divide.cpp":140:0)
  auto x3097 = x0 - x3083;
  // loc("zirgen/circuit/rv32im/v1/edsl/divide.cpp":140:0)
  auto x3098 = x3082 * x3097;
  // loc("zirgen/circuit/rv32im/v1/edsl/divide.cpp":140:0)
  auto x3099 = x3098 * x408;
  // loc("zirgen/circuit/rv32im/v1/edsl/divide.cpp":140:0)
  auto x3100 = x414 - x3099;
  // loc("zirgen/circuit/rv32im/v1/edsl/divide.cpp":140:0)
  FpExt x3101 = x3096 + x3100 * poly_mix[3];
  // loc("zirgen/circuit/rv32im/v1/edsl/divide.cpp":143:0)
  auto x3102 = x411 * x3083;
  // loc("zirgen/components/u32.cpp":105:0)
  auto x3103 = x411 * x2812;
  // loc("zirgen/components/u32.cpp":105:0)
  auto x3104 = x411 * x2813;
  // loc("zirgen/components/u32.cpp":105:0)
  auto x3105 = x411 * x2814;
  // loc("zirgen/components/u32.cpp":105:0)
  auto x3106 = x411 * x2815;
  // loc("zirgen/circuit/rv32im/v1/edsl/divide.cpp":142:0)
  auto x3107 = x0 - x411;
  // loc("zirgen/components/u32.cpp":105:0)
  auto x3108 = x3107 * x2812;
  // loc("zirgen/components/u32.cpp":105:0)
  auto x3109 = x3107 * x2813;
  // loc("zirgen/components/u32.cpp":105:0)
  auto x3110 = x3107 * x2814;
  // loc("zirgen/components/u32.cpp":105:0)
  auto x3111 = x3107 * x2815;
  // loc("zirgen/components/u32.cpp":89:0)
  auto x3112 = x3108 + x5;
  // loc("zirgen/components/u32.cpp":89:0)
  auto x3113 = x3109 + x4;
  // loc("zirgen/components/u32.cpp":89:0)
  auto x3114 = x3110 + x4;
  // loc("zirgen/components/u32.cpp":89:0)
  auto x3115 = x3111 + x4;
  // loc("zirgen/components/u32.cpp":97:0)
  auto x3116 = x3112 - x3103;
  // loc("zirgen/components/u32.cpp":97:0)
  auto x3117 = x3113 - x3104;
  // loc("zirgen/components/u32.cpp":97:0)
  auto x3118 = x3114 - x3105;
  // loc("zirgen/components/u32.cpp":97:0)
  auto x3119 = x3115 - x3106;
  // loc("zirgen/components/u32.cpp":97:0)
  auto x3120 = x3116 - x3102;
  // loc("zirgen/components/u32.cpp":146:0)
  auto x3121 = x3117 * x5;
  // loc("zirgen/components/u32.cpp":146:0)
  auto x3122 = x3120 + x3121;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x3123 = x3122 - x145;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x3124 = x3123 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x3125 = x3124 - x147;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x3126 = x3125 * x6;
  // loc("./zirgen/components/bits.h":68:0)
  auto x3127 = args[2][72 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("./zirgen/components/bits.h":68:0)
  auto x3128 = x3127 - x3126;
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x3129 = x3101 + x3128 * poly_mix[4];
  // loc("zirgen/components/u32.cpp":148:0)
  auto x3130 = x3119 * x5;
  // loc("zirgen/components/u32.cpp":148:0)
  auto x3131 = x3127 + x3118;
  // loc("zirgen/components/u32.cpp":148:0)
  auto x3132 = x3131 + x3130;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x3133 = x3132 - x158;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x3134 = x3133 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x3135 = x3134 - x160;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x3136 = x3135 * x6;
  // loc("./zirgen/components/bits.h":68:0)
  auto x3137 = args[2][73 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("./zirgen/components/bits.h":68:0)
  auto x3138 = x3137 - x3136;
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x3139 = x3129 + x3138 * poly_mix[5];
  // loc("zirgen/circuit/rv32im/v1/edsl/divide.cpp":146:0)
  auto x3140 = x414 * x3083;
  // loc("zirgen/components/u32.cpp":105:0)
  auto x3141 = x414 * x3070;
  // loc("zirgen/components/u32.cpp":105:0)
  auto x3142 = x414 * x3071;
  // loc("zirgen/components/u32.cpp":105:0)
  auto x3143 = x414 * x3072;
  // loc("zirgen/components/u32.cpp":105:0)
  auto x3144 = x414 * x3073;
  // loc("zirgen/circuit/rv32im/v1/edsl/divide.cpp":145:0)
  auto x3145 = x0 - x414;
  // loc("zirgen/components/u32.cpp":105:0)
  auto x3146 = x3145 * x3070;
  // loc("zirgen/components/u32.cpp":105:0)
  auto x3147 = x3145 * x3071;
  // loc("zirgen/components/u32.cpp":105:0)
  auto x3148 = x3145 * x3072;
  // loc("zirgen/components/u32.cpp":105:0)
  auto x3149 = x3145 * x3073;
  // loc("zirgen/components/u32.cpp":89:0)
  auto x3150 = x3146 + x5;
  // loc("zirgen/components/u32.cpp":89:0)
  auto x3151 = x3147 + x4;
  // loc("zirgen/components/u32.cpp":89:0)
  auto x3152 = x3148 + x4;
  // loc("zirgen/components/u32.cpp":89:0)
  auto x3153 = x3149 + x4;
  // loc("zirgen/components/u32.cpp":97:0)
  auto x3154 = x3150 - x3141;
  // loc("zirgen/components/u32.cpp":97:0)
  auto x3155 = x3151 - x3142;
  // loc("zirgen/components/u32.cpp":97:0)
  auto x3156 = x3152 - x3143;
  // loc("zirgen/components/u32.cpp":97:0)
  auto x3157 = x3153 - x3144;
  // loc("zirgen/components/u32.cpp":97:0)
  auto x3158 = x3154 - x3140;
  // loc("zirgen/components/u32.cpp":146:0)
  auto x3159 = x3155 * x5;
  // loc("zirgen/components/u32.cpp":146:0)
  auto x3160 = x3158 + x3159;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x3161 = x3160 - x171;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x3162 = x3161 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x3163 = x3162 - x173;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x3164 = x3163 * x6;
  // loc("./zirgen/components/bits.h":68:0)
  auto x3165 = args[2][74 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("./zirgen/components/bits.h":68:0)
  auto x3166 = x3165 - x3164;
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x3167 = x3139 + x3166 * poly_mix[6];
  // loc("zirgen/components/u32.cpp":148:0)
  auto x3168 = x3157 * x5;
  // loc("zirgen/components/u32.cpp":148:0)
  auto x3169 = x3165 + x3156;
  // loc("zirgen/components/u32.cpp":148:0)
  auto x3170 = x3169 + x3168;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x3171 = x3170 - x184;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x3172 = x3171 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x3173 = x3172 - x186;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x3174 = x3173 * x6;
  // loc("./zirgen/components/bits.h":68:0)
  auto x3175 = x1155 - x3174;
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x3176 = x3167 + x3175 * poly_mix[7];
  // loc("zirgen/components/u32.cpp":137:0)
  auto x3177 = x173 * x5;
  // loc("zirgen/components/u32.cpp":137:0)
  auto x3178 = x171 + x3177;
  // loc("zirgen/components/iszero.cpp":16:0)
  FpExt x3179 = x81 + x3178 * poly_mix[0];
  // loc("zirgen/components/iszero.cpp":16:0)
  FpExt x3180 = x3176 + x459 * x3179 * poly_mix[8];
  // loc("zirgen/components/iszero.cpp":18:0)
  auto x3181 = x0 - x459;
  // loc("zirgen/components/iszero.cpp":18:0)
  auto x3182 = x3178 * x462;
  // loc("zirgen/components/iszero.cpp":18:0)
  auto x3183 = x3182 - x0;
  // loc("zirgen/components/iszero.cpp":18:0)
  FpExt x3184 = x81 + x3183 * poly_mix[0];
  // loc("zirgen/components/iszero.cpp":18:0)
  FpExt x3185 = x3180 + x3181 * x3184 * poly_mix[9];
  // loc("zirgen/components/u32.cpp":138:0)
  auto x3186 = x3181 * x16;
  // loc("zirgen/components/u32.cpp":138:0)
  auto x3187 = x186 * x5;
  // loc("zirgen/components/u32.cpp":138:0)
  auto x3188 = x184 + x3187;
  // loc("zirgen/components/u32.cpp":138:0)
  auto x3189 = x3188 + x3186;
  // loc("zirgen/components/iszero.cpp":16:0)
  FpExt x3190 = x81 + x3189 * poly_mix[0];
  // loc("zirgen/components/iszero.cpp":16:0)
  FpExt x3191 = x3185 + x465 * x3190 * poly_mix[10];
  // loc("zirgen/components/iszero.cpp":18:0)
  auto x3192 = x0 - x465;
  // loc("zirgen/components/iszero.cpp":18:0)
  auto x3193 = x3189 * x447;
  // loc("zirgen/components/iszero.cpp":18:0)
  auto x3194 = x3193 - x0;
  // loc("zirgen/components/iszero.cpp":18:0)
  FpExt x3195 = x81 + x3194 * poly_mix[0];
  // loc("zirgen/components/iszero.cpp":18:0)
  FpExt x3196 = x3191 + x3192 * x3195 * poly_mix[11];
  // loc("zirgen/circuit/rv32im/v1/edsl/divide.cpp":149:0)
  auto x3197 = x465 * x411;
  // loc("zirgen/circuit/rv32im/v1/edsl/divide.cpp":149:0)
  auto x3198 = x411 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/divide.cpp":149:0)
  auto x3199 = x3198 * x414;
  // loc("zirgen/circuit/rv32im/v1/edsl/divide.cpp":149:0)
  auto x3200 = x411 + x414;
  // loc("zirgen/circuit/rv32im/v1/edsl/divide.cpp":149:0)
  auto x3201 = x3200 - x3199;
  // loc("zirgen/circuit/rv32im/v1/edsl/divide.cpp":149:0)
  auto x3202 = x3201 - x3197;
  // loc("zirgen/circuit/rv32im/v1/edsl/divide.cpp":149:0)
  auto x3203 = x417 - x3202;
  // loc("zirgen/circuit/rv32im/v1/edsl/divide.cpp":149:0)
  FpExt x3204 = x3196 + x3203 * poly_mix[12];
  // loc("zirgen/circuit/rv32im/v1/edsl/divide.cpp":152:0)
  auto x3205 = x417 * x3083;
  // loc("zirgen/components/u32.cpp":105:0)
  auto x3206 = x417 * x3074;
  // loc("zirgen/components/u32.cpp":105:0)
  auto x3207 = x417 * x3075;
  // loc("zirgen/components/u32.cpp":105:0)
  auto x3208 = x417 * x3076;
  // loc("zirgen/components/u32.cpp":105:0)
  auto x3209 = x417 * x3077;
  // loc("zirgen/circuit/rv32im/v1/edsl/divide.cpp":151:0)
  auto x3210 = x0 - x417;
  // loc("zirgen/components/u32.cpp":105:0)
  auto x3211 = x3210 * x3074;
  // loc("zirgen/components/u32.cpp":105:0)
  auto x3212 = x3210 * x3075;
  // loc("zirgen/components/u32.cpp":105:0)
  auto x3213 = x3210 * x3076;
  // loc("zirgen/components/u32.cpp":105:0)
  auto x3214 = x3210 * x3077;
  // loc("zirgen/components/u32.cpp":89:0)
  auto x3215 = x3211 + x5;
  // loc("zirgen/components/u32.cpp":89:0)
  auto x3216 = x3212 + x4;
  // loc("zirgen/components/u32.cpp":89:0)
  auto x3217 = x3213 + x4;
  // loc("zirgen/components/u32.cpp":89:0)
  auto x3218 = x3214 + x4;
  // loc("zirgen/components/u32.cpp":97:0)
  auto x3219 = x3215 - x3206;
  // loc("zirgen/components/u32.cpp":97:0)
  auto x3220 = x3216 - x3207;
  // loc("zirgen/components/u32.cpp":97:0)
  auto x3221 = x3217 - x3208;
  // loc("zirgen/components/u32.cpp":97:0)
  auto x3222 = x3218 - x3209;
  // loc("zirgen/components/u32.cpp":97:0)
  auto x3223 = x3219 - x3205;
  // loc("zirgen/components/u32.cpp":146:0)
  auto x3224 = x3220 * x5;
  // loc("zirgen/components/u32.cpp":146:0)
  auto x3225 = x3223 + x3224;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x3226 = x3225 - x197;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x3227 = x3226 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x3228 = x3227 - x199;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x3229 = x3228 * x6;
  // loc("./zirgen/components/bits.h":68:0)
  auto x3230 = x1160 - x3229;
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x3231 = x3204 + x3230 * poly_mix[13];
  // loc("zirgen/components/u32.cpp":148:0)
  auto x3232 = x3222 * x5;
  // loc("zirgen/components/u32.cpp":148:0)
  auto x3233 = x1160 + x3221;
  // loc("zirgen/components/u32.cpp":148:0)
  auto x3234 = x3233 + x3232;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x3235 = x3234 - x201;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x3236 = x3235 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x3237 = x3236 - x203;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x3238 = x3237 * x6;
  // loc("./zirgen/components/bits.h":68:0)
  auto x3239 = x1176 - x3238;
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x3240 = x3231 + x3239 * poly_mix[14];
  // loc("zirgen/components/u32.cpp":105:0)
  auto x3241 = x411 * x3078;
  // loc("zirgen/components/u32.cpp":105:0)
  auto x3242 = x411 * x3079;
  // loc("zirgen/components/u32.cpp":105:0)
  auto x3243 = x411 * x3080;
  // loc("zirgen/components/u32.cpp":105:0)
  auto x3244 = x411 * x3081;
  // loc("zirgen/components/u32.cpp":105:0)
  auto x3245 = x3107 * x3078;
  // loc("zirgen/components/u32.cpp":105:0)
  auto x3246 = x3107 * x3079;
  // loc("zirgen/components/u32.cpp":105:0)
  auto x3247 = x3107 * x3080;
  // loc("zirgen/components/u32.cpp":105:0)
  auto x3248 = x3107 * x3081;
  // loc("zirgen/components/u32.cpp":89:0)
  auto x3249 = x3245 + x5;
  // loc("zirgen/components/u32.cpp":89:0)
  auto x3250 = x3246 + x4;
  // loc("zirgen/components/u32.cpp":89:0)
  auto x3251 = x3247 + x4;
  // loc("zirgen/components/u32.cpp":89:0)
  auto x3252 = x3248 + x4;
  // loc("zirgen/components/u32.cpp":97:0)
  auto x3253 = x3249 - x3241;
  // loc("zirgen/components/u32.cpp":97:0)
  auto x3254 = x3250 - x3242;
  // loc("zirgen/components/u32.cpp":97:0)
  auto x3255 = x3251 - x3243;
  // loc("zirgen/components/u32.cpp":97:0)
  auto x3256 = x3252 - x3244;
  // loc("zirgen/components/u32.cpp":97:0)
  auto x3257 = x3253 - x3102;
  // loc("zirgen/components/u32.cpp":146:0)
  auto x3258 = x3254 * x5;
  // loc("zirgen/components/u32.cpp":146:0)
  auto x3259 = x3257 + x3258;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x3260 = x3259 - x205;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x3261 = x3260 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x3262 = x3261 - x207;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x3263 = x3262 * x6;
  // loc("./zirgen/components/bits.h":68:0)
  auto x3264 = x1172 - x3263;
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x3265 = x3240 + x3264 * poly_mix[15];
  // loc("zirgen/components/u32.cpp":148:0)
  auto x3266 = x3256 * x5;
  // loc("zirgen/components/u32.cpp":148:0)
  auto x3267 = x1172 + x3255;
  // loc("zirgen/components/u32.cpp":148:0)
  auto x3268 = x3267 + x3266;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x3269 = x3268 - x209;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x3270 = x3269 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x3271 = x3270 - x211;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x3272 = x3271 * x6;
  // loc("./zirgen/components/bits.h":68:0)
  auto x3273 = x1173 - x3272;
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x3274 = x3265 + x3273 * poly_mix[16];
  // loc("zirgen/components/u32.cpp":89:0)
  auto x3275 = x171 + x5;
  // loc("zirgen/components/u32.cpp":89:0)
  auto x3276 = x173 + x4;
  // loc("zirgen/components/u32.cpp":89:0)
  auto x3277 = x184 + x4;
  // loc("zirgen/components/u32.cpp":89:0)
  auto x3278 = x186 + x4;
  // loc("zirgen/components/u32.cpp":97:0)
  auto x3279 = x3275 - x0;
  // loc("zirgen/components/u32.cpp":97:0)
  auto x3280 = x3279 - x205;
  // loc("zirgen/components/u32.cpp":97:0)
  auto x3281 = x3276 - x207;
  // loc("zirgen/components/u32.cpp":97:0)
  auto x3282 = x3277 - x209;
  // loc("zirgen/components/u32.cpp":97:0)
  auto x3283 = x3278 - x211;
  // loc("zirgen/components/u32.cpp":146:0)
  auto x3284 = x3281 * x5;
  // loc("zirgen/components/u32.cpp":146:0)
  auto x3285 = x3280 + x3284;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x3286 = x3285 - x213;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x3287 = x3286 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x3288 = x3287 - x215;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x3289 = x3288 * x6;
  // loc("./zirgen/components/bits.h":68:0)
  auto x3290 = x1190 - x3289;
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x3291 = x3274 + x3290 * poly_mix[17];
  // loc("zirgen/components/u32.cpp":148:0)
  auto x3292 = x3283 * x5;
  // loc("zirgen/components/u32.cpp":148:0)
  auto x3293 = x1190 + x3282;
  // loc("zirgen/components/u32.cpp":148:0)
  auto x3294 = x3293 + x3292;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x3295 = x3294 - x217;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x3296 = x3295 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x3297 = x3296 - x219;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x3298 = x3297 * x6;
  // loc("./zirgen/components/bits.h":68:0)
  auto x3299 = x1187 - x3298;
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x3300 = x3291 + x3299 * poly_mix[18];
  // loc("zirgen/components/u32.cpp":261:0)
  auto x3301 = x199 * x171;
  // loc("zirgen/components/u32.cpp":261:0)
  auto x3302 = x197 * x173;
  // loc("zirgen/components/u32.cpp":261:0)
  auto x3303 = x3302 + x3301;
  // loc("zirgen/components/u32.cpp":261:0)
  auto x3304 = x3303 + x207;
  // loc("zirgen/components/u32.cpp":261:0)
  auto x3305 = x3304 * x5;
  // loc("zirgen/components/u32.cpp":260:0)
  auto x3306 = x197 * x171;
  // loc("zirgen/components/u32.cpp":260:0)
  auto x3307 = x3306 + x205;
  // loc("zirgen/components/u32.cpp":261:0)
  auto x3308 = x3307 + x3305;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x3309 = x3308 - x221;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x3310 = x3309 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x3311 = x3310 - x223;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x3312 = x3311 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x3313 = x3312 - x229;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x3314 = x3313 * x6;
  // loc("./zirgen/components/bits.h":68:0)
  auto x3315 = x1188 - x3314;
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x3316 = x3300 + x3315 * poly_mix[19];
  // loc("zirgen/components/u32.cpp":264:0)
  auto x3317 = x1188 * x5;
  // loc("zirgen/components/u32.cpp":264:0)
  auto x3318 = x3317 + x229;
  // loc("zirgen/components/u32.cpp":266:0)
  auto x3319 = x199 * x186;
  // loc("zirgen/components/u32.cpp":266:0)
  FpExt x3320 = x3316 + x3319 * poly_mix[20];
  // loc("zirgen/components/u32.cpp":267:0)
  auto x3321 = x201 * x184;
  // loc("zirgen/components/u32.cpp":267:0)
  FpExt x3322 = x3320 + x3321 * poly_mix[21];
  // loc("zirgen/components/u32.cpp":268:0)
  auto x3323 = x203 * x173;
  // loc("zirgen/components/u32.cpp":268:0)
  FpExt x3324 = x3322 + x3323 * poly_mix[22];
  // loc("zirgen/components/u32.cpp":269:0)
  auto x3325 = x201 * x186;
  // loc("zirgen/components/u32.cpp":269:0)
  FpExt x3326 = x3324 + x3325 * poly_mix[23];
  // loc("zirgen/components/u32.cpp":270:0)
  auto x3327 = x203 * x184;
  // loc("zirgen/components/u32.cpp":270:0)
  FpExt x3328 = x3326 + x3327 * poly_mix[24];
  // loc("zirgen/components/u32.cpp":271:0)
  auto x3329 = x203 * x186;
  // loc("zirgen/components/u32.cpp":271:0)
  FpExt x3330 = x3328 + x3329 * poly_mix[25];
  // loc("zirgen/components/u32.cpp":276:0)
  auto x3331 = x197 * x186;
  // loc("zirgen/components/u32.cpp":276:0)
  auto x3332 = x199 * x184;
  // loc("zirgen/components/u32.cpp":275:0)
  auto x3333 = x201 * x173;
  // loc("zirgen/components/u32.cpp":275:0)
  auto x3334 = x203 * x171;
  // loc("zirgen/components/u32.cpp":275:0)
  auto x3335 = x3334 + x3333;
  // loc("zirgen/components/u32.cpp":276:0)
  auto x3336 = x3335 + x3332;
  // loc("zirgen/components/u32.cpp":276:0)
  auto x3337 = x3336 + x3331;
  // loc("zirgen/components/u32.cpp":276:0)
  auto x3338 = x3337 + x211;
  // loc("zirgen/components/u32.cpp":276:0)
  auto x3339 = x3338 * x5;
  // loc("zirgen/components/u32.cpp":274:0)
  auto x3340 = x197 * x184;
  // loc("zirgen/components/u32.cpp":273:0)
  auto x3341 = x199 * x173;
  // loc("zirgen/components/u32.cpp":273:0)
  auto x3342 = x201 * x171;
  // loc("zirgen/components/u32.cpp":273:0)
  auto x3343 = x3342 + x3341;
  // loc("zirgen/components/u32.cpp":274:0)
  auto x3344 = x3343 + x3340;
  // loc("zirgen/components/u32.cpp":274:0)
  auto x3345 = x3344 + x209;
  // loc("zirgen/components/u32.cpp":274:0)
  auto x3346 = x3345 + x3318;
  // loc("zirgen/components/u32.cpp":276:0)
  auto x3347 = x3346 + x3339;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x3348 = x3347 - x225;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x3349 = x3348 * x6;
  // loc("zirgen/components/bytes.cpp":101:0)
  auto x3350 = x227 - x3349;
  // loc("zirgen/components/bytes.cpp":101:0)
  FpExt x3351 = x3330 + x3350 * poly_mix[26];
  // loc("zirgen/circuit/rv32im/v1/edsl/divide.cpp":161:0)
  auto x3352 = x221 - x145;
  // loc("zirgen/circuit/rv32im/v1/edsl/divide.cpp":161:0)
  FpExt x3353 = x3351 + x3352 * poly_mix[27];
  // loc("zirgen/circuit/rv32im/v1/edsl/divide.cpp":161:0)
  auto x3354 = x223 - x147;
  // loc("zirgen/circuit/rv32im/v1/edsl/divide.cpp":161:0)
  FpExt x3355 = x3353 + x3354 * poly_mix[28];
  // loc("zirgen/circuit/rv32im/v1/edsl/divide.cpp":161:0)
  auto x3356 = x225 - x158;
  // loc("zirgen/circuit/rv32im/v1/edsl/divide.cpp":161:0)
  FpExt x3357 = x3355 + x3356 * poly_mix[29];
  // loc("zirgen/circuit/rv32im/v1/edsl/divide.cpp":161:0)
  auto x3358 = x227 - x160;
  // loc("zirgen/circuit/rv32im/v1/edsl/divide.cpp":161:0)
  FpExt x3359 = x3357 + x3358 * poly_mix[30];
  // loc("zirgen/circuit/rv32im/v1/edsl/divide.cpp":162:0)
  auto x3360 = x1187 - x0;
  // loc("zirgen/circuit/rv32im/v1/edsl/divide.cpp":162:0)
  FpExt x3361 = x81 + x3360 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/divide.cpp":162:0)
  FpExt x3362 = x3359 + x3192 * x3361 * poly_mix[31];
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x3363 = x3362 + x745 * poly_mix[32];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":22:0)
  FpExt x3364 = x3363 + x716 * poly_mix[33];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":23:0)
  FpExt x3365 = x3364 + x719 * poly_mix[34];
  // loc("zirgen/circuit/rv32im/v1/edsl/divide.cpp":164:0)
  FpExt x3366 = x3365 + x1136 * poly_mix[35];
  // loc("./zirgen/components/mux.h":49:0)
  FpExt x3367 = x3068 + x3069 * x3366 * poly_mix[171];
  // loc("Top/mux(Mux)/body(BodyStep)/OneHot/hot[8](Reg)"("./zirgen/components/mux.h":49:0))
  auto x3368 = args[2][108 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":142:0)
  auto x3369 = x414 - x56;
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":142:0)
  FpExt x3370 = x1153 + x3369 * poly_mix[7];
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":143:0)
  FpExt x3371 = x3370 + x417 * poly_mix[8];
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":144:0)
  FpExt x3372 = x3371 + x459 * poly_mix[9];
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":145:0)
  FpExt x3373 = x3372 + x462 * poly_mix[10];
  // loc("zirgen/components/ram.cpp":168:0)
  auto x3374 = x465 - x57;
  // loc("zirgen/components/ram.cpp":168:0)
  FpExt x3375 = x3373 + x3374 * poly_mix[11];
  // loc("zirgen/components/ram.cpp":169:0)
  FpExt x3376 = x3375 + x1215 * poly_mix[12];
  // loc("zirgen/components/ram.cpp":170:0)
  FpExt x3377 = x3376 + x1217 * poly_mix[13];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x3378 = x3377 + x471 * poly_mix[14];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x3379 = x3378 + x473 * poly_mix[15];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x3380 = x3379 + x1221 * poly_mix[16];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x3381 = x3380 + x1223 * poly_mix[17];
  // loc("./zirgen/components/onehot.h":46:0)
  auto x3382 = x1258 * x3;
  // loc("./zirgen/components/onehot.h":46:0)
  auto x3383 = x1633 + x3382;
  // loc("./zirgen/components/onehot.h":46:0)
  auto x3384 = x1259 * x18;
  // loc("./zirgen/components/onehot.h":46:0)
  auto x3385 = x3383 + x3384;
  // loc("./zirgen/components/onehot.h":46:0)
  auto x3386 = x1260 * x17;
  // loc("./zirgen/components/onehot.h":46:0)
  auto x3387 = x3385 + x3386;
  // loc("./zirgen/components/onehot.h":40:0)
  auto x3388 = x3387 - x453;
  // loc("./zirgen/components/onehot.h":40:0)
  FpExt x3389 = x3381 + x3388 * poly_mix[18];
  // loc("zirgen/components/ram.cpp":168:0)
  auto x3390 = x598 - x58;
  // loc("zirgen/components/ram.cpp":168:0)
  FpExt x3391 = x81 + x3390 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":169:0)
  FpExt x3392 = x3391 + x1458 * poly_mix[1];
  // loc("zirgen/components/ram.cpp":170:0)
  FpExt x3393 = x3392 + x1471 * poly_mix[2];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x3394 = x3393 + x604 * poly_mix[3];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x3395 = x3394 + x606 * poly_mix[4];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x3396 = x3395 + x1464 * poly_mix[5];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x3397 = x3396 + x1466 * poly_mix[6];
  // loc("./zirgen/components/u32.h":27:0)
  auto x3398 = x1453 * x15;
  // loc("./zirgen/components/u32.h":26:0)
  auto x3399 = x1450 * x16;
  // loc("./zirgen/components/u32.h":25:0)
  auto x3400 = x589 * x5;
  // loc("./zirgen/components/u32.h":25:0)
  auto x3401 = x586 + x3400;
  // loc("./zirgen/components/u32.h":26:0)
  auto x3402 = x3401 + x3399;
  // loc("./zirgen/components/u32.h":27:0)
  auto x3403 = x3402 + x3398;
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":19:0)
  auto x3404 = x3403 * x19;
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":19:0)
  auto x3405 = x1261 - x3404;
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":19:0)
  FpExt x3406 = x3397 + x3405 * poly_mix[7];
  // loc("zirgen/components/ram.cpp":168:0)
  auto x3407 = x504 - x59;
  // loc("zirgen/components/ram.cpp":168:0)
  FpExt x3408 = x3406 + x3407 * poly_mix[8];
  // loc("zirgen/components/ram.cpp":169:0)
  FpExt x3409 = x3408 + x1230 * poly_mix[9];
  // loc("zirgen/components/ram.cpp":170:0)
  FpExt x3410 = x3409 + x1232 * poly_mix[10];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x3411 = x3410 + x510 * poly_mix[11];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x3412 = x3411 + x512 * poly_mix[12];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x3413 = x3412 + x1236 * poly_mix[13];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x3414 = x3413 + x1238 * poly_mix[14];
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x3415 = x3414 + x745 * poly_mix[15];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":22:0)
  FpExt x3416 = x3415 + x716 * poly_mix[16];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":23:0)
  FpExt x3417 = x3416 + x719 * poly_mix[17];
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":26:0)
  auto x3418 = x1135 - x21;
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":26:0)
  FpExt x3419 = x3417 + x3418 * poly_mix[18];
  // loc("./zirgen/components/mux.h":49:0)
  FpExt x3420 = x3389 + x1600 * x3419 * poly_mix[19];
  // loc("zirgen/components/ram.cpp":168:0)
  FpExt x3421 = x81 + x3407 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":169:0)
  FpExt x3422 = x3421 + x1230 * poly_mix[1];
  // loc("zirgen/components/ram.cpp":170:0)
  FpExt x3423 = x3422 + x1232 * poly_mix[2];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x3424 = x3423 + x510 * poly_mix[3];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x3425 = x3424 + x512 * poly_mix[4];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x3426 = x3425 + x1236 * poly_mix[5];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x3427 = x3426 + x1238 * poly_mix[6];
  // loc("./zirgen/components/onehot.h":46:0)
  auto x3428 = x1257 * x3;
  // loc("./zirgen/components/onehot.h":46:0)
  auto x3429 = x1240 + x3428;
  // loc("./zirgen/components/onehot.h":46:0)
  auto x3430 = x1313 * x18;
  // loc("./zirgen/components/onehot.h":46:0)
  auto x3431 = x3429 + x3430;
  // loc("./zirgen/components/onehot.h":46:0)
  auto x3432 = x1308 * x17;
  // loc("./zirgen/components/onehot.h":46:0)
  auto x3433 = x3431 + x3432;
  // loc("./zirgen/components/onehot.h":46:0)
  auto x3434 = x1303 * x22;
  // loc("./zirgen/components/onehot.h":46:0)
  auto x3435 = x3433 + x3434;
  // loc("./zirgen/components/onehot.h":46:0)
  auto x3436 = x1427 * x23;
  // loc("./zirgen/components/onehot.h":46:0)
  auto x3437 = x3435 + x3436;
  // loc("./zirgen/components/onehot.h":46:0)
  auto x3438 = x1276 * x24;
  // loc("./zirgen/components/onehot.h":46:0)
  auto x3439 = x3437 + x3438;
  // loc("./zirgen/components/onehot.h":40:0)
  auto x3440 = x3439 - x492;
  // loc("./zirgen/components/onehot.h":40:0)
  FpExt x3441 = x3427 + x3440 * poly_mix[7];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x3442 = x1282 - x803;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x3443 = x81 + x3442 * poly_mix[0];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x3444 = x1287 - x806;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x3445 = x3443 + x3444 * poly_mix[1];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x3446 = x1290 - x809;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x3447 = x3445 + x3446 * poly_mix[2];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x3448 = x1293 - x812;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x3449 = x3447 + x3448 * poly_mix[3];
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":41:0)
  FpExt x3450 = x3441 + x1261 * x3449 * poly_mix[8];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x3451 = x1282 - x824;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x3452 = x81 + x3451 * poly_mix[0];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x3453 = x1287 - x827;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x3454 = x3452 + x3453 * poly_mix[1];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x3455 = x1290 - x830;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x3456 = x3454 + x3455 * poly_mix[2];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x3457 = x1293 - x833;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x3458 = x3456 + x3457 * poly_mix[3];
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":41:0)
  FpExt x3459 = x3450 + x1240 * x3458 * poly_mix[12];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x3460 = x1282 - x845;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x3461 = x81 + x3460 * poly_mix[0];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x3462 = x1287 - x848;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x3463 = x3461 + x3462 * poly_mix[1];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x3464 = x1290 - x851;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x3465 = x3463 + x3464 * poly_mix[2];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x3466 = x1293 - x854;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x3467 = x3465 + x3466 * poly_mix[3];
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":41:0)
  FpExt x3468 = x3459 + x1257 * x3467 * poly_mix[16];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x3469 = x1282 - x866;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x3470 = x81 + x3469 * poly_mix[0];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x3471 = x1287 - x869;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x3472 = x3470 + x3471 * poly_mix[1];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x3473 = x1290 - x872;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x3474 = x3472 + x3473 * poly_mix[2];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x3475 = x1293 - x875;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x3476 = x3474 + x3475 * poly_mix[3];
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":41:0)
  FpExt x3477 = x3468 + x1313 * x3476 * poly_mix[20];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x3478 = x1282 - x889;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x3479 = x81 + x3478 * poly_mix[0];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x3480 = x1287 - x892;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x3481 = x3479 + x3480 * poly_mix[1];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x3482 = x1290 - x895;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x3483 = x3481 + x3482 * poly_mix[2];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x3484 = x1293 - x898;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x3485 = x3483 + x3484 * poly_mix[3];
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":41:0)
  FpExt x3486 = x3477 + x1308 * x3485 * poly_mix[24];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x3487 = x1282 - x910;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x3488 = x81 + x3487 * poly_mix[0];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x3489 = x1287 - x913;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x3490 = x3488 + x3489 * poly_mix[1];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x3491 = x1290 - x916;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x3492 = x3490 + x3491 * poly_mix[2];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x3493 = x1293 - x919;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x3494 = x3492 + x3493 * poly_mix[3];
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":41:0)
  FpExt x3495 = x3486 + x1303 * x3494 * poly_mix[28];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x3496 = x1282 - x931;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x3497 = x81 + x3496 * poly_mix[0];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x3498 = x1287 - x934;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x3499 = x3497 + x3498 * poly_mix[1];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x3500 = x1290 - x937;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x3501 = x3499 + x3500 * poly_mix[2];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x3502 = x1293 - x940;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x3503 = x3501 + x3502 * poly_mix[3];
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":41:0)
  FpExt x3504 = x3495 + x1427 * x3503 * poly_mix[32];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x3505 = x1282 - x952;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x3506 = x81 + x3505 * poly_mix[0];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x3507 = x1287 - x955;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x3508 = x3506 + x3507 * poly_mix[1];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x3509 = x1290 - x958;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x3510 = x3508 + x3509 * poly_mix[2];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x3511 = x1293 - x961;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x3512 = x3510 + x3511 * poly_mix[3];
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":41:0)
  FpExt x3513 = x3504 + x1276 * x3512 * poly_mix[36];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x3514 = x586 - x1282;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x3515 = x3513 + x3514 * poly_mix[40];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x3516 = x589 - x1287;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x3517 = x3515 + x3516 * poly_mix[41];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x3518 = x1450 - x1290;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x3519 = x3517 + x3518 * poly_mix[42];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x3520 = x1453 - x1293;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x3521 = x3519 + x3520 * poly_mix[43];
  // loc("zirgen/components/ram.cpp":168:0)
  auto x3522 = x598 - x59;
  // loc("zirgen/components/ram.cpp":168:0)
  FpExt x3523 = x3521 + x3522 * poly_mix[44];
  // loc("zirgen/components/ram.cpp":169:0)
  FpExt x3524 = x3523 + x1458 * poly_mix[45];
  // loc("zirgen/components/ram.cpp":170:0)
  FpExt x3525 = x3524 + x1460 * poly_mix[46];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x3526 = x3525 + x604 * poly_mix[47];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x3527 = x3526 + x606 * poly_mix[48];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x3528 = x3527 + x1464 * poly_mix[49];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x3529 = x3528 + x1466 * poly_mix[50];
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x3530 = x3529 + x1439 * poly_mix[51];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":22:0)
  FpExt x3531 = x3530 + x716 * poly_mix[52];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":23:0)
  FpExt x3532 = x3531 + x719 * poly_mix[53];
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":50:0)
  FpExt x3533 = x3532 + x1136 * poly_mix[54];
  // loc("./zirgen/components/mux.h":49:0)
  FpExt x3534 = x3420 + x1633 * x3533 * poly_mix[38];
  // loc("zirgen/components/ram.cpp":168:0)
  FpExt x3535 = x3427 + x3390 * poly_mix[7];
  // loc("zirgen/components/ram.cpp":169:0)
  FpExt x3536 = x3535 + x1458 * poly_mix[8];
  // loc("zirgen/components/ram.cpp":170:0)
  FpExt x3537 = x3536 + x1471 * poly_mix[9];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x3538 = x3537 + x604 * poly_mix[10];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x3539 = x3538 + x606 * poly_mix[11];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x3540 = x3539 + x1464 * poly_mix[12];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x3541 = x3540 + x1466 * poly_mix[13];
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":93:0)
  auto x3542 = x1160 + x0;
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":93:0)
  auto x3543 = x1261 - x0;
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":93:0)
  auto x3544 = x3543 * x17;
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":93:0)
  auto x3545 = x3544 + x3542;
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":93:0)
  auto x3546 = x3403 - x3545;
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":93:0)
  FpExt x3547 = x3541 + x3546 * poly_mix[14];
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":96:0)
  auto x3548 = x492 * x19;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x3549 = x3548 - x201;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x3550 = x3549 * x6;
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":96:0)
  FpExt x3551 = x3547 + x3550 * poly_mix[15];
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x3552 = x3548 - x203;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x3553 = x3552 * x6;
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":97:0)
  FpExt x3554 = x3551 + x3553 * poly_mix[16];
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x3555 = x3554 + x745 * poly_mix[17];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":22:0)
  FpExt x3556 = x3555 + x716 * poly_mix[18];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":23:0)
  FpExt x3557 = x3556 + x719 * poly_mix[19];
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":102:0)
  auto x3558 = x1135 - x30;
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":102:0)
  FpExt x3559 = x3557 + x3558 * poly_mix[20];
  // loc("./zirgen/components/mux.h":49:0)
  FpExt x3560 = x3534 + x1258 * x3559 * poly_mix[93];
  // loc("zirgen/components/ram.cpp":168:0)
  auto x3561 = x2279 - x60;
  // loc("zirgen/components/ram.cpp":168:0)
  FpExt x3562 = x3541 + x3561 * poly_mix[14];
  // loc("zirgen/components/ram.cpp":169:0)
  FpExt x3563 = x3562 + x2283 * poly_mix[15];
  // loc("zirgen/components/ram.cpp":170:0)
  FpExt x3564 = x3563 + x2299 * poly_mix[16];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x3565 = x3564 + x2288 * poly_mix[17];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x3566 = x3565 + x2290 * poly_mix[18];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x3567 = x3566 + x2292 * poly_mix[19];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x3568 = x3567 + x2294 * poly_mix[20];
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x3569 = x3568 + x1439 * poly_mix[21];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":22:0)
  FpExt x3570 = x3569 + x716 * poly_mix[22];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":23:0)
  FpExt x3571 = x3570 + x719 * poly_mix[23];
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":118:0)
  auto x3572 = x1135 - x26;
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":118:0)
  FpExt x3573 = x3571 + x3572 * poly_mix[24];
  // loc("./zirgen/components/mux.h":49:0)
  FpExt x3574 = x3560 + x1259 * x3573 * poly_mix[114];
  // loc("zirgen/components/ram.cpp":168:0)
  auto x3575 = x504 - x58;
  // loc("zirgen/components/ram.cpp":168:0)
  FpExt x3576 = x81 + x3575 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":169:0)
  FpExt x3577 = x3576 + x1230 * poly_mix[1];
  // loc("zirgen/components/ram.cpp":170:0)
  FpExt x3578 = x3577 + x1232 * poly_mix[2];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x3579 = x3578 + x510 * poly_mix[3];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x3580 = x3579 + x512 * poly_mix[4];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x3581 = x3580 + x1236 * poly_mix[5];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x3582 = x3581 + x1238 * poly_mix[6];
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x3583 = x3582 + x745 * poly_mix[7];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":22:0)
  FpExt x3584 = x3583 + x716 * poly_mix[8];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":23:0)
  FpExt x3585 = x3584 + x719 * poly_mix[9];
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":130:0)
  auto x3586 = x1135 - x31;
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":130:0)
  FpExt x3587 = x3585 + x3586 * poly_mix[10];
  // loc("./zirgen/components/mux.h":49:0)
  FpExt x3588 = x3574 + x1260 * x3587 * poly_mix[121];
  // loc("./zirgen/components/mux.h":49:0)
  FpExt x3589 = x3367 + x3368 * x3588 * poly_mix[172];
  // loc("Top/mux(Mux)/body(BodyStep)/OneHot/hot[9](Reg)"("./zirgen/components/mux.h":49:0))
  auto x3590 = args[2][109 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":176:0)
  auto x3591 = x768 + x780;
  // loc("./zirgen/components/bits.h":27:0)
  FpExt x3592 = x81 + x2273 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":178:0)
  auto x3593 = x1453 - x17;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":178:0)
  FpExt x3594 = x3592 + x3593 * poly_mix[1];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":176:0)
  FpExt x3595 = x81 + x3591 * x3594 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":180:0)
  auto x3596 = x0 - x768;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":180:0)
  auto x3597 = x3596 - x780;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/9(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x3598 = args[2][149 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("./zirgen/components/bits.h":27:0)
  auto x3599 = x2273 - x3598;
  // loc("./zirgen/components/bits.h":27:0)
  FpExt x3600 = x81 + x3599 * poly_mix[0];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/9(ShaWrap)/ShaCycle/Reg"("zirgen/circuit/rv32im/v1/edsl/sha.cpp":183:0))
  auto x3601 = args[2][143 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":183:0)
  auto x3602 = x3601 - x0;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":183:0)
  auto x3603 = x1453 - x3602;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":183:0)
  FpExt x3604 = x3600 + x3603 * poly_mix[1];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":180:0)
  FpExt x3605 = x3595 + x3597 * x3604 * poly_mix[2];
  // loc("zirgen/components/iszero.cpp":16:0)
  FpExt x3606 = x81 + x1453 * poly_mix[0];
  // loc("zirgen/components/iszero.cpp":16:0)
  FpExt x3607 = x3605 + x2279 * x3606 * poly_mix[4];
  // loc("zirgen/components/iszero.cpp":18:0)
  auto x3608 = x0 - x2279;
  // loc("zirgen/components/iszero.cpp":18:0)
  auto x3609 = x1453 * x2282;
  // loc("zirgen/components/iszero.cpp":18:0)
  auto x3610 = x3609 - x0;
  // loc("zirgen/components/iszero.cpp":18:0)
  FpExt x3611 = x81 + x3610 * poly_mix[0];
  // loc("zirgen/components/iszero.cpp":18:0)
  FpExt x3612 = x3607 + x3608 * x3611 * poly_mix[5];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":187:0)
  auto x3613 = x1135 - x27;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":187:0)
  FpExt x3614 = x81 + x3613 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":187:0)
  FpExt x3615 = x3612 + x2279 * x3614 * poly_mix[6];
  // loc("./zirgen/components/onehot.h":46:0)
  auto x3616 = x1876 * x3;
  // loc("./zirgen/components/onehot.h":46:0)
  auto x3617 = x1669 + x3616;
  // loc("./zirgen/components/onehot.h":46:0)
  auto x3618 = x2103 * x18;
  // loc("./zirgen/components/onehot.h":46:0)
  auto x3619 = x3617 + x3618;
  // loc("./zirgen/components/onehot.h":46:0)
  auto x3620 = x2502 * x17;
  // loc("./zirgen/components/onehot.h":46:0)
  auto x3621 = x3619 + x3620;
  // loc("./zirgen/components/onehot.h":46:0)
  auto x3622 = x2695 * x22;
  // loc("./zirgen/components/onehot.h":46:0)
  auto x3623 = x3621 + x3622;
  // loc("./zirgen/components/onehot.h":46:0)
  auto x3624 = x2811 * x23;
  // loc("./zirgen/components/onehot.h":46:0)
  auto x3625 = x3623 + x3624;
  // loc("./zirgen/components/onehot.h":46:0)
  auto x3626 = x3069 * x24;
  // loc("./zirgen/components/onehot.h":46:0)
  auto x3627 = x3625 + x3626;
  // loc("./zirgen/components/onehot.h":46:0)
  auto x3628 = x3368 * x25;
  // loc("./zirgen/components/onehot.h":46:0)
  auto x3629 = x3627 + x3628;
  // loc("./zirgen/components/onehot.h":46:0)
  auto x3630 = x3590 * x26;
  // loc("./zirgen/components/onehot.h":46:0)
  auto x3631 = x3629 + x3630;
  // loc("Top/mux(Mux)/body(BodyStep)/OneHot/hot[10](Reg)"("./zirgen/compiler/edsl/edsl.h":117:0))
  auto x3632 = args[2][110 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("./zirgen/components/onehot.h":46:0)
  auto x3633 = x3632 * x27;
  // loc("./zirgen/components/onehot.h":46:0)
  auto x3634 = x3631 + x3633;
  // loc("Top/mux(Mux)/body(BodyStep)/OneHot/hot[11](Reg)"("./zirgen/compiler/edsl/edsl.h":117:0))
  auto x3635 = args[2][111 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("./zirgen/components/onehot.h":46:0)
  auto x3636 = x3635 * x28;
  // loc("./zirgen/components/onehot.h":46:0)
  auto x3637 = x3634 + x3636;
  // loc("Top/mux(Mux)/body(BodyStep)/OneHot/hot[12](Reg)"("./zirgen/compiler/edsl/edsl.h":117:0))
  auto x3638 = args[2][112 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("./zirgen/components/onehot.h":46:0)
  auto x3639 = x3638 * x29;
  // loc("./zirgen/components/onehot.h":46:0)
  auto x3640 = x3637 + x3639;
  // loc("Top/mux(Mux)/body(BodyStep)/OneHot/hot[13](Reg)"("./zirgen/compiler/edsl/edsl.h":117:0))
  auto x3641 = args[2][113 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("./zirgen/components/onehot.h":46:0)
  auto x3642 = x3641 * x30;
  // loc("./zirgen/components/onehot.h":46:0)
  auto x3643 = x3640 + x3642;
  // loc("./zirgen/components/onehot.h":46:0)
  auto x3644 = x420 * x31;
  // loc("./zirgen/components/onehot.h":46:0)
  auto x3645 = x3643 + x3644;
  // loc("./zirgen/components/onehot.h":46:0)
  auto x3646 = x423 * x21;
  // loc("./zirgen/components/onehot.h":46:0)
  auto x3647 = x3645 + x3646;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":188:0)
  auto x3648 = x1135 - x3647;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":188:0)
  FpExt x3649 = x81 + x3648 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":188:0)
  FpExt x3650 = x3615 + x3608 * x3649 * poly_mix[7];
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x3651 = x3650 + x745 * poly_mix[8];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":22:0)
  FpExt x3652 = x3651 + x716 * poly_mix[9];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":23:0)
  FpExt x3653 = x3652 + x719 * poly_mix[10];
  // loc("zirgen/components/ram.cpp":168:0)
  auto x3654 = x426 - x61;
  // loc("zirgen/components/ram.cpp":168:0)
  FpExt x3655 = x81 + x3654 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":169:0)
  FpExt x3656 = x3655 + x1144 * poly_mix[1];
  // loc("zirgen/components/ram.cpp":170:0)
  FpExt x3657 = x3656 + x1146 * poly_mix[2];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x3658 = x3657 + x432 * poly_mix[3];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x3659 = x3658 + x434 * poly_mix[4];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x3660 = x3659 + x1150 * poly_mix[5];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x3661 = x3660 + x1152 * poly_mix[6];
  // loc("zirgen/components/ram.cpp":168:0)
  auto x3662 = x465 - x62;
  // loc("zirgen/components/ram.cpp":168:0)
  FpExt x3663 = x3661 + x3662 * poly_mix[7];
  // loc("zirgen/components/ram.cpp":169:0)
  FpExt x3664 = x3663 + x1215 * poly_mix[8];
  // loc("zirgen/components/ram.cpp":170:0)
  FpExt x3665 = x3664 + x1217 * poly_mix[9];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x3666 = x3665 + x471 * poly_mix[10];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x3667 = x3666 + x473 * poly_mix[11];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x3668 = x3667 + x1221 * poly_mix[12];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x3669 = x3668 + x1223 * poly_mix[13];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/8(ECallCycle)/RamBody/PlonkBody/RamPlonkElement/U32Reg/byte[0](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x3670 = args[2][133 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/8(ECallCycle)/RamBody/PlonkBody/RamPlonkElement/U32Reg/byte[1](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x3671 = args[2][134 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/8(ECallCycle)/RamBody/PlonkBody/RamPlonkElement/U32Reg/byte[2](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x3672 = args[2][135 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/8(ECallCycle)/RamBody/PlonkBody/RamPlonkElement/U32Reg/byte[3](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x3673 = args[2][136 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("./zirgen/components/u32.h":27:0)
  auto x3674 = x3673 * x15;
  // loc("./zirgen/components/u32.h":26:0)
  auto x3675 = x3672 * x16;
  // loc("./zirgen/components/u32.h":25:0)
  auto x3676 = x3671 * x5;
  // loc("./zirgen/components/u32.h":25:0)
  auto x3677 = x3670 + x3676;
  // loc("./zirgen/components/u32.h":26:0)
  auto x3678 = x3677 + x3675;
  // loc("./zirgen/components/u32.h":27:0)
  auto x3679 = x3678 + x3674;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":197:0)
  auto x3680 = x3679 * x19;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":197:0)
  auto x3681 = x583 - x3680;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":197:0)
  FpExt x3682 = x3669 + x3681 * poly_mix[14];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/8(ECallCycle)/RamBody/PlonkBody/RamPlonkElement/U32Reg/byte[0](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x3683 = args[2][140 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/8(ECallCycle)/RamBody/PlonkBody/RamPlonkElement/U32Reg/byte[1](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x3684 = args[2][141 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/8(ECallCycle)/RamBody/PlonkBody/RamPlonkElement/U32Reg/byte[2](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x3685 = args[2][142 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("./zirgen/components/u32.h":27:0)
  auto x3686 = x3601 * x15;
  // loc("./zirgen/components/u32.h":26:0)
  auto x3687 = x3685 * x16;
  // loc("./zirgen/components/u32.h":25:0)
  auto x3688 = x3684 * x5;
  // loc("./zirgen/components/u32.h":25:0)
  auto x3689 = x3683 + x3688;
  // loc("./zirgen/components/u32.h":26:0)
  auto x3690 = x3689 + x3687;
  // loc("./zirgen/components/u32.h":27:0)
  auto x3691 = x3690 + x3686;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":198:0)
  auto x3692 = x3691 * x19;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":198:0)
  auto x3693 = x586 - x3692;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":198:0)
  FpExt x3694 = x3682 + x3693 * poly_mix[15];
  // loc("./zirgen/components/u32.h":27:0)
  auto x3695 = x462 * x15;
  // loc("./zirgen/components/u32.h":26:0)
  auto x3696 = x459 * x16;
  // loc("./zirgen/components/u32.h":25:0)
  auto x3697 = x417 * x5;
  // loc("./zirgen/components/u32.h":25:0)
  auto x3698 = x414 + x3697;
  // loc("./zirgen/components/u32.h":26:0)
  auto x3699 = x3698 + x3696;
  // loc("./zirgen/components/u32.h":27:0)
  auto x3700 = x3699 + x3695;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":199:0)
  auto x3701 = x3700 * x19;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":199:0)
  auto x3702 = x589 - x3701;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":199:0)
  FpExt x3703 = x3694 + x3702 * poly_mix[16];
  // loc("./zirgen/components/u32.h":27:0)
  auto x3704 = x501 * x15;
  // loc("./zirgen/components/u32.h":26:0)
  auto x3705 = x498 * x16;
  // loc("./zirgen/components/u32.h":26:0)
  auto x3706 = x2603 + x3705;
  // loc("./zirgen/components/u32.h":27:0)
  auto x3707 = x3706 + x3704;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":200:0)
  auto x3708 = x3707 * x19;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":200:0)
  auto x3709 = x1450 - x3708;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":200:0)
  FpExt x3710 = x3703 + x3709 * poly_mix[17];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/8(ECallCycle)/RamBody/PlonkBody/RamPlonkElement/U32Reg/byte[0](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x3711 = args[2][147 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/8(ECallCycle)/RamBody/PlonkBody/RamPlonkElement/U32Reg/byte[1](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x3712 = args[2][148 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/8(ECallCycle)/RamBody/PlonkBody/RamPlonkElement/U32Reg/byte[3](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x3713 = args[2][150 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("./zirgen/components/u32.h":27:0)
  auto x3714 = x3713 * x15;
  // loc("./zirgen/components/u32.h":26:0)
  auto x3715 = x3598 * x16;
  // loc("./zirgen/components/u32.h":25:0)
  auto x3716 = x3712 * x5;
  // loc("./zirgen/components/u32.h":25:0)
  auto x3717 = x3711 + x3716;
  // loc("./zirgen/components/u32.h":26:0)
  auto x3718 = x3717 + x3715;
  // loc("./zirgen/components/u32.h":27:0)
  auto x3719 = x3718 + x3714;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":201:0)
  auto x3720 = x2285 - x3719;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":201:0)
  FpExt x3721 = x3710 + x3720 * poly_mix[18];
  // loc("./zirgen/components/bits.h":27:0)
  FpExt x3722 = x3721 + x2839 * poly_mix[19];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":203:0)
  auto x3723 = x2847 - x0;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":203:0)
  FpExt x3724 = x3722 + x3723 * poly_mix[20];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":192:0)
  FpExt x3725 = x3653 + x768 * x3724 * poly_mix[11];
  // loc("zirgen/components/ram.cpp":43:0)
  FpExt x3726 = x81 + x426 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":44:0)
  FpExt x3727 = x3726 + x408 * poly_mix[1];
  // loc("zirgen/components/ram.cpp":45:0)
  FpExt x3728 = x3727 + x1146 * poly_mix[2];
  // loc("zirgen/components/u32.cpp":28:0)
  FpExt x3729 = x3728 + x414 * poly_mix[3];
  // loc("zirgen/components/u32.cpp":28:0)
  FpExt x3730 = x3729 + x417 * poly_mix[4];
  // loc("zirgen/components/u32.cpp":28:0)
  FpExt x3731 = x3730 + x459 * poly_mix[5];
  // loc("zirgen/components/u32.cpp":28:0)
  FpExt x3732 = x3731 + x462 * poly_mix[6];
  // loc("zirgen/components/ram.cpp":43:0)
  FpExt x3733 = x3732 + x465 * poly_mix[7];
  // loc("zirgen/components/ram.cpp":44:0)
  FpExt x3734 = x3733 + x447 * poly_mix[8];
  // loc("zirgen/components/ram.cpp":45:0)
  FpExt x3735 = x3734 + x1217 * poly_mix[9];
  // loc("zirgen/components/u32.cpp":28:0)
  FpExt x3736 = x3735 + x453 * poly_mix[10];
  // loc("zirgen/components/u32.cpp":28:0)
  FpExt x3737 = x3736 + x456 * poly_mix[11];
  // loc("zirgen/components/u32.cpp":28:0)
  FpExt x3738 = x3737 + x498 * poly_mix[12];
  // loc("zirgen/components/u32.cpp":28:0)
  FpExt x3739 = x3738 + x501 * poly_mix[13];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/12(PageFaultCycle)/Reg"("zirgen/circuit/rv32im/v1/edsl/sha.cpp":215:0))
  auto x3740 = args[2][116 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":215:0)
  auto x3741 = x583 - x3740;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":215:0)
  FpExt x3742 = x3739 + x3741 * poly_mix[14];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/12(PageFaultCycle)/Reg"("zirgen/circuit/rv32im/v1/edsl/sha.cpp":216:0))
  auto x3743 = args[2][117 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":216:0)
  auto x3744 = x586 - x3743;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":216:0)
  FpExt x3745 = x3742 + x3744 * poly_mix[15];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/12(PageFaultCycle)/Reg"("zirgen/circuit/rv32im/v1/edsl/sha.cpp":217:0))
  auto x3746 = args[2][120 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/page_fault.cpp":14:0)
  auto x3747 = x3746 * x63;
  // loc("zirgen/circuit/rv32im/v1/edsl/page_fault.cpp":14:0)
  auto x3748 = x3747 * x19;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":217:0)
  auto x3749 = x589 - x3748;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":217:0)
  FpExt x3750 = x3745 + x3749 * poly_mix[16];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":218:0)
  auto x3751 = x3748 + x25;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":218:0)
  auto x3752 = x1450 - x3751;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":218:0)
  FpExt x3753 = x3750 + x3752 * poly_mix[17];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/12(PageFaultCycle)/Reg"("zirgen/circuit/rv32im/v1/edsl/sha.cpp":219:0))
  auto x3754 = args[2][121 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":219:0)
  auto x3755 = x2285 - x3754;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":219:0)
  FpExt x3756 = x3753 + x3755 * poly_mix[18];
  // loc("./zirgen/components/bits.h":27:0)
  auto x3757 = x2839 - x794;
  // loc("./zirgen/components/bits.h":27:0)
  FpExt x3758 = x3756 + x3757 * poly_mix[19];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":221:0)
  FpExt x3759 = x3758 + x2847 * poly_mix[20];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":211:0)
  FpExt x3760 = x3725 + x780 * x3759 * poly_mix[32];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/9(ShaWrap)/ShaCycle/Reg"("zirgen/circuit/rv32im/v1/edsl/sha.cpp":230:0))
  auto x3761 = args[2][139 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":230:0)
  auto x3762 = x583 - x3761;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":230:0)
  FpExt x3763 = x81 + x3762 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":231:0)
  auto x3764 = x586 - x3683;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":231:0)
  FpExt x3765 = x3763 + x3764 * poly_mix[1];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":232:0)
  auto x3766 = x589 - x3684;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":232:0)
  FpExt x3767 = x3765 + x3766 * poly_mix[2];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":233:0)
  auto x3768 = x1450 - x3685;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":233:0)
  FpExt x3769 = x3767 + x3768 * poly_mix[3];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/9(ShaWrap)/ShaCycle/Reg"("zirgen/circuit/rv32im/v1/edsl/sha.cpp":234:0))
  auto x3770 = args[2][146 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":234:0)
  auto x3771 = x2285 - x3770;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":234:0)
  FpExt x3772 = x3769 + x3771 * poly_mix[4];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/9(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x3773 = args[2][151 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("./zirgen/components/bits.h":27:0)
  auto x3774 = x2839 - x3773;
  // loc("./zirgen/components/bits.h":27:0)
  FpExt x3775 = x3772 + x3774 * poly_mix[5];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/9(ShaWrap)/ShaCycle/Reg"("zirgen/circuit/rv32im/v1/edsl/sha.cpp":236:0))
  auto x3776 = args[2][152 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":236:0)
  auto x3777 = x2847 - x3776;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":236:0)
  FpExt x3778 = x3775 + x3777 * poly_mix[6];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":239:0)
  auto x3779 = x586 + x1453;
  // loc("zirgen/components/ram.cpp":168:0)
  auto x3780 = x426 - x3779;
  // loc("zirgen/components/ram.cpp":168:0)
  FpExt x3781 = x3778 + x3780 * poly_mix[7];
  // loc("zirgen/components/ram.cpp":169:0)
  FpExt x3782 = x3781 + x1144 * poly_mix[8];
  // loc("zirgen/components/ram.cpp":170:0)
  FpExt x3783 = x3782 + x1146 * poly_mix[9];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x3784 = x3783 + x432 * poly_mix[10];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x3785 = x3784 + x434 * poly_mix[11];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x3786 = x3785 + x1150 * poly_mix[12];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x3787 = x3786 + x1152 * poly_mix[13];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":240:0)
  auto x3788 = x3779 + x17;
  // loc("zirgen/components/ram.cpp":168:0)
  auto x3789 = x465 - x3788;
  // loc("zirgen/components/ram.cpp":168:0)
  FpExt x3790 = x3787 + x3789 * poly_mix[14];
  // loc("zirgen/components/ram.cpp":169:0)
  FpExt x3791 = x3790 + x1215 * poly_mix[15];
  // loc("zirgen/components/ram.cpp":170:0)
  FpExt x3792 = x3791 + x1217 * poly_mix[16];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x3793 = x3792 + x471 * poly_mix[17];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x3794 = x3793 + x473 * poly_mix[18];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x3795 = x3794 + x1221 * poly_mix[19];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x3796 = x3795 + x1223 * poly_mix[20];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":229:0)
  FpExt x3797 = x3760 + x3597 * x3796 * poly_mix[53];
  // loc("./zirgen/components/bits.h":27:0)
  FpExt x3798 = x3797 + x2276 * poly_mix[74];
  // loc("zirgen/components/iszero.cpp":16:0)
  FpExt x3799 = x81 + x2285 * poly_mix[0];
  // loc("zirgen/components/iszero.cpp":16:0)
  FpExt x3800 = x3798 + x2267 * x3799 * poly_mix[75];
  // loc("zirgen/components/iszero.cpp":18:0)
  auto x3801 = x0 - x2267;
  // loc("zirgen/components/iszero.cpp":18:0)
  auto x3802 = x2285 * x2270;
  // loc("zirgen/components/iszero.cpp":18:0)
  auto x3803 = x3802 - x0;
  // loc("zirgen/components/iszero.cpp":18:0)
  FpExt x3804 = x81 + x3803 * poly_mix[0];
  // loc("zirgen/components/iszero.cpp":18:0)
  FpExt x3805 = x3800 + x3801 * x3804 * poly_mix[76];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3806 = x1190 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3807 = x1173 + x3806;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3808 = x1187 * x17;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3809 = x3807 + x3808;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3810 = x3809 + x1399;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3811 = x1336 * x32;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3812 = x3810 + x3811;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3813 = x1346 * x34;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3814 = x3812 + x3813;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3815 = x2196 * x36;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3816 = x3814 + x3815;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3817 = x2614 * x33;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3818 = x3816 + x3817;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3819 = x2634 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3820 = x3818 + x3819;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/9(ShaWrap)/ShaCycle/Twit/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x3821 = args[2][88 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3822 = x3821 * x64;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3823 = x3820 + x3822;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3824 = x147 * x63;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3825 = x3823 + x3824;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3826 = x158 * x65;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3827 = x3825 + x3826;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3828 = x160 * x66;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3829 = x3827 + x3828;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3830 = x171 * x67;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3831 = x3829 + x3830;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3832 = x173 * x51;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3833 = x3831 + x3832;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3834 = x184 * x68;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3835 = x3833 + x3834;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":111:0)
  auto x3836 = x1 - x3835;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":111:0)
  auto x3837 = x3836 * x69;
  // loc("./zirgen/components/bits.h":68:0)
  auto x3838 = x1176 - x3837;
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x3839 = x3805 + x3838 * poly_mix[77];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3840 = x197 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3841 = x186 + x3840;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3842 = x199 * x17;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3843 = x3841 + x3842;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3844 = x201 * x25;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3845 = x3843 + x3844;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3846 = x203 * x32;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3847 = x3845 + x3846;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3848 = x205 * x34;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3849 = x3847 + x3848;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3850 = x207 * x36;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3851 = x3849 + x3850;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3852 = x209 * x33;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3853 = x3851 + x3852;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3854 = x211 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3855 = x3853 + x3854;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3856 = x213 * x64;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3857 = x3855 + x3856;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3858 = x215 * x63;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3859 = x3857 + x3858;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3860 = x217 * x65;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3861 = x3859 + x3860;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3862 = x219 * x66;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3863 = x3861 + x3862;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3864 = x221 * x67;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3865 = x3863 + x3864;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3866 = x223 * x51;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3867 = x3865 + x3866;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3868 = x225 * x68;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3869 = x3867 + x3868;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":111:0)
  auto x3870 = x1176 - x3869;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":111:0)
  auto x3871 = x3870 * x69;
  // loc("./zirgen/components/bits.h":68:0)
  auto x3872 = x1172 - x3871;
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x3873 = x3839 + x3872 * poly_mix[78];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":136:0)
  auto x3874 = x459 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":136:0)
  auto x3875 = x462 + x3874;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":136:0)
  auto x3876 = x414 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":136:0)
  auto x3877 = x417 + x3876;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3878 = x2905 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3879 = x2897 + x3878;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3880 = x2913 * x17;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3881 = x3879 + x3880;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3882 = x2921 * x25;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3883 = x3881 + x3882;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3884 = x2929 * x32;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3885 = x3883 + x3884;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3886 = x2937 * x34;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3887 = x3885 + x3886;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3888 = x2939 * x36;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3889 = x3887 + x3888;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3890 = x2947 * x33;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3891 = x3889 + x3890;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3892 = x2955 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3893 = x3891 + x3892;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3894 = x2963 * x64;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3895 = x3893 + x3894;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3896 = x2971 * x63;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3897 = x3895 + x3896;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3898 = x2979 * x65;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3899 = x3897 + x3898;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3900 = x1156 * x66;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3901 = x3899 + x3900;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3902 = x1158 * x67;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3903 = x3901 + x3902;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3904 = x1165 * x51;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3905 = x3903 + x3904;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3906 = x1175 * x68;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3907 = x3905 + x3906;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":111:0)
  auto x3908 = x3875 - x3907;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":111:0)
  auto x3909 = x3908 * x69;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":123:0)
  auto x3910 = x3909 - x3137;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":123:0)
  auto x3911 = x3910 * x19;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":124:0)
  auto x3912 = x0 - x3911;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":124:0)
  auto x3913 = x3911 * x3912;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":124:0)
  FpExt x3914 = x3873 + x3913 * poly_mix[79];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":125:0)
  auto x3915 = x3877 + x3909;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3916 = x1154 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3917 = x1178 + x3916;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3918 = x1195 * x17;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3919 = x3917 + x3918;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3920 = x1191 * x25;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3921 = x3919 + x3920;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3922 = x1203 * x32;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3923 = x3921 + x3922;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3924 = x1202 * x34;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3925 = x3923 + x3924;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3926 = x1411 * x36;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3927 = x3925 + x3926;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3928 = x1479 * x33;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3929 = x3927 + x3928;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3930 = x1500 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3931 = x3929 + x3930;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3932 = x1523 * x64;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3933 = x3931 + x3932;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3934 = x1545 * x63;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3935 = x3933 + x3934;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3936 = x1567 * x65;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3937 = x3935 + x3936;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3938 = x1600 * x66;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3939 = x3937 + x3938;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3940 = x1633 * x67;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3941 = x3939 + x3940;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3942 = x1258 * x51;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3943 = x3941 + x3942;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3944 = x1259 * x68;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3945 = x3943 + x3944;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":111:0)
  auto x3946 = x3915 - x3945;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":111:0)
  auto x3947 = x3946 * x69;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":127:0)
  auto x3948 = x3947 - x3165;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":127:0)
  auto x3949 = x3948 * x19;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":128:0)
  auto x3950 = x0 - x3949;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":128:0)
  auto x3951 = x3949 * x3950;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":128:0)
  FpExt x3952 = x3914 + x3951 * poly_mix[80];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":136:0)
  auto x3953 = x498 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":136:0)
  auto x3954 = x501 + x3953;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":136:0)
  auto x3955 = x453 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":136:0)
  auto x3956 = x456 + x3955;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3957 = x1261 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3958 = x1260 + x3957;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3959 = x1240 * x17;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3960 = x3958 + x3959;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3961 = x1257 * x25;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3962 = x3960 + x3961;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3963 = x1313 * x32;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3964 = x3962 + x3963;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3965 = x1308 * x34;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3966 = x3964 + x3965;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3967 = x1303 * x36;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3968 = x3966 + x3967;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3969 = x1427 * x33;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3970 = x3968 + x3969;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3971 = x1276 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3972 = x3970 + x3971;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3973 = x1282 * x64;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3974 = x3972 + x3973;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3975 = x1287 * x63;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3976 = x3974 + x3975;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3977 = x1290 * x65;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3978 = x3976 + x3977;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3979 = x1293 * x66;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3980 = x3978 + x3979;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3981 = x1296 * x67;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3982 = x3980 + x3981;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3983 = x1299 * x51;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3984 = x3982 + x3983;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3985 = x1300 * x68;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3986 = x3984 + x3985;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":111:0)
  auto x3987 = x3954 - x3986;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":111:0)
  auto x3988 = x3987 * x69;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":123:0)
  auto x3989 = x3988 - x1155;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":123:0)
  auto x3990 = x3989 * x19;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":124:0)
  auto x3991 = x0 - x3990;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":124:0)
  auto x3992 = x3990 * x3991;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":124:0)
  FpExt x3993 = x3952 + x3992 * poly_mix[81];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":125:0)
  auto x3994 = x3956 + x3988;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3995 = x1302 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3996 = x1301 + x3995;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3997 = x1350 * x17;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3998 = x3996 + x3997;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x3999 = x1363 * x25;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x4000 = x3998 + x3999;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x4001 = x1370 * x32;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x4002 = x4000 + x4001;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x4003 = x1375 * x34;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x4004 = x4002 + x4003;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x4005 = x1379 * x36;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x4006 = x4004 + x4005;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x4007 = x1388 * x33;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x4008 = x4006 + x4007;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x4009 = x1392 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x4010 = x4008 + x4009;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x4011 = x1402 * x64;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x4012 = x4010 + x4011;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x4013 = x1406 * x63;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x4014 = x4012 + x4013;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x4015 = x2263 * x65;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x4016 = x4014 + x4015;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/9(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4017 = args[2][219 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x4018 = x4017 * x66;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x4019 = x4016 + x4018;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/9(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4020 = args[2][220 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x4021 = x4020 * x67;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x4022 = x4019 + x4021;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/9(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4023 = args[2][221 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x4024 = x4023 * x51;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x4025 = x4022 + x4024;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/9(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4026 = args[2][222 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x4027 = x4026 * x68;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":109:0)
  auto x4028 = x4025 + x4027;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":111:0)
  auto x4029 = x3994 - x4028;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":111:0)
  auto x4030 = x4029 * x69;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":127:0)
  auto x4031 = x4030 - x1160;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":127:0)
  auto x4032 = x4031 * x19;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":128:0)
  auto x4033 = x0 - x4032;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":128:0)
  auto x4034 = x4032 * x4033;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":128:0)
  FpExt x4035 = x3993 + x4034 * poly_mix[82];
  // loc("./zirgen/components/mux.h":49:0)
  FpExt x4036 = x3589 + x3590 * x4035 * poly_mix[173];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":264:0)
  auto x4037 = x771 + x777;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":266:0)
  auto x4038 = x1453 - x24;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":266:0)
  FpExt x4039 = x3592 + x4038 * poly_mix[1];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":264:0)
  FpExt x4040 = x81 + x4037 * x4039 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":268:0)
  auto x4041 = x0 - x771;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":268:0)
  auto x4042 = x4041 - x777;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/IsZero/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4043 = args[2][144 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("./zirgen/components/bits.h":27:0)
  auto x4044 = x2273 - x0;
  // loc("./zirgen/components/bits.h":27:0)
  FpExt x4045 = x81 + x4044 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":272:0)
  FpExt x4046 = x4045 + x4038 * poly_mix[1];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":270:0)
  FpExt x4047 = x81 + x4043 * x4046 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":274:0)
  auto x4048 = x0 - x4043;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":274:0)
  FpExt x4049 = x4047 + x4048 * x3604 * poly_mix[2];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":268:0)
  FpExt x4050 = x4040 + x4042 * x4049 * poly_mix[2];
  // loc("zirgen/components/iszero.cpp":16:0)
  FpExt x4051 = x4050 + x2279 * x3606 * poly_mix[6];
  // loc("zirgen/components/iszero.cpp":18:0)
  FpExt x4052 = x4051 + x3608 * x3611 * poly_mix[7];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":284:0)
  auto x4053 = x0 - x2273;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":284:0)
  FpExt x4054 = x81 + x4053 * x3614 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":285:0)
  auto x4055 = x1135 - x28;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":285:0)
  FpExt x4056 = x81 + x4055 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":285:0)
  FpExt x4057 = x4054 + x2273 * x4056 * poly_mix[1];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":283:0)
  FpExt x4058 = x4052 + x2279 * x4057 * poly_mix[8];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":287:0)
  FpExt x4059 = x4058 + x3608 * x3649 * poly_mix[10];
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x4060 = x4059 + x745 * poly_mix[11];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":22:0)
  FpExt x4061 = x4060 + x716 * poly_mix[12];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":23:0)
  FpExt x4062 = x4061 + x719 * poly_mix[13];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":290:0)
  FpExt x4063 = x4062 + x3762 * poly_mix[14];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":291:0)
  FpExt x4064 = x4063 + x3764 * poly_mix[15];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":292:0)
  FpExt x4065 = x4064 + x3766 * poly_mix[16];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":293:0)
  FpExt x4066 = x4065 + x3768 * poly_mix[17];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":294:0)
  FpExt x4067 = x4066 + x3771 * poly_mix[18];
  // loc("./zirgen/components/bits.h":27:0)
  FpExt x4068 = x4067 + x3774 * poly_mix[19];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":296:0)
  FpExt x4069 = x4068 + x3777 * poly_mix[20];
  // loc("zirgen/components/iszero.cpp":16:0)
  FpExt x4070 = x4069 + x2267 * x3799 * poly_mix[21];
  // loc("zirgen/components/iszero.cpp":18:0)
  FpExt x4071 = x4070 + x3801 * x3804 * poly_mix[22];
  // loc("./zirgen/components/bits.h":27:0)
  FpExt x4072 = x4071 + x2276 * poly_mix[23];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":311:0)
  auto x4073 = x589 + x24;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":311:0)
  auto x4074 = x4073 - x1453;
  // loc("zirgen/components/ram.cpp":168:0)
  auto x4075 = x426 - x4074;
  // loc("zirgen/components/ram.cpp":168:0)
  FpExt x4076 = x81 + x4075 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":169:0)
  FpExt x4077 = x4076 + x1144 * poly_mix[1];
  // loc("zirgen/components/ram.cpp":170:0)
  auto x4078 = x411 - x2847;
  // loc("zirgen/components/ram.cpp":170:0)
  FpExt x4079 = x4077 + x4078 * poly_mix[2];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x4080 = x4079 + x432 * poly_mix[3];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x4081 = x4080 + x434 * poly_mix[4];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x4082 = x4081 + x1150 * poly_mix[5];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x4083 = x4082 + x1152 * poly_mix[6];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":312:0)
  auto x4084 = x70 - x1453;
  // loc("zirgen/components/ram.cpp":168:0)
  auto x4085 = x465 - x4084;
  // loc("zirgen/components/ram.cpp":168:0)
  FpExt x4086 = x4083 + x4085 * poly_mix[7];
  // loc("zirgen/components/ram.cpp":169:0)
  FpExt x4087 = x4086 + x1215 * poly_mix[8];
  // loc("zirgen/components/ram.cpp":170:0)
  FpExt x4088 = x4087 + x1217 * poly_mix[9];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x4089 = x4088 + x471 * poly_mix[10];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x4090 = x4089 + x473 * poly_mix[11];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x4091 = x4090 + x1221 * poly_mix[12];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x4092 = x4091 + x1223 * poly_mix[13];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":310:0)
  FpExt x4093 = x4072 + x4053 * x4092 * poly_mix[24];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":315:0)
  auto x4094 = x1450 + x24;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":315:0)
  auto x4095 = x4094 - x1453;
  // loc("zirgen/components/ram.cpp":168:0)
  auto x4096 = x426 - x4095;
  // loc("zirgen/components/ram.cpp":168:0)
  FpExt x4097 = x81 + x4096 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":169:0)
  FpExt x4098 = x4097 + x1144 * poly_mix[1];
  // loc("zirgen/components/ram.cpp":170:0)
  FpExt x4099 = x4098 + x4078 * poly_mix[2];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x4100 = x4099 + x432 * poly_mix[3];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x4101 = x4100 + x434 * poly_mix[4];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x4102 = x4101 + x1150 * poly_mix[5];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x4103 = x4102 + x1152 * poly_mix[6];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":316:0)
  auto x4104 = x71 - x1453;
  // loc("zirgen/components/ram.cpp":168:0)
  auto x4105 = x465 - x4104;
  // loc("zirgen/components/ram.cpp":168:0)
  FpExt x4106 = x4103 + x4105 * poly_mix[7];
  // loc("zirgen/components/ram.cpp":169:0)
  FpExt x4107 = x4106 + x1215 * poly_mix[8];
  // loc("zirgen/components/ram.cpp":170:0)
  FpExt x4108 = x4107 + x1217 * poly_mix[9];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x4109 = x4108 + x471 * poly_mix[10];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x4110 = x4109 + x473 * poly_mix[11];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x4111 = x4110 + x1221 * poly_mix[12];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x4112 = x4111 + x1223 * poly_mix[13];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":314:0)
  FpExt x4113 = x4093 + x2273 * x4112 * poly_mix[38];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":111:0)
  auto x4114 = x3875 - x3835;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":111:0)
  auto x4115 = x4114 * x69;
  // loc("./zirgen/components/bits.h":68:0)
  auto x4116 = x1176 - x4115;
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x4117 = x4113 + x4116 * poly_mix[52];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":117:0)
  auto x4118 = x3877 + x1176;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":111:0)
  auto x4119 = x4118 - x3869;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":111:0)
  auto x4120 = x4119 * x69;
  // loc("./zirgen/components/bits.h":68:0)
  auto x4121 = x1172 - x4120;
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x4122 = x4117 + x4121 * poly_mix[53];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4123 = args[2][159 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4124 = args[2][160 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4125 = args[2][161 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4126 = args[2][162 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4127 = args[2][163 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4128 = args[2][164 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4129 = args[2][165 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4130 = args[2][166 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4131 = args[2][167 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4132 = args[2][168 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4133 = args[2][169 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4134 = args[2][170 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4135 = args[2][171 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4136 = args[2][172 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4137 = args[2][173 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4138 = args[2][174 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4139 = args[2][175 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4140 = args[2][176 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4141 = args[2][177 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4142 = args[2][178 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4143 = args[2][179 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4144 = args[2][180 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4145 = args[2][181 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4146 = args[2][182 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4147 = args[2][183 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4148 = args[2][184 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4149 = args[2][185 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4150 = args[2][186 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4151 = args[2][187 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4152 = args[2][188 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4153 = args[2][189 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4154 = args[2][190 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4155 = args[2][159 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4156 = args[2][160 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4157 = args[2][161 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4158 = args[2][162 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4159 = args[2][163 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4160 = args[2][164 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4161 = args[2][165 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4162 = args[2][166 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4163 = args[2][167 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4164 = args[2][168 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4165 = args[2][169 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4166 = args[2][170 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4167 = args[2][171 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4168 = args[2][172 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4169 = args[2][173 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4170 = args[2][174 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4171 = args[2][175 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4172 = args[2][176 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4173 = args[2][177 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4174 = args[2][178 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4175 = args[2][179 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4176 = args[2][180 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4177 = args[2][181 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4178 = args[2][182 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4179 = args[2][183 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4180 = args[2][184 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4181 = args[2][185 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4182 = args[2][186 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4183 = args[2][187 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4184 = args[2][188 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4185 = args[2][189 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4186 = args[2][190 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4187 = args[2][159 * steps + ((cycle - kInvRate * 3) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4188 = args[2][160 * steps + ((cycle - kInvRate * 3) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4189 = args[2][161 * steps + ((cycle - kInvRate * 3) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4190 = args[2][162 * steps + ((cycle - kInvRate * 3) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4191 = args[2][163 * steps + ((cycle - kInvRate * 3) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4192 = args[2][164 * steps + ((cycle - kInvRate * 3) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4193 = args[2][165 * steps + ((cycle - kInvRate * 3) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4194 = args[2][166 * steps + ((cycle - kInvRate * 3) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4195 = args[2][167 * steps + ((cycle - kInvRate * 3) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4196 = args[2][168 * steps + ((cycle - kInvRate * 3) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4197 = args[2][169 * steps + ((cycle - kInvRate * 3) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4198 = args[2][170 * steps + ((cycle - kInvRate * 3) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4199 = args[2][171 * steps + ((cycle - kInvRate * 3) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4200 = args[2][172 * steps + ((cycle - kInvRate * 3) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4201 = args[2][173 * steps + ((cycle - kInvRate * 3) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4202 = args[2][174 * steps + ((cycle - kInvRate * 3) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4203 = args[2][175 * steps + ((cycle - kInvRate * 3) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4204 = args[2][176 * steps + ((cycle - kInvRate * 3) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4205 = args[2][177 * steps + ((cycle - kInvRate * 3) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4206 = args[2][178 * steps + ((cycle - kInvRate * 3) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4207 = args[2][179 * steps + ((cycle - kInvRate * 3) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4208 = args[2][180 * steps + ((cycle - kInvRate * 3) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4209 = args[2][181 * steps + ((cycle - kInvRate * 3) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4210 = args[2][182 * steps + ((cycle - kInvRate * 3) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4211 = args[2][183 * steps + ((cycle - kInvRate * 3) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4212 = args[2][184 * steps + ((cycle - kInvRate * 3) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4213 = args[2][185 * steps + ((cycle - kInvRate * 3) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4214 = args[2][186 * steps + ((cycle - kInvRate * 3) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4215 = args[2][187 * steps + ((cycle - kInvRate * 3) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4216 = args[2][188 * steps + ((cycle - kInvRate * 3) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4217 = args[2][189 * steps + ((cycle - kInvRate * 3) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4218 = args[2][190 * steps + ((cycle - kInvRate * 3) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4219 = args[2][159 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4220 = args[2][160 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4221 = args[2][161 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4222 = args[2][162 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4223 = args[2][163 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4224 = args[2][164 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4225 = args[2][165 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4226 = args[2][166 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4227 = args[2][167 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4228 = args[2][168 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4229 = args[2][169 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4230 = args[2][170 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4231 = args[2][171 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4232 = args[2][172 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4233 = args[2][173 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4234 = args[2][174 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4235 = args[2][175 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4236 = args[2][176 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4237 = args[2][177 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4238 = args[2][178 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4239 = args[2][179 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4240 = args[2][180 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4241 = args[2][181 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4242 = args[2][182 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4243 = args[2][183 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4244 = args[2][184 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4245 = args[2][185 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4246 = args[2][186 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4247 = args[2][187 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4248 = args[2][188 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4249 = args[2][189 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4250 = args[2][190 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4251 = args[2][191 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4252 = args[2][192 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4253 = args[2][193 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4254 = args[2][194 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4255 = args[2][195 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4256 = args[2][196 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4257 = args[2][197 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4258 = args[2][198 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4259 = args[2][209 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4260 = args[2][210 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4261 = args[2][211 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4262 = args[2][212 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4263 = args[2][213 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4264 = args[2][214 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4265 = args[2][215 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4266 = args[2][216 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4267 = args[2][217 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4268 = args[2][218 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4269 = args[2][219 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4270 = args[2][220 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4271 = args[2][221 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4272 = args[2][222 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4273 = args[2][191 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4274 = args[2][192 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4275 = args[2][193 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4276 = args[2][194 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4277 = args[2][195 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4278 = args[2][196 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4279 = args[2][197 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4280 = args[2][198 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4281 = args[2][199 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4282 = args[2][200 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4283 = args[2][201 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4284 = args[2][202 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4285 = args[2][203 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4286 = args[2][204 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4287 = args[2][205 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4288 = args[2][206 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4289 = args[2][207 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4290 = args[2][208 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4291 = args[2][209 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4292 = args[2][210 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4293 = args[2][211 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4294 = args[2][212 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4295 = args[2][213 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4296 = args[2][214 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4297 = args[2][215 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4298 = args[2][216 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4299 = args[2][217 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4300 = args[2][218 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4301 = args[2][219 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4302 = args[2][220 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4303 = args[2][221 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4304 = args[2][222 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4305 = args[2][191 * steps + ((cycle - kInvRate * 3) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4306 = args[2][192 * steps + ((cycle - kInvRate * 3) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4307 = args[2][193 * steps + ((cycle - kInvRate * 3) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4308 = args[2][194 * steps + ((cycle - kInvRate * 3) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4309 = args[2][195 * steps + ((cycle - kInvRate * 3) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4310 = args[2][196 * steps + ((cycle - kInvRate * 3) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4311 = args[2][197 * steps + ((cycle - kInvRate * 3) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4312 = args[2][198 * steps + ((cycle - kInvRate * 3) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4313 = args[2][199 * steps + ((cycle - kInvRate * 3) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4314 = args[2][200 * steps + ((cycle - kInvRate * 3) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4315 = args[2][201 * steps + ((cycle - kInvRate * 3) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4316 = args[2][202 * steps + ((cycle - kInvRate * 3) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4317 = args[2][203 * steps + ((cycle - kInvRate * 3) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4318 = args[2][204 * steps + ((cycle - kInvRate * 3) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4319 = args[2][205 * steps + ((cycle - kInvRate * 3) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4320 = args[2][206 * steps + ((cycle - kInvRate * 3) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4321 = args[2][207 * steps + ((cycle - kInvRate * 3) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4322 = args[2][208 * steps + ((cycle - kInvRate * 3) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4323 = args[2][209 * steps + ((cycle - kInvRate * 3) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4324 = args[2][210 * steps + ((cycle - kInvRate * 3) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4325 = args[2][211 * steps + ((cycle - kInvRate * 3) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4326 = args[2][212 * steps + ((cycle - kInvRate * 3) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4327 = args[2][213 * steps + ((cycle - kInvRate * 3) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4328 = args[2][214 * steps + ((cycle - kInvRate * 3) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4329 = args[2][215 * steps + ((cycle - kInvRate * 3) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4330 = args[2][216 * steps + ((cycle - kInvRate * 3) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4331 = args[2][217 * steps + ((cycle - kInvRate * 3) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4332 = args[2][218 * steps + ((cycle - kInvRate * 3) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4333 = args[2][219 * steps + ((cycle - kInvRate * 3) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4334 = args[2][220 * steps + ((cycle - kInvRate * 3) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4335 = args[2][221 * steps + ((cycle - kInvRate * 3) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4336 = args[2][222 * steps + ((cycle - kInvRate * 3) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4337 = args[2][191 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4338 = args[2][192 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4339 = args[2][193 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4340 = args[2][194 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4341 = args[2][195 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4342 = args[2][196 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4343 = args[2][197 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4344 = args[2][198 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4345 = args[2][199 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4346 = args[2][200 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4347 = args[2][201 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4348 = args[2][202 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4349 = args[2][203 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4350 = args[2][204 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4351 = args[2][205 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4352 = args[2][206 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4353 = args[2][207 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4354 = args[2][208 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4355 = args[2][209 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4356 = args[2][210 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4357 = args[2][211 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4358 = args[2][212 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4359 = args[2][213 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4360 = args[2][214 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4361 = args[2][215 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4362 = args[2][216 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4363 = args[2][217 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4364 = args[2][218 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4365 = args[2][219 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4366 = args[2][220 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4367 = args[2][221 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/10(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x4368 = args[2][222 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4369 = x4136 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4370 = x4369 * x4145;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4371 = x4136 + x4145;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4372 = x4371 - x4370;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4373 = x4137 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4374 = x4373 * x4146;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4375 = x4137 + x4146;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4376 = x4375 - x4374;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4377 = x4138 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4378 = x4377 * x4147;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4379 = x4138 + x4147;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4380 = x4379 - x4378;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4381 = x4139 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4382 = x4381 * x4148;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4383 = x4139 + x4148;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4384 = x4383 - x4382;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4385 = x4140 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4386 = x4385 * x4149;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4387 = x4140 + x4149;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4388 = x4387 - x4386;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4389 = x4141 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4390 = x4389 * x4150;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4391 = x4141 + x4150;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4392 = x4391 - x4390;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4393 = x4142 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4394 = x4393 * x4151;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4395 = x4142 + x4151;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4396 = x4395 - x4394;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4397 = x4143 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4398 = x4397 * x4152;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4399 = x4143 + x4152;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4400 = x4399 - x4398;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4401 = x4144 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4402 = x4401 * x4153;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4403 = x4144 + x4153;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4404 = x4403 - x4402;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4405 = x4145 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4406 = x4405 * x4154;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4407 = x4145 + x4154;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4408 = x4407 - x4406;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4409 = x4146 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4410 = x4409 * x4123;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4411 = x4146 + x4123;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4412 = x4411 - x4410;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4413 = x4147 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4414 = x4413 * x4124;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4415 = x4147 + x4124;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4416 = x4415 - x4414;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4417 = x4148 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4418 = x4417 * x4125;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4419 = x4148 + x4125;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4420 = x4419 - x4418;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4421 = x4149 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4422 = x4421 * x4126;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4423 = x4149 + x4126;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4424 = x4423 - x4422;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4425 = x4150 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4426 = x4425 * x4127;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4427 = x4150 + x4127;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4428 = x4427 - x4426;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4429 = x4151 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4430 = x4429 * x4128;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4431 = x4151 + x4128;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4432 = x4431 - x4430;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4433 = x4152 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4434 = x4433 * x4129;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4435 = x4152 + x4129;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4436 = x4435 - x4434;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4437 = x4153 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4438 = x4437 * x4130;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4439 = x4153 + x4130;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4440 = x4439 - x4438;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4441 = x4154 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4442 = x4441 * x4131;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4443 = x4154 + x4131;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4444 = x4443 - x4442;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4445 = x4123 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4446 = x4445 * x4132;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4447 = x4123 + x4132;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4448 = x4447 - x4446;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4449 = x4124 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4450 = x4449 * x4133;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4451 = x4124 + x4133;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4452 = x4451 - x4450;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4453 = x4125 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4454 = x4453 * x4134;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4455 = x4125 + x4134;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4456 = x4455 - x4454;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4457 = x4126 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4458 = x4457 * x4135;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4459 = x4126 + x4135;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4460 = x4459 - x4458;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4461 = x4127 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4462 = x4461 * x4136;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4463 = x4127 + x4136;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4464 = x4463 - x4462;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4465 = x4128 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4466 = x4465 * x4137;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4467 = x4128 + x4137;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4468 = x4467 - x4466;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4469 = x4129 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4470 = x4469 * x4138;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4471 = x4129 + x4138;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4472 = x4471 - x4470;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4473 = x4130 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4474 = x4473 * x4139;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4475 = x4130 + x4139;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4476 = x4475 - x4474;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4477 = x4131 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4478 = x4477 * x4140;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4479 = x4131 + x4140;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4480 = x4479 - x4478;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4481 = x4132 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4482 = x4481 * x4141;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4483 = x4132 + x4141;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4484 = x4483 - x4482;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4485 = x4133 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4486 = x4485 * x4142;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4487 = x4133 + x4142;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4488 = x4487 - x4486;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4489 = x4134 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4490 = x4489 * x4143;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4491 = x4134 + x4143;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4492 = x4491 - x4490;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4493 = x4135 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4494 = x4493 * x4144;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4495 = x4135 + x4144;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4496 = x4495 - x4494;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4497 = x4453 * x4372;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4498 = x4125 + x4372;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4499 = x4498 - x4497;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4500 = x4457 * x4376;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4501 = x4126 + x4376;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4502 = x4501 - x4500;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4503 = x4461 * x4380;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4504 = x4127 + x4380;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4505 = x4504 - x4503;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4506 = x4465 * x4384;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4507 = x4128 + x4384;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4508 = x4507 - x4506;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4509 = x4469 * x4388;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4510 = x4129 + x4388;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4511 = x4510 - x4509;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4512 = x4473 * x4392;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4513 = x4130 + x4392;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4514 = x4513 - x4512;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4515 = x4477 * x4396;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4516 = x4131 + x4396;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4517 = x4516 - x4515;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4518 = x4481 * x4400;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4519 = x4132 + x4400;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4520 = x4519 - x4518;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4521 = x4485 * x4404;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4522 = x4133 + x4404;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4523 = x4522 - x4521;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4524 = x4489 * x4408;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4525 = x4134 + x4408;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4526 = x4525 - x4524;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4527 = x4493 * x4412;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4528 = x4135 + x4412;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4529 = x4528 - x4527;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4530 = x4369 * x4416;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4531 = x4136 + x4416;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4532 = x4531 - x4530;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4533 = x4373 * x4420;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4534 = x4137 + x4420;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4535 = x4534 - x4533;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4536 = x4377 * x4424;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4537 = x4138 + x4424;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4538 = x4537 - x4536;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4539 = x4381 * x4428;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4540 = x4139 + x4428;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4541 = x4540 - x4539;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4542 = x4385 * x4432;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4543 = x4140 + x4432;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4544 = x4543 - x4542;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4545 = x4389 * x4436;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4546 = x4141 + x4436;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4547 = x4546 - x4545;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4548 = x4393 * x4440;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4549 = x4142 + x4440;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4550 = x4549 - x4548;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4551 = x4397 * x4444;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4552 = x4143 + x4444;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4553 = x4552 - x4551;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4554 = x4401 * x4448;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4555 = x4144 + x4448;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4556 = x4555 - x4554;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4557 = x4405 * x4452;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4558 = x4145 + x4452;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4559 = x4558 - x4557;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4560 = x4409 * x4456;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4561 = x4146 + x4456;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4562 = x4561 - x4560;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4563 = x4413 * x4460;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4564 = x4147 + x4460;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4565 = x4564 - x4563;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4566 = x4417 * x4464;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4567 = x4148 + x4464;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4568 = x4567 - x4566;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4569 = x4421 * x4468;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4570 = x4149 + x4468;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4571 = x4570 - x4569;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4572 = x4425 * x4472;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4573 = x4150 + x4472;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4574 = x4573 - x4572;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4575 = x4429 * x4476;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4576 = x4151 + x4476;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4577 = x4576 - x4575;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4578 = x4433 * x4480;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4579 = x4152 + x4480;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4580 = x4579 - x4578;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4581 = x4437 * x4484;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4582 = x4153 + x4484;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4583 = x4582 - x4581;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4584 = x4441 * x4488;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4585 = x4154 + x4488;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4586 = x4585 - x4584;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4587 = x4445 * x4492;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4588 = x4123 + x4492;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4589 = x4588 - x4587;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4590 = x4449 * x4496;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4591 = x4124 + x4496;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4592 = x4591 - x4590;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4593 = x2817 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4594 = x4593 * x4266;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4595 = x2817 + x4266;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4596 = x4595 - x4594;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4597 = x2818 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4598 = x4597 * x4267;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4599 = x2818 + x4267;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4600 = x4599 - x4598;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4601 = x2819 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4602 = x4601 * x4268;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4603 = x2819 + x4268;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4604 = x4603 - x4602;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4605 = x2820 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4606 = x4605 * x4269;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4607 = x2820 + x4269;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4608 = x4607 - x4606;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4609 = x2821 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4610 = x4609 * x4270;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4611 = x2821 + x4270;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4612 = x4611 - x4610;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4613 = x2822 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4614 = x4613 * x4271;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4615 = x2822 + x4271;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4616 = x4615 - x4614;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4617 = x2823 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4618 = x4617 * x4272;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4619 = x2823 + x4272;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4620 = x4619 - x4618;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4621 = x4259 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4622 = x4621 * x4251;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4623 = x4259 + x4251;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4624 = x4623 - x4622;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4625 = x4260 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4626 = x4625 * x4252;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4627 = x4260 + x4252;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4628 = x4627 - x4626;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4629 = x4261 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4630 = x4629 * x4253;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4631 = x4261 + x4253;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4632 = x4631 - x4630;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4633 = x4262 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4634 = x4633 * x4254;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4635 = x4262 + x4254;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4636 = x4635 - x4634;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4637 = x4263 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4638 = x4637 * x4255;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4639 = x4263 + x4255;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4640 = x4639 - x4638;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4641 = x4264 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4642 = x4641 * x4256;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4643 = x4264 + x4256;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4644 = x4643 - x4642;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4645 = x4265 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4646 = x4645 * x4257;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4647 = x4265 + x4257;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4648 = x4647 - x4646;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4649 = x4266 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4650 = x4649 * x4258;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4651 = x4266 + x4258;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4652 = x4651 - x4650;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4653 = x4267 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4654 = x4653 * x3082;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4655 = x4267 + x3082;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4656 = x4655 - x4654;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4657 = x4268 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4658 = x4657 * x3083;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4659 = x4268 + x3083;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4660 = x4659 - x4658;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4661 = x4269 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4662 = x4661 * x2816;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4663 = x4269 + x2816;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4664 = x4663 - x4662;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4665 = x4270 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4666 = x4665 * x2817;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4667 = x4270 + x2817;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4668 = x4667 - x4666;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4669 = x4271 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4670 = x4669 * x2818;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4671 = x4271 + x2818;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4672 = x4671 - x4670;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4673 = x4272 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4674 = x4673 * x2819;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4675 = x4272 + x2819;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4676 = x4675 - x4674;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4677 = x4251 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4678 = x4677 * x2820;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4679 = x4251 + x2820;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4680 = x4679 - x4678;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4681 = x4252 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4682 = x4681 * x2821;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4683 = x4252 + x2821;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4684 = x4683 - x4682;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4685 = x4253 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4686 = x4685 * x2822;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4687 = x4253 + x2822;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4688 = x4687 - x4686;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4689 = x4254 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4690 = x4689 * x2823;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4691 = x4254 + x2823;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4692 = x4691 - x4690;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4693 = x4255 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4694 = x4693 * x4259;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4695 = x4255 + x4259;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4696 = x4695 - x4694;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4697 = x4256 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4698 = x4697 * x4260;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4699 = x4256 + x4260;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4700 = x4699 - x4698;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4701 = x4257 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4702 = x4701 * x4261;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4703 = x4257 + x4261;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4704 = x4703 - x4702;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4705 = x4258 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4706 = x4705 * x4262;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4707 = x4258 + x4262;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4708 = x4707 - x4706;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4709 = x3082 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4710 = x4709 * x4263;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4711 = x3082 + x4263;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4712 = x4711 - x4710;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4713 = x3083 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4714 = x4713 * x4264;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4715 = x3083 + x4264;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4716 = x4715 - x4714;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4717 = x2816 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4718 = x4717 * x4265;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4719 = x2816 + x4265;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4720 = x4719 - x4718;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4721 = x4701 * x4596;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4722 = x4257 + x4596;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4723 = x4722 - x4721;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4724 = x4705 * x4600;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4725 = x4258 + x4600;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4726 = x4725 - x4724;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4727 = x4709 * x4604;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4728 = x3082 + x4604;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4729 = x4728 - x4727;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4730 = x4713 * x4608;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4731 = x3083 + x4608;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4732 = x4731 - x4730;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4733 = x4717 * x4612;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4734 = x2816 + x4612;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4735 = x4734 - x4733;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4736 = x4593 * x4616;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4737 = x2817 + x4616;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4738 = x4737 - x4736;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4739 = x4597 * x4620;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4740 = x2818 + x4620;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4741 = x4740 - x4739;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4742 = x4601 * x4624;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4743 = x2819 + x4624;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4744 = x4743 - x4742;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4745 = x4605 * x4628;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4746 = x2820 + x4628;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4747 = x4746 - x4745;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4748 = x4609 * x4632;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4749 = x2821 + x4632;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4750 = x4749 - x4748;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4751 = x4613 * x4636;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4752 = x2822 + x4636;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4753 = x4752 - x4751;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4754 = x4617 * x4640;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4755 = x2823 + x4640;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4756 = x4755 - x4754;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4757 = x4621 * x4644;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4758 = x4259 + x4644;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4759 = x4758 - x4757;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4760 = x4625 * x4648;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4761 = x4260 + x4648;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4762 = x4761 - x4760;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4763 = x4629 * x4652;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4764 = x4261 + x4652;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4765 = x4764 - x4763;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4766 = x4633 * x4656;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4767 = x4262 + x4656;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4768 = x4767 - x4766;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4769 = x4637 * x4660;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4770 = x4263 + x4660;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4771 = x4770 - x4769;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4772 = x4641 * x4664;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4773 = x4264 + x4664;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4774 = x4773 - x4772;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4775 = x4645 * x4668;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4776 = x4265 + x4668;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4777 = x4776 - x4775;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4778 = x4649 * x4672;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4779 = x4266 + x4672;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4780 = x4779 - x4778;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4781 = x4653 * x4676;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4782 = x4267 + x4676;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4783 = x4782 - x4781;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4784 = x4657 * x4680;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4785 = x4268 + x4680;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4786 = x4785 - x4784;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4787 = x4661 * x4684;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4788 = x4269 + x4684;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4789 = x4788 - x4787;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4790 = x4665 * x4688;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4791 = x4270 + x4688;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4792 = x4791 - x4790;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4793 = x4669 * x4692;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4794 = x4271 + x4692;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4795 = x4794 - x4793;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4796 = x4673 * x4696;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4797 = x4272 + x4696;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4798 = x4797 - x4796;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4799 = x4677 * x4700;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4800 = x4251 + x4700;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4801 = x4800 - x4799;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4802 = x4681 * x4704;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4803 = x4252 + x4704;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4804 = x4803 - x4802;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4805 = x4685 * x4708;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4806 = x4253 + x4708;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4807 = x4806 - x4805;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4808 = x4689 * x4712;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4809 = x4254 + x4712;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4810 = x4809 - x4808;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4811 = x4693 * x4716;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4812 = x4255 + x4716;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4813 = x4812 - x4811;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4814 = x4697 * x4720;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4815 = x4256 + x4720;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x4816 = x4815 - x4814;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x4817 = x4726 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x4818 = x4723 + x4817;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x4819 = x4729 * x17;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x4820 = x4818 + x4819;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x4821 = x4732 * x25;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x4822 = x4820 + x4821;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x4823 = x4735 * x32;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x4824 = x4822 + x4823;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x4825 = x4738 * x34;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x4826 = x4824 + x4825;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x4827 = x4741 * x36;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x4828 = x4826 + x4827;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x4829 = x4744 * x33;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x4830 = x4828 + x4829;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x4831 = x4747 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x4832 = x4830 + x4831;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x4833 = x4750 * x64;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x4834 = x4832 + x4833;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x4835 = x4753 * x63;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x4836 = x4834 + x4835;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x4837 = x4756 * x65;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x4838 = x4836 + x4837;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x4839 = x4759 * x66;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x4840 = x4838 + x4839;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x4841 = x4762 * x67;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x4842 = x4840 + x4841;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x4843 = x4765 * x51;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x4844 = x4842 + x4843;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x4845 = x4768 * x68;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x4846 = x4844 + x4845;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x4847 = x4774 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x4848 = x4771 + x4847;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x4849 = x4777 * x17;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x4850 = x4848 + x4849;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x4851 = x4780 * x25;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x4852 = x4850 + x4851;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x4853 = x4783 * x32;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x4854 = x4852 + x4853;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x4855 = x4786 * x34;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x4856 = x4854 + x4855;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x4857 = x4789 * x36;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x4858 = x4856 + x4857;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x4859 = x4792 * x33;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x4860 = x4858 + x4859;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x4861 = x4795 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x4862 = x4860 + x4861;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x4863 = x4798 * x64;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x4864 = x4862 + x4863;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x4865 = x4801 * x63;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x4866 = x4864 + x4865;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x4867 = x4804 * x65;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x4868 = x4866 + x4867;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x4869 = x4807 * x66;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x4870 = x4868 + x4869;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x4871 = x4810 * x67;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x4872 = x4870 + x4871;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x4873 = x4813 * x51;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x4874 = x4872 + x4873;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x4875 = x4816 * x68;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x4876 = x4874 + x4875;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4877 = x0 - x4251;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4878 = x4877 * x4305;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4879 = x4251 * x4273;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4880 = x4879 + x4878;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4881 = x0 - x4252;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4882 = x4881 * x4306;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4883 = x4252 * x4274;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4884 = x4883 + x4882;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4885 = x0 - x4253;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4886 = x4885 * x4307;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4887 = x4253 * x4275;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4888 = x4887 + x4886;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4889 = x0 - x4254;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4890 = x4889 * x4308;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4891 = x4254 * x4276;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4892 = x4891 + x4890;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4893 = x0 - x4255;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4894 = x4893 * x4309;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4895 = x4255 * x4277;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4896 = x4895 + x4894;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4897 = x0 - x4256;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4898 = x4897 * x4310;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4899 = x4256 * x4278;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4900 = x4899 + x4898;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4901 = x0 - x4257;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4902 = x4901 * x4311;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4903 = x4257 * x4279;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4904 = x4903 + x4902;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4905 = x0 - x4258;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4906 = x4905 * x4312;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4907 = x4258 * x4280;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4908 = x4907 + x4906;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4909 = x0 - x3082;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4910 = x4909 * x4313;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4911 = x3082 * x4281;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4912 = x4911 + x4910;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4913 = x3097 * x4314;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4914 = x3083 * x4282;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4915 = x4914 + x4913;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4916 = x0 - x2816;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4917 = x4916 * x4315;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4918 = x2816 * x4283;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4919 = x4918 + x4917;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4920 = x0 - x2817;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4921 = x4920 * x4316;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4922 = x2817 * x4284;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4923 = x4922 + x4921;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4924 = x0 - x2818;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4925 = x4924 * x4317;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4926 = x2818 * x4285;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4927 = x4926 + x4925;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4928 = x0 - x2819;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4929 = x4928 * x4318;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4930 = x2819 * x4286;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4931 = x4930 + x4929;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4932 = x0 - x2820;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4933 = x4932 * x4319;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4934 = x2820 * x4287;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4935 = x4934 + x4933;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4936 = x0 - x2821;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4937 = x4936 * x4320;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4938 = x2821 * x4288;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4939 = x4938 + x4937;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4940 = x0 - x2822;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4941 = x4940 * x4321;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4942 = x2822 * x4289;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4943 = x4942 + x4941;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4944 = x0 - x2823;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4945 = x4944 * x4322;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4946 = x2823 * x4290;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4947 = x4946 + x4945;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4948 = x0 - x4259;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4949 = x4948 * x4323;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4950 = x4259 * x4291;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4951 = x4950 + x4949;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4952 = x0 - x4260;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4953 = x4952 * x4324;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4954 = x4260 * x4292;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4955 = x4954 + x4953;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4956 = x0 - x4261;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4957 = x4956 * x4325;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4958 = x4261 * x4293;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4959 = x4958 + x4957;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4960 = x0 - x4262;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4961 = x4960 * x4326;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4962 = x4262 * x4294;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4963 = x4962 + x4961;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4964 = x0 - x4263;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4965 = x4964 * x4327;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4966 = x4263 * x4295;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4967 = x4966 + x4965;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4968 = x0 - x4264;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4969 = x4968 * x4328;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4970 = x4264 * x4296;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4971 = x4970 + x4969;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4972 = x0 - x4265;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4973 = x4972 * x4329;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4974 = x4265 * x4297;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4975 = x4974 + x4973;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4976 = x0 - x4266;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4977 = x4976 * x4330;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4978 = x4266 * x4298;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4979 = x4978 + x4977;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4980 = x0 - x4267;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4981 = x4980 * x4331;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4982 = x4267 * x4299;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4983 = x4982 + x4981;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4984 = x0 - x4268;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4985 = x4984 * x4332;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4986 = x4268 * x4300;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4987 = x4986 + x4985;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4988 = x0 - x4269;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4989 = x4988 * x4333;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4990 = x4269 * x4301;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4991 = x4990 + x4989;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4992 = x0 - x4270;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4993 = x4992 * x4334;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4994 = x4270 * x4302;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4995 = x4994 + x4993;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4996 = x0 - x4271;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4997 = x4996 * x4335;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4998 = x4271 * x4303;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x4999 = x4998 + x4997;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x5000 = x0 - x4272;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x5001 = x5000 * x4336;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x5002 = x4272 * x4304;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":64:0)
  auto x5003 = x5002 + x5001;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5004 = x4884 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5005 = x4880 + x5004;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5006 = x4888 * x17;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5007 = x5005 + x5006;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5008 = x4892 * x25;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5009 = x5007 + x5008;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5010 = x4896 * x32;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5011 = x5009 + x5010;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5012 = x4900 * x34;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5013 = x5011 + x5012;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5014 = x4904 * x36;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5015 = x5013 + x5014;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5016 = x4908 * x33;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5017 = x5015 + x5016;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5018 = x4912 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5019 = x5017 + x5018;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5020 = x4915 * x64;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5021 = x5019 + x5020;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5022 = x4919 * x63;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5023 = x5021 + x5022;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5024 = x4923 * x65;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5025 = x5023 + x5024;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5026 = x4927 * x66;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5027 = x5025 + x5026;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5028 = x4931 * x67;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5029 = x5027 + x5028;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5030 = x4935 * x51;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5031 = x5029 + x5030;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5032 = x4939 * x68;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5033 = x5031 + x5032;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5034 = x4947 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5035 = x4943 + x5034;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5036 = x4951 * x17;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5037 = x5035 + x5036;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5038 = x4955 * x25;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5039 = x5037 + x5038;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5040 = x4959 * x32;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5041 = x5039 + x5040;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5042 = x4963 * x34;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5043 = x5041 + x5042;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5044 = x4967 * x36;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5045 = x5043 + x5044;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5046 = x4971 * x33;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5047 = x5045 + x5046;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5048 = x4975 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5049 = x5047 + x5048;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5050 = x4979 * x64;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5051 = x5049 + x5050;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5052 = x4983 * x63;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5053 = x5051 + x5052;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5054 = x4987 * x65;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5055 = x5053 + x5054;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5056 = x4991 * x66;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5057 = x5055 + x5056;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5058 = x4995 * x67;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5059 = x5057 + x5058;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5060 = x4999 * x51;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5061 = x5059 + x5060;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5062 = x5003 * x68;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5063 = x5061 + x5062;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":83:0)
  auto x5064 = x5033 + x4846;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":83:0)
  auto x5065 = x5063 + x4876;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5066 = x4338 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5067 = x4337 + x5066;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5068 = x4339 * x17;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5069 = x5067 + x5068;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5070 = x4340 * x25;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5071 = x5069 + x5070;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5072 = x4341 * x32;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5073 = x5071 + x5072;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5074 = x4342 * x34;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5075 = x5073 + x5074;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5076 = x4343 * x36;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5077 = x5075 + x5076;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5078 = x4344 * x33;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5079 = x5077 + x5078;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5080 = x4345 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5081 = x5079 + x5080;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5082 = x4346 * x64;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5083 = x5081 + x5082;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5084 = x4347 * x63;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5085 = x5083 + x5084;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5086 = x4348 * x65;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5087 = x5085 + x5086;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5088 = x4349 * x66;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5089 = x5087 + x5088;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5090 = x4350 * x67;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5091 = x5089 + x5090;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5092 = x4351 * x51;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5093 = x5091 + x5092;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5094 = x4352 * x68;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5095 = x5093 + x5094;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5096 = x4354 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5097 = x4353 + x5096;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5098 = x4355 * x17;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5099 = x5097 + x5098;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5100 = x4356 * x25;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5101 = x5099 + x5100;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5102 = x4357 * x32;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5103 = x5101 + x5102;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5104 = x4358 * x34;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5105 = x5103 + x5104;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5106 = x4359 * x36;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5107 = x5105 + x5106;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5108 = x4360 * x33;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5109 = x5107 + x5108;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5110 = x4361 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5111 = x5109 + x5110;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5112 = x4362 * x64;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5113 = x5111 + x5112;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5114 = x4363 * x63;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5115 = x5113 + x5114;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5116 = x4364 * x65;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5117 = x5115 + x5116;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5118 = x4365 * x66;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5119 = x5117 + x5118;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5120 = x4366 * x67;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5121 = x5119 + x5120;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5122 = x4367 * x51;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5123 = x5121 + x5122;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5124 = x4368 * x68;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5125 = x5123 + x5124;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":83:0)
  auto x5126 = x5095 + x5064;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":83:0)
  auto x5127 = x5125 + x5065;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":83:0)
  auto x5128 = x2603 + x5126;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":83:0)
  auto x5129 = x2625 + x5127;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":83:0)
  auto x5130 = x3835 + x5128;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":83:0)
  auto x5131 = x3869 + x5129;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5132 = x4502 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5133 = x4499 + x5132;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5134 = x4505 * x17;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5135 = x5133 + x5134;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5136 = x4508 * x25;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5137 = x5135 + x5136;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5138 = x4511 * x32;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5139 = x5137 + x5138;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5140 = x4514 * x34;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5141 = x5139 + x5140;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5142 = x4517 * x36;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5143 = x5141 + x5142;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5144 = x4520 * x33;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5145 = x5143 + x5144;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5146 = x4523 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5147 = x5145 + x5146;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5148 = x4526 * x64;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5149 = x5147 + x5148;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5150 = x4529 * x63;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5151 = x5149 + x5150;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5152 = x4532 * x65;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5153 = x5151 + x5152;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5154 = x4535 * x66;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5155 = x5153 + x5154;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5156 = x4538 * x67;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5157 = x5155 + x5156;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5158 = x4541 * x51;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5159 = x5157 + x5158;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5160 = x4544 * x68;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5161 = x5159 + x5160;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5162 = x4550 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5163 = x4547 + x5162;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5164 = x4553 * x17;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5165 = x5163 + x5164;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5166 = x4556 * x25;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5167 = x5165 + x5166;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5168 = x4559 * x32;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5169 = x5167 + x5168;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5170 = x4562 * x34;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5171 = x5169 + x5170;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5172 = x4565 * x36;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5173 = x5171 + x5172;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5174 = x4568 * x33;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5175 = x5173 + x5174;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5176 = x4571 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5177 = x5175 + x5176;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5178 = x4574 * x64;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5179 = x5177 + x5178;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5180 = x4577 * x63;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5181 = x5179 + x5180;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5182 = x4580 * x65;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5183 = x5181 + x5182;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5184 = x4583 * x66;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5185 = x5183 + x5184;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5186 = x4586 * x67;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5187 = x5185 + x5186;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5188 = x4589 * x51;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5189 = x5187 + x5188;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5190 = x4592 * x68;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5191 = x5189 + x5190;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5192 = x4123 * x4155;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5193 = x5192 * x4187;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5194 = x0 - x4123;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5195 = x5194 * x4155;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5196 = x5195 * x4187;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5197 = x0 - x4155;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5198 = x4123 * x5197;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5199 = x5198 * x4187;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5200 = x0 - x4187;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5201 = x5192 * x5200;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5202 = x5201 + x5199;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5203 = x5202 + x5196;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5204 = x5203 + x5193;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5205 = x4124 * x4156;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5206 = x5205 * x4188;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5207 = x0 - x4124;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5208 = x5207 * x4156;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5209 = x5208 * x4188;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5210 = x0 - x4156;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5211 = x4124 * x5210;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5212 = x5211 * x4188;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5213 = x0 - x4188;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5214 = x5205 * x5213;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5215 = x5214 + x5212;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5216 = x5215 + x5209;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5217 = x5216 + x5206;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5218 = x4125 * x4157;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5219 = x5218 * x4189;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5220 = x0 - x4125;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5221 = x5220 * x4157;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5222 = x5221 * x4189;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5223 = x0 - x4157;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5224 = x4125 * x5223;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5225 = x5224 * x4189;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5226 = x0 - x4189;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5227 = x5218 * x5226;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5228 = x5227 + x5225;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5229 = x5228 + x5222;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5230 = x5229 + x5219;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5231 = x4126 * x4158;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5232 = x5231 * x4190;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5233 = x0 - x4126;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5234 = x5233 * x4158;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5235 = x5234 * x4190;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5236 = x0 - x4158;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5237 = x4126 * x5236;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5238 = x5237 * x4190;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5239 = x0 - x4190;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5240 = x5231 * x5239;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5241 = x5240 + x5238;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5242 = x5241 + x5235;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5243 = x5242 + x5232;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5244 = x4127 * x4159;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5245 = x5244 * x4191;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5246 = x0 - x4127;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5247 = x5246 * x4159;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5248 = x5247 * x4191;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5249 = x0 - x4159;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5250 = x4127 * x5249;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5251 = x5250 * x4191;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5252 = x0 - x4191;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5253 = x5244 * x5252;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5254 = x5253 + x5251;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5255 = x5254 + x5248;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5256 = x5255 + x5245;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5257 = x4128 * x4160;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5258 = x5257 * x4192;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5259 = x0 - x4128;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5260 = x5259 * x4160;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5261 = x5260 * x4192;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5262 = x0 - x4160;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5263 = x4128 * x5262;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5264 = x5263 * x4192;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5265 = x0 - x4192;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5266 = x5257 * x5265;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5267 = x5266 + x5264;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5268 = x5267 + x5261;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5269 = x5268 + x5258;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5270 = x4129 * x4161;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5271 = x5270 * x4193;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5272 = x0 - x4129;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5273 = x5272 * x4161;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5274 = x5273 * x4193;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5275 = x0 - x4161;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5276 = x4129 * x5275;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5277 = x5276 * x4193;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5278 = x0 - x4193;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5279 = x5270 * x5278;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5280 = x5279 + x5277;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5281 = x5280 + x5274;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5282 = x5281 + x5271;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5283 = x4130 * x4162;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5284 = x5283 * x4194;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5285 = x0 - x4130;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5286 = x5285 * x4162;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5287 = x5286 * x4194;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5288 = x0 - x4162;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5289 = x4130 * x5288;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5290 = x5289 * x4194;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5291 = x0 - x4194;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5292 = x5283 * x5291;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5293 = x5292 + x5290;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5294 = x5293 + x5287;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5295 = x5294 + x5284;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5296 = x4131 * x4163;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5297 = x5296 * x4195;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5298 = x0 - x4131;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5299 = x5298 * x4163;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5300 = x5299 * x4195;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5301 = x0 - x4163;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5302 = x4131 * x5301;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5303 = x5302 * x4195;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5304 = x0 - x4195;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5305 = x5296 * x5304;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5306 = x5305 + x5303;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5307 = x5306 + x5300;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5308 = x5307 + x5297;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5309 = x4132 * x4164;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5310 = x5309 * x4196;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5311 = x0 - x4132;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5312 = x5311 * x4164;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5313 = x5312 * x4196;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5314 = x0 - x4164;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5315 = x4132 * x5314;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5316 = x5315 * x4196;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5317 = x0 - x4196;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5318 = x5309 * x5317;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5319 = x5318 + x5316;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5320 = x5319 + x5313;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5321 = x5320 + x5310;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5322 = x4133 * x4165;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5323 = x5322 * x4197;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5324 = x0 - x4133;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5325 = x5324 * x4165;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5326 = x5325 * x4197;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5327 = x0 - x4165;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5328 = x4133 * x5327;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5329 = x5328 * x4197;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5330 = x0 - x4197;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5331 = x5322 * x5330;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5332 = x5331 + x5329;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5333 = x5332 + x5326;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5334 = x5333 + x5323;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5335 = x4134 * x4166;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5336 = x5335 * x4198;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5337 = x0 - x4134;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5338 = x5337 * x4166;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5339 = x5338 * x4198;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5340 = x0 - x4166;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5341 = x4134 * x5340;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5342 = x5341 * x4198;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5343 = x0 - x4198;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5344 = x5335 * x5343;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5345 = x5344 + x5342;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5346 = x5345 + x5339;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5347 = x5346 + x5336;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5348 = x4135 * x4167;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5349 = x5348 * x4199;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5350 = x0 - x4135;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5351 = x5350 * x4167;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5352 = x5351 * x4199;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5353 = x0 - x4167;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5354 = x4135 * x5353;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5355 = x5354 * x4199;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5356 = x0 - x4199;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5357 = x5348 * x5356;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5358 = x5357 + x5355;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5359 = x5358 + x5352;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5360 = x5359 + x5349;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5361 = x4136 * x4168;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5362 = x5361 * x4200;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5363 = x0 - x4136;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5364 = x5363 * x4168;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5365 = x5364 * x4200;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5366 = x0 - x4168;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5367 = x4136 * x5366;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5368 = x5367 * x4200;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5369 = x0 - x4200;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5370 = x5361 * x5369;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5371 = x5370 + x5368;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5372 = x5371 + x5365;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5373 = x5372 + x5362;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5374 = x4137 * x4169;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5375 = x5374 * x4201;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5376 = x0 - x4137;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5377 = x5376 * x4169;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5378 = x5377 * x4201;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5379 = x0 - x4169;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5380 = x4137 * x5379;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5381 = x5380 * x4201;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5382 = x0 - x4201;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5383 = x5374 * x5382;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5384 = x5383 + x5381;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5385 = x5384 + x5378;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5386 = x5385 + x5375;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5387 = x4138 * x4170;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5388 = x5387 * x4202;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5389 = x0 - x4138;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5390 = x5389 * x4170;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5391 = x5390 * x4202;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5392 = x0 - x4170;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5393 = x4138 * x5392;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5394 = x5393 * x4202;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5395 = x0 - x4202;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5396 = x5387 * x5395;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5397 = x5396 + x5394;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5398 = x5397 + x5391;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5399 = x5398 + x5388;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5400 = x4139 * x4171;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5401 = x5400 * x4203;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5402 = x0 - x4139;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5403 = x5402 * x4171;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5404 = x5403 * x4203;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5405 = x0 - x4171;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5406 = x4139 * x5405;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5407 = x5406 * x4203;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5408 = x0 - x4203;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5409 = x5400 * x5408;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5410 = x5409 + x5407;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5411 = x5410 + x5404;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5412 = x5411 + x5401;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5413 = x4140 * x4172;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5414 = x5413 * x4204;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5415 = x0 - x4140;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5416 = x5415 * x4172;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5417 = x5416 * x4204;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5418 = x0 - x4172;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5419 = x4140 * x5418;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5420 = x5419 * x4204;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5421 = x0 - x4204;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5422 = x5413 * x5421;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5423 = x5422 + x5420;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5424 = x5423 + x5417;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5425 = x5424 + x5414;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5426 = x4141 * x4173;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5427 = x5426 * x4205;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5428 = x0 - x4141;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5429 = x5428 * x4173;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5430 = x5429 * x4205;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5431 = x0 - x4173;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5432 = x4141 * x5431;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5433 = x5432 * x4205;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5434 = x0 - x4205;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5435 = x5426 * x5434;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5436 = x5435 + x5433;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5437 = x5436 + x5430;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5438 = x5437 + x5427;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5439 = x4142 * x4174;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5440 = x5439 * x4206;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5441 = x0 - x4142;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5442 = x5441 * x4174;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5443 = x5442 * x4206;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5444 = x0 - x4174;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5445 = x4142 * x5444;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5446 = x5445 * x4206;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5447 = x0 - x4206;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5448 = x5439 * x5447;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5449 = x5448 + x5446;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5450 = x5449 + x5443;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5451 = x5450 + x5440;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5452 = x4143 * x4175;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5453 = x5452 * x4207;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5454 = x0 - x4143;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5455 = x5454 * x4175;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5456 = x5455 * x4207;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5457 = x0 - x4175;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5458 = x4143 * x5457;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5459 = x5458 * x4207;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5460 = x0 - x4207;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5461 = x5452 * x5460;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5462 = x5461 + x5459;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5463 = x5462 + x5456;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5464 = x5463 + x5453;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5465 = x4144 * x4176;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5466 = x5465 * x4208;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5467 = x0 - x4144;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5468 = x5467 * x4176;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5469 = x5468 * x4208;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5470 = x0 - x4176;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5471 = x4144 * x5470;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5472 = x5471 * x4208;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5473 = x0 - x4208;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5474 = x5465 * x5473;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5475 = x5474 + x5472;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5476 = x5475 + x5469;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5477 = x5476 + x5466;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5478 = x4145 * x4177;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5479 = x5478 * x4209;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5480 = x0 - x4145;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5481 = x5480 * x4177;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5482 = x5481 * x4209;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5483 = x0 - x4177;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5484 = x4145 * x5483;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5485 = x5484 * x4209;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5486 = x0 - x4209;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5487 = x5478 * x5486;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5488 = x5487 + x5485;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5489 = x5488 + x5482;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5490 = x5489 + x5479;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5491 = x4146 * x4178;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5492 = x5491 * x4210;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5493 = x0 - x4146;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5494 = x5493 * x4178;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5495 = x5494 * x4210;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5496 = x0 - x4178;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5497 = x4146 * x5496;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5498 = x5497 * x4210;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5499 = x0 - x4210;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5500 = x5491 * x5499;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5501 = x5500 + x5498;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5502 = x5501 + x5495;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5503 = x5502 + x5492;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5504 = x4147 * x4179;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5505 = x5504 * x4211;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5506 = x0 - x4147;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5507 = x5506 * x4179;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5508 = x5507 * x4211;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5509 = x0 - x4179;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5510 = x4147 * x5509;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5511 = x5510 * x4211;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5512 = x0 - x4211;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5513 = x5504 * x5512;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5514 = x5513 + x5511;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5515 = x5514 + x5508;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5516 = x5515 + x5505;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5517 = x4148 * x4180;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5518 = x5517 * x4212;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5519 = x0 - x4148;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5520 = x5519 * x4180;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5521 = x5520 * x4212;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5522 = x0 - x4180;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5523 = x4148 * x5522;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5524 = x5523 * x4212;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5525 = x0 - x4212;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5526 = x5517 * x5525;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5527 = x5526 + x5524;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5528 = x5527 + x5521;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5529 = x5528 + x5518;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5530 = x4149 * x4181;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5531 = x5530 * x4213;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5532 = x0 - x4149;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5533 = x5532 * x4181;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5534 = x5533 * x4213;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5535 = x0 - x4181;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5536 = x4149 * x5535;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5537 = x5536 * x4213;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5538 = x0 - x4213;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5539 = x5530 * x5538;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5540 = x5539 + x5537;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5541 = x5540 + x5534;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5542 = x5541 + x5531;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5543 = x4150 * x4182;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5544 = x5543 * x4214;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5545 = x0 - x4150;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5546 = x5545 * x4182;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5547 = x5546 * x4214;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5548 = x0 - x4182;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5549 = x4150 * x5548;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5550 = x5549 * x4214;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5551 = x0 - x4214;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5552 = x5543 * x5551;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5553 = x5552 + x5550;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5554 = x5553 + x5547;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5555 = x5554 + x5544;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5556 = x4151 * x4183;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5557 = x5556 * x4215;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5558 = x0 - x4151;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5559 = x5558 * x4183;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5560 = x5559 * x4215;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5561 = x0 - x4183;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5562 = x4151 * x5561;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5563 = x5562 * x4215;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5564 = x0 - x4215;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5565 = x5556 * x5564;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5566 = x5565 + x5563;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5567 = x5566 + x5560;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5568 = x5567 + x5557;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5569 = x4152 * x4184;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5570 = x5569 * x4216;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5571 = x0 - x4152;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5572 = x5571 * x4184;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5573 = x5572 * x4216;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5574 = x0 - x4184;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5575 = x4152 * x5574;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5576 = x5575 * x4216;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5577 = x0 - x4216;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5578 = x5569 * x5577;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5579 = x5578 + x5576;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5580 = x5579 + x5573;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5581 = x5580 + x5570;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5582 = x4153 * x4185;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5583 = x5582 * x4217;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5584 = x0 - x4153;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5585 = x5584 * x4185;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5586 = x5585 * x4217;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5587 = x0 - x4185;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5588 = x4153 * x5587;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5589 = x5588 * x4217;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5590 = x0 - x4217;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5591 = x5582 * x5590;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5592 = x5591 + x5589;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5593 = x5592 + x5586;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5594 = x5593 + x5583;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5595 = x4154 * x4186;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5596 = x5595 * x4218;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5597 = x0 - x4154;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5598 = x5597 * x4186;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5599 = x5598 * x4218;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5600 = x0 - x4186;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5601 = x4154 * x5600;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5602 = x5601 * x4218;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5603 = x0 - x4218;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5604 = x5595 * x5603;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5605 = x5604 + x5602;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":55:0)
  auto x5606 = x5605 + x5599;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":56:0)
  auto x5607 = x5606 + x5596;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5608 = x5217 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5609 = x5204 + x5608;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5610 = x5230 * x17;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5611 = x5609 + x5610;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5612 = x5243 * x25;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5613 = x5611 + x5612;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5614 = x5256 * x32;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5615 = x5613 + x5614;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5616 = x5269 * x34;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5617 = x5615 + x5616;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5618 = x5282 * x36;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5619 = x5617 + x5618;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5620 = x5295 * x33;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5621 = x5619 + x5620;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5622 = x5308 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5623 = x5621 + x5622;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5624 = x5321 * x64;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5625 = x5623 + x5624;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5626 = x5334 * x63;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5627 = x5625 + x5626;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5628 = x5347 * x65;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5629 = x5627 + x5628;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5630 = x5360 * x66;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5631 = x5629 + x5630;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5632 = x5373 * x67;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5633 = x5631 + x5632;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5634 = x5386 * x51;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5635 = x5633 + x5634;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5636 = x5399 * x68;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5637 = x5635 + x5636;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5638 = x5425 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5639 = x5412 + x5638;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5640 = x5438 * x17;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5641 = x5639 + x5640;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5642 = x5451 * x25;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5643 = x5641 + x5642;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5644 = x5464 * x32;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5645 = x5643 + x5644;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5646 = x5477 * x34;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5647 = x5645 + x5646;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5648 = x5490 * x36;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5649 = x5647 + x5648;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5650 = x5503 * x33;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5651 = x5649 + x5650;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5652 = x5516 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5653 = x5651 + x5652;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5654 = x5529 * x64;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5655 = x5653 + x5654;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5656 = x5542 * x63;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5657 = x5655 + x5656;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5658 = x5555 * x65;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5659 = x5657 + x5658;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5660 = x5568 * x66;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5661 = x5659 + x5660;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5662 = x5581 * x67;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5663 = x5661 + x5662;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5664 = x5594 * x51;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5665 = x5663 + x5664;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5666 = x5607 * x68;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5667 = x5665 + x5666;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":83:0)
  auto x5668 = x5637 + x5161;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":83:0)
  auto x5669 = x5667 + x5191;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":83:0)
  auto x5670 = x5130 + x5668;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":83:0)
  auto x5671 = x5131 + x5669;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5672 = x4220 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5673 = x4219 + x5672;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5674 = x4221 * x17;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5675 = x5673 + x5674;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5676 = x4222 * x25;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5677 = x5675 + x5676;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5678 = x4223 * x32;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5679 = x5677 + x5678;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5680 = x4224 * x34;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5681 = x5679 + x5680;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5682 = x4225 * x36;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5683 = x5681 + x5682;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5684 = x4226 * x33;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5685 = x5683 + x5684;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5686 = x4227 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5687 = x5685 + x5686;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5688 = x4228 * x64;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5689 = x5687 + x5688;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5690 = x4229 * x63;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5691 = x5689 + x5690;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5692 = x4230 * x65;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5693 = x5691 + x5692;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5694 = x4231 * x66;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5695 = x5693 + x5694;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5696 = x4232 * x67;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5697 = x5695 + x5696;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5698 = x4233 * x51;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5699 = x5697 + x5698;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5700 = x4234 * x68;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5701 = x5699 + x5700;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5702 = x4236 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5703 = x4235 + x5702;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5704 = x4237 * x17;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5705 = x5703 + x5704;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5706 = x4238 * x25;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5707 = x5705 + x5706;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5708 = x4239 * x32;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5709 = x5707 + x5708;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5710 = x4240 * x34;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5711 = x5709 + x5710;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5712 = x4241 * x36;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5713 = x5711 + x5712;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5714 = x4242 * x33;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5715 = x5713 + x5714;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5716 = x4243 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5717 = x5715 + x5716;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5718 = x4244 * x64;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5719 = x5717 + x5718;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5720 = x4245 * x63;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5721 = x5719 + x5720;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5722 = x4246 * x65;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5723 = x5721 + x5722;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5724 = x4247 * x66;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5725 = x5723 + x5724;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5726 = x4248 * x67;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5727 = x5725 + x5726;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5728 = x4249 * x51;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5729 = x5727 + x5728;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5730 = x4250 * x68;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x5731 = x5729 + x5730;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":83:0)
  auto x5732 = x5130 + x5701;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":83:0)
  auto x5733 = x5131 + x5731;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":489:0)
  auto x5734 = x2855 - x5670;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":489:0)
  FpExt x5735 = x4122 + x5734 * poly_mix[54];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":490:0)
  auto x5736 = x2871 - x5732;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":490:0)
  FpExt x5737 = x5735 + x5736 * poly_mix[55];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":489:0)
  auto x5738 = x2863 - x5671;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":489:0)
  FpExt x5739 = x5737 + x5738 * poly_mix[56];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":490:0)
  auto x5740 = x2879 - x5733;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":490:0)
  FpExt x5741 = x5739 + x5740 * poly_mix[57];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":111:0)
  auto x5742 = x2855 - x3907;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":111:0)
  auto x5743 = x5742 * x69;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":123:0)
  auto x5744 = x5743 - x3137;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":123:0)
  auto x5745 = x5744 * x19;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":124:0)
  auto x5746 = x0 - x5745;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":124:0)
  auto x5747 = x5745 * x5746;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":124:0)
  FpExt x5748 = x5741 + x5747 * poly_mix[58];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":125:0)
  auto x5749 = x2863 + x5743;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":111:0)
  auto x5750 = x5749 - x3945;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":111:0)
  auto x5751 = x5750 * x69;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":127:0)
  auto x5752 = x5751 - x3165;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":127:0)
  auto x5753 = x5752 * x19;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":128:0)
  auto x5754 = x0 - x5753;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":128:0)
  auto x5755 = x5753 * x5754;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":128:0)
  FpExt x5756 = x5748 + x5755 * poly_mix[59];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":111:0)
  auto x5757 = x2871 - x3986;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":111:0)
  auto x5758 = x5757 * x69;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":123:0)
  auto x5759 = x5758 - x1155;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":123:0)
  auto x5760 = x5759 * x19;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":124:0)
  auto x5761 = x0 - x5760;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":124:0)
  auto x5762 = x5760 * x5761;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":124:0)
  FpExt x5763 = x5756 + x5762 * poly_mix[60];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":125:0)
  auto x5764 = x2879 + x5758;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":111:0)
  auto x5765 = x5764 - x4028;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":111:0)
  auto x5766 = x5765 * x69;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":127:0)
  auto x5767 = x5766 - x1160;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":127:0)
  auto x5768 = x5767 * x19;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":128:0)
  auto x5769 = x0 - x5768;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":128:0)
  auto x5770 = x5768 * x5769;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":128:0)
  FpExt x5771 = x5763 + x5770 * poly_mix[61];
  // loc("./zirgen/components/mux.h":49:0)
  FpExt x5772 = x4036 + x3632 * x5771 * poly_mix[174];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":344:0)
  auto x5773 = x1453 - x72;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":344:0)
  FpExt x5774 = x3592 + x5773 * poly_mix[1];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":345:0)
  FpExt x5775 = x5774 + x3771 * poly_mix[2];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":342:0)
  FpExt x5776 = x81 + x774 * x5775 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":347:0)
  auto x5777 = x0 - x774;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":349:0)
  auto x5778 = x1453 - x18;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":349:0)
  FpExt x5779 = x4045 + x5778 * poly_mix[1];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":350:0)
  auto x5780 = x3770 - x0;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":350:0)
  auto x5781 = x2285 - x5780;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":350:0)
  FpExt x5782 = x5779 + x5781 * poly_mix[2];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":347:0)
  FpExt x5783 = x5776 + x5777 * x5782 * poly_mix[3];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":340:0)
  FpExt x5784 = x81 + x4043 * x5783 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":357:0)
  FpExt x5785 = x3604 + x3771 * poly_mix[2];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":353:0)
  FpExt x5786 = x5784 + x4048 * x5785 * poly_mix[6];
  // loc("zirgen/components/iszero.cpp":16:0)
  FpExt x5787 = x5786 + x2279 * x3606 * poly_mix[9];
  // loc("zirgen/components/iszero.cpp":18:0)
  FpExt x5788 = x5787 + x3608 * x3611 * poly_mix[10];
  // loc("./zirgen/components/bits.h":27:0)
  FpExt x5789 = x81 + x2276 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":366:0)
  FpExt x5790 = x81 + x4053 * x5789 * poly_mix[0];
  // loc("./zirgen/components/bits.h":27:0)
  auto x5791 = x2276 - x0;
  // loc("./zirgen/components/bits.h":27:0)
  FpExt x5792 = x81 + x5791 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":367:0)
  FpExt x5793 = x5790 + x2273 * x5792 * poly_mix[1];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":365:0)
  FpExt x5794 = x5788 + x2279 * x5793 * poly_mix[11];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":369:0)
  FpExt x5795 = x5794 + x3608 * x5789 * poly_mix[13];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":371:0)
  FpExt x5796 = x5795 + x3764 * poly_mix[14];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":372:0)
  FpExt x5797 = x5796 + x3762 * poly_mix[15];
  // loc("./zirgen/components/bits.h":27:0)
  FpExt x5798 = x5797 + x3774 * poly_mix[16];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":374:0)
  FpExt x5799 = x5798 + x3777 * poly_mix[17];
  // loc("zirgen/components/iszero.cpp":16:0)
  FpExt x5800 = x5799 + x2267 * x3799 * poly_mix[18];
  // loc("zirgen/components/iszero.cpp":18:0)
  FpExt x5801 = x5800 + x3801 * x3804 * poly_mix[19];
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x5802 = x5801 + x745 * poly_mix[20];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":22:0)
  FpExt x5803 = x5802 + x716 * poly_mix[21];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":23:0)
  FpExt x5804 = x5803 + x719 * poly_mix[22];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":384:0)
  auto x5805 = x73 - x1453;
  // loc("zirgen/components/ram.cpp":168:0)
  auto x5806 = x465 - x5805;
  // loc("zirgen/components/ram.cpp":168:0)
  FpExt x5807 = x81 + x5806 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":169:0)
  FpExt x5808 = x5807 + x1215 * poly_mix[1];
  // loc("zirgen/components/ram.cpp":170:0)
  FpExt x5809 = x5808 + x1217 * poly_mix[2];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x5810 = x5809 + x471 * poly_mix[3];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x5811 = x5810 + x473 * poly_mix[4];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x5812 = x5811 + x1221 * poly_mix[5];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x5813 = x5812 + x1223 * poly_mix[6];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":383:0)
  FpExt x5814 = x5804 + x4053 * x5813 * poly_mix[23];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Twit/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5815 = args[2][79 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Twit/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5816 = args[2][80 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Twit/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5817 = args[2][81 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Twit/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5818 = args[2][82 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Twit/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5819 = args[2][83 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Twit/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5820 = args[2][84 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Twit/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5821 = args[2][85 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Twit/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5822 = args[2][86 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Twit/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5823 = args[2][87 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Twit/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5824 = args[2][88 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5825 = args[2][12 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5826 = args[2][13 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5827 = args[2][14 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5828 = args[2][15 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5829 = args[2][16 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5830 = args[2][17 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5831 = args[2][18 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5832 = args[2][19 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5833 = args[2][20 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5834 = args[2][21 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5835 = args[2][22 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5836 = args[2][23 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5837 = args[2][24 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5838 = args[2][25 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5839 = args[2][26 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5840 = args[2][27 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5841 = args[2][28 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5842 = args[2][29 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5843 = args[2][30 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5844 = args[2][31 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5845 = args[2][32 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5846 = args[2][33 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Twit/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5847 = args[2][79 * steps + ((cycle - kInvRate * 7) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Twit/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5848 = args[2][80 * steps + ((cycle - kInvRate * 7) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Twit/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5849 = args[2][81 * steps + ((cycle - kInvRate * 7) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Twit/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5850 = args[2][82 * steps + ((cycle - kInvRate * 7) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Twit/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5851 = args[2][83 * steps + ((cycle - kInvRate * 7) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Twit/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5852 = args[2][84 * steps + ((cycle - kInvRate * 7) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Twit/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5853 = args[2][85 * steps + ((cycle - kInvRate * 7) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Twit/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5854 = args[2][86 * steps + ((cycle - kInvRate * 7) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Twit/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5855 = args[2][87 * steps + ((cycle - kInvRate * 7) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Twit/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5856 = args[2][88 * steps + ((cycle - kInvRate * 7) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5857 = args[2][12 * steps + ((cycle - kInvRate * 7) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5858 = args[2][13 * steps + ((cycle - kInvRate * 7) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5859 = args[2][14 * steps + ((cycle - kInvRate * 7) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5860 = args[2][15 * steps + ((cycle - kInvRate * 7) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5861 = args[2][16 * steps + ((cycle - kInvRate * 7) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5862 = args[2][17 * steps + ((cycle - kInvRate * 7) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5863 = args[2][18 * steps + ((cycle - kInvRate * 7) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5864 = args[2][19 * steps + ((cycle - kInvRate * 7) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5865 = args[2][20 * steps + ((cycle - kInvRate * 7) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5866 = args[2][21 * steps + ((cycle - kInvRate * 7) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5867 = args[2][22 * steps + ((cycle - kInvRate * 7) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5868 = args[2][23 * steps + ((cycle - kInvRate * 7) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5869 = args[2][24 * steps + ((cycle - kInvRate * 7) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5870 = args[2][25 * steps + ((cycle - kInvRate * 7) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5871 = args[2][26 * steps + ((cycle - kInvRate * 7) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5872 = args[2][27 * steps + ((cycle - kInvRate * 7) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5873 = args[2][28 * steps + ((cycle - kInvRate * 7) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5874 = args[2][29 * steps + ((cycle - kInvRate * 7) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5875 = args[2][30 * steps + ((cycle - kInvRate * 7) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5876 = args[2][31 * steps + ((cycle - kInvRate * 7) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5877 = args[2][32 * steps + ((cycle - kInvRate * 7) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5878 = args[2][33 * steps + ((cycle - kInvRate * 7) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Twit/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5879 = args[2][79 * steps + ((cycle - kInvRate * 15) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Twit/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5880 = args[2][80 * steps + ((cycle - kInvRate * 15) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Twit/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5881 = args[2][81 * steps + ((cycle - kInvRate * 15) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Twit/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5882 = args[2][82 * steps + ((cycle - kInvRate * 15) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Twit/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5883 = args[2][83 * steps + ((cycle - kInvRate * 15) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Twit/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5884 = args[2][84 * steps + ((cycle - kInvRate * 15) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Twit/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5885 = args[2][85 * steps + ((cycle - kInvRate * 15) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Twit/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5886 = args[2][86 * steps + ((cycle - kInvRate * 15) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Twit/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5887 = args[2][87 * steps + ((cycle - kInvRate * 15) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Twit/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5888 = args[2][88 * steps + ((cycle - kInvRate * 15) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5889 = args[2][12 * steps + ((cycle - kInvRate * 15) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5890 = args[2][13 * steps + ((cycle - kInvRate * 15) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5891 = args[2][14 * steps + ((cycle - kInvRate * 15) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5892 = args[2][15 * steps + ((cycle - kInvRate * 15) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5893 = args[2][16 * steps + ((cycle - kInvRate * 15) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5894 = args[2][17 * steps + ((cycle - kInvRate * 15) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5895 = args[2][18 * steps + ((cycle - kInvRate * 15) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5896 = args[2][19 * steps + ((cycle - kInvRate * 15) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5897 = args[2][20 * steps + ((cycle - kInvRate * 15) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5898 = args[2][21 * steps + ((cycle - kInvRate * 15) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5899 = args[2][22 * steps + ((cycle - kInvRate * 15) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5900 = args[2][23 * steps + ((cycle - kInvRate * 15) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5901 = args[2][24 * steps + ((cycle - kInvRate * 15) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5902 = args[2][25 * steps + ((cycle - kInvRate * 15) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5903 = args[2][26 * steps + ((cycle - kInvRate * 15) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5904 = args[2][27 * steps + ((cycle - kInvRate * 15) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5905 = args[2][28 * steps + ((cycle - kInvRate * 15) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5906 = args[2][29 * steps + ((cycle - kInvRate * 15) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5907 = args[2][30 * steps + ((cycle - kInvRate * 15) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5908 = args[2][31 * steps + ((cycle - kInvRate * 15) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5909 = args[2][32 * steps + ((cycle - kInvRate * 15) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5910 = args[2][33 * steps + ((cycle - kInvRate * 15) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Twit/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5911 = args[2][79 * steps + ((cycle - kInvRate * 16) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Twit/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5912 = args[2][80 * steps + ((cycle - kInvRate * 16) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Twit/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5913 = args[2][81 * steps + ((cycle - kInvRate * 16) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Twit/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5914 = args[2][82 * steps + ((cycle - kInvRate * 16) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Twit/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5915 = args[2][83 * steps + ((cycle - kInvRate * 16) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Twit/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5916 = args[2][84 * steps + ((cycle - kInvRate * 16) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Twit/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5917 = args[2][85 * steps + ((cycle - kInvRate * 16) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Twit/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5918 = args[2][86 * steps + ((cycle - kInvRate * 16) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Twit/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5919 = args[2][87 * steps + ((cycle - kInvRate * 16) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Twit/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5920 = args[2][88 * steps + ((cycle - kInvRate * 16) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5921 = args[2][12 * steps + ((cycle - kInvRate * 16) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5922 = args[2][13 * steps + ((cycle - kInvRate * 16) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5923 = args[2][14 * steps + ((cycle - kInvRate * 16) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5924 = args[2][15 * steps + ((cycle - kInvRate * 16) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5925 = args[2][16 * steps + ((cycle - kInvRate * 16) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5926 = args[2][17 * steps + ((cycle - kInvRate * 16) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5927 = args[2][18 * steps + ((cycle - kInvRate * 16) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5928 = args[2][19 * steps + ((cycle - kInvRate * 16) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5929 = args[2][20 * steps + ((cycle - kInvRate * 16) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5930 = args[2][21 * steps + ((cycle - kInvRate * 16) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5931 = args[2][22 * steps + ((cycle - kInvRate * 16) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5932 = args[2][23 * steps + ((cycle - kInvRate * 16) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5933 = args[2][24 * steps + ((cycle - kInvRate * 16) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5934 = args[2][25 * steps + ((cycle - kInvRate * 16) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5935 = args[2][26 * steps + ((cycle - kInvRate * 16) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5936 = args[2][27 * steps + ((cycle - kInvRate * 16) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5937 = args[2][28 * steps + ((cycle - kInvRate * 16) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5938 = args[2][29 * steps + ((cycle - kInvRate * 16) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5939 = args[2][30 * steps + ((cycle - kInvRate * 16) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5940 = args[2][31 * steps + ((cycle - kInvRate * 16) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5941 = args[2][32 * steps + ((cycle - kInvRate * 16) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x5942 = args[2][33 * steps + ((cycle - kInvRate * 16) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x5943 = x5897 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x5944 = x5943 * x5882;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x5945 = x5897 + x5882;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x5946 = x5945 - x5944;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x5947 = x5898 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x5948 = x5947 * x5883;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x5949 = x5898 + x5883;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x5950 = x5949 - x5948;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x5951 = x5899 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x5952 = x5951 * x5884;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x5953 = x5899 + x5884;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x5954 = x5953 - x5952;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x5955 = x5900 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x5956 = x5955 * x5885;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x5957 = x5900 + x5885;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x5958 = x5957 - x5956;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x5959 = x5901 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x5960 = x5959 * x5886;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x5961 = x5901 + x5886;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x5962 = x5961 - x5960;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x5963 = x5902 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x5964 = x5963 * x5887;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x5965 = x5902 + x5887;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x5966 = x5965 - x5964;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x5967 = x5903 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x5968 = x5967 * x5888;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x5969 = x5903 + x5888;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x5970 = x5969 - x5968;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x5971 = x5904 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x5972 = x5971 * x5889;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x5973 = x5904 + x5889;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x5974 = x5973 - x5972;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x5975 = x5905 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x5976 = x5975 * x5890;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x5977 = x5905 + x5890;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x5978 = x5977 - x5976;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x5979 = x5906 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x5980 = x5979 * x5891;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x5981 = x5906 + x5891;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x5982 = x5981 - x5980;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x5983 = x5907 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x5984 = x5983 * x5892;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x5985 = x5907 + x5892;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x5986 = x5985 - x5984;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x5987 = x5908 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x5988 = x5987 * x5893;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x5989 = x5908 + x5893;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x5990 = x5989 - x5988;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x5991 = x5909 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x5992 = x5991 * x5894;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x5993 = x5909 + x5894;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x5994 = x5993 - x5992;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x5995 = x5910 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x5996 = x5995 * x5895;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x5997 = x5910 + x5895;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x5998 = x5997 - x5996;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x5999 = x5879 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6000 = x5999 * x5896;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6001 = x5879 + x5896;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6002 = x6001 - x6000;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6003 = x5880 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6004 = x6003 * x5897;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6005 = x5880 + x5897;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6006 = x6005 - x6004;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6007 = x5881 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6008 = x6007 * x5898;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6009 = x5881 + x5898;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6010 = x6009 - x6008;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6011 = x5882 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6012 = x6011 * x5899;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6013 = x5882 + x5899;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6014 = x6013 - x6012;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6015 = x5883 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6016 = x6015 * x5900;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6017 = x5883 + x5900;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6018 = x6017 - x6016;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6019 = x5884 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6020 = x6019 * x5901;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6021 = x5884 + x5901;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6022 = x6021 - x6020;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6023 = x5885 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6024 = x6023 * x5902;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6025 = x5885 + x5902;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6026 = x6025 - x6024;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6027 = x5886 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6028 = x6027 * x5903;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6029 = x5886 + x5903;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6030 = x6029 - x6028;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6031 = x5887 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6032 = x6031 * x5904;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6033 = x5887 + x5904;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6034 = x6033 - x6032;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6035 = x5888 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6036 = x6035 * x5905;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6037 = x5888 + x5905;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6038 = x6037 - x6036;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6039 = x5889 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6040 = x6039 * x5906;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6041 = x5889 + x5906;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6042 = x6041 - x6040;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6043 = x5890 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6044 = x6043 * x5907;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6045 = x5890 + x5907;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6046 = x6045 - x6044;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6047 = x5891 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6048 = x6047 * x5908;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6049 = x5891 + x5908;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6050 = x6049 - x6048;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6051 = x5892 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6052 = x6051 * x5909;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6053 = x5892 + x5909;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6054 = x6053 - x6052;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6055 = x5893 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6056 = x6055 * x5910;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6057 = x5893 + x5910;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6058 = x6057 - x6056;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6059 = x6027 * x5946;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6060 = x5886 + x5946;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6061 = x6060 - x6059;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6062 = x6031 * x5950;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6063 = x5887 + x5950;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6064 = x6063 - x6062;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6065 = x6035 * x5954;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6066 = x5888 + x5954;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6067 = x6066 - x6065;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6068 = x6039 * x5958;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6069 = x5889 + x5958;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6070 = x6069 - x6068;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6071 = x6043 * x5962;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6072 = x5890 + x5962;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6073 = x6072 - x6071;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6074 = x6047 * x5966;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6075 = x5891 + x5966;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6076 = x6075 - x6074;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6077 = x6051 * x5970;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6078 = x5892 + x5970;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6079 = x6078 - x6077;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6080 = x6055 * x5974;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6081 = x5893 + x5974;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6082 = x6081 - x6080;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6083 = x5894 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6084 = x6083 * x5978;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6085 = x5894 + x5978;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6086 = x6085 - x6084;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6087 = x5895 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6088 = x6087 * x5982;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6089 = x5895 + x5982;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6090 = x6089 - x6088;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6091 = x5896 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6092 = x6091 * x5986;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6093 = x5896 + x5986;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6094 = x6093 - x6092;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6095 = x5943 * x5990;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6096 = x5897 + x5990;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6097 = x6096 - x6095;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6098 = x5947 * x5994;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6099 = x5898 + x5994;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6100 = x6099 - x6098;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6101 = x5951 * x5998;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6102 = x5899 + x5998;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6103 = x6102 - x6101;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6104 = x5955 * x6002;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6105 = x5900 + x6002;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6106 = x6105 - x6104;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6107 = x5959 * x6006;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6108 = x5901 + x6006;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6109 = x6108 - x6107;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6110 = x5963 * x6010;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6111 = x5902 + x6010;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6112 = x6111 - x6110;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6113 = x5967 * x6014;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6114 = x5903 + x6014;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6115 = x6114 - x6113;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6116 = x5971 * x6018;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6117 = x5904 + x6018;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6118 = x6117 - x6116;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6119 = x5975 * x6022;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6120 = x5905 + x6022;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6121 = x6120 - x6119;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6122 = x5979 * x6026;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6123 = x5906 + x6026;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6124 = x6123 - x6122;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6125 = x5983 * x6030;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6126 = x5907 + x6030;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6127 = x6126 - x6125;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6128 = x5987 * x6034;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6129 = x5908 + x6034;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6130 = x6129 - x6128;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6131 = x5991 * x6038;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6132 = x5909 + x6038;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6133 = x6132 - x6131;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6134 = x5995 * x6042;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6135 = x5910 + x6042;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6136 = x6135 - x6134;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6137 = x5999 * x6046;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6138 = x5879 + x6046;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6139 = x6138 - x6137;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6140 = x6003 * x6050;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6141 = x5880 + x6050;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6142 = x6141 - x6140;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6143 = x6007 * x6054;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6144 = x5881 + x6054;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6145 = x6144 - x6143;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6146 = x6011 * x6058;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6147 = x5882 + x6058;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6148 = x6147 - x6146;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6149 = x6015 * x5894;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6150 = x5883 + x5894;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6151 = x6150 - x6149;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6152 = x6019 * x5895;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6153 = x5884 + x5895;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6154 = x6153 - x6152;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6155 = x6023 * x5896;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6156 = x5885 + x5896;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6157 = x6156 - x6155;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6158 = x5834 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6159 = x6158 * x5825;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6160 = x5834 + x5825;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6161 = x6160 - x6159;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6162 = x5835 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6163 = x6162 * x5826;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6164 = x5835 + x5826;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6165 = x6164 - x6163;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6166 = x5836 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6167 = x6166 * x5827;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6168 = x5836 + x5827;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6169 = x6168 - x6167;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6170 = x5837 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6171 = x6170 * x5828;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6172 = x5837 + x5828;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6173 = x6172 - x6171;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6174 = x5838 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6175 = x6174 * x5829;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6176 = x5838 + x5829;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6177 = x6176 - x6175;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6178 = x5839 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6179 = x6178 * x5830;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6180 = x5839 + x5830;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6181 = x6180 - x6179;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6182 = x5840 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6183 = x6182 * x5831;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6184 = x5840 + x5831;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6185 = x6184 - x6183;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6186 = x5841 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6187 = x6186 * x5832;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6188 = x5841 + x5832;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6189 = x6188 - x6187;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6190 = x5842 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6191 = x6190 * x5833;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6192 = x5842 + x5833;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6193 = x6192 - x6191;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6194 = x5843 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6195 = x6194 * x5834;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6196 = x5843 + x5834;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6197 = x6196 - x6195;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6198 = x5844 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6199 = x6198 * x5835;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6200 = x5844 + x5835;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6201 = x6200 - x6199;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6202 = x5845 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6203 = x6202 * x5836;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6204 = x5845 + x5836;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6205 = x6204 - x6203;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6206 = x5846 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6207 = x6206 * x5837;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6208 = x5846 + x5837;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6209 = x6208 - x6207;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6210 = x5815 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6211 = x6210 * x5838;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6212 = x5815 + x5838;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6213 = x6212 - x6211;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6214 = x5816 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6215 = x6214 * x5839;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6216 = x5816 + x5839;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6217 = x6216 - x6215;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6218 = x5817 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6219 = x6218 * x5840;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6220 = x5817 + x5840;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6221 = x6220 - x6219;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6222 = x5818 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6223 = x6222 * x5841;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6224 = x5818 + x5841;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6225 = x6224 - x6223;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6226 = x5819 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6227 = x6226 * x5842;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6228 = x5819 + x5842;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6229 = x6228 - x6227;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6230 = x5820 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6231 = x6230 * x5843;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6232 = x5820 + x5843;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6233 = x6232 - x6231;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6234 = x5821 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6235 = x6234 * x5844;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6236 = x5821 + x5844;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6237 = x6236 - x6235;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6238 = x5822 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6239 = x6238 * x5845;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6240 = x5822 + x5845;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6241 = x6240 - x6239;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6242 = x5823 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6243 = x6242 * x5846;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6244 = x5823 + x5846;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6245 = x6244 - x6243;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6246 = x5832 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6247 = x6246 * x6161;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6248 = x5832 + x6161;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6249 = x6248 - x6247;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6250 = x5833 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6251 = x6250 * x6165;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6252 = x5833 + x6165;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6253 = x6252 - x6251;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6254 = x6158 * x6169;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6255 = x5834 + x6169;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6256 = x6255 - x6254;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6257 = x6162 * x6173;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6258 = x5835 + x6173;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6259 = x6258 - x6257;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6260 = x6166 * x6177;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6261 = x5836 + x6177;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6262 = x6261 - x6260;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6263 = x6170 * x6181;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6264 = x5837 + x6181;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6265 = x6264 - x6263;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6266 = x6174 * x6185;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6267 = x5838 + x6185;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6268 = x6267 - x6266;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6269 = x6178 * x6189;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6270 = x5839 + x6189;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6271 = x6270 - x6269;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6272 = x6182 * x6193;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6273 = x5840 + x6193;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6274 = x6273 - x6272;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6275 = x6186 * x6197;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6276 = x5841 + x6197;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6277 = x6276 - x6275;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6278 = x6190 * x6201;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6279 = x5842 + x6201;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6280 = x6279 - x6278;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6281 = x6194 * x6205;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6282 = x5843 + x6205;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6283 = x6282 - x6281;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6284 = x6198 * x6209;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6285 = x5844 + x6209;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6286 = x6285 - x6284;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6287 = x6202 * x6213;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6288 = x5845 + x6213;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6289 = x6288 - x6287;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6290 = x6206 * x6217;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6291 = x5846 + x6217;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6292 = x6291 - x6290;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6293 = x6210 * x6221;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6294 = x5815 + x6221;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6295 = x6294 - x6293;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6296 = x6214 * x6225;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6297 = x5816 + x6225;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6298 = x6297 - x6296;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6299 = x6218 * x6229;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6300 = x5817 + x6229;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6301 = x6300 - x6299;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6302 = x6222 * x6233;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6303 = x5818 + x6233;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6304 = x6303 - x6302;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6305 = x6226 * x6237;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6306 = x5819 + x6237;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6307 = x6306 - x6305;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6308 = x6230 * x6241;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6309 = x5820 + x6241;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6310 = x6309 - x6308;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6311 = x6234 * x6245;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6312 = x5821 + x6245;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6313 = x6312 - x6311;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6314 = x6238 * x5824;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6315 = x5822 + x5824;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6316 = x6315 - x6314;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6317 = x6242 * x5825;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6318 = x5823 + x5825;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6319 = x6318 - x6317;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6320 = x5824 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6321 = x6320 * x5826;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6322 = x5824 + x5826;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6323 = x6322 - x6321;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6324 = x5825 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6325 = x6324 * x5827;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6326 = x5825 + x5827;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6327 = x6326 - x6325;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6328 = x5826 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6329 = x6328 * x5828;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6330 = x5826 + x5828;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6331 = x6330 - x6329;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6332 = x5827 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6333 = x6332 * x5829;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6334 = x5827 + x5829;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6335 = x6334 - x6333;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6336 = x5828 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6337 = x6336 * x5830;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6338 = x5828 + x5830;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6339 = x6338 - x6337;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6340 = x5829 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6341 = x6340 * x5831;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6342 = x5829 + x5831;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6343 = x6342 - x6341;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6344 = x5830 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6345 = x6344 * x5832;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6346 = x5830 + x5832;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6347 = x6346 - x6345;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6348 = x5831 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6349 = x6348 * x5833;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6350 = x5831 + x5833;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":47:0)
  auto x6351 = x6350 - x6349;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6352 = x6253 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6353 = x6249 + x6352;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6354 = x6256 * x17;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6355 = x6353 + x6354;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6356 = x6259 * x25;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6357 = x6355 + x6356;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6358 = x6262 * x32;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6359 = x6357 + x6358;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6360 = x6265 * x34;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6361 = x6359 + x6360;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6362 = x6268 * x36;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6363 = x6361 + x6362;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6364 = x6271 * x33;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6365 = x6363 + x6364;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6366 = x6274 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6367 = x6365 + x6366;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6368 = x6277 * x64;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6369 = x6367 + x6368;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6370 = x6280 * x63;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6371 = x6369 + x6370;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6372 = x6283 * x65;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6373 = x6371 + x6372;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6374 = x6286 * x66;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6375 = x6373 + x6374;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6376 = x6289 * x67;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6377 = x6375 + x6376;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6378 = x6292 * x51;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6379 = x6377 + x6378;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6380 = x6295 * x68;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6381 = x6379 + x6380;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6382 = x6301 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6383 = x6298 + x6382;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6384 = x6304 * x17;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6385 = x6383 + x6384;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6386 = x6307 * x25;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6387 = x6385 + x6386;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6388 = x6310 * x32;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6389 = x6387 + x6388;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6390 = x6313 * x34;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6391 = x6389 + x6390;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6392 = x6316 * x36;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6393 = x6391 + x6392;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6394 = x6319 * x33;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6395 = x6393 + x6394;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6396 = x6323 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6397 = x6395 + x6396;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6398 = x6327 * x64;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6399 = x6397 + x6398;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6400 = x6331 * x63;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6401 = x6399 + x6400;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6402 = x6335 * x65;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6403 = x6401 + x6402;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6404 = x6339 * x66;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6405 = x6403 + x6404;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6406 = x6343 * x67;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6407 = x6405 + x6406;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6408 = x6347 * x51;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6409 = x6407 + x6408;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6410 = x6351 * x68;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6411 = x6409 + x6410;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6412 = x5848 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6413 = x5847 + x6412;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6414 = x5849 * x17;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6415 = x6413 + x6414;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6416 = x5850 * x25;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6417 = x6415 + x6416;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6418 = x5851 * x32;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6419 = x6417 + x6418;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6420 = x5852 * x34;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6421 = x6419 + x6420;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6422 = x5853 * x36;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6423 = x6421 + x6422;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6424 = x5854 * x33;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6425 = x6423 + x6424;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6426 = x5855 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6427 = x6425 + x6426;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6428 = x5856 * x64;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6429 = x6427 + x6428;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6430 = x5857 * x63;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6431 = x6429 + x6430;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6432 = x5858 * x65;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6433 = x6431 + x6432;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6434 = x5859 * x66;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6435 = x6433 + x6434;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6436 = x5860 * x67;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6437 = x6435 + x6436;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6438 = x5861 * x51;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6439 = x6437 + x6438;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6440 = x5862 * x68;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6441 = x6439 + x6440;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6442 = x5864 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6443 = x5863 + x6442;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6444 = x5865 * x17;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6445 = x6443 + x6444;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6446 = x5866 * x25;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6447 = x6445 + x6446;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6448 = x5867 * x32;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6449 = x6447 + x6448;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6450 = x5868 * x34;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6451 = x6449 + x6450;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6452 = x5869 * x36;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6453 = x6451 + x6452;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6454 = x5870 * x33;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6455 = x6453 + x6454;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6456 = x5871 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6457 = x6455 + x6456;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6458 = x5872 * x64;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6459 = x6457 + x6458;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6460 = x5873 * x63;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6461 = x6459 + x6460;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6462 = x5874 * x65;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6463 = x6461 + x6462;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6464 = x5875 * x66;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6465 = x6463 + x6464;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6466 = x5876 * x67;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6467 = x6465 + x6466;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6468 = x5877 * x51;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6469 = x6467 + x6468;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6470 = x5878 * x68;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6471 = x6469 + x6470;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":83:0)
  auto x6472 = x6441 + x6381;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":83:0)
  auto x6473 = x6471 + x6411;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6474 = x6064 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6475 = x6061 + x6474;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6476 = x6067 * x17;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6477 = x6475 + x6476;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6478 = x6070 * x25;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6479 = x6477 + x6478;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6480 = x6073 * x32;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6481 = x6479 + x6480;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6482 = x6076 * x34;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6483 = x6481 + x6482;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6484 = x6079 * x36;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6485 = x6483 + x6484;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6486 = x6082 * x33;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6487 = x6485 + x6486;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6488 = x6086 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6489 = x6487 + x6488;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6490 = x6090 * x64;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6491 = x6489 + x6490;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6492 = x6094 * x63;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6493 = x6491 + x6492;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6494 = x6097 * x65;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6495 = x6493 + x6494;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6496 = x6100 * x66;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6497 = x6495 + x6496;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6498 = x6103 * x67;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6499 = x6497 + x6498;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6500 = x6106 * x51;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6501 = x6499 + x6500;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6502 = x6109 * x68;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6503 = x6501 + x6502;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6504 = x6115 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6505 = x6112 + x6504;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6506 = x6118 * x17;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6507 = x6505 + x6506;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6508 = x6121 * x25;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6509 = x6507 + x6508;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6510 = x6124 * x32;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6511 = x6509 + x6510;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6512 = x6127 * x34;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6513 = x6511 + x6512;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6514 = x6130 * x36;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6515 = x6513 + x6514;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6516 = x6133 * x33;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6517 = x6515 + x6516;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6518 = x6136 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6519 = x6517 + x6518;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6520 = x6139 * x64;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6521 = x6519 + x6520;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6522 = x6142 * x63;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6523 = x6521 + x6522;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6524 = x6145 * x65;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6525 = x6523 + x6524;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6526 = x6148 * x66;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6527 = x6525 + x6526;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6528 = x6151 * x67;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6529 = x6527 + x6528;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6530 = x6154 * x51;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6531 = x6529 + x6530;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6532 = x6157 * x68;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6533 = x6531 + x6532;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":83:0)
  auto x6534 = x6503 + x6472;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":83:0)
  auto x6535 = x6533 + x6473;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6536 = x5912 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6537 = x5911 + x6536;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6538 = x5913 * x17;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6539 = x6537 + x6538;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6540 = x5914 * x25;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6541 = x6539 + x6540;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6542 = x5915 * x32;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6543 = x6541 + x6542;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6544 = x5916 * x34;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6545 = x6543 + x6544;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6546 = x5917 * x36;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6547 = x6545 + x6546;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6548 = x5918 * x33;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6549 = x6547 + x6548;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6550 = x5919 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6551 = x6549 + x6550;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6552 = x5920 * x64;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6553 = x6551 + x6552;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6554 = x5921 * x63;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6555 = x6553 + x6554;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6556 = x5922 * x65;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6557 = x6555 + x6556;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6558 = x5923 * x66;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6559 = x6557 + x6558;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6560 = x5924 * x67;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6561 = x6559 + x6560;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6562 = x5925 * x51;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6563 = x6561 + x6562;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6564 = x5926 * x68;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6565 = x6563 + x6564;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6566 = x5928 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6567 = x5927 + x6566;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6568 = x5929 * x17;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6569 = x6567 + x6568;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6570 = x5930 * x25;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6571 = x6569 + x6570;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6572 = x5931 * x32;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6573 = x6571 + x6572;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6574 = x5932 * x34;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6575 = x6573 + x6574;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6576 = x5933 * x36;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6577 = x6575 + x6576;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6578 = x5934 * x33;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6579 = x6577 + x6578;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6580 = x5935 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6581 = x6579 + x6580;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6582 = x5936 * x64;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6583 = x6581 + x6582;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6584 = x5937 * x63;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6585 = x6583 + x6584;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6586 = x5938 * x65;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6587 = x6585 + x6586;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6588 = x5939 * x66;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6589 = x6587 + x6588;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6590 = x5940 * x67;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6591 = x6589 + x6590;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6592 = x5941 * x51;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6593 = x6591 + x6592;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6594 = x5942 * x68;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6595 = x6593 + x6594;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":83:0)
  auto x6596 = x6565 + x6534;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":83:0)
  auto x6597 = x6595 + x6535;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":460:0)
  auto x6598 = x2881 - x6596;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":460:0)
  FpExt x6599 = x5814 + x6598 * poly_mix[30];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":460:0)
  auto x6600 = x2889 - x6597;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":460:0)
  FpExt x6601 = x6599 + x6600 * poly_mix[31];
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x6602 = x81 + x3838 * poly_mix[0];
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x6603 = x6602 + x3872 * poly_mix[1];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":391:0)
  FpExt x6604 = x6601 + x2273 * x6603 * poly_mix[32];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":111:0)
  auto x6605 = x2881 - x3835;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":111:0)
  auto x6606 = x6605 * x69;
  // loc("./zirgen/components/bits.h":68:0)
  auto x6607 = x1176 - x6606;
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x6608 = x81 + x6607 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":117:0)
  auto x6609 = x2889 + x1176;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":111:0)
  auto x6610 = x6609 - x3869;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":111:0)
  auto x6611 = x6610 * x69;
  // loc("./zirgen/components/bits.h":68:0)
  auto x6612 = x1172 - x6611;
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x6613 = x6608 + x6612 * poly_mix[1];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":392:0)
  FpExt x6614 = x6604 + x4053 * x6613 * poly_mix[34];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x6615 = args[2][159 * steps + ((cycle - kInvRate * 68) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x6616 = args[2][160 * steps + ((cycle - kInvRate * 68) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x6617 = args[2][161 * steps + ((cycle - kInvRate * 68) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x6618 = args[2][162 * steps + ((cycle - kInvRate * 68) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x6619 = args[2][163 * steps + ((cycle - kInvRate * 68) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x6620 = args[2][164 * steps + ((cycle - kInvRate * 68) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x6621 = args[2][165 * steps + ((cycle - kInvRate * 68) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x6622 = args[2][166 * steps + ((cycle - kInvRate * 68) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x6623 = args[2][167 * steps + ((cycle - kInvRate * 68) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x6624 = args[2][168 * steps + ((cycle - kInvRate * 68) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x6625 = args[2][169 * steps + ((cycle - kInvRate * 68) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x6626 = args[2][170 * steps + ((cycle - kInvRate * 68) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x6627 = args[2][171 * steps + ((cycle - kInvRate * 68) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x6628 = args[2][172 * steps + ((cycle - kInvRate * 68) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x6629 = args[2][173 * steps + ((cycle - kInvRate * 68) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x6630 = args[2][174 * steps + ((cycle - kInvRate * 68) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x6631 = args[2][175 * steps + ((cycle - kInvRate * 68) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x6632 = args[2][176 * steps + ((cycle - kInvRate * 68) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x6633 = args[2][177 * steps + ((cycle - kInvRate * 68) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x6634 = args[2][178 * steps + ((cycle - kInvRate * 68) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x6635 = args[2][179 * steps + ((cycle - kInvRate * 68) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x6636 = args[2][180 * steps + ((cycle - kInvRate * 68) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x6637 = args[2][181 * steps + ((cycle - kInvRate * 68) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x6638 = args[2][182 * steps + ((cycle - kInvRate * 68) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x6639 = args[2][183 * steps + ((cycle - kInvRate * 68) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x6640 = args[2][184 * steps + ((cycle - kInvRate * 68) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x6641 = args[2][185 * steps + ((cycle - kInvRate * 68) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x6642 = args[2][186 * steps + ((cycle - kInvRate * 68) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x6643 = args[2][187 * steps + ((cycle - kInvRate * 68) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x6644 = args[2][188 * steps + ((cycle - kInvRate * 68) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x6645 = args[2][189 * steps + ((cycle - kInvRate * 68) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x6646 = args[2][190 * steps + ((cycle - kInvRate * 68) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6647 = x6616 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6648 = x6615 + x6647;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6649 = x6617 * x17;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6650 = x6648 + x6649;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6651 = x6618 * x25;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6652 = x6650 + x6651;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6653 = x6619 * x32;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6654 = x6652 + x6653;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6655 = x6620 * x34;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6656 = x6654 + x6655;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6657 = x6621 * x36;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6658 = x6656 + x6657;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6659 = x6622 * x33;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6660 = x6658 + x6659;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6661 = x6623 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6662 = x6660 + x6661;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6663 = x6624 * x64;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6664 = x6662 + x6663;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6665 = x6625 * x63;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6666 = x6664 + x6665;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6667 = x6626 * x65;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6668 = x6666 + x6667;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6669 = x6627 * x66;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6670 = x6668 + x6669;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6671 = x6628 * x67;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6672 = x6670 + x6671;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6673 = x6629 * x51;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6674 = x6672 + x6673;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6675 = x6630 * x68;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6676 = x6674 + x6675;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6677 = x6632 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6678 = x6631 + x6677;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6679 = x6633 * x17;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6680 = x6678 + x6679;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6681 = x6634 * x25;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6682 = x6680 + x6681;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6683 = x6635 * x32;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6684 = x6682 + x6683;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6685 = x6636 * x34;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6686 = x6684 + x6685;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6687 = x6637 * x36;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6688 = x6686 + x6687;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6689 = x6638 * x33;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6690 = x6688 + x6689;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6691 = x6639 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6692 = x6690 + x6691;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6693 = x6640 * x64;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6694 = x6692 + x6693;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6695 = x6641 * x63;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6696 = x6694 + x6695;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6697 = x6642 * x65;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6698 = x6696 + x6697;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6699 = x6643 * x66;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6700 = x6698 + x6699;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6701 = x6644 * x67;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6702 = x6700 + x6701;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6703 = x6645 * x51;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6704 = x6702 + x6703;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6705 = x6646 * x68;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6706 = x6704 + x6705;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":83:0)
  auto x6707 = x5701 + x6676;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":83:0)
  auto x6708 = x5731 + x6706;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":111:0)
  auto x6709 = x6707 - x3907;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":111:0)
  auto x6710 = x6709 * x69;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":123:0)
  auto x6711 = x6710 - x3137;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":123:0)
  auto x6712 = x6711 * x19;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":124:0)
  auto x6713 = x0 - x6712;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":124:0)
  auto x6714 = x6712 * x6713;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":124:0)
  FpExt x6715 = x81 + x6714 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":125:0)
  auto x6716 = x6708 + x6710;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":111:0)
  auto x6717 = x6716 - x3945;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":111:0)
  auto x6718 = x6717 * x69;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":127:0)
  auto x6719 = x6718 - x3165;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":127:0)
  auto x6720 = x6719 * x19;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":128:0)
  auto x6721 = x0 - x6720;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":128:0)
  auto x6722 = x6720 * x6721;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":128:0)
  FpExt x6723 = x6715 + x6722 * poly_mix[1];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x6724 = args[2][191 * steps + ((cycle - kInvRate * 68) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x6725 = args[2][192 * steps + ((cycle - kInvRate * 68) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x6726 = args[2][193 * steps + ((cycle - kInvRate * 68) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x6727 = args[2][194 * steps + ((cycle - kInvRate * 68) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x6728 = args[2][195 * steps + ((cycle - kInvRate * 68) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x6729 = args[2][196 * steps + ((cycle - kInvRate * 68) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x6730 = args[2][197 * steps + ((cycle - kInvRate * 68) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x6731 = args[2][198 * steps + ((cycle - kInvRate * 68) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x6732 = args[2][199 * steps + ((cycle - kInvRate * 68) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x6733 = args[2][200 * steps + ((cycle - kInvRate * 68) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x6734 = args[2][201 * steps + ((cycle - kInvRate * 68) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x6735 = args[2][202 * steps + ((cycle - kInvRate * 68) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x6736 = args[2][203 * steps + ((cycle - kInvRate * 68) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x6737 = args[2][204 * steps + ((cycle - kInvRate * 68) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x6738 = args[2][205 * steps + ((cycle - kInvRate * 68) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x6739 = args[2][206 * steps + ((cycle - kInvRate * 68) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x6740 = args[2][207 * steps + ((cycle - kInvRate * 68) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x6741 = args[2][208 * steps + ((cycle - kInvRate * 68) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x6742 = args[2][209 * steps + ((cycle - kInvRate * 68) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x6743 = args[2][210 * steps + ((cycle - kInvRate * 68) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x6744 = args[2][211 * steps + ((cycle - kInvRate * 68) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x6745 = args[2][212 * steps + ((cycle - kInvRate * 68) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x6746 = args[2][213 * steps + ((cycle - kInvRate * 68) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x6747 = args[2][214 * steps + ((cycle - kInvRate * 68) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x6748 = args[2][215 * steps + ((cycle - kInvRate * 68) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x6749 = args[2][216 * steps + ((cycle - kInvRate * 68) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x6750 = args[2][217 * steps + ((cycle - kInvRate * 68) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x6751 = args[2][218 * steps + ((cycle - kInvRate * 68) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x6752 = args[2][219 * steps + ((cycle - kInvRate * 68) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x6753 = args[2][220 * steps + ((cycle - kInvRate * 68) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x6754 = args[2][221 * steps + ((cycle - kInvRate * 68) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/11(ShaWrap)/ShaCycle/Bit/bit(Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x6755 = args[2][222 * steps + ((cycle - kInvRate * 68) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6756 = x6725 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6757 = x6724 + x6756;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6758 = x6726 * x17;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6759 = x6757 + x6758;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6760 = x6727 * x25;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6761 = x6759 + x6760;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6762 = x6728 * x32;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6763 = x6761 + x6762;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6764 = x6729 * x34;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6765 = x6763 + x6764;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6766 = x6730 * x36;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6767 = x6765 + x6766;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6768 = x6731 * x33;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6769 = x6767 + x6768;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6770 = x6732 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6771 = x6769 + x6770;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6772 = x6733 * x64;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6773 = x6771 + x6772;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6774 = x6734 * x63;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6775 = x6773 + x6774;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6776 = x6735 * x65;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6777 = x6775 + x6776;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6778 = x6736 * x66;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6779 = x6777 + x6778;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6780 = x6737 * x67;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6781 = x6779 + x6780;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6782 = x6738 * x51;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6783 = x6781 + x6782;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6784 = x6739 * x68;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6785 = x6783 + x6784;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6786 = x6741 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6787 = x6740 + x6786;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6788 = x6742 * x17;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6789 = x6787 + x6788;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6790 = x6743 * x25;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6791 = x6789 + x6790;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6792 = x6744 * x32;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6793 = x6791 + x6792;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6794 = x6745 * x34;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6795 = x6793 + x6794;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6796 = x6746 * x36;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6797 = x6795 + x6796;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6798 = x6747 * x33;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6799 = x6797 + x6798;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6800 = x6748 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6801 = x6799 + x6800;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6802 = x6749 * x64;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6803 = x6801 + x6802;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6804 = x6750 * x63;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6805 = x6803 + x6804;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6806 = x6751 * x65;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6807 = x6805 + x6806;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6808 = x6752 * x66;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6809 = x6807 + x6808;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6810 = x6753 * x67;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6811 = x6809 + x6810;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6812 = x6754 * x51;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6813 = x6811 + x6812;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6814 = x6755 * x68;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":74:0)
  auto x6815 = x6813 + x6814;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":83:0)
  auto x6816 = x5095 + x6785;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":83:0)
  auto x6817 = x5125 + x6815;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":111:0)
  auto x6818 = x6816 - x3986;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":111:0)
  auto x6819 = x6818 * x69;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":123:0)
  auto x6820 = x6819 - x1155;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":123:0)
  auto x6821 = x6820 * x19;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":124:0)
  auto x6822 = x0 - x6821;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":124:0)
  auto x6823 = x6821 * x6822;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":124:0)
  FpExt x6824 = x6723 + x6823 * poly_mix[2];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":125:0)
  auto x6825 = x6817 + x6819;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":111:0)
  auto x6826 = x6825 - x4028;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":111:0)
  auto x6827 = x6826 * x69;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":127:0)
  auto x6828 = x6827 - x1160;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":127:0)
  auto x6829 = x6828 * x19;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":128:0)
  auto x6830 = x0 - x6829;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":128:0)
  auto x6831 = x6829 * x6830;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":128:0)
  FpExt x6832 = x6824 + x6831 * poly_mix[3];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":396:0)
  FpExt x6833 = x6614 + x2273 * x6832 * poly_mix[36];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":402:0)
  auto x6834 = x0 - x2839;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":406:0)
  auto x6835 = x583 + x1453;
  // loc("zirgen/components/ram.cpp":168:0)
  auto x6836 = x426 - x6835;
  // loc("zirgen/components/ram.cpp":168:0)
  FpExt x6837 = x81 + x6836 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":169:0)
  FpExt x6838 = x6837 + x1144 * poly_mix[1];
  // loc("zirgen/components/ram.cpp":170:0)
  FpExt x6839 = x6838 + x1146 * poly_mix[2];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x6840 = x6839 + x432 * poly_mix[3];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x6841 = x6840 + x434 * poly_mix[4];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x6842 = x6841 + x1150 * poly_mix[5];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x6843 = x6842 + x1152 * poly_mix[6];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":407:0)
  auto x6844 = x583 + x17;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":407:0)
  auto x6845 = x6844 + x1453;
  // loc("zirgen/components/ram.cpp":168:0)
  auto x6846 = x465 - x6845;
  // loc("zirgen/components/ram.cpp":168:0)
  FpExt x6847 = x6843 + x6846 * poly_mix[7];
  // loc("zirgen/components/ram.cpp":169:0)
  FpExt x6848 = x6847 + x1215 * poly_mix[8];
  // loc("zirgen/components/ram.cpp":170:0)
  FpExt x6849 = x6848 + x1217 * poly_mix[9];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x6850 = x6849 + x471 * poly_mix[10];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x6851 = x6850 + x473 * poly_mix[11];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x6852 = x6851 + x1221 * poly_mix[12];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x6853 = x6852 + x1223 * poly_mix[13];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":147:0)
  auto x6854 = x2963 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":147:0)
  auto x6855 = x2955 + x6854;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":147:0)
  auto x6856 = x1523 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":147:0)
  auto x6857 = x1500 + x6856;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":147:0)
  auto x6858 = x2971 * x17;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":147:0)
  auto x6859 = x6855 + x6858;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":147:0)
  auto x6860 = x1545 * x17;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":147:0)
  auto x6861 = x6857 + x6860;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":147:0)
  auto x6862 = x2979 * x25;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":147:0)
  auto x6863 = x6859 + x6862;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":147:0)
  auto x6864 = x1567 * x25;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":147:0)
  auto x6865 = x6861 + x6864;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":147:0)
  auto x6866 = x1156 * x32;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":147:0)
  auto x6867 = x6863 + x6866;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":147:0)
  auto x6868 = x1600 * x32;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":147:0)
  auto x6869 = x6865 + x6868;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":147:0)
  auto x6870 = x1158 * x34;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":147:0)
  auto x6871 = x6867 + x6870;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":147:0)
  auto x6872 = x1633 * x34;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":147:0)
  auto x6873 = x6869 + x6872;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":147:0)
  auto x6874 = x6871 + x1166;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":147:0)
  auto x6875 = x6873 + x2110;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":147:0)
  auto x6876 = x1175 * x33;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":147:0)
  auto x6877 = x6874 + x6876;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":147:0)
  auto x6878 = x1259 * x33;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":147:0)
  auto x6879 = x6875 + x6878;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":147:0)
  auto x6880 = x1282 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":147:0)
  auto x6881 = x1276 + x6880;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":147:0)
  auto x6882 = x1402 * x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":147:0)
  auto x6883 = x1392 + x6882;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":147:0)
  auto x6884 = x1287 * x17;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":147:0)
  auto x6885 = x6881 + x6884;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":147:0)
  auto x6886 = x1406 * x17;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":147:0)
  auto x6887 = x6883 + x6886;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":147:0)
  auto x6888 = x1290 * x25;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":147:0)
  auto x6889 = x6885 + x6888;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":147:0)
  auto x6890 = x2263 * x25;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":147:0)
  auto x6891 = x6887 + x6890;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":147:0)
  auto x6892 = x1293 * x32;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":147:0)
  auto x6893 = x6889 + x6892;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":147:0)
  auto x6894 = x4017 * x32;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":147:0)
  auto x6895 = x6891 + x6894;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":147:0)
  auto x6896 = x1296 * x34;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":147:0)
  auto x6897 = x6893 + x6896;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":147:0)
  auto x6898 = x4020 * x34;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":147:0)
  auto x6899 = x6895 + x6898;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":147:0)
  auto x6900 = x1299 * x36;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":147:0)
  auto x6901 = x6897 + x6900;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":147:0)
  auto x6902 = x4023 * x36;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":147:0)
  auto x6903 = x6899 + x6902;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":147:0)
  auto x6904 = x1300 * x33;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":147:0)
  auto x6905 = x6901 + x6904;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":147:0)
  auto x6906 = x4026 * x33;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":147:0)
  auto x6907 = x6903 + x6906;
  // loc("./zirgen/components/u32.h":27:0)
  auto x6908 = x3891 * x15;
  // loc("./zirgen/components/u32.h":26:0)
  auto x6909 = x6877 * x16;
  // loc("./zirgen/components/u32.h":25:0)
  auto x6910 = x3929 * x5;
  // loc("./zirgen/components/u32.h":25:0)
  auto x6911 = x6879 + x6910;
  // loc("./zirgen/components/u32.h":26:0)
  auto x6912 = x6911 + x6909;
  // loc("./zirgen/components/u32.h":27:0)
  auto x6913 = x6912 + x6908;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":410:0)
  auto x6914 = x3700 - x6913;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":410:0)
  FpExt x6915 = x6853 + x6914 * poly_mix[14];
  // loc("./zirgen/components/u32.h":27:0)
  auto x6916 = x3970 * x15;
  // loc("./zirgen/components/u32.h":26:0)
  auto x6917 = x6905 * x16;
  // loc("./zirgen/components/u32.h":25:0)
  auto x6918 = x4008 * x5;
  // loc("./zirgen/components/u32.h":25:0)
  auto x6919 = x6907 + x6918;
  // loc("./zirgen/components/u32.h":26:0)
  auto x6920 = x6919 + x6917;
  // loc("./zirgen/components/u32.h":27:0)
  auto x6921 = x6920 + x6916;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":411:0)
  auto x6922 = x3707 - x6921;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":411:0)
  FpExt x6923 = x6915 + x6922 * poly_mix[15];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":405:0)
  FpExt x6924 = x81 + x2839 * x6923 * poly_mix[0];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x6925 = x414 - x6879;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x6926 = x81 + x6925 * poly_mix[0];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x6927 = x417 - x3929;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x6928 = x6926 + x6927 * poly_mix[1];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x6929 = x459 - x6877;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x6930 = x6928 + x6929 * poly_mix[2];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x6931 = x462 - x3891;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x6932 = x6930 + x6931 * poly_mix[3];
  // loc("zirgen/components/ram.cpp":168:0)
  FpExt x6933 = x6932 + x6836 * poly_mix[4];
  // loc("zirgen/components/ram.cpp":169:0)
  FpExt x6934 = x6933 + x1144 * poly_mix[5];
  // loc("zirgen/components/ram.cpp":170:0)
  auto x6935 = x411 - x3;
  // loc("zirgen/components/ram.cpp":170:0)
  FpExt x6936 = x6934 + x6935 * poly_mix[6];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x6937 = x6936 + x432 * poly_mix[7];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x6938 = x6937 + x434 * poly_mix[8];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x6939 = x6938 + x1150 * poly_mix[9];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x6940 = x6939 + x1152 * poly_mix[10];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x6941 = x453 - x6907;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x6942 = x6940 + x6941 * poly_mix[11];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x6943 = x456 - x4008;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x6944 = x6942 + x6943 * poly_mix[12];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x6945 = x498 - x6905;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x6946 = x6944 + x6945 * poly_mix[13];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x6947 = x501 - x3970;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x6948 = x6946 + x6947 * poly_mix[14];
  // loc("zirgen/components/ram.cpp":168:0)
  FpExt x6949 = x6948 + x6846 * poly_mix[15];
  // loc("zirgen/components/ram.cpp":169:0)
  FpExt x6950 = x6949 + x1215 * poly_mix[16];
  // loc("zirgen/components/ram.cpp":170:0)
  auto x6951 = x450 - x3;
  // loc("zirgen/components/ram.cpp":170:0)
  FpExt x6952 = x6950 + x6951 * poly_mix[17];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x6953 = x6952 + x471 * poly_mix[18];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x6954 = x6953 + x473 * poly_mix[19];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x6955 = x6954 + x1221 * poly_mix[20];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x6956 = x6955 + x1223 * poly_mix[21];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":413:0)
  FpExt x6957 = x6924 + x6834 * x6956 * poly_mix[16];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":404:0)
  FpExt x6958 = x6833 + x2267 * x6957 * poly_mix[40];
  // loc("zirgen/components/ram.cpp":43:0)
  FpExt x6959 = x81 + x465 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":44:0)
  FpExt x6960 = x6959 + x447 * poly_mix[1];
  // loc("zirgen/components/ram.cpp":45:0)
  FpExt x6961 = x6960 + x1217 * poly_mix[2];
  // loc("zirgen/components/u32.cpp":28:0)
  FpExt x6962 = x6961 + x453 * poly_mix[3];
  // loc("zirgen/components/u32.cpp":28:0)
  FpExt x6963 = x6962 + x456 * poly_mix[4];
  // loc("zirgen/components/u32.cpp":28:0)
  FpExt x6964 = x6963 + x498 * poly_mix[5];
  // loc("zirgen/components/u32.cpp":28:0)
  FpExt x6965 = x6964 + x501 * poly_mix[6];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":420:0)
  FpExt x6966 = x3732 + x2273 * x6965 * poly_mix[7];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":418:0)
  FpExt x6967 = x6958 + x3801 * x6966 * poly_mix[78];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":489:0)
  FpExt x6968 = x6967 + x5734 * poly_mix[92];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":490:0)
  FpExt x6969 = x6968 + x5736 * poly_mix[93];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":489:0)
  FpExt x6970 = x6969 + x5738 * poly_mix[94];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":490:0)
  FpExt x6971 = x6970 + x5740 * poly_mix[95];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":124:0)
  FpExt x6972 = x81 + x5747 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":128:0)
  FpExt x6973 = x6972 + x5755 * poly_mix[1];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":124:0)
  FpExt x6974 = x6973 + x5762 * poly_mix[2];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":128:0)
  FpExt x6975 = x6974 + x5770 * poly_mix[3];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":425:0)
  FpExt x6976 = x6971 + x4053 * x6975 * poly_mix[96];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":433:0)
  FpExt x6977 = x81 + x3766 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":434:0)
  FpExt x6978 = x6977 + x3768 * poly_mix[1];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":435:0)
  FpExt x6979 = x6978 + x1136 * poly_mix[2];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":432:0)
  FpExt x6980 = x81 + x2267 * x6979 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":439:0)
  auto x6981 = x3684 + x32;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":439:0)
  auto x6982 = x589 - x6981;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":439:0)
  FpExt x6983 = x81 + x6982 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":440:0)
  auto x6984 = x3685 + x32;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":440:0)
  auto x6985 = x1450 - x6984;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":440:0)
  FpExt x6986 = x6983 + x6985 * poly_mix[1];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":441:0)
  FpExt x6987 = x6986 + x3613 * poly_mix[2];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":438:0)
  FpExt x6988 = x6980 + x3801 * x6987 * poly_mix[3];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":431:0)
  FpExt x6989 = x6976 + x2276 * x6988 * poly_mix[100];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":444:0)
  auto x6990 = x0 - x2276;
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":447:0)
  FpExt x6991 = x6978 + x4055 * poly_mix[2];
  // loc("zirgen/circuit/rv32im/v1/edsl/sha.cpp":444:0)
  FpExt x6992 = x6989 + x6990 * x6991 * poly_mix[106];
  // loc("./zirgen/components/mux.h":49:0)
  FpExt x6993 = x5772 + x3635 * x6992 * poly_mix[175];
  // loc("zirgen/circuit/rv32im/v1/edsl/page_fault.cpp":49:0)
  auto x6994 = x417 - x74;
  // loc("zirgen/components/iszero.cpp":16:0)
  FpExt x6995 = x81 + x6994 * poly_mix[0];
  // loc("zirgen/components/iszero.cpp":16:0)
  FpExt x6996 = x748 + x465 * x6995 * poly_mix[3];
  // loc("zirgen/components/iszero.cpp":18:0)
  auto x6997 = x6994 * x447;
  // loc("zirgen/components/iszero.cpp":18:0)
  auto x6998 = x6997 - x0;
  // loc("zirgen/components/iszero.cpp":18:0)
  FpExt x6999 = x81 + x6998 * poly_mix[0];
  // loc("zirgen/components/iszero.cpp":18:0)
  FpExt x7000 = x6996 + x3192 * x6999 * poly_mix[4];
  // loc("zirgen/circuit/rv32im/v1/edsl/page_fault.cpp":51:0)
  auto x7001 = x459 - x28;
  // loc("zirgen/circuit/rv32im/v1/edsl/page_fault.cpp":51:0)
  FpExt x7002 = x81 + x7001 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/page_fault.cpp":52:0)
  FpExt x7003 = x7002 + x462 * poly_mix[1];
  // loc("zirgen/circuit/rv32im/v1/edsl/page_fault.cpp":50:0)
  FpExt x7004 = x7000 + x465 * x7003 * poly_mix[5];
  // loc("zirgen/circuit/rv32im/v1/edsl/page_fault.cpp":55:0)
  auto x7005 = x459 - x32;
  // loc("zirgen/circuit/rv32im/v1/edsl/page_fault.cpp":55:0)
  FpExt x7006 = x81 + x7005 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/page_fault.cpp":56:0)
  FpExt x7007 = x7006 + x462 * poly_mix[1];
  // loc("zirgen/circuit/rv32im/v1/edsl/page_fault.cpp":54:0)
  FpExt x7008 = x7004 + x3192 * x7007 * poly_mix[7];
  // loc("zirgen/circuit/rv32im/v1/edsl/page_fault.cpp":59:0)
  auto x7009 = x417 + x462;
  // loc("zirgen/circuit/rv32im/v1/edsl/page_fault.cpp":60:0)
  auto x7010 = x7009 * x25;
  // loc("zirgen/circuit/rv32im/v1/edsl/page_fault.cpp":60:0)
  auto x7011 = x7010 + x75;
  // loc("zirgen/circuit/rv32im/v1/edsl/page_fault.cpp":61:0)
  auto x7012 = x426 - x7011;
  // loc("zirgen/circuit/rv32im/v1/edsl/page_fault.cpp":61:0)
  FpExt x7013 = x7008 + x7012 * poly_mix[9];
  // loc("zirgen/circuit/rv32im/v1/edsl/page_fault.cpp":62:0)
  auto x7014 = x408 - x76;
  // loc("zirgen/circuit/rv32im/v1/edsl/page_fault.cpp":62:0)
  FpExt x7015 = x7013 + x7014 * poly_mix[10];
  // loc("zirgen/circuit/rv32im/v1/edsl/page_fault.cpp":74:0)
  auto x7016 = x417 - x0;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x7017 = x7016 - x132;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x7018 = x7017 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x7019 = x7018 - x134;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x7020 = x7019 * x6;
  // loc("./zirgen/components/bits.h":68:0)
  auto x7021 = x3127 - x7020;
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x7022 = x81 + x7021 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/page_fault.cpp":75:0)
  auto x7023 = x74 - x417;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x7024 = x7023 - x145;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x7025 = x7024 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x7026 = x7025 - x147;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x7027 = x7026 * x6;
  // loc("./zirgen/components/bits.h":68:0)
  auto x7028 = x3137 - x7027;
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x7029 = x7022 + x7028 * poly_mix[1];
  // loc("zirgen/circuit/rv32im/v1/edsl/page_fault.cpp":77:0)
  FpExt x7030 = x7029 + x3572 * poly_mix[2];
  // loc("zirgen/circuit/rv32im/v1/edsl/page_fault.cpp":64:0)
  FpExt x7031 = x7015 + x3145 * x7030 * poly_mix[11];
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x7032 = x1 - x132;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x7033 = x7032 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x7034 = x7033 - x134;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x7035 = x7034 * x6;
  // loc("./zirgen/components/bits.h":68:0)
  auto x7036 = x3127 - x7035;
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x7037 = x81 + x7036 * poly_mix[0];
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x7038 = x1 - x145;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x7039 = x7038 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x7040 = x7039 - x147;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x7041 = x7040 * x6;
  // loc("./zirgen/components/bits.h":68:0)
  auto x7042 = x3137 - x7041;
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x7043 = x7037 + x7042 * poly_mix[1];
  // loc("zirgen/circuit/rv32im/v1/edsl/page_fault.cpp":83:0)
  FpExt x7044 = x7043 + x3418 * poly_mix[2];
  // loc("zirgen/circuit/rv32im/v1/edsl/page_fault.cpp":80:0)
  FpExt x7045 = x7031 + x414 * x7044 * poly_mix[14];
  // loc("./zirgen/components/mux.h":49:0)
  FpExt x7046 = x6993 + x3638 * x7045 * poly_mix[176];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/8(ECallCycle)/Mux/2(ECallSoftware)/Twit/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x7047 = args[2][76 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":173:0)
  auto x7048 = x7047 + x0;
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":173:0)
  auto x7049 = x3680 + x7048;
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":173:0)
  auto x7050 = x7049 - x17;
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":175:0)
  auto x7051 = x1158 - x7050;
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":175:0)
  FpExt x7052 = x81 + x7051 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":176:0)
  auto x7053 = x1156 - x4252;
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":176:0)
  FpExt x7054 = x7052 + x7053 * poly_mix[1];
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":166:0)
  FpExt x7055 = x81 + x768 * x7054 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":180:0)
  auto x7056 = x4135 - x0;
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":180:0)
  auto x7057 = x1156 - x7056;
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":180:0)
  FpExt x7058 = x81 + x7057 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":181:0)
  auto x7059 = x4136 + x17;
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":181:0)
  auto x7060 = x1158 - x7059;
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":181:0)
  FpExt x7061 = x7058 + x7060 * poly_mix[1];
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":179:0)
  FpExt x7062 = x7055 + x3596 * x7061 * poly_mix[2];
  // loc("zirgen/components/iszero.cpp":16:0)
  FpExt x7063 = x81 + x1156 * poly_mix[0];
  // loc("zirgen/components/iszero.cpp":16:0)
  FpExt x7064 = x7062 + x1191 * x7063 * poly_mix[4];
  // loc("zirgen/components/iszero.cpp":18:0)
  auto x7065 = x0 - x1191;
  // loc("zirgen/components/iszero.cpp":18:0)
  auto x7066 = x1156 * x1203;
  // loc("zirgen/components/iszero.cpp":18:0)
  auto x7067 = x7066 - x0;
  // loc("zirgen/components/iszero.cpp":18:0)
  FpExt x7068 = x81 + x7067 * poly_mix[0];
  // loc("zirgen/components/iszero.cpp":18:0)
  FpExt x7069 = x7064 + x7065 * x7068 * poly_mix[5];
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":190:0)
  auto x7070 = x7048 * x7065;
  // loc("./zirgen/components/onehot.h":46:0)
  auto x7071 = x1178 * x3;
  // loc("./zirgen/components/onehot.h":46:0)
  auto x7072 = x1175 + x7071;
  // loc("./zirgen/components/onehot.h":46:0)
  auto x7073 = x1154 * x18;
  // loc("./zirgen/components/onehot.h":46:0)
  auto x7074 = x7072 + x7073;
  // loc("./zirgen/components/onehot.h":46:0)
  auto x7075 = x7074 + x3918;
  // loc("./zirgen/components/onehot.h":40:0)
  auto x7076 = x7075 - x7070;
  // loc("./zirgen/components/onehot.h":40:0)
  FpExt x7077 = x81 + x7076 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":186:0)
  FpExt x7078 = x7069 + x768 * x7077 * poly_mix[6];
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":197:0)
  auto x7079 = x7065 * x17;
  // loc("./zirgen/components/onehot.h":40:0)
  auto x7080 = x7075 - x7079;
  // loc("./zirgen/components/onehot.h":40:0)
  FpExt x7081 = x81 + x7080 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":197:0)
  FpExt x7082 = x7078 + x3596 * x7081 * poly_mix[7];
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":208:0)
  FpExt x7083 = x81 + x1144 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":209:0)
  FpExt x7084 = x7083 + x1215 * poly_mix[1];
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":211:0)
  auto x7085 = x426 - x59;
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":211:0)
  FpExt x7086 = x7084 + x7085 * poly_mix[2];
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":212:0)
  auto x7087 = x465 - x58;
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":212:0)
  FpExt x7088 = x7086 + x7087 * poly_mix[3];
  // loc("zirgen/components/ram.cpp":43:0)
  FpExt x7089 = x7088 + x504 * poly_mix[4];
  // loc("zirgen/components/ram.cpp":44:0)
  FpExt x7090 = x7089 + x486 * poly_mix[5];
  // loc("zirgen/components/ram.cpp":45:0)
  FpExt x7091 = x7090 + x1232 * poly_mix[6];
  // loc("zirgen/components/u32.cpp":28:0)
  FpExt x7092 = x7091 + x492 * poly_mix[7];
  // loc("zirgen/components/u32.cpp":28:0)
  FpExt x7093 = x7092 + x495 * poly_mix[8];
  // loc("zirgen/components/u32.cpp":28:0)
  FpExt x7094 = x7093 + x592 * poly_mix[9];
  // loc("zirgen/components/u32.cpp":28:0)
  FpExt x7095 = x7094 + x595 * poly_mix[10];
  // loc("zirgen/components/ram.cpp":43:0)
  FpExt x7096 = x7095 + x598 * poly_mix[11];
  // loc("zirgen/components/ram.cpp":44:0)
  FpExt x7097 = x7096 + x580 * poly_mix[12];
  // loc("zirgen/components/ram.cpp":45:0)
  FpExt x7098 = x7097 + x1471 * poly_mix[13];
  // loc("zirgen/components/u32.cpp":28:0)
  FpExt x7099 = x7098 + x586 * poly_mix[14];
  // loc("zirgen/components/u32.cpp":28:0)
  FpExt x7100 = x7099 + x589 * poly_mix[15];
  // loc("zirgen/components/u32.cpp":28:0)
  FpExt x7101 = x7100 + x1450 * poly_mix[16];
  // loc("zirgen/components/u32.cpp":28:0)
  FpExt x7102 = x7101 + x1453 * poly_mix[17];
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x7103 = x7102 + x1439 * poly_mix[18];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":22:0)
  FpExt x7104 = x7103 + x716 * poly_mix[19];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":23:0)
  FpExt x7105 = x7104 + x719 * poly_mix[20];
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":220:0)
  FpExt x7106 = x7105 + x1136 * poly_mix[21];
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":199:0)
  FpExt x7107 = x7082 + x1165 * x7106 * poly_mix[8];
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":222:0)
  auto x7108 = x0 - x1165;
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":224:0)
  FpExt x7109 = x748 + x3558 * poly_mix[3];
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":222:0)
  FpExt x7110 = x7107 + x7108 * x7109 * poly_mix[30];
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":234:0)
  auto x7111 = x1175 + x1178;
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":234:0)
  auto x7112 = x7111 + x1154;
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":247:0)
  auto x7113 = x426 - x1158;
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":247:0)
  FpExt x7114 = x7083 + x7113 * poly_mix[1];
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":238:0)
  FpExt x7115 = x7110 + x1195 * x7114 * poly_mix[34];
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":249:0)
  FpExt x7116 = x7115 + x7112 * x3732 * poly_mix[36];
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":232:0)
  auto x7117 = x1154 + x1195;
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":239:0)
  auto x7118 = x1158 + x0;
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":246:0)
  FpExt x7119 = x81 + x1215 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":247:0)
  auto x7120 = x465 - x7118;
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":247:0)
  FpExt x7121 = x7119 + x7120 * poly_mix[1];
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":238:0)
  FpExt x7122 = x7116 + x7117 * x7121 * poly_mix[43];
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":249:0)
  FpExt x7123 = x7122 + x7111 * x6965 * poly_mix[45];
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":232:0)
  auto x7124 = x1178 + x1154;
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":232:0)
  auto x7125 = x7124 + x1195;
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":239:0)
  auto x7126 = x1158 + x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":246:0)
  FpExt x7127 = x81 + x1230 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":247:0)
  auto x7128 = x504 - x7126;
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":247:0)
  FpExt x7129 = x7127 + x7128 * poly_mix[1];
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":238:0)
  FpExt x7130 = x7123 + x7125 * x7129 * poly_mix[52];
  // loc("zirgen/components/ram.cpp":43:0)
  FpExt x7131 = x81 + x504 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":44:0)
  FpExt x7132 = x7131 + x486 * poly_mix[1];
  // loc("zirgen/components/ram.cpp":45:0)
  FpExt x7133 = x7132 + x1232 * poly_mix[2];
  // loc("zirgen/components/u32.cpp":28:0)
  FpExt x7134 = x7133 + x492 * poly_mix[3];
  // loc("zirgen/components/u32.cpp":28:0)
  FpExt x7135 = x7134 + x495 * poly_mix[4];
  // loc("zirgen/components/u32.cpp":28:0)
  FpExt x7136 = x7135 + x592 * poly_mix[5];
  // loc("zirgen/components/u32.cpp":28:0)
  FpExt x7137 = x7136 + x595 * poly_mix[6];
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":249:0)
  FpExt x7138 = x7130 + x1175 * x7137 * poly_mix[54];
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":232:0)
  auto x7139 = x7112 + x1195;
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":239:0)
  auto x7140 = x1158 + x18;
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":246:0)
  FpExt x7141 = x81 + x1458 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":247:0)
  auto x7142 = x598 - x7140;
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":247:0)
  FpExt x7143 = x7141 + x7142 * poly_mix[1];
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":238:0)
  FpExt x7144 = x7138 + x7139 * x7143 * poly_mix[61];
  // loc("zirgen/circuit/rv32im/v1/edsl/ecall.cpp":249:0)
  FpExt x7145 = x7144 + x1 * x1476 * poly_mix[63];
  // loc("./zirgen/components/mux.h":49:0)
  FpExt x7146 = x7046 + x3641 * x7145 * poly_mix[177];
  // loc("./zirgen/components/bits.h":27:0)
  FpExt x7147 = x81 + x1195 * poly_mix[0];
  // loc("./zirgen/components/onehot.h":46:0)
  auto x7148 = x1175 * x3;
  // loc("./zirgen/components/onehot.h":46:0)
  auto x7149 = x1165 + x7148;
  // loc("./zirgen/components/onehot.h":46:0)
  auto x7150 = x1178 * x18;
  // loc("./zirgen/components/onehot.h":46:0)
  auto x7151 = x7149 + x7150;
  // loc("./zirgen/components/onehot.h":46:0)
  auto x7152 = x1154 * x17;
  // loc("./zirgen/components/onehot.h":46:0)
  auto x7153 = x7151 + x7152;
  // loc("./zirgen/components/onehot.h":40:0)
  FpExt x7154 = x7147 + x7153 * poly_mix[1];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":189:0)
  FpExt x7155 = x7154 + x3679 * poly_mix[2];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":180:0)
  FpExt x7156 = x81 + x768 * x7155 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":192:0)
  auto x7157 = x5363 - x4141;
  // loc("./zirgen/components/bits.h":27:0)
  auto x7158 = x1195 - x7157;
  // loc("./zirgen/components/bits.h":27:0)
  FpExt x7159 = x81 + x7158 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":193:0)
  auto x7160 = x0 - x1195;
  // loc("./zirgen/components/onehot.h":46:0)
  auto x7161 = x4137 + x4377;
  // loc("./zirgen/components/onehot.h":46:0)
  auto x7162 = x4139 * x18;
  // loc("./zirgen/components/onehot.h":46:0)
  auto x7163 = x7161 + x7162;
  // loc("./zirgen/components/onehot.h":46:0)
  auto x7164 = x4140 * x17;
  // loc("./zirgen/components/onehot.h":46:0)
  auto x7165 = x7163 + x7164;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":193:0)
  auto x7166 = x7165 + x7160;
  // loc("./zirgen/components/onehot.h":40:0)
  auto x7167 = x7153 - x7166;
  // loc("./zirgen/components/onehot.h":40:0)
  FpExt x7168 = x7159 + x7167 * poly_mix[1];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":191:0)
  FpExt x7169 = x7156 + x3596 * x7168 * poly_mix[3];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":195:0)
  auto x7170 = x1175 + x1154;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":195:0)
  auto x7171 = x7170 * x1195;
  // loc("./zirgen/components/bits.h":27:0)
  auto x7172 = x1191 - x7171;
  // loc("./zirgen/components/bits.h":27:0)
  FpExt x7173 = x7169 + x7172 * poly_mix[5];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":196:0)
  auto x7174 = x1154 * x1195;
  // loc("./zirgen/components/bits.h":27:0)
  auto x7175 = x1203 - x7174;
  // loc("./zirgen/components/bits.h":27:0)
  FpExt x7176 = x7173 + x7175 * poly_mix[6];
  // loc("zirgen/components/ram.cpp":168:0)
  FpExt x7177 = x81 + x7085 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":169:0)
  FpExt x7178 = x7177 + x1144 * poly_mix[1];
  // loc("zirgen/components/ram.cpp":170:0)
  FpExt x7179 = x7178 + x1146 * poly_mix[2];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x7180 = x7179 + x432 * poly_mix[3];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x7181 = x7180 + x434 * poly_mix[4];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x7182 = x7181 + x1150 * poly_mix[5];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x7183 = x7182 + x1152 * poly_mix[6];
  // loc("zirgen/components/ram.cpp":168:0)
  auto x7184 = x465 - x61;
  // loc("zirgen/components/ram.cpp":168:0)
  FpExt x7185 = x7183 + x7184 * poly_mix[7];
  // loc("zirgen/components/ram.cpp":169:0)
  FpExt x7186 = x7185 + x1215 * poly_mix[8];
  // loc("zirgen/components/ram.cpp":170:0)
  FpExt x7187 = x7186 + x1217 * poly_mix[9];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x7188 = x7187 + x471 * poly_mix[10];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x7189 = x7188 + x473 * poly_mix[11];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x7190 = x7189 + x1221 * poly_mix[12];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x7191 = x7190 + x1223 * poly_mix[13];
  // loc("zirgen/components/ram.cpp":168:0)
  auto x7192 = x504 - x62;
  // loc("zirgen/components/ram.cpp":168:0)
  FpExt x7193 = x7191 + x7192 * poly_mix[14];
  // loc("zirgen/components/ram.cpp":169:0)
  FpExt x7194 = x7193 + x1230 * poly_mix[15];
  // loc("zirgen/components/ram.cpp":170:0)
  FpExt x7195 = x7194 + x1232 * poly_mix[16];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x7196 = x7195 + x510 * poly_mix[17];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x7197 = x7196 + x512 * poly_mix[18];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x7198 = x7197 + x1236 * poly_mix[19];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x7199 = x7198 + x1238 * poly_mix[20];
  // loc("zirgen/components/ram.cpp":168:0)
  auto x7200 = x598 - x60;
  // loc("zirgen/components/ram.cpp":168:0)
  FpExt x7201 = x7199 + x7200 * poly_mix[21];
  // loc("zirgen/components/ram.cpp":169:0)
  FpExt x7202 = x7201 + x1458 * poly_mix[22];
  // loc("zirgen/components/ram.cpp":170:0)
  FpExt x7203 = x7202 + x1471 * poly_mix[23];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x7204 = x7203 + x604 * poly_mix[24];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x7205 = x7204 + x606 * poly_mix[25];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x7206 = x7205 + x1464 * poly_mix[26];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x7207 = x7206 + x1466 * poly_mix[27];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":204:0)
  FpExt x7208 = x7176 + x1158 * x7207 * poly_mix[7];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":238:0)
  auto x7209 = x1156 - x3692;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":238:0)
  FpExt x7210 = x81 + x7209 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":234:0)
  FpExt x7211 = x81 + x1165 * x7210 * poly_mix[0];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/RamBody/PlonkBody/RamPlonkElement/U32Reg/byte[0](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x7212 = args[2][126 * steps + ((cycle - kInvRate * 3) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/RamBody/PlonkBody/RamPlonkElement/U32Reg/byte[1](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x7213 = args[2][127 * steps + ((cycle - kInvRate * 3) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/RamBody/PlonkBody/RamPlonkElement/U32Reg/byte[2](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x7214 = args[2][128 * steps + ((cycle - kInvRate * 3) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/RamBody/PlonkBody/RamPlonkElement/U32Reg/byte[3](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x7215 = args[2][129 * steps + ((cycle - kInvRate * 3) & mask)];
  // loc("./zirgen/components/u32.h":27:0)
  auto x7216 = x7215 * x15;
  // loc("./zirgen/components/u32.h":26:0)
  auto x7217 = x7214 * x16;
  // loc("./zirgen/components/u32.h":25:0)
  auto x7218 = x7213 * x5;
  // loc("./zirgen/components/u32.h":25:0)
  auto x7219 = x7212 + x7218;
  // loc("./zirgen/components/u32.h":26:0)
  auto x7220 = x7219 + x7217;
  // loc("./zirgen/components/u32.h":27:0)
  auto x7221 = x7220 + x7216;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":238:0)
  auto x7222 = x7221 * x19;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":238:0)
  auto x7223 = x1156 - x7222;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":238:0)
  FpExt x7224 = x81 + x7223 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":234:0)
  FpExt x7225 = x7211 + x1175 * x7224 * poly_mix[1];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/RamBody/PlonkBody/RamPlonkElement/U32Reg/byte[0](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x7226 = args[2][133 * steps + ((cycle - kInvRate * 5) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/RamBody/PlonkBody/RamPlonkElement/U32Reg/byte[1](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x7227 = args[2][134 * steps + ((cycle - kInvRate * 5) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/RamBody/PlonkBody/RamPlonkElement/U32Reg/byte[2](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x7228 = args[2][135 * steps + ((cycle - kInvRate * 5) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/RamBody/PlonkBody/RamPlonkElement/U32Reg/byte[3](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x7229 = args[2][136 * steps + ((cycle - kInvRate * 5) & mask)];
  // loc("./zirgen/components/u32.h":27:0)
  auto x7230 = x7229 * x15;
  // loc("./zirgen/components/u32.h":26:0)
  auto x7231 = x7228 * x16;
  // loc("./zirgen/components/u32.h":25:0)
  auto x7232 = x7227 * x5;
  // loc("./zirgen/components/u32.h":25:0)
  auto x7233 = x7226 + x7232;
  // loc("./zirgen/components/u32.h":26:0)
  auto x7234 = x7233 + x7231;
  // loc("./zirgen/components/u32.h":27:0)
  auto x7235 = x7234 + x7230;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":238:0)
  auto x7236 = x7235 * x19;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":238:0)
  auto x7237 = x1156 - x7236;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":238:0)
  FpExt x7238 = x81 + x7237 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":234:0)
  FpExt x7239 = x7225 + x1178 * x7238 * poly_mix[2];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/RamBody/PlonkBody/RamPlonkElement/U32Reg/byte[0](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x7240 = args[2][119 * steps + ((cycle - kInvRate * 7) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/RamBody/PlonkBody/RamPlonkElement/U32Reg/byte[1](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x7241 = args[2][120 * steps + ((cycle - kInvRate * 7) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/RamBody/PlonkBody/RamPlonkElement/U32Reg/byte[2](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x7242 = args[2][121 * steps + ((cycle - kInvRate * 7) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/RamBody/PlonkBody/RamPlonkElement/U32Reg/byte[3](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x7243 = args[2][122 * steps + ((cycle - kInvRate * 7) & mask)];
  // loc("./zirgen/components/u32.h":27:0)
  auto x7244 = x7243 * x15;
  // loc("./zirgen/components/u32.h":26:0)
  auto x7245 = x7242 * x16;
  // loc("./zirgen/components/u32.h":25:0)
  auto x7246 = x7241 * x5;
  // loc("./zirgen/components/u32.h":25:0)
  auto x7247 = x7240 + x7246;
  // loc("./zirgen/components/u32.h":26:0)
  auto x7248 = x7247 + x7245;
  // loc("./zirgen/components/u32.h":27:0)
  auto x7249 = x7248 + x7244;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":238:0)
  auto x7250 = x7249 * x19;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":238:0)
  auto x7251 = x1156 - x7250;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":238:0)
  FpExt x7252 = x81 + x7251 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":234:0)
  FpExt x7253 = x7239 + x1154 * x7252 * poly_mix[3];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":212:0)
  FpExt x7254 = x7208 + x7160 * x7253 * poly_mix[35];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":242:0)
  auto x7255 = x1156 - x4135;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":242:0)
  FpExt x7256 = x81 + x7255 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":242:0)
  FpExt x7257 = x7254 + x1195 * x7256 * poly_mix[39];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":246:0)
  auto x7258 = x1165 + x1175;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":246:0)
  auto x7259 = x7258 + x1178;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":248:0)
  auto x7260 = x1156 + x3918;
  // loc("zirgen/components/ram.cpp":168:0)
  auto x7261 = x426 - x7260;
  // loc("zirgen/components/ram.cpp":168:0)
  FpExt x7262 = x81 + x7261 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":169:0)
  FpExt x7263 = x7262 + x1144 * poly_mix[1];
  // loc("zirgen/components/ram.cpp":170:0)
  FpExt x7264 = x7263 + x1146 * poly_mix[2];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x7265 = x7264 + x432 * poly_mix[3];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x7266 = x7265 + x434 * poly_mix[4];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x7267 = x7266 + x1150 * poly_mix[5];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x7268 = x7267 + x1152 * poly_mix[6];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":248:0)
  auto x7269 = x7260 + x0;
  // loc("zirgen/components/ram.cpp":168:0)
  auto x7270 = x465 - x7269;
  // loc("zirgen/components/ram.cpp":168:0)
  FpExt x7271 = x7268 + x7270 * poly_mix[7];
  // loc("zirgen/components/ram.cpp":169:0)
  FpExt x7272 = x7271 + x1215 * poly_mix[8];
  // loc("zirgen/components/ram.cpp":170:0)
  FpExt x7273 = x7272 + x1217 * poly_mix[9];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x7274 = x7273 + x471 * poly_mix[10];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x7275 = x7274 + x473 * poly_mix[11];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x7276 = x7275 + x1221 * poly_mix[12];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x7277 = x7276 + x1223 * poly_mix[13];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":248:0)
  auto x7278 = x7260 + x3;
  // loc("zirgen/components/ram.cpp":168:0)
  auto x7279 = x504 - x7278;
  // loc("zirgen/components/ram.cpp":168:0)
  FpExt x7280 = x7277 + x7279 * poly_mix[14];
  // loc("zirgen/components/ram.cpp":169:0)
  FpExt x7281 = x7280 + x1230 * poly_mix[15];
  // loc("zirgen/components/ram.cpp":170:0)
  FpExt x7282 = x7281 + x1232 * poly_mix[16];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x7283 = x7282 + x510 * poly_mix[17];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x7284 = x7283 + x512 * poly_mix[18];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x7285 = x7284 + x1236 * poly_mix[19];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x7286 = x7285 + x1238 * poly_mix[20];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":248:0)
  auto x7287 = x7260 + x18;
  // loc("zirgen/components/ram.cpp":168:0)
  auto x7288 = x598 - x7287;
  // loc("zirgen/components/ram.cpp":168:0)
  FpExt x7289 = x7286 + x7288 * poly_mix[21];
  // loc("zirgen/components/ram.cpp":169:0)
  FpExt x7290 = x7289 + x1458 * poly_mix[22];
  // loc("zirgen/components/ram.cpp":170:0)
  FpExt x7291 = x7290 + x1471 * poly_mix[23];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x7292 = x7291 + x604 * poly_mix[24];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x7293 = x7292 + x606 * poly_mix[25];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x7294 = x7293 + x1464 * poly_mix[26];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x7295 = x7294 + x1466 * poly_mix[27];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":246:0)
  FpExt x7296 = x7257 + x7259 * x7295 * poly_mix[40];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":373:0)
  auto x7297 = x1202 - x186;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":373:0)
  FpExt x7298 = x81 + x7297 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":373:0)
  FpExt x7299 = x7296 + x1165 * x7298 * poly_mix[68];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/RamBody/PlonkBody/RamPlonkElement/U32Reg/byte[0](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x7300 = args[2][119 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":376:0)
  auto x7301 = x1202 - x7300;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":376:0)
  FpExt x7302 = x81 + x7301 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":375:0)
  FpExt x7303 = x7299 + x1178 * x7302 * poly_mix[69];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":379:0)
  auto x7304 = x1165 + x1178;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":381:0)
  auto x7305 = x1308 - x414;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":381:0)
  FpExt x7306 = x81 + x7305 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":379:0)
  FpExt x7307 = x7303 + x7304 * x7306 * poly_mix[70];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":373:0)
  auto x7308 = x1411 - x197;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":373:0)
  FpExt x7309 = x81 + x7308 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":373:0)
  FpExt x7310 = x7307 + x1165 * x7309 * poly_mix[71];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/RamBody/PlonkBody/RamPlonkElement/U32Reg/byte[1](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x7311 = args[2][120 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":376:0)
  auto x7312 = x1411 - x7311;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":376:0)
  FpExt x7313 = x81 + x7312 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":375:0)
  FpExt x7314 = x7310 + x1178 * x7313 * poly_mix[72];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":381:0)
  auto x7315 = x1303 - x417;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":381:0)
  FpExt x7316 = x81 + x7315 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":379:0)
  FpExt x7317 = x7314 + x7304 * x7316 * poly_mix[73];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":373:0)
  auto x7318 = x1479 - x199;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":373:0)
  FpExt x7319 = x81 + x7318 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":373:0)
  FpExt x7320 = x7317 + x1165 * x7319 * poly_mix[74];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/RamBody/PlonkBody/RamPlonkElement/U32Reg/byte[2](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x7321 = args[2][121 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":376:0)
  auto x7322 = x1479 - x7321;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":376:0)
  FpExt x7323 = x81 + x7322 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":375:0)
  FpExt x7324 = x7320 + x1178 * x7323 * poly_mix[75];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":381:0)
  auto x7325 = x1427 - x459;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":381:0)
  FpExt x7326 = x81 + x7325 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":379:0)
  FpExt x7327 = x7324 + x7304 * x7326 * poly_mix[76];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":373:0)
  auto x7328 = x1500 - x201;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":373:0)
  FpExt x7329 = x81 + x7328 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":373:0)
  FpExt x7330 = x7327 + x1165 * x7329 * poly_mix[77];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/RamBody/PlonkBody/RamPlonkElement/U32Reg/byte[3](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x7331 = args[2][122 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":376:0)
  auto x7332 = x1500 - x7331;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":376:0)
  FpExt x7333 = x81 + x7332 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":375:0)
  FpExt x7334 = x7330 + x1178 * x7333 * poly_mix[78];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":381:0)
  auto x7335 = x1276 - x462;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":381:0)
  FpExt x7336 = x81 + x7335 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":379:0)
  FpExt x7337 = x7334 + x7304 * x7336 * poly_mix[79];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":373:0)
  auto x7338 = x1523 - x203;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":373:0)
  FpExt x7339 = x81 + x7338 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":373:0)
  FpExt x7340 = x7337 + x1165 * x7339 * poly_mix[80];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/RamBody/PlonkBody/RamPlonkElement/U32Reg/byte[0](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x7341 = args[2][126 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":376:0)
  auto x7342 = x1523 - x7341;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":376:0)
  FpExt x7343 = x81 + x7342 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":375:0)
  FpExt x7344 = x7340 + x1178 * x7343 * poly_mix[81];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":381:0)
  auto x7345 = x1282 - x453;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":381:0)
  FpExt x7346 = x81 + x7345 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":379:0)
  FpExt x7347 = x7344 + x7304 * x7346 * poly_mix[82];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":373:0)
  auto x7348 = x1545 - x205;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":373:0)
  FpExt x7349 = x81 + x7348 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":373:0)
  FpExt x7350 = x7347 + x1165 * x7349 * poly_mix[83];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/RamBody/PlonkBody/RamPlonkElement/U32Reg/byte[1](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x7351 = args[2][127 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":376:0)
  auto x7352 = x1545 - x7351;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":376:0)
  FpExt x7353 = x81 + x7352 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":375:0)
  FpExt x7354 = x7350 + x1178 * x7353 * poly_mix[84];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":381:0)
  auto x7355 = x1287 - x456;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":381:0)
  FpExt x7356 = x81 + x7355 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":379:0)
  FpExt x7357 = x7354 + x7304 * x7356 * poly_mix[85];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":373:0)
  auto x7358 = x1567 - x207;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":373:0)
  FpExt x7359 = x81 + x7358 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":373:0)
  FpExt x7360 = x7357 + x1165 * x7359 * poly_mix[86];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/RamBody/PlonkBody/RamPlonkElement/U32Reg/byte[2](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x7361 = args[2][128 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":376:0)
  auto x7362 = x1567 - x7361;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":376:0)
  FpExt x7363 = x81 + x7362 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":375:0)
  FpExt x7364 = x7360 + x1178 * x7363 * poly_mix[87];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":381:0)
  auto x7365 = x1290 - x498;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":381:0)
  FpExt x7366 = x81 + x7365 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":379:0)
  FpExt x7367 = x7364 + x7304 * x7366 * poly_mix[88];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":373:0)
  auto x7368 = x1600 - x209;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":373:0)
  FpExt x7369 = x81 + x7368 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":373:0)
  FpExt x7370 = x7367 + x1165 * x7369 * poly_mix[89];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/RamBody/PlonkBody/RamPlonkElement/U32Reg/byte[3](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x7371 = args[2][129 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":376:0)
  auto x7372 = x1600 - x7371;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":376:0)
  FpExt x7373 = x81 + x7372 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":375:0)
  FpExt x7374 = x7370 + x1178 * x7373 * poly_mix[90];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":381:0)
  auto x7375 = x1293 - x501;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":381:0)
  FpExt x7376 = x81 + x7375 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":379:0)
  FpExt x7377 = x7374 + x7304 * x7376 * poly_mix[91];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":373:0)
  auto x7378 = x1633 - x211;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":373:0)
  FpExt x7379 = x81 + x7378 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":373:0)
  FpExt x7380 = x7377 + x1165 * x7379 * poly_mix[92];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/RamBody/PlonkBody/RamPlonkElement/U32Reg/byte[0](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x7381 = args[2][133 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":376:0)
  auto x7382 = x1633 - x7381;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":376:0)
  FpExt x7383 = x81 + x7382 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":375:0)
  FpExt x7384 = x7380 + x1178 * x7383 * poly_mix[93];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":381:0)
  auto x7385 = x1296 - x492;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":381:0)
  FpExt x7386 = x81 + x7385 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":379:0)
  FpExt x7387 = x7384 + x7304 * x7386 * poly_mix[94];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":373:0)
  auto x7388 = x1258 - x213;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":373:0)
  FpExt x7389 = x81 + x7388 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":373:0)
  FpExt x7390 = x7387 + x1165 * x7389 * poly_mix[95];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/RamBody/PlonkBody/RamPlonkElement/U32Reg/byte[1](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x7391 = args[2][134 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":376:0)
  auto x7392 = x1258 - x7391;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":376:0)
  FpExt x7393 = x81 + x7392 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":375:0)
  FpExt x7394 = x7390 + x1178 * x7393 * poly_mix[96];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":381:0)
  auto x7395 = x1299 - x495;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":381:0)
  FpExt x7396 = x81 + x7395 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":379:0)
  FpExt x7397 = x7394 + x7304 * x7396 * poly_mix[97];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":373:0)
  auto x7398 = x1259 - x215;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":373:0)
  FpExt x7399 = x81 + x7398 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":373:0)
  FpExt x7400 = x7397 + x1165 * x7399 * poly_mix[98];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/RamBody/PlonkBody/RamPlonkElement/U32Reg/byte[2](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x7401 = args[2][135 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":376:0)
  auto x7402 = x1259 - x7401;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":376:0)
  FpExt x7403 = x81 + x7402 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":375:0)
  FpExt x7404 = x7400 + x1178 * x7403 * poly_mix[99];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":381:0)
  auto x7405 = x1300 - x592;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":381:0)
  FpExt x7406 = x81 + x7405 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":379:0)
  FpExt x7407 = x7404 + x7304 * x7406 * poly_mix[100];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":373:0)
  auto x7408 = x1260 - x217;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":373:0)
  FpExt x7409 = x81 + x7408 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":373:0)
  FpExt x7410 = x7407 + x1165 * x7409 * poly_mix[101];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/RamBody/PlonkBody/RamPlonkElement/U32Reg/byte[3](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x7411 = args[2][136 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":376:0)
  auto x7412 = x1260 - x7411;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":376:0)
  FpExt x7413 = x81 + x7412 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":375:0)
  FpExt x7414 = x7410 + x1178 * x7413 * poly_mix[102];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":381:0)
  auto x7415 = x1301 - x595;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":381:0)
  FpExt x7416 = x81 + x7415 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":379:0)
  FpExt x7417 = x7414 + x7304 * x7416 * poly_mix[103];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":373:0)
  auto x7418 = x1261 - x219;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":373:0)
  FpExt x7419 = x81 + x7418 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":373:0)
  FpExt x7420 = x7417 + x1165 * x7419 * poly_mix[104];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/RamBody/PlonkBody/RamPlonkElement/U32Reg/byte[0](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x7421 = args[2][140 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":376:0)
  auto x7422 = x1261 - x7421;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":376:0)
  FpExt x7423 = x81 + x7422 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":375:0)
  FpExt x7424 = x7420 + x1178 * x7423 * poly_mix[105];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":381:0)
  auto x7425 = x1302 - x586;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":381:0)
  FpExt x7426 = x81 + x7425 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":379:0)
  FpExt x7427 = x7424 + x7304 * x7426 * poly_mix[106];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":373:0)
  auto x7428 = x1240 - x221;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":373:0)
  FpExt x7429 = x81 + x7428 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":373:0)
  FpExt x7430 = x7427 + x1165 * x7429 * poly_mix[107];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/RamBody/PlonkBody/RamPlonkElement/U32Reg/byte[1](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x7431 = args[2][141 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":376:0)
  auto x7432 = x1240 - x7431;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":376:0)
  FpExt x7433 = x81 + x7432 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":375:0)
  FpExt x7434 = x7430 + x1178 * x7433 * poly_mix[108];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":381:0)
  auto x7435 = x1350 - x589;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":381:0)
  FpExt x7436 = x81 + x7435 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":379:0)
  FpExt x7437 = x7434 + x7304 * x7436 * poly_mix[109];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":373:0)
  auto x7438 = x1257 - x223;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":373:0)
  FpExt x7439 = x81 + x7438 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":373:0)
  FpExt x7440 = x7437 + x1165 * x7439 * poly_mix[110];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/RamBody/PlonkBody/RamPlonkElement/U32Reg/byte[2](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x7441 = args[2][142 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":376:0)
  auto x7442 = x1257 - x7441;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":376:0)
  FpExt x7443 = x81 + x7442 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":375:0)
  FpExt x7444 = x7440 + x1178 * x7443 * poly_mix[111];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":381:0)
  auto x7445 = x1363 - x1450;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":381:0)
  FpExt x7446 = x81 + x7445 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":379:0)
  FpExt x7447 = x7444 + x7304 * x7446 * poly_mix[112];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":373:0)
  auto x7448 = x1313 - x225;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":373:0)
  FpExt x7449 = x81 + x7448 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":373:0)
  FpExt x7450 = x7447 + x1165 * x7449 * poly_mix[113];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/RamBody/PlonkBody/RamPlonkElement/U32Reg/byte[3](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x7451 = args[2][143 * steps + ((cycle - kInvRate * 2) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":376:0)
  auto x7452 = x1313 - x7451;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":376:0)
  FpExt x7453 = x81 + x7452 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":375:0)
  FpExt x7454 = x7450 + x1178 * x7453 * poly_mix[114];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":381:0)
  auto x7455 = x1370 - x1453;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":381:0)
  FpExt x7456 = x81 + x7455 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":379:0)
  FpExt x7457 = x7454 + x7304 * x7456 * poly_mix[115];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("zirgen/components/bytes.cpp":92:0))
  auto x7458 = args[2][19 * steps + ((cycle - kInvRate * 5) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":405:0)
  auto x7459 = x7458 * x5;
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("zirgen/components/bytes.cpp":92:0))
  auto x7460 = args[2][18 * steps + ((cycle - kInvRate * 5) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":405:0)
  auto x7461 = x7460 + x7459;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":406:0)
  auto x7462 = x7461 - x68;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7463 = x7462 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7464 = x7463 + x3070;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7465 = x4144 - x7464;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  FpExt x7466 = x81 + x7465 * poly_mix[0];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("zirgen/components/bytes.cpp":92:0))
  auto x7467 = args[2][21 * steps + ((cycle - kInvRate * 5) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":405:0)
  auto x7468 = x7467 * x5;
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("zirgen/components/bytes.cpp":92:0))
  auto x7469 = args[2][20 * steps + ((cycle - kInvRate * 5) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":405:0)
  auto x7470 = x7469 + x7468;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":406:0)
  auto x7471 = x7470 - x68;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7472 = x7471 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7473 = x7472 + x3071;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7474 = x4145 + x7462;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7475 = x7474 - x7473;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  FpExt x7476 = x7466 + x7475 * poly_mix[1];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("zirgen/components/bytes.cpp":92:0))
  auto x7477 = args[2][23 * steps + ((cycle - kInvRate * 5) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":405:0)
  auto x7478 = x7477 * x5;
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("zirgen/components/bytes.cpp":92:0))
  auto x7479 = args[2][22 * steps + ((cycle - kInvRate * 5) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":405:0)
  auto x7480 = x7479 + x7478;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":406:0)
  auto x7481 = x7480 - x68;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7482 = x7481 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7483 = x7482 + x3072;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7484 = x4146 + x7471;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7485 = x7484 - x7483;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  FpExt x7486 = x7476 + x7485 * poly_mix[2];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("zirgen/components/bytes.cpp":92:0))
  auto x7487 = args[2][25 * steps + ((cycle - kInvRate * 5) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":405:0)
  auto x7488 = x7487 * x5;
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("zirgen/components/bytes.cpp":92:0))
  auto x7489 = args[2][24 * steps + ((cycle - kInvRate * 5) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":405:0)
  auto x7490 = x7489 + x7488;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":406:0)
  auto x7491 = x7490 - x68;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7492 = x7491 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7493 = x7492 + x3073;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7494 = x4147 + x7481;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7495 = x7494 - x7493;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  FpExt x7496 = x7486 + x7495 * poly_mix[3];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("zirgen/components/bytes.cpp":92:0))
  auto x7497 = args[2][27 * steps + ((cycle - kInvRate * 5) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":405:0)
  auto x7498 = x7497 * x5;
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("zirgen/components/bytes.cpp":92:0))
  auto x7499 = args[2][26 * steps + ((cycle - kInvRate * 5) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":405:0)
  auto x7500 = x7499 + x7498;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":406:0)
  auto x7501 = x7500 - x68;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7502 = x7501 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7503 = x7502 + x3074;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7504 = x4148 + x7491;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7505 = x7504 - x7503;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  FpExt x7506 = x7496 + x7505 * poly_mix[4];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("zirgen/components/bytes.cpp":92:0))
  auto x7507 = args[2][29 * steps + ((cycle - kInvRate * 5) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":405:0)
  auto x7508 = x7507 * x5;
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("zirgen/components/bytes.cpp":92:0))
  auto x7509 = args[2][28 * steps + ((cycle - kInvRate * 5) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":405:0)
  auto x7510 = x7509 + x7508;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":406:0)
  auto x7511 = x7510 - x68;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7512 = x7511 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7513 = x7512 + x3075;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7514 = x4149 + x7501;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7515 = x7514 - x7513;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  FpExt x7516 = x7506 + x7515 * poly_mix[5];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("zirgen/components/bytes.cpp":92:0))
  auto x7517 = args[2][31 * steps + ((cycle - kInvRate * 5) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":405:0)
  auto x7518 = x7517 * x5;
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("zirgen/components/bytes.cpp":92:0))
  auto x7519 = args[2][30 * steps + ((cycle - kInvRate * 5) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":405:0)
  auto x7520 = x7519 + x7518;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":406:0)
  auto x7521 = x7520 - x68;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7522 = x7521 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7523 = x7522 + x3076;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7524 = x4150 + x7511;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7525 = x7524 - x7523;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  FpExt x7526 = x7516 + x7525 * poly_mix[6];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("zirgen/components/bytes.cpp":92:0))
  auto x7527 = args[2][33 * steps + ((cycle - kInvRate * 5) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":405:0)
  auto x7528 = x7527 * x5;
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("zirgen/components/bytes.cpp":92:0))
  auto x7529 = args[2][32 * steps + ((cycle - kInvRate * 5) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":405:0)
  auto x7530 = x7529 + x7528;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":406:0)
  auto x7531 = x7530 - x68;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7532 = x7531 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7533 = x7532 + x3077;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7534 = x4151 + x7521;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7535 = x7534 - x7533;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  FpExt x7536 = x7526 + x7535 * poly_mix[7];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("zirgen/components/bytes.cpp":92:0))
  auto x7537 = args[2][19 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":405:0)
  auto x7538 = x7537 * x5;
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("zirgen/components/bytes.cpp":92:0))
  auto x7539 = args[2][18 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":405:0)
  auto x7540 = x7539 + x7538;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":406:0)
  auto x7541 = x7540 - x68;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7542 = x7541 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7543 = x7542 + x3078;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7544 = x4152 + x7531;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7545 = x7544 - x7543;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  FpExt x7546 = x7536 + x7545 * poly_mix[8];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("zirgen/components/bytes.cpp":92:0))
  auto x7547 = args[2][21 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":405:0)
  auto x7548 = x7547 * x5;
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("zirgen/components/bytes.cpp":92:0))
  auto x7549 = args[2][20 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":405:0)
  auto x7550 = x7549 + x7548;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":406:0)
  auto x7551 = x7550 - x68;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7552 = x7551 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7553 = x7552 + x3079;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7554 = x4153 + x7541;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7555 = x7554 - x7553;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  FpExt x7556 = x7546 + x7555 * poly_mix[9];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("zirgen/components/bytes.cpp":92:0))
  auto x7557 = args[2][23 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":405:0)
  auto x7558 = x7557 * x5;
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("zirgen/components/bytes.cpp":92:0))
  auto x7559 = args[2][22 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":405:0)
  auto x7560 = x7559 + x7558;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":406:0)
  auto x7561 = x7560 - x68;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7562 = x7561 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7563 = x7562 + x3080;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7564 = x4154 + x7551;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7565 = x7564 - x7563;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  FpExt x7566 = x7556 + x7565 * poly_mix[10];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("zirgen/components/bytes.cpp":92:0))
  auto x7567 = args[2][25 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":405:0)
  auto x7568 = x7567 * x5;
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("zirgen/components/bytes.cpp":92:0))
  auto x7569 = args[2][24 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":405:0)
  auto x7570 = x7569 + x7568;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":406:0)
  auto x7571 = x7570 - x68;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7572 = x7571 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7573 = x7572 + x3081;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7574 = x4251 + x7561;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7575 = x7574 - x7573;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  FpExt x7576 = x7566 + x7575 * poly_mix[11];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("zirgen/components/bytes.cpp":92:0))
  auto x7577 = args[2][27 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":405:0)
  auto x7578 = x7577 * x5;
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("zirgen/components/bytes.cpp":92:0))
  auto x7579 = args[2][26 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":405:0)
  auto x7580 = x7579 + x7578;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":406:0)
  auto x7581 = x7580 - x68;
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("zirgen/components/bytes.cpp":92:0))
  auto x7582 = args[2][30 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7583 = x7581 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7584 = x7583 + x7582;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7585 = x4252 + x7571;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7586 = x7585 - x7584;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  FpExt x7587 = x7576 + x7586 * poly_mix[12];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("zirgen/components/bytes.cpp":92:0))
  auto x7588 = args[2][29 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":405:0)
  auto x7589 = x7588 * x5;
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("zirgen/components/bytes.cpp":92:0))
  auto x7590 = args[2][28 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":405:0)
  auto x7591 = x7590 + x7589;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":406:0)
  auto x7592 = x7591 - x68;
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("zirgen/components/bytes.cpp":92:0))
  auto x7593 = args[2][31 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7594 = x7592 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7595 = x7594 + x7593;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7596 = x4253 + x7581;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7597 = x7596 - x7595;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  FpExt x7598 = x7587 + x7597 * poly_mix[13];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("zirgen/components/bytes.cpp":92:0))
  auto x7599 = args[2][31 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":405:0)
  auto x7600 = x7599 * x5;
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("zirgen/components/bytes.cpp":92:0))
  auto x7601 = args[2][30 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":405:0)
  auto x7602 = x7601 + x7600;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":406:0)
  auto x7603 = x7602 - x68;
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("zirgen/components/bytes.cpp":92:0))
  auto x7604 = args[2][32 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7605 = x7603 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7606 = x7605 + x7604;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7607 = x4254 + x7592;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7608 = x7607 - x7606;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  FpExt x7609 = x7598 + x7608 * poly_mix[14];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("zirgen/components/bytes.cpp":92:0))
  auto x7610 = args[2][33 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":405:0)
  auto x7611 = x7610 * x5;
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("zirgen/components/bytes.cpp":92:0))
  auto x7612 = args[2][32 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":405:0)
  auto x7613 = x7612 + x7611;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":406:0)
  auto x7614 = x7613 - x68;
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("zirgen/components/bytes.cpp":92:0))
  auto x7615 = args[2][33 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7616 = x7614 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7617 = x7616 + x7615;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7618 = x4255 + x7603;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7619 = x7618 - x7617;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  FpExt x7620 = x7609 + x7619 * poly_mix[15];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("zirgen/components/bytes.cpp":92:0))
  auto x7621 = args[2][19 * steps + ((cycle - kInvRate * 3) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":405:0)
  auto x7622 = x7621 * x5;
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("zirgen/components/bytes.cpp":92:0))
  auto x7623 = args[2][18 * steps + ((cycle - kInvRate * 3) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":405:0)
  auto x7624 = x7623 + x7622;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":406:0)
  auto x7625 = x7624 - x68;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7626 = x7625 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7627 = x7626 + x186;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7628 = x4256 + x7614;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7629 = x7628 - x7627;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  FpExt x7630 = x7620 + x7629 * poly_mix[16];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("zirgen/components/bytes.cpp":92:0))
  auto x7631 = args[2][21 * steps + ((cycle - kInvRate * 3) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":405:0)
  auto x7632 = x7631 * x5;
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("zirgen/components/bytes.cpp":92:0))
  auto x7633 = args[2][20 * steps + ((cycle - kInvRate * 3) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":405:0)
  auto x7634 = x7633 + x7632;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":406:0)
  auto x7635 = x7634 - x68;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7636 = x7635 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7637 = x7636 + x197;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7638 = x4257 + x7625;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7639 = x7638 - x7637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  FpExt x7640 = x7630 + x7639 * poly_mix[17];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("zirgen/components/bytes.cpp":92:0))
  auto x7641 = args[2][23 * steps + ((cycle - kInvRate * 3) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":405:0)
  auto x7642 = x7641 * x5;
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("zirgen/components/bytes.cpp":92:0))
  auto x7643 = args[2][22 * steps + ((cycle - kInvRate * 3) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":405:0)
  auto x7644 = x7643 + x7642;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":406:0)
  auto x7645 = x7644 - x68;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7646 = x7645 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7647 = x7646 + x199;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7648 = x4258 + x7635;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7649 = x7648 - x7647;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  FpExt x7650 = x7640 + x7649 * poly_mix[18];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("zirgen/components/bytes.cpp":92:0))
  auto x7651 = args[2][25 * steps + ((cycle - kInvRate * 3) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":405:0)
  auto x7652 = x7651 * x5;
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("zirgen/components/bytes.cpp":92:0))
  auto x7653 = args[2][24 * steps + ((cycle - kInvRate * 3) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":405:0)
  auto x7654 = x7653 + x7652;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":406:0)
  auto x7655 = x7654 - x68;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7656 = x7655 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7657 = x7656 + x201;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7658 = x3082 + x7645;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7659 = x7658 - x7657;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  FpExt x7660 = x7650 + x7659 * poly_mix[19];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("zirgen/components/bytes.cpp":92:0))
  auto x7661 = args[2][27 * steps + ((cycle - kInvRate * 3) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":405:0)
  auto x7662 = x7661 * x5;
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("zirgen/components/bytes.cpp":92:0))
  auto x7663 = args[2][26 * steps + ((cycle - kInvRate * 3) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":405:0)
  auto x7664 = x7663 + x7662;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":406:0)
  auto x7665 = x7664 - x68;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7666 = x7665 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7667 = x7666 + x203;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7668 = x3083 + x7655;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7669 = x7668 - x7667;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  FpExt x7670 = x7660 + x7669 * poly_mix[20];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("zirgen/components/bytes.cpp":92:0))
  auto x7671 = args[2][29 * steps + ((cycle - kInvRate * 3) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":405:0)
  auto x7672 = x7671 * x5;
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("zirgen/components/bytes.cpp":92:0))
  auto x7673 = args[2][28 * steps + ((cycle - kInvRate * 3) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":405:0)
  auto x7674 = x7673 + x7672;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":406:0)
  auto x7675 = x7674 - x68;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7676 = x7675 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7677 = x7676 + x205;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7678 = x2816 + x7665;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7679 = x7678 - x7677;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  FpExt x7680 = x7670 + x7679 * poly_mix[21];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("zirgen/components/bytes.cpp":92:0))
  auto x7681 = args[2][31 * steps + ((cycle - kInvRate * 3) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":405:0)
  auto x7682 = x7681 * x5;
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("zirgen/components/bytes.cpp":92:0))
  auto x7683 = args[2][30 * steps + ((cycle - kInvRate * 3) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":405:0)
  auto x7684 = x7683 + x7682;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":406:0)
  auto x7685 = x7684 - x68;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7686 = x7685 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7687 = x7686 + x207;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7688 = x2817 + x7675;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7689 = x7688 - x7687;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  FpExt x7690 = x7680 + x7689 * poly_mix[22];
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("zirgen/components/bytes.cpp":92:0))
  auto x7691 = args[2][33 * steps + ((cycle - kInvRate * 3) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":405:0)
  auto x7692 = x7691 * x5;
  // loc("Top/mux(Mux)/body(BodyStep)/BytesBody/PlonkBody/BytesPlonkElement/Reg"("zirgen/components/bytes.cpp":92:0))
  auto x7693 = args[2][32 * steps + ((cycle - kInvRate * 3) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":405:0)
  auto x7694 = x7693 + x7692;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":406:0)
  auto x7695 = x7694 - x68;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7696 = x7695 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7697 = x7696 + x209;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7698 = x2818 + x7685;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7699 = x7698 - x7697;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  FpExt x7700 = x7690 + x7699 * poly_mix[23];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":405:0)
  auto x7701 = x5832 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":405:0)
  auto x7702 = x5831 + x7701;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":406:0)
  auto x7703 = x7702 - x68;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7704 = x7703 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7705 = x7704 + x211;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7706 = x2819 + x7695;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7707 = x7706 - x7705;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  FpExt x7708 = x7700 + x7707 * poly_mix[24];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":405:0)
  auto x7709 = x5834 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":405:0)
  auto x7710 = x5833 + x7709;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":406:0)
  auto x7711 = x7710 - x68;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7712 = x7711 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7713 = x7712 + x213;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7714 = x2820 + x7703;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7715 = x7714 - x7713;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  FpExt x7716 = x7708 + x7715 * poly_mix[25];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":405:0)
  auto x7717 = x5836 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":405:0)
  auto x7718 = x5835 + x7717;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":406:0)
  auto x7719 = x7718 - x68;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7720 = x7719 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7721 = x7720 + x215;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7722 = x2821 + x7711;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7723 = x7722 - x7721;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  FpExt x7724 = x7716 + x7723 * poly_mix[26];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":405:0)
  auto x7725 = x5838 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":405:0)
  auto x7726 = x5837 + x7725;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":406:0)
  auto x7727 = x7726 - x68;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7728 = x7727 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7729 = x7728 + x217;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7730 = x2822 + x7719;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7731 = x7730 - x7729;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  FpExt x7732 = x7724 + x7731 * poly_mix[27];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":405:0)
  auto x7733 = x5840 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":405:0)
  auto x7734 = x5839 + x7733;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":406:0)
  auto x7735 = x7734 - x68;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7736 = x7735 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7737 = x7736 + x219;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7738 = x2823 + x7727;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7739 = x7738 - x7737;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  FpExt x7740 = x7732 + x7739 * poly_mix[28];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":405:0)
  auto x7741 = x5842 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":405:0)
  auto x7742 = x5841 + x7741;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":406:0)
  auto x7743 = x7742 - x68;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7744 = x7743 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7745 = x7744 + x221;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7746 = x4259 + x7735;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7747 = x7746 - x7745;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  FpExt x7748 = x7740 + x7747 * poly_mix[29];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":405:0)
  auto x7749 = x5844 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":405:0)
  auto x7750 = x5843 + x7749;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":406:0)
  auto x7751 = x7750 - x68;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7752 = x7751 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7753 = x7752 + x223;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7754 = x4260 + x7743;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7755 = x7754 - x7753;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  FpExt x7756 = x7748 + x7755 * poly_mix[30];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":405:0)
  auto x7757 = x5846 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":405:0)
  auto x7758 = x5845 + x7757;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":406:0)
  auto x7759 = x7758 - x68;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7760 = x7759 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7761 = x7760 + x225;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7762 = x4261 + x7751;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7763 = x7762 - x7761;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  FpExt x7764 = x7756 + x7763 * poly_mix[31];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/Reg"("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":415:0))
  auto x7765 = args[2][212 * steps + ((cycle - kInvRate * 5) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7766 = x7765 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7767 = x1202 + x7759;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7768 = x7767 - x7766;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  FpExt x7769 = x7764 + x7768 * poly_mix[32];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/Reg"("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":415:0))
  auto x7770 = args[2][213 * steps + ((cycle - kInvRate * 5) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7771 = x7770 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7772 = x1411 + x7765;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7773 = x7772 - x7771;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  FpExt x7774 = x7769 + x7773 * poly_mix[33];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/Reg"("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":415:0))
  auto x7775 = args[2][214 * steps + ((cycle - kInvRate * 5) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7776 = x7775 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7777 = x1479 + x7770;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7778 = x7777 - x7776;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  FpExt x7779 = x7774 + x7778 * poly_mix[34];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/Reg"("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":415:0))
  auto x7780 = args[2][215 * steps + ((cycle - kInvRate * 5) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7781 = x7780 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7782 = x1500 + x7775;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7783 = x7782 - x7781;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  FpExt x7784 = x7779 + x7783 * poly_mix[35];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/Reg"("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":415:0))
  auto x7785 = args[2][216 * steps + ((cycle - kInvRate * 5) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7786 = x7785 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7787 = x1523 + x7780;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7788 = x7787 - x7786;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  FpExt x7789 = x7784 + x7788 * poly_mix[36];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/Reg"("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":415:0))
  auto x7790 = args[2][217 * steps + ((cycle - kInvRate * 5) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7791 = x7790 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7792 = x1545 + x7785;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7793 = x7792 - x7791;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  FpExt x7794 = x7789 + x7793 * poly_mix[37];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/Reg"("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":415:0))
  auto x7795 = args[2][218 * steps + ((cycle - kInvRate * 5) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7796 = x7795 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7797 = x1567 + x7790;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7798 = x7797 - x7796;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  FpExt x7799 = x7794 + x7798 * poly_mix[38];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/Reg"("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":415:0))
  auto x7800 = args[2][219 * steps + ((cycle - kInvRate * 5) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7801 = x7800 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7802 = x1600 + x7795;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7803 = x7802 - x7801;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  FpExt x7804 = x7799 + x7803 * poly_mix[39];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7805 = x4358 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7806 = x1633 + x7800;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7807 = x7806 - x7805;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  FpExt x7808 = x7804 + x7807 * poly_mix[40];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7809 = x4359 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7810 = x1258 + x4358;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7811 = x7810 - x7809;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  FpExt x7812 = x7808 + x7811 * poly_mix[41];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7813 = x4360 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7814 = x1259 + x4359;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7815 = x7814 - x7813;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  FpExt x7816 = x7812 + x7815 * poly_mix[42];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7817 = x1260 + x4360;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7818 = x7817 - x5110;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  FpExt x7819 = x7816 + x7818 * poly_mix[43];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7820 = x4362 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7821 = x1261 + x4361;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7822 = x7821 - x7820;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  FpExt x7823 = x7819 + x7822 * poly_mix[44];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7824 = x4363 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7825 = x1240 + x4362;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7826 = x7825 - x7824;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  FpExt x7827 = x7823 + x7826 * poly_mix[45];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7828 = x4364 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7829 = x1257 + x4363;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7830 = x7829 - x7828;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  FpExt x7831 = x7827 + x7830 * poly_mix[46];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7832 = x4365 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7833 = x1313 + x4364;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7834 = x7833 - x7832;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  FpExt x7835 = x7831 + x7834 * poly_mix[47];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7836 = x4326 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7837 = x1308 + x4365;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7838 = x7837 - x7836;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  FpExt x7839 = x7835 + x7838 * poly_mix[48];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7840 = x4327 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7841 = x1303 + x4326;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7842 = x7841 - x7840;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  FpExt x7843 = x7839 + x7842 * poly_mix[49];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7844 = x4328 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7845 = x1427 + x4327;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7846 = x7845 - x7844;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  FpExt x7847 = x7843 + x7846 * poly_mix[50];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7848 = x4329 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7849 = x1276 + x4328;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7850 = x7849 - x7848;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  FpExt x7851 = x7847 + x7850 * poly_mix[51];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7852 = x4330 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7853 = x1282 + x4329;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7854 = x7853 - x7852;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  FpExt x7855 = x7851 + x7854 * poly_mix[52];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7856 = x4331 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7857 = x1287 + x4330;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7858 = x7857 - x7856;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  FpExt x7859 = x7855 + x7858 * poly_mix[53];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7860 = x4332 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7861 = x1290 + x4331;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7862 = x7861 - x7860;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  FpExt x7863 = x7859 + x7862 * poly_mix[54];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7864 = x4333 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7865 = x1293 + x4332;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7866 = x7865 - x7864;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  FpExt x7867 = x7863 + x7866 * poly_mix[55];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7868 = x4294 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7869 = x1296 + x4333;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7870 = x7869 - x7868;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  FpExt x7871 = x7867 + x7870 * poly_mix[56];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7872 = x4295 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7873 = x1299 + x4294;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7874 = x7873 - x7872;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  FpExt x7875 = x7871 + x7874 * poly_mix[57];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7876 = x4296 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7877 = x1300 + x4295;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7878 = x7877 - x7876;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  FpExt x7879 = x7875 + x7878 * poly_mix[58];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7880 = x4297 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7881 = x1301 + x4296;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7882 = x7881 - x7880;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  FpExt x7883 = x7879 + x7882 * poly_mix[59];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7884 = x4298 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7885 = x1302 + x4297;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7886 = x7885 - x7884;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  FpExt x7887 = x7883 + x7886 * poly_mix[60];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7888 = x4299 * x5;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7889 = x1350 + x4298;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7890 = x7889 - x7888;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  FpExt x7891 = x7887 + x7890 * poly_mix[61];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  auto x7892 = x1363 + x4299;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":428:0)
  FpExt x7893 = x7891 + x7892 * poly_mix[62];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":393:0)
  FpExt x7894 = x7457 + x1203 * x7893 * poly_mix[116];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x7895 = x414 - x186;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x7896 = x81 + x7895 * poly_mix[0];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x7897 = x417 - x197;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x7898 = x7896 + x7897 * poly_mix[1];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x7899 = x459 - x199;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x7900 = x7898 + x7899 * poly_mix[2];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x7901 = x462 - x201;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x7902 = x7900 + x7901 * poly_mix[3];
  // loc("zirgen/components/ram.cpp":168:0)
  FpExt x7903 = x7902 + x7261 * poly_mix[4];
  // loc("zirgen/components/ram.cpp":169:0)
  FpExt x7904 = x7903 + x1144 * poly_mix[5];
  // loc("zirgen/components/ram.cpp":170:0)
  FpExt x7905 = x7904 + x6935 * poly_mix[6];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x7906 = x7905 + x432 * poly_mix[7];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x7907 = x7906 + x434 * poly_mix[8];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x7908 = x7907 + x1150 * poly_mix[9];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x7909 = x7908 + x1152 * poly_mix[10];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x7910 = x453 - x203;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x7911 = x7909 + x7910 * poly_mix[11];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x7912 = x456 - x205;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x7913 = x7911 + x7912 * poly_mix[12];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x7914 = x498 - x207;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x7915 = x7913 + x7914 * poly_mix[13];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x7916 = x501 - x209;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x7917 = x7915 + x7916 * poly_mix[14];
  // loc("zirgen/components/ram.cpp":168:0)
  FpExt x7918 = x7917 + x7270 * poly_mix[15];
  // loc("zirgen/components/ram.cpp":169:0)
  FpExt x7919 = x7918 + x1215 * poly_mix[16];
  // loc("zirgen/components/ram.cpp":170:0)
  FpExt x7920 = x7919 + x6951 * poly_mix[17];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x7921 = x7920 + x471 * poly_mix[18];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x7922 = x7921 + x473 * poly_mix[19];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x7923 = x7922 + x1221 * poly_mix[20];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x7924 = x7923 + x1223 * poly_mix[21];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x7925 = x492 - x211;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x7926 = x7924 + x7925 * poly_mix[22];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x7927 = x495 - x213;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x7928 = x7926 + x7927 * poly_mix[23];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x7929 = x592 - x215;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x7930 = x7928 + x7929 * poly_mix[24];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x7931 = x595 - x217;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x7932 = x7930 + x7931 * poly_mix[25];
  // loc("zirgen/components/ram.cpp":168:0)
  FpExt x7933 = x7932 + x7279 * poly_mix[26];
  // loc("zirgen/components/ram.cpp":169:0)
  FpExt x7934 = x7933 + x1230 * poly_mix[27];
  // loc("zirgen/components/ram.cpp":170:0)
  auto x7935 = x489 - x3;
  // loc("zirgen/components/ram.cpp":170:0)
  FpExt x7936 = x7934 + x7935 * poly_mix[28];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x7937 = x7936 + x510 * poly_mix[29];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x7938 = x7937 + x512 * poly_mix[30];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x7939 = x7938 + x1236 * poly_mix[31];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x7940 = x7939 + x1238 * poly_mix[32];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x7941 = x586 - x219;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x7942 = x7940 + x7941 * poly_mix[33];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x7943 = x589 - x221;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x7944 = x7942 + x7943 * poly_mix[34];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x7945 = x1450 - x223;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x7946 = x7944 + x7945 * poly_mix[35];
  // loc("zirgen/components/u32.cpp":34:0)
  auto x7947 = x1453 - x225;
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x7948 = x7946 + x7947 * poly_mix[36];
  // loc("zirgen/components/ram.cpp":168:0)
  FpExt x7949 = x7948 + x7288 * poly_mix[37];
  // loc("zirgen/components/ram.cpp":169:0)
  FpExt x7950 = x7949 + x1458 * poly_mix[38];
  // loc("zirgen/components/ram.cpp":170:0)
  FpExt x7951 = x7950 + x1460 * poly_mix[39];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x7952 = x7951 + x604 * poly_mix[40];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x7953 = x7952 + x606 * poly_mix[41];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x7954 = x7953 + x1464 * poly_mix[42];
  // loc("zirgen/components/u32.cpp":34:0)
  FpExt x7955 = x7954 + x1466 * poly_mix[43];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":434:0)
  FpExt x7956 = x7894 + x1154 * x7955 * poly_mix[129];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":453:0)
  auto x7957 = x0 - x1203;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":455:0)
  FpExt x7958 = x748 + x3586 * poly_mix[3];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":453:0)
  FpExt x7959 = x7956 + x7957 * x7958 * poly_mix[137];
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x7960 = x81 + x1439 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":22:0)
  FpExt x7961 = x7960 + x716 * poly_mix[1];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":23:0)
  FpExt x7962 = x7961 + x719 * poly_mix[2];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":459:0)
  FpExt x7963 = x7962 + x1136 * poly_mix[3];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":457:0)
  FpExt x7964 = x7959 + x1203 * x7963 * poly_mix[139];
  // loc("./zirgen/components/mux.h":49:0)
  FpExt x7965 = x7146 + x420 * x7964 * poly_mix[178];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":121:0)
  auto x7966 = x426 - x3740;
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":121:0)
  FpExt x7967 = x81 + x7966 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":122:0)
  auto x7968 = x408 - x3743;
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":122:0)
  FpExt x7969 = x7967 + x7968 * poly_mix[1];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":123:0)
  auto x7970 = x411 - x794;
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":123:0)
  FpExt x7971 = x7969 + x7970 * poly_mix[2];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":120:0)
  FpExt x7972 = x81 + x789 * x7971 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":130:0)
  FpExt x7973 = x81 + x5558 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":134:0)
  auto x7974 = x411 - x4252;
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":134:0)
  FpExt x7975 = x7973 + x7974 * poly_mix[1];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":135:0)
  auto x7976 = x426 - x3670;
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":135:0)
  FpExt x7977 = x7975 + x7976 * poly_mix[2];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":136:0)
  auto x7978 = x408 - x3671;
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":136:0)
  FpExt x7979 = x7977 + x7978 * poly_mix[3];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":138:0)
  auto x7980 = args[1][104];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":138:0)
  auto x7981 = x7980 - x3670;
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":138:0)
  FpExt x7982 = x7979 + x7981 * poly_mix[4];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":139:0)
  auto x7983 = args[1][105];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":139:0)
  auto x7984 = x7983 - x3671;
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":139:0)
  FpExt x7985 = x7982 + x7984 * poly_mix[5];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":127:0)
  FpExt x7986 = x7972 + x768 * x7985 * poly_mix[3];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":147:0)
  auto x7987 = x426 - x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":147:0)
  FpExt x7988 = x81 + x7987 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":148:0)
  FpExt x7989 = x7988 + x408 * poly_mix[1];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":149:0)
  auto x7990 = x411 - x77;
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":149:0)
  FpExt x7991 = x7989 + x7990 * poly_mix[2];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":151:0)
  auto x7992 = x7980 - x3;
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":151:0)
  FpExt x7993 = x7991 + x7992 * poly_mix[3];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":152:0)
  FpExt x7994 = x7993 + x7983 * poly_mix[4];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":146:0)
  FpExt x7995 = x7986 + x780 * x7994 * poly_mix[9];
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x7996 = x7995 + x745 * poly_mix[14];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":22:0)
  FpExt x7997 = x7996 + x716 * poly_mix[15];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":23:0)
  FpExt x7998 = x7997 + x719 * poly_mix[16];
  // loc("zirgen/circuit/rv32im/v1/edsl/body.cpp":159:0)
  FpExt x7999 = x7998 + x3418 * poly_mix[17];
  // loc("./zirgen/components/mux.h":49:0)
  FpExt x8000 = x7965 + x423 * x7999 * poly_mix[179];
  // loc("./zirgen/components/mux.h":49:0)
  FpExt x8001 = x1138 + x1139 * x8000 * poly_mix[156];
  // loc("Top/Code/OneHot/hot[6](Reg)"("./zirgen/components/mux.h":49:0))
  auto x8002 = args[0][7 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("./zirgen/components/mux.h":49:0)
  FpExt x8003 = x8001 + x8002 * x81 * poly_mix[180];
  // loc("Top/Code/OneHot/hot[7](Reg)"("./zirgen/components/mux.h":49:0))
  auto x8004 = args[0][8 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("./zirgen/components/mux.h":49:0)
  FpExt x8005 = x8003 + x8004 * x81 * poly_mix[180];
  // loc("Top/Code/OneHot/hot[0](Reg)"("zirgen/circuit/rv32im/v1/edsl/top.cpp":78:0))
  auto x8006 = args[0][1 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/top.cpp":78:0)
  auto x8007 = x8006 + x82;
  // loc("Top/Code/OneHot/hot[2](Reg)"("zirgen/circuit/rv32im/v1/edsl/top.cpp":78:0))
  auto x8008 = args[0][3 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/top.cpp":78:0)
  auto x8009 = x8007 + x8008;
  // loc("zirgen/circuit/rv32im/v1/edsl/top.cpp":78:0)
  auto x8010 = x8009 + x396;
  // loc("zirgen/circuit/rv32im/v1/edsl/top.cpp":78:0)
  auto x8011 = x8010 + x515;
  // loc("zirgen/circuit/rv32im/v1/edsl/top.cpp":78:0)
  auto x8012 = x8011 + x1139;
  // loc("zirgen/circuit/rv32im/v1/edsl/top.cpp":78:0)
  auto x8013 = x8012 + x8002;
  // loc("zirgen/circuit/rv32im/v1/edsl/top.cpp":78:0)
  auto x8014 = x8013 + x8004;
  // loc("zirgen/circuit/rv32im/v1/edsl/top.cpp":87:0)
  auto x8015 = args[2][2 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/top.cpp":87:0)
  auto x8016 = x8015 - x423;
  // loc("zirgen/circuit/rv32im/v1/edsl/top.cpp":87:0)
  FpExt x8017 = x81 + x8016 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/top.cpp":84:0)
  FpExt x8018 = x8005 + x1139 * x8017 * poly_mix[180];
  // loc("zirgen/circuit/rv32im/v1/edsl/top.cpp":89:0)
  auto x8019 = x8014 - x1139;
  // loc("zirgen/circuit/rv32im/v1/edsl/top.cpp":89:0)
  FpExt x8020 = x81 + x8015 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/top.cpp":89:0)
  FpExt x8021 = x8018 + x8019 * x8020 * poly_mix[181];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x8022 = x8021 + x8008 * x81 * poly_mix[182];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x8023 = x8022 + x396 * x81 * poly_mix[182];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x8024 = x8023 + x515 * x81 * poly_mix[182];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x8025 = x81 + x1140 * x81 * poly_mix[0];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x8026 = x8025 + x1669 * x81 * poly_mix[0];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x8027 = x8026 + x1876 * x81 * poly_mix[0];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x8028 = x8027 + x2103 * x81 * poly_mix[0];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x8029 = x8028 + x2502 * x81 * poly_mix[0];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x8030 = x8029 + x2695 * x81 * poly_mix[0];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x8031 = x8030 + x2811 * x81 * poly_mix[0];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x8032 = x8031 + x3069 * x81 * poly_mix[0];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x8033 = x81 + x1600 * x81 * poly_mix[0];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x8034 = x8033 + x1633 * x81 * poly_mix[0];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x8035 = x8034 + x1258 * x81 * poly_mix[0];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x8036 = x8035 + x1259 * x81 * poly_mix[0];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x8037 = x8036 + x1260 * x81 * poly_mix[0];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x8038 = x8032 + x3368 * x8037 * poly_mix[0];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x8039 = x8038 + x3590 * x81 * poly_mix[0];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x8040 = x8039 + x3632 * x81 * poly_mix[0];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x8041 = x8040 + x3635 * x81 * poly_mix[0];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x8042 = x8041 + x3638 * x81 * poly_mix[0];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x8043 = x8042 + x3641 * x81 * poly_mix[0];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x8044 = x8043 + x420 * x81 * poly_mix[0];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x8045 = x8044 + x423 * x81 * poly_mix[0];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x8046 = x8024 + x1139 * x8045 * poly_mix[182];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x8047 = x8046 + x8002 * x81 * poly_mix[182];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x8048 = x8047 + x396 * x81 * poly_mix[182];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x8049 = x8048 + x515 * x81 * poly_mix[182];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x8050 = x8030 + x3368 * x81 * poly_mix[0];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x8051 = x8050 + x3590 * x81 * poly_mix[0];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x8052 = x8051 + x3632 * x81 * poly_mix[0];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x8053 = x8052 + x3635 * x81 * poly_mix[0];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x8054 = x8053 + x3641 * x81 * poly_mix[0];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x8055 = x8054 + x420 * x81 * poly_mix[0];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x8056 = x8049 + x1139 * x8055 * poly_mix[182];
  // loc("zirgen/components/ram.cpp":15:0)
  auto x8057 = args[2][89 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/ram.cpp":15:0)
  FpExt x8058 = x81 + x8057 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":16:0)
  auto x8059 = args[2][90 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/ram.cpp":16:0)
  FpExt x8060 = x8058 + x8059 * poly_mix[1];
  // loc("zirgen/components/ram.cpp":17:0)
  auto x8061 = args[2][91 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/ram.cpp":17:0)
  FpExt x8062 = x8060 + x8061 * poly_mix[2];
  // loc("zirgen/components/u32.cpp":28:0)
  auto x8063 = args[2][92 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/u32.cpp":28:0)
  FpExt x8064 = x8062 + x8063 * poly_mix[3];
  // loc("zirgen/components/u32.cpp":28:0)
  auto x8065 = args[2][93 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/u32.cpp":28:0)
  FpExt x8066 = x8064 + x8065 * poly_mix[4];
  // loc("zirgen/components/u32.cpp":28:0)
  auto x8067 = args[2][94 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/u32.cpp":28:0)
  FpExt x8068 = x8066 + x8067 * poly_mix[5];
  // loc("zirgen/components/u32.cpp":28:0)
  auto x8069 = args[2][95 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/u32.cpp":28:0)
  FpExt x8070 = x8068 + x8069 * poly_mix[6];
  // loc("zirgen/components/ram.cpp":115:0)
  auto x8071 = args[2][96 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/ram.cpp":115:0)
  FpExt x8072 = x8070 + x8071 * poly_mix[7];
  // loc("zirgen/components/ram.cpp":116:0)
  auto x8073 = args[2][97 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/ram.cpp":116:0)
  FpExt x8074 = x8072 + x8073 * poly_mix[8];
  // loc("./zirgen/components/bits.h":68:0)
  auto x8075 = args[2][69 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x8076 = x8074 + x8075 * poly_mix[9];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x8077 = x8056 + x8008 * x8076 * poly_mix[182];
  // loc("Top/mux(Mux)/ram_load(RamLoadStep)/RamHeader/RamPlonkElement/Reg"("zirgen/components/ram.cpp":55:0))
  auto x8078 = args[2][89 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/ram_load(RamLoadStep)/RamHeader/RamPlonkElement/Reg"("zirgen/components/ram.cpp":56:0))
  auto x8079 = args[2][90 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/ram_load(RamLoadStep)/RamHeader/RamPlonkElement/Reg"("zirgen/components/ram.cpp":57:0))
  auto x8080 = args[2][91 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/ram_load(RamLoadStep)/RamHeader/RamPlonkElement/U32Reg/byte[0](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x8081 = args[2][92 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/ram_load(RamLoadStep)/RamHeader/RamPlonkElement/U32Reg/byte[1](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x8082 = args[2][93 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/ram_load(RamLoadStep)/RamHeader/RamPlonkElement/U32Reg/byte[2](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x8083 = args[2][94 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/ram_load(RamLoadStep)/RamHeader/RamPlonkElement/U32Reg/byte[3](Reg)"("./zirgen/compiler/edsl/component.h":154:0))
  auto x8084 = args[2][95 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/ram_load(RamLoadStep)/RamHeader/RamPlonkVerifier/Reg"("zirgen/components/ram.cpp":60:0))
  auto x8085 = args[2][97 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("zirgen/components/ram.cpp":87:0)
  auto x8086 = x1 - x2279;
  // loc("zirgen/components/ram.cpp":87:0)
  FpExt x8087 = x81 + x8086 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":89:0)
  auto x8088 = x1450 - x8078;
  // loc("zirgen/components/ram.cpp":89:0)
  auto x8089 = x8088 - x0;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8090 = x8089 - x108;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8091 = x8090 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8092 = x8091 - x119;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8093 = x8092 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8094 = x8093 - x121;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8095 = x8094 * x6;
  // loc("./zirgen/components/bits.h":68:0)
  auto x8096 = x707 - x8095;
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x8097 = x8087 + x8096 * poly_mix[1];
  // loc("zirgen/components/ram.cpp":91:0)
  auto x8098 = x7980 * x8085;
  // loc("zirgen/components/ram.cpp":91:0)
  FpExt x8099 = x8097 + x8098 * poly_mix[2];
  // loc("zirgen/components/ram.cpp":85:0)
  FpExt x8100 = x81 + x2929 * x8099 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":95:0)
  auto x8101 = x0 - x2929;
  // loc("zirgen/components/ram.cpp":97:0)
  auto x8102 = x8078 - x1450;
  // loc("zirgen/components/ram.cpp":97:0)
  FpExt x8103 = x81 + x8102 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":99:0)
  auto x8104 = x8079 * x18;
  // loc("zirgen/components/ram.cpp":99:0)
  auto x8105 = x1453 * x18;
  // loc("zirgen/components/ram.cpp":99:0)
  auto x8106 = x8105 + x2279;
  // loc("zirgen/components/ram.cpp":99:0)
  auto x8107 = x8106 - x8104;
  // loc("zirgen/components/ram.cpp":99:0)
  auto x8108 = x8107 + x8080;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8109 = x8108 - x108;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8110 = x8109 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8111 = x8110 - x119;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8112 = x8111 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8113 = x8112 - x121;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8114 = x8113 * x6;
  // loc("./zirgen/components/bits.h":68:0)
  auto x8115 = x707 - x8114;
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x8116 = x8103 + x8115 * poly_mix[1];
  // loc("zirgen/components/ram.cpp":101:0)
  auto x8117 = x3 - x2279;
  // loc("zirgen/components/ram.cpp":101:0)
  auto x8118 = x8081 - x2282;
  // loc("zirgen/components/ram.cpp":101:0)
  FpExt x8119 = x81 + x8118 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":101:0)
  auto x8120 = x8082 - x2285;
  // loc("zirgen/components/ram.cpp":101:0)
  FpExt x8121 = x8119 + x8120 * poly_mix[1];
  // loc("zirgen/components/ram.cpp":101:0)
  auto x8122 = x8083 - x2267;
  // loc("zirgen/components/ram.cpp":101:0)
  FpExt x8123 = x8121 + x8122 * poly_mix[2];
  // loc("zirgen/components/ram.cpp":101:0)
  auto x8124 = x8084 - x2270;
  // loc("zirgen/components/ram.cpp":101:0)
  FpExt x8125 = x8123 + x8124 * poly_mix[3];
  // loc("zirgen/components/ram.cpp":101:0)
  FpExt x8126 = x8116 + x8117 * x8125 * poly_mix[2];
  // loc("zirgen/components/ram.cpp":95:0)
  FpExt x8127 = x8100 + x8101 * x8126 * poly_mix[3];
  // loc("zirgen/components/ram.cpp":104:0)
  auto x8128 = x3608 * x8086;
  // loc("zirgen/components/ram.cpp":105:0)
  auto x8129 = x8086 * x8117;
  // loc("zirgen/components/ram.cpp":106:0)
  auto x8130 = x3608 * x8117;
  // loc("zirgen/components/ram.cpp":109:0)
  FpExt x8131 = x81 + x2937 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":109:0)
  FpExt x8132 = x8127 + x8130 * x8131 * poly_mix[9];
  // loc("zirgen/components/ram.cpp":110:0)
  auto x8133 = x2937 - x0;
  // loc("zirgen/components/ram.cpp":110:0)
  FpExt x8134 = x81 + x8133 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":110:0)
  FpExt x8135 = x8132 + x8128 * x8134 * poly_mix[10];
  // loc("zirgen/components/ram.cpp":111:0)
  auto x8136 = x2937 - x8085;
  // loc("zirgen/components/ram.cpp":111:0)
  FpExt x8137 = x81 + x8136 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":111:0)
  FpExt x8138 = x8135 + x8129 * x8137 * poly_mix[11];
  // loc("zirgen/components/ram.cpp":87:0)
  auto x8139 = x1 - x2839;
  // loc("zirgen/components/ram.cpp":87:0)
  FpExt x8140 = x81 + x8139 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":89:0)
  auto x8141 = x2273 - x1450;
  // loc("zirgen/components/ram.cpp":89:0)
  auto x8142 = x8141 - x0;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8143 = x8142 - x132;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8144 = x8143 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8145 = x8144 - x134;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8146 = x8145 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8147 = x8146 - x145;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8148 = x8147 * x6;
  // loc("./zirgen/components/bits.h":68:0)
  auto x8149 = x710 - x8148;
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x8150 = x8140 + x8149 * poly_mix[1];
  // loc("zirgen/components/ram.cpp":91:0)
  auto x8151 = x7980 * x2937;
  // loc("zirgen/components/ram.cpp":91:0)
  FpExt x8152 = x8150 + x8151 * poly_mix[2];
  // loc("zirgen/components/ram.cpp":85:0)
  FpExt x8153 = x8138 + x2939 * x8152 * poly_mix[12];
  // loc("zirgen/components/ram.cpp":95:0)
  auto x8154 = x0 - x2939;
  // loc("zirgen/components/ram.cpp":97:0)
  auto x8155 = x1450 - x2273;
  // loc("zirgen/components/ram.cpp":97:0)
  FpExt x8156 = x81 + x8155 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":99:0)
  auto x8157 = x2276 * x18;
  // loc("zirgen/components/ram.cpp":99:0)
  auto x8158 = x8157 + x2839;
  // loc("zirgen/components/ram.cpp":99:0)
  auto x8159 = x8158 - x8105;
  // loc("zirgen/components/ram.cpp":99:0)
  auto x8160 = x8159 + x2279;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8161 = x8160 - x132;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8162 = x8161 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8163 = x8162 - x134;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8164 = x8163 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8165 = x8164 - x145;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8166 = x8165 * x6;
  // loc("./zirgen/components/bits.h":68:0)
  auto x8167 = x710 - x8166;
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x8168 = x8156 + x8167 * poly_mix[1];
  // loc("zirgen/components/ram.cpp":101:0)
  auto x8169 = x3 - x2839;
  // loc("zirgen/components/ram.cpp":101:0)
  auto x8170 = x2282 - x2847;
  // loc("zirgen/components/ram.cpp":101:0)
  FpExt x8171 = x81 + x8170 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":101:0)
  auto x8172 = x2285 - x2855;
  // loc("zirgen/components/ram.cpp":101:0)
  FpExt x8173 = x8171 + x8172 * poly_mix[1];
  // loc("zirgen/components/ram.cpp":101:0)
  auto x8174 = x2267 - x2863;
  // loc("zirgen/components/ram.cpp":101:0)
  FpExt x8175 = x8173 + x8174 * poly_mix[2];
  // loc("zirgen/components/ram.cpp":101:0)
  auto x8176 = x2270 - x2871;
  // loc("zirgen/components/ram.cpp":101:0)
  FpExt x8177 = x8175 + x8176 * poly_mix[3];
  // loc("zirgen/components/ram.cpp":101:0)
  FpExt x8178 = x8168 + x8169 * x8177 * poly_mix[2];
  // loc("zirgen/components/ram.cpp":95:0)
  FpExt x8179 = x8153 + x8154 * x8178 * poly_mix[15];
  // loc("zirgen/components/ram.cpp":104:0)
  auto x8180 = x6834 * x8139;
  // loc("zirgen/components/ram.cpp":105:0)
  auto x8181 = x8139 * x8169;
  // loc("zirgen/components/ram.cpp":106:0)
  auto x8182 = x6834 * x8169;
  // loc("zirgen/components/ram.cpp":109:0)
  FpExt x8183 = x81 + x2947 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":109:0)
  FpExt x8184 = x8179 + x8182 * x8183 * poly_mix[21];
  // loc("zirgen/components/ram.cpp":110:0)
  auto x8185 = x2947 - x0;
  // loc("zirgen/components/ram.cpp":110:0)
  FpExt x8186 = x81 + x8185 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":110:0)
  FpExt x8187 = x8184 + x8180 * x8186 * poly_mix[22];
  // loc("zirgen/components/ram.cpp":111:0)
  auto x8188 = x2947 - x2937;
  // loc("zirgen/components/ram.cpp":111:0)
  FpExt x8189 = x81 + x8188 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":111:0)
  FpExt x8190 = x8187 + x8181 * x8189 * poly_mix[23];
  // loc("zirgen/components/ram.cpp":87:0)
  auto x8191 = x1 - x2889;
  // loc("zirgen/components/ram.cpp":87:0)
  FpExt x8192 = x81 + x8191 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":89:0)
  auto x8193 = x2879 - x2273;
  // loc("zirgen/components/ram.cpp":89:0)
  auto x8194 = x8193 - x0;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8195 = x8194 - x147;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8196 = x8195 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8197 = x8196 - x158;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8198 = x8197 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8199 = x8198 - x160;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8200 = x8199 * x6;
  // loc("./zirgen/components/bits.h":68:0)
  auto x8201 = x3127 - x8200;
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x8202 = x8192 + x8201 * poly_mix[1];
  // loc("zirgen/components/ram.cpp":91:0)
  auto x8203 = x7980 * x2947;
  // loc("zirgen/components/ram.cpp":91:0)
  FpExt x8204 = x8202 + x8203 * poly_mix[2];
  // loc("zirgen/components/ram.cpp":85:0)
  FpExt x8205 = x8190 + x2955 * x8204 * poly_mix[24];
  // loc("zirgen/components/ram.cpp":95:0)
  auto x8206 = x0 - x2955;
  // loc("zirgen/components/ram.cpp":97:0)
  auto x8207 = x2273 - x2879;
  // loc("zirgen/components/ram.cpp":97:0)
  FpExt x8208 = x81 + x8207 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":99:0)
  auto x8209 = x2881 * x18;
  // loc("zirgen/components/ram.cpp":99:0)
  auto x8210 = x8209 + x2889;
  // loc("zirgen/components/ram.cpp":99:0)
  auto x8211 = x8210 - x8157;
  // loc("zirgen/components/ram.cpp":99:0)
  auto x8212 = x8211 + x2839;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8213 = x8212 - x147;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8214 = x8213 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8215 = x8214 - x158;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8216 = x8215 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8217 = x8216 - x160;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8218 = x8217 * x6;
  // loc("./zirgen/components/bits.h":68:0)
  auto x8219 = x3127 - x8218;
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x8220 = x8208 + x8219 * poly_mix[1];
  // loc("zirgen/components/ram.cpp":101:0)
  auto x8221 = x3 - x2889;
  // loc("zirgen/components/ram.cpp":101:0)
  auto x8222 = x2847 - x2897;
  // loc("zirgen/components/ram.cpp":101:0)
  FpExt x8223 = x81 + x8222 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":101:0)
  auto x8224 = x2855 - x2905;
  // loc("zirgen/components/ram.cpp":101:0)
  FpExt x8225 = x8223 + x8224 * poly_mix[1];
  // loc("zirgen/components/ram.cpp":101:0)
  auto x8226 = x2863 - x2913;
  // loc("zirgen/components/ram.cpp":101:0)
  FpExt x8227 = x8225 + x8226 * poly_mix[2];
  // loc("zirgen/components/ram.cpp":101:0)
  auto x8228 = x2871 - x2921;
  // loc("zirgen/components/ram.cpp":101:0)
  FpExt x8229 = x8227 + x8228 * poly_mix[3];
  // loc("zirgen/components/ram.cpp":101:0)
  FpExt x8230 = x8220 + x8221 * x8229 * poly_mix[2];
  // loc("zirgen/components/ram.cpp":95:0)
  FpExt x8231 = x8205 + x8206 * x8230 * poly_mix[27];
  // loc("zirgen/components/ram.cpp":104:0)
  auto x8232 = x0 - x2889;
  // loc("zirgen/components/ram.cpp":104:0)
  auto x8233 = x8232 * x8191;
  // loc("zirgen/components/ram.cpp":105:0)
  auto x8234 = x8191 * x8221;
  // loc("zirgen/components/ram.cpp":106:0)
  auto x8235 = x8232 * x8221;
  // loc("zirgen/components/ram.cpp":109:0)
  FpExt x8236 = x81 + x2963 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":109:0)
  FpExt x8237 = x8231 + x8235 * x8236 * poly_mix[33];
  // loc("zirgen/components/ram.cpp":110:0)
  auto x8238 = x2963 - x0;
  // loc("zirgen/components/ram.cpp":110:0)
  FpExt x8239 = x81 + x8238 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":110:0)
  FpExt x8240 = x8237 + x8233 * x8239 * poly_mix[34];
  // loc("zirgen/components/ram.cpp":111:0)
  auto x8241 = x2963 - x2947;
  // loc("zirgen/components/ram.cpp":111:0)
  FpExt x8242 = x81 + x8241 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":111:0)
  FpExt x8243 = x8240 + x8234 * x8242 * poly_mix[35];
  // loc("zirgen/components/ram.cpp":87:0)
  auto x8244 = x1 - x8061;
  // loc("zirgen/components/ram.cpp":87:0)
  FpExt x8245 = x81 + x8244 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":89:0)
  auto x8246 = x8057 - x2879;
  // loc("zirgen/components/ram.cpp":89:0)
  auto x8247 = x8246 - x0;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8248 = x8247 - x86;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8249 = x8248 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8250 = x8249 - x88;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8251 = x8250 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8252 = x8251 - x106;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8253 = x8252 * x6;
  // loc("./zirgen/components/bits.h":68:0)
  auto x8254 = x8075 - x8253;
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x8255 = x8245 + x8254 * poly_mix[1];
  // loc("zirgen/components/ram.cpp":91:0)
  auto x8256 = x7980 * x2963;
  // loc("zirgen/components/ram.cpp":91:0)
  FpExt x8257 = x8255 + x8256 * poly_mix[2];
  // loc("zirgen/components/ram.cpp":85:0)
  FpExt x8258 = x8243 + x8071 * x8257 * poly_mix[36];
  // loc("zirgen/components/ram.cpp":95:0)
  auto x8259 = x0 - x8071;
  // loc("zirgen/components/ram.cpp":97:0)
  auto x8260 = x2879 - x8057;
  // loc("zirgen/components/ram.cpp":97:0)
  FpExt x8261 = x81 + x8260 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":99:0)
  auto x8262 = x8059 * x18;
  // loc("zirgen/components/ram.cpp":99:0)
  auto x8263 = x8262 + x8061;
  // loc("zirgen/components/ram.cpp":99:0)
  auto x8264 = x8263 - x8209;
  // loc("zirgen/components/ram.cpp":99:0)
  auto x8265 = x8264 + x2889;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8266 = x8265 - x86;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8267 = x8266 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8268 = x8267 - x88;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8269 = x8268 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8270 = x8269 - x106;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8271 = x8270 * x6;
  // loc("./zirgen/components/bits.h":68:0)
  auto x8272 = x8075 - x8271;
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x8273 = x8261 + x8272 * poly_mix[1];
  // loc("zirgen/components/ram.cpp":101:0)
  auto x8274 = x3 - x8061;
  // loc("zirgen/components/ram.cpp":101:0)
  auto x8275 = x2897 - x8063;
  // loc("zirgen/components/ram.cpp":101:0)
  FpExt x8276 = x81 + x8275 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":101:0)
  auto x8277 = x2905 - x8065;
  // loc("zirgen/components/ram.cpp":101:0)
  FpExt x8278 = x8276 + x8277 * poly_mix[1];
  // loc("zirgen/components/ram.cpp":101:0)
  auto x8279 = x2913 - x8067;
  // loc("zirgen/components/ram.cpp":101:0)
  FpExt x8280 = x8278 + x8279 * poly_mix[2];
  // loc("zirgen/components/ram.cpp":101:0)
  auto x8281 = x2921 - x8069;
  // loc("zirgen/components/ram.cpp":101:0)
  FpExt x8282 = x8280 + x8281 * poly_mix[3];
  // loc("zirgen/components/ram.cpp":101:0)
  FpExt x8283 = x8273 + x8274 * x8282 * poly_mix[2];
  // loc("zirgen/components/ram.cpp":95:0)
  FpExt x8284 = x8258 + x8259 * x8283 * poly_mix[39];
  // loc("zirgen/components/ram.cpp":104:0)
  auto x8285 = x0 - x8061;
  // loc("zirgen/components/ram.cpp":104:0)
  auto x8286 = x8285 * x8244;
  // loc("zirgen/components/ram.cpp":105:0)
  auto x8287 = x8244 * x8274;
  // loc("zirgen/components/ram.cpp":106:0)
  auto x8288 = x8285 * x8274;
  // loc("zirgen/components/ram.cpp":109:0)
  FpExt x8289 = x81 + x8073 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":109:0)
  FpExt x8290 = x8284 + x8288 * x8289 * poly_mix[45];
  // loc("zirgen/components/ram.cpp":110:0)
  auto x8291 = x8073 - x0;
  // loc("zirgen/components/ram.cpp":110:0)
  FpExt x8292 = x81 + x8291 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":110:0)
  FpExt x8293 = x8290 + x8286 * x8292 * poly_mix[46];
  // loc("zirgen/components/ram.cpp":111:0)
  auto x8294 = x8073 - x2963;
  // loc("zirgen/components/ram.cpp":111:0)
  FpExt x8295 = x81 + x8294 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":111:0)
  FpExt x8296 = x8293 + x8287 * x8295 * poly_mix[47];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x8297 = x8077 + x396 * x8296 * poly_mix[183];
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8298 = x8089 - x132;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8299 = x8298 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8300 = x8299 - x134;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8301 = x8300 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8302 = x8301 - x145;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8303 = x8302 * x6;
  // loc("./zirgen/components/bits.h":68:0)
  auto x8304 = x3127 - x8303;
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x8305 = x8087 + x8304 * poly_mix[1];
  // loc("zirgen/components/ram.cpp":91:0)
  FpExt x8306 = x8305 + x8098 * poly_mix[2];
  // loc("zirgen/components/ram.cpp":85:0)
  FpExt x8307 = x81 + x2929 * x8306 * poly_mix[0];
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8308 = x8108 - x132;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8309 = x8308 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8310 = x8309 - x134;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8311 = x8310 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8312 = x8311 - x145;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8313 = x8312 * x6;
  // loc("./zirgen/components/bits.h":68:0)
  auto x8314 = x3127 - x8313;
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x8315 = x8103 + x8314 * poly_mix[1];
  // loc("zirgen/components/ram.cpp":101:0)
  FpExt x8316 = x8315 + x8117 * x8125 * poly_mix[2];
  // loc("zirgen/components/ram.cpp":95:0)
  FpExt x8317 = x8307 + x8101 * x8316 * poly_mix[3];
  // loc("zirgen/components/ram.cpp":109:0)
  FpExt x8318 = x8317 + x8130 * x8131 * poly_mix[9];
  // loc("zirgen/components/ram.cpp":110:0)
  FpExt x8319 = x8318 + x8128 * x8134 * poly_mix[10];
  // loc("zirgen/components/ram.cpp":111:0)
  FpExt x8320 = x8319 + x8129 * x8137 * poly_mix[11];
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8321 = x8142 - x147;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8322 = x8321 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8323 = x8322 - x158;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8324 = x8323 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8325 = x8324 - x160;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8326 = x8325 * x6;
  // loc("./zirgen/components/bits.h":68:0)
  auto x8327 = x3137 - x8326;
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x8328 = x8140 + x8327 * poly_mix[1];
  // loc("zirgen/components/ram.cpp":91:0)
  FpExt x8329 = x8328 + x8151 * poly_mix[2];
  // loc("zirgen/components/ram.cpp":85:0)
  FpExt x8330 = x8320 + x2939 * x8329 * poly_mix[12];
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8331 = x8160 - x147;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8332 = x8331 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8333 = x8332 - x158;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8334 = x8333 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8335 = x8334 - x160;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8336 = x8335 * x6;
  // loc("./zirgen/components/bits.h":68:0)
  auto x8337 = x3137 - x8336;
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x8338 = x8156 + x8337 * poly_mix[1];
  // loc("zirgen/components/ram.cpp":101:0)
  FpExt x8339 = x8338 + x8169 * x8177 * poly_mix[2];
  // loc("zirgen/components/ram.cpp":95:0)
  FpExt x8340 = x8330 + x8154 * x8339 * poly_mix[15];
  // loc("zirgen/components/ram.cpp":109:0)
  FpExt x8341 = x8340 + x8182 * x8183 * poly_mix[21];
  // loc("zirgen/components/ram.cpp":110:0)
  FpExt x8342 = x8341 + x8180 * x8186 * poly_mix[22];
  // loc("zirgen/components/ram.cpp":111:0)
  FpExt x8343 = x8342 + x8181 * x8189 * poly_mix[23];
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8344 = x8194 - x171;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8345 = x8344 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8346 = x8345 - x173;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8347 = x8346 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8348 = x8347 - x184;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8349 = x8348 * x6;
  // loc("./zirgen/components/bits.h":68:0)
  auto x8350 = x3165 - x8349;
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x8351 = x8192 + x8350 * poly_mix[1];
  // loc("zirgen/components/ram.cpp":91:0)
  FpExt x8352 = x8351 + x8203 * poly_mix[2];
  // loc("zirgen/components/ram.cpp":85:0)
  FpExt x8353 = x8343 + x2955 * x8352 * poly_mix[24];
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8354 = x8212 - x171;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8355 = x8354 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8356 = x8355 - x173;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8357 = x8356 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8358 = x8357 - x184;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8359 = x8358 * x6;
  // loc("./zirgen/components/bits.h":68:0)
  auto x8360 = x3165 - x8359;
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x8361 = x8208 + x8360 * poly_mix[1];
  // loc("zirgen/components/ram.cpp":101:0)
  FpExt x8362 = x8361 + x8221 * x8229 * poly_mix[2];
  // loc("zirgen/components/ram.cpp":95:0)
  FpExt x8363 = x8353 + x8206 * x8362 * poly_mix[27];
  // loc("zirgen/components/ram.cpp":109:0)
  FpExt x8364 = x8363 + x8235 * x8236 * poly_mix[33];
  // loc("zirgen/components/ram.cpp":110:0)
  FpExt x8365 = x8364 + x8233 * x8239 * poly_mix[34];
  // loc("zirgen/components/ram.cpp":111:0)
  FpExt x8366 = x8365 + x8234 * x8242 * poly_mix[35];
  // loc("zirgen/components/ram.cpp":85:0)
  FpExt x8367 = x8366 + x8071 * x8257 * poly_mix[36];
  // loc("zirgen/components/ram.cpp":95:0)
  FpExt x8368 = x8367 + x8259 * x8283 * poly_mix[39];
  // loc("zirgen/components/ram.cpp":109:0)
  FpExt x8369 = x8368 + x8288 * x8289 * poly_mix[45];
  // loc("zirgen/components/ram.cpp":110:0)
  FpExt x8370 = x8369 + x8286 * x8292 * poly_mix[46];
  // loc("zirgen/components/ram.cpp":111:0)
  FpExt x8371 = x8370 + x8287 * x8295 * poly_mix[47];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x8372 = x8297 + x515 * x8371 * poly_mix[184];
  // loc("zirgen/components/ram.cpp":87:0)
  auto x8373 = x1 - x2285;
  // loc("zirgen/components/ram.cpp":87:0)
  FpExt x8374 = x81 + x8373 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":89:0)
  auto x8375 = x2279 - x8078;
  // loc("zirgen/components/ram.cpp":89:0)
  auto x8376 = x8375 - x0;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8377 = x8376 - x132;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8378 = x8377 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8379 = x8378 - x134;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8380 = x8379 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8381 = x8380 - x145;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8382 = x8381 * x6;
  // loc("./zirgen/components/bits.h":68:0)
  auto x8383 = x3127 - x8382;
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x8384 = x8374 + x8383 * poly_mix[1];
  // loc("zirgen/components/ram.cpp":91:0)
  FpExt x8385 = x8384 + x8098 * poly_mix[2];
  // loc("zirgen/components/ram.cpp":85:0)
  FpExt x8386 = x81 + x2939 * x8385 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":97:0)
  auto x8387 = x8078 - x2279;
  // loc("zirgen/components/ram.cpp":97:0)
  FpExt x8388 = x81 + x8387 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":99:0)
  auto x8389 = x2282 * x18;
  // loc("zirgen/components/ram.cpp":99:0)
  auto x8390 = x8389 + x2285;
  // loc("zirgen/components/ram.cpp":99:0)
  auto x8391 = x8390 - x8104;
  // loc("zirgen/components/ram.cpp":99:0)
  auto x8392 = x8391 + x8080;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8393 = x8392 - x132;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8394 = x8393 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8395 = x8394 - x134;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8396 = x8395 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8397 = x8396 - x145;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8398 = x8397 * x6;
  // loc("./zirgen/components/bits.h":68:0)
  auto x8399 = x3127 - x8398;
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x8400 = x8388 + x8399 * poly_mix[1];
  // loc("zirgen/components/ram.cpp":101:0)
  auto x8401 = x3 - x2285;
  // loc("zirgen/components/ram.cpp":101:0)
  auto x8402 = x8081 - x2267;
  // loc("zirgen/components/ram.cpp":101:0)
  FpExt x8403 = x81 + x8402 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":101:0)
  auto x8404 = x8082 - x2270;
  // loc("zirgen/components/ram.cpp":101:0)
  FpExt x8405 = x8403 + x8404 * poly_mix[1];
  // loc("zirgen/components/ram.cpp":101:0)
  auto x8406 = x8083 - x2273;
  // loc("zirgen/components/ram.cpp":101:0)
  FpExt x8407 = x8405 + x8406 * poly_mix[2];
  // loc("zirgen/components/ram.cpp":101:0)
  auto x8408 = x8084 - x2276;
  // loc("zirgen/components/ram.cpp":101:0)
  FpExt x8409 = x8407 + x8408 * poly_mix[3];
  // loc("zirgen/components/ram.cpp":101:0)
  FpExt x8410 = x8400 + x8401 * x8409 * poly_mix[2];
  // loc("zirgen/components/ram.cpp":95:0)
  FpExt x8411 = x8386 + x8154 * x8410 * poly_mix[3];
  // loc("zirgen/components/ram.cpp":104:0)
  auto x8412 = x0 - x2285;
  // loc("zirgen/components/ram.cpp":104:0)
  auto x8413 = x8412 * x8373;
  // loc("zirgen/components/ram.cpp":105:0)
  auto x8414 = x8373 * x8401;
  // loc("zirgen/components/ram.cpp":106:0)
  auto x8415 = x8412 * x8401;
  // loc("zirgen/components/ram.cpp":109:0)
  FpExt x8416 = x8411 + x8415 * x8183 * poly_mix[9];
  // loc("zirgen/components/ram.cpp":110:0)
  FpExt x8417 = x8416 + x8413 * x8186 * poly_mix[10];
  // loc("zirgen/components/ram.cpp":111:0)
  auto x8418 = x2947 - x8085;
  // loc("zirgen/components/ram.cpp":111:0)
  FpExt x8419 = x81 + x8418 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":111:0)
  FpExt x8420 = x8417 + x8414 * x8419 * poly_mix[11];
  // loc("zirgen/components/ram.cpp":87:0)
  auto x8421 = x1 - x2855;
  // loc("zirgen/components/ram.cpp":87:0)
  FpExt x8422 = x81 + x8421 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":89:0)
  auto x8423 = x2839 - x2279;
  // loc("zirgen/components/ram.cpp":89:0)
  auto x8424 = x8423 - x0;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8425 = x8424 - x147;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8426 = x8425 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8427 = x8426 - x158;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8428 = x8427 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8429 = x8428 - x160;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8430 = x8429 * x6;
  // loc("./zirgen/components/bits.h":68:0)
  auto x8431 = x3137 - x8430;
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x8432 = x8422 + x8431 * poly_mix[1];
  // loc("zirgen/components/ram.cpp":91:0)
  FpExt x8433 = x8432 + x8203 * poly_mix[2];
  // loc("zirgen/components/ram.cpp":85:0)
  FpExt x8434 = x8420 + x2955 * x8433 * poly_mix[12];
  // loc("zirgen/components/ram.cpp":97:0)
  auto x8435 = x2279 - x2839;
  // loc("zirgen/components/ram.cpp":97:0)
  FpExt x8436 = x81 + x8435 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":99:0)
  auto x8437 = x2847 * x18;
  // loc("zirgen/components/ram.cpp":99:0)
  auto x8438 = x8437 + x2855;
  // loc("zirgen/components/ram.cpp":99:0)
  auto x8439 = x8438 - x8389;
  // loc("zirgen/components/ram.cpp":99:0)
  auto x8440 = x8439 + x2285;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8441 = x8440 - x147;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8442 = x8441 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8443 = x8442 - x158;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8444 = x8443 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8445 = x8444 - x160;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8446 = x8445 * x6;
  // loc("./zirgen/components/bits.h":68:0)
  auto x8447 = x3137 - x8446;
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x8448 = x8436 + x8447 * poly_mix[1];
  // loc("zirgen/components/ram.cpp":101:0)
  auto x8449 = x3 - x2855;
  // loc("zirgen/components/ram.cpp":101:0)
  FpExt x8450 = x81 + x8174 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":101:0)
  FpExt x8451 = x8450 + x8176 * poly_mix[1];
  // loc("zirgen/components/ram.cpp":101:0)
  FpExt x8452 = x8451 + x8207 * poly_mix[2];
  // loc("zirgen/components/ram.cpp":101:0)
  auto x8453 = x2276 - x2881;
  // loc("zirgen/components/ram.cpp":101:0)
  FpExt x8454 = x8452 + x8453 * poly_mix[3];
  // loc("zirgen/components/ram.cpp":101:0)
  FpExt x8455 = x8448 + x8449 * x8454 * poly_mix[2];
  // loc("zirgen/components/ram.cpp":95:0)
  FpExt x8456 = x8434 + x8206 * x8455 * poly_mix[15];
  // loc("zirgen/components/ram.cpp":104:0)
  auto x8457 = x0 - x2855;
  // loc("zirgen/components/ram.cpp":104:0)
  auto x8458 = x8457 * x8421;
  // loc("zirgen/components/ram.cpp":105:0)
  auto x8459 = x8421 * x8449;
  // loc("zirgen/components/ram.cpp":106:0)
  auto x8460 = x8457 * x8449;
  // loc("zirgen/components/ram.cpp":109:0)
  FpExt x8461 = x8456 + x8460 * x8236 * poly_mix[21];
  // loc("zirgen/components/ram.cpp":110:0)
  FpExt x8462 = x8461 + x8458 * x8239 * poly_mix[22];
  // loc("zirgen/components/ram.cpp":111:0)
  FpExt x8463 = x8462 + x8459 * x8242 * poly_mix[23];
  // loc("zirgen/components/ram.cpp":87:0)
  auto x8464 = x1 - x2905;
  // loc("zirgen/components/ram.cpp":87:0)
  FpExt x8465 = x81 + x8464 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":89:0)
  auto x8466 = x2889 - x2839;
  // loc("zirgen/components/ram.cpp":89:0)
  auto x8467 = x8466 - x0;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8468 = x8467 - x171;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8469 = x8468 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8470 = x8469 - x173;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8471 = x8470 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8472 = x8471 - x184;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8473 = x8472 * x6;
  // loc("./zirgen/components/bits.h":68:0)
  auto x8474 = x3165 - x8473;
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x8475 = x8465 + x8474 * poly_mix[1];
  // loc("zirgen/components/ram.cpp":91:0)
  FpExt x8476 = x8475 + x8256 * poly_mix[2];
  // loc("zirgen/components/ram.cpp":85:0)
  FpExt x8477 = x8463 + x2971 * x8476 * poly_mix[24];
  // loc("zirgen/components/ram.cpp":95:0)
  auto x8478 = x0 - x2971;
  // loc("zirgen/components/ram.cpp":97:0)
  auto x8479 = x2839 - x2889;
  // loc("zirgen/components/ram.cpp":97:0)
  FpExt x8480 = x81 + x8479 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":99:0)
  auto x8481 = x2897 * x18;
  // loc("zirgen/components/ram.cpp":99:0)
  auto x8482 = x8481 + x2905;
  // loc("zirgen/components/ram.cpp":99:0)
  auto x8483 = x8482 - x8437;
  // loc("zirgen/components/ram.cpp":99:0)
  auto x8484 = x8483 + x2855;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8485 = x8484 - x171;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8486 = x8485 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8487 = x8486 - x173;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8488 = x8487 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8489 = x8488 - x184;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8490 = x8489 * x6;
  // loc("./zirgen/components/bits.h":68:0)
  auto x8491 = x3165 - x8490;
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x8492 = x8480 + x8491 * poly_mix[1];
  // loc("zirgen/components/ram.cpp":101:0)
  auto x8493 = x3 - x2905;
  // loc("zirgen/components/ram.cpp":101:0)
  FpExt x8494 = x81 + x8226 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":101:0)
  FpExt x8495 = x8494 + x8228 * poly_mix[1];
  // loc("zirgen/components/ram.cpp":101:0)
  auto x8496 = x2879 - x2929;
  // loc("zirgen/components/ram.cpp":101:0)
  FpExt x8497 = x8495 + x8496 * poly_mix[2];
  // loc("zirgen/components/ram.cpp":101:0)
  auto x8498 = x2881 - x2937;
  // loc("zirgen/components/ram.cpp":101:0)
  FpExt x8499 = x8497 + x8498 * poly_mix[3];
  // loc("zirgen/components/ram.cpp":101:0)
  FpExt x8500 = x8492 + x8493 * x8499 * poly_mix[2];
  // loc("zirgen/components/ram.cpp":95:0)
  FpExt x8501 = x8477 + x8478 * x8500 * poly_mix[27];
  // loc("zirgen/components/ram.cpp":104:0)
  auto x8502 = x0 - x2905;
  // loc("zirgen/components/ram.cpp":104:0)
  auto x8503 = x8502 * x8464;
  // loc("zirgen/components/ram.cpp":105:0)
  auto x8504 = x8464 * x8493;
  // loc("zirgen/components/ram.cpp":106:0)
  auto x8505 = x8502 * x8493;
  // loc("zirgen/components/ram.cpp":109:0)
  FpExt x8506 = x81 + x2979 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":109:0)
  FpExt x8507 = x8501 + x8505 * x8506 * poly_mix[33];
  // loc("zirgen/components/ram.cpp":110:0)
  auto x8508 = x2979 - x0;
  // loc("zirgen/components/ram.cpp":110:0)
  FpExt x8509 = x81 + x8508 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":110:0)
  FpExt x8510 = x8507 + x8503 * x8509 * poly_mix[34];
  // loc("zirgen/components/ram.cpp":111:0)
  auto x8511 = x2979 - x2963;
  // loc("zirgen/components/ram.cpp":111:0)
  FpExt x8512 = x81 + x8511 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":111:0)
  FpExt x8513 = x8510 + x8504 * x8512 * poly_mix[35];
  // loc("zirgen/components/ram.cpp":89:0)
  auto x8514 = x8057 - x2889;
  // loc("zirgen/components/ram.cpp":89:0)
  auto x8515 = x8514 - x0;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8516 = x8515 - x86;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8517 = x8516 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8518 = x8517 - x88;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8519 = x8518 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8520 = x8519 - x106;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8521 = x8520 * x6;
  // loc("./zirgen/components/bits.h":68:0)
  auto x8522 = x8075 - x8521;
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x8523 = x8245 + x8522 * poly_mix[1];
  // loc("zirgen/components/ram.cpp":91:0)
  auto x8524 = x7980 * x2979;
  // loc("zirgen/components/ram.cpp":91:0)
  FpExt x8525 = x8523 + x8524 * poly_mix[2];
  // loc("zirgen/components/ram.cpp":85:0)
  FpExt x8526 = x8513 + x8071 * x8525 * poly_mix[36];
  // loc("zirgen/components/ram.cpp":97:0)
  auto x8527 = x2889 - x8057;
  // loc("zirgen/components/ram.cpp":97:0)
  FpExt x8528 = x81 + x8527 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":99:0)
  auto x8529 = x8263 - x8481;
  // loc("zirgen/components/ram.cpp":99:0)
  auto x8530 = x8529 + x2905;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8531 = x8530 - x86;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8532 = x8531 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8533 = x8532 - x88;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8534 = x8533 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8535 = x8534 - x106;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8536 = x8535 * x6;
  // loc("./zirgen/components/bits.h":68:0)
  auto x8537 = x8075 - x8536;
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x8538 = x8528 + x8537 * poly_mix[1];
  // loc("zirgen/components/ram.cpp":101:0)
  auto x8539 = x2913 - x8063;
  // loc("zirgen/components/ram.cpp":101:0)
  FpExt x8540 = x81 + x8539 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":101:0)
  auto x8541 = x2921 - x8065;
  // loc("zirgen/components/ram.cpp":101:0)
  FpExt x8542 = x8540 + x8541 * poly_mix[1];
  // loc("zirgen/components/ram.cpp":101:0)
  auto x8543 = x2929 - x8067;
  // loc("zirgen/components/ram.cpp":101:0)
  FpExt x8544 = x8542 + x8543 * poly_mix[2];
  // loc("zirgen/components/ram.cpp":101:0)
  auto x8545 = x2937 - x8069;
  // loc("zirgen/components/ram.cpp":101:0)
  FpExt x8546 = x8544 + x8545 * poly_mix[3];
  // loc("zirgen/components/ram.cpp":101:0)
  FpExt x8547 = x8538 + x8274 * x8546 * poly_mix[2];
  // loc("zirgen/components/ram.cpp":95:0)
  FpExt x8548 = x8526 + x8259 * x8547 * poly_mix[39];
  // loc("zirgen/components/ram.cpp":109:0)
  FpExt x8549 = x8548 + x8288 * x8289 * poly_mix[45];
  // loc("zirgen/components/ram.cpp":110:0)
  FpExt x8550 = x8549 + x8286 * x8292 * poly_mix[46];
  // loc("zirgen/components/ram.cpp":111:0)
  auto x8551 = x8073 - x2979;
  // loc("zirgen/components/ram.cpp":111:0)
  FpExt x8552 = x81 + x8551 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":111:0)
  FpExt x8553 = x8550 + x8287 * x8552 * poly_mix[47];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x8554 = x81 + x1140 * x8553 * poly_mix[0];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x8555 = x8554 + x1669 * x8553 * poly_mix[48];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x8556 = x8555 + x1876 * x8553 * poly_mix[96];
  // loc("zirgen/components/ram.cpp":89:0)
  auto x8557 = x2839 - x8078;
  // loc("zirgen/components/ram.cpp":89:0)
  auto x8558 = x8557 - x0;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8559 = x8558 - x132;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8560 = x8559 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8561 = x8560 - x134;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8562 = x8561 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8563 = x8562 - x145;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8564 = x8563 * x6;
  // loc("./zirgen/components/bits.h":68:0)
  auto x8565 = x3127 - x8564;
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x8566 = x8422 + x8565 * poly_mix[1];
  // loc("zirgen/components/ram.cpp":91:0)
  FpExt x8567 = x8566 + x8098 * poly_mix[2];
  // loc("zirgen/components/ram.cpp":85:0)
  FpExt x8568 = x81 + x1203 * x8567 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":97:0)
  auto x8569 = x8078 - x2839;
  // loc("zirgen/components/ram.cpp":97:0)
  FpExt x8570 = x81 + x8569 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":99:0)
  auto x8571 = x8438 - x8104;
  // loc("zirgen/components/ram.cpp":99:0)
  auto x8572 = x8571 + x8080;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8573 = x8572 - x132;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8574 = x8573 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8575 = x8574 - x134;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8576 = x8575 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8577 = x8576 - x145;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8578 = x8577 * x6;
  // loc("./zirgen/components/bits.h":68:0)
  auto x8579 = x3127 - x8578;
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x8580 = x8570 + x8579 * poly_mix[1];
  // loc("zirgen/components/ram.cpp":101:0)
  auto x8581 = x8081 - x2863;
  // loc("zirgen/components/ram.cpp":101:0)
  FpExt x8582 = x81 + x8581 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":101:0)
  auto x8583 = x8082 - x2871;
  // loc("zirgen/components/ram.cpp":101:0)
  FpExt x8584 = x8582 + x8583 * poly_mix[1];
  // loc("zirgen/components/ram.cpp":101:0)
  auto x8585 = x8083 - x2879;
  // loc("zirgen/components/ram.cpp":101:0)
  FpExt x8586 = x8584 + x8585 * poly_mix[2];
  // loc("zirgen/components/ram.cpp":101:0)
  auto x8587 = x8084 - x2881;
  // loc("zirgen/components/ram.cpp":101:0)
  FpExt x8588 = x8586 + x8587 * poly_mix[3];
  // loc("zirgen/components/ram.cpp":101:0)
  FpExt x8589 = x8580 + x8449 * x8588 * poly_mix[2];
  // loc("zirgen/components/ram.cpp":95:0)
  FpExt x8590 = x8568 + x7957 * x8589 * poly_mix[3];
  // loc("zirgen/components/ram.cpp":109:0)
  FpExt x8591 = x81 + x1202 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":109:0)
  FpExt x8592 = x8590 + x8460 * x8591 * poly_mix[9];
  // loc("zirgen/components/ram.cpp":110:0)
  auto x8593 = x1202 - x0;
  // loc("zirgen/components/ram.cpp":110:0)
  FpExt x8594 = x81 + x8593 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":110:0)
  FpExt x8595 = x8592 + x8458 * x8594 * poly_mix[10];
  // loc("zirgen/components/ram.cpp":111:0)
  auto x8596 = x1202 - x8085;
  // loc("zirgen/components/ram.cpp":111:0)
  FpExt x8597 = x81 + x8596 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":111:0)
  FpExt x8598 = x8595 + x8459 * x8597 * poly_mix[11];
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8599 = x8467 - x147;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8600 = x8599 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8601 = x8600 - x158;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8602 = x8601 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8603 = x8602 - x160;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8604 = x8603 * x6;
  // loc("./zirgen/components/bits.h":68:0)
  auto x8605 = x3137 - x8604;
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x8606 = x8465 + x8605 * poly_mix[1];
  // loc("zirgen/components/ram.cpp":91:0)
  auto x8607 = x7980 * x1202;
  // loc("zirgen/components/ram.cpp":91:0)
  FpExt x8608 = x8606 + x8607 * poly_mix[2];
  // loc("zirgen/components/ram.cpp":85:0)
  FpExt x8609 = x8598 + x1411 * x8608 * poly_mix[12];
  // loc("zirgen/components/ram.cpp":95:0)
  auto x8610 = x0 - x1411;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8611 = x8484 - x147;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8612 = x8611 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8613 = x8612 - x158;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8614 = x8613 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8615 = x8614 - x160;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8616 = x8615 * x6;
  // loc("./zirgen/components/bits.h":68:0)
  auto x8617 = x3137 - x8616;
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x8618 = x8480 + x8617 * poly_mix[1];
  // loc("zirgen/components/ram.cpp":101:0)
  FpExt x8619 = x8618 + x8493 * x8499 * poly_mix[2];
  // loc("zirgen/components/ram.cpp":95:0)
  FpExt x8620 = x8609 + x8610 * x8619 * poly_mix[15];
  // loc("zirgen/components/ram.cpp":109:0)
  FpExt x8621 = x81 + x1479 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":109:0)
  FpExt x8622 = x8620 + x8505 * x8621 * poly_mix[21];
  // loc("zirgen/components/ram.cpp":110:0)
  auto x8623 = x1479 - x0;
  // loc("zirgen/components/ram.cpp":110:0)
  FpExt x8624 = x81 + x8623 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":110:0)
  FpExt x8625 = x8622 + x8503 * x8624 * poly_mix[22];
  // loc("zirgen/components/ram.cpp":111:0)
  auto x8626 = x1479 - x1202;
  // loc("zirgen/components/ram.cpp":111:0)
  FpExt x8627 = x81 + x8626 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":111:0)
  FpExt x8628 = x8625 + x8504 * x8627 * poly_mix[23];
  // loc("zirgen/components/ram.cpp":87:0)
  auto x8629 = x1 - x2955;
  // loc("zirgen/components/ram.cpp":87:0)
  FpExt x8630 = x81 + x8629 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":89:0)
  auto x8631 = x2939 - x2889;
  // loc("zirgen/components/ram.cpp":89:0)
  auto x8632 = x8631 - x0;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8633 = x8632 - x171;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8634 = x8633 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8635 = x8634 - x173;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8636 = x8635 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8637 = x8636 - x184;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8638 = x8637 * x6;
  // loc("./zirgen/components/bits.h":68:0)
  auto x8639 = x3165 - x8638;
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x8640 = x8630 + x8639 * poly_mix[1];
  // loc("zirgen/components/ram.cpp":91:0)
  auto x8641 = x7980 * x1479;
  // loc("zirgen/components/ram.cpp":91:0)
  FpExt x8642 = x8640 + x8641 * poly_mix[2];
  // loc("zirgen/components/ram.cpp":85:0)
  FpExt x8643 = x8628 + x1500 * x8642 * poly_mix[24];
  // loc("zirgen/components/ram.cpp":95:0)
  auto x8644 = x0 - x1500;
  // loc("zirgen/components/ram.cpp":97:0)
  auto x8645 = x2889 - x2939;
  // loc("zirgen/components/ram.cpp":97:0)
  FpExt x8646 = x81 + x8645 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":99:0)
  auto x8647 = x2947 * x18;
  // loc("zirgen/components/ram.cpp":99:0)
  auto x8648 = x8647 + x2955;
  // loc("zirgen/components/ram.cpp":99:0)
  auto x8649 = x8648 - x8481;
  // loc("zirgen/components/ram.cpp":99:0)
  auto x8650 = x8649 + x2905;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8651 = x8650 - x171;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8652 = x8651 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8653 = x8652 - x173;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8654 = x8653 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8655 = x8654 - x184;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8656 = x8655 * x6;
  // loc("./zirgen/components/bits.h":68:0)
  auto x8657 = x3165 - x8656;
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x8658 = x8646 + x8657 * poly_mix[1];
  // loc("zirgen/components/ram.cpp":101:0)
  auto x8659 = x3 - x2955;
  // loc("zirgen/components/ram.cpp":101:0)
  auto x8660 = x2913 - x2963;
  // loc("zirgen/components/ram.cpp":101:0)
  FpExt x8661 = x81 + x8660 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":101:0)
  auto x8662 = x2921 - x2971;
  // loc("zirgen/components/ram.cpp":101:0)
  FpExt x8663 = x8661 + x8662 * poly_mix[1];
  // loc("zirgen/components/ram.cpp":101:0)
  auto x8664 = x2929 - x2979;
  // loc("zirgen/components/ram.cpp":101:0)
  FpExt x8665 = x8663 + x8664 * poly_mix[2];
  // loc("zirgen/components/ram.cpp":101:0)
  auto x8666 = x2937 - x1156;
  // loc("zirgen/components/ram.cpp":101:0)
  FpExt x8667 = x8665 + x8666 * poly_mix[3];
  // loc("zirgen/components/ram.cpp":101:0)
  FpExt x8668 = x8658 + x8659 * x8667 * poly_mix[2];
  // loc("zirgen/components/ram.cpp":95:0)
  FpExt x8669 = x8643 + x8644 * x8668 * poly_mix[27];
  // loc("zirgen/components/ram.cpp":104:0)
  auto x8670 = x8206 * x8629;
  // loc("zirgen/components/ram.cpp":105:0)
  auto x8671 = x8629 * x8659;
  // loc("zirgen/components/ram.cpp":106:0)
  auto x8672 = x8206 * x8659;
  // loc("zirgen/components/ram.cpp":109:0)
  FpExt x8673 = x81 + x1523 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":109:0)
  FpExt x8674 = x8669 + x8672 * x8673 * poly_mix[33];
  // loc("zirgen/components/ram.cpp":110:0)
  auto x8675 = x1523 - x0;
  // loc("zirgen/components/ram.cpp":110:0)
  FpExt x8676 = x81 + x8675 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":110:0)
  FpExt x8677 = x8674 + x8670 * x8676 * poly_mix[34];
  // loc("zirgen/components/ram.cpp":111:0)
  auto x8678 = x1523 - x1479;
  // loc("zirgen/components/ram.cpp":111:0)
  FpExt x8679 = x81 + x8678 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":111:0)
  FpExt x8680 = x8677 + x8671 * x8679 * poly_mix[35];
  // loc("zirgen/components/ram.cpp":87:0)
  auto x8681 = x1 - x1175;
  // loc("zirgen/components/ram.cpp":87:0)
  FpExt x8682 = x81 + x8681 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":89:0)
  auto x8683 = x1158 - x2939;
  // loc("zirgen/components/ram.cpp":89:0)
  auto x8684 = x8683 - x0;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8685 = x8684 - x186;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8686 = x8685 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8687 = x8686 - x197;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8688 = x8687 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8689 = x8688 - x199;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8690 = x8689 * x6;
  // loc("./zirgen/components/bits.h":68:0)
  auto x8691 = x1155 - x8690;
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x8692 = x8682 + x8691 * poly_mix[1];
  // loc("zirgen/components/ram.cpp":91:0)
  auto x8693 = x7980 * x1523;
  // loc("zirgen/components/ram.cpp":91:0)
  FpExt x8694 = x8692 + x8693 * poly_mix[2];
  // loc("zirgen/components/ram.cpp":85:0)
  FpExt x8695 = x8680 + x1545 * x8694 * poly_mix[36];
  // loc("zirgen/components/ram.cpp":95:0)
  auto x8696 = x0 - x1545;
  // loc("zirgen/components/ram.cpp":97:0)
  auto x8697 = x2939 - x1158;
  // loc("zirgen/components/ram.cpp":97:0)
  FpExt x8698 = x81 + x8697 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":99:0)
  auto x8699 = x1165 * x18;
  // loc("zirgen/components/ram.cpp":99:0)
  auto x8700 = x8699 + x1175;
  // loc("zirgen/components/ram.cpp":99:0)
  auto x8701 = x8700 - x8647;
  // loc("zirgen/components/ram.cpp":99:0)
  auto x8702 = x8701 + x2955;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8703 = x8702 - x186;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8704 = x8703 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8705 = x8704 - x197;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8706 = x8705 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8707 = x8706 - x199;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8708 = x8707 * x6;
  // loc("./zirgen/components/bits.h":68:0)
  auto x8709 = x1155 - x8708;
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x8710 = x8698 + x8709 * poly_mix[1];
  // loc("zirgen/components/ram.cpp":101:0)
  auto x8711 = x3 - x1175;
  // loc("zirgen/components/ram.cpp":101:0)
  auto x8712 = x2963 - x1178;
  // loc("zirgen/components/ram.cpp":101:0)
  FpExt x8713 = x81 + x8712 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":101:0)
  auto x8714 = x2971 - x1154;
  // loc("zirgen/components/ram.cpp":101:0)
  FpExt x8715 = x8713 + x8714 * poly_mix[1];
  // loc("zirgen/components/ram.cpp":101:0)
  auto x8716 = x2979 - x1195;
  // loc("zirgen/components/ram.cpp":101:0)
  FpExt x8717 = x8715 + x8716 * poly_mix[2];
  // loc("zirgen/components/ram.cpp":101:0)
  auto x8718 = x1156 - x1191;
  // loc("zirgen/components/ram.cpp":101:0)
  FpExt x8719 = x8717 + x8718 * poly_mix[3];
  // loc("zirgen/components/ram.cpp":101:0)
  FpExt x8720 = x8710 + x8711 * x8719 * poly_mix[2];
  // loc("zirgen/components/ram.cpp":95:0)
  FpExt x8721 = x8695 + x8696 * x8720 * poly_mix[39];
  // loc("zirgen/components/ram.cpp":104:0)
  auto x8722 = x0 - x1175;
  // loc("zirgen/components/ram.cpp":104:0)
  auto x8723 = x8722 * x8681;
  // loc("zirgen/components/ram.cpp":105:0)
  auto x8724 = x8681 * x8711;
  // loc("zirgen/components/ram.cpp":106:0)
  auto x8725 = x8722 * x8711;
  // loc("zirgen/components/ram.cpp":109:0)
  FpExt x8726 = x81 + x1567 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":109:0)
  FpExt x8727 = x8721 + x8725 * x8726 * poly_mix[45];
  // loc("zirgen/components/ram.cpp":110:0)
  auto x8728 = x1567 - x0;
  // loc("zirgen/components/ram.cpp":110:0)
  FpExt x8729 = x81 + x8728 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":110:0)
  FpExt x8730 = x8727 + x8723 * x8729 * poly_mix[46];
  // loc("zirgen/components/ram.cpp":111:0)
  auto x8731 = x1567 - x1523;
  // loc("zirgen/components/ram.cpp":111:0)
  FpExt x8732 = x81 + x8731 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":111:0)
  FpExt x8733 = x8730 + x8724 * x8732 * poly_mix[47];
  // loc("zirgen/components/ram.cpp":89:0)
  auto x8734 = x8057 - x1158;
  // loc("zirgen/components/ram.cpp":89:0)
  auto x8735 = x8734 - x0;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8736 = x8735 - x86;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8737 = x8736 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8738 = x8737 - x88;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8739 = x8738 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8740 = x8739 - x106;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8741 = x8740 * x6;
  // loc("./zirgen/components/bits.h":68:0)
  auto x8742 = x8075 - x8741;
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x8743 = x8245 + x8742 * poly_mix[1];
  // loc("zirgen/components/ram.cpp":91:0)
  auto x8744 = x7980 * x1567;
  // loc("zirgen/components/ram.cpp":91:0)
  FpExt x8745 = x8743 + x8744 * poly_mix[2];
  // loc("zirgen/components/ram.cpp":85:0)
  FpExt x8746 = x8733 + x8071 * x8745 * poly_mix[48];
  // loc("zirgen/components/ram.cpp":97:0)
  auto x8747 = x1158 - x8057;
  // loc("zirgen/components/ram.cpp":97:0)
  FpExt x8748 = x81 + x8747 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":99:0)
  auto x8749 = x8263 - x8699;
  // loc("zirgen/components/ram.cpp":99:0)
  auto x8750 = x8749 + x1175;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8751 = x8750 - x86;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8752 = x8751 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8753 = x8752 - x88;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8754 = x8753 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8755 = x8754 - x106;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8756 = x8755 * x6;
  // loc("./zirgen/components/bits.h":68:0)
  auto x8757 = x8075 - x8756;
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x8758 = x8748 + x8757 * poly_mix[1];
  // loc("zirgen/components/ram.cpp":101:0)
  auto x8759 = x1178 - x8063;
  // loc("zirgen/components/ram.cpp":101:0)
  FpExt x8760 = x81 + x8759 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":101:0)
  auto x8761 = x1154 - x8065;
  // loc("zirgen/components/ram.cpp":101:0)
  FpExt x8762 = x8760 + x8761 * poly_mix[1];
  // loc("zirgen/components/ram.cpp":101:0)
  auto x8763 = x1195 - x8067;
  // loc("zirgen/components/ram.cpp":101:0)
  FpExt x8764 = x8762 + x8763 * poly_mix[2];
  // loc("zirgen/components/ram.cpp":101:0)
  auto x8765 = x1191 - x8069;
  // loc("zirgen/components/ram.cpp":101:0)
  FpExt x8766 = x8764 + x8765 * poly_mix[3];
  // loc("zirgen/components/ram.cpp":101:0)
  FpExt x8767 = x8758 + x8274 * x8766 * poly_mix[2];
  // loc("zirgen/components/ram.cpp":95:0)
  FpExt x8768 = x8746 + x8259 * x8767 * poly_mix[51];
  // loc("zirgen/components/ram.cpp":109:0)
  FpExt x8769 = x8768 + x8288 * x8289 * poly_mix[57];
  // loc("zirgen/components/ram.cpp":110:0)
  FpExt x8770 = x8769 + x8286 * x8292 * poly_mix[58];
  // loc("zirgen/components/ram.cpp":111:0)
  auto x8771 = x8073 - x1567;
  // loc("zirgen/components/ram.cpp":111:0)
  FpExt x8772 = x81 + x8771 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":111:0)
  FpExt x8773 = x8770 + x8287 * x8772 * poly_mix[59];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x8774 = x8556 + x2103 * x8773 * poly_mix[123];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x8775 = x8774 + x2502 * x8553 * poly_mix[133];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x8776 = x8775 + x2695 * x8553 * poly_mix[143];
  // loc("zirgen/components/ram.cpp":36:0)
  auto x8777 = x8057 - x8078;
  // loc("zirgen/components/ram.cpp":36:0)
  FpExt x8778 = x81 + x8777 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":37:0)
  auto x8779 = x8059 - x8079;
  // loc("zirgen/components/ram.cpp":37:0)
  FpExt x8780 = x8778 + x8779 * poly_mix[1];
  // loc("zirgen/components/ram.cpp":38:0)
  auto x8781 = x8061 - x8080;
  // loc("zirgen/components/ram.cpp":38:0)
  FpExt x8782 = x8780 + x8781 * poly_mix[2];
  // loc("zirgen/components/u32.cpp":82:0)
  auto x8783 = x8063 - x8081;
  // loc("zirgen/components/u32.cpp":82:0)
  FpExt x8784 = x8782 + x8783 * poly_mix[3];
  // loc("zirgen/components/u32.cpp":82:0)
  auto x8785 = x8065 - x8082;
  // loc("zirgen/components/u32.cpp":82:0)
  FpExt x8786 = x8784 + x8785 * poly_mix[4];
  // loc("zirgen/components/u32.cpp":82:0)
  auto x8787 = x8067 - x8083;
  // loc("zirgen/components/u32.cpp":82:0)
  FpExt x8788 = x8786 + x8787 * poly_mix[5];
  // loc("zirgen/components/u32.cpp":82:0)
  auto x8789 = x8069 - x8084;
  // loc("zirgen/components/u32.cpp":82:0)
  FpExt x8790 = x8788 + x8789 * poly_mix[6];
  // loc("Top/mux(Mux)/body(BodyStep)/RamHeader/RamPlonkVerifier/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x8791 = args[2][96 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/RamHeader/RamPlonkVerifier/Twit/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x8792 = args[2][69 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("zirgen/components/ram.cpp":128:0)
  auto x8793 = x8071 - x8791;
  // loc("zirgen/components/ram.cpp":128:0)
  FpExt x8794 = x8790 + x8793 * poly_mix[7];
  // loc("zirgen/components/ram.cpp":129:0)
  auto x8795 = x8073 - x8085;
  // loc("zirgen/components/ram.cpp":129:0)
  FpExt x8796 = x8794 + x8795 * poly_mix[8];
  // loc("./zirgen/components/bits.h":68:0)
  auto x8797 = x8075 - x8792;
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x8798 = x8796 + x8797 * poly_mix[9];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x8799 = x8776 + x2811 * x8798 * poly_mix[149];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x8800 = x8799 + x3069 * x8798 * poly_mix[150];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x8801 = x8800 + x3368 * x8773 * poly_mix[151];
  // loc("zirgen/components/ram.cpp":87:0)
  auto x8802 = x1 - x489;
  // loc("zirgen/components/ram.cpp":87:0)
  FpExt x8803 = x81 + x8802 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":89:0)
  auto x8804 = x504 - x8078;
  // loc("zirgen/components/ram.cpp":89:0)
  auto x8805 = x8804 - x0;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8806 = x8805 - x132;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8807 = x8806 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8808 = x8807 - x134;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8809 = x8808 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8810 = x8809 - x145;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8811 = x8810 * x6;
  // loc("./zirgen/components/bits.h":68:0)
  auto x8812 = x3127 - x8811;
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x8813 = x8803 + x8812 * poly_mix[1];
  // loc("zirgen/components/ram.cpp":91:0)
  FpExt x8814 = x8813 + x8098 * poly_mix[2];
  // loc("zirgen/components/ram.cpp":85:0)
  FpExt x8815 = x81 + x598 * x8814 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":95:0)
  auto x8816 = x0 - x598;
  // loc("zirgen/components/ram.cpp":97:0)
  auto x8817 = x8078 - x504;
  // loc("zirgen/components/ram.cpp":97:0)
  FpExt x8818 = x81 + x8817 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":99:0)
  auto x8819 = x486 * x18;
  // loc("zirgen/components/ram.cpp":99:0)
  auto x8820 = x8819 + x489;
  // loc("zirgen/components/ram.cpp":99:0)
  auto x8821 = x8820 - x8104;
  // loc("zirgen/components/ram.cpp":99:0)
  auto x8822 = x8821 + x8080;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8823 = x8822 - x132;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8824 = x8823 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8825 = x8824 - x134;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8826 = x8825 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8827 = x8826 - x145;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8828 = x8827 * x6;
  // loc("./zirgen/components/bits.h":68:0)
  auto x8829 = x3127 - x8828;
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x8830 = x8818 + x8829 * poly_mix[1];
  // loc("zirgen/components/ram.cpp":101:0)
  auto x8831 = x3 - x489;
  // loc("zirgen/components/ram.cpp":101:0)
  auto x8832 = x8081 - x492;
  // loc("zirgen/components/ram.cpp":101:0)
  FpExt x8833 = x81 + x8832 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":101:0)
  auto x8834 = x8082 - x495;
  // loc("zirgen/components/ram.cpp":101:0)
  FpExt x8835 = x8833 + x8834 * poly_mix[1];
  // loc("zirgen/components/ram.cpp":101:0)
  auto x8836 = x8083 - x592;
  // loc("zirgen/components/ram.cpp":101:0)
  FpExt x8837 = x8835 + x8836 * poly_mix[2];
  // loc("zirgen/components/ram.cpp":101:0)
  auto x8838 = x8084 - x595;
  // loc("zirgen/components/ram.cpp":101:0)
  FpExt x8839 = x8837 + x8838 * poly_mix[3];
  // loc("zirgen/components/ram.cpp":101:0)
  FpExt x8840 = x8830 + x8831 * x8839 * poly_mix[2];
  // loc("zirgen/components/ram.cpp":95:0)
  FpExt x8841 = x8815 + x8816 * x8840 * poly_mix[3];
  // loc("zirgen/components/ram.cpp":104:0)
  auto x8842 = x0 - x489;
  // loc("zirgen/components/ram.cpp":104:0)
  auto x8843 = x8842 * x8802;
  // loc("zirgen/components/ram.cpp":105:0)
  auto x8844 = x8802 * x8831;
  // loc("zirgen/components/ram.cpp":106:0)
  auto x8845 = x8842 * x8831;
  // loc("zirgen/components/ram.cpp":109:0)
  FpExt x8846 = x81 + x580 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":109:0)
  FpExt x8847 = x8841 + x8845 * x8846 * poly_mix[9];
  // loc("zirgen/components/ram.cpp":110:0)
  auto x8848 = x580 - x0;
  // loc("zirgen/components/ram.cpp":110:0)
  FpExt x8849 = x81 + x8848 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":110:0)
  FpExt x8850 = x8847 + x8843 * x8849 * poly_mix[10];
  // loc("zirgen/components/ram.cpp":111:0)
  auto x8851 = x580 - x8085;
  // loc("zirgen/components/ram.cpp":111:0)
  FpExt x8852 = x81 + x8851 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":111:0)
  FpExt x8853 = x8850 + x8844 * x8852 * poly_mix[11];
  // loc("zirgen/components/ram.cpp":89:0)
  auto x8854 = x8057 - x504;
  // loc("zirgen/components/ram.cpp":89:0)
  auto x8855 = x8854 - x0;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8856 = x8855 - x86;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8857 = x8856 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8858 = x8857 - x88;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8859 = x8858 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8860 = x8859 - x106;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8861 = x8860 * x6;
  // loc("./zirgen/components/bits.h":68:0)
  auto x8862 = x8075 - x8861;
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x8863 = x8245 + x8862 * poly_mix[1];
  // loc("zirgen/components/ram.cpp":91:0)
  auto x8864 = x7980 * x580;
  // loc("zirgen/components/ram.cpp":91:0)
  FpExt x8865 = x8863 + x8864 * poly_mix[2];
  // loc("zirgen/components/ram.cpp":85:0)
  FpExt x8866 = x8853 + x8071 * x8865 * poly_mix[12];
  // loc("zirgen/components/ram.cpp":97:0)
  auto x8867 = x504 - x8057;
  // loc("zirgen/components/ram.cpp":97:0)
  FpExt x8868 = x81 + x8867 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":99:0)
  auto x8869 = x8263 - x8819;
  // loc("zirgen/components/ram.cpp":99:0)
  auto x8870 = x8869 + x489;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8871 = x8870 - x86;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8872 = x8871 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8873 = x8872 - x88;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8874 = x8873 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8875 = x8874 - x106;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8876 = x8875 * x6;
  // loc("./zirgen/components/bits.h":68:0)
  auto x8877 = x8075 - x8876;
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x8878 = x8868 + x8877 * poly_mix[1];
  // loc("zirgen/components/ram.cpp":101:0)
  auto x8879 = x492 - x8063;
  // loc("zirgen/components/ram.cpp":101:0)
  FpExt x8880 = x81 + x8879 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":101:0)
  auto x8881 = x495 - x8065;
  // loc("zirgen/components/ram.cpp":101:0)
  FpExt x8882 = x8880 + x8881 * poly_mix[1];
  // loc("zirgen/components/ram.cpp":101:0)
  auto x8883 = x592 - x8067;
  // loc("zirgen/components/ram.cpp":101:0)
  FpExt x8884 = x8882 + x8883 * poly_mix[2];
  // loc("zirgen/components/ram.cpp":101:0)
  auto x8885 = x595 - x8069;
  // loc("zirgen/components/ram.cpp":101:0)
  FpExt x8886 = x8884 + x8885 * poly_mix[3];
  // loc("zirgen/components/ram.cpp":101:0)
  FpExt x8887 = x8878 + x8274 * x8886 * poly_mix[2];
  // loc("zirgen/components/ram.cpp":95:0)
  FpExt x8888 = x8866 + x8259 * x8887 * poly_mix[15];
  // loc("zirgen/components/ram.cpp":109:0)
  FpExt x8889 = x8888 + x8288 * x8289 * poly_mix[21];
  // loc("zirgen/components/ram.cpp":110:0)
  FpExt x8890 = x8889 + x8286 * x8292 * poly_mix[22];
  // loc("zirgen/components/ram.cpp":111:0)
  auto x8891 = x8073 - x580;
  // loc("zirgen/components/ram.cpp":111:0)
  FpExt x8892 = x81 + x8891 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":111:0)
  FpExt x8893 = x8890 + x8287 * x8892 * poly_mix[23];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x8894 = x8801 + x3590 * x8893 * poly_mix[154];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x8895 = x8894 + x3632 * x8893 * poly_mix[155];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x8896 = x8895 + x3635 * x8893 * poly_mix[157];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x8897 = x8896 + x3638 * x8798 * poly_mix[158];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x8898 = x8897 + x3641 * x8553 * poly_mix[159];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x8899 = x8898 + x420 * x8553 * poly_mix[161];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x8900 = x8899 + x423 * x8798 * poly_mix[162];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x8901 = x8372 + x1139 * x8900 * poly_mix[185];
  // loc("zirgen/components/ram.cpp":22:0)
  auto x8902 = x715 - x78;
  // loc("zirgen/components/ram.cpp":22:0)
  FpExt x8903 = x81 + x8902 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":23:0)
  auto x8904 = x1135 - x79;
  // loc("zirgen/components/ram.cpp":23:0)
  FpExt x8905 = x8903 + x8904 * poly_mix[1];
  // loc("zirgen/components/ram.cpp":24:0)
  FpExt x8906 = x8905 + x1140 * poly_mix[2];
  // loc("zirgen/components/u32.cpp":28:0)
  FpExt x8907 = x8906 + x1669 * poly_mix[3];
  // loc("zirgen/components/u32.cpp":28:0)
  FpExt x8908 = x8907 + x1876 * poly_mix[4];
  // loc("zirgen/components/u32.cpp":28:0)
  FpExt x8909 = x8908 + x2103 * poly_mix[5];
  // loc("zirgen/components/u32.cpp":28:0)
  FpExt x8910 = x8909 + x2502 * poly_mix[6];
  // loc("zirgen/components/ram.cpp":87:0)
  auto x8911 = x1 - x1140;
  // loc("zirgen/components/ram.cpp":87:0)
  FpExt x8912 = x81 + x8911 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":89:0)
  auto x8913 = x715 - x8078;
  // loc("zirgen/components/ram.cpp":89:0)
  auto x8914 = x8913 - x0;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8915 = x8914 - x86;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8916 = x8915 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8917 = x8916 - x88;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8918 = x8917 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8919 = x8918 - x106;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8920 = x8919 * x6;
  // loc("./zirgen/components/bits.h":68:0)
  auto x8921 = x8075 - x8920;
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x8922 = x8912 + x8921 * poly_mix[1];
  // loc("zirgen/components/ram.cpp":85:0)
  FpExt x8923 = x8910 + x8071 * x8922 * poly_mix[7];
  // loc("zirgen/components/ram.cpp":97:0)
  auto x8924 = x8078 - x715;
  // loc("zirgen/components/ram.cpp":97:0)
  FpExt x8925 = x81 + x8924 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":99:0)
  auto x8926 = x1135 * x18;
  // loc("zirgen/components/ram.cpp":99:0)
  auto x8927 = x8926 + x1140;
  // loc("zirgen/components/ram.cpp":99:0)
  auto x8928 = x8927 - x8104;
  // loc("zirgen/components/ram.cpp":99:0)
  auto x8929 = x8928 + x8080;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8930 = x8929 - x86;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8931 = x8930 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8932 = x8931 - x88;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8933 = x8932 * x6;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8934 = x8933 - x106;
  // loc("zirgen/components/bytes.cpp":97:0)
  auto x8935 = x8934 * x6;
  // loc("./zirgen/components/bits.h":68:0)
  auto x8936 = x8075 - x8935;
  // loc("./zirgen/components/bits.h":68:0)
  FpExt x8937 = x8925 + x8936 * poly_mix[1];
  // loc("zirgen/components/ram.cpp":101:0)
  auto x8938 = x3 - x1140;
  // loc("zirgen/components/ram.cpp":101:0)
  auto x8939 = x8081 - x1669;
  // loc("zirgen/components/ram.cpp":101:0)
  FpExt x8940 = x81 + x8939 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":101:0)
  auto x8941 = x8082 - x1876;
  // loc("zirgen/components/ram.cpp":101:0)
  FpExt x8942 = x8940 + x8941 * poly_mix[1];
  // loc("zirgen/components/ram.cpp":101:0)
  auto x8943 = x8083 - x2103;
  // loc("zirgen/components/ram.cpp":101:0)
  FpExt x8944 = x8942 + x8943 * poly_mix[2];
  // loc("zirgen/components/ram.cpp":101:0)
  auto x8945 = x8084 - x2502;
  // loc("zirgen/components/ram.cpp":101:0)
  FpExt x8946 = x8944 + x8945 * poly_mix[3];
  // loc("zirgen/components/ram.cpp":101:0)
  FpExt x8947 = x8937 + x8938 * x8946 * poly_mix[2];
  // loc("zirgen/components/ram.cpp":95:0)
  FpExt x8948 = x8923 + x8259 * x8947 * poly_mix[9];
  // loc("zirgen/components/ram.cpp":104:0)
  auto x8949 = x0 - x1140;
  // loc("zirgen/components/ram.cpp":104:0)
  auto x8950 = x8949 * x8911;
  // loc("zirgen/components/ram.cpp":105:0)
  auto x8951 = x8911 * x8938;
  // loc("zirgen/components/ram.cpp":106:0)
  auto x8952 = x8949 * x8938;
  // loc("zirgen/components/ram.cpp":109:0)
  FpExt x8953 = x8948 + x8952 * x8289 * poly_mix[15];
  // loc("zirgen/components/ram.cpp":110:0)
  FpExt x8954 = x8953 + x8950 * x8292 * poly_mix[16];
  // loc("zirgen/components/ram.cpp":111:0)
  FpExt x8955 = x81 + x8795 * poly_mix[0];
  // loc("zirgen/components/ram.cpp":111:0)
  FpExt x8956 = x8954 + x8951 * x8955 * poly_mix[17];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x8957 = x8901 + x8002 * x8956 * poly_mix[186];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x8958 = x8957 + x82 * x81 * poly_mix[187];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x8959 = x8958 + x8008 * x81 * poly_mix[187];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x8960 = x8959 + x396 * x81 * poly_mix[187];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x8961 = x8960 + x515 * x81 * poly_mix[187];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x8962 = x8961 + x1139 * x81 * poly_mix[187];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x8963 = x8962 + x8002 * x81 * poly_mix[187];
  // loc("zirgen/components/bytes.cpp":21:0)
  auto x8964 = args[2][0 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/bytes.cpp":21:0)
  FpExt x8965 = x81 + x8964 * poly_mix[0];
  // loc("zirgen/components/bytes.cpp":22:0)
  auto x8966 = args[2][1 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/bytes.cpp":22:0)
  FpExt x8967 = x8965 + x8966 * poly_mix[1];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x8968 = x8963 + x8006 * x8967 * poly_mix[187];
  // loc("Top/BytesHeader/BytesPlonkElement/Reg"("zirgen/components/bytes.cpp":62:0))
  auto x8969 = args[2][0 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/BytesHeader/BytesPlonkElement/Reg"("zirgen/components/bytes.cpp":63:0))
  auto x8970 = args[2][1 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/bytes_setup(BytesSetupStep)/BytesSetup/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x8971 = args[2][45 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("Top/mux(Mux)/bytes_setup(BytesSetupStep)/BytesSetup/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x8972 = args[2][46 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/bytes.cpp":66:0)
  auto x8973 = x8971 - x8969;
  // loc("zirgen/components/bytes.cpp":67:0)
  auto x8974 = x8972 - x8970;
  // loc("zirgen/components/bytes.cpp":69:0)
  auto x8975 = x8973 - x0;
  // loc("zirgen/components/bytes.cpp":69:0)
  auto x8976 = x8973 * x8975;
  // loc("zirgen/components/bytes.cpp":69:0)
  FpExt x8977 = x81 + x8976 * poly_mix[0];
  // loc("zirgen/components/bytes.cpp":73:0)
  FpExt x8978 = x81 + x8972 * poly_mix[0];
  // loc("zirgen/components/bytes.cpp":75:0)
  auto x8979 = x8970 - x2;
  // loc("zirgen/components/bytes.cpp":75:0)
  auto x8980 = x8970 - x4;
  // loc("zirgen/components/bytes.cpp":75:0)
  auto x8981 = x8980 * x8979;
  // loc("zirgen/components/bytes.cpp":75:0)
  FpExt x8982 = x8978 + x8981 * poly_mix[1];
  // loc("zirgen/components/bytes.cpp":71:0)
  FpExt x8983 = x8977 + x8973 * x8982 * poly_mix[1];
  // loc("zirgen/components/bytes.cpp":77:0)
  auto x8984 = x0 - x8973;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x8985 = x8974 - x3;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x8986 = x8974 - x0;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x8987 = x8974 * x8986;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x8988 = x8987 * x8985;
  // loc("zirgen/components/bytes.cpp":79:0)
  FpExt x8989 = x81 + x8988 * poly_mix[0];
  // loc("zirgen/components/bytes.cpp":77:0)
  FpExt x8990 = x8983 + x8984 * x8989 * poly_mix[3];
  // loc("Top/mux(Mux)/bytes_setup(BytesSetupStep)/BytesSetup/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x8991 = args[2][47 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("Top/mux(Mux)/bytes_setup(BytesSetupStep)/BytesSetup/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x8992 = args[2][48 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/bytes.cpp":66:0)
  auto x8993 = x8991 - x8971;
  // loc("zirgen/components/bytes.cpp":67:0)
  auto x8994 = x8992 - x8972;
  // loc("zirgen/components/bytes.cpp":69:0)
  auto x8995 = x8993 - x0;
  // loc("zirgen/components/bytes.cpp":69:0)
  auto x8996 = x8993 * x8995;
  // loc("zirgen/components/bytes.cpp":69:0)
  FpExt x8997 = x8990 + x8996 * poly_mix[4];
  // loc("zirgen/components/bytes.cpp":73:0)
  FpExt x8998 = x81 + x8992 * poly_mix[0];
  // loc("zirgen/components/bytes.cpp":75:0)
  auto x8999 = x8972 - x2;
  // loc("zirgen/components/bytes.cpp":75:0)
  auto x9000 = x8972 - x4;
  // loc("zirgen/components/bytes.cpp":75:0)
  auto x9001 = x9000 * x8999;
  // loc("zirgen/components/bytes.cpp":75:0)
  FpExt x9002 = x8998 + x9001 * poly_mix[1];
  // loc("zirgen/components/bytes.cpp":71:0)
  FpExt x9003 = x8997 + x8993 * x9002 * poly_mix[5];
  // loc("zirgen/components/bytes.cpp":77:0)
  auto x9004 = x0 - x8993;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9005 = x8994 - x3;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9006 = x8994 - x0;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9007 = x8994 * x9006;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9008 = x9007 * x9005;
  // loc("zirgen/components/bytes.cpp":79:0)
  FpExt x9009 = x81 + x9008 * poly_mix[0];
  // loc("zirgen/components/bytes.cpp":77:0)
  FpExt x9010 = x9003 + x9004 * x9009 * poly_mix[7];
  // loc("Top/mux(Mux)/bytes_setup(BytesSetupStep)/BytesSetup/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x9011 = args[2][49 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("Top/mux(Mux)/bytes_setup(BytesSetupStep)/BytesSetup/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x9012 = args[2][50 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/bytes.cpp":66:0)
  auto x9013 = x9011 - x8991;
  // loc("zirgen/components/bytes.cpp":67:0)
  auto x9014 = x9012 - x8992;
  // loc("zirgen/components/bytes.cpp":69:0)
  auto x9015 = x9013 - x0;
  // loc("zirgen/components/bytes.cpp":69:0)
  auto x9016 = x9013 * x9015;
  // loc("zirgen/components/bytes.cpp":69:0)
  FpExt x9017 = x9010 + x9016 * poly_mix[8];
  // loc("zirgen/components/bytes.cpp":73:0)
  FpExt x9018 = x81 + x9012 * poly_mix[0];
  // loc("zirgen/components/bytes.cpp":75:0)
  auto x9019 = x8992 - x2;
  // loc("zirgen/components/bytes.cpp":75:0)
  auto x9020 = x8992 - x4;
  // loc("zirgen/components/bytes.cpp":75:0)
  auto x9021 = x9020 * x9019;
  // loc("zirgen/components/bytes.cpp":75:0)
  FpExt x9022 = x9018 + x9021 * poly_mix[1];
  // loc("zirgen/components/bytes.cpp":71:0)
  FpExt x9023 = x9017 + x9013 * x9022 * poly_mix[9];
  // loc("zirgen/components/bytes.cpp":77:0)
  auto x9024 = x0 - x9013;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9025 = x9014 - x3;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9026 = x9014 - x0;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9027 = x9014 * x9026;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9028 = x9027 * x9025;
  // loc("zirgen/components/bytes.cpp":79:0)
  FpExt x9029 = x81 + x9028 * poly_mix[0];
  // loc("zirgen/components/bytes.cpp":77:0)
  FpExt x9030 = x9023 + x9024 * x9029 * poly_mix[11];
  // loc("Top/mux(Mux)/bytes_setup(BytesSetupStep)/BytesSetup/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x9031 = args[2][51 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("Top/mux(Mux)/bytes_setup(BytesSetupStep)/BytesSetup/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x9032 = args[2][52 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/bytes.cpp":66:0)
  auto x9033 = x9031 - x9011;
  // loc("zirgen/components/bytes.cpp":67:0)
  auto x9034 = x9032 - x9012;
  // loc("zirgen/components/bytes.cpp":69:0)
  auto x9035 = x9033 - x0;
  // loc("zirgen/components/bytes.cpp":69:0)
  auto x9036 = x9033 * x9035;
  // loc("zirgen/components/bytes.cpp":69:0)
  FpExt x9037 = x9030 + x9036 * poly_mix[12];
  // loc("zirgen/components/bytes.cpp":73:0)
  FpExt x9038 = x81 + x9032 * poly_mix[0];
  // loc("zirgen/components/bytes.cpp":75:0)
  auto x9039 = x9012 - x2;
  // loc("zirgen/components/bytes.cpp":75:0)
  auto x9040 = x9012 - x4;
  // loc("zirgen/components/bytes.cpp":75:0)
  auto x9041 = x9040 * x9039;
  // loc("zirgen/components/bytes.cpp":75:0)
  FpExt x9042 = x9038 + x9041 * poly_mix[1];
  // loc("zirgen/components/bytes.cpp":71:0)
  FpExt x9043 = x9037 + x9033 * x9042 * poly_mix[13];
  // loc("zirgen/components/bytes.cpp":77:0)
  auto x9044 = x0 - x9033;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9045 = x9034 - x3;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9046 = x9034 - x0;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9047 = x9034 * x9046;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9048 = x9047 * x9045;
  // loc("zirgen/components/bytes.cpp":79:0)
  FpExt x9049 = x81 + x9048 * poly_mix[0];
  // loc("zirgen/components/bytes.cpp":77:0)
  FpExt x9050 = x9043 + x9044 * x9049 * poly_mix[15];
  // loc("Top/mux(Mux)/bytes_setup(BytesSetupStep)/BytesSetup/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x9051 = args[2][53 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("Top/mux(Mux)/bytes_setup(BytesSetupStep)/BytesSetup/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x9052 = args[2][54 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/bytes.cpp":66:0)
  auto x9053 = x9051 - x9031;
  // loc("zirgen/components/bytes.cpp":67:0)
  auto x9054 = x9052 - x9032;
  // loc("zirgen/components/bytes.cpp":69:0)
  auto x9055 = x9053 - x0;
  // loc("zirgen/components/bytes.cpp":69:0)
  auto x9056 = x9053 * x9055;
  // loc("zirgen/components/bytes.cpp":69:0)
  FpExt x9057 = x9050 + x9056 * poly_mix[16];
  // loc("zirgen/components/bytes.cpp":73:0)
  FpExt x9058 = x81 + x9052 * poly_mix[0];
  // loc("zirgen/components/bytes.cpp":75:0)
  auto x9059 = x9032 - x2;
  // loc("zirgen/components/bytes.cpp":75:0)
  auto x9060 = x9032 - x4;
  // loc("zirgen/components/bytes.cpp":75:0)
  auto x9061 = x9060 * x9059;
  // loc("zirgen/components/bytes.cpp":75:0)
  FpExt x9062 = x9058 + x9061 * poly_mix[1];
  // loc("zirgen/components/bytes.cpp":71:0)
  FpExt x9063 = x9057 + x9053 * x9062 * poly_mix[17];
  // loc("zirgen/components/bytes.cpp":77:0)
  auto x9064 = x0 - x9053;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9065 = x9054 - x3;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9066 = x9054 - x0;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9067 = x9054 * x9066;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9068 = x9067 * x9065;
  // loc("zirgen/components/bytes.cpp":79:0)
  FpExt x9069 = x81 + x9068 * poly_mix[0];
  // loc("zirgen/components/bytes.cpp":77:0)
  FpExt x9070 = x9063 + x9064 * x9069 * poly_mix[19];
  // loc("Top/mux(Mux)/bytes_setup(BytesSetupStep)/BytesSetup/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x9071 = args[2][55 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("Top/mux(Mux)/bytes_setup(BytesSetupStep)/BytesSetup/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x9072 = args[2][56 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/bytes.cpp":66:0)
  auto x9073 = x9071 - x9051;
  // loc("zirgen/components/bytes.cpp":67:0)
  auto x9074 = x9072 - x9052;
  // loc("zirgen/components/bytes.cpp":69:0)
  auto x9075 = x9073 - x0;
  // loc("zirgen/components/bytes.cpp":69:0)
  auto x9076 = x9073 * x9075;
  // loc("zirgen/components/bytes.cpp":69:0)
  FpExt x9077 = x9070 + x9076 * poly_mix[20];
  // loc("zirgen/components/bytes.cpp":73:0)
  FpExt x9078 = x81 + x9072 * poly_mix[0];
  // loc("zirgen/components/bytes.cpp":75:0)
  auto x9079 = x9052 - x2;
  // loc("zirgen/components/bytes.cpp":75:0)
  auto x9080 = x9052 - x4;
  // loc("zirgen/components/bytes.cpp":75:0)
  auto x9081 = x9080 * x9079;
  // loc("zirgen/components/bytes.cpp":75:0)
  FpExt x9082 = x9078 + x9081 * poly_mix[1];
  // loc("zirgen/components/bytes.cpp":71:0)
  FpExt x9083 = x9077 + x9073 * x9082 * poly_mix[21];
  // loc("zirgen/components/bytes.cpp":77:0)
  auto x9084 = x0 - x9073;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9085 = x9074 - x3;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9086 = x9074 - x0;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9087 = x9074 * x9086;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9088 = x9087 * x9085;
  // loc("zirgen/components/bytes.cpp":79:0)
  FpExt x9089 = x81 + x9088 * poly_mix[0];
  // loc("zirgen/components/bytes.cpp":77:0)
  FpExt x9090 = x9083 + x9084 * x9089 * poly_mix[23];
  // loc("Top/mux(Mux)/bytes_setup(BytesSetupStep)/BytesSetup/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x9091 = args[2][57 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("Top/mux(Mux)/bytes_setup(BytesSetupStep)/BytesSetup/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x9092 = args[2][58 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/bytes.cpp":66:0)
  auto x9093 = x9091 - x9071;
  // loc("zirgen/components/bytes.cpp":67:0)
  auto x9094 = x9092 - x9072;
  // loc("zirgen/components/bytes.cpp":69:0)
  auto x9095 = x9093 - x0;
  // loc("zirgen/components/bytes.cpp":69:0)
  auto x9096 = x9093 * x9095;
  // loc("zirgen/components/bytes.cpp":69:0)
  FpExt x9097 = x9090 + x9096 * poly_mix[24];
  // loc("zirgen/components/bytes.cpp":73:0)
  FpExt x9098 = x81 + x9092 * poly_mix[0];
  // loc("zirgen/components/bytes.cpp":75:0)
  auto x9099 = x9072 - x2;
  // loc("zirgen/components/bytes.cpp":75:0)
  auto x9100 = x9072 - x4;
  // loc("zirgen/components/bytes.cpp":75:0)
  auto x9101 = x9100 * x9099;
  // loc("zirgen/components/bytes.cpp":75:0)
  FpExt x9102 = x9098 + x9101 * poly_mix[1];
  // loc("zirgen/components/bytes.cpp":71:0)
  FpExt x9103 = x9097 + x9093 * x9102 * poly_mix[25];
  // loc("zirgen/components/bytes.cpp":77:0)
  auto x9104 = x0 - x9093;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9105 = x9094 - x3;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9106 = x9094 - x0;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9107 = x9094 * x9106;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9108 = x9107 * x9105;
  // loc("zirgen/components/bytes.cpp":79:0)
  FpExt x9109 = x81 + x9108 * poly_mix[0];
  // loc("zirgen/components/bytes.cpp":77:0)
  FpExt x9110 = x9103 + x9104 * x9109 * poly_mix[27];
  // loc("Top/mux(Mux)/bytes_setup(BytesSetupStep)/BytesSetup/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x9111 = args[2][59 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("Top/mux(Mux)/bytes_setup(BytesSetupStep)/BytesSetup/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x9112 = args[2][60 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/bytes.cpp":66:0)
  auto x9113 = x9111 - x9091;
  // loc("zirgen/components/bytes.cpp":67:0)
  auto x9114 = x9112 - x9092;
  // loc("zirgen/components/bytes.cpp":69:0)
  auto x9115 = x9113 - x0;
  // loc("zirgen/components/bytes.cpp":69:0)
  auto x9116 = x9113 * x9115;
  // loc("zirgen/components/bytes.cpp":69:0)
  FpExt x9117 = x9110 + x9116 * poly_mix[28];
  // loc("zirgen/components/bytes.cpp":73:0)
  FpExt x9118 = x81 + x9112 * poly_mix[0];
  // loc("zirgen/components/bytes.cpp":75:0)
  auto x9119 = x9092 - x2;
  // loc("zirgen/components/bytes.cpp":75:0)
  auto x9120 = x9092 - x4;
  // loc("zirgen/components/bytes.cpp":75:0)
  auto x9121 = x9120 * x9119;
  // loc("zirgen/components/bytes.cpp":75:0)
  FpExt x9122 = x9118 + x9121 * poly_mix[1];
  // loc("zirgen/components/bytes.cpp":71:0)
  FpExt x9123 = x9117 + x9113 * x9122 * poly_mix[29];
  // loc("zirgen/components/bytes.cpp":77:0)
  auto x9124 = x0 - x9113;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9125 = x9114 - x3;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9126 = x9114 - x0;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9127 = x9114 * x9126;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9128 = x9127 * x9125;
  // loc("zirgen/components/bytes.cpp":79:0)
  FpExt x9129 = x81 + x9128 * poly_mix[0];
  // loc("zirgen/components/bytes.cpp":77:0)
  FpExt x9130 = x9123 + x9124 * x9129 * poly_mix[31];
  // loc("Top/mux(Mux)/bytes_setup(BytesSetupStep)/BytesSetup/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x9131 = args[2][61 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("Top/mux(Mux)/bytes_setup(BytesSetupStep)/BytesSetup/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x9132 = args[2][62 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/bytes.cpp":66:0)
  auto x9133 = x9131 - x9111;
  // loc("zirgen/components/bytes.cpp":67:0)
  auto x9134 = x9132 - x9112;
  // loc("zirgen/components/bytes.cpp":69:0)
  auto x9135 = x9133 - x0;
  // loc("zirgen/components/bytes.cpp":69:0)
  auto x9136 = x9133 * x9135;
  // loc("zirgen/components/bytes.cpp":69:0)
  FpExt x9137 = x9130 + x9136 * poly_mix[32];
  // loc("zirgen/components/bytes.cpp":73:0)
  FpExt x9138 = x81 + x9132 * poly_mix[0];
  // loc("zirgen/components/bytes.cpp":75:0)
  auto x9139 = x9112 - x2;
  // loc("zirgen/components/bytes.cpp":75:0)
  auto x9140 = x9112 - x4;
  // loc("zirgen/components/bytes.cpp":75:0)
  auto x9141 = x9140 * x9139;
  // loc("zirgen/components/bytes.cpp":75:0)
  FpExt x9142 = x9138 + x9141 * poly_mix[1];
  // loc("zirgen/components/bytes.cpp":71:0)
  FpExt x9143 = x9137 + x9133 * x9142 * poly_mix[33];
  // loc("zirgen/components/bytes.cpp":77:0)
  auto x9144 = x0 - x9133;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9145 = x9134 - x3;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9146 = x9134 - x0;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9147 = x9134 * x9146;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9148 = x9147 * x9145;
  // loc("zirgen/components/bytes.cpp":79:0)
  FpExt x9149 = x81 + x9148 * poly_mix[0];
  // loc("zirgen/components/bytes.cpp":77:0)
  FpExt x9150 = x9143 + x9144 * x9149 * poly_mix[35];
  // loc("Top/mux(Mux)/bytes_setup(BytesSetupStep)/BytesSetup/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x9151 = args[2][63 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("Top/mux(Mux)/bytes_setup(BytesSetupStep)/BytesSetup/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x9152 = args[2][64 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/bytes.cpp":66:0)
  auto x9153 = x9151 - x9131;
  // loc("zirgen/components/bytes.cpp":67:0)
  auto x9154 = x9152 - x9132;
  // loc("zirgen/components/bytes.cpp":69:0)
  auto x9155 = x9153 - x0;
  // loc("zirgen/components/bytes.cpp":69:0)
  auto x9156 = x9153 * x9155;
  // loc("zirgen/components/bytes.cpp":69:0)
  FpExt x9157 = x9150 + x9156 * poly_mix[36];
  // loc("zirgen/components/bytes.cpp":73:0)
  FpExt x9158 = x81 + x9152 * poly_mix[0];
  // loc("zirgen/components/bytes.cpp":75:0)
  auto x9159 = x9132 - x2;
  // loc("zirgen/components/bytes.cpp":75:0)
  auto x9160 = x9132 - x4;
  // loc("zirgen/components/bytes.cpp":75:0)
  auto x9161 = x9160 * x9159;
  // loc("zirgen/components/bytes.cpp":75:0)
  FpExt x9162 = x9158 + x9161 * poly_mix[1];
  // loc("zirgen/components/bytes.cpp":71:0)
  FpExt x9163 = x9157 + x9153 * x9162 * poly_mix[37];
  // loc("zirgen/components/bytes.cpp":77:0)
  auto x9164 = x0 - x9153;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9165 = x9154 - x3;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9166 = x9154 - x0;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9167 = x9154 * x9166;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9168 = x9167 * x9165;
  // loc("zirgen/components/bytes.cpp":79:0)
  FpExt x9169 = x81 + x9168 * poly_mix[0];
  // loc("zirgen/components/bytes.cpp":77:0)
  FpExt x9170 = x9163 + x9164 * x9169 * poly_mix[39];
  // loc("Top/mux(Mux)/bytes_setup(BytesSetupStep)/BytesSetup/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x9171 = args[2][65 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("Top/mux(Mux)/bytes_setup(BytesSetupStep)/BytesSetup/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x9172 = args[2][66 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/bytes.cpp":66:0)
  auto x9173 = x9171 - x9151;
  // loc("zirgen/components/bytes.cpp":67:0)
  auto x9174 = x9172 - x9152;
  // loc("zirgen/components/bytes.cpp":69:0)
  auto x9175 = x9173 - x0;
  // loc("zirgen/components/bytes.cpp":69:0)
  auto x9176 = x9173 * x9175;
  // loc("zirgen/components/bytes.cpp":69:0)
  FpExt x9177 = x9170 + x9176 * poly_mix[40];
  // loc("zirgen/components/bytes.cpp":73:0)
  FpExt x9178 = x81 + x9172 * poly_mix[0];
  // loc("zirgen/components/bytes.cpp":75:0)
  auto x9179 = x9152 - x2;
  // loc("zirgen/components/bytes.cpp":75:0)
  auto x9180 = x9152 - x4;
  // loc("zirgen/components/bytes.cpp":75:0)
  auto x9181 = x9180 * x9179;
  // loc("zirgen/components/bytes.cpp":75:0)
  FpExt x9182 = x9178 + x9181 * poly_mix[1];
  // loc("zirgen/components/bytes.cpp":71:0)
  FpExt x9183 = x9177 + x9173 * x9182 * poly_mix[41];
  // loc("zirgen/components/bytes.cpp":77:0)
  auto x9184 = x0 - x9173;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9185 = x9174 - x3;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9186 = x9174 - x0;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9187 = x9174 * x9186;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9188 = x9187 * x9185;
  // loc("zirgen/components/bytes.cpp":79:0)
  FpExt x9189 = x81 + x9188 * poly_mix[0];
  // loc("zirgen/components/bytes.cpp":77:0)
  FpExt x9190 = x9183 + x9184 * x9189 * poly_mix[43];
  // loc("Top/mux(Mux)/bytes_setup(BytesSetupStep)/BytesSetup/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x9191 = args[2][67 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("Top/mux(Mux)/bytes_setup(BytesSetupStep)/BytesSetup/PlonkBody/BytesPlonkElement/Reg"("./zirgen/compiler/edsl/component.h":154:0))
  auto x9192 = args[2][68 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/bytes.cpp":66:0)
  auto x9193 = x9191 - x9171;
  // loc("zirgen/components/bytes.cpp":67:0)
  auto x9194 = x9192 - x9172;
  // loc("zirgen/components/bytes.cpp":69:0)
  auto x9195 = x9193 - x0;
  // loc("zirgen/components/bytes.cpp":69:0)
  auto x9196 = x9193 * x9195;
  // loc("zirgen/components/bytes.cpp":69:0)
  FpExt x9197 = x9190 + x9196 * poly_mix[44];
  // loc("zirgen/components/bytes.cpp":73:0)
  FpExt x9198 = x81 + x9192 * poly_mix[0];
  // loc("zirgen/components/bytes.cpp":75:0)
  auto x9199 = x9172 - x2;
  // loc("zirgen/components/bytes.cpp":75:0)
  auto x9200 = x9172 - x4;
  // loc("zirgen/components/bytes.cpp":75:0)
  auto x9201 = x9200 * x9199;
  // loc("zirgen/components/bytes.cpp":75:0)
  FpExt x9202 = x9198 + x9201 * poly_mix[1];
  // loc("zirgen/components/bytes.cpp":71:0)
  FpExt x9203 = x9197 + x9193 * x9202 * poly_mix[45];
  // loc("zirgen/components/bytes.cpp":77:0)
  auto x9204 = x0 - x9193;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9205 = x9194 - x3;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9206 = x9194 - x0;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9207 = x9194 * x9206;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9208 = x9207 * x9205;
  // loc("zirgen/components/bytes.cpp":79:0)
  FpExt x9209 = x81 + x9208 * poly_mix[0];
  // loc("zirgen/components/bytes.cpp":77:0)
  FpExt x9210 = x9203 + x9204 * x9209 * poly_mix[47];
  // loc("zirgen/components/bytes.cpp":66:0)
  auto x9211 = x8075 - x9191;
  // loc("zirgen/components/bytes.cpp":67:0)
  auto x9212 = x707 - x9192;
  // loc("zirgen/components/bytes.cpp":69:0)
  auto x9213 = x9211 - x0;
  // loc("zirgen/components/bytes.cpp":69:0)
  auto x9214 = x9211 * x9213;
  // loc("zirgen/components/bytes.cpp":69:0)
  FpExt x9215 = x9210 + x9214 * poly_mix[48];
  // loc("zirgen/components/bytes.cpp":73:0)
  FpExt x9216 = x81 + x707 * poly_mix[0];
  // loc("zirgen/components/bytes.cpp":75:0)
  auto x9217 = x9192 - x2;
  // loc("zirgen/components/bytes.cpp":75:0)
  auto x9218 = x9192 - x4;
  // loc("zirgen/components/bytes.cpp":75:0)
  auto x9219 = x9218 * x9217;
  // loc("zirgen/components/bytes.cpp":75:0)
  FpExt x9220 = x9216 + x9219 * poly_mix[1];
  // loc("zirgen/components/bytes.cpp":71:0)
  FpExt x9221 = x9215 + x9211 * x9220 * poly_mix[49];
  // loc("zirgen/components/bytes.cpp":77:0)
  auto x9222 = x0 - x9211;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9223 = x9212 - x3;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9224 = x9212 - x0;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9225 = x9212 * x9224;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9226 = x9225 * x9223;
  // loc("zirgen/components/bytes.cpp":79:0)
  FpExt x9227 = x81 + x9226 * poly_mix[0];
  // loc("zirgen/components/bytes.cpp":77:0)
  FpExt x9228 = x9221 + x9222 * x9227 * poly_mix[51];
  // loc("zirgen/components/bytes.cpp":66:0)
  auto x9229 = x710 - x8075;
  // loc("zirgen/components/bytes.cpp":67:0)
  auto x9230 = x3127 - x707;
  // loc("zirgen/components/bytes.cpp":69:0)
  auto x9231 = x9229 - x0;
  // loc("zirgen/components/bytes.cpp":69:0)
  auto x9232 = x9229 * x9231;
  // loc("zirgen/components/bytes.cpp":69:0)
  FpExt x9233 = x9228 + x9232 * poly_mix[52];
  // loc("zirgen/components/bytes.cpp":73:0)
  FpExt x9234 = x81 + x3127 * poly_mix[0];
  // loc("zirgen/components/bytes.cpp":75:0)
  auto x9235 = x707 - x2;
  // loc("zirgen/components/bytes.cpp":75:0)
  auto x9236 = x707 - x4;
  // loc("zirgen/components/bytes.cpp":75:0)
  auto x9237 = x9236 * x9235;
  // loc("zirgen/components/bytes.cpp":75:0)
  FpExt x9238 = x9234 + x9237 * poly_mix[1];
  // loc("zirgen/components/bytes.cpp":71:0)
  FpExt x9239 = x9233 + x9229 * x9238 * poly_mix[53];
  // loc("zirgen/components/bytes.cpp":77:0)
  auto x9240 = x0 - x9229;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9241 = x9230 - x3;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9242 = x9230 - x0;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9243 = x9230 * x9242;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9244 = x9243 * x9241;
  // loc("zirgen/components/bytes.cpp":79:0)
  FpExt x9245 = x81 + x9244 * poly_mix[0];
  // loc("zirgen/components/bytes.cpp":77:0)
  FpExt x9246 = x9239 + x9240 * x9245 * poly_mix[55];
  // loc("zirgen/components/bytes.cpp":66:0)
  auto x9247 = x3137 - x710;
  // loc("zirgen/components/bytes.cpp":67:0)
  auto x9248 = x3165 - x3127;
  // loc("zirgen/components/bytes.cpp":69:0)
  auto x9249 = x9247 - x0;
  // loc("zirgen/components/bytes.cpp":69:0)
  auto x9250 = x9247 * x9249;
  // loc("zirgen/components/bytes.cpp":69:0)
  FpExt x9251 = x9246 + x9250 * poly_mix[56];
  // loc("zirgen/components/bytes.cpp":73:0)
  FpExt x9252 = x81 + x3165 * poly_mix[0];
  // loc("zirgen/components/bytes.cpp":75:0)
  auto x9253 = x3127 - x2;
  // loc("zirgen/components/bytes.cpp":75:0)
  auto x9254 = x3127 - x4;
  // loc("zirgen/components/bytes.cpp":75:0)
  auto x9255 = x9254 * x9253;
  // loc("zirgen/components/bytes.cpp":75:0)
  FpExt x9256 = x9252 + x9255 * poly_mix[1];
  // loc("zirgen/components/bytes.cpp":71:0)
  FpExt x9257 = x9251 + x9247 * x9256 * poly_mix[57];
  // loc("zirgen/components/bytes.cpp":77:0)
  auto x9258 = x0 - x9247;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9259 = x9248 - x3;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9260 = x9248 - x0;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9261 = x9248 * x9260;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9262 = x9261 * x9259;
  // loc("zirgen/components/bytes.cpp":79:0)
  FpExt x9263 = x81 + x9262 * poly_mix[0];
  // loc("zirgen/components/bytes.cpp":77:0)
  FpExt x9264 = x9257 + x9258 * x9263 * poly_mix[59];
  // loc("zirgen/components/bytes.cpp":66:0)
  auto x9265 = x1155 - x3137;
  // loc("zirgen/components/bytes.cpp":67:0)
  auto x9266 = x1160 - x3165;
  // loc("zirgen/components/bytes.cpp":69:0)
  auto x9267 = x9265 - x0;
  // loc("zirgen/components/bytes.cpp":69:0)
  auto x9268 = x9265 * x9267;
  // loc("zirgen/components/bytes.cpp":69:0)
  FpExt x9269 = x9264 + x9268 * poly_mix[60];
  // loc("zirgen/components/bytes.cpp":73:0)
  FpExt x9270 = x81 + x1160 * poly_mix[0];
  // loc("zirgen/components/bytes.cpp":75:0)
  auto x9271 = x3165 - x2;
  // loc("zirgen/components/bytes.cpp":75:0)
  auto x9272 = x3165 - x4;
  // loc("zirgen/components/bytes.cpp":75:0)
  auto x9273 = x9272 * x9271;
  // loc("zirgen/components/bytes.cpp":75:0)
  FpExt x9274 = x9270 + x9273 * poly_mix[1];
  // loc("zirgen/components/bytes.cpp":71:0)
  FpExt x9275 = x9269 + x9265 * x9274 * poly_mix[61];
  // loc("zirgen/components/bytes.cpp":77:0)
  auto x9276 = x0 - x9265;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9277 = x9266 - x3;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9278 = x9266 - x0;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9279 = x9266 * x9278;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9280 = x9279 * x9277;
  // loc("zirgen/components/bytes.cpp":79:0)
  FpExt x9281 = x81 + x9280 * poly_mix[0];
  // loc("zirgen/components/bytes.cpp":77:0)
  FpExt x9282 = x9275 + x9276 * x9281 * poly_mix[63];
  // loc("zirgen/components/bytes.cpp":66:0)
  auto x9283 = x1176 - x1155;
  // loc("zirgen/components/bytes.cpp":67:0)
  auto x9284 = x1172 - x1160;
  // loc("zirgen/components/bytes.cpp":69:0)
  auto x9285 = x9283 - x0;
  // loc("zirgen/components/bytes.cpp":69:0)
  auto x9286 = x9283 * x9285;
  // loc("zirgen/components/bytes.cpp":69:0)
  FpExt x9287 = x9282 + x9286 * poly_mix[64];
  // loc("zirgen/components/bytes.cpp":73:0)
  FpExt x9288 = x81 + x1172 * poly_mix[0];
  // loc("zirgen/components/bytes.cpp":75:0)
  auto x9289 = x1160 - x2;
  // loc("zirgen/components/bytes.cpp":75:0)
  auto x9290 = x1160 - x4;
  // loc("zirgen/components/bytes.cpp":75:0)
  auto x9291 = x9290 * x9289;
  // loc("zirgen/components/bytes.cpp":75:0)
  FpExt x9292 = x9288 + x9291 * poly_mix[1];
  // loc("zirgen/components/bytes.cpp":71:0)
  FpExt x9293 = x9287 + x9283 * x9292 * poly_mix[65];
  // loc("zirgen/components/bytes.cpp":77:0)
  auto x9294 = x0 - x9283;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9295 = x9284 - x3;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9296 = x9284 - x0;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9297 = x9284 * x9296;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9298 = x9297 * x9295;
  // loc("zirgen/components/bytes.cpp":79:0)
  FpExt x9299 = x81 + x9298 * poly_mix[0];
  // loc("zirgen/components/bytes.cpp":77:0)
  FpExt x9300 = x9293 + x9294 * x9299 * poly_mix[67];
  // loc("zirgen/components/bytes.cpp":66:0)
  auto x9301 = x1173 - x1176;
  // loc("zirgen/components/bytes.cpp":67:0)
  auto x9302 = x1190 - x1172;
  // loc("zirgen/components/bytes.cpp":69:0)
  auto x9303 = x9301 - x0;
  // loc("zirgen/components/bytes.cpp":69:0)
  auto x9304 = x9301 * x9303;
  // loc("zirgen/components/bytes.cpp":69:0)
  FpExt x9305 = x9300 + x9304 * poly_mix[68];
  // loc("zirgen/components/bytes.cpp":73:0)
  FpExt x9306 = x81 + x1190 * poly_mix[0];
  // loc("zirgen/components/bytes.cpp":75:0)
  auto x9307 = x1172 - x2;
  // loc("zirgen/components/bytes.cpp":75:0)
  auto x9308 = x1172 - x4;
  // loc("zirgen/components/bytes.cpp":75:0)
  auto x9309 = x9308 * x9307;
  // loc("zirgen/components/bytes.cpp":75:0)
  FpExt x9310 = x9306 + x9309 * poly_mix[1];
  // loc("zirgen/components/bytes.cpp":71:0)
  FpExt x9311 = x9305 + x9301 * x9310 * poly_mix[69];
  // loc("zirgen/components/bytes.cpp":77:0)
  auto x9312 = x0 - x9301;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9313 = x9302 - x3;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9314 = x9302 - x0;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9315 = x9302 * x9314;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9316 = x9315 * x9313;
  // loc("zirgen/components/bytes.cpp":79:0)
  FpExt x9317 = x81 + x9316 * poly_mix[0];
  // loc("zirgen/components/bytes.cpp":77:0)
  FpExt x9318 = x9311 + x9312 * x9317 * poly_mix[71];
  // loc("zirgen/components/bytes.cpp":66:0)
  auto x9319 = x1187 - x1173;
  // loc("zirgen/components/bytes.cpp":67:0)
  auto x9320 = x1188 - x1190;
  // loc("zirgen/components/bytes.cpp":69:0)
  auto x9321 = x9319 - x0;
  // loc("zirgen/components/bytes.cpp":69:0)
  auto x9322 = x9319 * x9321;
  // loc("zirgen/components/bytes.cpp":69:0)
  FpExt x9323 = x9318 + x9322 * poly_mix[72];
  // loc("zirgen/components/bytes.cpp":73:0)
  FpExt x9324 = x81 + x1188 * poly_mix[0];
  // loc("zirgen/components/bytes.cpp":75:0)
  auto x9325 = x1190 - x2;
  // loc("zirgen/components/bytes.cpp":75:0)
  auto x9326 = x1190 - x4;
  // loc("zirgen/components/bytes.cpp":75:0)
  auto x9327 = x9326 * x9325;
  // loc("zirgen/components/bytes.cpp":75:0)
  FpExt x9328 = x9324 + x9327 * poly_mix[1];
  // loc("zirgen/components/bytes.cpp":71:0)
  FpExt x9329 = x9323 + x9319 * x9328 * poly_mix[73];
  // loc("zirgen/components/bytes.cpp":77:0)
  auto x9330 = x0 - x9319;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9331 = x9320 - x3;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9332 = x9320 - x0;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9333 = x9320 * x9332;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9334 = x9333 * x9331;
  // loc("zirgen/components/bytes.cpp":79:0)
  FpExt x9335 = x81 + x9334 * poly_mix[0];
  // loc("zirgen/components/bytes.cpp":77:0)
  FpExt x9336 = x9329 + x9330 * x9335 * poly_mix[75];
  // loc("zirgen/components/bytes.cpp":66:0)
  auto x9337 = x1336 - x1187;
  // loc("zirgen/components/bytes.cpp":67:0)
  auto x9338 = x1346 - x1188;
  // loc("zirgen/components/bytes.cpp":69:0)
  auto x9339 = x9337 - x0;
  // loc("zirgen/components/bytes.cpp":69:0)
  auto x9340 = x9337 * x9339;
  // loc("zirgen/components/bytes.cpp":69:0)
  FpExt x9341 = x9336 + x9340 * poly_mix[76];
  // loc("zirgen/components/bytes.cpp":73:0)
  FpExt x9342 = x81 + x1346 * poly_mix[0];
  // loc("zirgen/components/bytes.cpp":75:0)
  auto x9343 = x1188 - x2;
  // loc("zirgen/components/bytes.cpp":75:0)
  auto x9344 = x1188 - x4;
  // loc("zirgen/components/bytes.cpp":75:0)
  auto x9345 = x9344 * x9343;
  // loc("zirgen/components/bytes.cpp":75:0)
  FpExt x9346 = x9342 + x9345 * poly_mix[1];
  // loc("zirgen/components/bytes.cpp":71:0)
  FpExt x9347 = x9341 + x9337 * x9346 * poly_mix[77];
  // loc("zirgen/components/bytes.cpp":77:0)
  auto x9348 = x0 - x9337;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9349 = x9338 - x3;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9350 = x9338 - x0;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9351 = x9338 * x9350;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9352 = x9351 * x9349;
  // loc("zirgen/components/bytes.cpp":79:0)
  FpExt x9353 = x81 + x9352 * poly_mix[0];
  // loc("zirgen/components/bytes.cpp":77:0)
  FpExt x9354 = x9347 + x9348 * x9353 * poly_mix[79];
  // loc("zirgen/components/bytes.cpp":66:0)
  auto x9355 = x8964 - x1336;
  // loc("zirgen/components/bytes.cpp":67:0)
  auto x9356 = x8966 - x1346;
  // loc("zirgen/components/bytes.cpp":69:0)
  auto x9357 = x9355 - x0;
  // loc("zirgen/components/bytes.cpp":69:0)
  auto x9358 = x9355 * x9357;
  // loc("zirgen/components/bytes.cpp":69:0)
  FpExt x9359 = x9354 + x9358 * poly_mix[80];
  // loc("zirgen/components/bytes.cpp":73:0)
  FpExt x9360 = x81 + x8966 * poly_mix[0];
  // loc("zirgen/components/bytes.cpp":75:0)
  auto x9361 = x1346 - x2;
  // loc("zirgen/components/bytes.cpp":75:0)
  auto x9362 = x1346 - x4;
  // loc("zirgen/components/bytes.cpp":75:0)
  auto x9363 = x9362 * x9361;
  // loc("zirgen/components/bytes.cpp":75:0)
  FpExt x9364 = x9360 + x9363 * poly_mix[1];
  // loc("zirgen/components/bytes.cpp":71:0)
  FpExt x9365 = x9359 + x9355 * x9364 * poly_mix[81];
  // loc("zirgen/components/bytes.cpp":77:0)
  auto x9366 = x0 - x9355;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9367 = x9356 - x3;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9368 = x9356 - x0;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9369 = x9356 * x9368;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9370 = x9369 * x9367;
  // loc("zirgen/components/bytes.cpp":79:0)
  FpExt x9371 = x81 + x9370 * poly_mix[0];
  // loc("zirgen/components/bytes.cpp":77:0)
  FpExt x9372 = x9365 + x9366 * x9371 * poly_mix[83];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x9373 = x8968 + x82 * x9372 * poly_mix[188];
  // loc("zirgen/components/bytes.cpp":66:0)
  auto x9374 = x233 - x8969;
  // loc("zirgen/components/bytes.cpp":67:0)
  auto x9375 = x235 - x8970;
  // loc("zirgen/components/bytes.cpp":69:0)
  auto x9376 = x9374 - x0;
  // loc("zirgen/components/bytes.cpp":69:0)
  auto x9377 = x9374 * x9376;
  // loc("zirgen/components/bytes.cpp":69:0)
  FpExt x9378 = x81 + x9377 * poly_mix[0];
  // loc("zirgen/components/bytes.cpp":73:0)
  FpExt x9379 = x81 + x235 * poly_mix[0];
  // loc("zirgen/components/bytes.cpp":75:0)
  FpExt x9380 = x9379 + x8981 * poly_mix[1];
  // loc("zirgen/components/bytes.cpp":71:0)
  FpExt x9381 = x9378 + x9374 * x9380 * poly_mix[1];
  // loc("zirgen/components/bytes.cpp":77:0)
  auto x9382 = x0 - x9374;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9383 = x9375 - x3;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9384 = x9375 - x0;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9385 = x9375 * x9384;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9386 = x9385 * x9383;
  // loc("zirgen/components/bytes.cpp":79:0)
  FpExt x9387 = x81 + x9386 * poly_mix[0];
  // loc("zirgen/components/bytes.cpp":77:0)
  FpExt x9388 = x9381 + x9382 * x9387 * poly_mix[3];
  // loc("zirgen/components/bytes.cpp":69:0)
  FpExt x9389 = x9388 + x364 * poly_mix[4];
  // loc("zirgen/components/bytes.cpp":73:0)
  FpExt x9390 = x81 + x239 * poly_mix[0];
  // loc("zirgen/components/bytes.cpp":75:0)
  auto x9391 = x235 - x2;
  // loc("zirgen/components/bytes.cpp":75:0)
  auto x9392 = x235 - x4;
  // loc("zirgen/components/bytes.cpp":75:0)
  auto x9393 = x9392 * x9391;
  // loc("zirgen/components/bytes.cpp":75:0)
  FpExt x9394 = x9390 + x9393 * poly_mix[1];
  // loc("zirgen/components/bytes.cpp":71:0)
  FpExt x9395 = x9389 + x361 * x9394 * poly_mix[5];
  // loc("zirgen/components/bytes.cpp":77:0)
  auto x9396 = x0 - x361;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9397 = x362 - x0;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9398 = x362 * x9397;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9399 = x9398 * x369;
  // loc("zirgen/components/bytes.cpp":79:0)
  FpExt x9400 = x81 + x9399 * poly_mix[0];
  // loc("zirgen/components/bytes.cpp":77:0)
  FpExt x9401 = x9395 + x9396 * x9400 * poly_mix[7];
  // loc("zirgen/components/bytes.cpp":69:0)
  FpExt x9402 = x9401 + x375 * poly_mix[8];
  // loc("zirgen/components/bytes.cpp":73:0)
  FpExt x9403 = x81 + x243 * poly_mix[0];
  // loc("zirgen/components/bytes.cpp":75:0)
  auto x9404 = x239 - x2;
  // loc("zirgen/components/bytes.cpp":75:0)
  auto x9405 = x239 - x4;
  // loc("zirgen/components/bytes.cpp":75:0)
  auto x9406 = x9405 * x9404;
  // loc("zirgen/components/bytes.cpp":75:0)
  FpExt x9407 = x9403 + x9406 * poly_mix[1];
  // loc("zirgen/components/bytes.cpp":71:0)
  FpExt x9408 = x9402 + x372 * x9407 * poly_mix[9];
  // loc("zirgen/components/bytes.cpp":77:0)
  auto x9409 = x0 - x372;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9410 = x373 - x0;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9411 = x373 * x9410;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9412 = x9411 * x380;
  // loc("zirgen/components/bytes.cpp":79:0)
  FpExt x9413 = x81 + x9412 * poly_mix[0];
  // loc("zirgen/components/bytes.cpp":77:0)
  FpExt x9414 = x9408 + x9409 * x9413 * poly_mix[11];
  // loc("zirgen/components/bytes.cpp":69:0)
  FpExt x9415 = x9414 + x386 * poly_mix[12];
  // loc("zirgen/components/bytes.cpp":73:0)
  FpExt x9416 = x81 + x247 * poly_mix[0];
  // loc("zirgen/components/bytes.cpp":75:0)
  auto x9417 = x243 - x2;
  // loc("zirgen/components/bytes.cpp":75:0)
  auto x9418 = x243 - x4;
  // loc("zirgen/components/bytes.cpp":75:0)
  auto x9419 = x9418 * x9417;
  // loc("zirgen/components/bytes.cpp":75:0)
  FpExt x9420 = x9416 + x9419 * poly_mix[1];
  // loc("zirgen/components/bytes.cpp":71:0)
  FpExt x9421 = x9415 + x383 * x9420 * poly_mix[13];
  // loc("zirgen/components/bytes.cpp":77:0)
  auto x9422 = x0 - x383;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9423 = x384 - x0;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9424 = x384 * x9423;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9425 = x9424 * x391;
  // loc("zirgen/components/bytes.cpp":79:0)
  FpExt x9426 = x81 + x9425 * poly_mix[0];
  // loc("zirgen/components/bytes.cpp":77:0)
  FpExt x9427 = x9421 + x9422 * x9426 * poly_mix[15];
  // loc("zirgen/components/bytes.cpp":66:0)
  auto x9428 = x8971 - x245;
  // loc("zirgen/components/bytes.cpp":67:0)
  auto x9429 = x8972 - x247;
  // loc("zirgen/components/bytes.cpp":69:0)
  auto x9430 = x9428 - x0;
  // loc("zirgen/components/bytes.cpp":69:0)
  auto x9431 = x9428 * x9430;
  // loc("zirgen/components/bytes.cpp":69:0)
  FpExt x9432 = x9427 + x9431 * poly_mix[16];
  // loc("zirgen/components/bytes.cpp":75:0)
  auto x9433 = x247 - x2;
  // loc("zirgen/components/bytes.cpp":75:0)
  auto x9434 = x247 - x4;
  // loc("zirgen/components/bytes.cpp":75:0)
  auto x9435 = x9434 * x9433;
  // loc("zirgen/components/bytes.cpp":75:0)
  FpExt x9436 = x8978 + x9435 * poly_mix[1];
  // loc("zirgen/components/bytes.cpp":71:0)
  FpExt x9437 = x9432 + x9428 * x9436 * poly_mix[17];
  // loc("zirgen/components/bytes.cpp":77:0)
  auto x9438 = x0 - x9428;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9439 = x9429 - x3;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9440 = x9429 - x0;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9441 = x9429 * x9440;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9442 = x9441 * x9439;
  // loc("zirgen/components/bytes.cpp":79:0)
  FpExt x9443 = x81 + x9442 * poly_mix[0];
  // loc("zirgen/components/bytes.cpp":77:0)
  FpExt x9444 = x9437 + x9438 * x9443 * poly_mix[19];
  // loc("zirgen/components/bytes.cpp":69:0)
  FpExt x9445 = x9444 + x8996 * poly_mix[20];
  // loc("zirgen/components/bytes.cpp":71:0)
  FpExt x9446 = x9445 + x8993 * x9002 * poly_mix[21];
  // loc("zirgen/components/bytes.cpp":77:0)
  FpExt x9447 = x9446 + x9004 * x9009 * poly_mix[23];
  // loc("zirgen/components/bytes.cpp":69:0)
  FpExt x9448 = x9447 + x9016 * poly_mix[24];
  // loc("zirgen/components/bytes.cpp":71:0)
  FpExt x9449 = x9448 + x9013 * x9022 * poly_mix[25];
  // loc("zirgen/components/bytes.cpp":77:0)
  FpExt x9450 = x9449 + x9024 * x9029 * poly_mix[27];
  // loc("zirgen/components/bytes.cpp":69:0)
  FpExt x9451 = x9450 + x9036 * poly_mix[28];
  // loc("zirgen/components/bytes.cpp":71:0)
  FpExt x9452 = x9451 + x9033 * x9042 * poly_mix[29];
  // loc("zirgen/components/bytes.cpp":77:0)
  FpExt x9453 = x9452 + x9044 * x9049 * poly_mix[31];
  // loc("zirgen/components/bytes.cpp":69:0)
  FpExt x9454 = x9453 + x9056 * poly_mix[32];
  // loc("zirgen/components/bytes.cpp":71:0)
  FpExt x9455 = x9454 + x9053 * x9062 * poly_mix[33];
  // loc("zirgen/components/bytes.cpp":77:0)
  FpExt x9456 = x9455 + x9064 * x9069 * poly_mix[35];
  // loc("zirgen/components/bytes.cpp":69:0)
  FpExt x9457 = x9456 + x9076 * poly_mix[36];
  // loc("zirgen/components/bytes.cpp":71:0)
  FpExt x9458 = x9457 + x9073 * x9082 * poly_mix[37];
  // loc("zirgen/components/bytes.cpp":77:0)
  FpExt x9459 = x9458 + x9084 * x9089 * poly_mix[39];
  // loc("zirgen/components/bytes.cpp":69:0)
  FpExt x9460 = x9459 + x9096 * poly_mix[40];
  // loc("zirgen/components/bytes.cpp":71:0)
  FpExt x9461 = x9460 + x9093 * x9102 * poly_mix[41];
  // loc("zirgen/components/bytes.cpp":77:0)
  FpExt x9462 = x9461 + x9104 * x9109 * poly_mix[43];
  // loc("zirgen/components/bytes.cpp":69:0)
  FpExt x9463 = x9462 + x9116 * poly_mix[44];
  // loc("zirgen/components/bytes.cpp":71:0)
  FpExt x9464 = x9463 + x9113 * x9122 * poly_mix[45];
  // loc("zirgen/components/bytes.cpp":77:0)
  FpExt x9465 = x9464 + x9124 * x9129 * poly_mix[47];
  // loc("zirgen/components/bytes.cpp":69:0)
  FpExt x9466 = x9465 + x9136 * poly_mix[48];
  // loc("zirgen/components/bytes.cpp":71:0)
  FpExt x9467 = x9466 + x9133 * x9142 * poly_mix[49];
  // loc("zirgen/components/bytes.cpp":77:0)
  FpExt x9468 = x9467 + x9144 * x9149 * poly_mix[51];
  // loc("zirgen/components/bytes.cpp":69:0)
  FpExt x9469 = x9468 + x9156 * poly_mix[52];
  // loc("zirgen/components/bytes.cpp":71:0)
  FpExt x9470 = x9469 + x9153 * x9162 * poly_mix[53];
  // loc("zirgen/components/bytes.cpp":77:0)
  FpExt x9471 = x9470 + x9164 * x9169 * poly_mix[55];
  // loc("zirgen/components/bytes.cpp":69:0)
  FpExt x9472 = x9471 + x9176 * poly_mix[56];
  // loc("zirgen/components/bytes.cpp":71:0)
  FpExt x9473 = x9472 + x9173 * x9182 * poly_mix[57];
  // loc("zirgen/components/bytes.cpp":77:0)
  FpExt x9474 = x9473 + x9184 * x9189 * poly_mix[59];
  // loc("zirgen/components/bytes.cpp":69:0)
  FpExt x9475 = x9474 + x9196 * poly_mix[60];
  // loc("zirgen/components/bytes.cpp":71:0)
  FpExt x9476 = x9475 + x9193 * x9202 * poly_mix[61];
  // loc("zirgen/components/bytes.cpp":77:0)
  FpExt x9477 = x9476 + x9204 * x9209 * poly_mix[63];
  // loc("zirgen/components/bytes.cpp":66:0)
  auto x9478 = x8964 - x9191;
  // loc("zirgen/components/bytes.cpp":67:0)
  auto x9479 = x8966 - x9192;
  // loc("zirgen/components/bytes.cpp":69:0)
  auto x9480 = x9478 - x0;
  // loc("zirgen/components/bytes.cpp":69:0)
  auto x9481 = x9478 * x9480;
  // loc("zirgen/components/bytes.cpp":69:0)
  FpExt x9482 = x9477 + x9481 * poly_mix[64];
  // loc("zirgen/components/bytes.cpp":75:0)
  FpExt x9483 = x9360 + x9219 * poly_mix[1];
  // loc("zirgen/components/bytes.cpp":71:0)
  FpExt x9484 = x9482 + x9478 * x9483 * poly_mix[65];
  // loc("zirgen/components/bytes.cpp":77:0)
  auto x9485 = x0 - x9478;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9486 = x9479 - x3;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9487 = x9479 - x0;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9488 = x9479 * x9487;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9489 = x9488 * x9486;
  // loc("zirgen/components/bytes.cpp":79:0)
  FpExt x9490 = x81 + x9489 * poly_mix[0];
  // loc("zirgen/components/bytes.cpp":77:0)
  FpExt x9491 = x9484 + x9485 * x9490 * poly_mix[67];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x9492 = x9373 + x8008 * x9491 * poly_mix[189];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x9493 = x9492 + x396 * x9491 * poly_mix[190];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x9494 = x9493 + x515 * x9491 * poly_mix[191];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x9495 = x9494 + x1139 * x9491 * poly_mix[192];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x9496 = x9495 + x8002 * x9491 * poly_mix[193];
  // loc("zirgen/components/bytes.cpp":26:0)
  auto x9497 = x86 - x4;
  // loc("zirgen/components/bytes.cpp":26:0)
  FpExt x9498 = x81 + x9497 * poly_mix[0];
  // loc("zirgen/components/bytes.cpp":27:0)
  auto x9499 = x88 - x4;
  // loc("zirgen/components/bytes.cpp":27:0)
  FpExt x9500 = x9498 + x9499 * poly_mix[1];
  // loc("zirgen/components/bytes.cpp":66:0)
  auto x9501 = x86 - x8969;
  // loc("zirgen/components/bytes.cpp":67:0)
  auto x9502 = x88 - x8970;
  // loc("zirgen/components/bytes.cpp":69:0)
  auto x9503 = x9501 - x0;
  // loc("zirgen/components/bytes.cpp":69:0)
  auto x9504 = x9501 * x9503;
  // loc("zirgen/components/bytes.cpp":69:0)
  FpExt x9505 = x9500 + x9504 * poly_mix[2];
  // loc("zirgen/components/bytes.cpp":73:0)
  FpExt x9506 = x81 + x88 * poly_mix[0];
  // loc("zirgen/components/bytes.cpp":75:0)
  FpExt x9507 = x9506 + x8981 * poly_mix[1];
  // loc("zirgen/components/bytes.cpp":71:0)
  FpExt x9508 = x9505 + x9501 * x9507 * poly_mix[3];
  // loc("zirgen/components/bytes.cpp":77:0)
  auto x9509 = x0 - x9501;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9510 = x9502 - x3;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9511 = x9502 - x0;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9512 = x9502 * x9511;
  // loc("zirgen/components/bytes.cpp":79:0)
  auto x9513 = x9512 * x9510;
  // loc("zirgen/components/bytes.cpp":79:0)
  FpExt x9514 = x81 + x9513 * poly_mix[0];
  // loc("zirgen/components/bytes.cpp":77:0)
  FpExt x9515 = x9508 + x9509 * x9514 * poly_mix[5];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x9516 = x9496 + x8004 * x9515 * poly_mix[194];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x9517 = x9516 + x82 * x81 * poly_mix[195];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x9518 = x9517 + x8008 * x81 * poly_mix[195];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x9519 = x9518 + x396 * x81 * poly_mix[195];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x9520 = x9519 + x515 * x81 * poly_mix[195];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x9521 = x8032 + x3368 * x81 * poly_mix[0];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x9522 = x9521 + x3590 * x81 * poly_mix[0];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x9523 = x9522 + x3632 * x81 * poly_mix[0];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x9524 = x9523 + x3635 * x81 * poly_mix[0];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x9525 = x9524 + x3638 * x81 * poly_mix[0];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x9526 = x9525 + x3641 * x81 * poly_mix[0];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x9527 = x9526 + x420 * x81 * poly_mix[0];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x9528 = x9527 + x423 * x81 * poly_mix[0];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x9529 = x9520 + x1139 * x9528 * poly_mix[195];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x9530 = x9529 + x8002 * x81 * poly_mix[195];
  // loc("zirgen/components/fpext.cpp":28:0)
  auto x9531 = args[4][0 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/fpext.cpp":28:0)
  auto x9532 = x9531 - x0;
  // loc("zirgen/components/fpext.cpp":28:0)
  FpExt x9533 = x81 + x9532 * poly_mix[0];
  // loc("zirgen/components/fpext.cpp":28:0)
  auto x9534 = args[4][1 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/fpext.cpp":28:0)
  FpExt x9535 = x9533 + x9534 * poly_mix[1];
  // loc("zirgen/components/fpext.cpp":28:0)
  auto x9536 = args[4][2 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/fpext.cpp":28:0)
  FpExt x9537 = x9535 + x9536 * poly_mix[2];
  // loc("zirgen/components/fpext.cpp":28:0)
  auto x9538 = args[4][3 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("zirgen/components/fpext.cpp":28:0)
  FpExt x9539 = x9537 + x9538 * poly_mix[3];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x9540 = x9530 + x8006 * x9539 * poly_mix[195];
  // loc("Top/BytesHeader/FpExtReg/elem[0](Reg)"("./zirgen/components/plonk.h":218:0))
  auto x9541 = args[3][0];
  // loc("Top/BytesHeader/FpExtReg/elem[1](Reg)"("./zirgen/components/plonk.h":218:0))
  auto x9542 = args[3][1];
  // loc("Top/BytesHeader/FpExtReg/elem[2](Reg)"("./zirgen/components/plonk.h":218:0))
  auto x9543 = args[3][2];
  // loc("Top/BytesHeader/FpExtReg/elem[3](Reg)"("./zirgen/components/plonk.h":218:0))
  auto x9544 = args[3][3];
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9545 = x9541 * x86;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9546 = x9542 * x86;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9547 = x9543 * x86;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9548 = x9544 * x86;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9549 = x9545 + x0;
  // loc("Top/BytesHeader/FpExtReg/elem[0](Reg)"("./zirgen/components/plonk.h":218:0))
  auto x9550 = args[3][4];
  // loc("Top/BytesHeader/FpExtReg/elem[1](Reg)"("./zirgen/components/plonk.h":218:0))
  auto x9551 = args[3][5];
  // loc("Top/BytesHeader/FpExtReg/elem[2](Reg)"("./zirgen/components/plonk.h":218:0))
  auto x9552 = args[3][6];
  // loc("Top/BytesHeader/FpExtReg/elem[3](Reg)"("./zirgen/components/plonk.h":218:0))
  auto x9553 = args[3][7];
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9554 = x9550 * x88;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9555 = x9551 * x88;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9556 = x9552 * x88;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9557 = x9553 * x88;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9558 = x9549 + x9554;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9559 = x9546 + x9555;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9560 = x9547 + x9556;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9561 = x9548 + x9557;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9562 = x9541 * x106;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9563 = x9542 * x106;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9564 = x9543 * x106;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9565 = x9544 * x106;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9566 = x9562 + x0;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9567 = x9550 * x108;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9568 = x9551 * x108;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9569 = x9552 * x108;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9570 = x9553 * x108;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9571 = x9566 + x9567;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9572 = x9563 + x9568;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9573 = x9564 + x9569;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9574 = x9565 + x9570;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9575 = x9561 * x9572;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9576 = x9560 * x9573;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9577 = x9559 * x9574;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9578 = x9577 + x9576;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9579 = x9578 + x9575;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9580 = x9579 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9581 = x9558 * x9571;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9582 = x9581 + x9580;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9583 = x9561 * x9573;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9584 = x9560 * x9574;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9585 = x9584 + x9583;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9586 = x9585 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9587 = x9559 * x9571;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9588 = x9558 * x9572;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9589 = x9588 + x9587;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9590 = x9589 + x9586;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9591 = x9561 * x9574;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9592 = x9591 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9593 = x9560 * x9571;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9594 = x9559 * x9572;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9595 = x9558 * x9573;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9596 = x9595 + x9594;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9597 = x9596 + x9593;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9598 = x9597 + x9592;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9599 = x9561 * x9571;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9600 = x9560 * x9572;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9601 = x9559 * x9573;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9602 = x9558 * x9574;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9603 = x9602 + x9601;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9604 = x9603 + x9600;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9605 = x9604 + x9599;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9606 = x9541 * x119;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9607 = x9542 * x119;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9608 = x9543 * x119;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9609 = x9544 * x119;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9610 = x9606 + x0;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9611 = x9550 * x121;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9612 = x9551 * x121;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9613 = x9552 * x121;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9614 = x9553 * x121;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9615 = x9610 + x9611;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9616 = x9607 + x9612;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9617 = x9608 + x9613;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9618 = x9609 + x9614;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9619 = x9605 * x9616;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9620 = x9598 * x9617;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9621 = x9590 * x9618;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9622 = x9621 + x9620;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9623 = x9622 + x9619;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9624 = x9623 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9625 = x9582 * x9615;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9626 = x9625 + x9624;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9627 = x9605 * x9617;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9628 = x9598 * x9618;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9629 = x9628 + x9627;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9630 = x9629 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9631 = x9590 * x9615;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9632 = x9582 * x9616;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9633 = x9632 + x9631;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9634 = x9633 + x9630;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9635 = x9605 * x9618;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9636 = x9635 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9637 = x9598 * x9615;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9638 = x9590 * x9616;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9639 = x9582 * x9617;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9640 = x9639 + x9638;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9641 = x9640 + x9637;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9642 = x9641 + x9636;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9643 = x9605 * x9615;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9644 = x9598 * x9616;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9645 = x9590 * x9617;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9646 = x9582 * x9618;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9647 = x9646 + x9645;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9648 = x9647 + x9644;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9649 = x9648 + x9643;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9650 = x9541 * x132;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9651 = x9542 * x132;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9652 = x9543 * x132;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9653 = x9544 * x132;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9654 = x9650 + x0;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9655 = x9550 * x134;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9656 = x9551 * x134;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9657 = x9552 * x134;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9658 = x9553 * x134;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9659 = x9654 + x9655;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9660 = x9651 + x9656;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9661 = x9652 + x9657;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9662 = x9653 + x9658;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9663 = x9541 * x145;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9664 = x9542 * x145;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9665 = x9543 * x145;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9666 = x9544 * x145;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9667 = x9663 + x0;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9668 = x9550 * x147;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9669 = x9551 * x147;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9670 = x9552 * x147;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9671 = x9553 * x147;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9672 = x9667 + x9668;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9673 = x9664 + x9669;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9674 = x9665 + x9670;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9675 = x9666 + x9671;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9676 = x9662 * x9673;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9677 = x9661 * x9674;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9678 = x9660 * x9675;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9679 = x9678 + x9677;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9680 = x9679 + x9676;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9681 = x9680 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9682 = x9659 * x9672;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9683 = x9682 + x9681;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9684 = x9662 * x9674;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9685 = x9661 * x9675;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9686 = x9685 + x9684;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9687 = x9686 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9688 = x9660 * x9672;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9689 = x9659 * x9673;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9690 = x9689 + x9688;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9691 = x9690 + x9687;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9692 = x9662 * x9675;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9693 = x9692 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9694 = x9661 * x9672;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9695 = x9660 * x9673;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9696 = x9659 * x9674;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9697 = x9696 + x9695;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9698 = x9697 + x9694;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9699 = x9698 + x9693;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9700 = x9662 * x9672;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9701 = x9661 * x9673;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9702 = x9660 * x9674;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9703 = x9659 * x9675;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9704 = x9703 + x9702;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9705 = x9704 + x9701;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9706 = x9705 + x9700;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9707 = x9541 * x158;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9708 = x9542 * x158;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9709 = x9543 * x158;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9710 = x9544 * x158;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9711 = x9707 + x0;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9712 = x9550 * x160;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9713 = x9551 * x160;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9714 = x9552 * x160;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9715 = x9553 * x160;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9716 = x9711 + x9712;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9717 = x9708 + x9713;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9718 = x9709 + x9714;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9719 = x9710 + x9715;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9720 = x9706 * x9717;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9721 = x9699 * x9718;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9722 = x9691 * x9719;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9723 = x9722 + x9721;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9724 = x9723 + x9720;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9725 = x9724 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9726 = x9683 * x9716;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9727 = x9726 + x9725;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9728 = x9706 * x9718;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9729 = x9699 * x9719;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9730 = x9729 + x9728;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9731 = x9730 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9732 = x9691 * x9716;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9733 = x9683 * x9717;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9734 = x9733 + x9732;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9735 = x9734 + x9731;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9736 = x9706 * x9719;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9737 = x9736 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9738 = x9699 * x9716;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9739 = x9691 * x9717;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9740 = x9683 * x9718;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9741 = x9740 + x9739;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9742 = x9741 + x9738;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9743 = x9742 + x9737;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9744 = x9706 * x9716;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9745 = x9699 * x9717;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9746 = x9691 * x9718;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9747 = x9683 * x9719;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9748 = x9747 + x9746;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9749 = x9748 + x9745;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9750 = x9749 + x9744;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9751 = x9541 * x171;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9752 = x9542 * x171;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9753 = x9543 * x171;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9754 = x9544 * x171;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9755 = x9751 + x0;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9756 = x9550 * x173;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9757 = x9551 * x173;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9758 = x9552 * x173;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9759 = x9553 * x173;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9760 = x9755 + x9756;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9761 = x9752 + x9757;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9762 = x9753 + x9758;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9763 = x9754 + x9759;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9764 = x9541 * x184;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9765 = x9542 * x184;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9766 = x9543 * x184;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9767 = x9544 * x184;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9768 = x9764 + x0;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9769 = x9550 * x186;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9770 = x9551 * x186;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9771 = x9552 * x186;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9772 = x9553 * x186;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9773 = x9768 + x9769;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9774 = x9765 + x9770;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9775 = x9766 + x9771;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9776 = x9767 + x9772;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9777 = x9763 * x9774;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9778 = x9762 * x9775;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9779 = x9761 * x9776;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9780 = x9779 + x9778;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9781 = x9780 + x9777;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9782 = x9781 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9783 = x9760 * x9773;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9784 = x9783 + x9782;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9785 = x9763 * x9775;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9786 = x9762 * x9776;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9787 = x9786 + x9785;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9788 = x9787 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9789 = x9761 * x9773;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9790 = x9760 * x9774;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9791 = x9790 + x9789;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9792 = x9791 + x9788;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9793 = x9763 * x9776;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9794 = x9793 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9795 = x9762 * x9773;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9796 = x9761 * x9774;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9797 = x9760 * x9775;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9798 = x9797 + x9796;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9799 = x9798 + x9795;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9800 = x9799 + x9794;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9801 = x9763 * x9773;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9802 = x9762 * x9774;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9803 = x9761 * x9775;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9804 = x9760 * x9776;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9805 = x9804 + x9803;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9806 = x9805 + x9802;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9807 = x9806 + x9801;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9808 = x9541 * x197;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9809 = x9542 * x197;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9810 = x9543 * x197;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9811 = x9544 * x197;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9812 = x9808 + x0;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9813 = x9550 * x199;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9814 = x9551 * x199;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9815 = x9552 * x199;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9816 = x9553 * x199;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9817 = x9812 + x9813;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9818 = x9809 + x9814;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9819 = x9810 + x9815;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9820 = x9811 + x9816;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9821 = x9807 * x9818;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9822 = x9800 * x9819;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9823 = x9792 * x9820;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9824 = x9823 + x9822;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9825 = x9824 + x9821;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9826 = x9825 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9827 = x9784 * x9817;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9828 = x9827 + x9826;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9829 = x9807 * x9819;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9830 = x9800 * x9820;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9831 = x9830 + x9829;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9832 = x9831 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9833 = x9792 * x9817;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9834 = x9784 * x9818;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9835 = x9834 + x9833;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9836 = x9835 + x9832;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9837 = x9807 * x9820;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9838 = x9837 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9839 = x9800 * x9817;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9840 = x9792 * x9818;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9841 = x9784 * x9819;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9842 = x9841 + x9840;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9843 = x9842 + x9839;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9844 = x9843 + x9838;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9845 = x9807 * x9817;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9846 = x9800 * x9818;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9847 = x9792 * x9819;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9848 = x9784 * x9820;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9849 = x9848 + x9847;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9850 = x9849 + x9846;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9851 = x9850 + x9845;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9852 = x9541 * x201;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9853 = x9542 * x201;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9854 = x9543 * x201;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9855 = x9544 * x201;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9856 = x9852 + x0;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9857 = x9550 * x203;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9858 = x9551 * x203;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9859 = x9552 * x203;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9860 = x9553 * x203;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9861 = x9856 + x9857;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9862 = x9853 + x9858;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9863 = x9854 + x9859;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9864 = x9855 + x9860;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9865 = x9541 * x205;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9866 = x9542 * x205;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9867 = x9543 * x205;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9868 = x9544 * x205;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9869 = x9865 + x0;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9870 = x9550 * x207;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9871 = x9551 * x207;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9872 = x9552 * x207;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9873 = x9553 * x207;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9874 = x9869 + x9870;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9875 = x9866 + x9871;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9876 = x9867 + x9872;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9877 = x9868 + x9873;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9878 = x9864 * x9875;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9879 = x9863 * x9876;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9880 = x9862 * x9877;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9881 = x9880 + x9879;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9882 = x9881 + x9878;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9883 = x9882 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9884 = x9861 * x9874;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9885 = x9884 + x9883;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9886 = x9864 * x9876;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9887 = x9863 * x9877;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9888 = x9887 + x9886;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9889 = x9888 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9890 = x9862 * x9874;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9891 = x9861 * x9875;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9892 = x9891 + x9890;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9893 = x9892 + x9889;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9894 = x9864 * x9877;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9895 = x9894 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9896 = x9863 * x9874;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9897 = x9862 * x9875;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9898 = x9861 * x9876;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9899 = x9898 + x9897;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9900 = x9899 + x9896;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9901 = x9900 + x9895;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9902 = x9864 * x9874;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9903 = x9863 * x9875;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9904 = x9862 * x9876;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9905 = x9861 * x9877;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9906 = x9905 + x9904;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9907 = x9906 + x9903;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9908 = x9907 + x9902;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9909 = x9541 * x209;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9910 = x9542 * x209;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9911 = x9543 * x209;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9912 = x9544 * x209;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9913 = x9909 + x0;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9914 = x9550 * x211;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9915 = x9551 * x211;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9916 = x9552 * x211;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9917 = x9553 * x211;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9918 = x9913 + x9914;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9919 = x9910 + x9915;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9920 = x9911 + x9916;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9921 = x9912 + x9917;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9922 = x9908 * x9919;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9923 = x9901 * x9920;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9924 = x9893 * x9921;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9925 = x9924 + x9923;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9926 = x9925 + x9922;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9927 = x9926 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9928 = x9885 * x9918;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9929 = x9928 + x9927;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9930 = x9908 * x9920;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9931 = x9901 * x9921;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9932 = x9931 + x9930;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9933 = x9932 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9934 = x9893 * x9918;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9935 = x9885 * x9919;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9936 = x9935 + x9934;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9937 = x9936 + x9933;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9938 = x9908 * x9921;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9939 = x9938 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9940 = x9901 * x9918;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9941 = x9893 * x9919;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9942 = x9885 * x9920;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9943 = x9942 + x9941;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9944 = x9943 + x9940;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9945 = x9944 + x9939;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9946 = x9908 * x9918;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9947 = x9901 * x9919;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9948 = x9893 * x9920;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9949 = x9885 * x9921;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9950 = x9949 + x9948;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9951 = x9950 + x9947;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9952 = x9951 + x9946;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9953 = x9541 * x213;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9954 = x9542 * x213;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9955 = x9543 * x213;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9956 = x9544 * x213;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9957 = x9953 + x0;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9958 = x9550 * x215;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9959 = x9551 * x215;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9960 = x9552 * x215;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9961 = x9553 * x215;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9962 = x9957 + x9958;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9963 = x9954 + x9959;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9964 = x9955 + x9960;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9965 = x9956 + x9961;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9966 = x9541 * x217;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9967 = x9542 * x217;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9968 = x9543 * x217;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9969 = x9544 * x217;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9970 = x9966 + x0;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9971 = x9550 * x219;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9972 = x9551 * x219;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9973 = x9552 * x219;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9974 = x9553 * x219;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9975 = x9970 + x9971;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9976 = x9967 + x9972;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9977 = x9968 + x9973;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x9978 = x9969 + x9974;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9979 = x9965 * x9976;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9980 = x9964 * x9977;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9981 = x9963 * x9978;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9982 = x9981 + x9980;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9983 = x9982 + x9979;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9984 = x9983 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9985 = x9962 * x9975;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9986 = x9985 + x9984;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9987 = x9965 * x9977;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9988 = x9964 * x9978;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9989 = x9988 + x9987;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9990 = x9989 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9991 = x9963 * x9975;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9992 = x9962 * x9976;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9993 = x9992 + x9991;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9994 = x9993 + x9990;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9995 = x9965 * x9978;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9996 = x9995 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9997 = x9964 * x9975;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9998 = x9963 * x9976;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x9999 = x9962 * x9977;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10000 = x9999 + x9998;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10001 = x10000 + x9997;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10002 = x10001 + x9996;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10003 = x9965 * x9975;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10004 = x9964 * x9976;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10005 = x9963 * x9977;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10006 = x9962 * x9978;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10007 = x10006 + x10005;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10008 = x10007 + x10004;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10009 = x10008 + x10003;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10010 = x9541 * x221;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10011 = x9542 * x221;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10012 = x9543 * x221;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10013 = x9544 * x221;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10014 = x10010 + x0;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10015 = x9550 * x223;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10016 = x9551 * x223;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10017 = x9552 * x223;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10018 = x9553 * x223;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10019 = x10014 + x10015;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10020 = x10011 + x10016;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10021 = x10012 + x10017;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10022 = x10013 + x10018;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10023 = x10009 * x10020;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10024 = x10002 * x10021;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10025 = x9994 * x10022;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10026 = x10025 + x10024;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10027 = x10026 + x10023;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10028 = x10027 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10029 = x9986 * x10019;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10030 = x10029 + x10028;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10031 = x10009 * x10021;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10032 = x10002 * x10022;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10033 = x10032 + x10031;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10034 = x10033 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10035 = x9994 * x10019;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10036 = x9986 * x10020;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10037 = x10036 + x10035;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10038 = x10037 + x10034;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10039 = x10009 * x10022;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10040 = x10039 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10041 = x10002 * x10019;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10042 = x9994 * x10020;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10043 = x9986 * x10021;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10044 = x10043 + x10042;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10045 = x10044 + x10041;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10046 = x10045 + x10040;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10047 = x10009 * x10019;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10048 = x10002 * x10020;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10049 = x9994 * x10021;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10050 = x9986 * x10022;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10051 = x10050 + x10049;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10052 = x10051 + x10048;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10053 = x10052 + x10047;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10054 = x9541 * x225;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10055 = x9542 * x225;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10056 = x9543 * x225;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10057 = x9544 * x225;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10058 = x10054 + x0;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10059 = x9550 * x227;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10060 = x9551 * x227;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10061 = x9552 * x227;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10062 = x9553 * x227;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10063 = x10058 + x10059;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10064 = x10055 + x10060;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10065 = x10056 + x10061;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10066 = x10057 + x10062;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10067 = x9541 * x229;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10068 = x9542 * x229;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10069 = x9543 * x229;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10070 = x9544 * x229;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10071 = x10067 + x0;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10072 = x9550 * x231;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10073 = x9551 * x231;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10074 = x9552 * x231;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10075 = x9553 * x231;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10076 = x10071 + x10072;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10077 = x10068 + x10073;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10078 = x10069 + x10074;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10079 = x10070 + x10075;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10080 = x10066 * x10077;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10081 = x10065 * x10078;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10082 = x10064 * x10079;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10083 = x10082 + x10081;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10084 = x10083 + x10080;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10085 = x10084 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10086 = x10063 * x10076;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10087 = x10086 + x10085;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10088 = x10066 * x10078;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10089 = x10065 * x10079;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10090 = x10089 + x10088;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10091 = x10090 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10092 = x10064 * x10076;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10093 = x10063 * x10077;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10094 = x10093 + x10092;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10095 = x10094 + x10091;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10096 = x10066 * x10079;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10097 = x10096 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10098 = x10065 * x10076;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10099 = x10064 * x10077;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10100 = x10063 * x10078;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10101 = x10100 + x10099;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10102 = x10101 + x10098;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10103 = x10102 + x10097;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10104 = x10066 * x10076;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10105 = x10065 * x10077;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10106 = x10064 * x10078;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10107 = x10063 * x10079;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10108 = x10107 + x10106;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10109 = x10108 + x10105;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10110 = x10109 + x10104;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10111 = x9541 * x233;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10112 = x9542 * x233;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10113 = x9543 * x233;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10114 = x9544 * x233;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10115 = x10111 + x0;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10116 = x9550 * x235;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10117 = x9551 * x235;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10118 = x9552 * x235;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10119 = x9553 * x235;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10120 = x10115 + x10116;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10121 = x10112 + x10117;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10122 = x10113 + x10118;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10123 = x10114 + x10119;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10124 = x10110 * x10121;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10125 = x10103 * x10122;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10126 = x10095 * x10123;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10127 = x10126 + x10125;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10128 = x10127 + x10124;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10129 = x10128 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10130 = x10087 * x10120;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10131 = x10130 + x10129;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10132 = x10110 * x10122;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10133 = x10103 * x10123;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10134 = x10133 + x10132;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10135 = x10134 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10136 = x10095 * x10120;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10137 = x10087 * x10121;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10138 = x10137 + x10136;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10139 = x10138 + x10135;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10140 = x10110 * x10123;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10141 = x10140 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10142 = x10103 * x10120;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10143 = x10095 * x10121;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10144 = x10087 * x10122;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10145 = x10144 + x10143;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10146 = x10145 + x10142;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10147 = x10146 + x10141;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10148 = x10110 * x10120;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10149 = x10103 * x10121;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10150 = x10095 * x10122;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10151 = x10087 * x10123;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10152 = x10151 + x10150;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10153 = x10152 + x10149;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10154 = x10153 + x10148;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10155 = x9541 * x237;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10156 = x9542 * x237;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10157 = x9543 * x237;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10158 = x9544 * x237;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10159 = x10155 + x0;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10160 = x9550 * x239;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10161 = x9551 * x239;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10162 = x9552 * x239;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10163 = x9553 * x239;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10164 = x10159 + x10160;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10165 = x10156 + x10161;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10166 = x10157 + x10162;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10167 = x10158 + x10163;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10168 = x9541 * x241;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10169 = x9542 * x241;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10170 = x9543 * x241;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10171 = x9544 * x241;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10172 = x10168 + x0;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10173 = x9550 * x243;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10174 = x9551 * x243;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10175 = x9552 * x243;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10176 = x9553 * x243;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10177 = x10172 + x10173;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10178 = x10169 + x10174;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10179 = x10170 + x10175;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10180 = x10171 + x10176;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10181 = x10167 * x10178;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10182 = x10166 * x10179;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10183 = x10165 * x10180;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10184 = x10183 + x10182;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10185 = x10184 + x10181;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10186 = x10185 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10187 = x10164 * x10177;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10188 = x10187 + x10186;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10189 = x10167 * x10179;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10190 = x10166 * x10180;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10191 = x10190 + x10189;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10192 = x10191 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10193 = x10165 * x10177;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10194 = x10164 * x10178;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10195 = x10194 + x10193;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10196 = x10195 + x10192;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10197 = x10167 * x10180;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10198 = x10197 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10199 = x10166 * x10177;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10200 = x10165 * x10178;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10201 = x10164 * x10179;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10202 = x10201 + x10200;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10203 = x10202 + x10199;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10204 = x10203 + x10198;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10205 = x10167 * x10177;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10206 = x10166 * x10178;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10207 = x10165 * x10179;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10208 = x10164 * x10180;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10209 = x10208 + x10207;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10210 = x10209 + x10206;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10211 = x10210 + x10205;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10212 = x9541 * x245;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10213 = x9542 * x245;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10214 = x9543 * x245;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10215 = x9544 * x245;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10216 = x10212 + x0;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10217 = x9550 * x247;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10218 = x9551 * x247;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10219 = x9552 * x247;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10220 = x9553 * x247;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10221 = x10216 + x10217;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10222 = x10213 + x10218;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10223 = x10214 + x10219;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10224 = x10215 + x10220;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10225 = x10211 * x10222;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10226 = x10204 * x10223;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10227 = x10196 * x10224;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10228 = x10227 + x10226;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10229 = x10228 + x10225;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10230 = x10229 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10231 = x10188 * x10221;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10232 = x10231 + x10230;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10233 = x10211 * x10223;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10234 = x10204 * x10224;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10235 = x10234 + x10233;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10236 = x10235 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10237 = x10196 * x10221;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10238 = x10188 * x10222;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10239 = x10238 + x10237;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10240 = x10239 + x10236;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10241 = x10211 * x10224;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10242 = x10241 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10243 = x10204 * x10221;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10244 = x10196 * x10222;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10245 = x10188 * x10223;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10246 = x10245 + x10244;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10247 = x10246 + x10243;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10248 = x10247 + x10242;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10249 = x10211 * x10221;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10250 = x10204 * x10222;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10251 = x10196 * x10223;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10252 = x10188 * x10224;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10253 = x10252 + x10251;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10254 = x10253 + x10250;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10255 = x10254 + x10249;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10256 = x9541 * x8971;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10257 = x9542 * x8971;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10258 = x9543 * x8971;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10259 = x9544 * x8971;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10260 = x10256 + x0;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10261 = x9550 * x8972;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10262 = x9551 * x8972;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10263 = x9552 * x8972;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10264 = x9553 * x8972;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10265 = x10260 + x10261;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10266 = x10257 + x10262;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10267 = x10258 + x10263;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10268 = x10259 + x10264;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10269 = x9541 * x8991;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10270 = x9542 * x8991;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10271 = x9543 * x8991;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10272 = x9544 * x8991;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10273 = x10269 + x0;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10274 = x9550 * x8992;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10275 = x9551 * x8992;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10276 = x9552 * x8992;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10277 = x9553 * x8992;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10278 = x10273 + x10274;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10279 = x10270 + x10275;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10280 = x10271 + x10276;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10281 = x10272 + x10277;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10282 = x10268 * x10279;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10283 = x10267 * x10280;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10284 = x10266 * x10281;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10285 = x10284 + x10283;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10286 = x10285 + x10282;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10287 = x10286 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10288 = x10265 * x10278;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10289 = x10288 + x10287;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10290 = x10268 * x10280;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10291 = x10267 * x10281;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10292 = x10291 + x10290;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10293 = x10292 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10294 = x10266 * x10278;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10295 = x10265 * x10279;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10296 = x10295 + x10294;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10297 = x10296 + x10293;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10298 = x10268 * x10281;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10299 = x10298 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10300 = x10267 * x10278;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10301 = x10266 * x10279;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10302 = x10265 * x10280;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10303 = x10302 + x10301;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10304 = x10303 + x10300;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10305 = x10304 + x10299;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10306 = x10268 * x10278;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10307 = x10267 * x10279;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10308 = x10266 * x10280;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10309 = x10265 * x10281;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10310 = x10309 + x10308;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10311 = x10310 + x10307;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10312 = x10311 + x10306;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10313 = x9541 * x9011;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10314 = x9542 * x9011;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10315 = x9543 * x9011;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10316 = x9544 * x9011;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10317 = x10313 + x0;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10318 = x9550 * x9012;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10319 = x9551 * x9012;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10320 = x9552 * x9012;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10321 = x9553 * x9012;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10322 = x10317 + x10318;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10323 = x10314 + x10319;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10324 = x10315 + x10320;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10325 = x10316 + x10321;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10326 = x10312 * x10323;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10327 = x10305 * x10324;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10328 = x10297 * x10325;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10329 = x10328 + x10327;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10330 = x10329 + x10326;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10331 = x10330 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10332 = x10289 * x10322;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10333 = x10332 + x10331;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10334 = x10312 * x10324;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10335 = x10305 * x10325;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10336 = x10335 + x10334;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10337 = x10336 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10338 = x10297 * x10322;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10339 = x10289 * x10323;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10340 = x10339 + x10338;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10341 = x10340 + x10337;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10342 = x10312 * x10325;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10343 = x10342 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10344 = x10305 * x10322;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10345 = x10297 * x10323;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10346 = x10289 * x10324;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10347 = x10346 + x10345;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10348 = x10347 + x10344;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10349 = x10348 + x10343;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10350 = x10312 * x10322;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10351 = x10305 * x10323;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10352 = x10297 * x10324;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10353 = x10289 * x10325;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10354 = x10353 + x10352;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10355 = x10354 + x10351;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10356 = x10355 + x10350;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10357 = x9541 * x9031;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10358 = x9542 * x9031;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10359 = x9543 * x9031;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10360 = x9544 * x9031;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10361 = x10357 + x0;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10362 = x9550 * x9032;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10363 = x9551 * x9032;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10364 = x9552 * x9032;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10365 = x9553 * x9032;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10366 = x10361 + x10362;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10367 = x10358 + x10363;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10368 = x10359 + x10364;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10369 = x10360 + x10365;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10370 = x9541 * x9051;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10371 = x9542 * x9051;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10372 = x9543 * x9051;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10373 = x9544 * x9051;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10374 = x10370 + x0;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10375 = x9550 * x9052;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10376 = x9551 * x9052;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10377 = x9552 * x9052;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10378 = x9553 * x9052;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10379 = x10374 + x10375;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10380 = x10371 + x10376;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10381 = x10372 + x10377;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10382 = x10373 + x10378;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10383 = x10369 * x10380;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10384 = x10368 * x10381;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10385 = x10367 * x10382;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10386 = x10385 + x10384;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10387 = x10386 + x10383;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10388 = x10387 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10389 = x10366 * x10379;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10390 = x10389 + x10388;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10391 = x10369 * x10381;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10392 = x10368 * x10382;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10393 = x10392 + x10391;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10394 = x10393 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10395 = x10367 * x10379;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10396 = x10366 * x10380;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10397 = x10396 + x10395;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10398 = x10397 + x10394;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10399 = x10369 * x10382;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10400 = x10399 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10401 = x10368 * x10379;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10402 = x10367 * x10380;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10403 = x10366 * x10381;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10404 = x10403 + x10402;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10405 = x10404 + x10401;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10406 = x10405 + x10400;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10407 = x10369 * x10379;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10408 = x10368 * x10380;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10409 = x10367 * x10381;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10410 = x10366 * x10382;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10411 = x10410 + x10409;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10412 = x10411 + x10408;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10413 = x10412 + x10407;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10414 = x9541 * x9071;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10415 = x9542 * x9071;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10416 = x9543 * x9071;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10417 = x9544 * x9071;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10418 = x10414 + x0;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10419 = x9550 * x9072;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10420 = x9551 * x9072;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10421 = x9552 * x9072;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10422 = x9553 * x9072;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10423 = x10418 + x10419;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10424 = x10415 + x10420;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10425 = x10416 + x10421;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10426 = x10417 + x10422;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10427 = x10413 * x10424;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10428 = x10406 * x10425;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10429 = x10398 * x10426;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10430 = x10429 + x10428;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10431 = x10430 + x10427;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10432 = x10431 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10433 = x10390 * x10423;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10434 = x10433 + x10432;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10435 = x10413 * x10425;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10436 = x10406 * x10426;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10437 = x10436 + x10435;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10438 = x10437 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10439 = x10398 * x10423;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10440 = x10390 * x10424;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10441 = x10440 + x10439;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10442 = x10441 + x10438;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10443 = x10413 * x10426;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10444 = x10443 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10445 = x10406 * x10423;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10446 = x10398 * x10424;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10447 = x10390 * x10425;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10448 = x10447 + x10446;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10449 = x10448 + x10445;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10450 = x10449 + x10444;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10451 = x10413 * x10423;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10452 = x10406 * x10424;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10453 = x10398 * x10425;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10454 = x10390 * x10426;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10455 = x10454 + x10453;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10456 = x10455 + x10452;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10457 = x10456 + x10451;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10458 = x9541 * x9091;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10459 = x9542 * x9091;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10460 = x9543 * x9091;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10461 = x9544 * x9091;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10462 = x10458 + x0;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10463 = x9550 * x9092;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10464 = x9551 * x9092;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10465 = x9552 * x9092;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10466 = x9553 * x9092;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10467 = x10462 + x10463;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10468 = x10459 + x10464;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10469 = x10460 + x10465;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10470 = x10461 + x10466;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10471 = x9541 * x9111;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10472 = x9542 * x9111;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10473 = x9543 * x9111;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10474 = x9544 * x9111;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10475 = x10471 + x0;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10476 = x9550 * x9112;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10477 = x9551 * x9112;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10478 = x9552 * x9112;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10479 = x9553 * x9112;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10480 = x10475 + x10476;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10481 = x10472 + x10477;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10482 = x10473 + x10478;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10483 = x10474 + x10479;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10484 = x10470 * x10481;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10485 = x10469 * x10482;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10486 = x10468 * x10483;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10487 = x10486 + x10485;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10488 = x10487 + x10484;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10489 = x10488 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10490 = x10467 * x10480;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10491 = x10490 + x10489;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10492 = x10470 * x10482;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10493 = x10469 * x10483;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10494 = x10493 + x10492;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10495 = x10494 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10496 = x10468 * x10480;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10497 = x10467 * x10481;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10498 = x10497 + x10496;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10499 = x10498 + x10495;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10500 = x10470 * x10483;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10501 = x10500 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10502 = x10469 * x10480;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10503 = x10468 * x10481;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10504 = x10467 * x10482;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10505 = x10504 + x10503;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10506 = x10505 + x10502;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10507 = x10506 + x10501;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10508 = x10470 * x10480;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10509 = x10469 * x10481;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10510 = x10468 * x10482;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10511 = x10467 * x10483;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10512 = x10511 + x10510;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10513 = x10512 + x10509;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10514 = x10513 + x10508;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10515 = x9541 * x9131;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10516 = x9542 * x9131;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10517 = x9543 * x9131;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10518 = x9544 * x9131;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10519 = x10515 + x0;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10520 = x9550 * x9132;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10521 = x9551 * x9132;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10522 = x9552 * x9132;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10523 = x9553 * x9132;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10524 = x10519 + x10520;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10525 = x10516 + x10521;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10526 = x10517 + x10522;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10527 = x10518 + x10523;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10528 = x10514 * x10525;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10529 = x10507 * x10526;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10530 = x10499 * x10527;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10531 = x10530 + x10529;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10532 = x10531 + x10528;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10533 = x10532 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10534 = x10491 * x10524;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10535 = x10534 + x10533;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10536 = x10514 * x10526;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10537 = x10507 * x10527;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10538 = x10537 + x10536;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10539 = x10538 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10540 = x10499 * x10524;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10541 = x10491 * x10525;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10542 = x10541 + x10540;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10543 = x10542 + x10539;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10544 = x10514 * x10527;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10545 = x10544 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10546 = x10507 * x10524;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10547 = x10499 * x10525;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10548 = x10491 * x10526;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10549 = x10548 + x10547;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10550 = x10549 + x10546;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10551 = x10550 + x10545;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10552 = x10514 * x10524;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10553 = x10507 * x10525;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10554 = x10499 * x10526;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10555 = x10491 * x10527;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10556 = x10555 + x10554;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10557 = x10556 + x10553;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10558 = x10557 + x10552;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10559 = x9541 * x9151;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10560 = x9542 * x9151;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10561 = x9543 * x9151;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10562 = x9544 * x9151;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10563 = x10559 + x0;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10564 = x9550 * x9152;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10565 = x9551 * x9152;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10566 = x9552 * x9152;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10567 = x9553 * x9152;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10568 = x10563 + x10564;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10569 = x10560 + x10565;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10570 = x10561 + x10566;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10571 = x10562 + x10567;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10572 = x9541 * x9171;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10573 = x9542 * x9171;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10574 = x9543 * x9171;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10575 = x9544 * x9171;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10576 = x10572 + x0;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10577 = x9550 * x9172;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10578 = x9551 * x9172;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10579 = x9552 * x9172;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10580 = x9553 * x9172;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10581 = x10576 + x10577;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10582 = x10573 + x10578;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10583 = x10574 + x10579;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10584 = x10575 + x10580;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10585 = x10571 * x10582;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10586 = x10570 * x10583;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10587 = x10569 * x10584;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10588 = x10587 + x10586;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10589 = x10588 + x10585;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10590 = x10589 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10591 = x10568 * x10581;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10592 = x10591 + x10590;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10593 = x10571 * x10583;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10594 = x10570 * x10584;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10595 = x10594 + x10593;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10596 = x10595 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10597 = x10569 * x10581;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10598 = x10568 * x10582;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10599 = x10598 + x10597;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10600 = x10599 + x10596;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10601 = x10571 * x10584;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10602 = x10601 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10603 = x10570 * x10581;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10604 = x10569 * x10582;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10605 = x10568 * x10583;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10606 = x10605 + x10604;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10607 = x10606 + x10603;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10608 = x10607 + x10602;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10609 = x10571 * x10581;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10610 = x10570 * x10582;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10611 = x10569 * x10583;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10612 = x10568 * x10584;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10613 = x10612 + x10611;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10614 = x10613 + x10610;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10615 = x10614 + x10609;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10616 = x9541 * x9191;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10617 = x9542 * x9191;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10618 = x9543 * x9191;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10619 = x9544 * x9191;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10620 = x10616 + x0;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10621 = x9550 * x9192;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10622 = x9551 * x9192;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10623 = x9552 * x9192;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10624 = x9553 * x9192;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10625 = x10620 + x10621;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10626 = x10617 + x10622;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10627 = x10618 + x10623;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10628 = x10619 + x10624;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10629 = x10615 * x10626;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10630 = x10608 * x10627;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10631 = x10600 * x10628;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10632 = x10631 + x10630;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10633 = x10632 + x10629;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10634 = x10633 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10635 = x10592 * x10625;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10636 = x10635 + x10634;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10637 = x10615 * x10627;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10638 = x10608 * x10628;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10639 = x10638 + x10637;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10640 = x10639 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10641 = x10600 * x10625;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10642 = x10592 * x10626;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10643 = x10642 + x10641;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10644 = x10643 + x10640;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10645 = x10615 * x10628;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10646 = x10645 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10647 = x10608 * x10625;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10648 = x10600 * x10626;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10649 = x10592 * x10627;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10650 = x10649 + x10648;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10651 = x10650 + x10647;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10652 = x10651 + x10646;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10653 = x10615 * x10625;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10654 = x10608 * x10626;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10655 = x10600 * x10627;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10656 = x10592 * x10628;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10657 = x10656 + x10655;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10658 = x10657 + x10654;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10659 = x10658 + x10653;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10660 = x9541 * x8075;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10661 = x9542 * x8075;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10662 = x9543 * x8075;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10663 = x9544 * x8075;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10664 = x10660 + x0;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10665 = x9550 * x707;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10666 = x9551 * x707;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10667 = x9552 * x707;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10668 = x9553 * x707;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10669 = x10664 + x10665;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10670 = x10661 + x10666;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10671 = x10662 + x10667;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10672 = x10663 + x10668;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10673 = x9541 * x710;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10674 = x9542 * x710;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10675 = x9543 * x710;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10676 = x9544 * x710;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10677 = x10673 + x0;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10678 = x9550 * x3127;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10679 = x9551 * x3127;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10680 = x9552 * x3127;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10681 = x9553 * x3127;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10682 = x10677 + x10678;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10683 = x10674 + x10679;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10684 = x10675 + x10680;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10685 = x10676 + x10681;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10686 = x10672 * x10683;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10687 = x10671 * x10684;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10688 = x10670 * x10685;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10689 = x10688 + x10687;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10690 = x10689 + x10686;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10691 = x10690 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10692 = x10669 * x10682;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10693 = x10692 + x10691;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10694 = x10672 * x10684;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10695 = x10671 * x10685;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10696 = x10695 + x10694;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10697 = x10696 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10698 = x10670 * x10682;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10699 = x10669 * x10683;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10700 = x10699 + x10698;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10701 = x10700 + x10697;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10702 = x10672 * x10685;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10703 = x10702 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10704 = x10671 * x10682;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10705 = x10670 * x10683;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10706 = x10669 * x10684;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10707 = x10706 + x10705;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10708 = x10707 + x10704;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10709 = x10708 + x10703;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10710 = x10672 * x10682;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10711 = x10671 * x10683;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10712 = x10670 * x10684;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10713 = x10669 * x10685;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10714 = x10713 + x10712;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10715 = x10714 + x10711;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10716 = x10715 + x10710;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10717 = x9541 * x3137;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10718 = x9542 * x3137;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10719 = x9543 * x3137;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10720 = x9544 * x3137;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10721 = x10717 + x0;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10722 = x9550 * x3165;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10723 = x9551 * x3165;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10724 = x9552 * x3165;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10725 = x9553 * x3165;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10726 = x10721 + x10722;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10727 = x10718 + x10723;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10728 = x10719 + x10724;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10729 = x10720 + x10725;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10730 = x10716 * x10727;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10731 = x10709 * x10728;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10732 = x10701 * x10729;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10733 = x10732 + x10731;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10734 = x10733 + x10730;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10735 = x10734 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10736 = x10693 * x10726;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10737 = x10736 + x10735;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10738 = x10716 * x10728;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10739 = x10709 * x10729;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10740 = x10739 + x10738;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10741 = x10740 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10742 = x10701 * x10726;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10743 = x10693 * x10727;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10744 = x10743 + x10742;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10745 = x10744 + x10741;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10746 = x10716 * x10729;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10747 = x10746 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10748 = x10709 * x10726;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10749 = x10701 * x10727;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10750 = x10693 * x10728;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10751 = x10750 + x10749;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10752 = x10751 + x10748;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10753 = x10752 + x10747;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10754 = x10716 * x10726;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10755 = x10709 * x10727;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10756 = x10701 * x10728;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10757 = x10693 * x10729;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10758 = x10757 + x10756;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10759 = x10758 + x10755;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10760 = x10759 + x10754;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10761 = x9541 * x1155;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10762 = x9542 * x1155;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10763 = x9543 * x1155;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10764 = x9544 * x1155;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10765 = x10761 + x0;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10766 = x9550 * x1160;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10767 = x9551 * x1160;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10768 = x9552 * x1160;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10769 = x9553 * x1160;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10770 = x10765 + x10766;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10771 = x10762 + x10767;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10772 = x10763 + x10768;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10773 = x10764 + x10769;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10774 = x9541 * x1176;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10775 = x9542 * x1176;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10776 = x9543 * x1176;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10777 = x9544 * x1176;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10778 = x10774 + x0;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10779 = x9550 * x1172;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10780 = x9551 * x1172;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10781 = x9552 * x1172;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10782 = x9553 * x1172;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10783 = x10778 + x10779;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10784 = x10775 + x10780;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10785 = x10776 + x10781;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10786 = x10777 + x10782;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10787 = x10773 * x10784;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10788 = x10772 * x10785;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10789 = x10771 * x10786;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10790 = x10789 + x10788;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10791 = x10790 + x10787;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10792 = x10791 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10793 = x10770 * x10783;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10794 = x10793 + x10792;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10795 = x10773 * x10785;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10796 = x10772 * x10786;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10797 = x10796 + x10795;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10798 = x10797 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10799 = x10771 * x10783;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10800 = x10770 * x10784;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10801 = x10800 + x10799;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10802 = x10801 + x10798;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10803 = x10773 * x10786;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10804 = x10803 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10805 = x10772 * x10783;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10806 = x10771 * x10784;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10807 = x10770 * x10785;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10808 = x10807 + x10806;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10809 = x10808 + x10805;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10810 = x10809 + x10804;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10811 = x10773 * x10783;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10812 = x10772 * x10784;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10813 = x10771 * x10785;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10814 = x10770 * x10786;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10815 = x10814 + x10813;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10816 = x10815 + x10812;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10817 = x10816 + x10811;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10818 = x9541 * x1173;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10819 = x9542 * x1173;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10820 = x9543 * x1173;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10821 = x9544 * x1173;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10822 = x10818 + x0;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10823 = x9550 * x1190;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10824 = x9551 * x1190;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10825 = x9552 * x1190;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10826 = x9553 * x1190;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10827 = x10822 + x10823;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10828 = x10819 + x10824;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10829 = x10820 + x10825;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10830 = x10821 + x10826;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10831 = x10817 * x10828;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10832 = x10810 * x10829;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10833 = x10802 * x10830;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10834 = x10833 + x10832;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10835 = x10834 + x10831;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10836 = x10835 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10837 = x10794 * x10827;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10838 = x10837 + x10836;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10839 = x10817 * x10829;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10840 = x10810 * x10830;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10841 = x10840 + x10839;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10842 = x10841 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10843 = x10802 * x10827;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10844 = x10794 * x10828;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10845 = x10844 + x10843;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10846 = x10845 + x10842;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10847 = x10817 * x10830;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10848 = x10847 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10849 = x10810 * x10827;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10850 = x10802 * x10828;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10851 = x10794 * x10829;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10852 = x10851 + x10850;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10853 = x10852 + x10849;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10854 = x10853 + x10848;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10855 = x10817 * x10827;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10856 = x10810 * x10828;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10857 = x10802 * x10829;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10858 = x10794 * x10830;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10859 = x10858 + x10857;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10860 = x10859 + x10856;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10861 = x10860 + x10855;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10862 = x9541 * x1187;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10863 = x9542 * x1187;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10864 = x9543 * x1187;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10865 = x9544 * x1187;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10866 = x10862 + x0;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10867 = x9550 * x1188;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10868 = x9551 * x1188;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10869 = x9552 * x1188;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10870 = x9553 * x1188;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10871 = x10866 + x10867;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10872 = x10863 + x10868;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10873 = x10864 + x10869;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10874 = x10865 + x10870;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10875 = x9541 * x1336;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10876 = x9542 * x1336;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10877 = x9543 * x1336;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10878 = x9544 * x1336;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10879 = x10875 + x0;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10880 = x9550 * x1346;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10881 = x9551 * x1346;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10882 = x9552 * x1346;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10883 = x9553 * x1346;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10884 = x10879 + x10880;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10885 = x10876 + x10881;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10886 = x10877 + x10882;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10887 = x10878 + x10883;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10888 = x10874 * x10885;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10889 = x10873 * x10886;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10890 = x10872 * x10887;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10891 = x10890 + x10889;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10892 = x10891 + x10888;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10893 = x10892 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10894 = x10871 * x10884;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10895 = x10894 + x10893;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10896 = x10874 * x10886;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10897 = x10873 * x10887;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10898 = x10897 + x10896;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10899 = x10898 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10900 = x10872 * x10884;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10901 = x10871 * x10885;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10902 = x10901 + x10900;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10903 = x10902 + x10899;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10904 = x10874 * x10887;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10905 = x10904 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10906 = x10873 * x10884;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10907 = x10872 * x10885;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10908 = x10871 * x10886;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10909 = x10908 + x10907;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10910 = x10909 + x10906;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10911 = x10910 + x10905;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10912 = x10874 * x10884;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10913 = x10873 * x10885;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10914 = x10872 * x10886;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10915 = x10871 * x10887;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10916 = x10915 + x10914;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10917 = x10916 + x10913;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10918 = x10917 + x10912;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10919 = x9541 * x8964;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10920 = x9542 * x8964;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10921 = x9543 * x8964;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10922 = x9544 * x8964;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10923 = x10919 + x0;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10924 = x9550 * x8966;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10925 = x9551 * x8966;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10926 = x9552 * x8966;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10927 = x9553 * x8966;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10928 = x10923 + x10924;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10929 = x10920 + x10925;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10930 = x10921 + x10926;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x10931 = x10922 + x10927;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10932 = x10918 * x10929;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10933 = x10911 * x10930;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10934 = x10903 * x10931;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10935 = x10934 + x10933;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10936 = x10935 + x10932;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10937 = x10936 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10938 = x10895 * x10928;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10939 = x10938 + x10937;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10940 = x10918 * x10930;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10941 = x10911 * x10931;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10942 = x10941 + x10940;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10943 = x10942 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10944 = x10903 * x10928;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10945 = x10895 * x10929;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10946 = x10945 + x10944;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10947 = x10946 + x10943;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10948 = x10918 * x10931;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10949 = x10948 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10950 = x10911 * x10928;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10951 = x10903 * x10929;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10952 = x10895 * x10930;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10953 = x10952 + x10951;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10954 = x10953 + x10950;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10955 = x10954 + x10949;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10956 = x10918 * x10928;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10957 = x10911 * x10929;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10958 = x10903 * x10930;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10959 = x10895 * x10931;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10960 = x10959 + x10958;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10961 = x10960 + x10957;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x10962 = x10961 + x10956;
  // loc("Top/BytesHeader/FpExtReg/elem[0](Reg)"("./zirgen/components/plonk.h":284:0))
  auto x10963 = args[4][0 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/BytesHeader/FpExtReg/elem[1](Reg)"("./zirgen/components/plonk.h":284:0))
  auto x10964 = args[4][1 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/BytesHeader/FpExtReg/elem[2](Reg)"("./zirgen/components/plonk.h":284:0))
  auto x10965 = args[4][2 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/BytesHeader/FpExtReg/elem[3](Reg)"("./zirgen/components/plonk.h":284:0))
  auto x10966 = args[4][3 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/bytes_setup(BytesSetupStep)/BytesSetup/PlonkBody/FpExtReg/elem[0](Reg)"("./zirgen/components/plonk.h":286:0))
  auto x10967 = args[4][4 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("Top/mux(Mux)/bytes_setup(BytesSetupStep)/BytesSetup/PlonkBody/FpExtReg/elem[1](Reg)"("./zirgen/components/plonk.h":286:0))
  auto x10968 = args[4][5 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("Top/mux(Mux)/bytes_setup(BytesSetupStep)/BytesSetup/PlonkBody/FpExtReg/elem[2](Reg)"("./zirgen/components/plonk.h":286:0))
  auto x10969 = args[4][6 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("Top/mux(Mux)/bytes_setup(BytesSetupStep)/BytesSetup/PlonkBody/FpExtReg/elem[3](Reg)"("./zirgen/components/plonk.h":286:0))
  auto x10970 = args[4][7 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("./zirgen/components/plonk.h":287:0)
  auto x10971 = x10970 * x10341;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x10972 = x10969 * x10349;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x10973 = x10968 * x10356;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x10974 = x10973 + x10972;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x10975 = x10974 + x10971;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x10976 = x10975 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x10977 = x10967 * x10333;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x10978 = x10977 + x10976;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x10979 = x10970 * x10349;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x10980 = x10969 * x10356;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x10981 = x10980 + x10979;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x10982 = x10981 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x10983 = x10968 * x10333;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x10984 = x10967 * x10341;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x10985 = x10984 + x10983;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x10986 = x10985 + x10982;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x10987 = x10970 * x10356;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x10988 = x10987 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x10989 = x10969 * x10333;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x10990 = x10968 * x10341;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x10991 = x10967 * x10349;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x10992 = x10991 + x10990;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x10993 = x10992 + x10989;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x10994 = x10993 + x10988;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x10995 = x10970 * x10333;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x10996 = x10969 * x10341;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x10997 = x10968 * x10349;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x10998 = x10967 * x10356;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x10999 = x10998 + x10997;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11000 = x10999 + x10996;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11001 = x11000 + x10995;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11002 = x10966 * x9634;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11003 = x10965 * x9642;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11004 = x10964 * x9649;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11005 = x11004 + x11003;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11006 = x11005 + x11002;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11007 = x11006 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11008 = x10963 * x9626;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11009 = x11008 + x11007;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11010 = x10966 * x9642;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11011 = x10965 * x9649;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11012 = x11011 + x11010;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11013 = x11012 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11014 = x10964 * x9626;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11015 = x10963 * x9634;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11016 = x11015 + x11014;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11017 = x11016 + x11013;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11018 = x10966 * x9649;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11019 = x11018 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11020 = x10965 * x9626;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11021 = x10964 * x9634;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11022 = x10963 * x9642;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11023 = x11022 + x11021;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11024 = x11023 + x11020;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11025 = x11024 + x11019;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11026 = x10966 * x9626;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11027 = x10965 * x9634;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11028 = x10964 * x9642;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11029 = x10963 * x9649;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11030 = x11029 + x11028;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11031 = x11030 + x11027;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11032 = x11031 + x11026;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11033 = x11009 - x10978;
  // loc("./zirgen/components/plonk.h":287:0)
  FpExt x11034 = x81 + x11033 * poly_mix[0];
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11035 = x11017 - x10986;
  // loc("./zirgen/components/plonk.h":287:0)
  FpExt x11036 = x11034 + x11035 * poly_mix[1];
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11037 = x11025 - x10994;
  // loc("./zirgen/components/plonk.h":287:0)
  FpExt x11038 = x11036 + x11037 * poly_mix[2];
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11039 = x11032 - x11001;
  // loc("./zirgen/components/plonk.h":287:0)
  FpExt x11040 = x11038 + x11039 * poly_mix[3];
  // loc("Top/mux(Mux)/bytes_setup(BytesSetupStep)/BytesSetup/PlonkBody/FpExtReg/elem[0](Reg)"("./zirgen/components/plonk.h":286:0))
  auto x11041 = args[4][8 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("Top/mux(Mux)/bytes_setup(BytesSetupStep)/BytesSetup/PlonkBody/FpExtReg/elem[1](Reg)"("./zirgen/components/plonk.h":286:0))
  auto x11042 = args[4][9 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("Top/mux(Mux)/bytes_setup(BytesSetupStep)/BytesSetup/PlonkBody/FpExtReg/elem[2](Reg)"("./zirgen/components/plonk.h":286:0))
  auto x11043 = args[4][10 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("Top/mux(Mux)/bytes_setup(BytesSetupStep)/BytesSetup/PlonkBody/FpExtReg/elem[3](Reg)"("./zirgen/components/plonk.h":286:0))
  auto x11044 = args[4][11 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11045 = x11044 * x10442;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11046 = x11043 * x10450;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11047 = x11042 * x10457;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11048 = x11047 + x11046;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11049 = x11048 + x11045;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11050 = x11049 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11051 = x11041 * x10434;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11052 = x11051 + x11050;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11053 = x11044 * x10450;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11054 = x11043 * x10457;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11055 = x11054 + x11053;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11056 = x11055 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11057 = x11042 * x10434;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11058 = x11041 * x10442;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11059 = x11058 + x11057;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11060 = x11059 + x11056;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11061 = x11044 * x10457;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11062 = x11061 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11063 = x11043 * x10434;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11064 = x11042 * x10442;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11065 = x11041 * x10450;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11066 = x11065 + x11064;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11067 = x11066 + x11063;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11068 = x11067 + x11062;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11069 = x11044 * x10434;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11070 = x11043 * x10442;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11071 = x11042 * x10450;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11072 = x11041 * x10457;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11073 = x11072 + x11071;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11074 = x11073 + x11070;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11075 = x11074 + x11069;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11076 = x10970 * x9735;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11077 = x10969 * x9743;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11078 = x10968 * x9750;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11079 = x11078 + x11077;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11080 = x11079 + x11076;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11081 = x11080 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11082 = x10967 * x9727;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11083 = x11082 + x11081;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11084 = x10970 * x9743;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11085 = x10969 * x9750;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11086 = x11085 + x11084;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11087 = x11086 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11088 = x10968 * x9727;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11089 = x10967 * x9735;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11090 = x11089 + x11088;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11091 = x11090 + x11087;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11092 = x10970 * x9750;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11093 = x11092 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11094 = x10969 * x9727;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11095 = x10968 * x9735;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11096 = x10967 * x9743;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11097 = x11096 + x11095;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11098 = x11097 + x11094;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11099 = x11098 + x11093;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11100 = x10970 * x9727;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11101 = x10969 * x9735;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11102 = x10968 * x9743;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11103 = x10967 * x9750;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11104 = x11103 + x11102;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11105 = x11104 + x11101;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11106 = x11105 + x11100;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11107 = x11083 - x11052;
  // loc("./zirgen/components/plonk.h":287:0)
  FpExt x11108 = x11040 + x11107 * poly_mix[4];
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11109 = x11091 - x11060;
  // loc("./zirgen/components/plonk.h":287:0)
  FpExt x11110 = x11108 + x11109 * poly_mix[5];
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11111 = x11099 - x11068;
  // loc("./zirgen/components/plonk.h":287:0)
  FpExt x11112 = x11110 + x11111 * poly_mix[6];
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11113 = x11106 - x11075;
  // loc("./zirgen/components/plonk.h":287:0)
  FpExt x11114 = x11112 + x11113 * poly_mix[7];
  // loc("Top/mux(Mux)/bytes_setup(BytesSetupStep)/BytesSetup/PlonkBody/FpExtReg/elem[0](Reg)"("./zirgen/components/plonk.h":286:0))
  auto x11115 = args[4][12 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("Top/mux(Mux)/bytes_setup(BytesSetupStep)/BytesSetup/PlonkBody/FpExtReg/elem[1](Reg)"("./zirgen/components/plonk.h":286:0))
  auto x11116 = args[4][13 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("Top/mux(Mux)/bytes_setup(BytesSetupStep)/BytesSetup/PlonkBody/FpExtReg/elem[2](Reg)"("./zirgen/components/plonk.h":286:0))
  auto x11117 = args[4][14 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("Top/mux(Mux)/bytes_setup(BytesSetupStep)/BytesSetup/PlonkBody/FpExtReg/elem[3](Reg)"("./zirgen/components/plonk.h":286:0))
  auto x11118 = args[4][15 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11119 = x11118 * x10543;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11120 = x11117 * x10551;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11121 = x11116 * x10558;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11122 = x11121 + x11120;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11123 = x11122 + x11119;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11124 = x11123 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11125 = x11115 * x10535;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11126 = x11125 + x11124;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11127 = x11118 * x10551;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11128 = x11117 * x10558;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11129 = x11128 + x11127;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11130 = x11129 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11131 = x11116 * x10535;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11132 = x11115 * x10543;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11133 = x11132 + x11131;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11134 = x11133 + x11130;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11135 = x11118 * x10558;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11136 = x11135 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11137 = x11117 * x10535;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11138 = x11116 * x10543;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11139 = x11115 * x10551;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11140 = x11139 + x11138;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11141 = x11140 + x11137;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11142 = x11141 + x11136;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11143 = x11118 * x10535;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11144 = x11117 * x10543;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11145 = x11116 * x10551;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11146 = x11115 * x10558;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11147 = x11146 + x11145;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11148 = x11147 + x11144;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11149 = x11148 + x11143;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11150 = x11044 * x9836;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11151 = x11043 * x9844;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11152 = x11042 * x9851;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11153 = x11152 + x11151;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11154 = x11153 + x11150;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11155 = x11154 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11156 = x11041 * x9828;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11157 = x11156 + x11155;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11158 = x11044 * x9844;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11159 = x11043 * x9851;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11160 = x11159 + x11158;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11161 = x11160 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11162 = x11042 * x9828;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11163 = x11041 * x9836;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11164 = x11163 + x11162;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11165 = x11164 + x11161;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11166 = x11044 * x9851;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11167 = x11166 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11168 = x11043 * x9828;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11169 = x11042 * x9836;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11170 = x11041 * x9844;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11171 = x11170 + x11169;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11172 = x11171 + x11168;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11173 = x11172 + x11167;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11174 = x11044 * x9828;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11175 = x11043 * x9836;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11176 = x11042 * x9844;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11177 = x11041 * x9851;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11178 = x11177 + x11176;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11179 = x11178 + x11175;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11180 = x11179 + x11174;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11181 = x11157 - x11126;
  // loc("./zirgen/components/plonk.h":287:0)
  FpExt x11182 = x11114 + x11181 * poly_mix[8];
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11183 = x11165 - x11134;
  // loc("./zirgen/components/plonk.h":287:0)
  FpExt x11184 = x11182 + x11183 * poly_mix[9];
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11185 = x11173 - x11142;
  // loc("./zirgen/components/plonk.h":287:0)
  FpExt x11186 = x11184 + x11185 * poly_mix[10];
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11187 = x11180 - x11149;
  // loc("./zirgen/components/plonk.h":287:0)
  FpExt x11188 = x11186 + x11187 * poly_mix[11];
  // loc("Top/mux(Mux)/bytes_setup(BytesSetupStep)/BytesSetup/PlonkBody/FpExtReg/elem[0](Reg)"("./zirgen/components/plonk.h":286:0))
  auto x11189 = args[4][16 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("Top/mux(Mux)/bytes_setup(BytesSetupStep)/BytesSetup/PlonkBody/FpExtReg/elem[1](Reg)"("./zirgen/components/plonk.h":286:0))
  auto x11190 = args[4][17 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("Top/mux(Mux)/bytes_setup(BytesSetupStep)/BytesSetup/PlonkBody/FpExtReg/elem[2](Reg)"("./zirgen/components/plonk.h":286:0))
  auto x11191 = args[4][18 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("Top/mux(Mux)/bytes_setup(BytesSetupStep)/BytesSetup/PlonkBody/FpExtReg/elem[3](Reg)"("./zirgen/components/plonk.h":286:0))
  auto x11192 = args[4][19 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11193 = x11192 * x10644;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11194 = x11191 * x10652;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11195 = x11190 * x10659;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11196 = x11195 + x11194;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11197 = x11196 + x11193;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11198 = x11197 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11199 = x11189 * x10636;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11200 = x11199 + x11198;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11201 = x11192 * x10652;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11202 = x11191 * x10659;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11203 = x11202 + x11201;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11204 = x11203 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11205 = x11190 * x10636;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11206 = x11189 * x10644;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11207 = x11206 + x11205;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11208 = x11207 + x11204;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11209 = x11192 * x10659;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11210 = x11209 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11211 = x11191 * x10636;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11212 = x11190 * x10644;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11213 = x11189 * x10652;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11214 = x11213 + x11212;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11215 = x11214 + x11211;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11216 = x11215 + x11210;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11217 = x11192 * x10636;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11218 = x11191 * x10644;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11219 = x11190 * x10652;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11220 = x11189 * x10659;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11221 = x11220 + x11219;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11222 = x11221 + x11218;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11223 = x11222 + x11217;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11224 = x11118 * x9937;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11225 = x11117 * x9945;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11226 = x11116 * x9952;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11227 = x11226 + x11225;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11228 = x11227 + x11224;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11229 = x11228 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11230 = x11115 * x9929;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11231 = x11230 + x11229;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11232 = x11118 * x9945;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11233 = x11117 * x9952;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11234 = x11233 + x11232;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11235 = x11234 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11236 = x11116 * x9929;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11237 = x11115 * x9937;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11238 = x11237 + x11236;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11239 = x11238 + x11235;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11240 = x11118 * x9952;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11241 = x11240 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11242 = x11117 * x9929;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11243 = x11116 * x9937;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11244 = x11115 * x9945;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11245 = x11244 + x11243;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11246 = x11245 + x11242;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11247 = x11246 + x11241;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11248 = x11118 * x9929;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11249 = x11117 * x9937;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11250 = x11116 * x9945;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11251 = x11115 * x9952;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11252 = x11251 + x11250;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11253 = x11252 + x11249;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11254 = x11253 + x11248;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11255 = x11231 - x11200;
  // loc("./zirgen/components/plonk.h":287:0)
  FpExt x11256 = x11188 + x11255 * poly_mix[12];
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11257 = x11239 - x11208;
  // loc("./zirgen/components/plonk.h":287:0)
  FpExt x11258 = x11256 + x11257 * poly_mix[13];
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11259 = x11247 - x11216;
  // loc("./zirgen/components/plonk.h":287:0)
  FpExt x11260 = x11258 + x11259 * poly_mix[14];
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11261 = x11254 - x11223;
  // loc("./zirgen/components/plonk.h":287:0)
  FpExt x11262 = x11260 + x11261 * poly_mix[15];
  // loc("Top/mux(Mux)/bytes_setup(BytesSetupStep)/BytesSetup/PlonkBody/FpExtReg/elem[0](Reg)"("./zirgen/components/plonk.h":286:0))
  auto x11263 = args[4][20 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("Top/mux(Mux)/bytes_setup(BytesSetupStep)/BytesSetup/PlonkBody/FpExtReg/elem[1](Reg)"("./zirgen/components/plonk.h":286:0))
  auto x11264 = args[4][21 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("Top/mux(Mux)/bytes_setup(BytesSetupStep)/BytesSetup/PlonkBody/FpExtReg/elem[2](Reg)"("./zirgen/components/plonk.h":286:0))
  auto x11265 = args[4][22 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("Top/mux(Mux)/bytes_setup(BytesSetupStep)/BytesSetup/PlonkBody/FpExtReg/elem[3](Reg)"("./zirgen/components/plonk.h":286:0))
  auto x11266 = args[4][23 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11267 = x11266 * x10745;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11268 = x11265 * x10753;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11269 = x11264 * x10760;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11270 = x11269 + x11268;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11271 = x11270 + x11267;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11272 = x11271 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11273 = x11263 * x10737;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11274 = x11273 + x11272;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11275 = x11266 * x10753;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11276 = x11265 * x10760;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11277 = x11276 + x11275;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11278 = x11277 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11279 = x11264 * x10737;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11280 = x11263 * x10745;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11281 = x11280 + x11279;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11282 = x11281 + x11278;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11283 = x11266 * x10760;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11284 = x11283 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11285 = x11265 * x10737;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11286 = x11264 * x10745;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11287 = x11263 * x10753;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11288 = x11287 + x11286;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11289 = x11288 + x11285;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11290 = x11289 + x11284;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11291 = x11266 * x10737;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11292 = x11265 * x10745;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11293 = x11264 * x10753;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11294 = x11263 * x10760;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11295 = x11294 + x11293;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11296 = x11295 + x11292;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11297 = x11296 + x11291;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11298 = x11192 * x10038;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11299 = x11191 * x10046;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11300 = x11190 * x10053;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11301 = x11300 + x11299;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11302 = x11301 + x11298;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11303 = x11302 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11304 = x11189 * x10030;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11305 = x11304 + x11303;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11306 = x11192 * x10046;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11307 = x11191 * x10053;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11308 = x11307 + x11306;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11309 = x11308 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11310 = x11190 * x10030;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11311 = x11189 * x10038;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11312 = x11311 + x11310;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11313 = x11312 + x11309;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11314 = x11192 * x10053;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11315 = x11314 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11316 = x11191 * x10030;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11317 = x11190 * x10038;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11318 = x11189 * x10046;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11319 = x11318 + x11317;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11320 = x11319 + x11316;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11321 = x11320 + x11315;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11322 = x11192 * x10030;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11323 = x11191 * x10038;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11324 = x11190 * x10046;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11325 = x11189 * x10053;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11326 = x11325 + x11324;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11327 = x11326 + x11323;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11328 = x11327 + x11322;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11329 = x11305 - x11274;
  // loc("./zirgen/components/plonk.h":287:0)
  FpExt x11330 = x11262 + x11329 * poly_mix[16];
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11331 = x11313 - x11282;
  // loc("./zirgen/components/plonk.h":287:0)
  FpExt x11332 = x11330 + x11331 * poly_mix[17];
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11333 = x11321 - x11290;
  // loc("./zirgen/components/plonk.h":287:0)
  FpExt x11334 = x11332 + x11333 * poly_mix[18];
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11335 = x11328 - x11297;
  // loc("./zirgen/components/plonk.h":287:0)
  FpExt x11336 = x11334 + x11335 * poly_mix[19];
  // loc("Top/mux(Mux)/bytes_setup(BytesSetupStep)/BytesSetup/PlonkBody/FpExtReg/elem[0](Reg)"("./zirgen/components/plonk.h":286:0))
  auto x11337 = args[4][24 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("Top/mux(Mux)/bytes_setup(BytesSetupStep)/BytesSetup/PlonkBody/FpExtReg/elem[1](Reg)"("./zirgen/components/plonk.h":286:0))
  auto x11338 = args[4][25 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("Top/mux(Mux)/bytes_setup(BytesSetupStep)/BytesSetup/PlonkBody/FpExtReg/elem[2](Reg)"("./zirgen/components/plonk.h":286:0))
  auto x11339 = args[4][26 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("Top/mux(Mux)/bytes_setup(BytesSetupStep)/BytesSetup/PlonkBody/FpExtReg/elem[3](Reg)"("./zirgen/components/plonk.h":286:0))
  auto x11340 = args[4][27 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11341 = x11340 * x10846;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11342 = x11339 * x10854;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11343 = x11338 * x10861;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11344 = x11343 + x11342;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11345 = x11344 + x11341;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11346 = x11345 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11347 = x11337 * x10838;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11348 = x11347 + x11346;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11349 = x11340 * x10854;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11350 = x11339 * x10861;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11351 = x11350 + x11349;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11352 = x11351 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11353 = x11338 * x10838;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11354 = x11337 * x10846;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11355 = x11354 + x11353;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11356 = x11355 + x11352;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11357 = x11340 * x10861;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11358 = x11357 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11359 = x11339 * x10838;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11360 = x11338 * x10846;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11361 = x11337 * x10854;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11362 = x11361 + x11360;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11363 = x11362 + x11359;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11364 = x11363 + x11358;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11365 = x11340 * x10838;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11366 = x11339 * x10846;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11367 = x11338 * x10854;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11368 = x11337 * x10861;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11369 = x11368 + x11367;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11370 = x11369 + x11366;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11371 = x11370 + x11365;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11372 = x11266 * x10139;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11373 = x11265 * x10147;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11374 = x11264 * x10154;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11375 = x11374 + x11373;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11376 = x11375 + x11372;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11377 = x11376 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11378 = x11263 * x10131;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11379 = x11378 + x11377;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11380 = x11266 * x10147;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11381 = x11265 * x10154;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11382 = x11381 + x11380;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11383 = x11382 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11384 = x11264 * x10131;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11385 = x11263 * x10139;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11386 = x11385 + x11384;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11387 = x11386 + x11383;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11388 = x11266 * x10154;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11389 = x11388 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11390 = x11265 * x10131;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11391 = x11264 * x10139;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11392 = x11263 * x10147;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11393 = x11392 + x11391;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11394 = x11393 + x11390;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11395 = x11394 + x11389;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11396 = x11266 * x10131;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11397 = x11265 * x10139;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11398 = x11264 * x10147;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11399 = x11263 * x10154;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11400 = x11399 + x11398;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11401 = x11400 + x11397;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11402 = x11401 + x11396;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11403 = x11379 - x11348;
  // loc("./zirgen/components/plonk.h":287:0)
  FpExt x11404 = x11336 + x11403 * poly_mix[20];
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11405 = x11387 - x11356;
  // loc("./zirgen/components/plonk.h":287:0)
  FpExt x11406 = x11404 + x11405 * poly_mix[21];
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11407 = x11395 - x11364;
  // loc("./zirgen/components/plonk.h":287:0)
  FpExt x11408 = x11406 + x11407 * poly_mix[22];
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11409 = x11402 - x11371;
  // loc("./zirgen/components/plonk.h":287:0)
  FpExt x11410 = x11408 + x11409 * poly_mix[23];
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11411 = x9538 * x10947;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11412 = x9536 * x10955;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11413 = x9534 * x10962;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11414 = x11413 + x11412;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11415 = x11414 + x11411;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11416 = x11415 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11417 = x9531 * x10939;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11418 = x11417 + x11416;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11419 = x9538 * x10955;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11420 = x9536 * x10962;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11421 = x11420 + x11419;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11422 = x11421 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11423 = x9534 * x10939;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11424 = x9531 * x10947;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11425 = x11424 + x11423;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11426 = x11425 + x11422;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11427 = x9538 * x10962;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11428 = x11427 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11429 = x9536 * x10939;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11430 = x9534 * x10947;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11431 = x9531 * x10955;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11432 = x11431 + x11430;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11433 = x11432 + x11429;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11434 = x11433 + x11428;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11435 = x9538 * x10939;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11436 = x9536 * x10947;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11437 = x9534 * x10955;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11438 = x9531 * x10962;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11439 = x11438 + x11437;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11440 = x11439 + x11436;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11441 = x11440 + x11435;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11442 = x11340 * x10240;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11443 = x11339 * x10248;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11444 = x11338 * x10255;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11445 = x11444 + x11443;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11446 = x11445 + x11442;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11447 = x11446 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11448 = x11337 * x10232;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11449 = x11448 + x11447;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11450 = x11340 * x10248;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11451 = x11339 * x10255;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11452 = x11451 + x11450;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11453 = x11452 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11454 = x11338 * x10232;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11455 = x11337 * x10240;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11456 = x11455 + x11454;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11457 = x11456 + x11453;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11458 = x11340 * x10255;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11459 = x11458 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11460 = x11339 * x10232;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11461 = x11338 * x10240;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11462 = x11337 * x10248;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11463 = x11462 + x11461;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11464 = x11463 + x11460;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11465 = x11464 + x11459;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11466 = x11340 * x10232;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11467 = x11339 * x10240;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11468 = x11338 * x10248;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11469 = x11337 * x10255;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11470 = x11469 + x11468;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11471 = x11470 + x11467;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11472 = x11471 + x11466;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11473 = x11449 - x11418;
  // loc("./zirgen/components/plonk.h":287:0)
  FpExt x11474 = x11410 + x11473 * poly_mix[24];
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11475 = x11457 - x11426;
  // loc("./zirgen/components/plonk.h":287:0)
  FpExt x11476 = x11474 + x11475 * poly_mix[25];
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11477 = x11465 - x11434;
  // loc("./zirgen/components/plonk.h":287:0)
  FpExt x11478 = x11476 + x11477 * poly_mix[26];
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11479 = x11472 - x11441;
  // loc("./zirgen/components/plonk.h":287:0)
  FpExt x11480 = x11478 + x11479 * poly_mix[27];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x11481 = x9540 + x82 * x11480 * poly_mix[196];
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11482 = x10123 * x10165;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11483 = x10122 * x10166;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11484 = x10121 * x10167;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11485 = x11484 + x11483;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11486 = x11485 + x11482;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11487 = x11486 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11488 = x10120 * x10164;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11489 = x11488 + x11487;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11490 = x10123 * x10166;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11491 = x10122 * x10167;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11492 = x11491 + x11490;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11493 = x11492 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11494 = x10121 * x10164;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11495 = x10120 * x10165;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11496 = x11495 + x11494;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11497 = x11496 + x11493;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11498 = x10123 * x10167;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11499 = x11498 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11500 = x10122 * x10164;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11501 = x10121 * x10165;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11502 = x10120 * x10166;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11503 = x11502 + x11501;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11504 = x11503 + x11500;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11505 = x11504 + x11499;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11506 = x10123 * x10164;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11507 = x10122 * x10165;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11508 = x10121 * x10166;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11509 = x10120 * x10167;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11510 = x11509 + x11508;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11511 = x11510 + x11507;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11512 = x11511 + x11506;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11513 = x11512 * x10178;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11514 = x11505 * x10179;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11515 = x11497 * x10180;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11516 = x11515 + x11514;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11517 = x11516 + x11513;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11518 = x11517 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11519 = x11489 * x10177;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11520 = x11519 + x11518;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11521 = x11512 * x10179;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11522 = x11505 * x10180;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11523 = x11522 + x11521;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11524 = x11523 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11525 = x11497 * x10177;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11526 = x11489 * x10178;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11527 = x11526 + x11525;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11528 = x11527 + x11524;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11529 = x11512 * x10180;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11530 = x11529 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11531 = x11505 * x10177;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11532 = x11497 * x10178;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11533 = x11489 * x10179;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11534 = x11533 + x11532;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11535 = x11534 + x11531;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11536 = x11535 + x11530;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11537 = x11512 * x10177;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11538 = x11505 * x10178;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11539 = x11497 * x10179;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11540 = x11489 * x10180;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11541 = x11540 + x11539;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11542 = x11541 + x11538;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11543 = x11542 + x11537;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11544 = x10224 * x10266;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11545 = x10223 * x10267;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11546 = x10222 * x10268;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11547 = x11546 + x11545;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11548 = x11547 + x11544;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11549 = x11548 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11550 = x10221 * x10265;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11551 = x11550 + x11549;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11552 = x10224 * x10267;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11553 = x10223 * x10268;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11554 = x11553 + x11552;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11555 = x11554 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11556 = x10222 * x10265;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11557 = x10221 * x10266;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11558 = x11557 + x11556;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11559 = x11558 + x11555;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11560 = x10224 * x10268;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11561 = x11560 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11562 = x10223 * x10265;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11563 = x10222 * x10266;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11564 = x10221 * x10267;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11565 = x11564 + x11563;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11566 = x11565 + x11562;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11567 = x11566 + x11561;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11568 = x10224 * x10265;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11569 = x10223 * x10266;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11570 = x10222 * x10267;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11571 = x10221 * x10268;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11572 = x11571 + x11570;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11573 = x11572 + x11569;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11574 = x11573 + x11568;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11575 = x11574 * x10279;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11576 = x11567 * x10280;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11577 = x11559 * x10281;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11578 = x11577 + x11576;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11579 = x11578 + x11575;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11580 = x11579 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11581 = x11551 * x10278;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11582 = x11581 + x11580;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11583 = x11574 * x10280;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11584 = x11567 * x10281;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11585 = x11584 + x11583;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11586 = x11585 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11587 = x11559 * x10278;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11588 = x11551 * x10279;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11589 = x11588 + x11587;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11590 = x11589 + x11586;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11591 = x11574 * x10281;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11592 = x11591 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11593 = x11567 * x10278;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11594 = x11559 * x10279;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11595 = x11551 * x10280;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11596 = x11595 + x11594;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11597 = x11596 + x11593;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11598 = x11597 + x11592;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11599 = x11574 * x10278;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11600 = x11567 * x10279;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11601 = x11559 * x10280;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11602 = x11551 * x10281;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11603 = x11602 + x11601;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11604 = x11603 + x11600;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11605 = x11604 + x11599;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11606 = x10325 * x10367;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11607 = x10324 * x10368;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11608 = x10323 * x10369;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11609 = x11608 + x11607;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11610 = x11609 + x11606;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11611 = x11610 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11612 = x10322 * x10366;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11613 = x11612 + x11611;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11614 = x10325 * x10368;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11615 = x10324 * x10369;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11616 = x11615 + x11614;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11617 = x11616 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11618 = x10323 * x10366;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11619 = x10322 * x10367;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11620 = x11619 + x11618;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11621 = x11620 + x11617;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11622 = x10325 * x10369;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11623 = x11622 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11624 = x10324 * x10366;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11625 = x10323 * x10367;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11626 = x10322 * x10368;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11627 = x11626 + x11625;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11628 = x11627 + x11624;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11629 = x11628 + x11623;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11630 = x10325 * x10366;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11631 = x10324 * x10367;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11632 = x10323 * x10368;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11633 = x10322 * x10369;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11634 = x11633 + x11632;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11635 = x11634 + x11631;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11636 = x11635 + x11630;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11637 = x11636 * x10380;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11638 = x11629 * x10381;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11639 = x11621 * x10382;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11640 = x11639 + x11638;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11641 = x11640 + x11637;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11642 = x11641 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11643 = x11613 * x10379;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11644 = x11643 + x11642;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11645 = x11636 * x10381;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11646 = x11629 * x10382;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11647 = x11646 + x11645;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11648 = x11647 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11649 = x11621 * x10379;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11650 = x11613 * x10380;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11651 = x11650 + x11649;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11652 = x11651 + x11648;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11653 = x11636 * x10382;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11654 = x11653 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11655 = x11629 * x10379;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11656 = x11621 * x10380;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11657 = x11613 * x10381;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11658 = x11657 + x11656;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11659 = x11658 + x11655;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11660 = x11659 + x11654;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11661 = x11636 * x10379;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11662 = x11629 * x10380;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11663 = x11621 * x10381;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11664 = x11613 * x10382;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11665 = x11664 + x11663;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11666 = x11665 + x11662;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11667 = x11666 + x11661;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11668 = x10426 * x10468;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11669 = x10425 * x10469;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11670 = x10424 * x10470;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11671 = x11670 + x11669;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11672 = x11671 + x11668;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11673 = x11672 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11674 = x10423 * x10467;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11675 = x11674 + x11673;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11676 = x10426 * x10469;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11677 = x10425 * x10470;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11678 = x11677 + x11676;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11679 = x11678 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11680 = x10424 * x10467;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11681 = x10423 * x10468;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11682 = x11681 + x11680;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11683 = x11682 + x11679;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11684 = x10426 * x10470;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11685 = x11684 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11686 = x10425 * x10467;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11687 = x10424 * x10468;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11688 = x10423 * x10469;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11689 = x11688 + x11687;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11690 = x11689 + x11686;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11691 = x11690 + x11685;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11692 = x10426 * x10467;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11693 = x10425 * x10468;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11694 = x10424 * x10469;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11695 = x10423 * x10470;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11696 = x11695 + x11694;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11697 = x11696 + x11693;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11698 = x11697 + x11692;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11699 = x11698 * x10481;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11700 = x11691 * x10482;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11701 = x11683 * x10483;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11702 = x11701 + x11700;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11703 = x11702 + x11699;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11704 = x11703 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11705 = x11675 * x10480;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11706 = x11705 + x11704;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11707 = x11698 * x10482;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11708 = x11691 * x10483;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11709 = x11708 + x11707;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11710 = x11709 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11711 = x11683 * x10480;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11712 = x11675 * x10481;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11713 = x11712 + x11711;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11714 = x11713 + x11710;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11715 = x11698 * x10483;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11716 = x11715 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11717 = x11691 * x10480;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11718 = x11683 * x10481;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11719 = x11675 * x10482;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11720 = x11719 + x11718;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11721 = x11720 + x11717;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11722 = x11721 + x11716;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11723 = x11698 * x10480;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11724 = x11691 * x10481;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11725 = x11683 * x10482;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11726 = x11675 * x10483;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11727 = x11726 + x11725;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11728 = x11727 + x11724;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11729 = x11728 + x11723;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11730 = x10527 * x10569;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11731 = x10526 * x10570;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11732 = x10525 * x10571;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11733 = x11732 + x11731;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11734 = x11733 + x11730;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11735 = x11734 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11736 = x10524 * x10568;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11737 = x11736 + x11735;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11738 = x10527 * x10570;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11739 = x10526 * x10571;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11740 = x11739 + x11738;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11741 = x11740 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11742 = x10525 * x10568;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11743 = x10524 * x10569;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11744 = x11743 + x11742;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11745 = x11744 + x11741;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11746 = x10527 * x10571;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11747 = x11746 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11748 = x10526 * x10568;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11749 = x10525 * x10569;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11750 = x10524 * x10570;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11751 = x11750 + x11749;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11752 = x11751 + x11748;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11753 = x11752 + x11747;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11754 = x10527 * x10568;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11755 = x10526 * x10569;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11756 = x10525 * x10570;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11757 = x10524 * x10571;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11758 = x11757 + x11756;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11759 = x11758 + x11755;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11760 = x11759 + x11754;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11761 = x11760 * x10582;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11762 = x11753 * x10583;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11763 = x11745 * x10584;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11764 = x11763 + x11762;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11765 = x11764 + x11761;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11766 = x11765 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11767 = x11737 * x10581;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11768 = x11767 + x11766;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11769 = x11760 * x10583;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11770 = x11753 * x10584;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11771 = x11770 + x11769;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11772 = x11771 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11773 = x11745 * x10581;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11774 = x11737 * x10582;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11775 = x11774 + x11773;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11776 = x11775 + x11772;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11777 = x11760 * x10584;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11778 = x11777 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11779 = x11753 * x10581;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11780 = x11745 * x10582;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11781 = x11737 * x10583;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11782 = x11781 + x11780;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11783 = x11782 + x11779;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11784 = x11783 + x11778;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11785 = x11760 * x10581;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11786 = x11753 * x10582;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11787 = x11745 * x10583;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11788 = x11737 * x10584;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11789 = x11788 + x11787;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11790 = x11789 + x11786;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11791 = x11790 + x11785;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11792 = x10628 * x10929;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11793 = x10627 * x10930;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11794 = x10626 * x10931;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11795 = x11794 + x11793;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11796 = x11795 + x11792;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11797 = x11796 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11798 = x10625 * x10928;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11799 = x11798 + x11797;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11800 = x10628 * x10930;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11801 = x10627 * x10931;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11802 = x11801 + x11800;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11803 = x11802 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11804 = x10626 * x10928;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11805 = x10625 * x10929;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11806 = x11805 + x11804;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11807 = x11806 + x11803;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11808 = x10628 * x10931;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11809 = x11808 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11810 = x10627 * x10928;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11811 = x10626 * x10929;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11812 = x10625 * x10930;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11813 = x11812 + x11811;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11814 = x11813 + x11810;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11815 = x11814 + x11809;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11816 = x10628 * x10928;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11817 = x10627 * x10929;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11818 = x10626 * x10930;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11819 = x10625 * x10931;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11820 = x11819 + x11818;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11821 = x11820 + x11817;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x11822 = x11821 + x11816;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11823 = x10970 * x11528;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11824 = x10969 * x11536;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11825 = x10968 * x11543;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11826 = x11825 + x11824;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11827 = x11826 + x11823;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11828 = x11827 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11829 = x10967 * x11520;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11830 = x11829 + x11828;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11831 = x10970 * x11536;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11832 = x10969 * x11543;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11833 = x11832 + x11831;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11834 = x11833 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11835 = x10968 * x11520;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11836 = x10967 * x11528;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11837 = x11836 + x11835;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11838 = x11837 + x11834;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11839 = x10970 * x11543;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11840 = x11839 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11841 = x10969 * x11520;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11842 = x10968 * x11528;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11843 = x10967 * x11536;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11844 = x11843 + x11842;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11845 = x11844 + x11841;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11846 = x11845 + x11840;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11847 = x10970 * x11520;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11848 = x10969 * x11528;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11849 = x10968 * x11536;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11850 = x10967 * x11543;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11851 = x11850 + x11849;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11852 = x11851 + x11848;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11853 = x11852 + x11847;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11854 = x11009 - x11830;
  // loc("./zirgen/components/plonk.h":287:0)
  FpExt x11855 = x81 + x11854 * poly_mix[0];
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11856 = x11017 - x11838;
  // loc("./zirgen/components/plonk.h":287:0)
  FpExt x11857 = x11855 + x11856 * poly_mix[1];
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11858 = x11025 - x11846;
  // loc("./zirgen/components/plonk.h":287:0)
  FpExt x11859 = x11857 + x11858 * poly_mix[2];
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11860 = x11032 - x11853;
  // loc("./zirgen/components/plonk.h":287:0)
  FpExt x11861 = x11859 + x11860 * poly_mix[3];
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11862 = x11044 * x11590;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11863 = x11043 * x11598;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11864 = x11042 * x11605;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11865 = x11864 + x11863;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11866 = x11865 + x11862;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11867 = x11866 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11868 = x11041 * x11582;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11869 = x11868 + x11867;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11870 = x11044 * x11598;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11871 = x11043 * x11605;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11872 = x11871 + x11870;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11873 = x11872 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11874 = x11042 * x11582;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11875 = x11041 * x11590;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11876 = x11875 + x11874;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11877 = x11876 + x11873;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11878 = x11044 * x11605;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11879 = x11878 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11880 = x11043 * x11582;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11881 = x11042 * x11590;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11882 = x11041 * x11598;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11883 = x11882 + x11881;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11884 = x11883 + x11880;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11885 = x11884 + x11879;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11886 = x11044 * x11582;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11887 = x11043 * x11590;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11888 = x11042 * x11598;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11889 = x11041 * x11605;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11890 = x11889 + x11888;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11891 = x11890 + x11887;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11892 = x11891 + x11886;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11893 = x11083 - x11869;
  // loc("./zirgen/components/plonk.h":287:0)
  FpExt x11894 = x11861 + x11893 * poly_mix[4];
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11895 = x11091 - x11877;
  // loc("./zirgen/components/plonk.h":287:0)
  FpExt x11896 = x11894 + x11895 * poly_mix[5];
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11897 = x11099 - x11885;
  // loc("./zirgen/components/plonk.h":287:0)
  FpExt x11898 = x11896 + x11897 * poly_mix[6];
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11899 = x11106 - x11892;
  // loc("./zirgen/components/plonk.h":287:0)
  FpExt x11900 = x11898 + x11899 * poly_mix[7];
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11901 = x11118 * x11652;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11902 = x11117 * x11660;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11903 = x11116 * x11667;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11904 = x11903 + x11902;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11905 = x11904 + x11901;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11906 = x11905 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11907 = x11115 * x11644;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11908 = x11907 + x11906;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11909 = x11118 * x11660;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11910 = x11117 * x11667;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11911 = x11910 + x11909;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11912 = x11911 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11913 = x11116 * x11644;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11914 = x11115 * x11652;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11915 = x11914 + x11913;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11916 = x11915 + x11912;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11917 = x11118 * x11667;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11918 = x11917 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11919 = x11117 * x11644;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11920 = x11116 * x11652;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11921 = x11115 * x11660;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11922 = x11921 + x11920;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11923 = x11922 + x11919;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11924 = x11923 + x11918;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11925 = x11118 * x11644;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11926 = x11117 * x11652;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11927 = x11116 * x11660;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11928 = x11115 * x11667;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11929 = x11928 + x11927;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11930 = x11929 + x11926;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11931 = x11930 + x11925;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11932 = x11157 - x11908;
  // loc("./zirgen/components/plonk.h":287:0)
  FpExt x11933 = x11900 + x11932 * poly_mix[8];
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11934 = x11165 - x11916;
  // loc("./zirgen/components/plonk.h":287:0)
  FpExt x11935 = x11933 + x11934 * poly_mix[9];
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11936 = x11173 - x11924;
  // loc("./zirgen/components/plonk.h":287:0)
  FpExt x11937 = x11935 + x11936 * poly_mix[10];
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11938 = x11180 - x11931;
  // loc("./zirgen/components/plonk.h":287:0)
  FpExt x11939 = x11937 + x11938 * poly_mix[11];
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11940 = x11192 * x11714;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11941 = x11191 * x11722;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11942 = x11190 * x11729;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11943 = x11942 + x11941;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11944 = x11943 + x11940;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11945 = x11944 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11946 = x11189 * x11706;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11947 = x11946 + x11945;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11948 = x11192 * x11722;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11949 = x11191 * x11729;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11950 = x11949 + x11948;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11951 = x11950 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11952 = x11190 * x11706;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11953 = x11189 * x11714;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11954 = x11953 + x11952;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11955 = x11954 + x11951;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11956 = x11192 * x11729;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11957 = x11956 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11958 = x11191 * x11706;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11959 = x11190 * x11714;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11960 = x11189 * x11722;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11961 = x11960 + x11959;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11962 = x11961 + x11958;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11963 = x11962 + x11957;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11964 = x11192 * x11706;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11965 = x11191 * x11714;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11966 = x11190 * x11722;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11967 = x11189 * x11729;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11968 = x11967 + x11966;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11969 = x11968 + x11965;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11970 = x11969 + x11964;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11971 = x11231 - x11947;
  // loc("./zirgen/components/plonk.h":287:0)
  FpExt x11972 = x11939 + x11971 * poly_mix[12];
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11973 = x11239 - x11955;
  // loc("./zirgen/components/plonk.h":287:0)
  FpExt x11974 = x11972 + x11973 * poly_mix[13];
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11975 = x11247 - x11963;
  // loc("./zirgen/components/plonk.h":287:0)
  FpExt x11976 = x11974 + x11975 * poly_mix[14];
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11977 = x11254 - x11970;
  // loc("./zirgen/components/plonk.h":287:0)
  FpExt x11978 = x11976 + x11977 * poly_mix[15];
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11979 = x11266 * x11776;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11980 = x11265 * x11784;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11981 = x11264 * x11791;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11982 = x11981 + x11980;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11983 = x11982 + x11979;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11984 = x11983 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11985 = x11263 * x11768;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11986 = x11985 + x11984;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11987 = x11266 * x11784;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11988 = x11265 * x11791;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11989 = x11988 + x11987;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11990 = x11989 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11991 = x11264 * x11768;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11992 = x11263 * x11776;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11993 = x11992 + x11991;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11994 = x11993 + x11990;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11995 = x11266 * x11791;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11996 = x11995 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11997 = x11265 * x11768;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11998 = x11264 * x11776;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x11999 = x11263 * x11784;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12000 = x11999 + x11998;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12001 = x12000 + x11997;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12002 = x12001 + x11996;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12003 = x11266 * x11768;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12004 = x11265 * x11776;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12005 = x11264 * x11784;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12006 = x11263 * x11791;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12007 = x12006 + x12005;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12008 = x12007 + x12004;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12009 = x12008 + x12003;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12010 = x11305 - x11986;
  // loc("./zirgen/components/plonk.h":287:0)
  FpExt x12011 = x11978 + x12010 * poly_mix[16];
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12012 = x11313 - x11994;
  // loc("./zirgen/components/plonk.h":287:0)
  FpExt x12013 = x12011 + x12012 * poly_mix[17];
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12014 = x11321 - x12002;
  // loc("./zirgen/components/plonk.h":287:0)
  FpExt x12015 = x12013 + x12014 * poly_mix[18];
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12016 = x11328 - x12009;
  // loc("./zirgen/components/plonk.h":287:0)
  FpExt x12017 = x12015 + x12016 * poly_mix[19];
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12018 = x9538 * x11807;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12019 = x9536 * x11815;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12020 = x9534 * x11822;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12021 = x12020 + x12019;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12022 = x12021 + x12018;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12023 = x12022 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12024 = x9531 * x11799;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12025 = x12024 + x12023;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12026 = x9538 * x11815;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12027 = x9536 * x11822;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12028 = x12027 + x12026;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12029 = x12028 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12030 = x9534 * x11799;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12031 = x9531 * x11807;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12032 = x12031 + x12030;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12033 = x12032 + x12029;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12034 = x9538 * x11822;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12035 = x12034 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12036 = x9536 * x11799;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12037 = x9534 * x11807;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12038 = x9531 * x11815;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12039 = x12038 + x12037;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12040 = x12039 + x12036;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12041 = x12040 + x12035;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12042 = x9538 * x11799;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12043 = x9536 * x11807;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12044 = x9534 * x11815;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12045 = x9531 * x11822;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12046 = x12045 + x12044;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12047 = x12046 + x12043;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12048 = x12047 + x12042;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12049 = x11266 * x10095;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12050 = x11265 * x10103;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12051 = x11264 * x10110;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12052 = x12051 + x12050;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12053 = x12052 + x12049;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12054 = x12053 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12055 = x11263 * x10087;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12056 = x12055 + x12054;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12057 = x11266 * x10103;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12058 = x11265 * x10110;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12059 = x12058 + x12057;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12060 = x12059 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12061 = x11264 * x10087;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12062 = x11263 * x10095;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12063 = x12062 + x12061;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12064 = x12063 + x12060;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12065 = x11266 * x10110;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12066 = x12065 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12067 = x11265 * x10087;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12068 = x11264 * x10095;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12069 = x11263 * x10103;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12070 = x12069 + x12068;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12071 = x12070 + x12067;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12072 = x12071 + x12066;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12073 = x11266 * x10087;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12074 = x11265 * x10095;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12075 = x11264 * x10103;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12076 = x11263 * x10110;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12077 = x12076 + x12075;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12078 = x12077 + x12074;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12079 = x12078 + x12073;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12080 = x12056 - x12025;
  // loc("./zirgen/components/plonk.h":287:0)
  FpExt x12081 = x12017 + x12080 * poly_mix[20];
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12082 = x12064 - x12033;
  // loc("./zirgen/components/plonk.h":287:0)
  FpExt x12083 = x12081 + x12082 * poly_mix[21];
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12084 = x12072 - x12041;
  // loc("./zirgen/components/plonk.h":287:0)
  FpExt x12085 = x12083 + x12084 * poly_mix[22];
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12086 = x12079 - x12048;
  // loc("./zirgen/components/plonk.h":287:0)
  FpExt x12087 = x12085 + x12086 * poly_mix[23];
  // loc("zirgen/components/fpext.cpp":28:0)
  auto x12088 = x11337 - x0;
  // loc("zirgen/components/fpext.cpp":28:0)
  FpExt x12089 = x12087 + x12088 * poly_mix[24];
  // loc("zirgen/components/fpext.cpp":28:0)
  FpExt x12090 = x12089 + x11338 * poly_mix[25];
  // loc("zirgen/components/fpext.cpp":28:0)
  FpExt x12091 = x12090 + x11339 * poly_mix[26];
  // loc("zirgen/components/fpext.cpp":28:0)
  FpExt x12092 = x12091 + x11340 * poly_mix[27];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x12093 = x11481 + x8008 * x12092 * poly_mix[197];
  // loc("Top/mux(Mux)/ram_load(RamLoadStep)/RamHeader/FpExtReg/elem[0](Reg)"("./zirgen/components/plonk.h":218:0))
  auto x12094 = args[3][8];
  // loc("Top/mux(Mux)/ram_load(RamLoadStep)/RamHeader/FpExtReg/elem[1](Reg)"("./zirgen/components/plonk.h":218:0))
  auto x12095 = args[3][9];
  // loc("Top/mux(Mux)/ram_load(RamLoadStep)/RamHeader/FpExtReg/elem[2](Reg)"("./zirgen/components/plonk.h":218:0))
  auto x12096 = args[3][10];
  // loc("Top/mux(Mux)/ram_load(RamLoadStep)/RamHeader/FpExtReg/elem[3](Reg)"("./zirgen/components/plonk.h":218:0))
  auto x12097 = args[3][11];
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12098 = x12094 * x420;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12099 = x12095 * x420;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12100 = x12096 * x420;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12101 = x12097 * x420;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12102 = x12098 + x0;
  // loc("Top/mux(Mux)/ram_load(RamLoadStep)/RamHeader/FpExtReg/elem[0](Reg)"("./zirgen/components/plonk.h":218:0))
  auto x12103 = args[3][12];
  // loc("Top/mux(Mux)/ram_load(RamLoadStep)/RamHeader/FpExtReg/elem[1](Reg)"("./zirgen/components/plonk.h":218:0))
  auto x12104 = args[3][13];
  // loc("Top/mux(Mux)/ram_load(RamLoadStep)/RamHeader/FpExtReg/elem[2](Reg)"("./zirgen/components/plonk.h":218:0))
  auto x12105 = args[3][14];
  // loc("Top/mux(Mux)/ram_load(RamLoadStep)/RamHeader/FpExtReg/elem[3](Reg)"("./zirgen/components/plonk.h":218:0))
  auto x12106 = args[3][15];
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12107 = x12103 * x423;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12108 = x12104 * x423;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12109 = x12105 * x423;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12110 = x12106 * x423;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12111 = x12102 + x12107;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12112 = x12099 + x12108;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12113 = x12100 + x12109;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12114 = x12101 + x12110;
  // loc("Top/mux(Mux)/ram_load(RamLoadStep)/RamHeader/FpExtReg/elem[0](Reg)"("./zirgen/components/plonk.h":218:0))
  auto x12115 = args[3][16];
  // loc("Top/mux(Mux)/ram_load(RamLoadStep)/RamHeader/FpExtReg/elem[1](Reg)"("./zirgen/components/plonk.h":218:0))
  auto x12116 = args[3][17];
  // loc("Top/mux(Mux)/ram_load(RamLoadStep)/RamHeader/FpExtReg/elem[2](Reg)"("./zirgen/components/plonk.h":218:0))
  auto x12117 = args[3][18];
  // loc("Top/mux(Mux)/ram_load(RamLoadStep)/RamHeader/FpExtReg/elem[3](Reg)"("./zirgen/components/plonk.h":218:0))
  auto x12118 = args[3][19];
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12119 = x12115 * x426;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12120 = x12116 * x426;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12121 = x12117 * x426;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12122 = x12118 * x426;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12123 = x12111 + x12119;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12124 = x12112 + x12120;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12125 = x12113 + x12121;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12126 = x12114 + x12122;
  // loc("Top/mux(Mux)/ram_load(RamLoadStep)/RamHeader/FpExtReg/elem[0](Reg)"("./zirgen/components/plonk.h":218:0))
  auto x12127 = args[3][20];
  // loc("Top/mux(Mux)/ram_load(RamLoadStep)/RamHeader/FpExtReg/elem[1](Reg)"("./zirgen/components/plonk.h":218:0))
  auto x12128 = args[3][21];
  // loc("Top/mux(Mux)/ram_load(RamLoadStep)/RamHeader/FpExtReg/elem[2](Reg)"("./zirgen/components/plonk.h":218:0))
  auto x12129 = args[3][22];
  // loc("Top/mux(Mux)/ram_load(RamLoadStep)/RamHeader/FpExtReg/elem[3](Reg)"("./zirgen/components/plonk.h":218:0))
  auto x12130 = args[3][23];
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12131 = x12127 * x408;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12132 = x12128 * x408;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12133 = x12129 * x408;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12134 = x12130 * x408;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12135 = x12123 + x12131;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12136 = x12124 + x12132;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12137 = x12125 + x12133;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12138 = x12126 + x12134;
  // loc("Top/mux(Mux)/ram_load(RamLoadStep)/RamHeader/FpExtReg/elem[0](Reg)"("./zirgen/components/plonk.h":218:0))
  auto x12139 = args[3][24];
  // loc("Top/mux(Mux)/ram_load(RamLoadStep)/RamHeader/FpExtReg/elem[1](Reg)"("./zirgen/components/plonk.h":218:0))
  auto x12140 = args[3][25];
  // loc("Top/mux(Mux)/ram_load(RamLoadStep)/RamHeader/FpExtReg/elem[2](Reg)"("./zirgen/components/plonk.h":218:0))
  auto x12141 = args[3][26];
  // loc("Top/mux(Mux)/ram_load(RamLoadStep)/RamHeader/FpExtReg/elem[3](Reg)"("./zirgen/components/plonk.h":218:0))
  auto x12142 = args[3][27];
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12143 = x12139 * x411;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12144 = x12140 * x411;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12145 = x12141 * x411;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12146 = x12142 * x411;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12147 = x12135 + x12143;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12148 = x12136 + x12144;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12149 = x12137 + x12145;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12150 = x12138 + x12146;
  // loc("Top/mux(Mux)/ram_load(RamLoadStep)/RamHeader/FpExtReg/elem[0](Reg)"("./zirgen/components/plonk.h":218:0))
  auto x12151 = args[3][28];
  // loc("Top/mux(Mux)/ram_load(RamLoadStep)/RamHeader/FpExtReg/elem[1](Reg)"("./zirgen/components/plonk.h":218:0))
  auto x12152 = args[3][29];
  // loc("Top/mux(Mux)/ram_load(RamLoadStep)/RamHeader/FpExtReg/elem[2](Reg)"("./zirgen/components/plonk.h":218:0))
  auto x12153 = args[3][30];
  // loc("Top/mux(Mux)/ram_load(RamLoadStep)/RamHeader/FpExtReg/elem[3](Reg)"("./zirgen/components/plonk.h":218:0))
  auto x12154 = args[3][31];
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12155 = x12151 * x414;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12156 = x12152 * x414;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12157 = x12153 * x414;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12158 = x12154 * x414;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12159 = x12147 + x12155;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12160 = x12148 + x12156;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12161 = x12149 + x12157;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12162 = x12150 + x12158;
  // loc("Top/mux(Mux)/ram_load(RamLoadStep)/RamHeader/FpExtReg/elem[0](Reg)"("./zirgen/components/plonk.h":218:0))
  auto x12163 = args[3][32];
  // loc("Top/mux(Mux)/ram_load(RamLoadStep)/RamHeader/FpExtReg/elem[1](Reg)"("./zirgen/components/plonk.h":218:0))
  auto x12164 = args[3][33];
  // loc("Top/mux(Mux)/ram_load(RamLoadStep)/RamHeader/FpExtReg/elem[2](Reg)"("./zirgen/components/plonk.h":218:0))
  auto x12165 = args[3][34];
  // loc("Top/mux(Mux)/ram_load(RamLoadStep)/RamHeader/FpExtReg/elem[3](Reg)"("./zirgen/components/plonk.h":218:0))
  auto x12166 = args[3][35];
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12167 = x12163 * x417;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12168 = x12164 * x417;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12169 = x12165 * x417;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12170 = x12166 * x417;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12171 = x12159 + x12167;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12172 = x12160 + x12168;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12173 = x12161 + x12169;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12174 = x12162 + x12170;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12175 = x12094 * x459;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12176 = x12095 * x459;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12177 = x12096 * x459;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12178 = x12097 * x459;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12179 = x12175 + x0;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12180 = x12103 * x462;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12181 = x12104 * x462;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12182 = x12105 * x462;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12183 = x12106 * x462;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12184 = x12179 + x12180;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12185 = x12176 + x12181;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12186 = x12177 + x12182;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12187 = x12178 + x12183;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12188 = x12115 * x465;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12189 = x12116 * x465;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12190 = x12117 * x465;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12191 = x12118 * x465;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12192 = x12184 + x12188;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12193 = x12185 + x12189;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12194 = x12186 + x12190;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12195 = x12187 + x12191;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12196 = x12127 * x447;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12197 = x12128 * x447;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12198 = x12129 * x447;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12199 = x12130 * x447;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12200 = x12192 + x12196;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12201 = x12193 + x12197;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12202 = x12194 + x12198;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12203 = x12195 + x12199;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12204 = x12139 * x450;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12205 = x12140 * x450;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12206 = x12141 * x450;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12207 = x12142 * x450;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12208 = x12200 + x12204;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12209 = x12201 + x12205;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12210 = x12202 + x12206;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12211 = x12203 + x12207;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12212 = x12151 * x453;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12213 = x12152 * x453;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12214 = x12153 * x453;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12215 = x12154 * x453;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12216 = x12208 + x12212;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12217 = x12209 + x12213;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12218 = x12210 + x12214;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12219 = x12211 + x12215;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12220 = x12163 * x456;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12221 = x12164 * x456;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12222 = x12165 * x456;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12223 = x12166 * x456;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12224 = x12216 + x12220;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12225 = x12217 + x12221;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12226 = x12218 + x12222;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12227 = x12219 + x12223;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12228 = x12174 * x12225;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12229 = x12173 * x12226;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12230 = x12172 * x12227;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12231 = x12230 + x12229;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12232 = x12231 + x12228;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12233 = x12232 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12234 = x12171 * x12224;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12235 = x12234 + x12233;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12236 = x12174 * x12226;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12237 = x12173 * x12227;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12238 = x12237 + x12236;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12239 = x12238 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12240 = x12172 * x12224;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12241 = x12171 * x12225;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12242 = x12241 + x12240;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12243 = x12242 + x12239;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12244 = x12174 * x12227;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12245 = x12244 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12246 = x12173 * x12224;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12247 = x12172 * x12225;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12248 = x12171 * x12226;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12249 = x12248 + x12247;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12250 = x12249 + x12246;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12251 = x12250 + x12245;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12252 = x12174 * x12224;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12253 = x12173 * x12225;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12254 = x12172 * x12226;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12255 = x12171 * x12227;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12256 = x12255 + x12254;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12257 = x12256 + x12253;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12258 = x12257 + x12252;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12259 = x12094 * x498;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12260 = x12095 * x498;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12261 = x12096 * x498;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12262 = x12097 * x498;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12263 = x12259 + x0;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12264 = x12103 * x501;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12265 = x12104 * x501;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12266 = x12105 * x501;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12267 = x12106 * x501;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12268 = x12263 + x12264;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12269 = x12260 + x12265;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12270 = x12261 + x12266;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12271 = x12262 + x12267;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12272 = x12115 * x504;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12273 = x12116 * x504;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12274 = x12117 * x504;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12275 = x12118 * x504;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12276 = x12268 + x12272;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12277 = x12269 + x12273;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12278 = x12270 + x12274;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12279 = x12271 + x12275;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12280 = x12127 * x486;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12281 = x12128 * x486;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12282 = x12129 * x486;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12283 = x12130 * x486;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12284 = x12276 + x12280;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12285 = x12277 + x12281;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12286 = x12278 + x12282;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12287 = x12279 + x12283;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12288 = x12139 * x489;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12289 = x12140 * x489;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12290 = x12141 * x489;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12291 = x12142 * x489;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12292 = x12284 + x12288;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12293 = x12285 + x12289;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12294 = x12286 + x12290;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12295 = x12287 + x12291;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12296 = x12151 * x492;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12297 = x12152 * x492;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12298 = x12153 * x492;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12299 = x12154 * x492;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12300 = x12292 + x12296;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12301 = x12293 + x12297;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12302 = x12294 + x12298;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12303 = x12295 + x12299;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12304 = x12163 * x495;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12305 = x12164 * x495;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12306 = x12165 * x495;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12307 = x12166 * x495;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12308 = x12300 + x12304;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12309 = x12301 + x12305;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12310 = x12302 + x12306;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12311 = x12303 + x12307;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12312 = x12094 * x592;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12313 = x12095 * x592;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12314 = x12096 * x592;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12315 = x12097 * x592;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12316 = x12312 + x0;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12317 = x12103 * x595;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12318 = x12104 * x595;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12319 = x12105 * x595;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12320 = x12106 * x595;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12321 = x12316 + x12317;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12322 = x12313 + x12318;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12323 = x12314 + x12319;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12324 = x12315 + x12320;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12325 = x12115 * x598;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12326 = x12116 * x598;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12327 = x12117 * x598;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12328 = x12118 * x598;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12329 = x12321 + x12325;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12330 = x12322 + x12326;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12331 = x12323 + x12327;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12332 = x12324 + x12328;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12333 = x12127 * x580;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12334 = x12128 * x580;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12335 = x12129 * x580;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12336 = x12130 * x580;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12337 = x12329 + x12333;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12338 = x12330 + x12334;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12339 = x12331 + x12335;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12340 = x12332 + x12336;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12341 = x12139 * x583;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12342 = x12140 * x583;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12343 = x12141 * x583;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12344 = x12142 * x583;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12345 = x12337 + x12341;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12346 = x12338 + x12342;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12347 = x12339 + x12343;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12348 = x12340 + x12344;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12349 = x12151 * x586;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12350 = x12152 * x586;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12351 = x12153 * x586;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12352 = x12154 * x586;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12353 = x12345 + x12349;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12354 = x12346 + x12350;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12355 = x12347 + x12351;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12356 = x12348 + x12352;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12357 = x12163 * x589;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12358 = x12164 * x589;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12359 = x12165 * x589;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12360 = x12166 * x589;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12361 = x12353 + x12357;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12362 = x12354 + x12358;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12363 = x12355 + x12359;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12364 = x12356 + x12360;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12365 = x12311 * x12362;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12366 = x12310 * x12363;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12367 = x12309 * x12364;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12368 = x12367 + x12366;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12369 = x12368 + x12365;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12370 = x12369 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12371 = x12308 * x12361;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12372 = x12371 + x12370;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12373 = x12311 * x12363;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12374 = x12310 * x12364;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12375 = x12374 + x12373;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12376 = x12375 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12377 = x12309 * x12361;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12378 = x12308 * x12362;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12379 = x12378 + x12377;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12380 = x12379 + x12376;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12381 = x12311 * x12364;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12382 = x12381 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12383 = x12310 * x12361;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12384 = x12309 * x12362;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12385 = x12308 * x12363;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12386 = x12385 + x12384;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12387 = x12386 + x12383;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12388 = x12387 + x12382;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12389 = x12311 * x12361;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12390 = x12310 * x12362;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12391 = x12309 * x12363;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12392 = x12308 * x12364;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12393 = x12392 + x12391;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12394 = x12393 + x12390;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12395 = x12394 + x12389;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12396 = x12094 * x1450;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12397 = x12095 * x1450;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12398 = x12096 * x1450;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12399 = x12097 * x1450;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12400 = x12396 + x0;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12401 = x12103 * x1453;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12402 = x12104 * x1453;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12403 = x12105 * x1453;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12404 = x12106 * x1453;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12405 = x12400 + x12401;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12406 = x12397 + x12402;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12407 = x12398 + x12403;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12408 = x12399 + x12404;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12409 = x12115 * x2279;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12410 = x12116 * x2279;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12411 = x12117 * x2279;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12412 = x12118 * x2279;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12413 = x12405 + x12409;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12414 = x12406 + x12410;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12415 = x12407 + x12411;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12416 = x12408 + x12412;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12417 = x12127 * x2282;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12418 = x12128 * x2282;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12419 = x12129 * x2282;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12420 = x12130 * x2282;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12421 = x12413 + x12417;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12422 = x12414 + x12418;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12423 = x12415 + x12419;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12424 = x12416 + x12420;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12425 = x12139 * x2285;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12426 = x12140 * x2285;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12427 = x12141 * x2285;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12428 = x12142 * x2285;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12429 = x12421 + x12425;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12430 = x12422 + x12426;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12431 = x12423 + x12427;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12432 = x12424 + x12428;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12433 = x12151 * x2267;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12434 = x12152 * x2267;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12435 = x12153 * x2267;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12436 = x12154 * x2267;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12437 = x12429 + x12433;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12438 = x12430 + x12434;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12439 = x12431 + x12435;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12440 = x12432 + x12436;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12441 = x12163 * x2270;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12442 = x12164 * x2270;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12443 = x12165 * x2270;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12444 = x12166 * x2270;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12445 = x12437 + x12441;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12446 = x12438 + x12442;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12447 = x12439 + x12443;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12448 = x12440 + x12444;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12449 = x12094 * x2273;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12450 = x12095 * x2273;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12451 = x12096 * x2273;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12452 = x12097 * x2273;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12453 = x12449 + x0;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12454 = x12103 * x2276;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12455 = x12104 * x2276;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12456 = x12105 * x2276;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12457 = x12106 * x2276;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12458 = x12453 + x12454;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12459 = x12450 + x12455;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12460 = x12451 + x12456;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12461 = x12452 + x12457;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12462 = x12115 * x2839;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12463 = x12116 * x2839;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12464 = x12117 * x2839;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12465 = x12118 * x2839;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12466 = x12458 + x12462;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12467 = x12459 + x12463;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12468 = x12460 + x12464;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12469 = x12461 + x12465;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12470 = x12127 * x2847;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12471 = x12128 * x2847;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12472 = x12129 * x2847;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12473 = x12130 * x2847;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12474 = x12466 + x12470;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12475 = x12467 + x12471;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12476 = x12468 + x12472;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12477 = x12469 + x12473;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12478 = x12139 * x2855;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12479 = x12140 * x2855;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12480 = x12141 * x2855;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12481 = x12142 * x2855;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12482 = x12474 + x12478;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12483 = x12475 + x12479;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12484 = x12476 + x12480;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12485 = x12477 + x12481;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12486 = x12151 * x2863;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12487 = x12152 * x2863;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12488 = x12153 * x2863;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12489 = x12154 * x2863;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12490 = x12482 + x12486;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12491 = x12483 + x12487;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12492 = x12484 + x12488;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12493 = x12485 + x12489;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12494 = x12163 * x2871;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12495 = x12164 * x2871;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12496 = x12165 * x2871;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12497 = x12166 * x2871;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12498 = x12490 + x12494;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12499 = x12491 + x12495;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12500 = x12492 + x12496;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12501 = x12493 + x12497;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12502 = x12448 * x12499;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12503 = x12447 * x12500;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12504 = x12446 * x12501;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12505 = x12504 + x12503;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12506 = x12505 + x12502;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12507 = x12506 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12508 = x12445 * x12498;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12509 = x12508 + x12507;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12510 = x12448 * x12500;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12511 = x12447 * x12501;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12512 = x12511 + x12510;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12513 = x12512 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12514 = x12446 * x12498;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12515 = x12445 * x12499;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12516 = x12515 + x12514;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12517 = x12516 + x12513;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12518 = x12448 * x12501;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12519 = x12518 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12520 = x12447 * x12498;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12521 = x12446 * x12499;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12522 = x12445 * x12500;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12523 = x12522 + x12521;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12524 = x12523 + x12520;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12525 = x12524 + x12519;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12526 = x12448 * x12498;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12527 = x12447 * x12499;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12528 = x12446 * x12500;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12529 = x12445 * x12501;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12530 = x12529 + x12528;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12531 = x12530 + x12527;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12532 = x12531 + x12526;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12533 = x12094 * x2879;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12534 = x12095 * x2879;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12535 = x12096 * x2879;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12536 = x12097 * x2879;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12537 = x12533 + x0;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12538 = x12103 * x2881;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12539 = x12104 * x2881;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12540 = x12105 * x2881;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12541 = x12106 * x2881;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12542 = x12537 + x12538;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12543 = x12534 + x12539;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12544 = x12535 + x12540;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12545 = x12536 + x12541;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12546 = x12115 * x2889;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12547 = x12116 * x2889;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12548 = x12117 * x2889;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12549 = x12118 * x2889;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12550 = x12542 + x12546;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12551 = x12543 + x12547;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12552 = x12544 + x12548;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12553 = x12545 + x12549;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12554 = x12127 * x2897;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12555 = x12128 * x2897;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12556 = x12129 * x2897;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12557 = x12130 * x2897;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12558 = x12550 + x12554;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12559 = x12551 + x12555;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12560 = x12552 + x12556;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12561 = x12553 + x12557;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12562 = x12139 * x2905;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12563 = x12140 * x2905;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12564 = x12141 * x2905;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12565 = x12142 * x2905;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12566 = x12558 + x12562;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12567 = x12559 + x12563;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12568 = x12560 + x12564;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12569 = x12561 + x12565;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12570 = x12151 * x2913;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12571 = x12152 * x2913;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12572 = x12153 * x2913;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12573 = x12154 * x2913;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12574 = x12566 + x12570;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12575 = x12567 + x12571;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12576 = x12568 + x12572;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12577 = x12569 + x12573;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12578 = x12163 * x2921;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12579 = x12164 * x2921;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12580 = x12165 * x2921;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12581 = x12166 * x2921;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12582 = x12574 + x12578;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12583 = x12575 + x12579;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12584 = x12576 + x12580;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12585 = x12577 + x12581;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12586 = x12094 * x8057;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12587 = x12095 * x8057;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12588 = x12096 * x8057;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12589 = x12097 * x8057;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12590 = x12586 + x0;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12591 = x12103 * x8059;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12592 = x12104 * x8059;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12593 = x12105 * x8059;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12594 = x12106 * x8059;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12595 = x12590 + x12591;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12596 = x12587 + x12592;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12597 = x12588 + x12593;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12598 = x12589 + x12594;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12599 = x12115 * x8061;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12600 = x12116 * x8061;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12601 = x12117 * x8061;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12602 = x12118 * x8061;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12603 = x12595 + x12599;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12604 = x12596 + x12600;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12605 = x12597 + x12601;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12606 = x12598 + x12602;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12607 = x12127 * x8063;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12608 = x12128 * x8063;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12609 = x12129 * x8063;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12610 = x12130 * x8063;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12611 = x12603 + x12607;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12612 = x12604 + x12608;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12613 = x12605 + x12609;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12614 = x12606 + x12610;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12615 = x12139 * x8065;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12616 = x12140 * x8065;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12617 = x12141 * x8065;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12618 = x12142 * x8065;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12619 = x12611 + x12615;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12620 = x12612 + x12616;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12621 = x12613 + x12617;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12622 = x12614 + x12618;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12623 = x12151 * x8067;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12624 = x12152 * x8067;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12625 = x12153 * x8067;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12626 = x12154 * x8067;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12627 = x12619 + x12623;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12628 = x12620 + x12624;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12629 = x12621 + x12625;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12630 = x12622 + x12626;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12631 = x12163 * x8069;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12632 = x12164 * x8069;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12633 = x12165 * x8069;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12634 = x12166 * x8069;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12635 = x12627 + x12631;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12636 = x12628 + x12632;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12637 = x12629 + x12633;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12638 = x12630 + x12634;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12639 = x12585 * x12636;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12640 = x12584 * x12637;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12641 = x12583 * x12638;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12642 = x12641 + x12640;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12643 = x12642 + x12639;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12644 = x12643 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12645 = x12582 * x12635;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12646 = x12645 + x12644;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12647 = x12585 * x12637;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12648 = x12584 * x12638;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12649 = x12648 + x12647;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12650 = x12649 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12651 = x12583 * x12635;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12652 = x12582 * x12636;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12653 = x12652 + x12651;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12654 = x12653 + x12650;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12655 = x12585 * x12638;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12656 = x12655 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12657 = x12584 * x12635;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12658 = x12583 * x12636;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12659 = x12582 * x12637;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12660 = x12659 + x12658;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12661 = x12660 + x12657;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12662 = x12661 + x12656;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12663 = x12585 * x12635;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12664 = x12584 * x12636;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12665 = x12583 * x12637;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12666 = x12582 * x12638;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12667 = x12666 + x12665;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12668 = x12667 + x12664;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12669 = x12668 + x12663;
  // loc("Top/mux(Mux)/ram_load(RamLoadStep)/RamHeader/FpExtReg/elem[0](Reg)"("./zirgen/components/plonk.h":284:0))
  auto x12670 = args[4][24 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/ram_load(RamLoadStep)/RamHeader/FpExtReg/elem[1](Reg)"("./zirgen/components/plonk.h":284:0))
  auto x12671 = args[4][25 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/ram_load(RamLoadStep)/RamHeader/FpExtReg/elem[2](Reg)"("./zirgen/components/plonk.h":284:0))
  auto x12672 = args[4][26 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/ram_load(RamLoadStep)/RamHeader/FpExtReg/elem[3](Reg)"("./zirgen/components/plonk.h":284:0))
  auto x12673 = args[4][27 * steps + ((cycle - kInvRate * 1) & mask)];
  // loc("Top/mux(Mux)/ram_load(RamLoadStep)/RamBody/PlonkBody/FpExtReg/elem[0](Reg)"("./zirgen/components/plonk.h":286:0))
  auto x12674 = args[4][28 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("Top/mux(Mux)/ram_load(RamLoadStep)/RamBody/PlonkBody/FpExtReg/elem[1](Reg)"("./zirgen/components/plonk.h":286:0))
  auto x12675 = args[4][29 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("Top/mux(Mux)/ram_load(RamLoadStep)/RamBody/PlonkBody/FpExtReg/elem[2](Reg)"("./zirgen/components/plonk.h":286:0))
  auto x12676 = args[4][30 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("Top/mux(Mux)/ram_load(RamLoadStep)/RamBody/PlonkBody/FpExtReg/elem[3](Reg)"("./zirgen/components/plonk.h":286:0))
  auto x12677 = args[4][31 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12678 = x12677 * x12517;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12679 = x12676 * x12525;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12680 = x12675 * x12532;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12681 = x12680 + x12679;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12682 = x12681 + x12678;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12683 = x12682 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12684 = x12674 * x12509;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12685 = x12684 + x12683;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12686 = x12677 * x12525;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12687 = x12676 * x12532;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12688 = x12687 + x12686;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12689 = x12688 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12690 = x12675 * x12509;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12691 = x12674 * x12517;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12692 = x12691 + x12690;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12693 = x12692 + x12689;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12694 = x12677 * x12532;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12695 = x12694 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12696 = x12676 * x12509;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12697 = x12675 * x12517;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12698 = x12674 * x12525;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12699 = x12698 + x12697;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12700 = x12699 + x12696;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12701 = x12700 + x12695;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12702 = x12677 * x12509;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12703 = x12676 * x12517;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12704 = x12675 * x12525;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12705 = x12674 * x12532;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12706 = x12705 + x12704;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12707 = x12706 + x12703;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12708 = x12707 + x12702;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12709 = x12673 * x12243;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12710 = x12672 * x12251;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12711 = x12671 * x12258;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12712 = x12711 + x12710;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12713 = x12712 + x12709;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12714 = x12713 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12715 = x12670 * x12235;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12716 = x12715 + x12714;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12717 = x12673 * x12251;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12718 = x12672 * x12258;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12719 = x12718 + x12717;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12720 = x12719 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12721 = x12671 * x12235;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12722 = x12670 * x12243;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12723 = x12722 + x12721;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12724 = x12723 + x12720;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12725 = x12673 * x12258;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12726 = x12725 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12727 = x12672 * x12235;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12728 = x12671 * x12243;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12729 = x12670 * x12251;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12730 = x12729 + x12728;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12731 = x12730 + x12727;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12732 = x12731 + x12726;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12733 = x12673 * x12235;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12734 = x12672 * x12243;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12735 = x12671 * x12251;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12736 = x12670 * x12258;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12737 = x12736 + x12735;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12738 = x12737 + x12734;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12739 = x12738 + x12733;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12740 = x12716 - x12685;
  // loc("./zirgen/components/plonk.h":287:0)
  FpExt x12741 = x12087 + x12740 * poly_mix[24];
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12742 = x12724 - x12693;
  // loc("./zirgen/components/plonk.h":287:0)
  FpExt x12743 = x12741 + x12742 * poly_mix[25];
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12744 = x12732 - x12701;
  // loc("./zirgen/components/plonk.h":287:0)
  FpExt x12745 = x12743 + x12744 * poly_mix[26];
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12746 = x12739 - x12708;
  // loc("./zirgen/components/plonk.h":287:0)
  FpExt x12747 = x12745 + x12746 * poly_mix[27];
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12748 = x11340 * x12654;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12749 = x11339 * x12662;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12750 = x11338 * x12669;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12751 = x12750 + x12749;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12752 = x12751 + x12748;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12753 = x12752 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12754 = x11337 * x12646;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12755 = x12754 + x12753;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12756 = x11340 * x12662;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12757 = x11339 * x12669;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12758 = x12757 + x12756;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12759 = x12758 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12760 = x11338 * x12646;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12761 = x11337 * x12654;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12762 = x12761 + x12760;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12763 = x12762 + x12759;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12764 = x11340 * x12669;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12765 = x12764 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12766 = x11339 * x12646;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12767 = x11338 * x12654;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12768 = x11337 * x12662;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12769 = x12768 + x12767;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12770 = x12769 + x12766;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12771 = x12770 + x12765;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12772 = x11340 * x12646;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12773 = x11339 * x12654;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12774 = x11338 * x12662;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12775 = x11337 * x12669;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12776 = x12775 + x12774;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12777 = x12776 + x12773;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12778 = x12777 + x12772;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12779 = x12677 * x12380;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12780 = x12676 * x12388;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12781 = x12675 * x12395;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12782 = x12781 + x12780;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12783 = x12782 + x12779;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12784 = x12783 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12785 = x12674 * x12372;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12786 = x12785 + x12784;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12787 = x12677 * x12388;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12788 = x12676 * x12395;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12789 = x12788 + x12787;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12790 = x12789 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12791 = x12675 * x12372;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12792 = x12674 * x12380;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12793 = x12792 + x12791;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12794 = x12793 + x12790;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12795 = x12677 * x12395;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12796 = x12795 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12797 = x12676 * x12372;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12798 = x12675 * x12380;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12799 = x12674 * x12388;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12800 = x12799 + x12798;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12801 = x12800 + x12797;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12802 = x12801 + x12796;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12803 = x12677 * x12372;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12804 = x12676 * x12380;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12805 = x12675 * x12388;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12806 = x12674 * x12395;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12807 = x12806 + x12805;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12808 = x12807 + x12804;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12809 = x12808 + x12803;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12810 = x12786 - x12755;
  // loc("./zirgen/components/plonk.h":287:0)
  FpExt x12811 = x12747 + x12810 * poly_mix[28];
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12812 = x12794 - x12763;
  // loc("./zirgen/components/plonk.h":287:0)
  FpExt x12813 = x12811 + x12812 * poly_mix[29];
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12814 = x12802 - x12771;
  // loc("./zirgen/components/plonk.h":287:0)
  FpExt x12815 = x12813 + x12814 * poly_mix[30];
  // loc("./zirgen/components/plonk.h":287:0)
  auto x12816 = x12809 - x12778;
  // loc("./zirgen/components/plonk.h":287:0)
  FpExt x12817 = x12815 + x12816 * poly_mix[31];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x12818 = x12093 + x396 * x12817 * poly_mix[198];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x12819 = x12818 + x515 * x12817 * poly_mix[199];
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12820 = x12094 * x426;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12821 = x12095 * x426;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12822 = x12096 * x426;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12823 = x12097 * x426;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12824 = x12820 + x0;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12825 = x12103 * x408;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12826 = x12104 * x408;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12827 = x12105 * x408;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12828 = x12106 * x408;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12829 = x12824 + x12825;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12830 = x12821 + x12826;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12831 = x12822 + x12827;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12832 = x12823 + x12828;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12833 = x12115 * x411;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12834 = x12116 * x411;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12835 = x12117 * x411;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12836 = x12118 * x411;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12837 = x12829 + x12833;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12838 = x12830 + x12834;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12839 = x12831 + x12835;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12840 = x12832 + x12836;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12841 = x12127 * x414;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12842 = x12128 * x414;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12843 = x12129 * x414;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12844 = x12130 * x414;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12845 = x12837 + x12841;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12846 = x12838 + x12842;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12847 = x12839 + x12843;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12848 = x12840 + x12844;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12849 = x12139 * x417;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12850 = x12140 * x417;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12851 = x12141 * x417;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12852 = x12142 * x417;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12853 = x12845 + x12849;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12854 = x12846 + x12850;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12855 = x12847 + x12851;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12856 = x12848 + x12852;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12857 = x12151 * x459;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12858 = x12152 * x459;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12859 = x12153 * x459;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12860 = x12154 * x459;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12861 = x12853 + x12857;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12862 = x12854 + x12858;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12863 = x12855 + x12859;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12864 = x12856 + x12860;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12865 = x12163 * x462;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12866 = x12164 * x462;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12867 = x12165 * x462;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12868 = x12166 * x462;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12869 = x12861 + x12865;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12870 = x12862 + x12866;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12871 = x12863 + x12867;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12872 = x12864 + x12868;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12873 = x12094 * x465;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12874 = x12095 * x465;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12875 = x12096 * x465;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12876 = x12097 * x465;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12877 = x12873 + x0;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12878 = x12103 * x447;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12879 = x12104 * x447;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12880 = x12105 * x447;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12881 = x12106 * x447;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12882 = x12877 + x12878;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12883 = x12874 + x12879;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12884 = x12875 + x12880;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12885 = x12876 + x12881;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12886 = x12115 * x450;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12887 = x12116 * x450;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12888 = x12117 * x450;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12889 = x12118 * x450;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12890 = x12882 + x12886;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12891 = x12883 + x12887;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12892 = x12884 + x12888;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12893 = x12885 + x12889;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12894 = x12127 * x453;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12895 = x12128 * x453;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12896 = x12129 * x453;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12897 = x12130 * x453;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12898 = x12890 + x12894;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12899 = x12891 + x12895;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12900 = x12892 + x12896;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12901 = x12893 + x12897;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12902 = x12139 * x456;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12903 = x12140 * x456;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12904 = x12141 * x456;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12905 = x12142 * x456;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12906 = x12898 + x12902;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12907 = x12899 + x12903;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12908 = x12900 + x12904;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12909 = x12901 + x12905;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12910 = x12151 * x498;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12911 = x12152 * x498;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12912 = x12153 * x498;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12913 = x12154 * x498;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12914 = x12906 + x12910;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12915 = x12907 + x12911;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12916 = x12908 + x12912;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12917 = x12909 + x12913;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12918 = x12163 * x501;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12919 = x12164 * x501;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12920 = x12165 * x501;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12921 = x12166 * x501;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12922 = x12914 + x12918;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12923 = x12915 + x12919;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12924 = x12916 + x12920;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12925 = x12917 + x12921;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12926 = x12872 * x12923;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12927 = x12871 * x12924;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12928 = x12870 * x12925;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12929 = x12928 + x12927;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12930 = x12929 + x12926;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12931 = x12930 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12932 = x12869 * x12922;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12933 = x12932 + x12931;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12934 = x12872 * x12924;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12935 = x12871 * x12925;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12936 = x12935 + x12934;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12937 = x12936 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12938 = x12870 * x12922;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12939 = x12869 * x12923;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12940 = x12939 + x12938;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12941 = x12940 + x12937;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12942 = x12872 * x12925;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12943 = x12942 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12944 = x12871 * x12922;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12945 = x12870 * x12923;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12946 = x12869 * x12924;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12947 = x12946 + x12945;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12948 = x12947 + x12944;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12949 = x12948 + x12943;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12950 = x12872 * x12922;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12951 = x12871 * x12923;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12952 = x12870 * x12924;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12953 = x12869 * x12925;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12954 = x12953 + x12952;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12955 = x12954 + x12951;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x12956 = x12955 + x12950;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12957 = x12094 * x504;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12958 = x12095 * x504;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12959 = x12096 * x504;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12960 = x12097 * x504;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12961 = x12957 + x0;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12962 = x12103 * x486;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12963 = x12104 * x486;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12964 = x12105 * x486;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12965 = x12106 * x486;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12966 = x12961 + x12962;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12967 = x12958 + x12963;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12968 = x12959 + x12964;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12969 = x12960 + x12965;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12970 = x12115 * x489;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12971 = x12116 * x489;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12972 = x12117 * x489;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12973 = x12118 * x489;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12974 = x12966 + x12970;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12975 = x12967 + x12971;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12976 = x12968 + x12972;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12977 = x12969 + x12973;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12978 = x12127 * x492;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12979 = x12128 * x492;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12980 = x12129 * x492;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12981 = x12130 * x492;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12982 = x12974 + x12978;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12983 = x12975 + x12979;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12984 = x12976 + x12980;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12985 = x12977 + x12981;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12986 = x12139 * x495;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12987 = x12140 * x495;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12988 = x12141 * x495;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12989 = x12142 * x495;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12990 = x12982 + x12986;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12991 = x12983 + x12987;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12992 = x12984 + x12988;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12993 = x12985 + x12989;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12994 = x12151 * x592;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12995 = x12152 * x592;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12996 = x12153 * x592;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12997 = x12154 * x592;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12998 = x12990 + x12994;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x12999 = x12991 + x12995;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13000 = x12992 + x12996;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13001 = x12993 + x12997;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13002 = x12163 * x595;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13003 = x12164 * x595;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13004 = x12165 * x595;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13005 = x12166 * x595;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13006 = x12998 + x13002;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13007 = x12999 + x13003;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13008 = x13000 + x13004;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13009 = x13001 + x13005;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13010 = x12094 * x598;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13011 = x12095 * x598;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13012 = x12096 * x598;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13013 = x12097 * x598;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13014 = x13010 + x0;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13015 = x12103 * x580;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13016 = x12104 * x580;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13017 = x12105 * x580;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13018 = x12106 * x580;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13019 = x13014 + x13015;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13020 = x13011 + x13016;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13021 = x13012 + x13017;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13022 = x13013 + x13018;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13023 = x12115 * x583;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13024 = x12116 * x583;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13025 = x12117 * x583;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13026 = x12118 * x583;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13027 = x13019 + x13023;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13028 = x13020 + x13024;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13029 = x13021 + x13025;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13030 = x13022 + x13026;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13031 = x12127 * x586;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13032 = x12128 * x586;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13033 = x12129 * x586;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13034 = x12130 * x586;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13035 = x13027 + x13031;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13036 = x13028 + x13032;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13037 = x13029 + x13033;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13038 = x13030 + x13034;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13039 = x12139 * x589;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13040 = x12140 * x589;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13041 = x12141 * x589;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13042 = x12142 * x589;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13043 = x13035 + x13039;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13044 = x13036 + x13040;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13045 = x13037 + x13041;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13046 = x13038 + x13042;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13047 = x12151 * x1450;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13048 = x12152 * x1450;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13049 = x12153 * x1450;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13050 = x12154 * x1450;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13051 = x13043 + x13047;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13052 = x13044 + x13048;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13053 = x13045 + x13049;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13054 = x13046 + x13050;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13055 = x12163 * x1453;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13056 = x12164 * x1453;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13057 = x12165 * x1453;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13058 = x12166 * x1453;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13059 = x13051 + x13055;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13060 = x13052 + x13056;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13061 = x13053 + x13057;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13062 = x13054 + x13058;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13063 = x13009 * x13060;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13064 = x13008 * x13061;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13065 = x13007 * x13062;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13066 = x13065 + x13064;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13067 = x13066 + x13063;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13068 = x13067 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13069 = x13006 * x13059;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13070 = x13069 + x13068;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13071 = x13009 * x13061;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13072 = x13008 * x13062;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13073 = x13072 + x13071;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13074 = x13073 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13075 = x13007 * x13059;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13076 = x13006 * x13060;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13077 = x13076 + x13075;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13078 = x13077 + x13074;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13079 = x13009 * x13062;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13080 = x13079 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13081 = x13008 * x13059;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13082 = x13007 * x13060;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13083 = x13006 * x13061;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13084 = x13083 + x13082;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13085 = x13084 + x13081;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13086 = x13085 + x13080;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13087 = x13009 * x13059;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13088 = x13008 * x13060;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13089 = x13007 * x13061;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13090 = x13006 * x13062;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13091 = x13090 + x13089;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13092 = x13091 + x13088;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13093 = x13092 + x13087;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13094 = x12094 * x2279;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13095 = x12095 * x2279;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13096 = x12096 * x2279;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13097 = x12097 * x2279;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13098 = x13094 + x0;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13099 = x12103 * x2282;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13100 = x12104 * x2282;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13101 = x12105 * x2282;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13102 = x12106 * x2282;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13103 = x13098 + x13099;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13104 = x13095 + x13100;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13105 = x13096 + x13101;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13106 = x13097 + x13102;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13107 = x12115 * x2285;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13108 = x12116 * x2285;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13109 = x12117 * x2285;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13110 = x12118 * x2285;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13111 = x13103 + x13107;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13112 = x13104 + x13108;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13113 = x13105 + x13109;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13114 = x13106 + x13110;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13115 = x12127 * x2267;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13116 = x12128 * x2267;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13117 = x12129 * x2267;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13118 = x12130 * x2267;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13119 = x13111 + x13115;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13120 = x13112 + x13116;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13121 = x13113 + x13117;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13122 = x13114 + x13118;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13123 = x12139 * x2270;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13124 = x12140 * x2270;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13125 = x12141 * x2270;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13126 = x12142 * x2270;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13127 = x13119 + x13123;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13128 = x13120 + x13124;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13129 = x13121 + x13125;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13130 = x13122 + x13126;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13131 = x12151 * x2273;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13132 = x12152 * x2273;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13133 = x12153 * x2273;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13134 = x12154 * x2273;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13135 = x13127 + x13131;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13136 = x13128 + x13132;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13137 = x13129 + x13133;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13138 = x13130 + x13134;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13139 = x12163 * x2276;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13140 = x12164 * x2276;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13141 = x12165 * x2276;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13142 = x12166 * x2276;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13143 = x13135 + x13139;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13144 = x13136 + x13140;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13145 = x13137 + x13141;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13146 = x13138 + x13142;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13147 = x12094 * x2839;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13148 = x12095 * x2839;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13149 = x12096 * x2839;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13150 = x12097 * x2839;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13151 = x13147 + x0;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13152 = x12103 * x2847;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13153 = x12104 * x2847;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13154 = x12105 * x2847;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13155 = x12106 * x2847;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13156 = x13151 + x13152;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13157 = x13148 + x13153;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13158 = x13149 + x13154;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13159 = x13150 + x13155;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13160 = x12115 * x2855;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13161 = x12116 * x2855;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13162 = x12117 * x2855;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13163 = x12118 * x2855;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13164 = x13156 + x13160;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13165 = x13157 + x13161;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13166 = x13158 + x13162;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13167 = x13159 + x13163;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13168 = x12127 * x2863;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13169 = x12128 * x2863;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13170 = x12129 * x2863;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13171 = x12130 * x2863;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13172 = x13164 + x13168;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13173 = x13165 + x13169;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13174 = x13166 + x13170;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13175 = x13167 + x13171;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13176 = x12139 * x2871;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13177 = x12140 * x2871;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13178 = x12141 * x2871;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13179 = x12142 * x2871;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13180 = x13172 + x13176;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13181 = x13173 + x13177;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13182 = x13174 + x13178;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13183 = x13175 + x13179;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13184 = x12151 * x2879;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13185 = x12152 * x2879;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13186 = x12153 * x2879;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13187 = x12154 * x2879;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13188 = x13180 + x13184;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13189 = x13181 + x13185;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13190 = x13182 + x13186;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13191 = x13183 + x13187;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13192 = x12163 * x2881;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13193 = x12164 * x2881;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13194 = x12165 * x2881;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13195 = x12166 * x2881;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13196 = x13188 + x13192;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13197 = x13189 + x13193;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13198 = x13190 + x13194;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13199 = x13191 + x13195;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13200 = x13146 * x13197;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13201 = x13145 * x13198;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13202 = x13144 * x13199;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13203 = x13202 + x13201;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13204 = x13203 + x13200;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13205 = x13204 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13206 = x13143 * x13196;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13207 = x13206 + x13205;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13208 = x13146 * x13198;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13209 = x13145 * x13199;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13210 = x13209 + x13208;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13211 = x13210 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13212 = x13144 * x13196;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13213 = x13143 * x13197;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13214 = x13213 + x13212;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13215 = x13214 + x13211;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13216 = x13146 * x13199;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13217 = x13216 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13218 = x13145 * x13196;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13219 = x13144 * x13197;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13220 = x13143 * x13198;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13221 = x13220 + x13219;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13222 = x13221 + x13218;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13223 = x13222 + x13217;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13224 = x13146 * x13196;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13225 = x13145 * x13197;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13226 = x13144 * x13198;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13227 = x13143 * x13199;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13228 = x13227 + x13226;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13229 = x13228 + x13225;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13230 = x13229 + x13224;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13231 = x12094 * x2889;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13232 = x12095 * x2889;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13233 = x12096 * x2889;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13234 = x12097 * x2889;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13235 = x13231 + x0;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13236 = x12103 * x2897;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13237 = x12104 * x2897;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13238 = x12105 * x2897;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13239 = x12106 * x2897;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13240 = x13235 + x13236;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13241 = x13232 + x13237;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13242 = x13233 + x13238;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13243 = x13234 + x13239;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13244 = x12115 * x2905;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13245 = x12116 * x2905;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13246 = x12117 * x2905;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13247 = x12118 * x2905;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13248 = x13240 + x13244;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13249 = x13241 + x13245;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13250 = x13242 + x13246;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13251 = x13243 + x13247;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13252 = x12127 * x2913;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13253 = x12128 * x2913;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13254 = x12129 * x2913;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13255 = x12130 * x2913;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13256 = x13248 + x13252;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13257 = x13249 + x13253;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13258 = x13250 + x13254;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13259 = x13251 + x13255;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13260 = x12139 * x2921;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13261 = x12140 * x2921;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13262 = x12141 * x2921;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13263 = x12142 * x2921;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13264 = x13256 + x13260;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13265 = x13257 + x13261;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13266 = x13258 + x13262;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13267 = x13259 + x13263;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13268 = x12151 * x2929;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13269 = x12152 * x2929;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13270 = x12153 * x2929;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13271 = x12154 * x2929;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13272 = x13264 + x13268;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13273 = x13265 + x13269;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13274 = x13266 + x13270;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13275 = x13267 + x13271;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13276 = x12163 * x2937;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13277 = x12164 * x2937;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13278 = x12165 * x2937;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13279 = x12166 * x2937;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13280 = x13272 + x13276;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13281 = x13273 + x13277;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13282 = x13274 + x13278;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13283 = x13275 + x13279;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13284 = x13283 * x12636;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13285 = x13282 * x12637;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13286 = x13281 * x12638;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13287 = x13286 + x13285;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13288 = x13287 + x13284;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13289 = x13288 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13290 = x13280 * x12635;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13291 = x13290 + x13289;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13292 = x13283 * x12637;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13293 = x13282 * x12638;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13294 = x13293 + x13292;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13295 = x13294 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13296 = x13281 * x12635;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13297 = x13280 * x12636;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13298 = x13297 + x13296;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13299 = x13298 + x13295;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13300 = x13283 * x12638;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13301 = x13300 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13302 = x13282 * x12635;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13303 = x13281 * x12636;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13304 = x13280 * x12637;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13305 = x13304 + x13303;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13306 = x13305 + x13302;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13307 = x13306 + x13301;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13308 = x13283 * x12635;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13309 = x13282 * x12636;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13310 = x13281 * x12637;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13311 = x13280 * x12638;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13312 = x13311 + x13310;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13313 = x13312 + x13309;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13314 = x13313 + x13308;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13315 = x12677 * x13215;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13316 = x12676 * x13223;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13317 = x12675 * x13230;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13318 = x13317 + x13316;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13319 = x13318 + x13315;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13320 = x13319 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13321 = x12674 * x13207;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13322 = x13321 + x13320;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13323 = x12677 * x13223;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13324 = x12676 * x13230;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13325 = x13324 + x13323;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13326 = x13325 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13327 = x12675 * x13207;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13328 = x12674 * x13215;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13329 = x13328 + x13327;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13330 = x13329 + x13326;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13331 = x12677 * x13230;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13332 = x13331 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13333 = x12676 * x13207;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13334 = x12675 * x13215;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13335 = x12674 * x13223;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13336 = x13335 + x13334;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13337 = x13336 + x13333;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13338 = x13337 + x13332;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13339 = x12677 * x13207;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13340 = x12676 * x13215;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13341 = x12675 * x13223;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13342 = x12674 * x13230;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13343 = x13342 + x13341;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13344 = x13343 + x13340;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13345 = x13344 + x13339;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13346 = x12673 * x12941;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13347 = x12672 * x12949;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13348 = x12671 * x12956;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13349 = x13348 + x13347;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13350 = x13349 + x13346;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13351 = x13350 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13352 = x12670 * x12933;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13353 = x13352 + x13351;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13354 = x12673 * x12949;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13355 = x12672 * x12956;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13356 = x13355 + x13354;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13357 = x13356 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13358 = x12671 * x12933;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13359 = x12670 * x12941;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13360 = x13359 + x13358;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13361 = x13360 + x13357;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13362 = x12673 * x12956;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13363 = x13362 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13364 = x12672 * x12933;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13365 = x12671 * x12941;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13366 = x12670 * x12949;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13367 = x13366 + x13365;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13368 = x13367 + x13364;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13369 = x13368 + x13363;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13370 = x12673 * x12933;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13371 = x12672 * x12941;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13372 = x12671 * x12949;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13373 = x12670 * x12956;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13374 = x13373 + x13372;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13375 = x13374 + x13371;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13376 = x13375 + x13370;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13377 = x13353 - x13322;
  // loc("./zirgen/components/plonk.h":287:0)
  FpExt x13378 = x81 + x13377 * poly_mix[0];
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13379 = x13361 - x13330;
  // loc("./zirgen/components/plonk.h":287:0)
  FpExt x13380 = x13378 + x13379 * poly_mix[1];
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13381 = x13369 - x13338;
  // loc("./zirgen/components/plonk.h":287:0)
  FpExt x13382 = x13380 + x13381 * poly_mix[2];
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13383 = x13376 - x13345;
  // loc("./zirgen/components/plonk.h":287:0)
  FpExt x13384 = x13382 + x13383 * poly_mix[3];
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13385 = x11340 * x13299;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13386 = x11339 * x13307;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13387 = x11338 * x13314;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13388 = x13387 + x13386;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13389 = x13388 + x13385;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13390 = x13389 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13391 = x11337 * x13291;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13392 = x13391 + x13390;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13393 = x11340 * x13307;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13394 = x11339 * x13314;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13395 = x13394 + x13393;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13396 = x13395 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13397 = x11338 * x13291;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13398 = x11337 * x13299;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13399 = x13398 + x13397;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13400 = x13399 + x13396;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13401 = x11340 * x13314;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13402 = x13401 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13403 = x11339 * x13291;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13404 = x11338 * x13299;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13405 = x11337 * x13307;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13406 = x13405 + x13404;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13407 = x13406 + x13403;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13408 = x13407 + x13402;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13409 = x11340 * x13291;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13410 = x11339 * x13299;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13411 = x11338 * x13307;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13412 = x11337 * x13314;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13413 = x13412 + x13411;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13414 = x13413 + x13410;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13415 = x13414 + x13409;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13416 = x12677 * x13078;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13417 = x12676 * x13086;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13418 = x12675 * x13093;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13419 = x13418 + x13417;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13420 = x13419 + x13416;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13421 = x13420 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13422 = x12674 * x13070;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13423 = x13422 + x13421;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13424 = x12677 * x13086;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13425 = x12676 * x13093;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13426 = x13425 + x13424;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13427 = x13426 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13428 = x12675 * x13070;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13429 = x12674 * x13078;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13430 = x13429 + x13428;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13431 = x13430 + x13427;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13432 = x12677 * x13093;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13433 = x13432 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13434 = x12676 * x13070;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13435 = x12675 * x13078;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13436 = x12674 * x13086;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13437 = x13436 + x13435;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13438 = x13437 + x13434;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13439 = x13438 + x13433;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13440 = x12677 * x13070;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13441 = x12676 * x13078;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13442 = x12675 * x13086;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13443 = x12674 * x13093;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13444 = x13443 + x13442;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13445 = x13444 + x13441;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13446 = x13445 + x13440;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13447 = x13423 - x13392;
  // loc("./zirgen/components/plonk.h":287:0)
  FpExt x13448 = x13384 + x13447 * poly_mix[4];
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13449 = x13431 - x13400;
  // loc("./zirgen/components/plonk.h":287:0)
  FpExt x13450 = x13448 + x13449 * poly_mix[5];
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13451 = x13439 - x13408;
  // loc("./zirgen/components/plonk.h":287:0)
  FpExt x13452 = x13450 + x13451 * poly_mix[6];
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13453 = x13446 - x13415;
  // loc("./zirgen/components/plonk.h":287:0)
  FpExt x13454 = x13452 + x13453 * poly_mix[7];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x13455 = x12087 + x1140 * x13454 * poly_mix[24];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x13456 = x13455 + x1669 * x13454 * poly_mix[32];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x13457 = x13456 + x1876 * x13454 * poly_mix[40];
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13458 = x13199 * x13281;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13459 = x13198 * x13282;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13460 = x13197 * x13283;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13461 = x13460 + x13459;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13462 = x13461 + x13458;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13463 = x13462 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13464 = x13196 * x13280;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13465 = x13464 + x13463;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13466 = x13199 * x13282;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13467 = x13198 * x13283;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13468 = x13467 + x13466;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13469 = x13468 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13470 = x13197 * x13280;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13471 = x13196 * x13281;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13472 = x13471 + x13470;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13473 = x13472 + x13469;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13474 = x13199 * x13283;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13475 = x13474 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13476 = x13198 * x13280;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13477 = x13197 * x13281;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13478 = x13196 * x13282;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13479 = x13478 + x13477;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13480 = x13479 + x13476;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13481 = x13480 + x13475;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13482 = x13199 * x13280;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13483 = x13198 * x13281;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13484 = x13197 * x13282;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13485 = x13196 * x13283;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13486 = x13485 + x13484;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13487 = x13486 + x13483;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13488 = x13487 + x13482;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13489 = x12094 * x2939;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13490 = x12095 * x2939;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13491 = x12096 * x2939;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13492 = x12097 * x2939;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13493 = x13489 + x0;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13494 = x12103 * x2947;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13495 = x12104 * x2947;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13496 = x12105 * x2947;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13497 = x12106 * x2947;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13498 = x13493 + x13494;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13499 = x13490 + x13495;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13500 = x13491 + x13496;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13501 = x13492 + x13497;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13502 = x12115 * x2955;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13503 = x12116 * x2955;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13504 = x12117 * x2955;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13505 = x12118 * x2955;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13506 = x13498 + x13502;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13507 = x13499 + x13503;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13508 = x13500 + x13504;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13509 = x13501 + x13505;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13510 = x12127 * x2963;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13511 = x12128 * x2963;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13512 = x12129 * x2963;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13513 = x12130 * x2963;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13514 = x13506 + x13510;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13515 = x13507 + x13511;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13516 = x13508 + x13512;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13517 = x13509 + x13513;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13518 = x12139 * x2971;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13519 = x12140 * x2971;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13520 = x12141 * x2971;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13521 = x12142 * x2971;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13522 = x13514 + x13518;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13523 = x13515 + x13519;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13524 = x13516 + x13520;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13525 = x13517 + x13521;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13526 = x12151 * x2979;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13527 = x12152 * x2979;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13528 = x12153 * x2979;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13529 = x12154 * x2979;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13530 = x13522 + x13526;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13531 = x13523 + x13527;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13532 = x13524 + x13528;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13533 = x13525 + x13529;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13534 = x12163 * x1156;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13535 = x12164 * x1156;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13536 = x12165 * x1156;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13537 = x12166 * x1156;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13538 = x13530 + x13534;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13539 = x13531 + x13535;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13540 = x13532 + x13536;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13541 = x13533 + x13537;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13542 = x12094 * x1158;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13543 = x12095 * x1158;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13544 = x12096 * x1158;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13545 = x12097 * x1158;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13546 = x13542 + x0;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13547 = x12103 * x1165;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13548 = x12104 * x1165;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13549 = x12105 * x1165;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13550 = x12106 * x1165;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13551 = x13546 + x13547;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13552 = x13543 + x13548;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13553 = x13544 + x13549;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13554 = x13545 + x13550;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13555 = x12115 * x1175;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13556 = x12116 * x1175;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13557 = x12117 * x1175;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13558 = x12118 * x1175;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13559 = x13551 + x13555;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13560 = x13552 + x13556;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13561 = x13553 + x13557;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13562 = x13554 + x13558;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13563 = x12127 * x1178;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13564 = x12128 * x1178;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13565 = x12129 * x1178;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13566 = x12130 * x1178;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13567 = x13559 + x13563;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13568 = x13560 + x13564;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13569 = x13561 + x13565;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13570 = x13562 + x13566;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13571 = x12139 * x1154;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13572 = x12140 * x1154;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13573 = x12141 * x1154;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13574 = x12142 * x1154;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13575 = x13567 + x13571;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13576 = x13568 + x13572;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13577 = x13569 + x13573;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13578 = x13570 + x13574;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13579 = x12151 * x1195;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13580 = x12152 * x1195;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13581 = x12153 * x1195;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13582 = x12154 * x1195;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13583 = x13575 + x13579;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13584 = x13576 + x13580;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13585 = x13577 + x13581;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13586 = x13578 + x13582;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13587 = x12163 * x1191;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13588 = x12164 * x1191;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13589 = x12165 * x1191;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13590 = x12166 * x1191;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13591 = x13583 + x13587;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13592 = x13584 + x13588;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13593 = x13585 + x13589;
  // loc("./zirgen/components/plonk.h":218:0)
  auto x13594 = x13586 + x13590;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13595 = x13541 * x13592;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13596 = x13540 * x13593;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13597 = x13539 * x13594;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13598 = x13597 + x13596;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13599 = x13598 + x13595;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13600 = x13599 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13601 = x13538 * x13591;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13602 = x13601 + x13600;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13603 = x13541 * x13593;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13604 = x13540 * x13594;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13605 = x13604 + x13603;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13606 = x13605 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13607 = x13539 * x13591;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13608 = x13538 * x13592;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13609 = x13608 + x13607;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13610 = x13609 + x13606;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13611 = x13541 * x13594;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13612 = x13611 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13613 = x13540 * x13591;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13614 = x13539 * x13592;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13615 = x13538 * x13593;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13616 = x13615 + x13614;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13617 = x13616 + x13613;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13618 = x13617 + x13612;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13619 = x13541 * x13591;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13620 = x13540 * x13592;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13621 = x13539 * x13593;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13622 = x13538 * x13594;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13623 = x13622 + x13621;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13624 = x13623 + x13620;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13625 = x13624 + x13619;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13626 = x12677 * x13473;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13627 = x12676 * x13481;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13628 = x12675 * x13488;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13629 = x13628 + x13627;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13630 = x13629 + x13626;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13631 = x13630 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13632 = x12674 * x13465;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13633 = x13632 + x13631;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13634 = x12677 * x13481;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13635 = x12676 * x13488;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13636 = x13635 + x13634;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13637 = x13636 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13638 = x12675 * x13465;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13639 = x12674 * x13473;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13640 = x13639 + x13638;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13641 = x13640 + x13637;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13642 = x12677 * x13488;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13643 = x13642 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13644 = x12676 * x13465;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13645 = x12675 * x13473;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13646 = x12674 * x13481;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13647 = x13646 + x13645;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13648 = x13647 + x13644;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13649 = x13648 + x13643;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13650 = x12677 * x13465;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13651 = x12676 * x13473;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13652 = x12675 * x13481;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13653 = x12674 * x13488;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13654 = x13653 + x13652;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13655 = x13654 + x13651;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13656 = x13655 + x13650;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13657 = x13353 - x13633;
  // loc("./zirgen/components/plonk.h":287:0)
  FpExt x13658 = x81 + x13657 * poly_mix[0];
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13659 = x13361 - x13641;
  // loc("./zirgen/components/plonk.h":287:0)
  FpExt x13660 = x13658 + x13659 * poly_mix[1];
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13661 = x13369 - x13649;
  // loc("./zirgen/components/plonk.h":287:0)
  FpExt x13662 = x13660 + x13661 * poly_mix[2];
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13663 = x13376 - x13656;
  // loc("./zirgen/components/plonk.h":287:0)
  FpExt x13664 = x13662 + x13663 * poly_mix[3];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/3(MemIOCycle)/RamBody/PlonkBody/FpExtReg/elem[0](Reg)"("./zirgen/components/plonk.h":286:0))
  auto x13665 = args[4][32 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/3(MemIOCycle)/RamBody/PlonkBody/FpExtReg/elem[1](Reg)"("./zirgen/components/plonk.h":286:0))
  auto x13666 = args[4][33 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/3(MemIOCycle)/RamBody/PlonkBody/FpExtReg/elem[2](Reg)"("./zirgen/components/plonk.h":286:0))
  auto x13667 = args[4][34 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/3(MemIOCycle)/RamBody/PlonkBody/FpExtReg/elem[3](Reg)"("./zirgen/components/plonk.h":286:0))
  auto x13668 = args[4][35 * steps + ((cycle - kInvRate * 0) & mask)];
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13669 = x13668 * x13610;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13670 = x13667 * x13618;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13671 = x13666 * x13625;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13672 = x13671 + x13670;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13673 = x13672 + x13669;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13674 = x13673 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13675 = x13665 * x13602;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13676 = x13675 + x13674;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13677 = x13668 * x13618;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13678 = x13667 * x13625;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13679 = x13678 + x13677;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13680 = x13679 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13681 = x13666 * x13602;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13682 = x13665 * x13610;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13683 = x13682 + x13681;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13684 = x13683 + x13680;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13685 = x13668 * x13625;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13686 = x13685 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13687 = x13667 * x13602;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13688 = x13666 * x13610;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13689 = x13665 * x13618;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13690 = x13689 + x13688;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13691 = x13690 + x13687;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13692 = x13691 + x13686;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13693 = x13668 * x13602;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13694 = x13667 * x13610;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13695 = x13666 * x13618;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13696 = x13665 * x13625;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13697 = x13696 + x13695;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13698 = x13697 + x13694;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13699 = x13698 + x13693;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13700 = x13423 - x13676;
  // loc("./zirgen/components/plonk.h":287:0)
  FpExt x13701 = x13664 + x13700 * poly_mix[4];
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13702 = x13431 - x13684;
  // loc("./zirgen/components/plonk.h":287:0)
  FpExt x13703 = x13701 + x13702 * poly_mix[5];
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13704 = x13439 - x13692;
  // loc("./zirgen/components/plonk.h":287:0)
  FpExt x13705 = x13703 + x13704 * poly_mix[6];
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13706 = x13446 - x13699;
  // loc("./zirgen/components/plonk.h":287:0)
  FpExt x13707 = x13705 + x13706 * poly_mix[7];
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13708 = x11340 * x12636;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13709 = x11339 * x12637;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13710 = x11338 * x12638;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13711 = x13710 + x13709;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13712 = x13711 + x13708;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13713 = x13712 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13714 = x11337 * x12635;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13715 = x13714 + x13713;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13716 = x11340 * x12637;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13717 = x11339 * x12638;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13718 = x13717 + x13716;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13719 = x13718 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13720 = x11338 * x12635;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13721 = x11337 * x12636;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13722 = x13721 + x13720;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13723 = x13722 + x13719;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13724 = x11340 * x12638;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13725 = x13724 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13726 = x11339 * x12635;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13727 = x11338 * x12636;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13728 = x11337 * x12637;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13729 = x13728 + x13727;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13730 = x13729 + x13726;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13731 = x13730 + x13725;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13732 = x11340 * x12635;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13733 = x11339 * x12636;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13734 = x11338 * x12637;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13735 = x11337 * x12638;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13736 = x13735 + x13734;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13737 = x13736 + x13733;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13738 = x13737 + x13732;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13739 = x13668 * x13144;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13740 = x13667 * x13145;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13741 = x13666 * x13146;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13742 = x13741 + x13740;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13743 = x13742 + x13739;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13744 = x13743 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13745 = x13665 * x13143;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13746 = x13745 + x13744;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13747 = x13668 * x13145;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13748 = x13667 * x13146;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13749 = x13748 + x13747;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13750 = x13749 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13751 = x13666 * x13143;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13752 = x13665 * x13144;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13753 = x13752 + x13751;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13754 = x13753 + x13750;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13755 = x13668 * x13146;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13756 = x13755 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13757 = x13667 * x13143;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13758 = x13666 * x13144;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13759 = x13665 * x13145;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13760 = x13759 + x13758;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13761 = x13760 + x13757;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13762 = x13761 + x13756;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13763 = x13668 * x13143;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13764 = x13667 * x13144;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13765 = x13666 * x13145;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13766 = x13665 * x13146;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13767 = x13766 + x13765;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13768 = x13767 + x13764;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13769 = x13768 + x13763;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13770 = x13746 - x13715;
  // loc("./zirgen/components/plonk.h":287:0)
  FpExt x13771 = x13707 + x13770 * poly_mix[8];
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13772 = x13754 - x13723;
  // loc("./zirgen/components/plonk.h":287:0)
  FpExt x13773 = x13771 + x13772 * poly_mix[9];
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13774 = x13762 - x13731;
  // loc("./zirgen/components/plonk.h":287:0)
  FpExt x13775 = x13773 + x13774 * poly_mix[10];
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13776 = x13769 - x13738;
  // loc("./zirgen/components/plonk.h":287:0)
  FpExt x13777 = x13775 + x13776 * poly_mix[11];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x13778 = x13457 + x2103 * x13777 * poly_mix[48];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x13779 = x13778 + x2502 * x13454 * poly_mix[60];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x13780 = x13779 + x2695 * x13454 * poly_mix[68];
  // loc("./zirgen/components/plonk.h":101:0)
  auto x13781 = x11337 - x12670;
  // loc("./zirgen/components/plonk.h":101:0)
  FpExt x13782 = x81 + x13781 * poly_mix[0];
  // loc("./zirgen/components/plonk.h":101:0)
  auto x13783 = x11338 - x12671;
  // loc("./zirgen/components/plonk.h":101:0)
  FpExt x13784 = x13782 + x13783 * poly_mix[1];
  // loc("./zirgen/components/plonk.h":101:0)
  auto x13785 = x11339 - x12672;
  // loc("./zirgen/components/plonk.h":101:0)
  FpExt x13786 = x13784 + x13785 * poly_mix[2];
  // loc("./zirgen/components/plonk.h":101:0)
  auto x13787 = x11340 - x12673;
  // loc("./zirgen/components/plonk.h":101:0)
  FpExt x13788 = x13786 + x13787 * poly_mix[3];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x13789 = x13780 + x2811 * x13788 * poly_mix[76];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x13790 = x13789 + x3069 * x13788 * poly_mix[80];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x13791 = x13790 + x3368 * x13777 * poly_mix[84];
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13792 = x13009 * x12636;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13793 = x13008 * x12637;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13794 = x13007 * x12638;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13795 = x13794 + x13793;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13796 = x13795 + x13792;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13797 = x13796 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13798 = x13006 * x12635;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13799 = x13798 + x13797;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13800 = x13009 * x12637;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13801 = x13008 * x12638;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13802 = x13801 + x13800;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13803 = x13802 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13804 = x13007 * x12635;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13805 = x13006 * x12636;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13806 = x13805 + x13804;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13807 = x13806 + x13803;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13808 = x13009 * x12638;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13809 = x13808 * x80;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13810 = x13008 * x12635;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13811 = x13007 * x12636;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13812 = x13006 * x12637;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13813 = x13812 + x13811;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13814 = x13813 + x13810;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13815 = x13814 + x13809;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13816 = x13009 * x12635;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13817 = x13008 * x12636;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13818 = x13007 * x12637;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13819 = x13006 * x12638;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13820 = x13819 + x13818;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13821 = x13820 + x13817;
  // loc("./zirgen/components/plonk.h":220:0)
  auto x13822 = x13821 + x13816;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13823 = x11340 * x13807;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13824 = x11339 * x13815;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13825 = x11338 * x13822;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13826 = x13825 + x13824;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13827 = x13826 + x13823;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13828 = x13827 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13829 = x11337 * x13799;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13830 = x13829 + x13828;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13831 = x11340 * x13815;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13832 = x11339 * x13822;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13833 = x13832 + x13831;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13834 = x13833 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13835 = x11338 * x13799;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13836 = x11337 * x13807;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13837 = x13836 + x13835;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13838 = x13837 + x13834;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13839 = x11340 * x13822;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13840 = x13839 * x80;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13841 = x11339 * x13799;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13842 = x11338 * x13807;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13843 = x11337 * x13815;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13844 = x13843 + x13842;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13845 = x13844 + x13841;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13846 = x13845 + x13840;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13847 = x11340 * x13799;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13848 = x11339 * x13807;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13849 = x11338 * x13815;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13850 = x11337 * x13822;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13851 = x13850 + x13849;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13852 = x13851 + x13848;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13853 = x13852 + x13847;
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13854 = x13353 - x13830;
  // loc("./zirgen/components/plonk.h":287:0)
  FpExt x13855 = x81 + x13854 * poly_mix[0];
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13856 = x13361 - x13838;
  // loc("./zirgen/components/plonk.h":287:0)
  FpExt x13857 = x13855 + x13856 * poly_mix[1];
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13858 = x13369 - x13846;
  // loc("./zirgen/components/plonk.h":287:0)
  FpExt x13859 = x13857 + x13858 * poly_mix[2];
  // loc("./zirgen/components/plonk.h":287:0)
  auto x13860 = x13376 - x13853;
  // loc("./zirgen/components/plonk.h":287:0)
  FpExt x13861 = x13859 + x13860 * poly_mix[3];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x13862 = x13791 + x3590 * x13861 * poly_mix[96];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x13863 = x13862 + x3632 * x13861 * poly_mix[100];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x13864 = x13863 + x3635 * x13861 * poly_mix[104];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x13865 = x13864 + x3638 * x13788 * poly_mix[108];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x13866 = x13865 + x3641 * x13454 * poly_mix[112];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x13867 = x13866 + x420 * x13454 * poly_mix[117];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x13868 = x13867 + x423 * x13788 * poly_mix[118];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x13869 = x12819 + x1139 * x13868 * poly_mix[200];
  // loc("./zirgen/components/plonk.h":122:0)
  auto x13870 = x12670 - x0;
  // loc("./zirgen/components/plonk.h":122:0)
  FpExt x13871 = x12087 + x13870 * poly_mix[24];
  // loc("./zirgen/components/plonk.h":122:0)
  FpExt x13872 = x13871 + x12671 * poly_mix[25];
  // loc("./zirgen/components/plonk.h":122:0)
  FpExt x13873 = x13872 + x12672 * poly_mix[26];
  // loc("./zirgen/components/plonk.h":122:0)
  FpExt x13874 = x13873 + x12673 * poly_mix[27];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x13875 = x13869 + x8002 * x13874 * poly_mix[201];
  // loc("./zirgen/components/plonk.h":122:0)
  auto x13876 = x10963 - x0;
  // loc("./zirgen/components/plonk.h":122:0)
  FpExt x13877 = x81 + x13876 * poly_mix[0];
  // loc("./zirgen/components/plonk.h":122:0)
  FpExt x13878 = x13877 + x10964 * poly_mix[1];
  // loc("./zirgen/components/plonk.h":122:0)
  FpExt x13879 = x13878 + x10965 * poly_mix[2];
  // loc("./zirgen/components/plonk.h":122:0)
  FpExt x13880 = x13879 + x10966 * poly_mix[3];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x13881 = x13875 + x8004 * x13880 * poly_mix[202];
  // loc("./zirgen/components/bits.h":55:0)
  auto x13882 = x18 - x8075;
  // loc("./zirgen/components/bits.h":55:0)
  auto x13883 = x3 - x8075;
  // loc("./zirgen/components/bits.h":55:0)
  auto x13884 = x0 - x8075;
  // loc("./zirgen/components/bits.h":55:0)
  auto x13885 = x8075 * x13884;
  // loc("./zirgen/components/bits.h":55:0)
  auto x13886 = x13885 * x13883;
  // loc("./zirgen/components/bits.h":55:0)
  auto x13887 = x13886 * x13882;
  // loc("./zirgen/components/bits.h":55:0)
  FpExt x13888 = x81 + x13887 * poly_mix[0];
  // loc("./zirgen/components/bits.h":55:0)
  auto x13889 = x18 - x707;
  // loc("./zirgen/components/bits.h":55:0)
  auto x13890 = x3 - x707;
  // loc("./zirgen/components/bits.h":55:0)
  auto x13891 = x0 - x707;
  // loc("./zirgen/components/bits.h":55:0)
  auto x13892 = x707 * x13891;
  // loc("./zirgen/components/bits.h":55:0)
  auto x13893 = x13892 * x13890;
  // loc("./zirgen/components/bits.h":55:0)
  auto x13894 = x13893 * x13889;
  // loc("./zirgen/components/bits.h":55:0)
  FpExt x13895 = x13888 + x13894 * poly_mix[1];
  // loc("./zirgen/components/bits.h":55:0)
  auto x13896 = x18 - x710;
  // loc("./zirgen/components/bits.h":55:0)
  auto x13897 = x714 * x718;
  // loc("./zirgen/components/bits.h":55:0)
  auto x13898 = x13897 * x13896;
  // loc("./zirgen/components/bits.h":55:0)
  FpExt x13899 = x13895 + x13898 * poly_mix[2];
  // loc("./zirgen/components/bits.h":55:0)
  auto x13900 = x18 - x3127;
  // loc("./zirgen/components/bits.h":55:0)
  auto x13901 = x3 - x3127;
  // loc("./zirgen/components/bits.h":55:0)
  auto x13902 = x0 - x3127;
  // loc("./zirgen/components/bits.h":55:0)
  auto x13903 = x3127 * x13902;
  // loc("./zirgen/components/bits.h":55:0)
  auto x13904 = x13903 * x13901;
  // loc("./zirgen/components/bits.h":55:0)
  auto x13905 = x13904 * x13900;
  // loc("./zirgen/components/bits.h":55:0)
  FpExt x13906 = x13899 + x13905 * poly_mix[3];
  // loc("./zirgen/components/bits.h":55:0)
  auto x13907 = x18 - x3137;
  // loc("./zirgen/components/bits.h":55:0)
  auto x13908 = x3 - x3137;
  // loc("./zirgen/components/bits.h":55:0)
  auto x13909 = x0 - x3137;
  // loc("./zirgen/components/bits.h":55:0)
  auto x13910 = x3137 * x13909;
  // loc("./zirgen/components/bits.h":55:0)
  auto x13911 = x13910 * x13908;
  // loc("./zirgen/components/bits.h":55:0)
  auto x13912 = x13911 * x13907;
  // loc("./zirgen/components/bits.h":55:0)
  FpExt x13913 = x13906 + x13912 * poly_mix[4];
  // loc("./zirgen/components/bits.h":55:0)
  auto x13914 = x18 - x3165;
  // loc("./zirgen/components/bits.h":55:0)
  auto x13915 = x3 - x3165;
  // loc("./zirgen/components/bits.h":55:0)
  auto x13916 = x0 - x3165;
  // loc("./zirgen/components/bits.h":55:0)
  auto x13917 = x3165 * x13916;
  // loc("./zirgen/components/bits.h":55:0)
  auto x13918 = x13917 * x13915;
  // loc("./zirgen/components/bits.h":55:0)
  auto x13919 = x13918 * x13914;
  // loc("./zirgen/components/bits.h":55:0)
  FpExt x13920 = x13913 + x13919 * poly_mix[5];
  // loc("./zirgen/components/bits.h":55:0)
  auto x13921 = x18 - x1155;
  // loc("./zirgen/components/bits.h":55:0)
  auto x13922 = x3 - x1155;
  // loc("./zirgen/components/bits.h":55:0)
  auto x13923 = x0 - x1155;
  // loc("./zirgen/components/bits.h":55:0)
  auto x13924 = x1155 * x13923;
  // loc("./zirgen/components/bits.h":55:0)
  auto x13925 = x13924 * x13922;
  // loc("./zirgen/components/bits.h":55:0)
  auto x13926 = x13925 * x13921;
  // loc("./zirgen/components/bits.h":55:0)
  FpExt x13927 = x13920 + x13926 * poly_mix[6];
  // loc("./zirgen/components/bits.h":55:0)
  auto x13928 = x18 - x1160;
  // loc("./zirgen/components/bits.h":55:0)
  auto x13929 = x3 - x1160;
  // loc("./zirgen/components/bits.h":55:0)
  auto x13930 = x0 - x1160;
  // loc("./zirgen/components/bits.h":55:0)
  auto x13931 = x1160 * x13930;
  // loc("./zirgen/components/bits.h":55:0)
  auto x13932 = x13931 * x13929;
  // loc("./zirgen/components/bits.h":55:0)
  auto x13933 = x13932 * x13928;
  // loc("./zirgen/components/bits.h":55:0)
  FpExt x13934 = x13927 + x13933 * poly_mix[7];
  // loc("./zirgen/components/bits.h":55:0)
  auto x13935 = x18 - x1176;
  // loc("./zirgen/components/bits.h":55:0)
  auto x13936 = x3 - x1176;
  // loc("./zirgen/components/bits.h":55:0)
  auto x13937 = x0 - x1176;
  // loc("./zirgen/components/bits.h":55:0)
  auto x13938 = x1176 * x13937;
  // loc("./zirgen/components/bits.h":55:0)
  auto x13939 = x13938 * x13936;
  // loc("./zirgen/components/bits.h":55:0)
  auto x13940 = x13939 * x13935;
  // loc("./zirgen/components/bits.h":55:0)
  FpExt x13941 = x13934 + x13940 * poly_mix[8];
  // loc("./zirgen/components/bits.h":55:0)
  auto x13942 = x18 - x1172;
  // loc("./zirgen/components/bits.h":55:0)
  auto x13943 = x3 - x1172;
  // loc("./zirgen/components/bits.h":55:0)
  auto x13944 = x0 - x1172;
  // loc("./zirgen/components/bits.h":55:0)
  auto x13945 = x1172 * x13944;
  // loc("./zirgen/components/bits.h":55:0)
  auto x13946 = x13945 * x13943;
  // loc("./zirgen/components/bits.h":55:0)
  auto x13947 = x13946 * x13942;
  // loc("./zirgen/components/bits.h":55:0)
  FpExt x13948 = x13941 + x13947 * poly_mix[9];
  // loc("./zirgen/components/bits.h":55:0)
  auto x13949 = x18 - x1173;
  // loc("./zirgen/components/bits.h":55:0)
  auto x13950 = x3 - x1173;
  // loc("./zirgen/components/bits.h":55:0)
  auto x13951 = x0 - x1173;
  // loc("./zirgen/components/bits.h":55:0)
  auto x13952 = x1173 * x13951;
  // loc("./zirgen/components/bits.h":55:0)
  auto x13953 = x13952 * x13950;
  // loc("./zirgen/components/bits.h":55:0)
  auto x13954 = x13953 * x13949;
  // loc("./zirgen/components/bits.h":55:0)
  FpExt x13955 = x13948 + x13954 * poly_mix[10];
  // loc("./zirgen/components/bits.h":55:0)
  auto x13956 = x18 - x1190;
  // loc("./zirgen/components/bits.h":55:0)
  auto x13957 = x3 - x1190;
  // loc("./zirgen/components/bits.h":55:0)
  auto x13958 = x0 - x1190;
  // loc("./zirgen/components/bits.h":55:0)
  auto x13959 = x1190 * x13958;
  // loc("./zirgen/components/bits.h":55:0)
  auto x13960 = x13959 * x13957;
  // loc("./zirgen/components/bits.h":55:0)
  auto x13961 = x13960 * x13956;
  // loc("./zirgen/components/bits.h":55:0)
  FpExt x13962 = x13955 + x13961 * poly_mix[11];
  // loc("./zirgen/components/bits.h":55:0)
  auto x13963 = x18 - x1187;
  // loc("./zirgen/components/bits.h":55:0)
  auto x13964 = x3 - x1187;
  // loc("./zirgen/components/bits.h":55:0)
  auto x13965 = x0 - x1187;
  // loc("./zirgen/components/bits.h":55:0)
  auto x13966 = x1187 * x13965;
  // loc("./zirgen/components/bits.h":55:0)
  auto x13967 = x13966 * x13964;
  // loc("./zirgen/components/bits.h":55:0)
  auto x13968 = x13967 * x13963;
  // loc("./zirgen/components/bits.h":55:0)
  FpExt x13969 = x13962 + x13968 * poly_mix[12];
  // loc("./zirgen/components/bits.h":55:0)
  auto x13970 = x18 - x1188;
  // loc("./zirgen/components/bits.h":55:0)
  auto x13971 = x3 - x1188;
  // loc("./zirgen/components/bits.h":55:0)
  auto x13972 = x0 - x1188;
  // loc("./zirgen/components/bits.h":55:0)
  auto x13973 = x1188 * x13972;
  // loc("./zirgen/components/bits.h":55:0)
  auto x13974 = x13973 * x13971;
  // loc("./zirgen/components/bits.h":55:0)
  auto x13975 = x13974 * x13970;
  // loc("./zirgen/components/bits.h":55:0)
  FpExt x13976 = x13969 + x13975 * poly_mix[13];
  // loc("./zirgen/components/bits.h":55:0)
  auto x13977 = x18 - x1336;
  // loc("./zirgen/components/bits.h":55:0)
  auto x13978 = x3 - x1336;
  // loc("./zirgen/components/bits.h":55:0)
  auto x13979 = x0 - x1336;
  // loc("./zirgen/components/bits.h":55:0)
  auto x13980 = x1336 * x13979;
  // loc("./zirgen/components/bits.h":55:0)
  auto x13981 = x13980 * x13978;
  // loc("./zirgen/components/bits.h":55:0)
  auto x13982 = x13981 * x13977;
  // loc("./zirgen/components/bits.h":55:0)
  FpExt x13983 = x13976 + x13982 * poly_mix[14];
  // loc("./zirgen/components/bits.h":55:0)
  auto x13984 = x18 - x1346;
  // loc("./zirgen/components/bits.h":55:0)
  auto x13985 = x3 - x1346;
  // loc("./zirgen/components/bits.h":55:0)
  auto x13986 = x1346 * x1397;
  // loc("./zirgen/components/bits.h":55:0)
  auto x13987 = x13986 * x13985;
  // loc("./zirgen/components/bits.h":55:0)
  auto x13988 = x13987 * x13984;
  // loc("./zirgen/components/bits.h":55:0)
  FpExt x13989 = x13983 + x13988 * poly_mix[15];
  // loc("./zirgen/components/bits.h":55:0)
  auto x13990 = x18 - x2196;
  // loc("./zirgen/components/bits.h":55:0)
  auto x13991 = x2208 * x13990;
  // loc("./zirgen/components/bits.h":55:0)
  FpExt x13992 = x13989 + x13991 * poly_mix[16];
  // loc("./zirgen/components/bits.h":55:0)
  auto x13993 = x18 - x2614;
  // loc("./zirgen/components/bits.h":55:0)
  auto x13994 = x3 - x2614;
  // loc("./zirgen/components/bits.h":55:0)
  auto x13995 = x0 - x2614;
  // loc("./zirgen/components/bits.h":55:0)
  auto x13996 = x2614 * x13995;
  // loc("./zirgen/components/bits.h":55:0)
  auto x13997 = x13996 * x13994;
  // loc("./zirgen/components/bits.h":55:0)
  auto x13998 = x13997 * x13993;
  // loc("./zirgen/components/bits.h":55:0)
  FpExt x13999 = x13992 + x13998 * poly_mix[17];
  // loc("./zirgen/components/bits.h":55:0)
  auto x14000 = x18 - x2634;
  // loc("./zirgen/components/bits.h":55:0)
  auto x14001 = x3 - x2634;
  // loc("./zirgen/components/bits.h":55:0)
  auto x14002 = x0 - x2634;
  // loc("./zirgen/components/bits.h":55:0)
  auto x14003 = x2634 * x14002;
  // loc("./zirgen/components/bits.h":55:0)
  auto x14004 = x14003 * x14001;
  // loc("./zirgen/components/bits.h":55:0)
  auto x14005 = x14004 * x14000;
  // loc("./zirgen/components/bits.h":55:0)
  FpExt x14006 = x13999 + x14005 * poly_mix[18];
  // loc("./zirgen/components/bits.h":55:0)
  auto x14007 = x18 - x3821;
  // loc("./zirgen/components/bits.h":55:0)
  auto x14008 = x3 - x3821;
  // loc("./zirgen/components/bits.h":55:0)
  auto x14009 = x0 - x3821;
  // loc("./zirgen/components/bits.h":55:0)
  auto x14010 = x3821 * x14009;
  // loc("./zirgen/components/bits.h":55:0)
  auto x14011 = x14010 * x14008;
  // loc("./zirgen/components/bits.h":55:0)
  auto x14012 = x14011 * x14007;
  // loc("./zirgen/components/bits.h":55:0)
  FpExt x14013 = x14006 + x14012 * poly_mix[19];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x14014 = x13881 + x8008 * x14013 * poly_mix[203];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x14015 = x14014 + x396 * x14013 * poly_mix[204];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x14016 = x14015 + x515 * x14013 * poly_mix[205];
  // loc("./zirgen/components/onehot.h":28:0)
  auto x14017 = x1140 * x8949;
  // loc("./zirgen/components/onehot.h":28:0)
  FpExt x14018 = x14013 + x14017 * poly_mix[20];
  // loc("./zirgen/components/onehot.h":28:0)
  auto x14019 = x0 - x1669;
  // loc("./zirgen/components/onehot.h":28:0)
  auto x14020 = x1669 * x14019;
  // loc("./zirgen/components/onehot.h":28:0)
  FpExt x14021 = x14018 + x14020 * poly_mix[21];
  // loc("./zirgen/components/onehot.h":29:0)
  auto x14022 = x1140 + x1669;
  // loc("./zirgen/components/onehot.h":28:0)
  auto x14023 = x0 - x1876;
  // loc("./zirgen/components/onehot.h":28:0)
  auto x14024 = x1876 * x14023;
  // loc("./zirgen/components/onehot.h":28:0)
  FpExt x14025 = x14021 + x14024 * poly_mix[22];
  // loc("./zirgen/components/onehot.h":29:0)
  auto x14026 = x14022 + x1876;
  // loc("./zirgen/components/onehot.h":28:0)
  auto x14027 = x0 - x2103;
  // loc("./zirgen/components/onehot.h":28:0)
  auto x14028 = x2103 * x14027;
  // loc("./zirgen/components/onehot.h":28:0)
  FpExt x14029 = x14025 + x14028 * poly_mix[23];
  // loc("./zirgen/components/onehot.h":29:0)
  auto x14030 = x14026 + x2103;
  // loc("./zirgen/components/onehot.h":28:0)
  auto x14031 = x0 - x2502;
  // loc("./zirgen/components/onehot.h":28:0)
  auto x14032 = x2502 * x14031;
  // loc("./zirgen/components/onehot.h":28:0)
  FpExt x14033 = x14029 + x14032 * poly_mix[24];
  // loc("./zirgen/components/onehot.h":29:0)
  auto x14034 = x14030 + x2502;
  // loc("./zirgen/components/onehot.h":28:0)
  auto x14035 = x0 - x2695;
  // loc("./zirgen/components/onehot.h":28:0)
  auto x14036 = x2695 * x14035;
  // loc("./zirgen/components/onehot.h":28:0)
  FpExt x14037 = x14033 + x14036 * poly_mix[25];
  // loc("./zirgen/components/onehot.h":29:0)
  auto x14038 = x14034 + x2695;
  // loc("./zirgen/components/onehot.h":28:0)
  auto x14039 = x0 - x2811;
  // loc("./zirgen/components/onehot.h":28:0)
  auto x14040 = x2811 * x14039;
  // loc("./zirgen/components/onehot.h":28:0)
  FpExt x14041 = x14037 + x14040 * poly_mix[26];
  // loc("./zirgen/components/onehot.h":29:0)
  auto x14042 = x14038 + x2811;
  // loc("./zirgen/components/onehot.h":28:0)
  auto x14043 = x0 - x3069;
  // loc("./zirgen/components/onehot.h":28:0)
  auto x14044 = x3069 * x14043;
  // loc("./zirgen/components/onehot.h":28:0)
  FpExt x14045 = x14041 + x14044 * poly_mix[27];
  // loc("./zirgen/components/onehot.h":29:0)
  auto x14046 = x14042 + x3069;
  // loc("./zirgen/components/onehot.h":28:0)
  auto x14047 = x0 - x3368;
  // loc("./zirgen/components/onehot.h":28:0)
  auto x14048 = x3368 * x14047;
  // loc("./zirgen/components/onehot.h":28:0)
  FpExt x14049 = x14045 + x14048 * poly_mix[28];
  // loc("./zirgen/components/onehot.h":29:0)
  auto x14050 = x14046 + x3368;
  // loc("./zirgen/components/onehot.h":28:0)
  auto x14051 = x0 - x3590;
  // loc("./zirgen/components/onehot.h":28:0)
  auto x14052 = x3590 * x14051;
  // loc("./zirgen/components/onehot.h":28:0)
  FpExt x14053 = x14049 + x14052 * poly_mix[29];
  // loc("./zirgen/components/onehot.h":29:0)
  auto x14054 = x14050 + x3590;
  // loc("./zirgen/components/onehot.h":28:0)
  auto x14055 = x0 - x3632;
  // loc("./zirgen/components/onehot.h":28:0)
  auto x14056 = x3632 * x14055;
  // loc("./zirgen/components/onehot.h":28:0)
  FpExt x14057 = x14053 + x14056 * poly_mix[30];
  // loc("./zirgen/components/onehot.h":29:0)
  auto x14058 = x14054 + x3632;
  // loc("./zirgen/components/onehot.h":28:0)
  auto x14059 = x0 - x3635;
  // loc("./zirgen/components/onehot.h":28:0)
  auto x14060 = x3635 * x14059;
  // loc("./zirgen/components/onehot.h":28:0)
  FpExt x14061 = x14057 + x14060 * poly_mix[31];
  // loc("./zirgen/components/onehot.h":29:0)
  auto x14062 = x14058 + x3635;
  // loc("./zirgen/components/onehot.h":28:0)
  auto x14063 = x0 - x3638;
  // loc("./zirgen/components/onehot.h":28:0)
  auto x14064 = x3638 * x14063;
  // loc("./zirgen/components/onehot.h":28:0)
  FpExt x14065 = x14061 + x14064 * poly_mix[32];
  // loc("./zirgen/components/onehot.h":29:0)
  auto x14066 = x14062 + x3638;
  // loc("./zirgen/components/onehot.h":28:0)
  auto x14067 = x0 - x3641;
  // loc("./zirgen/components/onehot.h":28:0)
  auto x14068 = x3641 * x14067;
  // loc("./zirgen/components/onehot.h":28:0)
  FpExt x14069 = x14065 + x14068 * poly_mix[33];
  // loc("./zirgen/components/onehot.h":29:0)
  auto x14070 = x14066 + x3641;
  // loc("./zirgen/components/onehot.h":28:0)
  auto x14071 = x0 - x420;
  // loc("./zirgen/components/onehot.h":28:0)
  auto x14072 = x420 * x14071;
  // loc("./zirgen/components/onehot.h":28:0)
  FpExt x14073 = x14069 + x14072 * poly_mix[34];
  // loc("./zirgen/components/onehot.h":29:0)
  auto x14074 = x14070 + x420;
  // loc("./zirgen/components/onehot.h":28:0)
  auto x14075 = x0 - x423;
  // loc("./zirgen/components/onehot.h":28:0)
  auto x14076 = x423 * x14075;
  // loc("./zirgen/components/onehot.h":28:0)
  FpExt x14077 = x14073 + x14076 * poly_mix[35];
  // loc("./zirgen/components/onehot.h":29:0)
  auto x14078 = x14074 + x423;
  // loc("./zirgen/components/onehot.h":31:0)
  auto x14079 = x14078 - x0;
  // loc("./zirgen/components/onehot.h":31:0)
  FpExt x14080 = x14077 + x14079 * poly_mix[36];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14081 = x0 - x1156;
  // loc("./zirgen/components/bits.h":24:0)
  auto x14082 = x1156 * x14081;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14083 = x81 + x14082 * poly_mix[0];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14084 = x0 - x1158;
  // loc("./zirgen/components/bits.h":24:0)
  auto x14085 = x1158 * x14084;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14086 = x14083 + x14085 * poly_mix[1];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14087 = x1165 * x7108;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14088 = x14086 + x14087 * poly_mix[2];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14089 = x1175 * x8722;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14090 = x14088 + x14089 * poly_mix[3];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14091 = x0 - x1178;
  // loc("./zirgen/components/bits.h":24:0)
  auto x14092 = x1178 * x14091;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14093 = x14090 + x14092 * poly_mix[4];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14094 = x0 - x1154;
  // loc("./zirgen/components/bits.h":24:0)
  auto x14095 = x1154 * x14094;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14096 = x14093 + x14095 * poly_mix[5];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14097 = x1195 * x7160;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14098 = x14096 + x14097 * poly_mix[6];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14099 = x1191 * x7065;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14100 = x14098 + x14099 * poly_mix[7];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14101 = x1203 * x7957;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14102 = x14100 + x14101 * poly_mix[8];
  // loc("./zirgen/components/onehot.h":28:0)
  auto x14103 = x1411 * x8610;
  // loc("./zirgen/components/onehot.h":28:0)
  FpExt x14104 = x14102 + x14103 * poly_mix[9];
  // loc("./zirgen/components/onehot.h":28:0)
  auto x14105 = x0 - x1479;
  // loc("./zirgen/components/onehot.h":28:0)
  auto x14106 = x1479 * x14105;
  // loc("./zirgen/components/onehot.h":28:0)
  FpExt x14107 = x14104 + x14106 * poly_mix[10];
  // loc("./zirgen/components/onehot.h":29:0)
  auto x14108 = x1411 + x1479;
  // loc("./zirgen/components/onehot.h":28:0)
  auto x14109 = x1500 * x8644;
  // loc("./zirgen/components/onehot.h":28:0)
  FpExt x14110 = x14107 + x14109 * poly_mix[11];
  // loc("./zirgen/components/onehot.h":29:0)
  auto x14111 = x14108 + x1500;
  // loc("./zirgen/components/onehot.h":28:0)
  auto x14112 = x0 - x1523;
  // loc("./zirgen/components/onehot.h":28:0)
  auto x14113 = x1523 * x14112;
  // loc("./zirgen/components/onehot.h":28:0)
  FpExt x14114 = x14110 + x14113 * poly_mix[12];
  // loc("./zirgen/components/onehot.h":29:0)
  auto x14115 = x14111 + x1523;
  // loc("./zirgen/components/onehot.h":28:0)
  auto x14116 = x1545 * x8696;
  // loc("./zirgen/components/onehot.h":28:0)
  FpExt x14117 = x14114 + x14116 * poly_mix[13];
  // loc("./zirgen/components/onehot.h":29:0)
  auto x14118 = x14115 + x1545;
  // loc("./zirgen/components/onehot.h":28:0)
  auto x14119 = x1567 * x2506;
  // loc("./zirgen/components/onehot.h":28:0)
  FpExt x14120 = x14117 + x14119 * poly_mix[14];
  // loc("./zirgen/components/onehot.h":29:0)
  auto x14121 = x14118 + x1567;
  // loc("./zirgen/components/onehot.h":28:0)
  auto x14122 = x0 - x1600;
  // loc("./zirgen/components/onehot.h":28:0)
  auto x14123 = x1600 * x14122;
  // loc("./zirgen/components/onehot.h":28:0)
  FpExt x14124 = x14120 + x14123 * poly_mix[15];
  // loc("./zirgen/components/onehot.h":29:0)
  auto x14125 = x14121 + x1600;
  // loc("./zirgen/components/onehot.h":28:0)
  auto x14126 = x0 - x1633;
  // loc("./zirgen/components/onehot.h":28:0)
  auto x14127 = x1633 * x14126;
  // loc("./zirgen/components/onehot.h":28:0)
  FpExt x14128 = x14124 + x14127 * poly_mix[16];
  // loc("./zirgen/components/onehot.h":29:0)
  auto x14129 = x14125 + x1633;
  // loc("./zirgen/components/onehot.h":31:0)
  auto x14130 = x14129 - x0;
  // loc("./zirgen/components/onehot.h":31:0)
  FpExt x14131 = x14128 + x14130 * poly_mix[17];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14132 = x1276 * x1355;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14133 = x14131 + x14132 * poly_mix[18];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14134 = x1282 * x1359;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14135 = x14133 + x14134 * poly_mix[19];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14136 = x1350 * x1358;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14137 = x14135 + x14136 * poly_mix[20];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14138 = x1375 * x1378;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14139 = x14137 + x14138 * poly_mix[21];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14140 = x1388 * x1391;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14141 = x14139 + x14140 * poly_mix[22];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14142 = x1402 * x1405;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14143 = x14141 + x14142 * poly_mix[23];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x14144 = x14080 + x1140 * x14143 * poly_mix[37];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x14145 = x14144 + x1669 * x14143 * poly_mix[61];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x14146 = x14145 + x1876 * x14143 * poly_mix[85];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14147 = x81 + x14123 * poly_mix[0];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14148 = x14147 + x14127 * poly_mix[1];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14149 = x0 - x1258;
  // loc("./zirgen/components/bits.h":24:0)
  auto x14150 = x1258 * x14149;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14151 = x14148 + x14150 * poly_mix[2];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14152 = x0 - x1259;
  // loc("./zirgen/components/bits.h":24:0)
  auto x14153 = x1259 * x14152;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14154 = x14151 + x14153 * poly_mix[3];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14155 = x0 - x1260;
  // loc("./zirgen/components/bits.h":24:0)
  auto x14156 = x1260 * x14155;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14157 = x14154 + x14156 * poly_mix[4];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14158 = x0 - x1261;
  // loc("./zirgen/components/bits.h":24:0)
  auto x14159 = x1261 * x14158;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14160 = x14157 + x14159 * poly_mix[5];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14161 = x1240 * x1248;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14162 = x14160 + x14161 * poly_mix[6];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14163 = x1257 * x1266;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14164 = x14162 + x14163 * poly_mix[7];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14165 = x0 - x1313;
  // loc("./zirgen/components/bits.h":24:0)
  auto x14166 = x1313 * x14165;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14167 = x14164 + x14166 * poly_mix[8];
  // loc("./zirgen/components/onehot.h":28:0)
  auto x14168 = x1287 * x2750;
  // loc("./zirgen/components/onehot.h":28:0)
  FpExt x14169 = x14167 + x14168 * poly_mix[9];
  // loc("./zirgen/components/onehot.h":28:0)
  auto x14170 = x0 - x1290;
  // loc("./zirgen/components/onehot.h":28:0)
  auto x14171 = x1290 * x14170;
  // loc("./zirgen/components/onehot.h":28:0)
  FpExt x14172 = x14169 + x14171 * poly_mix[10];
  // loc("./zirgen/components/onehot.h":29:0)
  auto x14173 = x1287 + x1290;
  // loc("./zirgen/components/onehot.h":28:0)
  auto x14174 = x1293 * x2638;
  // loc("./zirgen/components/onehot.h":28:0)
  FpExt x14175 = x14172 + x14174 * poly_mix[11];
  // loc("./zirgen/components/onehot.h":29:0)
  auto x14176 = x14173 + x1293;
  // loc("./zirgen/components/onehot.h":28:0)
  auto x14177 = x0 - x1296;
  // loc("./zirgen/components/onehot.h":28:0)
  auto x14178 = x1296 * x14177;
  // loc("./zirgen/components/onehot.h":28:0)
  FpExt x14179 = x14175 + x14178 * poly_mix[12];
  // loc("./zirgen/components/onehot.h":29:0)
  auto x14180 = x14176 + x1296;
  // loc("./zirgen/components/onehot.h":28:0)
  auto x14181 = x0 - x1299;
  // loc("./zirgen/components/onehot.h":28:0)
  auto x14182 = x1299 * x14181;
  // loc("./zirgen/components/onehot.h":28:0)
  FpExt x14183 = x14179 + x14182 * poly_mix[13];
  // loc("./zirgen/components/onehot.h":29:0)
  auto x14184 = x14180 + x1299;
  // loc("./zirgen/components/onehot.h":28:0)
  auto x14185 = x0 - x1300;
  // loc("./zirgen/components/onehot.h":28:0)
  auto x14186 = x1300 * x14185;
  // loc("./zirgen/components/onehot.h":28:0)
  FpExt x14187 = x14183 + x14186 * poly_mix[14];
  // loc("./zirgen/components/onehot.h":29:0)
  auto x14188 = x14184 + x1300;
  // loc("./zirgen/components/onehot.h":28:0)
  auto x14189 = x0 - x1301;
  // loc("./zirgen/components/onehot.h":28:0)
  auto x14190 = x1301 * x14189;
  // loc("./zirgen/components/onehot.h":28:0)
  FpExt x14191 = x14187 + x14190 * poly_mix[15];
  // loc("./zirgen/components/onehot.h":29:0)
  auto x14192 = x14188 + x1301;
  // loc("./zirgen/components/onehot.h":28:0)
  auto x14193 = x0 - x1302;
  // loc("./zirgen/components/onehot.h":28:0)
  auto x14194 = x1302 * x14193;
  // loc("./zirgen/components/onehot.h":28:0)
  FpExt x14195 = x14191 + x14194 * poly_mix[16];
  // loc("./zirgen/components/onehot.h":29:0)
  auto x14196 = x14192 + x1302;
  // loc("./zirgen/components/onehot.h":31:0)
  auto x14197 = x14196 - x0;
  // loc("./zirgen/components/onehot.h":31:0)
  FpExt x14198 = x14195 + x14197 * poly_mix[17];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14199 = x14198 + x14136 * poly_mix[18];
  // loc("./zirgen/components/onehot.h":28:0)
  auto x14200 = x1370 * x1684;
  // loc("./zirgen/components/onehot.h":28:0)
  FpExt x14201 = x14199 + x14200 * poly_mix[19];
  // loc("./zirgen/components/onehot.h":28:0)
  FpExt x14202 = x14201 + x14138 * poly_mix[20];
  // loc("./zirgen/components/onehot.h":29:0)
  auto x14203 = x1370 + x1375;
  // loc("./zirgen/components/onehot.h":28:0)
  auto x14204 = x1379 * x2410;
  // loc("./zirgen/components/onehot.h":28:0)
  FpExt x14205 = x14202 + x14204 * poly_mix[21];
  // loc("./zirgen/components/onehot.h":29:0)
  auto x14206 = x14203 + x1379;
  // loc("./zirgen/components/onehot.h":28:0)
  FpExt x14207 = x14205 + x14140 * poly_mix[22];
  // loc("./zirgen/components/onehot.h":29:0)
  auto x14208 = x14206 + x1388;
  // loc("./zirgen/components/onehot.h":31:0)
  auto x14209 = x14208 - x0;
  // loc("./zirgen/components/onehot.h":31:0)
  FpExt x14210 = x14207 + x14209 * poly_mix[23];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x14211 = x14146 + x2103 * x14210 * poly_mix[109];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14212 = x14131 + x14150 * poly_mix[18];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14213 = x14212 + x14153 * poly_mix[19];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14214 = x14213 + x14156 * poly_mix[20];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14215 = x14214 + x14159 * poly_mix[21];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14216 = x14215 + x14161 * poly_mix[22];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14217 = x14216 + x14163 * poly_mix[23];
  // loc("zirgen/components/u32.cpp":166:0)
  auto x14218 = x1266 * x1248;
  // loc("zirgen/components/u32.cpp":167:0)
  auto x14219 = x1266 * x1240;
  // loc("zirgen/components/u32.cpp":168:0)
  auto x14220 = x1257 * x1248;
  // loc("zirgen/components/u32.cpp":169:0)
  auto x14221 = x1257 * x1240;
  // loc("zirgen/components/u32.cpp":173:0)
  auto x14222 = x0 - x14218;
  // loc("zirgen/components/u32.cpp":173:0)
  FpExt x14223 = x81 + x1313 * poly_mix[0];
  // loc("zirgen/components/u32.cpp":173:0)
  FpExt x14224 = x14217 + x14222 * x14223 * poly_mix[24];
  // loc("zirgen/components/u32.cpp":174:0)
  auto x14225 = x0 - x14219;
  // loc("zirgen/components/u32.cpp":174:0)
  FpExt x14226 = x81 + x1308 * poly_mix[0];
  // loc("zirgen/components/u32.cpp":174:0)
  FpExt x14227 = x14224 + x14225 * x14226 * poly_mix[25];
  // loc("zirgen/components/u32.cpp":175:0)
  auto x14228 = x0 - x14220;
  // loc("zirgen/components/u32.cpp":175:0)
  FpExt x14229 = x81 + x1303 * poly_mix[0];
  // loc("zirgen/components/u32.cpp":175:0)
  FpExt x14230 = x14227 + x14228 * x14229 * poly_mix[26];
  // loc("zirgen/components/u32.cpp":176:0)
  auto x14231 = x0 - x14221;
  // loc("zirgen/components/u32.cpp":176:0)
  FpExt x14232 = x81 + x1427 * poly_mix[0];
  // loc("zirgen/components/u32.cpp":176:0)
  FpExt x14233 = x14230 + x14231 * x14232 * poly_mix[27];
  // loc("zirgen/components/u32.cpp":179:0)
  auto x14234 = x14221 * x1427;
  // loc("zirgen/components/u32.cpp":179:0)
  auto x14235 = x14220 * x1303;
  // loc("zirgen/components/u32.cpp":179:0)
  auto x14236 = x14219 * x1308;
  // loc("zirgen/components/u32.cpp":179:0)
  auto x14237 = x14218 * x1313;
  // loc("zirgen/components/u32.cpp":179:0)
  auto x14238 = x14237 + x14236;
  // loc("zirgen/components/u32.cpp":179:0)
  auto x14239 = x14238 + x14235;
  // loc("zirgen/components/u32.cpp":179:0)
  auto x14240 = x14239 + x14234;
  // loc("zirgen/components/u32.cpp":181:0)
  auto x14241 = x1259 + x0;
  // loc("zirgen/components/u32.cpp":181:0)
  auto x14242 = x1260 * x18;
  // loc("zirgen/components/u32.cpp":181:0)
  auto x14243 = x14242 + x0;
  // loc("zirgen/components/u32.cpp":181:0)
  auto x14244 = x1261 * x21;
  // loc("zirgen/components/u32.cpp":181:0)
  auto x14245 = x14244 + x0;
  // loc("zirgen/components/u32.cpp":181:0)
  auto x14246 = x14245 * x14243;
  // loc("zirgen/components/u32.cpp":181:0)
  auto x14247 = x14246 * x14241;
  // loc("zirgen/components/u32.cpp":181:0)
  auto x14248 = x14240 - x14247;
  // loc("zirgen/components/u32.cpp":181:0)
  FpExt x14249 = x14233 + x14248 * poly_mix[28];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14250 = x14249 + x14132 * poly_mix[29];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14251 = x14250 + x14134 * poly_mix[30];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14252 = x14251 + x14174 * poly_mix[31];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x14253 = x14211 + x2502 * x14252 * poly_mix[120];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14254 = x14249 + x14168 * poly_mix[29];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x14255 = x14253 + x2695 * x14254 * poly_mix[125];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14256 = x0 - x426;
  // loc("./zirgen/components/bits.h":24:0)
  auto x14257 = x426 * x14256;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14258 = x81 + x14257 * poly_mix[0];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14259 = x0 - x408;
  // loc("./zirgen/components/bits.h":24:0)
  auto x14260 = x408 * x14259;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14261 = x14258 + x14260 * poly_mix[1];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14262 = x411 * x3107;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14263 = x14261 + x14262 * poly_mix[2];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14264 = x414 * x3145;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14265 = x14263 + x14264 * poly_mix[3];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14266 = x417 * x3210;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14267 = x14265 + x14266 * poly_mix[4];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14268 = x459 * x3181;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14269 = x14267 + x14268 * poly_mix[5];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14270 = x0 - x462;
  // loc("./zirgen/components/bits.h":24:0)
  auto x14271 = x462 * x14270;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14272 = x14269 + x14271 * poly_mix[6];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14273 = x465 * x3192;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14274 = x14272 + x14273 * poly_mix[7];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14275 = x0 - x447;
  // loc("./zirgen/components/bits.h":24:0)
  auto x14276 = x447 * x14275;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14277 = x14274 + x14276 * poly_mix[8];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14278 = x0 - x450;
  // loc("./zirgen/components/bits.h":24:0)
  auto x14279 = x450 * x14278;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14280 = x14277 + x14279 * poly_mix[9];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14281 = x0 - x453;
  // loc("./zirgen/components/bits.h":24:0)
  auto x14282 = x453 * x14281;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14283 = x14280 + x14282 * poly_mix[10];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14284 = x0 - x456;
  // loc("./zirgen/components/bits.h":24:0)
  auto x14285 = x456 * x14284;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14286 = x14283 + x14285 * poly_mix[11];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14287 = x0 - x498;
  // loc("./zirgen/components/bits.h":24:0)
  auto x14288 = x498 * x14287;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14289 = x14286 + x14288 * poly_mix[12];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14290 = x0 - x501;
  // loc("./zirgen/components/bits.h":24:0)
  auto x14291 = x501 * x14290;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14292 = x14289 + x14291 * poly_mix[13];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14293 = x0 - x504;
  // loc("./zirgen/components/bits.h":24:0)
  auto x14294 = x504 * x14293;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14295 = x14292 + x14294 * poly_mix[14];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14296 = x0 - x486;
  // loc("./zirgen/components/bits.h":24:0)
  auto x14297 = x486 * x14296;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14298 = x14295 + x14297 * poly_mix[15];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14299 = x489 * x8842;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14300 = x14298 + x14299 * poly_mix[16];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14301 = x0 - x492;
  // loc("./zirgen/components/bits.h":24:0)
  auto x14302 = x492 * x14301;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14303 = x14300 + x14302 * poly_mix[17];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14304 = x0 - x495;
  // loc("./zirgen/components/bits.h":24:0)
  auto x14305 = x495 * x14304;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14306 = x14303 + x14305 * poly_mix[18];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14307 = x0 - x592;
  // loc("./zirgen/components/bits.h":24:0)
  auto x14308 = x592 * x14307;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14309 = x14306 + x14308 * poly_mix[19];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14310 = x0 - x595;
  // loc("./zirgen/components/bits.h":24:0)
  auto x14311 = x595 * x14310;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14312 = x14309 + x14311 * poly_mix[20];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14313 = x598 * x8816;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14314 = x14312 + x14313 * poly_mix[21];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14315 = x0 - x580;
  // loc("./zirgen/components/bits.h":24:0)
  auto x14316 = x580 * x14315;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14317 = x14314 + x14316 * poly_mix[22];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14318 = x0 - x583;
  // loc("./zirgen/components/bits.h":24:0)
  auto x14319 = x583 * x14318;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14320 = x14317 + x14319 * poly_mix[23];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14321 = x0 - x586;
  // loc("./zirgen/components/bits.h":24:0)
  auto x14322 = x586 * x14321;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14323 = x14320 + x14322 * poly_mix[24];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14324 = x0 - x589;
  // loc("./zirgen/components/bits.h":24:0)
  auto x14325 = x589 * x14324;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14326 = x14323 + x14325 * poly_mix[25];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14327 = x0 - x1450;
  // loc("./zirgen/components/bits.h":24:0)
  auto x14328 = x1450 * x14327;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14329 = x14326 + x14328 * poly_mix[26];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14330 = x0 - x1453;
  // loc("./zirgen/components/bits.h":24:0)
  auto x14331 = x1453 * x14330;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14332 = x14329 + x14331 * poly_mix[27];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14333 = x2279 * x3608;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14334 = x14332 + x14333 * poly_mix[28];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14335 = x0 - x2282;
  // loc("./zirgen/components/bits.h":24:0)
  auto x14336 = x2282 * x14335;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14337 = x14334 + x14336 * poly_mix[29];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14338 = x2285 * x8412;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14339 = x14337 + x14338 * poly_mix[30];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14340 = x2267 * x3801;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14341 = x14339 + x14340 * poly_mix[31];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14342 = x0 - x2270;
  // loc("./zirgen/components/bits.h":24:0)
  auto x14343 = x2270 * x14342;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14344 = x14341 + x14343 * poly_mix[32];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14345 = x2273 * x4053;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14346 = x14344 + x14345 * poly_mix[33];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14347 = x2276 * x6990;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14348 = x14346 + x14347 * poly_mix[34];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14349 = x2839 * x6834;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14350 = x14348 + x14349 * poly_mix[35];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14351 = x0 - x2847;
  // loc("./zirgen/components/bits.h":24:0)
  auto x14352 = x2847 * x14351;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14353 = x14350 + x14352 * poly_mix[36];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14354 = x2855 * x8457;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14355 = x14353 + x14354 * poly_mix[37];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14356 = x0 - x2863;
  // loc("./zirgen/components/bits.h":24:0)
  auto x14357 = x2863 * x14356;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14358 = x14355 + x14357 * poly_mix[38];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14359 = x0 - x2871;
  // loc("./zirgen/components/bits.h":24:0)
  auto x14360 = x2871 * x14359;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14361 = x14358 + x14360 * poly_mix[39];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14362 = x0 - x2879;
  // loc("./zirgen/components/bits.h":24:0)
  auto x14363 = x2879 * x14362;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14364 = x14361 + x14363 * poly_mix[40];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14365 = x0 - x2881;
  // loc("./zirgen/components/bits.h":24:0)
  auto x14366 = x2881 * x14365;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14367 = x14364 + x14366 * poly_mix[41];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14368 = x2889 * x8232;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14369 = x14367 + x14368 * poly_mix[42];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14370 = x0 - x2897;
  // loc("./zirgen/components/bits.h":24:0)
  auto x14371 = x2897 * x14370;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14372 = x14369 + x14371 * poly_mix[43];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14373 = x2905 * x8502;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14374 = x14372 + x14373 * poly_mix[44];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14375 = x0 - x2913;
  // loc("./zirgen/components/bits.h":24:0)
  auto x14376 = x2913 * x14375;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14377 = x14374 + x14376 * poly_mix[45];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14378 = x0 - x2921;
  // loc("./zirgen/components/bits.h":24:0)
  auto x14379 = x2921 * x14378;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14380 = x14377 + x14379 * poly_mix[46];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14381 = x2929 * x8101;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14382 = x14380 + x14381 * poly_mix[47];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14383 = x0 - x2937;
  // loc("./zirgen/components/bits.h":24:0)
  auto x14384 = x2937 * x14383;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14385 = x14382 + x14384 * poly_mix[48];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14386 = x2939 * x8154;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14387 = x14385 + x14386 * poly_mix[49];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14388 = x0 - x2947;
  // loc("./zirgen/components/bits.h":24:0)
  auto x14389 = x2947 * x14388;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14390 = x14387 + x14389 * poly_mix[50];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14391 = x2955 * x8206;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14392 = x14390 + x14391 * poly_mix[51];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14393 = x0 - x2963;
  // loc("./zirgen/components/bits.h":24:0)
  auto x14394 = x2963 * x14393;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14395 = x14392 + x14394 * poly_mix[52];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14396 = x2971 * x8478;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14397 = x14395 + x14396 * poly_mix[53];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14398 = x0 - x2979;
  // loc("./zirgen/components/bits.h":24:0)
  auto x14399 = x2979 * x14398;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14400 = x14397 + x14399 * poly_mix[54];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14401 = x14400 + x14082 * poly_mix[55];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14402 = x14401 + x14085 * poly_mix[56];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14403 = x14402 + x14087 * poly_mix[57];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14404 = x14403 + x14089 * poly_mix[58];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14405 = x14404 + x14092 * poly_mix[59];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14406 = x14405 + x14095 * poly_mix[60];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14407 = x14406 + x14097 * poly_mix[61];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14408 = x14407 + x14099 * poly_mix[62];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14409 = x14408 + x14101 * poly_mix[63];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x14410 = x14255 + x2811 * x14409 * poly_mix[132];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14411 = x14261 + x14268 * poly_mix[2];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14412 = x14411 + x14273 * poly_mix[3];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x14413 = x14410 + x3069 * x14412 * poly_mix[144];
  // loc("./zirgen/components/onehot.h":29:0)
  auto x14414 = x2700 + x1258;
  // loc("./zirgen/components/onehot.h":29:0)
  auto x14415 = x14414 + x1259;
  // loc("./zirgen/components/onehot.h":29:0)
  auto x14416 = x14415 + x1260;
  // loc("./zirgen/components/onehot.h":31:0)
  auto x14417 = x14416 - x0;
  // loc("./zirgen/components/onehot.h":31:0)
  FpExt x14418 = x14157 + x14417 * poly_mix[5];
  // loc("./zirgen/components/onehot.h":28:0)
  FpExt x14419 = x81 + x14159 * poly_mix[0];
  // loc("./zirgen/components/onehot.h":28:0)
  FpExt x14420 = x14419 + x14161 * poly_mix[1];
  // loc("./zirgen/components/onehot.h":29:0)
  auto x14421 = x1261 + x1240;
  // loc("./zirgen/components/onehot.h":28:0)
  FpExt x14422 = x14420 + x14163 * poly_mix[2];
  // loc("./zirgen/components/onehot.h":29:0)
  auto x14423 = x14421 + x1257;
  // loc("./zirgen/components/onehot.h":28:0)
  FpExt x14424 = x14422 + x14166 * poly_mix[3];
  // loc("./zirgen/components/onehot.h":29:0)
  auto x14425 = x14423 + x1313;
  // loc("./zirgen/components/onehot.h":28:0)
  auto x14426 = x0 - x1308;
  // loc("./zirgen/components/onehot.h":28:0)
  auto x14427 = x1308 * x14426;
  // loc("./zirgen/components/onehot.h":28:0)
  FpExt x14428 = x14424 + x14427 * poly_mix[4];
  // loc("./zirgen/components/onehot.h":29:0)
  auto x14429 = x14425 + x1308;
  // loc("./zirgen/components/onehot.h":28:0)
  auto x14430 = x0 - x1303;
  // loc("./zirgen/components/onehot.h":28:0)
  auto x14431 = x1303 * x14430;
  // loc("./zirgen/components/onehot.h":28:0)
  FpExt x14432 = x14428 + x14431 * poly_mix[5];
  // loc("./zirgen/components/onehot.h":29:0)
  auto x14433 = x14429 + x1303;
  // loc("./zirgen/components/onehot.h":28:0)
  auto x14434 = x0 - x1427;
  // loc("./zirgen/components/onehot.h":28:0)
  auto x14435 = x1427 * x14434;
  // loc("./zirgen/components/onehot.h":28:0)
  FpExt x14436 = x14432 + x14435 * poly_mix[6];
  // loc("./zirgen/components/onehot.h":29:0)
  auto x14437 = x14433 + x1427;
  // loc("./zirgen/components/onehot.h":28:0)
  FpExt x14438 = x14436 + x14132 * poly_mix[7];
  // loc("./zirgen/components/onehot.h":29:0)
  auto x14439 = x14437 + x1276;
  // loc("./zirgen/components/onehot.h":31:0)
  auto x14440 = x14439 - x0;
  // loc("./zirgen/components/onehot.h":31:0)
  FpExt x14441 = x14438 + x14440 * poly_mix[8];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x14442 = x14418 + x1633 * x14441 * poly_mix[6];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x14443 = x14413 + x3368 * x14442 * poly_mix[145];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14444 = x81 + x14333 * poly_mix[0];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14445 = x14444 + x14340 * poly_mix[1];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14446 = x14445 + x14345 * poly_mix[2];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14447 = x14446 + x14347 * poly_mix[3];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14448 = x14447 + x14349 * poly_mix[4];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14449 = x14448 + x14371 * poly_mix[5];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14450 = x14449 + x14373 * poly_mix[6];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14451 = x14450 + x14376 * poly_mix[7];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14452 = x14451 + x14379 * poly_mix[8];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14453 = x14452 + x14381 * poly_mix[9];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14454 = x14453 + x14384 * poly_mix[10];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14455 = x14454 + x14386 * poly_mix[11];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14456 = x14455 + x14389 * poly_mix[12];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14457 = x14456 + x14391 * poly_mix[13];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14458 = x14457 + x14394 * poly_mix[14];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14459 = x14458 + x14396 * poly_mix[15];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14460 = x14459 + x14399 * poly_mix[16];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14461 = x14460 + x14082 * poly_mix[17];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14462 = x14461 + x14085 * poly_mix[18];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14463 = x14462 + x14087 * poly_mix[19];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14464 = x14463 + x14089 * poly_mix[20];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14465 = x14464 + x14092 * poly_mix[21];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14466 = x14465 + x14095 * poly_mix[22];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14467 = x14466 + x14097 * poly_mix[23];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14468 = x14467 + x14099 * poly_mix[24];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14469 = x14468 + x14101 * poly_mix[25];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14470 = x0 - x1202;
  // loc("./zirgen/components/bits.h":24:0)
  auto x14471 = x1202 * x14470;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14472 = x14469 + x14471 * poly_mix[26];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14473 = x14472 + x14103 * poly_mix[27];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14474 = x14473 + x14106 * poly_mix[28];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14475 = x14474 + x14109 * poly_mix[29];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14476 = x14475 + x14113 * poly_mix[30];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14477 = x14476 + x14116 * poly_mix[31];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14478 = x14477 + x14119 * poly_mix[32];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14479 = x14478 + x14123 * poly_mix[33];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14480 = x14479 + x14127 * poly_mix[34];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14481 = x14480 + x14150 * poly_mix[35];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14482 = x14481 + x14153 * poly_mix[36];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14483 = x14482 + x14156 * poly_mix[37];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14484 = x14483 + x14159 * poly_mix[38];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14485 = x14484 + x14161 * poly_mix[39];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14486 = x14485 + x14163 * poly_mix[40];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14487 = x14486 + x14166 * poly_mix[41];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14488 = x14487 + x14427 * poly_mix[42];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14489 = x14488 + x14431 * poly_mix[43];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14490 = x14489 + x14435 * poly_mix[44];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14491 = x14490 + x14132 * poly_mix[45];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14492 = x14491 + x14134 * poly_mix[46];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14493 = x14492 + x14168 * poly_mix[47];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14494 = x14493 + x14171 * poly_mix[48];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14495 = x14494 + x14174 * poly_mix[49];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14496 = x14495 + x14178 * poly_mix[50];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14497 = x14496 + x14182 * poly_mix[51];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14498 = x14497 + x14186 * poly_mix[52];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14499 = x14498 + x14190 * poly_mix[53];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14500 = x14499 + x14194 * poly_mix[54];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14501 = x14500 + x14136 * poly_mix[55];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14502 = x0 - x1363;
  // loc("./zirgen/components/bits.h":24:0)
  auto x14503 = x1363 * x14502;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14504 = x14501 + x14503 * poly_mix[56];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14505 = x14504 + x14200 * poly_mix[57];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14506 = x14505 + x14138 * poly_mix[58];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14507 = x14506 + x14204 * poly_mix[59];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14508 = x14507 + x14140 * poly_mix[60];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14509 = x0 - x1392;
  // loc("./zirgen/components/bits.h":24:0)
  auto x14510 = x1392 * x14509;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14511 = x14508 + x14510 * poly_mix[61];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14512 = x14511 + x14142 * poly_mix[62];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14513 = x0 - x1406;
  // loc("./zirgen/components/bits.h":24:0)
  auto x14514 = x1406 * x14513;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14515 = x14512 + x14514 * poly_mix[63];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14516 = x0 - x2263;
  // loc("./zirgen/components/bits.h":24:0)
  auto x14517 = x2263 * x14516;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14518 = x14515 + x14517 * poly_mix[64];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14519 = x0 - x4017;
  // loc("./zirgen/components/bits.h":24:0)
  auto x14520 = x4017 * x14519;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14521 = x14518 + x14520 * poly_mix[65];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14522 = x0 - x4020;
  // loc("./zirgen/components/bits.h":24:0)
  auto x14523 = x4020 * x14522;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14524 = x14521 + x14523 * poly_mix[66];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14525 = x0 - x4023;
  // loc("./zirgen/components/bits.h":24:0)
  auto x14526 = x4023 * x14525;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14527 = x14524 + x14526 * poly_mix[67];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14528 = x0 - x4026;
  // loc("./zirgen/components/bits.h":24:0)
  auto x14529 = x4026 * x14528;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14530 = x14527 + x14529 * poly_mix[68];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14531 = x14530 + x13952 * poly_mix[69];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14532 = x14531 + x13959 * poly_mix[70];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14533 = x14532 + x13966 * poly_mix[71];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14534 = x14533 + x13973 * poly_mix[72];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14535 = x14534 + x13980 * poly_mix[73];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14536 = x14535 + x13986 * poly_mix[74];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14537 = x14536 + x2207 * poly_mix[75];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14538 = x14537 + x13996 * poly_mix[76];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14539 = x14538 + x14003 * poly_mix[77];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14540 = x14539 + x14010 * poly_mix[78];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14541 = x0 - x147;
  // loc("./zirgen/components/bits.h":24:0)
  auto x14542 = x147 * x14541;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14543 = x14540 + x14542 * poly_mix[79];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14544 = x0 - x158;
  // loc("./zirgen/components/bits.h":24:0)
  auto x14545 = x158 * x14544;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14546 = x14543 + x14545 * poly_mix[80];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14547 = x0 - x160;
  // loc("./zirgen/components/bits.h":24:0)
  auto x14548 = x160 * x14547;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14549 = x14546 + x14548 * poly_mix[81];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14550 = x0 - x171;
  // loc("./zirgen/components/bits.h":24:0)
  auto x14551 = x171 * x14550;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14552 = x14549 + x14551 * poly_mix[82];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14553 = x0 - x173;
  // loc("./zirgen/components/bits.h":24:0)
  auto x14554 = x173 * x14553;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14555 = x14552 + x14554 * poly_mix[83];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14556 = x0 - x184;
  // loc("./zirgen/components/bits.h":24:0)
  auto x14557 = x184 * x14556;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14558 = x14555 + x14557 * poly_mix[84];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14559 = x0 - x186;
  // loc("./zirgen/components/bits.h":24:0)
  auto x14560 = x186 * x14559;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14561 = x14558 + x14560 * poly_mix[85];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14562 = x0 - x197;
  // loc("./zirgen/components/bits.h":24:0)
  auto x14563 = x197 * x14562;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14564 = x14561 + x14563 * poly_mix[86];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14565 = x0 - x199;
  // loc("./zirgen/components/bits.h":24:0)
  auto x14566 = x199 * x14565;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14567 = x14564 + x14566 * poly_mix[87];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14568 = x0 - x201;
  // loc("./zirgen/components/bits.h":24:0)
  auto x14569 = x201 * x14568;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14570 = x14567 + x14569 * poly_mix[88];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14571 = x0 - x203;
  // loc("./zirgen/components/bits.h":24:0)
  auto x14572 = x203 * x14571;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14573 = x14570 + x14572 * poly_mix[89];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14574 = x0 - x205;
  // loc("./zirgen/components/bits.h":24:0)
  auto x14575 = x205 * x14574;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14576 = x14573 + x14575 * poly_mix[90];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14577 = x0 - x207;
  // loc("./zirgen/components/bits.h":24:0)
  auto x14578 = x207 * x14577;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14579 = x14576 + x14578 * poly_mix[91];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14580 = x0 - x209;
  // loc("./zirgen/components/bits.h":24:0)
  auto x14581 = x209 * x14580;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14582 = x14579 + x14581 * poly_mix[92];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14583 = x0 - x211;
  // loc("./zirgen/components/bits.h":24:0)
  auto x14584 = x211 * x14583;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14585 = x14582 + x14584 * poly_mix[93];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14586 = x0 - x213;
  // loc("./zirgen/components/bits.h":24:0)
  auto x14587 = x213 * x14586;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14588 = x14585 + x14587 * poly_mix[94];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14589 = x0 - x215;
  // loc("./zirgen/components/bits.h":24:0)
  auto x14590 = x215 * x14589;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14591 = x14588 + x14590 * poly_mix[95];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14592 = x0 - x217;
  // loc("./zirgen/components/bits.h":24:0)
  auto x14593 = x217 * x14592;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14594 = x14591 + x14593 * poly_mix[96];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14595 = x14594 + x2242 * poly_mix[97];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14596 = x0 - x221;
  // loc("./zirgen/components/bits.h":24:0)
  auto x14597 = x221 * x14596;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14598 = x14595 + x14597 * poly_mix[98];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14599 = x0 - x223;
  // loc("./zirgen/components/bits.h":24:0)
  auto x14600 = x223 * x14599;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14601 = x14598 + x14600 * poly_mix[99];
  // loc("./zirgen/components/bits.h":24:0)
  auto x14602 = x0 - x225;
  // loc("./zirgen/components/bits.h":24:0)
  auto x14603 = x225 * x14602;
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14604 = x14601 + x14603 * poly_mix[100];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x14605 = x14443 + x3590 * x14604 * poly_mix[146];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x14606 = x14605 + x3632 * x14604 * poly_mix[153];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x14607 = x14606 + x3635 * x14604 * poly_mix[160];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14608 = x81 + x14262 * poly_mix[0];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14609 = x14608 + x14264 * poly_mix[1];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14610 = x14609 + x14273 * poly_mix[2];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x14611 = x14607 + x3638 * x14610 * poly_mix[163];
  // loc("./zirgen/components/onehot.h":28:0)
  FpExt x14612 = x81 + x14087 * poly_mix[0];
  // loc("./zirgen/components/onehot.h":28:0)
  FpExt x14613 = x14612 + x14089 * poly_mix[1];
  // loc("./zirgen/components/onehot.h":28:0)
  FpExt x14614 = x14613 + x14092 * poly_mix[2];
  // loc("./zirgen/components/onehot.h":28:0)
  FpExt x14615 = x14614 + x14095 * poly_mix[3];
  // loc("./zirgen/components/onehot.h":29:0)
  auto x14616 = x7259 + x1154;
  // loc("./zirgen/components/onehot.h":28:0)
  FpExt x14617 = x14615 + x14097 * poly_mix[4];
  // loc("./zirgen/components/onehot.h":29:0)
  auto x14618 = x14616 + x1195;
  // loc("./zirgen/components/onehot.h":31:0)
  auto x14619 = x14618 - x0;
  // loc("./zirgen/components/onehot.h":31:0)
  FpExt x14620 = x14617 + x14619 * poly_mix[5];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14621 = x14620 + x14099 * poly_mix[6];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x14622 = x14611 + x3641 * x14621 * poly_mix[164];
  // loc("./zirgen/components/onehot.h":28:0)
  FpExt x14623 = x81 + x14085 * poly_mix[0];
  // loc("./zirgen/components/onehot.h":28:0)
  FpExt x14624 = x14623 + x14087 * poly_mix[1];
  // loc("./zirgen/components/onehot.h":29:0)
  auto x14625 = x1158 + x1165;
  // loc("./zirgen/components/onehot.h":28:0)
  FpExt x14626 = x14624 + x14089 * poly_mix[2];
  // loc("./zirgen/components/onehot.h":29:0)
  auto x14627 = x14625 + x1175;
  // loc("./zirgen/components/onehot.h":28:0)
  FpExt x14628 = x14626 + x14092 * poly_mix[3];
  // loc("./zirgen/components/onehot.h":29:0)
  auto x14629 = x14627 + x1178;
  // loc("./zirgen/components/onehot.h":28:0)
  FpExt x14630 = x14628 + x14095 * poly_mix[4];
  // loc("./zirgen/components/onehot.h":29:0)
  auto x14631 = x14629 + x1154;
  // loc("./zirgen/components/onehot.h":31:0)
  auto x14632 = x14631 - x0;
  // loc("./zirgen/components/onehot.h":31:0)
  FpExt x14633 = x14630 + x14632 * poly_mix[5];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14634 = x14633 + x14097 * poly_mix[6];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14635 = x14634 + x14099 * poly_mix[7];
  // loc("./zirgen/components/bits.h":24:0)
  FpExt x14636 = x14635 + x14101 * poly_mix[8];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/FpExtReg/elem[0](Reg)"("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0))
  auto x14637 = args[3][36];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/FpExtReg/elem[1](Reg)"("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0))
  auto x14638 = args[3][37];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/FpExtReg/elem[2](Reg)"("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0))
  auto x14639 = args[3][38];
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/FpExtReg/elem[3](Reg)"("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0))
  auto x14640 = args[3][39];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14641 = x4208 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14642 = x4208 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14643 = x4208 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14644 = x4208 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14645 = x14641 + x4209;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14646 = x4310 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14647 = x4310 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14648 = x4310 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14649 = x4310 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14650 = x14646 + x4311;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14651 = x14644 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14652 = x14643 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14653 = x14642 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14654 = x14653 + x14652;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14655 = x14654 + x14651;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14656 = x14655 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14657 = x14645 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14658 = x14657 + x14656;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14659 = x14644 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14660 = x14643 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14661 = x14660 + x14659;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14662 = x14661 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14663 = x14642 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14664 = x14645 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14665 = x14664 + x14663;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14666 = x14665 + x14662;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14667 = x14644 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14668 = x14667 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14669 = x14643 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14670 = x14642 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14671 = x14645 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14672 = x14671 + x14670;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14673 = x14672 + x14669;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14674 = x14673 + x14668;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14675 = x14644 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14676 = x14643 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14677 = x14642 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14678 = x14645 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14679 = x14678 + x14677;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14680 = x14679 + x14676;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14681 = x14680 + x14675;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14682 = x14658 + x4210;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14683 = x14649 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14684 = x14648 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14685 = x14647 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14686 = x14685 + x14684;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14687 = x14686 + x14683;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14688 = x14687 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14689 = x14650 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14690 = x14689 + x14688;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14691 = x14649 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14692 = x14648 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14693 = x14692 + x14691;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14694 = x14693 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14695 = x14647 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14696 = x14650 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14697 = x14696 + x14695;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14698 = x14697 + x14694;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14699 = x14649 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14700 = x14699 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14701 = x14648 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14702 = x14647 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14703 = x14650 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14704 = x14703 + x14702;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14705 = x14704 + x14701;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14706 = x14705 + x14700;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14707 = x14649 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14708 = x14648 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14709 = x14647 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14710 = x14650 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14711 = x14710 + x14709;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14712 = x14711 + x14708;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14713 = x14712 + x14707;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14714 = x14690 + x4312;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14715 = x14681 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14716 = x14674 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14717 = x14666 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14718 = x14717 + x14716;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14719 = x14718 + x14715;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14720 = x14719 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14721 = x14682 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14722 = x14721 + x14720;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14723 = x14681 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14724 = x14674 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14725 = x14724 + x14723;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14726 = x14725 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14727 = x14666 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14728 = x14682 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14729 = x14728 + x14727;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14730 = x14729 + x14726;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14731 = x14681 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14732 = x14731 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14733 = x14674 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14734 = x14666 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14735 = x14682 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14736 = x14735 + x14734;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14737 = x14736 + x14733;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14738 = x14737 + x14732;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14739 = x14681 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14740 = x14674 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14741 = x14666 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14742 = x14682 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14743 = x14742 + x14741;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14744 = x14743 + x14740;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14745 = x14744 + x14739;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14746 = x14722 + x4211;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14747 = x14713 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14748 = x14706 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14749 = x14698 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14750 = x14749 + x14748;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14751 = x14750 + x14747;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14752 = x14751 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14753 = x14714 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14754 = x14753 + x14752;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14755 = x14713 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14756 = x14706 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14757 = x14756 + x14755;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14758 = x14757 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14759 = x14698 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14760 = x14714 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14761 = x14760 + x14759;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14762 = x14761 + x14758;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14763 = x14713 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14764 = x14763 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14765 = x14706 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14766 = x14698 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14767 = x14714 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14768 = x14767 + x14766;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14769 = x14768 + x14765;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14770 = x14769 + x14764;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14771 = x14713 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14772 = x14706 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14773 = x14698 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14774 = x14714 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14775 = x14774 + x14773;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14776 = x14775 + x14772;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14777 = x14776 + x14771;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14778 = x14754 + x4313;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14779 = x14745 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14780 = x14738 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14781 = x14730 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14782 = x14781 + x14780;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14783 = x14782 + x14779;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14784 = x14783 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14785 = x14746 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14786 = x14785 + x14784;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14787 = x14745 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14788 = x14738 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14789 = x14788 + x14787;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14790 = x14789 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14791 = x14730 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14792 = x14746 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14793 = x14792 + x14791;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14794 = x14793 + x14790;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14795 = x14745 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14796 = x14795 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14797 = x14738 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14798 = x14730 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14799 = x14746 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14800 = x14799 + x14798;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14801 = x14800 + x14797;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14802 = x14801 + x14796;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14803 = x14745 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14804 = x14738 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14805 = x14730 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14806 = x14746 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14807 = x14806 + x14805;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14808 = x14807 + x14804;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14809 = x14808 + x14803;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14810 = x14786 + x4212;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14811 = x14777 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14812 = x14770 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14813 = x14762 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14814 = x14813 + x14812;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14815 = x14814 + x14811;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14816 = x14815 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14817 = x14778 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14818 = x14817 + x14816;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14819 = x14777 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14820 = x14770 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14821 = x14820 + x14819;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14822 = x14821 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14823 = x14762 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14824 = x14778 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14825 = x14824 + x14823;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14826 = x14825 + x14822;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14827 = x14777 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14828 = x14827 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14829 = x14770 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14830 = x14762 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14831 = x14778 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14832 = x14831 + x14830;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14833 = x14832 + x14829;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14834 = x14833 + x14828;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14835 = x14777 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14836 = x14770 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14837 = x14762 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14838 = x14778 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14839 = x14838 + x14837;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14840 = x14839 + x14836;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14841 = x14840 + x14835;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14842 = x14818 + x4314;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14843 = x14809 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14844 = x14802 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14845 = x14794 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14846 = x14845 + x14844;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14847 = x14846 + x14843;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14848 = x14847 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14849 = x14810 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14850 = x14849 + x14848;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14851 = x14809 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14852 = x14802 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14853 = x14852 + x14851;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14854 = x14853 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14855 = x14794 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14856 = x14810 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14857 = x14856 + x14855;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14858 = x14857 + x14854;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14859 = x14809 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14860 = x14859 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14861 = x14802 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14862 = x14794 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14863 = x14810 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14864 = x14863 + x14862;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14865 = x14864 + x14861;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14866 = x14865 + x14860;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14867 = x14809 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14868 = x14802 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14869 = x14794 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14870 = x14810 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14871 = x14870 + x14869;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14872 = x14871 + x14868;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14873 = x14872 + x14867;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14874 = x14850 + x4213;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14875 = x14841 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14876 = x14834 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14877 = x14826 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14878 = x14877 + x14876;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14879 = x14878 + x14875;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14880 = x14879 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14881 = x14842 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14882 = x14881 + x14880;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14883 = x14841 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14884 = x14834 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14885 = x14884 + x14883;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14886 = x14885 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14887 = x14826 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14888 = x14842 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14889 = x14888 + x14887;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14890 = x14889 + x14886;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14891 = x14841 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14892 = x14891 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14893 = x14834 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14894 = x14826 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14895 = x14842 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14896 = x14895 + x14894;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14897 = x14896 + x14893;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14898 = x14897 + x14892;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14899 = x14841 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14900 = x14834 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14901 = x14826 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14902 = x14842 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14903 = x14902 + x14901;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14904 = x14903 + x14900;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14905 = x14904 + x14899;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14906 = x14882 + x4315;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14907 = x14873 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14908 = x14866 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14909 = x14858 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14910 = x14909 + x14908;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14911 = x14910 + x14907;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14912 = x14911 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14913 = x14874 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14914 = x14913 + x14912;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14915 = x14873 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14916 = x14866 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14917 = x14916 + x14915;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14918 = x14917 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14919 = x14858 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14920 = x14874 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14921 = x14920 + x14919;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14922 = x14921 + x14918;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14923 = x14873 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14924 = x14923 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14925 = x14866 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14926 = x14858 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14927 = x14874 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14928 = x14927 + x14926;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14929 = x14928 + x14925;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14930 = x14929 + x14924;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14931 = x14873 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14932 = x14866 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14933 = x14858 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14934 = x14874 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14935 = x14934 + x14933;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14936 = x14935 + x14932;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14937 = x14936 + x14931;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14938 = x14914 + x4214;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14939 = x14905 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14940 = x14898 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14941 = x14890 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14942 = x14941 + x14940;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14943 = x14942 + x14939;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14944 = x14943 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14945 = x14906 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14946 = x14945 + x14944;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14947 = x14905 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14948 = x14898 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14949 = x14948 + x14947;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14950 = x14949 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14951 = x14890 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14952 = x14906 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14953 = x14952 + x14951;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14954 = x14953 + x14950;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14955 = x14905 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14956 = x14955 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14957 = x14898 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14958 = x14890 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14959 = x14906 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14960 = x14959 + x14958;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14961 = x14960 + x14957;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14962 = x14961 + x14956;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14963 = x14905 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14964 = x14898 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14965 = x14890 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14966 = x14906 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14967 = x14966 + x14965;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14968 = x14967 + x14964;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14969 = x14968 + x14963;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x14970 = x14946 + x4316;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14971 = x14937 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14972 = x14930 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14973 = x14922 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14974 = x14973 + x14972;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14975 = x14974 + x14971;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14976 = x14975 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14977 = x14938 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14978 = x14977 + x14976;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14979 = x14937 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14980 = x14930 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14981 = x14980 + x14979;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14982 = x14981 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14983 = x14922 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14984 = x14938 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14985 = x14984 + x14983;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14986 = x14985 + x14982;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14987 = x14937 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14988 = x14987 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14989 = x14930 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14990 = x14922 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14991 = x14938 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14992 = x14991 + x14990;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14993 = x14992 + x14989;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14994 = x14993 + x14988;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14995 = x14937 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14996 = x14930 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14997 = x14922 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14998 = x14938 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x14999 = x14998 + x14997;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15000 = x14999 + x14996;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15001 = x15000 + x14995;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15002 = x14978 + x4215;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15003 = x14969 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15004 = x14962 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15005 = x14954 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15006 = x15005 + x15004;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15007 = x15006 + x15003;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15008 = x15007 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15009 = x14970 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15010 = x15009 + x15008;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15011 = x14969 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15012 = x14962 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15013 = x15012 + x15011;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15014 = x15013 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15015 = x14954 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15016 = x14970 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15017 = x15016 + x15015;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15018 = x15017 + x15014;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15019 = x14969 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15020 = x15019 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15021 = x14962 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15022 = x14954 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15023 = x14970 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15024 = x15023 + x15022;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15025 = x15024 + x15021;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15026 = x15025 + x15020;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15027 = x14969 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15028 = x14962 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15029 = x14954 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15030 = x14970 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15031 = x15030 + x15029;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15032 = x15031 + x15028;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15033 = x15032 + x15027;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15034 = x15010 + x4317;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15035 = x15001 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15036 = x14994 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15037 = x14986 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15038 = x15037 + x15036;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15039 = x15038 + x15035;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15040 = x15039 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15041 = x15002 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15042 = x15041 + x15040;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15043 = x15001 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15044 = x14994 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15045 = x15044 + x15043;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15046 = x15045 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15047 = x14986 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15048 = x15002 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15049 = x15048 + x15047;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15050 = x15049 + x15046;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15051 = x15001 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15052 = x15051 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15053 = x14994 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15054 = x14986 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15055 = x15002 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15056 = x15055 + x15054;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15057 = x15056 + x15053;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15058 = x15057 + x15052;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15059 = x15001 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15060 = x14994 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15061 = x14986 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15062 = x15002 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15063 = x15062 + x15061;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15064 = x15063 + x15060;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15065 = x15064 + x15059;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15066 = x15042 + x4216;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15067 = x15033 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15068 = x15026 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15069 = x15018 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15070 = x15069 + x15068;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15071 = x15070 + x15067;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15072 = x15071 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15073 = x15034 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15074 = x15073 + x15072;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15075 = x15033 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15076 = x15026 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15077 = x15076 + x15075;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15078 = x15077 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15079 = x15018 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15080 = x15034 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15081 = x15080 + x15079;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15082 = x15081 + x15078;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15083 = x15033 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15084 = x15083 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15085 = x15026 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15086 = x15018 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15087 = x15034 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15088 = x15087 + x15086;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15089 = x15088 + x15085;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15090 = x15089 + x15084;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15091 = x15033 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15092 = x15026 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15093 = x15018 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15094 = x15034 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15095 = x15094 + x15093;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15096 = x15095 + x15092;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15097 = x15096 + x15091;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15098 = x15074 + x4318;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15099 = x15065 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15100 = x15058 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15101 = x15050 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15102 = x15101 + x15100;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15103 = x15102 + x15099;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15104 = x15103 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15105 = x15066 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15106 = x15105 + x15104;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15107 = x15065 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15108 = x15058 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15109 = x15108 + x15107;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15110 = x15109 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15111 = x15050 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15112 = x15066 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15113 = x15112 + x15111;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15114 = x15113 + x15110;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15115 = x15065 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15116 = x15115 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15117 = x15058 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15118 = x15050 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15119 = x15066 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15120 = x15119 + x15118;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15121 = x15120 + x15117;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15122 = x15121 + x15116;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15123 = x15065 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15124 = x15058 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15125 = x15050 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15126 = x15066 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15127 = x15126 + x15125;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15128 = x15127 + x15124;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15129 = x15128 + x15123;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15130 = x15106 + x4217;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15131 = x15097 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15132 = x15090 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15133 = x15082 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15134 = x15133 + x15132;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15135 = x15134 + x15131;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15136 = x15135 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15137 = x15098 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15138 = x15137 + x15136;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15139 = x15097 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15140 = x15090 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15141 = x15140 + x15139;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15142 = x15141 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15143 = x15082 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15144 = x15098 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15145 = x15144 + x15143;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15146 = x15145 + x15142;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15147 = x15097 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15148 = x15147 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15149 = x15090 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15150 = x15082 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15151 = x15098 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15152 = x15151 + x15150;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15153 = x15152 + x15149;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15154 = x15153 + x15148;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15155 = x15097 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15156 = x15090 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15157 = x15082 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15158 = x15098 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15159 = x15158 + x15157;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15160 = x15159 + x15156;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15161 = x15160 + x15155;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15162 = x15138 + x4319;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15163 = x15129 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15164 = x15122 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15165 = x15114 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15166 = x15165 + x15164;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15167 = x15166 + x15163;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15168 = x15167 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15169 = x15130 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15170 = x15169 + x15168;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15171 = x15129 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15172 = x15122 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15173 = x15172 + x15171;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15174 = x15173 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15175 = x15114 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15176 = x15130 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15177 = x15176 + x15175;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15178 = x15177 + x15174;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15179 = x15129 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15180 = x15179 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15181 = x15122 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15182 = x15114 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15183 = x15130 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15184 = x15183 + x15182;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15185 = x15184 + x15181;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15186 = x15185 + x15180;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15187 = x15129 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15188 = x15122 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15189 = x15114 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15190 = x15130 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15191 = x15190 + x15189;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15192 = x15191 + x15188;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15193 = x15192 + x15187;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15194 = x15170 + x4218;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15195 = x15161 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15196 = x15154 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15197 = x15146 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15198 = x15197 + x15196;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15199 = x15198 + x15195;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15200 = x15199 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15201 = x15162 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15202 = x15201 + x15200;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15203 = x15161 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15204 = x15154 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15205 = x15204 + x15203;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15206 = x15205 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15207 = x15146 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15208 = x15162 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15209 = x15208 + x15207;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15210 = x15209 + x15206;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15211 = x15161 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15212 = x15211 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15213 = x15154 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15214 = x15146 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15215 = x15162 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15216 = x15215 + x15214;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15217 = x15216 + x15213;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15218 = x15217 + x15212;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15219 = x15161 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15220 = x15154 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15221 = x15146 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15222 = x15162 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15223 = x15222 + x15221;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15224 = x15223 + x15220;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15225 = x15224 + x15219;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15226 = x15202 + x4320;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15227 = x15193 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15228 = x15186 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15229 = x15178 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15230 = x15229 + x15228;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15231 = x15230 + x15227;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15232 = x15231 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15233 = x15194 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15234 = x15233 + x15232;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15235 = x15193 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15236 = x15186 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15237 = x15236 + x15235;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15238 = x15237 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15239 = x15178 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15240 = x15194 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15241 = x15240 + x15239;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15242 = x15241 + x15238;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15243 = x15193 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15244 = x15243 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15245 = x15186 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15246 = x15178 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15247 = x15194 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15248 = x15247 + x15246;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15249 = x15248 + x15245;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15250 = x15249 + x15244;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15251 = x15193 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15252 = x15186 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15253 = x15178 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15254 = x15194 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15255 = x15254 + x15253;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15256 = x15255 + x15252;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15257 = x15256 + x15251;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15258 = x15234 + x4305;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15259 = x15225 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15260 = x15218 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15261 = x15210 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15262 = x15261 + x15260;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15263 = x15262 + x15259;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15264 = x15263 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15265 = x15226 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15266 = x15265 + x15264;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15267 = x15225 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15268 = x15218 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15269 = x15268 + x15267;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15270 = x15269 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15271 = x15210 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15272 = x15226 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15273 = x15272 + x15271;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15274 = x15273 + x15270;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15275 = x15225 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15276 = x15275 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15277 = x15218 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15278 = x15210 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15279 = x15226 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15280 = x15279 + x15278;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15281 = x15280 + x15277;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15282 = x15281 + x15276;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15283 = x15225 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15284 = x15218 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15285 = x15210 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15286 = x15226 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15287 = x15286 + x15285;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15288 = x15287 + x15284;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15289 = x15288 + x15283;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15290 = x15266 + x4321;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15291 = x15257 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15292 = x15250 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15293 = x15242 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15294 = x15293 + x15292;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15295 = x15294 + x15291;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15296 = x15295 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15297 = x15258 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15298 = x15297 + x15296;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15299 = x15257 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15300 = x15250 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15301 = x15300 + x15299;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15302 = x15301 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15303 = x15242 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15304 = x15258 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15305 = x15304 + x15303;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15306 = x15305 + x15302;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15307 = x15257 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15308 = x15307 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15309 = x15250 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15310 = x15242 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15311 = x15258 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15312 = x15311 + x15310;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15313 = x15312 + x15309;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15314 = x15313 + x15308;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15315 = x15257 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15316 = x15250 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15317 = x15242 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15318 = x15258 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15319 = x15318 + x15317;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15320 = x15319 + x15316;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15321 = x15320 + x15315;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15322 = x15298 + x4306;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15323 = x15289 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15324 = x15282 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15325 = x15274 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15326 = x15325 + x15324;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15327 = x15326 + x15323;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15328 = x15327 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15329 = x15290 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15330 = x15329 + x15328;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15331 = x15289 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15332 = x15282 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15333 = x15332 + x15331;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15334 = x15333 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15335 = x15274 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15336 = x15290 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15337 = x15336 + x15335;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15338 = x15337 + x15334;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15339 = x15289 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15340 = x15339 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15341 = x15282 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15342 = x15274 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15343 = x15290 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15344 = x15343 + x15342;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15345 = x15344 + x15341;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15346 = x15345 + x15340;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15347 = x15289 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15348 = x15282 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15349 = x15274 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15350 = x15290 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15351 = x15350 + x15349;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15352 = x15351 + x15348;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15353 = x15352 + x15347;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15354 = x15330 + x4322;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15355 = x15321 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15356 = x15314 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15357 = x15306 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15358 = x15357 + x15356;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15359 = x15358 + x15355;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15360 = x15359 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15361 = x15322 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15362 = x15361 + x15360;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15363 = x15321 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15364 = x15314 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15365 = x15364 + x15363;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15366 = x15365 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15367 = x15306 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15368 = x15322 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15369 = x15368 + x15367;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15370 = x15369 + x15366;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15371 = x15321 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15372 = x15371 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15373 = x15314 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15374 = x15306 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15375 = x15322 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15376 = x15375 + x15374;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15377 = x15376 + x15373;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15378 = x15377 + x15372;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15379 = x15321 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15380 = x15314 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15381 = x15306 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15382 = x15322 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15383 = x15382 + x15381;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15384 = x15383 + x15380;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15385 = x15384 + x15379;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15386 = x15362 + x4307;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15387 = x15353 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15388 = x15346 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15389 = x15338 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15390 = x15389 + x15388;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15391 = x15390 + x15387;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15392 = x15391 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15393 = x15354 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15394 = x15393 + x15392;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15395 = x15353 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15396 = x15346 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15397 = x15396 + x15395;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15398 = x15397 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15399 = x15338 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15400 = x15354 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15401 = x15400 + x15399;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15402 = x15401 + x15398;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15403 = x15353 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15404 = x15403 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15405 = x15346 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15406 = x15338 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15407 = x15354 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15408 = x15407 + x15406;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15409 = x15408 + x15405;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15410 = x15409 + x15404;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15411 = x15353 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15412 = x15346 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15413 = x15338 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15414 = x15354 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15415 = x15414 + x15413;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15416 = x15415 + x15412;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15417 = x15416 + x15411;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15418 = x15394 + x4323;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15419 = x15385 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15420 = x15378 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15421 = x15370 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15422 = x15421 + x15420;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15423 = x15422 + x15419;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15424 = x15423 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15425 = x15386 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15426 = x15425 + x15424;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15427 = x15385 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15428 = x15378 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15429 = x15428 + x15427;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15430 = x15429 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15431 = x15370 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15432 = x15386 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15433 = x15432 + x15431;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15434 = x15433 + x15430;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15435 = x15385 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15436 = x15435 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15437 = x15378 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15438 = x15370 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15439 = x15386 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15440 = x15439 + x15438;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15441 = x15440 + x15437;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15442 = x15441 + x15436;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15443 = x15385 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15444 = x15378 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15445 = x15370 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15446 = x15386 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15447 = x15446 + x15445;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15448 = x15447 + x15444;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15449 = x15448 + x15443;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15450 = x15426 + x4308;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15451 = x15417 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15452 = x15410 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15453 = x15402 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15454 = x15453 + x15452;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15455 = x15454 + x15451;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15456 = x15455 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15457 = x15418 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15458 = x15457 + x15456;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15459 = x15417 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15460 = x15410 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15461 = x15460 + x15459;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15462 = x15461 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15463 = x15402 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15464 = x15418 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15465 = x15464 + x15463;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15466 = x15465 + x15462;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15467 = x15417 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15468 = x15467 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15469 = x15410 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15470 = x15402 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15471 = x15418 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15472 = x15471 + x15470;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15473 = x15472 + x15469;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15474 = x15473 + x15468;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15475 = x15417 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15476 = x15410 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15477 = x15402 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15478 = x15418 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15479 = x15478 + x15477;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15480 = x15479 + x15476;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15481 = x15480 + x15475;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15482 = x15458 + x4324;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15483 = x15449 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15484 = x15442 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15485 = x15434 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15486 = x15485 + x15484;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15487 = x15486 + x15483;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15488 = x15487 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15489 = x15450 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15490 = x15489 + x15488;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15491 = x15449 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15492 = x15442 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15493 = x15492 + x15491;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15494 = x15493 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15495 = x15434 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15496 = x15450 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15497 = x15496 + x15495;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15498 = x15497 + x15494;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15499 = x15449 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15500 = x15499 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15501 = x15442 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15502 = x15434 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15503 = x15450 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15504 = x15503 + x15502;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15505 = x15504 + x15501;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15506 = x15505 + x15500;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15507 = x15449 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15508 = x15442 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15509 = x15434 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15510 = x15450 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15511 = x15510 + x15509;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15512 = x15511 + x15508;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15513 = x15512 + x15507;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15514 = x15490 + x4309;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15515 = x15481 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15516 = x15474 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15517 = x15466 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15518 = x15517 + x15516;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15519 = x15518 + x15515;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15520 = x15519 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15521 = x15482 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15522 = x15521 + x15520;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15523 = x15481 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15524 = x15474 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15525 = x15524 + x15523;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15526 = x15525 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15527 = x15466 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15528 = x15482 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15529 = x15528 + x15527;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15530 = x15529 + x15526;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15531 = x15481 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15532 = x15531 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15533 = x15474 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15534 = x15466 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15535 = x15482 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15536 = x15535 + x15534;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15537 = x15536 + x15533;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15538 = x15537 + x15532;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15539 = x15481 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15540 = x15474 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15541 = x15466 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15542 = x15482 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15543 = x15542 + x15541;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15544 = x15543 + x15540;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15545 = x15544 + x15539;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15546 = x15522 + x4325;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15547 = x15513 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15548 = x15506 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15549 = x15498 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15550 = x15549 + x15548;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15551 = x15550 + x15547;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15552 = x15551 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15553 = x15514 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15554 = x15553 + x15552;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15555 = x15513 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15556 = x15506 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15557 = x15556 + x15555;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15558 = x15557 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15559 = x15498 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15560 = x15514 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15561 = x15560 + x15559;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15562 = x15561 + x15558;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15563 = x15513 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15564 = x15563 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15565 = x15506 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15566 = x15498 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15567 = x15514 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15568 = x15567 + x15566;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15569 = x15568 + x15565;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15570 = x15569 + x15564;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15571 = x15513 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15572 = x15506 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15573 = x15498 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15574 = x15514 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15575 = x15574 + x15573;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15576 = x15575 + x15572;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15577 = x15576 + x15571;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15578 = x15554 + x4176;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15579 = x15545 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15580 = x15538 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15581 = x15530 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15582 = x15581 + x15580;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15583 = x15582 + x15579;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15584 = x15583 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15585 = x15546 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15586 = x15585 + x15584;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15587 = x15545 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15588 = x15538 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15589 = x15588 + x15587;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15590 = x15589 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15591 = x15530 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15592 = x15546 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15593 = x15592 + x15591;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15594 = x15593 + x15590;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15595 = x15545 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15596 = x15595 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15597 = x15538 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15598 = x15530 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15599 = x15546 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15600 = x15599 + x15598;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15601 = x15600 + x15597;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15602 = x15601 + x15596;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15603 = x15545 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15604 = x15538 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15605 = x15530 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15606 = x15546 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15607 = x15606 + x15605;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15608 = x15607 + x15604;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15609 = x15608 + x15603;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15610 = x15586 + x4278;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15611 = x15577 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15612 = x15570 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15613 = x15562 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15614 = x15613 + x15612;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15615 = x15614 + x15611;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15616 = x15615 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15617 = x15578 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15618 = x15617 + x15616;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15619 = x15577 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15620 = x15570 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15621 = x15620 + x15619;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15622 = x15621 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15623 = x15562 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15624 = x15578 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15625 = x15624 + x15623;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15626 = x15625 + x15622;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15627 = x15577 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15628 = x15627 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15629 = x15570 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15630 = x15562 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15631 = x15578 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15632 = x15631 + x15630;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15633 = x15632 + x15629;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15634 = x15633 + x15628;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15635 = x15577 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15636 = x15570 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15637 = x15562 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15638 = x15578 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15639 = x15638 + x15637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15640 = x15639 + x15636;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15641 = x15640 + x15635;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15642 = x15618 + x4177;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15643 = x15609 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15644 = x15602 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15645 = x15594 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15646 = x15645 + x15644;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15647 = x15646 + x15643;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15648 = x15647 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15649 = x15610 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15650 = x15649 + x15648;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15651 = x15609 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15652 = x15602 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15653 = x15652 + x15651;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15654 = x15653 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15655 = x15594 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15656 = x15610 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15657 = x15656 + x15655;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15658 = x15657 + x15654;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15659 = x15609 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15660 = x15659 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15661 = x15602 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15662 = x15594 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15663 = x15610 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15664 = x15663 + x15662;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15665 = x15664 + x15661;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15666 = x15665 + x15660;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15667 = x15609 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15668 = x15602 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15669 = x15594 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15670 = x15610 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15671 = x15670 + x15669;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15672 = x15671 + x15668;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15673 = x15672 + x15667;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15674 = x15650 + x4279;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15675 = x15641 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15676 = x15634 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15677 = x15626 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15678 = x15677 + x15676;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15679 = x15678 + x15675;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15680 = x15679 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15681 = x15642 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15682 = x15681 + x15680;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15683 = x15641 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15684 = x15634 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15685 = x15684 + x15683;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15686 = x15685 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15687 = x15626 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15688 = x15642 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15689 = x15688 + x15687;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15690 = x15689 + x15686;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15691 = x15641 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15692 = x15691 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15693 = x15634 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15694 = x15626 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15695 = x15642 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15696 = x15695 + x15694;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15697 = x15696 + x15693;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15698 = x15697 + x15692;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15699 = x15641 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15700 = x15634 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15701 = x15626 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15702 = x15642 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15703 = x15702 + x15701;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15704 = x15703 + x15700;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15705 = x15704 + x15699;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15706 = x15682 + x4178;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15707 = x15673 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15708 = x15666 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15709 = x15658 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15710 = x15709 + x15708;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15711 = x15710 + x15707;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15712 = x15711 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15713 = x15674 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15714 = x15713 + x15712;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15715 = x15673 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15716 = x15666 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15717 = x15716 + x15715;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15718 = x15717 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15719 = x15658 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15720 = x15674 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15721 = x15720 + x15719;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15722 = x15721 + x15718;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15723 = x15673 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15724 = x15723 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15725 = x15666 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15726 = x15658 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15727 = x15674 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15728 = x15727 + x15726;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15729 = x15728 + x15725;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15730 = x15729 + x15724;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15731 = x15673 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15732 = x15666 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15733 = x15658 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15734 = x15674 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15735 = x15734 + x15733;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15736 = x15735 + x15732;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15737 = x15736 + x15731;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15738 = x15714 + x4280;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15739 = x15705 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15740 = x15698 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15741 = x15690 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15742 = x15741 + x15740;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15743 = x15742 + x15739;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15744 = x15743 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15745 = x15706 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15746 = x15745 + x15744;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15747 = x15705 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15748 = x15698 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15749 = x15748 + x15747;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15750 = x15749 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15751 = x15690 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15752 = x15706 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15753 = x15752 + x15751;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15754 = x15753 + x15750;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15755 = x15705 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15756 = x15755 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15757 = x15698 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15758 = x15690 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15759 = x15706 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15760 = x15759 + x15758;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15761 = x15760 + x15757;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15762 = x15761 + x15756;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15763 = x15705 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15764 = x15698 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15765 = x15690 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15766 = x15706 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15767 = x15766 + x15765;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15768 = x15767 + x15764;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15769 = x15768 + x15763;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15770 = x15746 + x4179;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15771 = x15737 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15772 = x15730 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15773 = x15722 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15774 = x15773 + x15772;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15775 = x15774 + x15771;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15776 = x15775 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15777 = x15738 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15778 = x15777 + x15776;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15779 = x15737 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15780 = x15730 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15781 = x15780 + x15779;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15782 = x15781 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15783 = x15722 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15784 = x15738 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15785 = x15784 + x15783;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15786 = x15785 + x15782;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15787 = x15737 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15788 = x15787 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15789 = x15730 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15790 = x15722 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15791 = x15738 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15792 = x15791 + x15790;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15793 = x15792 + x15789;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15794 = x15793 + x15788;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15795 = x15737 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15796 = x15730 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15797 = x15722 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15798 = x15738 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15799 = x15798 + x15797;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15800 = x15799 + x15796;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15801 = x15800 + x15795;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15802 = x15778 + x4281;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15803 = x15769 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15804 = x15762 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15805 = x15754 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15806 = x15805 + x15804;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15807 = x15806 + x15803;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15808 = x15807 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15809 = x15770 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15810 = x15809 + x15808;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15811 = x15769 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15812 = x15762 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15813 = x15812 + x15811;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15814 = x15813 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15815 = x15754 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15816 = x15770 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15817 = x15816 + x15815;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15818 = x15817 + x15814;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15819 = x15769 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15820 = x15819 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15821 = x15762 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15822 = x15754 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15823 = x15770 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15824 = x15823 + x15822;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15825 = x15824 + x15821;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15826 = x15825 + x15820;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15827 = x15769 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15828 = x15762 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15829 = x15754 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15830 = x15770 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15831 = x15830 + x15829;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15832 = x15831 + x15828;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15833 = x15832 + x15827;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15834 = x15810 + x4180;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15835 = x15801 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15836 = x15794 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15837 = x15786 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15838 = x15837 + x15836;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15839 = x15838 + x15835;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15840 = x15839 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15841 = x15802 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15842 = x15841 + x15840;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15843 = x15801 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15844 = x15794 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15845 = x15844 + x15843;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15846 = x15845 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15847 = x15786 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15848 = x15802 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15849 = x15848 + x15847;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15850 = x15849 + x15846;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15851 = x15801 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15852 = x15851 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15853 = x15794 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15854 = x15786 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15855 = x15802 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15856 = x15855 + x15854;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15857 = x15856 + x15853;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15858 = x15857 + x15852;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15859 = x15801 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15860 = x15794 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15861 = x15786 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15862 = x15802 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15863 = x15862 + x15861;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15864 = x15863 + x15860;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15865 = x15864 + x15859;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15866 = x15842 + x4282;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15867 = x15833 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15868 = x15826 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15869 = x15818 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15870 = x15869 + x15868;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15871 = x15870 + x15867;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15872 = x15871 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15873 = x15834 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15874 = x15873 + x15872;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15875 = x15833 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15876 = x15826 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15877 = x15876 + x15875;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15878 = x15877 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15879 = x15818 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15880 = x15834 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15881 = x15880 + x15879;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15882 = x15881 + x15878;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15883 = x15833 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15884 = x15883 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15885 = x15826 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15886 = x15818 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15887 = x15834 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15888 = x15887 + x15886;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15889 = x15888 + x15885;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15890 = x15889 + x15884;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15891 = x15833 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15892 = x15826 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15893 = x15818 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15894 = x15834 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15895 = x15894 + x15893;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15896 = x15895 + x15892;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15897 = x15896 + x15891;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15898 = x15874 + x4181;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15899 = x15865 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15900 = x15858 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15901 = x15850 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15902 = x15901 + x15900;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15903 = x15902 + x15899;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15904 = x15903 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15905 = x15866 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15906 = x15905 + x15904;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15907 = x15865 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15908 = x15858 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15909 = x15908 + x15907;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15910 = x15909 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15911 = x15850 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15912 = x15866 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15913 = x15912 + x15911;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15914 = x15913 + x15910;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15915 = x15865 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15916 = x15915 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15917 = x15858 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15918 = x15850 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15919 = x15866 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15920 = x15919 + x15918;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15921 = x15920 + x15917;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15922 = x15921 + x15916;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15923 = x15865 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15924 = x15858 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15925 = x15850 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15926 = x15866 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15927 = x15926 + x15925;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15928 = x15927 + x15924;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15929 = x15928 + x15923;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15930 = x15906 + x4283;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15931 = x15897 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15932 = x15890 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15933 = x15882 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15934 = x15933 + x15932;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15935 = x15934 + x15931;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15936 = x15935 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15937 = x15898 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15938 = x15937 + x15936;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15939 = x15897 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15940 = x15890 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15941 = x15940 + x15939;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15942 = x15941 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15943 = x15882 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15944 = x15898 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15945 = x15944 + x15943;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15946 = x15945 + x15942;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15947 = x15897 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15948 = x15947 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15949 = x15890 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15950 = x15882 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15951 = x15898 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15952 = x15951 + x15950;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15953 = x15952 + x15949;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15954 = x15953 + x15948;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15955 = x15897 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15956 = x15890 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15957 = x15882 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15958 = x15898 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15959 = x15958 + x15957;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15960 = x15959 + x15956;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15961 = x15960 + x15955;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15962 = x15938 + x4182;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15963 = x15929 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15964 = x15922 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15965 = x15914 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15966 = x15965 + x15964;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15967 = x15966 + x15963;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15968 = x15967 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15969 = x15930 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15970 = x15969 + x15968;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15971 = x15929 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15972 = x15922 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15973 = x15972 + x15971;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15974 = x15973 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15975 = x15914 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15976 = x15930 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15977 = x15976 + x15975;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15978 = x15977 + x15974;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15979 = x15929 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15980 = x15979 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15981 = x15922 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15982 = x15914 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15983 = x15930 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15984 = x15983 + x15982;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15985 = x15984 + x15981;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15986 = x15985 + x15980;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15987 = x15929 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15988 = x15922 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15989 = x15914 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15990 = x15930 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15991 = x15990 + x15989;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15992 = x15991 + x15988;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15993 = x15992 + x15987;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x15994 = x15970 + x4284;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15995 = x15961 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15996 = x15954 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15997 = x15946 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15998 = x15997 + x15996;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x15999 = x15998 + x15995;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16000 = x15999 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16001 = x15962 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16002 = x16001 + x16000;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16003 = x15961 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16004 = x15954 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16005 = x16004 + x16003;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16006 = x16005 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16007 = x15946 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16008 = x15962 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16009 = x16008 + x16007;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16010 = x16009 + x16006;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16011 = x15961 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16012 = x16011 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16013 = x15954 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16014 = x15946 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16015 = x15962 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16016 = x16015 + x16014;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16017 = x16016 + x16013;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16018 = x16017 + x16012;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16019 = x15961 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16020 = x15954 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16021 = x15946 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16022 = x15962 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16023 = x16022 + x16021;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16024 = x16023 + x16020;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16025 = x16024 + x16019;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16026 = x16002 + x4183;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16027 = x15993 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16028 = x15986 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16029 = x15978 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16030 = x16029 + x16028;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16031 = x16030 + x16027;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16032 = x16031 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16033 = x15994 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16034 = x16033 + x16032;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16035 = x15993 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16036 = x15986 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16037 = x16036 + x16035;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16038 = x16037 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16039 = x15978 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16040 = x15994 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16041 = x16040 + x16039;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16042 = x16041 + x16038;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16043 = x15993 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16044 = x16043 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16045 = x15986 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16046 = x15978 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16047 = x15994 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16048 = x16047 + x16046;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16049 = x16048 + x16045;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16050 = x16049 + x16044;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16051 = x15993 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16052 = x15986 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16053 = x15978 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16054 = x15994 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16055 = x16054 + x16053;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16056 = x16055 + x16052;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16057 = x16056 + x16051;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16058 = x16034 + x4285;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16059 = x16025 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16060 = x16018 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16061 = x16010 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16062 = x16061 + x16060;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16063 = x16062 + x16059;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16064 = x16063 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16065 = x16026 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16066 = x16065 + x16064;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16067 = x16025 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16068 = x16018 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16069 = x16068 + x16067;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16070 = x16069 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16071 = x16010 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16072 = x16026 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16073 = x16072 + x16071;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16074 = x16073 + x16070;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16075 = x16025 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16076 = x16075 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16077 = x16018 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16078 = x16010 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16079 = x16026 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16080 = x16079 + x16078;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16081 = x16080 + x16077;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16082 = x16081 + x16076;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16083 = x16025 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16084 = x16018 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16085 = x16010 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16086 = x16026 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16087 = x16086 + x16085;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16088 = x16087 + x16084;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16089 = x16088 + x16083;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16090 = x16066 + x4184;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16091 = x16057 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16092 = x16050 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16093 = x16042 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16094 = x16093 + x16092;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16095 = x16094 + x16091;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16096 = x16095 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16097 = x16058 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16098 = x16097 + x16096;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16099 = x16057 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16100 = x16050 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16101 = x16100 + x16099;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16102 = x16101 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16103 = x16042 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16104 = x16058 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16105 = x16104 + x16103;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16106 = x16105 + x16102;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16107 = x16057 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16108 = x16107 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16109 = x16050 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16110 = x16042 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16111 = x16058 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16112 = x16111 + x16110;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16113 = x16112 + x16109;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16114 = x16113 + x16108;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16115 = x16057 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16116 = x16050 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16117 = x16042 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16118 = x16058 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16119 = x16118 + x16117;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16120 = x16119 + x16116;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16121 = x16120 + x16115;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16122 = x16098 + x4286;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16123 = x16089 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16124 = x16082 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16125 = x16074 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16126 = x16125 + x16124;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16127 = x16126 + x16123;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16128 = x16127 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16129 = x16090 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16130 = x16129 + x16128;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16131 = x16089 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16132 = x16082 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16133 = x16132 + x16131;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16134 = x16133 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16135 = x16074 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16136 = x16090 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16137 = x16136 + x16135;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16138 = x16137 + x16134;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16139 = x16089 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16140 = x16139 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16141 = x16082 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16142 = x16074 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16143 = x16090 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16144 = x16143 + x16142;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16145 = x16144 + x16141;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16146 = x16145 + x16140;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16147 = x16089 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16148 = x16082 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16149 = x16074 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16150 = x16090 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16151 = x16150 + x16149;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16152 = x16151 + x16148;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16153 = x16152 + x16147;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16154 = x16130 + x4185;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16155 = x16121 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16156 = x16114 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16157 = x16106 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16158 = x16157 + x16156;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16159 = x16158 + x16155;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16160 = x16159 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16161 = x16122 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16162 = x16161 + x16160;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16163 = x16121 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16164 = x16114 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16165 = x16164 + x16163;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16166 = x16165 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16167 = x16106 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16168 = x16122 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16169 = x16168 + x16167;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16170 = x16169 + x16166;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16171 = x16121 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16172 = x16171 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16173 = x16114 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16174 = x16106 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16175 = x16122 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16176 = x16175 + x16174;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16177 = x16176 + x16173;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16178 = x16177 + x16172;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16179 = x16121 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16180 = x16114 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16181 = x16106 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16182 = x16122 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16183 = x16182 + x16181;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16184 = x16183 + x16180;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16185 = x16184 + x16179;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16186 = x16162 + x4287;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16187 = x16153 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16188 = x16146 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16189 = x16138 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16190 = x16189 + x16188;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16191 = x16190 + x16187;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16192 = x16191 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16193 = x16154 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16194 = x16193 + x16192;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16195 = x16153 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16196 = x16146 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16197 = x16196 + x16195;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16198 = x16197 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16199 = x16138 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16200 = x16154 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16201 = x16200 + x16199;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16202 = x16201 + x16198;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16203 = x16153 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16204 = x16203 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16205 = x16146 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16206 = x16138 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16207 = x16154 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16208 = x16207 + x16206;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16209 = x16208 + x16205;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16210 = x16209 + x16204;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16211 = x16153 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16212 = x16146 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16213 = x16138 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16214 = x16154 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16215 = x16214 + x16213;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16216 = x16215 + x16212;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16217 = x16216 + x16211;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16218 = x16194 + x4186;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16219 = x16185 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16220 = x16178 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16221 = x16170 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16222 = x16221 + x16220;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16223 = x16222 + x16219;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16224 = x16223 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16225 = x16186 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16226 = x16225 + x16224;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16227 = x16185 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16228 = x16178 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16229 = x16228 + x16227;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16230 = x16229 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16231 = x16170 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16232 = x16186 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16233 = x16232 + x16231;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16234 = x16233 + x16230;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16235 = x16185 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16236 = x16235 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16237 = x16178 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16238 = x16170 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16239 = x16186 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16240 = x16239 + x16238;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16241 = x16240 + x16237;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16242 = x16241 + x16236;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16243 = x16185 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16244 = x16178 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16245 = x16170 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16246 = x16186 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16247 = x16246 + x16245;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16248 = x16247 + x16244;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16249 = x16248 + x16243;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16250 = x16226 + x4288;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16251 = x16217 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16252 = x16210 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16253 = x16202 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16254 = x16253 + x16252;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16255 = x16254 + x16251;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16256 = x16255 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16257 = x16218 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16258 = x16257 + x16256;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16259 = x16217 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16260 = x16210 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16261 = x16260 + x16259;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16262 = x16261 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16263 = x16202 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16264 = x16218 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16265 = x16264 + x16263;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16266 = x16265 + x16262;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16267 = x16217 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16268 = x16267 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16269 = x16210 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16270 = x16202 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16271 = x16218 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16272 = x16271 + x16270;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16273 = x16272 + x16269;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16274 = x16273 + x16268;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16275 = x16217 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16276 = x16210 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16277 = x16202 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16278 = x16218 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16279 = x16278 + x16277;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16280 = x16279 + x16276;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16281 = x16280 + x16275;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16282 = x16258 + x4273;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16283 = x16249 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16284 = x16242 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16285 = x16234 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16286 = x16285 + x16284;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16287 = x16286 + x16283;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16288 = x16287 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16289 = x16250 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16290 = x16289 + x16288;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16291 = x16249 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16292 = x16242 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16293 = x16292 + x16291;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16294 = x16293 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16295 = x16234 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16296 = x16250 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16297 = x16296 + x16295;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16298 = x16297 + x16294;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16299 = x16249 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16300 = x16299 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16301 = x16242 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16302 = x16234 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16303 = x16250 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16304 = x16303 + x16302;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16305 = x16304 + x16301;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16306 = x16305 + x16300;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16307 = x16249 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16308 = x16242 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16309 = x16234 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16310 = x16250 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16311 = x16310 + x16309;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16312 = x16311 + x16308;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16313 = x16312 + x16307;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16314 = x16290 + x4289;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16315 = x16281 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16316 = x16274 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16317 = x16266 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16318 = x16317 + x16316;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16319 = x16318 + x16315;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16320 = x16319 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16321 = x16282 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16322 = x16321 + x16320;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16323 = x16281 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16324 = x16274 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16325 = x16324 + x16323;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16326 = x16325 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16327 = x16266 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16328 = x16282 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16329 = x16328 + x16327;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16330 = x16329 + x16326;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16331 = x16281 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16332 = x16331 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16333 = x16274 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16334 = x16266 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16335 = x16282 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16336 = x16335 + x16334;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16337 = x16336 + x16333;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16338 = x16337 + x16332;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16339 = x16281 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16340 = x16274 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16341 = x16266 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16342 = x16282 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16343 = x16342 + x16341;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16344 = x16343 + x16340;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16345 = x16344 + x16339;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16346 = x16322 + x4274;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16347 = x16313 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16348 = x16306 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16349 = x16298 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16350 = x16349 + x16348;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16351 = x16350 + x16347;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16352 = x16351 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16353 = x16314 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16354 = x16353 + x16352;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16355 = x16313 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16356 = x16306 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16357 = x16356 + x16355;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16358 = x16357 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16359 = x16298 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16360 = x16314 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16361 = x16360 + x16359;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16362 = x16361 + x16358;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16363 = x16313 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16364 = x16363 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16365 = x16306 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16366 = x16298 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16367 = x16314 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16368 = x16367 + x16366;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16369 = x16368 + x16365;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16370 = x16369 + x16364;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16371 = x16313 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16372 = x16306 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16373 = x16298 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16374 = x16314 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16375 = x16374 + x16373;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16376 = x16375 + x16372;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16377 = x16376 + x16371;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16378 = x16354 + x4290;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16379 = x16345 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16380 = x16338 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16381 = x16330 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16382 = x16381 + x16380;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16383 = x16382 + x16379;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16384 = x16383 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16385 = x16346 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16386 = x16385 + x16384;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16387 = x16345 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16388 = x16338 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16389 = x16388 + x16387;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16390 = x16389 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16391 = x16330 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16392 = x16346 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16393 = x16392 + x16391;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16394 = x16393 + x16390;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16395 = x16345 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16396 = x16395 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16397 = x16338 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16398 = x16330 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16399 = x16346 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16400 = x16399 + x16398;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16401 = x16400 + x16397;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16402 = x16401 + x16396;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16403 = x16345 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16404 = x16338 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16405 = x16330 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16406 = x16346 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16407 = x16406 + x16405;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16408 = x16407 + x16404;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16409 = x16408 + x16403;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16410 = x16386 + x4275;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16411 = x16377 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16412 = x16370 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16413 = x16362 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16414 = x16413 + x16412;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16415 = x16414 + x16411;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16416 = x16415 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16417 = x16378 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16418 = x16417 + x16416;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16419 = x16377 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16420 = x16370 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16421 = x16420 + x16419;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16422 = x16421 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16423 = x16362 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16424 = x16378 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16425 = x16424 + x16423;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16426 = x16425 + x16422;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16427 = x16377 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16428 = x16427 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16429 = x16370 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16430 = x16362 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16431 = x16378 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16432 = x16431 + x16430;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16433 = x16432 + x16429;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16434 = x16433 + x16428;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16435 = x16377 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16436 = x16370 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16437 = x16362 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16438 = x16378 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16439 = x16438 + x16437;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16440 = x16439 + x16436;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16441 = x16440 + x16435;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16442 = x16418 + x4291;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16443 = x16409 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16444 = x16402 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16445 = x16394 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16446 = x16445 + x16444;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16447 = x16446 + x16443;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16448 = x16447 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16449 = x16410 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16450 = x16449 + x16448;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16451 = x16409 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16452 = x16402 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16453 = x16452 + x16451;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16454 = x16453 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16455 = x16394 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16456 = x16410 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16457 = x16456 + x16455;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16458 = x16457 + x16454;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16459 = x16409 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16460 = x16459 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16461 = x16402 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16462 = x16394 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16463 = x16410 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16464 = x16463 + x16462;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16465 = x16464 + x16461;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16466 = x16465 + x16460;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16467 = x16409 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16468 = x16402 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16469 = x16394 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16470 = x16410 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16471 = x16470 + x16469;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16472 = x16471 + x16468;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16473 = x16472 + x16467;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16474 = x16450 + x4276;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16475 = x16441 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16476 = x16434 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16477 = x16426 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16478 = x16477 + x16476;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16479 = x16478 + x16475;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16480 = x16479 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16481 = x16442 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16482 = x16481 + x16480;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16483 = x16441 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16484 = x16434 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16485 = x16484 + x16483;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16486 = x16485 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16487 = x16426 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16488 = x16442 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16489 = x16488 + x16487;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16490 = x16489 + x16486;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16491 = x16441 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16492 = x16491 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16493 = x16434 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16494 = x16426 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16495 = x16442 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16496 = x16495 + x16494;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16497 = x16496 + x16493;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16498 = x16497 + x16492;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16499 = x16441 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16500 = x16434 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16501 = x16426 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16502 = x16442 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16503 = x16502 + x16501;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16504 = x16503 + x16500;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16505 = x16504 + x16499;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16506 = x16482 + x4292;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16507 = x16473 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16508 = x16466 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16509 = x16458 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16510 = x16509 + x16508;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16511 = x16510 + x16507;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16512 = x16511 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16513 = x16474 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16514 = x16513 + x16512;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16515 = x16473 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16516 = x16466 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16517 = x16516 + x16515;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16518 = x16517 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16519 = x16458 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16520 = x16474 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16521 = x16520 + x16519;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16522 = x16521 + x16518;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16523 = x16473 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16524 = x16523 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16525 = x16466 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16526 = x16458 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16527 = x16474 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16528 = x16527 + x16526;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16529 = x16528 + x16525;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16530 = x16529 + x16524;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16531 = x16473 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16532 = x16466 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16533 = x16458 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16534 = x16474 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16535 = x16534 + x16533;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16536 = x16535 + x16532;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16537 = x16536 + x16531;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":478:0)
  auto x16538 = x16514 + x4277;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16539 = x16505 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16540 = x16498 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16541 = x16490 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16542 = x16541 + x16540;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16543 = x16542 + x16539;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16544 = x16543 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16545 = x16506 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16546 = x16545 + x16544;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16547 = x16505 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16548 = x16498 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16549 = x16548 + x16547;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16550 = x16549 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16551 = x16490 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16552 = x16506 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16553 = x16552 + x16551;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16554 = x16553 + x16550;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16555 = x16505 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16556 = x16555 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16557 = x16498 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16558 = x16490 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16559 = x16506 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16560 = x16559 + x16558;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16561 = x16560 + x16557;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16562 = x16561 + x16556;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16563 = x16505 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16564 = x16498 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16565 = x16490 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16566 = x16506 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16567 = x16566 + x16565;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16568 = x16567 + x16564;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16569 = x16568 + x16563;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":480:0)
  auto x16570 = x16546 + x4293;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/Reg"("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":492:0))
  auto x16571 = args[2][180 * steps + ((cycle - kInvRate * 5) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":493:0)
  auto x16572 = x16571 * x1203;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16573 = x4144 + x16572;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/Reg"("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":492:0))
  auto x16574 = args[2][181 * steps + ((cycle - kInvRate * 5) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":493:0)
  auto x16575 = x16574 * x1203;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16576 = x4145 + x16575;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16577 = x16573 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16578 = x16573 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16579 = x16573 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16580 = x16573 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16581 = x16577 + x16576;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/Reg"("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":492:0))
  auto x16582 = args[2][182 * steps + ((cycle - kInvRate * 5) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":493:0)
  auto x16583 = x16582 * x1203;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16584 = x4146 + x16583;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16585 = x16580 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16586 = x16579 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16587 = x16578 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16588 = x16587 + x16586;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16589 = x16588 + x16585;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16590 = x16589 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16591 = x16581 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16592 = x16591 + x16590;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16593 = x16580 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16594 = x16579 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16595 = x16594 + x16593;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16596 = x16595 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16597 = x16578 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16598 = x16581 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16599 = x16598 + x16597;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16600 = x16599 + x16596;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16601 = x16580 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16602 = x16601 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16603 = x16579 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16604 = x16578 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16605 = x16581 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16606 = x16605 + x16604;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16607 = x16606 + x16603;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16608 = x16607 + x16602;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16609 = x16580 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16610 = x16579 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16611 = x16578 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16612 = x16581 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16613 = x16612 + x16611;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16614 = x16613 + x16610;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16615 = x16614 + x16609;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16616 = x16592 + x16584;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/Reg"("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":492:0))
  auto x16617 = args[2][183 * steps + ((cycle - kInvRate * 5) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":493:0)
  auto x16618 = x16617 * x1203;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16619 = x4147 + x16618;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16620 = x16615 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16621 = x16608 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16622 = x16600 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16623 = x16622 + x16621;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16624 = x16623 + x16620;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16625 = x16624 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16626 = x16616 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16627 = x16626 + x16625;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16628 = x16615 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16629 = x16608 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16630 = x16629 + x16628;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16631 = x16630 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16632 = x16600 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16633 = x16616 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16634 = x16633 + x16632;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16635 = x16634 + x16631;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16636 = x16615 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16637 = x16636 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16638 = x16608 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16639 = x16600 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16640 = x16616 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16641 = x16640 + x16639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16642 = x16641 + x16638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16643 = x16642 + x16637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16644 = x16615 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16645 = x16608 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16646 = x16600 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16647 = x16616 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16648 = x16647 + x16646;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16649 = x16648 + x16645;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16650 = x16649 + x16644;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16651 = x16627 + x16619;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/Reg"("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":492:0))
  auto x16652 = args[2][184 * steps + ((cycle - kInvRate * 5) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":493:0)
  auto x16653 = x16652 * x1203;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16654 = x4148 + x16653;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16655 = x16650 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16656 = x16643 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16657 = x16635 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16658 = x16657 + x16656;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16659 = x16658 + x16655;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16660 = x16659 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16661 = x16651 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16662 = x16661 + x16660;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16663 = x16650 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16664 = x16643 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16665 = x16664 + x16663;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16666 = x16665 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16667 = x16635 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16668 = x16651 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16669 = x16668 + x16667;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16670 = x16669 + x16666;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16671 = x16650 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16672 = x16671 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16673 = x16643 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16674 = x16635 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16675 = x16651 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16676 = x16675 + x16674;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16677 = x16676 + x16673;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16678 = x16677 + x16672;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16679 = x16650 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16680 = x16643 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16681 = x16635 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16682 = x16651 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16683 = x16682 + x16681;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16684 = x16683 + x16680;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16685 = x16684 + x16679;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16686 = x16662 + x16654;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/Reg"("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":492:0))
  auto x16687 = args[2][185 * steps + ((cycle - kInvRate * 5) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":493:0)
  auto x16688 = x16687 * x1203;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16689 = x4149 + x16688;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16690 = x16685 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16691 = x16678 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16692 = x16670 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16693 = x16692 + x16691;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16694 = x16693 + x16690;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16695 = x16694 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16696 = x16686 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16697 = x16696 + x16695;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16698 = x16685 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16699 = x16678 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16700 = x16699 + x16698;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16701 = x16700 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16702 = x16670 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16703 = x16686 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16704 = x16703 + x16702;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16705 = x16704 + x16701;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16706 = x16685 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16707 = x16706 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16708 = x16678 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16709 = x16670 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16710 = x16686 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16711 = x16710 + x16709;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16712 = x16711 + x16708;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16713 = x16712 + x16707;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16714 = x16685 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16715 = x16678 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16716 = x16670 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16717 = x16686 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16718 = x16717 + x16716;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16719 = x16718 + x16715;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16720 = x16719 + x16714;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16721 = x16697 + x16689;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/Reg"("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":492:0))
  auto x16722 = args[2][186 * steps + ((cycle - kInvRate * 5) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":493:0)
  auto x16723 = x16722 * x1203;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16724 = x4150 + x16723;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16725 = x16720 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16726 = x16713 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16727 = x16705 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16728 = x16727 + x16726;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16729 = x16728 + x16725;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16730 = x16729 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16731 = x16721 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16732 = x16731 + x16730;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16733 = x16720 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16734 = x16713 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16735 = x16734 + x16733;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16736 = x16735 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16737 = x16705 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16738 = x16721 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16739 = x16738 + x16737;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16740 = x16739 + x16736;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16741 = x16720 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16742 = x16741 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16743 = x16713 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16744 = x16705 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16745 = x16721 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16746 = x16745 + x16744;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16747 = x16746 + x16743;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16748 = x16747 + x16742;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16749 = x16720 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16750 = x16713 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16751 = x16705 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16752 = x16721 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16753 = x16752 + x16751;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16754 = x16753 + x16750;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16755 = x16754 + x16749;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16756 = x16732 + x16724;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/Reg"("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":492:0))
  auto x16757 = args[2][187 * steps + ((cycle - kInvRate * 5) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":493:0)
  auto x16758 = x16757 * x1203;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16759 = x4151 + x16758;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16760 = x16755 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16761 = x16748 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16762 = x16740 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16763 = x16762 + x16761;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16764 = x16763 + x16760;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16765 = x16764 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16766 = x16756 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16767 = x16766 + x16765;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16768 = x16755 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16769 = x16748 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16770 = x16769 + x16768;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16771 = x16770 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16772 = x16740 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16773 = x16756 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16774 = x16773 + x16772;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16775 = x16774 + x16771;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16776 = x16755 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16777 = x16776 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16778 = x16748 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16779 = x16740 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16780 = x16756 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16781 = x16780 + x16779;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16782 = x16781 + x16778;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16783 = x16782 + x16777;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16784 = x16755 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16785 = x16748 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16786 = x16740 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16787 = x16756 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16788 = x16787 + x16786;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16789 = x16788 + x16785;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16790 = x16789 + x16784;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16791 = x16767 + x16759;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/Reg"("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":492:0))
  auto x16792 = args[2][188 * steps + ((cycle - kInvRate * 5) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":493:0)
  auto x16793 = x16792 * x1203;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16794 = x4152 + x16793;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16795 = x16790 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16796 = x16783 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16797 = x16775 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16798 = x16797 + x16796;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16799 = x16798 + x16795;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16800 = x16799 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16801 = x16791 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16802 = x16801 + x16800;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16803 = x16790 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16804 = x16783 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16805 = x16804 + x16803;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16806 = x16805 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16807 = x16775 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16808 = x16791 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16809 = x16808 + x16807;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16810 = x16809 + x16806;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16811 = x16790 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16812 = x16811 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16813 = x16783 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16814 = x16775 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16815 = x16791 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16816 = x16815 + x16814;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16817 = x16816 + x16813;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16818 = x16817 + x16812;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16819 = x16790 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16820 = x16783 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16821 = x16775 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16822 = x16791 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16823 = x16822 + x16821;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16824 = x16823 + x16820;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16825 = x16824 + x16819;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16826 = x16802 + x16794;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/Reg"("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":492:0))
  auto x16827 = args[2][189 * steps + ((cycle - kInvRate * 5) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":493:0)
  auto x16828 = x16827 * x1203;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16829 = x4153 + x16828;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16830 = x16825 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16831 = x16818 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16832 = x16810 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16833 = x16832 + x16831;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16834 = x16833 + x16830;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16835 = x16834 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16836 = x16826 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16837 = x16836 + x16835;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16838 = x16825 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16839 = x16818 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16840 = x16839 + x16838;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16841 = x16840 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16842 = x16810 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16843 = x16826 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16844 = x16843 + x16842;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16845 = x16844 + x16841;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16846 = x16825 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16847 = x16846 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16848 = x16818 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16849 = x16810 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16850 = x16826 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16851 = x16850 + x16849;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16852 = x16851 + x16848;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16853 = x16852 + x16847;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16854 = x16825 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16855 = x16818 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16856 = x16810 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16857 = x16826 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16858 = x16857 + x16856;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16859 = x16858 + x16855;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16860 = x16859 + x16854;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16861 = x16837 + x16829;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/Reg"("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":492:0))
  auto x16862 = args[2][190 * steps + ((cycle - kInvRate * 5) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":493:0)
  auto x16863 = x16862 * x1203;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16864 = x4154 + x16863;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16865 = x16860 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16866 = x16853 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16867 = x16845 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16868 = x16867 + x16866;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16869 = x16868 + x16865;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16870 = x16869 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16871 = x16861 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16872 = x16871 + x16870;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16873 = x16860 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16874 = x16853 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16875 = x16874 + x16873;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16876 = x16875 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16877 = x16845 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16878 = x16861 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16879 = x16878 + x16877;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16880 = x16879 + x16876;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16881 = x16860 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16882 = x16881 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16883 = x16853 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16884 = x16845 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16885 = x16861 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16886 = x16885 + x16884;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16887 = x16886 + x16883;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16888 = x16887 + x16882;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16889 = x16860 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16890 = x16853 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16891 = x16845 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16892 = x16861 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16893 = x16892 + x16891;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16894 = x16893 + x16890;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16895 = x16894 + x16889;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16896 = x16872 + x16864;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/Reg"("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":492:0))
  auto x16897 = args[2][191 * steps + ((cycle - kInvRate * 5) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":493:0)
  auto x16898 = x16897 * x1203;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16899 = x4251 + x16898;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16900 = x16895 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16901 = x16888 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16902 = x16880 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16903 = x16902 + x16901;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16904 = x16903 + x16900;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16905 = x16904 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16906 = x16896 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16907 = x16906 + x16905;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16908 = x16895 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16909 = x16888 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16910 = x16909 + x16908;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16911 = x16910 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16912 = x16880 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16913 = x16896 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16914 = x16913 + x16912;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16915 = x16914 + x16911;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16916 = x16895 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16917 = x16916 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16918 = x16888 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16919 = x16880 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16920 = x16896 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16921 = x16920 + x16919;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16922 = x16921 + x16918;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16923 = x16922 + x16917;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16924 = x16895 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16925 = x16888 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16926 = x16880 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16927 = x16896 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16928 = x16927 + x16926;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16929 = x16928 + x16925;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16930 = x16929 + x16924;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16931 = x16907 + x16899;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/Reg"("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":492:0))
  auto x16932 = args[2][192 * steps + ((cycle - kInvRate * 5) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":493:0)
  auto x16933 = x16932 * x1203;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16934 = x4252 + x16933;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16935 = x16930 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16936 = x16923 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16937 = x16915 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16938 = x16937 + x16936;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16939 = x16938 + x16935;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16940 = x16939 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16941 = x16931 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16942 = x16941 + x16940;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16943 = x16930 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16944 = x16923 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16945 = x16944 + x16943;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16946 = x16945 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16947 = x16915 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16948 = x16931 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16949 = x16948 + x16947;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16950 = x16949 + x16946;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16951 = x16930 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16952 = x16951 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16953 = x16923 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16954 = x16915 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16955 = x16931 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16956 = x16955 + x16954;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16957 = x16956 + x16953;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16958 = x16957 + x16952;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16959 = x16930 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16960 = x16923 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16961 = x16915 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16962 = x16931 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16963 = x16962 + x16961;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16964 = x16963 + x16960;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16965 = x16964 + x16959;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16966 = x16942 + x16934;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/Reg"("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":492:0))
  auto x16967 = args[2][193 * steps + ((cycle - kInvRate * 5) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":493:0)
  auto x16968 = x16967 * x1203;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16969 = x4253 + x16968;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16970 = x16965 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16971 = x16958 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16972 = x16950 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16973 = x16972 + x16971;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16974 = x16973 + x16970;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16975 = x16974 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16976 = x16966 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16977 = x16976 + x16975;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16978 = x16965 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16979 = x16958 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16980 = x16979 + x16978;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16981 = x16980 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16982 = x16950 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16983 = x16966 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16984 = x16983 + x16982;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16985 = x16984 + x16981;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16986 = x16965 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16987 = x16986 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16988 = x16958 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16989 = x16950 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16990 = x16966 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16991 = x16990 + x16989;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16992 = x16991 + x16988;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16993 = x16992 + x16987;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16994 = x16965 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16995 = x16958 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16996 = x16950 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16997 = x16966 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16998 = x16997 + x16996;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x16999 = x16998 + x16995;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17000 = x16999 + x16994;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17001 = x16977 + x16969;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/Reg"("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":492:0))
  auto x17002 = args[2][194 * steps + ((cycle - kInvRate * 5) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":493:0)
  auto x17003 = x17002 * x1203;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17004 = x4254 + x17003;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17005 = x17000 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17006 = x16993 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17007 = x16985 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17008 = x17007 + x17006;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17009 = x17008 + x17005;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17010 = x17009 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17011 = x17001 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17012 = x17011 + x17010;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17013 = x17000 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17014 = x16993 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17015 = x17014 + x17013;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17016 = x17015 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17017 = x16985 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17018 = x17001 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17019 = x17018 + x17017;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17020 = x17019 + x17016;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17021 = x17000 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17022 = x17021 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17023 = x16993 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17024 = x16985 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17025 = x17001 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17026 = x17025 + x17024;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17027 = x17026 + x17023;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17028 = x17027 + x17022;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17029 = x17000 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17030 = x16993 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17031 = x16985 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17032 = x17001 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17033 = x17032 + x17031;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17034 = x17033 + x17030;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17035 = x17034 + x17029;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17036 = x17012 + x17004;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/Reg"("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":492:0))
  auto x17037 = args[2][195 * steps + ((cycle - kInvRate * 5) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":493:0)
  auto x17038 = x17037 * x1203;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17039 = x4255 + x17038;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17040 = x17035 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17041 = x17028 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17042 = x17020 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17043 = x17042 + x17041;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17044 = x17043 + x17040;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17045 = x17044 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17046 = x17036 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17047 = x17046 + x17045;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17048 = x17035 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17049 = x17028 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17050 = x17049 + x17048;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17051 = x17050 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17052 = x17020 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17053 = x17036 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17054 = x17053 + x17052;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17055 = x17054 + x17051;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17056 = x17035 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17057 = x17056 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17058 = x17028 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17059 = x17020 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17060 = x17036 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17061 = x17060 + x17059;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17062 = x17061 + x17058;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17063 = x17062 + x17057;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17064 = x17035 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17065 = x17028 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17066 = x17020 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17067 = x17036 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17068 = x17067 + x17066;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17069 = x17068 + x17065;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17070 = x17069 + x17064;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17071 = x17047 + x17039;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/Reg"("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":492:0))
  auto x17072 = args[2][196 * steps + ((cycle - kInvRate * 5) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":493:0)
  auto x17073 = x17072 * x1203;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17074 = x4256 + x17073;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17075 = x17070 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17076 = x17063 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17077 = x17055 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17078 = x17077 + x17076;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17079 = x17078 + x17075;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17080 = x17079 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17081 = x17071 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17082 = x17081 + x17080;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17083 = x17070 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17084 = x17063 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17085 = x17084 + x17083;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17086 = x17085 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17087 = x17055 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17088 = x17071 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17089 = x17088 + x17087;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17090 = x17089 + x17086;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17091 = x17070 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17092 = x17091 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17093 = x17063 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17094 = x17055 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17095 = x17071 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17096 = x17095 + x17094;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17097 = x17096 + x17093;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17098 = x17097 + x17092;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17099 = x17070 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17100 = x17063 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17101 = x17055 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17102 = x17071 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17103 = x17102 + x17101;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17104 = x17103 + x17100;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17105 = x17104 + x17099;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17106 = x17082 + x17074;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/Reg"("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":492:0))
  auto x17107 = args[2][197 * steps + ((cycle - kInvRate * 5) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":493:0)
  auto x17108 = x17107 * x1203;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17109 = x4257 + x17108;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17110 = x17105 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17111 = x17098 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17112 = x17090 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17113 = x17112 + x17111;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17114 = x17113 + x17110;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17115 = x17114 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17116 = x17106 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17117 = x17116 + x17115;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17118 = x17105 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17119 = x17098 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17120 = x17119 + x17118;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17121 = x17120 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17122 = x17090 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17123 = x17106 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17124 = x17123 + x17122;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17125 = x17124 + x17121;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17126 = x17105 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17127 = x17126 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17128 = x17098 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17129 = x17090 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17130 = x17106 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17131 = x17130 + x17129;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17132 = x17131 + x17128;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17133 = x17132 + x17127;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17134 = x17105 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17135 = x17098 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17136 = x17090 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17137 = x17106 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17138 = x17137 + x17136;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17139 = x17138 + x17135;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17140 = x17139 + x17134;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17141 = x17117 + x17109;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/Reg"("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":492:0))
  auto x17142 = args[2][198 * steps + ((cycle - kInvRate * 5) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":493:0)
  auto x17143 = x17142 * x1203;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17144 = x4258 + x17143;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17145 = x17140 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17146 = x17133 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17147 = x17125 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17148 = x17147 + x17146;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17149 = x17148 + x17145;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17150 = x17149 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17151 = x17141 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17152 = x17151 + x17150;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17153 = x17140 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17154 = x17133 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17155 = x17154 + x17153;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17156 = x17155 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17157 = x17125 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17158 = x17141 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17159 = x17158 + x17157;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17160 = x17159 + x17156;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17161 = x17140 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17162 = x17161 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17163 = x17133 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17164 = x17125 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17165 = x17141 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17166 = x17165 + x17164;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17167 = x17166 + x17163;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17168 = x17167 + x17162;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17169 = x17140 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17170 = x17133 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17171 = x17125 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17172 = x17141 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17173 = x17172 + x17171;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17174 = x17173 + x17170;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17175 = x17174 + x17169;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17176 = x17152 + x17144;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/Reg"("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":492:0))
  auto x17177 = args[2][199 * steps + ((cycle - kInvRate * 5) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":493:0)
  auto x17178 = x17177 * x1203;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17179 = x3082 + x17178;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17180 = x17175 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17181 = x17168 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17182 = x17160 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17183 = x17182 + x17181;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17184 = x17183 + x17180;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17185 = x17184 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17186 = x17176 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17187 = x17186 + x17185;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17188 = x17175 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17189 = x17168 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17190 = x17189 + x17188;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17191 = x17190 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17192 = x17160 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17193 = x17176 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17194 = x17193 + x17192;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17195 = x17194 + x17191;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17196 = x17175 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17197 = x17196 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17198 = x17168 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17199 = x17160 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17200 = x17176 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17201 = x17200 + x17199;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17202 = x17201 + x17198;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17203 = x17202 + x17197;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17204 = x17175 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17205 = x17168 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17206 = x17160 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17207 = x17176 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17208 = x17207 + x17206;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17209 = x17208 + x17205;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17210 = x17209 + x17204;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17211 = x17187 + x17179;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/Reg"("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":492:0))
  auto x17212 = args[2][200 * steps + ((cycle - kInvRate * 5) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":493:0)
  auto x17213 = x17212 * x1203;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17214 = x3083 + x17213;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17215 = x17210 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17216 = x17203 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17217 = x17195 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17218 = x17217 + x17216;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17219 = x17218 + x17215;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17220 = x17219 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17221 = x17211 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17222 = x17221 + x17220;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17223 = x17210 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17224 = x17203 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17225 = x17224 + x17223;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17226 = x17225 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17227 = x17195 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17228 = x17211 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17229 = x17228 + x17227;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17230 = x17229 + x17226;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17231 = x17210 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17232 = x17231 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17233 = x17203 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17234 = x17195 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17235 = x17211 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17236 = x17235 + x17234;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17237 = x17236 + x17233;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17238 = x17237 + x17232;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17239 = x17210 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17240 = x17203 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17241 = x17195 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17242 = x17211 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17243 = x17242 + x17241;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17244 = x17243 + x17240;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17245 = x17244 + x17239;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17246 = x17222 + x17214;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/Reg"("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":492:0))
  auto x17247 = args[2][201 * steps + ((cycle - kInvRate * 5) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":493:0)
  auto x17248 = x17247 * x1203;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17249 = x2816 + x17248;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17250 = x17245 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17251 = x17238 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17252 = x17230 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17253 = x17252 + x17251;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17254 = x17253 + x17250;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17255 = x17254 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17256 = x17246 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17257 = x17256 + x17255;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17258 = x17245 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17259 = x17238 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17260 = x17259 + x17258;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17261 = x17260 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17262 = x17230 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17263 = x17246 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17264 = x17263 + x17262;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17265 = x17264 + x17261;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17266 = x17245 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17267 = x17266 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17268 = x17238 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17269 = x17230 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17270 = x17246 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17271 = x17270 + x17269;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17272 = x17271 + x17268;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17273 = x17272 + x17267;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17274 = x17245 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17275 = x17238 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17276 = x17230 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17277 = x17246 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17278 = x17277 + x17276;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17279 = x17278 + x17275;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17280 = x17279 + x17274;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17281 = x17257 + x17249;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/Reg"("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":492:0))
  auto x17282 = args[2][202 * steps + ((cycle - kInvRate * 5) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":493:0)
  auto x17283 = x17282 * x1203;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17284 = x2817 + x17283;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17285 = x17280 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17286 = x17273 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17287 = x17265 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17288 = x17287 + x17286;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17289 = x17288 + x17285;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17290 = x17289 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17291 = x17281 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17292 = x17291 + x17290;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17293 = x17280 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17294 = x17273 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17295 = x17294 + x17293;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17296 = x17295 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17297 = x17265 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17298 = x17281 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17299 = x17298 + x17297;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17300 = x17299 + x17296;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17301 = x17280 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17302 = x17301 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17303 = x17273 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17304 = x17265 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17305 = x17281 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17306 = x17305 + x17304;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17307 = x17306 + x17303;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17308 = x17307 + x17302;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17309 = x17280 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17310 = x17273 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17311 = x17265 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17312 = x17281 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17313 = x17312 + x17311;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17314 = x17313 + x17310;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17315 = x17314 + x17309;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17316 = x17292 + x17284;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/Reg"("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":492:0))
  auto x17317 = args[2][203 * steps + ((cycle - kInvRate * 5) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":493:0)
  auto x17318 = x17317 * x1203;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17319 = x2818 + x17318;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17320 = x17315 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17321 = x17308 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17322 = x17300 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17323 = x17322 + x17321;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17324 = x17323 + x17320;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17325 = x17324 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17326 = x17316 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17327 = x17326 + x17325;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17328 = x17315 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17329 = x17308 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17330 = x17329 + x17328;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17331 = x17330 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17332 = x17300 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17333 = x17316 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17334 = x17333 + x17332;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17335 = x17334 + x17331;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17336 = x17315 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17337 = x17336 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17338 = x17308 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17339 = x17300 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17340 = x17316 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17341 = x17340 + x17339;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17342 = x17341 + x17338;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17343 = x17342 + x17337;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17344 = x17315 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17345 = x17308 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17346 = x17300 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17347 = x17316 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17348 = x17347 + x17346;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17349 = x17348 + x17345;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17350 = x17349 + x17344;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17351 = x17327 + x17319;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/Reg"("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":492:0))
  auto x17352 = args[2][204 * steps + ((cycle - kInvRate * 5) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":493:0)
  auto x17353 = x17352 * x1203;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17354 = x2819 + x17353;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17355 = x17350 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17356 = x17343 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17357 = x17335 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17358 = x17357 + x17356;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17359 = x17358 + x17355;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17360 = x17359 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17361 = x17351 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17362 = x17361 + x17360;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17363 = x17350 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17364 = x17343 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17365 = x17364 + x17363;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17366 = x17365 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17367 = x17335 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17368 = x17351 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17369 = x17368 + x17367;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17370 = x17369 + x17366;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17371 = x17350 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17372 = x17371 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17373 = x17343 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17374 = x17335 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17375 = x17351 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17376 = x17375 + x17374;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17377 = x17376 + x17373;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17378 = x17377 + x17372;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17379 = x17350 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17380 = x17343 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17381 = x17335 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17382 = x17351 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17383 = x17382 + x17381;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17384 = x17383 + x17380;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17385 = x17384 + x17379;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17386 = x17362 + x17354;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/Reg"("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":492:0))
  auto x17387 = args[2][205 * steps + ((cycle - kInvRate * 5) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":493:0)
  auto x17388 = x17387 * x1203;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17389 = x2820 + x17388;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17390 = x17385 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17391 = x17378 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17392 = x17370 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17393 = x17392 + x17391;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17394 = x17393 + x17390;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17395 = x17394 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17396 = x17386 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17397 = x17396 + x17395;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17398 = x17385 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17399 = x17378 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17400 = x17399 + x17398;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17401 = x17400 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17402 = x17370 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17403 = x17386 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17404 = x17403 + x17402;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17405 = x17404 + x17401;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17406 = x17385 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17407 = x17406 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17408 = x17378 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17409 = x17370 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17410 = x17386 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17411 = x17410 + x17409;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17412 = x17411 + x17408;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17413 = x17412 + x17407;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17414 = x17385 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17415 = x17378 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17416 = x17370 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17417 = x17386 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17418 = x17417 + x17416;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17419 = x17418 + x17415;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17420 = x17419 + x17414;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17421 = x17397 + x17389;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/Reg"("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":492:0))
  auto x17422 = args[2][206 * steps + ((cycle - kInvRate * 5) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":493:0)
  auto x17423 = x17422 * x1203;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17424 = x2821 + x17423;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17425 = x17420 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17426 = x17413 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17427 = x17405 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17428 = x17427 + x17426;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17429 = x17428 + x17425;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17430 = x17429 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17431 = x17421 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17432 = x17431 + x17430;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17433 = x17420 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17434 = x17413 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17435 = x17434 + x17433;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17436 = x17435 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17437 = x17405 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17438 = x17421 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17439 = x17438 + x17437;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17440 = x17439 + x17436;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17441 = x17420 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17442 = x17441 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17443 = x17413 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17444 = x17405 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17445 = x17421 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17446 = x17445 + x17444;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17447 = x17446 + x17443;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17448 = x17447 + x17442;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17449 = x17420 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17450 = x17413 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17451 = x17405 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17452 = x17421 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17453 = x17452 + x17451;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17454 = x17453 + x17450;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17455 = x17454 + x17449;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17456 = x17432 + x17424;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/Reg"("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":492:0))
  auto x17457 = args[2][207 * steps + ((cycle - kInvRate * 5) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":493:0)
  auto x17458 = x17457 * x1203;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17459 = x2822 + x17458;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17460 = x17455 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17461 = x17448 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17462 = x17440 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17463 = x17462 + x17461;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17464 = x17463 + x17460;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17465 = x17464 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17466 = x17456 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17467 = x17466 + x17465;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17468 = x17455 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17469 = x17448 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17470 = x17469 + x17468;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17471 = x17470 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17472 = x17440 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17473 = x17456 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17474 = x17473 + x17472;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17475 = x17474 + x17471;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17476 = x17455 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17477 = x17476 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17478 = x17448 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17479 = x17440 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17480 = x17456 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17481 = x17480 + x17479;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17482 = x17481 + x17478;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17483 = x17482 + x17477;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17484 = x17455 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17485 = x17448 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17486 = x17440 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17487 = x17456 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17488 = x17487 + x17486;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17489 = x17488 + x17485;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17490 = x17489 + x17484;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17491 = x17467 + x17459;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/Reg"("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":492:0))
  auto x17492 = args[2][208 * steps + ((cycle - kInvRate * 5) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":493:0)
  auto x17493 = x17492 * x1203;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17494 = x2823 + x17493;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17495 = x17490 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17496 = x17483 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17497 = x17475 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17498 = x17497 + x17496;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17499 = x17498 + x17495;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17500 = x17499 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17501 = x17491 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17502 = x17501 + x17500;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17503 = x17490 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17504 = x17483 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17505 = x17504 + x17503;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17506 = x17505 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17507 = x17475 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17508 = x17491 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17509 = x17508 + x17507;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17510 = x17509 + x17506;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17511 = x17490 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17512 = x17511 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17513 = x17483 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17514 = x17475 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17515 = x17491 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17516 = x17515 + x17514;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17517 = x17516 + x17513;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17518 = x17517 + x17512;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17519 = x17490 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17520 = x17483 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17521 = x17475 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17522 = x17491 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17523 = x17522 + x17521;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17524 = x17523 + x17520;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17525 = x17524 + x17519;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17526 = x17502 + x17494;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/Reg"("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":492:0))
  auto x17527 = args[2][209 * steps + ((cycle - kInvRate * 5) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":493:0)
  auto x17528 = x17527 * x1203;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17529 = x4259 + x17528;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17530 = x17525 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17531 = x17518 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17532 = x17510 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17533 = x17532 + x17531;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17534 = x17533 + x17530;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17535 = x17534 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17536 = x17526 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17537 = x17536 + x17535;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17538 = x17525 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17539 = x17518 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17540 = x17539 + x17538;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17541 = x17540 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17542 = x17510 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17543 = x17526 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17544 = x17543 + x17542;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17545 = x17544 + x17541;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17546 = x17525 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17547 = x17546 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17548 = x17518 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17549 = x17510 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17550 = x17526 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17551 = x17550 + x17549;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17552 = x17551 + x17548;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17553 = x17552 + x17547;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17554 = x17525 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17555 = x17518 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17556 = x17510 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17557 = x17526 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17558 = x17557 + x17556;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17559 = x17558 + x17555;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17560 = x17559 + x17554;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17561 = x17537 + x17529;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/Reg"("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":492:0))
  auto x17562 = args[2][210 * steps + ((cycle - kInvRate * 5) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":493:0)
  auto x17563 = x17562 * x1203;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17564 = x4260 + x17563;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17565 = x17560 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17566 = x17553 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17567 = x17545 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17568 = x17567 + x17566;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17569 = x17568 + x17565;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17570 = x17569 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17571 = x17561 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17572 = x17571 + x17570;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17573 = x17560 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17574 = x17553 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17575 = x17574 + x17573;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17576 = x17575 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17577 = x17545 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17578 = x17561 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17579 = x17578 + x17577;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17580 = x17579 + x17576;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17581 = x17560 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17582 = x17581 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17583 = x17553 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17584 = x17545 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17585 = x17561 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17586 = x17585 + x17584;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17587 = x17586 + x17583;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17588 = x17587 + x17582;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17589 = x17560 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17590 = x17553 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17591 = x17545 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17592 = x17561 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17593 = x17592 + x17591;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17594 = x17593 + x17590;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17595 = x17594 + x17589;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17596 = x17572 + x17564;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/Reg"("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":492:0))
  auto x17597 = args[2][211 * steps + ((cycle - kInvRate * 5) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":493:0)
  auto x17598 = x17597 * x1203;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17599 = x4261 + x17598;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17600 = x17595 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17601 = x17588 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17602 = x17580 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17603 = x17602 + x17601;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17604 = x17603 + x17600;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17605 = x17604 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17606 = x17596 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17607 = x17606 + x17605;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17608 = x17595 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17609 = x17588 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17610 = x17609 + x17608;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17611 = x17610 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17612 = x17580 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17613 = x17596 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17614 = x17613 + x17612;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17615 = x17614 + x17611;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17616 = x17595 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17617 = x17616 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17618 = x17588 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17619 = x17580 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17620 = x17596 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17621 = x17620 + x17619;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17622 = x17621 + x17618;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17623 = x17622 + x17617;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17624 = x17595 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17625 = x17588 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17626 = x17580 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17627 = x17596 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17628 = x17627 + x17626;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17629 = x17628 + x17625;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17630 = x17629 + x17624;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17631 = x17607 + x17599;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/Reg"("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":492:0))
  auto x17632 = args[2][180 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":493:0)
  auto x17633 = x17632 * x1203;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17634 = x1202 + x17633;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17635 = x17630 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17636 = x17623 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17637 = x17615 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17638 = x17637 + x17636;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17639 = x17638 + x17635;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17640 = x17639 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17641 = x17631 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17642 = x17641 + x17640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17643 = x17630 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17644 = x17623 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17645 = x17644 + x17643;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17646 = x17645 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17647 = x17615 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17648 = x17631 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17649 = x17648 + x17647;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17650 = x17649 + x17646;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17651 = x17630 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17652 = x17651 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17653 = x17623 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17654 = x17615 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17655 = x17631 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17656 = x17655 + x17654;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17657 = x17656 + x17653;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17658 = x17657 + x17652;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17659 = x17630 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17660 = x17623 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17661 = x17615 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17662 = x17631 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17663 = x17662 + x17661;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17664 = x17663 + x17660;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17665 = x17664 + x17659;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17666 = x17642 + x17634;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/Reg"("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":492:0))
  auto x17667 = args[2][181 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":493:0)
  auto x17668 = x17667 * x1203;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17669 = x1411 + x17668;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17670 = x17665 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17671 = x17658 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17672 = x17650 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17673 = x17672 + x17671;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17674 = x17673 + x17670;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17675 = x17674 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17676 = x17666 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17677 = x17676 + x17675;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17678 = x17665 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17679 = x17658 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17680 = x17679 + x17678;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17681 = x17680 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17682 = x17650 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17683 = x17666 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17684 = x17683 + x17682;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17685 = x17684 + x17681;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17686 = x17665 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17687 = x17686 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17688 = x17658 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17689 = x17650 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17690 = x17666 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17691 = x17690 + x17689;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17692 = x17691 + x17688;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17693 = x17692 + x17687;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17694 = x17665 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17695 = x17658 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17696 = x17650 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17697 = x17666 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17698 = x17697 + x17696;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17699 = x17698 + x17695;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17700 = x17699 + x17694;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17701 = x17677 + x17669;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/Reg"("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":492:0))
  auto x17702 = args[2][182 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":493:0)
  auto x17703 = x17702 * x1203;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17704 = x1479 + x17703;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17705 = x17700 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17706 = x17693 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17707 = x17685 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17708 = x17707 + x17706;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17709 = x17708 + x17705;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17710 = x17709 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17711 = x17701 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17712 = x17711 + x17710;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17713 = x17700 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17714 = x17693 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17715 = x17714 + x17713;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17716 = x17715 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17717 = x17685 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17718 = x17701 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17719 = x17718 + x17717;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17720 = x17719 + x17716;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17721 = x17700 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17722 = x17721 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17723 = x17693 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17724 = x17685 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17725 = x17701 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17726 = x17725 + x17724;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17727 = x17726 + x17723;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17728 = x17727 + x17722;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17729 = x17700 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17730 = x17693 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17731 = x17685 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17732 = x17701 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17733 = x17732 + x17731;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17734 = x17733 + x17730;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17735 = x17734 + x17729;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17736 = x17712 + x17704;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/Reg"("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":492:0))
  auto x17737 = args[2][183 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":493:0)
  auto x17738 = x17737 * x1203;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17739 = x1500 + x17738;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17740 = x17735 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17741 = x17728 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17742 = x17720 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17743 = x17742 + x17741;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17744 = x17743 + x17740;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17745 = x17744 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17746 = x17736 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17747 = x17746 + x17745;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17748 = x17735 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17749 = x17728 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17750 = x17749 + x17748;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17751 = x17750 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17752 = x17720 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17753 = x17736 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17754 = x17753 + x17752;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17755 = x17754 + x17751;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17756 = x17735 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17757 = x17756 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17758 = x17728 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17759 = x17720 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17760 = x17736 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17761 = x17760 + x17759;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17762 = x17761 + x17758;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17763 = x17762 + x17757;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17764 = x17735 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17765 = x17728 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17766 = x17720 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17767 = x17736 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17768 = x17767 + x17766;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17769 = x17768 + x17765;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17770 = x17769 + x17764;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17771 = x17747 + x17739;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/Reg"("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":492:0))
  auto x17772 = args[2][184 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":493:0)
  auto x17773 = x17772 * x1203;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17774 = x1523 + x17773;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17775 = x17770 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17776 = x17763 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17777 = x17755 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17778 = x17777 + x17776;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17779 = x17778 + x17775;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17780 = x17779 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17781 = x17771 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17782 = x17781 + x17780;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17783 = x17770 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17784 = x17763 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17785 = x17784 + x17783;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17786 = x17785 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17787 = x17755 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17788 = x17771 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17789 = x17788 + x17787;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17790 = x17789 + x17786;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17791 = x17770 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17792 = x17791 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17793 = x17763 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17794 = x17755 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17795 = x17771 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17796 = x17795 + x17794;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17797 = x17796 + x17793;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17798 = x17797 + x17792;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17799 = x17770 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17800 = x17763 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17801 = x17755 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17802 = x17771 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17803 = x17802 + x17801;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17804 = x17803 + x17800;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17805 = x17804 + x17799;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17806 = x17782 + x17774;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/Reg"("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":492:0))
  auto x17807 = args[2][185 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":493:0)
  auto x17808 = x17807 * x1203;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17809 = x1545 + x17808;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17810 = x17805 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17811 = x17798 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17812 = x17790 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17813 = x17812 + x17811;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17814 = x17813 + x17810;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17815 = x17814 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17816 = x17806 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17817 = x17816 + x17815;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17818 = x17805 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17819 = x17798 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17820 = x17819 + x17818;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17821 = x17820 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17822 = x17790 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17823 = x17806 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17824 = x17823 + x17822;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17825 = x17824 + x17821;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17826 = x17805 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17827 = x17826 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17828 = x17798 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17829 = x17790 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17830 = x17806 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17831 = x17830 + x17829;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17832 = x17831 + x17828;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17833 = x17832 + x17827;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17834 = x17805 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17835 = x17798 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17836 = x17790 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17837 = x17806 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17838 = x17837 + x17836;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17839 = x17838 + x17835;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17840 = x17839 + x17834;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17841 = x17817 + x17809;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/Reg"("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":492:0))
  auto x17842 = args[2][186 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":493:0)
  auto x17843 = x17842 * x1203;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17844 = x1567 + x17843;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17845 = x17840 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17846 = x17833 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17847 = x17825 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17848 = x17847 + x17846;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17849 = x17848 + x17845;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17850 = x17849 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17851 = x17841 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17852 = x17851 + x17850;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17853 = x17840 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17854 = x17833 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17855 = x17854 + x17853;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17856 = x17855 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17857 = x17825 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17858 = x17841 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17859 = x17858 + x17857;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17860 = x17859 + x17856;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17861 = x17840 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17862 = x17861 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17863 = x17833 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17864 = x17825 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17865 = x17841 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17866 = x17865 + x17864;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17867 = x17866 + x17863;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17868 = x17867 + x17862;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17869 = x17840 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17870 = x17833 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17871 = x17825 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17872 = x17841 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17873 = x17872 + x17871;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17874 = x17873 + x17870;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17875 = x17874 + x17869;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17876 = x17852 + x17844;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/Reg"("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":492:0))
  auto x17877 = args[2][187 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":493:0)
  auto x17878 = x17877 * x1203;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17879 = x1600 + x17878;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17880 = x17875 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17881 = x17868 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17882 = x17860 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17883 = x17882 + x17881;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17884 = x17883 + x17880;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17885 = x17884 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17886 = x17876 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17887 = x17886 + x17885;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17888 = x17875 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17889 = x17868 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17890 = x17889 + x17888;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17891 = x17890 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17892 = x17860 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17893 = x17876 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17894 = x17893 + x17892;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17895 = x17894 + x17891;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17896 = x17875 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17897 = x17896 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17898 = x17868 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17899 = x17860 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17900 = x17876 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17901 = x17900 + x17899;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17902 = x17901 + x17898;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17903 = x17902 + x17897;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17904 = x17875 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17905 = x17868 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17906 = x17860 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17907 = x17876 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17908 = x17907 + x17906;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17909 = x17908 + x17905;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17910 = x17909 + x17904;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17911 = x17887 + x17879;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/Reg"("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":492:0))
  auto x17912 = args[2][188 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":493:0)
  auto x17913 = x17912 * x1203;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17914 = x1633 + x17913;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17915 = x17910 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17916 = x17903 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17917 = x17895 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17918 = x17917 + x17916;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17919 = x17918 + x17915;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17920 = x17919 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17921 = x17911 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17922 = x17921 + x17920;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17923 = x17910 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17924 = x17903 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17925 = x17924 + x17923;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17926 = x17925 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17927 = x17895 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17928 = x17911 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17929 = x17928 + x17927;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17930 = x17929 + x17926;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17931 = x17910 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17932 = x17931 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17933 = x17903 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17934 = x17895 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17935 = x17911 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17936 = x17935 + x17934;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17937 = x17936 + x17933;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17938 = x17937 + x17932;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17939 = x17910 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17940 = x17903 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17941 = x17895 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17942 = x17911 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17943 = x17942 + x17941;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17944 = x17943 + x17940;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17945 = x17944 + x17939;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17946 = x17922 + x17914;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/Reg"("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":492:0))
  auto x17947 = args[2][189 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":493:0)
  auto x17948 = x17947 * x1203;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17949 = x1258 + x17948;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17950 = x17945 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17951 = x17938 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17952 = x17930 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17953 = x17952 + x17951;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17954 = x17953 + x17950;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17955 = x17954 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17956 = x17946 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17957 = x17956 + x17955;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17958 = x17945 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17959 = x17938 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17960 = x17959 + x17958;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17961 = x17960 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17962 = x17930 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17963 = x17946 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17964 = x17963 + x17962;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17965 = x17964 + x17961;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17966 = x17945 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17967 = x17966 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17968 = x17938 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17969 = x17930 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17970 = x17946 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17971 = x17970 + x17969;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17972 = x17971 + x17968;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17973 = x17972 + x17967;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17974 = x17945 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17975 = x17938 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17976 = x17930 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17977 = x17946 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17978 = x17977 + x17976;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17979 = x17978 + x17975;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17980 = x17979 + x17974;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17981 = x17957 + x17949;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/Reg"("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":492:0))
  auto x17982 = args[2][190 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":493:0)
  auto x17983 = x17982 * x1203;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17984 = x1259 + x17983;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17985 = x17980 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17986 = x17973 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17987 = x17965 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17988 = x17987 + x17986;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17989 = x17988 + x17985;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17990 = x17989 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17991 = x17981 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17992 = x17991 + x17990;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17993 = x17980 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17994 = x17973 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17995 = x17994 + x17993;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17996 = x17995 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17997 = x17965 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17998 = x17981 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x17999 = x17998 + x17997;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18000 = x17999 + x17996;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18001 = x17980 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18002 = x18001 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18003 = x17973 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18004 = x17965 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18005 = x17981 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18006 = x18005 + x18004;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18007 = x18006 + x18003;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18008 = x18007 + x18002;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18009 = x17980 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18010 = x17973 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18011 = x17965 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18012 = x17981 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18013 = x18012 + x18011;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18014 = x18013 + x18010;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18015 = x18014 + x18009;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18016 = x17992 + x17984;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/Reg"("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":492:0))
  auto x18017 = args[2][191 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":493:0)
  auto x18018 = x18017 * x1203;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18019 = x1260 + x18018;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18020 = x18015 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18021 = x18008 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18022 = x18000 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18023 = x18022 + x18021;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18024 = x18023 + x18020;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18025 = x18024 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18026 = x18016 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18027 = x18026 + x18025;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18028 = x18015 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18029 = x18008 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18030 = x18029 + x18028;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18031 = x18030 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18032 = x18000 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18033 = x18016 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18034 = x18033 + x18032;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18035 = x18034 + x18031;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18036 = x18015 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18037 = x18036 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18038 = x18008 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18039 = x18000 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18040 = x18016 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18041 = x18040 + x18039;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18042 = x18041 + x18038;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18043 = x18042 + x18037;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18044 = x18015 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18045 = x18008 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18046 = x18000 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18047 = x18016 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18048 = x18047 + x18046;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18049 = x18048 + x18045;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18050 = x18049 + x18044;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18051 = x18027 + x18019;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/Reg"("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":492:0))
  auto x18052 = args[2][192 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":493:0)
  auto x18053 = x18052 * x1203;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18054 = x1261 + x18053;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18055 = x18050 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18056 = x18043 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18057 = x18035 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18058 = x18057 + x18056;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18059 = x18058 + x18055;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18060 = x18059 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18061 = x18051 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18062 = x18061 + x18060;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18063 = x18050 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18064 = x18043 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18065 = x18064 + x18063;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18066 = x18065 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18067 = x18035 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18068 = x18051 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18069 = x18068 + x18067;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18070 = x18069 + x18066;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18071 = x18050 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18072 = x18071 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18073 = x18043 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18074 = x18035 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18075 = x18051 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18076 = x18075 + x18074;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18077 = x18076 + x18073;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18078 = x18077 + x18072;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18079 = x18050 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18080 = x18043 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18081 = x18035 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18082 = x18051 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18083 = x18082 + x18081;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18084 = x18083 + x18080;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18085 = x18084 + x18079;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18086 = x18062 + x18054;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/Reg"("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":492:0))
  auto x18087 = args[2][193 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":493:0)
  auto x18088 = x18087 * x1203;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18089 = x1240 + x18088;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18090 = x18085 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18091 = x18078 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18092 = x18070 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18093 = x18092 + x18091;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18094 = x18093 + x18090;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18095 = x18094 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18096 = x18086 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18097 = x18096 + x18095;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18098 = x18085 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18099 = x18078 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18100 = x18099 + x18098;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18101 = x18100 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18102 = x18070 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18103 = x18086 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18104 = x18103 + x18102;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18105 = x18104 + x18101;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18106 = x18085 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18107 = x18106 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18108 = x18078 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18109 = x18070 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18110 = x18086 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18111 = x18110 + x18109;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18112 = x18111 + x18108;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18113 = x18112 + x18107;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18114 = x18085 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18115 = x18078 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18116 = x18070 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18117 = x18086 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18118 = x18117 + x18116;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18119 = x18118 + x18115;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18120 = x18119 + x18114;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18121 = x18097 + x18089;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/Reg"("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":492:0))
  auto x18122 = args[2][194 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":493:0)
  auto x18123 = x18122 * x1203;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18124 = x1257 + x18123;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18125 = x18120 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18126 = x18113 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18127 = x18105 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18128 = x18127 + x18126;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18129 = x18128 + x18125;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18130 = x18129 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18131 = x18121 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18132 = x18131 + x18130;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18133 = x18120 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18134 = x18113 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18135 = x18134 + x18133;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18136 = x18135 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18137 = x18105 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18138 = x18121 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18139 = x18138 + x18137;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18140 = x18139 + x18136;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18141 = x18120 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18142 = x18141 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18143 = x18113 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18144 = x18105 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18145 = x18121 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18146 = x18145 + x18144;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18147 = x18146 + x18143;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18148 = x18147 + x18142;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18149 = x18120 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18150 = x18113 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18151 = x18105 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18152 = x18121 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18153 = x18152 + x18151;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18154 = x18153 + x18150;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18155 = x18154 + x18149;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18156 = x18132 + x18124;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/Reg"("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":492:0))
  auto x18157 = args[2][195 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":493:0)
  auto x18158 = x18157 * x1203;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18159 = x1313 + x18158;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18160 = x18155 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18161 = x18148 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18162 = x18140 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18163 = x18162 + x18161;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18164 = x18163 + x18160;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18165 = x18164 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18166 = x18156 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18167 = x18166 + x18165;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18168 = x18155 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18169 = x18148 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18170 = x18169 + x18168;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18171 = x18170 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18172 = x18140 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18173 = x18156 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18174 = x18173 + x18172;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18175 = x18174 + x18171;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18176 = x18155 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18177 = x18176 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18178 = x18148 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18179 = x18140 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18180 = x18156 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18181 = x18180 + x18179;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18182 = x18181 + x18178;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18183 = x18182 + x18177;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18184 = x18155 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18185 = x18148 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18186 = x18140 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18187 = x18156 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18188 = x18187 + x18186;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18189 = x18188 + x18185;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18190 = x18189 + x18184;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18191 = x18167 + x18159;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/Reg"("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":492:0))
  auto x18192 = args[2][196 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":493:0)
  auto x18193 = x18192 * x1203;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18194 = x1308 + x18193;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18195 = x18190 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18196 = x18183 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18197 = x18175 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18198 = x18197 + x18196;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18199 = x18198 + x18195;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18200 = x18199 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18201 = x18191 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18202 = x18201 + x18200;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18203 = x18190 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18204 = x18183 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18205 = x18204 + x18203;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18206 = x18205 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18207 = x18175 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18208 = x18191 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18209 = x18208 + x18207;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18210 = x18209 + x18206;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18211 = x18190 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18212 = x18211 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18213 = x18183 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18214 = x18175 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18215 = x18191 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18216 = x18215 + x18214;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18217 = x18216 + x18213;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18218 = x18217 + x18212;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18219 = x18190 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18220 = x18183 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18221 = x18175 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18222 = x18191 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18223 = x18222 + x18221;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18224 = x18223 + x18220;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18225 = x18224 + x18219;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18226 = x18202 + x18194;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/Reg"("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":492:0))
  auto x18227 = args[2][197 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":493:0)
  auto x18228 = x18227 * x1203;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18229 = x1303 + x18228;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18230 = x18225 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18231 = x18218 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18232 = x18210 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18233 = x18232 + x18231;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18234 = x18233 + x18230;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18235 = x18234 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18236 = x18226 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18237 = x18236 + x18235;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18238 = x18225 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18239 = x18218 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18240 = x18239 + x18238;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18241 = x18240 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18242 = x18210 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18243 = x18226 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18244 = x18243 + x18242;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18245 = x18244 + x18241;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18246 = x18225 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18247 = x18246 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18248 = x18218 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18249 = x18210 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18250 = x18226 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18251 = x18250 + x18249;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18252 = x18251 + x18248;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18253 = x18252 + x18247;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18254 = x18225 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18255 = x18218 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18256 = x18210 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18257 = x18226 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18258 = x18257 + x18256;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18259 = x18258 + x18255;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18260 = x18259 + x18254;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18261 = x18237 + x18229;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/Reg"("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":492:0))
  auto x18262 = args[2][198 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":493:0)
  auto x18263 = x18262 * x1203;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18264 = x1427 + x18263;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18265 = x18260 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18266 = x18253 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18267 = x18245 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18268 = x18267 + x18266;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18269 = x18268 + x18265;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18270 = x18269 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18271 = x18261 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18272 = x18271 + x18270;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18273 = x18260 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18274 = x18253 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18275 = x18274 + x18273;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18276 = x18275 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18277 = x18245 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18278 = x18261 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18279 = x18278 + x18277;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18280 = x18279 + x18276;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18281 = x18260 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18282 = x18281 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18283 = x18253 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18284 = x18245 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18285 = x18261 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18286 = x18285 + x18284;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18287 = x18286 + x18283;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18288 = x18287 + x18282;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18289 = x18260 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18290 = x18253 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18291 = x18245 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18292 = x18261 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18293 = x18292 + x18291;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18294 = x18293 + x18290;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18295 = x18294 + x18289;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18296 = x18272 + x18264;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/Reg"("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":492:0))
  auto x18297 = args[2][199 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":493:0)
  auto x18298 = x18297 * x1203;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18299 = x1276 + x18298;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18300 = x18295 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18301 = x18288 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18302 = x18280 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18303 = x18302 + x18301;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18304 = x18303 + x18300;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18305 = x18304 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18306 = x18296 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18307 = x18306 + x18305;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18308 = x18295 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18309 = x18288 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18310 = x18309 + x18308;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18311 = x18310 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18312 = x18280 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18313 = x18296 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18314 = x18313 + x18312;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18315 = x18314 + x18311;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18316 = x18295 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18317 = x18316 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18318 = x18288 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18319 = x18280 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18320 = x18296 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18321 = x18320 + x18319;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18322 = x18321 + x18318;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18323 = x18322 + x18317;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18324 = x18295 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18325 = x18288 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18326 = x18280 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18327 = x18296 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18328 = x18327 + x18326;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18329 = x18328 + x18325;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18330 = x18329 + x18324;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18331 = x18307 + x18299;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/Reg"("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":492:0))
  auto x18332 = args[2][200 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":493:0)
  auto x18333 = x18332 * x1203;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18334 = x1282 + x18333;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18335 = x18330 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18336 = x18323 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18337 = x18315 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18338 = x18337 + x18336;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18339 = x18338 + x18335;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18340 = x18339 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18341 = x18331 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18342 = x18341 + x18340;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18343 = x18330 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18344 = x18323 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18345 = x18344 + x18343;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18346 = x18345 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18347 = x18315 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18348 = x18331 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18349 = x18348 + x18347;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18350 = x18349 + x18346;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18351 = x18330 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18352 = x18351 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18353 = x18323 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18354 = x18315 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18355 = x18331 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18356 = x18355 + x18354;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18357 = x18356 + x18353;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18358 = x18357 + x18352;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18359 = x18330 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18360 = x18323 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18361 = x18315 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18362 = x18331 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18363 = x18362 + x18361;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18364 = x18363 + x18360;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18365 = x18364 + x18359;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18366 = x18342 + x18334;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/Reg"("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":492:0))
  auto x18367 = args[2][201 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":493:0)
  auto x18368 = x18367 * x1203;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18369 = x1287 + x18368;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18370 = x18365 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18371 = x18358 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18372 = x18350 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18373 = x18372 + x18371;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18374 = x18373 + x18370;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18375 = x18374 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18376 = x18366 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18377 = x18376 + x18375;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18378 = x18365 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18379 = x18358 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18380 = x18379 + x18378;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18381 = x18380 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18382 = x18350 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18383 = x18366 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18384 = x18383 + x18382;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18385 = x18384 + x18381;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18386 = x18365 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18387 = x18386 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18388 = x18358 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18389 = x18350 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18390 = x18366 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18391 = x18390 + x18389;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18392 = x18391 + x18388;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18393 = x18392 + x18387;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18394 = x18365 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18395 = x18358 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18396 = x18350 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18397 = x18366 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18398 = x18397 + x18396;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18399 = x18398 + x18395;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18400 = x18399 + x18394;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18401 = x18377 + x18369;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/Reg"("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":492:0))
  auto x18402 = args[2][202 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":493:0)
  auto x18403 = x18402 * x1203;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18404 = x1290 + x18403;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18405 = x18400 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18406 = x18393 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18407 = x18385 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18408 = x18407 + x18406;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18409 = x18408 + x18405;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18410 = x18409 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18411 = x18401 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18412 = x18411 + x18410;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18413 = x18400 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18414 = x18393 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18415 = x18414 + x18413;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18416 = x18415 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18417 = x18385 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18418 = x18401 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18419 = x18418 + x18417;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18420 = x18419 + x18416;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18421 = x18400 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18422 = x18421 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18423 = x18393 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18424 = x18385 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18425 = x18401 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18426 = x18425 + x18424;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18427 = x18426 + x18423;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18428 = x18427 + x18422;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18429 = x18400 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18430 = x18393 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18431 = x18385 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18432 = x18401 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18433 = x18432 + x18431;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18434 = x18433 + x18430;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18435 = x18434 + x18429;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18436 = x18412 + x18404;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/Reg"("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":492:0))
  auto x18437 = args[2][203 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":493:0)
  auto x18438 = x18437 * x1203;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18439 = x1293 + x18438;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18440 = x18435 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18441 = x18428 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18442 = x18420 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18443 = x18442 + x18441;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18444 = x18443 + x18440;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18445 = x18444 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18446 = x18436 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18447 = x18446 + x18445;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18448 = x18435 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18449 = x18428 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18450 = x18449 + x18448;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18451 = x18450 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18452 = x18420 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18453 = x18436 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18454 = x18453 + x18452;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18455 = x18454 + x18451;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18456 = x18435 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18457 = x18456 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18458 = x18428 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18459 = x18420 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18460 = x18436 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18461 = x18460 + x18459;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18462 = x18461 + x18458;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18463 = x18462 + x18457;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18464 = x18435 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18465 = x18428 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18466 = x18420 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18467 = x18436 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18468 = x18467 + x18466;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18469 = x18468 + x18465;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18470 = x18469 + x18464;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18471 = x18447 + x18439;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/Reg"("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":492:0))
  auto x18472 = args[2][204 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":493:0)
  auto x18473 = x18472 * x1203;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18474 = x1296 + x18473;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18475 = x18470 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18476 = x18463 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18477 = x18455 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18478 = x18477 + x18476;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18479 = x18478 + x18475;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18480 = x18479 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18481 = x18471 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18482 = x18481 + x18480;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18483 = x18470 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18484 = x18463 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18485 = x18484 + x18483;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18486 = x18485 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18487 = x18455 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18488 = x18471 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18489 = x18488 + x18487;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18490 = x18489 + x18486;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18491 = x18470 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18492 = x18491 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18493 = x18463 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18494 = x18455 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18495 = x18471 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18496 = x18495 + x18494;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18497 = x18496 + x18493;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18498 = x18497 + x18492;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18499 = x18470 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18500 = x18463 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18501 = x18455 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18502 = x18471 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18503 = x18502 + x18501;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18504 = x18503 + x18500;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18505 = x18504 + x18499;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18506 = x18482 + x18474;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/Reg"("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":492:0))
  auto x18507 = args[2][205 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":493:0)
  auto x18508 = x18507 * x1203;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18509 = x1299 + x18508;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18510 = x18505 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18511 = x18498 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18512 = x18490 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18513 = x18512 + x18511;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18514 = x18513 + x18510;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18515 = x18514 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18516 = x18506 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18517 = x18516 + x18515;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18518 = x18505 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18519 = x18498 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18520 = x18519 + x18518;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18521 = x18520 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18522 = x18490 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18523 = x18506 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18524 = x18523 + x18522;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18525 = x18524 + x18521;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18526 = x18505 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18527 = x18526 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18528 = x18498 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18529 = x18490 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18530 = x18506 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18531 = x18530 + x18529;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18532 = x18531 + x18528;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18533 = x18532 + x18527;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18534 = x18505 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18535 = x18498 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18536 = x18490 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18537 = x18506 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18538 = x18537 + x18536;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18539 = x18538 + x18535;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18540 = x18539 + x18534;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18541 = x18517 + x18509;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/Reg"("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":492:0))
  auto x18542 = args[2][206 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":493:0)
  auto x18543 = x18542 * x1203;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18544 = x1300 + x18543;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18545 = x18540 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18546 = x18533 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18547 = x18525 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18548 = x18547 + x18546;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18549 = x18548 + x18545;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18550 = x18549 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18551 = x18541 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18552 = x18551 + x18550;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18553 = x18540 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18554 = x18533 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18555 = x18554 + x18553;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18556 = x18555 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18557 = x18525 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18558 = x18541 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18559 = x18558 + x18557;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18560 = x18559 + x18556;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18561 = x18540 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18562 = x18561 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18563 = x18533 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18564 = x18525 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18565 = x18541 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18566 = x18565 + x18564;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18567 = x18566 + x18563;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18568 = x18567 + x18562;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18569 = x18540 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18570 = x18533 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18571 = x18525 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18572 = x18541 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18573 = x18572 + x18571;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18574 = x18573 + x18570;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18575 = x18574 + x18569;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18576 = x18552 + x18544;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/Reg"("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":492:0))
  auto x18577 = args[2][207 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":493:0)
  auto x18578 = x18577 * x1203;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18579 = x1301 + x18578;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18580 = x18575 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18581 = x18568 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18582 = x18560 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18583 = x18582 + x18581;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18584 = x18583 + x18580;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18585 = x18584 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18586 = x18576 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18587 = x18586 + x18585;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18588 = x18575 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18589 = x18568 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18590 = x18589 + x18588;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18591 = x18590 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18592 = x18560 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18593 = x18576 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18594 = x18593 + x18592;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18595 = x18594 + x18591;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18596 = x18575 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18597 = x18596 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18598 = x18568 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18599 = x18560 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18600 = x18576 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18601 = x18600 + x18599;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18602 = x18601 + x18598;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18603 = x18602 + x18597;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18604 = x18575 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18605 = x18568 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18606 = x18560 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18607 = x18576 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18608 = x18607 + x18606;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18609 = x18608 + x18605;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18610 = x18609 + x18604;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18611 = x18587 + x18579;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/Reg"("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":492:0))
  auto x18612 = args[2][208 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":493:0)
  auto x18613 = x18612 * x1203;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18614 = x1302 + x18613;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18615 = x18610 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18616 = x18603 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18617 = x18595 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18618 = x18617 + x18616;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18619 = x18618 + x18615;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18620 = x18619 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18621 = x18611 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18622 = x18621 + x18620;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18623 = x18610 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18624 = x18603 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18625 = x18624 + x18623;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18626 = x18625 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18627 = x18595 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18628 = x18611 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18629 = x18628 + x18627;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18630 = x18629 + x18626;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18631 = x18610 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18632 = x18631 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18633 = x18603 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18634 = x18595 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18635 = x18611 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18636 = x18635 + x18634;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18637 = x18636 + x18633;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18638 = x18637 + x18632;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18639 = x18610 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18640 = x18603 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18641 = x18595 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18642 = x18611 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18643 = x18642 + x18641;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18644 = x18643 + x18640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18645 = x18644 + x18639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18646 = x18622 + x18614;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/Reg"("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":492:0))
  auto x18647 = args[2][209 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":493:0)
  auto x18648 = x18647 * x1203;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18649 = x1350 + x18648;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18650 = x18645 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18651 = x18638 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18652 = x18630 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18653 = x18652 + x18651;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18654 = x18653 + x18650;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18655 = x18654 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18656 = x18646 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18657 = x18656 + x18655;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18658 = x18645 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18659 = x18638 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18660 = x18659 + x18658;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18661 = x18660 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18662 = x18630 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18663 = x18646 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18664 = x18663 + x18662;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18665 = x18664 + x18661;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18666 = x18645 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18667 = x18666 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18668 = x18638 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18669 = x18630 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18670 = x18646 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18671 = x18670 + x18669;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18672 = x18671 + x18668;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18673 = x18672 + x18667;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18674 = x18645 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18675 = x18638 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18676 = x18630 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18677 = x18646 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18678 = x18677 + x18676;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18679 = x18678 + x18675;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18680 = x18679 + x18674;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18681 = x18657 + x18649;
  // loc("Top/mux(Mux)/body(BodyStep)/Mux/14(BigIntCycle)/Reg"("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":492:0))
  auto x18682 = args[2][210 * steps + ((cycle - kInvRate * 4) & mask)];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":493:0)
  auto x18683 = x18682 * x1203;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18684 = x1363 + x18683;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18685 = x18680 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18686 = x18673 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18687 = x18665 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18688 = x18687 + x18686;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18689 = x18688 + x18685;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18690 = x18689 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18691 = x18681 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18692 = x18691 + x18690;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18693 = x18680 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18694 = x18673 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18695 = x18694 + x18693;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18696 = x18695 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18697 = x18665 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18698 = x18681 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18699 = x18698 + x18697;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18700 = x18699 + x18696;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18701 = x18680 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18702 = x18701 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18703 = x18673 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18704 = x18665 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18705 = x18681 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18706 = x18705 + x18704;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18707 = x18706 + x18703;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18708 = x18707 + x18702;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18709 = x18680 * x14637;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18710 = x18673 * x14638;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18711 = x18665 * x14639;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18712 = x18681 * x14640;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18713 = x18712 + x18711;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18714 = x18713 + x18710;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18715 = x18714 + x18709;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":495:0)
  auto x18716 = x18692 + x18684;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":499:0)
  auto x18717 = x16537 * x16554;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":499:0)
  auto x18718 = x16530 * x16562;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":499:0)
  auto x18719 = x16522 * x16569;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":499:0)
  auto x18720 = x18719 + x18718;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":499:0)
  auto x18721 = x18720 + x18717;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":499:0)
  auto x18722 = x18721 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":499:0)
  auto x18723 = x16538 * x16570;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":499:0)
  auto x18724 = x18723 + x18722;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":499:0)
  auto x18725 = x16537 * x16562;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":499:0)
  auto x18726 = x16530 * x16569;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":499:0)
  auto x18727 = x18726 + x18725;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":499:0)
  auto x18728 = x18727 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":499:0)
  auto x18729 = x16522 * x16570;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":499:0)
  auto x18730 = x16538 * x16554;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":499:0)
  auto x18731 = x18730 + x18729;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":499:0)
  auto x18732 = x18731 + x18728;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":499:0)
  auto x18733 = x16537 * x16569;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":499:0)
  auto x18734 = x18733 * x80;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":499:0)
  auto x18735 = x16530 * x16570;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":499:0)
  auto x18736 = x16522 * x16554;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":499:0)
  auto x18737 = x16538 * x16562;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":499:0)
  auto x18738 = x18737 + x18736;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":499:0)
  auto x18739 = x18738 + x18735;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":499:0)
  auto x18740 = x18739 + x18734;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":499:0)
  auto x18741 = x16537 * x16570;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":499:0)
  auto x18742 = x16530 * x16554;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":499:0)
  auto x18743 = x16522 * x16562;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":499:0)
  auto x18744 = x16538 * x16569;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":499:0)
  auto x18745 = x18744 + x18743;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":499:0)
  auto x18746 = x18745 + x18742;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":499:0)
  auto x18747 = x18746 + x18741;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":499:0)
  auto x18748 = x18724 - x18716;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":499:0)
  FpExt x18749 = x81 + x18748 * poly_mix[0];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":499:0)
  auto x18750 = x18732 - x18700;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":499:0)
  FpExt x18751 = x18749 + x18750 * poly_mix[1];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":499:0)
  auto x18752 = x18740 - x18708;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":499:0)
  FpExt x18753 = x18751 + x18752 * poly_mix[2];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":499:0)
  auto x18754 = x18747 - x18715;
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":499:0)
  FpExt x18755 = x18753 + x18754 * poly_mix[3];
  // loc("zirgen/circuit/rv32im/v1/edsl/bigint.cpp":469:0)
  FpExt x18756 = x14636 + x1191 * x18755 * poly_mix[9];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x18757 = x14622 + x420 * x18756 * poly_mix[165];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x18758 = x14016 + x1139 * x18757 * poly_mix[206];
  // loc("zirgen/compiler/edsl/component.cpp":39:0)
  FpExt x18759 = x18758 + x8002 * x14013 * poly_mix[207];
  return x18759;
}

} // namespace risc0::circuit::rv32im
// clang-format on
