<stg><name>cnn_lenet_Pipeline_calculateLayer4_loop</name>


<trans_list>

<trans id="797" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="682" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="688" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="691" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="692" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="699" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="701" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="703" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="704" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="705" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="706" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="707" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="708" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="709" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="710" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="711" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="712" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="713" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="714" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="715" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="716" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="717" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="718" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="719" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="720" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="721" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="722" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="723" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="724" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="725" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="726" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="727" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="728" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="729" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="730" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="731" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="732" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="733" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="734" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="735" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="736" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="737" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="738" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="739" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="740" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="741" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="742" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="743" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="744" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="745" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="746" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="747" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="748" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="749" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="750" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="751" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="752" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="753" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="754" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="755" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="756" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="757" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="758" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="759" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="760" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="761" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="762" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="763" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="764" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="765" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="766" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="767" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="768" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="769" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="770" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="771" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="772" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="773" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="774" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="775" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="776" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="777" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="778" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="779" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="780" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="781" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="782" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="783" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="784" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="785" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="786" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="787" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="788" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="789" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="790" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="791" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="792" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="793" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="794" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="17" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %phi_mul = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:2 %sext_ln70_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln70

]]></Node>
<StgValue><ssdm name="sext_ln70_read"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:3 %sext_ln70_cast = sext i62 %sext_ln70_read

]]></Node>
<StgValue><ssdm name="sext_ln70_cast"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Layer3_Weights_CPU, void @empty_9, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Layer3_Neurons_CPU, void @empty_8, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:7 %store_ln28 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i17 0, i17 %phi_mul

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:9 %br_ln0 = br void %col_loop2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
col_loop2:0 %i_1 = load i7 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
col_loop2:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
col_loop2:2 %icmp_ln70 = icmp_eq  i7 %i_1, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln70"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
col_loop2:3 %add_ln70 = add i7 %i_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln70"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
col_loop2:4 %br_ln70 = br i1 %icmp_ln70, void %col_loop2.split, void %for.end252.exitStub

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
col_loop2.split:0 %phi_mul_load = load i17 %phi_mul

]]></Node>
<StgValue><ssdm name="phi_mul_load"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col_loop2.split:1 %Layer3_Neurons_CPU_addr = getelementptr i32 %Layer3_Neurons_CPU, i64 0, i64 1225

]]></Node>
<StgValue><ssdm name="Layer3_Neurons_CPU_addr"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col_loop2.split:2 %Layer3_Neurons_CPU_addr_1 = getelementptr i32 %Layer3_Neurons_CPU, i64 0, i64 1226

]]></Node>
<StgValue><ssdm name="Layer3_Neurons_CPU_addr_1"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
col_loop2.split:30 %next_mul = add i17 %phi_mul_load, i17 1251

]]></Node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="17">
<![CDATA[
col_loop2.split:31 %p_cast223 = zext i17 %phi_mul_load

]]></Node>
<StgValue><ssdm name="p_cast223"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col_loop2.split:32 %Layer3_Weights_CPU_addr = getelementptr i32 %Layer3_Weights_CPU, i64 0, i64 %p_cast223

]]></Node>
<StgValue><ssdm name="Layer3_Weights_CPU_addr"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="17">
<![CDATA[
col_loop2.split:33 %Layer3_Weights_CPU_load = load i17 %Layer3_Weights_CPU_addr

]]></Node>
<StgValue><ssdm name="Layer3_Weights_CPU_load"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
col_loop2.split:35 %add_ln76 = add i17 %phi_mul_load, i17 1226

]]></Node>
<StgValue><ssdm name="add_ln76"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="17">
<![CDATA[
col_loop2.split:36 %zext_ln76 = zext i17 %add_ln76

]]></Node>
<StgValue><ssdm name="zext_ln76"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col_loop2.split:37 %Layer3_Weights_CPU_addr_1 = getelementptr i32 %Layer3_Weights_CPU, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="Layer3_Weights_CPU_addr_1"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="17">
<![CDATA[
col_loop2.split:38 %Layer3_Weights_CPU_load_1 = load i17 %Layer3_Weights_CPU_addr_1

]]></Node>
<StgValue><ssdm name="Layer3_Weights_CPU_load_1"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="11">
<![CDATA[
col_loop2.split:40 %Layer3_Neurons_CPU_load = load i11 %Layer3_Neurons_CPU_addr

]]></Node>
<StgValue><ssdm name="Layer3_Neurons_CPU_load"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="11">
<![CDATA[
col_loop2.split:49 %Layer3_Neurons_CPU_load_1 = load i11 %Layer3_Neurons_CPU_addr_1

]]></Node>
<StgValue><ssdm name="Layer3_Neurons_CPU_load_1"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
col_loop2.split:263 %store_ln28 = store i7 %add_ln70, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0" op_3_bw="0">
<![CDATA[
col_loop2.split:264 %store_ln0 = store i17 %next_mul, i17 %phi_mul

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col_loop2.split:3 %Layer3_Neurons_CPU_addr_2 = getelementptr i32 %Layer3_Neurons_CPU, i64 0, i64 1227

]]></Node>
<StgValue><ssdm name="Layer3_Neurons_CPU_addr_2"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col_loop2.split:4 %Layer3_Neurons_CPU_addr_3 = getelementptr i32 %Layer3_Neurons_CPU, i64 0, i64 1228

]]></Node>
<StgValue><ssdm name="Layer3_Neurons_CPU_addr_3"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="17">
<![CDATA[
col_loop2.split:33 %Layer3_Weights_CPU_load = load i17 %Layer3_Weights_CPU_addr

]]></Node>
<StgValue><ssdm name="Layer3_Weights_CPU_load"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="17">
<![CDATA[
col_loop2.split:38 %Layer3_Weights_CPU_load_1 = load i17 %Layer3_Weights_CPU_addr_1

]]></Node>
<StgValue><ssdm name="Layer3_Weights_CPU_load_1"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="11">
<![CDATA[
col_loop2.split:40 %Layer3_Neurons_CPU_load = load i11 %Layer3_Neurons_CPU_addr

]]></Node>
<StgValue><ssdm name="Layer3_Neurons_CPU_load"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
col_loop2.split:44 %add_ln76_1 = add i17 %phi_mul_load, i17 1227

]]></Node>
<StgValue><ssdm name="add_ln76_1"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="17">
<![CDATA[
col_loop2.split:45 %zext_ln76_1 = zext i17 %add_ln76_1

]]></Node>
<StgValue><ssdm name="zext_ln76_1"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col_loop2.split:46 %Layer3_Weights_CPU_addr_2 = getelementptr i32 %Layer3_Weights_CPU, i64 0, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="Layer3_Weights_CPU_addr_2"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="17">
<![CDATA[
col_loop2.split:47 %Layer3_Weights_CPU_load_2 = load i17 %Layer3_Weights_CPU_addr_2

]]></Node>
<StgValue><ssdm name="Layer3_Weights_CPU_load_2"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="11">
<![CDATA[
col_loop2.split:49 %Layer3_Neurons_CPU_load_1 = load i11 %Layer3_Neurons_CPU_addr_1

]]></Node>
<StgValue><ssdm name="Layer3_Neurons_CPU_load_1"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
col_loop2.split:53 %add_ln76_2 = add i17 %phi_mul_load, i17 1228

]]></Node>
<StgValue><ssdm name="add_ln76_2"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="17">
<![CDATA[
col_loop2.split:54 %zext_ln76_2 = zext i17 %add_ln76_2

]]></Node>
<StgValue><ssdm name="zext_ln76_2"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col_loop2.split:55 %Layer3_Weights_CPU_addr_3 = getelementptr i32 %Layer3_Weights_CPU, i64 0, i64 %zext_ln76_2

]]></Node>
<StgValue><ssdm name="Layer3_Weights_CPU_addr_3"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="17">
<![CDATA[
col_loop2.split:56 %Layer3_Weights_CPU_load_3 = load i17 %Layer3_Weights_CPU_addr_3

]]></Node>
<StgValue><ssdm name="Layer3_Weights_CPU_load_3"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="11">
<![CDATA[
col_loop2.split:58 %Layer3_Neurons_CPU_load_2 = load i11 %Layer3_Neurons_CPU_addr_2

]]></Node>
<StgValue><ssdm name="Layer3_Neurons_CPU_load_2"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="11">
<![CDATA[
col_loop2.split:67 %Layer3_Neurons_CPU_load_3 = load i11 %Layer3_Neurons_CPU_addr_3

]]></Node>
<StgValue><ssdm name="Layer3_Neurons_CPU_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col_loop2.split:5 %Layer3_Neurons_CPU_addr_4 = getelementptr i32 %Layer3_Neurons_CPU, i64 0, i64 1229

]]></Node>
<StgValue><ssdm name="Layer3_Neurons_CPU_addr_4"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col_loop2.split:6 %Layer3_Neurons_CPU_addr_5 = getelementptr i32 %Layer3_Neurons_CPU, i64 0, i64 1230

]]></Node>
<StgValue><ssdm name="Layer3_Neurons_CPU_addr_5"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32">
<![CDATA[
col_loop2.split:39 %bitcast_ln76 = bitcast i32 %Layer3_Weights_CPU_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln76"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32">
<![CDATA[
col_loop2.split:41 %bitcast_ln76_1 = bitcast i32 %Layer3_Neurons_CPU_load

]]></Node>
<StgValue><ssdm name="bitcast_ln76_1"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:42 %mul236_s = fmul i32 %bitcast_ln76, i32 %bitcast_ln76_1

]]></Node>
<StgValue><ssdm name="mul236_s"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="17">
<![CDATA[
col_loop2.split:47 %Layer3_Weights_CPU_load_2 = load i17 %Layer3_Weights_CPU_addr_2

]]></Node>
<StgValue><ssdm name="Layer3_Weights_CPU_load_2"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="17">
<![CDATA[
col_loop2.split:56 %Layer3_Weights_CPU_load_3 = load i17 %Layer3_Weights_CPU_addr_3

]]></Node>
<StgValue><ssdm name="Layer3_Weights_CPU_load_3"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="11">
<![CDATA[
col_loop2.split:58 %Layer3_Neurons_CPU_load_2 = load i11 %Layer3_Neurons_CPU_addr_2

]]></Node>
<StgValue><ssdm name="Layer3_Neurons_CPU_load_2"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
col_loop2.split:62 %add_ln76_3 = add i17 %phi_mul_load, i17 1229

]]></Node>
<StgValue><ssdm name="add_ln76_3"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="17">
<![CDATA[
col_loop2.split:63 %zext_ln76_3 = zext i17 %add_ln76_3

]]></Node>
<StgValue><ssdm name="zext_ln76_3"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col_loop2.split:64 %Layer3_Weights_CPU_addr_4 = getelementptr i32 %Layer3_Weights_CPU, i64 0, i64 %zext_ln76_3

]]></Node>
<StgValue><ssdm name="Layer3_Weights_CPU_addr_4"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="17">
<![CDATA[
col_loop2.split:65 %Layer3_Weights_CPU_load_4 = load i17 %Layer3_Weights_CPU_addr_4

]]></Node>
<StgValue><ssdm name="Layer3_Weights_CPU_load_4"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="11">
<![CDATA[
col_loop2.split:67 %Layer3_Neurons_CPU_load_3 = load i11 %Layer3_Neurons_CPU_addr_3

]]></Node>
<StgValue><ssdm name="Layer3_Neurons_CPU_load_3"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
col_loop2.split:71 %add_ln76_4 = add i17 %phi_mul_load, i17 1230

]]></Node>
<StgValue><ssdm name="add_ln76_4"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="17">
<![CDATA[
col_loop2.split:72 %zext_ln76_4 = zext i17 %add_ln76_4

]]></Node>
<StgValue><ssdm name="zext_ln76_4"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col_loop2.split:73 %Layer3_Weights_CPU_addr_5 = getelementptr i32 %Layer3_Weights_CPU, i64 0, i64 %zext_ln76_4

]]></Node>
<StgValue><ssdm name="Layer3_Weights_CPU_addr_5"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="17">
<![CDATA[
col_loop2.split:74 %Layer3_Weights_CPU_load_5 = load i17 %Layer3_Weights_CPU_addr_5

]]></Node>
<StgValue><ssdm name="Layer3_Weights_CPU_load_5"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="11">
<![CDATA[
col_loop2.split:76 %Layer3_Neurons_CPU_load_4 = load i11 %Layer3_Neurons_CPU_addr_4

]]></Node>
<StgValue><ssdm name="Layer3_Neurons_CPU_load_4"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="11">
<![CDATA[
col_loop2.split:85 %Layer3_Neurons_CPU_load_5 = load i11 %Layer3_Neurons_CPU_addr_5

]]></Node>
<StgValue><ssdm name="Layer3_Neurons_CPU_load_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="184" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col_loop2.split:7 %Layer3_Neurons_CPU_addr_6 = getelementptr i32 %Layer3_Neurons_CPU, i64 0, i64 1231

]]></Node>
<StgValue><ssdm name="Layer3_Neurons_CPU_addr_6"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col_loop2.split:8 %Layer3_Neurons_CPU_addr_7 = getelementptr i32 %Layer3_Neurons_CPU, i64 0, i64 1232

]]></Node>
<StgValue><ssdm name="Layer3_Neurons_CPU_addr_7"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:42 %mul236_s = fmul i32 %bitcast_ln76, i32 %bitcast_ln76_1

]]></Node>
<StgValue><ssdm name="mul236_s"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32">
<![CDATA[
col_loop2.split:48 %bitcast_ln76_2 = bitcast i32 %Layer3_Weights_CPU_load_2

]]></Node>
<StgValue><ssdm name="bitcast_ln76_2"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32">
<![CDATA[
col_loop2.split:50 %bitcast_ln76_3 = bitcast i32 %Layer3_Neurons_CPU_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln76_3"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:51 %mul236_49_s = fmul i32 %bitcast_ln76_2, i32 %bitcast_ln76_3

]]></Node>
<StgValue><ssdm name="mul236_49_s"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="17">
<![CDATA[
col_loop2.split:65 %Layer3_Weights_CPU_load_4 = load i17 %Layer3_Weights_CPU_addr_4

]]></Node>
<StgValue><ssdm name="Layer3_Weights_CPU_load_4"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="17">
<![CDATA[
col_loop2.split:74 %Layer3_Weights_CPU_load_5 = load i17 %Layer3_Weights_CPU_addr_5

]]></Node>
<StgValue><ssdm name="Layer3_Weights_CPU_load_5"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="11">
<![CDATA[
col_loop2.split:76 %Layer3_Neurons_CPU_load_4 = load i11 %Layer3_Neurons_CPU_addr_4

]]></Node>
<StgValue><ssdm name="Layer3_Neurons_CPU_load_4"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
col_loop2.split:80 %add_ln76_5 = add i17 %phi_mul_load, i17 1231

]]></Node>
<StgValue><ssdm name="add_ln76_5"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="17">
<![CDATA[
col_loop2.split:81 %zext_ln76_5 = zext i17 %add_ln76_5

]]></Node>
<StgValue><ssdm name="zext_ln76_5"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col_loop2.split:82 %Layer3_Weights_CPU_addr_6 = getelementptr i32 %Layer3_Weights_CPU, i64 0, i64 %zext_ln76_5

]]></Node>
<StgValue><ssdm name="Layer3_Weights_CPU_addr_6"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="17">
<![CDATA[
col_loop2.split:83 %Layer3_Weights_CPU_load_6 = load i17 %Layer3_Weights_CPU_addr_6

]]></Node>
<StgValue><ssdm name="Layer3_Weights_CPU_load_6"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="11">
<![CDATA[
col_loop2.split:85 %Layer3_Neurons_CPU_load_5 = load i11 %Layer3_Neurons_CPU_addr_5

]]></Node>
<StgValue><ssdm name="Layer3_Neurons_CPU_load_5"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
col_loop2.split:89 %add_ln76_6 = add i17 %phi_mul_load, i17 1232

]]></Node>
<StgValue><ssdm name="add_ln76_6"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="17">
<![CDATA[
col_loop2.split:90 %zext_ln76_6 = zext i17 %add_ln76_6

]]></Node>
<StgValue><ssdm name="zext_ln76_6"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col_loop2.split:91 %Layer3_Weights_CPU_addr_7 = getelementptr i32 %Layer3_Weights_CPU, i64 0, i64 %zext_ln76_6

]]></Node>
<StgValue><ssdm name="Layer3_Weights_CPU_addr_7"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="17">
<![CDATA[
col_loop2.split:92 %Layer3_Weights_CPU_load_7 = load i17 %Layer3_Weights_CPU_addr_7

]]></Node>
<StgValue><ssdm name="Layer3_Weights_CPU_load_7"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="11">
<![CDATA[
col_loop2.split:94 %Layer3_Neurons_CPU_load_6 = load i11 %Layer3_Neurons_CPU_addr_6

]]></Node>
<StgValue><ssdm name="Layer3_Neurons_CPU_load_6"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="11">
<![CDATA[
col_loop2.split:103 %Layer3_Neurons_CPU_load_7 = load i11 %Layer3_Neurons_CPU_addr_7

]]></Node>
<StgValue><ssdm name="Layer3_Neurons_CPU_load_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="204" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col_loop2.split:9 %Layer3_Neurons_CPU_addr_8 = getelementptr i32 %Layer3_Neurons_CPU, i64 0, i64 1233

]]></Node>
<StgValue><ssdm name="Layer3_Neurons_CPU_addr_8"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col_loop2.split:10 %Layer3_Neurons_CPU_addr_9 = getelementptr i32 %Layer3_Neurons_CPU, i64 0, i64 1234

]]></Node>
<StgValue><ssdm name="Layer3_Neurons_CPU_addr_9"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32">
<![CDATA[
col_loop2.split:34 %somme = bitcast i32 %Layer3_Weights_CPU_load

]]></Node>
<StgValue><ssdm name="somme"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:43 %somme_1 = fadd i32 %somme, i32 %mul236_s

]]></Node>
<StgValue><ssdm name="somme_1"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:51 %mul236_49_s = fmul i32 %bitcast_ln76_2, i32 %bitcast_ln76_3

]]></Node>
<StgValue><ssdm name="mul236_49_s"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32">
<![CDATA[
col_loop2.split:57 %bitcast_ln76_4 = bitcast i32 %Layer3_Weights_CPU_load_3

]]></Node>
<StgValue><ssdm name="bitcast_ln76_4"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32">
<![CDATA[
col_loop2.split:59 %bitcast_ln76_5 = bitcast i32 %Layer3_Neurons_CPU_load_2

]]></Node>
<StgValue><ssdm name="bitcast_ln76_5"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:60 %mul236_49_5 = fmul i32 %bitcast_ln76_4, i32 %bitcast_ln76_5

]]></Node>
<StgValue><ssdm name="mul236_49_5"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="17">
<![CDATA[
col_loop2.split:83 %Layer3_Weights_CPU_load_6 = load i17 %Layer3_Weights_CPU_addr_6

]]></Node>
<StgValue><ssdm name="Layer3_Weights_CPU_load_6"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="17">
<![CDATA[
col_loop2.split:92 %Layer3_Weights_CPU_load_7 = load i17 %Layer3_Weights_CPU_addr_7

]]></Node>
<StgValue><ssdm name="Layer3_Weights_CPU_load_7"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="11">
<![CDATA[
col_loop2.split:94 %Layer3_Neurons_CPU_load_6 = load i11 %Layer3_Neurons_CPU_addr_6

]]></Node>
<StgValue><ssdm name="Layer3_Neurons_CPU_load_6"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
col_loop2.split:98 %add_ln76_7 = add i17 %phi_mul_load, i17 1233

]]></Node>
<StgValue><ssdm name="add_ln76_7"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="17">
<![CDATA[
col_loop2.split:99 %zext_ln76_7 = zext i17 %add_ln76_7

]]></Node>
<StgValue><ssdm name="zext_ln76_7"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col_loop2.split:100 %Layer3_Weights_CPU_addr_8 = getelementptr i32 %Layer3_Weights_CPU, i64 0, i64 %zext_ln76_7

]]></Node>
<StgValue><ssdm name="Layer3_Weights_CPU_addr_8"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="17">
<![CDATA[
col_loop2.split:101 %Layer3_Weights_CPU_load_8 = load i17 %Layer3_Weights_CPU_addr_8

]]></Node>
<StgValue><ssdm name="Layer3_Weights_CPU_load_8"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="11">
<![CDATA[
col_loop2.split:103 %Layer3_Neurons_CPU_load_7 = load i11 %Layer3_Neurons_CPU_addr_7

]]></Node>
<StgValue><ssdm name="Layer3_Neurons_CPU_load_7"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
col_loop2.split:107 %add_ln76_8 = add i17 %phi_mul_load, i17 1234

]]></Node>
<StgValue><ssdm name="add_ln76_8"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="17">
<![CDATA[
col_loop2.split:108 %zext_ln76_8 = zext i17 %add_ln76_8

]]></Node>
<StgValue><ssdm name="zext_ln76_8"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col_loop2.split:109 %Layer3_Weights_CPU_addr_9 = getelementptr i32 %Layer3_Weights_CPU, i64 0, i64 %zext_ln76_8

]]></Node>
<StgValue><ssdm name="Layer3_Weights_CPU_addr_9"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="17">
<![CDATA[
col_loop2.split:110 %Layer3_Weights_CPU_load_9 = load i17 %Layer3_Weights_CPU_addr_9

]]></Node>
<StgValue><ssdm name="Layer3_Weights_CPU_load_9"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="11">
<![CDATA[
col_loop2.split:112 %Layer3_Neurons_CPU_load_8 = load i11 %Layer3_Neurons_CPU_addr_8

]]></Node>
<StgValue><ssdm name="Layer3_Neurons_CPU_load_8"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="11">
<![CDATA[
col_loop2.split:121 %Layer3_Neurons_CPU_load_9 = load i11 %Layer3_Neurons_CPU_addr_9

]]></Node>
<StgValue><ssdm name="Layer3_Neurons_CPU_load_9"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="226" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col_loop2.split:11 %Layer3_Neurons_CPU_addr_10 = getelementptr i32 %Layer3_Neurons_CPU, i64 0, i64 1235

]]></Node>
<StgValue><ssdm name="Layer3_Neurons_CPU_addr_10"/></StgValue>
</operation>

<operation id="227" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col_loop2.split:12 %Layer3_Neurons_CPU_addr_11 = getelementptr i32 %Layer3_Neurons_CPU, i64 0, i64 1236

]]></Node>
<StgValue><ssdm name="Layer3_Neurons_CPU_addr_11"/></StgValue>
</operation>

<operation id="228" st_id="6" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:43 %somme_1 = fadd i32 %somme, i32 %mul236_s

]]></Node>
<StgValue><ssdm name="somme_1"/></StgValue>
</operation>

<operation id="229" st_id="6" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:60 %mul236_49_5 = fmul i32 %bitcast_ln76_4, i32 %bitcast_ln76_5

]]></Node>
<StgValue><ssdm name="mul236_49_5"/></StgValue>
</operation>

<operation id="230" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32">
<![CDATA[
col_loop2.split:66 %bitcast_ln76_6 = bitcast i32 %Layer3_Weights_CPU_load_4

]]></Node>
<StgValue><ssdm name="bitcast_ln76_6"/></StgValue>
</operation>

<operation id="231" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32">
<![CDATA[
col_loop2.split:68 %bitcast_ln76_7 = bitcast i32 %Layer3_Neurons_CPU_load_3

]]></Node>
<StgValue><ssdm name="bitcast_ln76_7"/></StgValue>
</operation>

<operation id="232" st_id="6" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:69 %mul236_49_6 = fmul i32 %bitcast_ln76_6, i32 %bitcast_ln76_7

]]></Node>
<StgValue><ssdm name="mul236_49_6"/></StgValue>
</operation>

<operation id="233" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="17">
<![CDATA[
col_loop2.split:101 %Layer3_Weights_CPU_load_8 = load i17 %Layer3_Weights_CPU_addr_8

]]></Node>
<StgValue><ssdm name="Layer3_Weights_CPU_load_8"/></StgValue>
</operation>

<operation id="234" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="17">
<![CDATA[
col_loop2.split:110 %Layer3_Weights_CPU_load_9 = load i17 %Layer3_Weights_CPU_addr_9

]]></Node>
<StgValue><ssdm name="Layer3_Weights_CPU_load_9"/></StgValue>
</operation>

<operation id="235" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="11">
<![CDATA[
col_loop2.split:112 %Layer3_Neurons_CPU_load_8 = load i11 %Layer3_Neurons_CPU_addr_8

]]></Node>
<StgValue><ssdm name="Layer3_Neurons_CPU_load_8"/></StgValue>
</operation>

<operation id="236" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
col_loop2.split:116 %add_ln76_9 = add i17 %phi_mul_load, i17 1235

]]></Node>
<StgValue><ssdm name="add_ln76_9"/></StgValue>
</operation>

<operation id="237" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="17">
<![CDATA[
col_loop2.split:117 %zext_ln76_9 = zext i17 %add_ln76_9

]]></Node>
<StgValue><ssdm name="zext_ln76_9"/></StgValue>
</operation>

<operation id="238" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col_loop2.split:118 %Layer3_Weights_CPU_addr_10 = getelementptr i32 %Layer3_Weights_CPU, i64 0, i64 %zext_ln76_9

]]></Node>
<StgValue><ssdm name="Layer3_Weights_CPU_addr_10"/></StgValue>
</operation>

<operation id="239" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="17">
<![CDATA[
col_loop2.split:119 %Layer3_Weights_CPU_load_10 = load i17 %Layer3_Weights_CPU_addr_10

]]></Node>
<StgValue><ssdm name="Layer3_Weights_CPU_load_10"/></StgValue>
</operation>

<operation id="240" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="11">
<![CDATA[
col_loop2.split:121 %Layer3_Neurons_CPU_load_9 = load i11 %Layer3_Neurons_CPU_addr_9

]]></Node>
<StgValue><ssdm name="Layer3_Neurons_CPU_load_9"/></StgValue>
</operation>

<operation id="241" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
col_loop2.split:125 %add_ln76_10 = add i17 %phi_mul_load, i17 1236

]]></Node>
<StgValue><ssdm name="add_ln76_10"/></StgValue>
</operation>

<operation id="242" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="17">
<![CDATA[
col_loop2.split:126 %zext_ln76_10 = zext i17 %add_ln76_10

]]></Node>
<StgValue><ssdm name="zext_ln76_10"/></StgValue>
</operation>

<operation id="243" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col_loop2.split:127 %Layer3_Weights_CPU_addr_11 = getelementptr i32 %Layer3_Weights_CPU, i64 0, i64 %zext_ln76_10

]]></Node>
<StgValue><ssdm name="Layer3_Weights_CPU_addr_11"/></StgValue>
</operation>

<operation id="244" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="17">
<![CDATA[
col_loop2.split:128 %Layer3_Weights_CPU_load_11 = load i17 %Layer3_Weights_CPU_addr_11

]]></Node>
<StgValue><ssdm name="Layer3_Weights_CPU_load_11"/></StgValue>
</operation>

<operation id="245" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="11">
<![CDATA[
col_loop2.split:130 %Layer3_Neurons_CPU_load_10 = load i11 %Layer3_Neurons_CPU_addr_10

]]></Node>
<StgValue><ssdm name="Layer3_Neurons_CPU_load_10"/></StgValue>
</operation>

<operation id="246" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="11">
<![CDATA[
col_loop2.split:139 %Layer3_Neurons_CPU_load_11 = load i11 %Layer3_Neurons_CPU_addr_11

]]></Node>
<StgValue><ssdm name="Layer3_Neurons_CPU_load_11"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="247" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col_loop2.split:13 %Layer3_Neurons_CPU_addr_12 = getelementptr i32 %Layer3_Neurons_CPU, i64 0, i64 1237

]]></Node>
<StgValue><ssdm name="Layer3_Neurons_CPU_addr_12"/></StgValue>
</operation>

<operation id="248" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col_loop2.split:14 %Layer3_Neurons_CPU_addr_13 = getelementptr i32 %Layer3_Neurons_CPU, i64 0, i64 1238

]]></Node>
<StgValue><ssdm name="Layer3_Neurons_CPU_addr_13"/></StgValue>
</operation>

<operation id="249" st_id="7" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:43 %somme_1 = fadd i32 %somme, i32 %mul236_s

]]></Node>
<StgValue><ssdm name="somme_1"/></StgValue>
</operation>

<operation id="250" st_id="7" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:69 %mul236_49_6 = fmul i32 %bitcast_ln76_6, i32 %bitcast_ln76_7

]]></Node>
<StgValue><ssdm name="mul236_49_6"/></StgValue>
</operation>

<operation id="251" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32">
<![CDATA[
col_loop2.split:75 %bitcast_ln76_8 = bitcast i32 %Layer3_Weights_CPU_load_5

]]></Node>
<StgValue><ssdm name="bitcast_ln76_8"/></StgValue>
</operation>

<operation id="252" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32">
<![CDATA[
col_loop2.split:77 %bitcast_ln76_9 = bitcast i32 %Layer3_Neurons_CPU_load_4

]]></Node>
<StgValue><ssdm name="bitcast_ln76_9"/></StgValue>
</operation>

<operation id="253" st_id="7" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:78 %mul236_49_7 = fmul i32 %bitcast_ln76_8, i32 %bitcast_ln76_9

]]></Node>
<StgValue><ssdm name="mul236_49_7"/></StgValue>
</operation>

<operation id="254" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="17">
<![CDATA[
col_loop2.split:119 %Layer3_Weights_CPU_load_10 = load i17 %Layer3_Weights_CPU_addr_10

]]></Node>
<StgValue><ssdm name="Layer3_Weights_CPU_load_10"/></StgValue>
</operation>

<operation id="255" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="17">
<![CDATA[
col_loop2.split:128 %Layer3_Weights_CPU_load_11 = load i17 %Layer3_Weights_CPU_addr_11

]]></Node>
<StgValue><ssdm name="Layer3_Weights_CPU_load_11"/></StgValue>
</operation>

<operation id="256" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="11">
<![CDATA[
col_loop2.split:130 %Layer3_Neurons_CPU_load_10 = load i11 %Layer3_Neurons_CPU_addr_10

]]></Node>
<StgValue><ssdm name="Layer3_Neurons_CPU_load_10"/></StgValue>
</operation>

<operation id="257" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
col_loop2.split:134 %add_ln76_11 = add i17 %phi_mul_load, i17 1237

]]></Node>
<StgValue><ssdm name="add_ln76_11"/></StgValue>
</operation>

<operation id="258" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="17">
<![CDATA[
col_loop2.split:135 %zext_ln76_11 = zext i17 %add_ln76_11

]]></Node>
<StgValue><ssdm name="zext_ln76_11"/></StgValue>
</operation>

<operation id="259" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col_loop2.split:136 %Layer3_Weights_CPU_addr_12 = getelementptr i32 %Layer3_Weights_CPU, i64 0, i64 %zext_ln76_11

]]></Node>
<StgValue><ssdm name="Layer3_Weights_CPU_addr_12"/></StgValue>
</operation>

<operation id="260" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="17">
<![CDATA[
col_loop2.split:137 %Layer3_Weights_CPU_load_12 = load i17 %Layer3_Weights_CPU_addr_12

]]></Node>
<StgValue><ssdm name="Layer3_Weights_CPU_load_12"/></StgValue>
</operation>

<operation id="261" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="11">
<![CDATA[
col_loop2.split:139 %Layer3_Neurons_CPU_load_11 = load i11 %Layer3_Neurons_CPU_addr_11

]]></Node>
<StgValue><ssdm name="Layer3_Neurons_CPU_load_11"/></StgValue>
</operation>

<operation id="262" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
col_loop2.split:143 %add_ln76_12 = add i17 %phi_mul_load, i17 1238

]]></Node>
<StgValue><ssdm name="add_ln76_12"/></StgValue>
</operation>

<operation id="263" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="17">
<![CDATA[
col_loop2.split:144 %zext_ln76_12 = zext i17 %add_ln76_12

]]></Node>
<StgValue><ssdm name="zext_ln76_12"/></StgValue>
</operation>

<operation id="264" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col_loop2.split:145 %Layer3_Weights_CPU_addr_13 = getelementptr i32 %Layer3_Weights_CPU, i64 0, i64 %zext_ln76_12

]]></Node>
<StgValue><ssdm name="Layer3_Weights_CPU_addr_13"/></StgValue>
</operation>

<operation id="265" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="17">
<![CDATA[
col_loop2.split:146 %Layer3_Weights_CPU_load_13 = load i17 %Layer3_Weights_CPU_addr_13

]]></Node>
<StgValue><ssdm name="Layer3_Weights_CPU_load_13"/></StgValue>
</operation>

<operation id="266" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="11">
<![CDATA[
col_loop2.split:148 %Layer3_Neurons_CPU_load_12 = load i11 %Layer3_Neurons_CPU_addr_12

]]></Node>
<StgValue><ssdm name="Layer3_Neurons_CPU_load_12"/></StgValue>
</operation>

<operation id="267" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="11">
<![CDATA[
col_loop2.split:157 %Layer3_Neurons_CPU_load_13 = load i11 %Layer3_Neurons_CPU_addr_13

]]></Node>
<StgValue><ssdm name="Layer3_Neurons_CPU_load_13"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="268" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col_loop2.split:15 %Layer3_Neurons_CPU_addr_14 = getelementptr i32 %Layer3_Neurons_CPU, i64 0, i64 1239

]]></Node>
<StgValue><ssdm name="Layer3_Neurons_CPU_addr_14"/></StgValue>
</operation>

<operation id="269" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col_loop2.split:16 %Layer3_Neurons_CPU_addr_15 = getelementptr i32 %Layer3_Neurons_CPU, i64 0, i64 1240

]]></Node>
<StgValue><ssdm name="Layer3_Neurons_CPU_addr_15"/></StgValue>
</operation>

<operation id="270" st_id="8" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:43 %somme_1 = fadd i32 %somme, i32 %mul236_s

]]></Node>
<StgValue><ssdm name="somme_1"/></StgValue>
</operation>

<operation id="271" st_id="8" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:78 %mul236_49_7 = fmul i32 %bitcast_ln76_8, i32 %bitcast_ln76_9

]]></Node>
<StgValue><ssdm name="mul236_49_7"/></StgValue>
</operation>

<operation id="272" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32">
<![CDATA[
col_loop2.split:84 %bitcast_ln76_10 = bitcast i32 %Layer3_Weights_CPU_load_6

]]></Node>
<StgValue><ssdm name="bitcast_ln76_10"/></StgValue>
</operation>

<operation id="273" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32">
<![CDATA[
col_loop2.split:86 %bitcast_ln76_11 = bitcast i32 %Layer3_Neurons_CPU_load_5

]]></Node>
<StgValue><ssdm name="bitcast_ln76_11"/></StgValue>
</operation>

<operation id="274" st_id="8" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:87 %mul236_49_1 = fmul i32 %bitcast_ln76_10, i32 %bitcast_ln76_11

]]></Node>
<StgValue><ssdm name="mul236_49_1"/></StgValue>
</operation>

<operation id="275" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="17">
<![CDATA[
col_loop2.split:137 %Layer3_Weights_CPU_load_12 = load i17 %Layer3_Weights_CPU_addr_12

]]></Node>
<StgValue><ssdm name="Layer3_Weights_CPU_load_12"/></StgValue>
</operation>

<operation id="276" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="17">
<![CDATA[
col_loop2.split:146 %Layer3_Weights_CPU_load_13 = load i17 %Layer3_Weights_CPU_addr_13

]]></Node>
<StgValue><ssdm name="Layer3_Weights_CPU_load_13"/></StgValue>
</operation>

<operation id="277" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="11">
<![CDATA[
col_loop2.split:148 %Layer3_Neurons_CPU_load_12 = load i11 %Layer3_Neurons_CPU_addr_12

]]></Node>
<StgValue><ssdm name="Layer3_Neurons_CPU_load_12"/></StgValue>
</operation>

<operation id="278" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
col_loop2.split:152 %add_ln76_13 = add i17 %phi_mul_load, i17 1239

]]></Node>
<StgValue><ssdm name="add_ln76_13"/></StgValue>
</operation>

<operation id="279" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="17">
<![CDATA[
col_loop2.split:153 %zext_ln76_13 = zext i17 %add_ln76_13

]]></Node>
<StgValue><ssdm name="zext_ln76_13"/></StgValue>
</operation>

<operation id="280" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col_loop2.split:154 %Layer3_Weights_CPU_addr_14 = getelementptr i32 %Layer3_Weights_CPU, i64 0, i64 %zext_ln76_13

]]></Node>
<StgValue><ssdm name="Layer3_Weights_CPU_addr_14"/></StgValue>
</operation>

<operation id="281" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="17">
<![CDATA[
col_loop2.split:155 %Layer3_Weights_CPU_load_14 = load i17 %Layer3_Weights_CPU_addr_14

]]></Node>
<StgValue><ssdm name="Layer3_Weights_CPU_load_14"/></StgValue>
</operation>

<operation id="282" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="11">
<![CDATA[
col_loop2.split:157 %Layer3_Neurons_CPU_load_13 = load i11 %Layer3_Neurons_CPU_addr_13

]]></Node>
<StgValue><ssdm name="Layer3_Neurons_CPU_load_13"/></StgValue>
</operation>

<operation id="283" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
col_loop2.split:161 %add_ln76_14 = add i17 %phi_mul_load, i17 1240

]]></Node>
<StgValue><ssdm name="add_ln76_14"/></StgValue>
</operation>

<operation id="284" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="17">
<![CDATA[
col_loop2.split:162 %zext_ln76_14 = zext i17 %add_ln76_14

]]></Node>
<StgValue><ssdm name="zext_ln76_14"/></StgValue>
</operation>

<operation id="285" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col_loop2.split:163 %Layer3_Weights_CPU_addr_15 = getelementptr i32 %Layer3_Weights_CPU, i64 0, i64 %zext_ln76_14

]]></Node>
<StgValue><ssdm name="Layer3_Weights_CPU_addr_15"/></StgValue>
</operation>

<operation id="286" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="17">
<![CDATA[
col_loop2.split:164 %Layer3_Weights_CPU_load_15 = load i17 %Layer3_Weights_CPU_addr_15

]]></Node>
<StgValue><ssdm name="Layer3_Weights_CPU_load_15"/></StgValue>
</operation>

<operation id="287" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="11">
<![CDATA[
col_loop2.split:166 %Layer3_Neurons_CPU_load_14 = load i11 %Layer3_Neurons_CPU_addr_14

]]></Node>
<StgValue><ssdm name="Layer3_Neurons_CPU_load_14"/></StgValue>
</operation>

<operation id="288" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="11">
<![CDATA[
col_loop2.split:175 %Layer3_Neurons_CPU_load_15 = load i11 %Layer3_Neurons_CPU_addr_15

]]></Node>
<StgValue><ssdm name="Layer3_Neurons_CPU_load_15"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="289" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col_loop2.split:17 %Layer3_Neurons_CPU_addr_16 = getelementptr i32 %Layer3_Neurons_CPU, i64 0, i64 1241

]]></Node>
<StgValue><ssdm name="Layer3_Neurons_CPU_addr_16"/></StgValue>
</operation>

<operation id="290" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col_loop2.split:18 %Layer3_Neurons_CPU_addr_17 = getelementptr i32 %Layer3_Neurons_CPU, i64 0, i64 1242

]]></Node>
<StgValue><ssdm name="Layer3_Neurons_CPU_addr_17"/></StgValue>
</operation>

<operation id="291" st_id="9" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:52 %somme_2 = fadd i32 %somme_1, i32 %mul236_49_s

]]></Node>
<StgValue><ssdm name="somme_2"/></StgValue>
</operation>

<operation id="292" st_id="9" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:87 %mul236_49_1 = fmul i32 %bitcast_ln76_10, i32 %bitcast_ln76_11

]]></Node>
<StgValue><ssdm name="mul236_49_1"/></StgValue>
</operation>

<operation id="293" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32">
<![CDATA[
col_loop2.split:93 %bitcast_ln76_12 = bitcast i32 %Layer3_Weights_CPU_load_7

]]></Node>
<StgValue><ssdm name="bitcast_ln76_12"/></StgValue>
</operation>

<operation id="294" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32">
<![CDATA[
col_loop2.split:95 %bitcast_ln76_13 = bitcast i32 %Layer3_Neurons_CPU_load_6

]]></Node>
<StgValue><ssdm name="bitcast_ln76_13"/></StgValue>
</operation>

<operation id="295" st_id="9" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:96 %mul236_49_1_1 = fmul i32 %bitcast_ln76_12, i32 %bitcast_ln76_13

]]></Node>
<StgValue><ssdm name="mul236_49_1_1"/></StgValue>
</operation>

<operation id="296" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="17">
<![CDATA[
col_loop2.split:155 %Layer3_Weights_CPU_load_14 = load i17 %Layer3_Weights_CPU_addr_14

]]></Node>
<StgValue><ssdm name="Layer3_Weights_CPU_load_14"/></StgValue>
</operation>

<operation id="297" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="17">
<![CDATA[
col_loop2.split:164 %Layer3_Weights_CPU_load_15 = load i17 %Layer3_Weights_CPU_addr_15

]]></Node>
<StgValue><ssdm name="Layer3_Weights_CPU_load_15"/></StgValue>
</operation>

<operation id="298" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="11">
<![CDATA[
col_loop2.split:166 %Layer3_Neurons_CPU_load_14 = load i11 %Layer3_Neurons_CPU_addr_14

]]></Node>
<StgValue><ssdm name="Layer3_Neurons_CPU_load_14"/></StgValue>
</operation>

<operation id="299" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
col_loop2.split:170 %add_ln76_15 = add i17 %phi_mul_load, i17 1241

]]></Node>
<StgValue><ssdm name="add_ln76_15"/></StgValue>
</operation>

<operation id="300" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="17">
<![CDATA[
col_loop2.split:171 %zext_ln76_15 = zext i17 %add_ln76_15

]]></Node>
<StgValue><ssdm name="zext_ln76_15"/></StgValue>
</operation>

<operation id="301" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col_loop2.split:172 %Layer3_Weights_CPU_addr_16 = getelementptr i32 %Layer3_Weights_CPU, i64 0, i64 %zext_ln76_15

]]></Node>
<StgValue><ssdm name="Layer3_Weights_CPU_addr_16"/></StgValue>
</operation>

<operation id="302" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="17">
<![CDATA[
col_loop2.split:173 %Layer3_Weights_CPU_load_16 = load i17 %Layer3_Weights_CPU_addr_16

]]></Node>
<StgValue><ssdm name="Layer3_Weights_CPU_load_16"/></StgValue>
</operation>

<operation id="303" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="11">
<![CDATA[
col_loop2.split:175 %Layer3_Neurons_CPU_load_15 = load i11 %Layer3_Neurons_CPU_addr_15

]]></Node>
<StgValue><ssdm name="Layer3_Neurons_CPU_load_15"/></StgValue>
</operation>

<operation id="304" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
col_loop2.split:179 %add_ln76_16 = add i17 %phi_mul_load, i17 1242

]]></Node>
<StgValue><ssdm name="add_ln76_16"/></StgValue>
</operation>

<operation id="305" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="17">
<![CDATA[
col_loop2.split:180 %zext_ln76_16 = zext i17 %add_ln76_16

]]></Node>
<StgValue><ssdm name="zext_ln76_16"/></StgValue>
</operation>

<operation id="306" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col_loop2.split:181 %Layer3_Weights_CPU_addr_17 = getelementptr i32 %Layer3_Weights_CPU, i64 0, i64 %zext_ln76_16

]]></Node>
<StgValue><ssdm name="Layer3_Weights_CPU_addr_17"/></StgValue>
</operation>

<operation id="307" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="17">
<![CDATA[
col_loop2.split:182 %Layer3_Weights_CPU_load_17 = load i17 %Layer3_Weights_CPU_addr_17

]]></Node>
<StgValue><ssdm name="Layer3_Weights_CPU_load_17"/></StgValue>
</operation>

<operation id="308" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="11">
<![CDATA[
col_loop2.split:184 %Layer3_Neurons_CPU_load_16 = load i11 %Layer3_Neurons_CPU_addr_16

]]></Node>
<StgValue><ssdm name="Layer3_Neurons_CPU_load_16"/></StgValue>
</operation>

<operation id="309" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="11">
<![CDATA[
col_loop2.split:193 %Layer3_Neurons_CPU_load_17 = load i11 %Layer3_Neurons_CPU_addr_17

]]></Node>
<StgValue><ssdm name="Layer3_Neurons_CPU_load_17"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="310" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col_loop2.split:19 %Layer3_Neurons_CPU_addr_18 = getelementptr i32 %Layer3_Neurons_CPU, i64 0, i64 1243

]]></Node>
<StgValue><ssdm name="Layer3_Neurons_CPU_addr_18"/></StgValue>
</operation>

<operation id="311" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col_loop2.split:20 %Layer3_Neurons_CPU_addr_19 = getelementptr i32 %Layer3_Neurons_CPU, i64 0, i64 1244

]]></Node>
<StgValue><ssdm name="Layer3_Neurons_CPU_addr_19"/></StgValue>
</operation>

<operation id="312" st_id="10" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:52 %somme_2 = fadd i32 %somme_1, i32 %mul236_49_s

]]></Node>
<StgValue><ssdm name="somme_2"/></StgValue>
</operation>

<operation id="313" st_id="10" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:96 %mul236_49_1_1 = fmul i32 %bitcast_ln76_12, i32 %bitcast_ln76_13

]]></Node>
<StgValue><ssdm name="mul236_49_1_1"/></StgValue>
</operation>

<operation id="314" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32">
<![CDATA[
col_loop2.split:102 %bitcast_ln76_14 = bitcast i32 %Layer3_Weights_CPU_load_8

]]></Node>
<StgValue><ssdm name="bitcast_ln76_14"/></StgValue>
</operation>

<operation id="315" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32">
<![CDATA[
col_loop2.split:104 %bitcast_ln76_15 = bitcast i32 %Layer3_Neurons_CPU_load_7

]]></Node>
<StgValue><ssdm name="bitcast_ln76_15"/></StgValue>
</operation>

<operation id="316" st_id="10" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:105 %mul236_49_1_2 = fmul i32 %bitcast_ln76_14, i32 %bitcast_ln76_15

]]></Node>
<StgValue><ssdm name="mul236_49_1_2"/></StgValue>
</operation>

<operation id="317" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="17">
<![CDATA[
col_loop2.split:173 %Layer3_Weights_CPU_load_16 = load i17 %Layer3_Weights_CPU_addr_16

]]></Node>
<StgValue><ssdm name="Layer3_Weights_CPU_load_16"/></StgValue>
</operation>

<operation id="318" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="17">
<![CDATA[
col_loop2.split:182 %Layer3_Weights_CPU_load_17 = load i17 %Layer3_Weights_CPU_addr_17

]]></Node>
<StgValue><ssdm name="Layer3_Weights_CPU_load_17"/></StgValue>
</operation>

<operation id="319" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="11">
<![CDATA[
col_loop2.split:184 %Layer3_Neurons_CPU_load_16 = load i11 %Layer3_Neurons_CPU_addr_16

]]></Node>
<StgValue><ssdm name="Layer3_Neurons_CPU_load_16"/></StgValue>
</operation>

<operation id="320" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
col_loop2.split:188 %add_ln76_17 = add i17 %phi_mul_load, i17 1243

]]></Node>
<StgValue><ssdm name="add_ln76_17"/></StgValue>
</operation>

<operation id="321" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="17">
<![CDATA[
col_loop2.split:189 %zext_ln76_17 = zext i17 %add_ln76_17

]]></Node>
<StgValue><ssdm name="zext_ln76_17"/></StgValue>
</operation>

<operation id="322" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col_loop2.split:190 %Layer3_Weights_CPU_addr_18 = getelementptr i32 %Layer3_Weights_CPU, i64 0, i64 %zext_ln76_17

]]></Node>
<StgValue><ssdm name="Layer3_Weights_CPU_addr_18"/></StgValue>
</operation>

<operation id="323" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="17">
<![CDATA[
col_loop2.split:191 %Layer3_Weights_CPU_load_18 = load i17 %Layer3_Weights_CPU_addr_18

]]></Node>
<StgValue><ssdm name="Layer3_Weights_CPU_load_18"/></StgValue>
</operation>

<operation id="324" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="11">
<![CDATA[
col_loop2.split:193 %Layer3_Neurons_CPU_load_17 = load i11 %Layer3_Neurons_CPU_addr_17

]]></Node>
<StgValue><ssdm name="Layer3_Neurons_CPU_load_17"/></StgValue>
</operation>

<operation id="325" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
col_loop2.split:197 %add_ln76_18 = add i17 %phi_mul_load, i17 1244

]]></Node>
<StgValue><ssdm name="add_ln76_18"/></StgValue>
</operation>

<operation id="326" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="17">
<![CDATA[
col_loop2.split:198 %zext_ln76_18 = zext i17 %add_ln76_18

]]></Node>
<StgValue><ssdm name="zext_ln76_18"/></StgValue>
</operation>

<operation id="327" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col_loop2.split:199 %Layer3_Weights_CPU_addr_19 = getelementptr i32 %Layer3_Weights_CPU, i64 0, i64 %zext_ln76_18

]]></Node>
<StgValue><ssdm name="Layer3_Weights_CPU_addr_19"/></StgValue>
</operation>

<operation id="328" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="17">
<![CDATA[
col_loop2.split:200 %Layer3_Weights_CPU_load_19 = load i17 %Layer3_Weights_CPU_addr_19

]]></Node>
<StgValue><ssdm name="Layer3_Weights_CPU_load_19"/></StgValue>
</operation>

<operation id="329" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="11">
<![CDATA[
col_loop2.split:202 %Layer3_Neurons_CPU_load_18 = load i11 %Layer3_Neurons_CPU_addr_18

]]></Node>
<StgValue><ssdm name="Layer3_Neurons_CPU_load_18"/></StgValue>
</operation>

<operation id="330" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="11">
<![CDATA[
col_loop2.split:211 %Layer3_Neurons_CPU_load_19 = load i11 %Layer3_Neurons_CPU_addr_19

]]></Node>
<StgValue><ssdm name="Layer3_Neurons_CPU_load_19"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="331" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col_loop2.split:21 %Layer3_Neurons_CPU_addr_20 = getelementptr i32 %Layer3_Neurons_CPU, i64 0, i64 1245

]]></Node>
<StgValue><ssdm name="Layer3_Neurons_CPU_addr_20"/></StgValue>
</operation>

<operation id="332" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col_loop2.split:22 %Layer3_Neurons_CPU_addr_21 = getelementptr i32 %Layer3_Neurons_CPU, i64 0, i64 1246

]]></Node>
<StgValue><ssdm name="Layer3_Neurons_CPU_addr_21"/></StgValue>
</operation>

<operation id="333" st_id="11" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:52 %somme_2 = fadd i32 %somme_1, i32 %mul236_49_s

]]></Node>
<StgValue><ssdm name="somme_2"/></StgValue>
</operation>

<operation id="334" st_id="11" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:105 %mul236_49_1_2 = fmul i32 %bitcast_ln76_14, i32 %bitcast_ln76_15

]]></Node>
<StgValue><ssdm name="mul236_49_1_2"/></StgValue>
</operation>

<operation id="335" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32">
<![CDATA[
col_loop2.split:111 %bitcast_ln76_16 = bitcast i32 %Layer3_Weights_CPU_load_9

]]></Node>
<StgValue><ssdm name="bitcast_ln76_16"/></StgValue>
</operation>

<operation id="336" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32">
<![CDATA[
col_loop2.split:113 %bitcast_ln76_17 = bitcast i32 %Layer3_Neurons_CPU_load_8

]]></Node>
<StgValue><ssdm name="bitcast_ln76_17"/></StgValue>
</operation>

<operation id="337" st_id="11" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:114 %mul236_49_1_3 = fmul i32 %bitcast_ln76_16, i32 %bitcast_ln76_17

]]></Node>
<StgValue><ssdm name="mul236_49_1_3"/></StgValue>
</operation>

<operation id="338" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="17">
<![CDATA[
col_loop2.split:191 %Layer3_Weights_CPU_load_18 = load i17 %Layer3_Weights_CPU_addr_18

]]></Node>
<StgValue><ssdm name="Layer3_Weights_CPU_load_18"/></StgValue>
</operation>

<operation id="339" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="17">
<![CDATA[
col_loop2.split:200 %Layer3_Weights_CPU_load_19 = load i17 %Layer3_Weights_CPU_addr_19

]]></Node>
<StgValue><ssdm name="Layer3_Weights_CPU_load_19"/></StgValue>
</operation>

<operation id="340" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="11">
<![CDATA[
col_loop2.split:202 %Layer3_Neurons_CPU_load_18 = load i11 %Layer3_Neurons_CPU_addr_18

]]></Node>
<StgValue><ssdm name="Layer3_Neurons_CPU_load_18"/></StgValue>
</operation>

<operation id="341" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
col_loop2.split:206 %add_ln76_19 = add i17 %phi_mul_load, i17 1245

]]></Node>
<StgValue><ssdm name="add_ln76_19"/></StgValue>
</operation>

<operation id="342" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="17">
<![CDATA[
col_loop2.split:207 %zext_ln76_19 = zext i17 %add_ln76_19

]]></Node>
<StgValue><ssdm name="zext_ln76_19"/></StgValue>
</operation>

<operation id="343" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col_loop2.split:208 %Layer3_Weights_CPU_addr_20 = getelementptr i32 %Layer3_Weights_CPU, i64 0, i64 %zext_ln76_19

]]></Node>
<StgValue><ssdm name="Layer3_Weights_CPU_addr_20"/></StgValue>
</operation>

<operation id="344" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="17">
<![CDATA[
col_loop2.split:209 %Layer3_Weights_CPU_load_20 = load i17 %Layer3_Weights_CPU_addr_20

]]></Node>
<StgValue><ssdm name="Layer3_Weights_CPU_load_20"/></StgValue>
</operation>

<operation id="345" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="11">
<![CDATA[
col_loop2.split:211 %Layer3_Neurons_CPU_load_19 = load i11 %Layer3_Neurons_CPU_addr_19

]]></Node>
<StgValue><ssdm name="Layer3_Neurons_CPU_load_19"/></StgValue>
</operation>

<operation id="346" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
col_loop2.split:215 %add_ln76_20 = add i17 %phi_mul_load, i17 1246

]]></Node>
<StgValue><ssdm name="add_ln76_20"/></StgValue>
</operation>

<operation id="347" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="17">
<![CDATA[
col_loop2.split:216 %zext_ln76_20 = zext i17 %add_ln76_20

]]></Node>
<StgValue><ssdm name="zext_ln76_20"/></StgValue>
</operation>

<operation id="348" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col_loop2.split:217 %Layer3_Weights_CPU_addr_21 = getelementptr i32 %Layer3_Weights_CPU, i64 0, i64 %zext_ln76_20

]]></Node>
<StgValue><ssdm name="Layer3_Weights_CPU_addr_21"/></StgValue>
</operation>

<operation id="349" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="17">
<![CDATA[
col_loop2.split:218 %Layer3_Weights_CPU_load_21 = load i17 %Layer3_Weights_CPU_addr_21

]]></Node>
<StgValue><ssdm name="Layer3_Weights_CPU_load_21"/></StgValue>
</operation>

<operation id="350" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="11">
<![CDATA[
col_loop2.split:220 %Layer3_Neurons_CPU_load_20 = load i11 %Layer3_Neurons_CPU_addr_20

]]></Node>
<StgValue><ssdm name="Layer3_Neurons_CPU_load_20"/></StgValue>
</operation>

<operation id="351" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="11">
<![CDATA[
col_loop2.split:229 %Layer3_Neurons_CPU_load_21 = load i11 %Layer3_Neurons_CPU_addr_21

]]></Node>
<StgValue><ssdm name="Layer3_Neurons_CPU_load_21"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="352" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col_loop2.split:23 %Layer3_Neurons_CPU_addr_22 = getelementptr i32 %Layer3_Neurons_CPU, i64 0, i64 1247

]]></Node>
<StgValue><ssdm name="Layer3_Neurons_CPU_addr_22"/></StgValue>
</operation>

<operation id="353" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col_loop2.split:24 %Layer3_Neurons_CPU_addr_23 = getelementptr i32 %Layer3_Neurons_CPU, i64 0, i64 1248

]]></Node>
<StgValue><ssdm name="Layer3_Neurons_CPU_addr_23"/></StgValue>
</operation>

<operation id="354" st_id="12" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:52 %somme_2 = fadd i32 %somme_1, i32 %mul236_49_s

]]></Node>
<StgValue><ssdm name="somme_2"/></StgValue>
</operation>

<operation id="355" st_id="12" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:114 %mul236_49_1_3 = fmul i32 %bitcast_ln76_16, i32 %bitcast_ln76_17

]]></Node>
<StgValue><ssdm name="mul236_49_1_3"/></StgValue>
</operation>

<operation id="356" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32">
<![CDATA[
col_loop2.split:120 %bitcast_ln76_18 = bitcast i32 %Layer3_Weights_CPU_load_10

]]></Node>
<StgValue><ssdm name="bitcast_ln76_18"/></StgValue>
</operation>

<operation id="357" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32">
<![CDATA[
col_loop2.split:122 %bitcast_ln76_19 = bitcast i32 %Layer3_Neurons_CPU_load_9

]]></Node>
<StgValue><ssdm name="bitcast_ln76_19"/></StgValue>
</operation>

<operation id="358" st_id="12" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:123 %mul236_49_1_4 = fmul i32 %bitcast_ln76_18, i32 %bitcast_ln76_19

]]></Node>
<StgValue><ssdm name="mul236_49_1_4"/></StgValue>
</operation>

<operation id="359" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="17">
<![CDATA[
col_loop2.split:209 %Layer3_Weights_CPU_load_20 = load i17 %Layer3_Weights_CPU_addr_20

]]></Node>
<StgValue><ssdm name="Layer3_Weights_CPU_load_20"/></StgValue>
</operation>

<operation id="360" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="17">
<![CDATA[
col_loop2.split:218 %Layer3_Weights_CPU_load_21 = load i17 %Layer3_Weights_CPU_addr_21

]]></Node>
<StgValue><ssdm name="Layer3_Weights_CPU_load_21"/></StgValue>
</operation>

<operation id="361" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="11">
<![CDATA[
col_loop2.split:220 %Layer3_Neurons_CPU_load_20 = load i11 %Layer3_Neurons_CPU_addr_20

]]></Node>
<StgValue><ssdm name="Layer3_Neurons_CPU_load_20"/></StgValue>
</operation>

<operation id="362" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
col_loop2.split:224 %add_ln76_21 = add i17 %phi_mul_load, i17 1247

]]></Node>
<StgValue><ssdm name="add_ln76_21"/></StgValue>
</operation>

<operation id="363" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="17">
<![CDATA[
col_loop2.split:225 %zext_ln76_21 = zext i17 %add_ln76_21

]]></Node>
<StgValue><ssdm name="zext_ln76_21"/></StgValue>
</operation>

<operation id="364" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col_loop2.split:226 %Layer3_Weights_CPU_addr_22 = getelementptr i32 %Layer3_Weights_CPU, i64 0, i64 %zext_ln76_21

]]></Node>
<StgValue><ssdm name="Layer3_Weights_CPU_addr_22"/></StgValue>
</operation>

<operation id="365" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="17">
<![CDATA[
col_loop2.split:227 %Layer3_Weights_CPU_load_22 = load i17 %Layer3_Weights_CPU_addr_22

]]></Node>
<StgValue><ssdm name="Layer3_Weights_CPU_load_22"/></StgValue>
</operation>

<operation id="366" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="11">
<![CDATA[
col_loop2.split:229 %Layer3_Neurons_CPU_load_21 = load i11 %Layer3_Neurons_CPU_addr_21

]]></Node>
<StgValue><ssdm name="Layer3_Neurons_CPU_load_21"/></StgValue>
</operation>

<operation id="367" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
col_loop2.split:233 %add_ln76_22 = add i17 %phi_mul_load, i17 1248

]]></Node>
<StgValue><ssdm name="add_ln76_22"/></StgValue>
</operation>

<operation id="368" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="17">
<![CDATA[
col_loop2.split:234 %zext_ln76_22 = zext i17 %add_ln76_22

]]></Node>
<StgValue><ssdm name="zext_ln76_22"/></StgValue>
</operation>

<operation id="369" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col_loop2.split:235 %Layer3_Weights_CPU_addr_23 = getelementptr i32 %Layer3_Weights_CPU, i64 0, i64 %zext_ln76_22

]]></Node>
<StgValue><ssdm name="Layer3_Weights_CPU_addr_23"/></StgValue>
</operation>

<operation id="370" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="17">
<![CDATA[
col_loop2.split:236 %Layer3_Weights_CPU_load_23 = load i17 %Layer3_Weights_CPU_addr_23

]]></Node>
<StgValue><ssdm name="Layer3_Weights_CPU_load_23"/></StgValue>
</operation>

<operation id="371" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="11">
<![CDATA[
col_loop2.split:238 %Layer3_Neurons_CPU_load_22 = load i11 %Layer3_Neurons_CPU_addr_22

]]></Node>
<StgValue><ssdm name="Layer3_Neurons_CPU_load_22"/></StgValue>
</operation>

<operation id="372" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="11">
<![CDATA[
col_loop2.split:247 %Layer3_Neurons_CPU_load_23 = load i11 %Layer3_Neurons_CPU_addr_23

]]></Node>
<StgValue><ssdm name="Layer3_Neurons_CPU_load_23"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="373" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col_loop2.split:25 %Layer3_Neurons_CPU_addr_24 = getelementptr i32 %Layer3_Neurons_CPU, i64 0, i64 1249

]]></Node>
<StgValue><ssdm name="Layer3_Neurons_CPU_addr_24"/></StgValue>
</operation>

<operation id="374" st_id="13" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:61 %somme_3 = fadd i32 %somme_2, i32 %mul236_49_5

]]></Node>
<StgValue><ssdm name="somme_3"/></StgValue>
</operation>

<operation id="375" st_id="13" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:123 %mul236_49_1_4 = fmul i32 %bitcast_ln76_18, i32 %bitcast_ln76_19

]]></Node>
<StgValue><ssdm name="mul236_49_1_4"/></StgValue>
</operation>

<operation id="376" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32">
<![CDATA[
col_loop2.split:129 %bitcast_ln76_20 = bitcast i32 %Layer3_Weights_CPU_load_11

]]></Node>
<StgValue><ssdm name="bitcast_ln76_20"/></StgValue>
</operation>

<operation id="377" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32">
<![CDATA[
col_loop2.split:131 %bitcast_ln76_21 = bitcast i32 %Layer3_Neurons_CPU_load_10

]]></Node>
<StgValue><ssdm name="bitcast_ln76_21"/></StgValue>
</operation>

<operation id="378" st_id="13" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:132 %mul236_49_2 = fmul i32 %bitcast_ln76_20, i32 %bitcast_ln76_21

]]></Node>
<StgValue><ssdm name="mul236_49_2"/></StgValue>
</operation>

<operation id="379" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="17">
<![CDATA[
col_loop2.split:227 %Layer3_Weights_CPU_load_22 = load i17 %Layer3_Weights_CPU_addr_22

]]></Node>
<StgValue><ssdm name="Layer3_Weights_CPU_load_22"/></StgValue>
</operation>

<operation id="380" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="17">
<![CDATA[
col_loop2.split:236 %Layer3_Weights_CPU_load_23 = load i17 %Layer3_Weights_CPU_addr_23

]]></Node>
<StgValue><ssdm name="Layer3_Weights_CPU_load_23"/></StgValue>
</operation>

<operation id="381" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="11">
<![CDATA[
col_loop2.split:238 %Layer3_Neurons_CPU_load_22 = load i11 %Layer3_Neurons_CPU_addr_22

]]></Node>
<StgValue><ssdm name="Layer3_Neurons_CPU_load_22"/></StgValue>
</operation>

<operation id="382" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
col_loop2.split:242 %add_ln76_23 = add i17 %phi_mul_load, i17 1249

]]></Node>
<StgValue><ssdm name="add_ln76_23"/></StgValue>
</operation>

<operation id="383" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="17">
<![CDATA[
col_loop2.split:243 %zext_ln76_23 = zext i17 %add_ln76_23

]]></Node>
<StgValue><ssdm name="zext_ln76_23"/></StgValue>
</operation>

<operation id="384" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col_loop2.split:244 %Layer3_Weights_CPU_addr_24 = getelementptr i32 %Layer3_Weights_CPU, i64 0, i64 %zext_ln76_23

]]></Node>
<StgValue><ssdm name="Layer3_Weights_CPU_addr_24"/></StgValue>
</operation>

<operation id="385" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="17">
<![CDATA[
col_loop2.split:245 %Layer3_Weights_CPU_load_24 = load i17 %Layer3_Weights_CPU_addr_24

]]></Node>
<StgValue><ssdm name="Layer3_Weights_CPU_load_24"/></StgValue>
</operation>

<operation id="386" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="11">
<![CDATA[
col_loop2.split:247 %Layer3_Neurons_CPU_load_23 = load i11 %Layer3_Neurons_CPU_addr_23

]]></Node>
<StgValue><ssdm name="Layer3_Neurons_CPU_load_23"/></StgValue>
</operation>

<operation id="387" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
col_loop2.split:251 %add_ln76_24 = add i17 %phi_mul_load, i17 1250

]]></Node>
<StgValue><ssdm name="add_ln76_24"/></StgValue>
</operation>

<operation id="388" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="17">
<![CDATA[
col_loop2.split:252 %zext_ln76_24 = zext i17 %add_ln76_24

]]></Node>
<StgValue><ssdm name="zext_ln76_24"/></StgValue>
</operation>

<operation id="389" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col_loop2.split:253 %Layer3_Weights_CPU_addr_25 = getelementptr i32 %Layer3_Weights_CPU, i64 0, i64 %zext_ln76_24

]]></Node>
<StgValue><ssdm name="Layer3_Weights_CPU_addr_25"/></StgValue>
</operation>

<operation id="390" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="17">
<![CDATA[
col_loop2.split:254 %Layer3_Weights_CPU_load_25 = load i17 %Layer3_Weights_CPU_addr_25

]]></Node>
<StgValue><ssdm name="Layer3_Weights_CPU_load_25"/></StgValue>
</operation>

<operation id="391" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="11">
<![CDATA[
col_loop2.split:256 %Layer3_Neurons_CPU_load_24 = load i11 %Layer3_Neurons_CPU_addr_24

]]></Node>
<StgValue><ssdm name="Layer3_Neurons_CPU_load_24"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="392" st_id="14" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:61 %somme_3 = fadd i32 %somme_2, i32 %mul236_49_5

]]></Node>
<StgValue><ssdm name="somme_3"/></StgValue>
</operation>

<operation id="393" st_id="14" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:132 %mul236_49_2 = fmul i32 %bitcast_ln76_20, i32 %bitcast_ln76_21

]]></Node>
<StgValue><ssdm name="mul236_49_2"/></StgValue>
</operation>

<operation id="394" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32">
<![CDATA[
col_loop2.split:138 %bitcast_ln76_22 = bitcast i32 %Layer3_Weights_CPU_load_12

]]></Node>
<StgValue><ssdm name="bitcast_ln76_22"/></StgValue>
</operation>

<operation id="395" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32">
<![CDATA[
col_loop2.split:140 %bitcast_ln76_23 = bitcast i32 %Layer3_Neurons_CPU_load_11

]]></Node>
<StgValue><ssdm name="bitcast_ln76_23"/></StgValue>
</operation>

<operation id="396" st_id="14" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:141 %mul236_49_2_1 = fmul i32 %bitcast_ln76_22, i32 %bitcast_ln76_23

]]></Node>
<StgValue><ssdm name="mul236_49_2_1"/></StgValue>
</operation>

<operation id="397" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="17">
<![CDATA[
col_loop2.split:245 %Layer3_Weights_CPU_load_24 = load i17 %Layer3_Weights_CPU_addr_24

]]></Node>
<StgValue><ssdm name="Layer3_Weights_CPU_load_24"/></StgValue>
</operation>

<operation id="398" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="17">
<![CDATA[
col_loop2.split:254 %Layer3_Weights_CPU_load_25 = load i17 %Layer3_Weights_CPU_addr_25

]]></Node>
<StgValue><ssdm name="Layer3_Weights_CPU_load_25"/></StgValue>
</operation>

<operation id="399" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="11">
<![CDATA[
col_loop2.split:256 %Layer3_Neurons_CPU_load_24 = load i11 %Layer3_Neurons_CPU_addr_24

]]></Node>
<StgValue><ssdm name="Layer3_Neurons_CPU_load_24"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="400" st_id="15" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:61 %somme_3 = fadd i32 %somme_2, i32 %mul236_49_5

]]></Node>
<StgValue><ssdm name="somme_3"/></StgValue>
</operation>

<operation id="401" st_id="15" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:141 %mul236_49_2_1 = fmul i32 %bitcast_ln76_22, i32 %bitcast_ln76_23

]]></Node>
<StgValue><ssdm name="mul236_49_2_1"/></StgValue>
</operation>

<operation id="402" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32">
<![CDATA[
col_loop2.split:147 %bitcast_ln76_24 = bitcast i32 %Layer3_Weights_CPU_load_13

]]></Node>
<StgValue><ssdm name="bitcast_ln76_24"/></StgValue>
</operation>

<operation id="403" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32">
<![CDATA[
col_loop2.split:149 %bitcast_ln76_25 = bitcast i32 %Layer3_Neurons_CPU_load_12

]]></Node>
<StgValue><ssdm name="bitcast_ln76_25"/></StgValue>
</operation>

<operation id="404" st_id="15" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:150 %mul236_49_2_2 = fmul i32 %bitcast_ln76_24, i32 %bitcast_ln76_25

]]></Node>
<StgValue><ssdm name="mul236_49_2_2"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="405" st_id="16" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:61 %somme_3 = fadd i32 %somme_2, i32 %mul236_49_5

]]></Node>
<StgValue><ssdm name="somme_3"/></StgValue>
</operation>

<operation id="406" st_id="16" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:150 %mul236_49_2_2 = fmul i32 %bitcast_ln76_24, i32 %bitcast_ln76_25

]]></Node>
<StgValue><ssdm name="mul236_49_2_2"/></StgValue>
</operation>

<operation id="407" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32">
<![CDATA[
col_loop2.split:156 %bitcast_ln76_26 = bitcast i32 %Layer3_Weights_CPU_load_14

]]></Node>
<StgValue><ssdm name="bitcast_ln76_26"/></StgValue>
</operation>

<operation id="408" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32">
<![CDATA[
col_loop2.split:158 %bitcast_ln76_27 = bitcast i32 %Layer3_Neurons_CPU_load_13

]]></Node>
<StgValue><ssdm name="bitcast_ln76_27"/></StgValue>
</operation>

<operation id="409" st_id="16" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:159 %mul236_49_2_3 = fmul i32 %bitcast_ln76_26, i32 %bitcast_ln76_27

]]></Node>
<StgValue><ssdm name="mul236_49_2_3"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="410" st_id="17" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:70 %somme_4 = fadd i32 %somme_3, i32 %mul236_49_6

]]></Node>
<StgValue><ssdm name="somme_4"/></StgValue>
</operation>

<operation id="411" st_id="17" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:159 %mul236_49_2_3 = fmul i32 %bitcast_ln76_26, i32 %bitcast_ln76_27

]]></Node>
<StgValue><ssdm name="mul236_49_2_3"/></StgValue>
</operation>

<operation id="412" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32">
<![CDATA[
col_loop2.split:165 %bitcast_ln76_28 = bitcast i32 %Layer3_Weights_CPU_load_15

]]></Node>
<StgValue><ssdm name="bitcast_ln76_28"/></StgValue>
</operation>

<operation id="413" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32">
<![CDATA[
col_loop2.split:167 %bitcast_ln76_29 = bitcast i32 %Layer3_Neurons_CPU_load_14

]]></Node>
<StgValue><ssdm name="bitcast_ln76_29"/></StgValue>
</operation>

<operation id="414" st_id="17" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:168 %mul236_49_2_4 = fmul i32 %bitcast_ln76_28, i32 %bitcast_ln76_29

]]></Node>
<StgValue><ssdm name="mul236_49_2_4"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="415" st_id="18" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:70 %somme_4 = fadd i32 %somme_3, i32 %mul236_49_6

]]></Node>
<StgValue><ssdm name="somme_4"/></StgValue>
</operation>

<operation id="416" st_id="18" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:168 %mul236_49_2_4 = fmul i32 %bitcast_ln76_28, i32 %bitcast_ln76_29

]]></Node>
<StgValue><ssdm name="mul236_49_2_4"/></StgValue>
</operation>

<operation id="417" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32">
<![CDATA[
col_loop2.split:174 %bitcast_ln76_30 = bitcast i32 %Layer3_Weights_CPU_load_16

]]></Node>
<StgValue><ssdm name="bitcast_ln76_30"/></StgValue>
</operation>

<operation id="418" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32">
<![CDATA[
col_loop2.split:176 %bitcast_ln76_31 = bitcast i32 %Layer3_Neurons_CPU_load_15

]]></Node>
<StgValue><ssdm name="bitcast_ln76_31"/></StgValue>
</operation>

<operation id="419" st_id="18" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:177 %mul236_49_3 = fmul i32 %bitcast_ln76_30, i32 %bitcast_ln76_31

]]></Node>
<StgValue><ssdm name="mul236_49_3"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="420" st_id="19" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:70 %somme_4 = fadd i32 %somme_3, i32 %mul236_49_6

]]></Node>
<StgValue><ssdm name="somme_4"/></StgValue>
</operation>

<operation id="421" st_id="19" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:177 %mul236_49_3 = fmul i32 %bitcast_ln76_30, i32 %bitcast_ln76_31

]]></Node>
<StgValue><ssdm name="mul236_49_3"/></StgValue>
</operation>

<operation id="422" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32">
<![CDATA[
col_loop2.split:183 %bitcast_ln76_32 = bitcast i32 %Layer3_Weights_CPU_load_17

]]></Node>
<StgValue><ssdm name="bitcast_ln76_32"/></StgValue>
</operation>

<operation id="423" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32">
<![CDATA[
col_loop2.split:185 %bitcast_ln76_33 = bitcast i32 %Layer3_Neurons_CPU_load_16

]]></Node>
<StgValue><ssdm name="bitcast_ln76_33"/></StgValue>
</operation>

<operation id="424" st_id="19" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:186 %mul236_49_3_1 = fmul i32 %bitcast_ln76_32, i32 %bitcast_ln76_33

]]></Node>
<StgValue><ssdm name="mul236_49_3_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="425" st_id="20" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:70 %somme_4 = fadd i32 %somme_3, i32 %mul236_49_6

]]></Node>
<StgValue><ssdm name="somme_4"/></StgValue>
</operation>

<operation id="426" st_id="20" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:186 %mul236_49_3_1 = fmul i32 %bitcast_ln76_32, i32 %bitcast_ln76_33

]]></Node>
<StgValue><ssdm name="mul236_49_3_1"/></StgValue>
</operation>

<operation id="427" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32">
<![CDATA[
col_loop2.split:192 %bitcast_ln76_34 = bitcast i32 %Layer3_Weights_CPU_load_18

]]></Node>
<StgValue><ssdm name="bitcast_ln76_34"/></StgValue>
</operation>

<operation id="428" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32">
<![CDATA[
col_loop2.split:194 %bitcast_ln76_35 = bitcast i32 %Layer3_Neurons_CPU_load_17

]]></Node>
<StgValue><ssdm name="bitcast_ln76_35"/></StgValue>
</operation>

<operation id="429" st_id="20" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:195 %mul236_49_3_2 = fmul i32 %bitcast_ln76_34, i32 %bitcast_ln76_35

]]></Node>
<StgValue><ssdm name="mul236_49_3_2"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="430" st_id="21" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:79 %somme_5 = fadd i32 %somme_4, i32 %mul236_49_7

]]></Node>
<StgValue><ssdm name="somme_5"/></StgValue>
</operation>

<operation id="431" st_id="21" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:195 %mul236_49_3_2 = fmul i32 %bitcast_ln76_34, i32 %bitcast_ln76_35

]]></Node>
<StgValue><ssdm name="mul236_49_3_2"/></StgValue>
</operation>

<operation id="432" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32">
<![CDATA[
col_loop2.split:201 %bitcast_ln76_36 = bitcast i32 %Layer3_Weights_CPU_load_19

]]></Node>
<StgValue><ssdm name="bitcast_ln76_36"/></StgValue>
</operation>

<operation id="433" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32">
<![CDATA[
col_loop2.split:203 %bitcast_ln76_37 = bitcast i32 %Layer3_Neurons_CPU_load_18

]]></Node>
<StgValue><ssdm name="bitcast_ln76_37"/></StgValue>
</operation>

<operation id="434" st_id="21" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:204 %mul236_49_3_3 = fmul i32 %bitcast_ln76_36, i32 %bitcast_ln76_37

]]></Node>
<StgValue><ssdm name="mul236_49_3_3"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="435" st_id="22" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:79 %somme_5 = fadd i32 %somme_4, i32 %mul236_49_7

]]></Node>
<StgValue><ssdm name="somme_5"/></StgValue>
</operation>

<operation id="436" st_id="22" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:204 %mul236_49_3_3 = fmul i32 %bitcast_ln76_36, i32 %bitcast_ln76_37

]]></Node>
<StgValue><ssdm name="mul236_49_3_3"/></StgValue>
</operation>

<operation id="437" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32">
<![CDATA[
col_loop2.split:210 %bitcast_ln76_38 = bitcast i32 %Layer3_Weights_CPU_load_20

]]></Node>
<StgValue><ssdm name="bitcast_ln76_38"/></StgValue>
</operation>

<operation id="438" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32">
<![CDATA[
col_loop2.split:212 %bitcast_ln76_39 = bitcast i32 %Layer3_Neurons_CPU_load_19

]]></Node>
<StgValue><ssdm name="bitcast_ln76_39"/></StgValue>
</operation>

<operation id="439" st_id="22" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:213 %mul236_49_3_4 = fmul i32 %bitcast_ln76_38, i32 %bitcast_ln76_39

]]></Node>
<StgValue><ssdm name="mul236_49_3_4"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="440" st_id="23" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:79 %somme_5 = fadd i32 %somme_4, i32 %mul236_49_7

]]></Node>
<StgValue><ssdm name="somme_5"/></StgValue>
</operation>

<operation id="441" st_id="23" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:213 %mul236_49_3_4 = fmul i32 %bitcast_ln76_38, i32 %bitcast_ln76_39

]]></Node>
<StgValue><ssdm name="mul236_49_3_4"/></StgValue>
</operation>

<operation id="442" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32">
<![CDATA[
col_loop2.split:219 %bitcast_ln76_40 = bitcast i32 %Layer3_Weights_CPU_load_21

]]></Node>
<StgValue><ssdm name="bitcast_ln76_40"/></StgValue>
</operation>

<operation id="443" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32">
<![CDATA[
col_loop2.split:221 %bitcast_ln76_41 = bitcast i32 %Layer3_Neurons_CPU_load_20

]]></Node>
<StgValue><ssdm name="bitcast_ln76_41"/></StgValue>
</operation>

<operation id="444" st_id="23" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:222 %mul236_49_4 = fmul i32 %bitcast_ln76_40, i32 %bitcast_ln76_41

]]></Node>
<StgValue><ssdm name="mul236_49_4"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="445" st_id="24" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:79 %somme_5 = fadd i32 %somme_4, i32 %mul236_49_7

]]></Node>
<StgValue><ssdm name="somme_5"/></StgValue>
</operation>

<operation id="446" st_id="24" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:222 %mul236_49_4 = fmul i32 %bitcast_ln76_40, i32 %bitcast_ln76_41

]]></Node>
<StgValue><ssdm name="mul236_49_4"/></StgValue>
</operation>

<operation id="447" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32">
<![CDATA[
col_loop2.split:228 %bitcast_ln76_42 = bitcast i32 %Layer3_Weights_CPU_load_22

]]></Node>
<StgValue><ssdm name="bitcast_ln76_42"/></StgValue>
</operation>

<operation id="448" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32">
<![CDATA[
col_loop2.split:230 %bitcast_ln76_43 = bitcast i32 %Layer3_Neurons_CPU_load_21

]]></Node>
<StgValue><ssdm name="bitcast_ln76_43"/></StgValue>
</operation>

<operation id="449" st_id="24" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:231 %mul236_49_4_1 = fmul i32 %bitcast_ln76_42, i32 %bitcast_ln76_43

]]></Node>
<StgValue><ssdm name="mul236_49_4_1"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="450" st_id="25" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:88 %somme_6 = fadd i32 %somme_5, i32 %mul236_49_1

]]></Node>
<StgValue><ssdm name="somme_6"/></StgValue>
</operation>

<operation id="451" st_id="25" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:231 %mul236_49_4_1 = fmul i32 %bitcast_ln76_42, i32 %bitcast_ln76_43

]]></Node>
<StgValue><ssdm name="mul236_49_4_1"/></StgValue>
</operation>

<operation id="452" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32">
<![CDATA[
col_loop2.split:237 %bitcast_ln76_44 = bitcast i32 %Layer3_Weights_CPU_load_23

]]></Node>
<StgValue><ssdm name="bitcast_ln76_44"/></StgValue>
</operation>

<operation id="453" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32">
<![CDATA[
col_loop2.split:239 %bitcast_ln76_45 = bitcast i32 %Layer3_Neurons_CPU_load_22

]]></Node>
<StgValue><ssdm name="bitcast_ln76_45"/></StgValue>
</operation>

<operation id="454" st_id="25" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:240 %mul236_49_4_2 = fmul i32 %bitcast_ln76_44, i32 %bitcast_ln76_45

]]></Node>
<StgValue><ssdm name="mul236_49_4_2"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="455" st_id="26" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:88 %somme_6 = fadd i32 %somme_5, i32 %mul236_49_1

]]></Node>
<StgValue><ssdm name="somme_6"/></StgValue>
</operation>

<operation id="456" st_id="26" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:240 %mul236_49_4_2 = fmul i32 %bitcast_ln76_44, i32 %bitcast_ln76_45

]]></Node>
<StgValue><ssdm name="mul236_49_4_2"/></StgValue>
</operation>

<operation id="457" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32">
<![CDATA[
col_loop2.split:246 %bitcast_ln76_46 = bitcast i32 %Layer3_Weights_CPU_load_24

]]></Node>
<StgValue><ssdm name="bitcast_ln76_46"/></StgValue>
</operation>

<operation id="458" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32">
<![CDATA[
col_loop2.split:248 %bitcast_ln76_47 = bitcast i32 %Layer3_Neurons_CPU_load_23

]]></Node>
<StgValue><ssdm name="bitcast_ln76_47"/></StgValue>
</operation>

<operation id="459" st_id="26" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:249 %mul236_49_4_3 = fmul i32 %bitcast_ln76_46, i32 %bitcast_ln76_47

]]></Node>
<StgValue><ssdm name="mul236_49_4_3"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="460" st_id="27" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:88 %somme_6 = fadd i32 %somme_5, i32 %mul236_49_1

]]></Node>
<StgValue><ssdm name="somme_6"/></StgValue>
</operation>

<operation id="461" st_id="27" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:249 %mul236_49_4_3 = fmul i32 %bitcast_ln76_46, i32 %bitcast_ln76_47

]]></Node>
<StgValue><ssdm name="mul236_49_4_3"/></StgValue>
</operation>

<operation id="462" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32">
<![CDATA[
col_loop2.split:255 %bitcast_ln76_48 = bitcast i32 %Layer3_Weights_CPU_load_25

]]></Node>
<StgValue><ssdm name="bitcast_ln76_48"/></StgValue>
</operation>

<operation id="463" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32">
<![CDATA[
col_loop2.split:257 %bitcast_ln76_49 = bitcast i32 %Layer3_Neurons_CPU_load_24

]]></Node>
<StgValue><ssdm name="bitcast_ln76_49"/></StgValue>
</operation>

<operation id="464" st_id="27" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:258 %mul236_49_4_4 = fmul i32 %bitcast_ln76_48, i32 %bitcast_ln76_49

]]></Node>
<StgValue><ssdm name="mul236_49_4_4"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="465" st_id="28" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:88 %somme_6 = fadd i32 %somme_5, i32 %mul236_49_1

]]></Node>
<StgValue><ssdm name="somme_6"/></StgValue>
</operation>

<operation id="466" st_id="28" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:258 %mul236_49_4_4 = fmul i32 %bitcast_ln76_48, i32 %bitcast_ln76_49

]]></Node>
<StgValue><ssdm name="mul236_49_4_4"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="467" st_id="29" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:97 %somme_7 = fadd i32 %somme_6, i32 %mul236_49_1_1

]]></Node>
<StgValue><ssdm name="somme_7"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="468" st_id="30" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:97 %somme_7 = fadd i32 %somme_6, i32 %mul236_49_1_1

]]></Node>
<StgValue><ssdm name="somme_7"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="469" st_id="31" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:97 %somme_7 = fadd i32 %somme_6, i32 %mul236_49_1_1

]]></Node>
<StgValue><ssdm name="somme_7"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="470" st_id="32" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:97 %somme_7 = fadd i32 %somme_6, i32 %mul236_49_1_1

]]></Node>
<StgValue><ssdm name="somme_7"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="471" st_id="33" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:106 %somme_8 = fadd i32 %somme_7, i32 %mul236_49_1_2

]]></Node>
<StgValue><ssdm name="somme_8"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="472" st_id="34" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:106 %somme_8 = fadd i32 %somme_7, i32 %mul236_49_1_2

]]></Node>
<StgValue><ssdm name="somme_8"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="473" st_id="35" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:106 %somme_8 = fadd i32 %somme_7, i32 %mul236_49_1_2

]]></Node>
<StgValue><ssdm name="somme_8"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="474" st_id="36" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:106 %somme_8 = fadd i32 %somme_7, i32 %mul236_49_1_2

]]></Node>
<StgValue><ssdm name="somme_8"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="475" st_id="37" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:115 %somme_9 = fadd i32 %somme_8, i32 %mul236_49_1_3

]]></Node>
<StgValue><ssdm name="somme_9"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="476" st_id="38" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:115 %somme_9 = fadd i32 %somme_8, i32 %mul236_49_1_3

]]></Node>
<StgValue><ssdm name="somme_9"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="477" st_id="39" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:115 %somme_9 = fadd i32 %somme_8, i32 %mul236_49_1_3

]]></Node>
<StgValue><ssdm name="somme_9"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="478" st_id="40" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:115 %somme_9 = fadd i32 %somme_8, i32 %mul236_49_1_3

]]></Node>
<StgValue><ssdm name="somme_9"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="479" st_id="41" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:124 %somme_10 = fadd i32 %somme_9, i32 %mul236_49_1_4

]]></Node>
<StgValue><ssdm name="somme_10"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="480" st_id="42" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:124 %somme_10 = fadd i32 %somme_9, i32 %mul236_49_1_4

]]></Node>
<StgValue><ssdm name="somme_10"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="481" st_id="43" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:124 %somme_10 = fadd i32 %somme_9, i32 %mul236_49_1_4

]]></Node>
<StgValue><ssdm name="somme_10"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="482" st_id="44" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:124 %somme_10 = fadd i32 %somme_9, i32 %mul236_49_1_4

]]></Node>
<StgValue><ssdm name="somme_10"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="483" st_id="45" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:133 %somme_11 = fadd i32 %somme_10, i32 %mul236_49_2

]]></Node>
<StgValue><ssdm name="somme_11"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="484" st_id="46" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:133 %somme_11 = fadd i32 %somme_10, i32 %mul236_49_2

]]></Node>
<StgValue><ssdm name="somme_11"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="485" st_id="47" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:133 %somme_11 = fadd i32 %somme_10, i32 %mul236_49_2

]]></Node>
<StgValue><ssdm name="somme_11"/></StgValue>
</operation>
</state>

<state id="48" st_id="49">

<operation id="486" st_id="48" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:133 %somme_11 = fadd i32 %somme_10, i32 %mul236_49_2

]]></Node>
<StgValue><ssdm name="somme_11"/></StgValue>
</operation>
</state>

<state id="49" st_id="50">

<operation id="487" st_id="49" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:142 %somme_12 = fadd i32 %somme_11, i32 %mul236_49_2_1

]]></Node>
<StgValue><ssdm name="somme_12"/></StgValue>
</operation>
</state>

<state id="50" st_id="51">

<operation id="488" st_id="50" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:142 %somme_12 = fadd i32 %somme_11, i32 %mul236_49_2_1

]]></Node>
<StgValue><ssdm name="somme_12"/></StgValue>
</operation>
</state>

<state id="51" st_id="52">

<operation id="489" st_id="51" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:142 %somme_12 = fadd i32 %somme_11, i32 %mul236_49_2_1

]]></Node>
<StgValue><ssdm name="somme_12"/></StgValue>
</operation>
</state>

<state id="52" st_id="53">

<operation id="490" st_id="52" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:142 %somme_12 = fadd i32 %somme_11, i32 %mul236_49_2_1

]]></Node>
<StgValue><ssdm name="somme_12"/></StgValue>
</operation>
</state>

<state id="53" st_id="54">

<operation id="491" st_id="53" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:151 %somme_13 = fadd i32 %somme_12, i32 %mul236_49_2_2

]]></Node>
<StgValue><ssdm name="somme_13"/></StgValue>
</operation>
</state>

<state id="54" st_id="55">

<operation id="492" st_id="54" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:151 %somme_13 = fadd i32 %somme_12, i32 %mul236_49_2_2

]]></Node>
<StgValue><ssdm name="somme_13"/></StgValue>
</operation>
</state>

<state id="55" st_id="56">

<operation id="493" st_id="55" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:151 %somme_13 = fadd i32 %somme_12, i32 %mul236_49_2_2

]]></Node>
<StgValue><ssdm name="somme_13"/></StgValue>
</operation>
</state>

<state id="56" st_id="57">

<operation id="494" st_id="56" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:151 %somme_13 = fadd i32 %somme_12, i32 %mul236_49_2_2

]]></Node>
<StgValue><ssdm name="somme_13"/></StgValue>
</operation>
</state>

<state id="57" st_id="58">
</state>

<state id="58" st_id="59">

<operation id="495" st_id="58" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:160 %somme_14 = fadd i32 %somme_13, i32 %mul236_49_2_3

]]></Node>
<StgValue><ssdm name="somme_14"/></StgValue>
</operation>
</state>

<state id="59" st_id="60">

<operation id="496" st_id="59" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:160 %somme_14 = fadd i32 %somme_13, i32 %mul236_49_2_3

]]></Node>
<StgValue><ssdm name="somme_14"/></StgValue>
</operation>
</state>

<state id="60" st_id="61">

<operation id="497" st_id="60" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:160 %somme_14 = fadd i32 %somme_13, i32 %mul236_49_2_3

]]></Node>
<StgValue><ssdm name="somme_14"/></StgValue>
</operation>
</state>

<state id="61" st_id="62">

<operation id="498" st_id="61" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:160 %somme_14 = fadd i32 %somme_13, i32 %mul236_49_2_3

]]></Node>
<StgValue><ssdm name="somme_14"/></StgValue>
</operation>
</state>

<state id="62" st_id="63">

<operation id="499" st_id="62" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:169 %somme_15 = fadd i32 %somme_14, i32 %mul236_49_2_4

]]></Node>
<StgValue><ssdm name="somme_15"/></StgValue>
</operation>
</state>

<state id="63" st_id="64">

<operation id="500" st_id="63" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:169 %somme_15 = fadd i32 %somme_14, i32 %mul236_49_2_4

]]></Node>
<StgValue><ssdm name="somme_15"/></StgValue>
</operation>
</state>

<state id="64" st_id="65">

<operation id="501" st_id="64" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:169 %somme_15 = fadd i32 %somme_14, i32 %mul236_49_2_4

]]></Node>
<StgValue><ssdm name="somme_15"/></StgValue>
</operation>
</state>

<state id="65" st_id="66">

<operation id="502" st_id="65" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:169 %somme_15 = fadd i32 %somme_14, i32 %mul236_49_2_4

]]></Node>
<StgValue><ssdm name="somme_15"/></StgValue>
</operation>
</state>

<state id="66" st_id="67">

<operation id="503" st_id="66" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:178 %somme_16 = fadd i32 %somme_15, i32 %mul236_49_3

]]></Node>
<StgValue><ssdm name="somme_16"/></StgValue>
</operation>
</state>

<state id="67" st_id="68">

<operation id="504" st_id="67" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:178 %somme_16 = fadd i32 %somme_15, i32 %mul236_49_3

]]></Node>
<StgValue><ssdm name="somme_16"/></StgValue>
</operation>
</state>

<state id="68" st_id="69">

<operation id="505" st_id="68" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:178 %somme_16 = fadd i32 %somme_15, i32 %mul236_49_3

]]></Node>
<StgValue><ssdm name="somme_16"/></StgValue>
</operation>
</state>

<state id="69" st_id="70">

<operation id="506" st_id="69" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:178 %somme_16 = fadd i32 %somme_15, i32 %mul236_49_3

]]></Node>
<StgValue><ssdm name="somme_16"/></StgValue>
</operation>
</state>

<state id="70" st_id="71">

<operation id="507" st_id="70" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:187 %somme_17 = fadd i32 %somme_16, i32 %mul236_49_3_1

]]></Node>
<StgValue><ssdm name="somme_17"/></StgValue>
</operation>
</state>

<state id="71" st_id="72">

<operation id="508" st_id="71" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:187 %somme_17 = fadd i32 %somme_16, i32 %mul236_49_3_1

]]></Node>
<StgValue><ssdm name="somme_17"/></StgValue>
</operation>
</state>

<state id="72" st_id="73">

<operation id="509" st_id="72" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:187 %somme_17 = fadd i32 %somme_16, i32 %mul236_49_3_1

]]></Node>
<StgValue><ssdm name="somme_17"/></StgValue>
</operation>
</state>

<state id="73" st_id="74">

<operation id="510" st_id="73" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:187 %somme_17 = fadd i32 %somme_16, i32 %mul236_49_3_1

]]></Node>
<StgValue><ssdm name="somme_17"/></StgValue>
</operation>
</state>

<state id="74" st_id="75">

<operation id="511" st_id="74" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:196 %somme_18 = fadd i32 %somme_17, i32 %mul236_49_3_2

]]></Node>
<StgValue><ssdm name="somme_18"/></StgValue>
</operation>
</state>

<state id="75" st_id="76">

<operation id="512" st_id="75" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:196 %somme_18 = fadd i32 %somme_17, i32 %mul236_49_3_2

]]></Node>
<StgValue><ssdm name="somme_18"/></StgValue>
</operation>
</state>

<state id="76" st_id="77">

<operation id="513" st_id="76" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:196 %somme_18 = fadd i32 %somme_17, i32 %mul236_49_3_2

]]></Node>
<StgValue><ssdm name="somme_18"/></StgValue>
</operation>
</state>

<state id="77" st_id="78">

<operation id="514" st_id="77" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:196 %somme_18 = fadd i32 %somme_17, i32 %mul236_49_3_2

]]></Node>
<StgValue><ssdm name="somme_18"/></StgValue>
</operation>
</state>

<state id="78" st_id="79">

<operation id="515" st_id="78" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:205 %somme_19 = fadd i32 %somme_18, i32 %mul236_49_3_3

]]></Node>
<StgValue><ssdm name="somme_19"/></StgValue>
</operation>
</state>

<state id="79" st_id="80">

<operation id="516" st_id="79" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:205 %somme_19 = fadd i32 %somme_18, i32 %mul236_49_3_3

]]></Node>
<StgValue><ssdm name="somme_19"/></StgValue>
</operation>
</state>

<state id="80" st_id="81">

<operation id="517" st_id="80" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:205 %somme_19 = fadd i32 %somme_18, i32 %mul236_49_3_3

]]></Node>
<StgValue><ssdm name="somme_19"/></StgValue>
</operation>
</state>

<state id="81" st_id="82">

<operation id="518" st_id="81" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:205 %somme_19 = fadd i32 %somme_18, i32 %mul236_49_3_3

]]></Node>
<StgValue><ssdm name="somme_19"/></StgValue>
</operation>
</state>

<state id="82" st_id="83">

<operation id="519" st_id="82" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:214 %somme_20 = fadd i32 %somme_19, i32 %mul236_49_3_4

]]></Node>
<StgValue><ssdm name="somme_20"/></StgValue>
</operation>
</state>

<state id="83" st_id="84">

<operation id="520" st_id="83" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:214 %somme_20 = fadd i32 %somme_19, i32 %mul236_49_3_4

]]></Node>
<StgValue><ssdm name="somme_20"/></StgValue>
</operation>
</state>

<state id="84" st_id="85">

<operation id="521" st_id="84" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:214 %somme_20 = fadd i32 %somme_19, i32 %mul236_49_3_4

]]></Node>
<StgValue><ssdm name="somme_20"/></StgValue>
</operation>
</state>

<state id="85" st_id="86">

<operation id="522" st_id="85" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:214 %somme_20 = fadd i32 %somme_19, i32 %mul236_49_3_4

]]></Node>
<StgValue><ssdm name="somme_20"/></StgValue>
</operation>
</state>

<state id="86" st_id="87">

<operation id="523" st_id="86" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:223 %somme_21 = fadd i32 %somme_20, i32 %mul236_49_4

]]></Node>
<StgValue><ssdm name="somme_21"/></StgValue>
</operation>
</state>

<state id="87" st_id="88">

<operation id="524" st_id="87" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:223 %somme_21 = fadd i32 %somme_20, i32 %mul236_49_4

]]></Node>
<StgValue><ssdm name="somme_21"/></StgValue>
</operation>
</state>

<state id="88" st_id="89">

<operation id="525" st_id="88" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:223 %somme_21 = fadd i32 %somme_20, i32 %mul236_49_4

]]></Node>
<StgValue><ssdm name="somme_21"/></StgValue>
</operation>
</state>

<state id="89" st_id="90">

<operation id="526" st_id="89" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:223 %somme_21 = fadd i32 %somme_20, i32 %mul236_49_4

]]></Node>
<StgValue><ssdm name="somme_21"/></StgValue>
</operation>
</state>

<state id="90" st_id="91">

<operation id="527" st_id="90" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:232 %somme_22 = fadd i32 %somme_21, i32 %mul236_49_4_1

]]></Node>
<StgValue><ssdm name="somme_22"/></StgValue>
</operation>

<operation id="560" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0">
<![CDATA[
for.end252.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="91" st_id="92">

<operation id="528" st_id="91" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:232 %somme_22 = fadd i32 %somme_21, i32 %mul236_49_4_1

]]></Node>
<StgValue><ssdm name="somme_22"/></StgValue>
</operation>
</state>

<state id="92" st_id="93">

<operation id="529" st_id="92" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:232 %somme_22 = fadd i32 %somme_21, i32 %mul236_49_4_1

]]></Node>
<StgValue><ssdm name="somme_22"/></StgValue>
</operation>
</state>

<state id="93" st_id="94">

<operation id="530" st_id="93" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:232 %somme_22 = fadd i32 %somme_21, i32 %mul236_49_4_1

]]></Node>
<StgValue><ssdm name="somme_22"/></StgValue>
</operation>
</state>

<state id="94" st_id="95">

<operation id="531" st_id="94" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:241 %somme_23 = fadd i32 %somme_22, i32 %mul236_49_4_2

]]></Node>
<StgValue><ssdm name="somme_23"/></StgValue>
</operation>
</state>

<state id="95" st_id="96">

<operation id="532" st_id="95" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:241 %somme_23 = fadd i32 %somme_22, i32 %mul236_49_4_2

]]></Node>
<StgValue><ssdm name="somme_23"/></StgValue>
</operation>
</state>

<state id="96" st_id="97">

<operation id="533" st_id="96" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:241 %somme_23 = fadd i32 %somme_22, i32 %mul236_49_4_2

]]></Node>
<StgValue><ssdm name="somme_23"/></StgValue>
</operation>
</state>

<state id="97" st_id="98">

<operation id="534" st_id="97" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:241 %somme_23 = fadd i32 %somme_22, i32 %mul236_49_4_2

]]></Node>
<StgValue><ssdm name="somme_23"/></StgValue>
</operation>
</state>

<state id="98" st_id="99">

<operation id="535" st_id="98" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:250 %somme_24 = fadd i32 %somme_23, i32 %mul236_49_4_3

]]></Node>
<StgValue><ssdm name="somme_24"/></StgValue>
</operation>
</state>

<state id="99" st_id="100">

<operation id="536" st_id="99" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:250 %somme_24 = fadd i32 %somme_23, i32 %mul236_49_4_3

]]></Node>
<StgValue><ssdm name="somme_24"/></StgValue>
</operation>
</state>

<state id="100" st_id="101">

<operation id="537" st_id="100" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:250 %somme_24 = fadd i32 %somme_23, i32 %mul236_49_4_3

]]></Node>
<StgValue><ssdm name="somme_24"/></StgValue>
</operation>
</state>

<state id="101" st_id="102">

<operation id="538" st_id="101" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:250 %somme_24 = fadd i32 %somme_23, i32 %mul236_49_4_3

]]></Node>
<StgValue><ssdm name="somme_24"/></StgValue>
</operation>
</state>

<state id="102" st_id="103">

<operation id="539" st_id="102" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:259 %somme_25 = fadd i32 %somme_24, i32 %mul236_49_4_4

]]></Node>
<StgValue><ssdm name="somme_25"/></StgValue>
</operation>
</state>

<state id="103" st_id="104">

<operation id="540" st_id="103" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:259 %somme_25 = fadd i32 %somme_24, i32 %mul236_49_4_4

]]></Node>
<StgValue><ssdm name="somme_25"/></StgValue>
</operation>
</state>

<state id="104" st_id="105">

<operation id="541" st_id="104" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:259 %somme_25 = fadd i32 %somme_24, i32 %mul236_49_4_4

]]></Node>
<StgValue><ssdm name="somme_25"/></StgValue>
</operation>
</state>

<state id="105" st_id="106">

<operation id="542" st_id="105" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop2.split:259 %somme_25 = fadd i32 %somme_24, i32 %mul236_49_4_4

]]></Node>
<StgValue><ssdm name="somme_25"/></StgValue>
</operation>
</state>

<state id="106" st_id="107">

<operation id="543" st_id="106" stage="10" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
col_loop2.split:260 %tmp = call i32 @SIGMOID, i32 %somme_25, i32 %sigmoidLUT_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="107" st_id="108">

<operation id="544" st_id="107" stage="9" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
col_loop2.split:260 %tmp = call i32 @SIGMOID, i32 %somme_25, i32 %sigmoidLUT_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="108" st_id="109">

<operation id="545" st_id="108" stage="8" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
col_loop2.split:260 %tmp = call i32 @SIGMOID, i32 %somme_25, i32 %sigmoidLUT_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="109" st_id="110">

<operation id="546" st_id="109" stage="7" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
col_loop2.split:260 %tmp = call i32 @SIGMOID, i32 %somme_25, i32 %sigmoidLUT_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="110" st_id="111">

<operation id="547" st_id="110" stage="6" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
col_loop2.split:260 %tmp = call i32 @SIGMOID, i32 %somme_25, i32 %sigmoidLUT_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="111" st_id="112">

<operation id="548" st_id="111" stage="5" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
col_loop2.split:260 %tmp = call i32 @SIGMOID, i32 %somme_25, i32 %sigmoidLUT_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="112" st_id="113">

<operation id="549" st_id="112" stage="4" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
col_loop2.split:260 %tmp = call i32 @SIGMOID, i32 %somme_25, i32 %sigmoidLUT_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="113" st_id="114">

<operation id="550" st_id="113" stage="3" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
col_loop2.split:260 %tmp = call i32 @SIGMOID, i32 %somme_25, i32 %sigmoidLUT_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="114" st_id="115">

<operation id="551" st_id="114" stage="2" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
col_loop2.split:260 %tmp = call i32 @SIGMOID, i32 %somme_25, i32 %sigmoidLUT_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="115" st_id="116">

<operation id="552" st_id="115" stage="1" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
col_loop2.split:260 %tmp = call i32 @SIGMOID, i32 %somme_25, i32 %sigmoidLUT_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="116" st_id="117">

<operation id="553" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
col_loop2.split:26 %gmem_addr = getelementptr i32 %gmem, i64 %sext_ln70_cast

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="554" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
col_loop2.split:27 %specpipeline_ln71 = specpipeline void @_ssdm_op_SpecPipeline, i32 26, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln71"/></StgValue>
</operation>

<operation id="555" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
col_loop2.split:28 %speclooptripcount_ln28 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln28"/></StgValue>
</operation>

<operation id="556" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
col_loop2.split:29 %specloopname_ln70 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln70"/></StgValue>
</operation>

<operation id="557" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32">
<![CDATA[
col_loop2.split:261 %bitcast_ln79 = bitcast i32 %tmp

]]></Node>
<StgValue><ssdm name="bitcast_ln79"/></StgValue>
</operation>

<operation id="558" st_id="116" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
col_loop2.split:262 %write_ln79 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %bitcast_ln79, i4 15

]]></Node>
<StgValue><ssdm name="write_ln79"/></StgValue>
</operation>

<operation id="559" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0">
<![CDATA[
col_loop2.split:265 %br_ln70 = br void %col_loop2

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
