CoreGen has not been configured with any user repositories.
CoreGen has been configured with the following Xilinx repositories:
 - '/home/david/Xilinx/ISE13.2/ISE_DS/ISE/coregen/' [reloaded]
INFO:sim - Generating component instance 'mul_32bit' of
   'xilinx.com:ip:mult_gen:11.2' from
   '/home/david/Xilinx/ISE13.2/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/mu
   lt_gen_v11_2/component.xml'.
Applying current project options...
Finished applying current project options.
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Cancelled executing Tcl generator.
Wrote CGP file for project 'mul_32bit'.
