<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › powerpc › platforms › cell › celleb_scc.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>celleb_scc.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * SCC (Super Companion Chip) definitions</span>
<span class="cm"> *</span>
<span class="cm"> * (C) Copyright 2004-2006 TOSHIBA CORPORATION</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> * (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License along</span>
<span class="cm"> * with this program; if not, write to the Free Software Foundation, Inc.,</span>
<span class="cm"> * 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _CELLEB_SCC_H</span>
<span class="cp">#define _CELLEB_SCC_H</span>

<span class="cp">#define PCI_VENDOR_ID_TOSHIBA_2                 0x102f</span>
<span class="cp">#define PCI_DEVICE_ID_TOSHIBA_SCC_PCIEXC_BRIDGE 0x01b0</span>
<span class="cp">#define PCI_DEVICE_ID_TOSHIBA_SCC_EPCI_BRIDGE   0x01b1</span>
<span class="cp">#define PCI_DEVICE_ID_TOSHIBA_SCC_BRIDGE        0x01b2</span>
<span class="cp">#define PCI_DEVICE_ID_TOSHIBA_SCC_GBE           0x01b3</span>
<span class="cp">#define PCI_DEVICE_ID_TOSHIBA_SCC_ATA           0x01b4</span>
<span class="cp">#define PCI_DEVICE_ID_TOSHIBA_SCC_USB2          0x01b5</span>
<span class="cp">#define PCI_DEVICE_ID_TOSHIBA_SCC_USB           0x01b6</span>
<span class="cp">#define PCI_DEVICE_ID_TOSHIBA_SCC_ENCDEC        0x01b7</span>

<span class="cp">#define SCC_EPCI_REG            0x0000d000</span>

<span class="cm">/* EPCI registers */</span>
<span class="cp">#define SCC_EPCI_CNF10_REG      0x010</span>
<span class="cp">#define SCC_EPCI_CNF14_REG      0x014</span>
<span class="cp">#define SCC_EPCI_CNF18_REG      0x018</span>
<span class="cp">#define SCC_EPCI_PVBAT          0x100</span>
<span class="cp">#define SCC_EPCI_VPMBAT         0x104</span>
<span class="cp">#define SCC_EPCI_VPIBAT         0x108</span>
<span class="cp">#define SCC_EPCI_VCSR           0x110</span>
<span class="cp">#define SCC_EPCI_VIENAB         0x114</span>
<span class="cp">#define SCC_EPCI_VISTAT         0x118</span>
<span class="cp">#define SCC_EPCI_VRDCOUNT       0x124</span>
<span class="cp">#define SCC_EPCI_BAM0           0x12c</span>
<span class="cp">#define SCC_EPCI_BAM1           0x134</span>
<span class="cp">#define SCC_EPCI_BAM2           0x13c</span>
<span class="cp">#define SCC_EPCI_IADR           0x164</span>
<span class="cp">#define SCC_EPCI_CLKRST         0x800</span>
<span class="cp">#define SCC_EPCI_INTSET         0x804</span>
<span class="cp">#define SCC_EPCI_STATUS         0x808</span>
<span class="cp">#define SCC_EPCI_ABTSET         0x80c</span>
<span class="cp">#define SCC_EPCI_WATRP          0x810</span>
<span class="cp">#define SCC_EPCI_DUMYRADR       0x814</span>
<span class="cp">#define SCC_EPCI_SWRESP         0x818</span>
<span class="cp">#define SCC_EPCI_CNTOPT         0x81c</span>
<span class="cp">#define SCC_EPCI_ECMODE         0xf00</span>
<span class="cp">#define SCC_EPCI_IOM_AC_NUM     5</span>
<span class="cp">#define SCC_EPCI_IOM_ACTE(n)    (0xf10 + (n) * 4)</span>
<span class="cp">#define SCC_EPCI_IOT_AC_NUM     4</span>
<span class="cp">#define SCC_EPCI_IOT_ACTE(n)    (0xf30 + (n) * 4)</span>
<span class="cp">#define SCC_EPCI_MAEA           0xf50</span>
<span class="cp">#define SCC_EPCI_MAEC           0xf54</span>
<span class="cp">#define SCC_EPCI_CKCTRL         0xff0</span>

<span class="cm">/* bits for SCC_EPCI_VCSR */</span>
<span class="cp">#define SCC_EPCI_VCSR_FRE       0x00020000</span>
<span class="cp">#define SCC_EPCI_VCSR_FWE       0x00010000</span>
<span class="cp">#define SCC_EPCI_VCSR_DR        0x00000400</span>
<span class="cp">#define SCC_EPCI_VCSR_SR        0x00000008</span>
<span class="cp">#define SCC_EPCI_VCSR_AT        0x00000004</span>

<span class="cm">/* bits for SCC_EPCI_VIENAB/SCC_EPCI_VISTAT */</span>
<span class="cp">#define SCC_EPCI_VISTAT_PMPE    0x00000008</span>
<span class="cp">#define SCC_EPCI_VISTAT_PMFE    0x00000004</span>
<span class="cp">#define SCC_EPCI_VISTAT_PRA     0x00000002</span>
<span class="cp">#define SCC_EPCI_VISTAT_PRD     0x00000001</span>
<span class="cp">#define SCC_EPCI_VISTAT_ALL     0x0000000f</span>

<span class="cp">#define SCC_EPCI_VIENAB_PMPEE   0x00000008</span>
<span class="cp">#define SCC_EPCI_VIENAB_PMFEE   0x00000004</span>
<span class="cp">#define SCC_EPCI_VIENAB_PRA     0x00000002</span>
<span class="cp">#define SCC_EPCI_VIENAB_PRD     0x00000001</span>
<span class="cp">#define SCC_EPCI_VIENAB_ALL     0x0000000f</span>

<span class="cm">/* bits for SCC_EPCI_CLKRST */</span>
<span class="cp">#define SCC_EPCI_CLKRST_CKS_MASK 0x00030000</span>
<span class="cp">#define SCC_EPCI_CLKRST_CKS_2   0x00000000</span>
<span class="cp">#define SCC_EPCI_CLKRST_CKS_4   0x00010000</span>
<span class="cp">#define SCC_EPCI_CLKRST_CKS_8   0x00020000</span>
<span class="cp">#define SCC_EPCI_CLKRST_PCICRST 0x00000400</span>
<span class="cp">#define SCC_EPCI_CLKRST_BC      0x00000200</span>
<span class="cp">#define SCC_EPCI_CLKRST_PCIRST  0x00000100</span>
<span class="cp">#define SCC_EPCI_CLKRST_PCKEN   0x00000001</span>

<span class="cm">/* bits for SCC_EPCI_INTSET/SCC_EPCI_STATUS */</span>
<span class="cp">#define SCC_EPCI_INT_2M         0x01000000</span>
<span class="cp">#define SCC_EPCI_INT_RERR       0x00200000</span>
<span class="cp">#define SCC_EPCI_INT_SERR       0x00100000</span>
<span class="cp">#define SCC_EPCI_INT_PRTER      0x00080000</span>
<span class="cp">#define SCC_EPCI_INT_SER        0x00040000</span>
<span class="cp">#define SCC_EPCI_INT_PER        0x00020000</span>
<span class="cp">#define SCC_EPCI_INT_PAI        0x00010000</span>
<span class="cp">#define SCC_EPCI_INT_1M         0x00000100</span>
<span class="cp">#define SCC_EPCI_INT_PME        0x00000010</span>
<span class="cp">#define SCC_EPCI_INT_INTD       0x00000008</span>
<span class="cp">#define SCC_EPCI_INT_INTC       0x00000004</span>
<span class="cp">#define SCC_EPCI_INT_INTB       0x00000002</span>
<span class="cp">#define SCC_EPCI_INT_INTA       0x00000001</span>
<span class="cp">#define SCC_EPCI_INT_DEVINT     0x0000000f</span>
<span class="cp">#define SCC_EPCI_INT_ALL        0x003f001f</span>
<span class="cp">#define SCC_EPCI_INT_ALLERR     0x003f0000</span>

<span class="cm">/* bits for SCC_EPCI_CKCTRL */</span>
<span class="cp">#define SCC_EPCI_CKCTRL_CRST0   0x00010000</span>
<span class="cp">#define SCC_EPCI_CKCTRL_CRST1   0x00020000</span>
<span class="cp">#define SCC_EPCI_CKCTRL_OCLKEN  0x00000100</span>
<span class="cp">#define SCC_EPCI_CKCTRL_LCLKEN  0x00000001</span>

<span class="cp">#define SCC_EPCI_IDSEL_AD_TO_SLOT(ad)       ((ad) - 10)</span>
<span class="cp">#define SCC_EPCI_MAX_DEVNU      SCC_EPCI_IDSEL_AD_TO_SLOT(32)</span>

<span class="cm">/* bits for SCC_EPCI_CNTOPT */</span>
<span class="cp">#define SCC_EPCI_CNTOPT_O2PMB   0x00000002</span>

<span class="cm">/* SCC PCIEXC SMMIO registers */</span>
<span class="cp">#define PEXCADRS		0x000</span>
<span class="cp">#define PEXCWDATA		0x004</span>
<span class="cp">#define PEXCRDATA		0x008</span>
<span class="cp">#define PEXDADRS		0x010</span>
<span class="cp">#define PEXDCMND		0x014</span>
<span class="cp">#define PEXDWDATA		0x018</span>
<span class="cp">#define PEXDRDATA		0x01c</span>
<span class="cp">#define PEXREQID		0x020</span>
<span class="cp">#define PEXTIDMAP		0x024</span>
<span class="cp">#define PEXINTMASK		0x028</span>
<span class="cp">#define PEXINTSTS		0x02c</span>
<span class="cp">#define PEXAERRMASK		0x030</span>
<span class="cp">#define PEXAERRSTS		0x034</span>
<span class="cp">#define PEXPRERRMASK		0x040</span>
<span class="cp">#define PEXPRERRSTS		0x044</span>
<span class="cp">#define PEXPRERRID01		0x048</span>
<span class="cp">#define PEXPRERRID23		0x04c</span>
<span class="cp">#define PEXVDMASK		0x050</span>
<span class="cp">#define PEXVDSTS		0x054</span>
<span class="cp">#define PEXRCVCPLIDA		0x060</span>
<span class="cp">#define PEXLENERRIDA		0x068</span>
<span class="cp">#define PEXPHYPLLST		0x070</span>
<span class="cp">#define PEXDMRDEN0		0x100</span>
<span class="cp">#define PEXDMRDADR0		0x104</span>
<span class="cp">#define PEXDMRDENX		0x110</span>
<span class="cp">#define PEXDMRDADRX		0x114</span>
<span class="cp">#define PEXECMODE		0xf00</span>
<span class="cp">#define PEXMAEA(n)		(0xf50 + (8 * n))</span>
<span class="cp">#define PEXMAEC(n)		(0xf54 + (8 * n))</span>
<span class="cp">#define PEXCCRCTRL		0xff0</span>

<span class="cm">/* SCC PCIEXC bits and shifts for PEXCADRS */</span>
<span class="cp">#define PEXCADRS_BYTE_EN_SHIFT		20</span>
<span class="cp">#define PEXCADRS_CMD_SHIFT		16</span>
<span class="cp">#define PEXCADRS_CMD_READ		(0xa &lt;&lt; PEXCADRS_CMD_SHIFT)</span>
<span class="cp">#define PEXCADRS_CMD_WRITE		(0xb &lt;&lt; PEXCADRS_CMD_SHIFT)</span>

<span class="cm">/* SCC PCIEXC shifts for PEXDADRS */</span>
<span class="cp">#define PEXDADRS_BUSNO_SHIFT		20</span>
<span class="cp">#define PEXDADRS_DEVNO_SHIFT		15</span>
<span class="cp">#define PEXDADRS_FUNCNO_SHIFT		12</span>

<span class="cm">/* SCC PCIEXC bits and shifts for PEXDCMND */</span>
<span class="cp">#define PEXDCMND_BYTE_EN_SHIFT		4</span>
<span class="cp">#define PEXDCMND_IO_READ		0x2</span>
<span class="cp">#define PEXDCMND_IO_WRITE		0x3</span>
<span class="cp">#define PEXDCMND_CONFIG_READ		0xa</span>
<span class="cp">#define PEXDCMND_CONFIG_WRITE		0xb</span>

<span class="cm">/* SCC PCIEXC bits for PEXPHYPLLST */</span>
<span class="cp">#define PEXPHYPLLST_PEXPHYAPLLST	0x00000001</span>

<span class="cm">/* SCC PCIEXC bits for PEXECMODE */</span>
<span class="cp">#define PEXECMODE_ALL_THROUGH		0x00000000</span>
<span class="cp">#define PEXECMODE_ALL_8BIT		0x00550155</span>
<span class="cp">#define PEXECMODE_ALL_16BIT		0x00aa02aa</span>

<span class="cm">/* SCC PCIEXC bits for PEXCCRCTRL */</span>
<span class="cp">#define PEXCCRCTRL_PEXIPCOREEN		0x00040000</span>
<span class="cp">#define PEXCCRCTRL_PEXIPCONTEN		0x00020000</span>
<span class="cp">#define PEXCCRCTRL_PEXPHYPLLEN		0x00010000</span>
<span class="cp">#define PEXCCRCTRL_PCIEXCAOCKEN		0x00000100</span>

<span class="cm">/* SCC PCIEXC port configuration registers */</span>
<span class="cp">#define PEXTCERRCHK		0x21c</span>
<span class="cp">#define PEXTAMAPB0		0x220</span>
<span class="cp">#define PEXTAMAPL0		0x224</span>
<span class="cp">#define PEXTAMAPB(n)		(PEXTAMAPB0 + 8 * (n))</span>
<span class="cp">#define PEXTAMAPL(n)		(PEXTAMAPL0 + 8 * (n))</span>
<span class="cp">#define PEXCHVC0P		0x500</span>
<span class="cp">#define PEXCHVC0NP		0x504</span>
<span class="cp">#define PEXCHVC0C		0x508</span>
<span class="cp">#define PEXCDVC0P		0x50c</span>
<span class="cp">#define PEXCDVC0NP		0x510</span>
<span class="cp">#define PEXCDVC0C		0x514</span>
<span class="cp">#define PEXCHVCXP		0x518</span>
<span class="cp">#define PEXCHVCXNP		0x51c</span>
<span class="cp">#define PEXCHVCXC		0x520</span>
<span class="cp">#define PEXCDVCXP		0x524</span>
<span class="cp">#define PEXCDVCXNP		0x528</span>
<span class="cp">#define PEXCDVCXC		0x52c</span>
<span class="cp">#define PEXCTTRG		0x530</span>
<span class="cp">#define PEXTSCTRL		0x700</span>
<span class="cp">#define PEXTSSTS		0x704</span>
<span class="cp">#define PEXSKPCTRL		0x708</span>

<span class="cm">/* UHC registers */</span>
<span class="cp">#define SCC_UHC_CKRCTRL         0xff0</span>
<span class="cp">#define SCC_UHC_ECMODE          0xf00</span>

<span class="cm">/* bits for SCC_UHC_CKRCTRL */</span>
<span class="cp">#define SCC_UHC_F48MCKLEN       0x00000001</span>
<span class="cp">#define SCC_UHC_P_SUSPEND       0x00000002</span>
<span class="cp">#define SCC_UHC_PHY_SUSPEND_SEL 0x00000004</span>
<span class="cp">#define SCC_UHC_HCLKEN          0x00000100</span>
<span class="cp">#define SCC_UHC_USBEN           0x00010000</span>
<span class="cp">#define SCC_UHC_USBCEN          0x00020000</span>
<span class="cp">#define SCC_UHC_PHYEN           0x00040000</span>

<span class="cm">/* bits for SCC_UHC_ECMODE */</span>
<span class="cp">#define SCC_UHC_ECMODE_BY_BYTE  0x00000555</span>
<span class="cp">#define SCC_UHC_ECMODE_BY_WORD  0x00000aaa</span>

<span class="cp">#endif </span><span class="cm">/* _CELLEB_SCC_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
