vendor_name = ModelSim
source_file = 1, C:/Users/sagar/Downloads/i281_simulation/seven_seg_decoder_BUSOUT.v
source_file = 1, C:/Users/sagar/Downloads/i281_simulation/ONES.v
source_file = 1, C:/Users/sagar/Downloads/i281_simulation/BIOS_Hardcoded_Low.v
source_file = 1, C:/Users/sagar/Downloads/i281_simulation/BIOS_Hardcoded_High.v
source_file = 1, C:/Users/sagar/Downloads/i281_simulation/BIOS_Hardcoded.v
source_file = 1, C:/Users/sagar/Downloads/i281_simulation/ZEROS.v
source_file = 1, C:/Users/sagar/Downloads/i281_simulation/User_Data.v
source_file = 1, C:/Users/sagar/Downloads/i281_simulation/User_Code_Low.v
source_file = 1, C:/Users/sagar/Downloads/i281_simulation/User_Code_High.v
source_file = 1, C:/Users/sagar/Downloads/i281_simulation/16Wide4To1BusMux.v
source_file = 1, C:/Users/sagar/Downloads/i281_simulation/4x8BitRegisters.v
source_file = 1, C:/Users/sagar/Downloads/i281_simulation/4x8BitRegister.v
source_file = 1, C:/Users/sagar/Downloads/i281_simulation/4WideBusMux.v
source_file = 1, C:/Users/sagar/Downloads/i281_simulation/4to16DecoderWithEnable.v
source_file = 1, C:/Users/sagar/Downloads/i281_simulation/4to1Mux.v
source_file = 1, C:/Users/sagar/Downloads/i281_simulation/2to4DecoderWithEnable.v
source_file = 1, C:/Users/sagar/Downloads/i281_simulation/2BitUpCounter.v
source_file = 1, C:/Users/sagar/Downloads/i281_simulation/2BitDecoderWithEnable.v
source_file = 1, C:/Users/sagar/Downloads/i281_simulation/1to2DecoderWithEnable.v
source_file = 1, C:/Users/sagar/Downloads/i281_simulation/SixteenWideBusMux.v
source_file = 1, C:/Users/sagar/Downloads/i281_simulation/ShiftNoDff.v
source_file = 1, C:/Users/sagar/Downloads/i281_simulation/Registers16bit.v
source_file = 1, C:/Users/sagar/Downloads/i281_simulation/Registers8bit_with_preset.v
source_file = 1, C:/Users/sagar/Downloads/i281_simulation/Registers8bit.v
source_file = 1, C:/Users/sagar/Downloads/i281_simulation/ReadOnly_16x16_Register_File_Low.v
source_file = 1, C:/Users/sagar/Downloads/i281_simulation/ReadOnly_16x16_Register_File_High.v
source_file = 1, C:/Users/sagar/Downloads/i281_simulation/ReadOnly_RegisterFile.v
source_file = 1, C:/Users/sagar/Downloads/i281_simulation/ProgramCounter.v
source_file = 1, C:/Users/sagar/Downloads/i281_simulation/Opcode_Decoder.v
source_file = 1, C:/Users/sagar/Downloads/i281_simulation/IMEM_no_preset.v
source_file = 1, C:/Users/sagar/Downloads/i281_simulation/IMEM_low.v
source_file = 1, C:/Users/sagar/Downloads/i281_simulation/IMEM_high.v
source_file = 1, C:/Users/sagar/Downloads/i281_simulation/IMEM.v
source_file = 1, C:/Users/sagar/Downloads/i281_simulation/FullAdder.v
source_file = 1, C:/Users/sagar/Downloads/i281_simulation/Flag_Registers.v
source_file = 1, C:/Users/sagar/Downloads/i281_simulation/EightWideBusMux.v
source_file = 1, C:/Users/sagar/Downloads/i281_simulation/DMEM.v
source_file = 1, C:/Users/sagar/Downloads/i281_simulation/Debouncer.v
source_file = 1, C:/Users/sagar/Downloads/i281_simulation/Clock_dividers.v
source_file = 1, C:/Users/sagar/Downloads/i281_simulation/Clock_divider_4_16_and_64.v
source_file = 1, C:/Users/sagar/Downloads/i281_simulation/Clock_divider_512.v
source_file = 1, C:/Users/sagar/Downloads/i281_simulation/6bitAdder.v
source_file = 1, C:/Users/sagar/Downloads/i281_simulation/clock_generator.v
source_file = 1, C:/Users/sagar/Downloads/i281_simulation/C16to1BusMUX.v
source_file = 1, C:/Users/sagar/Downloads/i281_simulation/BusNot.v
source_file = 1, C:/Users/sagar/Downloads/i281_simulation/Block3.v
source_file = 1, C:/Users/sagar/Downloads/i281_simulation/ALU_Flag_Calculator.v
source_file = 1, C:/Users/sagar/Downloads/i281_simulation/8WidWideBusMux.v
source_file = 1, C:/Users/sagar/Downloads/i281_simulation/ALU.v
source_file = 1, C:/Users/sagar/Downloads/i281_simulation/7WidWideBusMux.v
source_file = 1, C:/Users/sagar/Downloads/i281_simulation/6WideBusMux.v
source_file = 1, C:/Users/sagar/Downloads/i281_simulation/Video_Card.v
source_file = 1, C:/Users/sagar/Downloads/i281_simulation/8wide16to1BusMUX.v
source_file = 1, C:/Users/sagar/Downloads/i281_simulation/8bitAdder.v
source_file = 1, C:/Users/sagar/Downloads/i281_simulation/Control_FSM.v
source_file = 1, C:/Users/sagar/Downloads/i281_simulation/C16dmuxer.v
source_file = 1, C:/Users/sagar/Downloads/i281_simulation/DMEM_Hardcoded.v
source_file = 1, C:/Users/sagar/Downloads/i281_simulation/8wide4to1BusMUX.v
source_file = 1, C:/Users/sagar/Downloads/i281_simulation/clock_divider_1024.v
source_file = 1, C:/Users/sagar/Downloads/i281_simulation/i281_CPU.v
source_file = 1, C:/Users/sagar/Downloads/i281_simulation/i281_cpu_tb.v
source_file = 1, C:/Users/sagar/Downloads/i281_simulation/db/i281_cpu.cbx.xml
design_name = i281_CPU
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, i281_CPU, 1
instance = comp, \pin_name1~output , pin_name1~output, i281_CPU, 1
instance = comp, \pin_name2~output , pin_name2~output, i281_CPU, 1
instance = comp, \pin_name3~output , pin_name3~output, i281_CPU, 1
instance = comp, \pin_name4~output , pin_name4~output, i281_CPU, 1
instance = comp, \pin_name5~output , pin_name5~output, i281_CPU, 1
instance = comp, \pin_name6~output , pin_name6~output, i281_CPU, 1
instance = comp, \REG2_ZERO~output , REG2_ZERO~output, i281_CPU, 1
instance = comp, \REG2_ONE~output , REG2_ONE~output, i281_CPU, 1
instance = comp, \REG1_ZERO~output , REG1_ZERO~output, i281_CPU, 1
instance = comp, \REG1_ONE~output , REG1_ONE~output, i281_CPU, 1
instance = comp, \Negative_Flag~output , Negative_Flag~output, i281_CPU, 1
instance = comp, \Zero_Flag~output , Zero_Flag~output, i281_CPU, 1
instance = comp, \Carry_Flag~output , Carry_Flag~output, i281_CPU, 1
instance = comp, \OverFlow_Flag~output , OverFlow_Flag~output, i281_CPU, 1
instance = comp, \OPCODE0~output , OPCODE0~output, i281_CPU, 1
instance = comp, \OPCODE1~output , OPCODE1~output, i281_CPU, 1
instance = comp, \OPCODE2~output , OPCODE2~output, i281_CPU, 1
instance = comp, \OPCODE3~output , OPCODE3~output, i281_CPU, 1
instance = comp, \IMMEDVAL0~output , IMMEDVAL0~output, i281_CPU, 1
instance = comp, \IMMEDVAL1~output , IMMEDVAL1~output, i281_CPU, 1
instance = comp, \IMMEDVAL2~output , IMMEDVAL2~output, i281_CPU, 1
instance = comp, \IMMEDVAL3~output , IMMEDVAL3~output, i281_CPU, 1
instance = comp, \IMMEDVAL4~output , IMMEDVAL4~output, i281_CPU, 1
instance = comp, \IMMEDVAL5~output , IMMEDVAL5~output, i281_CPU, 1
instance = comp, \IMMEDVAL6~output , IMMEDVAL6~output, i281_CPU, 1
instance = comp, \IMMEDVAL7~output , IMMEDVAL7~output, i281_CPU, 1
instance = comp, \Seven_SegOut0[0]~output , Seven_SegOut0[0]~output, i281_CPU, 1
instance = comp, \Seven_SegOut0[1]~output , Seven_SegOut0[1]~output, i281_CPU, 1
instance = comp, \Seven_SegOut0[2]~output , Seven_SegOut0[2]~output, i281_CPU, 1
instance = comp, \Seven_SegOut0[3]~output , Seven_SegOut0[3]~output, i281_CPU, 1
instance = comp, \Seven_SegOut0[4]~output , Seven_SegOut0[4]~output, i281_CPU, 1
instance = comp, \Seven_SegOut0[5]~output , Seven_SegOut0[5]~output, i281_CPU, 1
instance = comp, \Seven_SegOut0[6]~output , Seven_SegOut0[6]~output, i281_CPU, 1
instance = comp, \Seven_SegOut1[0]~output , Seven_SegOut1[0]~output, i281_CPU, 1
instance = comp, \Seven_SegOut1[1]~output , Seven_SegOut1[1]~output, i281_CPU, 1
instance = comp, \Seven_SegOut1[2]~output , Seven_SegOut1[2]~output, i281_CPU, 1
instance = comp, \Seven_SegOut1[3]~output , Seven_SegOut1[3]~output, i281_CPU, 1
instance = comp, \Seven_SegOut1[4]~output , Seven_SegOut1[4]~output, i281_CPU, 1
instance = comp, \Seven_SegOut1[5]~output , Seven_SegOut1[5]~output, i281_CPU, 1
instance = comp, \Seven_SegOut1[6]~output , Seven_SegOut1[6]~output, i281_CPU, 1
instance = comp, \Seven_SegOut2[0]~output , Seven_SegOut2[0]~output, i281_CPU, 1
instance = comp, \Seven_SegOut2[1]~output , Seven_SegOut2[1]~output, i281_CPU, 1
instance = comp, \Seven_SegOut2[2]~output , Seven_SegOut2[2]~output, i281_CPU, 1
instance = comp, \Seven_SegOut2[3]~output , Seven_SegOut2[3]~output, i281_CPU, 1
instance = comp, \Seven_SegOut2[4]~output , Seven_SegOut2[4]~output, i281_CPU, 1
instance = comp, \Seven_SegOut2[5]~output , Seven_SegOut2[5]~output, i281_CPU, 1
instance = comp, \Seven_SegOut2[6]~output , Seven_SegOut2[6]~output, i281_CPU, 1
instance = comp, \Seven_SegOut3[0]~output , Seven_SegOut3[0]~output, i281_CPU, 1
instance = comp, \Seven_SegOut3[1]~output , Seven_SegOut3[1]~output, i281_CPU, 1
instance = comp, \Seven_SegOut3[2]~output , Seven_SegOut3[2]~output, i281_CPU, 1
instance = comp, \Seven_SegOut3[3]~output , Seven_SegOut3[3]~output, i281_CPU, 1
instance = comp, \Seven_SegOut3[4]~output , Seven_SegOut3[4]~output, i281_CPU, 1
instance = comp, \Seven_SegOut3[5]~output , Seven_SegOut3[5]~output, i281_CPU, 1
instance = comp, \Seven_SegOut3[6]~output , Seven_SegOut3[6]~output, i281_CPU, 1
instance = comp, \Seven_SegOut4[0]~output , Seven_SegOut4[0]~output, i281_CPU, 1
instance = comp, \Seven_SegOut4[1]~output , Seven_SegOut4[1]~output, i281_CPU, 1
instance = comp, \Seven_SegOut4[2]~output , Seven_SegOut4[2]~output, i281_CPU, 1
instance = comp, \Seven_SegOut4[3]~output , Seven_SegOut4[3]~output, i281_CPU, 1
instance = comp, \Seven_SegOut4[4]~output , Seven_SegOut4[4]~output, i281_CPU, 1
instance = comp, \Seven_SegOut4[5]~output , Seven_SegOut4[5]~output, i281_CPU, 1
instance = comp, \Seven_SegOut4[6]~output , Seven_SegOut4[6]~output, i281_CPU, 1
instance = comp, \Seven_SegOut5[0]~output , Seven_SegOut5[0]~output, i281_CPU, 1
instance = comp, \Seven_SegOut5[1]~output , Seven_SegOut5[1]~output, i281_CPU, 1
instance = comp, \Seven_SegOut5[2]~output , Seven_SegOut5[2]~output, i281_CPU, 1
instance = comp, \Seven_SegOut5[3]~output , Seven_SegOut5[3]~output, i281_CPU, 1
instance = comp, \Seven_SegOut5[4]~output , Seven_SegOut5[4]~output, i281_CPU, 1
instance = comp, \Seven_SegOut5[5]~output , Seven_SegOut5[5]~output, i281_CPU, 1
instance = comp, \Seven_SegOut5[6]~output , Seven_SegOut5[6]~output, i281_CPU, 1
instance = comp, \Seven_SegOut6[0]~output , Seven_SegOut6[0]~output, i281_CPU, 1
instance = comp, \Seven_SegOut6[1]~output , Seven_SegOut6[1]~output, i281_CPU, 1
instance = comp, \Seven_SegOut6[2]~output , Seven_SegOut6[2]~output, i281_CPU, 1
instance = comp, \Seven_SegOut6[3]~output , Seven_SegOut6[3]~output, i281_CPU, 1
instance = comp, \Seven_SegOut6[4]~output , Seven_SegOut6[4]~output, i281_CPU, 1
instance = comp, \Seven_SegOut6[5]~output , Seven_SegOut6[5]~output, i281_CPU, 1
instance = comp, \Seven_SegOut6[6]~output , Seven_SegOut6[6]~output, i281_CPU, 1
instance = comp, \Seven_SegOut7[0]~output , Seven_SegOut7[0]~output, i281_CPU, 1
instance = comp, \Seven_SegOut7[1]~output , Seven_SegOut7[1]~output, i281_CPU, 1
instance = comp, \Seven_SegOut7[2]~output , Seven_SegOut7[2]~output, i281_CPU, 1
instance = comp, \Seven_SegOut7[3]~output , Seven_SegOut7[3]~output, i281_CPU, 1
instance = comp, \Seven_SegOut7[4]~output , Seven_SegOut7[4]~output, i281_CPU, 1
instance = comp, \Seven_SegOut7[5]~output , Seven_SegOut7[5]~output, i281_CPU, 1
instance = comp, \Seven_SegOut7[6]~output , Seven_SegOut7[6]~output, i281_CPU, 1
instance = comp, \Direct_Video_Map~input , Direct_Video_Map~input, i281_CPU, 1
instance = comp, \Board_Clock~input , Board_Clock~input, i281_CPU, 1
instance = comp, \Board_Clock~inputclkctrl , Board_Clock~inputclkctrl, i281_CPU, 1
instance = comp, \b2v_inst4|b2v_inst2|SYNTHESIZED_WIRE_34~0 , b2v_inst4|b2v_inst2|SYNTHESIZED_WIRE_34~0, i281_CPU, 1
instance = comp, \b2v_inst4|b2v_inst2|SYNTHESIZED_WIRE_34 , b2v_inst4|b2v_inst2|SYNTHESIZED_WIRE_34, i281_CPU, 1
instance = comp, \b2v_inst4|b2v_inst2|TFF_inst2~0 , b2v_inst4|b2v_inst2|TFF_inst2~0, i281_CPU, 1
instance = comp, \b2v_inst4|b2v_inst2|TFF_inst2 , b2v_inst4|b2v_inst2|TFF_inst2, i281_CPU, 1
instance = comp, \b2v_inst4|b2v_inst2|TFF_inst3~0 , b2v_inst4|b2v_inst2|TFF_inst3~0, i281_CPU, 1
instance = comp, \b2v_inst4|b2v_inst2|TFF_inst3 , b2v_inst4|b2v_inst2|TFF_inst3, i281_CPU, 1
instance = comp, \b2v_inst4|b2v_inst2|TFF_inst4~0 , b2v_inst4|b2v_inst2|TFF_inst4~0, i281_CPU, 1
instance = comp, \b2v_inst4|b2v_inst2|TFF_inst4 , b2v_inst4|b2v_inst2|TFF_inst4, i281_CPU, 1
instance = comp, \b2v_inst4|b2v_inst2|SYNTHESIZED_WIRE_37 , b2v_inst4|b2v_inst2|SYNTHESIZED_WIRE_37, i281_CPU, 1
instance = comp, \b2v_inst4|b2v_inst2|TFF_inst5~0 , b2v_inst4|b2v_inst2|TFF_inst5~0, i281_CPU, 1
instance = comp, \b2v_inst4|b2v_inst2|TFF_inst5 , b2v_inst4|b2v_inst2|TFF_inst5, i281_CPU, 1
instance = comp, \b2v_inst4|b2v_inst2|TFF_inst6~0 , b2v_inst4|b2v_inst2|TFF_inst6~0, i281_CPU, 1
instance = comp, \b2v_inst4|b2v_inst2|TFF_inst6 , b2v_inst4|b2v_inst2|TFF_inst6, i281_CPU, 1
instance = comp, \b2v_inst4|b2v_inst2|TFF_inst7~0 , b2v_inst4|b2v_inst2|TFF_inst7~0, i281_CPU, 1
instance = comp, \b2v_inst4|b2v_inst2|TFF_inst7 , b2v_inst4|b2v_inst2|TFF_inst7, i281_CPU, 1
instance = comp, \b2v_inst4|b2v_inst2|SYNTHESIZED_WIRE_40 , b2v_inst4|b2v_inst2|SYNTHESIZED_WIRE_40, i281_CPU, 1
instance = comp, \b2v_inst4|b2v_inst2|TFF_inst8~0 , b2v_inst4|b2v_inst2|TFF_inst8~0, i281_CPU, 1
instance = comp, \b2v_inst4|b2v_inst2|TFF_inst8 , b2v_inst4|b2v_inst2|TFF_inst8, i281_CPU, 1
instance = comp, \b2v_inst4|b2v_inst2|CLK_OUT~0 , b2v_inst4|b2v_inst2|CLK_OUT~0, i281_CPU, 1
instance = comp, \b2v_inst4|b2v_inst2|CLK_OUT , b2v_inst4|b2v_inst2|CLK_OUT, i281_CPU, 1
instance = comp, \b2v_inst4|b2v_inst2|CLK_OUT~clkctrl , b2v_inst4|b2v_inst2|CLK_OUT~clkctrl, i281_CPU, 1
instance = comp, \b2v_inst4|b2v_inst|SYNTHESIZED_WIRE_34~0 , b2v_inst4|b2v_inst|SYNTHESIZED_WIRE_34~0, i281_CPU, 1
instance = comp, \b2v_inst4|b2v_inst|SYNTHESIZED_WIRE_34 , b2v_inst4|b2v_inst|SYNTHESIZED_WIRE_34, i281_CPU, 1
instance = comp, \b2v_inst4|b2v_inst|TFF_inst2~0 , b2v_inst4|b2v_inst|TFF_inst2~0, i281_CPU, 1
instance = comp, \b2v_inst4|b2v_inst|TFF_inst2 , b2v_inst4|b2v_inst|TFF_inst2, i281_CPU, 1
instance = comp, \b2v_inst4|b2v_inst|TFF_inst3~0 , b2v_inst4|b2v_inst|TFF_inst3~0, i281_CPU, 1
instance = comp, \b2v_inst4|b2v_inst|TFF_inst3 , b2v_inst4|b2v_inst|TFF_inst3, i281_CPU, 1
instance = comp, \b2v_inst4|b2v_inst|TFF_inst4~0 , b2v_inst4|b2v_inst|TFF_inst4~0, i281_CPU, 1
instance = comp, \b2v_inst4|b2v_inst|TFF_inst4 , b2v_inst4|b2v_inst|TFF_inst4, i281_CPU, 1
instance = comp, \b2v_inst4|b2v_inst|SYNTHESIZED_WIRE_37 , b2v_inst4|b2v_inst|SYNTHESIZED_WIRE_37, i281_CPU, 1
instance = comp, \b2v_inst4|b2v_inst|TFF_inst5~0 , b2v_inst4|b2v_inst|TFF_inst5~0, i281_CPU, 1
instance = comp, \b2v_inst4|b2v_inst|TFF_inst5 , b2v_inst4|b2v_inst|TFF_inst5, i281_CPU, 1
instance = comp, \b2v_inst4|b2v_inst|TFF_inst6~0 , b2v_inst4|b2v_inst|TFF_inst6~0, i281_CPU, 1
instance = comp, \b2v_inst4|b2v_inst|TFF_inst6 , b2v_inst4|b2v_inst|TFF_inst6, i281_CPU, 1
instance = comp, \b2v_inst4|b2v_inst|TFF_inst7~0 , b2v_inst4|b2v_inst|TFF_inst7~0, i281_CPU, 1
instance = comp, \b2v_inst4|b2v_inst|TFF_inst7 , b2v_inst4|b2v_inst|TFF_inst7, i281_CPU, 1
instance = comp, \b2v_inst4|b2v_inst|TFF_inst8~0 , b2v_inst4|b2v_inst|TFF_inst8~0, i281_CPU, 1
instance = comp, \b2v_inst4|b2v_inst|TFF_inst8~1 , b2v_inst4|b2v_inst|TFF_inst8~1, i281_CPU, 1
instance = comp, \b2v_inst4|b2v_inst|TFF_inst8 , b2v_inst4|b2v_inst|TFF_inst8, i281_CPU, 1
instance = comp, \b2v_inst4|b2v_inst|SYNTHESIZED_WIRE_40 , b2v_inst4|b2v_inst|SYNTHESIZED_WIRE_40, i281_CPU, 1
instance = comp, \b2v_inst4|b2v_inst|CLK_OUT~0 , b2v_inst4|b2v_inst|CLK_OUT~0, i281_CPU, 1
instance = comp, \b2v_inst4|b2v_inst|CLK_OUT~feeder , b2v_inst4|b2v_inst|CLK_OUT~feeder, i281_CPU, 1
instance = comp, \b2v_inst4|b2v_inst|CLK_OUT , b2v_inst4|b2v_inst|CLK_OUT, i281_CPU, 1
instance = comp, \b2v_inst4|b2v_inst|CLK_OUT~clkctrl , b2v_inst4|b2v_inst|CLK_OUT~clkctrl, i281_CPU, 1
instance = comp, \b2v_inst4|b2v_inst4|SYNTHESIZED_WIRE_22~0 , b2v_inst4|b2v_inst4|SYNTHESIZED_WIRE_22~0, i281_CPU, 1
instance = comp, \b2v_inst4|b2v_inst4|SYNTHESIZED_WIRE_22 , b2v_inst4|b2v_inst4|SYNTHESIZED_WIRE_22, i281_CPU, 1
instance = comp, \b2v_inst4|b2v_inst4|TFF_inst2~0 , b2v_inst4|b2v_inst4|TFF_inst2~0, i281_CPU, 1
instance = comp, \b2v_inst4|b2v_inst4|TFF_inst2~feeder , b2v_inst4|b2v_inst4|TFF_inst2~feeder, i281_CPU, 1
instance = comp, \b2v_inst4|b2v_inst4|TFF_inst2 , b2v_inst4|b2v_inst4|TFF_inst2, i281_CPU, 1
instance = comp, \Manual_Clock~input , Manual_Clock~input, i281_CPU, 1
instance = comp, \DFF_inst13~0 , DFF_inst13~0, i281_CPU, 1
instance = comp, \b2v_inst12|mxout , b2v_inst12|mxout, i281_CPU, 1
instance = comp, \b2v_inst12|mxout~clkctrl , b2v_inst12|mxout~clkctrl, i281_CPU, 1
instance = comp, \b2v_inst17|PC_Output_ALTERA_SYNTHESIZED[0]~5 , b2v_inst17|PC_Output_ALTERA_SYNTHESIZED[0]~5, i281_CPU, 1
instance = comp, \b2v_inst17|PC_Output_ALTERA_SYNTHESIZED[0] , b2v_inst17|PC_Output_ALTERA_SYNTHESIZED[0], i281_CPU, 1
instance = comp, \b2v_inst17|PC_Output_ALTERA_SYNTHESIZED[1]~0 , b2v_inst17|PC_Output_ALTERA_SYNTHESIZED[1]~0, i281_CPU, 1
instance = comp, \b2v_inst17|PC_Output_ALTERA_SYNTHESIZED[1] , b2v_inst17|PC_Output_ALTERA_SYNTHESIZED[1], i281_CPU, 1
instance = comp, \b2v_inst17|PC_Output_ALTERA_SYNTHESIZED[2]~1 , b2v_inst17|PC_Output_ALTERA_SYNTHESIZED[2]~1, i281_CPU, 1
instance = comp, \b2v_inst17|PC_Output_ALTERA_SYNTHESIZED[2] , b2v_inst17|PC_Output_ALTERA_SYNTHESIZED[2], i281_CPU, 1
instance = comp, \b2v_inst17|PC_Output_ALTERA_SYNTHESIZED[3]~2 , b2v_inst17|PC_Output_ALTERA_SYNTHESIZED[3]~2, i281_CPU, 1
instance = comp, \b2v_inst17|PC_Output_ALTERA_SYNTHESIZED[3] , b2v_inst17|PC_Output_ALTERA_SYNTHESIZED[3], i281_CPU, 1
instance = comp, \b2v_Program_Counter_Increment_By_1|b2v_inst27|SYNTHESIZED_WIRE_3 , b2v_Program_Counter_Increment_By_1|b2v_inst27|SYNTHESIZED_WIRE_3, i281_CPU, 1
instance = comp, \b2v_inst17|PC_Output_ALTERA_SYNTHESIZED[4]~3 , b2v_inst17|PC_Output_ALTERA_SYNTHESIZED[4]~3, i281_CPU, 1
instance = comp, \b2v_inst17|PC_Output_ALTERA_SYNTHESIZED[4] , b2v_inst17|PC_Output_ALTERA_SYNTHESIZED[4], i281_CPU, 1
instance = comp, \b2v_inst17|PC_Output_ALTERA_SYNTHESIZED[5]~4 , b2v_inst17|PC_Output_ALTERA_SYNTHESIZED[5]~4, i281_CPU, 1
instance = comp, \b2v_inst17|PC_Output_ALTERA_SYNTHESIZED[5] , b2v_inst17|PC_Output_ALTERA_SYNTHESIZED[5], i281_CPU, 1
instance = comp, \Auto_Clock~input , Auto_Clock~input, i281_CPU, 1
instance = comp, \Turbo_Mode~input , Turbo_Mode~input, i281_CPU, 1
instance = comp, \Reset_In~input , Reset_In~input, i281_CPU, 1
instance = comp, \Register_View~input , Register_View~input, i281_CPU, 1
instance = comp, \Switch_Input[8]~input , Switch_Input[8]~input, i281_CPU, 1
instance = comp, \Switch_Input[9]~input , Switch_Input[9]~input, i281_CPU, 1
instance = comp, \Switch_Input[10]~input , Switch_Input[10]~input, i281_CPU, 1
instance = comp, \Switch_Input[11]~input , Switch_Input[11]~input, i281_CPU, 1
instance = comp, \Switch_Input[12]~input , Switch_Input[12]~input, i281_CPU, 1
instance = comp, \Switch_Input[13]~input , Switch_Input[13]~input, i281_CPU, 1
instance = comp, \Switch_Input[14]~input , Switch_Input[14]~input, i281_CPU, 1
instance = comp, \Switch_Input[15]~input , Switch_Input[15]~input, i281_CPU, 1
instance = comp, \Switch_Input[0]~input , Switch_Input[0]~input, i281_CPU, 1
instance = comp, \Switch_Input[1]~input , Switch_Input[1]~input, i281_CPU, 1
instance = comp, \Switch_Input[2]~input , Switch_Input[2]~input, i281_CPU, 1
instance = comp, \Switch_Input[3]~input , Switch_Input[3]~input, i281_CPU, 1
instance = comp, \Switch_Input[4]~input , Switch_Input[4]~input, i281_CPU, 1
instance = comp, \Switch_Input[5]~input , Switch_Input[5]~input, i281_CPU, 1
instance = comp, \Switch_Input[6]~input , Switch_Input[6]~input, i281_CPU, 1
instance = comp, \Switch_Input[7]~input , Switch_Input[7]~input, i281_CPU, 1
instance = comp, \~QUARTUS_CREATED_UNVM~ , ~QUARTUS_CREATED_UNVM~, i281_CPU, 1
instance = comp, \~QUARTUS_CREATED_ADC1~ , ~QUARTUS_CREATED_ADC1~, i281_CPU, 1
design_name = hard_block
instance = comp, \~ALTERA_TMS~~ibuf , ~ALTERA_TMS~~ibuf, hard_block, 1
instance = comp, \~ALTERA_TCK~~ibuf , ~ALTERA_TCK~~ibuf, hard_block, 1
instance = comp, \~ALTERA_TDI~~ibuf , ~ALTERA_TDI~~ibuf, hard_block, 1
instance = comp, \~ALTERA_CONFIG_SEL~~ibuf , ~ALTERA_CONFIG_SEL~~ibuf, hard_block, 1
instance = comp, \~ALTERA_nCONFIG~~ibuf , ~ALTERA_nCONFIG~~ibuf, hard_block, 1
instance = comp, \~ALTERA_nSTATUS~~ibuf , ~ALTERA_nSTATUS~~ibuf, hard_block, 1
instance = comp, \~ALTERA_CONF_DONE~~ibuf , ~ALTERA_CONF_DONE~~ibuf, hard_block, 1
