 
set ::env(PROJECT_NAME) fully_pipelined_128_aes_algorithm
set ::env(DESIGN_TOP) AES_Encrypt
set ::env(DESIGN_DIR)  RTL_Benchmark/VHDL/Cores/crypto_core/fully_pipelined_128_aes_algorithm/trunk/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/Cores/crypto_core/fully_pipelined_128_aes_algorithm/trunk/rtl/AES_Encrypt.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) digital_design


