INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/hgfs/LogicDesignLab/lab1_advanced/lab1_advanced.srcs/sources_1/new/Lab1_Team30_Dmux_1x4_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmux
INFO: [VRFC 10-311] analyzing module Dmux_1x4_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/hgfs/LogicDesignLab/lab1_advanced/lab1_advanced.srcs/sources_1/new/Lab1_Team30_Dmux_1x4_4bit_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmux_1x4_4bit_t
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/hgfs/LogicDesignLab/lab1_advanced/lab1_advanced.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
