INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mares/OneDrive/Documents/GitHub/369Lab1/Lab3_369a/Lab3_369a.sim/sim_1/synth/func/xsim/RegisterFile_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mares/OneDrive/Documents/GitHub/369Lab1/Lab3_369a/DatapathComponents/DatapathComponents/RegisterFile/RegisterFile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile_tb
