

================================================================
== Vitis HLS Report for 'runge_kutta_45_Pipeline_add_constant_loop3'
================================================================
* Date:           Mon Jun 26 15:21:21 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        rk45_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  0.10 us|  7.417 ns|    27.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        5|        5|  0.500 us|  0.500 us|    5|    5|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- add_constant_loop  |        3|        3|         1|          1|          1|     3|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.41>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%r_in_V_1 = alloca i32 1"   --->   Operation 5 'alloca' 'r_in_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%r_in_V_1_1 = alloca i32 1"   --->   Operation 6 'alloca' 'r_in_V_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%r_in_V_1_2 = alloca i32 1"   --->   Operation 7 'alloca' 'r_in_V_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%cr_V_2_2_1_reload_read = read i85 @_ssdm_op_Read.ap_auto.i85, i85 %cr_V_2_2_1_reload"   --->   Operation 8 'read' 'cr_V_2_2_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%cr_V_1_2_1_reload_read = read i85 @_ssdm_op_Read.ap_auto.i85, i85 %cr_V_1_2_1_reload"   --->   Operation 9 'read' 'cr_V_1_2_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%cr_V_0_2_1_reload_read = read i85 @_ssdm_op_Read.ap_auto.i85, i85 %cr_V_0_2_1_reload"   --->   Operation 10 'read' 'cr_V_0_2_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%r_in_V_2_5_1_reload_read = read i85 @_ssdm_op_Read.ap_auto.i85, i85 %r_in_V_2_5_1_reload"   --->   Operation 11 'read' 'r_in_V_2_5_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%r_in_V_1_5_1_reload_read = read i85 @_ssdm_op_Read.ap_auto.i85, i85 %r_in_V_1_5_1_reload"   --->   Operation 12 'read' 'r_in_V_1_5_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%r_in_V_0_5_1_reload_read = read i85 @_ssdm_op_Read.ap_auto.i85, i85 %r_in_V_0_5_1_reload"   --->   Operation 13 'read' 'r_in_V_0_5_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%r_in_V_0_4_1_read = read i86 @_ssdm_op_Read.ap_auto.i86, i86 %r_in_V_0_4_1"   --->   Operation 14 'read' 'r_in_V_0_4_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%r_in_V_1_4_1_read = read i86 @_ssdm_op_Read.ap_auto.i86, i86 %r_in_V_1_4_1"   --->   Operation 15 'read' 'r_in_V_1_4_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%r_in_V_2_4_1_read = read i86 @_ssdm_op_Read.ap_auto.i86, i86 %r_in_V_2_4_1"   --->   Operation 16 'read' 'r_in_V_2_4_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i86 %r_in_V_2_4_1_read, i86 %r_in_V_1_2"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln0 = store i86 %r_in_V_1_4_1_read, i86 %r_in_V_1_1"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln0 = store i86 %r_in_V_0_4_1_read, i86 %r_in_V_1"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %i"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i.i"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i_5 = load i2 %i" [src/runge_kutta_45.cpp:29]   --->   Operation 22 'load' 'i_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.95ns)   --->   "%icmp_ln29 = icmp_eq  i2 %i_5, i2 3" [src/runge_kutta_45.cpp:29]   --->   Operation 23 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 24 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.56ns)   --->   "%add_ln29 = add i2 %i_5, i2 1" [src/runge_kutta_45.cpp:29]   --->   Operation 25 'add' 'add_ln29' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %for.body.i.i.split, void %for.body12.i.i.preheader.exitStub" [src/runge_kutta_45.cpp:29]   --->   Operation 26 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln30 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_24" [src/runge_kutta_45.cpp:30]   --->   Operation 27 'specpipeline' 'specpipeline_ln30' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [src/runge_kutta_45.cpp:29]   --->   Operation 28 'specloopname' 'specloopname_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.70ns)   --->   "%lhs_V = mux i85 @_ssdm_op_Mux.ap_auto.3i85.i2, i85 %r_in_V_0_5_1_reload_read, i85 %r_in_V_1_5_1_reload_read, i85 %r_in_V_2_5_1_reload_read, i2 %i_5"   --->   Operation 29 'mux' 'lhs_V' <Predicate = (!icmp_ln29)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln859 = sext i85 %lhs_V"   --->   Operation 30 'sext' 'sext_ln859' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.70ns)   --->   "%rhs = mux i85 @_ssdm_op_Mux.ap_auto.3i85.i2, i85 %cr_V_0_2_1_reload_read, i85 %cr_V_1_2_1_reload_read, i85 %cr_V_2_2_1_reload_read, i2 %i_5"   --->   Operation 31 'mux' 'rhs' <Predicate = (!icmp_ln29)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln859_1 = sext i85 %rhs"   --->   Operation 32 'sext' 'sext_ln859_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (4.12ns)   --->   "%r_in_V_1_4 = add i86 %sext_ln859_1, i86 %sext_ln859"   --->   Operation 33 'add' 'r_in_V_1_4' <Predicate = (!icmp_ln29)> <Delay = 4.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.95ns)   --->   "%switch_ln31 = switch i2 %i_5, void %branch44, i2 0, void %for.body.i.i.split.for.body.i.i.split336_crit_edge, i2 1, void %for.body.i.i.split.for.body.i.i.split336_crit_edge10" [src/runge_kutta_45.cpp:31]   --->   Operation 34 'switch' 'switch_ln31' <Predicate = (!icmp_ln29)> <Delay = 0.95>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln31 = store i86 %r_in_V_1_4, i86 %r_in_V_1_1" [src/runge_kutta_45.cpp:31]   --->   Operation 35 'store' 'store_ln31' <Predicate = (!icmp_ln29 & i_5 == 1)> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln31 = br void %for.body.i.i.split336" [src/runge_kutta_45.cpp:31]   --->   Operation 36 'br' 'br_ln31' <Predicate = (!icmp_ln29 & i_5 == 1)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln31 = store i86 %r_in_V_1_4, i86 %r_in_V_1" [src/runge_kutta_45.cpp:31]   --->   Operation 37 'store' 'store_ln31' <Predicate = (!icmp_ln29 & i_5 == 0)> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln31 = br void %for.body.i.i.split336" [src/runge_kutta_45.cpp:31]   --->   Operation 38 'br' 'br_ln31' <Predicate = (!icmp_ln29 & i_5 == 0)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln31 = store i86 %r_in_V_1_4, i86 %r_in_V_1_2" [src/runge_kutta_45.cpp:31]   --->   Operation 39 'store' 'store_ln31' <Predicate = (!icmp_ln29 & i_5 != 0 & i_5 != 1)> <Delay = 1.58>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln31 = br void %for.body.i.i.split336" [src/runge_kutta_45.cpp:31]   --->   Operation 40 'br' 'br_ln31' <Predicate = (!icmp_ln29 & i_5 != 0 & i_5 != 1)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln29 = store i2 %add_ln29, i2 %i" [src/runge_kutta_45.cpp:29]   --->   Operation 41 'store' 'store_ln29' <Predicate = (!icmp_ln29)> <Delay = 1.58>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln29 = br void %for.body.i.i" [src/runge_kutta_45.cpp:29]   --->   Operation 42 'br' 'br_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%r_in_V_1_load = load i86 %r_in_V_1"   --->   Operation 43 'load' 'r_in_V_1_load' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%r_in_V_1_1_load = load i86 %r_in_V_1_1"   --->   Operation 44 'load' 'r_in_V_1_1_load' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%r_in_V_1_2_load = load i86 %r_in_V_1_2"   --->   Operation 45 'load' 'r_in_V_1_2_load' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i86P0A, i86 %r_in_V_2_4_2_out, i86 %r_in_V_1_2_load"   --->   Operation 46 'write' 'write_ln0' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i86P0A, i86 %r_in_V_1_4_2_out, i86 %r_in_V_1_1_load"   --->   Operation 47 'write' 'write_ln0' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i86P0A, i86 %r_in_V_0_4_2_out, i86 %r_in_V_1_load"   --->   Operation 48 'write' 'write_ln0' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 49 'ret' 'ret_ln0' <Predicate = (icmp_ln29)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 100ns, clock uncertainty: 27ns.

 <State 1>: 7.42ns
The critical path consists of the following:
	'alloca' operation ('i') [13]  (0 ns)
	'load' operation ('i', src/runge_kutta_45.cpp:29) on local variable 'i' [32]  (0 ns)
	'mux' operation ('lhs.V') [40]  (1.71 ns)
	'add' operation ('r_in.V[1]') [44]  (4.12 ns)
	'store' operation ('store_ln31', src/runge_kutta_45.cpp:31) of variable 'r_in.V[1]' on local variable 'r_in.V[1]' [47]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
