Date: Wed, 11 Oct 2000 22:31:38 -0600
From: Cort Dougan <>
Subject: Re: [RFC] atomic pte updates for x86 smp
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-Lkml-Link: https://lkml.org/lkml/2000/10/12/13

}    Date: 	Thu, 12 Oct 2000 00:03:31 -0400 (EDT)
}    From: "Benjamin C.R. LaHaise" <blah@kvack.org>
} 
}    It's safe because of how x86s hardware works
} 
} What about other platforms?
On the PPC's that don't do a hardware walk we do a normal write to the
hash table (with a spinlock).  On the hardware walk PPC's I'm told this is
done with with a lwarx/stwcx pair (conditional load/store on exclusive
access).
Any comments on how this would affect PPC?
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.kernel.org
Please read the FAQ at 
http://www.tux.org/lkml/