; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16

define void @triton_poi_fused_add_div_mul_sub_5(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, i32 %4, i32 %5) local_unnamed_addr !dbg !7 {
  %7 = tail call i32 asm "mov.u32 $0, %ctaid.y;", "=r"() #2, !dbg !10
  %8 = shl i32 %7, 4, !dbg !11
  %9 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %10 = lshr i32 %9, 3, !dbg !12
  %11 = and i32 %10, 15, !dbg !12
  %12 = lshr i32 %9, 4, !dbg !12
  %13 = and i32 %12, 7, !dbg !12
  %14 = or disjoint i32 %8, %11, !dbg !13
  %15 = or disjoint i32 %8, %13, !dbg !13
  %16 = or disjoint i32 %15, 8, !dbg !13
  %17 = icmp slt i32 %14, 12, !dbg !14
  %18 = icmp slt i32 %15, 12, !dbg !14
  %19 = icmp slt i32 %16, 12, !dbg !14
  %20 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #2, !dbg !15
  %21 = shl i32 %20, 4, !dbg !16
  %22 = shl i32 %9, 1, !dbg !17
  %23 = and i32 %22, 14, !dbg !17
  %24 = and i32 %9, 15, !dbg !17
  %25 = or disjoint i32 %21, %23, !dbg !18
  %26 = or disjoint i32 %21, %24, !dbg !18
  %27 = icmp slt i32 %25, 16, !dbg !19
  %28 = icmp slt i32 %26, 16, !dbg !19
  %29 = srem i32 %14, 3, !dbg !20
  %.frozen = freeze i32 %15, !dbg !21
  %30 = sdiv i32 %.frozen, 3, !dbg !21
  %31 = mul i32 %30, 3, !dbg !20
  %.decomposed = sub i32 %.frozen, %31, !dbg !20
  %.frozen4 = freeze i32 %16, !dbg !21
  %32 = sdiv i32 %.frozen4, 3, !dbg !21
  %33 = mul i32 %32, 3, !dbg !20
  %.decomposed5 = sub i32 %.frozen4, %33, !dbg !20
  %34 = shl i32 %14, 4, !dbg !22
  %35 = add i32 %25, %34, !dbg !23
  %36 = sext i32 %35 to i64, !dbg !24
  %37 = getelementptr float, ptr addrspace(1) %0, i64 %36, !dbg !24
  %38 = and i1 %17, %27, !dbg !25
  %39 = and i1 %18, %28, !dbg !25
  %40 = and i1 %19, %28, !dbg !25
  %41 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %37, i1 %38) #2, !dbg !26
  %42 = extractvalue { i32, i32 } %41, 0, !dbg !26
  %43 = extractvalue { i32, i32 } %41, 1, !dbg !26
  %44 = bitcast i32 %42 to float, !dbg !26
  %45 = bitcast i32 %43 to float, !dbg !26
  %46 = sext i32 %29 to i64, !dbg !27
  %47 = getelementptr float, ptr addrspace(1) %1, i64 %46, !dbg !27
  %48 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %47, i1 %17) #2, !dbg !28
  %49 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %47, i1 %17) #2, !dbg !28
  %50 = bitcast i32 %49 to float, !dbg !28
  %51 = getelementptr float, ptr addrspace(1) %2, i64 %46, !dbg !29
  %52 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %51, i1 %17) #2, !dbg !30
  %53 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %51, i1 %17) #2, !dbg !30
  %54 = bitcast i32 %53 to float, !dbg !30
  %55 = fmul float %44, 5.000000e-01, !dbg !31
  %56 = fmul float %45, 5.000000e-01, !dbg !31
  %57 = fadd float %55, 5.000000e-01, !dbg !32
  %58 = fadd float %56, 5.000000e-01, !dbg !32
  %59 = fsub float %57, %50, !dbg !33
  %60 = fsub float %58, %50, !dbg !33
  %61 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %59, float %54) #2, !dbg !34
  %62 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %60, float %54) #2, !dbg !34
  %63 = mul i32 %26, 3, !dbg !35
  %64 = add i32 %63, %.decomposed, !dbg !36
  %65 = mul i32 %30, 48, !dbg !37
  %66 = mul i32 %32, 48, !dbg !37
  %67 = add i32 %64, %65, !dbg !38
  %68 = add i32 %66, %.decomposed5, !dbg !36
  %69 = add i32 %68, %63, !dbg !38
  %70 = sext i32 %67 to i64, !dbg !39
  %71 = getelementptr float, ptr addrspace(1) %3, i64 %70, !dbg !39
  %72 = sext i32 %69 to i64, !dbg !39
  %73 = getelementptr float, ptr addrspace(1) %3, i64 %72, !dbg !39
  %74 = and i32 %22, 254, !dbg !40
  %75 = and i32 %9, 127, !dbg !40
  %76 = lshr i32 %22, 4, !dbg !40
  %77 = and i32 %76, 15, !dbg !40
  %78 = add nuw nsw i32 %77, %74, !dbg !40
  %79 = zext nneg i32 %78 to i64, !dbg !40
  %80 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %79, !dbg !40
  %81 = bitcast float %61 to <1 x i32>, !dbg !40
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %80, <1 x i32> %81, i1 true) #2, !dbg !40
  %82 = or disjoint i32 %74, 1, !dbg !40
  %83 = add nuw nsw i32 %82, %77, !dbg !40
  %84 = zext nneg i32 %83 to i64, !dbg !40
  %85 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %84, !dbg !40
  %86 = bitcast float %62 to <1 x i32>, !dbg !40
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %85, <1 x i32> %86, i1 true) #2, !dbg !40
  tail call void @llvm.nvvm.barrier0(), !dbg !40
  %87 = lshr i32 %75, 4, !dbg !40
  %88 = add nuw nsw i32 %87, %75, !dbg !40
  %89 = zext nneg i32 %88 to i64, !dbg !40
  %90 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %89, !dbg !40
  %91 = load i32, ptr addrspace(3) %90, align 4, !dbg !40
  %92 = or disjoint i32 %75, 128, !dbg !40
  %93 = lshr i32 %92, 4, !dbg !40
  %94 = add nuw nsw i32 %93, %92, !dbg !40
  %95 = zext nneg i32 %94 to i64, !dbg !40
  %96 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %95, !dbg !40
  %97 = load i32, ptr addrspace(3) %96, align 4, !dbg !40
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %91, ptr addrspace(1) %71, i1 %39) #2, !dbg !40
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %97, ptr addrspace(1) %73, i1 %40) #2, !dbg !40
  ret void, !dbg !41
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #1

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind }
attributes #2 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cnjjbz5jh5iplszzbcrhquq5nwaqptwsyqkkktixh37qckdiopr3.py", directory: "inductor_cache/nj")
!4 = !{ptr @triton_poi_fused_add_div_mul_sub_5, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_add_div_mul_sub_5, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_add_div_mul_sub_5", linkageName: "triton_poi_fused_add_div_mul_sub_5", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 22, column: 28, scope: !7)
!11 = !DILocation(line: 22, column: 33, scope: !7)
!12 = !DILocation(line: 23, column: 44, scope: !7)
!13 = !DILocation(line: 23, column: 23, scope: !7)
!14 = !DILocation(line: 24, column: 21, scope: !7)
!15 = !DILocation(line: 25, column: 28, scope: !7)
!16 = !DILocation(line: 25, column: 33, scope: !7)
!17 = !DILocation(line: 26, column: 44, scope: !7)
!18 = !DILocation(line: 26, column: 23, scope: !7)
!19 = !DILocation(line: 27, column: 21, scope: !7)
!20 = !DILocation(line: 30, column: 19, scope: !7)
!21 = !DILocation(line: 31, column: 19, scope: !7)
!22 = !DILocation(line: 32, column: 38, scope: !7)
!23 = !DILocation(line: 32, column: 35, scope: !7)
!24 = !DILocation(line: 32, column: 30, scope: !7)
!25 = !DILocation(line: 32, column: 51, scope: !7)
!26 = !DILocation(line: 32, column: 43, scope: !7)
!27 = !DILocation(line: 33, column: 30, scope: !7)
!28 = !DILocation(line: 33, column: 35, scope: !7)
!29 = !DILocation(line: 34, column: 30, scope: !7)
!30 = !DILocation(line: 34, column: 35, scope: !7)
!31 = !DILocation(line: 36, column: 18, scope: !7)
!32 = !DILocation(line: 37, column: 18, scope: !7)
!33 = !DILocation(line: 38, column: 18, scope: !7)
!34 = !DILocation(line: 39, column: 18, scope: !7)
!35 = !DILocation(line: 40, column: 32, scope: !7)
!36 = !DILocation(line: 40, column: 30, scope: !7)
!37 = !DILocation(line: 40, column: 40, scope: !7)
!38 = !DILocation(line: 40, column: 37, scope: !7)
!39 = !DILocation(line: 40, column: 25, scope: !7)
!40 = !DILocation(line: 40, column: 51, scope: !7)
!41 = !DILocation(line: 40, column: 4, scope: !7)
