[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Alu|Alu>io_carry",
    "sources":[
      "~Alu|Alu>io_op",
      "~Alu|Alu>io_a",
      "~Alu|Alu>io_b"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Alu|Alu>io_overflow",
    "sources":[
      "~Alu|Alu>io_op",
      "~Alu|Alu>io_a",
      "~Alu|Alu>io_b"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Alu|Alu>io_zero",
    "sources":[
      "~Alu|Alu>io_op",
      "~Alu|Alu>io_a",
      "~Alu|Alu>io_b"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Alu|Alu>io_result",
    "sources":[
      "~Alu|Alu>io_op",
      "~Alu|Alu>io_a",
      "~Alu|Alu>io_b"
    ]
  }
]