
eDesignMultimeter2022.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006dd8  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000070  08006f6c  08006f6c  00016f6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006fdc  08006fdc  0002001c  2**0
                  CONTENTS
  4 .ARM          00000000  08006fdc  08006fdc  0002001c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006fdc  08006fdc  0002001c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006fdc  08006fdc  00016fdc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006fe0  08006fe0  00016fe0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000001c  20000000  08006fe4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000b8c  2000001c  08007000  0002001c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000ba8  08007000  00020ba8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002001c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016ea4  00000000  00000000  0002004c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002bae  00000000  00000000  00036ef0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001110  00000000  00000000  00039aa0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000fe8  00000000  00000000  0003abb0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000227af  00000000  00000000  0003bb98  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00011952  00000000  00000000  0005e347  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d4f24  00000000  00000000  0006fc99  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00144bbd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000046e8  00000000  00000000  00144c38  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	2000001c 	.word	0x2000001c
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08006f54 	.word	0x08006f54

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000020 	.word	0x20000020
 80001d0:	08006f54 	.word	0x08006f54

080001d4 <ADC_Main_Function>:
uint16_t millivolts;
uint16_t adc_array[1000];
uint16_t adc_count = 0;

void ADC_Main_Function()
{
 80001d4:	b580      	push	{r7, lr}
 80001d6:	b086      	sub	sp, #24
 80001d8:	af00      	add	r7, sp, #0
	if(adc_count > 999)
 80001da:	4b61      	ldr	r3, [pc, #388]	; (8000360 <ADC_Main_Function+0x18c>)
 80001dc:	881b      	ldrh	r3, [r3, #0]
 80001de:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80001e2:	d370      	bcc.n	80002c6 <ADC_Main_Function+0xf2>
	{
	  // Do calculations every 1000 readings
	  adc_count = 0;
 80001e4:	4b5e      	ldr	r3, [pc, #376]	; (8000360 <ADC_Main_Function+0x18c>)
 80001e6:	2200      	movs	r2, #0
 80001e8:	801a      	strh	r2, [r3, #0]
	  uint32_t total = 0;
 80001ea:	2300      	movs	r3, #0
 80001ec:	617b      	str	r3, [r7, #20]
	  uint16_t max = 0;
 80001ee:	2300      	movs	r3, #0
 80001f0:	827b      	strh	r3, [r7, #18]
	  uint16_t min = adc_array[99]; // arbitrary value
 80001f2:	4b5c      	ldr	r3, [pc, #368]	; (8000364 <ADC_Main_Function+0x190>)
 80001f4:	f8b3 30c6 	ldrh.w	r3, [r3, #198]	; 0xc6
 80001f8:	823b      	strh	r3, [r7, #16]
	  int16_t diff = 0;
 80001fa:	2300      	movs	r3, #0
 80001fc:	807b      	strh	r3, [r7, #2]
	  int16_t prev_diff = 0;
 80001fe:	2300      	movs	r3, #0
 8000200:	81fb      	strh	r3, [r7, #14]
	  uint16_t mid_passes = 0;
 8000202:	2300      	movs	r3, #0
 8000204:	81bb      	strh	r3, [r7, #12]
	  // 1000 measurements at 5kHz take 200ms
	  for(int x = 0; x < 1000; x++)
 8000206:	2300      	movs	r3, #0
 8000208:	60bb      	str	r3, [r7, #8]
 800020a:	e023      	b.n	8000254 <ADC_Main_Function+0x80>
	  {
		  total += adc_array[x];
 800020c:	4a55      	ldr	r2, [pc, #340]	; (8000364 <ADC_Main_Function+0x190>)
 800020e:	68bb      	ldr	r3, [r7, #8]
 8000210:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000214:	461a      	mov	r2, r3
 8000216:	697b      	ldr	r3, [r7, #20]
 8000218:	4413      	add	r3, r2
 800021a:	617b      	str	r3, [r7, #20]
		  if(adc_array[x] > max)
 800021c:	4a51      	ldr	r2, [pc, #324]	; (8000364 <ADC_Main_Function+0x190>)
 800021e:	68bb      	ldr	r3, [r7, #8]
 8000220:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000224:	8a7a      	ldrh	r2, [r7, #18]
 8000226:	429a      	cmp	r2, r3
 8000228:	d205      	bcs.n	8000236 <ADC_Main_Function+0x62>
		  {
			  max = adc_array[x];
 800022a:	4a4e      	ldr	r2, [pc, #312]	; (8000364 <ADC_Main_Function+0x190>)
 800022c:	68bb      	ldr	r3, [r7, #8]
 800022e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000232:	827b      	strh	r3, [r7, #18]
 8000234:	e00b      	b.n	800024e <ADC_Main_Function+0x7a>
		  }
		  else if(adc_array[x] < min)
 8000236:	4a4b      	ldr	r2, [pc, #300]	; (8000364 <ADC_Main_Function+0x190>)
 8000238:	68bb      	ldr	r3, [r7, #8]
 800023a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800023e:	8a3a      	ldrh	r2, [r7, #16]
 8000240:	429a      	cmp	r2, r3
 8000242:	d904      	bls.n	800024e <ADC_Main_Function+0x7a>
		  {
			  min = adc_array[x];
 8000244:	4a47      	ldr	r2, [pc, #284]	; (8000364 <ADC_Main_Function+0x190>)
 8000246:	68bb      	ldr	r3, [r7, #8]
 8000248:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800024c:	823b      	strh	r3, [r7, #16]
	  for(int x = 0; x < 1000; x++)
 800024e:	68bb      	ldr	r3, [r7, #8]
 8000250:	3301      	adds	r3, #1
 8000252:	60bb      	str	r3, [r7, #8]
 8000254:	68bb      	ldr	r3, [r7, #8]
 8000256:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800025a:	dbd7      	blt.n	800020c <ADC_Main_Function+0x38>
		  }
	  }
	//			  measured_offset = total/1000;
	  MeasurementState.Offset = 1000;
 800025c:	4b42      	ldr	r3, [pc, #264]	; (8000368 <ADC_Main_Function+0x194>)
 800025e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000262:	811a      	strh	r2, [r3, #8]
	  for(int x = 0; x < 1000; x++)
 8000264:	2300      	movs	r3, #0
 8000266:	607b      	str	r3, [r7, #4]
 8000268:	e018      	b.n	800029c <ADC_Main_Function+0xc8>
	  {
		  // Calculate frequency
		  diff = adc_array[x] - MeasurementState.Offset;
 800026a:	4a3e      	ldr	r2, [pc, #248]	; (8000364 <ADC_Main_Function+0x190>)
 800026c:	687b      	ldr	r3, [r7, #4]
 800026e:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8000272:	4b3d      	ldr	r3, [pc, #244]	; (8000368 <ADC_Main_Function+0x194>)
 8000274:	891b      	ldrh	r3, [r3, #8]
 8000276:	1ad3      	subs	r3, r2, r3
 8000278:	b29b      	uxth	r3, r3
 800027a:	807b      	strh	r3, [r7, #2]
		  if(diff > 0 && prev_diff < 0)
 800027c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000280:	2b00      	cmp	r3, #0
 8000282:	dd06      	ble.n	8000292 <ADC_Main_Function+0xbe>
 8000284:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000288:	2b00      	cmp	r3, #0
 800028a:	da02      	bge.n	8000292 <ADC_Main_Function+0xbe>
		  {
			  mid_passes++;
 800028c:	89bb      	ldrh	r3, [r7, #12]
 800028e:	3301      	adds	r3, #1
 8000290:	81bb      	strh	r3, [r7, #12]
		  }
		  prev_diff = diff;
 8000292:	887b      	ldrh	r3, [r7, #2]
 8000294:	81fb      	strh	r3, [r7, #14]
	  for(int x = 0; x < 1000; x++)
 8000296:	687b      	ldr	r3, [r7, #4]
 8000298:	3301      	adds	r3, #1
 800029a:	607b      	str	r3, [r7, #4]
 800029c:	687b      	ldr	r3, [r7, #4]
 800029e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80002a2:	dbe2      	blt.n	800026a <ADC_Main_Function+0x96>
	  }
	  MeasurementState.Period = 50000/(mid_passes);
 80002a4:	89bb      	ldrh	r3, [r7, #12]
 80002a6:	f24c 3250 	movw	r2, #50000	; 0xc350
 80002aa:	fb92 f3f3 	sdiv	r3, r2, r3
 80002ae:	b29a      	uxth	r2, r3
 80002b0:	4b2d      	ldr	r3, [pc, #180]	; (8000368 <ADC_Main_Function+0x194>)
 80002b2:	80da      	strh	r2, [r3, #6]
	//			  MeasurementState.Frequency = 1000000/measured_period;
	  MeasurementState.Frequency = 5250;
 80002b4:	4b2c      	ldr	r3, [pc, #176]	; (8000368 <ADC_Main_Function+0x194>)
 80002b6:	f241 4282 	movw	r2, #5250	; 0x1482
 80002ba:	809a      	strh	r2, [r3, #4]
	//			  MeasurementState.Amplitude = max - min;
	  MeasurementState.Amplitude = 500;
 80002bc:	4b2a      	ldr	r3, [pc, #168]	; (8000368 <ADC_Main_Function+0x194>)
 80002be:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80002c2:	805a      	strh	r2, [r3, #2]
 80002c4:	e043      	b.n	800034e <ADC_Main_Function+0x17a>
	//			  sprintf(msg, "Max: %u\nMin: %u\nOffset: %u\nFrequency: %u\nAmplitude: %u\n\n", max, min, offset, frequency, amplitude);
	//			  HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), 10);
	}
	else
	{
	  HAL_ADC_Start(&hadc1);
 80002c6:	4829      	ldr	r0, [pc, #164]	; (800036c <ADC_Main_Function+0x198>)
 80002c8:	f001 fe6a 	bl	8001fa0 <HAL_ADC_Start>
	  HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 80002cc:	f04f 31ff 	mov.w	r1, #4294967295
 80002d0:	4826      	ldr	r0, [pc, #152]	; (800036c <ADC_Main_Function+0x198>)
 80002d2:	f001 ffb1 	bl	8002238 <HAL_ADC_PollForConversion>
	  raw = HAL_ADC_GetValue(&hadc1);
 80002d6:	4825      	ldr	r0, [pc, #148]	; (800036c <ADC_Main_Function+0x198>)
 80002d8:	f002 f8b0 	bl	800243c <HAL_ADC_GetValue>
 80002dc:	4603      	mov	r3, r0
 80002de:	b29a      	uxth	r2, r3
 80002e0:	4b23      	ldr	r3, [pc, #140]	; (8000370 <ADC_Main_Function+0x19c>)
 80002e2:	801a      	strh	r2, [r3, #0]
	  HAL_ADC_Stop(&hadc1);
 80002e4:	4821      	ldr	r0, [pc, #132]	; (800036c <ADC_Main_Function+0x198>)
 80002e6:	f001 ff71 	bl	80021cc <HAL_ADC_Stop>
	  millivolts = raw*3300/4095;
 80002ea:	4b21      	ldr	r3, [pc, #132]	; (8000370 <ADC_Main_Function+0x19c>)
 80002ec:	881b      	ldrh	r3, [r3, #0]
 80002ee:	461a      	mov	r2, r3
 80002f0:	f640 43e4 	movw	r3, #3300	; 0xce4
 80002f4:	fb03 f302 	mul.w	r3, r3, r2
 80002f8:	4a1e      	ldr	r2, [pc, #120]	; (8000374 <ADC_Main_Function+0x1a0>)
 80002fa:	fb82 1203 	smull	r1, r2, r2, r3
 80002fe:	441a      	add	r2, r3
 8000300:	12d2      	asrs	r2, r2, #11
 8000302:	17db      	asrs	r3, r3, #31
 8000304:	1ad3      	subs	r3, r2, r3
 8000306:	b29a      	uxth	r2, r3
 8000308:	4b1b      	ldr	r3, [pc, #108]	; (8000378 <ADC_Main_Function+0x1a4>)
 800030a:	801a      	strh	r2, [r3, #0]
	  millivolts += 100*millivolts/1000; // Calibration
 800030c:	4b1a      	ldr	r3, [pc, #104]	; (8000378 <ADC_Main_Function+0x1a4>)
 800030e:	881b      	ldrh	r3, [r3, #0]
 8000310:	461a      	mov	r2, r3
 8000312:	2364      	movs	r3, #100	; 0x64
 8000314:	fb03 f302 	mul.w	r3, r3, r2
 8000318:	4a18      	ldr	r2, [pc, #96]	; (800037c <ADC_Main_Function+0x1a8>)
 800031a:	fb82 1203 	smull	r1, r2, r2, r3
 800031e:	1192      	asrs	r2, r2, #6
 8000320:	17db      	asrs	r3, r3, #31
 8000322:	1ad3      	subs	r3, r2, r3
 8000324:	b29a      	uxth	r2, r3
 8000326:	4b14      	ldr	r3, [pc, #80]	; (8000378 <ADC_Main_Function+0x1a4>)
 8000328:	881b      	ldrh	r3, [r3, #0]
 800032a:	4413      	add	r3, r2
 800032c:	b29a      	uxth	r2, r3
 800032e:	4b12      	ldr	r3, [pc, #72]	; (8000378 <ADC_Main_Function+0x1a4>)
 8000330:	801a      	strh	r2, [r3, #0]
	  adc_array[adc_count] = millivolts;
 8000332:	4b0b      	ldr	r3, [pc, #44]	; (8000360 <ADC_Main_Function+0x18c>)
 8000334:	881b      	ldrh	r3, [r3, #0]
 8000336:	461a      	mov	r2, r3
 8000338:	4b0f      	ldr	r3, [pc, #60]	; (8000378 <ADC_Main_Function+0x1a4>)
 800033a:	8819      	ldrh	r1, [r3, #0]
 800033c:	4b09      	ldr	r3, [pc, #36]	; (8000364 <ADC_Main_Function+0x190>)
 800033e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	  adc_count++;
 8000342:	4b07      	ldr	r3, [pc, #28]	; (8000360 <ADC_Main_Function+0x18c>)
 8000344:	881b      	ldrh	r3, [r3, #0]
 8000346:	3301      	adds	r3, #1
 8000348:	b29a      	uxth	r2, r3
 800034a:	4b05      	ldr	r3, [pc, #20]	; (8000360 <ADC_Main_Function+0x18c>)
 800034c:	801a      	strh	r2, [r3, #0]
	}

	HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_4);
 800034e:	2110      	movs	r1, #16
 8000350:	480b      	ldr	r0, [pc, #44]	; (8000380 <ADC_Main_Function+0x1ac>)
 8000352:	f003 fab5 	bl	80038c0 <HAL_GPIO_TogglePin>
}
 8000356:	bf00      	nop
 8000358:	3718      	adds	r7, #24
 800035a:	46bd      	mov	sp, r7
 800035c:	bd80      	pop	{r7, pc}
 800035e:	bf00      	nop
 8000360:	20000038 	.word	0x20000038
 8000364:	20000054 	.word	0x20000054
 8000368:	20000828 	.word	0x20000828
 800036c:	20000a34 	.word	0x20000a34
 8000370:	20000824 	.word	0x20000824
 8000374:	80080081 	.word	0x80080081
 8000378:	20000826 	.word	0x20000826
 800037c:	10624dd3 	.word	0x10624dd3
 8000380:	48000800 	.word	0x48000800

08000384 <LCD_Init>:
#define lcd_D7_bit			12

DisplayStateType DisplayState;

void LCD_Init()
{
 8000384:	b580      	push	{r7, lr}
 8000386:	af00      	add	r7, sp, #0

	HAL_Delay(20);
 8000388:	2014      	movs	r0, #20
 800038a:	f001 fbed 	bl	8001b68 <HAL_Delay>

	LCD_Write_8bitInstruction(lcd_instruction_FunctionReset);
 800038e:	2030      	movs	r0, #48	; 0x30
 8000390:	f000 f908 	bl	80005a4 <LCD_Write_8bitInstruction>
	HAL_Delay(10);
 8000394:	200a      	movs	r0, #10
 8000396:	f001 fbe7 	bl	8001b68 <HAL_Delay>

	LCD_Write_8bitInstruction(lcd_instruction_FunctionReset);
 800039a:	2030      	movs	r0, #48	; 0x30
 800039c:	f000 f902 	bl	80005a4 <LCD_Write_8bitInstruction>
	HAL_Delay(1);
 80003a0:	2001      	movs	r0, #1
 80003a2:	f001 fbe1 	bl	8001b68 <HAL_Delay>

	LCD_Write_8bitInstruction(lcd_instruction_FunctionReset);
 80003a6:	2030      	movs	r0, #48	; 0x30
 80003a8:	f000 f8fc 	bl	80005a4 <LCD_Write_8bitInstruction>
	HAL_Delay(10);
 80003ac:	200a      	movs	r0, #10
 80003ae:	f001 fbdb 	bl	8001b68 <HAL_Delay>

	LCD_Write_8bitInstruction(lcd_instruction_FunctionSet4bit);
 80003b2:	2028      	movs	r0, #40	; 0x28
 80003b4:	f000 f8f6 	bl	80005a4 <LCD_Write_8bitInstruction>
	HAL_Delay(1);
 80003b8:	2001      	movs	r0, #1
 80003ba:	f001 fbd5 	bl	8001b68 <HAL_Delay>

	LCD_Write_Instruction(lcd_instruction_FunctionSet4bit);
 80003be:	2028      	movs	r0, #40	; 0x28
 80003c0:	f000 f84c 	bl	800045c <LCD_Write_Instruction>
	HAL_Delay(1);
 80003c4:	2001      	movs	r0, #1
 80003c6:	f001 fbcf 	bl	8001b68 <HAL_Delay>

	LCD_Write_Instruction(lcd_instruction_DisplayOn);
 80003ca:	200f      	movs	r0, #15
 80003cc:	f000 f846 	bl	800045c <LCD_Write_Instruction>
	HAL_Delay(1);
 80003d0:	2001      	movs	r0, #1
 80003d2:	f001 fbc9 	bl	8001b68 <HAL_Delay>

	LCD_Write_Instruction(lcd_instruction_ClearDisplay);
 80003d6:	2001      	movs	r0, #1
 80003d8:	f000 f840 	bl	800045c <LCD_Write_Instruction>
	HAL_Delay(3);
 80003dc:	2003      	movs	r0, #3
 80003de:	f001 fbc3 	bl	8001b68 <HAL_Delay>

	LCD_Write_Instruction(lcd_instruction_EntryMode);
 80003e2:	2006      	movs	r0, #6
 80003e4:	f000 f83a 	bl	800045c <LCD_Write_Instruction>
	HAL_Delay(1);
 80003e8:	2001      	movs	r0, #1
 80003ea:	f001 fbbd 	bl	8001b68 <HAL_Delay>

}
 80003ee:	bf00      	nop
 80003f0:	bd80      	pop	{r7, pc}

080003f2 <LCD_Write_String>:

void LCD_Write_String(uint8_t string[])
{
 80003f2:	b580      	push	{r7, lr}
 80003f4:	b084      	sub	sp, #16
 80003f6:	af00      	add	r7, sp, #0
 80003f8:	6078      	str	r0, [r7, #4]
	int i = 0;
 80003fa:	2300      	movs	r3, #0
 80003fc:	60fb      	str	r3, [r7, #12]
	while (string[i] != 0)
 80003fe:	e00c      	b.n	800041a <LCD_Write_String+0x28>
	{
		LCD_Write_Character(string[i]);
 8000400:	68fb      	ldr	r3, [r7, #12]
 8000402:	687a      	ldr	r2, [r7, #4]
 8000404:	4413      	add	r3, r2
 8000406:	781b      	ldrb	r3, [r3, #0]
 8000408:	4618      	mov	r0, r3
 800040a:	f000 f811 	bl	8000430 <LCD_Write_Character>
		i++;
 800040e:	68fb      	ldr	r3, [r7, #12]
 8000410:	3301      	adds	r3, #1
 8000412:	60fb      	str	r3, [r7, #12]
		HAL_Delay(1);
 8000414:	2001      	movs	r0, #1
 8000416:	f001 fba7 	bl	8001b68 <HAL_Delay>
	while (string[i] != 0)
 800041a:	68fb      	ldr	r3, [r7, #12]
 800041c:	687a      	ldr	r2, [r7, #4]
 800041e:	4413      	add	r3, r2
 8000420:	781b      	ldrb	r3, [r3, #0]
 8000422:	2b00      	cmp	r3, #0
 8000424:	d1ec      	bne.n	8000400 <LCD_Write_String+0xe>
	}
}
 8000426:	bf00      	nop
 8000428:	3710      	adds	r7, #16
 800042a:	46bd      	mov	sp, r7
 800042c:	bd80      	pop	{r7, pc}
	...

08000430 <LCD_Write_Character>:

void LCD_Write_Character(uint8_t character)
{
 8000430:	b580      	push	{r7, lr}
 8000432:	b082      	sub	sp, #8
 8000434:	af00      	add	r7, sp, #0
 8000436:	4603      	mov	r3, r0
 8000438:	71fb      	strb	r3, [r7, #7]
	lcd_RS_GPIO_Port->ODR |= (1<<lcd_RS_bit);			// select data register (RS High)
 800043a:	4b07      	ldr	r3, [pc, #28]	; (8000458 <LCD_Write_Character+0x28>)
 800043c:	695b      	ldr	r3, [r3, #20]
 800043e:	4a06      	ldr	r2, [pc, #24]	; (8000458 <LCD_Write_Character+0x28>)
 8000440:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000444:	6153      	str	r3, [r2, #20]
	LCD_Write_Nibbles(character);
 8000446:	79fb      	ldrb	r3, [r7, #7]
 8000448:	4618      	mov	r0, r3
 800044a:	f000 f81d 	bl	8000488 <LCD_Write_Nibbles>
}
 800044e:	bf00      	nop
 8000450:	3708      	adds	r7, #8
 8000452:	46bd      	mov	sp, r7
 8000454:	bd80      	pop	{r7, pc}
 8000456:	bf00      	nop
 8000458:	48000400 	.word	0x48000400

0800045c <LCD_Write_Instruction>:

void LCD_Write_Instruction(uint8_t instruction)
{
 800045c:	b580      	push	{r7, lr}
 800045e:	b082      	sub	sp, #8
 8000460:	af00      	add	r7, sp, #0
 8000462:	4603      	mov	r3, r0
 8000464:	71fb      	strb	r3, [r7, #7]
	lcd_RS_GPIO_Port->ODR &= ~(1<<lcd_RS_bit);			// select the Instruction Register (RS low)
 8000466:	4b07      	ldr	r3, [pc, #28]	; (8000484 <LCD_Write_Instruction+0x28>)
 8000468:	695b      	ldr	r3, [r3, #20]
 800046a:	4a06      	ldr	r2, [pc, #24]	; (8000484 <LCD_Write_Instruction+0x28>)
 800046c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000470:	6153      	str	r3, [r2, #20]
	LCD_Write_Nibbles(instruction);
 8000472:	79fb      	ldrb	r3, [r7, #7]
 8000474:	4618      	mov	r0, r3
 8000476:	f000 f807 	bl	8000488 <LCD_Write_Nibbles>
}
 800047a:	bf00      	nop
 800047c:	3708      	adds	r7, #8
 800047e:	46bd      	mov	sp, r7
 8000480:	bd80      	pop	{r7, pc}
 8000482:	bf00      	nop
 8000484:	48000400 	.word	0x48000400

08000488 <LCD_Write_Nibbles>:

void LCD_Write_Nibbles(uint8_t byte)
{
 8000488:	b580      	push	{r7, lr}
 800048a:	b082      	sub	sp, #8
 800048c:	af00      	add	r7, sp, #0
 800048e:	4603      	mov	r3, r0
 8000490:	71fb      	strb	r3, [r7, #7]
	lcd_E_GPIO_Port->ODR |= (1<<lcd_E_bit);			// set E high
 8000492:	4b42      	ldr	r3, [pc, #264]	; (800059c <LCD_Write_Nibbles+0x114>)
 8000494:	695b      	ldr	r3, [r3, #20]
 8000496:	4a41      	ldr	r2, [pc, #260]	; (800059c <LCD_Write_Nibbles+0x114>)
 8000498:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800049c:	6153      	str	r3, [r2, #20]
	LCD_ZeroPins();
 800049e:	f000 f8d5 	bl	800064c <LCD_ZeroPins>

	// Write first (most significant) nibble
	if(byte & 1<<7)	lcd_D7_GPIO_Port->ODR |= (1<<lcd_D7_bit);
 80004a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80004a6:	2b00      	cmp	r3, #0
 80004a8:	da07      	bge.n	80004ba <LCD_Write_Nibbles+0x32>
 80004aa:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80004ae:	695b      	ldr	r3, [r3, #20]
 80004b0:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80004b4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80004b8:	6153      	str	r3, [r2, #20]
	if(byte & 1<<6)	lcd_D6_GPIO_Port->ODR |= (1<<lcd_D6_bit);
 80004ba:	79fb      	ldrb	r3, [r7, #7]
 80004bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80004c0:	2b00      	cmp	r3, #0
 80004c2:	d007      	beq.n	80004d4 <LCD_Write_Nibbles+0x4c>
 80004c4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80004c8:	695b      	ldr	r3, [r3, #20]
 80004ca:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80004ce:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80004d2:	6153      	str	r3, [r2, #20]
	if(byte & 1<<5)	lcd_D5_GPIO_Port->ODR |= (1<<lcd_D5_bit);
 80004d4:	79fb      	ldrb	r3, [r7, #7]
 80004d6:	f003 0320 	and.w	r3, r3, #32
 80004da:	2b00      	cmp	r3, #0
 80004dc:	d005      	beq.n	80004ea <LCD_Write_Nibbles+0x62>
 80004de:	4b30      	ldr	r3, [pc, #192]	; (80005a0 <LCD_Write_Nibbles+0x118>)
 80004e0:	695b      	ldr	r3, [r3, #20]
 80004e2:	4a2f      	ldr	r2, [pc, #188]	; (80005a0 <LCD_Write_Nibbles+0x118>)
 80004e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80004e8:	6153      	str	r3, [r2, #20]
	if(byte & 1<<4)	lcd_D4_GPIO_Port->ODR |= (1<<lcd_D4_bit);
 80004ea:	79fb      	ldrb	r3, [r7, #7]
 80004ec:	f003 0310 	and.w	r3, r3, #16
 80004f0:	2b00      	cmp	r3, #0
 80004f2:	d005      	beq.n	8000500 <LCD_Write_Nibbles+0x78>
 80004f4:	4b2a      	ldr	r3, [pc, #168]	; (80005a0 <LCD_Write_Nibbles+0x118>)
 80004f6:	695b      	ldr	r3, [r3, #20]
 80004f8:	4a29      	ldr	r2, [pc, #164]	; (80005a0 <LCD_Write_Nibbles+0x118>)
 80004fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80004fe:	6153      	str	r3, [r2, #20]


	// Pulse Enable
	HAL_Delay(1);
 8000500:	2001      	movs	r0, #1
 8000502:	f001 fb31 	bl	8001b68 <HAL_Delay>
	lcd_E_GPIO_Port->ODR &= ~(1<<lcd_E_bit);			// Set to 0
 8000506:	4b25      	ldr	r3, [pc, #148]	; (800059c <LCD_Write_Nibbles+0x114>)
 8000508:	695b      	ldr	r3, [r3, #20]
 800050a:	4a24      	ldr	r2, [pc, #144]	; (800059c <LCD_Write_Nibbles+0x114>)
 800050c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000510:	6153      	str	r3, [r2, #20]
	lcd_E_GPIO_Port->ODR |= (1<<lcd_E_bit);				// Set to 1
 8000512:	4b22      	ldr	r3, [pc, #136]	; (800059c <LCD_Write_Nibbles+0x114>)
 8000514:	695b      	ldr	r3, [r3, #20]
 8000516:	4a21      	ldr	r2, [pc, #132]	; (800059c <LCD_Write_Nibbles+0x114>)
 8000518:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800051c:	6153      	str	r3, [r2, #20]

	LCD_ZeroPins();
 800051e:	f000 f895 	bl	800064c <LCD_ZeroPins>
	if(byte & 1<<3)	lcd_D7_GPIO_Port->ODR |= (1<<lcd_D7_bit);
 8000522:	79fb      	ldrb	r3, [r7, #7]
 8000524:	f003 0308 	and.w	r3, r3, #8
 8000528:	2b00      	cmp	r3, #0
 800052a:	d007      	beq.n	800053c <LCD_Write_Nibbles+0xb4>
 800052c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000530:	695b      	ldr	r3, [r3, #20]
 8000532:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000536:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800053a:	6153      	str	r3, [r2, #20]
	if(byte & 1<<2)	lcd_D6_GPIO_Port->ODR |= (1<<lcd_D6_bit);
 800053c:	79fb      	ldrb	r3, [r7, #7]
 800053e:	f003 0304 	and.w	r3, r3, #4
 8000542:	2b00      	cmp	r3, #0
 8000544:	d007      	beq.n	8000556 <LCD_Write_Nibbles+0xce>
 8000546:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800054a:	695b      	ldr	r3, [r3, #20]
 800054c:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000550:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000554:	6153      	str	r3, [r2, #20]
	if(byte & 1<<1)	lcd_D5_GPIO_Port->ODR |= (1<<lcd_D5_bit);
 8000556:	79fb      	ldrb	r3, [r7, #7]
 8000558:	f003 0302 	and.w	r3, r3, #2
 800055c:	2b00      	cmp	r3, #0
 800055e:	d005      	beq.n	800056c <LCD_Write_Nibbles+0xe4>
 8000560:	4b0f      	ldr	r3, [pc, #60]	; (80005a0 <LCD_Write_Nibbles+0x118>)
 8000562:	695b      	ldr	r3, [r3, #20]
 8000564:	4a0e      	ldr	r2, [pc, #56]	; (80005a0 <LCD_Write_Nibbles+0x118>)
 8000566:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800056a:	6153      	str	r3, [r2, #20]
	if(byte & 1<<0)	lcd_D4_GPIO_Port->ODR |= (1<<lcd_D4_bit);
 800056c:	79fb      	ldrb	r3, [r7, #7]
 800056e:	f003 0301 	and.w	r3, r3, #1
 8000572:	2b00      	cmp	r3, #0
 8000574:	d005      	beq.n	8000582 <LCD_Write_Nibbles+0xfa>
 8000576:	4b0a      	ldr	r3, [pc, #40]	; (80005a0 <LCD_Write_Nibbles+0x118>)
 8000578:	695b      	ldr	r3, [r3, #20]
 800057a:	4a09      	ldr	r2, [pc, #36]	; (80005a0 <LCD_Write_Nibbles+0x118>)
 800057c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000580:	6153      	str	r3, [r2, #20]

	// Drop Enable
	HAL_Delay(1);
 8000582:	2001      	movs	r0, #1
 8000584:	f001 faf0 	bl	8001b68 <HAL_Delay>
	lcd_E_GPIO_Port->ODR &= ~(1<<lcd_E_bit);		// Set to 0
 8000588:	4b04      	ldr	r3, [pc, #16]	; (800059c <LCD_Write_Nibbles+0x114>)
 800058a:	695b      	ldr	r3, [r3, #20]
 800058c:	4a03      	ldr	r2, [pc, #12]	; (800059c <LCD_Write_Nibbles+0x114>)
 800058e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000592:	6153      	str	r3, [r2, #20]
}
 8000594:	bf00      	nop
 8000596:	3708      	adds	r7, #8
 8000598:	46bd      	mov	sp, r7
 800059a:	bd80      	pop	{r7, pc}
 800059c:	48000400 	.word	0x48000400
 80005a0:	48000800 	.word	0x48000800

080005a4 <LCD_Write_8bitInstruction>:

void LCD_Write_8bitInstruction(uint8_t byte)
{
 80005a4:	b580      	push	{r7, lr}
 80005a6:	b082      	sub	sp, #8
 80005a8:	af00      	add	r7, sp, #0
 80005aa:	4603      	mov	r3, r0
 80005ac:	71fb      	strb	r3, [r7, #7]
	lcd_RS_GPIO_Port->ODR &= ~(1<<lcd_RS_bit);			// Set RS to 0
 80005ae:	4b25      	ldr	r3, [pc, #148]	; (8000644 <LCD_Write_8bitInstruction+0xa0>)
 80005b0:	695b      	ldr	r3, [r3, #20]
 80005b2:	4a24      	ldr	r2, [pc, #144]	; (8000644 <LCD_Write_8bitInstruction+0xa0>)
 80005b4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80005b8:	6153      	str	r3, [r2, #20]
	lcd_E_GPIO_Port->ODR |= (1<<lcd_E_bit);				// Set E to 1
 80005ba:	4b22      	ldr	r3, [pc, #136]	; (8000644 <LCD_Write_8bitInstruction+0xa0>)
 80005bc:	695b      	ldr	r3, [r3, #20]
 80005be:	4a21      	ldr	r2, [pc, #132]	; (8000644 <LCD_Write_8bitInstruction+0xa0>)
 80005c0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80005c4:	6153      	str	r3, [r2, #20]
	LCD_ZeroPins();
 80005c6:	f000 f841 	bl	800064c <LCD_ZeroPins>

	 // Set to zero first
	if(byte & 1<<7)	lcd_D7_GPIO_Port->ODR |= (1<<lcd_D7_bit);
 80005ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005ce:	2b00      	cmp	r3, #0
 80005d0:	da07      	bge.n	80005e2 <LCD_Write_8bitInstruction+0x3e>
 80005d2:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80005d6:	695b      	ldr	r3, [r3, #20]
 80005d8:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80005dc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80005e0:	6153      	str	r3, [r2, #20]
	if(byte & 1<<6)	lcd_D6_GPIO_Port->ODR |= (1<<lcd_D6_bit);
 80005e2:	79fb      	ldrb	r3, [r7, #7]
 80005e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80005e8:	2b00      	cmp	r3, #0
 80005ea:	d007      	beq.n	80005fc <LCD_Write_8bitInstruction+0x58>
 80005ec:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80005f0:	695b      	ldr	r3, [r3, #20]
 80005f2:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80005f6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80005fa:	6153      	str	r3, [r2, #20]
	if(byte & 1<<5)	lcd_D5_GPIO_Port->ODR |= (1<<lcd_D5_bit);
 80005fc:	79fb      	ldrb	r3, [r7, #7]
 80005fe:	f003 0320 	and.w	r3, r3, #32
 8000602:	2b00      	cmp	r3, #0
 8000604:	d005      	beq.n	8000612 <LCD_Write_8bitInstruction+0x6e>
 8000606:	4b10      	ldr	r3, [pc, #64]	; (8000648 <LCD_Write_8bitInstruction+0xa4>)
 8000608:	695b      	ldr	r3, [r3, #20]
 800060a:	4a0f      	ldr	r2, [pc, #60]	; (8000648 <LCD_Write_8bitInstruction+0xa4>)
 800060c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000610:	6153      	str	r3, [r2, #20]
	if(byte & 1<<4)	lcd_D4_GPIO_Port->ODR |= (1<<lcd_D4_bit);
 8000612:	79fb      	ldrb	r3, [r7, #7]
 8000614:	f003 0310 	and.w	r3, r3, #16
 8000618:	2b00      	cmp	r3, #0
 800061a:	d005      	beq.n	8000628 <LCD_Write_8bitInstruction+0x84>
 800061c:	4b0a      	ldr	r3, [pc, #40]	; (8000648 <LCD_Write_8bitInstruction+0xa4>)
 800061e:	695b      	ldr	r3, [r3, #20]
 8000620:	4a09      	ldr	r2, [pc, #36]	; (8000648 <LCD_Write_8bitInstruction+0xa4>)
 8000622:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000626:	6153      	str	r3, [r2, #20]

	HAL_Delay(1);
 8000628:	2001      	movs	r0, #1
 800062a:	f001 fa9d 	bl	8001b68 <HAL_Delay>
	lcd_E_GPIO_Port->ODR &= ~(1<<lcd_E_bit);		// Set E to 0
 800062e:	4b05      	ldr	r3, [pc, #20]	; (8000644 <LCD_Write_8bitInstruction+0xa0>)
 8000630:	695b      	ldr	r3, [r3, #20]
 8000632:	4a04      	ldr	r2, [pc, #16]	; (8000644 <LCD_Write_8bitInstruction+0xa0>)
 8000634:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000638:	6153      	str	r3, [r2, #20]
}
 800063a:	bf00      	nop
 800063c:	3708      	adds	r7, #8
 800063e:	46bd      	mov	sp, r7
 8000640:	bd80      	pop	{r7, pc}
 8000642:	bf00      	nop
 8000644:	48000400 	.word	0x48000400
 8000648:	48000800 	.word	0x48000800

0800064c <LCD_ZeroPins>:

void LCD_ZeroPins()
{
 800064c:	b480      	push	{r7}
 800064e:	af00      	add	r7, sp, #0
	lcd_D7_GPIO_Port->ODR &= ~(1<<lcd_D7_bit);
 8000650:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000654:	695b      	ldr	r3, [r3, #20]
 8000656:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800065a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800065e:	6153      	str	r3, [r2, #20]
	lcd_D6_GPIO_Port->ODR &= ~(1<<lcd_D6_bit);
 8000660:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000664:	695b      	ldr	r3, [r3, #20]
 8000666:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800066a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800066e:	6153      	str	r3, [r2, #20]
	lcd_D5_GPIO_Port->ODR &= ~(1<<lcd_D5_bit);
 8000670:	4b08      	ldr	r3, [pc, #32]	; (8000694 <LCD_ZeroPins+0x48>)
 8000672:	695b      	ldr	r3, [r3, #20]
 8000674:	4a07      	ldr	r2, [pc, #28]	; (8000694 <LCD_ZeroPins+0x48>)
 8000676:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800067a:	6153      	str	r3, [r2, #20]
	lcd_D4_GPIO_Port->ODR &= ~(1<<lcd_D4_bit);
 800067c:	4b05      	ldr	r3, [pc, #20]	; (8000694 <LCD_ZeroPins+0x48>)
 800067e:	695b      	ldr	r3, [r3, #20]
 8000680:	4a04      	ldr	r2, [pc, #16]	; (8000694 <LCD_ZeroPins+0x48>)
 8000682:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000686:	6153      	str	r3, [r2, #20]
}
 8000688:	bf00      	nop
 800068a:	46bd      	mov	sp, r7
 800068c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000690:	4770      	bx	lr
 8000692:	bf00      	nop
 8000694:	48000800 	.word	0x48000800

08000698 <LCD_Clear_Display>:

void LCD_Clear_Display()
{
 8000698:	b580      	push	{r7, lr}
 800069a:	af00      	add	r7, sp, #0
	LCD_Write_Instruction(lcd_instruction_ClearDisplay);
 800069c:	2001      	movs	r0, #1
 800069e:	f7ff fedd 	bl	800045c <LCD_Write_Instruction>
}
 80006a2:	bf00      	nop
 80006a4:	bd80      	pop	{r7, pc}
	...

080006a8 <LCD_changeDisplayMode>:

void LCD_changeDisplayMode(DisplayMode newDisplayMode)
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	b08a      	sub	sp, #40	; 0x28
 80006ac:	af00      	add	r7, sp, #0
 80006ae:	4603      	mov	r3, r0
 80006b0:	71fb      	strb	r3, [r7, #7]
	LCD_Clear_Display();
 80006b2:	f7ff fff1 	bl	8000698 <LCD_Clear_Display>
	if (newDisplayMode == Menu)
 80006b6:	79fb      	ldrb	r3, [r7, #7]
 80006b8:	2b00      	cmp	r3, #0
 80006ba:	d122      	bne.n	8000702 <LCD_changeDisplayMode+0x5a>
	{
		// Change to Menu Display State
		HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 80006bc:	2201      	movs	r2, #1
 80006be:	2120      	movs	r1, #32
 80006c0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80006c4:	f003 f8e4 	bl	8003890 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 80006c8:	2200      	movs	r2, #0
 80006ca:	2180      	movs	r1, #128	; 0x80
 80006cc:	4835      	ldr	r0, [pc, #212]	; (80007a4 <LCD_changeDisplayMode+0xfc>)
 80006ce:	f003 f8df 	bl	8003890 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_RESET);
 80006d2:	2200      	movs	r2, #0
 80006d4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80006d8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80006dc:	f003 f8d8 	bl	8003890 <HAL_GPIO_WritePin>
		uint8_t lcd_string[] = "Menu";
 80006e0:	4a31      	ldr	r2, [pc, #196]	; (80007a8 <LCD_changeDisplayMode+0x100>)
 80006e2:	f107 0320 	add.w	r3, r7, #32
 80006e6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80006ea:	6018      	str	r0, [r3, #0]
 80006ec:	3304      	adds	r3, #4
 80006ee:	7019      	strb	r1, [r3, #0]
		LCD_Write_String(lcd_string);
 80006f0:	f107 0320 	add.w	r3, r7, #32
 80006f4:	4618      	mov	r0, r3
 80006f6:	f7ff fe7c 	bl	80003f2 <LCD_Write_String>
		DisplayState.Mode = Menu;
 80006fa:	4b2c      	ldr	r3, [pc, #176]	; (80007ac <LCD_changeDisplayMode+0x104>)
 80006fc:	2200      	movs	r2, #0
 80006fe:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_SET);
		uint8_t lcd_string[] = "Output";
		LCD_Write_String(lcd_string);
		DisplayState.Mode = Output;
	}
}
 8000700:	e04b      	b.n	800079a <LCD_changeDisplayMode+0xf2>
	else if (newDisplayMode == Measurement)
 8000702:	79fb      	ldrb	r3, [r7, #7]
 8000704:	2b01      	cmp	r3, #1
 8000706:	d120      	bne.n	800074a <LCD_changeDisplayMode+0xa2>
		HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000708:	2200      	movs	r2, #0
 800070a:	2120      	movs	r1, #32
 800070c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000710:	f003 f8be 	bl	8003890 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_SET);
 8000714:	2201      	movs	r2, #1
 8000716:	2180      	movs	r1, #128	; 0x80
 8000718:	4822      	ldr	r0, [pc, #136]	; (80007a4 <LCD_changeDisplayMode+0xfc>)
 800071a:	f003 f8b9 	bl	8003890 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_RESET);
 800071e:	2200      	movs	r2, #0
 8000720:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000724:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000728:	f003 f8b2 	bl	8003890 <HAL_GPIO_WritePin>
		uint8_t lcd_string[] = "Measurement";
 800072c:	4a20      	ldr	r2, [pc, #128]	; (80007b0 <LCD_changeDisplayMode+0x108>)
 800072e:	f107 0314 	add.w	r3, r7, #20
 8000732:	ca07      	ldmia	r2, {r0, r1, r2}
 8000734:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		LCD_Write_String(lcd_string);
 8000738:	f107 0314 	add.w	r3, r7, #20
 800073c:	4618      	mov	r0, r3
 800073e:	f7ff fe58 	bl	80003f2 <LCD_Write_String>
		DisplayState.Mode = Measurement;
 8000742:	4b1a      	ldr	r3, [pc, #104]	; (80007ac <LCD_changeDisplayMode+0x104>)
 8000744:	2201      	movs	r2, #1
 8000746:	701a      	strb	r2, [r3, #0]
}
 8000748:	e027      	b.n	800079a <LCD_changeDisplayMode+0xf2>
	else if (newDisplayMode == Output)
 800074a:	79fb      	ldrb	r3, [r7, #7]
 800074c:	2b02      	cmp	r3, #2
 800074e:	d124      	bne.n	800079a <LCD_changeDisplayMode+0xf2>
		HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000750:	2200      	movs	r2, #0
 8000752:	2120      	movs	r1, #32
 8000754:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000758:	f003 f89a 	bl	8003890 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 800075c:	2200      	movs	r2, #0
 800075e:	2180      	movs	r1, #128	; 0x80
 8000760:	4810      	ldr	r0, [pc, #64]	; (80007a4 <LCD_changeDisplayMode+0xfc>)
 8000762:	f003 f895 	bl	8003890 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_SET);
 8000766:	2201      	movs	r2, #1
 8000768:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800076c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000770:	f003 f88e 	bl	8003890 <HAL_GPIO_WritePin>
		uint8_t lcd_string[] = "Output";
 8000774:	4a0f      	ldr	r2, [pc, #60]	; (80007b4 <LCD_changeDisplayMode+0x10c>)
 8000776:	f107 030c 	add.w	r3, r7, #12
 800077a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800077e:	6018      	str	r0, [r3, #0]
 8000780:	3304      	adds	r3, #4
 8000782:	8019      	strh	r1, [r3, #0]
 8000784:	3302      	adds	r3, #2
 8000786:	0c0a      	lsrs	r2, r1, #16
 8000788:	701a      	strb	r2, [r3, #0]
		LCD_Write_String(lcd_string);
 800078a:	f107 030c 	add.w	r3, r7, #12
 800078e:	4618      	mov	r0, r3
 8000790:	f7ff fe2f 	bl	80003f2 <LCD_Write_String>
		DisplayState.Mode = Output;
 8000794:	4b05      	ldr	r3, [pc, #20]	; (80007ac <LCD_changeDisplayMode+0x104>)
 8000796:	2202      	movs	r2, #2
 8000798:	701a      	strb	r2, [r3, #0]
}
 800079a:	bf00      	nop
 800079c:	3728      	adds	r7, #40	; 0x28
 800079e:	46bd      	mov	sp, r7
 80007a0:	bd80      	pop	{r7, pc}
 80007a2:	bf00      	nop
 80007a4:	48000800 	.word	0x48000800
 80007a8:	08006f6c 	.word	0x08006f6c
 80007ac:	200009d8 	.word	0x200009d8
 80007b0:	08006f74 	.word	0x08006f74
 80007b4:	08006f80 	.word	0x08006f80

080007b8 <HAL_UART_RxCpltCallback>:
//uint16_t measured_period = 0;
//uint16_t measured_offset = 0;
//uint8_t measurement_mode = 0;

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80007b8:	b480      	push	{r7}
 80007ba:	b083      	sub	sp, #12
 80007bc:	af00      	add	r7, sp, #0
 80007be:	6078      	str	r0, [r7, #4]
	message_received = 1; // declared in file: uart.c
 80007c0:	4b04      	ldr	r3, [pc, #16]	; (80007d4 <HAL_UART_RxCpltCallback+0x1c>)
 80007c2:	2201      	movs	r2, #1
 80007c4:	701a      	strb	r2, [r3, #0]
}
 80007c6:	bf00      	nop
 80007c8:	370c      	adds	r7, #12
 80007ca:	46bd      	mov	sp, r7
 80007cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d0:	4770      	bx	lr
 80007d2:	bf00      	nop
 80007d4:	20000044 	.word	0x20000044

080007d8 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	b082      	sub	sp, #8
 80007dc:	af00      	add	r7, sp, #0
 80007de:	4603      	mov	r3, r0
 80007e0:	80fb      	strh	r3, [r7, #6]
	last_ticks = HAL_GetTick();
 80007e2:	f001 f9b5 	bl	8001b50 <HAL_GetTick>
 80007e6:	4602      	mov	r2, r0
 80007e8:	4b15      	ldr	r3, [pc, #84]	; (8000840 <HAL_GPIO_EXTI_Callback+0x68>)
 80007ea:	601a      	str	r2, [r3, #0]
	if(GPIO_Pin == btn_mid_Pin)
 80007ec:	88fb      	ldrh	r3, [r7, #6]
 80007ee:	2b40      	cmp	r3, #64	; 0x40
 80007f0:	d103      	bne.n	80007fa <HAL_GPIO_EXTI_Callback+0x22>
	{
		btn_mid_flag = 1;
 80007f2:	4b14      	ldr	r3, [pc, #80]	; (8000844 <HAL_GPIO_EXTI_Callback+0x6c>)
 80007f4:	2201      	movs	r2, #1
 80007f6:	701a      	strb	r2, [r3, #0]
	}
	else if(GPIO_Pin == btn_down_Pin)
	{
		btn_down_flag = 1;
	}
}
 80007f8:	e01d      	b.n	8000836 <HAL_GPIO_EXTI_Callback+0x5e>
	else if(GPIO_Pin == btn_right_Pin)
 80007fa:	88fb      	ldrh	r3, [r7, #6]
 80007fc:	2b80      	cmp	r3, #128	; 0x80
 80007fe:	d103      	bne.n	8000808 <HAL_GPIO_EXTI_Callback+0x30>
		btn_right_flag = 1;
 8000800:	4b11      	ldr	r3, [pc, #68]	; (8000848 <HAL_GPIO_EXTI_Callback+0x70>)
 8000802:	2201      	movs	r2, #1
 8000804:	701a      	strb	r2, [r3, #0]
}
 8000806:	e016      	b.n	8000836 <HAL_GPIO_EXTI_Callback+0x5e>
	else if(GPIO_Pin == btn_up_Pin)
 8000808:	88fb      	ldrh	r3, [r7, #6]
 800080a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800080e:	d103      	bne.n	8000818 <HAL_GPIO_EXTI_Callback+0x40>
		btn_up_flag = 1;
 8000810:	4b0e      	ldr	r3, [pc, #56]	; (800084c <HAL_GPIO_EXTI_Callback+0x74>)
 8000812:	2201      	movs	r2, #1
 8000814:	701a      	strb	r2, [r3, #0]
}
 8000816:	e00e      	b.n	8000836 <HAL_GPIO_EXTI_Callback+0x5e>
	else if(GPIO_Pin == btn_left_Pin)
 8000818:	88fb      	ldrh	r3, [r7, #6]
 800081a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800081e:	d103      	bne.n	8000828 <HAL_GPIO_EXTI_Callback+0x50>
		btn_left_flag = 1;
 8000820:	4b0b      	ldr	r3, [pc, #44]	; (8000850 <HAL_GPIO_EXTI_Callback+0x78>)
 8000822:	2201      	movs	r2, #1
 8000824:	701a      	strb	r2, [r3, #0]
}
 8000826:	e006      	b.n	8000836 <HAL_GPIO_EXTI_Callback+0x5e>
	else if(GPIO_Pin == btn_down_Pin)
 8000828:	88fb      	ldrh	r3, [r7, #6]
 800082a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800082e:	d102      	bne.n	8000836 <HAL_GPIO_EXTI_Callback+0x5e>
		btn_down_flag = 1;
 8000830:	4b08      	ldr	r3, [pc, #32]	; (8000854 <HAL_GPIO_EXTI_Callback+0x7c>)
 8000832:	2201      	movs	r2, #1
 8000834:	701a      	strb	r2, [r3, #0]
}
 8000836:	bf00      	nop
 8000838:	3708      	adds	r7, #8
 800083a:	46bd      	mov	sp, r7
 800083c:	bd80      	pop	{r7, pc}
 800083e:	bf00      	nop
 8000840:	20000040 	.word	0x20000040
 8000844:	2000003a 	.word	0x2000003a
 8000848:	2000003b 	.word	0x2000003b
 800084c:	2000003c 	.word	0x2000003c
 8000850:	2000003d 	.word	0x2000003d
 8000854:	2000003e 	.word	0x2000003e

08000858 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

	OutputState.TIM2_Clock = 72000000;
 800085c:	4b72      	ldr	r3, [pc, #456]	; (8000a28 <main+0x1d0>)
 800085e:	4a73      	ldr	r2, [pc, #460]	; (8000a2c <main+0x1d4>)
 8000860:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
	OutputState.On = false;
 8000864:	4b70      	ldr	r3, [pc, #448]	; (8000a28 <main+0x1d0>)
 8000866:	2200      	movs	r2, #0
 8000868:	f883 2194 	strb.w	r2, [r3, #404]	; 0x194
	OutputState.Mode = d;
 800086c:	4b6e      	ldr	r3, [pc, #440]	; (8000a28 <main+0x1d0>)
 800086e:	2264      	movs	r2, #100	; 0x64
 8000870:	f883 2195 	strb.w	r2, [r3, #405]	; 0x195
	OutputState.Amplitude = 1000;
 8000874:	4b6c      	ldr	r3, [pc, #432]	; (8000a28 <main+0x1d0>)
 8000876:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800087a:	f8a3 2196 	strh.w	r2, [r3, #406]	; 0x196
	OutputState.Offset = 1200;
 800087e:	4b6a      	ldr	r3, [pc, #424]	; (8000a28 <main+0x1d0>)
 8000880:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
 8000884:	f8a3 219c 	strh.w	r2, [r3, #412]	; 0x19c
	OutputState.Frequency = 1000;
 8000888:	4b67      	ldr	r3, [pc, #412]	; (8000a28 <main+0x1d0>)
 800088a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800088e:	f8a3 2198 	strh.w	r2, [r3, #408]	; 0x198
	OutputState.DCValue = 1000;
 8000892:	4b65      	ldr	r3, [pc, #404]	; (8000a28 <main+0x1d0>)
 8000894:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000898:	f8a3 219a 	strh.w	r2, [r3, #410]	; 0x19a

	MeasurementState.Mode = DV;
 800089c:	4b64      	ldr	r3, [pc, #400]	; (8000a30 <main+0x1d8>)
 800089e:	2200      	movs	r2, #0
 80008a0:	701a      	strb	r2, [r3, #0]
	MeasurementState.Amplitude = 0;
 80008a2:	4b63      	ldr	r3, [pc, #396]	; (8000a30 <main+0x1d8>)
 80008a4:	2200      	movs	r2, #0
 80008a6:	805a      	strh	r2, [r3, #2]
	MeasurementState.Frequency = 0;
 80008a8:	4b61      	ldr	r3, [pc, #388]	; (8000a30 <main+0x1d8>)
 80008aa:	2200      	movs	r2, #0
 80008ac:	809a      	strh	r2, [r3, #4]
	MeasurementState.Offset = 0;
 80008ae:	4b60      	ldr	r3, [pc, #384]	; (8000a30 <main+0x1d8>)
 80008b0:	2200      	movs	r2, #0
 80008b2:	811a      	strh	r2, [r3, #8]
	MeasurementState.Period = 0;
 80008b4:	4b5e      	ldr	r3, [pc, #376]	; (8000a30 <main+0x1d8>)
 80008b6:	2200      	movs	r2, #0
 80008b8:	80da      	strh	r2, [r3, #6]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80008ba:	f001 f8ef 	bl	8001a9c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80008be:	f000 f8d7 	bl	8000a70 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80008c2:	f000 fa99 	bl	8000df8 <MX_GPIO_Init>
  MX_DMA_Init();
 80008c6:	f000 fa79 	bl	8000dbc <MX_DMA_Init>
  MX_USART2_UART_Init();
 80008ca:	f000 fa47 	bl	8000d5c <MX_USART2_UART_Init>
  MX_TIM16_Init();
 80008ce:	f000 fa1f 	bl	8000d10 <MX_TIM16_Init>
  MX_ADC1_Init();
 80008d2:	f000 f935 	bl	8000b40 <MX_ADC1_Init>
  MX_DAC1_Init();
 80008d6:	f000 f9a3 	bl	8000c20 <MX_DAC1_Init>
  MX_TIM2_Init();
 80008da:	f000 f9cb 	bl	8000c74 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  	// Transmit Student Number
	HAL_UART_Transmit(&huart2, std_num, 13, 10);
 80008de:	230a      	movs	r3, #10
 80008e0:	220d      	movs	r2, #13
 80008e2:	4954      	ldr	r1, [pc, #336]	; (8000a34 <main+0x1dc>)
 80008e4:	4854      	ldr	r0, [pc, #336]	; (8000a38 <main+0x1e0>)
 80008e6:	f005 f8ed 	bl	8005ac4 <HAL_UART_Transmit>
	HAL_UART_Receive_IT(&huart2, rx_byte, 1);
 80008ea:	2201      	movs	r2, #1
 80008ec:	4953      	ldr	r1, [pc, #332]	; (8000a3c <main+0x1e4>)
 80008ee:	4852      	ldr	r0, [pc, #328]	; (8000a38 <main+0x1e0>)
 80008f0:	f005 f97c 	bl	8005bec <HAL_UART_Receive_IT>

	// Init ADC Timer
	HAL_TIM_Base_Start_IT(&htim16);
 80008f4:	4852      	ldr	r0, [pc, #328]	; (8000a40 <main+0x1e8>)
 80008f6:	f004 fc3f 	bl	8005178 <HAL_TIM_Base_Start_IT>

	// Init LCD
	LCD_Init();
 80008fa:	f7ff fd43 	bl	8000384 <LCD_Init>

	// Init Display State
	LCD_changeDisplayMode(Menu);
 80008fe:	2000      	movs	r0, #0
 8000900:	f7ff fed2 	bl	80006a8 <LCD_changeDisplayMode>

	// Init DAC Timer
	HAL_TIM_Base_Start(&htim2);
 8000904:	484f      	ldr	r0, [pc, #316]	; (8000a44 <main+0x1ec>)
 8000906:	f004 fbcf 	bl	80050a8 <HAL_TIM_Base_Start>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  // UART JOB
	  if(message_received)
 800090a:	4b4f      	ldr	r3, [pc, #316]	; (8000a48 <main+0x1f0>)
 800090c:	781b      	ldrb	r3, [r3, #0]
 800090e:	2b00      	cmp	r3, #0
 8000910:	d004      	beq.n	800091c <main+0xc4>
	  {
		  UART_Main_Function();
 8000912:	f000 fd6d 	bl	80013f0 <UART_Main_Function>
		  message_received = 0;
 8000916:	4b4c      	ldr	r3, [pc, #304]	; (8000a48 <main+0x1f0>)
 8000918:	2200      	movs	r2, #0
 800091a:	701a      	strb	r2, [r3, #0]
	  }

	  // BUTTONS JOB
	  if(btn_up_flag)
 800091c:	4b4b      	ldr	r3, [pc, #300]	; (8000a4c <main+0x1f4>)
 800091e:	781b      	ldrb	r3, [r3, #0]
 8000920:	2b00      	cmp	r3, #0
 8000922:	d010      	beq.n	8000946 <main+0xee>
	  {
		  if(HAL_GetTick() - last_ticks >= 55)
 8000924:	f001 f914 	bl	8001b50 <HAL_GetTick>
 8000928:	4602      	mov	r2, r0
 800092a:	4b49      	ldr	r3, [pc, #292]	; (8000a50 <main+0x1f8>)
 800092c:	681b      	ldr	r3, [r3, #0]
 800092e:	1ad3      	subs	r3, r2, r3
 8000930:	2b36      	cmp	r3, #54	; 0x36
 8000932:	d96d      	bls.n	8000a10 <main+0x1b8>
		  {
			  if(HAL_GPIO_ReadPin(btn_up_GPIO_Port, btn_up_Pin))
 8000934:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000938:	4846      	ldr	r0, [pc, #280]	; (8000a54 <main+0x1fc>)
 800093a:	f002 ff91 	bl	8003860 <HAL_GPIO_ReadPin>
			  {
				  // HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
			  }
			  btn_up_flag = 0;
 800093e:	4b43      	ldr	r3, [pc, #268]	; (8000a4c <main+0x1f4>)
 8000940:	2200      	movs	r2, #0
 8000942:	701a      	strb	r2, [r3, #0]
 8000944:	e064      	b.n	8000a10 <main+0x1b8>
		  }
	  }
	  else if(btn_left_flag)
 8000946:	4b44      	ldr	r3, [pc, #272]	; (8000a58 <main+0x200>)
 8000948:	781b      	ldrb	r3, [r3, #0]
 800094a:	2b00      	cmp	r3, #0
 800094c:	d010      	beq.n	8000970 <main+0x118>
	  {
		  if(HAL_GetTick() - last_ticks >= 55)
 800094e:	f001 f8ff 	bl	8001b50 <HAL_GetTick>
 8000952:	4602      	mov	r2, r0
 8000954:	4b3e      	ldr	r3, [pc, #248]	; (8000a50 <main+0x1f8>)
 8000956:	681b      	ldr	r3, [r3, #0]
 8000958:	1ad3      	subs	r3, r2, r3
 800095a:	2b36      	cmp	r3, #54	; 0x36
 800095c:	d958      	bls.n	8000a10 <main+0x1b8>
		  {
			  if(HAL_GPIO_ReadPin(btn_left_GPIO_Port, btn_left_Pin))
 800095e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000962:	483c      	ldr	r0, [pc, #240]	; (8000a54 <main+0x1fc>)
 8000964:	f002 ff7c 	bl	8003860 <HAL_GPIO_ReadPin>
			  {
				  // HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
			  }
			  btn_left_flag = 0;
 8000968:	4b3b      	ldr	r3, [pc, #236]	; (8000a58 <main+0x200>)
 800096a:	2200      	movs	r2, #0
 800096c:	701a      	strb	r2, [r3, #0]
 800096e:	e04f      	b.n	8000a10 <main+0x1b8>
		  }
	  }
	  else if(btn_down_flag)
 8000970:	4b3a      	ldr	r3, [pc, #232]	; (8000a5c <main+0x204>)
 8000972:	781b      	ldrb	r3, [r3, #0]
 8000974:	2b00      	cmp	r3, #0
 8000976:	d010      	beq.n	800099a <main+0x142>
	  {
		  if(HAL_GetTick() - last_ticks >= 55)
 8000978:	f001 f8ea 	bl	8001b50 <HAL_GetTick>
 800097c:	4602      	mov	r2, r0
 800097e:	4b34      	ldr	r3, [pc, #208]	; (8000a50 <main+0x1f8>)
 8000980:	681b      	ldr	r3, [r3, #0]
 8000982:	1ad3      	subs	r3, r2, r3
 8000984:	2b36      	cmp	r3, #54	; 0x36
 8000986:	d943      	bls.n	8000a10 <main+0x1b8>
		  {
			  if(HAL_GPIO_ReadPin(btn_down_GPIO_Port, btn_down_Pin))
 8000988:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800098c:	4831      	ldr	r0, [pc, #196]	; (8000a54 <main+0x1fc>)
 800098e:	f002 ff67 	bl	8003860 <HAL_GPIO_ReadPin>
			  {
				  // HAL_GPIO_TogglePin(LD4_GPIO_Port, LD4_Pin);
			  }
			  btn_down_flag = 0;
 8000992:	4b32      	ldr	r3, [pc, #200]	; (8000a5c <main+0x204>)
 8000994:	2200      	movs	r2, #0
 8000996:	701a      	strb	r2, [r3, #0]
 8000998:	e03a      	b.n	8000a10 <main+0x1b8>
		  }
	  }
	  else if(btn_right_flag)
 800099a:	4b31      	ldr	r3, [pc, #196]	; (8000a60 <main+0x208>)
 800099c:	781b      	ldrb	r3, [r3, #0]
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d010      	beq.n	80009c4 <main+0x16c>
	  {
		  if(HAL_GetTick() - last_ticks >= 55)
 80009a2:	f001 f8d5 	bl	8001b50 <HAL_GetTick>
 80009a6:	4602      	mov	r2, r0
 80009a8:	4b29      	ldr	r3, [pc, #164]	; (8000a50 <main+0x1f8>)
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	1ad3      	subs	r3, r2, r3
 80009ae:	2b36      	cmp	r3, #54	; 0x36
 80009b0:	d92e      	bls.n	8000a10 <main+0x1b8>
		  {
			  if(HAL_GPIO_ReadPin(btn_right_GPIO_Port, btn_right_Pin))
 80009b2:	2180      	movs	r1, #128	; 0x80
 80009b4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80009b8:	f002 ff52 	bl	8003860 <HAL_GPIO_ReadPin>
			  {
				  // HAL_GPIO_TogglePin(LD5_GPIO_Port, LD5_Pin);
			  }
			  btn_right_flag = 0;
 80009bc:	4b28      	ldr	r3, [pc, #160]	; (8000a60 <main+0x208>)
 80009be:	2200      	movs	r2, #0
 80009c0:	701a      	strb	r2, [r3, #0]
 80009c2:	e025      	b.n	8000a10 <main+0x1b8>
		  }
	  }
	  else if(btn_mid_flag)
 80009c4:	4b27      	ldr	r3, [pc, #156]	; (8000a64 <main+0x20c>)
 80009c6:	781b      	ldrb	r3, [r3, #0]
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	d021      	beq.n	8000a10 <main+0x1b8>
	  {
		  if(HAL_GetTick() - last_ticks >= 55)
 80009cc:	f001 f8c0 	bl	8001b50 <HAL_GetTick>
 80009d0:	4602      	mov	r2, r0
 80009d2:	4b1f      	ldr	r3, [pc, #124]	; (8000a50 <main+0x1f8>)
 80009d4:	681b      	ldr	r3, [r3, #0]
 80009d6:	1ad3      	subs	r3, r2, r3
 80009d8:	2b36      	cmp	r3, #54	; 0x36
 80009da:	d919      	bls.n	8000a10 <main+0x1b8>
		  {
			  if(HAL_GPIO_ReadPin(btn_mid_GPIO_Port, btn_mid_Pin))
 80009dc:	2140      	movs	r1, #64	; 0x40
 80009de:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80009e2:	f002 ff3d 	bl	8003860 <HAL_GPIO_ReadPin>
 80009e6:	4603      	mov	r3, r0
 80009e8:	2b00      	cmp	r3, #0
 80009ea:	d00e      	beq.n	8000a0a <main+0x1b2>
			  {
				  // Toggle Menu Display state
				  if(DisplayState.Mode == Menu){
 80009ec:	4b1e      	ldr	r3, [pc, #120]	; (8000a68 <main+0x210>)
 80009ee:	781b      	ldrb	r3, [r3, #0]
 80009f0:	2b00      	cmp	r3, #0
 80009f2:	d103      	bne.n	80009fc <main+0x1a4>
					  LCD_changeDisplayMode(Measurement);
 80009f4:	2001      	movs	r0, #1
 80009f6:	f7ff fe57 	bl	80006a8 <LCD_changeDisplayMode>
 80009fa:	e006      	b.n	8000a0a <main+0x1b2>
				  } else if(DisplayState.Mode == Measurement){
 80009fc:	4b1a      	ldr	r3, [pc, #104]	; (8000a68 <main+0x210>)
 80009fe:	781b      	ldrb	r3, [r3, #0]
 8000a00:	2b01      	cmp	r3, #1
 8000a02:	d102      	bne.n	8000a0a <main+0x1b2>
					  LCD_changeDisplayMode(Menu);
 8000a04:	2000      	movs	r0, #0
 8000a06:	f7ff fe4f 	bl	80006a8 <LCD_changeDisplayMode>
				  }
			  }
			  btn_mid_flag = 0;
 8000a0a:	4b16      	ldr	r3, [pc, #88]	; (8000a64 <main+0x20c>)
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	701a      	strb	r2, [r3, #0]
		  }
	  }

	  // ADC JOB
	  if(adc_timer_flag)
 8000a10:	4b16      	ldr	r3, [pc, #88]	; (8000a6c <main+0x214>)
 8000a12:	781b      	ldrb	r3, [r3, #0]
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	f43f af78 	beq.w	800090a <main+0xb2>
	  {
		  ADC_Main_Function();
 8000a1a:	f7ff fbdb 	bl	80001d4 <ADC_Main_Function>
		  adc_timer_flag = 0;
 8000a1e:	4b13      	ldr	r3, [pc, #76]	; (8000a6c <main+0x214>)
 8000a20:	2200      	movs	r2, #0
 8000a22:	701a      	strb	r2, [r3, #0]
	  if(message_received)
 8000a24:	e771      	b.n	800090a <main+0xb2>
 8000a26:	bf00      	nop
 8000a28:	20000834 	.word	0x20000834
 8000a2c:	044aa200 	.word	0x044aa200
 8000a30:	20000828 	.word	0x20000828
 8000a34:	20000000 	.word	0x20000000
 8000a38:	20000ad0 	.word	0x20000ad0
 8000a3c:	20000ba0 	.word	0x20000ba0
 8000a40:	20000b54 	.word	0x20000b54
 8000a44:	20000a84 	.word	0x20000a84
 8000a48:	20000044 	.word	0x20000044
 8000a4c:	2000003c 	.word	0x2000003c
 8000a50:	20000040 	.word	0x20000040
 8000a54:	48000400 	.word	0x48000400
 8000a58:	2000003d 	.word	0x2000003d
 8000a5c:	2000003e 	.word	0x2000003e
 8000a60:	2000003b 	.word	0x2000003b
 8000a64:	2000003a 	.word	0x2000003a
 8000a68:	200009d8 	.word	0x200009d8
 8000a6c:	2000003f 	.word	0x2000003f

08000a70 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b0a6      	sub	sp, #152	; 0x98
 8000a74:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a76:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000a7a:	2228      	movs	r2, #40	; 0x28
 8000a7c:	2100      	movs	r1, #0
 8000a7e:	4618      	mov	r0, r3
 8000a80:	f006 fa60 	bl	8006f44 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a84:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000a88:	2200      	movs	r2, #0
 8000a8a:	601a      	str	r2, [r3, #0]
 8000a8c:	605a      	str	r2, [r3, #4]
 8000a8e:	609a      	str	r2, [r3, #8]
 8000a90:	60da      	str	r2, [r3, #12]
 8000a92:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a94:	1d3b      	adds	r3, r7, #4
 8000a96:	2258      	movs	r2, #88	; 0x58
 8000a98:	2100      	movs	r1, #0
 8000a9a:	4618      	mov	r0, r3
 8000a9c:	f006 fa52 	bl	8006f44 <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000aa0:	2302      	movs	r3, #2
 8000aa2:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000aa4:	2301      	movs	r3, #1
 8000aa6:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000aa8:	2310      	movs	r3, #16
 8000aaa:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000aae:	2302      	movs	r3, #2
 8000ab0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000ab4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000ab8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000abc:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000ac0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000aca:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000ace:	4618      	mov	r0, r3
 8000ad0:	f002 ff28 	bl	8003924 <HAL_RCC_OscConfig>
 8000ad4:	4603      	mov	r3, r0
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d001      	beq.n	8000ade <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000ada:	f000 fa9f 	bl	800101c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ade:	230f      	movs	r3, #15
 8000ae0:	65fb      	str	r3, [r7, #92]	; 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ae2:	2302      	movs	r3, #2
 8000ae4:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000aea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000aee:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000af0:	2300      	movs	r3, #0
 8000af2:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000af4:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000af8:	2102      	movs	r1, #2
 8000afa:	4618      	mov	r0, r3
 8000afc:	f003 fe28 	bl	8004750 <HAL_RCC_ClockConfig>
 8000b00:	4603      	mov	r3, r0
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	d001      	beq.n	8000b0a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000b06:	f000 fa89 	bl	800101c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_TIM16
 8000b0a:	4b0c      	ldr	r3, [pc, #48]	; (8000b3c <SystemClock_Config+0xcc>)
 8000b0c:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_ADC12|RCC_PERIPHCLK_TIM2;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000b0e:	2300      	movs	r3, #0
 8000b10:	613b      	str	r3, [r7, #16]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 8000b12:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000b16:	62fb      	str	r3, [r7, #44]	; 0x2c
  PeriphClkInit.Tim16ClockSelection = RCC_TIM16CLK_HCLK;
 8000b18:	2300      	movs	r3, #0
 8000b1a:	64fb      	str	r3, [r7, #76]	; 0x4c
  PeriphClkInit.Tim2ClockSelection = RCC_TIM2CLK_HCLK;
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b20:	1d3b      	adds	r3, r7, #4
 8000b22:	4618      	mov	r0, r3
 8000b24:	f004 f84a 	bl	8004bbc <HAL_RCCEx_PeriphCLKConfig>
 8000b28:	4603      	mov	r3, r0
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	d001      	beq.n	8000b32 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000b2e:	f000 fa75 	bl	800101c <Error_Handler>
  }
}
 8000b32:	bf00      	nop
 8000b34:	3798      	adds	r7, #152	; 0x98
 8000b36:	46bd      	mov	sp, r7
 8000b38:	bd80      	pop	{r7, pc}
 8000b3a:	bf00      	nop
 8000b3c:	00900082 	.word	0x00900082

08000b40 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000b40:	b580      	push	{r7, lr}
 8000b42:	b08a      	sub	sp, #40	; 0x28
 8000b44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000b46:	f107 031c 	add.w	r3, r7, #28
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	601a      	str	r2, [r3, #0]
 8000b4e:	605a      	str	r2, [r3, #4]
 8000b50:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000b52:	1d3b      	adds	r3, r7, #4
 8000b54:	2200      	movs	r2, #0
 8000b56:	601a      	str	r2, [r3, #0]
 8000b58:	605a      	str	r2, [r3, #4]
 8000b5a:	609a      	str	r2, [r3, #8]
 8000b5c:	60da      	str	r2, [r3, #12]
 8000b5e:	611a      	str	r2, [r3, #16]
 8000b60:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config 
  */
  hadc1.Instance = ADC1;
 8000b62:	4b2e      	ldr	r3, [pc, #184]	; (8000c1c <MX_ADC1_Init+0xdc>)
 8000b64:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000b68:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000b6a:	4b2c      	ldr	r3, [pc, #176]	; (8000c1c <MX_ADC1_Init+0xdc>)
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000b70:	4b2a      	ldr	r3, [pc, #168]	; (8000c1c <MX_ADC1_Init+0xdc>)
 8000b72:	2200      	movs	r2, #0
 8000b74:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000b76:	4b29      	ldr	r3, [pc, #164]	; (8000c1c <MX_ADC1_Init+0xdc>)
 8000b78:	2200      	movs	r2, #0
 8000b7a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000b7c:	4b27      	ldr	r3, [pc, #156]	; (8000c1c <MX_ADC1_Init+0xdc>)
 8000b7e:	2200      	movs	r2, #0
 8000b80:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000b82:	4b26      	ldr	r3, [pc, #152]	; (8000c1c <MX_ADC1_Init+0xdc>)
 8000b84:	2200      	movs	r2, #0
 8000b86:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000b8a:	4b24      	ldr	r3, [pc, #144]	; (8000c1c <MX_ADC1_Init+0xdc>)
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000b90:	4b22      	ldr	r3, [pc, #136]	; (8000c1c <MX_ADC1_Init+0xdc>)
 8000b92:	2201      	movs	r2, #1
 8000b94:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000b96:	4b21      	ldr	r3, [pc, #132]	; (8000c1c <MX_ADC1_Init+0xdc>)
 8000b98:	2200      	movs	r2, #0
 8000b9a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000b9c:	4b1f      	ldr	r3, [pc, #124]	; (8000c1c <MX_ADC1_Init+0xdc>)
 8000b9e:	2201      	movs	r2, #1
 8000ba0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000ba2:	4b1e      	ldr	r3, [pc, #120]	; (8000c1c <MX_ADC1_Init+0xdc>)
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000baa:	4b1c      	ldr	r3, [pc, #112]	; (8000c1c <MX_ADC1_Init+0xdc>)
 8000bac:	2204      	movs	r2, #4
 8000bae:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000bb0:	4b1a      	ldr	r3, [pc, #104]	; (8000c1c <MX_ADC1_Init+0xdc>)
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000bb6:	4b19      	ldr	r3, [pc, #100]	; (8000c1c <MX_ADC1_Init+0xdc>)
 8000bb8:	2200      	movs	r2, #0
 8000bba:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000bbc:	4817      	ldr	r0, [pc, #92]	; (8000c1c <MX_ADC1_Init+0xdc>)
 8000bbe:	f000 fff5 	bl	8001bac <HAL_ADC_Init>
 8000bc2:	4603      	mov	r3, r0
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d001      	beq.n	8000bcc <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 8000bc8:	f000 fa28 	bl	800101c <Error_Handler>
  }
  /** Configure the ADC multi-mode 
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000bcc:	2300      	movs	r3, #0
 8000bce:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000bd0:	f107 031c 	add.w	r3, r7, #28
 8000bd4:	4619      	mov	r1, r3
 8000bd6:	4811      	ldr	r0, [pc, #68]	; (8000c1c <MX_ADC1_Init+0xdc>)
 8000bd8:	f001 ff2a 	bl	8002a30 <HAL_ADCEx_MultiModeConfigChannel>
 8000bdc:	4603      	mov	r3, r0
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d001      	beq.n	8000be6 <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 8000be2:	f000 fa1b 	bl	800101c <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000be6:	2301      	movs	r3, #1
 8000be8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000bea:	2301      	movs	r3, #1
 8000bec:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000bee:	2300      	movs	r3, #0
 8000bf0:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000bfe:	1d3b      	adds	r3, r7, #4
 8000c00:	4619      	mov	r1, r3
 8000c02:	4806      	ldr	r0, [pc, #24]	; (8000c1c <MX_ADC1_Init+0xdc>)
 8000c04:	f001 fc28 	bl	8002458 <HAL_ADC_ConfigChannel>
 8000c08:	4603      	mov	r3, r0
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d001      	beq.n	8000c12 <MX_ADC1_Init+0xd2>
  {
    Error_Handler();
 8000c0e:	f000 fa05 	bl	800101c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000c12:	bf00      	nop
 8000c14:	3728      	adds	r7, #40	; 0x28
 8000c16:	46bd      	mov	sp, r7
 8000c18:	bd80      	pop	{r7, pc}
 8000c1a:	bf00      	nop
 8000c1c:	20000a34 	.word	0x20000a34

08000c20 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b084      	sub	sp, #16
 8000c24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000c26:	1d3b      	adds	r3, r7, #4
 8000c28:	2200      	movs	r2, #0
 8000c2a:	601a      	str	r2, [r3, #0]
 8000c2c:	605a      	str	r2, [r3, #4]
 8000c2e:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN DAC1_Init 1 */

  /* USER CODE END DAC1_Init 1 */
  /** DAC Initialization 
  */
  hdac1.Instance = DAC1;
 8000c30:	4b0e      	ldr	r3, [pc, #56]	; (8000c6c <MX_DAC1_Init+0x4c>)
 8000c32:	4a0f      	ldr	r2, [pc, #60]	; (8000c70 <MX_DAC1_Init+0x50>)
 8000c34:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000c36:	480d      	ldr	r0, [pc, #52]	; (8000c6c <MX_DAC1_Init+0x4c>)
 8000c38:	f002 fa7b 	bl	8003132 <HAL_DAC_Init>
 8000c3c:	4603      	mov	r3, r0
 8000c3e:	2b00      	cmp	r3, #0
 8000c40:	d001      	beq.n	8000c46 <MX_DAC1_Init+0x26>
  {
    Error_Handler();
 8000c42:	f000 f9eb 	bl	800101c <Error_Handler>
  }
  /** DAC channel OUT1 config 
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 8000c46:	2324      	movs	r3, #36	; 0x24
 8000c48:	607b      	str	r3, [r7, #4]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	60bb      	str	r3, [r7, #8]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000c4e:	1d3b      	adds	r3, r7, #4
 8000c50:	2200      	movs	r2, #0
 8000c52:	4619      	mov	r1, r3
 8000c54:	4805      	ldr	r0, [pc, #20]	; (8000c6c <MX_DAC1_Init+0x4c>)
 8000c56:	f002 fa8e 	bl	8003176 <HAL_DAC_ConfigChannel>
 8000c5a:	4603      	mov	r3, r0
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d001      	beq.n	8000c64 <MX_DAC1_Init+0x44>
  {
    Error_Handler();
 8000c60:	f000 f9dc 	bl	800101c <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8000c64:	bf00      	nop
 8000c66:	3710      	adds	r7, #16
 8000c68:	46bd      	mov	sp, r7
 8000c6a:	bd80      	pop	{r7, pc}
 8000c6c:	200009dc 	.word	0x200009dc
 8000c70:	40007400 	.word	0x40007400

08000c74 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000c74:	b580      	push	{r7, lr}
 8000c76:	b088      	sub	sp, #32
 8000c78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000c7a:	f107 0310 	add.w	r3, r7, #16
 8000c7e:	2200      	movs	r2, #0
 8000c80:	601a      	str	r2, [r3, #0]
 8000c82:	605a      	str	r2, [r3, #4]
 8000c84:	609a      	str	r2, [r3, #8]
 8000c86:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c88:	1d3b      	adds	r3, r7, #4
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	601a      	str	r2, [r3, #0]
 8000c8e:	605a      	str	r2, [r3, #4]
 8000c90:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000c92:	4b1e      	ldr	r3, [pc, #120]	; (8000d0c <MX_TIM2_Init+0x98>)
 8000c94:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000c98:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000c9a:	4b1c      	ldr	r3, [pc, #112]	; (8000d0c <MX_TIM2_Init+0x98>)
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ca0:	4b1a      	ldr	r3, [pc, #104]	; (8000d0c <MX_TIM2_Init+0x98>)
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 8000ca6:	4b19      	ldr	r3, [pc, #100]	; (8000d0c <MX_TIM2_Init+0x98>)
 8000ca8:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000cac:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000cae:	4b17      	ldr	r3, [pc, #92]	; (8000d0c <MX_TIM2_Init+0x98>)
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000cb4:	4b15      	ldr	r3, [pc, #84]	; (8000d0c <MX_TIM2_Init+0x98>)
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000cba:	4814      	ldr	r0, [pc, #80]	; (8000d0c <MX_TIM2_Init+0x98>)
 8000cbc:	f004 f99c 	bl	8004ff8 <HAL_TIM_Base_Init>
 8000cc0:	4603      	mov	r3, r0
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d001      	beq.n	8000cca <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8000cc6:	f000 f9a9 	bl	800101c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000cca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000cce:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000cd0:	f107 0310 	add.w	r3, r7, #16
 8000cd4:	4619      	mov	r1, r3
 8000cd6:	480d      	ldr	r0, [pc, #52]	; (8000d0c <MX_TIM2_Init+0x98>)
 8000cd8:	f004 fbdd 	bl	8005496 <HAL_TIM_ConfigClockSource>
 8000cdc:	4603      	mov	r3, r0
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d001      	beq.n	8000ce6 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8000ce2:	f000 f99b 	bl	800101c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000ce6:	2320      	movs	r3, #32
 8000ce8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000cea:	2300      	movs	r3, #0
 8000cec:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000cee:	1d3b      	adds	r3, r7, #4
 8000cf0:	4619      	mov	r1, r3
 8000cf2:	4806      	ldr	r0, [pc, #24]	; (8000d0c <MX_TIM2_Init+0x98>)
 8000cf4:	f004 fdee 	bl	80058d4 <HAL_TIMEx_MasterConfigSynchronization>
 8000cf8:	4603      	mov	r3, r0
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	d001      	beq.n	8000d02 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8000cfe:	f000 f98d 	bl	800101c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000d02:	bf00      	nop
 8000d04:	3720      	adds	r7, #32
 8000d06:	46bd      	mov	sp, r7
 8000d08:	bd80      	pop	{r7, pc}
 8000d0a:	bf00      	nop
 8000d0c:	20000a84 	.word	0x20000a84

08000d10 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8000d14:	4b0f      	ldr	r3, [pc, #60]	; (8000d54 <MX_TIM16_Init+0x44>)
 8000d16:	4a10      	ldr	r2, [pc, #64]	; (8000d58 <MX_TIM16_Init+0x48>)
 8000d18:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 72-1;
 8000d1a:	4b0e      	ldr	r3, [pc, #56]	; (8000d54 <MX_TIM16_Init+0x44>)
 8000d1c:	2247      	movs	r2, #71	; 0x47
 8000d1e:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d20:	4b0c      	ldr	r3, [pc, #48]	; (8000d54 <MX_TIM16_Init+0x44>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 50 - 1;
 8000d26:	4b0b      	ldr	r3, [pc, #44]	; (8000d54 <MX_TIM16_Init+0x44>)
 8000d28:	2231      	movs	r2, #49	; 0x31
 8000d2a:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d2c:	4b09      	ldr	r3, [pc, #36]	; (8000d54 <MX_TIM16_Init+0x44>)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8000d32:	4b08      	ldr	r3, [pc, #32]	; (8000d54 <MX_TIM16_Init+0x44>)
 8000d34:	2200      	movs	r2, #0
 8000d36:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d38:	4b06      	ldr	r3, [pc, #24]	; (8000d54 <MX_TIM16_Init+0x44>)
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8000d3e:	4805      	ldr	r0, [pc, #20]	; (8000d54 <MX_TIM16_Init+0x44>)
 8000d40:	f004 f95a 	bl	8004ff8 <HAL_TIM_Base_Init>
 8000d44:	4603      	mov	r3, r0
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d001      	beq.n	8000d4e <MX_TIM16_Init+0x3e>
  {
    Error_Handler();
 8000d4a:	f000 f967 	bl	800101c <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 8000d4e:	bf00      	nop
 8000d50:	bd80      	pop	{r7, pc}
 8000d52:	bf00      	nop
 8000d54:	20000b54 	.word	0x20000b54
 8000d58:	40014400 	.word	0x40014400

08000d5c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000d60:	4b14      	ldr	r3, [pc, #80]	; (8000db4 <MX_USART2_UART_Init+0x58>)
 8000d62:	4a15      	ldr	r2, [pc, #84]	; (8000db8 <MX_USART2_UART_Init+0x5c>)
 8000d64:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000d66:	4b13      	ldr	r3, [pc, #76]	; (8000db4 <MX_USART2_UART_Init+0x58>)
 8000d68:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000d6c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000d6e:	4b11      	ldr	r3, [pc, #68]	; (8000db4 <MX_USART2_UART_Init+0x58>)
 8000d70:	2200      	movs	r2, #0
 8000d72:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000d74:	4b0f      	ldr	r3, [pc, #60]	; (8000db4 <MX_USART2_UART_Init+0x58>)
 8000d76:	2200      	movs	r2, #0
 8000d78:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000d7a:	4b0e      	ldr	r3, [pc, #56]	; (8000db4 <MX_USART2_UART_Init+0x58>)
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000d80:	4b0c      	ldr	r3, [pc, #48]	; (8000db4 <MX_USART2_UART_Init+0x58>)
 8000d82:	220c      	movs	r2, #12
 8000d84:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d86:	4b0b      	ldr	r3, [pc, #44]	; (8000db4 <MX_USART2_UART_Init+0x58>)
 8000d88:	2200      	movs	r2, #0
 8000d8a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d8c:	4b09      	ldr	r3, [pc, #36]	; (8000db4 <MX_USART2_UART_Init+0x58>)
 8000d8e:	2200      	movs	r2, #0
 8000d90:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000d92:	4b08      	ldr	r3, [pc, #32]	; (8000db4 <MX_USART2_UART_Init+0x58>)
 8000d94:	2200      	movs	r2, #0
 8000d96:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000d98:	4b06      	ldr	r3, [pc, #24]	; (8000db4 <MX_USART2_UART_Init+0x58>)
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000d9e:	4805      	ldr	r0, [pc, #20]	; (8000db4 <MX_USART2_UART_Init+0x58>)
 8000da0:	f004 fe42 	bl	8005a28 <HAL_UART_Init>
 8000da4:	4603      	mov	r3, r0
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d001      	beq.n	8000dae <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000daa:	f000 f937 	bl	800101c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000dae:	bf00      	nop
 8000db0:	bd80      	pop	{r7, pc}
 8000db2:	bf00      	nop
 8000db4:	20000ad0 	.word	0x20000ad0
 8000db8:	40004400 	.word	0x40004400

08000dbc <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b082      	sub	sp, #8
 8000dc0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000dc2:	4b0c      	ldr	r3, [pc, #48]	; (8000df4 <MX_DMA_Init+0x38>)
 8000dc4:	695b      	ldr	r3, [r3, #20]
 8000dc6:	4a0b      	ldr	r2, [pc, #44]	; (8000df4 <MX_DMA_Init+0x38>)
 8000dc8:	f043 0301 	orr.w	r3, r3, #1
 8000dcc:	6153      	str	r3, [r2, #20]
 8000dce:	4b09      	ldr	r3, [pc, #36]	; (8000df4 <MX_DMA_Init+0x38>)
 8000dd0:	695b      	ldr	r3, [r3, #20]
 8000dd2:	f003 0301 	and.w	r3, r3, #1
 8000dd6:	607b      	str	r3, [r7, #4]
 8000dd8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8000dda:	2200      	movs	r2, #0
 8000ddc:	2100      	movs	r1, #0
 8000dde:	200d      	movs	r0, #13
 8000de0:	f002 f971 	bl	80030c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8000de4:	200d      	movs	r0, #13
 8000de6:	f002 f98a 	bl	80030fe <HAL_NVIC_EnableIRQ>

}
 8000dea:	bf00      	nop
 8000dec:	3708      	adds	r7, #8
 8000dee:	46bd      	mov	sp, r7
 8000df0:	bd80      	pop	{r7, pc}
 8000df2:	bf00      	nop
 8000df4:	40021000 	.word	0x40021000

08000df8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b08a      	sub	sp, #40	; 0x28
 8000dfc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dfe:	f107 0314 	add.w	r3, r7, #20
 8000e02:	2200      	movs	r2, #0
 8000e04:	601a      	str	r2, [r3, #0]
 8000e06:	605a      	str	r2, [r3, #4]
 8000e08:	609a      	str	r2, [r3, #8]
 8000e0a:	60da      	str	r2, [r3, #12]
 8000e0c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e0e:	4b75      	ldr	r3, [pc, #468]	; (8000fe4 <MX_GPIO_Init+0x1ec>)
 8000e10:	695b      	ldr	r3, [r3, #20]
 8000e12:	4a74      	ldr	r2, [pc, #464]	; (8000fe4 <MX_GPIO_Init+0x1ec>)
 8000e14:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000e18:	6153      	str	r3, [r2, #20]
 8000e1a:	4b72      	ldr	r3, [pc, #456]	; (8000fe4 <MX_GPIO_Init+0x1ec>)
 8000e1c:	695b      	ldr	r3, [r3, #20]
 8000e1e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000e22:	613b      	str	r3, [r7, #16]
 8000e24:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000e26:	4b6f      	ldr	r3, [pc, #444]	; (8000fe4 <MX_GPIO_Init+0x1ec>)
 8000e28:	695b      	ldr	r3, [r3, #20]
 8000e2a:	4a6e      	ldr	r2, [pc, #440]	; (8000fe4 <MX_GPIO_Init+0x1ec>)
 8000e2c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000e30:	6153      	str	r3, [r2, #20]
 8000e32:	4b6c      	ldr	r3, [pc, #432]	; (8000fe4 <MX_GPIO_Init+0x1ec>)
 8000e34:	695b      	ldr	r3, [r3, #20]
 8000e36:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000e3a:	60fb      	str	r3, [r7, #12]
 8000e3c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e3e:	4b69      	ldr	r3, [pc, #420]	; (8000fe4 <MX_GPIO_Init+0x1ec>)
 8000e40:	695b      	ldr	r3, [r3, #20]
 8000e42:	4a68      	ldr	r2, [pc, #416]	; (8000fe4 <MX_GPIO_Init+0x1ec>)
 8000e44:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e48:	6153      	str	r3, [r2, #20]
 8000e4a:	4b66      	ldr	r3, [pc, #408]	; (8000fe4 <MX_GPIO_Init+0x1ec>)
 8000e4c:	695b      	ldr	r3, [r3, #20]
 8000e4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e52:	60bb      	str	r3, [r7, #8]
 8000e54:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e56:	4b63      	ldr	r3, [pc, #396]	; (8000fe4 <MX_GPIO_Init+0x1ec>)
 8000e58:	695b      	ldr	r3, [r3, #20]
 8000e5a:	4a62      	ldr	r2, [pc, #392]	; (8000fe4 <MX_GPIO_Init+0x1ec>)
 8000e5c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000e60:	6153      	str	r3, [r2, #20]
 8000e62:	4b60      	ldr	r3, [pc, #384]	; (8000fe4 <MX_GPIO_Init+0x1ec>)
 8000e64:	695b      	ldr	r3, [r3, #20]
 8000e66:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000e6a:	607b      	str	r3, [r7, #4]
 8000e6c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|LD5_Pin|LD4_Pin|lcd_D6_Pin 
 8000e6e:	2200      	movs	r2, #0
 8000e70:	f44f 51f1 	mov.w	r1, #7712	; 0x1e20
 8000e74:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e78:	f002 fd0a 	bl	8003890 <HAL_GPIO_WritePin>
                          |lcd_D7_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4|lcd_D4_Pin|LD3_Pin|lcd_D5_Pin, GPIO_PIN_RESET);
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	f44f 71e8 	mov.w	r1, #464	; 0x1d0
 8000e82:	4859      	ldr	r0, [pc, #356]	; (8000fe8 <MX_GPIO_Init+0x1f0>)
 8000e84:	f002 fd04 	bl	8003890 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, lcd_blown_Pin|lcd_RS_Pin|lcd_E_Pin, GPIO_PIN_RESET);
 8000e88:	2200      	movs	r2, #0
 8000e8a:	f44f 4128 	mov.w	r1, #43008	; 0xa800
 8000e8e:	4857      	ldr	r0, [pc, #348]	; (8000fec <MX_GPIO_Init+0x1f4>)
 8000e90:	f002 fcfe 	bl	8003890 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000e94:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000e98:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000e9a:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000e9e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000ea4:	f107 0314 	add.w	r3, r7, #20
 8000ea8:	4619      	mov	r1, r3
 8000eaa:	484f      	ldr	r0, [pc, #316]	; (8000fe8 <MX_GPIO_Init+0x1f0>)
 8000eac:	f002 fb4e 	bl	800354c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin LD5_Pin LD4_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|LD5_Pin|LD4_Pin;
 8000eb0:	f44f 63c4 	mov.w	r3, #1568	; 0x620
 8000eb4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eb6:	2301      	movs	r3, #1
 8000eb8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eba:	2300      	movs	r3, #0
 8000ebc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ec2:	f107 0314 	add.w	r3, r7, #20
 8000ec6:	4619      	mov	r1, r3
 8000ec8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ecc:	f002 fb3e 	bl	800354c <HAL_GPIO_Init>

  /*Configure GPIO pin : btn_mid_Pin */
  GPIO_InitStruct.Pin = btn_mid_Pin;
 8000ed0:	2340      	movs	r3, #64	; 0x40
 8000ed2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8000ed4:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8000ed8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000eda:	2301      	movs	r3, #1
 8000edc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(btn_mid_GPIO_Port, &GPIO_InitStruct);
 8000ede:	f107 0314 	add.w	r3, r7, #20
 8000ee2:	4619      	mov	r1, r3
 8000ee4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ee8:	f002 fb30 	bl	800354c <HAL_GPIO_Init>

  /*Configure GPIO pin : btn_right_Pin */
  GPIO_InitStruct.Pin = btn_right_Pin;
 8000eec:	2380      	movs	r3, #128	; 0x80
 8000eee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000ef0:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000ef4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ef6:	2301      	movs	r3, #1
 8000ef8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(btn_right_GPIO_Port, &GPIO_InitStruct);
 8000efa:	f107 0314 	add.w	r3, r7, #20
 8000efe:	4619      	mov	r1, r3
 8000f00:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f04:	f002 fb22 	bl	800354c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC4 LD3_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_4|LD3_Pin;
 8000f08:	2390      	movs	r3, #144	; 0x90
 8000f0a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f0c:	2301      	movs	r3, #1
 8000f0e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f10:	2300      	movs	r3, #0
 8000f12:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f14:	2300      	movs	r3, #0
 8000f16:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f18:	f107 0314 	add.w	r3, r7, #20
 8000f1c:	4619      	mov	r1, r3
 8000f1e:	4832      	ldr	r0, [pc, #200]	; (8000fe8 <MX_GPIO_Init+0x1f0>)
 8000f20:	f002 fb14 	bl	800354c <HAL_GPIO_Init>

  /*Configure GPIO pins : btn_down_Pin btn_left_Pin btn_up_Pin */
  GPIO_InitStruct.Pin = btn_down_Pin|btn_left_Pin|btn_up_Pin;
 8000f24:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8000f28:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000f2a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000f2e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f30:	2301      	movs	r3, #1
 8000f32:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f34:	f107 0314 	add.w	r3, r7, #20
 8000f38:	4619      	mov	r1, r3
 8000f3a:	482c      	ldr	r0, [pc, #176]	; (8000fec <MX_GPIO_Init+0x1f4>)
 8000f3c:	f002 fb06 	bl	800354c <HAL_GPIO_Init>

  /*Configure GPIO pin : lcd_blown_Pin */
  GPIO_InitStruct.Pin = lcd_blown_Pin;
 8000f40:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000f44:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000f46:	2311      	movs	r3, #17
 8000f48:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f4e:	2300      	movs	r3, #0
 8000f50:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(lcd_blown_GPIO_Port, &GPIO_InitStruct);
 8000f52:	f107 0314 	add.w	r3, r7, #20
 8000f56:	4619      	mov	r1, r3
 8000f58:	4824      	ldr	r0, [pc, #144]	; (8000fec <MX_GPIO_Init+0x1f4>)
 8000f5a:	f002 faf7 	bl	800354c <HAL_GPIO_Init>

  /*Configure GPIO pins : lcd_RS_Pin lcd_E_Pin */
  GPIO_InitStruct.Pin = lcd_RS_Pin|lcd_E_Pin;
 8000f5e:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8000f62:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f64:	2301      	movs	r3, #1
 8000f66:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f68:	2300      	movs	r3, #0
 8000f6a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f70:	f107 0314 	add.w	r3, r7, #20
 8000f74:	4619      	mov	r1, r3
 8000f76:	481d      	ldr	r0, [pc, #116]	; (8000fec <MX_GPIO_Init+0x1f4>)
 8000f78:	f002 fae8 	bl	800354c <HAL_GPIO_Init>

  /*Configure GPIO pins : lcd_D4_Pin lcd_D5_Pin */
  GPIO_InitStruct.Pin = lcd_D4_Pin|lcd_D5_Pin;
 8000f7c:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8000f80:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000f82:	2311      	movs	r3, #17
 8000f84:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f86:	2300      	movs	r3, #0
 8000f88:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f8e:	f107 0314 	add.w	r3, r7, #20
 8000f92:	4619      	mov	r1, r3
 8000f94:	4814      	ldr	r0, [pc, #80]	; (8000fe8 <MX_GPIO_Init+0x1f0>)
 8000f96:	f002 fad9 	bl	800354c <HAL_GPIO_Init>

  /*Configure GPIO pins : lcd_D6_Pin lcd_D7_Pin */
  GPIO_InitStruct.Pin = lcd_D6_Pin|lcd_D7_Pin;
 8000f9a:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000f9e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000fa0:	2311      	movs	r3, #17
 8000fa2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fa8:	2300      	movs	r3, #0
 8000faa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fac:	f107 0314 	add.w	r3, r7, #20
 8000fb0:	4619      	mov	r1, r3
 8000fb2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000fb6:	f002 fac9 	bl	800354c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8000fba:	2200      	movs	r2, #0
 8000fbc:	2100      	movs	r1, #0
 8000fbe:	2017      	movs	r0, #23
 8000fc0:	f002 f881 	bl	80030c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000fc4:	2017      	movs	r0, #23
 8000fc6:	f002 f89a 	bl	80030fe <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000fca:	2200      	movs	r2, #0
 8000fcc:	2100      	movs	r1, #0
 8000fce:	2028      	movs	r0, #40	; 0x28
 8000fd0:	f002 f879 	bl	80030c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000fd4:	2028      	movs	r0, #40	; 0x28
 8000fd6:	f002 f892 	bl	80030fe <HAL_NVIC_EnableIRQ>

}
 8000fda:	bf00      	nop
 8000fdc:	3728      	adds	r7, #40	; 0x28
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	bd80      	pop	{r7, pc}
 8000fe2:	bf00      	nop
 8000fe4:	40021000 	.word	0x40021000
 8000fe8:	48000800 	.word	0x48000800
 8000fec:	48000400 	.word	0x48000400

08000ff0 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000ff0:	b480      	push	{r7}
 8000ff2:	b083      	sub	sp, #12
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
	// Check which version of the timer triggered this interrupt
	if(htim == &htim16)
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	4a06      	ldr	r2, [pc, #24]	; (8001014 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8000ffc:	4293      	cmp	r3, r2
 8000ffe:	d102      	bne.n	8001006 <HAL_TIM_PeriodElapsedCallback+0x16>
	{
		adc_timer_flag = 1;
 8001000:	4b05      	ldr	r3, [pc, #20]	; (8001018 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8001002:	2201      	movs	r2, #1
 8001004:	701a      	strb	r2, [r3, #0]
	}
}
 8001006:	bf00      	nop
 8001008:	370c      	adds	r7, #12
 800100a:	46bd      	mov	sp, r7
 800100c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001010:	4770      	bx	lr
 8001012:	bf00      	nop
 8001014:	20000b54 	.word	0x20000b54
 8001018:	2000003f 	.word	0x2000003f

0800101c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800101c:	b480      	push	{r7}
 800101e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001020:	bf00      	nop
 8001022:	46bd      	mov	sp, r7
 8001024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001028:	4770      	bx	lr
	...

0800102c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b082      	sub	sp, #8
 8001030:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001032:	4b0f      	ldr	r3, [pc, #60]	; (8001070 <HAL_MspInit+0x44>)
 8001034:	699b      	ldr	r3, [r3, #24]
 8001036:	4a0e      	ldr	r2, [pc, #56]	; (8001070 <HAL_MspInit+0x44>)
 8001038:	f043 0301 	orr.w	r3, r3, #1
 800103c:	6193      	str	r3, [r2, #24]
 800103e:	4b0c      	ldr	r3, [pc, #48]	; (8001070 <HAL_MspInit+0x44>)
 8001040:	699b      	ldr	r3, [r3, #24]
 8001042:	f003 0301 	and.w	r3, r3, #1
 8001046:	607b      	str	r3, [r7, #4]
 8001048:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800104a:	4b09      	ldr	r3, [pc, #36]	; (8001070 <HAL_MspInit+0x44>)
 800104c:	69db      	ldr	r3, [r3, #28]
 800104e:	4a08      	ldr	r2, [pc, #32]	; (8001070 <HAL_MspInit+0x44>)
 8001050:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001054:	61d3      	str	r3, [r2, #28]
 8001056:	4b06      	ldr	r3, [pc, #24]	; (8001070 <HAL_MspInit+0x44>)
 8001058:	69db      	ldr	r3, [r3, #28]
 800105a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800105e:	603b      	str	r3, [r7, #0]
 8001060:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001062:	2007      	movs	r0, #7
 8001064:	f002 f824 	bl	80030b0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001068:	bf00      	nop
 800106a:	3708      	adds	r7, #8
 800106c:	46bd      	mov	sp, r7
 800106e:	bd80      	pop	{r7, pc}
 8001070:	40021000 	.word	0x40021000

08001074 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b08a      	sub	sp, #40	; 0x28
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800107c:	f107 0314 	add.w	r3, r7, #20
 8001080:	2200      	movs	r2, #0
 8001082:	601a      	str	r2, [r3, #0]
 8001084:	605a      	str	r2, [r3, #4]
 8001086:	609a      	str	r2, [r3, #8]
 8001088:	60da      	str	r2, [r3, #12]
 800108a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001094:	d124      	bne.n	80010e0 <HAL_ADC_MspInit+0x6c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001096:	4b14      	ldr	r3, [pc, #80]	; (80010e8 <HAL_ADC_MspInit+0x74>)
 8001098:	695b      	ldr	r3, [r3, #20]
 800109a:	4a13      	ldr	r2, [pc, #76]	; (80010e8 <HAL_ADC_MspInit+0x74>)
 800109c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010a0:	6153      	str	r3, [r2, #20]
 80010a2:	4b11      	ldr	r3, [pc, #68]	; (80010e8 <HAL_ADC_MspInit+0x74>)
 80010a4:	695b      	ldr	r3, [r3, #20]
 80010a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010aa:	613b      	str	r3, [r7, #16]
 80010ac:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010ae:	4b0e      	ldr	r3, [pc, #56]	; (80010e8 <HAL_ADC_MspInit+0x74>)
 80010b0:	695b      	ldr	r3, [r3, #20]
 80010b2:	4a0d      	ldr	r2, [pc, #52]	; (80010e8 <HAL_ADC_MspInit+0x74>)
 80010b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80010b8:	6153      	str	r3, [r2, #20]
 80010ba:	4b0b      	ldr	r3, [pc, #44]	; (80010e8 <HAL_ADC_MspInit+0x74>)
 80010bc:	695b      	ldr	r3, [r3, #20]
 80010be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010c2:	60fb      	str	r3, [r7, #12]
 80010c4:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration    
    PA0     ------> ADC1_IN1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80010c6:	2301      	movs	r3, #1
 80010c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010ca:	2303      	movs	r3, #3
 80010cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ce:	2300      	movs	r3, #0
 80010d0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010d2:	f107 0314 	add.w	r3, r7, #20
 80010d6:	4619      	mov	r1, r3
 80010d8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010dc:	f002 fa36 	bl	800354c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80010e0:	bf00      	nop
 80010e2:	3728      	adds	r7, #40	; 0x28
 80010e4:	46bd      	mov	sp, r7
 80010e6:	bd80      	pop	{r7, pc}
 80010e8:	40021000 	.word	0x40021000

080010ec <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b08a      	sub	sp, #40	; 0x28
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010f4:	f107 0314 	add.w	r3, r7, #20
 80010f8:	2200      	movs	r2, #0
 80010fa:	601a      	str	r2, [r3, #0]
 80010fc:	605a      	str	r2, [r3, #4]
 80010fe:	609a      	str	r2, [r3, #8]
 8001100:	60da      	str	r2, [r3, #12]
 8001102:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	4a2c      	ldr	r2, [pc, #176]	; (80011bc <HAL_DAC_MspInit+0xd0>)
 800110a:	4293      	cmp	r3, r2
 800110c:	d152      	bne.n	80011b4 <HAL_DAC_MspInit+0xc8>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 800110e:	4b2c      	ldr	r3, [pc, #176]	; (80011c0 <HAL_DAC_MspInit+0xd4>)
 8001110:	69db      	ldr	r3, [r3, #28]
 8001112:	4a2b      	ldr	r2, [pc, #172]	; (80011c0 <HAL_DAC_MspInit+0xd4>)
 8001114:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001118:	61d3      	str	r3, [r2, #28]
 800111a:	4b29      	ldr	r3, [pc, #164]	; (80011c0 <HAL_DAC_MspInit+0xd4>)
 800111c:	69db      	ldr	r3, [r3, #28]
 800111e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001122:	613b      	str	r3, [r7, #16]
 8001124:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001126:	4b26      	ldr	r3, [pc, #152]	; (80011c0 <HAL_DAC_MspInit+0xd4>)
 8001128:	695b      	ldr	r3, [r3, #20]
 800112a:	4a25      	ldr	r2, [pc, #148]	; (80011c0 <HAL_DAC_MspInit+0xd4>)
 800112c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001130:	6153      	str	r3, [r2, #20]
 8001132:	4b23      	ldr	r3, [pc, #140]	; (80011c0 <HAL_DAC_MspInit+0xd4>)
 8001134:	695b      	ldr	r3, [r3, #20]
 8001136:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800113a:	60fb      	str	r3, [r7, #12]
 800113c:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration    
    PA4     ------> DAC1_OUT1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800113e:	2310      	movs	r3, #16
 8001140:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001142:	2303      	movs	r3, #3
 8001144:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001146:	2300      	movs	r3, #0
 8001148:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800114a:	f107 0314 	add.w	r3, r7, #20
 800114e:	4619      	mov	r1, r3
 8001150:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001154:	f002 f9fa 	bl	800354c <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Channel3;
 8001158:	4b1a      	ldr	r3, [pc, #104]	; (80011c4 <HAL_DAC_MspInit+0xd8>)
 800115a:	4a1b      	ldr	r2, [pc, #108]	; (80011c8 <HAL_DAC_MspInit+0xdc>)
 800115c:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800115e:	4b19      	ldr	r3, [pc, #100]	; (80011c4 <HAL_DAC_MspInit+0xd8>)
 8001160:	2210      	movs	r2, #16
 8001162:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001164:	4b17      	ldr	r3, [pc, #92]	; (80011c4 <HAL_DAC_MspInit+0xd8>)
 8001166:	2200      	movs	r2, #0
 8001168:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 800116a:	4b16      	ldr	r3, [pc, #88]	; (80011c4 <HAL_DAC_MspInit+0xd8>)
 800116c:	2280      	movs	r2, #128	; 0x80
 800116e:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001170:	4b14      	ldr	r3, [pc, #80]	; (80011c4 <HAL_DAC_MspInit+0xd8>)
 8001172:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001176:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001178:	4b12      	ldr	r3, [pc, #72]	; (80011c4 <HAL_DAC_MspInit+0xd8>)
 800117a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800117e:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8001180:	4b10      	ldr	r3, [pc, #64]	; (80011c4 <HAL_DAC_MspInit+0xd8>)
 8001182:	2220      	movs	r2, #32
 8001184:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8001186:	4b0f      	ldr	r3, [pc, #60]	; (80011c4 <HAL_DAC_MspInit+0xd8>)
 8001188:	2200      	movs	r2, #0
 800118a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 800118c:	480d      	ldr	r0, [pc, #52]	; (80011c4 <HAL_DAC_MspInit+0xd8>)
 800118e:	f002 f83f 	bl	8003210 <HAL_DMA_Init>
 8001192:	4603      	mov	r3, r0
 8001194:	2b00      	cmp	r3, #0
 8001196:	d001      	beq.n	800119c <HAL_DAC_MspInit+0xb0>
    {
      Error_Handler();
 8001198:	f7ff ff40 	bl	800101c <Error_Handler>
    }

    __HAL_DMA_REMAP_CHANNEL_ENABLE(HAL_REMAPDMA_TIM6_DAC1_CH1_DMA1_CH3);
 800119c:	4b0b      	ldr	r3, [pc, #44]	; (80011cc <HAL_DAC_MspInit+0xe0>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	4a0a      	ldr	r2, [pc, #40]	; (80011cc <HAL_DAC_MspInit+0xe0>)
 80011a2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80011a6:	6013      	str	r3, [r2, #0]

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	4a06      	ldr	r2, [pc, #24]	; (80011c4 <HAL_DAC_MspInit+0xd8>)
 80011ac:	609a      	str	r2, [r3, #8]
 80011ae:	4a05      	ldr	r2, [pc, #20]	; (80011c4 <HAL_DAC_MspInit+0xd8>)
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 80011b4:	bf00      	nop
 80011b6:	3728      	adds	r7, #40	; 0x28
 80011b8:	46bd      	mov	sp, r7
 80011ba:	bd80      	pop	{r7, pc}
 80011bc:	40007400 	.word	0x40007400
 80011c0:	40021000 	.word	0x40021000
 80011c4:	200009f0 	.word	0x200009f0
 80011c8:	40020030 	.word	0x40020030
 80011cc:	40010000 	.word	0x40010000

080011d0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b084      	sub	sp, #16
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80011e0:	d114      	bne.n	800120c <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80011e2:	4b19      	ldr	r3, [pc, #100]	; (8001248 <HAL_TIM_Base_MspInit+0x78>)
 80011e4:	69db      	ldr	r3, [r3, #28]
 80011e6:	4a18      	ldr	r2, [pc, #96]	; (8001248 <HAL_TIM_Base_MspInit+0x78>)
 80011e8:	f043 0301 	orr.w	r3, r3, #1
 80011ec:	61d3      	str	r3, [r2, #28]
 80011ee:	4b16      	ldr	r3, [pc, #88]	; (8001248 <HAL_TIM_Base_MspInit+0x78>)
 80011f0:	69db      	ldr	r3, [r3, #28]
 80011f2:	f003 0301 	and.w	r3, r3, #1
 80011f6:	60fb      	str	r3, [r7, #12]
 80011f8:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80011fa:	2200      	movs	r2, #0
 80011fc:	2100      	movs	r1, #0
 80011fe:	201c      	movs	r0, #28
 8001200:	f001 ff61 	bl	80030c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001204:	201c      	movs	r0, #28
 8001206:	f001 ff7a 	bl	80030fe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 800120a:	e018      	b.n	800123e <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM16)
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	4a0e      	ldr	r2, [pc, #56]	; (800124c <HAL_TIM_Base_MspInit+0x7c>)
 8001212:	4293      	cmp	r3, r2
 8001214:	d113      	bne.n	800123e <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8001216:	4b0c      	ldr	r3, [pc, #48]	; (8001248 <HAL_TIM_Base_MspInit+0x78>)
 8001218:	699b      	ldr	r3, [r3, #24]
 800121a:	4a0b      	ldr	r2, [pc, #44]	; (8001248 <HAL_TIM_Base_MspInit+0x78>)
 800121c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001220:	6193      	str	r3, [r2, #24]
 8001222:	4b09      	ldr	r3, [pc, #36]	; (8001248 <HAL_TIM_Base_MspInit+0x78>)
 8001224:	699b      	ldr	r3, [r3, #24]
 8001226:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800122a:	60bb      	str	r3, [r7, #8]
 800122c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 800122e:	2200      	movs	r2, #0
 8001230:	2100      	movs	r1, #0
 8001232:	2019      	movs	r0, #25
 8001234:	f001 ff47 	bl	80030c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001238:	2019      	movs	r0, #25
 800123a:	f001 ff60 	bl	80030fe <HAL_NVIC_EnableIRQ>
}
 800123e:	bf00      	nop
 8001240:	3710      	adds	r7, #16
 8001242:	46bd      	mov	sp, r7
 8001244:	bd80      	pop	{r7, pc}
 8001246:	bf00      	nop
 8001248:	40021000 	.word	0x40021000
 800124c:	40014400 	.word	0x40014400

08001250 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b08a      	sub	sp, #40	; 0x28
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001258:	f107 0314 	add.w	r3, r7, #20
 800125c:	2200      	movs	r2, #0
 800125e:	601a      	str	r2, [r3, #0]
 8001260:	605a      	str	r2, [r3, #4]
 8001262:	609a      	str	r2, [r3, #8]
 8001264:	60da      	str	r2, [r3, #12]
 8001266:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	4a1b      	ldr	r2, [pc, #108]	; (80012dc <HAL_UART_MspInit+0x8c>)
 800126e:	4293      	cmp	r3, r2
 8001270:	d130      	bne.n	80012d4 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001272:	4b1b      	ldr	r3, [pc, #108]	; (80012e0 <HAL_UART_MspInit+0x90>)
 8001274:	69db      	ldr	r3, [r3, #28]
 8001276:	4a1a      	ldr	r2, [pc, #104]	; (80012e0 <HAL_UART_MspInit+0x90>)
 8001278:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800127c:	61d3      	str	r3, [r2, #28]
 800127e:	4b18      	ldr	r3, [pc, #96]	; (80012e0 <HAL_UART_MspInit+0x90>)
 8001280:	69db      	ldr	r3, [r3, #28]
 8001282:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001286:	613b      	str	r3, [r7, #16]
 8001288:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800128a:	4b15      	ldr	r3, [pc, #84]	; (80012e0 <HAL_UART_MspInit+0x90>)
 800128c:	695b      	ldr	r3, [r3, #20]
 800128e:	4a14      	ldr	r2, [pc, #80]	; (80012e0 <HAL_UART_MspInit+0x90>)
 8001290:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001294:	6153      	str	r3, [r2, #20]
 8001296:	4b12      	ldr	r3, [pc, #72]	; (80012e0 <HAL_UART_MspInit+0x90>)
 8001298:	695b      	ldr	r3, [r3, #20]
 800129a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800129e:	60fb      	str	r3, [r7, #12]
 80012a0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80012a2:	230c      	movs	r3, #12
 80012a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012a6:	2302      	movs	r3, #2
 80012a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012aa:	2300      	movs	r3, #0
 80012ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012ae:	2300      	movs	r3, #0
 80012b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80012b2:	2307      	movs	r3, #7
 80012b4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012b6:	f107 0314 	add.w	r3, r7, #20
 80012ba:	4619      	mov	r1, r3
 80012bc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012c0:	f002 f944 	bl	800354c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80012c4:	2200      	movs	r2, #0
 80012c6:	2100      	movs	r1, #0
 80012c8:	2026      	movs	r0, #38	; 0x26
 80012ca:	f001 fefc 	bl	80030c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80012ce:	2026      	movs	r0, #38	; 0x26
 80012d0:	f001 ff15 	bl	80030fe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80012d4:	bf00      	nop
 80012d6:	3728      	adds	r7, #40	; 0x28
 80012d8:	46bd      	mov	sp, r7
 80012da:	bd80      	pop	{r7, pc}
 80012dc:	40004400 	.word	0x40004400
 80012e0:	40021000 	.word	0x40021000

080012e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80012e4:	b480      	push	{r7}
 80012e6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80012e8:	bf00      	nop
 80012ea:	46bd      	mov	sp, r7
 80012ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f0:	4770      	bx	lr

080012f2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80012f2:	b480      	push	{r7}
 80012f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80012f6:	e7fe      	b.n	80012f6 <HardFault_Handler+0x4>

080012f8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80012f8:	b480      	push	{r7}
 80012fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80012fc:	e7fe      	b.n	80012fc <MemManage_Handler+0x4>

080012fe <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80012fe:	b480      	push	{r7}
 8001300:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001302:	e7fe      	b.n	8001302 <BusFault_Handler+0x4>

08001304 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001304:	b480      	push	{r7}
 8001306:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001308:	e7fe      	b.n	8001308 <UsageFault_Handler+0x4>

0800130a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800130a:	b480      	push	{r7}
 800130c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800130e:	bf00      	nop
 8001310:	46bd      	mov	sp, r7
 8001312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001316:	4770      	bx	lr

08001318 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001318:	b480      	push	{r7}
 800131a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800131c:	bf00      	nop
 800131e:	46bd      	mov	sp, r7
 8001320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001324:	4770      	bx	lr

08001326 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001326:	b480      	push	{r7}
 8001328:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800132a:	bf00      	nop
 800132c:	46bd      	mov	sp, r7
 800132e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001332:	4770      	bx	lr

08001334 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001338:	f000 fbf6 	bl	8001b28 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800133c:	bf00      	nop
 800133e:	bd80      	pop	{r7, pc}

08001340 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8001344:	4802      	ldr	r0, [pc, #8]	; (8001350 <DMA1_Channel3_IRQHandler+0x10>)
 8001346:	f002 f821 	bl	800338c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800134a:	bf00      	nop
 800134c:	bd80      	pop	{r7, pc}
 800134e:	bf00      	nop
 8001350:	200009f0 	.word	0x200009f0

08001354 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 8001358:	2040      	movs	r0, #64	; 0x40
 800135a:	f002 facb 	bl	80038f4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 800135e:	2080      	movs	r0, #128	; 0x80
 8001360:	f002 fac8 	bl	80038f4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8001364:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001368:	f002 fac4 	bl	80038f4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 800136c:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001370:	f002 fac0 	bl	80038f4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001374:	bf00      	nop
 8001376:	bd80      	pop	{r7, pc}

08001378 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update and TIM16 interrupts.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 800137c:	4802      	ldr	r0, [pc, #8]	; (8001388 <TIM1_UP_TIM16_IRQHandler+0x10>)
 800137e:	f003 ff6b 	bl	8005258 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8001382:	bf00      	nop
 8001384:	bd80      	pop	{r7, pc}
 8001386:	bf00      	nop
 8001388:	20000b54 	.word	0x20000b54

0800138c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001390:	4802      	ldr	r0, [pc, #8]	; (800139c <TIM2_IRQHandler+0x10>)
 8001392:	f003 ff61 	bl	8005258 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001396:	bf00      	nop
 8001398:	bd80      	pop	{r7, pc}
 800139a:	bf00      	nop
 800139c:	20000a84 	.word	0x20000a84

080013a0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80013a4:	4802      	ldr	r0, [pc, #8]	; (80013b0 <USART2_IRQHandler+0x10>)
 80013a6:	f004 fc6f 	bl	8005c88 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80013aa:	bf00      	nop
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	bf00      	nop
 80013b0:	20000ad0 	.word	0x20000ad0

080013b4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 80013b8:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80013bc:	f002 fa9a 	bl	80038f4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 80013c0:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80013c4:	f002 fa96 	bl	80038f4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80013c8:	bf00      	nop
 80013ca:	bd80      	pop	{r7, pc}

080013cc <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80013cc:	b480      	push	{r7}
 80013ce:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80013d0:	4b06      	ldr	r3, [pc, #24]	; (80013ec <SystemInit+0x20>)
 80013d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80013d6:	4a05      	ldr	r2, [pc, #20]	; (80013ec <SystemInit+0x20>)
 80013d8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80013dc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80013e0:	bf00      	nop
 80013e2:	46bd      	mov	sp, r7
 80013e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e8:	4770      	bx	lr
 80013ea:	bf00      	nop
 80013ec:	e000ed00 	.word	0xe000ed00

080013f0 <UART_Main_Function>:
uint8_t rx_byte[1];
uint8_t rx_bytes[10] = {0};
uint8_t rx_bytes_counter = 0;

void UART_Main_Function()
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	af00      	add	r7, sp, #0
	if(rx_byte[0] != '\n')
 80013f4:	4b1d      	ldr	r3, [pc, #116]	; (800146c <UART_Main_Function+0x7c>)
 80013f6:	781b      	ldrb	r3, [r3, #0]
 80013f8:	2b0a      	cmp	r3, #10
 80013fa:	d035      	beq.n	8001468 <UART_Main_Function+0x78>
	{
	  rx_bytes[rx_bytes_counter] = rx_byte[0];
 80013fc:	4b1c      	ldr	r3, [pc, #112]	; (8001470 <UART_Main_Function+0x80>)
 80013fe:	781b      	ldrb	r3, [r3, #0]
 8001400:	461a      	mov	r2, r3
 8001402:	4b1a      	ldr	r3, [pc, #104]	; (800146c <UART_Main_Function+0x7c>)
 8001404:	7819      	ldrb	r1, [r3, #0]
 8001406:	4b1b      	ldr	r3, [pc, #108]	; (8001474 <UART_Main_Function+0x84>)
 8001408:	5499      	strb	r1, [r3, r2]
	  if(rx_bytes_counter == 0 && rx_byte[0] == '@'){
 800140a:	4b19      	ldr	r3, [pc, #100]	; (8001470 <UART_Main_Function+0x80>)
 800140c:	781b      	ldrb	r3, [r3, #0]
 800140e:	2b00      	cmp	r3, #0
 8001410:	d10a      	bne.n	8001428 <UART_Main_Function+0x38>
 8001412:	4b16      	ldr	r3, [pc, #88]	; (800146c <UART_Main_Function+0x7c>)
 8001414:	781b      	ldrb	r3, [r3, #0]
 8001416:	2b40      	cmp	r3, #64	; 0x40
 8001418:	d106      	bne.n	8001428 <UART_Main_Function+0x38>
		  rx_bytes_counter++;
 800141a:	4b15      	ldr	r3, [pc, #84]	; (8001470 <UART_Main_Function+0x80>)
 800141c:	781b      	ldrb	r3, [r3, #0]
 800141e:	3301      	adds	r3, #1
 8001420:	b2da      	uxtb	r2, r3
 8001422:	4b13      	ldr	r3, [pc, #76]	; (8001470 <UART_Main_Function+0x80>)
 8001424:	701a      	strb	r2, [r3, #0]
 8001426:	e01a      	b.n	800145e <UART_Main_Function+0x6e>
	  } else if(rx_bytes_counter > 0){
 8001428:	4b11      	ldr	r3, [pc, #68]	; (8001470 <UART_Main_Function+0x80>)
 800142a:	781b      	ldrb	r3, [r3, #0]
 800142c:	2b00      	cmp	r3, #0
 800142e:	d016      	beq.n	800145e <UART_Main_Function+0x6e>
		  rx_bytes_counter++;
 8001430:	4b0f      	ldr	r3, [pc, #60]	; (8001470 <UART_Main_Function+0x80>)
 8001432:	781b      	ldrb	r3, [r3, #0]
 8001434:	3301      	adds	r3, #1
 8001436:	b2da      	uxtb	r2, r3
 8001438:	4b0d      	ldr	r3, [pc, #52]	; (8001470 <UART_Main_Function+0x80>)
 800143a:	701a      	strb	r2, [r3, #0]
		  if(UART_Rx_Complete(rx_byte[0]))
 800143c:	4b0b      	ldr	r3, [pc, #44]	; (800146c <UART_Main_Function+0x7c>)
 800143e:	781b      	ldrb	r3, [r3, #0]
 8001440:	4618      	mov	r0, r3
 8001442:	f000 f81b 	bl	800147c <UART_Rx_Complete>
 8001446:	4603      	mov	r3, r0
 8001448:	2b00      	cmp	r3, #0
 800144a:	d008      	beq.n	800145e <UART_Main_Function+0x6e>
		  {
			  UART_Interpret_Rx_Message(rx_bytes, rx_bytes_counter);
 800144c:	4b08      	ldr	r3, [pc, #32]	; (8001470 <UART_Main_Function+0x80>)
 800144e:	781b      	ldrb	r3, [r3, #0]
 8001450:	4619      	mov	r1, r3
 8001452:	4808      	ldr	r0, [pc, #32]	; (8001474 <UART_Main_Function+0x84>)
 8001454:	f000 f824 	bl	80014a0 <UART_Interpret_Rx_Message>
			  rx_bytes_counter = 0;
 8001458:	4b05      	ldr	r3, [pc, #20]	; (8001470 <UART_Main_Function+0x80>)
 800145a:	2200      	movs	r2, #0
 800145c:	701a      	strb	r2, [r3, #0]
		  }
	  }
	  HAL_UART_Receive_IT(&huart2, rx_byte, 1);
 800145e:	2201      	movs	r2, #1
 8001460:	4902      	ldr	r1, [pc, #8]	; (800146c <UART_Main_Function+0x7c>)
 8001462:	4805      	ldr	r0, [pc, #20]	; (8001478 <UART_Main_Function+0x88>)
 8001464:	f004 fbc2 	bl	8005bec <HAL_UART_Receive_IT>
	}
}
 8001468:	bf00      	nop
 800146a:	bd80      	pop	{r7, pc}
 800146c:	20000ba0 	.word	0x20000ba0
 8001470:	20000052 	.word	0x20000052
 8001474:	20000048 	.word	0x20000048
 8001478:	20000ad0 	.word	0x20000ad0

0800147c <UART_Rx_Complete>:

bool UART_Rx_Complete(uint8_t last_byte)
{
 800147c:	b480      	push	{r7}
 800147e:	b083      	sub	sp, #12
 8001480:	af00      	add	r7, sp, #0
 8001482:	4603      	mov	r3, r0
 8001484:	71fb      	strb	r3, [r7, #7]
	if(last_byte == '!')
 8001486:	79fb      	ldrb	r3, [r7, #7]
 8001488:	2b21      	cmp	r3, #33	; 0x21
 800148a:	d101      	bne.n	8001490 <UART_Rx_Complete+0x14>
	{
		return true;
 800148c:	2301      	movs	r3, #1
 800148e:	e000      	b.n	8001492 <UART_Rx_Complete+0x16>
	}
	else
	{
		return false;
 8001490:	2300      	movs	r3, #0
	}
}
 8001492:	4618      	mov	r0, r3
 8001494:	370c      	adds	r7, #12
 8001496:	46bd      	mov	sp, r7
 8001498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149c:	4770      	bx	lr
	...

080014a0 <UART_Interpret_Rx_Message>:

void UART_Interpret_Rx_Message(uint8_t *rx_array, uint8_t length)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b082      	sub	sp, #8
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]
 80014a8:	460b      	mov	r3, r1
 80014aa:	70fb      	strb	r3, [r7, #3]

	if(length > 7)
 80014ac:	78fb      	ldrb	r3, [r7, #3]
 80014ae:	2b07      	cmp	r3, #7
 80014b0:	d944      	bls.n	800153c <UART_Interpret_Rx_Message+0x9c>
	{
		if(rx_array[2] == '*')
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	3302      	adds	r3, #2
 80014b6:	781b      	ldrb	r3, [r3, #0]
 80014b8:	2b2a      	cmp	r3, #42	; 0x2a
 80014ba:	d124      	bne.n	8001506 <UART_Interpret_Rx_Message+0x66>
		{
			// Requests
			switch(rx_array[4])
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	3304      	adds	r3, #4
 80014c0:	781b      	ldrb	r3, [r3, #0]
 80014c2:	2b6d      	cmp	r3, #109	; 0x6d
 80014c4:	d002      	beq.n	80014cc <UART_Interpret_Rx_Message+0x2c>
 80014c6:	2b73      	cmp	r3, #115	; 0x73
 80014c8:	d007      	beq.n	80014da <UART_Interpret_Rx_Message+0x3a>
					UART_Request_Status();
					break;

				default:
					// Problems
					break;
 80014ca:	e037      	b.n	800153c <UART_Interpret_Rx_Message+0x9c>
					UART_Request_Measurement(rx_array[6]);
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	3306      	adds	r3, #6
 80014d0:	781b      	ldrb	r3, [r3, #0]
 80014d2:	4618      	mov	r0, r3
 80014d4:	f000 f838 	bl	8001548 <UART_Request_Measurement>
					break;
 80014d8:	e030      	b.n	800153c <UART_Interpret_Rx_Message+0x9c>
					if(rx_array[6] == '0'){
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	3306      	adds	r3, #6
 80014de:	781b      	ldrb	r3, [r3, #0]
 80014e0:	2b30      	cmp	r3, #48	; 0x30
 80014e2:	d104      	bne.n	80014ee <UART_Interpret_Rx_Message+0x4e>
						OutputState.On = false;
 80014e4:	4b17      	ldr	r3, [pc, #92]	; (8001544 <UART_Interpret_Rx_Message+0xa4>)
 80014e6:	2200      	movs	r2, #0
 80014e8:	f883 2194 	strb.w	r2, [r3, #404]	; 0x194
 80014ec:	e008      	b.n	8001500 <UART_Interpret_Rx_Message+0x60>
					} else if(rx_array[6] == '1'){
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	3306      	adds	r3, #6
 80014f2:	781b      	ldrb	r3, [r3, #0]
 80014f4:	2b31      	cmp	r3, #49	; 0x31
 80014f6:	d103      	bne.n	8001500 <UART_Interpret_Rx_Message+0x60>
						OutputState.On = true;
 80014f8:	4b12      	ldr	r3, [pc, #72]	; (8001544 <UART_Interpret_Rx_Message+0xa4>)
 80014fa:	2201      	movs	r2, #1
 80014fc:	f883 2194 	strb.w	r2, [r3, #404]	; 0x194
					UART_Request_Status();
 8001500:	f000 f974 	bl	80017ec <UART_Request_Status>
					break;
 8001504:	e01a      	b.n	800153c <UART_Interpret_Rx_Message+0x9c>
			}
		}
		else if(rx_array[2] == '$')
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	3302      	adds	r3, #2
 800150a:	781b      	ldrb	r3, [r3, #0]
 800150c:	2b24      	cmp	r3, #36	; 0x24
 800150e:	d10a      	bne.n	8001526 <UART_Interpret_Rx_Message+0x86>
		{
			// Set Measurement Mode
			UART_Set_Measurement_Mode(rx_array[4], rx_array[5]);
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	3304      	adds	r3, #4
 8001514:	781a      	ldrb	r2, [r3, #0]
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	3305      	adds	r3, #5
 800151a:	781b      	ldrb	r3, [r3, #0]
 800151c:	4619      	mov	r1, r3
 800151e:	4610      	mov	r0, r2
 8001520:	f000 f9c2 	bl	80018a8 <UART_Set_Measurement_Mode>
		}else if(rx_array[2] == '^'){
			// Set output Parameter
			UART_Set_Output_Parameter(rx_array, length);
		}
	}
}
 8001524:	e00a      	b.n	800153c <UART_Interpret_Rx_Message+0x9c>
		}else if(rx_array[2] == '^'){
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	3302      	adds	r3, #2
 800152a:	781b      	ldrb	r3, [r3, #0]
 800152c:	2b5e      	cmp	r3, #94	; 0x5e
 800152e:	d105      	bne.n	800153c <UART_Interpret_Rx_Message+0x9c>
			UART_Set_Output_Parameter(rx_array, length);
 8001530:	78fb      	ldrb	r3, [r7, #3]
 8001532:	4619      	mov	r1, r3
 8001534:	6878      	ldr	r0, [r7, #4]
 8001536:	f000 f9f9 	bl	800192c <UART_Set_Output_Parameter>
}
 800153a:	e7ff      	b.n	800153c <UART_Interpret_Rx_Message+0x9c>
 800153c:	bf00      	nop
 800153e:	3708      	adds	r7, #8
 8001540:	46bd      	mov	sp, r7
 8001542:	bd80      	pop	{r7, pc}
 8001544:	20000834 	.word	0x20000834

08001548 <UART_Request_Measurement>:

void UART_Request_Measurement(uint8_t parameter)
{
 8001548:	b590      	push	{r4, r7, lr}
 800154a:	b087      	sub	sp, #28
 800154c:	af00      	add	r7, sp, #0
 800154e:	4603      	mov	r3, r0
 8001550:	71fb      	strb	r3, [r7, #7]
	uint8_t msg[13] = "@,m,x,xxxx,!\n";
 8001552:	4b9f      	ldr	r3, [pc, #636]	; (80017d0 <UART_Request_Measurement+0x288>)
 8001554:	f107 0408 	add.w	r4, r7, #8
 8001558:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800155a:	c407      	stmia	r4!, {r0, r1, r2}
 800155c:	7023      	strb	r3, [r4, #0]
	switch(parameter){
 800155e:	79fb      	ldrb	r3, [r7, #7]
 8001560:	3b61      	subs	r3, #97	; 0x61
 8001562:	2b13      	cmp	r3, #19
 8001564:	f200 8122 	bhi.w	80017ac <UART_Request_Measurement+0x264>
 8001568:	a201      	add	r2, pc, #4	; (adr r2, 8001570 <UART_Request_Measurement+0x28>)
 800156a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800156e:	bf00      	nop
 8001570:	080015c1 	.word	0x080015c1
 8001574:	080017ad 	.word	0x080017ad
 8001578:	080017ad 	.word	0x080017ad
 800157c:	080017ad 	.word	0x080017ad
 8001580:	080017ad 	.word	0x080017ad
 8001584:	08001709 	.word	0x08001709
 8001588:	080017ad 	.word	0x080017ad
 800158c:	080017ad 	.word	0x080017ad
 8001590:	080017ad 	.word	0x080017ad
 8001594:	080017ad 	.word	0x080017ad
 8001598:	080017ad 	.word	0x080017ad
 800159c:	080017ad 	.word	0x080017ad
 80015a0:	080017ad 	.word	0x080017ad
 80015a4:	080017ad 	.word	0x080017ad
 80015a8:	08001665 	.word	0x08001665
 80015ac:	080017ad 	.word	0x080017ad
 80015b0:	080017ad 	.word	0x080017ad
 80015b4:	080017ad 	.word	0x080017ad
 80015b8:	080017ad 	.word	0x080017ad
 80015bc:	080017ad 	.word	0x080017ad
		case 't':
			// Type
			break;
		case 'a':
			// Amplitude (peak-to-peak)
			msg[4] = 'a';
 80015c0:	2361      	movs	r3, #97	; 0x61
 80015c2:	733b      	strb	r3, [r7, #12]
			msg[6] = ((MeasurementState.Amplitude/1000) % 10) + 48;
 80015c4:	4b83      	ldr	r3, [pc, #524]	; (80017d4 <UART_Request_Measurement+0x28c>)
 80015c6:	885b      	ldrh	r3, [r3, #2]
 80015c8:	4a83      	ldr	r2, [pc, #524]	; (80017d8 <UART_Request_Measurement+0x290>)
 80015ca:	fba2 2303 	umull	r2, r3, r2, r3
 80015ce:	099b      	lsrs	r3, r3, #6
 80015d0:	b29a      	uxth	r2, r3
 80015d2:	4b82      	ldr	r3, [pc, #520]	; (80017dc <UART_Request_Measurement+0x294>)
 80015d4:	fba3 1302 	umull	r1, r3, r3, r2
 80015d8:	08d9      	lsrs	r1, r3, #3
 80015da:	460b      	mov	r3, r1
 80015dc:	009b      	lsls	r3, r3, #2
 80015de:	440b      	add	r3, r1
 80015e0:	005b      	lsls	r3, r3, #1
 80015e2:	1ad3      	subs	r3, r2, r3
 80015e4:	b29b      	uxth	r3, r3
 80015e6:	b2db      	uxtb	r3, r3
 80015e8:	3330      	adds	r3, #48	; 0x30
 80015ea:	b2db      	uxtb	r3, r3
 80015ec:	73bb      	strb	r3, [r7, #14]
			msg[7] = ((MeasurementState.Amplitude/100) % 10) + 48;
 80015ee:	4b79      	ldr	r3, [pc, #484]	; (80017d4 <UART_Request_Measurement+0x28c>)
 80015f0:	885b      	ldrh	r3, [r3, #2]
 80015f2:	4a7b      	ldr	r2, [pc, #492]	; (80017e0 <UART_Request_Measurement+0x298>)
 80015f4:	fba2 2303 	umull	r2, r3, r2, r3
 80015f8:	095b      	lsrs	r3, r3, #5
 80015fa:	b29a      	uxth	r2, r3
 80015fc:	4b77      	ldr	r3, [pc, #476]	; (80017dc <UART_Request_Measurement+0x294>)
 80015fe:	fba3 1302 	umull	r1, r3, r3, r2
 8001602:	08d9      	lsrs	r1, r3, #3
 8001604:	460b      	mov	r3, r1
 8001606:	009b      	lsls	r3, r3, #2
 8001608:	440b      	add	r3, r1
 800160a:	005b      	lsls	r3, r3, #1
 800160c:	1ad3      	subs	r3, r2, r3
 800160e:	b29b      	uxth	r3, r3
 8001610:	b2db      	uxtb	r3, r3
 8001612:	3330      	adds	r3, #48	; 0x30
 8001614:	b2db      	uxtb	r3, r3
 8001616:	73fb      	strb	r3, [r7, #15]
			msg[8] = ((MeasurementState.Amplitude/10) % 10) + 48;
 8001618:	4b6e      	ldr	r3, [pc, #440]	; (80017d4 <UART_Request_Measurement+0x28c>)
 800161a:	885b      	ldrh	r3, [r3, #2]
 800161c:	4a6f      	ldr	r2, [pc, #444]	; (80017dc <UART_Request_Measurement+0x294>)
 800161e:	fba2 2303 	umull	r2, r3, r2, r3
 8001622:	08db      	lsrs	r3, r3, #3
 8001624:	b29a      	uxth	r2, r3
 8001626:	4b6d      	ldr	r3, [pc, #436]	; (80017dc <UART_Request_Measurement+0x294>)
 8001628:	fba3 1302 	umull	r1, r3, r3, r2
 800162c:	08d9      	lsrs	r1, r3, #3
 800162e:	460b      	mov	r3, r1
 8001630:	009b      	lsls	r3, r3, #2
 8001632:	440b      	add	r3, r1
 8001634:	005b      	lsls	r3, r3, #1
 8001636:	1ad3      	subs	r3, r2, r3
 8001638:	b29b      	uxth	r3, r3
 800163a:	b2db      	uxtb	r3, r3
 800163c:	3330      	adds	r3, #48	; 0x30
 800163e:	b2db      	uxtb	r3, r3
 8001640:	743b      	strb	r3, [r7, #16]
			msg[9] = (MeasurementState.Amplitude % 10) + 48;
 8001642:	4b64      	ldr	r3, [pc, #400]	; (80017d4 <UART_Request_Measurement+0x28c>)
 8001644:	885a      	ldrh	r2, [r3, #2]
 8001646:	4b65      	ldr	r3, [pc, #404]	; (80017dc <UART_Request_Measurement+0x294>)
 8001648:	fba3 1302 	umull	r1, r3, r3, r2
 800164c:	08d9      	lsrs	r1, r3, #3
 800164e:	460b      	mov	r3, r1
 8001650:	009b      	lsls	r3, r3, #2
 8001652:	440b      	add	r3, r1
 8001654:	005b      	lsls	r3, r3, #1
 8001656:	1ad3      	subs	r3, r2, r3
 8001658:	b29b      	uxth	r3, r3
 800165a:	b2db      	uxtb	r3, r3
 800165c:	3330      	adds	r3, #48	; 0x30
 800165e:	b2db      	uxtb	r3, r3
 8001660:	747b      	strb	r3, [r7, #17]
			break;
 8001662:	e0a4      	b.n	80017ae <UART_Request_Measurement+0x266>
		case 'o':
			// Offset
			msg[4] = 'o';
 8001664:	236f      	movs	r3, #111	; 0x6f
 8001666:	733b      	strb	r3, [r7, #12]
			msg[6] = ((MeasurementState.Offset/1000) % 10) + 48;
 8001668:	4b5a      	ldr	r3, [pc, #360]	; (80017d4 <UART_Request_Measurement+0x28c>)
 800166a:	891b      	ldrh	r3, [r3, #8]
 800166c:	4a5a      	ldr	r2, [pc, #360]	; (80017d8 <UART_Request_Measurement+0x290>)
 800166e:	fba2 2303 	umull	r2, r3, r2, r3
 8001672:	099b      	lsrs	r3, r3, #6
 8001674:	b29a      	uxth	r2, r3
 8001676:	4b59      	ldr	r3, [pc, #356]	; (80017dc <UART_Request_Measurement+0x294>)
 8001678:	fba3 1302 	umull	r1, r3, r3, r2
 800167c:	08d9      	lsrs	r1, r3, #3
 800167e:	460b      	mov	r3, r1
 8001680:	009b      	lsls	r3, r3, #2
 8001682:	440b      	add	r3, r1
 8001684:	005b      	lsls	r3, r3, #1
 8001686:	1ad3      	subs	r3, r2, r3
 8001688:	b29b      	uxth	r3, r3
 800168a:	b2db      	uxtb	r3, r3
 800168c:	3330      	adds	r3, #48	; 0x30
 800168e:	b2db      	uxtb	r3, r3
 8001690:	73bb      	strb	r3, [r7, #14]
			msg[7] = ((MeasurementState.Offset/100) % 10) + 48;
 8001692:	4b50      	ldr	r3, [pc, #320]	; (80017d4 <UART_Request_Measurement+0x28c>)
 8001694:	891b      	ldrh	r3, [r3, #8]
 8001696:	4a52      	ldr	r2, [pc, #328]	; (80017e0 <UART_Request_Measurement+0x298>)
 8001698:	fba2 2303 	umull	r2, r3, r2, r3
 800169c:	095b      	lsrs	r3, r3, #5
 800169e:	b29a      	uxth	r2, r3
 80016a0:	4b4e      	ldr	r3, [pc, #312]	; (80017dc <UART_Request_Measurement+0x294>)
 80016a2:	fba3 1302 	umull	r1, r3, r3, r2
 80016a6:	08d9      	lsrs	r1, r3, #3
 80016a8:	460b      	mov	r3, r1
 80016aa:	009b      	lsls	r3, r3, #2
 80016ac:	440b      	add	r3, r1
 80016ae:	005b      	lsls	r3, r3, #1
 80016b0:	1ad3      	subs	r3, r2, r3
 80016b2:	b29b      	uxth	r3, r3
 80016b4:	b2db      	uxtb	r3, r3
 80016b6:	3330      	adds	r3, #48	; 0x30
 80016b8:	b2db      	uxtb	r3, r3
 80016ba:	73fb      	strb	r3, [r7, #15]
			msg[8] = ((MeasurementState.Offset/10) % 10) + 48;
 80016bc:	4b45      	ldr	r3, [pc, #276]	; (80017d4 <UART_Request_Measurement+0x28c>)
 80016be:	891b      	ldrh	r3, [r3, #8]
 80016c0:	4a46      	ldr	r2, [pc, #280]	; (80017dc <UART_Request_Measurement+0x294>)
 80016c2:	fba2 2303 	umull	r2, r3, r2, r3
 80016c6:	08db      	lsrs	r3, r3, #3
 80016c8:	b29a      	uxth	r2, r3
 80016ca:	4b44      	ldr	r3, [pc, #272]	; (80017dc <UART_Request_Measurement+0x294>)
 80016cc:	fba3 1302 	umull	r1, r3, r3, r2
 80016d0:	08d9      	lsrs	r1, r3, #3
 80016d2:	460b      	mov	r3, r1
 80016d4:	009b      	lsls	r3, r3, #2
 80016d6:	440b      	add	r3, r1
 80016d8:	005b      	lsls	r3, r3, #1
 80016da:	1ad3      	subs	r3, r2, r3
 80016dc:	b29b      	uxth	r3, r3
 80016de:	b2db      	uxtb	r3, r3
 80016e0:	3330      	adds	r3, #48	; 0x30
 80016e2:	b2db      	uxtb	r3, r3
 80016e4:	743b      	strb	r3, [r7, #16]
			msg[9] = (MeasurementState.Offset % 10) + 48;
 80016e6:	4b3b      	ldr	r3, [pc, #236]	; (80017d4 <UART_Request_Measurement+0x28c>)
 80016e8:	891a      	ldrh	r2, [r3, #8]
 80016ea:	4b3c      	ldr	r3, [pc, #240]	; (80017dc <UART_Request_Measurement+0x294>)
 80016ec:	fba3 1302 	umull	r1, r3, r3, r2
 80016f0:	08d9      	lsrs	r1, r3, #3
 80016f2:	460b      	mov	r3, r1
 80016f4:	009b      	lsls	r3, r3, #2
 80016f6:	440b      	add	r3, r1
 80016f8:	005b      	lsls	r3, r3, #1
 80016fa:	1ad3      	subs	r3, r2, r3
 80016fc:	b29b      	uxth	r3, r3
 80016fe:	b2db      	uxtb	r3, r3
 8001700:	3330      	adds	r3, #48	; 0x30
 8001702:	b2db      	uxtb	r3, r3
 8001704:	747b      	strb	r3, [r7, #17]
			break;
 8001706:	e052      	b.n	80017ae <UART_Request_Measurement+0x266>
		case 'f':
			// Frequency
			msg[4] = 'f';
 8001708:	2366      	movs	r3, #102	; 0x66
 800170a:	733b      	strb	r3, [r7, #12]
			msg[6] = ((MeasurementState.Frequency/1000) % 10) + 48;
 800170c:	4b31      	ldr	r3, [pc, #196]	; (80017d4 <UART_Request_Measurement+0x28c>)
 800170e:	889b      	ldrh	r3, [r3, #4]
 8001710:	4a31      	ldr	r2, [pc, #196]	; (80017d8 <UART_Request_Measurement+0x290>)
 8001712:	fba2 2303 	umull	r2, r3, r2, r3
 8001716:	099b      	lsrs	r3, r3, #6
 8001718:	b29a      	uxth	r2, r3
 800171a:	4b30      	ldr	r3, [pc, #192]	; (80017dc <UART_Request_Measurement+0x294>)
 800171c:	fba3 1302 	umull	r1, r3, r3, r2
 8001720:	08d9      	lsrs	r1, r3, #3
 8001722:	460b      	mov	r3, r1
 8001724:	009b      	lsls	r3, r3, #2
 8001726:	440b      	add	r3, r1
 8001728:	005b      	lsls	r3, r3, #1
 800172a:	1ad3      	subs	r3, r2, r3
 800172c:	b29b      	uxth	r3, r3
 800172e:	b2db      	uxtb	r3, r3
 8001730:	3330      	adds	r3, #48	; 0x30
 8001732:	b2db      	uxtb	r3, r3
 8001734:	73bb      	strb	r3, [r7, #14]
			msg[7] = ((MeasurementState.Frequency/100) % 10) + 48;
 8001736:	4b27      	ldr	r3, [pc, #156]	; (80017d4 <UART_Request_Measurement+0x28c>)
 8001738:	889b      	ldrh	r3, [r3, #4]
 800173a:	4a29      	ldr	r2, [pc, #164]	; (80017e0 <UART_Request_Measurement+0x298>)
 800173c:	fba2 2303 	umull	r2, r3, r2, r3
 8001740:	095b      	lsrs	r3, r3, #5
 8001742:	b29a      	uxth	r2, r3
 8001744:	4b25      	ldr	r3, [pc, #148]	; (80017dc <UART_Request_Measurement+0x294>)
 8001746:	fba3 1302 	umull	r1, r3, r3, r2
 800174a:	08d9      	lsrs	r1, r3, #3
 800174c:	460b      	mov	r3, r1
 800174e:	009b      	lsls	r3, r3, #2
 8001750:	440b      	add	r3, r1
 8001752:	005b      	lsls	r3, r3, #1
 8001754:	1ad3      	subs	r3, r2, r3
 8001756:	b29b      	uxth	r3, r3
 8001758:	b2db      	uxtb	r3, r3
 800175a:	3330      	adds	r3, #48	; 0x30
 800175c:	b2db      	uxtb	r3, r3
 800175e:	73fb      	strb	r3, [r7, #15]
			msg[8] = ((MeasurementState.Frequency/10) % 10) + 48;
 8001760:	4b1c      	ldr	r3, [pc, #112]	; (80017d4 <UART_Request_Measurement+0x28c>)
 8001762:	889b      	ldrh	r3, [r3, #4]
 8001764:	4a1d      	ldr	r2, [pc, #116]	; (80017dc <UART_Request_Measurement+0x294>)
 8001766:	fba2 2303 	umull	r2, r3, r2, r3
 800176a:	08db      	lsrs	r3, r3, #3
 800176c:	b29a      	uxth	r2, r3
 800176e:	4b1b      	ldr	r3, [pc, #108]	; (80017dc <UART_Request_Measurement+0x294>)
 8001770:	fba3 1302 	umull	r1, r3, r3, r2
 8001774:	08d9      	lsrs	r1, r3, #3
 8001776:	460b      	mov	r3, r1
 8001778:	009b      	lsls	r3, r3, #2
 800177a:	440b      	add	r3, r1
 800177c:	005b      	lsls	r3, r3, #1
 800177e:	1ad3      	subs	r3, r2, r3
 8001780:	b29b      	uxth	r3, r3
 8001782:	b2db      	uxtb	r3, r3
 8001784:	3330      	adds	r3, #48	; 0x30
 8001786:	b2db      	uxtb	r3, r3
 8001788:	743b      	strb	r3, [r7, #16]
			msg[9] = (MeasurementState.Frequency % 10) + 48;
 800178a:	4b12      	ldr	r3, [pc, #72]	; (80017d4 <UART_Request_Measurement+0x28c>)
 800178c:	889a      	ldrh	r2, [r3, #4]
 800178e:	4b13      	ldr	r3, [pc, #76]	; (80017dc <UART_Request_Measurement+0x294>)
 8001790:	fba3 1302 	umull	r1, r3, r3, r2
 8001794:	08d9      	lsrs	r1, r3, #3
 8001796:	460b      	mov	r3, r1
 8001798:	009b      	lsls	r3, r3, #2
 800179a:	440b      	add	r3, r1
 800179c:	005b      	lsls	r3, r3, #1
 800179e:	1ad3      	subs	r3, r2, r3
 80017a0:	b29b      	uxth	r3, r3
 80017a2:	b2db      	uxtb	r3, r3
 80017a4:	3330      	adds	r3, #48	; 0x30
 80017a6:	b2db      	uxtb	r3, r3
 80017a8:	747b      	strb	r3, [r7, #17]
			break;
 80017aa:	e000      	b.n	80017ae <UART_Request_Measurement+0x266>
		case 'c':
			// Temperature
			break;
		default:
			// Problems
			break;
 80017ac:	bf00      	nop
	}
	HAL_UART_Transmit(&huart2, msg, 13, 10);
 80017ae:	f107 0108 	add.w	r1, r7, #8
 80017b2:	230a      	movs	r3, #10
 80017b4:	220d      	movs	r2, #13
 80017b6:	480b      	ldr	r0, [pc, #44]	; (80017e4 <UART_Request_Measurement+0x29c>)
 80017b8:	f004 f984 	bl	8005ac4 <HAL_UART_Transmit>
	HAL_UART_Receive_IT(&huart2, rx_byte, 1);
 80017bc:	2201      	movs	r2, #1
 80017be:	490a      	ldr	r1, [pc, #40]	; (80017e8 <UART_Request_Measurement+0x2a0>)
 80017c0:	4808      	ldr	r0, [pc, #32]	; (80017e4 <UART_Request_Measurement+0x29c>)
 80017c2:	f004 fa13 	bl	8005bec <HAL_UART_Receive_IT>
}
 80017c6:	bf00      	nop
 80017c8:	371c      	adds	r7, #28
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bd90      	pop	{r4, r7, pc}
 80017ce:	bf00      	nop
 80017d0:	08006f88 	.word	0x08006f88
 80017d4:	20000828 	.word	0x20000828
 80017d8:	10624dd3 	.word	0x10624dd3
 80017dc:	cccccccd 	.word	0xcccccccd
 80017e0:	51eb851f 	.word	0x51eb851f
 80017e4:	20000ad0 	.word	0x20000ad0
 80017e8:	20000ba0 	.word	0x20000ba0

080017ec <UART_Request_Status>:

void UART_Request_Status()
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b084      	sub	sp, #16
 80017f0:	af00      	add	r7, sp, #0
	uint8_t msg[11] = "@,xx,x,x,!\n";
 80017f2:	4a28      	ldr	r2, [pc, #160]	; (8001894 <UART_Request_Status+0xa8>)
 80017f4:	1d3b      	adds	r3, r7, #4
 80017f6:	ca07      	ldmia	r2, {r0, r1, r2}
 80017f8:	c303      	stmia	r3!, {r0, r1}
 80017fa:	801a      	strh	r2, [r3, #0]
 80017fc:	3302      	adds	r3, #2
 80017fe:	0c12      	lsrs	r2, r2, #16
 8001800:	701a      	strb	r2, [r3, #0]
	switch(MeasurementState.Mode){
 8001802:	4b25      	ldr	r3, [pc, #148]	; (8001898 <UART_Request_Status+0xac>)
 8001804:	781b      	ldrb	r3, [r3, #0]
 8001806:	2b04      	cmp	r3, #4
 8001808:	d825      	bhi.n	8001856 <UART_Request_Status+0x6a>
 800180a:	a201      	add	r2, pc, #4	; (adr r2, 8001810 <UART_Request_Status+0x24>)
 800180c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001810:	08001825 	.word	0x08001825
 8001814:	08001839 	.word	0x08001839
 8001818:	0800182f 	.word	0x0800182f
 800181c:	08001843 	.word	0x08001843
 8001820:	0800184d 	.word	0x0800184d
		case DV:
			// DV
			msg[2] = 'D';
 8001824:	2344      	movs	r3, #68	; 0x44
 8001826:	71bb      	strb	r3, [r7, #6]
			msg[3] = 'V';
 8001828:	2356      	movs	r3, #86	; 0x56
 800182a:	71fb      	strb	r3, [r7, #7]
			break;
 800182c:	e014      	b.n	8001858 <UART_Request_Status+0x6c>
		case AV:
			// AV
			msg[2] = 'A';
 800182e:	2341      	movs	r3, #65	; 0x41
 8001830:	71bb      	strb	r3, [r7, #6]
			msg[3] = 'V';
 8001832:	2356      	movs	r3, #86	; 0x56
 8001834:	71fb      	strb	r3, [r7, #7]
			break;
 8001836:	e00f      	b.n	8001858 <UART_Request_Status+0x6c>
		case DI:
			// DI
			msg[2] = 'D';
 8001838:	2344      	movs	r3, #68	; 0x44
 800183a:	71bb      	strb	r3, [r7, #6]
			msg[3] = 'I';
 800183c:	2349      	movs	r3, #73	; 0x49
 800183e:	71fb      	strb	r3, [r7, #7]
			break;
 8001840:	e00a      	b.n	8001858 <UART_Request_Status+0x6c>
		case AI:
			// AI
			msg[2] = 'A';
 8001842:	2341      	movs	r3, #65	; 0x41
 8001844:	71bb      	strb	r3, [r7, #6]
			msg[3] = 'I';
 8001846:	2349      	movs	r3, #73	; 0x49
 8001848:	71fb      	strb	r3, [r7, #7]
			break;
 800184a:	e005      	b.n	8001858 <UART_Request_Status+0x6c>
		case TC:
			// TC
			msg[2] = 'T';
 800184c:	2354      	movs	r3, #84	; 0x54
 800184e:	71bb      	strb	r3, [r7, #6]
			msg[3] = 'C';
 8001850:	2343      	movs	r3, #67	; 0x43
 8001852:	71fb      	strb	r3, [r7, #7]
			break;
 8001854:	e000      	b.n	8001858 <UART_Request_Status+0x6c>
		default:
			// Problems
			break;
 8001856:	bf00      	nop
	}
	msg[5] = OutputState.Mode; // TODO: This might break! Need to test and try casting to uint8_t type
 8001858:	4b10      	ldr	r3, [pc, #64]	; (800189c <UART_Request_Status+0xb0>)
 800185a:	f893 3195 	ldrb.w	r3, [r3, #405]	; 0x195
 800185e:	727b      	strb	r3, [r7, #9]
//		case p:
//			msg[5] = 'p';
//			break;
//	}

	if(OutputState.On){
 8001860:	4b0e      	ldr	r3, [pc, #56]	; (800189c <UART_Request_Status+0xb0>)
 8001862:	f893 3194 	ldrb.w	r3, [r3, #404]	; 0x194
 8001866:	2b00      	cmp	r3, #0
 8001868:	d002      	beq.n	8001870 <UART_Request_Status+0x84>
		msg[7] = '1';
 800186a:	2331      	movs	r3, #49	; 0x31
 800186c:	72fb      	strb	r3, [r7, #11]
 800186e:	e001      	b.n	8001874 <UART_Request_Status+0x88>
	} else {
		msg[7] = '0';
 8001870:	2330      	movs	r3, #48	; 0x30
 8001872:	72fb      	strb	r3, [r7, #11]
	}
	HAL_UART_Transmit(&huart2, msg, 11, 10);
 8001874:	1d39      	adds	r1, r7, #4
 8001876:	230a      	movs	r3, #10
 8001878:	220b      	movs	r2, #11
 800187a:	4809      	ldr	r0, [pc, #36]	; (80018a0 <UART_Request_Status+0xb4>)
 800187c:	f004 f922 	bl	8005ac4 <HAL_UART_Transmit>
	HAL_UART_Receive_IT(&huart2, rx_byte, 1);
 8001880:	2201      	movs	r2, #1
 8001882:	4908      	ldr	r1, [pc, #32]	; (80018a4 <UART_Request_Status+0xb8>)
 8001884:	4806      	ldr	r0, [pc, #24]	; (80018a0 <UART_Request_Status+0xb4>)
 8001886:	f004 f9b1 	bl	8005bec <HAL_UART_Receive_IT>

}
 800188a:	bf00      	nop
 800188c:	3710      	adds	r7, #16
 800188e:	46bd      	mov	sp, r7
 8001890:	bd80      	pop	{r7, pc}
 8001892:	bf00      	nop
 8001894:	08006f98 	.word	0x08006f98
 8001898:	20000828 	.word	0x20000828
 800189c:	20000834 	.word	0x20000834
 80018a0:	20000ad0 	.word	0x20000ad0
 80018a4:	20000ba0 	.word	0x20000ba0

080018a8 <UART_Set_Measurement_Mode>:

void UART_Set_Measurement_Mode(uint8_t key1, uint8_t key2){
 80018a8:	b480      	push	{r7}
 80018aa:	b083      	sub	sp, #12
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	4603      	mov	r3, r0
 80018b0:	460a      	mov	r2, r1
 80018b2:	71fb      	strb	r3, [r7, #7]
 80018b4:	4613      	mov	r3, r2
 80018b6:	71bb      	strb	r3, [r7, #6]
	if(key1 == 'D' && key2 == 'V'){
 80018b8:	79fb      	ldrb	r3, [r7, #7]
 80018ba:	2b44      	cmp	r3, #68	; 0x44
 80018bc:	d106      	bne.n	80018cc <UART_Set_Measurement_Mode+0x24>
 80018be:	79bb      	ldrb	r3, [r7, #6]
 80018c0:	2b56      	cmp	r3, #86	; 0x56
 80018c2:	d103      	bne.n	80018cc <UART_Set_Measurement_Mode+0x24>
		// DC Voltage
		MeasurementState.Mode = DV;
 80018c4:	4b18      	ldr	r3, [pc, #96]	; (8001928 <UART_Set_Measurement_Mode+0x80>)
 80018c6:	2200      	movs	r2, #0
 80018c8:	701a      	strb	r2, [r3, #0]
 80018ca:	e027      	b.n	800191c <UART_Set_Measurement_Mode+0x74>
	} else if (key1 == 'A' && key2 == 'V'){
 80018cc:	79fb      	ldrb	r3, [r7, #7]
 80018ce:	2b41      	cmp	r3, #65	; 0x41
 80018d0:	d106      	bne.n	80018e0 <UART_Set_Measurement_Mode+0x38>
 80018d2:	79bb      	ldrb	r3, [r7, #6]
 80018d4:	2b56      	cmp	r3, #86	; 0x56
 80018d6:	d103      	bne.n	80018e0 <UART_Set_Measurement_Mode+0x38>
		// AC Voltage
		MeasurementState.Mode = AV;
 80018d8:	4b13      	ldr	r3, [pc, #76]	; (8001928 <UART_Set_Measurement_Mode+0x80>)
 80018da:	2202      	movs	r2, #2
 80018dc:	701a      	strb	r2, [r3, #0]
 80018de:	e01d      	b.n	800191c <UART_Set_Measurement_Mode+0x74>
	} else if (key1 == 'D' && key2 == 'I'){
 80018e0:	79fb      	ldrb	r3, [r7, #7]
 80018e2:	2b44      	cmp	r3, #68	; 0x44
 80018e4:	d106      	bne.n	80018f4 <UART_Set_Measurement_Mode+0x4c>
 80018e6:	79bb      	ldrb	r3, [r7, #6]
 80018e8:	2b49      	cmp	r3, #73	; 0x49
 80018ea:	d103      	bne.n	80018f4 <UART_Set_Measurement_Mode+0x4c>
		// DC Current
		MeasurementState.Mode = DI;
 80018ec:	4b0e      	ldr	r3, [pc, #56]	; (8001928 <UART_Set_Measurement_Mode+0x80>)
 80018ee:	2201      	movs	r2, #1
 80018f0:	701a      	strb	r2, [r3, #0]
 80018f2:	e013      	b.n	800191c <UART_Set_Measurement_Mode+0x74>
	} else if (key1 == 'A' && key2 == 'I'){
 80018f4:	79fb      	ldrb	r3, [r7, #7]
 80018f6:	2b41      	cmp	r3, #65	; 0x41
 80018f8:	d106      	bne.n	8001908 <UART_Set_Measurement_Mode+0x60>
 80018fa:	79bb      	ldrb	r3, [r7, #6]
 80018fc:	2b49      	cmp	r3, #73	; 0x49
 80018fe:	d103      	bne.n	8001908 <UART_Set_Measurement_Mode+0x60>
		// AC Current
		MeasurementState.Mode = AI;
 8001900:	4b09      	ldr	r3, [pc, #36]	; (8001928 <UART_Set_Measurement_Mode+0x80>)
 8001902:	2203      	movs	r2, #3
 8001904:	701a      	strb	r2, [r3, #0]
 8001906:	e009      	b.n	800191c <UART_Set_Measurement_Mode+0x74>
	} else if (key1 == 'T' && key2 == 'C'){
 8001908:	79fb      	ldrb	r3, [r7, #7]
 800190a:	2b54      	cmp	r3, #84	; 0x54
 800190c:	d106      	bne.n	800191c <UART_Set_Measurement_Mode+0x74>
 800190e:	79bb      	ldrb	r3, [r7, #6]
 8001910:	2b43      	cmp	r3, #67	; 0x43
 8001912:	d103      	bne.n	800191c <UART_Set_Measurement_Mode+0x74>
		// Temperature
		MeasurementState.Mode = TC;
 8001914:	4b04      	ldr	r3, [pc, #16]	; (8001928 <UART_Set_Measurement_Mode+0x80>)
 8001916:	2204      	movs	r2, #4
 8001918:	701a      	strb	r2, [r3, #0]
	}
}
 800191a:	e7ff      	b.n	800191c <UART_Set_Measurement_Mode+0x74>
 800191c:	bf00      	nop
 800191e:	370c      	adds	r7, #12
 8001920:	46bd      	mov	sp, r7
 8001922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001926:	4770      	bx	lr
 8001928:	20000828 	.word	0x20000828

0800192c <UART_Set_Output_Parameter>:

void UART_Set_Output_Parameter(uint8_t *rx_array, uint8_t length)
{
 800192c:	b480      	push	{r7}
 800192e:	b085      	sub	sp, #20
 8001930:	af00      	add	r7, sp, #0
 8001932:	6078      	str	r0, [r7, #4]
 8001934:	460b      	mov	r3, r1
 8001936:	70fb      	strb	r3, [r7, #3]
	uint8_t param = rx_array[4];
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	791b      	ldrb	r3, [r3, #4]
 800193c:	73bb      	strb	r3, [r7, #14]
	uint8_t val0 = rx_array[6];
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	799b      	ldrb	r3, [r3, #6]
 8001942:	737b      	strb	r3, [r7, #13]
	uint8_t received_value = 0;
 8001944:	2300      	movs	r3, #0
 8001946:	73fb      	strb	r3, [r7, #15]
	if(length > 9){
 8001948:	78fb      	ldrb	r3, [r7, #3]
 800194a:	2b09      	cmp	r3, #9
 800194c:	d92c      	bls.n	80019a8 <UART_Set_Output_Parameter+0x7c>
		uint8_t val1 = rx_array[7];
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	79db      	ldrb	r3, [r3, #7]
 8001952:	733b      	strb	r3, [r7, #12]
		uint8_t val2 = rx_array[8];
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	7a1b      	ldrb	r3, [r3, #8]
 8001958:	72fb      	strb	r3, [r7, #11]
		uint8_t val3 = rx_array[9];
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	7a5b      	ldrb	r3, [r3, #9]
 800195e:	72bb      	strb	r3, [r7, #10]
		received_value += val0*1000;
 8001960:	7b7b      	ldrb	r3, [r7, #13]
 8001962:	461a      	mov	r2, r3
 8001964:	009b      	lsls	r3, r3, #2
 8001966:	1ad3      	subs	r3, r2, r3
 8001968:	00db      	lsls	r3, r3, #3
 800196a:	b2da      	uxtb	r2, r3
 800196c:	7bfb      	ldrb	r3, [r7, #15]
 800196e:	4413      	add	r3, r2
 8001970:	73fb      	strb	r3, [r7, #15]
		received_value += val1*100;
 8001972:	7b3b      	ldrb	r3, [r7, #12]
 8001974:	461a      	mov	r2, r3
 8001976:	0092      	lsls	r2, r2, #2
 8001978:	4413      	add	r3, r2
 800197a:	461a      	mov	r2, r3
 800197c:	0091      	lsls	r1, r2, #2
 800197e:	461a      	mov	r2, r3
 8001980:	460b      	mov	r3, r1
 8001982:	4413      	add	r3, r2
 8001984:	009b      	lsls	r3, r3, #2
 8001986:	b2da      	uxtb	r2, r3
 8001988:	7bfb      	ldrb	r3, [r7, #15]
 800198a:	4413      	add	r3, r2
 800198c:	73fb      	strb	r3, [r7, #15]
		received_value += val2*10;
 800198e:	7afb      	ldrb	r3, [r7, #11]
 8001990:	461a      	mov	r2, r3
 8001992:	0092      	lsls	r2, r2, #2
 8001994:	4413      	add	r3, r2
 8001996:	005b      	lsls	r3, r3, #1
 8001998:	b2da      	uxtb	r2, r3
 800199a:	7bfb      	ldrb	r3, [r7, #15]
 800199c:	4413      	add	r3, r2
 800199e:	73fb      	strb	r3, [r7, #15]
		received_value += val3;
 80019a0:	7bfa      	ldrb	r2, [r7, #15]
 80019a2:	7abb      	ldrb	r3, [r7, #10]
 80019a4:	4413      	add	r3, r2
 80019a6:	73fb      	strb	r3, [r7, #15]
	}
	switch(param){
 80019a8:	7bbb      	ldrb	r3, [r7, #14]
 80019aa:	3b61      	subs	r3, #97	; 0x61
 80019ac:	2b13      	cmp	r3, #19
 80019ae:	d842      	bhi.n	8001a36 <UART_Set_Output_Parameter+0x10a>
 80019b0:	a201      	add	r2, pc, #4	; (adr r2, 80019b8 <UART_Set_Output_Parameter+0x8c>)
 80019b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019b6:	bf00      	nop
 80019b8:	08001a13 	.word	0x08001a13
 80019bc:	08001a37 	.word	0x08001a37
 80019c0:	08001a37 	.word	0x08001a37
 80019c4:	08001a37 	.word	0x08001a37
 80019c8:	08001a37 	.word	0x08001a37
 80019cc:	08001a2b 	.word	0x08001a2b
 80019d0:	08001a37 	.word	0x08001a37
 80019d4:	08001a37 	.word	0x08001a37
 80019d8:	08001a37 	.word	0x08001a37
 80019dc:	08001a37 	.word	0x08001a37
 80019e0:	08001a37 	.word	0x08001a37
 80019e4:	08001a37 	.word	0x08001a37
 80019e8:	08001a37 	.word	0x08001a37
 80019ec:	08001a37 	.word	0x08001a37
 80019f0:	08001a1f 	.word	0x08001a1f
 80019f4:	08001a37 	.word	0x08001a37
 80019f8:	08001a37 	.word	0x08001a37
 80019fc:	08001a37 	.word	0x08001a37
 8001a00:	08001a37 	.word	0x08001a37
 8001a04:	08001a09 	.word	0x08001a09
//			}else if(val0 == 's'){
//				OutputState.Mode = s;
//			}else if(val0 == 'p'){
//				OutputState.Mode = p;
//			}
			OutputState.Mode = val0; // TODO: This might break! Need to test and try casting to OutputMode type
 8001a08:	4a0e      	ldr	r2, [pc, #56]	; (8001a44 <UART_Set_Output_Parameter+0x118>)
 8001a0a:	7b7b      	ldrb	r3, [r7, #13]
 8001a0c:	f882 3195 	strb.w	r3, [r2, #405]	; 0x195
			break;
 8001a10:	e012      	b.n	8001a38 <UART_Set_Output_Parameter+0x10c>
		case 'a':
			// Amplitude
			OutputState.Amplitude = received_value;
 8001a12:	7bfb      	ldrb	r3, [r7, #15]
 8001a14:	b29a      	uxth	r2, r3
 8001a16:	4b0b      	ldr	r3, [pc, #44]	; (8001a44 <UART_Set_Output_Parameter+0x118>)
 8001a18:	f8a3 2196 	strh.w	r2, [r3, #406]	; 0x196
			break;
 8001a1c:	e00c      	b.n	8001a38 <UART_Set_Output_Parameter+0x10c>
		case 'o':
			// Offset
			OutputState.Offset = received_value;
 8001a1e:	7bfb      	ldrb	r3, [r7, #15]
 8001a20:	b29a      	uxth	r2, r3
 8001a22:	4b08      	ldr	r3, [pc, #32]	; (8001a44 <UART_Set_Output_Parameter+0x118>)
 8001a24:	f8a3 219c 	strh.w	r2, [r3, #412]	; 0x19c
			break;
 8001a28:	e006      	b.n	8001a38 <UART_Set_Output_Parameter+0x10c>
		case 'f':
			// Frequency
			OutputState.Frequency = received_value;
 8001a2a:	7bfb      	ldrb	r3, [r7, #15]
 8001a2c:	b29a      	uxth	r2, r3
 8001a2e:	4b05      	ldr	r3, [pc, #20]	; (8001a44 <UART_Set_Output_Parameter+0x118>)
 8001a30:	f8a3 2198 	strh.w	r2, [r3, #408]	; 0x198
			break;
 8001a34:	e000      	b.n	8001a38 <UART_Set_Output_Parameter+0x10c>
		case 'c':
			// Temperature
			break;
		default:
			// Problems
			break;
 8001a36:	bf00      	nop
	}
}
 8001a38:	bf00      	nop
 8001a3a:	3714      	adds	r7, #20
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a42:	4770      	bx	lr
 8001a44:	20000834 	.word	0x20000834

08001a48 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001a48:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001a80 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001a4c:	480d      	ldr	r0, [pc, #52]	; (8001a84 <LoopForever+0x6>)
  ldr r1, =_edata
 8001a4e:	490e      	ldr	r1, [pc, #56]	; (8001a88 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001a50:	4a0e      	ldr	r2, [pc, #56]	; (8001a8c <LoopForever+0xe>)
  movs r3, #0
 8001a52:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a54:	e002      	b.n	8001a5c <LoopCopyDataInit>

08001a56 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a56:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a58:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a5a:	3304      	adds	r3, #4

08001a5c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a5c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a5e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a60:	d3f9      	bcc.n	8001a56 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a62:	4a0b      	ldr	r2, [pc, #44]	; (8001a90 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001a64:	4c0b      	ldr	r4, [pc, #44]	; (8001a94 <LoopForever+0x16>)
  movs r3, #0
 8001a66:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a68:	e001      	b.n	8001a6e <LoopFillZerobss>

08001a6a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a6a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a6c:	3204      	adds	r2, #4

08001a6e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a6e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a70:	d3fb      	bcc.n	8001a6a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001a72:	f7ff fcab 	bl	80013cc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001a76:	f005 fa41 	bl	8006efc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001a7a:	f7fe feed 	bl	8000858 <main>

08001a7e <LoopForever>:

LoopForever:
    b LoopForever
 8001a7e:	e7fe      	b.n	8001a7e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001a80:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001a84:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a88:	2000001c 	.word	0x2000001c
  ldr r2, =_sidata
 8001a8c:	08006fe4 	.word	0x08006fe4
  ldr r2, =_sbss
 8001a90:	2000001c 	.word	0x2000001c
  ldr r4, =_ebss
 8001a94:	20000ba8 	.word	0x20000ba8

08001a98 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001a98:	e7fe      	b.n	8001a98 <ADC1_2_IRQHandler>
	...

08001a9c <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001aa0:	4b08      	ldr	r3, [pc, #32]	; (8001ac4 <HAL_Init+0x28>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	4a07      	ldr	r2, [pc, #28]	; (8001ac4 <HAL_Init+0x28>)
 8001aa6:	f043 0310 	orr.w	r3, r3, #16
 8001aaa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001aac:	2003      	movs	r0, #3
 8001aae:	f001 faff 	bl	80030b0 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001ab2:	2000      	movs	r0, #0
 8001ab4:	f000 f808 	bl	8001ac8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ab8:	f7ff fab8 	bl	800102c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001abc:	2300      	movs	r3, #0
}
 8001abe:	4618      	mov	r0, r3
 8001ac0:	bd80      	pop	{r7, pc}
 8001ac2:	bf00      	nop
 8001ac4:	40022000 	.word	0x40022000

08001ac8 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b082      	sub	sp, #8
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001ad0:	4b12      	ldr	r3, [pc, #72]	; (8001b1c <HAL_InitTick+0x54>)
 8001ad2:	681a      	ldr	r2, [r3, #0]
 8001ad4:	4b12      	ldr	r3, [pc, #72]	; (8001b20 <HAL_InitTick+0x58>)
 8001ad6:	781b      	ldrb	r3, [r3, #0]
 8001ad8:	4619      	mov	r1, r3
 8001ada:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001ade:	fbb3 f3f1 	udiv	r3, r3, r1
 8001ae2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	f001 fb17 	bl	800311a <HAL_SYSTICK_Config>
 8001aec:	4603      	mov	r3, r0
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d001      	beq.n	8001af6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001af2:	2301      	movs	r3, #1
 8001af4:	e00e      	b.n	8001b14 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	2b0f      	cmp	r3, #15
 8001afa:	d80a      	bhi.n	8001b12 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001afc:	2200      	movs	r2, #0
 8001afe:	6879      	ldr	r1, [r7, #4]
 8001b00:	f04f 30ff 	mov.w	r0, #4294967295
 8001b04:	f001 fadf 	bl	80030c6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b08:	4a06      	ldr	r2, [pc, #24]	; (8001b24 <HAL_InitTick+0x5c>)
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001b0e:	2300      	movs	r3, #0
 8001b10:	e000      	b.n	8001b14 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001b12:	2301      	movs	r3, #1
}
 8001b14:	4618      	mov	r0, r3
 8001b16:	3708      	adds	r7, #8
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	bd80      	pop	{r7, pc}
 8001b1c:	20000010 	.word	0x20000010
 8001b20:	20000018 	.word	0x20000018
 8001b24:	20000014 	.word	0x20000014

08001b28 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b2c:	4b06      	ldr	r3, [pc, #24]	; (8001b48 <HAL_IncTick+0x20>)
 8001b2e:	781b      	ldrb	r3, [r3, #0]
 8001b30:	461a      	mov	r2, r3
 8001b32:	4b06      	ldr	r3, [pc, #24]	; (8001b4c <HAL_IncTick+0x24>)
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	4413      	add	r3, r2
 8001b38:	4a04      	ldr	r2, [pc, #16]	; (8001b4c <HAL_IncTick+0x24>)
 8001b3a:	6013      	str	r3, [r2, #0]
}
 8001b3c:	bf00      	nop
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b44:	4770      	bx	lr
 8001b46:	bf00      	nop
 8001b48:	20000018 	.word	0x20000018
 8001b4c:	20000ba4 	.word	0x20000ba4

08001b50 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b50:	b480      	push	{r7}
 8001b52:	af00      	add	r7, sp, #0
  return uwTick;  
 8001b54:	4b03      	ldr	r3, [pc, #12]	; (8001b64 <HAL_GetTick+0x14>)
 8001b56:	681b      	ldr	r3, [r3, #0]
}
 8001b58:	4618      	mov	r0, r3
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b60:	4770      	bx	lr
 8001b62:	bf00      	nop
 8001b64:	20000ba4 	.word	0x20000ba4

08001b68 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b084      	sub	sp, #16
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b70:	f7ff ffee 	bl	8001b50 <HAL_GetTick>
 8001b74:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b80:	d005      	beq.n	8001b8e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001b82:	4b09      	ldr	r3, [pc, #36]	; (8001ba8 <HAL_Delay+0x40>)
 8001b84:	781b      	ldrb	r3, [r3, #0]
 8001b86:	461a      	mov	r2, r3
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	4413      	add	r3, r2
 8001b8c:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8001b8e:	bf00      	nop
 8001b90:	f7ff ffde 	bl	8001b50 <HAL_GetTick>
 8001b94:	4602      	mov	r2, r0
 8001b96:	68bb      	ldr	r3, [r7, #8]
 8001b98:	1ad3      	subs	r3, r2, r3
 8001b9a:	68fa      	ldr	r2, [r7, #12]
 8001b9c:	429a      	cmp	r2, r3
 8001b9e:	d8f7      	bhi.n	8001b90 <HAL_Delay+0x28>
  {
  }
}
 8001ba0:	bf00      	nop
 8001ba2:	3710      	adds	r7, #16
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	bd80      	pop	{r7, pc}
 8001ba8:	20000018 	.word	0x20000018

08001bac <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b09a      	sub	sp, #104	; 0x68
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d101      	bne.n	8001bcc <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8001bc8:	2301      	movs	r3, #1
 8001bca:	e1e3      	b.n	8001f94 <HAL_ADC_Init+0x3e8>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	691b      	ldr	r3, [r3, #16]
 8001bd0:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bd6:	f003 0310 	and.w	r3, r3, #16
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d176      	bne.n	8001ccc <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d152      	bne.n	8001c8c <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	2200      	movs	r2, #0
 8001bea:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	2200      	movs	r2, #0
 8001bf0:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001c00:	6878      	ldr	r0, [r7, #4]
 8001c02:	f7ff fa37 	bl	8001074 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	689b      	ldr	r3, [r3, #8]
 8001c0c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d13b      	bne.n	8001c8c <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8001c14:	6878      	ldr	r0, [r7, #4]
 8001c16:	f001 f861 	bl	8002cdc <ADC_Disable>
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c24:	f003 0310 	and.w	r3, r3, #16
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d12f      	bne.n	8001c8c <HAL_ADC_Init+0xe0>
 8001c2c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d12b      	bne.n	8001c8c <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c38:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001c3c:	f023 0302 	bic.w	r3, r3, #2
 8001c40:	f043 0202 	orr.w	r2, r3, #2
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	689a      	ldr	r2, [r3, #8]
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001c56:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	689a      	ldr	r2, [r3, #8]
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001c66:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001c68:	4b92      	ldr	r3, [pc, #584]	; (8001eb4 <HAL_ADC_Init+0x308>)
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	4a92      	ldr	r2, [pc, #584]	; (8001eb8 <HAL_ADC_Init+0x30c>)
 8001c6e:	fba2 2303 	umull	r2, r3, r2, r3
 8001c72:	0c9a      	lsrs	r2, r3, #18
 8001c74:	4613      	mov	r3, r2
 8001c76:	009b      	lsls	r3, r3, #2
 8001c78:	4413      	add	r3, r2
 8001c7a:	005b      	lsls	r3, r3, #1
 8001c7c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001c7e:	e002      	b.n	8001c86 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8001c80:	68bb      	ldr	r3, [r7, #8]
 8001c82:	3b01      	subs	r3, #1
 8001c84:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001c86:	68bb      	ldr	r3, [r7, #8]
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d1f9      	bne.n	8001c80 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	689b      	ldr	r3, [r3, #8]
 8001c92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d007      	beq.n	8001caa <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	689b      	ldr	r3, [r3, #8]
 8001ca0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8001ca4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001ca8:	d110      	bne.n	8001ccc <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cae:	f023 0312 	bic.w	r3, r3, #18
 8001cb2:	f043 0210 	orr.w	r2, r3, #16
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cbe:	f043 0201 	orr.w	r2, r3, #1
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 8001cc6:	2301      	movs	r3, #1
 8001cc8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cd0:	f003 0310 	and.w	r3, r3, #16
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	f040 8150 	bne.w	8001f7a <HAL_ADC_Init+0x3ce>
 8001cda:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	f040 814b 	bne.w	8001f7a <HAL_ADC_Init+0x3ce>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	689b      	ldr	r3, [r3, #8]
 8001cea:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	f040 8143 	bne.w	8001f7a <HAL_ADC_Init+0x3ce>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cf8:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001cfc:	f043 0202 	orr.w	r2, r3, #2
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001d0c:	d004      	beq.n	8001d18 <HAL_ADC_Init+0x16c>
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	4a6a      	ldr	r2, [pc, #424]	; (8001ebc <HAL_ADC_Init+0x310>)
 8001d14:	4293      	cmp	r3, r2
 8001d16:	d101      	bne.n	8001d1c <HAL_ADC_Init+0x170>
 8001d18:	4b69      	ldr	r3, [pc, #420]	; (8001ec0 <HAL_ADC_Init+0x314>)
 8001d1a:	e000      	b.n	8001d1e <HAL_ADC_Init+0x172>
 8001d1c:	4b69      	ldr	r3, [pc, #420]	; (8001ec4 <HAL_ADC_Init+0x318>)
 8001d1e:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001d28:	d102      	bne.n	8001d30 <HAL_ADC_Init+0x184>
 8001d2a:	4b64      	ldr	r3, [pc, #400]	; (8001ebc <HAL_ADC_Init+0x310>)
 8001d2c:	60fb      	str	r3, [r7, #12]
 8001d2e:	e01a      	b.n	8001d66 <HAL_ADC_Init+0x1ba>
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	4a61      	ldr	r2, [pc, #388]	; (8001ebc <HAL_ADC_Init+0x310>)
 8001d36:	4293      	cmp	r3, r2
 8001d38:	d103      	bne.n	8001d42 <HAL_ADC_Init+0x196>
 8001d3a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001d3e:	60fb      	str	r3, [r7, #12]
 8001d40:	e011      	b.n	8001d66 <HAL_ADC_Init+0x1ba>
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	4a60      	ldr	r2, [pc, #384]	; (8001ec8 <HAL_ADC_Init+0x31c>)
 8001d48:	4293      	cmp	r3, r2
 8001d4a:	d102      	bne.n	8001d52 <HAL_ADC_Init+0x1a6>
 8001d4c:	4b5f      	ldr	r3, [pc, #380]	; (8001ecc <HAL_ADC_Init+0x320>)
 8001d4e:	60fb      	str	r3, [r7, #12]
 8001d50:	e009      	b.n	8001d66 <HAL_ADC_Init+0x1ba>
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	4a5d      	ldr	r2, [pc, #372]	; (8001ecc <HAL_ADC_Init+0x320>)
 8001d58:	4293      	cmp	r3, r2
 8001d5a:	d102      	bne.n	8001d62 <HAL_ADC_Init+0x1b6>
 8001d5c:	4b5a      	ldr	r3, [pc, #360]	; (8001ec8 <HAL_ADC_Init+0x31c>)
 8001d5e:	60fb      	str	r3, [r7, #12]
 8001d60:	e001      	b.n	8001d66 <HAL_ADC_Init+0x1ba>
 8001d62:	2300      	movs	r3, #0
 8001d64:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	689b      	ldr	r3, [r3, #8]
 8001d6c:	f003 0303 	and.w	r3, r3, #3
 8001d70:	2b01      	cmp	r3, #1
 8001d72:	d108      	bne.n	8001d86 <HAL_ADC_Init+0x1da>
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	f003 0301 	and.w	r3, r3, #1
 8001d7e:	2b01      	cmp	r3, #1
 8001d80:	d101      	bne.n	8001d86 <HAL_ADC_Init+0x1da>
 8001d82:	2301      	movs	r3, #1
 8001d84:	e000      	b.n	8001d88 <HAL_ADC_Init+0x1dc>
 8001d86:	2300      	movs	r3, #0
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d11c      	bne.n	8001dc6 <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001d8c:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d010      	beq.n	8001db4 <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	689b      	ldr	r3, [r3, #8]
 8001d96:	f003 0303 	and.w	r3, r3, #3
 8001d9a:	2b01      	cmp	r3, #1
 8001d9c:	d107      	bne.n	8001dae <HAL_ADC_Init+0x202>
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	f003 0301 	and.w	r3, r3, #1
 8001da6:	2b01      	cmp	r3, #1
 8001da8:	d101      	bne.n	8001dae <HAL_ADC_Init+0x202>
 8001daa:	2301      	movs	r3, #1
 8001dac:	e000      	b.n	8001db0 <HAL_ADC_Init+0x204>
 8001dae:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d108      	bne.n	8001dc6 <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8001db4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001db6:	689b      	ldr	r3, [r3, #8]
 8001db8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	685b      	ldr	r3, [r3, #4]
 8001dc0:	431a      	orrs	r2, r3
 8001dc2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001dc4:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	7e5b      	ldrb	r3, [r3, #25]
 8001dca:	035b      	lsls	r3, r3, #13
 8001dcc:	687a      	ldr	r2, [r7, #4]
 8001dce:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001dd0:	2a01      	cmp	r2, #1
 8001dd2:	d002      	beq.n	8001dda <HAL_ADC_Init+0x22e>
 8001dd4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001dd8:	e000      	b.n	8001ddc <HAL_ADC_Init+0x230>
 8001dda:	2200      	movs	r2, #0
 8001ddc:	431a      	orrs	r2, r3
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	68db      	ldr	r3, [r3, #12]
 8001de2:	431a      	orrs	r2, r3
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	689b      	ldr	r3, [r3, #8]
 8001de8:	4313      	orrs	r3, r2
 8001dea:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001dec:	4313      	orrs	r3, r2
 8001dee:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001df6:	2b01      	cmp	r3, #1
 8001df8:	d11b      	bne.n	8001e32 <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	7e5b      	ldrb	r3, [r3, #25]
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d109      	bne.n	8001e16 <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e06:	3b01      	subs	r3, #1
 8001e08:	045a      	lsls	r2, r3, #17
 8001e0a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001e0c:	4313      	orrs	r3, r2
 8001e0e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e12:	663b      	str	r3, [r7, #96]	; 0x60
 8001e14:	e00d      	b.n	8001e32 <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e1a:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8001e1e:	f043 0220 	orr.w	r2, r3, #32
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e2a:	f043 0201 	orr.w	r2, r3, #1
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e36:	2b01      	cmp	r3, #1
 8001e38:	d054      	beq.n	8001ee4 <HAL_ADC_Init+0x338>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	4a22      	ldr	r2, [pc, #136]	; (8001ec8 <HAL_ADC_Init+0x31c>)
 8001e40:	4293      	cmp	r3, r2
 8001e42:	d004      	beq.n	8001e4e <HAL_ADC_Init+0x2a2>
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	4a20      	ldr	r2, [pc, #128]	; (8001ecc <HAL_ADC_Init+0x320>)
 8001e4a:	4293      	cmp	r3, r2
 8001e4c:	d140      	bne.n	8001ed0 <HAL_ADC_Init+0x324>
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e52:	f5b3 7f30 	cmp.w	r3, #704	; 0x2c0
 8001e56:	d02a      	beq.n	8001eae <HAL_ADC_Init+0x302>
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e5c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001e60:	d022      	beq.n	8001ea8 <HAL_ADC_Init+0x2fc>
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e66:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 8001e6a:	d01a      	beq.n	8001ea2 <HAL_ADC_Init+0x2f6>
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e70:	f5b3 5f8a 	cmp.w	r3, #4416	; 0x1140
 8001e74:	d012      	beq.n	8001e9c <HAL_ADC_Init+0x2f0>
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e7a:	f5b3 5f84 	cmp.w	r3, #4224	; 0x1080
 8001e7e:	d00a      	beq.n	8001e96 <HAL_ADC_Init+0x2ea>
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e84:	f5b3 5f86 	cmp.w	r3, #4288	; 0x10c0
 8001e88:	d002      	beq.n	8001e90 <HAL_ADC_Init+0x2e4>
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e8e:	e023      	b.n	8001ed8 <HAL_ADC_Init+0x32c>
 8001e90:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8001e94:	e020      	b.n	8001ed8 <HAL_ADC_Init+0x32c>
 8001e96:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8001e9a:	e01d      	b.n	8001ed8 <HAL_ADC_Init+0x32c>
 8001e9c:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8001ea0:	e01a      	b.n	8001ed8 <HAL_ADC_Init+0x32c>
 8001ea2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001ea6:	e017      	b.n	8001ed8 <HAL_ADC_Init+0x32c>
 8001ea8:	f44f 7330 	mov.w	r3, #704	; 0x2c0
 8001eac:	e014      	b.n	8001ed8 <HAL_ADC_Init+0x32c>
 8001eae:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 8001eb2:	e011      	b.n	8001ed8 <HAL_ADC_Init+0x32c>
 8001eb4:	20000010 	.word	0x20000010
 8001eb8:	431bde83 	.word	0x431bde83
 8001ebc:	50000100 	.word	0x50000100
 8001ec0:	50000300 	.word	0x50000300
 8001ec4:	50000700 	.word	0x50000700
 8001ec8:	50000400 	.word	0x50000400
 8001ecc:	50000500 	.word	0x50000500
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ed4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001ed8:	687a      	ldr	r2, [r7, #4]
 8001eda:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001edc:	4313      	orrs	r3, r2
 8001ede:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001ee0:	4313      	orrs	r3, r2
 8001ee2:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	689b      	ldr	r3, [r3, #8]
 8001eea:	f003 030c 	and.w	r3, r3, #12
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d114      	bne.n	8001f1c <HAL_ADC_Init+0x370>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	68db      	ldr	r3, [r3, #12]
 8001ef8:	687a      	ldr	r2, [r7, #4]
 8001efa:	6812      	ldr	r2, [r2, #0]
 8001efc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001f00:	f023 0302 	bic.w	r3, r3, #2
 8001f04:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	7e1b      	ldrb	r3, [r3, #24]
 8001f0a:	039a      	lsls	r2, r3, #14
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001f12:	005b      	lsls	r3, r3, #1
 8001f14:	4313      	orrs	r3, r2
 8001f16:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001f18:	4313      	orrs	r3, r2
 8001f1a:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	68da      	ldr	r2, [r3, #12]
 8001f22:	4b1e      	ldr	r3, [pc, #120]	; (8001f9c <HAL_ADC_Init+0x3f0>)
 8001f24:	4013      	ands	r3, r2
 8001f26:	687a      	ldr	r2, [r7, #4]
 8001f28:	6812      	ldr	r2, [r2, #0]
 8001f2a:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8001f2c:	430b      	orrs	r3, r1
 8001f2e:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	691b      	ldr	r3, [r3, #16]
 8001f34:	2b01      	cmp	r3, #1
 8001f36:	d10c      	bne.n	8001f52 <HAL_ADC_Init+0x3a6>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f3e:	f023 010f 	bic.w	r1, r3, #15
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	69db      	ldr	r3, [r3, #28]
 8001f46:	1e5a      	subs	r2, r3, #1
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	430a      	orrs	r2, r1
 8001f4e:	631a      	str	r2, [r3, #48]	; 0x30
 8001f50:	e007      	b.n	8001f62 <HAL_ADC_Init+0x3b6>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	f022 020f 	bic.w	r2, r2, #15
 8001f60:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	2200      	movs	r2, #0
 8001f66:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f6c:	f023 0303 	bic.w	r3, r3, #3
 8001f70:	f043 0201 	orr.w	r2, r3, #1
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	641a      	str	r2, [r3, #64]	; 0x40
 8001f78:	e00a      	b.n	8001f90 <HAL_ADC_Init+0x3e4>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f7e:	f023 0312 	bic.w	r3, r3, #18
 8001f82:	f043 0210 	orr.w	r2, r3, #16
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8001f8a:	2301      	movs	r3, #1
 8001f8c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8001f90:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8001f94:	4618      	mov	r0, r3
 8001f96:	3768      	adds	r7, #104	; 0x68
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	bd80      	pop	{r7, pc}
 8001f9c:	fff0c007 	.word	0xfff0c007

08001fa0 <HAL_ADC_Start>:
  *         if ADC is master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b084      	sub	sp, #16
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001fa8:	2300      	movs	r3, #0
 8001faa:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	689b      	ldr	r3, [r3, #8]
 8001fb2:	f003 0304 	and.w	r3, r3, #4
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	f040 80f9 	bne.w	80021ae <HAL_ADC_Start+0x20e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001fc2:	2b01      	cmp	r3, #1
 8001fc4:	d101      	bne.n	8001fca <HAL_ADC_Start+0x2a>
 8001fc6:	2302      	movs	r3, #2
 8001fc8:	e0f4      	b.n	80021b4 <HAL_ADC_Start+0x214>
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	2201      	movs	r2, #1
 8001fce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001fd2:	6878      	ldr	r0, [r7, #4]
 8001fd4:	f000 fe1e 	bl	8002c14 <ADC_Enable>
 8001fd8:	4603      	mov	r3, r0
 8001fda:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001fdc:	7bfb      	ldrb	r3, [r7, #15]
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	f040 80e0 	bne.w	80021a4 <HAL_ADC_Start+0x204>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fe8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001fec:	f023 0301 	bic.w	r3, r3, #1
 8001ff0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Set group injected state (from auto-injection) and multimode state   */
      /* for all cases of multimode: independent mode, multimode ADC master   */
      /* or multimode ADC slave (for devices with several ADCs):              */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002000:	d004      	beq.n	800200c <HAL_ADC_Start+0x6c>
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	4a6d      	ldr	r2, [pc, #436]	; (80021bc <HAL_ADC_Start+0x21c>)
 8002008:	4293      	cmp	r3, r2
 800200a:	d106      	bne.n	800201a <HAL_ADC_Start+0x7a>
 800200c:	4b6c      	ldr	r3, [pc, #432]	; (80021c0 <HAL_ADC_Start+0x220>)
 800200e:	689b      	ldr	r3, [r3, #8]
 8002010:	f003 031f 	and.w	r3, r3, #31
 8002014:	2b00      	cmp	r3, #0
 8002016:	d010      	beq.n	800203a <HAL_ADC_Start+0x9a>
 8002018:	e005      	b.n	8002026 <HAL_ADC_Start+0x86>
 800201a:	4b6a      	ldr	r3, [pc, #424]	; (80021c4 <HAL_ADC_Start+0x224>)
 800201c:	689b      	ldr	r3, [r3, #8]
 800201e:	f003 031f 	and.w	r3, r3, #31
 8002022:	2b00      	cmp	r3, #0
 8002024:	d009      	beq.n	800203a <HAL_ADC_Start+0x9a>
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800202e:	d004      	beq.n	800203a <HAL_ADC_Start+0x9a>
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	4a64      	ldr	r2, [pc, #400]	; (80021c8 <HAL_ADC_Start+0x228>)
 8002036:	4293      	cmp	r3, r2
 8002038:	d115      	bne.n	8002066 <HAL_ADC_Start+0xc6>
      {
        /* Set ADC state (ADC independent or master) */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800203e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	68db      	ldr	r3, [r3, #12]
 800204c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002050:	2b00      	cmp	r3, #0
 8002052:	d036      	beq.n	80020c2 <HAL_ADC_Start+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002058:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800205c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	641a      	str	r2, [r3, #64]	; 0x40
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8002064:	e02d      	b.n	80020c2 <HAL_ADC_Start+0x122>
        }
      }
      else
      {
        /* Set ADC state (ADC slave) */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800206a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800207a:	d004      	beq.n	8002086 <HAL_ADC_Start+0xe6>
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	4a4e      	ldr	r2, [pc, #312]	; (80021bc <HAL_ADC_Start+0x21c>)
 8002082:	4293      	cmp	r3, r2
 8002084:	d10a      	bne.n	800209c <HAL_ADC_Start+0xfc>
 8002086:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800208a:	68db      	ldr	r3, [r3, #12]
 800208c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002090:	2b00      	cmp	r3, #0
 8002092:	bf14      	ite	ne
 8002094:	2301      	movne	r3, #1
 8002096:	2300      	moveq	r3, #0
 8002098:	b2db      	uxtb	r3, r3
 800209a:	e008      	b.n	80020ae <HAL_ADC_Start+0x10e>
 800209c:	4b4a      	ldr	r3, [pc, #296]	; (80021c8 <HAL_ADC_Start+0x228>)
 800209e:	68db      	ldr	r3, [r3, #12]
 80020a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	bf14      	ite	ne
 80020a8:	2301      	movne	r3, #1
 80020aa:	2300      	moveq	r3, #0
 80020ac:	b2db      	uxtb	r3, r3
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d007      	beq.n	80020c2 <HAL_ADC_Start+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020b6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80020ba:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	641a      	str	r2, [r3, #64]	; 0x40
        }
      }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020c6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80020ca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80020ce:	d106      	bne.n	80020de <HAL_ADC_Start+0x13e>
      {
        /* Reset ADC error code fields related to conversions on group regular*/
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020d4:	f023 0206 	bic.w	r2, r3, #6
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	645a      	str	r2, [r3, #68]	; 0x44
 80020dc:	e002      	b.n	80020e4 <HAL_ADC_Start+0x144>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	2200      	movs	r2, #0
 80020e2:	645a      	str	r2, [r3, #68]	; 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	2200      	movs	r2, #0
 80020e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	221c      	movs	r2, #28
 80020f2:	601a      	str	r2, [r3, #0]
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80020fc:	d004      	beq.n	8002108 <HAL_ADC_Start+0x168>
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	4a2e      	ldr	r2, [pc, #184]	; (80021bc <HAL_ADC_Start+0x21c>)
 8002104:	4293      	cmp	r3, r2
 8002106:	d106      	bne.n	8002116 <HAL_ADC_Start+0x176>
 8002108:	4b2d      	ldr	r3, [pc, #180]	; (80021c0 <HAL_ADC_Start+0x220>)
 800210a:	689b      	ldr	r3, [r3, #8]
 800210c:	f003 031f 	and.w	r3, r3, #31
 8002110:	2b00      	cmp	r3, #0
 8002112:	d03e      	beq.n	8002192 <HAL_ADC_Start+0x1f2>
 8002114:	e005      	b.n	8002122 <HAL_ADC_Start+0x182>
 8002116:	4b2b      	ldr	r3, [pc, #172]	; (80021c4 <HAL_ADC_Start+0x224>)
 8002118:	689b      	ldr	r3, [r3, #8]
 800211a:	f003 031f 	and.w	r3, r3, #31
 800211e:	2b00      	cmp	r3, #0
 8002120:	d037      	beq.n	8002192 <HAL_ADC_Start+0x1f2>
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800212a:	d004      	beq.n	8002136 <HAL_ADC_Start+0x196>
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	4a22      	ldr	r2, [pc, #136]	; (80021bc <HAL_ADC_Start+0x21c>)
 8002132:	4293      	cmp	r3, r2
 8002134:	d106      	bne.n	8002144 <HAL_ADC_Start+0x1a4>
 8002136:	4b22      	ldr	r3, [pc, #136]	; (80021c0 <HAL_ADC_Start+0x220>)
 8002138:	689b      	ldr	r3, [r3, #8]
 800213a:	f003 031f 	and.w	r3, r3, #31
 800213e:	2b05      	cmp	r3, #5
 8002140:	d027      	beq.n	8002192 <HAL_ADC_Start+0x1f2>
 8002142:	e005      	b.n	8002150 <HAL_ADC_Start+0x1b0>
 8002144:	4b1f      	ldr	r3, [pc, #124]	; (80021c4 <HAL_ADC_Start+0x224>)
 8002146:	689b      	ldr	r3, [r3, #8]
 8002148:	f003 031f 	and.w	r3, r3, #31
 800214c:	2b05      	cmp	r3, #5
 800214e:	d020      	beq.n	8002192 <HAL_ADC_Start+0x1f2>
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002158:	d004      	beq.n	8002164 <HAL_ADC_Start+0x1c4>
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	4a17      	ldr	r2, [pc, #92]	; (80021bc <HAL_ADC_Start+0x21c>)
 8002160:	4293      	cmp	r3, r2
 8002162:	d106      	bne.n	8002172 <HAL_ADC_Start+0x1d2>
 8002164:	4b16      	ldr	r3, [pc, #88]	; (80021c0 <HAL_ADC_Start+0x220>)
 8002166:	689b      	ldr	r3, [r3, #8]
 8002168:	f003 031f 	and.w	r3, r3, #31
 800216c:	2b09      	cmp	r3, #9
 800216e:	d010      	beq.n	8002192 <HAL_ADC_Start+0x1f2>
 8002170:	e005      	b.n	800217e <HAL_ADC_Start+0x1de>
 8002172:	4b14      	ldr	r3, [pc, #80]	; (80021c4 <HAL_ADC_Start+0x224>)
 8002174:	689b      	ldr	r3, [r3, #8]
 8002176:	f003 031f 	and.w	r3, r3, #31
 800217a:	2b09      	cmp	r3, #9
 800217c:	d009      	beq.n	8002192 <HAL_ADC_Start+0x1f2>
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002186:	d004      	beq.n	8002192 <HAL_ADC_Start+0x1f2>
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	4a0e      	ldr	r2, [pc, #56]	; (80021c8 <HAL_ADC_Start+0x228>)
 800218e:	4293      	cmp	r3, r2
 8002190:	d10f      	bne.n	80021b2 <HAL_ADC_Start+0x212>
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	689a      	ldr	r2, [r3, #8]
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	f042 0204 	orr.w	r2, r2, #4
 80021a0:	609a      	str	r2, [r3, #8]
 80021a2:	e006      	b.n	80021b2 <HAL_ADC_Start+0x212>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	2200      	movs	r2, #0
 80021a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80021ac:	e001      	b.n	80021b2 <HAL_ADC_Start+0x212>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80021ae:	2302      	movs	r3, #2
 80021b0:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80021b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80021b4:	4618      	mov	r0, r3
 80021b6:	3710      	adds	r7, #16
 80021b8:	46bd      	mov	sp, r7
 80021ba:	bd80      	pop	{r7, pc}
 80021bc:	50000100 	.word	0x50000100
 80021c0:	50000300 	.word	0x50000300
 80021c4:	50000700 	.word	0x50000700
 80021c8:	50000400 	.word	0x50000400

080021cc <HAL_ADC_Stop>:
  *         use function @ref HAL_ADCEx_RegularStop().
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b084      	sub	sp, #16
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80021d4:	2300      	movs	r3, #0
 80021d6:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80021de:	2b01      	cmp	r3, #1
 80021e0:	d101      	bne.n	80021e6 <HAL_ADC_Stop+0x1a>
 80021e2:	2302      	movs	r3, #2
 80021e4:	e023      	b.n	800222e <HAL_ADC_Stop+0x62>
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	2201      	movs	r2, #1
 80021ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* 1. Stop potential conversion on going, on regular and injected groups */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 80021ee:	216c      	movs	r1, #108	; 0x6c
 80021f0:	6878      	ldr	r0, [r7, #4]
 80021f2:	f000 fdd9 	bl	8002da8 <ADC_ConversionStop>
 80021f6:	4603      	mov	r3, r0
 80021f8:	73fb      	strb	r3, [r7, #15]
  
  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80021fa:	7bfb      	ldrb	r3, [r7, #15]
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d111      	bne.n	8002224 <HAL_ADC_Stop+0x58>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8002200:	6878      	ldr	r0, [r7, #4]
 8002202:	f000 fd6b 	bl	8002cdc <ADC_Disable>
 8002206:	4603      	mov	r3, r0
 8002208:	73fb      	strb	r3, [r7, #15]
    
    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 800220a:	7bfb      	ldrb	r3, [r7, #15]
 800220c:	2b00      	cmp	r3, #0
 800220e:	d109      	bne.n	8002224 <HAL_ADC_Stop+0x58>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002214:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002218:	f023 0301 	bic.w	r3, r3, #1
 800221c:	f043 0201 	orr.w	r2, r3, #1
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	2200      	movs	r2, #0
 8002228:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 800222c:	7bfb      	ldrb	r3, [r7, #15]
}
 800222e:	4618      	mov	r0, r3
 8002230:	3710      	adds	r7, #16
 8002232:	46bd      	mov	sp, r7
 8002234:	bd80      	pop	{r7, pc}
	...

08002238 <HAL_ADC_PollForConversion>:
  * @note   Depending on init parameter "EOCSelection", flags EOS or EOC is 
  *         checked and cleared depending on autodelay status (bit AUTDLY).     
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b086      	sub	sp, #24
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
 8002240:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_EOC;
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 8002242:	2300      	movs	r3, #0
 8002244:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

/* If end of conversion selected to end of sequence */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	695b      	ldr	r3, [r3, #20]
 800224a:	2b08      	cmp	r3, #8
 800224c:	d102      	bne.n	8002254 <HAL_ADC_PollForConversion+0x1c>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 800224e:	2308      	movs	r3, #8
 8002250:	617b      	str	r3, [r7, #20]
 8002252:	e03a      	b.n	80022ca <HAL_ADC_PollForConversion+0x92>
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800225c:	d004      	beq.n	8002268 <HAL_ADC_PollForConversion+0x30>
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	4a72      	ldr	r2, [pc, #456]	; (800242c <HAL_ADC_PollForConversion+0x1f4>)
 8002264:	4293      	cmp	r3, r2
 8002266:	d101      	bne.n	800226c <HAL_ADC_PollForConversion+0x34>
 8002268:	4b71      	ldr	r3, [pc, #452]	; (8002430 <HAL_ADC_PollForConversion+0x1f8>)
 800226a:	e000      	b.n	800226e <HAL_ADC_PollForConversion+0x36>
 800226c:	4b71      	ldr	r3, [pc, #452]	; (8002434 <HAL_ADC_PollForConversion+0x1fc>)
 800226e:	60fb      	str	r3, [r7, #12]
    
    /* Check DMA configuration, depending on MultiMode set or not */
    if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	689b      	ldr	r3, [r3, #8]
 8002274:	f003 031f 	and.w	r3, r3, #31
 8002278:	2b00      	cmp	r3, #0
 800227a:	d112      	bne.n	80022a2 <HAL_ADC_PollForConversion+0x6a>
    {
      if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	68db      	ldr	r3, [r3, #12]
 8002282:	f003 0301 	and.w	r3, r3, #1
 8002286:	2b01      	cmp	r3, #1
 8002288:	d11d      	bne.n	80022c6 <HAL_ADC_PollForConversion+0x8e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800228e:	f043 0220 	orr.w	r2, r3, #32
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	2200      	movs	r2, #0
 800229a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_ERROR;
 800229e:	2301      	movs	r3, #1
 80022a0:	e0bf      	b.n	8002422 <HAL_ADC_PollForConversion+0x1ea>
      }
    }
    else
    {
      /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	689b      	ldr	r3, [r3, #8]
 80022a6:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d00b      	beq.n	80022c6 <HAL_ADC_PollForConversion+0x8e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022b2:	f043 0220 	orr.w	r2, r3, #32
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	2200      	movs	r2, #0
 80022be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_ERROR;
 80022c2:	2301      	movs	r3, #1
 80022c4:	e0ad      	b.n	8002422 <HAL_ADC_PollForConversion+0x1ea>
      }
    }
    
    tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 80022c6:	230c      	movs	r3, #12
 80022c8:	617b      	str	r3, [r7, #20]
  }
  
  /* Get relevant register CFGR in ADC instance of ADC master or slave      */
  /* in function of multimode state (for devices with multimode             */
  /* available).                                                            */
  if(ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80022d2:	d004      	beq.n	80022de <HAL_ADC_PollForConversion+0xa6>
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	4a54      	ldr	r2, [pc, #336]	; (800242c <HAL_ADC_PollForConversion+0x1f4>)
 80022da:	4293      	cmp	r3, r2
 80022dc:	d106      	bne.n	80022ec <HAL_ADC_PollForConversion+0xb4>
 80022de:	4b54      	ldr	r3, [pc, #336]	; (8002430 <HAL_ADC_PollForConversion+0x1f8>)
 80022e0:	689b      	ldr	r3, [r3, #8]
 80022e2:	f003 031f 	and.w	r3, r3, #31
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d010      	beq.n	800230c <HAL_ADC_PollForConversion+0xd4>
 80022ea:	e005      	b.n	80022f8 <HAL_ADC_PollForConversion+0xc0>
 80022ec:	4b51      	ldr	r3, [pc, #324]	; (8002434 <HAL_ADC_PollForConversion+0x1fc>)
 80022ee:	689b      	ldr	r3, [r3, #8]
 80022f0:	f003 031f 	and.w	r3, r3, #31
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d009      	beq.n	800230c <HAL_ADC_PollForConversion+0xd4>
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002300:	d004      	beq.n	800230c <HAL_ADC_PollForConversion+0xd4>
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	4a4c      	ldr	r2, [pc, #304]	; (8002438 <HAL_ADC_PollForConversion+0x200>)
 8002308:	4293      	cmp	r3, r2
 800230a:	d104      	bne.n	8002316 <HAL_ADC_PollForConversion+0xde>
  {
    tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	68db      	ldr	r3, [r3, #12]
 8002312:	613b      	str	r3, [r7, #16]
 8002314:	e00f      	b.n	8002336 <HAL_ADC_PollForConversion+0xfe>
  }
  else
  {
    tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800231e:	d004      	beq.n	800232a <HAL_ADC_PollForConversion+0xf2>
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	4a41      	ldr	r2, [pc, #260]	; (800242c <HAL_ADC_PollForConversion+0x1f4>)
 8002326:	4293      	cmp	r3, r2
 8002328:	d102      	bne.n	8002330 <HAL_ADC_PollForConversion+0xf8>
 800232a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800232e:	e000      	b.n	8002332 <HAL_ADC_PollForConversion+0xfa>
 8002330:	4b41      	ldr	r3, [pc, #260]	; (8002438 <HAL_ADC_PollForConversion+0x200>)
 8002332:	68db      	ldr	r3, [r3, #12]
 8002334:	613b      	str	r3, [r7, #16]
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();  
 8002336:	f7ff fc0b 	bl	8001b50 <HAL_GetTick>
 800233a:	60b8      	str	r0, [r7, #8]
  
  /* Wait until End of Conversion or End of Sequence flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 800233c:	e021      	b.n	8002382 <HAL_ADC_PollForConversion+0x14a>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 800233e:	683b      	ldr	r3, [r7, #0]
 8002340:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002344:	d01d      	beq.n	8002382 <HAL_ADC_PollForConversion+0x14a>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002346:	683b      	ldr	r3, [r7, #0]
 8002348:	2b00      	cmp	r3, #0
 800234a:	d007      	beq.n	800235c <HAL_ADC_PollForConversion+0x124>
 800234c:	f7ff fc00 	bl	8001b50 <HAL_GetTick>
 8002350:	4602      	mov	r2, r0
 8002352:	68bb      	ldr	r3, [r7, #8]
 8002354:	1ad3      	subs	r3, r2, r3
 8002356:	683a      	ldr	r2, [r7, #0]
 8002358:	429a      	cmp	r2, r3
 800235a:	d212      	bcs.n	8002382 <HAL_ADC_PollForConversion+0x14a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	681a      	ldr	r2, [r3, #0]
 8002362:	697b      	ldr	r3, [r7, #20]
 8002364:	4013      	ands	r3, r2
 8002366:	2b00      	cmp	r3, #0
 8002368:	d10b      	bne.n	8002382 <HAL_ADC_PollForConversion+0x14a>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800236e:	f043 0204 	orr.w	r2, r3, #4
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	2200      	movs	r2, #0
 800237a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_TIMEOUT;
 800237e:	2303      	movs	r3, #3
 8002380:	e04f      	b.n	8002422 <HAL_ADC_PollForConversion+0x1ea>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	681a      	ldr	r2, [r3, #0]
 8002388:	697b      	ldr	r3, [r7, #20]
 800238a:	4013      	ands	r3, r2
 800238c:	2b00      	cmp	r3, #0
 800238e:	d0d6      	beq.n	800233e <HAL_ADC_PollForConversion+0x106>
      }
    }
  }
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002394:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	68db      	ldr	r3, [r3, #12]
 80023a2:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d131      	bne.n	800240e <HAL_ADC_PollForConversion+0x1d6>
     (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )
 80023aa:	693b      	ldr	r3, [r7, #16]
 80023ac:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d12c      	bne.n	800240e <HAL_ADC_PollForConversion+0x1d6>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f003 0308 	and.w	r3, r3, #8
 80023be:	2b08      	cmp	r3, #8
 80023c0:	d125      	bne.n	800240e <HAL_ADC_PollForConversion+0x1d6>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	689b      	ldr	r3, [r3, #8]
 80023c8:	f003 0304 	and.w	r3, r3, #4
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d112      	bne.n	80023f6 <HAL_ADC_PollForConversion+0x1be>
      {        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023d4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	641a      	str	r2, [r3, #64]	; 0x40
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023e0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d112      	bne.n	800240e <HAL_ADC_PollForConversion+0x1d6>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023ec:	f043 0201 	orr.w	r2, r3, #1
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	641a      	str	r2, [r3, #64]	; 0x40
 80023f4:	e00b      	b.n	800240e <HAL_ADC_PollForConversion+0x1d6>
        }
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023fa:	f043 0220 	orr.w	r2, r3, #32
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002406:	f043 0201 	orr.w	r2, r3, #1
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (READ_BIT (tmp_cfgr, ADC_CFGR_AUTDLY) == RESET)
 800240e:	693b      	ldr	r3, [r7, #16]
 8002410:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002414:	2b00      	cmp	r3, #0
 8002416:	d103      	bne.n	8002420 <HAL_ADC_PollForConversion+0x1e8>
  {
    /* Clear regular group conversion flag */
    /* (EOC or EOS depending on HAL ADC initialization parameter) */
    __HAL_ADC_CLEAR_FLAG(hadc, tmp_Flag_EOC);
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	697a      	ldr	r2, [r7, #20]
 800241e:	601a      	str	r2, [r3, #0]
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002420:	2300      	movs	r3, #0
}
 8002422:	4618      	mov	r0, r3
 8002424:	3718      	adds	r7, #24
 8002426:	46bd      	mov	sp, r7
 8002428:	bd80      	pop	{r7, pc}
 800242a:	bf00      	nop
 800242c:	50000100 	.word	0x50000100
 8002430:	50000300 	.word	0x50000300
 8002434:	50000700 	.word	0x50000700
 8002438:	50000400 	.word	0x50000400

0800243c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 800243c:	b480      	push	{r7}
 800243e:	b083      	sub	sp, #12
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]

  /* Note: ADC flag EOC is not cleared here by software because               */
  /*       automatically cleared by hardware when reading register DR.        */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 800244a:	4618      	mov	r0, r3
 800244c:	370c      	adds	r7, #12
 800244e:	46bd      	mov	sp, r7
 8002450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002454:	4770      	bx	lr
	...

08002458 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002458:	b480      	push	{r7}
 800245a:	b09b      	sub	sp, #108	; 0x6c
 800245c:	af00      	add	r7, sp, #0
 800245e:	6078      	str	r0, [r7, #4]
 8002460:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002462:	2300      	movs	r3, #0
 8002464:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8002468:	2300      	movs	r3, #0
 800246a:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002472:	2b01      	cmp	r3, #1
 8002474:	d101      	bne.n	800247a <HAL_ADC_ConfigChannel+0x22>
 8002476:	2302      	movs	r3, #2
 8002478:	e2cb      	b.n	8002a12 <HAL_ADC_ConfigChannel+0x5ba>
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	2201      	movs	r2, #1
 800247e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	689b      	ldr	r3, [r3, #8]
 8002488:	f003 0304 	and.w	r3, r3, #4
 800248c:	2b00      	cmp	r3, #0
 800248e:	f040 82af 	bne.w	80029f0 <HAL_ADC_ConfigChannel+0x598>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 8002492:	683b      	ldr	r3, [r7, #0]
 8002494:	685b      	ldr	r3, [r3, #4]
 8002496:	2b04      	cmp	r3, #4
 8002498:	d81c      	bhi.n	80024d4 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80024a0:	683b      	ldr	r3, [r7, #0]
 80024a2:	685a      	ldr	r2, [r3, #4]
 80024a4:	4613      	mov	r3, r2
 80024a6:	005b      	lsls	r3, r3, #1
 80024a8:	4413      	add	r3, r2
 80024aa:	005b      	lsls	r3, r3, #1
 80024ac:	461a      	mov	r2, r3
 80024ae:	231f      	movs	r3, #31
 80024b0:	4093      	lsls	r3, r2
 80024b2:	43db      	mvns	r3, r3
 80024b4:	4019      	ands	r1, r3
 80024b6:	683b      	ldr	r3, [r7, #0]
 80024b8:	6818      	ldr	r0, [r3, #0]
 80024ba:	683b      	ldr	r3, [r7, #0]
 80024bc:	685a      	ldr	r2, [r3, #4]
 80024be:	4613      	mov	r3, r2
 80024c0:	005b      	lsls	r3, r3, #1
 80024c2:	4413      	add	r3, r2
 80024c4:	005b      	lsls	r3, r3, #1
 80024c6:	fa00 f203 	lsl.w	r2, r0, r3
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	430a      	orrs	r2, r1
 80024d0:	631a      	str	r2, [r3, #48]	; 0x30
 80024d2:	e063      	b.n	800259c <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 80024d4:	683b      	ldr	r3, [r7, #0]
 80024d6:	685b      	ldr	r3, [r3, #4]
 80024d8:	2b09      	cmp	r3, #9
 80024da:	d81e      	bhi.n	800251a <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80024e2:	683b      	ldr	r3, [r7, #0]
 80024e4:	685a      	ldr	r2, [r3, #4]
 80024e6:	4613      	mov	r3, r2
 80024e8:	005b      	lsls	r3, r3, #1
 80024ea:	4413      	add	r3, r2
 80024ec:	005b      	lsls	r3, r3, #1
 80024ee:	3b1e      	subs	r3, #30
 80024f0:	221f      	movs	r2, #31
 80024f2:	fa02 f303 	lsl.w	r3, r2, r3
 80024f6:	43db      	mvns	r3, r3
 80024f8:	4019      	ands	r1, r3
 80024fa:	683b      	ldr	r3, [r7, #0]
 80024fc:	6818      	ldr	r0, [r3, #0]
 80024fe:	683b      	ldr	r3, [r7, #0]
 8002500:	685a      	ldr	r2, [r3, #4]
 8002502:	4613      	mov	r3, r2
 8002504:	005b      	lsls	r3, r3, #1
 8002506:	4413      	add	r3, r2
 8002508:	005b      	lsls	r3, r3, #1
 800250a:	3b1e      	subs	r3, #30
 800250c:	fa00 f203 	lsl.w	r2, r0, r3
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	430a      	orrs	r2, r1
 8002516:	635a      	str	r2, [r3, #52]	; 0x34
 8002518:	e040      	b.n	800259c <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 800251a:	683b      	ldr	r3, [r7, #0]
 800251c:	685b      	ldr	r3, [r3, #4]
 800251e:	2b0e      	cmp	r3, #14
 8002520:	d81e      	bhi.n	8002560 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8002528:	683b      	ldr	r3, [r7, #0]
 800252a:	685a      	ldr	r2, [r3, #4]
 800252c:	4613      	mov	r3, r2
 800252e:	005b      	lsls	r3, r3, #1
 8002530:	4413      	add	r3, r2
 8002532:	005b      	lsls	r3, r3, #1
 8002534:	3b3c      	subs	r3, #60	; 0x3c
 8002536:	221f      	movs	r2, #31
 8002538:	fa02 f303 	lsl.w	r3, r2, r3
 800253c:	43db      	mvns	r3, r3
 800253e:	4019      	ands	r1, r3
 8002540:	683b      	ldr	r3, [r7, #0]
 8002542:	6818      	ldr	r0, [r3, #0]
 8002544:	683b      	ldr	r3, [r7, #0]
 8002546:	685a      	ldr	r2, [r3, #4]
 8002548:	4613      	mov	r3, r2
 800254a:	005b      	lsls	r3, r3, #1
 800254c:	4413      	add	r3, r2
 800254e:	005b      	lsls	r3, r3, #1
 8002550:	3b3c      	subs	r3, #60	; 0x3c
 8002552:	fa00 f203 	lsl.w	r2, r0, r3
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	430a      	orrs	r2, r1
 800255c:	639a      	str	r2, [r3, #56]	; 0x38
 800255e:	e01d      	b.n	800259c <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8002566:	683b      	ldr	r3, [r7, #0]
 8002568:	685a      	ldr	r2, [r3, #4]
 800256a:	4613      	mov	r3, r2
 800256c:	005b      	lsls	r3, r3, #1
 800256e:	4413      	add	r3, r2
 8002570:	005b      	lsls	r3, r3, #1
 8002572:	3b5a      	subs	r3, #90	; 0x5a
 8002574:	221f      	movs	r2, #31
 8002576:	fa02 f303 	lsl.w	r3, r2, r3
 800257a:	43db      	mvns	r3, r3
 800257c:	4019      	ands	r1, r3
 800257e:	683b      	ldr	r3, [r7, #0]
 8002580:	6818      	ldr	r0, [r3, #0]
 8002582:	683b      	ldr	r3, [r7, #0]
 8002584:	685a      	ldr	r2, [r3, #4]
 8002586:	4613      	mov	r3, r2
 8002588:	005b      	lsls	r3, r3, #1
 800258a:	4413      	add	r3, r2
 800258c:	005b      	lsls	r3, r3, #1
 800258e:	3b5a      	subs	r3, #90	; 0x5a
 8002590:	fa00 f203 	lsl.w	r2, r0, r3
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	430a      	orrs	r2, r1
 800259a:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	689b      	ldr	r3, [r3, #8]
 80025a2:	f003 030c 	and.w	r3, r3, #12
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	f040 80e5 	bne.w	8002776 <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 80025ac:	683b      	ldr	r3, [r7, #0]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	2b09      	cmp	r3, #9
 80025b2:	d91c      	bls.n	80025ee <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	6999      	ldr	r1, [r3, #24]
 80025ba:	683b      	ldr	r3, [r7, #0]
 80025bc:	681a      	ldr	r2, [r3, #0]
 80025be:	4613      	mov	r3, r2
 80025c0:	005b      	lsls	r3, r3, #1
 80025c2:	4413      	add	r3, r2
 80025c4:	3b1e      	subs	r3, #30
 80025c6:	2207      	movs	r2, #7
 80025c8:	fa02 f303 	lsl.w	r3, r2, r3
 80025cc:	43db      	mvns	r3, r3
 80025ce:	4019      	ands	r1, r3
 80025d0:	683b      	ldr	r3, [r7, #0]
 80025d2:	6898      	ldr	r0, [r3, #8]
 80025d4:	683b      	ldr	r3, [r7, #0]
 80025d6:	681a      	ldr	r2, [r3, #0]
 80025d8:	4613      	mov	r3, r2
 80025da:	005b      	lsls	r3, r3, #1
 80025dc:	4413      	add	r3, r2
 80025de:	3b1e      	subs	r3, #30
 80025e0:	fa00 f203 	lsl.w	r2, r0, r3
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	430a      	orrs	r2, r1
 80025ea:	619a      	str	r2, [r3, #24]
 80025ec:	e019      	b.n	8002622 <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	6959      	ldr	r1, [r3, #20]
 80025f4:	683b      	ldr	r3, [r7, #0]
 80025f6:	681a      	ldr	r2, [r3, #0]
 80025f8:	4613      	mov	r3, r2
 80025fa:	005b      	lsls	r3, r3, #1
 80025fc:	4413      	add	r3, r2
 80025fe:	2207      	movs	r2, #7
 8002600:	fa02 f303 	lsl.w	r3, r2, r3
 8002604:	43db      	mvns	r3, r3
 8002606:	4019      	ands	r1, r3
 8002608:	683b      	ldr	r3, [r7, #0]
 800260a:	6898      	ldr	r0, [r3, #8]
 800260c:	683b      	ldr	r3, [r7, #0]
 800260e:	681a      	ldr	r2, [r3, #0]
 8002610:	4613      	mov	r3, r2
 8002612:	005b      	lsls	r3, r3, #1
 8002614:	4413      	add	r3, r2
 8002616:	fa00 f203 	lsl.w	r2, r0, r3
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	430a      	orrs	r2, r1
 8002620:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8002622:	683b      	ldr	r3, [r7, #0]
 8002624:	695a      	ldr	r2, [r3, #20]
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	68db      	ldr	r3, [r3, #12]
 800262c:	08db      	lsrs	r3, r3, #3
 800262e:	f003 0303 	and.w	r3, r3, #3
 8002632:	005b      	lsls	r3, r3, #1
 8002634:	fa02 f303 	lsl.w	r3, r2, r3
 8002638:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 800263a:	683b      	ldr	r3, [r7, #0]
 800263c:	691b      	ldr	r3, [r3, #16]
 800263e:	3b01      	subs	r3, #1
 8002640:	2b03      	cmp	r3, #3
 8002642:	d84f      	bhi.n	80026e4 <HAL_ADC_ConfigChannel+0x28c>
 8002644:	a201      	add	r2, pc, #4	; (adr r2, 800264c <HAL_ADC_ConfigChannel+0x1f4>)
 8002646:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800264a:	bf00      	nop
 800264c:	0800265d 	.word	0x0800265d
 8002650:	0800267f 	.word	0x0800267f
 8002654:	080026a1 	.word	0x080026a1
 8002658:	080026c3 	.word	0x080026c3
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002662:	4b9f      	ldr	r3, [pc, #636]	; (80028e0 <HAL_ADC_ConfigChannel+0x488>)
 8002664:	4013      	ands	r3, r2
 8002666:	683a      	ldr	r2, [r7, #0]
 8002668:	6812      	ldr	r2, [r2, #0]
 800266a:	0691      	lsls	r1, r2, #26
 800266c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800266e:	430a      	orrs	r2, r1
 8002670:	431a      	orrs	r2, r3
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800267a:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800267c:	e07e      	b.n	800277c <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8002684:	4b96      	ldr	r3, [pc, #600]	; (80028e0 <HAL_ADC_ConfigChannel+0x488>)
 8002686:	4013      	ands	r3, r2
 8002688:	683a      	ldr	r2, [r7, #0]
 800268a:	6812      	ldr	r2, [r2, #0]
 800268c:	0691      	lsls	r1, r2, #26
 800268e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002690:	430a      	orrs	r2, r1
 8002692:	431a      	orrs	r2, r3
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800269c:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800269e:	e06d      	b.n	800277c <HAL_ADC_ConfigChannel+0x324>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80026a6:	4b8e      	ldr	r3, [pc, #568]	; (80028e0 <HAL_ADC_ConfigChannel+0x488>)
 80026a8:	4013      	ands	r3, r2
 80026aa:	683a      	ldr	r2, [r7, #0]
 80026ac:	6812      	ldr	r2, [r2, #0]
 80026ae:	0691      	lsls	r1, r2, #26
 80026b0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80026b2:	430a      	orrs	r2, r1
 80026b4:	431a      	orrs	r2, r3
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80026be:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80026c0:	e05c      	b.n	800277c <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80026c8:	4b85      	ldr	r3, [pc, #532]	; (80028e0 <HAL_ADC_ConfigChannel+0x488>)
 80026ca:	4013      	ands	r3, r2
 80026cc:	683a      	ldr	r2, [r7, #0]
 80026ce:	6812      	ldr	r2, [r2, #0]
 80026d0:	0691      	lsls	r1, r2, #26
 80026d2:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80026d4:	430a      	orrs	r2, r1
 80026d6:	431a      	orrs	r2, r3
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80026e0:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80026e2:	e04b      	b.n	800277c <HAL_ADC_ConfigChannel+0x324>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80026ea:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80026ee:	683b      	ldr	r3, [r7, #0]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	069b      	lsls	r3, r3, #26
 80026f4:	429a      	cmp	r2, r3
 80026f6:	d107      	bne.n	8002708 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002706:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800270e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002712:	683b      	ldr	r3, [r7, #0]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	069b      	lsls	r3, r3, #26
 8002718:	429a      	cmp	r2, r3
 800271a:	d107      	bne.n	800272c <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800272a:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002732:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	069b      	lsls	r3, r3, #26
 800273c:	429a      	cmp	r2, r3
 800273e:	d107      	bne.n	8002750 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800274e:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002756:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800275a:	683b      	ldr	r3, [r7, #0]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	069b      	lsls	r3, r3, #26
 8002760:	429a      	cmp	r2, r3
 8002762:	d10a      	bne.n	800277a <HAL_ADC_ConfigChannel+0x322>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002772:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 8002774:	e001      	b.n	800277a <HAL_ADC_ConfigChannel+0x322>
    }

  }
 8002776:	bf00      	nop
 8002778:	e000      	b.n	800277c <HAL_ADC_ConfigChannel+0x324>
      break;
 800277a:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	689b      	ldr	r3, [r3, #8]
 8002782:	f003 0303 	and.w	r3, r3, #3
 8002786:	2b01      	cmp	r3, #1
 8002788:	d108      	bne.n	800279c <HAL_ADC_ConfigChannel+0x344>
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	f003 0301 	and.w	r3, r3, #1
 8002794:	2b01      	cmp	r3, #1
 8002796:	d101      	bne.n	800279c <HAL_ADC_ConfigChannel+0x344>
 8002798:	2301      	movs	r3, #1
 800279a:	e000      	b.n	800279e <HAL_ADC_ConfigChannel+0x346>
 800279c:	2300      	movs	r3, #0
 800279e:	2b00      	cmp	r3, #0
 80027a0:	f040 8131 	bne.w	8002a06 <HAL_ADC_ConfigChannel+0x5ae>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80027a4:	683b      	ldr	r3, [r7, #0]
 80027a6:	68db      	ldr	r3, [r3, #12]
 80027a8:	2b01      	cmp	r3, #1
 80027aa:	d00f      	beq.n	80027cc <HAL_ADC_ConfigChannel+0x374>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 80027b4:	683b      	ldr	r3, [r7, #0]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	2201      	movs	r2, #1
 80027ba:	fa02 f303 	lsl.w	r3, r2, r3
 80027be:	43da      	mvns	r2, r3
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	400a      	ands	r2, r1
 80027c6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 80027ca:	e049      	b.n	8002860 <HAL_ADC_ConfigChannel+0x408>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 80027d4:	683b      	ldr	r3, [r7, #0]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	2201      	movs	r2, #1
 80027da:	409a      	lsls	r2, r3
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	430a      	orrs	r2, r1
 80027e2:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 80027e6:	683b      	ldr	r3, [r7, #0]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	2b09      	cmp	r3, #9
 80027ec:	d91c      	bls.n	8002828 <HAL_ADC_ConfigChannel+0x3d0>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	6999      	ldr	r1, [r3, #24]
 80027f4:	683b      	ldr	r3, [r7, #0]
 80027f6:	681a      	ldr	r2, [r3, #0]
 80027f8:	4613      	mov	r3, r2
 80027fa:	005b      	lsls	r3, r3, #1
 80027fc:	4413      	add	r3, r2
 80027fe:	3b1b      	subs	r3, #27
 8002800:	2207      	movs	r2, #7
 8002802:	fa02 f303 	lsl.w	r3, r2, r3
 8002806:	43db      	mvns	r3, r3
 8002808:	4019      	ands	r1, r3
 800280a:	683b      	ldr	r3, [r7, #0]
 800280c:	6898      	ldr	r0, [r3, #8]
 800280e:	683b      	ldr	r3, [r7, #0]
 8002810:	681a      	ldr	r2, [r3, #0]
 8002812:	4613      	mov	r3, r2
 8002814:	005b      	lsls	r3, r3, #1
 8002816:	4413      	add	r3, r2
 8002818:	3b1b      	subs	r3, #27
 800281a:	fa00 f203 	lsl.w	r2, r0, r3
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	430a      	orrs	r2, r1
 8002824:	619a      	str	r2, [r3, #24]
 8002826:	e01b      	b.n	8002860 <HAL_ADC_ConfigChannel+0x408>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	6959      	ldr	r1, [r3, #20]
 800282e:	683b      	ldr	r3, [r7, #0]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	1c5a      	adds	r2, r3, #1
 8002834:	4613      	mov	r3, r2
 8002836:	005b      	lsls	r3, r3, #1
 8002838:	4413      	add	r3, r2
 800283a:	2207      	movs	r2, #7
 800283c:	fa02 f303 	lsl.w	r3, r2, r3
 8002840:	43db      	mvns	r3, r3
 8002842:	4019      	ands	r1, r3
 8002844:	683b      	ldr	r3, [r7, #0]
 8002846:	6898      	ldr	r0, [r3, #8]
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	1c5a      	adds	r2, r3, #1
 800284e:	4613      	mov	r3, r2
 8002850:	005b      	lsls	r3, r3, #1
 8002852:	4413      	add	r3, r2
 8002854:	fa00 f203 	lsl.w	r2, r0, r3
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	430a      	orrs	r2, r1
 800285e:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002868:	d004      	beq.n	8002874 <HAL_ADC_ConfigChannel+0x41c>
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	4a1d      	ldr	r2, [pc, #116]	; (80028e4 <HAL_ADC_ConfigChannel+0x48c>)
 8002870:	4293      	cmp	r3, r2
 8002872:	d101      	bne.n	8002878 <HAL_ADC_ConfigChannel+0x420>
 8002874:	4b1c      	ldr	r3, [pc, #112]	; (80028e8 <HAL_ADC_ConfigChannel+0x490>)
 8002876:	e000      	b.n	800287a <HAL_ADC_ConfigChannel+0x422>
 8002878:	4b1c      	ldr	r3, [pc, #112]	; (80028ec <HAL_ADC_ConfigChannel+0x494>)
 800287a:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800287c:	683b      	ldr	r3, [r7, #0]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	2b10      	cmp	r3, #16
 8002882:	d105      	bne.n	8002890 <HAL_ADC_ConfigChannel+0x438>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8002884:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002886:	689b      	ldr	r3, [r3, #8]
 8002888:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800288c:	2b00      	cmp	r3, #0
 800288e:	d015      	beq.n	80028bc <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8002890:	683b      	ldr	r3, [r7, #0]
 8002892:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8002894:	2b11      	cmp	r3, #17
 8002896:	d105      	bne.n	80028a4 <HAL_ADC_ConfigChannel+0x44c>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8002898:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800289a:	689b      	ldr	r3, [r3, #8]
 800289c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d00b      	beq.n	80028bc <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80028a4:	683b      	ldr	r3, [r7, #0]
 80028a6:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80028a8:	2b12      	cmp	r3, #18
 80028aa:	f040 80ac 	bne.w	8002a06 <HAL_ADC_ConfigChannel+0x5ae>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 80028ae:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80028b0:	689b      	ldr	r3, [r3, #8]
 80028b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	f040 80a5 	bne.w	8002a06 <HAL_ADC_ConfigChannel+0x5ae>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80028c4:	d102      	bne.n	80028cc <HAL_ADC_ConfigChannel+0x474>
 80028c6:	4b07      	ldr	r3, [pc, #28]	; (80028e4 <HAL_ADC_ConfigChannel+0x48c>)
 80028c8:	60fb      	str	r3, [r7, #12]
 80028ca:	e023      	b.n	8002914 <HAL_ADC_ConfigChannel+0x4bc>
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	4a04      	ldr	r2, [pc, #16]	; (80028e4 <HAL_ADC_ConfigChannel+0x48c>)
 80028d2:	4293      	cmp	r3, r2
 80028d4:	d10c      	bne.n	80028f0 <HAL_ADC_ConfigChannel+0x498>
 80028d6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80028da:	60fb      	str	r3, [r7, #12]
 80028dc:	e01a      	b.n	8002914 <HAL_ADC_ConfigChannel+0x4bc>
 80028de:	bf00      	nop
 80028e0:	83fff000 	.word	0x83fff000
 80028e4:	50000100 	.word	0x50000100
 80028e8:	50000300 	.word	0x50000300
 80028ec:	50000700 	.word	0x50000700
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	4a4a      	ldr	r2, [pc, #296]	; (8002a20 <HAL_ADC_ConfigChannel+0x5c8>)
 80028f6:	4293      	cmp	r3, r2
 80028f8:	d102      	bne.n	8002900 <HAL_ADC_ConfigChannel+0x4a8>
 80028fa:	4b4a      	ldr	r3, [pc, #296]	; (8002a24 <HAL_ADC_ConfigChannel+0x5cc>)
 80028fc:	60fb      	str	r3, [r7, #12]
 80028fe:	e009      	b.n	8002914 <HAL_ADC_ConfigChannel+0x4bc>
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	4a47      	ldr	r2, [pc, #284]	; (8002a24 <HAL_ADC_ConfigChannel+0x5cc>)
 8002906:	4293      	cmp	r3, r2
 8002908:	d102      	bne.n	8002910 <HAL_ADC_ConfigChannel+0x4b8>
 800290a:	4b45      	ldr	r3, [pc, #276]	; (8002a20 <HAL_ADC_ConfigChannel+0x5c8>)
 800290c:	60fb      	str	r3, [r7, #12]
 800290e:	e001      	b.n	8002914 <HAL_ADC_ConfigChannel+0x4bc>
 8002910:	2300      	movs	r3, #0
 8002912:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	689b      	ldr	r3, [r3, #8]
 800291a:	f003 0303 	and.w	r3, r3, #3
 800291e:	2b01      	cmp	r3, #1
 8002920:	d108      	bne.n	8002934 <HAL_ADC_ConfigChannel+0x4dc>
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	f003 0301 	and.w	r3, r3, #1
 800292c:	2b01      	cmp	r3, #1
 800292e:	d101      	bne.n	8002934 <HAL_ADC_ConfigChannel+0x4dc>
 8002930:	2301      	movs	r3, #1
 8002932:	e000      	b.n	8002936 <HAL_ADC_ConfigChannel+0x4de>
 8002934:	2300      	movs	r3, #0
 8002936:	2b00      	cmp	r3, #0
 8002938:	d150      	bne.n	80029dc <HAL_ADC_ConfigChannel+0x584>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800293a:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 800293c:	2b00      	cmp	r3, #0
 800293e:	d010      	beq.n	8002962 <HAL_ADC_ConfigChannel+0x50a>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	689b      	ldr	r3, [r3, #8]
 8002944:	f003 0303 	and.w	r3, r3, #3
 8002948:	2b01      	cmp	r3, #1
 800294a:	d107      	bne.n	800295c <HAL_ADC_ConfigChannel+0x504>
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	f003 0301 	and.w	r3, r3, #1
 8002954:	2b01      	cmp	r3, #1
 8002956:	d101      	bne.n	800295c <HAL_ADC_ConfigChannel+0x504>
 8002958:	2301      	movs	r3, #1
 800295a:	e000      	b.n	800295e <HAL_ADC_ConfigChannel+0x506>
 800295c:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800295e:	2b00      	cmp	r3, #0
 8002960:	d13c      	bne.n	80029dc <HAL_ADC_ConfigChannel+0x584>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002962:	683b      	ldr	r3, [r7, #0]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	2b10      	cmp	r3, #16
 8002968:	d11d      	bne.n	80029a6 <HAL_ADC_ConfigChannel+0x54e>
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002972:	d118      	bne.n	80029a6 <HAL_ADC_ConfigChannel+0x54e>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8002974:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002976:	689b      	ldr	r3, [r3, #8]
 8002978:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800297c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800297e:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002980:	4b29      	ldr	r3, [pc, #164]	; (8002a28 <HAL_ADC_ConfigChannel+0x5d0>)
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	4a29      	ldr	r2, [pc, #164]	; (8002a2c <HAL_ADC_ConfigChannel+0x5d4>)
 8002986:	fba2 2303 	umull	r2, r3, r2, r3
 800298a:	0c9a      	lsrs	r2, r3, #18
 800298c:	4613      	mov	r3, r2
 800298e:	009b      	lsls	r3, r3, #2
 8002990:	4413      	add	r3, r2
 8002992:	005b      	lsls	r3, r3, #1
 8002994:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002996:	e002      	b.n	800299e <HAL_ADC_ConfigChannel+0x546>
          {
            wait_loop_index--;
 8002998:	68bb      	ldr	r3, [r7, #8]
 800299a:	3b01      	subs	r3, #1
 800299c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800299e:	68bb      	ldr	r3, [r7, #8]
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d1f9      	bne.n	8002998 <HAL_ADC_ConfigChannel+0x540>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80029a4:	e02e      	b.n	8002a04 <HAL_ADC_ConfigChannel+0x5ac>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 80029a6:	683b      	ldr	r3, [r7, #0]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	2b11      	cmp	r3, #17
 80029ac:	d10b      	bne.n	80029c6 <HAL_ADC_ConfigChannel+0x56e>
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80029b6:	d106      	bne.n	80029c6 <HAL_ADC_ConfigChannel+0x56e>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 80029b8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80029ba:	689b      	ldr	r3, [r3, #8]
 80029bc:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 80029c0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80029c2:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80029c4:	e01e      	b.n	8002a04 <HAL_ADC_ConfigChannel+0x5ac>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 80029c6:	683b      	ldr	r3, [r7, #0]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	2b12      	cmp	r3, #18
 80029cc:	d11a      	bne.n	8002a04 <HAL_ADC_ConfigChannel+0x5ac>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 80029ce:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80029d0:	689b      	ldr	r3, [r3, #8]
 80029d2:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80029d6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80029d8:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80029da:	e013      	b.n	8002a04 <HAL_ADC_ConfigChannel+0x5ac>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029e0:	f043 0220 	orr.w	r2, r3, #32
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 80029e8:	2301      	movs	r3, #1
 80029ea:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80029ee:	e00a      	b.n	8002a06 <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029f4:	f043 0220 	orr.w	r2, r3, #32
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 80029fc:	2301      	movs	r3, #1
 80029fe:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8002a02:	e000      	b.n	8002a06 <HAL_ADC_ConfigChannel+0x5ae>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002a04:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	2200      	movs	r2, #0
 8002a0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002a0e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8002a12:	4618      	mov	r0, r3
 8002a14:	376c      	adds	r7, #108	; 0x6c
 8002a16:	46bd      	mov	sp, r7
 8002a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1c:	4770      	bx	lr
 8002a1e:	bf00      	nop
 8002a20:	50000400 	.word	0x50000400
 8002a24:	50000500 	.word	0x50000500
 8002a28:	20000010 	.word	0x20000010
 8002a2c:	431bde83 	.word	0x431bde83

08002a30 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8002a30:	b480      	push	{r7}
 8002a32:	b099      	sub	sp, #100	; 0x64
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	6078      	str	r0, [r7, #4]
 8002a38:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002a48:	d102      	bne.n	8002a50 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 8002a4a:	4b6d      	ldr	r3, [pc, #436]	; (8002c00 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8002a4c:	60bb      	str	r3, [r7, #8]
 8002a4e:	e01a      	b.n	8002a86 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	4a6a      	ldr	r2, [pc, #424]	; (8002c00 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8002a56:	4293      	cmp	r3, r2
 8002a58:	d103      	bne.n	8002a62 <HAL_ADCEx_MultiModeConfigChannel+0x32>
 8002a5a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002a5e:	60bb      	str	r3, [r7, #8]
 8002a60:	e011      	b.n	8002a86 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	4a67      	ldr	r2, [pc, #412]	; (8002c04 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 8002a68:	4293      	cmp	r3, r2
 8002a6a:	d102      	bne.n	8002a72 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8002a6c:	4b66      	ldr	r3, [pc, #408]	; (8002c08 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 8002a6e:	60bb      	str	r3, [r7, #8]
 8002a70:	e009      	b.n	8002a86 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	4a64      	ldr	r2, [pc, #400]	; (8002c08 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 8002a78:	4293      	cmp	r3, r2
 8002a7a:	d102      	bne.n	8002a82 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8002a7c:	4b61      	ldr	r3, [pc, #388]	; (8002c04 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 8002a7e:	60bb      	str	r3, [r7, #8]
 8002a80:	e001      	b.n	8002a86 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8002a82:	2300      	movs	r3, #0
 8002a84:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 8002a86:	68bb      	ldr	r3, [r7, #8]
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d101      	bne.n	8002a90 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Return function status */
    return HAL_ERROR;
 8002a8c:	2301      	movs	r3, #1
 8002a8e:	e0b0      	b.n	8002bf2 <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002a96:	2b01      	cmp	r3, #1
 8002a98:	d101      	bne.n	8002a9e <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 8002a9a:	2302      	movs	r3, #2
 8002a9c:	e0a9      	b.n	8002bf2 <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	2201      	movs	r2, #1
 8002aa2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	689b      	ldr	r3, [r3, #8]
 8002aac:	f003 0304 	and.w	r3, r3, #4
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	f040 808d 	bne.w	8002bd0 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8002ab6:	68bb      	ldr	r3, [r7, #8]
 8002ab8:	689b      	ldr	r3, [r3, #8]
 8002aba:	f003 0304 	and.w	r3, r3, #4
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	f040 8086 	bne.w	8002bd0 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002acc:	d004      	beq.n	8002ad8 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	4a4b      	ldr	r2, [pc, #300]	; (8002c00 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8002ad4:	4293      	cmp	r3, r2
 8002ad6:	d101      	bne.n	8002adc <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8002ad8:	4b4c      	ldr	r3, [pc, #304]	; (8002c0c <HAL_ADCEx_MultiModeConfigChannel+0x1dc>)
 8002ada:	e000      	b.n	8002ade <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8002adc:	4b4c      	ldr	r3, [pc, #304]	; (8002c10 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>)
 8002ade:	65bb      	str	r3, [r7, #88]	; 0x58
    
    /* If multimode is selected, configure all multimode paramaters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002ae0:	683b      	ldr	r3, [r7, #0]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d040      	beq.n	8002b6a <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8002ae8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002aea:	689b      	ldr	r3, [r3, #8]
 8002aec:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002af0:	683b      	ldr	r3, [r7, #0]
 8002af2:	6859      	ldr	r1, [r3, #4]
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002afa:	035b      	lsls	r3, r3, #13
 8002afc:	430b      	orrs	r3, r1
 8002afe:	431a      	orrs	r2, r3
 8002b00:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002b02:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	689b      	ldr	r3, [r3, #8]
 8002b0a:	f003 0303 	and.w	r3, r3, #3
 8002b0e:	2b01      	cmp	r3, #1
 8002b10:	d108      	bne.n	8002b24 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f003 0301 	and.w	r3, r3, #1
 8002b1c:	2b01      	cmp	r3, #1
 8002b1e:	d101      	bne.n	8002b24 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 8002b20:	2301      	movs	r3, #1
 8002b22:	e000      	b.n	8002b26 <HAL_ADCEx_MultiModeConfigChannel+0xf6>
 8002b24:	2300      	movs	r3, #0
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d15c      	bne.n	8002be4 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8002b2a:	68bb      	ldr	r3, [r7, #8]
 8002b2c:	689b      	ldr	r3, [r3, #8]
 8002b2e:	f003 0303 	and.w	r3, r3, #3
 8002b32:	2b01      	cmp	r3, #1
 8002b34:	d107      	bne.n	8002b46 <HAL_ADCEx_MultiModeConfigChannel+0x116>
 8002b36:	68bb      	ldr	r3, [r7, #8]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f003 0301 	and.w	r3, r3, #1
 8002b3e:	2b01      	cmp	r3, #1
 8002b40:	d101      	bne.n	8002b46 <HAL_ADCEx_MultiModeConfigChannel+0x116>
 8002b42:	2301      	movs	r3, #1
 8002b44:	e000      	b.n	8002b48 <HAL_ADCEx_MultiModeConfigChannel+0x118>
 8002b46:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d14b      	bne.n	8002be4 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8002b4c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002b4e:	689b      	ldr	r3, [r3, #8]
 8002b50:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002b54:	f023 030f 	bic.w	r3, r3, #15
 8002b58:	683a      	ldr	r2, [r7, #0]
 8002b5a:	6811      	ldr	r1, [r2, #0]
 8002b5c:	683a      	ldr	r2, [r7, #0]
 8002b5e:	6892      	ldr	r2, [r2, #8]
 8002b60:	430a      	orrs	r2, r1
 8002b62:	431a      	orrs	r2, r3
 8002b64:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002b66:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002b68:	e03c      	b.n	8002be4 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002b6a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002b6c:	689b      	ldr	r3, [r3, #8]
 8002b6e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002b72:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002b74:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	689b      	ldr	r3, [r3, #8]
 8002b7c:	f003 0303 	and.w	r3, r3, #3
 8002b80:	2b01      	cmp	r3, #1
 8002b82:	d108      	bne.n	8002b96 <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f003 0301 	and.w	r3, r3, #1
 8002b8e:	2b01      	cmp	r3, #1
 8002b90:	d101      	bne.n	8002b96 <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8002b92:	2301      	movs	r3, #1
 8002b94:	e000      	b.n	8002b98 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8002b96:	2300      	movs	r3, #0
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d123      	bne.n	8002be4 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8002b9c:	68bb      	ldr	r3, [r7, #8]
 8002b9e:	689b      	ldr	r3, [r3, #8]
 8002ba0:	f003 0303 	and.w	r3, r3, #3
 8002ba4:	2b01      	cmp	r3, #1
 8002ba6:	d107      	bne.n	8002bb8 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8002ba8:	68bb      	ldr	r3, [r7, #8]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	f003 0301 	and.w	r3, r3, #1
 8002bb0:	2b01      	cmp	r3, #1
 8002bb2:	d101      	bne.n	8002bb8 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8002bb4:	2301      	movs	r3, #1
 8002bb6:	e000      	b.n	8002bba <HAL_ADCEx_MultiModeConfigChannel+0x18a>
 8002bb8:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d112      	bne.n	8002be4 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 8002bbe:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002bc0:	689b      	ldr	r3, [r3, #8]
 8002bc2:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002bc6:	f023 030f 	bic.w	r3, r3, #15
 8002bca:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002bcc:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002bce:	e009      	b.n	8002be4 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bd4:	f043 0220 	orr.w	r2, r3, #32
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8002bdc:	2301      	movs	r3, #1
 8002bde:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8002be2:	e000      	b.n	8002be6 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002be4:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	2200      	movs	r2, #0
 8002bea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002bee:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
} 
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	3764      	adds	r7, #100	; 0x64
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfc:	4770      	bx	lr
 8002bfe:	bf00      	nop
 8002c00:	50000100 	.word	0x50000100
 8002c04:	50000400 	.word	0x50000400
 8002c08:	50000500 	.word	0x50000500
 8002c0c:	50000300 	.word	0x50000300
 8002c10:	50000700 	.word	0x50000700

08002c14 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002c14:	b580      	push	{r7, lr}
 8002c16:	b084      	sub	sp, #16
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002c1c:	2300      	movs	r3, #0
 8002c1e:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	689b      	ldr	r3, [r3, #8]
 8002c26:	f003 0303 	and.w	r3, r3, #3
 8002c2a:	2b01      	cmp	r3, #1
 8002c2c:	d108      	bne.n	8002c40 <ADC_Enable+0x2c>
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	f003 0301 	and.w	r3, r3, #1
 8002c38:	2b01      	cmp	r3, #1
 8002c3a:	d101      	bne.n	8002c40 <ADC_Enable+0x2c>
 8002c3c:	2301      	movs	r3, #1
 8002c3e:	e000      	b.n	8002c42 <ADC_Enable+0x2e>
 8002c40:	2300      	movs	r3, #0
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d143      	bne.n	8002cce <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	689a      	ldr	r2, [r3, #8]
 8002c4c:	4b22      	ldr	r3, [pc, #136]	; (8002cd8 <ADC_Enable+0xc4>)
 8002c4e:	4013      	ands	r3, r2
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d00d      	beq.n	8002c70 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c58:	f043 0210 	orr.w	r2, r3, #16
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c64:	f043 0201 	orr.w	r2, r3, #1
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 8002c6c:	2301      	movs	r3, #1
 8002c6e:	e02f      	b.n	8002cd0 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	689a      	ldr	r2, [r3, #8]
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	f042 0201 	orr.w	r2, r2, #1
 8002c7e:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8002c80:	f7fe ff66 	bl	8001b50 <HAL_GetTick>
 8002c84:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002c86:	e01b      	b.n	8002cc0 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002c88:	f7fe ff62 	bl	8001b50 <HAL_GetTick>
 8002c8c:	4602      	mov	r2, r0
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	1ad3      	subs	r3, r2, r3
 8002c92:	2b02      	cmp	r3, #2
 8002c94:	d914      	bls.n	8002cc0 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	f003 0301 	and.w	r3, r3, #1
 8002ca0:	2b01      	cmp	r3, #1
 8002ca2:	d00d      	beq.n	8002cc0 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ca8:	f043 0210 	orr.w	r2, r3, #16
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cb4:	f043 0201 	orr.w	r2, r3, #1
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8002cbc:	2301      	movs	r3, #1
 8002cbe:	e007      	b.n	8002cd0 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f003 0301 	and.w	r3, r3, #1
 8002cca:	2b01      	cmp	r3, #1
 8002ccc:	d1dc      	bne.n	8002c88 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002cce:	2300      	movs	r3, #0
}
 8002cd0:	4618      	mov	r0, r3
 8002cd2:	3710      	adds	r7, #16
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	bd80      	pop	{r7, pc}
 8002cd8:	8000003f 	.word	0x8000003f

08002cdc <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b084      	sub	sp, #16
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002ce4:	2300      	movs	r3, #0
 8002ce6:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	689b      	ldr	r3, [r3, #8]
 8002cee:	f003 0303 	and.w	r3, r3, #3
 8002cf2:	2b01      	cmp	r3, #1
 8002cf4:	d108      	bne.n	8002d08 <ADC_Disable+0x2c>
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f003 0301 	and.w	r3, r3, #1
 8002d00:	2b01      	cmp	r3, #1
 8002d02:	d101      	bne.n	8002d08 <ADC_Disable+0x2c>
 8002d04:	2301      	movs	r3, #1
 8002d06:	e000      	b.n	8002d0a <ADC_Disable+0x2e>
 8002d08:	2300      	movs	r3, #0
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d047      	beq.n	8002d9e <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	689b      	ldr	r3, [r3, #8]
 8002d14:	f003 030d 	and.w	r3, r3, #13
 8002d18:	2b01      	cmp	r3, #1
 8002d1a:	d10f      	bne.n	8002d3c <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	689a      	ldr	r2, [r3, #8]
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f042 0202 	orr.w	r2, r2, #2
 8002d2a:	609a      	str	r2, [r3, #8]
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	2203      	movs	r2, #3
 8002d32:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8002d34:	f7fe ff0c 	bl	8001b50 <HAL_GetTick>
 8002d38:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002d3a:	e029      	b.n	8002d90 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d40:	f043 0210 	orr.w	r2, r3, #16
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d4c:	f043 0201 	orr.w	r2, r3, #1
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 8002d54:	2301      	movs	r3, #1
 8002d56:	e023      	b.n	8002da0 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002d58:	f7fe fefa 	bl	8001b50 <HAL_GetTick>
 8002d5c:	4602      	mov	r2, r0
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	1ad3      	subs	r3, r2, r3
 8002d62:	2b02      	cmp	r3, #2
 8002d64:	d914      	bls.n	8002d90 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	689b      	ldr	r3, [r3, #8]
 8002d6c:	f003 0301 	and.w	r3, r3, #1
 8002d70:	2b01      	cmp	r3, #1
 8002d72:	d10d      	bne.n	8002d90 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d78:	f043 0210 	orr.w	r2, r3, #16
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d84:	f043 0201 	orr.w	r2, r3, #1
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8002d8c:	2301      	movs	r3, #1
 8002d8e:	e007      	b.n	8002da0 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	689b      	ldr	r3, [r3, #8]
 8002d96:	f003 0301 	and.w	r3, r3, #1
 8002d9a:	2b01      	cmp	r3, #1
 8002d9c:	d0dc      	beq.n	8002d58 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002d9e:	2300      	movs	r3, #0
}
 8002da0:	4618      	mov	r0, r3
 8002da2:	3710      	adds	r7, #16
 8002da4:	46bd      	mov	sp, r7
 8002da6:	bd80      	pop	{r7, pc}

08002da8 <ADC_ConversionStop>:
  *            @arg ADC_INJECTED_GROUP: ADC injected conversion type.
  *            @arg ADC_REGULAR_INJECTED_GROUP: ADC regular and injected conversion type.
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef* hadc, uint32_t ConversionGroup)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b086      	sub	sp, #24
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
 8002db0:	6039      	str	r1, [r7, #0]
  uint32_t tmp_ADC_CR_ADSTART_JADSTART = 0U;
 8002db2:	2300      	movs	r3, #0
 8002db4:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 8002db6:	2300      	movs	r3, #0
 8002db8:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8002dba:	2300      	movs	r3, #0
 8002dbc:	613b      	str	r3, [r7, #16]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));
    
  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc))
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	689b      	ldr	r3, [r3, #8]
 8002dc4:	f003 030c 	and.w	r3, r3, #12
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	f000 809a 	beq.w	8002f02 <ADC_ConversionStop+0x15a>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1U, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if ((HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_JAUTO)) &&
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	68db      	ldr	r3, [r3, #12]
 8002dd4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002dd8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002ddc:	d12a      	bne.n	8002e34 <ADC_ConversionStop+0x8c>
         (hadc->Init.ContinuousConvMode==ENABLE)               &&
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	7e5b      	ldrb	r3, [r3, #25]
    if ((HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_JAUTO)) &&
 8002de2:	2b01      	cmp	r3, #1
 8002de4:	d126      	bne.n	8002e34 <ADC_ConversionStop+0x8c>
         (hadc->Init.LowPowerAutoWait==ENABLE)                   )
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	7e1b      	ldrb	r3, [r3, #24]
         (hadc->Init.ContinuousConvMode==ENABLE)               &&
 8002dea:	2b01      	cmp	r3, #1
 8002dec:	d122      	bne.n	8002e34 <ADC_ConversionStop+0x8c>
    {
      /* Use stop of regular group */
      ConversionGroup = ADC_REGULAR_GROUP;
 8002dee:	230c      	movs	r3, #12
 8002df0:	603b      	str	r3, [r7, #0]
      
      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == RESET)
 8002df2:	e014      	b.n	8002e1e <ADC_ConversionStop+0x76>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES *4U))
 8002df4:	693b      	ldr	r3, [r7, #16]
 8002df6:	4a45      	ldr	r2, [pc, #276]	; (8002f0c <ADC_ConversionStop+0x164>)
 8002df8:	4293      	cmp	r3, r2
 8002dfa:	d90d      	bls.n	8002e18 <ADC_ConversionStop+0x70>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e00:	f043 0210 	orr.w	r2, r3, #16
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e0c:	f043 0201 	orr.w	r2, r3, #1
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	645a      	str	r2, [r3, #68]	; 0x44
          
          return HAL_ERROR;
 8002e14:	2301      	movs	r3, #1
 8002e16:	e075      	b.n	8002f04 <ADC_ConversionStop+0x15c>
        }
        Conversion_Timeout_CPU_cycles ++;
 8002e18:	693b      	ldr	r3, [r7, #16]
 8002e1a:	3301      	adds	r3, #1
 8002e1c:	613b      	str	r3, [r7, #16]
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == RESET)
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e28:	2b40      	cmp	r3, #64	; 0x40
 8002e2a:	d1e3      	bne.n	8002df4 <ADC_ConversionStop+0x4c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	2240      	movs	r2, #64	; 0x40
 8002e32:	601a      	str	r2, [r3, #0]
    }
    
    /* Stop potential conversion on going on regular group */
    if (ConversionGroup != ADC_INJECTED_GROUP)
 8002e34:	683b      	ldr	r3, [r7, #0]
 8002e36:	2b60      	cmp	r3, #96	; 0x60
 8002e38:	d015      	beq.n	8002e66 <ADC_ConversionStop+0xbe>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0U */
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	689b      	ldr	r3, [r3, #8]
 8002e40:	f003 0304 	and.w	r3, r3, #4
 8002e44:	2b04      	cmp	r3, #4
 8002e46:	d10e      	bne.n	8002e66 <ADC_ConversionStop+0xbe>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)     )
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	689b      	ldr	r3, [r3, #8]
 8002e4e:	f003 0302 	and.w	r3, r3, #2
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d107      	bne.n	8002e66 <ADC_ConversionStop+0xbe>
      {
        /* Stop conversions on regular group */
        hadc->Instance->CR |= ADC_CR_ADSTP;
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	689a      	ldr	r2, [r3, #8]
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	f042 0210 	orr.w	r2, r2, #16
 8002e64:	609a      	str	r2, [r3, #8]
      }
    }

    /* Stop potential conversion on going on injected group */
    if (ConversionGroup != ADC_REGULAR_GROUP)
 8002e66:	683b      	ldr	r3, [r7, #0]
 8002e68:	2b0c      	cmp	r3, #12
 8002e6a:	d015      	beq.n	8002e98 <ADC_ConversionStop+0xf0>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0U */
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	689b      	ldr	r3, [r3, #8]
 8002e72:	f003 0308 	and.w	r3, r3, #8
 8002e76:	2b08      	cmp	r3, #8
 8002e78:	d10e      	bne.n	8002e98 <ADC_ConversionStop+0xf0>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)      )
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	689b      	ldr	r3, [r3, #8]
 8002e80:	f003 0302 	and.w	r3, r3, #2
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d107      	bne.n	8002e98 <ADC_ConversionStop+0xf0>
      {
        /* Stop conversions on injected group */
        hadc->Instance->CR |= ADC_CR_JADSTP;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	689a      	ldr	r2, [r3, #8]
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	f042 0220 	orr.w	r2, r2, #32
 8002e96:	609a      	str	r2, [r3, #8]
      }
    }

    /* Selection of start and stop bits in function of regular or injected group */
    switch(ConversionGroup)
 8002e98:	683b      	ldr	r3, [r7, #0]
 8002e9a:	2b60      	cmp	r3, #96	; 0x60
 8002e9c:	d004      	beq.n	8002ea8 <ADC_ConversionStop+0x100>
 8002e9e:	2b6c      	cmp	r3, #108	; 0x6c
 8002ea0:	d105      	bne.n	8002eae <ADC_ConversionStop+0x106>
    {
    case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8002ea2:	230c      	movs	r3, #12
 8002ea4:	617b      	str	r3, [r7, #20]
        break;
 8002ea6:	e005      	b.n	8002eb4 <ADC_ConversionStop+0x10c>
    case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8002ea8:	2308      	movs	r3, #8
 8002eaa:	617b      	str	r3, [r7, #20]
        break;
 8002eac:	e002      	b.n	8002eb4 <ADC_ConversionStop+0x10c>
    /* Case ADC_REGULAR_GROUP */
    default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8002eae:	2304      	movs	r3, #4
 8002eb0:	617b      	str	r3, [r7, #20]
        break;
 8002eb2:	bf00      	nop
    }
    
    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8002eb4:	f7fe fe4c 	bl	8001b50 <HAL_GetTick>
 8002eb8:	60f8      	str	r0, [r7, #12]
      
    while((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 8002eba:	e01b      	b.n	8002ef4 <ADC_ConversionStop+0x14c>
    {
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8002ebc:	f7fe fe48 	bl	8001b50 <HAL_GetTick>
 8002ec0:	4602      	mov	r2, r0
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	1ad3      	subs	r3, r2, r3
 8002ec6:	2b0b      	cmp	r3, #11
 8002ec8:	d914      	bls.n	8002ef4 <ADC_ConversionStop+0x14c>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	689a      	ldr	r2, [r3, #8]
 8002ed0:	697b      	ldr	r3, [r7, #20]
 8002ed2:	4013      	ands	r3, r2
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d00d      	beq.n	8002ef4 <ADC_ConversionStop+0x14c>
        {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002edc:	f043 0210 	orr.w	r2, r3, #16
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ee8:	f043 0201 	orr.w	r2, r3, #1
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	645a      	str	r2, [r3, #68]	; 0x44
        
        return HAL_ERROR;
 8002ef0:	2301      	movs	r3, #1
 8002ef2:	e007      	b.n	8002f04 <ADC_ConversionStop+0x15c>
    while((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	689a      	ldr	r2, [r3, #8]
 8002efa:	697b      	ldr	r3, [r7, #20]
 8002efc:	4013      	ands	r3, r2
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d1dc      	bne.n	8002ebc <ADC_ConversionStop+0x114>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002f02:	2300      	movs	r3, #0
}
 8002f04:	4618      	mov	r0, r3
 8002f06:	3718      	adds	r7, #24
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	bd80      	pop	{r7, pc}
 8002f0c:	000993ff 	.word	0x000993ff

08002f10 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f10:	b480      	push	{r7}
 8002f12:	b085      	sub	sp, #20
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	f003 0307 	and.w	r3, r3, #7
 8002f1e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002f20:	4b0c      	ldr	r3, [pc, #48]	; (8002f54 <__NVIC_SetPriorityGrouping+0x44>)
 8002f22:	68db      	ldr	r3, [r3, #12]
 8002f24:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002f26:	68ba      	ldr	r2, [r7, #8]
 8002f28:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002f2c:	4013      	ands	r3, r2
 8002f2e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002f34:	68bb      	ldr	r3, [r7, #8]
 8002f36:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002f38:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002f3c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002f40:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002f42:	4a04      	ldr	r2, [pc, #16]	; (8002f54 <__NVIC_SetPriorityGrouping+0x44>)
 8002f44:	68bb      	ldr	r3, [r7, #8]
 8002f46:	60d3      	str	r3, [r2, #12]
}
 8002f48:	bf00      	nop
 8002f4a:	3714      	adds	r7, #20
 8002f4c:	46bd      	mov	sp, r7
 8002f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f52:	4770      	bx	lr
 8002f54:	e000ed00 	.word	0xe000ed00

08002f58 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002f58:	b480      	push	{r7}
 8002f5a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f5c:	4b04      	ldr	r3, [pc, #16]	; (8002f70 <__NVIC_GetPriorityGrouping+0x18>)
 8002f5e:	68db      	ldr	r3, [r3, #12]
 8002f60:	0a1b      	lsrs	r3, r3, #8
 8002f62:	f003 0307 	and.w	r3, r3, #7
}
 8002f66:	4618      	mov	r0, r3
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f6e:	4770      	bx	lr
 8002f70:	e000ed00 	.word	0xe000ed00

08002f74 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f74:	b480      	push	{r7}
 8002f76:	b083      	sub	sp, #12
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	4603      	mov	r3, r0
 8002f7c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	db0b      	blt.n	8002f9e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f86:	79fb      	ldrb	r3, [r7, #7]
 8002f88:	f003 021f 	and.w	r2, r3, #31
 8002f8c:	4907      	ldr	r1, [pc, #28]	; (8002fac <__NVIC_EnableIRQ+0x38>)
 8002f8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f92:	095b      	lsrs	r3, r3, #5
 8002f94:	2001      	movs	r0, #1
 8002f96:	fa00 f202 	lsl.w	r2, r0, r2
 8002f9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002f9e:	bf00      	nop
 8002fa0:	370c      	adds	r7, #12
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa8:	4770      	bx	lr
 8002faa:	bf00      	nop
 8002fac:	e000e100 	.word	0xe000e100

08002fb0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002fb0:	b480      	push	{r7}
 8002fb2:	b083      	sub	sp, #12
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	4603      	mov	r3, r0
 8002fb8:	6039      	str	r1, [r7, #0]
 8002fba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002fbc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	db0a      	blt.n	8002fda <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fc4:	683b      	ldr	r3, [r7, #0]
 8002fc6:	b2da      	uxtb	r2, r3
 8002fc8:	490c      	ldr	r1, [pc, #48]	; (8002ffc <__NVIC_SetPriority+0x4c>)
 8002fca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fce:	0112      	lsls	r2, r2, #4
 8002fd0:	b2d2      	uxtb	r2, r2
 8002fd2:	440b      	add	r3, r1
 8002fd4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002fd8:	e00a      	b.n	8002ff0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fda:	683b      	ldr	r3, [r7, #0]
 8002fdc:	b2da      	uxtb	r2, r3
 8002fde:	4908      	ldr	r1, [pc, #32]	; (8003000 <__NVIC_SetPriority+0x50>)
 8002fe0:	79fb      	ldrb	r3, [r7, #7]
 8002fe2:	f003 030f 	and.w	r3, r3, #15
 8002fe6:	3b04      	subs	r3, #4
 8002fe8:	0112      	lsls	r2, r2, #4
 8002fea:	b2d2      	uxtb	r2, r2
 8002fec:	440b      	add	r3, r1
 8002fee:	761a      	strb	r2, [r3, #24]
}
 8002ff0:	bf00      	nop
 8002ff2:	370c      	adds	r7, #12
 8002ff4:	46bd      	mov	sp, r7
 8002ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ffa:	4770      	bx	lr
 8002ffc:	e000e100 	.word	0xe000e100
 8003000:	e000ed00 	.word	0xe000ed00

08003004 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003004:	b480      	push	{r7}
 8003006:	b089      	sub	sp, #36	; 0x24
 8003008:	af00      	add	r7, sp, #0
 800300a:	60f8      	str	r0, [r7, #12]
 800300c:	60b9      	str	r1, [r7, #8]
 800300e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	f003 0307 	and.w	r3, r3, #7
 8003016:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003018:	69fb      	ldr	r3, [r7, #28]
 800301a:	f1c3 0307 	rsb	r3, r3, #7
 800301e:	2b04      	cmp	r3, #4
 8003020:	bf28      	it	cs
 8003022:	2304      	movcs	r3, #4
 8003024:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003026:	69fb      	ldr	r3, [r7, #28]
 8003028:	3304      	adds	r3, #4
 800302a:	2b06      	cmp	r3, #6
 800302c:	d902      	bls.n	8003034 <NVIC_EncodePriority+0x30>
 800302e:	69fb      	ldr	r3, [r7, #28]
 8003030:	3b03      	subs	r3, #3
 8003032:	e000      	b.n	8003036 <NVIC_EncodePriority+0x32>
 8003034:	2300      	movs	r3, #0
 8003036:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003038:	f04f 32ff 	mov.w	r2, #4294967295
 800303c:	69bb      	ldr	r3, [r7, #24]
 800303e:	fa02 f303 	lsl.w	r3, r2, r3
 8003042:	43da      	mvns	r2, r3
 8003044:	68bb      	ldr	r3, [r7, #8]
 8003046:	401a      	ands	r2, r3
 8003048:	697b      	ldr	r3, [r7, #20]
 800304a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800304c:	f04f 31ff 	mov.w	r1, #4294967295
 8003050:	697b      	ldr	r3, [r7, #20]
 8003052:	fa01 f303 	lsl.w	r3, r1, r3
 8003056:	43d9      	mvns	r1, r3
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800305c:	4313      	orrs	r3, r2
         );
}
 800305e:	4618      	mov	r0, r3
 8003060:	3724      	adds	r7, #36	; 0x24
 8003062:	46bd      	mov	sp, r7
 8003064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003068:	4770      	bx	lr
	...

0800306c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800306c:	b580      	push	{r7, lr}
 800306e:	b082      	sub	sp, #8
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	3b01      	subs	r3, #1
 8003078:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800307c:	d301      	bcc.n	8003082 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800307e:	2301      	movs	r3, #1
 8003080:	e00f      	b.n	80030a2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003082:	4a0a      	ldr	r2, [pc, #40]	; (80030ac <SysTick_Config+0x40>)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	3b01      	subs	r3, #1
 8003088:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800308a:	210f      	movs	r1, #15
 800308c:	f04f 30ff 	mov.w	r0, #4294967295
 8003090:	f7ff ff8e 	bl	8002fb0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003094:	4b05      	ldr	r3, [pc, #20]	; (80030ac <SysTick_Config+0x40>)
 8003096:	2200      	movs	r2, #0
 8003098:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800309a:	4b04      	ldr	r3, [pc, #16]	; (80030ac <SysTick_Config+0x40>)
 800309c:	2207      	movs	r2, #7
 800309e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80030a0:	2300      	movs	r3, #0
}
 80030a2:	4618      	mov	r0, r3
 80030a4:	3708      	adds	r7, #8
 80030a6:	46bd      	mov	sp, r7
 80030a8:	bd80      	pop	{r7, pc}
 80030aa:	bf00      	nop
 80030ac:	e000e010 	.word	0xe000e010

080030b0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b082      	sub	sp, #8
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80030b8:	6878      	ldr	r0, [r7, #4]
 80030ba:	f7ff ff29 	bl	8002f10 <__NVIC_SetPriorityGrouping>
}
 80030be:	bf00      	nop
 80030c0:	3708      	adds	r7, #8
 80030c2:	46bd      	mov	sp, r7
 80030c4:	bd80      	pop	{r7, pc}

080030c6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80030c6:	b580      	push	{r7, lr}
 80030c8:	b086      	sub	sp, #24
 80030ca:	af00      	add	r7, sp, #0
 80030cc:	4603      	mov	r3, r0
 80030ce:	60b9      	str	r1, [r7, #8]
 80030d0:	607a      	str	r2, [r7, #4]
 80030d2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80030d4:	2300      	movs	r3, #0
 80030d6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80030d8:	f7ff ff3e 	bl	8002f58 <__NVIC_GetPriorityGrouping>
 80030dc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80030de:	687a      	ldr	r2, [r7, #4]
 80030e0:	68b9      	ldr	r1, [r7, #8]
 80030e2:	6978      	ldr	r0, [r7, #20]
 80030e4:	f7ff ff8e 	bl	8003004 <NVIC_EncodePriority>
 80030e8:	4602      	mov	r2, r0
 80030ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80030ee:	4611      	mov	r1, r2
 80030f0:	4618      	mov	r0, r3
 80030f2:	f7ff ff5d 	bl	8002fb0 <__NVIC_SetPriority>
}
 80030f6:	bf00      	nop
 80030f8:	3718      	adds	r7, #24
 80030fa:	46bd      	mov	sp, r7
 80030fc:	bd80      	pop	{r7, pc}

080030fe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80030fe:	b580      	push	{r7, lr}
 8003100:	b082      	sub	sp, #8
 8003102:	af00      	add	r7, sp, #0
 8003104:	4603      	mov	r3, r0
 8003106:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003108:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800310c:	4618      	mov	r0, r3
 800310e:	f7ff ff31 	bl	8002f74 <__NVIC_EnableIRQ>
}
 8003112:	bf00      	nop
 8003114:	3708      	adds	r7, #8
 8003116:	46bd      	mov	sp, r7
 8003118:	bd80      	pop	{r7, pc}

0800311a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800311a:	b580      	push	{r7, lr}
 800311c:	b082      	sub	sp, #8
 800311e:	af00      	add	r7, sp, #0
 8003120:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003122:	6878      	ldr	r0, [r7, #4]
 8003124:	f7ff ffa2 	bl	800306c <SysTick_Config>
 8003128:	4603      	mov	r3, r0
}
 800312a:	4618      	mov	r0, r3
 800312c:	3708      	adds	r7, #8
 800312e:	46bd      	mov	sp, r7
 8003130:	bd80      	pop	{r7, pc}

08003132 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
 8003132:	b580      	push	{r7, lr}
 8003134:	b082      	sub	sp, #8
 8003136:	af00      	add	r7, sp, #0
 8003138:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	2b00      	cmp	r3, #0
 800313e:	d101      	bne.n	8003144 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8003140:	2301      	movs	r3, #1
 8003142:	e014      	b.n	800316e <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if(hdac->State == HAL_DAC_STATE_RESET)
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	791b      	ldrb	r3, [r3, #4]
 8003148:	b2db      	uxtb	r3, r3
 800314a:	2b00      	cmp	r3, #0
 800314c:	d105      	bne.n	800315a <HAL_DAC_Init+0x28>
    hdac->MspDeInitCallback             = HAL_DAC_MspDeInit;
  }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  
    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	2200      	movs	r2, #0
 8003152:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8003154:	6878      	ldr	r0, [r7, #4]
 8003156:	f7fd ffc9 	bl	80010ec <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	2202      	movs	r2, #2
 800315e:	711a      	strb	r2, [r3, #4]
       
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	2200      	movs	r2, #0
 8003164:	611a      	str	r2, [r3, #16]
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	2201      	movs	r2, #1
 800316a:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 800316c:	2300      	movs	r3, #0
}
 800316e:	4618      	mov	r0, r3
 8003170:	3708      	adds	r7, #8
 8003172:	46bd      	mov	sp, r7
 8003174:	bd80      	pop	{r7, pc}

08003176 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC2 Channel1 selected 
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 8003176:	b480      	push	{r7}
 8003178:	b087      	sub	sp, #28
 800317a:	af00      	add	r7, sp, #0
 800317c:	60f8      	str	r0, [r7, #12]
 800317e:	60b9      	str	r1, [r7, #8]
 8003180:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 8003182:	2300      	movs	r3, #0
 8003184:	617b      	str	r3, [r7, #20]
 8003186:	2300      	movs	r3, #0
 8003188:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));    
#endif /* STM32F303x8 || STM32F334x8 || STM32F328xx || */
  assert_param(IS_DAC_CHANNEL(Channel));   
 
  /* Process locked */
  __HAL_LOCK(hdac);
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	795b      	ldrb	r3, [r3, #5]
 800318e:	2b01      	cmp	r3, #1
 8003190:	d101      	bne.n	8003196 <HAL_DAC_ConfigChannel+0x20>
 8003192:	2302      	movs	r3, #2
 8003194:	e036      	b.n	8003204 <HAL_DAC_ConfigChannel+0x8e>
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	2201      	movs	r2, #1
 800319a:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	2202      	movs	r2, #2
 80031a0:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	617b      	str	r3, [r7, #20]
    /* Output Switch (OUTEN) control */
    tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_OUTEN1)) << Channel);    
    tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputSwitch);    
  }    
#else
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 80031aa:	f640 72fe 	movw	r2, #4094	; 0xffe
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	fa02 f303 	lsl.w	r3, r2, r3
 80031b4:	43db      	mvns	r3, r3
 80031b6:	697a      	ldr	r2, [r7, #20]
 80031b8:	4013      	ands	r3, r2
 80031ba:	617b      	str	r3, [r7, #20]
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 80031bc:	68bb      	ldr	r3, [r7, #8]
 80031be:	681a      	ldr	r2, [r3, #0]
 80031c0:	68bb      	ldr	r3, [r7, #8]
 80031c2:	685b      	ldr	r3, [r3, #4]
 80031c4:	4313      	orrs	r3, r2
 80031c6:	613b      	str	r3, [r7, #16]
#endif  /* STM32F303x8 || STM32F334x8 || STM32F328xx || */
  
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 80031c8:	693a      	ldr	r2, [r7, #16]
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	fa02 f303 	lsl.w	r3, r2, r3
 80031d0:	697a      	ldr	r2, [r7, #20]
 80031d2:	4313      	orrs	r3, r2
 80031d4:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	697a      	ldr	r2, [r7, #20]
 80031dc:	601a      	str	r2, [r3, #0]
  
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	6819      	ldr	r1, [r3, #0]
 80031e4:	22c0      	movs	r2, #192	; 0xc0
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	fa02 f303 	lsl.w	r3, r2, r3
 80031ec:	43da      	mvns	r2, r3
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	400a      	ands	r2, r1
 80031f4:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	2201      	movs	r2, #1
 80031fa:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	2200      	movs	r2, #0
 8003200:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 8003202:	2300      	movs	r3, #0
}
 8003204:	4618      	mov	r0, r3
 8003206:	371c      	adds	r7, #28
 8003208:	46bd      	mov	sp, r7
 800320a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320e:	4770      	bx	lr

08003210 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8003210:	b580      	push	{r7, lr}
 8003212:	b084      	sub	sp, #16
 8003214:	af00      	add	r7, sp, #0
 8003216:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003218:	2300      	movs	r3, #0
 800321a:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	2b00      	cmp	r3, #0
 8003220:	d101      	bne.n	8003226 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8003222:	2301      	movs	r3, #1
 8003224:	e037      	b.n	8003296 <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	2202      	movs	r2, #2
 800322a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800323c:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8003240:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 800324a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	68db      	ldr	r3, [r3, #12]
 8003250:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003256:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	695b      	ldr	r3, [r3, #20]
 800325c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003262:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	69db      	ldr	r3, [r3, #28]
 8003268:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800326a:	68fa      	ldr	r2, [r7, #12]
 800326c:	4313      	orrs	r3, r2
 800326e:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	68fa      	ldr	r2, [r7, #12]
 8003276:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8003278:	6878      	ldr	r0, [r7, #4]
 800327a:	f000 f92b 	bl	80034d4 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	2200      	movs	r2, #0
 8003282:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	2201      	movs	r2, #1
 8003288:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	2200      	movs	r2, #0
 8003290:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8003294:	2300      	movs	r3, #0
}  
 8003296:	4618      	mov	r0, r3
 8003298:	3710      	adds	r7, #16
 800329a:	46bd      	mov	sp, r7
 800329c:	bd80      	pop	{r7, pc}

0800329e <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800329e:	b480      	push	{r7}
 80032a0:	b083      	sub	sp, #12
 80032a2:	af00      	add	r7, sp, #0
 80032a4:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80032ac:	2b02      	cmp	r3, #2
 80032ae:	d008      	beq.n	80032c2 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	2204      	movs	r2, #4
 80032b4:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	2200      	movs	r2, #0
 80032ba:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80032be:	2301      	movs	r3, #1
 80032c0:	e020      	b.n	8003304 <HAL_DMA_Abort+0x66>
  }
  else
  {
    /* Disable DMA IT */
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	681a      	ldr	r2, [r3, #0]
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f022 020e 	bic.w	r2, r2, #14
 80032d0:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	681a      	ldr	r2, [r3, #0]
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f022 0201 	bic.w	r2, r2, #1
 80032e0:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032ea:	2101      	movs	r1, #1
 80032ec:	fa01 f202 	lsl.w	r2, r1, r2
 80032f0:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	2201      	movs	r2, #1
 80032f6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	2200      	movs	r2, #0
 80032fe:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8003302:	2300      	movs	r3, #0
}
 8003304:	4618      	mov	r0, r3
 8003306:	370c      	adds	r7, #12
 8003308:	46bd      	mov	sp, r7
 800330a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800330e:	4770      	bx	lr

08003310 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003310:	b580      	push	{r7, lr}
 8003312:	b084      	sub	sp, #16
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003318:	2300      	movs	r3, #0
 800331a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003322:	2b02      	cmp	r3, #2
 8003324:	d005      	beq.n	8003332 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	2204      	movs	r2, #4
 800332a:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 800332c:	2301      	movs	r3, #1
 800332e:	73fb      	strb	r3, [r7, #15]
 8003330:	e027      	b.n	8003382 <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	681a      	ldr	r2, [r3, #0]
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f022 020e 	bic.w	r2, r2, #14
 8003340:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	681a      	ldr	r2, [r3, #0]
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	f022 0201 	bic.w	r2, r2, #1
 8003350:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800335a:	2101      	movs	r1, #1
 800335c:	fa01 f202 	lsl.w	r2, r1, r2
 8003360:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	2201      	movs	r2, #1
 8003366:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	2200      	movs	r2, #0
 800336e:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003376:	2b00      	cmp	r3, #0
 8003378:	d003      	beq.n	8003382 <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800337e:	6878      	ldr	r0, [r7, #4]
 8003380:	4798      	blx	r3
    } 
  }
  return status;
 8003382:	7bfb      	ldrb	r3, [r7, #15]
}
 8003384:	4618      	mov	r0, r3
 8003386:	3710      	adds	r7, #16
 8003388:	46bd      	mov	sp, r7
 800338a:	bd80      	pop	{r7, pc}

0800338c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	b084      	sub	sp, #16
 8003390:	af00      	add	r7, sp, #0
 8003392:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033a8:	2204      	movs	r2, #4
 80033aa:	409a      	lsls	r2, r3
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	4013      	ands	r3, r2
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d024      	beq.n	80033fe <HAL_DMA_IRQHandler+0x72>
 80033b4:	68bb      	ldr	r3, [r7, #8]
 80033b6:	f003 0304 	and.w	r3, r3, #4
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d01f      	beq.n	80033fe <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f003 0320 	and.w	r3, r3, #32
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d107      	bne.n	80033dc <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	681a      	ldr	r2, [r3, #0]
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	f022 0204 	bic.w	r2, r2, #4
 80033da:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033e4:	2104      	movs	r1, #4
 80033e6:	fa01 f202 	lsl.w	r2, r1, r2
 80033ea:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d06a      	beq.n	80034ca <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033f8:	6878      	ldr	r0, [r7, #4]
 80033fa:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 80033fc:	e065      	b.n	80034ca <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003402:	2202      	movs	r2, #2
 8003404:	409a      	lsls	r2, r3
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	4013      	ands	r3, r2
 800340a:	2b00      	cmp	r3, #0
 800340c:	d02c      	beq.n	8003468 <HAL_DMA_IRQHandler+0xdc>
 800340e:	68bb      	ldr	r3, [r7, #8]
 8003410:	f003 0302 	and.w	r3, r3, #2
 8003414:	2b00      	cmp	r3, #0
 8003416:	d027      	beq.n	8003468 <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f003 0320 	and.w	r3, r3, #32
 8003422:	2b00      	cmp	r3, #0
 8003424:	d10b      	bne.n	800343e <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	681a      	ldr	r2, [r3, #0]
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f022 020a 	bic.w	r2, r2, #10
 8003434:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	2201      	movs	r2, #1
 800343a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003446:	2102      	movs	r1, #2
 8003448:	fa01 f202 	lsl.w	r2, r1, r2
 800344c:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	2200      	movs	r2, #0
 8003452:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800345a:	2b00      	cmp	r3, #0
 800345c:	d035      	beq.n	80034ca <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003462:	6878      	ldr	r0, [r7, #4]
 8003464:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8003466:	e030      	b.n	80034ca <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800346c:	2208      	movs	r2, #8
 800346e:	409a      	lsls	r2, r3
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	4013      	ands	r3, r2
 8003474:	2b00      	cmp	r3, #0
 8003476:	d028      	beq.n	80034ca <HAL_DMA_IRQHandler+0x13e>
 8003478:	68bb      	ldr	r3, [r7, #8]
 800347a:	f003 0308 	and.w	r3, r3, #8
 800347e:	2b00      	cmp	r3, #0
 8003480:	d023      	beq.n	80034ca <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	681a      	ldr	r2, [r3, #0]
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	f022 020e 	bic.w	r2, r2, #14
 8003490:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800349a:	2101      	movs	r1, #1
 800349c:	fa01 f202 	lsl.w	r2, r1, r2
 80034a0:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	2201      	movs	r2, #1
 80034a6:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	2201      	movs	r2, #1
 80034ac:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	2200      	movs	r2, #0
 80034b4:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d004      	beq.n	80034ca <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034c4:	6878      	ldr	r0, [r7, #4]
 80034c6:	4798      	blx	r3
    }
  }
}  
 80034c8:	e7ff      	b.n	80034ca <HAL_DMA_IRQHandler+0x13e>
 80034ca:	bf00      	nop
 80034cc:	3710      	adds	r7, #16
 80034ce:	46bd      	mov	sp, r7
 80034d0:	bd80      	pop	{r7, pc}
	...

080034d4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80034d4:	b480      	push	{r7}
 80034d6:	b083      	sub	sp, #12
 80034d8:	af00      	add	r7, sp, #0
 80034da:	6078      	str	r0, [r7, #4]
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	461a      	mov	r2, r3
 80034e2:	4b14      	ldr	r3, [pc, #80]	; (8003534 <DMA_CalcBaseAndBitshift+0x60>)
 80034e4:	429a      	cmp	r2, r3
 80034e6:	d80f      	bhi.n	8003508 <DMA_CalcBaseAndBitshift+0x34>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	461a      	mov	r2, r3
 80034ee:	4b12      	ldr	r3, [pc, #72]	; (8003538 <DMA_CalcBaseAndBitshift+0x64>)
 80034f0:	4413      	add	r3, r2
 80034f2:	4a12      	ldr	r2, [pc, #72]	; (800353c <DMA_CalcBaseAndBitshift+0x68>)
 80034f4:	fba2 2303 	umull	r2, r3, r2, r3
 80034f8:	091b      	lsrs	r3, r3, #4
 80034fa:	009a      	lsls	r2, r3, #2
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	4a0f      	ldr	r2, [pc, #60]	; (8003540 <DMA_CalcBaseAndBitshift+0x6c>)
 8003504:	63da      	str	r2, [r3, #60]	; 0x3c
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif
}
 8003506:	e00e      	b.n	8003526 <DMA_CalcBaseAndBitshift+0x52>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	461a      	mov	r2, r3
 800350e:	4b0d      	ldr	r3, [pc, #52]	; (8003544 <DMA_CalcBaseAndBitshift+0x70>)
 8003510:	4413      	add	r3, r2
 8003512:	4a0a      	ldr	r2, [pc, #40]	; (800353c <DMA_CalcBaseAndBitshift+0x68>)
 8003514:	fba2 2303 	umull	r2, r3, r2, r3
 8003518:	091b      	lsrs	r3, r3, #4
 800351a:	009a      	lsls	r2, r3, #2
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	4a09      	ldr	r2, [pc, #36]	; (8003548 <DMA_CalcBaseAndBitshift+0x74>)
 8003524:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8003526:	bf00      	nop
 8003528:	370c      	adds	r7, #12
 800352a:	46bd      	mov	sp, r7
 800352c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003530:	4770      	bx	lr
 8003532:	bf00      	nop
 8003534:	40020407 	.word	0x40020407
 8003538:	bffdfff8 	.word	0xbffdfff8
 800353c:	cccccccd 	.word	0xcccccccd
 8003540:	40020000 	.word	0x40020000
 8003544:	bffdfbf8 	.word	0xbffdfbf8
 8003548:	40020400 	.word	0x40020400

0800354c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800354c:	b480      	push	{r7}
 800354e:	b087      	sub	sp, #28
 8003550:	af00      	add	r7, sp, #0
 8003552:	6078      	str	r0, [r7, #4]
 8003554:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003556:	2300      	movs	r3, #0
 8003558:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800355a:	e160      	b.n	800381e <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800355c:	683b      	ldr	r3, [r7, #0]
 800355e:	681a      	ldr	r2, [r3, #0]
 8003560:	2101      	movs	r1, #1
 8003562:	697b      	ldr	r3, [r7, #20]
 8003564:	fa01 f303 	lsl.w	r3, r1, r3
 8003568:	4013      	ands	r3, r2
 800356a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	2b00      	cmp	r3, #0
 8003570:	f000 8152 	beq.w	8003818 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003574:	683b      	ldr	r3, [r7, #0]
 8003576:	685b      	ldr	r3, [r3, #4]
 8003578:	f003 0303 	and.w	r3, r3, #3
 800357c:	2b01      	cmp	r3, #1
 800357e:	d005      	beq.n	800358c <HAL_GPIO_Init+0x40>
 8003580:	683b      	ldr	r3, [r7, #0]
 8003582:	685b      	ldr	r3, [r3, #4]
 8003584:	f003 0303 	and.w	r3, r3, #3
 8003588:	2b02      	cmp	r3, #2
 800358a:	d130      	bne.n	80035ee <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	689b      	ldr	r3, [r3, #8]
 8003590:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8003592:	697b      	ldr	r3, [r7, #20]
 8003594:	005b      	lsls	r3, r3, #1
 8003596:	2203      	movs	r2, #3
 8003598:	fa02 f303 	lsl.w	r3, r2, r3
 800359c:	43db      	mvns	r3, r3
 800359e:	693a      	ldr	r2, [r7, #16]
 80035a0:	4013      	ands	r3, r2
 80035a2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80035a4:	683b      	ldr	r3, [r7, #0]
 80035a6:	68da      	ldr	r2, [r3, #12]
 80035a8:	697b      	ldr	r3, [r7, #20]
 80035aa:	005b      	lsls	r3, r3, #1
 80035ac:	fa02 f303 	lsl.w	r3, r2, r3
 80035b0:	693a      	ldr	r2, [r7, #16]
 80035b2:	4313      	orrs	r3, r2
 80035b4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	693a      	ldr	r2, [r7, #16]
 80035ba:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	685b      	ldr	r3, [r3, #4]
 80035c0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80035c2:	2201      	movs	r2, #1
 80035c4:	697b      	ldr	r3, [r7, #20]
 80035c6:	fa02 f303 	lsl.w	r3, r2, r3
 80035ca:	43db      	mvns	r3, r3
 80035cc:	693a      	ldr	r2, [r7, #16]
 80035ce:	4013      	ands	r3, r2
 80035d0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80035d2:	683b      	ldr	r3, [r7, #0]
 80035d4:	685b      	ldr	r3, [r3, #4]
 80035d6:	091b      	lsrs	r3, r3, #4
 80035d8:	f003 0201 	and.w	r2, r3, #1
 80035dc:	697b      	ldr	r3, [r7, #20]
 80035de:	fa02 f303 	lsl.w	r3, r2, r3
 80035e2:	693a      	ldr	r2, [r7, #16]
 80035e4:	4313      	orrs	r3, r2
 80035e6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	693a      	ldr	r2, [r7, #16]
 80035ec:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80035ee:	683b      	ldr	r3, [r7, #0]
 80035f0:	685b      	ldr	r3, [r3, #4]
 80035f2:	f003 0303 	and.w	r3, r3, #3
 80035f6:	2b03      	cmp	r3, #3
 80035f8:	d017      	beq.n	800362a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	68db      	ldr	r3, [r3, #12]
 80035fe:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8003600:	697b      	ldr	r3, [r7, #20]
 8003602:	005b      	lsls	r3, r3, #1
 8003604:	2203      	movs	r2, #3
 8003606:	fa02 f303 	lsl.w	r3, r2, r3
 800360a:	43db      	mvns	r3, r3
 800360c:	693a      	ldr	r2, [r7, #16]
 800360e:	4013      	ands	r3, r2
 8003610:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003612:	683b      	ldr	r3, [r7, #0]
 8003614:	689a      	ldr	r2, [r3, #8]
 8003616:	697b      	ldr	r3, [r7, #20]
 8003618:	005b      	lsls	r3, r3, #1
 800361a:	fa02 f303 	lsl.w	r3, r2, r3
 800361e:	693a      	ldr	r2, [r7, #16]
 8003620:	4313      	orrs	r3, r2
 8003622:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	693a      	ldr	r2, [r7, #16]
 8003628:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800362a:	683b      	ldr	r3, [r7, #0]
 800362c:	685b      	ldr	r3, [r3, #4]
 800362e:	f003 0303 	and.w	r3, r3, #3
 8003632:	2b02      	cmp	r3, #2
 8003634:	d123      	bne.n	800367e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003636:	697b      	ldr	r3, [r7, #20]
 8003638:	08da      	lsrs	r2, r3, #3
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	3208      	adds	r2, #8
 800363e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003642:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003644:	697b      	ldr	r3, [r7, #20]
 8003646:	f003 0307 	and.w	r3, r3, #7
 800364a:	009b      	lsls	r3, r3, #2
 800364c:	220f      	movs	r2, #15
 800364e:	fa02 f303 	lsl.w	r3, r2, r3
 8003652:	43db      	mvns	r3, r3
 8003654:	693a      	ldr	r2, [r7, #16]
 8003656:	4013      	ands	r3, r2
 8003658:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800365a:	683b      	ldr	r3, [r7, #0]
 800365c:	691a      	ldr	r2, [r3, #16]
 800365e:	697b      	ldr	r3, [r7, #20]
 8003660:	f003 0307 	and.w	r3, r3, #7
 8003664:	009b      	lsls	r3, r3, #2
 8003666:	fa02 f303 	lsl.w	r3, r2, r3
 800366a:	693a      	ldr	r2, [r7, #16]
 800366c:	4313      	orrs	r3, r2
 800366e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003670:	697b      	ldr	r3, [r7, #20]
 8003672:	08da      	lsrs	r2, r3, #3
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	3208      	adds	r2, #8
 8003678:	6939      	ldr	r1, [r7, #16]
 800367a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8003684:	697b      	ldr	r3, [r7, #20]
 8003686:	005b      	lsls	r3, r3, #1
 8003688:	2203      	movs	r2, #3
 800368a:	fa02 f303 	lsl.w	r3, r2, r3
 800368e:	43db      	mvns	r3, r3
 8003690:	693a      	ldr	r2, [r7, #16]
 8003692:	4013      	ands	r3, r2
 8003694:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003696:	683b      	ldr	r3, [r7, #0]
 8003698:	685b      	ldr	r3, [r3, #4]
 800369a:	f003 0203 	and.w	r2, r3, #3
 800369e:	697b      	ldr	r3, [r7, #20]
 80036a0:	005b      	lsls	r3, r3, #1
 80036a2:	fa02 f303 	lsl.w	r3, r2, r3
 80036a6:	693a      	ldr	r2, [r7, #16]
 80036a8:	4313      	orrs	r3, r2
 80036aa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	693a      	ldr	r2, [r7, #16]
 80036b0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80036b2:	683b      	ldr	r3, [r7, #0]
 80036b4:	685b      	ldr	r3, [r3, #4]
 80036b6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	f000 80ac 	beq.w	8003818 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80036c0:	4b5e      	ldr	r3, [pc, #376]	; (800383c <HAL_GPIO_Init+0x2f0>)
 80036c2:	699b      	ldr	r3, [r3, #24]
 80036c4:	4a5d      	ldr	r2, [pc, #372]	; (800383c <HAL_GPIO_Init+0x2f0>)
 80036c6:	f043 0301 	orr.w	r3, r3, #1
 80036ca:	6193      	str	r3, [r2, #24]
 80036cc:	4b5b      	ldr	r3, [pc, #364]	; (800383c <HAL_GPIO_Init+0x2f0>)
 80036ce:	699b      	ldr	r3, [r3, #24]
 80036d0:	f003 0301 	and.w	r3, r3, #1
 80036d4:	60bb      	str	r3, [r7, #8]
 80036d6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80036d8:	4a59      	ldr	r2, [pc, #356]	; (8003840 <HAL_GPIO_Init+0x2f4>)
 80036da:	697b      	ldr	r3, [r7, #20]
 80036dc:	089b      	lsrs	r3, r3, #2
 80036de:	3302      	adds	r3, #2
 80036e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80036e4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80036e6:	697b      	ldr	r3, [r7, #20]
 80036e8:	f003 0303 	and.w	r3, r3, #3
 80036ec:	009b      	lsls	r3, r3, #2
 80036ee:	220f      	movs	r2, #15
 80036f0:	fa02 f303 	lsl.w	r3, r2, r3
 80036f4:	43db      	mvns	r3, r3
 80036f6:	693a      	ldr	r2, [r7, #16]
 80036f8:	4013      	ands	r3, r2
 80036fa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003702:	d025      	beq.n	8003750 <HAL_GPIO_Init+0x204>
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	4a4f      	ldr	r2, [pc, #316]	; (8003844 <HAL_GPIO_Init+0x2f8>)
 8003708:	4293      	cmp	r3, r2
 800370a:	d01f      	beq.n	800374c <HAL_GPIO_Init+0x200>
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	4a4e      	ldr	r2, [pc, #312]	; (8003848 <HAL_GPIO_Init+0x2fc>)
 8003710:	4293      	cmp	r3, r2
 8003712:	d019      	beq.n	8003748 <HAL_GPIO_Init+0x1fc>
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	4a4d      	ldr	r2, [pc, #308]	; (800384c <HAL_GPIO_Init+0x300>)
 8003718:	4293      	cmp	r3, r2
 800371a:	d013      	beq.n	8003744 <HAL_GPIO_Init+0x1f8>
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	4a4c      	ldr	r2, [pc, #304]	; (8003850 <HAL_GPIO_Init+0x304>)
 8003720:	4293      	cmp	r3, r2
 8003722:	d00d      	beq.n	8003740 <HAL_GPIO_Init+0x1f4>
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	4a4b      	ldr	r2, [pc, #300]	; (8003854 <HAL_GPIO_Init+0x308>)
 8003728:	4293      	cmp	r3, r2
 800372a:	d007      	beq.n	800373c <HAL_GPIO_Init+0x1f0>
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	4a4a      	ldr	r2, [pc, #296]	; (8003858 <HAL_GPIO_Init+0x30c>)
 8003730:	4293      	cmp	r3, r2
 8003732:	d101      	bne.n	8003738 <HAL_GPIO_Init+0x1ec>
 8003734:	2306      	movs	r3, #6
 8003736:	e00c      	b.n	8003752 <HAL_GPIO_Init+0x206>
 8003738:	2307      	movs	r3, #7
 800373a:	e00a      	b.n	8003752 <HAL_GPIO_Init+0x206>
 800373c:	2305      	movs	r3, #5
 800373e:	e008      	b.n	8003752 <HAL_GPIO_Init+0x206>
 8003740:	2304      	movs	r3, #4
 8003742:	e006      	b.n	8003752 <HAL_GPIO_Init+0x206>
 8003744:	2303      	movs	r3, #3
 8003746:	e004      	b.n	8003752 <HAL_GPIO_Init+0x206>
 8003748:	2302      	movs	r3, #2
 800374a:	e002      	b.n	8003752 <HAL_GPIO_Init+0x206>
 800374c:	2301      	movs	r3, #1
 800374e:	e000      	b.n	8003752 <HAL_GPIO_Init+0x206>
 8003750:	2300      	movs	r3, #0
 8003752:	697a      	ldr	r2, [r7, #20]
 8003754:	f002 0203 	and.w	r2, r2, #3
 8003758:	0092      	lsls	r2, r2, #2
 800375a:	4093      	lsls	r3, r2
 800375c:	693a      	ldr	r2, [r7, #16]
 800375e:	4313      	orrs	r3, r2
 8003760:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003762:	4937      	ldr	r1, [pc, #220]	; (8003840 <HAL_GPIO_Init+0x2f4>)
 8003764:	697b      	ldr	r3, [r7, #20]
 8003766:	089b      	lsrs	r3, r3, #2
 8003768:	3302      	adds	r3, #2
 800376a:	693a      	ldr	r2, [r7, #16]
 800376c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003770:	4b3a      	ldr	r3, [pc, #232]	; (800385c <HAL_GPIO_Init+0x310>)
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	43db      	mvns	r3, r3
 800377a:	693a      	ldr	r2, [r7, #16]
 800377c:	4013      	ands	r3, r2
 800377e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003780:	683b      	ldr	r3, [r7, #0]
 8003782:	685b      	ldr	r3, [r3, #4]
 8003784:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003788:	2b00      	cmp	r3, #0
 800378a:	d003      	beq.n	8003794 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 800378c:	693a      	ldr	r2, [r7, #16]
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	4313      	orrs	r3, r2
 8003792:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8003794:	4a31      	ldr	r2, [pc, #196]	; (800385c <HAL_GPIO_Init+0x310>)
 8003796:	693b      	ldr	r3, [r7, #16]
 8003798:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800379a:	4b30      	ldr	r3, [pc, #192]	; (800385c <HAL_GPIO_Init+0x310>)
 800379c:	685b      	ldr	r3, [r3, #4]
 800379e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	43db      	mvns	r3, r3
 80037a4:	693a      	ldr	r2, [r7, #16]
 80037a6:	4013      	ands	r3, r2
 80037a8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80037aa:	683b      	ldr	r3, [r7, #0]
 80037ac:	685b      	ldr	r3, [r3, #4]
 80037ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d003      	beq.n	80037be <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 80037b6:	693a      	ldr	r2, [r7, #16]
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	4313      	orrs	r3, r2
 80037bc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80037be:	4a27      	ldr	r2, [pc, #156]	; (800385c <HAL_GPIO_Init+0x310>)
 80037c0:	693b      	ldr	r3, [r7, #16]
 80037c2:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80037c4:	4b25      	ldr	r3, [pc, #148]	; (800385c <HAL_GPIO_Init+0x310>)
 80037c6:	689b      	ldr	r3, [r3, #8]
 80037c8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	43db      	mvns	r3, r3
 80037ce:	693a      	ldr	r2, [r7, #16]
 80037d0:	4013      	ands	r3, r2
 80037d2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80037d4:	683b      	ldr	r3, [r7, #0]
 80037d6:	685b      	ldr	r3, [r3, #4]
 80037d8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d003      	beq.n	80037e8 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 80037e0:	693a      	ldr	r2, [r7, #16]
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	4313      	orrs	r3, r2
 80037e6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80037e8:	4a1c      	ldr	r2, [pc, #112]	; (800385c <HAL_GPIO_Init+0x310>)
 80037ea:	693b      	ldr	r3, [r7, #16]
 80037ec:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80037ee:	4b1b      	ldr	r3, [pc, #108]	; (800385c <HAL_GPIO_Init+0x310>)
 80037f0:	68db      	ldr	r3, [r3, #12]
 80037f2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	43db      	mvns	r3, r3
 80037f8:	693a      	ldr	r2, [r7, #16]
 80037fa:	4013      	ands	r3, r2
 80037fc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80037fe:	683b      	ldr	r3, [r7, #0]
 8003800:	685b      	ldr	r3, [r3, #4]
 8003802:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003806:	2b00      	cmp	r3, #0
 8003808:	d003      	beq.n	8003812 <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 800380a:	693a      	ldr	r2, [r7, #16]
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	4313      	orrs	r3, r2
 8003810:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003812:	4a12      	ldr	r2, [pc, #72]	; (800385c <HAL_GPIO_Init+0x310>)
 8003814:	693b      	ldr	r3, [r7, #16]
 8003816:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8003818:	697b      	ldr	r3, [r7, #20]
 800381a:	3301      	adds	r3, #1
 800381c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800381e:	683b      	ldr	r3, [r7, #0]
 8003820:	681a      	ldr	r2, [r3, #0]
 8003822:	697b      	ldr	r3, [r7, #20]
 8003824:	fa22 f303 	lsr.w	r3, r2, r3
 8003828:	2b00      	cmp	r3, #0
 800382a:	f47f ae97 	bne.w	800355c <HAL_GPIO_Init+0x10>
  }
}
 800382e:	bf00      	nop
 8003830:	371c      	adds	r7, #28
 8003832:	46bd      	mov	sp, r7
 8003834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003838:	4770      	bx	lr
 800383a:	bf00      	nop
 800383c:	40021000 	.word	0x40021000
 8003840:	40010000 	.word	0x40010000
 8003844:	48000400 	.word	0x48000400
 8003848:	48000800 	.word	0x48000800
 800384c:	48000c00 	.word	0x48000c00
 8003850:	48001000 	.word	0x48001000
 8003854:	48001400 	.word	0x48001400
 8003858:	48001800 	.word	0x48001800
 800385c:	40010400 	.word	0x40010400

08003860 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003860:	b480      	push	{r7}
 8003862:	b085      	sub	sp, #20
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]
 8003868:	460b      	mov	r3, r1
 800386a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	691a      	ldr	r2, [r3, #16]
 8003870:	887b      	ldrh	r3, [r7, #2]
 8003872:	4013      	ands	r3, r2
 8003874:	2b00      	cmp	r3, #0
 8003876:	d002      	beq.n	800387e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003878:	2301      	movs	r3, #1
 800387a:	73fb      	strb	r3, [r7, #15]
 800387c:	e001      	b.n	8003882 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800387e:	2300      	movs	r3, #0
 8003880:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003882:	7bfb      	ldrb	r3, [r7, #15]
}
 8003884:	4618      	mov	r0, r3
 8003886:	3714      	adds	r7, #20
 8003888:	46bd      	mov	sp, r7
 800388a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388e:	4770      	bx	lr

08003890 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003890:	b480      	push	{r7}
 8003892:	b083      	sub	sp, #12
 8003894:	af00      	add	r7, sp, #0
 8003896:	6078      	str	r0, [r7, #4]
 8003898:	460b      	mov	r3, r1
 800389a:	807b      	strh	r3, [r7, #2]
 800389c:	4613      	mov	r3, r2
 800389e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80038a0:	787b      	ldrb	r3, [r7, #1]
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d003      	beq.n	80038ae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80038a6:	887a      	ldrh	r2, [r7, #2]
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80038ac:	e002      	b.n	80038b4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80038ae:	887a      	ldrh	r2, [r7, #2]
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80038b4:	bf00      	nop
 80038b6:	370c      	adds	r7, #12
 80038b8:	46bd      	mov	sp, r7
 80038ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038be:	4770      	bx	lr

080038c0 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80038c0:	b480      	push	{r7}
 80038c2:	b085      	sub	sp, #20
 80038c4:	af00      	add	r7, sp, #0
 80038c6:	6078      	str	r0, [r7, #4]
 80038c8:	460b      	mov	r3, r1
 80038ca:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	695b      	ldr	r3, [r3, #20]
 80038d0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80038d2:	887a      	ldrh	r2, [r7, #2]
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	4013      	ands	r3, r2
 80038d8:	041a      	lsls	r2, r3, #16
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	43d9      	mvns	r1, r3
 80038de:	887b      	ldrh	r3, [r7, #2]
 80038e0:	400b      	ands	r3, r1
 80038e2:	431a      	orrs	r2, r3
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	619a      	str	r2, [r3, #24]
}
 80038e8:	bf00      	nop
 80038ea:	3714      	adds	r7, #20
 80038ec:	46bd      	mov	sp, r7
 80038ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f2:	4770      	bx	lr

080038f4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80038f4:	b580      	push	{r7, lr}
 80038f6:	b082      	sub	sp, #8
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	4603      	mov	r3, r0
 80038fc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80038fe:	4b08      	ldr	r3, [pc, #32]	; (8003920 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003900:	695a      	ldr	r2, [r3, #20]
 8003902:	88fb      	ldrh	r3, [r7, #6]
 8003904:	4013      	ands	r3, r2
 8003906:	2b00      	cmp	r3, #0
 8003908:	d006      	beq.n	8003918 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800390a:	4a05      	ldr	r2, [pc, #20]	; (8003920 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800390c:	88fb      	ldrh	r3, [r7, #6]
 800390e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003910:	88fb      	ldrh	r3, [r7, #6]
 8003912:	4618      	mov	r0, r3
 8003914:	f7fc ff60 	bl	80007d8 <HAL_GPIO_EXTI_Callback>
  }
}
 8003918:	bf00      	nop
 800391a:	3708      	adds	r7, #8
 800391c:	46bd      	mov	sp, r7
 800391e:	bd80      	pop	{r7, pc}
 8003920:	40010400 	.word	0x40010400

08003924 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003924:	b580      	push	{r7, lr}
 8003926:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 800392a:	af00      	add	r7, sp, #0
 800392c:	1d3b      	adds	r3, r7, #4
 800392e:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003930:	1d3b      	adds	r3, r7, #4
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	2b00      	cmp	r3, #0
 8003936:	d102      	bne.n	800393e <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8003938:	2301      	movs	r3, #1
 800393a:	f000 bf01 	b.w	8004740 <HAL_RCC_OscConfig+0xe1c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800393e:	1d3b      	adds	r3, r7, #4
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	f003 0301 	and.w	r3, r3, #1
 8003948:	2b00      	cmp	r3, #0
 800394a:	f000 8160 	beq.w	8003c0e <HAL_RCC_OscConfig+0x2ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800394e:	4bae      	ldr	r3, [pc, #696]	; (8003c08 <HAL_RCC_OscConfig+0x2e4>)
 8003950:	685b      	ldr	r3, [r3, #4]
 8003952:	f003 030c 	and.w	r3, r3, #12
 8003956:	2b04      	cmp	r3, #4
 8003958:	d00c      	beq.n	8003974 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800395a:	4bab      	ldr	r3, [pc, #684]	; (8003c08 <HAL_RCC_OscConfig+0x2e4>)
 800395c:	685b      	ldr	r3, [r3, #4]
 800395e:	f003 030c 	and.w	r3, r3, #12
 8003962:	2b08      	cmp	r3, #8
 8003964:	d159      	bne.n	8003a1a <HAL_RCC_OscConfig+0xf6>
 8003966:	4ba8      	ldr	r3, [pc, #672]	; (8003c08 <HAL_RCC_OscConfig+0x2e4>)
 8003968:	685b      	ldr	r3, [r3, #4]
 800396a:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 800396e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003972:	d152      	bne.n	8003a1a <HAL_RCC_OscConfig+0xf6>
 8003974:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003978:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800397c:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8003980:	fa93 f3a3 	rbit	r3, r3
 8003984:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003988:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800398c:	fab3 f383 	clz	r3, r3
 8003990:	b2db      	uxtb	r3, r3
 8003992:	095b      	lsrs	r3, r3, #5
 8003994:	b2db      	uxtb	r3, r3
 8003996:	f043 0301 	orr.w	r3, r3, #1
 800399a:	b2db      	uxtb	r3, r3
 800399c:	2b01      	cmp	r3, #1
 800399e:	d102      	bne.n	80039a6 <HAL_RCC_OscConfig+0x82>
 80039a0:	4b99      	ldr	r3, [pc, #612]	; (8003c08 <HAL_RCC_OscConfig+0x2e4>)
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	e015      	b.n	80039d2 <HAL_RCC_OscConfig+0xae>
 80039a6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80039aa:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039ae:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 80039b2:	fa93 f3a3 	rbit	r3, r3
 80039b6:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 80039ba:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80039be:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 80039c2:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 80039c6:	fa93 f3a3 	rbit	r3, r3
 80039ca:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 80039ce:	4b8e      	ldr	r3, [pc, #568]	; (8003c08 <HAL_RCC_OscConfig+0x2e4>)
 80039d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039d2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80039d6:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 80039da:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 80039de:	fa92 f2a2 	rbit	r2, r2
 80039e2:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 80039e6:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 80039ea:	fab2 f282 	clz	r2, r2
 80039ee:	b2d2      	uxtb	r2, r2
 80039f0:	f042 0220 	orr.w	r2, r2, #32
 80039f4:	b2d2      	uxtb	r2, r2
 80039f6:	f002 021f 	and.w	r2, r2, #31
 80039fa:	2101      	movs	r1, #1
 80039fc:	fa01 f202 	lsl.w	r2, r1, r2
 8003a00:	4013      	ands	r3, r2
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	f000 8102 	beq.w	8003c0c <HAL_RCC_OscConfig+0x2e8>
 8003a08:	1d3b      	adds	r3, r7, #4
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	685b      	ldr	r3, [r3, #4]
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	f040 80fc 	bne.w	8003c0c <HAL_RCC_OscConfig+0x2e8>
      {
        return HAL_ERROR;
 8003a14:	2301      	movs	r3, #1
 8003a16:	f000 be93 	b.w	8004740 <HAL_RCC_OscConfig+0xe1c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003a1a:	1d3b      	adds	r3, r7, #4
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	685b      	ldr	r3, [r3, #4]
 8003a20:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003a24:	d106      	bne.n	8003a34 <HAL_RCC_OscConfig+0x110>
 8003a26:	4b78      	ldr	r3, [pc, #480]	; (8003c08 <HAL_RCC_OscConfig+0x2e4>)
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	4a77      	ldr	r2, [pc, #476]	; (8003c08 <HAL_RCC_OscConfig+0x2e4>)
 8003a2c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a30:	6013      	str	r3, [r2, #0]
 8003a32:	e030      	b.n	8003a96 <HAL_RCC_OscConfig+0x172>
 8003a34:	1d3b      	adds	r3, r7, #4
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	685b      	ldr	r3, [r3, #4]
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d10c      	bne.n	8003a58 <HAL_RCC_OscConfig+0x134>
 8003a3e:	4b72      	ldr	r3, [pc, #456]	; (8003c08 <HAL_RCC_OscConfig+0x2e4>)
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	4a71      	ldr	r2, [pc, #452]	; (8003c08 <HAL_RCC_OscConfig+0x2e4>)
 8003a44:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003a48:	6013      	str	r3, [r2, #0]
 8003a4a:	4b6f      	ldr	r3, [pc, #444]	; (8003c08 <HAL_RCC_OscConfig+0x2e4>)
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	4a6e      	ldr	r2, [pc, #440]	; (8003c08 <HAL_RCC_OscConfig+0x2e4>)
 8003a50:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003a54:	6013      	str	r3, [r2, #0]
 8003a56:	e01e      	b.n	8003a96 <HAL_RCC_OscConfig+0x172>
 8003a58:	1d3b      	adds	r3, r7, #4
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	685b      	ldr	r3, [r3, #4]
 8003a5e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003a62:	d10c      	bne.n	8003a7e <HAL_RCC_OscConfig+0x15a>
 8003a64:	4b68      	ldr	r3, [pc, #416]	; (8003c08 <HAL_RCC_OscConfig+0x2e4>)
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	4a67      	ldr	r2, [pc, #412]	; (8003c08 <HAL_RCC_OscConfig+0x2e4>)
 8003a6a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003a6e:	6013      	str	r3, [r2, #0]
 8003a70:	4b65      	ldr	r3, [pc, #404]	; (8003c08 <HAL_RCC_OscConfig+0x2e4>)
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	4a64      	ldr	r2, [pc, #400]	; (8003c08 <HAL_RCC_OscConfig+0x2e4>)
 8003a76:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a7a:	6013      	str	r3, [r2, #0]
 8003a7c:	e00b      	b.n	8003a96 <HAL_RCC_OscConfig+0x172>
 8003a7e:	4b62      	ldr	r3, [pc, #392]	; (8003c08 <HAL_RCC_OscConfig+0x2e4>)
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	4a61      	ldr	r2, [pc, #388]	; (8003c08 <HAL_RCC_OscConfig+0x2e4>)
 8003a84:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003a88:	6013      	str	r3, [r2, #0]
 8003a8a:	4b5f      	ldr	r3, [pc, #380]	; (8003c08 <HAL_RCC_OscConfig+0x2e4>)
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	4a5e      	ldr	r2, [pc, #376]	; (8003c08 <HAL_RCC_OscConfig+0x2e4>)
 8003a90:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003a94:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003a96:	1d3b      	adds	r3, r7, #4
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	685b      	ldr	r3, [r3, #4]
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d059      	beq.n	8003b54 <HAL_RCC_OscConfig+0x230>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003aa0:	f7fe f856 	bl	8001b50 <HAL_GetTick>
 8003aa4:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003aa8:	e00a      	b.n	8003ac0 <HAL_RCC_OscConfig+0x19c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003aaa:	f7fe f851 	bl	8001b50 <HAL_GetTick>
 8003aae:	4602      	mov	r2, r0
 8003ab0:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003ab4:	1ad3      	subs	r3, r2, r3
 8003ab6:	2b64      	cmp	r3, #100	; 0x64
 8003ab8:	d902      	bls.n	8003ac0 <HAL_RCC_OscConfig+0x19c>
          {
            return HAL_TIMEOUT;
 8003aba:	2303      	movs	r3, #3
 8003abc:	f000 be40 	b.w	8004740 <HAL_RCC_OscConfig+0xe1c>
 8003ac0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003ac4:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ac8:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8003acc:	fa93 f3a3 	rbit	r3, r3
 8003ad0:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 8003ad4:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ad8:	fab3 f383 	clz	r3, r3
 8003adc:	b2db      	uxtb	r3, r3
 8003ade:	095b      	lsrs	r3, r3, #5
 8003ae0:	b2db      	uxtb	r3, r3
 8003ae2:	f043 0301 	orr.w	r3, r3, #1
 8003ae6:	b2db      	uxtb	r3, r3
 8003ae8:	2b01      	cmp	r3, #1
 8003aea:	d102      	bne.n	8003af2 <HAL_RCC_OscConfig+0x1ce>
 8003aec:	4b46      	ldr	r3, [pc, #280]	; (8003c08 <HAL_RCC_OscConfig+0x2e4>)
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	e015      	b.n	8003b1e <HAL_RCC_OscConfig+0x1fa>
 8003af2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003af6:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003afa:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8003afe:	fa93 f3a3 	rbit	r3, r3
 8003b02:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8003b06:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003b0a:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8003b0e:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8003b12:	fa93 f3a3 	rbit	r3, r3
 8003b16:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8003b1a:	4b3b      	ldr	r3, [pc, #236]	; (8003c08 <HAL_RCC_OscConfig+0x2e4>)
 8003b1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b1e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003b22:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 8003b26:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 8003b2a:	fa92 f2a2 	rbit	r2, r2
 8003b2e:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 8003b32:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8003b36:	fab2 f282 	clz	r2, r2
 8003b3a:	b2d2      	uxtb	r2, r2
 8003b3c:	f042 0220 	orr.w	r2, r2, #32
 8003b40:	b2d2      	uxtb	r2, r2
 8003b42:	f002 021f 	and.w	r2, r2, #31
 8003b46:	2101      	movs	r1, #1
 8003b48:	fa01 f202 	lsl.w	r2, r1, r2
 8003b4c:	4013      	ands	r3, r2
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d0ab      	beq.n	8003aaa <HAL_RCC_OscConfig+0x186>
 8003b52:	e05c      	b.n	8003c0e <HAL_RCC_OscConfig+0x2ea>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b54:	f7fd fffc 	bl	8001b50 <HAL_GetTick>
 8003b58:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b5c:	e00a      	b.n	8003b74 <HAL_RCC_OscConfig+0x250>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003b5e:	f7fd fff7 	bl	8001b50 <HAL_GetTick>
 8003b62:	4602      	mov	r2, r0
 8003b64:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003b68:	1ad3      	subs	r3, r2, r3
 8003b6a:	2b64      	cmp	r3, #100	; 0x64
 8003b6c:	d902      	bls.n	8003b74 <HAL_RCC_OscConfig+0x250>
          {
            return HAL_TIMEOUT;
 8003b6e:	2303      	movs	r3, #3
 8003b70:	f000 bde6 	b.w	8004740 <HAL_RCC_OscConfig+0xe1c>
 8003b74:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003b78:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b7c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8003b80:	fa93 f3a3 	rbit	r3, r3
 8003b84:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 8003b88:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b8c:	fab3 f383 	clz	r3, r3
 8003b90:	b2db      	uxtb	r3, r3
 8003b92:	095b      	lsrs	r3, r3, #5
 8003b94:	b2db      	uxtb	r3, r3
 8003b96:	f043 0301 	orr.w	r3, r3, #1
 8003b9a:	b2db      	uxtb	r3, r3
 8003b9c:	2b01      	cmp	r3, #1
 8003b9e:	d102      	bne.n	8003ba6 <HAL_RCC_OscConfig+0x282>
 8003ba0:	4b19      	ldr	r3, [pc, #100]	; (8003c08 <HAL_RCC_OscConfig+0x2e4>)
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	e015      	b.n	8003bd2 <HAL_RCC_OscConfig+0x2ae>
 8003ba6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003baa:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bae:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8003bb2:	fa93 f3a3 	rbit	r3, r3
 8003bb6:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 8003bba:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003bbe:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8003bc2:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8003bc6:	fa93 f3a3 	rbit	r3, r3
 8003bca:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8003bce:	4b0e      	ldr	r3, [pc, #56]	; (8003c08 <HAL_RCC_OscConfig+0x2e4>)
 8003bd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bd2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003bd6:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8003bda:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8003bde:	fa92 f2a2 	rbit	r2, r2
 8003be2:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 8003be6:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8003bea:	fab2 f282 	clz	r2, r2
 8003bee:	b2d2      	uxtb	r2, r2
 8003bf0:	f042 0220 	orr.w	r2, r2, #32
 8003bf4:	b2d2      	uxtb	r2, r2
 8003bf6:	f002 021f 	and.w	r2, r2, #31
 8003bfa:	2101      	movs	r1, #1
 8003bfc:	fa01 f202 	lsl.w	r2, r1, r2
 8003c00:	4013      	ands	r3, r2
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d1ab      	bne.n	8003b5e <HAL_RCC_OscConfig+0x23a>
 8003c06:	e002      	b.n	8003c0e <HAL_RCC_OscConfig+0x2ea>
 8003c08:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c0c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003c0e:	1d3b      	adds	r3, r7, #4
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f003 0302 	and.w	r3, r3, #2
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	f000 8170 	beq.w	8003efe <HAL_RCC_OscConfig+0x5da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003c1e:	4bd0      	ldr	r3, [pc, #832]	; (8003f60 <HAL_RCC_OscConfig+0x63c>)
 8003c20:	685b      	ldr	r3, [r3, #4]
 8003c22:	f003 030c 	and.w	r3, r3, #12
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d00c      	beq.n	8003c44 <HAL_RCC_OscConfig+0x320>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003c2a:	4bcd      	ldr	r3, [pc, #820]	; (8003f60 <HAL_RCC_OscConfig+0x63c>)
 8003c2c:	685b      	ldr	r3, [r3, #4]
 8003c2e:	f003 030c 	and.w	r3, r3, #12
 8003c32:	2b08      	cmp	r3, #8
 8003c34:	d16d      	bne.n	8003d12 <HAL_RCC_OscConfig+0x3ee>
 8003c36:	4bca      	ldr	r3, [pc, #808]	; (8003f60 <HAL_RCC_OscConfig+0x63c>)
 8003c38:	685b      	ldr	r3, [r3, #4]
 8003c3a:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8003c3e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003c42:	d166      	bne.n	8003d12 <HAL_RCC_OscConfig+0x3ee>
 8003c44:	2302      	movs	r3, #2
 8003c46:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c4a:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8003c4e:	fa93 f3a3 	rbit	r3, r3
 8003c52:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 8003c56:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c5a:	fab3 f383 	clz	r3, r3
 8003c5e:	b2db      	uxtb	r3, r3
 8003c60:	095b      	lsrs	r3, r3, #5
 8003c62:	b2db      	uxtb	r3, r3
 8003c64:	f043 0301 	orr.w	r3, r3, #1
 8003c68:	b2db      	uxtb	r3, r3
 8003c6a:	2b01      	cmp	r3, #1
 8003c6c:	d102      	bne.n	8003c74 <HAL_RCC_OscConfig+0x350>
 8003c6e:	4bbc      	ldr	r3, [pc, #752]	; (8003f60 <HAL_RCC_OscConfig+0x63c>)
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	e013      	b.n	8003c9c <HAL_RCC_OscConfig+0x378>
 8003c74:	2302      	movs	r3, #2
 8003c76:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c7a:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8003c7e:	fa93 f3a3 	rbit	r3, r3
 8003c82:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8003c86:	2302      	movs	r3, #2
 8003c88:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8003c8c:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8003c90:	fa93 f3a3 	rbit	r3, r3
 8003c94:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8003c98:	4bb1      	ldr	r3, [pc, #708]	; (8003f60 <HAL_RCC_OscConfig+0x63c>)
 8003c9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c9c:	2202      	movs	r2, #2
 8003c9e:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8003ca2:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 8003ca6:	fa92 f2a2 	rbit	r2, r2
 8003caa:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 8003cae:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8003cb2:	fab2 f282 	clz	r2, r2
 8003cb6:	b2d2      	uxtb	r2, r2
 8003cb8:	f042 0220 	orr.w	r2, r2, #32
 8003cbc:	b2d2      	uxtb	r2, r2
 8003cbe:	f002 021f 	and.w	r2, r2, #31
 8003cc2:	2101      	movs	r1, #1
 8003cc4:	fa01 f202 	lsl.w	r2, r1, r2
 8003cc8:	4013      	ands	r3, r2
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d007      	beq.n	8003cde <HAL_RCC_OscConfig+0x3ba>
 8003cce:	1d3b      	adds	r3, r7, #4
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	68db      	ldr	r3, [r3, #12]
 8003cd4:	2b01      	cmp	r3, #1
 8003cd6:	d002      	beq.n	8003cde <HAL_RCC_OscConfig+0x3ba>
      {
        return HAL_ERROR;
 8003cd8:	2301      	movs	r3, #1
 8003cda:	f000 bd31 	b.w	8004740 <HAL_RCC_OscConfig+0xe1c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003cde:	4ba0      	ldr	r3, [pc, #640]	; (8003f60 <HAL_RCC_OscConfig+0x63c>)
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003ce6:	1d3b      	adds	r3, r7, #4
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	691b      	ldr	r3, [r3, #16]
 8003cec:	21f8      	movs	r1, #248	; 0xf8
 8003cee:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cf2:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 8003cf6:	fa91 f1a1 	rbit	r1, r1
 8003cfa:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 8003cfe:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8003d02:	fab1 f181 	clz	r1, r1
 8003d06:	b2c9      	uxtb	r1, r1
 8003d08:	408b      	lsls	r3, r1
 8003d0a:	4995      	ldr	r1, [pc, #596]	; (8003f60 <HAL_RCC_OscConfig+0x63c>)
 8003d0c:	4313      	orrs	r3, r2
 8003d0e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d10:	e0f5      	b.n	8003efe <HAL_RCC_OscConfig+0x5da>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003d12:	1d3b      	adds	r3, r7, #4
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	68db      	ldr	r3, [r3, #12]
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	f000 8085 	beq.w	8003e28 <HAL_RCC_OscConfig+0x504>
 8003d1e:	2301      	movs	r3, #1
 8003d20:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d24:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8003d28:	fa93 f3a3 	rbit	r3, r3
 8003d2c:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 8003d30:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003d34:	fab3 f383 	clz	r3, r3
 8003d38:	b2db      	uxtb	r3, r3
 8003d3a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003d3e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003d42:	009b      	lsls	r3, r3, #2
 8003d44:	461a      	mov	r2, r3
 8003d46:	2301      	movs	r3, #1
 8003d48:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d4a:	f7fd ff01 	bl	8001b50 <HAL_GetTick>
 8003d4e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d52:	e00a      	b.n	8003d6a <HAL_RCC_OscConfig+0x446>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003d54:	f7fd fefc 	bl	8001b50 <HAL_GetTick>
 8003d58:	4602      	mov	r2, r0
 8003d5a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003d5e:	1ad3      	subs	r3, r2, r3
 8003d60:	2b02      	cmp	r3, #2
 8003d62:	d902      	bls.n	8003d6a <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 8003d64:	2303      	movs	r3, #3
 8003d66:	f000 bceb 	b.w	8004740 <HAL_RCC_OscConfig+0xe1c>
 8003d6a:	2302      	movs	r3, #2
 8003d6c:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d70:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8003d74:	fa93 f3a3 	rbit	r3, r3
 8003d78:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 8003d7c:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d80:	fab3 f383 	clz	r3, r3
 8003d84:	b2db      	uxtb	r3, r3
 8003d86:	095b      	lsrs	r3, r3, #5
 8003d88:	b2db      	uxtb	r3, r3
 8003d8a:	f043 0301 	orr.w	r3, r3, #1
 8003d8e:	b2db      	uxtb	r3, r3
 8003d90:	2b01      	cmp	r3, #1
 8003d92:	d102      	bne.n	8003d9a <HAL_RCC_OscConfig+0x476>
 8003d94:	4b72      	ldr	r3, [pc, #456]	; (8003f60 <HAL_RCC_OscConfig+0x63c>)
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	e013      	b.n	8003dc2 <HAL_RCC_OscConfig+0x49e>
 8003d9a:	2302      	movs	r3, #2
 8003d9c:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003da0:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8003da4:	fa93 f3a3 	rbit	r3, r3
 8003da8:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8003dac:	2302      	movs	r3, #2
 8003dae:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8003db2:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8003db6:	fa93 f3a3 	rbit	r3, r3
 8003dba:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8003dbe:	4b68      	ldr	r3, [pc, #416]	; (8003f60 <HAL_RCC_OscConfig+0x63c>)
 8003dc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dc2:	2202      	movs	r2, #2
 8003dc4:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8003dc8:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8003dcc:	fa92 f2a2 	rbit	r2, r2
 8003dd0:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 8003dd4:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8003dd8:	fab2 f282 	clz	r2, r2
 8003ddc:	b2d2      	uxtb	r2, r2
 8003dde:	f042 0220 	orr.w	r2, r2, #32
 8003de2:	b2d2      	uxtb	r2, r2
 8003de4:	f002 021f 	and.w	r2, r2, #31
 8003de8:	2101      	movs	r1, #1
 8003dea:	fa01 f202 	lsl.w	r2, r1, r2
 8003dee:	4013      	ands	r3, r2
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d0af      	beq.n	8003d54 <HAL_RCC_OscConfig+0x430>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003df4:	4b5a      	ldr	r3, [pc, #360]	; (8003f60 <HAL_RCC_OscConfig+0x63c>)
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003dfc:	1d3b      	adds	r3, r7, #4
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	691b      	ldr	r3, [r3, #16]
 8003e02:	21f8      	movs	r1, #248	; 0xf8
 8003e04:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e08:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 8003e0c:	fa91 f1a1 	rbit	r1, r1
 8003e10:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 8003e14:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8003e18:	fab1 f181 	clz	r1, r1
 8003e1c:	b2c9      	uxtb	r1, r1
 8003e1e:	408b      	lsls	r3, r1
 8003e20:	494f      	ldr	r1, [pc, #316]	; (8003f60 <HAL_RCC_OscConfig+0x63c>)
 8003e22:	4313      	orrs	r3, r2
 8003e24:	600b      	str	r3, [r1, #0]
 8003e26:	e06a      	b.n	8003efe <HAL_RCC_OscConfig+0x5da>
 8003e28:	2301      	movs	r3, #1
 8003e2a:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e2e:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8003e32:	fa93 f3a3 	rbit	r3, r3
 8003e36:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 8003e3a:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003e3e:	fab3 f383 	clz	r3, r3
 8003e42:	b2db      	uxtb	r3, r3
 8003e44:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003e48:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003e4c:	009b      	lsls	r3, r3, #2
 8003e4e:	461a      	mov	r2, r3
 8003e50:	2300      	movs	r3, #0
 8003e52:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e54:	f7fd fe7c 	bl	8001b50 <HAL_GetTick>
 8003e58:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e5c:	e00a      	b.n	8003e74 <HAL_RCC_OscConfig+0x550>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003e5e:	f7fd fe77 	bl	8001b50 <HAL_GetTick>
 8003e62:	4602      	mov	r2, r0
 8003e64:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003e68:	1ad3      	subs	r3, r2, r3
 8003e6a:	2b02      	cmp	r3, #2
 8003e6c:	d902      	bls.n	8003e74 <HAL_RCC_OscConfig+0x550>
          {
            return HAL_TIMEOUT;
 8003e6e:	2303      	movs	r3, #3
 8003e70:	f000 bc66 	b.w	8004740 <HAL_RCC_OscConfig+0xe1c>
 8003e74:	2302      	movs	r3, #2
 8003e76:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e7a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8003e7e:	fa93 f3a3 	rbit	r3, r3
 8003e82:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 8003e86:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e8a:	fab3 f383 	clz	r3, r3
 8003e8e:	b2db      	uxtb	r3, r3
 8003e90:	095b      	lsrs	r3, r3, #5
 8003e92:	b2db      	uxtb	r3, r3
 8003e94:	f043 0301 	orr.w	r3, r3, #1
 8003e98:	b2db      	uxtb	r3, r3
 8003e9a:	2b01      	cmp	r3, #1
 8003e9c:	d102      	bne.n	8003ea4 <HAL_RCC_OscConfig+0x580>
 8003e9e:	4b30      	ldr	r3, [pc, #192]	; (8003f60 <HAL_RCC_OscConfig+0x63c>)
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	e013      	b.n	8003ecc <HAL_RCC_OscConfig+0x5a8>
 8003ea4:	2302      	movs	r3, #2
 8003ea6:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003eaa:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8003eae:	fa93 f3a3 	rbit	r3, r3
 8003eb2:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8003eb6:	2302      	movs	r3, #2
 8003eb8:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8003ebc:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8003ec0:	fa93 f3a3 	rbit	r3, r3
 8003ec4:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8003ec8:	4b25      	ldr	r3, [pc, #148]	; (8003f60 <HAL_RCC_OscConfig+0x63c>)
 8003eca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ecc:	2202      	movs	r2, #2
 8003ece:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8003ed2:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8003ed6:	fa92 f2a2 	rbit	r2, r2
 8003eda:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 8003ede:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8003ee2:	fab2 f282 	clz	r2, r2
 8003ee6:	b2d2      	uxtb	r2, r2
 8003ee8:	f042 0220 	orr.w	r2, r2, #32
 8003eec:	b2d2      	uxtb	r2, r2
 8003eee:	f002 021f 	and.w	r2, r2, #31
 8003ef2:	2101      	movs	r1, #1
 8003ef4:	fa01 f202 	lsl.w	r2, r1, r2
 8003ef8:	4013      	ands	r3, r2
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d1af      	bne.n	8003e5e <HAL_RCC_OscConfig+0x53a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003efe:	1d3b      	adds	r3, r7, #4
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	f003 0308 	and.w	r3, r3, #8
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	f000 80da 	beq.w	80040c2 <HAL_RCC_OscConfig+0x79e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003f0e:	1d3b      	adds	r3, r7, #4
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	695b      	ldr	r3, [r3, #20]
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d069      	beq.n	8003fec <HAL_RCC_OscConfig+0x6c8>
 8003f18:	2301      	movs	r3, #1
 8003f1a:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003f22:	fa93 f3a3 	rbit	r3, r3
 8003f26:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 8003f2a:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003f2e:	fab3 f383 	clz	r3, r3
 8003f32:	b2db      	uxtb	r3, r3
 8003f34:	461a      	mov	r2, r3
 8003f36:	4b0b      	ldr	r3, [pc, #44]	; (8003f64 <HAL_RCC_OscConfig+0x640>)
 8003f38:	4413      	add	r3, r2
 8003f3a:	009b      	lsls	r3, r3, #2
 8003f3c:	461a      	mov	r2, r3
 8003f3e:	2301      	movs	r3, #1
 8003f40:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f42:	f7fd fe05 	bl	8001b50 <HAL_GetTick>
 8003f46:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f4a:	e00d      	b.n	8003f68 <HAL_RCC_OscConfig+0x644>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003f4c:	f7fd fe00 	bl	8001b50 <HAL_GetTick>
 8003f50:	4602      	mov	r2, r0
 8003f52:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003f56:	1ad3      	subs	r3, r2, r3
 8003f58:	2b02      	cmp	r3, #2
 8003f5a:	d905      	bls.n	8003f68 <HAL_RCC_OscConfig+0x644>
        {
          return HAL_TIMEOUT;
 8003f5c:	2303      	movs	r3, #3
 8003f5e:	e3ef      	b.n	8004740 <HAL_RCC_OscConfig+0xe1c>
 8003f60:	40021000 	.word	0x40021000
 8003f64:	10908120 	.word	0x10908120
 8003f68:	2302      	movs	r3, #2
 8003f6a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f6e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003f72:	fa93 f2a3 	rbit	r2, r3
 8003f76:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8003f7a:	601a      	str	r2, [r3, #0]
 8003f7c:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8003f80:	2202      	movs	r2, #2
 8003f82:	601a      	str	r2, [r3, #0]
 8003f84:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	fa93 f2a3 	rbit	r2, r3
 8003f8e:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8003f92:	601a      	str	r2, [r3, #0]
 8003f94:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8003f98:	2202      	movs	r2, #2
 8003f9a:	601a      	str	r2, [r3, #0]
 8003f9c:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	fa93 f2a3 	rbit	r2, r3
 8003fa6:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8003faa:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003fac:	4ba4      	ldr	r3, [pc, #656]	; (8004240 <HAL_RCC_OscConfig+0x91c>)
 8003fae:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003fb0:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8003fb4:	2102      	movs	r1, #2
 8003fb6:	6019      	str	r1, [r3, #0]
 8003fb8:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	fa93 f1a3 	rbit	r1, r3
 8003fc2:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8003fc6:	6019      	str	r1, [r3, #0]
  return result;
 8003fc8:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	fab3 f383 	clz	r3, r3
 8003fd2:	b2db      	uxtb	r3, r3
 8003fd4:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8003fd8:	b2db      	uxtb	r3, r3
 8003fda:	f003 031f 	and.w	r3, r3, #31
 8003fde:	2101      	movs	r1, #1
 8003fe0:	fa01 f303 	lsl.w	r3, r1, r3
 8003fe4:	4013      	ands	r3, r2
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d0b0      	beq.n	8003f4c <HAL_RCC_OscConfig+0x628>
 8003fea:	e06a      	b.n	80040c2 <HAL_RCC_OscConfig+0x79e>
 8003fec:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8003ff0:	2201      	movs	r2, #1
 8003ff2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ff4:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	fa93 f2a3 	rbit	r2, r3
 8003ffe:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8004002:	601a      	str	r2, [r3, #0]
  return result;
 8004004:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8004008:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800400a:	fab3 f383 	clz	r3, r3
 800400e:	b2db      	uxtb	r3, r3
 8004010:	461a      	mov	r2, r3
 8004012:	4b8c      	ldr	r3, [pc, #560]	; (8004244 <HAL_RCC_OscConfig+0x920>)
 8004014:	4413      	add	r3, r2
 8004016:	009b      	lsls	r3, r3, #2
 8004018:	461a      	mov	r2, r3
 800401a:	2300      	movs	r3, #0
 800401c:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800401e:	f7fd fd97 	bl	8001b50 <HAL_GetTick>
 8004022:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004026:	e009      	b.n	800403c <HAL_RCC_OscConfig+0x718>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004028:	f7fd fd92 	bl	8001b50 <HAL_GetTick>
 800402c:	4602      	mov	r2, r0
 800402e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8004032:	1ad3      	subs	r3, r2, r3
 8004034:	2b02      	cmp	r3, #2
 8004036:	d901      	bls.n	800403c <HAL_RCC_OscConfig+0x718>
        {
          return HAL_TIMEOUT;
 8004038:	2303      	movs	r3, #3
 800403a:	e381      	b.n	8004740 <HAL_RCC_OscConfig+0xe1c>
 800403c:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8004040:	2202      	movs	r2, #2
 8004042:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004044:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	fa93 f2a3 	rbit	r2, r3
 800404e:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8004052:	601a      	str	r2, [r3, #0]
 8004054:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8004058:	2202      	movs	r2, #2
 800405a:	601a      	str	r2, [r3, #0]
 800405c:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	fa93 f2a3 	rbit	r2, r3
 8004066:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 800406a:	601a      	str	r2, [r3, #0]
 800406c:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8004070:	2202      	movs	r2, #2
 8004072:	601a      	str	r2, [r3, #0]
 8004074:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	fa93 f2a3 	rbit	r2, r3
 800407e:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8004082:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004084:	4b6e      	ldr	r3, [pc, #440]	; (8004240 <HAL_RCC_OscConfig+0x91c>)
 8004086:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004088:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 800408c:	2102      	movs	r1, #2
 800408e:	6019      	str	r1, [r3, #0]
 8004090:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	fa93 f1a3 	rbit	r1, r3
 800409a:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 800409e:	6019      	str	r1, [r3, #0]
  return result;
 80040a0:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	fab3 f383 	clz	r3, r3
 80040aa:	b2db      	uxtb	r3, r3
 80040ac:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80040b0:	b2db      	uxtb	r3, r3
 80040b2:	f003 031f 	and.w	r3, r3, #31
 80040b6:	2101      	movs	r1, #1
 80040b8:	fa01 f303 	lsl.w	r3, r1, r3
 80040bc:	4013      	ands	r3, r2
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d1b2      	bne.n	8004028 <HAL_RCC_OscConfig+0x704>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80040c2:	1d3b      	adds	r3, r7, #4
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f003 0304 	and.w	r3, r3, #4
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	f000 8157 	beq.w	8004380 <HAL_RCC_OscConfig+0xa5c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80040d2:	2300      	movs	r3, #0
 80040d4:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80040d8:	4b59      	ldr	r3, [pc, #356]	; (8004240 <HAL_RCC_OscConfig+0x91c>)
 80040da:	69db      	ldr	r3, [r3, #28]
 80040dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d112      	bne.n	800410a <HAL_RCC_OscConfig+0x7e6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80040e4:	4b56      	ldr	r3, [pc, #344]	; (8004240 <HAL_RCC_OscConfig+0x91c>)
 80040e6:	69db      	ldr	r3, [r3, #28]
 80040e8:	4a55      	ldr	r2, [pc, #340]	; (8004240 <HAL_RCC_OscConfig+0x91c>)
 80040ea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80040ee:	61d3      	str	r3, [r2, #28]
 80040f0:	4b53      	ldr	r3, [pc, #332]	; (8004240 <HAL_RCC_OscConfig+0x91c>)
 80040f2:	69db      	ldr	r3, [r3, #28]
 80040f4:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 80040f8:	f107 030c 	add.w	r3, r7, #12
 80040fc:	601a      	str	r2, [r3, #0]
 80040fe:	f107 030c 	add.w	r3, r7, #12
 8004102:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8004104:	2301      	movs	r3, #1
 8004106:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800410a:	4b4f      	ldr	r3, [pc, #316]	; (8004248 <HAL_RCC_OscConfig+0x924>)
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004112:	2b00      	cmp	r3, #0
 8004114:	d11a      	bne.n	800414c <HAL_RCC_OscConfig+0x828>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004116:	4b4c      	ldr	r3, [pc, #304]	; (8004248 <HAL_RCC_OscConfig+0x924>)
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	4a4b      	ldr	r2, [pc, #300]	; (8004248 <HAL_RCC_OscConfig+0x924>)
 800411c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004120:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004122:	f7fd fd15 	bl	8001b50 <HAL_GetTick>
 8004126:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800412a:	e009      	b.n	8004140 <HAL_RCC_OscConfig+0x81c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800412c:	f7fd fd10 	bl	8001b50 <HAL_GetTick>
 8004130:	4602      	mov	r2, r0
 8004132:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8004136:	1ad3      	subs	r3, r2, r3
 8004138:	2b64      	cmp	r3, #100	; 0x64
 800413a:	d901      	bls.n	8004140 <HAL_RCC_OscConfig+0x81c>
        {
          return HAL_TIMEOUT;
 800413c:	2303      	movs	r3, #3
 800413e:	e2ff      	b.n	8004740 <HAL_RCC_OscConfig+0xe1c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004140:	4b41      	ldr	r3, [pc, #260]	; (8004248 <HAL_RCC_OscConfig+0x924>)
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004148:	2b00      	cmp	r3, #0
 800414a:	d0ef      	beq.n	800412c <HAL_RCC_OscConfig+0x808>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800414c:	1d3b      	adds	r3, r7, #4
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	689b      	ldr	r3, [r3, #8]
 8004152:	2b01      	cmp	r3, #1
 8004154:	d106      	bne.n	8004164 <HAL_RCC_OscConfig+0x840>
 8004156:	4b3a      	ldr	r3, [pc, #232]	; (8004240 <HAL_RCC_OscConfig+0x91c>)
 8004158:	6a1b      	ldr	r3, [r3, #32]
 800415a:	4a39      	ldr	r2, [pc, #228]	; (8004240 <HAL_RCC_OscConfig+0x91c>)
 800415c:	f043 0301 	orr.w	r3, r3, #1
 8004160:	6213      	str	r3, [r2, #32]
 8004162:	e02f      	b.n	80041c4 <HAL_RCC_OscConfig+0x8a0>
 8004164:	1d3b      	adds	r3, r7, #4
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	689b      	ldr	r3, [r3, #8]
 800416a:	2b00      	cmp	r3, #0
 800416c:	d10c      	bne.n	8004188 <HAL_RCC_OscConfig+0x864>
 800416e:	4b34      	ldr	r3, [pc, #208]	; (8004240 <HAL_RCC_OscConfig+0x91c>)
 8004170:	6a1b      	ldr	r3, [r3, #32]
 8004172:	4a33      	ldr	r2, [pc, #204]	; (8004240 <HAL_RCC_OscConfig+0x91c>)
 8004174:	f023 0301 	bic.w	r3, r3, #1
 8004178:	6213      	str	r3, [r2, #32]
 800417a:	4b31      	ldr	r3, [pc, #196]	; (8004240 <HAL_RCC_OscConfig+0x91c>)
 800417c:	6a1b      	ldr	r3, [r3, #32]
 800417e:	4a30      	ldr	r2, [pc, #192]	; (8004240 <HAL_RCC_OscConfig+0x91c>)
 8004180:	f023 0304 	bic.w	r3, r3, #4
 8004184:	6213      	str	r3, [r2, #32]
 8004186:	e01d      	b.n	80041c4 <HAL_RCC_OscConfig+0x8a0>
 8004188:	1d3b      	adds	r3, r7, #4
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	689b      	ldr	r3, [r3, #8]
 800418e:	2b05      	cmp	r3, #5
 8004190:	d10c      	bne.n	80041ac <HAL_RCC_OscConfig+0x888>
 8004192:	4b2b      	ldr	r3, [pc, #172]	; (8004240 <HAL_RCC_OscConfig+0x91c>)
 8004194:	6a1b      	ldr	r3, [r3, #32]
 8004196:	4a2a      	ldr	r2, [pc, #168]	; (8004240 <HAL_RCC_OscConfig+0x91c>)
 8004198:	f043 0304 	orr.w	r3, r3, #4
 800419c:	6213      	str	r3, [r2, #32]
 800419e:	4b28      	ldr	r3, [pc, #160]	; (8004240 <HAL_RCC_OscConfig+0x91c>)
 80041a0:	6a1b      	ldr	r3, [r3, #32]
 80041a2:	4a27      	ldr	r2, [pc, #156]	; (8004240 <HAL_RCC_OscConfig+0x91c>)
 80041a4:	f043 0301 	orr.w	r3, r3, #1
 80041a8:	6213      	str	r3, [r2, #32]
 80041aa:	e00b      	b.n	80041c4 <HAL_RCC_OscConfig+0x8a0>
 80041ac:	4b24      	ldr	r3, [pc, #144]	; (8004240 <HAL_RCC_OscConfig+0x91c>)
 80041ae:	6a1b      	ldr	r3, [r3, #32]
 80041b0:	4a23      	ldr	r2, [pc, #140]	; (8004240 <HAL_RCC_OscConfig+0x91c>)
 80041b2:	f023 0301 	bic.w	r3, r3, #1
 80041b6:	6213      	str	r3, [r2, #32]
 80041b8:	4b21      	ldr	r3, [pc, #132]	; (8004240 <HAL_RCC_OscConfig+0x91c>)
 80041ba:	6a1b      	ldr	r3, [r3, #32]
 80041bc:	4a20      	ldr	r2, [pc, #128]	; (8004240 <HAL_RCC_OscConfig+0x91c>)
 80041be:	f023 0304 	bic.w	r3, r3, #4
 80041c2:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80041c4:	1d3b      	adds	r3, r7, #4
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	689b      	ldr	r3, [r3, #8]
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d06a      	beq.n	80042a4 <HAL_RCC_OscConfig+0x980>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80041ce:	f7fd fcbf 	bl	8001b50 <HAL_GetTick>
 80041d2:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80041d6:	e00b      	b.n	80041f0 <HAL_RCC_OscConfig+0x8cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80041d8:	f7fd fcba 	bl	8001b50 <HAL_GetTick>
 80041dc:	4602      	mov	r2, r0
 80041de:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80041e2:	1ad3      	subs	r3, r2, r3
 80041e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80041e8:	4293      	cmp	r3, r2
 80041ea:	d901      	bls.n	80041f0 <HAL_RCC_OscConfig+0x8cc>
        {
          return HAL_TIMEOUT;
 80041ec:	2303      	movs	r3, #3
 80041ee:	e2a7      	b.n	8004740 <HAL_RCC_OscConfig+0xe1c>
 80041f0:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80041f4:	2202      	movs	r2, #2
 80041f6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041f8:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	fa93 f2a3 	rbit	r2, r3
 8004202:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8004206:	601a      	str	r2, [r3, #0]
 8004208:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 800420c:	2202      	movs	r2, #2
 800420e:	601a      	str	r2, [r3, #0]
 8004210:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	fa93 f2a3 	rbit	r2, r3
 800421a:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 800421e:	601a      	str	r2, [r3, #0]
  return result;
 8004220:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8004224:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004226:	fab3 f383 	clz	r3, r3
 800422a:	b2db      	uxtb	r3, r3
 800422c:	095b      	lsrs	r3, r3, #5
 800422e:	b2db      	uxtb	r3, r3
 8004230:	f043 0302 	orr.w	r3, r3, #2
 8004234:	b2db      	uxtb	r3, r3
 8004236:	2b02      	cmp	r3, #2
 8004238:	d108      	bne.n	800424c <HAL_RCC_OscConfig+0x928>
 800423a:	4b01      	ldr	r3, [pc, #4]	; (8004240 <HAL_RCC_OscConfig+0x91c>)
 800423c:	6a1b      	ldr	r3, [r3, #32]
 800423e:	e013      	b.n	8004268 <HAL_RCC_OscConfig+0x944>
 8004240:	40021000 	.word	0x40021000
 8004244:	10908120 	.word	0x10908120
 8004248:	40007000 	.word	0x40007000
 800424c:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8004250:	2202      	movs	r2, #2
 8004252:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004254:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	fa93 f2a3 	rbit	r2, r3
 800425e:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8004262:	601a      	str	r2, [r3, #0]
 8004264:	4bc0      	ldr	r3, [pc, #768]	; (8004568 <HAL_RCC_OscConfig+0xc44>)
 8004266:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004268:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 800426c:	2102      	movs	r1, #2
 800426e:	6011      	str	r1, [r2, #0]
 8004270:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8004274:	6812      	ldr	r2, [r2, #0]
 8004276:	fa92 f1a2 	rbit	r1, r2
 800427a:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 800427e:	6011      	str	r1, [r2, #0]
  return result;
 8004280:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8004284:	6812      	ldr	r2, [r2, #0]
 8004286:	fab2 f282 	clz	r2, r2
 800428a:	b2d2      	uxtb	r2, r2
 800428c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004290:	b2d2      	uxtb	r2, r2
 8004292:	f002 021f 	and.w	r2, r2, #31
 8004296:	2101      	movs	r1, #1
 8004298:	fa01 f202 	lsl.w	r2, r1, r2
 800429c:	4013      	ands	r3, r2
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d09a      	beq.n	80041d8 <HAL_RCC_OscConfig+0x8b4>
 80042a2:	e063      	b.n	800436c <HAL_RCC_OscConfig+0xa48>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80042a4:	f7fd fc54 	bl	8001b50 <HAL_GetTick>
 80042a8:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80042ac:	e00b      	b.n	80042c6 <HAL_RCC_OscConfig+0x9a2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80042ae:	f7fd fc4f 	bl	8001b50 <HAL_GetTick>
 80042b2:	4602      	mov	r2, r0
 80042b4:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80042b8:	1ad3      	subs	r3, r2, r3
 80042ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80042be:	4293      	cmp	r3, r2
 80042c0:	d901      	bls.n	80042c6 <HAL_RCC_OscConfig+0x9a2>
        {
          return HAL_TIMEOUT;
 80042c2:	2303      	movs	r3, #3
 80042c4:	e23c      	b.n	8004740 <HAL_RCC_OscConfig+0xe1c>
 80042c6:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80042ca:	2202      	movs	r2, #2
 80042cc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042ce:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	fa93 f2a3 	rbit	r2, r3
 80042d8:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80042dc:	601a      	str	r2, [r3, #0]
 80042de:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80042e2:	2202      	movs	r2, #2
 80042e4:	601a      	str	r2, [r3, #0]
 80042e6:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	fa93 f2a3 	rbit	r2, r3
 80042f0:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80042f4:	601a      	str	r2, [r3, #0]
  return result;
 80042f6:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80042fa:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80042fc:	fab3 f383 	clz	r3, r3
 8004300:	b2db      	uxtb	r3, r3
 8004302:	095b      	lsrs	r3, r3, #5
 8004304:	b2db      	uxtb	r3, r3
 8004306:	f043 0302 	orr.w	r3, r3, #2
 800430a:	b2db      	uxtb	r3, r3
 800430c:	2b02      	cmp	r3, #2
 800430e:	d102      	bne.n	8004316 <HAL_RCC_OscConfig+0x9f2>
 8004310:	4b95      	ldr	r3, [pc, #596]	; (8004568 <HAL_RCC_OscConfig+0xc44>)
 8004312:	6a1b      	ldr	r3, [r3, #32]
 8004314:	e00d      	b.n	8004332 <HAL_RCC_OscConfig+0xa0e>
 8004316:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800431a:	2202      	movs	r2, #2
 800431c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800431e:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	fa93 f2a3 	rbit	r2, r3
 8004328:	f107 0390 	add.w	r3, r7, #144	; 0x90
 800432c:	601a      	str	r2, [r3, #0]
 800432e:	4b8e      	ldr	r3, [pc, #568]	; (8004568 <HAL_RCC_OscConfig+0xc44>)
 8004330:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004332:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8004336:	2102      	movs	r1, #2
 8004338:	6011      	str	r1, [r2, #0]
 800433a:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 800433e:	6812      	ldr	r2, [r2, #0]
 8004340:	fa92 f1a2 	rbit	r1, r2
 8004344:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8004348:	6011      	str	r1, [r2, #0]
  return result;
 800434a:	f107 0288 	add.w	r2, r7, #136	; 0x88
 800434e:	6812      	ldr	r2, [r2, #0]
 8004350:	fab2 f282 	clz	r2, r2
 8004354:	b2d2      	uxtb	r2, r2
 8004356:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800435a:	b2d2      	uxtb	r2, r2
 800435c:	f002 021f 	and.w	r2, r2, #31
 8004360:	2101      	movs	r1, #1
 8004362:	fa01 f202 	lsl.w	r2, r1, r2
 8004366:	4013      	ands	r3, r2
 8004368:	2b00      	cmp	r3, #0
 800436a:	d1a0      	bne.n	80042ae <HAL_RCC_OscConfig+0x98a>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800436c:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 8004370:	2b01      	cmp	r3, #1
 8004372:	d105      	bne.n	8004380 <HAL_RCC_OscConfig+0xa5c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004374:	4b7c      	ldr	r3, [pc, #496]	; (8004568 <HAL_RCC_OscConfig+0xc44>)
 8004376:	69db      	ldr	r3, [r3, #28]
 8004378:	4a7b      	ldr	r2, [pc, #492]	; (8004568 <HAL_RCC_OscConfig+0xc44>)
 800437a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800437e:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004380:	1d3b      	adds	r3, r7, #4
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	699b      	ldr	r3, [r3, #24]
 8004386:	2b00      	cmp	r3, #0
 8004388:	f000 81d9 	beq.w	800473e <HAL_RCC_OscConfig+0xe1a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800438c:	4b76      	ldr	r3, [pc, #472]	; (8004568 <HAL_RCC_OscConfig+0xc44>)
 800438e:	685b      	ldr	r3, [r3, #4]
 8004390:	f003 030c 	and.w	r3, r3, #12
 8004394:	2b08      	cmp	r3, #8
 8004396:	f000 81a6 	beq.w	80046e6 <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800439a:	1d3b      	adds	r3, r7, #4
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	699b      	ldr	r3, [r3, #24]
 80043a0:	2b02      	cmp	r3, #2
 80043a2:	f040 811e 	bne.w	80045e2 <HAL_RCC_OscConfig+0xcbe>
 80043a6:	f107 0384 	add.w	r3, r7, #132	; 0x84
 80043aa:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80043ae:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043b0:	f107 0384 	add.w	r3, r7, #132	; 0x84
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	fa93 f2a3 	rbit	r2, r3
 80043ba:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80043be:	601a      	str	r2, [r3, #0]
  return result;
 80043c0:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80043c4:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80043c6:	fab3 f383 	clz	r3, r3
 80043ca:	b2db      	uxtb	r3, r3
 80043cc:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80043d0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80043d4:	009b      	lsls	r3, r3, #2
 80043d6:	461a      	mov	r2, r3
 80043d8:	2300      	movs	r3, #0
 80043da:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043dc:	f7fd fbb8 	bl	8001b50 <HAL_GetTick>
 80043e0:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80043e4:	e009      	b.n	80043fa <HAL_RCC_OscConfig+0xad6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80043e6:	f7fd fbb3 	bl	8001b50 <HAL_GetTick>
 80043ea:	4602      	mov	r2, r0
 80043ec:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80043f0:	1ad3      	subs	r3, r2, r3
 80043f2:	2b02      	cmp	r3, #2
 80043f4:	d901      	bls.n	80043fa <HAL_RCC_OscConfig+0xad6>
          {
            return HAL_TIMEOUT;
 80043f6:	2303      	movs	r3, #3
 80043f8:	e1a2      	b.n	8004740 <HAL_RCC_OscConfig+0xe1c>
 80043fa:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80043fe:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004402:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004404:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	fa93 f2a3 	rbit	r2, r3
 800440e:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8004412:	601a      	str	r2, [r3, #0]
  return result;
 8004414:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8004418:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800441a:	fab3 f383 	clz	r3, r3
 800441e:	b2db      	uxtb	r3, r3
 8004420:	095b      	lsrs	r3, r3, #5
 8004422:	b2db      	uxtb	r3, r3
 8004424:	f043 0301 	orr.w	r3, r3, #1
 8004428:	b2db      	uxtb	r3, r3
 800442a:	2b01      	cmp	r3, #1
 800442c:	d102      	bne.n	8004434 <HAL_RCC_OscConfig+0xb10>
 800442e:	4b4e      	ldr	r3, [pc, #312]	; (8004568 <HAL_RCC_OscConfig+0xc44>)
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	e01b      	b.n	800446c <HAL_RCC_OscConfig+0xb48>
 8004434:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8004438:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800443c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800443e:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	fa93 f2a3 	rbit	r2, r3
 8004448:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800444c:	601a      	str	r2, [r3, #0]
 800444e:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8004452:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004456:	601a      	str	r2, [r3, #0]
 8004458:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	fa93 f2a3 	rbit	r2, r3
 8004462:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8004466:	601a      	str	r2, [r3, #0]
 8004468:	4b3f      	ldr	r3, [pc, #252]	; (8004568 <HAL_RCC_OscConfig+0xc44>)
 800446a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800446c:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8004470:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8004474:	6011      	str	r1, [r2, #0]
 8004476:	f107 0264 	add.w	r2, r7, #100	; 0x64
 800447a:	6812      	ldr	r2, [r2, #0]
 800447c:	fa92 f1a2 	rbit	r1, r2
 8004480:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8004484:	6011      	str	r1, [r2, #0]
  return result;
 8004486:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800448a:	6812      	ldr	r2, [r2, #0]
 800448c:	fab2 f282 	clz	r2, r2
 8004490:	b2d2      	uxtb	r2, r2
 8004492:	f042 0220 	orr.w	r2, r2, #32
 8004496:	b2d2      	uxtb	r2, r2
 8004498:	f002 021f 	and.w	r2, r2, #31
 800449c:	2101      	movs	r1, #1
 800449e:	fa01 f202 	lsl.w	r2, r1, r2
 80044a2:	4013      	ands	r3, r2
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d19e      	bne.n	80043e6 <HAL_RCC_OscConfig+0xac2>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80044a8:	4b2f      	ldr	r3, [pc, #188]	; (8004568 <HAL_RCC_OscConfig+0xc44>)
 80044aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044ac:	f023 020f 	bic.w	r2, r3, #15
 80044b0:	1d3b      	adds	r3, r7, #4
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044b6:	492c      	ldr	r1, [pc, #176]	; (8004568 <HAL_RCC_OscConfig+0xc44>)
 80044b8:	4313      	orrs	r3, r2
 80044ba:	62cb      	str	r3, [r1, #44]	; 0x2c
 80044bc:	4b2a      	ldr	r3, [pc, #168]	; (8004568 <HAL_RCC_OscConfig+0xc44>)
 80044be:	685b      	ldr	r3, [r3, #4]
 80044c0:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 80044c4:	1d3b      	adds	r3, r7, #4
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	6a19      	ldr	r1, [r3, #32]
 80044ca:	1d3b      	adds	r3, r7, #4
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	69db      	ldr	r3, [r3, #28]
 80044d0:	430b      	orrs	r3, r1
 80044d2:	4925      	ldr	r1, [pc, #148]	; (8004568 <HAL_RCC_OscConfig+0xc44>)
 80044d4:	4313      	orrs	r3, r2
 80044d6:	604b      	str	r3, [r1, #4]
 80044d8:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80044dc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80044e0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044e2:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	fa93 f2a3 	rbit	r2, r3
 80044ec:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80044f0:	601a      	str	r2, [r3, #0]
  return result;
 80044f2:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80044f6:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80044f8:	fab3 f383 	clz	r3, r3
 80044fc:	b2db      	uxtb	r3, r3
 80044fe:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004502:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004506:	009b      	lsls	r3, r3, #2
 8004508:	461a      	mov	r2, r3
 800450a:	2301      	movs	r3, #1
 800450c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800450e:	f7fd fb1f 	bl	8001b50 <HAL_GetTick>
 8004512:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004516:	e009      	b.n	800452c <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004518:	f7fd fb1a 	bl	8001b50 <HAL_GetTick>
 800451c:	4602      	mov	r2, r0
 800451e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8004522:	1ad3      	subs	r3, r2, r3
 8004524:	2b02      	cmp	r3, #2
 8004526:	d901      	bls.n	800452c <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 8004528:	2303      	movs	r3, #3
 800452a:	e109      	b.n	8004740 <HAL_RCC_OscConfig+0xe1c>
 800452c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8004530:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004534:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004536:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	fa93 f2a3 	rbit	r2, r3
 8004540:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8004544:	601a      	str	r2, [r3, #0]
  return result;
 8004546:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800454a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800454c:	fab3 f383 	clz	r3, r3
 8004550:	b2db      	uxtb	r3, r3
 8004552:	095b      	lsrs	r3, r3, #5
 8004554:	b2db      	uxtb	r3, r3
 8004556:	f043 0301 	orr.w	r3, r3, #1
 800455a:	b2db      	uxtb	r3, r3
 800455c:	2b01      	cmp	r3, #1
 800455e:	d105      	bne.n	800456c <HAL_RCC_OscConfig+0xc48>
 8004560:	4b01      	ldr	r3, [pc, #4]	; (8004568 <HAL_RCC_OscConfig+0xc44>)
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	e01e      	b.n	80045a4 <HAL_RCC_OscConfig+0xc80>
 8004566:	bf00      	nop
 8004568:	40021000 	.word	0x40021000
 800456c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8004570:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004574:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004576:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	fa93 f2a3 	rbit	r2, r3
 8004580:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8004584:	601a      	str	r2, [r3, #0]
 8004586:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800458a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800458e:	601a      	str	r2, [r3, #0]
 8004590:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	fa93 f2a3 	rbit	r2, r3
 800459a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800459e:	601a      	str	r2, [r3, #0]
 80045a0:	4b6a      	ldr	r3, [pc, #424]	; (800474c <HAL_RCC_OscConfig+0xe28>)
 80045a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045a4:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 80045a8:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80045ac:	6011      	str	r1, [r2, #0]
 80045ae:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 80045b2:	6812      	ldr	r2, [r2, #0]
 80045b4:	fa92 f1a2 	rbit	r1, r2
 80045b8:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80045bc:	6011      	str	r1, [r2, #0]
  return result;
 80045be:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80045c2:	6812      	ldr	r2, [r2, #0]
 80045c4:	fab2 f282 	clz	r2, r2
 80045c8:	b2d2      	uxtb	r2, r2
 80045ca:	f042 0220 	orr.w	r2, r2, #32
 80045ce:	b2d2      	uxtb	r2, r2
 80045d0:	f002 021f 	and.w	r2, r2, #31
 80045d4:	2101      	movs	r1, #1
 80045d6:	fa01 f202 	lsl.w	r2, r1, r2
 80045da:	4013      	ands	r3, r2
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d09b      	beq.n	8004518 <HAL_RCC_OscConfig+0xbf4>
 80045e0:	e0ad      	b.n	800473e <HAL_RCC_OscConfig+0xe1a>
 80045e2:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80045e6:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80045ea:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045ec:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	fa93 f2a3 	rbit	r2, r3
 80045f6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80045fa:	601a      	str	r2, [r3, #0]
  return result;
 80045fc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004600:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004602:	fab3 f383 	clz	r3, r3
 8004606:	b2db      	uxtb	r3, r3
 8004608:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800460c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004610:	009b      	lsls	r3, r3, #2
 8004612:	461a      	mov	r2, r3
 8004614:	2300      	movs	r3, #0
 8004616:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004618:	f7fd fa9a 	bl	8001b50 <HAL_GetTick>
 800461c:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004620:	e009      	b.n	8004636 <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004622:	f7fd fa95 	bl	8001b50 <HAL_GetTick>
 8004626:	4602      	mov	r2, r0
 8004628:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800462c:	1ad3      	subs	r3, r2, r3
 800462e:	2b02      	cmp	r3, #2
 8004630:	d901      	bls.n	8004636 <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 8004632:	2303      	movs	r3, #3
 8004634:	e084      	b.n	8004740 <HAL_RCC_OscConfig+0xe1c>
 8004636:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800463a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800463e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004640:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	fa93 f2a3 	rbit	r2, r3
 800464a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800464e:	601a      	str	r2, [r3, #0]
  return result;
 8004650:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004654:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004656:	fab3 f383 	clz	r3, r3
 800465a:	b2db      	uxtb	r3, r3
 800465c:	095b      	lsrs	r3, r3, #5
 800465e:	b2db      	uxtb	r3, r3
 8004660:	f043 0301 	orr.w	r3, r3, #1
 8004664:	b2db      	uxtb	r3, r3
 8004666:	2b01      	cmp	r3, #1
 8004668:	d102      	bne.n	8004670 <HAL_RCC_OscConfig+0xd4c>
 800466a:	4b38      	ldr	r3, [pc, #224]	; (800474c <HAL_RCC_OscConfig+0xe28>)
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	e01b      	b.n	80046a8 <HAL_RCC_OscConfig+0xd84>
 8004670:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004674:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004678:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800467a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	fa93 f2a3 	rbit	r2, r3
 8004684:	f107 0320 	add.w	r3, r7, #32
 8004688:	601a      	str	r2, [r3, #0]
 800468a:	f107 031c 	add.w	r3, r7, #28
 800468e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004692:	601a      	str	r2, [r3, #0]
 8004694:	f107 031c 	add.w	r3, r7, #28
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	fa93 f2a3 	rbit	r2, r3
 800469e:	f107 0318 	add.w	r3, r7, #24
 80046a2:	601a      	str	r2, [r3, #0]
 80046a4:	4b29      	ldr	r3, [pc, #164]	; (800474c <HAL_RCC_OscConfig+0xe28>)
 80046a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046a8:	f107 0214 	add.w	r2, r7, #20
 80046ac:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80046b0:	6011      	str	r1, [r2, #0]
 80046b2:	f107 0214 	add.w	r2, r7, #20
 80046b6:	6812      	ldr	r2, [r2, #0]
 80046b8:	fa92 f1a2 	rbit	r1, r2
 80046bc:	f107 0210 	add.w	r2, r7, #16
 80046c0:	6011      	str	r1, [r2, #0]
  return result;
 80046c2:	f107 0210 	add.w	r2, r7, #16
 80046c6:	6812      	ldr	r2, [r2, #0]
 80046c8:	fab2 f282 	clz	r2, r2
 80046cc:	b2d2      	uxtb	r2, r2
 80046ce:	f042 0220 	orr.w	r2, r2, #32
 80046d2:	b2d2      	uxtb	r2, r2
 80046d4:	f002 021f 	and.w	r2, r2, #31
 80046d8:	2101      	movs	r1, #1
 80046da:	fa01 f202 	lsl.w	r2, r1, r2
 80046de:	4013      	ands	r3, r2
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d19e      	bne.n	8004622 <HAL_RCC_OscConfig+0xcfe>
 80046e4:	e02b      	b.n	800473e <HAL_RCC_OscConfig+0xe1a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80046e6:	1d3b      	adds	r3, r7, #4
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	699b      	ldr	r3, [r3, #24]
 80046ec:	2b01      	cmp	r3, #1
 80046ee:	d101      	bne.n	80046f4 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 80046f0:	2301      	movs	r3, #1
 80046f2:	e025      	b.n	8004740 <HAL_RCC_OscConfig+0xe1c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80046f4:	4b15      	ldr	r3, [pc, #84]	; (800474c <HAL_RCC_OscConfig+0xe28>)
 80046f6:	685b      	ldr	r3, [r3, #4]
 80046f8:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 80046fc:	4b13      	ldr	r3, [pc, #76]	; (800474c <HAL_RCC_OscConfig+0xe28>)
 80046fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004700:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8004704:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8004708:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 800470c:	1d3b      	adds	r3, r7, #4
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	69db      	ldr	r3, [r3, #28]
 8004712:	429a      	cmp	r2, r3
 8004714:	d111      	bne.n	800473a <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8004716:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800471a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800471e:	1d3b      	adds	r3, r7, #4
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8004724:	429a      	cmp	r2, r3
 8004726:	d108      	bne.n	800473a <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8004728:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800472c:	f003 020f 	and.w	r2, r3, #15
 8004730:	1d3b      	adds	r3, r7, #4
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8004736:	429a      	cmp	r2, r3
 8004738:	d001      	beq.n	800473e <HAL_RCC_OscConfig+0xe1a>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 800473a:	2301      	movs	r3, #1
 800473c:	e000      	b.n	8004740 <HAL_RCC_OscConfig+0xe1c>
        }
      }
    }
  }

  return HAL_OK;
 800473e:	2300      	movs	r3, #0
}
 8004740:	4618      	mov	r0, r3
 8004742:	f507 7702 	add.w	r7, r7, #520	; 0x208
 8004746:	46bd      	mov	sp, r7
 8004748:	bd80      	pop	{r7, pc}
 800474a:	bf00      	nop
 800474c:	40021000 	.word	0x40021000

08004750 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004750:	b580      	push	{r7, lr}
 8004752:	b09e      	sub	sp, #120	; 0x78
 8004754:	af00      	add	r7, sp, #0
 8004756:	6078      	str	r0, [r7, #4]
 8004758:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800475a:	2300      	movs	r3, #0
 800475c:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	2b00      	cmp	r3, #0
 8004762:	d101      	bne.n	8004768 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004764:	2301      	movs	r3, #1
 8004766:	e162      	b.n	8004a2e <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004768:	4b90      	ldr	r3, [pc, #576]	; (80049ac <HAL_RCC_ClockConfig+0x25c>)
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	f003 0307 	and.w	r3, r3, #7
 8004770:	683a      	ldr	r2, [r7, #0]
 8004772:	429a      	cmp	r2, r3
 8004774:	d910      	bls.n	8004798 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004776:	4b8d      	ldr	r3, [pc, #564]	; (80049ac <HAL_RCC_ClockConfig+0x25c>)
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	f023 0207 	bic.w	r2, r3, #7
 800477e:	498b      	ldr	r1, [pc, #556]	; (80049ac <HAL_RCC_ClockConfig+0x25c>)
 8004780:	683b      	ldr	r3, [r7, #0]
 8004782:	4313      	orrs	r3, r2
 8004784:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004786:	4b89      	ldr	r3, [pc, #548]	; (80049ac <HAL_RCC_ClockConfig+0x25c>)
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f003 0307 	and.w	r3, r3, #7
 800478e:	683a      	ldr	r2, [r7, #0]
 8004790:	429a      	cmp	r2, r3
 8004792:	d001      	beq.n	8004798 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004794:	2301      	movs	r3, #1
 8004796:	e14a      	b.n	8004a2e <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	f003 0302 	and.w	r3, r3, #2
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d008      	beq.n	80047b6 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80047a4:	4b82      	ldr	r3, [pc, #520]	; (80049b0 <HAL_RCC_ClockConfig+0x260>)
 80047a6:	685b      	ldr	r3, [r3, #4]
 80047a8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	689b      	ldr	r3, [r3, #8]
 80047b0:	497f      	ldr	r1, [pc, #508]	; (80049b0 <HAL_RCC_ClockConfig+0x260>)
 80047b2:	4313      	orrs	r3, r2
 80047b4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f003 0301 	and.w	r3, r3, #1
 80047be:	2b00      	cmp	r3, #0
 80047c0:	f000 80dc 	beq.w	800497c <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	685b      	ldr	r3, [r3, #4]
 80047c8:	2b01      	cmp	r3, #1
 80047ca:	d13c      	bne.n	8004846 <HAL_RCC_ClockConfig+0xf6>
 80047cc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80047d0:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047d2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80047d4:	fa93 f3a3 	rbit	r3, r3
 80047d8:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 80047da:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80047dc:	fab3 f383 	clz	r3, r3
 80047e0:	b2db      	uxtb	r3, r3
 80047e2:	095b      	lsrs	r3, r3, #5
 80047e4:	b2db      	uxtb	r3, r3
 80047e6:	f043 0301 	orr.w	r3, r3, #1
 80047ea:	b2db      	uxtb	r3, r3
 80047ec:	2b01      	cmp	r3, #1
 80047ee:	d102      	bne.n	80047f6 <HAL_RCC_ClockConfig+0xa6>
 80047f0:	4b6f      	ldr	r3, [pc, #444]	; (80049b0 <HAL_RCC_ClockConfig+0x260>)
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	e00f      	b.n	8004816 <HAL_RCC_ClockConfig+0xc6>
 80047f6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80047fa:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047fc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80047fe:	fa93 f3a3 	rbit	r3, r3
 8004802:	667b      	str	r3, [r7, #100]	; 0x64
 8004804:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004808:	663b      	str	r3, [r7, #96]	; 0x60
 800480a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800480c:	fa93 f3a3 	rbit	r3, r3
 8004810:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004812:	4b67      	ldr	r3, [pc, #412]	; (80049b0 <HAL_RCC_ClockConfig+0x260>)
 8004814:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004816:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800481a:	65ba      	str	r2, [r7, #88]	; 0x58
 800481c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800481e:	fa92 f2a2 	rbit	r2, r2
 8004822:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8004824:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8004826:	fab2 f282 	clz	r2, r2
 800482a:	b2d2      	uxtb	r2, r2
 800482c:	f042 0220 	orr.w	r2, r2, #32
 8004830:	b2d2      	uxtb	r2, r2
 8004832:	f002 021f 	and.w	r2, r2, #31
 8004836:	2101      	movs	r1, #1
 8004838:	fa01 f202 	lsl.w	r2, r1, r2
 800483c:	4013      	ands	r3, r2
 800483e:	2b00      	cmp	r3, #0
 8004840:	d17b      	bne.n	800493a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8004842:	2301      	movs	r3, #1
 8004844:	e0f3      	b.n	8004a2e <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	685b      	ldr	r3, [r3, #4]
 800484a:	2b02      	cmp	r3, #2
 800484c:	d13c      	bne.n	80048c8 <HAL_RCC_ClockConfig+0x178>
 800484e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004852:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004854:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004856:	fa93 f3a3 	rbit	r3, r3
 800485a:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 800485c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800485e:	fab3 f383 	clz	r3, r3
 8004862:	b2db      	uxtb	r3, r3
 8004864:	095b      	lsrs	r3, r3, #5
 8004866:	b2db      	uxtb	r3, r3
 8004868:	f043 0301 	orr.w	r3, r3, #1
 800486c:	b2db      	uxtb	r3, r3
 800486e:	2b01      	cmp	r3, #1
 8004870:	d102      	bne.n	8004878 <HAL_RCC_ClockConfig+0x128>
 8004872:	4b4f      	ldr	r3, [pc, #316]	; (80049b0 <HAL_RCC_ClockConfig+0x260>)
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	e00f      	b.n	8004898 <HAL_RCC_ClockConfig+0x148>
 8004878:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800487c:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800487e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004880:	fa93 f3a3 	rbit	r3, r3
 8004884:	647b      	str	r3, [r7, #68]	; 0x44
 8004886:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800488a:	643b      	str	r3, [r7, #64]	; 0x40
 800488c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800488e:	fa93 f3a3 	rbit	r3, r3
 8004892:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004894:	4b46      	ldr	r3, [pc, #280]	; (80049b0 <HAL_RCC_ClockConfig+0x260>)
 8004896:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004898:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800489c:	63ba      	str	r2, [r7, #56]	; 0x38
 800489e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80048a0:	fa92 f2a2 	rbit	r2, r2
 80048a4:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 80048a6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80048a8:	fab2 f282 	clz	r2, r2
 80048ac:	b2d2      	uxtb	r2, r2
 80048ae:	f042 0220 	orr.w	r2, r2, #32
 80048b2:	b2d2      	uxtb	r2, r2
 80048b4:	f002 021f 	and.w	r2, r2, #31
 80048b8:	2101      	movs	r1, #1
 80048ba:	fa01 f202 	lsl.w	r2, r1, r2
 80048be:	4013      	ands	r3, r2
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d13a      	bne.n	800493a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80048c4:	2301      	movs	r3, #1
 80048c6:	e0b2      	b.n	8004a2e <HAL_RCC_ClockConfig+0x2de>
 80048c8:	2302      	movs	r3, #2
 80048ca:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048ce:	fa93 f3a3 	rbit	r3, r3
 80048d2:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80048d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80048d6:	fab3 f383 	clz	r3, r3
 80048da:	b2db      	uxtb	r3, r3
 80048dc:	095b      	lsrs	r3, r3, #5
 80048de:	b2db      	uxtb	r3, r3
 80048e0:	f043 0301 	orr.w	r3, r3, #1
 80048e4:	b2db      	uxtb	r3, r3
 80048e6:	2b01      	cmp	r3, #1
 80048e8:	d102      	bne.n	80048f0 <HAL_RCC_ClockConfig+0x1a0>
 80048ea:	4b31      	ldr	r3, [pc, #196]	; (80049b0 <HAL_RCC_ClockConfig+0x260>)
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	e00d      	b.n	800490c <HAL_RCC_ClockConfig+0x1bc>
 80048f0:	2302      	movs	r3, #2
 80048f2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048f6:	fa93 f3a3 	rbit	r3, r3
 80048fa:	627b      	str	r3, [r7, #36]	; 0x24
 80048fc:	2302      	movs	r3, #2
 80048fe:	623b      	str	r3, [r7, #32]
 8004900:	6a3b      	ldr	r3, [r7, #32]
 8004902:	fa93 f3a3 	rbit	r3, r3
 8004906:	61fb      	str	r3, [r7, #28]
 8004908:	4b29      	ldr	r3, [pc, #164]	; (80049b0 <HAL_RCC_ClockConfig+0x260>)
 800490a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800490c:	2202      	movs	r2, #2
 800490e:	61ba      	str	r2, [r7, #24]
 8004910:	69ba      	ldr	r2, [r7, #24]
 8004912:	fa92 f2a2 	rbit	r2, r2
 8004916:	617a      	str	r2, [r7, #20]
  return result;
 8004918:	697a      	ldr	r2, [r7, #20]
 800491a:	fab2 f282 	clz	r2, r2
 800491e:	b2d2      	uxtb	r2, r2
 8004920:	f042 0220 	orr.w	r2, r2, #32
 8004924:	b2d2      	uxtb	r2, r2
 8004926:	f002 021f 	and.w	r2, r2, #31
 800492a:	2101      	movs	r1, #1
 800492c:	fa01 f202 	lsl.w	r2, r1, r2
 8004930:	4013      	ands	r3, r2
 8004932:	2b00      	cmp	r3, #0
 8004934:	d101      	bne.n	800493a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8004936:	2301      	movs	r3, #1
 8004938:	e079      	b.n	8004a2e <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800493a:	4b1d      	ldr	r3, [pc, #116]	; (80049b0 <HAL_RCC_ClockConfig+0x260>)
 800493c:	685b      	ldr	r3, [r3, #4]
 800493e:	f023 0203 	bic.w	r2, r3, #3
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	685b      	ldr	r3, [r3, #4]
 8004946:	491a      	ldr	r1, [pc, #104]	; (80049b0 <HAL_RCC_ClockConfig+0x260>)
 8004948:	4313      	orrs	r3, r2
 800494a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800494c:	f7fd f900 	bl	8001b50 <HAL_GetTick>
 8004950:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004952:	e00a      	b.n	800496a <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004954:	f7fd f8fc 	bl	8001b50 <HAL_GetTick>
 8004958:	4602      	mov	r2, r0
 800495a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800495c:	1ad3      	subs	r3, r2, r3
 800495e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004962:	4293      	cmp	r3, r2
 8004964:	d901      	bls.n	800496a <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8004966:	2303      	movs	r3, #3
 8004968:	e061      	b.n	8004a2e <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800496a:	4b11      	ldr	r3, [pc, #68]	; (80049b0 <HAL_RCC_ClockConfig+0x260>)
 800496c:	685b      	ldr	r3, [r3, #4]
 800496e:	f003 020c 	and.w	r2, r3, #12
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	685b      	ldr	r3, [r3, #4]
 8004976:	009b      	lsls	r3, r3, #2
 8004978:	429a      	cmp	r2, r3
 800497a:	d1eb      	bne.n	8004954 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800497c:	4b0b      	ldr	r3, [pc, #44]	; (80049ac <HAL_RCC_ClockConfig+0x25c>)
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f003 0307 	and.w	r3, r3, #7
 8004984:	683a      	ldr	r2, [r7, #0]
 8004986:	429a      	cmp	r2, r3
 8004988:	d214      	bcs.n	80049b4 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800498a:	4b08      	ldr	r3, [pc, #32]	; (80049ac <HAL_RCC_ClockConfig+0x25c>)
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	f023 0207 	bic.w	r2, r3, #7
 8004992:	4906      	ldr	r1, [pc, #24]	; (80049ac <HAL_RCC_ClockConfig+0x25c>)
 8004994:	683b      	ldr	r3, [r7, #0]
 8004996:	4313      	orrs	r3, r2
 8004998:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800499a:	4b04      	ldr	r3, [pc, #16]	; (80049ac <HAL_RCC_ClockConfig+0x25c>)
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f003 0307 	and.w	r3, r3, #7
 80049a2:	683a      	ldr	r2, [r7, #0]
 80049a4:	429a      	cmp	r2, r3
 80049a6:	d005      	beq.n	80049b4 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 80049a8:	2301      	movs	r3, #1
 80049aa:	e040      	b.n	8004a2e <HAL_RCC_ClockConfig+0x2de>
 80049ac:	40022000 	.word	0x40022000
 80049b0:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	f003 0304 	and.w	r3, r3, #4
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d008      	beq.n	80049d2 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80049c0:	4b1d      	ldr	r3, [pc, #116]	; (8004a38 <HAL_RCC_ClockConfig+0x2e8>)
 80049c2:	685b      	ldr	r3, [r3, #4]
 80049c4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	68db      	ldr	r3, [r3, #12]
 80049cc:	491a      	ldr	r1, [pc, #104]	; (8004a38 <HAL_RCC_ClockConfig+0x2e8>)
 80049ce:	4313      	orrs	r3, r2
 80049d0:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f003 0308 	and.w	r3, r3, #8
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d009      	beq.n	80049f2 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80049de:	4b16      	ldr	r3, [pc, #88]	; (8004a38 <HAL_RCC_ClockConfig+0x2e8>)
 80049e0:	685b      	ldr	r3, [r3, #4]
 80049e2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	691b      	ldr	r3, [r3, #16]
 80049ea:	00db      	lsls	r3, r3, #3
 80049ec:	4912      	ldr	r1, [pc, #72]	; (8004a38 <HAL_RCC_ClockConfig+0x2e8>)
 80049ee:	4313      	orrs	r3, r2
 80049f0:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80049f2:	f000 f829 	bl	8004a48 <HAL_RCC_GetSysClockFreq>
 80049f6:	4601      	mov	r1, r0
 80049f8:	4b0f      	ldr	r3, [pc, #60]	; (8004a38 <HAL_RCC_ClockConfig+0x2e8>)
 80049fa:	685b      	ldr	r3, [r3, #4]
 80049fc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004a00:	22f0      	movs	r2, #240	; 0xf0
 8004a02:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a04:	693a      	ldr	r2, [r7, #16]
 8004a06:	fa92 f2a2 	rbit	r2, r2
 8004a0a:	60fa      	str	r2, [r7, #12]
  return result;
 8004a0c:	68fa      	ldr	r2, [r7, #12]
 8004a0e:	fab2 f282 	clz	r2, r2
 8004a12:	b2d2      	uxtb	r2, r2
 8004a14:	40d3      	lsrs	r3, r2
 8004a16:	4a09      	ldr	r2, [pc, #36]	; (8004a3c <HAL_RCC_ClockConfig+0x2ec>)
 8004a18:	5cd3      	ldrb	r3, [r2, r3]
 8004a1a:	fa21 f303 	lsr.w	r3, r1, r3
 8004a1e:	4a08      	ldr	r2, [pc, #32]	; (8004a40 <HAL_RCC_ClockConfig+0x2f0>)
 8004a20:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8004a22:	4b08      	ldr	r3, [pc, #32]	; (8004a44 <HAL_RCC_ClockConfig+0x2f4>)
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	4618      	mov	r0, r3
 8004a28:	f7fd f84e 	bl	8001ac8 <HAL_InitTick>
  
  return HAL_OK;
 8004a2c:	2300      	movs	r3, #0
}
 8004a2e:	4618      	mov	r0, r3
 8004a30:	3778      	adds	r7, #120	; 0x78
 8004a32:	46bd      	mov	sp, r7
 8004a34:	bd80      	pop	{r7, pc}
 8004a36:	bf00      	nop
 8004a38:	40021000 	.word	0x40021000
 8004a3c:	08006fa4 	.word	0x08006fa4
 8004a40:	20000010 	.word	0x20000010
 8004a44:	20000014 	.word	0x20000014

08004a48 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004a48:	b480      	push	{r7}
 8004a4a:	b08b      	sub	sp, #44	; 0x2c
 8004a4c:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004a4e:	2300      	movs	r3, #0
 8004a50:	61fb      	str	r3, [r7, #28]
 8004a52:	2300      	movs	r3, #0
 8004a54:	61bb      	str	r3, [r7, #24]
 8004a56:	2300      	movs	r3, #0
 8004a58:	627b      	str	r3, [r7, #36]	; 0x24
 8004a5a:	2300      	movs	r3, #0
 8004a5c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8004a5e:	2300      	movs	r3, #0
 8004a60:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8004a62:	4b2a      	ldr	r3, [pc, #168]	; (8004b0c <HAL_RCC_GetSysClockFreq+0xc4>)
 8004a64:	685b      	ldr	r3, [r3, #4]
 8004a66:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004a68:	69fb      	ldr	r3, [r7, #28]
 8004a6a:	f003 030c 	and.w	r3, r3, #12
 8004a6e:	2b04      	cmp	r3, #4
 8004a70:	d002      	beq.n	8004a78 <HAL_RCC_GetSysClockFreq+0x30>
 8004a72:	2b08      	cmp	r3, #8
 8004a74:	d003      	beq.n	8004a7e <HAL_RCC_GetSysClockFreq+0x36>
 8004a76:	e03f      	b.n	8004af8 <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004a78:	4b25      	ldr	r3, [pc, #148]	; (8004b10 <HAL_RCC_GetSysClockFreq+0xc8>)
 8004a7a:	623b      	str	r3, [r7, #32]
      break;
 8004a7c:	e03f      	b.n	8004afe <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8004a7e:	69fb      	ldr	r3, [r7, #28]
 8004a80:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8004a84:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8004a88:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a8a:	68ba      	ldr	r2, [r7, #8]
 8004a8c:	fa92 f2a2 	rbit	r2, r2
 8004a90:	607a      	str	r2, [r7, #4]
  return result;
 8004a92:	687a      	ldr	r2, [r7, #4]
 8004a94:	fab2 f282 	clz	r2, r2
 8004a98:	b2d2      	uxtb	r2, r2
 8004a9a:	40d3      	lsrs	r3, r2
 8004a9c:	4a1d      	ldr	r2, [pc, #116]	; (8004b14 <HAL_RCC_GetSysClockFreq+0xcc>)
 8004a9e:	5cd3      	ldrb	r3, [r2, r3]
 8004aa0:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8004aa2:	4b1a      	ldr	r3, [pc, #104]	; (8004b0c <HAL_RCC_GetSysClockFreq+0xc4>)
 8004aa4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004aa6:	f003 030f 	and.w	r3, r3, #15
 8004aaa:	220f      	movs	r2, #15
 8004aac:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004aae:	693a      	ldr	r2, [r7, #16]
 8004ab0:	fa92 f2a2 	rbit	r2, r2
 8004ab4:	60fa      	str	r2, [r7, #12]
  return result;
 8004ab6:	68fa      	ldr	r2, [r7, #12]
 8004ab8:	fab2 f282 	clz	r2, r2
 8004abc:	b2d2      	uxtb	r2, r2
 8004abe:	40d3      	lsrs	r3, r2
 8004ac0:	4a15      	ldr	r2, [pc, #84]	; (8004b18 <HAL_RCC_GetSysClockFreq+0xd0>)
 8004ac2:	5cd3      	ldrb	r3, [r2, r3]
 8004ac4:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8004ac6:	69fb      	ldr	r3, [r7, #28]
 8004ac8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d008      	beq.n	8004ae2 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004ad0:	4a0f      	ldr	r2, [pc, #60]	; (8004b10 <HAL_RCC_GetSysClockFreq+0xc8>)
 8004ad2:	69bb      	ldr	r3, [r7, #24]
 8004ad4:	fbb2 f2f3 	udiv	r2, r2, r3
 8004ad8:	697b      	ldr	r3, [r7, #20]
 8004ada:	fb02 f303 	mul.w	r3, r2, r3
 8004ade:	627b      	str	r3, [r7, #36]	; 0x24
 8004ae0:	e007      	b.n	8004af2 <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004ae2:	4a0b      	ldr	r2, [pc, #44]	; (8004b10 <HAL_RCC_GetSysClockFreq+0xc8>)
 8004ae4:	69bb      	ldr	r3, [r7, #24]
 8004ae6:	fbb2 f2f3 	udiv	r2, r2, r3
 8004aea:	697b      	ldr	r3, [r7, #20]
 8004aec:	fb02 f303 	mul.w	r3, r2, r3
 8004af0:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8004af2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004af4:	623b      	str	r3, [r7, #32]
      break;
 8004af6:	e002      	b.n	8004afe <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004af8:	4b05      	ldr	r3, [pc, #20]	; (8004b10 <HAL_RCC_GetSysClockFreq+0xc8>)
 8004afa:	623b      	str	r3, [r7, #32]
      break;
 8004afc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004afe:	6a3b      	ldr	r3, [r7, #32]
}
 8004b00:	4618      	mov	r0, r3
 8004b02:	372c      	adds	r7, #44	; 0x2c
 8004b04:	46bd      	mov	sp, r7
 8004b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b0a:	4770      	bx	lr
 8004b0c:	40021000 	.word	0x40021000
 8004b10:	007a1200 	.word	0x007a1200
 8004b14:	08006fbc 	.word	0x08006fbc
 8004b18:	08006fcc 	.word	0x08006fcc

08004b1c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004b1c:	b480      	push	{r7}
 8004b1e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004b20:	4b03      	ldr	r3, [pc, #12]	; (8004b30 <HAL_RCC_GetHCLKFreq+0x14>)
 8004b22:	681b      	ldr	r3, [r3, #0]
}
 8004b24:	4618      	mov	r0, r3
 8004b26:	46bd      	mov	sp, r7
 8004b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b2c:	4770      	bx	lr
 8004b2e:	bf00      	nop
 8004b30:	20000010 	.word	0x20000010

08004b34 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004b34:	b580      	push	{r7, lr}
 8004b36:	b082      	sub	sp, #8
 8004b38:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8004b3a:	f7ff ffef 	bl	8004b1c <HAL_RCC_GetHCLKFreq>
 8004b3e:	4601      	mov	r1, r0
 8004b40:	4b0b      	ldr	r3, [pc, #44]	; (8004b70 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8004b42:	685b      	ldr	r3, [r3, #4]
 8004b44:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004b48:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8004b4c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b4e:	687a      	ldr	r2, [r7, #4]
 8004b50:	fa92 f2a2 	rbit	r2, r2
 8004b54:	603a      	str	r2, [r7, #0]
  return result;
 8004b56:	683a      	ldr	r2, [r7, #0]
 8004b58:	fab2 f282 	clz	r2, r2
 8004b5c:	b2d2      	uxtb	r2, r2
 8004b5e:	40d3      	lsrs	r3, r2
 8004b60:	4a04      	ldr	r2, [pc, #16]	; (8004b74 <HAL_RCC_GetPCLK1Freq+0x40>)
 8004b62:	5cd3      	ldrb	r3, [r2, r3]
 8004b64:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8004b68:	4618      	mov	r0, r3
 8004b6a:	3708      	adds	r7, #8
 8004b6c:	46bd      	mov	sp, r7
 8004b6e:	bd80      	pop	{r7, pc}
 8004b70:	40021000 	.word	0x40021000
 8004b74:	08006fb4 	.word	0x08006fb4

08004b78 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004b78:	b580      	push	{r7, lr}
 8004b7a:	b082      	sub	sp, #8
 8004b7c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8004b7e:	f7ff ffcd 	bl	8004b1c <HAL_RCC_GetHCLKFreq>
 8004b82:	4601      	mov	r1, r0
 8004b84:	4b0b      	ldr	r3, [pc, #44]	; (8004bb4 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8004b86:	685b      	ldr	r3, [r3, #4]
 8004b88:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8004b8c:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8004b90:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b92:	687a      	ldr	r2, [r7, #4]
 8004b94:	fa92 f2a2 	rbit	r2, r2
 8004b98:	603a      	str	r2, [r7, #0]
  return result;
 8004b9a:	683a      	ldr	r2, [r7, #0]
 8004b9c:	fab2 f282 	clz	r2, r2
 8004ba0:	b2d2      	uxtb	r2, r2
 8004ba2:	40d3      	lsrs	r3, r2
 8004ba4:	4a04      	ldr	r2, [pc, #16]	; (8004bb8 <HAL_RCC_GetPCLK2Freq+0x40>)
 8004ba6:	5cd3      	ldrb	r3, [r2, r3]
 8004ba8:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8004bac:	4618      	mov	r0, r3
 8004bae:	3708      	adds	r7, #8
 8004bb0:	46bd      	mov	sp, r7
 8004bb2:	bd80      	pop	{r7, pc}
 8004bb4:	40021000 	.word	0x40021000
 8004bb8:	08006fb4 	.word	0x08006fb4

08004bbc <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004bbc:	b580      	push	{r7, lr}
 8004bbe:	b092      	sub	sp, #72	; 0x48
 8004bc0:	af00      	add	r7, sp, #0
 8004bc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004bc4:	2300      	movs	r3, #0
 8004bc6:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8004bc8:	2300      	movs	r3, #0
 8004bca:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8004bcc:	2300      	movs	r3, #0
 8004bce:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	f000 80d4 	beq.w	8004d88 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004be0:	4b4e      	ldr	r3, [pc, #312]	; (8004d1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004be2:	69db      	ldr	r3, [r3, #28]
 8004be4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d10e      	bne.n	8004c0a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004bec:	4b4b      	ldr	r3, [pc, #300]	; (8004d1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004bee:	69db      	ldr	r3, [r3, #28]
 8004bf0:	4a4a      	ldr	r2, [pc, #296]	; (8004d1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004bf2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004bf6:	61d3      	str	r3, [r2, #28]
 8004bf8:	4b48      	ldr	r3, [pc, #288]	; (8004d1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004bfa:	69db      	ldr	r3, [r3, #28]
 8004bfc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c00:	60bb      	str	r3, [r7, #8]
 8004c02:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004c04:	2301      	movs	r3, #1
 8004c06:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c0a:	4b45      	ldr	r3, [pc, #276]	; (8004d20 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d118      	bne.n	8004c48 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004c16:	4b42      	ldr	r3, [pc, #264]	; (8004d20 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	4a41      	ldr	r2, [pc, #260]	; (8004d20 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004c1c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c20:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004c22:	f7fc ff95 	bl	8001b50 <HAL_GetTick>
 8004c26:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c28:	e008      	b.n	8004c3c <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c2a:	f7fc ff91 	bl	8001b50 <HAL_GetTick>
 8004c2e:	4602      	mov	r2, r0
 8004c30:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004c32:	1ad3      	subs	r3, r2, r3
 8004c34:	2b64      	cmp	r3, #100	; 0x64
 8004c36:	d901      	bls.n	8004c3c <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8004c38:	2303      	movs	r3, #3
 8004c3a:	e1d6      	b.n	8004fea <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c3c:	4b38      	ldr	r3, [pc, #224]	; (8004d20 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d0f0      	beq.n	8004c2a <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004c48:	4b34      	ldr	r3, [pc, #208]	; (8004d1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004c4a:	6a1b      	ldr	r3, [r3, #32]
 8004c4c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004c50:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004c52:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	f000 8084 	beq.w	8004d62 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	685b      	ldr	r3, [r3, #4]
 8004c5e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004c62:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004c64:	429a      	cmp	r2, r3
 8004c66:	d07c      	beq.n	8004d62 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004c68:	4b2c      	ldr	r3, [pc, #176]	; (8004d1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004c6a:	6a1b      	ldr	r3, [r3, #32]
 8004c6c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004c70:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004c72:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004c76:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c7a:	fa93 f3a3 	rbit	r3, r3
 8004c7e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8004c80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004c82:	fab3 f383 	clz	r3, r3
 8004c86:	b2db      	uxtb	r3, r3
 8004c88:	461a      	mov	r2, r3
 8004c8a:	4b26      	ldr	r3, [pc, #152]	; (8004d24 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004c8c:	4413      	add	r3, r2
 8004c8e:	009b      	lsls	r3, r3, #2
 8004c90:	461a      	mov	r2, r3
 8004c92:	2301      	movs	r3, #1
 8004c94:	6013      	str	r3, [r2, #0]
 8004c96:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004c9a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c9e:	fa93 f3a3 	rbit	r3, r3
 8004ca2:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8004ca4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004ca6:	fab3 f383 	clz	r3, r3
 8004caa:	b2db      	uxtb	r3, r3
 8004cac:	461a      	mov	r2, r3
 8004cae:	4b1d      	ldr	r3, [pc, #116]	; (8004d24 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004cb0:	4413      	add	r3, r2
 8004cb2:	009b      	lsls	r3, r3, #2
 8004cb4:	461a      	mov	r2, r3
 8004cb6:	2300      	movs	r3, #0
 8004cb8:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004cba:	4a18      	ldr	r2, [pc, #96]	; (8004d1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004cbc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004cbe:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004cc0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004cc2:	f003 0301 	and.w	r3, r3, #1
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d04b      	beq.n	8004d62 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004cca:	f7fc ff41 	bl	8001b50 <HAL_GetTick>
 8004cce:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004cd0:	e00a      	b.n	8004ce8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004cd2:	f7fc ff3d 	bl	8001b50 <HAL_GetTick>
 8004cd6:	4602      	mov	r2, r0
 8004cd8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004cda:	1ad3      	subs	r3, r2, r3
 8004cdc:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ce0:	4293      	cmp	r3, r2
 8004ce2:	d901      	bls.n	8004ce8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8004ce4:	2303      	movs	r3, #3
 8004ce6:	e180      	b.n	8004fea <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8004ce8:	2302      	movs	r3, #2
 8004cea:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004cec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cee:	fa93 f3a3 	rbit	r3, r3
 8004cf2:	627b      	str	r3, [r7, #36]	; 0x24
 8004cf4:	2302      	movs	r3, #2
 8004cf6:	623b      	str	r3, [r7, #32]
 8004cf8:	6a3b      	ldr	r3, [r7, #32]
 8004cfa:	fa93 f3a3 	rbit	r3, r3
 8004cfe:	61fb      	str	r3, [r7, #28]
  return result;
 8004d00:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d02:	fab3 f383 	clz	r3, r3
 8004d06:	b2db      	uxtb	r3, r3
 8004d08:	095b      	lsrs	r3, r3, #5
 8004d0a:	b2db      	uxtb	r3, r3
 8004d0c:	f043 0302 	orr.w	r3, r3, #2
 8004d10:	b2db      	uxtb	r3, r3
 8004d12:	2b02      	cmp	r3, #2
 8004d14:	d108      	bne.n	8004d28 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8004d16:	4b01      	ldr	r3, [pc, #4]	; (8004d1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d18:	6a1b      	ldr	r3, [r3, #32]
 8004d1a:	e00d      	b.n	8004d38 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8004d1c:	40021000 	.word	0x40021000
 8004d20:	40007000 	.word	0x40007000
 8004d24:	10908100 	.word	0x10908100
 8004d28:	2302      	movs	r3, #2
 8004d2a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d2c:	69bb      	ldr	r3, [r7, #24]
 8004d2e:	fa93 f3a3 	rbit	r3, r3
 8004d32:	617b      	str	r3, [r7, #20]
 8004d34:	4ba0      	ldr	r3, [pc, #640]	; (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004d36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d38:	2202      	movs	r2, #2
 8004d3a:	613a      	str	r2, [r7, #16]
 8004d3c:	693a      	ldr	r2, [r7, #16]
 8004d3e:	fa92 f2a2 	rbit	r2, r2
 8004d42:	60fa      	str	r2, [r7, #12]
  return result;
 8004d44:	68fa      	ldr	r2, [r7, #12]
 8004d46:	fab2 f282 	clz	r2, r2
 8004d4a:	b2d2      	uxtb	r2, r2
 8004d4c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004d50:	b2d2      	uxtb	r2, r2
 8004d52:	f002 021f 	and.w	r2, r2, #31
 8004d56:	2101      	movs	r1, #1
 8004d58:	fa01 f202 	lsl.w	r2, r1, r2
 8004d5c:	4013      	ands	r3, r2
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d0b7      	beq.n	8004cd2 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8004d62:	4b95      	ldr	r3, [pc, #596]	; (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004d64:	6a1b      	ldr	r3, [r3, #32]
 8004d66:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	685b      	ldr	r3, [r3, #4]
 8004d6e:	4992      	ldr	r1, [pc, #584]	; (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004d70:	4313      	orrs	r3, r2
 8004d72:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004d74:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8004d78:	2b01      	cmp	r3, #1
 8004d7a:	d105      	bne.n	8004d88 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004d7c:	4b8e      	ldr	r3, [pc, #568]	; (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004d7e:	69db      	ldr	r3, [r3, #28]
 8004d80:	4a8d      	ldr	r2, [pc, #564]	; (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004d82:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004d86:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	f003 0301 	and.w	r3, r3, #1
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d008      	beq.n	8004da6 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004d94:	4b88      	ldr	r3, [pc, #544]	; (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004d96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d98:	f023 0203 	bic.w	r2, r3, #3
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	689b      	ldr	r3, [r3, #8]
 8004da0:	4985      	ldr	r1, [pc, #532]	; (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004da2:	4313      	orrs	r3, r2
 8004da4:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	f003 0302 	and.w	r3, r3, #2
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d008      	beq.n	8004dc4 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004db2:	4b81      	ldr	r3, [pc, #516]	; (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004db4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004db6:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	68db      	ldr	r3, [r3, #12]
 8004dbe:	497e      	ldr	r1, [pc, #504]	; (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004dc0:	4313      	orrs	r3, r2
 8004dc2:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	f003 0304 	and.w	r3, r3, #4
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d008      	beq.n	8004de2 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004dd0:	4b79      	ldr	r3, [pc, #484]	; (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004dd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dd4:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	691b      	ldr	r3, [r3, #16]
 8004ddc:	4976      	ldr	r1, [pc, #472]	; (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004dde:	4313      	orrs	r3, r2
 8004de0:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	f003 0320 	and.w	r3, r3, #32
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d008      	beq.n	8004e00 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004dee:	4b72      	ldr	r3, [pc, #456]	; (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004df0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004df2:	f023 0210 	bic.w	r2, r3, #16
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	69db      	ldr	r3, [r3, #28]
 8004dfa:	496f      	ldr	r1, [pc, #444]	; (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004dfc:	4313      	orrs	r3, r2
 8004dfe:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d008      	beq.n	8004e1e <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8004e0c:	4b6a      	ldr	r3, [pc, #424]	; (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004e0e:	685b      	ldr	r3, [r3, #4]
 8004e10:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e18:	4967      	ldr	r1, [pc, #412]	; (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004e1a:	4313      	orrs	r3, r2
 8004e1c:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d008      	beq.n	8004e3c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004e2a:	4b63      	ldr	r3, [pc, #396]	; (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004e2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e2e:	f023 0220 	bic.w	r2, r3, #32
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	6a1b      	ldr	r3, [r3, #32]
 8004e36:	4960      	ldr	r1, [pc, #384]	; (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004e38:	4313      	orrs	r3, r2
 8004e3a:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d008      	beq.n	8004e5a <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004e48:	4b5b      	ldr	r3, [pc, #364]	; (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004e4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e4c:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e54:	4958      	ldr	r1, [pc, #352]	; (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004e56:	4313      	orrs	r3, r2
 8004e58:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	f003 0308 	and.w	r3, r3, #8
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d008      	beq.n	8004e78 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004e66:	4b54      	ldr	r3, [pc, #336]	; (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004e68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e6a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	695b      	ldr	r3, [r3, #20]
 8004e72:	4951      	ldr	r1, [pc, #324]	; (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004e74:	4313      	orrs	r3, r2
 8004e76:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	f003 0310 	and.w	r3, r3, #16
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d008      	beq.n	8004e96 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004e84:	4b4c      	ldr	r3, [pc, #304]	; (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004e86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e88:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	699b      	ldr	r3, [r3, #24]
 8004e90:	4949      	ldr	r1, [pc, #292]	; (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004e92:	4313      	orrs	r3, r2
 8004e94:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d008      	beq.n	8004eb4 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004ea2:	4b45      	ldr	r3, [pc, #276]	; (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004ea4:	685b      	ldr	r3, [r3, #4]
 8004ea6:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004eae:	4942      	ldr	r1, [pc, #264]	; (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004eb0:	4313      	orrs	r3, r2
 8004eb2:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d008      	beq.n	8004ed2 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004ec0:	4b3d      	ldr	r3, [pc, #244]	; (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004ec2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ec4:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ecc:	493a      	ldr	r1, [pc, #232]	; (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004ece:	4313      	orrs	r3, r2
 8004ed0:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d008      	beq.n	8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8004ede:	4b36      	ldr	r3, [pc, #216]	; (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004ee0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ee2:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004eea:	4933      	ldr	r1, [pc, #204]	; (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004eec:	4313      	orrs	r3, r2
 8004eee:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d008      	beq.n	8004f0e <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8004efc:	4b2e      	ldr	r3, [pc, #184]	; (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004efe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f00:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f08:	492b      	ldr	r1, [pc, #172]	; (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004f0a:	4313      	orrs	r3, r2
 8004f0c:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d008      	beq.n	8004f2c <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8004f1a:	4b27      	ldr	r3, [pc, #156]	; (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004f1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f1e:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f26:	4924      	ldr	r1, [pc, #144]	; (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004f28:	4313      	orrs	r3, r2
 8004f2a:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d008      	beq.n	8004f4a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 8004f38:	4b1f      	ldr	r3, [pc, #124]	; (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004f3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f3c:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f44:	491c      	ldr	r1, [pc, #112]	; (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004f46:	4313      	orrs	r3, r2
 8004f48:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d008      	beq.n	8004f68 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8004f56:	4b18      	ldr	r3, [pc, #96]	; (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004f58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f5a:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f62:	4915      	ldr	r1, [pc, #84]	; (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004f64:	4313      	orrs	r3, r2
 8004f66:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d008      	beq.n	8004f86 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8004f74:	4b10      	ldr	r3, [pc, #64]	; (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004f76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f78:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f80:	490d      	ldr	r1, [pc, #52]	; (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004f82:	4313      	orrs	r3, r2
 8004f84:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d008      	beq.n	8004fa4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8004f92:	4b09      	ldr	r3, [pc, #36]	; (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004f94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f96:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004f9e:	4906      	ldr	r1, [pc, #24]	; (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004fa0:	4313      	orrs	r3, r2
 8004fa2:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d00c      	beq.n	8004fca <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8004fb0:	4b01      	ldr	r3, [pc, #4]	; (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004fb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fb4:	e002      	b.n	8004fbc <HAL_RCCEx_PeriphCLKConfig+0x400>
 8004fb6:	bf00      	nop
 8004fb8:	40021000 	.word	0x40021000
 8004fbc:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004fc4:	490b      	ldr	r1, [pc, #44]	; (8004ff4 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8004fc6:	4313      	orrs	r3, r2
 8004fc8:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d008      	beq.n	8004fe8 <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8004fd6:	4b07      	ldr	r3, [pc, #28]	; (8004ff4 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8004fd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fda:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004fe2:	4904      	ldr	r1, [pc, #16]	; (8004ff4 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8004fe4:	4313      	orrs	r3, r2
 8004fe6:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8004fe8:	2300      	movs	r3, #0
}
 8004fea:	4618      	mov	r0, r3
 8004fec:	3748      	adds	r7, #72	; 0x48
 8004fee:	46bd      	mov	sp, r7
 8004ff0:	bd80      	pop	{r7, pc}
 8004ff2:	bf00      	nop
 8004ff4:	40021000 	.word	0x40021000

08004ff8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004ff8:	b580      	push	{r7, lr}
 8004ffa:	b082      	sub	sp, #8
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	2b00      	cmp	r3, #0
 8005004:	d101      	bne.n	800500a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005006:	2301      	movs	r3, #1
 8005008:	e049      	b.n	800509e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005010:	b2db      	uxtb	r3, r3
 8005012:	2b00      	cmp	r3, #0
 8005014:	d106      	bne.n	8005024 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	2200      	movs	r2, #0
 800501a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800501e:	6878      	ldr	r0, [r7, #4]
 8005020:	f7fc f8d6 	bl	80011d0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	2202      	movs	r2, #2
 8005028:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681a      	ldr	r2, [r3, #0]
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	3304      	adds	r3, #4
 8005034:	4619      	mov	r1, r3
 8005036:	4610      	mov	r0, r2
 8005038:	f000 fb14 	bl	8005664 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	2201      	movs	r2, #1
 8005040:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	2201      	movs	r2, #1
 8005048:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	2201      	movs	r2, #1
 8005050:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	2201      	movs	r2, #1
 8005058:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	2201      	movs	r2, #1
 8005060:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	2201      	movs	r2, #1
 8005068:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	2201      	movs	r2, #1
 8005070:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	2201      	movs	r2, #1
 8005078:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	2201      	movs	r2, #1
 8005080:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	2201      	movs	r2, #1
 8005088:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	2201      	movs	r2, #1
 8005090:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	2201      	movs	r2, #1
 8005098:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800509c:	2300      	movs	r3, #0
}
 800509e:	4618      	mov	r0, r3
 80050a0:	3708      	adds	r7, #8
 80050a2:	46bd      	mov	sp, r7
 80050a4:	bd80      	pop	{r7, pc}
	...

080050a8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80050a8:	b480      	push	{r7}
 80050aa:	b085      	sub	sp, #20
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80050b6:	b2db      	uxtb	r3, r3
 80050b8:	2b01      	cmp	r3, #1
 80050ba:	d001      	beq.n	80050c0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80050bc:	2301      	movs	r3, #1
 80050be:	e047      	b.n	8005150 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	2202      	movs	r2, #2
 80050c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	4a23      	ldr	r2, [pc, #140]	; (800515c <HAL_TIM_Base_Start+0xb4>)
 80050ce:	4293      	cmp	r3, r2
 80050d0:	d01d      	beq.n	800510e <HAL_TIM_Base_Start+0x66>
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80050da:	d018      	beq.n	800510e <HAL_TIM_Base_Start+0x66>
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	4a1f      	ldr	r2, [pc, #124]	; (8005160 <HAL_TIM_Base_Start+0xb8>)
 80050e2:	4293      	cmp	r3, r2
 80050e4:	d013      	beq.n	800510e <HAL_TIM_Base_Start+0x66>
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	4a1e      	ldr	r2, [pc, #120]	; (8005164 <HAL_TIM_Base_Start+0xbc>)
 80050ec:	4293      	cmp	r3, r2
 80050ee:	d00e      	beq.n	800510e <HAL_TIM_Base_Start+0x66>
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	4a1c      	ldr	r2, [pc, #112]	; (8005168 <HAL_TIM_Base_Start+0xc0>)
 80050f6:	4293      	cmp	r3, r2
 80050f8:	d009      	beq.n	800510e <HAL_TIM_Base_Start+0x66>
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	4a1b      	ldr	r2, [pc, #108]	; (800516c <HAL_TIM_Base_Start+0xc4>)
 8005100:	4293      	cmp	r3, r2
 8005102:	d004      	beq.n	800510e <HAL_TIM_Base_Start+0x66>
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	4a19      	ldr	r2, [pc, #100]	; (8005170 <HAL_TIM_Base_Start+0xc8>)
 800510a:	4293      	cmp	r3, r2
 800510c:	d115      	bne.n	800513a <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	689a      	ldr	r2, [r3, #8]
 8005114:	4b17      	ldr	r3, [pc, #92]	; (8005174 <HAL_TIM_Base_Start+0xcc>)
 8005116:	4013      	ands	r3, r2
 8005118:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	2b06      	cmp	r3, #6
 800511e:	d015      	beq.n	800514c <HAL_TIM_Base_Start+0xa4>
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005126:	d011      	beq.n	800514c <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	681a      	ldr	r2, [r3, #0]
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	f042 0201 	orr.w	r2, r2, #1
 8005136:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005138:	e008      	b.n	800514c <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	681a      	ldr	r2, [r3, #0]
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	f042 0201 	orr.w	r2, r2, #1
 8005148:	601a      	str	r2, [r3, #0]
 800514a:	e000      	b.n	800514e <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800514c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800514e:	2300      	movs	r3, #0
}
 8005150:	4618      	mov	r0, r3
 8005152:	3714      	adds	r7, #20
 8005154:	46bd      	mov	sp, r7
 8005156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800515a:	4770      	bx	lr
 800515c:	40012c00 	.word	0x40012c00
 8005160:	40000400 	.word	0x40000400
 8005164:	40000800 	.word	0x40000800
 8005168:	40013400 	.word	0x40013400
 800516c:	40014000 	.word	0x40014000
 8005170:	40015000 	.word	0x40015000
 8005174:	00010007 	.word	0x00010007

08005178 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005178:	b480      	push	{r7}
 800517a:	b085      	sub	sp, #20
 800517c:	af00      	add	r7, sp, #0
 800517e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005186:	b2db      	uxtb	r3, r3
 8005188:	2b01      	cmp	r3, #1
 800518a:	d001      	beq.n	8005190 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800518c:	2301      	movs	r3, #1
 800518e:	e04f      	b.n	8005230 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	2202      	movs	r2, #2
 8005194:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	68da      	ldr	r2, [r3, #12]
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	f042 0201 	orr.w	r2, r2, #1
 80051a6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	4a23      	ldr	r2, [pc, #140]	; (800523c <HAL_TIM_Base_Start_IT+0xc4>)
 80051ae:	4293      	cmp	r3, r2
 80051b0:	d01d      	beq.n	80051ee <HAL_TIM_Base_Start_IT+0x76>
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80051ba:	d018      	beq.n	80051ee <HAL_TIM_Base_Start_IT+0x76>
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	4a1f      	ldr	r2, [pc, #124]	; (8005240 <HAL_TIM_Base_Start_IT+0xc8>)
 80051c2:	4293      	cmp	r3, r2
 80051c4:	d013      	beq.n	80051ee <HAL_TIM_Base_Start_IT+0x76>
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	4a1e      	ldr	r2, [pc, #120]	; (8005244 <HAL_TIM_Base_Start_IT+0xcc>)
 80051cc:	4293      	cmp	r3, r2
 80051ce:	d00e      	beq.n	80051ee <HAL_TIM_Base_Start_IT+0x76>
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	4a1c      	ldr	r2, [pc, #112]	; (8005248 <HAL_TIM_Base_Start_IT+0xd0>)
 80051d6:	4293      	cmp	r3, r2
 80051d8:	d009      	beq.n	80051ee <HAL_TIM_Base_Start_IT+0x76>
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	4a1b      	ldr	r2, [pc, #108]	; (800524c <HAL_TIM_Base_Start_IT+0xd4>)
 80051e0:	4293      	cmp	r3, r2
 80051e2:	d004      	beq.n	80051ee <HAL_TIM_Base_Start_IT+0x76>
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	4a19      	ldr	r2, [pc, #100]	; (8005250 <HAL_TIM_Base_Start_IT+0xd8>)
 80051ea:	4293      	cmp	r3, r2
 80051ec:	d115      	bne.n	800521a <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	689a      	ldr	r2, [r3, #8]
 80051f4:	4b17      	ldr	r3, [pc, #92]	; (8005254 <HAL_TIM_Base_Start_IT+0xdc>)
 80051f6:	4013      	ands	r3, r2
 80051f8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	2b06      	cmp	r3, #6
 80051fe:	d015      	beq.n	800522c <HAL_TIM_Base_Start_IT+0xb4>
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005206:	d011      	beq.n	800522c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	681a      	ldr	r2, [r3, #0]
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	f042 0201 	orr.w	r2, r2, #1
 8005216:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005218:	e008      	b.n	800522c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	681a      	ldr	r2, [r3, #0]
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	f042 0201 	orr.w	r2, r2, #1
 8005228:	601a      	str	r2, [r3, #0]
 800522a:	e000      	b.n	800522e <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800522c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800522e:	2300      	movs	r3, #0
}
 8005230:	4618      	mov	r0, r3
 8005232:	3714      	adds	r7, #20
 8005234:	46bd      	mov	sp, r7
 8005236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800523a:	4770      	bx	lr
 800523c:	40012c00 	.word	0x40012c00
 8005240:	40000400 	.word	0x40000400
 8005244:	40000800 	.word	0x40000800
 8005248:	40013400 	.word	0x40013400
 800524c:	40014000 	.word	0x40014000
 8005250:	40015000 	.word	0x40015000
 8005254:	00010007 	.word	0x00010007

08005258 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005258:	b580      	push	{r7, lr}
 800525a:	b082      	sub	sp, #8
 800525c:	af00      	add	r7, sp, #0
 800525e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	691b      	ldr	r3, [r3, #16]
 8005266:	f003 0302 	and.w	r3, r3, #2
 800526a:	2b02      	cmp	r3, #2
 800526c:	d122      	bne.n	80052b4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	68db      	ldr	r3, [r3, #12]
 8005274:	f003 0302 	and.w	r3, r3, #2
 8005278:	2b02      	cmp	r3, #2
 800527a:	d11b      	bne.n	80052b4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	f06f 0202 	mvn.w	r2, #2
 8005284:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	2201      	movs	r2, #1
 800528a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	699b      	ldr	r3, [r3, #24]
 8005292:	f003 0303 	and.w	r3, r3, #3
 8005296:	2b00      	cmp	r3, #0
 8005298:	d003      	beq.n	80052a2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800529a:	6878      	ldr	r0, [r7, #4]
 800529c:	f000 f9c3 	bl	8005626 <HAL_TIM_IC_CaptureCallback>
 80052a0:	e005      	b.n	80052ae <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80052a2:	6878      	ldr	r0, [r7, #4]
 80052a4:	f000 f9b5 	bl	8005612 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80052a8:	6878      	ldr	r0, [r7, #4]
 80052aa:	f000 f9c6 	bl	800563a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	2200      	movs	r2, #0
 80052b2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	691b      	ldr	r3, [r3, #16]
 80052ba:	f003 0304 	and.w	r3, r3, #4
 80052be:	2b04      	cmp	r3, #4
 80052c0:	d122      	bne.n	8005308 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	68db      	ldr	r3, [r3, #12]
 80052c8:	f003 0304 	and.w	r3, r3, #4
 80052cc:	2b04      	cmp	r3, #4
 80052ce:	d11b      	bne.n	8005308 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	f06f 0204 	mvn.w	r2, #4
 80052d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	2202      	movs	r2, #2
 80052de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	699b      	ldr	r3, [r3, #24]
 80052e6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d003      	beq.n	80052f6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80052ee:	6878      	ldr	r0, [r7, #4]
 80052f0:	f000 f999 	bl	8005626 <HAL_TIM_IC_CaptureCallback>
 80052f4:	e005      	b.n	8005302 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80052f6:	6878      	ldr	r0, [r7, #4]
 80052f8:	f000 f98b 	bl	8005612 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80052fc:	6878      	ldr	r0, [r7, #4]
 80052fe:	f000 f99c 	bl	800563a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	2200      	movs	r2, #0
 8005306:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	691b      	ldr	r3, [r3, #16]
 800530e:	f003 0308 	and.w	r3, r3, #8
 8005312:	2b08      	cmp	r3, #8
 8005314:	d122      	bne.n	800535c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	68db      	ldr	r3, [r3, #12]
 800531c:	f003 0308 	and.w	r3, r3, #8
 8005320:	2b08      	cmp	r3, #8
 8005322:	d11b      	bne.n	800535c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	f06f 0208 	mvn.w	r2, #8
 800532c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	2204      	movs	r2, #4
 8005332:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	69db      	ldr	r3, [r3, #28]
 800533a:	f003 0303 	and.w	r3, r3, #3
 800533e:	2b00      	cmp	r3, #0
 8005340:	d003      	beq.n	800534a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005342:	6878      	ldr	r0, [r7, #4]
 8005344:	f000 f96f 	bl	8005626 <HAL_TIM_IC_CaptureCallback>
 8005348:	e005      	b.n	8005356 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800534a:	6878      	ldr	r0, [r7, #4]
 800534c:	f000 f961 	bl	8005612 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005350:	6878      	ldr	r0, [r7, #4]
 8005352:	f000 f972 	bl	800563a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	2200      	movs	r2, #0
 800535a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	691b      	ldr	r3, [r3, #16]
 8005362:	f003 0310 	and.w	r3, r3, #16
 8005366:	2b10      	cmp	r3, #16
 8005368:	d122      	bne.n	80053b0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	68db      	ldr	r3, [r3, #12]
 8005370:	f003 0310 	and.w	r3, r3, #16
 8005374:	2b10      	cmp	r3, #16
 8005376:	d11b      	bne.n	80053b0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	f06f 0210 	mvn.w	r2, #16
 8005380:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	2208      	movs	r2, #8
 8005386:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	69db      	ldr	r3, [r3, #28]
 800538e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005392:	2b00      	cmp	r3, #0
 8005394:	d003      	beq.n	800539e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005396:	6878      	ldr	r0, [r7, #4]
 8005398:	f000 f945 	bl	8005626 <HAL_TIM_IC_CaptureCallback>
 800539c:	e005      	b.n	80053aa <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800539e:	6878      	ldr	r0, [r7, #4]
 80053a0:	f000 f937 	bl	8005612 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80053a4:	6878      	ldr	r0, [r7, #4]
 80053a6:	f000 f948 	bl	800563a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	2200      	movs	r2, #0
 80053ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	691b      	ldr	r3, [r3, #16]
 80053b6:	f003 0301 	and.w	r3, r3, #1
 80053ba:	2b01      	cmp	r3, #1
 80053bc:	d10e      	bne.n	80053dc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	68db      	ldr	r3, [r3, #12]
 80053c4:	f003 0301 	and.w	r3, r3, #1
 80053c8:	2b01      	cmp	r3, #1
 80053ca:	d107      	bne.n	80053dc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	f06f 0201 	mvn.w	r2, #1
 80053d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80053d6:	6878      	ldr	r0, [r7, #4]
 80053d8:	f7fb fe0a 	bl	8000ff0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	691b      	ldr	r3, [r3, #16]
 80053e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80053e6:	2b80      	cmp	r3, #128	; 0x80
 80053e8:	d10e      	bne.n	8005408 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	68db      	ldr	r3, [r3, #12]
 80053f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80053f4:	2b80      	cmp	r3, #128	; 0x80
 80053f6:	d107      	bne.n	8005408 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005400:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005402:	6878      	ldr	r0, [r7, #4]
 8005404:	f000 fafc 	bl	8005a00 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	691b      	ldr	r3, [r3, #16]
 800540e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005412:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005416:	d10e      	bne.n	8005436 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	68db      	ldr	r3, [r3, #12]
 800541e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005422:	2b80      	cmp	r3, #128	; 0x80
 8005424:	d107      	bne.n	8005436 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800542e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005430:	6878      	ldr	r0, [r7, #4]
 8005432:	f000 faef 	bl	8005a14 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	691b      	ldr	r3, [r3, #16]
 800543c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005440:	2b40      	cmp	r3, #64	; 0x40
 8005442:	d10e      	bne.n	8005462 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	68db      	ldr	r3, [r3, #12]
 800544a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800544e:	2b40      	cmp	r3, #64	; 0x40
 8005450:	d107      	bne.n	8005462 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800545a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800545c:	6878      	ldr	r0, [r7, #4]
 800545e:	f000 f8f6 	bl	800564e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	691b      	ldr	r3, [r3, #16]
 8005468:	f003 0320 	and.w	r3, r3, #32
 800546c:	2b20      	cmp	r3, #32
 800546e:	d10e      	bne.n	800548e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	68db      	ldr	r3, [r3, #12]
 8005476:	f003 0320 	and.w	r3, r3, #32
 800547a:	2b20      	cmp	r3, #32
 800547c:	d107      	bne.n	800548e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	f06f 0220 	mvn.w	r2, #32
 8005486:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005488:	6878      	ldr	r0, [r7, #4]
 800548a:	f000 faaf 	bl	80059ec <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800548e:	bf00      	nop
 8005490:	3708      	adds	r7, #8
 8005492:	46bd      	mov	sp, r7
 8005494:	bd80      	pop	{r7, pc}

08005496 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005496:	b580      	push	{r7, lr}
 8005498:	b084      	sub	sp, #16
 800549a:	af00      	add	r7, sp, #0
 800549c:	6078      	str	r0, [r7, #4]
 800549e:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80054a0:	2300      	movs	r3, #0
 80054a2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80054aa:	2b01      	cmp	r3, #1
 80054ac:	d101      	bne.n	80054b2 <HAL_TIM_ConfigClockSource+0x1c>
 80054ae:	2302      	movs	r3, #2
 80054b0:	e0ab      	b.n	800560a <HAL_TIM_ConfigClockSource+0x174>
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	2201      	movs	r2, #1
 80054b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	2202      	movs	r2, #2
 80054be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	689b      	ldr	r3, [r3, #8]
 80054c8:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80054ca:	68bb      	ldr	r3, [r7, #8]
 80054cc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80054d0:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80054d4:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80054d6:	68bb      	ldr	r3, [r7, #8]
 80054d8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80054dc:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	68ba      	ldr	r2, [r7, #8]
 80054e4:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80054e6:	683b      	ldr	r3, [r7, #0]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	2b40      	cmp	r3, #64	; 0x40
 80054ec:	d067      	beq.n	80055be <HAL_TIM_ConfigClockSource+0x128>
 80054ee:	2b40      	cmp	r3, #64	; 0x40
 80054f0:	d80b      	bhi.n	800550a <HAL_TIM_ConfigClockSource+0x74>
 80054f2:	2b10      	cmp	r3, #16
 80054f4:	d073      	beq.n	80055de <HAL_TIM_ConfigClockSource+0x148>
 80054f6:	2b10      	cmp	r3, #16
 80054f8:	d802      	bhi.n	8005500 <HAL_TIM_ConfigClockSource+0x6a>
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d06f      	beq.n	80055de <HAL_TIM_ConfigClockSource+0x148>
 80054fe:	e077      	b.n	80055f0 <HAL_TIM_ConfigClockSource+0x15a>
 8005500:	2b20      	cmp	r3, #32
 8005502:	d06c      	beq.n	80055de <HAL_TIM_ConfigClockSource+0x148>
 8005504:	2b30      	cmp	r3, #48	; 0x30
 8005506:	d06a      	beq.n	80055de <HAL_TIM_ConfigClockSource+0x148>
 8005508:	e072      	b.n	80055f0 <HAL_TIM_ConfigClockSource+0x15a>
 800550a:	2b70      	cmp	r3, #112	; 0x70
 800550c:	d00d      	beq.n	800552a <HAL_TIM_ConfigClockSource+0x94>
 800550e:	2b70      	cmp	r3, #112	; 0x70
 8005510:	d804      	bhi.n	800551c <HAL_TIM_ConfigClockSource+0x86>
 8005512:	2b50      	cmp	r3, #80	; 0x50
 8005514:	d033      	beq.n	800557e <HAL_TIM_ConfigClockSource+0xe8>
 8005516:	2b60      	cmp	r3, #96	; 0x60
 8005518:	d041      	beq.n	800559e <HAL_TIM_ConfigClockSource+0x108>
 800551a:	e069      	b.n	80055f0 <HAL_TIM_ConfigClockSource+0x15a>
 800551c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005520:	d069      	beq.n	80055f6 <HAL_TIM_ConfigClockSource+0x160>
 8005522:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005526:	d017      	beq.n	8005558 <HAL_TIM_ConfigClockSource+0xc2>
 8005528:	e062      	b.n	80055f0 <HAL_TIM_ConfigClockSource+0x15a>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	6818      	ldr	r0, [r3, #0]
 800552e:	683b      	ldr	r3, [r7, #0]
 8005530:	6899      	ldr	r1, [r3, #8]
 8005532:	683b      	ldr	r3, [r7, #0]
 8005534:	685a      	ldr	r2, [r3, #4]
 8005536:	683b      	ldr	r3, [r7, #0]
 8005538:	68db      	ldr	r3, [r3, #12]
 800553a:	f000 f9ab 	bl	8005894 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	689b      	ldr	r3, [r3, #8]
 8005544:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005546:	68bb      	ldr	r3, [r7, #8]
 8005548:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800554c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	68ba      	ldr	r2, [r7, #8]
 8005554:	609a      	str	r2, [r3, #8]
      break;
 8005556:	e04f      	b.n	80055f8 <HAL_TIM_ConfigClockSource+0x162>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	6818      	ldr	r0, [r3, #0]
 800555c:	683b      	ldr	r3, [r7, #0]
 800555e:	6899      	ldr	r1, [r3, #8]
 8005560:	683b      	ldr	r3, [r7, #0]
 8005562:	685a      	ldr	r2, [r3, #4]
 8005564:	683b      	ldr	r3, [r7, #0]
 8005566:	68db      	ldr	r3, [r3, #12]
 8005568:	f000 f994 	bl	8005894 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	689a      	ldr	r2, [r3, #8]
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800557a:	609a      	str	r2, [r3, #8]
      break;
 800557c:	e03c      	b.n	80055f8 <HAL_TIM_ConfigClockSource+0x162>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	6818      	ldr	r0, [r3, #0]
 8005582:	683b      	ldr	r3, [r7, #0]
 8005584:	6859      	ldr	r1, [r3, #4]
 8005586:	683b      	ldr	r3, [r7, #0]
 8005588:	68db      	ldr	r3, [r3, #12]
 800558a:	461a      	mov	r2, r3
 800558c:	f000 f908 	bl	80057a0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	2150      	movs	r1, #80	; 0x50
 8005596:	4618      	mov	r0, r3
 8005598:	f000 f961 	bl	800585e <TIM_ITRx_SetConfig>
      break;
 800559c:	e02c      	b.n	80055f8 <HAL_TIM_ConfigClockSource+0x162>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	6818      	ldr	r0, [r3, #0]
 80055a2:	683b      	ldr	r3, [r7, #0]
 80055a4:	6859      	ldr	r1, [r3, #4]
 80055a6:	683b      	ldr	r3, [r7, #0]
 80055a8:	68db      	ldr	r3, [r3, #12]
 80055aa:	461a      	mov	r2, r3
 80055ac:	f000 f927 	bl	80057fe <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	2160      	movs	r1, #96	; 0x60
 80055b6:	4618      	mov	r0, r3
 80055b8:	f000 f951 	bl	800585e <TIM_ITRx_SetConfig>
      break;
 80055bc:	e01c      	b.n	80055f8 <HAL_TIM_ConfigClockSource+0x162>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	6818      	ldr	r0, [r3, #0]
 80055c2:	683b      	ldr	r3, [r7, #0]
 80055c4:	6859      	ldr	r1, [r3, #4]
 80055c6:	683b      	ldr	r3, [r7, #0]
 80055c8:	68db      	ldr	r3, [r3, #12]
 80055ca:	461a      	mov	r2, r3
 80055cc:	f000 f8e8 	bl	80057a0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	2140      	movs	r1, #64	; 0x40
 80055d6:	4618      	mov	r0, r3
 80055d8:	f000 f941 	bl	800585e <TIM_ITRx_SetConfig>
      break;
 80055dc:	e00c      	b.n	80055f8 <HAL_TIM_ConfigClockSource+0x162>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681a      	ldr	r2, [r3, #0]
 80055e2:	683b      	ldr	r3, [r7, #0]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	4619      	mov	r1, r3
 80055e8:	4610      	mov	r0, r2
 80055ea:	f000 f938 	bl	800585e <TIM_ITRx_SetConfig>
      break;
 80055ee:	e003      	b.n	80055f8 <HAL_TIM_ConfigClockSource+0x162>
    }

    default:
      status = HAL_ERROR;
 80055f0:	2301      	movs	r3, #1
 80055f2:	73fb      	strb	r3, [r7, #15]
      break;
 80055f4:	e000      	b.n	80055f8 <HAL_TIM_ConfigClockSource+0x162>
      break;
 80055f6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	2201      	movs	r2, #1
 80055fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	2200      	movs	r2, #0
 8005604:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005608:	7bfb      	ldrb	r3, [r7, #15]
}
 800560a:	4618      	mov	r0, r3
 800560c:	3710      	adds	r7, #16
 800560e:	46bd      	mov	sp, r7
 8005610:	bd80      	pop	{r7, pc}

08005612 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005612:	b480      	push	{r7}
 8005614:	b083      	sub	sp, #12
 8005616:	af00      	add	r7, sp, #0
 8005618:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800561a:	bf00      	nop
 800561c:	370c      	adds	r7, #12
 800561e:	46bd      	mov	sp, r7
 8005620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005624:	4770      	bx	lr

08005626 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005626:	b480      	push	{r7}
 8005628:	b083      	sub	sp, #12
 800562a:	af00      	add	r7, sp, #0
 800562c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800562e:	bf00      	nop
 8005630:	370c      	adds	r7, #12
 8005632:	46bd      	mov	sp, r7
 8005634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005638:	4770      	bx	lr

0800563a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800563a:	b480      	push	{r7}
 800563c:	b083      	sub	sp, #12
 800563e:	af00      	add	r7, sp, #0
 8005640:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005642:	bf00      	nop
 8005644:	370c      	adds	r7, #12
 8005646:	46bd      	mov	sp, r7
 8005648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800564c:	4770      	bx	lr

0800564e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800564e:	b480      	push	{r7}
 8005650:	b083      	sub	sp, #12
 8005652:	af00      	add	r7, sp, #0
 8005654:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005656:	bf00      	nop
 8005658:	370c      	adds	r7, #12
 800565a:	46bd      	mov	sp, r7
 800565c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005660:	4770      	bx	lr
	...

08005664 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005664:	b480      	push	{r7}
 8005666:	b085      	sub	sp, #20
 8005668:	af00      	add	r7, sp, #0
 800566a:	6078      	str	r0, [r7, #4]
 800566c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	4a42      	ldr	r2, [pc, #264]	; (8005780 <TIM_Base_SetConfig+0x11c>)
 8005678:	4293      	cmp	r3, r2
 800567a:	d013      	beq.n	80056a4 <TIM_Base_SetConfig+0x40>
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005682:	d00f      	beq.n	80056a4 <TIM_Base_SetConfig+0x40>
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	4a3f      	ldr	r2, [pc, #252]	; (8005784 <TIM_Base_SetConfig+0x120>)
 8005688:	4293      	cmp	r3, r2
 800568a:	d00b      	beq.n	80056a4 <TIM_Base_SetConfig+0x40>
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	4a3e      	ldr	r2, [pc, #248]	; (8005788 <TIM_Base_SetConfig+0x124>)
 8005690:	4293      	cmp	r3, r2
 8005692:	d007      	beq.n	80056a4 <TIM_Base_SetConfig+0x40>
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	4a3d      	ldr	r2, [pc, #244]	; (800578c <TIM_Base_SetConfig+0x128>)
 8005698:	4293      	cmp	r3, r2
 800569a:	d003      	beq.n	80056a4 <TIM_Base_SetConfig+0x40>
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	4a3c      	ldr	r2, [pc, #240]	; (8005790 <TIM_Base_SetConfig+0x12c>)
 80056a0:	4293      	cmp	r3, r2
 80056a2:	d108      	bne.n	80056b6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80056aa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80056ac:	683b      	ldr	r3, [r7, #0]
 80056ae:	685b      	ldr	r3, [r3, #4]
 80056b0:	68fa      	ldr	r2, [r7, #12]
 80056b2:	4313      	orrs	r3, r2
 80056b4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	4a31      	ldr	r2, [pc, #196]	; (8005780 <TIM_Base_SetConfig+0x11c>)
 80056ba:	4293      	cmp	r3, r2
 80056bc:	d01f      	beq.n	80056fe <TIM_Base_SetConfig+0x9a>
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80056c4:	d01b      	beq.n	80056fe <TIM_Base_SetConfig+0x9a>
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	4a2e      	ldr	r2, [pc, #184]	; (8005784 <TIM_Base_SetConfig+0x120>)
 80056ca:	4293      	cmp	r3, r2
 80056cc:	d017      	beq.n	80056fe <TIM_Base_SetConfig+0x9a>
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	4a2d      	ldr	r2, [pc, #180]	; (8005788 <TIM_Base_SetConfig+0x124>)
 80056d2:	4293      	cmp	r3, r2
 80056d4:	d013      	beq.n	80056fe <TIM_Base_SetConfig+0x9a>
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	4a2c      	ldr	r2, [pc, #176]	; (800578c <TIM_Base_SetConfig+0x128>)
 80056da:	4293      	cmp	r3, r2
 80056dc:	d00f      	beq.n	80056fe <TIM_Base_SetConfig+0x9a>
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	4a2c      	ldr	r2, [pc, #176]	; (8005794 <TIM_Base_SetConfig+0x130>)
 80056e2:	4293      	cmp	r3, r2
 80056e4:	d00b      	beq.n	80056fe <TIM_Base_SetConfig+0x9a>
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	4a2b      	ldr	r2, [pc, #172]	; (8005798 <TIM_Base_SetConfig+0x134>)
 80056ea:	4293      	cmp	r3, r2
 80056ec:	d007      	beq.n	80056fe <TIM_Base_SetConfig+0x9a>
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	4a2a      	ldr	r2, [pc, #168]	; (800579c <TIM_Base_SetConfig+0x138>)
 80056f2:	4293      	cmp	r3, r2
 80056f4:	d003      	beq.n	80056fe <TIM_Base_SetConfig+0x9a>
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	4a25      	ldr	r2, [pc, #148]	; (8005790 <TIM_Base_SetConfig+0x12c>)
 80056fa:	4293      	cmp	r3, r2
 80056fc:	d108      	bne.n	8005710 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005704:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005706:	683b      	ldr	r3, [r7, #0]
 8005708:	68db      	ldr	r3, [r3, #12]
 800570a:	68fa      	ldr	r2, [r7, #12]
 800570c:	4313      	orrs	r3, r2
 800570e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005716:	683b      	ldr	r3, [r7, #0]
 8005718:	695b      	ldr	r3, [r3, #20]
 800571a:	4313      	orrs	r3, r2
 800571c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	68fa      	ldr	r2, [r7, #12]
 8005722:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005724:	683b      	ldr	r3, [r7, #0]
 8005726:	689a      	ldr	r2, [r3, #8]
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800572c:	683b      	ldr	r3, [r7, #0]
 800572e:	681a      	ldr	r2, [r3, #0]
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	4a12      	ldr	r2, [pc, #72]	; (8005780 <TIM_Base_SetConfig+0x11c>)
 8005738:	4293      	cmp	r3, r2
 800573a:	d013      	beq.n	8005764 <TIM_Base_SetConfig+0x100>
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	4a13      	ldr	r2, [pc, #76]	; (800578c <TIM_Base_SetConfig+0x128>)
 8005740:	4293      	cmp	r3, r2
 8005742:	d00f      	beq.n	8005764 <TIM_Base_SetConfig+0x100>
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	4a13      	ldr	r2, [pc, #76]	; (8005794 <TIM_Base_SetConfig+0x130>)
 8005748:	4293      	cmp	r3, r2
 800574a:	d00b      	beq.n	8005764 <TIM_Base_SetConfig+0x100>
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	4a12      	ldr	r2, [pc, #72]	; (8005798 <TIM_Base_SetConfig+0x134>)
 8005750:	4293      	cmp	r3, r2
 8005752:	d007      	beq.n	8005764 <TIM_Base_SetConfig+0x100>
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	4a11      	ldr	r2, [pc, #68]	; (800579c <TIM_Base_SetConfig+0x138>)
 8005758:	4293      	cmp	r3, r2
 800575a:	d003      	beq.n	8005764 <TIM_Base_SetConfig+0x100>
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	4a0c      	ldr	r2, [pc, #48]	; (8005790 <TIM_Base_SetConfig+0x12c>)
 8005760:	4293      	cmp	r3, r2
 8005762:	d103      	bne.n	800576c <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005764:	683b      	ldr	r3, [r7, #0]
 8005766:	691a      	ldr	r2, [r3, #16]
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	2201      	movs	r2, #1
 8005770:	615a      	str	r2, [r3, #20]
}
 8005772:	bf00      	nop
 8005774:	3714      	adds	r7, #20
 8005776:	46bd      	mov	sp, r7
 8005778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800577c:	4770      	bx	lr
 800577e:	bf00      	nop
 8005780:	40012c00 	.word	0x40012c00
 8005784:	40000400 	.word	0x40000400
 8005788:	40000800 	.word	0x40000800
 800578c:	40013400 	.word	0x40013400
 8005790:	40015000 	.word	0x40015000
 8005794:	40014000 	.word	0x40014000
 8005798:	40014400 	.word	0x40014400
 800579c:	40014800 	.word	0x40014800

080057a0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80057a0:	b480      	push	{r7}
 80057a2:	b087      	sub	sp, #28
 80057a4:	af00      	add	r7, sp, #0
 80057a6:	60f8      	str	r0, [r7, #12]
 80057a8:	60b9      	str	r1, [r7, #8]
 80057aa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	6a1b      	ldr	r3, [r3, #32]
 80057b0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	6a1b      	ldr	r3, [r3, #32]
 80057b6:	f023 0201 	bic.w	r2, r3, #1
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	699b      	ldr	r3, [r3, #24]
 80057c2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80057c4:	693b      	ldr	r3, [r7, #16]
 80057c6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80057ca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	011b      	lsls	r3, r3, #4
 80057d0:	693a      	ldr	r2, [r7, #16]
 80057d2:	4313      	orrs	r3, r2
 80057d4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80057d6:	697b      	ldr	r3, [r7, #20]
 80057d8:	f023 030a 	bic.w	r3, r3, #10
 80057dc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80057de:	697a      	ldr	r2, [r7, #20]
 80057e0:	68bb      	ldr	r3, [r7, #8]
 80057e2:	4313      	orrs	r3, r2
 80057e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	693a      	ldr	r2, [r7, #16]
 80057ea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	697a      	ldr	r2, [r7, #20]
 80057f0:	621a      	str	r2, [r3, #32]
}
 80057f2:	bf00      	nop
 80057f4:	371c      	adds	r7, #28
 80057f6:	46bd      	mov	sp, r7
 80057f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057fc:	4770      	bx	lr

080057fe <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80057fe:	b480      	push	{r7}
 8005800:	b087      	sub	sp, #28
 8005802:	af00      	add	r7, sp, #0
 8005804:	60f8      	str	r0, [r7, #12]
 8005806:	60b9      	str	r1, [r7, #8]
 8005808:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	6a1b      	ldr	r3, [r3, #32]
 800580e:	f023 0210 	bic.w	r2, r3, #16
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	699b      	ldr	r3, [r3, #24]
 800581a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	6a1b      	ldr	r3, [r3, #32]
 8005820:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005822:	697b      	ldr	r3, [r7, #20]
 8005824:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005828:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	031b      	lsls	r3, r3, #12
 800582e:	697a      	ldr	r2, [r7, #20]
 8005830:	4313      	orrs	r3, r2
 8005832:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005834:	693b      	ldr	r3, [r7, #16]
 8005836:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800583a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800583c:	68bb      	ldr	r3, [r7, #8]
 800583e:	011b      	lsls	r3, r3, #4
 8005840:	693a      	ldr	r2, [r7, #16]
 8005842:	4313      	orrs	r3, r2
 8005844:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	697a      	ldr	r2, [r7, #20]
 800584a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	693a      	ldr	r2, [r7, #16]
 8005850:	621a      	str	r2, [r3, #32]
}
 8005852:	bf00      	nop
 8005854:	371c      	adds	r7, #28
 8005856:	46bd      	mov	sp, r7
 8005858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800585c:	4770      	bx	lr

0800585e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800585e:	b480      	push	{r7}
 8005860:	b085      	sub	sp, #20
 8005862:	af00      	add	r7, sp, #0
 8005864:	6078      	str	r0, [r7, #4]
 8005866:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	689b      	ldr	r3, [r3, #8]
 800586c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005874:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005876:	683a      	ldr	r2, [r7, #0]
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	4313      	orrs	r3, r2
 800587c:	f043 0307 	orr.w	r3, r3, #7
 8005880:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	68fa      	ldr	r2, [r7, #12]
 8005886:	609a      	str	r2, [r3, #8]
}
 8005888:	bf00      	nop
 800588a:	3714      	adds	r7, #20
 800588c:	46bd      	mov	sp, r7
 800588e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005892:	4770      	bx	lr

08005894 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005894:	b480      	push	{r7}
 8005896:	b087      	sub	sp, #28
 8005898:	af00      	add	r7, sp, #0
 800589a:	60f8      	str	r0, [r7, #12]
 800589c:	60b9      	str	r1, [r7, #8]
 800589e:	607a      	str	r2, [r7, #4]
 80058a0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	689b      	ldr	r3, [r3, #8]
 80058a6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80058a8:	697b      	ldr	r3, [r7, #20]
 80058aa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80058ae:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80058b0:	683b      	ldr	r3, [r7, #0]
 80058b2:	021a      	lsls	r2, r3, #8
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	431a      	orrs	r2, r3
 80058b8:	68bb      	ldr	r3, [r7, #8]
 80058ba:	4313      	orrs	r3, r2
 80058bc:	697a      	ldr	r2, [r7, #20]
 80058be:	4313      	orrs	r3, r2
 80058c0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	697a      	ldr	r2, [r7, #20]
 80058c6:	609a      	str	r2, [r3, #8]
}
 80058c8:	bf00      	nop
 80058ca:	371c      	adds	r7, #28
 80058cc:	46bd      	mov	sp, r7
 80058ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d2:	4770      	bx	lr

080058d4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80058d4:	b480      	push	{r7}
 80058d6:	b085      	sub	sp, #20
 80058d8:	af00      	add	r7, sp, #0
 80058da:	6078      	str	r0, [r7, #4]
 80058dc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80058e4:	2b01      	cmp	r3, #1
 80058e6:	d101      	bne.n	80058ec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80058e8:	2302      	movs	r3, #2
 80058ea:	e06d      	b.n	80059c8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	2201      	movs	r2, #1
 80058f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	2202      	movs	r2, #2
 80058f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	685b      	ldr	r3, [r3, #4]
 8005902:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	689b      	ldr	r3, [r3, #8]
 800590a:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	4a30      	ldr	r2, [pc, #192]	; (80059d4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005912:	4293      	cmp	r3, r2
 8005914:	d009      	beq.n	800592a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	4a2f      	ldr	r2, [pc, #188]	; (80059d8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800591c:	4293      	cmp	r3, r2
 800591e:	d004      	beq.n	800592a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	4a2d      	ldr	r2, [pc, #180]	; (80059dc <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005926:	4293      	cmp	r3, r2
 8005928:	d108      	bne.n	800593c <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005930:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005932:	683b      	ldr	r3, [r7, #0]
 8005934:	685b      	ldr	r3, [r3, #4]
 8005936:	68fa      	ldr	r2, [r7, #12]
 8005938:	4313      	orrs	r3, r2
 800593a:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005942:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005944:	683b      	ldr	r3, [r7, #0]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	68fa      	ldr	r2, [r7, #12]
 800594a:	4313      	orrs	r3, r2
 800594c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	68fa      	ldr	r2, [r7, #12]
 8005954:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	4a1e      	ldr	r2, [pc, #120]	; (80059d4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800595c:	4293      	cmp	r3, r2
 800595e:	d01d      	beq.n	800599c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005968:	d018      	beq.n	800599c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	4a1c      	ldr	r2, [pc, #112]	; (80059e0 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005970:	4293      	cmp	r3, r2
 8005972:	d013      	beq.n	800599c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	4a1a      	ldr	r2, [pc, #104]	; (80059e4 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800597a:	4293      	cmp	r3, r2
 800597c:	d00e      	beq.n	800599c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	4a15      	ldr	r2, [pc, #84]	; (80059d8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005984:	4293      	cmp	r3, r2
 8005986:	d009      	beq.n	800599c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	4a16      	ldr	r2, [pc, #88]	; (80059e8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800598e:	4293      	cmp	r3, r2
 8005990:	d004      	beq.n	800599c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	4a11      	ldr	r2, [pc, #68]	; (80059dc <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005998:	4293      	cmp	r3, r2
 800599a:	d10c      	bne.n	80059b6 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800599c:	68bb      	ldr	r3, [r7, #8]
 800599e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80059a2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80059a4:	683b      	ldr	r3, [r7, #0]
 80059a6:	689b      	ldr	r3, [r3, #8]
 80059a8:	68ba      	ldr	r2, [r7, #8]
 80059aa:	4313      	orrs	r3, r2
 80059ac:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	68ba      	ldr	r2, [r7, #8]
 80059b4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	2201      	movs	r2, #1
 80059ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	2200      	movs	r2, #0
 80059c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80059c6:	2300      	movs	r3, #0
}
 80059c8:	4618      	mov	r0, r3
 80059ca:	3714      	adds	r7, #20
 80059cc:	46bd      	mov	sp, r7
 80059ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d2:	4770      	bx	lr
 80059d4:	40012c00 	.word	0x40012c00
 80059d8:	40013400 	.word	0x40013400
 80059dc:	40015000 	.word	0x40015000
 80059e0:	40000400 	.word	0x40000400
 80059e4:	40000800 	.word	0x40000800
 80059e8:	40014000 	.word	0x40014000

080059ec <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80059ec:	b480      	push	{r7}
 80059ee:	b083      	sub	sp, #12
 80059f0:	af00      	add	r7, sp, #0
 80059f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80059f4:	bf00      	nop
 80059f6:	370c      	adds	r7, #12
 80059f8:	46bd      	mov	sp, r7
 80059fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059fe:	4770      	bx	lr

08005a00 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005a00:	b480      	push	{r7}
 8005a02:	b083      	sub	sp, #12
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005a08:	bf00      	nop
 8005a0a:	370c      	adds	r7, #12
 8005a0c:	46bd      	mov	sp, r7
 8005a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a12:	4770      	bx	lr

08005a14 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005a14:	b480      	push	{r7}
 8005a16:	b083      	sub	sp, #12
 8005a18:	af00      	add	r7, sp, #0
 8005a1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005a1c:	bf00      	nop
 8005a1e:	370c      	adds	r7, #12
 8005a20:	46bd      	mov	sp, r7
 8005a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a26:	4770      	bx	lr

08005a28 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005a28:	b580      	push	{r7, lr}
 8005a2a:	b082      	sub	sp, #8
 8005a2c:	af00      	add	r7, sp, #0
 8005a2e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d101      	bne.n	8005a3a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005a36:	2301      	movs	r3, #1
 8005a38:	e040      	b.n	8005abc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d106      	bne.n	8005a50 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	2200      	movs	r2, #0
 8005a46:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005a4a:	6878      	ldr	r0, [r7, #4]
 8005a4c:	f7fb fc00 	bl	8001250 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	2224      	movs	r2, #36	; 0x24
 8005a54:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	681a      	ldr	r2, [r3, #0]
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	f022 0201 	bic.w	r2, r2, #1
 8005a64:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005a66:	6878      	ldr	r0, [r7, #4]
 8005a68:	f000 fc0e 	bl	8006288 <UART_SetConfig>
 8005a6c:	4603      	mov	r3, r0
 8005a6e:	2b01      	cmp	r3, #1
 8005a70:	d101      	bne.n	8005a76 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8005a72:	2301      	movs	r3, #1
 8005a74:	e022      	b.n	8005abc <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d002      	beq.n	8005a84 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8005a7e:	6878      	ldr	r0, [r7, #4]
 8005a80:	f000 fdd6 	bl	8006630 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	685a      	ldr	r2, [r3, #4]
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005a92:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	689a      	ldr	r2, [r3, #8]
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005aa2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	681a      	ldr	r2, [r3, #0]
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	f042 0201 	orr.w	r2, r2, #1
 8005ab2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005ab4:	6878      	ldr	r0, [r7, #4]
 8005ab6:	f000 fe5d 	bl	8006774 <UART_CheckIdleState>
 8005aba:	4603      	mov	r3, r0
}
 8005abc:	4618      	mov	r0, r3
 8005abe:	3708      	adds	r7, #8
 8005ac0:	46bd      	mov	sp, r7
 8005ac2:	bd80      	pop	{r7, pc}

08005ac4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005ac4:	b580      	push	{r7, lr}
 8005ac6:	b08a      	sub	sp, #40	; 0x28
 8005ac8:	af02      	add	r7, sp, #8
 8005aca:	60f8      	str	r0, [r7, #12]
 8005acc:	60b9      	str	r1, [r7, #8]
 8005ace:	603b      	str	r3, [r7, #0]
 8005ad0:	4613      	mov	r3, r2
 8005ad2:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005ad8:	2b20      	cmp	r3, #32
 8005ada:	f040 8082 	bne.w	8005be2 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8005ade:	68bb      	ldr	r3, [r7, #8]
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d002      	beq.n	8005aea <HAL_UART_Transmit+0x26>
 8005ae4:	88fb      	ldrh	r3, [r7, #6]
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d101      	bne.n	8005aee <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005aea:	2301      	movs	r3, #1
 8005aec:	e07a      	b.n	8005be4 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8005af4:	2b01      	cmp	r3, #1
 8005af6:	d101      	bne.n	8005afc <HAL_UART_Transmit+0x38>
 8005af8:	2302      	movs	r3, #2
 8005afa:	e073      	b.n	8005be4 <HAL_UART_Transmit+0x120>
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	2201      	movs	r2, #1
 8005b00:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	2200      	movs	r2, #0
 8005b08:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	2221      	movs	r2, #33	; 0x21
 8005b10:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005b12:	f7fc f81d 	bl	8001b50 <HAL_GetTick>
 8005b16:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	88fa      	ldrh	r2, [r7, #6]
 8005b1c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	88fa      	ldrh	r2, [r7, #6]
 8005b24:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	689b      	ldr	r3, [r3, #8]
 8005b2c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005b30:	d108      	bne.n	8005b44 <HAL_UART_Transmit+0x80>
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	691b      	ldr	r3, [r3, #16]
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d104      	bne.n	8005b44 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8005b3a:	2300      	movs	r3, #0
 8005b3c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005b3e:	68bb      	ldr	r3, [r7, #8]
 8005b40:	61bb      	str	r3, [r7, #24]
 8005b42:	e003      	b.n	8005b4c <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8005b44:	68bb      	ldr	r3, [r7, #8]
 8005b46:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005b48:	2300      	movs	r3, #0
 8005b4a:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	2200      	movs	r2, #0
 8005b50:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8005b54:	e02d      	b.n	8005bb2 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005b56:	683b      	ldr	r3, [r7, #0]
 8005b58:	9300      	str	r3, [sp, #0]
 8005b5a:	697b      	ldr	r3, [r7, #20]
 8005b5c:	2200      	movs	r2, #0
 8005b5e:	2180      	movs	r1, #128	; 0x80
 8005b60:	68f8      	ldr	r0, [r7, #12]
 8005b62:	f000 fe50 	bl	8006806 <UART_WaitOnFlagUntilTimeout>
 8005b66:	4603      	mov	r3, r0
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d001      	beq.n	8005b70 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8005b6c:	2303      	movs	r3, #3
 8005b6e:	e039      	b.n	8005be4 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8005b70:	69fb      	ldr	r3, [r7, #28]
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d10b      	bne.n	8005b8e <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005b76:	69bb      	ldr	r3, [r7, #24]
 8005b78:	881a      	ldrh	r2, [r3, #0]
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005b82:	b292      	uxth	r2, r2
 8005b84:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005b86:	69bb      	ldr	r3, [r7, #24]
 8005b88:	3302      	adds	r3, #2
 8005b8a:	61bb      	str	r3, [r7, #24]
 8005b8c:	e008      	b.n	8005ba0 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005b8e:	69fb      	ldr	r3, [r7, #28]
 8005b90:	781a      	ldrb	r2, [r3, #0]
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	b292      	uxth	r2, r2
 8005b98:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005b9a:	69fb      	ldr	r3, [r7, #28]
 8005b9c:	3301      	adds	r3, #1
 8005b9e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005ba6:	b29b      	uxth	r3, r3
 8005ba8:	3b01      	subs	r3, #1
 8005baa:	b29a      	uxth	r2, r3
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005bb8:	b29b      	uxth	r3, r3
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d1cb      	bne.n	8005b56 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005bbe:	683b      	ldr	r3, [r7, #0]
 8005bc0:	9300      	str	r3, [sp, #0]
 8005bc2:	697b      	ldr	r3, [r7, #20]
 8005bc4:	2200      	movs	r2, #0
 8005bc6:	2140      	movs	r1, #64	; 0x40
 8005bc8:	68f8      	ldr	r0, [r7, #12]
 8005bca:	f000 fe1c 	bl	8006806 <UART_WaitOnFlagUntilTimeout>
 8005bce:	4603      	mov	r3, r0
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d001      	beq.n	8005bd8 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8005bd4:	2303      	movs	r3, #3
 8005bd6:	e005      	b.n	8005be4 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	2220      	movs	r2, #32
 8005bdc:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8005bde:	2300      	movs	r3, #0
 8005be0:	e000      	b.n	8005be4 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8005be2:	2302      	movs	r3, #2
  }
}
 8005be4:	4618      	mov	r0, r3
 8005be6:	3720      	adds	r7, #32
 8005be8:	46bd      	mov	sp, r7
 8005bea:	bd80      	pop	{r7, pc}

08005bec <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005bec:	b580      	push	{r7, lr}
 8005bee:	b08a      	sub	sp, #40	; 0x28
 8005bf0:	af00      	add	r7, sp, #0
 8005bf2:	60f8      	str	r0, [r7, #12]
 8005bf4:	60b9      	str	r1, [r7, #8]
 8005bf6:	4613      	mov	r3, r2
 8005bf8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005bfe:	2b20      	cmp	r3, #32
 8005c00:	d13d      	bne.n	8005c7e <HAL_UART_Receive_IT+0x92>
  {
    if ((pData == NULL) || (Size == 0U))
 8005c02:	68bb      	ldr	r3, [r7, #8]
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d002      	beq.n	8005c0e <HAL_UART_Receive_IT+0x22>
 8005c08:	88fb      	ldrh	r3, [r7, #6]
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d101      	bne.n	8005c12 <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 8005c0e:	2301      	movs	r3, #1
 8005c10:	e036      	b.n	8005c80 <HAL_UART_Receive_IT+0x94>
    }

    __HAL_LOCK(huart);
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8005c18:	2b01      	cmp	r3, #1
 8005c1a:	d101      	bne.n	8005c20 <HAL_UART_Receive_IT+0x34>
 8005c1c:	2302      	movs	r3, #2
 8005c1e:	e02f      	b.n	8005c80 <HAL_UART_Receive_IT+0x94>
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	2201      	movs	r2, #1
 8005c24:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	2200      	movs	r2, #0
 8005c2c:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	685b      	ldr	r3, [r3, #4]
 8005c34:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d018      	beq.n	8005c6e <HAL_UART_Receive_IT+0x82>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c42:	697b      	ldr	r3, [r7, #20]
 8005c44:	e853 3f00 	ldrex	r3, [r3]
 8005c48:	613b      	str	r3, [r7, #16]
   return(result);
 8005c4a:	693b      	ldr	r3, [r7, #16]
 8005c4c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005c50:	627b      	str	r3, [r7, #36]	; 0x24
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	461a      	mov	r2, r3
 8005c58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c5a:	623b      	str	r3, [r7, #32]
 8005c5c:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c5e:	69f9      	ldr	r1, [r7, #28]
 8005c60:	6a3a      	ldr	r2, [r7, #32]
 8005c62:	e841 2300 	strex	r3, r2, [r1]
 8005c66:	61bb      	str	r3, [r7, #24]
   return(result);
 8005c68:	69bb      	ldr	r3, [r7, #24]
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d1e6      	bne.n	8005c3c <HAL_UART_Receive_IT+0x50>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005c6e:	88fb      	ldrh	r3, [r7, #6]
 8005c70:	461a      	mov	r2, r3
 8005c72:	68b9      	ldr	r1, [r7, #8]
 8005c74:	68f8      	ldr	r0, [r7, #12]
 8005c76:	f000 fe8b 	bl	8006990 <UART_Start_Receive_IT>
 8005c7a:	4603      	mov	r3, r0
 8005c7c:	e000      	b.n	8005c80 <HAL_UART_Receive_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005c7e:	2302      	movs	r3, #2
  }
}
 8005c80:	4618      	mov	r0, r3
 8005c82:	3728      	adds	r7, #40	; 0x28
 8005c84:	46bd      	mov	sp, r7
 8005c86:	bd80      	pop	{r7, pc}

08005c88 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005c88:	b580      	push	{r7, lr}
 8005c8a:	b0ba      	sub	sp, #232	; 0xe8
 8005c8c:	af00      	add	r7, sp, #0
 8005c8e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	69db      	ldr	r3, [r3, #28]
 8005c96:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	689b      	ldr	r3, [r3, #8]
 8005caa:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005cae:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8005cb2:	f640 030f 	movw	r3, #2063	; 0x80f
 8005cb6:	4013      	ands	r3, r2
 8005cb8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8005cbc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d115      	bne.n	8005cf0 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8005cc4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005cc8:	f003 0320 	and.w	r3, r3, #32
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d00f      	beq.n	8005cf0 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005cd0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005cd4:	f003 0320 	and.w	r3, r3, #32
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d009      	beq.n	8005cf0 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	f000 82a4 	beq.w	800622e <HAL_UART_IRQHandler+0x5a6>
      {
        huart->RxISR(huart);
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005cea:	6878      	ldr	r0, [r7, #4]
 8005cec:	4798      	blx	r3
      }
      return;
 8005cee:	e29e      	b.n	800622e <HAL_UART_IRQHandler+0x5a6>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8005cf0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	f000 8117 	beq.w	8005f28 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8005cfa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005cfe:	f003 0301 	and.w	r3, r3, #1
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d106      	bne.n	8005d14 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8005d06:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8005d0a:	4b85      	ldr	r3, [pc, #532]	; (8005f20 <HAL_UART_IRQHandler+0x298>)
 8005d0c:	4013      	ands	r3, r2
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	f000 810a 	beq.w	8005f28 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005d14:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005d18:	f003 0301 	and.w	r3, r3, #1
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d011      	beq.n	8005d44 <HAL_UART_IRQHandler+0xbc>
 8005d20:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005d24:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d00b      	beq.n	8005d44 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	2201      	movs	r2, #1
 8005d32:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005d3a:	f043 0201 	orr.w	r2, r3, #1
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005d44:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005d48:	f003 0302 	and.w	r3, r3, #2
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d011      	beq.n	8005d74 <HAL_UART_IRQHandler+0xec>
 8005d50:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005d54:	f003 0301 	and.w	r3, r3, #1
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d00b      	beq.n	8005d74 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	2202      	movs	r2, #2
 8005d62:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005d6a:	f043 0204 	orr.w	r2, r3, #4
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005d74:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005d78:	f003 0304 	and.w	r3, r3, #4
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d011      	beq.n	8005da4 <HAL_UART_IRQHandler+0x11c>
 8005d80:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005d84:	f003 0301 	and.w	r3, r3, #1
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d00b      	beq.n	8005da4 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	2204      	movs	r2, #4
 8005d92:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005d9a:	f043 0202 	orr.w	r2, r3, #2
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005da4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005da8:	f003 0308 	and.w	r3, r3, #8
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d017      	beq.n	8005de0 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005db0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005db4:	f003 0320 	and.w	r3, r3, #32
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d105      	bne.n	8005dc8 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8005dbc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005dc0:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d00b      	beq.n	8005de0 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	2208      	movs	r2, #8
 8005dce:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005dd6:	f043 0208 	orr.w	r2, r3, #8
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005de0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005de4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d012      	beq.n	8005e12 <HAL_UART_IRQHandler+0x18a>
 8005dec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005df0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d00c      	beq.n	8005e12 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005e00:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005e08:	f043 0220 	orr.w	r2, r3, #32
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	f000 820a 	beq.w	8006232 <HAL_UART_IRQHandler+0x5aa>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8005e1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005e22:	f003 0320 	and.w	r3, r3, #32
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d00d      	beq.n	8005e46 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005e2a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005e2e:	f003 0320 	and.w	r3, r3, #32
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d007      	beq.n	8005e46 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d003      	beq.n	8005e46 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005e42:	6878      	ldr	r0, [r7, #4]
 8005e44:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005e4c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	689b      	ldr	r3, [r3, #8]
 8005e56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e5a:	2b40      	cmp	r3, #64	; 0x40
 8005e5c:	d005      	beq.n	8005e6a <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005e5e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005e62:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d04f      	beq.n	8005f0a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005e6a:	6878      	ldr	r0, [r7, #4]
 8005e6c:	f000 fe3c 	bl	8006ae8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	689b      	ldr	r3, [r3, #8]
 8005e76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e7a:	2b40      	cmp	r3, #64	; 0x40
 8005e7c:	d141      	bne.n	8005f02 <HAL_UART_IRQHandler+0x27a>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	3308      	adds	r3, #8
 8005e84:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e88:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005e8c:	e853 3f00 	ldrex	r3, [r3]
 8005e90:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005e94:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005e98:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005e9c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	3308      	adds	r3, #8
 8005ea6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8005eaa:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8005eae:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005eb2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005eb6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8005eba:	e841 2300 	strex	r3, r2, [r1]
 8005ebe:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005ec2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d1d9      	bne.n	8005e7e <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d013      	beq.n	8005efa <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ed6:	4a13      	ldr	r2, [pc, #76]	; (8005f24 <HAL_UART_IRQHandler+0x29c>)
 8005ed8:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ede:	4618      	mov	r0, r3
 8005ee0:	f7fd fa16 	bl	8003310 <HAL_DMA_Abort_IT>
 8005ee4:	4603      	mov	r3, r0
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d017      	beq.n	8005f1a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005eee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ef0:	687a      	ldr	r2, [r7, #4]
 8005ef2:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8005ef4:	4610      	mov	r0, r2
 8005ef6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ef8:	e00f      	b.n	8005f1a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005efa:	6878      	ldr	r0, [r7, #4]
 8005efc:	f000 f9ae 	bl	800625c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f00:	e00b      	b.n	8005f1a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005f02:	6878      	ldr	r0, [r7, #4]
 8005f04:	f000 f9aa 	bl	800625c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f08:	e007      	b.n	8005f1a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005f0a:	6878      	ldr	r0, [r7, #4]
 8005f0c:	f000 f9a6 	bl	800625c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	2200      	movs	r2, #0
 8005f14:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8005f18:	e18b      	b.n	8006232 <HAL_UART_IRQHandler+0x5aa>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f1a:	bf00      	nop
    return;
 8005f1c:	e189      	b.n	8006232 <HAL_UART_IRQHandler+0x5aa>
 8005f1e:	bf00      	nop
 8005f20:	04000120 	.word	0x04000120
 8005f24:	08006baf 	.word	0x08006baf

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005f2c:	2b01      	cmp	r3, #1
 8005f2e:	f040 8143 	bne.w	80061b8 <HAL_UART_IRQHandler+0x530>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005f32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005f36:	f003 0310 	and.w	r3, r3, #16
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	f000 813c 	beq.w	80061b8 <HAL_UART_IRQHandler+0x530>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005f40:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005f44:	f003 0310 	and.w	r3, r3, #16
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	f000 8135 	beq.w	80061b8 <HAL_UART_IRQHandler+0x530>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	2210      	movs	r2, #16
 8005f54:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	689b      	ldr	r3, [r3, #8]
 8005f5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f60:	2b40      	cmp	r3, #64	; 0x40
 8005f62:	f040 80b1 	bne.w	80060c8 <HAL_UART_IRQHandler+0x440>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	685b      	ldr	r3, [r3, #4]
 8005f6e:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005f72:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	f000 815d 	beq.w	8006236 <HAL_UART_IRQHandler+0x5ae>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8005f82:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005f86:	429a      	cmp	r2, r3
 8005f88:	f080 8155 	bcs.w	8006236 <HAL_UART_IRQHandler+0x5ae>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005f92:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f9a:	699b      	ldr	r3, [r3, #24]
 8005f9c:	2b20      	cmp	r3, #32
 8005f9e:	f000 8085 	beq.w	80060ac <HAL_UART_IRQHandler+0x424>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005faa:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005fae:	e853 3f00 	ldrex	r3, [r3]
 8005fb2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005fb6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005fba:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005fbe:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	461a      	mov	r2, r3
 8005fc8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8005fcc:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8005fd0:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fd4:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8005fd8:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005fdc:	e841 2300 	strex	r3, r2, [r1]
 8005fe0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005fe4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d1da      	bne.n	8005fa2 <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	3308      	adds	r3, #8
 8005ff2:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ff4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005ff6:	e853 3f00 	ldrex	r3, [r3]
 8005ffa:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8005ffc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005ffe:	f023 0301 	bic.w	r3, r3, #1
 8006002:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	3308      	adds	r3, #8
 800600c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006010:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8006014:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006016:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8006018:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800601c:	e841 2300 	strex	r3, r2, [r1]
 8006020:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006022:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006024:	2b00      	cmp	r3, #0
 8006026:	d1e1      	bne.n	8005fec <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	3308      	adds	r3, #8
 800602e:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006030:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006032:	e853 3f00 	ldrex	r3, [r3]
 8006036:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8006038:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800603a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800603e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	3308      	adds	r3, #8
 8006048:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800604c:	66fa      	str	r2, [r7, #108]	; 0x6c
 800604e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006050:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006052:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8006054:	e841 2300 	strex	r3, r2, [r1]
 8006058:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800605a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800605c:	2b00      	cmp	r3, #0
 800605e:	d1e3      	bne.n	8006028 <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	2220      	movs	r2, #32
 8006064:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	2200      	movs	r2, #0
 800606a:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006072:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006074:	e853 3f00 	ldrex	r3, [r3]
 8006078:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800607a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800607c:	f023 0310 	bic.w	r3, r3, #16
 8006080:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	461a      	mov	r2, r3
 800608a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800608e:	65bb      	str	r3, [r7, #88]	; 0x58
 8006090:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006092:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006094:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006096:	e841 2300 	strex	r3, r2, [r1]
 800609a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800609c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d1e4      	bne.n	800606c <HAL_UART_IRQHandler+0x3e4>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060a6:	4618      	mov	r0, r3
 80060a8:	f7fd f8f9 	bl	800329e <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80060b8:	b29b      	uxth	r3, r3
 80060ba:	1ad3      	subs	r3, r2, r3
 80060bc:	b29b      	uxth	r3, r3
 80060be:	4619      	mov	r1, r3
 80060c0:	6878      	ldr	r0, [r7, #4]
 80060c2:	f000 f8d5 	bl	8006270 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80060c6:	e0b6      	b.n	8006236 <HAL_UART_IRQHandler+0x5ae>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80060d4:	b29b      	uxth	r3, r3
 80060d6:	1ad3      	subs	r3, r2, r3
 80060d8:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80060e2:	b29b      	uxth	r3, r3
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	f000 80a8 	beq.w	800623a <HAL_UART_IRQHandler+0x5b2>
          && (nb_rx_data > 0U))
 80060ea:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	f000 80a3 	beq.w	800623a <HAL_UART_IRQHandler+0x5b2>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80060fc:	e853 3f00 	ldrex	r3, [r3]
 8006100:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006102:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006104:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006108:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	461a      	mov	r2, r3
 8006112:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8006116:	647b      	str	r3, [r7, #68]	; 0x44
 8006118:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800611a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800611c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800611e:	e841 2300 	strex	r3, r2, [r1]
 8006122:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006124:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006126:	2b00      	cmp	r3, #0
 8006128:	d1e4      	bne.n	80060f4 <HAL_UART_IRQHandler+0x46c>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	3308      	adds	r3, #8
 8006130:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006132:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006134:	e853 3f00 	ldrex	r3, [r3]
 8006138:	623b      	str	r3, [r7, #32]
   return(result);
 800613a:	6a3b      	ldr	r3, [r7, #32]
 800613c:	f023 0301 	bic.w	r3, r3, #1
 8006140:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	3308      	adds	r3, #8
 800614a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800614e:	633a      	str	r2, [r7, #48]	; 0x30
 8006150:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006152:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006154:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006156:	e841 2300 	strex	r3, r2, [r1]
 800615a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800615c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800615e:	2b00      	cmp	r3, #0
 8006160:	d1e3      	bne.n	800612a <HAL_UART_IRQHandler+0x4a2>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	2220      	movs	r2, #32
 8006166:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	2200      	movs	r2, #0
 800616c:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	2200      	movs	r2, #0
 8006172:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800617a:	693b      	ldr	r3, [r7, #16]
 800617c:	e853 3f00 	ldrex	r3, [r3]
 8006180:	60fb      	str	r3, [r7, #12]
   return(result);
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	f023 0310 	bic.w	r3, r3, #16
 8006188:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	461a      	mov	r2, r3
 8006192:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8006196:	61fb      	str	r3, [r7, #28]
 8006198:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800619a:	69b9      	ldr	r1, [r7, #24]
 800619c:	69fa      	ldr	r2, [r7, #28]
 800619e:	e841 2300 	strex	r3, r2, [r1]
 80061a2:	617b      	str	r3, [r7, #20]
   return(result);
 80061a4:	697b      	ldr	r3, [r7, #20]
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d1e4      	bne.n	8006174 <HAL_UART_IRQHandler+0x4ec>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80061aa:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80061ae:	4619      	mov	r1, r3
 80061b0:	6878      	ldr	r0, [r7, #4]
 80061b2:	f000 f85d 	bl	8006270 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80061b6:	e040      	b.n	800623a <HAL_UART_IRQHandler+0x5b2>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80061b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80061bc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d00e      	beq.n	80061e2 <HAL_UART_IRQHandler+0x55a>
 80061c4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80061c8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d008      	beq.n	80061e2 <HAL_UART_IRQHandler+0x55a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80061d8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80061da:	6878      	ldr	r0, [r7, #4]
 80061dc:	f000 fe83 	bl	8006ee6 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80061e0:	e02e      	b.n	8006240 <HAL_UART_IRQHandler+0x5b8>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80061e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80061e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d00e      	beq.n	800620c <HAL_UART_IRQHandler+0x584>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80061ee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80061f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d008      	beq.n	800620c <HAL_UART_IRQHandler+0x584>
  {
    if (huart->TxISR != NULL)
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d01d      	beq.n	800623e <HAL_UART_IRQHandler+0x5b6>
    {
      huart->TxISR(huart);
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006206:	6878      	ldr	r0, [r7, #4]
 8006208:	4798      	blx	r3
    }
    return;
 800620a:	e018      	b.n	800623e <HAL_UART_IRQHandler+0x5b6>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800620c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006210:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006214:	2b00      	cmp	r3, #0
 8006216:	d013      	beq.n	8006240 <HAL_UART_IRQHandler+0x5b8>
 8006218:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800621c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006220:	2b00      	cmp	r3, #0
 8006222:	d00d      	beq.n	8006240 <HAL_UART_IRQHandler+0x5b8>
  {
    UART_EndTransmit_IT(huart);
 8006224:	6878      	ldr	r0, [r7, #4]
 8006226:	f000 fcd8 	bl	8006bda <UART_EndTransmit_IT>
    return;
 800622a:	bf00      	nop
 800622c:	e008      	b.n	8006240 <HAL_UART_IRQHandler+0x5b8>
      return;
 800622e:	bf00      	nop
 8006230:	e006      	b.n	8006240 <HAL_UART_IRQHandler+0x5b8>
    return;
 8006232:	bf00      	nop
 8006234:	e004      	b.n	8006240 <HAL_UART_IRQHandler+0x5b8>
      return;
 8006236:	bf00      	nop
 8006238:	e002      	b.n	8006240 <HAL_UART_IRQHandler+0x5b8>
      return;
 800623a:	bf00      	nop
 800623c:	e000      	b.n	8006240 <HAL_UART_IRQHandler+0x5b8>
    return;
 800623e:	bf00      	nop
  }

}
 8006240:	37e8      	adds	r7, #232	; 0xe8
 8006242:	46bd      	mov	sp, r7
 8006244:	bd80      	pop	{r7, pc}
 8006246:	bf00      	nop

08006248 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006248:	b480      	push	{r7}
 800624a:	b083      	sub	sp, #12
 800624c:	af00      	add	r7, sp, #0
 800624e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006250:	bf00      	nop
 8006252:	370c      	adds	r7, #12
 8006254:	46bd      	mov	sp, r7
 8006256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800625a:	4770      	bx	lr

0800625c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800625c:	b480      	push	{r7}
 800625e:	b083      	sub	sp, #12
 8006260:	af00      	add	r7, sp, #0
 8006262:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006264:	bf00      	nop
 8006266:	370c      	adds	r7, #12
 8006268:	46bd      	mov	sp, r7
 800626a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800626e:	4770      	bx	lr

08006270 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006270:	b480      	push	{r7}
 8006272:	b083      	sub	sp, #12
 8006274:	af00      	add	r7, sp, #0
 8006276:	6078      	str	r0, [r7, #4]
 8006278:	460b      	mov	r3, r1
 800627a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800627c:	bf00      	nop
 800627e:	370c      	adds	r7, #12
 8006280:	46bd      	mov	sp, r7
 8006282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006286:	4770      	bx	lr

08006288 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006288:	b580      	push	{r7, lr}
 800628a:	b088      	sub	sp, #32
 800628c:	af00      	add	r7, sp, #0
 800628e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006290:	2300      	movs	r3, #0
 8006292:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	689a      	ldr	r2, [r3, #8]
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	691b      	ldr	r3, [r3, #16]
 800629c:	431a      	orrs	r2, r3
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	695b      	ldr	r3, [r3, #20]
 80062a2:	431a      	orrs	r2, r3
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	69db      	ldr	r3, [r3, #28]
 80062a8:	4313      	orrs	r3, r2
 80062aa:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	681a      	ldr	r2, [r3, #0]
 80062b2:	4baa      	ldr	r3, [pc, #680]	; (800655c <UART_SetConfig+0x2d4>)
 80062b4:	4013      	ands	r3, r2
 80062b6:	687a      	ldr	r2, [r7, #4]
 80062b8:	6812      	ldr	r2, [r2, #0]
 80062ba:	6979      	ldr	r1, [r7, #20]
 80062bc:	430b      	orrs	r3, r1
 80062be:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	685b      	ldr	r3, [r3, #4]
 80062c6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	68da      	ldr	r2, [r3, #12]
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	430a      	orrs	r2, r1
 80062d4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	699b      	ldr	r3, [r3, #24]
 80062da:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	6a1b      	ldr	r3, [r3, #32]
 80062e0:	697a      	ldr	r2, [r7, #20]
 80062e2:	4313      	orrs	r3, r2
 80062e4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	689b      	ldr	r3, [r3, #8]
 80062ec:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	697a      	ldr	r2, [r7, #20]
 80062f6:	430a      	orrs	r2, r1
 80062f8:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	4a98      	ldr	r2, [pc, #608]	; (8006560 <UART_SetConfig+0x2d8>)
 8006300:	4293      	cmp	r3, r2
 8006302:	d121      	bne.n	8006348 <UART_SetConfig+0xc0>
 8006304:	4b97      	ldr	r3, [pc, #604]	; (8006564 <UART_SetConfig+0x2dc>)
 8006306:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006308:	f003 0303 	and.w	r3, r3, #3
 800630c:	2b03      	cmp	r3, #3
 800630e:	d817      	bhi.n	8006340 <UART_SetConfig+0xb8>
 8006310:	a201      	add	r2, pc, #4	; (adr r2, 8006318 <UART_SetConfig+0x90>)
 8006312:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006316:	bf00      	nop
 8006318:	08006329 	.word	0x08006329
 800631c:	08006335 	.word	0x08006335
 8006320:	0800633b 	.word	0x0800633b
 8006324:	0800632f 	.word	0x0800632f
 8006328:	2301      	movs	r3, #1
 800632a:	77fb      	strb	r3, [r7, #31]
 800632c:	e0b2      	b.n	8006494 <UART_SetConfig+0x20c>
 800632e:	2302      	movs	r3, #2
 8006330:	77fb      	strb	r3, [r7, #31]
 8006332:	e0af      	b.n	8006494 <UART_SetConfig+0x20c>
 8006334:	2304      	movs	r3, #4
 8006336:	77fb      	strb	r3, [r7, #31]
 8006338:	e0ac      	b.n	8006494 <UART_SetConfig+0x20c>
 800633a:	2308      	movs	r3, #8
 800633c:	77fb      	strb	r3, [r7, #31]
 800633e:	e0a9      	b.n	8006494 <UART_SetConfig+0x20c>
 8006340:	2310      	movs	r3, #16
 8006342:	77fb      	strb	r3, [r7, #31]
 8006344:	bf00      	nop
 8006346:	e0a5      	b.n	8006494 <UART_SetConfig+0x20c>
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	4a86      	ldr	r2, [pc, #536]	; (8006568 <UART_SetConfig+0x2e0>)
 800634e:	4293      	cmp	r3, r2
 8006350:	d123      	bne.n	800639a <UART_SetConfig+0x112>
 8006352:	4b84      	ldr	r3, [pc, #528]	; (8006564 <UART_SetConfig+0x2dc>)
 8006354:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006356:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800635a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800635e:	d012      	beq.n	8006386 <UART_SetConfig+0xfe>
 8006360:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006364:	d802      	bhi.n	800636c <UART_SetConfig+0xe4>
 8006366:	2b00      	cmp	r3, #0
 8006368:	d007      	beq.n	800637a <UART_SetConfig+0xf2>
 800636a:	e012      	b.n	8006392 <UART_SetConfig+0x10a>
 800636c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006370:	d00c      	beq.n	800638c <UART_SetConfig+0x104>
 8006372:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8006376:	d003      	beq.n	8006380 <UART_SetConfig+0xf8>
 8006378:	e00b      	b.n	8006392 <UART_SetConfig+0x10a>
 800637a:	2300      	movs	r3, #0
 800637c:	77fb      	strb	r3, [r7, #31]
 800637e:	e089      	b.n	8006494 <UART_SetConfig+0x20c>
 8006380:	2302      	movs	r3, #2
 8006382:	77fb      	strb	r3, [r7, #31]
 8006384:	e086      	b.n	8006494 <UART_SetConfig+0x20c>
 8006386:	2304      	movs	r3, #4
 8006388:	77fb      	strb	r3, [r7, #31]
 800638a:	e083      	b.n	8006494 <UART_SetConfig+0x20c>
 800638c:	2308      	movs	r3, #8
 800638e:	77fb      	strb	r3, [r7, #31]
 8006390:	e080      	b.n	8006494 <UART_SetConfig+0x20c>
 8006392:	2310      	movs	r3, #16
 8006394:	77fb      	strb	r3, [r7, #31]
 8006396:	bf00      	nop
 8006398:	e07c      	b.n	8006494 <UART_SetConfig+0x20c>
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	4a73      	ldr	r2, [pc, #460]	; (800656c <UART_SetConfig+0x2e4>)
 80063a0:	4293      	cmp	r3, r2
 80063a2:	d123      	bne.n	80063ec <UART_SetConfig+0x164>
 80063a4:	4b6f      	ldr	r3, [pc, #444]	; (8006564 <UART_SetConfig+0x2dc>)
 80063a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063a8:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80063ac:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80063b0:	d012      	beq.n	80063d8 <UART_SetConfig+0x150>
 80063b2:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80063b6:	d802      	bhi.n	80063be <UART_SetConfig+0x136>
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d007      	beq.n	80063cc <UART_SetConfig+0x144>
 80063bc:	e012      	b.n	80063e4 <UART_SetConfig+0x15c>
 80063be:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80063c2:	d00c      	beq.n	80063de <UART_SetConfig+0x156>
 80063c4:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80063c8:	d003      	beq.n	80063d2 <UART_SetConfig+0x14a>
 80063ca:	e00b      	b.n	80063e4 <UART_SetConfig+0x15c>
 80063cc:	2300      	movs	r3, #0
 80063ce:	77fb      	strb	r3, [r7, #31]
 80063d0:	e060      	b.n	8006494 <UART_SetConfig+0x20c>
 80063d2:	2302      	movs	r3, #2
 80063d4:	77fb      	strb	r3, [r7, #31]
 80063d6:	e05d      	b.n	8006494 <UART_SetConfig+0x20c>
 80063d8:	2304      	movs	r3, #4
 80063da:	77fb      	strb	r3, [r7, #31]
 80063dc:	e05a      	b.n	8006494 <UART_SetConfig+0x20c>
 80063de:	2308      	movs	r3, #8
 80063e0:	77fb      	strb	r3, [r7, #31]
 80063e2:	e057      	b.n	8006494 <UART_SetConfig+0x20c>
 80063e4:	2310      	movs	r3, #16
 80063e6:	77fb      	strb	r3, [r7, #31]
 80063e8:	bf00      	nop
 80063ea:	e053      	b.n	8006494 <UART_SetConfig+0x20c>
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	4a5f      	ldr	r2, [pc, #380]	; (8006570 <UART_SetConfig+0x2e8>)
 80063f2:	4293      	cmp	r3, r2
 80063f4:	d123      	bne.n	800643e <UART_SetConfig+0x1b6>
 80063f6:	4b5b      	ldr	r3, [pc, #364]	; (8006564 <UART_SetConfig+0x2dc>)
 80063f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063fa:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80063fe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006402:	d012      	beq.n	800642a <UART_SetConfig+0x1a2>
 8006404:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006408:	d802      	bhi.n	8006410 <UART_SetConfig+0x188>
 800640a:	2b00      	cmp	r3, #0
 800640c:	d007      	beq.n	800641e <UART_SetConfig+0x196>
 800640e:	e012      	b.n	8006436 <UART_SetConfig+0x1ae>
 8006410:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006414:	d00c      	beq.n	8006430 <UART_SetConfig+0x1a8>
 8006416:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800641a:	d003      	beq.n	8006424 <UART_SetConfig+0x19c>
 800641c:	e00b      	b.n	8006436 <UART_SetConfig+0x1ae>
 800641e:	2300      	movs	r3, #0
 8006420:	77fb      	strb	r3, [r7, #31]
 8006422:	e037      	b.n	8006494 <UART_SetConfig+0x20c>
 8006424:	2302      	movs	r3, #2
 8006426:	77fb      	strb	r3, [r7, #31]
 8006428:	e034      	b.n	8006494 <UART_SetConfig+0x20c>
 800642a:	2304      	movs	r3, #4
 800642c:	77fb      	strb	r3, [r7, #31]
 800642e:	e031      	b.n	8006494 <UART_SetConfig+0x20c>
 8006430:	2308      	movs	r3, #8
 8006432:	77fb      	strb	r3, [r7, #31]
 8006434:	e02e      	b.n	8006494 <UART_SetConfig+0x20c>
 8006436:	2310      	movs	r3, #16
 8006438:	77fb      	strb	r3, [r7, #31]
 800643a:	bf00      	nop
 800643c:	e02a      	b.n	8006494 <UART_SetConfig+0x20c>
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	4a4c      	ldr	r2, [pc, #304]	; (8006574 <UART_SetConfig+0x2ec>)
 8006444:	4293      	cmp	r3, r2
 8006446:	d123      	bne.n	8006490 <UART_SetConfig+0x208>
 8006448:	4b46      	ldr	r3, [pc, #280]	; (8006564 <UART_SetConfig+0x2dc>)
 800644a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800644c:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8006450:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006454:	d012      	beq.n	800647c <UART_SetConfig+0x1f4>
 8006456:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800645a:	d802      	bhi.n	8006462 <UART_SetConfig+0x1da>
 800645c:	2b00      	cmp	r3, #0
 800645e:	d007      	beq.n	8006470 <UART_SetConfig+0x1e8>
 8006460:	e012      	b.n	8006488 <UART_SetConfig+0x200>
 8006462:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006466:	d00c      	beq.n	8006482 <UART_SetConfig+0x1fa>
 8006468:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800646c:	d003      	beq.n	8006476 <UART_SetConfig+0x1ee>
 800646e:	e00b      	b.n	8006488 <UART_SetConfig+0x200>
 8006470:	2300      	movs	r3, #0
 8006472:	77fb      	strb	r3, [r7, #31]
 8006474:	e00e      	b.n	8006494 <UART_SetConfig+0x20c>
 8006476:	2302      	movs	r3, #2
 8006478:	77fb      	strb	r3, [r7, #31]
 800647a:	e00b      	b.n	8006494 <UART_SetConfig+0x20c>
 800647c:	2304      	movs	r3, #4
 800647e:	77fb      	strb	r3, [r7, #31]
 8006480:	e008      	b.n	8006494 <UART_SetConfig+0x20c>
 8006482:	2308      	movs	r3, #8
 8006484:	77fb      	strb	r3, [r7, #31]
 8006486:	e005      	b.n	8006494 <UART_SetConfig+0x20c>
 8006488:	2310      	movs	r3, #16
 800648a:	77fb      	strb	r3, [r7, #31]
 800648c:	bf00      	nop
 800648e:	e001      	b.n	8006494 <UART_SetConfig+0x20c>
 8006490:	2310      	movs	r3, #16
 8006492:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	69db      	ldr	r3, [r3, #28]
 8006498:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800649c:	d16e      	bne.n	800657c <UART_SetConfig+0x2f4>
  {
    switch (clocksource)
 800649e:	7ffb      	ldrb	r3, [r7, #31]
 80064a0:	2b08      	cmp	r3, #8
 80064a2:	d828      	bhi.n	80064f6 <UART_SetConfig+0x26e>
 80064a4:	a201      	add	r2, pc, #4	; (adr r2, 80064ac <UART_SetConfig+0x224>)
 80064a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064aa:	bf00      	nop
 80064ac:	080064d1 	.word	0x080064d1
 80064b0:	080064d9 	.word	0x080064d9
 80064b4:	080064e1 	.word	0x080064e1
 80064b8:	080064f7 	.word	0x080064f7
 80064bc:	080064e7 	.word	0x080064e7
 80064c0:	080064f7 	.word	0x080064f7
 80064c4:	080064f7 	.word	0x080064f7
 80064c8:	080064f7 	.word	0x080064f7
 80064cc:	080064ef 	.word	0x080064ef
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80064d0:	f7fe fb30 	bl	8004b34 <HAL_RCC_GetPCLK1Freq>
 80064d4:	61b8      	str	r0, [r7, #24]
        break;
 80064d6:	e013      	b.n	8006500 <UART_SetConfig+0x278>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80064d8:	f7fe fb4e 	bl	8004b78 <HAL_RCC_GetPCLK2Freq>
 80064dc:	61b8      	str	r0, [r7, #24]
        break;
 80064de:	e00f      	b.n	8006500 <UART_SetConfig+0x278>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80064e0:	4b25      	ldr	r3, [pc, #148]	; (8006578 <UART_SetConfig+0x2f0>)
 80064e2:	61bb      	str	r3, [r7, #24]
        break;
 80064e4:	e00c      	b.n	8006500 <UART_SetConfig+0x278>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80064e6:	f7fe faaf 	bl	8004a48 <HAL_RCC_GetSysClockFreq>
 80064ea:	61b8      	str	r0, [r7, #24]
        break;
 80064ec:	e008      	b.n	8006500 <UART_SetConfig+0x278>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80064ee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80064f2:	61bb      	str	r3, [r7, #24]
        break;
 80064f4:	e004      	b.n	8006500 <UART_SetConfig+0x278>
      default:
        pclk = 0U;
 80064f6:	2300      	movs	r3, #0
 80064f8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80064fa:	2301      	movs	r3, #1
 80064fc:	77bb      	strb	r3, [r7, #30]
        break;
 80064fe:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006500:	69bb      	ldr	r3, [r7, #24]
 8006502:	2b00      	cmp	r3, #0
 8006504:	f000 8086 	beq.w	8006614 <UART_SetConfig+0x38c>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006508:	69bb      	ldr	r3, [r7, #24]
 800650a:	005a      	lsls	r2, r3, #1
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	685b      	ldr	r3, [r3, #4]
 8006510:	085b      	lsrs	r3, r3, #1
 8006512:	441a      	add	r2, r3
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	685b      	ldr	r3, [r3, #4]
 8006518:	fbb2 f3f3 	udiv	r3, r2, r3
 800651c:	b29b      	uxth	r3, r3
 800651e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006520:	693b      	ldr	r3, [r7, #16]
 8006522:	2b0f      	cmp	r3, #15
 8006524:	d916      	bls.n	8006554 <UART_SetConfig+0x2cc>
 8006526:	693b      	ldr	r3, [r7, #16]
 8006528:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800652c:	d212      	bcs.n	8006554 <UART_SetConfig+0x2cc>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800652e:	693b      	ldr	r3, [r7, #16]
 8006530:	b29b      	uxth	r3, r3
 8006532:	f023 030f 	bic.w	r3, r3, #15
 8006536:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006538:	693b      	ldr	r3, [r7, #16]
 800653a:	085b      	lsrs	r3, r3, #1
 800653c:	b29b      	uxth	r3, r3
 800653e:	f003 0307 	and.w	r3, r3, #7
 8006542:	b29a      	uxth	r2, r3
 8006544:	89fb      	ldrh	r3, [r7, #14]
 8006546:	4313      	orrs	r3, r2
 8006548:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	89fa      	ldrh	r2, [r7, #14]
 8006550:	60da      	str	r2, [r3, #12]
 8006552:	e05f      	b.n	8006614 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8006554:	2301      	movs	r3, #1
 8006556:	77bb      	strb	r3, [r7, #30]
 8006558:	e05c      	b.n	8006614 <UART_SetConfig+0x38c>
 800655a:	bf00      	nop
 800655c:	efff69f3 	.word	0xefff69f3
 8006560:	40013800 	.word	0x40013800
 8006564:	40021000 	.word	0x40021000
 8006568:	40004400 	.word	0x40004400
 800656c:	40004800 	.word	0x40004800
 8006570:	40004c00 	.word	0x40004c00
 8006574:	40005000 	.word	0x40005000
 8006578:	007a1200 	.word	0x007a1200
      }
    }
  }
  else
  {
    switch (clocksource)
 800657c:	7ffb      	ldrb	r3, [r7, #31]
 800657e:	2b08      	cmp	r3, #8
 8006580:	d827      	bhi.n	80065d2 <UART_SetConfig+0x34a>
 8006582:	a201      	add	r2, pc, #4	; (adr r2, 8006588 <UART_SetConfig+0x300>)
 8006584:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006588:	080065ad 	.word	0x080065ad
 800658c:	080065b5 	.word	0x080065b5
 8006590:	080065bd 	.word	0x080065bd
 8006594:	080065d3 	.word	0x080065d3
 8006598:	080065c3 	.word	0x080065c3
 800659c:	080065d3 	.word	0x080065d3
 80065a0:	080065d3 	.word	0x080065d3
 80065a4:	080065d3 	.word	0x080065d3
 80065a8:	080065cb 	.word	0x080065cb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80065ac:	f7fe fac2 	bl	8004b34 <HAL_RCC_GetPCLK1Freq>
 80065b0:	61b8      	str	r0, [r7, #24]
        break;
 80065b2:	e013      	b.n	80065dc <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80065b4:	f7fe fae0 	bl	8004b78 <HAL_RCC_GetPCLK2Freq>
 80065b8:	61b8      	str	r0, [r7, #24]
        break;
 80065ba:	e00f      	b.n	80065dc <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80065bc:	4b1b      	ldr	r3, [pc, #108]	; (800662c <UART_SetConfig+0x3a4>)
 80065be:	61bb      	str	r3, [r7, #24]
        break;
 80065c0:	e00c      	b.n	80065dc <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80065c2:	f7fe fa41 	bl	8004a48 <HAL_RCC_GetSysClockFreq>
 80065c6:	61b8      	str	r0, [r7, #24]
        break;
 80065c8:	e008      	b.n	80065dc <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80065ca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80065ce:	61bb      	str	r3, [r7, #24]
        break;
 80065d0:	e004      	b.n	80065dc <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 80065d2:	2300      	movs	r3, #0
 80065d4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80065d6:	2301      	movs	r3, #1
 80065d8:	77bb      	strb	r3, [r7, #30]
        break;
 80065da:	bf00      	nop
    }

    if (pclk != 0U)
 80065dc:	69bb      	ldr	r3, [r7, #24]
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d018      	beq.n	8006614 <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	685b      	ldr	r3, [r3, #4]
 80065e6:	085a      	lsrs	r2, r3, #1
 80065e8:	69bb      	ldr	r3, [r7, #24]
 80065ea:	441a      	add	r2, r3
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	685b      	ldr	r3, [r3, #4]
 80065f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80065f4:	b29b      	uxth	r3, r3
 80065f6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80065f8:	693b      	ldr	r3, [r7, #16]
 80065fa:	2b0f      	cmp	r3, #15
 80065fc:	d908      	bls.n	8006610 <UART_SetConfig+0x388>
 80065fe:	693b      	ldr	r3, [r7, #16]
 8006600:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006604:	d204      	bcs.n	8006610 <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = usartdiv;
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	693a      	ldr	r2, [r7, #16]
 800660c:	60da      	str	r2, [r3, #12]
 800660e:	e001      	b.n	8006614 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8006610:	2301      	movs	r3, #1
 8006612:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	2200      	movs	r2, #0
 8006618:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	2200      	movs	r2, #0
 800661e:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8006620:	7fbb      	ldrb	r3, [r7, #30]
}
 8006622:	4618      	mov	r0, r3
 8006624:	3720      	adds	r7, #32
 8006626:	46bd      	mov	sp, r7
 8006628:	bd80      	pop	{r7, pc}
 800662a:	bf00      	nop
 800662c:	007a1200 	.word	0x007a1200

08006630 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006630:	b480      	push	{r7}
 8006632:	b083      	sub	sp, #12
 8006634:	af00      	add	r7, sp, #0
 8006636:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800663c:	f003 0301 	and.w	r3, r3, #1
 8006640:	2b00      	cmp	r3, #0
 8006642:	d00a      	beq.n	800665a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	685b      	ldr	r3, [r3, #4]
 800664a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	430a      	orrs	r2, r1
 8006658:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800665e:	f003 0302 	and.w	r3, r3, #2
 8006662:	2b00      	cmp	r3, #0
 8006664:	d00a      	beq.n	800667c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	685b      	ldr	r3, [r3, #4]
 800666c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	430a      	orrs	r2, r1
 800667a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006680:	f003 0304 	and.w	r3, r3, #4
 8006684:	2b00      	cmp	r3, #0
 8006686:	d00a      	beq.n	800669e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	685b      	ldr	r3, [r3, #4]
 800668e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	430a      	orrs	r2, r1
 800669c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066a2:	f003 0308 	and.w	r3, r3, #8
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d00a      	beq.n	80066c0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	685b      	ldr	r3, [r3, #4]
 80066b0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	430a      	orrs	r2, r1
 80066be:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066c4:	f003 0310 	and.w	r3, r3, #16
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d00a      	beq.n	80066e2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	689b      	ldr	r3, [r3, #8]
 80066d2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	430a      	orrs	r2, r1
 80066e0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066e6:	f003 0320 	and.w	r3, r3, #32
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d00a      	beq.n	8006704 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	689b      	ldr	r3, [r3, #8]
 80066f4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	430a      	orrs	r2, r1
 8006702:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006708:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800670c:	2b00      	cmp	r3, #0
 800670e:	d01a      	beq.n	8006746 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	685b      	ldr	r3, [r3, #4]
 8006716:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	430a      	orrs	r2, r1
 8006724:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800672a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800672e:	d10a      	bne.n	8006746 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	685b      	ldr	r3, [r3, #4]
 8006736:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	430a      	orrs	r2, r1
 8006744:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800674a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800674e:	2b00      	cmp	r3, #0
 8006750:	d00a      	beq.n	8006768 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	685b      	ldr	r3, [r3, #4]
 8006758:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	430a      	orrs	r2, r1
 8006766:	605a      	str	r2, [r3, #4]
  }
}
 8006768:	bf00      	nop
 800676a:	370c      	adds	r7, #12
 800676c:	46bd      	mov	sp, r7
 800676e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006772:	4770      	bx	lr

08006774 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006774:	b580      	push	{r7, lr}
 8006776:	b086      	sub	sp, #24
 8006778:	af02      	add	r7, sp, #8
 800677a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	2200      	movs	r2, #0
 8006780:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006784:	f7fb f9e4 	bl	8001b50 <HAL_GetTick>
 8006788:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	f003 0308 	and.w	r3, r3, #8
 8006794:	2b08      	cmp	r3, #8
 8006796:	d10e      	bne.n	80067b6 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006798:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800679c:	9300      	str	r3, [sp, #0]
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	2200      	movs	r2, #0
 80067a2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80067a6:	6878      	ldr	r0, [r7, #4]
 80067a8:	f000 f82d 	bl	8006806 <UART_WaitOnFlagUntilTimeout>
 80067ac:	4603      	mov	r3, r0
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d001      	beq.n	80067b6 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80067b2:	2303      	movs	r3, #3
 80067b4:	e023      	b.n	80067fe <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	f003 0304 	and.w	r3, r3, #4
 80067c0:	2b04      	cmp	r3, #4
 80067c2:	d10e      	bne.n	80067e2 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80067c4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80067c8:	9300      	str	r3, [sp, #0]
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	2200      	movs	r2, #0
 80067ce:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80067d2:	6878      	ldr	r0, [r7, #4]
 80067d4:	f000 f817 	bl	8006806 <UART_WaitOnFlagUntilTimeout>
 80067d8:	4603      	mov	r3, r0
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d001      	beq.n	80067e2 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80067de:	2303      	movs	r3, #3
 80067e0:	e00d      	b.n	80067fe <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	2220      	movs	r2, #32
 80067e6:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	2220      	movs	r2, #32
 80067ec:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	2200      	movs	r2, #0
 80067f2:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	2200      	movs	r2, #0
 80067f8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 80067fc:	2300      	movs	r3, #0
}
 80067fe:	4618      	mov	r0, r3
 8006800:	3710      	adds	r7, #16
 8006802:	46bd      	mov	sp, r7
 8006804:	bd80      	pop	{r7, pc}

08006806 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006806:	b580      	push	{r7, lr}
 8006808:	b09c      	sub	sp, #112	; 0x70
 800680a:	af00      	add	r7, sp, #0
 800680c:	60f8      	str	r0, [r7, #12]
 800680e:	60b9      	str	r1, [r7, #8]
 8006810:	603b      	str	r3, [r7, #0]
 8006812:	4613      	mov	r3, r2
 8006814:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006816:	e0a5      	b.n	8006964 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006818:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800681a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800681e:	f000 80a1 	beq.w	8006964 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006822:	f7fb f995 	bl	8001b50 <HAL_GetTick>
 8006826:	4602      	mov	r2, r0
 8006828:	683b      	ldr	r3, [r7, #0]
 800682a:	1ad3      	subs	r3, r2, r3
 800682c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800682e:	429a      	cmp	r2, r3
 8006830:	d302      	bcc.n	8006838 <UART_WaitOnFlagUntilTimeout+0x32>
 8006832:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006834:	2b00      	cmp	r3, #0
 8006836:	d13e      	bne.n	80068b6 <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800683e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006840:	e853 3f00 	ldrex	r3, [r3]
 8006844:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8006846:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006848:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800684c:	667b      	str	r3, [r7, #100]	; 0x64
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	461a      	mov	r2, r3
 8006854:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006856:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006858:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800685a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800685c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800685e:	e841 2300 	strex	r3, r2, [r1]
 8006862:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8006864:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006866:	2b00      	cmp	r3, #0
 8006868:	d1e6      	bne.n	8006838 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	3308      	adds	r3, #8
 8006870:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006872:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006874:	e853 3f00 	ldrex	r3, [r3]
 8006878:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800687a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800687c:	f023 0301 	bic.w	r3, r3, #1
 8006880:	663b      	str	r3, [r7, #96]	; 0x60
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	3308      	adds	r3, #8
 8006888:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800688a:	64ba      	str	r2, [r7, #72]	; 0x48
 800688c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800688e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006890:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006892:	e841 2300 	strex	r3, r2, [r1]
 8006896:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8006898:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800689a:	2b00      	cmp	r3, #0
 800689c:	d1e5      	bne.n	800686a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	2220      	movs	r2, #32
 80068a2:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	2220      	movs	r2, #32
 80068a8:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	2200      	movs	r2, #0
 80068ae:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80068b2:	2303      	movs	r3, #3
 80068b4:	e067      	b.n	8006986 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	f003 0304 	and.w	r3, r3, #4
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d04f      	beq.n	8006964 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	69db      	ldr	r3, [r3, #28]
 80068ca:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80068ce:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80068d2:	d147      	bne.n	8006964 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80068dc:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80068e6:	e853 3f00 	ldrex	r3, [r3]
 80068ea:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80068ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068ee:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80068f2:	66fb      	str	r3, [r7, #108]	; 0x6c
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	461a      	mov	r2, r3
 80068fa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80068fc:	637b      	str	r3, [r7, #52]	; 0x34
 80068fe:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006900:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006902:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006904:	e841 2300 	strex	r3, r2, [r1]
 8006908:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800690a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800690c:	2b00      	cmp	r3, #0
 800690e:	d1e6      	bne.n	80068de <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	3308      	adds	r3, #8
 8006916:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006918:	697b      	ldr	r3, [r7, #20]
 800691a:	e853 3f00 	ldrex	r3, [r3]
 800691e:	613b      	str	r3, [r7, #16]
   return(result);
 8006920:	693b      	ldr	r3, [r7, #16]
 8006922:	f023 0301 	bic.w	r3, r3, #1
 8006926:	66bb      	str	r3, [r7, #104]	; 0x68
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	3308      	adds	r3, #8
 800692e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006930:	623a      	str	r2, [r7, #32]
 8006932:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006934:	69f9      	ldr	r1, [r7, #28]
 8006936:	6a3a      	ldr	r2, [r7, #32]
 8006938:	e841 2300 	strex	r3, r2, [r1]
 800693c:	61bb      	str	r3, [r7, #24]
   return(result);
 800693e:	69bb      	ldr	r3, [r7, #24]
 8006940:	2b00      	cmp	r3, #0
 8006942:	d1e5      	bne.n	8006910 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	2220      	movs	r2, #32
 8006948:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	2220      	movs	r2, #32
 800694e:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	2220      	movs	r2, #32
 8006954:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	2200      	movs	r2, #0
 800695c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8006960:	2303      	movs	r3, #3
 8006962:	e010      	b.n	8006986 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	69da      	ldr	r2, [r3, #28]
 800696a:	68bb      	ldr	r3, [r7, #8]
 800696c:	4013      	ands	r3, r2
 800696e:	68ba      	ldr	r2, [r7, #8]
 8006970:	429a      	cmp	r2, r3
 8006972:	bf0c      	ite	eq
 8006974:	2301      	moveq	r3, #1
 8006976:	2300      	movne	r3, #0
 8006978:	b2db      	uxtb	r3, r3
 800697a:	461a      	mov	r2, r3
 800697c:	79fb      	ldrb	r3, [r7, #7]
 800697e:	429a      	cmp	r2, r3
 8006980:	f43f af4a 	beq.w	8006818 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006984:	2300      	movs	r3, #0
}
 8006986:	4618      	mov	r0, r3
 8006988:	3770      	adds	r7, #112	; 0x70
 800698a:	46bd      	mov	sp, r7
 800698c:	bd80      	pop	{r7, pc}
	...

08006990 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006990:	b480      	push	{r7}
 8006992:	b091      	sub	sp, #68	; 0x44
 8006994:	af00      	add	r7, sp, #0
 8006996:	60f8      	str	r0, [r7, #12]
 8006998:	60b9      	str	r1, [r7, #8]
 800699a:	4613      	mov	r3, r2
 800699c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	68ba      	ldr	r2, [r7, #8]
 80069a2:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	88fa      	ldrh	r2, [r7, #6]
 80069a8:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	88fa      	ldrh	r2, [r7, #6]
 80069b0:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	2200      	movs	r2, #0
 80069b8:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	689b      	ldr	r3, [r3, #8]
 80069be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80069c2:	d10e      	bne.n	80069e2 <UART_Start_Receive_IT+0x52>
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	691b      	ldr	r3, [r3, #16]
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d105      	bne.n	80069d8 <UART_Start_Receive_IT+0x48>
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	f240 12ff 	movw	r2, #511	; 0x1ff
 80069d2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80069d6:	e02d      	b.n	8006a34 <UART_Start_Receive_IT+0xa4>
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	22ff      	movs	r2, #255	; 0xff
 80069dc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80069e0:	e028      	b.n	8006a34 <UART_Start_Receive_IT+0xa4>
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	689b      	ldr	r3, [r3, #8]
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d10d      	bne.n	8006a06 <UART_Start_Receive_IT+0x76>
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	691b      	ldr	r3, [r3, #16]
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d104      	bne.n	80069fc <UART_Start_Receive_IT+0x6c>
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	22ff      	movs	r2, #255	; 0xff
 80069f6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80069fa:	e01b      	b.n	8006a34 <UART_Start_Receive_IT+0xa4>
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	227f      	movs	r2, #127	; 0x7f
 8006a00:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006a04:	e016      	b.n	8006a34 <UART_Start_Receive_IT+0xa4>
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	689b      	ldr	r3, [r3, #8]
 8006a0a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006a0e:	d10d      	bne.n	8006a2c <UART_Start_Receive_IT+0x9c>
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	691b      	ldr	r3, [r3, #16]
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d104      	bne.n	8006a22 <UART_Start_Receive_IT+0x92>
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	227f      	movs	r2, #127	; 0x7f
 8006a1c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006a20:	e008      	b.n	8006a34 <UART_Start_Receive_IT+0xa4>
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	223f      	movs	r2, #63	; 0x3f
 8006a26:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006a2a:	e003      	b.n	8006a34 <UART_Start_Receive_IT+0xa4>
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	2200      	movs	r2, #0
 8006a30:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	2200      	movs	r2, #0
 8006a38:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	2222      	movs	r2, #34	; 0x22
 8006a40:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	3308      	adds	r3, #8
 8006a48:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a4c:	e853 3f00 	ldrex	r3, [r3]
 8006a50:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006a52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a54:	f043 0301 	orr.w	r3, r3, #1
 8006a58:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	3308      	adds	r3, #8
 8006a60:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006a62:	637a      	str	r2, [r7, #52]	; 0x34
 8006a64:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a66:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006a68:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006a6a:	e841 2300 	strex	r3, r2, [r1]
 8006a6e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006a70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d1e5      	bne.n	8006a42 <UART_Start_Receive_IT+0xb2>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	689b      	ldr	r3, [r3, #8]
 8006a7a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006a7e:	d107      	bne.n	8006a90 <UART_Start_Receive_IT+0x100>
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	691b      	ldr	r3, [r3, #16]
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d103      	bne.n	8006a90 <UART_Start_Receive_IT+0x100>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	4a15      	ldr	r2, [pc, #84]	; (8006ae0 <UART_Start_Receive_IT+0x150>)
 8006a8c:	665a      	str	r2, [r3, #100]	; 0x64
 8006a8e:	e002      	b.n	8006a96 <UART_Start_Receive_IT+0x106>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	4a14      	ldr	r2, [pc, #80]	; (8006ae4 <UART_Start_Receive_IT+0x154>)
 8006a94:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	2200      	movs	r2, #0
 8006a9a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006aa4:	697b      	ldr	r3, [r7, #20]
 8006aa6:	e853 3f00 	ldrex	r3, [r3]
 8006aaa:	613b      	str	r3, [r7, #16]
   return(result);
 8006aac:	693b      	ldr	r3, [r7, #16]
 8006aae:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8006ab2:	63bb      	str	r3, [r7, #56]	; 0x38
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	461a      	mov	r2, r3
 8006aba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006abc:	623b      	str	r3, [r7, #32]
 8006abe:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ac0:	69f9      	ldr	r1, [r7, #28]
 8006ac2:	6a3a      	ldr	r2, [r7, #32]
 8006ac4:	e841 2300 	strex	r3, r2, [r1]
 8006ac8:	61bb      	str	r3, [r7, #24]
   return(result);
 8006aca:	69bb      	ldr	r3, [r7, #24]
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d1e6      	bne.n	8006a9e <UART_Start_Receive_IT+0x10e>
  return HAL_OK;
 8006ad0:	2300      	movs	r3, #0
}
 8006ad2:	4618      	mov	r0, r3
 8006ad4:	3744      	adds	r7, #68	; 0x44
 8006ad6:	46bd      	mov	sp, r7
 8006ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006adc:	4770      	bx	lr
 8006ade:	bf00      	nop
 8006ae0:	08006d8b 	.word	0x08006d8b
 8006ae4:	08006c2f 	.word	0x08006c2f

08006ae8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006ae8:	b480      	push	{r7}
 8006aea:	b095      	sub	sp, #84	; 0x54
 8006aec:	af00      	add	r7, sp, #0
 8006aee:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006af6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006af8:	e853 3f00 	ldrex	r3, [r3]
 8006afc:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006afe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b00:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006b04:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	461a      	mov	r2, r3
 8006b0c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006b0e:	643b      	str	r3, [r7, #64]	; 0x40
 8006b10:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b12:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006b14:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006b16:	e841 2300 	strex	r3, r2, [r1]
 8006b1a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006b1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d1e6      	bne.n	8006af0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	3308      	adds	r3, #8
 8006b28:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b2a:	6a3b      	ldr	r3, [r7, #32]
 8006b2c:	e853 3f00 	ldrex	r3, [r3]
 8006b30:	61fb      	str	r3, [r7, #28]
   return(result);
 8006b32:	69fb      	ldr	r3, [r7, #28]
 8006b34:	f023 0301 	bic.w	r3, r3, #1
 8006b38:	64bb      	str	r3, [r7, #72]	; 0x48
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	3308      	adds	r3, #8
 8006b40:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006b42:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006b44:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b46:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006b48:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006b4a:	e841 2300 	strex	r3, r2, [r1]
 8006b4e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006b50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d1e5      	bne.n	8006b22 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006b5a:	2b01      	cmp	r3, #1
 8006b5c:	d118      	bne.n	8006b90 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	e853 3f00 	ldrex	r3, [r3]
 8006b6a:	60bb      	str	r3, [r7, #8]
   return(result);
 8006b6c:	68bb      	ldr	r3, [r7, #8]
 8006b6e:	f023 0310 	bic.w	r3, r3, #16
 8006b72:	647b      	str	r3, [r7, #68]	; 0x44
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	461a      	mov	r2, r3
 8006b7a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006b7c:	61bb      	str	r3, [r7, #24]
 8006b7e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b80:	6979      	ldr	r1, [r7, #20]
 8006b82:	69ba      	ldr	r2, [r7, #24]
 8006b84:	e841 2300 	strex	r3, r2, [r1]
 8006b88:	613b      	str	r3, [r7, #16]
   return(result);
 8006b8a:	693b      	ldr	r3, [r7, #16]
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d1e6      	bne.n	8006b5e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	2220      	movs	r2, #32
 8006b94:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	2200      	movs	r2, #0
 8006b9a:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	2200      	movs	r2, #0
 8006ba0:	665a      	str	r2, [r3, #100]	; 0x64
}
 8006ba2:	bf00      	nop
 8006ba4:	3754      	adds	r7, #84	; 0x54
 8006ba6:	46bd      	mov	sp, r7
 8006ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bac:	4770      	bx	lr

08006bae <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006bae:	b580      	push	{r7, lr}
 8006bb0:	b084      	sub	sp, #16
 8006bb2:	af00      	add	r7, sp, #0
 8006bb4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bba:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	2200      	movs	r2, #0
 8006bc0:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	2200      	movs	r2, #0
 8006bc8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006bcc:	68f8      	ldr	r0, [r7, #12]
 8006bce:	f7ff fb45 	bl	800625c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006bd2:	bf00      	nop
 8006bd4:	3710      	adds	r7, #16
 8006bd6:	46bd      	mov	sp, r7
 8006bd8:	bd80      	pop	{r7, pc}

08006bda <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006bda:	b580      	push	{r7, lr}
 8006bdc:	b088      	sub	sp, #32
 8006bde:	af00      	add	r7, sp, #0
 8006be0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	e853 3f00 	ldrex	r3, [r3]
 8006bee:	60bb      	str	r3, [r7, #8]
   return(result);
 8006bf0:	68bb      	ldr	r3, [r7, #8]
 8006bf2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006bf6:	61fb      	str	r3, [r7, #28]
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	461a      	mov	r2, r3
 8006bfe:	69fb      	ldr	r3, [r7, #28]
 8006c00:	61bb      	str	r3, [r7, #24]
 8006c02:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c04:	6979      	ldr	r1, [r7, #20]
 8006c06:	69ba      	ldr	r2, [r7, #24]
 8006c08:	e841 2300 	strex	r3, r2, [r1]
 8006c0c:	613b      	str	r3, [r7, #16]
   return(result);
 8006c0e:	693b      	ldr	r3, [r7, #16]
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d1e6      	bne.n	8006be2 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	2220      	movs	r2, #32
 8006c18:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	2200      	movs	r2, #0
 8006c1e:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006c20:	6878      	ldr	r0, [r7, #4]
 8006c22:	f7ff fb11 	bl	8006248 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006c26:	bf00      	nop
 8006c28:	3720      	adds	r7, #32
 8006c2a:	46bd      	mov	sp, r7
 8006c2c:	bd80      	pop	{r7, pc}

08006c2e <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8006c2e:	b580      	push	{r7, lr}
 8006c30:	b096      	sub	sp, #88	; 0x58
 8006c32:	af00      	add	r7, sp, #0
 8006c34:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8006c3c:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006c44:	2b22      	cmp	r3, #34	; 0x22
 8006c46:	f040 8094 	bne.w	8006d72 <UART_RxISR_8BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8006c50:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8006c54:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8006c58:	b2d9      	uxtb	r1, r3
 8006c5a:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8006c5e:	b2da      	uxtb	r2, r3
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c64:	400a      	ands	r2, r1
 8006c66:	b2d2      	uxtb	r2, r2
 8006c68:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c6e:	1c5a      	adds	r2, r3, #1
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006c7a:	b29b      	uxth	r3, r3
 8006c7c:	3b01      	subs	r3, #1
 8006c7e:	b29a      	uxth	r2, r3
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006c8c:	b29b      	uxth	r3, r3
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d177      	bne.n	8006d82 <UART_RxISR_8BIT+0x154>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c9a:	e853 3f00 	ldrex	r3, [r3]
 8006c9e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006ca0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006ca2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006ca6:	653b      	str	r3, [r7, #80]	; 0x50
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	461a      	mov	r2, r3
 8006cae:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006cb0:	647b      	str	r3, [r7, #68]	; 0x44
 8006cb2:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cb4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006cb6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006cb8:	e841 2300 	strex	r3, r2, [r1]
 8006cbc:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006cbe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d1e6      	bne.n	8006c92 <UART_RxISR_8BIT+0x64>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	3308      	adds	r3, #8
 8006cca:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ccc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cce:	e853 3f00 	ldrex	r3, [r3]
 8006cd2:	623b      	str	r3, [r7, #32]
   return(result);
 8006cd4:	6a3b      	ldr	r3, [r7, #32]
 8006cd6:	f023 0301 	bic.w	r3, r3, #1
 8006cda:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	3308      	adds	r3, #8
 8006ce2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006ce4:	633a      	str	r2, [r7, #48]	; 0x30
 8006ce6:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ce8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006cea:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006cec:	e841 2300 	strex	r3, r2, [r1]
 8006cf0:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006cf2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d1e5      	bne.n	8006cc4 <UART_RxISR_8BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	2220      	movs	r2, #32
 8006cfc:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	2200      	movs	r2, #0
 8006d02:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006d08:	2b01      	cmp	r3, #1
 8006d0a:	d12e      	bne.n	8006d6a <UART_RxISR_8BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	2200      	movs	r2, #0
 8006d10:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d18:	693b      	ldr	r3, [r7, #16]
 8006d1a:	e853 3f00 	ldrex	r3, [r3]
 8006d1e:	60fb      	str	r3, [r7, #12]
   return(result);
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	f023 0310 	bic.w	r3, r3, #16
 8006d26:	64bb      	str	r3, [r7, #72]	; 0x48
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	461a      	mov	r2, r3
 8006d2e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006d30:	61fb      	str	r3, [r7, #28]
 8006d32:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d34:	69b9      	ldr	r1, [r7, #24]
 8006d36:	69fa      	ldr	r2, [r7, #28]
 8006d38:	e841 2300 	strex	r3, r2, [r1]
 8006d3c:	617b      	str	r3, [r7, #20]
   return(result);
 8006d3e:	697b      	ldr	r3, [r7, #20]
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d1e6      	bne.n	8006d12 <UART_RxISR_8BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	69db      	ldr	r3, [r3, #28]
 8006d4a:	f003 0310 	and.w	r3, r3, #16
 8006d4e:	2b10      	cmp	r3, #16
 8006d50:	d103      	bne.n	8006d5a <UART_RxISR_8BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	2210      	movs	r2, #16
 8006d58:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8006d60:	4619      	mov	r1, r3
 8006d62:	6878      	ldr	r0, [r7, #4]
 8006d64:	f7ff fa84 	bl	8006270 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006d68:	e00b      	b.n	8006d82 <UART_RxISR_8BIT+0x154>
        HAL_UART_RxCpltCallback(huart);
 8006d6a:	6878      	ldr	r0, [r7, #4]
 8006d6c:	f7f9 fd24 	bl	80007b8 <HAL_UART_RxCpltCallback>
}
 8006d70:	e007      	b.n	8006d82 <UART_RxISR_8BIT+0x154>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	699a      	ldr	r2, [r3, #24]
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	f042 0208 	orr.w	r2, r2, #8
 8006d80:	619a      	str	r2, [r3, #24]
}
 8006d82:	bf00      	nop
 8006d84:	3758      	adds	r7, #88	; 0x58
 8006d86:	46bd      	mov	sp, r7
 8006d88:	bd80      	pop	{r7, pc}

08006d8a <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8006d8a:	b580      	push	{r7, lr}
 8006d8c:	b096      	sub	sp, #88	; 0x58
 8006d8e:	af00      	add	r7, sp, #0
 8006d90:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8006d98:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006da0:	2b22      	cmp	r3, #34	; 0x22
 8006da2:	f040 8094 	bne.w	8006ece <UART_RxISR_16BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8006dac:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006db4:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 8006db6:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 8006dba:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8006dbe:	4013      	ands	r3, r2
 8006dc0:	b29a      	uxth	r2, r3
 8006dc2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006dc4:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006dca:	1c9a      	adds	r2, r3, #2
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006dd6:	b29b      	uxth	r3, r3
 8006dd8:	3b01      	subs	r3, #1
 8006dda:	b29a      	uxth	r2, r3
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006de8:	b29b      	uxth	r3, r3
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d177      	bne.n	8006ede <UART_RxISR_16BIT+0x154>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006df4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006df6:	e853 3f00 	ldrex	r3, [r3]
 8006dfa:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006dfc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006dfe:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006e02:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	461a      	mov	r2, r3
 8006e0a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006e0c:	643b      	str	r3, [r7, #64]	; 0x40
 8006e0e:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e10:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006e12:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006e14:	e841 2300 	strex	r3, r2, [r1]
 8006e18:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006e1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d1e6      	bne.n	8006dee <UART_RxISR_16BIT+0x64>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	3308      	adds	r3, #8
 8006e26:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e28:	6a3b      	ldr	r3, [r7, #32]
 8006e2a:	e853 3f00 	ldrex	r3, [r3]
 8006e2e:	61fb      	str	r3, [r7, #28]
   return(result);
 8006e30:	69fb      	ldr	r3, [r7, #28]
 8006e32:	f023 0301 	bic.w	r3, r3, #1
 8006e36:	64bb      	str	r3, [r7, #72]	; 0x48
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	3308      	adds	r3, #8
 8006e3e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006e40:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006e42:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e44:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006e46:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006e48:	e841 2300 	strex	r3, r2, [r1]
 8006e4c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006e4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d1e5      	bne.n	8006e20 <UART_RxISR_16BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	2220      	movs	r2, #32
 8006e58:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	2200      	movs	r2, #0
 8006e5e:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006e64:	2b01      	cmp	r3, #1
 8006e66:	d12e      	bne.n	8006ec6 <UART_RxISR_16BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	2200      	movs	r2, #0
 8006e6c:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	e853 3f00 	ldrex	r3, [r3]
 8006e7a:	60bb      	str	r3, [r7, #8]
   return(result);
 8006e7c:	68bb      	ldr	r3, [r7, #8]
 8006e7e:	f023 0310 	bic.w	r3, r3, #16
 8006e82:	647b      	str	r3, [r7, #68]	; 0x44
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	461a      	mov	r2, r3
 8006e8a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006e8c:	61bb      	str	r3, [r7, #24]
 8006e8e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e90:	6979      	ldr	r1, [r7, #20]
 8006e92:	69ba      	ldr	r2, [r7, #24]
 8006e94:	e841 2300 	strex	r3, r2, [r1]
 8006e98:	613b      	str	r3, [r7, #16]
   return(result);
 8006e9a:	693b      	ldr	r3, [r7, #16]
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d1e6      	bne.n	8006e6e <UART_RxISR_16BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	69db      	ldr	r3, [r3, #28]
 8006ea6:	f003 0310 	and.w	r3, r3, #16
 8006eaa:	2b10      	cmp	r3, #16
 8006eac:	d103      	bne.n	8006eb6 <UART_RxISR_16BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	2210      	movs	r2, #16
 8006eb4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8006ebc:	4619      	mov	r1, r3
 8006ebe:	6878      	ldr	r0, [r7, #4]
 8006ec0:	f7ff f9d6 	bl	8006270 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006ec4:	e00b      	b.n	8006ede <UART_RxISR_16BIT+0x154>
        HAL_UART_RxCpltCallback(huart);
 8006ec6:	6878      	ldr	r0, [r7, #4]
 8006ec8:	f7f9 fc76 	bl	80007b8 <HAL_UART_RxCpltCallback>
}
 8006ecc:	e007      	b.n	8006ede <UART_RxISR_16BIT+0x154>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	699a      	ldr	r2, [r3, #24]
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	f042 0208 	orr.w	r2, r2, #8
 8006edc:	619a      	str	r2, [r3, #24]
}
 8006ede:	bf00      	nop
 8006ee0:	3758      	adds	r7, #88	; 0x58
 8006ee2:	46bd      	mov	sp, r7
 8006ee4:	bd80      	pop	{r7, pc}

08006ee6 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006ee6:	b480      	push	{r7}
 8006ee8:	b083      	sub	sp, #12
 8006eea:	af00      	add	r7, sp, #0
 8006eec:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006eee:	bf00      	nop
 8006ef0:	370c      	adds	r7, #12
 8006ef2:	46bd      	mov	sp, r7
 8006ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ef8:	4770      	bx	lr
	...

08006efc <__libc_init_array>:
 8006efc:	b570      	push	{r4, r5, r6, lr}
 8006efe:	4e0d      	ldr	r6, [pc, #52]	; (8006f34 <__libc_init_array+0x38>)
 8006f00:	4c0d      	ldr	r4, [pc, #52]	; (8006f38 <__libc_init_array+0x3c>)
 8006f02:	1ba4      	subs	r4, r4, r6
 8006f04:	10a4      	asrs	r4, r4, #2
 8006f06:	2500      	movs	r5, #0
 8006f08:	42a5      	cmp	r5, r4
 8006f0a:	d109      	bne.n	8006f20 <__libc_init_array+0x24>
 8006f0c:	4e0b      	ldr	r6, [pc, #44]	; (8006f3c <__libc_init_array+0x40>)
 8006f0e:	4c0c      	ldr	r4, [pc, #48]	; (8006f40 <__libc_init_array+0x44>)
 8006f10:	f000 f820 	bl	8006f54 <_init>
 8006f14:	1ba4      	subs	r4, r4, r6
 8006f16:	10a4      	asrs	r4, r4, #2
 8006f18:	2500      	movs	r5, #0
 8006f1a:	42a5      	cmp	r5, r4
 8006f1c:	d105      	bne.n	8006f2a <__libc_init_array+0x2e>
 8006f1e:	bd70      	pop	{r4, r5, r6, pc}
 8006f20:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006f24:	4798      	blx	r3
 8006f26:	3501      	adds	r5, #1
 8006f28:	e7ee      	b.n	8006f08 <__libc_init_array+0xc>
 8006f2a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006f2e:	4798      	blx	r3
 8006f30:	3501      	adds	r5, #1
 8006f32:	e7f2      	b.n	8006f1a <__libc_init_array+0x1e>
 8006f34:	08006fdc 	.word	0x08006fdc
 8006f38:	08006fdc 	.word	0x08006fdc
 8006f3c:	08006fdc 	.word	0x08006fdc
 8006f40:	08006fe0 	.word	0x08006fe0

08006f44 <memset>:
 8006f44:	4402      	add	r2, r0
 8006f46:	4603      	mov	r3, r0
 8006f48:	4293      	cmp	r3, r2
 8006f4a:	d100      	bne.n	8006f4e <memset+0xa>
 8006f4c:	4770      	bx	lr
 8006f4e:	f803 1b01 	strb.w	r1, [r3], #1
 8006f52:	e7f9      	b.n	8006f48 <memset+0x4>

08006f54 <_init>:
 8006f54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f56:	bf00      	nop
 8006f58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006f5a:	bc08      	pop	{r3}
 8006f5c:	469e      	mov	lr, r3
 8006f5e:	4770      	bx	lr

08006f60 <_fini>:
 8006f60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f62:	bf00      	nop
 8006f64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006f66:	bc08      	pop	{r3}
 8006f68:	469e      	mov	lr, r3
 8006f6a:	4770      	bx	lr
