Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.72 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.73 secs
 
--> Reading design: LogicHealthcareSystem.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "LogicHealthcareSystem.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "LogicHealthcareSystem"
Output Format                      : NGC
Target Device                      : xc3s400-5-pq208

---- Source Options
Top Module Name                    : LogicHealthcareSystem
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../src/rtl/modules/comparator3bit.v" in library work
Compiling verilog file "../src/rtl/modules/MUX4_1.v" in library work
Module <comparator3bit> compiled
Compiling verilog file "../src/rtl/modules/Multiplier.v" in library work
Module <MUX4_1> compiled
Compiling verilog file "../src/rtl/modules/Comparator8Bit.v" in library work
Module <Multiplier> compiled
Compiling verilog file "../src/rtl/modules/Adder8bit.v" in library work
Module <Comparator8Bit> compiled
Module <Adder8bit> compiled
Compiling verilog file "../src/rtl/modules/TemperatureCalculator.v" in library work
Module <Carry> compiled
Compiling verilog file "../src/rtl/modules/TemperatureAnalyzer.v" in library work
Module <TemperatureCalculator> compiled
Compiling verilog file "../src/rtl/modules/PressureAnalyzer.v" in library work
Module <TemperatureAnalyzer> compiled
Compiling verilog file "../src/rtl/modules/ParityErrorChecker.v" in library work
Module <PressureAnalyzer> compiled
Compiling verilog file "../src/rtl/modules/BloodTypeClassification.v" in library work
Module <ParityErrorChecker> compiled
Compiling verilog file "../src/rtl/modules/BloodPHAnalyzer.v" in library work
Module <BloodTypeClassification> compiled
Compiling verilog file "../src/rtl/modules/TemperatureAbnormalityDetector.v" in library work
Module <BloodPHAnalyzer> compiled
Compiling verilog file "../src/rtl/modules/Register7Bit.v" in library work
Module <TemperatureAbnormalityDetector> compiled
Compiling verilog file "../src/rtl/modules/PressureAbnormalityDetector.v" in library work
Module <Register7Bit> compiled
Compiling verilog file "../src/rtl/modules/InformationController.v" in library work
Module <PressureAbnormalityDetector> compiled
Compiling verilog file "../src/rtl/modules/FallingDetector.v" in library work
Module <InformationController> compiled
Compiling verilog file "../src/rtl/modules/BloodAbnormalityDetector.v" in library work
Module <FallingDetector> compiled
Compiling verilog file "../src/rtl/modules/NervousShockDetector.v" in library work
Module <BloodAbnormalityDetector> compiled
Compiling verilog file "../src/rtl/modules/LogicHealthcareSystemController.v" in library work
Module <NervousShockDetector> compiled
Compiling verilog file "../src/rtl/modules/HealthcareSystemFirstPhase.v" in library work
Module <LogicHealthcareSystemController> compiled
Compiling verilog file "../src/rtl/modules/ConfigurationUnit.v" in library work
Module <HealthcareSystemFirstPhase> compiled
Compiling verilog file "../src/rtl/modules/LogicHealthcareSystem.v" in library work
Module <ConfigurationUnit> compiled
Module <LogicHealthcareSystem> compiled
No errors in compilation
Analysis of file <"LogicHealthcareSystem.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <LogicHealthcareSystem> in library <work>.

Analyzing hierarchy for module <HealthcareSystemFirstPhase> in library <work>.

Analyzing hierarchy for module <NervousShockDetector> in library <work> with parameters.
	a = "00000"
	b = "00001"
	c = "00010"
	d = "00011"
	e = "00100"
	f = "00101"
	g = "00110"
	h = "00111"
	i = "01000"
	j = "01001"
	k = "01010"
	l = "01011"
	m = "01100"
	n = "01101"
	o = "01110"
	p = "01111"
	q = "10000"
	r = "10001"

Analyzing hierarchy for module <ConfigurationUnit> in library <work>.

Analyzing hierarchy for module <LogicHealthcareSystemController> in library <work>.

Analyzing hierarchy for module <PressureAbnormalityDetector> in library <work>.

Analyzing hierarchy for module <BloodAbnormalityDetector> in library <work>.

Analyzing hierarchy for module <FallingDetector> in library <work>.

Analyzing hierarchy for module <TemperatureAbnormalityDetector> in library <work>.

Analyzing hierarchy for module <Register7Bit> in library <work>.

Analyzing hierarchy for module <InformationController> in library <work> with parameters.
	S0 = "000"
	S1 = "001"
	S2 = "101"
	S3 = "111"

Analyzing hierarchy for module <ParityErrorChecker> in library <work>.

Analyzing hierarchy for module <PressureAnalyzer> in library <work>.

Analyzing hierarchy for module <BloodPHAnalyzer> in library <work>.

Analyzing hierarchy for module <BloodTypeClassification> in library <work>.

Analyzing hierarchy for module <Comparator8Bit> in library <work>.

Analyzing hierarchy for module <TemperatureCalculator> in library <work>.

Analyzing hierarchy for module <TemperatureAnalyzer> in library <work>.

Analyzing hierarchy for module <MUX4_1> in library <work>.

Analyzing hierarchy for module <comparator3bit> in library <work>.

Analyzing hierarchy for module <Multiplier> in library <work>.

Analyzing hierarchy for module <Adder8bit> in library <work>.

Analyzing hierarchy for module <Carry> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <LogicHealthcareSystem>.
WARNING:Xst:852 - "../src/rtl/modules/LogicHealthcareSystem.v" line 89: Unconnected input port 'inputData' of instance 'ConfigurationUnit' is tied to GND.
Module <LogicHealthcareSystem> is correct for synthesis.
 
Analyzing module <HealthcareSystemFirstPhase> in library <work>.
Module <HealthcareSystemFirstPhase> is correct for synthesis.
 
Analyzing module <PressureAbnormalityDetector> in library <work>.
Module <PressureAbnormalityDetector> is correct for synthesis.
 
Analyzing module <ParityErrorChecker> in library <work>.
Module <ParityErrorChecker> is correct for synthesis.
 
Analyzing module <PressureAnalyzer> in library <work>.
Module <PressureAnalyzer> is correct for synthesis.
 
Analyzing module <BloodAbnormalityDetector> in library <work>.
Module <BloodAbnormalityDetector> is correct for synthesis.
 
Analyzing module <BloodPHAnalyzer> in library <work>.
Module <BloodPHAnalyzer> is correct for synthesis.
 
Analyzing module <Comparator8Bit> in library <work>.
Module <Comparator8Bit> is correct for synthesis.
 
Analyzing module <comparator3bit> in library <work>.
Module <comparator3bit> is correct for synthesis.
 
Analyzing module <BloodTypeClassification> in library <work>.
Module <BloodTypeClassification> is correct for synthesis.
 
Analyzing module <MUX4_1> in library <work>.
Module <MUX4_1> is correct for synthesis.
 
Analyzing module <FallingDetector> in library <work>.
Module <FallingDetector> is correct for synthesis.
 
Analyzing module <TemperatureAbnormalityDetector> in library <work>.
Module <TemperatureAbnormalityDetector> is correct for synthesis.
 
Analyzing module <TemperatureCalculator> in library <work>.
Module <TemperatureCalculator> is correct for synthesis.
 
Analyzing module <Multiplier> in library <work>.
Module <Multiplier> is correct for synthesis.
 
Analyzing module <Adder8bit> in library <work>.
Module <Adder8bit> is correct for synthesis.
 
Analyzing module <Carry> in library <work>.
Module <Carry> is correct for synthesis.
 
Analyzing module <TemperatureAnalyzer> in library <work>.
Module <TemperatureAnalyzer> is correct for synthesis.
 
Analyzing module <NervousShockDetector> in library <work>.
	a = 5'b00000
	b = 5'b00001
	c = 5'b00010
	d = 5'b00011
	e = 5'b00100
	f = 5'b00101
	g = 5'b00110
	h = 5'b00111
	i = 5'b01000
	j = 5'b01001
	k = 5'b01010
	l = 5'b01011
	m = 5'b01100
	n = 5'b01101
	o = 5'b01110
	p = 5'b01111
	q = 5'b10000
	r = 5'b10001
Module <NervousShockDetector> is correct for synthesis.
 
Analyzing module <ConfigurationUnit> in library <work>.
Module <ConfigurationUnit> is correct for synthesis.
 
Analyzing module <Register7Bit> in library <work>.
Module <Register7Bit> is correct for synthesis.
 
Analyzing module <InformationController> in library <work>.
	S0 = 3'b000
	S1 = 3'b001
	S2 = 3'b101
	S3 = 3'b111
Module <InformationController> is correct for synthesis.
 
Analyzing module <LogicHealthcareSystemController> in library <work>.
Module <LogicHealthcareSystemController> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <NervousShockDetector>.
    Related source file is "../src/rtl/modules/NervousShockDetector.v".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 18                                             |
    | Transitions        | 35                                             |
    | Inputs             | 1                                              |
    | Outputs            | 18                                             |
    | Clock              | clock                     (rising_edge)        |
    | Power Up State     | 00000                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit register for signal <nervousAbnormality>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 D-type flip-flop(s).
Unit <NervousShockDetector> synthesized.


Synthesizing Unit <LogicHealthcareSystemController>.
    Related source file is "../src/rtl/modules/LogicHealthcareSystemController.v".
    Found 3-bit register for signal <abnormaliryWarning>.
    Found 3-bit adder for signal <sum>.
    Found 2-bit adder for signal <sum$addsub0001> created at line 39.
    Found 1-bit adder carry out for signal <sum$addsub0003> created at line 39.
    Found 2-bit adder carry out for signal <sum$addsub0004> created at line 39.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
Unit <LogicHealthcareSystemController> synthesized.


Synthesizing Unit <ParityErrorChecker>.
    Related source file is "../src/rtl/modules/ParityErrorChecker.v".
    Found 1-bit xor6 for signal <error>.
    Summary:
	inferred   1 Xor(s).
Unit <ParityErrorChecker> synthesized.


Synthesizing Unit <PressureAnalyzer>.
    Related source file is "../src/rtl/modules/PressureAnalyzer.v".
WARNING:Xst:646 - Signal <pNot2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pNot0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <and4> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <PressureAnalyzer> synthesized.


Synthesizing Unit <comparator3bit>.
    Related source file is "../src/rtl/modules/comparator3bit.v".
    Found 1-bit xor2 for signal <c_0$xor0000>.
    Found 1-bit xor2 for signal <c_1$xor0000>.
    Found 1-bit xor2 for signal <c_2$xor0000>.
Unit <comparator3bit> synthesized.


Synthesizing Unit <MUX4_1>.
    Related source file is "../src/rtl/modules/MUX4_1.v".
Unit <MUX4_1> synthesized.


Synthesizing Unit <TemperatureAnalyzer>.
    Related source file is "../src/rtl/modules/TemperatureAnalyzer.v".
    Found 8-bit comparator greater for signal <temperatureAbnormality$cmp_gt0000> created at line 25.
    Found 8-bit comparator less for signal <temperatureAbnormality$cmp_lt0000> created at line 25.
    Summary:
	inferred   2 Comparator(s).
Unit <TemperatureAnalyzer> synthesized.


Synthesizing Unit <Multiplier>.
    Related source file is "../src/rtl/modules/Multiplier.v".
    Found 4x4-bit multiplier for signal <C>.
    Summary:
	inferred   1 Multiplier(s).
Unit <Multiplier> synthesized.


Synthesizing Unit <Carry>.
    Related source file is "../src/rtl/modules/Adder8bit.v".
    Found 1-bit xor2 for signal <out2>.
    Found 1-bit xor2 for signal <out6>.
Unit <Carry> synthesized.


Synthesizing Unit <Register7Bit>.
    Related source file is "../src/rtl/modules/Register7Bit.v".
    Found 7-bit register for signal <data>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <Register7Bit> synthesized.


Synthesizing Unit <InformationController>.
    Related source file is "../src/rtl/modules/InformationController.v".
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 1                                              |
    | Clock              | clock                     (rising_edge)        |
    | Reset              | request                   (negative)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <writeRegP>.
    Found 1-bit register for signal <writeRegQ>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 D-type flip-flop(s).
Unit <InformationController> synthesized.


Synthesizing Unit <ConfigurationUnit>.
    Related source file is "../src/rtl/modules/ConfigurationUnit.v".
Unit <ConfigurationUnit> synthesized.


Synthesizing Unit <PressureAbnormalityDetector>.
    Related source file is "../src/rtl/modules/PressureAbnormalityDetector.v".
Unit <PressureAbnormalityDetector> synthesized.


Synthesizing Unit <BloodTypeClassification>.
    Related source file is "../src/rtl/modules/BloodTypeClassification.v".
Unit <BloodTypeClassification> synthesized.


Synthesizing Unit <Comparator8Bit>.
    Related source file is "../src/rtl/modules/Comparator8Bit.v".
WARNING:Xst:1305 - Output <pGreaterThanQ> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <pGraterGreaterThanQ> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <Comparator8Bit> synthesized.


Synthesizing Unit <Adder8bit>.
    Related source file is "../src/rtl/modules/Adder8bit.v".
Unit <Adder8bit> synthesized.


Synthesizing Unit <FallingDetector>.
    Related source file is "../src/rtl/modules/FallingDetector.v".
Unit <FallingDetector> synthesized.


Synthesizing Unit <BloodPHAnalyzer>.
    Related source file is "../src/rtl/modules/BloodPHAnalyzer.v".
WARNING:Xst:646 - Signal <l6> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <l5> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <g9> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <g10> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <e9> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <e6> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <e5> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <e10> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <BloodPHAnalyzer> synthesized.


Synthesizing Unit <TemperatureCalculator>.
    Related source file is "../src/rtl/modules/TemperatureCalculator.v".
WARNING:Xst:646 - Signal <res<2:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <co> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <TemperatureCalculator> synthesized.


Synthesizing Unit <BloodAbnormalityDetector>.
    Related source file is "../src/rtl/modules/BloodAbnormalityDetector.v".
Unit <BloodAbnormalityDetector> synthesized.


Synthesizing Unit <TemperatureAbnormalityDetector>.
    Related source file is "../src/rtl/modules/TemperatureAbnormalityDetector.v".
Unit <TemperatureAbnormalityDetector> synthesized.


Synthesizing Unit <HealthcareSystemFirstPhase>.
    Related source file is "../src/rtl/modules/HealthcareSystemFirstPhase.v".
Unit <HealthcareSystemFirstPhase> synthesized.


Synthesizing Unit <LogicHealthcareSystem>.
    Related source file is "../src/rtl/modules/LogicHealthcareSystem.v".
WARNING:Xst:647 - Input <data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <LogicHealthcareSystem> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 4x4-bit multiplier                                    : 1
# Adders/Subtractors                                   : 4
 1-bit adder carry out                                 : 1
 2-bit adder                                           : 1
 2-bit adder carry out                                 : 1
 3-bit adder                                           : 1
# Registers                                            : 6
 1-bit register                                        : 2
 2-bit register                                        : 1
 3-bit register                                        : 1
 7-bit register                                        : 2
# Comparators                                          : 2
 8-bit comparator greater                              : 1
 8-bit comparator less                                 : 1
# Xors                                                 : 62
 1-bit xor2                                            : 61
 1-bit xor6                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <ConfigurationUnit/InformationControllerUnit/state/FSM> on signal <state[1:4]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 0001
 001   | 0010
 101   | 0100
 111   | 1000
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <NervousShockDetectorUnit/state/FSM> on signal <state[1:18]> with one-hot encoding.
-----------------------------
 State | Encoding
-----------------------------
 00000 | 000000000000000001
 00001 | 000000000000000010
 00010 | 000000000000000100
 00011 | 000000000000001000
 00100 | 000000000000100000
 00101 | 000000000001000000
 00110 | 000000000010000000
 00111 | 000000000100000000
 01000 | 000000010000000000
 01001 | 000000100000000000
 01010 | 000000001000000000
 01011 | 000001000000000000
 01100 | 000000000000010000
 01101 | 000010000000000000
 01110 | 000100000000000000
 01111 | 001000000000000000
 10000 | 010000000000000000
 10001 | 100000000000000000
-----------------------------
WARNING:Xst:1290 - Hierarchical block <cmp1> is unconnected in block <c1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <cmp2> is unconnected in block <c1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <cmp3> is unconnected in block <c1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <cmp1> is unconnected in block <c2>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <cmp2> is unconnected in block <c2>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <cmp3> is unconnected in block <c2>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <BloodPHAnalyzerUnit> is unconnected in block <BloodAbnormalityDetectorUnit>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <BloodTypeClassificationUnit> is unconnected in block <BloodAbnormalityDetectorUnit>.
   It will be removed from the design.
WARNING:Xst:1710 - FF/Latch <data_0> (without init value) has a constant value of 0 in block <RegisterP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_1> (without init value) has a constant value of 0 in block <RegisterP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_2> (without init value) has a constant value of 0 in block <RegisterP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_3> (without init value) has a constant value of 0 in block <RegisterP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_4> (without init value) has a constant value of 0 in block <RegisterP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_5> (without init value) has a constant value of 0 in block <RegisterP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_6> (without init value) has a constant value of 0 in block <RegisterP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_0> (without init value) has a constant value of 0 in block <RegisterQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_1> (without init value) has a constant value of 0 in block <RegisterQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_2> (without init value) has a constant value of 0 in block <RegisterQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_3> (without init value) has a constant value of 0 in block <RegisterQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_4> (without init value) has a constant value of 0 in block <RegisterQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_5> (without init value) has a constant value of 0 in block <RegisterQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_6> (without init value) has a constant value of 0 in block <RegisterQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <writeRegQ> (without init value) has a constant value of 0 in block <InformationControllerUnit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <writeRegP> (without init value) has a constant value of 1 in block <InformationControllerUnit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <nervousAbnormality_1> of sequential type is unconnected in block <NervousShockDetectorUnit>.
WARNING:Xst:1290 - Hierarchical block <InformationControllerUnit> is unconnected in block <ConfigurationUnit>.
   It will be removed from the design.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# Multipliers                                          : 1
 4x4-bit multiplier                                    : 1
# Adders/Subtractors                                   : 4
 1-bit adder carry out                                 : 1
 2-bit adder                                           : 1
 2-bit adder carry out                                 : 1
 3-bit adder                                           : 1
# Registers                                            : 21
 Flip-Flops                                            : 21
# Comparators                                          : 2
 8-bit comparator greater                              : 1
 8-bit comparator less                                 : 1
# Xors                                                 : 62
 1-bit xor2                                            : 61
 1-bit xor6                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <writeRegP> (without init value) has a constant value of 1 in block <InformationController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <writeRegQ> (without init value) has a constant value of 0 in block <InformationController>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <ConfigurationUnit/RegisterP/data_0> in Unit <LogicHealthcareSystem> is equivalent to the following 6 FFs/Latches, which will be removed : <ConfigurationUnit/RegisterP/data_1> <ConfigurationUnit/RegisterP/data_2> <ConfigurationUnit/RegisterP/data_3> <ConfigurationUnit/RegisterP/data_4> <ConfigurationUnit/RegisterP/data_5> <ConfigurationUnit/RegisterP/data_6> 
INFO:Xst:2261 - The FF/Latch <ConfigurationUnit/RegisterQ/data_0> in Unit <LogicHealthcareSystem> is equivalent to the following 6 FFs/Latches, which will be removed : <ConfigurationUnit/RegisterQ/data_1> <ConfigurationUnit/RegisterQ/data_2> <ConfigurationUnit/RegisterQ/data_3> <ConfigurationUnit/RegisterQ/data_4> <ConfigurationUnit/RegisterQ/data_5> <ConfigurationUnit/RegisterQ/data_6> 
WARNING:Xst:1710 - FF/Latch <ConfigurationUnit/RegisterP/data_0> (without init value) has a constant value of 0 in block <LogicHealthcareSystem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ConfigurationUnit/RegisterQ/data_0> (without init value) has a constant value of 0 in block <LogicHealthcareSystem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <NervousShockDetectorUnit/nervousAbnormality_1> of sequential type is unconnected in block <LogicHealthcareSystem>.

Optimizing unit <LogicHealthcareSystem> ...

Optimizing unit <Adder8bit> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block LogicHealthcareSystem, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 22
 Flip-Flops                                            : 22

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : LogicHealthcareSystem.ngr
Top Level Output File Name         : LogicHealthcareSystem
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 88

Cell Usage :
# BELS                             : 46
#      GND                         : 1
#      LUT2                        : 9
#      LUT3                        : 9
#      LUT3_L                      : 2
#      LUT4                        : 23
#      LUT4_L                      : 1
#      VCC                         : 1
# FlipFlops/Latches                : 22
#      FD                          : 12
#      FDR                         : 4
#      FDRS                        : 3
#      FDRSE                       : 1
#      FDS                         : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 62
#      IBUF                        : 39
#      OBUF                        : 23
# MULTs                            : 1
#      MULT18X18                   : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400pq208-5 

 Number of Slices:                       25  out of   3584     0%  
 Number of Slice Flip Flops:             22  out of   7168     0%  
 Number of 4 input LUTs:                 44  out of   7168     0%  
 Number of IOs:                          88
 Number of bonded IOBs:                  63  out of    141    44%  
 Number of MULT18X18s:                    1  out of     16     6%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 22    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 4.860ns (Maximum Frequency: 205.776MHz)
   Minimum input arrival time before clock: 13.043ns
   Maximum output required time after clock: 6.318ns
   Maximum combinational path delay: 17.238ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 4.860ns (frequency: 205.776MHz)
  Total number of paths / destination ports: 58 / 28
-------------------------------------------------------------------------
Delay:               4.860ns (Levels of Logic = 3)
  Source:            NervousShockDetectorUnit/state_FSM_FFd4 (FF)
  Destination:       NervousShockDetectorUnit/nervousAbnormality_0 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: NervousShockDetectorUnit/state_FSM_FFd4 to NervousShockDetectorUnit/nervousAbnormality_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.626   1.066  NervousShockDetectorUnit/state_FSM_FFd4 (NervousShockDetectorUnit/state_FSM_FFd4)
     LUT4:I0->O            1   0.479   0.851  NervousShockDetectorUnit/nervousAbnormality_mux0000<1>90 (NervousShockDetectorUnit/nervousAbnormality_mux0000<1>90)
     LUT2:I1->O            1   0.479   0.704  NervousShockDetectorUnit/nervousAbnormality_mux0000<1>91 (NervousShockDetectorUnit/nervousAbnormality_mux0000<1>91)
     LUT4:I3->O            1   0.479   0.000  NervousShockDetectorUnit/nervousAbnormality_mux0000<1>104 (NervousShockDetectorUnit/nervousAbnormality_mux0000<1>104)
     FDS:D                     0.176          NervousShockDetectorUnit/nervousAbnormality_0
    ----------------------------------------
    Total                      4.860ns (2.239ns logic, 2.621ns route)
                                       (46.1% logic, 53.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 730 / 22
-------------------------------------------------------------------------
Offset:              13.043ns (Levels of Logic = 9)
  Source:            tempSensorValue<3> (PAD)
  Destination:       LogicHealthcareSystemControllerUnit/abnormaliryWarning_0 (FF)
  Destination Clock: clock rising

  Data Path: tempSensorValue<3> to LogicHealthcareSystemControllerUnit/abnormaliryWarning_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.715   0.681  tempSensorValue_3_IBUF (tempSensorValue_3_IBUF)
     MULT18X18:A3->P4      2   1.974   1.040  HealthcareSystemFirstPhaseUnit/TemperatureAbnormalityDetectorUnit/TemperatureCalculatorUnit/m/Mmult_C (HealthcareSystemFirstPhaseUnit/TemperatureAbnormalityDetectorUnit/TemperatureCalculatorUnit/res<4>)
     LUT4:I0->O            2   0.479   0.804  HealthcareSystemFirstPhaseUnit/TemperatureAbnormalityDetectorUnit/TemperatureCalculatorUnit/a/c3/Mxor_out6_Result21 (HealthcareSystemFirstPhaseUnit/TemperatureAbnormalityDetectorUnit/TemperatureCalculatorUnit/a/N6)
     LUT3:I2->O            3   0.479   0.941  HealthcareSystemFirstPhaseUnit/TemperatureAbnormalityDetectorUnit/TemperatureCalculatorUnit/a/c3/out41 (HealthcareSystemFirstPhaseUnit/TemperatureAbnormalityDetectorUnit/TemperatureCalculatorUnit/a/cx2)
     LUT3:I1->O            2   0.479   1.040  HealthcareSystemFirstPhaseUnit/TemperatureAbnormalityDetectorUnit/TemperatureCalculatorUnit/a/c5/Mxor_out6_Result11 (HealthcareSystemFirstPhaseUnit/TemperatureAbnormalityDetectorUnit/TemperatureCalculatorUnit/a/N2)
     LUT4:I0->O            1   0.479   0.740  HealthcareSystemFirstPhaseUnit/TemperatureAbnormalityDetectorUnit/TemperatureAnalyzerUnit/temperatureAbnormality225_SW0_SW0 (N9)
     LUT3:I2->O            1   0.479   0.740  HealthcareSystemFirstPhaseUnit/TemperatureAbnormalityDetectorUnit/TemperatureAnalyzerUnit/temperatureAbnormality225_SW0 (N5)
     LUT4:I2->O            4   0.479   0.838  HealthcareSystemFirstPhaseUnit/TemperatureAbnormalityDetectorUnit/TemperatureAnalyzerUnit/temperatureAbnormality225 (abnormaliryVector_1_OBUF)
     LUT4:I2->O            1   0.479   0.000  LogicHealthcareSystemControllerUnit/Madd_sum_addsub0004_xor<0>11 (LogicHealthcareSystemControllerUnit/sum<0>)
     FD:D                      0.176          LogicHealthcareSystemControllerUnit/abnormaliryWarning_0
    ----------------------------------------
    Total                     13.043ns (6.218ns logic, 6.825ns route)
                                       (47.7% logic, 52.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              6.318ns (Levels of Logic = 1)
  Source:            NervousShockDetectorUnit/nervousAbnormality_0 (FF)
  Destination:       abnormaliryVector<0> (PAD)
  Source Clock:      clock rising

  Data Path: NervousShockDetectorUnit/nervousAbnormality_0 to abnormaliryVector<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              5   0.626   0.783  NervousShockDetectorUnit/nervousAbnormality_0 (NervousShockDetectorUnit/nervousAbnormality_0)
     OBUF:I->O                 4.909          abnormaliryVector_0_OBUF (abnormaliryVector<0>)
    ----------------------------------------
    Total                      6.318ns (5.535ns logic, 0.783ns route)
                                       (87.6% logic, 12.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 237 / 3
-------------------------------------------------------------------------
Delay:               17.238ns (Levels of Logic = 9)
  Source:            tempSensorValue<3> (PAD)
  Destination:       abnormaliryVector<1> (PAD)

  Data Path: tempSensorValue<3> to abnormaliryVector<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.715   0.681  tempSensorValue_3_IBUF (tempSensorValue_3_IBUF)
     MULT18X18:A3->P4      2   1.974   1.040  HealthcareSystemFirstPhaseUnit/TemperatureAbnormalityDetectorUnit/TemperatureCalculatorUnit/m/Mmult_C (HealthcareSystemFirstPhaseUnit/TemperatureAbnormalityDetectorUnit/TemperatureCalculatorUnit/res<4>)
     LUT4:I0->O            2   0.479   0.804  HealthcareSystemFirstPhaseUnit/TemperatureAbnormalityDetectorUnit/TemperatureCalculatorUnit/a/c3/Mxor_out6_Result21 (HealthcareSystemFirstPhaseUnit/TemperatureAbnormalityDetectorUnit/TemperatureCalculatorUnit/a/N6)
     LUT3:I2->O            3   0.479   0.941  HealthcareSystemFirstPhaseUnit/TemperatureAbnormalityDetectorUnit/TemperatureCalculatorUnit/a/c3/out41 (HealthcareSystemFirstPhaseUnit/TemperatureAbnormalityDetectorUnit/TemperatureCalculatorUnit/a/cx2)
     LUT3:I1->O            2   0.479   1.040  HealthcareSystemFirstPhaseUnit/TemperatureAbnormalityDetectorUnit/TemperatureCalculatorUnit/a/c5/Mxor_out6_Result11 (HealthcareSystemFirstPhaseUnit/TemperatureAbnormalityDetectorUnit/TemperatureCalculatorUnit/a/N2)
     LUT4:I0->O            1   0.479   0.740  HealthcareSystemFirstPhaseUnit/TemperatureAbnormalityDetectorUnit/TemperatureAnalyzerUnit/temperatureAbnormality225_SW0_SW0 (N9)
     LUT3:I2->O            1   0.479   0.740  HealthcareSystemFirstPhaseUnit/TemperatureAbnormalityDetectorUnit/TemperatureAnalyzerUnit/temperatureAbnormality225_SW0 (N5)
     LUT4:I2->O            4   0.479   0.779  HealthcareSystemFirstPhaseUnit/TemperatureAbnormalityDetectorUnit/TemperatureAnalyzerUnit/temperatureAbnormality225 (abnormaliryVector_1_OBUF)
     OBUF:I->O                 4.909          abnormaliryVector_1_OBUF (abnormaliryVector<1>)
    ----------------------------------------
    Total                     17.238ns (10.472ns logic, 6.766ns route)
                                       (60.7% logic, 39.3% route)

=========================================================================


Total REAL time to Xst completion: 18.00 secs
Total CPU time to Xst completion: 18.04 secs
 
--> 

Total memory usage is 4521988 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   51 (   0 filtered)
Number of infos    :    2 (   0 filtered)

