// Seed: 430730210
module module_0 (
    input  uwire id_0,
    output tri1  id_1,
    output wire  id_2,
    output wand  id_3,
    input  tri0  id_4,
    input  tri   id_5,
    input  uwire id_6
);
  tri0 id_8;
  assign id_8 = -1;
  logic id_9 = 1'd0;
endmodule
module module_1 #(
    parameter id_0 = 32'd39,
    parameter id_3 = 32'd43
) (
    input  tri  _id_0,
    output tri1 id_1,
    input  tri0 id_2,
    input  wand _id_3
);
  logic [id_0  ==  id_3 : 1] id_5 = 1;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_1,
      id_2,
      id_2,
      id_2
  );
  assign modCall_1.id_1 = 0;
endmodule
