// Seed: 2762471619
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  id_15(
      id_3.min, -1, id_10 - 1
  );
  assign id_6 = id_5;
  wire id_16, id_17, id_18;
  assign id_12 = -1;
  assign id_13 = (id_2);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  always @(negedge 1 - (1)) if (-1'b0) id_4 <= id_3;
  module_0 modCall_1 (
      id_1,
      id_6,
      id_6,
      id_5,
      id_6,
      id_6,
      id_2,
      id_2,
      id_6,
      id_6,
      id_2,
      id_5,
      id_5,
      id_5
  );
endmodule
