<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml top_embed_preroute.twx top_embed_map.ncd -o
top_embed_preroute.twr top_embed.pcf -ucf
/home/ise/Machine_VB/embed/ucf/embed.ucf

</twCmdLine><twDesign>top_embed_map.ncd</twDesign><twDesignPath>top_embed_map.ncd</twDesignPath><twPCF>top_embed.pcf</twPCF><twPcfPath>top_embed.pcf</twPcfPath><twDevInfo arch="spartan3a" pkg="vq100"><twDevName>xc3s50a</twDevName><twSpeedGrade>-4</twSpeedGrade><twSpeedVer>PRODUCTION 1.42 2013-10-13</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3284 - This timing report was generated using estimated delay information.  For accurate numbers, please refer to the post Place and Route timing report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twInfo anchorID="6">INFO:Timing:3390 - This architecture does not support a default System Jitter value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock Uncertainty calculation.</twInfo><twInfo anchorID="7">INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 'Phase Error' calculations, these terms will be zero in the Clock Uncertainty calculation.  Please make appropriate modification to SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase Error.</twInfo><twBody><twVerboseRpt><twConst anchorID="8" twConstType="PATHBLOCK" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_D2_TO_T2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICEL.G3), 1 path
</twPathRptBanner><twPathRpt anchorID="9"><twUnconstPath anchorID="10" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.318</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>3.315</twDel><twSUTime>1.003</twSUTime><twTotPathDel>4.318</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="10"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICEL.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICEL.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICEL.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.924</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twBEL></twPathDel><twPathDel><twSite>SLICEL.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twBEL></twPathDel><twPathDel><twSite>SLICEL.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twComp></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">1.003</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O58_F</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O58</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>3.918</twLogDel><twRouteDel>0.400</twRouteDel><twTotDel>4.318</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>90.7</twPctLog><twPctRoute>9.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICEL.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="11"><twUnconstPath anchorID="12" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.862</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twDel>1.548</twDel><twSUTime>0.314</twSUTime><twTotPathDel>1.862</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="10"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICEL.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICEL.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICEL.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twBEL></twPathDel><twLogDel>1.662</twLogDel><twRouteDel>0.200</twRouteDel><twTotDel>1.862</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>89.3</twPctLog><twPctRoute>10.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICEL.F1), 1 path
</twPathRptBanner><twPathRpt anchorID="13"><twUnconstPath anchorID="14" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.527</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twDel>0.805</twDel><twSUTime>0.722</twSUTime><twTotPathDel>1.527</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="10"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICEL.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICEL.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>1.427</twLogDel><twRouteDel>0.100</twRouteDel><twTotDel>1.527</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>93.5</twPctLog><twPctRoute>6.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_D2_TO_T2_ila_pro_0_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICEL.F1), 1 path
</twPathRptBanner><twPathRpt anchorID="15"><twUnconstPath anchorID="16" twDataPathType="twDataPathMinDelay" ><twTotDel>1.130</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twDel>0.664</twDel><twSUTime>-0.466</twSUTime><twTotPathDel>1.130</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="10"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICEL.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICEL.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICEL.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twRising">0.466</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>1.030</twLogDel><twRouteDel>0.100</twRouteDel><twTotDel>1.130</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>91.2</twPctLog><twPctRoute>8.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICEL.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="17"><twUnconstPath anchorID="18" twDataPathType="twDataPathMinDelay" ><twTotDel>1.418</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twDel>1.278</twDel><twSUTime>-0.140</twSUTime><twTotPathDel>1.418</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="10"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICEL.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICEL.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICEL.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICEL.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.140</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twBEL></twPathDel><twLogDel>1.218</twLogDel><twRouteDel>0.200</twRouteDel><twTotDel>1.418</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>85.9</twPctLog><twPctRoute>14.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICEL.G3), 1 path
</twPathRptBanner><twPathRpt anchorID="19"><twUnconstPath anchorID="20" twDataPathType="twDataPathMinDelay" ><twTotDel>3.422</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.731</twDel><twSUTime>-0.691</twSUTime><twTotPathDel>3.422</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="10"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICEL.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICEL.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICEL.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.739</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twBEL></twPathDel><twPathDel><twSite>SLICEL.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twBEL></twPathDel><twPathDel><twSite>SLICEL.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICEL.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twRising">0.691</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O58_F</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O58</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>3.022</twLogDel><twRouteDel>0.400</twRouteDel><twTotDel>3.422</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>88.3</twPctLog><twPctRoute>11.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="21" twConstType="PATHBLOCK" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J2_TO_D2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="22" twConstType="PATHBLOCK" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J3_TO_D2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="23" twConstType="PATHBLOCK" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J4_TO_D2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>11</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICEL.CLK), 11 paths
</twPathRptBanner><twPathRpt anchorID="24"><twUnconstPath anchorID="25" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.187</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>2.187</twTotPathDel><twDetPath maxSiteLen="10"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICEL.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICEL.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;15&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICEL.G3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>1.887</twLogDel><twRouteDel>0.300</twRouteDel><twTotDel>2.187</twTotDel><twPctLog>86.3</twPctLog><twPctRoute>13.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="26"><twUnconstPath anchorID="27" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.187</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>2.187</twTotPathDel><twDetPath maxSiteLen="10"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICEL.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICEL.G2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>icon_control0&lt;4&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICEL.G4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>1.887</twLogDel><twRouteDel>0.300</twRouteDel><twTotDel>2.187</twTotDel><twPctLog>86.3</twPctLog><twPctRoute>13.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="28"><twUnconstPath anchorID="29" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.187</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>2.187</twTotPathDel><twDetPath maxSiteLen="10"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICEL.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICEL.G2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;15&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICEL.G3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>1.887</twLogDel><twRouteDel>0.300</twRouteDel><twTotDel>2.187</twTotDel><twPctLog>86.3</twPctLog><twPctRoute>13.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="30" twConstType="PATHDELAY" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>0.994</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICEL.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathFromToDelay"><twSlack>14.006</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twTotPathDel>0.994</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="10"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICEL.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICEL.BY</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.894</twLogDel><twRouteDel>0.100</twRouteDel><twTotDel>0.994</twTotDel><twDestClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twDestClk><twPctLog>89.9</twPctLog><twPctRoute>10.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICEL.BY), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="33"><twSlack>0.704</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="10"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICEL.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.464</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICEL.BY</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICEL.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.140</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.604</twLogDel><twRouteDel>0.100</twRouteDel><twTotDel>0.704</twTotDel><twDestClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twDestClk><twPctLog>85.8</twPctLog><twPctRoute>14.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="34" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="TIMESPEC TS_sys_clk = PERIOD &quot;sys_clk&quot; 83.333000 ns HIGH 50%;" ScopeName="">TS_sys_clk = PERIOD TIMEGRP &quot;sys_clk&quot; 83.333 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>20.000</twMinPer></twConstHead><twPinLimitRpt anchorID="35"><twPinLimitBanner>Component Switching Limit Checks: TS_sys_clk = PERIOD TIMEGRP &quot;sys_clk&quot; 83.333 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="36" type="MINPERIOD" name="" slack="17.831" period="20.833" constraintValue="20.833" deviceLimit="3.002" freqLimit="333.111" physResource="clk_wizard_instance/DCM_SP_INST/CLKFX" logResource="clk_wizard_instance/DCM_SP_INST/CLKFX" locationPin="DCM.CLKFX" clockNet="clk_wizard_instance/CLKFX_BUF"/><twPinLimit anchorID="37" type="MINPERIOD" name="Tdcmpco" slack="38.638" period="41.666" constraintValue="41.666" deviceLimit="3.029" freqLimit="330.142" physResource="clk_wizard_instance/DCM_SP_INST/CLK2X" logResource="clk_wizard_instance/DCM_SP_INST/CLK2X" locationPin="DCM.CLK2X" clockNet="clk_wizard_instance/CLK2X_BUF"/><twPinLimit anchorID="38" type="MAXPERIOD" name="Tdcmpco" slack="58.334" period="41.666" constraintValue="41.666" deviceLimit="100.000" freqLimit="10.000" physResource="clk_wizard_instance/DCM_SP_INST/CLK2X" logResource="clk_wizard_instance/DCM_SP_INST/CLK2X" locationPin="DCM.CLK2X" clockNet="clk_wizard_instance/CLK2X_BUF"/></twPinLimitRpt></twConst><twConst anchorID="39" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="TIMESPEC TS_sys_clk = PERIOD &quot;sys_clk&quot; 83.333000 ns HIGH 50%;" ScopeName="">TS_clk_wizard_instance_CLK2X_BUF = PERIOD TIMEGRP         &quot;clk_wizard_instance_CLK2X_BUF&quot; TS_sys_clk / 2 HIGH 50%;</twConstName><twItemCnt>6987</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1429</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.728</twMinPer></twConstHead><twPathRptBanner iPaths="14" iCriticalPaths="0" sType="EndPoint">Paths for end point ad7621_instance/ad7621_fifo_do_15 (SLICEL.CIN), 14 paths
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.469</twSlack><twSrc BELType="FF">fpga_spi_instance/FPGA_OFFSETVALUE_0</twSrc><twDest BELType="FF">ad7621_instance/ad7621_fifo_do_15</twDest><twTotPathDel>4.298</twTotPathDel><twClkSkew dest = "0.355" src = "0.421">0.066</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="11"><twSrc BELType='FF'>fpga_spi_instance/FPGA_OFFSETVALUE_0</twSrc><twDest BELType='FF'>ad7621_instance/ad7621_fifo_do_15</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twSrcClk><twPathDel><twSite>SLICEL.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>fpga_spi_instance/FPGA_OFFSETVALUE&lt;1&gt;</twComp><twBEL>fpga_spi_instance/FPGA_OFFSETVALUE_0</twBEL></twPathDel><twPathDel><twSite>SLICEL.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>fpga_spi_instance/FPGA_OFFSETVALUE&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>ad7621_instance/ad7621_fifo_do&lt;0&gt;</twComp><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_lut&lt;0&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;0&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ad7621_instance/ad7621_fifo_do&lt;2&gt;</twComp><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;2&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ad7621_instance/ad7621_fifo_do&lt;4&gt;</twComp><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;4&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ad7621_instance/ad7621_fifo_do&lt;6&gt;</twComp><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;6&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ad7621_instance/ad7621_fifo_do&lt;8&gt;</twComp><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;8&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ad7621_instance/ad7621_fifo_do&lt;10&gt;</twComp><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;10&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ad7621_instance/ad7621_fifo_do&lt;12&gt;</twComp><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;12&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.943</twDelInfo><twComp>ad7621_instance/ad7621_fifo_do&lt;14&gt;</twComp><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;14&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_xor&lt;15&gt;</twBEL><twBEL>ad7621_instance/ad7621_fifo_do_15</twBEL></twPathDel><twLogDel>3.498</twLogDel><twRouteDel>0.800</twRouteDel><twTotDel>4.298</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">sys_2xclk</twDestClk><twPctLog>81.4</twPctLog><twPctRoute>18.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.475</twSlack><twSrc BELType="FF">fpga_spi_instance/FPGA_OFFSETVALUE_1</twSrc><twDest BELType="FF">ad7621_instance/ad7621_fifo_do_15</twDest><twTotPathDel>4.292</twTotPathDel><twClkSkew dest = "0.355" src = "0.421">0.066</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="11"><twSrc BELType='FF'>fpga_spi_instance/FPGA_OFFSETVALUE_1</twSrc><twDest BELType='FF'>ad7621_instance/ad7621_fifo_do_15</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twSrcClk><twPathDel><twSite>SLICEL.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>fpga_spi_instance/FPGA_OFFSETVALUE&lt;1&gt;</twComp><twBEL>fpga_spi_instance/FPGA_OFFSETVALUE_1</twBEL></twPathDel><twPathDel><twSite>SLICEL.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>fpga_spi_instance/FPGA_OFFSETVALUE&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>ad7621_instance/ad7621_fifo_do&lt;0&gt;</twComp><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_lut&lt;1&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ad7621_instance/ad7621_fifo_do&lt;2&gt;</twComp><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;2&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ad7621_instance/ad7621_fifo_do&lt;4&gt;</twComp><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;4&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ad7621_instance/ad7621_fifo_do&lt;6&gt;</twComp><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;6&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ad7621_instance/ad7621_fifo_do&lt;8&gt;</twComp><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;8&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ad7621_instance/ad7621_fifo_do&lt;10&gt;</twComp><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;10&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ad7621_instance/ad7621_fifo_do&lt;12&gt;</twComp><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;12&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.943</twDelInfo><twComp>ad7621_instance/ad7621_fifo_do&lt;14&gt;</twComp><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;14&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_xor&lt;15&gt;</twBEL><twBEL>ad7621_instance/ad7621_fifo_do_15</twBEL></twPathDel><twLogDel>3.492</twLogDel><twRouteDel>0.800</twRouteDel><twTotDel>4.292</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">sys_2xclk</twDestClk><twPctLog>81.4</twPctLog><twPctRoute>18.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.699</twSlack><twSrc BELType="FF">fpga_spi_instance/FPGA_OFFSETVALUE_2</twSrc><twDest BELType="FF">ad7621_instance/ad7621_fifo_do_15</twDest><twTotPathDel>4.068</twTotPathDel><twClkSkew dest = "0.355" src = "0.421">0.066</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="11"><twSrc BELType='FF'>fpga_spi_instance/FPGA_OFFSETVALUE_2</twSrc><twDest BELType='FF'>ad7621_instance/ad7621_fifo_do_15</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twSrcClk><twPathDel><twSite>SLICEL.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>fpga_spi_instance/FPGA_OFFSETVALUE&lt;3&gt;</twComp><twBEL>fpga_spi_instance/FPGA_OFFSETVALUE_2</twBEL></twPathDel><twPathDel><twSite>SLICEL.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>fpga_spi_instance/FPGA_OFFSETVALUE&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>ad7621_instance/ad7621_fifo_do&lt;2&gt;</twComp><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_lut&lt;2&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;2&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ad7621_instance/ad7621_fifo_do&lt;4&gt;</twComp><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;4&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ad7621_instance/ad7621_fifo_do&lt;6&gt;</twComp><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;6&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ad7621_instance/ad7621_fifo_do&lt;8&gt;</twComp><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;8&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ad7621_instance/ad7621_fifo_do&lt;10&gt;</twComp><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;10&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ad7621_instance/ad7621_fifo_do&lt;12&gt;</twComp><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;12&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.943</twDelInfo><twComp>ad7621_instance/ad7621_fifo_do&lt;14&gt;</twComp><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;14&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_xor&lt;15&gt;</twBEL><twBEL>ad7621_instance/ad7621_fifo_do_15</twBEL></twPathDel><twLogDel>3.368</twLogDel><twRouteDel>0.700</twRouteDel><twTotDel>4.068</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">sys_2xclk</twDestClk><twPctLog>82.8</twPctLog><twPctRoute>17.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="12" iCriticalPaths="0" sType="EndPoint">Paths for end point ad7621_instance/ad7621_fifo_do_13 (SLICEL.CIN), 12 paths
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.699</twSlack><twSrc BELType="FF">fpga_spi_instance/FPGA_OFFSETVALUE_0</twSrc><twDest BELType="FF">ad7621_instance/ad7621_fifo_do_13</twDest><twTotPathDel>4.068</twTotPathDel><twClkSkew dest = "0.355" src = "0.421">0.066</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="11"><twSrc BELType='FF'>fpga_spi_instance/FPGA_OFFSETVALUE_0</twSrc><twDest BELType='FF'>ad7621_instance/ad7621_fifo_do_13</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twSrcClk><twPathDel><twSite>SLICEL.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>fpga_spi_instance/FPGA_OFFSETVALUE&lt;1&gt;</twComp><twBEL>fpga_spi_instance/FPGA_OFFSETVALUE_0</twBEL></twPathDel><twPathDel><twSite>SLICEL.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>fpga_spi_instance/FPGA_OFFSETVALUE&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>ad7621_instance/ad7621_fifo_do&lt;0&gt;</twComp><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_lut&lt;0&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;0&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ad7621_instance/ad7621_fifo_do&lt;2&gt;</twComp><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;2&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ad7621_instance/ad7621_fifo_do&lt;4&gt;</twComp><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;4&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ad7621_instance/ad7621_fifo_do&lt;6&gt;</twComp><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;6&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ad7621_instance/ad7621_fifo_do&lt;8&gt;</twComp><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;8&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ad7621_instance/ad7621_fifo_do&lt;10&gt;</twComp><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;10&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.943</twDelInfo><twComp>ad7621_instance/ad7621_fifo_do&lt;12&gt;</twComp><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;12&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_xor&lt;13&gt;</twBEL><twBEL>ad7621_instance/ad7621_fifo_do_13</twBEL></twPathDel><twLogDel>3.368</twLogDel><twRouteDel>0.700</twRouteDel><twTotDel>4.068</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">sys_2xclk</twDestClk><twPctLog>82.8</twPctLog><twPctRoute>17.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.705</twSlack><twSrc BELType="FF">fpga_spi_instance/FPGA_OFFSETVALUE_1</twSrc><twDest BELType="FF">ad7621_instance/ad7621_fifo_do_13</twDest><twTotPathDel>4.062</twTotPathDel><twClkSkew dest = "0.355" src = "0.421">0.066</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="11"><twSrc BELType='FF'>fpga_spi_instance/FPGA_OFFSETVALUE_1</twSrc><twDest BELType='FF'>ad7621_instance/ad7621_fifo_do_13</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twSrcClk><twPathDel><twSite>SLICEL.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>fpga_spi_instance/FPGA_OFFSETVALUE&lt;1&gt;</twComp><twBEL>fpga_spi_instance/FPGA_OFFSETVALUE_1</twBEL></twPathDel><twPathDel><twSite>SLICEL.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>fpga_spi_instance/FPGA_OFFSETVALUE&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>ad7621_instance/ad7621_fifo_do&lt;0&gt;</twComp><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_lut&lt;1&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ad7621_instance/ad7621_fifo_do&lt;2&gt;</twComp><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;2&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ad7621_instance/ad7621_fifo_do&lt;4&gt;</twComp><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;4&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ad7621_instance/ad7621_fifo_do&lt;6&gt;</twComp><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;6&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ad7621_instance/ad7621_fifo_do&lt;8&gt;</twComp><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;8&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ad7621_instance/ad7621_fifo_do&lt;10&gt;</twComp><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;10&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.943</twDelInfo><twComp>ad7621_instance/ad7621_fifo_do&lt;12&gt;</twComp><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;12&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_xor&lt;13&gt;</twBEL><twBEL>ad7621_instance/ad7621_fifo_do_13</twBEL></twPathDel><twLogDel>3.362</twLogDel><twRouteDel>0.700</twRouteDel><twTotDel>4.062</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">sys_2xclk</twDestClk><twPctLog>82.8</twPctLog><twPctRoute>17.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.929</twSlack><twSrc BELType="FF">fpga_spi_instance/FPGA_OFFSETVALUE_2</twSrc><twDest BELType="FF">ad7621_instance/ad7621_fifo_do_13</twDest><twTotPathDel>3.838</twTotPathDel><twClkSkew dest = "0.355" src = "0.421">0.066</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="11"><twSrc BELType='FF'>fpga_spi_instance/FPGA_OFFSETVALUE_2</twSrc><twDest BELType='FF'>ad7621_instance/ad7621_fifo_do_13</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twSrcClk><twPathDel><twSite>SLICEL.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>fpga_spi_instance/FPGA_OFFSETVALUE&lt;3&gt;</twComp><twBEL>fpga_spi_instance/FPGA_OFFSETVALUE_2</twBEL></twPathDel><twPathDel><twSite>SLICEL.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>fpga_spi_instance/FPGA_OFFSETVALUE&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>ad7621_instance/ad7621_fifo_do&lt;2&gt;</twComp><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_lut&lt;2&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;2&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ad7621_instance/ad7621_fifo_do&lt;4&gt;</twComp><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;4&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ad7621_instance/ad7621_fifo_do&lt;6&gt;</twComp><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;6&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ad7621_instance/ad7621_fifo_do&lt;8&gt;</twComp><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;8&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ad7621_instance/ad7621_fifo_do&lt;10&gt;</twComp><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;10&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.943</twDelInfo><twComp>ad7621_instance/ad7621_fifo_do&lt;12&gt;</twComp><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;12&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_xor&lt;13&gt;</twBEL><twBEL>ad7621_instance/ad7621_fifo_do_13</twBEL></twPathDel><twLogDel>3.238</twLogDel><twRouteDel>0.600</twRouteDel><twTotDel>3.838</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">sys_2xclk</twDestClk><twPctLog>84.4</twPctLog><twPctRoute>15.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="14" iCriticalPaths="0" sType="EndPoint">Paths for end point ad7621_instance/ad7621_fifo_do_14 (SLICEL.CIN), 14 paths
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.729</twSlack><twSrc BELType="FF">fpga_spi_instance/FPGA_OFFSETVALUE_0</twSrc><twDest BELType="FF">ad7621_instance/ad7621_fifo_do_14</twDest><twTotPathDel>4.038</twTotPathDel><twClkSkew dest = "0.355" src = "0.421">0.066</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="11"><twSrc BELType='FF'>fpga_spi_instance/FPGA_OFFSETVALUE_0</twSrc><twDest BELType='FF'>ad7621_instance/ad7621_fifo_do_14</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twSrcClk><twPathDel><twSite>SLICEL.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>fpga_spi_instance/FPGA_OFFSETVALUE&lt;1&gt;</twComp><twBEL>fpga_spi_instance/FPGA_OFFSETVALUE_0</twBEL></twPathDel><twPathDel><twSite>SLICEL.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>fpga_spi_instance/FPGA_OFFSETVALUE&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>ad7621_instance/ad7621_fifo_do&lt;0&gt;</twComp><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_lut&lt;0&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;0&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ad7621_instance/ad7621_fifo_do&lt;2&gt;</twComp><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;2&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ad7621_instance/ad7621_fifo_do&lt;4&gt;</twComp><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;4&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ad7621_instance/ad7621_fifo_do&lt;6&gt;</twComp><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;6&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ad7621_instance/ad7621_fifo_do&lt;8&gt;</twComp><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;8&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ad7621_instance/ad7621_fifo_do&lt;10&gt;</twComp><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;10&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ad7621_instance/ad7621_fifo_do&lt;12&gt;</twComp><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;12&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>ad7621_instance/ad7621_fifo_do&lt;14&gt;</twComp><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_xor&lt;14&gt;</twBEL><twBEL>ad7621_instance/ad7621_fifo_do_14</twBEL></twPathDel><twLogDel>3.238</twLogDel><twRouteDel>0.800</twRouteDel><twTotDel>4.038</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">sys_2xclk</twDestClk><twPctLog>80.2</twPctLog><twPctRoute>19.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.735</twSlack><twSrc BELType="FF">fpga_spi_instance/FPGA_OFFSETVALUE_1</twSrc><twDest BELType="FF">ad7621_instance/ad7621_fifo_do_14</twDest><twTotPathDel>4.032</twTotPathDel><twClkSkew dest = "0.355" src = "0.421">0.066</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="11"><twSrc BELType='FF'>fpga_spi_instance/FPGA_OFFSETVALUE_1</twSrc><twDest BELType='FF'>ad7621_instance/ad7621_fifo_do_14</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twSrcClk><twPathDel><twSite>SLICEL.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>fpga_spi_instance/FPGA_OFFSETVALUE&lt;1&gt;</twComp><twBEL>fpga_spi_instance/FPGA_OFFSETVALUE_1</twBEL></twPathDel><twPathDel><twSite>SLICEL.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>fpga_spi_instance/FPGA_OFFSETVALUE&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>ad7621_instance/ad7621_fifo_do&lt;0&gt;</twComp><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_lut&lt;1&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ad7621_instance/ad7621_fifo_do&lt;2&gt;</twComp><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;2&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ad7621_instance/ad7621_fifo_do&lt;4&gt;</twComp><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;4&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ad7621_instance/ad7621_fifo_do&lt;6&gt;</twComp><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;6&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ad7621_instance/ad7621_fifo_do&lt;8&gt;</twComp><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;8&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ad7621_instance/ad7621_fifo_do&lt;10&gt;</twComp><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;10&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ad7621_instance/ad7621_fifo_do&lt;12&gt;</twComp><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;12&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>ad7621_instance/ad7621_fifo_do&lt;14&gt;</twComp><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_xor&lt;14&gt;</twBEL><twBEL>ad7621_instance/ad7621_fifo_do_14</twBEL></twPathDel><twLogDel>3.232</twLogDel><twRouteDel>0.800</twRouteDel><twTotDel>4.032</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">sys_2xclk</twDestClk><twPctLog>80.2</twPctLog><twPctRoute>19.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.959</twSlack><twSrc BELType="FF">fpga_spi_instance/FPGA_OFFSETVALUE_2</twSrc><twDest BELType="FF">ad7621_instance/ad7621_fifo_do_14</twDest><twTotPathDel>3.808</twTotPathDel><twClkSkew dest = "0.355" src = "0.421">0.066</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="11"><twSrc BELType='FF'>fpga_spi_instance/FPGA_OFFSETVALUE_2</twSrc><twDest BELType='FF'>ad7621_instance/ad7621_fifo_do_14</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twSrcClk><twPathDel><twSite>SLICEL.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>fpga_spi_instance/FPGA_OFFSETVALUE&lt;3&gt;</twComp><twBEL>fpga_spi_instance/FPGA_OFFSETVALUE_2</twBEL></twPathDel><twPathDel><twSite>SLICEL.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>fpga_spi_instance/FPGA_OFFSETVALUE&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>ad7621_instance/ad7621_fifo_do&lt;2&gt;</twComp><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_lut&lt;2&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;2&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ad7621_instance/ad7621_fifo_do&lt;4&gt;</twComp><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;4&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ad7621_instance/ad7621_fifo_do&lt;6&gt;</twComp><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;6&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ad7621_instance/ad7621_fifo_do&lt;8&gt;</twComp><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;8&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ad7621_instance/ad7621_fifo_do&lt;10&gt;</twComp><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;10&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ad7621_instance/ad7621_fifo_do&lt;12&gt;</twComp><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;12&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>ad7621_instance/ad7621_fifo_do&lt;14&gt;</twComp><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_xor&lt;14&gt;</twBEL><twBEL>ad7621_instance/ad7621_fifo_do_14</twBEL></twPathDel><twLogDel>3.108</twLogDel><twRouteDel>0.700</twRouteDel><twTotDel>3.808</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">sys_2xclk</twDestClk><twPctLog>81.6</twPctLog><twPctRoute>18.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk_wizard_instance_CLK2X_BUF = PERIOD TIMEGRP
        &quot;clk_wizard_instance_CLK2X_BUF&quot; TS_sys_clk / 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[29].I_SRLT_NE_0.DLY9/SRL16E (SLICEM.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.418</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_TQ3.G_TW[0].U_TQ</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[29].I_SRLT_NE_0.DLY9/SRL16E</twDest><twTotPathDel>0.418</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="10"><twSrc BELType='FF'>U_ila_pro_0/U0/I_TQ3.G_TW[0].U_TQ</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[29].I_SRLT_NE_0.DLY9/SRL16E</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_2xclk</twSrcClk><twPathDel><twSite>SLICEL.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.464</twDelInfo><twComp>U_ila_pro_0/U0/iTRIG_IN&lt;28&gt;</twComp><twBEL>U_ila_pro_0/U0/I_TQ3.G_TW[0].U_TQ</twBEL></twPathDel><twPathDel><twSite>SLICEM.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.100</twDelInfo><twComp>U_ila_pro_0/U0/iTRIG_IN&lt;29&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICEM.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.146</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA&lt;29&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[29].I_SRLT_NE_0.DLY9/SRL16E</twBEL></twPathDel><twLogDel>0.318</twLogDel><twRouteDel>0.100</twRouteDel><twTotDel>0.418</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">sys_2xclk</twDestClk><twPctLog>76.1</twPctLog><twPctRoute>23.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[21].I_SRLT_NE_0.DLY9/SRL16E (SLICEM.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.427</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_TQ2.G_TW[4].U_TQ</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[21].I_SRLT_NE_0.DLY9/SRL16E</twDest><twTotPathDel>0.427</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="10"><twSrc BELType='FF'>U_ila_pro_0/U0/I_TQ2.G_TW[4].U_TQ</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[21].I_SRLT_NE_0.DLY9/SRL16E</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_2xclk</twSrcClk><twPathDel><twSite>SLICEL.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.473</twDelInfo><twComp>U_ila_pro_0/U0/iTRIG_IN&lt;21&gt;</twComp><twBEL>U_ila_pro_0/U0/I_TQ2.G_TW[4].U_TQ</twBEL></twPathDel><twPathDel><twSite>SLICEM.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.100</twDelInfo><twComp>U_ila_pro_0/U0/iTRIG_IN&lt;21&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICEM.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.146</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA&lt;21&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[21].I_SRLT_NE_0.DLY9/SRL16E</twBEL></twPathDel><twLogDel>0.327</twLogDel><twRouteDel>0.100</twRouteDel><twTotDel>0.427</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">sys_2xclk</twDestClk><twPctLog>76.6</twPctLog><twPctRoute>23.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[13].I_SRLT_NE_0.DLY9/SRL16E (SLICEM.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.427</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_TQ1.G_TW[12].U_TQ</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[13].I_SRLT_NE_0.DLY9/SRL16E</twDest><twTotPathDel>0.427</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="10"><twSrc BELType='FF'>U_ila_pro_0/U0/I_TQ1.G_TW[12].U_TQ</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[13].I_SRLT_NE_0.DLY9/SRL16E</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_2xclk</twSrcClk><twPathDel><twSite>SLICEL.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.473</twDelInfo><twComp>U_ila_pro_0/U0/iTRIG_IN&lt;13&gt;</twComp><twBEL>U_ila_pro_0/U0/I_TQ1.G_TW[12].U_TQ</twBEL></twPathDel><twPathDel><twSite>SLICEM.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.100</twDelInfo><twComp>U_ila_pro_0/U0/iTRIG_IN&lt;13&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICEM.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.146</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA&lt;13&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[13].I_SRLT_NE_0.DLY9/SRL16E</twBEL></twPathDel><twLogDel>0.327</twLogDel><twRouteDel>0.100</twRouteDel><twTotDel>0.427</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">sys_2xclk</twDestClk><twPctLog>76.6</twPctLog><twPctRoute>23.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="64"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_wizard_instance_CLK2X_BUF = PERIOD TIMEGRP
        &quot;clk_wizard_instance_CLK2X_BUF&quot; TS_sys_clk / 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="65" type="MINPERIOD" name="" slack="38.490" period="41.666" constraintValue="41.666" deviceLimit="3.176" freqLimit="314.861" physResource="fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_noinit.ram/dpram.dp9x9.ram/CLKA" logResource="fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_noinit.ram/dpram.dp9x9.ram/CLKA" locationPin="RAMB16BWE.CLKA" clockNet="sys_2xclk"/><twPinLimit anchorID="66" type="MINPERIOD" name="" slack="38.490" period="41.666" constraintValue="41.666" deviceLimit="3.176" freqLimit="314.861" physResource="fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_noinit.ram/dpram.dp9x9.ram/CLKB" logResource="fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_noinit.ram/dpram.dp9x9.ram/CLKB" locationPin="RAMB16BWE.CLKB" clockNet="sys_2xclk"/><twPinLimit anchorID="67" type="MINPERIOD" name="" slack="38.490" period="41.666" constraintValue="41.666" deviceLimit="3.176" freqLimit="314.861" physResource="fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp9x9.ram/CLKA" logResource="fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp9x9.ram/CLKA" locationPin="RAMB16BWE.CLKA" clockNet="sys_2xclk"/></twPinLimitRpt></twConst><twConst anchorID="68" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="TIMESPEC TS_sys_clk = PERIOD &quot;sys_clk&quot; 83.333000 ns HIGH 50%;" ScopeName="">TS_clk_wizard_instance_CLKFX_BUF = PERIOD TIMEGRP         &quot;clk_wizard_instance_CLKFX_BUF&quot; TS_sys_clk / 4 HIGH 50%;</twConstName><twItemCnt>2284</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>467</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.646</twMinPer></twConstHead><twPathRptBanner iPaths="24" iCriticalPaths="0" sType="EndPoint">Paths for end point fpga_spi_instance/transmit_data_11 (SLICEL.G4), 24 paths
</twPathRptBanner><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.187</twSlack><twSrc BELType="FF">fpga_spi_instance/fpga_addr_2_1</twSrc><twDest BELType="FF">fpga_spi_instance/transmit_data_11</twDest><twTotPathDel>3.646</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="10"><twSrc BELType='FF'>fpga_spi_instance/fpga_addr_2_1</twSrc><twDest BELType='FF'>fpga_spi_instance/transmit_data_11</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_4xclk</twSrcClk><twPathDel><twSite>SLICEL.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>fpga_spi_instance/fpga_addr_2_1</twComp><twBEL>fpga_spi_instance/fpga_addr_2_1</twBEL></twPathDel><twPathDel><twSite>SLICEL.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>fpga_spi_instance/fpga_addr_2_1</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>fpga_spi_instance/fpga_addr_4_1</twComp><twBEL>fpga_spi_instance/transmit_data_mux0000&lt;0&gt;151</twBEL></twPathDel><twPathDel><twSite>SLICEL.G3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>fpga_spi_instance/N32</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>fpga_spi_instance/transmit_data_mux0000&lt;5&gt;38</twComp><twBEL>fpga_spi_instance/transmit_data_mux0000&lt;5&gt;15</twBEL></twPathDel><twPathDel><twSite>SLICEL.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>fpga_spi_instance/transmit_data_mux0000&lt;5&gt;15/O</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>fpga_spi_instance/transmit_data_mux0000&lt;5&gt;38</twComp><twBEL>fpga_spi_instance/transmit_data_mux0000&lt;5&gt;38</twBEL></twPathDel><twPathDel><twSite>SLICEL.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>fpga_spi_instance/transmit_data_mux0000&lt;5&gt;38</twComp></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>fpga_spi_instance/transmit_data&lt;12&gt;</twComp><twBEL>fpga_spi_instance/transmit_data_mux0000&lt;5&gt;47</twBEL><twBEL>fpga_spi_instance/transmit_data_11</twBEL></twPathDel><twLogDel>3.246</twLogDel><twRouteDel>0.400</twRouteDel><twTotDel>3.646</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twDestClk><twPctLog>89.0</twPctLog><twPctRoute>11.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.187</twSlack><twSrc BELType="FF">fpga_spi_instance/fpga_addr_4_1</twSrc><twDest BELType="FF">fpga_spi_instance/transmit_data_11</twDest><twTotPathDel>3.646</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="10"><twSrc BELType='FF'>fpga_spi_instance/fpga_addr_4_1</twSrc><twDest BELType='FF'>fpga_spi_instance/transmit_data_11</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_4xclk</twSrcClk><twPathDel><twSite>SLICEL.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>fpga_spi_instance/fpga_addr_4_1</twComp><twBEL>fpga_spi_instance/fpga_addr_4_1</twBEL></twPathDel><twPathDel><twSite>SLICEL.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>fpga_spi_instance/fpga_addr_4_1</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>fpga_spi_instance/fpga_addr_4_1</twComp><twBEL>fpga_spi_instance/transmit_data_mux0000&lt;0&gt;151</twBEL></twPathDel><twPathDel><twSite>SLICEL.G3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>fpga_spi_instance/N32</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>fpga_spi_instance/transmit_data_mux0000&lt;5&gt;38</twComp><twBEL>fpga_spi_instance/transmit_data_mux0000&lt;5&gt;15</twBEL></twPathDel><twPathDel><twSite>SLICEL.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>fpga_spi_instance/transmit_data_mux0000&lt;5&gt;15/O</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>fpga_spi_instance/transmit_data_mux0000&lt;5&gt;38</twComp><twBEL>fpga_spi_instance/transmit_data_mux0000&lt;5&gt;38</twBEL></twPathDel><twPathDel><twSite>SLICEL.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>fpga_spi_instance/transmit_data_mux0000&lt;5&gt;38</twComp></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>fpga_spi_instance/transmit_data&lt;12&gt;</twComp><twBEL>fpga_spi_instance/transmit_data_mux0000&lt;5&gt;47</twBEL><twBEL>fpga_spi_instance/transmit_data_11</twBEL></twPathDel><twLogDel>3.246</twLogDel><twRouteDel>0.400</twRouteDel><twTotDel>3.646</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twDestClk><twPctLog>89.0</twPctLog><twPctRoute>11.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.187</twSlack><twSrc BELType="FF">fpga_spi_instance/fpga_addr_5_1</twSrc><twDest BELType="FF">fpga_spi_instance/transmit_data_11</twDest><twTotPathDel>3.646</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="10"><twSrc BELType='FF'>fpga_spi_instance/fpga_addr_5_1</twSrc><twDest BELType='FF'>fpga_spi_instance/transmit_data_11</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_4xclk</twSrcClk><twPathDel><twSite>SLICEL.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>fpga_spi_instance/fpga_addr_5_1</twComp><twBEL>fpga_spi_instance/fpga_addr_5_1</twBEL></twPathDel><twPathDel><twSite>SLICEL.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>fpga_spi_instance/fpga_addr_5_1</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>fpga_spi_instance/fpga_addr_4_1</twComp><twBEL>fpga_spi_instance/transmit_data_mux0000&lt;0&gt;151</twBEL></twPathDel><twPathDel><twSite>SLICEL.G3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>fpga_spi_instance/N32</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>fpga_spi_instance/transmit_data_mux0000&lt;5&gt;38</twComp><twBEL>fpga_spi_instance/transmit_data_mux0000&lt;5&gt;15</twBEL></twPathDel><twPathDel><twSite>SLICEL.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>fpga_spi_instance/transmit_data_mux0000&lt;5&gt;15/O</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>fpga_spi_instance/transmit_data_mux0000&lt;5&gt;38</twComp><twBEL>fpga_spi_instance/transmit_data_mux0000&lt;5&gt;38</twBEL></twPathDel><twPathDel><twSite>SLICEL.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>fpga_spi_instance/transmit_data_mux0000&lt;5&gt;38</twComp></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>fpga_spi_instance/transmit_data&lt;12&gt;</twComp><twBEL>fpga_spi_instance/transmit_data_mux0000&lt;5&gt;47</twBEL><twBEL>fpga_spi_instance/transmit_data_11</twBEL></twPathDel><twLogDel>3.246</twLogDel><twRouteDel>0.400</twRouteDel><twTotDel>3.646</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twDestClk><twPctLog>89.0</twPctLog><twPctRoute>11.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="24" iCriticalPaths="0" sType="EndPoint">Paths for end point fpga_spi_instance/transmit_data_13 (SLICEL.G4), 24 paths
</twPathRptBanner><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.187</twSlack><twSrc BELType="FF">fpga_spi_instance/fpga_addr_2_1</twSrc><twDest BELType="FF">fpga_spi_instance/transmit_data_13</twDest><twTotPathDel>3.646</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="10"><twSrc BELType='FF'>fpga_spi_instance/fpga_addr_2_1</twSrc><twDest BELType='FF'>fpga_spi_instance/transmit_data_13</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_4xclk</twSrcClk><twPathDel><twSite>SLICEL.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>fpga_spi_instance/fpga_addr_2_1</twComp><twBEL>fpga_spi_instance/fpga_addr_2_1</twBEL></twPathDel><twPathDel><twSite>SLICEL.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>fpga_spi_instance/fpga_addr_2_1</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>fpga_spi_instance/fpga_addr_4_1</twComp><twBEL>fpga_spi_instance/transmit_data_mux0000&lt;0&gt;151</twBEL></twPathDel><twPathDel><twSite>SLICEL.G3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>fpga_spi_instance/N32</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>fpga_spi_instance/transmit_data_mux0000&lt;3&gt;38</twComp><twBEL>fpga_spi_instance/transmit_data_mux0000&lt;3&gt;15</twBEL></twPathDel><twPathDel><twSite>SLICEL.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>fpga_spi_instance/transmit_data_mux0000&lt;3&gt;15/O</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>fpga_spi_instance/transmit_data_mux0000&lt;3&gt;38</twComp><twBEL>fpga_spi_instance/transmit_data_mux0000&lt;3&gt;38</twBEL></twPathDel><twPathDel><twSite>SLICEL.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>fpga_spi_instance/transmit_data_mux0000&lt;3&gt;38</twComp></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>fpga_spi_instance/transmit_data&lt;14&gt;</twComp><twBEL>fpga_spi_instance/transmit_data_mux0000&lt;3&gt;47</twBEL><twBEL>fpga_spi_instance/transmit_data_13</twBEL></twPathDel><twLogDel>3.246</twLogDel><twRouteDel>0.400</twRouteDel><twTotDel>3.646</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twDestClk><twPctLog>89.0</twPctLog><twPctRoute>11.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.187</twSlack><twSrc BELType="FF">fpga_spi_instance/fpga_addr_4_1</twSrc><twDest BELType="FF">fpga_spi_instance/transmit_data_13</twDest><twTotPathDel>3.646</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="10"><twSrc BELType='FF'>fpga_spi_instance/fpga_addr_4_1</twSrc><twDest BELType='FF'>fpga_spi_instance/transmit_data_13</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_4xclk</twSrcClk><twPathDel><twSite>SLICEL.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>fpga_spi_instance/fpga_addr_4_1</twComp><twBEL>fpga_spi_instance/fpga_addr_4_1</twBEL></twPathDel><twPathDel><twSite>SLICEL.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>fpga_spi_instance/fpga_addr_4_1</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>fpga_spi_instance/fpga_addr_4_1</twComp><twBEL>fpga_spi_instance/transmit_data_mux0000&lt;0&gt;151</twBEL></twPathDel><twPathDel><twSite>SLICEL.G3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>fpga_spi_instance/N32</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>fpga_spi_instance/transmit_data_mux0000&lt;3&gt;38</twComp><twBEL>fpga_spi_instance/transmit_data_mux0000&lt;3&gt;15</twBEL></twPathDel><twPathDel><twSite>SLICEL.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>fpga_spi_instance/transmit_data_mux0000&lt;3&gt;15/O</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>fpga_spi_instance/transmit_data_mux0000&lt;3&gt;38</twComp><twBEL>fpga_spi_instance/transmit_data_mux0000&lt;3&gt;38</twBEL></twPathDel><twPathDel><twSite>SLICEL.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>fpga_spi_instance/transmit_data_mux0000&lt;3&gt;38</twComp></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>fpga_spi_instance/transmit_data&lt;14&gt;</twComp><twBEL>fpga_spi_instance/transmit_data_mux0000&lt;3&gt;47</twBEL><twBEL>fpga_spi_instance/transmit_data_13</twBEL></twPathDel><twLogDel>3.246</twLogDel><twRouteDel>0.400</twRouteDel><twTotDel>3.646</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twDestClk><twPctLog>89.0</twPctLog><twPctRoute>11.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.187</twSlack><twSrc BELType="FF">fpga_spi_instance/fpga_addr_5_1</twSrc><twDest BELType="FF">fpga_spi_instance/transmit_data_13</twDest><twTotPathDel>3.646</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="10"><twSrc BELType='FF'>fpga_spi_instance/fpga_addr_5_1</twSrc><twDest BELType='FF'>fpga_spi_instance/transmit_data_13</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_4xclk</twSrcClk><twPathDel><twSite>SLICEL.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>fpga_spi_instance/fpga_addr_5_1</twComp><twBEL>fpga_spi_instance/fpga_addr_5_1</twBEL></twPathDel><twPathDel><twSite>SLICEL.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>fpga_spi_instance/fpga_addr_5_1</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>fpga_spi_instance/fpga_addr_4_1</twComp><twBEL>fpga_spi_instance/transmit_data_mux0000&lt;0&gt;151</twBEL></twPathDel><twPathDel><twSite>SLICEL.G3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>fpga_spi_instance/N32</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>fpga_spi_instance/transmit_data_mux0000&lt;3&gt;38</twComp><twBEL>fpga_spi_instance/transmit_data_mux0000&lt;3&gt;15</twBEL></twPathDel><twPathDel><twSite>SLICEL.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>fpga_spi_instance/transmit_data_mux0000&lt;3&gt;15/O</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>fpga_spi_instance/transmit_data_mux0000&lt;3&gt;38</twComp><twBEL>fpga_spi_instance/transmit_data_mux0000&lt;3&gt;38</twBEL></twPathDel><twPathDel><twSite>SLICEL.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>fpga_spi_instance/transmit_data_mux0000&lt;3&gt;38</twComp></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>fpga_spi_instance/transmit_data&lt;14&gt;</twComp><twBEL>fpga_spi_instance/transmit_data_mux0000&lt;3&gt;47</twBEL><twBEL>fpga_spi_instance/transmit_data_13</twBEL></twPathDel><twLogDel>3.246</twLogDel><twRouteDel>0.400</twRouteDel><twTotDel>3.646</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twDestClk><twPctLog>89.0</twPctLog><twPctRoute>11.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="24" iCriticalPaths="0" sType="EndPoint">Paths for end point fpga_spi_instance/transmit_data_15 (SLICEL.G4), 24 paths
</twPathRptBanner><twPathRpt anchorID="81"><twConstPath anchorID="82" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.187</twSlack><twSrc BELType="FF">fpga_spi_instance/fpga_addr_2_1</twSrc><twDest BELType="FF">fpga_spi_instance/transmit_data_15</twDest><twTotPathDel>3.646</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="10"><twSrc BELType='FF'>fpga_spi_instance/fpga_addr_2_1</twSrc><twDest BELType='FF'>fpga_spi_instance/transmit_data_15</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_4xclk</twSrcClk><twPathDel><twSite>SLICEL.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>fpga_spi_instance/fpga_addr_2_1</twComp><twBEL>fpga_spi_instance/fpga_addr_2_1</twBEL></twPathDel><twPathDel><twSite>SLICEL.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>fpga_spi_instance/fpga_addr_2_1</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>fpga_spi_instance/fpga_addr_4_1</twComp><twBEL>fpga_spi_instance/transmit_data_mux0000&lt;0&gt;151</twBEL></twPathDel><twPathDel><twSite>SLICEL.G3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>fpga_spi_instance/N32</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>fpga_spi_instance/transmit_data_mux0000&lt;1&gt;38</twComp><twBEL>fpga_spi_instance/transmit_data_mux0000&lt;1&gt;15</twBEL></twPathDel><twPathDel><twSite>SLICEL.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>fpga_spi_instance/transmit_data_mux0000&lt;1&gt;15/O</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>fpga_spi_instance/transmit_data_mux0000&lt;1&gt;38</twComp><twBEL>fpga_spi_instance/transmit_data_mux0000&lt;1&gt;38</twBEL></twPathDel><twPathDel><twSite>SLICEL.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>fpga_spi_instance/transmit_data_mux0000&lt;1&gt;38</twComp></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>fpga_spi_instance/transmit_data&lt;16&gt;</twComp><twBEL>fpga_spi_instance/transmit_data_mux0000&lt;1&gt;47</twBEL><twBEL>fpga_spi_instance/transmit_data_15</twBEL></twPathDel><twLogDel>3.246</twLogDel><twRouteDel>0.400</twRouteDel><twTotDel>3.646</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twDestClk><twPctLog>89.0</twPctLog><twPctRoute>11.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="83"><twConstPath anchorID="84" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.187</twSlack><twSrc BELType="FF">fpga_spi_instance/fpga_addr_4_1</twSrc><twDest BELType="FF">fpga_spi_instance/transmit_data_15</twDest><twTotPathDel>3.646</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="10"><twSrc BELType='FF'>fpga_spi_instance/fpga_addr_4_1</twSrc><twDest BELType='FF'>fpga_spi_instance/transmit_data_15</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_4xclk</twSrcClk><twPathDel><twSite>SLICEL.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>fpga_spi_instance/fpga_addr_4_1</twComp><twBEL>fpga_spi_instance/fpga_addr_4_1</twBEL></twPathDel><twPathDel><twSite>SLICEL.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>fpga_spi_instance/fpga_addr_4_1</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>fpga_spi_instance/fpga_addr_4_1</twComp><twBEL>fpga_spi_instance/transmit_data_mux0000&lt;0&gt;151</twBEL></twPathDel><twPathDel><twSite>SLICEL.G3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>fpga_spi_instance/N32</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>fpga_spi_instance/transmit_data_mux0000&lt;1&gt;38</twComp><twBEL>fpga_spi_instance/transmit_data_mux0000&lt;1&gt;15</twBEL></twPathDel><twPathDel><twSite>SLICEL.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>fpga_spi_instance/transmit_data_mux0000&lt;1&gt;15/O</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>fpga_spi_instance/transmit_data_mux0000&lt;1&gt;38</twComp><twBEL>fpga_spi_instance/transmit_data_mux0000&lt;1&gt;38</twBEL></twPathDel><twPathDel><twSite>SLICEL.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>fpga_spi_instance/transmit_data_mux0000&lt;1&gt;38</twComp></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>fpga_spi_instance/transmit_data&lt;16&gt;</twComp><twBEL>fpga_spi_instance/transmit_data_mux0000&lt;1&gt;47</twBEL><twBEL>fpga_spi_instance/transmit_data_15</twBEL></twPathDel><twLogDel>3.246</twLogDel><twRouteDel>0.400</twRouteDel><twTotDel>3.646</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twDestClk><twPctLog>89.0</twPctLog><twPctRoute>11.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="85"><twConstPath anchorID="86" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.187</twSlack><twSrc BELType="FF">fpga_spi_instance/fpga_addr_5_1</twSrc><twDest BELType="FF">fpga_spi_instance/transmit_data_15</twDest><twTotPathDel>3.646</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="10"><twSrc BELType='FF'>fpga_spi_instance/fpga_addr_5_1</twSrc><twDest BELType='FF'>fpga_spi_instance/transmit_data_15</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_4xclk</twSrcClk><twPathDel><twSite>SLICEL.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>fpga_spi_instance/fpga_addr_5_1</twComp><twBEL>fpga_spi_instance/fpga_addr_5_1</twBEL></twPathDel><twPathDel><twSite>SLICEL.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>fpga_spi_instance/fpga_addr_5_1</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>fpga_spi_instance/fpga_addr_4_1</twComp><twBEL>fpga_spi_instance/transmit_data_mux0000&lt;0&gt;151</twBEL></twPathDel><twPathDel><twSite>SLICEL.G3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>fpga_spi_instance/N32</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>fpga_spi_instance/transmit_data_mux0000&lt;1&gt;38</twComp><twBEL>fpga_spi_instance/transmit_data_mux0000&lt;1&gt;15</twBEL></twPathDel><twPathDel><twSite>SLICEL.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>fpga_spi_instance/transmit_data_mux0000&lt;1&gt;15/O</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>fpga_spi_instance/transmit_data_mux0000&lt;1&gt;38</twComp><twBEL>fpga_spi_instance/transmit_data_mux0000&lt;1&gt;38</twBEL></twPathDel><twPathDel><twSite>SLICEL.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>fpga_spi_instance/transmit_data_mux0000&lt;1&gt;38</twComp></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>fpga_spi_instance/transmit_data&lt;16&gt;</twComp><twBEL>fpga_spi_instance/transmit_data_mux0000&lt;1&gt;47</twBEL><twBEL>fpga_spi_instance/transmit_data_15</twBEL></twPathDel><twLogDel>3.246</twLogDel><twRouteDel>0.400</twRouteDel><twTotDel>3.646</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twDestClk><twPctLog>89.0</twPctLog><twPctRoute>11.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk_wizard_instance_CLKFX_BUF = PERIOD TIMEGRP
        &quot;clk_wizard_instance_CLKFX_BUF&quot; TS_sys_clk / 4 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fpga_spi_instance/Mshreg_receive_data_18 (SLICEM.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="87"><twConstPath anchorID="88" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.447</twSlack><twSrc BELType="FF">fpga_spi_instance/receive_data_15</twSrc><twDest BELType="FF">fpga_spi_instance/Mshreg_receive_data_18</twDest><twTotPathDel>0.447</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="10"><twSrc BELType='FF'>fpga_spi_instance/receive_data_15</twSrc><twDest BELType='FF'>fpga_spi_instance/Mshreg_receive_data_18</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twSrcClk><twPathDel><twSite>SLICEL.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.473</twDelInfo><twComp>fpga_spi_instance/receive_data&lt;15&gt;</twComp><twBEL>fpga_spi_instance/receive_data_15</twBEL></twPathDel><twPathDel><twSite>SLICEM.BY</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.100</twDelInfo><twComp>fpga_spi_instance/receive_data&lt;15&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICEM.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.126</twDelInfo><twComp>fpga_spi_instance/receive_data&lt;19&gt;</twComp><twBEL>fpga_spi_instance/Mshreg_receive_data_18</twBEL></twPathDel><twLogDel>0.347</twLogDel><twRouteDel>0.100</twRouteDel><twTotDel>0.447</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twDestClk><twPctLog>77.6</twPctLog><twPctRoute>22.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fpga_spi_instance/receive_data_15 (SLICEL.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="89"><twConstPath anchorID="90" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.653</twSlack><twSrc BELType="FF">fpga_spi_instance/receive_data_14</twSrc><twDest BELType="FF">fpga_spi_instance/receive_data_15</twDest><twTotPathDel>0.653</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="10"><twSrc BELType='FF'>fpga_spi_instance/receive_data_14</twSrc><twDest BELType='FF'>fpga_spi_instance/receive_data_15</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twSrcClk><twPathDel><twSite>SLICEL.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.464</twDelInfo><twComp>fpga_spi_instance/receive_data&lt;15&gt;</twComp><twBEL>fpga_spi_instance/receive_data_14</twBEL></twPathDel><twPathDel><twSite>SLICEL.BX</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.100</twDelInfo><twComp>fpga_spi_instance/receive_data&lt;14&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICEL.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.089</twDelInfo><twComp>fpga_spi_instance/receive_data&lt;15&gt;</twComp><twBEL>fpga_spi_instance/receive_data_15</twBEL></twPathDel><twLogDel>0.553</twLogDel><twRouteDel>0.100</twRouteDel><twTotDel>0.653</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twDestClk><twPctLog>84.7</twPctLog><twPctRoute>15.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fpga_spi_instance/receive_data_1 (SLICEL.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="91"><twConstPath anchorID="92" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.653</twSlack><twSrc BELType="FF">fpga_spi_instance/receive_data_0</twSrc><twDest BELType="FF">fpga_spi_instance/receive_data_1</twDest><twTotPathDel>0.653</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="10"><twSrc BELType='FF'>fpga_spi_instance/receive_data_0</twSrc><twDest BELType='FF'>fpga_spi_instance/receive_data_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twSrcClk><twPathDel><twSite>SLICEL.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.464</twDelInfo><twComp>fpga_spi_instance/receive_data&lt;1&gt;</twComp><twBEL>fpga_spi_instance/receive_data_0</twBEL></twPathDel><twPathDel><twSite>SLICEL.BX</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.100</twDelInfo><twComp>fpga_spi_instance/receive_data&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICEL.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.089</twDelInfo><twComp>fpga_spi_instance/receive_data&lt;1&gt;</twComp><twBEL>fpga_spi_instance/receive_data_1</twBEL></twPathDel><twLogDel>0.553</twLogDel><twRouteDel>0.100</twRouteDel><twTotDel>0.653</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twDestClk><twPctLog>84.7</twPctLog><twPctRoute>15.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="93"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_wizard_instance_CLKFX_BUF = PERIOD TIMEGRP
        &quot;clk_wizard_instance_CLKFX_BUF&quot; TS_sys_clk / 4 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="94" type="MINLOWPULSE" name="Twpl" slack="18.819" period="20.833" constraintValue="10.416" deviceLimit="1.007" physResource="fpga_spi_instance/fpga_cs_rise_edge_instance/d_i_ff3/CLK" logResource="fpga_spi_instance/fpga_cs_rise_edge_instance/Mshreg_d_i_ff2/SRL16E/WS" locationPin="SLICEM.CLK" clockNet="sys_4xclk"/><twPinLimit anchorID="95" type="MINHIGHPULSE" name="Twph" slack="18.819" period="20.833" constraintValue="10.416" deviceLimit="1.007" physResource="fpga_spi_instance/fpga_cs_rise_edge_instance/d_i_ff3/CLK" logResource="fpga_spi_instance/fpga_cs_rise_edge_instance/Mshreg_d_i_ff2/SRL16E/WS" locationPin="SLICEM.CLK" clockNet="sys_4xclk"/><twPinLimit anchorID="96" type="MINLOWPULSE" name="Twpl" slack="18.819" period="20.833" constraintValue="10.416" deviceLimit="1.007" physResource="fpga_spi_instance/fpga_clk_rise_edge_instance/d_i_ff3/CLK" logResource="fpga_spi_instance/fpga_clk_rise_edge_instance/Mshreg_d_i_ff2/SRL16E/WS" locationPin="SLICEM.CLK" clockNet="sys_4xclk"/></twPinLimitRpt></twConst><twConstRollupTable uID="6" anchorID="97"><twConstRollup name="TS_sys_clk" fullName="TS_sys_clk = PERIOD TIMEGRP &quot;sys_clk&quot; 83.333 ns HIGH 50%;" type="origin" depth="0" requirement="83.333" prefType="period" actual="20.000" actualRollup="17.456" errors="0" errorRollup="0" items="0" itemsRollup="9271"/><twConstRollup name="TS_clk_wizard_instance_CLK2X_BUF" fullName="TS_clk_wizard_instance_CLK2X_BUF = PERIOD TIMEGRP         &quot;clk_wizard_instance_CLK2X_BUF&quot; TS_sys_clk / 2 HIGH 50%;" type="child" depth="1" requirement="41.666" prefType="period" actual="8.728" actualRollup="N/A" errors="0" errorRollup="0" items="6987" itemsRollup="0"/><twConstRollup name="TS_clk_wizard_instance_CLKFX_BUF" fullName="TS_clk_wizard_instance_CLKFX_BUF = PERIOD TIMEGRP         &quot;clk_wizard_instance_CLKFX_BUF&quot; TS_sys_clk / 4 HIGH 50%;" type="child" depth="1" requirement="20.833" prefType="period" actual="3.646" actualRollup="N/A" errors="0" errorRollup="0" items="2284" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="98">0</twUnmetConstCnt><twDataSheet anchorID="99" twNameLen="15"><twClk2SUList anchorID="100" twDestWidth="7"><twDest>sys_clk</twDest><twClk2SU><twSrc>sys_clk</twSrc><twRiseRise>4.881</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="101"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>9286</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>3376</twConnCnt></twConstCov><twStats anchorID="102"><twMinPer>20.000</twMinPer><twFootnote number="1" /><twMaxFreq>50.000</twMaxFreq><twMaxFromToDel>0.994</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Wed Sep 14 08:56:53 2022 </twTimestamp></twFoot><twClientInfo anchorID="103"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 386 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
