Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Jul  8 11:31:31 2019
| Host         : DESKTOP-3OCE3Q5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.414        0.000                      0                 1273        0.066        0.000                      0                 1273        4.020        0.000                       0                   627  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.414        0.000                      0                 1090        0.066        0.000                      0                 1090        4.020        0.000                       0                   627  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               4.655        0.000                      0                  183        0.861        0.000                      0                  183  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.414ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.414ns  (required time - arrival time)
  Source:                 design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.469ns  (logic 3.097ns (47.877%)  route 3.372ns (52.123%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=627, routed)         1.645     2.939    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X33Y84         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDCE (Prop_fdce_C_Q)         0.456     3.395 f  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[0][0]/Q
                         net (fo=16, routed)          1.399     4.794    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[0][0]
    SLICE_X32Y79         LUT2 (Prop_lut2_I1_O)        0.148     4.942 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[0][2]_i_9/O
                         net (fo=1, routed)           0.545     5.486    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[0][2]_i_9_n_0
    SLICE_X33Y78         LUT6 (Prop_lut6_I1_O)        0.328     5.814 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[0][2]_i_5/O
                         net (fo=1, routed)           0.000     5.814    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[0][2]_i_5_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.215 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.215    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][2]_i_1_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.454 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][10]_i_11/O[2]
                         net (fo=2, routed)           0.783     7.237    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][10]_i_11_n_5
    SLICE_X33Y81         LUT3 (Prop_lut3_I2_O)        0.327     7.564 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[0][10]_i_5/O
                         net (fo=2, routed)           0.645     8.210    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[0][10]_i_5_n_0
    SLICE_X33Y82         LUT4 (Prop_lut4_I3_O)        0.332     8.542 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[0][10]_i_9/O
                         net (fo=1, routed)           0.000     8.542    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[0][10]_i_9_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.074 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.074    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][10]_i_1_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.408 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][14]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.408    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0]0[12]
    SLICE_X33Y83         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=627, routed)         1.472    12.651    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X33Y83         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][12]/C
                         clock pessimism              0.263    12.914    
                         clock uncertainty           -0.154    12.760    
    SLICE_X33Y83         FDCE (Setup_fdce_C_D)        0.062    12.822    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][12]
  -------------------------------------------------------------------
                         required time                         12.822    
                         arrival time                          -9.408    
  -------------------------------------------------------------------
                         slack                                  3.414    

Slack (MET) :             3.424ns  (required time - arrival time)
  Source:                 design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.430ns  (logic 3.218ns (50.048%)  route 3.212ns (49.952%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.699 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=627, routed)         1.688     2.982    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X27Y84         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y84         FDCE (Prop_fdce_C_Q)         0.419     3.401 f  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[1][0]/Q
                         net (fo=16, routed)          1.262     4.663    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[1][0]
    SLICE_X31Y80         LUT2 (Prop_lut2_I1_O)        0.325     4.988 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][2]_i_9/O
                         net (fo=1, routed)           0.530     5.518    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][2]_i_9_n_0
    SLICE_X30Y80         LUT6 (Prop_lut6_I1_O)        0.332     5.850 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][2]_i_5/O
                         net (fo=1, routed)           0.000     5.850    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][2]_i_5_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.226 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.226    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][2]_i_1_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.465 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][10]_i_11/O[2]
                         net (fo=2, routed)           0.775     7.239    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][10]_i_11_n_5
    SLICE_X29Y82         LUT3 (Prop_lut3_I2_O)        0.326     7.565 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][10]_i_5/O
                         net (fo=2, routed)           0.645     8.211    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][10]_i_5_n_0
    SLICE_X29Y83         LUT4 (Prop_lut4_I3_O)        0.332     8.543 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][10]_i_9/O
                         net (fo=1, routed)           0.000     8.543    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][10]_i_9_n_0
    SLICE_X29Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.075 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.075    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][10]_i_1_n_0
    SLICE_X29Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.189 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.189    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][14]_i_1_n_0
    SLICE_X29Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.412 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][15]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.412    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1]0[15]
    SLICE_X29Y85         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=627, routed)         1.520    12.699    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X29Y85         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][15]/C
                         clock pessimism              0.229    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X29Y85         FDCE (Setup_fdce_C_D)        0.062    12.836    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][15]
  -------------------------------------------------------------------
                         required time                         12.836    
                         arrival time                          -9.412    
  -------------------------------------------------------------------
                         slack                                  3.424    

Slack (MET) :             3.426ns  (required time - arrival time)
  Source:                 design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.427ns  (logic 3.215ns (50.025%)  route 3.212ns (49.975%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=627, routed)         1.688     2.982    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X27Y84         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y84         FDCE (Prop_fdce_C_Q)         0.419     3.401 f  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[1][0]/Q
                         net (fo=16, routed)          1.262     4.663    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[1][0]
    SLICE_X31Y80         LUT2 (Prop_lut2_I1_O)        0.325     4.988 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][2]_i_9/O
                         net (fo=1, routed)           0.530     5.518    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][2]_i_9_n_0
    SLICE_X30Y80         LUT6 (Prop_lut6_I1_O)        0.332     5.850 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][2]_i_5/O
                         net (fo=1, routed)           0.000     5.850    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][2]_i_5_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.226 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.226    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][2]_i_1_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.465 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][10]_i_11/O[2]
                         net (fo=2, routed)           0.775     7.239    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][10]_i_11_n_5
    SLICE_X29Y82         LUT3 (Prop_lut3_I2_O)        0.326     7.565 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][10]_i_5/O
                         net (fo=2, routed)           0.645     8.211    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][10]_i_5_n_0
    SLICE_X29Y83         LUT4 (Prop_lut4_I3_O)        0.332     8.543 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][10]_i_9/O
                         net (fo=1, routed)           0.000     8.543    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][10]_i_9_n_0
    SLICE_X29Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.075 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.075    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][10]_i_1_n_0
    SLICE_X29Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.409 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][14]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.409    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1]0[12]
    SLICE_X29Y84         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=627, routed)         1.519    12.698    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X29Y84         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][12]/C
                         clock pessimism              0.229    12.927    
                         clock uncertainty           -0.154    12.773    
    SLICE_X29Y84         FDCE (Setup_fdce_C_D)        0.062    12.835    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][12]
  -------------------------------------------------------------------
                         required time                         12.835    
                         arrival time                          -9.409    
  -------------------------------------------------------------------
                         slack                                  3.426    

Slack (MET) :             3.435ns  (required time - arrival time)
  Source:                 design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][14]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.448ns  (logic 3.076ns (47.708%)  route 3.372ns (52.292%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=627, routed)         1.645     2.939    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X33Y84         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDCE (Prop_fdce_C_Q)         0.456     3.395 f  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[0][0]/Q
                         net (fo=16, routed)          1.399     4.794    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[0][0]
    SLICE_X32Y79         LUT2 (Prop_lut2_I1_O)        0.148     4.942 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[0][2]_i_9/O
                         net (fo=1, routed)           0.545     5.486    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[0][2]_i_9_n_0
    SLICE_X33Y78         LUT6 (Prop_lut6_I1_O)        0.328     5.814 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[0][2]_i_5/O
                         net (fo=1, routed)           0.000     5.814    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[0][2]_i_5_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.215 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.215    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][2]_i_1_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.454 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][10]_i_11/O[2]
                         net (fo=2, routed)           0.783     7.237    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][10]_i_11_n_5
    SLICE_X33Y81         LUT3 (Prop_lut3_I2_O)        0.327     7.564 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[0][10]_i_5/O
                         net (fo=2, routed)           0.645     8.210    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[0][10]_i_5_n_0
    SLICE_X33Y82         LUT4 (Prop_lut4_I3_O)        0.332     8.542 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[0][10]_i_9/O
                         net (fo=1, routed)           0.000     8.542    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[0][10]_i_9_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.074 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.074    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][10]_i_1_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.387 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][14]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.387    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0]0[14]
    SLICE_X33Y83         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=627, routed)         1.472    12.651    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X33Y83         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][14]/C
                         clock pessimism              0.263    12.914    
                         clock uncertainty           -0.154    12.760    
    SLICE_X33Y83         FDCE (Setup_fdce_C_D)        0.062    12.822    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][14]
  -------------------------------------------------------------------
                         required time                         12.822    
                         arrival time                          -9.387    
  -------------------------------------------------------------------
                         slack                                  3.435    

Slack (MET) :             3.436ns  (required time - arrival time)
  Source:                 design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.472ns  (logic 3.100ns (47.902%)  route 3.372ns (52.098%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=627, routed)         1.645     2.939    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X33Y84         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDCE (Prop_fdce_C_Q)         0.456     3.395 f  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[0][0]/Q
                         net (fo=16, routed)          1.399     4.794    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[0][0]
    SLICE_X32Y79         LUT2 (Prop_lut2_I1_O)        0.148     4.942 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[0][2]_i_9/O
                         net (fo=1, routed)           0.545     5.486    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[0][2]_i_9_n_0
    SLICE_X33Y78         LUT6 (Prop_lut6_I1_O)        0.328     5.814 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[0][2]_i_5/O
                         net (fo=1, routed)           0.000     5.814    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[0][2]_i_5_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.215 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.215    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][2]_i_1_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.454 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][10]_i_11/O[2]
                         net (fo=2, routed)           0.783     7.237    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][10]_i_11_n_5
    SLICE_X33Y81         LUT3 (Prop_lut3_I2_O)        0.327     7.564 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[0][10]_i_5/O
                         net (fo=2, routed)           0.645     8.210    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[0][10]_i_5_n_0
    SLICE_X33Y82         LUT4 (Prop_lut4_I3_O)        0.332     8.542 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[0][10]_i_9/O
                         net (fo=1, routed)           0.000     8.542    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[0][10]_i_9_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.074 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.074    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][10]_i_1_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.188 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.188    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][14]_i_1_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.411 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][15]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.411    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0]0[15]
    SLICE_X33Y84         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=627, routed)         1.473    12.652    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X33Y84         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][15]/C
                         clock pessimism              0.287    12.939    
                         clock uncertainty           -0.154    12.785    
    SLICE_X33Y84         FDCE (Setup_fdce_C_D)        0.062    12.847    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][15]
  -------------------------------------------------------------------
                         required time                         12.847    
                         arrival time                          -9.411    
  -------------------------------------------------------------------
                         slack                                  3.436    

Slack (MET) :             3.447ns  (required time - arrival time)
  Source:                 design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][14]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.406ns  (logic 3.194ns (49.861%)  route 3.212ns (50.139%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=627, routed)         1.688     2.982    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X27Y84         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y84         FDCE (Prop_fdce_C_Q)         0.419     3.401 f  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[1][0]/Q
                         net (fo=16, routed)          1.262     4.663    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[1][0]
    SLICE_X31Y80         LUT2 (Prop_lut2_I1_O)        0.325     4.988 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][2]_i_9/O
                         net (fo=1, routed)           0.530     5.518    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][2]_i_9_n_0
    SLICE_X30Y80         LUT6 (Prop_lut6_I1_O)        0.332     5.850 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][2]_i_5/O
                         net (fo=1, routed)           0.000     5.850    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][2]_i_5_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.226 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.226    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][2]_i_1_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.465 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][10]_i_11/O[2]
                         net (fo=2, routed)           0.775     7.239    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][10]_i_11_n_5
    SLICE_X29Y82         LUT3 (Prop_lut3_I2_O)        0.326     7.565 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][10]_i_5/O
                         net (fo=2, routed)           0.645     8.211    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][10]_i_5_n_0
    SLICE_X29Y83         LUT4 (Prop_lut4_I3_O)        0.332     8.543 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][10]_i_9/O
                         net (fo=1, routed)           0.000     8.543    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][10]_i_9_n_0
    SLICE_X29Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.075 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.075    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][10]_i_1_n_0
    SLICE_X29Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.388 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][14]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.388    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1]0[14]
    SLICE_X29Y84         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=627, routed)         1.519    12.698    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X29Y84         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][14]/C
                         clock pessimism              0.229    12.927    
                         clock uncertainty           -0.154    12.773    
    SLICE_X29Y84         FDCE (Setup_fdce_C_D)        0.062    12.835    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][14]
  -------------------------------------------------------------------
                         required time                         12.835    
                         arrival time                          -9.388    
  -------------------------------------------------------------------
                         slack                                  3.447    

Slack (MET) :             3.509ns  (required time - arrival time)
  Source:                 design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.374ns  (logic 3.002ns (47.101%)  route 3.372ns (52.899%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=627, routed)         1.645     2.939    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X33Y84         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDCE (Prop_fdce_C_Q)         0.456     3.395 f  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[0][0]/Q
                         net (fo=16, routed)          1.399     4.794    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[0][0]
    SLICE_X32Y79         LUT2 (Prop_lut2_I1_O)        0.148     4.942 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[0][2]_i_9/O
                         net (fo=1, routed)           0.545     5.486    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[0][2]_i_9_n_0
    SLICE_X33Y78         LUT6 (Prop_lut6_I1_O)        0.328     5.814 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[0][2]_i_5/O
                         net (fo=1, routed)           0.000     5.814    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[0][2]_i_5_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.215 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.215    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][2]_i_1_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.454 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][10]_i_11/O[2]
                         net (fo=2, routed)           0.783     7.237    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][10]_i_11_n_5
    SLICE_X33Y81         LUT3 (Prop_lut3_I2_O)        0.327     7.564 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[0][10]_i_5/O
                         net (fo=2, routed)           0.645     8.210    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[0][10]_i_5_n_0
    SLICE_X33Y82         LUT4 (Prop_lut4_I3_O)        0.332     8.542 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[0][10]_i_9/O
                         net (fo=1, routed)           0.000     8.542    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[0][10]_i_9_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.074 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.074    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][10]_i_1_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.313 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][14]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.313    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0]0[13]
    SLICE_X33Y83         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=627, routed)         1.472    12.651    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X33Y83         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][13]/C
                         clock pessimism              0.263    12.914    
                         clock uncertainty           -0.154    12.760    
    SLICE_X33Y83         FDCE (Setup_fdce_C_D)        0.062    12.822    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][13]
  -------------------------------------------------------------------
                         required time                         12.822    
                         arrival time                          -9.313    
  -------------------------------------------------------------------
                         slack                                  3.509    

Slack (MET) :             3.521ns  (required time - arrival time)
  Source:                 design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.332ns  (logic 3.120ns (49.275%)  route 3.212ns (50.725%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=627, routed)         1.688     2.982    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X27Y84         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y84         FDCE (Prop_fdce_C_Q)         0.419     3.401 f  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[1][0]/Q
                         net (fo=16, routed)          1.262     4.663    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[1][0]
    SLICE_X31Y80         LUT2 (Prop_lut2_I1_O)        0.325     4.988 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][2]_i_9/O
                         net (fo=1, routed)           0.530     5.518    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][2]_i_9_n_0
    SLICE_X30Y80         LUT6 (Prop_lut6_I1_O)        0.332     5.850 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][2]_i_5/O
                         net (fo=1, routed)           0.000     5.850    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][2]_i_5_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.226 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.226    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][2]_i_1_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.465 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][10]_i_11/O[2]
                         net (fo=2, routed)           0.775     7.239    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][10]_i_11_n_5
    SLICE_X29Y82         LUT3 (Prop_lut3_I2_O)        0.326     7.565 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][10]_i_5/O
                         net (fo=2, routed)           0.645     8.211    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][10]_i_5_n_0
    SLICE_X29Y83         LUT4 (Prop_lut4_I3_O)        0.332     8.543 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][10]_i_9/O
                         net (fo=1, routed)           0.000     8.543    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][10]_i_9_n_0
    SLICE_X29Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.075 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.075    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][10]_i_1_n_0
    SLICE_X29Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.314 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][14]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.314    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1]0[13]
    SLICE_X29Y84         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=627, routed)         1.519    12.698    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X29Y84         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][13]/C
                         clock pessimism              0.229    12.927    
                         clock uncertainty           -0.154    12.773    
    SLICE_X29Y84         FDCE (Setup_fdce_C_D)        0.062    12.835    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][13]
  -------------------------------------------------------------------
                         required time                         12.835    
                         arrival time                          -9.314    
  -------------------------------------------------------------------
                         slack                                  3.521    

Slack (MET) :             3.525ns  (required time - arrival time)
  Source:                 design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.358ns  (logic 2.986ns (46.967%)  route 3.372ns (53.033%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=627, routed)         1.645     2.939    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X33Y84         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDCE (Prop_fdce_C_Q)         0.456     3.395 f  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[0][0]/Q
                         net (fo=16, routed)          1.399     4.794    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[0][0]
    SLICE_X32Y79         LUT2 (Prop_lut2_I1_O)        0.148     4.942 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[0][2]_i_9/O
                         net (fo=1, routed)           0.545     5.486    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[0][2]_i_9_n_0
    SLICE_X33Y78         LUT6 (Prop_lut6_I1_O)        0.328     5.814 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[0][2]_i_5/O
                         net (fo=1, routed)           0.000     5.814    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[0][2]_i_5_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.215 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.215    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][2]_i_1_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.454 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][10]_i_11/O[2]
                         net (fo=2, routed)           0.783     7.237    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][10]_i_11_n_5
    SLICE_X33Y81         LUT3 (Prop_lut3_I2_O)        0.327     7.564 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[0][10]_i_5/O
                         net (fo=2, routed)           0.645     8.210    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[0][10]_i_5_n_0
    SLICE_X33Y82         LUT4 (Prop_lut4_I3_O)        0.332     8.542 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[0][10]_i_9/O
                         net (fo=1, routed)           0.000     8.542    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[0][10]_i_9_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.074 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.074    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][10]_i_1_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.297 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][14]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.297    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0]0[11]
    SLICE_X33Y83         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=627, routed)         1.472    12.651    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X33Y83         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][11]/C
                         clock pessimism              0.263    12.914    
                         clock uncertainty           -0.154    12.760    
    SLICE_X33Y83         FDCE (Setup_fdce_C_D)        0.062    12.822    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][11]
  -------------------------------------------------------------------
                         required time                         12.822    
                         arrival time                          -9.297    
  -------------------------------------------------------------------
                         slack                                  3.525    

Slack (MET) :             3.527ns  (required time - arrival time)
  Source:                 design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/p_data_reg[2][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[2][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.373ns  (logic 2.874ns (45.095%)  route 3.499ns (54.905%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=627, routed)         1.645     2.939    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X32Y84         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/p_data_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         FDCE (Prop_fdce_C_Q)         0.518     3.457 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/p_data_reg[2][3]/Q
                         net (fo=20, routed)          1.615     5.072    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/p_data_reg_n_0_[2][3]
    SLICE_X26Y88         LUT6 (Prop_lut6_I3_O)        0.124     5.196 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[2][10]_i_22/O
                         net (fo=2, routed)           0.581     5.777    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[2][10]_i_22_n_0
    SLICE_X27Y87         LUT6 (Prop_lut6_I0_O)        0.124     5.901 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[2][10]_i_26/O
                         net (fo=1, routed)           0.000     5.901    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[2][10]_i_26_n_0
    SLICE_X27Y87         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.481 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[2][10]_i_11/O[2]
                         net (fo=2, routed)           0.658     7.139    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[2][10]_i_11_n_5
    SLICE_X29Y87         LUT3 (Prop_lut3_I2_O)        0.327     7.466 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[2][10]_i_5/O
                         net (fo=2, routed)           0.645     8.111    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[2][10]_i_5_n_0
    SLICE_X29Y88         LUT4 (Prop_lut4_I3_O)        0.332     8.443 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[2][10]_i_9/O
                         net (fo=1, routed)           0.000     8.443    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[2][10]_i_9_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.975 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[2][10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.975    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[2][10]_i_1_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.089 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[2][14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.089    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[2][14]_i_1_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.312 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[2][15]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.312    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[2]0[15]
    SLICE_X29Y90         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[2][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=627, routed)         1.523    12.702    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X29Y90         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[2][15]/C
                         clock pessimism              0.229    12.931    
                         clock uncertainty           -0.154    12.777    
    SLICE_X29Y90         FDCE (Setup_fdce_C_D)        0.062    12.839    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[2][15]
  -------------------------------------------------------------------
                         required time                         12.839    
                         arrival time                          -9.312    
  -------------------------------------------------------------------
                         slack                                  3.527    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.128ns (27.288%)  route 0.341ns (72.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=627, routed)         0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.128     1.041 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.341     1.382    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X30Y100        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=627, routed)         0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y100        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.035     1.262    
    SLICE_X30Y100        SRL16E (Hold_srl16e_CLK_D)
                                                      0.054     1.316    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.316    
                         arrival time                           1.382    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.819%)  route 0.119ns (48.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=627, routed)         0.572     0.908    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y91         FDRE (Prop_fdre_C_Q)         0.128     1.036 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.119     1.155    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[6]
    SLICE_X26Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=627, routed)         0.841     1.207    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.284     0.923    
    SLICE_X26Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.053    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/axi_rdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.071%)  route 0.115ns (44.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=627, routed)         0.572     0.908    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y86         FDRE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/axi_rdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y86         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/axi_rdata_reg[4]/Q
                         net (fo=1, routed)           0.115     1.164    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[4]
    SLICE_X26Y87         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=627, routed)         0.839     1.205    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y87         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.264     0.941    
    SLICE_X26Y87         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.058    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.475%)  route 0.191ns (57.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=627, routed)         0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.191     1.327    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=627, routed)         0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=627, routed)         0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/Q
                         net (fo=1, routed)           0.100     1.154    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[7]
    SLICE_X30Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=627, routed)         0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
                         clock pessimism             -0.282     0.929    
    SLICE_X30Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.037    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/axi_rdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.148ns (56.487%)  route 0.114ns (43.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=627, routed)         0.569     0.905    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y86         FDRE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/axi_rdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y86         FDRE (Prop_fdre_C_Q)         0.148     1.053 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/axi_rdata_reg[7]/Q
                         net (fo=1, routed)           0.114     1.167    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X26Y85         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=627, routed)         0.838     1.204    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y85         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.284     0.920    
    SLICE_X26Y85         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129     1.049    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=627, routed)         0.572     0.908    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X27Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y91         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/Q
                         net (fo=1, routed)           0.056     1.104    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[9]
    SLICE_X27Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=627, routed)         0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
                         clock pessimism             -0.300     0.908    
    SLICE_X27Y91         FDRE (Hold_fdre_C_D)         0.078     0.986    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=627, routed)         0.572     0.908    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X27Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y91         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.056     1.104    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[6]
    SLICE_X27Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=627, routed)         0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                         clock pessimism             -0.300     0.908    
    SLICE_X27Y91         FDRE (Hold_fdre_C_D)         0.076     0.984    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.984    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=627, routed)         0.572     0.908    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X27Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y91         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.056     1.104    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[4]
    SLICE_X27Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=627, routed)         0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                         clock pessimism             -0.300     0.908    
    SLICE_X27Y91         FDRE (Hold_fdre_C_D)         0.075     0.983    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.983    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=627, routed)         0.551     0.887    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X37Y83         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.083    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X37Y83         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=627, routed)         0.817     1.183    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X37Y83         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.296     0.887    
    SLICE_X37Y83         FDRE (Hold_fdre_C_D)         0.075     0.962    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.962    
                         arrival time                           1.083    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X27Y85    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/fir_valid_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X29Y85    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/o_data_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X27Y85    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/o_data_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X28Y86    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/o_data_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X27Y85    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/o_data_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X28Y86    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/o_data_reg[4]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X28Y86    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/o_data_reg[5]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X27Y86    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/o_data_reg[6]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X27Y86    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/o_data_reg[7]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y80    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y80    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y80    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y80    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y82    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y97    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y82    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y100   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y100   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y100   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y100   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.655ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.861ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.655ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[2][6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.791ns  (logic 0.642ns (13.400%)  route 4.149ns (86.600%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=627, routed)         1.634     2.928    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y76         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.518     3.446 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           1.092     4.538    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aresetn
    SLICE_X30Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.662 f  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/axi_awready_i_1/O
                         net (fo=241, routed)         3.058     7.719    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/SR[0]
    SLICE_X29Y93         FDCE                                         f  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[2][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=627, routed)         1.525    12.704    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X29Y93         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[2][6]/C
                         clock pessimism              0.229    12.933    
                         clock uncertainty           -0.154    12.779    
    SLICE_X29Y93         FDCE (Recov_fdce_C_CLR)     -0.405    12.374    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[2][6]
  -------------------------------------------------------------------
                         required time                         12.374    
                         arrival time                          -7.719    
  -------------------------------------------------------------------
                         slack                                  4.655    

Slack (MET) :             4.690ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[3][15]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.743ns  (logic 0.642ns (13.535%)  route 4.101ns (86.465%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=627, routed)         1.634     2.928    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y76         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.518     3.446 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           1.092     4.538    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aresetn
    SLICE_X30Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.662 f  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/axi_awready_i_1/O
                         net (fo=241, routed)         3.010     7.671    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/SR[0]
    SLICE_X33Y91         FDCE                                         f  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[3][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=627, routed)         1.478    12.657    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X33Y91         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[3][15]/C
                         clock pessimism              0.263    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X33Y91         FDCE (Recov_fdce_C_CLR)     -0.405    12.361    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[3][15]
  -------------------------------------------------------------------
                         required time                         12.361    
                         arrival time                          -7.671    
  -------------------------------------------------------------------
                         slack                                  4.690    

Slack (MET) :             4.739ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[2][7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.792ns  (logic 0.642ns (13.396%)  route 4.150ns (86.604%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=627, routed)         1.634     2.928    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y76         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.518     3.446 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           1.092     4.538    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aresetn
    SLICE_X30Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.662 f  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/axi_awready_i_1/O
                         net (fo=241, routed)         3.059     7.720    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/SR[0]
    SLICE_X30Y95         FDCE                                         f  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[2][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=627, routed)         1.525    12.704    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X30Y95         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[2][7]/C
                         clock pessimism              0.229    12.933    
                         clock uncertainty           -0.154    12.779    
    SLICE_X30Y95         FDCE (Recov_fdce_C_CLR)     -0.319    12.460    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[2][7]
  -------------------------------------------------------------------
                         required time                         12.460    
                         arrival time                          -7.720    
  -------------------------------------------------------------------
                         slack                                  4.739    

Slack (MET) :             4.739ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[3][2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.792ns  (logic 0.642ns (13.396%)  route 4.150ns (86.604%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=627, routed)         1.634     2.928    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y76         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.518     3.446 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           1.092     4.538    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aresetn
    SLICE_X30Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.662 f  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/axi_awready_i_1/O
                         net (fo=241, routed)         3.059     7.720    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/SR[0]
    SLICE_X30Y95         FDCE                                         f  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[3][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=627, routed)         1.525    12.704    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X30Y95         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[3][2]/C
                         clock pessimism              0.229    12.933    
                         clock uncertainty           -0.154    12.779    
    SLICE_X30Y95         FDCE (Recov_fdce_C_CLR)     -0.319    12.460    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[3][2]
  -------------------------------------------------------------------
                         required time                         12.460    
                         arrival time                          -7.720    
  -------------------------------------------------------------------
                         slack                                  4.739    

Slack (MET) :             4.739ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[3][7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.792ns  (logic 0.642ns (13.396%)  route 4.150ns (86.604%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=627, routed)         1.634     2.928    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y76         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.518     3.446 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           1.092     4.538    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aresetn
    SLICE_X30Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.662 f  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/axi_awready_i_1/O
                         net (fo=241, routed)         3.059     7.720    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/SR[0]
    SLICE_X30Y95         FDCE                                         f  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[3][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=627, routed)         1.525    12.704    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X30Y95         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[3][7]/C
                         clock pessimism              0.229    12.933    
                         clock uncertainty           -0.154    12.779    
    SLICE_X30Y95         FDCE (Recov_fdce_C_CLR)     -0.319    12.460    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[3][7]
  -------------------------------------------------------------------
                         required time                         12.460    
                         arrival time                          -7.720    
  -------------------------------------------------------------------
                         slack                                  4.739    

Slack (MET) :             4.810ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.629ns  (logic 0.642ns (13.871%)  route 3.987ns (86.129%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.697 - 10.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=627, routed)         1.634     2.928    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y76         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.518     3.446 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           1.092     4.538    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aresetn
    SLICE_X30Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.662 f  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/axi_awready_i_1/O
                         net (fo=241, routed)         2.895     7.557    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/SR[0]
    SLICE_X29Y83         FDCE                                         f  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=627, routed)         1.518    12.697    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X29Y83         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][10]/C
                         clock pessimism              0.229    12.926    
                         clock uncertainty           -0.154    12.772    
    SLICE_X29Y83         FDCE (Recov_fdce_C_CLR)     -0.405    12.367    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][10]
  -------------------------------------------------------------------
                         required time                         12.367    
                         arrival time                          -7.557    
  -------------------------------------------------------------------
                         slack                                  4.810    

Slack (MET) :             4.810ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.629ns  (logic 0.642ns (13.871%)  route 3.987ns (86.129%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.697 - 10.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=627, routed)         1.634     2.928    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y76         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.518     3.446 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           1.092     4.538    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aresetn
    SLICE_X30Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.662 f  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/axi_awready_i_1/O
                         net (fo=241, routed)         2.895     7.557    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/SR[0]
    SLICE_X29Y83         FDCE                                         f  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=627, routed)         1.518    12.697    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X29Y83         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][7]/C
                         clock pessimism              0.229    12.926    
                         clock uncertainty           -0.154    12.772    
    SLICE_X29Y83         FDCE (Recov_fdce_C_CLR)     -0.405    12.367    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][7]
  -------------------------------------------------------------------
                         required time                         12.367    
                         arrival time                          -7.557    
  -------------------------------------------------------------------
                         slack                                  4.810    

Slack (MET) :             4.810ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.629ns  (logic 0.642ns (13.871%)  route 3.987ns (86.129%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.697 - 10.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=627, routed)         1.634     2.928    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y76         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.518     3.446 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           1.092     4.538    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aresetn
    SLICE_X30Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.662 f  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/axi_awready_i_1/O
                         net (fo=241, routed)         2.895     7.557    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/SR[0]
    SLICE_X29Y83         FDCE                                         f  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=627, routed)         1.518    12.697    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X29Y83         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][8]/C
                         clock pessimism              0.229    12.926    
                         clock uncertainty           -0.154    12.772    
    SLICE_X29Y83         FDCE (Recov_fdce_C_CLR)     -0.405    12.367    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][8]
  -------------------------------------------------------------------
                         required time                         12.367    
                         arrival time                          -7.557    
  -------------------------------------------------------------------
                         slack                                  4.810    

Slack (MET) :             4.810ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.629ns  (logic 0.642ns (13.871%)  route 3.987ns (86.129%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.697 - 10.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=627, routed)         1.634     2.928    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y76         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.518     3.446 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           1.092     4.538    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aresetn
    SLICE_X30Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.662 f  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/axi_awready_i_1/O
                         net (fo=241, routed)         2.895     7.557    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/SR[0]
    SLICE_X29Y83         FDCE                                         f  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=627, routed)         1.518    12.697    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X29Y83         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][9]/C
                         clock pessimism              0.229    12.926    
                         clock uncertainty           -0.154    12.772    
    SLICE_X29Y83         FDCE (Recov_fdce_C_CLR)     -0.405    12.367    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][9]
  -------------------------------------------------------------------
                         required time                         12.367    
                         arrival time                          -7.557    
  -------------------------------------------------------------------
                         slack                                  4.810    

Slack (MET) :             4.844ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[3][11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.588ns  (logic 0.642ns (13.994%)  route 3.946ns (86.006%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=627, routed)         1.634     2.928    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y76         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.518     3.446 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           1.092     4.538    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aresetn
    SLICE_X30Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.662 f  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/axi_awready_i_1/O
                         net (fo=241, routed)         2.854     7.516    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/SR[0]
    SLICE_X33Y90         FDCE                                         f  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[3][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=627, routed)         1.477    12.656    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X33Y90         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[3][11]/C
                         clock pessimism              0.263    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X33Y90         FDCE (Recov_fdce_C_CLR)     -0.405    12.360    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[3][11]
  -------------------------------------------------------------------
                         required time                         12.360    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                  4.844    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.861ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.209ns (24.646%)  route 0.639ns (75.354%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=627, routed)         0.546     0.882    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y76         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.164     1.046 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.439     1.484    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aresetn
    SLICE_X30Y78         LUT1 (Prop_lut1_I0_O)        0.045     1.529 f  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/axi_awready_i_1/O
                         net (fo=241, routed)         0.200     1.730    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/SR[0]
    SLICE_X30Y80         FDCE                                         f  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=627, routed)         0.834     1.200    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X30Y80         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][0]/C
                         clock pessimism             -0.264     0.936    
    SLICE_X30Y80         FDCE (Remov_fdce_C_CLR)     -0.067     0.869    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.861ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.209ns (24.646%)  route 0.639ns (75.354%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=627, routed)         0.546     0.882    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y76         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.164     1.046 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.439     1.484    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aresetn
    SLICE_X30Y78         LUT1 (Prop_lut1_I0_O)        0.045     1.529 f  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/axi_awready_i_1/O
                         net (fo=241, routed)         0.200     1.730    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/SR[0]
    SLICE_X30Y80         FDCE                                         f  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=627, routed)         0.834     1.200    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X30Y80         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][1]/C
                         clock pessimism             -0.264     0.936    
    SLICE_X30Y80         FDCE (Remov_fdce_C_CLR)     -0.067     0.869    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.861ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.209ns (24.646%)  route 0.639ns (75.354%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=627, routed)         0.546     0.882    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y76         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.164     1.046 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.439     1.484    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aresetn
    SLICE_X30Y78         LUT1 (Prop_lut1_I0_O)        0.045     1.529 f  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/axi_awready_i_1/O
                         net (fo=241, routed)         0.200     1.730    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/SR[0]
    SLICE_X30Y80         FDCE                                         f  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=627, routed)         0.834     1.200    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X30Y80         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][2]/C
                         clock pessimism             -0.264     0.936    
    SLICE_X30Y80         FDCE (Remov_fdce_C_CLR)     -0.067     0.869    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/p_data_reg[1][0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.209ns (24.646%)  route 0.639ns (75.354%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=627, routed)         0.546     0.882    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y76         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.164     1.046 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.439     1.484    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aresetn
    SLICE_X30Y78         LUT1 (Prop_lut1_I0_O)        0.045     1.529 f  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/axi_awready_i_1/O
                         net (fo=241, routed)         0.200     1.730    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/SR[0]
    SLICE_X31Y80         FDCE                                         f  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/p_data_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=627, routed)         0.834     1.200    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X31Y80         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/p_data_reg[1][0]/C
                         clock pessimism             -0.264     0.936    
    SLICE_X31Y80         FDCE (Remov_fdce_C_CLR)     -0.092     0.844    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/p_data_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.981ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.209ns (23.097%)  route 0.696ns (76.903%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=627, routed)         0.546     0.882    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y76         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.164     1.046 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.439     1.484    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aresetn
    SLICE_X30Y78         LUT1 (Prop_lut1_I0_O)        0.045     1.529 f  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/axi_awready_i_1/O
                         net (fo=241, routed)         0.257     1.786    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/SR[0]
    SLICE_X33Y78         FDCE                                         f  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=627, routed)         0.813     1.179    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X33Y78         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][0]/C
                         clock pessimism             -0.281     0.898    
    SLICE_X33Y78         FDCE (Remov_fdce_C_CLR)     -0.092     0.806    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -0.806    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.981    

Slack (MET) :             0.981ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.209ns (23.097%)  route 0.696ns (76.903%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=627, routed)         0.546     0.882    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y76         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.164     1.046 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.439     1.484    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aresetn
    SLICE_X30Y78         LUT1 (Prop_lut1_I0_O)        0.045     1.529 f  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/axi_awready_i_1/O
                         net (fo=241, routed)         0.257     1.786    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/SR[0]
    SLICE_X33Y78         FDCE                                         f  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=627, routed)         0.813     1.179    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X33Y78         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][1]/C
                         clock pessimism             -0.281     0.898    
    SLICE_X33Y78         FDCE (Remov_fdce_C_CLR)     -0.092     0.806    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -0.806    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.981    

Slack (MET) :             0.981ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.209ns (23.097%)  route 0.696ns (76.903%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=627, routed)         0.546     0.882    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y76         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.164     1.046 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.439     1.484    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aresetn
    SLICE_X30Y78         LUT1 (Prop_lut1_I0_O)        0.045     1.529 f  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/axi_awready_i_1/O
                         net (fo=241, routed)         0.257     1.786    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/SR[0]
    SLICE_X33Y78         FDCE                                         f  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=627, routed)         0.813     1.179    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X33Y78         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][2]/C
                         clock pessimism             -0.281     0.898    
    SLICE_X33Y78         FDCE (Remov_fdce_C_CLR)     -0.092     0.806    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -0.806    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.981    

Slack (MET) :             1.064ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/p_data_reg[0][0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.209ns (20.377%)  route 0.817ns (79.623%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=627, routed)         0.546     0.882    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y76         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.164     1.046 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.439     1.484    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aresetn
    SLICE_X30Y78         LUT1 (Prop_lut1_I0_O)        0.045     1.529 f  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/axi_awready_i_1/O
                         net (fo=241, routed)         0.378     1.907    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/SR[0]
    SLICE_X27Y81         FDCE                                         f  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/p_data_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=627, routed)         0.834     1.200    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X27Y81         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/p_data_reg[0][0]/C
                         clock pessimism             -0.264     0.936    
    SLICE_X27Y81         FDCE (Remov_fdce_C_CLR)     -0.092     0.844    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/p_data_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  1.064    

Slack (MET) :             1.064ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_add_st0_reg[0][0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.209ns (20.377%)  route 0.817ns (79.623%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=627, routed)         0.546     0.882    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y76         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.164     1.046 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.439     1.484    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aresetn
    SLICE_X30Y78         LUT1 (Prop_lut1_I0_O)        0.045     1.529 f  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/axi_awready_i_1/O
                         net (fo=241, routed)         0.378     1.907    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/SR[0]
    SLICE_X27Y81         FDCE                                         f  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_add_st0_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=627, routed)         0.834     1.200    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X27Y81         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_add_st0_reg[0][0]/C
                         clock pessimism             -0.264     0.936    
    SLICE_X27Y81         FDCE (Remov_fdce_C_CLR)     -0.092     0.844    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_add_st0_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  1.064    

Slack (MET) :             1.064ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_add_st0_reg[0][1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.209ns (20.377%)  route 0.817ns (79.623%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=627, routed)         0.546     0.882    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y76         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.164     1.046 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.439     1.484    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aresetn
    SLICE_X30Y78         LUT1 (Prop_lut1_I0_O)        0.045     1.529 f  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/axi_awready_i_1/O
                         net (fo=241, routed)         0.378     1.907    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/SR[0]
    SLICE_X27Y81         FDCE                                         f  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_add_st0_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=627, routed)         0.834     1.200    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X27Y81         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_add_st0_reg[0][1]/C
                         clock pessimism             -0.264     0.936    
    SLICE_X27Y81         FDCE (Remov_fdce_C_CLR)     -0.092     0.844    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_add_st0_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  1.064    





