IRQ_MMP2_MMC2	,	V_10
pm_scu_clk_enable	,	F_7
data	,	V_4
IRQ_MMP2_RTC_ALARM	,	V_7
MPMU_PCR_PJ_SPSD	,	V_31
POWER_MODE_CORE_EXTIDLE	,	V_32
mmp2_set_wake	,	F_1
"%s: before suspend\n"	,	L_2
APMU_PJ_IDLE_CFG	,	V_18
mmp2_pm_init	,	F_18
APMU_SRAM_PWR_DWN	,	V_41
MPMU_PCR_PJ_AXISD	,	V_23
APMU_PJ_IDLE_CFG_L2_PWR_SW	,	V_34
APMU_PJ_IDLE_CFG_PWR_SW	,	F_11
MPMU_WUCRM_PJ_RTC_ALARM	,	V_8
state	,	V_15
PM_SUSPEND_MEM	,	V_44
val	,	V_12
mmp2_pm_ops	,	V_46
pm_mpmu_clk_disable	,	F_8
PM_SUSPEND_STANDBY	,	V_43
MPMU_PLL2_CTRL1	,	V_14
idle_cfg	,	V_16
EIO	,	V_45
"%s: PMIC interrupt is handling\n"	,	L_1
POWER_MODE_APPS_SLEEP	,	V_28
__func__	,	V_39
POWER_MODE_CHIP_SLEEP	,	V_27
suspend_set_ops	,	F_20
irq_data	,	V_1
MPMU_PCR_PJ_DDRCORSD	,	V_21
POWER_MODE_CORE_INTIDLE	,	V_35
suspend_state_t	,	T_2
cpu_is_mmp2	,	F_19
KERN_INFO	,	V_42
printk	,	F_13
CIU_REG	,	F_6
MPMU_PCR_PJ_APBSD	,	V_22
APMU_PJ_IDLE_CFG_PJ_PWRDWN	,	V_30
MPMU_WUCRM_PJ_WAKEUP	,	F_2
MPMU_PCR_PJ	,	V_19
pm_scu_clk_disable	,	F_5
pm_mpmu_clk_enable	,	F_9
MPMU_PCR_PJ_VCTCXOSD	,	V_24
MPMU_SCCR	,	V_47
__raw_writel	,	F_4
MPMU_PCR_PJ_SLPEN	,	V_20
"%s: after suspend\n"	,	L_3
mmp2_pm_prepare	,	F_15
__raw_readl	,	F_3
on	,	V_3
MPMU_WUCRM_PJ	,	V_11
cpu_do_idle	,	F_14
mmp2_pm_finish	,	F_16
temp	,	V_36
MMP2_ICU_INT4_MASK	,	V_37
mmp2_pm_enter_lowpower_mode	,	F_10
d	,	V_2
APMU_PJ_IDLE_CFG_ISO_MODE_CNTRL_MASK	,	V_33
EAGAIN	,	V_40
irq	,	V_5
uint32_t	,	T_1
IRQ_MMP2_PMIC	,	V_9
IRQ_MMP2_RTC	,	V_6
POWER_MODE_APPS_IDLE	,	V_29
POWER_MODE_SYS_SLEEP	,	V_26
mmp2_pm_enter	,	F_12
apcr	,	V_17
MPMU_CGR_PJ	,	V_13
KERN_ERR	,	V_38
__init	,	T_3
mmp2_pm_valid	,	F_17
APMU_PJ_IDLE_CFG_PJ_IDLE	,	V_25
