// Seed: 1759815947
module module_0 (
    id_1,
    id_2
);
  output tri1 id_2;
  inout wire id_1;
  assign id_2 = -1 & -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wor id_4;
  input wire id_3;
  module_0 modCall_1 (
      id_4,
      id_4
  );
  assign modCall_1.id_2 = 0;
  input wire id_2;
  input wire id_1;
  assign id_4 = 1;
  logic id_5;
endmodule
module module_2 #(
    parameter id_19 = 32'd62
) (
    input supply1 id_0,
    input tri0 id_1,
    input tri0 id_2,
    output wand id_3,
    input uwire id_4,
    output uwire id_5,
    output wor id_6,
    output wand id_7,
    output uwire id_8,
    input wand id_9,
    output wand id_10,
    output wire id_11,
    input tri id_12,
    input uwire id_13
    , id_17,
    output wor id_14
    , id_18,
    input uwire id_15
);
  wire _id_19;
  wire [id_19  &  (  1  )  &  1 : "" <  1] id_20;
  wire id_21;
  wire id_22;
  logic id_23;
  ;
  wire id_24;
  module_0 modCall_1 (
      id_22,
      id_24
  );
endmodule
