// Seed: 827998144
module module_0 (
    output supply1 id_0,
    input supply1 id_1,
    input wire id_2,
    input tri0 id_3,
    output tri0 id_4,
    output tri0 id_5,
    output tri id_6
);
  assign id_4 = id_1 ? 1 : id_1;
  always @(id_2) $display((1));
endmodule
module module_1 (
    input wand id_0,
    output wire id_1,
    output logic id_2,
    input supply0 id_3,
    output supply1 id_4
    , id_13,
    input uwire id_5,
    input wand id_6,
    input supply0 id_7,
    input tri1 id_8,
    input uwire id_9,
    output tri0 id_10,
    output wor id_11
);
  module_0 modCall_1 (
      id_11,
      id_5,
      id_8,
      id_5,
      id_11,
      id_4,
      id_10
  );
  assign modCall_1.type_3 = 0;
  wire id_14;
  assign id_2 = (1);
  always @(1 < {1, 1}) begin : LABEL_0
    id_2 <= 1;
    disable id_15;
  end
endmodule
