/* Generated by Yosys 0.38 (git sha1 d2189b06a, gcc 11.2.1 -fPIC -Os) */

module primitive_example_design_13_post_synth(clk_in, pll_clk, reset, i1, i2, load_word, channel_bond_sync_in, data_out, CHANNEL_BOND_SYNC_OUT);
  output CHANNEL_BOND_SYNC_OUT;
  input channel_bond_sync_in;
  input clk_in;
  output data_out;
  input [3:0] i1;
  input [3:0] i2;
  input load_word;
  input pll_clk;
  input reset;
  wire \$iopadmap$i1[0] ;
  wire \$iopadmap$i2[3] ;
  wire \$iopadmap$i2[2] ;
  wire \$iopadmap$i2[1] ;
  wire \$iopadmap$i2[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:13.11-13.18" *)
  wire \data_in[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:13.11-13.18" *)
  wire \data_in[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:13.11-13.18" *)
  wire \data_in[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:13.11-13.18" *)
  wire \data_in[0] ;
  wire \$abc$709$new_new_n17__ ;
  wire \$auto$clkbufmap.cc:339:execute$717 ;
  (* unused_bits = "0" *)
  wire \$iopadmap$channel_bond_sync_in ;
  wire \$iopadmap$clk_in ;
  wire \$iopadmap$i1[3] ;
  wire \$iopadmap$i1[2] ;
  wire \$iopadmap$load_word ;
  wire \$iopadmap$pll_clk ;
  wire \$iopadmap$reset ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:10.15-10.36" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:10.15-10.36" *)
  wire CHANNEL_BOND_SYNC_OUT;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:8.9-8.29" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:8.9-8.29" *)
  wire channel_bond_sync_in;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:15.40-15.61" *)
  wire channel_sync_out_wire;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:2.9-2.15" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:2.9-2.15" *)
  wire clk_in;
  wire \$iopadmap$i1[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:9.15-9.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:9.15-9.23" *)
  wire data_out;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:14.5-14.18" *)
  wire data_out_flop;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:5.14-5.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:5.14-5.16" *)
  wire [3:0] i1;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:6.14-6.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:6.14-6.16" *)
  wire [3:0] i2;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:7.9-7.18" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:7.9-7.18" *)
  wire load_word;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:15.29-15.39" *)
  wire out_tri_en;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:15.5-15.18" *)
  wire output_enable;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:3.9-3.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:3.9-3.16" *)
  wire pll_clk;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:4.9-4.14" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:4.9-4.14" *)
  wire reset;
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$264$auto$blifparse.cc:377:parse_blif$265  (
    .C(\$auto$clkbufmap.cc:339:execute$717 ),
    .D(1'h1),
    .E(1'h1),
    .Q(output_enable),
    .R(\$iopadmap$reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$709$auto$blifparse.cc:535:parse_blif$710  (
    .A({ \$iopadmap$i2[0] , \$iopadmap$i1[0]  }),
    .Y(\data_in[0] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8778)
  ) \$abc$709$auto$blifparse.cc:535:parse_blif$711  (
    .A({ \$iopadmap$i2[1] , \$iopadmap$i1[1] , \$iopadmap$i2[0] , \$iopadmap$i1[0]  }),
    .Y(\data_in[1] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf880077f077ff880)
  ) \$abc$709$auto$blifparse.cc:535:parse_blif$712  (
    .A({ \$iopadmap$i2[2] , \$iopadmap$i1[2] , \$iopadmap$i2[1] , \$iopadmap$i1[1] , \$iopadmap$i2[0] , \$iopadmap$i1[0]  }),
    .Y(\data_in[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfce8e8c0e8c0e8c0)
  ) \$abc$709$auto$blifparse.cc:535:parse_blif$713  (
    .A({ \$iopadmap$i1[0] , \$iopadmap$i2[0] , \$iopadmap$i2[1] , \$iopadmap$i2[2] , \$iopadmap$i1[2] , \$iopadmap$i1[1]  }),
    .Y(\$abc$709$new_new_n17__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h96)
  ) \$abc$709$auto$blifparse.cc:535:parse_blif$714  (
    .A({ \$abc$709$new_new_n17__ , \$iopadmap$i2[3] , \$iopadmap$i1[3]  }),
    .Y(\data_in[3] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$auto$clkbufmap.cc:306:execute$715  (
    .I(\$iopadmap$clk_in ),
    .O(\$auto$clkbufmap.cc:339:execute$717 )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$primitive_example_design_13.channel_bond_sync_in  (
    .EN(1'h1),
    .I(channel_bond_sync_in),
    .O(\$iopadmap$channel_bond_sync_in )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$primitive_example_design_13.clk_in  (
    .EN(1'h1),
    .I(clk_in),
    .O(\$iopadmap$clk_in )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$primitive_example_design_13.i1  (
    .EN(1'h1),
    .I(i1[0]),
    .O(\$iopadmap$i1[0] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$primitive_example_design_13.i1_1  (
    .EN(1'h1),
    .I(i1[1]),
    .O(\$iopadmap$i1[1] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$primitive_example_design_13.i1_2  (
    .EN(1'h1),
    .I(i1[2]),
    .O(\$iopadmap$i1[2] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$primitive_example_design_13.i1_3  (
    .EN(1'h1),
    .I(i1[3]),
    .O(\$iopadmap$i1[3] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$primitive_example_design_13.i2  (
    .EN(1'h1),
    .I(i2[0]),
    .O(\$iopadmap$i2[0] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$primitive_example_design_13.i2_1  (
    .EN(1'h1),
    .I(i2[1]),
    .O(\$iopadmap$i2[1] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$primitive_example_design_13.i2_2  (
    .EN(1'h1),
    .I(i2[2]),
    .O(\$iopadmap$i2[2] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$primitive_example_design_13.i2_3  (
    .EN(1'h1),
    .I(i2[3]),
    .O(\$iopadmap$i2[3] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$primitive_example_design_13.load_word  (
    .EN(1'h1),
    .I(load_word),
    .O(\$iopadmap$load_word )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$primitive_example_design_13.pll_clk  (
    .EN(1'h1),
    .I(pll_clk),
    .O(\$iopadmap$pll_clk )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$primitive_example_design_13.reset  (
    .EN(1'h1),
    .I(reset),
    .O(\$iopadmap$reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:20.3-32.2|/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/gen3_techmap.v:58.1-68.2" *)
  O_SERDES #(
    .DATA_RATE("SDR"),
    .WIDTH(32'sh00000004)
  ) inst (
    .CLK_IN(\$auto$clkbufmap.cc:339:execute$717 ),
    .D({ \data_in[3] , \data_in[2] , \data_in[1] , \data_in[0]  }),
    .LOAD_WORD(\$iopadmap$load_word ),
    .OE_IN(output_enable),
    .OE_OUT(out_tri_en),
    .PLL_CLK(\$iopadmap$pll_clk ),
    .PLL_LOCK(output_enable),
    .Q(data_out_flop),
    .RST(\$iopadmap$reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:34.7-37.2" *)
  O_BUF inst_o_buf (
    .I(channel_sync_out_wire),
    .O(CHANNEL_BOND_SYNC_OUT)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/./rtl/primitive_example_design_13.v:39.8-43.4" *)
  O_BUFT inst_o_buft (
    .I(data_out_flop),
    .O(data_out),
    .T(out_tri_en)
  );
endmodule

