<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="uart/testbench/uart_tb/simulation/submodules/mentor/verbosity_pkg.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="altera_common_sv_packages"
   simulator="modelsim"
   systemVerilogPackageName="avalon_vip_mentor_verbosity_pkg" />
 <file
   path="uart/testbench/uart_tb/simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="altera_common_sv_packages"
   simulator="riviera, ncsim, vcs"
   systemVerilogPackageName="avalon_vip_verbosity_pkg" />
 <file
   path="uart/testbench/uart_tb/simulation/submodules/mentor/avalon_mm_pkg.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="altera_common_sv_packages"
   simulator="modelsim"
   systemVerilogPackageName="avalon_vip_mentor_avalon_mm_pkg" />
 <file
   path="uart/testbench/uart_tb/simulation/submodules/mentor/avalon_utilities_pkg.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="altera_common_sv_packages"
   simulator="modelsim"
   systemVerilogPackageName="avalon_vip_mentor_avalon_utilities_pkg" />
 <file
   path="uart/testbench/uart_tb/simulation/submodules/avalon_mm_pkg.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="altera_common_sv_packages"
   simulator="riviera, ncsim, vcs"
   systemVerilogPackageName="avalon_vip_avalon_mm_pkg" />
 <file
   path="uart/testbench/uart_tb/simulation/submodules/avalon_utilities_pkg.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="altera_common_sv_packages"
   simulator="riviera, ncsim, vcs"
   systemVerilogPackageName="avalon_vip_avalon_utilities_pkg" />
 <file
   path="uart/testbench/uart_tb/simulation/submodules/mentor/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="uart_inst_avalon_rs232_slave_translator"
   simulator="modelsim" />
 <file
   path="uart/testbench/uart_tb/simulation/submodules/aldec/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="uart_inst_avalon_rs232_slave_translator"
   simulator="riviera" />
 <file
   path="uart/testbench/uart_tb/simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="uart_inst_avalon_rs232_slave_bfm_m0_translator" />
 <file
   path="uart/testbench/uart_tb/simulation/submodules/altera_irq_mapper.vho"
   type="VHDL"
   library="irq_mapper" />
 <file
   path="uart/testbench/uart_tb/simulation/submodules/altera_mm_interconnect.vhd"
   type="VHDL"
   library="mm_interconnect_0" />
 <file
   path="uart/testbench/uart_tb/simulation/submodules/altera_avalon_reset_source.vhd"
   type="VHDL"
   library="uart_inst_reset_bfm" />
 <file
   path="uart/testbench/uart_tb/simulation/submodules/mentor/altera_avalon_interrupt_sink.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="uart_inst_interrupt_bfm"
   simulator="modelsim" />
 <file
   path="uart/testbench/uart_tb/simulation/submodules/mentor/altera_avalon_interrupt_sink_vhdl_wrapper.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="uart_inst_interrupt_bfm"
   simulator="modelsim" />
 <file
   path="uart/testbench/uart_tb/simulation/submodules/altera_avalon_interrupt_sink.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="uart_inst_interrupt_bfm"
   simulator="riviera, ncsim, vcs" />
 <file
   path="uart/testbench/uart_tb/simulation/submodules/altera_avalon_interrupt_sink_vhdl_wrapper.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="uart_inst_interrupt_bfm"
   simulator="riviera, ncsim, vcs" />
 <file
   path="uart/testbench/uart_tb/simulation/submodules/altera_avalon_interrupt_sink_vhdl_pkg.vhd"
   type="VHDL"
   library="uart_inst_interrupt_bfm" />
 <file
   path="uart/testbench/uart_tb/simulation/submodules/altera_avalon_interrupt_sink_vhdl.vhd"
   type="VHDL"
   library="uart_inst_interrupt_bfm" />
 <file
   path="uart/testbench/uart_tb/simulation/submodules/altera_conduit_bfm_vhdl_pkg.vhd"
   type="VHDL"
   library="uart_inst_external_interface_bfm" />
 <file
   path="uart/testbench/uart_tb/simulation/submodules/altera_conduit_bfm.vhd"
   type="VHDL"
   library="uart_inst_external_interface_bfm" />
 <file
   path="uart/testbench/uart_tb/simulation/submodules/altera_avalon_clock_source.vhd"
   type="VHDL"
   library="uart_inst_clk_bfm" />
 <file
   path="uart/testbench/uart_tb/simulation/submodules/mentor/altera_avalon_mm_master_bfm.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="uart_inst_avalon_rs232_slave_bfm"
   simulator="modelsim" />
 <file
   path="uart/testbench/uart_tb/simulation/submodules/mentor/altera_avalon_mm_master_bfm_vhdl_wrapper.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="uart_inst_avalon_rs232_slave_bfm"
   simulator="modelsim" />
 <file
   path="uart/testbench/uart_tb/simulation/submodules/altera_avalon_mm_master_bfm.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="uart_inst_avalon_rs232_slave_bfm"
   simulator="riviera, ncsim, vcs" />
 <file
   path="uart/testbench/uart_tb/simulation/submodules/altera_avalon_mm_master_bfm_vhdl_wrapper.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="uart_inst_avalon_rs232_slave_bfm"
   simulator="riviera, ncsim, vcs" />
 <file
   path="uart/testbench/uart_tb/simulation/submodules/altera_avalon_mm_master_bfm_vhdl_pkg.vhd"
   type="VHDL"
   library="uart_inst_avalon_rs232_slave_bfm" />
 <file
   path="uart/testbench/uart_tb/simulation/submodules/altera_avalon_mm_master_bfm_vhdl.vhd"
   type="VHDL"
   library="uart_inst_avalon_rs232_slave_bfm" />
 <file
   path="uart/testbench/uart_tb/simulation/submodules/uart.vhd"
   type="VHDL"
   library="uart_inst" />
 <file path="uart/testbench/uart_tb/simulation/uart_tb.vhd" type="VHDL" />
 <topLevel name="uart_tb" />
 <deviceFamily name="cycloneive" />
</simPackage>
