{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1577393220779 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1577393220779 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 26 21:47:00 2019 " "Processing started: Thu Dec 26 21:47:00 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1577393220779 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1577393220779 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Rproc_MD_MI_C -c Rproc_MD_MI_C --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Rproc_MD_MI_C -c Rproc_MD_MI_C --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1577393220779 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1577393221204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fibq7/ac2/lab5/proc_segmentado/tipos_constantes_pkg/retardos_cntl_seg_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /fibq7/ac2/lab5/proc_segmentado/tipos_constantes_pkg/retardos_cntl_seg_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 retardos_cntl_seg_pkg " "Found design unit 1: retardos_cntl_seg_pkg" {  } { { "../../../../LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/retardos_cntl_seg_pkg.vhd" "" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/retardos_cntl_seg_pkg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393221638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577393221638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fibq7/ac2/lab6/proc_seg_cortos/tipos_constantes_pkg/retardos_cntl_seg_c_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /fibq7/ac2/lab6/proc_seg_cortos/tipos_constantes_pkg/retardos_cntl_seg_c_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 retardos_cntl_seg_C_pkg " "Found design unit 1: retardos_cntl_seg_C_pkg" {  } { { "../../tipos_constantes_pkg/retardos_cntl_seg_C_pkg.vhd" "" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/tipos_constantes_pkg/retardos_cntl_seg_C_pkg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393221641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577393221641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fibq7/ac2/lab4/proc_serie/mi/tipos_ctes_mi_pkg/tipos_constan_memoria_i_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /fibq7/ac2/lab4/proc_serie/mi/tipos_ctes_mi_pkg/tipos_constan_memoria_i_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tipos_constan_memoria_I_pkg " "Found design unit 1: tipos_constan_memoria_I_pkg" {  } { { "../../../../LAB4/PROC_SERIE/MI/tipos_ctes_MI_pkg/tipos_constan_memoria_I_pkg.vhd" "" { Text "D:/FIBQ7/AC2/LAB4/PROC_SERIE/MI/tipos_ctes_MI_pkg/tipos_constan_memoria_I_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393221644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577393221644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fibq7/ac2/lab4/proc_serie/procesador/camino_datos/usecuen/componentes_secuenciamiento_pkg/componentes_secuenciamiento_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /fibq7/ac2/lab4/proc_serie/procesador/camino_datos/usecuen/componentes_secuenciamiento_pkg/componentes_secuenciamiento_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_secuenciamiento_pkg " "Found design unit 1: componentes_secuenciamiento_pkg" {  } { { "../../../../LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/componentes_secuenciamiento_pkg/componentes_secuenciamiento_pkg.vhd" "" { Text "D:/FIBQ7/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/componentes_secuenciamiento_pkg/componentes_secuenciamiento_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393221647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577393221647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fibq7/ac2/lab5/proc_segmentado/procesador/camino_datos/usecuen/componentes_secuenciamiento_pkg/rcomponentes_secuenciamiento_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /fibq7/ac2/lab5/proc_segmentado/procesador/camino_datos/usecuen/componentes_secuenciamiento_pkg/rcomponentes_secuenciamiento_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rcomponentes_secuenciamiento_pkg " "Found design unit 1: Rcomponentes_secuenciamiento_pkg" {  } { { "../../../../LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/componentes_secuenciamiento_pkg/Rcomponentes_secuenciamiento_pkg.vhd" "" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/componentes_secuenciamiento_pkg/Rcomponentes_secuenciamiento_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393221650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577393221650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fibq7/ac2/lab6/proc_seg_cortos/procesador/camino_datos/usecuen/componentes_secuenciamiento_pkg/rcomponentes_secuenciamiento_c_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /fibq7/ac2/lab6/proc_seg_cortos/procesador/camino_datos/usecuen/componentes_secuenciamiento_pkg/rcomponentes_secuenciamiento_c_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rcomponentes_secuenciamiento_C_pkg " "Found design unit 1: Rcomponentes_secuenciamiento_C_pkg" {  } { { "../../PROCESADOR/CAMINO_DATOS/USecuen/componentes_secuenciamiento_pkg/Rcomponentes_secuenciamiento_C_pkg.vhd" "" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/USecuen/componentes_secuenciamiento_pkg/Rcomponentes_secuenciamiento_C_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393221653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577393221653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fibq7/ac2/lab4/proc_serie/procesador/camino_datos/ucalculo/componentes_cam_datos_pkg/componentes_cam_datos_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /fibq7/ac2/lab4/proc_serie/procesador/camino_datos/ucalculo/componentes_cam_datos_pkg/componentes_cam_datos_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_cam_datos_pkg " "Found design unit 1: componentes_cam_datos_pkg" {  } { { "../../../../LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/componentes_cam_datos_pkg/componentes_cam_datos_pkg.vhd" "" { Text "D:/FIBQ7/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/componentes_cam_datos_pkg/componentes_cam_datos_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393221655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577393221655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fibq7/ac2/lab5/proc_segmentado/procesador/camino_datos/ucalculo/componentes_cam_datos_pkg/rcomponentes_cam_datos_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /fibq7/ac2/lab5/proc_segmentado/procesador/camino_datos/ucalculo/componentes_cam_datos_pkg/rcomponentes_cam_datos_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rcomponentes_cam_datos_pkg " "Found design unit 1: Rcomponentes_cam_datos_pkg" {  } { { "../../../../LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/componentes_cam_datos_pkg/Rcomponentes_cam_datos_pkg.vhd" "" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/componentes_cam_datos_pkg/Rcomponentes_cam_datos_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393221658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577393221658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fibq7/ac2/lab6/proc_seg_cortos/procesador/camino_datos/ucalculo/componentes_cam_datos_pkg/rcomponentes_cam_datos_c_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /fibq7/ac2/lab6/proc_seg_cortos/procesador/camino_datos/ucalculo/componentes_cam_datos_pkg/rcomponentes_cam_datos_c_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rcomponentes_cam_datos_C_pkg " "Found design unit 1: Rcomponentes_cam_datos_C_pkg" {  } { { "../../PROCESADOR/CAMINO_DATOS/UCalculo/componentes_cam_datos_pkg/Rcomponentes_cam_datos_C_pkg.vhd" "" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/componentes_cam_datos_pkg/Rcomponentes_cam_datos_C_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393221661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577393221661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fibq7/ac2/lab4/proc_serie/procesador/auto_control/decodificador/codigo/componentes_decodificador_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /fibq7/ac2/lab4/proc_serie/procesador/auto_control/decodificador/codigo/componentes_decodificador_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_decodificador_pkg " "Found design unit 1: componentes_decodificador_pkg" {  } { { "../../../../LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/componentes_decodificador_pkg.vhd" "" { Text "D:/FIBQ7/AC2/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/componentes_decodificador_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393221664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577393221664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fibq7/ac2/lab5/proc_segmentado/procesador/auto_control/decodificador/codigo/rcomponentes_decodificador_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /fibq7/ac2/lab5/proc_segmentado/procesador/auto_control/decodificador/codigo/rcomponentes_decodificador_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rcomponentes_decodificador_pkg " "Found design unit 1: Rcomponentes_decodificador_pkg" {  } { { "../../../../LAB5/PROC_SEGMENTADO/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/Rcomponentes_decodificador_pkg.vhd" "" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/Rcomponentes_decodificador_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393221667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577393221667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fibq7/ac2/lab4/proc_serie/md/componentes_md_pkg/componentes_md_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /fibq7/ac2/lab4/proc_serie/md/componentes_md_pkg/componentes_md_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_MD_pkg " "Found design unit 1: componentes_MD_pkg" {  } { { "../../../../LAB4/PROC_SERIE/MD/componentes_MD_pkg/componentes_MD_pkg.vhd" "" { Text "D:/FIBQ7/AC2/LAB4/PROC_SERIE/MD/componentes_MD_pkg/componentes_MD_pkg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393221670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577393221670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fibq7/ac2/lab5/proc_segmentado/md/componentes_md_pkg/rcomponentes_md_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /fibq7/ac2/lab5/proc_segmentado/md/componentes_md_pkg/rcomponentes_md_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rcomponentes_MD_pkg " "Found design unit 1: Rcomponentes_MD_pkg" {  } { { "../../../../LAB5/PROC_SEGMENTADO/MD/componentes_MD_pkg/Rcomponentes_MD_pkg.vhd" "" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/MD/componentes_MD_pkg/Rcomponentes_MD_pkg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393221672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577393221672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fibq7/ac2/lab6/proc_seg_cortos/md/componentes_md_pkg/rcomponentes_md_c_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /fibq7/ac2/lab6/proc_seg_cortos/md/componentes_md_pkg/rcomponentes_md_c_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rcomponentes_MD_C_pkg " "Found design unit 1: Rcomponentes_MD_C_pkg" {  } { { "../../MD/componentes_MD_pkg/Rcomponentes_MD_C_pkg.vhd" "" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/MD/componentes_MD_pkg/Rcomponentes_MD_C_pkg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393221676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577393221676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fibq7/ac2/lab4/proc_serie/md/tipos_ctes_md_pkg/tipos_constan_memoria_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /fibq7/ac2/lab4/proc_serie/md/tipos_ctes_md_pkg/tipos_constan_memoria_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tipos_constan_memoria_pkg " "Found design unit 1: tipos_constan_memoria_pkg" {  } { { "../../../../LAB4/PROC_SERIE/MD/tipos_ctes_MD_pkg/tipos_constan_memoria_pkg.vhd" "" { Text "D:/FIBQ7/AC2/LAB4/PROC_SERIE/MD/tipos_ctes_MD_pkg/tipos_constan_memoria_pkg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393221679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577393221679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fibq7/ac2/lab4/proc_serie/tipos_constantes_pkg/riscv32_coop_funct_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /fibq7/ac2/lab4/proc_serie/tipos_constantes_pkg/riscv32_coop_funct_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 riscv32_coop_funct_pkg " "Found design unit 1: riscv32_coop_funct_pkg" {  } { { "../../../../LAB4/PROC_SERIE/tipos_constantes_pkg/riscv32_coop_funct_pkg.vhd" "" { Text "D:/FIBQ7/AC2/LAB4/PROC_SERIE/tipos_constantes_pkg/riscv32_coop_funct_pkg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393221682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577393221682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fibq7/ac2/lab4/proc_serie/tipos_constantes_pkg/retardos_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /fibq7/ac2/lab4/proc_serie/tipos_constantes_pkg/retardos_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 retardos_pkg " "Found design unit 1: retardos_pkg" {  } { { "../../../../LAB4/PROC_SERIE/tipos_constantes_pkg/retardos_pkg.vhd" "" { Text "D:/FIBQ7/AC2/LAB4/PROC_SERIE/tipos_constantes_pkg/retardos_pkg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393221685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577393221685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fibq7/ac2/lab4/proc_serie/tipos_constantes_pkg/retardos_even_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /fibq7/ac2/lab4/proc_serie/tipos_constantes_pkg/retardos_even_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 retardos_even_pkg " "Found design unit 1: retardos_even_pkg" {  } { { "../../../../LAB4/PROC_SERIE/tipos_constantes_pkg/retardos_even_pkg.vhd" "" { Text "D:/FIBQ7/AC2/LAB4/PROC_SERIE/tipos_constantes_pkg/retardos_even_pkg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393221688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577393221688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fibq7/ac2/lab5/proc_segmentado/tipos_constantes_pkg/retardos_regdes_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /fibq7/ac2/lab5/proc_segmentado/tipos_constantes_pkg/retardos_regdes_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 retardos_RegDes_pkg " "Found design unit 1: retardos_RegDes_pkg" {  } { { "../../../../LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/retardos_RegDes_pkg.vhd" "" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/retardos_RegDes_pkg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393221691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577393221691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fibq7/ac2/lab4/proc_serie/tipos_constantes_pkg/cte_tipos_uf_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /fibq7/ac2/lab4/proc_serie/tipos_constantes_pkg/cte_tipos_uf_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cte_tipos_UF_pkg " "Found design unit 1: cte_tipos_UF_pkg" {  } { { "../../../../LAB4/PROC_SERIE/tipos_constantes_pkg/cte_tipos_UF_pkg.vhd" "" { Text "D:/FIBQ7/AC2/LAB4/PROC_SERIE/tipos_constantes_pkg/cte_tipos_UF_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393221694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577393221694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fibq7/ac2/lab5/proc_segmentado/tipos_constantes_pkg/cte_tipos_deco_camino_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /fibq7/ac2/lab5/proc_segmentado/tipos_constantes_pkg/cte_tipos_deco_camino_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cte_tipos_deco_camino_pkg " "Found design unit 1: cte_tipos_deco_camino_pkg" {  } { { "../../../../LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/cte_tipos_deco_camino_pkg.vhd" "" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/cte_tipos_deco_camino_pkg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393221697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577393221697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fibq7/ac2/lab4/proc_serie/tipos_constantes_pkg/param_disenyo_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /fibq7/ac2/lab4/proc_serie/tipos_constantes_pkg/param_disenyo_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 param_disenyo_pkg " "Found design unit 1: param_disenyo_pkg" {  } { { "../../../../LAB4/PROC_SERIE/tipos_constantes_pkg/param_disenyo_pkg.vhd" "" { Text "D:/FIBQ7/AC2/LAB4/PROC_SERIE/tipos_constantes_pkg/param_disenyo_pkg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393221700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577393221700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fibq7/ac2/lab5/proc_segmentado/control_segmentacion/componentes_cntl_seg_pkg/componentes_control_seg_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /fibq7/ac2/lab5/proc_segmentado/control_segmentacion/componentes_cntl_seg_pkg/componentes_control_seg_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_control_seg_pkg " "Found design unit 1: componentes_control_seg_pkg" {  } { { "../../../../LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/componentes_cntl_seg_pkg/componentes_control_seg_pkg.vhd" "" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/componentes_cntl_seg_pkg/componentes_control_seg_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393221703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577393221703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fibq7/ac2/lab6/proc_seg_cortos/control_seg_cortos/componentes_cntl_seg_pkg/componentes_control_seg_c_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /fibq7/ac2/lab6/proc_seg_cortos/control_seg_cortos/componentes_cntl_seg_pkg/componentes_control_seg_c_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_control_seg_C_pkg " "Found design unit 1: componentes_control_seg_C_pkg" {  } { { "../../CONTROL_SEG_CORTOS/componentes_cntl_seg_pkg/componentes_control_seg_C_pkg.vhd" "" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/componentes_cntl_seg_pkg/componentes_control_seg_C_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393221706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577393221706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fibq7/ac2/lab5/proc_segmentado/registro_desacoplo/regdes_pkg/regdes_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /fibq7/ac2/lab5/proc_segmentado/registro_desacoplo/regdes_pkg/regdes_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegDes_pkg " "Found design unit 1: RegDes_pkg" {  } { { "../../../../LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/RegDes_pkg/RegDes_pkg.vhd" "" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/RegDes_pkg/RegDes_pkg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393221708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577393221708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fibq7/ac2/lab4/proc_serie/mi/componentes_mi_pkg/componentes_mi_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /fibq7/ac2/lab4/proc_serie/mi/componentes_mi_pkg/componentes_mi_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_MI_pkg " "Found design unit 1: componentes_MI_pkg" {  } { { "../../../../LAB4/PROC_SERIE/MI/componentes_MI_pkg/componentes_MI_pkg.vhd" "" { Text "D:/FIBQ7/AC2/LAB4/PROC_SERIE/MI/componentes_MI_pkg/componentes_MI_pkg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393221711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577393221711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fibq7/ac2/lab5/proc_segmentado/mi/componentes_mi_pkg/rcomponentes_mi_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /fibq7/ac2/lab5/proc_segmentado/mi/componentes_mi_pkg/rcomponentes_mi_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rcomponentes_MI_pkg " "Found design unit 1: Rcomponentes_MI_pkg" {  } { { "../../../../LAB5/PROC_SEGMENTADO/MI/componentes_MI_pkg/Rcomponentes_MI_pkg.vhd" "" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/MI/componentes_MI_pkg/Rcomponentes_MI_pkg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393221714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577393221714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fibq7/ac2/lab6/proc_seg_cortos/cortocircuitos/componentes_cortos_pkg/componentes_cortos_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /fibq7/ac2/lab6/proc_seg_cortos/cortocircuitos/componentes_cortos_pkg/componentes_cortos_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_cortos_pkg " "Found design unit 1: componentes_cortos_pkg" {  } { { "../../CORTOCIRCUITOS/componentes_cortos_pkg/componentes_cortos_pkg.vhd" "" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/CORTOCIRCUITOS/componentes_cortos_pkg/componentes_cortos_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393221717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577393221717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fibq7/ac2/lab6/proc_seg_cortos/cortocircuitos/componentes_cortos_pkg/rcomponentes_cortos_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /fibq7/ac2/lab6/proc_seg_cortos/cortocircuitos/componentes_cortos_pkg/rcomponentes_cortos_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rcomponentes_cortos_pkg " "Found design unit 1: Rcomponentes_cortos_pkg" {  } { { "../../CORTOCIRCUITOS/componentes_cortos_pkg/Rcomponentes_cortos_pkg.vhd" "" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/CORTOCIRCUITOS/componentes_cortos_pkg/Rcomponentes_cortos_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393221719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577393221719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fibq7/ac2/lab5/proc_segmentado/componentes_proc_md_mi_pkg/rcomponentes_proc_md_mi_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /fibq7/ac2/lab5/proc_segmentado/componentes_proc_md_mi_pkg/rcomponentes_proc_md_mi_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rcomponentes_proc_MD_MI_pkg " "Found design unit 1: Rcomponentes_proc_MD_MI_pkg" {  } { { "../../../../LAB5/PROC_SEGMENTADO/componentes_proc_MD_MI_pkg/Rcomponentes_proc_MD_MI_pkg.vhd" "" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/componentes_proc_MD_MI_pkg/Rcomponentes_proc_MD_MI_pkg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393221722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577393221722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fibq7/ac2/lab6/proc_seg_cortos/componentes_proc_md_mi_pkg/rcomponentes_proc_md_mi_c_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /fibq7/ac2/lab6/proc_seg_cortos/componentes_proc_md_mi_pkg/rcomponentes_proc_md_mi_c_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rcomponentes_proc_MD_MI_C_pkg " "Found design unit 1: Rcomponentes_proc_MD_MI_C_pkg" {  } { { "../../componentes_proc_MD_MI_pkg/Rcomponentes_proc_MD_MI_C_pkg.vhd" "" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/componentes_proc_MD_MI_pkg/Rcomponentes_proc_MD_MI_C_pkg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393221725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577393221725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fibq7/ac2/lab4/proc_serie/mi/memoria_mi/codigo/ini_mem_i_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /fibq7/ac2/lab4/proc_serie/mi/memoria_mi/codigo/ini_mem_i_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inicializa_mem_I_pkg " "Found design unit 1: inicializa_mem_I_pkg" {  } { { "../../../../LAB4/PROC_SERIE/MI/memoria_MI/CODIGO/ini_mem_I_pkg.vhd" "" { Text "D:/FIBQ7/AC2/LAB4/PROC_SERIE/MI/memoria_MI/CODIGO/ini_mem_I_pkg.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393221728 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 inicializa_mem_I_pkg-body " "Found design unit 2: inicializa_mem_I_pkg-body" {  } { { "../../../../LAB4/PROC_SERIE/MI/memoria_MI/CODIGO/ini_mem_I_pkg.vhd" "" { Text "D:/FIBQ7/AC2/LAB4/PROC_SERIE/MI/memoria_MI/CODIGO/ini_mem_I_pkg.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393221728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577393221728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fibq7/ac2/lab4/proc_serie/md/memoria_ram/codigo/ini_mem_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /fibq7/ac2/lab4/proc_serie/md/memoria_ram/codigo/ini_mem_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inicializa_mem_pkg " "Found design unit 1: inicializa_mem_pkg" {  } { { "../../../../LAB4/PROC_SERIE/MD/memoria_ram/CODIGO/ini_mem_pkg.vhd" "" { Text "D:/FIBQ7/AC2/LAB4/PROC_SERIE/MD/memoria_ram/CODIGO/ini_mem_pkg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393221730 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 inicializa_mem_pkg-body " "Found design unit 2: inicializa_mem_pkg-body" {  } { { "../../../../LAB4/PROC_SERIE/MD/memoria_ram/CODIGO/ini_mem_pkg.vhd" "" { Text "D:/FIBQ7/AC2/LAB4/PROC_SERIE/MD/memoria_ram/CODIGO/ini_mem_pkg.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393221730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577393221730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fibq7/ac2/lab6/proc_seg_cortos/ensamblado/codigo/rproc_md_mi_c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fibq7/ac2/lab6/proc_seg_cortos/ensamblado/codigo/rproc_md_mi_c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rproc_MD_MI_C-estructural " "Found design unit 1: Rproc_MD_MI_C-estructural" {  } { { "../CODIGO/Rproc_MD_MI_C.vhd" "" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/CODIGO/Rproc_MD_MI_C.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393221734 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rproc_MD_MI_C " "Found entity 1: Rproc_MD_MI_C" {  } { { "../CODIGO/Rproc_MD_MI_C.vhd" "" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/CODIGO/Rproc_MD_MI_C.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393221734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577393221734 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Rproc_MD_MI_C " "Elaborating entity \"Rproc_MD_MI_C\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1577393221946 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fibq7/ac2/lab5/proc_segmentado/procesador/cp/codigo/rregcp.vhd 2 1 " "Using design file /fibq7/ac2/lab5/proc_segmentado/procesador/cp/codigo/rregcp.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RregCP-comportamiento " "Found design unit 1: RregCP-comportamiento" {  } { { "rregcp.vhd" "" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CP/CODIGO/rregcp.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393222039 ""} { "Info" "ISGN_ENTITY_NAME" "1 RregCP " "Found entity 1: RregCP" {  } { { "rregcp.vhd" "" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CP/CODIGO/rregcp.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393222039 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1577393222039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RregCP RregCP:regis_CP " "Elaborating entity \"RregCP\" for hierarchy \"RregCP:regis_CP\"" {  } { { "../CODIGO/Rproc_MD_MI_C.vhd" "regis_CP" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/CODIGO/Rproc_MD_MI_C.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577393222044 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fibq7/ac2/lab5/proc_segmentado/mi/ensamblado_componentes_mi/codigo/rcam_mem_inst_iny_pcero.vhd 2 1 " "Using design file /fibq7/ac2/lab5/proc_segmentado/mi/ensamblado_componentes_mi/codigo/rcam_mem_inst_iny_pcero.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rcam_MEM_INST_INY_Pcero-estructural " "Found design unit 1: Rcam_MEM_INST_INY_Pcero-estructural" {  } { { "rcam_mem_inst_iny_pcero.vhd" "" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/MI/ENSAMBLADO_componentes_MI/CODIGO/rcam_mem_inst_iny_pcero.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393222137 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rcam_MEM_INST_INY_Pcero " "Found entity 1: Rcam_MEM_INST_INY_Pcero" {  } { { "rcam_mem_inst_iny_pcero.vhd" "" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/MI/ENSAMBLADO_componentes_MI/CODIGO/rcam_mem_inst_iny_pcero.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393222137 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1577393222137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rcam_MEM_INST_INY_Pcero Rcam_MEM_INST_INY_Pcero:Mem_INST " "Elaborating entity \"Rcam_MEM_INST_INY_Pcero\" for hierarchy \"Rcam_MEM_INST_INY_Pcero:Mem_INST\"" {  } { { "../CODIGO/Rproc_MD_MI_C.vhd" "Mem_INST" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/CODIGO/Rproc_MD_MI_C.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577393222143 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fibq7/ac2/lab5/proc_segmentado/mi/ensamblado_componentes_mi/codigo/muxins.vhd 2 1 " "Using design file /fibq7/ac2/lab5/proc_segmentado/mi/ensamblado_componentes_mi/codigo/muxins.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxIns-comportamiento " "Found design unit 1: muxIns-comportamiento" {  } { { "muxins.vhd" "" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/MI/ENSAMBLADO_componentes_MI/CODIGO/muxins.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393222237 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxIns " "Found entity 1: muxIns" {  } { { "muxins.vhd" "" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/MI/ENSAMBLADO_componentes_MI/CODIGO/muxins.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393222237 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1577393222237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxIns Rcam_MEM_INST_INY_Pcero:Mem_INST\|muxIns:mux_inst " "Elaborating entity \"muxIns\" for hierarchy \"Rcam_MEM_INST_INY_Pcero:Mem_INST\|muxIns:mux_inst\"" {  } { { "rcam_mem_inst_iny_pcero.vhd" "mux_inst" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/MI/ENSAMBLADO_componentes_MI/CODIGO/rcam_mem_inst_iny_pcero.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577393222246 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fibq7/ac2/lab5/proc_segmentado/mi/ensamblado_componentes_mi/codigo/rcam_mem_inst.vhd 2 1 " "Using design file /fibq7/ac2/lab5/proc_segmentado/mi/ensamblado_componentes_mi/codigo/rcam_mem_inst.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rcam_MEM_INST-estruc " "Found design unit 1: Rcam_MEM_INST-estruc" {  } { { "rcam_mem_inst.vhd" "" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/MI/ENSAMBLADO_componentes_MI/CODIGO/rcam_mem_inst.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393222346 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rcam_MEM_INST " "Found entity 1: Rcam_MEM_INST" {  } { { "rcam_mem_inst.vhd" "" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/MI/ENSAMBLADO_componentes_MI/CODIGO/rcam_mem_inst.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393222346 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1577393222346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rcam_MEM_INST Rcam_MEM_INST_INY_Pcero:Mem_INST\|Rcam_MEM_INST:Mem_INSTR " "Elaborating entity \"Rcam_MEM_INST\" for hierarchy \"Rcam_MEM_INST_INY_Pcero:Mem_INST\|Rcam_MEM_INST:Mem_INSTR\"" {  } { { "rcam_mem_inst_iny_pcero.vhd" "Mem_INSTR" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/MI/ENSAMBLADO_componentes_MI/CODIGO/rcam_mem_inst_iny_pcero.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577393222353 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fibq7/ac2/lab5/proc_segmentado/mi/memoria_mi/codigo/rmi.vhd 2 1 " "Using design file /fibq7/ac2/lab5/proc_segmentado/mi/memoria_mi/codigo/rmi.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RMI-rtl " "Found design unit 1: RMI-rtl" {  } { { "rmi.vhd" "" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/MI/memoria_MI/CODIGO/rmi.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393222443 ""} { "Info" "ISGN_ENTITY_NAME" "1 RMI " "Found entity 1: RMI" {  } { { "rmi.vhd" "" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/MI/memoria_MI/CODIGO/rmi.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393222443 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1577393222443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RMI Rcam_MEM_INST_INY_Pcero:Mem_INST\|Rcam_MEM_INST:Mem_INSTR\|RMI:mem_inst " "Elaborating entity \"RMI\" for hierarchy \"Rcam_MEM_INST_INY_Pcero:Mem_INST\|Rcam_MEM_INST:Mem_INSTR\|RMI:mem_inst\"" {  } { { "rcam_mem_inst.vhd" "mem_inst" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/MI/ENSAMBLADO_componentes_MI/CODIGO/rcam_mem_inst.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577393222446 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fibq7/ac2/lab6/proc_seg_cortos/procesador/ensamblado_deco_uc_us/codigo/rdeco_cam_dat_secu_c.vhd 2 1 " "Using design file /fibq7/ac2/lab6/proc_seg_cortos/procesador/ensamblado_deco_uc_us/codigo/rdeco_cam_dat_secu_c.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RDeco_cam_dat_secu_C-estructural " "Found design unit 1: RDeco_cam_dat_secu_C-estructural" {  } { { "rdeco_cam_dat_secu_c.vhd" "" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/PROCESADOR/ENSAMBLADO_DECO_UC_US/CODIGO/rdeco_cam_dat_secu_c.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393222544 ""} { "Info" "ISGN_ENTITY_NAME" "1 RDeco_cam_dat_secu_C " "Found entity 1: RDeco_cam_dat_secu_C" {  } { { "rdeco_cam_dat_secu_c.vhd" "" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/PROCESADOR/ENSAMBLADO_DECO_UC_US/CODIGO/rdeco_cam_dat_secu_c.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393222544 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1577393222544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RDeco_cam_dat_secu_C RDeco_cam_dat_secu_C:procesa " "Elaborating entity \"RDeco_cam_dat_secu_C\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\"" {  } { { "../CODIGO/Rproc_MD_MI_C.vhd" "procesa" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/CODIGO/Rproc_MD_MI_C.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577393222550 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fibq7/ac2/lab5/proc_segmentado/procesador/auto_control/decodificador/codigo/rdecodificador.vhd 2 1 " "Using design file /fibq7/ac2/lab5/proc_segmentado/procesador/auto_control/decodificador/codigo/rdecodificador.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rdecodificador-estructural " "Found design unit 1: Rdecodificador-estructural" {  } { { "rdecodificador.vhd" "" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/rdecodificador.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393222642 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rdecodificador " "Found entity 1: Rdecodificador" {  } { { "rdecodificador.vhd" "" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/rdecodificador.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393222642 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1577393222642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rdecodificador RDeco_cam_dat_secu_C:procesa\|Rdecodificador:deco " "Elaborating entity \"Rdecodificador\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rdecodificador:deco\"" {  } { { "rdeco_cam_dat_secu_c.vhd" "deco" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/PROCESADOR/ENSAMBLADO_DECO_UC_US/CODIGO/rdeco_cam_dat_secu_c.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577393222646 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fibq7/ac2/lab5/proc_segmentado/registro_desacoplo/codigo/rdb_dl_n.vhd 2 1 " "Using design file /fibq7/ac2/lab5/proc_segmentado/registro_desacoplo/codigo/rdb_dl_n.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RDB_DL_N-comportamiento " "Found design unit 1: RDB_DL_N-comportamiento" {  } { { "rdb_dl_n.vhd" "" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/rdb_dl_n.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393222739 ""} { "Info" "ISGN_ENTITY_NAME" "1 RDB_DL_N " "Found entity 1: RDB_DL_N" {  } { { "rdb_dl_n.vhd" "" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/rdb_dl_n.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393222739 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1577393222739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RDB_DL_N RDeco_cam_dat_secu_C:procesa\|Rdecodificador:deco\|RDB_DL_N:RDL3_instr " "Elaborating entity \"RDB_DL_N\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rdecodificador:deco\|RDB_DL_N:RDL3_instr\"" {  } { { "rdecodificador.vhd" "RDL3_instr" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/rdecodificador.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577393222744 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fibq7/ac2/lab4/proc_serie/procesador/auto_control/decodificador/codigo/decodificador.vhd 2 1 " "Using design file /fibq7/ac2/lab4/proc_serie/procesador/auto_control/decodificador/codigo/decodificador.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodificador-estructural " "Found design unit 1: decodificador-estructural" {  } { { "decodificador.vhd" "" { Text "D:/FIBQ7/AC2/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decodificador.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393222837 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodificador " "Found entity 1: decodificador" {  } { { "decodificador.vhd" "" { Text "D:/FIBQ7/AC2/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decodificador.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393222837 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1577393222837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador RDeco_cam_dat_secu_C:procesa\|Rdecodificador:deco\|decodificador:R_deco " "Elaborating entity \"decodificador\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rdecodificador:deco\|decodificador:R_deco\"" {  } { { "rdecodificador.vhd" "R_deco" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/rdecodificador.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577393222841 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fibq7/ac2/lab4/proc_serie/procesador/auto_control/decodificador/codigo/decocamino.vhd 2 1 " "Using design file /fibq7/ac2/lab4/proc_serie/procesador/auto_control/decodificador/codigo/decocamino.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decocamino-comportamiento " "Found design unit 1: decocamino-comportamiento" {  } { { "decocamino.vhd" "" { Text "D:/FIBQ7/AC2/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decocamino.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393222937 ""} { "Info" "ISGN_ENTITY_NAME" "1 decocamino " "Found entity 1: decocamino" {  } { { "decocamino.vhd" "" { Text "D:/FIBQ7/AC2/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decocamino.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393222937 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1577393222937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decocamino RDeco_cam_dat_secu_C:procesa\|Rdecodificador:deco\|decodificador:R_deco\|decocamino:camino " "Elaborating entity \"decocamino\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rdecodificador:deco\|decodificador:R_deco\|decocamino:camino\"" {  } { { "decodificador.vhd" "camino" { Text "D:/FIBQ7/AC2/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decodificador.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577393222941 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fibq7/ac2/lab4/proc_serie/procesador/auto_control/decodificador/codigo/decoopalu.vhd 2 1 " "Using design file /fibq7/ac2/lab4/proc_serie/procesador/auto_control/decodificador/codigo/decoopalu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoopALU-comportamiento " "Found design unit 1: decoopALU-comportamiento" {  } { { "decoopalu.vhd" "" { Text "D:/FIBQ7/AC2/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decoopalu.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393223031 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoopALU " "Found entity 1: decoopALU" {  } { { "decoopalu.vhd" "" { Text "D:/FIBQ7/AC2/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decoopalu.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393223031 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1577393223031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoopALU RDeco_cam_dat_secu_C:procesa\|Rdecodificador:deco\|decodificador:R_deco\|decoopALU:ALU " "Elaborating entity \"decoopALU\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rdecodificador:deco\|decodificador:R_deco\|decoopALU:ALU\"" {  } { { "decodificador.vhd" "ALU" { Text "D:/FIBQ7/AC2/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decodificador.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577393223035 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fibq7/ac2/lab4/proc_serie/procesador/auto_control/decodificador/codigo/decoopmd.vhd 2 1 " "Using design file /fibq7/ac2/lab4/proc_serie/procesador/auto_control/decodificador/codigo/decoopmd.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoopMD-comportamiento " "Found design unit 1: decoopMD-comportamiento" {  } { { "decoopmd.vhd" "" { Text "D:/FIBQ7/AC2/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decoopmd.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393223128 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoopMD " "Found entity 1: decoopMD" {  } { { "decoopmd.vhd" "" { Text "D:/FIBQ7/AC2/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decoopmd.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393223128 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1577393223128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoopMD RDeco_cam_dat_secu_C:procesa\|Rdecodificador:deco\|decodificador:R_deco\|decoopMD:MEMORIA " "Elaborating entity \"decoopMD\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rdecodificador:deco\|decodificador:R_deco\|decoopMD:MEMORIA\"" {  } { { "decodificador.vhd" "MEMORIA" { Text "D:/FIBQ7/AC2/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decodificador.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577393223131 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fibq7/ac2/lab4/proc_serie/procesador/auto_control/decodificador/codigo/decoopsec.vhd 2 1 " "Using design file /fibq7/ac2/lab4/proc_serie/procesador/auto_control/decodificador/codigo/decoopsec.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoopSEC-comportamiento " "Found design unit 1: decoopSEC-comportamiento" {  } { { "decoopsec.vhd" "" { Text "D:/FIBQ7/AC2/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decoopsec.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393223224 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoopSEC " "Found entity 1: decoopSEC" {  } { { "decoopsec.vhd" "" { Text "D:/FIBQ7/AC2/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decoopsec.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393223224 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1577393223224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoopSEC RDeco_cam_dat_secu_C:procesa\|Rdecodificador:deco\|decodificador:R_deco\|decoopSEC:SECUEN " "Elaborating entity \"decoopSEC\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rdecodificador:deco\|decodificador:R_deco\|decoopSEC:SECUEN\"" {  } { { "decodificador.vhd" "SECUEN" { Text "D:/FIBQ7/AC2/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decodificador.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577393223228 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fibq7/ac2/lab4/proc_serie/procesador/auto_control/decodificador/codigo/deco_excep.vhd 2 1 " "Using design file /fibq7/ac2/lab4/proc_serie/procesador/auto_control/decodificador/codigo/deco_excep.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deco_excep-comportamiento " "Found design unit 1: deco_excep-comportamiento" {  } { { "deco_excep.vhd" "" { Text "D:/FIBQ7/AC2/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/deco_excep.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393223320 ""} { "Info" "ISGN_ENTITY_NAME" "1 deco_excep " "Found entity 1: deco_excep" {  } { { "deco_excep.vhd" "" { Text "D:/FIBQ7/AC2/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/deco_excep.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393223320 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1577393223320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deco_excep RDeco_cam_dat_secu_C:procesa\|Rdecodificador:deco\|decodificador:R_deco\|deco_excep:Inst_ERR " "Elaborating entity \"deco_excep\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rdecodificador:deco\|decodificador:R_deco\|deco_excep:Inst_ERR\"" {  } { { "decodificador.vhd" "Inst_ERR" { Text "D:/FIBQ7/AC2/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decodificador.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577393223324 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fibq7/ac2/lab6/proc_seg_cortos/procesador/camino_datos/ucalculo/ensamblado_uc/codigo/rcamino_datos_c.vhd 2 1 " "Using design file /fibq7/ac2/lab6/proc_seg_cortos/procesador/camino_datos/ucalculo/ensamblado_uc/codigo/rcamino_datos_c.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rcamino_datos_C-estructural " "Found design unit 1: Rcamino_datos_C-estructural" {  } { { "rcamino_datos_c.vhd" "" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/rcamino_datos_c.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393223418 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rcamino_datos_C " "Found entity 1: Rcamino_datos_C" {  } { { "rcamino_datos_c.vhd" "" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/rcamino_datos_c.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393223418 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1577393223418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rcamino_datos_C RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos " "Elaborating entity \"Rcamino_datos_C\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\"" {  } { { "rdeco_cam_dat_secu_c.vhd" "cam_datos" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/PROCESADOR/ENSAMBLADO_DECO_UC_US/CODIGO/rdeco_cam_dat_secu_c.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577393223423 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fibq7/ac2/lab5/proc_segmentado/procesador/camino_datos/ucalculo/componentes/fmtd/codigo/rfmtd.vhd 2 1 " "Using design file /fibq7/ac2/lab5/proc_segmentado/procesador/camino_datos/ucalculo/componentes/fmtd/codigo/rfmtd.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RFMTD-estructural " "Found design unit 1: RFMTD-estructural" {  } { { "rfmtd.vhd" "" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/FMTD/CODIGO/rfmtd.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393223517 ""} { "Info" "ISGN_ENTITY_NAME" "1 RFMTD " "Found entity 1: RFMTD" {  } { { "rfmtd.vhd" "" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/FMTD/CODIGO/rfmtd.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393223517 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1577393223517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFMTD RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RFMTD:form_dat " "Elaborating entity \"RFMTD\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RFMTD:form_dat\"" {  } { { "rcamino_datos_c.vhd" "form_dat" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/rcamino_datos_c.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577393223521 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fibq7/ac2/lab5/proc_segmentado/registro_desacoplo/codigo/rdb_n.vhd 2 1 " "Using design file /fibq7/ac2/lab5/proc_segmentado/registro_desacoplo/codigo/rdb_n.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RDB_N-comportamiento " "Found design unit 1: RDB_N-comportamiento" {  } { { "rdb_n.vhd" "" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/rdb_n.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393223614 ""} { "Info" "ISGN_ENTITY_NAME" "1 RDB_N " "Found entity 1: RDB_N" {  } { { "rdb_n.vhd" "" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/rdb_n.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393223614 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1577393223614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RDB_N RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RFMTD:form_dat\|RDB_N:RDL3_FMTD " "Elaborating entity \"RDB_N\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RFMTD:form_dat\|RDB_N:RDL3_FMTD\"" {  } { { "rfmtd.vhd" "RDL3_FMTD" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/FMTD/CODIGO/rfmtd.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577393223620 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fibq7/ac2/lab4/proc_serie/procesador/camino_datos/ucalculo/componentes/fmtd/codigo/fmtd.vhd 2 1 " "Using design file /fibq7/ac2/lab4/proc_serie/procesador/camino_datos/ucalculo/componentes/fmtd/codigo/fmtd.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FMTD-compor " "Found design unit 1: FMTD-compor" {  } { { "fmtd.vhd" "" { Text "D:/FIBQ7/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/FMTD/CODIGO/fmtd.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393223712 ""} { "Info" "ISGN_ENTITY_NAME" "1 FMTD " "Found entity 1: FMTD" {  } { { "fmtd.vhd" "" { Text "D:/FIBQ7/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/FMTD/CODIGO/fmtd.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393223712 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1577393223712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FMTD RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RFMTD:form_dat\|FMTD:R_FMTD " "Elaborating entity \"FMTD\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RFMTD:form_dat\|FMTD:R_FMTD\"" {  } { { "rfmtd.vhd" "R_FMTD" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/FMTD/CODIGO/rfmtd.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577393223715 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fibq7/ac2/lab5/proc_segmentado/procesador/camino_datos/ucalculo/componentes/br/codigo/rbr.vhd 2 1 " "Using design file /fibq7/ac2/lab5/proc_segmentado/procesador/camino_datos/ucalculo/componentes/br/codigo/rbr.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RBR-compor " "Found design unit 1: RBR-compor" {  } { { "rbr.vhd" "" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/rbr.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393223808 ""} { "Info" "ISGN_ENTITY_NAME" "1 RBR " "Found entity 1: RBR" {  } { { "rbr.vhd" "" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/rbr.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393223808 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1577393223808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RBR RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros " "Elaborating entity \"RBR\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\"" {  } { { "rcamino_datos_c.vhd" "banco_registros" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/rcamino_datos_c.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577393223811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RDB_N RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|RDB_N:RDL3_IDL1 " "Elaborating entity \"RDB_N\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|RDB_N:RDL3_IDL1\"" {  } { { "rbr.vhd" "RDL3_IDL1" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/rbr.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577393223818 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fibq7/ac2/lab5/proc_segmentado/registro_desacoplo/codigo/rd_n.vhd 2 1 " "Using design file /fibq7/ac2/lab5/proc_segmentado/registro_desacoplo/codigo/rd_n.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RD_N-comportamiento " "Found design unit 1: RD_N-comportamiento" {  } { { "rd_n.vhd" "" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/rd_n.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393223920 ""} { "Info" "ISGN_ENTITY_NAME" "1 RD_N " "Found entity 1: RD_N" {  } { { "rd_n.vhd" "" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/rd_n.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393223920 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1577393223920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RD_N RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|RD_N:RA4_IDE " "Elaborating entity \"RD_N\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|RD_N:RA4_IDE\"" {  } { { "rbr.vhd" "RA4_IDE" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/rbr.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577393223926 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fibq7/ac2/lab5/proc_segmentado/registro_desacoplo/codigo/rdi_1.vhd 2 1 " "Using design file /fibq7/ac2/lab5/proc_segmentado/registro_desacoplo/codigo/rdi_1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RDI_1-comportamiento " "Found design unit 1: RDI_1-comportamiento" {  } { { "rdi_1.vhd" "" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/rdi_1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393224029 ""} { "Info" "ISGN_ENTITY_NAME" "1 RDI_1 " "Found entity 1: RDI_1" {  } { { "rdi_1.vhd" "" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/rdi_1.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393224029 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1577393224029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RDI_1 RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|RDI_1:RA4_PE " "Elaborating entity \"RDI_1\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|RDI_1:RA4_PE\"" {  } { { "rbr.vhd" "RA4_PE" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/rbr.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577393224035 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fibq7/ac2/lab5/proc_segmentado/registro_desacoplo/codigo/rd_1.vhd 2 1 " "Using design file /fibq7/ac2/lab5/proc_segmentado/registro_desacoplo/codigo/rd_1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RD_1-comportamiento " "Found design unit 1: RD_1-comportamiento" {  } { { "rd_1.vhd" "" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/rd_1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393224128 ""} { "Info" "ISGN_ENTITY_NAME" "1 RD_1 " "Found entity 1: RD_1" {  } { { "rd_1.vhd" "" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/rd_1.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393224128 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1577393224128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RD_1 RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|RD_1:RM5_PE " "Elaborating entity \"RD_1\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|RD_1:RM5_PE\"" {  } { { "rbr.vhd" "RM5_PE" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/rbr.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577393224133 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fibq7/ac2/lab4/proc_serie/procesador/camino_datos/ucalculo/componentes/br/codigo/br.vhd 2 1 " "Using design file /fibq7/ac2/lab4/proc_serie/procesador/camino_datos/ucalculo/componentes/br/codigo/br.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BR-compor " "Found design unit 1: BR-compor" {  } { { "br.vhd" "" { Text "D:/FIBQ7/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/br.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393224231 ""} { "Info" "ISGN_ENTITY_NAME" "1 BR " "Found entity 1: BR" {  } { { "br.vhd" "" { Text "D:/FIBQ7/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/br.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393224231 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1577393224231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BR RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|BR:R_BR " "Elaborating entity \"BR\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|BR:R_BR\"" {  } { { "rbr.vhd" "R_BR" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/rbr.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577393224234 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fibq7/ac2/lab6/proc_seg_cortos/cortocircuitos/codigo/rcortosdl.vhd 2 1 " "Using design file /fibq7/ac2/lab6/proc_seg_cortos/cortocircuitos/codigo/rcortosdl.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RcortosDL-estructural " "Found design unit 1: RcortosDL-estructural" {  } { { "rcortosdl.vhd" "" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/CORTOCIRCUITOS/CODIGO/rcortosdl.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393224328 ""} { "Info" "ISGN_ENTITY_NAME" "1 RcortosDL " "Found entity 1: RcortosDL" {  } { { "rcortosdl.vhd" "" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/CORTOCIRCUITOS/CODIGO/rcortosdl.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393224328 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1577393224328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RcortosDL RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RcortosDL:BR_L1_corto " "Elaborating entity \"RcortosDL\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RcortosDL:BR_L1_corto\"" {  } { { "rcamino_datos_c.vhd" "BR_L1_corto" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/rcamino_datos_c.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577393224334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RD_N RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RcortosDL:BR_L1_corto\|RD_N:R7_ES " "Elaborating entity \"RD_N\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RcortosDL:BR_L1_corto\|RD_N:R7_ES\"" {  } { { "rcortosdl.vhd" "R7_ES" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/CORTOCIRCUITOS/CODIGO/rcortosdl.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577393224340 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fibq7/ac2/lab6/proc_seg_cortos/cortocircuitos/codigo/cortos.vhd 2 1 " "Using design file /fibq7/ac2/lab6/proc_seg_cortos/cortocircuitos/codigo/cortos.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cortos-estructural " "Found design unit 1: cortos-estructural" {  } { { "cortos.vhd" "" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/CORTOCIRCUITOS/CODIGO/cortos.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393224433 ""} { "Info" "ISGN_ENTITY_NAME" "1 cortos " "Found entity 1: cortos" {  } { { "cortos.vhd" "" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/CORTOCIRCUITOS/CODIGO/cortos.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393224433 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1577393224433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cortos RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RcortosDL:BR_L1_corto\|cortos:RcorALU " "Elaborating entity \"cortos\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RcortosDL:BR_L1_corto\|cortos:RcorALU\"" {  } { { "rcortosdl.vhd" "RcorALU" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/CORTOCIRCUITOS/CODIGO/rcortosdl.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577393224439 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fibq7/ac2/lab4/proc_serie/procesador/camino_datos/ucalculo/componentes/multiplexores/codigo/mux2.vhd 2 1 " "Using design file /fibq7/ac2/lab4/proc_serie/procesador/camino_datos/ucalculo/componentes/multiplexores/codigo/mux2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-comportamiento " "Found design unit 1: mux2-comportamiento" {  } { { "mux2.vhd" "" { Text "D:/FIBQ7/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux2.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393224530 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.vhd" "" { Text "D:/FIBQ7/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux2.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393224530 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1577393224530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RcortosDL:BR_L1_corto\|cortos:RcorALU\|mux2:mcorto2 " "Elaborating entity \"mux2\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RcortosDL:BR_L1_corto\|cortos:RcorALU\|mux2:mcorto2\"" {  } { { "cortos.vhd" "mcorto2" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/CORTOCIRCUITOS/CODIGO/cortos.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577393224534 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fibq7/ac2/lab6/proc_seg_cortos/cortocircuitos/codigo/rcortosalu.vhd 2 1 " "Using design file /fibq7/ac2/lab6/proc_seg_cortos/cortocircuitos/codigo/rcortosalu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RcortosALU-estructural " "Found design unit 1: RcortosALU-estructural" {  } { { "rcortosalu.vhd" "" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/CORTOCIRCUITOS/CODIGO/rcortosalu.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393224652 ""} { "Info" "ISGN_ENTITY_NAME" "1 RcortosALU " "Found entity 1: RcortosALU" {  } { { "rcortosalu.vhd" "" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/CORTOCIRCUITOS/CODIGO/rcortosalu.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393224652 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1577393224652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RcortosALU RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RcortosALU:ALU_L1_corto " "Elaborating entity \"RcortosALU\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RcortosALU:ALU_L1_corto\"" {  } { { "rcamino_datos_c.vhd" "ALU_L1_corto" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/rcamino_datos_c.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577393224658 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fibq7/ac2/lab6/proc_seg_cortos/procesador/camino_datos/ucalculo/componentes/multiplexores/codigo/rml1_c.vhd 2 1 " "Using design file /fibq7/ac2/lab6/proc_seg_cortos/procesador/camino_datos/ucalculo/componentes/multiplexores/codigo/rml1_c.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RmL1_C-estructural " "Found design unit 1: RmL1_C-estructural" {  } { { "rml1_c.vhd" "" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/rml1_c.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393224807 ""} { "Info" "ISGN_ENTITY_NAME" "1 RmL1_C " "Found entity 1: RmL1_C" {  } { { "rml1_c.vhd" "" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/rml1_c.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393224807 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1577393224807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RmL1_C RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RmL1_C:muxL1 " "Elaborating entity \"RmL1_C\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RmL1_C:muxL1\"" {  } { { "rcamino_datos_c.vhd" "muxL1" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/rcamino_datos_c.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577393224810 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fibq7/ac2/lab5/proc_segmentado/registro_desacoplo/codigo/rdi_n.vhd 2 1 " "Using design file /fibq7/ac2/lab5/proc_segmentado/registro_desacoplo/codigo/rdi_n.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RDI_N-comportamiento " "Found design unit 1: RDI_N-comportamiento" {  } { { "rdi_n.vhd" "" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/rdi_n.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393224914 ""} { "Info" "ISGN_ENTITY_NAME" "1 RDI_N " "Found entity 1: RDI_N" {  } { { "rdi_n.vhd" "" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/rdi_n.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393224914 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1577393224914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RDI_N RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RmL1_C:muxL1\|RDI_N:RA4_mL1 " "Elaborating entity \"RDI_N\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RmL1_C:muxL1\|RDI_N:RA4_mL1\"" {  } { { "rml1_c.vhd" "RA4_mL1" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/rml1_c.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577393224920 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fibq7/ac2/lab4/proc_serie/procesador/camino_datos/ucalculo/componentes/multiplexores/codigo/mux3.vhd 2 1 " "Using design file /fibq7/ac2/lab4/proc_serie/procesador/camino_datos/ucalculo/componentes/multiplexores/codigo/mux3.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3-comportamiento " "Found design unit 1: mux3-comportamiento" {  } { { "mux3.vhd" "" { Text "D:/FIBQ7/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux3.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393225012 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "mux3.vhd" "" { Text "D:/FIBQ7/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux3.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393225012 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1577393225012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RmL1_C:muxL1\|mux3:muxRmL1 " "Elaborating entity \"mux3\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RmL1_C:muxL1\|mux3:muxRmL1\"" {  } { { "rml1_c.vhd" "muxRmL1" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/rml1_c.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577393225015 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fibq7/ac2/lab6/proc_seg_cortos/procesador/camino_datos/ucalculo/componentes/multiplexores/codigo/rml2_c.vhd 2 1 " "Using design file /fibq7/ac2/lab6/proc_seg_cortos/procesador/camino_datos/ucalculo/componentes/multiplexores/codigo/rml2_c.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RmL2_C-estructural " "Found design unit 1: RmL2_C-estructural" {  } { { "rml2_c.vhd" "" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/rml2_c.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393225108 ""} { "Info" "ISGN_ENTITY_NAME" "1 RmL2_C " "Found entity 1: RmL2_C" {  } { { "rml2_c.vhd" "" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/rml2_c.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393225108 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1577393225108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RmL2_C RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RmL2_C:muxL2 " "Elaborating entity \"RmL2_C\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RmL2_C:muxL2\"" {  } { { "rcamino_datos_c.vhd" "muxL2" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/rcamino_datos_c.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577393225111 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fibq7/ac2/lab5/proc_segmentado/procesador/camino_datos/ucalculo/componentes/alu/codigo/ralu.vhd 2 1 " "Using design file /fibq7/ac2/lab5/proc_segmentado/procesador/camino_datos/ucalculo/componentes/alu/codigo/ralu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ralu-compor " "Found design unit 1: Ralu-compor" {  } { { "ralu.vhd" "" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/ralu.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393225215 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ralu " "Found entity 1: Ralu" {  } { { "ralu.vhd" "" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/ralu.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393225215 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1577393225215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ralu RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|Ralu:alu_map " "Elaborating entity \"Ralu\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|Ralu:alu_map\"" {  } { { "rcamino_datos_c.vhd" "alu_map" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/rcamino_datos_c.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577393225219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RDI_N RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|Ralu:alu_map\|RDI_N:RA4_opALU " "Elaborating entity \"RDI_N\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|Ralu:alu_map\|RDI_N:RA4_opALU\"" {  } { { "ralu.vhd" "RA4_opALU" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/ralu.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577393225226 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fibq7/ac2/lab4/proc_serie/procesador/camino_datos/ucalculo/componentes/alu/codigo/alu.vhd 2 1 " "Using design file /fibq7/ac2/lab4/proc_serie/procesador/camino_datos/ucalculo/componentes/alu/codigo/alu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-compor " "Found design unit 1: alu-compor" {  } { { "alu.vhd" "" { Text "D:/FIBQ7/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393225318 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "D:/FIBQ7/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393225318 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1577393225318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|Ralu:alu_map\|alu:R_alu " "Elaborating entity \"alu\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|Ralu:alu_map\|alu:R_alu\"" {  } { { "ralu.vhd" "R_alu" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/ralu.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577393225322 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fibq7/ac2/lab5/proc_segmentado/procesador/camino_datos/ucalculo/componentes/multiplexores/codigo/rmes.vhd 2 1 " "Using design file /fibq7/ac2/lab5/proc_segmentado/procesador/camino_datos/ucalculo/componentes/multiplexores/codigo/rmes.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RmES-estructural " "Found design unit 1: RmES-estructural" {  } { { "rmes.vhd" "" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/rmes.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393225416 ""} { "Info" "ISGN_ENTITY_NAME" "1 RmES " "Found entity 1: RmES" {  } { { "rmes.vhd" "" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/rmes.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393225416 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1577393225416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RmES RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RmES:muxmES " "Elaborating entity \"RmES\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RmES:muxmES\"" {  } { { "rcamino_datos_c.vhd" "muxmES" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/rcamino_datos_c.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577393225420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RD_N RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RmES:muxmES\|RD_N:RM5_mES " "Elaborating entity \"RD_N\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RmES:muxmES\|RD_N:RM5_mES\"" {  } { { "rmes.vhd" "RM5_mES" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/rmes.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577393225432 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fibq7/ac2/lab5/proc_segmentado/registro_desacoplo/codigo/rd_d.vhd 2 1 " "Using design file /fibq7/ac2/lab5/proc_segmentado/registro_desacoplo/codigo/rd_d.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RD_D-comportamiento " "Found design unit 1: RD_D-comportamiento" {  } { { "rd_d.vhd" "" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/rd_d.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393225528 ""} { "Info" "ISGN_ENTITY_NAME" "1 RD_D " "Found entity 1: RD_D" {  } { { "rd_d.vhd" "" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/rd_d.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393225528 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1577393225528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RD_D RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RmES:muxmES\|RD_D:RM5_alu " "Elaborating entity \"RD_D\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rcamino_datos_C:cam_datos\|RmES:muxmES\|RD_D:RM5_alu\"" {  } { { "rmes.vhd" "RM5_alu" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/rmes.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577393225534 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fibq7/ac2/lab5/proc_segmentado/procesador/camino_datos/usecuen/decs/codigo/rdecs.vhd 2 1 " "Using design file /fibq7/ac2/lab5/proc_segmentado/procesador/camino_datos/usecuen/decs/codigo/rdecs.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RDECS-estructural " "Found design unit 1: RDECS-estructural" {  } { { "rdecs.vhd" "" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/rdecs.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393225654 ""} { "Info" "ISGN_ENTITY_NAME" "1 RDECS " "Found entity 1: RDECS" {  } { { "rdecs.vhd" "" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/rdecs.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393225654 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1577393225654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RDECS RDeco_cam_dat_secu_C:procesa\|RDECS:control " "Elaborating entity \"RDECS\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|RDECS:control\"" {  } { { "rdeco_cam_dat_secu_c.vhd" "control" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/PROCESADOR/ENSAMBLADO_DECO_UC_US/CODIGO/rdeco_cam_dat_secu_c.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577393225658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RDI_N RDeco_cam_dat_secu_C:procesa\|RDECS:control\|RDI_N:RA4_opSEC " "Elaborating entity \"RDI_N\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|RDECS:control\|RDI_N:RA4_opSEC\"" {  } { { "rdecs.vhd" "RA4_opSEC" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/rdecs.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577393225664 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fibq7/ac2/lab4/proc_serie/procesador/camino_datos/usecuen/decs/codigo/decs.vhd 2 1 " "Using design file /fibq7/ac2/lab4/proc_serie/procesador/camino_datos/usecuen/decs/codigo/decs.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DECS-comporta " "Found design unit 1: DECS-comporta" {  } { { "decs.vhd" "" { Text "D:/FIBQ7/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/decs.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393225755 ""} { "Info" "ISGN_ENTITY_NAME" "1 DECS " "Found entity 1: DECS" {  } { { "decs.vhd" "" { Text "D:/FIBQ7/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/decs.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393225755 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1577393225755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECS RDeco_cam_dat_secu_C:procesa\|RDECS:control\|DECS:R_DECS " "Elaborating entity \"DECS\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|RDECS:control\|DECS:R_DECS\"" {  } { { "rdecs.vhd" "R_DECS" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/rdecs.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577393225758 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fibq7/ac2/lab6/proc_seg_cortos/procesador/camino_datos/usecuen/ensamblado_us/codigo/rcamino_secuen_c.vhd 2 1 " "Using design file /fibq7/ac2/lab6/proc_seg_cortos/procesador/camino_datos/usecuen/ensamblado_us/codigo/rcamino_secuen_c.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rcamino_secuen_C-estructural " "Found design unit 1: Rcamino_secuen_C-estructural" {  } { { "rcamino_secuen_c.vhd" "" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/USecuen/ENSAMBLADO_US/CODIGO/rcamino_secuen_c.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393225851 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rcamino_secuen_C " "Found entity 1: Rcamino_secuen_C" {  } { { "rcamino_secuen_c.vhd" "" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/USecuen/ENSAMBLADO_US/CODIGO/rcamino_secuen_c.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393225851 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1577393225851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rcamino_secuen_C RDeco_cam_dat_secu_C:procesa\|Rcamino_secuen_C:cam_secuen " "Elaborating entity \"Rcamino_secuen_C\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rcamino_secuen_C:cam_secuen\"" {  } { { "rdeco_cam_dat_secu_c.vhd" "cam_secuen" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/PROCESADOR/ENSAMBLADO_DECO_UC_US/CODIGO/rdeco_cam_dat_secu_c.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577393225855 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fibq7/ac2/lab4/proc_serie/procesador/camino_datos/usecuen/componentes/cuatro/codigo/cuatro.vhd 2 1 " "Using design file /fibq7/ac2/lab4/proc_serie/procesador/camino_datos/usecuen/componentes/cuatro/codigo/cuatro.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cuatro-comportamiento " "Found design unit 1: cuatro-comportamiento" {  } { { "cuatro.vhd" "" { Text "D:/FIBQ7/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/CUATRO/CODIGO/cuatro.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393225947 ""} { "Info" "ISGN_ENTITY_NAME" "1 cuatro " "Found entity 1: cuatro" {  } { { "cuatro.vhd" "" { Text "D:/FIBQ7/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/CUATRO/CODIGO/cuatro.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393225947 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1577393225947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cuatro RDeco_cam_dat_secu_C:procesa\|Rcamino_secuen_C:cam_secuen\|cuatro:ctecuatro " "Elaborating entity \"cuatro\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rcamino_secuen_C:cam_secuen\|cuatro:ctecuatro\"" {  } { { "rcamino_secuen_c.vhd" "ctecuatro" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/USecuen/ENSAMBLADO_US/CODIGO/rcamino_secuen_c.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577393225952 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fibq7/ac2/lab4/proc_serie/procesador/camino_datos/usecuen/componentes/sumador/codigo/sumador.vhd 2 1 " "Using design file /fibq7/ac2/lab4/proc_serie/procesador/camino_datos/usecuen/componentes/sumador/codigo/sumador.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumador-comportamiento " "Found design unit 1: sumador-comportamiento" {  } { { "sumador.vhd" "" { Text "D:/FIBQ7/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/SUMADOR/CODIGO/sumador.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393226044 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumador " "Found entity 1: sumador" {  } { { "sumador.vhd" "" { Text "D:/FIBQ7/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/SUMADOR/CODIGO/sumador.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393226044 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1577393226044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador RDeco_cam_dat_secu_C:procesa\|Rcamino_secuen_C:cam_secuen\|sumador:sumcuatro " "Elaborating entity \"sumador\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rcamino_secuen_C:cam_secuen\|sumador:sumcuatro\"" {  } { { "rcamino_secuen_c.vhd" "sumcuatro" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/USecuen/ENSAMBLADO_US/CODIGO/rcamino_secuen_c.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577393226047 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fibq7/ac2/lab5/proc_segmentado/procesador/camino_datos/usecuen/componentes/fmts/codigo/rfmts.vhd 2 1 " "Using design file /fibq7/ac2/lab5/proc_segmentado/procesador/camino_datos/usecuen/componentes/fmts/codigo/rfmts.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RFMTS-estructural " "Found design unit 1: RFMTS-estructural" {  } { { "rfmts.vhd" "" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/FMTS/CODIGO/rfmts.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393226139 ""} { "Info" "ISGN_ENTITY_NAME" "1 RFMTS " "Found entity 1: RFMTS" {  } { { "rfmts.vhd" "" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/FMTS/CODIGO/rfmts.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393226139 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1577393226139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFMTS RDeco_cam_dat_secu_C:procesa\|Rcamino_secuen_C:cam_secuen\|RFMTS:formatearS " "Elaborating entity \"RFMTS\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rcamino_secuen_C:cam_secuen\|RFMTS:formatearS\"" {  } { { "rcamino_secuen_c.vhd" "formatearS" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/USecuen/ENSAMBLADO_US/CODIGO/rcamino_secuen_c.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577393226143 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fibq7/ac2/lab4/proc_serie/procesador/camino_datos/usecuen/componentes/fmts/codigo/fmts.vhd 2 1 " "Using design file /fibq7/ac2/lab4/proc_serie/procesador/camino_datos/usecuen/componentes/fmts/codigo/fmts.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FMTS-compor " "Found design unit 1: FMTS-compor" {  } { { "fmts.vhd" "" { Text "D:/FIBQ7/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/FMTS/CODIGO/fmts.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393226240 ""} { "Info" "ISGN_ENTITY_NAME" "1 FMTS " "Found entity 1: FMTS" {  } { { "fmts.vhd" "" { Text "D:/FIBQ7/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/FMTS/CODIGO/fmts.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393226240 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1577393226240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FMTS RDeco_cam_dat_secu_C:procesa\|Rcamino_secuen_C:cam_secuen\|RFMTS:formatearS\|FMTS:R_FMTS " "Elaborating entity \"FMTS\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rcamino_secuen_C:cam_secuen\|RFMTS:formatearS\|FMTS:R_FMTS\"" {  } { { "rfmts.vhd" "R_FMTS" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/FMTS/CODIGO/rfmts.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577393226244 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fibq7/ac2/lab6/proc_seg_cortos/procesador/camino_datos/usecuen/componentes/multiplexores/codigo/rmuxdirec_c.vhd 2 1 " "Using design file /fibq7/ac2/lab6/proc_seg_cortos/procesador/camino_datos/usecuen/componentes/multiplexores/codigo/rmuxdirec_c.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rmuxdirec_C-comportamiento " "Found design unit 1: Rmuxdirec_C-comportamiento" {  } { { "rmuxdirec_c.vhd" "" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/rmuxdirec_c.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393226338 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rmuxdirec_C " "Found entity 1: Rmuxdirec_C" {  } { { "rmuxdirec_c.vhd" "" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/rmuxdirec_c.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393226338 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1577393226338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rmuxdirec_C RDeco_cam_dat_secu_C:procesa\|Rcamino_secuen_C:cam_secuen\|Rmuxdirec_C:muxrelatindex " "Elaborating entity \"Rmuxdirec_C\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rcamino_secuen_C:cam_secuen\|Rmuxdirec_C:muxrelatindex\"" {  } { { "rcamino_secuen_c.vhd" "muxrelatindex" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/USecuen/ENSAMBLADO_US/CODIGO/rcamino_secuen_c.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577393226342 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fibq7/ac2/lab4/proc_serie/procesador/camino_datos/usecuen/componentes/multiplexores/codigo/muxdirec.vhd 2 1 " "Using design file /fibq7/ac2/lab4/proc_serie/procesador/camino_datos/usecuen/componentes/multiplexores/codigo/muxdirec.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxdirec-comportamiento " "Found design unit 1: muxdirec-comportamiento" {  } { { "muxdirec.vhd" "" { Text "D:/FIBQ7/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/muxdirec.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393226448 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxdirec " "Found entity 1: muxdirec" {  } { { "muxdirec.vhd" "" { Text "D:/FIBQ7/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/muxdirec.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393226448 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1577393226448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxdirec RDeco_cam_dat_secu_C:procesa\|Rcamino_secuen_C:cam_secuen\|Rmuxdirec_C:muxrelatindex\|muxdirec:R_mSI " "Elaborating entity \"muxdirec\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rcamino_secuen_C:cam_secuen\|Rmuxdirec_C:muxrelatindex\|muxdirec:R_mSI\"" {  } { { "rmuxdirec_c.vhd" "R_mSI" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/rmuxdirec_c.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577393226452 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fibq7/ac2/lab5/proc_segmentado/procesador/camino_datos/usecuen/componentes/sumador/codigo/rsum_secu.vhd 2 1 " "Using design file /fibq7/ac2/lab5/proc_segmentado/procesador/camino_datos/usecuen/componentes/sumador/codigo/rsum_secu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rsum_secu-estructural " "Found design unit 1: Rsum_secu-estructural" {  } { { "rsum_secu.vhd" "" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/SUMADOR/CODIGO/rsum_secu.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393226545 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rsum_secu " "Found entity 1: Rsum_secu" {  } { { "rsum_secu.vhd" "" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/SUMADOR/CODIGO/rsum_secu.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393226545 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1577393226545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rsum_secu RDeco_cam_dat_secu_C:procesa\|Rcamino_secuen_C:cam_secuen\|Rsum_secu:sumrelatindex " "Elaborating entity \"Rsum_secu\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rcamino_secuen_C:cam_secuen\|Rsum_secu:sumrelatindex\"" {  } { { "rcamino_secuen_c.vhd" "sumrelatindex" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/USecuen/ENSAMBLADO_US/CODIGO/rcamino_secuen_c.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577393226550 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fibq7/ac2/lab4/proc_serie/procesador/camino_datos/usecuen/componentes/sumador/codigo/sum_secu.vhd 2 1 " "Using design file /fibq7/ac2/lab4/proc_serie/procesador/camino_datos/usecuen/componentes/sumador/codigo/sum_secu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sum_secu-comportamiento " "Found design unit 1: sum_secu-comportamiento" {  } { { "sum_secu.vhd" "" { Text "D:/FIBQ7/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/SUMADOR/CODIGO/sum_secu.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393226653 ""} { "Info" "ISGN_ENTITY_NAME" "1 sum_secu " "Found entity 1: sum_secu" {  } { { "sum_secu.vhd" "" { Text "D:/FIBQ7/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/SUMADOR/CODIGO/sum_secu.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393226653 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1577393226653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum_secu RDeco_cam_dat_secu_C:procesa\|Rcamino_secuen_C:cam_secuen\|Rsum_secu:sumrelatindex\|sum_secu:R_sum_secu " "Elaborating entity \"sum_secu\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rcamino_secuen_C:cam_secuen\|Rsum_secu:sumrelatindex\|sum_secu:R_sum_secu\"" {  } { { "rsum_secu.vhd" "R_sum_secu" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/SUMADOR/CODIGO/rsum_secu.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577393226657 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fibq7/ac2/lab4/proc_serie/procesador/camino_datos/usecuen/componentes/evaluacion/codigo/eval.vhd 2 1 " "Using design file /fibq7/ac2/lab4/proc_serie/procesador/camino_datos/usecuen/componentes/evaluacion/codigo/eval.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eval-comport " "Found design unit 1: eval-comport" {  } { { "eval.vhd" "" { Text "D:/FIBQ7/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/EVALUACION/CODIGO/eval.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393226749 ""} { "Info" "ISGN_ENTITY_NAME" "1 eval " "Found entity 1: eval" {  } { { "eval.vhd" "" { Text "D:/FIBQ7/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/EVALUACION/CODIGO/eval.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393226749 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1577393226749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eval RDeco_cam_dat_secu_C:procesa\|Rcamino_secuen_C:cam_secuen\|eval:evaluar " "Elaborating entity \"eval\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rcamino_secuen_C:cam_secuen\|eval:evaluar\"" {  } { { "rcamino_secuen_c.vhd" "evaluar" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/USecuen/ENSAMBLADO_US/CODIGO/rcamino_secuen_c.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577393226754 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fibq7/ac2/lab5/proc_segmentado/procesador/camino_datos/usecuen/componentes/multiplexores/codigo/rmuxmsic.vhd 2 1 " "Using design file /fibq7/ac2/lab5/proc_segmentado/procesador/camino_datos/usecuen/componentes/multiplexores/codigo/rmuxmsic.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RmuxmSIC-estructural " "Found design unit 1: RmuxmSIC-estructural" {  } { { "rmuxmsic.vhd" "" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/rmuxmsic.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393226847 ""} { "Info" "ISGN_ENTITY_NAME" "1 RmuxmSIC " "Found entity 1: RmuxmSIC" {  } { { "rmuxmsic.vhd" "" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/rmuxmsic.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393226847 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1577393226847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RmuxmSIC RDeco_cam_dat_secu_C:procesa\|Rcamino_secuen_C:cam_secuen\|RmuxmSIC:nuxSIC " "Elaborating entity \"RmuxmSIC\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rcamino_secuen_C:cam_secuen\|RmuxmSIC:nuxSIC\"" {  } { { "rcamino_secuen_c.vhd" "nuxSIC" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/USecuen/ENSAMBLADO_US/CODIGO/rcamino_secuen_c.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577393226852 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fibq7/ac2/lab5/proc_segmentado/procesador/camino_datos/usecuen/componentes/multiplexores/codigo/rmxsecseg.vhd 2 1 " "Using design file /fibq7/ac2/lab5/proc_segmentado/procesador/camino_datos/usecuen/componentes/multiplexores/codigo/rmxsecseg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rmxsecseg-estructural " "Found design unit 1: Rmxsecseg-estructural" {  } { { "rmxsecseg.vhd" "" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/rmxsecseg.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393226961 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rmxsecseg " "Found entity 1: Rmxsecseg" {  } { { "rmxsecseg.vhd" "" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/rmxsecseg.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393226961 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1577393226961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rmxsecseg RDeco_cam_dat_secu_C:procesa\|Rcamino_secuen_C:cam_secuen\|Rmxsecseg:mxsecseg " "Elaborating entity \"Rmxsecseg\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rcamino_secuen_C:cam_secuen\|Rmxsecseg:mxsecseg\"" {  } { { "rcamino_secuen_c.vhd" "mxsecseg" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/USecuen/ENSAMBLADO_US/CODIGO/rcamino_secuen_c.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577393226965 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fibq7/ac2/lab4/proc_serie/procesador/camino_datos/usecuen/componentes/acceso_mi/codigo/acceso_mi.vhd 2 1 " "Using design file /fibq7/ac2/lab4/proc_serie/procesador/camino_datos/usecuen/componentes/acceso_mi/codigo/acceso_mi.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 acceso_MI-comport " "Found design unit 1: acceso_MI-comport" {  } { { "acceso_mi.vhd" "" { Text "D:/FIBQ7/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/acceso_MI/CODIGO/acceso_mi.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393227066 ""} { "Info" "ISGN_ENTITY_NAME" "1 acceso_MI " "Found entity 1: acceso_MI" {  } { { "acceso_mi.vhd" "" { Text "D:/FIBQ7/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/acceso_MI/CODIGO/acceso_mi.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393227066 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1577393227066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acceso_MI RDeco_cam_dat_secu_C:procesa\|Rcamino_secuen_C:cam_secuen\|acceso_MI:compro_acc " "Elaborating entity \"acceso_MI\" for hierarchy \"RDeco_cam_dat_secu_C:procesa\|Rcamino_secuen_C:cam_secuen\|acceso_MI:compro_acc\"" {  } { { "rcamino_secuen_c.vhd" "compro_acc" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/USecuen/ENSAMBLADO_US/CODIGO/rcamino_secuen_c.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577393227069 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fibq7/ac2/lab6/proc_seg_cortos/md/ensamblado_compontes_memoria/codigo/rcam_mem_datos_c.vhd 2 1 " "Using design file /fibq7/ac2/lab6/proc_seg_cortos/md/ensamblado_compontes_memoria/codigo/rcam_mem_datos_c.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rcam_MEM_DATOS_C-estruc " "Found design unit 1: Rcam_MEM_DATOS_C-estruc" {  } { { "rcam_mem_datos_c.vhd" "" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/MD/ENSAMBLADO_compontes_memoria/CODIGO/rcam_mem_datos_c.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393227165 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rcam_MEM_DATOS_C " "Found entity 1: Rcam_MEM_DATOS_C" {  } { { "rcam_mem_datos_c.vhd" "" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/MD/ENSAMBLADO_compontes_memoria/CODIGO/rcam_mem_datos_c.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393227165 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1577393227165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rcam_MEM_DATOS_C Rcam_MEM_DATOS_C:Mem_DATOS " "Elaborating entity \"Rcam_MEM_DATOS_C\" for hierarchy \"Rcam_MEM_DATOS_C:Mem_DATOS\"" {  } { { "../CODIGO/Rproc_MD_MI_C.vhd" "Mem_DATOS" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/CODIGO/Rproc_MD_MI_C.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577393227173 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fibq7/ac2/lab6/proc_seg_cortos/md/componentes/fmte/ensamblado_fmte/codigo/rfmte_c.vhd 2 1 " "Using design file /fibq7/ac2/lab6/proc_seg_cortos/md/componentes/fmte/ensamblado_fmte/codigo/rfmte_c.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RFMTE_C-estructura " "Found design unit 1: RFMTE_C-estructura" {  } { { "rfmte_c.vhd" "" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/MD/COMPONENTES/FMTE/ENSAMBLADO_FMTE/CODIGO/rfmte_c.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393227268 ""} { "Info" "ISGN_ENTITY_NAME" "1 RFMTE_C " "Found entity 1: RFMTE_C" {  } { { "rfmte_c.vhd" "" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/MD/COMPONENTES/FMTE/ENSAMBLADO_FMTE/CODIGO/rfmte_c.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393227268 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1577393227268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFMTE_C Rcam_MEM_DATOS_C:Mem_DATOS\|RFMTE_C:Rform_esc " "Elaborating entity \"RFMTE_C\" for hierarchy \"Rcam_MEM_DATOS_C:Mem_DATOS\|RFMTE_C:Rform_esc\"" {  } { { "rcam_mem_datos_c.vhd" "Rform_esc" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/MD/ENSAMBLADO_compontes_memoria/CODIGO/rcam_mem_datos_c.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577393227273 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fibq7/ac2/lab4/proc_serie/md/componentes/fmte/ensamblado_fmte/codigo/fmte.vhd 2 1 " "Using design file /fibq7/ac2/lab4/proc_serie/md/componentes/fmte/ensamblado_fmte/codigo/fmte.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FMTE-estructural " "Found design unit 1: FMTE-estructural" {  } { { "fmte.vhd" "" { Text "D:/FIBQ7/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/ENSAMBLADO_FMTE/CODIGO/fmte.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393227372 ""} { "Info" "ISGN_ENTITY_NAME" "1 FMTE " "Found entity 1: FMTE" {  } { { "fmte.vhd" "" { Text "D:/FIBQ7/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/ENSAMBLADO_FMTE/CODIGO/fmte.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393227372 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1577393227372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FMTE Rcam_MEM_DATOS_C:Mem_DATOS\|RFMTE_C:Rform_esc\|FMTE:R_FMTE " "Elaborating entity \"FMTE\" for hierarchy \"Rcam_MEM_DATOS_C:Mem_DATOS\|RFMTE_C:Rform_esc\|FMTE:R_FMTE\"" {  } { { "rfmte_c.vhd" "R_FMTE" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/MD/COMPONENTES/FMTE/ENSAMBLADO_FMTE/CODIGO/rfmte_c.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577393227377 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fibq7/ac2/lab4/proc_serie/md/componentes/fmte/componentes/alineare/codigo/alineare.vhd 2 1 " "Using design file /fibq7/ac2/lab4/proc_serie/md/componentes/fmte/componentes/alineare/codigo/alineare.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alinearE-estructura " "Found design unit 1: alinearE-estructura" {  } { { "alineare.vhd" "" { Text "D:/FIBQ7/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/COMPONENTES/ALINEARE/CODIGO/alineare.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393227469 ""} { "Info" "ISGN_ENTITY_NAME" "1 alinearE " "Found entity 1: alinearE" {  } { { "alineare.vhd" "" { Text "D:/FIBQ7/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/COMPONENTES/ALINEARE/CODIGO/alineare.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393227469 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1577393227469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alinearE Rcam_MEM_DATOS_C:Mem_DATOS\|RFMTE_C:Rform_esc\|FMTE:R_FMTE\|alinearE:alinaE " "Elaborating entity \"alinearE\" for hierarchy \"Rcam_MEM_DATOS_C:Mem_DATOS\|RFMTE_C:Rform_esc\|FMTE:R_FMTE\|alinearE:alinaE\"" {  } { { "fmte.vhd" "alinaE" { Text "D:/FIBQ7/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/ENSAMBLADO_FMTE/CODIGO/fmte.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577393227474 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "conexiones " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"conexiones\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1577393227475 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fibq7/ac2/lab4/proc_serie/md/componentes/elementos/mux2m.vhd 2 1 " "Using design file /fibq7/ac2/lab4/proc_serie/md/componentes/elementos/mux2m.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2M-comportamiento " "Found design unit 1: mux2M-comportamiento" {  } { { "mux2m.vhd" "" { Text "D:/FIBQ7/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/ELEMENTOS/mux2m.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393227567 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2M " "Found entity 1: mux2M" {  } { { "mux2m.vhd" "" { Text "D:/FIBQ7/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/ELEMENTOS/mux2m.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393227567 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1577393227567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2M Rcam_MEM_DATOS_C:Mem_DATOS\|RFMTE_C:Rform_esc\|FMTE:R_FMTE\|alinearE:alinaE\|mux2M:\\columna:1:iter:1:filab:2:gencoluma " "Elaborating entity \"mux2M\" for hierarchy \"Rcam_MEM_DATOS_C:Mem_DATOS\|RFMTE_C:Rform_esc\|FMTE:R_FMTE\|alinearE:alinaE\|mux2M:\\columna:1:iter:1:filab:2:gencoluma\"" {  } { { "alineare.vhd" "\\columna:1:iter:1:filab:2:gencoluma" { Text "D:/FIBQ7/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/COMPONENTES/ALINEARE/CODIGO/alineare.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577393227571 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fibq7/ac2/lab4/proc_serie/md/componentes/fmte/componentes/selec_byte/codigo/sel_byte.vhd 2 1 " "Using design file /fibq7/ac2/lab4/proc_serie/md/componentes/fmte/componentes/selec_byte/codigo/sel_byte.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sel_byte-estructura " "Found design unit 1: sel_byte-estructura" {  } { { "sel_byte.vhd" "" { Text "D:/FIBQ7/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/COMPONENTES/SELEC_BYTE/CODIGO/sel_byte.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393227678 ""} { "Info" "ISGN_ENTITY_NAME" "1 sel_byte " "Found entity 1: sel_byte" {  } { { "sel_byte.vhd" "" { Text "D:/FIBQ7/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/COMPONENTES/SELEC_BYTE/CODIGO/sel_byte.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393227678 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1577393227678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel_byte Rcam_MEM_DATOS_C:Mem_DATOS\|RFMTE_C:Rform_esc\|FMTE:R_FMTE\|sel_byte:selecE_byte " "Elaborating entity \"sel_byte\" for hierarchy \"Rcam_MEM_DATOS_C:Mem_DATOS\|RFMTE_C:Rform_esc\|FMTE:R_FMTE\|sel_byte:selecE_byte\"" {  } { { "fmte.vhd" "selecE_byte" { Text "D:/FIBQ7/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/ENSAMBLADO_FMTE/CODIGO/fmte.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577393227682 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fibq7/ac2/lab5/proc_segmentado/md/memoria_ram/codigo/rmd.vhd 2 1 " "Using design file /fibq7/ac2/lab5/proc_segmentado/md/memoria_ram/codigo/rmd.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RMD-rtl " "Found design unit 1: RMD-rtl" {  } { { "rmd.vhd" "" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/MD/memoria_ram/CODIGO/rmd.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393227786 ""} { "Info" "ISGN_ENTITY_NAME" "1 RMD " "Found entity 1: RMD" {  } { { "rmd.vhd" "" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/MD/memoria_ram/CODIGO/rmd.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393227786 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1577393227786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RMD Rcam_MEM_DATOS_C:Mem_DATOS\|RMD:Rmem_dat " "Elaborating entity \"RMD\" for hierarchy \"Rcam_MEM_DATOS_C:Mem_DATOS\|RMD:Rmem_dat\"" {  } { { "rcam_mem_datos_c.vhd" "Rmem_dat" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/MD/ENSAMBLADO_compontes_memoria/CODIGO/rcam_mem_datos_c.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577393227792 ""}
{ "Warning" "WVRFX_VHDL_USED_DEFAULT_INITIAL_VALUE" "temp_mem ini_mem_pkg.vhd(30) " "VHDL Variable Declaration warning at ini_mem_pkg.vhd(30): used default initial value for variable \"temp_mem\" because variable was never assigned a value or an initial value expression. Use of default initial value may introduce unintended design optimizations." {  } { { "../../../../LAB4/PROC_SERIE/MD/memoria_ram/CODIGO/ini_mem_pkg.vhd" "" { Text "D:/FIBQ7/AC2/LAB4/PROC_SERIE/MD/memoria_ram/CODIGO/ini_mem_pkg.vhd" 30 0 0 } }  } 0 10543 "VHDL Variable Declaration warning at %2!s!: used default initial value for variable \"%1!s!\" because variable was never assigned a value or an initial value expression. Use of default initial value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1577393227793 "|Rproc_MD_MI_C|Rcam_MEM_DATOS_C:Mem_DATOS|RMD:Rmem_dat"}
{ "Warning" "WSGN_SEARCH_FILE" "/fibq7/ac2/lab5/proc_segmentado/md/componentes/fmtl/ensamblado_fmtl/codigo/rfmtl.vhd 2 1 " "Using design file /fibq7/ac2/lab5/proc_segmentado/md/componentes/fmtl/ensamblado_fmtl/codigo/rfmtl.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RFMTL-estructural " "Found design unit 1: RFMTL-estructural" {  } { { "rfmtl.vhd" "" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/MD/COMPONENTES/FMTL/ENSAMBLADO_FMTL/CODIGO/rfmtl.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393227890 ""} { "Info" "ISGN_ENTITY_NAME" "1 RFMTL " "Found entity 1: RFMTL" {  } { { "rfmtl.vhd" "" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/MD/COMPONENTES/FMTL/ENSAMBLADO_FMTL/CODIGO/rfmtl.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393227890 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1577393227890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFMTL Rcam_MEM_DATOS_C:Mem_DATOS\|RFMTL:Rform_lec " "Elaborating entity \"RFMTL\" for hierarchy \"Rcam_MEM_DATOS_C:Mem_DATOS\|RFMTL:Rform_lec\"" {  } { { "rcam_mem_datos_c.vhd" "Rform_lec" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/MD/ENSAMBLADO_compontes_memoria/CODIGO/rcam_mem_datos_c.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577393227897 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fibq7/ac2/lab4/proc_serie/md/componentes/fmtl/ensamblado_fmtl/codigo/fmtl.vhd 2 1 " "Using design file /fibq7/ac2/lab4/proc_serie/md/componentes/fmtl/ensamblado_fmtl/codigo/fmtl.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FMTL-estructural " "Found design unit 1: FMTL-estructural" {  } { { "fmtl.vhd" "" { Text "D:/FIBQ7/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/ENSAMBLADO_FMTL/CODIGO/fmtl.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393228026 ""} { "Info" "ISGN_ENTITY_NAME" "1 FMTL " "Found entity 1: FMTL" {  } { { "fmtl.vhd" "" { Text "D:/FIBQ7/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/ENSAMBLADO_FMTL/CODIGO/fmtl.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393228026 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1577393228026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FMTL Rcam_MEM_DATOS_C:Mem_DATOS\|RFMTL:Rform_lec\|FMTL:R_FMTL " "Elaborating entity \"FMTL\" for hierarchy \"Rcam_MEM_DATOS_C:Mem_DATOS\|RFMTL:Rform_lec\|FMTL:R_FMTL\"" {  } { { "rfmtl.vhd" "R_FMTL" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/MD/COMPONENTES/FMTL/ENSAMBLADO_FMTL/CODIGO/rfmtl.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577393228032 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fibq7/ac2/lab4/proc_serie/md/componentes/fmtl/componentes/alinear/codigo/alinear.vhd 2 1 " "Using design file /fibq7/ac2/lab4/proc_serie/md/componentes/fmtl/componentes/alinear/codigo/alinear.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alinear-estructural " "Found design unit 1: alinear-estructural" {  } { { "alinear.vhd" "" { Text "D:/FIBQ7/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/COMPONENTES/ALINEAR/CODIGO/alinear.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393228126 ""} { "Info" "ISGN_ENTITY_NAME" "1 alinear " "Found entity 1: alinear" {  } { { "alinear.vhd" "" { Text "D:/FIBQ7/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/COMPONENTES/ALINEAR/CODIGO/alinear.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393228126 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1577393228126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alinear Rcam_MEM_DATOS_C:Mem_DATOS\|RFMTL:Rform_lec\|FMTL:R_FMTL\|alinear:alina " "Elaborating entity \"alinear\" for hierarchy \"Rcam_MEM_DATOS_C:Mem_DATOS\|RFMTL:Rform_lec\|FMTL:R_FMTL\|alinear:alina\"" {  } { { "fmtl.vhd" "alina" { Text "D:/FIBQ7/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/ENSAMBLADO_FMTL/CODIGO/fmtl.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577393228132 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "conexiones " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"conexiones\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1577393228133 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fibq7/ac2/lab4/proc_serie/md/componentes/fmtl/componentes/sel_signo/codigo/fmtl_sel_signo.vhd 2 1 " "Using design file /fibq7/ac2/lab4/proc_serie/md/componentes/fmtl/componentes/sel_signo/codigo/fmtl_sel_signo.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FMTL_sel_signo-comportamiento " "Found design unit 1: FMTL_sel_signo-comportamiento" {  } { { "fmtl_sel_signo.vhd" "" { Text "D:/FIBQ7/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/COMPONENTES/SEL_SIGNO/CODIGO/fmtl_sel_signo.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393228240 ""} { "Info" "ISGN_ENTITY_NAME" "1 FMTL_sel_signo " "Found entity 1: FMTL_sel_signo" {  } { { "fmtl_sel_signo.vhd" "" { Text "D:/FIBQ7/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/COMPONENTES/SEL_SIGNO/CODIGO/fmtl_sel_signo.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393228240 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1577393228240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FMTL_sel_signo Rcam_MEM_DATOS_C:Mem_DATOS\|RFMTL:Rform_lec\|FMTL:R_FMTL\|FMTL_sel_signo:sel_sig " "Elaborating entity \"FMTL_sel_signo\" for hierarchy \"Rcam_MEM_DATOS_C:Mem_DATOS\|RFMTL:Rform_lec\|FMTL:R_FMTL\|FMTL_sel_signo:sel_sig\"" {  } { { "fmtl.vhd" "sel_sig" { Text "D:/FIBQ7/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/ENSAMBLADO_FMTL/CODIGO/fmtl.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577393228245 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fibq7/ac2/lab4/proc_serie/md/componentes/fmtl/componentes/extsig/codigo/fmtl_extsig.vhd 2 1 " "Using design file /fibq7/ac2/lab4/proc_serie/md/componentes/fmtl/componentes/extsig/codigo/fmtl_extsig.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FMTL_extsig-estructural " "Found design unit 1: FMTL_extsig-estructural" {  } { { "fmtl_extsig.vhd" "" { Text "D:/FIBQ7/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/COMPONENTES/EXTSIG/CODIGO/fmtl_extsig.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393228339 ""} { "Info" "ISGN_ENTITY_NAME" "1 FMTL_extsig " "Found entity 1: FMTL_extsig" {  } { { "fmtl_extsig.vhd" "" { Text "D:/FIBQ7/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/COMPONENTES/EXTSIG/CODIGO/fmtl_extsig.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393228339 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1577393228339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FMTL_extsig Rcam_MEM_DATOS_C:Mem_DATOS\|RFMTL:Rform_lec\|FMTL:R_FMTL\|FMTL_extsig:ext_sig " "Elaborating entity \"FMTL_extsig\" for hierarchy \"Rcam_MEM_DATOS_C:Mem_DATOS\|RFMTL:Rform_lec\|FMTL:R_FMTL\|FMTL_extsig:ext_sig\"" {  } { { "fmtl.vhd" "ext_sig" { Text "D:/FIBQ7/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/ENSAMBLADO_FMTL/CODIGO/fmtl.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577393228345 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fibq7/ac2/lab5/proc_segmentado/md/componentes/acceso/codigo/racceso_md.vhd 2 1 " "Using design file /fibq7/ac2/lab5/proc_segmentado/md/componentes/acceso/codigo/racceso_md.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Racceso_MD-estructural " "Found design unit 1: Racceso_MD-estructural" {  } { { "racceso_md.vhd" "" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/MD/COMPONENTES/ACCESO/CODIGO/racceso_md.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393228454 ""} { "Info" "ISGN_ENTITY_NAME" "1 Racceso_MD " "Found entity 1: Racceso_MD" {  } { { "racceso_md.vhd" "" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/MD/COMPONENTES/ACCESO/CODIGO/racceso_md.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393228454 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1577393228454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Racceso_MD Rcam_MEM_DATOS_C:Mem_DATOS\|Racceso_MD:Rcompro_acc " "Elaborating entity \"Racceso_MD\" for hierarchy \"Rcam_MEM_DATOS_C:Mem_DATOS\|Racceso_MD:Rcompro_acc\"" {  } { { "rcam_mem_datos_c.vhd" "Rcompro_acc" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/MD/ENSAMBLADO_compontes_memoria/CODIGO/rcam_mem_datos_c.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577393228460 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fibq7/ac2/lab4/proc_serie/md/componentes/acceso/codigo/acceso_md.vhd 2 1 " "Using design file /fibq7/ac2/lab4/proc_serie/md/componentes/acceso/codigo/acceso_md.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 acceso_MD-comport " "Found design unit 1: acceso_MD-comport" {  } { { "acceso_md.vhd" "" { Text "D:/FIBQ7/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/ACCESO/CODIGO/acceso_md.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393228558 ""} { "Info" "ISGN_ENTITY_NAME" "1 acceso_MD " "Found entity 1: acceso_MD" {  } { { "acceso_md.vhd" "" { Text "D:/FIBQ7/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/ACCESO/CODIGO/acceso_md.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393228558 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1577393228558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acceso_MD Rcam_MEM_DATOS_C:Mem_DATOS\|Racceso_MD:Rcompro_acc\|acceso_MD:R_acceso " "Elaborating entity \"acceso_MD\" for hierarchy \"Rcam_MEM_DATOS_C:Mem_DATOS\|Racceso_MD:Rcompro_acc\|acceso_MD:R_acceso\"" {  } { { "racceso_md.vhd" "R_acceso" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/MD/COMPONENTES/ACCESO/CODIGO/racceso_md.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577393228563 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fibq7/ac2/lab6/proc_seg_cortos/control_seg_cortos/lib/codigo/lib_c.vhd 2 1 " "Using design file /fibq7/ac2/lab6/proc_seg_cortos/control_seg_cortos/lib/codigo/lib_c.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LIB_C-estructural " "Found design unit 1: LIB_C-estructural" {  } { { "lib_c.vhd" "" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/LIB/CODIGO/lib_c.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393228657 ""} { "Info" "ISGN_ENTITY_NAME" "1 LIB_C " "Found entity 1: LIB_C" {  } { { "lib_c.vhd" "" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/LIB/CODIGO/lib_c.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393228657 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1577393228657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LIB_C LIB_C:logica_LIB " "Elaborating entity \"LIB_C\" for hierarchy \"LIB_C:logica_LIB\"" {  } { { "../CODIGO/Rproc_MD_MI_C.vhd" "logica_LIB" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/CODIGO/Rproc_MD_MI_C.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577393228663 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fibq7/ac2/lab5/proc_segmentado/control_segmentacion/componentes/deco_pbr_opsec/codigo/rdecopbropsec.vhd 2 1 " "Using design file /fibq7/ac2/lab5/proc_segmentado/control_segmentacion/componentes/deco_pbr_opsec/codigo/rdecopbropsec.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RdecoPBRopSEC-estructural " "Found design unit 1: RdecoPBRopSEC-estructural" {  } { { "rdecopbropsec.vhd" "" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/DECO_PBR_opSEC/CODIGO/rdecopbropsec.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393228756 ""} { "Info" "ISGN_ENTITY_NAME" "1 RdecoPBRopSEC " "Found entity 1: RdecoPBRopSEC" {  } { { "rdecopbropsec.vhd" "" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/DECO_PBR_opSEC/CODIGO/rdecopbropsec.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393228756 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1577393228756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RdecoPBRopSEC LIB_C:logica_LIB\|RdecoPBRopSEC:R_decPBRSEC " "Elaborating entity \"RdecoPBRopSEC\" for hierarchy \"LIB_C:logica_LIB\|RdecoPBRopSEC:R_decPBRSEC\"" {  } { { "lib_c.vhd" "R_decPBRSEC" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/LIB/CODIGO/lib_c.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577393228762 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fibq7/ac2/lab5/proc_segmentado/control_segmentacion/componentes/deco_pbr_opsec/codigo/decopbropsec.vhd 2 1 " "Using design file /fibq7/ac2/lab5/proc_segmentado/control_segmentacion/componentes/deco_pbr_opsec/codigo/decopbropsec.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoPBRopSEC-comportamiento " "Found design unit 1: decoPBRopSEC-comportamiento" {  } { { "decopbropsec.vhd" "" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/DECO_PBR_opSEC/CODIGO/decopbropsec.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393228860 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoPBRopSEC " "Found entity 1: decoPBRopSEC" {  } { { "decopbropsec.vhd" "" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/DECO_PBR_opSEC/CODIGO/decopbropsec.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393228860 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1577393228860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoPBRopSEC LIB_C:logica_LIB\|RdecoPBRopSEC:R_decPBRSEC\|decoPBRopSEC:decPBRSEC " "Elaborating entity \"decoPBRopSEC\" for hierarchy \"LIB_C:logica_LIB\|RdecoPBRopSEC:R_decPBRSEC\|decoPBRopSEC:decPBRSEC\"" {  } { { "rdecopbropsec.vhd" "decPBRSEC" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/DECO_PBR_opSEC/CODIGO/rdecopbropsec.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577393228866 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fibq7/ac2/lab6/proc_seg_cortos/control_seg_cortos/componentes/ensam_rd/codigo/ensam_rd_c.vhd 2 1 " "Using design file /fibq7/ac2/lab6/proc_seg_cortos/control_seg_cortos/componentes/ensam_rd/codigo/ensam_rd_c.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ensam_RD_C-estructural " "Found design unit 1: ensam_RD_C-estructural" {  } { { "ensam_rd_c.vhd" "" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/ENSAM_RD/CODIGO/ensam_rd_c.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393228961 ""} { "Info" "ISGN_ENTITY_NAME" "1 ensam_RD_C " "Found entity 1: ensam_RD_C" {  } { { "ensam_rd_c.vhd" "" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/ENSAM_RD/CODIGO/ensam_rd_c.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393228961 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1577393228961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ensam_RD_C LIB_C:logica_LIB\|ensam_RD_C:R_dat " "Elaborating entity \"ensam_RD_C\" for hierarchy \"LIB_C:logica_LIB\|ensam_RD_C:R_dat\"" {  } { { "lib_c.vhd" "R_dat" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/LIB/CODIGO/lib_c.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577393228969 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fibq7/ac2/lab5/proc_segmentado/control_segmentacion/componentes/senyales_cntl/codigo/senya_cntlrd.vhd 2 1 " "Using design file /fibq7/ac2/lab5/proc_segmentado/control_segmentacion/componentes/senyales_cntl/codigo/senya_cntlrd.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 senya_cntlRD-estructural " "Found design unit 1: senya_cntlRD-estructural" {  } { { "senya_cntlrd.vhd" "" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/SENYALES_CNTL/CODIGO/senya_cntlrd.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393229062 ""} { "Info" "ISGN_ENTITY_NAME" "1 senya_cntlRD " "Found entity 1: senya_cntlRD" {  } { { "senya_cntlrd.vhd" "" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/SENYALES_CNTL/CODIGO/senya_cntlrd.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393229062 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1577393229062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "senya_cntlRD LIB_C:logica_LIB\|ensam_RD_C:R_dat\|senya_cntlRD:senyales_cntl " "Elaborating entity \"senya_cntlRD\" for hierarchy \"LIB_C:logica_LIB\|ensam_RD_C:R_dat\|senya_cntlRD:senyales_cntl\"" {  } { { "ensam_rd_c.vhd" "senyales_cntl" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/ENSAM_RD/CODIGO/ensam_rd_c.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577393229069 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fibq7/ac2/lab5/proc_segmentado/control_segmentacion/componentes/validacion/codigo/valreg.vhd 2 1 " "Using design file /fibq7/ac2/lab5/proc_segmentado/control_segmentacion/componentes/validacion/codigo/valreg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 valreg-compor " "Found design unit 1: valreg-compor" {  } { { "valreg.vhd" "" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/VALIDACION/CODIGO/valreg.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393229204 ""} { "Info" "ISGN_ENTITY_NAME" "1 valreg " "Found entity 1: valreg" {  } { { "valreg.vhd" "" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/VALIDACION/CODIGO/valreg.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393229204 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1577393229204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "valreg LIB_C:logica_LIB\|ensam_RD_C:R_dat\|valreg:genvalreg " "Elaborating entity \"valreg\" for hierarchy \"LIB_C:logica_LIB\|ensam_RD_C:R_dat\|valreg:genvalreg\"" {  } { { "ensam_rd_c.vhd" "genvalreg" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/ENSAM_RD/CODIGO/ensam_rd_c.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577393229210 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fibq7/ac2/lab5/proc_segmentado/control_segmentacion/componentes/ldd/codigo/ldd.vhd 2 1 " "Using design file /fibq7/ac2/lab5/proc_segmentado/control_segmentacion/componentes/ldd/codigo/ldd.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LDD-estructural " "Found design unit 1: LDD-estructural" {  } { { "ldd.vhd" "" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LDD/CODIGO/ldd.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393229304 ""} { "Info" "ISGN_ENTITY_NAME" "1 LDD " "Found entity 1: LDD" {  } { { "ldd.vhd" "" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LDD/CODIGO/ldd.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393229304 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1577393229304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LDD LIB_C:logica_LIB\|ensam_RD_C:R_dat\|LDD:LDDat " "Elaborating entity \"LDD\" for hierarchy \"LIB_C:logica_LIB\|ensam_RD_C:R_dat\|LDD:LDDat\"" {  } { { "ensam_rd_c.vhd" "LDDat" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/ENSAM_RD/CODIGO/ensam_rd_c.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577393229311 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fibq7/ac2/lab5/proc_segmentado/control_segmentacion/componentes/comparador/codigo/cmp.vhd 2 1 " "Using design file /fibq7/ac2/lab5/proc_segmentado/control_segmentacion/componentes/comparador/codigo/cmp.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cmp-compor " "Found design unit 1: cmp-compor" {  } { { "cmp.vhd" "" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/COMPARADOR/CODIGO/cmp.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393229403 ""} { "Info" "ISGN_ENTITY_NAME" "1 cmp " "Found entity 1: cmp" {  } { { "cmp.vhd" "" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/COMPARADOR/CODIGO/cmp.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393229403 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1577393229403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmp LIB_C:logica_LIB\|ensam_RD_C:R_dat\|LDD:LDDat\|cmp:cmpr0IDL1 " "Elaborating entity \"cmp\" for hierarchy \"LIB_C:logica_LIB\|ensam_RD_C:R_dat\|LDD:LDDat\|cmp:cmpr0IDL1\"" {  } { { "ldd.vhd" "cmpr0IDL1" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LDD/CODIGO/ldd.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577393229409 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fibq7/ac2/lab5/proc_segmentado/control_segmentacion/componentes/puertas/codigo/andv3.vhd 2 1 " "Using design file /fibq7/ac2/lab5/proc_segmentado/control_segmentacion/componentes/puertas/codigo/andv3.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andv3-comportamiento " "Found design unit 1: andv3-comportamiento" {  } { { "andv3.vhd" "" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/PUERTAS/CODIGO/andv3.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393229511 ""} { "Info" "ISGN_ENTITY_NAME" "1 andv3 " "Found entity 1: andv3" {  } { { "andv3.vhd" "" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/PUERTAS/CODIGO/andv3.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393229511 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1577393229511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andv3 LIB_C:logica_LIB\|ensam_RD_C:R_dat\|LDD:LDDat\|andv3:\\ldd:0:ldd1:and1i " "Elaborating entity \"andv3\" for hierarchy \"LIB_C:logica_LIB\|ensam_RD_C:R_dat\|LDD:LDDat\|andv3:\\ldd:0:ldd1:and1i\"" {  } { { "ldd.vhd" "\\ldd:0:ldd1:and1i" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LDD/CODIGO/ldd.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577393229517 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fibq7/ac2/lab5/proc_segmentado/control_segmentacion/componentes/puertas/codigo/andv1n.vhd 2 1 " "Using design file /fibq7/ac2/lab5/proc_segmentado/control_segmentacion/componentes/puertas/codigo/andv1n.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andv1n-comportamiento " "Found design unit 1: andv1n-comportamiento" {  } { { "andv1n.vhd" "" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/PUERTAS/CODIGO/andv1n.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393229608 ""} { "Info" "ISGN_ENTITY_NAME" "1 andv1n " "Found entity 1: andv1n" {  } { { "andv1n.vhd" "" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/PUERTAS/CODIGO/andv1n.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393229608 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1577393229608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andv1n LIB_C:logica_LIB\|ensam_RD_C:R_dat\|LDD:LDDat\|andv1n:\\ldd:0:ldd1:ann1i " "Elaborating entity \"andv1n\" for hierarchy \"LIB_C:logica_LIB\|ensam_RD_C:R_dat\|LDD:LDDat\|andv1n:\\ldd:0:ldd1:ann1i\"" {  } { { "ldd.vhd" "\\ldd:0:ldd1:ann1i" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LDD/CODIGO/ldd.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577393229614 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fibq7/ac2/lab6/proc_seg_cortos/control_seg_cortos/componentes/latproh/codigo/inst_latproh.vhd 2 1 " "Using design file /fibq7/ac2/lab6/proc_seg_cortos/control_seg_cortos/componentes/latproh/codigo/inst_latproh.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inst_latproh-compor " "Found design unit 1: inst_latproh-compor" {  } { { "inst_latproh.vhd" "" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/LATPROH/CODIGO/inst_latproh.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393229812 ""} { "Info" "ISGN_ENTITY_NAME" "1 inst_latproh " "Found entity 1: inst_latproh" {  } { { "inst_latproh.vhd" "" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/LATPROH/CODIGO/inst_latproh.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393229812 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1577393229812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_latproh LIB_C:logica_LIB\|ensam_RD_C:R_dat\|inst_latproh:ins_laph " "Elaborating entity \"inst_latproh\" for hierarchy \"LIB_C:logica_LIB\|ensam_RD_C:R_dat\|inst_latproh:ins_laph\"" {  } { { "ensam_rd_c.vhd" "ins_laph" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/ENSAM_RD/CODIGO/ensam_rd_c.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577393229819 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fibq7/ac2/lab6/proc_seg_cortos/control_seg_cortos/componentes/latproh/codigo/latproh.vhd 2 1 " "Using design file /fibq7/ac2/lab6/proc_seg_cortos/control_seg_cortos/componentes/latproh/codigo/latproh.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latproh-estruc " "Found design unit 1: latproh-estruc" {  } { { "latproh.vhd" "" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/LATPROH/CODIGO/latproh.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393229913 ""} { "Info" "ISGN_ENTITY_NAME" "1 latproh " "Found entity 1: latproh" {  } { { "latproh.vhd" "" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/LATPROH/CODIGO/latproh.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393229913 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1577393229913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latproh LIB_C:logica_LIB\|ensam_RD_C:R_dat\|latproh:pos_laph " "Elaborating entity \"latproh\" for hierarchy \"LIB_C:logica_LIB\|ensam_RD_C:R_dat\|latproh:pos_laph\"" {  } { { "ensam_rd_c.vhd" "pos_laph" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/ENSAM_RD/CODIGO/ensam_rd_c.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577393229919 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fibq7/ac2/lab6/proc_seg_cortos/control_seg_cortos/componentes/ldrd/codigo/ldrd_c.vhd 2 1 " "Using design file /fibq7/ac2/lab6/proc_seg_cortos/control_seg_cortos/componentes/ldrd/codigo/ldrd_c.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LDRD_C-comportamiento " "Found design unit 1: LDRD_C-comportamiento" {  } { { "ldrd_c.vhd" "" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/LDRD/CODIGO/ldrd_c.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393230022 ""} { "Info" "ISGN_ENTITY_NAME" "1 LDRD_C " "Found entity 1: LDRD_C" {  } { { "ldrd_c.vhd" "" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/LDRD/CODIGO/ldrd_c.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393230022 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1577393230022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LDRD_C LIB_C:logica_LIB\|ensam_RD_C:R_dat\|LDRD_C:R_dat " "Elaborating entity \"LDRD_C\" for hierarchy \"LIB_C:logica_LIB\|ensam_RD_C:R_dat\|LDRD_C:R_dat\"" {  } { { "ensam_rd_c.vhd" "R_dat" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/ENSAM_RD/CODIGO/ensam_rd_c.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577393230028 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fibq7/ac2/lab6/proc_seg_cortos/control_seg_cortos/componentes/ldc/codigo/ldc.vhd 2 1 " "Using design file /fibq7/ac2/lab6/proc_seg_cortos/control_seg_cortos/componentes/ldc/codigo/ldc.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LDC-estructural " "Found design unit 1: LDC-estructural" {  } { { "ldc.vhd" "" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/LDC/CODIGO/ldc.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393230127 ""} { "Info" "ISGN_ENTITY_NAME" "1 LDC " "Found entity 1: LDC" {  } { { "ldc.vhd" "" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/LDC/CODIGO/ldc.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393230127 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1577393230127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LDC LIB_C:logica_LIB\|ensam_RD_C:R_dat\|LDC:cortos " "Elaborating entity \"LDC\" for hierarchy \"LIB_C:logica_LIB\|ensam_RD_C:R_dat\|LDC:cortos\"" {  } { { "ensam_rd_c.vhd" "cortos" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/ENSAM_RD/CODIGO/ensam_rd_c.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577393230129 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fibq7/ac2/lab5/proc_segmentado/control_segmentacion/componentes/ensam_rs/codigo/ensam_rs.vhd 2 1 " "Using design file /fibq7/ac2/lab5/proc_segmentado/control_segmentacion/componentes/ensam_rs/codigo/ensam_rs.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ensam_RS-estructural " "Found design unit 1: ensam_RS-estructural" {  } { { "ensam_rs.vhd" "" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/ENSAM_RS/CODIGO/ensam_rs.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393230242 ""} { "Info" "ISGN_ENTITY_NAME" "1 ensam_RS " "Found entity 1: ensam_RS" {  } { { "ensam_rs.vhd" "" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/ENSAM_RS/CODIGO/ensam_rs.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393230242 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1577393230242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ensam_RS LIB_C:logica_LIB\|ensam_RS:R_Sec " "Elaborating entity \"ensam_RS\" for hierarchy \"LIB_C:logica_LIB\|ensam_RS:R_Sec\"" {  } { { "lib_c.vhd" "R_Sec" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/LIB/CODIGO/lib_c.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577393230249 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fibq7/ac2/lab5/proc_segmentado/control_segmentacion/componentes/senyales_cntl/codigo/senya_cntlrs.vhd 2 1 " "Using design file /fibq7/ac2/lab5/proc_segmentado/control_segmentacion/componentes/senyales_cntl/codigo/senya_cntlrs.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 senya_cntlRS-estructural " "Found design unit 1: senya_cntlRS-estructural" {  } { { "senya_cntlrs.vhd" "" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/SENYALES_CNTL/CODIGO/senya_cntlrs.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393230343 ""} { "Info" "ISGN_ENTITY_NAME" "1 senya_cntlRS " "Found entity 1: senya_cntlRS" {  } { { "senya_cntlrs.vhd" "" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/SENYALES_CNTL/CODIGO/senya_cntlrs.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393230343 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1577393230343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "senya_cntlRS LIB_C:logica_LIB\|ensam_RS:R_Sec\|senya_cntlRS:senyales_cntl " "Elaborating entity \"senya_cntlRS\" for hierarchy \"LIB_C:logica_LIB\|ensam_RS:R_Sec\|senya_cntlRS:senyales_cntl\"" {  } { { "ensam_rs.vhd" "senyales_cntl" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/ENSAM_RS/CODIGO/ensam_rs.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577393230350 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fibq7/ac2/lab5/proc_segmentado/control_segmentacion/componentes/ldrs/codigo/ldrs.vhd 2 1 " "Using design file /fibq7/ac2/lab5/proc_segmentado/control_segmentacion/componentes/ldrs/codigo/ldrs.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LDRS-comportamiento " "Found design unit 1: LDRS-comportamiento" {  } { { "ldrs.vhd" "" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LDRS/CODIGO/ldrs.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393230454 ""} { "Info" "ISGN_ENTITY_NAME" "1 LDRS " "Found entity 1: LDRS" {  } { { "ldrs.vhd" "" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LDRS/CODIGO/ldrs.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393230454 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1577393230454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LDRS LIB_C:logica_LIB\|ensam_RS:R_Sec\|LDRS:R_sec " "Elaborating entity \"LDRS\" for hierarchy \"LIB_C:logica_LIB\|ensam_RS:R_Sec\|LDRS:R_sec\"" {  } { { "ensam_rs.vhd" "R_sec" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/ENSAM_RS/CODIGO/ensam_rs.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577393230461 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fibq7/ac2/lab5/proc_segmentado/control_segmentacion/componentes/puertas/codigo/orv2.vhd 2 1 " "Using design file /fibq7/ac2/lab5/proc_segmentado/control_segmentacion/componentes/puertas/codigo/orv2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 orv2-comportamiento " "Found design unit 1: orv2-comportamiento" {  } { { "orv2.vhd" "" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/PUERTAS/CODIGO/orv2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393230553 ""} { "Info" "ISGN_ENTITY_NAME" "1 orv2 " "Found entity 1: orv2" {  } { { "orv2.vhd" "" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/PUERTAS/CODIGO/orv2.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393230553 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1577393230553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "orv2 LIB_C:logica_LIB\|ensam_RS:R_Sec\|LDRS:R_sec\|orv2:orSEC " "Elaborating entity \"orv2\" for hierarchy \"LIB_C:logica_LIB\|ensam_RS:R_Sec\|LDRS:R_sec\|orv2:orSEC\"" {  } { { "ldrs.vhd" "orSEC" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LDRS/CODIGO/ldrs.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577393230559 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fibq7/ac2/lab5/proc_segmentado/control_segmentacion/componentes/lgr/codigo/lgr.vhd 2 1 " "Using design file /fibq7/ac2/lab5/proc_segmentado/control_segmentacion/componentes/lgr/codigo/lgr.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LGR-comportamiento " "Found design unit 1: LGR-comportamiento" {  } { { "lgr.vhd" "" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LGR/CODIGO/lgr.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393230655 ""} { "Info" "ISGN_ENTITY_NAME" "1 LGR " "Found entity 1: LGR" {  } { { "lgr.vhd" "" { Text "D:/FIBQ7/AC2/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LGR/CODIGO/lgr.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577393230655 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1577393230655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LGR LIB_C:logica_LIB\|LGR:R_lgr " "Elaborating entity \"LGR\" for hierarchy \"LIB_C:logica_LIB\|LGR:R_lgr\"" {  } { { "lib_c.vhd" "R_lgr" { Text "D:/FIBQ7/AC2/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/LIB/CODIGO/lib_c.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577393230662 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 85 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 85 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4686 " "Peak virtual memory: 4686 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1577393231623 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 26 21:47:11 2019 " "Processing ended: Thu Dec 26 21:47:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1577393231623 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1577393231623 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1577393231623 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1577393231623 ""}
