#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000089a260 .scope module, "FFJK" "FFJK" 2 32;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "J";
    .port_info 1 /INPUT 1 "K";
    .port_info 2 /INPUT 1 "clock";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "en";
    .port_info 5 /OUTPUT 1 "Q";
L_0000000000897bf0 .functor NOT 1, v0000000000899960_0, C4<0>, C4<0>, C4<0>;
o00000000008a2af8 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000000897c60 .functor NOT 1, o00000000008a2af8, C4<0>, C4<0>, C4<0>;
L_0000000000897cd0 .functor AND 1, L_0000000000897c60, v0000000000899960_0, C4<1>, C4<1>;
o00000000008a2ac8 .functor BUFZ 1, C4<z>; HiZ drive
L_00000000008975d0 .functor AND 1, o00000000008a2ac8, L_0000000000897bf0, C4<1>, C4<1>;
L_0000000000897640 .functor OR 1, L_0000000000897cd0, L_00000000008975d0, C4<0>, C4<0>;
v0000000000898ce0_0 .net "AND1", 0 0, L_0000000000897cd0;  1 drivers
v0000000000899aa0_0 .net "AND2", 0 0, L_00000000008975d0;  1 drivers
v0000000000899be0_0 .net "D", 0 0, L_0000000000897640;  1 drivers
v0000000000898b00_0 .net "J", 0 0, o00000000008a2ac8;  0 drivers
v0000000000899780_0 .net "K", 0 0, o00000000008a2af8;  0 drivers
v00000000008986a0_0 .net "NOTK", 0 0, L_0000000000897c60;  1 drivers
v0000000000899a00_0 .net "NOTQ", 0 0, L_0000000000897bf0;  1 drivers
v0000000000899c80_0 .net "Q", 0 0, v0000000000899960_0;  1 drivers
o00000000008a28e8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000898c40_0 .net "clock", 0 0, o00000000008a28e8;  0 drivers
o00000000008a2918 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000897de0_0 .net "en", 0 0, o00000000008a2918;  0 drivers
o00000000008a2948 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000898060_0 .net "reset", 0 0, o00000000008a2948;  0 drivers
S_000000000087dbd0 .scope module, "N7" "FD1" 2 39, 2 3 0, S_000000000089a260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Q";
v0000000000898a60_0 .net "D", 0 0, L_0000000000897640;  alias, 1 drivers
v0000000000899960_0 .var "Q", 0 0;
v0000000000899140_0 .net "clock", 0 0, o00000000008a28e8;  alias, 0 drivers
v0000000000898ba0_0 .net "en", 0 0, o00000000008a2918;  alias, 0 drivers
v00000000008991e0_0 .net "reset", 0 0, o00000000008a2948;  alias, 0 drivers
E_000000000089c0b0/0 .event edge, v0000000000898ba0_0;
E_000000000089c0b0/1 .event posedge, v00000000008991e0_0, v0000000000899140_0;
E_000000000089c0b0 .event/or E_000000000089c0b0/0, E_000000000089c0b0/1;
S_00000000008a0ea0 .scope module, "FFT" "FFT" 2 26;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /OUTPUT 1 "Q";
L_0000000000897950 .functor NOT 1, v00000000008987e0_0, C4<0>, C4<0>, C4<0>;
v0000000000898100_0 .net "NOTQ", 0 0, L_0000000000897950;  1 drivers
v00000000008998c0_0 .net "Q", 0 0, v00000000008987e0_0;  1 drivers
o00000000008a2d08 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000899320_0 .net "clock", 0 0, o00000000008a2d08;  0 drivers
o00000000008a2d38 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000898880_0 .net "en", 0 0, o00000000008a2d38;  0 drivers
o00000000008a2d68 .functor BUFZ 1, C4<z>; HiZ drive
v00000000008993c0_0 .net "reset", 0 0, o00000000008a2d68;  0 drivers
S_000000000087dd60 .scope module, "N5" "FD1" 2 29, 2 3 0, S_00000000008a0ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Q";
v0000000000898740_0 .net "D", 0 0, L_0000000000897950;  alias, 1 drivers
v00000000008987e0_0 .var "Q", 0 0;
v0000000000898d80_0 .net "clock", 0 0, o00000000008a2d08;  alias, 0 drivers
v0000000000898e20_0 .net "en", 0 0, o00000000008a2d38;  alias, 0 drivers
v0000000000899280_0 .net "reset", 0 0, o00000000008a2d68;  alias, 0 drivers
E_000000000089c730/0 .event edge, v0000000000898e20_0;
E_000000000089c730/1 .event posedge, v0000000000899280_0, v0000000000898d80_0;
E_000000000089c730 .event/or E_000000000089c730/0, E_000000000089c730/1;
S_00000000008a2420 .scope module, "buffer" "buffer" 2 42;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /OUTPUT 4 "out";
o00000000008a2f48 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v0000000000897e80_0 name=_s0
o00000000008a2f78 .functor BUFZ 1, C4<z>; HiZ drive
v00000000008981a0_0 .net "enable", 0 0, o00000000008a2f78;  0 drivers
o00000000008a2fa8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000000000898ec0_0 .net "in", 3 0, o00000000008a2fa8;  0 drivers
v0000000000899460_0 .net "out", 3 0, L_00000000008fdc10;  1 drivers
L_00000000008fdc10 .functor MUXZ 4, o00000000008a2f48, o00000000008a2fa8, o00000000008a2f78, C4<>;
S_0000000000884c80 .scope module, "microcode" "microcode" 2 46;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "INPUT";
    .port_info 1 /OUTPUT 13 "OUTPUT";
o00000000008a3098 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v0000000000899500_0 .net "INPUT", 6 0, o00000000008a3098;  0 drivers
v0000000000898920_0 .var "OUTPUT", 12 0;
E_000000000089c170 .event edge, v0000000000899500_0;
S_0000000000884e10 .scope module, "testbench" "testbench" 3 2;
 .timescale 0 0;
v00000000008fd210_0 .var "D", 0 0;
v00000000008fd670_0 .var "D1", 1 0;
v00000000008fdf30_0 .var "D2", 3 0;
v00000000008fc130_0 .var "EN", 0 0;
v00000000008fc090_0 .net "Q", 0 0, v00000000008995a0_0;  1 drivers
v00000000008fc810_0 .net "Q1", 1 0, L_00000000008fc630;  1 drivers
v00000000008fc4f0_0 .net "Q2", 3 0, L_00000000008fdcb0;  1 drivers
v00000000008fc1d0_0 .var "clock", 0 0;
v00000000008fcf90_0 .var "reset", 0 0;
S_000000000087c300 .scope module, "E1" "FD1" 3 13, 2 3 0, S_0000000000884e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Q";
v0000000000898240_0 .net "D", 0 0, v00000000008fd210_0;  1 drivers
v00000000008995a0_0 .var "Q", 0 0;
v00000000008989c0_0 .net "clock", 0 0, v00000000008fc1d0_0;  1 drivers
v0000000000898f60_0 .net "en", 0 0, v00000000008fc130_0;  1 drivers
v0000000000899000_0 .net "reset", 0 0, v00000000008fcf90_0;  1 drivers
E_000000000089c6b0/0 .event edge, v0000000000898f60_0;
E_000000000089c6b0/1 .event posedge, v0000000000899000_0, v00000000008989c0_0;
E_000000000089c6b0 .event/or E_000000000089c6b0/0, E_000000000089c6b0/1;
S_000000000087c490 .scope module, "E2" "FD2" 3 14, 2 14 0, S_0000000000884e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "D";
    .port_info 4 /OUTPUT 2 "Q";
v0000000000898600_0 .net "D", 1 0, v00000000008fd670_0;  1 drivers
v0000000000893010_0 .net "Q", 1 0, L_00000000008fc630;  alias, 1 drivers
v00000000008929d0_0 .net "clock", 0 0, v00000000008fc1d0_0;  alias, 1 drivers
v00000000008930b0_0 .net "en", 0 0, v00000000008fc130_0;  alias, 1 drivers
v0000000000893150_0 .net "reset", 0 0, v00000000008fcf90_0;  alias, 1 drivers
L_00000000008fd170 .part v00000000008fd670_0, 0, 1;
L_00000000008fd530 .part v00000000008fd670_0, 1, 1;
L_00000000008fc630 .concat8 [ 1 1 0 0], v00000000008982e0_0, v0000000000898380_0;
S_0000000000877b80 .scope module, "N1" "FD1" 2 15, 2 3 0, S_000000000087c490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Q";
v0000000000899640_0 .net "D", 0 0, L_00000000008fd170;  1 drivers
v00000000008982e0_0 .var "Q", 0 0;
v00000000008996e0_0 .net "clock", 0 0, v00000000008fc1d0_0;  alias, 1 drivers
v0000000000899820_0 .net "en", 0 0, v00000000008fc130_0;  alias, 1 drivers
v0000000000897f20_0 .net "reset", 0 0, v00000000008fcf90_0;  alias, 1 drivers
S_0000000000877d10 .scope module, "N2" "FD1" 2 16, 2 3 0, S_000000000087c490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Q";
v0000000000897fc0_0 .net "D", 0 0, L_00000000008fd530;  1 drivers
v0000000000898380_0 .var "Q", 0 0;
v0000000000898420_0 .net "clock", 0 0, v00000000008fc1d0_0;  alias, 1 drivers
v00000000008984c0_0 .net "en", 0 0, v00000000008fc130_0;  alias, 1 drivers
v0000000000898560_0 .net "reset", 0 0, v00000000008fcf90_0;  alias, 1 drivers
S_000000000087a240 .scope module, "E3" "FD4" 3 15, 2 19 0, S_0000000000884e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 4 "D";
    .port_info 4 /OUTPUT 4 "Q";
v00000000008fd5d0_0 .net "D", 3 0, v00000000008fdf30_0;  1 drivers
v00000000008fd350_0 .net "Q", 3 0, L_00000000008fdcb0;  alias, 1 drivers
v00000000008fdad0_0 .net "clock", 0 0, v00000000008fc1d0_0;  alias, 1 drivers
v00000000008fddf0_0 .net "en", 0 0, v00000000008fc130_0;  alias, 1 drivers
v00000000008fdb70_0 .net "reset", 0 0, v00000000008fcf90_0;  alias, 1 drivers
L_00000000008fce50 .part v00000000008fdf30_0, 0, 1;
L_00000000008fd710 .part v00000000008fdf30_0, 1, 1;
L_00000000008fcc70 .part v00000000008fdf30_0, 2, 1;
L_00000000008fcd10 .part v00000000008fdf30_0, 3, 1;
L_00000000008fdcb0 .concat8 [ 1 1 1 1], v00000000008931f0_0, v0000000000892610_0, v0000000000892cf0_0, v00000000008fc6d0_0;
S_000000000087a3d0 .scope module, "N1" "FD1" 2 20, 2 3 0, S_000000000087a240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Q";
v0000000000892bb0_0 .net "D", 0 0, L_00000000008fce50;  1 drivers
v00000000008931f0_0 .var "Q", 0 0;
v0000000000892e30_0 .net "clock", 0 0, v00000000008fc1d0_0;  alias, 1 drivers
v0000000000893290_0 .net "en", 0 0, v00000000008fc130_0;  alias, 1 drivers
v00000000008926b0_0 .net "reset", 0 0, v00000000008fcf90_0;  alias, 1 drivers
S_000000000018d340 .scope module, "N2" "FD1" 2 21, 2 3 0, S_000000000087a240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Q";
v0000000000892570_0 .net "D", 0 0, L_00000000008fd710;  1 drivers
v0000000000892610_0 .var "Q", 0 0;
v0000000000892750_0 .net "clock", 0 0, v00000000008fc1d0_0;  alias, 1 drivers
v0000000000892890_0 .net "en", 0 0, v00000000008fc130_0;  alias, 1 drivers
v0000000000892b10_0 .net "reset", 0 0, v00000000008fcf90_0;  alias, 1 drivers
S_000000000018d4d0 .scope module, "N3" "FD1" 2 22, 2 3 0, S_000000000087a240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Q";
v0000000000892c50_0 .net "D", 0 0, L_00000000008fcc70;  1 drivers
v0000000000892cf0_0 .var "Q", 0 0;
v00000000008fdd50_0 .net "clock", 0 0, v00000000008fc1d0_0;  alias, 1 drivers
v00000000008fd3f0_0 .net "en", 0 0, v00000000008fc130_0;  alias, 1 drivers
v00000000008fd8f0_0 .net "reset", 0 0, v00000000008fcf90_0;  alias, 1 drivers
S_0000000000186930 .scope module, "N4" "FD1" 2 23, 2 3 0, S_000000000087a240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Q";
v00000000008fc3b0_0 .net "D", 0 0, L_00000000008fcd10;  1 drivers
v00000000008fc6d0_0 .var "Q", 0 0;
v00000000008fc270_0 .net "clock", 0 0, v00000000008fc1d0_0;  alias, 1 drivers
v00000000008fd990_0 .net "en", 0 0, v00000000008fc130_0;  alias, 1 drivers
v00000000008fda30_0 .net "reset", 0 0, v00000000008fcf90_0;  alias, 1 drivers
    .scope S_000000000087dbd0;
T_0 ;
    %wait E_000000000089c0b0;
    %load/vec4 v00000000008991e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000899960_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000000000898ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000000000898a60_0;
    %assign/vec4 v0000000000899960_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000000000087dd60;
T_1 ;
    %wait E_000000000089c730;
    %load/vec4 v0000000000899280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008987e0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000000000898e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0000000000898740_0;
    %assign/vec4 v00000000008987e0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000000884c80;
T_2 ;
    %wait E_000000000089c170;
    %load/vec4 v0000000000899500_0;
    %dup/vec4;
    %pushi/vec4 126, 126, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 7, 2, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 2, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 15, 2, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 11, 2, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 23, 6, 7;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 31, 6, 7;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 39, 6, 7;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 47, 6, 7;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 55, 6, 7;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 63, 6, 7;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 71, 4, 7;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 69, 4, 7;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 79, 4, 7;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 77, 4, 7;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 87, 6, 7;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 95, 6, 7;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 103, 6, 7;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 111, 6, 7;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 119, 6, 7;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 127, 6, 7;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0000000000898920_0, 0;
    %jmp T_2.22;
T_2.0 ;
    %pushi/vec4 4104, 0, 13;
    %assign/vec4 v0000000000898920_0, 0;
    %jmp T_2.22;
T_2.1 ;
    %pushi/vec4 2056, 0, 13;
    %assign/vec4 v0000000000898920_0, 0;
    %jmp T_2.22;
T_2.2 ;
    %pushi/vec4 4104, 0, 13;
    %assign/vec4 v0000000000898920_0, 0;
    %jmp T_2.22;
T_2.3 ;
    %pushi/vec4 4104, 0, 13;
    %assign/vec4 v0000000000898920_0, 0;
    %jmp T_2.22;
T_2.4 ;
    %pushi/vec4 2056, 0, 13;
    %assign/vec4 v0000000000898920_0, 0;
    %jmp T_2.22;
T_2.5 ;
    %pushi/vec4 578, 0, 13;
    %assign/vec4 v0000000000898920_0, 0;
    %jmp T_2.22;
T_2.6 ;
    %pushi/vec4 4704, 0, 13;
    %assign/vec4 v0000000000898920_0, 0;
    %jmp T_2.22;
T_2.7 ;
    %pushi/vec4 1666, 0, 13;
    %assign/vec4 v0000000000898920_0, 0;
    %jmp T_2.22;
T_2.8 ;
    %pushi/vec4 1668, 0, 13;
    %assign/vec4 v0000000000898920_0, 0;
    %jmp T_2.22;
T_2.9 ;
    %pushi/vec4 5792, 0, 13;
    %assign/vec4 v0000000000898920_0, 0;
    %jmp T_2.22;
T_2.10 ;
    %pushi/vec4 4152, 0, 13;
    %assign/vec4 v0000000000898920_0, 0;
    %jmp T_2.22;
T_2.11 ;
    %pushi/vec4 2056, 0, 13;
    %assign/vec4 v0000000000898920_0, 0;
    %jmp T_2.22;
T_2.12 ;
    %pushi/vec4 4104, 0, 13;
    %assign/vec4 v0000000000898920_0, 0;
    %jmp T_2.22;
T_2.13 ;
    %pushi/vec4 4104, 0, 13;
    %assign/vec4 v0000000000898920_0, 0;
    %jmp T_2.22;
T_2.14 ;
    %pushi/vec4 2056, 0, 13;
    %assign/vec4 v0000000000898920_0, 0;
    %jmp T_2.22;
T_2.15 ;
    %pushi/vec4 1730, 0, 13;
    %assign/vec4 v0000000000898920_0, 0;
    %jmp T_2.22;
T_2.16 ;
    %pushi/vec4 5856, 0, 13;
    %assign/vec4 v0000000000898920_0, 0;
    %jmp T_2.22;
T_2.17 ;
    %pushi/vec4 2056, 0, 13;
    %assign/vec4 v0000000000898920_0, 0;
    %jmp T_2.22;
T_2.18 ;
    %pushi/vec4 9, 0, 13;
    %assign/vec4 v0000000000898920_0, 0;
    %jmp T_2.22;
T_2.19 ;
    %pushi/vec4 1794, 0, 13;
    %assign/vec4 v0000000000898920_0, 0;
    %jmp T_2.22;
T_2.20 ;
    %pushi/vec4 5920, 0, 13;
    %assign/vec4 v0000000000898920_0, 0;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000000000087c300;
T_3 ;
    %wait E_000000000089c6b0;
    %load/vec4 v0000000000899000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008995a0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000000000898f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0000000000898240_0;
    %assign/vec4 v00000000008995a0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000000877b80;
T_4 ;
    %wait E_000000000089c6b0;
    %load/vec4 v0000000000897f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008982e0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000000000899820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0000000000899640_0;
    %assign/vec4 v00000000008982e0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000000000877d10;
T_5 ;
    %wait E_000000000089c6b0;
    %load/vec4 v0000000000898560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000898380_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000000008984c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0000000000897fc0_0;
    %assign/vec4 v0000000000898380_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000000000087a3d0;
T_6 ;
    %wait E_000000000089c6b0;
    %load/vec4 v00000000008926b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008931f0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000000000893290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0000000000892bb0_0;
    %assign/vec4 v00000000008931f0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000000000018d340;
T_7 ;
    %wait E_000000000089c6b0;
    %load/vec4 v0000000000892b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000892610_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000000000892890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000000000892570_0;
    %assign/vec4 v0000000000892610_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000000000018d4d0;
T_8 ;
    %wait E_000000000089c6b0;
    %load/vec4 v00000000008fd8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000892cf0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000000008fd3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0000000000892c50_0;
    %assign/vec4 v0000000000892cf0_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000000000186930;
T_9 ;
    %wait E_000000000089c6b0;
    %load/vec4 v00000000008fda30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008fc6d0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000000008fd990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v00000000008fc3b0_0;
    %assign/vec4 v00000000008fc6d0_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000000000884e10;
T_10 ;
    %delay 1, 0;
    %load/vec4 v00000000008fc1d0_0;
    %inv;
    %assign/vec4 v00000000008fc1d0_0, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_0000000000884e10;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008fc1d0_0, 0, 1;
    %delay 1, 0;
    %vpi_call 3 22 "$display", " FLIP FLOP D 1 BIT  " {0 0 0};
    %vpi_call 3 23 "$display", "clk en D | Q " {0 0 0};
    %vpi_call 3 24 "$display", "---------|----" {0 0 0};
    %vpi_call 3 25 "$monitor", "%b %b %b | %b ", v00000000008fc1d0_0, v00000000008fc130_0, v00000000008fd210_0, v00000000008fc090_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008fcf90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008fc130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008fd210_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008fcf90_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008fcf90_0, 0, 1;
    %delay 3, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008fc130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008fd210_0, 0, 1;
    %delay 3, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008fc130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008fd210_0, 0, 1;
    %delay 3, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008fc130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008fd210_0, 0, 1;
    %delay 3, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008fc130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008fd210_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000000000884e10;
T_12 ;
    %delay 16, 0;
    %vpi_call 3 36 "$display", " FLIP FLOP D 2 BIT  " {0 0 0};
    %vpi_call 3 37 "$display", "clk en D | Q " {0 0 0};
    %vpi_call 3 38 "$display", "---------|----" {0 0 0};
    %vpi_call 3 39 "$monitor", "%b %b %b | %b ", v00000000008fc1d0_0, v00000000008fc130_0, v00000000008fd670_0, v00000000008fc810_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008fcf90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008fc130_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000008fd670_0, 0, 2;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008fcf90_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008fcf90_0, 0, 1;
    %delay 3, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008fc130_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000000008fd670_0, 0, 2;
    %delay 3, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008fc130_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000000008fd670_0, 0, 2;
    %delay 3, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008fc130_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000008fd670_0, 0, 2;
    %delay 3, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008fc130_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000008fd670_0, 0, 2;
    %end;
    .thread T_12;
    .scope S_0000000000884e10;
T_13 ;
    %delay 41, 0;
    %vpi_call 3 50 "$display", " FLIP FLOP D 4 BIT  " {0 0 0};
    %vpi_call 3 51 "$display", "clk en D | Q " {0 0 0};
    %vpi_call 3 52 "$display", "---------|----" {0 0 0};
    %vpi_call 3 53 "$monitor", "%b %b %b | %b ", v00000000008fc1d0_0, v00000000008fc130_0, v00000000008fdf30_0, v00000000008fc4f0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008fcf90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008fc130_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000000008fdf30_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008fcf90_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008fcf90_0, 0, 1;
    %delay 3, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008fc130_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v00000000008fdf30_0, 0, 4;
    %delay 3, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008fc130_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v00000000008fdf30_0, 0, 4;
    %delay 3, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008fc130_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000000008fdf30_0, 0, 4;
    %delay 3, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008fc130_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000000008fdf30_0, 0, 4;
    %end;
    .thread T_13;
    .scope S_0000000000884e10;
T_14 ;
    %delay 56, 0;
    %vpi_call 3 63 "$finish" {0 0 0};
    %end;
    .thread T_14;
    .scope S_0000000000884e10;
T_15 ;
    %vpi_call 3 65 "$dumpfile", "ejercicio1_tb.vcd" {0 0 0};
    %vpi_call 3 66 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000000884e10 {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./Lab09.v";
    "Ejercicio1_tb.v";
