$date
	Sun Oct 27 20:43:42 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Guia_1202 $end
$var wire 1 ! clock $end
$upscope $end
$scope module Guia_1202 $end
$var wire 8 " result [7:0] $end
$upscope $end
$scope module Guia_1202 $end
$var reg 1 # address $end
$upscope $end
$scope module Guia_1202 $end
$var reg 8 $ value [7:0] $end
$upscope $end
$scope module Guia_1202 $end
$var reg 1 % read_write $end
$upscope $end
$scope module Guia_1202 $end
$var reg 1 & clear $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0&
0%
b0 $
0#
b0 "
0!
$end
#3
bx0 "
1%
b1 $
1#
#6
bx "
1!
#12
b1 "
0!
#15
0%
b0 $
#18
1!
#24
0!
#27
1%
b10 $
#30
1!
#36
b10 "
0!
#39
0%
b0 $
#42
1!
#48
0!
#51
1%
b100 $
#54
1!
#60
b100 "
0!
#63
0%
b0 $
#66
1!
#72
0!
#75
1%
b1000 $
#78
1!
#84
b1000 "
0!
#87
0%
b0 $
#90
1!
#96
0!
#99
1%
b10000 $
#102
1!
#108
b10000 "
0!
#111
0%
b0 $
#114
1!
#120
0!
#123
1%
b100000 $
#126
1!
#132
b100000 "
0!
#135
0%
b0 $
#138
1!
#144
0!
#147
1%
b1000000 $
#150
1!
#156
b1000000 "
0!
#159
0%
b0 $
#162
1!
#168
0!
#171
1%
b10000000 $
#174
1!
#180
b10000000 "
0!
#183
0%
b0 $
#186
1!
#192
0!
#195
1%
b11111111 $
#198
1!
#204
b1111111 "
0!
#207
0%
b0 $
#210
1!
#216
0!
#219
