<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p666" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_666{left:96px;bottom:48px;letter-spacing:-0.74px;}
#t2_666{left:717px;bottom:48px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t3_666{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_666{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_666{left:96px;bottom:1038px;letter-spacing:0.11px;word-spacing:-0.44px;}
#t6_666{left:155px;bottom:1038px;letter-spacing:0.08px;word-spacing:-0.41px;}
#t7_666{left:514px;bottom:1038px;letter-spacing:0.16px;word-spacing:-0.45px;}
#t8_666{left:96px;bottom:1017px;letter-spacing:0.18px;}
#t9_666{left:96px;bottom:982px;letter-spacing:0.1px;word-spacing:-0.74px;}
#ta_666{left:96px;bottom:960px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tb_666{left:96px;bottom:939px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tc_666{left:96px;bottom:918px;letter-spacing:0.14px;word-spacing:-0.45px;}
#td_666{left:96px;bottom:896px;letter-spacing:0.13px;word-spacing:-0.47px;}
#te_666{left:96px;bottom:856px;letter-spacing:0.11px;}
#tf_666{left:147px;bottom:856px;letter-spacing:0.11px;word-spacing:0.07px;}
#tg_666{left:96px;bottom:821px;letter-spacing:0.13px;word-spacing:-0.46px;}
#th_666{left:96px;bottom:800px;letter-spacing:0.13px;word-spacing:-0.45px;}
#ti_666{left:96px;bottom:779px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tj_666{left:96px;bottom:757px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tk_666{left:96px;bottom:736px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tl_666{left:96px;bottom:701px;letter-spacing:0.13px;word-spacing:-0.53px;}
#tm_666{left:96px;bottom:679px;letter-spacing:0.13px;word-spacing:-0.47px;}
#tn_666{left:96px;bottom:658px;letter-spacing:0.12px;word-spacing:-0.45px;}
#to_666{left:96px;bottom:636px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tp_666{left:96px;bottom:601px;letter-spacing:0.11px;word-spacing:-0.44px;}
#tq_666{left:96px;bottom:580px;letter-spacing:0.11px;word-spacing:-0.55px;}
#tr_666{left:96px;bottom:558px;letter-spacing:0.13px;word-spacing:-0.46px;}
#ts_666{left:96px;bottom:537px;letter-spacing:0.13px;word-spacing:-0.54px;}
#tt_666{left:96px;bottom:502px;letter-spacing:0.11px;word-spacing:-0.44px;}
#tu_666{left:96px;bottom:481px;letter-spacing:0.11px;word-spacing:-0.91px;}
#tv_666{left:96px;bottom:459px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tw_666{left:96px;bottom:423px;letter-spacing:-0.14px;word-spacing:0.04px;}
#tx_666{left:551px;bottom:422px;letter-spacing:0.14px;word-spacing:-1.37px;}
#ty_666{left:96px;bottom:401px;letter-spacing:0.12px;word-spacing:-0.46px;}
#tz_666{left:96px;bottom:379px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t10_666{left:96px;bottom:358px;letter-spacing:0.11px;word-spacing:-0.45px;}
#t11_666{left:96px;bottom:337px;letter-spacing:0.13px;word-spacing:-0.96px;}
#t12_666{left:96px;bottom:315px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t13_666{left:96px;bottom:280px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t14_666{left:96px;bottom:259px;letter-spacing:0.08px;word-spacing:-0.41px;}
#t15_666{left:96px;bottom:222px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t16_666{left:582px;bottom:221px;letter-spacing:0.15px;word-spacing:-0.45px;}
#t17_666{left:96px;bottom:200px;letter-spacing:0.1px;word-spacing:-0.48px;}
#t18_666{left:96px;bottom:179px;letter-spacing:0.13px;word-spacing:-1.04px;}
#t19_666{left:96px;bottom:157px;letter-spacing:0.12px;word-spacing:-0.44px;}
#t1a_666{left:96px;bottom:136px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t1b_666{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_666{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_666{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s3_666{font-size:18px;font-family:TimesNewRoman-BoldItalic_61l;color:#000;}
.s4_666{font-size:18px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s5_666{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s6_666{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s7_666{font-size:17px;font-family:Arial-Bold_61q;color:#000;}
.s8_666{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts666" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-BoldItalic_61l;
	src: url("fonts/TimesNewRoman-BoldItalic_61l.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Italic_626;
	src: url("fonts/TimesNewRoman-Italic_626.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg666Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg666" style="-webkit-user-select: none;"><object width="935" height="1210" data="666/666.svg" type="image/svg+xml" id="pdf666" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_666" class="t s1_666">211 </span><span id="t2_666" class="t s2_666">Memory System </span>
<span id="t3_666" class="t s1_666">AMD64 Technology </span><span id="t4_666" class="t s1_666">24593—Rev. 3.41—June 2023 </span>
<span id="t5_666" class="t s3_666">Note 1: </span><span id="t6_666" class="t s4_666">Writes to the following MSRs are not serializing: </span><span id="t7_666" class="t s5_666">SPEC_CTRL, PRED_CMD, all x2APIC </span>
<span id="t8_666" class="t s5_666">MSRs. </span>
<span id="t9_666" class="t s5_666">A dispatch serializing instruction is a lighter form of ordering than a serializing instruction. A dispatch </span>
<span id="ta_666" class="t s5_666">serializing instruction forces the processor to retire the serializing instruction and all previous </span>
<span id="tb_666" class="t s5_666">instructions before the next instruction is executed. In some systems, LFENCE may be configured to </span>
<span id="tc_666" class="t s5_666">be dispatch serializing. In systems where CPUID Fn8000_0021_EAX[LFenceAlwaysSerializing](bit </span>
<span id="td_666" class="t s5_666">2) = 1, LFENCE is always dispatch serializing. </span>
<span id="te_666" class="t s6_666">7.6.5 </span><span id="tf_666" class="t s6_666">Cache and Processor Topology </span>
<span id="tg_666" class="t s5_666">Cache and processor topology information is useful in the optimal management of system and </span>
<span id="th_666" class="t s5_666">application resources. Exposing processor and cache topology information to the programmer allows </span>
<span id="ti_666" class="t s5_666">software to make more efficient use of hardware multithreading resources delivering optimal </span>
<span id="tj_666" class="t s5_666">performance. Shared resources in a specific cache and processor topology may require special </span>
<span id="tk_666" class="t s5_666">consideration in the optimization of multiprocessing software performance. </span>
<span id="tl_666" class="t s5_666">The processor topology allows software to determine which cores or logical processors are siblings in </span>
<span id="tm_666" class="t s5_666">a compute unit, node, and processor package. For example, a scheduler can then choose to either </span>
<span id="tn_666" class="t s5_666">compact or scatter threads (or processes) to cores in compute units, nodes, or across the cores in the </span>
<span id="to_666" class="t s5_666">entire physical package in order to optimize for a power and performance profile. </span>
<span id="tp_666" class="t s5_666">Topology extensions define processor topology at both the node, compute unit and cache level. </span>
<span id="tq_666" class="t s5_666">Topology extensions include cache properties with sharing and the processor topology identified. The </span>
<span id="tr_666" class="t s5_666">result is a simplified extension to the CPUID instruction that describes the processors cache topology </span>
<span id="ts_666" class="t s5_666">and leverages existing industry cache properties folded into AMD’s topology extension description. </span>
<span id="tt_666" class="t s5_666">Topology extensions definition supports existing and future processors with varying degrees of cache </span>
<span id="tu_666" class="t s5_666">level sharing. Topology extensions also support the description of a simple compute unit with one core </span>
<span id="tv_666" class="t s5_666">or packages where the number of cores in a node and/or compute unit are not an even power of two. </span>
<span id="tw_666" class="t s7_666">CPUID Function 8000_001D: Cache Topology Definition. </span><span id="tx_666" class="t s5_666">CPUID Function 8000_001D describes </span>
<span id="ty_666" class="t s5_666">the hierarchical relationships of cache levels relative to the cores which share these resources. </span>
<span id="tz_666" class="t s5_666">Function 8000_001D is defined to be called iteratively with the value 8000001Dh in EAX and an </span>
<span id="t10_666" class="t s5_666">additional parameter in ECX. To gather information for all cache levels, software must execute the </span>
<span id="t11_666" class="t s5_666">CPUID instruction with 8000001Dh in EAX and ECX set to increasing values beginning with 0 until a </span>
<span id="t12_666" class="t s5_666">value of 0 is returned from EAX[4:0], which indicates no more cache descriptions. </span>
<span id="t13_666" class="t s5_666">If software dynamically manages cache configuration, it will need to update any stored cache </span>
<span id="t14_666" class="t s5_666">properties for the processor. </span>
<span id="t15_666" class="t s7_666">CPUID Function 8000_001E: Processor Topology Definition. </span><span id="t16_666" class="t s5_666">CPUID Function 8000_001E </span>
<span id="t17_666" class="t s5_666">describes processor topology with component identifiers. To read the processor topology, definition </span>
<span id="t18_666" class="t s5_666">software calls the CPUID instruction with the value 8000001Eh in EAX. After execution, the APIC ID </span>
<span id="t19_666" class="t s5_666">is represented in EAX. EBX contains the compute unit description in the processor, while ECX </span>
<span id="t1a_666" class="t s5_666">contains system unique node identification. Software may read this information once for each core. </span>
<span id="t1b_666" class="t s8_666">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
