# system info cpu_tb on 2024.08.16.20:48:55
system_info:
name,value
DEVICE,5CSEMA5F31C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1723862926
#
#
# Files generated for cpu_tb on 2024.08.16.20:48:55
files:
filepath,kind,attributes,module,is_top
NIOS/testbench/cpu_tb/simulation/cpu_tb.v,VERILOG,,cpu_tb,true
NIOS/testbench/cpu_tb/simulation/submodules/cpu.v,VERILOG,,cpu,false
NIOS/testbench/cpu_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_clock_source,false
NIOS/testbench/cpu_tb/simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,altera_avalon_clock_source,false
NIOS/testbench/cpu_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm,false
NIOS/testbench/cpu_tb/simulation/submodules/altera_conduit_bfm.sv,SYSTEM_VERILOG,,altera_conduit_bfm,false
NIOS/testbench/cpu_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_reset_source,false
NIOS/testbench/cpu_tb/simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,altera_avalon_reset_source,false
NIOS/testbench/cpu_tb/simulation/submodules/cpu_cpu.v,VERILOG,,cpu_cpu,false
NIOS/testbench/cpu_tb/simulation/submodules/cpu_jtag_uart_0.v,VERILOG,,cpu_jtag_uart_0,false
NIOS/testbench/cpu_tb/simulation/submodules/cpu_leds.v,VERILOG,,cpu_leds,false
NIOS/testbench/cpu_tb/simulation/submodules/cpu_memoria.hex,HEX,,cpu_memoria,false
NIOS/testbench/cpu_tb/simulation/submodules/cpu_memoria.v,VERILOG,,cpu_memoria,false
NIOS/testbench/cpu_tb/simulation/submodules/cpu_timer.v,VERILOG,,cpu_timer,false
NIOS/testbench/cpu_tb/simulation/submodules/cpu_mm_interconnect_0.v,VERILOG,,cpu_mm_interconnect_0,false
NIOS/testbench/cpu_tb/simulation/submodules/cpu_irq_mapper.sv,SYSTEM_VERILOG,,cpu_irq_mapper,false
NIOS/testbench/cpu_tb/simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
NIOS/testbench/cpu_tb/simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
NIOS/testbench/cpu_tb/simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
NIOS/testbench/cpu_tb/simulation/submodules/cpu_cpu_cpu.sdc,SDC,,cpu_cpu_cpu,false
NIOS/testbench/cpu_tb/simulation/submodules/cpu_cpu_cpu.v,VERILOG,,cpu_cpu_cpu,false
NIOS/testbench/cpu_tb/simulation/submodules/cpu_cpu_cpu_debug_slave_sysclk.v,VERILOG,,cpu_cpu_cpu,false
NIOS/testbench/cpu_tb/simulation/submodules/cpu_cpu_cpu_debug_slave_tck.v,VERILOG,,cpu_cpu_cpu,false
NIOS/testbench/cpu_tb/simulation/submodules/cpu_cpu_cpu_debug_slave_wrapper.v,VERILOG,,cpu_cpu_cpu,false
NIOS/testbench/cpu_tb/simulation/submodules/cpu_cpu_cpu_nios2_waves.do,OTHER,,cpu_cpu_cpu,false
NIOS/testbench/cpu_tb/simulation/submodules/cpu_cpu_cpu_ociram_default_contents.dat,DAT,,cpu_cpu_cpu,false
NIOS/testbench/cpu_tb/simulation/submodules/cpu_cpu_cpu_ociram_default_contents.hex,HEX,,cpu_cpu_cpu,false
NIOS/testbench/cpu_tb/simulation/submodules/cpu_cpu_cpu_ociram_default_contents.mif,MIF,,cpu_cpu_cpu,false
NIOS/testbench/cpu_tb/simulation/submodules/cpu_cpu_cpu_rf_ram_a.dat,DAT,,cpu_cpu_cpu,false
NIOS/testbench/cpu_tb/simulation/submodules/cpu_cpu_cpu_rf_ram_a.hex,HEX,,cpu_cpu_cpu,false
NIOS/testbench/cpu_tb/simulation/submodules/cpu_cpu_cpu_rf_ram_a.mif,MIF,,cpu_cpu_cpu,false
NIOS/testbench/cpu_tb/simulation/submodules/cpu_cpu_cpu_rf_ram_b.dat,DAT,,cpu_cpu_cpu,false
NIOS/testbench/cpu_tb/simulation/submodules/cpu_cpu_cpu_rf_ram_b.hex,HEX,,cpu_cpu_cpu,false
NIOS/testbench/cpu_tb/simulation/submodules/cpu_cpu_cpu_rf_ram_b.mif,MIF,,cpu_cpu_cpu,false
NIOS/testbench/cpu_tb/simulation/submodules/cpu_cpu_cpu_test_bench.v,VERILOG,,cpu_cpu_cpu,false
NIOS/testbench/cpu_tb/simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
NIOS/testbench/cpu_tb/simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
NIOS/testbench/cpu_tb/simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
NIOS/testbench/cpu_tb/simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
NIOS/testbench/cpu_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
NIOS/testbench/cpu_tb/simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
NIOS/testbench/cpu_tb/simulation/submodules/cpu_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,cpu_mm_interconnect_0_router,false
NIOS/testbench/cpu_tb/simulation/submodules/cpu_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,cpu_mm_interconnect_0_router_001,false
NIOS/testbench/cpu_tb/simulation/submodules/cpu_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,cpu_mm_interconnect_0_router_002,false
NIOS/testbench/cpu_tb/simulation/submodules/cpu_mm_interconnect_0_router_006.sv,SYSTEM_VERILOG,,cpu_mm_interconnect_0_router_006,false
NIOS/testbench/cpu_tb/simulation/submodules/cpu_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,cpu_mm_interconnect_0_cmd_demux,false
NIOS/testbench/cpu_tb/simulation/submodules/cpu_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,cpu_mm_interconnect_0_cmd_demux_001,false
NIOS/testbench/cpu_tb/simulation/submodules/cpu_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,cpu_mm_interconnect_0_cmd_mux,false
NIOS/testbench/cpu_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,cpu_mm_interconnect_0_cmd_mux,false
NIOS/testbench/cpu_tb/simulation/submodules/cpu_mm_interconnect_0_cmd_mux_004.sv,SYSTEM_VERILOG,,cpu_mm_interconnect_0_cmd_mux_004,false
NIOS/testbench/cpu_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,cpu_mm_interconnect_0_cmd_mux_004,false
NIOS/testbench/cpu_tb/simulation/submodules/cpu_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,cpu_mm_interconnect_0_rsp_demux,false
NIOS/testbench/cpu_tb/simulation/submodules/cpu_mm_interconnect_0_rsp_demux_004.sv,SYSTEM_VERILOG,,cpu_mm_interconnect_0_rsp_demux_004,false
NIOS/testbench/cpu_tb/simulation/submodules/cpu_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,cpu_mm_interconnect_0_rsp_mux,false
NIOS/testbench/cpu_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,cpu_mm_interconnect_0_rsp_mux,false
NIOS/testbench/cpu_tb/simulation/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,cpu_mm_interconnect_0_rsp_mux_001,false
NIOS/testbench/cpu_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,cpu_mm_interconnect_0_rsp_mux_001,false
NIOS/testbench/cpu_tb/simulation/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,cpu_mm_interconnect_0_avalon_st_adapter,false
NIOS/testbench/cpu_tb/simulation/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
cpu_tb.cpu_inst,cpu
cpu_tb.cpu_inst.cpu,cpu_cpu
cpu_tb.cpu_inst.cpu.cpu,cpu_cpu_cpu
cpu_tb.cpu_inst.jtag_uart_0,cpu_jtag_uart_0
cpu_tb.cpu_inst.leds,cpu_leds
cpu_tb.cpu_inst.memoria,cpu_memoria
cpu_tb.cpu_inst.timer,cpu_timer
cpu_tb.cpu_inst.mm_interconnect_0,cpu_mm_interconnect_0
cpu_tb.cpu_inst.mm_interconnect_0.cpu_data_master_translator,altera_merlin_master_translator
cpu_tb.cpu_inst.mm_interconnect_0.cpu_instruction_master_translator,altera_merlin_master_translator
cpu_tb.cpu_inst.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_translator,altera_merlin_slave_translator
cpu_tb.cpu_inst.mm_interconnect_0.cpu_debug_mem_slave_translator,altera_merlin_slave_translator
cpu_tb.cpu_inst.mm_interconnect_0.timer_s1_translator,altera_merlin_slave_translator
cpu_tb.cpu_inst.mm_interconnect_0.memoria_s1_translator,altera_merlin_slave_translator
cpu_tb.cpu_inst.mm_interconnect_0.leds_s1_translator,altera_merlin_slave_translator
cpu_tb.cpu_inst.mm_interconnect_0.cpu_data_master_agent,altera_merlin_master_agent
cpu_tb.cpu_inst.mm_interconnect_0.cpu_instruction_master_agent,altera_merlin_master_agent
cpu_tb.cpu_inst.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent,altera_merlin_slave_agent
cpu_tb.cpu_inst.mm_interconnect_0.cpu_debug_mem_slave_agent,altera_merlin_slave_agent
cpu_tb.cpu_inst.mm_interconnect_0.timer_s1_agent,altera_merlin_slave_agent
cpu_tb.cpu_inst.mm_interconnect_0.memoria_s1_agent,altera_merlin_slave_agent
cpu_tb.cpu_inst.mm_interconnect_0.leds_s1_agent,altera_merlin_slave_agent
cpu_tb.cpu_inst.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
cpu_tb.cpu_inst.mm_interconnect_0.cpu_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
cpu_tb.cpu_inst.mm_interconnect_0.timer_s1_agent_rsp_fifo,altera_avalon_sc_fifo
cpu_tb.cpu_inst.mm_interconnect_0.memoria_s1_agent_rsp_fifo,altera_avalon_sc_fifo
cpu_tb.cpu_inst.mm_interconnect_0.leds_s1_agent_rsp_fifo,altera_avalon_sc_fifo
cpu_tb.cpu_inst.mm_interconnect_0.router,cpu_mm_interconnect_0_router
cpu_tb.cpu_inst.mm_interconnect_0.router_001,cpu_mm_interconnect_0_router_001
cpu_tb.cpu_inst.mm_interconnect_0.router_002,cpu_mm_interconnect_0_router_002
cpu_tb.cpu_inst.mm_interconnect_0.router_003,cpu_mm_interconnect_0_router_002
cpu_tb.cpu_inst.mm_interconnect_0.router_004,cpu_mm_interconnect_0_router_002
cpu_tb.cpu_inst.mm_interconnect_0.router_005,cpu_mm_interconnect_0_router_002
cpu_tb.cpu_inst.mm_interconnect_0.router_006,cpu_mm_interconnect_0_router_006
cpu_tb.cpu_inst.mm_interconnect_0.cmd_demux,cpu_mm_interconnect_0_cmd_demux
cpu_tb.cpu_inst.mm_interconnect_0.cmd_demux_001,cpu_mm_interconnect_0_cmd_demux_001
cpu_tb.cpu_inst.mm_interconnect_0.cmd_mux,cpu_mm_interconnect_0_cmd_mux
cpu_tb.cpu_inst.mm_interconnect_0.cmd_mux_001,cpu_mm_interconnect_0_cmd_mux
cpu_tb.cpu_inst.mm_interconnect_0.cmd_mux_002,cpu_mm_interconnect_0_cmd_mux
cpu_tb.cpu_inst.mm_interconnect_0.cmd_mux_003,cpu_mm_interconnect_0_cmd_mux
cpu_tb.cpu_inst.mm_interconnect_0.cmd_mux_004,cpu_mm_interconnect_0_cmd_mux_004
cpu_tb.cpu_inst.mm_interconnect_0.rsp_demux,cpu_mm_interconnect_0_rsp_demux
cpu_tb.cpu_inst.mm_interconnect_0.rsp_demux_001,cpu_mm_interconnect_0_rsp_demux
cpu_tb.cpu_inst.mm_interconnect_0.rsp_demux_002,cpu_mm_interconnect_0_rsp_demux
cpu_tb.cpu_inst.mm_interconnect_0.rsp_demux_003,cpu_mm_interconnect_0_rsp_demux
cpu_tb.cpu_inst.mm_interconnect_0.rsp_demux_004,cpu_mm_interconnect_0_rsp_demux_004
cpu_tb.cpu_inst.mm_interconnect_0.rsp_mux,cpu_mm_interconnect_0_rsp_mux
cpu_tb.cpu_inst.mm_interconnect_0.rsp_mux_001,cpu_mm_interconnect_0_rsp_mux_001
cpu_tb.cpu_inst.mm_interconnect_0.avalon_st_adapter,cpu_mm_interconnect_0_avalon_st_adapter
cpu_tb.cpu_inst.mm_interconnect_0.avalon_st_adapter.error_adapter_0,cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0
cpu_tb.cpu_inst.mm_interconnect_0.avalon_st_adapter_001,cpu_mm_interconnect_0_avalon_st_adapter
cpu_tb.cpu_inst.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0
cpu_tb.cpu_inst.mm_interconnect_0.avalon_st_adapter_002,cpu_mm_interconnect_0_avalon_st_adapter
cpu_tb.cpu_inst.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0
cpu_tb.cpu_inst.mm_interconnect_0.avalon_st_adapter_003,cpu_mm_interconnect_0_avalon_st_adapter
cpu_tb.cpu_inst.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0
cpu_tb.cpu_inst.mm_interconnect_0.avalon_st_adapter_004,cpu_mm_interconnect_0_avalon_st_adapter
cpu_tb.cpu_inst.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0
cpu_tb.cpu_inst.irq_mapper,cpu_irq_mapper
cpu_tb.cpu_inst.rst_controller,altera_reset_controller
cpu_tb.cpu_inst_clk_bfm,altera_avalon_clock_source
cpu_tb.cpu_inst_leds_bfm,altera_conduit_bfm
cpu_tb.cpu_inst_reset_bfm,altera_avalon_reset_source
