// Seed: 901973749
module module_0 ();
  assign id_1 = id_1[1'b0];
  generate
    wire id_2 = 1;
  endgenerate
  wire id_3;
  assign id_2 = 1'd0;
endmodule
module module_1 #(
    parameter id_4 = 32'd19,
    parameter id_5 = 32'd36
) (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  for (id_3 = 1; id_2; id_3 = id_3) begin : LABEL_0
    defparam id_4.id_5 = id_5;
  end
  module_0 modCall_1 ();
  assign id_2 = id_3;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_12;
  wire id_13;
  module_0 modCall_1 ();
  assign modCall_1.type_4 = 0;
endmodule
