#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_011736B8 .scope module, "tb" "tb" 2 3;
 .timescale 0 0;
P_01131D44 .param/l "AWIDTH" 2 6, +C4<0101>;
P_01131D58 .param/l "AWIDTH_MEM" 2 9, +C4<0100000>;
P_01131D6C .param/l "DEPTH" 2 8, +C4<0101>;
P_01131D80 .param/l "DWIDTH" 2 4, +C4<0100000>;
P_01131D94 .param/l "IMM_WIDTH" 2 10, +C4<010000>;
P_01131DA8 .param/l "IWIDTH" 2 5, +C4<0100000>;
P_01131DBC .param/l "PC_WIDTH" 2 7, +C4<0100000>;
v011B9868_0 .var "p_clk", 0 0;
v011BA100_0 .var "p_i_ce", 0 0;
v011BA158_0 .net "p_o_pc", 31 0, v011B82C0_0; 1 drivers
v011B9F48_0 .var "p_rst", 0 0;
v011B9E40_0 .net "p_wb_data", 31 0, L_011BDB68; 1 drivers
S_011735A8 .scope task, "reset" "reset" 2 44, 2 44, S_011736B8;
 .timescale 0 0;
v011B99C8_0 .var/i "counter", 31 0;
E_0117CE90 .event posedge, v011B4FB0_0;
TD_tb.reset ;
    %set/v v011B9F48_0, 0, 1;
    %load/v 8, v011B99C8_0, 32;
T_0.0 %cmp/s 0, 8, 32;
    %jmp/0xz T_0.1, 5;
    %add 8, 1, 32;
    %wait E_0117CE90;
    %jmp T_0.0;
T_0.1 ;
    %set/v v011B9F48_0, 1, 1;
    %end;
S_01172B08 .scope module, "p" "processor" 2 26, 3 6, S_011736B8;
 .timescale 0 0;
P_0115FAE4 .param/l "AWIDTH" 3 9, +C4<0101>;
P_0115FAF8 .param/l "AWIDTH_MEM" 3 11, +C4<0100000>;
P_0115FB0C .param/l "DEPTH" 3 13, +C4<0101>;
P_0115FB20 .param/l "DWIDTH" 3 7, +C4<0100000>;
P_0115FB34 .param/l "IMM_WIDTH" 3 12, +C4<010000>;
P_0115FB48 .param/l "IWIDTH" 3 8, +C4<0100000>;
P_0115FB5C .param/l "PC_WIDTH" 3 10, +C4<0100000>;
v011BA0A8_0 .net "c_d_o_ALUSrc", 0 0, v011705C0_0; 1 drivers
v011B9E98_0 .net "c_d_o_Branch", 0 0, v01170618_0; 1 drivers
v011BA2B8_0 .net "c_d_o_MemRead", 0 0, v01170460_0; 1 drivers
v011B9EF0_0 .net "c_d_o_MemWrite", 0 0, v01170880_0; 1 drivers
v011B9FF8_0 .net "c_d_o_MemtoReg", 0 0, v01170510_0; 1 drivers
v011B9C88_0 .net "c_d_o_RegDst", 0 0, v011706C8_0; 1 drivers
v011B9BD8_0 .net "c_d_o_RegWrite", 0 0, v01170720_0; 1 drivers
v011B9CE0_0 .net "d_c_o_opcode", 5 0, v011B7628_0; 1 drivers
v011B9C30_0 .net "p_clk", 0 0, v011B9868_0; 1 drivers
v011B98C0_0 .net "p_i_ce", 0 0, v011BA100_0; 1 drivers
v011BA310_0 .alias "p_o_pc", 31 0, v011BA158_0;
v011B9918_0 .net "p_rst", 0 0, v011B9F48_0; 1 drivers
v011B9A20_0 .alias "p_wb_data", 31 0, v011B9E40_0;
S_01173960 .scope module, "d" "datapath" 3 31, 4 8, S_01172B08;
 .timescale 0 0;
P_0115FB7C .param/l "AWIDTH" 4 11, +C4<0101>;
P_0115FB90 .param/l "AWIDTH_MEM" 4 14, +C4<0100000>;
P_0115FBA4 .param/l "DEPTH" 4 13, +C4<0101>;
P_0115FBB8 .param/l "DWIDTH" 4 9, +C4<0100000>;
P_0115FBCC .param/l "IMM_WIDTH" 4 15, +C4<010000>;
P_0115FBE0 .param/l "IWIDTH" 4 10, +C4<0100000>;
P_0115FBF4 .param/l "PC_WIDTH" 4 12, +C4<0100000>;
v011B8370_0 .alias "d_clk", 0 0, v011B9C30_0;
v011B8B00_0 .alias "d_i_ALUSrc", 0 0, v011BA0A8_0;
v011B86E0_0 .alias "d_i_MemRead", 0 0, v011BA2B8_0;
v011B8688_0 .alias "d_i_MemWrite", 0 0, v011B9EF0_0;
v011B8420_0 .alias "d_i_MemtoReg", 0 0, v011B9FF8_0;
v011B8A50_0 .alias "d_i_RegDst", 0 0, v011B9C88_0;
v011B8058_0 .alias "d_i_RegWrite", 0 0, v011B9BD8_0;
v011B8160_0 .alias "d_i_ce", 0 0, v011B98C0_0;
v011B8738_0 .alias "d_o_pc", 31 0, v011BA158_0;
v011B8210_0 .alias "d_rst", 0 0, v011B9918_0;
v011B8268_0 .net "ds_es_o_ce", 0 0, v011B78E8_0; 1 drivers
v011B84D0_0 .net "ds_es_o_data_rs", 31 0, L_011BDF58; 1 drivers
v011B8898_0 .net "ds_es_o_data_rt", 31 0, L_011BE2A0; 1 drivers
v011B8318_0 .net "ds_es_o_funct", 5 0, v011B7AF8_0; 1 drivers
v011B8790_0 .net "ds_es_o_imm", 15 0, v011B7050_0; 1 drivers
v011B8528_0 .alias "ds_es_o_opcode", 5 0, v011B9CE0_0;
v011B85D8_0 .net "es_load_data", 31 0, v011B4C98_0; 1 drivers
v011B87E8_0 .net "es_ms_alu_value", 31 0, v011B5EB0_0; 1 drivers
v011B88F0_0 .net "es_ms_o_ce", 0 0, v011B5F60_0; 1 drivers
v011BA260_0 .net "es_o_funct", 5 0, v011B5B98_0; 1 drivers
v011B9B80_0 .net "es_o_opcode", 5 0, v011B5BF0_0; 1 drivers
v011BA050_0 .net "es_o_zero", 0 0, v011B60A0_0; 1 drivers
v011B9D38_0 .net "fs_ds_o_ce", 0 0, v011B8108_0; 1 drivers
v011B9DE8_0 .net "fs_ds_o_instr", 31 0, v011B8630_0; 1 drivers
v011B9970_0 .alias "write_back_data", 31 0, v011B9E40_0;
L_011BDB68 .functor MUXZ 32, v011B5EB0_0, v011B4C98_0, v01170510_0, C4<>;
S_01173300 .scope module, "is" "instruction_fetch" 4 40, 5 5, S_01173960;
 .timescale 0 0;
P_0115B05C .param/l "DEPTH" 5 8, +C4<0101>;
P_0115B070 .param/l "IWIDTH" 5 7, +C4<0100000>;
P_0115B084 .param/l "PC_WIDTH" 5 6, +C4<0100000>;
v011B83C8_0 .alias "f_clk", 0 0, v011B9C30_0;
v011B8478_0 .net "f_i_ack", 0 0, v011B8B58_0; 1 drivers
v011B89A0_0 .alias "f_i_ce", 0 0, v011B98C0_0;
v011B81B8_0 .net "f_i_instr", 31 0, v011B8D10_0; 1 drivers
v011B80B0_0 .net "f_i_last", 0 0, v011B8AA8_0; 1 drivers
v011B8108_0 .var "f_o_ce", 0 0;
v011B8630_0 .var "f_o_instr", 31 0;
v011B82C0_0 .var "f_o_pc", 31 0;
v011B89F8_0 .var "f_o_syn", 0 0;
v011B8580_0 .alias "f_rst", 0 0, v011B9918_0;
S_01173520 .scope module, "t" "transmit" 5 26, 6 4, S_01173300;
 .timescale 0 0;
P_0115531C .param/l "DEPTH" 6 6, +C4<0101>;
P_01155330 .param/l "IWIDTH" 6 5, +C4<0100000>;
v011B8F78_0 .var/i "counter", 31 0;
v011B8E18 .array "mem_instr", 4 0, 31 0;
v011B8E70_0 .alias "t_clk", 0 0, v011B9C30_0;
v011B8EC8_0 .net "t_i_syn", 0 0, v011B89F8_0; 1 drivers
v011B8B58_0 .var "t_o_ack", 0 0;
v011B8D10_0 .var "t_o_instr", 31 0;
v011B8AA8_0 .var "t_o_last", 0 0;
v011B8840_0 .alias "t_rst", 0 0, v011B9918_0;
S_01173740 .scope module, "ds" "decoder_stage" 4 57, 7 6, S_01173960;
 .timescale 0 0;
P_0117A6CC .param/l "AWIDTH" 7 7, +C4<0101>;
P_0117A6E0 .param/l "DWIDTH" 7 8, +C4<0100000>;
P_0117A6F4 .param/l "IMM_WIDTH" 7 10, +C4<010000>;
P_0117A708 .param/l "IWIDTH" 7 9, +C4<0100000>;
v011B7B50_0 .net "d_o_addr_rs", 4 0, v011B7578_0; 1 drivers
v011B7F18_0 .net "d_o_addr_rt", 4 0, v011B7100_0; 1 drivers
v011B7D08_0 .alias "ds_clk", 0 0, v011B9C30_0;
v011B7C58_0 .net "ds_i_addr_rd", 4 0, v011B7520_0; 1 drivers
v011B7CB0_0 .alias "ds_i_ce", 0 0, v011B9D38_0;
v011B7E68_0 .alias "ds_i_data_rd", 31 0, v011B9E40_0;
v011B7C00_0 .alias "ds_i_instr", 31 0, v011B9DE8_0;
v011B7D60_0 .alias "ds_i_reg_dst", 0 0, v011B9C88_0;
v011B7DB8_0 .alias "ds_i_reg_wr", 0 0, v011B9BD8_0;
v011B8C60_0 .alias "ds_o_ce", 0 0, v011B8268_0;
v011B8BB0_0 .alias "ds_o_data_rs", 31 0, v011B84D0_0;
v011B8F20_0 .alias "ds_o_data_rt", 31 0, v011B8898_0;
v011B8FD0_0 .alias "ds_o_funct", 5 0, v011B8318_0;
v011B8D68_0 .alias "ds_o_imm", 15 0, v011B8790_0;
v011B8DC0_0 .alias "ds_o_opcode", 5 0, v011B9CE0_0;
v011B8CB8_0 .alias "ds_rst", 0 0, v011B9918_0;
v011B8C08_0 .net "write_register", 4 0, L_011BCBF0; 1 drivers
L_011BCBF0 .functor MUXZ 5, v011B7100_0, v011B7520_0, v011706C8_0, C4<>;
S_011730E0 .scope module, "d" "decode" 7 34, 8 4, S_01173740;
 .timescale 0 0;
P_0117A72C .param/l "AWIDTH" 8 5, +C4<0101>;
P_0117A740 .param/l "DWIDTH" 8 7, +C4<0100000>;
P_0117A754 .param/l "IMM_WIDTH" 8 8, +C4<010000>;
P_0117A768 .param/l "IWIDTH" 8 6, +C4<0100000>;
v011B68E0_0 .net *"_s100", 5 0, C4<100010>; 1 drivers
v011B61A8_0 .net *"_s104", 5 0, C4<100011>; 1 drivers
v011B6678_0 .net *"_s108", 5 0, C4<100100>; 1 drivers
v011B6048_0 .net *"_s12", 6 0, L_011B9D90; 1 drivers
v011B6938_0 .net *"_s15", 0 0, C4<0>; 1 drivers
v011B6308_0 .net *"_s16", 6 0, C4<0000001>; 1 drivers
v011B6200_0 .net *"_s20", 6 0, L_011B9FA0; 1 drivers
v011B6360_0 .net *"_s23", 0 0, C4<0>; 1 drivers
v011B6620_0 .net *"_s24", 6 0, C4<0000010>; 1 drivers
v011B69E8_0 .net *"_s28", 6 0, L_011BA680; 1 drivers
v011B64C0_0 .net *"_s31", 0 0, C4<0>; 1 drivers
v011B6410_0 .net *"_s32", 6 0, C4<0000011>; 1 drivers
v011B65C8_0 .net *"_s36", 6 0, L_011BA578; 1 drivers
v011B6570_0 .net *"_s39", 0 0, C4<0>; 1 drivers
v011B6A40_0 .net *"_s4", 6 0, L_011BA208; 1 drivers
v011B6AF0_0 .net *"_s40", 6 0, C4<0000100>; 1 drivers
v011B60F8_0 .net *"_s44", 6 0, L_011BA6D8; 1 drivers
v011B6E08_0 .net *"_s47", 0 0, C4<0>; 1 drivers
v011B6C50_0 .net *"_s48", 6 0, C4<0000101>; 1 drivers
v011B6CA8_0 .net *"_s52", 6 0, L_011BA730; 1 drivers
v011B6B48_0 .net *"_s55", 0 0, C4<0>; 1 drivers
v011B6E60_0 .net *"_s56", 6 0, C4<0000110>; 1 drivers
v011B6EB8_0 .net *"_s60", 6 0, L_011BA788; 1 drivers
v011B6FC0_0 .net *"_s63", 0 0, C4<0>; 1 drivers
v011B6BA0_0 .net *"_s64", 6 0, C4<0000111>; 1 drivers
v011B6BF8_0 .net *"_s68", 6 0, L_011BA3C0; 1 drivers
v011B6D00_0 .net *"_s7", 0 0, C4<0>; 1 drivers
v011B6D58_0 .net *"_s71", 0 0, C4<0>; 1 drivers
v011B6F10_0 .net *"_s72", 6 0, C4<0001000>; 1 drivers
v011B6DB0_0 .net *"_s76", 6 0, L_011BA418; 1 drivers
v011B6F68_0 .net *"_s79", 0 0, C4<0>; 1 drivers
v011B7788_0 .net *"_s8", 6 0, C4<0000000>; 1 drivers
v011B7998_0 .net *"_s80", 6 0, C4<0001001>; 1 drivers
v011B7AA0_0 .net *"_s84", 6 0, L_011BCA38; 1 drivers
v011B77E0_0 .net *"_s87", 0 0, C4<0>; 1 drivers
v011B75D0_0 .net *"_s88", 6 0, C4<0001010>; 1 drivers
v011B79F0_0 .net *"_s92", 5 0, C4<100000>; 1 drivers
v011B7838_0 .net *"_s96", 5 0, C4<100001>; 1 drivers
v011B7470_0 .alias "d_clk", 0 0, v011B9C30_0;
v011B74C8_0 .alias "d_i_ce", 0 0, v011B9D38_0;
v011B76D8_0 .net "d_i_funct", 5 0, L_011BA1B0; 1 drivers
v011B7890_0 .alias "d_i_instr", 31 0, v011B9DE8_0;
v011B7418_0 .net "d_i_opcode", 5 0, L_011B9A78; 1 drivers
v011B7520_0 .var "d_o_addr_rd", 4 0;
v011B7578_0 .var "d_o_addr_rs", 4 0;
v011B7100_0 .var "d_o_addr_rt", 4 0;
v011B78E8_0 .var "d_o_ce", 0 0;
v011B7AF8_0 .var "d_o_funct", 5 0;
v011B7050_0 .var "d_o_imm", 15 0;
v011B7628_0 .var "d_o_opcode", 5 0;
v011B7A48_0 .alias "d_rst", 0 0, v011B9918_0;
v011B7680_0 .net "funct_add", 0 0, L_011BD1C8; 1 drivers
v011B7940_0 .net "funct_and", 0 0, L_011BD118; 1 drivers
v011B70A8_0 .net "funct_or", 0 0, L_011BCF60; 1 drivers
v011B7730_0 .net "funct_sub", 0 0, L_011BD220; 1 drivers
v011B73C0_0 .net "funct_xor", 0 0, L_011BCAE8; 1 drivers
v011B7260_0 .net "op_addi", 0 0, L_011BA5D0; 1 drivers
v011B7158_0 .net "op_addiu", 0 0, L_011BA470; 1 drivers
v011B7310_0 .net "op_andi", 0 0, L_011BA4C8; 1 drivers
v011B71B0_0 .net "op_branch", 0 0, L_011BA520; 1 drivers
v011B7208_0 .net "op_load", 0 0, L_011B9B28; 1 drivers
v011B72B8_0 .net "op_ori", 0 0, L_011BCCA0; 1 drivers
v011B7368_0 .net "op_rtype", 0 0, L_011B9AD0; 1 drivers
v011B7FC8_0 .net "op_slti", 0 0, L_011BA628; 1 drivers
v011B7F70_0 .net "op_sltiu", 0 0, L_011BA368; 1 drivers
v011B7BA8_0 .net "op_store", 0 0, L_011BA7E0; 1 drivers
v011B7EC0_0 .net "op_xori", 0 0, L_011BCA90; 1 drivers
v011B7E10_0 .var "temp_instr", 31 0;
L_011B9A78 .part v011B7E10_0, 26, 6;
L_011BA1B0 .part v011B7E10_0, 0, 6;
L_011BA208 .concat [ 6 1 0 0], L_011B9A78, C4<0>;
L_011B9AD0 .cmp/eq 7, L_011BA208, C4<0000000>;
L_011B9D90 .concat [ 6 1 0 0], L_011B9A78, C4<0>;
L_011B9B28 .cmp/eq 7, L_011B9D90, C4<0000001>;
L_011B9FA0 .concat [ 6 1 0 0], L_011B9A78, C4<0>;
L_011BA7E0 .cmp/eq 7, L_011B9FA0, C4<0000010>;
L_011BA680 .concat [ 6 1 0 0], L_011B9A78, C4<0>;
L_011BA520 .cmp/eq 7, L_011BA680, C4<0000011>;
L_011BA578 .concat [ 6 1 0 0], L_011B9A78, C4<0>;
L_011BA5D0 .cmp/eq 7, L_011BA578, C4<0000100>;
L_011BA6D8 .concat [ 6 1 0 0], L_011B9A78, C4<0>;
L_011BA470 .cmp/eq 7, L_011BA6D8, C4<0000101>;
L_011BA730 .concat [ 6 1 0 0], L_011B9A78, C4<0>;
L_011BA628 .cmp/eq 7, L_011BA730, C4<0000110>;
L_011BA788 .concat [ 6 1 0 0], L_011B9A78, C4<0>;
L_011BA368 .cmp/eq 7, L_011BA788, C4<0000111>;
L_011BA3C0 .concat [ 6 1 0 0], L_011B9A78, C4<0>;
L_011BA4C8 .cmp/eq 7, L_011BA3C0, C4<0001000>;
L_011BA418 .concat [ 6 1 0 0], L_011B9A78, C4<0>;
L_011BCCA0 .cmp/eq 7, L_011BA418, C4<0001001>;
L_011BCA38 .concat [ 6 1 0 0], L_011B9A78, C4<0>;
L_011BCA90 .cmp/eq 7, L_011BCA38, C4<0001010>;
L_011BD1C8 .cmp/eq 6, L_011BA1B0, C4<100000>;
L_011BD220 .cmp/eq 6, L_011BA1B0, C4<100001>;
L_011BD118 .cmp/eq 6, L_011BA1B0, C4<100010>;
L_011BCF60 .cmp/eq 6, L_011BA1B0, C4<100011>;
L_011BCAE8 .cmp/eq 6, L_011BA1B0, C4<100100>;
S_01172DB0 .scope module, "r" "register" 7 54, 9 3, S_01173740;
 .timescale 0 0;
P_011555BC .param/l "AWIDTH" 9 5, +C4<0101>;
P_011555D0 .param/l "DWIDTH" 9 4, +C4<0100000>;
L_011BDF58 .functor BUFZ 32, L_011BCB40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_011BE2A0 .functor BUFZ 32, L_011BCFB8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v011B6258_0 .net *"_s0", 31 0, L_011BCB40; 1 drivers
v011B6468_0 .net *"_s4", 31 0, L_011BCFB8; 1 drivers
v011B66D0 .array "data_reg", 31 0, 31 0;
v011B67D8_0 .var/i "i", 31 0;
v011B6830_0 .alias "r_addr_in", 4 0, v011B8C08_0;
v011B6518_0 .alias "r_addr_out1", 4 0, v011B7B50_0;
v011B6150_0 .alias "r_addr_out2", 4 0, v011B7F18_0;
v011B6A98_0 .alias "r_clk", 0 0, v011B9C30_0;
v011B6780_0 .alias "r_data_in", 31 0, v011B9E40_0;
v011B6990_0 .alias "r_data_out1", 31 0, v011B84D0_0;
v011B6888_0 .alias "r_data_out2", 31 0, v011B8898_0;
v011B6728_0 .alias "r_rst", 0 0, v011B9918_0;
v011B63B8_0 .alias "r_wr_en", 0 0, v011B9BD8_0;
L_011BCB40 .array/port v011B66D0, v011B7578_0;
L_011BCFB8 .array/port v011B66D0, v011B7100_0;
S_01172F48 .scope module, "es" "execute" 4 80, 10 6, S_01173960;
 .timescale 0 0;
P_01155204 .param/l "DWIDTH" 10 7, +C4<0100000>;
P_01155218 .param/l "IMM_WIDTH" 10 8, +C4<010000>;
v011B5A38_0 .net *"_s1", 0 0, L_011BD170; 1 drivers
v011B5040_0 .net *"_s2", 15 0, L_011BD010; 1 drivers
v011B50F0_0 .var "alu_control", 3 0;
v011B5250_0 .net "alu_value", 31 0, v011B55C0_0; 1 drivers
v011B52A8_0 .net "done", 0 0, v011B5148_0; 1 drivers
v011B5C48_0 .alias "es_clk", 0 0, v011B9C30_0;
v011B5FB8_0 .alias "es_i_alu_funct", 5 0, v011B8318_0;
v011B5E00_0 .alias "es_i_alu_op", 5 0, v011B9CE0_0;
v011B5CF8_0 .alias "es_i_alu_src", 0 0, v011BA0A8_0;
v011B5E58_0 .alias "es_i_ce", 0 0, v011B8268_0;
v011B5CA0_0 .alias "es_i_data_rs", 31 0, v011B84D0_0;
v011B5D50_0 .alias "es_i_data_rt", 31 0, v011B8898_0;
v011B5F08_0 .alias "es_i_imm", 15 0, v011B8790_0;
v011B5DA8_0 .net "es_imm", 31 0, L_011BC778; 1 drivers
v011B5EB0_0 .var "es_o_alu_value", 31 0;
v011B5F60_0 .var "es_o_ce", 0 0;
v011B5B40_0 .net "es_o_data_2", 31 0, L_011BD0C0; 1 drivers
v011B5B98_0 .var "es_o_funct", 5 0;
v011B5BF0_0 .var "es_o_opcode", 5 0;
v011B60A0_0 .var "es_o_zero", 0 0;
v011B62B0_0 .alias "es_rst", 0 0, v011B9918_0;
E_0117CC70 .event edge, v01170778_0, v011B5FB8_0;
L_011BD170 .part v011B7050_0, 15, 1;
LS_011BD010_0_0 .concat [ 1 1 1 1], L_011BD170, L_011BD170, L_011BD170, L_011BD170;
LS_011BD010_0_4 .concat [ 1 1 1 1], L_011BD170, L_011BD170, L_011BD170, L_011BD170;
LS_011BD010_0_8 .concat [ 1 1 1 1], L_011BD170, L_011BD170, L_011BD170, L_011BD170;
LS_011BD010_0_12 .concat [ 1 1 1 1], L_011BD170, L_011BD170, L_011BD170, L_011BD170;
L_011BD010 .concat [ 4 4 4 4], LS_011BD010_0_0, LS_011BD010_0_4, LS_011BD010_0_8, LS_011BD010_0_12;
L_011BC778 .concat [ 16 16 0 0], v011B7050_0, L_011BD010;
L_011BD0C0 .functor MUXZ 32, L_011BE2A0, L_011BC778, v011705C0_0, C4<>;
S_01172FD0 .scope module, "a" "alu" 10 84, 11 4, S_01172F48;
 .timescale 0 0;
P_0117CCB4 .param/l "DWIDTH" 11 5, +C4<0100000>;
v011B4C40_0 .net *"_s0", 4 0, L_011BC7D0; 1 drivers
v011B4E50_0 .net *"_s100", 5 0, C4<001100>; 1 drivers
v011B4CF0_0 .net *"_s104", 5 0, L_011BD488; 1 drivers
v011B4D48_0 .net *"_s107", 1 0, C4<00>; 1 drivers
v011B4EA8_0 .net *"_s108", 5 0, C4<001101>; 1 drivers
v011B4F00_0 .net *"_s11", 0 0, C4<0>; 1 drivers
v011B4038_0 .net *"_s112", 5 0, L_011BD7A0; 1 drivers
v011B4A30_0 .net *"_s115", 1 0, C4<00>; 1 drivers
v011B44B0_0 .net *"_s116", 5 0, C4<001110>; 1 drivers
v011B42F8_0 .net *"_s12", 4 0, C4<00001>; 1 drivers
v011B4770_0 .net *"_s16", 4 0, L_011BC988; 1 drivers
v011B45B8_0 .net *"_s19", 0 0, C4<0>; 1 drivers
v011B4820_0 .net *"_s20", 4 0, C4<00010>; 1 drivers
v011B4458_0 .net *"_s24", 4 0, L_011BCEB0; 1 drivers
v011B4508_0 .net *"_s27", 0 0, C4<0>; 1 drivers
v011B4400_0 .net *"_s28", 4 0, C4<00011>; 1 drivers
v011B4560_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v011B40E8_0 .net *"_s32", 4 0, L_011BD068; 1 drivers
v011B4090_0 .net *"_s35", 0 0, C4<0>; 1 drivers
v011B4AE0_0 .net *"_s36", 4 0, C4<00100>; 1 drivers
v011B4980_0 .net *"_s4", 4 0, C4<00000>; 1 drivers
v011B42A0_0 .net *"_s40", 4 0, L_011BC930; 1 drivers
v011B4928_0 .net *"_s43", 0 0, C4<0>; 1 drivers
v011B4878_0 .net *"_s44", 4 0, C4<00101>; 1 drivers
v011B4248_0 .net *"_s48", 4 0, L_011BC9E0; 1 drivers
v011B4610_0 .net *"_s51", 0 0, C4<0>; 1 drivers
v011B4350_0 .net *"_s52", 4 0, C4<00110>; 1 drivers
v011B4140_0 .net *"_s56", 4 0, L_011BCE58; 1 drivers
v011B47C8_0 .net *"_s59", 0 0, C4<0>; 1 drivers
v011B4198_0 .net *"_s60", 4 0, C4<00111>; 1 drivers
v011B41F0_0 .net *"_s64", 5 0, L_011BCF08; 1 drivers
v011B43A8_0 .net *"_s67", 1 0, C4<00>; 1 drivers
v011B49D8_0 .net *"_s68", 5 0, C4<001000>; 1 drivers
v011B4668_0 .net *"_s72", 5 0, L_011BD698; 1 drivers
v011B48D0_0 .net *"_s75", 1 0, C4<00>; 1 drivers
v011B46C0_0 .net *"_s76", 5 0, C4<001001>; 1 drivers
v011B4718_0 .net *"_s8", 4 0, L_011BCC48; 1 drivers
v011B4A88_0 .net *"_s80", 5 0, L_011BD538; 1 drivers
v011B5778_0 .net *"_s83", 1 0, C4<00>; 1 drivers
v011B5358_0 .net *"_s84", 5 0, C4<001010>; 1 drivers
v011B5300_0 .net *"_s88", 5 0, L_011BDB10; 1 drivers
v011B59E0_0 .net *"_s91", 1 0, C4<00>; 1 drivers
v011B58D8_0 .net *"_s92", 5 0, C4<001011>; 1 drivers
v011B5618_0 .net *"_s96", 5 0, L_011BD3D8; 1 drivers
v011B51A0_0 .net *"_s99", 1 0, C4<00>; 1 drivers
v011B5460_0 .alias "a_i_data_rs", 31 0, v011B84D0_0;
v011B5670_0 .alias "a_i_data_rt", 31 0, v011B5B40_0;
v011B5510_0 .net "a_i_funct", 3 0, v011B50F0_0; 1 drivers
v011B55C0_0 .var "alu_value", 31 0;
v011B5148_0 .var "done", 0 0;
v011B5880_0 .net "funct_add", 0 0, L_011BCB98; 1 drivers
v011B56C8_0 .net "funct_addu", 0 0, L_011BD328; 1 drivers
v011B5720_0 .net "funct_and", 0 0, L_011BC880; 1 drivers
v011B5A90_0 .net "funct_eq", 0 0, L_011BD380; 1 drivers
v011B5828_0 .net "funct_ge", 0 0, L_011BD2D0; 1 drivers
v011B53B0_0 .net "funct_geu", 0 0, L_011BD9B0; 1 drivers
v011B54B8_0 .net "funct_neq", 0 0, L_011BD748; 1 drivers
v011B5408_0 .net "funct_or", 0 0, L_011BCE00; 1 drivers
v011B5568_0 .net "funct_sll", 0 0, L_011BCDA8; 1 drivers
v011B51F8_0 .net "funct_slt", 0 0, L_011BCCF8; 1 drivers
v011B57D0_0 .net "funct_sltu", 0 0, L_011BCD50; 1 drivers
v011B5AE8_0 .net "funct_sra", 0 0, L_011BD430; 1 drivers
v011B5098_0 .net "funct_srl", 0 0, L_011BD640; 1 drivers
v011B5930_0 .net "funct_sub", 0 0, L_011BC828; 1 drivers
v011B5988_0 .net "funct_xor", 0 0, L_011BC8D8; 1 drivers
E_0117CCF0/0 .event edge, v011B5880_0, v011B5460_0, v011B5670_0, v011B56C8_0;
E_0117CCF0/1 .event edge, v011B5930_0, v011B5720_0, v011B5408_0, v011B5988_0;
E_0117CCF0/2 .event edge, v011B51F8_0, v011B57D0_0, v011B5568_0, v011B5098_0;
E_0117CCF0/3 .event edge, v011B5AE8_0, v011B5A90_0, v011B54B8_0, v011B5828_0;
E_0117CCF0/4 .event edge, v011B53B0_0;
E_0117CCF0 .event/or E_0117CCF0/0, E_0117CCF0/1, E_0117CCF0/2, E_0117CCF0/3, E_0117CCF0/4;
L_011BC7D0 .concat [ 4 1 0 0], v011B50F0_0, C4<0>;
L_011BCB98 .cmp/eq 5, L_011BC7D0, C4<00000>;
L_011BCC48 .concat [ 4 1 0 0], v011B50F0_0, C4<0>;
L_011BC828 .cmp/eq 5, L_011BCC48, C4<00001>;
L_011BC988 .concat [ 4 1 0 0], v011B50F0_0, C4<0>;
L_011BC880 .cmp/eq 5, L_011BC988, C4<00010>;
L_011BCEB0 .concat [ 4 1 0 0], v011B50F0_0, C4<0>;
L_011BCE00 .cmp/eq 5, L_011BCEB0, C4<00011>;
L_011BD068 .concat [ 4 1 0 0], v011B50F0_0, C4<0>;
L_011BC8D8 .cmp/eq 5, L_011BD068, C4<00100>;
L_011BC930 .concat [ 4 1 0 0], v011B50F0_0, C4<0>;
L_011BCCF8 .cmp/eq 5, L_011BC930, C4<00101>;
L_011BC9E0 .concat [ 4 1 0 0], v011B50F0_0, C4<0>;
L_011BCD50 .cmp/eq 5, L_011BC9E0, C4<00110>;
L_011BCE58 .concat [ 4 1 0 0], v011B50F0_0, C4<0>;
L_011BCDA8 .cmp/eq 5, L_011BCE58, C4<00111>;
L_011BCF08 .concat [ 4 2 0 0], v011B50F0_0, C4<00>;
L_011BD640 .cmp/eq 6, L_011BCF08, C4<001000>;
L_011BD698 .concat [ 4 2 0 0], v011B50F0_0, C4<00>;
L_011BD430 .cmp/eq 6, L_011BD698, C4<001001>;
L_011BD538 .concat [ 4 2 0 0], v011B50F0_0, C4<00>;
L_011BD380 .cmp/eq 6, L_011BD538, C4<001010>;
L_011BDB10 .concat [ 4 2 0 0], v011B50F0_0, C4<00>;
L_011BD748 .cmp/eq 6, L_011BDB10, C4<001011>;
L_011BD3D8 .concat [ 4 2 0 0], v011B50F0_0, C4<00>;
L_011BD2D0 .cmp/eq 6, L_011BD3D8, C4<001100>;
L_011BD488 .concat [ 4 2 0 0], v011B50F0_0, C4<00>;
L_011BD9B0 .cmp/eq 6, L_011BD488, C4<001101>;
L_011BD7A0 .concat [ 4 2 0 0], v011B50F0_0, C4<00>;
L_011BD328 .cmp/eq 6, L_011BD7A0, C4<001110>;
S_01172B90 .scope module, "m" "memory" 4 101, 12 4, S_01173960;
 .timescale 0 0;
P_0115500C .param/l "AWIDTH_MEM" 12 6, +C4<0100000>;
P_01155020 .param/l "DWIDTH" 12 5, +C4<0100000>;
v01170568_0 .alias "alu_value_addr", 31 0, v011B87E8_0;
v011704B8 .array "data_mem", 31 0, 31 0;
v011B4F58_0 .var/i "i", 31 0;
v011B4FB0_0 .alias "m_clk", 0 0, v011B9C30_0;
v011B4DF8_0 .alias "m_i_ce", 0 0, v011B88F0_0;
v011B4DA0_0 .alias "m_i_store_data", 31 0, v011B8898_0;
v011B4C98_0 .var "m_o_load_data", 31 0;
v011B4B38_0 .alias "m_rd_en", 0 0, v011BA2B8_0;
v011B4B90_0 .alias "m_rst", 0 0, v011B9918_0;
v011B4BE8_0 .alias "m_wr_en", 0 0, v011B9EF0_0;
E_0117C910/0 .event negedge, v011B4B90_0;
E_0117C910/1 .event posedge, v011B4FB0_0;
E_0117C910 .event/or E_0117C910/0, E_0117C910/1;
S_01173498 .scope module, "c" "controller" 3 52, 13 5, S_01172B08;
 .timescale 0 0;
v011705C0_0 .var "ALUSrc", 0 0;
v01170618_0 .var "Branch", 0 0;
v01170460_0 .var "MemRead", 0 0;
v01170880_0 .var "MemWrite", 0 0;
v01170510_0 .var "MemtoReg", 0 0;
v011706C8_0 .var "RegDst", 0 0;
v01170720_0 .var "RegWrite", 0 0;
v01170778_0 .alias "d_c_opcode", 5 0, v011B9CE0_0;
E_0117C7D0 .event edge, v01170778_0;
    .scope S_01173520;
T_1 ;
    %wait E_0117C910;
    %load/v 8, v011B8840_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_1.0, 8;
    %vpi_call 6 20 "$readmemh", "./source/instr.txt", v011B8E18, 1'sb0, 4'sb0100;
    %ix/load 0, 32, 0;
    %assign/v0 v011B8F78_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011B8AA8_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v011B8D10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011B8B58_0, 0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v011B8EC8_0, 1;
    %jmp/0xz  T_1.2, 8;
    %ix/getv/s 3, v011B8F78_0;
    %load/av 8, v011B8E18, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011B8D10_0, 0, 8;
    %load/v 8, v011B8F78_0, 32;
    %cmpi/u 8, 4, 32;
    %mov 8, 4, 1;
    %jmp/0  T_1.4, 8;
    %mov 9, 1, 1;
    %jmp/1  T_1.6, 8;
T_1.4 ; End of true expr.
    %jmp/0  T_1.5, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_1.6;
T_1.5 ;
    %mov 9, 0, 1; Return false value
T_1.6 ;
    %ix/load 0, 1, 0;
    %assign/v0 v011B8AA8_0, 0, 9;
    %load/v 8, v011B8F78_0, 32;
   %cmpi/s 8, 4, 32;
    %mov 8, 5, 1;
    %jmp/0  T_1.7, 8;
    %load/v 9, v011B8F78_0, 32;
    %mov 41, 40, 1;
    %addi 9, 1, 33;
    %jmp/1  T_1.9, 8;
T_1.7 ; End of true expr.
    %jmp/0  T_1.8, 8;
 ; End of false expr.
    %blend  9, 0, 33; Condition unknown.
    %jmp  T_1.9;
T_1.8 ;
    %mov 9, 0, 33; Return false value
T_1.9 ;
    %ix/load 0, 32, 0;
    %assign/v0 v011B8F78_0, 0, 9;
    %ix/load 0, 1, 0;
    %assign/v0 v011B8B58_0, 0, 1;
    %load/v 8, v011B8AA8_0, 1;
    %jmp/0xz  T_1.10, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v011B8B58_0, 0, 0;
T_1.10 ;
    %jmp T_1.3;
T_1.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v011B8B58_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011B8AA8_0, 0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_01173300;
T_2 ;
    %wait E_0117C910;
    %load/v 8, v011B8580_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_2.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v011B8630_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v011B82C0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011B89F8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011B8108_0, 0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v011B89A0_0, 1;
    %jmp/0xz  T_2.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v011B89F8_0, 0, 1;
    %load/v 8, v011B8478_0, 1;
    %jmp/0xz  T_2.4, 8;
    %load/v 8, v011B81B8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011B8630_0, 0, 8;
    %load/v 8, v011B82C0_0, 32;
    %mov 40, 0, 1;
    %addi 8, 4, 33;
    %ix/load 0, 32, 0;
    %assign/v0 v011B82C0_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v011B8108_0, 0, 1;
T_2.4 ;
    %load/v 8, v011B80B0_0, 1;
    %load/v 9, v011B8478_0, 1;
    %and 8, 9, 1;
    %jmp/0  T_2.6, 8;
    %mov 9, 0, 1;
    %jmp/1  T_2.8, 8;
T_2.6 ; End of true expr.
    %jmp/0  T_2.7, 8;
 ; End of false expr.
    %blend  9, 1, 1; Condition unknown.
    %jmp  T_2.8;
T_2.7 ;
    %mov 9, 1, 1; Return false value
T_2.8 ;
    %ix/load 0, 1, 0;
    %assign/v0 v011B89F8_0, 0, 9;
    %jmp T_2.3;
T_2.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v011B8108_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011B89F8_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v011B8630_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v011B82C0_0, 0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_011730E0;
T_3 ;
    %wait E_0117C910;
    %load/v 8, v011B7A48_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_3.0, 8;
    %ix/load 0, 5, 0;
    %assign/v0 v011B7578_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v011B7100_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v011B7520_0, 0, 0;
    %ix/load 0, 6, 0;
    %assign/v0 v011B7628_0, 0, 0;
    %ix/load 0, 6, 0;
    %assign/v0 v011B7AF8_0, 0, 0;
    %ix/load 0, 16, 0;
    %assign/v0 v011B7050_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011B78E8_0, 0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v011B74C8_0, 1;
    %jmp/0xz  T_3.2, 8;
    %load/v 8, v011B7890_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011B7E10_0, 0, 8;
    %load/v 8, v011B7368_0, 1;
    %jmp/0xz  T_3.4, 8;
    %ix/load 1, 21, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.6, 4;
    %load/x1p 8, v011B7E10_0, 5;
    %jmp T_3.7;
T_3.6 ;
    %mov 8, 2, 5;
T_3.7 ;
; Save base=8 wid=5 in lookaside.
    %ix/load 0, 5, 0;
    %assign/v0 v011B7578_0, 0, 8;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.8, 4;
    %load/x1p 8, v011B7E10_0, 5;
    %jmp T_3.9;
T_3.8 ;
    %mov 8, 2, 5;
T_3.9 ;
; Save base=8 wid=5 in lookaside.
    %ix/load 0, 5, 0;
    %assign/v0 v011B7100_0, 0, 8;
    %ix/load 1, 11, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.10, 4;
    %load/x1p 8, v011B7E10_0, 5;
    %jmp T_3.11;
T_3.10 ;
    %mov 8, 2, 5;
T_3.11 ;
; Save base=8 wid=5 in lookaside.
    %ix/load 0, 5, 0;
    %assign/v0 v011B7520_0, 0, 8;
    %ix/load 1, 26, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.12, 4;
    %load/x1p 8, v011B7E10_0, 6;
    %jmp T_3.13;
T_3.12 ;
    %mov 8, 2, 6;
T_3.13 ;
; Save base=8 wid=6 in lookaside.
    %ix/load 0, 6, 0;
    %assign/v0 v011B7628_0, 0, 8;
    %load/v 8, v011B7E10_0, 6; Only need 6 of 32 bits
; Save base=8 wid=6 in lookaside.
    %ix/load 0, 6, 0;
    %assign/v0 v011B7AF8_0, 0, 8;
    %ix/load 0, 16, 0;
    %assign/v0 v011B7050_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011B78E8_0, 0, 1;
    %jmp T_3.5;
T_3.4 ;
    %load/v 8, v011B7208_0, 1;
    %load/v 9, v011B7BA8_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_3.14, 8;
    %ix/load 1, 21, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.16, 4;
    %load/x1p 8, v011B7E10_0, 5;
    %jmp T_3.17;
T_3.16 ;
    %mov 8, 2, 5;
T_3.17 ;
; Save base=8 wid=5 in lookaside.
    %ix/load 0, 5, 0;
    %assign/v0 v011B7578_0, 0, 8;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.18, 4;
    %load/x1p 8, v011B7E10_0, 5;
    %jmp T_3.19;
T_3.18 ;
    %mov 8, 2, 5;
T_3.19 ;
; Save base=8 wid=5 in lookaside.
    %ix/load 0, 5, 0;
    %assign/v0 v011B7100_0, 0, 8;
    %ix/load 0, 5, 0;
    %assign/v0 v011B7520_0, 0, 0;
    %ix/load 1, 26, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.20, 4;
    %load/x1p 8, v011B7E10_0, 6;
    %jmp T_3.21;
T_3.20 ;
    %mov 8, 2, 6;
T_3.21 ;
; Save base=8 wid=6 in lookaside.
    %ix/load 0, 6, 0;
    %assign/v0 v011B7628_0, 0, 8;
    %ix/load 0, 6, 0;
    %assign/v0 v011B7AF8_0, 0, 0;
    %load/v 8, v011B7E10_0, 16; Only need 16 of 32 bits
; Save base=8 wid=16 in lookaside.
    %ix/load 0, 16, 0;
    %assign/v0 v011B7050_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v011B78E8_0, 0, 1;
    %jmp T_3.15;
T_3.14 ;
    %load/v 8, v011B7260_0, 1;
    %load/v 9, v011B7158_0, 1;
    %or 8, 9, 1;
    %load/v 9, v011B7FC8_0, 1;
    %or 8, 9, 1;
    %load/v 9, v011B7F70_0, 1;
    %or 8, 9, 1;
    %load/v 9, v011B7310_0, 1;
    %or 8, 9, 1;
    %load/v 9, v011B72B8_0, 1;
    %or 8, 9, 1;
    %load/v 9, v011B7EC0_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_3.22, 8;
    %ix/load 1, 21, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.24, 4;
    %load/x1p 8, v011B7E10_0, 5;
    %jmp T_3.25;
T_3.24 ;
    %mov 8, 2, 5;
T_3.25 ;
; Save base=8 wid=5 in lookaside.
    %ix/load 0, 5, 0;
    %assign/v0 v011B7578_0, 0, 8;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.26, 4;
    %load/x1p 8, v011B7E10_0, 5;
    %jmp T_3.27;
T_3.26 ;
    %mov 8, 2, 5;
T_3.27 ;
; Save base=8 wid=5 in lookaside.
    %ix/load 0, 5, 0;
    %assign/v0 v011B7100_0, 0, 8;
    %ix/load 0, 5, 0;
    %assign/v0 v011B7520_0, 0, 0;
    %ix/load 1, 26, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.28, 4;
    %load/x1p 8, v011B7E10_0, 6;
    %jmp T_3.29;
T_3.28 ;
    %mov 8, 2, 6;
T_3.29 ;
; Save base=8 wid=6 in lookaside.
    %ix/load 0, 6, 0;
    %assign/v0 v011B7628_0, 0, 8;
    %ix/load 0, 6, 0;
    %assign/v0 v011B7AF8_0, 0, 0;
    %load/v 8, v011B7E10_0, 16; Only need 16 of 32 bits
; Save base=8 wid=16 in lookaside.
    %ix/load 0, 16, 0;
    %assign/v0 v011B7050_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v011B78E8_0, 0, 1;
    %jmp T_3.23;
T_3.22 ;
    %ix/load 0, 5, 0;
    %assign/v0 v011B7578_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v011B7100_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v011B7520_0, 0, 0;
    %ix/load 0, 6, 0;
    %assign/v0 v011B7628_0, 0, 0;
    %ix/load 0, 6, 0;
    %assign/v0 v011B7AF8_0, 0, 0;
    %ix/load 0, 16, 0;
    %assign/v0 v011B7050_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011B78E8_0, 0, 0;
T_3.23 ;
T_3.15 ;
T_3.5 ;
    %jmp T_3.3;
T_3.2 ;
    %ix/load 0, 5, 0;
    %assign/v0 v011B7578_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v011B7100_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v011B7520_0, 0, 0;
    %ix/load 0, 6, 0;
    %assign/v0 v011B7628_0, 0, 0;
    %ix/load 0, 6, 0;
    %assign/v0 v011B7AF8_0, 0, 0;
    %ix/load 0, 16, 0;
    %assign/v0 v011B7050_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011B78E8_0, 0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_01172DB0;
T_4 ;
    %wait E_0117C910;
    %load/v 8, v011B6728_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_4.0, 8;
    %set/v v011B67D8_0, 0, 32;
T_4.2 ;
    %load/v 8, v011B67D8_0, 32;
   %cmpi/u 8, 32, 32;
    %jmp/0xz T_4.3, 5;
    %load/v 8, v011B67D8_0, 32;
    %ix/getv/s 3, v011B67D8_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011B66D0, 0, 8;
t_0 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v011B67D8_0, 32;
    %set/v v011B67D8_0, 8, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v011B63B8_0, 1;
    %jmp/0xz  T_4.4, 8;
    %load/v 8, v011B6780_0, 32;
    %ix/getv 3, v011B6830_0;
    %jmp/1 t_1, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011B66D0, 0, 8;
t_1 ;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_01172FD0;
T_5 ;
    %wait E_0117CCF0;
    %set/v v011B55C0_0, 0, 32;
    %set/v v011B5148_0, 0, 1;
    %load/v 8, v011B5880_0, 1;
    %jmp/0xz  T_5.0, 8;
    %load/v 8, v011B5460_0, 32;
    %load/v 40, v011B5670_0, 32;
    %add 8, 40, 32;
    %set/v v011B55C0_0, 8, 32;
    %set/v v011B5148_0, 1, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v011B56C8_0, 1;
    %jmp/0xz  T_5.2, 8;
    %load/v 8, v011B5460_0, 32;
    %load/v 40, v011B5670_0, 32;
    %add 8, 40, 32;
    %set/v v011B55C0_0, 8, 32;
    %set/v v011B5148_0, 1, 1;
    %jmp T_5.3;
T_5.2 ;
    %load/v 8, v011B5930_0, 1;
    %jmp/0xz  T_5.4, 8;
    %load/v 8, v011B5460_0, 32;
    %load/v 40, v011B5670_0, 32;
    %sub 8, 40, 32;
    %set/v v011B55C0_0, 8, 32;
    %set/v v011B5148_0, 1, 1;
    %jmp T_5.5;
T_5.4 ;
    %load/v 8, v011B5720_0, 1;
    %jmp/0xz  T_5.6, 8;
    %load/v 8, v011B5460_0, 32;
    %load/v 40, v011B5670_0, 32;
    %and 8, 40, 32;
    %set/v v011B55C0_0, 8, 32;
    %set/v v011B5148_0, 1, 1;
    %jmp T_5.7;
T_5.6 ;
    %load/v 8, v011B5408_0, 1;
    %jmp/0xz  T_5.8, 8;
    %load/v 8, v011B5460_0, 32;
    %load/v 40, v011B5670_0, 32;
    %or 8, 40, 32;
    %set/v v011B55C0_0, 8, 32;
    %set/v v011B5148_0, 1, 1;
    %jmp T_5.9;
T_5.8 ;
    %load/v 8, v011B5988_0, 1;
    %jmp/0xz  T_5.10, 8;
    %load/v 8, v011B5460_0, 32;
    %load/v 40, v011B5670_0, 32;
    %xor 8, 40, 32;
    %set/v v011B55C0_0, 8, 32;
    %set/v v011B5148_0, 1, 1;
    %jmp T_5.11;
T_5.10 ;
    %load/v 8, v011B51F8_0, 1;
    %jmp/0xz  T_5.12, 8;
    %load/v 8, v011B5460_0, 32;
    %load/v 40, v011B5670_0, 32;
    %cmp/s 8, 40, 32;
    %jmp/0xz  T_5.14, 5;
    %movi 8, 1, 32;
    %set/v v011B55C0_0, 8, 32;
    %jmp T_5.15;
T_5.14 ;
    %set/v v011B55C0_0, 0, 32;
T_5.15 ;
    %set/v v011B5148_0, 1, 1;
    %jmp T_5.13;
T_5.12 ;
    %load/v 8, v011B57D0_0, 1;
    %jmp/0xz  T_5.16, 8;
    %load/v 8, v011B5460_0, 32;
    %load/v 40, v011B5670_0, 32;
    %cmp/u 8, 40, 32;
    %jmp/0xz  T_5.18, 5;
    %movi 8, 1, 32;
    %set/v v011B55C0_0, 8, 32;
    %jmp T_5.19;
T_5.18 ;
    %set/v v011B55C0_0, 0, 32;
T_5.19 ;
    %set/v v011B5148_0, 1, 1;
    %jmp T_5.17;
T_5.16 ;
    %load/v 8, v011B5568_0, 1;
    %jmp/0xz  T_5.20, 8;
    %load/v 8, v011B5460_0, 32;
    %load/v 40, v011B5670_0, 5; Only need 5 of 32 bits
; Save base=40 wid=5 in lookaside.
    %ix/get 0, 40, 5;
    %shiftl/i0  8, 32;
    %set/v v011B55C0_0, 8, 32;
    %set/v v011B5148_0, 1, 1;
    %jmp T_5.21;
T_5.20 ;
    %load/v 8, v011B5098_0, 1;
    %jmp/0xz  T_5.22, 8;
    %load/v 8, v011B5460_0, 32;
    %load/v 40, v011B5670_0, 5; Only need 5 of 32 bits
; Save base=40 wid=5 in lookaside.
    %ix/get 0, 40, 5;
    %shiftr/i0  8, 32;
    %set/v v011B55C0_0, 8, 32;
    %set/v v011B5148_0, 1, 1;
    %jmp T_5.23;
T_5.22 ;
    %load/v 8, v011B5AE8_0, 1;
    %jmp/0xz  T_5.24, 8;
    %load/v 8, v011B5460_0, 32;
    %load/v 40, v011B5670_0, 5; Only need 5 of 32 bits
; Save base=40 wid=5 in lookaside.
    %ix/get 0, 40, 5;
    %shiftr/s/i0  8, 32;
    %set/v v011B55C0_0, 8, 32;
    %set/v v011B5148_0, 1, 1;
    %jmp T_5.25;
T_5.24 ;
    %load/v 8, v011B5A90_0, 1;
    %jmp/0xz  T_5.26, 8;
    %load/v 8, v011B5460_0, 32;
    %load/v 40, v011B5670_0, 32;
    %cmp/u 8, 40, 32;
    %mov 8, 4, 1;
    %jmp/0  T_5.28, 8;
    %movi 9, 1, 32;
    %jmp/1  T_5.30, 8;
T_5.28 ; End of true expr.
    %jmp/0  T_5.29, 8;
 ; End of false expr.
    %blend  9, 0, 32; Condition unknown.
    %jmp  T_5.30;
T_5.29 ;
    %mov 9, 0, 32; Return false value
T_5.30 ;
    %set/v v011B55C0_0, 9, 32;
    %set/v v011B5148_0, 1, 1;
    %jmp T_5.27;
T_5.26 ;
    %load/v 8, v011B54B8_0, 1;
    %jmp/0xz  T_5.31, 8;
    %load/v 8, v011B5460_0, 32;
    %load/v 40, v011B5670_0, 32;
    %cmp/u 8, 40, 32;
    %mov 8, 4, 1;
    %jmp/0  T_5.33, 8;
    %mov 9, 0, 32;
    %jmp/1  T_5.35, 8;
T_5.33 ; End of true expr.
    %movi 41, 1, 32;
    %jmp/0  T_5.34, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_5.35;
T_5.34 ;
    %mov 9, 41, 32; Return false value
T_5.35 ;
    %set/v v011B55C0_0, 9, 32;
    %set/v v011B5148_0, 1, 1;
    %jmp T_5.32;
T_5.31 ;
    %load/v 8, v011B5828_0, 1;
    %jmp/0xz  T_5.36, 8;
    %load/v 8, v011B5670_0, 32;
    %load/v 40, v011B5460_0, 32;
    %cmp/s 8, 40, 32;
    %or 5, 4, 1;
    %jmp/0xz  T_5.38, 5;
    %movi 8, 1, 32;
    %set/v v011B55C0_0, 8, 32;
    %jmp T_5.39;
T_5.38 ;
    %set/v v011B55C0_0, 0, 32;
T_5.39 ;
    %set/v v011B5148_0, 1, 1;
    %jmp T_5.37;
T_5.36 ;
    %load/v 8, v011B53B0_0, 1;
    %jmp/0xz  T_5.40, 8;
    %load/v 8, v011B5670_0, 32;
    %load/v 40, v011B5460_0, 32;
    %cmp/u 8, 40, 32;
    %or 5, 4, 1;
    %jmp/0xz  T_5.42, 5;
    %movi 8, 1, 32;
    %set/v v011B55C0_0, 8, 32;
    %jmp T_5.43;
T_5.42 ;
    %set/v v011B55C0_0, 0, 32;
T_5.43 ;
    %set/v v011B5148_0, 1, 1;
    %jmp T_5.41;
T_5.40 ;
    %set/v v011B55C0_0, 0, 32;
    %set/v v011B5148_0, 0, 1;
T_5.41 ;
T_5.37 ;
T_5.32 ;
T_5.27 ;
T_5.25 ;
T_5.23 ;
T_5.21 ;
T_5.17 ;
T_5.13 ;
T_5.11 ;
T_5.9 ;
T_5.7 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_01172F48;
T_6 ;
    %wait E_0117CC70;
    %set/v v011B50F0_0, 0, 4;
    %load/v 8, v011B5E00_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 0, 7;
    %jmp/0xz  T_6.0, 4;
    %load/v 8, v011B5FB8_0, 6;
    %cmpi/u 8, 32, 6;
    %jmp/1 T_6.2, 6;
    %cmpi/u 8, 33, 6;
    %jmp/1 T_6.3, 6;
    %cmpi/u 8, 34, 6;
    %jmp/1 T_6.4, 6;
    %cmpi/u 8, 35, 6;
    %jmp/1 T_6.5, 6;
    %cmpi/u 8, 36, 6;
    %jmp/1 T_6.6, 6;
    %cmpi/u 8, 37, 6;
    %jmp/1 T_6.7, 6;
    %cmpi/u 8, 38, 6;
    %jmp/1 T_6.8, 6;
    %cmpi/u 8, 39, 6;
    %jmp/1 T_6.9, 6;
    %cmpi/u 8, 40, 6;
    %jmp/1 T_6.10, 6;
    %cmpi/u 8, 41, 6;
    %jmp/1 T_6.11, 6;
    %cmpi/u 8, 42, 6;
    %jmp/1 T_6.12, 6;
    %cmpi/u 8, 43, 6;
    %jmp/1 T_6.13, 6;
    %cmpi/u 8, 44, 6;
    %jmp/1 T_6.14, 6;
    %cmpi/u 8, 45, 6;
    %jmp/1 T_6.15, 6;
    %cmpi/u 8, 5, 6;
    %jmp/1 T_6.16, 6;
    %set/v v011B50F0_0, 0, 4;
    %jmp T_6.18;
T_6.2 ;
    %set/v v011B50F0_0, 0, 4;
    %jmp T_6.18;
T_6.3 ;
    %movi 8, 1, 4;
    %set/v v011B50F0_0, 8, 4;
    %jmp T_6.18;
T_6.4 ;
    %movi 8, 2, 4;
    %set/v v011B50F0_0, 8, 4;
    %jmp T_6.18;
T_6.5 ;
    %movi 8, 3, 4;
    %set/v v011B50F0_0, 8, 4;
    %jmp T_6.18;
T_6.6 ;
    %movi 8, 4, 4;
    %set/v v011B50F0_0, 8, 4;
    %jmp T_6.18;
T_6.7 ;
    %movi 8, 5, 4;
    %set/v v011B50F0_0, 8, 4;
    %jmp T_6.18;
T_6.8 ;
    %movi 8, 6, 4;
    %set/v v011B50F0_0, 8, 4;
    %jmp T_6.18;
T_6.9 ;
    %movi 8, 7, 4;
    %set/v v011B50F0_0, 8, 4;
    %jmp T_6.18;
T_6.10 ;
    %movi 8, 8, 4;
    %set/v v011B50F0_0, 8, 4;
    %jmp T_6.18;
T_6.11 ;
    %movi 8, 9, 4;
    %set/v v011B50F0_0, 8, 4;
    %jmp T_6.18;
T_6.12 ;
    %movi 8, 10, 4;
    %set/v v011B50F0_0, 8, 4;
    %jmp T_6.18;
T_6.13 ;
    %movi 8, 11, 4;
    %set/v v011B50F0_0, 8, 4;
    %jmp T_6.18;
T_6.14 ;
    %movi 8, 12, 4;
    %set/v v011B50F0_0, 8, 4;
    %jmp T_6.18;
T_6.15 ;
    %movi 8, 13, 4;
    %set/v v011B50F0_0, 8, 4;
    %jmp T_6.18;
T_6.16 ;
    %movi 8, 14, 4;
    %set/v v011B50F0_0, 8, 4;
    %jmp T_6.18;
T_6.18 ;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v011B5E00_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 1, 7;
    %mov 8, 4, 1;
    %load/v 9, v011B5E00_0, 6;
    %mov 15, 0, 1;
    %cmpi/u 9, 2, 7;
    %or 8, 4, 1;
    %jmp/0xz  T_6.19, 8;
    %set/v v011B50F0_0, 0, 4;
    %jmp T_6.20;
T_6.19 ;
    %load/v 8, v011B5E00_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 4, 7;
    %jmp/0xz  T_6.21, 4;
    %set/v v011B50F0_0, 0, 4;
    %jmp T_6.22;
T_6.21 ;
    %load/v 8, v011B5E00_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 5, 7;
    %jmp/0xz  T_6.23, 4;
    %movi 8, 14, 4;
    %set/v v011B50F0_0, 8, 4;
    %jmp T_6.24;
T_6.23 ;
    %load/v 8, v011B5E00_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 6, 7;
    %jmp/0xz  T_6.25, 4;
    %movi 8, 5, 4;
    %set/v v011B50F0_0, 8, 4;
    %jmp T_6.26;
T_6.25 ;
    %load/v 8, v011B5E00_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 7, 7;
    %jmp/0xz  T_6.27, 4;
    %movi 8, 6, 4;
    %set/v v011B50F0_0, 8, 4;
    %jmp T_6.28;
T_6.27 ;
    %load/v 8, v011B5E00_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 8, 7;
    %jmp/0xz  T_6.29, 4;
    %movi 8, 2, 4;
    %set/v v011B50F0_0, 8, 4;
    %jmp T_6.30;
T_6.29 ;
    %load/v 8, v011B5E00_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 9, 7;
    %jmp/0xz  T_6.31, 4;
    %movi 8, 3, 4;
    %set/v v011B50F0_0, 8, 4;
    %jmp T_6.32;
T_6.31 ;
    %load/v 8, v011B5E00_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 10, 7;
    %jmp/0xz  T_6.33, 4;
    %movi 8, 4, 4;
    %set/v v011B50F0_0, 8, 4;
T_6.33 ;
T_6.32 ;
T_6.30 ;
T_6.28 ;
T_6.26 ;
T_6.24 ;
T_6.22 ;
T_6.20 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_01172F48;
T_7 ;
    %wait E_0117C910;
    %load/v 8, v011B62B0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_7.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v011B5EB0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011B60A0_0, 0, 0;
    %ix/load 0, 6, 0;
    %assign/v0 v011B5B98_0, 0, 0;
    %ix/load 0, 6, 0;
    %assign/v0 v011B5BF0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011B5F60_0, 0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v011B5E58_0, 1;
    %jmp/0xz  T_7.2, 8;
    %load/v 8, v011B5250_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011B5EB0_0, 0, 8;
    %load/v 8, v011B5E00_0, 6;
    %ix/load 0, 6, 0;
    %assign/v0 v011B5BF0_0, 0, 8;
    %load/v 8, v011B5FB8_0, 6;
    %ix/load 0, 6, 0;
    %assign/v0 v011B5B98_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v011B5F60_0, 0, 1;
    %load/v 8, v011B5250_0, 32;
    %cmpi/u 8, 0, 32;
    %mov 8, 4, 1;
    %jmp/0  T_7.4, 8;
    %mov 9, 1, 1;
    %jmp/1  T_7.6, 8;
T_7.4 ; End of true expr.
    %jmp/0  T_7.5, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_7.6;
T_7.5 ;
    %mov 9, 0, 1; Return false value
T_7.6 ;
    %ix/load 0, 1, 0;
    %assign/v0 v011B60A0_0, 0, 9;
    %load/v 8, v011B52A8_0, 1;
    %jmp/0xz  T_7.7, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v011B5F60_0, 0, 0;
T_7.7 ;
    %jmp T_7.3;
T_7.2 ;
    %ix/load 0, 32, 0;
    %assign/v0 v011B5EB0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011B60A0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011B5F60_0, 0, 0;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_01172B90;
T_8 ;
    %wait E_0117C910;
    %load/v 8, v011B4B90_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_8.0, 8;
    %set/v v011B4F58_0, 0, 32;
T_8.2 ;
    %load/v 8, v011B4F58_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_8.3, 5;
    %ix/getv/s 3, v011B4F58_0;
    %jmp/1 t_2, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011704B8, 0, 0;
t_2 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v011B4F58_0, 32;
    %set/v v011B4F58_0, 8, 32;
    %jmp T_8.2;
T_8.3 ;
    %ix/load 0, 32, 0;
    %assign/v0 v011B4C98_0, 0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v011B4DF8_0, 1;
    %jmp/0xz  T_8.4, 8;
    %load/v 8, v011B4BE8_0, 1;
    %jmp/0xz  T_8.6, 8;
    %load/v 8, v011B4DA0_0, 32;
    %ix/getv 3, v01170568_0;
    %jmp/1 t_3, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011704B8, 0, 8;
t_3 ;
T_8.6 ;
    %load/v 8, v011B4B38_0, 1;
    %jmp/0xz  T_8.8, 8;
    %ix/getv 3, v01170568_0;
    %load/av 8, v011704B8, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011B4C98_0, 0, 8;
T_8.8 ;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_01173498;
T_9 ;
    %wait E_0117C7D0;
    %set/v v011706C8_0, 0, 1;
    %set/v v01170618_0, 0, 1;
    %set/v v01170460_0, 0, 1;
    %set/v v01170510_0, 0, 1;
    %set/v v01170880_0, 0, 1;
    %set/v v011705C0_0, 0, 1;
    %set/v v01170720_0, 0, 1;
    %load/v 8, v01170778_0, 6;
    %cmpi/u 8, 0, 6;
    %jmp/1 T_9.0, 6;
    %cmpi/u 8, 4, 6;
    %jmp/1 T_9.1, 6;
    %cmpi/u 8, 5, 6;
    %jmp/1 T_9.2, 6;
    %cmpi/u 8, 6, 6;
    %jmp/1 T_9.3, 6;
    %cmpi/u 8, 7, 6;
    %jmp/1 T_9.4, 6;
    %cmpi/u 8, 8, 6;
    %jmp/1 T_9.5, 6;
    %cmpi/u 8, 9, 6;
    %jmp/1 T_9.6, 6;
    %cmpi/u 8, 10, 6;
    %jmp/1 T_9.7, 6;
    %cmpi/u 8, 1, 6;
    %jmp/1 T_9.8, 6;
    %cmpi/u 8, 2, 6;
    %jmp/1 T_9.9, 6;
    %set/v v011706C8_0, 0, 1;
    %set/v v01170618_0, 0, 1;
    %set/v v01170460_0, 0, 1;
    %set/v v01170510_0, 0, 1;
    %set/v v01170880_0, 0, 1;
    %set/v v011705C0_0, 0, 1;
    %set/v v01170720_0, 0, 1;
    %jmp T_9.11;
T_9.0 ;
    %set/v v011706C8_0, 1, 1;
    %set/v v011705C0_0, 0, 1;
    %set/v v01170720_0, 1, 1;
    %jmp T_9.11;
T_9.1 ;
    %set/v v011706C8_0, 0, 1;
    %set/v v011705C0_0, 1, 1;
    %set/v v01170720_0, 1, 1;
    %jmp T_9.11;
T_9.2 ;
    %set/v v011706C8_0, 0, 1;
    %set/v v011705C0_0, 1, 1;
    %set/v v01170720_0, 1, 1;
    %jmp T_9.11;
T_9.3 ;
    %set/v v011706C8_0, 0, 1;
    %set/v v011705C0_0, 1, 1;
    %set/v v01170720_0, 1, 1;
    %jmp T_9.11;
T_9.4 ;
    %set/v v011706C8_0, 0, 1;
    %set/v v011705C0_0, 1, 1;
    %set/v v01170720_0, 1, 1;
    %jmp T_9.11;
T_9.5 ;
    %set/v v011706C8_0, 0, 1;
    %set/v v011705C0_0, 1, 1;
    %set/v v01170720_0, 1, 1;
    %jmp T_9.11;
T_9.6 ;
    %set/v v011706C8_0, 0, 1;
    %set/v v011705C0_0, 1, 1;
    %set/v v01170720_0, 1, 1;
    %jmp T_9.11;
T_9.7 ;
    %set/v v011706C8_0, 0, 1;
    %set/v v011705C0_0, 1, 1;
    %set/v v01170720_0, 1, 1;
    %jmp T_9.11;
T_9.8 ;
    %set/v v011706C8_0, 0, 1;
    %set/v v011705C0_0, 1, 1;
    %set/v v01170460_0, 1, 1;
    %set/v v01170510_0, 1, 1;
    %set/v v01170720_0, 1, 1;
    %jmp T_9.11;
T_9.9 ;
    %set/v v011705C0_0, 1, 1;
    %set/v v01170880_0, 1, 1;
    %jmp T_9.11;
T_9.11 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_011736B8;
T_10 ;
    %set/v v011B9868_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_011736B8;
T_11 ;
    %delay 5, 0;
    %load/v 8, v011B9868_0, 1;
    %inv 8, 1;
    %set/v v011B9868_0, 8, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_011736B8;
T_12 ;
    %vpi_call 2 40 "$dumpfile", "./waveform/processor.vcd";
    %vpi_call 2 41 "$dumpvars", 1'sb0, S_011736B8;
    %end;
    .thread T_12;
    .scope S_011736B8;
T_13 ;
    %movi 8, 2, 32;
    %set/v v011B99C8_0, 8, 32;
    %fork TD_tb.reset, S_011735A8;
    %join;
    %wait E_0117CE90;
    %set/v v011BA100_0, 1, 1;
    %movi 8, 9, 5;
T_13.0 %cmp/s 0, 8, 5;
    %jmp/0xz T_13.1, 5;
    %add 8, 1, 5;
    %wait E_0117CE90;
    %jmp T_13.0;
T_13.1 ;
    %vpi_call 2 57 "$finish";
    %end;
    .thread T_13;
    .scope S_011736B8;
T_14 ;
    %vpi_call 2 61 "$monitor", $time, " ", "p_o_pc = %d, p_wb_data = %d", v011BA158_0, v011B9E40_0;
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    ".\test\tb_processor.v";
    "././source/processor.v";
    "././source/datapath.v";
    "././source/instruction_fetch.v";
    "././source/transmit.v";
    "././source/decoder_stage.v";
    "././source/decoder.v";
    "././source/register.v";
    "././source/execute_stage.v";
    "././source/alu.v";
    "././source/memory.v";
    "././source/controller.v";
