// Seed: 2858229023
`default_nettype wire
module module_0 (
    input  id_0,
    input  id_1,
    output id_2
);
  logic id_3;
  logic id_4;
  type_8(
      id_3, id_0 >> 1
  ); type_9(
      ~id_1, id_3
  );
  logic id_5;
endmodule
