<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <packageLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="HLS" solutionName="solution1" date="2019-12-23T18:19:18.200+0900" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="HLS" solutionName="solution1" date="2019-12-23T18:19:10.211+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;input_data_tdata[8]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;input_data_tdata[8]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xA;Phase 1 Build RT Design | Checksum: d028b3dc&#xA;&#xA;&#xA;Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2447.699 ; gain = 0.000 ; free physical = 304 ; free virtual = 8689&#xA;Post Restoration Checksum: NetGraph: 122efaca NumContArr: bdf9b912 Constraints: 0 Timing: 0&#xA;&#xA;&#xA;Phase 2 Router Initialization&#xA;&#xA;&#xA;Phase 2.1 Create Timer&#xA;Phase 2.1 Create Timer | Checksum: d028b3dc&#xA;&#xA;&#xA;Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2447.699 ; gain = 0.000 ; free physical = 304 ; free virtual = 8689&#xA;&#xA;&#xA;Phase 2.2 Fix Topology Constraints&#xA;Phase 2.2 Fix Topology Constraints | Checksum: d028b3dc&#xA;&#xA;&#xA;Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2447.699 ; gain = 0.000 ; free physical = 288 ; free virtual = 8673&#xA;&#xA;&#xA;Phase 2.3 Pre Route Cleanup&#xA;Phase 2.3 Pre Route Cleanup | Checksum: d028b3dc&#xA;&#xA;&#xA;Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2447.699 ; gain = 0.000 ; free physical = 288 ; free virtual = 8673&#xA; Number of Nodes with overlaps = 0&#xA;&#xA;&#xA;Phase 2.4 Update Timing&#xA;Phase 2.4 Update Timing | Checksum: 1396fc483&#xA;&#xA;&#xA;Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2447.699 ; gain = 0.000 ; free physical = 286 ; free virtual = 8671" projectName="HLS" solutionName="solution1" date="2019-12-23T18:19:10.207+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;input_data_tdata[11]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;input_data_tdata[11]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS" solutionName="solution1" date="2019-12-23T18:18:55.348+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;input_data_tdata[12]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;input_data_tdata[12]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS" solutionName="solution1" date="2019-12-23T18:18:55.346+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;input_data_tdata[9]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;input_data_tdata[9]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS" solutionName="solution1" date="2019-12-23T18:18:55.344+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;input_data_tdata[15]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;input_data_tdata[15]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS" solutionName="solution1" date="2019-12-23T18:18:55.332+0900" type="Warning"/>
      </packageLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
