

================================================================
== Vitis HLS Report for 'bbgemm'
================================================================
* Date:           Fri Feb 28 00:16:50 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        GEMM
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  4.503 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2990225|  2990225|  23.922 ms|  23.922 ms|  2990226|  2990226|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loopjj        |  2990224|  2990224|    373778|          -|          -|     8|        no|
        | + loopkk       |   373776|   373776|     46722|          -|          -|     8|        no|
        |  ++ loopi      |    46720|    46720|       730|          -|          -|    64|        no|
        |   +++ loopk    |      728|      728|        91|          -|          -|     8|        no|
        |    ++++ loopj  |       88|       88|        11|          -|          -|     8|        no|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 4 
6 --> 7 
7 --> 8 5 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 7 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%jj = alloca i32 1" [data/benchmarks/gemm/gemm.c:11]   --->   Operation 18 'alloca' 'jj' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%spectopmodule_ln10 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [data/benchmarks/gemm/gemm.c:10]   --->   Operation 19 'spectopmodule' 'spectopmodule_ln10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %m1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %m1"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %m2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %m2"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %prod, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %prod"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.38ns)   --->   "%store_ln11 = store i7 0, i7 %jj" [data/benchmarks/gemm/gemm.c:11]   --->   Operation 26 'store' 'store_ln11' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln15 = br void %loopkk" [data/benchmarks/gemm/gemm.c:15]   --->   Operation 27 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.38>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%jj_1 = load i7 %jj" [data/benchmarks/gemm/gemm.c:15]   --->   Operation 28 'load' 'jj_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %jj_1, i32 6" [data/benchmarks/gemm/gemm.c:15]   --->   Operation 29 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %tmp, void %loopkk.split, void %for.end38" [data/benchmarks/gemm/gemm.c:15]   --->   Operation 30 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln15 = trunc i7 %jj_1" [data/benchmarks/gemm/gemm.c:15]   --->   Operation 31 'trunc' 'trunc_ln15' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%speclooptripcount_ln16 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [data/benchmarks/gemm/gemm.c:16]   --->   Operation 32 'speclooptripcount' 'speclooptripcount_ln16' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [data/benchmarks/gemm/gemm.c:34]   --->   Operation 33 'specloopname' 'specloopname_ln34' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.38ns)   --->   "%br_ln17 = br void %loopi" [data/benchmarks/gemm/gemm.c:17]   --->   Operation 34 'br' 'br_ln17' <Predicate = (!tmp)> <Delay = 0.38>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%ret_ln35 = ret" [data/benchmarks/gemm/gemm.c:35]   --->   Operation 35 'ret' 'ret_ln35' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.09>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%kk = phi i7 %add_ln17, void %for.inc33, i7 0, void %loopkk.split" [data/benchmarks/gemm/gemm.c:17]   --->   Operation 36 'phi' 'kk' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %kk, i32 6" [data/benchmarks/gemm/gemm.c:17]   --->   Operation 37 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %tmp_2, void %loopi.split, void %for.inc36" [data/benchmarks/gemm/gemm.c:17]   --->   Operation 38 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln17 = trunc i7 %kk" [data/benchmarks/gemm/gemm.c:17]   --->   Operation 39 'trunc' 'trunc_ln17' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%speclooptripcount_ln18 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [data/benchmarks/gemm/gemm.c:18]   --->   Operation 40 'speclooptripcount' 'speclooptripcount_ln18' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [data/benchmarks/gemm/gemm.c:33]   --->   Operation 41 'specloopname' 'specloopname_ln33' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.38ns)   --->   "%br_ln19 = br void %loopk" [data/benchmarks/gemm/gemm.c:19]   --->   Operation 42 'br' 'br_ln19' <Predicate = (!tmp_2)> <Delay = 0.38>
ST_3 : Operation 43 [1/1] (0.70ns)   --->   "%add_ln15 = add i7 %jj_1, i7 8" [data/benchmarks/gemm/gemm.c:15]   --->   Operation 43 'add' 'add_ln15' <Predicate = (tmp_2)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.38ns)   --->   "%store_ln11 = store i7 %add_ln15, i7 %jj" [data/benchmarks/gemm/gemm.c:11]   --->   Operation 44 'store' 'store_ln11' <Predicate = (tmp_2)> <Delay = 0.38>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln15 = br void %loopkk" [data/benchmarks/gemm/gemm.c:15]   --->   Operation 45 'br' 'br_ln15' <Predicate = (tmp_2)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.70>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%i = phi i7 %add_ln19, void %for.inc30, i7 0, void %loopi.split" [data/benchmarks/gemm/gemm.c:19]   --->   Operation 46 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.70ns)   --->   "%icmp_ln19 = icmp_eq  i7 %i, i7 64" [data/benchmarks/gemm/gemm.c:19]   --->   Operation 47 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.70ns)   --->   "%add_ln19 = add i7 %i, i7 1" [data/benchmarks/gemm/gemm.c:19]   --->   Operation 48 'add' 'add_ln19' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %icmp_ln19, void %loopk.split, void %for.inc33" [data/benchmarks/gemm/gemm.c:19]   --->   Operation 49 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%speclooptripcount_ln20 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [data/benchmarks/gemm/gemm.c:20]   --->   Operation 50 'speclooptripcount' 'speclooptripcount_ln20' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [data/benchmarks/gemm/gemm.c:32]   --->   Operation 51 'specloopname' 'specloopname_ln32' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.38ns)   --->   "%br_ln21 = br void %loopj" [data/benchmarks/gemm/gemm.c:21]   --->   Operation 52 'br' 'br_ln21' <Predicate = (!icmp_ln19)> <Delay = 0.38>
ST_4 : Operation 53 [1/1] (0.70ns)   --->   "%add_ln17 = add i7 %kk, i7 8" [data/benchmarks/gemm/gemm.c:17]   --->   Operation 53 'add' 'add_ln17' <Predicate = (icmp_ln19)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln17 = br void %loopi" [data/benchmarks/gemm/gemm.c:17]   --->   Operation 54 'br' 'br_ln17' <Predicate = (icmp_ln19)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.35>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%k = phi i4 %add_ln21, void %for.inc27, i4 0, void %loopk.split" [data/benchmarks/gemm/gemm.c:21]   --->   Operation 55 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.70ns)   --->   "%icmp_ln21 = icmp_eq  i4 %k, i4 8" [data/benchmarks/gemm/gemm.c:21]   --->   Operation 56 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.70ns)   --->   "%add_ln21 = add i4 %k, i4 1" [data/benchmarks/gemm/gemm.c:21]   --->   Operation 57 'add' 'add_ln21' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void %loopj.split, void %for.inc30" [data/benchmarks/gemm/gemm.c:21]   --->   Operation 58 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i4 %k" [data/benchmarks/gemm/gemm.c:21]   --->   Operation 59 'zext' 'zext_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i4 %k" [data/benchmarks/gemm/gemm.c:24]   --->   Operation 60 'trunc' 'trunc_ln24' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %kk, i32 3, i32 5" [data/benchmarks/gemm/gemm.c:24]   --->   Operation 61 'partselect' 'tmp_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.70ns)   --->   "%add_ln25 = add i6 %trunc_ln17, i6 %zext_ln21" [data/benchmarks/gemm/gemm.c:25]   --->   Operation 62 'add' 'add_ln25' <Predicate = (!icmp_ln21)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln25 = trunc i7 %i" [data/benchmarks/gemm/gemm.c:25]   --->   Operation 63 'trunc' 'trunc_ln25' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%add_ln25_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25, i6 %add_ln25" [data/benchmarks/gemm/gemm.c:25]   --->   Operation 64 'bitconcatenate' 'add_ln25_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i12 %add_ln25_1" [data/benchmarks/gemm/gemm.c:25]   --->   Operation 65 'zext' 'zext_ln25' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%m1_addr = getelementptr i64 %m1, i64 0, i64 %zext_ln25" [data/benchmarks/gemm/gemm.c:25]   --->   Operation 66 'getelementptr' 'm1_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 67 [2/2] (1.64ns)   --->   "%m1_load = load i12 %m1_addr" [data/benchmarks/gemm/gemm.c:25]   --->   Operation 67 'load' 'm1_load' <Predicate = (!icmp_ln21)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln19 = br void %loopk" [data/benchmarks/gemm/gemm.c:19]   --->   Operation 68 'br' 'br_ln19' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.64>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [data/benchmarks/gemm/gemm.c:22]   --->   Operation 69 'speclooptripcount' 'speclooptripcount_ln22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [data/benchmarks/gemm/gemm.c:31]   --->   Operation 70 'specloopname' 'specloopname_ln31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/2] (1.64ns)   --->   "%m1_load = load i12 %m1_addr" [data/benchmarks/gemm/gemm.c:25]   --->   Operation 71 'load' 'm1_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%temp_x = bitcast i64 %m1_load" [data/benchmarks/gemm/gemm.c:25]   --->   Operation 72 'bitcast' 'temp_x' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.38ns)   --->   "%br_ln26 = br void %for.inc" [data/benchmarks/gemm/gemm.c:26]   --->   Operation 73 'br' 'br_ln26' <Predicate = true> <Delay = 0.38>

State 7 <SV = 6> <Delay = 2.35>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%j = phi i4 %add_ln26, void %for.inc.split, i4 0, void %loopj.split" [data/benchmarks/gemm/gemm.c:26]   --->   Operation 74 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.70ns)   --->   "%icmp_ln26 = icmp_eq  i4 %j, i4 8" [data/benchmarks/gemm/gemm.c:26]   --->   Operation 75 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (0.70ns)   --->   "%add_ln26 = add i4 %j, i4 1" [data/benchmarks/gemm/gemm.c:26]   --->   Operation 76 'add' 'add_ln26' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %for.inc.split, void %for.inc27" [data/benchmarks/gemm/gemm.c:26]   --->   Operation 77 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i4 %j" [data/benchmarks/gemm/gemm.c:26]   --->   Operation 78 'zext' 'zext_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.70ns)   --->   "%add_ln28 = add i6 %trunc_ln15, i6 %zext_ln26" [data/benchmarks/gemm/gemm.c:28]   --->   Operation 79 'add' 'add_ln28' <Predicate = (!icmp_ln26)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%add_ln28_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i3.i6, i3 %tmp_1, i3 %trunc_ln24, i6 %add_ln28" [data/benchmarks/gemm/gemm.c:28]   --->   Operation 80 'bitconcatenate' 'add_ln28_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i12 %add_ln28_1" [data/benchmarks/gemm/gemm.c:28]   --->   Operation 81 'zext' 'zext_ln28' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%m2_addr = getelementptr i64 %m2, i64 0, i64 %zext_ln28" [data/benchmarks/gemm/gemm.c:28]   --->   Operation 82 'getelementptr' 'm2_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 83 [2/2] (1.64ns)   --->   "%m2_load = load i12 %m2_addr" [data/benchmarks/gemm/gemm.c:28]   --->   Operation 83 'load' 'm2_load' <Predicate = (!icmp_ln26)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln21 = br void %loopj" [data/benchmarks/gemm/gemm.c:21]   --->   Operation 84 'br' 'br_ln21' <Predicate = (icmp_ln26)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 1.64>
ST_8 : Operation 85 [1/2] (1.64ns)   --->   "%m2_load = load i12 %m2_addr" [data/benchmarks/gemm/gemm.c:28]   --->   Operation 85 'load' 'm2_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 9 <SV = 8> <Delay = 4.50>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%bitcast_ln28 = bitcast i64 %m2_load" [data/benchmarks/gemm/gemm.c:28]   --->   Operation 86 'bitcast' 'bitcast_ln28' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 87 [4/4] (4.50ns)   --->   "%mul = dmul i64 %temp_x, i64 %bitcast_ln28" [data/benchmarks/gemm/gemm.c:28]   --->   Operation 87 'dmul' 'mul' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.50>
ST_10 : Operation 88 [3/4] (4.50ns)   --->   "%mul = dmul i64 %temp_x, i64 %bitcast_ln28" [data/benchmarks/gemm/gemm.c:28]   --->   Operation 88 'dmul' 'mul' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.50>
ST_11 : Operation 89 [2/4] (4.50ns)   --->   "%mul = dmul i64 %temp_x, i64 %bitcast_ln28" [data/benchmarks/gemm/gemm.c:28]   --->   Operation 89 'dmul' 'mul' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "%add_ln29_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25, i6 %add_ln28" [data/benchmarks/gemm/gemm.c:29]   --->   Operation 90 'bitconcatenate' 'add_ln29_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i12 %add_ln29_1" [data/benchmarks/gemm/gemm.c:29]   --->   Operation 91 'zext' 'zext_ln29' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%prod_addr = getelementptr i64 %prod, i64 0, i64 %zext_ln29" [data/benchmarks/gemm/gemm.c:29]   --->   Operation 92 'getelementptr' 'prod_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 93 [2/2] (1.64ns)   --->   "%prod_load = load i12 %prod_addr" [data/benchmarks/gemm/gemm.c:29]   --->   Operation 93 'load' 'prod_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 12 <SV = 11> <Delay = 4.50>
ST_12 : Operation 94 [1/4] (4.50ns)   --->   "%mul = dmul i64 %temp_x, i64 %bitcast_ln28" [data/benchmarks/gemm/gemm.c:28]   --->   Operation 94 'dmul' 'mul' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 95 [1/2] (1.64ns)   --->   "%prod_load = load i12 %prod_addr" [data/benchmarks/gemm/gemm.c:29]   --->   Operation 95 'load' 'prod_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 13 <SV = 12> <Delay = 4.33>
ST_13 : Operation 96 [1/1] (0.00ns)   --->   "%bitcast_ln29 = bitcast i64 %prod_load" [data/benchmarks/gemm/gemm.c:29]   --->   Operation 96 'bitcast' 'bitcast_ln29' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 97 [4/4] (4.33ns)   --->   "%add = dadd i64 %bitcast_ln29, i64 %mul" [data/benchmarks/gemm/gemm.c:29]   --->   Operation 97 'dadd' 'add' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.33>
ST_14 : Operation 98 [3/4] (4.33ns)   --->   "%add = dadd i64 %bitcast_ln29, i64 %mul" [data/benchmarks/gemm/gemm.c:29]   --->   Operation 98 'dadd' 'add' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.33>
ST_15 : Operation 99 [2/4] (4.33ns)   --->   "%add = dadd i64 %bitcast_ln29, i64 %mul" [data/benchmarks/gemm/gemm.c:29]   --->   Operation 99 'dadd' 'add' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.33>
ST_16 : Operation 100 [1/4] (4.33ns)   --->   "%add = dadd i64 %bitcast_ln29, i64 %mul" [data/benchmarks/gemm/gemm.c:29]   --->   Operation 100 'dadd' 'add' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.64>
ST_17 : Operation 101 [1/1] (0.00ns)   --->   "%speclooptripcount_ln27 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [data/benchmarks/gemm/gemm.c:27]   --->   Operation 101 'speclooptripcount' 'speclooptripcount_ln27' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 102 [1/1] (0.00ns)   --->   "%specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [data/benchmarks/gemm/gemm.c:30]   --->   Operation 102 'specloopname' 'specloopname_ln30' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 103 [1/1] (0.00ns)   --->   "%bitcast_ln29_1 = bitcast i64 %add" [data/benchmarks/gemm/gemm.c:29]   --->   Operation 103 'bitcast' 'bitcast_ln29_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 104 [1/1] (1.64ns)   --->   "%store_ln29 = store i64 %bitcast_ln29_1, i12 %prod_addr" [data/benchmarks/gemm/gemm.c:29]   --->   Operation 104 'store' 'store_ln29' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_17 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln26 = br void %for.inc" [data/benchmarks/gemm/gemm.c:26]   --->   Operation 105 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ m1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ m2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ prod]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
jj                     (alloca           ) [ 011111111111111111]
spectopmodule_ln10     (spectopmodule    ) [ 000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000]
store_ln11             (store            ) [ 000000000000000000]
br_ln15                (br               ) [ 000000000000000000]
jj_1                   (load             ) [ 000111111111111111]
tmp                    (bitselect        ) [ 001111111111111111]
br_ln15                (br               ) [ 000000000000000000]
trunc_ln15             (trunc            ) [ 000111111111111111]
speclooptripcount_ln16 (speclooptripcount) [ 000000000000000000]
specloopname_ln34      (specloopname     ) [ 000000000000000000]
br_ln17                (br               ) [ 001111111111111111]
ret_ln35               (ret              ) [ 000000000000000000]
kk                     (phi              ) [ 000111111111111111]
tmp_2                  (bitselect        ) [ 001111111111111111]
br_ln17                (br               ) [ 000000000000000000]
trunc_ln17             (trunc            ) [ 000011111111111111]
speclooptripcount_ln18 (speclooptripcount) [ 000000000000000000]
specloopname_ln33      (specloopname     ) [ 000000000000000000]
br_ln19                (br               ) [ 001111111111111111]
add_ln15               (add              ) [ 000000000000000000]
store_ln11             (store            ) [ 000000000000000000]
br_ln15                (br               ) [ 000000000000000000]
i                      (phi              ) [ 000011111111111111]
icmp_ln19              (icmp             ) [ 001111111111111111]
add_ln19               (add              ) [ 001111111111111111]
br_ln19                (br               ) [ 000000000000000000]
speclooptripcount_ln20 (speclooptripcount) [ 000000000000000000]
specloopname_ln32      (specloopname     ) [ 000000000000000000]
br_ln21                (br               ) [ 001111111111111111]
add_ln17               (add              ) [ 001111111111111111]
br_ln17                (br               ) [ 001111111111111111]
k                      (phi              ) [ 000001000000000000]
icmp_ln21              (icmp             ) [ 001111111111111111]
add_ln21               (add              ) [ 001111111111111111]
br_ln21                (br               ) [ 000000000000000000]
zext_ln21              (zext             ) [ 000000000000000000]
trunc_ln24             (trunc            ) [ 000000111111111111]
tmp_1                  (partselect       ) [ 000000111111111111]
add_ln25               (add              ) [ 000000000000000000]
trunc_ln25             (trunc            ) [ 000000111111111111]
add_ln25_1             (bitconcatenate   ) [ 000000000000000000]
zext_ln25              (zext             ) [ 000000000000000000]
m1_addr                (getelementptr    ) [ 000000100000000000]
br_ln19                (br               ) [ 001111111111111111]
speclooptripcount_ln22 (speclooptripcount) [ 000000000000000000]
specloopname_ln31      (specloopname     ) [ 000000000000000000]
m1_load                (load             ) [ 000000000000000000]
temp_x                 (bitcast          ) [ 000000011111111111]
br_ln26                (br               ) [ 001111111111111111]
j                      (phi              ) [ 000000010000000000]
icmp_ln26              (icmp             ) [ 001111111111111111]
add_ln26               (add              ) [ 001111111111111111]
br_ln26                (br               ) [ 000000000000000000]
zext_ln26              (zext             ) [ 000000000000000000]
add_ln28               (add              ) [ 000000001111000000]
add_ln28_1             (bitconcatenate   ) [ 000000000000000000]
zext_ln28              (zext             ) [ 000000000000000000]
m2_addr                (getelementptr    ) [ 000000001000000000]
br_ln21                (br               ) [ 001111111111111111]
m2_load                (load             ) [ 000000000100000000]
bitcast_ln28           (bitcast          ) [ 000000000011100000]
add_ln29_1             (bitconcatenate   ) [ 000000000000000000]
zext_ln29              (zext             ) [ 000000000000000000]
prod_addr              (getelementptr    ) [ 000000000000111111]
mul                    (dmul             ) [ 000000000000011110]
prod_load              (load             ) [ 000000000000010000]
bitcast_ln29           (bitcast          ) [ 000000000000001110]
add                    (dadd             ) [ 000000000000000001]
speclooptripcount_ln27 (speclooptripcount) [ 000000000000000000]
specloopname_ln30      (specloopname     ) [ 000000000000000000]
bitcast_ln29_1         (bitcast          ) [ 000000000000000000]
store_ln29             (store            ) [ 000000000000000000]
br_ln26                (br               ) [ 001111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="m1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="m2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="prod">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prod"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i3.i3.i6"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="jj_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="jj/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="m1_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="64" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="12" slack="0"/>
<pin id="80" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m1_addr/5 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="12" slack="0"/>
<pin id="85" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m1_load/5 "/>
</bind>
</comp>

<comp id="89" class="1004" name="m2_addr_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="64" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="12" slack="0"/>
<pin id="93" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m2_addr/7 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_access_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="12" slack="0"/>
<pin id="98" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m2_load/7 "/>
</bind>
</comp>

<comp id="102" class="1004" name="prod_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="64" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="12" slack="0"/>
<pin id="106" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prod_addr/11 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="12" slack="0"/>
<pin id="111" dir="0" index="1" bw="64" slack="0"/>
<pin id="112" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="prod_load/11 store_ln29/17 "/>
</bind>
</comp>

<comp id="115" class="1005" name="kk_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="7" slack="1"/>
<pin id="117" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="kk (phireg) "/>
</bind>
</comp>

<comp id="119" class="1004" name="kk_phi_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="7" slack="1"/>
<pin id="121" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="1" slack="1"/>
<pin id="123" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="kk/3 "/>
</bind>
</comp>

<comp id="127" class="1005" name="i_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="7" slack="1"/>
<pin id="129" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="131" class="1004" name="i_phi_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="7" slack="0"/>
<pin id="133" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="1" slack="1"/>
<pin id="135" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="139" class="1005" name="k_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="4" slack="1"/>
<pin id="141" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="143" class="1004" name="k_phi_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="4" slack="0"/>
<pin id="145" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="1" slack="1"/>
<pin id="147" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/5 "/>
</bind>
</comp>

<comp id="150" class="1005" name="j_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="4" slack="1"/>
<pin id="152" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="154" class="1004" name="j_phi_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="4" slack="0"/>
<pin id="156" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="1" slack="1"/>
<pin id="158" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/7 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="64" slack="0"/>
<pin id="163" dir="0" index="1" bw="64" slack="1"/>
<pin id="164" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="add/13 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="64" slack="3"/>
<pin id="167" dir="0" index="1" bw="64" slack="0"/>
<pin id="168" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul/9 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln11_store_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="7" slack="0"/>
<pin id="172" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="jj_1_load_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="7" slack="1"/>
<pin id="176" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="jj_1/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="tmp_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="7" slack="0"/>
<pin id="180" dir="0" index="2" bw="4" slack="0"/>
<pin id="181" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="trunc_ln15_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="7" slack="0"/>
<pin id="187" dir="1" index="1" bw="6" slack="5"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln15/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="tmp_2_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="7" slack="0"/>
<pin id="192" dir="0" index="2" bw="4" slack="0"/>
<pin id="193" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="trunc_ln17_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="7" slack="0"/>
<pin id="199" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln17/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="add_ln15_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="7" slack="2147483647"/>
<pin id="203" dir="0" index="1" bw="5" slack="0"/>
<pin id="204" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="store_ln11_store_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="7" slack="0"/>
<pin id="208" dir="0" index="1" bw="7" slack="2"/>
<pin id="209" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="icmp_ln19_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="7" slack="0"/>
<pin id="213" dir="0" index="1" bw="7" slack="0"/>
<pin id="214" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/4 "/>
</bind>
</comp>

<comp id="217" class="1004" name="add_ln19_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="7" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/4 "/>
</bind>
</comp>

<comp id="223" class="1004" name="add_ln17_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="7" slack="1"/>
<pin id="225" dir="0" index="1" bw="5" slack="0"/>
<pin id="226" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17/4 "/>
</bind>
</comp>

<comp id="229" class="1004" name="icmp_ln21_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="4" slack="0"/>
<pin id="231" dir="0" index="1" bw="4" slack="0"/>
<pin id="232" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/5 "/>
</bind>
</comp>

<comp id="235" class="1004" name="add_ln21_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="4" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/5 "/>
</bind>
</comp>

<comp id="241" class="1004" name="zext_ln21_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="4" slack="0"/>
<pin id="243" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/5 "/>
</bind>
</comp>

<comp id="245" class="1004" name="trunc_ln24_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="4" slack="0"/>
<pin id="247" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln24/5 "/>
</bind>
</comp>

<comp id="249" class="1004" name="tmp_1_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="3" slack="0"/>
<pin id="251" dir="0" index="1" bw="7" slack="2"/>
<pin id="252" dir="0" index="2" bw="3" slack="0"/>
<pin id="253" dir="0" index="3" bw="4" slack="0"/>
<pin id="254" dir="1" index="4" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="259" class="1004" name="add_ln25_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="6" slack="2"/>
<pin id="261" dir="0" index="1" bw="4" slack="0"/>
<pin id="262" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/5 "/>
</bind>
</comp>

<comp id="264" class="1004" name="trunc_ln25_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="7" slack="1"/>
<pin id="266" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln25/5 "/>
</bind>
</comp>

<comp id="268" class="1004" name="add_ln25_1_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="12" slack="0"/>
<pin id="270" dir="0" index="1" bw="6" slack="0"/>
<pin id="271" dir="0" index="2" bw="6" slack="0"/>
<pin id="272" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln25_1/5 "/>
</bind>
</comp>

<comp id="276" class="1004" name="zext_ln25_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="12" slack="0"/>
<pin id="278" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/5 "/>
</bind>
</comp>

<comp id="281" class="1004" name="temp_x_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="64" slack="0"/>
<pin id="283" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="temp_x/6 "/>
</bind>
</comp>

<comp id="285" class="1004" name="icmp_ln26_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="4" slack="0"/>
<pin id="287" dir="0" index="1" bw="4" slack="0"/>
<pin id="288" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/7 "/>
</bind>
</comp>

<comp id="291" class="1004" name="add_ln26_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="4" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/7 "/>
</bind>
</comp>

<comp id="297" class="1004" name="zext_ln26_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="4" slack="0"/>
<pin id="299" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/7 "/>
</bind>
</comp>

<comp id="301" class="1004" name="add_ln28_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="6" slack="5"/>
<pin id="303" dir="0" index="1" bw="4" slack="0"/>
<pin id="304" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/7 "/>
</bind>
</comp>

<comp id="306" class="1004" name="add_ln28_1_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="12" slack="0"/>
<pin id="308" dir="0" index="1" bw="3" slack="2"/>
<pin id="309" dir="0" index="2" bw="3" slack="2"/>
<pin id="310" dir="0" index="3" bw="6" slack="0"/>
<pin id="311" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln28_1/7 "/>
</bind>
</comp>

<comp id="314" class="1004" name="zext_ln28_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="12" slack="0"/>
<pin id="316" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/7 "/>
</bind>
</comp>

<comp id="319" class="1004" name="bitcast_ln28_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="64" slack="1"/>
<pin id="321" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28/9 "/>
</bind>
</comp>

<comp id="323" class="1004" name="add_ln29_1_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="12" slack="0"/>
<pin id="325" dir="0" index="1" bw="6" slack="6"/>
<pin id="326" dir="0" index="2" bw="6" slack="4"/>
<pin id="327" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln29_1/11 "/>
</bind>
</comp>

<comp id="329" class="1004" name="zext_ln29_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="12" slack="0"/>
<pin id="331" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/11 "/>
</bind>
</comp>

<comp id="334" class="1004" name="bitcast_ln29_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="64" slack="1"/>
<pin id="336" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29/13 "/>
</bind>
</comp>

<comp id="338" class="1004" name="bitcast_ln29_1_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="64" slack="1"/>
<pin id="340" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29_1/17 "/>
</bind>
</comp>

<comp id="342" class="1005" name="jj_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="7" slack="0"/>
<pin id="344" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="jj "/>
</bind>
</comp>

<comp id="355" class="1005" name="trunc_ln15_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="6" slack="5"/>
<pin id="357" dir="1" index="1" bw="6" slack="5"/>
</pin_list>
<bind>
<opset="trunc_ln15 "/>
</bind>
</comp>

<comp id="363" class="1005" name="trunc_ln17_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="6" slack="2"/>
<pin id="365" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln17 "/>
</bind>
</comp>

<comp id="371" class="1005" name="add_ln19_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="7" slack="0"/>
<pin id="373" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln19 "/>
</bind>
</comp>

<comp id="376" class="1005" name="add_ln17_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="7" slack="1"/>
<pin id="378" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln17 "/>
</bind>
</comp>

<comp id="384" class="1005" name="add_ln21_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="4" slack="0"/>
<pin id="386" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln21 "/>
</bind>
</comp>

<comp id="389" class="1005" name="trunc_ln24_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="3" slack="2"/>
<pin id="391" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln24 "/>
</bind>
</comp>

<comp id="394" class="1005" name="tmp_1_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="3" slack="2"/>
<pin id="396" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="399" class="1005" name="trunc_ln25_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="6" slack="6"/>
<pin id="401" dir="1" index="1" bw="6" slack="6"/>
</pin_list>
<bind>
<opset="trunc_ln25 "/>
</bind>
</comp>

<comp id="404" class="1005" name="m1_addr_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="12" slack="1"/>
<pin id="406" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="m1_addr "/>
</bind>
</comp>

<comp id="409" class="1005" name="temp_x_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="64" slack="3"/>
<pin id="411" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="temp_x "/>
</bind>
</comp>

<comp id="417" class="1005" name="add_ln26_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="4" slack="0"/>
<pin id="419" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln26 "/>
</bind>
</comp>

<comp id="422" class="1005" name="add_ln28_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="6" slack="4"/>
<pin id="424" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="add_ln28 "/>
</bind>
</comp>

<comp id="427" class="1005" name="m2_addr_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="12" slack="1"/>
<pin id="429" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="m2_addr "/>
</bind>
</comp>

<comp id="432" class="1005" name="m2_load_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="64" slack="1"/>
<pin id="434" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="m2_load "/>
</bind>
</comp>

<comp id="437" class="1005" name="bitcast_ln28_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="64" slack="1"/>
<pin id="439" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln28 "/>
</bind>
</comp>

<comp id="442" class="1005" name="prod_addr_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="12" slack="1"/>
<pin id="444" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="prod_addr "/>
</bind>
</comp>

<comp id="447" class="1005" name="mul_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="64" slack="1"/>
<pin id="449" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="452" class="1005" name="prod_load_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="64" slack="1"/>
<pin id="454" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="prod_load "/>
</bind>
</comp>

<comp id="457" class="1005" name="bitcast_ln29_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="64" slack="1"/>
<pin id="459" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln29 "/>
</bind>
</comp>

<comp id="462" class="1005" name="add_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="64" slack="1"/>
<pin id="464" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="6" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="64" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="76" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="94"><net_src comp="2" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="64" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="89" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="64" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="102" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="118"><net_src comp="24" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="115" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="126"><net_src comp="119" pin="4"/><net_sink comp="115" pin=0"/></net>

<net id="130"><net_src comp="24" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="137"><net_src comp="127" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="138"><net_src comp="131" pin="4"/><net_sink comp="127" pin=0"/></net>

<net id="142"><net_src comp="50" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="139" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="153"><net_src comp="50" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="150" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="173"><net_src comp="24" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="182"><net_src comp="26" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="174" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="184"><net_src comp="28" pin="0"/><net_sink comp="177" pin=2"/></net>

<net id="188"><net_src comp="174" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="194"><net_src comp="26" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="119" pin="4"/><net_sink comp="189" pin=1"/></net>

<net id="196"><net_src comp="28" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="200"><net_src comp="119" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="205"><net_src comp="40" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="210"><net_src comp="201" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="215"><net_src comp="131" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="42" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="131" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="44" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="115" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="40" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="143" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="52" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="143" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="54" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="244"><net_src comp="143" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="248"><net_src comp="143" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="255"><net_src comp="56" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="256"><net_src comp="115" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="257"><net_src comp="58" pin="0"/><net_sink comp="249" pin=2"/></net>

<net id="258"><net_src comp="60" pin="0"/><net_sink comp="249" pin=3"/></net>

<net id="263"><net_src comp="241" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="267"><net_src comp="127" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="273"><net_src comp="62" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="264" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="259" pin="2"/><net_sink comp="268" pin=2"/></net>

<net id="279"><net_src comp="268" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="284"><net_src comp="83" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="289"><net_src comp="154" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="52" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="154" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="54" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="300"><net_src comp="154" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="305"><net_src comp="297" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="312"><net_src comp="68" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="301" pin="2"/><net_sink comp="306" pin=3"/></net>

<net id="317"><net_src comp="306" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="322"><net_src comp="319" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="328"><net_src comp="62" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="332"><net_src comp="323" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="337"><net_src comp="334" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="341"><net_src comp="338" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="345"><net_src comp="72" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="347"><net_src comp="342" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="348"><net_src comp="342" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="358"><net_src comp="185" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="366"><net_src comp="197" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="374"><net_src comp="217" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="379"><net_src comp="223" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="387"><net_src comp="235" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="392"><net_src comp="245" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="397"><net_src comp="249" pin="4"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="402"><net_src comp="264" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="407"><net_src comp="76" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="412"><net_src comp="281" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="420"><net_src comp="291" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="425"><net_src comp="301" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="430"><net_src comp="89" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="435"><net_src comp="96" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="440"><net_src comp="319" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="445"><net_src comp="102" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="450"><net_src comp="165" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="455"><net_src comp="109" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="460"><net_src comp="334" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="465"><net_src comp="161" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="338" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: prod | {17 }
 - Input state : 
	Port: bbgemm : m1 | {5 6 }
	Port: bbgemm : m2 | {7 8 }
	Port: bbgemm : prod | {11 12 }
  - Chain level:
	State 1
		store_ln11 : 1
	State 2
		tmp : 1
		br_ln15 : 2
		trunc_ln15 : 1
	State 3
		tmp_2 : 1
		br_ln17 : 2
		trunc_ln17 : 1
		store_ln11 : 1
	State 4
		icmp_ln19 : 1
		add_ln19 : 1
		br_ln19 : 2
	State 5
		icmp_ln21 : 1
		add_ln21 : 1
		br_ln21 : 2
		zext_ln21 : 1
		trunc_ln24 : 1
		add_ln25 : 2
		add_ln25_1 : 3
		zext_ln25 : 4
		m1_addr : 5
		m1_load : 6
	State 6
		temp_x : 1
	State 7
		icmp_ln26 : 1
		add_ln26 : 1
		br_ln26 : 2
		zext_ln26 : 1
		add_ln28 : 2
		add_ln28_1 : 3
		zext_ln28 : 4
		m2_addr : 5
		m2_load : 6
	State 8
	State 9
		mul : 1
	State 10
	State 11
		zext_ln29 : 1
		prod_addr : 2
		prod_load : 3
	State 12
	State 13
		add : 1
	State 14
	State 15
	State 16
	State 17
		store_ln29 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|---------|
| Operation|  Functional Unit  |   DSP   |    FF   |   LUT   |
|----------|-------------------|---------|---------|---------|
|   dadd   |     grp_fu_161    |    3    |   430   |   708   |
|----------|-------------------|---------|---------|---------|
|   dmul   |     grp_fu_165    |    8    |   275   |   108   |
|----------|-------------------|---------|---------|---------|
|          |  add_ln15_fu_201  |    0    |    0    |    14   |
|          |  add_ln19_fu_217  |    0    |    0    |    14   |
|          |  add_ln17_fu_223  |    0    |    0    |    14   |
|    add   |  add_ln21_fu_235  |    0    |    0    |    12   |
|          |  add_ln25_fu_259  |    0    |    0    |    13   |
|          |  add_ln26_fu_291  |    0    |    0    |    12   |
|          |  add_ln28_fu_301  |    0    |    0    |    13   |
|----------|-------------------|---------|---------|---------|
|          |  icmp_ln19_fu_211 |    0    |    0    |    14   |
|   icmp   |  icmp_ln21_fu_229 |    0    |    0    |    12   |
|          |  icmp_ln26_fu_285 |    0    |    0    |    12   |
|----------|-------------------|---------|---------|---------|
| bitselect|     tmp_fu_177    |    0    |    0    |    0    |
|          |    tmp_2_fu_189   |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|          | trunc_ln15_fu_185 |    0    |    0    |    0    |
|   trunc  | trunc_ln17_fu_197 |    0    |    0    |    0    |
|          | trunc_ln24_fu_245 |    0    |    0    |    0    |
|          | trunc_ln25_fu_264 |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|          |  zext_ln21_fu_241 |    0    |    0    |    0    |
|          |  zext_ln25_fu_276 |    0    |    0    |    0    |
|   zext   |  zext_ln26_fu_297 |    0    |    0    |    0    |
|          |  zext_ln28_fu_314 |    0    |    0    |    0    |
|          |  zext_ln29_fu_329 |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|partselect|    tmp_1_fu_249   |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|          | add_ln25_1_fu_268 |    0    |    0    |    0    |
|bitconcatenate| add_ln28_1_fu_306 |    0    |    0    |    0    |
|          | add_ln29_1_fu_323 |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   Total  |                   |    11   |   705   |   946   |
|----------|-------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  add_ln17_reg_376  |    7   |
|  add_ln19_reg_371  |    7   |
|  add_ln21_reg_384  |    4   |
|  add_ln26_reg_417  |    4   |
|  add_ln28_reg_422  |    6   |
|     add_reg_462    |   64   |
|bitcast_ln28_reg_437|   64   |
|bitcast_ln29_reg_457|   64   |
|      i_reg_127     |    7   |
|      j_reg_150     |    4   |
|     jj_reg_342     |    7   |
|      k_reg_139     |    4   |
|     kk_reg_115     |    7   |
|   m1_addr_reg_404  |   12   |
|   m2_addr_reg_427  |   12   |
|   m2_load_reg_432  |   64   |
|     mul_reg_447    |   64   |
|  prod_addr_reg_442 |   12   |
|  prod_load_reg_452 |   64   |
|   temp_x_reg_409   |   64   |
|    tmp_1_reg_394   |    3   |
| trunc_ln15_reg_355 |    6   |
| trunc_ln17_reg_363 |    6   |
| trunc_ln24_reg_389 |    3   |
| trunc_ln25_reg_399 |    6   |
+--------------------+--------+
|        Total       |   565  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_83 |  p0  |   2  |  12  |   24   ||    9    |
|  grp_access_fu_96 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_109 |  p0  |   2  |  12  |   24   ||    9    |
|     kk_reg_115    |  p0  |   2  |   7  |   14   ||    9    |
|     i_reg_127     |  p0  |   2  |   7  |   14   ||    9    |
|     grp_fu_161    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_165    |  p1  |   2  |  64  |   128  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   356  ||  2.709  ||    63   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   11   |    -   |   705  |   946  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   63   |
|  Register |    -   |    -   |   565  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   11   |    2   |  1270  |  1009  |
+-----------+--------+--------+--------+--------+
