SIM             = icarus
TOPLEVEL_LANG   = verilog
VERILOG_SOURCES = /code/rtl/clock_divider.sv 
TOPLEVEL        = clock_divider
MODULE          = test_clk_div
PYTHONPATH      = /src
HASH            = 7cdb7353cf4de1daf3539465e9f2d2559bb1b32a
