// Copyright (c) 2026 Advanced Micro Devices, Inc.
// SPDX-License-Identifier: MIT

#include "rocjitsu/code/rj_code.h"
#include "rocjitsu/vm/amdgpu/compute_unit.h"
#include "rocjitsu/vm/amdgpu/gpu_memory.h"
#include "rocjitsu/vm/amdgpu/instruction_cache.h"
#include "rocjitsu/vm/amdgpu/l2_cache.h"
#include "rocjitsu/vm/amdgpu/wavefront.h"

#include <gtest/gtest.h>

#include <algorithm>
#include <array>
#include <cstdint>
#include <memory>
#include <optional>
#include <span>
#include <string>
#include <vector>

namespace {

using rocjitsu::amdgpu::GpuMemory;
using rocjitsu::amdgpu::GpuVm;
using rocjitsu::amdgpu::InstructionCache;
namespace amdgpu = rocjitsu::amdgpu;

constexpr uint64_t kCodeBase = 0x200000;

/// @brief Fill @p bytes of code memory at kCodeBase with a per-byte pattern.
std::vector<uint8_t> fill_code(GpuMemory &memory, size_t bytes, uint8_t salt) {
  std::vector<uint8_t> expected(bytes);
  for (size_t i = 0; i < bytes; ++i)
    expected[i] = static_cast<uint8_t>((i * 7) ^ salt);
  memory.write_block(kCodeBase, std::span<const uint8_t>(expected));
  return expected;
}

std::array<uint8_t, InstructionCache::kFetchBytes> fetch_at(InstructionCache &icache,
                                                            const GpuMemory &memory, uint64_t pc) {
  std::array<uint8_t, InstructionCache::kFetchBytes> got{};
  icache.fetch(memory, pc, got.data());
  return got;
}

class ExecutableAddressSpace final : public amdgpu::AddressSpaceTranslator,
                                     public amdgpu::PhysicalMemoryAccess {
public:
  explicit ExecutableAddressSpace(uint8_t value)
      : bytes_(InstructionCache::kLineSize * 2, static_cast<std::byte>(value)) {}

  amdgpu::VmTranslationResult translate(uint64_t address, std::size_t size,
                                        amdgpu::VmAccessKind access) const override {
    if (access != amdgpu::VmAccessKind::Read && access != amdgpu::VmAccessKind::Execute)
      return {.outcome = amdgpu::VmAccessOutcome::Faulted, .translation = {}};
    if (address < kCodeBase || size == 0 || address - kCodeBase > bytes_.size() ||
        size > bytes_.size() - (address - kCodeBase)) {
      return {.outcome = amdgpu::VmAccessOutcome::Faulted, .translation = {}};
    }
    return {
        .outcome = amdgpu::VmAccessOutcome::Complete,
        .translation = {.domain = amdgpu::VmMemoryDomain::System,
                        .address = address - kCodeBase,
                        .contiguous_bytes = bytes_.size() - (address - kCodeBase),
                        .mtype = amdgpu::Mtype::RW,
                        .permissions = {.readable = true, .writable = false, .executable = true}}};
  }

  amdgpu::VmAccessOutcome read(amdgpu::VmMemoryDomain domain, uint64_t address,
                               std::span<std::byte> bytes) override {
    if (domain != amdgpu::VmMemoryDomain::System || address > bytes_.size() ||
        bytes.size() > bytes_.size() - address) {
      return amdgpu::VmAccessOutcome::Faulted;
    }
    std::copy_n(bytes_.begin() + static_cast<ptrdiff_t>(address), bytes.size(), bytes.begin());
    return amdgpu::VmAccessOutcome::Complete;
  }

  amdgpu::VmAccessOutcome write(amdgpu::VmMemoryDomain, uint64_t,
                                std::span<const std::byte>) override {
    return amdgpu::VmAccessOutcome::Faulted;
  }

private:
  std::vector<std::byte> bytes_;
};

std::array<uint8_t, InstructionCache::kFetchBytes>
fetch_at(InstructionCache &icache, const amdgpu::GpuVmAccess &access, uint64_t pc = kCodeBase) {
  std::array<uint8_t, InstructionCache::kFetchBytes> got{};
  EXPECT_EQ(icache.fetch(access, pc, got.data()), amdgpu::VmAccessOutcome::Complete);
  return got;
}

// Every four-byte-aligned PC in a two-line window, including the offsets whose
// fetch window runs off the end of a line, must return the backing bytes.
TEST(InstructionCacheTest, FetchMatchesBackingMemoryAtEveryAlignedOffset) {
  GpuMemory memory("memory");
  InstructionCache icache;
  const size_t span = InstructionCache::kLineSize * 3;
  const std::vector<uint8_t> expected = fill_code(memory, span, 0x5a);

  for (uint32_t off = 0; off + InstructionCache::kFetchBytes <= span; off += 4) {
    const auto got = fetch_at(icache, memory, kCodeBase + off);
    EXPECT_TRUE(std::equal(got.begin(), got.end(), expected.begin() + off))
        << "mismatch at offset " << off;
  }
}

// The straddling offsets are the interesting ones: assert they are actually
// exercised above, so the loop cannot silently stop covering them.
TEST(InstructionCacheTest, FetchWindowStraddlesALineBoundary) {
  static_assert(InstructionCache::kLineSize % InstructionCache::kFetchBytes == 0);
  GpuMemory memory("memory");
  InstructionCache icache;
  const std::vector<uint8_t> expected = fill_code(memory, InstructionCache::kLineSize * 2, 0x3c);

  // Offset 60 puts 4 bytes in one line and 12 in the next.
  constexpr uint32_t kStraddle = InstructionCache::kLineSize - 4;
  ASSERT_GT(kStraddle + InstructionCache::kFetchBytes, InstructionCache::kLineSize);

  const auto got = fetch_at(icache, memory, kCodeBase + kStraddle);
  EXPECT_TRUE(std::equal(got.begin(), got.end(), expected.begin() + kStraddle));
}

// The I$ is deliberately not coherent with data writes, matching hardware: a
// write to code memory is invisible until something issues s_icache_inv.
TEST(InstructionCacheTest, CachedLineSurvivesABackingWriteUntilInvalidated) {
  GpuMemory memory("memory");
  InstructionCache icache;
  const std::vector<uint8_t> first = fill_code(memory, InstructionCache::kLineSize, 0x11);

  const auto before = fetch_at(icache, memory, kCodeBase);
  EXPECT_TRUE(std::equal(before.begin(), before.end(), first.begin()));

  const std::vector<uint8_t> second = fill_code(memory, InstructionCache::kLineSize, 0x22);
  ASSERT_NE(first, second);

  const auto stale = fetch_at(icache, memory, kCodeBase);
  EXPECT_TRUE(std::equal(stale.begin(), stale.end(), first.begin()))
      << "the I$ must not observe a data write on its own";

  icache.invalidate_all();
  const auto after = fetch_at(icache, memory, kCodeBase);
  EXPECT_TRUE(std::equal(after.begin(), after.end(), second.begin()));
}

TEST(InstructionCacheTest, DeviceMaintenanceInvalidatesLazilyOnOwningThread) {
  GpuMemory memory("memory");
  InstructionCache instruction_cache;
  const std::vector<uint8_t> first = fill_code(memory, InstructionCache::kLineSize, 0x31);
  const std::array<uint8_t, InstructionCache::kFetchBytes> before =
      fetch_at(instruction_cache, memory, kCodeBase);
  ASSERT_TRUE(std::equal(before.begin(), before.end(), first.begin()));

  const uint64_t epoch_before = instruction_cache.coherence_domain()->current_instruction_epoch();
  std::vector<uint8_t> second(InstructionCache::kLineSize, 0x72);
  {
    [[maybe_unused]] amdgpu::DeviceCacheMaintenanceLease maintenance =
        instruction_cache.coherence_domain()->acquire_cache_maintenance(
            amdgpu::DeviceCacheOperation::WritebackInvalidate);
    EXPECT_EQ(instruction_cache.coherence_domain()->current_instruction_epoch(), epoch_before);
    memory.write_block(kCodeBase, std::span<const uint8_t>(second));
  }
  EXPECT_GT(instruction_cache.coherence_domain()->current_instruction_epoch(), epoch_before);

  const std::array<uint8_t, InstructionCache::kFetchBytes> after =
      fetch_at(instruction_cache, memory, kCodeBase);
  EXPECT_TRUE(std::equal(after.begin(), after.end(), second.begin()));
}

// Lines are tagged by address-space identity, so the same virtual address in
// two address spaces must not alias even though it selects the same line.
TEST(InstructionCacheTest, LinesDoNotAliasAcrossVmids) {
  GpuVm gpu_vm;
  InstructionCache icache;
  auto vm0 = std::make_shared<ExecutableAddressSpace>(0x01);
  auto vm1 = std::make_shared<ExecutableAddressSpace>(0x02);
  const auto handle0 = gpu_vm.register_translated(0, vm0, vm0);
  const auto handle1 = gpu_vm.register_translated(1, vm1, vm1);
  ASSERT_TRUE(handle0);
  ASSERT_TRUE(handle1);
  const auto access0 = gpu_vm.snapshot(handle0);
  const auto access1 = gpu_vm.snapshot(handle1);
  ASSERT_TRUE(access0);
  ASSERT_TRUE(access1);

  const auto got0 = fetch_at(icache, *access0);
  EXPECT_TRUE(std::ranges::all_of(got0, [](uint8_t byte) { return byte == 0x01; }));

  const auto got1 = fetch_at(icache, *access1);
  EXPECT_TRUE(std::ranges::all_of(got1, [](uint8_t byte) { return byte == 0x02; }))
      << "the vmid 1 lookup returned vmid 0's line";

  const auto again1 = fetch_at(icache, *access1);
  EXPECT_EQ(again1, got1) << "the vmid 1 fetch did not cache its line";
}

TEST(InstructionCacheTest, TranslatedLinesDoNotAliasAcrossRootReplacement) {
  GpuVm gpu_vm;
  InstructionCache icache;
  auto first = std::make_shared<ExecutableAddressSpace>(0x11);
  const amdgpu::AddressSpaceHandle handle = gpu_vm.register_translated(7, first, first);
  ASSERT_TRUE(handle);
  const std::optional<amdgpu::GpuVmAccess> first_access = gpu_vm.snapshot(handle);
  ASSERT_TRUE(first_access);

  const auto first_fetch = fetch_at(icache, *first_access);
  EXPECT_TRUE(std::ranges::all_of(first_fetch, [](uint8_t byte) { return byte == 0x11; }));

  auto replacement = std::make_shared<ExecutableAddressSpace>(0x22);
  ASSERT_TRUE(gpu_vm.replace_translated(handle, replacement, replacement));
  const std::optional<amdgpu::GpuVmAccess> replacement_access = gpu_vm.snapshot(handle);
  ASSERT_TRUE(replacement_access);
  EXPECT_NE(first_access->cache_namespace(), replacement_access->cache_namespace());

  const auto replacement_fetch = fetch_at(icache, *replacement_access);
  EXPECT_TRUE(std::ranges::all_of(replacement_fetch, [](uint8_t byte) { return byte == 0x22; }));
  const auto retained_old_fetch = fetch_at(icache, *first_access);
  EXPECT_TRUE(std::ranges::all_of(retained_old_fetch, [](uint8_t byte) { return byte == 0x11; }));
}

// A working set larger than the cache must still read correctly once lines
// start evicting each other.
TEST(InstructionCacheTest, FetchIsCorrectWhenTheWorkingSetExceedsTheCache) {
  GpuMemory memory("memory");
  InstructionCache icache;
  const size_t span = InstructionCache::kCacheBytes * 2;
  const std::vector<uint8_t> expected = fill_code(memory, span, 0x7e);

  for (int pass = 0; pass < 2; ++pass) {
    for (uint32_t off = 0; off + InstructionCache::kFetchBytes <= span;
         off += InstructionCache::kLineSize) {
      const auto got = fetch_at(icache, memory, kCodeBase + off);
      EXPECT_TRUE(std::equal(got.begin(), got.end(), expected.begin() + off))
          << "pass " << pass << " offset " << off;
    }
  }
}

// ---------------------------------------------------------------------------
// CU-level coherence: the points at which something actually invalidates the
// I$ during a run, exercised through the CU rather than by calling
// invalidate_all() directly.
// ---------------------------------------------------------------------------

// CDNA4 encodings. s_mov_b32 is SOP1 with sdst in [22:16], op in [15:8] and
// ssrc0 in [7:0]; inline constant N is encoded as 128 + N.
constexpr uint32_t kSNop = 0xBF800000u;
constexpr uint32_t kSEndpgm = 0xBF810000u;
constexpr uint32_t kSIcacheInv = 0xBF930000u;
constexpr uint32_t s_mov_b32_s0_imm(uint32_t imm) { return 0xBE800000u | (128u + imm); }

/// @brief One CDNA4 CU running a wave from a program at @ref kCodeBase.
///
/// @details Instructions are written straight into GPU memory and the wave is
/// advanced one at a time, so a test can rewrite code between two issues the
/// way self-modifying code or a debugger would.
class CuFixture {
public:
  explicit CuFixture(const std::string &name, uint32_t wf_slots = 1)
      : memory_(name + "_memory"), l2_(name + "_l2") {
    config_.arch = ROCJITSU_CODE_ARCH_CDNA4;
    config_.num_wf_slots = wf_slots;
    config_.sgprs_per_wf = 106;
    config_.vgprs_per_wf = 256;
    config_.lds_size_kb = 64;
    l2_.set_backing_memory(&memory_);
    cu_ = amdgpu::ComputeUnitCore::create(name, config_, &memory_, &l2_);
  }

  void write_program(std::span<const uint32_t> words, uint64_t base = kCodeBase) {
    for (size_t i = 0; i < words.size(); ++i)
      memory_.write32(base + i * sizeof(uint32_t), words[i]);
  }

  amdgpu::Wavefront *launch(uint32_t dispatch_id, uint32_t wg_id, uint64_t pc = kCodeBase) {
    cu_->begin_workgroup(dispatch_id, wg_id, 1);
    return cu_->dispatch_wf(wg_id, pc, config_.sgprs_per_wf, config_.vgprs_per_wf);
  }

  /// @brief Bytes the CU's I$ currently returns for @p pc, without refilling.
  std::array<uint8_t, InstructionCache::kFetchBytes> peek(uint64_t pc = kCodeBase) {
    std::array<uint8_t, InstructionCache::kFetchBytes> got{};
    cu_->instruction_cache().fetch(memory_, pc, got.data());
    return got;
  }

  uint32_t read_s0(const amdgpu::Wavefront &wf) const {
    return cu_->read_sgpr(wf.sgpr_alloc().base);
  }

  amdgpu::ComputeUnitCore *cu() { return cu_.get(); }
  GpuMemory &memory() { return memory_; }

private:
  GpuMemory memory_;
  amdgpu::L2Cache l2_;
  amdgpu::ComputeUnitCore::Config config_{};
  std::unique_ptr<amdgpu::ComputeUnitCore> cu_;
};

// Self-modifying code: the rewritten instruction only becomes visible to the
// fetcher when the wave retires s_icache_inv. This runs the generated
// execute_s_icache_inv_sopp body, which is the only thing standing between the
// architectural invalidation and a wave that keeps executing stale bytes.
TEST(InstructionCacheCuTest, SIcacheInvExecutedByAWaveExposesRewrittenCode) {
  for (const bool invalidate : {false, true}) {
    SCOPED_TRACE(invalidate ? "s_icache_inv" : "s_nop (control)");
    CuFixture fixture(invalidate ? "icache_inv_cu" : "icache_inv_control_cu");
    const std::array<uint32_t, 4> program = {
        kSNop,                            // 0x00: fills the line under the PC
        invalidate ? kSIcacheInv : kSNop, // 0x04
        s_mov_b32_s0_imm(1),              // 0x08: rewritten below, before it issues
        kSEndpgm,                         // 0x0c
    };
    fixture.write_program(program);

    auto *wf = fixture.launch(1, 0);
    ASSERT_NE(wf, nullptr);
    fixture.cu()->step();
    ASSERT_EQ(wf->pc, kCodeBase + 4) << "the first instruction did not retire";

    // The whole program is one 64-byte line, so it is already cached.
    fixture.memory().write32(kCodeBase + 8, s_mov_b32_s0_imm(2));

    fixture.cu()->step(); // s_icache_inv, or s_nop in the control
    fixture.cu()->step(); // the rewritten s_mov_b32
    EXPECT_EQ(fixture.read_s0(*wf), invalidate ? 2u : 1u)
        << "a rewritten instruction became visible " << (invalidate ? "too late" : "too early");
  }
}

// A debugger writes breakpoints straight into code memory, so the I$ has to be
// dropped when a session ends. It can attach, plant the breakpoint on a wave
// that is already stopped, and detach without that wave ever issuing -- so the
// invalidation cannot be driven from the issue path's own bypass.
TEST(InstructionCacheCuTest, DebugSessionInvalidatesEvenWithNoIssueWhileAttached) {
  CuFixture fixture("icache_debug_cu");
  const std::array<uint32_t, 3> program = {
      kSNop,               // 0x00
      s_mov_b32_s0_imm(1), // 0x04: the debugger overwrites this
      kSEndpgm,            // 0x08
  };
  fixture.write_program(program);

  auto *wf = fixture.launch(1, 0);
  ASSERT_NE(wf, nullptr);
  fixture.cu()->step();
  ASSERT_EQ(wf->pc, kCodeBase + 4);

  // Attach, write, detach -- with no instruction issued in between, which is
  // what leaves the CU thread nothing to notice unless the transition itself
  // published the invalidation.
  fixture.cu()->set_debug_active(true);
  fixture.memory().write32(kCodeBase + 4, s_mov_b32_s0_imm(2));
  fixture.cu()->set_debug_active(false);

  fixture.cu()->step();
  EXPECT_EQ(fixture.read_s0(*wf), 2u) << "the wave resumed on pre-attach code bytes";
}

// The launch invalidation belongs to the dispatch, not to each wave placed for
// it: sibling waves of one dispatch share the lines they fill, and only a new
// dispatch starts cold.
TEST(InstructionCacheCuTest, LaunchInvalidationIsOncePerDispatch) {
  CuFixture fixture("icache_dispatch_cu", /*wf_slots=*/4);
  fixture.write_program(std::array<uint32_t, 2>{kSNop, kSEndpgm});

  auto *first = fixture.launch(7, 0);
  ASSERT_NE(first, nullptr);
  fixture.cu()->step();
  const auto launched = fixture.peek();

  // Rewrite the code page. Nothing has issued s_icache_inv, so only a launch
  // invalidation can make this visible.
  const std::vector<uint8_t> rewritten =
      fill_code(fixture.memory(), InstructionCache::kLineSize, 0x6b);

  // Another workgroup of the same dispatch: no second invalidation, so the
  // lines its siblings filled are still there.
  ASSERT_NE(fixture.launch(7, 1), nullptr);
  const auto same_dispatch = fixture.peek();
  EXPECT_EQ(same_dispatch, launched) << "a sibling wave cold-started the I$";

  // A new dispatch may have loaded a different kernel at the same VA, so its
  // launch drops everything.
  ASSERT_NE(fixture.launch(8, 0), nullptr);
  const auto next_dispatch = fixture.peek();
  EXPECT_TRUE(std::equal(next_dispatch.begin(), next_dispatch.end(), rewritten.begin()))
      << "a new dispatch reused code bytes cached by the previous one";
}

} // namespace
