Cadence Genus(TM) Synthesis Solution.
Copyright 2018 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 18.10-p003_1, built Thu Jun 07 23:53:27 BST 2018
Options: 
Date:    Thu Oct 02 14:44:13 2025
Host:    ee-mill1 (x86_64 w/Linux 3.10.0-1160.81.1.0.1.el7.x86_64) (12cores*48cpus*2physical cpus*Intel(R) Xeon(R) CPU E5-2680 v3 @ 2.50GHz 30720KB) (395983880KB)
OS:      Red Hat Enterprise Linux Server release 7.9 (Maipo)

Checking out license: Genus_Synthesis

Loading tool scripts...

Finished loading tool scripts (11 seconds elapsed).

WARNING: This version of the tool is 2673 days old.
@genus:root: 1> set _HDL_DIRECTORY ./SRC
./SRC
@genus:root: 2> ls
README.md
diagrams
genus.cmd
genus.cmd1
genus.cmd2
genus.log
genus.log1
genus.log2
group_allocation.md
group_allocation.txt
outputs
reports
saves
src
@genus:root: 3> 
@genus:root: 3> 
@genus:root: 3> set _HDL_DIRECTORY ./src
./src
@genus:root: 4> set HDL_FILES [list lfsr4.sv]
lfsr4.sv
@genus:root: 5> set DESIGN lfsr4
lfsr4
@genus:root: 6> set CLOCK_NAME clk
clk
@genus:root: 7> set CLOCK_PERIOD_ps 1000
1000
@genus:root: 8> set GEN_EFF medium
medium
@genus:root: 9> set MAP_OPT_EFF high
high
@genus:root: 10> set _OUTPUTS_PATH OUTPUTS
OUTPUTS
@genus:root: 11> set _REPORTS_PATH REPORTS
REPORTS
@genus:root: 12> set _REPORTS_PATH reports
reports
@genus:root: 13> set _OUTPUTS_PATH output
output
@genus:root: 14> set _HDL_DIRECTORY ./SRC
./SRC
@genus:root: 15> set HDL_FILES [list lfsr4.sv]           ;* list of sources
invalid command name "*"
@genus:root: 16> set DESIGN lfsr4                        ;* top-level module name
invalid command name "*"
@genus:root: 17> 
@genus:root: 17> # Clock name should match the clock signal name in HDL (i.e. clk, CLK, ...)
@genus:root: 18> set CLOCK_NAME clk
clk
@genus:root: 19> set CLOCK_PERIOD_ps 1000
1000
@genus:root: 20> 
@genus:root: 20> set GEN_EFF medium                      ;# synthesis effort
medium
@genus:root: 21> set MAP_OPT_EFF high                    ;# mapping and optimization effort
high
@genus:root: 22> 
@genus:root: 22> set _OUTPUTS_PATH OUTPUTS               ;# where to store output files
OUTPUTS
@genus:root: 23> set _REPORTS_PATH REPORTS               ;# where to store synthesis reports
REPORTS
@genus:root: 24> set_db init_hdl_search_path $_HDL_DIRECTORY;
  Setting attribute of root '/': 'init_hdl_search_path' = ./SRC
1 ./SRC
@genus:root: 25> set_db library "/usr/local/cadence/kits/tsmc/beLibs/65nm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lpbwp7t_220a/tcbn65lpbwp7twc.lib";

Threads Configured:3

  Message Summary for Library tcbn65lpbwp7twc.lib:
  ************************************************
  Could not find an attribute in the library. [LBR-436]: 638
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  An unsupported construct was detected in this library. [LBR-40]: 1
  ************************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.080000, 125.000000) in library 'tcbn65lpbwp7twc.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNABWP7T' must have an output pin.
        : Add the missing output pin(s), then reload the library. Otherwise, the library cell will be marked as unusable and as timing model.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNABWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP16BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP16BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP32BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP32BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP4BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP4BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP64BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP64BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP8BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP8BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAPBWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAPBWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP10BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP10BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP2BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP2BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP3BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP3BWP7T' must have an output pin.
  Setting attribute of root '/': 'library' = /usr/local/cadence/kits/tsmc/beLibs/65nm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lpbwp7t_220a/tcbn65lpbwp7twc.lib
1 /usr/local/cadence/kits/tsmc/beLibs/65nm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65lpbwp7t_220a/tcbn65lpbwp7twc.lib
@genus:root: 26> set_db lef_library "/usr/local/cadence/kits/tsmc/beLibs/65nm/TSMCHOME/digital/Back_End/lef/tcbn65lpbwp7t_141a/lef/tcbn65lpbwp7t_9lmT2.lef";

  According to lef_library, there are total 10 routing layers [ V(5) / H(5) ]

Warning : The variant range of wire parameters is too large. [PHYS-12]
        : The variant range (0.09, 3) of 'WIDTH' for layers 'M1' and 'AP' is too large.
        : Check the consistency of the parameters.
Warning : The variant range of wire parameters is too large. [PHYS-12]
        : The variant range (0.2, 6.5) of 'PITCH' for layers 'M6' and 'AP' is too large.
Warning : The variant range of wire parameters is too large. [PHYS-12]
        : The variant range (0.09, 2) of 'MINSPACING' for layers 'M1' and 'AP' is too large.
  Library has 345 usable logic and 151 usable sequential lib-cells.
  Setting attribute of root '/': 'lef_library' = /usr/local/cadence/kits/tsmc/beLibs/65nm/TSMCHOME/digital/Back_End/lef/tcbn65lpbwp7t_141a/lef/tcbn65lpbwp7t_9lmT2.lef
1 /usr/local/cadence/kits/tsmc/beLibs/65nm/TSMCHOME/digital/Back_End/lef/tcbn65lpbwp7t_141a/lef/tcbn65lpbwp7t_9lmT2.lef
@genus:root: 27> set_db cap_table_file "/usr/local/cadence/kits/tsmc/beLibs/65nm/TSMCHOME/digital/Back_End/lef/tcbn65lpbwp7t_141a/techfiles/captable/cln65lp_1p09m+alrdl_top2_rcworst.captable";

  According to cap_table_file, there are total 10 routing layers [ V(5) / H(5) ]

Warning : The variant range of wire parameters is too large. [PHYS-12]
        : The variant range (0.09, 3) of 'WIDTH' for layers 'M1' and 'M10' is too large.
  Setting attribute of root '/': 'cap_table_file' = /usr/local/cadence/kits/tsmc/beLibs/65nm/TSMCHOME/digital/Back_End/lef/tcbn65lpbwp7t_141a/techfiles/captable/cln65lp_1p09m+alrdl_top2_rcworst.captable
1 /usr/local/cadence/kits/tsmc/beLibs/65nm/TSMCHOME/digital/Back_End/lef/tcbn65lpbwp7t_141a/techfiles/captable/cln65lp_1p09m+alrdl_top2_rcworst.captable
@genus:root: 28> set_db information_level 4            ;# Output verbosity level - 1 (default) to 11
  Setting attribute of root '/': 'information_level' = 4
1 4
@genus:root: 29> set_db use_tiehilo_for_const duplicate;
  Setting attribute of root '/': 'use_tiehilo_for_const' = duplicate
1 duplicate
@genus:root: 30> # Load the design and check basic syntax
@genus:root: 31> read_hdl -sv ${HDL_FILES}
@genus:root: 32> elaborate ${DESIGN}
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'lfsr4' from file './SRC/lfsr4.sv'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'lfsr4'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
        Computing net loads.
UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:            17            372                                      elaborate
design:lfsr4
@genus:root: 33> check_design -unresolved
  Checking the design.

 	 Check Design Report
	 -------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'lfsr4'

No empty modules in design 'lfsr4'

  Done Checking the design.
@genus:root: 34> check_design -unloaded
  Checking the design.

 	 Check Design Report
	 -------------------- 

 Unloaded Pin(s), Port(s)
 -------------------------
No unloaded sequential element in 'lfsr4'

No unloaded port in 'lfsr4'

  Done Checking the design.
@genus:root: 35> 
@genus:root: 35> # Set time units for SDC commands to be consistent with Genus commands
@genus:root: 36> set_time_unit -picoseconds
@genus:root: 37> set_load_unit -femtofarads
@genus:root: 38> 
@genus:root: 38> # Tell Genus about the clock signal
@genus:root: 39> create_clock -domain domain1 -name ${CLOCK_NAME} -period ${CLOCK_PERIOD_ps} [get_db ports ${CLOCK_NAME}]
@genus:root: 40> set_db clock:${DESIGN}/${CLOCK_NAME} .setup_uncertainty [expr 0.02 * ${CLOCK_PERIOD_ps}]
  Setting attribute of clock 'clk': 'setup_uncertainty' = 20.0
1 20.0
@genus:root: 41> set_clock_uncertainty -hold  [expr 0.02 * ${CLOCK_PERIOD_ps}] ${CLOCK_NAME}
@genus:root: 42> set_clock_uncertainty -setup [expr 0.02 * ${CLOCK_PERIOD_ps}] ${CLOCK_NAME}
@genus:root: 43> set_clock_transition -rise  50 ${CLOCK_NAME}
@genus:root: 44> set_clock_transition -fall  50 ${CLOCK_NAME}
@genus:root: 45> # First synthesize to generic gates
@genus:root: 46> set_db syn_generic_effort $GEN_EFF
  Setting attribute of root '/': 'syn_generic_effort' = medium
1 medium
@genus:root: 47> syn_generic
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance. 
Following instance is deleted as they do not drive any primary output:
'mux_sreg_12_9'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.04
Via Resistance      : 3.16 ohm (from cap_table_file)
Site size           : 1.60 um (from lef [tech+cell])

                                   Capacitance    
  Layer                             / Length           Data source:
Name        Direction Utilization  (pF/micron)         cap_table_file
--------------------------------------------------
M1              H         0.00        0.000241    
M2              V         1.00        0.000201    
M3              H         1.00        0.000201    
M4              V         1.00        0.000201    
M5              H         1.00        0.000201    
M6              V         1.00        0.000201    
M7              H         1.00        0.000194    
M8              V         1.00        0.000331    
M9              H         1.00        0.000337    
M10             V         1.00        0.000311 ** 

** = 'M10' is dropped because its width (3) is too large (threshold 2)

                                    Resistance     
  Layer                              / Length           Data source:
Name        Direction Utilization  (ohm/micron)         cap_table_file
---------------------------------------------------
M1              H         0.00         2.292428    
M2              V         1.00         1.672727    
M3              H         1.00         1.672727    
M4              V         1.00         1.672727    
M5              H         1.00         1.672727    
M6              V         1.00         1.672727    
M7              H         1.00         1.672727    
M8              V         1.00         0.067690    
M9              H         1.00         0.067690    
M10             V         1.00         0.011187 ** 

** = 'M10' is dropped because its width (3) is too large (threshold 2)

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'lfsr4' to generic gates using 'medium' effort.
  Setting attribute of design 'lfsr4': 'is_excp_dupcln' = false
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:07:27) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:51:43 (Oct02) |  260.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.04
Via Resistance      : 3.16 ohm (from cap_table_file)
Site size           : 1.60 um (from lef [tech+cell])

                                   Capacitance    
  Layer                             / Length           Data source:
Name        Direction Utilization  (pF/micron)         cap_table_file
--------------------------------------------------
M1              H         0.00        0.000241    
M2              V         1.00        0.000201    
M3              H         1.00        0.000201    
M4              V         1.00        0.000201    
M5              H         1.00        0.000201    
M6              V         1.00        0.000201    
M7              H         1.00        0.000194    
M8              V         1.00        0.000331    
M9              H         1.00        0.000337    
M10             V         1.00        0.000311 ** 

** = 'M10' is dropped because its width (3) is too large (threshold 2)

                                    Resistance     
  Layer                              / Length           Data source:
Name        Direction Utilization  (ohm/micron)         cap_table_file
---------------------------------------------------
M1              H         0.00         2.292428    
M2              V         1.00         1.672727    
M3              H         1.00         1.672727    
M4              V         1.00         1.672727    
M5              H         1.00         1.672727    
M6              V         1.00         1.672727    
M7              H         1.00         1.672727    
M8              V         1.00         0.067690    
M9              H         1.00         0.067690    
M10             V         1.00         0.011187 ** 

** = 'M10' is dropped because its width (3) is too large (threshold 2)

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'lfsr4'.
Info    : Skipping datapath optimization. [DPOPT-5]
        : There is no datapath logic in 'lfsr4'.
      Removing temporary intermediate hierarchies under lfsr4
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.04
Via Resistance      : 3.16 ohm (from cap_table_file)
Site size           : 1.60 um (from lef [tech+cell])

                                   Capacitance    
  Layer                             / Length           Data source:
Name        Direction Utilization  (pF/micron)         cap_table_file
--------------------------------------------------
M1              H         0.00        0.000241    
M2              V         1.00        0.000201    
M3              H         1.00        0.000201    
M4              V         1.00        0.000201    
M5              H         1.00        0.000201    
M6              V         1.00        0.000201    
M7              H         1.00        0.000194    
M8              V         1.00        0.000331    
M9              H         1.00        0.000337    
M10             V         1.00        0.000311 ** 

** = 'M10' is dropped because its width (3) is too large (threshold 2)

                                    Resistance     
  Layer                              / Length           Data source:
Name        Direction Utilization  (ohm/micron)         cap_table_file
---------------------------------------------------
M1              H         0.00         2.292428    
M2              V         1.00         1.672727    
M3              H         1.00         1.672727    
M4              V         1.00         1.672727    
M5              H         1.00         1.672727    
M6              V         1.00         1.672727    
M7              H         1.00         1.672727    
M8              V         1.00         0.067690    
M9              H         1.00         0.067690    
M10             V         1.00         0.011187 ** 

** = 'M10' is dropped because its width (3) is too large (threshold 2)

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Mapper: Libraries have:
	domain _default_: 345 combo usable cells and 151 sequential usable cells
      Mapping 'lfsr4'...
        Preparing the circuit
Multi-threaded constant propagation [1|0] ...
        Done preparing the circuit
Multi-threaded Virtual Mapping    (8 threads, 8 of 48 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'clk' target slack:    27 ps
Target path end-point (Pin: sreg_reg[3]/d)

     Pin                 Type         Fanout Load Arrival   
                                             (fF)   (ps)    
------------------------------------------------------------
(clock clk)     <<<  launch                             0 R 
sreg_reg[2]/clk                                             
sreg_reg[2]/q   (u)  unmapped_d_flop       2  3.2           
sreg_reg[3]/d   <<<  unmapped_d_flop                        
sreg_reg[3]/clk      setup                                  
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)          capture                         1000 R 
                     uncertainty                            
------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Start-point  : sreg_reg[2]/clk
End-point    : sreg_reg[3]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 409ps.
 
PBS_Generic_Opt-Post - Elapsed_Time 1, CPU_Time 0.9985040000000005
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:07:27) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:51:43 (Oct02) |  260.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:07:28) |  00:00:00(00:00:01) | 100.0(100.0) |   14:51:44 (Oct02) |  260.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:07:27) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:51:43 (Oct02) |  260.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:07:28) |  00:00:00(00:00:01) | 100.0(100.0) |   14:51:44 (Oct02) |  260.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:07:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:51:44 (Oct02) |  260.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            0         -         -         5        30       260
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -         7        34       260
##>G:Misc                               1
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        1
##>========================================================================================

======================= Sequential Deletion Report =============================
================================================================================

Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'lfsr4' to generic gates.
        Computing net loads.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:             3             80                                      syn_generic
@genus:root: 48> 
@genus:root: 48> # Then map to TSMC standard cells
@genus:root: 49> set_db syn_map_effort $MAP_OPT_EFF
  Setting attribute of root '/': 'syn_map_effort' = high
1 high
@genus:root: 50> syn_map
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.04
Via Resistance      : 3.16 ohm (from cap_table_file)
Site size           : 1.60 um (from lef [tech+cell])

                                   Capacitance    
  Layer                             / Length           Data source:
Name        Direction Utilization  (pF/micron)         cap_table_file
--------------------------------------------------
M1              H         0.00        0.000241    
M2              V         1.00        0.000201    
M3              H         1.00        0.000201    
M4              V         1.00        0.000201    
M5              H         1.00        0.000201    
M6              V         1.00        0.000201    
M7              H         1.00        0.000194    
M8              V         1.00        0.000331    
M9              H         1.00        0.000337    
M10             V         1.00        0.000311 ** 

** = 'M10' is dropped because its width (3) is too large (threshold 2)

                                    Resistance     
  Layer                              / Length           Data source:
Name        Direction Utilization  (ohm/micron)         cap_table_file
---------------------------------------------------
M1              H         0.00         2.292428    
M2              V         1.00         1.672727    
M3              H         1.00         1.672727    
M4              V         1.00         1.672727    
M5              H         1.00         1.672727    
M6              V         1.00         1.672727    
M7              H         1.00         1.672727    
M8              V         1.00         0.067690    
M9              H         1.00         0.067690    
M10             V         1.00         0.011187 ** 

** = 'M10' is dropped because its width (3) is too large (threshold 2)

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Info    : Mapping. [SYNTH-4]
        : Mapping 'lfsr4' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 345 combo usable cells and 151 sequential usable cells
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:07:27) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:51:43 (Oct02) |  260.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:07:28) |  00:00:00(00:00:01) | 100.0(100.0) |   14:51:44 (Oct02) |  260.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:07:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:51:44 (Oct02) |  260.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:07:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:51:44 (Oct02) |  260.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:07:27) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:51:43 (Oct02) |  260.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:07:28) |  00:00:00(00:00:01) | 100.0(100.0) |   14:51:44 (Oct02) |  260.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:07:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:51:44 (Oct02) |  260.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:07:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:51:44 (Oct02) |  260.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:07:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:51:44 (Oct02) |  260.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.04
Via Resistance      : 3.16 ohm (from cap_table_file)
Site size           : 1.60 um (from lef [tech+cell])

                                   Capacitance    
  Layer                             / Length           Data source:
Name        Direction Utilization  (pF/micron)         cap_table_file
--------------------------------------------------
M1              H         0.00        0.000241    
M2              V         1.00        0.000201    
M3              H         1.00        0.000201    
M4              V         1.00        0.000201    
M5              H         1.00        0.000201    
M6              V         1.00        0.000201    
M7              H         1.00        0.000194    
M8              V         1.00        0.000331    
M9              H         1.00        0.000337    
M10             V         1.00        0.000311 ** 

** = 'M10' is dropped because its width (3) is too large (threshold 2)

                                    Resistance     
  Layer                              / Length           Data source:
Name        Direction Utilization  (ohm/micron)         cap_table_file
---------------------------------------------------
M1              H         0.00         2.292428    
M2              V         1.00         1.672727    
M3              H         1.00         1.672727    
M4              V         1.00         1.672727    
M5              H         1.00         1.672727    
M6              V         1.00         1.672727    
M7              H         1.00         1.672727    
M8              V         1.00         0.067690    
M9              H         1.00         0.067690    
M10             V         1.00         0.011187 ** 

** = 'M10' is dropped because its width (3) is too large (threshold 2)

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Mapper: Libraries have:
	domain _default_: 345 combo usable cells and 151 sequential usable cells
      Mapping 'lfsr4'...
        Preparing the circuit
        Done preparing the circuit
Multi-threaded Virtual Mapping    (8 threads, 8 of 48 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'clk' target slack:    28 ps
Target path end-point (Pin: sreg_reg[1]/d)

     Pin                  Type          Fanout Load Arrival   
                                               (fF)   (ps)    
--------------------------------------------------------------
(clock clk)     <<<  launch                               0 R 
sreg_reg[3]/clk                                               
sreg_reg[3]/q   (u)  unmapped_d_flop         4  6.1           
g8/in_0                                                       
g8/z            (u)  unmapped_complex2       1  1.5           
g9/in_1                                                       
g9/z            (u)  unmapped_nand2          1  1.6           
sreg_reg[1]/d   <<<  unmapped_d_flop                          
sreg_reg[1]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)          capture                           1000 R 
                     uncertainty                              
--------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Start-point  : sreg_reg[3]/clk
End-point    : sreg_reg[1]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 428ps.
 
        Optimizing component lfsr4...
Multi-threaded Virtual Mapping    (8 threads, 8 of 48 CPUs usable)
Multi-threaded Technology Mapping (8 threads, 8 of 48 CPUs usable)
 
Global mapping timing result
============================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
     Pin               Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock clk)         launch                                     0 R 
sreg_reg[4]/CP                                  50             0 R 
sreg_reg[4]/Q       DFCNQD1BWP7T       2  2.9   82  +338     338 R 
g16/A2                                                +0     338   
g16/Z               XOR2D1BWP7T        1  2.3   77  +268     607 F 
sreg_reg[1]/D  <<<  DFSNQD1BWP7T                      +0     607   
sreg_reg[1]/CP      setup                       50   +70     677 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)         capture                                 1000 R 
                    uncertainty                      -20     980 R 
-------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :     303ps 
Start-point  : sreg_reg[4]/CP
End-point    : sreg_reg[1]/D

 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_map                   37        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           clk                28      303              1000 

 
Global incremental target info
==============================
Cost Group 'clk' target slack:    18 ps
Target path end-point (Pin: sreg_reg[1]/D (DFSNQD1BWP7T/D))

     Pin               Type       Fanout Load Arrival   
                                         (fF)   (ps)    
--------------------------------------------------------
(clock clk)    <<<  launch                          0 R 
sreg_reg[4]/CP                                          
sreg_reg[4]/Q       DFCNQD1BWP7T       2  2.9           
g16/A2                                                  
g16/Z               XOR2D1BWP7T        1  2.3           
sreg_reg[1]/D  <<<  DFSNQD1BWP7T                        
sreg_reg[1]/CP      setup                               
- - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)         capture                      1000 R 
                    uncertainty                         
--------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Start-point  : sreg_reg[4]/CP
End-point    : sreg_reg[1]/D

The global mapper estimates a slack for this path of 303ps.
 
 
Global incremental timing result
================================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
     Pin               Type        Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock clk)         launch                                      0 R 
sreg_reg[3]/CP                                   50             0 R 
sreg_reg[3]/Q       DFCNQD1BWP7T        3  4.8  114  +360     360 R 
g16/A1                                                 +0     360   
g16/Z               CKXOR2D0BWP7T       1  2.3   82  +243     603 F 
sreg_reg[1]/D  <<<  DFSNQD1BWP7T                       +0     603   
sreg_reg[1]/CP      setup                        50   +72     675 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)         capture                                  1000 R 
                    uncertainty                       -20     980 R 
--------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :     305ps 
Start-point  : sreg_reg[3]/CP
End-point    : sreg_reg[1]/D

 
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_incr                  36        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           clk                18      305              1000 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.
PBS_Techmap-Global Mapping - Elapsed_Time 0, CPU_Time -0.00143200000000121
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:07:27) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:51:43 (Oct02) |  260.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:07:28) |  00:00:00(00:00:01) | 100.1(100.0) |   14:51:44 (Oct02) |  260.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:07:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:51:44 (Oct02) |  260.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:07:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:51:44 (Oct02) |  260.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:07:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:51:44 (Oct02) |  260.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:07:28) |  00:00:00(00:00:00) |  -0.1(  0.0) |   14:51:44 (Oct02) |  260.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Forcing flat compare. [CFM-212]
        : No hierarchies found in design.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/lfsr4/fv_map.fv.json' for netlist 'fv/lfsr4/fv_map.v.gz'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/lfsr4/rtl_to_fv_map.do'.
        Computing net loads.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:07:27) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:51:43 (Oct02) |  260.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:07:28) |  00:00:00(00:00:01) | 100.1(100.0) |   14:51:44 (Oct02) |  260.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:07:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:51:44 (Oct02) |  260.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:07:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:51:44 (Oct02) |  260.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:07:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:51:44 (Oct02) |  260.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:07:28) |  00:00:00(00:00:00) |  -0.1(  0.0) |   14:51:44 (Oct02) |  260.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:07:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:51:44 (Oct02) |  260.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:07:27) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:51:43 (Oct02) |  260.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:07:28) |  00:00:00(00:00:01) | 100.1(100.0) |   14:51:44 (Oct02) |  260.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:07:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:51:44 (Oct02) |  260.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:07:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:51:44 (Oct02) |  260.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:07:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:51:44 (Oct02) |  260.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:07:28) |  00:00:00(00:00:00) |  -0.1(  0.0) |   14:51:44 (Oct02) |  260.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:07:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:51:44 (Oct02) |  260.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:07:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:51:44 (Oct02) |  260.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:lfsr4 ... 

PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:07:27) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:51:43 (Oct02) |  260.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:07:28) |  00:00:00(00:00:01) | 100.1(100.0) |   14:51:44 (Oct02) |  260.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:07:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:51:44 (Oct02) |  260.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:07:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:51:44 (Oct02) |  260.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:07:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:51:44 (Oct02) |  260.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:07:28) |  00:00:00(00:00:00) |  -0.1(  0.0) |   14:51:44 (Oct02) |  260.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:07:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:51:44 (Oct02) |  260.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:07:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:51:44 (Oct02) |  260.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:07:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:51:44 (Oct02) |  260.0 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 hi_fo_buf                    36        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                   36        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_tns                     36        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:07:27) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:51:43 (Oct02) |  260.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:07:28) |  00:00:00(00:00:01) | 100.1(100.0) |   14:51:44 (Oct02) |  260.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:07:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:51:44 (Oct02) |  260.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:07:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:51:44 (Oct02) |  260.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:07:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:51:44 (Oct02) |  260.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:07:28) |  00:00:00(00:00:00) |  -0.1(  0.0) |   14:51:44 (Oct02) |  260.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:07:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:51:44 (Oct02) |  260.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:07:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:51:44 (Oct02) |  260.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:07:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:51:44 (Oct02) |  260.0 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:07:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:51:44 (Oct02) |  260.0 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:07:27) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:51:43 (Oct02) |  260.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:07:28) |  00:00:00(00:00:01) | 100.1(100.0) |   14:51:44 (Oct02) |  260.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:07:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:51:44 (Oct02) |  260.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:07:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:51:44 (Oct02) |  260.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:07:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:51:44 (Oct02) |  260.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:07:28) |  00:00:00(00:00:00) |  -0.1(  0.0) |   14:51:44 (Oct02) |  260.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:07:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:51:44 (Oct02) |  260.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:07:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:51:44 (Oct02) |  260.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:07:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:51:44 (Oct02) |  260.0 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:07:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:51:44 (Oct02) |  260.0 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:07:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:51:44 (Oct02) |  260.0 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread

======================= Sequential Deletion Report =============================
================================================================================

##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -         7        34       260
##>M:Pre Cleanup                        0         -         -         7        34       260
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      0         -         -         6        30       260
##>M:Const Prop                         0       304         0         6        30       260
##>M:Cleanup                            0       304         0         6        30       260
##>M:MBCI                               0         -         -         6        30       260
##>M:Misc                               0
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        0
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'lfsr4'.
        Computing net loads.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:             0              1                                      syn_map
@genus:root: 51> 
@genus:root: 51> write_snapshot -directory ${_REPORTS_PATH}/map -tag map
        Computing arrivals and requireds.


Working Directory = /home/rg1322/VLSI/VLSI_Lab_1
QoS Summary for lfsr4
================================================================================
Metric                          map            
================================================================================
Slack (ps):                       305
  R2R (ps):                       305
  I2R (ps):                  no_value
  R2O (ps):                  no_value
  I2O (ps):                  no_value
  CG  (ps):                  no_value
TNS (ps):                           0
  R2R (ps):                         0
  I2R (ps):                  no_value
  R2O (ps):                  no_value
  I2O (ps):                  no_value
  CG  (ps):                  no_value
Failing Paths:                      0
Cell Area:                         31
Total Cell Area:                   31
Leaf Instances:                     6
Total Instances:                    6
Utilization (%):                 0.00
Tot. Net Length (um):        no_value
Avg. Net Length (um):        no_value
Route Overflow H (%):        no_value
Route Overflow V (%):        no_value
MBCI(%) (bits/gate) :            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value
  Tot Cong:                  no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:16
Real Runtime (h:m:s):        00:07:29
CPU  Elapsed (h:m:s):        00:00:20
Real Elapsed (h:m:s):        00:07:30
Memory (MB):                   777.65
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:07:29
Total Memory (MB):     777.65
Executable Version:    18.10-p003_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'lfsr4'.
        : Use 'report timing -lint' for more information.
Finished exporting design database to file 'REPORTS/map/map_lfsr4.db' for 'lfsr4' (command execution time mm:ss cpu = 00:00, real = 00:00).
Finished generating snapshot at stage map (command execution time mm:ss cpu = 00:00, real = 00:00).
@genus:root: 52> report_dp > ${_REPORTS_PATH}/map/${DESIGN}_datapath.rpt
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
        : You must set the 'hdl_track_filename_row_col' attribute to 'true' (before elaborate) to enable filename, column, and line number tracking in the datapath report.
@genus:root: 53> report_summary -directory ${_REPORTS_PATH}


Working Directory = /home/rg1322/VLSI/VLSI_Lab_1
QoS Summary for lfsr4
================================================================================
Metric                          map            
================================================================================
Slack (ps):                       305
  R2R (ps):                       305
  I2R (ps):                  no_value
  R2O (ps):                  no_value
  I2O (ps):                  no_value
  CG  (ps):                  no_value
TNS (ps):                           0
  R2R (ps):                         0
  I2R (ps):                  no_value
  R2O (ps):                  no_value
  I2O (ps):                  no_value
  CG  (ps):                  no_value
Failing Paths:                      0
Cell Area:                         31
Total Cell Area:                   31
Leaf Instances:                     6
Total Instances:                    6
Utilization (%):                 0.00
Tot. Net Length (um):        no_value
Avg. Net Length (um):        no_value
Route Overflow H (%):        no_value
Route Overflow V (%):        no_value
MBCI(%) (bits/gate) :            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value
  Tot Cong:                  no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:16
Real Runtime (h:m:s):        00:07:29
CPU  Elapsed (h:m:s):        00:00:20
Real Elapsed (h:m:s):        00:07:30
Memory (MB):                   777.65
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:07:34
Total Memory (MB):     777.65
Executable Version:    18.10-p003_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@genus:root: 54> # Optimize netlist
@genus:root: 55> set_db syn_opt_effort $MAP_OPT_EFF
  Setting attribute of root '/': 'syn_opt_effort' = high
1 high
@genus:root: 56> syn_opt
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.04
Via Resistance      : 3.16 ohm (from cap_table_file)
Site size           : 1.60 um (from lef [tech+cell])

                                   Capacitance    
  Layer                             / Length           Data source:
Name        Direction Utilization  (pF/micron)         cap_table_file
--------------------------------------------------
M1              H         0.00        0.000241    
M2              V         1.00        0.000201    
M3              H         1.00        0.000201    
M4              V         1.00        0.000201    
M5              H         1.00        0.000201    
M6              V         1.00        0.000201    
M7              H         1.00        0.000194    
M8              V         1.00        0.000331    
M9              H         1.00        0.000337    
M10             V         1.00        0.000311 ** 

** = 'M10' is dropped because its width (3) is too large (threshold 2)

                                    Resistance     
  Layer                              / Length           Data source:
Name        Direction Utilization  (ohm/micron)         cap_table_file
---------------------------------------------------
M1              H         0.00         2.292428    
M2              V         1.00         1.672727    
M3              H         1.00         1.672727    
M4              V         1.00         1.672727    
M5              H         1.00         1.672727    
M6              V         1.00         1.672727    
M7              H         1.00         1.672727    
M8              V         1.00         0.067690    
M9              H         1.00         0.067690    
M10             V         1.00         0.011187 ** 

** = 'M10' is dropped because its width (3) is too large (threshold 2)

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'lfsr4' using 'high' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_iopt                    36        0         0         0        0
 const_prop                   36        0         0         0        0
 hi_fo_buf                    36        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                   36        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                     36        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                     36        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                    36        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00
    seq_res_area         2  (        0 /        0 )  0.03
        io_phase         0  (        0 /        0 )  0.00
       gate_comp         0  (        0 /        0 )  0.00
       gcomp_mog         0  (        0 /        0 )  0.00
       glob_area         2  (        0 /        2 )  0.00
       area_down         0  (        0 /        0 )  0.00
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                   36        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                     36        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

  Setting attribute of design 'lfsr4': 'pias_in_map' = true
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                   36        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_tns                     36        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_drc                     36        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'lfsr4'.
        Computing net loads.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:             1             28                                      syn_opt
@genus:root: 57> write_snapshot -directory ${_REPORTS_PATH}/opt -tag syn_opt
        Computing arrivals and requireds.


Working Directory = /home/rg1322/VLSI/VLSI_Lab_1
QoS Summary for lfsr4
================================================================================
Metric                          map             syn_opt        
================================================================================
Slack (ps):                       305             305
  R2R (ps):                       305             305
  I2R (ps):                  no_value        no_value
  R2O (ps):                  no_value        no_value
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
TNS (ps):                           0               0
  R2R (ps):                         0               0
  I2R (ps):                  no_value        no_value
  R2O (ps):                  no_value        no_value
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
Failing Paths:                      0               0
Cell Area:                         31              31
Total Cell Area:                   31              31
Leaf Instances:                     6               6
Total Instances:                    6               6
Utilization (%):                 0.00            0.00
Tot. Net Length (um):        no_value        no_value
Avg. Net Length (um):        no_value        no_value
Route Overflow H (%):        no_value        no_value
Route Overflow V (%):        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value
  Tot Cong:                  no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:16        00:00:01
Real Runtime (h:m:s):        00:07:29        00:00:28
CPU  Elapsed (h:m:s):        00:00:20        00:00:21
Real Elapsed (h:m:s):        00:07:30        00:07:58
Memory (MB):                   777.65          778.65
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:07:57
Total Memory (MB):     778.65
Executable Version:    18.10-p003_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'lfsr4'.
        : Use 'report timing -lint' for more information.
Finished exporting design database to file 'REPORTS/opt/syn_opt_lfsr4.db' for 'lfsr4' (command execution time mm:ss cpu = 00:00, real = 00:00).
Finished generating snapshot at stage syn_opt (command execution time mm:ss cpu = 00:00, real = 00:00).
@genus:root: 58> report_dp > ${_REPORTS_PATH}/opt/${DESIGN}_datapath.rpt
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
@genus:root: 59> report_summary -directory ${_REPORTS_PATH}


Working Directory = /home/rg1322/VLSI/VLSI_Lab_1
QoS Summary for lfsr4
================================================================================
Metric                          map             syn_opt        
================================================================================
Slack (ps):                       305             305
  R2R (ps):                       305             305
  I2R (ps):                  no_value        no_value
  R2O (ps):                  no_value        no_value
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
TNS (ps):                           0               0
  R2R (ps):                         0               0
  I2R (ps):                  no_value        no_value
  R2O (ps):                  no_value        no_value
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
Failing Paths:                      0               0
Cell Area:                         31              31
Total Cell Area:                   31              31
Leaf Instances:                     6               6
Total Instances:                    6               6
Utilization (%):                 0.00            0.00
Tot. Net Length (um):        no_value        no_value
Avg. Net Length (um):        no_value        no_value
Route Overflow H (%):        no_value        no_value
Route Overflow V (%):        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value
  Tot Cong:                  no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:16        00:00:01
Real Runtime (h:m:s):        00:07:29        00:00:28
CPU  Elapsed (h:m:s):        00:00:20        00:00:21
Real Elapsed (h:m:s):        00:07:30        00:07:58
Memory (MB):                   777.65          778.65
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:07:57
Total Memory (MB):     778.65
Executable Version:    18.10-p003_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@genus:root: 60> 
@genus:root: 60> # Export Design Files
@genus:root: 61> write_snapshot -directory ${_REPORTS_PATH}/final -tag final
        Computing arrivals and requireds.


Working Directory = /home/rg1322/VLSI/VLSI_Lab_1
QoS Summary for lfsr4
================================================================================
Metric                          map             syn_opt         final          
================================================================================
Slack (ps):                       305             305             305
  R2R (ps):                       305             305             305
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
TNS (ps):                           0               0               0
  R2R (ps):                         0               0               0
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
Failing Paths:                      0               0               0
Cell Area:                         31              31              31
Total Cell Area:                   31              31              31
Leaf Instances:                     6               6               6
Total Instances:                    6               6               6
Utilization (%):                 0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:16        00:00:01        00:00:00
Real Runtime (h:m:s):        00:07:29        00:00:28        00:00:00
CPU  Elapsed (h:m:s):        00:00:20        00:00:21        00:00:21
Real Elapsed (h:m:s):        00:07:30        00:07:58        00:07:58
Memory (MB):                   777.65          778.65          779.65
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:07:57
Total Memory (MB):     779.65
Executable Version:    18.10-p003_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'lfsr4'.
        : Use 'report timing -lint' for more information.
Finished exporting design database to file 'REPORTS/final/final_lfsr4.db' for 'lfsr4' (command execution time mm:ss cpu = 00:00, real = 00:00).
Finished generating snapshot at stage final (command execution time mm:ss cpu = 00:00, real = 00:00).
@genus:root: 62> report_summary -directory ${_REPORTS_PATH}


Working Directory = /home/rg1322/VLSI/VLSI_Lab_1
QoS Summary for lfsr4
================================================================================
Metric                          map             syn_opt         final          
================================================================================
Slack (ps):                       305             305             305
  R2R (ps):                       305             305             305
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
TNS (ps):                           0               0               0
  R2R (ps):                         0               0               0
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
Failing Paths:                      0               0               0
Cell Area:                         31              31              31
Total Cell Area:                   31              31              31
Leaf Instances:                     6               6               6
Total Instances:                    6               6               6
Utilization (%):                 0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:16        00:00:01        00:00:00
Real Runtime (h:m:s):        00:07:29        00:00:28        00:00:00
CPU  Elapsed (h:m:s):        00:00:20        00:00:21        00:00:21
Real Elapsed (h:m:s):        00:07:30        00:07:58        00:07:58
Memory (MB):                   777.65          778.65          779.65
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:07:57
Total Memory (MB):     779.65
Executable Version:    18.10-p003_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@genus:root: 63> write_hdl > ${_OUTPUTS_PATH}/${DESIGN}_synth.v
@genus:root: 64> write_sdc > ${_OUTPUTS_PATH}/${DESIGN}_synth.sdc
Finished SDC export (command execution time mm:ss (real) = 00:00).
@genus:root: 65> write_sdf > ${_OUTPUTS_PATH}/${DESIGN}_synth.sdf
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -setuphold has changed from split to merge_always. Specify '-setuphold split' to preserve the behavior of the previous release.
        : Specify the option explicitly.
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -recrem has changed from split to merge_always. Specify '-recrem split' to preserve the behavior of the previous release.
@genus:root: 66> write_script > ${_OUTPUTS_PATH}/${DESIGN}.script
Info    : Design has no library or power domains. [INVS_MSV-301]
        : No power domains will be created for Innovus.
@genus:root: 67> write_design -base_name ${_OUTPUTS_PATH}/DESIGN/${DESIGN}_synth
Exporting design data for 'lfsr4' to OUTPUTS/DESIGN/lfsr4_synth...
Info    : Generating design database. [PHYS-90]
        : Writing netlist: OUTPUTS/DESIGN/lfsr4_synth.v
        : The database contains all the files required to restore the design in the specified application.
Info    : Generating design database. [PHYS-90]
        : Writing Metrics file: OUTPUTS/DESIGN/lfsr4_synth.metrics.json
Info    : Generating design database. [PHYS-90]
        : Writing write_script: OUTPUTS/DESIGN/lfsr4_synth.g
Info    : Generating design database. [PHYS-90]
        : Writing multi-mode multi-corner file: OUTPUTS/DESIGN/lfsr4_synth.mmmc.tcl
  Resetting attribute of root '/': 'hide_timing_condition_clones' = 
File OUTPUTS/DESIGN//lfsr4_synth.mmmc.tcl has been written.
Finished SDC export (command execution time mm:ss (real) = 00:00).
Info: file OUTPUTS/DESIGN//lfsr4_synth.default_emulate_constraint_mode.sdc has been written
Info: file OUTPUTS/DESIGN//lfsr4_synth.default_emulate_constraint_mode.sdc has been written
Info    : Design has no library or power domains. [INVS_MSV-301]
Info    : Generating design database. [PHYS-90]
        : Writing INIT setup file for Genus: OUTPUTS/DESIGN/lfsr4_synth.genus_init.tcl
Info    : Generating design database. [PHYS-90]
        : Writing Genus(TM) Synthesis Solution setup file: OUTPUTS/DESIGN/lfsr4_synth.genus_setup.tcl
** To load the database source OUTPUTS/DESIGN/lfsr4_synth.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'lfsr4' (command execution time mm:ss cpu = 00:00, real = 00:00).
.
@genus:root: 68> write_db -all_root_attributes -script ${_OUTPUTS_PATH}/DESIGN/${DESIGN}_synth.tcl
Finished exporting design database to Tcl list for 'lfsr4' (command execution time mm:ss cpu = 00:00, real = 00:00).
@genus:root: 69> 
@genus:root: 69> # Write reports
@genus:root: 70> report_qor > ${_REPORTS_PATH}/${DESIGN}_qor.rpt
@genus:root: 71> report_area > ${_REPORTS_PATH}/${DESIGN}_area.rpt
@genus:root: 72> report_dp > ${_REPORTS_PATH}/${DESIGN}_datapath_incr.rpt
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
@genus:root: 73> report_messages > ${_REPORTS_PATH}/${DESIGN}_messages.rpt
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|      Id      |  Sev   |Count |                                                                                               Message Text                                                                                                 |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| CFM-1        |Info    |    1 |Wrote dofile.                                                                                                                                                                                               |
| CFM-212      |Info    |    1 |Forcing flat compare.                                                                                                                                                                                       |
| CFM-5        |Info    |    1 |Wrote formal verification information.                                                                                                                                                                      |
| DPOPT-5      |Info    |    1 |Skipping datapath optimization.                                                                                                                                                                             |
| DPOPT-6      |Info    |    1 |Pre-processed datapath logic.                                                                                                                                                                               |
| ELAB-1       |Info    |    1 |Elaborating Design.                                                                                                                                                                                         |
| ELAB-3       |Info    |    1 |Done Elaborating Design.                                                                                                                                                                                    |
| GLO-34       |Info    |    1 |Deleting instances not driving any primary outputs.                                                                                                                                                         |
|              |        |      |Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted             |
|              |        |      | hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this           |
|              |        |      | optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.                                                                              |
| INVS_MSV-301 |Info    |    1 |Design has no library or power domains.                                                                                                                                                                     |
|              |        |      |No power domains will be created for Innovus.                                                                                                                                                               |
| LBR-412      |Info    |    1 |Created nominal operating condition.                                                                                                                                                                        |
|              |        |      |The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).                                                     |
| LBR-9        |Warning |   20 |Library cell has no output pins defined.                                                                                                                                                                    |
|              |        |      |Add the missing output pin(s), then reload the library. Otherwise, the library cell will be marked as unusable and as timing model.                                                                         |
| PHYS-12      |Warning |    4 |The variant range of wire parameters is too large.                                                                                                                                                          |
|              |        |      |Check the consistency of the parameters.                                                                                                                                                                    |
| PHYS-752     |Info    |    2 |Partition Based Synthesis execution skipped.                                                                                                                                                                |
| PHYS-90      |Info    |    6 |Generating design database.                                                                                                                                                                                 |
|              |        |      |The database contains all the files required to restore the design in the specified application.                                                                                                            |
| RPT_DP-100   |Warning |    3 |The filename, column and line number information will not be available in the report.                                                                                                                       |
|              |        |      |You must set the 'hdl_track_filename_row_col' attribute to 'true' (before elaborate) to enable filename, column, and line number tracking in the datapath report.                                           |
| SYNTH-1      |Info    |    1 |Synthesizing.                                                                                                                                                                                               |
| SYNTH-2      |Info    |    1 |Done synthesizing.                                                                                                                                                                                          |
| SYNTH-4      |Info    |    1 |Mapping.                                                                                                                                                                                                    |
| SYNTH-5      |Info    |    1 |Done mapping.                                                                                                                                                                                               |
| SYNTH-7      |Info    |    1 |Incrementally optimizing.                                                                                                                                                                                   |
| SYNTH-8      |Info    |    1 |Done incrementally optimizing.                                                                                                                                                                              |
| WSDF-104     |Warning |    2 |Default value for an option has changed in this release.                                                                                                                                                    |
|              |        |      |Specify the option explicitly.                                                                                                                                                                              |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------@genus:root: 74> report_gates > ${_REPORTS_PATH}/${DESIGN}_gates.rpt
@genus:root: 75> report_timing > ${_REPORTS_PATH}/${DESIGN}_timing.rpt
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'lfsr4'.
        : Use 'report timing -lint' for more information.
@genus:root: 76> report_power > ${_REPORTS_PATH}/${DESIGN}_power.rpt
@genus:root: 77> nautilus
invalid command name "nautilus"
