#
0:cpu0:l1cache0:Read:Req
10:cpu0:l1cache0:Write:Req
20:cpu0:l1cache0:Read:Req
34:cpu1:l1cache1:Read:Req
39:cpu1:l1cache1:Read:Req
43:cpu1:l1cache1:Write:Req
#
1:l1cache0:tol2bus:ReadShared:Req
2:tol2bus:l2cache:ReadShared:Req
3:l2cache:membus:ReadShared:Req
4:membus:dram:ReadShared:Req
5:dram:membus:Read:Resp
6:membus:l2cache:Read:Resp
7:l2cache:tol2bus:Read:Resp
8:tol2bus:l1cache0:Read:Resp
11:l1cache0:tol2bus:ReadEx:Req
12:tol2bus:l2cache:ReadEx:Req
13:l2cache:membus:ReadEx:Req
14:membus:dram:ReadEx:Req
15:dram:membus:ReadEx:Resp
16:membus:l2cache:ReadEx:Resp
17:l2cache:tol2bus:ReadEx:Resp
18:tol2bus:l1cache0:ReadEx:Resp
22:l1cache0:tol2bus:CleanEvict:Req
23:tol2bus:l2cache:CleanEvict:Req
24:l1cache0:cpu0:CleanEvict:Req
25:l1cache0:cpu0:WritebackDirty:Req
26:l1cache0:tol2bus:WritebackDirty:Req
27:tol2bus:l2cache:WritebackDirty:Req
28:l2cache:tol2bus:CleanEvict:Req
29:l2cache:membus:CleanEvict:Req
30:tol2bus:l1cache0:CleanEvict:Req
31:l2cache:tol2bus:WritebackDirty:Req
32:l2cache:membus:WritebackDirty:Req
33:membus:dram:WritebackDirty:Req
35:l1cache1:tol2bus:ReadShared:Req
36:tol2bus:l1cache0:ReadShared:Req
37:tol2bus:l1cache1:Read:Resp
40:l1cache0:cpu0:ReadShared:Req
41:l1cache0:tol2bus:Read:Resp
44:l1cache1:tol2bus:Upgrade:Req
45:tol2bus:l2cache:Upgrade:Req
46:l2cache:membus:Upgrade:Req
47:tol2bus:l1cache0:Upgrade:Req
48:l1cache0:cpu0:Upgrade:Req
49:l1cache0:tol2bus:Upgrade:Resp
50:tol2bus:l1cache1:Upgrade:Resp
52:l1cache1:tol2bus:ReadEx:Req
53:tol2bus:l1cache1:ReadEx:Resp
54:tol2bus:l1cache0:ReadEx:Req
55:l1cache0:cpu0:ReadEx:Req
56:l1cache0:tol2bus:ReadEx:Resp
57:tol2bus:l1cache1:ReadShared:Req
58:l1cache1:cpu1:ReadShared:Req
59:l1cache1:tol2bus:Read:Resp
60:l1cache0:tol2bus:Upgrade:Req
61:tol2bus:l1cache1:Upgrade:Req
62:l1cache1:cpu1:Upgrade:Req
63:l1cache1:tol2bus:Upgrade:Resp
64:tol2bus:l1cache0:Upgrade:Resp
65:l1cache1:cpu1:CleanEvict:Req
66:l1cache1:tol2bus:CleanEvict:Req
67:l1cache1:cpu1:WritebackDirty:Req
68:l1cache1:tol2bus:WritebackDirty:Req
69:tol2bus:l1cache1:CleanEvict:Req
70:l2cache:tol2bus:Upgrade:Resp
71:tol2bus:l1cache1:ReadEx:Req
72:l1cache1:cpu1:ReadEx:Req
73:l1cache1:tol2bus:ReadEx:Resp
74:membus:l2cache:UpgradeRes:Req
#
9:l1cache0:cpu0:Read:Resp
19:l1cache0:cpu0:Write:Resp
21:l1cache0:cpu0:Read:Resp
38:l1cache1:cpu1:Read:Resp
42:l1cache1:cpu1:Read:Resp
51:l1cache1:cpu1:Write:Resp
#