{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 454, "design__inferred_latch__count": 0, "design__instance__count": 639, "design__instance__area": 5587.86, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 4, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 2, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0008510442567057908, "power__switching__total": 0.0011526545276865363, "power__leakage__total": 5.533791647138742e-09, "power__total": 0.0020037044305354357, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.2535272896712952, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.25350575134400827, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.40117038604343036, "timing__setup__ws__corner:nom_tt_025C_1v80": 2.578008546275041, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.40117, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 14, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 2, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 1, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.2554354855488371, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.2554155570449815, "timing__hold__ws__corner:nom_ss_100C_1v60": 1.0372065722096293, "timing__setup__ws__corner:nom_ss_100C_1v60": -1.8616353430184012, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": -1.8616353430184012, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": -1.8616353430184012, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 1.037207, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 1, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 2, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.25283637010795473, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.25281424891356347, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.1479326703007228, "timing__setup__ws__corner:nom_ff_n40C_1v95": 4.387013987367216, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.147933, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 26, "design__max_fanout_violation__count": 2, "design__max_cap_violation__count": 1, "clock__skew__worst_hold": -0.25234920423097124, "clock__skew__worst_setup": 0.2523326063962837, "timing__hold__ws": 0.144249172245445, "timing__setup__ws": -2.2209541501192547, "timing__hold__tns": 0, "timing__setup__tns": -2.620652213856938, "timing__hold__wns": 0, "timing__setup__wns": -2.2209541501192547, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.144249, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 6, "timing__setup_r2r__ws": Infinity, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 101.13 111.85", "design__core__bbox": "5.52 10.88 95.22 100.64", "design__io": 127, "design__die__area": 11311.4, "design__core__area": 8051.47, "design__instance__count__stdcell": 744, "design__instance__area__stdcell": 5719.24, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.710334, "design__instance__utilization__stdcell": 0.710334, "design__rows": 33, "design__rows:unithd": 33, "design__sites": 6435, "design__sites:unithd": 6435, "design__instance__count__class:buffer": 2, "design__instance__area__class:buffer": 7.5072, "design__instance__count__class:inverter": 18, "design__instance__area__class:inverter": 71.3184, "design__instance__count__class:sequential_cell": 43, "design__instance__area__class:sequential_cell": 932.144, "design__instance__count__class:multi_input_combinational_cell": 403, "design__instance__area__class:multi_input_combinational_cell": 3397.01, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 125, "design__io__hpwl": 4302537, "design__instance__count__class:timing_repair_buffer": 160, "design__instance__area__class:timing_repair_buffer": 974.685, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 25280, "design__violations": 0, "design__instance__count__class:clock_buffer": 6, "design__instance__area__class:clock_buffer": 132.627, "design__instance__count__class:clock_inverter": 2, "design__instance__area__class:clock_inverter": 60.0576, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 18, "antenna__violating__nets": 5, "antenna__violating__pins": 5, "route__antenna_violation__count": 5, "antenna_diodes_count": 5, "design__instance__count__class:antenna_cell": 5, "design__instance__area__class:antenna_cell": 12.512, "route__net": 713, "route__net__special": 2, "route__drc_errors__iter:0": 835, "route__wirelength__iter:0": 30008, "route__drc_errors__iter:1": 668, "route__wirelength__iter:1": 29748, "route__drc_errors__iter:2": 711, "route__wirelength__iter:2": 29687, "route__drc_errors__iter:3": 287, "route__wirelength__iter:3": 29460, "route__drc_errors__iter:4": 142, "route__wirelength__iter:4": 29432, "route__drc_errors__iter:5": 61, "route__wirelength__iter:5": 29447, "route__drc_errors__iter:6": 60, "route__wirelength__iter:6": 29448, "route__drc_errors__iter:7": 60, "route__wirelength__iter:7": 29448, "route__drc_errors__iter:8": 55, "route__wirelength__iter:8": 29446, "route__drc_errors__iter:9": 49, "route__wirelength__iter:9": 29434, "route__drc_errors__iter:10": 21, "route__wirelength__iter:10": 29437, "route__drc_errors__iter:11": 21, "route__wirelength__iter:11": 29437, "route__drc_errors__iter:12": 0, "route__wirelength__iter:12": 29444, "route__drc_errors": 0, "route__wirelength": 29444, "route__vias": 5869, "route__vias__singlecut": 5869, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 243.97, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 3, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 3, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 3, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 4, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 2, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.25295607990897057, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.25293984289677623, "timing__hold__ws__corner:min_tt_025C_1v80": 0.38647719451962814, "timing__setup__ws__corner:min_tt_025C_1v80": 2.7462677353969864, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.386477, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 3, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 7, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 2, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.2545701221878189, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.25455496764310415, "timing__hold__ws__corner:min_ss_100C_1v60": 1.0053266281781938, "timing__setup__ws__corner:min_ss_100C_1v60": -1.5542785276532693, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": -1.5542785276532693, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": -1.5542785276532693, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 1.005327, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 1, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 3, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 2, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.25234920423097124, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.2523326063962837, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.144249172245445, "timing__setup__ws__corner:min_ff_n40C_1v95": 4.493705978961939, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.144249, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 3, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 7, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 2, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.2546697369515207, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.2547176430763881, "timing__hold__ws__corner:max_tt_025C_1v80": 0.4074439789772603, "timing__setup__ws__corner:max_tt_025C_1v80": 2.39108561940288, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.407444, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 3, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 26, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 2, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 1, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.2569271257357587, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.25690664212037506, "timing__hold__ws__corner:max_ss_100C_1v60": 1.0702918854129901, "timing__setup__ws__corner:max_ss_100C_1v60": -2.2209541501192547, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": -2.620652213856938, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": -2.2209541501192547, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 1.070292, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 4, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 3, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 2, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.25388636356318983, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.2542348348248995, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.1520671964725105, "timing__setup__ws__corner:max_ff_n40C_1v95": 4.255842909654822, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.152067, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 3, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 3, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79914, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79966, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000862912, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000943927, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000317854, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000943927, "design_powergrid__voltage__worst": 0.000943927, "design_powergrid__voltage__worst__net:VPWR": 1.79914, "design_powergrid__drop__worst": 0.000943927, "design_powergrid__drop__worst__net:VPWR": 0.000862912, "design_powergrid__voltage__worst__net:VGND": 0.000943927, "design_powergrid__drop__worst__net:VGND": 0.000943927, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000344, "ir__drop__worst": 0.000863, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}