%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% this file was generated by docGen.py
% editing this file is NOT recommended
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

\section*{Component Properties}
\begin{scriptsize}
\begin{longtable}{|p{\dimexpr0.2\linewidth-2\tabcolsep\relax}
                  |p{\dimexpr0.05\linewidth-2\tabcolsep\relax}
                  |p{\dimexpr0.125\linewidth-2\tabcolsep\relax}
                  |p{\dimexpr0.125\linewidth-2\tabcolsep\relax}
                  |p{\dimexpr0.1\linewidth-2\tabcolsep\relax}
                  |p{\dimexpr0.1\linewidth-2\tabcolsep\relax}
                  |p{\dimexpr0.1\linewidth-2\tabcolsep\relax}
                  |p{\dimexpr0.2\linewidth-2\tabcolsep\relax}|}
\hline
\rowcolor{blue}
Name                 & Type   & SequenceLength & ArrayDimensions & Accessibility       & Valid Range & Default & Description
\\
\hline
ADC\_WIDTH\_BITS & ushort & - & - & Parameter & Standard & 0 & Number of bits in each of the I and Q values received             from the ADC device.\\

\hline
ADC\_INPUT\_IS\_LSB\_OF\_OUT\_PORT & bool & - & - & Parameter & Standard & 0 & Indicates whether ADC data is justified to most             significant or least significant ADC\_WIDTH\_BITS of the out port.             When value is false, sign extension occurs.\\

\hline
clr\_overrun\_sticky\_error & bool & - & - & Writable & Standard & 0 & Writing true clears overrun\_sticky\_error.\\

\hline
overrun\_sticky\_error & bool & - & - & Volatile & Standard & - & Sticky bit indication of samples overrun.\\

\hline
\end{longtable}
\end{scriptsize}

