[1;34m[src/device/io/mmio.c,18,add_mmio_map] Add mmio map 'flash' at [0x0000000010000000, 0x00000000100000ff][0m
sh: 1: spike-dasm: not found
Emu compiled at Apr 11 2022, 21:01:09
The image is /home/jy/oscpu/bin/non-output/cpu-tests/sub-longlong-cpu-tests.bin
Using simulated 4096MB RAM
--diff is not given, try to use $(NEMU_HOME)/build/riscv64-nemu-interpreter-so by default
NemuProxy using /home/jy/xs-env/NEMU/build/riscv64-nemu-interpreter-so
The first instruction of core 0 has commited. Difftest enabled. 

============== Commit Group Trace (Core 0) ==============
commit group [00]: pc 0080000084 cmtcnt 1
commit group [01]: pc 0080000088 cmtcnt 2
commit group [02]: pc 0080000090 cmtcnt 2
commit group [03]: pc 0080000010 cmtcnt 1 <--
commit group [04]: pc 0080000040 cmtcnt 1
commit group [05]: pc 0080000044 cmtcnt 1
commit group [06]: pc 0080000048 cmtcnt 1
commit group [07]: pc 008000004c cmtcnt 1
commit group [08]: pc 0080000050 cmtcnt 1
commit group [09]: pc 0080000054 cmtcnt 1
commit group [10]: pc 0080000058 cmtcnt 2
commit group [11]: pc 0080000060 cmtcnt 2
commit group [12]: pc 0080000068 cmtcnt 2
commit group [13]: pc 0080000070 cmtcnt 2
commit group [14]: pc 0080000078 cmtcnt 2
commit group [15]: pc 0080000080 cmtcnt 1

============== Commit Instr Trace ==============
commit inst [00]: pc 0080000028 inst fb010113 wen 1 dst 00000002 data 0000000080008fa0
commit inst [01]: pc 008000002c inst 01713423 wen 0 dst 00000000 data 0000000080000170
commit inst [02]: pc 0080000030 inst 00000b97 wen 1 dst 00000017 data 0000000080000030
commit inst [03]: pc 0080000034 inst 520b8b93 wen 1 dst 00000017 data 0000000080000550
commit inst [04]: pc 0080000038 inst 03313423 wen 0 dst 00000000 data 0000000080000170
commit inst [05]: pc 008000003c inst 03413023 wen 0 dst 00000000 data 0000000080000170
commit inst [06]: pc 0080000040 inst 01513c23 wen 0 dst 00000000 data 0000000080000170
commit inst [07]: pc 0080000044 inst 01613823 wen 0 dst 00000000 data 0000000080000170
commit inst [08]: pc 0080000048 inst 01813023 wen 0 dst 00000000 data 0000000080000170
commit inst [09]: pc 008000004c inst 04113423 wen 0 dst 00000000 data 0000000080000170
commit inst [10]: pc 0080000050 inst 04813023 wen 0 dst 00000000 data 0000000080000170
commit inst [11]: pc 0080000054 inst 02913c23 wen 0 dst 00000000 data 0000000080000170
commit inst [12]: pc 0080000058 inst 03213823 wen 0 dst 00000000 data 0000000080000170
commit inst [13]: pc 008000005c inst 00000b17 wen 1 dst 00000016 data 000000008000005c
commit inst [14]: pc 0080000060 inst 2f4b0b13 wen 1 dst 00000016 data 0000000080000350
commit inst [15]: pc 0080000064 inst 000b8a93 wen 1 dst 00000015 data 0000000080000550
commit inst [16]: pc 0080000068 inst 00000a13 wen 1 dst 00000014 data 0000000000000000
commit inst [17]: pc 008000006c inst 00000997 wen 1 dst 00000013 data 000000008000006c
commit inst [18]: pc 0080000070 inst 52498993 wen 1 dst 00000013 data 0000000080000590
commit inst [19]: pc 0080000074 inst 04000c13 wen 1 dst 00000018 data 0000000000000040
commit inst [20]: pc 0080000078 inst 000ab903 wen 1 dst 00000012 data 0000000000000000
commit inst [21]: pc 008000007c inst 000b0493 wen 1 dst 00000009 data 0000000080000350
commit inst [22]: pc 0080000080 inst 000b8413 wen 1 dst 00000008 data 0000000080000550
commit inst [23]: pc 0080000084 inst 00043503 wen 1 dst 0000000a data 0000000000000000
commit inst [24]: pc 0080000088 inst 0004b783 wen 1 dst 0000000f data 0000000000000000
commit inst [25]: pc 008000008c inst 00840413 wen 1 dst 00000008 data 0000000080000558
commit inst [26]: pc 0080000090 inst 40a90533 wen 1 dst 0000000a data 0000000000000000
commit inst [27]: pc 0080000094 inst 40f50533 wen 1 dst 0000000a data 0000000000000000
commit inst [28]: pc 0080000010 inst 00050463 wen 0 dst 00000000 data 0000000080000170 <--
commit inst [29]: pc 008000011c inst 00000517 wen 1 dst 0000000a data 000000008000011c
commit inst [30]: pc 0080000120 inst 22c50513 wen 1 dst 0000000a data 0000000080000348
commit inst [31]: pc 0080000124 inst f05ff0ef wen 1 dst 00000001 data 0000000080000128

==============  REF Regs  ==============
[WARNING] difftest store queue overflow
  $0: 0x0000000000000000   ra: 0x0000000080000128   sp: 0x0000000080008fa0   gp: 0x352fdf98e52fcfc7 
  tp: 0xdcbf0f62626151e5   t0: 0x00ed0eace4dae482   t1: 0xf96a00e573cc4cd7   t2: 0xedfc400e6a038067 
  s0: 0x0000000080000558   s1: 0x0000000080000350   a0: 0x0000000000000001   a1: 0x0000000007ff7000 
  a2: 0x0000000000000000   a3: 0x0000000000000001   a4: 0x0000000000000000   a5: 0x0000000000000000 
  a6: 0xb6b252314923a1d9   a7: 0xd864129fbfcfde1f   s2: 0x0000000000000000   s3: 0x0000000080000590 
  s4: 0x0000000000000000   s5: 0x0000000080000550   s6: 0x0000000080000350   s7: 0x0000000080000550 
  s8: 0x0000000000000040   s9: 0xd07d9a22a3aa966a  s10: 0xe1be04456234661d  s11: 0x4c23bcb7582560ee 
  t3: 0x9f1221e4922f52ff   t4: 0xe30e9ccab7e1ce94   t5: 0xf3632551678d6045   t6: 0x5f8d2c8d47e26698 
 ft0: 0x2004b02320048793  ft1: 0x2134b8232144b423  ft2: 0x0084041300043023  ft3: 0xfff00793fe879ce3 
 ft4: 0x03f79793dc090413  ft5: 0x000784131287f863  ft6: 0xefdff0ef00100513  ft7: 0x0017d793f8300793 
 fs0: 0x00f53533fc040513  fs1: 0x01f4f513ee9ff0ef  fa0: 0xeddff0ef00153513  fa1: 0x2404b02300100513 
 fa2: 0x2484b8232404b423  fa3: 0x2604b02324048c23  fa4: 0xebdff0ef2604b423  fa5: 0xeb5ff0ef00100513 
 fa6: 0x24048a132504b503  fa7: 0x0015451304053513  fs2: 0xe9dff0ef00157513  fs3: 0x03f575132504b503 
 fs4: 0xe8dff0ef00153513  fs5: 0x001007932504b703  fs6: 0x0ae7fc6300675713  fs7: 0x0010069300000793 
 fs8: 0x001757130017879b  fs9: 0xfed71ae30ff7f793 fs10: 0x0407b51300078993 fs11: 0xe55ff0ef00f71933 
 ft8: 0x00f487b300399793  ft9: 0x2604b4230007b703 ft10: 0x0007046326e4b023 ft11: 0x0147b02303473423 
pc: 0x000000008000009c mstatus: 0x0000000000000000 mcause: 0x0000000000000000 mepc: 0x0000000000000000
                       sstatus: 0x0000000000000000 scause: 0x0000000000000000 sepc: 0x0000000000000000
satp: 0x0000000000000000
mip: 0x0000000000000000 mie: 0x0000000000000000 mscratch: 0x0000000000000000 sscratch: 0x0000000000000000
mideleg: 0x0000000000000000 medeleg: 0x0000000000000000
mtval: 0x0000000000000000 stval: 0x0000000000000000 mtvec: 0x0000000000000000 stvec: 0x0000000000000000
privilege mode:3  pmp: below
 0: cfg:0x00 addr:0x0000000000000000| 1: cfg:0x00 addr:0x0000000000000000
 2: cfg:0x00 addr:0x0000000000000000| 3: cfg:0x00 addr:0x0000000000000000
 4: cfg:0x00 addr:0x0000000000000000| 5: cfg:0x00 addr:0x0000000000000000
 6: cfg:0x00 addr:0x0000000000000000| 7: cfg:0x00 addr:0x0000000000000000
 8: cfg:0x00 addr:0x0000000000000000| 9: cfg:0x00 addr:0x0000000000000000
10: cfg:0x00 addr:0x0000000000000000|11: cfg:0x00 addr:0x0000000000000000
12: cfg:0x00 addr:0x0000000000000000|13: cfg:0x00 addr:0x0000000000000000
14: cfg:0x00 addr:0x0000000000000000|15: cfg:0x00 addr:0x0000000000000000
issue_0 is 0
issue_0 is 0
aluValid id:0
priviledgeMode: 3
     a0 different at pc = 0x0080000098, right= 0x0000000000000001, wrong = 0x0000000000000000
this_pc different at pc = 0x0080000098, right= 0x0000000080000098, wrong = 0x0000000080000010
Core 0: [31mABORT at pc = 0x80000010
[0m[35mtotal guest instructions = 444
[0m[35minstrCnt = 444, cycleCnt = 1,959, IPC = 0.226646
[0m[34mSeed=0 Guest cycle spent: 1,960 (this will be different from cycleCnt if emu loads a snapshot)
[0m[34mHost time spent: 22ms
[0m