
nrf_thu.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000091f8  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004bc  08009308  08009308  0000a308  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080097c4  080097c4  0000b1d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080097c4  080097c4  0000a7c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080097cc  080097cc  0000b1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080097cc  080097cc  0000a7cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080097d0  080097d0  0000a7d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  080097d4  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000308  200001d8  080099ac  0000b1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004e0  080099ac  0000b4e0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000b1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011e23  00000000  00000000  0000b201  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002587  00000000  00000000  0001d024  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001360  00000000  00000000  0001f5b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f35  00000000  00000000  00020910  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019b82  00000000  00000000  00021845  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014980  00000000  00000000  0003b3c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00091ff5  00000000  00000000  0004fd47  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e1d3c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006420  00000000  00000000  000e1d80  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005a  00000000  00000000  000e81a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d8 	.word	0x200001d8
 800012c:	00000000 	.word	0x00000000
 8000130:	080092f0 	.word	0x080092f0

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001dc 	.word	0x200001dc
 800014c:	080092f0 	.word	0x080092f0

08000150 <strcmp>:
 8000150:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000154:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000158:	2a01      	cmp	r2, #1
 800015a:	bf28      	it	cs
 800015c:	429a      	cmpcs	r2, r3
 800015e:	d0f7      	beq.n	8000150 <strcmp>
 8000160:	1ad0      	subs	r0, r2, r3
 8000162:	4770      	bx	lr

08000164 <strlen>:
 8000164:	4603      	mov	r3, r0
 8000166:	f813 2b01 	ldrb.w	r2, [r3], #1
 800016a:	2a00      	cmp	r2, #0
 800016c:	d1fb      	bne.n	8000166 <strlen+0x2>
 800016e:	1a18      	subs	r0, r3, r0
 8000170:	3801      	subs	r0, #1
 8000172:	4770      	bx	lr

08000174 <__aeabi_drsub>:
 8000174:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000178:	e002      	b.n	8000180 <__adddf3>
 800017a:	bf00      	nop

0800017c <__aeabi_dsub>:
 800017c:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000180 <__adddf3>:
 8000180:	b530      	push	{r4, r5, lr}
 8000182:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000186:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800018a:	ea94 0f05 	teq	r4, r5
 800018e:	bf08      	it	eq
 8000190:	ea90 0f02 	teqeq	r0, r2
 8000194:	bf1f      	itttt	ne
 8000196:	ea54 0c00 	orrsne.w	ip, r4, r0
 800019a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800019e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001a2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001a6:	f000 80e2 	beq.w	800036e <__adddf3+0x1ee>
 80001aa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ae:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001b2:	bfb8      	it	lt
 80001b4:	426d      	neglt	r5, r5
 80001b6:	dd0c      	ble.n	80001d2 <__adddf3+0x52>
 80001b8:	442c      	add	r4, r5
 80001ba:	ea80 0202 	eor.w	r2, r0, r2
 80001be:	ea81 0303 	eor.w	r3, r1, r3
 80001c2:	ea82 0000 	eor.w	r0, r2, r0
 80001c6:	ea83 0101 	eor.w	r1, r3, r1
 80001ca:	ea80 0202 	eor.w	r2, r0, r2
 80001ce:	ea81 0303 	eor.w	r3, r1, r3
 80001d2:	2d36      	cmp	r5, #54	@ 0x36
 80001d4:	bf88      	it	hi
 80001d6:	bd30      	pophi	{r4, r5, pc}
 80001d8:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001dc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001e0:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001e4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x70>
 80001ea:	4240      	negs	r0, r0
 80001ec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001f0:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001f4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001f8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001fc:	d002      	beq.n	8000204 <__adddf3+0x84>
 80001fe:	4252      	negs	r2, r2
 8000200:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000204:	ea94 0f05 	teq	r4, r5
 8000208:	f000 80a7 	beq.w	800035a <__adddf3+0x1da>
 800020c:	f1a4 0401 	sub.w	r4, r4, #1
 8000210:	f1d5 0e20 	rsbs	lr, r5, #32
 8000214:	db0d      	blt.n	8000232 <__adddf3+0xb2>
 8000216:	fa02 fc0e 	lsl.w	ip, r2, lr
 800021a:	fa22 f205 	lsr.w	r2, r2, r5
 800021e:	1880      	adds	r0, r0, r2
 8000220:	f141 0100 	adc.w	r1, r1, #0
 8000224:	fa03 f20e 	lsl.w	r2, r3, lr
 8000228:	1880      	adds	r0, r0, r2
 800022a:	fa43 f305 	asr.w	r3, r3, r5
 800022e:	4159      	adcs	r1, r3
 8000230:	e00e      	b.n	8000250 <__adddf3+0xd0>
 8000232:	f1a5 0520 	sub.w	r5, r5, #32
 8000236:	f10e 0e20 	add.w	lr, lr, #32
 800023a:	2a01      	cmp	r2, #1
 800023c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000240:	bf28      	it	cs
 8000242:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000246:	fa43 f305 	asr.w	r3, r3, r5
 800024a:	18c0      	adds	r0, r0, r3
 800024c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000250:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000254:	d507      	bpl.n	8000266 <__adddf3+0xe6>
 8000256:	f04f 0e00 	mov.w	lr, #0
 800025a:	f1dc 0c00 	rsbs	ip, ip, #0
 800025e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000262:	eb6e 0101 	sbc.w	r1, lr, r1
 8000266:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800026a:	d31b      	bcc.n	80002a4 <__adddf3+0x124>
 800026c:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000270:	d30c      	bcc.n	800028c <__adddf3+0x10c>
 8000272:	0849      	lsrs	r1, r1, #1
 8000274:	ea5f 0030 	movs.w	r0, r0, rrx
 8000278:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800027c:	f104 0401 	add.w	r4, r4, #1
 8000280:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000284:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000288:	f080 809a 	bcs.w	80003c0 <__adddf3+0x240>
 800028c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000290:	bf08      	it	eq
 8000292:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000296:	f150 0000 	adcs.w	r0, r0, #0
 800029a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800029e:	ea41 0105 	orr.w	r1, r1, r5
 80002a2:	bd30      	pop	{r4, r5, pc}
 80002a4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002a8:	4140      	adcs	r0, r0
 80002aa:	eb41 0101 	adc.w	r1, r1, r1
 80002ae:	3c01      	subs	r4, #1
 80002b0:	bf28      	it	cs
 80002b2:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002b6:	d2e9      	bcs.n	800028c <__adddf3+0x10c>
 80002b8:	f091 0f00 	teq	r1, #0
 80002bc:	bf04      	itt	eq
 80002be:	4601      	moveq	r1, r0
 80002c0:	2000      	moveq	r0, #0
 80002c2:	fab1 f381 	clz	r3, r1
 80002c6:	bf08      	it	eq
 80002c8:	3320      	addeq	r3, #32
 80002ca:	f1a3 030b 	sub.w	r3, r3, #11
 80002ce:	f1b3 0220 	subs.w	r2, r3, #32
 80002d2:	da0c      	bge.n	80002ee <__adddf3+0x16e>
 80002d4:	320c      	adds	r2, #12
 80002d6:	dd08      	ble.n	80002ea <__adddf3+0x16a>
 80002d8:	f102 0c14 	add.w	ip, r2, #20
 80002dc:	f1c2 020c 	rsb	r2, r2, #12
 80002e0:	fa01 f00c 	lsl.w	r0, r1, ip
 80002e4:	fa21 f102 	lsr.w	r1, r1, r2
 80002e8:	e00c      	b.n	8000304 <__adddf3+0x184>
 80002ea:	f102 0214 	add.w	r2, r2, #20
 80002ee:	bfd8      	it	le
 80002f0:	f1c2 0c20 	rsble	ip, r2, #32
 80002f4:	fa01 f102 	lsl.w	r1, r1, r2
 80002f8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002fc:	bfdc      	itt	le
 80002fe:	ea41 010c 	orrle.w	r1, r1, ip
 8000302:	4090      	lslle	r0, r2
 8000304:	1ae4      	subs	r4, r4, r3
 8000306:	bfa2      	ittt	ge
 8000308:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800030c:	4329      	orrge	r1, r5
 800030e:	bd30      	popge	{r4, r5, pc}
 8000310:	ea6f 0404 	mvn.w	r4, r4
 8000314:	3c1f      	subs	r4, #31
 8000316:	da1c      	bge.n	8000352 <__adddf3+0x1d2>
 8000318:	340c      	adds	r4, #12
 800031a:	dc0e      	bgt.n	800033a <__adddf3+0x1ba>
 800031c:	f104 0414 	add.w	r4, r4, #20
 8000320:	f1c4 0220 	rsb	r2, r4, #32
 8000324:	fa20 f004 	lsr.w	r0, r0, r4
 8000328:	fa01 f302 	lsl.w	r3, r1, r2
 800032c:	ea40 0003 	orr.w	r0, r0, r3
 8000330:	fa21 f304 	lsr.w	r3, r1, r4
 8000334:	ea45 0103 	orr.w	r1, r5, r3
 8000338:	bd30      	pop	{r4, r5, pc}
 800033a:	f1c4 040c 	rsb	r4, r4, #12
 800033e:	f1c4 0220 	rsb	r2, r4, #32
 8000342:	fa20 f002 	lsr.w	r0, r0, r2
 8000346:	fa01 f304 	lsl.w	r3, r1, r4
 800034a:	ea40 0003 	orr.w	r0, r0, r3
 800034e:	4629      	mov	r1, r5
 8000350:	bd30      	pop	{r4, r5, pc}
 8000352:	fa21 f004 	lsr.w	r0, r1, r4
 8000356:	4629      	mov	r1, r5
 8000358:	bd30      	pop	{r4, r5, pc}
 800035a:	f094 0f00 	teq	r4, #0
 800035e:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000362:	bf06      	itte	eq
 8000364:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000368:	3401      	addeq	r4, #1
 800036a:	3d01      	subne	r5, #1
 800036c:	e74e      	b.n	800020c <__adddf3+0x8c>
 800036e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000372:	bf18      	it	ne
 8000374:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000378:	d029      	beq.n	80003ce <__adddf3+0x24e>
 800037a:	ea94 0f05 	teq	r4, r5
 800037e:	bf08      	it	eq
 8000380:	ea90 0f02 	teqeq	r0, r2
 8000384:	d005      	beq.n	8000392 <__adddf3+0x212>
 8000386:	ea54 0c00 	orrs.w	ip, r4, r0
 800038a:	bf04      	itt	eq
 800038c:	4619      	moveq	r1, r3
 800038e:	4610      	moveq	r0, r2
 8000390:	bd30      	pop	{r4, r5, pc}
 8000392:	ea91 0f03 	teq	r1, r3
 8000396:	bf1e      	ittt	ne
 8000398:	2100      	movne	r1, #0
 800039a:	2000      	movne	r0, #0
 800039c:	bd30      	popne	{r4, r5, pc}
 800039e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003a2:	d105      	bne.n	80003b0 <__adddf3+0x230>
 80003a4:	0040      	lsls	r0, r0, #1
 80003a6:	4149      	adcs	r1, r1
 80003a8:	bf28      	it	cs
 80003aa:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003b4:	bf3c      	itt	cc
 80003b6:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003ba:	bd30      	popcc	{r4, r5, pc}
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003c0:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003c4:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003c8:	f04f 0000 	mov.w	r0, #0
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d2:	bf1a      	itte	ne
 80003d4:	4619      	movne	r1, r3
 80003d6:	4610      	movne	r0, r2
 80003d8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003dc:	bf1c      	itt	ne
 80003de:	460b      	movne	r3, r1
 80003e0:	4602      	movne	r2, r0
 80003e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003e6:	bf06      	itte	eq
 80003e8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003ec:	ea91 0f03 	teqeq	r1, r3
 80003f0:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	bf00      	nop

080003f8 <__aeabi_ui2d>:
 80003f8:	f090 0f00 	teq	r0, #0
 80003fc:	bf04      	itt	eq
 80003fe:	2100      	moveq	r1, #0
 8000400:	4770      	bxeq	lr
 8000402:	b530      	push	{r4, r5, lr}
 8000404:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000408:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800040c:	f04f 0500 	mov.w	r5, #0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e750      	b.n	80002b8 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_i2d>:
 8000418:	f090 0f00 	teq	r0, #0
 800041c:	bf04      	itt	eq
 800041e:	2100      	moveq	r1, #0
 8000420:	4770      	bxeq	lr
 8000422:	b530      	push	{r4, r5, lr}
 8000424:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000428:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800042c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000430:	bf48      	it	mi
 8000432:	4240      	negmi	r0, r0
 8000434:	f04f 0100 	mov.w	r1, #0
 8000438:	e73e      	b.n	80002b8 <__adddf3+0x138>
 800043a:	bf00      	nop

0800043c <__aeabi_f2d>:
 800043c:	0042      	lsls	r2, r0, #1
 800043e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000442:	ea4f 0131 	mov.w	r1, r1, rrx
 8000446:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800044a:	bf1f      	itttt	ne
 800044c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000450:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000454:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000458:	4770      	bxne	lr
 800045a:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800045e:	bf08      	it	eq
 8000460:	4770      	bxeq	lr
 8000462:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000466:	bf04      	itt	eq
 8000468:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 800046c:	4770      	bxeq	lr
 800046e:	b530      	push	{r4, r5, lr}
 8000470:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000474:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000478:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800047c:	e71c      	b.n	80002b8 <__adddf3+0x138>
 800047e:	bf00      	nop

08000480 <__aeabi_ul2d>:
 8000480:	ea50 0201 	orrs.w	r2, r0, r1
 8000484:	bf08      	it	eq
 8000486:	4770      	bxeq	lr
 8000488:	b530      	push	{r4, r5, lr}
 800048a:	f04f 0500 	mov.w	r5, #0
 800048e:	e00a      	b.n	80004a6 <__aeabi_l2d+0x16>

08000490 <__aeabi_l2d>:
 8000490:	ea50 0201 	orrs.w	r2, r0, r1
 8000494:	bf08      	it	eq
 8000496:	4770      	bxeq	lr
 8000498:	b530      	push	{r4, r5, lr}
 800049a:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800049e:	d502      	bpl.n	80004a6 <__aeabi_l2d+0x16>
 80004a0:	4240      	negs	r0, r0
 80004a2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a6:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004aa:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004ae:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004b2:	f43f aed8 	beq.w	8000266 <__adddf3+0xe6>
 80004b6:	f04f 0203 	mov.w	r2, #3
 80004ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004be:	bf18      	it	ne
 80004c0:	3203      	addne	r2, #3
 80004c2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004c6:	bf18      	it	ne
 80004c8:	3203      	addne	r2, #3
 80004ca:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ce:	f1c2 0320 	rsb	r3, r2, #32
 80004d2:	fa00 fc03 	lsl.w	ip, r0, r3
 80004d6:	fa20 f002 	lsr.w	r0, r0, r2
 80004da:	fa01 fe03 	lsl.w	lr, r1, r3
 80004de:	ea40 000e 	orr.w	r0, r0, lr
 80004e2:	fa21 f102 	lsr.w	r1, r1, r2
 80004e6:	4414      	add	r4, r2
 80004e8:	e6bd      	b.n	8000266 <__adddf3+0xe6>
 80004ea:	bf00      	nop

080004ec <__aeabi_dmul>:
 80004ec:	b570      	push	{r4, r5, r6, lr}
 80004ee:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004f2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004f6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004fa:	bf1d      	ittte	ne
 80004fc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000500:	ea94 0f0c 	teqne	r4, ip
 8000504:	ea95 0f0c 	teqne	r5, ip
 8000508:	f000 f8de 	bleq	80006c8 <__aeabi_dmul+0x1dc>
 800050c:	442c      	add	r4, r5
 800050e:	ea81 0603 	eor.w	r6, r1, r3
 8000512:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000516:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800051a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800051e:	bf18      	it	ne
 8000520:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000524:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000528:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800052c:	d038      	beq.n	80005a0 <__aeabi_dmul+0xb4>
 800052e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000532:	f04f 0500 	mov.w	r5, #0
 8000536:	fbe1 e502 	umlal	lr, r5, r1, r2
 800053a:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800053e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000542:	f04f 0600 	mov.w	r6, #0
 8000546:	fbe1 5603 	umlal	r5, r6, r1, r3
 800054a:	f09c 0f00 	teq	ip, #0
 800054e:	bf18      	it	ne
 8000550:	f04e 0e01 	orrne.w	lr, lr, #1
 8000554:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000558:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 800055c:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000560:	d204      	bcs.n	800056c <__aeabi_dmul+0x80>
 8000562:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000566:	416d      	adcs	r5, r5
 8000568:	eb46 0606 	adc.w	r6, r6, r6
 800056c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000570:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000574:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000578:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800057c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000580:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000584:	bf88      	it	hi
 8000586:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800058a:	d81e      	bhi.n	80005ca <__aeabi_dmul+0xde>
 800058c:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000590:	bf08      	it	eq
 8000592:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000596:	f150 0000 	adcs.w	r0, r0, #0
 800059a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800059e:	bd70      	pop	{r4, r5, r6, pc}
 80005a0:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80005a4:	ea46 0101 	orr.w	r1, r6, r1
 80005a8:	ea40 0002 	orr.w	r0, r0, r2
 80005ac:	ea81 0103 	eor.w	r1, r1, r3
 80005b0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005b4:	bfc2      	ittt	gt
 80005b6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005ba:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005be:	bd70      	popgt	{r4, r5, r6, pc}
 80005c0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005c4:	f04f 0e00 	mov.w	lr, #0
 80005c8:	3c01      	subs	r4, #1
 80005ca:	f300 80ab 	bgt.w	8000724 <__aeabi_dmul+0x238>
 80005ce:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005d2:	bfde      	ittt	le
 80005d4:	2000      	movle	r0, #0
 80005d6:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005da:	bd70      	pople	{r4, r5, r6, pc}
 80005dc:	f1c4 0400 	rsb	r4, r4, #0
 80005e0:	3c20      	subs	r4, #32
 80005e2:	da35      	bge.n	8000650 <__aeabi_dmul+0x164>
 80005e4:	340c      	adds	r4, #12
 80005e6:	dc1b      	bgt.n	8000620 <__aeabi_dmul+0x134>
 80005e8:	f104 0414 	add.w	r4, r4, #20
 80005ec:	f1c4 0520 	rsb	r5, r4, #32
 80005f0:	fa00 f305 	lsl.w	r3, r0, r5
 80005f4:	fa20 f004 	lsr.w	r0, r0, r4
 80005f8:	fa01 f205 	lsl.w	r2, r1, r5
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000604:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000608:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800060c:	fa21 f604 	lsr.w	r6, r1, r4
 8000610:	eb42 0106 	adc.w	r1, r2, r6
 8000614:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000618:	bf08      	it	eq
 800061a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800061e:	bd70      	pop	{r4, r5, r6, pc}
 8000620:	f1c4 040c 	rsb	r4, r4, #12
 8000624:	f1c4 0520 	rsb	r5, r4, #32
 8000628:	fa00 f304 	lsl.w	r3, r0, r4
 800062c:	fa20 f005 	lsr.w	r0, r0, r5
 8000630:	fa01 f204 	lsl.w	r2, r1, r4
 8000634:	ea40 0002 	orr.w	r0, r0, r2
 8000638:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800063c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000640:	f141 0100 	adc.w	r1, r1, #0
 8000644:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000648:	bf08      	it	eq
 800064a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800064e:	bd70      	pop	{r4, r5, r6, pc}
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f205 	lsl.w	r2, r0, r5
 8000658:	ea4e 0e02 	orr.w	lr, lr, r2
 800065c:	fa20 f304 	lsr.w	r3, r0, r4
 8000660:	fa01 f205 	lsl.w	r2, r1, r5
 8000664:	ea43 0302 	orr.w	r3, r3, r2
 8000668:	fa21 f004 	lsr.w	r0, r1, r4
 800066c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000670:	fa21 f204 	lsr.w	r2, r1, r4
 8000674:	ea20 0002 	bic.w	r0, r0, r2
 8000678:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800067c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000680:	bf08      	it	eq
 8000682:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000686:	bd70      	pop	{r4, r5, r6, pc}
 8000688:	f094 0f00 	teq	r4, #0
 800068c:	d10f      	bne.n	80006ae <__aeabi_dmul+0x1c2>
 800068e:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000692:	0040      	lsls	r0, r0, #1
 8000694:	eb41 0101 	adc.w	r1, r1, r1
 8000698:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800069c:	bf08      	it	eq
 800069e:	3c01      	subeq	r4, #1
 80006a0:	d0f7      	beq.n	8000692 <__aeabi_dmul+0x1a6>
 80006a2:	ea41 0106 	orr.w	r1, r1, r6
 80006a6:	f095 0f00 	teq	r5, #0
 80006aa:	bf18      	it	ne
 80006ac:	4770      	bxne	lr
 80006ae:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80006b2:	0052      	lsls	r2, r2, #1
 80006b4:	eb43 0303 	adc.w	r3, r3, r3
 80006b8:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006bc:	bf08      	it	eq
 80006be:	3d01      	subeq	r5, #1
 80006c0:	d0f7      	beq.n	80006b2 <__aeabi_dmul+0x1c6>
 80006c2:	ea43 0306 	orr.w	r3, r3, r6
 80006c6:	4770      	bx	lr
 80006c8:	ea94 0f0c 	teq	r4, ip
 80006cc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006d0:	bf18      	it	ne
 80006d2:	ea95 0f0c 	teqne	r5, ip
 80006d6:	d00c      	beq.n	80006f2 <__aeabi_dmul+0x206>
 80006d8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006dc:	bf18      	it	ne
 80006de:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e2:	d1d1      	bne.n	8000688 <__aeabi_dmul+0x19c>
 80006e4:	ea81 0103 	eor.w	r1, r1, r3
 80006e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006ec:	f04f 0000 	mov.w	r0, #0
 80006f0:	bd70      	pop	{r4, r5, r6, pc}
 80006f2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006f6:	bf06      	itte	eq
 80006f8:	4610      	moveq	r0, r2
 80006fa:	4619      	moveq	r1, r3
 80006fc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000700:	d019      	beq.n	8000736 <__aeabi_dmul+0x24a>
 8000702:	ea94 0f0c 	teq	r4, ip
 8000706:	d102      	bne.n	800070e <__aeabi_dmul+0x222>
 8000708:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800070c:	d113      	bne.n	8000736 <__aeabi_dmul+0x24a>
 800070e:	ea95 0f0c 	teq	r5, ip
 8000712:	d105      	bne.n	8000720 <__aeabi_dmul+0x234>
 8000714:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000718:	bf1c      	itt	ne
 800071a:	4610      	movne	r0, r2
 800071c:	4619      	movne	r1, r3
 800071e:	d10a      	bne.n	8000736 <__aeabi_dmul+0x24a>
 8000720:	ea81 0103 	eor.w	r1, r1, r3
 8000724:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000728:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800072c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000730:	f04f 0000 	mov.w	r0, #0
 8000734:	bd70      	pop	{r4, r5, r6, pc}
 8000736:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800073a:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800073e:	bd70      	pop	{r4, r5, r6, pc}

08000740 <__aeabi_ddiv>:
 8000740:	b570      	push	{r4, r5, r6, lr}
 8000742:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000746:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800074a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800074e:	bf1d      	ittte	ne
 8000750:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000754:	ea94 0f0c 	teqne	r4, ip
 8000758:	ea95 0f0c 	teqne	r5, ip
 800075c:	f000 f8a7 	bleq	80008ae <__aeabi_ddiv+0x16e>
 8000760:	eba4 0405 	sub.w	r4, r4, r5
 8000764:	ea81 0e03 	eor.w	lr, r1, r3
 8000768:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800076c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000770:	f000 8088 	beq.w	8000884 <__aeabi_ddiv+0x144>
 8000774:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000778:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 800077c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000780:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000784:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000788:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800078c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000790:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000794:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000798:	429d      	cmp	r5, r3
 800079a:	bf08      	it	eq
 800079c:	4296      	cmpeq	r6, r2
 800079e:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007a2:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80007a6:	d202      	bcs.n	80007ae <__aeabi_ddiv+0x6e>
 80007a8:	085b      	lsrs	r3, r3, #1
 80007aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ae:	1ab6      	subs	r6, r6, r2
 80007b0:	eb65 0503 	sbc.w	r5, r5, r3
 80007b4:	085b      	lsrs	r3, r3, #1
 80007b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ba:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007be:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007c2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ca:	bf22      	ittt	cs
 80007cc:	1ab6      	subcs	r6, r6, r2
 80007ce:	4675      	movcs	r5, lr
 80007d0:	ea40 000c 	orrcs.w	r0, r0, ip
 80007d4:	085b      	lsrs	r3, r3, #1
 80007d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007da:	ebb6 0e02 	subs.w	lr, r6, r2
 80007de:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e2:	bf22      	ittt	cs
 80007e4:	1ab6      	subcs	r6, r6, r2
 80007e6:	4675      	movcs	r5, lr
 80007e8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007ec:	085b      	lsrs	r3, r3, #1
 80007ee:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fa:	bf22      	ittt	cs
 80007fc:	1ab6      	subcs	r6, r6, r2
 80007fe:	4675      	movcs	r5, lr
 8000800:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	ebb6 0e02 	subs.w	lr, r6, r2
 800080e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000812:	bf22      	ittt	cs
 8000814:	1ab6      	subcs	r6, r6, r2
 8000816:	4675      	movcs	r5, lr
 8000818:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800081c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000820:	d018      	beq.n	8000854 <__aeabi_ddiv+0x114>
 8000822:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000826:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800082a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800082e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000832:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000836:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800083a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800083e:	d1c0      	bne.n	80007c2 <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	d10b      	bne.n	800085e <__aeabi_ddiv+0x11e>
 8000846:	ea41 0100 	orr.w	r1, r1, r0
 800084a:	f04f 0000 	mov.w	r0, #0
 800084e:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000852:	e7b6      	b.n	80007c2 <__aeabi_ddiv+0x82>
 8000854:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000858:	bf04      	itt	eq
 800085a:	4301      	orreq	r1, r0
 800085c:	2000      	moveq	r0, #0
 800085e:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000862:	bf88      	it	hi
 8000864:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000868:	f63f aeaf 	bhi.w	80005ca <__aeabi_dmul+0xde>
 800086c:	ebb5 0c03 	subs.w	ip, r5, r3
 8000870:	bf04      	itt	eq
 8000872:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000876:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800087a:	f150 0000 	adcs.w	r0, r0, #0
 800087e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000882:	bd70      	pop	{r4, r5, r6, pc}
 8000884:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000888:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800088c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000890:	bfc2      	ittt	gt
 8000892:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000896:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800089a:	bd70      	popgt	{r4, r5, r6, pc}
 800089c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008a0:	f04f 0e00 	mov.w	lr, #0
 80008a4:	3c01      	subs	r4, #1
 80008a6:	e690      	b.n	80005ca <__aeabi_dmul+0xde>
 80008a8:	ea45 0e06 	orr.w	lr, r5, r6
 80008ac:	e68d      	b.n	80005ca <__aeabi_dmul+0xde>
 80008ae:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008b2:	ea94 0f0c 	teq	r4, ip
 80008b6:	bf08      	it	eq
 80008b8:	ea95 0f0c 	teqeq	r5, ip
 80008bc:	f43f af3b 	beq.w	8000736 <__aeabi_dmul+0x24a>
 80008c0:	ea94 0f0c 	teq	r4, ip
 80008c4:	d10a      	bne.n	80008dc <__aeabi_ddiv+0x19c>
 80008c6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008ca:	f47f af34 	bne.w	8000736 <__aeabi_dmul+0x24a>
 80008ce:	ea95 0f0c 	teq	r5, ip
 80008d2:	f47f af25 	bne.w	8000720 <__aeabi_dmul+0x234>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e72c      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008dc:	ea95 0f0c 	teq	r5, ip
 80008e0:	d106      	bne.n	80008f0 <__aeabi_ddiv+0x1b0>
 80008e2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e6:	f43f aefd 	beq.w	80006e4 <__aeabi_dmul+0x1f8>
 80008ea:	4610      	mov	r0, r2
 80008ec:	4619      	mov	r1, r3
 80008ee:	e722      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008f0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008f4:	bf18      	it	ne
 80008f6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008fa:	f47f aec5 	bne.w	8000688 <__aeabi_dmul+0x19c>
 80008fe:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000902:	f47f af0d 	bne.w	8000720 <__aeabi_dmul+0x234>
 8000906:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800090a:	f47f aeeb 	bne.w	80006e4 <__aeabi_dmul+0x1f8>
 800090e:	e712      	b.n	8000736 <__aeabi_dmul+0x24a>

08000910 <__gedf2>:
 8000910:	f04f 3cff 	mov.w	ip, #4294967295
 8000914:	e006      	b.n	8000924 <__cmpdf2+0x4>
 8000916:	bf00      	nop

08000918 <__ledf2>:
 8000918:	f04f 0c01 	mov.w	ip, #1
 800091c:	e002      	b.n	8000924 <__cmpdf2+0x4>
 800091e:	bf00      	nop

08000920 <__cmpdf2>:
 8000920:	f04f 0c01 	mov.w	ip, #1
 8000924:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000928:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800092c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000930:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000934:	bf18      	it	ne
 8000936:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800093a:	d01b      	beq.n	8000974 <__cmpdf2+0x54>
 800093c:	b001      	add	sp, #4
 800093e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000942:	bf0c      	ite	eq
 8000944:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000948:	ea91 0f03 	teqne	r1, r3
 800094c:	bf02      	ittt	eq
 800094e:	ea90 0f02 	teqeq	r0, r2
 8000952:	2000      	moveq	r0, #0
 8000954:	4770      	bxeq	lr
 8000956:	f110 0f00 	cmn.w	r0, #0
 800095a:	ea91 0f03 	teq	r1, r3
 800095e:	bf58      	it	pl
 8000960:	4299      	cmppl	r1, r3
 8000962:	bf08      	it	eq
 8000964:	4290      	cmpeq	r0, r2
 8000966:	bf2c      	ite	cs
 8000968:	17d8      	asrcs	r0, r3, #31
 800096a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800096e:	f040 0001 	orr.w	r0, r0, #1
 8000972:	4770      	bx	lr
 8000974:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000978:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800097c:	d102      	bne.n	8000984 <__cmpdf2+0x64>
 800097e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000982:	d107      	bne.n	8000994 <__cmpdf2+0x74>
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800098c:	d1d6      	bne.n	800093c <__cmpdf2+0x1c>
 800098e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000992:	d0d3      	beq.n	800093c <__cmpdf2+0x1c>
 8000994:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000998:	4770      	bx	lr
 800099a:	bf00      	nop

0800099c <__aeabi_cdrcmple>:
 800099c:	4684      	mov	ip, r0
 800099e:	4610      	mov	r0, r2
 80009a0:	4662      	mov	r2, ip
 80009a2:	468c      	mov	ip, r1
 80009a4:	4619      	mov	r1, r3
 80009a6:	4663      	mov	r3, ip
 80009a8:	e000      	b.n	80009ac <__aeabi_cdcmpeq>
 80009aa:	bf00      	nop

080009ac <__aeabi_cdcmpeq>:
 80009ac:	b501      	push	{r0, lr}
 80009ae:	f7ff ffb7 	bl	8000920 <__cmpdf2>
 80009b2:	2800      	cmp	r0, #0
 80009b4:	bf48      	it	mi
 80009b6:	f110 0f00 	cmnmi.w	r0, #0
 80009ba:	bd01      	pop	{r0, pc}

080009bc <__aeabi_dcmpeq>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff fff4 	bl	80009ac <__aeabi_cdcmpeq>
 80009c4:	bf0c      	ite	eq
 80009c6:	2001      	moveq	r0, #1
 80009c8:	2000      	movne	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmplt>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffea 	bl	80009ac <__aeabi_cdcmpeq>
 80009d8:	bf34      	ite	cc
 80009da:	2001      	movcc	r0, #1
 80009dc:	2000      	movcs	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmple>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffe0 	bl	80009ac <__aeabi_cdcmpeq>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpge>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffce 	bl	800099c <__aeabi_cdrcmple>
 8000a00:	bf94      	ite	ls
 8000a02:	2001      	movls	r0, #1
 8000a04:	2000      	movhi	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpgt>:
 8000a0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a10:	f7ff ffc4 	bl	800099c <__aeabi_cdrcmple>
 8000a14:	bf34      	ite	cc
 8000a16:	2001      	movcc	r0, #1
 8000a18:	2000      	movcs	r0, #0
 8000a1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a1e:	bf00      	nop

08000a20 <__aeabi_dcmpun>:
 8000a20:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a24:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a28:	d102      	bne.n	8000a30 <__aeabi_dcmpun+0x10>
 8000a2a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a2e:	d10a      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a30:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__aeabi_dcmpun+0x20>
 8000a3a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a3e:	d102      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a40:	f04f 0000 	mov.w	r0, #0
 8000a44:	4770      	bx	lr
 8000a46:	f04f 0001 	mov.w	r0, #1
 8000a4a:	4770      	bx	lr

08000a4c <__aeabi_d2iz>:
 8000a4c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a50:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a54:	d215      	bcs.n	8000a82 <__aeabi_d2iz+0x36>
 8000a56:	d511      	bpl.n	8000a7c <__aeabi_d2iz+0x30>
 8000a58:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a5c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a60:	d912      	bls.n	8000a88 <__aeabi_d2iz+0x3c>
 8000a62:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a66:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a6a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a6e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a72:	fa23 f002 	lsr.w	r0, r3, r2
 8000a76:	bf18      	it	ne
 8000a78:	4240      	negne	r0, r0
 8000a7a:	4770      	bx	lr
 8000a7c:	f04f 0000 	mov.w	r0, #0
 8000a80:	4770      	bx	lr
 8000a82:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a86:	d105      	bne.n	8000a94 <__aeabi_d2iz+0x48>
 8000a88:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a8c:	bf08      	it	eq
 8000a8e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a92:	4770      	bx	lr
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	bf00      	nop

08000a9c <__aeabi_frsub>:
 8000a9c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000aa0:	e002      	b.n	8000aa8 <__addsf3>
 8000aa2:	bf00      	nop

08000aa4 <__aeabi_fsub>:
 8000aa4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000aa8 <__addsf3>:
 8000aa8:	0042      	lsls	r2, r0, #1
 8000aaa:	bf1f      	itttt	ne
 8000aac:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000ab0:	ea92 0f03 	teqne	r2, r3
 8000ab4:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000ab8:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000abc:	d06a      	beq.n	8000b94 <__addsf3+0xec>
 8000abe:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000ac2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ac6:	bfc1      	itttt	gt
 8000ac8:	18d2      	addgt	r2, r2, r3
 8000aca:	4041      	eorgt	r1, r0
 8000acc:	4048      	eorgt	r0, r1
 8000ace:	4041      	eorgt	r1, r0
 8000ad0:	bfb8      	it	lt
 8000ad2:	425b      	neglt	r3, r3
 8000ad4:	2b19      	cmp	r3, #25
 8000ad6:	bf88      	it	hi
 8000ad8:	4770      	bxhi	lr
 8000ada:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000ade:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ae2:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000ae6:	bf18      	it	ne
 8000ae8:	4240      	negne	r0, r0
 8000aea:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000aee:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000af2:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000af6:	bf18      	it	ne
 8000af8:	4249      	negne	r1, r1
 8000afa:	ea92 0f03 	teq	r2, r3
 8000afe:	d03f      	beq.n	8000b80 <__addsf3+0xd8>
 8000b00:	f1a2 0201 	sub.w	r2, r2, #1
 8000b04:	fa41 fc03 	asr.w	ip, r1, r3
 8000b08:	eb10 000c 	adds.w	r0, r0, ip
 8000b0c:	f1c3 0320 	rsb	r3, r3, #32
 8000b10:	fa01 f103 	lsl.w	r1, r1, r3
 8000b14:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000b18:	d502      	bpl.n	8000b20 <__addsf3+0x78>
 8000b1a:	4249      	negs	r1, r1
 8000b1c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b20:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000b24:	d313      	bcc.n	8000b4e <__addsf3+0xa6>
 8000b26:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000b2a:	d306      	bcc.n	8000b3a <__addsf3+0x92>
 8000b2c:	0840      	lsrs	r0, r0, #1
 8000b2e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b32:	f102 0201 	add.w	r2, r2, #1
 8000b36:	2afe      	cmp	r2, #254	@ 0xfe
 8000b38:	d251      	bcs.n	8000bde <__addsf3+0x136>
 8000b3a:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000b3e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b42:	bf08      	it	eq
 8000b44:	f020 0001 	biceq.w	r0, r0, #1
 8000b48:	ea40 0003 	orr.w	r0, r0, r3
 8000b4c:	4770      	bx	lr
 8000b4e:	0049      	lsls	r1, r1, #1
 8000b50:	eb40 0000 	adc.w	r0, r0, r0
 8000b54:	3a01      	subs	r2, #1
 8000b56:	bf28      	it	cs
 8000b58:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000b5c:	d2ed      	bcs.n	8000b3a <__addsf3+0x92>
 8000b5e:	fab0 fc80 	clz	ip, r0
 8000b62:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b66:	ebb2 020c 	subs.w	r2, r2, ip
 8000b6a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b6e:	bfaa      	itet	ge
 8000b70:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b74:	4252      	neglt	r2, r2
 8000b76:	4318      	orrge	r0, r3
 8000b78:	bfbc      	itt	lt
 8000b7a:	40d0      	lsrlt	r0, r2
 8000b7c:	4318      	orrlt	r0, r3
 8000b7e:	4770      	bx	lr
 8000b80:	f092 0f00 	teq	r2, #0
 8000b84:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000b88:	bf06      	itte	eq
 8000b8a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000b8e:	3201      	addeq	r2, #1
 8000b90:	3b01      	subne	r3, #1
 8000b92:	e7b5      	b.n	8000b00 <__addsf3+0x58>
 8000b94:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b98:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b9c:	bf18      	it	ne
 8000b9e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ba2:	d021      	beq.n	8000be8 <__addsf3+0x140>
 8000ba4:	ea92 0f03 	teq	r2, r3
 8000ba8:	d004      	beq.n	8000bb4 <__addsf3+0x10c>
 8000baa:	f092 0f00 	teq	r2, #0
 8000bae:	bf08      	it	eq
 8000bb0:	4608      	moveq	r0, r1
 8000bb2:	4770      	bx	lr
 8000bb4:	ea90 0f01 	teq	r0, r1
 8000bb8:	bf1c      	itt	ne
 8000bba:	2000      	movne	r0, #0
 8000bbc:	4770      	bxne	lr
 8000bbe:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000bc2:	d104      	bne.n	8000bce <__addsf3+0x126>
 8000bc4:	0040      	lsls	r0, r0, #1
 8000bc6:	bf28      	it	cs
 8000bc8:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000bcc:	4770      	bx	lr
 8000bce:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000bd2:	bf3c      	itt	cc
 8000bd4:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000bd8:	4770      	bxcc	lr
 8000bda:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000bde:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000be2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000be6:	4770      	bx	lr
 8000be8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bec:	bf16      	itet	ne
 8000bee:	4608      	movne	r0, r1
 8000bf0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000bf4:	4601      	movne	r1, r0
 8000bf6:	0242      	lsls	r2, r0, #9
 8000bf8:	bf06      	itte	eq
 8000bfa:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bfe:	ea90 0f01 	teqeq	r0, r1
 8000c02:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_ui2f>:
 8000c08:	f04f 0300 	mov.w	r3, #0
 8000c0c:	e004      	b.n	8000c18 <__aeabi_i2f+0x8>
 8000c0e:	bf00      	nop

08000c10 <__aeabi_i2f>:
 8000c10:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000c14:	bf48      	it	mi
 8000c16:	4240      	negmi	r0, r0
 8000c18:	ea5f 0c00 	movs.w	ip, r0
 8000c1c:	bf08      	it	eq
 8000c1e:	4770      	bxeq	lr
 8000c20:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000c24:	4601      	mov	r1, r0
 8000c26:	f04f 0000 	mov.w	r0, #0
 8000c2a:	e01c      	b.n	8000c66 <__aeabi_l2f+0x2a>

08000c2c <__aeabi_ul2f>:
 8000c2c:	ea50 0201 	orrs.w	r2, r0, r1
 8000c30:	bf08      	it	eq
 8000c32:	4770      	bxeq	lr
 8000c34:	f04f 0300 	mov.w	r3, #0
 8000c38:	e00a      	b.n	8000c50 <__aeabi_l2f+0x14>
 8000c3a:	bf00      	nop

08000c3c <__aeabi_l2f>:
 8000c3c:	ea50 0201 	orrs.w	r2, r0, r1
 8000c40:	bf08      	it	eq
 8000c42:	4770      	bxeq	lr
 8000c44:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000c48:	d502      	bpl.n	8000c50 <__aeabi_l2f+0x14>
 8000c4a:	4240      	negs	r0, r0
 8000c4c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c50:	ea5f 0c01 	movs.w	ip, r1
 8000c54:	bf02      	ittt	eq
 8000c56:	4684      	moveq	ip, r0
 8000c58:	4601      	moveq	r1, r0
 8000c5a:	2000      	moveq	r0, #0
 8000c5c:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000c60:	bf08      	it	eq
 8000c62:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000c66:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000c6a:	fabc f28c 	clz	r2, ip
 8000c6e:	3a08      	subs	r2, #8
 8000c70:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c74:	db10      	blt.n	8000c98 <__aeabi_l2f+0x5c>
 8000c76:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c7a:	4463      	add	r3, ip
 8000c7c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c80:	f1c2 0220 	rsb	r2, r2, #32
 8000c84:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000c88:	fa20 f202 	lsr.w	r2, r0, r2
 8000c8c:	eb43 0002 	adc.w	r0, r3, r2
 8000c90:	bf08      	it	eq
 8000c92:	f020 0001 	biceq.w	r0, r0, #1
 8000c96:	4770      	bx	lr
 8000c98:	f102 0220 	add.w	r2, r2, #32
 8000c9c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ca0:	f1c2 0220 	rsb	r2, r2, #32
 8000ca4:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000ca8:	fa21 f202 	lsr.w	r2, r1, r2
 8000cac:	eb43 0002 	adc.w	r0, r3, r2
 8000cb0:	bf08      	it	eq
 8000cb2:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_fmul>:
 8000cb8:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000cbc:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cc0:	bf1e      	ittt	ne
 8000cc2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cc6:	ea92 0f0c 	teqne	r2, ip
 8000cca:	ea93 0f0c 	teqne	r3, ip
 8000cce:	d06f      	beq.n	8000db0 <__aeabi_fmul+0xf8>
 8000cd0:	441a      	add	r2, r3
 8000cd2:	ea80 0c01 	eor.w	ip, r0, r1
 8000cd6:	0240      	lsls	r0, r0, #9
 8000cd8:	bf18      	it	ne
 8000cda:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cde:	d01e      	beq.n	8000d1e <__aeabi_fmul+0x66>
 8000ce0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000ce4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000ce8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cec:	fba0 3101 	umull	r3, r1, r0, r1
 8000cf0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000cf4:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000cf8:	bf3e      	ittt	cc
 8000cfa:	0049      	lslcc	r1, r1, #1
 8000cfc:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d00:	005b      	lslcc	r3, r3, #1
 8000d02:	ea40 0001 	orr.w	r0, r0, r1
 8000d06:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000d0a:	2afd      	cmp	r2, #253	@ 0xfd
 8000d0c:	d81d      	bhi.n	8000d4a <__aeabi_fmul+0x92>
 8000d0e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000d12:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d16:	bf08      	it	eq
 8000d18:	f020 0001 	biceq.w	r0, r0, #1
 8000d1c:	4770      	bx	lr
 8000d1e:	f090 0f00 	teq	r0, #0
 8000d22:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000d26:	bf08      	it	eq
 8000d28:	0249      	lsleq	r1, r1, #9
 8000d2a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d2e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d32:	3a7f      	subs	r2, #127	@ 0x7f
 8000d34:	bfc2      	ittt	gt
 8000d36:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000d3a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d3e:	4770      	bxgt	lr
 8000d40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d44:	f04f 0300 	mov.w	r3, #0
 8000d48:	3a01      	subs	r2, #1
 8000d4a:	dc5d      	bgt.n	8000e08 <__aeabi_fmul+0x150>
 8000d4c:	f112 0f19 	cmn.w	r2, #25
 8000d50:	bfdc      	itt	le
 8000d52:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000d56:	4770      	bxle	lr
 8000d58:	f1c2 0200 	rsb	r2, r2, #0
 8000d5c:	0041      	lsls	r1, r0, #1
 8000d5e:	fa21 f102 	lsr.w	r1, r1, r2
 8000d62:	f1c2 0220 	rsb	r2, r2, #32
 8000d66:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d6a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d6e:	f140 0000 	adc.w	r0, r0, #0
 8000d72:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d76:	bf08      	it	eq
 8000d78:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d7c:	4770      	bx	lr
 8000d7e:	f092 0f00 	teq	r2, #0
 8000d82:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000d86:	bf02      	ittt	eq
 8000d88:	0040      	lsleq	r0, r0, #1
 8000d8a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000d8e:	3a01      	subeq	r2, #1
 8000d90:	d0f9      	beq.n	8000d86 <__aeabi_fmul+0xce>
 8000d92:	ea40 000c 	orr.w	r0, r0, ip
 8000d96:	f093 0f00 	teq	r3, #0
 8000d9a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000d9e:	bf02      	ittt	eq
 8000da0:	0049      	lsleq	r1, r1, #1
 8000da2:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000da6:	3b01      	subeq	r3, #1
 8000da8:	d0f9      	beq.n	8000d9e <__aeabi_fmul+0xe6>
 8000daa:	ea41 010c 	orr.w	r1, r1, ip
 8000dae:	e78f      	b.n	8000cd0 <__aeabi_fmul+0x18>
 8000db0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000db4:	ea92 0f0c 	teq	r2, ip
 8000db8:	bf18      	it	ne
 8000dba:	ea93 0f0c 	teqne	r3, ip
 8000dbe:	d00a      	beq.n	8000dd6 <__aeabi_fmul+0x11e>
 8000dc0:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000dc4:	bf18      	it	ne
 8000dc6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000dca:	d1d8      	bne.n	8000d7e <__aeabi_fmul+0xc6>
 8000dcc:	ea80 0001 	eor.w	r0, r0, r1
 8000dd0:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000dd4:	4770      	bx	lr
 8000dd6:	f090 0f00 	teq	r0, #0
 8000dda:	bf17      	itett	ne
 8000ddc:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000de0:	4608      	moveq	r0, r1
 8000de2:	f091 0f00 	teqne	r1, #0
 8000de6:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000dea:	d014      	beq.n	8000e16 <__aeabi_fmul+0x15e>
 8000dec:	ea92 0f0c 	teq	r2, ip
 8000df0:	d101      	bne.n	8000df6 <__aeabi_fmul+0x13e>
 8000df2:	0242      	lsls	r2, r0, #9
 8000df4:	d10f      	bne.n	8000e16 <__aeabi_fmul+0x15e>
 8000df6:	ea93 0f0c 	teq	r3, ip
 8000dfa:	d103      	bne.n	8000e04 <__aeabi_fmul+0x14c>
 8000dfc:	024b      	lsls	r3, r1, #9
 8000dfe:	bf18      	it	ne
 8000e00:	4608      	movne	r0, r1
 8000e02:	d108      	bne.n	8000e16 <__aeabi_fmul+0x15e>
 8000e04:	ea80 0001 	eor.w	r0, r0, r1
 8000e08:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e0c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e10:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e14:	4770      	bx	lr
 8000e16:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e1a:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000e1e:	4770      	bx	lr

08000e20 <__aeabi_fdiv>:
 8000e20:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000e24:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e28:	bf1e      	ittt	ne
 8000e2a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e2e:	ea92 0f0c 	teqne	r2, ip
 8000e32:	ea93 0f0c 	teqne	r3, ip
 8000e36:	d069      	beq.n	8000f0c <__aeabi_fdiv+0xec>
 8000e38:	eba2 0203 	sub.w	r2, r2, r3
 8000e3c:	ea80 0c01 	eor.w	ip, r0, r1
 8000e40:	0249      	lsls	r1, r1, #9
 8000e42:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e46:	d037      	beq.n	8000eb8 <__aeabi_fdiv+0x98>
 8000e48:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000e4c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e50:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e54:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000e58:	428b      	cmp	r3, r1
 8000e5a:	bf38      	it	cc
 8000e5c:	005b      	lslcc	r3, r3, #1
 8000e5e:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000e62:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000e66:	428b      	cmp	r3, r1
 8000e68:	bf24      	itt	cs
 8000e6a:	1a5b      	subcs	r3, r3, r1
 8000e6c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e70:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e74:	bf24      	itt	cs
 8000e76:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e7a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e7e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e82:	bf24      	itt	cs
 8000e84:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e88:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e8c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e90:	bf24      	itt	cs
 8000e92:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e96:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e9a:	011b      	lsls	r3, r3, #4
 8000e9c:	bf18      	it	ne
 8000e9e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000ea2:	d1e0      	bne.n	8000e66 <__aeabi_fdiv+0x46>
 8000ea4:	2afd      	cmp	r2, #253	@ 0xfd
 8000ea6:	f63f af50 	bhi.w	8000d4a <__aeabi_fmul+0x92>
 8000eaa:	428b      	cmp	r3, r1
 8000eac:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000eb0:	bf08      	it	eq
 8000eb2:	f020 0001 	biceq.w	r0, r0, #1
 8000eb6:	4770      	bx	lr
 8000eb8:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000ebc:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000ec0:	327f      	adds	r2, #127	@ 0x7f
 8000ec2:	bfc2      	ittt	gt
 8000ec4:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000ec8:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ecc:	4770      	bxgt	lr
 8000ece:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ed2:	f04f 0300 	mov.w	r3, #0
 8000ed6:	3a01      	subs	r2, #1
 8000ed8:	e737      	b.n	8000d4a <__aeabi_fmul+0x92>
 8000eda:	f092 0f00 	teq	r2, #0
 8000ede:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000ee2:	bf02      	ittt	eq
 8000ee4:	0040      	lsleq	r0, r0, #1
 8000ee6:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000eea:	3a01      	subeq	r2, #1
 8000eec:	d0f9      	beq.n	8000ee2 <__aeabi_fdiv+0xc2>
 8000eee:	ea40 000c 	orr.w	r0, r0, ip
 8000ef2:	f093 0f00 	teq	r3, #0
 8000ef6:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000efa:	bf02      	ittt	eq
 8000efc:	0049      	lsleq	r1, r1, #1
 8000efe:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000f02:	3b01      	subeq	r3, #1
 8000f04:	d0f9      	beq.n	8000efa <__aeabi_fdiv+0xda>
 8000f06:	ea41 010c 	orr.w	r1, r1, ip
 8000f0a:	e795      	b.n	8000e38 <__aeabi_fdiv+0x18>
 8000f0c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f10:	ea92 0f0c 	teq	r2, ip
 8000f14:	d108      	bne.n	8000f28 <__aeabi_fdiv+0x108>
 8000f16:	0242      	lsls	r2, r0, #9
 8000f18:	f47f af7d 	bne.w	8000e16 <__aeabi_fmul+0x15e>
 8000f1c:	ea93 0f0c 	teq	r3, ip
 8000f20:	f47f af70 	bne.w	8000e04 <__aeabi_fmul+0x14c>
 8000f24:	4608      	mov	r0, r1
 8000f26:	e776      	b.n	8000e16 <__aeabi_fmul+0x15e>
 8000f28:	ea93 0f0c 	teq	r3, ip
 8000f2c:	d104      	bne.n	8000f38 <__aeabi_fdiv+0x118>
 8000f2e:	024b      	lsls	r3, r1, #9
 8000f30:	f43f af4c 	beq.w	8000dcc <__aeabi_fmul+0x114>
 8000f34:	4608      	mov	r0, r1
 8000f36:	e76e      	b.n	8000e16 <__aeabi_fmul+0x15e>
 8000f38:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000f3c:	bf18      	it	ne
 8000f3e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000f42:	d1ca      	bne.n	8000eda <__aeabi_fdiv+0xba>
 8000f44:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000f48:	f47f af5c 	bne.w	8000e04 <__aeabi_fmul+0x14c>
 8000f4c:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000f50:	f47f af3c 	bne.w	8000dcc <__aeabi_fmul+0x114>
 8000f54:	e75f      	b.n	8000e16 <__aeabi_fmul+0x15e>
 8000f56:	bf00      	nop

08000f58 <delayMicroseconds>:
#define _BV(x) (1 << (x))
#define rf24_min(a, b) ((a) < (b) ? (a) : (b))
#define rf24_max(a, b) ((a) > (b) ? (a) : (b))

// Hm Delay micro giy (c lng, nu cn chnh xc hy dng DWT hoc Timer)
static void delayMicroseconds(uint32_t us) {
 8000f58:	b480      	push	{r7}
 8000f5a:	b085      	sub	sp, #20
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]
    // Gi s chy  72MHz hoc cao hn, vng lp ny ch mang tnh c lng.
    // Vi STM32 HAL, HAL_Delay tnh bng ms.
    // Di 1ms, ta dng vng lp blocking.
    uint32_t count = us * (SystemCoreClock / 1000000U / 4); // Chia 4 l c lng s cycle/loop
 8000f60:	4b0a      	ldr	r3, [pc, #40]	@ (8000f8c <delayMicroseconds+0x34>)
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	4a0a      	ldr	r2, [pc, #40]	@ (8000f90 <delayMicroseconds+0x38>)
 8000f66:	fba2 2303 	umull	r2, r3, r2, r3
 8000f6a:	0d1a      	lsrs	r2, r3, #20
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	fb02 f303 	mul.w	r3, r2, r3
 8000f72:	60fb      	str	r3, [r7, #12]
    while(count--);
 8000f74:	bf00      	nop
 8000f76:	68fb      	ldr	r3, [r7, #12]
 8000f78:	1e5a      	subs	r2, r3, #1
 8000f7a:	60fa      	str	r2, [r7, #12]
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d1fa      	bne.n	8000f76 <delayMicroseconds+0x1e>
}
 8000f80:	bf00      	nop
 8000f82:	bf00      	nop
 8000f84:	3714      	adds	r7, #20
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bc80      	pop	{r7}
 8000f8a:	4770      	bx	lr
 8000f8c:	20000004 	.word	0x20000004
 8000f90:	431bde83 	.word	0x431bde83

08000f94 <csn>:

// --- Low Level SPI ---

static void csn(RF24_HandleTypeDef *dev, bool mode) {
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b082      	sub	sp, #8
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
 8000f9c:	460b      	mov	r3, r1
 8000f9e:	70fb      	strb	r3, [r7, #3]
    if (mode) {
 8000fa0:	78fb      	ldrb	r3, [r7, #3]
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d008      	beq.n	8000fb8 <csn+0x24>
        HAL_GPIO_WritePin(dev->CSN_Port, dev->CSN_Pin, GPIO_PIN_SET);
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	68d8      	ldr	r0, [r3, #12]
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	8a1b      	ldrh	r3, [r3, #16]
 8000fae:	2201      	movs	r2, #1
 8000fb0:	4619      	mov	r1, r3
 8000fb2:	f002 f8ab 	bl	800310c <HAL_GPIO_WritePin>
    } else {
        HAL_GPIO_WritePin(dev->CSN_Port, dev->CSN_Pin, GPIO_PIN_RESET);
    }
}
 8000fb6:	e007      	b.n	8000fc8 <csn+0x34>
        HAL_GPIO_WritePin(dev->CSN_Port, dev->CSN_Pin, GPIO_PIN_RESET);
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	68d8      	ldr	r0, [r3, #12]
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	8a1b      	ldrh	r3, [r3, #16]
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	4619      	mov	r1, r3
 8000fc4:	f002 f8a2 	bl	800310c <HAL_GPIO_WritePin>
}
 8000fc8:	bf00      	nop
 8000fca:	3708      	adds	r7, #8
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	bd80      	pop	{r7, pc}

08000fd0 <ce>:

static void ce(RF24_HandleTypeDef *dev, bool level) {
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b082      	sub	sp, #8
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
 8000fd8:	460b      	mov	r3, r1
 8000fda:	70fb      	strb	r3, [r7, #3]
    if (level) {
 8000fdc:	78fb      	ldrb	r3, [r7, #3]
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d008      	beq.n	8000ff4 <ce+0x24>
        HAL_GPIO_WritePin(dev->CE_Port, dev->CE_Pin, GPIO_PIN_SET);
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	6858      	ldr	r0, [r3, #4]
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	891b      	ldrh	r3, [r3, #8]
 8000fea:	2201      	movs	r2, #1
 8000fec:	4619      	mov	r1, r3
 8000fee:	f002 f88d 	bl	800310c <HAL_GPIO_WritePin>
    } else {
        HAL_GPIO_WritePin(dev->CE_Port, dev->CE_Pin, GPIO_PIN_RESET);
    }
}
 8000ff2:	e007      	b.n	8001004 <ce+0x34>
        HAL_GPIO_WritePin(dev->CE_Port, dev->CE_Pin, GPIO_PIN_RESET);
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	6858      	ldr	r0, [r3, #4]
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	891b      	ldrh	r3, [r3, #8]
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	4619      	mov	r1, r3
 8001000:	f002 f884 	bl	800310c <HAL_GPIO_WritePin>
}
 8001004:	bf00      	nop
 8001006:	3708      	adds	r7, #8
 8001008:	46bd      	mov	sp, r7
 800100a:	bd80      	pop	{r7, pc}

0800100c <read_register>:

static uint8_t read_register(RF24_HandleTypeDef *dev, uint8_t reg) {
 800100c:	b580      	push	{r7, lr}
 800100e:	b086      	sub	sp, #24
 8001010:	af02      	add	r7, sp, #8
 8001012:	6078      	str	r0, [r7, #4]
 8001014:	460b      	mov	r3, r1
 8001016:	70fb      	strb	r3, [r7, #3]
    uint8_t tx_data[2];
    uint8_t rx_data[2];

    tx_data[0] = (R_REGISTER | (REGISTER_MASK & reg));
 8001018:	78fb      	ldrb	r3, [r7, #3]
 800101a:	f003 031f 	and.w	r3, r3, #31
 800101e:	b2db      	uxtb	r3, r3
 8001020:	733b      	strb	r3, [r7, #12]
    tx_data[1] = RF24_NOP;
 8001022:	23ff      	movs	r3, #255	@ 0xff
 8001024:	737b      	strb	r3, [r7, #13]

    csn(dev, 0);
 8001026:	2100      	movs	r1, #0
 8001028:	6878      	ldr	r0, [r7, #4]
 800102a:	f7ff ffb3 	bl	8000f94 <csn>
    HAL_SPI_TransmitReceive(dev->hspi, tx_data, rx_data, 2, 100);
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	6818      	ldr	r0, [r3, #0]
 8001032:	f107 0208 	add.w	r2, r7, #8
 8001036:	f107 010c 	add.w	r1, r7, #12
 800103a:	2364      	movs	r3, #100	@ 0x64
 800103c:	9300      	str	r3, [sp, #0]
 800103e:	2302      	movs	r3, #2
 8001040:	f004 f94b 	bl	80052da <HAL_SPI_TransmitReceive>
    csn(dev, 1);
 8001044:	2101      	movs	r1, #1
 8001046:	6878      	ldr	r0, [r7, #4]
 8001048:	f7ff ffa4 	bl	8000f94 <csn>

    return rx_data[1];
 800104c:	7a7b      	ldrb	r3, [r7, #9]
}
 800104e:	4618      	mov	r0, r3
 8001050:	3710      	adds	r7, #16
 8001052:	46bd      	mov	sp, r7
 8001054:	bd80      	pop	{r7, pc}

08001056 <write_register>:
    HAL_SPI_Transmit(dev->hspi, &cmd, 1, 100);
    HAL_SPI_Receive(dev->hspi, buf, len, 100);
    csn(dev, 1);
}

static void write_register(RF24_HandleTypeDef *dev, uint8_t reg, uint8_t value) {
 8001056:	b580      	push	{r7, lr}
 8001058:	b084      	sub	sp, #16
 800105a:	af00      	add	r7, sp, #0
 800105c:	6078      	str	r0, [r7, #4]
 800105e:	460b      	mov	r3, r1
 8001060:	70fb      	strb	r3, [r7, #3]
 8001062:	4613      	mov	r3, r2
 8001064:	70bb      	strb	r3, [r7, #2]
    uint8_t tx_data[2];

    tx_data[0] = (W_REGISTER | (REGISTER_MASK & reg));
 8001066:	78fb      	ldrb	r3, [r7, #3]
 8001068:	f003 031f 	and.w	r3, r3, #31
 800106c:	b2db      	uxtb	r3, r3
 800106e:	f043 0320 	orr.w	r3, r3, #32
 8001072:	b2db      	uxtb	r3, r3
 8001074:	733b      	strb	r3, [r7, #12]
    tx_data[1] = value;
 8001076:	78bb      	ldrb	r3, [r7, #2]
 8001078:	737b      	strb	r3, [r7, #13]

    csn(dev, 0);
 800107a:	2100      	movs	r1, #0
 800107c:	6878      	ldr	r0, [r7, #4]
 800107e:	f7ff ff89 	bl	8000f94 <csn>
    HAL_SPI_Transmit(dev->hspi, tx_data, 2, 100);
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	6818      	ldr	r0, [r3, #0]
 8001086:	f107 010c 	add.w	r1, r7, #12
 800108a:	2364      	movs	r3, #100	@ 0x64
 800108c:	2202      	movs	r2, #2
 800108e:	f003 fec7 	bl	8004e20 <HAL_SPI_Transmit>
    csn(dev, 1);
 8001092:	2101      	movs	r1, #1
 8001094:	6878      	ldr	r0, [r7, #4]
 8001096:	f7ff ff7d 	bl	8000f94 <csn>
}
 800109a:	bf00      	nop
 800109c:	3710      	adds	r7, #16
 800109e:	46bd      	mov	sp, r7
 80010a0:	bd80      	pop	{r7, pc}

080010a2 <write_register_bytes>:

static void write_register_bytes(RF24_HandleTypeDef *dev, uint8_t reg, const uint8_t* buf, uint8_t len) {
 80010a2:	b580      	push	{r7, lr}
 80010a4:	b086      	sub	sp, #24
 80010a6:	af00      	add	r7, sp, #0
 80010a8:	60f8      	str	r0, [r7, #12]
 80010aa:	607a      	str	r2, [r7, #4]
 80010ac:	461a      	mov	r2, r3
 80010ae:	460b      	mov	r3, r1
 80010b0:	72fb      	strb	r3, [r7, #11]
 80010b2:	4613      	mov	r3, r2
 80010b4:	72bb      	strb	r3, [r7, #10]
    uint8_t cmd = (W_REGISTER | (REGISTER_MASK & reg));
 80010b6:	7afb      	ldrb	r3, [r7, #11]
 80010b8:	f003 031f 	and.w	r3, r3, #31
 80010bc:	b2db      	uxtb	r3, r3
 80010be:	f043 0320 	orr.w	r3, r3, #32
 80010c2:	b2db      	uxtb	r3, r3
 80010c4:	75fb      	strb	r3, [r7, #23]

    csn(dev, 0);
 80010c6:	2100      	movs	r1, #0
 80010c8:	68f8      	ldr	r0, [r7, #12]
 80010ca:	f7ff ff63 	bl	8000f94 <csn>
    HAL_SPI_Transmit(dev->hspi, &cmd, 1, 100);
 80010ce:	68fb      	ldr	r3, [r7, #12]
 80010d0:	6818      	ldr	r0, [r3, #0]
 80010d2:	f107 0117 	add.w	r1, r7, #23
 80010d6:	2364      	movs	r3, #100	@ 0x64
 80010d8:	2201      	movs	r2, #1
 80010da:	f003 fea1 	bl	8004e20 <HAL_SPI_Transmit>
    HAL_SPI_Transmit(dev->hspi, (uint8_t*)buf, len, 100);
 80010de:	68fb      	ldr	r3, [r7, #12]
 80010e0:	6818      	ldr	r0, [r3, #0]
 80010e2:	7abb      	ldrb	r3, [r7, #10]
 80010e4:	b29a      	uxth	r2, r3
 80010e6:	2364      	movs	r3, #100	@ 0x64
 80010e8:	6879      	ldr	r1, [r7, #4]
 80010ea:	f003 fe99 	bl	8004e20 <HAL_SPI_Transmit>
    csn(dev, 1);
 80010ee:	2101      	movs	r1, #1
 80010f0:	68f8      	ldr	r0, [r7, #12]
 80010f2:	f7ff ff4f 	bl	8000f94 <csn>
}
 80010f6:	bf00      	nop
 80010f8:	3718      	adds	r7, #24
 80010fa:	46bd      	mov	sp, r7
 80010fc:	bd80      	pop	{r7, pc}

080010fe <write_payload>:

static void write_payload(RF24_HandleTypeDef *dev, const void* buf, uint8_t len, const uint8_t writeType) {
 80010fe:	b580      	push	{r7, lr}
 8001100:	b086      	sub	sp, #24
 8001102:	af00      	add	r7, sp, #0
 8001104:	60f8      	str	r0, [r7, #12]
 8001106:	60b9      	str	r1, [r7, #8]
 8001108:	4611      	mov	r1, r2
 800110a:	461a      	mov	r2, r3
 800110c:	460b      	mov	r3, r1
 800110e:	71fb      	strb	r3, [r7, #7]
 8001110:	4613      	mov	r3, r2
 8001112:	71bb      	strb	r3, [r7, #6]
    uint8_t cmd = writeType;
 8001114:	79bb      	ldrb	r3, [r7, #6]
 8001116:	753b      	strb	r3, [r7, #20]
    uint8_t data_len = len;
 8001118:	79fb      	ldrb	r3, [r7, #7]
 800111a:	75fb      	strb	r3, [r7, #23]
    uint8_t blank_len = 0;
 800111c:	2300      	movs	r3, #0
 800111e:	75bb      	strb	r3, [r7, #22]

    if (!dev->dynamic_payloads_enabled) {
 8001120:	68fb      	ldr	r3, [r7, #12]
 8001122:	7d1b      	ldrb	r3, [r3, #20]
 8001124:	f083 0301 	eor.w	r3, r3, #1
 8001128:	b2db      	uxtb	r3, r3
 800112a:	2b00      	cmp	r3, #0
 800112c:	d00c      	beq.n	8001148 <write_payload+0x4a>
        data_len = rf24_min(len, dev->payload_size);
 800112e:	68fb      	ldr	r3, [r7, #12]
 8001130:	7cdb      	ldrb	r3, [r3, #19]
 8001132:	79fa      	ldrb	r2, [r7, #7]
 8001134:	4293      	cmp	r3, r2
 8001136:	bf28      	it	cs
 8001138:	4613      	movcs	r3, r2
 800113a:	75fb      	strb	r3, [r7, #23]
        blank_len = dev->payload_size - data_len;
 800113c:	68fb      	ldr	r3, [r7, #12]
 800113e:	7cda      	ldrb	r2, [r3, #19]
 8001140:	7dfb      	ldrb	r3, [r7, #23]
 8001142:	1ad3      	subs	r3, r2, r3
 8001144:	75bb      	strb	r3, [r7, #22]
 8001146:	e004      	b.n	8001152 <write_payload+0x54>
    } else {
        data_len = rf24_min(len, 32);
 8001148:	79fb      	ldrb	r3, [r7, #7]
 800114a:	2b20      	cmp	r3, #32
 800114c:	bf28      	it	cs
 800114e:	2320      	movcs	r3, #32
 8001150:	75fb      	strb	r3, [r7, #23]
    }

    csn(dev, 0);
 8001152:	2100      	movs	r1, #0
 8001154:	68f8      	ldr	r0, [r7, #12]
 8001156:	f7ff ff1d 	bl	8000f94 <csn>
    HAL_SPI_Transmit(dev->hspi, &cmd, 1, 100);
 800115a:	68fb      	ldr	r3, [r7, #12]
 800115c:	6818      	ldr	r0, [r3, #0]
 800115e:	f107 0114 	add.w	r1, r7, #20
 8001162:	2364      	movs	r3, #100	@ 0x64
 8001164:	2201      	movs	r2, #1
 8001166:	f003 fe5b 	bl	8004e20 <HAL_SPI_Transmit>
    HAL_SPI_Transmit(dev->hspi, (uint8_t*)buf, data_len, 100);
 800116a:	68fb      	ldr	r3, [r7, #12]
 800116c:	6818      	ldr	r0, [r3, #0]
 800116e:	7dfb      	ldrb	r3, [r7, #23]
 8001170:	b29a      	uxth	r2, r3
 8001172:	2364      	movs	r3, #100	@ 0x64
 8001174:	68b9      	ldr	r1, [r7, #8]
 8001176:	f003 fe53 	bl	8004e20 <HAL_SPI_Transmit>
    // Zero padding if static payload
    if (blank_len > 0) {
 800117a:	7dbb      	ldrb	r3, [r7, #22]
 800117c:	2b00      	cmp	r3, #0
 800117e:	d013      	beq.n	80011a8 <write_payload+0xaa>
        uint8_t zero = 0;
 8001180:	2300      	movs	r3, #0
 8001182:	74fb      	strb	r3, [r7, #19]
        for(uint8_t i = 0; i < blank_len; i++) {
 8001184:	2300      	movs	r3, #0
 8001186:	757b      	strb	r3, [r7, #21]
 8001188:	e00a      	b.n	80011a0 <write_payload+0xa2>
            HAL_SPI_Transmit(dev->hspi, &zero, 1, 100);
 800118a:	68fb      	ldr	r3, [r7, #12]
 800118c:	6818      	ldr	r0, [r3, #0]
 800118e:	f107 0113 	add.w	r1, r7, #19
 8001192:	2364      	movs	r3, #100	@ 0x64
 8001194:	2201      	movs	r2, #1
 8001196:	f003 fe43 	bl	8004e20 <HAL_SPI_Transmit>
        for(uint8_t i = 0; i < blank_len; i++) {
 800119a:	7d7b      	ldrb	r3, [r7, #21]
 800119c:	3301      	adds	r3, #1
 800119e:	757b      	strb	r3, [r7, #21]
 80011a0:	7d7a      	ldrb	r2, [r7, #21]
 80011a2:	7dbb      	ldrb	r3, [r7, #22]
 80011a4:	429a      	cmp	r2, r3
 80011a6:	d3f0      	bcc.n	800118a <write_payload+0x8c>
        }
    }
    csn(dev, 1);
 80011a8:	2101      	movs	r1, #1
 80011aa:	68f8      	ldr	r0, [r7, #12]
 80011ac:	f7ff fef2 	bl	8000f94 <csn>
}
 80011b0:	bf00      	nop
 80011b2:	3718      	adds	r7, #24
 80011b4:	46bd      	mov	sp, r7
 80011b6:	bd80      	pop	{r7, pc}

080011b8 <read_payload>:

static void read_payload(RF24_HandleTypeDef *dev, void* buf, uint8_t len) {
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b086      	sub	sp, #24
 80011bc:	af00      	add	r7, sp, #0
 80011be:	60f8      	str	r0, [r7, #12]
 80011c0:	60b9      	str	r1, [r7, #8]
 80011c2:	4613      	mov	r3, r2
 80011c4:	71fb      	strb	r3, [r7, #7]
    uint8_t cmd = R_RX_PAYLOAD;
 80011c6:	2361      	movs	r3, #97	@ 0x61
 80011c8:	753b      	strb	r3, [r7, #20]
    uint8_t data_len = len;
 80011ca:	79fb      	ldrb	r3, [r7, #7]
 80011cc:	75fb      	strb	r3, [r7, #23]
    uint8_t blank_len = 0;
 80011ce:	2300      	movs	r3, #0
 80011d0:	75bb      	strb	r3, [r7, #22]

    if (!dev->dynamic_payloads_enabled) {
 80011d2:	68fb      	ldr	r3, [r7, #12]
 80011d4:	7d1b      	ldrb	r3, [r3, #20]
 80011d6:	f083 0301 	eor.w	r3, r3, #1
 80011da:	b2db      	uxtb	r3, r3
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d00c      	beq.n	80011fa <read_payload+0x42>
        data_len = rf24_min(len, dev->payload_size);
 80011e0:	68fb      	ldr	r3, [r7, #12]
 80011e2:	7cdb      	ldrb	r3, [r3, #19]
 80011e4:	79fa      	ldrb	r2, [r7, #7]
 80011e6:	4293      	cmp	r3, r2
 80011e8:	bf28      	it	cs
 80011ea:	4613      	movcs	r3, r2
 80011ec:	75fb      	strb	r3, [r7, #23]
        blank_len = dev->payload_size - data_len;
 80011ee:	68fb      	ldr	r3, [r7, #12]
 80011f0:	7cda      	ldrb	r2, [r3, #19]
 80011f2:	7dfb      	ldrb	r3, [r7, #23]
 80011f4:	1ad3      	subs	r3, r2, r3
 80011f6:	75bb      	strb	r3, [r7, #22]
 80011f8:	e004      	b.n	8001204 <read_payload+0x4c>
    } else {
        data_len = rf24_min(len, 32);
 80011fa:	79fb      	ldrb	r3, [r7, #7]
 80011fc:	2b20      	cmp	r3, #32
 80011fe:	bf28      	it	cs
 8001200:	2320      	movcs	r3, #32
 8001202:	75fb      	strb	r3, [r7, #23]
    }

    csn(dev, 0);
 8001204:	2100      	movs	r1, #0
 8001206:	68f8      	ldr	r0, [r7, #12]
 8001208:	f7ff fec4 	bl	8000f94 <csn>
    HAL_SPI_Transmit(dev->hspi, &cmd, 1, 100);
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	6818      	ldr	r0, [r3, #0]
 8001210:	f107 0114 	add.w	r1, r7, #20
 8001214:	2364      	movs	r3, #100	@ 0x64
 8001216:	2201      	movs	r2, #1
 8001218:	f003 fe02 	bl	8004e20 <HAL_SPI_Transmit>
    HAL_SPI_Receive(dev->hspi, (uint8_t*)buf, data_len, 100);
 800121c:	68fb      	ldr	r3, [r7, #12]
 800121e:	6818      	ldr	r0, [r3, #0]
 8001220:	7dfb      	ldrb	r3, [r7, #23]
 8001222:	b29a      	uxth	r2, r3
 8001224:	2364      	movs	r3, #100	@ 0x64
 8001226:	68b9      	ldr	r1, [r7, #8]
 8001228:	f003 ff3e 	bl	80050a8 <HAL_SPI_Receive>
    // Read and discard padding
    if (blank_len > 0) {
 800122c:	7dbb      	ldrb	r3, [r7, #22]
 800122e:	2b00      	cmp	r3, #0
 8001230:	d011      	beq.n	8001256 <read_payload+0x9e>
        uint8_t dummy;
        for(uint8_t i = 0; i < blank_len; i++) {
 8001232:	2300      	movs	r3, #0
 8001234:	757b      	strb	r3, [r7, #21]
 8001236:	e00a      	b.n	800124e <read_payload+0x96>
             HAL_SPI_Receive(dev->hspi, &dummy, 1, 100);
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	6818      	ldr	r0, [r3, #0]
 800123c:	f107 0113 	add.w	r1, r7, #19
 8001240:	2364      	movs	r3, #100	@ 0x64
 8001242:	2201      	movs	r2, #1
 8001244:	f003 ff30 	bl	80050a8 <HAL_SPI_Receive>
        for(uint8_t i = 0; i < blank_len; i++) {
 8001248:	7d7b      	ldrb	r3, [r7, #21]
 800124a:	3301      	adds	r3, #1
 800124c:	757b      	strb	r3, [r7, #21]
 800124e:	7d7a      	ldrb	r2, [r7, #21]
 8001250:	7dbb      	ldrb	r3, [r7, #22]
 8001252:	429a      	cmp	r2, r3
 8001254:	d3f0      	bcc.n	8001238 <read_payload+0x80>
        }
    }
    csn(dev, 1);
 8001256:	2101      	movs	r1, #1
 8001258:	68f8      	ldr	r0, [r7, #12]
 800125a:	f7ff fe9b 	bl	8000f94 <csn>
}
 800125e:	bf00      	nop
 8001260:	3718      	adds	r7, #24
 8001262:	46bd      	mov	sp, r7
 8001264:	bd80      	pop	{r7, pc}

08001266 <toggle_features>:

static void toggle_features(RF24_HandleTypeDef *dev) {
 8001266:	b580      	push	{r7, lr}
 8001268:	b084      	sub	sp, #16
 800126a:	af00      	add	r7, sp, #0
 800126c:	6078      	str	r0, [r7, #4]
    uint8_t cmd = ACTIVATE;
 800126e:	2350      	movs	r3, #80	@ 0x50
 8001270:	73fb      	strb	r3, [r7, #15]
    uint8_t data = 0x73;
 8001272:	2373      	movs	r3, #115	@ 0x73
 8001274:	73bb      	strb	r3, [r7, #14]
    csn(dev, 0);
 8001276:	2100      	movs	r1, #0
 8001278:	6878      	ldr	r0, [r7, #4]
 800127a:	f7ff fe8b 	bl	8000f94 <csn>
    HAL_SPI_Transmit(dev->hspi, &cmd, 1, 100);
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	6818      	ldr	r0, [r3, #0]
 8001282:	f107 010f 	add.w	r1, r7, #15
 8001286:	2364      	movs	r3, #100	@ 0x64
 8001288:	2201      	movs	r2, #1
 800128a:	f003 fdc9 	bl	8004e20 <HAL_SPI_Transmit>
    HAL_SPI_Transmit(dev->hspi, &data, 1, 100);
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	6818      	ldr	r0, [r3, #0]
 8001292:	f107 010e 	add.w	r1, r7, #14
 8001296:	2364      	movs	r3, #100	@ 0x64
 8001298:	2201      	movs	r2, #1
 800129a:	f003 fdc1 	bl	8004e20 <HAL_SPI_Transmit>
    csn(dev, 1);
 800129e:	2101      	movs	r1, #1
 80012a0:	6878      	ldr	r0, [r7, #4]
 80012a2:	f7ff fe77 	bl	8000f94 <csn>
}
 80012a6:	bf00      	nop
 80012a8:	3710      	adds	r7, #16
 80012aa:	46bd      	mov	sp, r7
 80012ac:	bd80      	pop	{r7, pc}

080012ae <RF24_Init>:

// --- Public Initialization ---

void RF24_Init(RF24_HandleTypeDef *dev, SPI_HandleTypeDef *hspi, GPIO_TypeDef *ce_port, uint16_t ce_pin, GPIO_TypeDef *csn_port, uint16_t csn_pin) {
 80012ae:	b580      	push	{r7, lr}
 80012b0:	b084      	sub	sp, #16
 80012b2:	af00      	add	r7, sp, #0
 80012b4:	60f8      	str	r0, [r7, #12]
 80012b6:	60b9      	str	r1, [r7, #8]
 80012b8:	607a      	str	r2, [r7, #4]
 80012ba:	807b      	strh	r3, [r7, #2]
    dev->hspi = hspi;
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	68ba      	ldr	r2, [r7, #8]
 80012c0:	601a      	str	r2, [r3, #0]
    dev->CE_Port = ce_port;
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	687a      	ldr	r2, [r7, #4]
 80012c6:	605a      	str	r2, [r3, #4]
    dev->CE_Pin = ce_pin;
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	887a      	ldrh	r2, [r7, #2]
 80012cc:	811a      	strh	r2, [r3, #8]
    dev->CSN_Port = csn_port;
 80012ce:	68fb      	ldr	r3, [r7, #12]
 80012d0:	69ba      	ldr	r2, [r7, #24]
 80012d2:	60da      	str	r2, [r3, #12]
    dev->CSN_Pin = csn_pin;
 80012d4:	68fb      	ldr	r3, [r7, #12]
 80012d6:	8bba      	ldrh	r2, [r7, #28]
 80012d8:	821a      	strh	r2, [r3, #16]

    dev->p_variant = false;
 80012da:	68fb      	ldr	r3, [r7, #12]
 80012dc:	2200      	movs	r2, #0
 80012de:	749a      	strb	r2, [r3, #18]
    dev->payload_size = 32;
 80012e0:	68fb      	ldr	r3, [r7, #12]
 80012e2:	2220      	movs	r2, #32
 80012e4:	74da      	strb	r2, [r3, #19]
    dev->dynamic_payloads_enabled = false;
 80012e6:	68fb      	ldr	r3, [r7, #12]
 80012e8:	2200      	movs	r2, #0
 80012ea:	751a      	strb	r2, [r3, #20]
    dev->ack_payloads_enabled = false;
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	2200      	movs	r2, #0
 80012f0:	755a      	strb	r2, [r3, #21]
    dev->addr_width = 5;
 80012f2:	68fb      	ldr	r3, [r7, #12]
 80012f4:	2205      	movs	r2, #5
 80012f6:	759a      	strb	r2, [r3, #22]
    memset(dev->pipe0_reading_address, 0, 5);
 80012f8:	68fb      	ldr	r3, [r7, #12]
 80012fa:	3317      	adds	r3, #23
 80012fc:	2205      	movs	r2, #5
 80012fe:	2100      	movs	r1, #0
 8001300:	4618      	mov	r0, r3
 8001302:	f006 f959 	bl	80075b8 <memset>
}
 8001306:	bf00      	nop
 8001308:	3710      	adds	r7, #16
 800130a:	46bd      	mov	sp, r7
 800130c:	bd80      	pop	{r7, pc}

0800130e <RF24_begin>:

bool RF24_begin(RF24_HandleTypeDef *dev) {
 800130e:	b580      	push	{r7, lr}
 8001310:	b084      	sub	sp, #16
 8001312:	af00      	add	r7, sp, #0
 8001314:	6078      	str	r0, [r7, #4]
    // Reset pins
    ce(dev, 0);
 8001316:	2100      	movs	r1, #0
 8001318:	6878      	ldr	r0, [r7, #4]
 800131a:	f7ff fe59 	bl	8000fd0 <ce>
    csn(dev, 1);
 800131e:	2101      	movs	r1, #1
 8001320:	6878      	ldr	r0, [r7, #4]
 8001322:	f7ff fe37 	bl	8000f94 <csn>
    HAL_Delay(5); // Wait for radio to settle
 8001326:	2005      	movs	r0, #5
 8001328:	f001 fba8 	bl	8002a7c <HAL_Delay>

    // Setup retries
    RF24_setRetries(dev, 5, 15);
 800132c:	220f      	movs	r2, #15
 800132e:	2105      	movs	r1, #5
 8001330:	6878      	ldr	r0, [r7, #4]
 8001332:	f000 fa5b 	bl	80017ec <RF24_setRetries>
    RF24_setDataRate(dev, RF24_1MBPS);
 8001336:	2100      	movs	r1, #0
 8001338:	6878      	ldr	r0, [r7, #4]
 800133a:	f000 fa96 	bl	800186a <RF24_setDataRate>

    // Toggle features to check for p_variant
    uint8_t before_toggle = read_register(dev, FEATURE);
 800133e:	211d      	movs	r1, #29
 8001340:	6878      	ldr	r0, [r7, #4]
 8001342:	f7ff fe63 	bl	800100c <read_register>
 8001346:	4603      	mov	r3, r0
 8001348:	73fb      	strb	r3, [r7, #15]
    toggle_features(dev);
 800134a:	6878      	ldr	r0, [r7, #4]
 800134c:	f7ff ff8b 	bl	8001266 <toggle_features>
    uint8_t after_toggle = read_register(dev, FEATURE);
 8001350:	211d      	movs	r1, #29
 8001352:	6878      	ldr	r0, [r7, #4]
 8001354:	f7ff fe5a 	bl	800100c <read_register>
 8001358:	4603      	mov	r3, r0
 800135a:	73bb      	strb	r3, [r7, #14]
    dev->p_variant = (before_toggle == after_toggle);
 800135c:	7bfa      	ldrb	r2, [r7, #15]
 800135e:	7bbb      	ldrb	r3, [r7, #14]
 8001360:	429a      	cmp	r2, r3
 8001362:	bf0c      	ite	eq
 8001364:	2301      	moveq	r3, #1
 8001366:	2300      	movne	r3, #0
 8001368:	b2da      	uxtb	r2, r3
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	749a      	strb	r2, [r3, #18]

    if (after_toggle) {
 800136e:	7bbb      	ldrb	r3, [r7, #14]
 8001370:	2b00      	cmp	r3, #0
 8001372:	d00b      	beq.n	800138c <RF24_begin+0x7e>
        if (dev->p_variant) {
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	7c9b      	ldrb	r3, [r3, #18]
 8001378:	2b00      	cmp	r3, #0
 800137a:	d002      	beq.n	8001382 <RF24_begin+0x74>
            // module did not power on reset
            toggle_features(dev);
 800137c:	6878      	ldr	r0, [r7, #4]
 800137e:	f7ff ff72 	bl	8001266 <toggle_features>
        }
        write_register(dev, FEATURE, 0);
 8001382:	2200      	movs	r2, #0
 8001384:	211d      	movs	r1, #29
 8001386:	6878      	ldr	r0, [r7, #4]
 8001388:	f7ff fe65 	bl	8001056 <write_register>
    }

    dev->ack_payloads_enabled = false;
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	2200      	movs	r2, #0
 8001390:	755a      	strb	r2, [r3, #21]
    write_register(dev, DYNPD, 0);
 8001392:	2200      	movs	r2, #0
 8001394:	211c      	movs	r1, #28
 8001396:	6878      	ldr	r0, [r7, #4]
 8001398:	f7ff fe5d 	bl	8001056 <write_register>
    dev->dynamic_payloads_enabled = false;
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	2200      	movs	r2, #0
 80013a0:	751a      	strb	r2, [r3, #20]
    write_register(dev, EN_AA, 0x3F);
 80013a2:	223f      	movs	r2, #63	@ 0x3f
 80013a4:	2101      	movs	r1, #1
 80013a6:	6878      	ldr	r0, [r7, #4]
 80013a8:	f7ff fe55 	bl	8001056 <write_register>
    write_register(dev, EN_RXADDR, 3);
 80013ac:	2203      	movs	r2, #3
 80013ae:	2102      	movs	r1, #2
 80013b0:	6878      	ldr	r0, [r7, #4]
 80013b2:	f7ff fe50 	bl	8001056 <write_register>
    RF24_setPayloadSize(dev, 32);
 80013b6:	2120      	movs	r1, #32
 80013b8:	6878      	ldr	r0, [r7, #4]
 80013ba:	f000 fa44 	bl	8001846 <RF24_setPayloadSize>
    RF24_setAddressWidth(dev, 5);
 80013be:	2105      	movs	r1, #5
 80013c0:	6878      	ldr	r0, [r7, #4]
 80013c2:	f000 f9fe 	bl	80017c2 <RF24_setAddressWidth>
    RF24_setChannel(dev, 76);
 80013c6:	214c      	movs	r1, #76	@ 0x4c
 80013c8:	6878      	ldr	r0, [r7, #4]
 80013ca:	f000 fa2c 	bl	8001826 <RF24_setChannel>

    // Clear status
    write_register(dev, NRF_STATUS, _BV(MASK_RX_DR) | _BV(MASK_TX_DS) | _BV(MASK_MAX_RT));
 80013ce:	2270      	movs	r2, #112	@ 0x70
 80013d0:	2107      	movs	r1, #7
 80013d2:	6878      	ldr	r0, [r7, #4]
 80013d4:	f7ff fe3f 	bl	8001056 <write_register>

    RF24_flush_rx(dev);
 80013d8:	6878      	ldr	r0, [r7, #4]
 80013da:	f000 fac0 	bl	800195e <RF24_flush_rx>
    RF24_flush_tx(dev);
 80013de:	6878      	ldr	r0, [r7, #4]
 80013e0:	f000 fadc 	bl	800199c <RF24_flush_tx>

    write_register(dev, NRF_CONFIG, _BV(EN_CRC) | _BV(CRCO));
 80013e4:	220c      	movs	r2, #12
 80013e6:	2100      	movs	r1, #0
 80013e8:	6878      	ldr	r0, [r7, #4]
 80013ea:	f7ff fe34 	bl	8001056 <write_register>
    dev->config_reg = read_register(dev, NRF_CONFIG);
 80013ee:	2100      	movs	r1, #0
 80013f0:	6878      	ldr	r0, [r7, #4]
 80013f2:	f7ff fe0b 	bl	800100c <read_register>
 80013f6:	4603      	mov	r3, r0
 80013f8:	461a      	mov	r2, r3
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	771a      	strb	r2, [r3, #28]

    RF24_powerUp(dev);
 80013fe:	6878      	ldr	r0, [r7, #4]
 8001400:	f000 f80b 	bl	800141a <RF24_powerUp>

    // Check if connected
    return (dev->config_reg == (_BV(EN_CRC) | _BV(CRCO) | _BV(PWR_UP)));
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	7f1b      	ldrb	r3, [r3, #28]
 8001408:	2b0e      	cmp	r3, #14
 800140a:	bf0c      	ite	eq
 800140c:	2301      	moveq	r3, #1
 800140e:	2300      	movne	r3, #0
 8001410:	b2db      	uxtb	r3, r3
}
 8001412:	4618      	mov	r0, r3
 8001414:	3710      	adds	r7, #16
 8001416:	46bd      	mov	sp, r7
 8001418:	bd80      	pop	{r7, pc}

0800141a <RF24_powerUp>:
    ce(dev, 0);
    dev->config_reg &= ~_BV(PWR_UP);
    write_register(dev, NRF_CONFIG, dev->config_reg);
}

void RF24_powerUp(RF24_HandleTypeDef *dev) {
 800141a:	b580      	push	{r7, lr}
 800141c:	b082      	sub	sp, #8
 800141e:	af00      	add	r7, sp, #0
 8001420:	6078      	str	r0, [r7, #4]
    if (!(dev->config_reg & _BV(PWR_UP))) {
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	7f1b      	ldrb	r3, [r3, #28]
 8001426:	f003 0302 	and.w	r3, r3, #2
 800142a:	2b00      	cmp	r3, #0
 800142c:	d110      	bne.n	8001450 <RF24_powerUp+0x36>
        dev->config_reg |= _BV(PWR_UP);
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	7f1b      	ldrb	r3, [r3, #28]
 8001432:	f043 0302 	orr.w	r3, r3, #2
 8001436:	b2da      	uxtb	r2, r3
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	771a      	strb	r2, [r3, #28]
        write_register(dev, NRF_CONFIG, dev->config_reg);
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	7f1b      	ldrb	r3, [r3, #28]
 8001440:	461a      	mov	r2, r3
 8001442:	2100      	movs	r1, #0
 8001444:	6878      	ldr	r0, [r7, #4]
 8001446:	f7ff fe06 	bl	8001056 <write_register>
        // Wait 1.5ms per datasheet (Crystal start up) but 5ms is safer
        HAL_Delay(5);
 800144a:	2005      	movs	r0, #5
 800144c:	f001 fb16 	bl	8002a7c <HAL_Delay>
    }
}
 8001450:	bf00      	nop
 8001452:	3708      	adds	r7, #8
 8001454:	46bd      	mov	sp, r7
 8001456:	bd80      	pop	{r7, pc}

08001458 <RF24_startListening>:

// --- Operation ---

void RF24_startListening(RF24_HandleTypeDef *dev) {
 8001458:	b580      	push	{r7, lr}
 800145a:	b082      	sub	sp, #8
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
    RF24_powerUp(dev);
 8001460:	6878      	ldr	r0, [r7, #4]
 8001462:	f7ff ffda 	bl	800141a <RF24_powerUp>
    dev->config_reg |= _BV(PRIM_RX);
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	7f1b      	ldrb	r3, [r3, #28]
 800146a:	f043 0301 	orr.w	r3, r3, #1
 800146e:	b2da      	uxtb	r2, r3
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	771a      	strb	r2, [r3, #28]
    write_register(dev, NRF_CONFIG, dev->config_reg);
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	7f1b      	ldrb	r3, [r3, #28]
 8001478:	461a      	mov	r2, r3
 800147a:	2100      	movs	r1, #0
 800147c:	6878      	ldr	r0, [r7, #4]
 800147e:	f7ff fdea 	bl	8001056 <write_register>
    write_register(dev, NRF_STATUS, _BV(MASK_RX_DR) | _BV(MASK_TX_DS) | _BV(MASK_MAX_RT));
 8001482:	2270      	movs	r2, #112	@ 0x70
 8001484:	2107      	movs	r1, #7
 8001486:	6878      	ldr	r0, [r7, #4]
 8001488:	f7ff fde5 	bl	8001056 <write_register>
    ce(dev, 1);
 800148c:	2101      	movs	r1, #1
 800148e:	6878      	ldr	r0, [r7, #4]
 8001490:	f7ff fd9e 	bl	8000fd0 <ce>

    // Restore pipe 0 if needed
    if (dev->pipe0_reading_address[0] > 0) {
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	7ddb      	ldrb	r3, [r3, #23]
 8001498:	2b00      	cmp	r3, #0
 800149a:	d009      	beq.n	80014b0 <RF24_startListening+0x58>
         write_register_bytes(dev, RX_ADDR_P0, dev->pipe0_reading_address, dev->addr_width);
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	f103 0217 	add.w	r2, r3, #23
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	7d9b      	ldrb	r3, [r3, #22]
 80014a6:	210a      	movs	r1, #10
 80014a8:	6878      	ldr	r0, [r7, #4]
 80014aa:	f7ff fdfa 	bl	80010a2 <write_register_bytes>
    } else {
        RF24_closeReadingPipe(dev, 0);
    }
}
 80014ae:	e003      	b.n	80014b8 <RF24_startListening+0x60>
        RF24_closeReadingPipe(dev, 0);
 80014b0:	2100      	movs	r1, #0
 80014b2:	6878      	ldr	r0, [r7, #4]
 80014b4:	f000 f966 	bl	8001784 <RF24_closeReadingPipe>
}
 80014b8:	bf00      	nop
 80014ba:	3708      	adds	r7, #8
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}

080014c0 <RF24_stopListening>:

void RF24_stopListening(RF24_HandleTypeDef *dev) {
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b082      	sub	sp, #8
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
    ce(dev, 0);
 80014c8:	2100      	movs	r1, #0
 80014ca:	6878      	ldr	r0, [r7, #4]
 80014cc:	f7ff fd80 	bl	8000fd0 <ce>
    delayMicroseconds(100);
 80014d0:	2064      	movs	r0, #100	@ 0x64
 80014d2:	f7ff fd41 	bl	8000f58 <delayMicroseconds>
    if(dev->ack_payloads_enabled) {
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	7d5b      	ldrb	r3, [r3, #21]
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d002      	beq.n	80014e4 <RF24_stopListening+0x24>
        RF24_flush_tx(dev);
 80014de:	6878      	ldr	r0, [r7, #4]
 80014e0:	f000 fa5c 	bl	800199c <RF24_flush_tx>
    }

    dev->config_reg &= ~_BV(PRIM_RX);
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	7f1b      	ldrb	r3, [r3, #28]
 80014e8:	f023 0301 	bic.w	r3, r3, #1
 80014ec:	b2da      	uxtb	r2, r3
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	771a      	strb	r2, [r3, #28]
    write_register(dev, NRF_CONFIG, dev->config_reg);
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	7f1b      	ldrb	r3, [r3, #28]
 80014f6:	461a      	mov	r2, r3
 80014f8:	2100      	movs	r1, #0
 80014fa:	6878      	ldr	r0, [r7, #4]
 80014fc:	f7ff fdab 	bl	8001056 <write_register>

    // Enable RX on pipe 0 for Auto-Ack
    write_register(dev, EN_RXADDR, read_register(dev, EN_RXADDR) | _BV(0));
 8001500:	2102      	movs	r1, #2
 8001502:	6878      	ldr	r0, [r7, #4]
 8001504:	f7ff fd82 	bl	800100c <read_register>
 8001508:	4603      	mov	r3, r0
 800150a:	f043 0301 	orr.w	r3, r3, #1
 800150e:	b2db      	uxtb	r3, r3
 8001510:	461a      	mov	r2, r3
 8001512:	2102      	movs	r1, #2
 8001514:	6878      	ldr	r0, [r7, #4]
 8001516:	f7ff fd9e 	bl	8001056 <write_register>
}
 800151a:	bf00      	nop
 800151c:	3708      	adds	r7, #8
 800151e:	46bd      	mov	sp, r7
 8001520:	bd80      	pop	{r7, pc}

08001522 <RF24_write>:

// --- Writing ---

bool RF24_write(RF24_HandleTypeDef *dev, const void *buf, uint8_t len) {
 8001522:	b580      	push	{r7, lr}
 8001524:	b084      	sub	sp, #16
 8001526:	af00      	add	r7, sp, #0
 8001528:	60f8      	str	r0, [r7, #12]
 800152a:	60b9      	str	r1, [r7, #8]
 800152c:	4613      	mov	r3, r2
 800152e:	71fb      	strb	r3, [r7, #7]
    return RF24_writeMulticast(dev, buf, len, 0);
 8001530:	79fa      	ldrb	r2, [r7, #7]
 8001532:	2300      	movs	r3, #0
 8001534:	68b9      	ldr	r1, [r7, #8]
 8001536:	68f8      	ldr	r0, [r7, #12]
 8001538:	f000 f805 	bl	8001546 <RF24_writeMulticast>
 800153c:	4603      	mov	r3, r0
}
 800153e:	4618      	mov	r0, r3
 8001540:	3710      	adds	r7, #16
 8001542:	46bd      	mov	sp, r7
 8001544:	bd80      	pop	{r7, pc}

08001546 <RF24_writeMulticast>:

bool RF24_writeMulticast(RF24_HandleTypeDef *dev, const void *buf, uint8_t len, const bool multicast) {
 8001546:	b580      	push	{r7, lr}
 8001548:	b086      	sub	sp, #24
 800154a:	af00      	add	r7, sp, #0
 800154c:	60f8      	str	r0, [r7, #12]
 800154e:	60b9      	str	r1, [r7, #8]
 8001550:	4611      	mov	r1, r2
 8001552:	461a      	mov	r2, r3
 8001554:	460b      	mov	r3, r1
 8001556:	71fb      	strb	r3, [r7, #7]
 8001558:	4613      	mov	r3, r2
 800155a:	71bb      	strb	r3, [r7, #6]
    // Start writing
    RF24_writeFast(dev, buf, len);
 800155c:	79fb      	ldrb	r3, [r7, #7]
 800155e:	461a      	mov	r2, r3
 8001560:	68b9      	ldr	r1, [r7, #8]
 8001562:	68f8      	ldr	r0, [r7, #12]
 8001564:	f000 f826 	bl	80015b4 <RF24_writeFast>

    // Wait until complete
    while (!((RF24_getStatus(dev)) & (_BV(MASK_TX_DS) | _BV(MASK_MAX_RT)))) {
 8001568:	bf00      	nop
 800156a:	68f8      	ldr	r0, [r7, #12]
 800156c:	f000 f9d7 	bl	800191e <RF24_getStatus>
 8001570:	4603      	mov	r3, r0
 8001572:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8001576:	2b00      	cmp	r3, #0
 8001578:	d0f7      	beq.n	800156a <RF24_writeMulticast+0x24>
        // Optional: Implement timeout here to prevent hang
    }

    ce(dev, 0);
 800157a:	2100      	movs	r1, #0
 800157c:	68f8      	ldr	r0, [r7, #12]
 800157e:	f7ff fd27 	bl	8000fd0 <ce>

    uint8_t status = RF24_getStatus(dev);
 8001582:	68f8      	ldr	r0, [r7, #12]
 8001584:	f000 f9cb 	bl	800191e <RF24_getStatus>
 8001588:	4603      	mov	r3, r0
 800158a:	75fb      	strb	r3, [r7, #23]
    write_register(dev, NRF_STATUS, _BV(MASK_RX_DR) | _BV(MASK_TX_DS) | _BV(MASK_MAX_RT));
 800158c:	2270      	movs	r2, #112	@ 0x70
 800158e:	2107      	movs	r1, #7
 8001590:	68f8      	ldr	r0, [r7, #12]
 8001592:	f7ff fd60 	bl	8001056 <write_register>

    if (status & _BV(MASK_MAX_RT)) {
 8001596:	7dfb      	ldrb	r3, [r7, #23]
 8001598:	f003 0310 	and.w	r3, r3, #16
 800159c:	2b00      	cmp	r3, #0
 800159e:	d004      	beq.n	80015aa <RF24_writeMulticast+0x64>
        RF24_flush_tx(dev);
 80015a0:	68f8      	ldr	r0, [r7, #12]
 80015a2:	f000 f9fb 	bl	800199c <RF24_flush_tx>
        return false;
 80015a6:	2300      	movs	r3, #0
 80015a8:	e000      	b.n	80015ac <RF24_writeMulticast+0x66>
    }
    return true;
 80015aa:	2301      	movs	r3, #1
}
 80015ac:	4618      	mov	r0, r3
 80015ae:	3718      	adds	r7, #24
 80015b0:	46bd      	mov	sp, r7
 80015b2:	bd80      	pop	{r7, pc}

080015b4 <RF24_writeFast>:

bool RF24_writeFast(RF24_HandleTypeDef *dev, const void *buf, uint8_t len) {
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b084      	sub	sp, #16
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	60f8      	str	r0, [r7, #12]
 80015bc:	60b9      	str	r1, [r7, #8]
 80015be:	4613      	mov	r3, r2
 80015c0:	71fb      	strb	r3, [r7, #7]
    write_payload(dev, buf, len, W_TX_PAYLOAD);
 80015c2:	79fa      	ldrb	r2, [r7, #7]
 80015c4:	23a0      	movs	r3, #160	@ 0xa0
 80015c6:	68b9      	ldr	r1, [r7, #8]
 80015c8:	68f8      	ldr	r0, [r7, #12]
 80015ca:	f7ff fd98 	bl	80010fe <write_payload>
    ce(dev, 1);
 80015ce:	2101      	movs	r1, #1
 80015d0:	68f8      	ldr	r0, [r7, #12]
 80015d2:	f7ff fcfd 	bl	8000fd0 <ce>
    return true;
 80015d6:	2301      	movs	r3, #1
}
 80015d8:	4618      	mov	r0, r3
 80015da:	3710      	adds	r7, #16
 80015dc:	46bd      	mov	sp, r7
 80015de:	bd80      	pop	{r7, pc}

080015e0 <RF24_available>:
    }
}

// --- Reading ---

bool RF24_available(RF24_HandleTypeDef *dev) {
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b082      	sub	sp, #8
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
    return RF24_availablePipe(dev, NULL);
 80015e8:	2100      	movs	r1, #0
 80015ea:	6878      	ldr	r0, [r7, #4]
 80015ec:	f000 f805 	bl	80015fa <RF24_availablePipe>
 80015f0:	4603      	mov	r3, r0
}
 80015f2:	4618      	mov	r0, r3
 80015f4:	3708      	adds	r7, #8
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bd80      	pop	{r7, pc}

080015fa <RF24_availablePipe>:

bool RF24_availablePipe(RF24_HandleTypeDef *dev, uint8_t *pipe_num) {
 80015fa:	b580      	push	{r7, lr}
 80015fc:	b084      	sub	sp, #16
 80015fe:	af00      	add	r7, sp, #0
 8001600:	6078      	str	r0, [r7, #4]
 8001602:	6039      	str	r1, [r7, #0]
    uint8_t status = RF24_getStatus(dev);
 8001604:	6878      	ldr	r0, [r7, #4]
 8001606:	f000 f98a 	bl	800191e <RF24_getStatus>
 800160a:	4603      	mov	r3, r0
 800160c:	73fb      	strb	r3, [r7, #15]
    bool result = (status & _BV(MASK_RX_DR));
 800160e:	7bfb      	ldrb	r3, [r7, #15]
 8001610:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001614:	2b00      	cmp	r3, #0
 8001616:	bf14      	ite	ne
 8001618:	2301      	movne	r3, #1
 800161a:	2300      	moveq	r3, #0
 800161c:	73bb      	strb	r3, [r7, #14]

    if (result) {
 800161e:	7bbb      	ldrb	r3, [r7, #14]
 8001620:	2b00      	cmp	r3, #0
 8001622:	d019      	beq.n	8001658 <RF24_availablePipe+0x5e>
        if (pipe_num) {
 8001624:	683b      	ldr	r3, [r7, #0]
 8001626:	2b00      	cmp	r3, #0
 8001628:	d007      	beq.n	800163a <RF24_availablePipe+0x40>
            *pipe_num = (status >> 1) & 0x07;
 800162a:	7bfb      	ldrb	r3, [r7, #15]
 800162c:	085b      	lsrs	r3, r3, #1
 800162e:	b2db      	uxtb	r3, r3
 8001630:	f003 0307 	and.w	r3, r3, #7
 8001634:	b2da      	uxtb	r2, r3
 8001636:	683b      	ldr	r3, [r7, #0]
 8001638:	701a      	strb	r2, [r3, #0]
        }
        // Clear IRQ
        write_register(dev, NRF_STATUS, _BV(MASK_RX_DR));
 800163a:	2240      	movs	r2, #64	@ 0x40
 800163c:	2107      	movs	r1, #7
 800163e:	6878      	ldr	r0, [r7, #4]
 8001640:	f7ff fd09 	bl	8001056 <write_register>

        // Handle ACK payload case? (Simplified from original library)
        if (status & _BV(MASK_TX_DS)) {
 8001644:	7bfb      	ldrb	r3, [r7, #15]
 8001646:	f003 0320 	and.w	r3, r3, #32
 800164a:	2b00      	cmp	r3, #0
 800164c:	d004      	beq.n	8001658 <RF24_availablePipe+0x5e>
             write_register(dev, NRF_STATUS, _BV(MASK_TX_DS));
 800164e:	2220      	movs	r2, #32
 8001650:	2107      	movs	r1, #7
 8001652:	6878      	ldr	r0, [r7, #4]
 8001654:	f7ff fcff 	bl	8001056 <write_register>
        }
    }

    return result || !(read_register(dev, FIFO_STATUS) & _BV(0)); // RX_EMPTY
 8001658:	7bbb      	ldrb	r3, [r7, #14]
 800165a:	2b00      	cmp	r3, #0
 800165c:	d108      	bne.n	8001670 <RF24_availablePipe+0x76>
 800165e:	2117      	movs	r1, #23
 8001660:	6878      	ldr	r0, [r7, #4]
 8001662:	f7ff fcd3 	bl	800100c <read_register>
 8001666:	4603      	mov	r3, r0
 8001668:	f003 0301 	and.w	r3, r3, #1
 800166c:	2b00      	cmp	r3, #0
 800166e:	d101      	bne.n	8001674 <RF24_availablePipe+0x7a>
 8001670:	2301      	movs	r3, #1
 8001672:	e000      	b.n	8001676 <RF24_availablePipe+0x7c>
 8001674:	2300      	movs	r3, #0
 8001676:	f003 0301 	and.w	r3, r3, #1
 800167a:	b2db      	uxtb	r3, r3
}
 800167c:	4618      	mov	r0, r3
 800167e:	3710      	adds	r7, #16
 8001680:	46bd      	mov	sp, r7
 8001682:	bd80      	pop	{r7, pc}

08001684 <RF24_read>:

void RF24_read(RF24_HandleTypeDef *dev, void *buf, uint8_t len) {
 8001684:	b580      	push	{r7, lr}
 8001686:	b084      	sub	sp, #16
 8001688:	af00      	add	r7, sp, #0
 800168a:	60f8      	str	r0, [r7, #12]
 800168c:	60b9      	str	r1, [r7, #8]
 800168e:	4613      	mov	r3, r2
 8001690:	71fb      	strb	r3, [r7, #7]
    read_payload(dev, buf, len);
 8001692:	79fb      	ldrb	r3, [r7, #7]
 8001694:	461a      	mov	r2, r3
 8001696:	68b9      	ldr	r1, [r7, #8]
 8001698:	68f8      	ldr	r0, [r7, #12]
 800169a:	f7ff fd8d 	bl	80011b8 <read_payload>
    // Clear IRQ
    write_register(dev, NRF_STATUS, _BV(MASK_RX_DR));
 800169e:	2240      	movs	r2, #64	@ 0x40
 80016a0:	2107      	movs	r1, #7
 80016a2:	68f8      	ldr	r0, [r7, #12]
 80016a4:	f7ff fcd7 	bl	8001056 <write_register>
}
 80016a8:	bf00      	nop
 80016aa:	3710      	adds	r7, #16
 80016ac:	46bd      	mov	sp, r7
 80016ae:	bd80      	pop	{r7, pc}

080016b0 <RF24_openWritingPipe>:
    return dev->payload_size;
}

// --- Pipes & Addressing ---

void RF24_openWritingPipe(RF24_HandleTypeDef *dev, const uint8_t *address) {
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b082      	sub	sp, #8
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
 80016b8:	6039      	str	r1, [r7, #0]
    write_register_bytes(dev, RX_ADDR_P0, address, dev->addr_width);
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	7d9b      	ldrb	r3, [r3, #22]
 80016be:	683a      	ldr	r2, [r7, #0]
 80016c0:	210a      	movs	r1, #10
 80016c2:	6878      	ldr	r0, [r7, #4]
 80016c4:	f7ff fced 	bl	80010a2 <write_register_bytes>
    write_register_bytes(dev, TX_ADDR, address, dev->addr_width);
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	7d9b      	ldrb	r3, [r3, #22]
 80016cc:	683a      	ldr	r2, [r7, #0]
 80016ce:	2110      	movs	r1, #16
 80016d0:	6878      	ldr	r0, [r7, #4]
 80016d2:	f7ff fce6 	bl	80010a2 <write_register_bytes>
    write_register(dev, RX_PW_P0, dev->payload_size);
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	7cdb      	ldrb	r3, [r3, #19]
 80016da:	461a      	mov	r2, r3
 80016dc:	2111      	movs	r1, #17
 80016de:	6878      	ldr	r0, [r7, #4]
 80016e0:	f7ff fcb9 	bl	8001056 <write_register>
}
 80016e4:	bf00      	nop
 80016e6:	3708      	adds	r7, #8
 80016e8:	46bd      	mov	sp, r7
 80016ea:	bd80      	pop	{r7, pc}

080016ec <RF24_openReadingPipe>:

void RF24_openReadingPipe(RF24_HandleTypeDef *dev, uint8_t number, const uint8_t *address) {
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b084      	sub	sp, #16
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	60f8      	str	r0, [r7, #12]
 80016f4:	460b      	mov	r3, r1
 80016f6:	607a      	str	r2, [r7, #4]
 80016f8:	72fb      	strb	r3, [r7, #11]
    if (number == 0) {
 80016fa:	7afb      	ldrb	r3, [r7, #11]
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d108      	bne.n	8001712 <RF24_openReadingPipe+0x26>
        memcpy(dev->pipe0_reading_address, address, dev->addr_width);
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	f103 0017 	add.w	r0, r3, #23
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	7d9b      	ldrb	r3, [r3, #22]
 800170a:	461a      	mov	r2, r3
 800170c:	6879      	ldr	r1, [r7, #4]
 800170e:	f005 ffe0 	bl	80076d2 <memcpy>
    }

    if (number <= 5) {
 8001712:	7afb      	ldrb	r3, [r7, #11]
 8001714:	2b05      	cmp	r3, #5
 8001716:	d831      	bhi.n	800177c <RF24_openReadingPipe+0x90>
        if (number < 2) {
 8001718:	7afb      	ldrb	r3, [r7, #11]
 800171a:	2b01      	cmp	r3, #1
 800171c:	d809      	bhi.n	8001732 <RF24_openReadingPipe+0x46>
             write_register_bytes(dev, RX_ADDR_P0 + number, address, dev->addr_width);
 800171e:	7afb      	ldrb	r3, [r7, #11]
 8001720:	330a      	adds	r3, #10
 8001722:	b2d9      	uxtb	r1, r3
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	7d9b      	ldrb	r3, [r3, #22]
 8001728:	687a      	ldr	r2, [r7, #4]
 800172a:	68f8      	ldr	r0, [r7, #12]
 800172c:	f7ff fcb9 	bl	80010a2 <write_register_bytes>
 8001730:	e008      	b.n	8001744 <RF24_openReadingPipe+0x58>
        } else {
             write_register(dev, RX_ADDR_P0 + number, address[0]);
 8001732:	7afb      	ldrb	r3, [r7, #11]
 8001734:	330a      	adds	r3, #10
 8001736:	b2d9      	uxtb	r1, r3
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	781b      	ldrb	r3, [r3, #0]
 800173c:	461a      	mov	r2, r3
 800173e:	68f8      	ldr	r0, [r7, #12]
 8001740:	f7ff fc89 	bl	8001056 <write_register>
        }

        write_register(dev, RX_PW_P0 + number, dev->payload_size);
 8001744:	7afb      	ldrb	r3, [r7, #11]
 8001746:	3311      	adds	r3, #17
 8001748:	b2d9      	uxtb	r1, r3
 800174a:	68fb      	ldr	r3, [r7, #12]
 800174c:	7cdb      	ldrb	r3, [r3, #19]
 800174e:	461a      	mov	r2, r3
 8001750:	68f8      	ldr	r0, [r7, #12]
 8001752:	f7ff fc80 	bl	8001056 <write_register>
        write_register(dev, EN_RXADDR, read_register(dev, EN_RXADDR) | _BV(number));
 8001756:	2102      	movs	r1, #2
 8001758:	68f8      	ldr	r0, [r7, #12]
 800175a:	f7ff fc57 	bl	800100c <read_register>
 800175e:	4603      	mov	r3, r0
 8001760:	b25a      	sxtb	r2, r3
 8001762:	7afb      	ldrb	r3, [r7, #11]
 8001764:	2101      	movs	r1, #1
 8001766:	fa01 f303 	lsl.w	r3, r1, r3
 800176a:	b25b      	sxtb	r3, r3
 800176c:	4313      	orrs	r3, r2
 800176e:	b25b      	sxtb	r3, r3
 8001770:	b2db      	uxtb	r3, r3
 8001772:	461a      	mov	r2, r3
 8001774:	2102      	movs	r1, #2
 8001776:	68f8      	ldr	r0, [r7, #12]
 8001778:	f7ff fc6d 	bl	8001056 <write_register>
    }
}
 800177c:	bf00      	nop
 800177e:	3710      	adds	r7, #16
 8001780:	46bd      	mov	sp, r7
 8001782:	bd80      	pop	{r7, pc}

08001784 <RF24_closeReadingPipe>:

void RF24_closeReadingPipe(RF24_HandleTypeDef *dev, uint8_t pipe) {
 8001784:	b580      	push	{r7, lr}
 8001786:	b082      	sub	sp, #8
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
 800178c:	460b      	mov	r3, r1
 800178e:	70fb      	strb	r3, [r7, #3]
    write_register(dev, EN_RXADDR, read_register(dev, EN_RXADDR) & ~_BV(pipe));
 8001790:	2102      	movs	r1, #2
 8001792:	6878      	ldr	r0, [r7, #4]
 8001794:	f7ff fc3a 	bl	800100c <read_register>
 8001798:	4603      	mov	r3, r0
 800179a:	b25a      	sxtb	r2, r3
 800179c:	78fb      	ldrb	r3, [r7, #3]
 800179e:	2101      	movs	r1, #1
 80017a0:	fa01 f303 	lsl.w	r3, r1, r3
 80017a4:	b25b      	sxtb	r3, r3
 80017a6:	43db      	mvns	r3, r3
 80017a8:	b25b      	sxtb	r3, r3
 80017aa:	4013      	ands	r3, r2
 80017ac:	b25b      	sxtb	r3, r3
 80017ae:	b2db      	uxtb	r3, r3
 80017b0:	461a      	mov	r2, r3
 80017b2:	2102      	movs	r1, #2
 80017b4:	6878      	ldr	r0, [r7, #4]
 80017b6:	f7ff fc4e 	bl	8001056 <write_register>
}
 80017ba:	bf00      	nop
 80017bc:	3708      	adds	r7, #8
 80017be:	46bd      	mov	sp, r7
 80017c0:	bd80      	pop	{r7, pc}

080017c2 <RF24_setAddressWidth>:

void RF24_setAddressWidth(RF24_HandleTypeDef *dev, uint8_t a_width) {
 80017c2:	b580      	push	{r7, lr}
 80017c4:	b082      	sub	sp, #8
 80017c6:	af00      	add	r7, sp, #0
 80017c8:	6078      	str	r0, [r7, #4]
 80017ca:	460b      	mov	r3, r1
 80017cc:	70fb      	strb	r3, [r7, #3]
    dev->addr_width = a_width;
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	78fa      	ldrb	r2, [r7, #3]
 80017d2:	759a      	strb	r2, [r3, #22]
    write_register(dev, SETUP_AW, (a_width - 2));
 80017d4:	78fb      	ldrb	r3, [r7, #3]
 80017d6:	3b02      	subs	r3, #2
 80017d8:	b2db      	uxtb	r3, r3
 80017da:	461a      	mov	r2, r3
 80017dc:	2103      	movs	r1, #3
 80017de:	6878      	ldr	r0, [r7, #4]
 80017e0:	f7ff fc39 	bl	8001056 <write_register>
}
 80017e4:	bf00      	nop
 80017e6:	3708      	adds	r7, #8
 80017e8:	46bd      	mov	sp, r7
 80017ea:	bd80      	pop	{r7, pc}

080017ec <RF24_setRetries>:

// --- Configuration ---

void RF24_setRetries(RF24_HandleTypeDef *dev, uint8_t delay, uint8_t count) {
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b082      	sub	sp, #8
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
 80017f4:	460b      	mov	r3, r1
 80017f6:	70fb      	strb	r3, [r7, #3]
 80017f8:	4613      	mov	r3, r2
 80017fa:	70bb      	strb	r3, [r7, #2]
    write_register(dev, SETUP_RETR, (delay & 0xF) << 4 | (count & 0xF));
 80017fc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001800:	011b      	lsls	r3, r3, #4
 8001802:	b25a      	sxtb	r2, r3
 8001804:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8001808:	f003 030f 	and.w	r3, r3, #15
 800180c:	b25b      	sxtb	r3, r3
 800180e:	4313      	orrs	r3, r2
 8001810:	b25b      	sxtb	r3, r3
 8001812:	b2db      	uxtb	r3, r3
 8001814:	461a      	mov	r2, r3
 8001816:	2104      	movs	r1, #4
 8001818:	6878      	ldr	r0, [r7, #4]
 800181a:	f7ff fc1c 	bl	8001056 <write_register>
}
 800181e:	bf00      	nop
 8001820:	3708      	adds	r7, #8
 8001822:	46bd      	mov	sp, r7
 8001824:	bd80      	pop	{r7, pc}

08001826 <RF24_setChannel>:

void RF24_setChannel(RF24_HandleTypeDef *dev, uint8_t channel) {
 8001826:	b580      	push	{r7, lr}
 8001828:	b082      	sub	sp, #8
 800182a:	af00      	add	r7, sp, #0
 800182c:	6078      	str	r0, [r7, #4]
 800182e:	460b      	mov	r3, r1
 8001830:	70fb      	strb	r3, [r7, #3]
    write_register(dev, RF_CH, channel);
 8001832:	78fb      	ldrb	r3, [r7, #3]
 8001834:	461a      	mov	r2, r3
 8001836:	2105      	movs	r1, #5
 8001838:	6878      	ldr	r0, [r7, #4]
 800183a:	f7ff fc0c 	bl	8001056 <write_register>
}
 800183e:	bf00      	nop
 8001840:	3708      	adds	r7, #8
 8001842:	46bd      	mov	sp, r7
 8001844:	bd80      	pop	{r7, pc}

08001846 <RF24_setPayloadSize>:

uint8_t RF24_getChannel(RF24_HandleTypeDef *dev) {
    return read_register(dev, RF_CH);
}

void RF24_setPayloadSize(RF24_HandleTypeDef *dev, uint8_t size) {
 8001846:	b480      	push	{r7}
 8001848:	b083      	sub	sp, #12
 800184a:	af00      	add	r7, sp, #0
 800184c:	6078      	str	r0, [r7, #4]
 800184e:	460b      	mov	r3, r1
 8001850:	70fb      	strb	r3, [r7, #3]
    dev->payload_size = rf24_min(size, 32);
 8001852:	78fb      	ldrb	r3, [r7, #3]
 8001854:	2b20      	cmp	r3, #32
 8001856:	bf28      	it	cs
 8001858:	2320      	movcs	r3, #32
 800185a:	b2da      	uxtb	r2, r3
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	74da      	strb	r2, [r3, #19]
}
 8001860:	bf00      	nop
 8001862:	370c      	adds	r7, #12
 8001864:	46bd      	mov	sp, r7
 8001866:	bc80      	pop	{r7}
 8001868:	4770      	bx	lr

0800186a <RF24_setDataRate>:

bool RF24_setDataRate(RF24_HandleTypeDef *dev, rf24_datarate_e speed) {
 800186a:	b580      	push	{r7, lr}
 800186c:	b084      	sub	sp, #16
 800186e:	af00      	add	r7, sp, #0
 8001870:	6078      	str	r0, [r7, #4]
 8001872:	460b      	mov	r3, r1
 8001874:	70fb      	strb	r3, [r7, #3]
    uint8_t setup = read_register(dev, RF_SETUP);
 8001876:	2106      	movs	r1, #6
 8001878:	6878      	ldr	r0, [r7, #4]
 800187a:	f7ff fbc7 	bl	800100c <read_register>
 800187e:	4603      	mov	r3, r0
 8001880:	73fb      	strb	r3, [r7, #15]
    setup &= ~(_BV(RF_DR_LOW) | _BV(RF_DR_HIGH));
 8001882:	7bfb      	ldrb	r3, [r7, #15]
 8001884:	f023 0328 	bic.w	r3, r3, #40	@ 0x28
 8001888:	73fb      	strb	r3, [r7, #15]

    if (speed == RF24_250KBPS) {
 800188a:	78fb      	ldrb	r3, [r7, #3]
 800188c:	2b02      	cmp	r3, #2
 800188e:	d104      	bne.n	800189a <RF24_setDataRate+0x30>
        setup |= _BV(RF_DR_LOW);
 8001890:	7bfb      	ldrb	r3, [r7, #15]
 8001892:	f043 0320 	orr.w	r3, r3, #32
 8001896:	73fb      	strb	r3, [r7, #15]
 8001898:	e006      	b.n	80018a8 <RF24_setDataRate+0x3e>
    } else if (speed == RF24_2MBPS) {
 800189a:	78fb      	ldrb	r3, [r7, #3]
 800189c:	2b01      	cmp	r3, #1
 800189e:	d103      	bne.n	80018a8 <RF24_setDataRate+0x3e>
        setup |= _BV(RF_DR_HIGH);
 80018a0:	7bfb      	ldrb	r3, [r7, #15]
 80018a2:	f043 0308 	orr.w	r3, r3, #8
 80018a6:	73fb      	strb	r3, [r7, #15]
    }
    // 1MBPS is 00

    write_register(dev, RF_SETUP, setup);
 80018a8:	7bfb      	ldrb	r3, [r7, #15]
 80018aa:	461a      	mov	r2, r3
 80018ac:	2106      	movs	r1, #6
 80018ae:	6878      	ldr	r0, [r7, #4]
 80018b0:	f7ff fbd1 	bl	8001056 <write_register>
    return (read_register(dev, RF_SETUP) == setup);
 80018b4:	2106      	movs	r1, #6
 80018b6:	6878      	ldr	r0, [r7, #4]
 80018b8:	f7ff fba8 	bl	800100c <read_register>
 80018bc:	4603      	mov	r3, r0
 80018be:	461a      	mov	r2, r3
 80018c0:	7bfb      	ldrb	r3, [r7, #15]
 80018c2:	4293      	cmp	r3, r2
 80018c4:	bf0c      	ite	eq
 80018c6:	2301      	moveq	r3, #1
 80018c8:	2300      	movne	r3, #0
 80018ca:	b2db      	uxtb	r3, r3
}
 80018cc:	4618      	mov	r0, r3
 80018ce:	3710      	adds	r7, #16
 80018d0:	46bd      	mov	sp, r7
 80018d2:	bd80      	pop	{r7, pc}

080018d4 <RF24_setPALevel>:
    if (dr == _BV(RF_DR_LOW)) return RF24_250KBPS;
    if (dr == _BV(RF_DR_HIGH)) return RF24_2MBPS;
    return RF24_1MBPS;
}

void RF24_setPALevel(RF24_HandleTypeDef *dev, uint8_t level) {
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b084      	sub	sp, #16
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]
 80018dc:	460b      	mov	r3, r1
 80018de:	70fb      	strb	r3, [r7, #3]
    uint8_t setup = read_register(dev, RF_SETUP) & 0xF8;
 80018e0:	2106      	movs	r1, #6
 80018e2:	6878      	ldr	r0, [r7, #4]
 80018e4:	f7ff fb92 	bl	800100c <read_register>
 80018e8:	4603      	mov	r3, r0
 80018ea:	f023 0307 	bic.w	r3, r3, #7
 80018ee:	73fb      	strb	r3, [r7, #15]
    if (level > 3) level = 3;
 80018f0:	78fb      	ldrb	r3, [r7, #3]
 80018f2:	2b03      	cmp	r3, #3
 80018f4:	d901      	bls.n	80018fa <RF24_setPALevel+0x26>
 80018f6:	2303      	movs	r3, #3
 80018f8:	70fb      	strb	r3, [r7, #3]
    level = (level << 1) + 1; // +1 bit LNA
 80018fa:	78fb      	ldrb	r3, [r7, #3]
 80018fc:	005b      	lsls	r3, r3, #1
 80018fe:	b2db      	uxtb	r3, r3
 8001900:	3301      	adds	r3, #1
 8001902:	70fb      	strb	r3, [r7, #3]
    write_register(dev, RF_SETUP, setup | level);
 8001904:	7bfa      	ldrb	r2, [r7, #15]
 8001906:	78fb      	ldrb	r3, [r7, #3]
 8001908:	4313      	orrs	r3, r2
 800190a:	b2db      	uxtb	r3, r3
 800190c:	461a      	mov	r2, r3
 800190e:	2106      	movs	r1, #6
 8001910:	6878      	ldr	r0, [r7, #4]
 8001912:	f7ff fba0 	bl	8001056 <write_register>
}
 8001916:	bf00      	nop
 8001918:	3710      	adds	r7, #16
 800191a:	46bd      	mov	sp, r7
 800191c:	bd80      	pop	{r7, pc}

0800191e <RF24_getStatus>:
    write_register(dev, FEATURE, read_register(dev, FEATURE) | _BV(EN_DYN_ACK));
}

// --- Status & Debugging ---

uint8_t RF24_getStatus(RF24_HandleTypeDef *dev) {
 800191e:	b580      	push	{r7, lr}
 8001920:	b086      	sub	sp, #24
 8001922:	af02      	add	r7, sp, #8
 8001924:	6078      	str	r0, [r7, #4]
    uint8_t status = 0;
 8001926:	2300      	movs	r3, #0
 8001928:	73fb      	strb	r3, [r7, #15]
    csn(dev, 0);
 800192a:	2100      	movs	r1, #0
 800192c:	6878      	ldr	r0, [r7, #4]
 800192e:	f7ff fb31 	bl	8000f94 <csn>
    status = RF24_NOP;
 8001932:	23ff      	movs	r3, #255	@ 0xff
 8001934:	73fb      	strb	r3, [r7, #15]
    HAL_SPI_TransmitReceive(dev->hspi, &status, &status, 1, 100);
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	6818      	ldr	r0, [r3, #0]
 800193a:	f107 020f 	add.w	r2, r7, #15
 800193e:	f107 010f 	add.w	r1, r7, #15
 8001942:	2364      	movs	r3, #100	@ 0x64
 8001944:	9300      	str	r3, [sp, #0]
 8001946:	2301      	movs	r3, #1
 8001948:	f003 fcc7 	bl	80052da <HAL_SPI_TransmitReceive>
    csn(dev, 1);
 800194c:	2101      	movs	r1, #1
 800194e:	6878      	ldr	r0, [r7, #4]
 8001950:	f7ff fb20 	bl	8000f94 <csn>
    return status;
 8001954:	7bfb      	ldrb	r3, [r7, #15]
}
 8001956:	4618      	mov	r0, r3
 8001958:	3710      	adds	r7, #16
 800195a:	46bd      	mov	sp, r7
 800195c:	bd80      	pop	{r7, pc}

0800195e <RF24_flush_rx>:
    *tx_ok = status & _BV(MASK_TX_DS);
    *tx_fail = status & _BV(MASK_MAX_RT);
    *rx_ready = status & _BV(MASK_RX_DR);
}

uint8_t RF24_flush_rx(RF24_HandleTypeDef *dev) {
 800195e:	b580      	push	{r7, lr}
 8001960:	b084      	sub	sp, #16
 8001962:	af00      	add	r7, sp, #0
 8001964:	6078      	str	r0, [r7, #4]
    uint8_t cmd = FLUSH_RX;
 8001966:	23e2      	movs	r3, #226	@ 0xe2
 8001968:	73fb      	strb	r3, [r7, #15]
    csn(dev, 0);
 800196a:	2100      	movs	r1, #0
 800196c:	6878      	ldr	r0, [r7, #4]
 800196e:	f7ff fb11 	bl	8000f94 <csn>
    HAL_SPI_Transmit(dev->hspi, &cmd, 1, 100);
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	6818      	ldr	r0, [r3, #0]
 8001976:	f107 010f 	add.w	r1, r7, #15
 800197a:	2364      	movs	r3, #100	@ 0x64
 800197c:	2201      	movs	r2, #1
 800197e:	f003 fa4f 	bl	8004e20 <HAL_SPI_Transmit>
    csn(dev, 1);
 8001982:	2101      	movs	r1, #1
 8001984:	6878      	ldr	r0, [r7, #4]
 8001986:	f7ff fb05 	bl	8000f94 <csn>
    return read_register(dev, NRF_STATUS);
 800198a:	2107      	movs	r1, #7
 800198c:	6878      	ldr	r0, [r7, #4]
 800198e:	f7ff fb3d 	bl	800100c <read_register>
 8001992:	4603      	mov	r3, r0
}
 8001994:	4618      	mov	r0, r3
 8001996:	3710      	adds	r7, #16
 8001998:	46bd      	mov	sp, r7
 800199a:	bd80      	pop	{r7, pc}

0800199c <RF24_flush_tx>:

uint8_t RF24_flush_tx(RF24_HandleTypeDef *dev) {
 800199c:	b580      	push	{r7, lr}
 800199e:	b084      	sub	sp, #16
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]
    uint8_t cmd = FLUSH_TX;
 80019a4:	23e1      	movs	r3, #225	@ 0xe1
 80019a6:	73fb      	strb	r3, [r7, #15]
    csn(dev, 0);
 80019a8:	2100      	movs	r1, #0
 80019aa:	6878      	ldr	r0, [r7, #4]
 80019ac:	f7ff faf2 	bl	8000f94 <csn>
    HAL_SPI_Transmit(dev->hspi, &cmd, 1, 100);
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	6818      	ldr	r0, [r3, #0]
 80019b4:	f107 010f 	add.w	r1, r7, #15
 80019b8:	2364      	movs	r3, #100	@ 0x64
 80019ba:	2201      	movs	r2, #1
 80019bc:	f003 fa30 	bl	8004e20 <HAL_SPI_Transmit>
    csn(dev, 1);
 80019c0:	2101      	movs	r1, #1
 80019c2:	6878      	ldr	r0, [r7, #4]
 80019c4:	f7ff fae6 	bl	8000f94 <csn>
    return read_register(dev, NRF_STATUS);
 80019c8:	2107      	movs	r1, #7
 80019ca:	6878      	ldr	r0, [r7, #4]
 80019cc:	f7ff fb1e 	bl	800100c <read_register>
 80019d0:	4603      	mov	r3, r0
}
 80019d2:	4618      	mov	r0, r3
 80019d4:	3710      	adds	r7, #16
 80019d6:	46bd      	mov	sp, r7
 80019d8:	bd80      	pop	{r7, pc}

080019da <INA219_WriteRegister>:
 *      Author: khanh
 */
#include "ina219.h"
#include "stdio.h"
// --- Hm h tr ghi/c I2C (Private) ---
static void INA219_WriteRegister(INA219_t *ina, uint8_t reg, uint16_t value) {
 80019da:	b580      	push	{r7, lr}
 80019dc:	b088      	sub	sp, #32
 80019de:	af04      	add	r7, sp, #16
 80019e0:	6078      	str	r0, [r7, #4]
 80019e2:	460b      	mov	r3, r1
 80019e4:	70fb      	strb	r3, [r7, #3]
 80019e6:	4613      	mov	r3, r2
 80019e8:	803b      	strh	r3, [r7, #0]
	uint8_t data[2];
	data[0] = (value >> 8) & 0xFF; // MSB
 80019ea:	883b      	ldrh	r3, [r7, #0]
 80019ec:	0a1b      	lsrs	r3, r3, #8
 80019ee:	b29b      	uxth	r3, r3
 80019f0:	b2db      	uxtb	r3, r3
 80019f2:	733b      	strb	r3, [r7, #12]
	data[1] = value & 0xFF;        // LSB
 80019f4:	883b      	ldrh	r3, [r7, #0]
 80019f6:	b2db      	uxtb	r3, r3
 80019f8:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Mem_Write(ina->hi2c, ina->address << 1, reg, I2C_MEMADD_SIZE_8BIT,
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	6818      	ldr	r0, [r3, #0]
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	791b      	ldrb	r3, [r3, #4]
 8001a02:	005b      	lsls	r3, r3, #1
 8001a04:	b299      	uxth	r1, r3
 8001a06:	78fb      	ldrb	r3, [r7, #3]
 8001a08:	b29a      	uxth	r2, r3
 8001a0a:	2364      	movs	r3, #100	@ 0x64
 8001a0c:	9302      	str	r3, [sp, #8]
 8001a0e:	2302      	movs	r3, #2
 8001a10:	9301      	str	r3, [sp, #4]
 8001a12:	f107 030c 	add.w	r3, r7, #12
 8001a16:	9300      	str	r3, [sp, #0]
 8001a18:	2301      	movs	r3, #1
 8001a1a:	f001 fd1d 	bl	8003458 <HAL_I2C_Mem_Write>
			data, 2, 100);

	HAL_Delay(1);
 8001a1e:	2001      	movs	r0, #1
 8001a20:	f001 f82c 	bl	8002a7c <HAL_Delay>
}
 8001a24:	bf00      	nop
 8001a26:	3710      	adds	r7, #16
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	bd80      	pop	{r7, pc}

08001a2c <INA219_ReadRegister>:

static int16_t INA219_ReadRegister(INA219_t *ina, uint8_t reg) {
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b088      	sub	sp, #32
 8001a30:	af04      	add	r7, sp, #16
 8001a32:	6078      	str	r0, [r7, #4]
 8001a34:	460b      	mov	r3, r1
 8001a36:	70fb      	strb	r3, [r7, #3]
	uint8_t data[2];
	if (HAL_I2C_Mem_Read(ina->hi2c, ina->address << 1, reg,
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	6818      	ldr	r0, [r3, #0]
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	791b      	ldrb	r3, [r3, #4]
 8001a40:	005b      	lsls	r3, r3, #1
 8001a42:	b299      	uxth	r1, r3
 8001a44:	78fb      	ldrb	r3, [r7, #3]
 8001a46:	b29a      	uxth	r2, r3
 8001a48:	2364      	movs	r3, #100	@ 0x64
 8001a4a:	9302      	str	r3, [sp, #8]
 8001a4c:	2302      	movs	r3, #2
 8001a4e:	9301      	str	r3, [sp, #4]
 8001a50:	f107 030c 	add.w	r3, r7, #12
 8001a54:	9300      	str	r3, [sp, #0]
 8001a56:	2301      	movs	r3, #1
 8001a58:	f001 fdf8 	bl	800364c <HAL_I2C_Mem_Read>
 8001a5c:	4603      	mov	r3, r0
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d001      	beq.n	8001a66 <INA219_ReadRegister+0x3a>
			I2C_MEMADD_SIZE_8BIT, data, 2, 100) != HAL_OK) {
		return 0;
 8001a62:	2300      	movs	r3, #0
 8001a64:	e007      	b.n	8001a76 <INA219_ReadRegister+0x4a>
	}
	return (int16_t) ((data[0] << 8) | data[1]);
 8001a66:	7b3b      	ldrb	r3, [r7, #12]
 8001a68:	b21b      	sxth	r3, r3
 8001a6a:	021b      	lsls	r3, r3, #8
 8001a6c:	b21a      	sxth	r2, r3
 8001a6e:	7b7b      	ldrb	r3, [r7, #13]
 8001a70:	b21b      	sxth	r3, r3
 8001a72:	4313      	orrs	r3, r2
 8001a74:	b21b      	sxth	r3, r3
}
 8001a76:	4618      	mov	r0, r3
 8001a78:	3710      	adds	r7, #16
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	bd80      	pop	{r7, pc}

08001a7e <INA219_Init>:

// --- Implementation ---

void INA219_Init(INA219_t *ina, I2C_HandleTypeDef *hi2c, uint8_t addr) {
 8001a7e:	b480      	push	{r7}
 8001a80:	b085      	sub	sp, #20
 8001a82:	af00      	add	r7, sp, #0
 8001a84:	60f8      	str	r0, [r7, #12]
 8001a86:	60b9      	str	r1, [r7, #8]
 8001a88:	4613      	mov	r3, r2
 8001a8a:	71fb      	strb	r3, [r7, #7]
	ina->hi2c = hi2c;
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	68ba      	ldr	r2, [r7, #8]
 8001a90:	601a      	str	r2, [r3, #0]
	ina->address = addr;
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	79fa      	ldrb	r2, [r7, #7]
 8001a96:	711a      	strb	r2, [r3, #4]
	ina->ina219_currentDivider_mA = 0;
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	60da      	str	r2, [r3, #12]
	ina->ina219_powerMultiplier_mW = 0.0f;
 8001a9e:	68fb      	ldr	r3, [r7, #12]
 8001aa0:	f04f 0200 	mov.w	r2, #0
 8001aa4:	611a      	str	r2, [r3, #16]
}
 8001aa6:	bf00      	nop
 8001aa8:	3714      	adds	r7, #20
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	bc80      	pop	{r7}
 8001aae:	4770      	bx	lr

08001ab0 <INA219_Begin>:

bool INA219_Begin(INA219_t *ina) {
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b082      	sub	sp, #8
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
	if (HAL_I2C_IsDeviceReady(ina->hi2c, ina->address << 1, 2, 100) != HAL_OK) {
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	6818      	ldr	r0, [r3, #0]
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	791b      	ldrb	r3, [r3, #4]
 8001ac0:	005b      	lsls	r3, r3, #1
 8001ac2:	b299      	uxth	r1, r3
 8001ac4:	2364      	movs	r3, #100	@ 0x64
 8001ac6:	2202      	movs	r2, #2
 8001ac8:	f002 f834 	bl	8003b34 <HAL_I2C_IsDeviceReady>
 8001acc:	4603      	mov	r3, r0
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d001      	beq.n	8001ad6 <INA219_Begin+0x26>
		return false;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	e003      	b.n	8001ade <INA219_Begin+0x2e>
	}
	INA219_setCalibration_32V_2A(ina);
 8001ad6:	6878      	ldr	r0, [r7, #4]
 8001ad8:	f000 f805 	bl	8001ae6 <INA219_setCalibration_32V_2A>
	return true;
 8001adc:	2301      	movs	r3, #1
}
 8001ade:	4618      	mov	r0, r3
 8001ae0:	3708      	adds	r7, #8
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	bd80      	pop	{r7, pc}

08001ae6 <INA219_setCalibration_32V_2A>:

void INA219_setCalibration_32V_2A(INA219_t *ina) {
 8001ae6:	b580      	push	{r7, lr}
 8001ae8:	b084      	sub	sp, #16
 8001aea:	af00      	add	r7, sp, #0
 8001aec:	6078      	str	r0, [r7, #4]
	ina->ina219_calValue = 4096;
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001af4:	609a      	str	r2, [r3, #8]
	ina->ina219_currentDivider_mA = 10;
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	220a      	movs	r2, #10
 8001afa:	60da      	str	r2, [r3, #12]
	ina->ina219_powerMultiplier_mW = 2.0f;
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001b02:	611a      	str	r2, [r3, #16]

	INA219_WriteRegister(ina, INA219_REG_CALIBRATION, ina->ina219_calValue);
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	689b      	ldr	r3, [r3, #8]
 8001b08:	b29b      	uxth	r3, r3
 8001b0a:	461a      	mov	r2, r3
 8001b0c:	2105      	movs	r1, #5
 8001b0e:	6878      	ldr	r0, [r7, #4]
 8001b10:	f7ff ff63 	bl	80019da <INA219_WriteRegister>

	uint16_t config = INA219_CONFIG_BVOLTAGERANGE_32V |
 8001b14:	f643 139f 	movw	r3, #14751	@ 0x399f
 8001b18:	81fb      	strh	r3, [r7, #14]
	INA219_CONFIG_GAIN_8_320MV | INA219_CONFIG_BADCRES_12BIT |
	INA219_CONFIG_SADCRES_12BIT_1S_532US |
	INA219_CONFIG_MODE_SANDBVOLT_CONTINUOUS;
	INA219_WriteRegister(ina, INA219_REG_CONFIG, config);
 8001b1a:	89fb      	ldrh	r3, [r7, #14]
 8001b1c:	461a      	mov	r2, r3
 8001b1e:	2100      	movs	r1, #0
 8001b20:	6878      	ldr	r0, [r7, #4]
 8001b22:	f7ff ff5a 	bl	80019da <INA219_WriteRegister>
}
 8001b26:	bf00      	nop
 8001b28:	3710      	adds	r7, #16
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	bd80      	pop	{r7, pc}

08001b2e <INA219_getBusVoltage_raw>:
	INA219_CONFIG_SADCRES_12BIT_1S_532US |
	INA219_CONFIG_MODE_SANDBVOLT_CONTINUOUS;
	INA219_WriteRegister(ina, INA219_REG_CONFIG, config);
}

int16_t INA219_getBusVoltage_raw(INA219_t *ina) {
 8001b2e:	b580      	push	{r7, lr}
 8001b30:	b084      	sub	sp, #16
 8001b32:	af00      	add	r7, sp, #0
 8001b34:	6078      	str	r0, [r7, #4]
	uint16_t value = INA219_ReadRegister(ina, INA219_REG_BUSVOLTAGE);
 8001b36:	2102      	movs	r1, #2
 8001b38:	6878      	ldr	r0, [r7, #4]
 8001b3a:	f7ff ff77 	bl	8001a2c <INA219_ReadRegister>
 8001b3e:	4603      	mov	r3, r0
 8001b40:	81fb      	strh	r3, [r7, #14]
	// Shift right 3 to drop CNVR and OVF and multiply by LSB (4mV)
	return (int16_t) ((value >> 3) * 4);
 8001b42:	89fb      	ldrh	r3, [r7, #14]
 8001b44:	08db      	lsrs	r3, r3, #3
 8001b46:	b29b      	uxth	r3, r3
 8001b48:	009b      	lsls	r3, r3, #2
 8001b4a:	b29b      	uxth	r3, r3
 8001b4c:	b21b      	sxth	r3, r3
}
 8001b4e:	4618      	mov	r0, r3
 8001b50:	3710      	adds	r7, #16
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bd80      	pop	{r7, pc}
	...

08001b58 <INA219_getBusVoltage_V>:
	// Write cal value explicitly before reading
	//INA219_WriteRegister(ina, INA219_REG_CALIBRATION, ina->ina219_calValue);
	return INA219_ReadRegister(ina, INA219_REG_POWER);
}

float INA219_getBusVoltage_V(INA219_t *ina) {
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b084      	sub	sp, #16
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
	int16_t value = INA219_getBusVoltage_raw(ina);
 8001b60:	6878      	ldr	r0, [r7, #4]
 8001b62:	f7ff ffe4 	bl	8001b2e <INA219_getBusVoltage_raw>
 8001b66:	4603      	mov	r3, r0
 8001b68:	81fb      	strh	r3, [r7, #14]
	return value * 0.001f;
 8001b6a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001b6e:	4618      	mov	r0, r3
 8001b70:	f7ff f84e 	bl	8000c10 <__aeabi_i2f>
 8001b74:	4603      	mov	r3, r0
 8001b76:	4904      	ldr	r1, [pc, #16]	@ (8001b88 <INA219_getBusVoltage_V+0x30>)
 8001b78:	4618      	mov	r0, r3
 8001b7a:	f7ff f89d 	bl	8000cb8 <__aeabi_fmul>
 8001b7e:	4603      	mov	r3, r0
}
 8001b80:	4618      	mov	r0, r3
 8001b82:	3710      	adds	r7, #16
 8001b84:	46bd      	mov	sp, r7
 8001b86:	bd80      	pop	{r7, pc}
 8001b88:	3a83126f 	.word	0x3a83126f

08001b8c <_write>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
//uint8_t rx_address[5] = { 0x12, 0x34, 0x56, 0x78, 0x90 };
/* ----------------------------------- */
int _write(int file, char *ptr, int len) {
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b084      	sub	sp, #16
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	60f8      	str	r0, [r7, #12]
 8001b94:	60b9      	str	r1, [r7, #8]
 8001b96:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*) ptr, len, HAL_MAX_DELAY);
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	b29a      	uxth	r2, r3
 8001b9c:	f04f 33ff 	mov.w	r3, #4294967295
 8001ba0:	68b9      	ldr	r1, [r7, #8]
 8001ba2:	4804      	ldr	r0, [pc, #16]	@ (8001bb4 <_write+0x28>)
 8001ba4:	f004 fccf 	bl	8006546 <HAL_UART_Transmit>
	return len;
 8001ba8:	687b      	ldr	r3, [r7, #4]
}
 8001baa:	4618      	mov	r0, r3
 8001bac:	3710      	adds	r7, #16
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	bd80      	pop	{r7, pc}
 8001bb2:	bf00      	nop
 8001bb4:	20000344 	.word	0x20000344

08001bb8 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b08c      	sub	sp, #48	@ 0x30
 8001bbc:	af02      	add	r7, sp, #8
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001bbe:	f000 fefb 	bl	80029b8 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001bc2:	f000 f99d 	bl	8001f00 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001bc6:	f000 fb05 	bl	80021d4 <MX_GPIO_Init>
	MX_SPI1_Init();
 8001bca:	f000 fa03 	bl	8001fd4 <MX_SPI1_Init>
	MX_USART1_UART_Init();
 8001bce:	f000 fad7 	bl	8002180 <MX_USART1_UART_Init>
	MX_I2C1_Init();
 8001bd2:	f000 f9d1 	bl	8001f78 <MX_I2C1_Init>
	MX_TIM1_Init();
 8001bd6:	f000 fa33 	bl	8002040 <MX_TIM1_Init>
	/* USER CODE BEGIN 2 */

	__HAL_TIM_MOE_ENABLE(&htim1);
 8001bda:	4bab      	ldr	r3, [pc, #684]	@ (8001e88 <main+0x2d0>)
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001be0:	4ba9      	ldr	r3, [pc, #676]	@ (8001e88 <main+0x2d0>)
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001be8:	645a      	str	r2, [r3, #68]	@ 0x44
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8001bea:	210c      	movs	r1, #12
 8001bec:	48a6      	ldr	r0, [pc, #664]	@ (8001e88 <main+0x2d0>)
 8001bee:	f003 fecf 	bl	8005990 <HAL_TIM_PWM_Start>

	INA219_Init(&ina219, &hi2c1, INA219_ADDRESS);
 8001bf2:	2240      	movs	r2, #64	@ 0x40
 8001bf4:	49a5      	ldr	r1, [pc, #660]	@ (8001e8c <main+0x2d4>)
 8001bf6:	48a6      	ldr	r0, [pc, #664]	@ (8001e90 <main+0x2d8>)
 8001bf8:	f7ff ff41 	bl	8001a7e <INA219_Init>
	if (INA219_Begin(&ina219)) {
 8001bfc:	48a4      	ldr	r0, [pc, #656]	@ (8001e90 <main+0x2d8>)
 8001bfe:	f7ff ff57 	bl	8001ab0 <INA219_Begin>
 8001c02:	4603      	mov	r3, r0
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d002      	beq.n	8001c0e <main+0x56>
		printf("Ket noi thanh cong INA");
 8001c08:	48a2      	ldr	r0, [pc, #648]	@ (8001e94 <main+0x2dc>)
 8001c0a:	f005 fb8d 	bl	8007328 <iprintf>
	} else {
		//Error_Handler();
	}
	printf("System Initializing...\r\n");
 8001c0e:	48a2      	ldr	r0, [pc, #648]	@ (8001e98 <main+0x2e0>)
 8001c10:	f005 fbf2 	bl	80073f8 <puts>

	RF24_Init(&hRF24, &hspi1, NRF_CE_GPIO_Port, NRF_CE_Pin, NRF_CSN_GPIO_Port,
 8001c14:	2308      	movs	r3, #8
 8001c16:	9301      	str	r3, [sp, #4]
 8001c18:	4ba0      	ldr	r3, [pc, #640]	@ (8001e9c <main+0x2e4>)
 8001c1a:	9300      	str	r3, [sp, #0]
 8001c1c:	2310      	movs	r3, #16
 8001c1e:	4a9f      	ldr	r2, [pc, #636]	@ (8001e9c <main+0x2e4>)
 8001c20:	499f      	ldr	r1, [pc, #636]	@ (8001ea0 <main+0x2e8>)
 8001c22:	48a0      	ldr	r0, [pc, #640]	@ (8001ea4 <main+0x2ec>)
 8001c24:	f7ff fb43 	bl	80012ae <RF24_Init>
	NRF_CSN_Pin);
	if (!RF24_begin(&hRF24)) {
 8001c28:	489e      	ldr	r0, [pc, #632]	@ (8001ea4 <main+0x2ec>)
 8001c2a:	f7ff fb70 	bl	800130e <RF24_begin>
 8001c2e:	4603      	mov	r3, r0
 8001c30:	f083 0301 	eor.w	r3, r3, #1
 8001c34:	b2db      	uxtb	r3, r3
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d00c      	beq.n	8001c54 <main+0x9c>
		while (1) {
			printf("Error: NRF24 not connected!\r\n");
 8001c3a:	489b      	ldr	r0, [pc, #620]	@ (8001ea8 <main+0x2f0>)
 8001c3c:	f005 fbdc 	bl	80073f8 <puts>
			HAL_GPIO_TogglePin(LED_ERR_GPIO_Port, LED_ERR_Pin);
 8001c40:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001c44:	4899      	ldr	r0, [pc, #612]	@ (8001eac <main+0x2f4>)
 8001c46:	f001 fa79 	bl	800313c <HAL_GPIO_TogglePin>
			HAL_Delay(100);
 8001c4a:	2064      	movs	r0, #100	@ 0x64
 8001c4c:	f000 ff16 	bl	8002a7c <HAL_Delay>
			printf("Error: NRF24 not connected!\r\n");
 8001c50:	bf00      	nop
 8001c52:	e7f2      	b.n	8001c3a <main+0x82>
		}
	}
	printf("NRF24 Connected! Mode: RX\r\n");
 8001c54:	4896      	ldr	r0, [pc, #600]	@ (8001eb0 <main+0x2f8>)
 8001c56:	f005 fbcf 	bl	80073f8 <puts>

	RF24_setPALevel(&hRF24, RF24_PA_LOW);
 8001c5a:	2101      	movs	r1, #1
 8001c5c:	4891      	ldr	r0, [pc, #580]	@ (8001ea4 <main+0x2ec>)
 8001c5e:	f7ff fe39 	bl	80018d4 <RF24_setPALevel>

	RF24_setDataRate(&hRF24, RF24_250KBPS);
 8001c62:	2102      	movs	r1, #2
 8001c64:	488f      	ldr	r0, [pc, #572]	@ (8001ea4 <main+0x2ec>)
 8001c66:	f7ff fe00 	bl	800186a <RF24_setDataRate>

	RF24_setChannel(&hRF24, 76);
 8001c6a:	214c      	movs	r1, #76	@ 0x4c
 8001c6c:	488d      	ldr	r0, [pc, #564]	@ (8001ea4 <main+0x2ec>)
 8001c6e:	f7ff fdda 	bl	8001826 <RF24_setChannel>
	RF24_setPayloadSize(&hRF24, 32);
 8001c72:	2120      	movs	r1, #32
 8001c74:	488b      	ldr	r0, [pc, #556]	@ (8001ea4 <main+0x2ec>)
 8001c76:	f7ff fde6 	bl	8001846 <RF24_setPayloadSize>

	RF24_openWritingPipe(&hRF24, tx_address);
 8001c7a:	498e      	ldr	r1, [pc, #568]	@ (8001eb4 <main+0x2fc>)
 8001c7c:	4889      	ldr	r0, [pc, #548]	@ (8001ea4 <main+0x2ec>)
 8001c7e:	f7ff fd17 	bl	80016b0 <RF24_openWritingPipe>
	RF24_openReadingPipe(&hRF24, 1, rx_address);
 8001c82:	4a8d      	ldr	r2, [pc, #564]	@ (8001eb8 <main+0x300>)
 8001c84:	2101      	movs	r1, #1
 8001c86:	4887      	ldr	r0, [pc, #540]	@ (8001ea4 <main+0x2ec>)
 8001c88:	f7ff fd30 	bl	80016ec <RF24_openReadingPipe>
	RF24_startListening(&hRF24);
 8001c8c:	4885      	ldr	r0, [pc, #532]	@ (8001ea4 <main+0x2ec>)
 8001c8e:	f7ff fbe3 	bl	8001458 <RF24_startListening>

	HAL_Delay(100);
 8001c92:	2064      	movs	r0, #100	@ 0x64
 8001c94:	f000 fef2 	bl	8002a7c <HAL_Delay>
	printf("Flushing old data...\r\n");
 8001c98:	4888      	ldr	r0, [pc, #544]	@ (8001ebc <main+0x304>)
 8001c9a:	f005 fbad 	bl	80073f8 <puts>
	while (RF24_available(&hRF24)) {
 8001c9e:	e00a      	b.n	8001cb6 <main+0xfe>
		char trash[32];
		RF24_read(&hRF24, trash, 32);
 8001ca0:	463b      	mov	r3, r7
 8001ca2:	2220      	movs	r2, #32
 8001ca4:	4619      	mov	r1, r3
 8001ca6:	487f      	ldr	r0, [pc, #508]	@ (8001ea4 <main+0x2ec>)
 8001ca8:	f7ff fcec 	bl	8001684 <RF24_read>
		printf("Discarded: %s\r\n", trash);
 8001cac:	463b      	mov	r3, r7
 8001cae:	4619      	mov	r1, r3
 8001cb0:	4883      	ldr	r0, [pc, #524]	@ (8001ec0 <main+0x308>)
 8001cb2:	f005 fb39 	bl	8007328 <iprintf>
	while (RF24_available(&hRF24)) {
 8001cb6:	487b      	ldr	r0, [pc, #492]	@ (8001ea4 <main+0x2ec>)
 8001cb8:	f7ff fc92 	bl	80015e0 <RF24_available>
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d1ee      	bne.n	8001ca0 <main+0xe8>
	}
	last_rx = HAL_GetTick();
 8001cc2:	f000 fed1 	bl	8002a68 <HAL_GetTick>
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	4a7e      	ldr	r2, [pc, #504]	@ (8001ec4 <main+0x30c>)
 8001cca:	6013      	str	r3, [r2, #0]
	/* USER CODE BEGIN WHILE */
	while (1) {
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		if (RF24_available(&hRF24)) {
 8001ccc:	4875      	ldr	r0, [pc, #468]	@ (8001ea4 <main+0x2ec>)
 8001cce:	f7ff fc87 	bl	80015e0 <RF24_available>
 8001cd2:	4603      	mov	r3, r0
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	f000 80bc 	beq.w	8001e52 <main+0x29a>
			memset(rxData, 0, sizeof(rxData));
 8001cda:	2220      	movs	r2, #32
 8001cdc:	2100      	movs	r1, #0
 8001cde:	487a      	ldr	r0, [pc, #488]	@ (8001ec8 <main+0x310>)
 8001ce0:	f005 fc6a 	bl	80075b8 <memset>

			RF24_read(&hRF24, rxData, 32);
 8001ce4:	2220      	movs	r2, #32
 8001ce6:	4978      	ldr	r1, [pc, #480]	@ (8001ec8 <main+0x310>)
 8001ce8:	486e      	ldr	r0, [pc, #440]	@ (8001ea4 <main+0x2ec>)
 8001cea:	f7ff fccb 	bl	8001684 <RF24_read>

			last_rx = HAL_GetTick();
 8001cee:	f000 febb 	bl	8002a68 <HAL_GetTick>
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	4a73      	ldr	r2, [pc, #460]	@ (8001ec4 <main+0x30c>)
 8001cf6:	6013      	str	r3, [r2, #0]

			HAL_GPIO_WritePin(LED_ERR_GPIO_Port, LED_ERR_Pin, GPIO_PIN_RESET);
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001cfe:	486b      	ldr	r0, [pc, #428]	@ (8001eac <main+0x2f4>)
 8001d00:	f001 fa04 	bl	800310c <HAL_GPIO_WritePin>

			printf("Cmd: %s\r\n", rxData);
 8001d04:	4970      	ldr	r1, [pc, #448]	@ (8001ec8 <main+0x310>)
 8001d06:	4871      	ldr	r0, [pc, #452]	@ (8001ecc <main+0x314>)
 8001d08:	f005 fb0e 	bl	8007328 <iprintf>

			if (strcmp(rxData, "tien") == 0) {
 8001d0c:	4970      	ldr	r1, [pc, #448]	@ (8001ed0 <main+0x318>)
 8001d0e:	486e      	ldr	r0, [pc, #440]	@ (8001ec8 <main+0x310>)
 8001d10:	f7fe fa1e 	bl	8000150 <strcmp>
 8001d14:	4603      	mov	r3, r0
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d105      	bne.n	8001d26 <main+0x16e>
				tien();
 8001d1a:	f000 fb27 	bl	800236c <tien>
				HAL_Delay(100);
 8001d1e:	2064      	movs	r0, #100	@ 0x64
 8001d20:	f000 feac 	bl	8002a7c <HAL_Delay>
 8001d24:	e095      	b.n	8001e52 <main+0x29a>
			} else if (strcmp(rxData, "lui") == 0) {
 8001d26:	496b      	ldr	r1, [pc, #428]	@ (8001ed4 <main+0x31c>)
 8001d28:	4867      	ldr	r0, [pc, #412]	@ (8001ec8 <main+0x310>)
 8001d2a:	f7fe fa11 	bl	8000150 <strcmp>
 8001d2e:	4603      	mov	r3, r0
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d105      	bne.n	8001d40 <main+0x188>
				lui();
 8001d34:	f000 fb44 	bl	80023c0 <lui>
				HAL_Delay(100);
 8001d38:	2064      	movs	r0, #100	@ 0x64
 8001d3a:	f000 fe9f 	bl	8002a7c <HAL_Delay>
 8001d3e:	e088      	b.n	8001e52 <main+0x29a>
			} else if (strcmp(rxData, "trai") == 0) {
 8001d40:	4965      	ldr	r1, [pc, #404]	@ (8001ed8 <main+0x320>)
 8001d42:	4861      	ldr	r0, [pc, #388]	@ (8001ec8 <main+0x310>)
 8001d44:	f7fe fa04 	bl	8000150 <strcmp>
 8001d48:	4603      	mov	r3, r0
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d105      	bne.n	8001d5a <main+0x1a2>
				trai();
 8001d4e:	f000 fb61 	bl	8002414 <trai>
				HAL_Delay(100);
 8001d52:	2064      	movs	r0, #100	@ 0x64
 8001d54:	f000 fe92 	bl	8002a7c <HAL_Delay>
 8001d58:	e07b      	b.n	8001e52 <main+0x29a>
			} else if (strcmp(rxData, "phai") == 0) {
 8001d5a:	4960      	ldr	r1, [pc, #384]	@ (8001edc <main+0x324>)
 8001d5c:	485a      	ldr	r0, [pc, #360]	@ (8001ec8 <main+0x310>)
 8001d5e:	f7fe f9f7 	bl	8000150 <strcmp>
 8001d62:	4603      	mov	r3, r0
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d105      	bne.n	8001d74 <main+0x1bc>
				phai();
 8001d68:	f000 fb7e 	bl	8002468 <phai>
				HAL_Delay(100);
 8001d6c:	2064      	movs	r0, #100	@ 0x64
 8001d6e:	f000 fe85 	bl	8002a7c <HAL_Delay>
 8001d72:	e06e      	b.n	8001e52 <main+0x29a>
			} else if (strcmp(rxData, "tang") == 0) {
 8001d74:	495a      	ldr	r1, [pc, #360]	@ (8001ee0 <main+0x328>)
 8001d76:	4854      	ldr	r0, [pc, #336]	@ (8001ec8 <main+0x310>)
 8001d78:	f7fe f9ea 	bl	8000150 <strcmp>
 8001d7c:	4603      	mov	r3, r0
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d105      	bne.n	8001d8e <main+0x1d6>
				pwm += 100;
 8001d82:	4b58      	ldr	r3, [pc, #352]	@ (8001ee4 <main+0x32c>)
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	3364      	adds	r3, #100	@ 0x64
 8001d88:	4a56      	ldr	r2, [pc, #344]	@ (8001ee4 <main+0x32c>)
 8001d8a:	6013      	str	r3, [r2, #0]
 8001d8c:	e061      	b.n	8001e52 <main+0x29a>
			} else if (strcmp(rxData, "giam") == 0) {
 8001d8e:	4956      	ldr	r1, [pc, #344]	@ (8001ee8 <main+0x330>)
 8001d90:	484d      	ldr	r0, [pc, #308]	@ (8001ec8 <main+0x310>)
 8001d92:	f7fe f9dd 	bl	8000150 <strcmp>
 8001d96:	4603      	mov	r3, r0
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d105      	bne.n	8001da8 <main+0x1f0>
				pwm -= 100;
 8001d9c:	4b51      	ldr	r3, [pc, #324]	@ (8001ee4 <main+0x32c>)
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	3b64      	subs	r3, #100	@ 0x64
 8001da2:	4a50      	ldr	r2, [pc, #320]	@ (8001ee4 <main+0x32c>)
 8001da4:	6013      	str	r3, [r2, #0]
 8001da6:	e054      	b.n	8001e52 <main+0x29a>
			} else {
				stop();
 8001da8:	f000 fab6 	bl	8002318 <stop>
				if ((HAL_GetTick() - last_ina_read) >= ina_interval) {
 8001dac:	f000 fe5c 	bl	8002a68 <HAL_GetTick>
 8001db0:	4602      	mov	r2, r0
 8001db2:	4b4e      	ldr	r3, [pc, #312]	@ (8001eec <main+0x334>)
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	1ad3      	subs	r3, r2, r3
 8001db8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001dbc:	4293      	cmp	r3, r2
 8001dbe:	d348      	bcc.n	8001e52 <main+0x29a>
					last_ina_read = HAL_GetTick();
 8001dc0:	f000 fe52 	bl	8002a68 <HAL_GetTick>
 8001dc4:	4603      	mov	r3, r0
 8001dc6:	4a49      	ldr	r2, [pc, #292]	@ (8001eec <main+0x334>)
 8001dc8:	6013      	str	r3, [r2, #0]

					float busVolt = INA219_getBusVoltage_V(&ina219);
 8001dca:	4831      	ldr	r0, [pc, #196]	@ (8001e90 <main+0x2d8>)
 8001dcc:	f7ff fec4 	bl	8001b58 <INA219_getBusVoltage_V>
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	623b      	str	r3, [r7, #32]
					if (ina219.hi2c->ErrorCode != HAL_I2C_ERROR_NONE) {
 8001dd4:	4b2e      	ldr	r3, [pc, #184]	@ (8001e90 <main+0x2d8>)
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d013      	beq.n	8001e06 <main+0x24e>
						printf("I2C Err: %lu\r\n", ina219.hi2c->ErrorCode);
 8001dde:	4b2c      	ldr	r3, [pc, #176]	@ (8001e90 <main+0x2d8>)
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001de4:	4619      	mov	r1, r3
 8001de6:	4842      	ldr	r0, [pc, #264]	@ (8001ef0 <main+0x338>)
 8001de8:	f005 fa9e 	bl	8007328 <iprintf>
						HAL_I2C_DeInit(&hi2c1);
 8001dec:	4827      	ldr	r0, [pc, #156]	@ (8001e8c <main+0x2d4>)
 8001dee:	f001 fb03 	bl	80033f8 <HAL_I2C_DeInit>
						HAL_Delay(5);
 8001df2:	2005      	movs	r0, #5
 8001df4:	f000 fe42 	bl	8002a7c <HAL_Delay>
						HAL_I2C_Init(&hi2c1);
 8001df8:	4824      	ldr	r0, [pc, #144]	@ (8001e8c <main+0x2d4>)
 8001dfa:	f001 f9b9 	bl	8003170 <HAL_I2C_Init>
						INA219_setCalibration_32V_2A(&ina219);
 8001dfe:	4824      	ldr	r0, [pc, #144]	@ (8001e90 <main+0x2d8>)
 8001e00:	f7ff fe71 	bl	8001ae6 <INA219_setCalibration_32V_2A>
 8001e04:	e008      	b.n	8001e18 <main+0x260>
					} else {
						printf("V_Pin: %.2f V\r\n", busVolt);
 8001e06:	6a3b      	ldr	r3, [r7, #32]
 8001e08:	4618      	mov	r0, r3
 8001e0a:	f7fe fb17 	bl	800043c <__aeabi_f2d>
 8001e0e:	4602      	mov	r2, r0
 8001e10:	460b      	mov	r3, r1
 8001e12:	4838      	ldr	r0, [pc, #224]	@ (8001ef4 <main+0x33c>)
 8001e14:	f005 fa88 	bl	8007328 <iprintf>
					}

					RF24_stopListening(&hRF24);
 8001e18:	4822      	ldr	r0, [pc, #136]	@ (8001ea4 <main+0x2ec>)
 8001e1a:	f7ff fb51 	bl	80014c0 <RF24_stopListening>
					bool report = RF24_write(&hRF24, &busVolt, sizeof(float));
 8001e1e:	f107 0320 	add.w	r3, r7, #32
 8001e22:	2204      	movs	r2, #4
 8001e24:	4619      	mov	r1, r3
 8001e26:	481f      	ldr	r0, [pc, #124]	@ (8001ea4 <main+0x2ec>)
 8001e28:	f7ff fb7b 	bl	8001522 <RF24_write>
 8001e2c:	4603      	mov	r3, r0
 8001e2e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					RF24_startListening(&hRF24);
 8001e32:	481c      	ldr	r0, [pc, #112]	@ (8001ea4 <main+0x2ec>)
 8001e34:	f7ff fb10 	bl	8001458 <RF24_startListening>

					if (report)
 8001e38:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d008      	beq.n	8001e52 <main+0x29a>
						printf("Sent: %f\r\n", busVolt);
 8001e40:	6a3b      	ldr	r3, [r7, #32]
 8001e42:	4618      	mov	r0, r3
 8001e44:	f7fe fafa 	bl	800043c <__aeabi_f2d>
 8001e48:	4602      	mov	r2, r0
 8001e4a:	460b      	mov	r3, r1
 8001e4c:	482a      	ldr	r0, [pc, #168]	@ (8001ef8 <main+0x340>)
 8001e4e:	f005 fa6b 	bl	8007328 <iprintf>
				}
			}
		}

		if ((HAL_GetTick() - last_rx) > timeout) {
 8001e52:	f000 fe09 	bl	8002a68 <HAL_GetTick>
 8001e56:	4602      	mov	r2, r0
 8001e58:	4b1a      	ldr	r3, [pc, #104]	@ (8001ec4 <main+0x30c>)
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	1ad3      	subs	r3, r2, r3
 8001e5e:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001e62:	4293      	cmp	r3, r2
 8001e64:	f67f af32 	bls.w	8001ccc <main+0x114>
			stop();
 8001e68:	f000 fa56 	bl	8002318 <stop>

			HAL_GPIO_WritePin(LED_ERR_GPIO_Port, LED_ERR_Pin, GPIO_PIN_SET);
 8001e6c:	2201      	movs	r2, #1
 8001e6e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001e72:	480e      	ldr	r0, [pc, #56]	@ (8001eac <main+0x2f4>)
 8001e74:	f001 f94a 	bl	800310c <HAL_GPIO_WritePin>
			HAL_Delay(1000);
 8001e78:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001e7c:	f000 fdfe 	bl	8002a7c <HAL_Delay>
			printf("Connection Lost!\r\n");
 8001e80:	481e      	ldr	r0, [pc, #120]	@ (8001efc <main+0x344>)
 8001e82:	f005 fab9 	bl	80073f8 <puts>
		if (RF24_available(&hRF24)) {
 8001e86:	e721      	b.n	8001ccc <main+0x114>
 8001e88:	200002fc 	.word	0x200002fc
 8001e8c:	20000250 	.word	0x20000250
 8001e90:	20000214 	.word	0x20000214
 8001e94:	08009308 	.word	0x08009308
 8001e98:	08009320 	.word	0x08009320
 8001e9c:	40010800 	.word	0x40010800
 8001ea0:	200002a4 	.word	0x200002a4
 8001ea4:	200001f4 	.word	0x200001f4
 8001ea8:	08009338 	.word	0x08009338
 8001eac:	40011000 	.word	0x40011000
 8001eb0:	08009358 	.word	0x08009358
 8001eb4:	0800941c 	.word	0x0800941c
 8001eb8:	08009414 	.word	0x08009414
 8001ebc:	08009374 	.word	0x08009374
 8001ec0:	0800938c 	.word	0x0800938c
 8001ec4:	20000248 	.word	0x20000248
 8001ec8:	20000228 	.word	0x20000228
 8001ecc:	0800939c 	.word	0x0800939c
 8001ed0:	080093a8 	.word	0x080093a8
 8001ed4:	080093b0 	.word	0x080093b0
 8001ed8:	080093b4 	.word	0x080093b4
 8001edc:	080093bc 	.word	0x080093bc
 8001ee0:	080093c4 	.word	0x080093c4
 8001ee4:	20000000 	.word	0x20000000
 8001ee8:	080093cc 	.word	0x080093cc
 8001eec:	2000024c 	.word	0x2000024c
 8001ef0:	080093d4 	.word	0x080093d4
 8001ef4:	080093e4 	.word	0x080093e4
 8001ef8:	080093f4 	.word	0x080093f4
 8001efc:	08009400 	.word	0x08009400

08001f00 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b090      	sub	sp, #64	@ 0x40
 8001f04:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8001f06:	f107 0318 	add.w	r3, r7, #24
 8001f0a:	2228      	movs	r2, #40	@ 0x28
 8001f0c:	2100      	movs	r1, #0
 8001f0e:	4618      	mov	r0, r3
 8001f10:	f005 fb52 	bl	80075b8 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8001f14:	1d3b      	adds	r3, r7, #4
 8001f16:	2200      	movs	r2, #0
 8001f18:	601a      	str	r2, [r3, #0]
 8001f1a:	605a      	str	r2, [r3, #4]
 8001f1c:	609a      	str	r2, [r3, #8]
 8001f1e:	60da      	str	r2, [r3, #12]
 8001f20:	611a      	str	r2, [r3, #16]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001f22:	2302      	movs	r3, #2
 8001f24:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001f26:	2301      	movs	r3, #1
 8001f28:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001f2a:	2310      	movs	r3, #16
 8001f2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001f2e:	2300      	movs	r3, #0
 8001f30:	637b      	str	r3, [r7, #52]	@ 0x34
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001f32:	f107 0318 	add.w	r3, r7, #24
 8001f36:	4618      	mov	r0, r3
 8001f38:	f002 fade 	bl	80044f8 <HAL_RCC_OscConfig>
 8001f3c:	4603      	mov	r3, r0
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d001      	beq.n	8001f46 <SystemClock_Config+0x46>
		Error_Handler();
 8001f42:	f000 fabb 	bl	80024bc <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001f46:	230f      	movs	r3, #15
 8001f48:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001f4e:	2300      	movs	r3, #0
 8001f50:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001f52:	2300      	movs	r3, #0
 8001f54:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001f56:	2300      	movs	r3, #0
 8001f58:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 8001f5a:	1d3b      	adds	r3, r7, #4
 8001f5c:	2100      	movs	r1, #0
 8001f5e:	4618      	mov	r0, r3
 8001f60:	f002 fd4c 	bl	80049fc <HAL_RCC_ClockConfig>
 8001f64:	4603      	mov	r3, r0
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d001      	beq.n	8001f6e <SystemClock_Config+0x6e>
		Error_Handler();
 8001f6a:	f000 faa7 	bl	80024bc <Error_Handler>
	}
}
 8001f6e:	bf00      	nop
 8001f70:	3740      	adds	r7, #64	@ 0x40
 8001f72:	46bd      	mov	sp, r7
 8001f74:	bd80      	pop	{r7, pc}
	...

08001f78 <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 8001f7c:	4b12      	ldr	r3, [pc, #72]	@ (8001fc8 <MX_I2C1_Init+0x50>)
 8001f7e:	4a13      	ldr	r2, [pc, #76]	@ (8001fcc <MX_I2C1_Init+0x54>)
 8001f80:	601a      	str	r2, [r3, #0]
	hi2c1.Init.ClockSpeed = 100000;
 8001f82:	4b11      	ldr	r3, [pc, #68]	@ (8001fc8 <MX_I2C1_Init+0x50>)
 8001f84:	4a12      	ldr	r2, [pc, #72]	@ (8001fd0 <MX_I2C1_Init+0x58>)
 8001f86:	605a      	str	r2, [r3, #4]
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001f88:	4b0f      	ldr	r3, [pc, #60]	@ (8001fc8 <MX_I2C1_Init+0x50>)
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	609a      	str	r2, [r3, #8]
	hi2c1.Init.OwnAddress1 = 0;
 8001f8e:	4b0e      	ldr	r3, [pc, #56]	@ (8001fc8 <MX_I2C1_Init+0x50>)
 8001f90:	2200      	movs	r2, #0
 8001f92:	60da      	str	r2, [r3, #12]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001f94:	4b0c      	ldr	r3, [pc, #48]	@ (8001fc8 <MX_I2C1_Init+0x50>)
 8001f96:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001f9a:	611a      	str	r2, [r3, #16]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001f9c:	4b0a      	ldr	r3, [pc, #40]	@ (8001fc8 <MX_I2C1_Init+0x50>)
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2 = 0;
 8001fa2:	4b09      	ldr	r3, [pc, #36]	@ (8001fc8 <MX_I2C1_Init+0x50>)
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001fa8:	4b07      	ldr	r3, [pc, #28]	@ (8001fc8 <MX_I2C1_Init+0x50>)
 8001faa:	2200      	movs	r2, #0
 8001fac:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001fae:	4b06      	ldr	r3, [pc, #24]	@ (8001fc8 <MX_I2C1_Init+0x50>)
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 8001fb4:	4804      	ldr	r0, [pc, #16]	@ (8001fc8 <MX_I2C1_Init+0x50>)
 8001fb6:	f001 f8db 	bl	8003170 <HAL_I2C_Init>
 8001fba:	4603      	mov	r3, r0
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d001      	beq.n	8001fc4 <MX_I2C1_Init+0x4c>
		Error_Handler();
 8001fc0:	f000 fa7c 	bl	80024bc <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 8001fc4:	bf00      	nop
 8001fc6:	bd80      	pop	{r7, pc}
 8001fc8:	20000250 	.word	0x20000250
 8001fcc:	40005400 	.word	0x40005400
 8001fd0:	000186a0 	.word	0x000186a0

08001fd4 <MX_SPI1_Init>:
/**
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void) {
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI1_Init 1 */

	/* USER CODE END SPI1_Init 1 */
	/* SPI1 parameter configuration*/
	hspi1.Instance = SPI1;
 8001fd8:	4b17      	ldr	r3, [pc, #92]	@ (8002038 <MX_SPI1_Init+0x64>)
 8001fda:	4a18      	ldr	r2, [pc, #96]	@ (800203c <MX_SPI1_Init+0x68>)
 8001fdc:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 8001fde:	4b16      	ldr	r3, [pc, #88]	@ (8002038 <MX_SPI1_Init+0x64>)
 8001fe0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001fe4:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001fe6:	4b14      	ldr	r3, [pc, #80]	@ (8002038 <MX_SPI1_Init+0x64>)
 8001fe8:	2200      	movs	r2, #0
 8001fea:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001fec:	4b12      	ldr	r3, [pc, #72]	@ (8002038 <MX_SPI1_Init+0x64>)
 8001fee:	2200      	movs	r2, #0
 8001ff0:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001ff2:	4b11      	ldr	r3, [pc, #68]	@ (8002038 <MX_SPI1_Init+0x64>)
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001ff8:	4b0f      	ldr	r3, [pc, #60]	@ (8002038 <MX_SPI1_Init+0x64>)
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 8001ffe:	4b0e      	ldr	r3, [pc, #56]	@ (8002038 <MX_SPI1_Init+0x64>)
 8002000:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002004:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002006:	4b0c      	ldr	r3, [pc, #48]	@ (8002038 <MX_SPI1_Init+0x64>)
 8002008:	2200      	movs	r2, #0
 800200a:	61da      	str	r2, [r3, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800200c:	4b0a      	ldr	r3, [pc, #40]	@ (8002038 <MX_SPI1_Init+0x64>)
 800200e:	2200      	movs	r2, #0
 8002010:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002012:	4b09      	ldr	r3, [pc, #36]	@ (8002038 <MX_SPI1_Init+0x64>)
 8002014:	2200      	movs	r2, #0
 8002016:	625a      	str	r2, [r3, #36]	@ 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002018:	4b07      	ldr	r3, [pc, #28]	@ (8002038 <MX_SPI1_Init+0x64>)
 800201a:	2200      	movs	r2, #0
 800201c:	629a      	str	r2, [r3, #40]	@ 0x28
	hspi1.Init.CRCPolynomial = 10;
 800201e:	4b06      	ldr	r3, [pc, #24]	@ (8002038 <MX_SPI1_Init+0x64>)
 8002020:	220a      	movs	r2, #10
 8002022:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (HAL_SPI_Init(&hspi1) != HAL_OK) {
 8002024:	4804      	ldr	r0, [pc, #16]	@ (8002038 <MX_SPI1_Init+0x64>)
 8002026:	f002 fe77 	bl	8004d18 <HAL_SPI_Init>
 800202a:	4603      	mov	r3, r0
 800202c:	2b00      	cmp	r3, #0
 800202e:	d001      	beq.n	8002034 <MX_SPI1_Init+0x60>
		Error_Handler();
 8002030:	f000 fa44 	bl	80024bc <Error_Handler>
	}
	/* USER CODE BEGIN SPI1_Init 2 */

	/* USER CODE END SPI1_Init 2 */

}
 8002034:	bf00      	nop
 8002036:	bd80      	pop	{r7, pc}
 8002038:	200002a4 	.word	0x200002a4
 800203c:	40013000 	.word	0x40013000

08002040 <MX_TIM1_Init>:
/**
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void) {
 8002040:	b580      	push	{r7, lr}
 8002042:	b096      	sub	sp, #88	@ 0x58
 8002044:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM1_Init 0 */

	/* USER CODE END TIM1_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8002046:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800204a:	2200      	movs	r2, #0
 800204c:	601a      	str	r2, [r3, #0]
 800204e:	605a      	str	r2, [r3, #4]
 8002050:	609a      	str	r2, [r3, #8]
 8002052:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8002054:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002058:	2200      	movs	r2, #0
 800205a:	601a      	str	r2, [r3, #0]
 800205c:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 800205e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002062:	2200      	movs	r2, #0
 8002064:	601a      	str	r2, [r3, #0]
 8002066:	605a      	str	r2, [r3, #4]
 8002068:	609a      	str	r2, [r3, #8]
 800206a:	60da      	str	r2, [r3, #12]
 800206c:	611a      	str	r2, [r3, #16]
 800206e:	615a      	str	r2, [r3, #20]
 8002070:	619a      	str	r2, [r3, #24]
	TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = { 0 };
 8002072:	1d3b      	adds	r3, r7, #4
 8002074:	2220      	movs	r2, #32
 8002076:	2100      	movs	r1, #0
 8002078:	4618      	mov	r0, r3
 800207a:	f005 fa9d 	bl	80075b8 <memset>

	/* USER CODE BEGIN TIM1_Init 1 */

	/* USER CODE END TIM1_Init 1 */
	htim1.Instance = TIM1;
 800207e:	4b3e      	ldr	r3, [pc, #248]	@ (8002178 <MX_TIM1_Init+0x138>)
 8002080:	4a3e      	ldr	r2, [pc, #248]	@ (800217c <MX_TIM1_Init+0x13c>)
 8002082:	601a      	str	r2, [r3, #0]
	htim1.Init.Prescaler = 7;
 8002084:	4b3c      	ldr	r3, [pc, #240]	@ (8002178 <MX_TIM1_Init+0x138>)
 8002086:	2207      	movs	r2, #7
 8002088:	605a      	str	r2, [r3, #4]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800208a:	4b3b      	ldr	r3, [pc, #236]	@ (8002178 <MX_TIM1_Init+0x138>)
 800208c:	2200      	movs	r2, #0
 800208e:	609a      	str	r2, [r3, #8]
	htim1.Init.Period = 999;
 8002090:	4b39      	ldr	r3, [pc, #228]	@ (8002178 <MX_TIM1_Init+0x138>)
 8002092:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002096:	60da      	str	r2, [r3, #12]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002098:	4b37      	ldr	r3, [pc, #220]	@ (8002178 <MX_TIM1_Init+0x138>)
 800209a:	2200      	movs	r2, #0
 800209c:	611a      	str	r2, [r3, #16]
	htim1.Init.RepetitionCounter = 0;
 800209e:	4b36      	ldr	r3, [pc, #216]	@ (8002178 <MX_TIM1_Init+0x138>)
 80020a0:	2200      	movs	r2, #0
 80020a2:	615a      	str	r2, [r3, #20]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020a4:	4b34      	ldr	r3, [pc, #208]	@ (8002178 <MX_TIM1_Init+0x138>)
 80020a6:	2200      	movs	r2, #0
 80020a8:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim1) != HAL_OK) {
 80020aa:	4833      	ldr	r0, [pc, #204]	@ (8002178 <MX_TIM1_Init+0x138>)
 80020ac:	f003 fbc9 	bl	8005842 <HAL_TIM_Base_Init>
 80020b0:	4603      	mov	r3, r0
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d001      	beq.n	80020ba <MX_TIM1_Init+0x7a>
		Error_Handler();
 80020b6:	f000 fa01 	bl	80024bc <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80020ba:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80020be:	64bb      	str	r3, [r7, #72]	@ 0x48
	if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK) {
 80020c0:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80020c4:	4619      	mov	r1, r3
 80020c6:	482c      	ldr	r0, [pc, #176]	@ (8002178 <MX_TIM1_Init+0x138>)
 80020c8:	f003 fdc6 	bl	8005c58 <HAL_TIM_ConfigClockSource>
 80020cc:	4603      	mov	r3, r0
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d001      	beq.n	80020d6 <MX_TIM1_Init+0x96>
		Error_Handler();
 80020d2:	f000 f9f3 	bl	80024bc <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim1) != HAL_OK) {
 80020d6:	4828      	ldr	r0, [pc, #160]	@ (8002178 <MX_TIM1_Init+0x138>)
 80020d8:	f003 fc02 	bl	80058e0 <HAL_TIM_PWM_Init>
 80020dc:	4603      	mov	r3, r0
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d001      	beq.n	80020e6 <MX_TIM1_Init+0xa6>
		Error_Handler();
 80020e2:	f000 f9eb 	bl	80024bc <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80020e6:	2300      	movs	r3, #0
 80020e8:	643b      	str	r3, [r7, #64]	@ 0x40
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020ea:	2300      	movs	r3, #0
 80020ec:	647b      	str	r3, [r7, #68]	@ 0x44
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig)
 80020ee:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80020f2:	4619      	mov	r1, r3
 80020f4:	4820      	ldr	r0, [pc, #128]	@ (8002178 <MX_TIM1_Init+0x138>)
 80020f6:	f004 f927 	bl	8006348 <HAL_TIMEx_MasterConfigSynchronization>
 80020fa:	4603      	mov	r3, r0
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d001      	beq.n	8002104 <MX_TIM1_Init+0xc4>
			!= HAL_OK) {
		Error_Handler();
 8002100:	f000 f9dc 	bl	80024bc <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002104:	2360      	movs	r3, #96	@ 0x60
 8002106:	627b      	str	r3, [r7, #36]	@ 0x24
	sConfigOC.Pulse = 500;
 8002108:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800210c:	62bb      	str	r3, [r7, #40]	@ 0x28
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800210e:	2300      	movs	r3, #0
 8002110:	62fb      	str	r3, [r7, #44]	@ 0x2c
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002112:	2300      	movs	r3, #0
 8002114:	637b      	str	r3, [r7, #52]	@ 0x34
	sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002116:	2300      	movs	r3, #0
 8002118:	63bb      	str	r3, [r7, #56]	@ 0x38
	sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800211a:	2300      	movs	r3, #0
 800211c:	63fb      	str	r3, [r7, #60]	@ 0x3c
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4)
 800211e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002122:	220c      	movs	r2, #12
 8002124:	4619      	mov	r1, r3
 8002126:	4814      	ldr	r0, [pc, #80]	@ (8002178 <MX_TIM1_Init+0x138>)
 8002128:	f003 fcd4 	bl	8005ad4 <HAL_TIM_PWM_ConfigChannel>
 800212c:	4603      	mov	r3, r0
 800212e:	2b00      	cmp	r3, #0
 8002130:	d001      	beq.n	8002136 <MX_TIM1_Init+0xf6>
			!= HAL_OK) {
		Error_Handler();
 8002132:	f000 f9c3 	bl	80024bc <Error_Handler>
	}
	sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002136:	2300      	movs	r3, #0
 8002138:	607b      	str	r3, [r7, #4]
	sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800213a:	2300      	movs	r3, #0
 800213c:	60bb      	str	r3, [r7, #8]
	sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800213e:	2300      	movs	r3, #0
 8002140:	60fb      	str	r3, [r7, #12]
	sBreakDeadTimeConfig.DeadTime = 0;
 8002142:	2300      	movs	r3, #0
 8002144:	613b      	str	r3, [r7, #16]
	sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002146:	2300      	movs	r3, #0
 8002148:	617b      	str	r3, [r7, #20]
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800214a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800214e:	61bb      	str	r3, [r7, #24]
	sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002150:	2300      	movs	r3, #0
 8002152:	623b      	str	r3, [r7, #32]
	if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig)
 8002154:	1d3b      	adds	r3, r7, #4
 8002156:	4619      	mov	r1, r3
 8002158:	4807      	ldr	r0, [pc, #28]	@ (8002178 <MX_TIM1_Init+0x138>)
 800215a:	f004 f953 	bl	8006404 <HAL_TIMEx_ConfigBreakDeadTime>
 800215e:	4603      	mov	r3, r0
 8002160:	2b00      	cmp	r3, #0
 8002162:	d001      	beq.n	8002168 <MX_TIM1_Init+0x128>
			!= HAL_OK) {
		Error_Handler();
 8002164:	f000 f9aa 	bl	80024bc <Error_Handler>
	}
	/* USER CODE BEGIN TIM1_Init 2 */

	/* USER CODE END TIM1_Init 2 */
	HAL_TIM_MspPostInit(&htim1);
 8002168:	4803      	ldr	r0, [pc, #12]	@ (8002178 <MX_TIM1_Init+0x138>)
 800216a:	f000 faa7 	bl	80026bc <HAL_TIM_MspPostInit>

}
 800216e:	bf00      	nop
 8002170:	3758      	adds	r7, #88	@ 0x58
 8002172:	46bd      	mov	sp, r7
 8002174:	bd80      	pop	{r7, pc}
 8002176:	bf00      	nop
 8002178:	200002fc 	.word	0x200002fc
 800217c:	40012c00 	.word	0x40012c00

08002180 <MX_USART1_UART_Init>:
/**
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void) {
 8002180:	b580      	push	{r7, lr}
 8002182:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 8002184:	4b11      	ldr	r3, [pc, #68]	@ (80021cc <MX_USART1_UART_Init+0x4c>)
 8002186:	4a12      	ldr	r2, [pc, #72]	@ (80021d0 <MX_USART1_UART_Init+0x50>)
 8002188:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 800218a:	4b10      	ldr	r3, [pc, #64]	@ (80021cc <MX_USART1_UART_Init+0x4c>)
 800218c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002190:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002192:	4b0e      	ldr	r3, [pc, #56]	@ (80021cc <MX_USART1_UART_Init+0x4c>)
 8002194:	2200      	movs	r2, #0
 8002196:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8002198:	4b0c      	ldr	r3, [pc, #48]	@ (80021cc <MX_USART1_UART_Init+0x4c>)
 800219a:	2200      	movs	r2, #0
 800219c:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 800219e:	4b0b      	ldr	r3, [pc, #44]	@ (80021cc <MX_USART1_UART_Init+0x4c>)
 80021a0:	2200      	movs	r2, #0
 80021a2:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 80021a4:	4b09      	ldr	r3, [pc, #36]	@ (80021cc <MX_USART1_UART_Init+0x4c>)
 80021a6:	220c      	movs	r2, #12
 80021a8:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80021aa:	4b08      	ldr	r3, [pc, #32]	@ (80021cc <MX_USART1_UART_Init+0x4c>)
 80021ac:	2200      	movs	r2, #0
 80021ae:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80021b0:	4b06      	ldr	r3, [pc, #24]	@ (80021cc <MX_USART1_UART_Init+0x4c>)
 80021b2:	2200      	movs	r2, #0
 80021b4:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart1) != HAL_OK) {
 80021b6:	4805      	ldr	r0, [pc, #20]	@ (80021cc <MX_USART1_UART_Init+0x4c>)
 80021b8:	f004 f975 	bl	80064a6 <HAL_UART_Init>
 80021bc:	4603      	mov	r3, r0
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d001      	beq.n	80021c6 <MX_USART1_UART_Init+0x46>
		Error_Handler();
 80021c2:	f000 f97b 	bl	80024bc <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 80021c6:	bf00      	nop
 80021c8:	bd80      	pop	{r7, pc}
 80021ca:	bf00      	nop
 80021cc:	20000344 	.word	0x20000344
 80021d0:	40013800 	.word	0x40013800

080021d4 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b088      	sub	sp, #32
 80021d8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80021da:	f107 0310 	add.w	r3, r7, #16
 80021de:	2200      	movs	r2, #0
 80021e0:	601a      	str	r2, [r3, #0]
 80021e2:	605a      	str	r2, [r3, #4]
 80021e4:	609a      	str	r2, [r3, #8]
 80021e6:	60da      	str	r2, [r3, #12]
	/* USER CODE BEGIN MX_GPIO_Init_1 */

	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80021e8:	4b3b      	ldr	r3, [pc, #236]	@ (80022d8 <MX_GPIO_Init+0x104>)
 80021ea:	699b      	ldr	r3, [r3, #24]
 80021ec:	4a3a      	ldr	r2, [pc, #232]	@ (80022d8 <MX_GPIO_Init+0x104>)
 80021ee:	f043 0310 	orr.w	r3, r3, #16
 80021f2:	6193      	str	r3, [r2, #24]
 80021f4:	4b38      	ldr	r3, [pc, #224]	@ (80022d8 <MX_GPIO_Init+0x104>)
 80021f6:	699b      	ldr	r3, [r3, #24]
 80021f8:	f003 0310 	and.w	r3, r3, #16
 80021fc:	60fb      	str	r3, [r7, #12]
 80021fe:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8002200:	4b35      	ldr	r3, [pc, #212]	@ (80022d8 <MX_GPIO_Init+0x104>)
 8002202:	699b      	ldr	r3, [r3, #24]
 8002204:	4a34      	ldr	r2, [pc, #208]	@ (80022d8 <MX_GPIO_Init+0x104>)
 8002206:	f043 0304 	orr.w	r3, r3, #4
 800220a:	6193      	str	r3, [r2, #24]
 800220c:	4b32      	ldr	r3, [pc, #200]	@ (80022d8 <MX_GPIO_Init+0x104>)
 800220e:	699b      	ldr	r3, [r3, #24]
 8002210:	f003 0304 	and.w	r3, r3, #4
 8002214:	60bb      	str	r3, [r7, #8]
 8002216:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8002218:	4b2f      	ldr	r3, [pc, #188]	@ (80022d8 <MX_GPIO_Init+0x104>)
 800221a:	699b      	ldr	r3, [r3, #24]
 800221c:	4a2e      	ldr	r2, [pc, #184]	@ (80022d8 <MX_GPIO_Init+0x104>)
 800221e:	f043 0308 	orr.w	r3, r3, #8
 8002222:	6193      	str	r3, [r2, #24]
 8002224:	4b2c      	ldr	r3, [pc, #176]	@ (80022d8 <MX_GPIO_Init+0x104>)
 8002226:	699b      	ldr	r3, [r3, #24]
 8002228:	f003 0308 	and.w	r3, r3, #8
 800222c:	607b      	str	r3, [r7, #4]
 800222e:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LED_ERR_GPIO_Port, LED_ERR_Pin, GPIO_PIN_RESET);
 8002230:	2200      	movs	r2, #0
 8002232:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002236:	4829      	ldr	r0, [pc, #164]	@ (80022dc <MX_GPIO_Init+0x108>)
 8002238:	f000 ff68 	bl	800310c <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2 | NRF_CE_Pin, GPIO_PIN_RESET);
 800223c:	2200      	movs	r2, #0
 800223e:	2114      	movs	r1, #20
 8002240:	4827      	ldr	r0, [pc, #156]	@ (80022e0 <MX_GPIO_Init+0x10c>)
 8002242:	f000 ff63 	bl	800310c <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(NRF_CSN_GPIO_Port, NRF_CSN_Pin, GPIO_PIN_SET);
 8002246:	2201      	movs	r2, #1
 8002248:	2108      	movs	r1, #8
 800224a:	4825      	ldr	r0, [pc, #148]	@ (80022e0 <MX_GPIO_Init+0x10c>)
 800224c:	f000 ff5e 	bl	800310c <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB,
 8002250:	2200      	movs	r2, #0
 8002252:	f643 4103 	movw	r1, #15363	@ 0x3c03
 8002256:	4823      	ldr	r0, [pc, #140]	@ (80022e4 <MX_GPIO_Init+0x110>)
 8002258:	f000 ff58 	bl	800310c <HAL_GPIO_WritePin>
	ENA_Pin | IN1_Pin | IN2_Pin | IN3_Pin | IN4_Pin | ENB_Pin, GPIO_PIN_RESET);

	/*Configure GPIO pin : LED_ERR_Pin */
	GPIO_InitStruct.Pin = LED_ERR_Pin;
 800225c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002260:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002262:	2301      	movs	r3, #1
 8002264:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002266:	2300      	movs	r3, #0
 8002268:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800226a:	2302      	movs	r3, #2
 800226c:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(LED_ERR_GPIO_Port, &GPIO_InitStruct);
 800226e:	f107 0310 	add.w	r3, r7, #16
 8002272:	4619      	mov	r1, r3
 8002274:	4819      	ldr	r0, [pc, #100]	@ (80022dc <MX_GPIO_Init+0x108>)
 8002276:	f000 fd09 	bl	8002c8c <HAL_GPIO_Init>

	/*Configure GPIO pin : PA2 */
	GPIO_InitStruct.Pin = GPIO_PIN_2;
 800227a:	2304      	movs	r3, #4
 800227c:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800227e:	2301      	movs	r3, #1
 8002280:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002282:	2301      	movs	r3, #1
 8002284:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002286:	2302      	movs	r3, #2
 8002288:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800228a:	f107 0310 	add.w	r3, r7, #16
 800228e:	4619      	mov	r1, r3
 8002290:	4813      	ldr	r0, [pc, #76]	@ (80022e0 <MX_GPIO_Init+0x10c>)
 8002292:	f000 fcfb 	bl	8002c8c <HAL_GPIO_Init>

	/*Configure GPIO pins : NRF_CSN_Pin NRF_CE_Pin */
	GPIO_InitStruct.Pin = NRF_CSN_Pin | NRF_CE_Pin;
 8002296:	2318      	movs	r3, #24
 8002298:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800229a:	2301      	movs	r3, #1
 800229c:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800229e:	2300      	movs	r3, #0
 80022a0:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022a2:	2302      	movs	r3, #2
 80022a4:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022a6:	f107 0310 	add.w	r3, r7, #16
 80022aa:	4619      	mov	r1, r3
 80022ac:	480c      	ldr	r0, [pc, #48]	@ (80022e0 <MX_GPIO_Init+0x10c>)
 80022ae:	f000 fced 	bl	8002c8c <HAL_GPIO_Init>

	/*Configure GPIO pins : ENA_Pin IN1_Pin IN2_Pin IN3_Pin
	 IN4_Pin ENB_Pin */
	GPIO_InitStruct.Pin = ENA_Pin | IN1_Pin | IN2_Pin | IN3_Pin | IN4_Pin
 80022b2:	f643 4303 	movw	r3, #15363	@ 0x3c03
 80022b6:	613b      	str	r3, [r7, #16]
			| ENB_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022b8:	2301      	movs	r3, #1
 80022ba:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022bc:	2300      	movs	r3, #0
 80022be:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80022c0:	2303      	movs	r3, #3
 80022c2:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022c4:	f107 0310 	add.w	r3, r7, #16
 80022c8:	4619      	mov	r1, r3
 80022ca:	4806      	ldr	r0, [pc, #24]	@ (80022e4 <MX_GPIO_Init+0x110>)
 80022cc:	f000 fcde 	bl	8002c8c <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */

	/* USER CODE END MX_GPIO_Init_2 */
}
 80022d0:	bf00      	nop
 80022d2:	3720      	adds	r7, #32
 80022d4:	46bd      	mov	sp, r7
 80022d6:	bd80      	pop	{r7, pc}
 80022d8:	40021000 	.word	0x40021000
 80022dc:	40011000 	.word	0x40011000
 80022e0:	40010800 	.word	0x40010800
 80022e4:	40010c00 	.word	0x40010c00

080022e8 <pwm_set>:

/* USER CODE BEGIN 4 */

void pwm_set(void) {
 80022e8:	b480      	push	{r7}
 80022ea:	af00      	add	r7, sp, #0
	if (pwm > 999)
 80022ec:	4b08      	ldr	r3, [pc, #32]	@ (8002310 <pwm_set+0x28>)
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80022f4:	d303      	bcc.n	80022fe <pwm_set+0x16>
		pwm = 999;
 80022f6:	4b06      	ldr	r3, [pc, #24]	@ (8002310 <pwm_set+0x28>)
 80022f8:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80022fc:	601a      	str	r2, [r3, #0]
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, pwm);
 80022fe:	4b05      	ldr	r3, [pc, #20]	@ (8002314 <pwm_set+0x2c>)
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	4a03      	ldr	r2, [pc, #12]	@ (8002310 <pwm_set+0x28>)
 8002304:	6812      	ldr	r2, [r2, #0]
 8002306:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8002308:	bf00      	nop
 800230a:	46bd      	mov	sp, r7
 800230c:	bc80      	pop	{r7}
 800230e:	4770      	bx	lr
 8002310:	20000000 	.word	0x20000000
 8002314:	200002fc 	.word	0x200002fc

08002318 <stop>:

void stop(void) {
 8002318:	b580      	push	{r7, lr}
 800231a:	af00      	add	r7, sp, #0

	HAL_GPIO_WritePin(GPIOB, ENA_Pin, GPIO_PIN_RESET);
 800231c:	2200      	movs	r2, #0
 800231e:	2101      	movs	r1, #1
 8002320:	4811      	ldr	r0, [pc, #68]	@ (8002368 <stop+0x50>)
 8002322:	f000 fef3 	bl	800310c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, ENB_Pin, GPIO_PIN_RESET);
 8002326:	2200      	movs	r2, #0
 8002328:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800232c:	480e      	ldr	r0, [pc, #56]	@ (8002368 <stop+0x50>)
 800232e:	f000 feed 	bl	800310c <HAL_GPIO_WritePin>
	pwm_set();
 8002332:	f7ff ffd9 	bl	80022e8 <pwm_set>

	HAL_GPIO_WritePin(GPIOB, IN1_Pin, GPIO_PIN_RESET);
 8002336:	2200      	movs	r2, #0
 8002338:	2102      	movs	r1, #2
 800233a:	480b      	ldr	r0, [pc, #44]	@ (8002368 <stop+0x50>)
 800233c:	f000 fee6 	bl	800310c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, IN2_Pin, GPIO_PIN_RESET);
 8002340:	2200      	movs	r2, #0
 8002342:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002346:	4808      	ldr	r0, [pc, #32]	@ (8002368 <stop+0x50>)
 8002348:	f000 fee0 	bl	800310c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, IN3_Pin, GPIO_PIN_RESET);
 800234c:	2200      	movs	r2, #0
 800234e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002352:	4805      	ldr	r0, [pc, #20]	@ (8002368 <stop+0x50>)
 8002354:	f000 feda 	bl	800310c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, IN4_Pin, GPIO_PIN_RESET);
 8002358:	2200      	movs	r2, #0
 800235a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800235e:	4802      	ldr	r0, [pc, #8]	@ (8002368 <stop+0x50>)
 8002360:	f000 fed4 	bl	800310c <HAL_GPIO_WritePin>
}
 8002364:	bf00      	nop
 8002366:	bd80      	pop	{r7, pc}
 8002368:	40010c00 	.word	0x40010c00

0800236c <tien>:

void tien(void) {
 800236c:	b580      	push	{r7, lr}
 800236e:	af00      	add	r7, sp, #0

	HAL_GPIO_WritePin(GPIOB, ENA_Pin, GPIO_PIN_SET);
 8002370:	2201      	movs	r2, #1
 8002372:	2101      	movs	r1, #1
 8002374:	4811      	ldr	r0, [pc, #68]	@ (80023bc <tien+0x50>)
 8002376:	f000 fec9 	bl	800310c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, ENB_Pin, GPIO_PIN_SET);
 800237a:	2201      	movs	r2, #1
 800237c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002380:	480e      	ldr	r0, [pc, #56]	@ (80023bc <tien+0x50>)
 8002382:	f000 fec3 	bl	800310c <HAL_GPIO_WritePin>

	pwm_set();
 8002386:	f7ff ffaf 	bl	80022e8 <pwm_set>
	// IN1=1, IN2=0 (Tri tin)
	HAL_GPIO_WritePin(GPIOB, IN1_Pin, GPIO_PIN_SET);
 800238a:	2201      	movs	r2, #1
 800238c:	2102      	movs	r1, #2
 800238e:	480b      	ldr	r0, [pc, #44]	@ (80023bc <tien+0x50>)
 8002390:	f000 febc 	bl	800310c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, IN2_Pin, GPIO_PIN_RESET);
 8002394:	2200      	movs	r2, #0
 8002396:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800239a:	4808      	ldr	r0, [pc, #32]	@ (80023bc <tien+0x50>)
 800239c:	f000 feb6 	bl	800310c <HAL_GPIO_WritePin>
	// IN3=1, IN4=0 (Phi tin)
	HAL_GPIO_WritePin(GPIOB, IN3_Pin, GPIO_PIN_SET);
 80023a0:	2201      	movs	r2, #1
 80023a2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80023a6:	4805      	ldr	r0, [pc, #20]	@ (80023bc <tien+0x50>)
 80023a8:	f000 feb0 	bl	800310c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, IN4_Pin, GPIO_PIN_RESET);
 80023ac:	2200      	movs	r2, #0
 80023ae:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80023b2:	4802      	ldr	r0, [pc, #8]	@ (80023bc <tien+0x50>)
 80023b4:	f000 feaa 	bl	800310c <HAL_GPIO_WritePin>
}
 80023b8:	bf00      	nop
 80023ba:	bd80      	pop	{r7, pc}
 80023bc:	40010c00 	.word	0x40010c00

080023c0 <lui>:

void lui(void) {
 80023c0:	b580      	push	{r7, lr}
 80023c2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, ENA_Pin, GPIO_PIN_SET);
 80023c4:	2201      	movs	r2, #1
 80023c6:	2101      	movs	r1, #1
 80023c8:	4811      	ldr	r0, [pc, #68]	@ (8002410 <lui+0x50>)
 80023ca:	f000 fe9f 	bl	800310c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, ENB_Pin, GPIO_PIN_SET);
 80023ce:	2201      	movs	r2, #1
 80023d0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80023d4:	480e      	ldr	r0, [pc, #56]	@ (8002410 <lui+0x50>)
 80023d6:	f000 fe99 	bl	800310c <HAL_GPIO_WritePin>

	pwm_set();
 80023da:	f7ff ff85 	bl	80022e8 <pwm_set>
	// IN1=0, IN2=1 (Tri li)
	HAL_GPIO_WritePin(GPIOB, IN1_Pin, GPIO_PIN_RESET);
 80023de:	2200      	movs	r2, #0
 80023e0:	2102      	movs	r1, #2
 80023e2:	480b      	ldr	r0, [pc, #44]	@ (8002410 <lui+0x50>)
 80023e4:	f000 fe92 	bl	800310c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, IN2_Pin, GPIO_PIN_SET);
 80023e8:	2201      	movs	r2, #1
 80023ea:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80023ee:	4808      	ldr	r0, [pc, #32]	@ (8002410 <lui+0x50>)
 80023f0:	f000 fe8c 	bl	800310c <HAL_GPIO_WritePin>

	// IN3=0, IN4=1 (Phi li)
	HAL_GPIO_WritePin(GPIOB, IN3_Pin, GPIO_PIN_RESET);
 80023f4:	2200      	movs	r2, #0
 80023f6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80023fa:	4805      	ldr	r0, [pc, #20]	@ (8002410 <lui+0x50>)
 80023fc:	f000 fe86 	bl	800310c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, IN4_Pin, GPIO_PIN_SET);
 8002400:	2201      	movs	r2, #1
 8002402:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002406:	4802      	ldr	r0, [pc, #8]	@ (8002410 <lui+0x50>)
 8002408:	f000 fe80 	bl	800310c <HAL_GPIO_WritePin>
}
 800240c:	bf00      	nop
 800240e:	bd80      	pop	{r7, pc}
 8002410:	40010c00 	.word	0x40010c00

08002414 <trai>:

void trai(void) {
 8002414:	b580      	push	{r7, lr}
 8002416:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, ENA_Pin, GPIO_PIN_SET);
 8002418:	2201      	movs	r2, #1
 800241a:	2101      	movs	r1, #1
 800241c:	4811      	ldr	r0, [pc, #68]	@ (8002464 <trai+0x50>)
 800241e:	f000 fe75 	bl	800310c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, ENB_Pin, GPIO_PIN_SET);
 8002422:	2201      	movs	r2, #1
 8002424:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002428:	480e      	ldr	r0, [pc, #56]	@ (8002464 <trai+0x50>)
 800242a:	f000 fe6f 	bl	800310c <HAL_GPIO_WritePin>

	pwm_set();
 800242e:	f7ff ff5b 	bl	80022e8 <pwm_set>
	// IN1=1, IN2=0 (Tri tin)
	HAL_GPIO_WritePin(GPIOB, IN1_Pin, GPIO_PIN_SET);
 8002432:	2201      	movs	r2, #1
 8002434:	2102      	movs	r1, #2
 8002436:	480b      	ldr	r0, [pc, #44]	@ (8002464 <trai+0x50>)
 8002438:	f000 fe68 	bl	800310c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, IN2_Pin, GPIO_PIN_RESET);
 800243c:	2200      	movs	r2, #0
 800243e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002442:	4808      	ldr	r0, [pc, #32]	@ (8002464 <trai+0x50>)
 8002444:	f000 fe62 	bl	800310c <HAL_GPIO_WritePin>

	// IN3=0, IN4=1 (Phi li)
	HAL_GPIO_WritePin(GPIOB, IN3_Pin, GPIO_PIN_RESET);
 8002448:	2200      	movs	r2, #0
 800244a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800244e:	4805      	ldr	r0, [pc, #20]	@ (8002464 <trai+0x50>)
 8002450:	f000 fe5c 	bl	800310c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, IN4_Pin, GPIO_PIN_SET);
 8002454:	2201      	movs	r2, #1
 8002456:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800245a:	4802      	ldr	r0, [pc, #8]	@ (8002464 <trai+0x50>)
 800245c:	f000 fe56 	bl	800310c <HAL_GPIO_WritePin>
}
 8002460:	bf00      	nop
 8002462:	bd80      	pop	{r7, pc}
 8002464:	40010c00 	.word	0x40010c00

08002468 <phai>:

void phai(void) {
 8002468:	b580      	push	{r7, lr}
 800246a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, ENA_Pin, GPIO_PIN_SET);
 800246c:	2201      	movs	r2, #1
 800246e:	2101      	movs	r1, #1
 8002470:	4811      	ldr	r0, [pc, #68]	@ (80024b8 <phai+0x50>)
 8002472:	f000 fe4b 	bl	800310c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, ENB_Pin, GPIO_PIN_SET);
 8002476:	2201      	movs	r2, #1
 8002478:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800247c:	480e      	ldr	r0, [pc, #56]	@ (80024b8 <phai+0x50>)
 800247e:	f000 fe45 	bl	800310c <HAL_GPIO_WritePin>

	pwm_set();
 8002482:	f7ff ff31 	bl	80022e8 <pwm_set>
	// IN1=0, IN2=1 (Tri li)
	HAL_GPIO_WritePin(GPIOB, IN1_Pin, GPIO_PIN_RESET);
 8002486:	2200      	movs	r2, #0
 8002488:	2102      	movs	r1, #2
 800248a:	480b      	ldr	r0, [pc, #44]	@ (80024b8 <phai+0x50>)
 800248c:	f000 fe3e 	bl	800310c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, IN2_Pin, GPIO_PIN_SET);
 8002490:	2201      	movs	r2, #1
 8002492:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002496:	4808      	ldr	r0, [pc, #32]	@ (80024b8 <phai+0x50>)
 8002498:	f000 fe38 	bl	800310c <HAL_GPIO_WritePin>

	// IN3=1, IN4=0 (Phi tin)
	HAL_GPIO_WritePin(GPIOB, IN3_Pin, GPIO_PIN_SET);
 800249c:	2201      	movs	r2, #1
 800249e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80024a2:	4805      	ldr	r0, [pc, #20]	@ (80024b8 <phai+0x50>)
 80024a4:	f000 fe32 	bl	800310c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, IN4_Pin, GPIO_PIN_RESET);
 80024a8:	2200      	movs	r2, #0
 80024aa:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80024ae:	4802      	ldr	r0, [pc, #8]	@ (80024b8 <phai+0x50>)
 80024b0:	f000 fe2c 	bl	800310c <HAL_GPIO_WritePin>
}
 80024b4:	bf00      	nop
 80024b6:	bd80      	pop	{r7, pc}
 80024b8:	40010c00 	.word	0x40010c00

080024bc <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80024bc:	b480      	push	{r7}
 80024be:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80024c0:	b672      	cpsid	i
}
 80024c2:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80024c4:	bf00      	nop
 80024c6:	e7fd      	b.n	80024c4 <Error_Handler+0x8>

080024c8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80024c8:	b480      	push	{r7}
 80024ca:	b085      	sub	sp, #20
 80024cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80024ce:	4b15      	ldr	r3, [pc, #84]	@ (8002524 <HAL_MspInit+0x5c>)
 80024d0:	699b      	ldr	r3, [r3, #24]
 80024d2:	4a14      	ldr	r2, [pc, #80]	@ (8002524 <HAL_MspInit+0x5c>)
 80024d4:	f043 0301 	orr.w	r3, r3, #1
 80024d8:	6193      	str	r3, [r2, #24]
 80024da:	4b12      	ldr	r3, [pc, #72]	@ (8002524 <HAL_MspInit+0x5c>)
 80024dc:	699b      	ldr	r3, [r3, #24]
 80024de:	f003 0301 	and.w	r3, r3, #1
 80024e2:	60bb      	str	r3, [r7, #8]
 80024e4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80024e6:	4b0f      	ldr	r3, [pc, #60]	@ (8002524 <HAL_MspInit+0x5c>)
 80024e8:	69db      	ldr	r3, [r3, #28]
 80024ea:	4a0e      	ldr	r2, [pc, #56]	@ (8002524 <HAL_MspInit+0x5c>)
 80024ec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80024f0:	61d3      	str	r3, [r2, #28]
 80024f2:	4b0c      	ldr	r3, [pc, #48]	@ (8002524 <HAL_MspInit+0x5c>)
 80024f4:	69db      	ldr	r3, [r3, #28]
 80024f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024fa:	607b      	str	r3, [r7, #4]
 80024fc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80024fe:	4b0a      	ldr	r3, [pc, #40]	@ (8002528 <HAL_MspInit+0x60>)
 8002500:	685b      	ldr	r3, [r3, #4]
 8002502:	60fb      	str	r3, [r7, #12]
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800250a:	60fb      	str	r3, [r7, #12]
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002512:	60fb      	str	r3, [r7, #12]
 8002514:	4a04      	ldr	r2, [pc, #16]	@ (8002528 <HAL_MspInit+0x60>)
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800251a:	bf00      	nop
 800251c:	3714      	adds	r7, #20
 800251e:	46bd      	mov	sp, r7
 8002520:	bc80      	pop	{r7}
 8002522:	4770      	bx	lr
 8002524:	40021000 	.word	0x40021000
 8002528:	40010000 	.word	0x40010000

0800252c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800252c:	b580      	push	{r7, lr}
 800252e:	b088      	sub	sp, #32
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002534:	f107 0310 	add.w	r3, r7, #16
 8002538:	2200      	movs	r2, #0
 800253a:	601a      	str	r2, [r3, #0]
 800253c:	605a      	str	r2, [r3, #4]
 800253e:	609a      	str	r2, [r3, #8]
 8002540:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	4a15      	ldr	r2, [pc, #84]	@ (800259c <HAL_I2C_MspInit+0x70>)
 8002548:	4293      	cmp	r3, r2
 800254a:	d123      	bne.n	8002594 <HAL_I2C_MspInit+0x68>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800254c:	4b14      	ldr	r3, [pc, #80]	@ (80025a0 <HAL_I2C_MspInit+0x74>)
 800254e:	699b      	ldr	r3, [r3, #24]
 8002550:	4a13      	ldr	r2, [pc, #76]	@ (80025a0 <HAL_I2C_MspInit+0x74>)
 8002552:	f043 0308 	orr.w	r3, r3, #8
 8002556:	6193      	str	r3, [r2, #24]
 8002558:	4b11      	ldr	r3, [pc, #68]	@ (80025a0 <HAL_I2C_MspInit+0x74>)
 800255a:	699b      	ldr	r3, [r3, #24]
 800255c:	f003 0308 	and.w	r3, r3, #8
 8002560:	60fb      	str	r3, [r7, #12]
 8002562:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002564:	23c0      	movs	r3, #192	@ 0xc0
 8002566:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002568:	2312      	movs	r3, #18
 800256a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800256c:	2303      	movs	r3, #3
 800256e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002570:	f107 0310 	add.w	r3, r7, #16
 8002574:	4619      	mov	r1, r3
 8002576:	480b      	ldr	r0, [pc, #44]	@ (80025a4 <HAL_I2C_MspInit+0x78>)
 8002578:	f000 fb88 	bl	8002c8c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800257c:	4b08      	ldr	r3, [pc, #32]	@ (80025a0 <HAL_I2C_MspInit+0x74>)
 800257e:	69db      	ldr	r3, [r3, #28]
 8002580:	4a07      	ldr	r2, [pc, #28]	@ (80025a0 <HAL_I2C_MspInit+0x74>)
 8002582:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002586:	61d3      	str	r3, [r2, #28]
 8002588:	4b05      	ldr	r3, [pc, #20]	@ (80025a0 <HAL_I2C_MspInit+0x74>)
 800258a:	69db      	ldr	r3, [r3, #28]
 800258c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002590:	60bb      	str	r3, [r7, #8]
 8002592:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002594:	bf00      	nop
 8002596:	3720      	adds	r7, #32
 8002598:	46bd      	mov	sp, r7
 800259a:	bd80      	pop	{r7, pc}
 800259c:	40005400 	.word	0x40005400
 80025a0:	40021000 	.word	0x40021000
 80025a4:	40010c00 	.word	0x40010c00

080025a8 <HAL_I2C_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b082      	sub	sp, #8
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	4a0a      	ldr	r2, [pc, #40]	@ (80025e0 <HAL_I2C_MspDeInit+0x38>)
 80025b6:	4293      	cmp	r3, r2
 80025b8:	d10d      	bne.n	80025d6 <HAL_I2C_MspDeInit+0x2e>
  {
    /* USER CODE BEGIN I2C1_MspDeInit 0 */

    /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 80025ba:	4b0a      	ldr	r3, [pc, #40]	@ (80025e4 <HAL_I2C_MspDeInit+0x3c>)
 80025bc:	69db      	ldr	r3, [r3, #28]
 80025be:	4a09      	ldr	r2, [pc, #36]	@ (80025e4 <HAL_I2C_MspDeInit+0x3c>)
 80025c0:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80025c4:	61d3      	str	r3, [r2, #28]

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 80025c6:	2140      	movs	r1, #64	@ 0x40
 80025c8:	4807      	ldr	r0, [pc, #28]	@ (80025e8 <HAL_I2C_MspDeInit+0x40>)
 80025ca:	f000 fce3 	bl	8002f94 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 80025ce:	2180      	movs	r1, #128	@ 0x80
 80025d0:	4805      	ldr	r0, [pc, #20]	@ (80025e8 <HAL_I2C_MspDeInit+0x40>)
 80025d2:	f000 fcdf 	bl	8002f94 <HAL_GPIO_DeInit>
    /* USER CODE BEGIN I2C1_MspDeInit 1 */

    /* USER CODE END I2C1_MspDeInit 1 */
  }

}
 80025d6:	bf00      	nop
 80025d8:	3708      	adds	r7, #8
 80025da:	46bd      	mov	sp, r7
 80025dc:	bd80      	pop	{r7, pc}
 80025de:	bf00      	nop
 80025e0:	40005400 	.word	0x40005400
 80025e4:	40021000 	.word	0x40021000
 80025e8:	40010c00 	.word	0x40010c00

080025ec <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b088      	sub	sp, #32
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025f4:	f107 0310 	add.w	r3, r7, #16
 80025f8:	2200      	movs	r2, #0
 80025fa:	601a      	str	r2, [r3, #0]
 80025fc:	605a      	str	r2, [r3, #4]
 80025fe:	609a      	str	r2, [r3, #8]
 8002600:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	4a1b      	ldr	r2, [pc, #108]	@ (8002674 <HAL_SPI_MspInit+0x88>)
 8002608:	4293      	cmp	r3, r2
 800260a:	d12f      	bne.n	800266c <HAL_SPI_MspInit+0x80>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800260c:	4b1a      	ldr	r3, [pc, #104]	@ (8002678 <HAL_SPI_MspInit+0x8c>)
 800260e:	699b      	ldr	r3, [r3, #24]
 8002610:	4a19      	ldr	r2, [pc, #100]	@ (8002678 <HAL_SPI_MspInit+0x8c>)
 8002612:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002616:	6193      	str	r3, [r2, #24]
 8002618:	4b17      	ldr	r3, [pc, #92]	@ (8002678 <HAL_SPI_MspInit+0x8c>)
 800261a:	699b      	ldr	r3, [r3, #24]
 800261c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002620:	60fb      	str	r3, [r7, #12]
 8002622:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002624:	4b14      	ldr	r3, [pc, #80]	@ (8002678 <HAL_SPI_MspInit+0x8c>)
 8002626:	699b      	ldr	r3, [r3, #24]
 8002628:	4a13      	ldr	r2, [pc, #76]	@ (8002678 <HAL_SPI_MspInit+0x8c>)
 800262a:	f043 0304 	orr.w	r3, r3, #4
 800262e:	6193      	str	r3, [r2, #24]
 8002630:	4b11      	ldr	r3, [pc, #68]	@ (8002678 <HAL_SPI_MspInit+0x8c>)
 8002632:	699b      	ldr	r3, [r3, #24]
 8002634:	f003 0304 	and.w	r3, r3, #4
 8002638:	60bb      	str	r3, [r7, #8]
 800263a:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 800263c:	23a0      	movs	r3, #160	@ 0xa0
 800263e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002640:	2302      	movs	r3, #2
 8002642:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002644:	2303      	movs	r3, #3
 8002646:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002648:	f107 0310 	add.w	r3, r7, #16
 800264c:	4619      	mov	r1, r3
 800264e:	480b      	ldr	r0, [pc, #44]	@ (800267c <HAL_SPI_MspInit+0x90>)
 8002650:	f000 fb1c 	bl	8002c8c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002654:	2340      	movs	r3, #64	@ 0x40
 8002656:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002658:	2300      	movs	r3, #0
 800265a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800265c:	2300      	movs	r3, #0
 800265e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002660:	f107 0310 	add.w	r3, r7, #16
 8002664:	4619      	mov	r1, r3
 8002666:	4805      	ldr	r0, [pc, #20]	@ (800267c <HAL_SPI_MspInit+0x90>)
 8002668:	f000 fb10 	bl	8002c8c <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 800266c:	bf00      	nop
 800266e:	3720      	adds	r7, #32
 8002670:	46bd      	mov	sp, r7
 8002672:	bd80      	pop	{r7, pc}
 8002674:	40013000 	.word	0x40013000
 8002678:	40021000 	.word	0x40021000
 800267c:	40010800 	.word	0x40010800

08002680 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002680:	b480      	push	{r7}
 8002682:	b085      	sub	sp, #20
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	4a09      	ldr	r2, [pc, #36]	@ (80026b4 <HAL_TIM_Base_MspInit+0x34>)
 800268e:	4293      	cmp	r3, r2
 8002690:	d10b      	bne.n	80026aa <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002692:	4b09      	ldr	r3, [pc, #36]	@ (80026b8 <HAL_TIM_Base_MspInit+0x38>)
 8002694:	699b      	ldr	r3, [r3, #24]
 8002696:	4a08      	ldr	r2, [pc, #32]	@ (80026b8 <HAL_TIM_Base_MspInit+0x38>)
 8002698:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800269c:	6193      	str	r3, [r2, #24]
 800269e:	4b06      	ldr	r3, [pc, #24]	@ (80026b8 <HAL_TIM_Base_MspInit+0x38>)
 80026a0:	699b      	ldr	r3, [r3, #24]
 80026a2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80026a6:	60fb      	str	r3, [r7, #12]
 80026a8:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 80026aa:	bf00      	nop
 80026ac:	3714      	adds	r7, #20
 80026ae:	46bd      	mov	sp, r7
 80026b0:	bc80      	pop	{r7}
 80026b2:	4770      	bx	lr
 80026b4:	40012c00 	.word	0x40012c00
 80026b8:	40021000 	.word	0x40021000

080026bc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80026bc:	b580      	push	{r7, lr}
 80026be:	b088      	sub	sp, #32
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026c4:	f107 0310 	add.w	r3, r7, #16
 80026c8:	2200      	movs	r2, #0
 80026ca:	601a      	str	r2, [r3, #0]
 80026cc:	605a      	str	r2, [r3, #4]
 80026ce:	609a      	str	r2, [r3, #8]
 80026d0:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	4a10      	ldr	r2, [pc, #64]	@ (8002718 <HAL_TIM_MspPostInit+0x5c>)
 80026d8:	4293      	cmp	r3, r2
 80026da:	d118      	bne.n	800270e <HAL_TIM_MspPostInit+0x52>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026dc:	4b0f      	ldr	r3, [pc, #60]	@ (800271c <HAL_TIM_MspPostInit+0x60>)
 80026de:	699b      	ldr	r3, [r3, #24]
 80026e0:	4a0e      	ldr	r2, [pc, #56]	@ (800271c <HAL_TIM_MspPostInit+0x60>)
 80026e2:	f043 0304 	orr.w	r3, r3, #4
 80026e6:	6193      	str	r3, [r2, #24]
 80026e8:	4b0c      	ldr	r3, [pc, #48]	@ (800271c <HAL_TIM_MspPostInit+0x60>)
 80026ea:	699b      	ldr	r3, [r3, #24]
 80026ec:	f003 0304 	and.w	r3, r3, #4
 80026f0:	60fb      	str	r3, [r7, #12]
 80026f2:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80026f4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80026f8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026fa:	2302      	movs	r3, #2
 80026fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026fe:	2302      	movs	r3, #2
 8002700:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002702:	f107 0310 	add.w	r3, r7, #16
 8002706:	4619      	mov	r1, r3
 8002708:	4805      	ldr	r0, [pc, #20]	@ (8002720 <HAL_TIM_MspPostInit+0x64>)
 800270a:	f000 fabf 	bl	8002c8c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800270e:	bf00      	nop
 8002710:	3720      	adds	r7, #32
 8002712:	46bd      	mov	sp, r7
 8002714:	bd80      	pop	{r7, pc}
 8002716:	bf00      	nop
 8002718:	40012c00 	.word	0x40012c00
 800271c:	40021000 	.word	0x40021000
 8002720:	40010800 	.word	0x40010800

08002724 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	b088      	sub	sp, #32
 8002728:	af00      	add	r7, sp, #0
 800272a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800272c:	f107 0310 	add.w	r3, r7, #16
 8002730:	2200      	movs	r2, #0
 8002732:	601a      	str	r2, [r3, #0]
 8002734:	605a      	str	r2, [r3, #4]
 8002736:	609a      	str	r2, [r3, #8]
 8002738:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	4a1c      	ldr	r2, [pc, #112]	@ (80027b0 <HAL_UART_MspInit+0x8c>)
 8002740:	4293      	cmp	r3, r2
 8002742:	d131      	bne.n	80027a8 <HAL_UART_MspInit+0x84>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002744:	4b1b      	ldr	r3, [pc, #108]	@ (80027b4 <HAL_UART_MspInit+0x90>)
 8002746:	699b      	ldr	r3, [r3, #24]
 8002748:	4a1a      	ldr	r2, [pc, #104]	@ (80027b4 <HAL_UART_MspInit+0x90>)
 800274a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800274e:	6193      	str	r3, [r2, #24]
 8002750:	4b18      	ldr	r3, [pc, #96]	@ (80027b4 <HAL_UART_MspInit+0x90>)
 8002752:	699b      	ldr	r3, [r3, #24]
 8002754:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002758:	60fb      	str	r3, [r7, #12]
 800275a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800275c:	4b15      	ldr	r3, [pc, #84]	@ (80027b4 <HAL_UART_MspInit+0x90>)
 800275e:	699b      	ldr	r3, [r3, #24]
 8002760:	4a14      	ldr	r2, [pc, #80]	@ (80027b4 <HAL_UART_MspInit+0x90>)
 8002762:	f043 0304 	orr.w	r3, r3, #4
 8002766:	6193      	str	r3, [r2, #24]
 8002768:	4b12      	ldr	r3, [pc, #72]	@ (80027b4 <HAL_UART_MspInit+0x90>)
 800276a:	699b      	ldr	r3, [r3, #24]
 800276c:	f003 0304 	and.w	r3, r3, #4
 8002770:	60bb      	str	r3, [r7, #8]
 8002772:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002774:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002778:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800277a:	2302      	movs	r3, #2
 800277c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800277e:	2303      	movs	r3, #3
 8002780:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002782:	f107 0310 	add.w	r3, r7, #16
 8002786:	4619      	mov	r1, r3
 8002788:	480b      	ldr	r0, [pc, #44]	@ (80027b8 <HAL_UART_MspInit+0x94>)
 800278a:	f000 fa7f 	bl	8002c8c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800278e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002792:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002794:	2300      	movs	r3, #0
 8002796:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002798:	2300      	movs	r3, #0
 800279a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800279c:	f107 0310 	add.w	r3, r7, #16
 80027a0:	4619      	mov	r1, r3
 80027a2:	4805      	ldr	r0, [pc, #20]	@ (80027b8 <HAL_UART_MspInit+0x94>)
 80027a4:	f000 fa72 	bl	8002c8c <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 80027a8:	bf00      	nop
 80027aa:	3720      	adds	r7, #32
 80027ac:	46bd      	mov	sp, r7
 80027ae:	bd80      	pop	{r7, pc}
 80027b0:	40013800 	.word	0x40013800
 80027b4:	40021000 	.word	0x40021000
 80027b8:	40010800 	.word	0x40010800

080027bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80027bc:	b480      	push	{r7}
 80027be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80027c0:	bf00      	nop
 80027c2:	e7fd      	b.n	80027c0 <NMI_Handler+0x4>

080027c4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80027c4:	b480      	push	{r7}
 80027c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80027c8:	bf00      	nop
 80027ca:	e7fd      	b.n	80027c8 <HardFault_Handler+0x4>

080027cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80027cc:	b480      	push	{r7}
 80027ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80027d0:	bf00      	nop
 80027d2:	e7fd      	b.n	80027d0 <MemManage_Handler+0x4>

080027d4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80027d4:	b480      	push	{r7}
 80027d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80027d8:	bf00      	nop
 80027da:	e7fd      	b.n	80027d8 <BusFault_Handler+0x4>

080027dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80027dc:	b480      	push	{r7}
 80027de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80027e0:	bf00      	nop
 80027e2:	e7fd      	b.n	80027e0 <UsageFault_Handler+0x4>

080027e4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80027e4:	b480      	push	{r7}
 80027e6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80027e8:	bf00      	nop
 80027ea:	46bd      	mov	sp, r7
 80027ec:	bc80      	pop	{r7}
 80027ee:	4770      	bx	lr

080027f0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80027f0:	b480      	push	{r7}
 80027f2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80027f4:	bf00      	nop
 80027f6:	46bd      	mov	sp, r7
 80027f8:	bc80      	pop	{r7}
 80027fa:	4770      	bx	lr

080027fc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80027fc:	b480      	push	{r7}
 80027fe:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002800:	bf00      	nop
 8002802:	46bd      	mov	sp, r7
 8002804:	bc80      	pop	{r7}
 8002806:	4770      	bx	lr

08002808 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800280c:	f000 f91a 	bl	8002a44 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002810:	bf00      	nop
 8002812:	bd80      	pop	{r7, pc}

08002814 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002814:	b480      	push	{r7}
 8002816:	af00      	add	r7, sp, #0
  return 1;
 8002818:	2301      	movs	r3, #1
}
 800281a:	4618      	mov	r0, r3
 800281c:	46bd      	mov	sp, r7
 800281e:	bc80      	pop	{r7}
 8002820:	4770      	bx	lr

08002822 <_kill>:

int _kill(int pid, int sig)
{
 8002822:	b580      	push	{r7, lr}
 8002824:	b082      	sub	sp, #8
 8002826:	af00      	add	r7, sp, #0
 8002828:	6078      	str	r0, [r7, #4]
 800282a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800282c:	f004 ff16 	bl	800765c <__errno>
 8002830:	4603      	mov	r3, r0
 8002832:	2216      	movs	r2, #22
 8002834:	601a      	str	r2, [r3, #0]
  return -1;
 8002836:	f04f 33ff 	mov.w	r3, #4294967295
}
 800283a:	4618      	mov	r0, r3
 800283c:	3708      	adds	r7, #8
 800283e:	46bd      	mov	sp, r7
 8002840:	bd80      	pop	{r7, pc}

08002842 <_exit>:

void _exit (int status)
{
 8002842:	b580      	push	{r7, lr}
 8002844:	b082      	sub	sp, #8
 8002846:	af00      	add	r7, sp, #0
 8002848:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800284a:	f04f 31ff 	mov.w	r1, #4294967295
 800284e:	6878      	ldr	r0, [r7, #4]
 8002850:	f7ff ffe7 	bl	8002822 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002854:	bf00      	nop
 8002856:	e7fd      	b.n	8002854 <_exit+0x12>

08002858 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002858:	b580      	push	{r7, lr}
 800285a:	b086      	sub	sp, #24
 800285c:	af00      	add	r7, sp, #0
 800285e:	60f8      	str	r0, [r7, #12]
 8002860:	60b9      	str	r1, [r7, #8]
 8002862:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002864:	2300      	movs	r3, #0
 8002866:	617b      	str	r3, [r7, #20]
 8002868:	e00a      	b.n	8002880 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800286a:	f3af 8000 	nop.w
 800286e:	4601      	mov	r1, r0
 8002870:	68bb      	ldr	r3, [r7, #8]
 8002872:	1c5a      	adds	r2, r3, #1
 8002874:	60ba      	str	r2, [r7, #8]
 8002876:	b2ca      	uxtb	r2, r1
 8002878:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800287a:	697b      	ldr	r3, [r7, #20]
 800287c:	3301      	adds	r3, #1
 800287e:	617b      	str	r3, [r7, #20]
 8002880:	697a      	ldr	r2, [r7, #20]
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	429a      	cmp	r2, r3
 8002886:	dbf0      	blt.n	800286a <_read+0x12>
  }

  return len;
 8002888:	687b      	ldr	r3, [r7, #4]
}
 800288a:	4618      	mov	r0, r3
 800288c:	3718      	adds	r7, #24
 800288e:	46bd      	mov	sp, r7
 8002890:	bd80      	pop	{r7, pc}

08002892 <_close>:
  }
  return len;
}

int _close(int file)
{
 8002892:	b480      	push	{r7}
 8002894:	b083      	sub	sp, #12
 8002896:	af00      	add	r7, sp, #0
 8002898:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800289a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800289e:	4618      	mov	r0, r3
 80028a0:	370c      	adds	r7, #12
 80028a2:	46bd      	mov	sp, r7
 80028a4:	bc80      	pop	{r7}
 80028a6:	4770      	bx	lr

080028a8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80028a8:	b480      	push	{r7}
 80028aa:	b083      	sub	sp, #12
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
 80028b0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80028b2:	683b      	ldr	r3, [r7, #0]
 80028b4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80028b8:	605a      	str	r2, [r3, #4]
  return 0;
 80028ba:	2300      	movs	r3, #0
}
 80028bc:	4618      	mov	r0, r3
 80028be:	370c      	adds	r7, #12
 80028c0:	46bd      	mov	sp, r7
 80028c2:	bc80      	pop	{r7}
 80028c4:	4770      	bx	lr

080028c6 <_isatty>:

int _isatty(int file)
{
 80028c6:	b480      	push	{r7}
 80028c8:	b083      	sub	sp, #12
 80028ca:	af00      	add	r7, sp, #0
 80028cc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80028ce:	2301      	movs	r3, #1
}
 80028d0:	4618      	mov	r0, r3
 80028d2:	370c      	adds	r7, #12
 80028d4:	46bd      	mov	sp, r7
 80028d6:	bc80      	pop	{r7}
 80028d8:	4770      	bx	lr

080028da <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80028da:	b480      	push	{r7}
 80028dc:	b085      	sub	sp, #20
 80028de:	af00      	add	r7, sp, #0
 80028e0:	60f8      	str	r0, [r7, #12]
 80028e2:	60b9      	str	r1, [r7, #8]
 80028e4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80028e6:	2300      	movs	r3, #0
}
 80028e8:	4618      	mov	r0, r3
 80028ea:	3714      	adds	r7, #20
 80028ec:	46bd      	mov	sp, r7
 80028ee:	bc80      	pop	{r7}
 80028f0:	4770      	bx	lr
	...

080028f4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b086      	sub	sp, #24
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80028fc:	4a14      	ldr	r2, [pc, #80]	@ (8002950 <_sbrk+0x5c>)
 80028fe:	4b15      	ldr	r3, [pc, #84]	@ (8002954 <_sbrk+0x60>)
 8002900:	1ad3      	subs	r3, r2, r3
 8002902:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002904:	697b      	ldr	r3, [r7, #20]
 8002906:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002908:	4b13      	ldr	r3, [pc, #76]	@ (8002958 <_sbrk+0x64>)
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	2b00      	cmp	r3, #0
 800290e:	d102      	bne.n	8002916 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002910:	4b11      	ldr	r3, [pc, #68]	@ (8002958 <_sbrk+0x64>)
 8002912:	4a12      	ldr	r2, [pc, #72]	@ (800295c <_sbrk+0x68>)
 8002914:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002916:	4b10      	ldr	r3, [pc, #64]	@ (8002958 <_sbrk+0x64>)
 8002918:	681a      	ldr	r2, [r3, #0]
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	4413      	add	r3, r2
 800291e:	693a      	ldr	r2, [r7, #16]
 8002920:	429a      	cmp	r2, r3
 8002922:	d207      	bcs.n	8002934 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002924:	f004 fe9a 	bl	800765c <__errno>
 8002928:	4603      	mov	r3, r0
 800292a:	220c      	movs	r2, #12
 800292c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800292e:	f04f 33ff 	mov.w	r3, #4294967295
 8002932:	e009      	b.n	8002948 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002934:	4b08      	ldr	r3, [pc, #32]	@ (8002958 <_sbrk+0x64>)
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800293a:	4b07      	ldr	r3, [pc, #28]	@ (8002958 <_sbrk+0x64>)
 800293c:	681a      	ldr	r2, [r3, #0]
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	4413      	add	r3, r2
 8002942:	4a05      	ldr	r2, [pc, #20]	@ (8002958 <_sbrk+0x64>)
 8002944:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002946:	68fb      	ldr	r3, [r7, #12]
}
 8002948:	4618      	mov	r0, r3
 800294a:	3718      	adds	r7, #24
 800294c:	46bd      	mov	sp, r7
 800294e:	bd80      	pop	{r7, pc}
 8002950:	20005000 	.word	0x20005000
 8002954:	00000400 	.word	0x00000400
 8002958:	2000038c 	.word	0x2000038c
 800295c:	200004e0 	.word	0x200004e0

08002960 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002960:	b480      	push	{r7}
 8002962:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002964:	bf00      	nop
 8002966:	46bd      	mov	sp, r7
 8002968:	bc80      	pop	{r7}
 800296a:	4770      	bx	lr

0800296c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800296c:	f7ff fff8 	bl	8002960 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002970:	480b      	ldr	r0, [pc, #44]	@ (80029a0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002972:	490c      	ldr	r1, [pc, #48]	@ (80029a4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002974:	4a0c      	ldr	r2, [pc, #48]	@ (80029a8 <LoopFillZerobss+0x16>)
  movs r3, #0
 8002976:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002978:	e002      	b.n	8002980 <LoopCopyDataInit>

0800297a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800297a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800297c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800297e:	3304      	adds	r3, #4

08002980 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002980:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002982:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002984:	d3f9      	bcc.n	800297a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002986:	4a09      	ldr	r2, [pc, #36]	@ (80029ac <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002988:	4c09      	ldr	r4, [pc, #36]	@ (80029b0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800298a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800298c:	e001      	b.n	8002992 <LoopFillZerobss>

0800298e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800298e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002990:	3204      	adds	r2, #4

08002992 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002992:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002994:	d3fb      	bcc.n	800298e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002996:	f004 fe67 	bl	8007668 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800299a:	f7ff f90d 	bl	8001bb8 <main>
  bx lr
 800299e:	4770      	bx	lr
  ldr r0, =_sdata
 80029a0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80029a4:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 80029a8:	080097d4 	.word	0x080097d4
  ldr r2, =_sbss
 80029ac:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 80029b0:	200004e0 	.word	0x200004e0

080029b4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80029b4:	e7fe      	b.n	80029b4 <ADC1_2_IRQHandler>
	...

080029b8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80029bc:	4b08      	ldr	r3, [pc, #32]	@ (80029e0 <HAL_Init+0x28>)
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	4a07      	ldr	r2, [pc, #28]	@ (80029e0 <HAL_Init+0x28>)
 80029c2:	f043 0310 	orr.w	r3, r3, #16
 80029c6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80029c8:	2003      	movs	r0, #3
 80029ca:	f000 f92b 	bl	8002c24 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80029ce:	200f      	movs	r0, #15
 80029d0:	f000 f808 	bl	80029e4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80029d4:	f7ff fd78 	bl	80024c8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80029d8:	2300      	movs	r3, #0
}
 80029da:	4618      	mov	r0, r3
 80029dc:	bd80      	pop	{r7, pc}
 80029de:	bf00      	nop
 80029e0:	40022000 	.word	0x40022000

080029e4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b082      	sub	sp, #8
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80029ec:	4b12      	ldr	r3, [pc, #72]	@ (8002a38 <HAL_InitTick+0x54>)
 80029ee:	681a      	ldr	r2, [r3, #0]
 80029f0:	4b12      	ldr	r3, [pc, #72]	@ (8002a3c <HAL_InitTick+0x58>)
 80029f2:	781b      	ldrb	r3, [r3, #0]
 80029f4:	4619      	mov	r1, r3
 80029f6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80029fa:	fbb3 f3f1 	udiv	r3, r3, r1
 80029fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a02:	4618      	mov	r0, r3
 8002a04:	f000 f935 	bl	8002c72 <HAL_SYSTICK_Config>
 8002a08:	4603      	mov	r3, r0
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d001      	beq.n	8002a12 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002a0e:	2301      	movs	r3, #1
 8002a10:	e00e      	b.n	8002a30 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	2b0f      	cmp	r3, #15
 8002a16:	d80a      	bhi.n	8002a2e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002a18:	2200      	movs	r2, #0
 8002a1a:	6879      	ldr	r1, [r7, #4]
 8002a1c:	f04f 30ff 	mov.w	r0, #4294967295
 8002a20:	f000 f90b 	bl	8002c3a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002a24:	4a06      	ldr	r2, [pc, #24]	@ (8002a40 <HAL_InitTick+0x5c>)
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	e000      	b.n	8002a30 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002a2e:	2301      	movs	r3, #1
}
 8002a30:	4618      	mov	r0, r3
 8002a32:	3708      	adds	r7, #8
 8002a34:	46bd      	mov	sp, r7
 8002a36:	bd80      	pop	{r7, pc}
 8002a38:	20000004 	.word	0x20000004
 8002a3c:	2000000c 	.word	0x2000000c
 8002a40:	20000008 	.word	0x20000008

08002a44 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002a44:	b480      	push	{r7}
 8002a46:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002a48:	4b05      	ldr	r3, [pc, #20]	@ (8002a60 <HAL_IncTick+0x1c>)
 8002a4a:	781b      	ldrb	r3, [r3, #0]
 8002a4c:	461a      	mov	r2, r3
 8002a4e:	4b05      	ldr	r3, [pc, #20]	@ (8002a64 <HAL_IncTick+0x20>)
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	4413      	add	r3, r2
 8002a54:	4a03      	ldr	r2, [pc, #12]	@ (8002a64 <HAL_IncTick+0x20>)
 8002a56:	6013      	str	r3, [r2, #0]
}
 8002a58:	bf00      	nop
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	bc80      	pop	{r7}
 8002a5e:	4770      	bx	lr
 8002a60:	2000000c 	.word	0x2000000c
 8002a64:	20000390 	.word	0x20000390

08002a68 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002a68:	b480      	push	{r7}
 8002a6a:	af00      	add	r7, sp, #0
  return uwTick;
 8002a6c:	4b02      	ldr	r3, [pc, #8]	@ (8002a78 <HAL_GetTick+0x10>)
 8002a6e:	681b      	ldr	r3, [r3, #0]
}
 8002a70:	4618      	mov	r0, r3
 8002a72:	46bd      	mov	sp, r7
 8002a74:	bc80      	pop	{r7}
 8002a76:	4770      	bx	lr
 8002a78:	20000390 	.word	0x20000390

08002a7c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b084      	sub	sp, #16
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002a84:	f7ff fff0 	bl	8002a68 <HAL_GetTick>
 8002a88:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a94:	d005      	beq.n	8002aa2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002a96:	4b0a      	ldr	r3, [pc, #40]	@ (8002ac0 <HAL_Delay+0x44>)
 8002a98:	781b      	ldrb	r3, [r3, #0]
 8002a9a:	461a      	mov	r2, r3
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	4413      	add	r3, r2
 8002aa0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002aa2:	bf00      	nop
 8002aa4:	f7ff ffe0 	bl	8002a68 <HAL_GetTick>
 8002aa8:	4602      	mov	r2, r0
 8002aaa:	68bb      	ldr	r3, [r7, #8]
 8002aac:	1ad3      	subs	r3, r2, r3
 8002aae:	68fa      	ldr	r2, [r7, #12]
 8002ab0:	429a      	cmp	r2, r3
 8002ab2:	d8f7      	bhi.n	8002aa4 <HAL_Delay+0x28>
  {
  }
}
 8002ab4:	bf00      	nop
 8002ab6:	bf00      	nop
 8002ab8:	3710      	adds	r7, #16
 8002aba:	46bd      	mov	sp, r7
 8002abc:	bd80      	pop	{r7, pc}
 8002abe:	bf00      	nop
 8002ac0:	2000000c 	.word	0x2000000c

08002ac4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ac4:	b480      	push	{r7}
 8002ac6:	b085      	sub	sp, #20
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	f003 0307 	and.w	r3, r3, #7
 8002ad2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002ad4:	4b0c      	ldr	r3, [pc, #48]	@ (8002b08 <__NVIC_SetPriorityGrouping+0x44>)
 8002ad6:	68db      	ldr	r3, [r3, #12]
 8002ad8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002ada:	68ba      	ldr	r2, [r7, #8]
 8002adc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002ae0:	4013      	ands	r3, r2
 8002ae2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ae8:	68bb      	ldr	r3, [r7, #8]
 8002aea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002aec:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002af0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002af4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002af6:	4a04      	ldr	r2, [pc, #16]	@ (8002b08 <__NVIC_SetPriorityGrouping+0x44>)
 8002af8:	68bb      	ldr	r3, [r7, #8]
 8002afa:	60d3      	str	r3, [r2, #12]
}
 8002afc:	bf00      	nop
 8002afe:	3714      	adds	r7, #20
 8002b00:	46bd      	mov	sp, r7
 8002b02:	bc80      	pop	{r7}
 8002b04:	4770      	bx	lr
 8002b06:	bf00      	nop
 8002b08:	e000ed00 	.word	0xe000ed00

08002b0c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002b0c:	b480      	push	{r7}
 8002b0e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002b10:	4b04      	ldr	r3, [pc, #16]	@ (8002b24 <__NVIC_GetPriorityGrouping+0x18>)
 8002b12:	68db      	ldr	r3, [r3, #12]
 8002b14:	0a1b      	lsrs	r3, r3, #8
 8002b16:	f003 0307 	and.w	r3, r3, #7
}
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	46bd      	mov	sp, r7
 8002b1e:	bc80      	pop	{r7}
 8002b20:	4770      	bx	lr
 8002b22:	bf00      	nop
 8002b24:	e000ed00 	.word	0xe000ed00

08002b28 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002b28:	b480      	push	{r7}
 8002b2a:	b083      	sub	sp, #12
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	4603      	mov	r3, r0
 8002b30:	6039      	str	r1, [r7, #0]
 8002b32:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b34:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	db0a      	blt.n	8002b52 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b3c:	683b      	ldr	r3, [r7, #0]
 8002b3e:	b2da      	uxtb	r2, r3
 8002b40:	490c      	ldr	r1, [pc, #48]	@ (8002b74 <__NVIC_SetPriority+0x4c>)
 8002b42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b46:	0112      	lsls	r2, r2, #4
 8002b48:	b2d2      	uxtb	r2, r2
 8002b4a:	440b      	add	r3, r1
 8002b4c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002b50:	e00a      	b.n	8002b68 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b52:	683b      	ldr	r3, [r7, #0]
 8002b54:	b2da      	uxtb	r2, r3
 8002b56:	4908      	ldr	r1, [pc, #32]	@ (8002b78 <__NVIC_SetPriority+0x50>)
 8002b58:	79fb      	ldrb	r3, [r7, #7]
 8002b5a:	f003 030f 	and.w	r3, r3, #15
 8002b5e:	3b04      	subs	r3, #4
 8002b60:	0112      	lsls	r2, r2, #4
 8002b62:	b2d2      	uxtb	r2, r2
 8002b64:	440b      	add	r3, r1
 8002b66:	761a      	strb	r2, [r3, #24]
}
 8002b68:	bf00      	nop
 8002b6a:	370c      	adds	r7, #12
 8002b6c:	46bd      	mov	sp, r7
 8002b6e:	bc80      	pop	{r7}
 8002b70:	4770      	bx	lr
 8002b72:	bf00      	nop
 8002b74:	e000e100 	.word	0xe000e100
 8002b78:	e000ed00 	.word	0xe000ed00

08002b7c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b7c:	b480      	push	{r7}
 8002b7e:	b089      	sub	sp, #36	@ 0x24
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	60f8      	str	r0, [r7, #12]
 8002b84:	60b9      	str	r1, [r7, #8]
 8002b86:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	f003 0307 	and.w	r3, r3, #7
 8002b8e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b90:	69fb      	ldr	r3, [r7, #28]
 8002b92:	f1c3 0307 	rsb	r3, r3, #7
 8002b96:	2b04      	cmp	r3, #4
 8002b98:	bf28      	it	cs
 8002b9a:	2304      	movcs	r3, #4
 8002b9c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002b9e:	69fb      	ldr	r3, [r7, #28]
 8002ba0:	3304      	adds	r3, #4
 8002ba2:	2b06      	cmp	r3, #6
 8002ba4:	d902      	bls.n	8002bac <NVIC_EncodePriority+0x30>
 8002ba6:	69fb      	ldr	r3, [r7, #28]
 8002ba8:	3b03      	subs	r3, #3
 8002baa:	e000      	b.n	8002bae <NVIC_EncodePriority+0x32>
 8002bac:	2300      	movs	r3, #0
 8002bae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bb0:	f04f 32ff 	mov.w	r2, #4294967295
 8002bb4:	69bb      	ldr	r3, [r7, #24]
 8002bb6:	fa02 f303 	lsl.w	r3, r2, r3
 8002bba:	43da      	mvns	r2, r3
 8002bbc:	68bb      	ldr	r3, [r7, #8]
 8002bbe:	401a      	ands	r2, r3
 8002bc0:	697b      	ldr	r3, [r7, #20]
 8002bc2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002bc4:	f04f 31ff 	mov.w	r1, #4294967295
 8002bc8:	697b      	ldr	r3, [r7, #20]
 8002bca:	fa01 f303 	lsl.w	r3, r1, r3
 8002bce:	43d9      	mvns	r1, r3
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bd4:	4313      	orrs	r3, r2
         );
}
 8002bd6:	4618      	mov	r0, r3
 8002bd8:	3724      	adds	r7, #36	@ 0x24
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	bc80      	pop	{r7}
 8002bde:	4770      	bx	lr

08002be0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	b082      	sub	sp, #8
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	3b01      	subs	r3, #1
 8002bec:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002bf0:	d301      	bcc.n	8002bf6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002bf2:	2301      	movs	r3, #1
 8002bf4:	e00f      	b.n	8002c16 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002bf6:	4a0a      	ldr	r2, [pc, #40]	@ (8002c20 <SysTick_Config+0x40>)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	3b01      	subs	r3, #1
 8002bfc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002bfe:	210f      	movs	r1, #15
 8002c00:	f04f 30ff 	mov.w	r0, #4294967295
 8002c04:	f7ff ff90 	bl	8002b28 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002c08:	4b05      	ldr	r3, [pc, #20]	@ (8002c20 <SysTick_Config+0x40>)
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002c0e:	4b04      	ldr	r3, [pc, #16]	@ (8002c20 <SysTick_Config+0x40>)
 8002c10:	2207      	movs	r2, #7
 8002c12:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002c14:	2300      	movs	r3, #0
}
 8002c16:	4618      	mov	r0, r3
 8002c18:	3708      	adds	r7, #8
 8002c1a:	46bd      	mov	sp, r7
 8002c1c:	bd80      	pop	{r7, pc}
 8002c1e:	bf00      	nop
 8002c20:	e000e010 	.word	0xe000e010

08002c24 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	b082      	sub	sp, #8
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002c2c:	6878      	ldr	r0, [r7, #4]
 8002c2e:	f7ff ff49 	bl	8002ac4 <__NVIC_SetPriorityGrouping>
}
 8002c32:	bf00      	nop
 8002c34:	3708      	adds	r7, #8
 8002c36:	46bd      	mov	sp, r7
 8002c38:	bd80      	pop	{r7, pc}

08002c3a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002c3a:	b580      	push	{r7, lr}
 8002c3c:	b086      	sub	sp, #24
 8002c3e:	af00      	add	r7, sp, #0
 8002c40:	4603      	mov	r3, r0
 8002c42:	60b9      	str	r1, [r7, #8]
 8002c44:	607a      	str	r2, [r7, #4]
 8002c46:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002c48:	2300      	movs	r3, #0
 8002c4a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002c4c:	f7ff ff5e 	bl	8002b0c <__NVIC_GetPriorityGrouping>
 8002c50:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002c52:	687a      	ldr	r2, [r7, #4]
 8002c54:	68b9      	ldr	r1, [r7, #8]
 8002c56:	6978      	ldr	r0, [r7, #20]
 8002c58:	f7ff ff90 	bl	8002b7c <NVIC_EncodePriority>
 8002c5c:	4602      	mov	r2, r0
 8002c5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c62:	4611      	mov	r1, r2
 8002c64:	4618      	mov	r0, r3
 8002c66:	f7ff ff5f 	bl	8002b28 <__NVIC_SetPriority>
}
 8002c6a:	bf00      	nop
 8002c6c:	3718      	adds	r7, #24
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	bd80      	pop	{r7, pc}

08002c72 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002c72:	b580      	push	{r7, lr}
 8002c74:	b082      	sub	sp, #8
 8002c76:	af00      	add	r7, sp, #0
 8002c78:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002c7a:	6878      	ldr	r0, [r7, #4]
 8002c7c:	f7ff ffb0 	bl	8002be0 <SysTick_Config>
 8002c80:	4603      	mov	r3, r0
}
 8002c82:	4618      	mov	r0, r3
 8002c84:	3708      	adds	r7, #8
 8002c86:	46bd      	mov	sp, r7
 8002c88:	bd80      	pop	{r7, pc}
	...

08002c8c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002c8c:	b480      	push	{r7}
 8002c8e:	b08b      	sub	sp, #44	@ 0x2c
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
 8002c94:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002c96:	2300      	movs	r3, #0
 8002c98:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002c9e:	e169      	b.n	8002f74 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002ca0:	2201      	movs	r2, #1
 8002ca2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ca4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ca8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002caa:	683b      	ldr	r3, [r7, #0]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	69fa      	ldr	r2, [r7, #28]
 8002cb0:	4013      	ands	r3, r2
 8002cb2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002cb4:	69ba      	ldr	r2, [r7, #24]
 8002cb6:	69fb      	ldr	r3, [r7, #28]
 8002cb8:	429a      	cmp	r2, r3
 8002cba:	f040 8158 	bne.w	8002f6e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002cbe:	683b      	ldr	r3, [r7, #0]
 8002cc0:	685b      	ldr	r3, [r3, #4]
 8002cc2:	4a9a      	ldr	r2, [pc, #616]	@ (8002f2c <HAL_GPIO_Init+0x2a0>)
 8002cc4:	4293      	cmp	r3, r2
 8002cc6:	d05e      	beq.n	8002d86 <HAL_GPIO_Init+0xfa>
 8002cc8:	4a98      	ldr	r2, [pc, #608]	@ (8002f2c <HAL_GPIO_Init+0x2a0>)
 8002cca:	4293      	cmp	r3, r2
 8002ccc:	d875      	bhi.n	8002dba <HAL_GPIO_Init+0x12e>
 8002cce:	4a98      	ldr	r2, [pc, #608]	@ (8002f30 <HAL_GPIO_Init+0x2a4>)
 8002cd0:	4293      	cmp	r3, r2
 8002cd2:	d058      	beq.n	8002d86 <HAL_GPIO_Init+0xfa>
 8002cd4:	4a96      	ldr	r2, [pc, #600]	@ (8002f30 <HAL_GPIO_Init+0x2a4>)
 8002cd6:	4293      	cmp	r3, r2
 8002cd8:	d86f      	bhi.n	8002dba <HAL_GPIO_Init+0x12e>
 8002cda:	4a96      	ldr	r2, [pc, #600]	@ (8002f34 <HAL_GPIO_Init+0x2a8>)
 8002cdc:	4293      	cmp	r3, r2
 8002cde:	d052      	beq.n	8002d86 <HAL_GPIO_Init+0xfa>
 8002ce0:	4a94      	ldr	r2, [pc, #592]	@ (8002f34 <HAL_GPIO_Init+0x2a8>)
 8002ce2:	4293      	cmp	r3, r2
 8002ce4:	d869      	bhi.n	8002dba <HAL_GPIO_Init+0x12e>
 8002ce6:	4a94      	ldr	r2, [pc, #592]	@ (8002f38 <HAL_GPIO_Init+0x2ac>)
 8002ce8:	4293      	cmp	r3, r2
 8002cea:	d04c      	beq.n	8002d86 <HAL_GPIO_Init+0xfa>
 8002cec:	4a92      	ldr	r2, [pc, #584]	@ (8002f38 <HAL_GPIO_Init+0x2ac>)
 8002cee:	4293      	cmp	r3, r2
 8002cf0:	d863      	bhi.n	8002dba <HAL_GPIO_Init+0x12e>
 8002cf2:	4a92      	ldr	r2, [pc, #584]	@ (8002f3c <HAL_GPIO_Init+0x2b0>)
 8002cf4:	4293      	cmp	r3, r2
 8002cf6:	d046      	beq.n	8002d86 <HAL_GPIO_Init+0xfa>
 8002cf8:	4a90      	ldr	r2, [pc, #576]	@ (8002f3c <HAL_GPIO_Init+0x2b0>)
 8002cfa:	4293      	cmp	r3, r2
 8002cfc:	d85d      	bhi.n	8002dba <HAL_GPIO_Init+0x12e>
 8002cfe:	2b12      	cmp	r3, #18
 8002d00:	d82a      	bhi.n	8002d58 <HAL_GPIO_Init+0xcc>
 8002d02:	2b12      	cmp	r3, #18
 8002d04:	d859      	bhi.n	8002dba <HAL_GPIO_Init+0x12e>
 8002d06:	a201      	add	r2, pc, #4	@ (adr r2, 8002d0c <HAL_GPIO_Init+0x80>)
 8002d08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d0c:	08002d87 	.word	0x08002d87
 8002d10:	08002d61 	.word	0x08002d61
 8002d14:	08002d73 	.word	0x08002d73
 8002d18:	08002db5 	.word	0x08002db5
 8002d1c:	08002dbb 	.word	0x08002dbb
 8002d20:	08002dbb 	.word	0x08002dbb
 8002d24:	08002dbb 	.word	0x08002dbb
 8002d28:	08002dbb 	.word	0x08002dbb
 8002d2c:	08002dbb 	.word	0x08002dbb
 8002d30:	08002dbb 	.word	0x08002dbb
 8002d34:	08002dbb 	.word	0x08002dbb
 8002d38:	08002dbb 	.word	0x08002dbb
 8002d3c:	08002dbb 	.word	0x08002dbb
 8002d40:	08002dbb 	.word	0x08002dbb
 8002d44:	08002dbb 	.word	0x08002dbb
 8002d48:	08002dbb 	.word	0x08002dbb
 8002d4c:	08002dbb 	.word	0x08002dbb
 8002d50:	08002d69 	.word	0x08002d69
 8002d54:	08002d7d 	.word	0x08002d7d
 8002d58:	4a79      	ldr	r2, [pc, #484]	@ (8002f40 <HAL_GPIO_Init+0x2b4>)
 8002d5a:	4293      	cmp	r3, r2
 8002d5c:	d013      	beq.n	8002d86 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002d5e:	e02c      	b.n	8002dba <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002d60:	683b      	ldr	r3, [r7, #0]
 8002d62:	68db      	ldr	r3, [r3, #12]
 8002d64:	623b      	str	r3, [r7, #32]
          break;
 8002d66:	e029      	b.n	8002dbc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002d68:	683b      	ldr	r3, [r7, #0]
 8002d6a:	68db      	ldr	r3, [r3, #12]
 8002d6c:	3304      	adds	r3, #4
 8002d6e:	623b      	str	r3, [r7, #32]
          break;
 8002d70:	e024      	b.n	8002dbc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002d72:	683b      	ldr	r3, [r7, #0]
 8002d74:	68db      	ldr	r3, [r3, #12]
 8002d76:	3308      	adds	r3, #8
 8002d78:	623b      	str	r3, [r7, #32]
          break;
 8002d7a:	e01f      	b.n	8002dbc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002d7c:	683b      	ldr	r3, [r7, #0]
 8002d7e:	68db      	ldr	r3, [r3, #12]
 8002d80:	330c      	adds	r3, #12
 8002d82:	623b      	str	r3, [r7, #32]
          break;
 8002d84:	e01a      	b.n	8002dbc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002d86:	683b      	ldr	r3, [r7, #0]
 8002d88:	689b      	ldr	r3, [r3, #8]
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d102      	bne.n	8002d94 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002d8e:	2304      	movs	r3, #4
 8002d90:	623b      	str	r3, [r7, #32]
          break;
 8002d92:	e013      	b.n	8002dbc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002d94:	683b      	ldr	r3, [r7, #0]
 8002d96:	689b      	ldr	r3, [r3, #8]
 8002d98:	2b01      	cmp	r3, #1
 8002d9a:	d105      	bne.n	8002da8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002d9c:	2308      	movs	r3, #8
 8002d9e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	69fa      	ldr	r2, [r7, #28]
 8002da4:	611a      	str	r2, [r3, #16]
          break;
 8002da6:	e009      	b.n	8002dbc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002da8:	2308      	movs	r3, #8
 8002daa:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	69fa      	ldr	r2, [r7, #28]
 8002db0:	615a      	str	r2, [r3, #20]
          break;
 8002db2:	e003      	b.n	8002dbc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002db4:	2300      	movs	r3, #0
 8002db6:	623b      	str	r3, [r7, #32]
          break;
 8002db8:	e000      	b.n	8002dbc <HAL_GPIO_Init+0x130>
          break;
 8002dba:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002dbc:	69bb      	ldr	r3, [r7, #24]
 8002dbe:	2bff      	cmp	r3, #255	@ 0xff
 8002dc0:	d801      	bhi.n	8002dc6 <HAL_GPIO_Init+0x13a>
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	e001      	b.n	8002dca <HAL_GPIO_Init+0x13e>
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	3304      	adds	r3, #4
 8002dca:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002dcc:	69bb      	ldr	r3, [r7, #24]
 8002dce:	2bff      	cmp	r3, #255	@ 0xff
 8002dd0:	d802      	bhi.n	8002dd8 <HAL_GPIO_Init+0x14c>
 8002dd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dd4:	009b      	lsls	r3, r3, #2
 8002dd6:	e002      	b.n	8002dde <HAL_GPIO_Init+0x152>
 8002dd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dda:	3b08      	subs	r3, #8
 8002ddc:	009b      	lsls	r3, r3, #2
 8002dde:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002de0:	697b      	ldr	r3, [r7, #20]
 8002de2:	681a      	ldr	r2, [r3, #0]
 8002de4:	210f      	movs	r1, #15
 8002de6:	693b      	ldr	r3, [r7, #16]
 8002de8:	fa01 f303 	lsl.w	r3, r1, r3
 8002dec:	43db      	mvns	r3, r3
 8002dee:	401a      	ands	r2, r3
 8002df0:	6a39      	ldr	r1, [r7, #32]
 8002df2:	693b      	ldr	r3, [r7, #16]
 8002df4:	fa01 f303 	lsl.w	r3, r1, r3
 8002df8:	431a      	orrs	r2, r3
 8002dfa:	697b      	ldr	r3, [r7, #20]
 8002dfc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002dfe:	683b      	ldr	r3, [r7, #0]
 8002e00:	685b      	ldr	r3, [r3, #4]
 8002e02:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	f000 80b1 	beq.w	8002f6e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002e0c:	4b4d      	ldr	r3, [pc, #308]	@ (8002f44 <HAL_GPIO_Init+0x2b8>)
 8002e0e:	699b      	ldr	r3, [r3, #24]
 8002e10:	4a4c      	ldr	r2, [pc, #304]	@ (8002f44 <HAL_GPIO_Init+0x2b8>)
 8002e12:	f043 0301 	orr.w	r3, r3, #1
 8002e16:	6193      	str	r3, [r2, #24]
 8002e18:	4b4a      	ldr	r3, [pc, #296]	@ (8002f44 <HAL_GPIO_Init+0x2b8>)
 8002e1a:	699b      	ldr	r3, [r3, #24]
 8002e1c:	f003 0301 	and.w	r3, r3, #1
 8002e20:	60bb      	str	r3, [r7, #8]
 8002e22:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002e24:	4a48      	ldr	r2, [pc, #288]	@ (8002f48 <HAL_GPIO_Init+0x2bc>)
 8002e26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e28:	089b      	lsrs	r3, r3, #2
 8002e2a:	3302      	adds	r3, #2
 8002e2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e30:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002e32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e34:	f003 0303 	and.w	r3, r3, #3
 8002e38:	009b      	lsls	r3, r3, #2
 8002e3a:	220f      	movs	r2, #15
 8002e3c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e40:	43db      	mvns	r3, r3
 8002e42:	68fa      	ldr	r2, [r7, #12]
 8002e44:	4013      	ands	r3, r2
 8002e46:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	4a40      	ldr	r2, [pc, #256]	@ (8002f4c <HAL_GPIO_Init+0x2c0>)
 8002e4c:	4293      	cmp	r3, r2
 8002e4e:	d013      	beq.n	8002e78 <HAL_GPIO_Init+0x1ec>
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	4a3f      	ldr	r2, [pc, #252]	@ (8002f50 <HAL_GPIO_Init+0x2c4>)
 8002e54:	4293      	cmp	r3, r2
 8002e56:	d00d      	beq.n	8002e74 <HAL_GPIO_Init+0x1e8>
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	4a3e      	ldr	r2, [pc, #248]	@ (8002f54 <HAL_GPIO_Init+0x2c8>)
 8002e5c:	4293      	cmp	r3, r2
 8002e5e:	d007      	beq.n	8002e70 <HAL_GPIO_Init+0x1e4>
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	4a3d      	ldr	r2, [pc, #244]	@ (8002f58 <HAL_GPIO_Init+0x2cc>)
 8002e64:	4293      	cmp	r3, r2
 8002e66:	d101      	bne.n	8002e6c <HAL_GPIO_Init+0x1e0>
 8002e68:	2303      	movs	r3, #3
 8002e6a:	e006      	b.n	8002e7a <HAL_GPIO_Init+0x1ee>
 8002e6c:	2304      	movs	r3, #4
 8002e6e:	e004      	b.n	8002e7a <HAL_GPIO_Init+0x1ee>
 8002e70:	2302      	movs	r3, #2
 8002e72:	e002      	b.n	8002e7a <HAL_GPIO_Init+0x1ee>
 8002e74:	2301      	movs	r3, #1
 8002e76:	e000      	b.n	8002e7a <HAL_GPIO_Init+0x1ee>
 8002e78:	2300      	movs	r3, #0
 8002e7a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002e7c:	f002 0203 	and.w	r2, r2, #3
 8002e80:	0092      	lsls	r2, r2, #2
 8002e82:	4093      	lsls	r3, r2
 8002e84:	68fa      	ldr	r2, [r7, #12]
 8002e86:	4313      	orrs	r3, r2
 8002e88:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002e8a:	492f      	ldr	r1, [pc, #188]	@ (8002f48 <HAL_GPIO_Init+0x2bc>)
 8002e8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e8e:	089b      	lsrs	r3, r3, #2
 8002e90:	3302      	adds	r3, #2
 8002e92:	68fa      	ldr	r2, [r7, #12]
 8002e94:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002e98:	683b      	ldr	r3, [r7, #0]
 8002e9a:	685b      	ldr	r3, [r3, #4]
 8002e9c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d006      	beq.n	8002eb2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002ea4:	4b2d      	ldr	r3, [pc, #180]	@ (8002f5c <HAL_GPIO_Init+0x2d0>)
 8002ea6:	689a      	ldr	r2, [r3, #8]
 8002ea8:	492c      	ldr	r1, [pc, #176]	@ (8002f5c <HAL_GPIO_Init+0x2d0>)
 8002eaa:	69bb      	ldr	r3, [r7, #24]
 8002eac:	4313      	orrs	r3, r2
 8002eae:	608b      	str	r3, [r1, #8]
 8002eb0:	e006      	b.n	8002ec0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002eb2:	4b2a      	ldr	r3, [pc, #168]	@ (8002f5c <HAL_GPIO_Init+0x2d0>)
 8002eb4:	689a      	ldr	r2, [r3, #8]
 8002eb6:	69bb      	ldr	r3, [r7, #24]
 8002eb8:	43db      	mvns	r3, r3
 8002eba:	4928      	ldr	r1, [pc, #160]	@ (8002f5c <HAL_GPIO_Init+0x2d0>)
 8002ebc:	4013      	ands	r3, r2
 8002ebe:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002ec0:	683b      	ldr	r3, [r7, #0]
 8002ec2:	685b      	ldr	r3, [r3, #4]
 8002ec4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d006      	beq.n	8002eda <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002ecc:	4b23      	ldr	r3, [pc, #140]	@ (8002f5c <HAL_GPIO_Init+0x2d0>)
 8002ece:	68da      	ldr	r2, [r3, #12]
 8002ed0:	4922      	ldr	r1, [pc, #136]	@ (8002f5c <HAL_GPIO_Init+0x2d0>)
 8002ed2:	69bb      	ldr	r3, [r7, #24]
 8002ed4:	4313      	orrs	r3, r2
 8002ed6:	60cb      	str	r3, [r1, #12]
 8002ed8:	e006      	b.n	8002ee8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002eda:	4b20      	ldr	r3, [pc, #128]	@ (8002f5c <HAL_GPIO_Init+0x2d0>)
 8002edc:	68da      	ldr	r2, [r3, #12]
 8002ede:	69bb      	ldr	r3, [r7, #24]
 8002ee0:	43db      	mvns	r3, r3
 8002ee2:	491e      	ldr	r1, [pc, #120]	@ (8002f5c <HAL_GPIO_Init+0x2d0>)
 8002ee4:	4013      	ands	r3, r2
 8002ee6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002ee8:	683b      	ldr	r3, [r7, #0]
 8002eea:	685b      	ldr	r3, [r3, #4]
 8002eec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d006      	beq.n	8002f02 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002ef4:	4b19      	ldr	r3, [pc, #100]	@ (8002f5c <HAL_GPIO_Init+0x2d0>)
 8002ef6:	685a      	ldr	r2, [r3, #4]
 8002ef8:	4918      	ldr	r1, [pc, #96]	@ (8002f5c <HAL_GPIO_Init+0x2d0>)
 8002efa:	69bb      	ldr	r3, [r7, #24]
 8002efc:	4313      	orrs	r3, r2
 8002efe:	604b      	str	r3, [r1, #4]
 8002f00:	e006      	b.n	8002f10 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002f02:	4b16      	ldr	r3, [pc, #88]	@ (8002f5c <HAL_GPIO_Init+0x2d0>)
 8002f04:	685a      	ldr	r2, [r3, #4]
 8002f06:	69bb      	ldr	r3, [r7, #24]
 8002f08:	43db      	mvns	r3, r3
 8002f0a:	4914      	ldr	r1, [pc, #80]	@ (8002f5c <HAL_GPIO_Init+0x2d0>)
 8002f0c:	4013      	ands	r3, r2
 8002f0e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002f10:	683b      	ldr	r3, [r7, #0]
 8002f12:	685b      	ldr	r3, [r3, #4]
 8002f14:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d021      	beq.n	8002f60 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002f1c:	4b0f      	ldr	r3, [pc, #60]	@ (8002f5c <HAL_GPIO_Init+0x2d0>)
 8002f1e:	681a      	ldr	r2, [r3, #0]
 8002f20:	490e      	ldr	r1, [pc, #56]	@ (8002f5c <HAL_GPIO_Init+0x2d0>)
 8002f22:	69bb      	ldr	r3, [r7, #24]
 8002f24:	4313      	orrs	r3, r2
 8002f26:	600b      	str	r3, [r1, #0]
 8002f28:	e021      	b.n	8002f6e <HAL_GPIO_Init+0x2e2>
 8002f2a:	bf00      	nop
 8002f2c:	10320000 	.word	0x10320000
 8002f30:	10310000 	.word	0x10310000
 8002f34:	10220000 	.word	0x10220000
 8002f38:	10210000 	.word	0x10210000
 8002f3c:	10120000 	.word	0x10120000
 8002f40:	10110000 	.word	0x10110000
 8002f44:	40021000 	.word	0x40021000
 8002f48:	40010000 	.word	0x40010000
 8002f4c:	40010800 	.word	0x40010800
 8002f50:	40010c00 	.word	0x40010c00
 8002f54:	40011000 	.word	0x40011000
 8002f58:	40011400 	.word	0x40011400
 8002f5c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002f60:	4b0b      	ldr	r3, [pc, #44]	@ (8002f90 <HAL_GPIO_Init+0x304>)
 8002f62:	681a      	ldr	r2, [r3, #0]
 8002f64:	69bb      	ldr	r3, [r7, #24]
 8002f66:	43db      	mvns	r3, r3
 8002f68:	4909      	ldr	r1, [pc, #36]	@ (8002f90 <HAL_GPIO_Init+0x304>)
 8002f6a:	4013      	ands	r3, r2
 8002f6c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002f6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f70:	3301      	adds	r3, #1
 8002f72:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002f74:	683b      	ldr	r3, [r7, #0]
 8002f76:	681a      	ldr	r2, [r3, #0]
 8002f78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f7a:	fa22 f303 	lsr.w	r3, r2, r3
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	f47f ae8e 	bne.w	8002ca0 <HAL_GPIO_Init+0x14>
  }
}
 8002f84:	bf00      	nop
 8002f86:	bf00      	nop
 8002f88:	372c      	adds	r7, #44	@ 0x2c
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	bc80      	pop	{r7}
 8002f8e:	4770      	bx	lr
 8002f90:	40010400 	.word	0x40010400

08002f94 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002f94:	b480      	push	{r7}
 8002f96:	b089      	sub	sp, #36	@ 0x24
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
 8002f9c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002f9e:	2300      	movs	r3, #0
 8002fa0:	61fb      	str	r3, [r7, #28]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0u)
 8002fa2:	e09a      	b.n	80030da <HAL_GPIO_DeInit+0x146>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8002fa4:	2201      	movs	r2, #1
 8002fa6:	69fb      	ldr	r3, [r7, #28]
 8002fa8:	fa02 f303 	lsl.w	r3, r2, r3
 8002fac:	683a      	ldr	r2, [r7, #0]
 8002fae:	4013      	ands	r3, r2
 8002fb0:	61bb      	str	r3, [r7, #24]

    if (iocurrent)
 8002fb2:	69bb      	ldr	r3, [r7, #24]
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	f000 808d 	beq.w	80030d4 <HAL_GPIO_DeInit+0x140>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = AFIO->EXTICR[position >> 2u];
 8002fba:	4a4e      	ldr	r2, [pc, #312]	@ (80030f4 <HAL_GPIO_DeInit+0x160>)
 8002fbc:	69fb      	ldr	r3, [r7, #28]
 8002fbe:	089b      	lsrs	r3, r3, #2
 8002fc0:	3302      	adds	r3, #2
 8002fc2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002fc6:	617b      	str	r3, [r7, #20]
      tmp &= 0x0FuL << (4u * (position & 0x03u));
 8002fc8:	69fb      	ldr	r3, [r7, #28]
 8002fca:	f003 0303 	and.w	r3, r3, #3
 8002fce:	009b      	lsls	r3, r3, #2
 8002fd0:	220f      	movs	r2, #15
 8002fd2:	fa02 f303 	lsl.w	r3, r2, r3
 8002fd6:	697a      	ldr	r2, [r7, #20]
 8002fd8:	4013      	ands	r3, r2
 8002fda:	617b      	str	r3, [r7, #20]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	4a46      	ldr	r2, [pc, #280]	@ (80030f8 <HAL_GPIO_DeInit+0x164>)
 8002fe0:	4293      	cmp	r3, r2
 8002fe2:	d013      	beq.n	800300c <HAL_GPIO_DeInit+0x78>
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	4a45      	ldr	r2, [pc, #276]	@ (80030fc <HAL_GPIO_DeInit+0x168>)
 8002fe8:	4293      	cmp	r3, r2
 8002fea:	d00d      	beq.n	8003008 <HAL_GPIO_DeInit+0x74>
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	4a44      	ldr	r2, [pc, #272]	@ (8003100 <HAL_GPIO_DeInit+0x16c>)
 8002ff0:	4293      	cmp	r3, r2
 8002ff2:	d007      	beq.n	8003004 <HAL_GPIO_DeInit+0x70>
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	4a43      	ldr	r2, [pc, #268]	@ (8003104 <HAL_GPIO_DeInit+0x170>)
 8002ff8:	4293      	cmp	r3, r2
 8002ffa:	d101      	bne.n	8003000 <HAL_GPIO_DeInit+0x6c>
 8002ffc:	2303      	movs	r3, #3
 8002ffe:	e006      	b.n	800300e <HAL_GPIO_DeInit+0x7a>
 8003000:	2304      	movs	r3, #4
 8003002:	e004      	b.n	800300e <HAL_GPIO_DeInit+0x7a>
 8003004:	2302      	movs	r3, #2
 8003006:	e002      	b.n	800300e <HAL_GPIO_DeInit+0x7a>
 8003008:	2301      	movs	r3, #1
 800300a:	e000      	b.n	800300e <HAL_GPIO_DeInit+0x7a>
 800300c:	2300      	movs	r3, #0
 800300e:	69fa      	ldr	r2, [r7, #28]
 8003010:	f002 0203 	and.w	r2, r2, #3
 8003014:	0092      	lsls	r2, r2, #2
 8003016:	4093      	lsls	r3, r2
 8003018:	697a      	ldr	r2, [r7, #20]
 800301a:	429a      	cmp	r2, r3
 800301c:	d132      	bne.n	8003084 <HAL_GPIO_DeInit+0xf0>
      {
        /* Clear EXTI line configuration */
        CLEAR_BIT(EXTI->IMR, (uint32_t)iocurrent);
 800301e:	4b3a      	ldr	r3, [pc, #232]	@ (8003108 <HAL_GPIO_DeInit+0x174>)
 8003020:	681a      	ldr	r2, [r3, #0]
 8003022:	69bb      	ldr	r3, [r7, #24]
 8003024:	43db      	mvns	r3, r3
 8003026:	4938      	ldr	r1, [pc, #224]	@ (8003108 <HAL_GPIO_DeInit+0x174>)
 8003028:	4013      	ands	r3, r2
 800302a:	600b      	str	r3, [r1, #0]
        CLEAR_BIT(EXTI->EMR, (uint32_t)iocurrent);
 800302c:	4b36      	ldr	r3, [pc, #216]	@ (8003108 <HAL_GPIO_DeInit+0x174>)
 800302e:	685a      	ldr	r2, [r3, #4]
 8003030:	69bb      	ldr	r3, [r7, #24]
 8003032:	43db      	mvns	r3, r3
 8003034:	4934      	ldr	r1, [pc, #208]	@ (8003108 <HAL_GPIO_DeInit+0x174>)
 8003036:	4013      	ands	r3, r2
 8003038:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        CLEAR_BIT(EXTI->FTSR, (uint32_t)iocurrent);
 800303a:	4b33      	ldr	r3, [pc, #204]	@ (8003108 <HAL_GPIO_DeInit+0x174>)
 800303c:	68da      	ldr	r2, [r3, #12]
 800303e:	69bb      	ldr	r3, [r7, #24]
 8003040:	43db      	mvns	r3, r3
 8003042:	4931      	ldr	r1, [pc, #196]	@ (8003108 <HAL_GPIO_DeInit+0x174>)
 8003044:	4013      	ands	r3, r2
 8003046:	60cb      	str	r3, [r1, #12]
        CLEAR_BIT(EXTI->RTSR, (uint32_t)iocurrent);
 8003048:	4b2f      	ldr	r3, [pc, #188]	@ (8003108 <HAL_GPIO_DeInit+0x174>)
 800304a:	689a      	ldr	r2, [r3, #8]
 800304c:	69bb      	ldr	r3, [r7, #24]
 800304e:	43db      	mvns	r3, r3
 8003050:	492d      	ldr	r1, [pc, #180]	@ (8003108 <HAL_GPIO_DeInit+0x174>)
 8003052:	4013      	ands	r3, r2
 8003054:	608b      	str	r3, [r1, #8]
        
        tmp = 0x0FuL << (4u * (position & 0x03u));
 8003056:	69fb      	ldr	r3, [r7, #28]
 8003058:	f003 0303 	and.w	r3, r3, #3
 800305c:	009b      	lsls	r3, r3, #2
 800305e:	220f      	movs	r2, #15
 8003060:	fa02 f303 	lsl.w	r3, r2, r3
 8003064:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(AFIO->EXTICR[position >> 2u], tmp);
 8003066:	4a23      	ldr	r2, [pc, #140]	@ (80030f4 <HAL_GPIO_DeInit+0x160>)
 8003068:	69fb      	ldr	r3, [r7, #28]
 800306a:	089b      	lsrs	r3, r3, #2
 800306c:	3302      	adds	r3, #2
 800306e:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8003072:	697b      	ldr	r3, [r7, #20]
 8003074:	43da      	mvns	r2, r3
 8003076:	481f      	ldr	r0, [pc, #124]	@ (80030f4 <HAL_GPIO_DeInit+0x160>)
 8003078:	69fb      	ldr	r3, [r7, #28]
 800307a:	089b      	lsrs	r3, r3, #2
 800307c:	400a      	ands	r2, r1
 800307e:	3302      	adds	r3, #2
 8003080:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register */
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003084:	69bb      	ldr	r3, [r7, #24]
 8003086:	2bff      	cmp	r3, #255	@ 0xff
 8003088:	d801      	bhi.n	800308e <HAL_GPIO_DeInit+0xfa>
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	e001      	b.n	8003092 <HAL_GPIO_DeInit+0xfe>
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	3304      	adds	r3, #4
 8003092:	613b      	str	r3, [r7, #16]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003094:	69bb      	ldr	r3, [r7, #24]
 8003096:	2bff      	cmp	r3, #255	@ 0xff
 8003098:	d802      	bhi.n	80030a0 <HAL_GPIO_DeInit+0x10c>
 800309a:	69fb      	ldr	r3, [r7, #28]
 800309c:	009b      	lsls	r3, r3, #2
 800309e:	e002      	b.n	80030a6 <HAL_GPIO_DeInit+0x112>
 80030a0:	69fb      	ldr	r3, [r7, #28]
 80030a2:	3b08      	subs	r3, #8
 80030a4:	009b      	lsls	r3, r3, #2
 80030a6:	60fb      	str	r3, [r7, #12]

      /* CRL/CRH default value is floating input(0x04) shifted to correct position */
      MODIFY_REG(*configregister, ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), GPIO_CRL_CNF0_0 << registeroffset);
 80030a8:	693b      	ldr	r3, [r7, #16]
 80030aa:	681a      	ldr	r2, [r3, #0]
 80030ac:	210f      	movs	r1, #15
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	fa01 f303 	lsl.w	r3, r1, r3
 80030b4:	43db      	mvns	r3, r3
 80030b6:	401a      	ands	r2, r3
 80030b8:	2104      	movs	r1, #4
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	fa01 f303 	lsl.w	r3, r1, r3
 80030c0:	431a      	orrs	r2, r3
 80030c2:	693b      	ldr	r3, [r7, #16]
 80030c4:	601a      	str	r2, [r3, #0]

      /* ODR default value is 0 */
      CLEAR_BIT(GPIOx->ODR, iocurrent);
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	68da      	ldr	r2, [r3, #12]
 80030ca:	69bb      	ldr	r3, [r7, #24]
 80030cc:	43db      	mvns	r3, r3
 80030ce:	401a      	ands	r2, r3
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	60da      	str	r2, [r3, #12]
    }

    position++;
 80030d4:	69fb      	ldr	r3, [r7, #28]
 80030d6:	3301      	adds	r3, #1
 80030d8:	61fb      	str	r3, [r7, #28]
  while ((GPIO_Pin >> position) != 0u)
 80030da:	683a      	ldr	r2, [r7, #0]
 80030dc:	69fb      	ldr	r3, [r7, #28]
 80030de:	fa22 f303 	lsr.w	r3, r2, r3
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	f47f af5e 	bne.w	8002fa4 <HAL_GPIO_DeInit+0x10>
  }
}
 80030e8:	bf00      	nop
 80030ea:	bf00      	nop
 80030ec:	3724      	adds	r7, #36	@ 0x24
 80030ee:	46bd      	mov	sp, r7
 80030f0:	bc80      	pop	{r7}
 80030f2:	4770      	bx	lr
 80030f4:	40010000 	.word	0x40010000
 80030f8:	40010800 	.word	0x40010800
 80030fc:	40010c00 	.word	0x40010c00
 8003100:	40011000 	.word	0x40011000
 8003104:	40011400 	.word	0x40011400
 8003108:	40010400 	.word	0x40010400

0800310c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800310c:	b480      	push	{r7}
 800310e:	b083      	sub	sp, #12
 8003110:	af00      	add	r7, sp, #0
 8003112:	6078      	str	r0, [r7, #4]
 8003114:	460b      	mov	r3, r1
 8003116:	807b      	strh	r3, [r7, #2]
 8003118:	4613      	mov	r3, r2
 800311a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800311c:	787b      	ldrb	r3, [r7, #1]
 800311e:	2b00      	cmp	r3, #0
 8003120:	d003      	beq.n	800312a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003122:	887a      	ldrh	r2, [r7, #2]
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003128:	e003      	b.n	8003132 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800312a:	887b      	ldrh	r3, [r7, #2]
 800312c:	041a      	lsls	r2, r3, #16
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	611a      	str	r2, [r3, #16]
}
 8003132:	bf00      	nop
 8003134:	370c      	adds	r7, #12
 8003136:	46bd      	mov	sp, r7
 8003138:	bc80      	pop	{r7}
 800313a:	4770      	bx	lr

0800313c <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800313c:	b480      	push	{r7}
 800313e:	b085      	sub	sp, #20
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
 8003144:	460b      	mov	r3, r1
 8003146:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	68db      	ldr	r3, [r3, #12]
 800314c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800314e:	887a      	ldrh	r2, [r7, #2]
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	4013      	ands	r3, r2
 8003154:	041a      	lsls	r2, r3, #16
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	43d9      	mvns	r1, r3
 800315a:	887b      	ldrh	r3, [r7, #2]
 800315c:	400b      	ands	r3, r1
 800315e:	431a      	orrs	r2, r3
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	611a      	str	r2, [r3, #16]
}
 8003164:	bf00      	nop
 8003166:	3714      	adds	r7, #20
 8003168:	46bd      	mov	sp, r7
 800316a:	bc80      	pop	{r7}
 800316c:	4770      	bx	lr
	...

08003170 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003170:	b580      	push	{r7, lr}
 8003172:	b084      	sub	sp, #16
 8003174:	af00      	add	r7, sp, #0
 8003176:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	2b00      	cmp	r3, #0
 800317c:	d101      	bne.n	8003182 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800317e:	2301      	movs	r3, #1
 8003180:	e12b      	b.n	80033da <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003188:	b2db      	uxtb	r3, r3
 800318a:	2b00      	cmp	r3, #0
 800318c:	d106      	bne.n	800319c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	2200      	movs	r2, #0
 8003192:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003196:	6878      	ldr	r0, [r7, #4]
 8003198:	f7ff f9c8 	bl	800252c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	2224      	movs	r2, #36	@ 0x24
 80031a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	681a      	ldr	r2, [r3, #0]
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f022 0201 	bic.w	r2, r2, #1
 80031b2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	681a      	ldr	r2, [r3, #0]
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80031c2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	681a      	ldr	r2, [r3, #0]
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80031d2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80031d4:	f001 fd5a 	bl	8004c8c <HAL_RCC_GetPCLK1Freq>
 80031d8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	685b      	ldr	r3, [r3, #4]
 80031de:	4a81      	ldr	r2, [pc, #516]	@ (80033e4 <HAL_I2C_Init+0x274>)
 80031e0:	4293      	cmp	r3, r2
 80031e2:	d807      	bhi.n	80031f4 <HAL_I2C_Init+0x84>
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	4a80      	ldr	r2, [pc, #512]	@ (80033e8 <HAL_I2C_Init+0x278>)
 80031e8:	4293      	cmp	r3, r2
 80031ea:	bf94      	ite	ls
 80031ec:	2301      	movls	r3, #1
 80031ee:	2300      	movhi	r3, #0
 80031f0:	b2db      	uxtb	r3, r3
 80031f2:	e006      	b.n	8003202 <HAL_I2C_Init+0x92>
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	4a7d      	ldr	r2, [pc, #500]	@ (80033ec <HAL_I2C_Init+0x27c>)
 80031f8:	4293      	cmp	r3, r2
 80031fa:	bf94      	ite	ls
 80031fc:	2301      	movls	r3, #1
 80031fe:	2300      	movhi	r3, #0
 8003200:	b2db      	uxtb	r3, r3
 8003202:	2b00      	cmp	r3, #0
 8003204:	d001      	beq.n	800320a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003206:	2301      	movs	r3, #1
 8003208:	e0e7      	b.n	80033da <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	4a78      	ldr	r2, [pc, #480]	@ (80033f0 <HAL_I2C_Init+0x280>)
 800320e:	fba2 2303 	umull	r2, r3, r2, r3
 8003212:	0c9b      	lsrs	r3, r3, #18
 8003214:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	685b      	ldr	r3, [r3, #4]
 800321c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	68ba      	ldr	r2, [r7, #8]
 8003226:	430a      	orrs	r2, r1
 8003228:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	6a1b      	ldr	r3, [r3, #32]
 8003230:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	685b      	ldr	r3, [r3, #4]
 8003238:	4a6a      	ldr	r2, [pc, #424]	@ (80033e4 <HAL_I2C_Init+0x274>)
 800323a:	4293      	cmp	r3, r2
 800323c:	d802      	bhi.n	8003244 <HAL_I2C_Init+0xd4>
 800323e:	68bb      	ldr	r3, [r7, #8]
 8003240:	3301      	adds	r3, #1
 8003242:	e009      	b.n	8003258 <HAL_I2C_Init+0xe8>
 8003244:	68bb      	ldr	r3, [r7, #8]
 8003246:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800324a:	fb02 f303 	mul.w	r3, r2, r3
 800324e:	4a69      	ldr	r2, [pc, #420]	@ (80033f4 <HAL_I2C_Init+0x284>)
 8003250:	fba2 2303 	umull	r2, r3, r2, r3
 8003254:	099b      	lsrs	r3, r3, #6
 8003256:	3301      	adds	r3, #1
 8003258:	687a      	ldr	r2, [r7, #4]
 800325a:	6812      	ldr	r2, [r2, #0]
 800325c:	430b      	orrs	r3, r1
 800325e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	69db      	ldr	r3, [r3, #28]
 8003266:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800326a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	685b      	ldr	r3, [r3, #4]
 8003272:	495c      	ldr	r1, [pc, #368]	@ (80033e4 <HAL_I2C_Init+0x274>)
 8003274:	428b      	cmp	r3, r1
 8003276:	d819      	bhi.n	80032ac <HAL_I2C_Init+0x13c>
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	1e59      	subs	r1, r3, #1
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	685b      	ldr	r3, [r3, #4]
 8003280:	005b      	lsls	r3, r3, #1
 8003282:	fbb1 f3f3 	udiv	r3, r1, r3
 8003286:	1c59      	adds	r1, r3, #1
 8003288:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800328c:	400b      	ands	r3, r1
 800328e:	2b00      	cmp	r3, #0
 8003290:	d00a      	beq.n	80032a8 <HAL_I2C_Init+0x138>
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	1e59      	subs	r1, r3, #1
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	685b      	ldr	r3, [r3, #4]
 800329a:	005b      	lsls	r3, r3, #1
 800329c:	fbb1 f3f3 	udiv	r3, r1, r3
 80032a0:	3301      	adds	r3, #1
 80032a2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80032a6:	e051      	b.n	800334c <HAL_I2C_Init+0x1dc>
 80032a8:	2304      	movs	r3, #4
 80032aa:	e04f      	b.n	800334c <HAL_I2C_Init+0x1dc>
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	689b      	ldr	r3, [r3, #8]
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d111      	bne.n	80032d8 <HAL_I2C_Init+0x168>
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	1e58      	subs	r0, r3, #1
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	6859      	ldr	r1, [r3, #4]
 80032bc:	460b      	mov	r3, r1
 80032be:	005b      	lsls	r3, r3, #1
 80032c0:	440b      	add	r3, r1
 80032c2:	fbb0 f3f3 	udiv	r3, r0, r3
 80032c6:	3301      	adds	r3, #1
 80032c8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	bf0c      	ite	eq
 80032d0:	2301      	moveq	r3, #1
 80032d2:	2300      	movne	r3, #0
 80032d4:	b2db      	uxtb	r3, r3
 80032d6:	e012      	b.n	80032fe <HAL_I2C_Init+0x18e>
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	1e58      	subs	r0, r3, #1
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	6859      	ldr	r1, [r3, #4]
 80032e0:	460b      	mov	r3, r1
 80032e2:	009b      	lsls	r3, r3, #2
 80032e4:	440b      	add	r3, r1
 80032e6:	0099      	lsls	r1, r3, #2
 80032e8:	440b      	add	r3, r1
 80032ea:	fbb0 f3f3 	udiv	r3, r0, r3
 80032ee:	3301      	adds	r3, #1
 80032f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	bf0c      	ite	eq
 80032f8:	2301      	moveq	r3, #1
 80032fa:	2300      	movne	r3, #0
 80032fc:	b2db      	uxtb	r3, r3
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d001      	beq.n	8003306 <HAL_I2C_Init+0x196>
 8003302:	2301      	movs	r3, #1
 8003304:	e022      	b.n	800334c <HAL_I2C_Init+0x1dc>
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	689b      	ldr	r3, [r3, #8]
 800330a:	2b00      	cmp	r3, #0
 800330c:	d10e      	bne.n	800332c <HAL_I2C_Init+0x1bc>
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	1e58      	subs	r0, r3, #1
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	6859      	ldr	r1, [r3, #4]
 8003316:	460b      	mov	r3, r1
 8003318:	005b      	lsls	r3, r3, #1
 800331a:	440b      	add	r3, r1
 800331c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003320:	3301      	adds	r3, #1
 8003322:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003326:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800332a:	e00f      	b.n	800334c <HAL_I2C_Init+0x1dc>
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	1e58      	subs	r0, r3, #1
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	6859      	ldr	r1, [r3, #4]
 8003334:	460b      	mov	r3, r1
 8003336:	009b      	lsls	r3, r3, #2
 8003338:	440b      	add	r3, r1
 800333a:	0099      	lsls	r1, r3, #2
 800333c:	440b      	add	r3, r1
 800333e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003342:	3301      	adds	r3, #1
 8003344:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003348:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800334c:	6879      	ldr	r1, [r7, #4]
 800334e:	6809      	ldr	r1, [r1, #0]
 8003350:	4313      	orrs	r3, r2
 8003352:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	69da      	ldr	r2, [r3, #28]
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	6a1b      	ldr	r3, [r3, #32]
 8003366:	431a      	orrs	r2, r3
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	430a      	orrs	r2, r1
 800336e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	689b      	ldr	r3, [r3, #8]
 8003376:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800337a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800337e:	687a      	ldr	r2, [r7, #4]
 8003380:	6911      	ldr	r1, [r2, #16]
 8003382:	687a      	ldr	r2, [r7, #4]
 8003384:	68d2      	ldr	r2, [r2, #12]
 8003386:	4311      	orrs	r1, r2
 8003388:	687a      	ldr	r2, [r7, #4]
 800338a:	6812      	ldr	r2, [r2, #0]
 800338c:	430b      	orrs	r3, r1
 800338e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	68db      	ldr	r3, [r3, #12]
 8003396:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	695a      	ldr	r2, [r3, #20]
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	699b      	ldr	r3, [r3, #24]
 80033a2:	431a      	orrs	r2, r3
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	430a      	orrs	r2, r1
 80033aa:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	681a      	ldr	r2, [r3, #0]
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f042 0201 	orr.w	r2, r2, #1
 80033ba:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	2200      	movs	r2, #0
 80033c0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	2220      	movs	r2, #32
 80033c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	2200      	movs	r2, #0
 80033ce:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	2200      	movs	r2, #0
 80033d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80033d8:	2300      	movs	r3, #0
}
 80033da:	4618      	mov	r0, r3
 80033dc:	3710      	adds	r7, #16
 80033de:	46bd      	mov	sp, r7
 80033e0:	bd80      	pop	{r7, pc}
 80033e2:	bf00      	nop
 80033e4:	000186a0 	.word	0x000186a0
 80033e8:	001e847f 	.word	0x001e847f
 80033ec:	003d08ff 	.word	0x003d08ff
 80033f0:	431bde83 	.word	0x431bde83
 80033f4:	10624dd3 	.word	0x10624dd3

080033f8 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 80033f8:	b580      	push	{r7, lr}
 80033fa:	b082      	sub	sp, #8
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	2b00      	cmp	r3, #0
 8003404:	d101      	bne.n	800340a <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8003406:	2301      	movs	r3, #1
 8003408:	e021      	b.n	800344e <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	2224      	movs	r2, #36	@ 0x24
 800340e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	681a      	ldr	r2, [r3, #0]
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f022 0201 	bic.w	r2, r2, #1
 8003420:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8003422:	6878      	ldr	r0, [r7, #4]
 8003424:	f7ff f8c0 	bl	80025a8 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	2200      	movs	r2, #0
 800342c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	2200      	movs	r2, #0
 8003432:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	2200      	movs	r2, #0
 800343a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	2200      	movs	r2, #0
 8003440:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	2200      	movs	r2, #0
 8003448:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800344c:	2300      	movs	r3, #0
}
 800344e:	4618      	mov	r0, r3
 8003450:	3708      	adds	r7, #8
 8003452:	46bd      	mov	sp, r7
 8003454:	bd80      	pop	{r7, pc}
	...

08003458 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003458:	b580      	push	{r7, lr}
 800345a:	b088      	sub	sp, #32
 800345c:	af02      	add	r7, sp, #8
 800345e:	60f8      	str	r0, [r7, #12]
 8003460:	4608      	mov	r0, r1
 8003462:	4611      	mov	r1, r2
 8003464:	461a      	mov	r2, r3
 8003466:	4603      	mov	r3, r0
 8003468:	817b      	strh	r3, [r7, #10]
 800346a:	460b      	mov	r3, r1
 800346c:	813b      	strh	r3, [r7, #8]
 800346e:	4613      	mov	r3, r2
 8003470:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003472:	f7ff faf9 	bl	8002a68 <HAL_GetTick>
 8003476:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800347e:	b2db      	uxtb	r3, r3
 8003480:	2b20      	cmp	r3, #32
 8003482:	f040 80d9 	bne.w	8003638 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003486:	697b      	ldr	r3, [r7, #20]
 8003488:	9300      	str	r3, [sp, #0]
 800348a:	2319      	movs	r3, #25
 800348c:	2201      	movs	r2, #1
 800348e:	496d      	ldr	r1, [pc, #436]	@ (8003644 <HAL_I2C_Mem_Write+0x1ec>)
 8003490:	68f8      	ldr	r0, [r7, #12]
 8003492:	f000 fdfb 	bl	800408c <I2C_WaitOnFlagUntilTimeout>
 8003496:	4603      	mov	r3, r0
 8003498:	2b00      	cmp	r3, #0
 800349a:	d001      	beq.n	80034a0 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 800349c:	2302      	movs	r3, #2
 800349e:	e0cc      	b.n	800363a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80034a6:	2b01      	cmp	r3, #1
 80034a8:	d101      	bne.n	80034ae <HAL_I2C_Mem_Write+0x56>
 80034aa:	2302      	movs	r3, #2
 80034ac:	e0c5      	b.n	800363a <HAL_I2C_Mem_Write+0x1e2>
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	2201      	movs	r2, #1
 80034b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f003 0301 	and.w	r3, r3, #1
 80034c0:	2b01      	cmp	r3, #1
 80034c2:	d007      	beq.n	80034d4 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	681a      	ldr	r2, [r3, #0]
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f042 0201 	orr.w	r2, r2, #1
 80034d2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	681a      	ldr	r2, [r3, #0]
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80034e2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	2221      	movs	r2, #33	@ 0x21
 80034e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	2240      	movs	r2, #64	@ 0x40
 80034f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	2200      	movs	r2, #0
 80034f8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	6a3a      	ldr	r2, [r7, #32]
 80034fe:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003504:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800350a:	b29a      	uxth	r2, r3
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	4a4d      	ldr	r2, [pc, #308]	@ (8003648 <HAL_I2C_Mem_Write+0x1f0>)
 8003514:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003516:	88f8      	ldrh	r0, [r7, #6]
 8003518:	893a      	ldrh	r2, [r7, #8]
 800351a:	8979      	ldrh	r1, [r7, #10]
 800351c:	697b      	ldr	r3, [r7, #20]
 800351e:	9301      	str	r3, [sp, #4]
 8003520:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003522:	9300      	str	r3, [sp, #0]
 8003524:	4603      	mov	r3, r0
 8003526:	68f8      	ldr	r0, [r7, #12]
 8003528:	f000 fc32 	bl	8003d90 <I2C_RequestMemoryWrite>
 800352c:	4603      	mov	r3, r0
 800352e:	2b00      	cmp	r3, #0
 8003530:	d052      	beq.n	80035d8 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003532:	2301      	movs	r3, #1
 8003534:	e081      	b.n	800363a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003536:	697a      	ldr	r2, [r7, #20]
 8003538:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800353a:	68f8      	ldr	r0, [r7, #12]
 800353c:	f000 fec0 	bl	80042c0 <I2C_WaitOnTXEFlagUntilTimeout>
 8003540:	4603      	mov	r3, r0
 8003542:	2b00      	cmp	r3, #0
 8003544:	d00d      	beq.n	8003562 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800354a:	2b04      	cmp	r3, #4
 800354c:	d107      	bne.n	800355e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	681a      	ldr	r2, [r3, #0]
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800355c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800355e:	2301      	movs	r3, #1
 8003560:	e06b      	b.n	800363a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003566:	781a      	ldrb	r2, [r3, #0]
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003572:	1c5a      	adds	r2, r3, #1
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800357c:	3b01      	subs	r3, #1
 800357e:	b29a      	uxth	r2, r3
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003588:	b29b      	uxth	r3, r3
 800358a:	3b01      	subs	r3, #1
 800358c:	b29a      	uxth	r2, r3
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	695b      	ldr	r3, [r3, #20]
 8003598:	f003 0304 	and.w	r3, r3, #4
 800359c:	2b04      	cmp	r3, #4
 800359e:	d11b      	bne.n	80035d8 <HAL_I2C_Mem_Write+0x180>
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d017      	beq.n	80035d8 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035ac:	781a      	ldrb	r2, [r3, #0]
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035b8:	1c5a      	adds	r2, r3, #1
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035c2:	3b01      	subs	r3, #1
 80035c4:	b29a      	uxth	r2, r3
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035ce:	b29b      	uxth	r3, r3
 80035d0:	3b01      	subs	r3, #1
 80035d2:	b29a      	uxth	r2, r3
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d1aa      	bne.n	8003536 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80035e0:	697a      	ldr	r2, [r7, #20]
 80035e2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80035e4:	68f8      	ldr	r0, [r7, #12]
 80035e6:	f000 feb3 	bl	8004350 <I2C_WaitOnBTFFlagUntilTimeout>
 80035ea:	4603      	mov	r3, r0
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d00d      	beq.n	800360c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035f4:	2b04      	cmp	r3, #4
 80035f6:	d107      	bne.n	8003608 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	681a      	ldr	r2, [r3, #0]
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003606:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003608:	2301      	movs	r3, #1
 800360a:	e016      	b.n	800363a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	681a      	ldr	r2, [r3, #0]
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800361a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	2220      	movs	r2, #32
 8003620:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	2200      	movs	r2, #0
 8003628:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	2200      	movs	r2, #0
 8003630:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003634:	2300      	movs	r3, #0
 8003636:	e000      	b.n	800363a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003638:	2302      	movs	r3, #2
  }
}
 800363a:	4618      	mov	r0, r3
 800363c:	3718      	adds	r7, #24
 800363e:	46bd      	mov	sp, r7
 8003640:	bd80      	pop	{r7, pc}
 8003642:	bf00      	nop
 8003644:	00100002 	.word	0x00100002
 8003648:	ffff0000 	.word	0xffff0000

0800364c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800364c:	b580      	push	{r7, lr}
 800364e:	b08c      	sub	sp, #48	@ 0x30
 8003650:	af02      	add	r7, sp, #8
 8003652:	60f8      	str	r0, [r7, #12]
 8003654:	4608      	mov	r0, r1
 8003656:	4611      	mov	r1, r2
 8003658:	461a      	mov	r2, r3
 800365a:	4603      	mov	r3, r0
 800365c:	817b      	strh	r3, [r7, #10]
 800365e:	460b      	mov	r3, r1
 8003660:	813b      	strh	r3, [r7, #8]
 8003662:	4613      	mov	r3, r2
 8003664:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8003666:	2300      	movs	r3, #0
 8003668:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800366a:	f7ff f9fd 	bl	8002a68 <HAL_GetTick>
 800366e:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003676:	b2db      	uxtb	r3, r3
 8003678:	2b20      	cmp	r3, #32
 800367a:	f040 8250 	bne.w	8003b1e <HAL_I2C_Mem_Read+0x4d2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800367e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003680:	9300      	str	r3, [sp, #0]
 8003682:	2319      	movs	r3, #25
 8003684:	2201      	movs	r2, #1
 8003686:	4982      	ldr	r1, [pc, #520]	@ (8003890 <HAL_I2C_Mem_Read+0x244>)
 8003688:	68f8      	ldr	r0, [r7, #12]
 800368a:	f000 fcff 	bl	800408c <I2C_WaitOnFlagUntilTimeout>
 800368e:	4603      	mov	r3, r0
 8003690:	2b00      	cmp	r3, #0
 8003692:	d001      	beq.n	8003698 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8003694:	2302      	movs	r3, #2
 8003696:	e243      	b.n	8003b20 <HAL_I2C_Mem_Read+0x4d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800369e:	2b01      	cmp	r3, #1
 80036a0:	d101      	bne.n	80036a6 <HAL_I2C_Mem_Read+0x5a>
 80036a2:	2302      	movs	r3, #2
 80036a4:	e23c      	b.n	8003b20 <HAL_I2C_Mem_Read+0x4d4>
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	2201      	movs	r2, #1
 80036aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f003 0301 	and.w	r3, r3, #1
 80036b8:	2b01      	cmp	r3, #1
 80036ba:	d007      	beq.n	80036cc <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	681a      	ldr	r2, [r3, #0]
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f042 0201 	orr.w	r2, r2, #1
 80036ca:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	681a      	ldr	r2, [r3, #0]
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80036da:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	2222      	movs	r2, #34	@ 0x22
 80036e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	2240      	movs	r2, #64	@ 0x40
 80036e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	2200      	movs	r2, #0
 80036f0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80036f6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80036fc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003702:	b29a      	uxth	r2, r3
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	4a62      	ldr	r2, [pc, #392]	@ (8003894 <HAL_I2C_Mem_Read+0x248>)
 800370c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800370e:	88f8      	ldrh	r0, [r7, #6]
 8003710:	893a      	ldrh	r2, [r7, #8]
 8003712:	8979      	ldrh	r1, [r7, #10]
 8003714:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003716:	9301      	str	r3, [sp, #4]
 8003718:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800371a:	9300      	str	r3, [sp, #0]
 800371c:	4603      	mov	r3, r0
 800371e:	68f8      	ldr	r0, [r7, #12]
 8003720:	f000 fbcc 	bl	8003ebc <I2C_RequestMemoryRead>
 8003724:	4603      	mov	r3, r0
 8003726:	2b00      	cmp	r3, #0
 8003728:	d001      	beq.n	800372e <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 800372a:	2301      	movs	r3, #1
 800372c:	e1f8      	b.n	8003b20 <HAL_I2C_Mem_Read+0x4d4>
    }

    if (hi2c->XferSize == 0U)
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003732:	2b00      	cmp	r3, #0
 8003734:	d113      	bne.n	800375e <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003736:	2300      	movs	r3, #0
 8003738:	61fb      	str	r3, [r7, #28]
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	695b      	ldr	r3, [r3, #20]
 8003740:	61fb      	str	r3, [r7, #28]
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	699b      	ldr	r3, [r3, #24]
 8003748:	61fb      	str	r3, [r7, #28]
 800374a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	681a      	ldr	r2, [r3, #0]
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800375a:	601a      	str	r2, [r3, #0]
 800375c:	e1cc      	b.n	8003af8 <HAL_I2C_Mem_Read+0x4ac>
    }
    else if (hi2c->XferSize == 1U)
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003762:	2b01      	cmp	r3, #1
 8003764:	d11e      	bne.n	80037a4 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	681a      	ldr	r2, [r3, #0]
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003774:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003776:	b672      	cpsid	i
}
 8003778:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800377a:	2300      	movs	r3, #0
 800377c:	61bb      	str	r3, [r7, #24]
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	695b      	ldr	r3, [r3, #20]
 8003784:	61bb      	str	r3, [r7, #24]
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	699b      	ldr	r3, [r3, #24]
 800378c:	61bb      	str	r3, [r7, #24]
 800378e:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	681a      	ldr	r2, [r3, #0]
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800379e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80037a0:	b662      	cpsie	i
}
 80037a2:	e035      	b.n	8003810 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037a8:	2b02      	cmp	r3, #2
 80037aa:	d11e      	bne.n	80037ea <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	681a      	ldr	r2, [r3, #0]
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80037ba:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80037bc:	b672      	cpsid	i
}
 80037be:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80037c0:	2300      	movs	r3, #0
 80037c2:	617b      	str	r3, [r7, #20]
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	695b      	ldr	r3, [r3, #20]
 80037ca:	617b      	str	r3, [r7, #20]
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	699b      	ldr	r3, [r3, #24]
 80037d2:	617b      	str	r3, [r7, #20]
 80037d4:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	681a      	ldr	r2, [r3, #0]
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80037e4:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80037e6:	b662      	cpsie	i
}
 80037e8:	e012      	b.n	8003810 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	681a      	ldr	r2, [r3, #0]
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80037f8:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80037fa:	2300      	movs	r3, #0
 80037fc:	613b      	str	r3, [r7, #16]
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	695b      	ldr	r3, [r3, #20]
 8003804:	613b      	str	r3, [r7, #16]
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	699b      	ldr	r3, [r3, #24]
 800380c:	613b      	str	r3, [r7, #16]
 800380e:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8003810:	e172      	b.n	8003af8 <HAL_I2C_Mem_Read+0x4ac>
    {
      if (hi2c->XferSize <= 3U)
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003816:	2b03      	cmp	r3, #3
 8003818:	f200 811f 	bhi.w	8003a5a <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003820:	2b01      	cmp	r3, #1
 8003822:	d123      	bne.n	800386c <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003824:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003826:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003828:	68f8      	ldr	r0, [r7, #12]
 800382a:	f000 fdd9 	bl	80043e0 <I2C_WaitOnRXNEFlagUntilTimeout>
 800382e:	4603      	mov	r3, r0
 8003830:	2b00      	cmp	r3, #0
 8003832:	d001      	beq.n	8003838 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8003834:	2301      	movs	r3, #1
 8003836:	e173      	b.n	8003b20 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	691a      	ldr	r2, [r3, #16]
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003842:	b2d2      	uxtb	r2, r2
 8003844:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800384a:	1c5a      	adds	r2, r3, #1
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003854:	3b01      	subs	r3, #1
 8003856:	b29a      	uxth	r2, r3
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003860:	b29b      	uxth	r3, r3
 8003862:	3b01      	subs	r3, #1
 8003864:	b29a      	uxth	r2, r3
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800386a:	e145      	b.n	8003af8 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003870:	2b02      	cmp	r3, #2
 8003872:	d152      	bne.n	800391a <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003874:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003876:	9300      	str	r3, [sp, #0]
 8003878:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800387a:	2200      	movs	r2, #0
 800387c:	4906      	ldr	r1, [pc, #24]	@ (8003898 <HAL_I2C_Mem_Read+0x24c>)
 800387e:	68f8      	ldr	r0, [r7, #12]
 8003880:	f000 fc04 	bl	800408c <I2C_WaitOnFlagUntilTimeout>
 8003884:	4603      	mov	r3, r0
 8003886:	2b00      	cmp	r3, #0
 8003888:	d008      	beq.n	800389c <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 800388a:	2301      	movs	r3, #1
 800388c:	e148      	b.n	8003b20 <HAL_I2C_Mem_Read+0x4d4>
 800388e:	bf00      	nop
 8003890:	00100002 	.word	0x00100002
 8003894:	ffff0000 	.word	0xffff0000
 8003898:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 800389c:	b672      	cpsid	i
}
 800389e:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	681a      	ldr	r2, [r3, #0]
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80038ae:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	691a      	ldr	r2, [r3, #16]
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038ba:	b2d2      	uxtb	r2, r2
 80038bc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038c2:	1c5a      	adds	r2, r3, #1
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038cc:	3b01      	subs	r3, #1
 80038ce:	b29a      	uxth	r2, r3
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038d8:	b29b      	uxth	r3, r3
 80038da:	3b01      	subs	r3, #1
 80038dc:	b29a      	uxth	r2, r3
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80038e2:	b662      	cpsie	i
}
 80038e4:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	691a      	ldr	r2, [r3, #16]
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038f0:	b2d2      	uxtb	r2, r2
 80038f2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038f8:	1c5a      	adds	r2, r3, #1
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003902:	3b01      	subs	r3, #1
 8003904:	b29a      	uxth	r2, r3
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800390e:	b29b      	uxth	r3, r3
 8003910:	3b01      	subs	r3, #1
 8003912:	b29a      	uxth	r2, r3
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003918:	e0ee      	b.n	8003af8 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800391a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800391c:	9300      	str	r3, [sp, #0]
 800391e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003920:	2200      	movs	r2, #0
 8003922:	4981      	ldr	r1, [pc, #516]	@ (8003b28 <HAL_I2C_Mem_Read+0x4dc>)
 8003924:	68f8      	ldr	r0, [r7, #12]
 8003926:	f000 fbb1 	bl	800408c <I2C_WaitOnFlagUntilTimeout>
 800392a:	4603      	mov	r3, r0
 800392c:	2b00      	cmp	r3, #0
 800392e:	d001      	beq.n	8003934 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8003930:	2301      	movs	r3, #1
 8003932:	e0f5      	b.n	8003b20 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	681a      	ldr	r2, [r3, #0]
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003942:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003944:	b672      	cpsid	i
}
 8003946:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	691a      	ldr	r2, [r3, #16]
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003952:	b2d2      	uxtb	r2, r2
 8003954:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800395a:	1c5a      	adds	r2, r3, #1
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003964:	3b01      	subs	r3, #1
 8003966:	b29a      	uxth	r2, r3
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003970:	b29b      	uxth	r3, r3
 8003972:	3b01      	subs	r3, #1
 8003974:	b29a      	uxth	r2, r3
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800397a:	4b6c      	ldr	r3, [pc, #432]	@ (8003b2c <HAL_I2C_Mem_Read+0x4e0>)
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	08db      	lsrs	r3, r3, #3
 8003980:	4a6b      	ldr	r2, [pc, #428]	@ (8003b30 <HAL_I2C_Mem_Read+0x4e4>)
 8003982:	fba2 2303 	umull	r2, r3, r2, r3
 8003986:	0a1a      	lsrs	r2, r3, #8
 8003988:	4613      	mov	r3, r2
 800398a:	009b      	lsls	r3, r3, #2
 800398c:	4413      	add	r3, r2
 800398e:	00da      	lsls	r2, r3, #3
 8003990:	1ad3      	subs	r3, r2, r3
 8003992:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8003994:	6a3b      	ldr	r3, [r7, #32]
 8003996:	3b01      	subs	r3, #1
 8003998:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 800399a:	6a3b      	ldr	r3, [r7, #32]
 800399c:	2b00      	cmp	r3, #0
 800399e:	d118      	bne.n	80039d2 <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	2200      	movs	r2, #0
 80039a4:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	2220      	movs	r2, #32
 80039aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	2200      	movs	r2, #0
 80039b2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039ba:	f043 0220 	orr.w	r2, r3, #32
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 80039c2:	b662      	cpsie	i
}
 80039c4:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	2200      	movs	r2, #0
 80039ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 80039ce:	2301      	movs	r3, #1
 80039d0:	e0a6      	b.n	8003b20 <HAL_I2C_Mem_Read+0x4d4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	695b      	ldr	r3, [r3, #20]
 80039d8:	f003 0304 	and.w	r3, r3, #4
 80039dc:	2b04      	cmp	r3, #4
 80039de:	d1d9      	bne.n	8003994 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	681a      	ldr	r2, [r3, #0]
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80039ee:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	691a      	ldr	r2, [r3, #16]
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039fa:	b2d2      	uxtb	r2, r2
 80039fc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a02:	1c5a      	adds	r2, r3, #1
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a0c:	3b01      	subs	r3, #1
 8003a0e:	b29a      	uxth	r2, r3
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a18:	b29b      	uxth	r3, r3
 8003a1a:	3b01      	subs	r3, #1
 8003a1c:	b29a      	uxth	r2, r3
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8003a22:	b662      	cpsie	i
}
 8003a24:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	691a      	ldr	r2, [r3, #16]
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a30:	b2d2      	uxtb	r2, r2
 8003a32:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a38:	1c5a      	adds	r2, r3, #1
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a42:	3b01      	subs	r3, #1
 8003a44:	b29a      	uxth	r2, r3
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a4e:	b29b      	uxth	r3, r3
 8003a50:	3b01      	subs	r3, #1
 8003a52:	b29a      	uxth	r2, r3
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003a58:	e04e      	b.n	8003af8 <HAL_I2C_Mem_Read+0x4ac>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003a5a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a5c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003a5e:	68f8      	ldr	r0, [r7, #12]
 8003a60:	f000 fcbe 	bl	80043e0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003a64:	4603      	mov	r3, r0
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d001      	beq.n	8003a6e <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 8003a6a:	2301      	movs	r3, #1
 8003a6c:	e058      	b.n	8003b20 <HAL_I2C_Mem_Read+0x4d4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	691a      	ldr	r2, [r3, #16]
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a78:	b2d2      	uxtb	r2, r2
 8003a7a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a80:	1c5a      	adds	r2, r3, #1
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a8a:	3b01      	subs	r3, #1
 8003a8c:	b29a      	uxth	r2, r3
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a96:	b29b      	uxth	r3, r3
 8003a98:	3b01      	subs	r3, #1
 8003a9a:	b29a      	uxth	r2, r3
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	695b      	ldr	r3, [r3, #20]
 8003aa6:	f003 0304 	and.w	r3, r3, #4
 8003aaa:	2b04      	cmp	r3, #4
 8003aac:	d124      	bne.n	8003af8 <HAL_I2C_Mem_Read+0x4ac>
        {
          if (hi2c->XferSize == 3U)
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ab2:	2b03      	cmp	r3, #3
 8003ab4:	d107      	bne.n	8003ac6 <HAL_I2C_Mem_Read+0x47a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	681a      	ldr	r2, [r3, #0]
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003ac4:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	691a      	ldr	r2, [r3, #16]
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ad0:	b2d2      	uxtb	r2, r2
 8003ad2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ad8:	1c5a      	adds	r2, r3, #1
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ae2:	3b01      	subs	r3, #1
 8003ae4:	b29a      	uxth	r2, r3
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003aee:	b29b      	uxth	r3, r3
 8003af0:	3b01      	subs	r3, #1
 8003af2:	b29a      	uxth	r2, r3
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	f47f ae88 	bne.w	8003812 <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	2220      	movs	r2, #32
 8003b06:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	2200      	movs	r2, #0
 8003b0e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	2200      	movs	r2, #0
 8003b16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003b1a:	2300      	movs	r3, #0
 8003b1c:	e000      	b.n	8003b20 <HAL_I2C_Mem_Read+0x4d4>
  }
  else
  {
    return HAL_BUSY;
 8003b1e:	2302      	movs	r3, #2
  }
}
 8003b20:	4618      	mov	r0, r3
 8003b22:	3728      	adds	r7, #40	@ 0x28
 8003b24:	46bd      	mov	sp, r7
 8003b26:	bd80      	pop	{r7, pc}
 8003b28:	00010004 	.word	0x00010004
 8003b2c:	20000004 	.word	0x20000004
 8003b30:	14f8b589 	.word	0x14f8b589

08003b34 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8003b34:	b580      	push	{r7, lr}
 8003b36:	b08a      	sub	sp, #40	@ 0x28
 8003b38:	af02      	add	r7, sp, #8
 8003b3a:	60f8      	str	r0, [r7, #12]
 8003b3c:	607a      	str	r2, [r7, #4]
 8003b3e:	603b      	str	r3, [r7, #0]
 8003b40:	460b      	mov	r3, r1
 8003b42:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8003b44:	f7fe ff90 	bl	8002a68 <HAL_GetTick>
 8003b48:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8003b4a:	2300      	movs	r3, #0
 8003b4c:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003b54:	b2db      	uxtb	r3, r3
 8003b56:	2b20      	cmp	r3, #32
 8003b58:	f040 8111 	bne.w	8003d7e <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003b5c:	69fb      	ldr	r3, [r7, #28]
 8003b5e:	9300      	str	r3, [sp, #0]
 8003b60:	2319      	movs	r3, #25
 8003b62:	2201      	movs	r2, #1
 8003b64:	4988      	ldr	r1, [pc, #544]	@ (8003d88 <HAL_I2C_IsDeviceReady+0x254>)
 8003b66:	68f8      	ldr	r0, [r7, #12]
 8003b68:	f000 fa90 	bl	800408c <I2C_WaitOnFlagUntilTimeout>
 8003b6c:	4603      	mov	r3, r0
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d001      	beq.n	8003b76 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8003b72:	2302      	movs	r3, #2
 8003b74:	e104      	b.n	8003d80 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003b7c:	2b01      	cmp	r3, #1
 8003b7e:	d101      	bne.n	8003b84 <HAL_I2C_IsDeviceReady+0x50>
 8003b80:	2302      	movs	r3, #2
 8003b82:	e0fd      	b.n	8003d80 <HAL_I2C_IsDeviceReady+0x24c>
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	2201      	movs	r2, #1
 8003b88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f003 0301 	and.w	r3, r3, #1
 8003b96:	2b01      	cmp	r3, #1
 8003b98:	d007      	beq.n	8003baa <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	681a      	ldr	r2, [r3, #0]
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	f042 0201 	orr.w	r2, r2, #1
 8003ba8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	681a      	ldr	r2, [r3, #0]
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003bb8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	2224      	movs	r2, #36	@ 0x24
 8003bbe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	2200      	movs	r2, #0
 8003bc6:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	4a70      	ldr	r2, [pc, #448]	@ (8003d8c <HAL_I2C_IsDeviceReady+0x258>)
 8003bcc:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	681a      	ldr	r2, [r3, #0]
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003bdc:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8003bde:	69fb      	ldr	r3, [r7, #28]
 8003be0:	9300      	str	r3, [sp, #0]
 8003be2:	683b      	ldr	r3, [r7, #0]
 8003be4:	2200      	movs	r2, #0
 8003be6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003bea:	68f8      	ldr	r0, [r7, #12]
 8003bec:	f000 fa4e 	bl	800408c <I2C_WaitOnFlagUntilTimeout>
 8003bf0:	4603      	mov	r3, r0
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d00d      	beq.n	8003c12 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c00:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003c04:	d103      	bne.n	8003c0e <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003c0c:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8003c0e:	2303      	movs	r3, #3
 8003c10:	e0b6      	b.n	8003d80 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003c12:	897b      	ldrh	r3, [r7, #10]
 8003c14:	b2db      	uxtb	r3, r3
 8003c16:	461a      	mov	r2, r3
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003c20:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8003c22:	f7fe ff21 	bl	8002a68 <HAL_GetTick>
 8003c26:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	695b      	ldr	r3, [r3, #20]
 8003c2e:	f003 0302 	and.w	r3, r3, #2
 8003c32:	2b02      	cmp	r3, #2
 8003c34:	bf0c      	ite	eq
 8003c36:	2301      	moveq	r3, #1
 8003c38:	2300      	movne	r3, #0
 8003c3a:	b2db      	uxtb	r3, r3
 8003c3c:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	695b      	ldr	r3, [r3, #20]
 8003c44:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c48:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c4c:	bf0c      	ite	eq
 8003c4e:	2301      	moveq	r3, #1
 8003c50:	2300      	movne	r3, #0
 8003c52:	b2db      	uxtb	r3, r3
 8003c54:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003c56:	e025      	b.n	8003ca4 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003c58:	f7fe ff06 	bl	8002a68 <HAL_GetTick>
 8003c5c:	4602      	mov	r2, r0
 8003c5e:	69fb      	ldr	r3, [r7, #28]
 8003c60:	1ad3      	subs	r3, r2, r3
 8003c62:	683a      	ldr	r2, [r7, #0]
 8003c64:	429a      	cmp	r2, r3
 8003c66:	d302      	bcc.n	8003c6e <HAL_I2C_IsDeviceReady+0x13a>
 8003c68:	683b      	ldr	r3, [r7, #0]
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d103      	bne.n	8003c76 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	22a0      	movs	r2, #160	@ 0xa0
 8003c72:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	695b      	ldr	r3, [r3, #20]
 8003c7c:	f003 0302 	and.w	r3, r3, #2
 8003c80:	2b02      	cmp	r3, #2
 8003c82:	bf0c      	ite	eq
 8003c84:	2301      	moveq	r3, #1
 8003c86:	2300      	movne	r3, #0
 8003c88:	b2db      	uxtb	r3, r3
 8003c8a:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	695b      	ldr	r3, [r3, #20]
 8003c92:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c96:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c9a:	bf0c      	ite	eq
 8003c9c:	2301      	moveq	r3, #1
 8003c9e:	2300      	movne	r3, #0
 8003ca0:	b2db      	uxtb	r3, r3
 8003ca2:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003caa:	b2db      	uxtb	r3, r3
 8003cac:	2ba0      	cmp	r3, #160	@ 0xa0
 8003cae:	d005      	beq.n	8003cbc <HAL_I2C_IsDeviceReady+0x188>
 8003cb0:	7dfb      	ldrb	r3, [r7, #23]
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d102      	bne.n	8003cbc <HAL_I2C_IsDeviceReady+0x188>
 8003cb6:	7dbb      	ldrb	r3, [r7, #22]
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d0cd      	beq.n	8003c58 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	2220      	movs	r2, #32
 8003cc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	695b      	ldr	r3, [r3, #20]
 8003cca:	f003 0302 	and.w	r3, r3, #2
 8003cce:	2b02      	cmp	r3, #2
 8003cd0:	d129      	bne.n	8003d26 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	681a      	ldr	r2, [r3, #0]
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003ce0:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ce2:	2300      	movs	r3, #0
 8003ce4:	613b      	str	r3, [r7, #16]
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	695b      	ldr	r3, [r3, #20]
 8003cec:	613b      	str	r3, [r7, #16]
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	699b      	ldr	r3, [r3, #24]
 8003cf4:	613b      	str	r3, [r7, #16]
 8003cf6:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003cf8:	69fb      	ldr	r3, [r7, #28]
 8003cfa:	9300      	str	r3, [sp, #0]
 8003cfc:	2319      	movs	r3, #25
 8003cfe:	2201      	movs	r2, #1
 8003d00:	4921      	ldr	r1, [pc, #132]	@ (8003d88 <HAL_I2C_IsDeviceReady+0x254>)
 8003d02:	68f8      	ldr	r0, [r7, #12]
 8003d04:	f000 f9c2 	bl	800408c <I2C_WaitOnFlagUntilTimeout>
 8003d08:	4603      	mov	r3, r0
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d001      	beq.n	8003d12 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8003d0e:	2301      	movs	r3, #1
 8003d10:	e036      	b.n	8003d80 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	2220      	movs	r2, #32
 8003d16:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	2200      	movs	r2, #0
 8003d1e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8003d22:	2300      	movs	r3, #0
 8003d24:	e02c      	b.n	8003d80 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	681a      	ldr	r2, [r3, #0]
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d34:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003d3e:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003d40:	69fb      	ldr	r3, [r7, #28]
 8003d42:	9300      	str	r3, [sp, #0]
 8003d44:	2319      	movs	r3, #25
 8003d46:	2201      	movs	r2, #1
 8003d48:	490f      	ldr	r1, [pc, #60]	@ (8003d88 <HAL_I2C_IsDeviceReady+0x254>)
 8003d4a:	68f8      	ldr	r0, [r7, #12]
 8003d4c:	f000 f99e 	bl	800408c <I2C_WaitOnFlagUntilTimeout>
 8003d50:	4603      	mov	r3, r0
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d001      	beq.n	8003d5a <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8003d56:	2301      	movs	r3, #1
 8003d58:	e012      	b.n	8003d80 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8003d5a:	69bb      	ldr	r3, [r7, #24]
 8003d5c:	3301      	adds	r3, #1
 8003d5e:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8003d60:	69ba      	ldr	r2, [r7, #24]
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	429a      	cmp	r2, r3
 8003d66:	f4ff af32 	bcc.w	8003bce <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	2220      	movs	r2, #32
 8003d6e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	2200      	movs	r2, #0
 8003d76:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003d7a:	2301      	movs	r3, #1
 8003d7c:	e000      	b.n	8003d80 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8003d7e:	2302      	movs	r3, #2
  }
}
 8003d80:	4618      	mov	r0, r3
 8003d82:	3720      	adds	r7, #32
 8003d84:	46bd      	mov	sp, r7
 8003d86:	bd80      	pop	{r7, pc}
 8003d88:	00100002 	.word	0x00100002
 8003d8c:	ffff0000 	.word	0xffff0000

08003d90 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003d90:	b580      	push	{r7, lr}
 8003d92:	b088      	sub	sp, #32
 8003d94:	af02      	add	r7, sp, #8
 8003d96:	60f8      	str	r0, [r7, #12]
 8003d98:	4608      	mov	r0, r1
 8003d9a:	4611      	mov	r1, r2
 8003d9c:	461a      	mov	r2, r3
 8003d9e:	4603      	mov	r3, r0
 8003da0:	817b      	strh	r3, [r7, #10]
 8003da2:	460b      	mov	r3, r1
 8003da4:	813b      	strh	r3, [r7, #8]
 8003da6:	4613      	mov	r3, r2
 8003da8:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	681a      	ldr	r2, [r3, #0]
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003db8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003dba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dbc:	9300      	str	r3, [sp, #0]
 8003dbe:	6a3b      	ldr	r3, [r7, #32]
 8003dc0:	2200      	movs	r2, #0
 8003dc2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003dc6:	68f8      	ldr	r0, [r7, #12]
 8003dc8:	f000 f960 	bl	800408c <I2C_WaitOnFlagUntilTimeout>
 8003dcc:	4603      	mov	r3, r0
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d00d      	beq.n	8003dee <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ddc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003de0:	d103      	bne.n	8003dea <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003de8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003dea:	2303      	movs	r3, #3
 8003dec:	e05f      	b.n	8003eae <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003dee:	897b      	ldrh	r3, [r7, #10]
 8003df0:	b2db      	uxtb	r3, r3
 8003df2:	461a      	mov	r2, r3
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003dfc:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003dfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e00:	6a3a      	ldr	r2, [r7, #32]
 8003e02:	492d      	ldr	r1, [pc, #180]	@ (8003eb8 <I2C_RequestMemoryWrite+0x128>)
 8003e04:	68f8      	ldr	r0, [r7, #12]
 8003e06:	f000 f9bb 	bl	8004180 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003e0a:	4603      	mov	r3, r0
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d001      	beq.n	8003e14 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003e10:	2301      	movs	r3, #1
 8003e12:	e04c      	b.n	8003eae <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e14:	2300      	movs	r3, #0
 8003e16:	617b      	str	r3, [r7, #20]
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	695b      	ldr	r3, [r3, #20]
 8003e1e:	617b      	str	r3, [r7, #20]
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	699b      	ldr	r3, [r3, #24]
 8003e26:	617b      	str	r3, [r7, #20]
 8003e28:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003e2a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e2c:	6a39      	ldr	r1, [r7, #32]
 8003e2e:	68f8      	ldr	r0, [r7, #12]
 8003e30:	f000 fa46 	bl	80042c0 <I2C_WaitOnTXEFlagUntilTimeout>
 8003e34:	4603      	mov	r3, r0
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d00d      	beq.n	8003e56 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e3e:	2b04      	cmp	r3, #4
 8003e40:	d107      	bne.n	8003e52 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	681a      	ldr	r2, [r3, #0]
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003e50:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003e52:	2301      	movs	r3, #1
 8003e54:	e02b      	b.n	8003eae <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003e56:	88fb      	ldrh	r3, [r7, #6]
 8003e58:	2b01      	cmp	r3, #1
 8003e5a:	d105      	bne.n	8003e68 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003e5c:	893b      	ldrh	r3, [r7, #8]
 8003e5e:	b2da      	uxtb	r2, r3
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	611a      	str	r2, [r3, #16]
 8003e66:	e021      	b.n	8003eac <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003e68:	893b      	ldrh	r3, [r7, #8]
 8003e6a:	0a1b      	lsrs	r3, r3, #8
 8003e6c:	b29b      	uxth	r3, r3
 8003e6e:	b2da      	uxtb	r2, r3
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003e76:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e78:	6a39      	ldr	r1, [r7, #32]
 8003e7a:	68f8      	ldr	r0, [r7, #12]
 8003e7c:	f000 fa20 	bl	80042c0 <I2C_WaitOnTXEFlagUntilTimeout>
 8003e80:	4603      	mov	r3, r0
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d00d      	beq.n	8003ea2 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e8a:	2b04      	cmp	r3, #4
 8003e8c:	d107      	bne.n	8003e9e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	681a      	ldr	r2, [r3, #0]
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003e9c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003e9e:	2301      	movs	r3, #1
 8003ea0:	e005      	b.n	8003eae <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003ea2:	893b      	ldrh	r3, [r7, #8]
 8003ea4:	b2da      	uxtb	r2, r3
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003eac:	2300      	movs	r3, #0
}
 8003eae:	4618      	mov	r0, r3
 8003eb0:	3718      	adds	r7, #24
 8003eb2:	46bd      	mov	sp, r7
 8003eb4:	bd80      	pop	{r7, pc}
 8003eb6:	bf00      	nop
 8003eb8:	00010002 	.word	0x00010002

08003ebc <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	b088      	sub	sp, #32
 8003ec0:	af02      	add	r7, sp, #8
 8003ec2:	60f8      	str	r0, [r7, #12]
 8003ec4:	4608      	mov	r0, r1
 8003ec6:	4611      	mov	r1, r2
 8003ec8:	461a      	mov	r2, r3
 8003eca:	4603      	mov	r3, r0
 8003ecc:	817b      	strh	r3, [r7, #10]
 8003ece:	460b      	mov	r3, r1
 8003ed0:	813b      	strh	r3, [r7, #8]
 8003ed2:	4613      	mov	r3, r2
 8003ed4:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	681a      	ldr	r2, [r3, #0]
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003ee4:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	681a      	ldr	r2, [r3, #0]
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003ef4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003ef6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ef8:	9300      	str	r3, [sp, #0]
 8003efa:	6a3b      	ldr	r3, [r7, #32]
 8003efc:	2200      	movs	r2, #0
 8003efe:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003f02:	68f8      	ldr	r0, [r7, #12]
 8003f04:	f000 f8c2 	bl	800408c <I2C_WaitOnFlagUntilTimeout>
 8003f08:	4603      	mov	r3, r0
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d00d      	beq.n	8003f2a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f18:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003f1c:	d103      	bne.n	8003f26 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003f24:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003f26:	2303      	movs	r3, #3
 8003f28:	e0aa      	b.n	8004080 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003f2a:	897b      	ldrh	r3, [r7, #10]
 8003f2c:	b2db      	uxtb	r3, r3
 8003f2e:	461a      	mov	r2, r3
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003f38:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003f3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f3c:	6a3a      	ldr	r2, [r7, #32]
 8003f3e:	4952      	ldr	r1, [pc, #328]	@ (8004088 <I2C_RequestMemoryRead+0x1cc>)
 8003f40:	68f8      	ldr	r0, [r7, #12]
 8003f42:	f000 f91d 	bl	8004180 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003f46:	4603      	mov	r3, r0
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d001      	beq.n	8003f50 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003f4c:	2301      	movs	r3, #1
 8003f4e:	e097      	b.n	8004080 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f50:	2300      	movs	r3, #0
 8003f52:	617b      	str	r3, [r7, #20]
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	695b      	ldr	r3, [r3, #20]
 8003f5a:	617b      	str	r3, [r7, #20]
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	699b      	ldr	r3, [r3, #24]
 8003f62:	617b      	str	r3, [r7, #20]
 8003f64:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003f66:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f68:	6a39      	ldr	r1, [r7, #32]
 8003f6a:	68f8      	ldr	r0, [r7, #12]
 8003f6c:	f000 f9a8 	bl	80042c0 <I2C_WaitOnTXEFlagUntilTimeout>
 8003f70:	4603      	mov	r3, r0
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d00d      	beq.n	8003f92 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f7a:	2b04      	cmp	r3, #4
 8003f7c:	d107      	bne.n	8003f8e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	681a      	ldr	r2, [r3, #0]
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f8c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003f8e:	2301      	movs	r3, #1
 8003f90:	e076      	b.n	8004080 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003f92:	88fb      	ldrh	r3, [r7, #6]
 8003f94:	2b01      	cmp	r3, #1
 8003f96:	d105      	bne.n	8003fa4 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003f98:	893b      	ldrh	r3, [r7, #8]
 8003f9a:	b2da      	uxtb	r2, r3
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	611a      	str	r2, [r3, #16]
 8003fa2:	e021      	b.n	8003fe8 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003fa4:	893b      	ldrh	r3, [r7, #8]
 8003fa6:	0a1b      	lsrs	r3, r3, #8
 8003fa8:	b29b      	uxth	r3, r3
 8003faa:	b2da      	uxtb	r2, r3
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003fb2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003fb4:	6a39      	ldr	r1, [r7, #32]
 8003fb6:	68f8      	ldr	r0, [r7, #12]
 8003fb8:	f000 f982 	bl	80042c0 <I2C_WaitOnTXEFlagUntilTimeout>
 8003fbc:	4603      	mov	r3, r0
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d00d      	beq.n	8003fde <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fc6:	2b04      	cmp	r3, #4
 8003fc8:	d107      	bne.n	8003fda <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	681a      	ldr	r2, [r3, #0]
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003fd8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003fda:	2301      	movs	r3, #1
 8003fdc:	e050      	b.n	8004080 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003fde:	893b      	ldrh	r3, [r7, #8]
 8003fe0:	b2da      	uxtb	r2, r3
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003fe8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003fea:	6a39      	ldr	r1, [r7, #32]
 8003fec:	68f8      	ldr	r0, [r7, #12]
 8003fee:	f000 f967 	bl	80042c0 <I2C_WaitOnTXEFlagUntilTimeout>
 8003ff2:	4603      	mov	r3, r0
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d00d      	beq.n	8004014 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ffc:	2b04      	cmp	r3, #4
 8003ffe:	d107      	bne.n	8004010 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	681a      	ldr	r2, [r3, #0]
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800400e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004010:	2301      	movs	r3, #1
 8004012:	e035      	b.n	8004080 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	681a      	ldr	r2, [r3, #0]
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004022:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004024:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004026:	9300      	str	r3, [sp, #0]
 8004028:	6a3b      	ldr	r3, [r7, #32]
 800402a:	2200      	movs	r2, #0
 800402c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004030:	68f8      	ldr	r0, [r7, #12]
 8004032:	f000 f82b 	bl	800408c <I2C_WaitOnFlagUntilTimeout>
 8004036:	4603      	mov	r3, r0
 8004038:	2b00      	cmp	r3, #0
 800403a:	d00d      	beq.n	8004058 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004046:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800404a:	d103      	bne.n	8004054 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004052:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004054:	2303      	movs	r3, #3
 8004056:	e013      	b.n	8004080 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004058:	897b      	ldrh	r3, [r7, #10]
 800405a:	b2db      	uxtb	r3, r3
 800405c:	f043 0301 	orr.w	r3, r3, #1
 8004060:	b2da      	uxtb	r2, r3
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004068:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800406a:	6a3a      	ldr	r2, [r7, #32]
 800406c:	4906      	ldr	r1, [pc, #24]	@ (8004088 <I2C_RequestMemoryRead+0x1cc>)
 800406e:	68f8      	ldr	r0, [r7, #12]
 8004070:	f000 f886 	bl	8004180 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004074:	4603      	mov	r3, r0
 8004076:	2b00      	cmp	r3, #0
 8004078:	d001      	beq.n	800407e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800407a:	2301      	movs	r3, #1
 800407c:	e000      	b.n	8004080 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800407e:	2300      	movs	r3, #0
}
 8004080:	4618      	mov	r0, r3
 8004082:	3718      	adds	r7, #24
 8004084:	46bd      	mov	sp, r7
 8004086:	bd80      	pop	{r7, pc}
 8004088:	00010002 	.word	0x00010002

0800408c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800408c:	b580      	push	{r7, lr}
 800408e:	b084      	sub	sp, #16
 8004090:	af00      	add	r7, sp, #0
 8004092:	60f8      	str	r0, [r7, #12]
 8004094:	60b9      	str	r1, [r7, #8]
 8004096:	603b      	str	r3, [r7, #0]
 8004098:	4613      	mov	r3, r2
 800409a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800409c:	e048      	b.n	8004130 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800409e:	683b      	ldr	r3, [r7, #0]
 80040a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040a4:	d044      	beq.n	8004130 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80040a6:	f7fe fcdf 	bl	8002a68 <HAL_GetTick>
 80040aa:	4602      	mov	r2, r0
 80040ac:	69bb      	ldr	r3, [r7, #24]
 80040ae:	1ad3      	subs	r3, r2, r3
 80040b0:	683a      	ldr	r2, [r7, #0]
 80040b2:	429a      	cmp	r2, r3
 80040b4:	d302      	bcc.n	80040bc <I2C_WaitOnFlagUntilTimeout+0x30>
 80040b6:	683b      	ldr	r3, [r7, #0]
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d139      	bne.n	8004130 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80040bc:	68bb      	ldr	r3, [r7, #8]
 80040be:	0c1b      	lsrs	r3, r3, #16
 80040c0:	b2db      	uxtb	r3, r3
 80040c2:	2b01      	cmp	r3, #1
 80040c4:	d10d      	bne.n	80040e2 <I2C_WaitOnFlagUntilTimeout+0x56>
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	695b      	ldr	r3, [r3, #20]
 80040cc:	43da      	mvns	r2, r3
 80040ce:	68bb      	ldr	r3, [r7, #8]
 80040d0:	4013      	ands	r3, r2
 80040d2:	b29b      	uxth	r3, r3
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	bf0c      	ite	eq
 80040d8:	2301      	moveq	r3, #1
 80040da:	2300      	movne	r3, #0
 80040dc:	b2db      	uxtb	r3, r3
 80040de:	461a      	mov	r2, r3
 80040e0:	e00c      	b.n	80040fc <I2C_WaitOnFlagUntilTimeout+0x70>
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	699b      	ldr	r3, [r3, #24]
 80040e8:	43da      	mvns	r2, r3
 80040ea:	68bb      	ldr	r3, [r7, #8]
 80040ec:	4013      	ands	r3, r2
 80040ee:	b29b      	uxth	r3, r3
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	bf0c      	ite	eq
 80040f4:	2301      	moveq	r3, #1
 80040f6:	2300      	movne	r3, #0
 80040f8:	b2db      	uxtb	r3, r3
 80040fa:	461a      	mov	r2, r3
 80040fc:	79fb      	ldrb	r3, [r7, #7]
 80040fe:	429a      	cmp	r2, r3
 8004100:	d116      	bne.n	8004130 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	2200      	movs	r2, #0
 8004106:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	2220      	movs	r2, #32
 800410c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	2200      	movs	r2, #0
 8004114:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800411c:	f043 0220 	orr.w	r2, r3, #32
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	2200      	movs	r2, #0
 8004128:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800412c:	2301      	movs	r3, #1
 800412e:	e023      	b.n	8004178 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004130:	68bb      	ldr	r3, [r7, #8]
 8004132:	0c1b      	lsrs	r3, r3, #16
 8004134:	b2db      	uxtb	r3, r3
 8004136:	2b01      	cmp	r3, #1
 8004138:	d10d      	bne.n	8004156 <I2C_WaitOnFlagUntilTimeout+0xca>
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	695b      	ldr	r3, [r3, #20]
 8004140:	43da      	mvns	r2, r3
 8004142:	68bb      	ldr	r3, [r7, #8]
 8004144:	4013      	ands	r3, r2
 8004146:	b29b      	uxth	r3, r3
 8004148:	2b00      	cmp	r3, #0
 800414a:	bf0c      	ite	eq
 800414c:	2301      	moveq	r3, #1
 800414e:	2300      	movne	r3, #0
 8004150:	b2db      	uxtb	r3, r3
 8004152:	461a      	mov	r2, r3
 8004154:	e00c      	b.n	8004170 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	699b      	ldr	r3, [r3, #24]
 800415c:	43da      	mvns	r2, r3
 800415e:	68bb      	ldr	r3, [r7, #8]
 8004160:	4013      	ands	r3, r2
 8004162:	b29b      	uxth	r3, r3
 8004164:	2b00      	cmp	r3, #0
 8004166:	bf0c      	ite	eq
 8004168:	2301      	moveq	r3, #1
 800416a:	2300      	movne	r3, #0
 800416c:	b2db      	uxtb	r3, r3
 800416e:	461a      	mov	r2, r3
 8004170:	79fb      	ldrb	r3, [r7, #7]
 8004172:	429a      	cmp	r2, r3
 8004174:	d093      	beq.n	800409e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004176:	2300      	movs	r3, #0
}
 8004178:	4618      	mov	r0, r3
 800417a:	3710      	adds	r7, #16
 800417c:	46bd      	mov	sp, r7
 800417e:	bd80      	pop	{r7, pc}

08004180 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004180:	b580      	push	{r7, lr}
 8004182:	b084      	sub	sp, #16
 8004184:	af00      	add	r7, sp, #0
 8004186:	60f8      	str	r0, [r7, #12]
 8004188:	60b9      	str	r1, [r7, #8]
 800418a:	607a      	str	r2, [r7, #4]
 800418c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800418e:	e071      	b.n	8004274 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	695b      	ldr	r3, [r3, #20]
 8004196:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800419a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800419e:	d123      	bne.n	80041e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	681a      	ldr	r2, [r3, #0]
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80041ae:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80041b8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	2200      	movs	r2, #0
 80041be:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	2220      	movs	r2, #32
 80041c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	2200      	movs	r2, #0
 80041cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041d4:	f043 0204 	orr.w	r2, r3, #4
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	2200      	movs	r2, #0
 80041e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80041e4:	2301      	movs	r3, #1
 80041e6:	e067      	b.n	80042b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041ee:	d041      	beq.n	8004274 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80041f0:	f7fe fc3a 	bl	8002a68 <HAL_GetTick>
 80041f4:	4602      	mov	r2, r0
 80041f6:	683b      	ldr	r3, [r7, #0]
 80041f8:	1ad3      	subs	r3, r2, r3
 80041fa:	687a      	ldr	r2, [r7, #4]
 80041fc:	429a      	cmp	r2, r3
 80041fe:	d302      	bcc.n	8004206 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	2b00      	cmp	r3, #0
 8004204:	d136      	bne.n	8004274 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004206:	68bb      	ldr	r3, [r7, #8]
 8004208:	0c1b      	lsrs	r3, r3, #16
 800420a:	b2db      	uxtb	r3, r3
 800420c:	2b01      	cmp	r3, #1
 800420e:	d10c      	bne.n	800422a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	695b      	ldr	r3, [r3, #20]
 8004216:	43da      	mvns	r2, r3
 8004218:	68bb      	ldr	r3, [r7, #8]
 800421a:	4013      	ands	r3, r2
 800421c:	b29b      	uxth	r3, r3
 800421e:	2b00      	cmp	r3, #0
 8004220:	bf14      	ite	ne
 8004222:	2301      	movne	r3, #1
 8004224:	2300      	moveq	r3, #0
 8004226:	b2db      	uxtb	r3, r3
 8004228:	e00b      	b.n	8004242 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	699b      	ldr	r3, [r3, #24]
 8004230:	43da      	mvns	r2, r3
 8004232:	68bb      	ldr	r3, [r7, #8]
 8004234:	4013      	ands	r3, r2
 8004236:	b29b      	uxth	r3, r3
 8004238:	2b00      	cmp	r3, #0
 800423a:	bf14      	ite	ne
 800423c:	2301      	movne	r3, #1
 800423e:	2300      	moveq	r3, #0
 8004240:	b2db      	uxtb	r3, r3
 8004242:	2b00      	cmp	r3, #0
 8004244:	d016      	beq.n	8004274 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	2200      	movs	r2, #0
 800424a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	2220      	movs	r2, #32
 8004250:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	2200      	movs	r2, #0
 8004258:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004260:	f043 0220 	orr.w	r2, r3, #32
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	2200      	movs	r2, #0
 800426c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004270:	2301      	movs	r3, #1
 8004272:	e021      	b.n	80042b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004274:	68bb      	ldr	r3, [r7, #8]
 8004276:	0c1b      	lsrs	r3, r3, #16
 8004278:	b2db      	uxtb	r3, r3
 800427a:	2b01      	cmp	r3, #1
 800427c:	d10c      	bne.n	8004298 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	695b      	ldr	r3, [r3, #20]
 8004284:	43da      	mvns	r2, r3
 8004286:	68bb      	ldr	r3, [r7, #8]
 8004288:	4013      	ands	r3, r2
 800428a:	b29b      	uxth	r3, r3
 800428c:	2b00      	cmp	r3, #0
 800428e:	bf14      	ite	ne
 8004290:	2301      	movne	r3, #1
 8004292:	2300      	moveq	r3, #0
 8004294:	b2db      	uxtb	r3, r3
 8004296:	e00b      	b.n	80042b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	699b      	ldr	r3, [r3, #24]
 800429e:	43da      	mvns	r2, r3
 80042a0:	68bb      	ldr	r3, [r7, #8]
 80042a2:	4013      	ands	r3, r2
 80042a4:	b29b      	uxth	r3, r3
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	bf14      	ite	ne
 80042aa:	2301      	movne	r3, #1
 80042ac:	2300      	moveq	r3, #0
 80042ae:	b2db      	uxtb	r3, r3
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	f47f af6d 	bne.w	8004190 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80042b6:	2300      	movs	r3, #0
}
 80042b8:	4618      	mov	r0, r3
 80042ba:	3710      	adds	r7, #16
 80042bc:	46bd      	mov	sp, r7
 80042be:	bd80      	pop	{r7, pc}

080042c0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80042c0:	b580      	push	{r7, lr}
 80042c2:	b084      	sub	sp, #16
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	60f8      	str	r0, [r7, #12]
 80042c8:	60b9      	str	r1, [r7, #8]
 80042ca:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80042cc:	e034      	b.n	8004338 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80042ce:	68f8      	ldr	r0, [r7, #12]
 80042d0:	f000 f8e3 	bl	800449a <I2C_IsAcknowledgeFailed>
 80042d4:	4603      	mov	r3, r0
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d001      	beq.n	80042de <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80042da:	2301      	movs	r3, #1
 80042dc:	e034      	b.n	8004348 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80042de:	68bb      	ldr	r3, [r7, #8]
 80042e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042e4:	d028      	beq.n	8004338 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80042e6:	f7fe fbbf 	bl	8002a68 <HAL_GetTick>
 80042ea:	4602      	mov	r2, r0
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	1ad3      	subs	r3, r2, r3
 80042f0:	68ba      	ldr	r2, [r7, #8]
 80042f2:	429a      	cmp	r2, r3
 80042f4:	d302      	bcc.n	80042fc <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80042f6:	68bb      	ldr	r3, [r7, #8]
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d11d      	bne.n	8004338 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	695b      	ldr	r3, [r3, #20]
 8004302:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004306:	2b80      	cmp	r3, #128	@ 0x80
 8004308:	d016      	beq.n	8004338 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	2200      	movs	r2, #0
 800430e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	2220      	movs	r2, #32
 8004314:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	2200      	movs	r2, #0
 800431c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004324:	f043 0220 	orr.w	r2, r3, #32
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	2200      	movs	r2, #0
 8004330:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004334:	2301      	movs	r3, #1
 8004336:	e007      	b.n	8004348 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	695b      	ldr	r3, [r3, #20]
 800433e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004342:	2b80      	cmp	r3, #128	@ 0x80
 8004344:	d1c3      	bne.n	80042ce <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004346:	2300      	movs	r3, #0
}
 8004348:	4618      	mov	r0, r3
 800434a:	3710      	adds	r7, #16
 800434c:	46bd      	mov	sp, r7
 800434e:	bd80      	pop	{r7, pc}

08004350 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004350:	b580      	push	{r7, lr}
 8004352:	b084      	sub	sp, #16
 8004354:	af00      	add	r7, sp, #0
 8004356:	60f8      	str	r0, [r7, #12]
 8004358:	60b9      	str	r1, [r7, #8]
 800435a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800435c:	e034      	b.n	80043c8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800435e:	68f8      	ldr	r0, [r7, #12]
 8004360:	f000 f89b 	bl	800449a <I2C_IsAcknowledgeFailed>
 8004364:	4603      	mov	r3, r0
 8004366:	2b00      	cmp	r3, #0
 8004368:	d001      	beq.n	800436e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800436a:	2301      	movs	r3, #1
 800436c:	e034      	b.n	80043d8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800436e:	68bb      	ldr	r3, [r7, #8]
 8004370:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004374:	d028      	beq.n	80043c8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004376:	f7fe fb77 	bl	8002a68 <HAL_GetTick>
 800437a:	4602      	mov	r2, r0
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	1ad3      	subs	r3, r2, r3
 8004380:	68ba      	ldr	r2, [r7, #8]
 8004382:	429a      	cmp	r2, r3
 8004384:	d302      	bcc.n	800438c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004386:	68bb      	ldr	r3, [r7, #8]
 8004388:	2b00      	cmp	r3, #0
 800438a:	d11d      	bne.n	80043c8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	695b      	ldr	r3, [r3, #20]
 8004392:	f003 0304 	and.w	r3, r3, #4
 8004396:	2b04      	cmp	r3, #4
 8004398:	d016      	beq.n	80043c8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	2200      	movs	r2, #0
 800439e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	2220      	movs	r2, #32
 80043a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	2200      	movs	r2, #0
 80043ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043b4:	f043 0220 	orr.w	r2, r3, #32
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	2200      	movs	r2, #0
 80043c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80043c4:	2301      	movs	r3, #1
 80043c6:	e007      	b.n	80043d8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	695b      	ldr	r3, [r3, #20]
 80043ce:	f003 0304 	and.w	r3, r3, #4
 80043d2:	2b04      	cmp	r3, #4
 80043d4:	d1c3      	bne.n	800435e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80043d6:	2300      	movs	r3, #0
}
 80043d8:	4618      	mov	r0, r3
 80043da:	3710      	adds	r7, #16
 80043dc:	46bd      	mov	sp, r7
 80043de:	bd80      	pop	{r7, pc}

080043e0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80043e0:	b580      	push	{r7, lr}
 80043e2:	b084      	sub	sp, #16
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	60f8      	str	r0, [r7, #12]
 80043e8:	60b9      	str	r1, [r7, #8]
 80043ea:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80043ec:	e049      	b.n	8004482 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	695b      	ldr	r3, [r3, #20]
 80043f4:	f003 0310 	and.w	r3, r3, #16
 80043f8:	2b10      	cmp	r3, #16
 80043fa:	d119      	bne.n	8004430 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	f06f 0210 	mvn.w	r2, #16
 8004404:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	2200      	movs	r2, #0
 800440a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	2220      	movs	r2, #32
 8004410:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	2200      	movs	r2, #0
 8004418:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	2200      	movs	r2, #0
 8004428:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800442c:	2301      	movs	r3, #1
 800442e:	e030      	b.n	8004492 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004430:	f7fe fb1a 	bl	8002a68 <HAL_GetTick>
 8004434:	4602      	mov	r2, r0
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	1ad3      	subs	r3, r2, r3
 800443a:	68ba      	ldr	r2, [r7, #8]
 800443c:	429a      	cmp	r2, r3
 800443e:	d302      	bcc.n	8004446 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004440:	68bb      	ldr	r3, [r7, #8]
 8004442:	2b00      	cmp	r3, #0
 8004444:	d11d      	bne.n	8004482 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	695b      	ldr	r3, [r3, #20]
 800444c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004450:	2b40      	cmp	r3, #64	@ 0x40
 8004452:	d016      	beq.n	8004482 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	2200      	movs	r2, #0
 8004458:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	2220      	movs	r2, #32
 800445e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	2200      	movs	r2, #0
 8004466:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800446e:	f043 0220 	orr.w	r2, r3, #32
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	2200      	movs	r2, #0
 800447a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800447e:	2301      	movs	r3, #1
 8004480:	e007      	b.n	8004492 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	695b      	ldr	r3, [r3, #20]
 8004488:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800448c:	2b40      	cmp	r3, #64	@ 0x40
 800448e:	d1ae      	bne.n	80043ee <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004490:	2300      	movs	r3, #0
}
 8004492:	4618      	mov	r0, r3
 8004494:	3710      	adds	r7, #16
 8004496:	46bd      	mov	sp, r7
 8004498:	bd80      	pop	{r7, pc}

0800449a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800449a:	b480      	push	{r7}
 800449c:	b083      	sub	sp, #12
 800449e:	af00      	add	r7, sp, #0
 80044a0:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	695b      	ldr	r3, [r3, #20]
 80044a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80044ac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80044b0:	d11b      	bne.n	80044ea <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80044ba:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	2200      	movs	r2, #0
 80044c0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	2220      	movs	r2, #32
 80044c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	2200      	movs	r2, #0
 80044ce:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044d6:	f043 0204 	orr.w	r2, r3, #4
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	2200      	movs	r2, #0
 80044e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80044e6:	2301      	movs	r3, #1
 80044e8:	e000      	b.n	80044ec <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80044ea:	2300      	movs	r3, #0
}
 80044ec:	4618      	mov	r0, r3
 80044ee:	370c      	adds	r7, #12
 80044f0:	46bd      	mov	sp, r7
 80044f2:	bc80      	pop	{r7}
 80044f4:	4770      	bx	lr
	...

080044f8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80044f8:	b580      	push	{r7, lr}
 80044fa:	b086      	sub	sp, #24
 80044fc:	af00      	add	r7, sp, #0
 80044fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	2b00      	cmp	r3, #0
 8004504:	d101      	bne.n	800450a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004506:	2301      	movs	r3, #1
 8004508:	e272      	b.n	80049f0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f003 0301 	and.w	r3, r3, #1
 8004512:	2b00      	cmp	r3, #0
 8004514:	f000 8087 	beq.w	8004626 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004518:	4b92      	ldr	r3, [pc, #584]	@ (8004764 <HAL_RCC_OscConfig+0x26c>)
 800451a:	685b      	ldr	r3, [r3, #4]
 800451c:	f003 030c 	and.w	r3, r3, #12
 8004520:	2b04      	cmp	r3, #4
 8004522:	d00c      	beq.n	800453e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004524:	4b8f      	ldr	r3, [pc, #572]	@ (8004764 <HAL_RCC_OscConfig+0x26c>)
 8004526:	685b      	ldr	r3, [r3, #4]
 8004528:	f003 030c 	and.w	r3, r3, #12
 800452c:	2b08      	cmp	r3, #8
 800452e:	d112      	bne.n	8004556 <HAL_RCC_OscConfig+0x5e>
 8004530:	4b8c      	ldr	r3, [pc, #560]	@ (8004764 <HAL_RCC_OscConfig+0x26c>)
 8004532:	685b      	ldr	r3, [r3, #4]
 8004534:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004538:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800453c:	d10b      	bne.n	8004556 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800453e:	4b89      	ldr	r3, [pc, #548]	@ (8004764 <HAL_RCC_OscConfig+0x26c>)
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004546:	2b00      	cmp	r3, #0
 8004548:	d06c      	beq.n	8004624 <HAL_RCC_OscConfig+0x12c>
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	685b      	ldr	r3, [r3, #4]
 800454e:	2b00      	cmp	r3, #0
 8004550:	d168      	bne.n	8004624 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004552:	2301      	movs	r3, #1
 8004554:	e24c      	b.n	80049f0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	685b      	ldr	r3, [r3, #4]
 800455a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800455e:	d106      	bne.n	800456e <HAL_RCC_OscConfig+0x76>
 8004560:	4b80      	ldr	r3, [pc, #512]	@ (8004764 <HAL_RCC_OscConfig+0x26c>)
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	4a7f      	ldr	r2, [pc, #508]	@ (8004764 <HAL_RCC_OscConfig+0x26c>)
 8004566:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800456a:	6013      	str	r3, [r2, #0]
 800456c:	e02e      	b.n	80045cc <HAL_RCC_OscConfig+0xd4>
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	685b      	ldr	r3, [r3, #4]
 8004572:	2b00      	cmp	r3, #0
 8004574:	d10c      	bne.n	8004590 <HAL_RCC_OscConfig+0x98>
 8004576:	4b7b      	ldr	r3, [pc, #492]	@ (8004764 <HAL_RCC_OscConfig+0x26c>)
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	4a7a      	ldr	r2, [pc, #488]	@ (8004764 <HAL_RCC_OscConfig+0x26c>)
 800457c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004580:	6013      	str	r3, [r2, #0]
 8004582:	4b78      	ldr	r3, [pc, #480]	@ (8004764 <HAL_RCC_OscConfig+0x26c>)
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	4a77      	ldr	r2, [pc, #476]	@ (8004764 <HAL_RCC_OscConfig+0x26c>)
 8004588:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800458c:	6013      	str	r3, [r2, #0]
 800458e:	e01d      	b.n	80045cc <HAL_RCC_OscConfig+0xd4>
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	685b      	ldr	r3, [r3, #4]
 8004594:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004598:	d10c      	bne.n	80045b4 <HAL_RCC_OscConfig+0xbc>
 800459a:	4b72      	ldr	r3, [pc, #456]	@ (8004764 <HAL_RCC_OscConfig+0x26c>)
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	4a71      	ldr	r2, [pc, #452]	@ (8004764 <HAL_RCC_OscConfig+0x26c>)
 80045a0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80045a4:	6013      	str	r3, [r2, #0]
 80045a6:	4b6f      	ldr	r3, [pc, #444]	@ (8004764 <HAL_RCC_OscConfig+0x26c>)
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	4a6e      	ldr	r2, [pc, #440]	@ (8004764 <HAL_RCC_OscConfig+0x26c>)
 80045ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80045b0:	6013      	str	r3, [r2, #0]
 80045b2:	e00b      	b.n	80045cc <HAL_RCC_OscConfig+0xd4>
 80045b4:	4b6b      	ldr	r3, [pc, #428]	@ (8004764 <HAL_RCC_OscConfig+0x26c>)
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	4a6a      	ldr	r2, [pc, #424]	@ (8004764 <HAL_RCC_OscConfig+0x26c>)
 80045ba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80045be:	6013      	str	r3, [r2, #0]
 80045c0:	4b68      	ldr	r3, [pc, #416]	@ (8004764 <HAL_RCC_OscConfig+0x26c>)
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	4a67      	ldr	r2, [pc, #412]	@ (8004764 <HAL_RCC_OscConfig+0x26c>)
 80045c6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80045ca:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	685b      	ldr	r3, [r3, #4]
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d013      	beq.n	80045fc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045d4:	f7fe fa48 	bl	8002a68 <HAL_GetTick>
 80045d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80045da:	e008      	b.n	80045ee <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80045dc:	f7fe fa44 	bl	8002a68 <HAL_GetTick>
 80045e0:	4602      	mov	r2, r0
 80045e2:	693b      	ldr	r3, [r7, #16]
 80045e4:	1ad3      	subs	r3, r2, r3
 80045e6:	2b64      	cmp	r3, #100	@ 0x64
 80045e8:	d901      	bls.n	80045ee <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80045ea:	2303      	movs	r3, #3
 80045ec:	e200      	b.n	80049f0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80045ee:	4b5d      	ldr	r3, [pc, #372]	@ (8004764 <HAL_RCC_OscConfig+0x26c>)
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d0f0      	beq.n	80045dc <HAL_RCC_OscConfig+0xe4>
 80045fa:	e014      	b.n	8004626 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045fc:	f7fe fa34 	bl	8002a68 <HAL_GetTick>
 8004600:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004602:	e008      	b.n	8004616 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004604:	f7fe fa30 	bl	8002a68 <HAL_GetTick>
 8004608:	4602      	mov	r2, r0
 800460a:	693b      	ldr	r3, [r7, #16]
 800460c:	1ad3      	subs	r3, r2, r3
 800460e:	2b64      	cmp	r3, #100	@ 0x64
 8004610:	d901      	bls.n	8004616 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004612:	2303      	movs	r3, #3
 8004614:	e1ec      	b.n	80049f0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004616:	4b53      	ldr	r3, [pc, #332]	@ (8004764 <HAL_RCC_OscConfig+0x26c>)
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800461e:	2b00      	cmp	r3, #0
 8004620:	d1f0      	bne.n	8004604 <HAL_RCC_OscConfig+0x10c>
 8004622:	e000      	b.n	8004626 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004624:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	f003 0302 	and.w	r3, r3, #2
 800462e:	2b00      	cmp	r3, #0
 8004630:	d063      	beq.n	80046fa <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004632:	4b4c      	ldr	r3, [pc, #304]	@ (8004764 <HAL_RCC_OscConfig+0x26c>)
 8004634:	685b      	ldr	r3, [r3, #4]
 8004636:	f003 030c 	and.w	r3, r3, #12
 800463a:	2b00      	cmp	r3, #0
 800463c:	d00b      	beq.n	8004656 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800463e:	4b49      	ldr	r3, [pc, #292]	@ (8004764 <HAL_RCC_OscConfig+0x26c>)
 8004640:	685b      	ldr	r3, [r3, #4]
 8004642:	f003 030c 	and.w	r3, r3, #12
 8004646:	2b08      	cmp	r3, #8
 8004648:	d11c      	bne.n	8004684 <HAL_RCC_OscConfig+0x18c>
 800464a:	4b46      	ldr	r3, [pc, #280]	@ (8004764 <HAL_RCC_OscConfig+0x26c>)
 800464c:	685b      	ldr	r3, [r3, #4]
 800464e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004652:	2b00      	cmp	r3, #0
 8004654:	d116      	bne.n	8004684 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004656:	4b43      	ldr	r3, [pc, #268]	@ (8004764 <HAL_RCC_OscConfig+0x26c>)
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	f003 0302 	and.w	r3, r3, #2
 800465e:	2b00      	cmp	r3, #0
 8004660:	d005      	beq.n	800466e <HAL_RCC_OscConfig+0x176>
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	691b      	ldr	r3, [r3, #16]
 8004666:	2b01      	cmp	r3, #1
 8004668:	d001      	beq.n	800466e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800466a:	2301      	movs	r3, #1
 800466c:	e1c0      	b.n	80049f0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800466e:	4b3d      	ldr	r3, [pc, #244]	@ (8004764 <HAL_RCC_OscConfig+0x26c>)
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	695b      	ldr	r3, [r3, #20]
 800467a:	00db      	lsls	r3, r3, #3
 800467c:	4939      	ldr	r1, [pc, #228]	@ (8004764 <HAL_RCC_OscConfig+0x26c>)
 800467e:	4313      	orrs	r3, r2
 8004680:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004682:	e03a      	b.n	80046fa <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	691b      	ldr	r3, [r3, #16]
 8004688:	2b00      	cmp	r3, #0
 800468a:	d020      	beq.n	80046ce <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800468c:	4b36      	ldr	r3, [pc, #216]	@ (8004768 <HAL_RCC_OscConfig+0x270>)
 800468e:	2201      	movs	r2, #1
 8004690:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004692:	f7fe f9e9 	bl	8002a68 <HAL_GetTick>
 8004696:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004698:	e008      	b.n	80046ac <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800469a:	f7fe f9e5 	bl	8002a68 <HAL_GetTick>
 800469e:	4602      	mov	r2, r0
 80046a0:	693b      	ldr	r3, [r7, #16]
 80046a2:	1ad3      	subs	r3, r2, r3
 80046a4:	2b02      	cmp	r3, #2
 80046a6:	d901      	bls.n	80046ac <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80046a8:	2303      	movs	r3, #3
 80046aa:	e1a1      	b.n	80049f0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80046ac:	4b2d      	ldr	r3, [pc, #180]	@ (8004764 <HAL_RCC_OscConfig+0x26c>)
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f003 0302 	and.w	r3, r3, #2
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d0f0      	beq.n	800469a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80046b8:	4b2a      	ldr	r3, [pc, #168]	@ (8004764 <HAL_RCC_OscConfig+0x26c>)
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	695b      	ldr	r3, [r3, #20]
 80046c4:	00db      	lsls	r3, r3, #3
 80046c6:	4927      	ldr	r1, [pc, #156]	@ (8004764 <HAL_RCC_OscConfig+0x26c>)
 80046c8:	4313      	orrs	r3, r2
 80046ca:	600b      	str	r3, [r1, #0]
 80046cc:	e015      	b.n	80046fa <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80046ce:	4b26      	ldr	r3, [pc, #152]	@ (8004768 <HAL_RCC_OscConfig+0x270>)
 80046d0:	2200      	movs	r2, #0
 80046d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046d4:	f7fe f9c8 	bl	8002a68 <HAL_GetTick>
 80046d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80046da:	e008      	b.n	80046ee <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80046dc:	f7fe f9c4 	bl	8002a68 <HAL_GetTick>
 80046e0:	4602      	mov	r2, r0
 80046e2:	693b      	ldr	r3, [r7, #16]
 80046e4:	1ad3      	subs	r3, r2, r3
 80046e6:	2b02      	cmp	r3, #2
 80046e8:	d901      	bls.n	80046ee <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80046ea:	2303      	movs	r3, #3
 80046ec:	e180      	b.n	80049f0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80046ee:	4b1d      	ldr	r3, [pc, #116]	@ (8004764 <HAL_RCC_OscConfig+0x26c>)
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	f003 0302 	and.w	r3, r3, #2
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d1f0      	bne.n	80046dc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f003 0308 	and.w	r3, r3, #8
 8004702:	2b00      	cmp	r3, #0
 8004704:	d03a      	beq.n	800477c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	699b      	ldr	r3, [r3, #24]
 800470a:	2b00      	cmp	r3, #0
 800470c:	d019      	beq.n	8004742 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800470e:	4b17      	ldr	r3, [pc, #92]	@ (800476c <HAL_RCC_OscConfig+0x274>)
 8004710:	2201      	movs	r2, #1
 8004712:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004714:	f7fe f9a8 	bl	8002a68 <HAL_GetTick>
 8004718:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800471a:	e008      	b.n	800472e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800471c:	f7fe f9a4 	bl	8002a68 <HAL_GetTick>
 8004720:	4602      	mov	r2, r0
 8004722:	693b      	ldr	r3, [r7, #16]
 8004724:	1ad3      	subs	r3, r2, r3
 8004726:	2b02      	cmp	r3, #2
 8004728:	d901      	bls.n	800472e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800472a:	2303      	movs	r3, #3
 800472c:	e160      	b.n	80049f0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800472e:	4b0d      	ldr	r3, [pc, #52]	@ (8004764 <HAL_RCC_OscConfig+0x26c>)
 8004730:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004732:	f003 0302 	and.w	r3, r3, #2
 8004736:	2b00      	cmp	r3, #0
 8004738:	d0f0      	beq.n	800471c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800473a:	2001      	movs	r0, #1
 800473c:	f000 face 	bl	8004cdc <RCC_Delay>
 8004740:	e01c      	b.n	800477c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004742:	4b0a      	ldr	r3, [pc, #40]	@ (800476c <HAL_RCC_OscConfig+0x274>)
 8004744:	2200      	movs	r2, #0
 8004746:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004748:	f7fe f98e 	bl	8002a68 <HAL_GetTick>
 800474c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800474e:	e00f      	b.n	8004770 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004750:	f7fe f98a 	bl	8002a68 <HAL_GetTick>
 8004754:	4602      	mov	r2, r0
 8004756:	693b      	ldr	r3, [r7, #16]
 8004758:	1ad3      	subs	r3, r2, r3
 800475a:	2b02      	cmp	r3, #2
 800475c:	d908      	bls.n	8004770 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800475e:	2303      	movs	r3, #3
 8004760:	e146      	b.n	80049f0 <HAL_RCC_OscConfig+0x4f8>
 8004762:	bf00      	nop
 8004764:	40021000 	.word	0x40021000
 8004768:	42420000 	.word	0x42420000
 800476c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004770:	4b92      	ldr	r3, [pc, #584]	@ (80049bc <HAL_RCC_OscConfig+0x4c4>)
 8004772:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004774:	f003 0302 	and.w	r3, r3, #2
 8004778:	2b00      	cmp	r3, #0
 800477a:	d1e9      	bne.n	8004750 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	f003 0304 	and.w	r3, r3, #4
 8004784:	2b00      	cmp	r3, #0
 8004786:	f000 80a6 	beq.w	80048d6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800478a:	2300      	movs	r3, #0
 800478c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800478e:	4b8b      	ldr	r3, [pc, #556]	@ (80049bc <HAL_RCC_OscConfig+0x4c4>)
 8004790:	69db      	ldr	r3, [r3, #28]
 8004792:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004796:	2b00      	cmp	r3, #0
 8004798:	d10d      	bne.n	80047b6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800479a:	4b88      	ldr	r3, [pc, #544]	@ (80049bc <HAL_RCC_OscConfig+0x4c4>)
 800479c:	69db      	ldr	r3, [r3, #28]
 800479e:	4a87      	ldr	r2, [pc, #540]	@ (80049bc <HAL_RCC_OscConfig+0x4c4>)
 80047a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80047a4:	61d3      	str	r3, [r2, #28]
 80047a6:	4b85      	ldr	r3, [pc, #532]	@ (80049bc <HAL_RCC_OscConfig+0x4c4>)
 80047a8:	69db      	ldr	r3, [r3, #28]
 80047aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80047ae:	60bb      	str	r3, [r7, #8]
 80047b0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80047b2:	2301      	movs	r3, #1
 80047b4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80047b6:	4b82      	ldr	r3, [pc, #520]	@ (80049c0 <HAL_RCC_OscConfig+0x4c8>)
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d118      	bne.n	80047f4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80047c2:	4b7f      	ldr	r3, [pc, #508]	@ (80049c0 <HAL_RCC_OscConfig+0x4c8>)
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	4a7e      	ldr	r2, [pc, #504]	@ (80049c0 <HAL_RCC_OscConfig+0x4c8>)
 80047c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80047cc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80047ce:	f7fe f94b 	bl	8002a68 <HAL_GetTick>
 80047d2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80047d4:	e008      	b.n	80047e8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80047d6:	f7fe f947 	bl	8002a68 <HAL_GetTick>
 80047da:	4602      	mov	r2, r0
 80047dc:	693b      	ldr	r3, [r7, #16]
 80047de:	1ad3      	subs	r3, r2, r3
 80047e0:	2b64      	cmp	r3, #100	@ 0x64
 80047e2:	d901      	bls.n	80047e8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80047e4:	2303      	movs	r3, #3
 80047e6:	e103      	b.n	80049f0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80047e8:	4b75      	ldr	r3, [pc, #468]	@ (80049c0 <HAL_RCC_OscConfig+0x4c8>)
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d0f0      	beq.n	80047d6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	68db      	ldr	r3, [r3, #12]
 80047f8:	2b01      	cmp	r3, #1
 80047fa:	d106      	bne.n	800480a <HAL_RCC_OscConfig+0x312>
 80047fc:	4b6f      	ldr	r3, [pc, #444]	@ (80049bc <HAL_RCC_OscConfig+0x4c4>)
 80047fe:	6a1b      	ldr	r3, [r3, #32]
 8004800:	4a6e      	ldr	r2, [pc, #440]	@ (80049bc <HAL_RCC_OscConfig+0x4c4>)
 8004802:	f043 0301 	orr.w	r3, r3, #1
 8004806:	6213      	str	r3, [r2, #32]
 8004808:	e02d      	b.n	8004866 <HAL_RCC_OscConfig+0x36e>
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	68db      	ldr	r3, [r3, #12]
 800480e:	2b00      	cmp	r3, #0
 8004810:	d10c      	bne.n	800482c <HAL_RCC_OscConfig+0x334>
 8004812:	4b6a      	ldr	r3, [pc, #424]	@ (80049bc <HAL_RCC_OscConfig+0x4c4>)
 8004814:	6a1b      	ldr	r3, [r3, #32]
 8004816:	4a69      	ldr	r2, [pc, #420]	@ (80049bc <HAL_RCC_OscConfig+0x4c4>)
 8004818:	f023 0301 	bic.w	r3, r3, #1
 800481c:	6213      	str	r3, [r2, #32]
 800481e:	4b67      	ldr	r3, [pc, #412]	@ (80049bc <HAL_RCC_OscConfig+0x4c4>)
 8004820:	6a1b      	ldr	r3, [r3, #32]
 8004822:	4a66      	ldr	r2, [pc, #408]	@ (80049bc <HAL_RCC_OscConfig+0x4c4>)
 8004824:	f023 0304 	bic.w	r3, r3, #4
 8004828:	6213      	str	r3, [r2, #32]
 800482a:	e01c      	b.n	8004866 <HAL_RCC_OscConfig+0x36e>
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	68db      	ldr	r3, [r3, #12]
 8004830:	2b05      	cmp	r3, #5
 8004832:	d10c      	bne.n	800484e <HAL_RCC_OscConfig+0x356>
 8004834:	4b61      	ldr	r3, [pc, #388]	@ (80049bc <HAL_RCC_OscConfig+0x4c4>)
 8004836:	6a1b      	ldr	r3, [r3, #32]
 8004838:	4a60      	ldr	r2, [pc, #384]	@ (80049bc <HAL_RCC_OscConfig+0x4c4>)
 800483a:	f043 0304 	orr.w	r3, r3, #4
 800483e:	6213      	str	r3, [r2, #32]
 8004840:	4b5e      	ldr	r3, [pc, #376]	@ (80049bc <HAL_RCC_OscConfig+0x4c4>)
 8004842:	6a1b      	ldr	r3, [r3, #32]
 8004844:	4a5d      	ldr	r2, [pc, #372]	@ (80049bc <HAL_RCC_OscConfig+0x4c4>)
 8004846:	f043 0301 	orr.w	r3, r3, #1
 800484a:	6213      	str	r3, [r2, #32]
 800484c:	e00b      	b.n	8004866 <HAL_RCC_OscConfig+0x36e>
 800484e:	4b5b      	ldr	r3, [pc, #364]	@ (80049bc <HAL_RCC_OscConfig+0x4c4>)
 8004850:	6a1b      	ldr	r3, [r3, #32]
 8004852:	4a5a      	ldr	r2, [pc, #360]	@ (80049bc <HAL_RCC_OscConfig+0x4c4>)
 8004854:	f023 0301 	bic.w	r3, r3, #1
 8004858:	6213      	str	r3, [r2, #32]
 800485a:	4b58      	ldr	r3, [pc, #352]	@ (80049bc <HAL_RCC_OscConfig+0x4c4>)
 800485c:	6a1b      	ldr	r3, [r3, #32]
 800485e:	4a57      	ldr	r2, [pc, #348]	@ (80049bc <HAL_RCC_OscConfig+0x4c4>)
 8004860:	f023 0304 	bic.w	r3, r3, #4
 8004864:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	68db      	ldr	r3, [r3, #12]
 800486a:	2b00      	cmp	r3, #0
 800486c:	d015      	beq.n	800489a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800486e:	f7fe f8fb 	bl	8002a68 <HAL_GetTick>
 8004872:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004874:	e00a      	b.n	800488c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004876:	f7fe f8f7 	bl	8002a68 <HAL_GetTick>
 800487a:	4602      	mov	r2, r0
 800487c:	693b      	ldr	r3, [r7, #16]
 800487e:	1ad3      	subs	r3, r2, r3
 8004880:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004884:	4293      	cmp	r3, r2
 8004886:	d901      	bls.n	800488c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004888:	2303      	movs	r3, #3
 800488a:	e0b1      	b.n	80049f0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800488c:	4b4b      	ldr	r3, [pc, #300]	@ (80049bc <HAL_RCC_OscConfig+0x4c4>)
 800488e:	6a1b      	ldr	r3, [r3, #32]
 8004890:	f003 0302 	and.w	r3, r3, #2
 8004894:	2b00      	cmp	r3, #0
 8004896:	d0ee      	beq.n	8004876 <HAL_RCC_OscConfig+0x37e>
 8004898:	e014      	b.n	80048c4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800489a:	f7fe f8e5 	bl	8002a68 <HAL_GetTick>
 800489e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80048a0:	e00a      	b.n	80048b8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80048a2:	f7fe f8e1 	bl	8002a68 <HAL_GetTick>
 80048a6:	4602      	mov	r2, r0
 80048a8:	693b      	ldr	r3, [r7, #16]
 80048aa:	1ad3      	subs	r3, r2, r3
 80048ac:	f241 3288 	movw	r2, #5000	@ 0x1388
 80048b0:	4293      	cmp	r3, r2
 80048b2:	d901      	bls.n	80048b8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80048b4:	2303      	movs	r3, #3
 80048b6:	e09b      	b.n	80049f0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80048b8:	4b40      	ldr	r3, [pc, #256]	@ (80049bc <HAL_RCC_OscConfig+0x4c4>)
 80048ba:	6a1b      	ldr	r3, [r3, #32]
 80048bc:	f003 0302 	and.w	r3, r3, #2
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d1ee      	bne.n	80048a2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80048c4:	7dfb      	ldrb	r3, [r7, #23]
 80048c6:	2b01      	cmp	r3, #1
 80048c8:	d105      	bne.n	80048d6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80048ca:	4b3c      	ldr	r3, [pc, #240]	@ (80049bc <HAL_RCC_OscConfig+0x4c4>)
 80048cc:	69db      	ldr	r3, [r3, #28]
 80048ce:	4a3b      	ldr	r2, [pc, #236]	@ (80049bc <HAL_RCC_OscConfig+0x4c4>)
 80048d0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80048d4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	69db      	ldr	r3, [r3, #28]
 80048da:	2b00      	cmp	r3, #0
 80048dc:	f000 8087 	beq.w	80049ee <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80048e0:	4b36      	ldr	r3, [pc, #216]	@ (80049bc <HAL_RCC_OscConfig+0x4c4>)
 80048e2:	685b      	ldr	r3, [r3, #4]
 80048e4:	f003 030c 	and.w	r3, r3, #12
 80048e8:	2b08      	cmp	r3, #8
 80048ea:	d061      	beq.n	80049b0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	69db      	ldr	r3, [r3, #28]
 80048f0:	2b02      	cmp	r3, #2
 80048f2:	d146      	bne.n	8004982 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80048f4:	4b33      	ldr	r3, [pc, #204]	@ (80049c4 <HAL_RCC_OscConfig+0x4cc>)
 80048f6:	2200      	movs	r2, #0
 80048f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048fa:	f7fe f8b5 	bl	8002a68 <HAL_GetTick>
 80048fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004900:	e008      	b.n	8004914 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004902:	f7fe f8b1 	bl	8002a68 <HAL_GetTick>
 8004906:	4602      	mov	r2, r0
 8004908:	693b      	ldr	r3, [r7, #16]
 800490a:	1ad3      	subs	r3, r2, r3
 800490c:	2b02      	cmp	r3, #2
 800490e:	d901      	bls.n	8004914 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004910:	2303      	movs	r3, #3
 8004912:	e06d      	b.n	80049f0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004914:	4b29      	ldr	r3, [pc, #164]	@ (80049bc <HAL_RCC_OscConfig+0x4c4>)
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800491c:	2b00      	cmp	r3, #0
 800491e:	d1f0      	bne.n	8004902 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	6a1b      	ldr	r3, [r3, #32]
 8004924:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004928:	d108      	bne.n	800493c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800492a:	4b24      	ldr	r3, [pc, #144]	@ (80049bc <HAL_RCC_OscConfig+0x4c4>)
 800492c:	685b      	ldr	r3, [r3, #4]
 800492e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	689b      	ldr	r3, [r3, #8]
 8004936:	4921      	ldr	r1, [pc, #132]	@ (80049bc <HAL_RCC_OscConfig+0x4c4>)
 8004938:	4313      	orrs	r3, r2
 800493a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800493c:	4b1f      	ldr	r3, [pc, #124]	@ (80049bc <HAL_RCC_OscConfig+0x4c4>)
 800493e:	685b      	ldr	r3, [r3, #4]
 8004940:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	6a19      	ldr	r1, [r3, #32]
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800494c:	430b      	orrs	r3, r1
 800494e:	491b      	ldr	r1, [pc, #108]	@ (80049bc <HAL_RCC_OscConfig+0x4c4>)
 8004950:	4313      	orrs	r3, r2
 8004952:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004954:	4b1b      	ldr	r3, [pc, #108]	@ (80049c4 <HAL_RCC_OscConfig+0x4cc>)
 8004956:	2201      	movs	r2, #1
 8004958:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800495a:	f7fe f885 	bl	8002a68 <HAL_GetTick>
 800495e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004960:	e008      	b.n	8004974 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004962:	f7fe f881 	bl	8002a68 <HAL_GetTick>
 8004966:	4602      	mov	r2, r0
 8004968:	693b      	ldr	r3, [r7, #16]
 800496a:	1ad3      	subs	r3, r2, r3
 800496c:	2b02      	cmp	r3, #2
 800496e:	d901      	bls.n	8004974 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004970:	2303      	movs	r3, #3
 8004972:	e03d      	b.n	80049f0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004974:	4b11      	ldr	r3, [pc, #68]	@ (80049bc <HAL_RCC_OscConfig+0x4c4>)
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800497c:	2b00      	cmp	r3, #0
 800497e:	d0f0      	beq.n	8004962 <HAL_RCC_OscConfig+0x46a>
 8004980:	e035      	b.n	80049ee <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004982:	4b10      	ldr	r3, [pc, #64]	@ (80049c4 <HAL_RCC_OscConfig+0x4cc>)
 8004984:	2200      	movs	r2, #0
 8004986:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004988:	f7fe f86e 	bl	8002a68 <HAL_GetTick>
 800498c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800498e:	e008      	b.n	80049a2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004990:	f7fe f86a 	bl	8002a68 <HAL_GetTick>
 8004994:	4602      	mov	r2, r0
 8004996:	693b      	ldr	r3, [r7, #16]
 8004998:	1ad3      	subs	r3, r2, r3
 800499a:	2b02      	cmp	r3, #2
 800499c:	d901      	bls.n	80049a2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800499e:	2303      	movs	r3, #3
 80049a0:	e026      	b.n	80049f0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80049a2:	4b06      	ldr	r3, [pc, #24]	@ (80049bc <HAL_RCC_OscConfig+0x4c4>)
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d1f0      	bne.n	8004990 <HAL_RCC_OscConfig+0x498>
 80049ae:	e01e      	b.n	80049ee <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	69db      	ldr	r3, [r3, #28]
 80049b4:	2b01      	cmp	r3, #1
 80049b6:	d107      	bne.n	80049c8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80049b8:	2301      	movs	r3, #1
 80049ba:	e019      	b.n	80049f0 <HAL_RCC_OscConfig+0x4f8>
 80049bc:	40021000 	.word	0x40021000
 80049c0:	40007000 	.word	0x40007000
 80049c4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80049c8:	4b0b      	ldr	r3, [pc, #44]	@ (80049f8 <HAL_RCC_OscConfig+0x500>)
 80049ca:	685b      	ldr	r3, [r3, #4]
 80049cc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	6a1b      	ldr	r3, [r3, #32]
 80049d8:	429a      	cmp	r2, r3
 80049da:	d106      	bne.n	80049ea <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80049e6:	429a      	cmp	r2, r3
 80049e8:	d001      	beq.n	80049ee <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80049ea:	2301      	movs	r3, #1
 80049ec:	e000      	b.n	80049f0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80049ee:	2300      	movs	r3, #0
}
 80049f0:	4618      	mov	r0, r3
 80049f2:	3718      	adds	r7, #24
 80049f4:	46bd      	mov	sp, r7
 80049f6:	bd80      	pop	{r7, pc}
 80049f8:	40021000 	.word	0x40021000

080049fc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80049fc:	b580      	push	{r7, lr}
 80049fe:	b084      	sub	sp, #16
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	6078      	str	r0, [r7, #4]
 8004a04:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d101      	bne.n	8004a10 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004a0c:	2301      	movs	r3, #1
 8004a0e:	e0d0      	b.n	8004bb2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004a10:	4b6a      	ldr	r3, [pc, #424]	@ (8004bbc <HAL_RCC_ClockConfig+0x1c0>)
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	f003 0307 	and.w	r3, r3, #7
 8004a18:	683a      	ldr	r2, [r7, #0]
 8004a1a:	429a      	cmp	r2, r3
 8004a1c:	d910      	bls.n	8004a40 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a1e:	4b67      	ldr	r3, [pc, #412]	@ (8004bbc <HAL_RCC_ClockConfig+0x1c0>)
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	f023 0207 	bic.w	r2, r3, #7
 8004a26:	4965      	ldr	r1, [pc, #404]	@ (8004bbc <HAL_RCC_ClockConfig+0x1c0>)
 8004a28:	683b      	ldr	r3, [r7, #0]
 8004a2a:	4313      	orrs	r3, r2
 8004a2c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a2e:	4b63      	ldr	r3, [pc, #396]	@ (8004bbc <HAL_RCC_ClockConfig+0x1c0>)
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	f003 0307 	and.w	r3, r3, #7
 8004a36:	683a      	ldr	r2, [r7, #0]
 8004a38:	429a      	cmp	r2, r3
 8004a3a:	d001      	beq.n	8004a40 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004a3c:	2301      	movs	r3, #1
 8004a3e:	e0b8      	b.n	8004bb2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	f003 0302 	and.w	r3, r3, #2
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d020      	beq.n	8004a8e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	f003 0304 	and.w	r3, r3, #4
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d005      	beq.n	8004a64 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004a58:	4b59      	ldr	r3, [pc, #356]	@ (8004bc0 <HAL_RCC_ClockConfig+0x1c4>)
 8004a5a:	685b      	ldr	r3, [r3, #4]
 8004a5c:	4a58      	ldr	r2, [pc, #352]	@ (8004bc0 <HAL_RCC_ClockConfig+0x1c4>)
 8004a5e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004a62:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	f003 0308 	and.w	r3, r3, #8
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d005      	beq.n	8004a7c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004a70:	4b53      	ldr	r3, [pc, #332]	@ (8004bc0 <HAL_RCC_ClockConfig+0x1c4>)
 8004a72:	685b      	ldr	r3, [r3, #4]
 8004a74:	4a52      	ldr	r2, [pc, #328]	@ (8004bc0 <HAL_RCC_ClockConfig+0x1c4>)
 8004a76:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8004a7a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004a7c:	4b50      	ldr	r3, [pc, #320]	@ (8004bc0 <HAL_RCC_ClockConfig+0x1c4>)
 8004a7e:	685b      	ldr	r3, [r3, #4]
 8004a80:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	689b      	ldr	r3, [r3, #8]
 8004a88:	494d      	ldr	r1, [pc, #308]	@ (8004bc0 <HAL_RCC_ClockConfig+0x1c4>)
 8004a8a:	4313      	orrs	r3, r2
 8004a8c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	f003 0301 	and.w	r3, r3, #1
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d040      	beq.n	8004b1c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	685b      	ldr	r3, [r3, #4]
 8004a9e:	2b01      	cmp	r3, #1
 8004aa0:	d107      	bne.n	8004ab2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004aa2:	4b47      	ldr	r3, [pc, #284]	@ (8004bc0 <HAL_RCC_ClockConfig+0x1c4>)
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d115      	bne.n	8004ada <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004aae:	2301      	movs	r3, #1
 8004ab0:	e07f      	b.n	8004bb2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	685b      	ldr	r3, [r3, #4]
 8004ab6:	2b02      	cmp	r3, #2
 8004ab8:	d107      	bne.n	8004aca <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004aba:	4b41      	ldr	r3, [pc, #260]	@ (8004bc0 <HAL_RCC_ClockConfig+0x1c4>)
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d109      	bne.n	8004ada <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004ac6:	2301      	movs	r3, #1
 8004ac8:	e073      	b.n	8004bb2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004aca:	4b3d      	ldr	r3, [pc, #244]	@ (8004bc0 <HAL_RCC_ClockConfig+0x1c4>)
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	f003 0302 	and.w	r3, r3, #2
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d101      	bne.n	8004ada <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004ad6:	2301      	movs	r3, #1
 8004ad8:	e06b      	b.n	8004bb2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004ada:	4b39      	ldr	r3, [pc, #228]	@ (8004bc0 <HAL_RCC_ClockConfig+0x1c4>)
 8004adc:	685b      	ldr	r3, [r3, #4]
 8004ade:	f023 0203 	bic.w	r2, r3, #3
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	685b      	ldr	r3, [r3, #4]
 8004ae6:	4936      	ldr	r1, [pc, #216]	@ (8004bc0 <HAL_RCC_ClockConfig+0x1c4>)
 8004ae8:	4313      	orrs	r3, r2
 8004aea:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004aec:	f7fd ffbc 	bl	8002a68 <HAL_GetTick>
 8004af0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004af2:	e00a      	b.n	8004b0a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004af4:	f7fd ffb8 	bl	8002a68 <HAL_GetTick>
 8004af8:	4602      	mov	r2, r0
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	1ad3      	subs	r3, r2, r3
 8004afe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004b02:	4293      	cmp	r3, r2
 8004b04:	d901      	bls.n	8004b0a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004b06:	2303      	movs	r3, #3
 8004b08:	e053      	b.n	8004bb2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b0a:	4b2d      	ldr	r3, [pc, #180]	@ (8004bc0 <HAL_RCC_ClockConfig+0x1c4>)
 8004b0c:	685b      	ldr	r3, [r3, #4]
 8004b0e:	f003 020c 	and.w	r2, r3, #12
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	685b      	ldr	r3, [r3, #4]
 8004b16:	009b      	lsls	r3, r3, #2
 8004b18:	429a      	cmp	r2, r3
 8004b1a:	d1eb      	bne.n	8004af4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004b1c:	4b27      	ldr	r3, [pc, #156]	@ (8004bbc <HAL_RCC_ClockConfig+0x1c0>)
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	f003 0307 	and.w	r3, r3, #7
 8004b24:	683a      	ldr	r2, [r7, #0]
 8004b26:	429a      	cmp	r2, r3
 8004b28:	d210      	bcs.n	8004b4c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b2a:	4b24      	ldr	r3, [pc, #144]	@ (8004bbc <HAL_RCC_ClockConfig+0x1c0>)
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	f023 0207 	bic.w	r2, r3, #7
 8004b32:	4922      	ldr	r1, [pc, #136]	@ (8004bbc <HAL_RCC_ClockConfig+0x1c0>)
 8004b34:	683b      	ldr	r3, [r7, #0]
 8004b36:	4313      	orrs	r3, r2
 8004b38:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b3a:	4b20      	ldr	r3, [pc, #128]	@ (8004bbc <HAL_RCC_ClockConfig+0x1c0>)
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	f003 0307 	and.w	r3, r3, #7
 8004b42:	683a      	ldr	r2, [r7, #0]
 8004b44:	429a      	cmp	r2, r3
 8004b46:	d001      	beq.n	8004b4c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004b48:	2301      	movs	r3, #1
 8004b4a:	e032      	b.n	8004bb2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	f003 0304 	and.w	r3, r3, #4
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d008      	beq.n	8004b6a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004b58:	4b19      	ldr	r3, [pc, #100]	@ (8004bc0 <HAL_RCC_ClockConfig+0x1c4>)
 8004b5a:	685b      	ldr	r3, [r3, #4]
 8004b5c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	68db      	ldr	r3, [r3, #12]
 8004b64:	4916      	ldr	r1, [pc, #88]	@ (8004bc0 <HAL_RCC_ClockConfig+0x1c4>)
 8004b66:	4313      	orrs	r3, r2
 8004b68:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	f003 0308 	and.w	r3, r3, #8
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d009      	beq.n	8004b8a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004b76:	4b12      	ldr	r3, [pc, #72]	@ (8004bc0 <HAL_RCC_ClockConfig+0x1c4>)
 8004b78:	685b      	ldr	r3, [r3, #4]
 8004b7a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	691b      	ldr	r3, [r3, #16]
 8004b82:	00db      	lsls	r3, r3, #3
 8004b84:	490e      	ldr	r1, [pc, #56]	@ (8004bc0 <HAL_RCC_ClockConfig+0x1c4>)
 8004b86:	4313      	orrs	r3, r2
 8004b88:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004b8a:	f000 f821 	bl	8004bd0 <HAL_RCC_GetSysClockFreq>
 8004b8e:	4602      	mov	r2, r0
 8004b90:	4b0b      	ldr	r3, [pc, #44]	@ (8004bc0 <HAL_RCC_ClockConfig+0x1c4>)
 8004b92:	685b      	ldr	r3, [r3, #4]
 8004b94:	091b      	lsrs	r3, r3, #4
 8004b96:	f003 030f 	and.w	r3, r3, #15
 8004b9a:	490a      	ldr	r1, [pc, #40]	@ (8004bc4 <HAL_RCC_ClockConfig+0x1c8>)
 8004b9c:	5ccb      	ldrb	r3, [r1, r3]
 8004b9e:	fa22 f303 	lsr.w	r3, r2, r3
 8004ba2:	4a09      	ldr	r2, [pc, #36]	@ (8004bc8 <HAL_RCC_ClockConfig+0x1cc>)
 8004ba4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004ba6:	4b09      	ldr	r3, [pc, #36]	@ (8004bcc <HAL_RCC_ClockConfig+0x1d0>)
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	4618      	mov	r0, r3
 8004bac:	f7fd ff1a 	bl	80029e4 <HAL_InitTick>

  return HAL_OK;
 8004bb0:	2300      	movs	r3, #0
}
 8004bb2:	4618      	mov	r0, r3
 8004bb4:	3710      	adds	r7, #16
 8004bb6:	46bd      	mov	sp, r7
 8004bb8:	bd80      	pop	{r7, pc}
 8004bba:	bf00      	nop
 8004bbc:	40022000 	.word	0x40022000
 8004bc0:	40021000 	.word	0x40021000
 8004bc4:	08009424 	.word	0x08009424
 8004bc8:	20000004 	.word	0x20000004
 8004bcc:	20000008 	.word	0x20000008

08004bd0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004bd0:	b480      	push	{r7}
 8004bd2:	b087      	sub	sp, #28
 8004bd4:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004bd6:	2300      	movs	r3, #0
 8004bd8:	60fb      	str	r3, [r7, #12]
 8004bda:	2300      	movs	r3, #0
 8004bdc:	60bb      	str	r3, [r7, #8]
 8004bde:	2300      	movs	r3, #0
 8004be0:	617b      	str	r3, [r7, #20]
 8004be2:	2300      	movs	r3, #0
 8004be4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004be6:	2300      	movs	r3, #0
 8004be8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004bea:	4b1e      	ldr	r3, [pc, #120]	@ (8004c64 <HAL_RCC_GetSysClockFreq+0x94>)
 8004bec:	685b      	ldr	r3, [r3, #4]
 8004bee:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	f003 030c 	and.w	r3, r3, #12
 8004bf6:	2b04      	cmp	r3, #4
 8004bf8:	d002      	beq.n	8004c00 <HAL_RCC_GetSysClockFreq+0x30>
 8004bfa:	2b08      	cmp	r3, #8
 8004bfc:	d003      	beq.n	8004c06 <HAL_RCC_GetSysClockFreq+0x36>
 8004bfe:	e027      	b.n	8004c50 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004c00:	4b19      	ldr	r3, [pc, #100]	@ (8004c68 <HAL_RCC_GetSysClockFreq+0x98>)
 8004c02:	613b      	str	r3, [r7, #16]
      break;
 8004c04:	e027      	b.n	8004c56 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	0c9b      	lsrs	r3, r3, #18
 8004c0a:	f003 030f 	and.w	r3, r3, #15
 8004c0e:	4a17      	ldr	r2, [pc, #92]	@ (8004c6c <HAL_RCC_GetSysClockFreq+0x9c>)
 8004c10:	5cd3      	ldrb	r3, [r2, r3]
 8004c12:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d010      	beq.n	8004c40 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004c1e:	4b11      	ldr	r3, [pc, #68]	@ (8004c64 <HAL_RCC_GetSysClockFreq+0x94>)
 8004c20:	685b      	ldr	r3, [r3, #4]
 8004c22:	0c5b      	lsrs	r3, r3, #17
 8004c24:	f003 0301 	and.w	r3, r3, #1
 8004c28:	4a11      	ldr	r2, [pc, #68]	@ (8004c70 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004c2a:	5cd3      	ldrb	r3, [r2, r3]
 8004c2c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	4a0d      	ldr	r2, [pc, #52]	@ (8004c68 <HAL_RCC_GetSysClockFreq+0x98>)
 8004c32:	fb03 f202 	mul.w	r2, r3, r2
 8004c36:	68bb      	ldr	r3, [r7, #8]
 8004c38:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c3c:	617b      	str	r3, [r7, #20]
 8004c3e:	e004      	b.n	8004c4a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	4a0c      	ldr	r2, [pc, #48]	@ (8004c74 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004c44:	fb02 f303 	mul.w	r3, r2, r3
 8004c48:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8004c4a:	697b      	ldr	r3, [r7, #20]
 8004c4c:	613b      	str	r3, [r7, #16]
      break;
 8004c4e:	e002      	b.n	8004c56 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004c50:	4b05      	ldr	r3, [pc, #20]	@ (8004c68 <HAL_RCC_GetSysClockFreq+0x98>)
 8004c52:	613b      	str	r3, [r7, #16]
      break;
 8004c54:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004c56:	693b      	ldr	r3, [r7, #16]
}
 8004c58:	4618      	mov	r0, r3
 8004c5a:	371c      	adds	r7, #28
 8004c5c:	46bd      	mov	sp, r7
 8004c5e:	bc80      	pop	{r7}
 8004c60:	4770      	bx	lr
 8004c62:	bf00      	nop
 8004c64:	40021000 	.word	0x40021000
 8004c68:	007a1200 	.word	0x007a1200
 8004c6c:	0800943c 	.word	0x0800943c
 8004c70:	0800944c 	.word	0x0800944c
 8004c74:	003d0900 	.word	0x003d0900

08004c78 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004c78:	b480      	push	{r7}
 8004c7a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004c7c:	4b02      	ldr	r3, [pc, #8]	@ (8004c88 <HAL_RCC_GetHCLKFreq+0x10>)
 8004c7e:	681b      	ldr	r3, [r3, #0]
}
 8004c80:	4618      	mov	r0, r3
 8004c82:	46bd      	mov	sp, r7
 8004c84:	bc80      	pop	{r7}
 8004c86:	4770      	bx	lr
 8004c88:	20000004 	.word	0x20000004

08004c8c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004c8c:	b580      	push	{r7, lr}
 8004c8e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004c90:	f7ff fff2 	bl	8004c78 <HAL_RCC_GetHCLKFreq>
 8004c94:	4602      	mov	r2, r0
 8004c96:	4b05      	ldr	r3, [pc, #20]	@ (8004cac <HAL_RCC_GetPCLK1Freq+0x20>)
 8004c98:	685b      	ldr	r3, [r3, #4]
 8004c9a:	0a1b      	lsrs	r3, r3, #8
 8004c9c:	f003 0307 	and.w	r3, r3, #7
 8004ca0:	4903      	ldr	r1, [pc, #12]	@ (8004cb0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004ca2:	5ccb      	ldrb	r3, [r1, r3]
 8004ca4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004ca8:	4618      	mov	r0, r3
 8004caa:	bd80      	pop	{r7, pc}
 8004cac:	40021000 	.word	0x40021000
 8004cb0:	08009434 	.word	0x08009434

08004cb4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004cb4:	b580      	push	{r7, lr}
 8004cb6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004cb8:	f7ff ffde 	bl	8004c78 <HAL_RCC_GetHCLKFreq>
 8004cbc:	4602      	mov	r2, r0
 8004cbe:	4b05      	ldr	r3, [pc, #20]	@ (8004cd4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004cc0:	685b      	ldr	r3, [r3, #4]
 8004cc2:	0adb      	lsrs	r3, r3, #11
 8004cc4:	f003 0307 	and.w	r3, r3, #7
 8004cc8:	4903      	ldr	r1, [pc, #12]	@ (8004cd8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004cca:	5ccb      	ldrb	r3, [r1, r3]
 8004ccc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004cd0:	4618      	mov	r0, r3
 8004cd2:	bd80      	pop	{r7, pc}
 8004cd4:	40021000 	.word	0x40021000
 8004cd8:	08009434 	.word	0x08009434

08004cdc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004cdc:	b480      	push	{r7}
 8004cde:	b085      	sub	sp, #20
 8004ce0:	af00      	add	r7, sp, #0
 8004ce2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004ce4:	4b0a      	ldr	r3, [pc, #40]	@ (8004d10 <RCC_Delay+0x34>)
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	4a0a      	ldr	r2, [pc, #40]	@ (8004d14 <RCC_Delay+0x38>)
 8004cea:	fba2 2303 	umull	r2, r3, r2, r3
 8004cee:	0a5b      	lsrs	r3, r3, #9
 8004cf0:	687a      	ldr	r2, [r7, #4]
 8004cf2:	fb02 f303 	mul.w	r3, r2, r3
 8004cf6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004cf8:	bf00      	nop
  }
  while (Delay --);
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	1e5a      	subs	r2, r3, #1
 8004cfe:	60fa      	str	r2, [r7, #12]
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d1f9      	bne.n	8004cf8 <RCC_Delay+0x1c>
}
 8004d04:	bf00      	nop
 8004d06:	bf00      	nop
 8004d08:	3714      	adds	r7, #20
 8004d0a:	46bd      	mov	sp, r7
 8004d0c:	bc80      	pop	{r7}
 8004d0e:	4770      	bx	lr
 8004d10:	20000004 	.word	0x20000004
 8004d14:	10624dd3 	.word	0x10624dd3

08004d18 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004d18:	b580      	push	{r7, lr}
 8004d1a:	b082      	sub	sp, #8
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d101      	bne.n	8004d2a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004d26:	2301      	movs	r3, #1
 8004d28:	e076      	b.n	8004e18 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d108      	bne.n	8004d44 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	685b      	ldr	r3, [r3, #4]
 8004d36:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004d3a:	d009      	beq.n	8004d50 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	2200      	movs	r2, #0
 8004d40:	61da      	str	r2, [r3, #28]
 8004d42:	e005      	b.n	8004d50 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	2200      	movs	r2, #0
 8004d48:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	2200      	movs	r2, #0
 8004d4e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	2200      	movs	r2, #0
 8004d54:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004d5c:	b2db      	uxtb	r3, r3
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d106      	bne.n	8004d70 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	2200      	movs	r2, #0
 8004d66:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004d6a:	6878      	ldr	r0, [r7, #4]
 8004d6c:	f7fd fc3e 	bl	80025ec <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	2202      	movs	r2, #2
 8004d74:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	681a      	ldr	r2, [r3, #0]
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004d86:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	685b      	ldr	r3, [r3, #4]
 8004d8c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	689b      	ldr	r3, [r3, #8]
 8004d94:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004d98:	431a      	orrs	r2, r3
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	68db      	ldr	r3, [r3, #12]
 8004d9e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004da2:	431a      	orrs	r2, r3
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	691b      	ldr	r3, [r3, #16]
 8004da8:	f003 0302 	and.w	r3, r3, #2
 8004dac:	431a      	orrs	r2, r3
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	695b      	ldr	r3, [r3, #20]
 8004db2:	f003 0301 	and.w	r3, r3, #1
 8004db6:	431a      	orrs	r2, r3
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	699b      	ldr	r3, [r3, #24]
 8004dbc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004dc0:	431a      	orrs	r2, r3
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	69db      	ldr	r3, [r3, #28]
 8004dc6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004dca:	431a      	orrs	r2, r3
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	6a1b      	ldr	r3, [r3, #32]
 8004dd0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004dd4:	ea42 0103 	orr.w	r1, r2, r3
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ddc:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	430a      	orrs	r2, r1
 8004de6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	699b      	ldr	r3, [r3, #24]
 8004dec:	0c1a      	lsrs	r2, r3, #16
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f002 0204 	and.w	r2, r2, #4
 8004df6:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	69da      	ldr	r2, [r3, #28]
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004e06:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	2200      	movs	r2, #0
 8004e0c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	2201      	movs	r2, #1
 8004e12:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004e16:	2300      	movs	r3, #0
}
 8004e18:	4618      	mov	r0, r3
 8004e1a:	3708      	adds	r7, #8
 8004e1c:	46bd      	mov	sp, r7
 8004e1e:	bd80      	pop	{r7, pc}

08004e20 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004e20:	b580      	push	{r7, lr}
 8004e22:	b088      	sub	sp, #32
 8004e24:	af00      	add	r7, sp, #0
 8004e26:	60f8      	str	r0, [r7, #12]
 8004e28:	60b9      	str	r1, [r7, #8]
 8004e2a:	603b      	str	r3, [r7, #0]
 8004e2c:	4613      	mov	r3, r2
 8004e2e:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004e30:	f7fd fe1a 	bl	8002a68 <HAL_GetTick>
 8004e34:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004e36:	88fb      	ldrh	r3, [r7, #6]
 8004e38:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004e40:	b2db      	uxtb	r3, r3
 8004e42:	2b01      	cmp	r3, #1
 8004e44:	d001      	beq.n	8004e4a <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004e46:	2302      	movs	r3, #2
 8004e48:	e12a      	b.n	80050a0 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8004e4a:	68bb      	ldr	r3, [r7, #8]
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d002      	beq.n	8004e56 <HAL_SPI_Transmit+0x36>
 8004e50:	88fb      	ldrh	r3, [r7, #6]
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d101      	bne.n	8004e5a <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004e56:	2301      	movs	r3, #1
 8004e58:	e122      	b.n	80050a0 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004e60:	2b01      	cmp	r3, #1
 8004e62:	d101      	bne.n	8004e68 <HAL_SPI_Transmit+0x48>
 8004e64:	2302      	movs	r3, #2
 8004e66:	e11b      	b.n	80050a0 <HAL_SPI_Transmit+0x280>
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	2201      	movs	r2, #1
 8004e6c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	2203      	movs	r2, #3
 8004e74:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	2200      	movs	r2, #0
 8004e7c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	68ba      	ldr	r2, [r7, #8]
 8004e82:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	88fa      	ldrh	r2, [r7, #6]
 8004e88:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	88fa      	ldrh	r2, [r7, #6]
 8004e8e:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	2200      	movs	r2, #0
 8004e94:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	2200      	movs	r2, #0
 8004e9a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	2200      	movs	r2, #0
 8004ea0:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	2200      	movs	r2, #0
 8004ea6:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	2200      	movs	r2, #0
 8004eac:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	689b      	ldr	r3, [r3, #8]
 8004eb2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004eb6:	d10f      	bne.n	8004ed8 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	681a      	ldr	r2, [r3, #0]
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004ec6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	681a      	ldr	r2, [r3, #0]
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004ed6:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ee2:	2b40      	cmp	r3, #64	@ 0x40
 8004ee4:	d007      	beq.n	8004ef6 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	681a      	ldr	r2, [r3, #0]
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004ef4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	68db      	ldr	r3, [r3, #12]
 8004efa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004efe:	d152      	bne.n	8004fa6 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	685b      	ldr	r3, [r3, #4]
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d002      	beq.n	8004f0e <HAL_SPI_Transmit+0xee>
 8004f08:	8b7b      	ldrh	r3, [r7, #26]
 8004f0a:	2b01      	cmp	r3, #1
 8004f0c:	d145      	bne.n	8004f9a <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f12:	881a      	ldrh	r2, [r3, #0]
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f1e:	1c9a      	adds	r2, r3, #2
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004f28:	b29b      	uxth	r3, r3
 8004f2a:	3b01      	subs	r3, #1
 8004f2c:	b29a      	uxth	r2, r3
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004f32:	e032      	b.n	8004f9a <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	689b      	ldr	r3, [r3, #8]
 8004f3a:	f003 0302 	and.w	r3, r3, #2
 8004f3e:	2b02      	cmp	r3, #2
 8004f40:	d112      	bne.n	8004f68 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f46:	881a      	ldrh	r2, [r3, #0]
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f52:	1c9a      	adds	r2, r3, #2
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004f5c:	b29b      	uxth	r3, r3
 8004f5e:	3b01      	subs	r3, #1
 8004f60:	b29a      	uxth	r2, r3
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004f66:	e018      	b.n	8004f9a <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004f68:	f7fd fd7e 	bl	8002a68 <HAL_GetTick>
 8004f6c:	4602      	mov	r2, r0
 8004f6e:	69fb      	ldr	r3, [r7, #28]
 8004f70:	1ad3      	subs	r3, r2, r3
 8004f72:	683a      	ldr	r2, [r7, #0]
 8004f74:	429a      	cmp	r2, r3
 8004f76:	d803      	bhi.n	8004f80 <HAL_SPI_Transmit+0x160>
 8004f78:	683b      	ldr	r3, [r7, #0]
 8004f7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f7e:	d102      	bne.n	8004f86 <HAL_SPI_Transmit+0x166>
 8004f80:	683b      	ldr	r3, [r7, #0]
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d109      	bne.n	8004f9a <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	2201      	movs	r2, #1
 8004f8a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	2200      	movs	r2, #0
 8004f92:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004f96:	2303      	movs	r3, #3
 8004f98:	e082      	b.n	80050a0 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004f9e:	b29b      	uxth	r3, r3
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d1c7      	bne.n	8004f34 <HAL_SPI_Transmit+0x114>
 8004fa4:	e053      	b.n	800504e <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	685b      	ldr	r3, [r3, #4]
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d002      	beq.n	8004fb4 <HAL_SPI_Transmit+0x194>
 8004fae:	8b7b      	ldrh	r3, [r7, #26]
 8004fb0:	2b01      	cmp	r3, #1
 8004fb2:	d147      	bne.n	8005044 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	330c      	adds	r3, #12
 8004fbe:	7812      	ldrb	r2, [r2, #0]
 8004fc0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fc6:	1c5a      	adds	r2, r3, #1
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004fd0:	b29b      	uxth	r3, r3
 8004fd2:	3b01      	subs	r3, #1
 8004fd4:	b29a      	uxth	r2, r3
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004fda:	e033      	b.n	8005044 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	689b      	ldr	r3, [r3, #8]
 8004fe2:	f003 0302 	and.w	r3, r3, #2
 8004fe6:	2b02      	cmp	r3, #2
 8004fe8:	d113      	bne.n	8005012 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	330c      	adds	r3, #12
 8004ff4:	7812      	ldrb	r2, [r2, #0]
 8004ff6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ffc:	1c5a      	adds	r2, r3, #1
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005006:	b29b      	uxth	r3, r3
 8005008:	3b01      	subs	r3, #1
 800500a:	b29a      	uxth	r2, r3
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005010:	e018      	b.n	8005044 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005012:	f7fd fd29 	bl	8002a68 <HAL_GetTick>
 8005016:	4602      	mov	r2, r0
 8005018:	69fb      	ldr	r3, [r7, #28]
 800501a:	1ad3      	subs	r3, r2, r3
 800501c:	683a      	ldr	r2, [r7, #0]
 800501e:	429a      	cmp	r2, r3
 8005020:	d803      	bhi.n	800502a <HAL_SPI_Transmit+0x20a>
 8005022:	683b      	ldr	r3, [r7, #0]
 8005024:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005028:	d102      	bne.n	8005030 <HAL_SPI_Transmit+0x210>
 800502a:	683b      	ldr	r3, [r7, #0]
 800502c:	2b00      	cmp	r3, #0
 800502e:	d109      	bne.n	8005044 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	2201      	movs	r2, #1
 8005034:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	2200      	movs	r2, #0
 800503c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005040:	2303      	movs	r3, #3
 8005042:	e02d      	b.n	80050a0 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005048:	b29b      	uxth	r3, r3
 800504a:	2b00      	cmp	r3, #0
 800504c:	d1c6      	bne.n	8004fdc <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800504e:	69fa      	ldr	r2, [r7, #28]
 8005050:	6839      	ldr	r1, [r7, #0]
 8005052:	68f8      	ldr	r0, [r7, #12]
 8005054:	f000 fbc4 	bl	80057e0 <SPI_EndRxTxTransaction>
 8005058:	4603      	mov	r3, r0
 800505a:	2b00      	cmp	r3, #0
 800505c:	d002      	beq.n	8005064 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	2220      	movs	r2, #32
 8005062:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	689b      	ldr	r3, [r3, #8]
 8005068:	2b00      	cmp	r3, #0
 800506a:	d10a      	bne.n	8005082 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800506c:	2300      	movs	r3, #0
 800506e:	617b      	str	r3, [r7, #20]
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	68db      	ldr	r3, [r3, #12]
 8005076:	617b      	str	r3, [r7, #20]
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	689b      	ldr	r3, [r3, #8]
 800507e:	617b      	str	r3, [r7, #20]
 8005080:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	2201      	movs	r2, #1
 8005086:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	2200      	movs	r2, #0
 800508e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005096:	2b00      	cmp	r3, #0
 8005098:	d001      	beq.n	800509e <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 800509a:	2301      	movs	r3, #1
 800509c:	e000      	b.n	80050a0 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 800509e:	2300      	movs	r3, #0
  }
}
 80050a0:	4618      	mov	r0, r3
 80050a2:	3720      	adds	r7, #32
 80050a4:	46bd      	mov	sp, r7
 80050a6:	bd80      	pop	{r7, pc}

080050a8 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80050a8:	b580      	push	{r7, lr}
 80050aa:	b088      	sub	sp, #32
 80050ac:	af02      	add	r7, sp, #8
 80050ae:	60f8      	str	r0, [r7, #12]
 80050b0:	60b9      	str	r1, [r7, #8]
 80050b2:	603b      	str	r3, [r7, #0]
 80050b4:	4613      	mov	r3, r2
 80050b6:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80050be:	b2db      	uxtb	r3, r3
 80050c0:	2b01      	cmp	r3, #1
 80050c2:	d001      	beq.n	80050c8 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 80050c4:	2302      	movs	r3, #2
 80050c6:	e104      	b.n	80052d2 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	685b      	ldr	r3, [r3, #4]
 80050cc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80050d0:	d112      	bne.n	80050f8 <HAL_SPI_Receive+0x50>
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	689b      	ldr	r3, [r3, #8]
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d10e      	bne.n	80050f8 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	2204      	movs	r2, #4
 80050de:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80050e2:	88fa      	ldrh	r2, [r7, #6]
 80050e4:	683b      	ldr	r3, [r7, #0]
 80050e6:	9300      	str	r3, [sp, #0]
 80050e8:	4613      	mov	r3, r2
 80050ea:	68ba      	ldr	r2, [r7, #8]
 80050ec:	68b9      	ldr	r1, [r7, #8]
 80050ee:	68f8      	ldr	r0, [r7, #12]
 80050f0:	f000 f8f3 	bl	80052da <HAL_SPI_TransmitReceive>
 80050f4:	4603      	mov	r3, r0
 80050f6:	e0ec      	b.n	80052d2 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80050f8:	f7fd fcb6 	bl	8002a68 <HAL_GetTick>
 80050fc:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 80050fe:	68bb      	ldr	r3, [r7, #8]
 8005100:	2b00      	cmp	r3, #0
 8005102:	d002      	beq.n	800510a <HAL_SPI_Receive+0x62>
 8005104:	88fb      	ldrh	r3, [r7, #6]
 8005106:	2b00      	cmp	r3, #0
 8005108:	d101      	bne.n	800510e <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 800510a:	2301      	movs	r3, #1
 800510c:	e0e1      	b.n	80052d2 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005114:	2b01      	cmp	r3, #1
 8005116:	d101      	bne.n	800511c <HAL_SPI_Receive+0x74>
 8005118:	2302      	movs	r3, #2
 800511a:	e0da      	b.n	80052d2 <HAL_SPI_Receive+0x22a>
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	2201      	movs	r2, #1
 8005120:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	2204      	movs	r2, #4
 8005128:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	2200      	movs	r2, #0
 8005130:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	68ba      	ldr	r2, [r7, #8]
 8005136:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	88fa      	ldrh	r2, [r7, #6]
 800513c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	88fa      	ldrh	r2, [r7, #6]
 8005142:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	2200      	movs	r2, #0
 8005148:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	2200      	movs	r2, #0
 800514e:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	2200      	movs	r2, #0
 8005154:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	2200      	movs	r2, #0
 800515a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	2200      	movs	r2, #0
 8005160:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	689b      	ldr	r3, [r3, #8]
 8005166:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800516a:	d10f      	bne.n	800518c <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	681a      	ldr	r2, [r3, #0]
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800517a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	681a      	ldr	r2, [r3, #0]
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800518a:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005196:	2b40      	cmp	r3, #64	@ 0x40
 8005198:	d007      	beq.n	80051aa <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	681a      	ldr	r2, [r3, #0]
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80051a8:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	68db      	ldr	r3, [r3, #12]
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d170      	bne.n	8005294 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80051b2:	e035      	b.n	8005220 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	689b      	ldr	r3, [r3, #8]
 80051ba:	f003 0301 	and.w	r3, r3, #1
 80051be:	2b01      	cmp	r3, #1
 80051c0:	d115      	bne.n	80051ee <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	f103 020c 	add.w	r2, r3, #12
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051ce:	7812      	ldrb	r2, [r2, #0]
 80051d0:	b2d2      	uxtb	r2, r2
 80051d2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051d8:	1c5a      	adds	r2, r3, #1
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80051e2:	b29b      	uxth	r3, r3
 80051e4:	3b01      	subs	r3, #1
 80051e6:	b29a      	uxth	r2, r3
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80051ec:	e018      	b.n	8005220 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80051ee:	f7fd fc3b 	bl	8002a68 <HAL_GetTick>
 80051f2:	4602      	mov	r2, r0
 80051f4:	697b      	ldr	r3, [r7, #20]
 80051f6:	1ad3      	subs	r3, r2, r3
 80051f8:	683a      	ldr	r2, [r7, #0]
 80051fa:	429a      	cmp	r2, r3
 80051fc:	d803      	bhi.n	8005206 <HAL_SPI_Receive+0x15e>
 80051fe:	683b      	ldr	r3, [r7, #0]
 8005200:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005204:	d102      	bne.n	800520c <HAL_SPI_Receive+0x164>
 8005206:	683b      	ldr	r3, [r7, #0]
 8005208:	2b00      	cmp	r3, #0
 800520a:	d109      	bne.n	8005220 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	2201      	movs	r2, #1
 8005210:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	2200      	movs	r2, #0
 8005218:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800521c:	2303      	movs	r3, #3
 800521e:	e058      	b.n	80052d2 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005224:	b29b      	uxth	r3, r3
 8005226:	2b00      	cmp	r3, #0
 8005228:	d1c4      	bne.n	80051b4 <HAL_SPI_Receive+0x10c>
 800522a:	e038      	b.n	800529e <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	689b      	ldr	r3, [r3, #8]
 8005232:	f003 0301 	and.w	r3, r3, #1
 8005236:	2b01      	cmp	r3, #1
 8005238:	d113      	bne.n	8005262 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	68da      	ldr	r2, [r3, #12]
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005244:	b292      	uxth	r2, r2
 8005246:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800524c:	1c9a      	adds	r2, r3, #2
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005256:	b29b      	uxth	r3, r3
 8005258:	3b01      	subs	r3, #1
 800525a:	b29a      	uxth	r2, r3
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005260:	e018      	b.n	8005294 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005262:	f7fd fc01 	bl	8002a68 <HAL_GetTick>
 8005266:	4602      	mov	r2, r0
 8005268:	697b      	ldr	r3, [r7, #20]
 800526a:	1ad3      	subs	r3, r2, r3
 800526c:	683a      	ldr	r2, [r7, #0]
 800526e:	429a      	cmp	r2, r3
 8005270:	d803      	bhi.n	800527a <HAL_SPI_Receive+0x1d2>
 8005272:	683b      	ldr	r3, [r7, #0]
 8005274:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005278:	d102      	bne.n	8005280 <HAL_SPI_Receive+0x1d8>
 800527a:	683b      	ldr	r3, [r7, #0]
 800527c:	2b00      	cmp	r3, #0
 800527e:	d109      	bne.n	8005294 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	2201      	movs	r2, #1
 8005284:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	2200      	movs	r2, #0
 800528c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005290:	2303      	movs	r3, #3
 8005292:	e01e      	b.n	80052d2 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005298:	b29b      	uxth	r3, r3
 800529a:	2b00      	cmp	r3, #0
 800529c:	d1c6      	bne.n	800522c <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800529e:	697a      	ldr	r2, [r7, #20]
 80052a0:	6839      	ldr	r1, [r7, #0]
 80052a2:	68f8      	ldr	r0, [r7, #12]
 80052a4:	f000 fa4a 	bl	800573c <SPI_EndRxTransaction>
 80052a8:	4603      	mov	r3, r0
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d002      	beq.n	80052b4 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	2220      	movs	r2, #32
 80052b2:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	2201      	movs	r2, #1
 80052b8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	2200      	movs	r2, #0
 80052c0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d001      	beq.n	80052d0 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 80052cc:	2301      	movs	r3, #1
 80052ce:	e000      	b.n	80052d2 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 80052d0:	2300      	movs	r3, #0
  }
}
 80052d2:	4618      	mov	r0, r3
 80052d4:	3718      	adds	r7, #24
 80052d6:	46bd      	mov	sp, r7
 80052d8:	bd80      	pop	{r7, pc}

080052da <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80052da:	b580      	push	{r7, lr}
 80052dc:	b08a      	sub	sp, #40	@ 0x28
 80052de:	af00      	add	r7, sp, #0
 80052e0:	60f8      	str	r0, [r7, #12]
 80052e2:	60b9      	str	r1, [r7, #8]
 80052e4:	607a      	str	r2, [r7, #4]
 80052e6:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80052e8:	2301      	movs	r3, #1
 80052ea:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80052ec:	f7fd fbbc 	bl	8002a68 <HAL_GetTick>
 80052f0:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80052f8:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	685b      	ldr	r3, [r3, #4]
 80052fe:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8005300:	887b      	ldrh	r3, [r7, #2]
 8005302:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005304:	7ffb      	ldrb	r3, [r7, #31]
 8005306:	2b01      	cmp	r3, #1
 8005308:	d00c      	beq.n	8005324 <HAL_SPI_TransmitReceive+0x4a>
 800530a:	69bb      	ldr	r3, [r7, #24]
 800530c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005310:	d106      	bne.n	8005320 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	689b      	ldr	r3, [r3, #8]
 8005316:	2b00      	cmp	r3, #0
 8005318:	d102      	bne.n	8005320 <HAL_SPI_TransmitReceive+0x46>
 800531a:	7ffb      	ldrb	r3, [r7, #31]
 800531c:	2b04      	cmp	r3, #4
 800531e:	d001      	beq.n	8005324 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8005320:	2302      	movs	r3, #2
 8005322:	e17f      	b.n	8005624 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005324:	68bb      	ldr	r3, [r7, #8]
 8005326:	2b00      	cmp	r3, #0
 8005328:	d005      	beq.n	8005336 <HAL_SPI_TransmitReceive+0x5c>
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	2b00      	cmp	r3, #0
 800532e:	d002      	beq.n	8005336 <HAL_SPI_TransmitReceive+0x5c>
 8005330:	887b      	ldrh	r3, [r7, #2]
 8005332:	2b00      	cmp	r3, #0
 8005334:	d101      	bne.n	800533a <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8005336:	2301      	movs	r3, #1
 8005338:	e174      	b.n	8005624 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005340:	2b01      	cmp	r3, #1
 8005342:	d101      	bne.n	8005348 <HAL_SPI_TransmitReceive+0x6e>
 8005344:	2302      	movs	r3, #2
 8005346:	e16d      	b.n	8005624 <HAL_SPI_TransmitReceive+0x34a>
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	2201      	movs	r2, #1
 800534c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005356:	b2db      	uxtb	r3, r3
 8005358:	2b04      	cmp	r3, #4
 800535a:	d003      	beq.n	8005364 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	2205      	movs	r2, #5
 8005360:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	2200      	movs	r2, #0
 8005368:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	687a      	ldr	r2, [r7, #4]
 800536e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	887a      	ldrh	r2, [r7, #2]
 8005374:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	887a      	ldrh	r2, [r7, #2]
 800537a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	68ba      	ldr	r2, [r7, #8]
 8005380:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	887a      	ldrh	r2, [r7, #2]
 8005386:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	887a      	ldrh	r2, [r7, #2]
 800538c:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	2200      	movs	r2, #0
 8005392:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	2200      	movs	r2, #0
 8005398:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053a4:	2b40      	cmp	r3, #64	@ 0x40
 80053a6:	d007      	beq.n	80053b8 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	681a      	ldr	r2, [r3, #0]
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80053b6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	68db      	ldr	r3, [r3, #12]
 80053bc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80053c0:	d17e      	bne.n	80054c0 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	685b      	ldr	r3, [r3, #4]
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d002      	beq.n	80053d0 <HAL_SPI_TransmitReceive+0xf6>
 80053ca:	8afb      	ldrh	r3, [r7, #22]
 80053cc:	2b01      	cmp	r3, #1
 80053ce:	d16c      	bne.n	80054aa <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053d4:	881a      	ldrh	r2, [r3, #0]
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053e0:	1c9a      	adds	r2, r3, #2
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80053ea:	b29b      	uxth	r3, r3
 80053ec:	3b01      	subs	r3, #1
 80053ee:	b29a      	uxth	r2, r3
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80053f4:	e059      	b.n	80054aa <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	689b      	ldr	r3, [r3, #8]
 80053fc:	f003 0302 	and.w	r3, r3, #2
 8005400:	2b02      	cmp	r3, #2
 8005402:	d11b      	bne.n	800543c <HAL_SPI_TransmitReceive+0x162>
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005408:	b29b      	uxth	r3, r3
 800540a:	2b00      	cmp	r3, #0
 800540c:	d016      	beq.n	800543c <HAL_SPI_TransmitReceive+0x162>
 800540e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005410:	2b01      	cmp	r3, #1
 8005412:	d113      	bne.n	800543c <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005418:	881a      	ldrh	r2, [r3, #0]
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005424:	1c9a      	adds	r2, r3, #2
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800542e:	b29b      	uxth	r3, r3
 8005430:	3b01      	subs	r3, #1
 8005432:	b29a      	uxth	r2, r3
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005438:	2300      	movs	r3, #0
 800543a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	689b      	ldr	r3, [r3, #8]
 8005442:	f003 0301 	and.w	r3, r3, #1
 8005446:	2b01      	cmp	r3, #1
 8005448:	d119      	bne.n	800547e <HAL_SPI_TransmitReceive+0x1a4>
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800544e:	b29b      	uxth	r3, r3
 8005450:	2b00      	cmp	r3, #0
 8005452:	d014      	beq.n	800547e <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	68da      	ldr	r2, [r3, #12]
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800545e:	b292      	uxth	r2, r2
 8005460:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005466:	1c9a      	adds	r2, r3, #2
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005470:	b29b      	uxth	r3, r3
 8005472:	3b01      	subs	r3, #1
 8005474:	b29a      	uxth	r2, r3
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800547a:	2301      	movs	r3, #1
 800547c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800547e:	f7fd faf3 	bl	8002a68 <HAL_GetTick>
 8005482:	4602      	mov	r2, r0
 8005484:	6a3b      	ldr	r3, [r7, #32]
 8005486:	1ad3      	subs	r3, r2, r3
 8005488:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800548a:	429a      	cmp	r2, r3
 800548c:	d80d      	bhi.n	80054aa <HAL_SPI_TransmitReceive+0x1d0>
 800548e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005490:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005494:	d009      	beq.n	80054aa <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	2201      	movs	r2, #1
 800549a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	2200      	movs	r2, #0
 80054a2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80054a6:	2303      	movs	r3, #3
 80054a8:	e0bc      	b.n	8005624 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80054ae:	b29b      	uxth	r3, r3
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d1a0      	bne.n	80053f6 <HAL_SPI_TransmitReceive+0x11c>
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80054b8:	b29b      	uxth	r3, r3
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d19b      	bne.n	80053f6 <HAL_SPI_TransmitReceive+0x11c>
 80054be:	e082      	b.n	80055c6 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	685b      	ldr	r3, [r3, #4]
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d002      	beq.n	80054ce <HAL_SPI_TransmitReceive+0x1f4>
 80054c8:	8afb      	ldrh	r3, [r7, #22]
 80054ca:	2b01      	cmp	r3, #1
 80054cc:	d171      	bne.n	80055b2 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	330c      	adds	r3, #12
 80054d8:	7812      	ldrb	r2, [r2, #0]
 80054da:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054e0:	1c5a      	adds	r2, r3, #1
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80054ea:	b29b      	uxth	r3, r3
 80054ec:	3b01      	subs	r3, #1
 80054ee:	b29a      	uxth	r2, r3
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80054f4:	e05d      	b.n	80055b2 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	689b      	ldr	r3, [r3, #8]
 80054fc:	f003 0302 	and.w	r3, r3, #2
 8005500:	2b02      	cmp	r3, #2
 8005502:	d11c      	bne.n	800553e <HAL_SPI_TransmitReceive+0x264>
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005508:	b29b      	uxth	r3, r3
 800550a:	2b00      	cmp	r3, #0
 800550c:	d017      	beq.n	800553e <HAL_SPI_TransmitReceive+0x264>
 800550e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005510:	2b01      	cmp	r3, #1
 8005512:	d114      	bne.n	800553e <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	330c      	adds	r3, #12
 800551e:	7812      	ldrb	r2, [r2, #0]
 8005520:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005526:	1c5a      	adds	r2, r3, #1
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005530:	b29b      	uxth	r3, r3
 8005532:	3b01      	subs	r3, #1
 8005534:	b29a      	uxth	r2, r3
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800553a:	2300      	movs	r3, #0
 800553c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	689b      	ldr	r3, [r3, #8]
 8005544:	f003 0301 	and.w	r3, r3, #1
 8005548:	2b01      	cmp	r3, #1
 800554a:	d119      	bne.n	8005580 <HAL_SPI_TransmitReceive+0x2a6>
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005550:	b29b      	uxth	r3, r3
 8005552:	2b00      	cmp	r3, #0
 8005554:	d014      	beq.n	8005580 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	68da      	ldr	r2, [r3, #12]
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005560:	b2d2      	uxtb	r2, r2
 8005562:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005568:	1c5a      	adds	r2, r3, #1
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005572:	b29b      	uxth	r3, r3
 8005574:	3b01      	subs	r3, #1
 8005576:	b29a      	uxth	r2, r3
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800557c:	2301      	movs	r3, #1
 800557e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005580:	f7fd fa72 	bl	8002a68 <HAL_GetTick>
 8005584:	4602      	mov	r2, r0
 8005586:	6a3b      	ldr	r3, [r7, #32]
 8005588:	1ad3      	subs	r3, r2, r3
 800558a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800558c:	429a      	cmp	r2, r3
 800558e:	d803      	bhi.n	8005598 <HAL_SPI_TransmitReceive+0x2be>
 8005590:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005592:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005596:	d102      	bne.n	800559e <HAL_SPI_TransmitReceive+0x2c4>
 8005598:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800559a:	2b00      	cmp	r3, #0
 800559c:	d109      	bne.n	80055b2 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	2201      	movs	r2, #1
 80055a2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	2200      	movs	r2, #0
 80055aa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80055ae:	2303      	movs	r3, #3
 80055b0:	e038      	b.n	8005624 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80055b6:	b29b      	uxth	r3, r3
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d19c      	bne.n	80054f6 <HAL_SPI_TransmitReceive+0x21c>
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80055c0:	b29b      	uxth	r3, r3
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d197      	bne.n	80054f6 <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80055c6:	6a3a      	ldr	r2, [r7, #32]
 80055c8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80055ca:	68f8      	ldr	r0, [r7, #12]
 80055cc:	f000 f908 	bl	80057e0 <SPI_EndRxTxTransaction>
 80055d0:	4603      	mov	r3, r0
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d008      	beq.n	80055e8 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	2220      	movs	r2, #32
 80055da:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	2200      	movs	r2, #0
 80055e0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80055e4:	2301      	movs	r3, #1
 80055e6:	e01d      	b.n	8005624 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	689b      	ldr	r3, [r3, #8]
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d10a      	bne.n	8005606 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80055f0:	2300      	movs	r3, #0
 80055f2:	613b      	str	r3, [r7, #16]
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	68db      	ldr	r3, [r3, #12]
 80055fa:	613b      	str	r3, [r7, #16]
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	689b      	ldr	r3, [r3, #8]
 8005602:	613b      	str	r3, [r7, #16]
 8005604:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	2201      	movs	r2, #1
 800560a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	2200      	movs	r2, #0
 8005612:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800561a:	2b00      	cmp	r3, #0
 800561c:	d001      	beq.n	8005622 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 800561e:	2301      	movs	r3, #1
 8005620:	e000      	b.n	8005624 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8005622:	2300      	movs	r3, #0
  }
}
 8005624:	4618      	mov	r0, r3
 8005626:	3728      	adds	r7, #40	@ 0x28
 8005628:	46bd      	mov	sp, r7
 800562a:	bd80      	pop	{r7, pc}

0800562c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800562c:	b580      	push	{r7, lr}
 800562e:	b088      	sub	sp, #32
 8005630:	af00      	add	r7, sp, #0
 8005632:	60f8      	str	r0, [r7, #12]
 8005634:	60b9      	str	r1, [r7, #8]
 8005636:	603b      	str	r3, [r7, #0]
 8005638:	4613      	mov	r3, r2
 800563a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800563c:	f7fd fa14 	bl	8002a68 <HAL_GetTick>
 8005640:	4602      	mov	r2, r0
 8005642:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005644:	1a9b      	subs	r3, r3, r2
 8005646:	683a      	ldr	r2, [r7, #0]
 8005648:	4413      	add	r3, r2
 800564a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800564c:	f7fd fa0c 	bl	8002a68 <HAL_GetTick>
 8005650:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005652:	4b39      	ldr	r3, [pc, #228]	@ (8005738 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	015b      	lsls	r3, r3, #5
 8005658:	0d1b      	lsrs	r3, r3, #20
 800565a:	69fa      	ldr	r2, [r7, #28]
 800565c:	fb02 f303 	mul.w	r3, r2, r3
 8005660:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005662:	e054      	b.n	800570e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005664:	683b      	ldr	r3, [r7, #0]
 8005666:	f1b3 3fff 	cmp.w	r3, #4294967295
 800566a:	d050      	beq.n	800570e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800566c:	f7fd f9fc 	bl	8002a68 <HAL_GetTick>
 8005670:	4602      	mov	r2, r0
 8005672:	69bb      	ldr	r3, [r7, #24]
 8005674:	1ad3      	subs	r3, r2, r3
 8005676:	69fa      	ldr	r2, [r7, #28]
 8005678:	429a      	cmp	r2, r3
 800567a:	d902      	bls.n	8005682 <SPI_WaitFlagStateUntilTimeout+0x56>
 800567c:	69fb      	ldr	r3, [r7, #28]
 800567e:	2b00      	cmp	r3, #0
 8005680:	d13d      	bne.n	80056fe <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	685a      	ldr	r2, [r3, #4]
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005690:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	685b      	ldr	r3, [r3, #4]
 8005696:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800569a:	d111      	bne.n	80056c0 <SPI_WaitFlagStateUntilTimeout+0x94>
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	689b      	ldr	r3, [r3, #8]
 80056a0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80056a4:	d004      	beq.n	80056b0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	689b      	ldr	r3, [r3, #8]
 80056aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80056ae:	d107      	bne.n	80056c0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	681a      	ldr	r2, [r3, #0]
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80056be:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056c4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80056c8:	d10f      	bne.n	80056ea <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	681a      	ldr	r2, [r3, #0]
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80056d8:	601a      	str	r2, [r3, #0]
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	681a      	ldr	r2, [r3, #0]
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80056e8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	2201      	movs	r2, #1
 80056ee:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	2200      	movs	r2, #0
 80056f6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80056fa:	2303      	movs	r3, #3
 80056fc:	e017      	b.n	800572e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80056fe:	697b      	ldr	r3, [r7, #20]
 8005700:	2b00      	cmp	r3, #0
 8005702:	d101      	bne.n	8005708 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005704:	2300      	movs	r3, #0
 8005706:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005708:	697b      	ldr	r3, [r7, #20]
 800570a:	3b01      	subs	r3, #1
 800570c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	689a      	ldr	r2, [r3, #8]
 8005714:	68bb      	ldr	r3, [r7, #8]
 8005716:	4013      	ands	r3, r2
 8005718:	68ba      	ldr	r2, [r7, #8]
 800571a:	429a      	cmp	r2, r3
 800571c:	bf0c      	ite	eq
 800571e:	2301      	moveq	r3, #1
 8005720:	2300      	movne	r3, #0
 8005722:	b2db      	uxtb	r3, r3
 8005724:	461a      	mov	r2, r3
 8005726:	79fb      	ldrb	r3, [r7, #7]
 8005728:	429a      	cmp	r2, r3
 800572a:	d19b      	bne.n	8005664 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800572c:	2300      	movs	r3, #0
}
 800572e:	4618      	mov	r0, r3
 8005730:	3720      	adds	r7, #32
 8005732:	46bd      	mov	sp, r7
 8005734:	bd80      	pop	{r7, pc}
 8005736:	bf00      	nop
 8005738:	20000004 	.word	0x20000004

0800573c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800573c:	b580      	push	{r7, lr}
 800573e:	b086      	sub	sp, #24
 8005740:	af02      	add	r7, sp, #8
 8005742:	60f8      	str	r0, [r7, #12]
 8005744:	60b9      	str	r1, [r7, #8]
 8005746:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	685b      	ldr	r3, [r3, #4]
 800574c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005750:	d111      	bne.n	8005776 <SPI_EndRxTransaction+0x3a>
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	689b      	ldr	r3, [r3, #8]
 8005756:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800575a:	d004      	beq.n	8005766 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	689b      	ldr	r3, [r3, #8]
 8005760:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005764:	d107      	bne.n	8005776 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	681a      	ldr	r2, [r3, #0]
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005774:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	685b      	ldr	r3, [r3, #4]
 800577a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800577e:	d117      	bne.n	80057b0 <SPI_EndRxTransaction+0x74>
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	689b      	ldr	r3, [r3, #8]
 8005784:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005788:	d112      	bne.n	80057b0 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	9300      	str	r3, [sp, #0]
 800578e:	68bb      	ldr	r3, [r7, #8]
 8005790:	2200      	movs	r2, #0
 8005792:	2101      	movs	r1, #1
 8005794:	68f8      	ldr	r0, [r7, #12]
 8005796:	f7ff ff49 	bl	800562c <SPI_WaitFlagStateUntilTimeout>
 800579a:	4603      	mov	r3, r0
 800579c:	2b00      	cmp	r3, #0
 800579e:	d01a      	beq.n	80057d6 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80057a4:	f043 0220 	orr.w	r2, r3, #32
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80057ac:	2303      	movs	r3, #3
 80057ae:	e013      	b.n	80057d8 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	9300      	str	r3, [sp, #0]
 80057b4:	68bb      	ldr	r3, [r7, #8]
 80057b6:	2200      	movs	r2, #0
 80057b8:	2180      	movs	r1, #128	@ 0x80
 80057ba:	68f8      	ldr	r0, [r7, #12]
 80057bc:	f7ff ff36 	bl	800562c <SPI_WaitFlagStateUntilTimeout>
 80057c0:	4603      	mov	r3, r0
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d007      	beq.n	80057d6 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80057ca:	f043 0220 	orr.w	r2, r3, #32
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80057d2:	2303      	movs	r3, #3
 80057d4:	e000      	b.n	80057d8 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 80057d6:	2300      	movs	r3, #0
}
 80057d8:	4618      	mov	r0, r3
 80057da:	3710      	adds	r7, #16
 80057dc:	46bd      	mov	sp, r7
 80057de:	bd80      	pop	{r7, pc}

080057e0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80057e0:	b580      	push	{r7, lr}
 80057e2:	b086      	sub	sp, #24
 80057e4:	af02      	add	r7, sp, #8
 80057e6:	60f8      	str	r0, [r7, #12]
 80057e8:	60b9      	str	r1, [r7, #8]
 80057ea:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	9300      	str	r3, [sp, #0]
 80057f0:	68bb      	ldr	r3, [r7, #8]
 80057f2:	2201      	movs	r2, #1
 80057f4:	2102      	movs	r1, #2
 80057f6:	68f8      	ldr	r0, [r7, #12]
 80057f8:	f7ff ff18 	bl	800562c <SPI_WaitFlagStateUntilTimeout>
 80057fc:	4603      	mov	r3, r0
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d007      	beq.n	8005812 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005806:	f043 0220 	orr.w	r2, r3, #32
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800580e:	2303      	movs	r3, #3
 8005810:	e013      	b.n	800583a <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	9300      	str	r3, [sp, #0]
 8005816:	68bb      	ldr	r3, [r7, #8]
 8005818:	2200      	movs	r2, #0
 800581a:	2180      	movs	r1, #128	@ 0x80
 800581c:	68f8      	ldr	r0, [r7, #12]
 800581e:	f7ff ff05 	bl	800562c <SPI_WaitFlagStateUntilTimeout>
 8005822:	4603      	mov	r3, r0
 8005824:	2b00      	cmp	r3, #0
 8005826:	d007      	beq.n	8005838 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800582c:	f043 0220 	orr.w	r2, r3, #32
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8005834:	2303      	movs	r3, #3
 8005836:	e000      	b.n	800583a <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8005838:	2300      	movs	r3, #0
}
 800583a:	4618      	mov	r0, r3
 800583c:	3710      	adds	r7, #16
 800583e:	46bd      	mov	sp, r7
 8005840:	bd80      	pop	{r7, pc}

08005842 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005842:	b580      	push	{r7, lr}
 8005844:	b082      	sub	sp, #8
 8005846:	af00      	add	r7, sp, #0
 8005848:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	2b00      	cmp	r3, #0
 800584e:	d101      	bne.n	8005854 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005850:	2301      	movs	r3, #1
 8005852:	e041      	b.n	80058d8 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800585a:	b2db      	uxtb	r3, r3
 800585c:	2b00      	cmp	r3, #0
 800585e:	d106      	bne.n	800586e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	2200      	movs	r2, #0
 8005864:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005868:	6878      	ldr	r0, [r7, #4]
 800586a:	f7fc ff09 	bl	8002680 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	2202      	movs	r2, #2
 8005872:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681a      	ldr	r2, [r3, #0]
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	3304      	adds	r3, #4
 800587e:	4619      	mov	r1, r3
 8005880:	4610      	mov	r0, r2
 8005882:	f000 fab1 	bl	8005de8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	2201      	movs	r2, #1
 800588a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	2201      	movs	r2, #1
 8005892:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	2201      	movs	r2, #1
 800589a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	2201      	movs	r2, #1
 80058a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	2201      	movs	r2, #1
 80058aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	2201      	movs	r2, #1
 80058b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	2201      	movs	r2, #1
 80058ba:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	2201      	movs	r2, #1
 80058c2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	2201      	movs	r2, #1
 80058ca:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	2201      	movs	r2, #1
 80058d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80058d6:	2300      	movs	r3, #0
}
 80058d8:	4618      	mov	r0, r3
 80058da:	3708      	adds	r7, #8
 80058dc:	46bd      	mov	sp, r7
 80058de:	bd80      	pop	{r7, pc}

080058e0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80058e0:	b580      	push	{r7, lr}
 80058e2:	b082      	sub	sp, #8
 80058e4:	af00      	add	r7, sp, #0
 80058e6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d101      	bne.n	80058f2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80058ee:	2301      	movs	r3, #1
 80058f0:	e041      	b.n	8005976 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80058f8:	b2db      	uxtb	r3, r3
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d106      	bne.n	800590c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	2200      	movs	r2, #0
 8005902:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005906:	6878      	ldr	r0, [r7, #4]
 8005908:	f000 f839 	bl	800597e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	2202      	movs	r2, #2
 8005910:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681a      	ldr	r2, [r3, #0]
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	3304      	adds	r3, #4
 800591c:	4619      	mov	r1, r3
 800591e:	4610      	mov	r0, r2
 8005920:	f000 fa62 	bl	8005de8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	2201      	movs	r2, #1
 8005928:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	2201      	movs	r2, #1
 8005930:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	2201      	movs	r2, #1
 8005938:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	2201      	movs	r2, #1
 8005940:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	2201      	movs	r2, #1
 8005948:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	2201      	movs	r2, #1
 8005950:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	2201      	movs	r2, #1
 8005958:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	2201      	movs	r2, #1
 8005960:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	2201      	movs	r2, #1
 8005968:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	2201      	movs	r2, #1
 8005970:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005974:	2300      	movs	r3, #0
}
 8005976:	4618      	mov	r0, r3
 8005978:	3708      	adds	r7, #8
 800597a:	46bd      	mov	sp, r7
 800597c:	bd80      	pop	{r7, pc}

0800597e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800597e:	b480      	push	{r7}
 8005980:	b083      	sub	sp, #12
 8005982:	af00      	add	r7, sp, #0
 8005984:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005986:	bf00      	nop
 8005988:	370c      	adds	r7, #12
 800598a:	46bd      	mov	sp, r7
 800598c:	bc80      	pop	{r7}
 800598e:	4770      	bx	lr

08005990 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005990:	b580      	push	{r7, lr}
 8005992:	b084      	sub	sp, #16
 8005994:	af00      	add	r7, sp, #0
 8005996:	6078      	str	r0, [r7, #4]
 8005998:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800599a:	683b      	ldr	r3, [r7, #0]
 800599c:	2b00      	cmp	r3, #0
 800599e:	d109      	bne.n	80059b4 <HAL_TIM_PWM_Start+0x24>
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80059a6:	b2db      	uxtb	r3, r3
 80059a8:	2b01      	cmp	r3, #1
 80059aa:	bf14      	ite	ne
 80059ac:	2301      	movne	r3, #1
 80059ae:	2300      	moveq	r3, #0
 80059b0:	b2db      	uxtb	r3, r3
 80059b2:	e022      	b.n	80059fa <HAL_TIM_PWM_Start+0x6a>
 80059b4:	683b      	ldr	r3, [r7, #0]
 80059b6:	2b04      	cmp	r3, #4
 80059b8:	d109      	bne.n	80059ce <HAL_TIM_PWM_Start+0x3e>
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80059c0:	b2db      	uxtb	r3, r3
 80059c2:	2b01      	cmp	r3, #1
 80059c4:	bf14      	ite	ne
 80059c6:	2301      	movne	r3, #1
 80059c8:	2300      	moveq	r3, #0
 80059ca:	b2db      	uxtb	r3, r3
 80059cc:	e015      	b.n	80059fa <HAL_TIM_PWM_Start+0x6a>
 80059ce:	683b      	ldr	r3, [r7, #0]
 80059d0:	2b08      	cmp	r3, #8
 80059d2:	d109      	bne.n	80059e8 <HAL_TIM_PWM_Start+0x58>
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80059da:	b2db      	uxtb	r3, r3
 80059dc:	2b01      	cmp	r3, #1
 80059de:	bf14      	ite	ne
 80059e0:	2301      	movne	r3, #1
 80059e2:	2300      	moveq	r3, #0
 80059e4:	b2db      	uxtb	r3, r3
 80059e6:	e008      	b.n	80059fa <HAL_TIM_PWM_Start+0x6a>
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80059ee:	b2db      	uxtb	r3, r3
 80059f0:	2b01      	cmp	r3, #1
 80059f2:	bf14      	ite	ne
 80059f4:	2301      	movne	r3, #1
 80059f6:	2300      	moveq	r3, #0
 80059f8:	b2db      	uxtb	r3, r3
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d001      	beq.n	8005a02 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80059fe:	2301      	movs	r3, #1
 8005a00:	e05e      	b.n	8005ac0 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005a02:	683b      	ldr	r3, [r7, #0]
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d104      	bne.n	8005a12 <HAL_TIM_PWM_Start+0x82>
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	2202      	movs	r2, #2
 8005a0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005a10:	e013      	b.n	8005a3a <HAL_TIM_PWM_Start+0xaa>
 8005a12:	683b      	ldr	r3, [r7, #0]
 8005a14:	2b04      	cmp	r3, #4
 8005a16:	d104      	bne.n	8005a22 <HAL_TIM_PWM_Start+0x92>
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	2202      	movs	r2, #2
 8005a1c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005a20:	e00b      	b.n	8005a3a <HAL_TIM_PWM_Start+0xaa>
 8005a22:	683b      	ldr	r3, [r7, #0]
 8005a24:	2b08      	cmp	r3, #8
 8005a26:	d104      	bne.n	8005a32 <HAL_TIM_PWM_Start+0xa2>
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	2202      	movs	r2, #2
 8005a2c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005a30:	e003      	b.n	8005a3a <HAL_TIM_PWM_Start+0xaa>
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	2202      	movs	r2, #2
 8005a36:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	2201      	movs	r2, #1
 8005a40:	6839      	ldr	r1, [r7, #0]
 8005a42:	4618      	mov	r0, r3
 8005a44:	f000 fc5c 	bl	8006300 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	4a1e      	ldr	r2, [pc, #120]	@ (8005ac8 <HAL_TIM_PWM_Start+0x138>)
 8005a4e:	4293      	cmp	r3, r2
 8005a50:	d107      	bne.n	8005a62 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005a60:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	4a18      	ldr	r2, [pc, #96]	@ (8005ac8 <HAL_TIM_PWM_Start+0x138>)
 8005a68:	4293      	cmp	r3, r2
 8005a6a:	d00e      	beq.n	8005a8a <HAL_TIM_PWM_Start+0xfa>
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a74:	d009      	beq.n	8005a8a <HAL_TIM_PWM_Start+0xfa>
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	4a14      	ldr	r2, [pc, #80]	@ (8005acc <HAL_TIM_PWM_Start+0x13c>)
 8005a7c:	4293      	cmp	r3, r2
 8005a7e:	d004      	beq.n	8005a8a <HAL_TIM_PWM_Start+0xfa>
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	4a12      	ldr	r2, [pc, #72]	@ (8005ad0 <HAL_TIM_PWM_Start+0x140>)
 8005a86:	4293      	cmp	r3, r2
 8005a88:	d111      	bne.n	8005aae <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	689b      	ldr	r3, [r3, #8]
 8005a90:	f003 0307 	and.w	r3, r3, #7
 8005a94:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	2b06      	cmp	r3, #6
 8005a9a:	d010      	beq.n	8005abe <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	681a      	ldr	r2, [r3, #0]
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	f042 0201 	orr.w	r2, r2, #1
 8005aaa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005aac:	e007      	b.n	8005abe <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	681a      	ldr	r2, [r3, #0]
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	f042 0201 	orr.w	r2, r2, #1
 8005abc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005abe:	2300      	movs	r3, #0
}
 8005ac0:	4618      	mov	r0, r3
 8005ac2:	3710      	adds	r7, #16
 8005ac4:	46bd      	mov	sp, r7
 8005ac6:	bd80      	pop	{r7, pc}
 8005ac8:	40012c00 	.word	0x40012c00
 8005acc:	40000400 	.word	0x40000400
 8005ad0:	40000800 	.word	0x40000800

08005ad4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005ad4:	b580      	push	{r7, lr}
 8005ad6:	b086      	sub	sp, #24
 8005ad8:	af00      	add	r7, sp, #0
 8005ada:	60f8      	str	r0, [r7, #12]
 8005adc:	60b9      	str	r1, [r7, #8]
 8005ade:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005ae0:	2300      	movs	r3, #0
 8005ae2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005aea:	2b01      	cmp	r3, #1
 8005aec:	d101      	bne.n	8005af2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005aee:	2302      	movs	r3, #2
 8005af0:	e0ae      	b.n	8005c50 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	2201      	movs	r2, #1
 8005af6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	2b0c      	cmp	r3, #12
 8005afe:	f200 809f 	bhi.w	8005c40 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005b02:	a201      	add	r2, pc, #4	@ (adr r2, 8005b08 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005b04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b08:	08005b3d 	.word	0x08005b3d
 8005b0c:	08005c41 	.word	0x08005c41
 8005b10:	08005c41 	.word	0x08005c41
 8005b14:	08005c41 	.word	0x08005c41
 8005b18:	08005b7d 	.word	0x08005b7d
 8005b1c:	08005c41 	.word	0x08005c41
 8005b20:	08005c41 	.word	0x08005c41
 8005b24:	08005c41 	.word	0x08005c41
 8005b28:	08005bbf 	.word	0x08005bbf
 8005b2c:	08005c41 	.word	0x08005c41
 8005b30:	08005c41 	.word	0x08005c41
 8005b34:	08005c41 	.word	0x08005c41
 8005b38:	08005bff 	.word	0x08005bff
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	68b9      	ldr	r1, [r7, #8]
 8005b42:	4618      	mov	r0, r3
 8005b44:	f000 f9be 	bl	8005ec4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	699a      	ldr	r2, [r3, #24]
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	f042 0208 	orr.w	r2, r2, #8
 8005b56:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	699a      	ldr	r2, [r3, #24]
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	f022 0204 	bic.w	r2, r2, #4
 8005b66:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	6999      	ldr	r1, [r3, #24]
 8005b6e:	68bb      	ldr	r3, [r7, #8]
 8005b70:	691a      	ldr	r2, [r3, #16]
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	430a      	orrs	r2, r1
 8005b78:	619a      	str	r2, [r3, #24]
      break;
 8005b7a:	e064      	b.n	8005c46 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	68b9      	ldr	r1, [r7, #8]
 8005b82:	4618      	mov	r0, r3
 8005b84:	f000 fa04 	bl	8005f90 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	699a      	ldr	r2, [r3, #24]
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005b96:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	699a      	ldr	r2, [r3, #24]
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005ba6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	6999      	ldr	r1, [r3, #24]
 8005bae:	68bb      	ldr	r3, [r7, #8]
 8005bb0:	691b      	ldr	r3, [r3, #16]
 8005bb2:	021a      	lsls	r2, r3, #8
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	430a      	orrs	r2, r1
 8005bba:	619a      	str	r2, [r3, #24]
      break;
 8005bbc:	e043      	b.n	8005c46 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	68b9      	ldr	r1, [r7, #8]
 8005bc4:	4618      	mov	r0, r3
 8005bc6:	f000 fa4d 	bl	8006064 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	69da      	ldr	r2, [r3, #28]
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	f042 0208 	orr.w	r2, r2, #8
 8005bd8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	69da      	ldr	r2, [r3, #28]
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	f022 0204 	bic.w	r2, r2, #4
 8005be8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	69d9      	ldr	r1, [r3, #28]
 8005bf0:	68bb      	ldr	r3, [r7, #8]
 8005bf2:	691a      	ldr	r2, [r3, #16]
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	430a      	orrs	r2, r1
 8005bfa:	61da      	str	r2, [r3, #28]
      break;
 8005bfc:	e023      	b.n	8005c46 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	68b9      	ldr	r1, [r7, #8]
 8005c04:	4618      	mov	r0, r3
 8005c06:	f000 fa97 	bl	8006138 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	69da      	ldr	r2, [r3, #28]
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005c18:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	69da      	ldr	r2, [r3, #28]
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005c28:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	69d9      	ldr	r1, [r3, #28]
 8005c30:	68bb      	ldr	r3, [r7, #8]
 8005c32:	691b      	ldr	r3, [r3, #16]
 8005c34:	021a      	lsls	r2, r3, #8
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	430a      	orrs	r2, r1
 8005c3c:	61da      	str	r2, [r3, #28]
      break;
 8005c3e:	e002      	b.n	8005c46 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005c40:	2301      	movs	r3, #1
 8005c42:	75fb      	strb	r3, [r7, #23]
      break;
 8005c44:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	2200      	movs	r2, #0
 8005c4a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005c4e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005c50:	4618      	mov	r0, r3
 8005c52:	3718      	adds	r7, #24
 8005c54:	46bd      	mov	sp, r7
 8005c56:	bd80      	pop	{r7, pc}

08005c58 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005c58:	b580      	push	{r7, lr}
 8005c5a:	b084      	sub	sp, #16
 8005c5c:	af00      	add	r7, sp, #0
 8005c5e:	6078      	str	r0, [r7, #4]
 8005c60:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005c62:	2300      	movs	r3, #0
 8005c64:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005c6c:	2b01      	cmp	r3, #1
 8005c6e:	d101      	bne.n	8005c74 <HAL_TIM_ConfigClockSource+0x1c>
 8005c70:	2302      	movs	r3, #2
 8005c72:	e0b4      	b.n	8005dde <HAL_TIM_ConfigClockSource+0x186>
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	2201      	movs	r2, #1
 8005c78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	2202      	movs	r2, #2
 8005c80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	689b      	ldr	r3, [r3, #8]
 8005c8a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005c8c:	68bb      	ldr	r3, [r7, #8]
 8005c8e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005c92:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005c94:	68bb      	ldr	r3, [r7, #8]
 8005c96:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005c9a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	68ba      	ldr	r2, [r7, #8]
 8005ca2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005ca4:	683b      	ldr	r3, [r7, #0]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005cac:	d03e      	beq.n	8005d2c <HAL_TIM_ConfigClockSource+0xd4>
 8005cae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005cb2:	f200 8087 	bhi.w	8005dc4 <HAL_TIM_ConfigClockSource+0x16c>
 8005cb6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005cba:	f000 8086 	beq.w	8005dca <HAL_TIM_ConfigClockSource+0x172>
 8005cbe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005cc2:	d87f      	bhi.n	8005dc4 <HAL_TIM_ConfigClockSource+0x16c>
 8005cc4:	2b70      	cmp	r3, #112	@ 0x70
 8005cc6:	d01a      	beq.n	8005cfe <HAL_TIM_ConfigClockSource+0xa6>
 8005cc8:	2b70      	cmp	r3, #112	@ 0x70
 8005cca:	d87b      	bhi.n	8005dc4 <HAL_TIM_ConfigClockSource+0x16c>
 8005ccc:	2b60      	cmp	r3, #96	@ 0x60
 8005cce:	d050      	beq.n	8005d72 <HAL_TIM_ConfigClockSource+0x11a>
 8005cd0:	2b60      	cmp	r3, #96	@ 0x60
 8005cd2:	d877      	bhi.n	8005dc4 <HAL_TIM_ConfigClockSource+0x16c>
 8005cd4:	2b50      	cmp	r3, #80	@ 0x50
 8005cd6:	d03c      	beq.n	8005d52 <HAL_TIM_ConfigClockSource+0xfa>
 8005cd8:	2b50      	cmp	r3, #80	@ 0x50
 8005cda:	d873      	bhi.n	8005dc4 <HAL_TIM_ConfigClockSource+0x16c>
 8005cdc:	2b40      	cmp	r3, #64	@ 0x40
 8005cde:	d058      	beq.n	8005d92 <HAL_TIM_ConfigClockSource+0x13a>
 8005ce0:	2b40      	cmp	r3, #64	@ 0x40
 8005ce2:	d86f      	bhi.n	8005dc4 <HAL_TIM_ConfigClockSource+0x16c>
 8005ce4:	2b30      	cmp	r3, #48	@ 0x30
 8005ce6:	d064      	beq.n	8005db2 <HAL_TIM_ConfigClockSource+0x15a>
 8005ce8:	2b30      	cmp	r3, #48	@ 0x30
 8005cea:	d86b      	bhi.n	8005dc4 <HAL_TIM_ConfigClockSource+0x16c>
 8005cec:	2b20      	cmp	r3, #32
 8005cee:	d060      	beq.n	8005db2 <HAL_TIM_ConfigClockSource+0x15a>
 8005cf0:	2b20      	cmp	r3, #32
 8005cf2:	d867      	bhi.n	8005dc4 <HAL_TIM_ConfigClockSource+0x16c>
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d05c      	beq.n	8005db2 <HAL_TIM_ConfigClockSource+0x15a>
 8005cf8:	2b10      	cmp	r3, #16
 8005cfa:	d05a      	beq.n	8005db2 <HAL_TIM_ConfigClockSource+0x15a>
 8005cfc:	e062      	b.n	8005dc4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005d02:	683b      	ldr	r3, [r7, #0]
 8005d04:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005d06:	683b      	ldr	r3, [r7, #0]
 8005d08:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005d0a:	683b      	ldr	r3, [r7, #0]
 8005d0c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005d0e:	f000 fad8 	bl	80062c2 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	689b      	ldr	r3, [r3, #8]
 8005d18:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005d1a:	68bb      	ldr	r3, [r7, #8]
 8005d1c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005d20:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	68ba      	ldr	r2, [r7, #8]
 8005d28:	609a      	str	r2, [r3, #8]
      break;
 8005d2a:	e04f      	b.n	8005dcc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005d30:	683b      	ldr	r3, [r7, #0]
 8005d32:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005d34:	683b      	ldr	r3, [r7, #0]
 8005d36:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005d38:	683b      	ldr	r3, [r7, #0]
 8005d3a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005d3c:	f000 fac1 	bl	80062c2 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	689a      	ldr	r2, [r3, #8]
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005d4e:	609a      	str	r2, [r3, #8]
      break;
 8005d50:	e03c      	b.n	8005dcc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005d56:	683b      	ldr	r3, [r7, #0]
 8005d58:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005d5a:	683b      	ldr	r3, [r7, #0]
 8005d5c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005d5e:	461a      	mov	r2, r3
 8005d60:	f000 fa38 	bl	80061d4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	2150      	movs	r1, #80	@ 0x50
 8005d6a:	4618      	mov	r0, r3
 8005d6c:	f000 fa8f 	bl	800628e <TIM_ITRx_SetConfig>
      break;
 8005d70:	e02c      	b.n	8005dcc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005d76:	683b      	ldr	r3, [r7, #0]
 8005d78:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005d7a:	683b      	ldr	r3, [r7, #0]
 8005d7c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005d7e:	461a      	mov	r2, r3
 8005d80:	f000 fa56 	bl	8006230 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	2160      	movs	r1, #96	@ 0x60
 8005d8a:	4618      	mov	r0, r3
 8005d8c:	f000 fa7f 	bl	800628e <TIM_ITRx_SetConfig>
      break;
 8005d90:	e01c      	b.n	8005dcc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005d96:	683b      	ldr	r3, [r7, #0]
 8005d98:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005d9a:	683b      	ldr	r3, [r7, #0]
 8005d9c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005d9e:	461a      	mov	r2, r3
 8005da0:	f000 fa18 	bl	80061d4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	2140      	movs	r1, #64	@ 0x40
 8005daa:	4618      	mov	r0, r3
 8005dac:	f000 fa6f 	bl	800628e <TIM_ITRx_SetConfig>
      break;
 8005db0:	e00c      	b.n	8005dcc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681a      	ldr	r2, [r3, #0]
 8005db6:	683b      	ldr	r3, [r7, #0]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	4619      	mov	r1, r3
 8005dbc:	4610      	mov	r0, r2
 8005dbe:	f000 fa66 	bl	800628e <TIM_ITRx_SetConfig>
      break;
 8005dc2:	e003      	b.n	8005dcc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005dc4:	2301      	movs	r3, #1
 8005dc6:	73fb      	strb	r3, [r7, #15]
      break;
 8005dc8:	e000      	b.n	8005dcc <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005dca:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	2201      	movs	r2, #1
 8005dd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	2200      	movs	r2, #0
 8005dd8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005ddc:	7bfb      	ldrb	r3, [r7, #15]
}
 8005dde:	4618      	mov	r0, r3
 8005de0:	3710      	adds	r7, #16
 8005de2:	46bd      	mov	sp, r7
 8005de4:	bd80      	pop	{r7, pc}
	...

08005de8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005de8:	b480      	push	{r7}
 8005dea:	b085      	sub	sp, #20
 8005dec:	af00      	add	r7, sp, #0
 8005dee:	6078      	str	r0, [r7, #4]
 8005df0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	4a2f      	ldr	r2, [pc, #188]	@ (8005eb8 <TIM_Base_SetConfig+0xd0>)
 8005dfc:	4293      	cmp	r3, r2
 8005dfe:	d00b      	beq.n	8005e18 <TIM_Base_SetConfig+0x30>
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005e06:	d007      	beq.n	8005e18 <TIM_Base_SetConfig+0x30>
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	4a2c      	ldr	r2, [pc, #176]	@ (8005ebc <TIM_Base_SetConfig+0xd4>)
 8005e0c:	4293      	cmp	r3, r2
 8005e0e:	d003      	beq.n	8005e18 <TIM_Base_SetConfig+0x30>
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	4a2b      	ldr	r2, [pc, #172]	@ (8005ec0 <TIM_Base_SetConfig+0xd8>)
 8005e14:	4293      	cmp	r3, r2
 8005e16:	d108      	bne.n	8005e2a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005e1e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005e20:	683b      	ldr	r3, [r7, #0]
 8005e22:	685b      	ldr	r3, [r3, #4]
 8005e24:	68fa      	ldr	r2, [r7, #12]
 8005e26:	4313      	orrs	r3, r2
 8005e28:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	4a22      	ldr	r2, [pc, #136]	@ (8005eb8 <TIM_Base_SetConfig+0xd0>)
 8005e2e:	4293      	cmp	r3, r2
 8005e30:	d00b      	beq.n	8005e4a <TIM_Base_SetConfig+0x62>
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005e38:	d007      	beq.n	8005e4a <TIM_Base_SetConfig+0x62>
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	4a1f      	ldr	r2, [pc, #124]	@ (8005ebc <TIM_Base_SetConfig+0xd4>)
 8005e3e:	4293      	cmp	r3, r2
 8005e40:	d003      	beq.n	8005e4a <TIM_Base_SetConfig+0x62>
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	4a1e      	ldr	r2, [pc, #120]	@ (8005ec0 <TIM_Base_SetConfig+0xd8>)
 8005e46:	4293      	cmp	r3, r2
 8005e48:	d108      	bne.n	8005e5c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005e50:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005e52:	683b      	ldr	r3, [r7, #0]
 8005e54:	68db      	ldr	r3, [r3, #12]
 8005e56:	68fa      	ldr	r2, [r7, #12]
 8005e58:	4313      	orrs	r3, r2
 8005e5a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005e62:	683b      	ldr	r3, [r7, #0]
 8005e64:	695b      	ldr	r3, [r3, #20]
 8005e66:	4313      	orrs	r3, r2
 8005e68:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	68fa      	ldr	r2, [r7, #12]
 8005e6e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005e70:	683b      	ldr	r3, [r7, #0]
 8005e72:	689a      	ldr	r2, [r3, #8]
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005e78:	683b      	ldr	r3, [r7, #0]
 8005e7a:	681a      	ldr	r2, [r3, #0]
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	4a0d      	ldr	r2, [pc, #52]	@ (8005eb8 <TIM_Base_SetConfig+0xd0>)
 8005e84:	4293      	cmp	r3, r2
 8005e86:	d103      	bne.n	8005e90 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005e88:	683b      	ldr	r3, [r7, #0]
 8005e8a:	691a      	ldr	r2, [r3, #16]
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	2201      	movs	r2, #1
 8005e94:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	691b      	ldr	r3, [r3, #16]
 8005e9a:	f003 0301 	and.w	r3, r3, #1
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d005      	beq.n	8005eae <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	691b      	ldr	r3, [r3, #16]
 8005ea6:	f023 0201 	bic.w	r2, r3, #1
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	611a      	str	r2, [r3, #16]
  }
}
 8005eae:	bf00      	nop
 8005eb0:	3714      	adds	r7, #20
 8005eb2:	46bd      	mov	sp, r7
 8005eb4:	bc80      	pop	{r7}
 8005eb6:	4770      	bx	lr
 8005eb8:	40012c00 	.word	0x40012c00
 8005ebc:	40000400 	.word	0x40000400
 8005ec0:	40000800 	.word	0x40000800

08005ec4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005ec4:	b480      	push	{r7}
 8005ec6:	b087      	sub	sp, #28
 8005ec8:	af00      	add	r7, sp, #0
 8005eca:	6078      	str	r0, [r7, #4]
 8005ecc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	6a1b      	ldr	r3, [r3, #32]
 8005ed2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	6a1b      	ldr	r3, [r3, #32]
 8005ed8:	f023 0201 	bic.w	r2, r3, #1
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	685b      	ldr	r3, [r3, #4]
 8005ee4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	699b      	ldr	r3, [r3, #24]
 8005eea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005ef2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	f023 0303 	bic.w	r3, r3, #3
 8005efa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005efc:	683b      	ldr	r3, [r7, #0]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	68fa      	ldr	r2, [r7, #12]
 8005f02:	4313      	orrs	r3, r2
 8005f04:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005f06:	697b      	ldr	r3, [r7, #20]
 8005f08:	f023 0302 	bic.w	r3, r3, #2
 8005f0c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005f0e:	683b      	ldr	r3, [r7, #0]
 8005f10:	689b      	ldr	r3, [r3, #8]
 8005f12:	697a      	ldr	r2, [r7, #20]
 8005f14:	4313      	orrs	r3, r2
 8005f16:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	4a1c      	ldr	r2, [pc, #112]	@ (8005f8c <TIM_OC1_SetConfig+0xc8>)
 8005f1c:	4293      	cmp	r3, r2
 8005f1e:	d10c      	bne.n	8005f3a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005f20:	697b      	ldr	r3, [r7, #20]
 8005f22:	f023 0308 	bic.w	r3, r3, #8
 8005f26:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005f28:	683b      	ldr	r3, [r7, #0]
 8005f2a:	68db      	ldr	r3, [r3, #12]
 8005f2c:	697a      	ldr	r2, [r7, #20]
 8005f2e:	4313      	orrs	r3, r2
 8005f30:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005f32:	697b      	ldr	r3, [r7, #20]
 8005f34:	f023 0304 	bic.w	r3, r3, #4
 8005f38:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	4a13      	ldr	r2, [pc, #76]	@ (8005f8c <TIM_OC1_SetConfig+0xc8>)
 8005f3e:	4293      	cmp	r3, r2
 8005f40:	d111      	bne.n	8005f66 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005f42:	693b      	ldr	r3, [r7, #16]
 8005f44:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005f48:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005f4a:	693b      	ldr	r3, [r7, #16]
 8005f4c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005f50:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005f52:	683b      	ldr	r3, [r7, #0]
 8005f54:	695b      	ldr	r3, [r3, #20]
 8005f56:	693a      	ldr	r2, [r7, #16]
 8005f58:	4313      	orrs	r3, r2
 8005f5a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005f5c:	683b      	ldr	r3, [r7, #0]
 8005f5e:	699b      	ldr	r3, [r3, #24]
 8005f60:	693a      	ldr	r2, [r7, #16]
 8005f62:	4313      	orrs	r3, r2
 8005f64:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	693a      	ldr	r2, [r7, #16]
 8005f6a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	68fa      	ldr	r2, [r7, #12]
 8005f70:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005f72:	683b      	ldr	r3, [r7, #0]
 8005f74:	685a      	ldr	r2, [r3, #4]
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	697a      	ldr	r2, [r7, #20]
 8005f7e:	621a      	str	r2, [r3, #32]
}
 8005f80:	bf00      	nop
 8005f82:	371c      	adds	r7, #28
 8005f84:	46bd      	mov	sp, r7
 8005f86:	bc80      	pop	{r7}
 8005f88:	4770      	bx	lr
 8005f8a:	bf00      	nop
 8005f8c:	40012c00 	.word	0x40012c00

08005f90 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005f90:	b480      	push	{r7}
 8005f92:	b087      	sub	sp, #28
 8005f94:	af00      	add	r7, sp, #0
 8005f96:	6078      	str	r0, [r7, #4]
 8005f98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	6a1b      	ldr	r3, [r3, #32]
 8005f9e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	6a1b      	ldr	r3, [r3, #32]
 8005fa4:	f023 0210 	bic.w	r2, r3, #16
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	685b      	ldr	r3, [r3, #4]
 8005fb0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	699b      	ldr	r3, [r3, #24]
 8005fb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005fbe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005fc6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005fc8:	683b      	ldr	r3, [r7, #0]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	021b      	lsls	r3, r3, #8
 8005fce:	68fa      	ldr	r2, [r7, #12]
 8005fd0:	4313      	orrs	r3, r2
 8005fd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005fd4:	697b      	ldr	r3, [r7, #20]
 8005fd6:	f023 0320 	bic.w	r3, r3, #32
 8005fda:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005fdc:	683b      	ldr	r3, [r7, #0]
 8005fde:	689b      	ldr	r3, [r3, #8]
 8005fe0:	011b      	lsls	r3, r3, #4
 8005fe2:	697a      	ldr	r2, [r7, #20]
 8005fe4:	4313      	orrs	r3, r2
 8005fe6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	4a1d      	ldr	r2, [pc, #116]	@ (8006060 <TIM_OC2_SetConfig+0xd0>)
 8005fec:	4293      	cmp	r3, r2
 8005fee:	d10d      	bne.n	800600c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005ff0:	697b      	ldr	r3, [r7, #20]
 8005ff2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005ff6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005ff8:	683b      	ldr	r3, [r7, #0]
 8005ffa:	68db      	ldr	r3, [r3, #12]
 8005ffc:	011b      	lsls	r3, r3, #4
 8005ffe:	697a      	ldr	r2, [r7, #20]
 8006000:	4313      	orrs	r3, r2
 8006002:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006004:	697b      	ldr	r3, [r7, #20]
 8006006:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800600a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	4a14      	ldr	r2, [pc, #80]	@ (8006060 <TIM_OC2_SetConfig+0xd0>)
 8006010:	4293      	cmp	r3, r2
 8006012:	d113      	bne.n	800603c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006014:	693b      	ldr	r3, [r7, #16]
 8006016:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800601a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800601c:	693b      	ldr	r3, [r7, #16]
 800601e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006022:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006024:	683b      	ldr	r3, [r7, #0]
 8006026:	695b      	ldr	r3, [r3, #20]
 8006028:	009b      	lsls	r3, r3, #2
 800602a:	693a      	ldr	r2, [r7, #16]
 800602c:	4313      	orrs	r3, r2
 800602e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006030:	683b      	ldr	r3, [r7, #0]
 8006032:	699b      	ldr	r3, [r3, #24]
 8006034:	009b      	lsls	r3, r3, #2
 8006036:	693a      	ldr	r2, [r7, #16]
 8006038:	4313      	orrs	r3, r2
 800603a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	693a      	ldr	r2, [r7, #16]
 8006040:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	68fa      	ldr	r2, [r7, #12]
 8006046:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006048:	683b      	ldr	r3, [r7, #0]
 800604a:	685a      	ldr	r2, [r3, #4]
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	697a      	ldr	r2, [r7, #20]
 8006054:	621a      	str	r2, [r3, #32]
}
 8006056:	bf00      	nop
 8006058:	371c      	adds	r7, #28
 800605a:	46bd      	mov	sp, r7
 800605c:	bc80      	pop	{r7}
 800605e:	4770      	bx	lr
 8006060:	40012c00 	.word	0x40012c00

08006064 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006064:	b480      	push	{r7}
 8006066:	b087      	sub	sp, #28
 8006068:	af00      	add	r7, sp, #0
 800606a:	6078      	str	r0, [r7, #4]
 800606c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	6a1b      	ldr	r3, [r3, #32]
 8006072:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	6a1b      	ldr	r3, [r3, #32]
 8006078:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	685b      	ldr	r3, [r3, #4]
 8006084:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	69db      	ldr	r3, [r3, #28]
 800608a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006092:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	f023 0303 	bic.w	r3, r3, #3
 800609a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800609c:	683b      	ldr	r3, [r7, #0]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	68fa      	ldr	r2, [r7, #12]
 80060a2:	4313      	orrs	r3, r2
 80060a4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80060a6:	697b      	ldr	r3, [r7, #20]
 80060a8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80060ac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80060ae:	683b      	ldr	r3, [r7, #0]
 80060b0:	689b      	ldr	r3, [r3, #8]
 80060b2:	021b      	lsls	r3, r3, #8
 80060b4:	697a      	ldr	r2, [r7, #20]
 80060b6:	4313      	orrs	r3, r2
 80060b8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	4a1d      	ldr	r2, [pc, #116]	@ (8006134 <TIM_OC3_SetConfig+0xd0>)
 80060be:	4293      	cmp	r3, r2
 80060c0:	d10d      	bne.n	80060de <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80060c2:	697b      	ldr	r3, [r7, #20]
 80060c4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80060c8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80060ca:	683b      	ldr	r3, [r7, #0]
 80060cc:	68db      	ldr	r3, [r3, #12]
 80060ce:	021b      	lsls	r3, r3, #8
 80060d0:	697a      	ldr	r2, [r7, #20]
 80060d2:	4313      	orrs	r3, r2
 80060d4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80060d6:	697b      	ldr	r3, [r7, #20]
 80060d8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80060dc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	4a14      	ldr	r2, [pc, #80]	@ (8006134 <TIM_OC3_SetConfig+0xd0>)
 80060e2:	4293      	cmp	r3, r2
 80060e4:	d113      	bne.n	800610e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80060e6:	693b      	ldr	r3, [r7, #16]
 80060e8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80060ec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80060ee:	693b      	ldr	r3, [r7, #16]
 80060f0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80060f4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80060f6:	683b      	ldr	r3, [r7, #0]
 80060f8:	695b      	ldr	r3, [r3, #20]
 80060fa:	011b      	lsls	r3, r3, #4
 80060fc:	693a      	ldr	r2, [r7, #16]
 80060fe:	4313      	orrs	r3, r2
 8006100:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006102:	683b      	ldr	r3, [r7, #0]
 8006104:	699b      	ldr	r3, [r3, #24]
 8006106:	011b      	lsls	r3, r3, #4
 8006108:	693a      	ldr	r2, [r7, #16]
 800610a:	4313      	orrs	r3, r2
 800610c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	693a      	ldr	r2, [r7, #16]
 8006112:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	68fa      	ldr	r2, [r7, #12]
 8006118:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800611a:	683b      	ldr	r3, [r7, #0]
 800611c:	685a      	ldr	r2, [r3, #4]
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	697a      	ldr	r2, [r7, #20]
 8006126:	621a      	str	r2, [r3, #32]
}
 8006128:	bf00      	nop
 800612a:	371c      	adds	r7, #28
 800612c:	46bd      	mov	sp, r7
 800612e:	bc80      	pop	{r7}
 8006130:	4770      	bx	lr
 8006132:	bf00      	nop
 8006134:	40012c00 	.word	0x40012c00

08006138 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006138:	b480      	push	{r7}
 800613a:	b087      	sub	sp, #28
 800613c:	af00      	add	r7, sp, #0
 800613e:	6078      	str	r0, [r7, #4]
 8006140:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	6a1b      	ldr	r3, [r3, #32]
 8006146:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	6a1b      	ldr	r3, [r3, #32]
 800614c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	685b      	ldr	r3, [r3, #4]
 8006158:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	69db      	ldr	r3, [r3, #28]
 800615e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006166:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800616e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006170:	683b      	ldr	r3, [r7, #0]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	021b      	lsls	r3, r3, #8
 8006176:	68fa      	ldr	r2, [r7, #12]
 8006178:	4313      	orrs	r3, r2
 800617a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800617c:	693b      	ldr	r3, [r7, #16]
 800617e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006182:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006184:	683b      	ldr	r3, [r7, #0]
 8006186:	689b      	ldr	r3, [r3, #8]
 8006188:	031b      	lsls	r3, r3, #12
 800618a:	693a      	ldr	r2, [r7, #16]
 800618c:	4313      	orrs	r3, r2
 800618e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	4a0f      	ldr	r2, [pc, #60]	@ (80061d0 <TIM_OC4_SetConfig+0x98>)
 8006194:	4293      	cmp	r3, r2
 8006196:	d109      	bne.n	80061ac <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006198:	697b      	ldr	r3, [r7, #20]
 800619a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800619e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80061a0:	683b      	ldr	r3, [r7, #0]
 80061a2:	695b      	ldr	r3, [r3, #20]
 80061a4:	019b      	lsls	r3, r3, #6
 80061a6:	697a      	ldr	r2, [r7, #20]
 80061a8:	4313      	orrs	r3, r2
 80061aa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	697a      	ldr	r2, [r7, #20]
 80061b0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	68fa      	ldr	r2, [r7, #12]
 80061b6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80061b8:	683b      	ldr	r3, [r7, #0]
 80061ba:	685a      	ldr	r2, [r3, #4]
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	693a      	ldr	r2, [r7, #16]
 80061c4:	621a      	str	r2, [r3, #32]
}
 80061c6:	bf00      	nop
 80061c8:	371c      	adds	r7, #28
 80061ca:	46bd      	mov	sp, r7
 80061cc:	bc80      	pop	{r7}
 80061ce:	4770      	bx	lr
 80061d0:	40012c00 	.word	0x40012c00

080061d4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80061d4:	b480      	push	{r7}
 80061d6:	b087      	sub	sp, #28
 80061d8:	af00      	add	r7, sp, #0
 80061da:	60f8      	str	r0, [r7, #12]
 80061dc:	60b9      	str	r1, [r7, #8]
 80061de:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	6a1b      	ldr	r3, [r3, #32]
 80061e4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	6a1b      	ldr	r3, [r3, #32]
 80061ea:	f023 0201 	bic.w	r2, r3, #1
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	699b      	ldr	r3, [r3, #24]
 80061f6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80061f8:	693b      	ldr	r3, [r7, #16]
 80061fa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80061fe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	011b      	lsls	r3, r3, #4
 8006204:	693a      	ldr	r2, [r7, #16]
 8006206:	4313      	orrs	r3, r2
 8006208:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800620a:	697b      	ldr	r3, [r7, #20]
 800620c:	f023 030a 	bic.w	r3, r3, #10
 8006210:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006212:	697a      	ldr	r2, [r7, #20]
 8006214:	68bb      	ldr	r3, [r7, #8]
 8006216:	4313      	orrs	r3, r2
 8006218:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	693a      	ldr	r2, [r7, #16]
 800621e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	697a      	ldr	r2, [r7, #20]
 8006224:	621a      	str	r2, [r3, #32]
}
 8006226:	bf00      	nop
 8006228:	371c      	adds	r7, #28
 800622a:	46bd      	mov	sp, r7
 800622c:	bc80      	pop	{r7}
 800622e:	4770      	bx	lr

08006230 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006230:	b480      	push	{r7}
 8006232:	b087      	sub	sp, #28
 8006234:	af00      	add	r7, sp, #0
 8006236:	60f8      	str	r0, [r7, #12]
 8006238:	60b9      	str	r1, [r7, #8]
 800623a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	6a1b      	ldr	r3, [r3, #32]
 8006240:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	6a1b      	ldr	r3, [r3, #32]
 8006246:	f023 0210 	bic.w	r2, r3, #16
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	699b      	ldr	r3, [r3, #24]
 8006252:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006254:	693b      	ldr	r3, [r7, #16]
 8006256:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800625a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	031b      	lsls	r3, r3, #12
 8006260:	693a      	ldr	r2, [r7, #16]
 8006262:	4313      	orrs	r3, r2
 8006264:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006266:	697b      	ldr	r3, [r7, #20]
 8006268:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800626c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800626e:	68bb      	ldr	r3, [r7, #8]
 8006270:	011b      	lsls	r3, r3, #4
 8006272:	697a      	ldr	r2, [r7, #20]
 8006274:	4313      	orrs	r3, r2
 8006276:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	693a      	ldr	r2, [r7, #16]
 800627c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	697a      	ldr	r2, [r7, #20]
 8006282:	621a      	str	r2, [r3, #32]
}
 8006284:	bf00      	nop
 8006286:	371c      	adds	r7, #28
 8006288:	46bd      	mov	sp, r7
 800628a:	bc80      	pop	{r7}
 800628c:	4770      	bx	lr

0800628e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800628e:	b480      	push	{r7}
 8006290:	b085      	sub	sp, #20
 8006292:	af00      	add	r7, sp, #0
 8006294:	6078      	str	r0, [r7, #4]
 8006296:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	689b      	ldr	r3, [r3, #8]
 800629c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80062a4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80062a6:	683a      	ldr	r2, [r7, #0]
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	4313      	orrs	r3, r2
 80062ac:	f043 0307 	orr.w	r3, r3, #7
 80062b0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	68fa      	ldr	r2, [r7, #12]
 80062b6:	609a      	str	r2, [r3, #8]
}
 80062b8:	bf00      	nop
 80062ba:	3714      	adds	r7, #20
 80062bc:	46bd      	mov	sp, r7
 80062be:	bc80      	pop	{r7}
 80062c0:	4770      	bx	lr

080062c2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80062c2:	b480      	push	{r7}
 80062c4:	b087      	sub	sp, #28
 80062c6:	af00      	add	r7, sp, #0
 80062c8:	60f8      	str	r0, [r7, #12]
 80062ca:	60b9      	str	r1, [r7, #8]
 80062cc:	607a      	str	r2, [r7, #4]
 80062ce:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	689b      	ldr	r3, [r3, #8]
 80062d4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80062d6:	697b      	ldr	r3, [r7, #20]
 80062d8:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80062dc:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80062de:	683b      	ldr	r3, [r7, #0]
 80062e0:	021a      	lsls	r2, r3, #8
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	431a      	orrs	r2, r3
 80062e6:	68bb      	ldr	r3, [r7, #8]
 80062e8:	4313      	orrs	r3, r2
 80062ea:	697a      	ldr	r2, [r7, #20]
 80062ec:	4313      	orrs	r3, r2
 80062ee:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	697a      	ldr	r2, [r7, #20]
 80062f4:	609a      	str	r2, [r3, #8]
}
 80062f6:	bf00      	nop
 80062f8:	371c      	adds	r7, #28
 80062fa:	46bd      	mov	sp, r7
 80062fc:	bc80      	pop	{r7}
 80062fe:	4770      	bx	lr

08006300 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006300:	b480      	push	{r7}
 8006302:	b087      	sub	sp, #28
 8006304:	af00      	add	r7, sp, #0
 8006306:	60f8      	str	r0, [r7, #12]
 8006308:	60b9      	str	r1, [r7, #8]
 800630a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800630c:	68bb      	ldr	r3, [r7, #8]
 800630e:	f003 031f 	and.w	r3, r3, #31
 8006312:	2201      	movs	r2, #1
 8006314:	fa02 f303 	lsl.w	r3, r2, r3
 8006318:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	6a1a      	ldr	r2, [r3, #32]
 800631e:	697b      	ldr	r3, [r7, #20]
 8006320:	43db      	mvns	r3, r3
 8006322:	401a      	ands	r2, r3
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	6a1a      	ldr	r2, [r3, #32]
 800632c:	68bb      	ldr	r3, [r7, #8]
 800632e:	f003 031f 	and.w	r3, r3, #31
 8006332:	6879      	ldr	r1, [r7, #4]
 8006334:	fa01 f303 	lsl.w	r3, r1, r3
 8006338:	431a      	orrs	r2, r3
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	621a      	str	r2, [r3, #32]
}
 800633e:	bf00      	nop
 8006340:	371c      	adds	r7, #28
 8006342:	46bd      	mov	sp, r7
 8006344:	bc80      	pop	{r7}
 8006346:	4770      	bx	lr

08006348 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006348:	b480      	push	{r7}
 800634a:	b085      	sub	sp, #20
 800634c:	af00      	add	r7, sp, #0
 800634e:	6078      	str	r0, [r7, #4]
 8006350:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006358:	2b01      	cmp	r3, #1
 800635a:	d101      	bne.n	8006360 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800635c:	2302      	movs	r3, #2
 800635e:	e046      	b.n	80063ee <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	2201      	movs	r2, #1
 8006364:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	2202      	movs	r2, #2
 800636c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	685b      	ldr	r3, [r3, #4]
 8006376:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	689b      	ldr	r3, [r3, #8]
 800637e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006386:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006388:	683b      	ldr	r3, [r7, #0]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	68fa      	ldr	r2, [r7, #12]
 800638e:	4313      	orrs	r3, r2
 8006390:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	68fa      	ldr	r2, [r7, #12]
 8006398:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	4a16      	ldr	r2, [pc, #88]	@ (80063f8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80063a0:	4293      	cmp	r3, r2
 80063a2:	d00e      	beq.n	80063c2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80063ac:	d009      	beq.n	80063c2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	4a12      	ldr	r2, [pc, #72]	@ (80063fc <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80063b4:	4293      	cmp	r3, r2
 80063b6:	d004      	beq.n	80063c2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	4a10      	ldr	r2, [pc, #64]	@ (8006400 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80063be:	4293      	cmp	r3, r2
 80063c0:	d10c      	bne.n	80063dc <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80063c2:	68bb      	ldr	r3, [r7, #8]
 80063c4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80063c8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80063ca:	683b      	ldr	r3, [r7, #0]
 80063cc:	685b      	ldr	r3, [r3, #4]
 80063ce:	68ba      	ldr	r2, [r7, #8]
 80063d0:	4313      	orrs	r3, r2
 80063d2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	68ba      	ldr	r2, [r7, #8]
 80063da:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	2201      	movs	r2, #1
 80063e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	2200      	movs	r2, #0
 80063e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80063ec:	2300      	movs	r3, #0
}
 80063ee:	4618      	mov	r0, r3
 80063f0:	3714      	adds	r7, #20
 80063f2:	46bd      	mov	sp, r7
 80063f4:	bc80      	pop	{r7}
 80063f6:	4770      	bx	lr
 80063f8:	40012c00 	.word	0x40012c00
 80063fc:	40000400 	.word	0x40000400
 8006400:	40000800 	.word	0x40000800

08006404 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006404:	b480      	push	{r7}
 8006406:	b085      	sub	sp, #20
 8006408:	af00      	add	r7, sp, #0
 800640a:	6078      	str	r0, [r7, #4]
 800640c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800640e:	2300      	movs	r3, #0
 8006410:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006418:	2b01      	cmp	r3, #1
 800641a:	d101      	bne.n	8006420 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800641c:	2302      	movs	r3, #2
 800641e:	e03d      	b.n	800649c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	2201      	movs	r2, #1
 8006424:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800642e:	683b      	ldr	r3, [r7, #0]
 8006430:	68db      	ldr	r3, [r3, #12]
 8006432:	4313      	orrs	r3, r2
 8006434:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800643c:	683b      	ldr	r3, [r7, #0]
 800643e:	689b      	ldr	r3, [r3, #8]
 8006440:	4313      	orrs	r3, r2
 8006442:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800644a:	683b      	ldr	r3, [r7, #0]
 800644c:	685b      	ldr	r3, [r3, #4]
 800644e:	4313      	orrs	r3, r2
 8006450:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8006458:	683b      	ldr	r3, [r7, #0]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	4313      	orrs	r3, r2
 800645e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006466:	683b      	ldr	r3, [r7, #0]
 8006468:	691b      	ldr	r3, [r3, #16]
 800646a:	4313      	orrs	r3, r2
 800646c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8006474:	683b      	ldr	r3, [r7, #0]
 8006476:	695b      	ldr	r3, [r3, #20]
 8006478:	4313      	orrs	r3, r2
 800647a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8006482:	683b      	ldr	r3, [r7, #0]
 8006484:	69db      	ldr	r3, [r3, #28]
 8006486:	4313      	orrs	r3, r2
 8006488:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	68fa      	ldr	r2, [r7, #12]
 8006490:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	2200      	movs	r2, #0
 8006496:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800649a:	2300      	movs	r3, #0
}
 800649c:	4618      	mov	r0, r3
 800649e:	3714      	adds	r7, #20
 80064a0:	46bd      	mov	sp, r7
 80064a2:	bc80      	pop	{r7}
 80064a4:	4770      	bx	lr

080064a6 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80064a6:	b580      	push	{r7, lr}
 80064a8:	b082      	sub	sp, #8
 80064aa:	af00      	add	r7, sp, #0
 80064ac:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d101      	bne.n	80064b8 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80064b4:	2301      	movs	r3, #1
 80064b6:	e042      	b.n	800653e <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80064be:	b2db      	uxtb	r3, r3
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d106      	bne.n	80064d2 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	2200      	movs	r2, #0
 80064c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80064cc:	6878      	ldr	r0, [r7, #4]
 80064ce:	f7fc f929 	bl	8002724 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	2224      	movs	r2, #36	@ 0x24
 80064d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	68da      	ldr	r2, [r3, #12]
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80064e8:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80064ea:	6878      	ldr	r0, [r7, #4]
 80064ec:	f000 f972 	bl	80067d4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	691a      	ldr	r2, [r3, #16]
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80064fe:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	695a      	ldr	r2, [r3, #20]
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800650e:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	68da      	ldr	r2, [r3, #12]
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800651e:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	2200      	movs	r2, #0
 8006524:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	2220      	movs	r2, #32
 800652a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	2220      	movs	r2, #32
 8006532:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	2200      	movs	r2, #0
 800653a:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800653c:	2300      	movs	r3, #0
}
 800653e:	4618      	mov	r0, r3
 8006540:	3708      	adds	r7, #8
 8006542:	46bd      	mov	sp, r7
 8006544:	bd80      	pop	{r7, pc}

08006546 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006546:	b580      	push	{r7, lr}
 8006548:	b08a      	sub	sp, #40	@ 0x28
 800654a:	af02      	add	r7, sp, #8
 800654c:	60f8      	str	r0, [r7, #12]
 800654e:	60b9      	str	r1, [r7, #8]
 8006550:	603b      	str	r3, [r7, #0]
 8006552:	4613      	mov	r3, r2
 8006554:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006556:	2300      	movs	r3, #0
 8006558:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006560:	b2db      	uxtb	r3, r3
 8006562:	2b20      	cmp	r3, #32
 8006564:	d175      	bne.n	8006652 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006566:	68bb      	ldr	r3, [r7, #8]
 8006568:	2b00      	cmp	r3, #0
 800656a:	d002      	beq.n	8006572 <HAL_UART_Transmit+0x2c>
 800656c:	88fb      	ldrh	r3, [r7, #6]
 800656e:	2b00      	cmp	r3, #0
 8006570:	d101      	bne.n	8006576 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006572:	2301      	movs	r3, #1
 8006574:	e06e      	b.n	8006654 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	2200      	movs	r2, #0
 800657a:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	2221      	movs	r2, #33	@ 0x21
 8006580:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006584:	f7fc fa70 	bl	8002a68 <HAL_GetTick>
 8006588:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	88fa      	ldrh	r2, [r7, #6]
 800658e:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	88fa      	ldrh	r2, [r7, #6]
 8006594:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	689b      	ldr	r3, [r3, #8]
 800659a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800659e:	d108      	bne.n	80065b2 <HAL_UART_Transmit+0x6c>
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	691b      	ldr	r3, [r3, #16]
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d104      	bne.n	80065b2 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80065a8:	2300      	movs	r3, #0
 80065aa:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80065ac:	68bb      	ldr	r3, [r7, #8]
 80065ae:	61bb      	str	r3, [r7, #24]
 80065b0:	e003      	b.n	80065ba <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80065b2:	68bb      	ldr	r3, [r7, #8]
 80065b4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80065b6:	2300      	movs	r3, #0
 80065b8:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80065ba:	e02e      	b.n	800661a <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80065bc:	683b      	ldr	r3, [r7, #0]
 80065be:	9300      	str	r3, [sp, #0]
 80065c0:	697b      	ldr	r3, [r7, #20]
 80065c2:	2200      	movs	r2, #0
 80065c4:	2180      	movs	r1, #128	@ 0x80
 80065c6:	68f8      	ldr	r0, [r7, #12]
 80065c8:	f000 f848 	bl	800665c <UART_WaitOnFlagUntilTimeout>
 80065cc:	4603      	mov	r3, r0
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d005      	beq.n	80065de <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	2220      	movs	r2, #32
 80065d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80065da:	2303      	movs	r3, #3
 80065dc:	e03a      	b.n	8006654 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80065de:	69fb      	ldr	r3, [r7, #28]
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d10b      	bne.n	80065fc <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80065e4:	69bb      	ldr	r3, [r7, #24]
 80065e6:	881b      	ldrh	r3, [r3, #0]
 80065e8:	461a      	mov	r2, r3
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80065f2:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80065f4:	69bb      	ldr	r3, [r7, #24]
 80065f6:	3302      	adds	r3, #2
 80065f8:	61bb      	str	r3, [r7, #24]
 80065fa:	e007      	b.n	800660c <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80065fc:	69fb      	ldr	r3, [r7, #28]
 80065fe:	781a      	ldrb	r2, [r3, #0]
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006606:	69fb      	ldr	r3, [r7, #28]
 8006608:	3301      	adds	r3, #1
 800660a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006610:	b29b      	uxth	r3, r3
 8006612:	3b01      	subs	r3, #1
 8006614:	b29a      	uxth	r2, r3
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800661e:	b29b      	uxth	r3, r3
 8006620:	2b00      	cmp	r3, #0
 8006622:	d1cb      	bne.n	80065bc <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006624:	683b      	ldr	r3, [r7, #0]
 8006626:	9300      	str	r3, [sp, #0]
 8006628:	697b      	ldr	r3, [r7, #20]
 800662a:	2200      	movs	r2, #0
 800662c:	2140      	movs	r1, #64	@ 0x40
 800662e:	68f8      	ldr	r0, [r7, #12]
 8006630:	f000 f814 	bl	800665c <UART_WaitOnFlagUntilTimeout>
 8006634:	4603      	mov	r3, r0
 8006636:	2b00      	cmp	r3, #0
 8006638:	d005      	beq.n	8006646 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	2220      	movs	r2, #32
 800663e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8006642:	2303      	movs	r3, #3
 8006644:	e006      	b.n	8006654 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	2220      	movs	r2, #32
 800664a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800664e:	2300      	movs	r3, #0
 8006650:	e000      	b.n	8006654 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8006652:	2302      	movs	r3, #2
  }
}
 8006654:	4618      	mov	r0, r3
 8006656:	3720      	adds	r7, #32
 8006658:	46bd      	mov	sp, r7
 800665a:	bd80      	pop	{r7, pc}

0800665c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800665c:	b580      	push	{r7, lr}
 800665e:	b086      	sub	sp, #24
 8006660:	af00      	add	r7, sp, #0
 8006662:	60f8      	str	r0, [r7, #12]
 8006664:	60b9      	str	r1, [r7, #8]
 8006666:	603b      	str	r3, [r7, #0]
 8006668:	4613      	mov	r3, r2
 800666a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800666c:	e03b      	b.n	80066e6 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800666e:	6a3b      	ldr	r3, [r7, #32]
 8006670:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006674:	d037      	beq.n	80066e6 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006676:	f7fc f9f7 	bl	8002a68 <HAL_GetTick>
 800667a:	4602      	mov	r2, r0
 800667c:	683b      	ldr	r3, [r7, #0]
 800667e:	1ad3      	subs	r3, r2, r3
 8006680:	6a3a      	ldr	r2, [r7, #32]
 8006682:	429a      	cmp	r2, r3
 8006684:	d302      	bcc.n	800668c <UART_WaitOnFlagUntilTimeout+0x30>
 8006686:	6a3b      	ldr	r3, [r7, #32]
 8006688:	2b00      	cmp	r3, #0
 800668a:	d101      	bne.n	8006690 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800668c:	2303      	movs	r3, #3
 800668e:	e03a      	b.n	8006706 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	68db      	ldr	r3, [r3, #12]
 8006696:	f003 0304 	and.w	r3, r3, #4
 800669a:	2b00      	cmp	r3, #0
 800669c:	d023      	beq.n	80066e6 <UART_WaitOnFlagUntilTimeout+0x8a>
 800669e:	68bb      	ldr	r3, [r7, #8]
 80066a0:	2b80      	cmp	r3, #128	@ 0x80
 80066a2:	d020      	beq.n	80066e6 <UART_WaitOnFlagUntilTimeout+0x8a>
 80066a4:	68bb      	ldr	r3, [r7, #8]
 80066a6:	2b40      	cmp	r3, #64	@ 0x40
 80066a8:	d01d      	beq.n	80066e6 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	f003 0308 	and.w	r3, r3, #8
 80066b4:	2b08      	cmp	r3, #8
 80066b6:	d116      	bne.n	80066e6 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80066b8:	2300      	movs	r3, #0
 80066ba:	617b      	str	r3, [r7, #20]
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	617b      	str	r3, [r7, #20]
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	685b      	ldr	r3, [r3, #4]
 80066ca:	617b      	str	r3, [r7, #20]
 80066cc:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80066ce:	68f8      	ldr	r0, [r7, #12]
 80066d0:	f000 f81d 	bl	800670e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	2208      	movs	r2, #8
 80066d8:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	2200      	movs	r2, #0
 80066de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80066e2:	2301      	movs	r3, #1
 80066e4:	e00f      	b.n	8006706 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	681a      	ldr	r2, [r3, #0]
 80066ec:	68bb      	ldr	r3, [r7, #8]
 80066ee:	4013      	ands	r3, r2
 80066f0:	68ba      	ldr	r2, [r7, #8]
 80066f2:	429a      	cmp	r2, r3
 80066f4:	bf0c      	ite	eq
 80066f6:	2301      	moveq	r3, #1
 80066f8:	2300      	movne	r3, #0
 80066fa:	b2db      	uxtb	r3, r3
 80066fc:	461a      	mov	r2, r3
 80066fe:	79fb      	ldrb	r3, [r7, #7]
 8006700:	429a      	cmp	r2, r3
 8006702:	d0b4      	beq.n	800666e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006704:	2300      	movs	r3, #0
}
 8006706:	4618      	mov	r0, r3
 8006708:	3718      	adds	r7, #24
 800670a:	46bd      	mov	sp, r7
 800670c:	bd80      	pop	{r7, pc}

0800670e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800670e:	b480      	push	{r7}
 8006710:	b095      	sub	sp, #84	@ 0x54
 8006712:	af00      	add	r7, sp, #0
 8006714:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	330c      	adds	r3, #12
 800671c:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800671e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006720:	e853 3f00 	ldrex	r3, [r3]
 8006724:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006726:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006728:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800672c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	330c      	adds	r3, #12
 8006734:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006736:	643a      	str	r2, [r7, #64]	@ 0x40
 8006738:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800673a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800673c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800673e:	e841 2300 	strex	r3, r2, [r1]
 8006742:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006744:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006746:	2b00      	cmp	r3, #0
 8006748:	d1e5      	bne.n	8006716 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	3314      	adds	r3, #20
 8006750:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006752:	6a3b      	ldr	r3, [r7, #32]
 8006754:	e853 3f00 	ldrex	r3, [r3]
 8006758:	61fb      	str	r3, [r7, #28]
   return(result);
 800675a:	69fb      	ldr	r3, [r7, #28]
 800675c:	f023 0301 	bic.w	r3, r3, #1
 8006760:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	3314      	adds	r3, #20
 8006768:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800676a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800676c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800676e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006770:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006772:	e841 2300 	strex	r3, r2, [r1]
 8006776:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006778:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800677a:	2b00      	cmp	r3, #0
 800677c:	d1e5      	bne.n	800674a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006782:	2b01      	cmp	r3, #1
 8006784:	d119      	bne.n	80067ba <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	330c      	adds	r3, #12
 800678c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	e853 3f00 	ldrex	r3, [r3]
 8006794:	60bb      	str	r3, [r7, #8]
   return(result);
 8006796:	68bb      	ldr	r3, [r7, #8]
 8006798:	f023 0310 	bic.w	r3, r3, #16
 800679c:	647b      	str	r3, [r7, #68]	@ 0x44
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	330c      	adds	r3, #12
 80067a4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80067a6:	61ba      	str	r2, [r7, #24]
 80067a8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067aa:	6979      	ldr	r1, [r7, #20]
 80067ac:	69ba      	ldr	r2, [r7, #24]
 80067ae:	e841 2300 	strex	r3, r2, [r1]
 80067b2:	613b      	str	r3, [r7, #16]
   return(result);
 80067b4:	693b      	ldr	r3, [r7, #16]
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d1e5      	bne.n	8006786 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	2220      	movs	r2, #32
 80067be:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	2200      	movs	r2, #0
 80067c6:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80067c8:	bf00      	nop
 80067ca:	3754      	adds	r7, #84	@ 0x54
 80067cc:	46bd      	mov	sp, r7
 80067ce:	bc80      	pop	{r7}
 80067d0:	4770      	bx	lr
	...

080067d4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80067d4:	b580      	push	{r7, lr}
 80067d6:	b084      	sub	sp, #16
 80067d8:	af00      	add	r7, sp, #0
 80067da:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	691b      	ldr	r3, [r3, #16]
 80067e2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	68da      	ldr	r2, [r3, #12]
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	430a      	orrs	r2, r1
 80067f0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	689a      	ldr	r2, [r3, #8]
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	691b      	ldr	r3, [r3, #16]
 80067fa:	431a      	orrs	r2, r3
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	695b      	ldr	r3, [r3, #20]
 8006800:	4313      	orrs	r3, r2
 8006802:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	68db      	ldr	r3, [r3, #12]
 800680a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800680e:	f023 030c 	bic.w	r3, r3, #12
 8006812:	687a      	ldr	r2, [r7, #4]
 8006814:	6812      	ldr	r2, [r2, #0]
 8006816:	68b9      	ldr	r1, [r7, #8]
 8006818:	430b      	orrs	r3, r1
 800681a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	695b      	ldr	r3, [r3, #20]
 8006822:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	699a      	ldr	r2, [r3, #24]
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	430a      	orrs	r2, r1
 8006830:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	4a2c      	ldr	r2, [pc, #176]	@ (80068e8 <UART_SetConfig+0x114>)
 8006838:	4293      	cmp	r3, r2
 800683a:	d103      	bne.n	8006844 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800683c:	f7fe fa3a 	bl	8004cb4 <HAL_RCC_GetPCLK2Freq>
 8006840:	60f8      	str	r0, [r7, #12]
 8006842:	e002      	b.n	800684a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8006844:	f7fe fa22 	bl	8004c8c <HAL_RCC_GetPCLK1Freq>
 8006848:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800684a:	68fa      	ldr	r2, [r7, #12]
 800684c:	4613      	mov	r3, r2
 800684e:	009b      	lsls	r3, r3, #2
 8006850:	4413      	add	r3, r2
 8006852:	009a      	lsls	r2, r3, #2
 8006854:	441a      	add	r2, r3
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	685b      	ldr	r3, [r3, #4]
 800685a:	009b      	lsls	r3, r3, #2
 800685c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006860:	4a22      	ldr	r2, [pc, #136]	@ (80068ec <UART_SetConfig+0x118>)
 8006862:	fba2 2303 	umull	r2, r3, r2, r3
 8006866:	095b      	lsrs	r3, r3, #5
 8006868:	0119      	lsls	r1, r3, #4
 800686a:	68fa      	ldr	r2, [r7, #12]
 800686c:	4613      	mov	r3, r2
 800686e:	009b      	lsls	r3, r3, #2
 8006870:	4413      	add	r3, r2
 8006872:	009a      	lsls	r2, r3, #2
 8006874:	441a      	add	r2, r3
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	685b      	ldr	r3, [r3, #4]
 800687a:	009b      	lsls	r3, r3, #2
 800687c:	fbb2 f2f3 	udiv	r2, r2, r3
 8006880:	4b1a      	ldr	r3, [pc, #104]	@ (80068ec <UART_SetConfig+0x118>)
 8006882:	fba3 0302 	umull	r0, r3, r3, r2
 8006886:	095b      	lsrs	r3, r3, #5
 8006888:	2064      	movs	r0, #100	@ 0x64
 800688a:	fb00 f303 	mul.w	r3, r0, r3
 800688e:	1ad3      	subs	r3, r2, r3
 8006890:	011b      	lsls	r3, r3, #4
 8006892:	3332      	adds	r3, #50	@ 0x32
 8006894:	4a15      	ldr	r2, [pc, #84]	@ (80068ec <UART_SetConfig+0x118>)
 8006896:	fba2 2303 	umull	r2, r3, r2, r3
 800689a:	095b      	lsrs	r3, r3, #5
 800689c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80068a0:	4419      	add	r1, r3
 80068a2:	68fa      	ldr	r2, [r7, #12]
 80068a4:	4613      	mov	r3, r2
 80068a6:	009b      	lsls	r3, r3, #2
 80068a8:	4413      	add	r3, r2
 80068aa:	009a      	lsls	r2, r3, #2
 80068ac:	441a      	add	r2, r3
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	685b      	ldr	r3, [r3, #4]
 80068b2:	009b      	lsls	r3, r3, #2
 80068b4:	fbb2 f2f3 	udiv	r2, r2, r3
 80068b8:	4b0c      	ldr	r3, [pc, #48]	@ (80068ec <UART_SetConfig+0x118>)
 80068ba:	fba3 0302 	umull	r0, r3, r3, r2
 80068be:	095b      	lsrs	r3, r3, #5
 80068c0:	2064      	movs	r0, #100	@ 0x64
 80068c2:	fb00 f303 	mul.w	r3, r0, r3
 80068c6:	1ad3      	subs	r3, r2, r3
 80068c8:	011b      	lsls	r3, r3, #4
 80068ca:	3332      	adds	r3, #50	@ 0x32
 80068cc:	4a07      	ldr	r2, [pc, #28]	@ (80068ec <UART_SetConfig+0x118>)
 80068ce:	fba2 2303 	umull	r2, r3, r2, r3
 80068d2:	095b      	lsrs	r3, r3, #5
 80068d4:	f003 020f 	and.w	r2, r3, #15
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	440a      	add	r2, r1
 80068de:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80068e0:	bf00      	nop
 80068e2:	3710      	adds	r7, #16
 80068e4:	46bd      	mov	sp, r7
 80068e6:	bd80      	pop	{r7, pc}
 80068e8:	40013800 	.word	0x40013800
 80068ec:	51eb851f 	.word	0x51eb851f

080068f0 <__cvt>:
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80068f6:	461d      	mov	r5, r3
 80068f8:	bfbb      	ittet	lt
 80068fa:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 80068fe:	461d      	movlt	r5, r3
 8006900:	2300      	movge	r3, #0
 8006902:	232d      	movlt	r3, #45	@ 0x2d
 8006904:	b088      	sub	sp, #32
 8006906:	4614      	mov	r4, r2
 8006908:	bfb8      	it	lt
 800690a:	4614      	movlt	r4, r2
 800690c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800690e:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8006910:	7013      	strb	r3, [r2, #0]
 8006912:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006914:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8006918:	f023 0820 	bic.w	r8, r3, #32
 800691c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006920:	d005      	beq.n	800692e <__cvt+0x3e>
 8006922:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006926:	d100      	bne.n	800692a <__cvt+0x3a>
 8006928:	3601      	adds	r6, #1
 800692a:	2302      	movs	r3, #2
 800692c:	e000      	b.n	8006930 <__cvt+0x40>
 800692e:	2303      	movs	r3, #3
 8006930:	aa07      	add	r2, sp, #28
 8006932:	9204      	str	r2, [sp, #16]
 8006934:	aa06      	add	r2, sp, #24
 8006936:	e9cd a202 	strd	sl, r2, [sp, #8]
 800693a:	e9cd 3600 	strd	r3, r6, [sp]
 800693e:	4622      	mov	r2, r4
 8006940:	462b      	mov	r3, r5
 8006942:	f000 ff5d 	bl	8007800 <_dtoa_r>
 8006946:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800694a:	4607      	mov	r7, r0
 800694c:	d119      	bne.n	8006982 <__cvt+0x92>
 800694e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006950:	07db      	lsls	r3, r3, #31
 8006952:	d50e      	bpl.n	8006972 <__cvt+0x82>
 8006954:	eb00 0906 	add.w	r9, r0, r6
 8006958:	2200      	movs	r2, #0
 800695a:	2300      	movs	r3, #0
 800695c:	4620      	mov	r0, r4
 800695e:	4629      	mov	r1, r5
 8006960:	f7fa f82c 	bl	80009bc <__aeabi_dcmpeq>
 8006964:	b108      	cbz	r0, 800696a <__cvt+0x7a>
 8006966:	f8cd 901c 	str.w	r9, [sp, #28]
 800696a:	2230      	movs	r2, #48	@ 0x30
 800696c:	9b07      	ldr	r3, [sp, #28]
 800696e:	454b      	cmp	r3, r9
 8006970:	d31e      	bcc.n	80069b0 <__cvt+0xc0>
 8006972:	4638      	mov	r0, r7
 8006974:	9b07      	ldr	r3, [sp, #28]
 8006976:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8006978:	1bdb      	subs	r3, r3, r7
 800697a:	6013      	str	r3, [r2, #0]
 800697c:	b008      	add	sp, #32
 800697e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006982:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006986:	eb00 0906 	add.w	r9, r0, r6
 800698a:	d1e5      	bne.n	8006958 <__cvt+0x68>
 800698c:	7803      	ldrb	r3, [r0, #0]
 800698e:	2b30      	cmp	r3, #48	@ 0x30
 8006990:	d10a      	bne.n	80069a8 <__cvt+0xb8>
 8006992:	2200      	movs	r2, #0
 8006994:	2300      	movs	r3, #0
 8006996:	4620      	mov	r0, r4
 8006998:	4629      	mov	r1, r5
 800699a:	f7fa f80f 	bl	80009bc <__aeabi_dcmpeq>
 800699e:	b918      	cbnz	r0, 80069a8 <__cvt+0xb8>
 80069a0:	f1c6 0601 	rsb	r6, r6, #1
 80069a4:	f8ca 6000 	str.w	r6, [sl]
 80069a8:	f8da 3000 	ldr.w	r3, [sl]
 80069ac:	4499      	add	r9, r3
 80069ae:	e7d3      	b.n	8006958 <__cvt+0x68>
 80069b0:	1c59      	adds	r1, r3, #1
 80069b2:	9107      	str	r1, [sp, #28]
 80069b4:	701a      	strb	r2, [r3, #0]
 80069b6:	e7d9      	b.n	800696c <__cvt+0x7c>

080069b8 <__exponent>:
 80069b8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80069ba:	2900      	cmp	r1, #0
 80069bc:	bfb6      	itet	lt
 80069be:	232d      	movlt	r3, #45	@ 0x2d
 80069c0:	232b      	movge	r3, #43	@ 0x2b
 80069c2:	4249      	neglt	r1, r1
 80069c4:	2909      	cmp	r1, #9
 80069c6:	7002      	strb	r2, [r0, #0]
 80069c8:	7043      	strb	r3, [r0, #1]
 80069ca:	dd29      	ble.n	8006a20 <__exponent+0x68>
 80069cc:	f10d 0307 	add.w	r3, sp, #7
 80069d0:	461d      	mov	r5, r3
 80069d2:	270a      	movs	r7, #10
 80069d4:	fbb1 f6f7 	udiv	r6, r1, r7
 80069d8:	461a      	mov	r2, r3
 80069da:	fb07 1416 	mls	r4, r7, r6, r1
 80069de:	3430      	adds	r4, #48	@ 0x30
 80069e0:	f802 4c01 	strb.w	r4, [r2, #-1]
 80069e4:	460c      	mov	r4, r1
 80069e6:	2c63      	cmp	r4, #99	@ 0x63
 80069e8:	4631      	mov	r1, r6
 80069ea:	f103 33ff 	add.w	r3, r3, #4294967295
 80069ee:	dcf1      	bgt.n	80069d4 <__exponent+0x1c>
 80069f0:	3130      	adds	r1, #48	@ 0x30
 80069f2:	1e94      	subs	r4, r2, #2
 80069f4:	f803 1c01 	strb.w	r1, [r3, #-1]
 80069f8:	4623      	mov	r3, r4
 80069fa:	1c41      	adds	r1, r0, #1
 80069fc:	42ab      	cmp	r3, r5
 80069fe:	d30a      	bcc.n	8006a16 <__exponent+0x5e>
 8006a00:	f10d 0309 	add.w	r3, sp, #9
 8006a04:	1a9b      	subs	r3, r3, r2
 8006a06:	42ac      	cmp	r4, r5
 8006a08:	bf88      	it	hi
 8006a0a:	2300      	movhi	r3, #0
 8006a0c:	3302      	adds	r3, #2
 8006a0e:	4403      	add	r3, r0
 8006a10:	1a18      	subs	r0, r3, r0
 8006a12:	b003      	add	sp, #12
 8006a14:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006a16:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006a1a:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006a1e:	e7ed      	b.n	80069fc <__exponent+0x44>
 8006a20:	2330      	movs	r3, #48	@ 0x30
 8006a22:	3130      	adds	r1, #48	@ 0x30
 8006a24:	7083      	strb	r3, [r0, #2]
 8006a26:	70c1      	strb	r1, [r0, #3]
 8006a28:	1d03      	adds	r3, r0, #4
 8006a2a:	e7f1      	b.n	8006a10 <__exponent+0x58>

08006a2c <_printf_float>:
 8006a2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a30:	b091      	sub	sp, #68	@ 0x44
 8006a32:	460c      	mov	r4, r1
 8006a34:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8006a38:	4616      	mov	r6, r2
 8006a3a:	461f      	mov	r7, r3
 8006a3c:	4605      	mov	r5, r0
 8006a3e:	f000 fdc3 	bl	80075c8 <_localeconv_r>
 8006a42:	6803      	ldr	r3, [r0, #0]
 8006a44:	4618      	mov	r0, r3
 8006a46:	9308      	str	r3, [sp, #32]
 8006a48:	f7f9 fb8c 	bl	8000164 <strlen>
 8006a4c:	2300      	movs	r3, #0
 8006a4e:	930e      	str	r3, [sp, #56]	@ 0x38
 8006a50:	f8d8 3000 	ldr.w	r3, [r8]
 8006a54:	9009      	str	r0, [sp, #36]	@ 0x24
 8006a56:	3307      	adds	r3, #7
 8006a58:	f023 0307 	bic.w	r3, r3, #7
 8006a5c:	f103 0208 	add.w	r2, r3, #8
 8006a60:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006a64:	f8d4 b000 	ldr.w	fp, [r4]
 8006a68:	f8c8 2000 	str.w	r2, [r8]
 8006a6c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006a70:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006a74:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006a76:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8006a7a:	f04f 32ff 	mov.w	r2, #4294967295
 8006a7e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006a82:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006a86:	4b9c      	ldr	r3, [pc, #624]	@ (8006cf8 <_printf_float+0x2cc>)
 8006a88:	f7f9 ffca 	bl	8000a20 <__aeabi_dcmpun>
 8006a8c:	bb70      	cbnz	r0, 8006aec <_printf_float+0xc0>
 8006a8e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006a92:	f04f 32ff 	mov.w	r2, #4294967295
 8006a96:	4b98      	ldr	r3, [pc, #608]	@ (8006cf8 <_printf_float+0x2cc>)
 8006a98:	f7f9 ffa4 	bl	80009e4 <__aeabi_dcmple>
 8006a9c:	bb30      	cbnz	r0, 8006aec <_printf_float+0xc0>
 8006a9e:	2200      	movs	r2, #0
 8006aa0:	2300      	movs	r3, #0
 8006aa2:	4640      	mov	r0, r8
 8006aa4:	4649      	mov	r1, r9
 8006aa6:	f7f9 ff93 	bl	80009d0 <__aeabi_dcmplt>
 8006aaa:	b110      	cbz	r0, 8006ab2 <_printf_float+0x86>
 8006aac:	232d      	movs	r3, #45	@ 0x2d
 8006aae:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006ab2:	4a92      	ldr	r2, [pc, #584]	@ (8006cfc <_printf_float+0x2d0>)
 8006ab4:	4b92      	ldr	r3, [pc, #584]	@ (8006d00 <_printf_float+0x2d4>)
 8006ab6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006aba:	bf8c      	ite	hi
 8006abc:	4690      	movhi	r8, r2
 8006abe:	4698      	movls	r8, r3
 8006ac0:	2303      	movs	r3, #3
 8006ac2:	f04f 0900 	mov.w	r9, #0
 8006ac6:	6123      	str	r3, [r4, #16]
 8006ac8:	f02b 0304 	bic.w	r3, fp, #4
 8006acc:	6023      	str	r3, [r4, #0]
 8006ace:	4633      	mov	r3, r6
 8006ad0:	4621      	mov	r1, r4
 8006ad2:	4628      	mov	r0, r5
 8006ad4:	9700      	str	r7, [sp, #0]
 8006ad6:	aa0f      	add	r2, sp, #60	@ 0x3c
 8006ad8:	f000 f9d4 	bl	8006e84 <_printf_common>
 8006adc:	3001      	adds	r0, #1
 8006ade:	f040 8090 	bne.w	8006c02 <_printf_float+0x1d6>
 8006ae2:	f04f 30ff 	mov.w	r0, #4294967295
 8006ae6:	b011      	add	sp, #68	@ 0x44
 8006ae8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006aec:	4642      	mov	r2, r8
 8006aee:	464b      	mov	r3, r9
 8006af0:	4640      	mov	r0, r8
 8006af2:	4649      	mov	r1, r9
 8006af4:	f7f9 ff94 	bl	8000a20 <__aeabi_dcmpun>
 8006af8:	b148      	cbz	r0, 8006b0e <_printf_float+0xe2>
 8006afa:	464b      	mov	r3, r9
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	bfb8      	it	lt
 8006b00:	232d      	movlt	r3, #45	@ 0x2d
 8006b02:	4a80      	ldr	r2, [pc, #512]	@ (8006d04 <_printf_float+0x2d8>)
 8006b04:	bfb8      	it	lt
 8006b06:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006b0a:	4b7f      	ldr	r3, [pc, #508]	@ (8006d08 <_printf_float+0x2dc>)
 8006b0c:	e7d3      	b.n	8006ab6 <_printf_float+0x8a>
 8006b0e:	6863      	ldr	r3, [r4, #4]
 8006b10:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8006b14:	1c5a      	adds	r2, r3, #1
 8006b16:	d13f      	bne.n	8006b98 <_printf_float+0x16c>
 8006b18:	2306      	movs	r3, #6
 8006b1a:	6063      	str	r3, [r4, #4]
 8006b1c:	2200      	movs	r2, #0
 8006b1e:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8006b22:	6023      	str	r3, [r4, #0]
 8006b24:	9206      	str	r2, [sp, #24]
 8006b26:	aa0e      	add	r2, sp, #56	@ 0x38
 8006b28:	e9cd a204 	strd	sl, r2, [sp, #16]
 8006b2c:	aa0d      	add	r2, sp, #52	@ 0x34
 8006b2e:	9203      	str	r2, [sp, #12]
 8006b30:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8006b34:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8006b38:	6863      	ldr	r3, [r4, #4]
 8006b3a:	4642      	mov	r2, r8
 8006b3c:	9300      	str	r3, [sp, #0]
 8006b3e:	4628      	mov	r0, r5
 8006b40:	464b      	mov	r3, r9
 8006b42:	910a      	str	r1, [sp, #40]	@ 0x28
 8006b44:	f7ff fed4 	bl	80068f0 <__cvt>
 8006b48:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006b4a:	4680      	mov	r8, r0
 8006b4c:	2947      	cmp	r1, #71	@ 0x47
 8006b4e:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8006b50:	d128      	bne.n	8006ba4 <_printf_float+0x178>
 8006b52:	1cc8      	adds	r0, r1, #3
 8006b54:	db02      	blt.n	8006b5c <_printf_float+0x130>
 8006b56:	6863      	ldr	r3, [r4, #4]
 8006b58:	4299      	cmp	r1, r3
 8006b5a:	dd40      	ble.n	8006bde <_printf_float+0x1b2>
 8006b5c:	f1aa 0a02 	sub.w	sl, sl, #2
 8006b60:	fa5f fa8a 	uxtb.w	sl, sl
 8006b64:	4652      	mov	r2, sl
 8006b66:	3901      	subs	r1, #1
 8006b68:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006b6c:	910d      	str	r1, [sp, #52]	@ 0x34
 8006b6e:	f7ff ff23 	bl	80069b8 <__exponent>
 8006b72:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006b74:	4681      	mov	r9, r0
 8006b76:	1813      	adds	r3, r2, r0
 8006b78:	2a01      	cmp	r2, #1
 8006b7a:	6123      	str	r3, [r4, #16]
 8006b7c:	dc02      	bgt.n	8006b84 <_printf_float+0x158>
 8006b7e:	6822      	ldr	r2, [r4, #0]
 8006b80:	07d2      	lsls	r2, r2, #31
 8006b82:	d501      	bpl.n	8006b88 <_printf_float+0x15c>
 8006b84:	3301      	adds	r3, #1
 8006b86:	6123      	str	r3, [r4, #16]
 8006b88:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d09e      	beq.n	8006ace <_printf_float+0xa2>
 8006b90:	232d      	movs	r3, #45	@ 0x2d
 8006b92:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006b96:	e79a      	b.n	8006ace <_printf_float+0xa2>
 8006b98:	2947      	cmp	r1, #71	@ 0x47
 8006b9a:	d1bf      	bne.n	8006b1c <_printf_float+0xf0>
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d1bd      	bne.n	8006b1c <_printf_float+0xf0>
 8006ba0:	2301      	movs	r3, #1
 8006ba2:	e7ba      	b.n	8006b1a <_printf_float+0xee>
 8006ba4:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006ba8:	d9dc      	bls.n	8006b64 <_printf_float+0x138>
 8006baa:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006bae:	d118      	bne.n	8006be2 <_printf_float+0x1b6>
 8006bb0:	2900      	cmp	r1, #0
 8006bb2:	6863      	ldr	r3, [r4, #4]
 8006bb4:	dd0b      	ble.n	8006bce <_printf_float+0x1a2>
 8006bb6:	6121      	str	r1, [r4, #16]
 8006bb8:	b913      	cbnz	r3, 8006bc0 <_printf_float+0x194>
 8006bba:	6822      	ldr	r2, [r4, #0]
 8006bbc:	07d0      	lsls	r0, r2, #31
 8006bbe:	d502      	bpl.n	8006bc6 <_printf_float+0x19a>
 8006bc0:	3301      	adds	r3, #1
 8006bc2:	440b      	add	r3, r1
 8006bc4:	6123      	str	r3, [r4, #16]
 8006bc6:	f04f 0900 	mov.w	r9, #0
 8006bca:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006bcc:	e7dc      	b.n	8006b88 <_printf_float+0x15c>
 8006bce:	b913      	cbnz	r3, 8006bd6 <_printf_float+0x1aa>
 8006bd0:	6822      	ldr	r2, [r4, #0]
 8006bd2:	07d2      	lsls	r2, r2, #31
 8006bd4:	d501      	bpl.n	8006bda <_printf_float+0x1ae>
 8006bd6:	3302      	adds	r3, #2
 8006bd8:	e7f4      	b.n	8006bc4 <_printf_float+0x198>
 8006bda:	2301      	movs	r3, #1
 8006bdc:	e7f2      	b.n	8006bc4 <_printf_float+0x198>
 8006bde:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006be2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006be4:	4299      	cmp	r1, r3
 8006be6:	db05      	blt.n	8006bf4 <_printf_float+0x1c8>
 8006be8:	6823      	ldr	r3, [r4, #0]
 8006bea:	6121      	str	r1, [r4, #16]
 8006bec:	07d8      	lsls	r0, r3, #31
 8006bee:	d5ea      	bpl.n	8006bc6 <_printf_float+0x19a>
 8006bf0:	1c4b      	adds	r3, r1, #1
 8006bf2:	e7e7      	b.n	8006bc4 <_printf_float+0x198>
 8006bf4:	2900      	cmp	r1, #0
 8006bf6:	bfcc      	ite	gt
 8006bf8:	2201      	movgt	r2, #1
 8006bfa:	f1c1 0202 	rsble	r2, r1, #2
 8006bfe:	4413      	add	r3, r2
 8006c00:	e7e0      	b.n	8006bc4 <_printf_float+0x198>
 8006c02:	6823      	ldr	r3, [r4, #0]
 8006c04:	055a      	lsls	r2, r3, #21
 8006c06:	d407      	bmi.n	8006c18 <_printf_float+0x1ec>
 8006c08:	6923      	ldr	r3, [r4, #16]
 8006c0a:	4642      	mov	r2, r8
 8006c0c:	4631      	mov	r1, r6
 8006c0e:	4628      	mov	r0, r5
 8006c10:	47b8      	blx	r7
 8006c12:	3001      	adds	r0, #1
 8006c14:	d12b      	bne.n	8006c6e <_printf_float+0x242>
 8006c16:	e764      	b.n	8006ae2 <_printf_float+0xb6>
 8006c18:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006c1c:	f240 80dc 	bls.w	8006dd8 <_printf_float+0x3ac>
 8006c20:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006c24:	2200      	movs	r2, #0
 8006c26:	2300      	movs	r3, #0
 8006c28:	f7f9 fec8 	bl	80009bc <__aeabi_dcmpeq>
 8006c2c:	2800      	cmp	r0, #0
 8006c2e:	d033      	beq.n	8006c98 <_printf_float+0x26c>
 8006c30:	2301      	movs	r3, #1
 8006c32:	4631      	mov	r1, r6
 8006c34:	4628      	mov	r0, r5
 8006c36:	4a35      	ldr	r2, [pc, #212]	@ (8006d0c <_printf_float+0x2e0>)
 8006c38:	47b8      	blx	r7
 8006c3a:	3001      	adds	r0, #1
 8006c3c:	f43f af51 	beq.w	8006ae2 <_printf_float+0xb6>
 8006c40:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8006c44:	4543      	cmp	r3, r8
 8006c46:	db02      	blt.n	8006c4e <_printf_float+0x222>
 8006c48:	6823      	ldr	r3, [r4, #0]
 8006c4a:	07d8      	lsls	r0, r3, #31
 8006c4c:	d50f      	bpl.n	8006c6e <_printf_float+0x242>
 8006c4e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006c52:	4631      	mov	r1, r6
 8006c54:	4628      	mov	r0, r5
 8006c56:	47b8      	blx	r7
 8006c58:	3001      	adds	r0, #1
 8006c5a:	f43f af42 	beq.w	8006ae2 <_printf_float+0xb6>
 8006c5e:	f04f 0900 	mov.w	r9, #0
 8006c62:	f108 38ff 	add.w	r8, r8, #4294967295
 8006c66:	f104 0a1a 	add.w	sl, r4, #26
 8006c6a:	45c8      	cmp	r8, r9
 8006c6c:	dc09      	bgt.n	8006c82 <_printf_float+0x256>
 8006c6e:	6823      	ldr	r3, [r4, #0]
 8006c70:	079b      	lsls	r3, r3, #30
 8006c72:	f100 8102 	bmi.w	8006e7a <_printf_float+0x44e>
 8006c76:	68e0      	ldr	r0, [r4, #12]
 8006c78:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006c7a:	4298      	cmp	r0, r3
 8006c7c:	bfb8      	it	lt
 8006c7e:	4618      	movlt	r0, r3
 8006c80:	e731      	b.n	8006ae6 <_printf_float+0xba>
 8006c82:	2301      	movs	r3, #1
 8006c84:	4652      	mov	r2, sl
 8006c86:	4631      	mov	r1, r6
 8006c88:	4628      	mov	r0, r5
 8006c8a:	47b8      	blx	r7
 8006c8c:	3001      	adds	r0, #1
 8006c8e:	f43f af28 	beq.w	8006ae2 <_printf_float+0xb6>
 8006c92:	f109 0901 	add.w	r9, r9, #1
 8006c96:	e7e8      	b.n	8006c6a <_printf_float+0x23e>
 8006c98:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	dc38      	bgt.n	8006d10 <_printf_float+0x2e4>
 8006c9e:	2301      	movs	r3, #1
 8006ca0:	4631      	mov	r1, r6
 8006ca2:	4628      	mov	r0, r5
 8006ca4:	4a19      	ldr	r2, [pc, #100]	@ (8006d0c <_printf_float+0x2e0>)
 8006ca6:	47b8      	blx	r7
 8006ca8:	3001      	adds	r0, #1
 8006caa:	f43f af1a 	beq.w	8006ae2 <_printf_float+0xb6>
 8006cae:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8006cb2:	ea59 0303 	orrs.w	r3, r9, r3
 8006cb6:	d102      	bne.n	8006cbe <_printf_float+0x292>
 8006cb8:	6823      	ldr	r3, [r4, #0]
 8006cba:	07d9      	lsls	r1, r3, #31
 8006cbc:	d5d7      	bpl.n	8006c6e <_printf_float+0x242>
 8006cbe:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006cc2:	4631      	mov	r1, r6
 8006cc4:	4628      	mov	r0, r5
 8006cc6:	47b8      	blx	r7
 8006cc8:	3001      	adds	r0, #1
 8006cca:	f43f af0a 	beq.w	8006ae2 <_printf_float+0xb6>
 8006cce:	f04f 0a00 	mov.w	sl, #0
 8006cd2:	f104 0b1a 	add.w	fp, r4, #26
 8006cd6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006cd8:	425b      	negs	r3, r3
 8006cda:	4553      	cmp	r3, sl
 8006cdc:	dc01      	bgt.n	8006ce2 <_printf_float+0x2b6>
 8006cde:	464b      	mov	r3, r9
 8006ce0:	e793      	b.n	8006c0a <_printf_float+0x1de>
 8006ce2:	2301      	movs	r3, #1
 8006ce4:	465a      	mov	r2, fp
 8006ce6:	4631      	mov	r1, r6
 8006ce8:	4628      	mov	r0, r5
 8006cea:	47b8      	blx	r7
 8006cec:	3001      	adds	r0, #1
 8006cee:	f43f aef8 	beq.w	8006ae2 <_printf_float+0xb6>
 8006cf2:	f10a 0a01 	add.w	sl, sl, #1
 8006cf6:	e7ee      	b.n	8006cd6 <_printf_float+0x2aa>
 8006cf8:	7fefffff 	.word	0x7fefffff
 8006cfc:	08009452 	.word	0x08009452
 8006d00:	0800944e 	.word	0x0800944e
 8006d04:	0800945a 	.word	0x0800945a
 8006d08:	08009456 	.word	0x08009456
 8006d0c:	0800945e 	.word	0x0800945e
 8006d10:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006d12:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8006d16:	4553      	cmp	r3, sl
 8006d18:	bfa8      	it	ge
 8006d1a:	4653      	movge	r3, sl
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	4699      	mov	r9, r3
 8006d20:	dc36      	bgt.n	8006d90 <_printf_float+0x364>
 8006d22:	f04f 0b00 	mov.w	fp, #0
 8006d26:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006d2a:	f104 021a 	add.w	r2, r4, #26
 8006d2e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006d30:	930a      	str	r3, [sp, #40]	@ 0x28
 8006d32:	eba3 0309 	sub.w	r3, r3, r9
 8006d36:	455b      	cmp	r3, fp
 8006d38:	dc31      	bgt.n	8006d9e <_printf_float+0x372>
 8006d3a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006d3c:	459a      	cmp	sl, r3
 8006d3e:	dc3a      	bgt.n	8006db6 <_printf_float+0x38a>
 8006d40:	6823      	ldr	r3, [r4, #0]
 8006d42:	07da      	lsls	r2, r3, #31
 8006d44:	d437      	bmi.n	8006db6 <_printf_float+0x38a>
 8006d46:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006d48:	ebaa 0903 	sub.w	r9, sl, r3
 8006d4c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006d4e:	ebaa 0303 	sub.w	r3, sl, r3
 8006d52:	4599      	cmp	r9, r3
 8006d54:	bfa8      	it	ge
 8006d56:	4699      	movge	r9, r3
 8006d58:	f1b9 0f00 	cmp.w	r9, #0
 8006d5c:	dc33      	bgt.n	8006dc6 <_printf_float+0x39a>
 8006d5e:	f04f 0800 	mov.w	r8, #0
 8006d62:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006d66:	f104 0b1a 	add.w	fp, r4, #26
 8006d6a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006d6c:	ebaa 0303 	sub.w	r3, sl, r3
 8006d70:	eba3 0309 	sub.w	r3, r3, r9
 8006d74:	4543      	cmp	r3, r8
 8006d76:	f77f af7a 	ble.w	8006c6e <_printf_float+0x242>
 8006d7a:	2301      	movs	r3, #1
 8006d7c:	465a      	mov	r2, fp
 8006d7e:	4631      	mov	r1, r6
 8006d80:	4628      	mov	r0, r5
 8006d82:	47b8      	blx	r7
 8006d84:	3001      	adds	r0, #1
 8006d86:	f43f aeac 	beq.w	8006ae2 <_printf_float+0xb6>
 8006d8a:	f108 0801 	add.w	r8, r8, #1
 8006d8e:	e7ec      	b.n	8006d6a <_printf_float+0x33e>
 8006d90:	4642      	mov	r2, r8
 8006d92:	4631      	mov	r1, r6
 8006d94:	4628      	mov	r0, r5
 8006d96:	47b8      	blx	r7
 8006d98:	3001      	adds	r0, #1
 8006d9a:	d1c2      	bne.n	8006d22 <_printf_float+0x2f6>
 8006d9c:	e6a1      	b.n	8006ae2 <_printf_float+0xb6>
 8006d9e:	2301      	movs	r3, #1
 8006da0:	4631      	mov	r1, r6
 8006da2:	4628      	mov	r0, r5
 8006da4:	920a      	str	r2, [sp, #40]	@ 0x28
 8006da6:	47b8      	blx	r7
 8006da8:	3001      	adds	r0, #1
 8006daa:	f43f ae9a 	beq.w	8006ae2 <_printf_float+0xb6>
 8006dae:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006db0:	f10b 0b01 	add.w	fp, fp, #1
 8006db4:	e7bb      	b.n	8006d2e <_printf_float+0x302>
 8006db6:	4631      	mov	r1, r6
 8006db8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006dbc:	4628      	mov	r0, r5
 8006dbe:	47b8      	blx	r7
 8006dc0:	3001      	adds	r0, #1
 8006dc2:	d1c0      	bne.n	8006d46 <_printf_float+0x31a>
 8006dc4:	e68d      	b.n	8006ae2 <_printf_float+0xb6>
 8006dc6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006dc8:	464b      	mov	r3, r9
 8006dca:	4631      	mov	r1, r6
 8006dcc:	4628      	mov	r0, r5
 8006dce:	4442      	add	r2, r8
 8006dd0:	47b8      	blx	r7
 8006dd2:	3001      	adds	r0, #1
 8006dd4:	d1c3      	bne.n	8006d5e <_printf_float+0x332>
 8006dd6:	e684      	b.n	8006ae2 <_printf_float+0xb6>
 8006dd8:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8006ddc:	f1ba 0f01 	cmp.w	sl, #1
 8006de0:	dc01      	bgt.n	8006de6 <_printf_float+0x3ba>
 8006de2:	07db      	lsls	r3, r3, #31
 8006de4:	d536      	bpl.n	8006e54 <_printf_float+0x428>
 8006de6:	2301      	movs	r3, #1
 8006de8:	4642      	mov	r2, r8
 8006dea:	4631      	mov	r1, r6
 8006dec:	4628      	mov	r0, r5
 8006dee:	47b8      	blx	r7
 8006df0:	3001      	adds	r0, #1
 8006df2:	f43f ae76 	beq.w	8006ae2 <_printf_float+0xb6>
 8006df6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006dfa:	4631      	mov	r1, r6
 8006dfc:	4628      	mov	r0, r5
 8006dfe:	47b8      	blx	r7
 8006e00:	3001      	adds	r0, #1
 8006e02:	f43f ae6e 	beq.w	8006ae2 <_printf_float+0xb6>
 8006e06:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006e0a:	2200      	movs	r2, #0
 8006e0c:	2300      	movs	r3, #0
 8006e0e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006e12:	f7f9 fdd3 	bl	80009bc <__aeabi_dcmpeq>
 8006e16:	b9c0      	cbnz	r0, 8006e4a <_printf_float+0x41e>
 8006e18:	4653      	mov	r3, sl
 8006e1a:	f108 0201 	add.w	r2, r8, #1
 8006e1e:	4631      	mov	r1, r6
 8006e20:	4628      	mov	r0, r5
 8006e22:	47b8      	blx	r7
 8006e24:	3001      	adds	r0, #1
 8006e26:	d10c      	bne.n	8006e42 <_printf_float+0x416>
 8006e28:	e65b      	b.n	8006ae2 <_printf_float+0xb6>
 8006e2a:	2301      	movs	r3, #1
 8006e2c:	465a      	mov	r2, fp
 8006e2e:	4631      	mov	r1, r6
 8006e30:	4628      	mov	r0, r5
 8006e32:	47b8      	blx	r7
 8006e34:	3001      	adds	r0, #1
 8006e36:	f43f ae54 	beq.w	8006ae2 <_printf_float+0xb6>
 8006e3a:	f108 0801 	add.w	r8, r8, #1
 8006e3e:	45d0      	cmp	r8, sl
 8006e40:	dbf3      	blt.n	8006e2a <_printf_float+0x3fe>
 8006e42:	464b      	mov	r3, r9
 8006e44:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006e48:	e6e0      	b.n	8006c0c <_printf_float+0x1e0>
 8006e4a:	f04f 0800 	mov.w	r8, #0
 8006e4e:	f104 0b1a 	add.w	fp, r4, #26
 8006e52:	e7f4      	b.n	8006e3e <_printf_float+0x412>
 8006e54:	2301      	movs	r3, #1
 8006e56:	4642      	mov	r2, r8
 8006e58:	e7e1      	b.n	8006e1e <_printf_float+0x3f2>
 8006e5a:	2301      	movs	r3, #1
 8006e5c:	464a      	mov	r2, r9
 8006e5e:	4631      	mov	r1, r6
 8006e60:	4628      	mov	r0, r5
 8006e62:	47b8      	blx	r7
 8006e64:	3001      	adds	r0, #1
 8006e66:	f43f ae3c 	beq.w	8006ae2 <_printf_float+0xb6>
 8006e6a:	f108 0801 	add.w	r8, r8, #1
 8006e6e:	68e3      	ldr	r3, [r4, #12]
 8006e70:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8006e72:	1a5b      	subs	r3, r3, r1
 8006e74:	4543      	cmp	r3, r8
 8006e76:	dcf0      	bgt.n	8006e5a <_printf_float+0x42e>
 8006e78:	e6fd      	b.n	8006c76 <_printf_float+0x24a>
 8006e7a:	f04f 0800 	mov.w	r8, #0
 8006e7e:	f104 0919 	add.w	r9, r4, #25
 8006e82:	e7f4      	b.n	8006e6e <_printf_float+0x442>

08006e84 <_printf_common>:
 8006e84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006e88:	4616      	mov	r6, r2
 8006e8a:	4698      	mov	r8, r3
 8006e8c:	688a      	ldr	r2, [r1, #8]
 8006e8e:	690b      	ldr	r3, [r1, #16]
 8006e90:	4607      	mov	r7, r0
 8006e92:	4293      	cmp	r3, r2
 8006e94:	bfb8      	it	lt
 8006e96:	4613      	movlt	r3, r2
 8006e98:	6033      	str	r3, [r6, #0]
 8006e9a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006e9e:	460c      	mov	r4, r1
 8006ea0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006ea4:	b10a      	cbz	r2, 8006eaa <_printf_common+0x26>
 8006ea6:	3301      	adds	r3, #1
 8006ea8:	6033      	str	r3, [r6, #0]
 8006eaa:	6823      	ldr	r3, [r4, #0]
 8006eac:	0699      	lsls	r1, r3, #26
 8006eae:	bf42      	ittt	mi
 8006eb0:	6833      	ldrmi	r3, [r6, #0]
 8006eb2:	3302      	addmi	r3, #2
 8006eb4:	6033      	strmi	r3, [r6, #0]
 8006eb6:	6825      	ldr	r5, [r4, #0]
 8006eb8:	f015 0506 	ands.w	r5, r5, #6
 8006ebc:	d106      	bne.n	8006ecc <_printf_common+0x48>
 8006ebe:	f104 0a19 	add.w	sl, r4, #25
 8006ec2:	68e3      	ldr	r3, [r4, #12]
 8006ec4:	6832      	ldr	r2, [r6, #0]
 8006ec6:	1a9b      	subs	r3, r3, r2
 8006ec8:	42ab      	cmp	r3, r5
 8006eca:	dc2b      	bgt.n	8006f24 <_printf_common+0xa0>
 8006ecc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006ed0:	6822      	ldr	r2, [r4, #0]
 8006ed2:	3b00      	subs	r3, #0
 8006ed4:	bf18      	it	ne
 8006ed6:	2301      	movne	r3, #1
 8006ed8:	0692      	lsls	r2, r2, #26
 8006eda:	d430      	bmi.n	8006f3e <_printf_common+0xba>
 8006edc:	4641      	mov	r1, r8
 8006ede:	4638      	mov	r0, r7
 8006ee0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006ee4:	47c8      	blx	r9
 8006ee6:	3001      	adds	r0, #1
 8006ee8:	d023      	beq.n	8006f32 <_printf_common+0xae>
 8006eea:	6823      	ldr	r3, [r4, #0]
 8006eec:	6922      	ldr	r2, [r4, #16]
 8006eee:	f003 0306 	and.w	r3, r3, #6
 8006ef2:	2b04      	cmp	r3, #4
 8006ef4:	bf14      	ite	ne
 8006ef6:	2500      	movne	r5, #0
 8006ef8:	6833      	ldreq	r3, [r6, #0]
 8006efa:	f04f 0600 	mov.w	r6, #0
 8006efe:	bf08      	it	eq
 8006f00:	68e5      	ldreq	r5, [r4, #12]
 8006f02:	f104 041a 	add.w	r4, r4, #26
 8006f06:	bf08      	it	eq
 8006f08:	1aed      	subeq	r5, r5, r3
 8006f0a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8006f0e:	bf08      	it	eq
 8006f10:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006f14:	4293      	cmp	r3, r2
 8006f16:	bfc4      	itt	gt
 8006f18:	1a9b      	subgt	r3, r3, r2
 8006f1a:	18ed      	addgt	r5, r5, r3
 8006f1c:	42b5      	cmp	r5, r6
 8006f1e:	d11a      	bne.n	8006f56 <_printf_common+0xd2>
 8006f20:	2000      	movs	r0, #0
 8006f22:	e008      	b.n	8006f36 <_printf_common+0xb2>
 8006f24:	2301      	movs	r3, #1
 8006f26:	4652      	mov	r2, sl
 8006f28:	4641      	mov	r1, r8
 8006f2a:	4638      	mov	r0, r7
 8006f2c:	47c8      	blx	r9
 8006f2e:	3001      	adds	r0, #1
 8006f30:	d103      	bne.n	8006f3a <_printf_common+0xb6>
 8006f32:	f04f 30ff 	mov.w	r0, #4294967295
 8006f36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f3a:	3501      	adds	r5, #1
 8006f3c:	e7c1      	b.n	8006ec2 <_printf_common+0x3e>
 8006f3e:	2030      	movs	r0, #48	@ 0x30
 8006f40:	18e1      	adds	r1, r4, r3
 8006f42:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006f46:	1c5a      	adds	r2, r3, #1
 8006f48:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006f4c:	4422      	add	r2, r4
 8006f4e:	3302      	adds	r3, #2
 8006f50:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006f54:	e7c2      	b.n	8006edc <_printf_common+0x58>
 8006f56:	2301      	movs	r3, #1
 8006f58:	4622      	mov	r2, r4
 8006f5a:	4641      	mov	r1, r8
 8006f5c:	4638      	mov	r0, r7
 8006f5e:	47c8      	blx	r9
 8006f60:	3001      	adds	r0, #1
 8006f62:	d0e6      	beq.n	8006f32 <_printf_common+0xae>
 8006f64:	3601      	adds	r6, #1
 8006f66:	e7d9      	b.n	8006f1c <_printf_common+0x98>

08006f68 <_printf_i>:
 8006f68:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006f6c:	7e0f      	ldrb	r7, [r1, #24]
 8006f6e:	4691      	mov	r9, r2
 8006f70:	2f78      	cmp	r7, #120	@ 0x78
 8006f72:	4680      	mov	r8, r0
 8006f74:	460c      	mov	r4, r1
 8006f76:	469a      	mov	sl, r3
 8006f78:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006f7a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006f7e:	d807      	bhi.n	8006f90 <_printf_i+0x28>
 8006f80:	2f62      	cmp	r7, #98	@ 0x62
 8006f82:	d80a      	bhi.n	8006f9a <_printf_i+0x32>
 8006f84:	2f00      	cmp	r7, #0
 8006f86:	f000 80d1 	beq.w	800712c <_printf_i+0x1c4>
 8006f8a:	2f58      	cmp	r7, #88	@ 0x58
 8006f8c:	f000 80b8 	beq.w	8007100 <_printf_i+0x198>
 8006f90:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006f94:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006f98:	e03a      	b.n	8007010 <_printf_i+0xa8>
 8006f9a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006f9e:	2b15      	cmp	r3, #21
 8006fa0:	d8f6      	bhi.n	8006f90 <_printf_i+0x28>
 8006fa2:	a101      	add	r1, pc, #4	@ (adr r1, 8006fa8 <_printf_i+0x40>)
 8006fa4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006fa8:	08007001 	.word	0x08007001
 8006fac:	08007015 	.word	0x08007015
 8006fb0:	08006f91 	.word	0x08006f91
 8006fb4:	08006f91 	.word	0x08006f91
 8006fb8:	08006f91 	.word	0x08006f91
 8006fbc:	08006f91 	.word	0x08006f91
 8006fc0:	08007015 	.word	0x08007015
 8006fc4:	08006f91 	.word	0x08006f91
 8006fc8:	08006f91 	.word	0x08006f91
 8006fcc:	08006f91 	.word	0x08006f91
 8006fd0:	08006f91 	.word	0x08006f91
 8006fd4:	08007113 	.word	0x08007113
 8006fd8:	0800703f 	.word	0x0800703f
 8006fdc:	080070cd 	.word	0x080070cd
 8006fe0:	08006f91 	.word	0x08006f91
 8006fe4:	08006f91 	.word	0x08006f91
 8006fe8:	08007135 	.word	0x08007135
 8006fec:	08006f91 	.word	0x08006f91
 8006ff0:	0800703f 	.word	0x0800703f
 8006ff4:	08006f91 	.word	0x08006f91
 8006ff8:	08006f91 	.word	0x08006f91
 8006ffc:	080070d5 	.word	0x080070d5
 8007000:	6833      	ldr	r3, [r6, #0]
 8007002:	1d1a      	adds	r2, r3, #4
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	6032      	str	r2, [r6, #0]
 8007008:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800700c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007010:	2301      	movs	r3, #1
 8007012:	e09c      	b.n	800714e <_printf_i+0x1e6>
 8007014:	6833      	ldr	r3, [r6, #0]
 8007016:	6820      	ldr	r0, [r4, #0]
 8007018:	1d19      	adds	r1, r3, #4
 800701a:	6031      	str	r1, [r6, #0]
 800701c:	0606      	lsls	r6, r0, #24
 800701e:	d501      	bpl.n	8007024 <_printf_i+0xbc>
 8007020:	681d      	ldr	r5, [r3, #0]
 8007022:	e003      	b.n	800702c <_printf_i+0xc4>
 8007024:	0645      	lsls	r5, r0, #25
 8007026:	d5fb      	bpl.n	8007020 <_printf_i+0xb8>
 8007028:	f9b3 5000 	ldrsh.w	r5, [r3]
 800702c:	2d00      	cmp	r5, #0
 800702e:	da03      	bge.n	8007038 <_printf_i+0xd0>
 8007030:	232d      	movs	r3, #45	@ 0x2d
 8007032:	426d      	negs	r5, r5
 8007034:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007038:	230a      	movs	r3, #10
 800703a:	4858      	ldr	r0, [pc, #352]	@ (800719c <_printf_i+0x234>)
 800703c:	e011      	b.n	8007062 <_printf_i+0xfa>
 800703e:	6821      	ldr	r1, [r4, #0]
 8007040:	6833      	ldr	r3, [r6, #0]
 8007042:	0608      	lsls	r0, r1, #24
 8007044:	f853 5b04 	ldr.w	r5, [r3], #4
 8007048:	d402      	bmi.n	8007050 <_printf_i+0xe8>
 800704a:	0649      	lsls	r1, r1, #25
 800704c:	bf48      	it	mi
 800704e:	b2ad      	uxthmi	r5, r5
 8007050:	2f6f      	cmp	r7, #111	@ 0x6f
 8007052:	6033      	str	r3, [r6, #0]
 8007054:	bf14      	ite	ne
 8007056:	230a      	movne	r3, #10
 8007058:	2308      	moveq	r3, #8
 800705a:	4850      	ldr	r0, [pc, #320]	@ (800719c <_printf_i+0x234>)
 800705c:	2100      	movs	r1, #0
 800705e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007062:	6866      	ldr	r6, [r4, #4]
 8007064:	2e00      	cmp	r6, #0
 8007066:	60a6      	str	r6, [r4, #8]
 8007068:	db05      	blt.n	8007076 <_printf_i+0x10e>
 800706a:	6821      	ldr	r1, [r4, #0]
 800706c:	432e      	orrs	r6, r5
 800706e:	f021 0104 	bic.w	r1, r1, #4
 8007072:	6021      	str	r1, [r4, #0]
 8007074:	d04b      	beq.n	800710e <_printf_i+0x1a6>
 8007076:	4616      	mov	r6, r2
 8007078:	fbb5 f1f3 	udiv	r1, r5, r3
 800707c:	fb03 5711 	mls	r7, r3, r1, r5
 8007080:	5dc7      	ldrb	r7, [r0, r7]
 8007082:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007086:	462f      	mov	r7, r5
 8007088:	42bb      	cmp	r3, r7
 800708a:	460d      	mov	r5, r1
 800708c:	d9f4      	bls.n	8007078 <_printf_i+0x110>
 800708e:	2b08      	cmp	r3, #8
 8007090:	d10b      	bne.n	80070aa <_printf_i+0x142>
 8007092:	6823      	ldr	r3, [r4, #0]
 8007094:	07df      	lsls	r7, r3, #31
 8007096:	d508      	bpl.n	80070aa <_printf_i+0x142>
 8007098:	6923      	ldr	r3, [r4, #16]
 800709a:	6861      	ldr	r1, [r4, #4]
 800709c:	4299      	cmp	r1, r3
 800709e:	bfde      	ittt	le
 80070a0:	2330      	movle	r3, #48	@ 0x30
 80070a2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80070a6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80070aa:	1b92      	subs	r2, r2, r6
 80070ac:	6122      	str	r2, [r4, #16]
 80070ae:	464b      	mov	r3, r9
 80070b0:	4621      	mov	r1, r4
 80070b2:	4640      	mov	r0, r8
 80070b4:	f8cd a000 	str.w	sl, [sp]
 80070b8:	aa03      	add	r2, sp, #12
 80070ba:	f7ff fee3 	bl	8006e84 <_printf_common>
 80070be:	3001      	adds	r0, #1
 80070c0:	d14a      	bne.n	8007158 <_printf_i+0x1f0>
 80070c2:	f04f 30ff 	mov.w	r0, #4294967295
 80070c6:	b004      	add	sp, #16
 80070c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80070cc:	6823      	ldr	r3, [r4, #0]
 80070ce:	f043 0320 	orr.w	r3, r3, #32
 80070d2:	6023      	str	r3, [r4, #0]
 80070d4:	2778      	movs	r7, #120	@ 0x78
 80070d6:	4832      	ldr	r0, [pc, #200]	@ (80071a0 <_printf_i+0x238>)
 80070d8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80070dc:	6823      	ldr	r3, [r4, #0]
 80070de:	6831      	ldr	r1, [r6, #0]
 80070e0:	061f      	lsls	r7, r3, #24
 80070e2:	f851 5b04 	ldr.w	r5, [r1], #4
 80070e6:	d402      	bmi.n	80070ee <_printf_i+0x186>
 80070e8:	065f      	lsls	r7, r3, #25
 80070ea:	bf48      	it	mi
 80070ec:	b2ad      	uxthmi	r5, r5
 80070ee:	6031      	str	r1, [r6, #0]
 80070f0:	07d9      	lsls	r1, r3, #31
 80070f2:	bf44      	itt	mi
 80070f4:	f043 0320 	orrmi.w	r3, r3, #32
 80070f8:	6023      	strmi	r3, [r4, #0]
 80070fa:	b11d      	cbz	r5, 8007104 <_printf_i+0x19c>
 80070fc:	2310      	movs	r3, #16
 80070fe:	e7ad      	b.n	800705c <_printf_i+0xf4>
 8007100:	4826      	ldr	r0, [pc, #152]	@ (800719c <_printf_i+0x234>)
 8007102:	e7e9      	b.n	80070d8 <_printf_i+0x170>
 8007104:	6823      	ldr	r3, [r4, #0]
 8007106:	f023 0320 	bic.w	r3, r3, #32
 800710a:	6023      	str	r3, [r4, #0]
 800710c:	e7f6      	b.n	80070fc <_printf_i+0x194>
 800710e:	4616      	mov	r6, r2
 8007110:	e7bd      	b.n	800708e <_printf_i+0x126>
 8007112:	6833      	ldr	r3, [r6, #0]
 8007114:	6825      	ldr	r5, [r4, #0]
 8007116:	1d18      	adds	r0, r3, #4
 8007118:	6961      	ldr	r1, [r4, #20]
 800711a:	6030      	str	r0, [r6, #0]
 800711c:	062e      	lsls	r6, r5, #24
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	d501      	bpl.n	8007126 <_printf_i+0x1be>
 8007122:	6019      	str	r1, [r3, #0]
 8007124:	e002      	b.n	800712c <_printf_i+0x1c4>
 8007126:	0668      	lsls	r0, r5, #25
 8007128:	d5fb      	bpl.n	8007122 <_printf_i+0x1ba>
 800712a:	8019      	strh	r1, [r3, #0]
 800712c:	2300      	movs	r3, #0
 800712e:	4616      	mov	r6, r2
 8007130:	6123      	str	r3, [r4, #16]
 8007132:	e7bc      	b.n	80070ae <_printf_i+0x146>
 8007134:	6833      	ldr	r3, [r6, #0]
 8007136:	2100      	movs	r1, #0
 8007138:	1d1a      	adds	r2, r3, #4
 800713a:	6032      	str	r2, [r6, #0]
 800713c:	681e      	ldr	r6, [r3, #0]
 800713e:	6862      	ldr	r2, [r4, #4]
 8007140:	4630      	mov	r0, r6
 8007142:	f000 fab8 	bl	80076b6 <memchr>
 8007146:	b108      	cbz	r0, 800714c <_printf_i+0x1e4>
 8007148:	1b80      	subs	r0, r0, r6
 800714a:	6060      	str	r0, [r4, #4]
 800714c:	6863      	ldr	r3, [r4, #4]
 800714e:	6123      	str	r3, [r4, #16]
 8007150:	2300      	movs	r3, #0
 8007152:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007156:	e7aa      	b.n	80070ae <_printf_i+0x146>
 8007158:	4632      	mov	r2, r6
 800715a:	4649      	mov	r1, r9
 800715c:	4640      	mov	r0, r8
 800715e:	6923      	ldr	r3, [r4, #16]
 8007160:	47d0      	blx	sl
 8007162:	3001      	adds	r0, #1
 8007164:	d0ad      	beq.n	80070c2 <_printf_i+0x15a>
 8007166:	6823      	ldr	r3, [r4, #0]
 8007168:	079b      	lsls	r3, r3, #30
 800716a:	d413      	bmi.n	8007194 <_printf_i+0x22c>
 800716c:	68e0      	ldr	r0, [r4, #12]
 800716e:	9b03      	ldr	r3, [sp, #12]
 8007170:	4298      	cmp	r0, r3
 8007172:	bfb8      	it	lt
 8007174:	4618      	movlt	r0, r3
 8007176:	e7a6      	b.n	80070c6 <_printf_i+0x15e>
 8007178:	2301      	movs	r3, #1
 800717a:	4632      	mov	r2, r6
 800717c:	4649      	mov	r1, r9
 800717e:	4640      	mov	r0, r8
 8007180:	47d0      	blx	sl
 8007182:	3001      	adds	r0, #1
 8007184:	d09d      	beq.n	80070c2 <_printf_i+0x15a>
 8007186:	3501      	adds	r5, #1
 8007188:	68e3      	ldr	r3, [r4, #12]
 800718a:	9903      	ldr	r1, [sp, #12]
 800718c:	1a5b      	subs	r3, r3, r1
 800718e:	42ab      	cmp	r3, r5
 8007190:	dcf2      	bgt.n	8007178 <_printf_i+0x210>
 8007192:	e7eb      	b.n	800716c <_printf_i+0x204>
 8007194:	2500      	movs	r5, #0
 8007196:	f104 0619 	add.w	r6, r4, #25
 800719a:	e7f5      	b.n	8007188 <_printf_i+0x220>
 800719c:	08009460 	.word	0x08009460
 80071a0:	08009471 	.word	0x08009471

080071a4 <std>:
 80071a4:	2300      	movs	r3, #0
 80071a6:	b510      	push	{r4, lr}
 80071a8:	4604      	mov	r4, r0
 80071aa:	e9c0 3300 	strd	r3, r3, [r0]
 80071ae:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80071b2:	6083      	str	r3, [r0, #8]
 80071b4:	8181      	strh	r1, [r0, #12]
 80071b6:	6643      	str	r3, [r0, #100]	@ 0x64
 80071b8:	81c2      	strh	r2, [r0, #14]
 80071ba:	6183      	str	r3, [r0, #24]
 80071bc:	4619      	mov	r1, r3
 80071be:	2208      	movs	r2, #8
 80071c0:	305c      	adds	r0, #92	@ 0x5c
 80071c2:	f000 f9f9 	bl	80075b8 <memset>
 80071c6:	4b0d      	ldr	r3, [pc, #52]	@ (80071fc <std+0x58>)
 80071c8:	6224      	str	r4, [r4, #32]
 80071ca:	6263      	str	r3, [r4, #36]	@ 0x24
 80071cc:	4b0c      	ldr	r3, [pc, #48]	@ (8007200 <std+0x5c>)
 80071ce:	62a3      	str	r3, [r4, #40]	@ 0x28
 80071d0:	4b0c      	ldr	r3, [pc, #48]	@ (8007204 <std+0x60>)
 80071d2:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80071d4:	4b0c      	ldr	r3, [pc, #48]	@ (8007208 <std+0x64>)
 80071d6:	6323      	str	r3, [r4, #48]	@ 0x30
 80071d8:	4b0c      	ldr	r3, [pc, #48]	@ (800720c <std+0x68>)
 80071da:	429c      	cmp	r4, r3
 80071dc:	d006      	beq.n	80071ec <std+0x48>
 80071de:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80071e2:	4294      	cmp	r4, r2
 80071e4:	d002      	beq.n	80071ec <std+0x48>
 80071e6:	33d0      	adds	r3, #208	@ 0xd0
 80071e8:	429c      	cmp	r4, r3
 80071ea:	d105      	bne.n	80071f8 <std+0x54>
 80071ec:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80071f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80071f4:	f000 ba5c 	b.w	80076b0 <__retarget_lock_init_recursive>
 80071f8:	bd10      	pop	{r4, pc}
 80071fa:	bf00      	nop
 80071fc:	08007409 	.word	0x08007409
 8007200:	0800742b 	.word	0x0800742b
 8007204:	08007463 	.word	0x08007463
 8007208:	08007487 	.word	0x08007487
 800720c:	20000394 	.word	0x20000394

08007210 <stdio_exit_handler>:
 8007210:	4a02      	ldr	r2, [pc, #8]	@ (800721c <stdio_exit_handler+0xc>)
 8007212:	4903      	ldr	r1, [pc, #12]	@ (8007220 <stdio_exit_handler+0x10>)
 8007214:	4803      	ldr	r0, [pc, #12]	@ (8007224 <stdio_exit_handler+0x14>)
 8007216:	f000 b869 	b.w	80072ec <_fwalk_sglue>
 800721a:	bf00      	nop
 800721c:	20000010 	.word	0x20000010
 8007220:	08009019 	.word	0x08009019
 8007224:	20000020 	.word	0x20000020

08007228 <cleanup_stdio>:
 8007228:	6841      	ldr	r1, [r0, #4]
 800722a:	4b0c      	ldr	r3, [pc, #48]	@ (800725c <cleanup_stdio+0x34>)
 800722c:	b510      	push	{r4, lr}
 800722e:	4299      	cmp	r1, r3
 8007230:	4604      	mov	r4, r0
 8007232:	d001      	beq.n	8007238 <cleanup_stdio+0x10>
 8007234:	f001 fef0 	bl	8009018 <_fflush_r>
 8007238:	68a1      	ldr	r1, [r4, #8]
 800723a:	4b09      	ldr	r3, [pc, #36]	@ (8007260 <cleanup_stdio+0x38>)
 800723c:	4299      	cmp	r1, r3
 800723e:	d002      	beq.n	8007246 <cleanup_stdio+0x1e>
 8007240:	4620      	mov	r0, r4
 8007242:	f001 fee9 	bl	8009018 <_fflush_r>
 8007246:	68e1      	ldr	r1, [r4, #12]
 8007248:	4b06      	ldr	r3, [pc, #24]	@ (8007264 <cleanup_stdio+0x3c>)
 800724a:	4299      	cmp	r1, r3
 800724c:	d004      	beq.n	8007258 <cleanup_stdio+0x30>
 800724e:	4620      	mov	r0, r4
 8007250:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007254:	f001 bee0 	b.w	8009018 <_fflush_r>
 8007258:	bd10      	pop	{r4, pc}
 800725a:	bf00      	nop
 800725c:	20000394 	.word	0x20000394
 8007260:	200003fc 	.word	0x200003fc
 8007264:	20000464 	.word	0x20000464

08007268 <global_stdio_init.part.0>:
 8007268:	b510      	push	{r4, lr}
 800726a:	4b0b      	ldr	r3, [pc, #44]	@ (8007298 <global_stdio_init.part.0+0x30>)
 800726c:	4c0b      	ldr	r4, [pc, #44]	@ (800729c <global_stdio_init.part.0+0x34>)
 800726e:	4a0c      	ldr	r2, [pc, #48]	@ (80072a0 <global_stdio_init.part.0+0x38>)
 8007270:	4620      	mov	r0, r4
 8007272:	601a      	str	r2, [r3, #0]
 8007274:	2104      	movs	r1, #4
 8007276:	2200      	movs	r2, #0
 8007278:	f7ff ff94 	bl	80071a4 <std>
 800727c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007280:	2201      	movs	r2, #1
 8007282:	2109      	movs	r1, #9
 8007284:	f7ff ff8e 	bl	80071a4 <std>
 8007288:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800728c:	2202      	movs	r2, #2
 800728e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007292:	2112      	movs	r1, #18
 8007294:	f7ff bf86 	b.w	80071a4 <std>
 8007298:	200004cc 	.word	0x200004cc
 800729c:	20000394 	.word	0x20000394
 80072a0:	08007211 	.word	0x08007211

080072a4 <__sfp_lock_acquire>:
 80072a4:	4801      	ldr	r0, [pc, #4]	@ (80072ac <__sfp_lock_acquire+0x8>)
 80072a6:	f000 ba04 	b.w	80076b2 <__retarget_lock_acquire_recursive>
 80072aa:	bf00      	nop
 80072ac:	200004d5 	.word	0x200004d5

080072b0 <__sfp_lock_release>:
 80072b0:	4801      	ldr	r0, [pc, #4]	@ (80072b8 <__sfp_lock_release+0x8>)
 80072b2:	f000 b9ff 	b.w	80076b4 <__retarget_lock_release_recursive>
 80072b6:	bf00      	nop
 80072b8:	200004d5 	.word	0x200004d5

080072bc <__sinit>:
 80072bc:	b510      	push	{r4, lr}
 80072be:	4604      	mov	r4, r0
 80072c0:	f7ff fff0 	bl	80072a4 <__sfp_lock_acquire>
 80072c4:	6a23      	ldr	r3, [r4, #32]
 80072c6:	b11b      	cbz	r3, 80072d0 <__sinit+0x14>
 80072c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80072cc:	f7ff bff0 	b.w	80072b0 <__sfp_lock_release>
 80072d0:	4b04      	ldr	r3, [pc, #16]	@ (80072e4 <__sinit+0x28>)
 80072d2:	6223      	str	r3, [r4, #32]
 80072d4:	4b04      	ldr	r3, [pc, #16]	@ (80072e8 <__sinit+0x2c>)
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d1f5      	bne.n	80072c8 <__sinit+0xc>
 80072dc:	f7ff ffc4 	bl	8007268 <global_stdio_init.part.0>
 80072e0:	e7f2      	b.n	80072c8 <__sinit+0xc>
 80072e2:	bf00      	nop
 80072e4:	08007229 	.word	0x08007229
 80072e8:	200004cc 	.word	0x200004cc

080072ec <_fwalk_sglue>:
 80072ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80072f0:	4607      	mov	r7, r0
 80072f2:	4688      	mov	r8, r1
 80072f4:	4614      	mov	r4, r2
 80072f6:	2600      	movs	r6, #0
 80072f8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80072fc:	f1b9 0901 	subs.w	r9, r9, #1
 8007300:	d505      	bpl.n	800730e <_fwalk_sglue+0x22>
 8007302:	6824      	ldr	r4, [r4, #0]
 8007304:	2c00      	cmp	r4, #0
 8007306:	d1f7      	bne.n	80072f8 <_fwalk_sglue+0xc>
 8007308:	4630      	mov	r0, r6
 800730a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800730e:	89ab      	ldrh	r3, [r5, #12]
 8007310:	2b01      	cmp	r3, #1
 8007312:	d907      	bls.n	8007324 <_fwalk_sglue+0x38>
 8007314:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007318:	3301      	adds	r3, #1
 800731a:	d003      	beq.n	8007324 <_fwalk_sglue+0x38>
 800731c:	4629      	mov	r1, r5
 800731e:	4638      	mov	r0, r7
 8007320:	47c0      	blx	r8
 8007322:	4306      	orrs	r6, r0
 8007324:	3568      	adds	r5, #104	@ 0x68
 8007326:	e7e9      	b.n	80072fc <_fwalk_sglue+0x10>

08007328 <iprintf>:
 8007328:	b40f      	push	{r0, r1, r2, r3}
 800732a:	b507      	push	{r0, r1, r2, lr}
 800732c:	4906      	ldr	r1, [pc, #24]	@ (8007348 <iprintf+0x20>)
 800732e:	ab04      	add	r3, sp, #16
 8007330:	6808      	ldr	r0, [r1, #0]
 8007332:	f853 2b04 	ldr.w	r2, [r3], #4
 8007336:	6881      	ldr	r1, [r0, #8]
 8007338:	9301      	str	r3, [sp, #4]
 800733a:	f001 fcd5 	bl	8008ce8 <_vfiprintf_r>
 800733e:	b003      	add	sp, #12
 8007340:	f85d eb04 	ldr.w	lr, [sp], #4
 8007344:	b004      	add	sp, #16
 8007346:	4770      	bx	lr
 8007348:	2000001c 	.word	0x2000001c

0800734c <_puts_r>:
 800734c:	6a03      	ldr	r3, [r0, #32]
 800734e:	b570      	push	{r4, r5, r6, lr}
 8007350:	4605      	mov	r5, r0
 8007352:	460e      	mov	r6, r1
 8007354:	6884      	ldr	r4, [r0, #8]
 8007356:	b90b      	cbnz	r3, 800735c <_puts_r+0x10>
 8007358:	f7ff ffb0 	bl	80072bc <__sinit>
 800735c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800735e:	07db      	lsls	r3, r3, #31
 8007360:	d405      	bmi.n	800736e <_puts_r+0x22>
 8007362:	89a3      	ldrh	r3, [r4, #12]
 8007364:	0598      	lsls	r0, r3, #22
 8007366:	d402      	bmi.n	800736e <_puts_r+0x22>
 8007368:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800736a:	f000 f9a2 	bl	80076b2 <__retarget_lock_acquire_recursive>
 800736e:	89a3      	ldrh	r3, [r4, #12]
 8007370:	0719      	lsls	r1, r3, #28
 8007372:	d502      	bpl.n	800737a <_puts_r+0x2e>
 8007374:	6923      	ldr	r3, [r4, #16]
 8007376:	2b00      	cmp	r3, #0
 8007378:	d135      	bne.n	80073e6 <_puts_r+0x9a>
 800737a:	4621      	mov	r1, r4
 800737c:	4628      	mov	r0, r5
 800737e:	f000 f8c5 	bl	800750c <__swsetup_r>
 8007382:	b380      	cbz	r0, 80073e6 <_puts_r+0x9a>
 8007384:	f04f 35ff 	mov.w	r5, #4294967295
 8007388:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800738a:	07da      	lsls	r2, r3, #31
 800738c:	d405      	bmi.n	800739a <_puts_r+0x4e>
 800738e:	89a3      	ldrh	r3, [r4, #12]
 8007390:	059b      	lsls	r3, r3, #22
 8007392:	d402      	bmi.n	800739a <_puts_r+0x4e>
 8007394:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007396:	f000 f98d 	bl	80076b4 <__retarget_lock_release_recursive>
 800739a:	4628      	mov	r0, r5
 800739c:	bd70      	pop	{r4, r5, r6, pc}
 800739e:	2b00      	cmp	r3, #0
 80073a0:	da04      	bge.n	80073ac <_puts_r+0x60>
 80073a2:	69a2      	ldr	r2, [r4, #24]
 80073a4:	429a      	cmp	r2, r3
 80073a6:	dc17      	bgt.n	80073d8 <_puts_r+0x8c>
 80073a8:	290a      	cmp	r1, #10
 80073aa:	d015      	beq.n	80073d8 <_puts_r+0x8c>
 80073ac:	6823      	ldr	r3, [r4, #0]
 80073ae:	1c5a      	adds	r2, r3, #1
 80073b0:	6022      	str	r2, [r4, #0]
 80073b2:	7019      	strb	r1, [r3, #0]
 80073b4:	68a3      	ldr	r3, [r4, #8]
 80073b6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80073ba:	3b01      	subs	r3, #1
 80073bc:	60a3      	str	r3, [r4, #8]
 80073be:	2900      	cmp	r1, #0
 80073c0:	d1ed      	bne.n	800739e <_puts_r+0x52>
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	da11      	bge.n	80073ea <_puts_r+0x9e>
 80073c6:	4622      	mov	r2, r4
 80073c8:	210a      	movs	r1, #10
 80073ca:	4628      	mov	r0, r5
 80073cc:	f000 f85f 	bl	800748e <__swbuf_r>
 80073d0:	3001      	adds	r0, #1
 80073d2:	d0d7      	beq.n	8007384 <_puts_r+0x38>
 80073d4:	250a      	movs	r5, #10
 80073d6:	e7d7      	b.n	8007388 <_puts_r+0x3c>
 80073d8:	4622      	mov	r2, r4
 80073da:	4628      	mov	r0, r5
 80073dc:	f000 f857 	bl	800748e <__swbuf_r>
 80073e0:	3001      	adds	r0, #1
 80073e2:	d1e7      	bne.n	80073b4 <_puts_r+0x68>
 80073e4:	e7ce      	b.n	8007384 <_puts_r+0x38>
 80073e6:	3e01      	subs	r6, #1
 80073e8:	e7e4      	b.n	80073b4 <_puts_r+0x68>
 80073ea:	6823      	ldr	r3, [r4, #0]
 80073ec:	1c5a      	adds	r2, r3, #1
 80073ee:	6022      	str	r2, [r4, #0]
 80073f0:	220a      	movs	r2, #10
 80073f2:	701a      	strb	r2, [r3, #0]
 80073f4:	e7ee      	b.n	80073d4 <_puts_r+0x88>
	...

080073f8 <puts>:
 80073f8:	4b02      	ldr	r3, [pc, #8]	@ (8007404 <puts+0xc>)
 80073fa:	4601      	mov	r1, r0
 80073fc:	6818      	ldr	r0, [r3, #0]
 80073fe:	f7ff bfa5 	b.w	800734c <_puts_r>
 8007402:	bf00      	nop
 8007404:	2000001c 	.word	0x2000001c

08007408 <__sread>:
 8007408:	b510      	push	{r4, lr}
 800740a:	460c      	mov	r4, r1
 800740c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007410:	f000 f900 	bl	8007614 <_read_r>
 8007414:	2800      	cmp	r0, #0
 8007416:	bfab      	itete	ge
 8007418:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800741a:	89a3      	ldrhlt	r3, [r4, #12]
 800741c:	181b      	addge	r3, r3, r0
 800741e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007422:	bfac      	ite	ge
 8007424:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007426:	81a3      	strhlt	r3, [r4, #12]
 8007428:	bd10      	pop	{r4, pc}

0800742a <__swrite>:
 800742a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800742e:	461f      	mov	r7, r3
 8007430:	898b      	ldrh	r3, [r1, #12]
 8007432:	4605      	mov	r5, r0
 8007434:	05db      	lsls	r3, r3, #23
 8007436:	460c      	mov	r4, r1
 8007438:	4616      	mov	r6, r2
 800743a:	d505      	bpl.n	8007448 <__swrite+0x1e>
 800743c:	2302      	movs	r3, #2
 800743e:	2200      	movs	r2, #0
 8007440:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007444:	f000 f8d4 	bl	80075f0 <_lseek_r>
 8007448:	89a3      	ldrh	r3, [r4, #12]
 800744a:	4632      	mov	r2, r6
 800744c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007450:	81a3      	strh	r3, [r4, #12]
 8007452:	4628      	mov	r0, r5
 8007454:	463b      	mov	r3, r7
 8007456:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800745a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800745e:	f000 b8eb 	b.w	8007638 <_write_r>

08007462 <__sseek>:
 8007462:	b510      	push	{r4, lr}
 8007464:	460c      	mov	r4, r1
 8007466:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800746a:	f000 f8c1 	bl	80075f0 <_lseek_r>
 800746e:	1c43      	adds	r3, r0, #1
 8007470:	89a3      	ldrh	r3, [r4, #12]
 8007472:	bf15      	itete	ne
 8007474:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007476:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800747a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800747e:	81a3      	strheq	r3, [r4, #12]
 8007480:	bf18      	it	ne
 8007482:	81a3      	strhne	r3, [r4, #12]
 8007484:	bd10      	pop	{r4, pc}

08007486 <__sclose>:
 8007486:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800748a:	f000 b8a1 	b.w	80075d0 <_close_r>

0800748e <__swbuf_r>:
 800748e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007490:	460e      	mov	r6, r1
 8007492:	4614      	mov	r4, r2
 8007494:	4605      	mov	r5, r0
 8007496:	b118      	cbz	r0, 80074a0 <__swbuf_r+0x12>
 8007498:	6a03      	ldr	r3, [r0, #32]
 800749a:	b90b      	cbnz	r3, 80074a0 <__swbuf_r+0x12>
 800749c:	f7ff ff0e 	bl	80072bc <__sinit>
 80074a0:	69a3      	ldr	r3, [r4, #24]
 80074a2:	60a3      	str	r3, [r4, #8]
 80074a4:	89a3      	ldrh	r3, [r4, #12]
 80074a6:	071a      	lsls	r2, r3, #28
 80074a8:	d501      	bpl.n	80074ae <__swbuf_r+0x20>
 80074aa:	6923      	ldr	r3, [r4, #16]
 80074ac:	b943      	cbnz	r3, 80074c0 <__swbuf_r+0x32>
 80074ae:	4621      	mov	r1, r4
 80074b0:	4628      	mov	r0, r5
 80074b2:	f000 f82b 	bl	800750c <__swsetup_r>
 80074b6:	b118      	cbz	r0, 80074c0 <__swbuf_r+0x32>
 80074b8:	f04f 37ff 	mov.w	r7, #4294967295
 80074bc:	4638      	mov	r0, r7
 80074be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80074c0:	6823      	ldr	r3, [r4, #0]
 80074c2:	6922      	ldr	r2, [r4, #16]
 80074c4:	b2f6      	uxtb	r6, r6
 80074c6:	1a98      	subs	r0, r3, r2
 80074c8:	6963      	ldr	r3, [r4, #20]
 80074ca:	4637      	mov	r7, r6
 80074cc:	4283      	cmp	r3, r0
 80074ce:	dc05      	bgt.n	80074dc <__swbuf_r+0x4e>
 80074d0:	4621      	mov	r1, r4
 80074d2:	4628      	mov	r0, r5
 80074d4:	f001 fda0 	bl	8009018 <_fflush_r>
 80074d8:	2800      	cmp	r0, #0
 80074da:	d1ed      	bne.n	80074b8 <__swbuf_r+0x2a>
 80074dc:	68a3      	ldr	r3, [r4, #8]
 80074de:	3b01      	subs	r3, #1
 80074e0:	60a3      	str	r3, [r4, #8]
 80074e2:	6823      	ldr	r3, [r4, #0]
 80074e4:	1c5a      	adds	r2, r3, #1
 80074e6:	6022      	str	r2, [r4, #0]
 80074e8:	701e      	strb	r6, [r3, #0]
 80074ea:	6962      	ldr	r2, [r4, #20]
 80074ec:	1c43      	adds	r3, r0, #1
 80074ee:	429a      	cmp	r2, r3
 80074f0:	d004      	beq.n	80074fc <__swbuf_r+0x6e>
 80074f2:	89a3      	ldrh	r3, [r4, #12]
 80074f4:	07db      	lsls	r3, r3, #31
 80074f6:	d5e1      	bpl.n	80074bc <__swbuf_r+0x2e>
 80074f8:	2e0a      	cmp	r6, #10
 80074fa:	d1df      	bne.n	80074bc <__swbuf_r+0x2e>
 80074fc:	4621      	mov	r1, r4
 80074fe:	4628      	mov	r0, r5
 8007500:	f001 fd8a 	bl	8009018 <_fflush_r>
 8007504:	2800      	cmp	r0, #0
 8007506:	d0d9      	beq.n	80074bc <__swbuf_r+0x2e>
 8007508:	e7d6      	b.n	80074b8 <__swbuf_r+0x2a>
	...

0800750c <__swsetup_r>:
 800750c:	b538      	push	{r3, r4, r5, lr}
 800750e:	4b29      	ldr	r3, [pc, #164]	@ (80075b4 <__swsetup_r+0xa8>)
 8007510:	4605      	mov	r5, r0
 8007512:	6818      	ldr	r0, [r3, #0]
 8007514:	460c      	mov	r4, r1
 8007516:	b118      	cbz	r0, 8007520 <__swsetup_r+0x14>
 8007518:	6a03      	ldr	r3, [r0, #32]
 800751a:	b90b      	cbnz	r3, 8007520 <__swsetup_r+0x14>
 800751c:	f7ff fece 	bl	80072bc <__sinit>
 8007520:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007524:	0719      	lsls	r1, r3, #28
 8007526:	d422      	bmi.n	800756e <__swsetup_r+0x62>
 8007528:	06da      	lsls	r2, r3, #27
 800752a:	d407      	bmi.n	800753c <__swsetup_r+0x30>
 800752c:	2209      	movs	r2, #9
 800752e:	602a      	str	r2, [r5, #0]
 8007530:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007534:	f04f 30ff 	mov.w	r0, #4294967295
 8007538:	81a3      	strh	r3, [r4, #12]
 800753a:	e033      	b.n	80075a4 <__swsetup_r+0x98>
 800753c:	0758      	lsls	r0, r3, #29
 800753e:	d512      	bpl.n	8007566 <__swsetup_r+0x5a>
 8007540:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007542:	b141      	cbz	r1, 8007556 <__swsetup_r+0x4a>
 8007544:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007548:	4299      	cmp	r1, r3
 800754a:	d002      	beq.n	8007552 <__swsetup_r+0x46>
 800754c:	4628      	mov	r0, r5
 800754e:	f000 ff2b 	bl	80083a8 <_free_r>
 8007552:	2300      	movs	r3, #0
 8007554:	6363      	str	r3, [r4, #52]	@ 0x34
 8007556:	89a3      	ldrh	r3, [r4, #12]
 8007558:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800755c:	81a3      	strh	r3, [r4, #12]
 800755e:	2300      	movs	r3, #0
 8007560:	6063      	str	r3, [r4, #4]
 8007562:	6923      	ldr	r3, [r4, #16]
 8007564:	6023      	str	r3, [r4, #0]
 8007566:	89a3      	ldrh	r3, [r4, #12]
 8007568:	f043 0308 	orr.w	r3, r3, #8
 800756c:	81a3      	strh	r3, [r4, #12]
 800756e:	6923      	ldr	r3, [r4, #16]
 8007570:	b94b      	cbnz	r3, 8007586 <__swsetup_r+0x7a>
 8007572:	89a3      	ldrh	r3, [r4, #12]
 8007574:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007578:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800757c:	d003      	beq.n	8007586 <__swsetup_r+0x7a>
 800757e:	4621      	mov	r1, r4
 8007580:	4628      	mov	r0, r5
 8007582:	f001 fd96 	bl	80090b2 <__smakebuf_r>
 8007586:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800758a:	f013 0201 	ands.w	r2, r3, #1
 800758e:	d00a      	beq.n	80075a6 <__swsetup_r+0x9a>
 8007590:	2200      	movs	r2, #0
 8007592:	60a2      	str	r2, [r4, #8]
 8007594:	6962      	ldr	r2, [r4, #20]
 8007596:	4252      	negs	r2, r2
 8007598:	61a2      	str	r2, [r4, #24]
 800759a:	6922      	ldr	r2, [r4, #16]
 800759c:	b942      	cbnz	r2, 80075b0 <__swsetup_r+0xa4>
 800759e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80075a2:	d1c5      	bne.n	8007530 <__swsetup_r+0x24>
 80075a4:	bd38      	pop	{r3, r4, r5, pc}
 80075a6:	0799      	lsls	r1, r3, #30
 80075a8:	bf58      	it	pl
 80075aa:	6962      	ldrpl	r2, [r4, #20]
 80075ac:	60a2      	str	r2, [r4, #8]
 80075ae:	e7f4      	b.n	800759a <__swsetup_r+0x8e>
 80075b0:	2000      	movs	r0, #0
 80075b2:	e7f7      	b.n	80075a4 <__swsetup_r+0x98>
 80075b4:	2000001c 	.word	0x2000001c

080075b8 <memset>:
 80075b8:	4603      	mov	r3, r0
 80075ba:	4402      	add	r2, r0
 80075bc:	4293      	cmp	r3, r2
 80075be:	d100      	bne.n	80075c2 <memset+0xa>
 80075c0:	4770      	bx	lr
 80075c2:	f803 1b01 	strb.w	r1, [r3], #1
 80075c6:	e7f9      	b.n	80075bc <memset+0x4>

080075c8 <_localeconv_r>:
 80075c8:	4800      	ldr	r0, [pc, #0]	@ (80075cc <_localeconv_r+0x4>)
 80075ca:	4770      	bx	lr
 80075cc:	2000015c 	.word	0x2000015c

080075d0 <_close_r>:
 80075d0:	b538      	push	{r3, r4, r5, lr}
 80075d2:	2300      	movs	r3, #0
 80075d4:	4d05      	ldr	r5, [pc, #20]	@ (80075ec <_close_r+0x1c>)
 80075d6:	4604      	mov	r4, r0
 80075d8:	4608      	mov	r0, r1
 80075da:	602b      	str	r3, [r5, #0]
 80075dc:	f7fb f959 	bl	8002892 <_close>
 80075e0:	1c43      	adds	r3, r0, #1
 80075e2:	d102      	bne.n	80075ea <_close_r+0x1a>
 80075e4:	682b      	ldr	r3, [r5, #0]
 80075e6:	b103      	cbz	r3, 80075ea <_close_r+0x1a>
 80075e8:	6023      	str	r3, [r4, #0]
 80075ea:	bd38      	pop	{r3, r4, r5, pc}
 80075ec:	200004d0 	.word	0x200004d0

080075f0 <_lseek_r>:
 80075f0:	b538      	push	{r3, r4, r5, lr}
 80075f2:	4604      	mov	r4, r0
 80075f4:	4608      	mov	r0, r1
 80075f6:	4611      	mov	r1, r2
 80075f8:	2200      	movs	r2, #0
 80075fa:	4d05      	ldr	r5, [pc, #20]	@ (8007610 <_lseek_r+0x20>)
 80075fc:	602a      	str	r2, [r5, #0]
 80075fe:	461a      	mov	r2, r3
 8007600:	f7fb f96b 	bl	80028da <_lseek>
 8007604:	1c43      	adds	r3, r0, #1
 8007606:	d102      	bne.n	800760e <_lseek_r+0x1e>
 8007608:	682b      	ldr	r3, [r5, #0]
 800760a:	b103      	cbz	r3, 800760e <_lseek_r+0x1e>
 800760c:	6023      	str	r3, [r4, #0]
 800760e:	bd38      	pop	{r3, r4, r5, pc}
 8007610:	200004d0 	.word	0x200004d0

08007614 <_read_r>:
 8007614:	b538      	push	{r3, r4, r5, lr}
 8007616:	4604      	mov	r4, r0
 8007618:	4608      	mov	r0, r1
 800761a:	4611      	mov	r1, r2
 800761c:	2200      	movs	r2, #0
 800761e:	4d05      	ldr	r5, [pc, #20]	@ (8007634 <_read_r+0x20>)
 8007620:	602a      	str	r2, [r5, #0]
 8007622:	461a      	mov	r2, r3
 8007624:	f7fb f918 	bl	8002858 <_read>
 8007628:	1c43      	adds	r3, r0, #1
 800762a:	d102      	bne.n	8007632 <_read_r+0x1e>
 800762c:	682b      	ldr	r3, [r5, #0]
 800762e:	b103      	cbz	r3, 8007632 <_read_r+0x1e>
 8007630:	6023      	str	r3, [r4, #0]
 8007632:	bd38      	pop	{r3, r4, r5, pc}
 8007634:	200004d0 	.word	0x200004d0

08007638 <_write_r>:
 8007638:	b538      	push	{r3, r4, r5, lr}
 800763a:	4604      	mov	r4, r0
 800763c:	4608      	mov	r0, r1
 800763e:	4611      	mov	r1, r2
 8007640:	2200      	movs	r2, #0
 8007642:	4d05      	ldr	r5, [pc, #20]	@ (8007658 <_write_r+0x20>)
 8007644:	602a      	str	r2, [r5, #0]
 8007646:	461a      	mov	r2, r3
 8007648:	f7fa faa0 	bl	8001b8c <_write>
 800764c:	1c43      	adds	r3, r0, #1
 800764e:	d102      	bne.n	8007656 <_write_r+0x1e>
 8007650:	682b      	ldr	r3, [r5, #0]
 8007652:	b103      	cbz	r3, 8007656 <_write_r+0x1e>
 8007654:	6023      	str	r3, [r4, #0]
 8007656:	bd38      	pop	{r3, r4, r5, pc}
 8007658:	200004d0 	.word	0x200004d0

0800765c <__errno>:
 800765c:	4b01      	ldr	r3, [pc, #4]	@ (8007664 <__errno+0x8>)
 800765e:	6818      	ldr	r0, [r3, #0]
 8007660:	4770      	bx	lr
 8007662:	bf00      	nop
 8007664:	2000001c 	.word	0x2000001c

08007668 <__libc_init_array>:
 8007668:	b570      	push	{r4, r5, r6, lr}
 800766a:	2600      	movs	r6, #0
 800766c:	4d0c      	ldr	r5, [pc, #48]	@ (80076a0 <__libc_init_array+0x38>)
 800766e:	4c0d      	ldr	r4, [pc, #52]	@ (80076a4 <__libc_init_array+0x3c>)
 8007670:	1b64      	subs	r4, r4, r5
 8007672:	10a4      	asrs	r4, r4, #2
 8007674:	42a6      	cmp	r6, r4
 8007676:	d109      	bne.n	800768c <__libc_init_array+0x24>
 8007678:	f001 fe3a 	bl	80092f0 <_init>
 800767c:	2600      	movs	r6, #0
 800767e:	4d0a      	ldr	r5, [pc, #40]	@ (80076a8 <__libc_init_array+0x40>)
 8007680:	4c0a      	ldr	r4, [pc, #40]	@ (80076ac <__libc_init_array+0x44>)
 8007682:	1b64      	subs	r4, r4, r5
 8007684:	10a4      	asrs	r4, r4, #2
 8007686:	42a6      	cmp	r6, r4
 8007688:	d105      	bne.n	8007696 <__libc_init_array+0x2e>
 800768a:	bd70      	pop	{r4, r5, r6, pc}
 800768c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007690:	4798      	blx	r3
 8007692:	3601      	adds	r6, #1
 8007694:	e7ee      	b.n	8007674 <__libc_init_array+0xc>
 8007696:	f855 3b04 	ldr.w	r3, [r5], #4
 800769a:	4798      	blx	r3
 800769c:	3601      	adds	r6, #1
 800769e:	e7f2      	b.n	8007686 <__libc_init_array+0x1e>
 80076a0:	080097cc 	.word	0x080097cc
 80076a4:	080097cc 	.word	0x080097cc
 80076a8:	080097cc 	.word	0x080097cc
 80076ac:	080097d0 	.word	0x080097d0

080076b0 <__retarget_lock_init_recursive>:
 80076b0:	4770      	bx	lr

080076b2 <__retarget_lock_acquire_recursive>:
 80076b2:	4770      	bx	lr

080076b4 <__retarget_lock_release_recursive>:
 80076b4:	4770      	bx	lr

080076b6 <memchr>:
 80076b6:	4603      	mov	r3, r0
 80076b8:	b510      	push	{r4, lr}
 80076ba:	b2c9      	uxtb	r1, r1
 80076bc:	4402      	add	r2, r0
 80076be:	4293      	cmp	r3, r2
 80076c0:	4618      	mov	r0, r3
 80076c2:	d101      	bne.n	80076c8 <memchr+0x12>
 80076c4:	2000      	movs	r0, #0
 80076c6:	e003      	b.n	80076d0 <memchr+0x1a>
 80076c8:	7804      	ldrb	r4, [r0, #0]
 80076ca:	3301      	adds	r3, #1
 80076cc:	428c      	cmp	r4, r1
 80076ce:	d1f6      	bne.n	80076be <memchr+0x8>
 80076d0:	bd10      	pop	{r4, pc}

080076d2 <memcpy>:
 80076d2:	440a      	add	r2, r1
 80076d4:	4291      	cmp	r1, r2
 80076d6:	f100 33ff 	add.w	r3, r0, #4294967295
 80076da:	d100      	bne.n	80076de <memcpy+0xc>
 80076dc:	4770      	bx	lr
 80076de:	b510      	push	{r4, lr}
 80076e0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80076e4:	4291      	cmp	r1, r2
 80076e6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80076ea:	d1f9      	bne.n	80076e0 <memcpy+0xe>
 80076ec:	bd10      	pop	{r4, pc}

080076ee <quorem>:
 80076ee:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80076f2:	6903      	ldr	r3, [r0, #16]
 80076f4:	690c      	ldr	r4, [r1, #16]
 80076f6:	4607      	mov	r7, r0
 80076f8:	42a3      	cmp	r3, r4
 80076fa:	db7e      	blt.n	80077fa <quorem+0x10c>
 80076fc:	3c01      	subs	r4, #1
 80076fe:	00a3      	lsls	r3, r4, #2
 8007700:	f100 0514 	add.w	r5, r0, #20
 8007704:	f101 0814 	add.w	r8, r1, #20
 8007708:	9300      	str	r3, [sp, #0]
 800770a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800770e:	9301      	str	r3, [sp, #4]
 8007710:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007714:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007718:	3301      	adds	r3, #1
 800771a:	429a      	cmp	r2, r3
 800771c:	fbb2 f6f3 	udiv	r6, r2, r3
 8007720:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007724:	d32e      	bcc.n	8007784 <quorem+0x96>
 8007726:	f04f 0a00 	mov.w	sl, #0
 800772a:	46c4      	mov	ip, r8
 800772c:	46ae      	mov	lr, r5
 800772e:	46d3      	mov	fp, sl
 8007730:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007734:	b298      	uxth	r0, r3
 8007736:	fb06 a000 	mla	r0, r6, r0, sl
 800773a:	0c1b      	lsrs	r3, r3, #16
 800773c:	0c02      	lsrs	r2, r0, #16
 800773e:	fb06 2303 	mla	r3, r6, r3, r2
 8007742:	f8de 2000 	ldr.w	r2, [lr]
 8007746:	b280      	uxth	r0, r0
 8007748:	b292      	uxth	r2, r2
 800774a:	1a12      	subs	r2, r2, r0
 800774c:	445a      	add	r2, fp
 800774e:	f8de 0000 	ldr.w	r0, [lr]
 8007752:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007756:	b29b      	uxth	r3, r3
 8007758:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800775c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8007760:	b292      	uxth	r2, r2
 8007762:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007766:	45e1      	cmp	r9, ip
 8007768:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800776c:	f84e 2b04 	str.w	r2, [lr], #4
 8007770:	d2de      	bcs.n	8007730 <quorem+0x42>
 8007772:	9b00      	ldr	r3, [sp, #0]
 8007774:	58eb      	ldr	r3, [r5, r3]
 8007776:	b92b      	cbnz	r3, 8007784 <quorem+0x96>
 8007778:	9b01      	ldr	r3, [sp, #4]
 800777a:	3b04      	subs	r3, #4
 800777c:	429d      	cmp	r5, r3
 800777e:	461a      	mov	r2, r3
 8007780:	d32f      	bcc.n	80077e2 <quorem+0xf4>
 8007782:	613c      	str	r4, [r7, #16]
 8007784:	4638      	mov	r0, r7
 8007786:	f001 f97f 	bl	8008a88 <__mcmp>
 800778a:	2800      	cmp	r0, #0
 800778c:	db25      	blt.n	80077da <quorem+0xec>
 800778e:	4629      	mov	r1, r5
 8007790:	2000      	movs	r0, #0
 8007792:	f858 2b04 	ldr.w	r2, [r8], #4
 8007796:	f8d1 c000 	ldr.w	ip, [r1]
 800779a:	fa1f fe82 	uxth.w	lr, r2
 800779e:	fa1f f38c 	uxth.w	r3, ip
 80077a2:	eba3 030e 	sub.w	r3, r3, lr
 80077a6:	4403      	add	r3, r0
 80077a8:	0c12      	lsrs	r2, r2, #16
 80077aa:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80077ae:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80077b2:	b29b      	uxth	r3, r3
 80077b4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80077b8:	45c1      	cmp	r9, r8
 80077ba:	ea4f 4022 	mov.w	r0, r2, asr #16
 80077be:	f841 3b04 	str.w	r3, [r1], #4
 80077c2:	d2e6      	bcs.n	8007792 <quorem+0xa4>
 80077c4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80077c8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80077cc:	b922      	cbnz	r2, 80077d8 <quorem+0xea>
 80077ce:	3b04      	subs	r3, #4
 80077d0:	429d      	cmp	r5, r3
 80077d2:	461a      	mov	r2, r3
 80077d4:	d30b      	bcc.n	80077ee <quorem+0x100>
 80077d6:	613c      	str	r4, [r7, #16]
 80077d8:	3601      	adds	r6, #1
 80077da:	4630      	mov	r0, r6
 80077dc:	b003      	add	sp, #12
 80077de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077e2:	6812      	ldr	r2, [r2, #0]
 80077e4:	3b04      	subs	r3, #4
 80077e6:	2a00      	cmp	r2, #0
 80077e8:	d1cb      	bne.n	8007782 <quorem+0x94>
 80077ea:	3c01      	subs	r4, #1
 80077ec:	e7c6      	b.n	800777c <quorem+0x8e>
 80077ee:	6812      	ldr	r2, [r2, #0]
 80077f0:	3b04      	subs	r3, #4
 80077f2:	2a00      	cmp	r2, #0
 80077f4:	d1ef      	bne.n	80077d6 <quorem+0xe8>
 80077f6:	3c01      	subs	r4, #1
 80077f8:	e7ea      	b.n	80077d0 <quorem+0xe2>
 80077fa:	2000      	movs	r0, #0
 80077fc:	e7ee      	b.n	80077dc <quorem+0xee>
	...

08007800 <_dtoa_r>:
 8007800:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007804:	4614      	mov	r4, r2
 8007806:	461d      	mov	r5, r3
 8007808:	69c7      	ldr	r7, [r0, #28]
 800780a:	b097      	sub	sp, #92	@ 0x5c
 800780c:	4681      	mov	r9, r0
 800780e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8007812:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8007814:	b97f      	cbnz	r7, 8007836 <_dtoa_r+0x36>
 8007816:	2010      	movs	r0, #16
 8007818:	f000 fe0e 	bl	8008438 <malloc>
 800781c:	4602      	mov	r2, r0
 800781e:	f8c9 001c 	str.w	r0, [r9, #28]
 8007822:	b920      	cbnz	r0, 800782e <_dtoa_r+0x2e>
 8007824:	21ef      	movs	r1, #239	@ 0xef
 8007826:	4bac      	ldr	r3, [pc, #688]	@ (8007ad8 <_dtoa_r+0x2d8>)
 8007828:	48ac      	ldr	r0, [pc, #688]	@ (8007adc <_dtoa_r+0x2dc>)
 800782a:	f001 fcb1 	bl	8009190 <__assert_func>
 800782e:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007832:	6007      	str	r7, [r0, #0]
 8007834:	60c7      	str	r7, [r0, #12]
 8007836:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800783a:	6819      	ldr	r1, [r3, #0]
 800783c:	b159      	cbz	r1, 8007856 <_dtoa_r+0x56>
 800783e:	685a      	ldr	r2, [r3, #4]
 8007840:	2301      	movs	r3, #1
 8007842:	4093      	lsls	r3, r2
 8007844:	604a      	str	r2, [r1, #4]
 8007846:	608b      	str	r3, [r1, #8]
 8007848:	4648      	mov	r0, r9
 800784a:	f000 feeb 	bl	8008624 <_Bfree>
 800784e:	2200      	movs	r2, #0
 8007850:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007854:	601a      	str	r2, [r3, #0]
 8007856:	1e2b      	subs	r3, r5, #0
 8007858:	bfaf      	iteee	ge
 800785a:	2300      	movge	r3, #0
 800785c:	2201      	movlt	r2, #1
 800785e:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007862:	9307      	strlt	r3, [sp, #28]
 8007864:	bfa8      	it	ge
 8007866:	6033      	strge	r3, [r6, #0]
 8007868:	f8dd 801c 	ldr.w	r8, [sp, #28]
 800786c:	4b9c      	ldr	r3, [pc, #624]	@ (8007ae0 <_dtoa_r+0x2e0>)
 800786e:	bfb8      	it	lt
 8007870:	6032      	strlt	r2, [r6, #0]
 8007872:	ea33 0308 	bics.w	r3, r3, r8
 8007876:	d112      	bne.n	800789e <_dtoa_r+0x9e>
 8007878:	f242 730f 	movw	r3, #9999	@ 0x270f
 800787c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800787e:	6013      	str	r3, [r2, #0]
 8007880:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8007884:	4323      	orrs	r3, r4
 8007886:	f000 855e 	beq.w	8008346 <_dtoa_r+0xb46>
 800788a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800788c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8007ae4 <_dtoa_r+0x2e4>
 8007890:	2b00      	cmp	r3, #0
 8007892:	f000 8560 	beq.w	8008356 <_dtoa_r+0xb56>
 8007896:	f10a 0303 	add.w	r3, sl, #3
 800789a:	f000 bd5a 	b.w	8008352 <_dtoa_r+0xb52>
 800789e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80078a2:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80078a6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80078aa:	2200      	movs	r2, #0
 80078ac:	2300      	movs	r3, #0
 80078ae:	f7f9 f885 	bl	80009bc <__aeabi_dcmpeq>
 80078b2:	4607      	mov	r7, r0
 80078b4:	b158      	cbz	r0, 80078ce <_dtoa_r+0xce>
 80078b6:	2301      	movs	r3, #1
 80078b8:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80078ba:	6013      	str	r3, [r2, #0]
 80078bc:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80078be:	b113      	cbz	r3, 80078c6 <_dtoa_r+0xc6>
 80078c0:	4b89      	ldr	r3, [pc, #548]	@ (8007ae8 <_dtoa_r+0x2e8>)
 80078c2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80078c4:	6013      	str	r3, [r2, #0]
 80078c6:	f8df a224 	ldr.w	sl, [pc, #548]	@ 8007aec <_dtoa_r+0x2ec>
 80078ca:	f000 bd44 	b.w	8008356 <_dtoa_r+0xb56>
 80078ce:	ab14      	add	r3, sp, #80	@ 0x50
 80078d0:	9301      	str	r3, [sp, #4]
 80078d2:	ab15      	add	r3, sp, #84	@ 0x54
 80078d4:	9300      	str	r3, [sp, #0]
 80078d6:	4648      	mov	r0, r9
 80078d8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80078dc:	f001 f984 	bl	8008be8 <__d2b>
 80078e0:	f3c8 560a 	ubfx	r6, r8, #20, #11
 80078e4:	9003      	str	r0, [sp, #12]
 80078e6:	2e00      	cmp	r6, #0
 80078e8:	d078      	beq.n	80079dc <_dtoa_r+0x1dc>
 80078ea:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80078ee:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80078f0:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80078f4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80078f8:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80078fc:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8007900:	9712      	str	r7, [sp, #72]	@ 0x48
 8007902:	4619      	mov	r1, r3
 8007904:	2200      	movs	r2, #0
 8007906:	4b7a      	ldr	r3, [pc, #488]	@ (8007af0 <_dtoa_r+0x2f0>)
 8007908:	f7f8 fc38 	bl	800017c <__aeabi_dsub>
 800790c:	a36c      	add	r3, pc, #432	@ (adr r3, 8007ac0 <_dtoa_r+0x2c0>)
 800790e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007912:	f7f8 fdeb 	bl	80004ec <__aeabi_dmul>
 8007916:	a36c      	add	r3, pc, #432	@ (adr r3, 8007ac8 <_dtoa_r+0x2c8>)
 8007918:	e9d3 2300 	ldrd	r2, r3, [r3]
 800791c:	f7f8 fc30 	bl	8000180 <__adddf3>
 8007920:	4604      	mov	r4, r0
 8007922:	4630      	mov	r0, r6
 8007924:	460d      	mov	r5, r1
 8007926:	f7f8 fd77 	bl	8000418 <__aeabi_i2d>
 800792a:	a369      	add	r3, pc, #420	@ (adr r3, 8007ad0 <_dtoa_r+0x2d0>)
 800792c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007930:	f7f8 fddc 	bl	80004ec <__aeabi_dmul>
 8007934:	4602      	mov	r2, r0
 8007936:	460b      	mov	r3, r1
 8007938:	4620      	mov	r0, r4
 800793a:	4629      	mov	r1, r5
 800793c:	f7f8 fc20 	bl	8000180 <__adddf3>
 8007940:	4604      	mov	r4, r0
 8007942:	460d      	mov	r5, r1
 8007944:	f7f9 f882 	bl	8000a4c <__aeabi_d2iz>
 8007948:	2200      	movs	r2, #0
 800794a:	4607      	mov	r7, r0
 800794c:	2300      	movs	r3, #0
 800794e:	4620      	mov	r0, r4
 8007950:	4629      	mov	r1, r5
 8007952:	f7f9 f83d 	bl	80009d0 <__aeabi_dcmplt>
 8007956:	b140      	cbz	r0, 800796a <_dtoa_r+0x16a>
 8007958:	4638      	mov	r0, r7
 800795a:	f7f8 fd5d 	bl	8000418 <__aeabi_i2d>
 800795e:	4622      	mov	r2, r4
 8007960:	462b      	mov	r3, r5
 8007962:	f7f9 f82b 	bl	80009bc <__aeabi_dcmpeq>
 8007966:	b900      	cbnz	r0, 800796a <_dtoa_r+0x16a>
 8007968:	3f01      	subs	r7, #1
 800796a:	2f16      	cmp	r7, #22
 800796c:	d854      	bhi.n	8007a18 <_dtoa_r+0x218>
 800796e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007972:	4b60      	ldr	r3, [pc, #384]	@ (8007af4 <_dtoa_r+0x2f4>)
 8007974:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007978:	e9d3 2300 	ldrd	r2, r3, [r3]
 800797c:	f7f9 f828 	bl	80009d0 <__aeabi_dcmplt>
 8007980:	2800      	cmp	r0, #0
 8007982:	d04b      	beq.n	8007a1c <_dtoa_r+0x21c>
 8007984:	2300      	movs	r3, #0
 8007986:	3f01      	subs	r7, #1
 8007988:	930f      	str	r3, [sp, #60]	@ 0x3c
 800798a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800798c:	1b9b      	subs	r3, r3, r6
 800798e:	1e5a      	subs	r2, r3, #1
 8007990:	bf49      	itett	mi
 8007992:	f1c3 0301 	rsbmi	r3, r3, #1
 8007996:	2300      	movpl	r3, #0
 8007998:	9304      	strmi	r3, [sp, #16]
 800799a:	2300      	movmi	r3, #0
 800799c:	9209      	str	r2, [sp, #36]	@ 0x24
 800799e:	bf54      	ite	pl
 80079a0:	9304      	strpl	r3, [sp, #16]
 80079a2:	9309      	strmi	r3, [sp, #36]	@ 0x24
 80079a4:	2f00      	cmp	r7, #0
 80079a6:	db3b      	blt.n	8007a20 <_dtoa_r+0x220>
 80079a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80079aa:	970e      	str	r7, [sp, #56]	@ 0x38
 80079ac:	443b      	add	r3, r7
 80079ae:	9309      	str	r3, [sp, #36]	@ 0x24
 80079b0:	2300      	movs	r3, #0
 80079b2:	930a      	str	r3, [sp, #40]	@ 0x28
 80079b4:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80079b6:	2b09      	cmp	r3, #9
 80079b8:	d865      	bhi.n	8007a86 <_dtoa_r+0x286>
 80079ba:	2b05      	cmp	r3, #5
 80079bc:	bfc4      	itt	gt
 80079be:	3b04      	subgt	r3, #4
 80079c0:	9320      	strgt	r3, [sp, #128]	@ 0x80
 80079c2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80079c4:	bfc8      	it	gt
 80079c6:	2400      	movgt	r4, #0
 80079c8:	f1a3 0302 	sub.w	r3, r3, #2
 80079cc:	bfd8      	it	le
 80079ce:	2401      	movle	r4, #1
 80079d0:	2b03      	cmp	r3, #3
 80079d2:	d864      	bhi.n	8007a9e <_dtoa_r+0x29e>
 80079d4:	e8df f003 	tbb	[pc, r3]
 80079d8:	2c385553 	.word	0x2c385553
 80079dc:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80079e0:	441e      	add	r6, r3
 80079e2:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80079e6:	2b20      	cmp	r3, #32
 80079e8:	bfc1      	itttt	gt
 80079ea:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80079ee:	fa08 f803 	lslgt.w	r8, r8, r3
 80079f2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80079f6:	fa24 f303 	lsrgt.w	r3, r4, r3
 80079fa:	bfd6      	itet	le
 80079fc:	f1c3 0320 	rsble	r3, r3, #32
 8007a00:	ea48 0003 	orrgt.w	r0, r8, r3
 8007a04:	fa04 f003 	lslle.w	r0, r4, r3
 8007a08:	f7f8 fcf6 	bl	80003f8 <__aeabi_ui2d>
 8007a0c:	2201      	movs	r2, #1
 8007a0e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8007a12:	3e01      	subs	r6, #1
 8007a14:	9212      	str	r2, [sp, #72]	@ 0x48
 8007a16:	e774      	b.n	8007902 <_dtoa_r+0x102>
 8007a18:	2301      	movs	r3, #1
 8007a1a:	e7b5      	b.n	8007988 <_dtoa_r+0x188>
 8007a1c:	900f      	str	r0, [sp, #60]	@ 0x3c
 8007a1e:	e7b4      	b.n	800798a <_dtoa_r+0x18a>
 8007a20:	9b04      	ldr	r3, [sp, #16]
 8007a22:	1bdb      	subs	r3, r3, r7
 8007a24:	9304      	str	r3, [sp, #16]
 8007a26:	427b      	negs	r3, r7
 8007a28:	930a      	str	r3, [sp, #40]	@ 0x28
 8007a2a:	2300      	movs	r3, #0
 8007a2c:	930e      	str	r3, [sp, #56]	@ 0x38
 8007a2e:	e7c1      	b.n	80079b4 <_dtoa_r+0x1b4>
 8007a30:	2301      	movs	r3, #1
 8007a32:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007a34:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007a36:	eb07 0b03 	add.w	fp, r7, r3
 8007a3a:	f10b 0301 	add.w	r3, fp, #1
 8007a3e:	2b01      	cmp	r3, #1
 8007a40:	9308      	str	r3, [sp, #32]
 8007a42:	bfb8      	it	lt
 8007a44:	2301      	movlt	r3, #1
 8007a46:	e006      	b.n	8007a56 <_dtoa_r+0x256>
 8007a48:	2301      	movs	r3, #1
 8007a4a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007a4c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	dd28      	ble.n	8007aa4 <_dtoa_r+0x2a4>
 8007a52:	469b      	mov	fp, r3
 8007a54:	9308      	str	r3, [sp, #32]
 8007a56:	2100      	movs	r1, #0
 8007a58:	2204      	movs	r2, #4
 8007a5a:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8007a5e:	f102 0514 	add.w	r5, r2, #20
 8007a62:	429d      	cmp	r5, r3
 8007a64:	d926      	bls.n	8007ab4 <_dtoa_r+0x2b4>
 8007a66:	6041      	str	r1, [r0, #4]
 8007a68:	4648      	mov	r0, r9
 8007a6a:	f000 fd9b 	bl	80085a4 <_Balloc>
 8007a6e:	4682      	mov	sl, r0
 8007a70:	2800      	cmp	r0, #0
 8007a72:	d143      	bne.n	8007afc <_dtoa_r+0x2fc>
 8007a74:	4602      	mov	r2, r0
 8007a76:	f240 11af 	movw	r1, #431	@ 0x1af
 8007a7a:	4b1f      	ldr	r3, [pc, #124]	@ (8007af8 <_dtoa_r+0x2f8>)
 8007a7c:	e6d4      	b.n	8007828 <_dtoa_r+0x28>
 8007a7e:	2300      	movs	r3, #0
 8007a80:	e7e3      	b.n	8007a4a <_dtoa_r+0x24a>
 8007a82:	2300      	movs	r3, #0
 8007a84:	e7d5      	b.n	8007a32 <_dtoa_r+0x232>
 8007a86:	2401      	movs	r4, #1
 8007a88:	2300      	movs	r3, #0
 8007a8a:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007a8c:	9320      	str	r3, [sp, #128]	@ 0x80
 8007a8e:	f04f 3bff 	mov.w	fp, #4294967295
 8007a92:	2200      	movs	r2, #0
 8007a94:	2312      	movs	r3, #18
 8007a96:	f8cd b020 	str.w	fp, [sp, #32]
 8007a9a:	9221      	str	r2, [sp, #132]	@ 0x84
 8007a9c:	e7db      	b.n	8007a56 <_dtoa_r+0x256>
 8007a9e:	2301      	movs	r3, #1
 8007aa0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007aa2:	e7f4      	b.n	8007a8e <_dtoa_r+0x28e>
 8007aa4:	f04f 0b01 	mov.w	fp, #1
 8007aa8:	465b      	mov	r3, fp
 8007aaa:	f8cd b020 	str.w	fp, [sp, #32]
 8007aae:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 8007ab2:	e7d0      	b.n	8007a56 <_dtoa_r+0x256>
 8007ab4:	3101      	adds	r1, #1
 8007ab6:	0052      	lsls	r2, r2, #1
 8007ab8:	e7d1      	b.n	8007a5e <_dtoa_r+0x25e>
 8007aba:	bf00      	nop
 8007abc:	f3af 8000 	nop.w
 8007ac0:	636f4361 	.word	0x636f4361
 8007ac4:	3fd287a7 	.word	0x3fd287a7
 8007ac8:	8b60c8b3 	.word	0x8b60c8b3
 8007acc:	3fc68a28 	.word	0x3fc68a28
 8007ad0:	509f79fb 	.word	0x509f79fb
 8007ad4:	3fd34413 	.word	0x3fd34413
 8007ad8:	0800948f 	.word	0x0800948f
 8007adc:	080094a6 	.word	0x080094a6
 8007ae0:	7ff00000 	.word	0x7ff00000
 8007ae4:	0800948b 	.word	0x0800948b
 8007ae8:	0800945f 	.word	0x0800945f
 8007aec:	0800945e 	.word	0x0800945e
 8007af0:	3ff80000 	.word	0x3ff80000
 8007af4:	080095f8 	.word	0x080095f8
 8007af8:	080094fe 	.word	0x080094fe
 8007afc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007b00:	6018      	str	r0, [r3, #0]
 8007b02:	9b08      	ldr	r3, [sp, #32]
 8007b04:	2b0e      	cmp	r3, #14
 8007b06:	f200 80a1 	bhi.w	8007c4c <_dtoa_r+0x44c>
 8007b0a:	2c00      	cmp	r4, #0
 8007b0c:	f000 809e 	beq.w	8007c4c <_dtoa_r+0x44c>
 8007b10:	2f00      	cmp	r7, #0
 8007b12:	dd33      	ble.n	8007b7c <_dtoa_r+0x37c>
 8007b14:	4b9c      	ldr	r3, [pc, #624]	@ (8007d88 <_dtoa_r+0x588>)
 8007b16:	f007 020f 	and.w	r2, r7, #15
 8007b1a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007b1e:	05f8      	lsls	r0, r7, #23
 8007b20:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007b24:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 8007b28:	ea4f 1427 	mov.w	r4, r7, asr #4
 8007b2c:	d516      	bpl.n	8007b5c <_dtoa_r+0x35c>
 8007b2e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007b32:	4b96      	ldr	r3, [pc, #600]	@ (8007d8c <_dtoa_r+0x58c>)
 8007b34:	2603      	movs	r6, #3
 8007b36:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007b3a:	f7f8 fe01 	bl	8000740 <__aeabi_ddiv>
 8007b3e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007b42:	f004 040f 	and.w	r4, r4, #15
 8007b46:	4d91      	ldr	r5, [pc, #580]	@ (8007d8c <_dtoa_r+0x58c>)
 8007b48:	b954      	cbnz	r4, 8007b60 <_dtoa_r+0x360>
 8007b4a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007b4e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007b52:	f7f8 fdf5 	bl	8000740 <__aeabi_ddiv>
 8007b56:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007b5a:	e028      	b.n	8007bae <_dtoa_r+0x3ae>
 8007b5c:	2602      	movs	r6, #2
 8007b5e:	e7f2      	b.n	8007b46 <_dtoa_r+0x346>
 8007b60:	07e1      	lsls	r1, r4, #31
 8007b62:	d508      	bpl.n	8007b76 <_dtoa_r+0x376>
 8007b64:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007b68:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007b6c:	f7f8 fcbe 	bl	80004ec <__aeabi_dmul>
 8007b70:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007b74:	3601      	adds	r6, #1
 8007b76:	1064      	asrs	r4, r4, #1
 8007b78:	3508      	adds	r5, #8
 8007b7a:	e7e5      	b.n	8007b48 <_dtoa_r+0x348>
 8007b7c:	f000 80af 	beq.w	8007cde <_dtoa_r+0x4de>
 8007b80:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007b84:	427c      	negs	r4, r7
 8007b86:	4b80      	ldr	r3, [pc, #512]	@ (8007d88 <_dtoa_r+0x588>)
 8007b88:	f004 020f 	and.w	r2, r4, #15
 8007b8c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007b90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b94:	f7f8 fcaa 	bl	80004ec <__aeabi_dmul>
 8007b98:	2602      	movs	r6, #2
 8007b9a:	2300      	movs	r3, #0
 8007b9c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007ba0:	4d7a      	ldr	r5, [pc, #488]	@ (8007d8c <_dtoa_r+0x58c>)
 8007ba2:	1124      	asrs	r4, r4, #4
 8007ba4:	2c00      	cmp	r4, #0
 8007ba6:	f040 808f 	bne.w	8007cc8 <_dtoa_r+0x4c8>
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d1d3      	bne.n	8007b56 <_dtoa_r+0x356>
 8007bae:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8007bb2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	f000 8094 	beq.w	8007ce2 <_dtoa_r+0x4e2>
 8007bba:	2200      	movs	r2, #0
 8007bbc:	4620      	mov	r0, r4
 8007bbe:	4629      	mov	r1, r5
 8007bc0:	4b73      	ldr	r3, [pc, #460]	@ (8007d90 <_dtoa_r+0x590>)
 8007bc2:	f7f8 ff05 	bl	80009d0 <__aeabi_dcmplt>
 8007bc6:	2800      	cmp	r0, #0
 8007bc8:	f000 808b 	beq.w	8007ce2 <_dtoa_r+0x4e2>
 8007bcc:	9b08      	ldr	r3, [sp, #32]
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	f000 8087 	beq.w	8007ce2 <_dtoa_r+0x4e2>
 8007bd4:	f1bb 0f00 	cmp.w	fp, #0
 8007bd8:	dd34      	ble.n	8007c44 <_dtoa_r+0x444>
 8007bda:	4620      	mov	r0, r4
 8007bdc:	2200      	movs	r2, #0
 8007bde:	4629      	mov	r1, r5
 8007be0:	4b6c      	ldr	r3, [pc, #432]	@ (8007d94 <_dtoa_r+0x594>)
 8007be2:	f7f8 fc83 	bl	80004ec <__aeabi_dmul>
 8007be6:	465c      	mov	r4, fp
 8007be8:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007bec:	f107 38ff 	add.w	r8, r7, #4294967295
 8007bf0:	3601      	adds	r6, #1
 8007bf2:	4630      	mov	r0, r6
 8007bf4:	f7f8 fc10 	bl	8000418 <__aeabi_i2d>
 8007bf8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007bfc:	f7f8 fc76 	bl	80004ec <__aeabi_dmul>
 8007c00:	2200      	movs	r2, #0
 8007c02:	4b65      	ldr	r3, [pc, #404]	@ (8007d98 <_dtoa_r+0x598>)
 8007c04:	f7f8 fabc 	bl	8000180 <__adddf3>
 8007c08:	4605      	mov	r5, r0
 8007c0a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8007c0e:	2c00      	cmp	r4, #0
 8007c10:	d16a      	bne.n	8007ce8 <_dtoa_r+0x4e8>
 8007c12:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007c16:	2200      	movs	r2, #0
 8007c18:	4b60      	ldr	r3, [pc, #384]	@ (8007d9c <_dtoa_r+0x59c>)
 8007c1a:	f7f8 faaf 	bl	800017c <__aeabi_dsub>
 8007c1e:	4602      	mov	r2, r0
 8007c20:	460b      	mov	r3, r1
 8007c22:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007c26:	462a      	mov	r2, r5
 8007c28:	4633      	mov	r3, r6
 8007c2a:	f7f8 feef 	bl	8000a0c <__aeabi_dcmpgt>
 8007c2e:	2800      	cmp	r0, #0
 8007c30:	f040 8298 	bne.w	8008164 <_dtoa_r+0x964>
 8007c34:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007c38:	462a      	mov	r2, r5
 8007c3a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007c3e:	f7f8 fec7 	bl	80009d0 <__aeabi_dcmplt>
 8007c42:	bb38      	cbnz	r0, 8007c94 <_dtoa_r+0x494>
 8007c44:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8007c48:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8007c4c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	f2c0 8157 	blt.w	8007f02 <_dtoa_r+0x702>
 8007c54:	2f0e      	cmp	r7, #14
 8007c56:	f300 8154 	bgt.w	8007f02 <_dtoa_r+0x702>
 8007c5a:	4b4b      	ldr	r3, [pc, #300]	@ (8007d88 <_dtoa_r+0x588>)
 8007c5c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007c60:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007c64:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007c68:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	f280 80e5 	bge.w	8007e3a <_dtoa_r+0x63a>
 8007c70:	9b08      	ldr	r3, [sp, #32]
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	f300 80e1 	bgt.w	8007e3a <_dtoa_r+0x63a>
 8007c78:	d10c      	bne.n	8007c94 <_dtoa_r+0x494>
 8007c7a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007c7e:	2200      	movs	r2, #0
 8007c80:	4b46      	ldr	r3, [pc, #280]	@ (8007d9c <_dtoa_r+0x59c>)
 8007c82:	f7f8 fc33 	bl	80004ec <__aeabi_dmul>
 8007c86:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007c8a:	f7f8 feb5 	bl	80009f8 <__aeabi_dcmpge>
 8007c8e:	2800      	cmp	r0, #0
 8007c90:	f000 8266 	beq.w	8008160 <_dtoa_r+0x960>
 8007c94:	2400      	movs	r4, #0
 8007c96:	4625      	mov	r5, r4
 8007c98:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007c9a:	4656      	mov	r6, sl
 8007c9c:	ea6f 0803 	mvn.w	r8, r3
 8007ca0:	2700      	movs	r7, #0
 8007ca2:	4621      	mov	r1, r4
 8007ca4:	4648      	mov	r0, r9
 8007ca6:	f000 fcbd 	bl	8008624 <_Bfree>
 8007caa:	2d00      	cmp	r5, #0
 8007cac:	f000 80bd 	beq.w	8007e2a <_dtoa_r+0x62a>
 8007cb0:	b12f      	cbz	r7, 8007cbe <_dtoa_r+0x4be>
 8007cb2:	42af      	cmp	r7, r5
 8007cb4:	d003      	beq.n	8007cbe <_dtoa_r+0x4be>
 8007cb6:	4639      	mov	r1, r7
 8007cb8:	4648      	mov	r0, r9
 8007cba:	f000 fcb3 	bl	8008624 <_Bfree>
 8007cbe:	4629      	mov	r1, r5
 8007cc0:	4648      	mov	r0, r9
 8007cc2:	f000 fcaf 	bl	8008624 <_Bfree>
 8007cc6:	e0b0      	b.n	8007e2a <_dtoa_r+0x62a>
 8007cc8:	07e2      	lsls	r2, r4, #31
 8007cca:	d505      	bpl.n	8007cd8 <_dtoa_r+0x4d8>
 8007ccc:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007cd0:	f7f8 fc0c 	bl	80004ec <__aeabi_dmul>
 8007cd4:	2301      	movs	r3, #1
 8007cd6:	3601      	adds	r6, #1
 8007cd8:	1064      	asrs	r4, r4, #1
 8007cda:	3508      	adds	r5, #8
 8007cdc:	e762      	b.n	8007ba4 <_dtoa_r+0x3a4>
 8007cde:	2602      	movs	r6, #2
 8007ce0:	e765      	b.n	8007bae <_dtoa_r+0x3ae>
 8007ce2:	46b8      	mov	r8, r7
 8007ce4:	9c08      	ldr	r4, [sp, #32]
 8007ce6:	e784      	b.n	8007bf2 <_dtoa_r+0x3f2>
 8007ce8:	4b27      	ldr	r3, [pc, #156]	@ (8007d88 <_dtoa_r+0x588>)
 8007cea:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007cec:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007cf0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007cf4:	4454      	add	r4, sl
 8007cf6:	2900      	cmp	r1, #0
 8007cf8:	d054      	beq.n	8007da4 <_dtoa_r+0x5a4>
 8007cfa:	2000      	movs	r0, #0
 8007cfc:	4928      	ldr	r1, [pc, #160]	@ (8007da0 <_dtoa_r+0x5a0>)
 8007cfe:	f7f8 fd1f 	bl	8000740 <__aeabi_ddiv>
 8007d02:	4633      	mov	r3, r6
 8007d04:	462a      	mov	r2, r5
 8007d06:	f7f8 fa39 	bl	800017c <__aeabi_dsub>
 8007d0a:	4656      	mov	r6, sl
 8007d0c:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007d10:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007d14:	f7f8 fe9a 	bl	8000a4c <__aeabi_d2iz>
 8007d18:	4605      	mov	r5, r0
 8007d1a:	f7f8 fb7d 	bl	8000418 <__aeabi_i2d>
 8007d1e:	4602      	mov	r2, r0
 8007d20:	460b      	mov	r3, r1
 8007d22:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007d26:	f7f8 fa29 	bl	800017c <__aeabi_dsub>
 8007d2a:	4602      	mov	r2, r0
 8007d2c:	460b      	mov	r3, r1
 8007d2e:	3530      	adds	r5, #48	@ 0x30
 8007d30:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007d34:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007d38:	f806 5b01 	strb.w	r5, [r6], #1
 8007d3c:	f7f8 fe48 	bl	80009d0 <__aeabi_dcmplt>
 8007d40:	2800      	cmp	r0, #0
 8007d42:	d172      	bne.n	8007e2a <_dtoa_r+0x62a>
 8007d44:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007d48:	2000      	movs	r0, #0
 8007d4a:	4911      	ldr	r1, [pc, #68]	@ (8007d90 <_dtoa_r+0x590>)
 8007d4c:	f7f8 fa16 	bl	800017c <__aeabi_dsub>
 8007d50:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007d54:	f7f8 fe3c 	bl	80009d0 <__aeabi_dcmplt>
 8007d58:	2800      	cmp	r0, #0
 8007d5a:	f040 80b4 	bne.w	8007ec6 <_dtoa_r+0x6c6>
 8007d5e:	42a6      	cmp	r6, r4
 8007d60:	f43f af70 	beq.w	8007c44 <_dtoa_r+0x444>
 8007d64:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007d68:	2200      	movs	r2, #0
 8007d6a:	4b0a      	ldr	r3, [pc, #40]	@ (8007d94 <_dtoa_r+0x594>)
 8007d6c:	f7f8 fbbe 	bl	80004ec <__aeabi_dmul>
 8007d70:	2200      	movs	r2, #0
 8007d72:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007d76:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007d7a:	4b06      	ldr	r3, [pc, #24]	@ (8007d94 <_dtoa_r+0x594>)
 8007d7c:	f7f8 fbb6 	bl	80004ec <__aeabi_dmul>
 8007d80:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007d84:	e7c4      	b.n	8007d10 <_dtoa_r+0x510>
 8007d86:	bf00      	nop
 8007d88:	080095f8 	.word	0x080095f8
 8007d8c:	080095d0 	.word	0x080095d0
 8007d90:	3ff00000 	.word	0x3ff00000
 8007d94:	40240000 	.word	0x40240000
 8007d98:	401c0000 	.word	0x401c0000
 8007d9c:	40140000 	.word	0x40140000
 8007da0:	3fe00000 	.word	0x3fe00000
 8007da4:	4631      	mov	r1, r6
 8007da6:	4628      	mov	r0, r5
 8007da8:	f7f8 fba0 	bl	80004ec <__aeabi_dmul>
 8007dac:	4656      	mov	r6, sl
 8007dae:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007db2:	9413      	str	r4, [sp, #76]	@ 0x4c
 8007db4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007db8:	f7f8 fe48 	bl	8000a4c <__aeabi_d2iz>
 8007dbc:	4605      	mov	r5, r0
 8007dbe:	f7f8 fb2b 	bl	8000418 <__aeabi_i2d>
 8007dc2:	4602      	mov	r2, r0
 8007dc4:	460b      	mov	r3, r1
 8007dc6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007dca:	f7f8 f9d7 	bl	800017c <__aeabi_dsub>
 8007dce:	4602      	mov	r2, r0
 8007dd0:	460b      	mov	r3, r1
 8007dd2:	3530      	adds	r5, #48	@ 0x30
 8007dd4:	f806 5b01 	strb.w	r5, [r6], #1
 8007dd8:	42a6      	cmp	r6, r4
 8007dda:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007dde:	f04f 0200 	mov.w	r2, #0
 8007de2:	d124      	bne.n	8007e2e <_dtoa_r+0x62e>
 8007de4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007de8:	4bae      	ldr	r3, [pc, #696]	@ (80080a4 <_dtoa_r+0x8a4>)
 8007dea:	f7f8 f9c9 	bl	8000180 <__adddf3>
 8007dee:	4602      	mov	r2, r0
 8007df0:	460b      	mov	r3, r1
 8007df2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007df6:	f7f8 fe09 	bl	8000a0c <__aeabi_dcmpgt>
 8007dfa:	2800      	cmp	r0, #0
 8007dfc:	d163      	bne.n	8007ec6 <_dtoa_r+0x6c6>
 8007dfe:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007e02:	2000      	movs	r0, #0
 8007e04:	49a7      	ldr	r1, [pc, #668]	@ (80080a4 <_dtoa_r+0x8a4>)
 8007e06:	f7f8 f9b9 	bl	800017c <__aeabi_dsub>
 8007e0a:	4602      	mov	r2, r0
 8007e0c:	460b      	mov	r3, r1
 8007e0e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007e12:	f7f8 fddd 	bl	80009d0 <__aeabi_dcmplt>
 8007e16:	2800      	cmp	r0, #0
 8007e18:	f43f af14 	beq.w	8007c44 <_dtoa_r+0x444>
 8007e1c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8007e1e:	1e73      	subs	r3, r6, #1
 8007e20:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007e22:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007e26:	2b30      	cmp	r3, #48	@ 0x30
 8007e28:	d0f8      	beq.n	8007e1c <_dtoa_r+0x61c>
 8007e2a:	4647      	mov	r7, r8
 8007e2c:	e03b      	b.n	8007ea6 <_dtoa_r+0x6a6>
 8007e2e:	4b9e      	ldr	r3, [pc, #632]	@ (80080a8 <_dtoa_r+0x8a8>)
 8007e30:	f7f8 fb5c 	bl	80004ec <__aeabi_dmul>
 8007e34:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007e38:	e7bc      	b.n	8007db4 <_dtoa_r+0x5b4>
 8007e3a:	4656      	mov	r6, sl
 8007e3c:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8007e40:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007e44:	4620      	mov	r0, r4
 8007e46:	4629      	mov	r1, r5
 8007e48:	f7f8 fc7a 	bl	8000740 <__aeabi_ddiv>
 8007e4c:	f7f8 fdfe 	bl	8000a4c <__aeabi_d2iz>
 8007e50:	4680      	mov	r8, r0
 8007e52:	f7f8 fae1 	bl	8000418 <__aeabi_i2d>
 8007e56:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007e5a:	f7f8 fb47 	bl	80004ec <__aeabi_dmul>
 8007e5e:	4602      	mov	r2, r0
 8007e60:	460b      	mov	r3, r1
 8007e62:	4620      	mov	r0, r4
 8007e64:	4629      	mov	r1, r5
 8007e66:	f7f8 f989 	bl	800017c <__aeabi_dsub>
 8007e6a:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007e6e:	9d08      	ldr	r5, [sp, #32]
 8007e70:	f806 4b01 	strb.w	r4, [r6], #1
 8007e74:	eba6 040a 	sub.w	r4, r6, sl
 8007e78:	42a5      	cmp	r5, r4
 8007e7a:	4602      	mov	r2, r0
 8007e7c:	460b      	mov	r3, r1
 8007e7e:	d133      	bne.n	8007ee8 <_dtoa_r+0x6e8>
 8007e80:	f7f8 f97e 	bl	8000180 <__adddf3>
 8007e84:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007e88:	4604      	mov	r4, r0
 8007e8a:	460d      	mov	r5, r1
 8007e8c:	f7f8 fdbe 	bl	8000a0c <__aeabi_dcmpgt>
 8007e90:	b9c0      	cbnz	r0, 8007ec4 <_dtoa_r+0x6c4>
 8007e92:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007e96:	4620      	mov	r0, r4
 8007e98:	4629      	mov	r1, r5
 8007e9a:	f7f8 fd8f 	bl	80009bc <__aeabi_dcmpeq>
 8007e9e:	b110      	cbz	r0, 8007ea6 <_dtoa_r+0x6a6>
 8007ea0:	f018 0f01 	tst.w	r8, #1
 8007ea4:	d10e      	bne.n	8007ec4 <_dtoa_r+0x6c4>
 8007ea6:	4648      	mov	r0, r9
 8007ea8:	9903      	ldr	r1, [sp, #12]
 8007eaa:	f000 fbbb 	bl	8008624 <_Bfree>
 8007eae:	2300      	movs	r3, #0
 8007eb0:	7033      	strb	r3, [r6, #0]
 8007eb2:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8007eb4:	3701      	adds	r7, #1
 8007eb6:	601f      	str	r7, [r3, #0]
 8007eb8:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	f000 824b 	beq.w	8008356 <_dtoa_r+0xb56>
 8007ec0:	601e      	str	r6, [r3, #0]
 8007ec2:	e248      	b.n	8008356 <_dtoa_r+0xb56>
 8007ec4:	46b8      	mov	r8, r7
 8007ec6:	4633      	mov	r3, r6
 8007ec8:	461e      	mov	r6, r3
 8007eca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007ece:	2a39      	cmp	r2, #57	@ 0x39
 8007ed0:	d106      	bne.n	8007ee0 <_dtoa_r+0x6e0>
 8007ed2:	459a      	cmp	sl, r3
 8007ed4:	d1f8      	bne.n	8007ec8 <_dtoa_r+0x6c8>
 8007ed6:	2230      	movs	r2, #48	@ 0x30
 8007ed8:	f108 0801 	add.w	r8, r8, #1
 8007edc:	f88a 2000 	strb.w	r2, [sl]
 8007ee0:	781a      	ldrb	r2, [r3, #0]
 8007ee2:	3201      	adds	r2, #1
 8007ee4:	701a      	strb	r2, [r3, #0]
 8007ee6:	e7a0      	b.n	8007e2a <_dtoa_r+0x62a>
 8007ee8:	2200      	movs	r2, #0
 8007eea:	4b6f      	ldr	r3, [pc, #444]	@ (80080a8 <_dtoa_r+0x8a8>)
 8007eec:	f7f8 fafe 	bl	80004ec <__aeabi_dmul>
 8007ef0:	2200      	movs	r2, #0
 8007ef2:	2300      	movs	r3, #0
 8007ef4:	4604      	mov	r4, r0
 8007ef6:	460d      	mov	r5, r1
 8007ef8:	f7f8 fd60 	bl	80009bc <__aeabi_dcmpeq>
 8007efc:	2800      	cmp	r0, #0
 8007efe:	d09f      	beq.n	8007e40 <_dtoa_r+0x640>
 8007f00:	e7d1      	b.n	8007ea6 <_dtoa_r+0x6a6>
 8007f02:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007f04:	2a00      	cmp	r2, #0
 8007f06:	f000 80ea 	beq.w	80080de <_dtoa_r+0x8de>
 8007f0a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007f0c:	2a01      	cmp	r2, #1
 8007f0e:	f300 80cd 	bgt.w	80080ac <_dtoa_r+0x8ac>
 8007f12:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8007f14:	2a00      	cmp	r2, #0
 8007f16:	f000 80c1 	beq.w	800809c <_dtoa_r+0x89c>
 8007f1a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007f1e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007f20:	9e04      	ldr	r6, [sp, #16]
 8007f22:	9a04      	ldr	r2, [sp, #16]
 8007f24:	2101      	movs	r1, #1
 8007f26:	441a      	add	r2, r3
 8007f28:	9204      	str	r2, [sp, #16]
 8007f2a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007f2c:	4648      	mov	r0, r9
 8007f2e:	441a      	add	r2, r3
 8007f30:	9209      	str	r2, [sp, #36]	@ 0x24
 8007f32:	f000 fc2b 	bl	800878c <__i2b>
 8007f36:	4605      	mov	r5, r0
 8007f38:	b166      	cbz	r6, 8007f54 <_dtoa_r+0x754>
 8007f3a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	dd09      	ble.n	8007f54 <_dtoa_r+0x754>
 8007f40:	42b3      	cmp	r3, r6
 8007f42:	bfa8      	it	ge
 8007f44:	4633      	movge	r3, r6
 8007f46:	9a04      	ldr	r2, [sp, #16]
 8007f48:	1af6      	subs	r6, r6, r3
 8007f4a:	1ad2      	subs	r2, r2, r3
 8007f4c:	9204      	str	r2, [sp, #16]
 8007f4e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007f50:	1ad3      	subs	r3, r2, r3
 8007f52:	9309      	str	r3, [sp, #36]	@ 0x24
 8007f54:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007f56:	b30b      	cbz	r3, 8007f9c <_dtoa_r+0x79c>
 8007f58:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	f000 80c6 	beq.w	80080ec <_dtoa_r+0x8ec>
 8007f60:	2c00      	cmp	r4, #0
 8007f62:	f000 80c0 	beq.w	80080e6 <_dtoa_r+0x8e6>
 8007f66:	4629      	mov	r1, r5
 8007f68:	4622      	mov	r2, r4
 8007f6a:	4648      	mov	r0, r9
 8007f6c:	f000 fcc6 	bl	80088fc <__pow5mult>
 8007f70:	9a03      	ldr	r2, [sp, #12]
 8007f72:	4601      	mov	r1, r0
 8007f74:	4605      	mov	r5, r0
 8007f76:	4648      	mov	r0, r9
 8007f78:	f000 fc1e 	bl	80087b8 <__multiply>
 8007f7c:	9903      	ldr	r1, [sp, #12]
 8007f7e:	4680      	mov	r8, r0
 8007f80:	4648      	mov	r0, r9
 8007f82:	f000 fb4f 	bl	8008624 <_Bfree>
 8007f86:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007f88:	1b1b      	subs	r3, r3, r4
 8007f8a:	930a      	str	r3, [sp, #40]	@ 0x28
 8007f8c:	f000 80b1 	beq.w	80080f2 <_dtoa_r+0x8f2>
 8007f90:	4641      	mov	r1, r8
 8007f92:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007f94:	4648      	mov	r0, r9
 8007f96:	f000 fcb1 	bl	80088fc <__pow5mult>
 8007f9a:	9003      	str	r0, [sp, #12]
 8007f9c:	2101      	movs	r1, #1
 8007f9e:	4648      	mov	r0, r9
 8007fa0:	f000 fbf4 	bl	800878c <__i2b>
 8007fa4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007fa6:	4604      	mov	r4, r0
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	f000 81d8 	beq.w	800835e <_dtoa_r+0xb5e>
 8007fae:	461a      	mov	r2, r3
 8007fb0:	4601      	mov	r1, r0
 8007fb2:	4648      	mov	r0, r9
 8007fb4:	f000 fca2 	bl	80088fc <__pow5mult>
 8007fb8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007fba:	4604      	mov	r4, r0
 8007fbc:	2b01      	cmp	r3, #1
 8007fbe:	f300 809f 	bgt.w	8008100 <_dtoa_r+0x900>
 8007fc2:	9b06      	ldr	r3, [sp, #24]
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	f040 8097 	bne.w	80080f8 <_dtoa_r+0x8f8>
 8007fca:	9b07      	ldr	r3, [sp, #28]
 8007fcc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	f040 8093 	bne.w	80080fc <_dtoa_r+0x8fc>
 8007fd6:	9b07      	ldr	r3, [sp, #28]
 8007fd8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007fdc:	0d1b      	lsrs	r3, r3, #20
 8007fde:	051b      	lsls	r3, r3, #20
 8007fe0:	b133      	cbz	r3, 8007ff0 <_dtoa_r+0x7f0>
 8007fe2:	9b04      	ldr	r3, [sp, #16]
 8007fe4:	3301      	adds	r3, #1
 8007fe6:	9304      	str	r3, [sp, #16]
 8007fe8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007fea:	3301      	adds	r3, #1
 8007fec:	9309      	str	r3, [sp, #36]	@ 0x24
 8007fee:	2301      	movs	r3, #1
 8007ff0:	930a      	str	r3, [sp, #40]	@ 0x28
 8007ff2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	f000 81b8 	beq.w	800836a <_dtoa_r+0xb6a>
 8007ffa:	6923      	ldr	r3, [r4, #16]
 8007ffc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008000:	6918      	ldr	r0, [r3, #16]
 8008002:	f000 fb77 	bl	80086f4 <__hi0bits>
 8008006:	f1c0 0020 	rsb	r0, r0, #32
 800800a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800800c:	4418      	add	r0, r3
 800800e:	f010 001f 	ands.w	r0, r0, #31
 8008012:	f000 8082 	beq.w	800811a <_dtoa_r+0x91a>
 8008016:	f1c0 0320 	rsb	r3, r0, #32
 800801a:	2b04      	cmp	r3, #4
 800801c:	dd73      	ble.n	8008106 <_dtoa_r+0x906>
 800801e:	9b04      	ldr	r3, [sp, #16]
 8008020:	f1c0 001c 	rsb	r0, r0, #28
 8008024:	4403      	add	r3, r0
 8008026:	9304      	str	r3, [sp, #16]
 8008028:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800802a:	4406      	add	r6, r0
 800802c:	4403      	add	r3, r0
 800802e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008030:	9b04      	ldr	r3, [sp, #16]
 8008032:	2b00      	cmp	r3, #0
 8008034:	dd05      	ble.n	8008042 <_dtoa_r+0x842>
 8008036:	461a      	mov	r2, r3
 8008038:	4648      	mov	r0, r9
 800803a:	9903      	ldr	r1, [sp, #12]
 800803c:	f000 fcb8 	bl	80089b0 <__lshift>
 8008040:	9003      	str	r0, [sp, #12]
 8008042:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008044:	2b00      	cmp	r3, #0
 8008046:	dd05      	ble.n	8008054 <_dtoa_r+0x854>
 8008048:	4621      	mov	r1, r4
 800804a:	461a      	mov	r2, r3
 800804c:	4648      	mov	r0, r9
 800804e:	f000 fcaf 	bl	80089b0 <__lshift>
 8008052:	4604      	mov	r4, r0
 8008054:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008056:	2b00      	cmp	r3, #0
 8008058:	d061      	beq.n	800811e <_dtoa_r+0x91e>
 800805a:	4621      	mov	r1, r4
 800805c:	9803      	ldr	r0, [sp, #12]
 800805e:	f000 fd13 	bl	8008a88 <__mcmp>
 8008062:	2800      	cmp	r0, #0
 8008064:	da5b      	bge.n	800811e <_dtoa_r+0x91e>
 8008066:	2300      	movs	r3, #0
 8008068:	220a      	movs	r2, #10
 800806a:	4648      	mov	r0, r9
 800806c:	9903      	ldr	r1, [sp, #12]
 800806e:	f000 fafb 	bl	8008668 <__multadd>
 8008072:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008074:	f107 38ff 	add.w	r8, r7, #4294967295
 8008078:	9003      	str	r0, [sp, #12]
 800807a:	2b00      	cmp	r3, #0
 800807c:	f000 8177 	beq.w	800836e <_dtoa_r+0xb6e>
 8008080:	4629      	mov	r1, r5
 8008082:	2300      	movs	r3, #0
 8008084:	220a      	movs	r2, #10
 8008086:	4648      	mov	r0, r9
 8008088:	f000 faee 	bl	8008668 <__multadd>
 800808c:	f1bb 0f00 	cmp.w	fp, #0
 8008090:	4605      	mov	r5, r0
 8008092:	dc6f      	bgt.n	8008174 <_dtoa_r+0x974>
 8008094:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008096:	2b02      	cmp	r3, #2
 8008098:	dc49      	bgt.n	800812e <_dtoa_r+0x92e>
 800809a:	e06b      	b.n	8008174 <_dtoa_r+0x974>
 800809c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800809e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80080a2:	e73c      	b.n	8007f1e <_dtoa_r+0x71e>
 80080a4:	3fe00000 	.word	0x3fe00000
 80080a8:	40240000 	.word	0x40240000
 80080ac:	9b08      	ldr	r3, [sp, #32]
 80080ae:	1e5c      	subs	r4, r3, #1
 80080b0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80080b2:	42a3      	cmp	r3, r4
 80080b4:	db09      	blt.n	80080ca <_dtoa_r+0x8ca>
 80080b6:	1b1c      	subs	r4, r3, r4
 80080b8:	9b08      	ldr	r3, [sp, #32]
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	f6bf af30 	bge.w	8007f20 <_dtoa_r+0x720>
 80080c0:	9b04      	ldr	r3, [sp, #16]
 80080c2:	9a08      	ldr	r2, [sp, #32]
 80080c4:	1a9e      	subs	r6, r3, r2
 80080c6:	2300      	movs	r3, #0
 80080c8:	e72b      	b.n	8007f22 <_dtoa_r+0x722>
 80080ca:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80080cc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80080ce:	1ae3      	subs	r3, r4, r3
 80080d0:	441a      	add	r2, r3
 80080d2:	940a      	str	r4, [sp, #40]	@ 0x28
 80080d4:	9e04      	ldr	r6, [sp, #16]
 80080d6:	2400      	movs	r4, #0
 80080d8:	9b08      	ldr	r3, [sp, #32]
 80080da:	920e      	str	r2, [sp, #56]	@ 0x38
 80080dc:	e721      	b.n	8007f22 <_dtoa_r+0x722>
 80080de:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80080e0:	9e04      	ldr	r6, [sp, #16]
 80080e2:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80080e4:	e728      	b.n	8007f38 <_dtoa_r+0x738>
 80080e6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80080ea:	e751      	b.n	8007f90 <_dtoa_r+0x790>
 80080ec:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80080ee:	9903      	ldr	r1, [sp, #12]
 80080f0:	e750      	b.n	8007f94 <_dtoa_r+0x794>
 80080f2:	f8cd 800c 	str.w	r8, [sp, #12]
 80080f6:	e751      	b.n	8007f9c <_dtoa_r+0x79c>
 80080f8:	2300      	movs	r3, #0
 80080fa:	e779      	b.n	8007ff0 <_dtoa_r+0x7f0>
 80080fc:	9b06      	ldr	r3, [sp, #24]
 80080fe:	e777      	b.n	8007ff0 <_dtoa_r+0x7f0>
 8008100:	2300      	movs	r3, #0
 8008102:	930a      	str	r3, [sp, #40]	@ 0x28
 8008104:	e779      	b.n	8007ffa <_dtoa_r+0x7fa>
 8008106:	d093      	beq.n	8008030 <_dtoa_r+0x830>
 8008108:	9a04      	ldr	r2, [sp, #16]
 800810a:	331c      	adds	r3, #28
 800810c:	441a      	add	r2, r3
 800810e:	9204      	str	r2, [sp, #16]
 8008110:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008112:	441e      	add	r6, r3
 8008114:	441a      	add	r2, r3
 8008116:	9209      	str	r2, [sp, #36]	@ 0x24
 8008118:	e78a      	b.n	8008030 <_dtoa_r+0x830>
 800811a:	4603      	mov	r3, r0
 800811c:	e7f4      	b.n	8008108 <_dtoa_r+0x908>
 800811e:	9b08      	ldr	r3, [sp, #32]
 8008120:	46b8      	mov	r8, r7
 8008122:	2b00      	cmp	r3, #0
 8008124:	dc20      	bgt.n	8008168 <_dtoa_r+0x968>
 8008126:	469b      	mov	fp, r3
 8008128:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800812a:	2b02      	cmp	r3, #2
 800812c:	dd1e      	ble.n	800816c <_dtoa_r+0x96c>
 800812e:	f1bb 0f00 	cmp.w	fp, #0
 8008132:	f47f adb1 	bne.w	8007c98 <_dtoa_r+0x498>
 8008136:	4621      	mov	r1, r4
 8008138:	465b      	mov	r3, fp
 800813a:	2205      	movs	r2, #5
 800813c:	4648      	mov	r0, r9
 800813e:	f000 fa93 	bl	8008668 <__multadd>
 8008142:	4601      	mov	r1, r0
 8008144:	4604      	mov	r4, r0
 8008146:	9803      	ldr	r0, [sp, #12]
 8008148:	f000 fc9e 	bl	8008a88 <__mcmp>
 800814c:	2800      	cmp	r0, #0
 800814e:	f77f ada3 	ble.w	8007c98 <_dtoa_r+0x498>
 8008152:	4656      	mov	r6, sl
 8008154:	2331      	movs	r3, #49	@ 0x31
 8008156:	f108 0801 	add.w	r8, r8, #1
 800815a:	f806 3b01 	strb.w	r3, [r6], #1
 800815e:	e59f      	b.n	8007ca0 <_dtoa_r+0x4a0>
 8008160:	46b8      	mov	r8, r7
 8008162:	9c08      	ldr	r4, [sp, #32]
 8008164:	4625      	mov	r5, r4
 8008166:	e7f4      	b.n	8008152 <_dtoa_r+0x952>
 8008168:	f8dd b020 	ldr.w	fp, [sp, #32]
 800816c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800816e:	2b00      	cmp	r3, #0
 8008170:	f000 8101 	beq.w	8008376 <_dtoa_r+0xb76>
 8008174:	2e00      	cmp	r6, #0
 8008176:	dd05      	ble.n	8008184 <_dtoa_r+0x984>
 8008178:	4629      	mov	r1, r5
 800817a:	4632      	mov	r2, r6
 800817c:	4648      	mov	r0, r9
 800817e:	f000 fc17 	bl	80089b0 <__lshift>
 8008182:	4605      	mov	r5, r0
 8008184:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008186:	2b00      	cmp	r3, #0
 8008188:	d05c      	beq.n	8008244 <_dtoa_r+0xa44>
 800818a:	4648      	mov	r0, r9
 800818c:	6869      	ldr	r1, [r5, #4]
 800818e:	f000 fa09 	bl	80085a4 <_Balloc>
 8008192:	4606      	mov	r6, r0
 8008194:	b928      	cbnz	r0, 80081a2 <_dtoa_r+0x9a2>
 8008196:	4602      	mov	r2, r0
 8008198:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800819c:	4b80      	ldr	r3, [pc, #512]	@ (80083a0 <_dtoa_r+0xba0>)
 800819e:	f7ff bb43 	b.w	8007828 <_dtoa_r+0x28>
 80081a2:	692a      	ldr	r2, [r5, #16]
 80081a4:	f105 010c 	add.w	r1, r5, #12
 80081a8:	3202      	adds	r2, #2
 80081aa:	0092      	lsls	r2, r2, #2
 80081ac:	300c      	adds	r0, #12
 80081ae:	f7ff fa90 	bl	80076d2 <memcpy>
 80081b2:	2201      	movs	r2, #1
 80081b4:	4631      	mov	r1, r6
 80081b6:	4648      	mov	r0, r9
 80081b8:	f000 fbfa 	bl	80089b0 <__lshift>
 80081bc:	462f      	mov	r7, r5
 80081be:	4605      	mov	r5, r0
 80081c0:	f10a 0301 	add.w	r3, sl, #1
 80081c4:	9304      	str	r3, [sp, #16]
 80081c6:	eb0a 030b 	add.w	r3, sl, fp
 80081ca:	930a      	str	r3, [sp, #40]	@ 0x28
 80081cc:	9b06      	ldr	r3, [sp, #24]
 80081ce:	f003 0301 	and.w	r3, r3, #1
 80081d2:	9309      	str	r3, [sp, #36]	@ 0x24
 80081d4:	9b04      	ldr	r3, [sp, #16]
 80081d6:	4621      	mov	r1, r4
 80081d8:	9803      	ldr	r0, [sp, #12]
 80081da:	f103 3bff 	add.w	fp, r3, #4294967295
 80081de:	f7ff fa86 	bl	80076ee <quorem>
 80081e2:	4603      	mov	r3, r0
 80081e4:	4639      	mov	r1, r7
 80081e6:	3330      	adds	r3, #48	@ 0x30
 80081e8:	9006      	str	r0, [sp, #24]
 80081ea:	9803      	ldr	r0, [sp, #12]
 80081ec:	930b      	str	r3, [sp, #44]	@ 0x2c
 80081ee:	f000 fc4b 	bl	8008a88 <__mcmp>
 80081f2:	462a      	mov	r2, r5
 80081f4:	9008      	str	r0, [sp, #32]
 80081f6:	4621      	mov	r1, r4
 80081f8:	4648      	mov	r0, r9
 80081fa:	f000 fc61 	bl	8008ac0 <__mdiff>
 80081fe:	68c2      	ldr	r2, [r0, #12]
 8008200:	4606      	mov	r6, r0
 8008202:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008204:	bb02      	cbnz	r2, 8008248 <_dtoa_r+0xa48>
 8008206:	4601      	mov	r1, r0
 8008208:	9803      	ldr	r0, [sp, #12]
 800820a:	f000 fc3d 	bl	8008a88 <__mcmp>
 800820e:	4602      	mov	r2, r0
 8008210:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008212:	4631      	mov	r1, r6
 8008214:	4648      	mov	r0, r9
 8008216:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 800821a:	f000 fa03 	bl	8008624 <_Bfree>
 800821e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008220:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8008222:	9e04      	ldr	r6, [sp, #16]
 8008224:	ea42 0103 	orr.w	r1, r2, r3
 8008228:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800822a:	4319      	orrs	r1, r3
 800822c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800822e:	d10d      	bne.n	800824c <_dtoa_r+0xa4c>
 8008230:	2b39      	cmp	r3, #57	@ 0x39
 8008232:	d027      	beq.n	8008284 <_dtoa_r+0xa84>
 8008234:	9a08      	ldr	r2, [sp, #32]
 8008236:	2a00      	cmp	r2, #0
 8008238:	dd01      	ble.n	800823e <_dtoa_r+0xa3e>
 800823a:	9b06      	ldr	r3, [sp, #24]
 800823c:	3331      	adds	r3, #49	@ 0x31
 800823e:	f88b 3000 	strb.w	r3, [fp]
 8008242:	e52e      	b.n	8007ca2 <_dtoa_r+0x4a2>
 8008244:	4628      	mov	r0, r5
 8008246:	e7b9      	b.n	80081bc <_dtoa_r+0x9bc>
 8008248:	2201      	movs	r2, #1
 800824a:	e7e2      	b.n	8008212 <_dtoa_r+0xa12>
 800824c:	9908      	ldr	r1, [sp, #32]
 800824e:	2900      	cmp	r1, #0
 8008250:	db04      	blt.n	800825c <_dtoa_r+0xa5c>
 8008252:	9820      	ldr	r0, [sp, #128]	@ 0x80
 8008254:	4301      	orrs	r1, r0
 8008256:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008258:	4301      	orrs	r1, r0
 800825a:	d120      	bne.n	800829e <_dtoa_r+0xa9e>
 800825c:	2a00      	cmp	r2, #0
 800825e:	ddee      	ble.n	800823e <_dtoa_r+0xa3e>
 8008260:	2201      	movs	r2, #1
 8008262:	9903      	ldr	r1, [sp, #12]
 8008264:	4648      	mov	r0, r9
 8008266:	9304      	str	r3, [sp, #16]
 8008268:	f000 fba2 	bl	80089b0 <__lshift>
 800826c:	4621      	mov	r1, r4
 800826e:	9003      	str	r0, [sp, #12]
 8008270:	f000 fc0a 	bl	8008a88 <__mcmp>
 8008274:	2800      	cmp	r0, #0
 8008276:	9b04      	ldr	r3, [sp, #16]
 8008278:	dc02      	bgt.n	8008280 <_dtoa_r+0xa80>
 800827a:	d1e0      	bne.n	800823e <_dtoa_r+0xa3e>
 800827c:	07da      	lsls	r2, r3, #31
 800827e:	d5de      	bpl.n	800823e <_dtoa_r+0xa3e>
 8008280:	2b39      	cmp	r3, #57	@ 0x39
 8008282:	d1da      	bne.n	800823a <_dtoa_r+0xa3a>
 8008284:	2339      	movs	r3, #57	@ 0x39
 8008286:	f88b 3000 	strb.w	r3, [fp]
 800828a:	4633      	mov	r3, r6
 800828c:	461e      	mov	r6, r3
 800828e:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008292:	3b01      	subs	r3, #1
 8008294:	2a39      	cmp	r2, #57	@ 0x39
 8008296:	d04e      	beq.n	8008336 <_dtoa_r+0xb36>
 8008298:	3201      	adds	r2, #1
 800829a:	701a      	strb	r2, [r3, #0]
 800829c:	e501      	b.n	8007ca2 <_dtoa_r+0x4a2>
 800829e:	2a00      	cmp	r2, #0
 80082a0:	dd03      	ble.n	80082aa <_dtoa_r+0xaaa>
 80082a2:	2b39      	cmp	r3, #57	@ 0x39
 80082a4:	d0ee      	beq.n	8008284 <_dtoa_r+0xa84>
 80082a6:	3301      	adds	r3, #1
 80082a8:	e7c9      	b.n	800823e <_dtoa_r+0xa3e>
 80082aa:	9a04      	ldr	r2, [sp, #16]
 80082ac:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80082ae:	f802 3c01 	strb.w	r3, [r2, #-1]
 80082b2:	428a      	cmp	r2, r1
 80082b4:	d028      	beq.n	8008308 <_dtoa_r+0xb08>
 80082b6:	2300      	movs	r3, #0
 80082b8:	220a      	movs	r2, #10
 80082ba:	9903      	ldr	r1, [sp, #12]
 80082bc:	4648      	mov	r0, r9
 80082be:	f000 f9d3 	bl	8008668 <__multadd>
 80082c2:	42af      	cmp	r7, r5
 80082c4:	9003      	str	r0, [sp, #12]
 80082c6:	f04f 0300 	mov.w	r3, #0
 80082ca:	f04f 020a 	mov.w	r2, #10
 80082ce:	4639      	mov	r1, r7
 80082d0:	4648      	mov	r0, r9
 80082d2:	d107      	bne.n	80082e4 <_dtoa_r+0xae4>
 80082d4:	f000 f9c8 	bl	8008668 <__multadd>
 80082d8:	4607      	mov	r7, r0
 80082da:	4605      	mov	r5, r0
 80082dc:	9b04      	ldr	r3, [sp, #16]
 80082de:	3301      	adds	r3, #1
 80082e0:	9304      	str	r3, [sp, #16]
 80082e2:	e777      	b.n	80081d4 <_dtoa_r+0x9d4>
 80082e4:	f000 f9c0 	bl	8008668 <__multadd>
 80082e8:	4629      	mov	r1, r5
 80082ea:	4607      	mov	r7, r0
 80082ec:	2300      	movs	r3, #0
 80082ee:	220a      	movs	r2, #10
 80082f0:	4648      	mov	r0, r9
 80082f2:	f000 f9b9 	bl	8008668 <__multadd>
 80082f6:	4605      	mov	r5, r0
 80082f8:	e7f0      	b.n	80082dc <_dtoa_r+0xadc>
 80082fa:	f1bb 0f00 	cmp.w	fp, #0
 80082fe:	bfcc      	ite	gt
 8008300:	465e      	movgt	r6, fp
 8008302:	2601      	movle	r6, #1
 8008304:	2700      	movs	r7, #0
 8008306:	4456      	add	r6, sl
 8008308:	2201      	movs	r2, #1
 800830a:	9903      	ldr	r1, [sp, #12]
 800830c:	4648      	mov	r0, r9
 800830e:	9304      	str	r3, [sp, #16]
 8008310:	f000 fb4e 	bl	80089b0 <__lshift>
 8008314:	4621      	mov	r1, r4
 8008316:	9003      	str	r0, [sp, #12]
 8008318:	f000 fbb6 	bl	8008a88 <__mcmp>
 800831c:	2800      	cmp	r0, #0
 800831e:	dcb4      	bgt.n	800828a <_dtoa_r+0xa8a>
 8008320:	d102      	bne.n	8008328 <_dtoa_r+0xb28>
 8008322:	9b04      	ldr	r3, [sp, #16]
 8008324:	07db      	lsls	r3, r3, #31
 8008326:	d4b0      	bmi.n	800828a <_dtoa_r+0xa8a>
 8008328:	4633      	mov	r3, r6
 800832a:	461e      	mov	r6, r3
 800832c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008330:	2a30      	cmp	r2, #48	@ 0x30
 8008332:	d0fa      	beq.n	800832a <_dtoa_r+0xb2a>
 8008334:	e4b5      	b.n	8007ca2 <_dtoa_r+0x4a2>
 8008336:	459a      	cmp	sl, r3
 8008338:	d1a8      	bne.n	800828c <_dtoa_r+0xa8c>
 800833a:	2331      	movs	r3, #49	@ 0x31
 800833c:	f108 0801 	add.w	r8, r8, #1
 8008340:	f88a 3000 	strb.w	r3, [sl]
 8008344:	e4ad      	b.n	8007ca2 <_dtoa_r+0x4a2>
 8008346:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8008348:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80083a4 <_dtoa_r+0xba4>
 800834c:	b11b      	cbz	r3, 8008356 <_dtoa_r+0xb56>
 800834e:	f10a 0308 	add.w	r3, sl, #8
 8008352:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8008354:	6013      	str	r3, [r2, #0]
 8008356:	4650      	mov	r0, sl
 8008358:	b017      	add	sp, #92	@ 0x5c
 800835a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800835e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008360:	2b01      	cmp	r3, #1
 8008362:	f77f ae2e 	ble.w	8007fc2 <_dtoa_r+0x7c2>
 8008366:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008368:	930a      	str	r3, [sp, #40]	@ 0x28
 800836a:	2001      	movs	r0, #1
 800836c:	e64d      	b.n	800800a <_dtoa_r+0x80a>
 800836e:	f1bb 0f00 	cmp.w	fp, #0
 8008372:	f77f aed9 	ble.w	8008128 <_dtoa_r+0x928>
 8008376:	4656      	mov	r6, sl
 8008378:	4621      	mov	r1, r4
 800837a:	9803      	ldr	r0, [sp, #12]
 800837c:	f7ff f9b7 	bl	80076ee <quorem>
 8008380:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8008384:	f806 3b01 	strb.w	r3, [r6], #1
 8008388:	eba6 020a 	sub.w	r2, r6, sl
 800838c:	4593      	cmp	fp, r2
 800838e:	ddb4      	ble.n	80082fa <_dtoa_r+0xafa>
 8008390:	2300      	movs	r3, #0
 8008392:	220a      	movs	r2, #10
 8008394:	4648      	mov	r0, r9
 8008396:	9903      	ldr	r1, [sp, #12]
 8008398:	f000 f966 	bl	8008668 <__multadd>
 800839c:	9003      	str	r0, [sp, #12]
 800839e:	e7eb      	b.n	8008378 <_dtoa_r+0xb78>
 80083a0:	080094fe 	.word	0x080094fe
 80083a4:	08009482 	.word	0x08009482

080083a8 <_free_r>:
 80083a8:	b538      	push	{r3, r4, r5, lr}
 80083aa:	4605      	mov	r5, r0
 80083ac:	2900      	cmp	r1, #0
 80083ae:	d040      	beq.n	8008432 <_free_r+0x8a>
 80083b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80083b4:	1f0c      	subs	r4, r1, #4
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	bfb8      	it	lt
 80083ba:	18e4      	addlt	r4, r4, r3
 80083bc:	f000 f8e6 	bl	800858c <__malloc_lock>
 80083c0:	4a1c      	ldr	r2, [pc, #112]	@ (8008434 <_free_r+0x8c>)
 80083c2:	6813      	ldr	r3, [r2, #0]
 80083c4:	b933      	cbnz	r3, 80083d4 <_free_r+0x2c>
 80083c6:	6063      	str	r3, [r4, #4]
 80083c8:	6014      	str	r4, [r2, #0]
 80083ca:	4628      	mov	r0, r5
 80083cc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80083d0:	f000 b8e2 	b.w	8008598 <__malloc_unlock>
 80083d4:	42a3      	cmp	r3, r4
 80083d6:	d908      	bls.n	80083ea <_free_r+0x42>
 80083d8:	6820      	ldr	r0, [r4, #0]
 80083da:	1821      	adds	r1, r4, r0
 80083dc:	428b      	cmp	r3, r1
 80083de:	bf01      	itttt	eq
 80083e0:	6819      	ldreq	r1, [r3, #0]
 80083e2:	685b      	ldreq	r3, [r3, #4]
 80083e4:	1809      	addeq	r1, r1, r0
 80083e6:	6021      	streq	r1, [r4, #0]
 80083e8:	e7ed      	b.n	80083c6 <_free_r+0x1e>
 80083ea:	461a      	mov	r2, r3
 80083ec:	685b      	ldr	r3, [r3, #4]
 80083ee:	b10b      	cbz	r3, 80083f4 <_free_r+0x4c>
 80083f0:	42a3      	cmp	r3, r4
 80083f2:	d9fa      	bls.n	80083ea <_free_r+0x42>
 80083f4:	6811      	ldr	r1, [r2, #0]
 80083f6:	1850      	adds	r0, r2, r1
 80083f8:	42a0      	cmp	r0, r4
 80083fa:	d10b      	bne.n	8008414 <_free_r+0x6c>
 80083fc:	6820      	ldr	r0, [r4, #0]
 80083fe:	4401      	add	r1, r0
 8008400:	1850      	adds	r0, r2, r1
 8008402:	4283      	cmp	r3, r0
 8008404:	6011      	str	r1, [r2, #0]
 8008406:	d1e0      	bne.n	80083ca <_free_r+0x22>
 8008408:	6818      	ldr	r0, [r3, #0]
 800840a:	685b      	ldr	r3, [r3, #4]
 800840c:	4408      	add	r0, r1
 800840e:	6010      	str	r0, [r2, #0]
 8008410:	6053      	str	r3, [r2, #4]
 8008412:	e7da      	b.n	80083ca <_free_r+0x22>
 8008414:	d902      	bls.n	800841c <_free_r+0x74>
 8008416:	230c      	movs	r3, #12
 8008418:	602b      	str	r3, [r5, #0]
 800841a:	e7d6      	b.n	80083ca <_free_r+0x22>
 800841c:	6820      	ldr	r0, [r4, #0]
 800841e:	1821      	adds	r1, r4, r0
 8008420:	428b      	cmp	r3, r1
 8008422:	bf01      	itttt	eq
 8008424:	6819      	ldreq	r1, [r3, #0]
 8008426:	685b      	ldreq	r3, [r3, #4]
 8008428:	1809      	addeq	r1, r1, r0
 800842a:	6021      	streq	r1, [r4, #0]
 800842c:	6063      	str	r3, [r4, #4]
 800842e:	6054      	str	r4, [r2, #4]
 8008430:	e7cb      	b.n	80083ca <_free_r+0x22>
 8008432:	bd38      	pop	{r3, r4, r5, pc}
 8008434:	200004dc 	.word	0x200004dc

08008438 <malloc>:
 8008438:	4b02      	ldr	r3, [pc, #8]	@ (8008444 <malloc+0xc>)
 800843a:	4601      	mov	r1, r0
 800843c:	6818      	ldr	r0, [r3, #0]
 800843e:	f000 b825 	b.w	800848c <_malloc_r>
 8008442:	bf00      	nop
 8008444:	2000001c 	.word	0x2000001c

08008448 <sbrk_aligned>:
 8008448:	b570      	push	{r4, r5, r6, lr}
 800844a:	4e0f      	ldr	r6, [pc, #60]	@ (8008488 <sbrk_aligned+0x40>)
 800844c:	460c      	mov	r4, r1
 800844e:	6831      	ldr	r1, [r6, #0]
 8008450:	4605      	mov	r5, r0
 8008452:	b911      	cbnz	r1, 800845a <sbrk_aligned+0x12>
 8008454:	f000 fe8c 	bl	8009170 <_sbrk_r>
 8008458:	6030      	str	r0, [r6, #0]
 800845a:	4621      	mov	r1, r4
 800845c:	4628      	mov	r0, r5
 800845e:	f000 fe87 	bl	8009170 <_sbrk_r>
 8008462:	1c43      	adds	r3, r0, #1
 8008464:	d103      	bne.n	800846e <sbrk_aligned+0x26>
 8008466:	f04f 34ff 	mov.w	r4, #4294967295
 800846a:	4620      	mov	r0, r4
 800846c:	bd70      	pop	{r4, r5, r6, pc}
 800846e:	1cc4      	adds	r4, r0, #3
 8008470:	f024 0403 	bic.w	r4, r4, #3
 8008474:	42a0      	cmp	r0, r4
 8008476:	d0f8      	beq.n	800846a <sbrk_aligned+0x22>
 8008478:	1a21      	subs	r1, r4, r0
 800847a:	4628      	mov	r0, r5
 800847c:	f000 fe78 	bl	8009170 <_sbrk_r>
 8008480:	3001      	adds	r0, #1
 8008482:	d1f2      	bne.n	800846a <sbrk_aligned+0x22>
 8008484:	e7ef      	b.n	8008466 <sbrk_aligned+0x1e>
 8008486:	bf00      	nop
 8008488:	200004d8 	.word	0x200004d8

0800848c <_malloc_r>:
 800848c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008490:	1ccd      	adds	r5, r1, #3
 8008492:	f025 0503 	bic.w	r5, r5, #3
 8008496:	3508      	adds	r5, #8
 8008498:	2d0c      	cmp	r5, #12
 800849a:	bf38      	it	cc
 800849c:	250c      	movcc	r5, #12
 800849e:	2d00      	cmp	r5, #0
 80084a0:	4606      	mov	r6, r0
 80084a2:	db01      	blt.n	80084a8 <_malloc_r+0x1c>
 80084a4:	42a9      	cmp	r1, r5
 80084a6:	d904      	bls.n	80084b2 <_malloc_r+0x26>
 80084a8:	230c      	movs	r3, #12
 80084aa:	6033      	str	r3, [r6, #0]
 80084ac:	2000      	movs	r0, #0
 80084ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80084b2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008588 <_malloc_r+0xfc>
 80084b6:	f000 f869 	bl	800858c <__malloc_lock>
 80084ba:	f8d8 3000 	ldr.w	r3, [r8]
 80084be:	461c      	mov	r4, r3
 80084c0:	bb44      	cbnz	r4, 8008514 <_malloc_r+0x88>
 80084c2:	4629      	mov	r1, r5
 80084c4:	4630      	mov	r0, r6
 80084c6:	f7ff ffbf 	bl	8008448 <sbrk_aligned>
 80084ca:	1c43      	adds	r3, r0, #1
 80084cc:	4604      	mov	r4, r0
 80084ce:	d158      	bne.n	8008582 <_malloc_r+0xf6>
 80084d0:	f8d8 4000 	ldr.w	r4, [r8]
 80084d4:	4627      	mov	r7, r4
 80084d6:	2f00      	cmp	r7, #0
 80084d8:	d143      	bne.n	8008562 <_malloc_r+0xd6>
 80084da:	2c00      	cmp	r4, #0
 80084dc:	d04b      	beq.n	8008576 <_malloc_r+0xea>
 80084de:	6823      	ldr	r3, [r4, #0]
 80084e0:	4639      	mov	r1, r7
 80084e2:	4630      	mov	r0, r6
 80084e4:	eb04 0903 	add.w	r9, r4, r3
 80084e8:	f000 fe42 	bl	8009170 <_sbrk_r>
 80084ec:	4581      	cmp	r9, r0
 80084ee:	d142      	bne.n	8008576 <_malloc_r+0xea>
 80084f0:	6821      	ldr	r1, [r4, #0]
 80084f2:	4630      	mov	r0, r6
 80084f4:	1a6d      	subs	r5, r5, r1
 80084f6:	4629      	mov	r1, r5
 80084f8:	f7ff ffa6 	bl	8008448 <sbrk_aligned>
 80084fc:	3001      	adds	r0, #1
 80084fe:	d03a      	beq.n	8008576 <_malloc_r+0xea>
 8008500:	6823      	ldr	r3, [r4, #0]
 8008502:	442b      	add	r3, r5
 8008504:	6023      	str	r3, [r4, #0]
 8008506:	f8d8 3000 	ldr.w	r3, [r8]
 800850a:	685a      	ldr	r2, [r3, #4]
 800850c:	bb62      	cbnz	r2, 8008568 <_malloc_r+0xdc>
 800850e:	f8c8 7000 	str.w	r7, [r8]
 8008512:	e00f      	b.n	8008534 <_malloc_r+0xa8>
 8008514:	6822      	ldr	r2, [r4, #0]
 8008516:	1b52      	subs	r2, r2, r5
 8008518:	d420      	bmi.n	800855c <_malloc_r+0xd0>
 800851a:	2a0b      	cmp	r2, #11
 800851c:	d917      	bls.n	800854e <_malloc_r+0xc2>
 800851e:	1961      	adds	r1, r4, r5
 8008520:	42a3      	cmp	r3, r4
 8008522:	6025      	str	r5, [r4, #0]
 8008524:	bf18      	it	ne
 8008526:	6059      	strne	r1, [r3, #4]
 8008528:	6863      	ldr	r3, [r4, #4]
 800852a:	bf08      	it	eq
 800852c:	f8c8 1000 	streq.w	r1, [r8]
 8008530:	5162      	str	r2, [r4, r5]
 8008532:	604b      	str	r3, [r1, #4]
 8008534:	4630      	mov	r0, r6
 8008536:	f000 f82f 	bl	8008598 <__malloc_unlock>
 800853a:	f104 000b 	add.w	r0, r4, #11
 800853e:	1d23      	adds	r3, r4, #4
 8008540:	f020 0007 	bic.w	r0, r0, #7
 8008544:	1ac2      	subs	r2, r0, r3
 8008546:	bf1c      	itt	ne
 8008548:	1a1b      	subne	r3, r3, r0
 800854a:	50a3      	strne	r3, [r4, r2]
 800854c:	e7af      	b.n	80084ae <_malloc_r+0x22>
 800854e:	6862      	ldr	r2, [r4, #4]
 8008550:	42a3      	cmp	r3, r4
 8008552:	bf0c      	ite	eq
 8008554:	f8c8 2000 	streq.w	r2, [r8]
 8008558:	605a      	strne	r2, [r3, #4]
 800855a:	e7eb      	b.n	8008534 <_malloc_r+0xa8>
 800855c:	4623      	mov	r3, r4
 800855e:	6864      	ldr	r4, [r4, #4]
 8008560:	e7ae      	b.n	80084c0 <_malloc_r+0x34>
 8008562:	463c      	mov	r4, r7
 8008564:	687f      	ldr	r7, [r7, #4]
 8008566:	e7b6      	b.n	80084d6 <_malloc_r+0x4a>
 8008568:	461a      	mov	r2, r3
 800856a:	685b      	ldr	r3, [r3, #4]
 800856c:	42a3      	cmp	r3, r4
 800856e:	d1fb      	bne.n	8008568 <_malloc_r+0xdc>
 8008570:	2300      	movs	r3, #0
 8008572:	6053      	str	r3, [r2, #4]
 8008574:	e7de      	b.n	8008534 <_malloc_r+0xa8>
 8008576:	230c      	movs	r3, #12
 8008578:	4630      	mov	r0, r6
 800857a:	6033      	str	r3, [r6, #0]
 800857c:	f000 f80c 	bl	8008598 <__malloc_unlock>
 8008580:	e794      	b.n	80084ac <_malloc_r+0x20>
 8008582:	6005      	str	r5, [r0, #0]
 8008584:	e7d6      	b.n	8008534 <_malloc_r+0xa8>
 8008586:	bf00      	nop
 8008588:	200004dc 	.word	0x200004dc

0800858c <__malloc_lock>:
 800858c:	4801      	ldr	r0, [pc, #4]	@ (8008594 <__malloc_lock+0x8>)
 800858e:	f7ff b890 	b.w	80076b2 <__retarget_lock_acquire_recursive>
 8008592:	bf00      	nop
 8008594:	200004d4 	.word	0x200004d4

08008598 <__malloc_unlock>:
 8008598:	4801      	ldr	r0, [pc, #4]	@ (80085a0 <__malloc_unlock+0x8>)
 800859a:	f7ff b88b 	b.w	80076b4 <__retarget_lock_release_recursive>
 800859e:	bf00      	nop
 80085a0:	200004d4 	.word	0x200004d4

080085a4 <_Balloc>:
 80085a4:	b570      	push	{r4, r5, r6, lr}
 80085a6:	69c6      	ldr	r6, [r0, #28]
 80085a8:	4604      	mov	r4, r0
 80085aa:	460d      	mov	r5, r1
 80085ac:	b976      	cbnz	r6, 80085cc <_Balloc+0x28>
 80085ae:	2010      	movs	r0, #16
 80085b0:	f7ff ff42 	bl	8008438 <malloc>
 80085b4:	4602      	mov	r2, r0
 80085b6:	61e0      	str	r0, [r4, #28]
 80085b8:	b920      	cbnz	r0, 80085c4 <_Balloc+0x20>
 80085ba:	216b      	movs	r1, #107	@ 0x6b
 80085bc:	4b17      	ldr	r3, [pc, #92]	@ (800861c <_Balloc+0x78>)
 80085be:	4818      	ldr	r0, [pc, #96]	@ (8008620 <_Balloc+0x7c>)
 80085c0:	f000 fde6 	bl	8009190 <__assert_func>
 80085c4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80085c8:	6006      	str	r6, [r0, #0]
 80085ca:	60c6      	str	r6, [r0, #12]
 80085cc:	69e6      	ldr	r6, [r4, #28]
 80085ce:	68f3      	ldr	r3, [r6, #12]
 80085d0:	b183      	cbz	r3, 80085f4 <_Balloc+0x50>
 80085d2:	69e3      	ldr	r3, [r4, #28]
 80085d4:	68db      	ldr	r3, [r3, #12]
 80085d6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80085da:	b9b8      	cbnz	r0, 800860c <_Balloc+0x68>
 80085dc:	2101      	movs	r1, #1
 80085de:	fa01 f605 	lsl.w	r6, r1, r5
 80085e2:	1d72      	adds	r2, r6, #5
 80085e4:	4620      	mov	r0, r4
 80085e6:	0092      	lsls	r2, r2, #2
 80085e8:	f000 fdf0 	bl	80091cc <_calloc_r>
 80085ec:	b160      	cbz	r0, 8008608 <_Balloc+0x64>
 80085ee:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80085f2:	e00e      	b.n	8008612 <_Balloc+0x6e>
 80085f4:	2221      	movs	r2, #33	@ 0x21
 80085f6:	2104      	movs	r1, #4
 80085f8:	4620      	mov	r0, r4
 80085fa:	f000 fde7 	bl	80091cc <_calloc_r>
 80085fe:	69e3      	ldr	r3, [r4, #28]
 8008600:	60f0      	str	r0, [r6, #12]
 8008602:	68db      	ldr	r3, [r3, #12]
 8008604:	2b00      	cmp	r3, #0
 8008606:	d1e4      	bne.n	80085d2 <_Balloc+0x2e>
 8008608:	2000      	movs	r0, #0
 800860a:	bd70      	pop	{r4, r5, r6, pc}
 800860c:	6802      	ldr	r2, [r0, #0]
 800860e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008612:	2300      	movs	r3, #0
 8008614:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008618:	e7f7      	b.n	800860a <_Balloc+0x66>
 800861a:	bf00      	nop
 800861c:	0800948f 	.word	0x0800948f
 8008620:	0800950f 	.word	0x0800950f

08008624 <_Bfree>:
 8008624:	b570      	push	{r4, r5, r6, lr}
 8008626:	69c6      	ldr	r6, [r0, #28]
 8008628:	4605      	mov	r5, r0
 800862a:	460c      	mov	r4, r1
 800862c:	b976      	cbnz	r6, 800864c <_Bfree+0x28>
 800862e:	2010      	movs	r0, #16
 8008630:	f7ff ff02 	bl	8008438 <malloc>
 8008634:	4602      	mov	r2, r0
 8008636:	61e8      	str	r0, [r5, #28]
 8008638:	b920      	cbnz	r0, 8008644 <_Bfree+0x20>
 800863a:	218f      	movs	r1, #143	@ 0x8f
 800863c:	4b08      	ldr	r3, [pc, #32]	@ (8008660 <_Bfree+0x3c>)
 800863e:	4809      	ldr	r0, [pc, #36]	@ (8008664 <_Bfree+0x40>)
 8008640:	f000 fda6 	bl	8009190 <__assert_func>
 8008644:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008648:	6006      	str	r6, [r0, #0]
 800864a:	60c6      	str	r6, [r0, #12]
 800864c:	b13c      	cbz	r4, 800865e <_Bfree+0x3a>
 800864e:	69eb      	ldr	r3, [r5, #28]
 8008650:	6862      	ldr	r2, [r4, #4]
 8008652:	68db      	ldr	r3, [r3, #12]
 8008654:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008658:	6021      	str	r1, [r4, #0]
 800865a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800865e:	bd70      	pop	{r4, r5, r6, pc}
 8008660:	0800948f 	.word	0x0800948f
 8008664:	0800950f 	.word	0x0800950f

08008668 <__multadd>:
 8008668:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800866c:	4607      	mov	r7, r0
 800866e:	460c      	mov	r4, r1
 8008670:	461e      	mov	r6, r3
 8008672:	2000      	movs	r0, #0
 8008674:	690d      	ldr	r5, [r1, #16]
 8008676:	f101 0c14 	add.w	ip, r1, #20
 800867a:	f8dc 3000 	ldr.w	r3, [ip]
 800867e:	3001      	adds	r0, #1
 8008680:	b299      	uxth	r1, r3
 8008682:	fb02 6101 	mla	r1, r2, r1, r6
 8008686:	0c1e      	lsrs	r6, r3, #16
 8008688:	0c0b      	lsrs	r3, r1, #16
 800868a:	fb02 3306 	mla	r3, r2, r6, r3
 800868e:	b289      	uxth	r1, r1
 8008690:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008694:	4285      	cmp	r5, r0
 8008696:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800869a:	f84c 1b04 	str.w	r1, [ip], #4
 800869e:	dcec      	bgt.n	800867a <__multadd+0x12>
 80086a0:	b30e      	cbz	r6, 80086e6 <__multadd+0x7e>
 80086a2:	68a3      	ldr	r3, [r4, #8]
 80086a4:	42ab      	cmp	r3, r5
 80086a6:	dc19      	bgt.n	80086dc <__multadd+0x74>
 80086a8:	6861      	ldr	r1, [r4, #4]
 80086aa:	4638      	mov	r0, r7
 80086ac:	3101      	adds	r1, #1
 80086ae:	f7ff ff79 	bl	80085a4 <_Balloc>
 80086b2:	4680      	mov	r8, r0
 80086b4:	b928      	cbnz	r0, 80086c2 <__multadd+0x5a>
 80086b6:	4602      	mov	r2, r0
 80086b8:	21ba      	movs	r1, #186	@ 0xba
 80086ba:	4b0c      	ldr	r3, [pc, #48]	@ (80086ec <__multadd+0x84>)
 80086bc:	480c      	ldr	r0, [pc, #48]	@ (80086f0 <__multadd+0x88>)
 80086be:	f000 fd67 	bl	8009190 <__assert_func>
 80086c2:	6922      	ldr	r2, [r4, #16]
 80086c4:	f104 010c 	add.w	r1, r4, #12
 80086c8:	3202      	adds	r2, #2
 80086ca:	0092      	lsls	r2, r2, #2
 80086cc:	300c      	adds	r0, #12
 80086ce:	f7ff f800 	bl	80076d2 <memcpy>
 80086d2:	4621      	mov	r1, r4
 80086d4:	4638      	mov	r0, r7
 80086d6:	f7ff ffa5 	bl	8008624 <_Bfree>
 80086da:	4644      	mov	r4, r8
 80086dc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80086e0:	3501      	adds	r5, #1
 80086e2:	615e      	str	r6, [r3, #20]
 80086e4:	6125      	str	r5, [r4, #16]
 80086e6:	4620      	mov	r0, r4
 80086e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80086ec:	080094fe 	.word	0x080094fe
 80086f0:	0800950f 	.word	0x0800950f

080086f4 <__hi0bits>:
 80086f4:	4603      	mov	r3, r0
 80086f6:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80086fa:	bf3a      	itte	cc
 80086fc:	0403      	lslcc	r3, r0, #16
 80086fe:	2010      	movcc	r0, #16
 8008700:	2000      	movcs	r0, #0
 8008702:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008706:	bf3c      	itt	cc
 8008708:	021b      	lslcc	r3, r3, #8
 800870a:	3008      	addcc	r0, #8
 800870c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008710:	bf3c      	itt	cc
 8008712:	011b      	lslcc	r3, r3, #4
 8008714:	3004      	addcc	r0, #4
 8008716:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800871a:	bf3c      	itt	cc
 800871c:	009b      	lslcc	r3, r3, #2
 800871e:	3002      	addcc	r0, #2
 8008720:	2b00      	cmp	r3, #0
 8008722:	db05      	blt.n	8008730 <__hi0bits+0x3c>
 8008724:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008728:	f100 0001 	add.w	r0, r0, #1
 800872c:	bf08      	it	eq
 800872e:	2020      	moveq	r0, #32
 8008730:	4770      	bx	lr

08008732 <__lo0bits>:
 8008732:	6803      	ldr	r3, [r0, #0]
 8008734:	4602      	mov	r2, r0
 8008736:	f013 0007 	ands.w	r0, r3, #7
 800873a:	d00b      	beq.n	8008754 <__lo0bits+0x22>
 800873c:	07d9      	lsls	r1, r3, #31
 800873e:	d421      	bmi.n	8008784 <__lo0bits+0x52>
 8008740:	0798      	lsls	r0, r3, #30
 8008742:	bf49      	itett	mi
 8008744:	085b      	lsrmi	r3, r3, #1
 8008746:	089b      	lsrpl	r3, r3, #2
 8008748:	2001      	movmi	r0, #1
 800874a:	6013      	strmi	r3, [r2, #0]
 800874c:	bf5c      	itt	pl
 800874e:	2002      	movpl	r0, #2
 8008750:	6013      	strpl	r3, [r2, #0]
 8008752:	4770      	bx	lr
 8008754:	b299      	uxth	r1, r3
 8008756:	b909      	cbnz	r1, 800875c <__lo0bits+0x2a>
 8008758:	2010      	movs	r0, #16
 800875a:	0c1b      	lsrs	r3, r3, #16
 800875c:	b2d9      	uxtb	r1, r3
 800875e:	b909      	cbnz	r1, 8008764 <__lo0bits+0x32>
 8008760:	3008      	adds	r0, #8
 8008762:	0a1b      	lsrs	r3, r3, #8
 8008764:	0719      	lsls	r1, r3, #28
 8008766:	bf04      	itt	eq
 8008768:	091b      	lsreq	r3, r3, #4
 800876a:	3004      	addeq	r0, #4
 800876c:	0799      	lsls	r1, r3, #30
 800876e:	bf04      	itt	eq
 8008770:	089b      	lsreq	r3, r3, #2
 8008772:	3002      	addeq	r0, #2
 8008774:	07d9      	lsls	r1, r3, #31
 8008776:	d403      	bmi.n	8008780 <__lo0bits+0x4e>
 8008778:	085b      	lsrs	r3, r3, #1
 800877a:	f100 0001 	add.w	r0, r0, #1
 800877e:	d003      	beq.n	8008788 <__lo0bits+0x56>
 8008780:	6013      	str	r3, [r2, #0]
 8008782:	4770      	bx	lr
 8008784:	2000      	movs	r0, #0
 8008786:	4770      	bx	lr
 8008788:	2020      	movs	r0, #32
 800878a:	4770      	bx	lr

0800878c <__i2b>:
 800878c:	b510      	push	{r4, lr}
 800878e:	460c      	mov	r4, r1
 8008790:	2101      	movs	r1, #1
 8008792:	f7ff ff07 	bl	80085a4 <_Balloc>
 8008796:	4602      	mov	r2, r0
 8008798:	b928      	cbnz	r0, 80087a6 <__i2b+0x1a>
 800879a:	f240 1145 	movw	r1, #325	@ 0x145
 800879e:	4b04      	ldr	r3, [pc, #16]	@ (80087b0 <__i2b+0x24>)
 80087a0:	4804      	ldr	r0, [pc, #16]	@ (80087b4 <__i2b+0x28>)
 80087a2:	f000 fcf5 	bl	8009190 <__assert_func>
 80087a6:	2301      	movs	r3, #1
 80087a8:	6144      	str	r4, [r0, #20]
 80087aa:	6103      	str	r3, [r0, #16]
 80087ac:	bd10      	pop	{r4, pc}
 80087ae:	bf00      	nop
 80087b0:	080094fe 	.word	0x080094fe
 80087b4:	0800950f 	.word	0x0800950f

080087b8 <__multiply>:
 80087b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087bc:	4617      	mov	r7, r2
 80087be:	690a      	ldr	r2, [r1, #16]
 80087c0:	693b      	ldr	r3, [r7, #16]
 80087c2:	4689      	mov	r9, r1
 80087c4:	429a      	cmp	r2, r3
 80087c6:	bfa2      	ittt	ge
 80087c8:	463b      	movge	r3, r7
 80087ca:	460f      	movge	r7, r1
 80087cc:	4699      	movge	r9, r3
 80087ce:	693d      	ldr	r5, [r7, #16]
 80087d0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80087d4:	68bb      	ldr	r3, [r7, #8]
 80087d6:	6879      	ldr	r1, [r7, #4]
 80087d8:	eb05 060a 	add.w	r6, r5, sl
 80087dc:	42b3      	cmp	r3, r6
 80087de:	b085      	sub	sp, #20
 80087e0:	bfb8      	it	lt
 80087e2:	3101      	addlt	r1, #1
 80087e4:	f7ff fede 	bl	80085a4 <_Balloc>
 80087e8:	b930      	cbnz	r0, 80087f8 <__multiply+0x40>
 80087ea:	4602      	mov	r2, r0
 80087ec:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80087f0:	4b40      	ldr	r3, [pc, #256]	@ (80088f4 <__multiply+0x13c>)
 80087f2:	4841      	ldr	r0, [pc, #260]	@ (80088f8 <__multiply+0x140>)
 80087f4:	f000 fccc 	bl	8009190 <__assert_func>
 80087f8:	f100 0414 	add.w	r4, r0, #20
 80087fc:	4623      	mov	r3, r4
 80087fe:	2200      	movs	r2, #0
 8008800:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8008804:	4573      	cmp	r3, lr
 8008806:	d320      	bcc.n	800884a <__multiply+0x92>
 8008808:	f107 0814 	add.w	r8, r7, #20
 800880c:	f109 0114 	add.w	r1, r9, #20
 8008810:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8008814:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8008818:	9302      	str	r3, [sp, #8]
 800881a:	1beb      	subs	r3, r5, r7
 800881c:	3b15      	subs	r3, #21
 800881e:	f023 0303 	bic.w	r3, r3, #3
 8008822:	3304      	adds	r3, #4
 8008824:	3715      	adds	r7, #21
 8008826:	42bd      	cmp	r5, r7
 8008828:	bf38      	it	cc
 800882a:	2304      	movcc	r3, #4
 800882c:	9301      	str	r3, [sp, #4]
 800882e:	9b02      	ldr	r3, [sp, #8]
 8008830:	9103      	str	r1, [sp, #12]
 8008832:	428b      	cmp	r3, r1
 8008834:	d80c      	bhi.n	8008850 <__multiply+0x98>
 8008836:	2e00      	cmp	r6, #0
 8008838:	dd03      	ble.n	8008842 <__multiply+0x8a>
 800883a:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800883e:	2b00      	cmp	r3, #0
 8008840:	d055      	beq.n	80088ee <__multiply+0x136>
 8008842:	6106      	str	r6, [r0, #16]
 8008844:	b005      	add	sp, #20
 8008846:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800884a:	f843 2b04 	str.w	r2, [r3], #4
 800884e:	e7d9      	b.n	8008804 <__multiply+0x4c>
 8008850:	f8b1 a000 	ldrh.w	sl, [r1]
 8008854:	f1ba 0f00 	cmp.w	sl, #0
 8008858:	d01f      	beq.n	800889a <__multiply+0xe2>
 800885a:	46c4      	mov	ip, r8
 800885c:	46a1      	mov	r9, r4
 800885e:	2700      	movs	r7, #0
 8008860:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008864:	f8d9 3000 	ldr.w	r3, [r9]
 8008868:	fa1f fb82 	uxth.w	fp, r2
 800886c:	b29b      	uxth	r3, r3
 800886e:	fb0a 330b 	mla	r3, sl, fp, r3
 8008872:	443b      	add	r3, r7
 8008874:	f8d9 7000 	ldr.w	r7, [r9]
 8008878:	0c12      	lsrs	r2, r2, #16
 800887a:	0c3f      	lsrs	r7, r7, #16
 800887c:	fb0a 7202 	mla	r2, sl, r2, r7
 8008880:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8008884:	b29b      	uxth	r3, r3
 8008886:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800888a:	4565      	cmp	r5, ip
 800888c:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8008890:	f849 3b04 	str.w	r3, [r9], #4
 8008894:	d8e4      	bhi.n	8008860 <__multiply+0xa8>
 8008896:	9b01      	ldr	r3, [sp, #4]
 8008898:	50e7      	str	r7, [r4, r3]
 800889a:	9b03      	ldr	r3, [sp, #12]
 800889c:	3104      	adds	r1, #4
 800889e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80088a2:	f1b9 0f00 	cmp.w	r9, #0
 80088a6:	d020      	beq.n	80088ea <__multiply+0x132>
 80088a8:	4647      	mov	r7, r8
 80088aa:	46a4      	mov	ip, r4
 80088ac:	f04f 0a00 	mov.w	sl, #0
 80088b0:	6823      	ldr	r3, [r4, #0]
 80088b2:	f8b7 b000 	ldrh.w	fp, [r7]
 80088b6:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80088ba:	b29b      	uxth	r3, r3
 80088bc:	fb09 220b 	mla	r2, r9, fp, r2
 80088c0:	4452      	add	r2, sl
 80088c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80088c6:	f84c 3b04 	str.w	r3, [ip], #4
 80088ca:	f857 3b04 	ldr.w	r3, [r7], #4
 80088ce:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80088d2:	f8bc 3000 	ldrh.w	r3, [ip]
 80088d6:	42bd      	cmp	r5, r7
 80088d8:	fb09 330a 	mla	r3, r9, sl, r3
 80088dc:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80088e0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80088e4:	d8e5      	bhi.n	80088b2 <__multiply+0xfa>
 80088e6:	9a01      	ldr	r2, [sp, #4]
 80088e8:	50a3      	str	r3, [r4, r2]
 80088ea:	3404      	adds	r4, #4
 80088ec:	e79f      	b.n	800882e <__multiply+0x76>
 80088ee:	3e01      	subs	r6, #1
 80088f0:	e7a1      	b.n	8008836 <__multiply+0x7e>
 80088f2:	bf00      	nop
 80088f4:	080094fe 	.word	0x080094fe
 80088f8:	0800950f 	.word	0x0800950f

080088fc <__pow5mult>:
 80088fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008900:	4615      	mov	r5, r2
 8008902:	f012 0203 	ands.w	r2, r2, #3
 8008906:	4607      	mov	r7, r0
 8008908:	460e      	mov	r6, r1
 800890a:	d007      	beq.n	800891c <__pow5mult+0x20>
 800890c:	4c25      	ldr	r4, [pc, #148]	@ (80089a4 <__pow5mult+0xa8>)
 800890e:	3a01      	subs	r2, #1
 8008910:	2300      	movs	r3, #0
 8008912:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008916:	f7ff fea7 	bl	8008668 <__multadd>
 800891a:	4606      	mov	r6, r0
 800891c:	10ad      	asrs	r5, r5, #2
 800891e:	d03d      	beq.n	800899c <__pow5mult+0xa0>
 8008920:	69fc      	ldr	r4, [r7, #28]
 8008922:	b97c      	cbnz	r4, 8008944 <__pow5mult+0x48>
 8008924:	2010      	movs	r0, #16
 8008926:	f7ff fd87 	bl	8008438 <malloc>
 800892a:	4602      	mov	r2, r0
 800892c:	61f8      	str	r0, [r7, #28]
 800892e:	b928      	cbnz	r0, 800893c <__pow5mult+0x40>
 8008930:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008934:	4b1c      	ldr	r3, [pc, #112]	@ (80089a8 <__pow5mult+0xac>)
 8008936:	481d      	ldr	r0, [pc, #116]	@ (80089ac <__pow5mult+0xb0>)
 8008938:	f000 fc2a 	bl	8009190 <__assert_func>
 800893c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008940:	6004      	str	r4, [r0, #0]
 8008942:	60c4      	str	r4, [r0, #12]
 8008944:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008948:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800894c:	b94c      	cbnz	r4, 8008962 <__pow5mult+0x66>
 800894e:	f240 2171 	movw	r1, #625	@ 0x271
 8008952:	4638      	mov	r0, r7
 8008954:	f7ff ff1a 	bl	800878c <__i2b>
 8008958:	2300      	movs	r3, #0
 800895a:	4604      	mov	r4, r0
 800895c:	f8c8 0008 	str.w	r0, [r8, #8]
 8008960:	6003      	str	r3, [r0, #0]
 8008962:	f04f 0900 	mov.w	r9, #0
 8008966:	07eb      	lsls	r3, r5, #31
 8008968:	d50a      	bpl.n	8008980 <__pow5mult+0x84>
 800896a:	4631      	mov	r1, r6
 800896c:	4622      	mov	r2, r4
 800896e:	4638      	mov	r0, r7
 8008970:	f7ff ff22 	bl	80087b8 <__multiply>
 8008974:	4680      	mov	r8, r0
 8008976:	4631      	mov	r1, r6
 8008978:	4638      	mov	r0, r7
 800897a:	f7ff fe53 	bl	8008624 <_Bfree>
 800897e:	4646      	mov	r6, r8
 8008980:	106d      	asrs	r5, r5, #1
 8008982:	d00b      	beq.n	800899c <__pow5mult+0xa0>
 8008984:	6820      	ldr	r0, [r4, #0]
 8008986:	b938      	cbnz	r0, 8008998 <__pow5mult+0x9c>
 8008988:	4622      	mov	r2, r4
 800898a:	4621      	mov	r1, r4
 800898c:	4638      	mov	r0, r7
 800898e:	f7ff ff13 	bl	80087b8 <__multiply>
 8008992:	6020      	str	r0, [r4, #0]
 8008994:	f8c0 9000 	str.w	r9, [r0]
 8008998:	4604      	mov	r4, r0
 800899a:	e7e4      	b.n	8008966 <__pow5mult+0x6a>
 800899c:	4630      	mov	r0, r6
 800899e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80089a2:	bf00      	nop
 80089a4:	080095c0 	.word	0x080095c0
 80089a8:	0800948f 	.word	0x0800948f
 80089ac:	0800950f 	.word	0x0800950f

080089b0 <__lshift>:
 80089b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80089b4:	460c      	mov	r4, r1
 80089b6:	4607      	mov	r7, r0
 80089b8:	4691      	mov	r9, r2
 80089ba:	6923      	ldr	r3, [r4, #16]
 80089bc:	6849      	ldr	r1, [r1, #4]
 80089be:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80089c2:	68a3      	ldr	r3, [r4, #8]
 80089c4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80089c8:	f108 0601 	add.w	r6, r8, #1
 80089cc:	42b3      	cmp	r3, r6
 80089ce:	db0b      	blt.n	80089e8 <__lshift+0x38>
 80089d0:	4638      	mov	r0, r7
 80089d2:	f7ff fde7 	bl	80085a4 <_Balloc>
 80089d6:	4605      	mov	r5, r0
 80089d8:	b948      	cbnz	r0, 80089ee <__lshift+0x3e>
 80089da:	4602      	mov	r2, r0
 80089dc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80089e0:	4b27      	ldr	r3, [pc, #156]	@ (8008a80 <__lshift+0xd0>)
 80089e2:	4828      	ldr	r0, [pc, #160]	@ (8008a84 <__lshift+0xd4>)
 80089e4:	f000 fbd4 	bl	8009190 <__assert_func>
 80089e8:	3101      	adds	r1, #1
 80089ea:	005b      	lsls	r3, r3, #1
 80089ec:	e7ee      	b.n	80089cc <__lshift+0x1c>
 80089ee:	2300      	movs	r3, #0
 80089f0:	f100 0114 	add.w	r1, r0, #20
 80089f4:	f100 0210 	add.w	r2, r0, #16
 80089f8:	4618      	mov	r0, r3
 80089fa:	4553      	cmp	r3, sl
 80089fc:	db33      	blt.n	8008a66 <__lshift+0xb6>
 80089fe:	6920      	ldr	r0, [r4, #16]
 8008a00:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008a04:	f104 0314 	add.w	r3, r4, #20
 8008a08:	f019 091f 	ands.w	r9, r9, #31
 8008a0c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008a10:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008a14:	d02b      	beq.n	8008a6e <__lshift+0xbe>
 8008a16:	468a      	mov	sl, r1
 8008a18:	2200      	movs	r2, #0
 8008a1a:	f1c9 0e20 	rsb	lr, r9, #32
 8008a1e:	6818      	ldr	r0, [r3, #0]
 8008a20:	fa00 f009 	lsl.w	r0, r0, r9
 8008a24:	4310      	orrs	r0, r2
 8008a26:	f84a 0b04 	str.w	r0, [sl], #4
 8008a2a:	f853 2b04 	ldr.w	r2, [r3], #4
 8008a2e:	459c      	cmp	ip, r3
 8008a30:	fa22 f20e 	lsr.w	r2, r2, lr
 8008a34:	d8f3      	bhi.n	8008a1e <__lshift+0x6e>
 8008a36:	ebac 0304 	sub.w	r3, ip, r4
 8008a3a:	3b15      	subs	r3, #21
 8008a3c:	f023 0303 	bic.w	r3, r3, #3
 8008a40:	3304      	adds	r3, #4
 8008a42:	f104 0015 	add.w	r0, r4, #21
 8008a46:	4560      	cmp	r0, ip
 8008a48:	bf88      	it	hi
 8008a4a:	2304      	movhi	r3, #4
 8008a4c:	50ca      	str	r2, [r1, r3]
 8008a4e:	b10a      	cbz	r2, 8008a54 <__lshift+0xa4>
 8008a50:	f108 0602 	add.w	r6, r8, #2
 8008a54:	3e01      	subs	r6, #1
 8008a56:	4638      	mov	r0, r7
 8008a58:	4621      	mov	r1, r4
 8008a5a:	612e      	str	r6, [r5, #16]
 8008a5c:	f7ff fde2 	bl	8008624 <_Bfree>
 8008a60:	4628      	mov	r0, r5
 8008a62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a66:	f842 0f04 	str.w	r0, [r2, #4]!
 8008a6a:	3301      	adds	r3, #1
 8008a6c:	e7c5      	b.n	80089fa <__lshift+0x4a>
 8008a6e:	3904      	subs	r1, #4
 8008a70:	f853 2b04 	ldr.w	r2, [r3], #4
 8008a74:	459c      	cmp	ip, r3
 8008a76:	f841 2f04 	str.w	r2, [r1, #4]!
 8008a7a:	d8f9      	bhi.n	8008a70 <__lshift+0xc0>
 8008a7c:	e7ea      	b.n	8008a54 <__lshift+0xa4>
 8008a7e:	bf00      	nop
 8008a80:	080094fe 	.word	0x080094fe
 8008a84:	0800950f 	.word	0x0800950f

08008a88 <__mcmp>:
 8008a88:	4603      	mov	r3, r0
 8008a8a:	690a      	ldr	r2, [r1, #16]
 8008a8c:	6900      	ldr	r0, [r0, #16]
 8008a8e:	b530      	push	{r4, r5, lr}
 8008a90:	1a80      	subs	r0, r0, r2
 8008a92:	d10e      	bne.n	8008ab2 <__mcmp+0x2a>
 8008a94:	3314      	adds	r3, #20
 8008a96:	3114      	adds	r1, #20
 8008a98:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008a9c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008aa0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008aa4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008aa8:	4295      	cmp	r5, r2
 8008aaa:	d003      	beq.n	8008ab4 <__mcmp+0x2c>
 8008aac:	d205      	bcs.n	8008aba <__mcmp+0x32>
 8008aae:	f04f 30ff 	mov.w	r0, #4294967295
 8008ab2:	bd30      	pop	{r4, r5, pc}
 8008ab4:	42a3      	cmp	r3, r4
 8008ab6:	d3f3      	bcc.n	8008aa0 <__mcmp+0x18>
 8008ab8:	e7fb      	b.n	8008ab2 <__mcmp+0x2a>
 8008aba:	2001      	movs	r0, #1
 8008abc:	e7f9      	b.n	8008ab2 <__mcmp+0x2a>
	...

08008ac0 <__mdiff>:
 8008ac0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ac4:	4689      	mov	r9, r1
 8008ac6:	4606      	mov	r6, r0
 8008ac8:	4611      	mov	r1, r2
 8008aca:	4648      	mov	r0, r9
 8008acc:	4614      	mov	r4, r2
 8008ace:	f7ff ffdb 	bl	8008a88 <__mcmp>
 8008ad2:	1e05      	subs	r5, r0, #0
 8008ad4:	d112      	bne.n	8008afc <__mdiff+0x3c>
 8008ad6:	4629      	mov	r1, r5
 8008ad8:	4630      	mov	r0, r6
 8008ada:	f7ff fd63 	bl	80085a4 <_Balloc>
 8008ade:	4602      	mov	r2, r0
 8008ae0:	b928      	cbnz	r0, 8008aee <__mdiff+0x2e>
 8008ae2:	f240 2137 	movw	r1, #567	@ 0x237
 8008ae6:	4b3e      	ldr	r3, [pc, #248]	@ (8008be0 <__mdiff+0x120>)
 8008ae8:	483e      	ldr	r0, [pc, #248]	@ (8008be4 <__mdiff+0x124>)
 8008aea:	f000 fb51 	bl	8009190 <__assert_func>
 8008aee:	2301      	movs	r3, #1
 8008af0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008af4:	4610      	mov	r0, r2
 8008af6:	b003      	add	sp, #12
 8008af8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008afc:	bfbc      	itt	lt
 8008afe:	464b      	movlt	r3, r9
 8008b00:	46a1      	movlt	r9, r4
 8008b02:	4630      	mov	r0, r6
 8008b04:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008b08:	bfba      	itte	lt
 8008b0a:	461c      	movlt	r4, r3
 8008b0c:	2501      	movlt	r5, #1
 8008b0e:	2500      	movge	r5, #0
 8008b10:	f7ff fd48 	bl	80085a4 <_Balloc>
 8008b14:	4602      	mov	r2, r0
 8008b16:	b918      	cbnz	r0, 8008b20 <__mdiff+0x60>
 8008b18:	f240 2145 	movw	r1, #581	@ 0x245
 8008b1c:	4b30      	ldr	r3, [pc, #192]	@ (8008be0 <__mdiff+0x120>)
 8008b1e:	e7e3      	b.n	8008ae8 <__mdiff+0x28>
 8008b20:	f100 0b14 	add.w	fp, r0, #20
 8008b24:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008b28:	f109 0310 	add.w	r3, r9, #16
 8008b2c:	60c5      	str	r5, [r0, #12]
 8008b2e:	f04f 0c00 	mov.w	ip, #0
 8008b32:	f109 0514 	add.w	r5, r9, #20
 8008b36:	46d9      	mov	r9, fp
 8008b38:	6926      	ldr	r6, [r4, #16]
 8008b3a:	f104 0e14 	add.w	lr, r4, #20
 8008b3e:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008b42:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008b46:	9301      	str	r3, [sp, #4]
 8008b48:	9b01      	ldr	r3, [sp, #4]
 8008b4a:	f85e 0b04 	ldr.w	r0, [lr], #4
 8008b4e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8008b52:	b281      	uxth	r1, r0
 8008b54:	9301      	str	r3, [sp, #4]
 8008b56:	fa1f f38a 	uxth.w	r3, sl
 8008b5a:	1a5b      	subs	r3, r3, r1
 8008b5c:	0c00      	lsrs	r0, r0, #16
 8008b5e:	4463      	add	r3, ip
 8008b60:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008b64:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008b68:	b29b      	uxth	r3, r3
 8008b6a:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008b6e:	4576      	cmp	r6, lr
 8008b70:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008b74:	f849 3b04 	str.w	r3, [r9], #4
 8008b78:	d8e6      	bhi.n	8008b48 <__mdiff+0x88>
 8008b7a:	1b33      	subs	r3, r6, r4
 8008b7c:	3b15      	subs	r3, #21
 8008b7e:	f023 0303 	bic.w	r3, r3, #3
 8008b82:	3415      	adds	r4, #21
 8008b84:	3304      	adds	r3, #4
 8008b86:	42a6      	cmp	r6, r4
 8008b88:	bf38      	it	cc
 8008b8a:	2304      	movcc	r3, #4
 8008b8c:	441d      	add	r5, r3
 8008b8e:	445b      	add	r3, fp
 8008b90:	461e      	mov	r6, r3
 8008b92:	462c      	mov	r4, r5
 8008b94:	4544      	cmp	r4, r8
 8008b96:	d30e      	bcc.n	8008bb6 <__mdiff+0xf6>
 8008b98:	f108 0103 	add.w	r1, r8, #3
 8008b9c:	1b49      	subs	r1, r1, r5
 8008b9e:	f021 0103 	bic.w	r1, r1, #3
 8008ba2:	3d03      	subs	r5, #3
 8008ba4:	45a8      	cmp	r8, r5
 8008ba6:	bf38      	it	cc
 8008ba8:	2100      	movcc	r1, #0
 8008baa:	440b      	add	r3, r1
 8008bac:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008bb0:	b199      	cbz	r1, 8008bda <__mdiff+0x11a>
 8008bb2:	6117      	str	r7, [r2, #16]
 8008bb4:	e79e      	b.n	8008af4 <__mdiff+0x34>
 8008bb6:	46e6      	mov	lr, ip
 8008bb8:	f854 1b04 	ldr.w	r1, [r4], #4
 8008bbc:	fa1f fc81 	uxth.w	ip, r1
 8008bc0:	44f4      	add	ip, lr
 8008bc2:	0c08      	lsrs	r0, r1, #16
 8008bc4:	4471      	add	r1, lr
 8008bc6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8008bca:	b289      	uxth	r1, r1
 8008bcc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008bd0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008bd4:	f846 1b04 	str.w	r1, [r6], #4
 8008bd8:	e7dc      	b.n	8008b94 <__mdiff+0xd4>
 8008bda:	3f01      	subs	r7, #1
 8008bdc:	e7e6      	b.n	8008bac <__mdiff+0xec>
 8008bde:	bf00      	nop
 8008be0:	080094fe 	.word	0x080094fe
 8008be4:	0800950f 	.word	0x0800950f

08008be8 <__d2b>:
 8008be8:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8008bec:	2101      	movs	r1, #1
 8008bee:	4690      	mov	r8, r2
 8008bf0:	4699      	mov	r9, r3
 8008bf2:	9e08      	ldr	r6, [sp, #32]
 8008bf4:	f7ff fcd6 	bl	80085a4 <_Balloc>
 8008bf8:	4604      	mov	r4, r0
 8008bfa:	b930      	cbnz	r0, 8008c0a <__d2b+0x22>
 8008bfc:	4602      	mov	r2, r0
 8008bfe:	f240 310f 	movw	r1, #783	@ 0x30f
 8008c02:	4b23      	ldr	r3, [pc, #140]	@ (8008c90 <__d2b+0xa8>)
 8008c04:	4823      	ldr	r0, [pc, #140]	@ (8008c94 <__d2b+0xac>)
 8008c06:	f000 fac3 	bl	8009190 <__assert_func>
 8008c0a:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008c0e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008c12:	b10d      	cbz	r5, 8008c18 <__d2b+0x30>
 8008c14:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008c18:	9301      	str	r3, [sp, #4]
 8008c1a:	f1b8 0300 	subs.w	r3, r8, #0
 8008c1e:	d024      	beq.n	8008c6a <__d2b+0x82>
 8008c20:	4668      	mov	r0, sp
 8008c22:	9300      	str	r3, [sp, #0]
 8008c24:	f7ff fd85 	bl	8008732 <__lo0bits>
 8008c28:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008c2c:	b1d8      	cbz	r0, 8008c66 <__d2b+0x7e>
 8008c2e:	f1c0 0320 	rsb	r3, r0, #32
 8008c32:	fa02 f303 	lsl.w	r3, r2, r3
 8008c36:	430b      	orrs	r3, r1
 8008c38:	40c2      	lsrs	r2, r0
 8008c3a:	6163      	str	r3, [r4, #20]
 8008c3c:	9201      	str	r2, [sp, #4]
 8008c3e:	9b01      	ldr	r3, [sp, #4]
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	bf0c      	ite	eq
 8008c44:	2201      	moveq	r2, #1
 8008c46:	2202      	movne	r2, #2
 8008c48:	61a3      	str	r3, [r4, #24]
 8008c4a:	6122      	str	r2, [r4, #16]
 8008c4c:	b1ad      	cbz	r5, 8008c7a <__d2b+0x92>
 8008c4e:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008c52:	4405      	add	r5, r0
 8008c54:	6035      	str	r5, [r6, #0]
 8008c56:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008c5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c5c:	6018      	str	r0, [r3, #0]
 8008c5e:	4620      	mov	r0, r4
 8008c60:	b002      	add	sp, #8
 8008c62:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8008c66:	6161      	str	r1, [r4, #20]
 8008c68:	e7e9      	b.n	8008c3e <__d2b+0x56>
 8008c6a:	a801      	add	r0, sp, #4
 8008c6c:	f7ff fd61 	bl	8008732 <__lo0bits>
 8008c70:	9b01      	ldr	r3, [sp, #4]
 8008c72:	2201      	movs	r2, #1
 8008c74:	6163      	str	r3, [r4, #20]
 8008c76:	3020      	adds	r0, #32
 8008c78:	e7e7      	b.n	8008c4a <__d2b+0x62>
 8008c7a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8008c7e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008c82:	6030      	str	r0, [r6, #0]
 8008c84:	6918      	ldr	r0, [r3, #16]
 8008c86:	f7ff fd35 	bl	80086f4 <__hi0bits>
 8008c8a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008c8e:	e7e4      	b.n	8008c5a <__d2b+0x72>
 8008c90:	080094fe 	.word	0x080094fe
 8008c94:	0800950f 	.word	0x0800950f

08008c98 <__sfputc_r>:
 8008c98:	6893      	ldr	r3, [r2, #8]
 8008c9a:	b410      	push	{r4}
 8008c9c:	3b01      	subs	r3, #1
 8008c9e:	2b00      	cmp	r3, #0
 8008ca0:	6093      	str	r3, [r2, #8]
 8008ca2:	da07      	bge.n	8008cb4 <__sfputc_r+0x1c>
 8008ca4:	6994      	ldr	r4, [r2, #24]
 8008ca6:	42a3      	cmp	r3, r4
 8008ca8:	db01      	blt.n	8008cae <__sfputc_r+0x16>
 8008caa:	290a      	cmp	r1, #10
 8008cac:	d102      	bne.n	8008cb4 <__sfputc_r+0x1c>
 8008cae:	bc10      	pop	{r4}
 8008cb0:	f7fe bbed 	b.w	800748e <__swbuf_r>
 8008cb4:	6813      	ldr	r3, [r2, #0]
 8008cb6:	1c58      	adds	r0, r3, #1
 8008cb8:	6010      	str	r0, [r2, #0]
 8008cba:	7019      	strb	r1, [r3, #0]
 8008cbc:	4608      	mov	r0, r1
 8008cbe:	bc10      	pop	{r4}
 8008cc0:	4770      	bx	lr

08008cc2 <__sfputs_r>:
 8008cc2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008cc4:	4606      	mov	r6, r0
 8008cc6:	460f      	mov	r7, r1
 8008cc8:	4614      	mov	r4, r2
 8008cca:	18d5      	adds	r5, r2, r3
 8008ccc:	42ac      	cmp	r4, r5
 8008cce:	d101      	bne.n	8008cd4 <__sfputs_r+0x12>
 8008cd0:	2000      	movs	r0, #0
 8008cd2:	e007      	b.n	8008ce4 <__sfputs_r+0x22>
 8008cd4:	463a      	mov	r2, r7
 8008cd6:	4630      	mov	r0, r6
 8008cd8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008cdc:	f7ff ffdc 	bl	8008c98 <__sfputc_r>
 8008ce0:	1c43      	adds	r3, r0, #1
 8008ce2:	d1f3      	bne.n	8008ccc <__sfputs_r+0xa>
 8008ce4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008ce8 <_vfiprintf_r>:
 8008ce8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008cec:	460d      	mov	r5, r1
 8008cee:	4614      	mov	r4, r2
 8008cf0:	4698      	mov	r8, r3
 8008cf2:	4606      	mov	r6, r0
 8008cf4:	b09d      	sub	sp, #116	@ 0x74
 8008cf6:	b118      	cbz	r0, 8008d00 <_vfiprintf_r+0x18>
 8008cf8:	6a03      	ldr	r3, [r0, #32]
 8008cfa:	b90b      	cbnz	r3, 8008d00 <_vfiprintf_r+0x18>
 8008cfc:	f7fe fade 	bl	80072bc <__sinit>
 8008d00:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008d02:	07d9      	lsls	r1, r3, #31
 8008d04:	d405      	bmi.n	8008d12 <_vfiprintf_r+0x2a>
 8008d06:	89ab      	ldrh	r3, [r5, #12]
 8008d08:	059a      	lsls	r2, r3, #22
 8008d0a:	d402      	bmi.n	8008d12 <_vfiprintf_r+0x2a>
 8008d0c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008d0e:	f7fe fcd0 	bl	80076b2 <__retarget_lock_acquire_recursive>
 8008d12:	89ab      	ldrh	r3, [r5, #12]
 8008d14:	071b      	lsls	r3, r3, #28
 8008d16:	d501      	bpl.n	8008d1c <_vfiprintf_r+0x34>
 8008d18:	692b      	ldr	r3, [r5, #16]
 8008d1a:	b99b      	cbnz	r3, 8008d44 <_vfiprintf_r+0x5c>
 8008d1c:	4629      	mov	r1, r5
 8008d1e:	4630      	mov	r0, r6
 8008d20:	f7fe fbf4 	bl	800750c <__swsetup_r>
 8008d24:	b170      	cbz	r0, 8008d44 <_vfiprintf_r+0x5c>
 8008d26:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008d28:	07dc      	lsls	r4, r3, #31
 8008d2a:	d504      	bpl.n	8008d36 <_vfiprintf_r+0x4e>
 8008d2c:	f04f 30ff 	mov.w	r0, #4294967295
 8008d30:	b01d      	add	sp, #116	@ 0x74
 8008d32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d36:	89ab      	ldrh	r3, [r5, #12]
 8008d38:	0598      	lsls	r0, r3, #22
 8008d3a:	d4f7      	bmi.n	8008d2c <_vfiprintf_r+0x44>
 8008d3c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008d3e:	f7fe fcb9 	bl	80076b4 <__retarget_lock_release_recursive>
 8008d42:	e7f3      	b.n	8008d2c <_vfiprintf_r+0x44>
 8008d44:	2300      	movs	r3, #0
 8008d46:	9309      	str	r3, [sp, #36]	@ 0x24
 8008d48:	2320      	movs	r3, #32
 8008d4a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008d4e:	2330      	movs	r3, #48	@ 0x30
 8008d50:	f04f 0901 	mov.w	r9, #1
 8008d54:	f8cd 800c 	str.w	r8, [sp, #12]
 8008d58:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8008f04 <_vfiprintf_r+0x21c>
 8008d5c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008d60:	4623      	mov	r3, r4
 8008d62:	469a      	mov	sl, r3
 8008d64:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008d68:	b10a      	cbz	r2, 8008d6e <_vfiprintf_r+0x86>
 8008d6a:	2a25      	cmp	r2, #37	@ 0x25
 8008d6c:	d1f9      	bne.n	8008d62 <_vfiprintf_r+0x7a>
 8008d6e:	ebba 0b04 	subs.w	fp, sl, r4
 8008d72:	d00b      	beq.n	8008d8c <_vfiprintf_r+0xa4>
 8008d74:	465b      	mov	r3, fp
 8008d76:	4622      	mov	r2, r4
 8008d78:	4629      	mov	r1, r5
 8008d7a:	4630      	mov	r0, r6
 8008d7c:	f7ff ffa1 	bl	8008cc2 <__sfputs_r>
 8008d80:	3001      	adds	r0, #1
 8008d82:	f000 80a7 	beq.w	8008ed4 <_vfiprintf_r+0x1ec>
 8008d86:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008d88:	445a      	add	r2, fp
 8008d8a:	9209      	str	r2, [sp, #36]	@ 0x24
 8008d8c:	f89a 3000 	ldrb.w	r3, [sl]
 8008d90:	2b00      	cmp	r3, #0
 8008d92:	f000 809f 	beq.w	8008ed4 <_vfiprintf_r+0x1ec>
 8008d96:	2300      	movs	r3, #0
 8008d98:	f04f 32ff 	mov.w	r2, #4294967295
 8008d9c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008da0:	f10a 0a01 	add.w	sl, sl, #1
 8008da4:	9304      	str	r3, [sp, #16]
 8008da6:	9307      	str	r3, [sp, #28]
 8008da8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008dac:	931a      	str	r3, [sp, #104]	@ 0x68
 8008dae:	4654      	mov	r4, sl
 8008db0:	2205      	movs	r2, #5
 8008db2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008db6:	4853      	ldr	r0, [pc, #332]	@ (8008f04 <_vfiprintf_r+0x21c>)
 8008db8:	f7fe fc7d 	bl	80076b6 <memchr>
 8008dbc:	9a04      	ldr	r2, [sp, #16]
 8008dbe:	b9d8      	cbnz	r0, 8008df8 <_vfiprintf_r+0x110>
 8008dc0:	06d1      	lsls	r1, r2, #27
 8008dc2:	bf44      	itt	mi
 8008dc4:	2320      	movmi	r3, #32
 8008dc6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008dca:	0713      	lsls	r3, r2, #28
 8008dcc:	bf44      	itt	mi
 8008dce:	232b      	movmi	r3, #43	@ 0x2b
 8008dd0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008dd4:	f89a 3000 	ldrb.w	r3, [sl]
 8008dd8:	2b2a      	cmp	r3, #42	@ 0x2a
 8008dda:	d015      	beq.n	8008e08 <_vfiprintf_r+0x120>
 8008ddc:	4654      	mov	r4, sl
 8008dde:	2000      	movs	r0, #0
 8008de0:	f04f 0c0a 	mov.w	ip, #10
 8008de4:	9a07      	ldr	r2, [sp, #28]
 8008de6:	4621      	mov	r1, r4
 8008de8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008dec:	3b30      	subs	r3, #48	@ 0x30
 8008dee:	2b09      	cmp	r3, #9
 8008df0:	d94b      	bls.n	8008e8a <_vfiprintf_r+0x1a2>
 8008df2:	b1b0      	cbz	r0, 8008e22 <_vfiprintf_r+0x13a>
 8008df4:	9207      	str	r2, [sp, #28]
 8008df6:	e014      	b.n	8008e22 <_vfiprintf_r+0x13a>
 8008df8:	eba0 0308 	sub.w	r3, r0, r8
 8008dfc:	fa09 f303 	lsl.w	r3, r9, r3
 8008e00:	4313      	orrs	r3, r2
 8008e02:	46a2      	mov	sl, r4
 8008e04:	9304      	str	r3, [sp, #16]
 8008e06:	e7d2      	b.n	8008dae <_vfiprintf_r+0xc6>
 8008e08:	9b03      	ldr	r3, [sp, #12]
 8008e0a:	1d19      	adds	r1, r3, #4
 8008e0c:	681b      	ldr	r3, [r3, #0]
 8008e0e:	9103      	str	r1, [sp, #12]
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	bfbb      	ittet	lt
 8008e14:	425b      	neglt	r3, r3
 8008e16:	f042 0202 	orrlt.w	r2, r2, #2
 8008e1a:	9307      	strge	r3, [sp, #28]
 8008e1c:	9307      	strlt	r3, [sp, #28]
 8008e1e:	bfb8      	it	lt
 8008e20:	9204      	strlt	r2, [sp, #16]
 8008e22:	7823      	ldrb	r3, [r4, #0]
 8008e24:	2b2e      	cmp	r3, #46	@ 0x2e
 8008e26:	d10a      	bne.n	8008e3e <_vfiprintf_r+0x156>
 8008e28:	7863      	ldrb	r3, [r4, #1]
 8008e2a:	2b2a      	cmp	r3, #42	@ 0x2a
 8008e2c:	d132      	bne.n	8008e94 <_vfiprintf_r+0x1ac>
 8008e2e:	9b03      	ldr	r3, [sp, #12]
 8008e30:	3402      	adds	r4, #2
 8008e32:	1d1a      	adds	r2, r3, #4
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	9203      	str	r2, [sp, #12]
 8008e38:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008e3c:	9305      	str	r3, [sp, #20]
 8008e3e:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8008f08 <_vfiprintf_r+0x220>
 8008e42:	2203      	movs	r2, #3
 8008e44:	4650      	mov	r0, sl
 8008e46:	7821      	ldrb	r1, [r4, #0]
 8008e48:	f7fe fc35 	bl	80076b6 <memchr>
 8008e4c:	b138      	cbz	r0, 8008e5e <_vfiprintf_r+0x176>
 8008e4e:	2240      	movs	r2, #64	@ 0x40
 8008e50:	9b04      	ldr	r3, [sp, #16]
 8008e52:	eba0 000a 	sub.w	r0, r0, sl
 8008e56:	4082      	lsls	r2, r0
 8008e58:	4313      	orrs	r3, r2
 8008e5a:	3401      	adds	r4, #1
 8008e5c:	9304      	str	r3, [sp, #16]
 8008e5e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008e62:	2206      	movs	r2, #6
 8008e64:	4829      	ldr	r0, [pc, #164]	@ (8008f0c <_vfiprintf_r+0x224>)
 8008e66:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008e6a:	f7fe fc24 	bl	80076b6 <memchr>
 8008e6e:	2800      	cmp	r0, #0
 8008e70:	d03f      	beq.n	8008ef2 <_vfiprintf_r+0x20a>
 8008e72:	4b27      	ldr	r3, [pc, #156]	@ (8008f10 <_vfiprintf_r+0x228>)
 8008e74:	bb1b      	cbnz	r3, 8008ebe <_vfiprintf_r+0x1d6>
 8008e76:	9b03      	ldr	r3, [sp, #12]
 8008e78:	3307      	adds	r3, #7
 8008e7a:	f023 0307 	bic.w	r3, r3, #7
 8008e7e:	3308      	adds	r3, #8
 8008e80:	9303      	str	r3, [sp, #12]
 8008e82:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e84:	443b      	add	r3, r7
 8008e86:	9309      	str	r3, [sp, #36]	@ 0x24
 8008e88:	e76a      	b.n	8008d60 <_vfiprintf_r+0x78>
 8008e8a:	460c      	mov	r4, r1
 8008e8c:	2001      	movs	r0, #1
 8008e8e:	fb0c 3202 	mla	r2, ip, r2, r3
 8008e92:	e7a8      	b.n	8008de6 <_vfiprintf_r+0xfe>
 8008e94:	2300      	movs	r3, #0
 8008e96:	f04f 0c0a 	mov.w	ip, #10
 8008e9a:	4619      	mov	r1, r3
 8008e9c:	3401      	adds	r4, #1
 8008e9e:	9305      	str	r3, [sp, #20]
 8008ea0:	4620      	mov	r0, r4
 8008ea2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008ea6:	3a30      	subs	r2, #48	@ 0x30
 8008ea8:	2a09      	cmp	r2, #9
 8008eaa:	d903      	bls.n	8008eb4 <_vfiprintf_r+0x1cc>
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	d0c6      	beq.n	8008e3e <_vfiprintf_r+0x156>
 8008eb0:	9105      	str	r1, [sp, #20]
 8008eb2:	e7c4      	b.n	8008e3e <_vfiprintf_r+0x156>
 8008eb4:	4604      	mov	r4, r0
 8008eb6:	2301      	movs	r3, #1
 8008eb8:	fb0c 2101 	mla	r1, ip, r1, r2
 8008ebc:	e7f0      	b.n	8008ea0 <_vfiprintf_r+0x1b8>
 8008ebe:	ab03      	add	r3, sp, #12
 8008ec0:	9300      	str	r3, [sp, #0]
 8008ec2:	462a      	mov	r2, r5
 8008ec4:	4630      	mov	r0, r6
 8008ec6:	4b13      	ldr	r3, [pc, #76]	@ (8008f14 <_vfiprintf_r+0x22c>)
 8008ec8:	a904      	add	r1, sp, #16
 8008eca:	f7fd fdaf 	bl	8006a2c <_printf_float>
 8008ece:	4607      	mov	r7, r0
 8008ed0:	1c78      	adds	r0, r7, #1
 8008ed2:	d1d6      	bne.n	8008e82 <_vfiprintf_r+0x19a>
 8008ed4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008ed6:	07d9      	lsls	r1, r3, #31
 8008ed8:	d405      	bmi.n	8008ee6 <_vfiprintf_r+0x1fe>
 8008eda:	89ab      	ldrh	r3, [r5, #12]
 8008edc:	059a      	lsls	r2, r3, #22
 8008ede:	d402      	bmi.n	8008ee6 <_vfiprintf_r+0x1fe>
 8008ee0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008ee2:	f7fe fbe7 	bl	80076b4 <__retarget_lock_release_recursive>
 8008ee6:	89ab      	ldrh	r3, [r5, #12]
 8008ee8:	065b      	lsls	r3, r3, #25
 8008eea:	f53f af1f 	bmi.w	8008d2c <_vfiprintf_r+0x44>
 8008eee:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008ef0:	e71e      	b.n	8008d30 <_vfiprintf_r+0x48>
 8008ef2:	ab03      	add	r3, sp, #12
 8008ef4:	9300      	str	r3, [sp, #0]
 8008ef6:	462a      	mov	r2, r5
 8008ef8:	4630      	mov	r0, r6
 8008efa:	4b06      	ldr	r3, [pc, #24]	@ (8008f14 <_vfiprintf_r+0x22c>)
 8008efc:	a904      	add	r1, sp, #16
 8008efe:	f7fe f833 	bl	8006f68 <_printf_i>
 8008f02:	e7e4      	b.n	8008ece <_vfiprintf_r+0x1e6>
 8008f04:	08009568 	.word	0x08009568
 8008f08:	0800956e 	.word	0x0800956e
 8008f0c:	08009572 	.word	0x08009572
 8008f10:	08006a2d 	.word	0x08006a2d
 8008f14:	08008cc3 	.word	0x08008cc3

08008f18 <__sflush_r>:
 8008f18:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008f1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f1e:	0716      	lsls	r6, r2, #28
 8008f20:	4605      	mov	r5, r0
 8008f22:	460c      	mov	r4, r1
 8008f24:	d454      	bmi.n	8008fd0 <__sflush_r+0xb8>
 8008f26:	684b      	ldr	r3, [r1, #4]
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	dc02      	bgt.n	8008f32 <__sflush_r+0x1a>
 8008f2c:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008f2e:	2b00      	cmp	r3, #0
 8008f30:	dd48      	ble.n	8008fc4 <__sflush_r+0xac>
 8008f32:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008f34:	2e00      	cmp	r6, #0
 8008f36:	d045      	beq.n	8008fc4 <__sflush_r+0xac>
 8008f38:	2300      	movs	r3, #0
 8008f3a:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008f3e:	682f      	ldr	r7, [r5, #0]
 8008f40:	6a21      	ldr	r1, [r4, #32]
 8008f42:	602b      	str	r3, [r5, #0]
 8008f44:	d030      	beq.n	8008fa8 <__sflush_r+0x90>
 8008f46:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008f48:	89a3      	ldrh	r3, [r4, #12]
 8008f4a:	0759      	lsls	r1, r3, #29
 8008f4c:	d505      	bpl.n	8008f5a <__sflush_r+0x42>
 8008f4e:	6863      	ldr	r3, [r4, #4]
 8008f50:	1ad2      	subs	r2, r2, r3
 8008f52:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008f54:	b10b      	cbz	r3, 8008f5a <__sflush_r+0x42>
 8008f56:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008f58:	1ad2      	subs	r2, r2, r3
 8008f5a:	2300      	movs	r3, #0
 8008f5c:	4628      	mov	r0, r5
 8008f5e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008f60:	6a21      	ldr	r1, [r4, #32]
 8008f62:	47b0      	blx	r6
 8008f64:	1c43      	adds	r3, r0, #1
 8008f66:	89a3      	ldrh	r3, [r4, #12]
 8008f68:	d106      	bne.n	8008f78 <__sflush_r+0x60>
 8008f6a:	6829      	ldr	r1, [r5, #0]
 8008f6c:	291d      	cmp	r1, #29
 8008f6e:	d82b      	bhi.n	8008fc8 <__sflush_r+0xb0>
 8008f70:	4a28      	ldr	r2, [pc, #160]	@ (8009014 <__sflush_r+0xfc>)
 8008f72:	40ca      	lsrs	r2, r1
 8008f74:	07d6      	lsls	r6, r2, #31
 8008f76:	d527      	bpl.n	8008fc8 <__sflush_r+0xb0>
 8008f78:	2200      	movs	r2, #0
 8008f7a:	6062      	str	r2, [r4, #4]
 8008f7c:	6922      	ldr	r2, [r4, #16]
 8008f7e:	04d9      	lsls	r1, r3, #19
 8008f80:	6022      	str	r2, [r4, #0]
 8008f82:	d504      	bpl.n	8008f8e <__sflush_r+0x76>
 8008f84:	1c42      	adds	r2, r0, #1
 8008f86:	d101      	bne.n	8008f8c <__sflush_r+0x74>
 8008f88:	682b      	ldr	r3, [r5, #0]
 8008f8a:	b903      	cbnz	r3, 8008f8e <__sflush_r+0x76>
 8008f8c:	6560      	str	r0, [r4, #84]	@ 0x54
 8008f8e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008f90:	602f      	str	r7, [r5, #0]
 8008f92:	b1b9      	cbz	r1, 8008fc4 <__sflush_r+0xac>
 8008f94:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008f98:	4299      	cmp	r1, r3
 8008f9a:	d002      	beq.n	8008fa2 <__sflush_r+0x8a>
 8008f9c:	4628      	mov	r0, r5
 8008f9e:	f7ff fa03 	bl	80083a8 <_free_r>
 8008fa2:	2300      	movs	r3, #0
 8008fa4:	6363      	str	r3, [r4, #52]	@ 0x34
 8008fa6:	e00d      	b.n	8008fc4 <__sflush_r+0xac>
 8008fa8:	2301      	movs	r3, #1
 8008faa:	4628      	mov	r0, r5
 8008fac:	47b0      	blx	r6
 8008fae:	4602      	mov	r2, r0
 8008fb0:	1c50      	adds	r0, r2, #1
 8008fb2:	d1c9      	bne.n	8008f48 <__sflush_r+0x30>
 8008fb4:	682b      	ldr	r3, [r5, #0]
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	d0c6      	beq.n	8008f48 <__sflush_r+0x30>
 8008fba:	2b1d      	cmp	r3, #29
 8008fbc:	d001      	beq.n	8008fc2 <__sflush_r+0xaa>
 8008fbe:	2b16      	cmp	r3, #22
 8008fc0:	d11d      	bne.n	8008ffe <__sflush_r+0xe6>
 8008fc2:	602f      	str	r7, [r5, #0]
 8008fc4:	2000      	movs	r0, #0
 8008fc6:	e021      	b.n	800900c <__sflush_r+0xf4>
 8008fc8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008fcc:	b21b      	sxth	r3, r3
 8008fce:	e01a      	b.n	8009006 <__sflush_r+0xee>
 8008fd0:	690f      	ldr	r7, [r1, #16]
 8008fd2:	2f00      	cmp	r7, #0
 8008fd4:	d0f6      	beq.n	8008fc4 <__sflush_r+0xac>
 8008fd6:	0793      	lsls	r3, r2, #30
 8008fd8:	bf18      	it	ne
 8008fda:	2300      	movne	r3, #0
 8008fdc:	680e      	ldr	r6, [r1, #0]
 8008fde:	bf08      	it	eq
 8008fe0:	694b      	ldreq	r3, [r1, #20]
 8008fe2:	1bf6      	subs	r6, r6, r7
 8008fe4:	600f      	str	r7, [r1, #0]
 8008fe6:	608b      	str	r3, [r1, #8]
 8008fe8:	2e00      	cmp	r6, #0
 8008fea:	ddeb      	ble.n	8008fc4 <__sflush_r+0xac>
 8008fec:	4633      	mov	r3, r6
 8008fee:	463a      	mov	r2, r7
 8008ff0:	4628      	mov	r0, r5
 8008ff2:	6a21      	ldr	r1, [r4, #32]
 8008ff4:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8008ff8:	47e0      	blx	ip
 8008ffa:	2800      	cmp	r0, #0
 8008ffc:	dc07      	bgt.n	800900e <__sflush_r+0xf6>
 8008ffe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009002:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009006:	f04f 30ff 	mov.w	r0, #4294967295
 800900a:	81a3      	strh	r3, [r4, #12]
 800900c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800900e:	4407      	add	r7, r0
 8009010:	1a36      	subs	r6, r6, r0
 8009012:	e7e9      	b.n	8008fe8 <__sflush_r+0xd0>
 8009014:	20400001 	.word	0x20400001

08009018 <_fflush_r>:
 8009018:	b538      	push	{r3, r4, r5, lr}
 800901a:	690b      	ldr	r3, [r1, #16]
 800901c:	4605      	mov	r5, r0
 800901e:	460c      	mov	r4, r1
 8009020:	b913      	cbnz	r3, 8009028 <_fflush_r+0x10>
 8009022:	2500      	movs	r5, #0
 8009024:	4628      	mov	r0, r5
 8009026:	bd38      	pop	{r3, r4, r5, pc}
 8009028:	b118      	cbz	r0, 8009032 <_fflush_r+0x1a>
 800902a:	6a03      	ldr	r3, [r0, #32]
 800902c:	b90b      	cbnz	r3, 8009032 <_fflush_r+0x1a>
 800902e:	f7fe f945 	bl	80072bc <__sinit>
 8009032:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009036:	2b00      	cmp	r3, #0
 8009038:	d0f3      	beq.n	8009022 <_fflush_r+0xa>
 800903a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800903c:	07d0      	lsls	r0, r2, #31
 800903e:	d404      	bmi.n	800904a <_fflush_r+0x32>
 8009040:	0599      	lsls	r1, r3, #22
 8009042:	d402      	bmi.n	800904a <_fflush_r+0x32>
 8009044:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009046:	f7fe fb34 	bl	80076b2 <__retarget_lock_acquire_recursive>
 800904a:	4628      	mov	r0, r5
 800904c:	4621      	mov	r1, r4
 800904e:	f7ff ff63 	bl	8008f18 <__sflush_r>
 8009052:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009054:	4605      	mov	r5, r0
 8009056:	07da      	lsls	r2, r3, #31
 8009058:	d4e4      	bmi.n	8009024 <_fflush_r+0xc>
 800905a:	89a3      	ldrh	r3, [r4, #12]
 800905c:	059b      	lsls	r3, r3, #22
 800905e:	d4e1      	bmi.n	8009024 <_fflush_r+0xc>
 8009060:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009062:	f7fe fb27 	bl	80076b4 <__retarget_lock_release_recursive>
 8009066:	e7dd      	b.n	8009024 <_fflush_r+0xc>

08009068 <__swhatbuf_r>:
 8009068:	b570      	push	{r4, r5, r6, lr}
 800906a:	460c      	mov	r4, r1
 800906c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009070:	4615      	mov	r5, r2
 8009072:	2900      	cmp	r1, #0
 8009074:	461e      	mov	r6, r3
 8009076:	b096      	sub	sp, #88	@ 0x58
 8009078:	da0c      	bge.n	8009094 <__swhatbuf_r+0x2c>
 800907a:	89a3      	ldrh	r3, [r4, #12]
 800907c:	2100      	movs	r1, #0
 800907e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009082:	bf14      	ite	ne
 8009084:	2340      	movne	r3, #64	@ 0x40
 8009086:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800908a:	2000      	movs	r0, #0
 800908c:	6031      	str	r1, [r6, #0]
 800908e:	602b      	str	r3, [r5, #0]
 8009090:	b016      	add	sp, #88	@ 0x58
 8009092:	bd70      	pop	{r4, r5, r6, pc}
 8009094:	466a      	mov	r2, sp
 8009096:	f000 f849 	bl	800912c <_fstat_r>
 800909a:	2800      	cmp	r0, #0
 800909c:	dbed      	blt.n	800907a <__swhatbuf_r+0x12>
 800909e:	9901      	ldr	r1, [sp, #4]
 80090a0:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80090a4:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80090a8:	4259      	negs	r1, r3
 80090aa:	4159      	adcs	r1, r3
 80090ac:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80090b0:	e7eb      	b.n	800908a <__swhatbuf_r+0x22>

080090b2 <__smakebuf_r>:
 80090b2:	898b      	ldrh	r3, [r1, #12]
 80090b4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80090b6:	079d      	lsls	r5, r3, #30
 80090b8:	4606      	mov	r6, r0
 80090ba:	460c      	mov	r4, r1
 80090bc:	d507      	bpl.n	80090ce <__smakebuf_r+0x1c>
 80090be:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80090c2:	6023      	str	r3, [r4, #0]
 80090c4:	6123      	str	r3, [r4, #16]
 80090c6:	2301      	movs	r3, #1
 80090c8:	6163      	str	r3, [r4, #20]
 80090ca:	b003      	add	sp, #12
 80090cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80090ce:	466a      	mov	r2, sp
 80090d0:	ab01      	add	r3, sp, #4
 80090d2:	f7ff ffc9 	bl	8009068 <__swhatbuf_r>
 80090d6:	9f00      	ldr	r7, [sp, #0]
 80090d8:	4605      	mov	r5, r0
 80090da:	4639      	mov	r1, r7
 80090dc:	4630      	mov	r0, r6
 80090de:	f7ff f9d5 	bl	800848c <_malloc_r>
 80090e2:	b948      	cbnz	r0, 80090f8 <__smakebuf_r+0x46>
 80090e4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80090e8:	059a      	lsls	r2, r3, #22
 80090ea:	d4ee      	bmi.n	80090ca <__smakebuf_r+0x18>
 80090ec:	f023 0303 	bic.w	r3, r3, #3
 80090f0:	f043 0302 	orr.w	r3, r3, #2
 80090f4:	81a3      	strh	r3, [r4, #12]
 80090f6:	e7e2      	b.n	80090be <__smakebuf_r+0xc>
 80090f8:	89a3      	ldrh	r3, [r4, #12]
 80090fa:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80090fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009102:	81a3      	strh	r3, [r4, #12]
 8009104:	9b01      	ldr	r3, [sp, #4]
 8009106:	6020      	str	r0, [r4, #0]
 8009108:	b15b      	cbz	r3, 8009122 <__smakebuf_r+0x70>
 800910a:	4630      	mov	r0, r6
 800910c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009110:	f000 f81e 	bl	8009150 <_isatty_r>
 8009114:	b128      	cbz	r0, 8009122 <__smakebuf_r+0x70>
 8009116:	89a3      	ldrh	r3, [r4, #12]
 8009118:	f023 0303 	bic.w	r3, r3, #3
 800911c:	f043 0301 	orr.w	r3, r3, #1
 8009120:	81a3      	strh	r3, [r4, #12]
 8009122:	89a3      	ldrh	r3, [r4, #12]
 8009124:	431d      	orrs	r5, r3
 8009126:	81a5      	strh	r5, [r4, #12]
 8009128:	e7cf      	b.n	80090ca <__smakebuf_r+0x18>
	...

0800912c <_fstat_r>:
 800912c:	b538      	push	{r3, r4, r5, lr}
 800912e:	2300      	movs	r3, #0
 8009130:	4d06      	ldr	r5, [pc, #24]	@ (800914c <_fstat_r+0x20>)
 8009132:	4604      	mov	r4, r0
 8009134:	4608      	mov	r0, r1
 8009136:	4611      	mov	r1, r2
 8009138:	602b      	str	r3, [r5, #0]
 800913a:	f7f9 fbb5 	bl	80028a8 <_fstat>
 800913e:	1c43      	adds	r3, r0, #1
 8009140:	d102      	bne.n	8009148 <_fstat_r+0x1c>
 8009142:	682b      	ldr	r3, [r5, #0]
 8009144:	b103      	cbz	r3, 8009148 <_fstat_r+0x1c>
 8009146:	6023      	str	r3, [r4, #0]
 8009148:	bd38      	pop	{r3, r4, r5, pc}
 800914a:	bf00      	nop
 800914c:	200004d0 	.word	0x200004d0

08009150 <_isatty_r>:
 8009150:	b538      	push	{r3, r4, r5, lr}
 8009152:	2300      	movs	r3, #0
 8009154:	4d05      	ldr	r5, [pc, #20]	@ (800916c <_isatty_r+0x1c>)
 8009156:	4604      	mov	r4, r0
 8009158:	4608      	mov	r0, r1
 800915a:	602b      	str	r3, [r5, #0]
 800915c:	f7f9 fbb3 	bl	80028c6 <_isatty>
 8009160:	1c43      	adds	r3, r0, #1
 8009162:	d102      	bne.n	800916a <_isatty_r+0x1a>
 8009164:	682b      	ldr	r3, [r5, #0]
 8009166:	b103      	cbz	r3, 800916a <_isatty_r+0x1a>
 8009168:	6023      	str	r3, [r4, #0]
 800916a:	bd38      	pop	{r3, r4, r5, pc}
 800916c:	200004d0 	.word	0x200004d0

08009170 <_sbrk_r>:
 8009170:	b538      	push	{r3, r4, r5, lr}
 8009172:	2300      	movs	r3, #0
 8009174:	4d05      	ldr	r5, [pc, #20]	@ (800918c <_sbrk_r+0x1c>)
 8009176:	4604      	mov	r4, r0
 8009178:	4608      	mov	r0, r1
 800917a:	602b      	str	r3, [r5, #0]
 800917c:	f7f9 fbba 	bl	80028f4 <_sbrk>
 8009180:	1c43      	adds	r3, r0, #1
 8009182:	d102      	bne.n	800918a <_sbrk_r+0x1a>
 8009184:	682b      	ldr	r3, [r5, #0]
 8009186:	b103      	cbz	r3, 800918a <_sbrk_r+0x1a>
 8009188:	6023      	str	r3, [r4, #0]
 800918a:	bd38      	pop	{r3, r4, r5, pc}
 800918c:	200004d0 	.word	0x200004d0

08009190 <__assert_func>:
 8009190:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009192:	4614      	mov	r4, r2
 8009194:	461a      	mov	r2, r3
 8009196:	4b09      	ldr	r3, [pc, #36]	@ (80091bc <__assert_func+0x2c>)
 8009198:	4605      	mov	r5, r0
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	68d8      	ldr	r0, [r3, #12]
 800919e:	b14c      	cbz	r4, 80091b4 <__assert_func+0x24>
 80091a0:	4b07      	ldr	r3, [pc, #28]	@ (80091c0 <__assert_func+0x30>)
 80091a2:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80091a6:	9100      	str	r1, [sp, #0]
 80091a8:	462b      	mov	r3, r5
 80091aa:	4906      	ldr	r1, [pc, #24]	@ (80091c4 <__assert_func+0x34>)
 80091ac:	f000 f842 	bl	8009234 <fiprintf>
 80091b0:	f000 f852 	bl	8009258 <abort>
 80091b4:	4b04      	ldr	r3, [pc, #16]	@ (80091c8 <__assert_func+0x38>)
 80091b6:	461c      	mov	r4, r3
 80091b8:	e7f3      	b.n	80091a2 <__assert_func+0x12>
 80091ba:	bf00      	nop
 80091bc:	2000001c 	.word	0x2000001c
 80091c0:	08009583 	.word	0x08009583
 80091c4:	08009590 	.word	0x08009590
 80091c8:	080095be 	.word	0x080095be

080091cc <_calloc_r>:
 80091cc:	b570      	push	{r4, r5, r6, lr}
 80091ce:	fba1 5402 	umull	r5, r4, r1, r2
 80091d2:	b934      	cbnz	r4, 80091e2 <_calloc_r+0x16>
 80091d4:	4629      	mov	r1, r5
 80091d6:	f7ff f959 	bl	800848c <_malloc_r>
 80091da:	4606      	mov	r6, r0
 80091dc:	b928      	cbnz	r0, 80091ea <_calloc_r+0x1e>
 80091de:	4630      	mov	r0, r6
 80091e0:	bd70      	pop	{r4, r5, r6, pc}
 80091e2:	220c      	movs	r2, #12
 80091e4:	2600      	movs	r6, #0
 80091e6:	6002      	str	r2, [r0, #0]
 80091e8:	e7f9      	b.n	80091de <_calloc_r+0x12>
 80091ea:	462a      	mov	r2, r5
 80091ec:	4621      	mov	r1, r4
 80091ee:	f7fe f9e3 	bl	80075b8 <memset>
 80091f2:	e7f4      	b.n	80091de <_calloc_r+0x12>

080091f4 <__ascii_mbtowc>:
 80091f4:	b082      	sub	sp, #8
 80091f6:	b901      	cbnz	r1, 80091fa <__ascii_mbtowc+0x6>
 80091f8:	a901      	add	r1, sp, #4
 80091fa:	b142      	cbz	r2, 800920e <__ascii_mbtowc+0x1a>
 80091fc:	b14b      	cbz	r3, 8009212 <__ascii_mbtowc+0x1e>
 80091fe:	7813      	ldrb	r3, [r2, #0]
 8009200:	600b      	str	r3, [r1, #0]
 8009202:	7812      	ldrb	r2, [r2, #0]
 8009204:	1e10      	subs	r0, r2, #0
 8009206:	bf18      	it	ne
 8009208:	2001      	movne	r0, #1
 800920a:	b002      	add	sp, #8
 800920c:	4770      	bx	lr
 800920e:	4610      	mov	r0, r2
 8009210:	e7fb      	b.n	800920a <__ascii_mbtowc+0x16>
 8009212:	f06f 0001 	mvn.w	r0, #1
 8009216:	e7f8      	b.n	800920a <__ascii_mbtowc+0x16>

08009218 <__ascii_wctomb>:
 8009218:	4603      	mov	r3, r0
 800921a:	4608      	mov	r0, r1
 800921c:	b141      	cbz	r1, 8009230 <__ascii_wctomb+0x18>
 800921e:	2aff      	cmp	r2, #255	@ 0xff
 8009220:	d904      	bls.n	800922c <__ascii_wctomb+0x14>
 8009222:	228a      	movs	r2, #138	@ 0x8a
 8009224:	f04f 30ff 	mov.w	r0, #4294967295
 8009228:	601a      	str	r2, [r3, #0]
 800922a:	4770      	bx	lr
 800922c:	2001      	movs	r0, #1
 800922e:	700a      	strb	r2, [r1, #0]
 8009230:	4770      	bx	lr
	...

08009234 <fiprintf>:
 8009234:	b40e      	push	{r1, r2, r3}
 8009236:	b503      	push	{r0, r1, lr}
 8009238:	4601      	mov	r1, r0
 800923a:	ab03      	add	r3, sp, #12
 800923c:	4805      	ldr	r0, [pc, #20]	@ (8009254 <fiprintf+0x20>)
 800923e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009242:	6800      	ldr	r0, [r0, #0]
 8009244:	9301      	str	r3, [sp, #4]
 8009246:	f7ff fd4f 	bl	8008ce8 <_vfiprintf_r>
 800924a:	b002      	add	sp, #8
 800924c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009250:	b003      	add	sp, #12
 8009252:	4770      	bx	lr
 8009254:	2000001c 	.word	0x2000001c

08009258 <abort>:
 8009258:	2006      	movs	r0, #6
 800925a:	b508      	push	{r3, lr}
 800925c:	f000 f82c 	bl	80092b8 <raise>
 8009260:	2001      	movs	r0, #1
 8009262:	f7f9 faee 	bl	8002842 <_exit>

08009266 <_raise_r>:
 8009266:	291f      	cmp	r1, #31
 8009268:	b538      	push	{r3, r4, r5, lr}
 800926a:	4605      	mov	r5, r0
 800926c:	460c      	mov	r4, r1
 800926e:	d904      	bls.n	800927a <_raise_r+0x14>
 8009270:	2316      	movs	r3, #22
 8009272:	6003      	str	r3, [r0, #0]
 8009274:	f04f 30ff 	mov.w	r0, #4294967295
 8009278:	bd38      	pop	{r3, r4, r5, pc}
 800927a:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800927c:	b112      	cbz	r2, 8009284 <_raise_r+0x1e>
 800927e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009282:	b94b      	cbnz	r3, 8009298 <_raise_r+0x32>
 8009284:	4628      	mov	r0, r5
 8009286:	f000 f831 	bl	80092ec <_getpid_r>
 800928a:	4622      	mov	r2, r4
 800928c:	4601      	mov	r1, r0
 800928e:	4628      	mov	r0, r5
 8009290:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009294:	f000 b818 	b.w	80092c8 <_kill_r>
 8009298:	2b01      	cmp	r3, #1
 800929a:	d00a      	beq.n	80092b2 <_raise_r+0x4c>
 800929c:	1c59      	adds	r1, r3, #1
 800929e:	d103      	bne.n	80092a8 <_raise_r+0x42>
 80092a0:	2316      	movs	r3, #22
 80092a2:	6003      	str	r3, [r0, #0]
 80092a4:	2001      	movs	r0, #1
 80092a6:	e7e7      	b.n	8009278 <_raise_r+0x12>
 80092a8:	2100      	movs	r1, #0
 80092aa:	4620      	mov	r0, r4
 80092ac:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80092b0:	4798      	blx	r3
 80092b2:	2000      	movs	r0, #0
 80092b4:	e7e0      	b.n	8009278 <_raise_r+0x12>
	...

080092b8 <raise>:
 80092b8:	4b02      	ldr	r3, [pc, #8]	@ (80092c4 <raise+0xc>)
 80092ba:	4601      	mov	r1, r0
 80092bc:	6818      	ldr	r0, [r3, #0]
 80092be:	f7ff bfd2 	b.w	8009266 <_raise_r>
 80092c2:	bf00      	nop
 80092c4:	2000001c 	.word	0x2000001c

080092c8 <_kill_r>:
 80092c8:	b538      	push	{r3, r4, r5, lr}
 80092ca:	2300      	movs	r3, #0
 80092cc:	4d06      	ldr	r5, [pc, #24]	@ (80092e8 <_kill_r+0x20>)
 80092ce:	4604      	mov	r4, r0
 80092d0:	4608      	mov	r0, r1
 80092d2:	4611      	mov	r1, r2
 80092d4:	602b      	str	r3, [r5, #0]
 80092d6:	f7f9 faa4 	bl	8002822 <_kill>
 80092da:	1c43      	adds	r3, r0, #1
 80092dc:	d102      	bne.n	80092e4 <_kill_r+0x1c>
 80092de:	682b      	ldr	r3, [r5, #0]
 80092e0:	b103      	cbz	r3, 80092e4 <_kill_r+0x1c>
 80092e2:	6023      	str	r3, [r4, #0]
 80092e4:	bd38      	pop	{r3, r4, r5, pc}
 80092e6:	bf00      	nop
 80092e8:	200004d0 	.word	0x200004d0

080092ec <_getpid_r>:
 80092ec:	f7f9 ba92 	b.w	8002814 <_getpid>

080092f0 <_init>:
 80092f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092f2:	bf00      	nop
 80092f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80092f6:	bc08      	pop	{r3}
 80092f8:	469e      	mov	lr, r3
 80092fa:	4770      	bx	lr

080092fc <_fini>:
 80092fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092fe:	bf00      	nop
 8009300:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009302:	bc08      	pop	{r3}
 8009304:	469e      	mov	lr, r3
 8009306:	4770      	bx	lr
