
---------- Begin Simulation Statistics ----------
final_tick                                68364534000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 129018                       # Simulator instruction rate (inst/s)
host_mem_usage                                 685892                       # Number of bytes of host memory used
host_op_rate                                   141186                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   775.08                       # Real time elapsed on the host
host_tick_rate                               88202788                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109431276                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.068365                       # Number of seconds simulated
sim_ticks                                 68364534000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109431276                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.367291                       # CPI: cycles per instruction
system.cpu.discardedOps                        375877                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        17857731                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.731373                       # IPC: instructions per cycle
system.cpu.numCycles                        136729068                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72955010     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568364      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241336      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154628      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120668      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44543      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166417      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20645994     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534316     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431276                       # Class of committed instruction
system.cpu.tickCycles                       118871337                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    87                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6875                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         46761                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          243                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1239196                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          240                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2479664                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            243                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1078                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         6573                       # Transaction distribution
system.membus.trans_dist::CleanEvict              302                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38808                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38808                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1078                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        86647                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  86647                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2973376                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2973376                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             39886                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   39886    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               39886                       # Request fanout histogram
system.membus.reqLayer0.occupancy            81628500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          212104500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  68364534000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1201664                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        55296                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1188498                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2516                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            38808                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           38808                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1188754                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        12910                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      3566006                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       154130                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               3720136                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    152144128                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      6428224                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              158572352                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            7118                       # Total snoops (count)
system.tol2bus.snoopTraffic                    420672                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1247590                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000395                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.019995                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1247100     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    487      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1247590                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2477053000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          77579495                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1783131499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.6                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  68364534000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst              1188239                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                12341                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1200580                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             1188239                       # number of overall hits
system.l2.overall_hits::.cpu.data               12341                       # number of overall hits
system.l2.overall_hits::total                 1200580                       # number of overall hits
system.l2.demand_misses::.cpu.inst                515                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              39377                       # number of demand (read+write) misses
system.l2.demand_misses::total                  39892                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               515                       # number of overall misses
system.l2.overall_misses::.cpu.data             39377                       # number of overall misses
system.l2.overall_misses::total                 39892                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     39411000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3106965000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3146376000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     39411000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3106965000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3146376000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          1188754                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            51718                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1240472                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         1188754                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           51718                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1240472                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.000433                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.761379                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.032159                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.000433                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.761379                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.032159                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76526.213592                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78903.039846                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78872.355359                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76526.213592                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78903.039846                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78872.355359                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                6573                       # number of writebacks
system.l2.writebacks::total                      6573                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           514                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         39372                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             39886                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          514                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        39372                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            39886                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     34206500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2712905500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2747112000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     34206500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2712905500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2747112000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.000432                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.761282                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.032154                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.000432                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.761282                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.032154                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66549.610895                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68904.437163                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68874.091160                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66549.610895                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68904.437163                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68874.091160                       # average overall mshr miss latency
system.l2.replacements                           7118                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        48723                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            48723                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        48723                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        48723                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1188263                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1188263                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1188263                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1188263                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data           38808                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38808                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3057665000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3057665000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         38808                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             38808                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 78789.553700                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78789.553700                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38808                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38808                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2669585000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2669585000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 68789.553700                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68789.553700                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        1188239                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1188239                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          515                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              515                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     39411000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     39411000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      1188754                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1188754                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.000433                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000433                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76526.213592                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76526.213592                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          514                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          514                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     34206500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     34206500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.000432                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000432                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66549.610895                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66549.610895                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         12341                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             12341                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          569                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             569                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     49300000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     49300000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        12910                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         12910                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.044074                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.044074                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 86643.233743                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86643.233743                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          564                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          564                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     43320500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     43320500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.043687                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.043687                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76809.397163                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76809.397163                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  68364534000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 26184.139704                       # Cycle average of tags in use
system.l2.tags.total_refs                     2479415                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     39886                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     62.162538                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       365.152720                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     25818.986984                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.011144                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.787933                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.799077                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          344                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3196                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        29196                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  39710622                       # Number of tag accesses
system.l2.tags.data_accesses                 39710622                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  68364534000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      6573.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       514.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     39368.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.007660986500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          364                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          364                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              103866                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               6202                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       39886                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       6573                       # Number of write requests accepted
system.mem_ctrls.readBursts                     39886                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6573                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      4                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       8.96                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 39886                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6573                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   39680                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     195                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          364                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     109.565934                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.338164                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1674.773001                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023          363     99.73%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::31744-32767            1      0.27%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           364                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          364                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.016484                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.015572                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.181067                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                1      0.27%      0.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              355     97.53%     97.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                8      2.20%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           364                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2552704                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               420672                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     37.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      6.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   68361749000                       # Total gap between requests
system.mem_ctrls.avgGap                    1471442.54                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        32896                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2519552                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       419712                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 481185.171246833866                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 36854665.022656336427                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 6139323.644040343352                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          514                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        39372                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         6573                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     13167500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1097326750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 591006235500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25617.70                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     27870.74                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  89914230.26                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        32896                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2519808                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2552704                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        32896                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        32896                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       420672                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       420672                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          514                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        39372                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          39886                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         6573                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          6573                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       481185                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     36858410                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         37339595                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       481185                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       481185                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      6153366                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         6153366                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      6153366                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       481185                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     36858410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        43492961                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                39882                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                6558                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2523                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2491                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2488                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2596                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2448                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2383                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2458                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2471                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2473                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2510                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2498                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2512                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2500                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2490                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2520                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2521                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          442                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          397                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          423                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          472                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          375                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          334                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          410                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          404                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          402                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          419                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          410                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          402                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          409                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          419                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          398                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          442                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               362706750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             199410000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1110494250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9094.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           27844.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               28604                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               5394                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            71.72                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           82.25                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        12442                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   238.881209                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   186.781286                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   200.185669                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1436     11.54%     11.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         7888     63.40%     74.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1138      9.15%     84.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          374      3.01%     87.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          525      4.22%     91.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          431      3.46%     94.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          458      3.68%     98.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           48      0.39%     98.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          144      1.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        12442                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2552448                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             419712                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               37.335850                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                6.139324                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.34                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               73.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy        43511160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        23126730                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      142971360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      17231220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 5396539200.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  14247832860                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  14253806400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   34125018930                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   499.162606                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  36928973500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2282800000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  29152760500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy        45324720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        24090660                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      141786120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      17001540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 5396539200.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  14430501900                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  14099979840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   34155223980                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   499.604429                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  36527332250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2282800000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  29554401750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  68364534000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  68364534000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst     26469091                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         26469091                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     26469091                       # number of overall hits
system.cpu.icache.overall_hits::total        26469091                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      1188754                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1188754                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1188754                       # number of overall misses
system.cpu.icache.overall_misses::total       1188754                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  15488649000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  15488649000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  15488649000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  15488649000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     27657845                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     27657845                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     27657845                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     27657845                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.042981                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.042981                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.042981                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.042981                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13029.313887                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13029.313887                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13029.313887                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13029.313887                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1188498                       # number of writebacks
system.cpu.icache.writebacks::total           1188498                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      1188754                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1188754                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      1188754                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1188754                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  14299895000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  14299895000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  14299895000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  14299895000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.042981                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.042981                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.042981                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.042981                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12029.313887                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12029.313887                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12029.313887                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12029.313887                       # average overall mshr miss latency
system.cpu.icache.replacements                1188498                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     26469091                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        26469091                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1188754                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1188754                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  15488649000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  15488649000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     27657845                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     27657845                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.042981                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.042981                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13029.313887                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13029.313887                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      1188754                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1188754                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  14299895000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  14299895000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.042981                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.042981                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12029.313887                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12029.313887                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  68364534000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.939188                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            27657845                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1188754                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             23.266248                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.939188                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999762                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999762                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          227                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         111820134                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        111820134                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  68364534000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  109431276                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  68364534000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  68364534000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     34813088                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34813088                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34816419                       # number of overall hits
system.cpu.dcache.overall_hits::total        34816419                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        70156                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          70156                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        70189                       # number of overall misses
system.cpu.dcache.overall_misses::total         70189                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   4448118500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4448118500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4448118500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4448118500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34883244                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34883244                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34886608                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34886608                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002011                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002011                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002012                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002012                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63403.251326                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63403.251326                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63373.441707                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63373.441707                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        48723                       # number of writebacks
system.cpu.dcache.writebacks::total             48723                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        18465                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        18465                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        18465                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        18465                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        51691                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        51691                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        51718                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        51718                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3312879000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3312879000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3314140000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3314140000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001482                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001482                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001482                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001482                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64090.054361                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64090.054361                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64080.977609                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64080.977609                       # average overall mshr miss latency
system.cpu.dcache.replacements                  50694                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20658712                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20658712                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        14829                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         14829                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    246071000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    246071000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20673541                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20673541                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000717                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000717                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 16593.903837                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 16593.903837                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1946                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1946                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        12883                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        12883                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    197001500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    197001500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000623                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000623                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 15291.585811                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15291.585811                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14154376                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14154376                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        55327                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        55327                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4202047500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4202047500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14209703                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14209703                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003894                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003894                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 75949.310463                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75949.310463                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16519                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16519                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        38808                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        38808                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3115877500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3115877500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002731                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002731                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 80289.566584                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80289.566584                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3331                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3331                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           33                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           33                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3364                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3364                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.009810                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.009810                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           27                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           27                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1261000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1261000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.008026                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.008026                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 46703.703704                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 46703.703704                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89080                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89080                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89080                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89080                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  68364534000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1020.786197                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35046297                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             51718                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            677.642156                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1020.786197                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996862                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996862                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          471                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          446                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           70                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         140310790                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        140310790                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  68364534000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  68364534000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                20261527                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16199291                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             53250                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8736694                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8735311                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.984170                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1050499                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                310                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          433985                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             300037                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           133948                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1042                       # Number of mispredicted indirect branches.
system.cpu.fetch2.intInstructions            48963863                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17057506                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           9718276                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  68364534000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  68364534000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
