[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/PortComplex/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 229
LIB: work
FILE: ${SURELOG_DIR}/tests/PortComplex/dut.sv
n<> u<228> t<Top_level_rule> c<1> l<1:1> el<34:1>
  n<> u<1> t<Null_rule> p<228> s<227> l<1:1>
  n<> u<227> t<Source_text> p<228> c<29> l<1:1> el<33:10>
    n<> u<29> t<Description> p<227> c<28> s<58> l<1:1> el<7:11>
      n<> u<28> t<Package_declaration> p<29> c<2> l<1:1> el<7:11>
        n<> u<2> t<PACKAGE> p<28> s<3> l<1:1> el<1:8>
        n<pr_pkg> u<3> t<STRING_CONST> p<28> s<26> l<1:9> el<1:15>
        n<> u<26> t<Package_item> p<28> c<25> s<27> l<2:3> el<5:16>
          n<> u<25> t<Package_or_generate_item_declaration> p<26> c<24> l<2:3> el<5:16>
            n<> u<24> t<Data_declaration> p<25> c<23> l<2:3> el<5:16>
              n<> u<23> t<Type_declaration> p<24> c<21> l<2:3> el<5:16>
                n<> u<21> t<Data_type> p<23> c<5> s<22> l<2:11> el<5:4>
                  n<> u<5> t<Struct_union> p<21> c<4> s<6> l<2:11> el<2:17>
                    n<> u<4> t<Struct_keyword> p<5> l<2:11> el<2:17>
                  n<> u<6> t<Packed_keyword> p<21> s<13> l<2:18> el<2:24>
                  n<> u<13> t<Struct_union_member> p<21> c<9> s<20> l<3:5> el<3:19>
                    n<> u<9> t<Data_type_or_void> p<13> c<8> s<12> l<3:5> el<3:10>
                      n<> u<8> t<Data_type> p<9> c<7> l<3:5> el<3:10>
                        n<> u<7> t<IntVec_TypeLogic> p<8> l<3:5> el<3:10>
                    n<> u<12> t<Variable_decl_assignment_list> p<13> c<11> l<3:11> el<3:18>
                      n<> u<11> t<Variable_decl_assignment> p<12> c<10> l<3:11> el<3:18>
                        n<alert_p> u<10> t<STRING_CONST> p<11> l<3:11> el<3:18>
                  n<> u<20> t<Struct_union_member> p<21> c<16> l<4:5> el<4:19>
                    n<> u<16> t<Data_type_or_void> p<20> c<15> s<19> l<4:5> el<4:10>
                      n<> u<15> t<Data_type> p<16> c<14> l<4:5> el<4:10>
                        n<> u<14> t<IntVec_TypeLogic> p<15> l<4:5> el<4:10>
                    n<> u<19> t<Variable_decl_assignment_list> p<20> c<18> l<4:11> el<4:18>
                      n<> u<18> t<Variable_decl_assignment> p<19> c<17> l<4:11> el<4:18>
                        n<alert_n> u<17> t<STRING_CONST> p<18> l<4:11> el<4:18>
                n<alert_tx_t> u<22> t<STRING_CONST> p<23> l<5:5> el<5:15>
        n<> u<27> t<ENDPACKAGE> p<28> l<7:1> el<7:11>
    n<> u<58> t<Description> p<227> c<57> s<164> l<9:1> el<13:10>
      n<> u<57> t<Module_declaration> p<58> c<55> l<9:1> el<13:10>
        n<> u<55> t<Module_ansi_header> p<57> c<30> s<56> l<9:1> el<11:3>
          n<module> u<30> t<Module_keyword> p<55> s<31> l<9:1> el<9:7>
          n<dut> u<31> t<STRING_CONST> p<55> s<32> l<9:8> el<9:11>
          n<> u<32> t<Package_import_declaration_list> p<55> s<54> l<9:11> el<9:11>
          n<> u<54> t<Port_declaration_list> p<55> c<53> l<9:11> el<11:2>
            n<> u<53> t<Ansi_port_declaration> p<54> c<51> l<10:1> el<10:43>
              n<> u<51> t<Net_port_header> p<53> c<33> s<52> l<10:1> el<10:32>
                n<> u<33> t<PortDir_Out> p<51> s<50> l<10:1> el<10:7>
                n<> u<50> t<Net_port_type> p<51> c<49> l<10:8> el<10:32>
                  n<> u<49> t<Data_type_or_implicit> p<50> c<48> l<10:8> el<10:32>
                    n<pr_pkg::alert_tx_t> u<48> t<Data_type> p<49> c<36> l<10:8> el<10:32>
                      n<> u<36> t<Class_scope> p<48> c<35> s<37> l<10:8> el<10:16>
                        n<> u<35> t<Class_type> p<36> c<34> l<10:8> el<10:14>
                          n<pr_pkg> u<34> t<STRING_CONST> p<35> l<10:8> el<10:14>
                      n<alert_tx_t> u<37> t<STRING_CONST> p<48> s<47> l<10:16> el<10:26>
                      n<> u<47> t<Packed_dimension> p<48> c<46> l<10:27> el<10:32>
                        n<> u<46> t<Constant_range> p<47> c<41> l<10:28> el<10:31>
                          n<> u<41> t<Constant_expression> p<46> c<40> s<45> l<10:28> el<10:29>
                            n<> u<40> t<Constant_primary> p<41> c<39> l<10:28> el<10:29>
                              n<> u<39> t<Primary_literal> p<40> c<38> l<10:28> el<10:29>
                                n<2> u<38> t<INT_CONST> p<39> l<10:28> el<10:29>
                          n<> u<45> t<Constant_expression> p<46> c<44> l<10:30> el<10:31>
                            n<> u<44> t<Constant_primary> p<45> c<43> l<10:30> el<10:31>
                              n<> u<43> t<Primary_literal> p<44> c<42> l<10:30> el<10:31>
                                n<0> u<42> t<INT_CONST> p<43> l<10:30> el<10:31>
              n<alert_tx_o> u<52> t<STRING_CONST> p<53> l<10:33> el<10:43>
        n<> u<56> t<ENDMODULE> p<57> l<13:1> el<13:10>
    n<> u<164> t<Description> p<227> c<163> s<226> l<15:1> el<24:11>
      n<> u<163> t<Package_declaration> p<164> c<59> l<15:1> el<24:11>
        n<> u<59> t<PACKAGE> p<163> s<60> l<15:1> el<15:8>
        n<dm> u<60> t<STRING_CONST> p<163> s<161> l<15:9> el<15:11>
        n<> u<161> t<Package_item> p<163> c<160> s<162> l<16:1> el<23:14>
          n<> u<160> t<Package_or_generate_item_declaration> p<161> c<159> l<16:1> el<23:14>
            n<> u<159> t<Data_declaration> p<160> c<158> l<16:1> el<23:14>
              n<> u<158> t<Type_declaration> p<159> c<156> l<16:1> el<23:14>
                n<> u<156> t<Data_type> p<158> c<62> s<157> l<16:9> el<23:2>
                  n<> u<62> t<Struct_union> p<156> c<61> s<63> l<16:9> el<16:15>
                    n<> u<61> t<Struct_keyword> p<62> l<16:9> el<16:15>
                  n<> u<63> t<Packed_keyword> p<156> s<80> l<16:16> el<16:22>
                  n<> u<80> t<Struct_union_member> p<156> c<76> s<97> l<17:3> el<17:23>
                    n<> u<76> t<Data_type_or_void> p<80> c<75> s<79> l<17:3> el<17:16>
                      n<> u<75> t<Data_type> p<76> c<64> l<17:3> el<17:16>
                        n<> u<64> t<IntVec_TypeLogic> p<75> s<74> l<17:3> el<17:8>
                        n<> u<74> t<Packed_dimension> p<75> c<73> l<17:9> el<17:16>
                          n<> u<73> t<Constant_range> p<74> c<68> l<17:10> el<17:15>
                            n<> u<68> t<Constant_expression> p<73> c<67> s<72> l<17:10> el<17:12>
                              n<> u<67> t<Constant_primary> p<68> c<66> l<17:10> el<17:12>
                                n<> u<66> t<Primary_literal> p<67> c<65> l<17:10> el<17:12>
                                  n<31> u<65> t<INT_CONST> p<66> l<17:10> el<17:12>
                            n<> u<72> t<Constant_expression> p<73> c<71> l<17:13> el<17:15>
                              n<> u<71> t<Constant_primary> p<72> c<70> l<17:13> el<17:15>
                                n<> u<70> t<Primary_literal> p<71> c<69> l<17:13> el<17:15>
                                  n<24> u<69> t<INT_CONST> p<70> l<17:13> el<17:15>
                    n<> u<79> t<Variable_decl_assignment_list> p<80> c<78> l<17:17> el<17:22>
                      n<> u<78> t<Variable_decl_assignment> p<79> c<77> l<17:17> el<17:22>
                        n<zero1> u<77> t<STRING_CONST> p<78> l<17:17> el<17:22>
                  n<> u<97> t<Struct_union_member> p<156> c<93> s<114> l<18:3> el<18:26>
                    n<> u<93> t<Data_type_or_void> p<97> c<92> s<96> l<18:3> el<18:16>
                      n<> u<92> t<Data_type> p<93> c<81> l<18:3> el<18:16>
                        n<> u<81> t<IntVec_TypeLogic> p<92> s<91> l<18:3> el<18:8>
                        n<> u<91> t<Packed_dimension> p<92> c<90> l<18:9> el<18:16>
                          n<> u<90> t<Constant_range> p<91> c<85> l<18:10> el<18:15>
                            n<> u<85> t<Constant_expression> p<90> c<84> s<89> l<18:10> el<18:12>
                              n<> u<84> t<Constant_primary> p<85> c<83> l<18:10> el<18:12>
                                n<> u<83> t<Primary_literal> p<84> c<82> l<18:10> el<18:12>
                                  n<23> u<82> t<INT_CONST> p<83> l<18:10> el<18:12>
                            n<> u<89> t<Constant_expression> p<90> c<88> l<18:13> el<18:15>
                              n<> u<88> t<Constant_primary> p<89> c<87> l<18:13> el<18:15>
                                n<> u<87> t<Primary_literal> p<88> c<86> l<18:13> el<18:15>
                                  n<20> u<86> t<INT_CONST> p<87> l<18:13> el<18:15>
                    n<> u<96> t<Variable_decl_assignment_list> p<97> c<95> l<18:17> el<18:25>
                      n<> u<95> t<Variable_decl_assignment> p<96> c<94> l<18:17> el<18:25>
                        n<nscratch> u<94> t<STRING_CONST> p<95> l<18:17> el<18:25>
                  n<> u<114> t<Struct_union_member> p<156> c<110> s<121> l<19:3> el<19:23>
                    n<> u<110> t<Data_type_or_void> p<114> c<109> s<113> l<19:3> el<19:16>
                      n<> u<109> t<Data_type> p<110> c<98> l<19:3> el<19:16>
                        n<> u<98> t<IntVec_TypeLogic> p<109> s<108> l<19:3> el<19:8>
                        n<> u<108> t<Packed_dimension> p<109> c<107> l<19:9> el<19:16>
                          n<> u<107> t<Constant_range> p<108> c<102> l<19:10> el<19:15>
                            n<> u<102> t<Constant_expression> p<107> c<101> s<106> l<19:10> el<19:12>
                              n<> u<101> t<Constant_primary> p<102> c<100> l<19:10> el<19:12>
                                n<> u<100> t<Primary_literal> p<101> c<99> l<19:10> el<19:12>
                                  n<19> u<99> t<INT_CONST> p<100> l<19:10> el<19:12>
                            n<> u<106> t<Constant_expression> p<107> c<105> l<19:13> el<19:15>
                              n<> u<105> t<Constant_primary> p<106> c<104> l<19:13> el<19:15>
                                n<> u<104> t<Primary_literal> p<105> c<103> l<19:13> el<19:15>
                                  n<17> u<103> t<INT_CONST> p<104> l<19:13> el<19:15>
                    n<> u<113> t<Variable_decl_assignment_list> p<114> c<112> l<19:17> el<19:22>
                      n<> u<112> t<Variable_decl_assignment> p<113> c<111> l<19:17> el<19:22>
                        n<zero0> u<111> t<STRING_CONST> p<112> l<19:17> el<19:22>
                  n<> u<121> t<Struct_union_member> p<156> c<117> s<138> l<20:3> el<20:28>
                    n<> u<117> t<Data_type_or_void> p<121> c<116> s<120> l<20:3> el<20:8>
                      n<> u<116> t<Data_type> p<117> c<115> l<20:3> el<20:8>
                        n<> u<115> t<IntVec_TypeLogic> p<116> l<20:3> el<20:8>
                    n<> u<120> t<Variable_decl_assignment_list> p<121> c<119> l<20:17> el<20:27>
                      n<> u<119> t<Variable_decl_assignment> p<120> c<118> l<20:17> el<20:27>
                        n<dataaccess> u<118> t<STRING_CONST> p<119> l<20:17> el<20:27>
                  n<> u<138> t<Struct_union_member> p<156> c<134> s<155> l<21:3> el<21:26>
                    n<> u<134> t<Data_type_or_void> p<138> c<133> s<137> l<21:3> el<21:16>
                      n<> u<133> t<Data_type> p<134> c<122> l<21:3> el<21:16>
                        n<> u<122> t<IntVec_TypeLogic> p<133> s<132> l<21:3> el<21:8>
                        n<> u<132> t<Packed_dimension> p<133> c<131> l<21:9> el<21:16>
                          n<> u<131> t<Constant_range> p<132> c<126> l<21:10> el<21:15>
                            n<> u<126> t<Constant_expression> p<131> c<125> s<130> l<21:10> el<21:12>
                              n<> u<125> t<Constant_primary> p<126> c<124> l<21:10> el<21:12>
                                n<> u<124> t<Primary_literal> p<125> c<123> l<21:10> el<21:12>
                                  n<15> u<123> t<INT_CONST> p<124> l<21:10> el<21:12>
                            n<> u<130> t<Constant_expression> p<131> c<129> l<21:13> el<21:15>
                              n<> u<129> t<Constant_primary> p<130> c<128> l<21:13> el<21:15>
                                n<> u<128> t<Primary_literal> p<129> c<127> l<21:13> el<21:15>
                                  n<12> u<127> t<INT_CONST> p<128> l<21:13> el<21:15>
                    n<> u<137> t<Variable_decl_assignment_list> p<138> c<136> l<21:17> el<21:25>
                      n<> u<136> t<Variable_decl_assignment> p<137> c<135> l<21:17> el<21:25>
                        n<datasize> u<135> t<STRING_CONST> p<136> l<21:17> el<21:25>
                  n<> u<155> t<Struct_union_member> p<156> c<151> l<22:3> el<22:26>
                    n<> u<151> t<Data_type_or_void> p<155> c<150> s<154> l<22:3> el<22:15>
                      n<> u<150> t<Data_type> p<151> c<139> l<22:3> el<22:15>
                        n<> u<139> t<IntVec_TypeLogic> p<150> s<149> l<22:3> el<22:8>
                        n<> u<149> t<Packed_dimension> p<150> c<148> l<22:9> el<22:15>
                          n<> u<148> t<Constant_range> p<149> c<143> l<22:10> el<22:14>
                            n<> u<143> t<Constant_expression> p<148> c<142> s<147> l<22:10> el<22:12>
                              n<> u<142> t<Constant_primary> p<143> c<141> l<22:10> el<22:12>
                                n<> u<141> t<Primary_literal> p<142> c<140> l<22:10> el<22:12>
                                  n<11> u<140> t<INT_CONST> p<141> l<22:10> el<22:12>
                            n<> u<147> t<Constant_expression> p<148> c<146> l<22:13> el<22:14>
                              n<> u<146> t<Constant_primary> p<147> c<145> l<22:13> el<22:14>
                                n<> u<145> t<Primary_literal> p<146> c<144> l<22:13> el<22:14>
                                  n<0> u<144> t<INT_CONST> p<145> l<22:13> el<22:14>
                    n<> u<154> t<Variable_decl_assignment_list> p<155> c<153> l<22:17> el<22:25>
                      n<> u<153> t<Variable_decl_assignment> p<154> c<152> l<22:17> el<22:25>
                        n<dataaddr> u<152> t<STRING_CONST> p<153> l<22:17> el<22:25>
                n<hartinfo_t> u<157> t<STRING_CONST> p<158> l<23:3> el<23:13>
        n<> u<162> t<ENDPACKAGE> p<163> l<24:1> el<24:11>
    n<> u<226> t<Description> p<227> c<225> l<26:1> el<33:10>
      n<> u<225> t<Module_declaration> p<226> c<223> l<26:1> el<33:10>
        n<> u<223> t<Module_ansi_header> p<225> c<165> s<224> l<26:1> el<32:3>
          n<module> u<165> t<Module_keyword> p<223> s<166> l<26:1> el<26:7>
          n<dut2> u<166> t<STRING_CONST> p<223> s<167> l<26:8> el<26:12>
          n<> u<167> t<Package_import_declaration_list> p<223> s<183> l<26:13> el<26:13>
          n<> u<183> t<Parameter_port_list> p<223> c<182> s<222> l<26:13> el<28:2>
            n<> u<182> t<Parameter_port_declaration> p<183> c<181> l<27:1> el<27:51>
              n<> u<181> t<Parameter_declaration> p<182> c<171> l<27:1> el<27:51>
                n<> u<171> t<Data_type_or_implicit> p<181> c<170> s<180> l<27:11> el<27:23>
                  n<> u<170> t<Data_type> p<171> c<168> l<27:11> el<27:23>
                    n<> u<168> t<IntegerAtomType_Int> p<170> s<169> l<27:11> el<27:14>
                    n<> u<169> t<Signing_Unsigned> p<170> l<27:15> el<27:23>
                n<> u<180> t<Param_assignment_list> p<181> c<179> l<27:31> el<27:51>
                  n<> u<179> t<Param_assignment> p<180> c<172> l<27:31> el<27:51>
                    n<NrHarts> u<172> t<STRING_CONST> p<179> s<178> l<27:31> el<27:38>
                    n<> u<178> t<Constant_param_expression> p<179> c<177> l<27:50> el<27:51>
                      n<> u<177> t<Constant_mintypmax_expression> p<178> c<176> l<27:50> el<27:51>
                        n<> u<176> t<Constant_expression> p<177> c<175> l<27:50> el<27:51>
                          n<> u<175> t<Constant_primary> p<176> c<174> l<27:50> el<27:51>
                            n<> u<174> t<Primary_literal> p<175> c<173> l<27:50> el<27:51>
                              n<1> u<173> t<INT_CONST> p<174> l<27:50> el<27:51>
          n<> u<222> t<Port_declaration_list> p<223> c<210> l<29:1> el<32:2>
            n<> u<210> t<Ansi_port_declaration> p<222> c<208> s<221> l<30:3> el<30:54>
              n<> u<208> t<Net_port_header> p<210> c<184> s<209> l<30:3> el<30:37>
                n<> u<184> t<PortDir_Inp> p<208> s<207> l<30:3> el<30:8>
                n<> u<207> t<Net_port_type> p<208> c<206> l<30:9> el<30:37>
                  n<> u<206> t<Data_type_or_implicit> p<207> c<205> l<30:9> el<30:37>
                    n<dm::hartinfo_t> u<205> t<Data_type> p<206> c<187> l<30:9> el<30:37>
                      n<> u<187> t<Class_scope> p<205> c<186> s<188> l<30:9> el<30:13>
                        n<> u<186> t<Class_type> p<187> c<185> l<30:9> el<30:11>
                          n<dm> u<185> t<STRING_CONST> p<186> l<30:9> el<30:11>
                      n<hartinfo_t> u<188> t<STRING_CONST> p<205> s<204> l<30:13> el<30:23>
                      n<> u<204> t<Packed_dimension> p<205> c<203> l<30:24> el<30:37>
                        n<> u<203> t<Constant_range> p<204> c<198> l<30:25> el<30:36>
                          n<> u<198> t<Constant_expression> p<203> c<192> s<202> l<30:25> el<30:34>
                            n<> u<192> t<Constant_expression> p<198> c<191> s<197> l<30:25> el<30:32>
                              n<> u<191> t<Constant_primary> p<192> c<190> l<30:25> el<30:32>
                                n<> u<190> t<Primary_literal> p<191> c<189> l<30:25> el<30:32>
                                  n<NrHarts> u<189> t<STRING_CONST> p<190> l<30:25> el<30:32>
                            n<> u<197> t<BinOp_Minus> p<198> s<196> l<30:32> el<30:33>
                            n<> u<196> t<Constant_expression> p<198> c<195> l<30:33> el<30:34>
                              n<> u<195> t<Constant_primary> p<196> c<194> l<30:33> el<30:34>
                                n<> u<194> t<Primary_literal> p<195> c<193> l<30:33> el<30:34>
                                  n<1> u<193> t<INT_CONST> p<194> l<30:33> el<30:34>
                          n<> u<202> t<Constant_expression> p<203> c<201> l<30:35> el<30:36>
                            n<> u<201> t<Constant_primary> p<202> c<200> l<30:35> el<30:36>
                              n<> u<200> t<Primary_literal> p<201> c<199> l<30:35> el<30:36>
                                n<0> u<199> t<INT_CONST> p<200> l<30:35> el<30:36>
              n<hartinfo_i> u<209> t<STRING_CONST> p<210> l<30:44> el<30:54>
            n<> u<221> t<Ansi_port_declaration> p<222> c<219> l<31:3> el<31:69>
              n<> u<219> t<Net_port_header> p<221> c<211> s<220> l<31:3> el<31:23>
                n<> u<211> t<PortDir_Inp> p<219> s<218> l<31:3> el<31:8>
                n<> u<218> t<Net_port_type> p<219> c<217> l<31:9> el<31:23>
                  n<> u<217> t<Data_type_or_implicit> p<218> c<216> l<31:9> el<31:23>
                    n<dm::hartinfo_t> u<216> t<Data_type> p<217> c<214> l<31:9> el<31:23>
                      n<> u<214> t<Class_scope> p<216> c<213> s<215> l<31:9> el<31:13>
                        n<> u<213> t<Class_type> p<214> c<212> l<31:9> el<31:11>
                          n<dm> u<212> t<STRING_CONST> p<213> l<31:9> el<31:11>
                      n<hartinfo_t> u<215> t<STRING_CONST> p<216> l<31:13> el<31:23>
              n<hart_info_i_without_range> u<220> t<STRING_CONST> p<221> l<31:44> el<31:69>
        n<> u<224> t<ENDMODULE> p<225> l<33:1> el<33:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/PortComplex/dut.sv:1:1: No timescale set for "pr_pkg".
[WRN:PA0205] ${SURELOG_DIR}/tests/PortComplex/dut.sv:9:1: No timescale set for "dut".
[WRN:PA0205] ${SURELOG_DIR}/tests/PortComplex/dut.sv:15:1: No timescale set for "dm".
[WRN:PA0205] ${SURELOG_DIR}/tests/PortComplex/dut.sv:26:1: No timescale set for "dut2".
[INF:CP0300] Compilation...
[INF:CP0301] ${SURELOG_DIR}/tests/PortComplex/dut.sv:1:1: Compile package "pr_pkg".
[INF:CP0301] ${SURELOG_DIR}/tests/PortComplex/dut.sv:15:1: Compile package "dm".
[INF:CP0303] ${SURELOG_DIR}/tests/PortComplex/dut.sv:9:1: Compile module "work@dut".
[INF:CP0303] ${SURELOG_DIR}/tests/PortComplex/dut.sv:26:1: Compile module "work@dut2".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
ArrayTypespec                                          4
Constant                                              19
Design                                                 1
Identifier                                             6
IntTypespec                                           20
LogicTypespec                                          8
Module                                                 2
ModuleTypespec                                         2
Net                                                    3
Operation                                              2
Package                                                2
ParamAssign                                            1
Parameter                                              1
Port                                                   3
Range                                                  9
RefObj                                                 2
RefTypespec                                           40
SourceFile                                             1
StructTypespec                                         2
TypedefTypespec                                        2
TypespecMember                                         8
------------------------------------------------------------
Total:                                               138
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/PortComplex/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/PortComplex/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllPackages:
\_Package: pr_pkg (pr_pkg), file:${SURELOG_DIR}/tests/PortComplex/dut.sv, line:1:1, endln:7:11
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (pr_pkg), line:1:9, endln:1:15
    |vpiParent:
    \_Package: pr_pkg (pr_pkg), file:${SURELOG_DIR}/tests/PortComplex/dut.sv, line:1:1, endln:7:11
    |vpiName:pr_pkg
  |vpiTypespec:
  \_TypedefTypespec: (pr_pkg::alert_tx_t), line:5:5, endln:5:15
    |vpiParent:
    \_Package: pr_pkg (pr_pkg), file:${SURELOG_DIR}/tests/PortComplex/dut.sv, line:1:1, endln:7:11
    |vpiName:
    \_Identifier: (pr_pkg::alert_tx_t), line:5:5, endln:5:15
      |vpiParent:
      \_TypedefTypespec: (pr_pkg::alert_tx_t), line:5:5, endln:5:15
      |vpiName:pr_pkg::alert_tx_t
    |vpiTypedefAlias:
    \_RefTypespec: (pr_pkg::alert_tx_t), line:2:11, endln:5:4
      |vpiParent:
      \_TypedefTypespec: (pr_pkg::alert_tx_t), line:5:5, endln:5:15
      |vpiFullName:pr_pkg::alert_tx_t
      |vpiActual:
      \_StructTypespec: , line:2:11, endln:5:4
  |vpiTypespec:
  \_StructTypespec: , line:2:11, endln:5:4
    |vpiParent:
    \_Package: pr_pkg (pr_pkg), file:${SURELOG_DIR}/tests/PortComplex/dut.sv, line:1:1, endln:7:11
    |vpiPacked:1
    |vpiTypespecMember:
    \_TypespecMember: (alert_p), line:3:11, endln:3:18
      |vpiParent:
      \_StructTypespec: , line:2:11, endln:5:4
      |vpiName:alert_p
      |vpiTypespec:
      \_RefTypespec: (pr_pkg::alert_p), line:3:5, endln:3:10
        |vpiParent:
        \_TypespecMember: (alert_p), line:3:11, endln:3:18
        |vpiFullName:pr_pkg::alert_p
        |vpiActual:
        \_LogicTypespec: , line:3:5, endln:3:10
    |vpiTypespecMember:
    \_TypespecMember: (alert_n), line:4:11, endln:4:18
      |vpiParent:
      \_StructTypespec: , line:2:11, endln:5:4
      |vpiName:alert_n
      |vpiTypespec:
      \_RefTypespec: (pr_pkg::alert_n), line:4:5, endln:4:10
        |vpiParent:
        \_TypespecMember: (alert_n), line:4:11, endln:4:18
        |vpiFullName:pr_pkg::alert_n
        |vpiActual:
        \_LogicTypespec: , line:3:5, endln:3:10
  |vpiTypespec:
  \_LogicTypespec: , line:3:5, endln:3:10
    |vpiParent:
    \_Package: pr_pkg (pr_pkg), file:${SURELOG_DIR}/tests/PortComplex/dut.sv, line:1:1, endln:7:11
  |vpiImportTypespec:
  \_TypedefTypespec: (pr_pkg::alert_tx_t), line:5:5, endln:5:15
  |vpiImportTypespec:
  \_StructTypespec: , line:2:11, endln:5:4
  |vpiImportTypespec:
  \_LogicTypespec: , line:3:5, endln:3:10
  |vpiDefName:pr_pkg
|vpiAllPackages:
\_Package: dm (dm), file:${SURELOG_DIR}/tests/PortComplex/dut.sv, line:15:1, endln:24:11
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (dm), line:15:9, endln:15:11
    |vpiParent:
    \_Package: dm (dm), file:${SURELOG_DIR}/tests/PortComplex/dut.sv, line:15:1, endln:24:11
    |vpiName:dm
  |vpiTypespec:
  \_TypedefTypespec: (dm::hartinfo_t), line:23:3, endln:23:13
    |vpiParent:
    \_Package: dm (dm), file:${SURELOG_DIR}/tests/PortComplex/dut.sv, line:15:1, endln:24:11
    |vpiName:
    \_Identifier: (dm::hartinfo_t), line:23:3, endln:23:13
      |vpiParent:
      \_TypedefTypespec: (dm::hartinfo_t), line:23:3, endln:23:13
      |vpiName:dm::hartinfo_t
    |vpiTypedefAlias:
    \_RefTypespec: (dm::hartinfo_t), line:16:9, endln:23:2
      |vpiParent:
      \_TypedefTypespec: (dm::hartinfo_t), line:23:3, endln:23:13
      |vpiFullName:dm::hartinfo_t
      |vpiActual:
      \_StructTypespec: , line:16:9, endln:23:2
  |vpiTypespec:
  \_StructTypespec: , line:16:9, endln:23:2
    |vpiParent:
    \_Package: dm (dm), file:${SURELOG_DIR}/tests/PortComplex/dut.sv, line:15:1, endln:24:11
    |vpiPacked:1
    |vpiTypespecMember:
    \_TypespecMember: (zero1), line:17:17, endln:17:22
      |vpiParent:
      \_StructTypespec: , line:16:9, endln:23:2
      |vpiName:zero1
      |vpiTypespec:
      \_RefTypespec: (dm::zero1), line:17:3, endln:17:16
        |vpiParent:
        \_TypespecMember: (zero1), line:17:17, endln:17:22
        |vpiFullName:dm::zero1
        |vpiActual:
        \_LogicTypespec: , line:17:3, endln:17:8
    |vpiTypespecMember:
    \_TypespecMember: (nscratch), line:18:17, endln:18:25
      |vpiParent:
      \_StructTypespec: , line:16:9, endln:23:2
      |vpiName:nscratch
      |vpiTypespec:
      \_RefTypespec: (dm::nscratch), line:18:3, endln:18:16
        |vpiParent:
        \_TypespecMember: (nscratch), line:18:17, endln:18:25
        |vpiFullName:dm::nscratch
        |vpiActual:
        \_LogicTypespec: , line:18:3, endln:18:8
    |vpiTypespecMember:
    \_TypespecMember: (zero0), line:19:17, endln:19:22
      |vpiParent:
      \_StructTypespec: , line:16:9, endln:23:2
      |vpiName:zero0
      |vpiTypespec:
      \_RefTypespec: (dm::zero0), line:19:3, endln:19:16
        |vpiParent:
        \_TypespecMember: (zero0), line:19:17, endln:19:22
        |vpiFullName:dm::zero0
        |vpiActual:
        \_LogicTypespec: , line:19:3, endln:19:8
    |vpiTypespecMember:
    \_TypespecMember: (dataaccess), line:20:17, endln:20:27
      |vpiParent:
      \_StructTypespec: , line:16:9, endln:23:2
      |vpiName:dataaccess
      |vpiTypespec:
      \_RefTypespec: (dm::dataaccess), line:20:3, endln:20:8
        |vpiParent:
        \_TypespecMember: (dataaccess), line:20:17, endln:20:27
        |vpiFullName:dm::dataaccess
        |vpiActual:
        \_LogicTypespec: , line:20:3, endln:20:8
    |vpiTypespecMember:
    \_TypespecMember: (datasize), line:21:17, endln:21:25
      |vpiParent:
      \_StructTypespec: , line:16:9, endln:23:2
      |vpiName:datasize
      |vpiTypespec:
      \_RefTypespec: (dm::datasize), line:21:3, endln:21:16
        |vpiParent:
        \_TypespecMember: (datasize), line:21:17, endln:21:25
        |vpiFullName:dm::datasize
        |vpiActual:
        \_LogicTypespec: , line:21:3, endln:21:8
    |vpiTypespecMember:
    \_TypespecMember: (dataaddr), line:22:17, endln:22:25
      |vpiParent:
      \_StructTypespec: , line:16:9, endln:23:2
      |vpiName:dataaddr
      |vpiTypespec:
      \_RefTypespec: (dm::dataaddr), line:22:3, endln:22:15
        |vpiParent:
        \_TypespecMember: (dataaddr), line:22:17, endln:22:25
        |vpiFullName:dm::dataaddr
        |vpiActual:
        \_LogicTypespec: , line:22:3, endln:22:8
  |vpiTypespec:
  \_LogicTypespec: , line:17:3, endln:17:8
    |vpiParent:
    \_Package: dm (dm), file:${SURELOG_DIR}/tests/PortComplex/dut.sv, line:15:1, endln:24:11
    |vpiRange:
    \_Range: , line:17:9, endln:17:16
      |vpiParent:
      \_LogicTypespec: , line:17:3, endln:17:8
      |vpiLeftRange:
      \_Constant: , line:17:10, endln:17:12
        |vpiParent:
        \_Range: , line:17:9, endln:17:16
        |vpiDecompile:31
        |vpiSize:64
        |UINT:31
        |vpiTypespec:
        \_RefTypespec: (dm), line:17:10, endln:17:12
          |vpiParent:
          \_Constant: , line:17:10, endln:17:12
          |vpiFullName:dm
          |vpiActual:
          \_IntTypespec: 
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:17:13, endln:17:15
        |vpiParent:
        \_Range: , line:17:9, endln:17:16
        |vpiDecompile:24
        |vpiSize:64
        |UINT:24
        |vpiTypespec:
        \_RefTypespec: (dm), line:17:13, endln:17:15
          |vpiParent:
          \_Constant: , line:17:13, endln:17:15
          |vpiFullName:dm
          |vpiActual:
          \_IntTypespec: 
        |vpiConstType:9
  |vpiTypespec:
  \_IntTypespec: 
    |vpiParent:
    \_Package: dm (dm), file:${SURELOG_DIR}/tests/PortComplex/dut.sv, line:15:1, endln:24:11
  |vpiTypespec:
  \_LogicTypespec: , line:18:3, endln:18:8
    |vpiParent:
    \_Package: dm (dm), file:${SURELOG_DIR}/tests/PortComplex/dut.sv, line:15:1, endln:24:11
    |vpiRange:
    \_Range: , line:18:9, endln:18:16
      |vpiParent:
      \_LogicTypespec: , line:18:3, endln:18:8
      |vpiLeftRange:
      \_Constant: , line:18:10, endln:18:12
        |vpiParent:
        \_Range: , line:18:9, endln:18:16
        |vpiDecompile:23
        |vpiSize:64
        |UINT:23
        |vpiTypespec:
        \_RefTypespec: (dm), line:18:10, endln:18:12
          |vpiParent:
          \_Constant: , line:18:10, endln:18:12
          |vpiFullName:dm
          |vpiActual:
          \_IntTypespec: 
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:18:13, endln:18:15
        |vpiParent:
        \_Range: , line:18:9, endln:18:16
        |vpiDecompile:20
        |vpiSize:64
        |UINT:20
        |vpiTypespec:
        \_RefTypespec: (dm), line:18:13, endln:18:15
          |vpiParent:
          \_Constant: , line:18:13, endln:18:15
          |vpiFullName:dm
          |vpiActual:
          \_IntTypespec: 
        |vpiConstType:9
  |vpiTypespec:
  \_LogicTypespec: , line:19:3, endln:19:8
    |vpiParent:
    \_Package: dm (dm), file:${SURELOG_DIR}/tests/PortComplex/dut.sv, line:15:1, endln:24:11
    |vpiRange:
    \_Range: , line:19:9, endln:19:16
      |vpiParent:
      \_LogicTypespec: , line:19:3, endln:19:8
      |vpiLeftRange:
      \_Constant: , line:19:10, endln:19:12
        |vpiParent:
        \_Range: , line:19:9, endln:19:16
        |vpiDecompile:19
        |vpiSize:64
        |UINT:19
        |vpiTypespec:
        \_RefTypespec: (dm), line:19:10, endln:19:12
          |vpiParent:
          \_Constant: , line:19:10, endln:19:12
          |vpiFullName:dm
          |vpiActual:
          \_IntTypespec: 
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:19:13, endln:19:15
        |vpiParent:
        \_Range: , line:19:9, endln:19:16
        |vpiDecompile:17
        |vpiSize:64
        |UINT:17
        |vpiTypespec:
        \_RefTypespec: (dm), line:19:13, endln:19:15
          |vpiParent:
          \_Constant: , line:19:13, endln:19:15
          |vpiFullName:dm
          |vpiActual:
          \_IntTypespec: 
        |vpiConstType:9
  |vpiTypespec:
  \_LogicTypespec: , line:20:3, endln:20:8
    |vpiParent:
    \_Package: dm (dm), file:${SURELOG_DIR}/tests/PortComplex/dut.sv, line:15:1, endln:24:11
  |vpiTypespec:
  \_LogicTypespec: , line:21:3, endln:21:8
    |vpiParent:
    \_Package: dm (dm), file:${SURELOG_DIR}/tests/PortComplex/dut.sv, line:15:1, endln:24:11
    |vpiRange:
    \_Range: , line:21:9, endln:21:16
      |vpiParent:
      \_LogicTypespec: , line:21:3, endln:21:8
      |vpiLeftRange:
      \_Constant: , line:21:10, endln:21:12
        |vpiParent:
        \_Range: , line:21:9, endln:21:16
        |vpiDecompile:15
        |vpiSize:64
        |UINT:15
        |vpiTypespec:
        \_RefTypespec: (dm), line:21:10, endln:21:12
          |vpiParent:
          \_Constant: , line:21:10, endln:21:12
          |vpiFullName:dm
          |vpiActual:
          \_IntTypespec: 
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:21:13, endln:21:15
        |vpiParent:
        \_Range: , line:21:9, endln:21:16
        |vpiDecompile:12
        |vpiSize:64
        |UINT:12
        |vpiTypespec:
        \_RefTypespec: (dm), line:21:13, endln:21:15
          |vpiParent:
          \_Constant: , line:21:13, endln:21:15
          |vpiFullName:dm
          |vpiActual:
          \_IntTypespec: 
        |vpiConstType:9
  |vpiTypespec:
  \_LogicTypespec: , line:22:3, endln:22:8
    |vpiParent:
    \_Package: dm (dm), file:${SURELOG_DIR}/tests/PortComplex/dut.sv, line:15:1, endln:24:11
    |vpiRange:
    \_Range: , line:22:9, endln:22:15
      |vpiParent:
      \_LogicTypespec: , line:22:3, endln:22:8
      |vpiLeftRange:
      \_Constant: , line:22:10, endln:22:12
        |vpiParent:
        \_Range: , line:22:9, endln:22:15
        |vpiDecompile:11
        |vpiSize:64
        |UINT:11
        |vpiTypespec:
        \_RefTypespec: (dm), line:22:10, endln:22:12
          |vpiParent:
          \_Constant: , line:22:10, endln:22:12
          |vpiFullName:dm
          |vpiActual:
          \_IntTypespec: 
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:22:13, endln:22:14
        |vpiParent:
        \_Range: , line:22:9, endln:22:15
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiTypespec:
        \_RefTypespec: (dm), line:22:13, endln:22:14
          |vpiParent:
          \_Constant: , line:22:13, endln:22:14
          |vpiFullName:dm
          |vpiActual:
          \_IntTypespec: 
        |vpiConstType:9
  |vpiImportTypespec:
  \_TypedefTypespec: (dm::hartinfo_t), line:23:3, endln:23:13
  |vpiImportTypespec:
  \_StructTypespec: , line:16:9, endln:23:2
  |vpiImportTypespec:
  \_LogicTypespec: , line:17:3, endln:17:8
  |vpiImportTypespec:
  \_IntTypespec: 
  |vpiImportTypespec:
  \_LogicTypespec: , line:18:3, endln:18:8
  |vpiImportTypespec:
  \_LogicTypespec: , line:19:3, endln:19:8
  |vpiImportTypespec:
  \_LogicTypespec: , line:20:3, endln:20:8
  |vpiImportTypespec:
  \_LogicTypespec: , line:21:3, endln:21:8
  |vpiImportTypespec:
  \_LogicTypespec: , line:22:3, endln:22:8
  |vpiDefName:dm
|vpiAllModules:
\_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortComplex/dut.sv, line:9:1, endln:13:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@dut), line:9:8, endln:9:11
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortComplex/dut.sv, line:9:1, endln:13:10
    |vpiName:work@dut
  |vpiTypespec:
  \_IntTypespec: 
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortComplex/dut.sv, line:9:1, endln:13:10
  |vpiTypespec:
  \_ArrayTypespec: , line:10:8, endln:10:32
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortComplex/dut.sv, line:9:1, endln:13:10
    |vpiRange:
    \_Range: , line:10:27, endln:10:32
      |vpiParent:
      \_ArrayTypespec: , line:10:8, endln:10:32
      |vpiLeftRange:
      \_Constant: , line:10:28, endln:10:29
        |vpiParent:
        \_Range: , line:10:27, endln:10:32
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiTypespec:
        \_RefTypespec: (work@dut), line:10:28, endln:10:29
          |vpiParent:
          \_Constant: , line:10:28, endln:10:29
          |vpiFullName:work@dut
          |vpiActual:
          \_IntTypespec: 
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:10:30, endln:10:31
        |vpiParent:
        \_Range: , line:10:27, endln:10:32
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiTypespec:
        \_RefTypespec: (work@dut), line:10:30, endln:10:31
          |vpiParent:
          \_Constant: , line:10:30, endln:10:31
          |vpiFullName:work@dut
          |vpiActual:
          \_IntTypespec: 
        |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@dut.pr_pkg::alert_tx_t), line:5:5, endln:5:15
      |vpiParent:
      \_ArrayTypespec: , line:10:8, endln:10:32
      |vpiName:pr_pkg::alert_tx_t
      |vpiFullName:work@dut.pr_pkg::alert_tx_t
      |vpiActual:
      \_TypedefTypespec: (pr_pkg::alert_tx_t), line:5:5, endln:5:15
    |vpiPacked:1
  |vpiImportTypespec:
  \_IntTypespec: 
  |vpiImportTypespec:
  \_ArrayTypespec: , line:10:8, endln:10:32
  |vpiImportTypespec:
  \_Net: (work@dut.alert_tx_o), line:10:33, endln:10:43
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortComplex/dut.sv, line:9:1, endln:13:10
    |vpiTypespec:
    \_RefTypespec: (work@dut.alert_tx_o), line:10:8, endln:10:32
      |vpiParent:
      \_Net: (work@dut.alert_tx_o), line:10:33, endln:10:43
      |vpiFullName:work@dut.alert_tx_o
      |vpiActual:
      \_ArrayTypespec: , line:10:8, endln:10:32
    |vpiName:alert_tx_o
    |vpiFullName:work@dut.alert_tx_o
  |vpiDefName:work@dut
  |vpiNet:
  \_Net: (work@dut.alert_tx_o), line:10:33, endln:10:43
  |vpiPort:
  \_Port: (alert_tx_o), line:10:33, endln:10:43
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortComplex/dut.sv, line:9:1, endln:13:10
    |vpiName:alert_tx_o
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@dut.alert_tx_o), line:10:8, endln:10:32
      |vpiParent:
      \_Port: (alert_tx_o), line:10:33, endln:10:43
      |vpiFullName:work@dut.alert_tx_o
      |vpiActual:
      \_ArrayTypespec: , line:10:8, endln:10:32
|vpiAllModules:
\_Module: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/PortComplex/dut.sv, line:26:1, endln:33:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@dut2), line:26:8, endln:26:12
    |vpiParent:
    \_Module: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/PortComplex/dut.sv, line:26:1, endln:33:10
    |vpiName:work@dut2
  |vpiParameter:
  \_Parameter: (work@dut2.NrHarts), line:27:31, endln:27:51
    |vpiParent:
    \_Module: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/PortComplex/dut.sv, line:26:1, endln:33:10
    |UINT:1
    |vpiTypespec:
    \_RefTypespec: (work@dut2.NrHarts), line:27:11, endln:27:23
      |vpiParent:
      \_Parameter: (work@dut2.NrHarts), line:27:31, endln:27:51
      |vpiFullName:work@dut2.NrHarts
      |vpiActual:
      \_IntTypespec: , line:27:11, endln:27:23
    |vpiName:NrHarts
    |vpiFullName:work@dut2.NrHarts
  |vpiParamAssign:
  \_ParamAssign: , line:27:31, endln:27:51
    |vpiParent:
    \_Module: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/PortComplex/dut.sv, line:26:1, endln:33:10
    |vpiRhs:
    \_Constant: , line:27:50, endln:27:51
      |vpiParent:
      \_ParamAssign: , line:27:31, endln:27:51
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiTypespec:
      \_RefTypespec: (work@dut2), line:27:50, endln:27:51
        |vpiParent:
        \_Constant: , line:27:50, endln:27:51
        |vpiFullName:work@dut2
        |vpiActual:
        \_IntTypespec: 
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@dut2.NrHarts), line:27:31, endln:27:51
  |vpiTypespec:
  \_IntTypespec: , line:27:11, endln:27:23
    |vpiParent:
    \_Module: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/PortComplex/dut.sv, line:26:1, endln:33:10
  |vpiTypespec:
  \_IntTypespec: 
    |vpiParent:
    \_Module: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/PortComplex/dut.sv, line:26:1, endln:33:10
  |vpiTypespec:
  \_ArrayTypespec: , line:30:9, endln:30:37
    |vpiParent:
    \_Module: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/PortComplex/dut.sv, line:26:1, endln:33:10
    |vpiRange:
    \_Range: , line:30:24, endln:30:37
      |vpiParent:
      \_ArrayTypespec: , line:30:9, endln:30:37
      |vpiLeftRange:
      \_Operation: , line:30:25, endln:30:34
        |vpiParent:
        \_Range: , line:30:24, endln:30:37
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@dut2.NrHarts), line:30:25, endln:30:32
          |vpiParent:
          \_Operation: , line:30:25, endln:30:34
          |vpiName:NrHarts
          |vpiFullName:work@dut2.NrHarts
          |vpiActual:
          \_Parameter: (work@dut2.NrHarts), line:27:31, endln:27:51
        |vpiOperand:
        \_Constant: , line:30:33, endln:30:34
          |vpiParent:
          \_Operation: , line:30:25, endln:30:34
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiTypespec:
          \_RefTypespec: (work@dut2), line:30:33, endln:30:34
            |vpiParent:
            \_Constant: , line:30:33, endln:30:34
            |vpiFullName:work@dut2
            |vpiActual:
            \_IntTypespec: 
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:30:35, endln:30:36
        |vpiParent:
        \_Range: , line:30:24, endln:30:37
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiTypespec:
        \_RefTypespec: (work@dut2), line:30:35, endln:30:36
          |vpiParent:
          \_Constant: , line:30:35, endln:30:36
          |vpiFullName:work@dut2
          |vpiActual:
          \_IntTypespec: 
        |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@dut2.dm::hartinfo_t), line:23:3, endln:23:13
      |vpiParent:
      \_ArrayTypespec: , line:30:9, endln:30:37
      |vpiName:dm::hartinfo_t
      |vpiFullName:work@dut2.dm::hartinfo_t
      |vpiActual:
      \_TypedefTypespec: (dm::hartinfo_t), line:23:3, endln:23:13
    |vpiPacked:1
  |vpiImportTypespec:
  \_IntTypespec: , line:27:11, endln:27:23
  |vpiImportTypespec:
  \_IntTypespec: 
  |vpiImportTypespec:
  \_ArrayTypespec: , line:30:9, endln:30:37
  |vpiImportTypespec:
  \_Net: (work@dut2.hartinfo_i), line:30:44, endln:30:54
    |vpiParent:
    \_Module: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/PortComplex/dut.sv, line:26:1, endln:33:10
    |vpiTypespec:
    \_RefTypespec: (work@dut2.hartinfo_i), line:30:9, endln:30:37
      |vpiParent:
      \_Net: (work@dut2.hartinfo_i), line:30:44, endln:30:54
      |vpiFullName:work@dut2.hartinfo_i
      |vpiActual:
      \_ArrayTypespec: , line:30:9, endln:30:37
    |vpiName:hartinfo_i
    |vpiFullName:work@dut2.hartinfo_i
  |vpiImportTypespec:
  \_Net: (work@dut2.hart_info_i_without_range), line:31:44, endln:31:69
    |vpiParent:
    \_Module: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/PortComplex/dut.sv, line:26:1, endln:33:10
    |vpiTypespec:
    \_RefTypespec: (work@dut2.hart_info_i_without_range.dm::hartinfo_t), line:31:9, endln:31:23
      |vpiParent:
      \_Net: (work@dut2.hart_info_i_without_range), line:31:44, endln:31:69
      |vpiName:dm::hartinfo_t
      |vpiFullName:work@dut2.hart_info_i_without_range.dm::hartinfo_t
      |vpiActual:
      \_TypedefTypespec: (dm::hartinfo_t), line:23:3, endln:23:13
    |vpiName:hart_info_i_without_range
    |vpiFullName:work@dut2.hart_info_i_without_range
  |vpiDefName:work@dut2
  |vpiNet:
  \_Net: (work@dut2.hartinfo_i), line:30:44, endln:30:54
  |vpiNet:
  \_Net: (work@dut2.hart_info_i_without_range), line:31:44, endln:31:69
  |vpiPort:
  \_Port: (hartinfo_i), line:30:44, endln:30:54
    |vpiParent:
    \_Module: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/PortComplex/dut.sv, line:26:1, endln:33:10
    |vpiName:hartinfo_i
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@dut2.hartinfo_i), line:30:9, endln:30:37
      |vpiParent:
      \_Port: (hartinfo_i), line:30:44, endln:30:54
      |vpiFullName:work@dut2.hartinfo_i
      |vpiActual:
      \_ArrayTypespec: , line:30:9, endln:30:37
  |vpiPort:
  \_Port: (hart_info_i_without_range), line:31:44, endln:31:69
    |vpiParent:
    \_Module: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/PortComplex/dut.sv, line:26:1, endln:33:10
    |vpiName:hart_info_i_without_range
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@dut2.hart_info_i_without_range.dm::hartinfo_t), line:31:9, endln:31:23
      |vpiParent:
      \_Port: (hart_info_i_without_range), line:31:44, endln:31:69
      |vpiName:dm::hartinfo_t
      |vpiFullName:work@dut2.hart_info_i_without_range.dm::hartinfo_t
      |vpiActual:
      \_TypedefTypespec: (dm::hartinfo_t), line:23:3, endln:23:13
|vpiTypespec:
\_ModuleTypespec: (work@dut)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@dut
  |vpiModule:
  \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortComplex/dut.sv, line:9:1, endln:13:10
|vpiTypespec:
\_ModuleTypespec: (work@dut2)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@dut2
  |vpiModule:
  \_Module: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/PortComplex/dut.sv, line:26:1, endln:33:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
