Fitter report for FPGA_EP2C
Wed May 20 19:38:19 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Bidir Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. PLL Summary
 19. PLL Usage
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Fitter RAM Summary
 27. Other Routing Usage Summary
 28. LAB Logic Elements
 29. LAB-wide Signals
 30. LAB Signals Sourced
 31. LAB Signals Sourced Out
 32. LAB Distinct Inputs
 33. I/O Rules Summary
 34. I/O Rules Details
 35. I/O Rules Matrix
 36. Fitter Device Options
 37. Operating Settings and Conditions
 38. Estimated Delay Added for Hold Timing Summary
 39. Estimated Delay Added for Hold Timing Details
 40. Fitter Messages
 41. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Fitter Summary                                                                        ;
+------------------------------------+--------------------------------------------------+
; Fitter Status                      ; Successful - Wed May 20 19:38:19 2015            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; FPGA_EP2C                                        ;
; Top-level Entity Name              ; FPGA_EP2C                                        ;
; Family                             ; Cyclone IV E                                     ;
; Device                             ; EP4CE6E22C8                                      ;
; Timing Models                      ; Final                                            ;
; Total logic elements               ; 240 / 6,272 ( 4 % )                              ;
;     Total combinational functions  ; 125 / 6,272 ( 2 % )                              ;
;     Dedicated logic registers      ; 213 / 6,272 ( 3 % )                              ;
; Total registers                    ; 213                                              ;
; Total pins                         ; 56 / 92 ( 61 % )                                 ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 34,816 / 276,480 ( 13 % )                        ;
; Embedded Multiplier 9-bit elements ; 0 / 30 ( 0 % )                                   ;
; Total PLLs                         ; 1 / 2 ( 50 % )                                   ;
+------------------------------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE6E22C8                           ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 3.3-V LVTTL                           ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.18        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  18.2%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------+
; I/O Assignment Warnings                   ;
+------------------+------------------------+
; Pin Name         ; Reason                 ;
+------------------+------------------------+
; INT0             ; Missing drive strength ;
; wr_enable        ; Missing drive strength ;
; INT4             ; Missing drive strength ;
; adclk            ; Missing drive strength ;
; ADS930CLk        ; Missing drive strength ;
; J1_DIN           ; Missing drive strength ;
; J1_SYNC          ; Missing drive strength ;
; J1_SCLk          ; Missing drive strength ;
; ADS930_DIN       ; Missing drive strength ;
; ADS930_SYNC      ; Missing drive strength ;
; ADS930_SCLK      ; Missing drive strength ;
; panduan_FIFOADIN ; Missing drive strength ;
; rd_enable        ; Missing drive strength ;
; output[7]        ; Missing drive strength ;
; output[6]        ; Missing drive strength ;
; output[5]        ; Missing drive strength ;
; output[4]        ; Missing drive strength ;
; output[3]        ; Missing drive strength ;
; output[2]        ; Missing drive strength ;
; output[1]        ; Missing drive strength ;
; output[0]        ; Missing drive strength ;
; AD_IN[15]        ; Missing drive strength ;
; AD_IN[14]        ; Missing drive strength ;
; AD_IN[13]        ; Missing drive strength ;
; AD_IN[12]        ; Missing drive strength ;
; AD_IN[11]        ; Missing drive strength ;
; AD_IN[10]        ; Missing drive strength ;
; AD_IN[9]         ; Missing drive strength ;
; AD_IN[8]         ; Missing drive strength ;
; AD_IN[7]         ; Missing drive strength ;
; AD_IN[6]         ; Missing drive strength ;
; AD_IN[5]         ; Missing drive strength ;
; AD_IN[4]         ; Missing drive strength ;
; AD_IN[3]         ; Missing drive strength ;
; AD_IN[2]         ; Missing drive strength ;
; AD_IN[1]         ; Missing drive strength ;
; AD_IN[0]         ; Missing drive strength ;
+------------------+------------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 501 ( 0.00 % )     ;
;     -- Achieved     ; 0 / 501 ( 0.00 % )     ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 487     ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 14      ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/MCU2DDS+DAC(EP1C6T144c8_2/output_files/FPGA_EP2C.pin.


+-------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                           ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Total logic elements                        ; 240 / 6,272 ( 4 % )       ;
;     -- Combinational with no register       ; 27                        ;
;     -- Register only                        ; 115                       ;
;     -- Combinational with a register        ; 98                        ;
;                                             ;                           ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 64                        ;
;     -- 3 input functions                    ; 45                        ;
;     -- <=2 input functions                  ; 16                        ;
;     -- Register only                        ; 115                       ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 94                        ;
;     -- arithmetic mode                      ; 31                        ;
;                                             ;                           ;
; Total registers*                            ; 213 / 6,684 ( 3 % )       ;
;     -- Dedicated logic registers            ; 213 / 6,272 ( 3 % )       ;
;     -- I/O registers                        ; 0 / 412 ( 0 % )           ;
;                                             ;                           ;
; Total LABs:  partially or completely used   ; 20 / 392 ( 5 % )          ;
; Virtual pins                                ; 0                         ;
; I/O pins                                    ; 56 / 92 ( 61 % )          ;
;     -- Clock pins                           ; 2 / 3 ( 67 % )            ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )             ;
;                                             ;                           ;
; Global signals                              ; 6                         ;
; M9Ks                                        ; 5 / 30 ( 17 % )           ;
; Total block memory bits                     ; 34,816 / 276,480 ( 13 % ) ;
; Total block memory implementation bits      ; 46,080 / 276,480 ( 17 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )            ;
; PLLs                                        ; 1 / 2 ( 50 % )            ;
; Global clocks                               ; 6 / 10 ( 60 % )           ;
; JTAGs                                       ; 0 / 1 ( 0 % )             ;
; CRC blocks                                  ; 0 / 1 ( 0 % )             ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )             ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )             ;
; Average interconnect usage (total/H/V)      ; 1% / 1% / 1%              ;
; Peak interconnect usage (total/H/V)         ; 3% / 2% / 3%              ;
; Maximum fan-out                             ; 74                        ;
; Highest non-global fan-out                  ; 29                        ;
; Total fan-out                               ; 1282                      ;
; Average fan-out                             ; 2.21                      ;
+---------------------------------------------+---------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+---------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                       ;
+---------------------------------------------+--------------------+--------------------------------+
; Statistic                                   ; Top                ; hard_block:auto_generated_inst ;
+---------------------------------------------+--------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                ; Low                            ;
;                                             ;                    ;                                ;
; Total logic elements                        ; 240 / 6272 ( 4 % ) ; 0 / 6272 ( 0 % )               ;
;     -- Combinational with no register       ; 27                 ; 0                              ;
;     -- Register only                        ; 115                ; 0                              ;
;     -- Combinational with a register        ; 98                 ; 0                              ;
;                                             ;                    ;                                ;
; Logic element usage by number of LUT inputs ;                    ;                                ;
;     -- 4 input functions                    ; 64                 ; 0                              ;
;     -- 3 input functions                    ; 45                 ; 0                              ;
;     -- <=2 input functions                  ; 16                 ; 0                              ;
;     -- Register only                        ; 115                ; 0                              ;
;                                             ;                    ;                                ;
; Logic elements by mode                      ;                    ;                                ;
;     -- normal mode                          ; 94                 ; 0                              ;
;     -- arithmetic mode                      ; 31                 ; 0                              ;
;                                             ;                    ;                                ;
; Total registers                             ; 213                ; 0                              ;
;     -- Dedicated logic registers            ; 213 / 6272 ( 3 % ) ; 0 / 6272 ( 0 % )               ;
;                                             ;                    ;                                ;
; Total LABs:  partially or completely used   ; 20 / 392 ( 5 % )   ; 0 / 392 ( 0 % )                ;
;                                             ;                    ;                                ;
; Virtual pins                                ; 0                  ; 0                              ;
; I/O pins                                    ; 56                 ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )     ; 0 / 30 ( 0 % )                 ;
; Total memory bits                           ; 34816              ; 0                              ;
; Total RAM block bits                        ; 46080              ; 0                              ;
; PLL                                         ; 0 / 2 ( 0 % )      ; 1 / 2 ( 50 % )                 ;
; M9K                                         ; 5 / 30 ( 16 % )    ; 0 / 30 ( 0 % )                 ;
; Clock control block                         ; 4 / 12 ( 33 % )    ; 3 / 12 ( 25 % )                ;
;                                             ;                    ;                                ;
; Connections                                 ;                    ;                                ;
;     -- Input Connections                    ; 94                 ; 1                              ;
;     -- Registered Input Connections         ; 77                 ; 0                              ;
;     -- Output Connections                   ; 17                 ; 78                             ;
;     -- Registered Output Connections        ; 0                  ; 0                              ;
;                                             ;                    ;                                ;
; Internal Connections                        ;                    ;                                ;
;     -- Total Connections                    ; 1282               ; 88                             ;
;     -- Registered Connections               ; 567                ; 0                              ;
;                                             ;                    ;                                ;
; External Connections                        ;                    ;                                ;
;     -- Top                                  ; 32                 ; 79                             ;
;     -- hard_block:auto_generated_inst       ; 79                 ; 0                              ;
;                                             ;                    ;                                ;
; Partition Interface                         ;                    ;                                ;
;     -- Input Ports                          ; 19                 ; 1                              ;
;     -- Output Ports                         ; 21                 ; 2                              ;
;     -- Bidir Ports                          ; 16                 ; 0                              ;
;                                             ;                    ;                                ;
; Registered Ports                            ;                    ;                                ;
;     -- Registered Input Ports               ; 0                  ; 0                              ;
;     -- Registered Output Ports              ; 0                  ; 0                              ;
;                                             ;                    ;                                ;
; Port Connectivity                           ;                    ;                                ;
;     -- Input Ports driven by GND            ; 0                  ; 0                              ;
;     -- Output Ports driven by GND           ; 0                  ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                  ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                  ; 0                              ;
;     -- Input Ports with no Source           ; 0                  ; 0                              ;
;     -- Output Ports with no Source          ; 0                  ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                  ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                  ; 0                              ;
+---------------------------------------------+--------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                          ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; A16            ; 112   ; 7        ; 28           ; 24           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; Fitter               ;
; A17            ; 60    ; 4        ; 23           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; Fitter               ;
; A18            ; 51    ; 3        ; 16           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; Fitter               ;
; ADS930_DATA[0] ; 115   ; 7        ; 28           ; 24           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; Fitter               ;
; ADS930_DATA[1] ; 114   ; 7        ; 28           ; 24           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; Fitter               ;
; ADS930_DATA[2] ; 100   ; 6        ; 34           ; 17           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; Fitter               ;
; ADS930_DATA[3] ; 105   ; 6        ; 34           ; 19           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; Fitter               ;
; ADS930_DATA[4] ; 104   ; 6        ; 34           ; 18           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; Fitter               ;
; ADS930_DATA[5] ; 113   ; 7        ; 28           ; 24           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; Fitter               ;
; ADS930_DATA[6] ; 98    ; 6        ; 34           ; 17           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; Fitter               ;
; ADS930_DATA[7] ; 110   ; 7        ; 30           ; 24           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; Fitter               ;
; ADS_SYNC       ; 39    ; 3        ; 1            ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; Fitter               ;
; J7_DIN         ; 124   ; 7        ; 18           ; 24           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; Fitter               ;
; J7_SCLK        ; 136   ; 8        ; 9            ; 24           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; Fitter               ;
; J7_SYNC        ; 126   ; 7        ; 16           ; 24           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; Fitter               ;
; NADV           ; 59    ; 4        ; 23           ; 0            ; 14           ; 19                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; Fitter               ;
; NOE            ; 24    ; 2        ; 0            ; 11           ; 14           ; 70                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; Fitter               ;
; NWE            ; 25    ; 2        ; 0            ; 11           ; 21           ; 33                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; Fitter               ;
; clk            ; 23    ; 1        ; 0            ; 11           ; 7            ; 35                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; Fitter               ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name             ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; ADS930CLk        ; 43    ; 3        ; 5            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ADS930_DIN       ; 127   ; 7        ; 16           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ADS930_SCLK      ; 137   ; 8        ; 7            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ADS930_SYNC      ; 38    ; 3        ; 1            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; INT0             ; 103   ; 6        ; 34           ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; INT4             ; 142   ; 8        ; 3            ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; J1_DIN           ; 125   ; 7        ; 18           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; J1_SCLk          ; 138   ; 8        ; 7            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; J1_SYNC          ; 129   ; 8        ; 16           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; adclk            ; 28    ; 2        ; 0            ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output[0]        ; 72    ; 4        ; 32           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output[1]        ; 75    ; 5        ; 34           ; 3            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output[2]        ; 69    ; 4        ; 30           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output[3]        ; 65    ; 4        ; 28           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output[4]        ; 119   ; 7        ; 23           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output[5]        ; 67    ; 4        ; 30           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output[6]        ; 68    ; 4        ; 30           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output[7]        ; 66    ; 4        ; 28           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; panduan_FIFOADIN ; 99    ; 6        ; 34           ; 17           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rd_enable        ; 44    ; 3        ; 5            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; wr_enable        ; 121   ; 7        ; 23           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+------+-------------------------------------------------+---------------------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination ; Termination Control Block ; Location assigned by ; Load ; Output Enable Source                            ; Output Enable Group ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+------+-------------------------------------------------+---------------------+
; AD_IN[0]  ; 83    ; 5        ; 34           ; 9            ; 21           ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; Fitter               ; 0 pF ; BUFF_SEND_DATA:inst11|DATA_OUT[0]_89 (inverted) ; -                   ;
; AD_IN[10] ; 76    ; 5        ; 34           ; 4            ; 21           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; Fitter               ; 0 pF ; BUFF_SEND_DATA:inst11|DATA_OUT[0]_89            ; -                   ;
; AD_IN[11] ; 52    ; 3        ; 16           ; 0            ; 7            ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; Fitter               ; 0 pF ; BUFF_SEND_DATA:inst11|DATA_OUT[0]_89            ; -                   ;
; AD_IN[12] ; 54    ; 4        ; 18           ; 0            ; 21           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; Fitter               ; 0 pF ; BUFF_SEND_DATA:inst11|DATA_OUT[0]_89            ; -                   ;
; AD_IN[13] ; 77    ; 5        ; 34           ; 4            ; 14           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; Fitter               ; 0 pF ; BUFF_SEND_DATA:inst11|DATA_OUT[0]_89            ; -                   ;
; AD_IN[14] ; 55    ; 4        ; 18           ; 0            ; 14           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; Fitter               ; 0 pF ; BUFF_SEND_DATA:inst11|DATA_OUT[0]_89            ; -                   ;
; AD_IN[15] ; 71    ; 4        ; 32           ; 0            ; 14           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; Fitter               ; 0 pF ; BUFF_SEND_DATA:inst11|DATA_OUT[0]_89            ; -                   ;
; AD_IN[1]  ; 64    ; 4        ; 25           ; 0            ; 0            ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; Fitter               ; 0 pF ; BUFF_SEND_DATA:inst11|DATA_OUT[0]_89 (inverted) ; -                   ;
; AD_IN[2]  ; 87    ; 5        ; 34           ; 10           ; 7            ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; Fitter               ; 0 pF ; BUFF_SEND_DATA:inst11|DATA_OUT[0]_89 (inverted) ; -                   ;
; AD_IN[3]  ; 84    ; 5        ; 34           ; 9            ; 14           ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; Fitter               ; 0 pF ; BUFF_SEND_DATA:inst11|DATA_OUT[0]_89 (inverted) ; -                   ;
; AD_IN[4]  ; 86    ; 5        ; 34           ; 9            ; 0            ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; Fitter               ; 0 pF ; BUFF_SEND_DATA:inst11|DATA_OUT[0]_89 (inverted) ; -                   ;
; AD_IN[5]  ; 85    ; 5        ; 34           ; 9            ; 7            ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; Fitter               ; 0 pF ; BUFF_SEND_DATA:inst11|DATA_OUT[0]_89 (inverted) ; -                   ;
; AD_IN[6]  ; 80    ; 5        ; 34           ; 7            ; 7            ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; Fitter               ; 0 pF ; BUFF_SEND_DATA:inst11|DATA_OUT[0]_89 (inverted) ; -                   ;
; AD_IN[7]  ; 74    ; 5        ; 34           ; 2            ; 14           ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; Fitter               ; 0 pF ; BUFF_SEND_DATA:inst11|DATA_OUT[0]_89 (inverted) ; -                   ;
; AD_IN[8]  ; 70    ; 4        ; 32           ; 0            ; 21           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; Fitter               ; 0 pF ; BUFF_SEND_DATA:inst11|DATA_OUT[0]_89            ; -                   ;
; AD_IN[9]  ; 58    ; 4        ; 21           ; 0            ; 7            ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; Fitter               ; 0 pF ; BUFF_SEND_DATA:inst11|DATA_OUT[0]_89            ; -                   ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+------+-------------------------------------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; 6        ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; 8        ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; 9        ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 12       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; 13       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; 14       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 21       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; 86       ; DIFFIO_R7n, DEV_OE          ; Use as regular IO        ; AD_IN[4]                ; Dual Purpose Pin          ;
; 87       ; DIFFIO_R7p, DEV_CLRn        ; Use as regular IO        ; AD_IN[2]                ; Dual Purpose Pin          ;
; 92       ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; 94       ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 96       ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 98       ; DIFFIO_R4n, INIT_DONE       ; Use as regular IO        ; ADS930_DATA[6]          ; Dual Purpose Pin          ;
; 99       ; DIFFIO_R4p, CRC_ERROR       ; Use as regular IO        ; panduan_FIFOADIN        ; Dual Purpose Pin          ;
; 101      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; 103      ; DIFFIO_R3p, CLKUSR          ; Use as regular IO        ; INT0                    ; Dual Purpose Pin          ;
; 137      ; DATA5                       ; Use as regular IO        ; ADS930_SCLK             ; Dual Purpose Pin          ;
; 138      ; DATA6                       ; Use as regular IO        ; J1_SCLk                 ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1        ; 5 / 11 ( 45 % )   ; 3.3V          ; --           ;
; 2        ; 3 / 8 ( 38 % )    ; 3.3V          ; --           ;
; 3        ; 6 / 11 ( 55 % )   ; 3.3V          ; --           ;
; 4        ; 14 / 14 ( 100 % ) ; 3.3V          ; --           ;
; 5        ; 10 / 13 ( 77 % )  ; 3.3V          ; --           ;
; 6        ; 7 / 10 ( 70 % )   ; 3.3V          ; --           ;
; 7        ; 11 / 13 ( 85 % )  ; 3.3V          ; --           ;
; 8        ; 5 / 12 ( 42 % )   ; 3.3V          ; --           ;
+----------+-------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 2        ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 3        ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 4        ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 5        ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 6        ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 7        ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 8        ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 9        ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 10       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 11       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 12       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 13       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 14       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 18         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 16       ; 19         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 17       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 18       ; 20         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 19       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 21         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; 21       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 22       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 23       ; 24         ; 1        ; clk                                                       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 24       ; 25         ; 2        ; NOE                                                       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 25       ; 26         ; 2        ; NWE                                                       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 26       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 27       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 28       ; 31         ; 2        ; adclk                                                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 29       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 30       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 31       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 32       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 33       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 34       ; 41         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 35       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ; 45         ; 3        ; ADS930_SYNC                                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 39       ; 46         ; 3        ; ADS_SYNC                                                  ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 40       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 41       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 42       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 43       ; 53         ; 3        ; ADS930CLk                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 44       ; 54         ; 3        ; rd_enable                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 45       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 46       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 47       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 48       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 49       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 50       ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 51       ; 70         ; 3        ; A18                                                       ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 52       ; 72         ; 3        ; AD_IN[11]                                                 ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 53       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 54       ; 74         ; 4        ; AD_IN[12]                                                 ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 55       ; 75         ; 4        ; AD_IN[14]                                                 ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 56       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 57       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 58       ; 80         ; 4        ; AD_IN[9]                                                  ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 59       ; 83         ; 4        ; NADV                                                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 60       ; 84         ; 4        ; A17                                                       ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 61       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 62       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 63       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 64       ; 89         ; 4        ; AD_IN[1]                                                  ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 65       ; 90         ; 4        ; output[3]                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 66       ; 93         ; 4        ; output[7]                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 67       ; 94         ; 4        ; output[5]                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 68       ; 96         ; 4        ; output[6]                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 69       ; 97         ; 4        ; output[2]                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 70       ; 98         ; 4        ; AD_IN[8]                                                  ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 71       ; 99         ; 4        ; AD_IN[15]                                                 ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 72       ; 100        ; 4        ; output[0]                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 73       ; 102        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 74       ; 103        ; 5        ; AD_IN[7]                                                  ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 75       ; 104        ; 5        ; output[1]                                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 76       ; 106        ; 5        ; AD_IN[10]                                                 ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 77       ; 107        ; 5        ; AD_IN[13]                                                 ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 78       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 79       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 80       ; 113        ; 5        ; AD_IN[6]                                                  ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 81       ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 82       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 117        ; 5        ; AD_IN[0]                                                  ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 84       ; 118        ; 5        ; AD_IN[3]                                                  ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 85       ; 119        ; 5        ; AD_IN[5]                                                  ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 86       ; 120        ; 5        ; AD_IN[4]                                                  ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 87       ; 121        ; 5        ; AD_IN[2]                                                  ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 88       ; 125        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 89       ; 126        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 90       ; 127        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 91       ; 128        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 92       ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 93       ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 94       ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 96       ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 98       ; 136        ; 6        ; ADS930_DATA[6]                                            ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 99       ; 137        ; 6        ; panduan_FIFOADIN                                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 100      ; 138        ; 6        ; ADS930_DATA[2]                                            ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 101      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 102      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 103      ; 140        ; 6        ; INT0                                                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 104      ; 141        ; 6        ; ADS930_DATA[4]                                            ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 105      ; 142        ; 6        ; ADS930_DATA[3]                                            ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 106      ; 146        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 107      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ; 152        ; 7        ; ADS930_DATA[7]                                            ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 111      ; 154        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 112      ; 155        ; 7        ; A16                                                       ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 113      ; 156        ; 7        ; ADS930_DATA[5]                                            ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 114      ; 157        ; 7        ; ADS930_DATA[1]                                            ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 115      ; 158        ; 7        ; ADS930_DATA[0]                                            ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 116      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 118      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 119      ; 163        ; 7        ; output[4]                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 120      ; 164        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 121      ; 165        ; 7        ; wr_enable                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 122      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 123      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ; 173        ; 7        ; J7_DIN                                                    ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 125      ; 174        ; 7        ; J1_DIN                                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 126      ; 175        ; 7        ; J7_SYNC                                                   ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 127      ; 176        ; 7        ; ADS930_DIN                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 128      ; 177        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 129      ; 178        ; 8        ; J1_SYNC                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 130      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 132      ; 181        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 133      ; 182        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 134      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 135      ; 185        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 136      ; 187        ; 8        ; J7_SCLK                                                   ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 137      ; 190        ; 8        ; ADS930_SCLK                                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 138      ; 191        ; 8        ; J1_SCLk                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 139      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 140      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 195        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 142      ; 201        ; 8        ; INT4                                                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 143      ; 202        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 144      ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; EPAD     ;            ;          ; GND                                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+----------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                              ;
+-------------------------------+--------------------------------------------------------------------------+
; Name                          ; EP4_PLL:inst2|altpll:altpll_component|EP4_PLL_altpll:auto_generated|pll1 ;
+-------------------------------+--------------------------------------------------------------------------+
; SDC pin name                  ; inst2|altpll_component|auto_generated|pll1                               ;
; PLL mode                      ; Normal                                                                   ;
; Compensate clock              ; clock0                                                                   ;
; Compensated input/output pins ; --                                                                       ;
; Switchover type               ; --                                                                       ;
; Input frequency 0             ; 25.0 MHz                                                                 ;
; Input frequency 1             ; --                                                                       ;
; Nominal PFD frequency         ; 25.0 MHz                                                                 ;
; Nominal VCO frequency         ; 599.9 MHz                                                                ;
; VCO post scale K counter      ; 2                                                                        ;
; VCO frequency control         ; Auto                                                                     ;
; VCO phase shift step          ; 208 ps                                                                   ;
; VCO multiply                  ; --                                                                       ;
; VCO divide                    ; --                                                                       ;
; Freq min lock                 ; 12.5 MHz                                                                 ;
; Freq max lock                 ; 27.09 MHz                                                                ;
; M VCO Tap                     ; 0                                                                        ;
; M Initial                     ; 1                                                                        ;
; M value                       ; 24                                                                       ;
; N value                       ; 1                                                                        ;
; Charge pump current           ; setting 1                                                                ;
; Loop filter resistance        ; setting 24                                                               ;
; Loop filter capacitance       ; setting 0                                                                ;
; Bandwidth                     ; 450 kHz to 980 kHz                                                       ;
; Bandwidth type                ; Medium                                                                   ;
; Real time reconfigurable      ; Off                                                                      ;
; Scan chain MIF file           ; --                                                                       ;
; Preserve PLL counter order    ; Off                                                                      ;
; PLL location                  ; PLL_1                                                                    ;
; Inclk0 signal                 ; clk                                                                      ;
; Inclk1 signal                 ; --                                                                       ;
; Inclk0 signal type            ; Dedicated Pin                                                            ;
; Inclk1 signal type            ; --                                                                       ;
+-------------------------------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------+
; Name                                                                                 ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                      ;
+--------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------+
; EP4_PLL:inst2|altpll:altpll_component|EP4_PLL_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 2    ; 1   ; 50.0 MHz         ; 0 (0 ps)    ; 3.75 (208 ps)    ; 50/50      ; C0      ; 12            ; 6/6 Even   ; --            ; 1       ; 0       ; inst2|altpll_component|auto_generated|pll1|clk[0] ;
; EP4_PLL:inst2|altpll:altpll_component|EP4_PLL_altpll:auto_generated|wire_pll1_clk[1] ; clock1       ; 4    ; 1   ; 100.0 MHz        ; 0 (0 ps)    ; 7.50 (208 ps)    ; 50/50      ; C1      ; 6             ; 3/3 Even   ; --            ; 1       ; 0       ; inst2|altpll_component|auto_generated|pll1|clk[1] ;
+--------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                            ; Library Name ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+
; |FPGA_EP2C                                ; 240 (0)     ; 213 (0)                   ; 0 (0)         ; 34816       ; 5    ; 0            ; 0       ; 0         ; 56   ; 0            ; 27 (0)       ; 115 (0)           ; 98 (0)           ; |FPGA_EP2C                                                                                                                     ; work         ;
;    |ADC_FIFO:inst4|                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |FPGA_EP2C|ADC_FIFO:inst4                                                                                                      ; work         ;
;    |BUFF:inst5|                           ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; |FPGA_EP2C|BUFF:inst5                                                                                                          ; work         ;
;    |BUFF:inst6|                           ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; |FPGA_EP2C|BUFF:inst6                                                                                                          ; work         ;
;    |BUFF_SEND_DATA:inst11|                ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; |FPGA_EP2C|BUFF_SEND_DATA:inst11                                                                                               ; work         ;
;    |EP4_PLL:inst2|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_EP2C|EP4_PLL:inst2                                                                                                       ; work         ;
;       |altpll:altpll_component|           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_EP2C|EP4_PLL:inst2|altpll:altpll_component                                                                               ; work         ;
;          |EP4_PLL_altpll:auto_generated|  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_EP2C|EP4_PLL:inst2|altpll:altpll_component|EP4_PLL_altpll:auto_generated                                                 ; work         ;
;    |FIFO_ADIN:inst8|                      ; 145 (0)     ; 127 (0)                   ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 72 (0)            ; 57 (0)           ; |FPGA_EP2C|FIFO_ADIN:inst8                                                                                                     ; work         ;
;       |dcfifo:dcfifo_component|           ; 145 (0)     ; 127 (0)                   ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 72 (0)            ; 57 (0)           ; |FPGA_EP2C|FIFO_ADIN:inst8|dcfifo:dcfifo_component                                                                             ; work         ;
;          |dcfifo_cif1:auto_generated|     ; 145 (40)    ; 127 (39)                  ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 72 (34)           ; 57 (6)           ; |FPGA_EP2C|FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated                                                  ; work         ;
;             |a_graycounter_27c:wrptr_g1p| ; 25 (25)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 1 (1)             ; 18 (18)          ; |FPGA_EP2C|FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p                      ; work         ;
;             |a_graycounter_6p6:rdptr_g1p| ; 27 (27)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 1 (1)             ; 19 (19)          ; |FPGA_EP2C|FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p                      ; work         ;
;             |alt_synch_pipe_e7d:rs_dgwp|  ; 26 (0)      ; 26 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (0)            ; 9 (0)            ; |FPGA_EP2C|FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp                       ; work         ;
;                |dffpipe_f09:dffpipe12|    ; 26 (26)     ; 26 (26)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (17)           ; 9 (9)            ; |FPGA_EP2C|FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12 ; work         ;
;             |alt_synch_pipe_f7d:ws_dgrp|  ; 26 (0)      ; 26 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 19 (0)            ; 7 (0)            ; |FPGA_EP2C|FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp                       ; work         ;
;                |dffpipe_g09:dffpipe15|    ; 26 (26)     ; 26 (26)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 19 (19)           ; 7 (7)            ; |FPGA_EP2C|FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15 ; work         ;
;             |altsyncram_0011:fifo_ram|    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_EP2C|FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram                         ; work         ;
;             |cmpr_q76:rdempty_eq_comp|    ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; |FPGA_EP2C|FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|cmpr_q76:rdempty_eq_comp                         ; work         ;
;             |cmpr_q76:wrfull_eq_comp|     ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; |FPGA_EP2C|FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|cmpr_q76:wrfull_eq_comp                          ; work         ;
;    |SAVE_ADDR:inst|                       ; 19 (19)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 11 (11)           ; 8 (8)            ; |FPGA_EP2C|SAVE_ADDR:inst                                                                                                      ; work         ;
;    |SELECT_ADDR:inst7|                    ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 8 (8)            ; |FPGA_EP2C|SELECT_ADDR:inst7                                                                                                   ; work         ;
;    |cylon_1_ran:inst1|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_EP2C|cylon_1_ran:inst1                                                                                                   ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_EP2C|cylon_1_ran:inst1|altsyncram:altsyncram_component                                                                   ; work         ;
;          |altsyncram_6vg1:auto_generated| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FPGA_EP2C|cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated                                    ; work         ;
;    |phase_acc:inst3|                      ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; |FPGA_EP2C|phase_acc:inst3                                                                                                     ; work         ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                              ;
+------------------+----------+---------------+---------------+-----------------------+-----+------+
; Name             ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+------------------+----------+---------------+---------------+-----------------------+-----+------+
; INT0             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; wr_enable        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; INT4             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; adclk            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ADS930CLk        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; J1_DIN           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; J1_SYNC          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; J1_SCLk          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ADS930_DIN       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ADS930_SYNC      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ADS930_SCLK      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; panduan_FIFOADIN ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rd_enable        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output[7]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output[6]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output[5]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output[4]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output[3]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output[2]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output[1]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output[0]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; AD_IN[15]        ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; AD_IN[14]        ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; AD_IN[13]        ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; AD_IN[12]        ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; AD_IN[11]        ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; AD_IN[10]        ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; AD_IN[9]         ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; AD_IN[8]         ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; AD_IN[7]         ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; AD_IN[6]         ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; AD_IN[5]         ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; AD_IN[4]         ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; AD_IN[3]         ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; AD_IN[2]         ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; AD_IN[1]         ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; AD_IN[0]         ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; clk              ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; J7_DIN           ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; J7_SYNC          ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; J7_SCLK          ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ADS_SYNC         ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; A16              ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; NADV             ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; A18              ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; A17              ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; NWE              ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; NOE              ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; ADS930_DATA[7]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ADS930_DATA[6]   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; ADS930_DATA[5]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ADS930_DATA[4]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ADS930_DATA[3]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ADS930_DATA[2]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ADS930_DATA[1]   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; ADS930_DATA[0]   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
+------------------+----------+---------------+---------------+-----------------------+-----+------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                              ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; AD_IN[15]                                                                                                        ;                   ;         ;
;      - BUFF:inst5|DATA_OUT[15]~feeder                                                                            ; 0                 ; 6       ;
;      - BUFF:inst6|DATA_OUT[15]~feeder                                                                            ; 0                 ; 6       ;
;      - SAVE_ADDR:inst|ADDR[15]~feeder                                                                            ; 0                 ; 6       ;
; AD_IN[14]                                                                                                        ;                   ;         ;
;      - BUFF:inst5|DATA_OUT[14]~feeder                                                                            ; 0                 ; 6       ;
;      - SAVE_ADDR:inst|ADDR[14]~feeder                                                                            ; 0                 ; 6       ;
;      - BUFF:inst6|DATA_OUT[14]~feeder                                                                            ; 0                 ; 6       ;
; AD_IN[13]                                                                                                        ;                   ;         ;
;      - BUFF:inst5|DATA_OUT[13]~feeder                                                                            ; 0                 ; 6       ;
;      - BUFF:inst6|DATA_OUT[13]~feeder                                                                            ; 0                 ; 6       ;
;      - SAVE_ADDR:inst|ADDR[13]~feeder                                                                            ; 0                 ; 6       ;
; AD_IN[12]                                                                                                        ;                   ;         ;
;      - SAVE_ADDR:inst|ADDR[12]                                                                                   ; 0                 ; 6       ;
;      - BUFF:inst6|DATA_OUT[12]                                                                                   ; 0                 ; 6       ;
;      - BUFF:inst5|DATA_OUT[12]~feeder                                                                            ; 0                 ; 6       ;
; AD_IN[11]                                                                                                        ;                   ;         ;
;      - SAVE_ADDR:inst|ADDR[11]                                                                                   ; 0                 ; 6       ;
;      - BUFF:inst5|DATA_OUT[11]                                                                                   ; 0                 ; 6       ;
;      - BUFF:inst6|DATA_OUT[11]                                                                                   ; 0                 ; 6       ;
; AD_IN[10]                                                                                                        ;                   ;         ;
;      - SAVE_ADDR:inst|ADDR[10]                                                                                   ; 0                 ; 6       ;
;      - BUFF:inst6|DATA_OUT[10]                                                                                   ; 0                 ; 6       ;
;      - BUFF:inst5|DATA_OUT[10]~feeder                                                                            ; 0                 ; 6       ;
; AD_IN[9]                                                                                                         ;                   ;         ;
;      - SAVE_ADDR:inst|ADDR[9]                                                                                    ; 1                 ; 6       ;
;      - BUFF:inst5|DATA_OUT[9]~feeder                                                                             ; 1                 ; 6       ;
;      - BUFF:inst6|DATA_OUT[9]~feeder                                                                             ; 1                 ; 6       ;
; AD_IN[8]                                                                                                         ;                   ;         ;
;      - SAVE_ADDR:inst|ADDR[8]                                                                                    ; 0                 ; 6       ;
;      - BUFF:inst6|DATA_OUT[8]                                                                                    ; 0                 ; 6       ;
;      - BUFF:inst5|DATA_OUT[8]                                                                                    ; 0                 ; 6       ;
; AD_IN[7]                                                                                                         ;                   ;         ;
;      - SAVE_ADDR:inst|ADDR[7]                                                                                    ; 0                 ; 6       ;
;      - BUFF:inst6|DATA_OUT[7]~feeder                                                                             ; 0                 ; 6       ;
;      - BUFF:inst5|DATA_OUT[7]~feeder                                                                             ; 0                 ; 6       ;
;      - cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0             ; 0                 ; 6       ;
; AD_IN[6]                                                                                                         ;                   ;         ;
;      - SAVE_ADDR:inst|ADDR[6]                                                                                    ; 1                 ; 6       ;
;      - BUFF:inst6|DATA_OUT[6]                                                                                    ; 1                 ; 6       ;
;      - BUFF:inst5|DATA_OUT[6]~feeder                                                                             ; 1                 ; 6       ;
;      - cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0             ; 1                 ; 6       ;
; AD_IN[5]                                                                                                         ;                   ;         ;
;      - SAVE_ADDR:inst|ADDR[5]                                                                                    ; 0                 ; 6       ;
;      - BUFF:inst5|DATA_OUT[5]                                                                                    ; 0                 ; 6       ;
;      - BUFF:inst6|DATA_OUT[5]~feeder                                                                             ; 0                 ; 6       ;
;      - cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0             ; 0                 ; 6       ;
; AD_IN[4]                                                                                                         ;                   ;         ;
;      - SAVE_ADDR:inst|ADDR[4]                                                                                    ; 0                 ; 6       ;
;      - BUFF:inst5|DATA_OUT[4]                                                                                    ; 0                 ; 6       ;
;      - BUFF:inst6|DATA_OUT[4]~feeder                                                                             ; 0                 ; 6       ;
;      - cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0             ; 0                 ; 6       ;
; AD_IN[3]                                                                                                         ;                   ;         ;
;      - SAVE_ADDR:inst|ADDR[3]                                                                                    ; 0                 ; 6       ;
;      - BUFF:inst5|DATA_OUT[3]                                                                                    ; 0                 ; 6       ;
;      - BUFF:inst6|DATA_OUT[3]~feeder                                                                             ; 0                 ; 6       ;
;      - cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0             ; 0                 ; 6       ;
; AD_IN[2]                                                                                                         ;                   ;         ;
;      - BUFF:inst6|DATA_OUT[2]~feeder                                                                             ; 1                 ; 6       ;
;      - BUFF:inst5|DATA_OUT[2]~feeder                                                                             ; 1                 ; 6       ;
;      - SAVE_ADDR:inst|ADDR[2]~feeder                                                                             ; 1                 ; 6       ;
;      - cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0             ; 1                 ; 6       ;
; AD_IN[1]                                                                                                         ;                   ;         ;
;      - BUFF:inst6|DATA_OUT[1]~feeder                                                                             ; 0                 ; 6       ;
;      - BUFF:inst5|DATA_OUT[1]~feeder                                                                             ; 0                 ; 6       ;
;      - SAVE_ADDR:inst|ADDR[1]~feeder                                                                             ; 0                 ; 6       ;
;      - cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0             ; 0                 ; 6       ;
; AD_IN[0]                                                                                                         ;                   ;         ;
;      - cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0             ; 0                 ; 6       ;
;      - SAVE_ADDR:inst|ADDR[0]                                                                                    ; 0                 ; 6       ;
;      - BUFF:inst6|DATA_OUT[0]~feeder                                                                             ; 0                 ; 6       ;
;      - BUFF:inst5|DATA_OUT[0]~feeder                                                                             ; 0                 ; 6       ;
; clk                                                                                                              ;                   ;         ;
; J7_DIN                                                                                                           ;                   ;         ;
;      - J1_DIN~output                                                                                             ; 1                 ; 6       ;
;      - ADS930_DIN~output                                                                                         ; 1                 ; 6       ;
; J7_SYNC                                                                                                          ;                   ;         ;
;      - J1_SYNC~output                                                                                            ; 0                 ; 6       ;
; J7_SCLK                                                                                                          ;                   ;         ;
;      - J1_SCLk~output                                                                                            ; 0                 ; 6       ;
;      - ADS930_SCLK~output                                                                                        ; 0                 ; 6       ;
; ADS_SYNC                                                                                                         ;                   ;         ;
;      - ADS930_SYNC~output                                                                                        ; 0                 ; 6       ;
; A16                                                                                                              ;                   ;         ;
;      - SAVE_ADDR:inst|ADDR[16]~feeder                                                                            ; 0                 ; 6       ;
; NADV                                                                                                             ;                   ;         ;
;      - SAVE_ADDR:inst|ADDR[0]                                                                                    ; 0                 ; 0       ;
;      - SAVE_ADDR:inst|ADDR[1]                                                                                    ; 0                 ; 0       ;
;      - SAVE_ADDR:inst|ADDR[2]                                                                                    ; 0                 ; 0       ;
;      - SAVE_ADDR:inst|ADDR[3]                                                                                    ; 0                 ; 0       ;
;      - SAVE_ADDR:inst|ADDR[4]                                                                                    ; 0                 ; 0       ;
;      - SAVE_ADDR:inst|ADDR[5]                                                                                    ; 0                 ; 0       ;
;      - SAVE_ADDR:inst|ADDR[6]                                                                                    ; 0                 ; 0       ;
;      - SAVE_ADDR:inst|ADDR[7]                                                                                    ; 0                 ; 0       ;
;      - SAVE_ADDR:inst|ADDR[8]                                                                                    ; 0                 ; 0       ;
;      - SAVE_ADDR:inst|ADDR[9]                                                                                    ; 0                 ; 0       ;
;      - SAVE_ADDR:inst|ADDR[10]                                                                                   ; 0                 ; 0       ;
;      - SAVE_ADDR:inst|ADDR[11]                                                                                   ; 0                 ; 0       ;
;      - SAVE_ADDR:inst|ADDR[12]                                                                                   ; 0                 ; 0       ;
;      - SAVE_ADDR:inst|ADDR[13]                                                                                   ; 0                 ; 0       ;
;      - SAVE_ADDR:inst|ADDR[14]                                                                                   ; 0                 ; 0       ;
;      - SAVE_ADDR:inst|ADDR[15]                                                                                   ; 0                 ; 0       ;
;      - SAVE_ADDR:inst|ADDR[16]                                                                                   ; 0                 ; 0       ;
;      - SAVE_ADDR:inst|ADDR[17]                                                                                   ; 0                 ; 0       ;
;      - SAVE_ADDR:inst|ADDR[18]                                                                                   ; 0                 ; 0       ;
; A18                                                                                                              ;                   ;         ;
;      - SAVE_ADDR:inst|ADDR[18]                                                                                   ; 1                 ; 6       ;
; A17                                                                                                              ;                   ;         ;
;      - SAVE_ADDR:inst|ADDR[17]                                                                                   ; 0                 ; 6       ;
; NWE                                                                                                              ;                   ;         ;
; NOE                                                                                                              ;                   ;         ;
; ADS930_DATA[7]                                                                                                   ;                   ;         ;
;      - FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6 ; 0                 ; 6       ;
; ADS930_DATA[6]                                                                                                   ;                   ;         ;
;      - FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6 ; 1                 ; 6       ;
; ADS930_DATA[5]                                                                                                   ;                   ;         ;
;      - FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4 ; 0                 ; 6       ;
; ADS930_DATA[4]                                                                                                   ;                   ;         ;
;      - FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4 ; 0                 ; 6       ;
; ADS930_DATA[3]                                                                                                   ;                   ;         ;
;      - FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2 ; 0                 ; 6       ;
; ADS930_DATA[2]                                                                                                   ;                   ;         ;
;      - FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2 ; 0                 ; 6       ;
; ADS930_DATA[1]                                                                                                   ;                   ;         ;
;      - FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0 ; 1                 ; 6       ;
; ADS930_DATA[0]                                                                                                   ;                   ;         ;
;      - FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0 ; 1                 ; 6       ;
+------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                 ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; BUFF_SEND_DATA:inst11|DATA_OUT[0]_89                                                 ; LCCOMB_X26_Y15_N24 ; 17      ; Output enable              ; no     ; --                   ; --               ; --                        ;
; EP4_PLL:inst2|altpll:altpll_component|EP4_PLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1              ; 3       ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; EP4_PLL:inst2|altpll:altpll_component|EP4_PLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_1              ; 74      ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|valid_rdreq~0     ; LCCOMB_X25_Y17_N0  ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|valid_wrreq~0     ; LCCOMB_X26_Y18_N16 ; 25      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; NADV                                                                                 ; PIN_59             ; 19      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; NOE                                                                                  ; PIN_24             ; 61      ; Clock                      ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; NWE                                                                                  ; PIN_25             ; 33      ; Clock                      ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; SELECT_ADDR:inst7|Equal0~0                                                           ; LCCOMB_X24_Y4_N8   ; 1       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; SELECT_ADDR:inst7|Equal1~6                                                           ; LCCOMB_X24_Y4_N18  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SELECT_ADDR:inst7|Equal2~0                                                           ; LCCOMB_X24_Y4_N4   ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SELECT_ADDR:inst7|Equal3~0                                                           ; LCCOMB_X24_Y4_N22  ; 8       ; Latch enable               ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; clk                                                                                  ; PIN_23             ; 3       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; clk                                                                                  ; PIN_23             ; 33      ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
+--------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                 ; Location          ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; EP4_PLL:inst2|altpll:altpll_component|EP4_PLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1             ; 3       ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; EP4_PLL:inst2|altpll:altpll_component|EP4_PLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_1             ; 74      ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; NOE                                                                                  ; PIN_24            ; 61      ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; NWE                                                                                  ; PIN_25            ; 33      ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; SELECT_ADDR:inst7|Equal3~0                                                           ; LCCOMB_X24_Y4_N22 ; 8       ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; clk                                                                                  ; PIN_23            ; 33      ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
+--------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                            ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------------------+---------+
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|valid_wrreq~0                                                ; 29      ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|valid_rdreq~0                                                ; 29      ;
; NADV~input                                                                                                                      ; 19      ;
; BUFF_SEND_DATA:inst11|DATA_OUT[0]_89                                                                                            ; 17      ;
; SELECT_ADDR:inst7|Equal1~6                                                                                                      ; 16      ;
; SELECT_ADDR:inst7|Equal2~0                                                                                                      ; 16      ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2                       ; 11      ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                       ; 11      ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3                       ; 10      ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                       ; 10      ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                       ; 10      ;
; NOE~input                                                                                                                       ; 9       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a1                       ; 9       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                       ; 9       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                       ; 9       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                       ; 9       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                      ; 9       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a2                       ; 7       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a5                       ; 7       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a0                       ; 7       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0                       ; 6       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a3                       ; 6       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6                       ; 6       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                       ; 6       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                                                   ; 6       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                   ; 6       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                   ; 6       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[2]                                                   ; 6       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                   ; 6       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[4]                                                   ; 6       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                   ; 6       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[6]                                                   ; 6       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[9]                                                   ; 6       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[8]                                                   ; 6       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[10]                                                  ; 6       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a1                       ; 5       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a4                       ; 5       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a7                       ; 5       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a9                       ; 5       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                      ; 5       ;
; AD_IN[0]~input                                                                                                                  ; 4       ;
; AD_IN[1]~input                                                                                                                  ; 4       ;
; AD_IN[2]~input                                                                                                                  ; 4       ;
; AD_IN[3]~input                                                                                                                  ; 4       ;
; AD_IN[4]~input                                                                                                                  ; 4       ;
; AD_IN[5]~input                                                                                                                  ; 4       ;
; AD_IN[6]~input                                                                                                                  ; 4       ;
; AD_IN[7]~input                                                                                                                  ; 4       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a0~_wirecell             ; 4       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|ram_address_b[11]                                            ; 4       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|ram_address_a[11]                                            ; 4       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|cntr_cout[5]~0                   ; 4       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|_~0                              ; 4       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|parity9                          ; 4       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|cntr_cout[5]~0                   ; 4       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|_~1                              ; 4       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|parity6                          ; 4       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                      ; 4       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                      ; 4       ;
; SELECT_ADDR:inst7|Equal3~0                                                                                                      ; 4       ;
; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; 4       ;
; AD_IN[8]~input                                                                                                                  ; 3       ;
; AD_IN[9]~input                                                                                                                  ; 3       ;
; AD_IN[10]~input                                                                                                                 ; 3       ;
; AD_IN[11]~input                                                                                                                 ; 3       ;
; AD_IN[12]~input                                                                                                                 ; 3       ;
; AD_IN[13]~input                                                                                                                 ; 3       ;
; AD_IN[14]~input                                                                                                                 ; 3       ;
; AD_IN[15]~input                                                                                                                 ; 3       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|_~1                              ; 3       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|_~2                              ; 3       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                      ; 3       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                      ; 3       ;
; ADC_FIFO:inst4|next_state~1                                                                                                     ; 3       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|cmpr_q76:wrfull_eq_comp|aneb_result_wire[0]~7                ; 3       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|cmpr_q76:wrfull_eq_comp|aneb_result_wire[0]~4                ; 3       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[11]                                                  ; 3       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[12]                                                  ; 3       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|cmpr_q76:rdempty_eq_comp|aneb_result_wire[0]                 ; 3       ;
; SAVE_ADDR:inst|ADDR[11]                                                                                                         ; 3       ;
; SAVE_ADDR:inst|ADDR[10]                                                                                                         ; 3       ;
; ADC_FIFO:inst4|wr_enable                                                                                                        ; 3       ;
; J7_SCLK~input                                                                                                                   ; 2       ;
; J7_DIN~input                                                                                                                    ; 2       ;
; clk~input                                                                                                                       ; 2       ;
; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch                                                                                         ; 2       ;
; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch                                                                                         ; 2       ;
; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch                                                                                         ; 2       ;
; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch                                                                                         ; 2       ;
; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch                                                                                         ; 2       ;
; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch                                                                                         ; 2       ;
; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch                                                                                         ; 2       ;
; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch                                                                                         ; 2       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|_~2                              ; 2       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|_~3                              ; 2       ;
; SELECT_ADDR:inst7|Equal0~0                                                                                                      ; 2       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]                                                   ; 2       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                   ; 2       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[1]                                                   ; 2       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]                                                   ; 2       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                   ; 2       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]                                                   ; 2       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                   ; 2       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[6]                                                   ; 2       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]                                                   ; 2       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                   ; 2       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]                                                  ; 2       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                  ; 2       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                                  ; 2       ;
; SELECT_ADDR:inst7|Equal1~4                                                                                                      ; 2       ;
; SELECT_ADDR:inst7|Equal1~3                                                                                                      ; 2       ;
; SAVE_ADDR:inst|ADDR[15]                                                                                                         ; 2       ;
; SELECT_ADDR:inst7|Equal1~2                                                                                                      ; 2       ;
; SAVE_ADDR:inst|ADDR[7]                                                                                                          ; 2       ;
; SAVE_ADDR:inst|ADDR[6]                                                                                                          ; 2       ;
; SELECT_ADDR:inst7|Equal1~1                                                                                                      ; 2       ;
; SAVE_ADDR:inst|ADDR[5]                                                                                                          ; 2       ;
; SAVE_ADDR:inst|ADDR[4]                                                                                                          ; 2       ;
; SAVE_ADDR:inst|ADDR[3]                                                                                                          ; 2       ;
; SAVE_ADDR:inst|ADDR[2]                                                                                                          ; 2       ;
; SELECT_ADDR:inst7|Equal1~0                                                                                                      ; 2       ;
; SAVE_ADDR:inst|ADDR[17]                                                                                                         ; 2       ;
; SAVE_ADDR:inst|ADDR[1]                                                                                                          ; 2       ;
; SAVE_ADDR:inst|ADDR[18]                                                                                                         ; 2       ;
; SAVE_ADDR:inst|ADDR[16]                                                                                                         ; 2       ;
; phase_acc:inst3|acc[31]                                                                                                         ; 2       ;
; phase_acc:inst3|acc[30]                                                                                                         ; 2       ;
; phase_acc:inst3|acc[29]                                                                                                         ; 2       ;
; phase_acc:inst3|acc[28]                                                                                                         ; 2       ;
; phase_acc:inst3|acc[27]                                                                                                         ; 2       ;
; phase_acc:inst3|acc[26]                                                                                                         ; 2       ;
; phase_acc:inst3|acc[25]                                                                                                         ; 2       ;
; phase_acc:inst3|acc[24]                                                                                                         ; 2       ;
; EP4_PLL:inst2|altpll:altpll_component|EP4_PLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl_e_ADS930CLk                        ; 1       ;
; ADS930_DATA[0]~input                                                                                                            ; 1       ;
; ADS930_DATA[1]~input                                                                                                            ; 1       ;
; ADS930_DATA[2]~input                                                                                                            ; 1       ;
; ADS930_DATA[3]~input                                                                                                            ; 1       ;
; ADS930_DATA[4]~input                                                                                                            ; 1       ;
; ADS930_DATA[5]~input                                                                                                            ; 1       ;
; ADS930_DATA[6]~input                                                                                                            ; 1       ;
; ADS930_DATA[7]~input                                                                                                            ; 1       ;
; A17~input                                                                                                                       ; 1       ;
; A18~input                                                                                                                       ; 1       ;
; A16~input                                                                                                                       ; 1       ;
; ADS_SYNC~input                                                                                                                  ; 1       ;
; J7_SYNC~input                                                                                                                   ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]~0                                                 ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]~0                                                 ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|_~10                             ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|_~9                              ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|_~8                              ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|_~11                             ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|_~10                             ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|_~9                              ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|_~7                              ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[0]                 ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[1]                 ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[2]                 ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[3]                 ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|_~8                              ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[0]                  ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[1]                  ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[2]                  ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[3]                  ; 1       ;
; SELECT_ADDR:inst7|Equal1~5                                                                                                      ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a1~0                     ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|_~6                              ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a3~0                     ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a2~0                     ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|_~5                              ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a5~0                     ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|_~4                              ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a4~0                     ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a7~0                     ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6~0                     ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a9~0                     ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11~0                    ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8~0                     ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|_~3                              ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12~0                    ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10~0                    ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[0]                                           ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|_~7                              ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[3]                                           ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3~0                     ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[1]                                           ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a1~0                     ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[2]                                           ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2~0                     ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|_~6                              ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[5]                                           ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5~0                     ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|_~5                              ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[4]                                           ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4~0                     ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[7]                                           ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7~0                     ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[6]                                           ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6~0                     ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[9]                                           ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9~0                     ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[8]                                           ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8~0                     ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|_~4                              ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[11]                                          ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11~0                    ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[10]                                          ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10~0                    ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[12]                                          ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12~0                    ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|_~0                              ; 1       ;
; BUFF:inst6|DATA_OUT[15]                                                                                                         ; 1       ;
; BUFF:inst6|DATA_OUT[14]                                                                                                         ; 1       ;
; BUFF:inst6|DATA_OUT[13]                                                                                                         ; 1       ;
; BUFF:inst6|DATA_OUT[12]                                                                                                         ; 1       ;
; BUFF:inst6|DATA_OUT[11]                                                                                                         ; 1       ;
; BUFF:inst6|DATA_OUT[10]                                                                                                         ; 1       ;
; BUFF:inst6|DATA_OUT[9]                                                                                                          ; 1       ;
; BUFF:inst5|DATA_OUT[0]                                                                                                          ; 1       ;
; BUFF:inst5|DATA_OUT[1]                                                                                                          ; 1       ;
; BUFF:inst5|DATA_OUT[2]                                                                                                          ; 1       ;
; BUFF:inst5|DATA_OUT[3]                                                                                                          ; 1       ;
; BUFF:inst5|DATA_OUT[4]                                                                                                          ; 1       ;
; BUFF:inst5|DATA_OUT[5]                                                                                                          ; 1       ;
; BUFF:inst5|DATA_OUT[6]                                                                                                          ; 1       ;
; BUFF:inst5|DATA_OUT[7]                                                                                                          ; 1       ;
; BUFF:inst5|DATA_OUT[8]                                                                                                          ; 1       ;
; BUFF:inst5|DATA_OUT[9]                                                                                                          ; 1       ;
; BUFF:inst5|DATA_OUT[10]                                                                                                         ; 1       ;
; BUFF:inst5|DATA_OUT[11]                                                                                                         ; 1       ;
; BUFF:inst5|DATA_OUT[12]                                                                                                         ; 1       ;
; BUFF:inst5|DATA_OUT[13]                                                                                                         ; 1       ;
; BUFF:inst5|DATA_OUT[14]                                                                                                         ; 1       ;
; BUFF:inst5|DATA_OUT[15]                                                                                                         ; 1       ;
; BUFF:inst6|DATA_OUT[0]                                                                                                          ; 1       ;
; BUFF:inst6|DATA_OUT[1]                                                                                                          ; 1       ;
; BUFF:inst6|DATA_OUT[2]                                                                                                          ; 1       ;
; BUFF:inst6|DATA_OUT[3]                                                                                                          ; 1       ;
; BUFF:inst6|DATA_OUT[4]                                                                                                          ; 1       ;
; BUFF:inst6|DATA_OUT[5]                                                                                                          ; 1       ;
; BUFF:inst6|DATA_OUT[6]                                                                                                          ; 1       ;
; BUFF:inst6|DATA_OUT[7]                                                                                                          ; 1       ;
; BUFF:inst6|DATA_OUT[8]                                                                                                          ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[1]  ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[3]  ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[0]  ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[5]  ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[2]  ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[7]  ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[4]  ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[9]  ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[6]  ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[11] ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[8]  ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[12] ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[10] ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[0]  ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[3]  ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[1]  ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[2]  ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[5]  ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[4]  ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[7]  ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[6]  ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[9]  ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[8]  ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[11] ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[10] ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[12] ; 1       ;
; ADC_FIFO:inst4|current_state.START                                                                                              ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[1]  ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|cmpr_q76:wrfull_eq_comp|aneb_result_wire[0]~6                ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3]  ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[0]  ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|cmpr_q76:wrfull_eq_comp|aneb_result_wire[0]~5                ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[5]  ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[2]  ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|cmpr_q76:wrfull_eq_comp|aneb_result_wire[0]~3                ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[7]  ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[4]  ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|cmpr_q76:wrfull_eq_comp|aneb_result_wire[0]~2                ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[9]  ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[6]  ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|cmpr_q76:wrfull_eq_comp|aneb_result_wire[0]~1                ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[11] ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[8]  ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|cmpr_q76:wrfull_eq_comp|aneb_result_wire[0]~0                ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[12] ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[10] ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|cmpr_q76:rdempty_eq_comp|aneb_result_wire[0]~6               ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[0]  ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[3]  ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|cmpr_q76:rdempty_eq_comp|data_wire[2]~0                      ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[1]  ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|cmpr_q76:rdempty_eq_comp|aneb_result_wire[0]~5               ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[2]  ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[5]  ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|cmpr_q76:rdempty_eq_comp|aneb_result_wire[0]~4               ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|cmpr_q76:rdempty_eq_comp|aneb_result_wire[0]~3               ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[4]  ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[7]  ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|cmpr_q76:rdempty_eq_comp|aneb_result_wire[0]~2               ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[6]  ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[9]  ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|cmpr_q76:rdempty_eq_comp|aneb_result_wire[0]~1               ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[8]  ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[11] ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|cmpr_q76:rdempty_eq_comp|aneb_result_wire[0]~0               ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[10] ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[12] ; 1       ;
; SAVE_ADDR:inst|ADDR[14]                                                                                                         ; 1       ;
; SAVE_ADDR:inst|ADDR[13]                                                                                                         ; 1       ;
; SAVE_ADDR:inst|ADDR[12]                                                                                                         ; 1       ;
; SAVE_ADDR:inst|ADDR[9]                                                                                                          ; 1       ;
; SAVE_ADDR:inst|ADDR[8]                                                                                                          ; 1       ;
; ADC_FIFO:inst4|rd_enable                                                                                                        ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[1]                              ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[0]                              ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[3]                              ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[2]                              ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[5]                              ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[4]                              ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[7]                              ; 1       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[6]                              ; 1       ;
; phase_acc:inst3|acc[31]~94                                                                                                      ; 1       ;
; phase_acc:inst3|acc[30]~93                                                                                                      ; 1       ;
; phase_acc:inst3|acc[30]~92                                                                                                      ; 1       ;
; phase_acc:inst3|acc[29]~91                                                                                                      ; 1       ;
; phase_acc:inst3|acc[29]~90                                                                                                      ; 1       ;
; phase_acc:inst3|acc[28]~89                                                                                                      ; 1       ;
; phase_acc:inst3|acc[28]~88                                                                                                      ; 1       ;
; phase_acc:inst3|acc[27]~87                                                                                                      ; 1       ;
; phase_acc:inst3|acc[27]~86                                                                                                      ; 1       ;
; phase_acc:inst3|acc[26]~85                                                                                                      ; 1       ;
; phase_acc:inst3|acc[26]~84                                                                                                      ; 1       ;
; phase_acc:inst3|acc[25]~83                                                                                                      ; 1       ;
; phase_acc:inst3|acc[25]~82                                                                                                      ; 1       ;
; phase_acc:inst3|acc[24]~81                                                                                                      ; 1       ;
; phase_acc:inst3|acc[24]~80                                                                                                      ; 1       ;
; phase_acc:inst3|acc[23]~79                                                                                                      ; 1       ;
; phase_acc:inst3|acc[23]~78                                                                                                      ; 1       ;
; phase_acc:inst3|acc[22]~77                                                                                                      ; 1       ;
; phase_acc:inst3|acc[22]~76                                                                                                      ; 1       ;
; phase_acc:inst3|acc[21]~75                                                                                                      ; 1       ;
; phase_acc:inst3|acc[21]~74                                                                                                      ; 1       ;
; phase_acc:inst3|acc[20]~73                                                                                                      ; 1       ;
; phase_acc:inst3|acc[20]~72                                                                                                      ; 1       ;
; phase_acc:inst3|acc[19]~71                                                                                                      ; 1       ;
; phase_acc:inst3|acc[19]~70                                                                                                      ; 1       ;
; phase_acc:inst3|acc[18]~69                                                                                                      ; 1       ;
; phase_acc:inst3|acc[18]~68                                                                                                      ; 1       ;
; phase_acc:inst3|acc[17]~67                                                                                                      ; 1       ;
; phase_acc:inst3|acc[17]~66                                                                                                      ; 1       ;
; phase_acc:inst3|acc[16]~65                                                                                                      ; 1       ;
; phase_acc:inst3|acc[16]~64                                                                                                      ; 1       ;
; phase_acc:inst3|acc[15]~63                                                                                                      ; 1       ;
; phase_acc:inst3|acc[15]~62                                                                                                      ; 1       ;
; phase_acc:inst3|acc[14]~61                                                                                                      ; 1       ;
; phase_acc:inst3|acc[14]~60                                                                                                      ; 1       ;
; phase_acc:inst3|acc[13]~59                                                                                                      ; 1       ;
; phase_acc:inst3|acc[13]~58                                                                                                      ; 1       ;
; phase_acc:inst3|acc[12]~57                                                                                                      ; 1       ;
; phase_acc:inst3|acc[12]~56                                                                                                      ; 1       ;
; phase_acc:inst3|acc[11]~55                                                                                                      ; 1       ;
; phase_acc:inst3|acc[11]~54                                                                                                      ; 1       ;
; phase_acc:inst3|acc[10]~53                                                                                                      ; 1       ;
; phase_acc:inst3|acc[10]~52                                                                                                      ; 1       ;
; phase_acc:inst3|acc[9]~51                                                                                                       ; 1       ;
; phase_acc:inst3|acc[9]~50                                                                                                       ; 1       ;
; phase_acc:inst3|acc[8]~49                                                                                                       ; 1       ;
; phase_acc:inst3|acc[8]~48                                                                                                       ; 1       ;
; phase_acc:inst3|acc[7]~47                                                                                                       ; 1       ;
; phase_acc:inst3|acc[7]~46                                                                                                       ; 1       ;
; phase_acc:inst3|acc[6]~45                                                                                                       ; 1       ;
; phase_acc:inst3|acc[6]~44                                                                                                       ; 1       ;
; phase_acc:inst3|acc[5]~43                                                                                                       ; 1       ;
; phase_acc:inst3|acc[5]~42                                                                                                       ; 1       ;
; phase_acc:inst3|acc[4]~41                                                                                                       ; 1       ;
; phase_acc:inst3|acc[4]~40                                                                                                       ; 1       ;
; phase_acc:inst3|acc[3]~39                                                                                                       ; 1       ;
; phase_acc:inst3|acc[3]~38                                                                                                       ; 1       ;
; phase_acc:inst3|acc[2]~37                                                                                                       ; 1       ;
; phase_acc:inst3|acc[2]~36                                                                                                       ; 1       ;
; phase_acc:inst3|acc[1]~35                                                                                                       ; 1       ;
; phase_acc:inst3|acc[1]~34                                                                                                       ; 1       ;
; phase_acc:inst3|acc[0]~33                                                                                                       ; 1       ;
; phase_acc:inst3|acc[0]~32                                                                                                       ; 1       ;
; phase_acc:inst3|acc[0]                                                                                                          ; 1       ;
; phase_acc:inst3|acc[1]                                                                                                          ; 1       ;
; phase_acc:inst3|acc[2]                                                                                                          ; 1       ;
; phase_acc:inst3|acc[3]                                                                                                          ; 1       ;
; phase_acc:inst3|acc[4]                                                                                                          ; 1       ;
; phase_acc:inst3|acc[5]                                                                                                          ; 1       ;
; phase_acc:inst3|acc[6]                                                                                                          ; 1       ;
; phase_acc:inst3|acc[7]                                                                                                          ; 1       ;
; phase_acc:inst3|acc[8]                                                                                                          ; 1       ;
; phase_acc:inst3|acc[9]                                                                                                          ; 1       ;
; phase_acc:inst3|acc[10]                                                                                                         ; 1       ;
; phase_acc:inst3|acc[11]                                                                                                         ; 1       ;
; phase_acc:inst3|acc[12]                                                                                                         ; 1       ;
; phase_acc:inst3|acc[13]                                                                                                         ; 1       ;
; phase_acc:inst3|acc[14]                                                                                                         ; 1       ;
; phase_acc:inst3|acc[15]                                                                                                         ; 1       ;
; phase_acc:inst3|acc[16]                                                                                                         ; 1       ;
; phase_acc:inst3|acc[17]                                                                                                         ; 1       ;
; phase_acc:inst3|acc[18]                                                                                                         ; 1       ;
; phase_acc:inst3|acc[19]                                                                                                         ; 1       ;
; phase_acc:inst3|acc[20]                                                                                                         ; 1       ;
; phase_acc:inst3|acc[21]                                                                                                         ; 1       ;
; phase_acc:inst3|acc[22]                                                                                                         ; 1       ;
; phase_acc:inst3|acc[23]                                                                                                         ; 1       ;
; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|q_b[1]                                         ; 1       ;
; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|q_b[2]                                         ; 1       ;
; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|q_b[3]                                         ; 1       ;
; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|q_b[4]                                         ; 1       ;
; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|q_b[5]                                         ; 1       ;
; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|q_b[6]                                         ; 1       ;
; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|q_b[7]                                         ; 1       ;
; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|q_b[0]                                         ; 1       ;
; EP4_PLL:inst2|altpll:altpll_component|EP4_PLL_altpll:auto_generated|wire_pll1_fbout                                             ; 1       ;
+---------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------------------------------------------------------+----------------------+-----------------+-----------------+
; Name                                                                                                   ; Type ; Mode             ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                                                       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ;
+--------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------------------------------------------------------+----------------------+-----------------+-----------------+
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 4096         ; 8            ; 4096         ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 32768 ; 4096                        ; 8                           ; 4096                        ; 8                           ; 32768               ; 4    ; None ; M9K_X27_Y17_N0, M9K_X27_Y18_N0, M9K_X27_Y15_N0, M9K_X27_Y16_N0 ; Don't care           ; Old data        ; Old data        ;
; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; Dual Clocks ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1    ; None ; M9K_X27_Y4_N0                                                  ; Don't care           ; Old data        ; Old data        ;
+--------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------------------------------------------------------+----------------------+-----------------+-----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+------------------------------------------------------+
; Other Routing Usage Summary                          ;
+-----------------------------+------------------------+
; Other Routing Resource Type ; Usage                  ;
+-----------------------------+------------------------+
; Block interconnects         ; 452 / 32,401 ( 1 % )   ;
; C16 interconnects           ; 19 / 1,326 ( 1 % )     ;
; C4 interconnects            ; 218 / 21,816 ( < 1 % ) ;
; Direct links                ; 62 / 32,401 ( < 1 % )  ;
; Global clocks               ; 6 / 10 ( 60 % )        ;
; Local interconnects         ; 139 / 10,320 ( 1 % )   ;
; R24 interconnects           ; 22 / 1,289 ( 2 % )     ;
; R4 interconnects            ; 272 / 28,186 ( < 1 % ) ;
+-----------------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 12.00) ; Number of LABs  (Total = 20) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 2                            ;
; 2                                           ; 1                            ;
; 3                                           ; 0                            ;
; 4                                           ; 0                            ;
; 5                                           ; 1                            ;
; 6                                           ; 0                            ;
; 7                                           ; 1                            ;
; 8                                           ; 0                            ;
; 9                                           ; 1                            ;
; 10                                          ; 0                            ;
; 11                                          ; 1                            ;
; 12                                          ; 0                            ;
; 13                                          ; 0                            ;
; 14                                          ; 1                            ;
; 15                                          ; 2                            ;
; 16                                          ; 10                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 1.45) ; Number of LABs  (Total = 20) ;
+------------------------------------+------------------------------+
; 1 Clock                            ; 16                           ;
; 1 Clock enable                     ; 8                            ;
; 2 Clock enables                    ; 2                            ;
; 2 Clocks                           ; 3                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 21.40) ; Number of LABs  (Total = 20) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 2                            ;
; 3                                            ; 0                            ;
; 4                                            ; 1                            ;
; 5                                            ; 0                            ;
; 6                                            ; 0                            ;
; 7                                            ; 0                            ;
; 8                                            ; 0                            ;
; 9                                            ; 2                            ;
; 10                                           ; 0                            ;
; 11                                           ; 0                            ;
; 12                                           ; 0                            ;
; 13                                           ; 1                            ;
; 14                                           ; 0                            ;
; 15                                           ; 0                            ;
; 16                                           ; 0                            ;
; 17                                           ; 0                            ;
; 18                                           ; 1                            ;
; 19                                           ; 0                            ;
; 20                                           ; 0                            ;
; 21                                           ; 0                            ;
; 22                                           ; 0                            ;
; 23                                           ; 0                            ;
; 24                                           ; 1                            ;
; 25                                           ; 0                            ;
; 26                                           ; 1                            ;
; 27                                           ; 3                            ;
; 28                                           ; 3                            ;
; 29                                           ; 0                            ;
; 30                                           ; 1                            ;
; 31                                           ; 2                            ;
; 32                                           ; 2                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 8.10) ; Number of LABs  (Total = 20) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 1                            ;
; 1                                               ; 2                            ;
; 2                                               ; 1                            ;
; 3                                               ; 0                            ;
; 4                                               ; 0                            ;
; 5                                               ; 1                            ;
; 6                                               ; 1                            ;
; 7                                               ; 1                            ;
; 8                                               ; 3                            ;
; 9                                               ; 2                            ;
; 10                                              ; 3                            ;
; 11                                              ; 2                            ;
; 12                                              ; 0                            ;
; 13                                              ; 1                            ;
; 14                                              ; 0                            ;
; 15                                              ; 0                            ;
; 16                                              ; 1                            ;
; 17                                              ; 1                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 12.70) ; Number of LABs  (Total = 20) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 2                            ;
; 3                                            ; 1                            ;
; 4                                            ; 0                            ;
; 5                                            ; 0                            ;
; 6                                            ; 0                            ;
; 7                                            ; 2                            ;
; 8                                            ; 1                            ;
; 9                                            ; 1                            ;
; 10                                           ; 1                            ;
; 11                                           ; 1                            ;
; 12                                           ; 0                            ;
; 13                                           ; 2                            ;
; 14                                           ; 1                            ;
; 15                                           ; 0                            ;
; 16                                           ; 1                            ;
; 17                                           ; 2                            ;
; 18                                           ; 3                            ;
; 19                                           ; 0                            ;
; 20                                           ; 0                            ;
; 21                                           ; 0                            ;
; 22                                           ; 0                            ;
; 23                                           ; 0                            ;
; 24                                           ; 1                            ;
; 25                                           ; 0                            ;
; 26                                           ; 0                            ;
; 27                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 7     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 23    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O  ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; No Location assignments found.                                           ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 0            ; 0            ; 0            ; 0            ; 0            ; 56        ; 0            ; 0            ; 56        ; 56        ; 0            ; 0            ; 0            ; 0            ; 35           ; 0            ; 0            ; 35           ; 0            ; 0            ; 8            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 56        ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 56           ; 56           ; 56           ; 56           ; 56           ; 0         ; 56           ; 56           ; 0         ; 0         ; 56           ; 56           ; 56           ; 56           ; 21           ; 56           ; 56           ; 21           ; 56           ; 56           ; 48           ; 56           ; 56           ; 56           ; 56           ; 56           ; 56           ; 0         ; 56           ; 56           ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; INT0               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; wr_enable          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INT4               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; adclk              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADS930CLk          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J1_DIN             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J1_SYNC            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J1_SCLk            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADS930_DIN         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADS930_SYNC        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADS930_SCLK        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; panduan_FIFOADIN   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rd_enable          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output[7]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output[6]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output[5]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output[4]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output[3]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output[2]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output[1]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output[0]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD_IN[15]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD_IN[14]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD_IN[13]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD_IN[12]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD_IN[11]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD_IN[10]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD_IN[9]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD_IN[8]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD_IN[7]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD_IN[6]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD_IN[5]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD_IN[4]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD_IN[3]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD_IN[2]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD_IN[1]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD_IN[0]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J7_DIN             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J7_SYNC            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J7_SCLK            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADS_SYNC           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; A16                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; NADV               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; A18                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; A17                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; NWE                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; NOE                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADS930_DATA[7]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADS930_DATA[6]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADS930_DATA[5]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADS930_DATA[4]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADS930_DATA[3]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADS930_DATA[2]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADS930_DATA[1]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADS930_DATA[0]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                             ;
+---------------------------------------------------+---------------------------------------------------+-------------------+
; Source Clock(s)                                   ; Destination Clock(s)                              ; Delay Added in ns ;
+---------------------------------------------------+---------------------------------------------------+-------------------+
; NADV                                              ; NWE                                               ; 8.3               ;
; NADV,NOE                                          ; NOE                                               ; 8.0               ;
; I/O                                               ; SAVE_ADDR:inst|ADDR[0]                            ; 7.4               ;
; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 1.6               ;
+---------------------------------------------------+---------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                 ; Destination Register                                                                                                         ; Delay Added in ns ;
+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+-------------------+
; SAVE_ADDR:inst|ADDR[0]                                                                                                          ; BUFF:inst6|DATA_OUT[0]                                                                                                       ; 1.290             ;
; NOE                                                                                                                             ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch                                                                                      ; 0.931             ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; 0.856             ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[10] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; 0.856             ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[11] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; 0.856             ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[8]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; 0.856             ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[9]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; 0.856             ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[6]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; 0.856             ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[7]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; 0.856             ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[4]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; 0.856             ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; 0.856             ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; 0.856             ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[1]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; 0.856             ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; 0.856             ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; 0.856             ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; 0.856             ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; 0.856             ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; 0.856             ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; 0.856             ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; 0.856             ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; 0.856             ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; 0.856             ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[6]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; 0.856             ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; 0.856             ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; 0.856             ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; 0.856             ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a0                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; 0.856             ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|parity6                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; 0.856             ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; 0.856             ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; 0.856             ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[1]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; 0.856             ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[0]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; 0.856             ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a1                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; 0.856             ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; 0.856             ;
; SAVE_ADDR:inst|ADDR[16]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; 0.856             ;
; SAVE_ADDR:inst|ADDR[18]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; 0.856             ;
; SAVE_ADDR:inst|ADDR[1]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; 0.856             ;
; SAVE_ADDR:inst|ADDR[17]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; 0.856             ;
; SAVE_ADDR:inst|ADDR[2]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; 0.856             ;
; SAVE_ADDR:inst|ADDR[3]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; 0.856             ;
; SAVE_ADDR:inst|ADDR[4]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; 0.856             ;
; SAVE_ADDR:inst|ADDR[5]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; 0.856             ;
; SAVE_ADDR:inst|ADDR[6]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; 0.856             ;
; SAVE_ADDR:inst|ADDR[7]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; 0.856             ;
; SAVE_ADDR:inst|ADDR[8]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; 0.856             ;
; SAVE_ADDR:inst|ADDR[9]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; 0.856             ;
; SAVE_ADDR:inst|ADDR[10]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; 0.856             ;
; SAVE_ADDR:inst|ADDR[11]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; 0.856             ;
; SAVE_ADDR:inst|ADDR[15]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; 0.856             ;
; SAVE_ADDR:inst|ADDR[12]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; 0.856             ;
; SAVE_ADDR:inst|ADDR[13]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; 0.856             ;
; SAVE_ADDR:inst|ADDR[14]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; 0.856             ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                   ; 0.489             ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                   ; 0.489             ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                   ; 0.489             ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a5~porta_address_reg0 ; 0.322             ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a5~porta_address_reg0 ; 0.322             ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[4]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a5~porta_address_reg0 ; 0.322             ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[2]               ; 0.089             ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a7                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[1]              ; 0.084             ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[1]              ; 0.082             ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a1                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[0]              ; 0.081             ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a2                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[0]              ; 0.079             ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[2]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a5~porta_address_reg0 ; 0.064             ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a5~porta_address_reg0 ; 0.064             ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[2]              ; 0.024             ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a5                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a7                    ; 0.018             ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[2]                 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                   ; 0.016             ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a5~porta_address_reg0 ; 0.013             ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[6]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a1~porta_address_reg0 ; 0.011             ;
+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 70 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (119006): Selected device EP4CE6E22C8 for design "FPGA_EP2C"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "EP4_PLL:inst2|altpll:altpll_component|EP4_PLL_altpll:auto_generated|pll1" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for EP4_PLL:inst2|altpll:altpll_component|EP4_PLL_altpll:auto_generated|wire_pll1_clk[0] port
    Info (15099): Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for EP4_PLL:inst2|altpll:altpll_component|EP4_PLL_altpll:auto_generated|wire_pll1_clk[1] port
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10E22C8 is compatible
    Info (176445): Device EP4CE15E22C8 is compatible
    Info (176445): Device EP4CE22E22C8 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location 12
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location 13
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location 101
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 56 pins of 56 total pins
    Info (169086): Pin INT0 not assigned to an exact location on the device
    Info (169086): Pin wr_enable not assigned to an exact location on the device
    Info (169086): Pin INT4 not assigned to an exact location on the device
    Info (169086): Pin adclk not assigned to an exact location on the device
    Info (169086): Pin ADS930CLk not assigned to an exact location on the device
    Info (169086): Pin J1_DIN not assigned to an exact location on the device
    Info (169086): Pin J1_SYNC not assigned to an exact location on the device
    Info (169086): Pin J1_SCLk not assigned to an exact location on the device
    Info (169086): Pin ADS930_DIN not assigned to an exact location on the device
    Info (169086): Pin ADS930_SYNC not assigned to an exact location on the device
    Info (169086): Pin ADS930_SCLK not assigned to an exact location on the device
    Info (169086): Pin panduan_FIFOADIN not assigned to an exact location on the device
    Info (169086): Pin rd_enable not assigned to an exact location on the device
    Info (169086): Pin output[7] not assigned to an exact location on the device
    Info (169086): Pin output[6] not assigned to an exact location on the device
    Info (169086): Pin output[5] not assigned to an exact location on the device
    Info (169086): Pin output[4] not assigned to an exact location on the device
    Info (169086): Pin output[3] not assigned to an exact location on the device
    Info (169086): Pin output[2] not assigned to an exact location on the device
    Info (169086): Pin output[1] not assigned to an exact location on the device
    Info (169086): Pin output[0] not assigned to an exact location on the device
    Info (169086): Pin AD_IN[15] not assigned to an exact location on the device
    Info (169086): Pin AD_IN[14] not assigned to an exact location on the device
    Info (169086): Pin AD_IN[13] not assigned to an exact location on the device
    Info (169086): Pin AD_IN[12] not assigned to an exact location on the device
    Info (169086): Pin AD_IN[11] not assigned to an exact location on the device
    Info (169086): Pin AD_IN[10] not assigned to an exact location on the device
    Info (169086): Pin AD_IN[9] not assigned to an exact location on the device
    Info (169086): Pin AD_IN[8] not assigned to an exact location on the device
    Info (169086): Pin AD_IN[7] not assigned to an exact location on the device
    Info (169086): Pin AD_IN[6] not assigned to an exact location on the device
    Info (169086): Pin AD_IN[5] not assigned to an exact location on the device
    Info (169086): Pin AD_IN[4] not assigned to an exact location on the device
    Info (169086): Pin AD_IN[3] not assigned to an exact location on the device
    Info (169086): Pin AD_IN[2] not assigned to an exact location on the device
    Info (169086): Pin AD_IN[1] not assigned to an exact location on the device
    Info (169086): Pin AD_IN[0] not assigned to an exact location on the device
    Info (169086): Pin clk not assigned to an exact location on the device
    Info (169086): Pin J7_DIN not assigned to an exact location on the device
    Info (169086): Pin J7_SYNC not assigned to an exact location on the device
    Info (169086): Pin J7_SCLK not assigned to an exact location on the device
    Info (169086): Pin ADS_SYNC not assigned to an exact location on the device
    Info (169086): Pin A16 not assigned to an exact location on the device
    Info (169086): Pin NADV not assigned to an exact location on the device
    Info (169086): Pin A18 not assigned to an exact location on the device
    Info (169086): Pin A17 not assigned to an exact location on the device
    Info (169086): Pin NWE not assigned to an exact location on the device
    Info (169086): Pin NOE not assigned to an exact location on the device
    Info (169086): Pin ADS930_DATA[7] not assigned to an exact location on the device
    Info (169086): Pin ADS930_DATA[6] not assigned to an exact location on the device
    Info (169086): Pin ADS930_DATA[5] not assigned to an exact location on the device
    Info (169086): Pin ADS930_DATA[4] not assigned to an exact location on the device
    Info (169086): Pin ADS930_DATA[3] not assigned to an exact location on the device
    Info (169086): Pin ADS930_DATA[2] not assigned to an exact location on the device
    Info (169086): Pin ADS930_DATA[1] not assigned to an exact location on the device
    Info (169086): Pin ADS930_DATA[0] not assigned to an exact location on the device
Warning (335093): TimeQuest Timing Analyzer is analyzing 9 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_cif1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_g09:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_f09:dffpipe12|dffe13a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'FPGA_EP2C.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained generated clocks found in the design
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node adclk~output
Info (176353): Automatically promoted node EP4_PLL:inst2|altpll:altpll_component|EP4_PLL_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
    Info (176355): Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0
Info (176353): Automatically promoted node EP4_PLL:inst2|altpll:altpll_component|EP4_PLL_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C1 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node NOE~input (placed in PIN 24 (CLK2, DIFFCLK_1p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node BUFF_SEND_DATA:inst11|DATA_OUT[0]_89
        Info (176357): Destination node BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch
        Info (176357): Destination node BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch
        Info (176357): Destination node BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch
        Info (176357): Destination node BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch
        Info (176357): Destination node BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch
        Info (176357): Destination node BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch
        Info (176357): Destination node BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch
        Info (176357): Destination node BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch
Info (176353): Automatically promoted node NWE~input (placed in PIN 25 (CLK3, DIFFCLK_1n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0
Info (176353): Automatically promoted node SELECT_ADDR:inst7|Equal3~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|valid_rdreq~0
        Info (176357): Destination node FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|_~1
        Info (176357): Destination node BUFF_SEND_DATA:inst11|DATA_OUT[0]_89
        Info (176357): Destination node panduan_FIFOADIN~output
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 52 (unused VREF, 3.3V VCCIO, 16 input, 20 output, 16 bidirectional)
        Info (176212): I/O standards used: 3.3-V LVTTL.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  6 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  10 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:05
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:02
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24
Info (170194): Fitter routing operations ending: elapsed time is 00:00:03
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 1.33 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Warning (169177): 35 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin AD_IN[15] uses I/O standard 3.3-V LVTTL at 71
    Info (169178): Pin AD_IN[14] uses I/O standard 3.3-V LVTTL at 55
    Info (169178): Pin AD_IN[13] uses I/O standard 3.3-V LVTTL at 77
    Info (169178): Pin AD_IN[12] uses I/O standard 3.3-V LVTTL at 54
    Info (169178): Pin AD_IN[11] uses I/O standard 3.3-V LVTTL at 52
    Info (169178): Pin AD_IN[10] uses I/O standard 3.3-V LVTTL at 76
    Info (169178): Pin AD_IN[9] uses I/O standard 3.3-V LVTTL at 58
    Info (169178): Pin AD_IN[8] uses I/O standard 3.3-V LVTTL at 70
    Info (169178): Pin AD_IN[7] uses I/O standard 3.3-V LVTTL at 74
    Info (169178): Pin AD_IN[6] uses I/O standard 3.3-V LVTTL at 80
    Info (169178): Pin AD_IN[5] uses I/O standard 3.3-V LVTTL at 85
    Info (169178): Pin AD_IN[4] uses I/O standard 3.3-V LVTTL at 86
    Info (169178): Pin AD_IN[3] uses I/O standard 3.3-V LVTTL at 84
    Info (169178): Pin AD_IN[2] uses I/O standard 3.3-V LVTTL at 87
    Info (169178): Pin AD_IN[1] uses I/O standard 3.3-V LVTTL at 64
    Info (169178): Pin AD_IN[0] uses I/O standard 3.3-V LVTTL at 83
    Info (169178): Pin clk uses I/O standard 3.3-V LVTTL at 23
    Info (169178): Pin J7_DIN uses I/O standard 3.3-V LVTTL at 124
    Info (169178): Pin J7_SYNC uses I/O standard 3.3-V LVTTL at 126
    Info (169178): Pin J7_SCLK uses I/O standard 3.3-V LVTTL at 136
    Info (169178): Pin ADS_SYNC uses I/O standard 3.3-V LVTTL at 39
    Info (169178): Pin A16 uses I/O standard 3.3-V LVTTL at 112
    Info (169178): Pin NADV uses I/O standard 3.3-V LVTTL at 59
    Info (169178): Pin A18 uses I/O standard 3.3-V LVTTL at 51
    Info (169178): Pin A17 uses I/O standard 3.3-V LVTTL at 60
    Info (169178): Pin NWE uses I/O standard 3.3-V LVTTL at 25
    Info (169178): Pin NOE uses I/O standard 3.3-V LVTTL at 24
    Info (169178): Pin ADS930_DATA[7] uses I/O standard 3.3-V LVTTL at 110
    Info (169178): Pin ADS930_DATA[6] uses I/O standard 3.3-V LVTTL at 98
    Info (169178): Pin ADS930_DATA[5] uses I/O standard 3.3-V LVTTL at 113
    Info (169178): Pin ADS930_DATA[4] uses I/O standard 3.3-V LVTTL at 104
    Info (169178): Pin ADS930_DATA[3] uses I/O standard 3.3-V LVTTL at 105
    Info (169178): Pin ADS930_DATA[2] uses I/O standard 3.3-V LVTTL at 100
    Info (169178): Pin ADS930_DATA[1] uses I/O standard 3.3-V LVTTL at 114
    Info (169178): Pin ADS930_DATA[0] uses I/O standard 3.3-V LVTTL at 115
Info (144001): Generated suppressed messages file E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/MCU2DDS+DAC(EP1C6T144c8_2/output_files/FPGA_EP2C.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 909 megabytes
    Info: Processing ended: Wed May 20 19:38:21 2015
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:17


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/MCU2DDS+DAC(EP1C6T144c8_2/output_files/FPGA_EP2C.fit.smsg.


