INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Rob Dunn/Documents/School/ENEL 453/VHDL_Class/Lab 2/clock_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clock_divider
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Rob Dunn/Documents/School/ENEL 453/VHDL_Class/Lab 2/Lab2_Giesbrecht_Oh_Dunn/Lab2_Giesbrecht_Oh_Dunn.srcs/sources_1/new/digital_clock.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity digital_clock
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Rob Dunn/Documents/School/ENEL 453/VHDL_Class/Lab 2/downcounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity downcounter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Rob Dunn/Documents/School/ENEL 453/VHDL_Class/Lab 2/sevensegment.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sevensegment
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Rob Dunn/Documents/School/ENEL 453/VHDL_Class/Lab 2/sevensegment_selector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sevensegment_selector
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Rob Dunn/Documents/School/ENEL 453/VHDL_Class/Lab 2/tb_digital_clock.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_digital_clock
