---
layout: post
title:  "ì„ë² ë””ë“œMCU | ADC"
date:   2025-02-14 +09001
categories: ì„ë² ë””ë“œMCU
tag: "Infineon"
---




## SPI vs I2C vs UART ë¹„êµ

## **1. SPI (Serial Peripheral Interface)**
- **ê³ ì† ì§ë ¬ í†µì‹ ** (1~50 MHz)
- **ë§ˆìŠ¤í„°-ìŠ¬ë ˆì´ë¸Œ êµ¬ì¡°**, Full-Duplex ì§€ì›
- **4ê°œ ì´ìƒì˜ í•€ í•„ìš”** (SCLK, MOSI, MISO, SS)
- **ì†ë„ê°€ ë¹ ë¥´ì§€ë§Œ, ë°°ì„ ì´ ë§ì•„ì§**
- **ì‚¬ìš© ì˜ˆì‹œ**: SD ì¹´ë“œ, LCD ë””ìŠ¤í”Œë ˆì´, ê³ ì† ì„¼ì„œ

## **2. I2C (Inter-Integrated Circuit)**
- **ì €ì† ì§ë ¬ í†µì‹ ** (100 kHz ~ 3.4 MHz)
- **ë©€í‹° ë§ˆìŠ¤í„°-ìŠ¬ë ˆì´ë¸Œ ì§€ì›**, Half-Duplex
- **2ê°œì˜ í•€ë§Œ í•„ìš”** (SDA, SCL)
- **ì†ë„ëŠ” ëŠë¦¬ì§€ë§Œ, ì—¬ëŸ¬ ì¥ì¹˜ë¥¼ ì‰½ê²Œ ì—°ê²° ê°€ëŠ¥**
- **ì‚¬ìš© ì˜ˆì‹œ**: ì˜¨ë„ ì„¼ì„œ, EEPROM, RTC ëª¨ë“ˆ

## **3. UART (Universal Asynchronous Receiver/Transmitter)**
- **ë¹„ë™ê¸° ì§ë ¬ í†µì‹ ** (ë³´í†µ 9600~115200 bps)
- **ì‹œì‘/ì •ì§€ ë¹„íŠ¸ ì‚¬ìš©**, Half-Duplex
- **2ê°œì˜ í•€ í•„ìš”** (TX, RX)
- **ê°„ë‹¨í•œ ì—°ê²°ì´ ê°€ëŠ¥í•˜ì§€ë§Œ, ë™ê¸°í™” í•„ìš”**
- **ì‚¬ìš© ì˜ˆì‹œ**: ì‹œë¦¬ì–¼ ëª¨ë‹ˆí„°, ë¸”ë£¨íˆ¬ìŠ¤ ëª¨ë“ˆ, GPS ëª¨ë“ˆ

## **ğŸ“Œ ìš”ì•½**
|  | SPI | I2C | UART |
|--|------|------|------|
| **ì†ë„** | ë¹ ë¦„ | ì¤‘ê°„ | ëŠë¦¼ |
| **í†µì‹  ë°©ì‹** | ë™ê¸° (í´ëŸ­ í•„ìš”) | ë™ê¸° (í´ëŸ­ í•„ìš”) | ë¹„ë™ê¸° |
| **Full/Half-Duplex** | Full | Half | Half |
| **í•€ ê°œìˆ˜** | ìµœì†Œ 4ê°œ | 2ê°œ | 2ê°œ |
| **ë©€í‹° ìŠ¬ë ˆì´ë¸Œ** | ê°€ëŠ¥ (SS í•€ í•„ìš”) | ê°€ëŠ¥ | ë¶ˆê°€ëŠ¥ |
| **ì‚¬ìš© ì˜ˆì‹œ** | SD ì¹´ë“œ, LCD | ì„¼ì„œ, EEPROM | ë¸”ë£¨íˆ¬ìŠ¤, GPS |


5ê°œì˜ í•€ë§Œìœ¼ë¡œë„ ë°ì´í„°ë¥¼ ì „ë‹¬í•  ìˆ˜ ìˆë„ë¡ ìœ„ì˜ 3ê°œì˜ í†µì‹ ë°©ë²• ì¤‘ í•˜ë‚˜ë¥¼ ì„ íƒí•´ì•¼í•œë‹¤.
ìš°ë¦¬ëŠ” ì´ë²ˆì— SPIë¥¼ ì‚¬ìš©í•œë‹¤.

ì„ë² ë””ë“œ ì‹œìŠ¤í…œ ê°œë°œì—ì„œ í•˜ë“œì›¨ì–´ ì„ íƒê³¼ ì†Œí”„íŠ¸ì›¨ì–´ ì„¤ê³„ë¡œ ì´ì–´ì§€ëŠ” ê³¼ì •ì´ ë§¤ìš° ì¤‘ìš”í•˜ë‹¤. ì„ íƒëœ í•˜ë“œì›¨ì–´ ìŠ¤íŒ©ì— ë§ì¶°ì„œ ì ì ˆí•œ ì†Œí”„íŠ¸ì›¨ì–´ ì„¤ê³„ ë°©ì‹ì„ ê³ ë¥´ëŠ” ê²ƒì´ í•µì‹¬ì´ë‹¤.




``` c
/**********************************************************************************************************************
 * \file Cpu0_Main.c
 * \copyright Copyright (C) Infineon Technologies AG 2019
 * 
 * Use of this file is subject to the terms of use agreed between (i) you or the company in which ordinary course of 
 * business you are acting and (ii) Infineon Technologies AG or its licensees. If and as long as no such terms of use
 * are agreed, use of this file is subject to following:
 * 
 * Boost Software License - Version 1.0 - August 17th, 2003
 * 
 * Permission is hereby granted, free of charge, to any person or organization obtaining a copy of the software and 
 * accompanying documentation covered by this license (the "Software") to use, reproduce, display, distribute, execute,
 * and transmit the Software, and to prepare derivative works of the Software, and to permit third-parties to whom the
 * Software is furnished to do so, all subject to the following:
 * 
 * The copyright notices in the Software and this entire statement, including the above license grant, this restriction
 * and the following disclaimer, must be included in all copies of the Software, in whole or in part, and all 
 * derivative works of the Software, unless such copies or derivative works are solely in the form of 
 * machine-executable object code generated by a source language processor.
 * 
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE
 * WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT SHALL THE 
 * COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN 
 * CONTRACT, TORT OR OTHERWISE, XARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
 * IN THE SOFTWARE.
 *********************************************************************************************************************/
#include "Ifx_Types.h"
#include "IfxCpu.h"
#include "IfxScuWdt.h"

#include "IfxPort.h"
#include "IfxPort_PinMap.h"

#include "Driver_Stm.h"
#include "Platform_Types.h"

//GPIO related
#define PCn_2_IDX 19
#define P2_IDX 2
#define PCn_1_IDX 11
#define P1_IDX 1
#define PCn_0_IDX 4

#define SCLK    IfxPort_P00_0
#define RCLK    IfxPort_P00_1
#define DIO     IfxPort_P00_2

// ERU related
#define EXIS0_IDX 4
#define FEN0_IDX 8
#define EIEN0_IDX 11
#define INP0_IDX 12
#define IGP0_IDX 14

// SRC related
#define SRE_IDX 10
#define TOS_IDX 11

// ISR related
#define STOP 0
#define START 1
#define RESET 2
int state = STOP;
int pstate = STOP;
uint8_t _LED_0F[10] = {0xC0, 0xf9,0xa4,0xb0,0x99,0x92,0x82,0xF8,0x80,0x90};
typedef struct
{
    uint32_t u32nuCnt1ms;
    uint32_t u32nuCnt10ms;
    uint32_t u32nuCnt100ms;
    uint32_t u32nuCnt1000ms;

}TestCnt;

IFX_INTERRUPT(ISR0,0,0x10);
IFX_INTERRUPT(ISR1,0,0x20);
void ISR0(void){
    switch(state){
        case STOP:
            state = START;
            break;
        case START:
            state = STOP;
            break;
        default:
            state = START;
            break;
    }
}
void ISR1(void){
    pstate = state;
    state = RESET;
}

// Task scheduling related
void AppScheduling(void);
void AppTask1ms(void);
void AppTask10ms(void);
void AppTask100ms(void);
void AppTask1000ms(void);
void send_port(uint8_t X, uint8_t port);
void send(uint8_t X);

/***********************************************************************/
/*Variable*/
/***********************************************************************/
TestCnt stTestCnt;

IfxCpu_syncEvent g_cpuSyncEvent = 0;


void initGPIO(void);
void initERU(void);


int core0_main(void){
    IfxCpu_enableInterrupts();
    
    /* !!WATCHDOG0 AND SAFETY WATCHDOG ARE DISABLED HERE!!
     * Enable the watchdogs and service them periodically if it is required
     */
    IfxScuWdt_disableCpuWatchdog(IfxScuWdt_getCpuWatchdogPassword());
    IfxScuWdt_disableSafetyWatchdog(IfxScuWdt_getSafetyWatchdogPassword());
    
    /* Wait for CPU sync event */
    IfxCpu_emitEvent(&g_cpuSyncEvent);
    IfxCpu_waitEvent(&g_cpuSyncEvent, 1);

    initGPIO();
    initERU();
    Driver_Stm_Init();
    send_port(_LED_0F[1], 0xF);
    while(1)
    {
        int n1, n2, n3, n4;
        for(int n=0;n<9999;){
            switch(state){
                case STOP:
                    break;
                case START:
                    n++;
                    break;
                case RESET:
                    state=pstate;
                    n=0;
                    break;
                default:
                    n=0;
                    break;
            }
            n1 = (int) n%10;
            n2 = (int) (n%100)/10;
            n3 = (int) (n%1000)/100;
            n4 = (int) (n%10000)/1000;
           for(int j=0;j<50;j++){
                send_port(_LED_0F[n1], 0x1);
                send_port(_LED_0F[n2], 0x2);
                send_port(_LED_0F[n3], 0x4);
                send_port(_LED_0F[n4], 0x8);
            }
        }
//        AppScheduling();
    }
    return (1);
}

void initGPIO(void){
    P02_IOCR0.U &= ~(0x1F << PCn_0_IDX);
    P02_IOCR0.U |= 0x02;                // SW D2
    P02_IOCR0.U &= ~(0x1F << PCn_1_IDX);
    P02_IOCR0.U |= 0x02 << PCn_1_IDX;   // SW D3

    P10_IOCR0.U &= ~(0x1F << PCn_2_IDX);
    P10_IOCR0.U |= 0x10 << PCn_2_IDX;
    P10_IOCR0.U &= ~(0x1F << PCn_1_IDX);
    P10_IOCR0.U |= 0x10 << PCn_1_IDX;
    P10_IOCR0.U &= ~(0x1F << PCn_2_IDX);
    P10_IOCR0.U |= 0x10 << PCn_2_IDX;

    P10_IOCR0.U &= ~(0x1F << PCn_1_IDX);
    P10_IOCR0.U |= 0x10 << PCn_1_IDX;

    IfxPort_setPinModeOutput(SCLK.port, SCLK.pinIndex, IfxPort_OutputMode_pushPull, IfxPort_OutputIdx_general);
    IfxPort_setPinModeOutput(DIO.port, DIO.pinIndex, IfxPort_OutputMode_pushPull, IfxPort_OutputIdx_general);
    IfxPort_setPinModeOutput(RCLK.port, RCLK.pinIndex, IfxPort_OutputMode_pushPull, IfxPort_OutputIdx_general);
}

void AppTask1ms(void)
{
    stTestCnt.u32nuCnt1ms++;
}

void AppTask10ms(void)
{
    stTestCnt.u32nuCnt10ms++;
}

void AppTask100ms(void)
{
    stTestCnt.u32nuCnt100ms++;
}

void AppTask1000ms(void)
{
    static int flag = 0;
    if(flag == 0)
    {
        IfxPort_setPinLow(IfxPort_P10_2.port, IfxPort_P10_2.pinIndex);
        flag = 1;
    }
    else
    {
        IfxPort_setPinHigh(IfxPort_P10_2.port, IfxPort_P10_2.pinIndex);
        flag = 0;
    }
    stTestCnt.u32nuCnt1000ms++;

}

void AppScheduling(void){
    if(stSchedulingInfo.u8nuScheduling1msFlag == 1u)
    {
        stSchedulingInfo.u8nuScheduling1msFlag = 0u;
        AppTask1ms();

        if(stSchedulingInfo.u8nuScheduling10msFlag == 1u)
        {
            stSchedulingInfo.u8nuScheduling10msFlag = 0u;
            AppTask10ms();
        }

        if(stSchedulingInfo.u8nuScheduling100msFlag == 1u)
        {
            stSchedulingInfo.u8nuScheduling100msFlag = 0u;
            AppTask100ms();
        }
        if(stSchedulingInfo.u8nuScheduling1000msFlag == 1u)
        {
            stSchedulingInfo.u8nuScheduling1000msFlag = 0u;
            AppTask1000ms();
        }
    }
}


void send_port(uint8_t X, uint8_t port){
    send(X);
    send(port);
    IfxPort_setPinLow(RCLK.port,RCLK.pinIndex);
    IfxPort_setPinHigh(RCLK.port,RCLK.pinIndex);
}
void send(uint8_t X){
    for(int i=8;i>=1;i--){
        if(X & 0x80) IfxPort_setPinHigh(DIO.port, DIO.pinIndex);
        else IfxPort_setPinLow(DIO.port, DIO.pinIndex);

        X <<= 1;
        IfxPort_setPinLow(SCLK.port,SCLK.pinIndex);
        IfxPort_setPinHigh(SCLK.port,SCLK.pinIndex);
    }
}

void initERU(void){
    SCU_EICR1.U &= ~(0x7 << EXIS0_IDX);
    SCU_EICR1.U |= 0x1 << EXIS0_IDX;
    SCU_EICR1.U |= 0x1 << FEN0_IDX;
    SCU_EICR1.U |= 0x1 << EIEN0_IDX;
    SCU_EICR1.U &= ~(0x7 << INP0_IDX);

    SCU_EICR1.U &= ~(0x7 << (EXIS0_IDX + 16));
    SCU_EICR1.U |= 0x2 << (EXIS0_IDX + 16);
    SCU_EICR1.U |= 0x1 << (FEN0_IDX + 16);
    SCU_EICR1.U |= 0x1 << (EIEN0_IDX + 16);
    SCU_EICR1.U &= ~(0x7 << (INP0_IDX + 16));
    SCU_EICR1.U += 0x1 << (INP0_IDX + 16); // OGU1ë²ˆ ì‚¬ìš©

    SCU_IGCR0.U &= ~(0x3 << IGP0_IDX);
    SCU_IGCR0.U |= 0x1 << IGP0_IDX;

    SCU_IGCR0.U &= ~(0x3 << (IGP0_IDX+16));
    SCU_IGCR0.U |= 0x1 << (IGP0_IDX+16);

    SRC_SCU_SCU_ERU0.U &= ~0XFF;
    SRC_SCU_SCU_ERU0.U |= 0X10;
    SRC_SCU_SCU_ERU0.U |= 0x1 << SRE_IDX;
    SRC_SCU_SCU_ERU0.U &= ~(0x3 << TOS_IDX);

    SRC_SCU_SCU_ERU1.U &= ~0XFF;
    SRC_SCU_SCU_ERU1.U |= 0X20;
    SRC_SCU_SCU_ERU1.U |= 0x1 << SRE_IDX;
    SRC_SCU_SCU_ERU1.U &= ~(0x3 << TOS_IDX);

}

```