
L4-ECG.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b3e0  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000048c  0800b570  0800b570  0000c570  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b9fc  0800b9fc  0000d1e4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800b9fc  0800b9fc  0000c9fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ba04  0800ba04  0000d1e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ba04  0800ba04  0000ca04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ba08  0800ba08  0000ca08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e4  20000000  0800ba0c  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000ab0  200001e4  0800bbf0  0000d1e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000c94  0800bbf0  0000dc94  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d1e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c689  00000000  00000000  0000d214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003a00  00000000  00000000  0002989d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000018e0  00000000  00000000  0002d2a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001365  00000000  00000000  0002eb80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002c8ef  00000000  00000000  0002fee5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001c998  00000000  00000000  0005c7d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00117173  00000000  00000000  0007916c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001902df  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007cc0  00000000  00000000  00190324  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  00197fe4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e4 	.word	0x200001e4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b558 	.word	0x0800b558

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e8 	.word	0x200001e8
 80001cc:	0800b558 	.word	0x0800b558

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000bbc:	f000 b988 	b.w	8000ed0 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	468e      	mov	lr, r1
 8000be0:	4604      	mov	r4, r0
 8000be2:	4688      	mov	r8, r1
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d14a      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4617      	mov	r7, r2
 8000bec:	d962      	bls.n	8000cb4 <__udivmoddi4+0xdc>
 8000bee:	fab2 f682 	clz	r6, r2
 8000bf2:	b14e      	cbz	r6, 8000c08 <__udivmoddi4+0x30>
 8000bf4:	f1c6 0320 	rsb	r3, r6, #32
 8000bf8:	fa01 f806 	lsl.w	r8, r1, r6
 8000bfc:	fa20 f303 	lsr.w	r3, r0, r3
 8000c00:	40b7      	lsls	r7, r6
 8000c02:	ea43 0808 	orr.w	r8, r3, r8
 8000c06:	40b4      	lsls	r4, r6
 8000c08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c0c:	fa1f fc87 	uxth.w	ip, r7
 8000c10:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c14:	0c23      	lsrs	r3, r4, #16
 8000c16:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c1a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c1e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c22:	429a      	cmp	r2, r3
 8000c24:	d909      	bls.n	8000c3a <__udivmoddi4+0x62>
 8000c26:	18fb      	adds	r3, r7, r3
 8000c28:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000c2c:	f080 80ea 	bcs.w	8000e04 <__udivmoddi4+0x22c>
 8000c30:	429a      	cmp	r2, r3
 8000c32:	f240 80e7 	bls.w	8000e04 <__udivmoddi4+0x22c>
 8000c36:	3902      	subs	r1, #2
 8000c38:	443b      	add	r3, r7
 8000c3a:	1a9a      	subs	r2, r3, r2
 8000c3c:	b2a3      	uxth	r3, r4
 8000c3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c4a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c4e:	459c      	cmp	ip, r3
 8000c50:	d909      	bls.n	8000c66 <__udivmoddi4+0x8e>
 8000c52:	18fb      	adds	r3, r7, r3
 8000c54:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000c58:	f080 80d6 	bcs.w	8000e08 <__udivmoddi4+0x230>
 8000c5c:	459c      	cmp	ip, r3
 8000c5e:	f240 80d3 	bls.w	8000e08 <__udivmoddi4+0x230>
 8000c62:	443b      	add	r3, r7
 8000c64:	3802      	subs	r0, #2
 8000c66:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c6a:	eba3 030c 	sub.w	r3, r3, ip
 8000c6e:	2100      	movs	r1, #0
 8000c70:	b11d      	cbz	r5, 8000c7a <__udivmoddi4+0xa2>
 8000c72:	40f3      	lsrs	r3, r6
 8000c74:	2200      	movs	r2, #0
 8000c76:	e9c5 3200 	strd	r3, r2, [r5]
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d905      	bls.n	8000c8e <__udivmoddi4+0xb6>
 8000c82:	b10d      	cbz	r5, 8000c88 <__udivmoddi4+0xb0>
 8000c84:	e9c5 0100 	strd	r0, r1, [r5]
 8000c88:	2100      	movs	r1, #0
 8000c8a:	4608      	mov	r0, r1
 8000c8c:	e7f5      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000c8e:	fab3 f183 	clz	r1, r3
 8000c92:	2900      	cmp	r1, #0
 8000c94:	d146      	bne.n	8000d24 <__udivmoddi4+0x14c>
 8000c96:	4573      	cmp	r3, lr
 8000c98:	d302      	bcc.n	8000ca0 <__udivmoddi4+0xc8>
 8000c9a:	4282      	cmp	r2, r0
 8000c9c:	f200 8105 	bhi.w	8000eaa <__udivmoddi4+0x2d2>
 8000ca0:	1a84      	subs	r4, r0, r2
 8000ca2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ca6:	2001      	movs	r0, #1
 8000ca8:	4690      	mov	r8, r2
 8000caa:	2d00      	cmp	r5, #0
 8000cac:	d0e5      	beq.n	8000c7a <__udivmoddi4+0xa2>
 8000cae:	e9c5 4800 	strd	r4, r8, [r5]
 8000cb2:	e7e2      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000cb4:	2a00      	cmp	r2, #0
 8000cb6:	f000 8090 	beq.w	8000dda <__udivmoddi4+0x202>
 8000cba:	fab2 f682 	clz	r6, r2
 8000cbe:	2e00      	cmp	r6, #0
 8000cc0:	f040 80a4 	bne.w	8000e0c <__udivmoddi4+0x234>
 8000cc4:	1a8a      	subs	r2, r1, r2
 8000cc6:	0c03      	lsrs	r3, r0, #16
 8000cc8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ccc:	b280      	uxth	r0, r0
 8000cce:	b2bc      	uxth	r4, r7
 8000cd0:	2101      	movs	r1, #1
 8000cd2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000cd6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cda:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cde:	fb04 f20c 	mul.w	r2, r4, ip
 8000ce2:	429a      	cmp	r2, r3
 8000ce4:	d907      	bls.n	8000cf6 <__udivmoddi4+0x11e>
 8000ce6:	18fb      	adds	r3, r7, r3
 8000ce8:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000cec:	d202      	bcs.n	8000cf4 <__udivmoddi4+0x11c>
 8000cee:	429a      	cmp	r2, r3
 8000cf0:	f200 80e0 	bhi.w	8000eb4 <__udivmoddi4+0x2dc>
 8000cf4:	46c4      	mov	ip, r8
 8000cf6:	1a9b      	subs	r3, r3, r2
 8000cf8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000cfc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d00:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d04:	fb02 f404 	mul.w	r4, r2, r4
 8000d08:	429c      	cmp	r4, r3
 8000d0a:	d907      	bls.n	8000d1c <__udivmoddi4+0x144>
 8000d0c:	18fb      	adds	r3, r7, r3
 8000d0e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000d12:	d202      	bcs.n	8000d1a <__udivmoddi4+0x142>
 8000d14:	429c      	cmp	r4, r3
 8000d16:	f200 80ca 	bhi.w	8000eae <__udivmoddi4+0x2d6>
 8000d1a:	4602      	mov	r2, r0
 8000d1c:	1b1b      	subs	r3, r3, r4
 8000d1e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d22:	e7a5      	b.n	8000c70 <__udivmoddi4+0x98>
 8000d24:	f1c1 0620 	rsb	r6, r1, #32
 8000d28:	408b      	lsls	r3, r1
 8000d2a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d2e:	431f      	orrs	r7, r3
 8000d30:	fa0e f401 	lsl.w	r4, lr, r1
 8000d34:	fa20 f306 	lsr.w	r3, r0, r6
 8000d38:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d3c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d40:	4323      	orrs	r3, r4
 8000d42:	fa00 f801 	lsl.w	r8, r0, r1
 8000d46:	fa1f fc87 	uxth.w	ip, r7
 8000d4a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d4e:	0c1c      	lsrs	r4, r3, #16
 8000d50:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d54:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d58:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d5c:	45a6      	cmp	lr, r4
 8000d5e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d62:	d909      	bls.n	8000d78 <__udivmoddi4+0x1a0>
 8000d64:	193c      	adds	r4, r7, r4
 8000d66:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000d6a:	f080 809c 	bcs.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d6e:	45a6      	cmp	lr, r4
 8000d70:	f240 8099 	bls.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d74:	3802      	subs	r0, #2
 8000d76:	443c      	add	r4, r7
 8000d78:	eba4 040e 	sub.w	r4, r4, lr
 8000d7c:	fa1f fe83 	uxth.w	lr, r3
 8000d80:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d84:	fb09 4413 	mls	r4, r9, r3, r4
 8000d88:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d8c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d90:	45a4      	cmp	ip, r4
 8000d92:	d908      	bls.n	8000da6 <__udivmoddi4+0x1ce>
 8000d94:	193c      	adds	r4, r7, r4
 8000d96:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000d9a:	f080 8082 	bcs.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d9e:	45a4      	cmp	ip, r4
 8000da0:	d97f      	bls.n	8000ea2 <__udivmoddi4+0x2ca>
 8000da2:	3b02      	subs	r3, #2
 8000da4:	443c      	add	r4, r7
 8000da6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000daa:	eba4 040c 	sub.w	r4, r4, ip
 8000dae:	fba0 ec02 	umull	lr, ip, r0, r2
 8000db2:	4564      	cmp	r4, ip
 8000db4:	4673      	mov	r3, lr
 8000db6:	46e1      	mov	r9, ip
 8000db8:	d362      	bcc.n	8000e80 <__udivmoddi4+0x2a8>
 8000dba:	d05f      	beq.n	8000e7c <__udivmoddi4+0x2a4>
 8000dbc:	b15d      	cbz	r5, 8000dd6 <__udivmoddi4+0x1fe>
 8000dbe:	ebb8 0203 	subs.w	r2, r8, r3
 8000dc2:	eb64 0409 	sbc.w	r4, r4, r9
 8000dc6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dca:	fa22 f301 	lsr.w	r3, r2, r1
 8000dce:	431e      	orrs	r6, r3
 8000dd0:	40cc      	lsrs	r4, r1
 8000dd2:	e9c5 6400 	strd	r6, r4, [r5]
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	e74f      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000dda:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dde:	0c01      	lsrs	r1, r0, #16
 8000de0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000de4:	b280      	uxth	r0, r0
 8000de6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dea:	463b      	mov	r3, r7
 8000dec:	4638      	mov	r0, r7
 8000dee:	463c      	mov	r4, r7
 8000df0:	46b8      	mov	r8, r7
 8000df2:	46be      	mov	lr, r7
 8000df4:	2620      	movs	r6, #32
 8000df6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000dfa:	eba2 0208 	sub.w	r2, r2, r8
 8000dfe:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e02:	e766      	b.n	8000cd2 <__udivmoddi4+0xfa>
 8000e04:	4601      	mov	r1, r0
 8000e06:	e718      	b.n	8000c3a <__udivmoddi4+0x62>
 8000e08:	4610      	mov	r0, r2
 8000e0a:	e72c      	b.n	8000c66 <__udivmoddi4+0x8e>
 8000e0c:	f1c6 0220 	rsb	r2, r6, #32
 8000e10:	fa2e f302 	lsr.w	r3, lr, r2
 8000e14:	40b7      	lsls	r7, r6
 8000e16:	40b1      	lsls	r1, r6
 8000e18:	fa20 f202 	lsr.w	r2, r0, r2
 8000e1c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e20:	430a      	orrs	r2, r1
 8000e22:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e26:	b2bc      	uxth	r4, r7
 8000e28:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e2c:	0c11      	lsrs	r1, r2, #16
 8000e2e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e32:	fb08 f904 	mul.w	r9, r8, r4
 8000e36:	40b0      	lsls	r0, r6
 8000e38:	4589      	cmp	r9, r1
 8000e3a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e3e:	b280      	uxth	r0, r0
 8000e40:	d93e      	bls.n	8000ec0 <__udivmoddi4+0x2e8>
 8000e42:	1879      	adds	r1, r7, r1
 8000e44:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000e48:	d201      	bcs.n	8000e4e <__udivmoddi4+0x276>
 8000e4a:	4589      	cmp	r9, r1
 8000e4c:	d81f      	bhi.n	8000e8e <__udivmoddi4+0x2b6>
 8000e4e:	eba1 0109 	sub.w	r1, r1, r9
 8000e52:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e56:	fb09 f804 	mul.w	r8, r9, r4
 8000e5a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e5e:	b292      	uxth	r2, r2
 8000e60:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e64:	4542      	cmp	r2, r8
 8000e66:	d229      	bcs.n	8000ebc <__udivmoddi4+0x2e4>
 8000e68:	18ba      	adds	r2, r7, r2
 8000e6a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000e6e:	d2c4      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e70:	4542      	cmp	r2, r8
 8000e72:	d2c2      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e74:	f1a9 0102 	sub.w	r1, r9, #2
 8000e78:	443a      	add	r2, r7
 8000e7a:	e7be      	b.n	8000dfa <__udivmoddi4+0x222>
 8000e7c:	45f0      	cmp	r8, lr
 8000e7e:	d29d      	bcs.n	8000dbc <__udivmoddi4+0x1e4>
 8000e80:	ebbe 0302 	subs.w	r3, lr, r2
 8000e84:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e88:	3801      	subs	r0, #1
 8000e8a:	46e1      	mov	r9, ip
 8000e8c:	e796      	b.n	8000dbc <__udivmoddi4+0x1e4>
 8000e8e:	eba7 0909 	sub.w	r9, r7, r9
 8000e92:	4449      	add	r1, r9
 8000e94:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e98:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e9c:	fb09 f804 	mul.w	r8, r9, r4
 8000ea0:	e7db      	b.n	8000e5a <__udivmoddi4+0x282>
 8000ea2:	4673      	mov	r3, lr
 8000ea4:	e77f      	b.n	8000da6 <__udivmoddi4+0x1ce>
 8000ea6:	4650      	mov	r0, sl
 8000ea8:	e766      	b.n	8000d78 <__udivmoddi4+0x1a0>
 8000eaa:	4608      	mov	r0, r1
 8000eac:	e6fd      	b.n	8000caa <__udivmoddi4+0xd2>
 8000eae:	443b      	add	r3, r7
 8000eb0:	3a02      	subs	r2, #2
 8000eb2:	e733      	b.n	8000d1c <__udivmoddi4+0x144>
 8000eb4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000eb8:	443b      	add	r3, r7
 8000eba:	e71c      	b.n	8000cf6 <__udivmoddi4+0x11e>
 8000ebc:	4649      	mov	r1, r9
 8000ebe:	e79c      	b.n	8000dfa <__udivmoddi4+0x222>
 8000ec0:	eba1 0109 	sub.w	r1, r1, r9
 8000ec4:	46c4      	mov	ip, r8
 8000ec6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eca:	fb09 f804 	mul.w	r8, r9, r4
 8000ece:	e7c4      	b.n	8000e5a <__udivmoddi4+0x282>

08000ed0 <__aeabi_idiv0>:
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop

08000ed4 <biquad_init>:
#include <string.h>
#include "ecg_proc.h"

/* ----------------- Petites briques DSP ----------------- */
typedef struct { float b0,b1,b2,a1,a2, z1,z2; } biquad_t;
static inline void biquad_init(biquad_t* f, float b0,float b1,float b2,float a1,float a2){
 8000ed4:	b480      	push	{r7}
 8000ed6:	b087      	sub	sp, #28
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6178      	str	r0, [r7, #20]
 8000edc:	ed87 0a04 	vstr	s0, [r7, #16]
 8000ee0:	edc7 0a03 	vstr	s1, [r7, #12]
 8000ee4:	ed87 1a02 	vstr	s2, [r7, #8]
 8000ee8:	edc7 1a01 	vstr	s3, [r7, #4]
 8000eec:	ed87 2a00 	vstr	s4, [r7]
  f->b0=b0; f->b1=b1; f->b2=b2; f->a1=a1; f->a2=a2; f->z1=0.0f; f->z2=0.0f;
 8000ef0:	697b      	ldr	r3, [r7, #20]
 8000ef2:	693a      	ldr	r2, [r7, #16]
 8000ef4:	601a      	str	r2, [r3, #0]
 8000ef6:	697b      	ldr	r3, [r7, #20]
 8000ef8:	68fa      	ldr	r2, [r7, #12]
 8000efa:	605a      	str	r2, [r3, #4]
 8000efc:	697b      	ldr	r3, [r7, #20]
 8000efe:	68ba      	ldr	r2, [r7, #8]
 8000f00:	609a      	str	r2, [r3, #8]
 8000f02:	697b      	ldr	r3, [r7, #20]
 8000f04:	687a      	ldr	r2, [r7, #4]
 8000f06:	60da      	str	r2, [r3, #12]
 8000f08:	697b      	ldr	r3, [r7, #20]
 8000f0a:	683a      	ldr	r2, [r7, #0]
 8000f0c:	611a      	str	r2, [r3, #16]
 8000f0e:	697b      	ldr	r3, [r7, #20]
 8000f10:	f04f 0200 	mov.w	r2, #0
 8000f14:	615a      	str	r2, [r3, #20]
 8000f16:	697b      	ldr	r3, [r7, #20]
 8000f18:	f04f 0200 	mov.w	r2, #0
 8000f1c:	619a      	str	r2, [r3, #24]
}
 8000f1e:	bf00      	nop
 8000f20:	371c      	adds	r7, #28
 8000f22:	46bd      	mov	sp, r7
 8000f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f28:	4770      	bx	lr

08000f2a <biquad_process>:
static inline float biquad_process(biquad_t* f, float x){
 8000f2a:	b480      	push	{r7}
 8000f2c:	b085      	sub	sp, #20
 8000f2e:	af00      	add	r7, sp, #0
 8000f30:	6078      	str	r0, [r7, #4]
 8000f32:	ed87 0a00 	vstr	s0, [r7]
  float y = f->b0*x + f->z1;
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	ed93 7a00 	vldr	s14, [r3]
 8000f3c:	edd7 7a00 	vldr	s15, [r7]
 8000f40:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	edd3 7a05 	vldr	s15, [r3, #20]
 8000f4a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f4e:	edc7 7a03 	vstr	s15, [r7, #12]
  f->z1 = f->b1*x - f->a1*y + f->z2;
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	ed93 7a01 	vldr	s14, [r3, #4]
 8000f58:	edd7 7a00 	vldr	s15, [r7]
 8000f5c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	edd3 6a03 	vldr	s13, [r3, #12]
 8000f66:	edd7 7a03 	vldr	s15, [r7, #12]
 8000f6a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000f6e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	edd3 7a06 	vldr	s15, [r3, #24]
 8000f78:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	edc3 7a05 	vstr	s15, [r3, #20]
  f->z2 = f->b2*x - f->a2*y;
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	ed93 7a02 	vldr	s14, [r3, #8]
 8000f88:	edd7 7a00 	vldr	s15, [r7]
 8000f8c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	edd3 6a04 	vldr	s13, [r3, #16]
 8000f96:	edd7 7a03 	vldr	s15, [r7, #12]
 8000f9a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000f9e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	edc3 7a06 	vstr	s15, [r3, #24]
  return y;
 8000fa8:	68fb      	ldr	r3, [r7, #12]
 8000faa:	ee07 3a90 	vmov	s15, r3
}
 8000fae:	eeb0 0a67 	vmov.f32	s0, s15
 8000fb2:	3714      	adds	r7, #20
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fba:	4770      	bx	lr

08000fbc <hp_ema_init>:

/* High-pass baseline (EMA ~0.5 Hz) avec init anti-pic */
typedef struct { float alpha, baseline; uint8_t init; } hp_ema_t;
static inline void hp_ema_init(hp_ema_t* h, float fs, float fc){
 8000fbc:	b480      	push	{r7}
 8000fbe:	b085      	sub	sp, #20
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	60f8      	str	r0, [r7, #12]
 8000fc4:	ed87 0a02 	vstr	s0, [r7, #8]
 8000fc8:	edc7 0a01 	vstr	s1, [r7, #4]
  h->alpha = 2.0f*(float)M_PI*fc/fs;
 8000fcc:	edd7 7a01 	vldr	s15, [r7, #4]
 8000fd0:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8001034 <hp_ema_init+0x78>
 8000fd4:	ee67 6a87 	vmul.f32	s13, s15, s14
 8000fd8:	ed97 7a02 	vldr	s14, [r7, #8]
 8000fdc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000fe0:	68fb      	ldr	r3, [r7, #12]
 8000fe2:	edc3 7a00 	vstr	s15, [r3]
  if (h->alpha < 1e-4f) h->alpha = 1e-4f;
 8000fe6:	68fb      	ldr	r3, [r7, #12]
 8000fe8:	edd3 7a00 	vldr	s15, [r3]
 8000fec:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 8001038 <hp_ema_init+0x7c>
 8000ff0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000ff4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ff8:	d502      	bpl.n	8001000 <hp_ema_init+0x44>
 8000ffa:	68fb      	ldr	r3, [r7, #12]
 8000ffc:	4a0f      	ldr	r2, [pc, #60]	@ (800103c <hp_ema_init+0x80>)
 8000ffe:	601a      	str	r2, [r3, #0]
  if (h->alpha > 0.2f)  h->alpha = 0.2f;
 8001000:	68fb      	ldr	r3, [r7, #12]
 8001002:	edd3 7a00 	vldr	s15, [r3]
 8001006:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8001040 <hp_ema_init+0x84>
 800100a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800100e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001012:	dd02      	ble.n	800101a <hp_ema_init+0x5e>
 8001014:	68fb      	ldr	r3, [r7, #12]
 8001016:	4a0b      	ldr	r2, [pc, #44]	@ (8001044 <hp_ema_init+0x88>)
 8001018:	601a      	str	r2, [r3, #0]
  h->baseline = 0.0f;
 800101a:	68fb      	ldr	r3, [r7, #12]
 800101c:	f04f 0200 	mov.w	r2, #0
 8001020:	605a      	str	r2, [r3, #4]
  h->init = 0;
 8001022:	68fb      	ldr	r3, [r7, #12]
 8001024:	2200      	movs	r2, #0
 8001026:	721a      	strb	r2, [r3, #8]
}
 8001028:	bf00      	nop
 800102a:	3714      	adds	r7, #20
 800102c:	46bd      	mov	sp, r7
 800102e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001032:	4770      	bx	lr
 8001034:	40c90fdb 	.word	0x40c90fdb
 8001038:	38d1b717 	.word	0x38d1b717
 800103c:	38d1b717 	.word	0x38d1b717
 8001040:	3e4ccccd 	.word	0x3e4ccccd
 8001044:	3e4ccccd 	.word	0x3e4ccccd

08001048 <hp_ema_process>:
static inline float hp_ema_process(hp_ema_t* h, float x){
 8001048:	b480      	push	{r7}
 800104a:	b083      	sub	sp, #12
 800104c:	af00      	add	r7, sp, #0
 800104e:	6078      	str	r0, [r7, #4]
 8001050:	ed87 0a00 	vstr	s0, [r7]
  if (!h->init) { h->baseline = x; h->init = 1; }
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	7a1b      	ldrb	r3, [r3, #8]
 8001058:	2b00      	cmp	r3, #0
 800105a:	d105      	bne.n	8001068 <hp_ema_process+0x20>
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	683a      	ldr	r2, [r7, #0]
 8001060:	605a      	str	r2, [r3, #4]
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	2201      	movs	r2, #1
 8001066:	721a      	strb	r2, [r3, #8]
  h->baseline += h->alpha * (x - h->baseline);
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	ed93 7a01 	vldr	s14, [r3, #4]
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	edd3 6a00 	vldr	s13, [r3]
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	edd3 7a01 	vldr	s15, [r3, #4]
 800107a:	ed97 6a00 	vldr	s12, [r7]
 800107e:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001082:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001086:	ee77 7a27 	vadd.f32	s15, s14, s15
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	edc3 7a01 	vstr	s15, [r3, #4]
  return x - h->baseline;
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	edd3 7a01 	vldr	s15, [r3, #4]
 8001096:	ed97 7a00 	vldr	s14, [r7]
 800109a:	ee77 7a67 	vsub.f32	s15, s14, s15
}
 800109e:	eeb0 0a67 	vmov.f32	s0, s15
 80010a2:	370c      	adds	r7, #12
 80010a4:	46bd      	mov	sp, r7
 80010a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010aa:	4770      	bx	lr

080010ac <mwi_init>:

/* Moving Window Integration (~150 ms @ fs) */
#define MWI_MAX 128
typedef struct { float buf[MWI_MAX]; uint16_t idx, len; float acc; } mwi_t;
static inline void mwi_init(mwi_t* m, uint16_t len){
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b082      	sub	sp, #8
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
 80010b4:	460b      	mov	r3, r1
 80010b6:	807b      	strh	r3, [r7, #2]
  if (len > MWI_MAX) len = MWI_MAX;
 80010b8:	887b      	ldrh	r3, [r7, #2]
 80010ba:	2b80      	cmp	r3, #128	@ 0x80
 80010bc:	d901      	bls.n	80010c2 <mwi_init+0x16>
 80010be:	2380      	movs	r3, #128	@ 0x80
 80010c0:	807b      	strh	r3, [r7, #2]
  memset(m, 0, sizeof(*m)); m->len = len;
 80010c2:	f44f 7202 	mov.w	r2, #520	@ 0x208
 80010c6:	2100      	movs	r1, #0
 80010c8:	6878      	ldr	r0, [r7, #4]
 80010ca:	f008 f9eb 	bl	80094a4 <memset>
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	887a      	ldrh	r2, [r7, #2]
 80010d2:	f8a3 2202 	strh.w	r2, [r3, #514]	@ 0x202
}
 80010d6:	bf00      	nop
 80010d8:	3708      	adds	r7, #8
 80010da:	46bd      	mov	sp, r7
 80010dc:	bd80      	pop	{r7, pc}

080010de <mwi_push>:
static inline float mwi_push(mwi_t* m, float x){
 80010de:	b480      	push	{r7}
 80010e0:	b083      	sub	sp, #12
 80010e2:	af00      	add	r7, sp, #0
 80010e4:	6078      	str	r0, [r7, #4]
 80010e6:	ed87 0a00 	vstr	s0, [r7]
  m->acc -= m->buf[m->idx];
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	ed93 7a81 	vldr	s14, [r3, #516]	@ 0x204
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	f8b3 3200 	ldrh.w	r3, [r3, #512]	@ 0x200
 80010f6:	687a      	ldr	r2, [r7, #4]
 80010f8:	009b      	lsls	r3, r3, #2
 80010fa:	4413      	add	r3, r2
 80010fc:	edd3 7a00 	vldr	s15, [r3]
 8001100:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	edc3 7a81 	vstr	s15, [r3, #516]	@ 0x204
  m->buf[m->idx] = x;
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	f8b3 3200 	ldrh.w	r3, [r3, #512]	@ 0x200
 8001110:	687a      	ldr	r2, [r7, #4]
 8001112:	009b      	lsls	r3, r3, #2
 8001114:	4413      	add	r3, r2
 8001116:	683a      	ldr	r2, [r7, #0]
 8001118:	601a      	str	r2, [r3, #0]
  m->acc += x;
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	ed93 7a81 	vldr	s14, [r3, #516]	@ 0x204
 8001120:	edd7 7a00 	vldr	s15, [r7]
 8001124:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	edc3 7a81 	vstr	s15, [r3, #516]	@ 0x204
  if (++m->idx >= m->len) m->idx = 0;
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	f8b3 3200 	ldrh.w	r3, [r3, #512]	@ 0x200
 8001134:	3301      	adds	r3, #1
 8001136:	b29a      	uxth	r2, r3
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	f8a3 2200 	strh.w	r2, [r3, #512]	@ 0x200
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	f8b3 2200 	ldrh.w	r2, [r3, #512]	@ 0x200
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	f8b3 3202 	ldrh.w	r3, [r3, #514]	@ 0x202
 800114a:	429a      	cmp	r2, r3
 800114c:	d303      	bcc.n	8001156 <mwi_push+0x78>
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	2200      	movs	r2, #0
 8001152:	f8a3 2200 	strh.w	r2, [r3, #512]	@ 0x200
  return m->acc / (float)m->len;
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	ed93 7a81 	vldr	s14, [r3, #516]	@ 0x204
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	f8b3 3202 	ldrh.w	r3, [r3, #514]	@ 0x202
 8001162:	ee07 3a90 	vmov	s15, r3
 8001166:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800116a:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800116e:	eef0 7a66 	vmov.f32	s15, s13
}
 8001172:	eeb0 0a67 	vmov.f32	s0, s15
 8001176:	370c      	adds	r7, #12
 8001178:	46bd      	mov	sp, r7
 800117a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117e:	4770      	bx	lr

08001180 <rdet_init>:
  float bpm;
  float peak_feat;
  uint32_t peak_idx;
} rdet_t;

static inline void rdet_init(rdet_t* d, uint32_t fs){
 8001180:	b480      	push	{r7}
 8001182:	b083      	sub	sp, #12
 8001184:	af00      	add	r7, sp, #0
 8001186:	6078      	str	r0, [r7, #4]
 8001188:	6039      	str	r1, [r7, #0]
  d->thr=0.02f; d->noise=0.02f; d->signal=0.05f;
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	4a18      	ldr	r2, [pc, #96]	@ (80011f0 <rdet_init+0x70>)
 800118e:	601a      	str	r2, [r3, #0]
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	4a17      	ldr	r2, [pc, #92]	@ (80011f0 <rdet_init+0x70>)
 8001194:	605a      	str	r2, [r3, #4]
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	4a16      	ldr	r2, [pc, #88]	@ (80011f4 <rdet_init+0x74>)
 800119a:	609a      	str	r2, [r3, #8]
  d->ref_smp = (uint32_t)(0.300f * fs); // 300 ms
 800119c:	683b      	ldr	r3, [r7, #0]
 800119e:	ee07 3a90 	vmov	s15, r3
 80011a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80011a6:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 80011f8 <rdet_init+0x78>
 80011aa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011ae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80011b2:	ee17 2a90 	vmov	r2, s15
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	60da      	str	r2, [r3, #12]
  d->ref_cnt=0; d->was_high=0; d->last_r_idx=0; d->bpm=0.0f;
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	2200      	movs	r2, #0
 80011be:	611a      	str	r2, [r3, #16]
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	2200      	movs	r2, #0
 80011c4:	751a      	strb	r2, [r3, #20]
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	2200      	movs	r2, #0
 80011ca:	619a      	str	r2, [r3, #24]
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	f04f 0200 	mov.w	r2, #0
 80011d2:	61da      	str	r2, [r3, #28]
  d->peak_feat = 0.0f; d->peak_idx = 0;
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	f04f 0200 	mov.w	r2, #0
 80011da:	621a      	str	r2, [r3, #32]
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	2200      	movs	r2, #0
 80011e0:	625a      	str	r2, [r3, #36]	@ 0x24
}
 80011e2:	bf00      	nop
 80011e4:	370c      	adds	r7, #12
 80011e6:	46bd      	mov	sp, r7
 80011e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ec:	4770      	bx	lr
 80011ee:	bf00      	nop
 80011f0:	3ca3d70a 	.word	0x3ca3d70a
 80011f4:	3d4ccccd 	.word	0x3d4ccccd
 80011f8:	3e99999a 	.word	0x3e99999a

080011fc <rdet_process>:
static inline int rdet_process(rdet_t* d, float feat, uint32_t idx, uint32_t fs){
 80011fc:	b480      	push	{r7}
 80011fe:	b089      	sub	sp, #36	@ 0x24
 8001200:	af00      	add	r7, sp, #0
 8001202:	60f8      	str	r0, [r7, #12]
 8001204:	ed87 0a02 	vstr	s0, [r7, #8]
 8001208:	6079      	str	r1, [r7, #4]
 800120a:	603a      	str	r2, [r7, #0]
  // MAJ niveaux
  const float w_sig=0.125f, w_noi=0.125f;
 800120c:	f04f 5378 	mov.w	r3, #1040187392	@ 0x3e000000
 8001210:	61bb      	str	r3, [r7, #24]
 8001212:	f04f 5378 	mov.w	r3, #1040187392	@ 0x3e000000
 8001216:	617b      	str	r3, [r7, #20]
  if (feat > d->thr) d->signal = (1.0f-w_sig)*d->signal + w_sig*feat;
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	edd3 7a00 	vldr	s15, [r3]
 800121e:	ed97 7a02 	vldr	s14, [r7, #8]
 8001222:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001226:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800122a:	dd16      	ble.n	800125a <rdet_process+0x5e>
 800122c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001230:	edd7 7a06 	vldr	s15, [r7, #24]
 8001234:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	edd3 7a02 	vldr	s15, [r3, #8]
 800123e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001242:	edd7 6a06 	vldr	s13, [r7, #24]
 8001246:	edd7 7a02 	vldr	s15, [r7, #8]
 800124a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800124e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001252:	68fb      	ldr	r3, [r7, #12]
 8001254:	edc3 7a02 	vstr	s15, [r3, #8]
 8001258:	e015      	b.n	8001286 <rdet_process+0x8a>
  else               d->noise  = (1.0f-w_noi)*d->noise  + w_noi*feat;
 800125a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800125e:	edd7 7a05 	vldr	s15, [r7, #20]
 8001262:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001266:	68fb      	ldr	r3, [r7, #12]
 8001268:	edd3 7a01 	vldr	s15, [r3, #4]
 800126c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001270:	edd7 6a05 	vldr	s13, [r7, #20]
 8001274:	edd7 7a02 	vldr	s15, [r7, #8]
 8001278:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800127c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	edc3 7a01 	vstr	s15, [r3, #4]
  d->thr = 0.5f*d->noise + 0.5f*d->signal*0.6f;
 8001286:	68fb      	ldr	r3, [r7, #12]
 8001288:	edd3 7a01 	vldr	s15, [r3, #4]
 800128c:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001290:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001294:	68fb      	ldr	r3, [r7, #12]
 8001296:	edd3 7a02 	vldr	s15, [r3, #8]
 800129a:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 800129e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80012a2:	eddf 6a4c 	vldr	s13, [pc, #304]	@ 80013d4 <rdet_process+0x1d8>
 80012a6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80012aa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012ae:	68fb      	ldr	r3, [r7, #12]
 80012b0:	edc3 7a00 	vstr	s15, [r3]

  if (d->ref_cnt) d->ref_cnt--;
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	691b      	ldr	r3, [r3, #16]
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d004      	beq.n	80012c6 <rdet_process+0xca>
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	691b      	ldr	r3, [r3, #16]
 80012c0:	1e5a      	subs	r2, r3, #1
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	611a      	str	r2, [r3, #16]

  int r = 0;
 80012c6:	2300      	movs	r3, #0
 80012c8:	61fb      	str	r3, [r7, #28]
  if (feat > d->thr) {
 80012ca:	68fb      	ldr	r3, [r7, #12]
 80012cc:	edd3 7a00 	vldr	s15, [r3]
 80012d0:	ed97 7a02 	vldr	s14, [r7, #8]
 80012d4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80012d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012dc:	dd1e      	ble.n	800131c <rdet_process+0x120>
    if (!d->was_high) { d->peak_feat = feat; d->peak_idx = idx; }
 80012de:	68fb      	ldr	r3, [r7, #12]
 80012e0:	7d1b      	ldrb	r3, [r3, #20]
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d106      	bne.n	80012f4 <rdet_process+0xf8>
 80012e6:	68fb      	ldr	r3, [r7, #12]
 80012e8:	68ba      	ldr	r2, [r7, #8]
 80012ea:	621a      	str	r2, [r3, #32]
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	687a      	ldr	r2, [r7, #4]
 80012f0:	625a      	str	r2, [r3, #36]	@ 0x24
 80012f2:	e00f      	b.n	8001314 <rdet_process+0x118>
    else if (feat > d->peak_feat) { d->peak_feat = feat; d->peak_idx = idx; }
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	edd3 7a08 	vldr	s15, [r3, #32]
 80012fa:	ed97 7a02 	vldr	s14, [r7, #8]
 80012fe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001302:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001306:	dd05      	ble.n	8001314 <rdet_process+0x118>
 8001308:	68fb      	ldr	r3, [r7, #12]
 800130a:	68ba      	ldr	r2, [r7, #8]
 800130c:	621a      	str	r2, [r3, #32]
 800130e:	68fb      	ldr	r3, [r7, #12]
 8001310:	687a      	ldr	r2, [r7, #4]
 8001312:	625a      	str	r2, [r3, #36]	@ 0x24
    d->was_high = 1;
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	2201      	movs	r2, #1
 8001318:	751a      	strb	r2, [r3, #20]
 800131a:	e053      	b.n	80013c4 <rdet_process+0x1c8>
  } else {
    if (d->was_high && !d->ref_cnt) {
 800131c:	68fb      	ldr	r3, [r7, #12]
 800131e:	7d1b      	ldrb	r3, [r3, #20]
 8001320:	2b00      	cmp	r3, #0
 8001322:	d048      	beq.n	80013b6 <rdet_process+0x1ba>
 8001324:	68fb      	ldr	r3, [r7, #12]
 8001326:	691b      	ldr	r3, [r3, #16]
 8001328:	2b00      	cmp	r3, #0
 800132a:	d144      	bne.n	80013b6 <rdet_process+0x1ba>
      uint32_t rr = d->peak_idx - d->last_r_idx;
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	699b      	ldr	r3, [r3, #24]
 8001334:	1ad3      	subs	r3, r2, r3
 8001336:	613b      	str	r3, [r7, #16]
      if (d->last_r_idx && rr > (uint32_t)(0.3f*fs) && rr < (uint32_t)(2.0f*fs)) {
 8001338:	68fb      	ldr	r3, [r7, #12]
 800133a:	699b      	ldr	r3, [r3, #24]
 800133c:	2b00      	cmp	r3, #0
 800133e:	d030      	beq.n	80013a2 <rdet_process+0x1a6>
 8001340:	683b      	ldr	r3, [r7, #0]
 8001342:	ee07 3a90 	vmov	s15, r3
 8001346:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800134a:	ed9f 7a23 	vldr	s14, [pc, #140]	@ 80013d8 <rdet_process+0x1dc>
 800134e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001352:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001356:	ee17 2a90 	vmov	r2, s15
 800135a:	693b      	ldr	r3, [r7, #16]
 800135c:	4293      	cmp	r3, r2
 800135e:	d920      	bls.n	80013a2 <rdet_process+0x1a6>
 8001360:	683b      	ldr	r3, [r7, #0]
 8001362:	ee07 3a90 	vmov	s15, r3
 8001366:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800136a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800136e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001372:	ee17 2a90 	vmov	r2, s15
 8001376:	693b      	ldr	r3, [r7, #16]
 8001378:	4293      	cmp	r3, r2
 800137a:	d212      	bcs.n	80013a2 <rdet_process+0x1a6>
        d->bpm = 60.0f * ((float)fs / (float)rr);
 800137c:	683b      	ldr	r3, [r7, #0]
 800137e:	ee07 3a90 	vmov	s15, r3
 8001382:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001386:	693b      	ldr	r3, [r7, #16]
 8001388:	ee07 3a90 	vmov	s15, r3
 800138c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001390:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001394:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 80013dc <rdet_process+0x1e0>
 8001398:	ee67 7a87 	vmul.f32	s15, s15, s14
 800139c:	68fb      	ldr	r3, [r7, #12]
 800139e:	edc3 7a07 	vstr	s15, [r3, #28]
      }
      d->last_r_idx = d->peak_idx;
 80013a2:	68fb      	ldr	r3, [r7, #12]
 80013a4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80013a6:	68fb      	ldr	r3, [r7, #12]
 80013a8:	619a      	str	r2, [r3, #24]
      d->ref_cnt = d->ref_smp;
 80013aa:	68fb      	ldr	r3, [r7, #12]
 80013ac:	68da      	ldr	r2, [r3, #12]
 80013ae:	68fb      	ldr	r3, [r7, #12]
 80013b0:	611a      	str	r2, [r3, #16]
      r = 1;
 80013b2:	2301      	movs	r3, #1
 80013b4:	61fb      	str	r3, [r7, #28]
    }
    d->was_high = 0;
 80013b6:	68fb      	ldr	r3, [r7, #12]
 80013b8:	2200      	movs	r2, #0
 80013ba:	751a      	strb	r2, [r3, #20]
    d->peak_feat = 0.0f;
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	f04f 0200 	mov.w	r2, #0
 80013c2:	621a      	str	r2, [r3, #32]
  }
  return r;
 80013c4:	69fb      	ldr	r3, [r7, #28]
}
 80013c6:	4618      	mov	r0, r3
 80013c8:	3724      	adds	r7, #36	@ 0x24
 80013ca:	46bd      	mov	sp, r7
 80013cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d0:	4770      	bx	lr
 80013d2:	bf00      	nop
 80013d4:	3f19999a 	.word	0x3f19999a
 80013d8:	3e99999a 	.word	0x3e99999a
 80013dc:	42700000 	.word	0x42700000

080013e0 <setup_notch_50>:
static float    g_prev_y = 0.0f;

static int      g_enabled = 1; // lead-off  0

/* Coeffs biquads pour fs=250 Hz */
static void setup_notch_50(void){
 80013e0:	b580      	push	{r7, lr}
 80013e2:	af00      	add	r7, sp, #0
  // Notch 50 Hz, Q30
  biquad_init(&g_notch, 0.983916f, -1.616422f, 0.983916f, -1.616422f, 0.967832f);
 80013e4:	ed9f 2a07 	vldr	s4, [pc, #28]	@ 8001404 <setup_notch_50+0x24>
 80013e8:	eddf 1a07 	vldr	s3, [pc, #28]	@ 8001408 <setup_notch_50+0x28>
 80013ec:	ed9f 1a07 	vldr	s2, [pc, #28]	@ 800140c <setup_notch_50+0x2c>
 80013f0:	eddf 0a05 	vldr	s1, [pc, #20]	@ 8001408 <setup_notch_50+0x28>
 80013f4:	ed9f 0a05 	vldr	s0, [pc, #20]	@ 800140c <setup_notch_50+0x2c>
 80013f8:	4805      	ldr	r0, [pc, #20]	@ (8001410 <setup_notch_50+0x30>)
 80013fa:	f7ff fd6b 	bl	8000ed4 <biquad_init>
}
 80013fe:	bf00      	nop
 8001400:	bd80      	pop	{r7, pc}
 8001402:	bf00      	nop
 8001404:	3f77c3d7 	.word	0x3f77c3d7
 8001408:	bfcee6eb 	.word	0xbfcee6eb
 800140c:	3f7be1eb 	.word	0x3f7be1eb
 8001410:	20000210 	.word	0x20000210

08001414 <setup_notch_60>:
static void setup_notch_60(void){
 8001414:	b580      	push	{r7, lr}
 8001416:	af00      	add	r7, sp, #0
  // Notch 60 Hz, Q30
  biquad_init(&g_notch, 0.979389f, -1.438254f, 0.979389f, -1.438254f, 0.958778f);
 8001418:	ed9f 2a07 	vldr	s4, [pc, #28]	@ 8001438 <setup_notch_60+0x24>
 800141c:	eddf 1a07 	vldr	s3, [pc, #28]	@ 800143c <setup_notch_60+0x28>
 8001420:	ed9f 1a07 	vldr	s2, [pc, #28]	@ 8001440 <setup_notch_60+0x2c>
 8001424:	eddf 0a05 	vldr	s1, [pc, #20]	@ 800143c <setup_notch_60+0x28>
 8001428:	ed9f 0a05 	vldr	s0, [pc, #20]	@ 8001440 <setup_notch_60+0x2c>
 800142c:	4805      	ldr	r0, [pc, #20]	@ (8001444 <setup_notch_60+0x30>)
 800142e:	f7ff fd51 	bl	8000ed4 <biquad_init>
}
 8001432:	bf00      	nop
 8001434:	bd80      	pop	{r7, pc}
 8001436:	bf00      	nop
 8001438:	3f75727a 	.word	0x3f75727a
 800143c:	bfb818b5 	.word	0xbfb818b5
 8001440:	3f7ab93d 	.word	0x3f7ab93d
 8001444:	20000210 	.word	0x20000210

08001448 <setup_lpf_15>:
static void setup_lpf_15(void){
 8001448:	b580      	push	{r7, lr}
 800144a:	af00      	add	r7, sp, #0
  // Passe-bas ~15 Hz (Butterworth 2e ordre)
  biquad_init(&g_lpf, 0.067455f, 0.134911f, 0.067455f, -1.142980f, 0.412802f);
 800144c:	ed9f 2a07 	vldr	s4, [pc, #28]	@ 800146c <setup_lpf_15+0x24>
 8001450:	eddf 1a07 	vldr	s3, [pc, #28]	@ 8001470 <setup_lpf_15+0x28>
 8001454:	ed9f 1a07 	vldr	s2, [pc, #28]	@ 8001474 <setup_lpf_15+0x2c>
 8001458:	eddf 0a07 	vldr	s1, [pc, #28]	@ 8001478 <setup_lpf_15+0x30>
 800145c:	ed9f 0a05 	vldr	s0, [pc, #20]	@ 8001474 <setup_lpf_15+0x2c>
 8001460:	4806      	ldr	r0, [pc, #24]	@ (800147c <setup_lpf_15+0x34>)
 8001462:	f7ff fd37 	bl	8000ed4 <biquad_init>
}
 8001466:	bf00      	nop
 8001468:	bd80      	pop	{r7, pc}
 800146a:	bf00      	nop
 800146c:	3ed35ac9 	.word	0x3ed35ac9
 8001470:	bf924d2b 	.word	0xbf924d2b
 8001474:	3d8a25d9 	.word	0x3d8a25d9
 8001478:	3e0a261c 	.word	0x3e0a261c
 800147c:	2000022c 	.word	0x2000022c

08001480 <ecg_proc_init>:

void ecg_proc_init(float fs_hz, ecg_notch_t notch){
 8001480:	b580      	push	{r7, lr}
 8001482:	b082      	sub	sp, #8
 8001484:	af00      	add	r7, sp, #0
 8001486:	ed87 0a01 	vstr	s0, [r7, #4]
 800148a:	4603      	mov	r3, r0
 800148c:	70fb      	strb	r3, [r7, #3]
  g_fs = fs_hz;
 800148e:	4a28      	ldr	r2, [pc, #160]	@ (8001530 <ecg_proc_init+0xb0>)
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	6013      	str	r3, [r2, #0]
  g_fs_u = (uint32_t)(fs_hz + 0.5f);
 8001494:	edd7 7a01 	vldr	s15, [r7, #4]
 8001498:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800149c:	ee77 7a87 	vadd.f32	s15, s15, s14
 80014a0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80014a4:	ee17 2a90 	vmov	r2, s15
 80014a8:	4b22      	ldr	r3, [pc, #136]	@ (8001534 <ecg_proc_init+0xb4>)
 80014aa:	601a      	str	r2, [r3, #0]
  hp_ema_init(&g_hp, g_fs, 0.5f);
 80014ac:	4b20      	ldr	r3, [pc, #128]	@ (8001530 <ecg_proc_init+0xb0>)
 80014ae:	edd3 7a00 	vldr	s15, [r3]
 80014b2:	eef6 0a00 	vmov.f32	s1, #96	@ 0x3f000000  0.5
 80014b6:	eeb0 0a67 	vmov.f32	s0, s15
 80014ba:	481f      	ldr	r0, [pc, #124]	@ (8001538 <ecg_proc_init+0xb8>)
 80014bc:	f7ff fd7e 	bl	8000fbc <hp_ema_init>
  (notch==ECG_NOTCH_60HZ) ? setup_notch_60() : setup_notch_50();
 80014c0:	78fb      	ldrb	r3, [r7, #3]
 80014c2:	2b3c      	cmp	r3, #60	@ 0x3c
 80014c4:	d102      	bne.n	80014cc <ecg_proc_init+0x4c>
 80014c6:	f7ff ffa5 	bl	8001414 <setup_notch_60>
 80014ca:	e001      	b.n	80014d0 <ecg_proc_init+0x50>
 80014cc:	f7ff ff88 	bl	80013e0 <setup_notch_50>
  setup_lpf_15();
 80014d0:	f7ff ffba 	bl	8001448 <setup_lpf_15>
  mwi_init(&g_mwi, (uint16_t)(0.150f * g_fs)); // ~150 ms
 80014d4:	4b16      	ldr	r3, [pc, #88]	@ (8001530 <ecg_proc_init+0xb0>)
 80014d6:	edd3 7a00 	vldr	s15, [r3]
 80014da:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 800153c <ecg_proc_init+0xbc>
 80014de:	ee67 7a87 	vmul.f32	s15, s15, s14
 80014e2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80014e6:	ee17 3a90 	vmov	r3, s15
 80014ea:	b29b      	uxth	r3, r3
 80014ec:	4619      	mov	r1, r3
 80014ee:	4814      	ldr	r0, [pc, #80]	@ (8001540 <ecg_proc_init+0xc0>)
 80014f0:	f7ff fddc 	bl	80010ac <mwi_init>
  if (g_mwi.len < 8) g_mwi.len = 8;
 80014f4:	4b12      	ldr	r3, [pc, #72]	@ (8001540 <ecg_proc_init+0xc0>)
 80014f6:	f8b3 3202 	ldrh.w	r3, [r3, #514]	@ 0x202
 80014fa:	2b07      	cmp	r3, #7
 80014fc:	d803      	bhi.n	8001506 <ecg_proc_init+0x86>
 80014fe:	4b10      	ldr	r3, [pc, #64]	@ (8001540 <ecg_proc_init+0xc0>)
 8001500:	2208      	movs	r2, #8
 8001502:	f8a3 2202 	strh.w	r2, [r3, #514]	@ 0x202
  rdet_init(&g_rdet, g_fs_u);
 8001506:	4b0b      	ldr	r3, [pc, #44]	@ (8001534 <ecg_proc_init+0xb4>)
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	4619      	mov	r1, r3
 800150c:	480d      	ldr	r0, [pc, #52]	@ (8001544 <ecg_proc_init+0xc4>)
 800150e:	f7ff fe37 	bl	8001180 <rdet_init>
  g_prev_y = 0.0f;
 8001512:	4b0d      	ldr	r3, [pc, #52]	@ (8001548 <ecg_proc_init+0xc8>)
 8001514:	f04f 0200 	mov.w	r2, #0
 8001518:	601a      	str	r2, [r3, #0]
  g_index = 0;
 800151a:	4b0c      	ldr	r3, [pc, #48]	@ (800154c <ecg_proc_init+0xcc>)
 800151c:	2200      	movs	r2, #0
 800151e:	601a      	str	r2, [r3, #0]
  g_enabled = 1;
 8001520:	4b0b      	ldr	r3, [pc, #44]	@ (8001550 <ecg_proc_init+0xd0>)
 8001522:	2201      	movs	r2, #1
 8001524:	601a      	str	r2, [r3, #0]
}
 8001526:	bf00      	nop
 8001528:	3708      	adds	r7, #8
 800152a:	46bd      	mov	sp, r7
 800152c:	bd80      	pop	{r7, pc}
 800152e:	bf00      	nop
 8001530:	20000000 	.word	0x20000000
 8001534:	20000004 	.word	0x20000004
 8001538:	20000204 	.word	0x20000204
 800153c:	3e19999a 	.word	0x3e19999a
 8001540:	20000248 	.word	0x20000248
 8001544:	20000450 	.word	0x20000450
 8001548:	20000478 	.word	0x20000478
 800154c:	20000200 	.word	0x20000200
 8001550:	20000008 	.word	0x20000008

08001554 <ecg_proc_reset>:

void ecg_proc_reset(void){
 8001554:	b580      	push	{r7, lr}
 8001556:	af00      	add	r7, sp, #0
  hp_ema_init(&g_hp, g_fs, 0.5f);
 8001558:	4b19      	ldr	r3, [pc, #100]	@ (80015c0 <ecg_proc_reset+0x6c>)
 800155a:	edd3 7a00 	vldr	s15, [r3]
 800155e:	eef6 0a00 	vmov.f32	s1, #96	@ 0x3f000000  0.5
 8001562:	eeb0 0a67 	vmov.f32	s0, s15
 8001566:	4817      	ldr	r0, [pc, #92]	@ (80015c4 <ecg_proc_reset+0x70>)
 8001568:	f7ff fd28 	bl	8000fbc <hp_ema_init>
  setup_lpf_15();
 800156c:	f7ff ff6c 	bl	8001448 <setup_lpf_15>
  mwi_init(&g_mwi, (uint16_t)(0.150f * g_fs));
 8001570:	4b13      	ldr	r3, [pc, #76]	@ (80015c0 <ecg_proc_reset+0x6c>)
 8001572:	edd3 7a00 	vldr	s15, [r3]
 8001576:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 80015c8 <ecg_proc_reset+0x74>
 800157a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800157e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001582:	ee17 3a90 	vmov	r3, s15
 8001586:	b29b      	uxth	r3, r3
 8001588:	4619      	mov	r1, r3
 800158a:	4810      	ldr	r0, [pc, #64]	@ (80015cc <ecg_proc_reset+0x78>)
 800158c:	f7ff fd8e 	bl	80010ac <mwi_init>
  if (g_mwi.len < 8) g_mwi.len = 8;
 8001590:	4b0e      	ldr	r3, [pc, #56]	@ (80015cc <ecg_proc_reset+0x78>)
 8001592:	f8b3 3202 	ldrh.w	r3, [r3, #514]	@ 0x202
 8001596:	2b07      	cmp	r3, #7
 8001598:	d803      	bhi.n	80015a2 <ecg_proc_reset+0x4e>
 800159a:	4b0c      	ldr	r3, [pc, #48]	@ (80015cc <ecg_proc_reset+0x78>)
 800159c:	2208      	movs	r2, #8
 800159e:	f8a3 2202 	strh.w	r2, [r3, #514]	@ 0x202
  rdet_init(&g_rdet, g_fs_u);
 80015a2:	4b0b      	ldr	r3, [pc, #44]	@ (80015d0 <ecg_proc_reset+0x7c>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	4619      	mov	r1, r3
 80015a8:	480a      	ldr	r0, [pc, #40]	@ (80015d4 <ecg_proc_reset+0x80>)
 80015aa:	f7ff fde9 	bl	8001180 <rdet_init>
  g_prev_y = 0.0f;
 80015ae:	4b0a      	ldr	r3, [pc, #40]	@ (80015d8 <ecg_proc_reset+0x84>)
 80015b0:	f04f 0200 	mov.w	r2, #0
 80015b4:	601a      	str	r2, [r3, #0]
  g_index = 0;
 80015b6:	4b09      	ldr	r3, [pc, #36]	@ (80015dc <ecg_proc_reset+0x88>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	601a      	str	r2, [r3, #0]
}
 80015bc:	bf00      	nop
 80015be:	bd80      	pop	{r7, pc}
 80015c0:	20000000 	.word	0x20000000
 80015c4:	20000204 	.word	0x20000204
 80015c8:	3e19999a 	.word	0x3e19999a
 80015cc:	20000248 	.word	0x20000248
 80015d0:	20000004 	.word	0x20000004
 80015d4:	20000450 	.word	0x20000450
 80015d8:	20000478 	.word	0x20000478
 80015dc:	20000200 	.word	0x20000200

080015e0 <ecg_proc_set_enabled>:

void ecg_proc_set_enabled(int enabled){ g_enabled = enabled; }
 80015e0:	b480      	push	{r7}
 80015e2:	b083      	sub	sp, #12
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
 80015e8:	4a04      	ldr	r2, [pc, #16]	@ (80015fc <ecg_proc_set_enabled+0x1c>)
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	6013      	str	r3, [r2, #0]
 80015ee:	bf00      	nop
 80015f0:	370c      	adds	r7, #12
 80015f2:	46bd      	mov	sp, r7
 80015f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f8:	4770      	bx	lr
 80015fa:	bf00      	nop
 80015fc:	20000008 	.word	0x20000008

08001600 <ecg_proc_process_sample>:

void ecg_proc_process_sample(float x_mv, ecg_sample_out_t* out){
 8001600:	b580      	push	{r7, lr}
 8001602:	b088      	sub	sp, #32
 8001604:	af00      	add	r7, sp, #0
 8001606:	ed87 0a01 	vstr	s0, [r7, #4]
 800160a:	6038      	str	r0, [r7, #0]
  // si dsactiv (lead-off), sortir  0
  if (!g_enabled) { out->filt_mv=0.0f; out->feat=0.0f; out->rflag=0; out->bpm=g_rdet.bpm; return; }
 800160c:	4b3b      	ldr	r3, [pc, #236]	@ (80016fc <ecg_proc_process_sample+0xfc>)
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	2b00      	cmp	r3, #0
 8001612:	d10f      	bne.n	8001634 <ecg_proc_process_sample+0x34>
 8001614:	683b      	ldr	r3, [r7, #0]
 8001616:	f04f 0200 	mov.w	r2, #0
 800161a:	601a      	str	r2, [r3, #0]
 800161c:	683b      	ldr	r3, [r7, #0]
 800161e:	f04f 0200 	mov.w	r2, #0
 8001622:	605a      	str	r2, [r3, #4]
 8001624:	683b      	ldr	r3, [r7, #0]
 8001626:	2200      	movs	r2, #0
 8001628:	721a      	strb	r2, [r3, #8]
 800162a:	4b35      	ldr	r3, [pc, #212]	@ (8001700 <ecg_proc_process_sample+0x100>)
 800162c:	69da      	ldr	r2, [r3, #28]
 800162e:	683b      	ldr	r3, [r7, #0]
 8001630:	60da      	str	r2, [r3, #12]
 8001632:	e05f      	b.n	80016f4 <ecg_proc_process_sample+0xf4>

  // 1) baseline removal
  float y = hp_ema_process(&g_hp, x_mv);
 8001634:	ed97 0a01 	vldr	s0, [r7, #4]
 8001638:	4832      	ldr	r0, [pc, #200]	@ (8001704 <ecg_proc_process_sample+0x104>)
 800163a:	f7ff fd05 	bl	8001048 <hp_ema_process>
 800163e:	ed87 0a07 	vstr	s0, [r7, #28]
  // 2) notch
  y = biquad_process(&g_notch, y);
 8001642:	ed97 0a07 	vldr	s0, [r7, #28]
 8001646:	4830      	ldr	r0, [pc, #192]	@ (8001708 <ecg_proc_process_sample+0x108>)
 8001648:	f7ff fc6f 	bl	8000f2a <biquad_process>
 800164c:	ed87 0a07 	vstr	s0, [r7, #28]
  // 3) low-pass
  y = biquad_process(&g_lpf, y);
 8001650:	ed97 0a07 	vldr	s0, [r7, #28]
 8001654:	482d      	ldr	r0, [pc, #180]	@ (800170c <ecg_proc_process_sample+0x10c>)
 8001656:	f7ff fc68 	bl	8000f2a <biquad_process>
 800165a:	ed87 0a07 	vstr	s0, [r7, #28]
  // clamp anti-artefact
  if (y > 2000.0f) y = 2000.0f;
 800165e:	edd7 7a07 	vldr	s15, [r7, #28]
 8001662:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 8001710 <ecg_proc_process_sample+0x110>
 8001666:	eef4 7ac7 	vcmpe.f32	s15, s14
 800166a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800166e:	dd01      	ble.n	8001674 <ecg_proc_process_sample+0x74>
 8001670:	4b28      	ldr	r3, [pc, #160]	@ (8001714 <ecg_proc_process_sample+0x114>)
 8001672:	61fb      	str	r3, [r7, #28]
  if (y < -2000.0f) y = -2000.0f;
 8001674:	edd7 7a07 	vldr	s15, [r7, #28]
 8001678:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 8001718 <ecg_proc_process_sample+0x118>
 800167c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001680:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001684:	d501      	bpl.n	800168a <ecg_proc_process_sample+0x8a>
 8001686:	4b25      	ldr	r3, [pc, #148]	@ (800171c <ecg_proc_process_sample+0x11c>)
 8001688:	61fb      	str	r3, [r7, #28]

  // 4) Pan-Tompkins light : diff  square  MWI
  float diff = y - g_prev_y; g_prev_y = y;
 800168a:	4b25      	ldr	r3, [pc, #148]	@ (8001720 <ecg_proc_process_sample+0x120>)
 800168c:	edd3 7a00 	vldr	s15, [r3]
 8001690:	ed97 7a07 	vldr	s14, [r7, #28]
 8001694:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001698:	edc7 7a06 	vstr	s15, [r7, #24]
 800169c:	4a20      	ldr	r2, [pc, #128]	@ (8001720 <ecg_proc_process_sample+0x120>)
 800169e:	69fb      	ldr	r3, [r7, #28]
 80016a0:	6013      	str	r3, [r2, #0]
  float sq = diff * diff;
 80016a2:	edd7 7a06 	vldr	s15, [r7, #24]
 80016a6:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80016aa:	edc7 7a05 	vstr	s15, [r7, #20]
  float feat = mwi_push(&g_mwi, sq);
 80016ae:	ed97 0a05 	vldr	s0, [r7, #20]
 80016b2:	481c      	ldr	r0, [pc, #112]	@ (8001724 <ecg_proc_process_sample+0x124>)
 80016b4:	f7ff fd13 	bl	80010de <mwi_push>
 80016b8:	ed87 0a04 	vstr	s0, [r7, #16]

  // 5) Dtection R
  int r = rdet_process(&g_rdet, feat, g_index++, g_fs_u);
 80016bc:	4b1a      	ldr	r3, [pc, #104]	@ (8001728 <ecg_proc_process_sample+0x128>)
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	1c5a      	adds	r2, r3, #1
 80016c2:	4919      	ldr	r1, [pc, #100]	@ (8001728 <ecg_proc_process_sample+0x128>)
 80016c4:	600a      	str	r2, [r1, #0]
 80016c6:	4a19      	ldr	r2, [pc, #100]	@ (800172c <ecg_proc_process_sample+0x12c>)
 80016c8:	6812      	ldr	r2, [r2, #0]
 80016ca:	4619      	mov	r1, r3
 80016cc:	ed97 0a04 	vldr	s0, [r7, #16]
 80016d0:	480b      	ldr	r0, [pc, #44]	@ (8001700 <ecg_proc_process_sample+0x100>)
 80016d2:	f7ff fd93 	bl	80011fc <rdet_process>
 80016d6:	60f8      	str	r0, [r7, #12]

  out->filt_mv = y;
 80016d8:	683b      	ldr	r3, [r7, #0]
 80016da:	69fa      	ldr	r2, [r7, #28]
 80016dc:	601a      	str	r2, [r3, #0]
  out->feat    = feat;
 80016de:	683b      	ldr	r3, [r7, #0]
 80016e0:	693a      	ldr	r2, [r7, #16]
 80016e2:	605a      	str	r2, [r3, #4]
  out->rflag   = (uint8_t)r;
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	b2da      	uxtb	r2, r3
 80016e8:	683b      	ldr	r3, [r7, #0]
 80016ea:	721a      	strb	r2, [r3, #8]
  out->bpm     = g_rdet.bpm;
 80016ec:	4b04      	ldr	r3, [pc, #16]	@ (8001700 <ecg_proc_process_sample+0x100>)
 80016ee:	69da      	ldr	r2, [r3, #28]
 80016f0:	683b      	ldr	r3, [r7, #0]
 80016f2:	60da      	str	r2, [r3, #12]
}
 80016f4:	3720      	adds	r7, #32
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bd80      	pop	{r7, pc}
 80016fa:	bf00      	nop
 80016fc:	20000008 	.word	0x20000008
 8001700:	20000450 	.word	0x20000450
 8001704:	20000204 	.word	0x20000204
 8001708:	20000210 	.word	0x20000210
 800170c:	2000022c 	.word	0x2000022c
 8001710:	44fa0000 	.word	0x44fa0000
 8001714:	44fa0000 	.word	0x44fa0000
 8001718:	c4fa0000 	.word	0xc4fa0000
 800171c:	c4fa0000 	.word	0xc4fa0000
 8001720:	20000478 	.word	0x20000478
 8001724:	20000248 	.word	0x20000248
 8001728:	20000200 	.word	0x20000200
 800172c:	20000004 	.word	0x20000004

08001730 <ecg_proc_process_block>:

void ecg_proc_process_block(const uint16_t* adc, uint32_t n,
                            float vref_mv, uint8_t adc_bits,
                            ecg_proc_callback_t cb, void* user){
 8001730:	b580      	push	{r7, lr}
 8001732:	b08e      	sub	sp, #56	@ 0x38
 8001734:	af00      	add	r7, sp, #0
 8001736:	6178      	str	r0, [r7, #20]
 8001738:	6139      	str	r1, [r7, #16]
 800173a:	ed87 0a03 	vstr	s0, [r7, #12]
 800173e:	607b      	str	r3, [r7, #4]
 8001740:	4613      	mov	r3, r2
 8001742:	72fb      	strb	r3, [r7, #11]
  if (!g_enabled) return;
 8001744:	4b20      	ldr	r3, [pc, #128]	@ (80017c8 <ecg_proc_process_block+0x98>)
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	2b00      	cmp	r3, #0
 800174a:	d038      	beq.n	80017be <ecg_proc_process_block+0x8e>
  const float scale = vref_mv / (float)((1u<<adc_bits)-1u);
 800174c:	7afb      	ldrb	r3, [r7, #11]
 800174e:	2201      	movs	r2, #1
 8001750:	fa02 f303 	lsl.w	r3, r2, r3
 8001754:	3b01      	subs	r3, #1
 8001756:	ee07 3a90 	vmov	s15, r3
 800175a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800175e:	edd7 6a03 	vldr	s13, [r7, #12]
 8001762:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001766:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
  ecg_sample_out_t s;
  for (uint32_t i=0; i<n; ++i){
 800176a:	2300      	movs	r3, #0
 800176c:	637b      	str	r3, [r7, #52]	@ 0x34
 800176e:	e021      	b.n	80017b4 <ecg_proc_process_block+0x84>
    float mv = adc[i] * scale; // mV si vref_mv est en mV
 8001770:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001772:	005b      	lsls	r3, r3, #1
 8001774:	697a      	ldr	r2, [r7, #20]
 8001776:	4413      	add	r3, r2
 8001778:	881b      	ldrh	r3, [r3, #0]
 800177a:	ee07 3a90 	vmov	s15, r3
 800177e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001782:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8001786:	ee67 7a27 	vmul.f32	s15, s14, s15
 800178a:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    ecg_proc_process_sample(mv, &s);
 800178e:	f107 031c 	add.w	r3, r7, #28
 8001792:	4618      	mov	r0, r3
 8001794:	ed97 0a0b 	vldr	s0, [r7, #44]	@ 0x2c
 8001798:	f7ff ff32 	bl	8001600 <ecg_proc_process_sample>
    if (cb) cb(&s, user);
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d005      	beq.n	80017ae <ecg_proc_process_block+0x7e>
 80017a2:	f107 021c 	add.w	r2, r7, #28
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80017aa:	4610      	mov	r0, r2
 80017ac:	4798      	blx	r3
  for (uint32_t i=0; i<n; ++i){
 80017ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80017b0:	3301      	adds	r3, #1
 80017b2:	637b      	str	r3, [r7, #52]	@ 0x34
 80017b4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80017b6:	693b      	ldr	r3, [r7, #16]
 80017b8:	429a      	cmp	r2, r3
 80017ba:	d3d9      	bcc.n	8001770 <ecg_proc_process_block+0x40>
 80017bc:	e000      	b.n	80017c0 <ecg_proc_process_block+0x90>
  if (!g_enabled) return;
 80017be:	bf00      	nop
  }
}
 80017c0:	3738      	adds	r7, #56	@ 0x38
 80017c2:	46bd      	mov	sp, r7
 80017c4:	bd80      	pop	{r7, pc}
 80017c6:	bf00      	nop
 80017c8:	20000008 	.word	0x20000008

080017cc <TIM6_SetRate>:
static void uart_cb(const ecg_sample_out_t* s, void* user);

/* ---------- Helper: set TIM6 to target rate (auto PSC/ARR) ---------- */
/* Retourne la cadence rellement atteinte (en Hz) */
static uint32_t TIM6_SetRate(uint32_t fs_hz)
{
 80017cc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80017d0:	b0ca      	sub	sp, #296	@ 0x128
 80017d2:	af04      	add	r7, sp, #16
 80017d4:	6578      	str	r0, [r7, #84]	@ 0x54
    // Frquence horloge du timer (TIM6 sur APB1)
    uint32_t timclk = HAL_RCC_GetPCLK1Freq();
 80017d6:	f004 fef7 	bl	80065c8 <HAL_RCC_GetPCLK1Freq>
 80017da:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
    RCC_ClkInitTypeDef clk; uint32_t flashLatency;
    HAL_RCC_GetClockConfig(&clk, &flashLatency);
 80017de:	f107 02c4 	add.w	r2, r7, #196	@ 0xc4
 80017e2:	f107 03c8 	add.w	r3, r7, #200	@ 0xc8
 80017e6:	4611      	mov	r1, r2
 80017e8:	4618      	mov	r0, r3
 80017ea:	f004 ff19 	bl	8006620 <HAL_RCC_GetClockConfig>
    if (clk.APB1CLKDivider != RCC_HCLK_DIV1) {
 80017ee:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d004      	beq.n	8001800 <TIM6_SetRate+0x34>
        timclk *= 2U; // timers  2*PCLK1 si APB1 prescaler != 1
 80017f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80017fa:	005b      	lsls	r3, r3, #1
 80017fc:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    }

    // Recherche du meilleur couple (PSC, ARR) 16 bits (arrondi au plus proche)
    uint32_t best_psc = 0, best_arr = 0, best_err = 0xFFFFFFFF;
 8001800:	2300      	movs	r3, #0
 8001802:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8001806:	2300      	movs	r3, #0
 8001808:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 800180c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001810:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
    for (uint32_t psc = 0; psc <= 0xFFFF; ++psc) {
 8001814:	2300      	movs	r3, #0
 8001816:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800181a:	e0ab      	b.n	8001974 <TIM6_SetRate+0x1a8>
        uint64_t denom = (uint64_t)(psc + 1U) * (uint64_t)fs_hz;
 800181c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8001820:	3301      	adds	r3, #1
 8001822:	2200      	movs	r2, #0
 8001824:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001826:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8001828:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800182a:	2200      	movs	r2, #0
 800182c:	643b      	str	r3, [r7, #64]	@ 0x40
 800182e:	647a      	str	r2, [r7, #68]	@ 0x44
 8001830:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	@ 0x48
 8001834:	460b      	mov	r3, r1
 8001836:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001838:	fb02 f203 	mul.w	r2, r2, r3
 800183c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800183e:	e9c7 0112 	strd	r0, r1, [r7, #72]	@ 0x48
 8001842:	4601      	mov	r1, r0
 8001844:	fb01 f303 	mul.w	r3, r1, r3
 8001848:	4413      	add	r3, r2
 800184a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800184c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800184e:	fba2 4501 	umull	r4, r5, r2, r1
 8001852:	442b      	add	r3, r5
 8001854:	461d      	mov	r5, r3
 8001856:	e9c7 453e 	strd	r4, r5, [r7, #248]	@ 0xf8
 800185a:	e9c7 453e 	strd	r4, r5, [r7, #248]	@ 0xf8
        uint64_t arrp1 = ((uint64_t)timclk + denom/2) / denom; // round
 800185e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001862:	2200      	movs	r2, #0
 8001864:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001866:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001868:	e9d7 233e 	ldrd	r2, r3, [r7, #248]	@ 0xf8
 800186c:	f04f 0000 	mov.w	r0, #0
 8001870:	f04f 0100 	mov.w	r1, #0
 8001874:	0850      	lsrs	r0, r2, #1
 8001876:	ea40 70c3 	orr.w	r0, r0, r3, lsl #31
 800187a:	0859      	lsrs	r1, r3, #1
 800187c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800187e:	181b      	adds	r3, r3, r0
 8001880:	623b      	str	r3, [r7, #32]
 8001882:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001884:	414b      	adcs	r3, r1
 8001886:	627b      	str	r3, [r7, #36]	@ 0x24
 8001888:	e9d7 233e 	ldrd	r2, r3, [r7, #248]	@ 0xf8
 800188c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001890:	f7ff f98a 	bl	8000ba8 <__aeabi_uldivmod>
 8001894:	4602      	mov	r2, r0
 8001896:	460b      	mov	r3, r1
 8001898:	e9c7 233c 	strd	r2, r3, [r7, #240]	@ 0xf0
        if (arrp1 == 0 || arrp1 > 65536ULL) continue;
 800189c:	e9d7 233c 	ldrd	r2, r3, [r7, #240]	@ 0xf0
 80018a0:	4313      	orrs	r3, r2
 80018a2:	d061      	beq.n	8001968 <TIM6_SetRate+0x19c>
 80018a4:	e9d7 233c 	ldrd	r2, r3, [r7, #240]	@ 0xf0
 80018a8:	f1b2 1f01 	cmp.w	r2, #65537	@ 0x10001
 80018ac:	f173 0300 	sbcs.w	r3, r3, #0
 80018b0:	d25a      	bcs.n	8001968 <TIM6_SetRate+0x19c>

        uint32_t arr = (uint32_t)(arrp1 - 1U);
 80018b2:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80018b6:	3b01      	subs	r3, #1
 80018b8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
        uint32_t fs_real = (uint32_t)((uint64_t)timclk / ((uint64_t)(psc+1U) * (uint64_t)(arr+1U)));
 80018bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80018c0:	2200      	movs	r2, #0
 80018c2:	61bb      	str	r3, [r7, #24]
 80018c4:	61fa      	str	r2, [r7, #28]
 80018c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80018ca:	3301      	adds	r3, #1
 80018cc:	2200      	movs	r2, #0
 80018ce:	63bb      	str	r3, [r7, #56]	@ 0x38
 80018d0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80018d2:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 80018d6:	3301      	adds	r3, #1
 80018d8:	2200      	movs	r2, #0
 80018da:	633b      	str	r3, [r7, #48]	@ 0x30
 80018dc:	637a      	str	r2, [r7, #52]	@ 0x34
 80018de:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 80018e2:	460b      	mov	r3, r1
 80018e4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80018e6:	fb02 f203 	mul.w	r2, r2, r3
 80018ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80018ec:	e9c7 010e 	strd	r0, r1, [r7, #56]	@ 0x38
 80018f0:	4601      	mov	r1, r0
 80018f2:	fb01 f303 	mul.w	r3, r1, r3
 80018f6:	4413      	add	r3, r2
 80018f8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80018fa:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80018fc:	fba2 ab01 	umull	sl, fp, r2, r1
 8001900:	445b      	add	r3, fp
 8001902:	469b      	mov	fp, r3
 8001904:	4652      	mov	r2, sl
 8001906:	465b      	mov	r3, fp
 8001908:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800190c:	f7ff f94c 	bl	8000ba8 <__aeabi_uldivmod>
 8001910:	4602      	mov	r2, r0
 8001912:	460b      	mov	r3, r1
 8001914:	4613      	mov	r3, r2
 8001916:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
        uint32_t err = (fs_real > fs_hz) ? (fs_real - fs_hz) : (fs_hz - fs_real);
 800191a:	f8d7 20e8 	ldr.w	r2, [r7, #232]	@ 0xe8
 800191e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001920:	429a      	cmp	r2, r3
 8001922:	d904      	bls.n	800192e <TIM6_SetRate+0x162>
 8001924:	f8d7 20e8 	ldr.w	r2, [r7, #232]	@ 0xe8
 8001928:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800192a:	1ad3      	subs	r3, r2, r3
 800192c:	e003      	b.n	8001936 <TIM6_SetRate+0x16a>
 800192e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8001930:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8001934:	1ad3      	subs	r3, r2, r3
 8001936:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4

        if (err < best_err) { best_err = err; best_psc = psc; best_arr = arr; }
 800193a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800193e:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8001942:	429a      	cmp	r2, r3
 8001944:	d20b      	bcs.n	800195e <TIM6_SetRate+0x192>
 8001946:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800194a:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800194e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8001952:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8001956:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800195a:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        if (best_err == 0) break;
 800195e:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8001962:	2b00      	cmp	r3, #0
 8001964:	d00d      	beq.n	8001982 <TIM6_SetRate+0x1b6>
 8001966:	e000      	b.n	800196a <TIM6_SetRate+0x19e>
        if (arrp1 == 0 || arrp1 > 65536ULL) continue;
 8001968:	bf00      	nop
    for (uint32_t psc = 0; psc <= 0xFFFF; ++psc) {
 800196a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800196e:	3301      	adds	r3, #1
 8001970:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8001974:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8001978:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800197c:	f4ff af4e 	bcc.w	800181c <TIM6_SetRate+0x50>
 8001980:	e000      	b.n	8001984 <TIM6_SetRate+0x1b8>
        if (best_err == 0) break;
 8001982:	bf00      	nop
    }

    htim6.Instance = TIM6;
 8001984:	4b44      	ldr	r3, [pc, #272]	@ (8001a98 <TIM6_SetRate+0x2cc>)
 8001986:	4a45      	ldr	r2, [pc, #276]	@ (8001a9c <TIM6_SetRate+0x2d0>)
 8001988:	601a      	str	r2, [r3, #0]
    htim6.Init.Prescaler         = (uint16_t)best_psc;
 800198a:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800198e:	b29b      	uxth	r3, r3
 8001990:	461a      	mov	r2, r3
 8001992:	4b41      	ldr	r3, [pc, #260]	@ (8001a98 <TIM6_SetRate+0x2cc>)
 8001994:	605a      	str	r2, [r3, #4]
    htim6.Init.Period            = (uint16_t)best_arr;
 8001996:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800199a:	b29b      	uxth	r3, r3
 800199c:	461a      	mov	r2, r3
 800199e:	4b3e      	ldr	r3, [pc, #248]	@ (8001a98 <TIM6_SetRate+0x2cc>)
 80019a0:	60da      	str	r2, [r3, #12]
    htim6.Init.CounterMode       = TIM_COUNTERMODE_UP;
 80019a2:	4b3d      	ldr	r3, [pc, #244]	@ (8001a98 <TIM6_SetRate+0x2cc>)
 80019a4:	2200      	movs	r2, #0
 80019a6:	609a      	str	r2, [r3, #8]
    htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019a8:	4b3b      	ldr	r3, [pc, #236]	@ (8001a98 <TIM6_SetRate+0x2cc>)
 80019aa:	2200      	movs	r2, #0
 80019ac:	619a      	str	r2, [r3, #24]
    HAL_TIM_Base_Init(&htim6);
 80019ae:	483a      	ldr	r0, [pc, #232]	@ (8001a98 <TIM6_SetRate+0x2cc>)
 80019b0:	f005 fb84 	bl	80070bc <HAL_TIM_Base_Init>

    TIM_MasterConfigTypeDef s = {0};
 80019b4:	f107 03b8 	add.w	r3, r7, #184	@ 0xb8
 80019b8:	2200      	movs	r2, #0
 80019ba:	601a      	str	r2, [r3, #0]
 80019bc:	605a      	str	r2, [r3, #4]
 80019be:	609a      	str	r2, [r3, #8]
    s.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80019c0:	2320      	movs	r3, #32
 80019c2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    s.MasterSlaveMode     = TIM_MASTERSLAVEMODE_DISABLE;
 80019c6:	2300      	movs	r3, #0
 80019c8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    HAL_TIMEx_MasterConfigSynchronization(&htim6, &s);
 80019cc:	f107 03b8 	add.w	r3, r7, #184	@ 0xb8
 80019d0:	4619      	mov	r1, r3
 80019d2:	4831      	ldr	r0, [pc, #196]	@ (8001a98 <TIM6_SetRate+0x2cc>)
 80019d4:	f005 fcd8 	bl	8007388 <HAL_TIMEx_MasterConfigSynchronization>

    uint32_t fs_real = (uint32_t)((uint64_t)timclk / ((uint64_t)(best_psc+1U) * (uint64_t)(best_arr+1U)));
 80019d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80019dc:	2200      	movs	r2, #0
 80019de:	613b      	str	r3, [r7, #16]
 80019e0:	617a      	str	r2, [r7, #20]
 80019e2:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80019e6:	3301      	adds	r3, #1
 80019e8:	2200      	movs	r2, #0
 80019ea:	60bb      	str	r3, [r7, #8]
 80019ec:	60fa      	str	r2, [r7, #12]
 80019ee:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80019f2:	3301      	adds	r3, #1
 80019f4:	2200      	movs	r2, #0
 80019f6:	603b      	str	r3, [r7, #0]
 80019f8:	607a      	str	r2, [r7, #4]
 80019fa:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80019fe:	462b      	mov	r3, r5
 8001a00:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8001a04:	4652      	mov	r2, sl
 8001a06:	fb02 f203 	mul.w	r2, r2, r3
 8001a0a:	465b      	mov	r3, fp
 8001a0c:	4621      	mov	r1, r4
 8001a0e:	fb01 f303 	mul.w	r3, r1, r3
 8001a12:	4413      	add	r3, r2
 8001a14:	4622      	mov	r2, r4
 8001a16:	4651      	mov	r1, sl
 8001a18:	fba2 8901 	umull	r8, r9, r2, r1
 8001a1c:	444b      	add	r3, r9
 8001a1e:	4699      	mov	r9, r3
 8001a20:	4642      	mov	r2, r8
 8001a22:	464b      	mov	r3, r9
 8001a24:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001a28:	f7ff f8be 	bl	8000ba8 <__aeabi_uldivmod>
 8001a2c:	4602      	mov	r2, r0
 8001a2e:	460b      	mov	r3, r1
 8001a30:	4613      	mov	r3, r2
 8001a32:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0

    char buf[96];
    int n = snprintf(buf, sizeof(buf),
 8001a36:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8001a3a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001a3c:	429a      	cmp	r2, r3
 8001a3e:	d904      	bls.n	8001a4a <TIM6_SetRate+0x27e>
 8001a40:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8001a44:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001a46:	1ad3      	subs	r3, r2, r3
 8001a48:	e003      	b.n	8001a52 <TIM6_SetRate+0x286>
 8001a4a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8001a4c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001a50:	1ad3      	subs	r3, r2, r3
 8001a52:	f107 0058 	add.w	r0, r7, #88	@ 0x58
 8001a56:	9302      	str	r3, [sp, #8]
 8001a58:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001a5c:	9301      	str	r3, [sp, #4]
 8001a5e:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001a62:	9300      	str	r3, [sp, #0]
 8001a64:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001a68:	4a0d      	ldr	r2, [pc, #52]	@ (8001aa0 <TIM6_SetRate+0x2d4>)
 8001a6a:	2160      	movs	r1, #96	@ 0x60
 8001a6c:	f007 fc16 	bl	800929c <sniprintf>
 8001a70:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc
                     "TIM6 set to %lu Hz (PSC=%lu ARR=%lu, err=%lu)\r\n",
                     (unsigned long)fs_real,
                     (unsigned long)best_psc,
                     (unsigned long)best_arr,
                     (unsigned long)((fs_real>fs_hz)?(fs_real-fs_hz):(fs_hz-fs_real)));
    HAL_UART_Transmit(&huart2, (uint8_t*)buf, n, 100);
 8001a74:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001a78:	b29a      	uxth	r2, r3
 8001a7a:	f107 0158 	add.w	r1, r7, #88	@ 0x58
 8001a7e:	2364      	movs	r3, #100	@ 0x64
 8001a80:	4808      	ldr	r0, [pc, #32]	@ (8001aa4 <TIM6_SetRate+0x2d8>)
 8001a82:	f005 fd57 	bl	8007534 <HAL_UART_Transmit>

    return fs_real;
 8001a86:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
}
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8001a90:	46bd      	mov	sp, r7
 8001a92:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001a96:	bf00      	nop
 8001a98:	20000568 	.word	0x20000568
 8001a9c:	40001000 	.word	0x40001000
 8001aa0:	0800b570 	.word	0x0800b570
 8001aa4:	200004e0 	.word	0x200004e0

08001aa8 <main>:

/* ======================================================= */
int main(void)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b0a0      	sub	sp, #128	@ 0x80
 8001aac:	af02      	add	r7, sp, #8
  HAL_Init();
 8001aae:	f000 fee1 	bl	8002874 <HAL_Init>
  SystemClock_Config();
 8001ab2:	f000 fc6f 	bl	8002394 <SystemClock_Config>

  MX_GPIO_Init();
 8001ab6:	f000 fc09 	bl	80022cc <MX_GPIO_Init>
  MX_DMA_Init();
 8001aba:	f000 fb43 	bl	8002144 <MX_DMA_Init>
  MX_ADC1_Init();
 8001abe:	f000 fac5 	bl	800204c <MX_ADC1_Init>
  MX_USART2_UART_Init();
 8001ac2:	f000 fbc9 	bl	8002258 <MX_USART2_UART_Init>
  MX_TIM6_Init();
 8001ac6:	f000 fb8d 	bl	80021e4 <MX_TIM6_Init>

  // Petite attente + synchro pour viter un caractre parasite  l'ouverture du terminal
  HAL_Delay(50);
 8001aca:	2032      	movs	r0, #50	@ 0x32
 8001acc:	f000 ff4e 	bl	800296c <HAL_Delay>
  HAL_UART_Transmit(&huart2, (uint8_t*)"\r\n", 2, 20);
 8001ad0:	2314      	movs	r3, #20
 8001ad2:	2202      	movs	r2, #2
 8001ad4:	498e      	ldr	r1, [pc, #568]	@ (8001d10 <main+0x268>)
 8001ad6:	488f      	ldr	r0, [pc, #572]	@ (8001d14 <main+0x26c>)
 8001ad8:	f005 fd2c 	bl	8007534 <HAL_UART_Transmit>

  // Init DSP @250 Hz, notch 50 Hz
  ecg_proc_init(250.0f, ECG_NOTCH_50HZ);
 8001adc:	2032      	movs	r0, #50	@ 0x32
 8001ade:	ed9f 0a8e 	vldr	s0, [pc, #568]	@ 8001d18 <main+0x270>
 8001ae2:	f7ff fccd 	bl	8001480 <ecg_proc_init>

  // Active le module (SDN = HIGH sur PA1)
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_SET);
 8001ae6:	2201      	movs	r2, #1
 8001ae8:	2102      	movs	r1, #2
 8001aea:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001aee:	f002 fe37 	bl	8004760 <HAL_GPIO_WritePin>

  const char *msg = "Start ECG acquisition @250Hz\r\n";
 8001af2:	4b8a      	ldr	r3, [pc, #552]	@ (8001d1c <main+0x274>)
 8001af4:	677b      	str	r3, [r7, #116]	@ 0x74
  HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), 100);
 8001af6:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 8001af8:	f7fe fbba 	bl	8000270 <strlen>
 8001afc:	4603      	mov	r3, r0
 8001afe:	b29a      	uxth	r2, r3
 8001b00:	2364      	movs	r3, #100	@ 0x64
 8001b02:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 8001b04:	4883      	ldr	r0, [pc, #524]	@ (8001d14 <main+0x26c>)
 8001b06:	f005 fd15 	bl	8007534 <HAL_UART_Transmit>

  // Cadence exacte 250 Hz selon clocks relles
  g_fs_real = TIM6_SetRate(250);
 8001b0a:	20fa      	movs	r0, #250	@ 0xfa
 8001b0c:	f7ff fe5e 	bl	80017cc <TIM6_SetRate>
 8001b10:	4603      	mov	r3, r0
 8001b12:	4a83      	ldr	r2, [pc, #524]	@ (8001d20 <main+0x278>)
 8001b14:	6013      	str	r3, [r2, #0]
  HAL_TIM_Base_Start(&htim6);
 8001b16:	4883      	ldr	r0, [pc, #524]	@ (8001d24 <main+0x27c>)
 8001b18:	f005 fb28 	bl	800716c <HAL_TIM_Base_Start>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buf, ADC_BUF_LEN);
 8001b1c:	22fa      	movs	r2, #250	@ 0xfa
 8001b1e:	4982      	ldr	r1, [pc, #520]	@ (8001d28 <main+0x280>)
 8001b20:	4882      	ldr	r0, [pc, #520]	@ (8001d2c <main+0x284>)
 8001b22:	f001 fa93 	bl	800304c <HAL_ADC_Start_DMA>
  static int lo_state = 0;       // 0=contacts OK, 1=lead-off
  static int last_lo_print = -1;

  // Sanity-check priodique (toutes les ~10 s) sur fentre 2 s
  static uint32_t check_t0_ms = 0;
  if (check_t0_ms == 0) check_t0_ms = HAL_GetTick();
 8001b26:	4b82      	ldr	r3, [pc, #520]	@ (8001d30 <main+0x288>)
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d104      	bne.n	8001b38 <main+0x90>
 8001b2e:	f000 ff11 	bl	8002954 <HAL_GetTick>
 8001b32:	4603      	mov	r3, r0
 8001b34:	4a7e      	ldr	r2, [pc, #504]	@ (8001d30 <main+0x288>)
 8001b36:	6013      	str	r3, [r2, #0]

  while (1) {
    uint32_t now = HAL_GetTick();
 8001b38:	f000 ff0c 	bl	8002954 <HAL_GetTick>
 8001b3c:	6738      	str	r0, [r7, #112]	@ 0x70

    // Lire LO+ (PA2) & LO (PA3)
    int lo_plus_now  = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_5);
 8001b3e:	2120      	movs	r1, #32
 8001b40:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001b44:	f002 fdf4 	bl	8004730 <HAL_GPIO_ReadPin>
 8001b48:	4603      	mov	r3, r0
 8001b4a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    int lo_minus_now = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_3);
 8001b4c:	2108      	movs	r1, #8
 8001b4e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001b52:	f002 fded 	bl	8004730 <HAL_GPIO_ReadPin>
 8001b56:	4603      	mov	r3, r0
 8001b58:	66bb      	str	r3, [r7, #104]	@ 0x68
    int lo_any = (lo_plus_now || lo_minus_now);
 8001b5a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d102      	bne.n	8001b66 <main+0xbe>
 8001b60:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d001      	beq.n	8001b6a <main+0xc2>
 8001b66:	2301      	movs	r3, #1
 8001b68:	e000      	b.n	8001b6c <main+0xc4>
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	667b      	str	r3, [r7, #100]	@ 0x64

    // Debounce ~20 ms + ON/OFF DSP + fentre de stabilisation
    if (lo_any) {
 8001b6e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d019      	beq.n	8001ba8 <main+0x100>
      if (!lo_state) { lo_up_ms = now; }
 8001b74:	4b6f      	ldr	r3, [pc, #444]	@ (8001d34 <main+0x28c>)
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d102      	bne.n	8001b82 <main+0xda>
 8001b7c:	4a6e      	ldr	r2, [pc, #440]	@ (8001d38 <main+0x290>)
 8001b7e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001b80:	6013      	str	r3, [r2, #0]
      if (!lo_state && (now - lo_up_ms >= 20)) {
 8001b82:	4b6c      	ldr	r3, [pc, #432]	@ (8001d34 <main+0x28c>)
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d12c      	bne.n	8001be4 <main+0x13c>
 8001b8a:	4b6b      	ldr	r3, [pc, #428]	@ (8001d38 <main+0x290>)
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8001b90:	1ad3      	subs	r3, r2, r3
 8001b92:	2b13      	cmp	r3, #19
 8001b94:	d926      	bls.n	8001be4 <main+0x13c>
        lo_state = 1;
 8001b96:	4b67      	ldr	r3, [pc, #412]	@ (8001d34 <main+0x28c>)
 8001b98:	2201      	movs	r2, #1
 8001b9a:	601a      	str	r2, [r3, #0]
        ecg_proc_set_enabled(0);
 8001b9c:	2000      	movs	r0, #0
 8001b9e:	f7ff fd1f 	bl	80015e0 <ecg_proc_set_enabled>
        ecg_proc_reset();
 8001ba2:	f7ff fcd7 	bl	8001554 <ecg_proc_reset>
 8001ba6:	e01d      	b.n	8001be4 <main+0x13c>
      }
    } else {
      if (lo_state) { lo_dn_ms = now; }
 8001ba8:	4b62      	ldr	r3, [pc, #392]	@ (8001d34 <main+0x28c>)
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d002      	beq.n	8001bb6 <main+0x10e>
 8001bb0:	4a62      	ldr	r2, [pc, #392]	@ (8001d3c <main+0x294>)
 8001bb2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001bb4:	6013      	str	r3, [r2, #0]
      if (lo_state && (now - lo_dn_ms >= 20)) {
 8001bb6:	4b5f      	ldr	r3, [pc, #380]	@ (8001d34 <main+0x28c>)
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d012      	beq.n	8001be4 <main+0x13c>
 8001bbe:	4b5f      	ldr	r3, [pc, #380]	@ (8001d3c <main+0x294>)
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8001bc4:	1ad3      	subs	r3, r2, r3
 8001bc6:	2b13      	cmp	r3, #19
 8001bc8:	d90c      	bls.n	8001be4 <main+0x13c>
        lo_state = 0;
 8001bca:	4b5a      	ldr	r3, [pc, #360]	@ (8001d34 <main+0x28c>)
 8001bcc:	2200      	movs	r2, #0
 8001bce:	601a      	str	r2, [r3, #0]
        ecg_proc_reset();
 8001bd0:	f7ff fcc0 	bl	8001554 <ecg_proc_reset>
        ecg_proc_set_enabled(1);
 8001bd4:	2001      	movs	r0, #1
 8001bd6:	f7ff fd03 	bl	80015e0 <ecg_proc_set_enabled>
        g_leads_on_ms = HAL_GetTick(); // start settle window (3 s)
 8001bda:	f000 febb 	bl	8002954 <HAL_GetTick>
 8001bde:	4603      	mov	r3, r0
 8001be0:	4a57      	ldr	r2, [pc, #348]	@ (8001d40 <main+0x298>)
 8001be2:	6013      	str	r3, [r2, #0]
      }
    }

    // Message clair  la transition
    if (lo_state != last_lo_print) {
 8001be4:	4b53      	ldr	r3, [pc, #332]	@ (8001d34 <main+0x28c>)
 8001be6:	681a      	ldr	r2, [r3, #0]
 8001be8:	4b56      	ldr	r3, [pc, #344]	@ (8001d44 <main+0x29c>)
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	429a      	cmp	r2, r3
 8001bee:	d015      	beq.n	8001c1c <main+0x174>
      last_lo_print = lo_state;
 8001bf0:	4b50      	ldr	r3, [pc, #320]	@ (8001d34 <main+0x28c>)
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	4a53      	ldr	r2, [pc, #332]	@ (8001d44 <main+0x29c>)
 8001bf6:	6013      	str	r3, [r2, #0]
      const char* txt = lo_state ? "LEADS OFF\r\n" : "LEADS ON\r\n";
 8001bf8:	4b4e      	ldr	r3, [pc, #312]	@ (8001d34 <main+0x28c>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d001      	beq.n	8001c04 <main+0x15c>
 8001c00:	4b51      	ldr	r3, [pc, #324]	@ (8001d48 <main+0x2a0>)
 8001c02:	e000      	b.n	8001c06 <main+0x15e>
 8001c04:	4b51      	ldr	r3, [pc, #324]	@ (8001d4c <main+0x2a4>)
 8001c06:	663b      	str	r3, [r7, #96]	@ 0x60
      HAL_UART_Transmit(&huart2, (uint8_t*)txt, strlen(txt), 50);
 8001c08:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8001c0a:	f7fe fb31 	bl	8000270 <strlen>
 8001c0e:	4603      	mov	r3, r0
 8001c10:	b29a      	uxth	r2, r3
 8001c12:	2332      	movs	r3, #50	@ 0x32
 8001c14:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8001c16:	483f      	ldr	r0, [pc, #252]	@ (8001d14 <main+0x26c>)
 8001c18:	f005 fc8c 	bl	8007534 <HAL_UART_Transmit>
    }

    // Tlmtrie 1 Hz (rate bas sur g_fs_real, stable)
    if (now - last_ms >= 1000) {
 8001c1c:	4b4c      	ldr	r3, [pc, #304]	@ (8001d50 <main+0x2a8>)
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8001c22:	1ad3      	subs	r3, r2, r3
 8001c24:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001c28:	d316      	bcc.n	8001c58 <main+0x1b0>
      char line[64];
      int n = snprintf(line, sizeof(line), "rate=%lu sps  LO+=%d LO-=%d\r\n",
 8001c2a:	4b3d      	ldr	r3, [pc, #244]	@ (8001d20 <main+0x278>)
 8001c2c:	681a      	ldr	r2, [r3, #0]
 8001c2e:	4638      	mov	r0, r7
 8001c30:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001c32:	9301      	str	r3, [sp, #4]
 8001c34:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001c36:	9300      	str	r3, [sp, #0]
 8001c38:	4613      	mov	r3, r2
 8001c3a:	4a46      	ldr	r2, [pc, #280]	@ (8001d54 <main+0x2ac>)
 8001c3c:	2140      	movs	r1, #64	@ 0x40
 8001c3e:	f007 fb2d 	bl	800929c <sniprintf>
 8001c42:	65f8      	str	r0, [r7, #92]	@ 0x5c
                       (unsigned long)g_fs_real, lo_plus_now, lo_minus_now);
      HAL_UART_Transmit(&huart2, (uint8_t*)line, n, 50);
 8001c44:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001c46:	b29a      	uxth	r2, r3
 8001c48:	4639      	mov	r1, r7
 8001c4a:	2332      	movs	r3, #50	@ 0x32
 8001c4c:	4831      	ldr	r0, [pc, #196]	@ (8001d14 <main+0x26c>)
 8001c4e:	f005 fc71 	bl	8007534 <HAL_UART_Transmit>
      last_ms = now;
 8001c52:	4a3f      	ldr	r2, [pc, #252]	@ (8001d50 <main+0x2a8>)
 8001c54:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001c56:	6013      	str	r3, [r2, #0]
    }

    // Sanity-check ~toutes les 10 s (fentre 2 s)
    if (now - check_t0_ms >= 10000) {
 8001c58:	4b35      	ldr	r3, [pc, #212]	@ (8001d30 <main+0x288>)
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8001c5e:	1ad3      	subs	r3, r2, r3
 8001c60:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001c64:	4293      	cmp	r3, r2
 8001c66:	f67f af67 	bls.w	8001b38 <main+0x90>
      uint32_t t1 = HAL_GetTick(); uint32_t s1 = g_samples_total;
 8001c6a:	f000 fe73 	bl	8002954 <HAL_GetTick>
 8001c6e:	65b8      	str	r0, [r7, #88]	@ 0x58
 8001c70:	4b39      	ldr	r3, [pc, #228]	@ (8001d58 <main+0x2b0>)
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	657b      	str	r3, [r7, #84]	@ 0x54
      HAL_Delay(2000); // fentre 2 s
 8001c76:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001c7a:	f000 fe77 	bl	800296c <HAL_Delay>
      uint32_t t2 = HAL_GetTick(); uint32_t s2 = g_samples_total;
 8001c7e:	f000 fe69 	bl	8002954 <HAL_GetTick>
 8001c82:	6538      	str	r0, [r7, #80]	@ 0x50
 8001c84:	4b34      	ldr	r3, [pc, #208]	@ (8001d58 <main+0x2b0>)
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	64fb      	str	r3, [r7, #76]	@ 0x4c
      uint32_t dt = t2 - t1;
 8001c8a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8001c8c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001c8e:	1ad3      	subs	r3, r2, r3
 8001c90:	64bb      	str	r3, [r7, #72]	@ 0x48
      if (dt) {
 8001c92:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d035      	beq.n	8001d04 <main+0x25c>
        uint32_t sps = ((s2 - s1) * 1000u) / dt;
 8001c98:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001c9a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001c9c:	1ad3      	subs	r3, r2, r3
 8001c9e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001ca2:	fb03 f202 	mul.w	r2, r3, r2
 8001ca6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001ca8:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cac:	647b      	str	r3, [r7, #68]	@ 0x44
        if (sps > g_fs_real*101/100 || sps < g_fs_real*99/100) {
 8001cae:	4b1c      	ldr	r3, [pc, #112]	@ (8001d20 <main+0x278>)
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	2265      	movs	r2, #101	@ 0x65
 8001cb4:	fb02 f303 	mul.w	r3, r2, r3
 8001cb8:	4a28      	ldr	r2, [pc, #160]	@ (8001d5c <main+0x2b4>)
 8001cba:	fba2 2303 	umull	r2, r3, r2, r3
 8001cbe:	095b      	lsrs	r3, r3, #5
 8001cc0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001cc2:	429a      	cmp	r2, r3
 8001cc4:	d80d      	bhi.n	8001ce2 <main+0x23a>
 8001cc6:	4b16      	ldr	r3, [pc, #88]	@ (8001d20 <main+0x278>)
 8001cc8:	681a      	ldr	r2, [r3, #0]
 8001cca:	4613      	mov	r3, r2
 8001ccc:	005b      	lsls	r3, r3, #1
 8001cce:	4413      	add	r3, r2
 8001cd0:	015a      	lsls	r2, r3, #5
 8001cd2:	4413      	add	r3, r2
 8001cd4:	4a21      	ldr	r2, [pc, #132]	@ (8001d5c <main+0x2b4>)
 8001cd6:	fba2 2303 	umull	r2, r3, r2, r3
 8001cda:	095b      	lsrs	r3, r3, #5
 8001cdc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001cde:	429a      	cmp	r2, r3
 8001ce0:	d210      	bcs.n	8001d04 <main+0x25c>
          char m[64];
          int n=snprintf(m,sizeof(m),"WARN: sps=%lu vs set=%lu\r\n",
 8001ce2:	4b0f      	ldr	r3, [pc, #60]	@ (8001d20 <main+0x278>)
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	4638      	mov	r0, r7
 8001ce8:	9300      	str	r3, [sp, #0]
 8001cea:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001cec:	4a1c      	ldr	r2, [pc, #112]	@ (8001d60 <main+0x2b8>)
 8001cee:	2140      	movs	r1, #64	@ 0x40
 8001cf0:	f007 fad4 	bl	800929c <sniprintf>
 8001cf4:	6438      	str	r0, [r7, #64]	@ 0x40
                         (unsigned long)sps,(unsigned long)g_fs_real);
          HAL_UART_Transmit(&huart2,(uint8_t*)m,n,50);
 8001cf6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001cf8:	b29a      	uxth	r2, r3
 8001cfa:	4639      	mov	r1, r7
 8001cfc:	2332      	movs	r3, #50	@ 0x32
 8001cfe:	4805      	ldr	r0, [pc, #20]	@ (8001d14 <main+0x26c>)
 8001d00:	f005 fc18 	bl	8007534 <HAL_UART_Transmit>
        }
      }
      check_t0_ms = HAL_GetTick();
 8001d04:	f000 fe26 	bl	8002954 <HAL_GetTick>
 8001d08:	4603      	mov	r3, r0
 8001d0a:	4a09      	ldr	r2, [pc, #36]	@ (8001d30 <main+0x288>)
 8001d0c:	6013      	str	r3, [r2, #0]
  while (1) {
 8001d0e:	e713      	b.n	8001b38 <main+0x90>
 8001d10:	0800b5a0 	.word	0x0800b5a0
 8001d14:	200004e0 	.word	0x200004e0
 8001d18:	437a0000 	.word	0x437a0000
 8001d1c:	0800b5a4 	.word	0x0800b5a4
 8001d20:	200007f4 	.word	0x200007f4
 8001d24:	20000568 	.word	0x20000568
 8001d28:	200005fc 	.word	0x200005fc
 8001d2c:	2000047c 	.word	0x2000047c
 8001d30:	200007fc 	.word	0x200007fc
 8001d34:	20000800 	.word	0x20000800
 8001d38:	20000804 	.word	0x20000804
 8001d3c:	20000808 	.word	0x20000808
 8001d40:	200007f8 	.word	0x200007f8
 8001d44:	2000000c 	.word	0x2000000c
 8001d48:	0800b5c4 	.word	0x0800b5c4
 8001d4c:	0800b5d0 	.word	0x0800b5d0
 8001d50:	2000080c 	.word	0x2000080c
 8001d54:	0800b5dc 	.word	0x0800b5dc
 8001d58:	200007f0 	.word	0x200007f0
 8001d5c:	51eb851f 	.word	0x51eb851f
 8001d60:	0800b5fc 	.word	0x0800b5fc

08001d64 <HAL_ADC_ConvHalfCpltCallback>:
  }
}

/* ---------- Callbacks DMA ADC ---------- */
void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b084      	sub	sp, #16
 8001d68:	af02      	add	r7, sp, #8
 8001d6a:	6078      	str	r0, [r7, #4]
  g_samples_total += ADC_BUF_LEN/2;
 8001d6c:	4b09      	ldr	r3, [pc, #36]	@ (8001d94 <HAL_ADC_ConvHalfCpltCallback+0x30>)
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	337d      	adds	r3, #125	@ 0x7d
 8001d72:	4a08      	ldr	r2, [pc, #32]	@ (8001d94 <HAL_ADC_ConvHalfCpltCallback+0x30>)
 8001d74:	6013      	str	r3, [r2, #0]
  ecg_proc_process_block(&adc_buf[0], ADC_BUF_LEN/2, 3300.0f, 12, uart_cb, NULL);
 8001d76:	2300      	movs	r3, #0
 8001d78:	9300      	str	r3, [sp, #0]
 8001d7a:	4b07      	ldr	r3, [pc, #28]	@ (8001d98 <HAL_ADC_ConvHalfCpltCallback+0x34>)
 8001d7c:	220c      	movs	r2, #12
 8001d7e:	ed9f 0a07 	vldr	s0, [pc, #28]	@ 8001d9c <HAL_ADC_ConvHalfCpltCallback+0x38>
 8001d82:	217d      	movs	r1, #125	@ 0x7d
 8001d84:	4806      	ldr	r0, [pc, #24]	@ (8001da0 <HAL_ADC_ConvHalfCpltCallback+0x3c>)
 8001d86:	f7ff fcd3 	bl	8001730 <ecg_proc_process_block>
}
 8001d8a:	bf00      	nop
 8001d8c:	3708      	adds	r7, #8
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	bd80      	pop	{r7, pc}
 8001d92:	bf00      	nop
 8001d94:	200007f0 	.word	0x200007f0
 8001d98:	08001de5 	.word	0x08001de5
 8001d9c:	454e4000 	.word	0x454e4000
 8001da0:	200005fc 	.word	0x200005fc

08001da4 <HAL_ADC_ConvCpltCallback>:
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b084      	sub	sp, #16
 8001da8:	af02      	add	r7, sp, #8
 8001daa:	6078      	str	r0, [r7, #4]
  g_samples_total += ADC_BUF_LEN/2;
 8001dac:	4b09      	ldr	r3, [pc, #36]	@ (8001dd4 <HAL_ADC_ConvCpltCallback+0x30>)
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	337d      	adds	r3, #125	@ 0x7d
 8001db2:	4a08      	ldr	r2, [pc, #32]	@ (8001dd4 <HAL_ADC_ConvCpltCallback+0x30>)
 8001db4:	6013      	str	r3, [r2, #0]
  ecg_proc_process_block(&adc_buf[ADC_BUF_LEN/2], ADC_BUF_LEN/2, 3300.0f, 12, uart_cb, NULL);
 8001db6:	2300      	movs	r3, #0
 8001db8:	9300      	str	r3, [sp, #0]
 8001dba:	4b07      	ldr	r3, [pc, #28]	@ (8001dd8 <HAL_ADC_ConvCpltCallback+0x34>)
 8001dbc:	220c      	movs	r2, #12
 8001dbe:	ed9f 0a07 	vldr	s0, [pc, #28]	@ 8001ddc <HAL_ADC_ConvCpltCallback+0x38>
 8001dc2:	217d      	movs	r1, #125	@ 0x7d
 8001dc4:	4806      	ldr	r0, [pc, #24]	@ (8001de0 <HAL_ADC_ConvCpltCallback+0x3c>)
 8001dc6:	f7ff fcb3 	bl	8001730 <ecg_proc_process_block>
}
 8001dca:	bf00      	nop
 8001dcc:	3708      	adds	r7, #8
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	bd80      	pop	{r7, pc}
 8001dd2:	bf00      	nop
 8001dd4:	200007f0 	.word	0x200007f0
 8001dd8:	08001de5 	.word	0x08001de5
 8001ddc:	454e4000 	.word	0x454e4000
 8001de0:	200006f6 	.word	0x200006f6

08001de4 <uart_cb>:

/* ---------- UART sink ---------- */
static void uart_cb(const ecg_sample_out_t* s, void* user)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b09c      	sub	sp, #112	@ 0x70
 8001de8:	af02      	add	r7, sp, #8
 8001dea:	6078      	str	r0, [r7, #4]
 8001dec:	6039      	str	r1, [r7, #0]
  static uint32_t k=0, last_bpm_ms=0, last_r_ms=0;
  static float bpm_smooth = 0.0f;
  char line[64];

  // Masquer toute publication R/BPM pendant 3 s aprs LEADS ON
  uint32_t tnow = HAL_GetTick();
 8001dee:	f000 fdb1 	bl	8002954 <HAL_GetTick>
 8001df2:	6678      	str	r0, [r7, #100]	@ 0x64
  int settling = (g_leads_on_ms != 0) && (tnow - g_leads_on_ms < 3000); // 3 s
 8001df4:	4b89      	ldr	r3, [pc, #548]	@ (800201c <uart_cb+0x238>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d009      	beq.n	8001e10 <uart_cb+0x2c>
 8001dfc:	4b87      	ldr	r3, [pc, #540]	@ (800201c <uart_cb+0x238>)
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8001e02:	1ad3      	subs	r3, r2, r3
 8001e04:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 8001e08:	4293      	cmp	r3, r2
 8001e0a:	d801      	bhi.n	8001e10 <uart_cb+0x2c>
 8001e0c:	2301      	movs	r3, #1
 8001e0e:	e000      	b.n	8001e12 <uart_cb+0x2e>
 8001e10:	2300      	movs	r3, #0
 8001e12:	663b      	str	r3, [r7, #96]	@ 0x60

  // Rduire le dbit UART : 1/16 chantillons -> on loggue le signal filtr
  if ((k++ & 15u)==0) {
 8001e14:	4b82      	ldr	r3, [pc, #520]	@ (8002020 <uart_cb+0x23c>)
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	1c5a      	adds	r2, r3, #1
 8001e1a:	4981      	ldr	r1, [pc, #516]	@ (8002020 <uart_cb+0x23c>)
 8001e1c:	600a      	str	r2, [r1, #0]
 8001e1e:	f003 030f 	and.w	r3, r3, #15
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d117      	bne.n	8001e56 <uart_cb+0x72>
    int n = snprintf(line, sizeof(line), "FILT=%.1f\r\n", s->filt_mv);
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	f7fe fb8c 	bl	8000548 <__aeabi_f2d>
 8001e30:	4602      	mov	r2, r0
 8001e32:	460b      	mov	r3, r1
 8001e34:	f107 0008 	add.w	r0, r7, #8
 8001e38:	e9cd 2300 	strd	r2, r3, [sp]
 8001e3c:	4a79      	ldr	r2, [pc, #484]	@ (8002024 <uart_cb+0x240>)
 8001e3e:	2140      	movs	r1, #64	@ 0x40
 8001e40:	f007 fa2c 	bl	800929c <sniprintf>
 8001e44:	65f8      	str	r0, [r7, #92]	@ 0x5c
    HAL_UART_Transmit(&huart2, (uint8_t*)line, n, 50);
 8001e46:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001e48:	b29a      	uxth	r2, r3
 8001e4a:	f107 0108 	add.w	r1, r7, #8
 8001e4e:	2332      	movs	r3, #50	@ 0x32
 8001e50:	4875      	ldr	r0, [pc, #468]	@ (8002028 <uart_cb+0x244>)
 8001e52:	f005 fb6f 	bl	8007534 <HAL_UART_Transmit>
  }

  if (settling) return;
 8001e56:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	f040 80d9 	bne.w	8002010 <uart_cb+0x22c>

  // R-peak : Refractory 250 ms + plage plausible
  if (s->rflag) {
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	7a1b      	ldrb	r3, [r3, #8]
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d078      	beq.n	8001f58 <uart_cb+0x174>
    if (tnow - last_r_ms < 250) {
 8001e66:	4b71      	ldr	r3, [pc, #452]	@ (800202c <uart_cb+0x248>)
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8001e6c:	1ad3      	subs	r3, r2, r3
 8001e6e:	2bf9      	cmp	r3, #249	@ 0xf9
 8001e70:	f240 80d0 	bls.w	8002014 <uart_cb+0x230>
      return; // ignore: trop rapproch (double dtection)
    }
    last_r_ms = tnow;
 8001e74:	4a6d      	ldr	r2, [pc, #436]	@ (800202c <uart_cb+0x248>)
 8001e76:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001e78:	6013      	str	r3, [r2, #0]

    if (s->bpm >= 40.0f && s->bpm <= 180.0f) {
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	edd3 7a03 	vldr	s15, [r3, #12]
 8001e80:	ed9f 7a6b 	vldr	s14, [pc, #428]	@ 8002030 <uart_cb+0x24c>
 8001e84:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e8c:	f2c0 80c3 	blt.w	8002016 <uart_cb+0x232>
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	edd3 7a03 	vldr	s15, [r3, #12]
 8001e96:	ed9f 7a67 	vldr	s14, [pc, #412]	@ 8002034 <uart_cb+0x250>
 8001e9a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ea2:	f200 80b8 	bhi.w	8002016 <uart_cb+0x232>
      // lissage BPM (IIR ~3 s)
      const float alpha = 0.28f;
 8001ea6:	4b64      	ldr	r3, [pc, #400]	@ (8002038 <uart_cb+0x254>)
 8001ea8:	653b      	str	r3, [r7, #80]	@ 0x50
      bpm_smooth = (bpm_smooth == 0.0f) ? s->bpm : (1.0f - alpha)*bpm_smooth + alpha*s->bpm;
 8001eaa:	4b64      	ldr	r3, [pc, #400]	@ (800203c <uart_cb+0x258>)
 8001eac:	edd3 7a00 	vldr	s15, [r3]
 8001eb0:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001eb4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001eb8:	d103      	bne.n	8001ec2 <uart_cb+0xde>
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	edd3 7a03 	vldr	s15, [r3, #12]
 8001ec0:	e013      	b.n	8001eea <uart_cb+0x106>
 8001ec2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001ec6:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8001eca:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001ece:	4b5b      	ldr	r3, [pc, #364]	@ (800203c <uart_cb+0x258>)
 8001ed0:	edd3 7a00 	vldr	s15, [r3]
 8001ed4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	edd3 6a03 	vldr	s13, [r3, #12]
 8001ede:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8001ee2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ee6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001eea:	4b54      	ldr	r3, [pc, #336]	@ (800203c <uart_cb+0x258>)
 8001eec:	edc3 7a00 	vstr	s15, [r3]

      int n1 = snprintf(line, sizeof(line), "R, BPM=%.1f\r\n", s->bpm);
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	68db      	ldr	r3, [r3, #12]
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	f7fe fb27 	bl	8000548 <__aeabi_f2d>
 8001efa:	4602      	mov	r2, r0
 8001efc:	460b      	mov	r3, r1
 8001efe:	f107 0008 	add.w	r0, r7, #8
 8001f02:	e9cd 2300 	strd	r2, r3, [sp]
 8001f06:	4a4e      	ldr	r2, [pc, #312]	@ (8002040 <uart_cb+0x25c>)
 8001f08:	2140      	movs	r1, #64	@ 0x40
 8001f0a:	f007 f9c7 	bl	800929c <sniprintf>
 8001f0e:	64f8      	str	r0, [r7, #76]	@ 0x4c
      HAL_UART_Transmit(&huart2, (uint8_t*)line, n1, 50);
 8001f10:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001f12:	b29a      	uxth	r2, r3
 8001f14:	f107 0108 	add.w	r1, r7, #8
 8001f18:	2332      	movs	r3, #50	@ 0x32
 8001f1a:	4843      	ldr	r0, [pc, #268]	@ (8002028 <uart_cb+0x244>)
 8001f1c:	f005 fb0a 	bl	8007534 <HAL_UART_Transmit>

      int n2 = snprintf(line, sizeof(line), "BPM=%.1f\r\n", bpm_smooth);
 8001f20:	4b46      	ldr	r3, [pc, #280]	@ (800203c <uart_cb+0x258>)
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	4618      	mov	r0, r3
 8001f26:	f7fe fb0f 	bl	8000548 <__aeabi_f2d>
 8001f2a:	4602      	mov	r2, r0
 8001f2c:	460b      	mov	r3, r1
 8001f2e:	f107 0008 	add.w	r0, r7, #8
 8001f32:	e9cd 2300 	strd	r2, r3, [sp]
 8001f36:	4a43      	ldr	r2, [pc, #268]	@ (8002044 <uart_cb+0x260>)
 8001f38:	2140      	movs	r1, #64	@ 0x40
 8001f3a:	f007 f9af 	bl	800929c <sniprintf>
 8001f3e:	64b8      	str	r0, [r7, #72]	@ 0x48
      HAL_UART_Transmit(&huart2, (uint8_t*)line, n2, 50);
 8001f40:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001f42:	b29a      	uxth	r2, r3
 8001f44:	f107 0108 	add.w	r1, r7, #8
 8001f48:	2332      	movs	r3, #50	@ 0x32
 8001f4a:	4837      	ldr	r0, [pc, #220]	@ (8002028 <uart_cb+0x244>)
 8001f4c:	f005 faf2 	bl	8007534 <HAL_UART_Transmit>

      last_bpm_ms = tnow;
 8001f50:	4a3d      	ldr	r2, [pc, #244]	@ (8002048 <uart_cb+0x264>)
 8001f52:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001f54:	6013      	str	r3, [r2, #0]
 8001f56:	e05e      	b.n	8002016 <uart_cb+0x232>
    }
  } else {
    // BPM continu (toutes ~2 s), liss, dans la mme plage plausible
    if (s->bpm >= 40.0f && s->bpm <= 180.0f && (tnow - last_bpm_ms) > 2000) {
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	edd3 7a03 	vldr	s15, [r3, #12]
 8001f5e:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8002030 <uart_cb+0x24c>
 8001f62:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001f66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f6a:	db54      	blt.n	8002016 <uart_cb+0x232>
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	edd3 7a03 	vldr	s15, [r3, #12]
 8001f72:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 8002034 <uart_cb+0x250>
 8001f76:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001f7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f7e:	d84a      	bhi.n	8002016 <uart_cb+0x232>
 8001f80:	4b31      	ldr	r3, [pc, #196]	@ (8002048 <uart_cb+0x264>)
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8001f86:	1ad3      	subs	r3, r2, r3
 8001f88:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001f8c:	d943      	bls.n	8002016 <uart_cb+0x232>
      const float alpha = 0.28f;
 8001f8e:	4b2a      	ldr	r3, [pc, #168]	@ (8002038 <uart_cb+0x254>)
 8001f90:	65bb      	str	r3, [r7, #88]	@ 0x58
      bpm_smooth = (bpm_smooth == 0.0f) ? s->bpm : (1.0f - alpha)*bpm_smooth + alpha*s->bpm;
 8001f92:	4b2a      	ldr	r3, [pc, #168]	@ (800203c <uart_cb+0x258>)
 8001f94:	edd3 7a00 	vldr	s15, [r3]
 8001f98:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001f9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fa0:	d103      	bne.n	8001faa <uart_cb+0x1c6>
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	edd3 7a03 	vldr	s15, [r3, #12]
 8001fa8:	e013      	b.n	8001fd2 <uart_cb+0x1ee>
 8001faa:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001fae:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 8001fb2:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001fb6:	4b21      	ldr	r3, [pc, #132]	@ (800203c <uart_cb+0x258>)
 8001fb8:	edd3 7a00 	vldr	s15, [r3]
 8001fbc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	edd3 6a03 	vldr	s13, [r3, #12]
 8001fc6:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 8001fca:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001fce:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001fd2:	4b1a      	ldr	r3, [pc, #104]	@ (800203c <uart_cb+0x258>)
 8001fd4:	edc3 7a00 	vstr	s15, [r3]

      int n = snprintf(line, sizeof(line), "BPM=%.1f\r\n", bpm_smooth);
 8001fd8:	4b18      	ldr	r3, [pc, #96]	@ (800203c <uart_cb+0x258>)
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	4618      	mov	r0, r3
 8001fde:	f7fe fab3 	bl	8000548 <__aeabi_f2d>
 8001fe2:	4602      	mov	r2, r0
 8001fe4:	460b      	mov	r3, r1
 8001fe6:	f107 0008 	add.w	r0, r7, #8
 8001fea:	e9cd 2300 	strd	r2, r3, [sp]
 8001fee:	4a15      	ldr	r2, [pc, #84]	@ (8002044 <uart_cb+0x260>)
 8001ff0:	2140      	movs	r1, #64	@ 0x40
 8001ff2:	f007 f953 	bl	800929c <sniprintf>
 8001ff6:	6578      	str	r0, [r7, #84]	@ 0x54
      HAL_UART_Transmit(&huart2, (uint8_t*)line, n, 50);
 8001ff8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001ffa:	b29a      	uxth	r2, r3
 8001ffc:	f107 0108 	add.w	r1, r7, #8
 8002000:	2332      	movs	r3, #50	@ 0x32
 8002002:	4809      	ldr	r0, [pc, #36]	@ (8002028 <uart_cb+0x244>)
 8002004:	f005 fa96 	bl	8007534 <HAL_UART_Transmit>
      last_bpm_ms = tnow;
 8002008:	4a0f      	ldr	r2, [pc, #60]	@ (8002048 <uart_cb+0x264>)
 800200a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800200c:	6013      	str	r3, [r2, #0]
 800200e:	e002      	b.n	8002016 <uart_cb+0x232>
  if (settling) return;
 8002010:	bf00      	nop
 8002012:	e000      	b.n	8002016 <uart_cb+0x232>
      return; // ignore: trop rapproch (double dtection)
 8002014:	bf00      	nop
    }
  }
}
 8002016:	3768      	adds	r7, #104	@ 0x68
 8002018:	46bd      	mov	sp, r7
 800201a:	bd80      	pop	{r7, pc}
 800201c:	200007f8 	.word	0x200007f8
 8002020:	20000810 	.word	0x20000810
 8002024:	0800b618 	.word	0x0800b618
 8002028:	200004e0 	.word	0x200004e0
 800202c:	20000814 	.word	0x20000814
 8002030:	42200000 	.word	0x42200000
 8002034:	43340000 	.word	0x43340000
 8002038:	3e8f5c29 	.word	0x3e8f5c29
 800203c:	20000818 	.word	0x20000818
 8002040:	0800b624 	.word	0x0800b624
 8002044:	0800b634 	.word	0x0800b634
 8002048:	2000081c 	.word	0x2000081c

0800204c <MX_ADC1_Init>:

/* =================== Peripherals =================== */
static void MX_ADC1_Init(void)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b088      	sub	sp, #32
 8002050:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8002052:	f107 0308 	add.w	r3, r7, #8
 8002056:	2200      	movs	r2, #0
 8002058:	601a      	str	r2, [r3, #0]
 800205a:	605a      	str	r2, [r3, #4]
 800205c:	609a      	str	r2, [r3, #8]
 800205e:	60da      	str	r2, [r3, #12]
 8002060:	611a      	str	r2, [r3, #16]
 8002062:	615a      	str	r2, [r3, #20]

  __HAL_RCC_ADC_CONFIG(RCC_ADCCLKSOURCE_SYSCLK);
 8002064:	4b33      	ldr	r3, [pc, #204]	@ (8002134 <MX_ADC1_Init+0xe8>)
 8002066:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800206a:	4a32      	ldr	r2, [pc, #200]	@ (8002134 <MX_ADC1_Init+0xe8>)
 800206c:	f043 5340 	orr.w	r3, r3, #805306368	@ 0x30000000
 8002070:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  __HAL_RCC_ADC_CLK_ENABLE();
 8002074:	4b2f      	ldr	r3, [pc, #188]	@ (8002134 <MX_ADC1_Init+0xe8>)
 8002076:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002078:	4a2e      	ldr	r2, [pc, #184]	@ (8002134 <MX_ADC1_Init+0xe8>)
 800207a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800207e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002080:	4b2c      	ldr	r3, [pc, #176]	@ (8002134 <MX_ADC1_Init+0xe8>)
 8002082:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002084:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002088:	607b      	str	r3, [r7, #4]
 800208a:	687b      	ldr	r3, [r7, #4]

  hadc1.Instance = ADC1;
 800208c:	4b2a      	ldr	r3, [pc, #168]	@ (8002138 <MX_ADC1_Init+0xec>)
 800208e:	4a2b      	ldr	r2, [pc, #172]	@ (800213c <MX_ADC1_Init+0xf0>)
 8002090:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler        = ADC_CLOCK_ASYNC_DIV1;
 8002092:	4b29      	ldr	r3, [pc, #164]	@ (8002138 <MX_ADC1_Init+0xec>)
 8002094:	2200      	movs	r2, #0
 8002096:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution            = ADC_RESOLUTION_12B;
 8002098:	4b27      	ldr	r3, [pc, #156]	@ (8002138 <MX_ADC1_Init+0xec>)
 800209a:	2200      	movs	r2, #0
 800209c:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign             = ADC_DATAALIGN_RIGHT;
 800209e:	4b26      	ldr	r3, [pc, #152]	@ (8002138 <MX_ADC1_Init+0xec>)
 80020a0:	2200      	movs	r2, #0
 80020a2:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode          = ADC_SCAN_DISABLE;
 80020a4:	4b24      	ldr	r3, [pc, #144]	@ (8002138 <MX_ADC1_Init+0xec>)
 80020a6:	2200      	movs	r2, #0
 80020a8:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection          = ADC_EOC_SINGLE_CONV;
 80020aa:	4b23      	ldr	r3, [pc, #140]	@ (8002138 <MX_ADC1_Init+0xec>)
 80020ac:	2204      	movs	r2, #4
 80020ae:	615a      	str	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode    = DISABLE;
 80020b0:	4b21      	ldr	r3, [pc, #132]	@ (8002138 <MX_ADC1_Init+0xec>)
 80020b2:	2200      	movs	r2, #0
 80020b4:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ExternalTrigConv      = ADC_EXTERNALTRIG_T6_TRGO;
 80020b6:	4b20      	ldr	r3, [pc, #128]	@ (8002138 <MX_ADC1_Init+0xec>)
 80020b8:	f44f 62e8 	mov.w	r2, #1856	@ 0x740
 80020bc:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge  = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80020be:	4b1e      	ldr	r3, [pc, #120]	@ (8002138 <MX_ADC1_Init+0xec>)
 80020c0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80020c4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80020c6:	4b1c      	ldr	r3, [pc, #112]	@ (8002138 <MX_ADC1_Init+0xec>)
 80020c8:	2201      	movs	r2, #1
 80020ca:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun               = ADC_OVR_DATA_PRESERVED;
 80020ce:	4b1a      	ldr	r3, [pc, #104]	@ (8002138 <MX_ADC1_Init+0xec>)
 80020d0:	2200      	movs	r2, #0
 80020d2:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode      = DISABLE;
 80020d4:	4b18      	ldr	r3, [pc, #96]	@ (8002138 <MX_ADC1_Init+0xec>)
 80020d6:	2200      	movs	r2, #0
 80020d8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK) Error_Handler();
 80020dc:	4816      	ldr	r0, [pc, #88]	@ (8002138 <MX_ADC1_Init+0xec>)
 80020de:	f000 fe65 	bl	8002dac <HAL_ADC_Init>
 80020e2:	4603      	mov	r3, r0
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d001      	beq.n	80020ec <MX_ADC1_Init+0xa0>
 80020e8:	f000 f9a2 	bl	8002430 <Error_Handler>

  // Calibration recommande sur L4
  if (HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED) != HAL_OK) Error_Handler();
 80020ec:	217f      	movs	r1, #127	@ 0x7f
 80020ee:	4812      	ldr	r0, [pc, #72]	@ (8002138 <MX_ADC1_Init+0xec>)
 80020f0:	f001 fe0a 	bl	8003d08 <HAL_ADCEx_Calibration_Start>
 80020f4:	4603      	mov	r3, r0
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d001      	beq.n	80020fe <MX_ADC1_Init+0xb2>
 80020fa:	f000 f999 	bl	8002430 <Error_Handler>

  // PA0 = ADC1_IN5
  sConfig.Channel      = ADC_CHANNEL_5;
 80020fe:	4b10      	ldr	r3, [pc, #64]	@ (8002140 <MX_ADC1_Init+0xf4>)
 8002100:	60bb      	str	r3, [r7, #8]
  sConfig.Rank         = ADC_REGULAR_RANK_1;
 8002102:	2306      	movs	r3, #6
 8002104:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5;
 8002106:	2304      	movs	r3, #4
 8002108:	613b      	str	r3, [r7, #16]
  sConfig.SingleDiff   = ADC_SINGLE_ENDED;
 800210a:	237f      	movs	r3, #127	@ 0x7f
 800210c:	617b      	str	r3, [r7, #20]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800210e:	2304      	movs	r3, #4
 8002110:	61bb      	str	r3, [r7, #24]
  sConfig.Offset       = 0;
 8002112:	2300      	movs	r3, #0
 8002114:	61fb      	str	r3, [r7, #28]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) Error_Handler();
 8002116:	f107 0308 	add.w	r3, r7, #8
 800211a:	4619      	mov	r1, r3
 800211c:	4806      	ldr	r0, [pc, #24]	@ (8002138 <MX_ADC1_Init+0xec>)
 800211e:	f001 f85b 	bl	80031d8 <HAL_ADC_ConfigChannel>
 8002122:	4603      	mov	r3, r0
 8002124:	2b00      	cmp	r3, #0
 8002126:	d001      	beq.n	800212c <MX_ADC1_Init+0xe0>
 8002128:	f000 f982 	bl	8002430 <Error_Handler>
}
 800212c:	bf00      	nop
 800212e:	3720      	adds	r7, #32
 8002130:	46bd      	mov	sp, r7
 8002132:	bd80      	pop	{r7, pc}
 8002134:	40021000 	.word	0x40021000
 8002138:	2000047c 	.word	0x2000047c
 800213c:	50040000 	.word	0x50040000
 8002140:	14f00020 	.word	0x14f00020

08002144 <MX_DMA_Init>:

static void MX_DMA_Init(void)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	b082      	sub	sp, #8
 8002148:	af00      	add	r7, sp, #0
  __HAL_RCC_DMA1_CLK_ENABLE();
 800214a:	4b22      	ldr	r3, [pc, #136]	@ (80021d4 <MX_DMA_Init+0x90>)
 800214c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800214e:	4a21      	ldr	r2, [pc, #132]	@ (80021d4 <MX_DMA_Init+0x90>)
 8002150:	f043 0301 	orr.w	r3, r3, #1
 8002154:	6493      	str	r3, [r2, #72]	@ 0x48
 8002156:	4b1f      	ldr	r3, [pc, #124]	@ (80021d4 <MX_DMA_Init+0x90>)
 8002158:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800215a:	f003 0301 	and.w	r3, r3, #1
 800215e:	607b      	str	r3, [r7, #4]
 8002160:	687b      	ldr	r3, [r7, #4]

  hdma_adc1.Instance                 = DMA1_Channel1;
 8002162:	4b1d      	ldr	r3, [pc, #116]	@ (80021d8 <MX_DMA_Init+0x94>)
 8002164:	4a1d      	ldr	r2, [pc, #116]	@ (80021dc <MX_DMA_Init+0x98>)
 8002166:	601a      	str	r2, [r3, #0]
  hdma_adc1.Init.Request             = DMA_REQUEST_0;
 8002168:	4b1b      	ldr	r3, [pc, #108]	@ (80021d8 <MX_DMA_Init+0x94>)
 800216a:	2200      	movs	r2, #0
 800216c:	605a      	str	r2, [r3, #4]
  hdma_adc1.Init.Direction           = DMA_PERIPH_TO_MEMORY;
 800216e:	4b1a      	ldr	r3, [pc, #104]	@ (80021d8 <MX_DMA_Init+0x94>)
 8002170:	2200      	movs	r2, #0
 8002172:	609a      	str	r2, [r3, #8]
  hdma_adc1.Init.PeriphInc           = DMA_PINC_DISABLE;
 8002174:	4b18      	ldr	r3, [pc, #96]	@ (80021d8 <MX_DMA_Init+0x94>)
 8002176:	2200      	movs	r2, #0
 8002178:	60da      	str	r2, [r3, #12]
  hdma_adc1.Init.MemInc              = DMA_MINC_ENABLE;
 800217a:	4b17      	ldr	r3, [pc, #92]	@ (80021d8 <MX_DMA_Init+0x94>)
 800217c:	2280      	movs	r2, #128	@ 0x80
 800217e:	611a      	str	r2, [r3, #16]
  hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002180:	4b15      	ldr	r3, [pc, #84]	@ (80021d8 <MX_DMA_Init+0x94>)
 8002182:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002186:	615a      	str	r2, [r3, #20]
  hdma_adc1.Init.MemDataAlignment    = DMA_MDATAALIGN_HALFWORD;
 8002188:	4b13      	ldr	r3, [pc, #76]	@ (80021d8 <MX_DMA_Init+0x94>)
 800218a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800218e:	619a      	str	r2, [r3, #24]
  hdma_adc1.Init.Mode                = DMA_CIRCULAR;
 8002190:	4b11      	ldr	r3, [pc, #68]	@ (80021d8 <MX_DMA_Init+0x94>)
 8002192:	2220      	movs	r2, #32
 8002194:	61da      	str	r2, [r3, #28]
  hdma_adc1.Init.Priority            = DMA_PRIORITY_HIGH;
 8002196:	4b10      	ldr	r3, [pc, #64]	@ (80021d8 <MX_DMA_Init+0x94>)
 8002198:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800219c:	621a      	str	r2, [r3, #32]
  if (HAL_DMA_Init(&hdma_adc1) != HAL_OK) Error_Handler();
 800219e:	480e      	ldr	r0, [pc, #56]	@ (80021d8 <MX_DMA_Init+0x94>)
 80021a0:	f001 ff24 	bl	8003fec <HAL_DMA_Init>
 80021a4:	4603      	mov	r3, r0
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d001      	beq.n	80021ae <MX_DMA_Init+0x6a>
 80021aa:	f000 f941 	bl	8002430 <Error_Handler>

  __HAL_LINKDMA(&hadc1, DMA_Handle, hdma_adc1);
 80021ae:	4b0c      	ldr	r3, [pc, #48]	@ (80021e0 <MX_DMA_Init+0x9c>)
 80021b0:	4a09      	ldr	r2, [pc, #36]	@ (80021d8 <MX_DMA_Init+0x94>)
 80021b2:	64da      	str	r2, [r3, #76]	@ 0x4c
 80021b4:	4b08      	ldr	r3, [pc, #32]	@ (80021d8 <MX_DMA_Init+0x94>)
 80021b6:	4a0a      	ldr	r2, [pc, #40]	@ (80021e0 <MX_DMA_Init+0x9c>)
 80021b8:	629a      	str	r2, [r3, #40]	@ 0x28

  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80021ba:	2200      	movs	r2, #0
 80021bc:	2100      	movs	r1, #0
 80021be:	200b      	movs	r0, #11
 80021c0:	f001 fedd 	bl	8003f7e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80021c4:	200b      	movs	r0, #11
 80021c6:	f001 fef6 	bl	8003fb6 <HAL_NVIC_EnableIRQ>
}
 80021ca:	bf00      	nop
 80021cc:	3708      	adds	r7, #8
 80021ce:	46bd      	mov	sp, r7
 80021d0:	bd80      	pop	{r7, pc}
 80021d2:	bf00      	nop
 80021d4:	40021000 	.word	0x40021000
 80021d8:	200005b4 	.word	0x200005b4
 80021dc:	40020008 	.word	0x40020008
 80021e0:	2000047c 	.word	0x2000047c

080021e4 <MX_TIM6_Init>:

static void MX_TIM6_Init(void)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b084      	sub	sp, #16
 80021e8:	af00      	add	r7, sp, #0
  __HAL_RCC_TIM6_CLK_ENABLE();
 80021ea:	4b18      	ldr	r3, [pc, #96]	@ (800224c <MX_TIM6_Init+0x68>)
 80021ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021ee:	4a17      	ldr	r2, [pc, #92]	@ (800224c <MX_TIM6_Init+0x68>)
 80021f0:	f043 0310 	orr.w	r3, r3, #16
 80021f4:	6593      	str	r3, [r2, #88]	@ 0x58
 80021f6:	4b15      	ldr	r3, [pc, #84]	@ (800224c <MX_TIM6_Init+0x68>)
 80021f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021fa:	f003 0310 	and.w	r3, r3, #16
 80021fe:	603b      	str	r3, [r7, #0]
 8002200:	683b      	ldr	r3, [r7, #0]
  // Les paramtres finaux sont poss par TIM6_SetRate(250) juste aprs.
  htim6.Instance = TIM6;
 8002202:	4b13      	ldr	r3, [pc, #76]	@ (8002250 <MX_TIM6_Init+0x6c>)
 8002204:	4a13      	ldr	r2, [pc, #76]	@ (8002254 <MX_TIM6_Init+0x70>)
 8002206:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler         = 7999;
 8002208:	4b11      	ldr	r3, [pc, #68]	@ (8002250 <MX_TIM6_Init+0x6c>)
 800220a:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 800220e:	605a      	str	r2, [r3, #4]
  htim6.Init.Period            = 39;
 8002210:	4b0f      	ldr	r3, [pc, #60]	@ (8002250 <MX_TIM6_Init+0x6c>)
 8002212:	2227      	movs	r2, #39	@ 0x27
 8002214:	60da      	str	r2, [r3, #12]
  htim6.Init.CounterMode       = TIM_COUNTERMODE_UP;
 8002216:	4b0e      	ldr	r3, [pc, #56]	@ (8002250 <MX_TIM6_Init+0x6c>)
 8002218:	2200      	movs	r2, #0
 800221a:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800221c:	4b0c      	ldr	r3, [pc, #48]	@ (8002250 <MX_TIM6_Init+0x6c>)
 800221e:	2200      	movs	r2, #0
 8002220:	619a      	str	r2, [r3, #24]
  HAL_TIM_Base_Init(&htim6);
 8002222:	480b      	ldr	r0, [pc, #44]	@ (8002250 <MX_TIM6_Init+0x6c>)
 8002224:	f004 ff4a 	bl	80070bc <HAL_TIM_Base_Init>

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002228:	1d3b      	adds	r3, r7, #4
 800222a:	2200      	movs	r2, #0
 800222c:	601a      	str	r2, [r3, #0]
 800222e:	605a      	str	r2, [r3, #4]
 8002230:	609a      	str	r2, [r3, #8]
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002232:	2320      	movs	r3, #32
 8002234:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode     = TIM_MASTERSLAVEMODE_DISABLE;
 8002236:	2300      	movs	r3, #0
 8002238:	60fb      	str	r3, [r7, #12]
  HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig);
 800223a:	1d3b      	adds	r3, r7, #4
 800223c:	4619      	mov	r1, r3
 800223e:	4804      	ldr	r0, [pc, #16]	@ (8002250 <MX_TIM6_Init+0x6c>)
 8002240:	f005 f8a2 	bl	8007388 <HAL_TIMEx_MasterConfigSynchronization>
}
 8002244:	bf00      	nop
 8002246:	3710      	adds	r7, #16
 8002248:	46bd      	mov	sp, r7
 800224a:	bd80      	pop	{r7, pc}
 800224c:	40021000 	.word	0x40021000
 8002250:	20000568 	.word	0x20000568
 8002254:	40001000 	.word	0x40001000

08002258 <MX_USART2_UART_Init>:

static void MX_USART2_UART_Init(void)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b082      	sub	sp, #8
 800225c:	af00      	add	r7, sp, #0
  __HAL_RCC_USART2_CLK_ENABLE();
 800225e:	4b18      	ldr	r3, [pc, #96]	@ (80022c0 <MX_USART2_UART_Init+0x68>)
 8002260:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002262:	4a17      	ldr	r2, [pc, #92]	@ (80022c0 <MX_USART2_UART_Init+0x68>)
 8002264:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002268:	6593      	str	r3, [r2, #88]	@ 0x58
 800226a:	4b15      	ldr	r3, [pc, #84]	@ (80022c0 <MX_USART2_UART_Init+0x68>)
 800226c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800226e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002272:	607b      	str	r3, [r7, #4]
 8002274:	687b      	ldr	r3, [r7, #4]

  huart2.Instance          = USART2;
 8002276:	4b13      	ldr	r3, [pc, #76]	@ (80022c4 <MX_USART2_UART_Init+0x6c>)
 8002278:	4a13      	ldr	r2, [pc, #76]	@ (80022c8 <MX_USART2_UART_Init+0x70>)
 800227a:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate     = 115200;
 800227c:	4b11      	ldr	r3, [pc, #68]	@ (80022c4 <MX_USART2_UART_Init+0x6c>)
 800227e:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002282:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength   = UART_WORDLENGTH_8B;
 8002284:	4b0f      	ldr	r3, [pc, #60]	@ (80022c4 <MX_USART2_UART_Init+0x6c>)
 8002286:	2200      	movs	r2, #0
 8002288:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits     = UART_STOPBITS_1;
 800228a:	4b0e      	ldr	r3, [pc, #56]	@ (80022c4 <MX_USART2_UART_Init+0x6c>)
 800228c:	2200      	movs	r2, #0
 800228e:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity       = UART_PARITY_NONE;
 8002290:	4b0c      	ldr	r3, [pc, #48]	@ (80022c4 <MX_USART2_UART_Init+0x6c>)
 8002292:	2200      	movs	r2, #0
 8002294:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode         = UART_MODE_TX;
 8002296:	4b0b      	ldr	r3, [pc, #44]	@ (80022c4 <MX_USART2_UART_Init+0x6c>)
 8002298:	2208      	movs	r2, #8
 800229a:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl    = UART_HWCONTROL_NONE;
 800229c:	4b09      	ldr	r3, [pc, #36]	@ (80022c4 <MX_USART2_UART_Init+0x6c>)
 800229e:	2200      	movs	r2, #0
 80022a0:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80022a2:	4b08      	ldr	r3, [pc, #32]	@ (80022c4 <MX_USART2_UART_Init+0x6c>)
 80022a4:	2200      	movs	r2, #0
 80022a6:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK) Error_Handler();
 80022a8:	4806      	ldr	r0, [pc, #24]	@ (80022c4 <MX_USART2_UART_Init+0x6c>)
 80022aa:	f005 f8f5 	bl	8007498 <HAL_UART_Init>
 80022ae:	4603      	mov	r3, r0
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d001      	beq.n	80022b8 <MX_USART2_UART_Init+0x60>
 80022b4:	f000 f8bc 	bl	8002430 <Error_Handler>
}
 80022b8:	bf00      	nop
 80022ba:	3708      	adds	r7, #8
 80022bc:	46bd      	mov	sp, r7
 80022be:	bd80      	pop	{r7, pc}
 80022c0:	40021000 	.word	0x40021000
 80022c4:	200004e0 	.word	0x200004e0
 80022c8:	40004400 	.word	0x40004400

080022cc <MX_GPIO_Init>:

static void MX_GPIO_Init(void)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	b088      	sub	sp, #32
 80022d0:	af00      	add	r7, sp, #0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80022d2:	4b2f      	ldr	r3, [pc, #188]	@ (8002390 <MX_GPIO_Init+0xc4>)
 80022d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022d6:	4a2e      	ldr	r2, [pc, #184]	@ (8002390 <MX_GPIO_Init+0xc4>)
 80022d8:	f043 0301 	orr.w	r3, r3, #1
 80022dc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80022de:	4b2c      	ldr	r3, [pc, #176]	@ (8002390 <MX_GPIO_Init+0xc4>)
 80022e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022e2:	f003 0301 	and.w	r3, r3, #1
 80022e6:	60bb      	str	r3, [r7, #8]
 80022e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80022ea:	4b29      	ldr	r3, [pc, #164]	@ (8002390 <MX_GPIO_Init+0xc4>)
 80022ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022ee:	4a28      	ldr	r2, [pc, #160]	@ (8002390 <MX_GPIO_Init+0xc4>)
 80022f0:	f043 0308 	orr.w	r3, r3, #8
 80022f4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80022f6:	4b26      	ldr	r3, [pc, #152]	@ (8002390 <MX_GPIO_Init+0xc4>)
 80022f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022fa:	f003 0308 	and.w	r3, r3, #8
 80022fe:	607b      	str	r3, [r7, #4]
 8002300:	687b      	ldr	r3, [r7, #4]

  GPIO_InitTypeDef g = {0};
 8002302:	f107 030c 	add.w	r3, r7, #12
 8002306:	2200      	movs	r2, #0
 8002308:	601a      	str	r2, [r3, #0]
 800230a:	605a      	str	r2, [r3, #4]
 800230c:	609a      	str	r2, [r3, #8]
 800230e:	60da      	str	r2, [r3, #12]
 8002310:	611a      	str	r2, [r3, #16]

  // PA0: ADC input
  g.Pin  = GPIO_PIN_0;
 8002312:	2301      	movs	r3, #1
 8002314:	60fb      	str	r3, [r7, #12]
  g.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8002316:	230b      	movs	r3, #11
 8002318:	613b      	str	r3, [r7, #16]
  g.Pull = GPIO_NOPULL;
 800231a:	2300      	movs	r3, #0
 800231c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &g);
 800231e:	f107 030c 	add.w	r3, r7, #12
 8002322:	4619      	mov	r1, r3
 8002324:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002328:	f002 f858 	bl	80043dc <HAL_GPIO_Init>

  // PA1: SDN (module enable)
  g.Pin   = GPIO_PIN_1;
 800232c:	2302      	movs	r3, #2
 800232e:	60fb      	str	r3, [r7, #12]
  g.Mode  = GPIO_MODE_OUTPUT_PP;
 8002330:	2301      	movs	r3, #1
 8002332:	613b      	str	r3, [r7, #16]
  g.Pull  = GPIO_NOPULL;
 8002334:	2300      	movs	r3, #0
 8002336:	617b      	str	r3, [r7, #20]
  g.Speed = GPIO_SPEED_FREQ_LOW;
 8002338:	2300      	movs	r3, #0
 800233a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &g);
 800233c:	f107 030c 	add.w	r3, r7, #12
 8002340:	4619      	mov	r1, r3
 8002342:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002346:	f002 f849 	bl	80043dc <HAL_GPIO_Init>

  // PA5, PA3: LO+, LO (inputs) avec pull-up pour viter le flottement
  g.Pin  = GPIO_PIN_5 | GPIO_PIN_3;
 800234a:	2328      	movs	r3, #40	@ 0x28
 800234c:	60fb      	str	r3, [r7, #12]
  g.Mode = GPIO_MODE_INPUT;
 800234e:	2300      	movs	r3, #0
 8002350:	613b      	str	r3, [r7, #16]
  g.Pull = GPIO_PULLUP;
 8002352:	2301      	movs	r3, #1
 8002354:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &g);
 8002356:	f107 030c 	add.w	r3, r7, #12
 800235a:	4619      	mov	r1, r3
 800235c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002360:	f002 f83c 	bl	80043dc <HAL_GPIO_Init>

  // PA2: USART2 TX(AF7)
  g.Pin       = GPIO_PIN_2;
 8002364:	2304      	movs	r3, #4
 8002366:	60fb      	str	r3, [r7, #12]
  g.Mode      = GPIO_MODE_AF_PP;
 8002368:	2302      	movs	r3, #2
 800236a:	613b      	str	r3, [r7, #16]
  g.Pull      = GPIO_NOPULL;
 800236c:	2300      	movs	r3, #0
 800236e:	617b      	str	r3, [r7, #20]
  g.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 8002370:	2303      	movs	r3, #3
 8002372:	61bb      	str	r3, [r7, #24]
  g.Alternate = GPIO_AF7_USART2;
 8002374:	2307      	movs	r3, #7
 8002376:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &g);
 8002378:	f107 030c 	add.w	r3, r7, #12
 800237c:	4619      	mov	r1, r3
 800237e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002382:	f002 f82b 	bl	80043dc <HAL_GPIO_Init>
}
 8002386:	bf00      	nop
 8002388:	3720      	adds	r7, #32
 800238a:	46bd      	mov	sp, r7
 800238c:	bd80      	pop	{r7, pc}
 800238e:	bf00      	nop
 8002390:	40021000 	.word	0x40021000

08002394 <SystemClock_Config>:

/* ---------- System Clock ---------- */
void SystemClock_Config(void)
{
 8002394:	b580      	push	{r7, lr}
 8002396:	b096      	sub	sp, #88	@ 0x58
 8002398:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800239a:	f107 0314 	add.w	r3, r7, #20
 800239e:	2244      	movs	r2, #68	@ 0x44
 80023a0:	2100      	movs	r1, #0
 80023a2:	4618      	mov	r0, r3
 80023a4:	f007 f87e 	bl	80094a4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80023a8:	463b      	mov	r3, r7
 80023aa:	2200      	movs	r2, #0
 80023ac:	601a      	str	r2, [r3, #0]
 80023ae:	605a      	str	r2, [r3, #4]
 80023b0:	609a      	str	r2, [r3, #8]
 80023b2:	60da      	str	r2, [r3, #12]
 80023b4:	611a      	str	r2, [r3, #16]

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80023b6:	2310      	movs	r3, #16
 80023b8:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState       = RCC_MSI_ON;
 80023ba:	2301      	movs	r3, #1
 80023bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSIClockRange  = RCC_MSIRANGE_6; // 4 MHz
 80023be:	2360      	movs	r3, #96	@ 0x60
 80023c0:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState   = RCC_PLL_ON;
 80023c2:	2302      	movs	r3, #2
 80023c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource  = RCC_PLLSOURCE_MSI;
 80023c6:	2301      	movs	r3, #1
 80023c8:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM       = 1;
 80023ca:	2301      	movs	r3, #1
 80023cc:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN       = 40;
 80023ce:	2328      	movs	r3, #40	@ 0x28
 80023d0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR       = RCC_PLLR_DIV2; // 80 MHz
 80023d2:	2302      	movs	r3, #2
 80023d4:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) Error_Handler();
 80023d6:	f107 0314 	add.w	r3, r7, #20
 80023da:	4618      	mov	r0, r3
 80023dc:	f003 fb80 	bl	8005ae0 <HAL_RCC_OscConfig>
 80023e0:	4603      	mov	r3, r0
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d001      	beq.n	80023ea <SystemClock_Config+0x56>
 80023e6:	f000 f823 	bl	8002430 <Error_Handler>

  RCC_ClkInitStruct.ClockType      = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK |
 80023ea:	230f      	movs	r3, #15
 80023ec:	603b      	str	r3, [r7, #0]
                                     RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource   = RCC_SYSCLKSOURCE_PLLCLK;
 80023ee:	2303      	movs	r3, #3
 80023f0:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider  = RCC_SYSCLK_DIV1;
 80023f2:	2300      	movs	r3, #0
 80023f4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1; // si tu changes, TIM6_SetRate s'adapte
 80023f6:	2300      	movs	r3, #0
 80023f8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80023fa:	2300      	movs	r3, #0
 80023fc:	613b      	str	r3, [r7, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) Error_Handler();
 80023fe:	463b      	mov	r3, r7
 8002400:	2104      	movs	r1, #4
 8002402:	4618      	mov	r0, r3
 8002404:	f003 ff48 	bl	8006298 <HAL_RCC_ClockConfig>
 8002408:	4603      	mov	r3, r0
 800240a:	2b00      	cmp	r3, #0
 800240c:	d001      	beq.n	8002412 <SystemClock_Config+0x7e>
 800240e:	f000 f80f 	bl	8002430 <Error_Handler>
}
 8002412:	bf00      	nop
 8002414:	3758      	adds	r7, #88	@ 0x58
 8002416:	46bd      	mov	sp, r7
 8002418:	bd80      	pop	{r7, pc}
	...

0800241c <DMA1_Channel1_IRQHandler>:

/* ---------- IRQ ---------- */
void DMA1_Channel1_IRQHandler(void)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	af00      	add	r7, sp, #0
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002420:	4802      	ldr	r0, [pc, #8]	@ (800242c <DMA1_Channel1_IRQHandler+0x10>)
 8002422:	f001 fefb 	bl	800421c <HAL_DMA_IRQHandler>
}
 8002426:	bf00      	nop
 8002428:	bd80      	pop	{r7, pc}
 800242a:	bf00      	nop
 800242c:	200005b4 	.word	0x200005b4

08002430 <Error_Handler>:

/* ---------- Error ---------- */
void Error_Handler(void)
{
 8002430:	b480      	push	{r7}
 8002432:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002434:	b672      	cpsid	i
}
 8002436:	bf00      	nop
  __disable_irq();
  while (1) { }
 8002438:	bf00      	nop
 800243a:	e7fd      	b.n	8002438 <Error_Handler+0x8>

0800243c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800243c:	b480      	push	{r7}
 800243e:	b083      	sub	sp, #12
 8002440:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002442:	4b0f      	ldr	r3, [pc, #60]	@ (8002480 <HAL_MspInit+0x44>)
 8002444:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002446:	4a0e      	ldr	r2, [pc, #56]	@ (8002480 <HAL_MspInit+0x44>)
 8002448:	f043 0301 	orr.w	r3, r3, #1
 800244c:	6613      	str	r3, [r2, #96]	@ 0x60
 800244e:	4b0c      	ldr	r3, [pc, #48]	@ (8002480 <HAL_MspInit+0x44>)
 8002450:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002452:	f003 0301 	and.w	r3, r3, #1
 8002456:	607b      	str	r3, [r7, #4]
 8002458:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800245a:	4b09      	ldr	r3, [pc, #36]	@ (8002480 <HAL_MspInit+0x44>)
 800245c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800245e:	4a08      	ldr	r2, [pc, #32]	@ (8002480 <HAL_MspInit+0x44>)
 8002460:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002464:	6593      	str	r3, [r2, #88]	@ 0x58
 8002466:	4b06      	ldr	r3, [pc, #24]	@ (8002480 <HAL_MspInit+0x44>)
 8002468:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800246a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800246e:	603b      	str	r3, [r7, #0]
 8002470:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002472:	bf00      	nop
 8002474:	370c      	adds	r7, #12
 8002476:	46bd      	mov	sp, r7
 8002478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247c:	4770      	bx	lr
 800247e:	bf00      	nop
 8002480:	40021000 	.word	0x40021000

08002484 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	b08a      	sub	sp, #40	@ 0x28
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800248c:	f107 0314 	add.w	r3, r7, #20
 8002490:	2200      	movs	r2, #0
 8002492:	601a      	str	r2, [r3, #0]
 8002494:	605a      	str	r2, [r3, #4]
 8002496:	609a      	str	r2, [r3, #8]
 8002498:	60da      	str	r2, [r3, #12]
 800249a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	4a15      	ldr	r2, [pc, #84]	@ (80024f8 <HAL_ADC_MspInit+0x74>)
 80024a2:	4293      	cmp	r3, r2
 80024a4:	d124      	bne.n	80024f0 <HAL_ADC_MspInit+0x6c>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80024a6:	4b15      	ldr	r3, [pc, #84]	@ (80024fc <HAL_ADC_MspInit+0x78>)
 80024a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024aa:	4a14      	ldr	r2, [pc, #80]	@ (80024fc <HAL_ADC_MspInit+0x78>)
 80024ac:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80024b0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80024b2:	4b12      	ldr	r3, [pc, #72]	@ (80024fc <HAL_ADC_MspInit+0x78>)
 80024b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024b6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80024ba:	613b      	str	r3, [r7, #16]
 80024bc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024be:	4b0f      	ldr	r3, [pc, #60]	@ (80024fc <HAL_ADC_MspInit+0x78>)
 80024c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024c2:	4a0e      	ldr	r2, [pc, #56]	@ (80024fc <HAL_ADC_MspInit+0x78>)
 80024c4:	f043 0301 	orr.w	r3, r3, #1
 80024c8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80024ca:	4b0c      	ldr	r3, [pc, #48]	@ (80024fc <HAL_ADC_MspInit+0x78>)
 80024cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024ce:	f003 0301 	and.w	r3, r3, #1
 80024d2:	60fb      	str	r3, [r7, #12]
 80024d4:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80024d6:	2301      	movs	r3, #1
 80024d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80024da:	230b      	movs	r3, #11
 80024dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024de:	2300      	movs	r3, #0
 80024e0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024e2:	f107 0314 	add.w	r3, r7, #20
 80024e6:	4619      	mov	r1, r3
 80024e8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80024ec:	f001 ff76 	bl	80043dc <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80024f0:	bf00      	nop
 80024f2:	3728      	adds	r7, #40	@ 0x28
 80024f4:	46bd      	mov	sp, r7
 80024f6:	bd80      	pop	{r7, pc}
 80024f8:	50040000 	.word	0x50040000
 80024fc:	40021000 	.word	0x40021000

08002500 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002500:	b480      	push	{r7}
 8002502:	b085      	sub	sp, #20
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	4a0a      	ldr	r2, [pc, #40]	@ (8002538 <HAL_TIM_Base_MspInit+0x38>)
 800250e:	4293      	cmp	r3, r2
 8002510:	d10b      	bne.n	800252a <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM6_MspInit 0 */

    /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002512:	4b0a      	ldr	r3, [pc, #40]	@ (800253c <HAL_TIM_Base_MspInit+0x3c>)
 8002514:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002516:	4a09      	ldr	r2, [pc, #36]	@ (800253c <HAL_TIM_Base_MspInit+0x3c>)
 8002518:	f043 0310 	orr.w	r3, r3, #16
 800251c:	6593      	str	r3, [r2, #88]	@ 0x58
 800251e:	4b07      	ldr	r3, [pc, #28]	@ (800253c <HAL_TIM_Base_MspInit+0x3c>)
 8002520:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002522:	f003 0310 	and.w	r3, r3, #16
 8002526:	60fb      	str	r3, [r7, #12]
 8002528:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM6_MspInit 1 */

  }

}
 800252a:	bf00      	nop
 800252c:	3714      	adds	r7, #20
 800252e:	46bd      	mov	sp, r7
 8002530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002534:	4770      	bx	lr
 8002536:	bf00      	nop
 8002538:	40001000 	.word	0x40001000
 800253c:	40021000 	.word	0x40021000

08002540 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b0ac      	sub	sp, #176	@ 0xb0
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002548:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800254c:	2200      	movs	r2, #0
 800254e:	601a      	str	r2, [r3, #0]
 8002550:	605a      	str	r2, [r3, #4]
 8002552:	609a      	str	r2, [r3, #8]
 8002554:	60da      	str	r2, [r3, #12]
 8002556:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002558:	f107 0314 	add.w	r3, r7, #20
 800255c:	2288      	movs	r2, #136	@ 0x88
 800255e:	2100      	movs	r1, #0
 8002560:	4618      	mov	r0, r3
 8002562:	f006 ff9f 	bl	80094a4 <memset>
  if(huart->Instance==USART2)
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	4a21      	ldr	r2, [pc, #132]	@ (80025f0 <HAL_UART_MspInit+0xb0>)
 800256c:	4293      	cmp	r3, r2
 800256e:	d13a      	bne.n	80025e6 <HAL_UART_MspInit+0xa6>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002570:	2302      	movs	r3, #2
 8002572:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002574:	2300      	movs	r3, #0
 8002576:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002578:	f107 0314 	add.w	r3, r7, #20
 800257c:	4618      	mov	r0, r3
 800257e:	f004 f8e1 	bl	8006744 <HAL_RCCEx_PeriphCLKConfig>
 8002582:	4603      	mov	r3, r0
 8002584:	2b00      	cmp	r3, #0
 8002586:	d001      	beq.n	800258c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002588:	f7ff ff52 	bl	8002430 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800258c:	4b19      	ldr	r3, [pc, #100]	@ (80025f4 <HAL_UART_MspInit+0xb4>)
 800258e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002590:	4a18      	ldr	r2, [pc, #96]	@ (80025f4 <HAL_UART_MspInit+0xb4>)
 8002592:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002596:	6593      	str	r3, [r2, #88]	@ 0x58
 8002598:	4b16      	ldr	r3, [pc, #88]	@ (80025f4 <HAL_UART_MspInit+0xb4>)
 800259a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800259c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025a0:	613b      	str	r3, [r7, #16]
 80025a2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80025a4:	4b13      	ldr	r3, [pc, #76]	@ (80025f4 <HAL_UART_MspInit+0xb4>)
 80025a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80025a8:	4a12      	ldr	r2, [pc, #72]	@ (80025f4 <HAL_UART_MspInit+0xb4>)
 80025aa:	f043 0308 	orr.w	r3, r3, #8
 80025ae:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80025b0:	4b10      	ldr	r3, [pc, #64]	@ (80025f4 <HAL_UART_MspInit+0xb4>)
 80025b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80025b4:	f003 0308 	and.w	r3, r3, #8
 80025b8:	60fb      	str	r3, [r7, #12]
 80025ba:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80025bc:	2360      	movs	r3, #96	@ 0x60
 80025be:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025c2:	2302      	movs	r3, #2
 80025c4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025c8:	2300      	movs	r3, #0
 80025ca:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025ce:	2303      	movs	r3, #3
 80025d0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80025d4:	2307      	movs	r3, #7
 80025d6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80025da:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80025de:	4619      	mov	r1, r3
 80025e0:	4805      	ldr	r0, [pc, #20]	@ (80025f8 <HAL_UART_MspInit+0xb8>)
 80025e2:	f001 fefb 	bl	80043dc <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80025e6:	bf00      	nop
 80025e8:	37b0      	adds	r7, #176	@ 0xb0
 80025ea:	46bd      	mov	sp, r7
 80025ec:	bd80      	pop	{r7, pc}
 80025ee:	bf00      	nop
 80025f0:	40004400 	.word	0x40004400
 80025f4:	40021000 	.word	0x40021000
 80025f8:	48000c00 	.word	0x48000c00

080025fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80025fc:	b480      	push	{r7}
 80025fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002600:	bf00      	nop
 8002602:	e7fd      	b.n	8002600 <NMI_Handler+0x4>

08002604 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002604:	b480      	push	{r7}
 8002606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002608:	bf00      	nop
 800260a:	e7fd      	b.n	8002608 <HardFault_Handler+0x4>

0800260c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800260c:	b480      	push	{r7}
 800260e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002610:	bf00      	nop
 8002612:	e7fd      	b.n	8002610 <MemManage_Handler+0x4>

08002614 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002614:	b480      	push	{r7}
 8002616:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002618:	bf00      	nop
 800261a:	e7fd      	b.n	8002618 <BusFault_Handler+0x4>

0800261c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800261c:	b480      	push	{r7}
 800261e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002620:	bf00      	nop
 8002622:	e7fd      	b.n	8002620 <UsageFault_Handler+0x4>

08002624 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002624:	b480      	push	{r7}
 8002626:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002628:	bf00      	nop
 800262a:	46bd      	mov	sp, r7
 800262c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002630:	4770      	bx	lr

08002632 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002632:	b480      	push	{r7}
 8002634:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002636:	bf00      	nop
 8002638:	46bd      	mov	sp, r7
 800263a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263e:	4770      	bx	lr

08002640 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002640:	b480      	push	{r7}
 8002642:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002644:	bf00      	nop
 8002646:	46bd      	mov	sp, r7
 8002648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264c:	4770      	bx	lr

0800264e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800264e:	b580      	push	{r7, lr}
 8002650:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002652:	f000 f96b 	bl	800292c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002656:	bf00      	nop
 8002658:	bd80      	pop	{r7, pc}
	...

0800265c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB OTG FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8002660:	4802      	ldr	r0, [pc, #8]	@ (800266c <OTG_FS_IRQHandler+0x10>)
 8002662:	f002 f895 	bl	8004790 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8002666:	bf00      	nop
 8002668:	bd80      	pop	{r7, pc}
 800266a:	bf00      	nop
 800266c:	20000828 	.word	0x20000828

08002670 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002670:	b480      	push	{r7}
 8002672:	af00      	add	r7, sp, #0
  return 1;
 8002674:	2301      	movs	r3, #1
}
 8002676:	4618      	mov	r0, r3
 8002678:	46bd      	mov	sp, r7
 800267a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267e:	4770      	bx	lr

08002680 <_kill>:

int _kill(int pid, int sig)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	b082      	sub	sp, #8
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
 8002688:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800268a:	f006 ff23 	bl	80094d4 <__errno>
 800268e:	4603      	mov	r3, r0
 8002690:	2216      	movs	r2, #22
 8002692:	601a      	str	r2, [r3, #0]
  return -1;
 8002694:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002698:	4618      	mov	r0, r3
 800269a:	3708      	adds	r7, #8
 800269c:	46bd      	mov	sp, r7
 800269e:	bd80      	pop	{r7, pc}

080026a0 <_exit>:

void _exit (int status)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	b082      	sub	sp, #8
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80026a8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80026ac:	6878      	ldr	r0, [r7, #4]
 80026ae:	f7ff ffe7 	bl	8002680 <_kill>
  while (1) {}    /* Make sure we hang here */
 80026b2:	bf00      	nop
 80026b4:	e7fd      	b.n	80026b2 <_exit+0x12>

080026b6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80026b6:	b580      	push	{r7, lr}
 80026b8:	b086      	sub	sp, #24
 80026ba:	af00      	add	r7, sp, #0
 80026bc:	60f8      	str	r0, [r7, #12]
 80026be:	60b9      	str	r1, [r7, #8]
 80026c0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026c2:	2300      	movs	r3, #0
 80026c4:	617b      	str	r3, [r7, #20]
 80026c6:	e00a      	b.n	80026de <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80026c8:	f3af 8000 	nop.w
 80026cc:	4601      	mov	r1, r0
 80026ce:	68bb      	ldr	r3, [r7, #8]
 80026d0:	1c5a      	adds	r2, r3, #1
 80026d2:	60ba      	str	r2, [r7, #8]
 80026d4:	b2ca      	uxtb	r2, r1
 80026d6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026d8:	697b      	ldr	r3, [r7, #20]
 80026da:	3301      	adds	r3, #1
 80026dc:	617b      	str	r3, [r7, #20]
 80026de:	697a      	ldr	r2, [r7, #20]
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	429a      	cmp	r2, r3
 80026e4:	dbf0      	blt.n	80026c8 <_read+0x12>
  }

  return len;
 80026e6:	687b      	ldr	r3, [r7, #4]
}
 80026e8:	4618      	mov	r0, r3
 80026ea:	3718      	adds	r7, #24
 80026ec:	46bd      	mov	sp, r7
 80026ee:	bd80      	pop	{r7, pc}

080026f0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b086      	sub	sp, #24
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	60f8      	str	r0, [r7, #12]
 80026f8:	60b9      	str	r1, [r7, #8]
 80026fa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026fc:	2300      	movs	r3, #0
 80026fe:	617b      	str	r3, [r7, #20]
 8002700:	e009      	b.n	8002716 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002702:	68bb      	ldr	r3, [r7, #8]
 8002704:	1c5a      	adds	r2, r3, #1
 8002706:	60ba      	str	r2, [r7, #8]
 8002708:	781b      	ldrb	r3, [r3, #0]
 800270a:	4618      	mov	r0, r3
 800270c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002710:	697b      	ldr	r3, [r7, #20]
 8002712:	3301      	adds	r3, #1
 8002714:	617b      	str	r3, [r7, #20]
 8002716:	697a      	ldr	r2, [r7, #20]
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	429a      	cmp	r2, r3
 800271c:	dbf1      	blt.n	8002702 <_write+0x12>
  }
  return len;
 800271e:	687b      	ldr	r3, [r7, #4]
}
 8002720:	4618      	mov	r0, r3
 8002722:	3718      	adds	r7, #24
 8002724:	46bd      	mov	sp, r7
 8002726:	bd80      	pop	{r7, pc}

08002728 <_close>:

int _close(int file)
{
 8002728:	b480      	push	{r7}
 800272a:	b083      	sub	sp, #12
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002730:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002734:	4618      	mov	r0, r3
 8002736:	370c      	adds	r7, #12
 8002738:	46bd      	mov	sp, r7
 800273a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273e:	4770      	bx	lr

08002740 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002740:	b480      	push	{r7}
 8002742:	b083      	sub	sp, #12
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
 8002748:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800274a:	683b      	ldr	r3, [r7, #0]
 800274c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002750:	605a      	str	r2, [r3, #4]
  return 0;
 8002752:	2300      	movs	r3, #0
}
 8002754:	4618      	mov	r0, r3
 8002756:	370c      	adds	r7, #12
 8002758:	46bd      	mov	sp, r7
 800275a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275e:	4770      	bx	lr

08002760 <_isatty>:

int _isatty(int file)
{
 8002760:	b480      	push	{r7}
 8002762:	b083      	sub	sp, #12
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002768:	2301      	movs	r3, #1
}
 800276a:	4618      	mov	r0, r3
 800276c:	370c      	adds	r7, #12
 800276e:	46bd      	mov	sp, r7
 8002770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002774:	4770      	bx	lr

08002776 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002776:	b480      	push	{r7}
 8002778:	b085      	sub	sp, #20
 800277a:	af00      	add	r7, sp, #0
 800277c:	60f8      	str	r0, [r7, #12]
 800277e:	60b9      	str	r1, [r7, #8]
 8002780:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002782:	2300      	movs	r3, #0
}
 8002784:	4618      	mov	r0, r3
 8002786:	3714      	adds	r7, #20
 8002788:	46bd      	mov	sp, r7
 800278a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278e:	4770      	bx	lr

08002790 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002790:	b580      	push	{r7, lr}
 8002792:	b086      	sub	sp, #24
 8002794:	af00      	add	r7, sp, #0
 8002796:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002798:	4a14      	ldr	r2, [pc, #80]	@ (80027ec <_sbrk+0x5c>)
 800279a:	4b15      	ldr	r3, [pc, #84]	@ (80027f0 <_sbrk+0x60>)
 800279c:	1ad3      	subs	r3, r2, r3
 800279e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80027a0:	697b      	ldr	r3, [r7, #20]
 80027a2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80027a4:	4b13      	ldr	r3, [pc, #76]	@ (80027f4 <_sbrk+0x64>)
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d102      	bne.n	80027b2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80027ac:	4b11      	ldr	r3, [pc, #68]	@ (80027f4 <_sbrk+0x64>)
 80027ae:	4a12      	ldr	r2, [pc, #72]	@ (80027f8 <_sbrk+0x68>)
 80027b0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80027b2:	4b10      	ldr	r3, [pc, #64]	@ (80027f4 <_sbrk+0x64>)
 80027b4:	681a      	ldr	r2, [r3, #0]
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	4413      	add	r3, r2
 80027ba:	693a      	ldr	r2, [r7, #16]
 80027bc:	429a      	cmp	r2, r3
 80027be:	d207      	bcs.n	80027d0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80027c0:	f006 fe88 	bl	80094d4 <__errno>
 80027c4:	4603      	mov	r3, r0
 80027c6:	220c      	movs	r2, #12
 80027c8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80027ca:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80027ce:	e009      	b.n	80027e4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80027d0:	4b08      	ldr	r3, [pc, #32]	@ (80027f4 <_sbrk+0x64>)
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80027d6:	4b07      	ldr	r3, [pc, #28]	@ (80027f4 <_sbrk+0x64>)
 80027d8:	681a      	ldr	r2, [r3, #0]
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	4413      	add	r3, r2
 80027de:	4a05      	ldr	r2, [pc, #20]	@ (80027f4 <_sbrk+0x64>)
 80027e0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80027e2:	68fb      	ldr	r3, [r7, #12]
}
 80027e4:	4618      	mov	r0, r3
 80027e6:	3718      	adds	r7, #24
 80027e8:	46bd      	mov	sp, r7
 80027ea:	bd80      	pop	{r7, pc}
 80027ec:	20018000 	.word	0x20018000
 80027f0:	00000400 	.word	0x00000400
 80027f4:	20000820 	.word	0x20000820
 80027f8:	20000c98 	.word	0x20000c98

080027fc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80027fc:	b480      	push	{r7}
 80027fe:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002800:	4b06      	ldr	r3, [pc, #24]	@ (800281c <SystemInit+0x20>)
 8002802:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002806:	4a05      	ldr	r2, [pc, #20]	@ (800281c <SystemInit+0x20>)
 8002808:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800280c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8002810:	bf00      	nop
 8002812:	46bd      	mov	sp, r7
 8002814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002818:	4770      	bx	lr
 800281a:	bf00      	nop
 800281c:	e000ed00 	.word	0xe000ed00

08002820 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002820:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002858 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002824:	f7ff ffea 	bl	80027fc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002828:	480c      	ldr	r0, [pc, #48]	@ (800285c <LoopForever+0x6>)
  ldr r1, =_edata
 800282a:	490d      	ldr	r1, [pc, #52]	@ (8002860 <LoopForever+0xa>)
  ldr r2, =_sidata
 800282c:	4a0d      	ldr	r2, [pc, #52]	@ (8002864 <LoopForever+0xe>)
  movs r3, #0
 800282e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002830:	e002      	b.n	8002838 <LoopCopyDataInit>

08002832 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002832:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002834:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002836:	3304      	adds	r3, #4

08002838 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002838:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800283a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800283c:	d3f9      	bcc.n	8002832 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800283e:	4a0a      	ldr	r2, [pc, #40]	@ (8002868 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002840:	4c0a      	ldr	r4, [pc, #40]	@ (800286c <LoopForever+0x16>)
  movs r3, #0
 8002842:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002844:	e001      	b.n	800284a <LoopFillZerobss>

08002846 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002846:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002848:	3204      	adds	r2, #4

0800284a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800284a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800284c:	d3fb      	bcc.n	8002846 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800284e:	f006 fe47 	bl	80094e0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002852:	f7ff f929 	bl	8001aa8 <main>

08002856 <LoopForever>:

LoopForever:
    b LoopForever
 8002856:	e7fe      	b.n	8002856 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002858:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 800285c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002860:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8002864:	0800ba0c 	.word	0x0800ba0c
  ldr r2, =_sbss
 8002868:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 800286c:	20000c94 	.word	0x20000c94

08002870 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002870:	e7fe      	b.n	8002870 <ADC1_2_IRQHandler>
	...

08002874 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002874:	b580      	push	{r7, lr}
 8002876:	b082      	sub	sp, #8
 8002878:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800287a:	2300      	movs	r3, #0
 800287c:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800287e:	4b0c      	ldr	r3, [pc, #48]	@ (80028b0 <HAL_Init+0x3c>)
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	4a0b      	ldr	r2, [pc, #44]	@ (80028b0 <HAL_Init+0x3c>)
 8002884:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002888:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800288a:	2003      	movs	r0, #3
 800288c:	f001 fb6c 	bl	8003f68 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002890:	2000      	movs	r0, #0
 8002892:	f000 f80f 	bl	80028b4 <HAL_InitTick>
 8002896:	4603      	mov	r3, r0
 8002898:	2b00      	cmp	r3, #0
 800289a:	d002      	beq.n	80028a2 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 800289c:	2301      	movs	r3, #1
 800289e:	71fb      	strb	r3, [r7, #7]
 80028a0:	e001      	b.n	80028a6 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80028a2:	f7ff fdcb 	bl	800243c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80028a6:	79fb      	ldrb	r3, [r7, #7]
}
 80028a8:	4618      	mov	r0, r3
 80028aa:	3708      	adds	r7, #8
 80028ac:	46bd      	mov	sp, r7
 80028ae:	bd80      	pop	{r7, pc}
 80028b0:	40022000 	.word	0x40022000

080028b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80028b4:	b580      	push	{r7, lr}
 80028b6:	b084      	sub	sp, #16
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80028bc:	2300      	movs	r3, #0
 80028be:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80028c0:	4b17      	ldr	r3, [pc, #92]	@ (8002920 <HAL_InitTick+0x6c>)
 80028c2:	781b      	ldrb	r3, [r3, #0]
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d023      	beq.n	8002910 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80028c8:	4b16      	ldr	r3, [pc, #88]	@ (8002924 <HAL_InitTick+0x70>)
 80028ca:	681a      	ldr	r2, [r3, #0]
 80028cc:	4b14      	ldr	r3, [pc, #80]	@ (8002920 <HAL_InitTick+0x6c>)
 80028ce:	781b      	ldrb	r3, [r3, #0]
 80028d0:	4619      	mov	r1, r3
 80028d2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80028d6:	fbb3 f3f1 	udiv	r3, r3, r1
 80028da:	fbb2 f3f3 	udiv	r3, r2, r3
 80028de:	4618      	mov	r0, r3
 80028e0:	f001 fb77 	bl	8003fd2 <HAL_SYSTICK_Config>
 80028e4:	4603      	mov	r3, r0
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d10f      	bne.n	800290a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	2b0f      	cmp	r3, #15
 80028ee:	d809      	bhi.n	8002904 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80028f0:	2200      	movs	r2, #0
 80028f2:	6879      	ldr	r1, [r7, #4]
 80028f4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80028f8:	f001 fb41 	bl	8003f7e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80028fc:	4a0a      	ldr	r2, [pc, #40]	@ (8002928 <HAL_InitTick+0x74>)
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	6013      	str	r3, [r2, #0]
 8002902:	e007      	b.n	8002914 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002904:	2301      	movs	r3, #1
 8002906:	73fb      	strb	r3, [r7, #15]
 8002908:	e004      	b.n	8002914 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800290a:	2301      	movs	r3, #1
 800290c:	73fb      	strb	r3, [r7, #15]
 800290e:	e001      	b.n	8002914 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002910:	2301      	movs	r3, #1
 8002912:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002914:	7bfb      	ldrb	r3, [r7, #15]
}
 8002916:	4618      	mov	r0, r3
 8002918:	3710      	adds	r7, #16
 800291a:	46bd      	mov	sp, r7
 800291c:	bd80      	pop	{r7, pc}
 800291e:	bf00      	nop
 8002920:	20000018 	.word	0x20000018
 8002924:	20000010 	.word	0x20000010
 8002928:	20000014 	.word	0x20000014

0800292c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800292c:	b480      	push	{r7}
 800292e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002930:	4b06      	ldr	r3, [pc, #24]	@ (800294c <HAL_IncTick+0x20>)
 8002932:	781b      	ldrb	r3, [r3, #0]
 8002934:	461a      	mov	r2, r3
 8002936:	4b06      	ldr	r3, [pc, #24]	@ (8002950 <HAL_IncTick+0x24>)
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	4413      	add	r3, r2
 800293c:	4a04      	ldr	r2, [pc, #16]	@ (8002950 <HAL_IncTick+0x24>)
 800293e:	6013      	str	r3, [r2, #0]
}
 8002940:	bf00      	nop
 8002942:	46bd      	mov	sp, r7
 8002944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002948:	4770      	bx	lr
 800294a:	bf00      	nop
 800294c:	20000018 	.word	0x20000018
 8002950:	20000824 	.word	0x20000824

08002954 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002954:	b480      	push	{r7}
 8002956:	af00      	add	r7, sp, #0
  return uwTick;
 8002958:	4b03      	ldr	r3, [pc, #12]	@ (8002968 <HAL_GetTick+0x14>)
 800295a:	681b      	ldr	r3, [r3, #0]
}
 800295c:	4618      	mov	r0, r3
 800295e:	46bd      	mov	sp, r7
 8002960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002964:	4770      	bx	lr
 8002966:	bf00      	nop
 8002968:	20000824 	.word	0x20000824

0800296c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800296c:	b580      	push	{r7, lr}
 800296e:	b084      	sub	sp, #16
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002974:	f7ff ffee 	bl	8002954 <HAL_GetTick>
 8002978:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002984:	d005      	beq.n	8002992 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8002986:	4b0a      	ldr	r3, [pc, #40]	@ (80029b0 <HAL_Delay+0x44>)
 8002988:	781b      	ldrb	r3, [r3, #0]
 800298a:	461a      	mov	r2, r3
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	4413      	add	r3, r2
 8002990:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002992:	bf00      	nop
 8002994:	f7ff ffde 	bl	8002954 <HAL_GetTick>
 8002998:	4602      	mov	r2, r0
 800299a:	68bb      	ldr	r3, [r7, #8]
 800299c:	1ad3      	subs	r3, r2, r3
 800299e:	68fa      	ldr	r2, [r7, #12]
 80029a0:	429a      	cmp	r2, r3
 80029a2:	d8f7      	bhi.n	8002994 <HAL_Delay+0x28>
  {
  }
}
 80029a4:	bf00      	nop
 80029a6:	bf00      	nop
 80029a8:	3710      	adds	r7, #16
 80029aa:	46bd      	mov	sp, r7
 80029ac:	bd80      	pop	{r7, pc}
 80029ae:	bf00      	nop
 80029b0:	20000018 	.word	0x20000018

080029b4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80029b4:	b480      	push	{r7}
 80029b6:	b083      	sub	sp, #12
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]
 80029bc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	689b      	ldr	r3, [r3, #8]
 80029c2:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80029c6:	683b      	ldr	r3, [r7, #0]
 80029c8:	431a      	orrs	r2, r3
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	609a      	str	r2, [r3, #8]
}
 80029ce:	bf00      	nop
 80029d0:	370c      	adds	r7, #12
 80029d2:	46bd      	mov	sp, r7
 80029d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d8:	4770      	bx	lr

080029da <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80029da:	b480      	push	{r7}
 80029dc:	b083      	sub	sp, #12
 80029de:	af00      	add	r7, sp, #0
 80029e0:	6078      	str	r0, [r7, #4]
 80029e2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	689b      	ldr	r3, [r3, #8]
 80029e8:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80029ec:	683b      	ldr	r3, [r7, #0]
 80029ee:	431a      	orrs	r2, r3
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	609a      	str	r2, [r3, #8]
}
 80029f4:	bf00      	nop
 80029f6:	370c      	adds	r7, #12
 80029f8:	46bd      	mov	sp, r7
 80029fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fe:	4770      	bx	lr

08002a00 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002a00:	b480      	push	{r7}
 8002a02:	b083      	sub	sp, #12
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	689b      	ldr	r3, [r3, #8]
 8002a0c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002a10:	4618      	mov	r0, r3
 8002a12:	370c      	adds	r7, #12
 8002a14:	46bd      	mov	sp, r7
 8002a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1a:	4770      	bx	lr

08002a1c <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002a1c:	b480      	push	{r7}
 8002a1e:	b087      	sub	sp, #28
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	60f8      	str	r0, [r7, #12]
 8002a24:	60b9      	str	r1, [r7, #8]
 8002a26:	607a      	str	r2, [r7, #4]
 8002a28:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	3360      	adds	r3, #96	@ 0x60
 8002a2e:	461a      	mov	r2, r3
 8002a30:	68bb      	ldr	r3, [r7, #8]
 8002a32:	009b      	lsls	r3, r3, #2
 8002a34:	4413      	add	r3, r2
 8002a36:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002a38:	697b      	ldr	r3, [r7, #20]
 8002a3a:	681a      	ldr	r2, [r3, #0]
 8002a3c:	4b08      	ldr	r3, [pc, #32]	@ (8002a60 <LL_ADC_SetOffset+0x44>)
 8002a3e:	4013      	ands	r3, r2
 8002a40:	687a      	ldr	r2, [r7, #4]
 8002a42:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8002a46:	683a      	ldr	r2, [r7, #0]
 8002a48:	430a      	orrs	r2, r1
 8002a4a:	4313      	orrs	r3, r2
 8002a4c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002a50:	697b      	ldr	r3, [r7, #20]
 8002a52:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002a54:	bf00      	nop
 8002a56:	371c      	adds	r7, #28
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a5e:	4770      	bx	lr
 8002a60:	03fff000 	.word	0x03fff000

08002a64 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002a64:	b480      	push	{r7}
 8002a66:	b085      	sub	sp, #20
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
 8002a6c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	3360      	adds	r3, #96	@ 0x60
 8002a72:	461a      	mov	r2, r3
 8002a74:	683b      	ldr	r3, [r7, #0]
 8002a76:	009b      	lsls	r3, r3, #2
 8002a78:	4413      	add	r3, r2
 8002a7a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002a84:	4618      	mov	r0, r3
 8002a86:	3714      	adds	r7, #20
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8e:	4770      	bx	lr

08002a90 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002a90:	b480      	push	{r7}
 8002a92:	b087      	sub	sp, #28
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	60f8      	str	r0, [r7, #12]
 8002a98:	60b9      	str	r1, [r7, #8]
 8002a9a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	3360      	adds	r3, #96	@ 0x60
 8002aa0:	461a      	mov	r2, r3
 8002aa2:	68bb      	ldr	r3, [r7, #8]
 8002aa4:	009b      	lsls	r3, r3, #2
 8002aa6:	4413      	add	r3, r2
 8002aa8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002aaa:	697b      	ldr	r3, [r7, #20]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	431a      	orrs	r2, r3
 8002ab6:	697b      	ldr	r3, [r7, #20]
 8002ab8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002aba:	bf00      	nop
 8002abc:	371c      	adds	r7, #28
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac4:	4770      	bx	lr

08002ac6 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002ac6:	b480      	push	{r7}
 8002ac8:	b083      	sub	sp, #12
 8002aca:	af00      	add	r7, sp, #0
 8002acc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	68db      	ldr	r3, [r3, #12]
 8002ad2:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d101      	bne.n	8002ade <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002ada:	2301      	movs	r3, #1
 8002adc:	e000      	b.n	8002ae0 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002ade:	2300      	movs	r3, #0
}
 8002ae0:	4618      	mov	r0, r3
 8002ae2:	370c      	adds	r7, #12
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aea:	4770      	bx	lr

08002aec <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002aec:	b480      	push	{r7}
 8002aee:	b087      	sub	sp, #28
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	60f8      	str	r0, [r7, #12]
 8002af4:	60b9      	str	r1, [r7, #8]
 8002af6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	3330      	adds	r3, #48	@ 0x30
 8002afc:	461a      	mov	r2, r3
 8002afe:	68bb      	ldr	r3, [r7, #8]
 8002b00:	0a1b      	lsrs	r3, r3, #8
 8002b02:	009b      	lsls	r3, r3, #2
 8002b04:	f003 030c 	and.w	r3, r3, #12
 8002b08:	4413      	add	r3, r2
 8002b0a:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002b0c:	697b      	ldr	r3, [r7, #20]
 8002b0e:	681a      	ldr	r2, [r3, #0]
 8002b10:	68bb      	ldr	r3, [r7, #8]
 8002b12:	f003 031f 	and.w	r3, r3, #31
 8002b16:	211f      	movs	r1, #31
 8002b18:	fa01 f303 	lsl.w	r3, r1, r3
 8002b1c:	43db      	mvns	r3, r3
 8002b1e:	401a      	ands	r2, r3
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	0e9b      	lsrs	r3, r3, #26
 8002b24:	f003 011f 	and.w	r1, r3, #31
 8002b28:	68bb      	ldr	r3, [r7, #8]
 8002b2a:	f003 031f 	and.w	r3, r3, #31
 8002b2e:	fa01 f303 	lsl.w	r3, r1, r3
 8002b32:	431a      	orrs	r2, r3
 8002b34:	697b      	ldr	r3, [r7, #20]
 8002b36:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002b38:	bf00      	nop
 8002b3a:	371c      	adds	r7, #28
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b42:	4770      	bx	lr

08002b44 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002b44:	b480      	push	{r7}
 8002b46:	b087      	sub	sp, #28
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	60f8      	str	r0, [r7, #12]
 8002b4c:	60b9      	str	r1, [r7, #8]
 8002b4e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	3314      	adds	r3, #20
 8002b54:	461a      	mov	r2, r3
 8002b56:	68bb      	ldr	r3, [r7, #8]
 8002b58:	0e5b      	lsrs	r3, r3, #25
 8002b5a:	009b      	lsls	r3, r3, #2
 8002b5c:	f003 0304 	and.w	r3, r3, #4
 8002b60:	4413      	add	r3, r2
 8002b62:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002b64:	697b      	ldr	r3, [r7, #20]
 8002b66:	681a      	ldr	r2, [r3, #0]
 8002b68:	68bb      	ldr	r3, [r7, #8]
 8002b6a:	0d1b      	lsrs	r3, r3, #20
 8002b6c:	f003 031f 	and.w	r3, r3, #31
 8002b70:	2107      	movs	r1, #7
 8002b72:	fa01 f303 	lsl.w	r3, r1, r3
 8002b76:	43db      	mvns	r3, r3
 8002b78:	401a      	ands	r2, r3
 8002b7a:	68bb      	ldr	r3, [r7, #8]
 8002b7c:	0d1b      	lsrs	r3, r3, #20
 8002b7e:	f003 031f 	and.w	r3, r3, #31
 8002b82:	6879      	ldr	r1, [r7, #4]
 8002b84:	fa01 f303 	lsl.w	r3, r1, r3
 8002b88:	431a      	orrs	r2, r3
 8002b8a:	697b      	ldr	r3, [r7, #20]
 8002b8c:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002b8e:	bf00      	nop
 8002b90:	371c      	adds	r7, #28
 8002b92:	46bd      	mov	sp, r7
 8002b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b98:	4770      	bx	lr
	...

08002b9c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002b9c:	b480      	push	{r7}
 8002b9e:	b085      	sub	sp, #20
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	60f8      	str	r0, [r7, #12]
 8002ba4:	60b9      	str	r1, [r7, #8]
 8002ba6:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8002bae:	68bb      	ldr	r3, [r7, #8]
 8002bb0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002bb4:	43db      	mvns	r3, r3
 8002bb6:	401a      	ands	r2, r3
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	f003 0318 	and.w	r3, r3, #24
 8002bbe:	4908      	ldr	r1, [pc, #32]	@ (8002be0 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002bc0:	40d9      	lsrs	r1, r3
 8002bc2:	68bb      	ldr	r3, [r7, #8]
 8002bc4:	400b      	ands	r3, r1
 8002bc6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002bca:	431a      	orrs	r2, r3
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8002bd2:	bf00      	nop
 8002bd4:	3714      	adds	r7, #20
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bdc:	4770      	bx	lr
 8002bde:	bf00      	nop
 8002be0:	0007ffff 	.word	0x0007ffff

08002be4 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002be4:	b480      	push	{r7}
 8002be6:	b083      	sub	sp, #12
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	689b      	ldr	r3, [r3, #8]
 8002bf0:	f003 031f 	and.w	r3, r3, #31
}
 8002bf4:	4618      	mov	r0, r3
 8002bf6:	370c      	adds	r7, #12
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfe:	4770      	bx	lr

08002c00 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002c00:	b480      	push	{r7}
 8002c02:	b083      	sub	sp, #12
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	689b      	ldr	r3, [r3, #8]
 8002c0c:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002c10:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002c14:	687a      	ldr	r2, [r7, #4]
 8002c16:	6093      	str	r3, [r2, #8]
}
 8002c18:	bf00      	nop
 8002c1a:	370c      	adds	r7, #12
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c22:	4770      	bx	lr

08002c24 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002c24:	b480      	push	{r7}
 8002c26:	b083      	sub	sp, #12
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	689b      	ldr	r3, [r3, #8]
 8002c30:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002c34:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002c38:	d101      	bne.n	8002c3e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002c3a:	2301      	movs	r3, #1
 8002c3c:	e000      	b.n	8002c40 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002c3e:	2300      	movs	r3, #0
}
 8002c40:	4618      	mov	r0, r3
 8002c42:	370c      	adds	r7, #12
 8002c44:	46bd      	mov	sp, r7
 8002c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c4a:	4770      	bx	lr

08002c4c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002c4c:	b480      	push	{r7}
 8002c4e:	b083      	sub	sp, #12
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	689b      	ldr	r3, [r3, #8]
 8002c58:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002c5c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002c60:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002c68:	bf00      	nop
 8002c6a:	370c      	adds	r7, #12
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c72:	4770      	bx	lr

08002c74 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002c74:	b480      	push	{r7}
 8002c76:	b083      	sub	sp, #12
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	689b      	ldr	r3, [r3, #8]
 8002c80:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c84:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002c88:	d101      	bne.n	8002c8e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002c8a:	2301      	movs	r3, #1
 8002c8c:	e000      	b.n	8002c90 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002c8e:	2300      	movs	r3, #0
}
 8002c90:	4618      	mov	r0, r3
 8002c92:	370c      	adds	r7, #12
 8002c94:	46bd      	mov	sp, r7
 8002c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9a:	4770      	bx	lr

08002c9c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002c9c:	b480      	push	{r7}
 8002c9e:	b083      	sub	sp, #12
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	689b      	ldr	r3, [r3, #8]
 8002ca8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002cac:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002cb0:	f043 0201 	orr.w	r2, r3, #1
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002cb8:	bf00      	nop
 8002cba:	370c      	adds	r7, #12
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc2:	4770      	bx	lr

08002cc4 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002cc4:	b480      	push	{r7}
 8002cc6:	b083      	sub	sp, #12
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	689b      	ldr	r3, [r3, #8]
 8002cd0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002cd4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002cd8:	f043 0202 	orr.w	r2, r3, #2
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002ce0:	bf00      	nop
 8002ce2:	370c      	adds	r7, #12
 8002ce4:	46bd      	mov	sp, r7
 8002ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cea:	4770      	bx	lr

08002cec <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002cec:	b480      	push	{r7}
 8002cee:	b083      	sub	sp, #12
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	689b      	ldr	r3, [r3, #8]
 8002cf8:	f003 0301 	and.w	r3, r3, #1
 8002cfc:	2b01      	cmp	r3, #1
 8002cfe:	d101      	bne.n	8002d04 <LL_ADC_IsEnabled+0x18>
 8002d00:	2301      	movs	r3, #1
 8002d02:	e000      	b.n	8002d06 <LL_ADC_IsEnabled+0x1a>
 8002d04:	2300      	movs	r3, #0
}
 8002d06:	4618      	mov	r0, r3
 8002d08:	370c      	adds	r7, #12
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d10:	4770      	bx	lr

08002d12 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8002d12:	b480      	push	{r7}
 8002d14:	b083      	sub	sp, #12
 8002d16:	af00      	add	r7, sp, #0
 8002d18:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	689b      	ldr	r3, [r3, #8]
 8002d1e:	f003 0302 	and.w	r3, r3, #2
 8002d22:	2b02      	cmp	r3, #2
 8002d24:	d101      	bne.n	8002d2a <LL_ADC_IsDisableOngoing+0x18>
 8002d26:	2301      	movs	r3, #1
 8002d28:	e000      	b.n	8002d2c <LL_ADC_IsDisableOngoing+0x1a>
 8002d2a:	2300      	movs	r3, #0
}
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	370c      	adds	r7, #12
 8002d30:	46bd      	mov	sp, r7
 8002d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d36:	4770      	bx	lr

08002d38 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002d38:	b480      	push	{r7}
 8002d3a:	b083      	sub	sp, #12
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	689b      	ldr	r3, [r3, #8]
 8002d44:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002d48:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002d4c:	f043 0204 	orr.w	r2, r3, #4
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002d54:	bf00      	nop
 8002d56:	370c      	adds	r7, #12
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d5e:	4770      	bx	lr

08002d60 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002d60:	b480      	push	{r7}
 8002d62:	b083      	sub	sp, #12
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	689b      	ldr	r3, [r3, #8]
 8002d6c:	f003 0304 	and.w	r3, r3, #4
 8002d70:	2b04      	cmp	r3, #4
 8002d72:	d101      	bne.n	8002d78 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002d74:	2301      	movs	r3, #1
 8002d76:	e000      	b.n	8002d7a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002d78:	2300      	movs	r3, #0
}
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	370c      	adds	r7, #12
 8002d7e:	46bd      	mov	sp, r7
 8002d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d84:	4770      	bx	lr

08002d86 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002d86:	b480      	push	{r7}
 8002d88:	b083      	sub	sp, #12
 8002d8a:	af00      	add	r7, sp, #0
 8002d8c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	689b      	ldr	r3, [r3, #8]
 8002d92:	f003 0308 	and.w	r3, r3, #8
 8002d96:	2b08      	cmp	r3, #8
 8002d98:	d101      	bne.n	8002d9e <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002d9a:	2301      	movs	r3, #1
 8002d9c:	e000      	b.n	8002da0 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002d9e:	2300      	movs	r3, #0
}
 8002da0:	4618      	mov	r0, r3
 8002da2:	370c      	adds	r7, #12
 8002da4:	46bd      	mov	sp, r7
 8002da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002daa:	4770      	bx	lr

08002dac <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002dac:	b590      	push	{r4, r7, lr}
 8002dae:	b089      	sub	sp, #36	@ 0x24
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002db4:	2300      	movs	r3, #0
 8002db6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8002db8:	2300      	movs	r3, #0
 8002dba:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d101      	bne.n	8002dc6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002dc2:	2301      	movs	r3, #1
 8002dc4:	e130      	b.n	8003028 <HAL_ADC_Init+0x27c>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	691b      	ldr	r3, [r3, #16]
 8002dca:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d109      	bne.n	8002de8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002dd4:	6878      	ldr	r0, [r7, #4]
 8002dd6:	f7ff fb55 	bl	8002484 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	2200      	movs	r2, #0
 8002dde:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	2200      	movs	r2, #0
 8002de4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	4618      	mov	r0, r3
 8002dee:	f7ff ff19 	bl	8002c24 <LL_ADC_IsDeepPowerDownEnabled>
 8002df2:	4603      	mov	r3, r0
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d004      	beq.n	8002e02 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	f7ff feff 	bl	8002c00 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	4618      	mov	r0, r3
 8002e08:	f7ff ff34 	bl	8002c74 <LL_ADC_IsInternalRegulatorEnabled>
 8002e0c:	4603      	mov	r3, r0
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d115      	bne.n	8002e3e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	4618      	mov	r0, r3
 8002e18:	f7ff ff18 	bl	8002c4c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002e1c:	4b84      	ldr	r3, [pc, #528]	@ (8003030 <HAL_ADC_Init+0x284>)
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	099b      	lsrs	r3, r3, #6
 8002e22:	4a84      	ldr	r2, [pc, #528]	@ (8003034 <HAL_ADC_Init+0x288>)
 8002e24:	fba2 2303 	umull	r2, r3, r2, r3
 8002e28:	099b      	lsrs	r3, r3, #6
 8002e2a:	3301      	adds	r3, #1
 8002e2c:	005b      	lsls	r3, r3, #1
 8002e2e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002e30:	e002      	b.n	8002e38 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	3b01      	subs	r3, #1
 8002e36:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d1f9      	bne.n	8002e32 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	4618      	mov	r0, r3
 8002e44:	f7ff ff16 	bl	8002c74 <LL_ADC_IsInternalRegulatorEnabled>
 8002e48:	4603      	mov	r3, r0
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d10d      	bne.n	8002e6a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e52:	f043 0210 	orr.w	r2, r3, #16
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e5e:	f043 0201 	orr.w	r2, r3, #1
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002e66:	2301      	movs	r3, #1
 8002e68:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	4618      	mov	r0, r3
 8002e70:	f7ff ff76 	bl	8002d60 <LL_ADC_REG_IsConversionOngoing>
 8002e74:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e7a:	f003 0310 	and.w	r3, r3, #16
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	f040 80c9 	bne.w	8003016 <HAL_ADC_Init+0x26a>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002e84:	697b      	ldr	r3, [r7, #20]
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	f040 80c5 	bne.w	8003016 <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e90:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002e94:	f043 0202 	orr.w	r2, r3, #2
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	4618      	mov	r0, r3
 8002ea2:	f7ff ff23 	bl	8002cec <LL_ADC_IsEnabled>
 8002ea6:	4603      	mov	r3, r0
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d115      	bne.n	8002ed8 <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002eac:	4862      	ldr	r0, [pc, #392]	@ (8003038 <HAL_ADC_Init+0x28c>)
 8002eae:	f7ff ff1d 	bl	8002cec <LL_ADC_IsEnabled>
 8002eb2:	4604      	mov	r4, r0
 8002eb4:	4861      	ldr	r0, [pc, #388]	@ (800303c <HAL_ADC_Init+0x290>)
 8002eb6:	f7ff ff19 	bl	8002cec <LL_ADC_IsEnabled>
 8002eba:	4603      	mov	r3, r0
 8002ebc:	431c      	orrs	r4, r3
 8002ebe:	4860      	ldr	r0, [pc, #384]	@ (8003040 <HAL_ADC_Init+0x294>)
 8002ec0:	f7ff ff14 	bl	8002cec <LL_ADC_IsEnabled>
 8002ec4:	4603      	mov	r3, r0
 8002ec6:	4323      	orrs	r3, r4
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d105      	bne.n	8002ed8 <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	685b      	ldr	r3, [r3, #4]
 8002ed0:	4619      	mov	r1, r3
 8002ed2:	485c      	ldr	r0, [pc, #368]	@ (8003044 <HAL_ADC_Init+0x298>)
 8002ed4:	f7ff fd6e 	bl	80029b4 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	7e5b      	ldrb	r3, [r3, #25]
 8002edc:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002ee2:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002ee8:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8002eee:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002ef6:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002ef8:	4313      	orrs	r3, r2
 8002efa:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002f02:	2b01      	cmp	r3, #1
 8002f04:	d106      	bne.n	8002f14 <HAL_ADC_Init+0x168>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f0a:	3b01      	subs	r3, #1
 8002f0c:	045b      	lsls	r3, r3, #17
 8002f0e:	69ba      	ldr	r2, [r7, #24]
 8002f10:	4313      	orrs	r3, r2
 8002f12:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d009      	beq.n	8002f30 <HAL_ADC_Init+0x184>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f20:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f28:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002f2a:	69ba      	ldr	r2, [r7, #24]
 8002f2c:	4313      	orrs	r3, r2
 8002f2e:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	68da      	ldr	r2, [r3, #12]
 8002f36:	4b44      	ldr	r3, [pc, #272]	@ (8003048 <HAL_ADC_Init+0x29c>)
 8002f38:	4013      	ands	r3, r2
 8002f3a:	687a      	ldr	r2, [r7, #4]
 8002f3c:	6812      	ldr	r2, [r2, #0]
 8002f3e:	69b9      	ldr	r1, [r7, #24]
 8002f40:	430b      	orrs	r3, r1
 8002f42:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	4618      	mov	r0, r3
 8002f4a:	f7ff ff1c 	bl	8002d86 <LL_ADC_INJ_IsConversionOngoing>
 8002f4e:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002f50:	697b      	ldr	r3, [r7, #20]
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d13d      	bne.n	8002fd2 <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002f56:	693b      	ldr	r3, [r7, #16]
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d13a      	bne.n	8002fd2 <HAL_ADC_Init+0x226>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002f60:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002f68:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002f6a:	4313      	orrs	r3, r2
 8002f6c:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	68db      	ldr	r3, [r3, #12]
 8002f74:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002f78:	f023 0302 	bic.w	r3, r3, #2
 8002f7c:	687a      	ldr	r2, [r7, #4]
 8002f7e:	6812      	ldr	r2, [r2, #0]
 8002f80:	69b9      	ldr	r1, [r7, #24]
 8002f82:	430b      	orrs	r3, r1
 8002f84:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002f8c:	2b01      	cmp	r3, #1
 8002f8e:	d118      	bne.n	8002fc2 <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	691b      	ldr	r3, [r3, #16]
 8002f96:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002f9a:	f023 0304 	bic.w	r3, r3, #4
 8002f9e:	687a      	ldr	r2, [r7, #4]
 8002fa0:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8002fa2:	687a      	ldr	r2, [r7, #4]
 8002fa4:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002fa6:	4311      	orrs	r1, r2
 8002fa8:	687a      	ldr	r2, [r7, #4]
 8002faa:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002fac:	4311      	orrs	r1, r2
 8002fae:	687a      	ldr	r2, [r7, #4]
 8002fb0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002fb2:	430a      	orrs	r2, r1
 8002fb4:	431a      	orrs	r2, r3
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f042 0201 	orr.w	r2, r2, #1
 8002fbe:	611a      	str	r2, [r3, #16]
 8002fc0:	e007      	b.n	8002fd2 <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	691a      	ldr	r2, [r3, #16]
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f022 0201 	bic.w	r2, r2, #1
 8002fd0:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	691b      	ldr	r3, [r3, #16]
 8002fd6:	2b01      	cmp	r3, #1
 8002fd8:	d10c      	bne.n	8002ff4 <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fe0:	f023 010f 	bic.w	r1, r3, #15
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	69db      	ldr	r3, [r3, #28]
 8002fe8:	1e5a      	subs	r2, r3, #1
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	430a      	orrs	r2, r1
 8002ff0:	631a      	str	r2, [r3, #48]	@ 0x30
 8002ff2:	e007      	b.n	8003004 <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f022 020f 	bic.w	r2, r2, #15
 8003002:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003008:	f023 0303 	bic.w	r3, r3, #3
 800300c:	f043 0201 	orr.w	r2, r3, #1
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	655a      	str	r2, [r3, #84]	@ 0x54
 8003014:	e007      	b.n	8003026 <HAL_ADC_Init+0x27a>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800301a:	f043 0210 	orr.w	r2, r3, #16
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8003022:	2301      	movs	r3, #1
 8003024:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8003026:	7ffb      	ldrb	r3, [r7, #31]
}
 8003028:	4618      	mov	r0, r3
 800302a:	3724      	adds	r7, #36	@ 0x24
 800302c:	46bd      	mov	sp, r7
 800302e:	bd90      	pop	{r4, r7, pc}
 8003030:	20000010 	.word	0x20000010
 8003034:	053e2d63 	.word	0x053e2d63
 8003038:	50040000 	.word	0x50040000
 800303c:	50040100 	.word	0x50040100
 8003040:	50040200 	.word	0x50040200
 8003044:	50040300 	.word	0x50040300
 8003048:	fff0c007 	.word	0xfff0c007

0800304c <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 800304c:	b580      	push	{r7, lr}
 800304e:	b086      	sub	sp, #24
 8003050:	af00      	add	r7, sp, #0
 8003052:	60f8      	str	r0, [r7, #12]
 8003054:	60b9      	str	r1, [r7, #8]
 8003056:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003058:	4853      	ldr	r0, [pc, #332]	@ (80031a8 <HAL_ADC_Start_DMA+0x15c>)
 800305a:	f7ff fdc3 	bl	8002be4 <LL_ADC_GetMultimode>
 800305e:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	4618      	mov	r0, r3
 8003066:	f7ff fe7b 	bl	8002d60 <LL_ADC_REG_IsConversionOngoing>
 800306a:	4603      	mov	r3, r0
 800306c:	2b00      	cmp	r3, #0
 800306e:	f040 8093 	bne.w	8003198 <HAL_ADC_Start_DMA+0x14c>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003078:	2b01      	cmp	r3, #1
 800307a:	d101      	bne.n	8003080 <HAL_ADC_Start_DMA+0x34>
 800307c:	2302      	movs	r3, #2
 800307e:	e08e      	b.n	800319e <HAL_ADC_Start_DMA+0x152>
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	2201      	movs	r2, #1
 8003084:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	4a47      	ldr	r2, [pc, #284]	@ (80031ac <HAL_ADC_Start_DMA+0x160>)
 800308e:	4293      	cmp	r3, r2
 8003090:	d008      	beq.n	80030a4 <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003092:	693b      	ldr	r3, [r7, #16]
 8003094:	2b00      	cmp	r3, #0
 8003096:	d005      	beq.n	80030a4 <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003098:	693b      	ldr	r3, [r7, #16]
 800309a:	2b05      	cmp	r3, #5
 800309c:	d002      	beq.n	80030a4 <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800309e:	693b      	ldr	r3, [r7, #16]
 80030a0:	2b09      	cmp	r3, #9
 80030a2:	d172      	bne.n	800318a <HAL_ADC_Start_DMA+0x13e>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 80030a4:	68f8      	ldr	r0, [r7, #12]
 80030a6:	f000 fc89 	bl	80039bc <ADC_Enable>
 80030aa:	4603      	mov	r3, r0
 80030ac:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80030ae:	7dfb      	ldrb	r3, [r7, #23]
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d165      	bne.n	8003180 <HAL_ADC_Start_DMA+0x134>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030b8:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80030bc:	f023 0301 	bic.w	r3, r3, #1
 80030c0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	655a      	str	r2, [r3, #84]	@ 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	4a38      	ldr	r2, [pc, #224]	@ (80031b0 <HAL_ADC_Start_DMA+0x164>)
 80030ce:	4293      	cmp	r3, r2
 80030d0:	d002      	beq.n	80030d8 <HAL_ADC_Start_DMA+0x8c>
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	e000      	b.n	80030da <HAL_ADC_Start_DMA+0x8e>
 80030d8:	4b36      	ldr	r3, [pc, #216]	@ (80031b4 <HAL_ADC_Start_DMA+0x168>)
 80030da:	68fa      	ldr	r2, [r7, #12]
 80030dc:	6812      	ldr	r2, [r2, #0]
 80030de:	4293      	cmp	r3, r2
 80030e0:	d002      	beq.n	80030e8 <HAL_ADC_Start_DMA+0x9c>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80030e2:	693b      	ldr	r3, [r7, #16]
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d105      	bne.n	80030f4 <HAL_ADC_Start_DMA+0xa8>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030ec:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	655a      	str	r2, [r3, #84]	@ 0x54
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030f8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d006      	beq.n	800310e <HAL_ADC_Start_DMA+0xc2>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003104:	f023 0206 	bic.w	r2, r3, #6
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	659a      	str	r2, [r3, #88]	@ 0x58
 800310c:	e002      	b.n	8003114 <HAL_ADC_Start_DMA+0xc8>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	2200      	movs	r2, #0
 8003112:	659a      	str	r2, [r3, #88]	@ 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003118:	4a27      	ldr	r2, [pc, #156]	@ (80031b8 <HAL_ADC_Start_DMA+0x16c>)
 800311a:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003120:	4a26      	ldr	r2, [pc, #152]	@ (80031bc <HAL_ADC_Start_DMA+0x170>)
 8003122:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003128:	4a25      	ldr	r2, [pc, #148]	@ (80031c0 <HAL_ADC_Start_DMA+0x174>)
 800312a:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	221c      	movs	r2, #28
 8003132:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	2200      	movs	r2, #0
 8003138:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	685a      	ldr	r2, [r3, #4]
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f042 0210 	orr.w	r2, r2, #16
 800314a:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	68da      	ldr	r2, [r3, #12]
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f042 0201 	orr.w	r2, r2, #1
 800315a:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	3340      	adds	r3, #64	@ 0x40
 8003166:	4619      	mov	r1, r3
 8003168:	68ba      	ldr	r2, [r7, #8]
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	f000 fff6 	bl	800415c <HAL_DMA_Start_IT>
 8003170:	4603      	mov	r3, r0
 8003172:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	4618      	mov	r0, r3
 800317a:	f7ff fddd 	bl	8002d38 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 800317e:	e00d      	b.n	800319c <HAL_ADC_Start_DMA+0x150>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	2200      	movs	r2, #0
 8003184:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      if (tmp_hal_status == HAL_OK)
 8003188:	e008      	b.n	800319c <HAL_ADC_Start_DMA+0x150>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 800318a:	2301      	movs	r3, #1
 800318c:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	2200      	movs	r2, #0
 8003192:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 8003196:	e001      	b.n	800319c <HAL_ADC_Start_DMA+0x150>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003198:	2302      	movs	r3, #2
 800319a:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800319c:	7dfb      	ldrb	r3, [r7, #23]
}
 800319e:	4618      	mov	r0, r3
 80031a0:	3718      	adds	r7, #24
 80031a2:	46bd      	mov	sp, r7
 80031a4:	bd80      	pop	{r7, pc}
 80031a6:	bf00      	nop
 80031a8:	50040300 	.word	0x50040300
 80031ac:	50040200 	.word	0x50040200
 80031b0:	50040100 	.word	0x50040100
 80031b4:	50040000 	.word	0x50040000
 80031b8:	08003b87 	.word	0x08003b87
 80031bc:	08003c5f 	.word	0x08003c5f
 80031c0:	08003c7b 	.word	0x08003c7b

080031c4 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80031c4:	b480      	push	{r7}
 80031c6:	b083      	sub	sp, #12
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80031cc:	bf00      	nop
 80031ce:	370c      	adds	r7, #12
 80031d0:	46bd      	mov	sp, r7
 80031d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d6:	4770      	bx	lr

080031d8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80031d8:	b580      	push	{r7, lr}
 80031da:	b0b6      	sub	sp, #216	@ 0xd8
 80031dc:	af00      	add	r7, sp, #0
 80031de:	6078      	str	r0, [r7, #4]
 80031e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80031e2:	2300      	movs	r3, #0
 80031e4:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80031e8:	2300      	movs	r3, #0
 80031ea:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80031f2:	2b01      	cmp	r3, #1
 80031f4:	d101      	bne.n	80031fa <HAL_ADC_ConfigChannel+0x22>
 80031f6:	2302      	movs	r3, #2
 80031f8:	e3c9      	b.n	800398e <HAL_ADC_ConfigChannel+0x7b6>
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	2201      	movs	r2, #1
 80031fe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	4618      	mov	r0, r3
 8003208:	f7ff fdaa 	bl	8002d60 <LL_ADC_REG_IsConversionOngoing>
 800320c:	4603      	mov	r3, r0
 800320e:	2b00      	cmp	r3, #0
 8003210:	f040 83aa 	bne.w	8003968 <HAL_ADC_ConfigChannel+0x790>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8003214:	683b      	ldr	r3, [r7, #0]
 8003216:	685b      	ldr	r3, [r3, #4]
 8003218:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 800321c:	683b      	ldr	r3, [r7, #0]
 800321e:	685b      	ldr	r3, [r3, #4]
 8003220:	2b05      	cmp	r3, #5
 8003222:	d824      	bhi.n	800326e <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8003224:	683b      	ldr	r3, [r7, #0]
 8003226:	685b      	ldr	r3, [r3, #4]
 8003228:	3b02      	subs	r3, #2
 800322a:	2b03      	cmp	r3, #3
 800322c:	d81b      	bhi.n	8003266 <HAL_ADC_ConfigChannel+0x8e>
 800322e:	a201      	add	r2, pc, #4	@ (adr r2, 8003234 <HAL_ADC_ConfigChannel+0x5c>)
 8003230:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003234:	08003245 	.word	0x08003245
 8003238:	0800324d 	.word	0x0800324d
 800323c:	08003255 	.word	0x08003255
 8003240:	0800325d 	.word	0x0800325d
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8003244:	230c      	movs	r3, #12
 8003246:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800324a:	e010      	b.n	800326e <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 800324c:	2312      	movs	r3, #18
 800324e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003252:	e00c      	b.n	800326e <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8003254:	2318      	movs	r3, #24
 8003256:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800325a:	e008      	b.n	800326e <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 800325c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003260:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003264:	e003      	b.n	800326e <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8003266:	2306      	movs	r3, #6
 8003268:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800326c:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	6818      	ldr	r0, [r3, #0]
 8003272:	683b      	ldr	r3, [r7, #0]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	461a      	mov	r2, r3
 8003278:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 800327c:	f7ff fc36 	bl	8002aec <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	4618      	mov	r0, r3
 8003286:	f7ff fd6b 	bl	8002d60 <LL_ADC_REG_IsConversionOngoing>
 800328a:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	4618      	mov	r0, r3
 8003294:	f7ff fd77 	bl	8002d86 <LL_ADC_INJ_IsConversionOngoing>
 8003298:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800329c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	f040 81a4 	bne.w	80035ee <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80032a6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	f040 819f 	bne.w	80035ee <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	6818      	ldr	r0, [r3, #0]
 80032b4:	683b      	ldr	r3, [r7, #0]
 80032b6:	6819      	ldr	r1, [r3, #0]
 80032b8:	683b      	ldr	r3, [r7, #0]
 80032ba:	689b      	ldr	r3, [r3, #8]
 80032bc:	461a      	mov	r2, r3
 80032be:	f7ff fc41 	bl	8002b44 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80032c2:	683b      	ldr	r3, [r7, #0]
 80032c4:	695a      	ldr	r2, [r3, #20]
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	68db      	ldr	r3, [r3, #12]
 80032cc:	08db      	lsrs	r3, r3, #3
 80032ce:	f003 0303 	and.w	r3, r3, #3
 80032d2:	005b      	lsls	r3, r3, #1
 80032d4:	fa02 f303 	lsl.w	r3, r2, r3
 80032d8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80032dc:	683b      	ldr	r3, [r7, #0]
 80032de:	691b      	ldr	r3, [r3, #16]
 80032e0:	2b04      	cmp	r3, #4
 80032e2:	d00a      	beq.n	80032fa <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	6818      	ldr	r0, [r3, #0]
 80032e8:	683b      	ldr	r3, [r7, #0]
 80032ea:	6919      	ldr	r1, [r3, #16]
 80032ec:	683b      	ldr	r3, [r7, #0]
 80032ee:	681a      	ldr	r2, [r3, #0]
 80032f0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80032f4:	f7ff fb92 	bl	8002a1c <LL_ADC_SetOffset>
 80032f8:	e179      	b.n	80035ee <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	2100      	movs	r1, #0
 8003300:	4618      	mov	r0, r3
 8003302:	f7ff fbaf 	bl	8002a64 <LL_ADC_GetOffsetChannel>
 8003306:	4603      	mov	r3, r0
 8003308:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800330c:	2b00      	cmp	r3, #0
 800330e:	d10a      	bne.n	8003326 <HAL_ADC_ConfigChannel+0x14e>
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	2100      	movs	r1, #0
 8003316:	4618      	mov	r0, r3
 8003318:	f7ff fba4 	bl	8002a64 <LL_ADC_GetOffsetChannel>
 800331c:	4603      	mov	r3, r0
 800331e:	0e9b      	lsrs	r3, r3, #26
 8003320:	f003 021f 	and.w	r2, r3, #31
 8003324:	e01e      	b.n	8003364 <HAL_ADC_ConfigChannel+0x18c>
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	2100      	movs	r1, #0
 800332c:	4618      	mov	r0, r3
 800332e:	f7ff fb99 	bl	8002a64 <LL_ADC_GetOffsetChannel>
 8003332:	4603      	mov	r3, r0
 8003334:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003338:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800333c:	fa93 f3a3 	rbit	r3, r3
 8003340:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003344:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003348:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800334c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003350:	2b00      	cmp	r3, #0
 8003352:	d101      	bne.n	8003358 <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 8003354:	2320      	movs	r3, #32
 8003356:	e004      	b.n	8003362 <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 8003358:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800335c:	fab3 f383 	clz	r3, r3
 8003360:	b2db      	uxtb	r3, r3
 8003362:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003364:	683b      	ldr	r3, [r7, #0]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800336c:	2b00      	cmp	r3, #0
 800336e:	d105      	bne.n	800337c <HAL_ADC_ConfigChannel+0x1a4>
 8003370:	683b      	ldr	r3, [r7, #0]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	0e9b      	lsrs	r3, r3, #26
 8003376:	f003 031f 	and.w	r3, r3, #31
 800337a:	e018      	b.n	80033ae <HAL_ADC_ConfigChannel+0x1d6>
 800337c:	683b      	ldr	r3, [r7, #0]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003384:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003388:	fa93 f3a3 	rbit	r3, r3
 800338c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8003390:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003394:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8003398:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800339c:	2b00      	cmp	r3, #0
 800339e:	d101      	bne.n	80033a4 <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 80033a0:	2320      	movs	r3, #32
 80033a2:	e004      	b.n	80033ae <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 80033a4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80033a8:	fab3 f383 	clz	r3, r3
 80033ac:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80033ae:	429a      	cmp	r2, r3
 80033b0:	d106      	bne.n	80033c0 <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	2200      	movs	r2, #0
 80033b8:	2100      	movs	r1, #0
 80033ba:	4618      	mov	r0, r3
 80033bc:	f7ff fb68 	bl	8002a90 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	2101      	movs	r1, #1
 80033c6:	4618      	mov	r0, r3
 80033c8:	f7ff fb4c 	bl	8002a64 <LL_ADC_GetOffsetChannel>
 80033cc:	4603      	mov	r3, r0
 80033ce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d10a      	bne.n	80033ec <HAL_ADC_ConfigChannel+0x214>
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	2101      	movs	r1, #1
 80033dc:	4618      	mov	r0, r3
 80033de:	f7ff fb41 	bl	8002a64 <LL_ADC_GetOffsetChannel>
 80033e2:	4603      	mov	r3, r0
 80033e4:	0e9b      	lsrs	r3, r3, #26
 80033e6:	f003 021f 	and.w	r2, r3, #31
 80033ea:	e01e      	b.n	800342a <HAL_ADC_ConfigChannel+0x252>
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	2101      	movs	r1, #1
 80033f2:	4618      	mov	r0, r3
 80033f4:	f7ff fb36 	bl	8002a64 <LL_ADC_GetOffsetChannel>
 80033f8:	4603      	mov	r3, r0
 80033fa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033fe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003402:	fa93 f3a3 	rbit	r3, r3
 8003406:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 800340a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800340e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8003412:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003416:	2b00      	cmp	r3, #0
 8003418:	d101      	bne.n	800341e <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 800341a:	2320      	movs	r3, #32
 800341c:	e004      	b.n	8003428 <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 800341e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003422:	fab3 f383 	clz	r3, r3
 8003426:	b2db      	uxtb	r3, r3
 8003428:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800342a:	683b      	ldr	r3, [r7, #0]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003432:	2b00      	cmp	r3, #0
 8003434:	d105      	bne.n	8003442 <HAL_ADC_ConfigChannel+0x26a>
 8003436:	683b      	ldr	r3, [r7, #0]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	0e9b      	lsrs	r3, r3, #26
 800343c:	f003 031f 	and.w	r3, r3, #31
 8003440:	e018      	b.n	8003474 <HAL_ADC_ConfigChannel+0x29c>
 8003442:	683b      	ldr	r3, [r7, #0]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800344a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800344e:	fa93 f3a3 	rbit	r3, r3
 8003452:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8003456:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800345a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 800345e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003462:	2b00      	cmp	r3, #0
 8003464:	d101      	bne.n	800346a <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 8003466:	2320      	movs	r3, #32
 8003468:	e004      	b.n	8003474 <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 800346a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800346e:	fab3 f383 	clz	r3, r3
 8003472:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003474:	429a      	cmp	r2, r3
 8003476:	d106      	bne.n	8003486 <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	2200      	movs	r2, #0
 800347e:	2101      	movs	r1, #1
 8003480:	4618      	mov	r0, r3
 8003482:	f7ff fb05 	bl	8002a90 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	2102      	movs	r1, #2
 800348c:	4618      	mov	r0, r3
 800348e:	f7ff fae9 	bl	8002a64 <LL_ADC_GetOffsetChannel>
 8003492:	4603      	mov	r3, r0
 8003494:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003498:	2b00      	cmp	r3, #0
 800349a:	d10a      	bne.n	80034b2 <HAL_ADC_ConfigChannel+0x2da>
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	2102      	movs	r1, #2
 80034a2:	4618      	mov	r0, r3
 80034a4:	f7ff fade 	bl	8002a64 <LL_ADC_GetOffsetChannel>
 80034a8:	4603      	mov	r3, r0
 80034aa:	0e9b      	lsrs	r3, r3, #26
 80034ac:	f003 021f 	and.w	r2, r3, #31
 80034b0:	e01e      	b.n	80034f0 <HAL_ADC_ConfigChannel+0x318>
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	2102      	movs	r1, #2
 80034b8:	4618      	mov	r0, r3
 80034ba:	f7ff fad3 	bl	8002a64 <LL_ADC_GetOffsetChannel>
 80034be:	4603      	mov	r3, r0
 80034c0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034c4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80034c8:	fa93 f3a3 	rbit	r3, r3
 80034cc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 80034d0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80034d4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 80034d8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d101      	bne.n	80034e4 <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 80034e0:	2320      	movs	r3, #32
 80034e2:	e004      	b.n	80034ee <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 80034e4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80034e8:	fab3 f383 	clz	r3, r3
 80034ec:	b2db      	uxtb	r3, r3
 80034ee:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80034f0:	683b      	ldr	r3, [r7, #0]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d105      	bne.n	8003508 <HAL_ADC_ConfigChannel+0x330>
 80034fc:	683b      	ldr	r3, [r7, #0]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	0e9b      	lsrs	r3, r3, #26
 8003502:	f003 031f 	and.w	r3, r3, #31
 8003506:	e014      	b.n	8003532 <HAL_ADC_ConfigChannel+0x35a>
 8003508:	683b      	ldr	r3, [r7, #0]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800350e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003510:	fa93 f3a3 	rbit	r3, r3
 8003514:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8003516:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003518:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 800351c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003520:	2b00      	cmp	r3, #0
 8003522:	d101      	bne.n	8003528 <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 8003524:	2320      	movs	r3, #32
 8003526:	e004      	b.n	8003532 <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 8003528:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800352c:	fab3 f383 	clz	r3, r3
 8003530:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003532:	429a      	cmp	r2, r3
 8003534:	d106      	bne.n	8003544 <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	2200      	movs	r2, #0
 800353c:	2102      	movs	r1, #2
 800353e:	4618      	mov	r0, r3
 8003540:	f7ff faa6 	bl	8002a90 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	2103      	movs	r1, #3
 800354a:	4618      	mov	r0, r3
 800354c:	f7ff fa8a 	bl	8002a64 <LL_ADC_GetOffsetChannel>
 8003550:	4603      	mov	r3, r0
 8003552:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003556:	2b00      	cmp	r3, #0
 8003558:	d10a      	bne.n	8003570 <HAL_ADC_ConfigChannel+0x398>
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	2103      	movs	r1, #3
 8003560:	4618      	mov	r0, r3
 8003562:	f7ff fa7f 	bl	8002a64 <LL_ADC_GetOffsetChannel>
 8003566:	4603      	mov	r3, r0
 8003568:	0e9b      	lsrs	r3, r3, #26
 800356a:	f003 021f 	and.w	r2, r3, #31
 800356e:	e017      	b.n	80035a0 <HAL_ADC_ConfigChannel+0x3c8>
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	2103      	movs	r1, #3
 8003576:	4618      	mov	r0, r3
 8003578:	f7ff fa74 	bl	8002a64 <LL_ADC_GetOffsetChannel>
 800357c:	4603      	mov	r3, r0
 800357e:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003580:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003582:	fa93 f3a3 	rbit	r3, r3
 8003586:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8003588:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800358a:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 800358c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800358e:	2b00      	cmp	r3, #0
 8003590:	d101      	bne.n	8003596 <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 8003592:	2320      	movs	r3, #32
 8003594:	e003      	b.n	800359e <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 8003596:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003598:	fab3 f383 	clz	r3, r3
 800359c:	b2db      	uxtb	r3, r3
 800359e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80035a0:	683b      	ldr	r3, [r7, #0]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d105      	bne.n	80035b8 <HAL_ADC_ConfigChannel+0x3e0>
 80035ac:	683b      	ldr	r3, [r7, #0]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	0e9b      	lsrs	r3, r3, #26
 80035b2:	f003 031f 	and.w	r3, r3, #31
 80035b6:	e011      	b.n	80035dc <HAL_ADC_ConfigChannel+0x404>
 80035b8:	683b      	ldr	r3, [r7, #0]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035be:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80035c0:	fa93 f3a3 	rbit	r3, r3
 80035c4:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 80035c6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80035c8:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 80035ca:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d101      	bne.n	80035d4 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 80035d0:	2320      	movs	r3, #32
 80035d2:	e003      	b.n	80035dc <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 80035d4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80035d6:	fab3 f383 	clz	r3, r3
 80035da:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80035dc:	429a      	cmp	r2, r3
 80035de:	d106      	bne.n	80035ee <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	2200      	movs	r2, #0
 80035e6:	2103      	movs	r1, #3
 80035e8:	4618      	mov	r0, r3
 80035ea:	f7ff fa51 	bl	8002a90 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	4618      	mov	r0, r3
 80035f4:	f7ff fb7a 	bl	8002cec <LL_ADC_IsEnabled>
 80035f8:	4603      	mov	r3, r0
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	f040 8140 	bne.w	8003880 <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	6818      	ldr	r0, [r3, #0]
 8003604:	683b      	ldr	r3, [r7, #0]
 8003606:	6819      	ldr	r1, [r3, #0]
 8003608:	683b      	ldr	r3, [r7, #0]
 800360a:	68db      	ldr	r3, [r3, #12]
 800360c:	461a      	mov	r2, r3
 800360e:	f7ff fac5 	bl	8002b9c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003612:	683b      	ldr	r3, [r7, #0]
 8003614:	68db      	ldr	r3, [r3, #12]
 8003616:	4a8f      	ldr	r2, [pc, #572]	@ (8003854 <HAL_ADC_ConfigChannel+0x67c>)
 8003618:	4293      	cmp	r3, r2
 800361a:	f040 8131 	bne.w	8003880 <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003622:	683b      	ldr	r3, [r7, #0]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800362a:	2b00      	cmp	r3, #0
 800362c:	d10b      	bne.n	8003646 <HAL_ADC_ConfigChannel+0x46e>
 800362e:	683b      	ldr	r3, [r7, #0]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	0e9b      	lsrs	r3, r3, #26
 8003634:	3301      	adds	r3, #1
 8003636:	f003 031f 	and.w	r3, r3, #31
 800363a:	2b09      	cmp	r3, #9
 800363c:	bf94      	ite	ls
 800363e:	2301      	movls	r3, #1
 8003640:	2300      	movhi	r3, #0
 8003642:	b2db      	uxtb	r3, r3
 8003644:	e019      	b.n	800367a <HAL_ADC_ConfigChannel+0x4a2>
 8003646:	683b      	ldr	r3, [r7, #0]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800364c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800364e:	fa93 f3a3 	rbit	r3, r3
 8003652:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8003654:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003656:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8003658:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800365a:	2b00      	cmp	r3, #0
 800365c:	d101      	bne.n	8003662 <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 800365e:	2320      	movs	r3, #32
 8003660:	e003      	b.n	800366a <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 8003662:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003664:	fab3 f383 	clz	r3, r3
 8003668:	b2db      	uxtb	r3, r3
 800366a:	3301      	adds	r3, #1
 800366c:	f003 031f 	and.w	r3, r3, #31
 8003670:	2b09      	cmp	r3, #9
 8003672:	bf94      	ite	ls
 8003674:	2301      	movls	r3, #1
 8003676:	2300      	movhi	r3, #0
 8003678:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800367a:	2b00      	cmp	r3, #0
 800367c:	d079      	beq.n	8003772 <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800367e:	683b      	ldr	r3, [r7, #0]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003686:	2b00      	cmp	r3, #0
 8003688:	d107      	bne.n	800369a <HAL_ADC_ConfigChannel+0x4c2>
 800368a:	683b      	ldr	r3, [r7, #0]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	0e9b      	lsrs	r3, r3, #26
 8003690:	3301      	adds	r3, #1
 8003692:	069b      	lsls	r3, r3, #26
 8003694:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003698:	e015      	b.n	80036c6 <HAL_ADC_ConfigChannel+0x4ee>
 800369a:	683b      	ldr	r3, [r7, #0]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036a0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80036a2:	fa93 f3a3 	rbit	r3, r3
 80036a6:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 80036a8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80036aa:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 80036ac:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d101      	bne.n	80036b6 <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 80036b2:	2320      	movs	r3, #32
 80036b4:	e003      	b.n	80036be <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 80036b6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80036b8:	fab3 f383 	clz	r3, r3
 80036bc:	b2db      	uxtb	r3, r3
 80036be:	3301      	adds	r3, #1
 80036c0:	069b      	lsls	r3, r3, #26
 80036c2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80036c6:	683b      	ldr	r3, [r7, #0]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d109      	bne.n	80036e6 <HAL_ADC_ConfigChannel+0x50e>
 80036d2:	683b      	ldr	r3, [r7, #0]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	0e9b      	lsrs	r3, r3, #26
 80036d8:	3301      	adds	r3, #1
 80036da:	f003 031f 	and.w	r3, r3, #31
 80036de:	2101      	movs	r1, #1
 80036e0:	fa01 f303 	lsl.w	r3, r1, r3
 80036e4:	e017      	b.n	8003716 <HAL_ADC_ConfigChannel+0x53e>
 80036e6:	683b      	ldr	r3, [r7, #0]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036ec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80036ee:	fa93 f3a3 	rbit	r3, r3
 80036f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 80036f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80036f6:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 80036f8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d101      	bne.n	8003702 <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 80036fe:	2320      	movs	r3, #32
 8003700:	e003      	b.n	800370a <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 8003702:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003704:	fab3 f383 	clz	r3, r3
 8003708:	b2db      	uxtb	r3, r3
 800370a:	3301      	adds	r3, #1
 800370c:	f003 031f 	and.w	r3, r3, #31
 8003710:	2101      	movs	r1, #1
 8003712:	fa01 f303 	lsl.w	r3, r1, r3
 8003716:	ea42 0103 	orr.w	r1, r2, r3
 800371a:	683b      	ldr	r3, [r7, #0]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003722:	2b00      	cmp	r3, #0
 8003724:	d10a      	bne.n	800373c <HAL_ADC_ConfigChannel+0x564>
 8003726:	683b      	ldr	r3, [r7, #0]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	0e9b      	lsrs	r3, r3, #26
 800372c:	3301      	adds	r3, #1
 800372e:	f003 021f 	and.w	r2, r3, #31
 8003732:	4613      	mov	r3, r2
 8003734:	005b      	lsls	r3, r3, #1
 8003736:	4413      	add	r3, r2
 8003738:	051b      	lsls	r3, r3, #20
 800373a:	e018      	b.n	800376e <HAL_ADC_ConfigChannel+0x596>
 800373c:	683b      	ldr	r3, [r7, #0]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003742:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003744:	fa93 f3a3 	rbit	r3, r3
 8003748:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 800374a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800374c:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 800374e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003750:	2b00      	cmp	r3, #0
 8003752:	d101      	bne.n	8003758 <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 8003754:	2320      	movs	r3, #32
 8003756:	e003      	b.n	8003760 <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 8003758:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800375a:	fab3 f383 	clz	r3, r3
 800375e:	b2db      	uxtb	r3, r3
 8003760:	3301      	adds	r3, #1
 8003762:	f003 021f 	and.w	r2, r3, #31
 8003766:	4613      	mov	r3, r2
 8003768:	005b      	lsls	r3, r3, #1
 800376a:	4413      	add	r3, r2
 800376c:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800376e:	430b      	orrs	r3, r1
 8003770:	e081      	b.n	8003876 <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003772:	683b      	ldr	r3, [r7, #0]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800377a:	2b00      	cmp	r3, #0
 800377c:	d107      	bne.n	800378e <HAL_ADC_ConfigChannel+0x5b6>
 800377e:	683b      	ldr	r3, [r7, #0]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	0e9b      	lsrs	r3, r3, #26
 8003784:	3301      	adds	r3, #1
 8003786:	069b      	lsls	r3, r3, #26
 8003788:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800378c:	e015      	b.n	80037ba <HAL_ADC_ConfigChannel+0x5e2>
 800378e:	683b      	ldr	r3, [r7, #0]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003794:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003796:	fa93 f3a3 	rbit	r3, r3
 800379a:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 800379c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800379e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 80037a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d101      	bne.n	80037aa <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 80037a6:	2320      	movs	r3, #32
 80037a8:	e003      	b.n	80037b2 <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 80037aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037ac:	fab3 f383 	clz	r3, r3
 80037b0:	b2db      	uxtb	r3, r3
 80037b2:	3301      	adds	r3, #1
 80037b4:	069b      	lsls	r3, r3, #26
 80037b6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80037ba:	683b      	ldr	r3, [r7, #0]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d109      	bne.n	80037da <HAL_ADC_ConfigChannel+0x602>
 80037c6:	683b      	ldr	r3, [r7, #0]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	0e9b      	lsrs	r3, r3, #26
 80037cc:	3301      	adds	r3, #1
 80037ce:	f003 031f 	and.w	r3, r3, #31
 80037d2:	2101      	movs	r1, #1
 80037d4:	fa01 f303 	lsl.w	r3, r1, r3
 80037d8:	e017      	b.n	800380a <HAL_ADC_ConfigChannel+0x632>
 80037da:	683b      	ldr	r3, [r7, #0]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037e0:	69fb      	ldr	r3, [r7, #28]
 80037e2:	fa93 f3a3 	rbit	r3, r3
 80037e6:	61bb      	str	r3, [r7, #24]
  return result;
 80037e8:	69bb      	ldr	r3, [r7, #24]
 80037ea:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 80037ec:	6a3b      	ldr	r3, [r7, #32]
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d101      	bne.n	80037f6 <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 80037f2:	2320      	movs	r3, #32
 80037f4:	e003      	b.n	80037fe <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 80037f6:	6a3b      	ldr	r3, [r7, #32]
 80037f8:	fab3 f383 	clz	r3, r3
 80037fc:	b2db      	uxtb	r3, r3
 80037fe:	3301      	adds	r3, #1
 8003800:	f003 031f 	and.w	r3, r3, #31
 8003804:	2101      	movs	r1, #1
 8003806:	fa01 f303 	lsl.w	r3, r1, r3
 800380a:	ea42 0103 	orr.w	r1, r2, r3
 800380e:	683b      	ldr	r3, [r7, #0]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003816:	2b00      	cmp	r3, #0
 8003818:	d10d      	bne.n	8003836 <HAL_ADC_ConfigChannel+0x65e>
 800381a:	683b      	ldr	r3, [r7, #0]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	0e9b      	lsrs	r3, r3, #26
 8003820:	3301      	adds	r3, #1
 8003822:	f003 021f 	and.w	r2, r3, #31
 8003826:	4613      	mov	r3, r2
 8003828:	005b      	lsls	r3, r3, #1
 800382a:	4413      	add	r3, r2
 800382c:	3b1e      	subs	r3, #30
 800382e:	051b      	lsls	r3, r3, #20
 8003830:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003834:	e01e      	b.n	8003874 <HAL_ADC_ConfigChannel+0x69c>
 8003836:	683b      	ldr	r3, [r7, #0]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800383c:	693b      	ldr	r3, [r7, #16]
 800383e:	fa93 f3a3 	rbit	r3, r3
 8003842:	60fb      	str	r3, [r7, #12]
  return result;
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8003848:	697b      	ldr	r3, [r7, #20]
 800384a:	2b00      	cmp	r3, #0
 800384c:	d104      	bne.n	8003858 <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 800384e:	2320      	movs	r3, #32
 8003850:	e006      	b.n	8003860 <HAL_ADC_ConfigChannel+0x688>
 8003852:	bf00      	nop
 8003854:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003858:	697b      	ldr	r3, [r7, #20]
 800385a:	fab3 f383 	clz	r3, r3
 800385e:	b2db      	uxtb	r3, r3
 8003860:	3301      	adds	r3, #1
 8003862:	f003 021f 	and.w	r2, r3, #31
 8003866:	4613      	mov	r3, r2
 8003868:	005b      	lsls	r3, r3, #1
 800386a:	4413      	add	r3, r2
 800386c:	3b1e      	subs	r3, #30
 800386e:	051b      	lsls	r3, r3, #20
 8003870:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003874:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8003876:	683a      	ldr	r2, [r7, #0]
 8003878:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800387a:	4619      	mov	r1, r3
 800387c:	f7ff f962 	bl	8002b44 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003880:	683b      	ldr	r3, [r7, #0]
 8003882:	681a      	ldr	r2, [r3, #0]
 8003884:	4b44      	ldr	r3, [pc, #272]	@ (8003998 <HAL_ADC_ConfigChannel+0x7c0>)
 8003886:	4013      	ands	r3, r2
 8003888:	2b00      	cmp	r3, #0
 800388a:	d07a      	beq.n	8003982 <HAL_ADC_ConfigChannel+0x7aa>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800388c:	4843      	ldr	r0, [pc, #268]	@ (800399c <HAL_ADC_ConfigChannel+0x7c4>)
 800388e:	f7ff f8b7 	bl	8002a00 <LL_ADC_GetCommonPathInternalCh>
 8003892:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003896:	683b      	ldr	r3, [r7, #0]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	4a41      	ldr	r2, [pc, #260]	@ (80039a0 <HAL_ADC_ConfigChannel+0x7c8>)
 800389c:	4293      	cmp	r3, r2
 800389e:	d12c      	bne.n	80038fa <HAL_ADC_ConfigChannel+0x722>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80038a0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80038a4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d126      	bne.n	80038fa <HAL_ADC_ConfigChannel+0x722>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	4a3c      	ldr	r2, [pc, #240]	@ (80039a4 <HAL_ADC_ConfigChannel+0x7cc>)
 80038b2:	4293      	cmp	r3, r2
 80038b4:	d004      	beq.n	80038c0 <HAL_ADC_ConfigChannel+0x6e8>
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	4a3b      	ldr	r2, [pc, #236]	@ (80039a8 <HAL_ADC_ConfigChannel+0x7d0>)
 80038bc:	4293      	cmp	r3, r2
 80038be:	d15d      	bne.n	800397c <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80038c0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80038c4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80038c8:	4619      	mov	r1, r3
 80038ca:	4834      	ldr	r0, [pc, #208]	@ (800399c <HAL_ADC_ConfigChannel+0x7c4>)
 80038cc:	f7ff f885 	bl	80029da <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80038d0:	4b36      	ldr	r3, [pc, #216]	@ (80039ac <HAL_ADC_ConfigChannel+0x7d4>)
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	099b      	lsrs	r3, r3, #6
 80038d6:	4a36      	ldr	r2, [pc, #216]	@ (80039b0 <HAL_ADC_ConfigChannel+0x7d8>)
 80038d8:	fba2 2303 	umull	r2, r3, r2, r3
 80038dc:	099b      	lsrs	r3, r3, #6
 80038de:	1c5a      	adds	r2, r3, #1
 80038e0:	4613      	mov	r3, r2
 80038e2:	005b      	lsls	r3, r3, #1
 80038e4:	4413      	add	r3, r2
 80038e6:	009b      	lsls	r3, r3, #2
 80038e8:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80038ea:	e002      	b.n	80038f2 <HAL_ADC_ConfigChannel+0x71a>
          {
            wait_loop_index--;
 80038ec:	68bb      	ldr	r3, [r7, #8]
 80038ee:	3b01      	subs	r3, #1
 80038f0:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80038f2:	68bb      	ldr	r3, [r7, #8]
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d1f9      	bne.n	80038ec <HAL_ADC_ConfigChannel+0x714>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80038f8:	e040      	b.n	800397c <HAL_ADC_ConfigChannel+0x7a4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80038fa:	683b      	ldr	r3, [r7, #0]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	4a2d      	ldr	r2, [pc, #180]	@ (80039b4 <HAL_ADC_ConfigChannel+0x7dc>)
 8003900:	4293      	cmp	r3, r2
 8003902:	d118      	bne.n	8003936 <HAL_ADC_ConfigChannel+0x75e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003904:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003908:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800390c:	2b00      	cmp	r3, #0
 800390e:	d112      	bne.n	8003936 <HAL_ADC_ConfigChannel+0x75e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	4a23      	ldr	r2, [pc, #140]	@ (80039a4 <HAL_ADC_ConfigChannel+0x7cc>)
 8003916:	4293      	cmp	r3, r2
 8003918:	d004      	beq.n	8003924 <HAL_ADC_ConfigChannel+0x74c>
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	4a22      	ldr	r2, [pc, #136]	@ (80039a8 <HAL_ADC_ConfigChannel+0x7d0>)
 8003920:	4293      	cmp	r3, r2
 8003922:	d12d      	bne.n	8003980 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003924:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003928:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800392c:	4619      	mov	r1, r3
 800392e:	481b      	ldr	r0, [pc, #108]	@ (800399c <HAL_ADC_ConfigChannel+0x7c4>)
 8003930:	f7ff f853 	bl	80029da <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003934:	e024      	b.n	8003980 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003936:	683b      	ldr	r3, [r7, #0]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	4a1f      	ldr	r2, [pc, #124]	@ (80039b8 <HAL_ADC_ConfigChannel+0x7e0>)
 800393c:	4293      	cmp	r3, r2
 800393e:	d120      	bne.n	8003982 <HAL_ADC_ConfigChannel+0x7aa>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003940:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003944:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003948:	2b00      	cmp	r3, #0
 800394a:	d11a      	bne.n	8003982 <HAL_ADC_ConfigChannel+0x7aa>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	4a14      	ldr	r2, [pc, #80]	@ (80039a4 <HAL_ADC_ConfigChannel+0x7cc>)
 8003952:	4293      	cmp	r3, r2
 8003954:	d115      	bne.n	8003982 <HAL_ADC_ConfigChannel+0x7aa>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003956:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800395a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800395e:	4619      	mov	r1, r3
 8003960:	480e      	ldr	r0, [pc, #56]	@ (800399c <HAL_ADC_ConfigChannel+0x7c4>)
 8003962:	f7ff f83a 	bl	80029da <LL_ADC_SetCommonPathInternalCh>
 8003966:	e00c      	b.n	8003982 <HAL_ADC_ConfigChannel+0x7aa>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800396c:	f043 0220 	orr.w	r2, r3, #32
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8003974:	2301      	movs	r3, #1
 8003976:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 800397a:	e002      	b.n	8003982 <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800397c:	bf00      	nop
 800397e:	e000      	b.n	8003982 <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003980:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	2200      	movs	r2, #0
 8003986:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 800398a:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800398e:	4618      	mov	r0, r3
 8003990:	37d8      	adds	r7, #216	@ 0xd8
 8003992:	46bd      	mov	sp, r7
 8003994:	bd80      	pop	{r7, pc}
 8003996:	bf00      	nop
 8003998:	80080000 	.word	0x80080000
 800399c:	50040300 	.word	0x50040300
 80039a0:	c7520000 	.word	0xc7520000
 80039a4:	50040000 	.word	0x50040000
 80039a8:	50040200 	.word	0x50040200
 80039ac:	20000010 	.word	0x20000010
 80039b0:	053e2d63 	.word	0x053e2d63
 80039b4:	cb840000 	.word	0xcb840000
 80039b8:	80000001 	.word	0x80000001

080039bc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80039bc:	b580      	push	{r7, lr}
 80039be:	b084      	sub	sp, #16
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80039c4:	2300      	movs	r3, #0
 80039c6:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	4618      	mov	r0, r3
 80039ce:	f7ff f98d 	bl	8002cec <LL_ADC_IsEnabled>
 80039d2:	4603      	mov	r3, r0
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d169      	bne.n	8003aac <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	689a      	ldr	r2, [r3, #8]
 80039de:	4b36      	ldr	r3, [pc, #216]	@ (8003ab8 <ADC_Enable+0xfc>)
 80039e0:	4013      	ands	r3, r2
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d00d      	beq.n	8003a02 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039ea:	f043 0210 	orr.w	r2, r3, #16
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039f6:	f043 0201 	orr.w	r2, r3, #1
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 80039fe:	2301      	movs	r3, #1
 8003a00:	e055      	b.n	8003aae <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	4618      	mov	r0, r3
 8003a08:	f7ff f948 	bl	8002c9c <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003a0c:	482b      	ldr	r0, [pc, #172]	@ (8003abc <ADC_Enable+0x100>)
 8003a0e:	f7fe fff7 	bl	8002a00 <LL_ADC_GetCommonPathInternalCh>
 8003a12:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8003a14:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d013      	beq.n	8003a44 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003a1c:	4b28      	ldr	r3, [pc, #160]	@ (8003ac0 <ADC_Enable+0x104>)
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	099b      	lsrs	r3, r3, #6
 8003a22:	4a28      	ldr	r2, [pc, #160]	@ (8003ac4 <ADC_Enable+0x108>)
 8003a24:	fba2 2303 	umull	r2, r3, r2, r3
 8003a28:	099b      	lsrs	r3, r3, #6
 8003a2a:	1c5a      	adds	r2, r3, #1
 8003a2c:	4613      	mov	r3, r2
 8003a2e:	005b      	lsls	r3, r3, #1
 8003a30:	4413      	add	r3, r2
 8003a32:	009b      	lsls	r3, r3, #2
 8003a34:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003a36:	e002      	b.n	8003a3e <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8003a38:	68bb      	ldr	r3, [r7, #8]
 8003a3a:	3b01      	subs	r3, #1
 8003a3c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003a3e:	68bb      	ldr	r3, [r7, #8]
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d1f9      	bne.n	8003a38 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003a44:	f7fe ff86 	bl	8002954 <HAL_GetTick>
 8003a48:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003a4a:	e028      	b.n	8003a9e <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	4618      	mov	r0, r3
 8003a52:	f7ff f94b 	bl	8002cec <LL_ADC_IsEnabled>
 8003a56:	4603      	mov	r3, r0
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d104      	bne.n	8003a66 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	4618      	mov	r0, r3
 8003a62:	f7ff f91b 	bl	8002c9c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003a66:	f7fe ff75 	bl	8002954 <HAL_GetTick>
 8003a6a:	4602      	mov	r2, r0
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	1ad3      	subs	r3, r2, r3
 8003a70:	2b02      	cmp	r3, #2
 8003a72:	d914      	bls.n	8003a9e <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f003 0301 	and.w	r3, r3, #1
 8003a7e:	2b01      	cmp	r3, #1
 8003a80:	d00d      	beq.n	8003a9e <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a86:	f043 0210 	orr.w	r2, r3, #16
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a92:	f043 0201 	orr.w	r2, r3, #1
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8003a9a:	2301      	movs	r3, #1
 8003a9c:	e007      	b.n	8003aae <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	f003 0301 	and.w	r3, r3, #1
 8003aa8:	2b01      	cmp	r3, #1
 8003aaa:	d1cf      	bne.n	8003a4c <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003aac:	2300      	movs	r3, #0
}
 8003aae:	4618      	mov	r0, r3
 8003ab0:	3710      	adds	r7, #16
 8003ab2:	46bd      	mov	sp, r7
 8003ab4:	bd80      	pop	{r7, pc}
 8003ab6:	bf00      	nop
 8003ab8:	8000003f 	.word	0x8000003f
 8003abc:	50040300 	.word	0x50040300
 8003ac0:	20000010 	.word	0x20000010
 8003ac4:	053e2d63 	.word	0x053e2d63

08003ac8 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003ac8:	b580      	push	{r7, lr}
 8003aca:	b084      	sub	sp, #16
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	4618      	mov	r0, r3
 8003ad6:	f7ff f91c 	bl	8002d12 <LL_ADC_IsDisableOngoing>
 8003ada:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	f7ff f903 	bl	8002cec <LL_ADC_IsEnabled>
 8003ae6:	4603      	mov	r3, r0
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d047      	beq.n	8003b7c <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d144      	bne.n	8003b7c <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	689b      	ldr	r3, [r3, #8]
 8003af8:	f003 030d 	and.w	r3, r3, #13
 8003afc:	2b01      	cmp	r3, #1
 8003afe:	d10c      	bne.n	8003b1a <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	4618      	mov	r0, r3
 8003b06:	f7ff f8dd 	bl	8002cc4 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	2203      	movs	r2, #3
 8003b10:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003b12:	f7fe ff1f 	bl	8002954 <HAL_GetTick>
 8003b16:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003b18:	e029      	b.n	8003b6e <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b1e:	f043 0210 	orr.w	r2, r3, #16
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b2a:	f043 0201 	orr.w	r2, r3, #1
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 8003b32:	2301      	movs	r3, #1
 8003b34:	e023      	b.n	8003b7e <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003b36:	f7fe ff0d 	bl	8002954 <HAL_GetTick>
 8003b3a:	4602      	mov	r2, r0
 8003b3c:	68bb      	ldr	r3, [r7, #8]
 8003b3e:	1ad3      	subs	r3, r2, r3
 8003b40:	2b02      	cmp	r3, #2
 8003b42:	d914      	bls.n	8003b6e <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	689b      	ldr	r3, [r3, #8]
 8003b4a:	f003 0301 	and.w	r3, r3, #1
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d00d      	beq.n	8003b6e <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b56:	f043 0210 	orr.w	r2, r3, #16
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b62:	f043 0201 	orr.w	r2, r3, #1
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8003b6a:	2301      	movs	r3, #1
 8003b6c:	e007      	b.n	8003b7e <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	689b      	ldr	r3, [r3, #8]
 8003b74:	f003 0301 	and.w	r3, r3, #1
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d1dc      	bne.n	8003b36 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003b7c:	2300      	movs	r3, #0
}
 8003b7e:	4618      	mov	r0, r3
 8003b80:	3710      	adds	r7, #16
 8003b82:	46bd      	mov	sp, r7
 8003b84:	bd80      	pop	{r7, pc}

08003b86 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003b86:	b580      	push	{r7, lr}
 8003b88:	b084      	sub	sp, #16
 8003b8a:	af00      	add	r7, sp, #0
 8003b8c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b92:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b98:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d14b      	bne.n	8003c38 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ba4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f003 0308 	and.w	r3, r3, #8
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d021      	beq.n	8003bfe <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	4618      	mov	r0, r3
 8003bc0:	f7fe ff81 	bl	8002ac6 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003bc4:	4603      	mov	r3, r0
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d032      	beq.n	8003c30 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	68db      	ldr	r3, [r3, #12]
 8003bd0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d12b      	bne.n	8003c30 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bdc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	655a      	str	r2, [r3, #84]	@ 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003be8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d11f      	bne.n	8003c30 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bf4:	f043 0201 	orr.w	r2, r3, #1
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	655a      	str	r2, [r3, #84]	@ 0x54
 8003bfc:	e018      	b.n	8003c30 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	68db      	ldr	r3, [r3, #12]
 8003c04:	f003 0302 	and.w	r3, r3, #2
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d111      	bne.n	8003c30 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c10:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	655a      	str	r2, [r3, #84]	@ 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c1c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d105      	bne.n	8003c30 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c28:	f043 0201 	orr.w	r2, r3, #1
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003c30:	68f8      	ldr	r0, [r7, #12]
 8003c32:	f7fe f8b7 	bl	8001da4 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003c36:	e00e      	b.n	8003c56 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c3c:	f003 0310 	and.w	r3, r3, #16
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d003      	beq.n	8003c4c <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8003c44:	68f8      	ldr	r0, [r7, #12]
 8003c46:	f7ff fabd 	bl	80031c4 <HAL_ADC_ErrorCallback>
}
 8003c4a:	e004      	b.n	8003c56 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c50:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c52:	6878      	ldr	r0, [r7, #4]
 8003c54:	4798      	blx	r3
}
 8003c56:	bf00      	nop
 8003c58:	3710      	adds	r7, #16
 8003c5a:	46bd      	mov	sp, r7
 8003c5c:	bd80      	pop	{r7, pc}

08003c5e <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8003c5e:	b580      	push	{r7, lr}
 8003c60:	b084      	sub	sp, #16
 8003c62:	af00      	add	r7, sp, #0
 8003c64:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c6a:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003c6c:	68f8      	ldr	r0, [r7, #12]
 8003c6e:	f7fe f879 	bl	8001d64 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003c72:	bf00      	nop
 8003c74:	3710      	adds	r7, #16
 8003c76:	46bd      	mov	sp, r7
 8003c78:	bd80      	pop	{r7, pc}

08003c7a <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8003c7a:	b580      	push	{r7, lr}
 8003c7c:	b084      	sub	sp, #16
 8003c7e:	af00      	add	r7, sp, #0
 8003c80:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c86:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c8c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c98:	f043 0204 	orr.w	r2, r3, #4
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003ca0:	68f8      	ldr	r0, [r7, #12]
 8003ca2:	f7ff fa8f 	bl	80031c4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003ca6:	bf00      	nop
 8003ca8:	3710      	adds	r7, #16
 8003caa:	46bd      	mov	sp, r7
 8003cac:	bd80      	pop	{r7, pc}

08003cae <LL_ADC_StartCalibration>:
{
 8003cae:	b480      	push	{r7}
 8003cb0:	b083      	sub	sp, #12
 8003cb2:	af00      	add	r7, sp, #0
 8003cb4:	6078      	str	r0, [r7, #4]
 8003cb6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	689b      	ldr	r3, [r3, #8]
 8003cbc:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8003cc0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003cc4:	683a      	ldr	r2, [r7, #0]
 8003cc6:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8003cca:	4313      	orrs	r3, r2
 8003ccc:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	609a      	str	r2, [r3, #8]
}
 8003cd4:	bf00      	nop
 8003cd6:	370c      	adds	r7, #12
 8003cd8:	46bd      	mov	sp, r7
 8003cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cde:	4770      	bx	lr

08003ce0 <LL_ADC_IsCalibrationOnGoing>:
{
 8003ce0:	b480      	push	{r7}
 8003ce2:	b083      	sub	sp, #12
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	689b      	ldr	r3, [r3, #8]
 8003cec:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003cf0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003cf4:	d101      	bne.n	8003cfa <LL_ADC_IsCalibrationOnGoing+0x1a>
 8003cf6:	2301      	movs	r3, #1
 8003cf8:	e000      	b.n	8003cfc <LL_ADC_IsCalibrationOnGoing+0x1c>
 8003cfa:	2300      	movs	r3, #0
}
 8003cfc:	4618      	mov	r0, r3
 8003cfe:	370c      	adds	r7, #12
 8003d00:	46bd      	mov	sp, r7
 8003d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d06:	4770      	bx	lr

08003d08 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8003d08:	b580      	push	{r7, lr}
 8003d0a:	b084      	sub	sp, #16
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	6078      	str	r0, [r7, #4]
 8003d10:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8003d12:	2300      	movs	r3, #0
 8003d14:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003d1c:	2b01      	cmp	r3, #1
 8003d1e:	d101      	bne.n	8003d24 <HAL_ADCEx_Calibration_Start+0x1c>
 8003d20:	2302      	movs	r3, #2
 8003d22:	e04d      	b.n	8003dc0 <HAL_ADCEx_Calibration_Start+0xb8>
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	2201      	movs	r2, #1
 8003d28:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8003d2c:	6878      	ldr	r0, [r7, #4]
 8003d2e:	f7ff fecb 	bl	8003ac8 <ADC_Disable>
 8003d32:	4603      	mov	r3, r0
 8003d34:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8003d36:	7bfb      	ldrb	r3, [r7, #15]
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d136      	bne.n	8003daa <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d40:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003d44:	f023 0302 	bic.w	r3, r3, #2
 8003d48:	f043 0202 	orr.w	r2, r3, #2
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	655a      	str	r2, [r3, #84]	@ 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	6839      	ldr	r1, [r7, #0]
 8003d56:	4618      	mov	r0, r3
 8003d58:	f7ff ffa9 	bl	8003cae <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003d5c:	e014      	b.n	8003d88 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8003d5e:	68bb      	ldr	r3, [r7, #8]
 8003d60:	3301      	adds	r3, #1
 8003d62:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003d64:	68bb      	ldr	r3, [r7, #8]
 8003d66:	f5b3 2f91 	cmp.w	r3, #296960	@ 0x48800
 8003d6a:	d30d      	bcc.n	8003d88 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d70:	f023 0312 	bic.w	r3, r3, #18
 8003d74:	f043 0210 	orr.w	r2, r3, #16
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	655a      	str	r2, [r3, #84]	@ 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	2200      	movs	r2, #0
 8003d80:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_ERROR;
 8003d84:	2301      	movs	r3, #1
 8003d86:	e01b      	b.n	8003dc0 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	4618      	mov	r0, r3
 8003d8e:	f7ff ffa7 	bl	8003ce0 <LL_ADC_IsCalibrationOnGoing>
 8003d92:	4603      	mov	r3, r0
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d1e2      	bne.n	8003d5e <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d9c:	f023 0303 	bic.w	r3, r3, #3
 8003da0:	f043 0201 	orr.w	r2, r3, #1
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	655a      	str	r2, [r3, #84]	@ 0x54
 8003da8:	e005      	b.n	8003db6 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003dae:	f043 0210 	orr.w	r2, r3, #16
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	2200      	movs	r2, #0
 8003dba:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8003dbe:	7bfb      	ldrb	r3, [r7, #15]
}
 8003dc0:	4618      	mov	r0, r3
 8003dc2:	3710      	adds	r7, #16
 8003dc4:	46bd      	mov	sp, r7
 8003dc6:	bd80      	pop	{r7, pc}

08003dc8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003dc8:	b480      	push	{r7}
 8003dca:	b085      	sub	sp, #20
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	f003 0307 	and.w	r3, r3, #7
 8003dd6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003dd8:	4b0c      	ldr	r3, [pc, #48]	@ (8003e0c <__NVIC_SetPriorityGrouping+0x44>)
 8003dda:	68db      	ldr	r3, [r3, #12]
 8003ddc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003dde:	68ba      	ldr	r2, [r7, #8]
 8003de0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003de4:	4013      	ands	r3, r2
 8003de6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003dec:	68bb      	ldr	r3, [r7, #8]
 8003dee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003df0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003df4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003df8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003dfa:	4a04      	ldr	r2, [pc, #16]	@ (8003e0c <__NVIC_SetPriorityGrouping+0x44>)
 8003dfc:	68bb      	ldr	r3, [r7, #8]
 8003dfe:	60d3      	str	r3, [r2, #12]
}
 8003e00:	bf00      	nop
 8003e02:	3714      	adds	r7, #20
 8003e04:	46bd      	mov	sp, r7
 8003e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e0a:	4770      	bx	lr
 8003e0c:	e000ed00 	.word	0xe000ed00

08003e10 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003e10:	b480      	push	{r7}
 8003e12:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003e14:	4b04      	ldr	r3, [pc, #16]	@ (8003e28 <__NVIC_GetPriorityGrouping+0x18>)
 8003e16:	68db      	ldr	r3, [r3, #12]
 8003e18:	0a1b      	lsrs	r3, r3, #8
 8003e1a:	f003 0307 	and.w	r3, r3, #7
}
 8003e1e:	4618      	mov	r0, r3
 8003e20:	46bd      	mov	sp, r7
 8003e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e26:	4770      	bx	lr
 8003e28:	e000ed00 	.word	0xe000ed00

08003e2c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003e2c:	b480      	push	{r7}
 8003e2e:	b083      	sub	sp, #12
 8003e30:	af00      	add	r7, sp, #0
 8003e32:	4603      	mov	r3, r0
 8003e34:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	db0b      	blt.n	8003e56 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003e3e:	79fb      	ldrb	r3, [r7, #7]
 8003e40:	f003 021f 	and.w	r2, r3, #31
 8003e44:	4907      	ldr	r1, [pc, #28]	@ (8003e64 <__NVIC_EnableIRQ+0x38>)
 8003e46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e4a:	095b      	lsrs	r3, r3, #5
 8003e4c:	2001      	movs	r0, #1
 8003e4e:	fa00 f202 	lsl.w	r2, r0, r2
 8003e52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003e56:	bf00      	nop
 8003e58:	370c      	adds	r7, #12
 8003e5a:	46bd      	mov	sp, r7
 8003e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e60:	4770      	bx	lr
 8003e62:	bf00      	nop
 8003e64:	e000e100 	.word	0xe000e100

08003e68 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003e68:	b480      	push	{r7}
 8003e6a:	b083      	sub	sp, #12
 8003e6c:	af00      	add	r7, sp, #0
 8003e6e:	4603      	mov	r3, r0
 8003e70:	6039      	str	r1, [r7, #0]
 8003e72:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	db0a      	blt.n	8003e92 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e7c:	683b      	ldr	r3, [r7, #0]
 8003e7e:	b2da      	uxtb	r2, r3
 8003e80:	490c      	ldr	r1, [pc, #48]	@ (8003eb4 <__NVIC_SetPriority+0x4c>)
 8003e82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e86:	0112      	lsls	r2, r2, #4
 8003e88:	b2d2      	uxtb	r2, r2
 8003e8a:	440b      	add	r3, r1
 8003e8c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003e90:	e00a      	b.n	8003ea8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e92:	683b      	ldr	r3, [r7, #0]
 8003e94:	b2da      	uxtb	r2, r3
 8003e96:	4908      	ldr	r1, [pc, #32]	@ (8003eb8 <__NVIC_SetPriority+0x50>)
 8003e98:	79fb      	ldrb	r3, [r7, #7]
 8003e9a:	f003 030f 	and.w	r3, r3, #15
 8003e9e:	3b04      	subs	r3, #4
 8003ea0:	0112      	lsls	r2, r2, #4
 8003ea2:	b2d2      	uxtb	r2, r2
 8003ea4:	440b      	add	r3, r1
 8003ea6:	761a      	strb	r2, [r3, #24]
}
 8003ea8:	bf00      	nop
 8003eaa:	370c      	adds	r7, #12
 8003eac:	46bd      	mov	sp, r7
 8003eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb2:	4770      	bx	lr
 8003eb4:	e000e100 	.word	0xe000e100
 8003eb8:	e000ed00 	.word	0xe000ed00

08003ebc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003ebc:	b480      	push	{r7}
 8003ebe:	b089      	sub	sp, #36	@ 0x24
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	60f8      	str	r0, [r7, #12]
 8003ec4:	60b9      	str	r1, [r7, #8]
 8003ec6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	f003 0307 	and.w	r3, r3, #7
 8003ece:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003ed0:	69fb      	ldr	r3, [r7, #28]
 8003ed2:	f1c3 0307 	rsb	r3, r3, #7
 8003ed6:	2b04      	cmp	r3, #4
 8003ed8:	bf28      	it	cs
 8003eda:	2304      	movcs	r3, #4
 8003edc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003ede:	69fb      	ldr	r3, [r7, #28]
 8003ee0:	3304      	adds	r3, #4
 8003ee2:	2b06      	cmp	r3, #6
 8003ee4:	d902      	bls.n	8003eec <NVIC_EncodePriority+0x30>
 8003ee6:	69fb      	ldr	r3, [r7, #28]
 8003ee8:	3b03      	subs	r3, #3
 8003eea:	e000      	b.n	8003eee <NVIC_EncodePriority+0x32>
 8003eec:	2300      	movs	r3, #0
 8003eee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ef0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003ef4:	69bb      	ldr	r3, [r7, #24]
 8003ef6:	fa02 f303 	lsl.w	r3, r2, r3
 8003efa:	43da      	mvns	r2, r3
 8003efc:	68bb      	ldr	r3, [r7, #8]
 8003efe:	401a      	ands	r2, r3
 8003f00:	697b      	ldr	r3, [r7, #20]
 8003f02:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003f04:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003f08:	697b      	ldr	r3, [r7, #20]
 8003f0a:	fa01 f303 	lsl.w	r3, r1, r3
 8003f0e:	43d9      	mvns	r1, r3
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f14:	4313      	orrs	r3, r2
         );
}
 8003f16:	4618      	mov	r0, r3
 8003f18:	3724      	adds	r7, #36	@ 0x24
 8003f1a:	46bd      	mov	sp, r7
 8003f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f20:	4770      	bx	lr
	...

08003f24 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003f24:	b580      	push	{r7, lr}
 8003f26:	b082      	sub	sp, #8
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	3b01      	subs	r3, #1
 8003f30:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003f34:	d301      	bcc.n	8003f3a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003f36:	2301      	movs	r3, #1
 8003f38:	e00f      	b.n	8003f5a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003f3a:	4a0a      	ldr	r2, [pc, #40]	@ (8003f64 <SysTick_Config+0x40>)
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	3b01      	subs	r3, #1
 8003f40:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003f42:	210f      	movs	r1, #15
 8003f44:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003f48:	f7ff ff8e 	bl	8003e68 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003f4c:	4b05      	ldr	r3, [pc, #20]	@ (8003f64 <SysTick_Config+0x40>)
 8003f4e:	2200      	movs	r2, #0
 8003f50:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003f52:	4b04      	ldr	r3, [pc, #16]	@ (8003f64 <SysTick_Config+0x40>)
 8003f54:	2207      	movs	r2, #7
 8003f56:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003f58:	2300      	movs	r3, #0
}
 8003f5a:	4618      	mov	r0, r3
 8003f5c:	3708      	adds	r7, #8
 8003f5e:	46bd      	mov	sp, r7
 8003f60:	bd80      	pop	{r7, pc}
 8003f62:	bf00      	nop
 8003f64:	e000e010 	.word	0xe000e010

08003f68 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f68:	b580      	push	{r7, lr}
 8003f6a:	b082      	sub	sp, #8
 8003f6c:	af00      	add	r7, sp, #0
 8003f6e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003f70:	6878      	ldr	r0, [r7, #4]
 8003f72:	f7ff ff29 	bl	8003dc8 <__NVIC_SetPriorityGrouping>
}
 8003f76:	bf00      	nop
 8003f78:	3708      	adds	r7, #8
 8003f7a:	46bd      	mov	sp, r7
 8003f7c:	bd80      	pop	{r7, pc}

08003f7e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003f7e:	b580      	push	{r7, lr}
 8003f80:	b086      	sub	sp, #24
 8003f82:	af00      	add	r7, sp, #0
 8003f84:	4603      	mov	r3, r0
 8003f86:	60b9      	str	r1, [r7, #8]
 8003f88:	607a      	str	r2, [r7, #4]
 8003f8a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003f8c:	2300      	movs	r3, #0
 8003f8e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003f90:	f7ff ff3e 	bl	8003e10 <__NVIC_GetPriorityGrouping>
 8003f94:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003f96:	687a      	ldr	r2, [r7, #4]
 8003f98:	68b9      	ldr	r1, [r7, #8]
 8003f9a:	6978      	ldr	r0, [r7, #20]
 8003f9c:	f7ff ff8e 	bl	8003ebc <NVIC_EncodePriority>
 8003fa0:	4602      	mov	r2, r0
 8003fa2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003fa6:	4611      	mov	r1, r2
 8003fa8:	4618      	mov	r0, r3
 8003faa:	f7ff ff5d 	bl	8003e68 <__NVIC_SetPriority>
}
 8003fae:	bf00      	nop
 8003fb0:	3718      	adds	r7, #24
 8003fb2:	46bd      	mov	sp, r7
 8003fb4:	bd80      	pop	{r7, pc}

08003fb6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003fb6:	b580      	push	{r7, lr}
 8003fb8:	b082      	sub	sp, #8
 8003fba:	af00      	add	r7, sp, #0
 8003fbc:	4603      	mov	r3, r0
 8003fbe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003fc0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fc4:	4618      	mov	r0, r3
 8003fc6:	f7ff ff31 	bl	8003e2c <__NVIC_EnableIRQ>
}
 8003fca:	bf00      	nop
 8003fcc:	3708      	adds	r7, #8
 8003fce:	46bd      	mov	sp, r7
 8003fd0:	bd80      	pop	{r7, pc}

08003fd2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003fd2:	b580      	push	{r7, lr}
 8003fd4:	b082      	sub	sp, #8
 8003fd6:	af00      	add	r7, sp, #0
 8003fd8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003fda:	6878      	ldr	r0, [r7, #4]
 8003fdc:	f7ff ffa2 	bl	8003f24 <SysTick_Config>
 8003fe0:	4603      	mov	r3, r0
}
 8003fe2:	4618      	mov	r0, r3
 8003fe4:	3708      	adds	r7, #8
 8003fe6:	46bd      	mov	sp, r7
 8003fe8:	bd80      	pop	{r7, pc}
	...

08003fec <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003fec:	b480      	push	{r7}
 8003fee:	b085      	sub	sp, #20
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d101      	bne.n	8003ffe <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003ffa:	2301      	movs	r3, #1
 8003ffc:	e098      	b.n	8004130 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	461a      	mov	r2, r3
 8004004:	4b4d      	ldr	r3, [pc, #308]	@ (800413c <HAL_DMA_Init+0x150>)
 8004006:	429a      	cmp	r2, r3
 8004008:	d80f      	bhi.n	800402a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	461a      	mov	r2, r3
 8004010:	4b4b      	ldr	r3, [pc, #300]	@ (8004140 <HAL_DMA_Init+0x154>)
 8004012:	4413      	add	r3, r2
 8004014:	4a4b      	ldr	r2, [pc, #300]	@ (8004144 <HAL_DMA_Init+0x158>)
 8004016:	fba2 2303 	umull	r2, r3, r2, r3
 800401a:	091b      	lsrs	r3, r3, #4
 800401c:	009a      	lsls	r2, r3, #2
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	4a48      	ldr	r2, [pc, #288]	@ (8004148 <HAL_DMA_Init+0x15c>)
 8004026:	641a      	str	r2, [r3, #64]	@ 0x40
 8004028:	e00e      	b.n	8004048 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	461a      	mov	r2, r3
 8004030:	4b46      	ldr	r3, [pc, #280]	@ (800414c <HAL_DMA_Init+0x160>)
 8004032:	4413      	add	r3, r2
 8004034:	4a43      	ldr	r2, [pc, #268]	@ (8004144 <HAL_DMA_Init+0x158>)
 8004036:	fba2 2303 	umull	r2, r3, r2, r3
 800403a:	091b      	lsrs	r3, r3, #4
 800403c:	009a      	lsls	r2, r3, #2
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	4a42      	ldr	r2, [pc, #264]	@ (8004150 <HAL_DMA_Init+0x164>)
 8004046:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	2202      	movs	r2, #2
 800404c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800405e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004062:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800406c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	691b      	ldr	r3, [r3, #16]
 8004072:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004078:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	699b      	ldr	r3, [r3, #24]
 800407e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004084:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	6a1b      	ldr	r3, [r3, #32]
 800408a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800408c:	68fa      	ldr	r2, [r7, #12]
 800408e:	4313      	orrs	r3, r2
 8004090:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	68fa      	ldr	r2, [r7, #12]
 8004098:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	689b      	ldr	r3, [r3, #8]
 800409e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80040a2:	d039      	beq.n	8004118 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040a8:	4a27      	ldr	r2, [pc, #156]	@ (8004148 <HAL_DMA_Init+0x15c>)
 80040aa:	4293      	cmp	r3, r2
 80040ac:	d11a      	bne.n	80040e4 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80040ae:	4b29      	ldr	r3, [pc, #164]	@ (8004154 <HAL_DMA_Init+0x168>)
 80040b0:	681a      	ldr	r2, [r3, #0]
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040b6:	f003 031c 	and.w	r3, r3, #28
 80040ba:	210f      	movs	r1, #15
 80040bc:	fa01 f303 	lsl.w	r3, r1, r3
 80040c0:	43db      	mvns	r3, r3
 80040c2:	4924      	ldr	r1, [pc, #144]	@ (8004154 <HAL_DMA_Init+0x168>)
 80040c4:	4013      	ands	r3, r2
 80040c6:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80040c8:	4b22      	ldr	r3, [pc, #136]	@ (8004154 <HAL_DMA_Init+0x168>)
 80040ca:	681a      	ldr	r2, [r3, #0]
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	6859      	ldr	r1, [r3, #4]
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040d4:	f003 031c 	and.w	r3, r3, #28
 80040d8:	fa01 f303 	lsl.w	r3, r1, r3
 80040dc:	491d      	ldr	r1, [pc, #116]	@ (8004154 <HAL_DMA_Init+0x168>)
 80040de:	4313      	orrs	r3, r2
 80040e0:	600b      	str	r3, [r1, #0]
 80040e2:	e019      	b.n	8004118 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80040e4:	4b1c      	ldr	r3, [pc, #112]	@ (8004158 <HAL_DMA_Init+0x16c>)
 80040e6:	681a      	ldr	r2, [r3, #0]
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040ec:	f003 031c 	and.w	r3, r3, #28
 80040f0:	210f      	movs	r1, #15
 80040f2:	fa01 f303 	lsl.w	r3, r1, r3
 80040f6:	43db      	mvns	r3, r3
 80040f8:	4917      	ldr	r1, [pc, #92]	@ (8004158 <HAL_DMA_Init+0x16c>)
 80040fa:	4013      	ands	r3, r2
 80040fc:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80040fe:	4b16      	ldr	r3, [pc, #88]	@ (8004158 <HAL_DMA_Init+0x16c>)
 8004100:	681a      	ldr	r2, [r3, #0]
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	6859      	ldr	r1, [r3, #4]
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800410a:	f003 031c 	and.w	r3, r3, #28
 800410e:	fa01 f303 	lsl.w	r3, r1, r3
 8004112:	4911      	ldr	r1, [pc, #68]	@ (8004158 <HAL_DMA_Init+0x16c>)
 8004114:	4313      	orrs	r3, r2
 8004116:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	2200      	movs	r2, #0
 800411c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	2201      	movs	r2, #1
 8004122:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	2200      	movs	r2, #0
 800412a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800412e:	2300      	movs	r3, #0
}
 8004130:	4618      	mov	r0, r3
 8004132:	3714      	adds	r7, #20
 8004134:	46bd      	mov	sp, r7
 8004136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800413a:	4770      	bx	lr
 800413c:	40020407 	.word	0x40020407
 8004140:	bffdfff8 	.word	0xbffdfff8
 8004144:	cccccccd 	.word	0xcccccccd
 8004148:	40020000 	.word	0x40020000
 800414c:	bffdfbf8 	.word	0xbffdfbf8
 8004150:	40020400 	.word	0x40020400
 8004154:	400200a8 	.word	0x400200a8
 8004158:	400204a8 	.word	0x400204a8

0800415c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800415c:	b580      	push	{r7, lr}
 800415e:	b086      	sub	sp, #24
 8004160:	af00      	add	r7, sp, #0
 8004162:	60f8      	str	r0, [r7, #12]
 8004164:	60b9      	str	r1, [r7, #8]
 8004166:	607a      	str	r2, [r7, #4]
 8004168:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800416a:	2300      	movs	r3, #0
 800416c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004174:	2b01      	cmp	r3, #1
 8004176:	d101      	bne.n	800417c <HAL_DMA_Start_IT+0x20>
 8004178:	2302      	movs	r3, #2
 800417a:	e04b      	b.n	8004214 <HAL_DMA_Start_IT+0xb8>
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	2201      	movs	r2, #1
 8004180:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800418a:	b2db      	uxtb	r3, r3
 800418c:	2b01      	cmp	r3, #1
 800418e:	d13a      	bne.n	8004206 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	2202      	movs	r2, #2
 8004194:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	2200      	movs	r2, #0
 800419c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	681a      	ldr	r2, [r3, #0]
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f022 0201 	bic.w	r2, r2, #1
 80041ac:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80041ae:	683b      	ldr	r3, [r7, #0]
 80041b0:	687a      	ldr	r2, [r7, #4]
 80041b2:	68b9      	ldr	r1, [r7, #8]
 80041b4:	68f8      	ldr	r0, [r7, #12]
 80041b6:	f000 f8e0 	bl	800437a <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d008      	beq.n	80041d4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	681a      	ldr	r2, [r3, #0]
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	f042 020e 	orr.w	r2, r2, #14
 80041d0:	601a      	str	r2, [r3, #0]
 80041d2:	e00f      	b.n	80041f4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	681a      	ldr	r2, [r3, #0]
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	f022 0204 	bic.w	r2, r2, #4
 80041e2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	681a      	ldr	r2, [r3, #0]
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f042 020a 	orr.w	r2, r2, #10
 80041f2:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	681a      	ldr	r2, [r3, #0]
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f042 0201 	orr.w	r2, r2, #1
 8004202:	601a      	str	r2, [r3, #0]
 8004204:	e005      	b.n	8004212 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	2200      	movs	r2, #0
 800420a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800420e:	2302      	movs	r3, #2
 8004210:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8004212:	7dfb      	ldrb	r3, [r7, #23]
}
 8004214:	4618      	mov	r0, r3
 8004216:	3718      	adds	r7, #24
 8004218:	46bd      	mov	sp, r7
 800421a:	bd80      	pop	{r7, pc}

0800421c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800421c:	b580      	push	{r7, lr}
 800421e:	b084      	sub	sp, #16
 8004220:	af00      	add	r7, sp, #0
 8004222:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004238:	f003 031c 	and.w	r3, r3, #28
 800423c:	2204      	movs	r2, #4
 800423e:	409a      	lsls	r2, r3
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	4013      	ands	r3, r2
 8004244:	2b00      	cmp	r3, #0
 8004246:	d026      	beq.n	8004296 <HAL_DMA_IRQHandler+0x7a>
 8004248:	68bb      	ldr	r3, [r7, #8]
 800424a:	f003 0304 	and.w	r3, r3, #4
 800424e:	2b00      	cmp	r3, #0
 8004250:	d021      	beq.n	8004296 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f003 0320 	and.w	r3, r3, #32
 800425c:	2b00      	cmp	r3, #0
 800425e:	d107      	bne.n	8004270 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	681a      	ldr	r2, [r3, #0]
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f022 0204 	bic.w	r2, r2, #4
 800426e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004274:	f003 021c 	and.w	r2, r3, #28
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800427c:	2104      	movs	r1, #4
 800427e:	fa01 f202 	lsl.w	r2, r1, r2
 8004282:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004288:	2b00      	cmp	r3, #0
 800428a:	d071      	beq.n	8004370 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004290:	6878      	ldr	r0, [r7, #4]
 8004292:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8004294:	e06c      	b.n	8004370 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800429a:	f003 031c 	and.w	r3, r3, #28
 800429e:	2202      	movs	r2, #2
 80042a0:	409a      	lsls	r2, r3
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	4013      	ands	r3, r2
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d02e      	beq.n	8004308 <HAL_DMA_IRQHandler+0xec>
 80042aa:	68bb      	ldr	r3, [r7, #8]
 80042ac:	f003 0302 	and.w	r3, r3, #2
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d029      	beq.n	8004308 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f003 0320 	and.w	r3, r3, #32
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d10b      	bne.n	80042da <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	681a      	ldr	r2, [r3, #0]
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	f022 020a 	bic.w	r2, r2, #10
 80042d0:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	2201      	movs	r2, #1
 80042d6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042de:	f003 021c 	and.w	r2, r3, #28
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042e6:	2102      	movs	r1, #2
 80042e8:	fa01 f202 	lsl.w	r2, r1, r2
 80042ec:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	2200      	movs	r2, #0
 80042f2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d038      	beq.n	8004370 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004302:	6878      	ldr	r0, [r7, #4]
 8004304:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8004306:	e033      	b.n	8004370 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800430c:	f003 031c 	and.w	r3, r3, #28
 8004310:	2208      	movs	r2, #8
 8004312:	409a      	lsls	r2, r3
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	4013      	ands	r3, r2
 8004318:	2b00      	cmp	r3, #0
 800431a:	d02a      	beq.n	8004372 <HAL_DMA_IRQHandler+0x156>
 800431c:	68bb      	ldr	r3, [r7, #8]
 800431e:	f003 0308 	and.w	r3, r3, #8
 8004322:	2b00      	cmp	r3, #0
 8004324:	d025      	beq.n	8004372 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	681a      	ldr	r2, [r3, #0]
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	f022 020e 	bic.w	r2, r2, #14
 8004334:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800433a:	f003 021c 	and.w	r2, r3, #28
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004342:	2101      	movs	r1, #1
 8004344:	fa01 f202 	lsl.w	r2, r1, r2
 8004348:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	2201      	movs	r2, #1
 800434e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	2201      	movs	r2, #1
 8004354:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	2200      	movs	r2, #0
 800435c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004364:	2b00      	cmp	r3, #0
 8004366:	d004      	beq.n	8004372 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800436c:	6878      	ldr	r0, [r7, #4]
 800436e:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004370:	bf00      	nop
 8004372:	bf00      	nop
}
 8004374:	3710      	adds	r7, #16
 8004376:	46bd      	mov	sp, r7
 8004378:	bd80      	pop	{r7, pc}

0800437a <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800437a:	b480      	push	{r7}
 800437c:	b085      	sub	sp, #20
 800437e:	af00      	add	r7, sp, #0
 8004380:	60f8      	str	r0, [r7, #12]
 8004382:	60b9      	str	r1, [r7, #8]
 8004384:	607a      	str	r2, [r7, #4]
 8004386:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800438c:	f003 021c 	and.w	r2, r3, #28
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004394:	2101      	movs	r1, #1
 8004396:	fa01 f202 	lsl.w	r2, r1, r2
 800439a:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	683a      	ldr	r2, [r7, #0]
 80043a2:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	689b      	ldr	r3, [r3, #8]
 80043a8:	2b10      	cmp	r3, #16
 80043aa:	d108      	bne.n	80043be <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	687a      	ldr	r2, [r7, #4]
 80043b2:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	68ba      	ldr	r2, [r7, #8]
 80043ba:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80043bc:	e007      	b.n	80043ce <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	68ba      	ldr	r2, [r7, #8]
 80043c4:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	687a      	ldr	r2, [r7, #4]
 80043cc:	60da      	str	r2, [r3, #12]
}
 80043ce:	bf00      	nop
 80043d0:	3714      	adds	r7, #20
 80043d2:	46bd      	mov	sp, r7
 80043d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d8:	4770      	bx	lr
	...

080043dc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80043dc:	b480      	push	{r7}
 80043de:	b087      	sub	sp, #28
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	6078      	str	r0, [r7, #4]
 80043e4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80043e6:	2300      	movs	r3, #0
 80043e8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80043ea:	e17f      	b.n	80046ec <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80043ec:	683b      	ldr	r3, [r7, #0]
 80043ee:	681a      	ldr	r2, [r3, #0]
 80043f0:	2101      	movs	r1, #1
 80043f2:	697b      	ldr	r3, [r7, #20]
 80043f4:	fa01 f303 	lsl.w	r3, r1, r3
 80043f8:	4013      	ands	r3, r2
 80043fa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	2b00      	cmp	r3, #0
 8004400:	f000 8171 	beq.w	80046e6 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004404:	683b      	ldr	r3, [r7, #0]
 8004406:	685b      	ldr	r3, [r3, #4]
 8004408:	f003 0303 	and.w	r3, r3, #3
 800440c:	2b01      	cmp	r3, #1
 800440e:	d005      	beq.n	800441c <HAL_GPIO_Init+0x40>
 8004410:	683b      	ldr	r3, [r7, #0]
 8004412:	685b      	ldr	r3, [r3, #4]
 8004414:	f003 0303 	and.w	r3, r3, #3
 8004418:	2b02      	cmp	r3, #2
 800441a:	d130      	bne.n	800447e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	689b      	ldr	r3, [r3, #8]
 8004420:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004422:	697b      	ldr	r3, [r7, #20]
 8004424:	005b      	lsls	r3, r3, #1
 8004426:	2203      	movs	r2, #3
 8004428:	fa02 f303 	lsl.w	r3, r2, r3
 800442c:	43db      	mvns	r3, r3
 800442e:	693a      	ldr	r2, [r7, #16]
 8004430:	4013      	ands	r3, r2
 8004432:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004434:	683b      	ldr	r3, [r7, #0]
 8004436:	68da      	ldr	r2, [r3, #12]
 8004438:	697b      	ldr	r3, [r7, #20]
 800443a:	005b      	lsls	r3, r3, #1
 800443c:	fa02 f303 	lsl.w	r3, r2, r3
 8004440:	693a      	ldr	r2, [r7, #16]
 8004442:	4313      	orrs	r3, r2
 8004444:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	693a      	ldr	r2, [r7, #16]
 800444a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	685b      	ldr	r3, [r3, #4]
 8004450:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004452:	2201      	movs	r2, #1
 8004454:	697b      	ldr	r3, [r7, #20]
 8004456:	fa02 f303 	lsl.w	r3, r2, r3
 800445a:	43db      	mvns	r3, r3
 800445c:	693a      	ldr	r2, [r7, #16]
 800445e:	4013      	ands	r3, r2
 8004460:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004462:	683b      	ldr	r3, [r7, #0]
 8004464:	685b      	ldr	r3, [r3, #4]
 8004466:	091b      	lsrs	r3, r3, #4
 8004468:	f003 0201 	and.w	r2, r3, #1
 800446c:	697b      	ldr	r3, [r7, #20]
 800446e:	fa02 f303 	lsl.w	r3, r2, r3
 8004472:	693a      	ldr	r2, [r7, #16]
 8004474:	4313      	orrs	r3, r2
 8004476:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	693a      	ldr	r2, [r7, #16]
 800447c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800447e:	683b      	ldr	r3, [r7, #0]
 8004480:	685b      	ldr	r3, [r3, #4]
 8004482:	f003 0303 	and.w	r3, r3, #3
 8004486:	2b03      	cmp	r3, #3
 8004488:	d118      	bne.n	80044bc <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800448e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8004490:	2201      	movs	r2, #1
 8004492:	697b      	ldr	r3, [r7, #20]
 8004494:	fa02 f303 	lsl.w	r3, r2, r3
 8004498:	43db      	mvns	r3, r3
 800449a:	693a      	ldr	r2, [r7, #16]
 800449c:	4013      	ands	r3, r2
 800449e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80044a0:	683b      	ldr	r3, [r7, #0]
 80044a2:	685b      	ldr	r3, [r3, #4]
 80044a4:	08db      	lsrs	r3, r3, #3
 80044a6:	f003 0201 	and.w	r2, r3, #1
 80044aa:	697b      	ldr	r3, [r7, #20]
 80044ac:	fa02 f303 	lsl.w	r3, r2, r3
 80044b0:	693a      	ldr	r2, [r7, #16]
 80044b2:	4313      	orrs	r3, r2
 80044b4:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	693a      	ldr	r2, [r7, #16]
 80044ba:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80044bc:	683b      	ldr	r3, [r7, #0]
 80044be:	685b      	ldr	r3, [r3, #4]
 80044c0:	f003 0303 	and.w	r3, r3, #3
 80044c4:	2b03      	cmp	r3, #3
 80044c6:	d017      	beq.n	80044f8 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	68db      	ldr	r3, [r3, #12]
 80044cc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80044ce:	697b      	ldr	r3, [r7, #20]
 80044d0:	005b      	lsls	r3, r3, #1
 80044d2:	2203      	movs	r2, #3
 80044d4:	fa02 f303 	lsl.w	r3, r2, r3
 80044d8:	43db      	mvns	r3, r3
 80044da:	693a      	ldr	r2, [r7, #16]
 80044dc:	4013      	ands	r3, r2
 80044de:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80044e0:	683b      	ldr	r3, [r7, #0]
 80044e2:	689a      	ldr	r2, [r3, #8]
 80044e4:	697b      	ldr	r3, [r7, #20]
 80044e6:	005b      	lsls	r3, r3, #1
 80044e8:	fa02 f303 	lsl.w	r3, r2, r3
 80044ec:	693a      	ldr	r2, [r7, #16]
 80044ee:	4313      	orrs	r3, r2
 80044f0:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	693a      	ldr	r2, [r7, #16]
 80044f6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80044f8:	683b      	ldr	r3, [r7, #0]
 80044fa:	685b      	ldr	r3, [r3, #4]
 80044fc:	f003 0303 	and.w	r3, r3, #3
 8004500:	2b02      	cmp	r3, #2
 8004502:	d123      	bne.n	800454c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004504:	697b      	ldr	r3, [r7, #20]
 8004506:	08da      	lsrs	r2, r3, #3
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	3208      	adds	r2, #8
 800450c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004510:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004512:	697b      	ldr	r3, [r7, #20]
 8004514:	f003 0307 	and.w	r3, r3, #7
 8004518:	009b      	lsls	r3, r3, #2
 800451a:	220f      	movs	r2, #15
 800451c:	fa02 f303 	lsl.w	r3, r2, r3
 8004520:	43db      	mvns	r3, r3
 8004522:	693a      	ldr	r2, [r7, #16]
 8004524:	4013      	ands	r3, r2
 8004526:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004528:	683b      	ldr	r3, [r7, #0]
 800452a:	691a      	ldr	r2, [r3, #16]
 800452c:	697b      	ldr	r3, [r7, #20]
 800452e:	f003 0307 	and.w	r3, r3, #7
 8004532:	009b      	lsls	r3, r3, #2
 8004534:	fa02 f303 	lsl.w	r3, r2, r3
 8004538:	693a      	ldr	r2, [r7, #16]
 800453a:	4313      	orrs	r3, r2
 800453c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800453e:	697b      	ldr	r3, [r7, #20]
 8004540:	08da      	lsrs	r2, r3, #3
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	3208      	adds	r2, #8
 8004546:	6939      	ldr	r1, [r7, #16]
 8004548:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004552:	697b      	ldr	r3, [r7, #20]
 8004554:	005b      	lsls	r3, r3, #1
 8004556:	2203      	movs	r2, #3
 8004558:	fa02 f303 	lsl.w	r3, r2, r3
 800455c:	43db      	mvns	r3, r3
 800455e:	693a      	ldr	r2, [r7, #16]
 8004560:	4013      	ands	r3, r2
 8004562:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004564:	683b      	ldr	r3, [r7, #0]
 8004566:	685b      	ldr	r3, [r3, #4]
 8004568:	f003 0203 	and.w	r2, r3, #3
 800456c:	697b      	ldr	r3, [r7, #20]
 800456e:	005b      	lsls	r3, r3, #1
 8004570:	fa02 f303 	lsl.w	r3, r2, r3
 8004574:	693a      	ldr	r2, [r7, #16]
 8004576:	4313      	orrs	r3, r2
 8004578:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	693a      	ldr	r2, [r7, #16]
 800457e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004580:	683b      	ldr	r3, [r7, #0]
 8004582:	685b      	ldr	r3, [r3, #4]
 8004584:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004588:	2b00      	cmp	r3, #0
 800458a:	f000 80ac 	beq.w	80046e6 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800458e:	4b5f      	ldr	r3, [pc, #380]	@ (800470c <HAL_GPIO_Init+0x330>)
 8004590:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004592:	4a5e      	ldr	r2, [pc, #376]	@ (800470c <HAL_GPIO_Init+0x330>)
 8004594:	f043 0301 	orr.w	r3, r3, #1
 8004598:	6613      	str	r3, [r2, #96]	@ 0x60
 800459a:	4b5c      	ldr	r3, [pc, #368]	@ (800470c <HAL_GPIO_Init+0x330>)
 800459c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800459e:	f003 0301 	and.w	r3, r3, #1
 80045a2:	60bb      	str	r3, [r7, #8]
 80045a4:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80045a6:	4a5a      	ldr	r2, [pc, #360]	@ (8004710 <HAL_GPIO_Init+0x334>)
 80045a8:	697b      	ldr	r3, [r7, #20]
 80045aa:	089b      	lsrs	r3, r3, #2
 80045ac:	3302      	adds	r3, #2
 80045ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80045b2:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80045b4:	697b      	ldr	r3, [r7, #20]
 80045b6:	f003 0303 	and.w	r3, r3, #3
 80045ba:	009b      	lsls	r3, r3, #2
 80045bc:	220f      	movs	r2, #15
 80045be:	fa02 f303 	lsl.w	r3, r2, r3
 80045c2:	43db      	mvns	r3, r3
 80045c4:	693a      	ldr	r2, [r7, #16]
 80045c6:	4013      	ands	r3, r2
 80045c8:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80045d0:	d025      	beq.n	800461e <HAL_GPIO_Init+0x242>
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	4a4f      	ldr	r2, [pc, #316]	@ (8004714 <HAL_GPIO_Init+0x338>)
 80045d6:	4293      	cmp	r3, r2
 80045d8:	d01f      	beq.n	800461a <HAL_GPIO_Init+0x23e>
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	4a4e      	ldr	r2, [pc, #312]	@ (8004718 <HAL_GPIO_Init+0x33c>)
 80045de:	4293      	cmp	r3, r2
 80045e0:	d019      	beq.n	8004616 <HAL_GPIO_Init+0x23a>
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	4a4d      	ldr	r2, [pc, #308]	@ (800471c <HAL_GPIO_Init+0x340>)
 80045e6:	4293      	cmp	r3, r2
 80045e8:	d013      	beq.n	8004612 <HAL_GPIO_Init+0x236>
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	4a4c      	ldr	r2, [pc, #304]	@ (8004720 <HAL_GPIO_Init+0x344>)
 80045ee:	4293      	cmp	r3, r2
 80045f0:	d00d      	beq.n	800460e <HAL_GPIO_Init+0x232>
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	4a4b      	ldr	r2, [pc, #300]	@ (8004724 <HAL_GPIO_Init+0x348>)
 80045f6:	4293      	cmp	r3, r2
 80045f8:	d007      	beq.n	800460a <HAL_GPIO_Init+0x22e>
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	4a4a      	ldr	r2, [pc, #296]	@ (8004728 <HAL_GPIO_Init+0x34c>)
 80045fe:	4293      	cmp	r3, r2
 8004600:	d101      	bne.n	8004606 <HAL_GPIO_Init+0x22a>
 8004602:	2306      	movs	r3, #6
 8004604:	e00c      	b.n	8004620 <HAL_GPIO_Init+0x244>
 8004606:	2307      	movs	r3, #7
 8004608:	e00a      	b.n	8004620 <HAL_GPIO_Init+0x244>
 800460a:	2305      	movs	r3, #5
 800460c:	e008      	b.n	8004620 <HAL_GPIO_Init+0x244>
 800460e:	2304      	movs	r3, #4
 8004610:	e006      	b.n	8004620 <HAL_GPIO_Init+0x244>
 8004612:	2303      	movs	r3, #3
 8004614:	e004      	b.n	8004620 <HAL_GPIO_Init+0x244>
 8004616:	2302      	movs	r3, #2
 8004618:	e002      	b.n	8004620 <HAL_GPIO_Init+0x244>
 800461a:	2301      	movs	r3, #1
 800461c:	e000      	b.n	8004620 <HAL_GPIO_Init+0x244>
 800461e:	2300      	movs	r3, #0
 8004620:	697a      	ldr	r2, [r7, #20]
 8004622:	f002 0203 	and.w	r2, r2, #3
 8004626:	0092      	lsls	r2, r2, #2
 8004628:	4093      	lsls	r3, r2
 800462a:	693a      	ldr	r2, [r7, #16]
 800462c:	4313      	orrs	r3, r2
 800462e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004630:	4937      	ldr	r1, [pc, #220]	@ (8004710 <HAL_GPIO_Init+0x334>)
 8004632:	697b      	ldr	r3, [r7, #20]
 8004634:	089b      	lsrs	r3, r3, #2
 8004636:	3302      	adds	r3, #2
 8004638:	693a      	ldr	r2, [r7, #16]
 800463a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800463e:	4b3b      	ldr	r3, [pc, #236]	@ (800472c <HAL_GPIO_Init+0x350>)
 8004640:	689b      	ldr	r3, [r3, #8]
 8004642:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	43db      	mvns	r3, r3
 8004648:	693a      	ldr	r2, [r7, #16]
 800464a:	4013      	ands	r3, r2
 800464c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800464e:	683b      	ldr	r3, [r7, #0]
 8004650:	685b      	ldr	r3, [r3, #4]
 8004652:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004656:	2b00      	cmp	r3, #0
 8004658:	d003      	beq.n	8004662 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800465a:	693a      	ldr	r2, [r7, #16]
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	4313      	orrs	r3, r2
 8004660:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004662:	4a32      	ldr	r2, [pc, #200]	@ (800472c <HAL_GPIO_Init+0x350>)
 8004664:	693b      	ldr	r3, [r7, #16]
 8004666:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004668:	4b30      	ldr	r3, [pc, #192]	@ (800472c <HAL_GPIO_Init+0x350>)
 800466a:	68db      	ldr	r3, [r3, #12]
 800466c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	43db      	mvns	r3, r3
 8004672:	693a      	ldr	r2, [r7, #16]
 8004674:	4013      	ands	r3, r2
 8004676:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004678:	683b      	ldr	r3, [r7, #0]
 800467a:	685b      	ldr	r3, [r3, #4]
 800467c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004680:	2b00      	cmp	r3, #0
 8004682:	d003      	beq.n	800468c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8004684:	693a      	ldr	r2, [r7, #16]
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	4313      	orrs	r3, r2
 800468a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800468c:	4a27      	ldr	r2, [pc, #156]	@ (800472c <HAL_GPIO_Init+0x350>)
 800468e:	693b      	ldr	r3, [r7, #16]
 8004690:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8004692:	4b26      	ldr	r3, [pc, #152]	@ (800472c <HAL_GPIO_Init+0x350>)
 8004694:	685b      	ldr	r3, [r3, #4]
 8004696:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	43db      	mvns	r3, r3
 800469c:	693a      	ldr	r2, [r7, #16]
 800469e:	4013      	ands	r3, r2
 80046a0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80046a2:	683b      	ldr	r3, [r7, #0]
 80046a4:	685b      	ldr	r3, [r3, #4]
 80046a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d003      	beq.n	80046b6 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80046ae:	693a      	ldr	r2, [r7, #16]
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	4313      	orrs	r3, r2
 80046b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80046b6:	4a1d      	ldr	r2, [pc, #116]	@ (800472c <HAL_GPIO_Init+0x350>)
 80046b8:	693b      	ldr	r3, [r7, #16]
 80046ba:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80046bc:	4b1b      	ldr	r3, [pc, #108]	@ (800472c <HAL_GPIO_Init+0x350>)
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	43db      	mvns	r3, r3
 80046c6:	693a      	ldr	r2, [r7, #16]
 80046c8:	4013      	ands	r3, r2
 80046ca:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80046cc:	683b      	ldr	r3, [r7, #0]
 80046ce:	685b      	ldr	r3, [r3, #4]
 80046d0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d003      	beq.n	80046e0 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80046d8:	693a      	ldr	r2, [r7, #16]
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	4313      	orrs	r3, r2
 80046de:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80046e0:	4a12      	ldr	r2, [pc, #72]	@ (800472c <HAL_GPIO_Init+0x350>)
 80046e2:	693b      	ldr	r3, [r7, #16]
 80046e4:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80046e6:	697b      	ldr	r3, [r7, #20]
 80046e8:	3301      	adds	r3, #1
 80046ea:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80046ec:	683b      	ldr	r3, [r7, #0]
 80046ee:	681a      	ldr	r2, [r3, #0]
 80046f0:	697b      	ldr	r3, [r7, #20]
 80046f2:	fa22 f303 	lsr.w	r3, r2, r3
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	f47f ae78 	bne.w	80043ec <HAL_GPIO_Init+0x10>
  }
}
 80046fc:	bf00      	nop
 80046fe:	bf00      	nop
 8004700:	371c      	adds	r7, #28
 8004702:	46bd      	mov	sp, r7
 8004704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004708:	4770      	bx	lr
 800470a:	bf00      	nop
 800470c:	40021000 	.word	0x40021000
 8004710:	40010000 	.word	0x40010000
 8004714:	48000400 	.word	0x48000400
 8004718:	48000800 	.word	0x48000800
 800471c:	48000c00 	.word	0x48000c00
 8004720:	48001000 	.word	0x48001000
 8004724:	48001400 	.word	0x48001400
 8004728:	48001800 	.word	0x48001800
 800472c:	40010400 	.word	0x40010400

08004730 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004730:	b480      	push	{r7}
 8004732:	b085      	sub	sp, #20
 8004734:	af00      	add	r7, sp, #0
 8004736:	6078      	str	r0, [r7, #4]
 8004738:	460b      	mov	r3, r1
 800473a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	691a      	ldr	r2, [r3, #16]
 8004740:	887b      	ldrh	r3, [r7, #2]
 8004742:	4013      	ands	r3, r2
 8004744:	2b00      	cmp	r3, #0
 8004746:	d002      	beq.n	800474e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004748:	2301      	movs	r3, #1
 800474a:	73fb      	strb	r3, [r7, #15]
 800474c:	e001      	b.n	8004752 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800474e:	2300      	movs	r3, #0
 8004750:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004752:	7bfb      	ldrb	r3, [r7, #15]
}
 8004754:	4618      	mov	r0, r3
 8004756:	3714      	adds	r7, #20
 8004758:	46bd      	mov	sp, r7
 800475a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800475e:	4770      	bx	lr

08004760 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004760:	b480      	push	{r7}
 8004762:	b083      	sub	sp, #12
 8004764:	af00      	add	r7, sp, #0
 8004766:	6078      	str	r0, [r7, #4]
 8004768:	460b      	mov	r3, r1
 800476a:	807b      	strh	r3, [r7, #2]
 800476c:	4613      	mov	r3, r2
 800476e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004770:	787b      	ldrb	r3, [r7, #1]
 8004772:	2b00      	cmp	r3, #0
 8004774:	d003      	beq.n	800477e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004776:	887a      	ldrh	r2, [r7, #2]
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800477c:	e002      	b.n	8004784 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800477e:	887a      	ldrh	r2, [r7, #2]
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004784:	bf00      	nop
 8004786:	370c      	adds	r7, #12
 8004788:	46bd      	mov	sp, r7
 800478a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800478e:	4770      	bx	lr

08004790 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004790:	b580      	push	{r7, lr}
 8004792:	b086      	sub	sp, #24
 8004794:	af00      	add	r7, sp, #0
 8004796:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800479e:	693b      	ldr	r3, [r7, #16]
 80047a0:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	4618      	mov	r0, r3
 80047a8:	f003 fd2f 	bl	800820a <USB_GetMode>
 80047ac:	4603      	mov	r3, r0
 80047ae:	2b01      	cmp	r3, #1
 80047b0:	f040 80fb 	bne.w	80049aa <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	4618      	mov	r0, r3
 80047ba:	f003 fcf2 	bl	80081a2 <USB_ReadInterrupts>
 80047be:	4603      	mov	r3, r0
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	f000 80f1 	beq.w	80049a8 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	4618      	mov	r0, r3
 80047cc:	f003 fce9 	bl	80081a2 <USB_ReadInterrupts>
 80047d0:	4603      	mov	r3, r0
 80047d2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80047d6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80047da:	d104      	bne.n	80047e6 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80047e4:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	4618      	mov	r0, r3
 80047ec:	f003 fcd9 	bl	80081a2 <USB_ReadInterrupts>
 80047f0:	4603      	mov	r3, r0
 80047f2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80047f6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80047fa:	d104      	bne.n	8004806 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8004804:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	4618      	mov	r0, r3
 800480c:	f003 fcc9 	bl	80081a2 <USB_ReadInterrupts>
 8004810:	4603      	mov	r3, r0
 8004812:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004816:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800481a:	d104      	bne.n	8004826 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8004824:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	4618      	mov	r0, r3
 800482c:	f003 fcb9 	bl	80081a2 <USB_ReadInterrupts>
 8004830:	4603      	mov	r3, r0
 8004832:	f003 0302 	and.w	r3, r3, #2
 8004836:	2b02      	cmp	r3, #2
 8004838:	d103      	bne.n	8004842 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	2202      	movs	r2, #2
 8004840:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	4618      	mov	r0, r3
 8004848:	f003 fcab 	bl	80081a2 <USB_ReadInterrupts>
 800484c:	4603      	mov	r3, r0
 800484e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004852:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004856:	d120      	bne.n	800489a <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8004860:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	f003 0301 	and.w	r3, r3, #1
 800486e:	2b00      	cmp	r3, #0
 8004870:	d113      	bne.n	800489a <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8004872:	2110      	movs	r1, #16
 8004874:	6938      	ldr	r0, [r7, #16]
 8004876:	f003 fbdc 	bl	8008032 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 800487a:	6938      	ldr	r0, [r7, #16]
 800487c:	f003 fc0b 	bl	8008096 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	7a5b      	ldrb	r3, [r3, #9]
 8004884:	2b02      	cmp	r3, #2
 8004886:	d105      	bne.n	8004894 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	2101      	movs	r1, #1
 800488e:	4618      	mov	r0, r3
 8004890:	f003 fcc9 	bl	8008226 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8004894:	6878      	ldr	r0, [r7, #4]
 8004896:	f003 ff81 	bl	800879c <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	4618      	mov	r0, r3
 80048a0:	f003 fc7f 	bl	80081a2 <USB_ReadInterrupts>
 80048a4:	4603      	mov	r3, r0
 80048a6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80048aa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80048ae:	d102      	bne.n	80048b6 <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 80048b0:	6878      	ldr	r0, [r7, #4]
 80048b2:	f001 f894 	bl	80059de <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	4618      	mov	r0, r3
 80048bc:	f003 fc71 	bl	80081a2 <USB_ReadInterrupts>
 80048c0:	4603      	mov	r3, r0
 80048c2:	f003 0308 	and.w	r3, r3, #8
 80048c6:	2b08      	cmp	r3, #8
 80048c8:	d106      	bne.n	80048d8 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 80048ca:	6878      	ldr	r0, [r7, #4]
 80048cc:	f003 ff4a 	bl	8008764 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	2208      	movs	r2, #8
 80048d6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	4618      	mov	r0, r3
 80048de:	f003 fc60 	bl	80081a2 <USB_ReadInterrupts>
 80048e2:	4603      	mov	r3, r0
 80048e4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048e8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80048ec:	d139      	bne.n	8004962 <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	4618      	mov	r0, r3
 80048f4:	f003 fcd4 	bl	80082a0 <USB_HC_ReadInterrupt>
 80048f8:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80048fa:	2300      	movs	r3, #0
 80048fc:	617b      	str	r3, [r7, #20]
 80048fe:	e025      	b.n	800494c <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8004900:	697b      	ldr	r3, [r7, #20]
 8004902:	f003 030f 	and.w	r3, r3, #15
 8004906:	68ba      	ldr	r2, [r7, #8]
 8004908:	fa22 f303 	lsr.w	r3, r2, r3
 800490c:	f003 0301 	and.w	r3, r3, #1
 8004910:	2b00      	cmp	r3, #0
 8004912:	d018      	beq.n	8004946 <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8004914:	697b      	ldr	r3, [r7, #20]
 8004916:	015a      	lsls	r2, r3, #5
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	4413      	add	r3, r2
 800491c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004926:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800492a:	d106      	bne.n	800493a <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 800492c:	697b      	ldr	r3, [r7, #20]
 800492e:	b2db      	uxtb	r3, r3
 8004930:	4619      	mov	r1, r3
 8004932:	6878      	ldr	r0, [r7, #4]
 8004934:	f000 f859 	bl	80049ea <HCD_HC_IN_IRQHandler>
 8004938:	e005      	b.n	8004946 <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 800493a:	697b      	ldr	r3, [r7, #20]
 800493c:	b2db      	uxtb	r3, r3
 800493e:	4619      	mov	r1, r3
 8004940:	6878      	ldr	r0, [r7, #4]
 8004942:	f000 fc91 	bl	8005268 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8004946:	697b      	ldr	r3, [r7, #20]
 8004948:	3301      	adds	r3, #1
 800494a:	617b      	str	r3, [r7, #20]
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	795b      	ldrb	r3, [r3, #5]
 8004950:	461a      	mov	r2, r3
 8004952:	697b      	ldr	r3, [r7, #20]
 8004954:	4293      	cmp	r3, r2
 8004956:	d3d3      	bcc.n	8004900 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004960:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	4618      	mov	r0, r3
 8004968:	f003 fc1b 	bl	80081a2 <USB_ReadInterrupts>
 800496c:	4603      	mov	r3, r0
 800496e:	f003 0310 	and.w	r3, r3, #16
 8004972:	2b10      	cmp	r3, #16
 8004974:	d101      	bne.n	800497a <HAL_HCD_IRQHandler+0x1ea>
 8004976:	2301      	movs	r3, #1
 8004978:	e000      	b.n	800497c <HAL_HCD_IRQHandler+0x1ec>
 800497a:	2300      	movs	r3, #0
 800497c:	2b00      	cmp	r3, #0
 800497e:	d014      	beq.n	80049aa <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	699a      	ldr	r2, [r3, #24]
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f022 0210 	bic.w	r2, r2, #16
 800498e:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8004990:	6878      	ldr	r0, [r7, #4]
 8004992:	f000 ff43 	bl	800581c <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	699a      	ldr	r2, [r3, #24]
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	f042 0210 	orr.w	r2, r2, #16
 80049a4:	619a      	str	r2, [r3, #24]
 80049a6:	e000      	b.n	80049aa <HAL_HCD_IRQHandler+0x21a>
      return;
 80049a8:	bf00      	nop
    }
  }
}
 80049aa:	3718      	adds	r7, #24
 80049ac:	46bd      	mov	sp, r7
 80049ae:	bd80      	pop	{r7, pc}

080049b0 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 80049b0:	b580      	push	{r7, lr}
 80049b2:	b082      	sub	sp, #8
 80049b4:	af00      	add	r7, sp, #0
 80049b6:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	f893 3314 	ldrb.w	r3, [r3, #788]	@ 0x314
 80049be:	2b01      	cmp	r3, #1
 80049c0:	d101      	bne.n	80049c6 <HAL_HCD_Stop+0x16>
 80049c2:	2302      	movs	r3, #2
 80049c4:	e00d      	b.n	80049e2 <HAL_HCD_Stop+0x32>
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	2201      	movs	r2, #1
 80049ca:	f883 2314 	strb.w	r2, [r3, #788]	@ 0x314
  (void)USB_StopHost(hhcd->Instance);
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	4618      	mov	r0, r3
 80049d4:	f003 fd95 	bl	8008502 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	2200      	movs	r2, #0
 80049dc:	f883 2314 	strb.w	r2, [r3, #788]	@ 0x314

  return HAL_OK;
 80049e0:	2300      	movs	r3, #0
}
 80049e2:	4618      	mov	r0, r3
 80049e4:	3708      	adds	r7, #8
 80049e6:	46bd      	mov	sp, r7
 80049e8:	bd80      	pop	{r7, pc}

080049ea <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80049ea:	b580      	push	{r7, lr}
 80049ec:	b086      	sub	sp, #24
 80049ee:	af00      	add	r7, sp, #0
 80049f0:	6078      	str	r0, [r7, #4]
 80049f2:	460b      	mov	r3, r1
 80049f4:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80049fc:	697b      	ldr	r3, [r7, #20]
 80049fe:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	78fa      	ldrb	r2, [r7, #3]
 8004a06:	4611      	mov	r1, r2
 8004a08:	4618      	mov	r0, r3
 8004a0a:	f003 fbdd 	bl	80081c8 <USB_ReadChInterrupts>
 8004a0e:	4603      	mov	r3, r0
 8004a10:	f003 0304 	and.w	r3, r3, #4
 8004a14:	2b04      	cmp	r3, #4
 8004a16:	d11a      	bne.n	8004a4e <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8004a18:	78fb      	ldrb	r3, [r7, #3]
 8004a1a:	015a      	lsls	r2, r3, #5
 8004a1c:	693b      	ldr	r3, [r7, #16]
 8004a1e:	4413      	add	r3, r2
 8004a20:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004a24:	461a      	mov	r2, r3
 8004a26:	2304      	movs	r3, #4
 8004a28:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8004a2a:	78fa      	ldrb	r2, [r7, #3]
 8004a2c:	6879      	ldr	r1, [r7, #4]
 8004a2e:	4613      	mov	r3, r2
 8004a30:	005b      	lsls	r3, r3, #1
 8004a32:	4413      	add	r3, r2
 8004a34:	011b      	lsls	r3, r3, #4
 8004a36:	440b      	add	r3, r1
 8004a38:	3341      	adds	r3, #65	@ 0x41
 8004a3a:	2207      	movs	r2, #7
 8004a3c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	78fa      	ldrb	r2, [r7, #3]
 8004a44:	4611      	mov	r1, r2
 8004a46:	4618      	mov	r0, r3
 8004a48:	f003 fc3b 	bl	80082c2 <USB_HC_Halt>
 8004a4c:	e09e      	b.n	8004b8c <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	78fa      	ldrb	r2, [r7, #3]
 8004a54:	4611      	mov	r1, r2
 8004a56:	4618      	mov	r0, r3
 8004a58:	f003 fbb6 	bl	80081c8 <USB_ReadChInterrupts>
 8004a5c:	4603      	mov	r3, r0
 8004a5e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a62:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004a66:	d11b      	bne.n	8004aa0 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8004a68:	78fb      	ldrb	r3, [r7, #3]
 8004a6a:	015a      	lsls	r2, r3, #5
 8004a6c:	693b      	ldr	r3, [r7, #16]
 8004a6e:	4413      	add	r3, r2
 8004a70:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004a74:	461a      	mov	r2, r3
 8004a76:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004a7a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8004a7c:	78fa      	ldrb	r2, [r7, #3]
 8004a7e:	6879      	ldr	r1, [r7, #4]
 8004a80:	4613      	mov	r3, r2
 8004a82:	005b      	lsls	r3, r3, #1
 8004a84:	4413      	add	r3, r2
 8004a86:	011b      	lsls	r3, r3, #4
 8004a88:	440b      	add	r3, r1
 8004a8a:	3341      	adds	r3, #65	@ 0x41
 8004a8c:	2208      	movs	r2, #8
 8004a8e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	78fa      	ldrb	r2, [r7, #3]
 8004a96:	4611      	mov	r1, r2
 8004a98:	4618      	mov	r0, r3
 8004a9a:	f003 fc12 	bl	80082c2 <USB_HC_Halt>
 8004a9e:	e075      	b.n	8004b8c <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	78fa      	ldrb	r2, [r7, #3]
 8004aa6:	4611      	mov	r1, r2
 8004aa8:	4618      	mov	r0, r3
 8004aaa:	f003 fb8d 	bl	80081c8 <USB_ReadChInterrupts>
 8004aae:	4603      	mov	r3, r0
 8004ab0:	f003 0308 	and.w	r3, r3, #8
 8004ab4:	2b08      	cmp	r3, #8
 8004ab6:	d11a      	bne.n	8004aee <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8004ab8:	78fb      	ldrb	r3, [r7, #3]
 8004aba:	015a      	lsls	r2, r3, #5
 8004abc:	693b      	ldr	r3, [r7, #16]
 8004abe:	4413      	add	r3, r2
 8004ac0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004ac4:	461a      	mov	r2, r3
 8004ac6:	2308      	movs	r3, #8
 8004ac8:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8004aca:	78fa      	ldrb	r2, [r7, #3]
 8004acc:	6879      	ldr	r1, [r7, #4]
 8004ace:	4613      	mov	r3, r2
 8004ad0:	005b      	lsls	r3, r3, #1
 8004ad2:	4413      	add	r3, r2
 8004ad4:	011b      	lsls	r3, r3, #4
 8004ad6:	440b      	add	r3, r1
 8004ad8:	3341      	adds	r3, #65	@ 0x41
 8004ada:	2206      	movs	r2, #6
 8004adc:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	78fa      	ldrb	r2, [r7, #3]
 8004ae4:	4611      	mov	r1, r2
 8004ae6:	4618      	mov	r0, r3
 8004ae8:	f003 fbeb 	bl	80082c2 <USB_HC_Halt>
 8004aec:	e04e      	b.n	8004b8c <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	78fa      	ldrb	r2, [r7, #3]
 8004af4:	4611      	mov	r1, r2
 8004af6:	4618      	mov	r0, r3
 8004af8:	f003 fb66 	bl	80081c8 <USB_ReadChInterrupts>
 8004afc:	4603      	mov	r3, r0
 8004afe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b02:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b06:	d11b      	bne.n	8004b40 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8004b08:	78fb      	ldrb	r3, [r7, #3]
 8004b0a:	015a      	lsls	r2, r3, #5
 8004b0c:	693b      	ldr	r3, [r7, #16]
 8004b0e:	4413      	add	r3, r2
 8004b10:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004b14:	461a      	mov	r2, r3
 8004b16:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004b1a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8004b1c:	78fa      	ldrb	r2, [r7, #3]
 8004b1e:	6879      	ldr	r1, [r7, #4]
 8004b20:	4613      	mov	r3, r2
 8004b22:	005b      	lsls	r3, r3, #1
 8004b24:	4413      	add	r3, r2
 8004b26:	011b      	lsls	r3, r3, #4
 8004b28:	440b      	add	r3, r1
 8004b2a:	3341      	adds	r3, #65	@ 0x41
 8004b2c:	2209      	movs	r2, #9
 8004b2e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	78fa      	ldrb	r2, [r7, #3]
 8004b36:	4611      	mov	r1, r2
 8004b38:	4618      	mov	r0, r3
 8004b3a:	f003 fbc2 	bl	80082c2 <USB_HC_Halt>
 8004b3e:	e025      	b.n	8004b8c <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	78fa      	ldrb	r2, [r7, #3]
 8004b46:	4611      	mov	r1, r2
 8004b48:	4618      	mov	r0, r3
 8004b4a:	f003 fb3d 	bl	80081c8 <USB_ReadChInterrupts>
 8004b4e:	4603      	mov	r3, r0
 8004b50:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b54:	2b80      	cmp	r3, #128	@ 0x80
 8004b56:	d119      	bne.n	8004b8c <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8004b58:	78fb      	ldrb	r3, [r7, #3]
 8004b5a:	015a      	lsls	r2, r3, #5
 8004b5c:	693b      	ldr	r3, [r7, #16]
 8004b5e:	4413      	add	r3, r2
 8004b60:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004b64:	461a      	mov	r2, r3
 8004b66:	2380      	movs	r3, #128	@ 0x80
 8004b68:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8004b6a:	78fa      	ldrb	r2, [r7, #3]
 8004b6c:	6879      	ldr	r1, [r7, #4]
 8004b6e:	4613      	mov	r3, r2
 8004b70:	005b      	lsls	r3, r3, #1
 8004b72:	4413      	add	r3, r2
 8004b74:	011b      	lsls	r3, r3, #4
 8004b76:	440b      	add	r3, r1
 8004b78:	3341      	adds	r3, #65	@ 0x41
 8004b7a:	2207      	movs	r2, #7
 8004b7c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	78fa      	ldrb	r2, [r7, #3]
 8004b84:	4611      	mov	r1, r2
 8004b86:	4618      	mov	r0, r3
 8004b88:	f003 fb9b 	bl	80082c2 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	78fa      	ldrb	r2, [r7, #3]
 8004b92:	4611      	mov	r1, r2
 8004b94:	4618      	mov	r0, r3
 8004b96:	f003 fb17 	bl	80081c8 <USB_ReadChInterrupts>
 8004b9a:	4603      	mov	r3, r0
 8004b9c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004ba0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004ba4:	d111      	bne.n	8004bca <HCD_HC_IN_IRQHandler+0x1e0>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	78fa      	ldrb	r2, [r7, #3]
 8004bac:	4611      	mov	r1, r2
 8004bae:	4618      	mov	r0, r3
 8004bb0:	f003 fb87 	bl	80082c2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8004bb4:	78fb      	ldrb	r3, [r7, #3]
 8004bb6:	015a      	lsls	r2, r3, #5
 8004bb8:	693b      	ldr	r3, [r7, #16]
 8004bba:	4413      	add	r3, r2
 8004bbc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004bc0:	461a      	mov	r2, r3
 8004bc2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004bc6:	6093      	str	r3, [r2, #8]
 8004bc8:	e34b      	b.n	8005262 <HCD_HC_IN_IRQHandler+0x878>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	78fa      	ldrb	r2, [r7, #3]
 8004bd0:	4611      	mov	r1, r2
 8004bd2:	4618      	mov	r0, r3
 8004bd4:	f003 faf8 	bl	80081c8 <USB_ReadChInterrupts>
 8004bd8:	4603      	mov	r3, r0
 8004bda:	f003 0301 	and.w	r3, r3, #1
 8004bde:	2b01      	cmp	r3, #1
 8004be0:	f040 80dc 	bne.w	8004d9c <HCD_HC_IN_IRQHandler+0x3b2>
  {
    hhcd->hc[chnum].state = HC_XFRC;
 8004be4:	78fa      	ldrb	r2, [r7, #3]
 8004be6:	6879      	ldr	r1, [r7, #4]
 8004be8:	4613      	mov	r3, r2
 8004bea:	005b      	lsls	r3, r3, #1
 8004bec:	4413      	add	r3, r2
 8004bee:	011b      	lsls	r3, r3, #4
 8004bf0:	440b      	add	r3, r1
 8004bf2:	3341      	adds	r3, #65	@ 0x41
 8004bf4:	2201      	movs	r2, #1
 8004bf6:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8004bf8:	78fa      	ldrb	r2, [r7, #3]
 8004bfa:	6879      	ldr	r1, [r7, #4]
 8004bfc:	4613      	mov	r3, r2
 8004bfe:	005b      	lsls	r3, r3, #1
 8004c00:	4413      	add	r3, r2
 8004c02:	011b      	lsls	r3, r3, #4
 8004c04:	440b      	add	r3, r1
 8004c06:	333c      	adds	r3, #60	@ 0x3c
 8004c08:	2200      	movs	r2, #0
 8004c0a:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8004c0c:	78fb      	ldrb	r3, [r7, #3]
 8004c0e:	015a      	lsls	r2, r3, #5
 8004c10:	693b      	ldr	r3, [r7, #16]
 8004c12:	4413      	add	r3, r2
 8004c14:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004c18:	461a      	mov	r2, r3
 8004c1a:	2301      	movs	r3, #1
 8004c1c:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004c1e:	78fa      	ldrb	r2, [r7, #3]
 8004c20:	6879      	ldr	r1, [r7, #4]
 8004c22:	4613      	mov	r3, r2
 8004c24:	005b      	lsls	r3, r3, #1
 8004c26:	4413      	add	r3, r2
 8004c28:	011b      	lsls	r3, r3, #4
 8004c2a:	440b      	add	r3, r1
 8004c2c:	331c      	adds	r3, #28
 8004c2e:	781b      	ldrb	r3, [r3, #0]
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d00a      	beq.n	8004c4a <HCD_HC_IN_IRQHandler+0x260>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004c34:	78fa      	ldrb	r2, [r7, #3]
 8004c36:	6879      	ldr	r1, [r7, #4]
 8004c38:	4613      	mov	r3, r2
 8004c3a:	005b      	lsls	r3, r3, #1
 8004c3c:	4413      	add	r3, r2
 8004c3e:	011b      	lsls	r3, r3, #4
 8004c40:	440b      	add	r3, r1
 8004c42:	331c      	adds	r3, #28
 8004c44:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004c46:	2b02      	cmp	r3, #2
 8004c48:	d110      	bne.n	8004c6c <HCD_HC_IN_IRQHandler+0x282>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	78fa      	ldrb	r2, [r7, #3]
 8004c50:	4611      	mov	r1, r2
 8004c52:	4618      	mov	r0, r3
 8004c54:	f003 fb35 	bl	80082c2 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8004c58:	78fb      	ldrb	r3, [r7, #3]
 8004c5a:	015a      	lsls	r2, r3, #5
 8004c5c:	693b      	ldr	r3, [r7, #16]
 8004c5e:	4413      	add	r3, r2
 8004c60:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004c64:	461a      	mov	r2, r3
 8004c66:	2310      	movs	r3, #16
 8004c68:	6093      	str	r3, [r2, #8]
 8004c6a:	e03d      	b.n	8004ce8 <HCD_HC_IN_IRQHandler+0x2fe>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8004c6c:	78fa      	ldrb	r2, [r7, #3]
 8004c6e:	6879      	ldr	r1, [r7, #4]
 8004c70:	4613      	mov	r3, r2
 8004c72:	005b      	lsls	r3, r3, #1
 8004c74:	4413      	add	r3, r2
 8004c76:	011b      	lsls	r3, r3, #4
 8004c78:	440b      	add	r3, r1
 8004c7a:	331c      	adds	r3, #28
 8004c7c:	781b      	ldrb	r3, [r3, #0]
 8004c7e:	2b03      	cmp	r3, #3
 8004c80:	d00a      	beq.n	8004c98 <HCD_HC_IN_IRQHandler+0x2ae>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 8004c82:	78fa      	ldrb	r2, [r7, #3]
 8004c84:	6879      	ldr	r1, [r7, #4]
 8004c86:	4613      	mov	r3, r2
 8004c88:	005b      	lsls	r3, r3, #1
 8004c8a:	4413      	add	r3, r2
 8004c8c:	011b      	lsls	r3, r3, #4
 8004c8e:	440b      	add	r3, r1
 8004c90:	331c      	adds	r3, #28
 8004c92:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8004c94:	2b01      	cmp	r3, #1
 8004c96:	d127      	bne.n	8004ce8 <HCD_HC_IN_IRQHandler+0x2fe>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8004c98:	78fb      	ldrb	r3, [r7, #3]
 8004c9a:	015a      	lsls	r2, r3, #5
 8004c9c:	693b      	ldr	r3, [r7, #16]
 8004c9e:	4413      	add	r3, r2
 8004ca0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	78fa      	ldrb	r2, [r7, #3]
 8004ca8:	0151      	lsls	r1, r2, #5
 8004caa:	693a      	ldr	r2, [r7, #16]
 8004cac:	440a      	add	r2, r1
 8004cae:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004cb2:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8004cb6:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8004cb8:	78fa      	ldrb	r2, [r7, #3]
 8004cba:	6879      	ldr	r1, [r7, #4]
 8004cbc:	4613      	mov	r3, r2
 8004cbe:	005b      	lsls	r3, r3, #1
 8004cc0:	4413      	add	r3, r2
 8004cc2:	011b      	lsls	r3, r3, #4
 8004cc4:	440b      	add	r3, r1
 8004cc6:	3340      	adds	r3, #64	@ 0x40
 8004cc8:	2201      	movs	r2, #1
 8004cca:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8004ccc:	78fa      	ldrb	r2, [r7, #3]
 8004cce:	6879      	ldr	r1, [r7, #4]
 8004cd0:	4613      	mov	r3, r2
 8004cd2:	005b      	lsls	r3, r3, #1
 8004cd4:	4413      	add	r3, r2
 8004cd6:	011b      	lsls	r3, r3, #4
 8004cd8:	440b      	add	r3, r1
 8004cda:	3340      	adds	r3, #64	@ 0x40
 8004cdc:	781a      	ldrb	r2, [r3, #0]
 8004cde:	78fb      	ldrb	r3, [r7, #3]
 8004ce0:	4619      	mov	r1, r3
 8004ce2:	6878      	ldr	r0, [r7, #4]
 8004ce4:	f003 fd68 	bl	80087b8 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	799b      	ldrb	r3, [r3, #6]
 8004cec:	2b01      	cmp	r3, #1
 8004cee:	d13c      	bne.n	8004d6a <HCD_HC_IN_IRQHandler+0x380>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 8004cf0:	78fa      	ldrb	r2, [r7, #3]
 8004cf2:	6879      	ldr	r1, [r7, #4]
 8004cf4:	4613      	mov	r3, r2
 8004cf6:	005b      	lsls	r3, r3, #1
 8004cf8:	4413      	add	r3, r2
 8004cfa:	011b      	lsls	r3, r3, #4
 8004cfc:	440b      	add	r3, r1
 8004cfe:	3330      	adds	r3, #48	@ 0x30
 8004d00:	6819      	ldr	r1, [r3, #0]
 8004d02:	78fa      	ldrb	r2, [r7, #3]
 8004d04:	6878      	ldr	r0, [r7, #4]
 8004d06:	4613      	mov	r3, r2
 8004d08:	005b      	lsls	r3, r3, #1
 8004d0a:	4413      	add	r3, r2
 8004d0c:	011b      	lsls	r3, r3, #4
 8004d0e:	4403      	add	r3, r0
 8004d10:	331e      	adds	r3, #30
 8004d12:	881b      	ldrh	r3, [r3, #0]
 8004d14:	440b      	add	r3, r1
 8004d16:	1e59      	subs	r1, r3, #1
 8004d18:	78fa      	ldrb	r2, [r7, #3]
 8004d1a:	6878      	ldr	r0, [r7, #4]
 8004d1c:	4613      	mov	r3, r2
 8004d1e:	005b      	lsls	r3, r3, #1
 8004d20:	4413      	add	r3, r2
 8004d22:	011b      	lsls	r3, r3, #4
 8004d24:	4403      	add	r3, r0
 8004d26:	331e      	adds	r3, #30
 8004d28:	881b      	ldrh	r3, [r3, #0]
 8004d2a:	fbb1 f3f3 	udiv	r3, r1, r3
 8004d2e:	f003 0301 	and.w	r3, r3, #1
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	f000 8295 	beq.w	8005262 <HCD_HC_IN_IRQHandler+0x878>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8004d38:	78fb      	ldrb	r3, [r7, #3]
 8004d3a:	6879      	ldr	r1, [r7, #4]
 8004d3c:	1c5a      	adds	r2, r3, #1
 8004d3e:	4613      	mov	r3, r2
 8004d40:	005b      	lsls	r3, r3, #1
 8004d42:	4413      	add	r3, r2
 8004d44:	011b      	lsls	r3, r3, #4
 8004d46:	440b      	add	r3, r1
 8004d48:	3304      	adds	r3, #4
 8004d4a:	781a      	ldrb	r2, [r3, #0]
 8004d4c:	78fb      	ldrb	r3, [r7, #3]
 8004d4e:	f082 0201 	eor.w	r2, r2, #1
 8004d52:	b2d0      	uxtb	r0, r2
 8004d54:	6879      	ldr	r1, [r7, #4]
 8004d56:	1c5a      	adds	r2, r3, #1
 8004d58:	4613      	mov	r3, r2
 8004d5a:	005b      	lsls	r3, r3, #1
 8004d5c:	4413      	add	r3, r2
 8004d5e:	011b      	lsls	r3, r3, #4
 8004d60:	440b      	add	r3, r1
 8004d62:	3304      	adds	r3, #4
 8004d64:	4602      	mov	r2, r0
 8004d66:	701a      	strb	r2, [r3, #0]
 8004d68:	e27b      	b.n	8005262 <HCD_HC_IN_IRQHandler+0x878>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8004d6a:	78fb      	ldrb	r3, [r7, #3]
 8004d6c:	6879      	ldr	r1, [r7, #4]
 8004d6e:	1c5a      	adds	r2, r3, #1
 8004d70:	4613      	mov	r3, r2
 8004d72:	005b      	lsls	r3, r3, #1
 8004d74:	4413      	add	r3, r2
 8004d76:	011b      	lsls	r3, r3, #4
 8004d78:	440b      	add	r3, r1
 8004d7a:	3304      	adds	r3, #4
 8004d7c:	781a      	ldrb	r2, [r3, #0]
 8004d7e:	78fb      	ldrb	r3, [r7, #3]
 8004d80:	f082 0201 	eor.w	r2, r2, #1
 8004d84:	b2d0      	uxtb	r0, r2
 8004d86:	6879      	ldr	r1, [r7, #4]
 8004d88:	1c5a      	adds	r2, r3, #1
 8004d8a:	4613      	mov	r3, r2
 8004d8c:	005b      	lsls	r3, r3, #1
 8004d8e:	4413      	add	r3, r2
 8004d90:	011b      	lsls	r3, r3, #4
 8004d92:	440b      	add	r3, r1
 8004d94:	3304      	adds	r3, #4
 8004d96:	4602      	mov	r2, r0
 8004d98:	701a      	strb	r2, [r3, #0]
 8004d9a:	e262      	b.n	8005262 <HCD_HC_IN_IRQHandler+0x878>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	78fa      	ldrb	r2, [r7, #3]
 8004da2:	4611      	mov	r1, r2
 8004da4:	4618      	mov	r0, r3
 8004da6:	f003 fa0f 	bl	80081c8 <USB_ReadChInterrupts>
 8004daa:	4603      	mov	r3, r0
 8004dac:	f003 0320 	and.w	r3, r3, #32
 8004db0:	2b20      	cmp	r3, #32
 8004db2:	d109      	bne.n	8004dc8 <HCD_HC_IN_IRQHandler+0x3de>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8004db4:	78fb      	ldrb	r3, [r7, #3]
 8004db6:	015a      	lsls	r2, r3, #5
 8004db8:	693b      	ldr	r3, [r7, #16]
 8004dba:	4413      	add	r3, r2
 8004dbc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004dc0:	461a      	mov	r2, r3
 8004dc2:	2320      	movs	r3, #32
 8004dc4:	6093      	str	r3, [r2, #8]
 8004dc6:	e24c      	b.n	8005262 <HCD_HC_IN_IRQHandler+0x878>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	78fa      	ldrb	r2, [r7, #3]
 8004dce:	4611      	mov	r1, r2
 8004dd0:	4618      	mov	r0, r3
 8004dd2:	f003 f9f9 	bl	80081c8 <USB_ReadChInterrupts>
 8004dd6:	4603      	mov	r3, r0
 8004dd8:	f003 0302 	and.w	r3, r3, #2
 8004ddc:	2b02      	cmp	r3, #2
 8004dde:	f040 81a0 	bne.w	8005122 <HCD_HC_IN_IRQHandler+0x738>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8004de2:	78fb      	ldrb	r3, [r7, #3]
 8004de4:	015a      	lsls	r2, r3, #5
 8004de6:	693b      	ldr	r3, [r7, #16]
 8004de8:	4413      	add	r3, r2
 8004dea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004dee:	461a      	mov	r2, r3
 8004df0:	2302      	movs	r3, #2
 8004df2:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8004df4:	78fa      	ldrb	r2, [r7, #3]
 8004df6:	6879      	ldr	r1, [r7, #4]
 8004df8:	4613      	mov	r3, r2
 8004dfa:	005b      	lsls	r3, r3, #1
 8004dfc:	4413      	add	r3, r2
 8004dfe:	011b      	lsls	r3, r3, #4
 8004e00:	440b      	add	r3, r1
 8004e02:	3341      	adds	r3, #65	@ 0x41
 8004e04:	781b      	ldrb	r3, [r3, #0]
 8004e06:	2b01      	cmp	r3, #1
 8004e08:	d114      	bne.n	8004e34 <HCD_HC_IN_IRQHandler+0x44a>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004e0a:	78fa      	ldrb	r2, [r7, #3]
 8004e0c:	6879      	ldr	r1, [r7, #4]
 8004e0e:	4613      	mov	r3, r2
 8004e10:	005b      	lsls	r3, r3, #1
 8004e12:	4413      	add	r3, r2
 8004e14:	011b      	lsls	r3, r3, #4
 8004e16:	440b      	add	r3, r1
 8004e18:	3341      	adds	r3, #65	@ 0x41
 8004e1a:	2202      	movs	r2, #2
 8004e1c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8004e1e:	78fa      	ldrb	r2, [r7, #3]
 8004e20:	6879      	ldr	r1, [r7, #4]
 8004e22:	4613      	mov	r3, r2
 8004e24:	005b      	lsls	r3, r3, #1
 8004e26:	4413      	add	r3, r2
 8004e28:	011b      	lsls	r3, r3, #4
 8004e2a:	440b      	add	r3, r1
 8004e2c:	3340      	adds	r3, #64	@ 0x40
 8004e2e:	2201      	movs	r2, #1
 8004e30:	701a      	strb	r2, [r3, #0]
 8004e32:	e167      	b.n	8005104 <HCD_HC_IN_IRQHandler+0x71a>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8004e34:	78fa      	ldrb	r2, [r7, #3]
 8004e36:	6879      	ldr	r1, [r7, #4]
 8004e38:	4613      	mov	r3, r2
 8004e3a:	005b      	lsls	r3, r3, #1
 8004e3c:	4413      	add	r3, r2
 8004e3e:	011b      	lsls	r3, r3, #4
 8004e40:	440b      	add	r3, r1
 8004e42:	3341      	adds	r3, #65	@ 0x41
 8004e44:	781b      	ldrb	r3, [r3, #0]
 8004e46:	2b06      	cmp	r3, #6
 8004e48:	d114      	bne.n	8004e74 <HCD_HC_IN_IRQHandler+0x48a>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004e4a:	78fa      	ldrb	r2, [r7, #3]
 8004e4c:	6879      	ldr	r1, [r7, #4]
 8004e4e:	4613      	mov	r3, r2
 8004e50:	005b      	lsls	r3, r3, #1
 8004e52:	4413      	add	r3, r2
 8004e54:	011b      	lsls	r3, r3, #4
 8004e56:	440b      	add	r3, r1
 8004e58:	3341      	adds	r3, #65	@ 0x41
 8004e5a:	2202      	movs	r2, #2
 8004e5c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8004e5e:	78fa      	ldrb	r2, [r7, #3]
 8004e60:	6879      	ldr	r1, [r7, #4]
 8004e62:	4613      	mov	r3, r2
 8004e64:	005b      	lsls	r3, r3, #1
 8004e66:	4413      	add	r3, r2
 8004e68:	011b      	lsls	r3, r3, #4
 8004e6a:	440b      	add	r3, r1
 8004e6c:	3340      	adds	r3, #64	@ 0x40
 8004e6e:	2205      	movs	r2, #5
 8004e70:	701a      	strb	r2, [r3, #0]
 8004e72:	e147      	b.n	8005104 <HCD_HC_IN_IRQHandler+0x71a>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8004e74:	78fa      	ldrb	r2, [r7, #3]
 8004e76:	6879      	ldr	r1, [r7, #4]
 8004e78:	4613      	mov	r3, r2
 8004e7a:	005b      	lsls	r3, r3, #1
 8004e7c:	4413      	add	r3, r2
 8004e7e:	011b      	lsls	r3, r3, #4
 8004e80:	440b      	add	r3, r1
 8004e82:	3341      	adds	r3, #65	@ 0x41
 8004e84:	781b      	ldrb	r3, [r3, #0]
 8004e86:	2b07      	cmp	r3, #7
 8004e88:	d00a      	beq.n	8004ea0 <HCD_HC_IN_IRQHandler+0x4b6>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8004e8a:	78fa      	ldrb	r2, [r7, #3]
 8004e8c:	6879      	ldr	r1, [r7, #4]
 8004e8e:	4613      	mov	r3, r2
 8004e90:	005b      	lsls	r3, r3, #1
 8004e92:	4413      	add	r3, r2
 8004e94:	011b      	lsls	r3, r3, #4
 8004e96:	440b      	add	r3, r1
 8004e98:	3341      	adds	r3, #65	@ 0x41
 8004e9a:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8004e9c:	2b09      	cmp	r3, #9
 8004e9e:	d176      	bne.n	8004f8e <HCD_HC_IN_IRQHandler+0x5a4>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004ea0:	78fa      	ldrb	r2, [r7, #3]
 8004ea2:	6879      	ldr	r1, [r7, #4]
 8004ea4:	4613      	mov	r3, r2
 8004ea6:	005b      	lsls	r3, r3, #1
 8004ea8:	4413      	add	r3, r2
 8004eaa:	011b      	lsls	r3, r3, #4
 8004eac:	440b      	add	r3, r1
 8004eae:	3341      	adds	r3, #65	@ 0x41
 8004eb0:	2202      	movs	r2, #2
 8004eb2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8004eb4:	78fa      	ldrb	r2, [r7, #3]
 8004eb6:	6879      	ldr	r1, [r7, #4]
 8004eb8:	4613      	mov	r3, r2
 8004eba:	005b      	lsls	r3, r3, #1
 8004ebc:	4413      	add	r3, r2
 8004ebe:	011b      	lsls	r3, r3, #4
 8004ec0:	440b      	add	r3, r1
 8004ec2:	333c      	adds	r3, #60	@ 0x3c
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	1c59      	adds	r1, r3, #1
 8004ec8:	6878      	ldr	r0, [r7, #4]
 8004eca:	4613      	mov	r3, r2
 8004ecc:	005b      	lsls	r3, r3, #1
 8004ece:	4413      	add	r3, r2
 8004ed0:	011b      	lsls	r3, r3, #4
 8004ed2:	4403      	add	r3, r0
 8004ed4:	333c      	adds	r3, #60	@ 0x3c
 8004ed6:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004ed8:	78fa      	ldrb	r2, [r7, #3]
 8004eda:	6879      	ldr	r1, [r7, #4]
 8004edc:	4613      	mov	r3, r2
 8004ede:	005b      	lsls	r3, r3, #1
 8004ee0:	4413      	add	r3, r2
 8004ee2:	011b      	lsls	r3, r3, #4
 8004ee4:	440b      	add	r3, r1
 8004ee6:	333c      	adds	r3, #60	@ 0x3c
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	2b02      	cmp	r3, #2
 8004eec:	d914      	bls.n	8004f18 <HCD_HC_IN_IRQHandler+0x52e>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8004eee:	78fa      	ldrb	r2, [r7, #3]
 8004ef0:	6879      	ldr	r1, [r7, #4]
 8004ef2:	4613      	mov	r3, r2
 8004ef4:	005b      	lsls	r3, r3, #1
 8004ef6:	4413      	add	r3, r2
 8004ef8:	011b      	lsls	r3, r3, #4
 8004efa:	440b      	add	r3, r1
 8004efc:	333c      	adds	r3, #60	@ 0x3c
 8004efe:	2200      	movs	r2, #0
 8004f00:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8004f02:	78fa      	ldrb	r2, [r7, #3]
 8004f04:	6879      	ldr	r1, [r7, #4]
 8004f06:	4613      	mov	r3, r2
 8004f08:	005b      	lsls	r3, r3, #1
 8004f0a:	4413      	add	r3, r2
 8004f0c:	011b      	lsls	r3, r3, #4
 8004f0e:	440b      	add	r3, r1
 8004f10:	3340      	adds	r3, #64	@ 0x40
 8004f12:	2204      	movs	r2, #4
 8004f14:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004f16:	e0f4      	b.n	8005102 <HCD_HC_IN_IRQHandler+0x718>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004f18:	78fa      	ldrb	r2, [r7, #3]
 8004f1a:	6879      	ldr	r1, [r7, #4]
 8004f1c:	4613      	mov	r3, r2
 8004f1e:	005b      	lsls	r3, r3, #1
 8004f20:	4413      	add	r3, r2
 8004f22:	011b      	lsls	r3, r3, #4
 8004f24:	440b      	add	r3, r1
 8004f26:	3340      	adds	r3, #64	@ 0x40
 8004f28:	2202      	movs	r2, #2
 8004f2a:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004f2c:	78fa      	ldrb	r2, [r7, #3]
 8004f2e:	6879      	ldr	r1, [r7, #4]
 8004f30:	4613      	mov	r3, r2
 8004f32:	005b      	lsls	r3, r3, #1
 8004f34:	4413      	add	r3, r2
 8004f36:	011b      	lsls	r3, r3, #4
 8004f38:	440b      	add	r3, r1
 8004f3a:	331c      	adds	r3, #28
 8004f3c:	781b      	ldrb	r3, [r3, #0]
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d00b      	beq.n	8004f5a <HCD_HC_IN_IRQHandler+0x570>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004f42:	78fa      	ldrb	r2, [r7, #3]
 8004f44:	6879      	ldr	r1, [r7, #4]
 8004f46:	4613      	mov	r3, r2
 8004f48:	005b      	lsls	r3, r3, #1
 8004f4a:	4413      	add	r3, r2
 8004f4c:	011b      	lsls	r3, r3, #4
 8004f4e:	440b      	add	r3, r1
 8004f50:	331c      	adds	r3, #28
 8004f52:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004f54:	2b02      	cmp	r3, #2
 8004f56:	f040 80d4 	bne.w	8005102 <HCD_HC_IN_IRQHandler+0x718>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8004f5a:	78fb      	ldrb	r3, [r7, #3]
 8004f5c:	015a      	lsls	r2, r3, #5
 8004f5e:	693b      	ldr	r3, [r7, #16]
 8004f60:	4413      	add	r3, r2
 8004f62:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004f70:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004f78:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8004f7a:	78fb      	ldrb	r3, [r7, #3]
 8004f7c:	015a      	lsls	r2, r3, #5
 8004f7e:	693b      	ldr	r3, [r7, #16]
 8004f80:	4413      	add	r3, r2
 8004f82:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004f86:	461a      	mov	r2, r3
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004f8c:	e0b9      	b.n	8005102 <HCD_HC_IN_IRQHandler+0x718>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8004f8e:	78fa      	ldrb	r2, [r7, #3]
 8004f90:	6879      	ldr	r1, [r7, #4]
 8004f92:	4613      	mov	r3, r2
 8004f94:	005b      	lsls	r3, r3, #1
 8004f96:	4413      	add	r3, r2
 8004f98:	011b      	lsls	r3, r3, #4
 8004f9a:	440b      	add	r3, r1
 8004f9c:	3341      	adds	r3, #65	@ 0x41
 8004f9e:	781b      	ldrb	r3, [r3, #0]
 8004fa0:	2b05      	cmp	r3, #5
 8004fa2:	d10a      	bne.n	8004fba <HCD_HC_IN_IRQHandler+0x5d0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004fa4:	78fa      	ldrb	r2, [r7, #3]
 8004fa6:	6879      	ldr	r1, [r7, #4]
 8004fa8:	4613      	mov	r3, r2
 8004faa:	005b      	lsls	r3, r3, #1
 8004fac:	4413      	add	r3, r2
 8004fae:	011b      	lsls	r3, r3, #4
 8004fb0:	440b      	add	r3, r1
 8004fb2:	3341      	adds	r3, #65	@ 0x41
 8004fb4:	2202      	movs	r2, #2
 8004fb6:	701a      	strb	r2, [r3, #0]
 8004fb8:	e0a4      	b.n	8005104 <HCD_HC_IN_IRQHandler+0x71a>
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8004fba:	78fa      	ldrb	r2, [r7, #3]
 8004fbc:	6879      	ldr	r1, [r7, #4]
 8004fbe:	4613      	mov	r3, r2
 8004fc0:	005b      	lsls	r3, r3, #1
 8004fc2:	4413      	add	r3, r2
 8004fc4:	011b      	lsls	r3, r3, #4
 8004fc6:	440b      	add	r3, r1
 8004fc8:	3341      	adds	r3, #65	@ 0x41
 8004fca:	781b      	ldrb	r3, [r3, #0]
 8004fcc:	2b03      	cmp	r3, #3
 8004fce:	d10a      	bne.n	8004fe6 <HCD_HC_IN_IRQHandler+0x5fc>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004fd0:	78fa      	ldrb	r2, [r7, #3]
 8004fd2:	6879      	ldr	r1, [r7, #4]
 8004fd4:	4613      	mov	r3, r2
 8004fd6:	005b      	lsls	r3, r3, #1
 8004fd8:	4413      	add	r3, r2
 8004fda:	011b      	lsls	r3, r3, #4
 8004fdc:	440b      	add	r3, r1
 8004fde:	3341      	adds	r3, #65	@ 0x41
 8004fe0:	2202      	movs	r2, #2
 8004fe2:	701a      	strb	r2, [r3, #0]
 8004fe4:	e08e      	b.n	8005104 <HCD_HC_IN_IRQHandler+0x71a>
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8004fe6:	78fa      	ldrb	r2, [r7, #3]
 8004fe8:	6879      	ldr	r1, [r7, #4]
 8004fea:	4613      	mov	r3, r2
 8004fec:	005b      	lsls	r3, r3, #1
 8004fee:	4413      	add	r3, r2
 8004ff0:	011b      	lsls	r3, r3, #4
 8004ff2:	440b      	add	r3, r1
 8004ff4:	3341      	adds	r3, #65	@ 0x41
 8004ff6:	781b      	ldrb	r3, [r3, #0]
 8004ff8:	2b04      	cmp	r3, #4
 8004ffa:	d143      	bne.n	8005084 <HCD_HC_IN_IRQHandler+0x69a>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004ffc:	78fa      	ldrb	r2, [r7, #3]
 8004ffe:	6879      	ldr	r1, [r7, #4]
 8005000:	4613      	mov	r3, r2
 8005002:	005b      	lsls	r3, r3, #1
 8005004:	4413      	add	r3, r2
 8005006:	011b      	lsls	r3, r3, #4
 8005008:	440b      	add	r3, r1
 800500a:	3341      	adds	r3, #65	@ 0x41
 800500c:	2202      	movs	r2, #2
 800500e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8005010:	78fa      	ldrb	r2, [r7, #3]
 8005012:	6879      	ldr	r1, [r7, #4]
 8005014:	4613      	mov	r3, r2
 8005016:	005b      	lsls	r3, r3, #1
 8005018:	4413      	add	r3, r2
 800501a:	011b      	lsls	r3, r3, #4
 800501c:	440b      	add	r3, r1
 800501e:	3340      	adds	r3, #64	@ 0x40
 8005020:	2202      	movs	r2, #2
 8005022:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8005024:	78fa      	ldrb	r2, [r7, #3]
 8005026:	6879      	ldr	r1, [r7, #4]
 8005028:	4613      	mov	r3, r2
 800502a:	005b      	lsls	r3, r3, #1
 800502c:	4413      	add	r3, r2
 800502e:	011b      	lsls	r3, r3, #4
 8005030:	440b      	add	r3, r1
 8005032:	331c      	adds	r3, #28
 8005034:	781b      	ldrb	r3, [r3, #0]
 8005036:	2b00      	cmp	r3, #0
 8005038:	d00a      	beq.n	8005050 <HCD_HC_IN_IRQHandler+0x666>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800503a:	78fa      	ldrb	r2, [r7, #3]
 800503c:	6879      	ldr	r1, [r7, #4]
 800503e:	4613      	mov	r3, r2
 8005040:	005b      	lsls	r3, r3, #1
 8005042:	4413      	add	r3, r2
 8005044:	011b      	lsls	r3, r3, #4
 8005046:	440b      	add	r3, r1
 8005048:	331c      	adds	r3, #28
 800504a:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800504c:	2b02      	cmp	r3, #2
 800504e:	d159      	bne.n	8005104 <HCD_HC_IN_IRQHandler+0x71a>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8005050:	78fb      	ldrb	r3, [r7, #3]
 8005052:	015a      	lsls	r2, r3, #5
 8005054:	693b      	ldr	r3, [r7, #16]
 8005056:	4413      	add	r3, r2
 8005058:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005066:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800506e:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8005070:	78fb      	ldrb	r3, [r7, #3]
 8005072:	015a      	lsls	r2, r3, #5
 8005074:	693b      	ldr	r3, [r7, #16]
 8005076:	4413      	add	r3, r2
 8005078:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800507c:	461a      	mov	r2, r3
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	6013      	str	r3, [r2, #0]
 8005082:	e03f      	b.n	8005104 <HCD_HC_IN_IRQHandler+0x71a>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8005084:	78fa      	ldrb	r2, [r7, #3]
 8005086:	6879      	ldr	r1, [r7, #4]
 8005088:	4613      	mov	r3, r2
 800508a:	005b      	lsls	r3, r3, #1
 800508c:	4413      	add	r3, r2
 800508e:	011b      	lsls	r3, r3, #4
 8005090:	440b      	add	r3, r1
 8005092:	3341      	adds	r3, #65	@ 0x41
 8005094:	781b      	ldrb	r3, [r3, #0]
 8005096:	2b08      	cmp	r3, #8
 8005098:	d126      	bne.n	80050e8 <HCD_HC_IN_IRQHandler+0x6fe>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800509a:	78fa      	ldrb	r2, [r7, #3]
 800509c:	6879      	ldr	r1, [r7, #4]
 800509e:	4613      	mov	r3, r2
 80050a0:	005b      	lsls	r3, r3, #1
 80050a2:	4413      	add	r3, r2
 80050a4:	011b      	lsls	r3, r3, #4
 80050a6:	440b      	add	r3, r1
 80050a8:	3341      	adds	r3, #65	@ 0x41
 80050aa:	2202      	movs	r2, #2
 80050ac:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80050ae:	78fa      	ldrb	r2, [r7, #3]
 80050b0:	6879      	ldr	r1, [r7, #4]
 80050b2:	4613      	mov	r3, r2
 80050b4:	005b      	lsls	r3, r3, #1
 80050b6:	4413      	add	r3, r2
 80050b8:	011b      	lsls	r3, r3, #4
 80050ba:	440b      	add	r3, r1
 80050bc:	333c      	adds	r3, #60	@ 0x3c
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	1c59      	adds	r1, r3, #1
 80050c2:	6878      	ldr	r0, [r7, #4]
 80050c4:	4613      	mov	r3, r2
 80050c6:	005b      	lsls	r3, r3, #1
 80050c8:	4413      	add	r3, r2
 80050ca:	011b      	lsls	r3, r3, #4
 80050cc:	4403      	add	r3, r0
 80050ce:	333c      	adds	r3, #60	@ 0x3c
 80050d0:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 80050d2:	78fa      	ldrb	r2, [r7, #3]
 80050d4:	6879      	ldr	r1, [r7, #4]
 80050d6:	4613      	mov	r3, r2
 80050d8:	005b      	lsls	r3, r3, #1
 80050da:	4413      	add	r3, r2
 80050dc:	011b      	lsls	r3, r3, #4
 80050de:	440b      	add	r3, r1
 80050e0:	3340      	adds	r3, #64	@ 0x40
 80050e2:	2204      	movs	r2, #4
 80050e4:	701a      	strb	r2, [r3, #0]
 80050e6:	e00d      	b.n	8005104 <HCD_HC_IN_IRQHandler+0x71a>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 80050e8:	78fa      	ldrb	r2, [r7, #3]
 80050ea:	6879      	ldr	r1, [r7, #4]
 80050ec:	4613      	mov	r3, r2
 80050ee:	005b      	lsls	r3, r3, #1
 80050f0:	4413      	add	r3, r2
 80050f2:	011b      	lsls	r3, r3, #4
 80050f4:	440b      	add	r3, r1
 80050f6:	3341      	adds	r3, #65	@ 0x41
 80050f8:	781b      	ldrb	r3, [r3, #0]
 80050fa:	2b02      	cmp	r3, #2
 80050fc:	f000 80b0 	beq.w	8005260 <HCD_HC_IN_IRQHandler+0x876>
 8005100:	e000      	b.n	8005104 <HCD_HC_IN_IRQHandler+0x71a>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8005102:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8005104:	78fa      	ldrb	r2, [r7, #3]
 8005106:	6879      	ldr	r1, [r7, #4]
 8005108:	4613      	mov	r3, r2
 800510a:	005b      	lsls	r3, r3, #1
 800510c:	4413      	add	r3, r2
 800510e:	011b      	lsls	r3, r3, #4
 8005110:	440b      	add	r3, r1
 8005112:	3340      	adds	r3, #64	@ 0x40
 8005114:	781a      	ldrb	r2, [r3, #0]
 8005116:	78fb      	ldrb	r3, [r7, #3]
 8005118:	4619      	mov	r1, r3
 800511a:	6878      	ldr	r0, [r7, #4]
 800511c:	f003 fb4c 	bl	80087b8 <HAL_HCD_HC_NotifyURBChange_Callback>
 8005120:	e09f      	b.n	8005262 <HCD_HC_IN_IRQHandler+0x878>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	78fa      	ldrb	r2, [r7, #3]
 8005128:	4611      	mov	r1, r2
 800512a:	4618      	mov	r0, r3
 800512c:	f003 f84c 	bl	80081c8 <USB_ReadChInterrupts>
 8005130:	4603      	mov	r3, r0
 8005132:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005136:	2b40      	cmp	r3, #64	@ 0x40
 8005138:	d124      	bne.n	8005184 <HCD_HC_IN_IRQHandler+0x79a>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 800513a:	78fb      	ldrb	r3, [r7, #3]
 800513c:	015a      	lsls	r2, r3, #5
 800513e:	693b      	ldr	r3, [r7, #16]
 8005140:	4413      	add	r3, r2
 8005142:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005146:	461a      	mov	r2, r3
 8005148:	2340      	movs	r3, #64	@ 0x40
 800514a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 800514c:	78fa      	ldrb	r2, [r7, #3]
 800514e:	6879      	ldr	r1, [r7, #4]
 8005150:	4613      	mov	r3, r2
 8005152:	005b      	lsls	r3, r3, #1
 8005154:	4413      	add	r3, r2
 8005156:	011b      	lsls	r3, r3, #4
 8005158:	440b      	add	r3, r1
 800515a:	3341      	adds	r3, #65	@ 0x41
 800515c:	2205      	movs	r2, #5
 800515e:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8005160:	78fa      	ldrb	r2, [r7, #3]
 8005162:	6879      	ldr	r1, [r7, #4]
 8005164:	4613      	mov	r3, r2
 8005166:	005b      	lsls	r3, r3, #1
 8005168:	4413      	add	r3, r2
 800516a:	011b      	lsls	r3, r3, #4
 800516c:	440b      	add	r3, r1
 800516e:	333c      	adds	r3, #60	@ 0x3c
 8005170:	2200      	movs	r2, #0
 8005172:	601a      	str	r2, [r3, #0]

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	78fa      	ldrb	r2, [r7, #3]
 800517a:	4611      	mov	r1, r2
 800517c:	4618      	mov	r0, r3
 800517e:	f003 f8a0 	bl	80082c2 <USB_HC_Halt>
 8005182:	e06e      	b.n	8005262 <HCD_HC_IN_IRQHandler+0x878>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	78fa      	ldrb	r2, [r7, #3]
 800518a:	4611      	mov	r1, r2
 800518c:	4618      	mov	r0, r3
 800518e:	f003 f81b 	bl	80081c8 <USB_ReadChInterrupts>
 8005192:	4603      	mov	r3, r0
 8005194:	f003 0310 	and.w	r3, r3, #16
 8005198:	2b10      	cmp	r3, #16
 800519a:	d162      	bne.n	8005262 <HCD_HC_IN_IRQHandler+0x878>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 800519c:	78fa      	ldrb	r2, [r7, #3]
 800519e:	6879      	ldr	r1, [r7, #4]
 80051a0:	4613      	mov	r3, r2
 80051a2:	005b      	lsls	r3, r3, #1
 80051a4:	4413      	add	r3, r2
 80051a6:	011b      	lsls	r3, r3, #4
 80051a8:	440b      	add	r3, r1
 80051aa:	331c      	adds	r3, #28
 80051ac:	781b      	ldrb	r3, [r3, #0]
 80051ae:	2b03      	cmp	r3, #3
 80051b0:	d11b      	bne.n	80051ea <HCD_HC_IN_IRQHandler+0x800>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80051b2:	78fa      	ldrb	r2, [r7, #3]
 80051b4:	6879      	ldr	r1, [r7, #4]
 80051b6:	4613      	mov	r3, r2
 80051b8:	005b      	lsls	r3, r3, #1
 80051ba:	4413      	add	r3, r2
 80051bc:	011b      	lsls	r3, r3, #4
 80051be:	440b      	add	r3, r1
 80051c0:	333c      	adds	r3, #60	@ 0x3c
 80051c2:	2200      	movs	r2, #0
 80051c4:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 80051c6:	78fa      	ldrb	r2, [r7, #3]
 80051c8:	6879      	ldr	r1, [r7, #4]
 80051ca:	4613      	mov	r3, r2
 80051cc:	005b      	lsls	r3, r3, #1
 80051ce:	4413      	add	r3, r2
 80051d0:	011b      	lsls	r3, r3, #4
 80051d2:	440b      	add	r3, r1
 80051d4:	3341      	adds	r3, #65	@ 0x41
 80051d6:	2204      	movs	r2, #4
 80051d8:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	78fa      	ldrb	r2, [r7, #3]
 80051e0:	4611      	mov	r1, r2
 80051e2:	4618      	mov	r0, r3
 80051e4:	f003 f86d 	bl	80082c2 <USB_HC_Halt>
 80051e8:	e030      	b.n	800524c <HCD_HC_IN_IRQHandler+0x862>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80051ea:	78fa      	ldrb	r2, [r7, #3]
 80051ec:	6879      	ldr	r1, [r7, #4]
 80051ee:	4613      	mov	r3, r2
 80051f0:	005b      	lsls	r3, r3, #1
 80051f2:	4413      	add	r3, r2
 80051f4:	011b      	lsls	r3, r3, #4
 80051f6:	440b      	add	r3, r1
 80051f8:	331c      	adds	r3, #28
 80051fa:	781b      	ldrb	r3, [r3, #0]
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d00a      	beq.n	8005216 <HCD_HC_IN_IRQHandler+0x82c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8005200:	78fa      	ldrb	r2, [r7, #3]
 8005202:	6879      	ldr	r1, [r7, #4]
 8005204:	4613      	mov	r3, r2
 8005206:	005b      	lsls	r3, r3, #1
 8005208:	4413      	add	r3, r2
 800520a:	011b      	lsls	r3, r3, #4
 800520c:	440b      	add	r3, r1
 800520e:	331c      	adds	r3, #28
 8005210:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8005212:	2b02      	cmp	r3, #2
 8005214:	d11a      	bne.n	800524c <HCD_HC_IN_IRQHandler+0x862>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8005216:	78fa      	ldrb	r2, [r7, #3]
 8005218:	6879      	ldr	r1, [r7, #4]
 800521a:	4613      	mov	r3, r2
 800521c:	005b      	lsls	r3, r3, #1
 800521e:	4413      	add	r3, r2
 8005220:	011b      	lsls	r3, r3, #4
 8005222:	440b      	add	r3, r1
 8005224:	333c      	adds	r3, #60	@ 0x3c
 8005226:	2200      	movs	r2, #0
 8005228:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 800522a:	78fa      	ldrb	r2, [r7, #3]
 800522c:	6879      	ldr	r1, [r7, #4]
 800522e:	4613      	mov	r3, r2
 8005230:	005b      	lsls	r3, r3, #1
 8005232:	4413      	add	r3, r2
 8005234:	011b      	lsls	r3, r3, #4
 8005236:	440b      	add	r3, r1
 8005238:	3341      	adds	r3, #65	@ 0x41
 800523a:	2204      	movs	r2, #4
 800523c:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	78fa      	ldrb	r2, [r7, #3]
 8005244:	4611      	mov	r1, r2
 8005246:	4618      	mov	r0, r3
 8005248:	f003 f83b 	bl	80082c2 <USB_HC_Halt>
    else
    {
      /* ... */
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 800524c:	78fb      	ldrb	r3, [r7, #3]
 800524e:	015a      	lsls	r2, r3, #5
 8005250:	693b      	ldr	r3, [r7, #16]
 8005252:	4413      	add	r3, r2
 8005254:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005258:	461a      	mov	r2, r3
 800525a:	2310      	movs	r3, #16
 800525c:	6093      	str	r3, [r2, #8]
 800525e:	e000      	b.n	8005262 <HCD_HC_IN_IRQHandler+0x878>
        return;
 8005260:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8005262:	3718      	adds	r7, #24
 8005264:	46bd      	mov	sp, r7
 8005266:	bd80      	pop	{r7, pc}

08005268 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8005268:	b580      	push	{r7, lr}
 800526a:	b086      	sub	sp, #24
 800526c:	af00      	add	r7, sp, #0
 800526e:	6078      	str	r0, [r7, #4]
 8005270:	460b      	mov	r3, r1
 8005272:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800527a:	697b      	ldr	r3, [r7, #20]
 800527c:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	78fa      	ldrb	r2, [r7, #3]
 8005284:	4611      	mov	r1, r2
 8005286:	4618      	mov	r0, r3
 8005288:	f002 ff9e 	bl	80081c8 <USB_ReadChInterrupts>
 800528c:	4603      	mov	r3, r0
 800528e:	f003 0304 	and.w	r3, r3, #4
 8005292:	2b04      	cmp	r3, #4
 8005294:	d11a      	bne.n	80052cc <HCD_HC_OUT_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8005296:	78fb      	ldrb	r3, [r7, #3]
 8005298:	015a      	lsls	r2, r3, #5
 800529a:	693b      	ldr	r3, [r7, #16]
 800529c:	4413      	add	r3, r2
 800529e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80052a2:	461a      	mov	r2, r3
 80052a4:	2304      	movs	r3, #4
 80052a6:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80052a8:	78fa      	ldrb	r2, [r7, #3]
 80052aa:	6879      	ldr	r1, [r7, #4]
 80052ac:	4613      	mov	r3, r2
 80052ae:	005b      	lsls	r3, r3, #1
 80052b0:	4413      	add	r3, r2
 80052b2:	011b      	lsls	r3, r3, #4
 80052b4:	440b      	add	r3, r1
 80052b6:	3341      	adds	r3, #65	@ 0x41
 80052b8:	2207      	movs	r2, #7
 80052ba:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	78fa      	ldrb	r2, [r7, #3]
 80052c2:	4611      	mov	r1, r2
 80052c4:	4618      	mov	r0, r3
 80052c6:	f002 fffc 	bl	80082c2 <USB_HC_Halt>
 80052ca:	e2a4      	b.n	8005816 <HCD_HC_OUT_IRQHandler+0x5ae>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	78fa      	ldrb	r2, [r7, #3]
 80052d2:	4611      	mov	r1, r2
 80052d4:	4618      	mov	r0, r3
 80052d6:	f002 ff77 	bl	80081c8 <USB_ReadChInterrupts>
 80052da:	4603      	mov	r3, r0
 80052dc:	f003 0320 	and.w	r3, r3, #32
 80052e0:	2b20      	cmp	r3, #32
 80052e2:	d109      	bne.n	80052f8 <HCD_HC_OUT_IRQHandler+0x90>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80052e4:	78fb      	ldrb	r3, [r7, #3]
 80052e6:	015a      	lsls	r2, r3, #5
 80052e8:	693b      	ldr	r3, [r7, #16]
 80052ea:	4413      	add	r3, r2
 80052ec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80052f0:	461a      	mov	r2, r3
 80052f2:	2320      	movs	r3, #32
 80052f4:	6093      	str	r3, [r2, #8]
 80052f6:	e28e      	b.n	8005816 <HCD_HC_OUT_IRQHandler+0x5ae>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	78fa      	ldrb	r2, [r7, #3]
 80052fe:	4611      	mov	r1, r2
 8005300:	4618      	mov	r0, r3
 8005302:	f002 ff61 	bl	80081c8 <USB_ReadChInterrupts>
 8005306:	4603      	mov	r3, r0
 8005308:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800530c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005310:	d111      	bne.n	8005336 <HCD_HC_OUT_IRQHandler+0xce>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8005312:	78fb      	ldrb	r3, [r7, #3]
 8005314:	015a      	lsls	r2, r3, #5
 8005316:	693b      	ldr	r3, [r7, #16]
 8005318:	4413      	add	r3, r2
 800531a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800531e:	461a      	mov	r2, r3
 8005320:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005324:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	78fa      	ldrb	r2, [r7, #3]
 800532c:	4611      	mov	r1, r2
 800532e:	4618      	mov	r0, r3
 8005330:	f002 ffc7 	bl	80082c2 <USB_HC_Halt>
 8005334:	e26f      	b.n	8005816 <HCD_HC_OUT_IRQHandler+0x5ae>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	78fa      	ldrb	r2, [r7, #3]
 800533c:	4611      	mov	r1, r2
 800533e:	4618      	mov	r0, r3
 8005340:	f002 ff42 	bl	80081c8 <USB_ReadChInterrupts>
 8005344:	4603      	mov	r3, r0
 8005346:	f003 0301 	and.w	r3, r3, #1
 800534a:	2b01      	cmp	r3, #1
 800534c:	d124      	bne.n	8005398 <HCD_HC_OUT_IRQHandler+0x130>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 800534e:	78fa      	ldrb	r2, [r7, #3]
 8005350:	6879      	ldr	r1, [r7, #4]
 8005352:	4613      	mov	r3, r2
 8005354:	005b      	lsls	r3, r3, #1
 8005356:	4413      	add	r3, r2
 8005358:	011b      	lsls	r3, r3, #4
 800535a:	440b      	add	r3, r1
 800535c:	333c      	adds	r3, #60	@ 0x3c
 800535e:	2200      	movs	r2, #0
 8005360:	601a      	str	r2, [r3, #0]

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8005362:	78fb      	ldrb	r3, [r7, #3]
 8005364:	015a      	lsls	r2, r3, #5
 8005366:	693b      	ldr	r3, [r7, #16]
 8005368:	4413      	add	r3, r2
 800536a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800536e:	461a      	mov	r2, r3
 8005370:	2301      	movs	r3, #1
 8005372:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8005374:	78fa      	ldrb	r2, [r7, #3]
 8005376:	6879      	ldr	r1, [r7, #4]
 8005378:	4613      	mov	r3, r2
 800537a:	005b      	lsls	r3, r3, #1
 800537c:	4413      	add	r3, r2
 800537e:	011b      	lsls	r3, r3, #4
 8005380:	440b      	add	r3, r1
 8005382:	3341      	adds	r3, #65	@ 0x41
 8005384:	2201      	movs	r2, #1
 8005386:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	78fa      	ldrb	r2, [r7, #3]
 800538e:	4611      	mov	r1, r2
 8005390:	4618      	mov	r0, r3
 8005392:	f002 ff96 	bl	80082c2 <USB_HC_Halt>
 8005396:	e23e      	b.n	8005816 <HCD_HC_OUT_IRQHandler+0x5ae>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	78fa      	ldrb	r2, [r7, #3]
 800539e:	4611      	mov	r1, r2
 80053a0:	4618      	mov	r0, r3
 80053a2:	f002 ff11 	bl	80081c8 <USB_ReadChInterrupts>
 80053a6:	4603      	mov	r3, r0
 80053a8:	f003 0308 	and.w	r3, r3, #8
 80053ac:	2b08      	cmp	r3, #8
 80053ae:	d11a      	bne.n	80053e6 <HCD_HC_OUT_IRQHandler+0x17e>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 80053b0:	78fb      	ldrb	r3, [r7, #3]
 80053b2:	015a      	lsls	r2, r3, #5
 80053b4:	693b      	ldr	r3, [r7, #16]
 80053b6:	4413      	add	r3, r2
 80053b8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80053bc:	461a      	mov	r2, r3
 80053be:	2308      	movs	r3, #8
 80053c0:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 80053c2:	78fa      	ldrb	r2, [r7, #3]
 80053c4:	6879      	ldr	r1, [r7, #4]
 80053c6:	4613      	mov	r3, r2
 80053c8:	005b      	lsls	r3, r3, #1
 80053ca:	4413      	add	r3, r2
 80053cc:	011b      	lsls	r3, r3, #4
 80053ce:	440b      	add	r3, r1
 80053d0:	3341      	adds	r3, #65	@ 0x41
 80053d2:	2206      	movs	r2, #6
 80053d4:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	78fa      	ldrb	r2, [r7, #3]
 80053dc:	4611      	mov	r1, r2
 80053de:	4618      	mov	r0, r3
 80053e0:	f002 ff6f 	bl	80082c2 <USB_HC_Halt>
 80053e4:	e217      	b.n	8005816 <HCD_HC_OUT_IRQHandler+0x5ae>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	78fa      	ldrb	r2, [r7, #3]
 80053ec:	4611      	mov	r1, r2
 80053ee:	4618      	mov	r0, r3
 80053f0:	f002 feea 	bl	80081c8 <USB_ReadChInterrupts>
 80053f4:	4603      	mov	r3, r0
 80053f6:	f003 0310 	and.w	r3, r3, #16
 80053fa:	2b10      	cmp	r3, #16
 80053fc:	d124      	bne.n	8005448 <HCD_HC_OUT_IRQHandler+0x1e0>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 80053fe:	78fa      	ldrb	r2, [r7, #3]
 8005400:	6879      	ldr	r1, [r7, #4]
 8005402:	4613      	mov	r3, r2
 8005404:	005b      	lsls	r3, r3, #1
 8005406:	4413      	add	r3, r2
 8005408:	011b      	lsls	r3, r3, #4
 800540a:	440b      	add	r3, r1
 800540c:	333c      	adds	r3, #60	@ 0x3c
 800540e:	2200      	movs	r2, #0
 8005410:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 8005412:	78fa      	ldrb	r2, [r7, #3]
 8005414:	6879      	ldr	r1, [r7, #4]
 8005416:	4613      	mov	r3, r2
 8005418:	005b      	lsls	r3, r3, #1
 800541a:	4413      	add	r3, r2
 800541c:	011b      	lsls	r3, r3, #4
 800541e:	440b      	add	r3, r1
 8005420:	3341      	adds	r3, #65	@ 0x41
 8005422:	2204      	movs	r2, #4
 8005424:	701a      	strb	r2, [r3, #0]

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	78fa      	ldrb	r2, [r7, #3]
 800542c:	4611      	mov	r1, r2
 800542e:	4618      	mov	r0, r3
 8005430:	f002 ff47 	bl	80082c2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8005434:	78fb      	ldrb	r3, [r7, #3]
 8005436:	015a      	lsls	r2, r3, #5
 8005438:	693b      	ldr	r3, [r7, #16]
 800543a:	4413      	add	r3, r2
 800543c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005440:	461a      	mov	r2, r3
 8005442:	2310      	movs	r3, #16
 8005444:	6093      	str	r3, [r2, #8]
 8005446:	e1e6      	b.n	8005816 <HCD_HC_OUT_IRQHandler+0x5ae>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	78fa      	ldrb	r2, [r7, #3]
 800544e:	4611      	mov	r1, r2
 8005450:	4618      	mov	r0, r3
 8005452:	f002 feb9 	bl	80081c8 <USB_ReadChInterrupts>
 8005456:	4603      	mov	r3, r0
 8005458:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800545c:	2b80      	cmp	r3, #128	@ 0x80
 800545e:	d11a      	bne.n	8005496 <HCD_HC_OUT_IRQHandler+0x22e>
  {
    hhcd->hc[chnum].state = HC_XACTERR;
 8005460:	78fa      	ldrb	r2, [r7, #3]
 8005462:	6879      	ldr	r1, [r7, #4]
 8005464:	4613      	mov	r3, r2
 8005466:	005b      	lsls	r3, r3, #1
 8005468:	4413      	add	r3, r2
 800546a:	011b      	lsls	r3, r3, #4
 800546c:	440b      	add	r3, r1
 800546e:	3341      	adds	r3, #65	@ 0x41
 8005470:	2207      	movs	r2, #7
 8005472:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	78fa      	ldrb	r2, [r7, #3]
 800547a:	4611      	mov	r1, r2
 800547c:	4618      	mov	r0, r3
 800547e:	f002 ff20 	bl	80082c2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8005482:	78fb      	ldrb	r3, [r7, #3]
 8005484:	015a      	lsls	r2, r3, #5
 8005486:	693b      	ldr	r3, [r7, #16]
 8005488:	4413      	add	r3, r2
 800548a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800548e:	461a      	mov	r2, r3
 8005490:	2380      	movs	r3, #128	@ 0x80
 8005492:	6093      	str	r3, [r2, #8]
 8005494:	e1bf      	b.n	8005816 <HCD_HC_OUT_IRQHandler+0x5ae>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	78fa      	ldrb	r2, [r7, #3]
 800549c:	4611      	mov	r1, r2
 800549e:	4618      	mov	r0, r3
 80054a0:	f002 fe92 	bl	80081c8 <USB_ReadChInterrupts>
 80054a4:	4603      	mov	r3, r0
 80054a6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80054aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80054ae:	d11b      	bne.n	80054e8 <HCD_HC_OUT_IRQHandler+0x280>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 80054b0:	78fa      	ldrb	r2, [r7, #3]
 80054b2:	6879      	ldr	r1, [r7, #4]
 80054b4:	4613      	mov	r3, r2
 80054b6:	005b      	lsls	r3, r3, #1
 80054b8:	4413      	add	r3, r2
 80054ba:	011b      	lsls	r3, r3, #4
 80054bc:	440b      	add	r3, r1
 80054be:	3341      	adds	r3, #65	@ 0x41
 80054c0:	2209      	movs	r2, #9
 80054c2:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	78fa      	ldrb	r2, [r7, #3]
 80054ca:	4611      	mov	r1, r2
 80054cc:	4618      	mov	r0, r3
 80054ce:	f002 fef8 	bl	80082c2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 80054d2:	78fb      	ldrb	r3, [r7, #3]
 80054d4:	015a      	lsls	r2, r3, #5
 80054d6:	693b      	ldr	r3, [r7, #16]
 80054d8:	4413      	add	r3, r2
 80054da:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80054de:	461a      	mov	r2, r3
 80054e0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80054e4:	6093      	str	r3, [r2, #8]
 80054e6:	e196      	b.n	8005816 <HCD_HC_OUT_IRQHandler+0x5ae>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	78fa      	ldrb	r2, [r7, #3]
 80054ee:	4611      	mov	r1, r2
 80054f0:	4618      	mov	r0, r3
 80054f2:	f002 fe69 	bl	80081c8 <USB_ReadChInterrupts>
 80054f6:	4603      	mov	r3, r0
 80054f8:	f003 0302 	and.w	r3, r3, #2
 80054fc:	2b02      	cmp	r3, #2
 80054fe:	f040 8187 	bne.w	8005810 <HCD_HC_OUT_IRQHandler+0x5a8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8005502:	78fb      	ldrb	r3, [r7, #3]
 8005504:	015a      	lsls	r2, r3, #5
 8005506:	693b      	ldr	r3, [r7, #16]
 8005508:	4413      	add	r3, r2
 800550a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800550e:	461a      	mov	r2, r3
 8005510:	2302      	movs	r3, #2
 8005512:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8005514:	78fa      	ldrb	r2, [r7, #3]
 8005516:	6879      	ldr	r1, [r7, #4]
 8005518:	4613      	mov	r3, r2
 800551a:	005b      	lsls	r3, r3, #1
 800551c:	4413      	add	r3, r2
 800551e:	011b      	lsls	r3, r3, #4
 8005520:	440b      	add	r3, r1
 8005522:	3341      	adds	r3, #65	@ 0x41
 8005524:	781b      	ldrb	r3, [r3, #0]
 8005526:	2b01      	cmp	r3, #1
 8005528:	f040 8097 	bne.w	800565a <HCD_HC_OUT_IRQHandler+0x3f2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800552c:	78fa      	ldrb	r2, [r7, #3]
 800552e:	6879      	ldr	r1, [r7, #4]
 8005530:	4613      	mov	r3, r2
 8005532:	005b      	lsls	r3, r3, #1
 8005534:	4413      	add	r3, r2
 8005536:	011b      	lsls	r3, r3, #4
 8005538:	440b      	add	r3, r1
 800553a:	3341      	adds	r3, #65	@ 0x41
 800553c:	2202      	movs	r2, #2
 800553e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8005540:	78fa      	ldrb	r2, [r7, #3]
 8005542:	6879      	ldr	r1, [r7, #4]
 8005544:	4613      	mov	r3, r2
 8005546:	005b      	lsls	r3, r3, #1
 8005548:	4413      	add	r3, r2
 800554a:	011b      	lsls	r3, r3, #4
 800554c:	440b      	add	r3, r1
 800554e:	3340      	adds	r3, #64	@ 0x40
 8005550:	2201      	movs	r2, #1
 8005552:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8005554:	78fa      	ldrb	r2, [r7, #3]
 8005556:	6879      	ldr	r1, [r7, #4]
 8005558:	4613      	mov	r3, r2
 800555a:	005b      	lsls	r3, r3, #1
 800555c:	4413      	add	r3, r2
 800555e:	011b      	lsls	r3, r3, #4
 8005560:	440b      	add	r3, r1
 8005562:	331c      	adds	r3, #28
 8005564:	781b      	ldrb	r3, [r3, #0]
 8005566:	2b02      	cmp	r3, #2
 8005568:	d00b      	beq.n	8005582 <HCD_HC_OUT_IRQHandler+0x31a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 800556a:	78fa      	ldrb	r2, [r7, #3]
 800556c:	6879      	ldr	r1, [r7, #4]
 800556e:	4613      	mov	r3, r2
 8005570:	005b      	lsls	r3, r3, #1
 8005572:	4413      	add	r3, r2
 8005574:	011b      	lsls	r3, r3, #4
 8005576:	440b      	add	r3, r1
 8005578:	331c      	adds	r3, #28
 800557a:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 800557c:	2b03      	cmp	r3, #3
 800557e:	f040 8138 	bne.w	80057f2 <HCD_HC_OUT_IRQHandler+0x58a>
      {
        if (hhcd->Init.dma_enable == 0U)
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	799b      	ldrb	r3, [r3, #6]
 8005586:	2b00      	cmp	r3, #0
 8005588:	d117      	bne.n	80055ba <HCD_HC_OUT_IRQHandler+0x352>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 800558a:	78fb      	ldrb	r3, [r7, #3]
 800558c:	6879      	ldr	r1, [r7, #4]
 800558e:	1c5a      	adds	r2, r3, #1
 8005590:	4613      	mov	r3, r2
 8005592:	005b      	lsls	r3, r3, #1
 8005594:	4413      	add	r3, r2
 8005596:	011b      	lsls	r3, r3, #4
 8005598:	440b      	add	r3, r1
 800559a:	3305      	adds	r3, #5
 800559c:	781a      	ldrb	r2, [r3, #0]
 800559e:	78fb      	ldrb	r3, [r7, #3]
 80055a0:	f082 0201 	eor.w	r2, r2, #1
 80055a4:	b2d0      	uxtb	r0, r2
 80055a6:	6879      	ldr	r1, [r7, #4]
 80055a8:	1c5a      	adds	r2, r3, #1
 80055aa:	4613      	mov	r3, r2
 80055ac:	005b      	lsls	r3, r3, #1
 80055ae:	4413      	add	r3, r2
 80055b0:	011b      	lsls	r3, r3, #4
 80055b2:	440b      	add	r3, r1
 80055b4:	3305      	adds	r3, #5
 80055b6:	4602      	mov	r2, r0
 80055b8:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	799b      	ldrb	r3, [r3, #6]
 80055be:	2b01      	cmp	r3, #1
 80055c0:	f040 8117 	bne.w	80057f2 <HCD_HC_OUT_IRQHandler+0x58a>
 80055c4:	78fa      	ldrb	r2, [r7, #3]
 80055c6:	6879      	ldr	r1, [r7, #4]
 80055c8:	4613      	mov	r3, r2
 80055ca:	005b      	lsls	r3, r3, #1
 80055cc:	4413      	add	r3, r2
 80055ce:	011b      	lsls	r3, r3, #4
 80055d0:	440b      	add	r3, r1
 80055d2:	332c      	adds	r3, #44	@ 0x2c
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	f000 810b 	beq.w	80057f2 <HCD_HC_OUT_IRQHandler+0x58a>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 80055dc:	78fa      	ldrb	r2, [r7, #3]
 80055de:	6879      	ldr	r1, [r7, #4]
 80055e0:	4613      	mov	r3, r2
 80055e2:	005b      	lsls	r3, r3, #1
 80055e4:	4413      	add	r3, r2
 80055e6:	011b      	lsls	r3, r3, #4
 80055e8:	440b      	add	r3, r1
 80055ea:	332c      	adds	r3, #44	@ 0x2c
 80055ec:	6819      	ldr	r1, [r3, #0]
 80055ee:	78fa      	ldrb	r2, [r7, #3]
 80055f0:	6878      	ldr	r0, [r7, #4]
 80055f2:	4613      	mov	r3, r2
 80055f4:	005b      	lsls	r3, r3, #1
 80055f6:	4413      	add	r3, r2
 80055f8:	011b      	lsls	r3, r3, #4
 80055fa:	4403      	add	r3, r0
 80055fc:	331e      	adds	r3, #30
 80055fe:	881b      	ldrh	r3, [r3, #0]
 8005600:	440b      	add	r3, r1
 8005602:	1e59      	subs	r1, r3, #1
 8005604:	78fa      	ldrb	r2, [r7, #3]
 8005606:	6878      	ldr	r0, [r7, #4]
 8005608:	4613      	mov	r3, r2
 800560a:	005b      	lsls	r3, r3, #1
 800560c:	4413      	add	r3, r2
 800560e:	011b      	lsls	r3, r3, #4
 8005610:	4403      	add	r3, r0
 8005612:	331e      	adds	r3, #30
 8005614:	881b      	ldrh	r3, [r3, #0]
 8005616:	fbb1 f3f3 	udiv	r3, r1, r3
 800561a:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 800561c:	68bb      	ldr	r3, [r7, #8]
 800561e:	f003 0301 	and.w	r3, r3, #1
 8005622:	2b00      	cmp	r3, #0
 8005624:	f000 80e5 	beq.w	80057f2 <HCD_HC_OUT_IRQHandler+0x58a>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 8005628:	78fb      	ldrb	r3, [r7, #3]
 800562a:	6879      	ldr	r1, [r7, #4]
 800562c:	1c5a      	adds	r2, r3, #1
 800562e:	4613      	mov	r3, r2
 8005630:	005b      	lsls	r3, r3, #1
 8005632:	4413      	add	r3, r2
 8005634:	011b      	lsls	r3, r3, #4
 8005636:	440b      	add	r3, r1
 8005638:	3305      	adds	r3, #5
 800563a:	781a      	ldrb	r2, [r3, #0]
 800563c:	78fb      	ldrb	r3, [r7, #3]
 800563e:	f082 0201 	eor.w	r2, r2, #1
 8005642:	b2d0      	uxtb	r0, r2
 8005644:	6879      	ldr	r1, [r7, #4]
 8005646:	1c5a      	adds	r2, r3, #1
 8005648:	4613      	mov	r3, r2
 800564a:	005b      	lsls	r3, r3, #1
 800564c:	4413      	add	r3, r2
 800564e:	011b      	lsls	r3, r3, #4
 8005650:	440b      	add	r3, r1
 8005652:	3305      	adds	r3, #5
 8005654:	4602      	mov	r2, r0
 8005656:	701a      	strb	r2, [r3, #0]
 8005658:	e0cb      	b.n	80057f2 <HCD_HC_OUT_IRQHandler+0x58a>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 800565a:	78fa      	ldrb	r2, [r7, #3]
 800565c:	6879      	ldr	r1, [r7, #4]
 800565e:	4613      	mov	r3, r2
 8005660:	005b      	lsls	r3, r3, #1
 8005662:	4413      	add	r3, r2
 8005664:	011b      	lsls	r3, r3, #4
 8005666:	440b      	add	r3, r1
 8005668:	3341      	adds	r3, #65	@ 0x41
 800566a:	781b      	ldrb	r3, [r3, #0]
 800566c:	2b03      	cmp	r3, #3
 800566e:	d10a      	bne.n	8005686 <HCD_HC_OUT_IRQHandler+0x41e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005670:	78fa      	ldrb	r2, [r7, #3]
 8005672:	6879      	ldr	r1, [r7, #4]
 8005674:	4613      	mov	r3, r2
 8005676:	005b      	lsls	r3, r3, #1
 8005678:	4413      	add	r3, r2
 800567a:	011b      	lsls	r3, r3, #4
 800567c:	440b      	add	r3, r1
 800567e:	3341      	adds	r3, #65	@ 0x41
 8005680:	2202      	movs	r2, #2
 8005682:	701a      	strb	r2, [r3, #0]
 8005684:	e0b5      	b.n	80057f2 <HCD_HC_OUT_IRQHandler+0x58a>
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8005686:	78fa      	ldrb	r2, [r7, #3]
 8005688:	6879      	ldr	r1, [r7, #4]
 800568a:	4613      	mov	r3, r2
 800568c:	005b      	lsls	r3, r3, #1
 800568e:	4413      	add	r3, r2
 8005690:	011b      	lsls	r3, r3, #4
 8005692:	440b      	add	r3, r1
 8005694:	3341      	adds	r3, #65	@ 0x41
 8005696:	781b      	ldrb	r3, [r3, #0]
 8005698:	2b04      	cmp	r3, #4
 800569a:	d114      	bne.n	80056c6 <HCD_HC_OUT_IRQHandler+0x45e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800569c:	78fa      	ldrb	r2, [r7, #3]
 800569e:	6879      	ldr	r1, [r7, #4]
 80056a0:	4613      	mov	r3, r2
 80056a2:	005b      	lsls	r3, r3, #1
 80056a4:	4413      	add	r3, r2
 80056a6:	011b      	lsls	r3, r3, #4
 80056a8:	440b      	add	r3, r1
 80056aa:	3341      	adds	r3, #65	@ 0x41
 80056ac:	2202      	movs	r2, #2
 80056ae:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80056b0:	78fa      	ldrb	r2, [r7, #3]
 80056b2:	6879      	ldr	r1, [r7, #4]
 80056b4:	4613      	mov	r3, r2
 80056b6:	005b      	lsls	r3, r3, #1
 80056b8:	4413      	add	r3, r2
 80056ba:	011b      	lsls	r3, r3, #4
 80056bc:	440b      	add	r3, r1
 80056be:	3340      	adds	r3, #64	@ 0x40
 80056c0:	2202      	movs	r2, #2
 80056c2:	701a      	strb	r2, [r3, #0]
 80056c4:	e095      	b.n	80057f2 <HCD_HC_OUT_IRQHandler+0x58a>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 80056c6:	78fa      	ldrb	r2, [r7, #3]
 80056c8:	6879      	ldr	r1, [r7, #4]
 80056ca:	4613      	mov	r3, r2
 80056cc:	005b      	lsls	r3, r3, #1
 80056ce:	4413      	add	r3, r2
 80056d0:	011b      	lsls	r3, r3, #4
 80056d2:	440b      	add	r3, r1
 80056d4:	3341      	adds	r3, #65	@ 0x41
 80056d6:	781b      	ldrb	r3, [r3, #0]
 80056d8:	2b06      	cmp	r3, #6
 80056da:	d114      	bne.n	8005706 <HCD_HC_OUT_IRQHandler+0x49e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80056dc:	78fa      	ldrb	r2, [r7, #3]
 80056de:	6879      	ldr	r1, [r7, #4]
 80056e0:	4613      	mov	r3, r2
 80056e2:	005b      	lsls	r3, r3, #1
 80056e4:	4413      	add	r3, r2
 80056e6:	011b      	lsls	r3, r3, #4
 80056e8:	440b      	add	r3, r1
 80056ea:	3341      	adds	r3, #65	@ 0x41
 80056ec:	2202      	movs	r2, #2
 80056ee:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 80056f0:	78fa      	ldrb	r2, [r7, #3]
 80056f2:	6879      	ldr	r1, [r7, #4]
 80056f4:	4613      	mov	r3, r2
 80056f6:	005b      	lsls	r3, r3, #1
 80056f8:	4413      	add	r3, r2
 80056fa:	011b      	lsls	r3, r3, #4
 80056fc:	440b      	add	r3, r1
 80056fe:	3340      	adds	r3, #64	@ 0x40
 8005700:	2205      	movs	r2, #5
 8005702:	701a      	strb	r2, [r3, #0]
 8005704:	e075      	b.n	80057f2 <HCD_HC_OUT_IRQHandler+0x58a>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8005706:	78fa      	ldrb	r2, [r7, #3]
 8005708:	6879      	ldr	r1, [r7, #4]
 800570a:	4613      	mov	r3, r2
 800570c:	005b      	lsls	r3, r3, #1
 800570e:	4413      	add	r3, r2
 8005710:	011b      	lsls	r3, r3, #4
 8005712:	440b      	add	r3, r1
 8005714:	3341      	adds	r3, #65	@ 0x41
 8005716:	781b      	ldrb	r3, [r3, #0]
 8005718:	2b07      	cmp	r3, #7
 800571a:	d00a      	beq.n	8005732 <HCD_HC_OUT_IRQHandler+0x4ca>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 800571c:	78fa      	ldrb	r2, [r7, #3]
 800571e:	6879      	ldr	r1, [r7, #4]
 8005720:	4613      	mov	r3, r2
 8005722:	005b      	lsls	r3, r3, #1
 8005724:	4413      	add	r3, r2
 8005726:	011b      	lsls	r3, r3, #4
 8005728:	440b      	add	r3, r1
 800572a:	3341      	adds	r3, #65	@ 0x41
 800572c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 800572e:	2b09      	cmp	r3, #9
 8005730:	d170      	bne.n	8005814 <HCD_HC_OUT_IRQHandler+0x5ac>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005732:	78fa      	ldrb	r2, [r7, #3]
 8005734:	6879      	ldr	r1, [r7, #4]
 8005736:	4613      	mov	r3, r2
 8005738:	005b      	lsls	r3, r3, #1
 800573a:	4413      	add	r3, r2
 800573c:	011b      	lsls	r3, r3, #4
 800573e:	440b      	add	r3, r1
 8005740:	3341      	adds	r3, #65	@ 0x41
 8005742:	2202      	movs	r2, #2
 8005744:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8005746:	78fa      	ldrb	r2, [r7, #3]
 8005748:	6879      	ldr	r1, [r7, #4]
 800574a:	4613      	mov	r3, r2
 800574c:	005b      	lsls	r3, r3, #1
 800574e:	4413      	add	r3, r2
 8005750:	011b      	lsls	r3, r3, #4
 8005752:	440b      	add	r3, r1
 8005754:	333c      	adds	r3, #60	@ 0x3c
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	1c59      	adds	r1, r3, #1
 800575a:	6878      	ldr	r0, [r7, #4]
 800575c:	4613      	mov	r3, r2
 800575e:	005b      	lsls	r3, r3, #1
 8005760:	4413      	add	r3, r2
 8005762:	011b      	lsls	r3, r3, #4
 8005764:	4403      	add	r3, r0
 8005766:	333c      	adds	r3, #60	@ 0x3c
 8005768:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800576a:	78fa      	ldrb	r2, [r7, #3]
 800576c:	6879      	ldr	r1, [r7, #4]
 800576e:	4613      	mov	r3, r2
 8005770:	005b      	lsls	r3, r3, #1
 8005772:	4413      	add	r3, r2
 8005774:	011b      	lsls	r3, r3, #4
 8005776:	440b      	add	r3, r1
 8005778:	333c      	adds	r3, #60	@ 0x3c
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	2b02      	cmp	r3, #2
 800577e:	d914      	bls.n	80057aa <HCD_HC_OUT_IRQHandler+0x542>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8005780:	78fa      	ldrb	r2, [r7, #3]
 8005782:	6879      	ldr	r1, [r7, #4]
 8005784:	4613      	mov	r3, r2
 8005786:	005b      	lsls	r3, r3, #1
 8005788:	4413      	add	r3, r2
 800578a:	011b      	lsls	r3, r3, #4
 800578c:	440b      	add	r3, r1
 800578e:	333c      	adds	r3, #60	@ 0x3c
 8005790:	2200      	movs	r2, #0
 8005792:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8005794:	78fa      	ldrb	r2, [r7, #3]
 8005796:	6879      	ldr	r1, [r7, #4]
 8005798:	4613      	mov	r3, r2
 800579a:	005b      	lsls	r3, r3, #1
 800579c:	4413      	add	r3, r2
 800579e:	011b      	lsls	r3, r3, #4
 80057a0:	440b      	add	r3, r1
 80057a2:	3340      	adds	r3, #64	@ 0x40
 80057a4:	2204      	movs	r2, #4
 80057a6:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80057a8:	e022      	b.n	80057f0 <HCD_HC_OUT_IRQHandler+0x588>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80057aa:	78fa      	ldrb	r2, [r7, #3]
 80057ac:	6879      	ldr	r1, [r7, #4]
 80057ae:	4613      	mov	r3, r2
 80057b0:	005b      	lsls	r3, r3, #1
 80057b2:	4413      	add	r3, r2
 80057b4:	011b      	lsls	r3, r3, #4
 80057b6:	440b      	add	r3, r1
 80057b8:	3340      	adds	r3, #64	@ 0x40
 80057ba:	2202      	movs	r2, #2
 80057bc:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80057be:	78fb      	ldrb	r3, [r7, #3]
 80057c0:	015a      	lsls	r2, r3, #5
 80057c2:	693b      	ldr	r3, [r7, #16]
 80057c4:	4413      	add	r3, r2
 80057c6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80057d4:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80057dc:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 80057de:	78fb      	ldrb	r3, [r7, #3]
 80057e0:	015a      	lsls	r2, r3, #5
 80057e2:	693b      	ldr	r3, [r7, #16]
 80057e4:	4413      	add	r3, r2
 80057e6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80057ea:	461a      	mov	r2, r3
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80057f0:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80057f2:	78fa      	ldrb	r2, [r7, #3]
 80057f4:	6879      	ldr	r1, [r7, #4]
 80057f6:	4613      	mov	r3, r2
 80057f8:	005b      	lsls	r3, r3, #1
 80057fa:	4413      	add	r3, r2
 80057fc:	011b      	lsls	r3, r3, #4
 80057fe:	440b      	add	r3, r1
 8005800:	3340      	adds	r3, #64	@ 0x40
 8005802:	781a      	ldrb	r2, [r3, #0]
 8005804:	78fb      	ldrb	r3, [r7, #3]
 8005806:	4619      	mov	r1, r3
 8005808:	6878      	ldr	r0, [r7, #4]
 800580a:	f002 ffd5 	bl	80087b8 <HAL_HCD_HC_NotifyURBChange_Callback>
 800580e:	e002      	b.n	8005816 <HCD_HC_OUT_IRQHandler+0x5ae>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 8005810:	bf00      	nop
 8005812:	e000      	b.n	8005816 <HCD_HC_OUT_IRQHandler+0x5ae>
      return;
 8005814:	bf00      	nop
  }
}
 8005816:	3718      	adds	r7, #24
 8005818:	46bd      	mov	sp, r7
 800581a:	bd80      	pop	{r7, pc}

0800581c <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800581c:	b580      	push	{r7, lr}
 800581e:	b08a      	sub	sp, #40	@ 0x28
 8005820:	af00      	add	r7, sp, #0
 8005822:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 800582a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800582c:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	6a1b      	ldr	r3, [r3, #32]
 8005834:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8005836:	69fb      	ldr	r3, [r7, #28]
 8005838:	f003 030f 	and.w	r3, r3, #15
 800583c:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 800583e:	69fb      	ldr	r3, [r7, #28]
 8005840:	0c5b      	lsrs	r3, r3, #17
 8005842:	f003 030f 	and.w	r3, r3, #15
 8005846:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005848:	69fb      	ldr	r3, [r7, #28]
 800584a:	091b      	lsrs	r3, r3, #4
 800584c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005850:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8005852:	697b      	ldr	r3, [r7, #20]
 8005854:	2b02      	cmp	r3, #2
 8005856:	d004      	beq.n	8005862 <HCD_RXQLVL_IRQHandler+0x46>
 8005858:	697b      	ldr	r3, [r7, #20]
 800585a:	2b05      	cmp	r3, #5
 800585c:	f000 80b8 	beq.w	80059d0 <HCD_RXQLVL_IRQHandler+0x1b4>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8005860:	e0b9      	b.n	80059d6 <HCD_RXQLVL_IRQHandler+0x1ba>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8005862:	693b      	ldr	r3, [r7, #16]
 8005864:	2b00      	cmp	r3, #0
 8005866:	f000 80b5 	beq.w	80059d4 <HCD_RXQLVL_IRQHandler+0x1b8>
 800586a:	6879      	ldr	r1, [r7, #4]
 800586c:	69ba      	ldr	r2, [r7, #24]
 800586e:	4613      	mov	r3, r2
 8005870:	005b      	lsls	r3, r3, #1
 8005872:	4413      	add	r3, r2
 8005874:	011b      	lsls	r3, r3, #4
 8005876:	440b      	add	r3, r1
 8005878:	3324      	adds	r3, #36	@ 0x24
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	2b00      	cmp	r3, #0
 800587e:	f000 80a9 	beq.w	80059d4 <HCD_RXQLVL_IRQHandler+0x1b8>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8005882:	6879      	ldr	r1, [r7, #4]
 8005884:	69ba      	ldr	r2, [r7, #24]
 8005886:	4613      	mov	r3, r2
 8005888:	005b      	lsls	r3, r3, #1
 800588a:	4413      	add	r3, r2
 800588c:	011b      	lsls	r3, r3, #4
 800588e:	440b      	add	r3, r1
 8005890:	3330      	adds	r3, #48	@ 0x30
 8005892:	681a      	ldr	r2, [r3, #0]
 8005894:	693b      	ldr	r3, [r7, #16]
 8005896:	18d1      	adds	r1, r2, r3
 8005898:	6878      	ldr	r0, [r7, #4]
 800589a:	69ba      	ldr	r2, [r7, #24]
 800589c:	4613      	mov	r3, r2
 800589e:	005b      	lsls	r3, r3, #1
 80058a0:	4413      	add	r3, r2
 80058a2:	011b      	lsls	r3, r3, #4
 80058a4:	4403      	add	r3, r0
 80058a6:	332c      	adds	r3, #44	@ 0x2c
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	4299      	cmp	r1, r3
 80058ac:	f200 8085 	bhi.w	80059ba <HCD_RXQLVL_IRQHandler+0x19e>
          (void)USB_ReadPacket(hhcd->Instance,
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	6818      	ldr	r0, [r3, #0]
 80058b4:	6879      	ldr	r1, [r7, #4]
 80058b6:	69ba      	ldr	r2, [r7, #24]
 80058b8:	4613      	mov	r3, r2
 80058ba:	005b      	lsls	r3, r3, #1
 80058bc:	4413      	add	r3, r2
 80058be:	011b      	lsls	r3, r3, #4
 80058c0:	440b      	add	r3, r1
 80058c2:	3324      	adds	r3, #36	@ 0x24
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	693a      	ldr	r2, [r7, #16]
 80058c8:	b292      	uxth	r2, r2
 80058ca:	4619      	mov	r1, r3
 80058cc:	f002 fc11 	bl	80080f2 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 80058d0:	6879      	ldr	r1, [r7, #4]
 80058d2:	69ba      	ldr	r2, [r7, #24]
 80058d4:	4613      	mov	r3, r2
 80058d6:	005b      	lsls	r3, r3, #1
 80058d8:	4413      	add	r3, r2
 80058da:	011b      	lsls	r3, r3, #4
 80058dc:	440b      	add	r3, r1
 80058de:	3324      	adds	r3, #36	@ 0x24
 80058e0:	681a      	ldr	r2, [r3, #0]
 80058e2:	693b      	ldr	r3, [r7, #16]
 80058e4:	18d1      	adds	r1, r2, r3
 80058e6:	6878      	ldr	r0, [r7, #4]
 80058e8:	69ba      	ldr	r2, [r7, #24]
 80058ea:	4613      	mov	r3, r2
 80058ec:	005b      	lsls	r3, r3, #1
 80058ee:	4413      	add	r3, r2
 80058f0:	011b      	lsls	r3, r3, #4
 80058f2:	4403      	add	r3, r0
 80058f4:	3324      	adds	r3, #36	@ 0x24
 80058f6:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 80058f8:	6879      	ldr	r1, [r7, #4]
 80058fa:	69ba      	ldr	r2, [r7, #24]
 80058fc:	4613      	mov	r3, r2
 80058fe:	005b      	lsls	r3, r3, #1
 8005900:	4413      	add	r3, r2
 8005902:	011b      	lsls	r3, r3, #4
 8005904:	440b      	add	r3, r1
 8005906:	3330      	adds	r3, #48	@ 0x30
 8005908:	681a      	ldr	r2, [r3, #0]
 800590a:	693b      	ldr	r3, [r7, #16]
 800590c:	18d1      	adds	r1, r2, r3
 800590e:	6878      	ldr	r0, [r7, #4]
 8005910:	69ba      	ldr	r2, [r7, #24]
 8005912:	4613      	mov	r3, r2
 8005914:	005b      	lsls	r3, r3, #1
 8005916:	4413      	add	r3, r2
 8005918:	011b      	lsls	r3, r3, #4
 800591a:	4403      	add	r3, r0
 800591c:	3330      	adds	r3, #48	@ 0x30
 800591e:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8005920:	69bb      	ldr	r3, [r7, #24]
 8005922:	015a      	lsls	r2, r3, #5
 8005924:	6a3b      	ldr	r3, [r7, #32]
 8005926:	4413      	add	r3, r2
 8005928:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800592c:	691b      	ldr	r3, [r3, #16]
 800592e:	0cdb      	lsrs	r3, r3, #19
 8005930:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005934:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8005936:	6879      	ldr	r1, [r7, #4]
 8005938:	69ba      	ldr	r2, [r7, #24]
 800593a:	4613      	mov	r3, r2
 800593c:	005b      	lsls	r3, r3, #1
 800593e:	4413      	add	r3, r2
 8005940:	011b      	lsls	r3, r3, #4
 8005942:	440b      	add	r3, r1
 8005944:	331e      	adds	r3, #30
 8005946:	881b      	ldrh	r3, [r3, #0]
 8005948:	461a      	mov	r2, r3
 800594a:	693b      	ldr	r3, [r7, #16]
 800594c:	4293      	cmp	r3, r2
 800594e:	d141      	bne.n	80059d4 <HCD_RXQLVL_IRQHandler+0x1b8>
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	2b00      	cmp	r3, #0
 8005954:	d03e      	beq.n	80059d4 <HCD_RXQLVL_IRQHandler+0x1b8>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8005956:	69bb      	ldr	r3, [r7, #24]
 8005958:	015a      	lsls	r2, r3, #5
 800595a:	6a3b      	ldr	r3, [r7, #32]
 800595c:	4413      	add	r3, r2
 800595e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005966:	68bb      	ldr	r3, [r7, #8]
 8005968:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800596c:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 800596e:	68bb      	ldr	r3, [r7, #8]
 8005970:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005974:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8005976:	69bb      	ldr	r3, [r7, #24]
 8005978:	015a      	lsls	r2, r3, #5
 800597a:	6a3b      	ldr	r3, [r7, #32]
 800597c:	4413      	add	r3, r2
 800597e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005982:	461a      	mov	r2, r3
 8005984:	68bb      	ldr	r3, [r7, #8]
 8005986:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 8005988:	6879      	ldr	r1, [r7, #4]
 800598a:	69bb      	ldr	r3, [r7, #24]
 800598c:	1c5a      	adds	r2, r3, #1
 800598e:	4613      	mov	r3, r2
 8005990:	005b      	lsls	r3, r3, #1
 8005992:	4413      	add	r3, r2
 8005994:	011b      	lsls	r3, r3, #4
 8005996:	440b      	add	r3, r1
 8005998:	3304      	adds	r3, #4
 800599a:	781b      	ldrb	r3, [r3, #0]
 800599c:	f083 0301 	eor.w	r3, r3, #1
 80059a0:	b2d8      	uxtb	r0, r3
 80059a2:	6879      	ldr	r1, [r7, #4]
 80059a4:	69bb      	ldr	r3, [r7, #24]
 80059a6:	1c5a      	adds	r2, r3, #1
 80059a8:	4613      	mov	r3, r2
 80059aa:	005b      	lsls	r3, r3, #1
 80059ac:	4413      	add	r3, r2
 80059ae:	011b      	lsls	r3, r3, #4
 80059b0:	440b      	add	r3, r1
 80059b2:	3304      	adds	r3, #4
 80059b4:	4602      	mov	r2, r0
 80059b6:	701a      	strb	r2, [r3, #0]
      break;
 80059b8:	e00c      	b.n	80059d4 <HCD_RXQLVL_IRQHandler+0x1b8>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 80059ba:	6879      	ldr	r1, [r7, #4]
 80059bc:	69ba      	ldr	r2, [r7, #24]
 80059be:	4613      	mov	r3, r2
 80059c0:	005b      	lsls	r3, r3, #1
 80059c2:	4413      	add	r3, r2
 80059c4:	011b      	lsls	r3, r3, #4
 80059c6:	440b      	add	r3, r1
 80059c8:	3340      	adds	r3, #64	@ 0x40
 80059ca:	2204      	movs	r2, #4
 80059cc:	701a      	strb	r2, [r3, #0]
      break;
 80059ce:	e001      	b.n	80059d4 <HCD_RXQLVL_IRQHandler+0x1b8>
      break;
 80059d0:	bf00      	nop
 80059d2:	e000      	b.n	80059d6 <HCD_RXQLVL_IRQHandler+0x1ba>
      break;
 80059d4:	bf00      	nop
  }
}
 80059d6:	bf00      	nop
 80059d8:	3728      	adds	r7, #40	@ 0x28
 80059da:	46bd      	mov	sp, r7
 80059dc:	bd80      	pop	{r7, pc}

080059de <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80059de:	b580      	push	{r7, lr}
 80059e0:	b086      	sub	sp, #24
 80059e2:	af00      	add	r7, sp, #0
 80059e4:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80059ec:	697b      	ldr	r3, [r7, #20]
 80059ee:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 80059f0:	693b      	ldr	r3, [r7, #16]
 80059f2:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 80059fa:	693b      	ldr	r3, [r7, #16]
 80059fc:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8005a04:	68bb      	ldr	r3, [r7, #8]
 8005a06:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8005a0a:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	f003 0302 	and.w	r3, r3, #2
 8005a12:	2b02      	cmp	r3, #2
 8005a14:	d10b      	bne.n	8005a2e <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	f003 0301 	and.w	r3, r3, #1
 8005a1c:	2b01      	cmp	r3, #1
 8005a1e:	d102      	bne.n	8005a26 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8005a20:	6878      	ldr	r0, [r7, #4]
 8005a22:	f002 fead 	bl	8008780 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8005a26:	68bb      	ldr	r3, [r7, #8]
 8005a28:	f043 0302 	orr.w	r3, r3, #2
 8005a2c:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	f003 0308 	and.w	r3, r3, #8
 8005a34:	2b08      	cmp	r3, #8
 8005a36:	d132      	bne.n	8005a9e <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8005a38:	68bb      	ldr	r3, [r7, #8]
 8005a3a:	f043 0308 	orr.w	r3, r3, #8
 8005a3e:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	f003 0304 	and.w	r3, r3, #4
 8005a46:	2b04      	cmp	r3, #4
 8005a48:	d126      	bne.n	8005a98 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	7a5b      	ldrb	r3, [r3, #9]
 8005a4e:	2b02      	cmp	r3, #2
 8005a50:	d113      	bne.n	8005a7a <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8005a58:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005a5c:	d106      	bne.n	8005a6c <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	2102      	movs	r1, #2
 8005a64:	4618      	mov	r0, r3
 8005a66:	f002 fbde 	bl	8008226 <USB_InitFSLSPClkSel>
 8005a6a:	e011      	b.n	8005a90 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	2101      	movs	r1, #1
 8005a72:	4618      	mov	r0, r3
 8005a74:	f002 fbd7 	bl	8008226 <USB_InitFSLSPClkSel>
 8005a78:	e00a      	b.n	8005a90 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	79db      	ldrb	r3, [r3, #7]
 8005a7e:	2b01      	cmp	r3, #1
 8005a80:	d106      	bne.n	8005a90 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 8005a82:	693b      	ldr	r3, [r7, #16]
 8005a84:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005a88:	461a      	mov	r2, r3
 8005a8a:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8005a8e:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8005a90:	6878      	ldr	r0, [r7, #4]
 8005a92:	f002 fe9f 	bl	80087d4 <HAL_HCD_PortEnabled_Callback>
 8005a96:	e002      	b.n	8005a9e <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8005a98:	6878      	ldr	r0, [r7, #4]
 8005a9a:	f002 fea9 	bl	80087f0 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	f003 0320 	and.w	r3, r3, #32
 8005aa4:	2b20      	cmp	r3, #32
 8005aa6:	d103      	bne.n	8005ab0 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8005aa8:	68bb      	ldr	r3, [r7, #8]
 8005aaa:	f043 0320 	orr.w	r3, r3, #32
 8005aae:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8005ab0:	693b      	ldr	r3, [r7, #16]
 8005ab2:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005ab6:	461a      	mov	r2, r3
 8005ab8:	68bb      	ldr	r3, [r7, #8]
 8005aba:	6013      	str	r3, [r2, #0]
}
 8005abc:	bf00      	nop
 8005abe:	3718      	adds	r7, #24
 8005ac0:	46bd      	mov	sp, r7
 8005ac2:	bd80      	pop	{r7, pc}

08005ac4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8005ac4:	b480      	push	{r7}
 8005ac6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8005ac8:	4b04      	ldr	r3, [pc, #16]	@ (8005adc <HAL_PWREx_GetVoltageRange+0x18>)
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8005ad0:	4618      	mov	r0, r3
 8005ad2:	46bd      	mov	sp, r7
 8005ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad8:	4770      	bx	lr
 8005ada:	bf00      	nop
 8005adc:	40007000 	.word	0x40007000

08005ae0 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005ae0:	b580      	push	{r7, lr}
 8005ae2:	b088      	sub	sp, #32
 8005ae4:	af00      	add	r7, sp, #0
 8005ae6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d101      	bne.n	8005af2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005aee:	2301      	movs	r3, #1
 8005af0:	e3ca      	b.n	8006288 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005af2:	4b97      	ldr	r3, [pc, #604]	@ (8005d50 <HAL_RCC_OscConfig+0x270>)
 8005af4:	689b      	ldr	r3, [r3, #8]
 8005af6:	f003 030c 	and.w	r3, r3, #12
 8005afa:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005afc:	4b94      	ldr	r3, [pc, #592]	@ (8005d50 <HAL_RCC_OscConfig+0x270>)
 8005afe:	68db      	ldr	r3, [r3, #12]
 8005b00:	f003 0303 	and.w	r3, r3, #3
 8005b04:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	f003 0310 	and.w	r3, r3, #16
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	f000 80e4 	beq.w	8005cdc <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005b14:	69bb      	ldr	r3, [r7, #24]
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d007      	beq.n	8005b2a <HAL_RCC_OscConfig+0x4a>
 8005b1a:	69bb      	ldr	r3, [r7, #24]
 8005b1c:	2b0c      	cmp	r3, #12
 8005b1e:	f040 808b 	bne.w	8005c38 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8005b22:	697b      	ldr	r3, [r7, #20]
 8005b24:	2b01      	cmp	r3, #1
 8005b26:	f040 8087 	bne.w	8005c38 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005b2a:	4b89      	ldr	r3, [pc, #548]	@ (8005d50 <HAL_RCC_OscConfig+0x270>)
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	f003 0302 	and.w	r3, r3, #2
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d005      	beq.n	8005b42 <HAL_RCC_OscConfig+0x62>
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	699b      	ldr	r3, [r3, #24]
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d101      	bne.n	8005b42 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8005b3e:	2301      	movs	r3, #1
 8005b40:	e3a2      	b.n	8006288 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	6a1a      	ldr	r2, [r3, #32]
 8005b46:	4b82      	ldr	r3, [pc, #520]	@ (8005d50 <HAL_RCC_OscConfig+0x270>)
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	f003 0308 	and.w	r3, r3, #8
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d004      	beq.n	8005b5c <HAL_RCC_OscConfig+0x7c>
 8005b52:	4b7f      	ldr	r3, [pc, #508]	@ (8005d50 <HAL_RCC_OscConfig+0x270>)
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005b5a:	e005      	b.n	8005b68 <HAL_RCC_OscConfig+0x88>
 8005b5c:	4b7c      	ldr	r3, [pc, #496]	@ (8005d50 <HAL_RCC_OscConfig+0x270>)
 8005b5e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005b62:	091b      	lsrs	r3, r3, #4
 8005b64:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005b68:	4293      	cmp	r3, r2
 8005b6a:	d223      	bcs.n	8005bb4 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	6a1b      	ldr	r3, [r3, #32]
 8005b70:	4618      	mov	r0, r3
 8005b72:	f000 fd87 	bl	8006684 <RCC_SetFlashLatencyFromMSIRange>
 8005b76:	4603      	mov	r3, r0
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d001      	beq.n	8005b80 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8005b7c:	2301      	movs	r3, #1
 8005b7e:	e383      	b.n	8006288 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005b80:	4b73      	ldr	r3, [pc, #460]	@ (8005d50 <HAL_RCC_OscConfig+0x270>)
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	4a72      	ldr	r2, [pc, #456]	@ (8005d50 <HAL_RCC_OscConfig+0x270>)
 8005b86:	f043 0308 	orr.w	r3, r3, #8
 8005b8a:	6013      	str	r3, [r2, #0]
 8005b8c:	4b70      	ldr	r3, [pc, #448]	@ (8005d50 <HAL_RCC_OscConfig+0x270>)
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	6a1b      	ldr	r3, [r3, #32]
 8005b98:	496d      	ldr	r1, [pc, #436]	@ (8005d50 <HAL_RCC_OscConfig+0x270>)
 8005b9a:	4313      	orrs	r3, r2
 8005b9c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005b9e:	4b6c      	ldr	r3, [pc, #432]	@ (8005d50 <HAL_RCC_OscConfig+0x270>)
 8005ba0:	685b      	ldr	r3, [r3, #4]
 8005ba2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	69db      	ldr	r3, [r3, #28]
 8005baa:	021b      	lsls	r3, r3, #8
 8005bac:	4968      	ldr	r1, [pc, #416]	@ (8005d50 <HAL_RCC_OscConfig+0x270>)
 8005bae:	4313      	orrs	r3, r2
 8005bb0:	604b      	str	r3, [r1, #4]
 8005bb2:	e025      	b.n	8005c00 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005bb4:	4b66      	ldr	r3, [pc, #408]	@ (8005d50 <HAL_RCC_OscConfig+0x270>)
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	4a65      	ldr	r2, [pc, #404]	@ (8005d50 <HAL_RCC_OscConfig+0x270>)
 8005bba:	f043 0308 	orr.w	r3, r3, #8
 8005bbe:	6013      	str	r3, [r2, #0]
 8005bc0:	4b63      	ldr	r3, [pc, #396]	@ (8005d50 <HAL_RCC_OscConfig+0x270>)
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	6a1b      	ldr	r3, [r3, #32]
 8005bcc:	4960      	ldr	r1, [pc, #384]	@ (8005d50 <HAL_RCC_OscConfig+0x270>)
 8005bce:	4313      	orrs	r3, r2
 8005bd0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005bd2:	4b5f      	ldr	r3, [pc, #380]	@ (8005d50 <HAL_RCC_OscConfig+0x270>)
 8005bd4:	685b      	ldr	r3, [r3, #4]
 8005bd6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	69db      	ldr	r3, [r3, #28]
 8005bde:	021b      	lsls	r3, r3, #8
 8005be0:	495b      	ldr	r1, [pc, #364]	@ (8005d50 <HAL_RCC_OscConfig+0x270>)
 8005be2:	4313      	orrs	r3, r2
 8005be4:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005be6:	69bb      	ldr	r3, [r7, #24]
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d109      	bne.n	8005c00 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	6a1b      	ldr	r3, [r3, #32]
 8005bf0:	4618      	mov	r0, r3
 8005bf2:	f000 fd47 	bl	8006684 <RCC_SetFlashLatencyFromMSIRange>
 8005bf6:	4603      	mov	r3, r0
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d001      	beq.n	8005c00 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8005bfc:	2301      	movs	r3, #1
 8005bfe:	e343      	b.n	8006288 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005c00:	f000 fc4a 	bl	8006498 <HAL_RCC_GetSysClockFreq>
 8005c04:	4602      	mov	r2, r0
 8005c06:	4b52      	ldr	r3, [pc, #328]	@ (8005d50 <HAL_RCC_OscConfig+0x270>)
 8005c08:	689b      	ldr	r3, [r3, #8]
 8005c0a:	091b      	lsrs	r3, r3, #4
 8005c0c:	f003 030f 	and.w	r3, r3, #15
 8005c10:	4950      	ldr	r1, [pc, #320]	@ (8005d54 <HAL_RCC_OscConfig+0x274>)
 8005c12:	5ccb      	ldrb	r3, [r1, r3]
 8005c14:	f003 031f 	and.w	r3, r3, #31
 8005c18:	fa22 f303 	lsr.w	r3, r2, r3
 8005c1c:	4a4e      	ldr	r2, [pc, #312]	@ (8005d58 <HAL_RCC_OscConfig+0x278>)
 8005c1e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8005c20:	4b4e      	ldr	r3, [pc, #312]	@ (8005d5c <HAL_RCC_OscConfig+0x27c>)
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	4618      	mov	r0, r3
 8005c26:	f7fc fe45 	bl	80028b4 <HAL_InitTick>
 8005c2a:	4603      	mov	r3, r0
 8005c2c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8005c2e:	7bfb      	ldrb	r3, [r7, #15]
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d052      	beq.n	8005cda <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8005c34:	7bfb      	ldrb	r3, [r7, #15]
 8005c36:	e327      	b.n	8006288 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	699b      	ldr	r3, [r3, #24]
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d032      	beq.n	8005ca6 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8005c40:	4b43      	ldr	r3, [pc, #268]	@ (8005d50 <HAL_RCC_OscConfig+0x270>)
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	4a42      	ldr	r2, [pc, #264]	@ (8005d50 <HAL_RCC_OscConfig+0x270>)
 8005c46:	f043 0301 	orr.w	r3, r3, #1
 8005c4a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005c4c:	f7fc fe82 	bl	8002954 <HAL_GetTick>
 8005c50:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005c52:	e008      	b.n	8005c66 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005c54:	f7fc fe7e 	bl	8002954 <HAL_GetTick>
 8005c58:	4602      	mov	r2, r0
 8005c5a:	693b      	ldr	r3, [r7, #16]
 8005c5c:	1ad3      	subs	r3, r2, r3
 8005c5e:	2b02      	cmp	r3, #2
 8005c60:	d901      	bls.n	8005c66 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8005c62:	2303      	movs	r3, #3
 8005c64:	e310      	b.n	8006288 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005c66:	4b3a      	ldr	r3, [pc, #232]	@ (8005d50 <HAL_RCC_OscConfig+0x270>)
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	f003 0302 	and.w	r3, r3, #2
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d0f0      	beq.n	8005c54 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005c72:	4b37      	ldr	r3, [pc, #220]	@ (8005d50 <HAL_RCC_OscConfig+0x270>)
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	4a36      	ldr	r2, [pc, #216]	@ (8005d50 <HAL_RCC_OscConfig+0x270>)
 8005c78:	f043 0308 	orr.w	r3, r3, #8
 8005c7c:	6013      	str	r3, [r2, #0]
 8005c7e:	4b34      	ldr	r3, [pc, #208]	@ (8005d50 <HAL_RCC_OscConfig+0x270>)
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	6a1b      	ldr	r3, [r3, #32]
 8005c8a:	4931      	ldr	r1, [pc, #196]	@ (8005d50 <HAL_RCC_OscConfig+0x270>)
 8005c8c:	4313      	orrs	r3, r2
 8005c8e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005c90:	4b2f      	ldr	r3, [pc, #188]	@ (8005d50 <HAL_RCC_OscConfig+0x270>)
 8005c92:	685b      	ldr	r3, [r3, #4]
 8005c94:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	69db      	ldr	r3, [r3, #28]
 8005c9c:	021b      	lsls	r3, r3, #8
 8005c9e:	492c      	ldr	r1, [pc, #176]	@ (8005d50 <HAL_RCC_OscConfig+0x270>)
 8005ca0:	4313      	orrs	r3, r2
 8005ca2:	604b      	str	r3, [r1, #4]
 8005ca4:	e01a      	b.n	8005cdc <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8005ca6:	4b2a      	ldr	r3, [pc, #168]	@ (8005d50 <HAL_RCC_OscConfig+0x270>)
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	4a29      	ldr	r2, [pc, #164]	@ (8005d50 <HAL_RCC_OscConfig+0x270>)
 8005cac:	f023 0301 	bic.w	r3, r3, #1
 8005cb0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005cb2:	f7fc fe4f 	bl	8002954 <HAL_GetTick>
 8005cb6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005cb8:	e008      	b.n	8005ccc <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005cba:	f7fc fe4b 	bl	8002954 <HAL_GetTick>
 8005cbe:	4602      	mov	r2, r0
 8005cc0:	693b      	ldr	r3, [r7, #16]
 8005cc2:	1ad3      	subs	r3, r2, r3
 8005cc4:	2b02      	cmp	r3, #2
 8005cc6:	d901      	bls.n	8005ccc <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8005cc8:	2303      	movs	r3, #3
 8005cca:	e2dd      	b.n	8006288 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005ccc:	4b20      	ldr	r3, [pc, #128]	@ (8005d50 <HAL_RCC_OscConfig+0x270>)
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	f003 0302 	and.w	r3, r3, #2
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d1f0      	bne.n	8005cba <HAL_RCC_OscConfig+0x1da>
 8005cd8:	e000      	b.n	8005cdc <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005cda:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	f003 0301 	and.w	r3, r3, #1
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d074      	beq.n	8005dd2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8005ce8:	69bb      	ldr	r3, [r7, #24]
 8005cea:	2b08      	cmp	r3, #8
 8005cec:	d005      	beq.n	8005cfa <HAL_RCC_OscConfig+0x21a>
 8005cee:	69bb      	ldr	r3, [r7, #24]
 8005cf0:	2b0c      	cmp	r3, #12
 8005cf2:	d10e      	bne.n	8005d12 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8005cf4:	697b      	ldr	r3, [r7, #20]
 8005cf6:	2b03      	cmp	r3, #3
 8005cf8:	d10b      	bne.n	8005d12 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005cfa:	4b15      	ldr	r3, [pc, #84]	@ (8005d50 <HAL_RCC_OscConfig+0x270>)
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d064      	beq.n	8005dd0 <HAL_RCC_OscConfig+0x2f0>
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	685b      	ldr	r3, [r3, #4]
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d160      	bne.n	8005dd0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8005d0e:	2301      	movs	r3, #1
 8005d10:	e2ba      	b.n	8006288 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	685b      	ldr	r3, [r3, #4]
 8005d16:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005d1a:	d106      	bne.n	8005d2a <HAL_RCC_OscConfig+0x24a>
 8005d1c:	4b0c      	ldr	r3, [pc, #48]	@ (8005d50 <HAL_RCC_OscConfig+0x270>)
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	4a0b      	ldr	r2, [pc, #44]	@ (8005d50 <HAL_RCC_OscConfig+0x270>)
 8005d22:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005d26:	6013      	str	r3, [r2, #0]
 8005d28:	e026      	b.n	8005d78 <HAL_RCC_OscConfig+0x298>
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	685b      	ldr	r3, [r3, #4]
 8005d2e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005d32:	d115      	bne.n	8005d60 <HAL_RCC_OscConfig+0x280>
 8005d34:	4b06      	ldr	r3, [pc, #24]	@ (8005d50 <HAL_RCC_OscConfig+0x270>)
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	4a05      	ldr	r2, [pc, #20]	@ (8005d50 <HAL_RCC_OscConfig+0x270>)
 8005d3a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005d3e:	6013      	str	r3, [r2, #0]
 8005d40:	4b03      	ldr	r3, [pc, #12]	@ (8005d50 <HAL_RCC_OscConfig+0x270>)
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	4a02      	ldr	r2, [pc, #8]	@ (8005d50 <HAL_RCC_OscConfig+0x270>)
 8005d46:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005d4a:	6013      	str	r3, [r2, #0]
 8005d4c:	e014      	b.n	8005d78 <HAL_RCC_OscConfig+0x298>
 8005d4e:	bf00      	nop
 8005d50:	40021000 	.word	0x40021000
 8005d54:	0800b640 	.word	0x0800b640
 8005d58:	20000010 	.word	0x20000010
 8005d5c:	20000014 	.word	0x20000014
 8005d60:	4ba0      	ldr	r3, [pc, #640]	@ (8005fe4 <HAL_RCC_OscConfig+0x504>)
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	4a9f      	ldr	r2, [pc, #636]	@ (8005fe4 <HAL_RCC_OscConfig+0x504>)
 8005d66:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005d6a:	6013      	str	r3, [r2, #0]
 8005d6c:	4b9d      	ldr	r3, [pc, #628]	@ (8005fe4 <HAL_RCC_OscConfig+0x504>)
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	4a9c      	ldr	r2, [pc, #624]	@ (8005fe4 <HAL_RCC_OscConfig+0x504>)
 8005d72:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005d76:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	685b      	ldr	r3, [r3, #4]
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d013      	beq.n	8005da8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d80:	f7fc fde8 	bl	8002954 <HAL_GetTick>
 8005d84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005d86:	e008      	b.n	8005d9a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005d88:	f7fc fde4 	bl	8002954 <HAL_GetTick>
 8005d8c:	4602      	mov	r2, r0
 8005d8e:	693b      	ldr	r3, [r7, #16]
 8005d90:	1ad3      	subs	r3, r2, r3
 8005d92:	2b64      	cmp	r3, #100	@ 0x64
 8005d94:	d901      	bls.n	8005d9a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8005d96:	2303      	movs	r3, #3
 8005d98:	e276      	b.n	8006288 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005d9a:	4b92      	ldr	r3, [pc, #584]	@ (8005fe4 <HAL_RCC_OscConfig+0x504>)
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d0f0      	beq.n	8005d88 <HAL_RCC_OscConfig+0x2a8>
 8005da6:	e014      	b.n	8005dd2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005da8:	f7fc fdd4 	bl	8002954 <HAL_GetTick>
 8005dac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005dae:	e008      	b.n	8005dc2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005db0:	f7fc fdd0 	bl	8002954 <HAL_GetTick>
 8005db4:	4602      	mov	r2, r0
 8005db6:	693b      	ldr	r3, [r7, #16]
 8005db8:	1ad3      	subs	r3, r2, r3
 8005dba:	2b64      	cmp	r3, #100	@ 0x64
 8005dbc:	d901      	bls.n	8005dc2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8005dbe:	2303      	movs	r3, #3
 8005dc0:	e262      	b.n	8006288 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005dc2:	4b88      	ldr	r3, [pc, #544]	@ (8005fe4 <HAL_RCC_OscConfig+0x504>)
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d1f0      	bne.n	8005db0 <HAL_RCC_OscConfig+0x2d0>
 8005dce:	e000      	b.n	8005dd2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005dd0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	f003 0302 	and.w	r3, r3, #2
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d060      	beq.n	8005ea0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8005dde:	69bb      	ldr	r3, [r7, #24]
 8005de0:	2b04      	cmp	r3, #4
 8005de2:	d005      	beq.n	8005df0 <HAL_RCC_OscConfig+0x310>
 8005de4:	69bb      	ldr	r3, [r7, #24]
 8005de6:	2b0c      	cmp	r3, #12
 8005de8:	d119      	bne.n	8005e1e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8005dea:	697b      	ldr	r3, [r7, #20]
 8005dec:	2b02      	cmp	r3, #2
 8005dee:	d116      	bne.n	8005e1e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005df0:	4b7c      	ldr	r3, [pc, #496]	@ (8005fe4 <HAL_RCC_OscConfig+0x504>)
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d005      	beq.n	8005e08 <HAL_RCC_OscConfig+0x328>
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	68db      	ldr	r3, [r3, #12]
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d101      	bne.n	8005e08 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8005e04:	2301      	movs	r3, #1
 8005e06:	e23f      	b.n	8006288 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005e08:	4b76      	ldr	r3, [pc, #472]	@ (8005fe4 <HAL_RCC_OscConfig+0x504>)
 8005e0a:	685b      	ldr	r3, [r3, #4]
 8005e0c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	691b      	ldr	r3, [r3, #16]
 8005e14:	061b      	lsls	r3, r3, #24
 8005e16:	4973      	ldr	r1, [pc, #460]	@ (8005fe4 <HAL_RCC_OscConfig+0x504>)
 8005e18:	4313      	orrs	r3, r2
 8005e1a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005e1c:	e040      	b.n	8005ea0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	68db      	ldr	r3, [r3, #12]
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d023      	beq.n	8005e6e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005e26:	4b6f      	ldr	r3, [pc, #444]	@ (8005fe4 <HAL_RCC_OscConfig+0x504>)
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	4a6e      	ldr	r2, [pc, #440]	@ (8005fe4 <HAL_RCC_OscConfig+0x504>)
 8005e2c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005e30:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e32:	f7fc fd8f 	bl	8002954 <HAL_GetTick>
 8005e36:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005e38:	e008      	b.n	8005e4c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005e3a:	f7fc fd8b 	bl	8002954 <HAL_GetTick>
 8005e3e:	4602      	mov	r2, r0
 8005e40:	693b      	ldr	r3, [r7, #16]
 8005e42:	1ad3      	subs	r3, r2, r3
 8005e44:	2b02      	cmp	r3, #2
 8005e46:	d901      	bls.n	8005e4c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8005e48:	2303      	movs	r3, #3
 8005e4a:	e21d      	b.n	8006288 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005e4c:	4b65      	ldr	r3, [pc, #404]	@ (8005fe4 <HAL_RCC_OscConfig+0x504>)
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d0f0      	beq.n	8005e3a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005e58:	4b62      	ldr	r3, [pc, #392]	@ (8005fe4 <HAL_RCC_OscConfig+0x504>)
 8005e5a:	685b      	ldr	r3, [r3, #4]
 8005e5c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	691b      	ldr	r3, [r3, #16]
 8005e64:	061b      	lsls	r3, r3, #24
 8005e66:	495f      	ldr	r1, [pc, #380]	@ (8005fe4 <HAL_RCC_OscConfig+0x504>)
 8005e68:	4313      	orrs	r3, r2
 8005e6a:	604b      	str	r3, [r1, #4]
 8005e6c:	e018      	b.n	8005ea0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005e6e:	4b5d      	ldr	r3, [pc, #372]	@ (8005fe4 <HAL_RCC_OscConfig+0x504>)
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	4a5c      	ldr	r2, [pc, #368]	@ (8005fe4 <HAL_RCC_OscConfig+0x504>)
 8005e74:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005e78:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e7a:	f7fc fd6b 	bl	8002954 <HAL_GetTick>
 8005e7e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005e80:	e008      	b.n	8005e94 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005e82:	f7fc fd67 	bl	8002954 <HAL_GetTick>
 8005e86:	4602      	mov	r2, r0
 8005e88:	693b      	ldr	r3, [r7, #16]
 8005e8a:	1ad3      	subs	r3, r2, r3
 8005e8c:	2b02      	cmp	r3, #2
 8005e8e:	d901      	bls.n	8005e94 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8005e90:	2303      	movs	r3, #3
 8005e92:	e1f9      	b.n	8006288 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005e94:	4b53      	ldr	r3, [pc, #332]	@ (8005fe4 <HAL_RCC_OscConfig+0x504>)
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d1f0      	bne.n	8005e82 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	f003 0308 	and.w	r3, r3, #8
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d03c      	beq.n	8005f26 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	695b      	ldr	r3, [r3, #20]
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d01c      	beq.n	8005eee <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005eb4:	4b4b      	ldr	r3, [pc, #300]	@ (8005fe4 <HAL_RCC_OscConfig+0x504>)
 8005eb6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005eba:	4a4a      	ldr	r2, [pc, #296]	@ (8005fe4 <HAL_RCC_OscConfig+0x504>)
 8005ebc:	f043 0301 	orr.w	r3, r3, #1
 8005ec0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ec4:	f7fc fd46 	bl	8002954 <HAL_GetTick>
 8005ec8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005eca:	e008      	b.n	8005ede <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005ecc:	f7fc fd42 	bl	8002954 <HAL_GetTick>
 8005ed0:	4602      	mov	r2, r0
 8005ed2:	693b      	ldr	r3, [r7, #16]
 8005ed4:	1ad3      	subs	r3, r2, r3
 8005ed6:	2b02      	cmp	r3, #2
 8005ed8:	d901      	bls.n	8005ede <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8005eda:	2303      	movs	r3, #3
 8005edc:	e1d4      	b.n	8006288 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005ede:	4b41      	ldr	r3, [pc, #260]	@ (8005fe4 <HAL_RCC_OscConfig+0x504>)
 8005ee0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005ee4:	f003 0302 	and.w	r3, r3, #2
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d0ef      	beq.n	8005ecc <HAL_RCC_OscConfig+0x3ec>
 8005eec:	e01b      	b.n	8005f26 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005eee:	4b3d      	ldr	r3, [pc, #244]	@ (8005fe4 <HAL_RCC_OscConfig+0x504>)
 8005ef0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005ef4:	4a3b      	ldr	r2, [pc, #236]	@ (8005fe4 <HAL_RCC_OscConfig+0x504>)
 8005ef6:	f023 0301 	bic.w	r3, r3, #1
 8005efa:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005efe:	f7fc fd29 	bl	8002954 <HAL_GetTick>
 8005f02:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005f04:	e008      	b.n	8005f18 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005f06:	f7fc fd25 	bl	8002954 <HAL_GetTick>
 8005f0a:	4602      	mov	r2, r0
 8005f0c:	693b      	ldr	r3, [r7, #16]
 8005f0e:	1ad3      	subs	r3, r2, r3
 8005f10:	2b02      	cmp	r3, #2
 8005f12:	d901      	bls.n	8005f18 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8005f14:	2303      	movs	r3, #3
 8005f16:	e1b7      	b.n	8006288 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005f18:	4b32      	ldr	r3, [pc, #200]	@ (8005fe4 <HAL_RCC_OscConfig+0x504>)
 8005f1a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005f1e:	f003 0302 	and.w	r3, r3, #2
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d1ef      	bne.n	8005f06 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	f003 0304 	and.w	r3, r3, #4
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	f000 80a6 	beq.w	8006080 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005f34:	2300      	movs	r3, #0
 8005f36:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8005f38:	4b2a      	ldr	r3, [pc, #168]	@ (8005fe4 <HAL_RCC_OscConfig+0x504>)
 8005f3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f3c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d10d      	bne.n	8005f60 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005f44:	4b27      	ldr	r3, [pc, #156]	@ (8005fe4 <HAL_RCC_OscConfig+0x504>)
 8005f46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f48:	4a26      	ldr	r2, [pc, #152]	@ (8005fe4 <HAL_RCC_OscConfig+0x504>)
 8005f4a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005f4e:	6593      	str	r3, [r2, #88]	@ 0x58
 8005f50:	4b24      	ldr	r3, [pc, #144]	@ (8005fe4 <HAL_RCC_OscConfig+0x504>)
 8005f52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f54:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005f58:	60bb      	str	r3, [r7, #8]
 8005f5a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005f5c:	2301      	movs	r3, #1
 8005f5e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005f60:	4b21      	ldr	r3, [pc, #132]	@ (8005fe8 <HAL_RCC_OscConfig+0x508>)
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d118      	bne.n	8005f9e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005f6c:	4b1e      	ldr	r3, [pc, #120]	@ (8005fe8 <HAL_RCC_OscConfig+0x508>)
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	4a1d      	ldr	r2, [pc, #116]	@ (8005fe8 <HAL_RCC_OscConfig+0x508>)
 8005f72:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005f76:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005f78:	f7fc fcec 	bl	8002954 <HAL_GetTick>
 8005f7c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005f7e:	e008      	b.n	8005f92 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005f80:	f7fc fce8 	bl	8002954 <HAL_GetTick>
 8005f84:	4602      	mov	r2, r0
 8005f86:	693b      	ldr	r3, [r7, #16]
 8005f88:	1ad3      	subs	r3, r2, r3
 8005f8a:	2b02      	cmp	r3, #2
 8005f8c:	d901      	bls.n	8005f92 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8005f8e:	2303      	movs	r3, #3
 8005f90:	e17a      	b.n	8006288 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005f92:	4b15      	ldr	r3, [pc, #84]	@ (8005fe8 <HAL_RCC_OscConfig+0x508>)
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d0f0      	beq.n	8005f80 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	689b      	ldr	r3, [r3, #8]
 8005fa2:	2b01      	cmp	r3, #1
 8005fa4:	d108      	bne.n	8005fb8 <HAL_RCC_OscConfig+0x4d8>
 8005fa6:	4b0f      	ldr	r3, [pc, #60]	@ (8005fe4 <HAL_RCC_OscConfig+0x504>)
 8005fa8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005fac:	4a0d      	ldr	r2, [pc, #52]	@ (8005fe4 <HAL_RCC_OscConfig+0x504>)
 8005fae:	f043 0301 	orr.w	r3, r3, #1
 8005fb2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005fb6:	e029      	b.n	800600c <HAL_RCC_OscConfig+0x52c>
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	689b      	ldr	r3, [r3, #8]
 8005fbc:	2b05      	cmp	r3, #5
 8005fbe:	d115      	bne.n	8005fec <HAL_RCC_OscConfig+0x50c>
 8005fc0:	4b08      	ldr	r3, [pc, #32]	@ (8005fe4 <HAL_RCC_OscConfig+0x504>)
 8005fc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005fc6:	4a07      	ldr	r2, [pc, #28]	@ (8005fe4 <HAL_RCC_OscConfig+0x504>)
 8005fc8:	f043 0304 	orr.w	r3, r3, #4
 8005fcc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005fd0:	4b04      	ldr	r3, [pc, #16]	@ (8005fe4 <HAL_RCC_OscConfig+0x504>)
 8005fd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005fd6:	4a03      	ldr	r2, [pc, #12]	@ (8005fe4 <HAL_RCC_OscConfig+0x504>)
 8005fd8:	f043 0301 	orr.w	r3, r3, #1
 8005fdc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005fe0:	e014      	b.n	800600c <HAL_RCC_OscConfig+0x52c>
 8005fe2:	bf00      	nop
 8005fe4:	40021000 	.word	0x40021000
 8005fe8:	40007000 	.word	0x40007000
 8005fec:	4b9c      	ldr	r3, [pc, #624]	@ (8006260 <HAL_RCC_OscConfig+0x780>)
 8005fee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ff2:	4a9b      	ldr	r2, [pc, #620]	@ (8006260 <HAL_RCC_OscConfig+0x780>)
 8005ff4:	f023 0301 	bic.w	r3, r3, #1
 8005ff8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005ffc:	4b98      	ldr	r3, [pc, #608]	@ (8006260 <HAL_RCC_OscConfig+0x780>)
 8005ffe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006002:	4a97      	ldr	r2, [pc, #604]	@ (8006260 <HAL_RCC_OscConfig+0x780>)
 8006004:	f023 0304 	bic.w	r3, r3, #4
 8006008:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	689b      	ldr	r3, [r3, #8]
 8006010:	2b00      	cmp	r3, #0
 8006012:	d016      	beq.n	8006042 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006014:	f7fc fc9e 	bl	8002954 <HAL_GetTick>
 8006018:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800601a:	e00a      	b.n	8006032 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800601c:	f7fc fc9a 	bl	8002954 <HAL_GetTick>
 8006020:	4602      	mov	r2, r0
 8006022:	693b      	ldr	r3, [r7, #16]
 8006024:	1ad3      	subs	r3, r2, r3
 8006026:	f241 3288 	movw	r2, #5000	@ 0x1388
 800602a:	4293      	cmp	r3, r2
 800602c:	d901      	bls.n	8006032 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800602e:	2303      	movs	r3, #3
 8006030:	e12a      	b.n	8006288 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006032:	4b8b      	ldr	r3, [pc, #556]	@ (8006260 <HAL_RCC_OscConfig+0x780>)
 8006034:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006038:	f003 0302 	and.w	r3, r3, #2
 800603c:	2b00      	cmp	r3, #0
 800603e:	d0ed      	beq.n	800601c <HAL_RCC_OscConfig+0x53c>
 8006040:	e015      	b.n	800606e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006042:	f7fc fc87 	bl	8002954 <HAL_GetTick>
 8006046:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006048:	e00a      	b.n	8006060 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800604a:	f7fc fc83 	bl	8002954 <HAL_GetTick>
 800604e:	4602      	mov	r2, r0
 8006050:	693b      	ldr	r3, [r7, #16]
 8006052:	1ad3      	subs	r3, r2, r3
 8006054:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006058:	4293      	cmp	r3, r2
 800605a:	d901      	bls.n	8006060 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800605c:	2303      	movs	r3, #3
 800605e:	e113      	b.n	8006288 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006060:	4b7f      	ldr	r3, [pc, #508]	@ (8006260 <HAL_RCC_OscConfig+0x780>)
 8006062:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006066:	f003 0302 	and.w	r3, r3, #2
 800606a:	2b00      	cmp	r3, #0
 800606c:	d1ed      	bne.n	800604a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800606e:	7ffb      	ldrb	r3, [r7, #31]
 8006070:	2b01      	cmp	r3, #1
 8006072:	d105      	bne.n	8006080 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006074:	4b7a      	ldr	r3, [pc, #488]	@ (8006260 <HAL_RCC_OscConfig+0x780>)
 8006076:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006078:	4a79      	ldr	r2, [pc, #484]	@ (8006260 <HAL_RCC_OscConfig+0x780>)
 800607a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800607e:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006084:	2b00      	cmp	r3, #0
 8006086:	f000 80fe 	beq.w	8006286 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800608e:	2b02      	cmp	r3, #2
 8006090:	f040 80d0 	bne.w	8006234 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8006094:	4b72      	ldr	r3, [pc, #456]	@ (8006260 <HAL_RCC_OscConfig+0x780>)
 8006096:	68db      	ldr	r3, [r3, #12]
 8006098:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800609a:	697b      	ldr	r3, [r7, #20]
 800609c:	f003 0203 	and.w	r2, r3, #3
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060a4:	429a      	cmp	r2, r3
 80060a6:	d130      	bne.n	800610a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80060a8:	697b      	ldr	r3, [r7, #20]
 80060aa:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80060b2:	3b01      	subs	r3, #1
 80060b4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80060b6:	429a      	cmp	r2, r3
 80060b8:	d127      	bne.n	800610a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80060ba:	697b      	ldr	r3, [r7, #20]
 80060bc:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80060c4:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80060c6:	429a      	cmp	r2, r3
 80060c8:	d11f      	bne.n	800610a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80060ca:	697b      	ldr	r3, [r7, #20]
 80060cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80060d0:	687a      	ldr	r2, [r7, #4]
 80060d2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80060d4:	2a07      	cmp	r2, #7
 80060d6:	bf14      	ite	ne
 80060d8:	2201      	movne	r2, #1
 80060da:	2200      	moveq	r2, #0
 80060dc:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80060de:	4293      	cmp	r3, r2
 80060e0:	d113      	bne.n	800610a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80060e2:	697b      	ldr	r3, [r7, #20]
 80060e4:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060ec:	085b      	lsrs	r3, r3, #1
 80060ee:	3b01      	subs	r3, #1
 80060f0:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80060f2:	429a      	cmp	r2, r3
 80060f4:	d109      	bne.n	800610a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80060f6:	697b      	ldr	r3, [r7, #20]
 80060f8:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006100:	085b      	lsrs	r3, r3, #1
 8006102:	3b01      	subs	r3, #1
 8006104:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006106:	429a      	cmp	r2, r3
 8006108:	d06e      	beq.n	80061e8 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800610a:	69bb      	ldr	r3, [r7, #24]
 800610c:	2b0c      	cmp	r3, #12
 800610e:	d069      	beq.n	80061e4 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8006110:	4b53      	ldr	r3, [pc, #332]	@ (8006260 <HAL_RCC_OscConfig+0x780>)
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006118:	2b00      	cmp	r3, #0
 800611a:	d105      	bne.n	8006128 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800611c:	4b50      	ldr	r3, [pc, #320]	@ (8006260 <HAL_RCC_OscConfig+0x780>)
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006124:	2b00      	cmp	r3, #0
 8006126:	d001      	beq.n	800612c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8006128:	2301      	movs	r3, #1
 800612a:	e0ad      	b.n	8006288 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800612c:	4b4c      	ldr	r3, [pc, #304]	@ (8006260 <HAL_RCC_OscConfig+0x780>)
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	4a4b      	ldr	r2, [pc, #300]	@ (8006260 <HAL_RCC_OscConfig+0x780>)
 8006132:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006136:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8006138:	f7fc fc0c 	bl	8002954 <HAL_GetTick>
 800613c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800613e:	e008      	b.n	8006152 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006140:	f7fc fc08 	bl	8002954 <HAL_GetTick>
 8006144:	4602      	mov	r2, r0
 8006146:	693b      	ldr	r3, [r7, #16]
 8006148:	1ad3      	subs	r3, r2, r3
 800614a:	2b02      	cmp	r3, #2
 800614c:	d901      	bls.n	8006152 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800614e:	2303      	movs	r3, #3
 8006150:	e09a      	b.n	8006288 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006152:	4b43      	ldr	r3, [pc, #268]	@ (8006260 <HAL_RCC_OscConfig+0x780>)
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800615a:	2b00      	cmp	r3, #0
 800615c:	d1f0      	bne.n	8006140 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800615e:	4b40      	ldr	r3, [pc, #256]	@ (8006260 <HAL_RCC_OscConfig+0x780>)
 8006160:	68da      	ldr	r2, [r3, #12]
 8006162:	4b40      	ldr	r3, [pc, #256]	@ (8006264 <HAL_RCC_OscConfig+0x784>)
 8006164:	4013      	ands	r3, r2
 8006166:	687a      	ldr	r2, [r7, #4]
 8006168:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800616a:	687a      	ldr	r2, [r7, #4]
 800616c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800616e:	3a01      	subs	r2, #1
 8006170:	0112      	lsls	r2, r2, #4
 8006172:	4311      	orrs	r1, r2
 8006174:	687a      	ldr	r2, [r7, #4]
 8006176:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006178:	0212      	lsls	r2, r2, #8
 800617a:	4311      	orrs	r1, r2
 800617c:	687a      	ldr	r2, [r7, #4]
 800617e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006180:	0852      	lsrs	r2, r2, #1
 8006182:	3a01      	subs	r2, #1
 8006184:	0552      	lsls	r2, r2, #21
 8006186:	4311      	orrs	r1, r2
 8006188:	687a      	ldr	r2, [r7, #4]
 800618a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800618c:	0852      	lsrs	r2, r2, #1
 800618e:	3a01      	subs	r2, #1
 8006190:	0652      	lsls	r2, r2, #25
 8006192:	4311      	orrs	r1, r2
 8006194:	687a      	ldr	r2, [r7, #4]
 8006196:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8006198:	0912      	lsrs	r2, r2, #4
 800619a:	0452      	lsls	r2, r2, #17
 800619c:	430a      	orrs	r2, r1
 800619e:	4930      	ldr	r1, [pc, #192]	@ (8006260 <HAL_RCC_OscConfig+0x780>)
 80061a0:	4313      	orrs	r3, r2
 80061a2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80061a4:	4b2e      	ldr	r3, [pc, #184]	@ (8006260 <HAL_RCC_OscConfig+0x780>)
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	4a2d      	ldr	r2, [pc, #180]	@ (8006260 <HAL_RCC_OscConfig+0x780>)
 80061aa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80061ae:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80061b0:	4b2b      	ldr	r3, [pc, #172]	@ (8006260 <HAL_RCC_OscConfig+0x780>)
 80061b2:	68db      	ldr	r3, [r3, #12]
 80061b4:	4a2a      	ldr	r2, [pc, #168]	@ (8006260 <HAL_RCC_OscConfig+0x780>)
 80061b6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80061ba:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80061bc:	f7fc fbca 	bl	8002954 <HAL_GetTick>
 80061c0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80061c2:	e008      	b.n	80061d6 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80061c4:	f7fc fbc6 	bl	8002954 <HAL_GetTick>
 80061c8:	4602      	mov	r2, r0
 80061ca:	693b      	ldr	r3, [r7, #16]
 80061cc:	1ad3      	subs	r3, r2, r3
 80061ce:	2b02      	cmp	r3, #2
 80061d0:	d901      	bls.n	80061d6 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80061d2:	2303      	movs	r3, #3
 80061d4:	e058      	b.n	8006288 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80061d6:	4b22      	ldr	r3, [pc, #136]	@ (8006260 <HAL_RCC_OscConfig+0x780>)
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d0f0      	beq.n	80061c4 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80061e2:	e050      	b.n	8006286 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80061e4:	2301      	movs	r3, #1
 80061e6:	e04f      	b.n	8006288 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80061e8:	4b1d      	ldr	r3, [pc, #116]	@ (8006260 <HAL_RCC_OscConfig+0x780>)
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d148      	bne.n	8006286 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80061f4:	4b1a      	ldr	r3, [pc, #104]	@ (8006260 <HAL_RCC_OscConfig+0x780>)
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	4a19      	ldr	r2, [pc, #100]	@ (8006260 <HAL_RCC_OscConfig+0x780>)
 80061fa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80061fe:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006200:	4b17      	ldr	r3, [pc, #92]	@ (8006260 <HAL_RCC_OscConfig+0x780>)
 8006202:	68db      	ldr	r3, [r3, #12]
 8006204:	4a16      	ldr	r2, [pc, #88]	@ (8006260 <HAL_RCC_OscConfig+0x780>)
 8006206:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800620a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800620c:	f7fc fba2 	bl	8002954 <HAL_GetTick>
 8006210:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006212:	e008      	b.n	8006226 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006214:	f7fc fb9e 	bl	8002954 <HAL_GetTick>
 8006218:	4602      	mov	r2, r0
 800621a:	693b      	ldr	r3, [r7, #16]
 800621c:	1ad3      	subs	r3, r2, r3
 800621e:	2b02      	cmp	r3, #2
 8006220:	d901      	bls.n	8006226 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8006222:	2303      	movs	r3, #3
 8006224:	e030      	b.n	8006288 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006226:	4b0e      	ldr	r3, [pc, #56]	@ (8006260 <HAL_RCC_OscConfig+0x780>)
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800622e:	2b00      	cmp	r3, #0
 8006230:	d0f0      	beq.n	8006214 <HAL_RCC_OscConfig+0x734>
 8006232:	e028      	b.n	8006286 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006234:	69bb      	ldr	r3, [r7, #24]
 8006236:	2b0c      	cmp	r3, #12
 8006238:	d023      	beq.n	8006282 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800623a:	4b09      	ldr	r3, [pc, #36]	@ (8006260 <HAL_RCC_OscConfig+0x780>)
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	4a08      	ldr	r2, [pc, #32]	@ (8006260 <HAL_RCC_OscConfig+0x780>)
 8006240:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006244:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006246:	f7fc fb85 	bl	8002954 <HAL_GetTick>
 800624a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800624c:	e00c      	b.n	8006268 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800624e:	f7fc fb81 	bl	8002954 <HAL_GetTick>
 8006252:	4602      	mov	r2, r0
 8006254:	693b      	ldr	r3, [r7, #16]
 8006256:	1ad3      	subs	r3, r2, r3
 8006258:	2b02      	cmp	r3, #2
 800625a:	d905      	bls.n	8006268 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 800625c:	2303      	movs	r3, #3
 800625e:	e013      	b.n	8006288 <HAL_RCC_OscConfig+0x7a8>
 8006260:	40021000 	.word	0x40021000
 8006264:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006268:	4b09      	ldr	r3, [pc, #36]	@ (8006290 <HAL_RCC_OscConfig+0x7b0>)
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006270:	2b00      	cmp	r3, #0
 8006272:	d1ec      	bne.n	800624e <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8006274:	4b06      	ldr	r3, [pc, #24]	@ (8006290 <HAL_RCC_OscConfig+0x7b0>)
 8006276:	68da      	ldr	r2, [r3, #12]
 8006278:	4905      	ldr	r1, [pc, #20]	@ (8006290 <HAL_RCC_OscConfig+0x7b0>)
 800627a:	4b06      	ldr	r3, [pc, #24]	@ (8006294 <HAL_RCC_OscConfig+0x7b4>)
 800627c:	4013      	ands	r3, r2
 800627e:	60cb      	str	r3, [r1, #12]
 8006280:	e001      	b.n	8006286 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8006282:	2301      	movs	r3, #1
 8006284:	e000      	b.n	8006288 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8006286:	2300      	movs	r3, #0
}
 8006288:	4618      	mov	r0, r3
 800628a:	3720      	adds	r7, #32
 800628c:	46bd      	mov	sp, r7
 800628e:	bd80      	pop	{r7, pc}
 8006290:	40021000 	.word	0x40021000
 8006294:	feeefffc 	.word	0xfeeefffc

08006298 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006298:	b580      	push	{r7, lr}
 800629a:	b084      	sub	sp, #16
 800629c:	af00      	add	r7, sp, #0
 800629e:	6078      	str	r0, [r7, #4]
 80062a0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d101      	bne.n	80062ac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80062a8:	2301      	movs	r3, #1
 80062aa:	e0e7      	b.n	800647c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80062ac:	4b75      	ldr	r3, [pc, #468]	@ (8006484 <HAL_RCC_ClockConfig+0x1ec>)
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	f003 0307 	and.w	r3, r3, #7
 80062b4:	683a      	ldr	r2, [r7, #0]
 80062b6:	429a      	cmp	r2, r3
 80062b8:	d910      	bls.n	80062dc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80062ba:	4b72      	ldr	r3, [pc, #456]	@ (8006484 <HAL_RCC_ClockConfig+0x1ec>)
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	f023 0207 	bic.w	r2, r3, #7
 80062c2:	4970      	ldr	r1, [pc, #448]	@ (8006484 <HAL_RCC_ClockConfig+0x1ec>)
 80062c4:	683b      	ldr	r3, [r7, #0]
 80062c6:	4313      	orrs	r3, r2
 80062c8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80062ca:	4b6e      	ldr	r3, [pc, #440]	@ (8006484 <HAL_RCC_ClockConfig+0x1ec>)
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	f003 0307 	and.w	r3, r3, #7
 80062d2:	683a      	ldr	r2, [r7, #0]
 80062d4:	429a      	cmp	r2, r3
 80062d6:	d001      	beq.n	80062dc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80062d8:	2301      	movs	r3, #1
 80062da:	e0cf      	b.n	800647c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	f003 0302 	and.w	r3, r3, #2
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d010      	beq.n	800630a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	689a      	ldr	r2, [r3, #8]
 80062ec:	4b66      	ldr	r3, [pc, #408]	@ (8006488 <HAL_RCC_ClockConfig+0x1f0>)
 80062ee:	689b      	ldr	r3, [r3, #8]
 80062f0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80062f4:	429a      	cmp	r2, r3
 80062f6:	d908      	bls.n	800630a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80062f8:	4b63      	ldr	r3, [pc, #396]	@ (8006488 <HAL_RCC_ClockConfig+0x1f0>)
 80062fa:	689b      	ldr	r3, [r3, #8]
 80062fc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	689b      	ldr	r3, [r3, #8]
 8006304:	4960      	ldr	r1, [pc, #384]	@ (8006488 <HAL_RCC_ClockConfig+0x1f0>)
 8006306:	4313      	orrs	r3, r2
 8006308:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	f003 0301 	and.w	r3, r3, #1
 8006312:	2b00      	cmp	r3, #0
 8006314:	d04c      	beq.n	80063b0 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	685b      	ldr	r3, [r3, #4]
 800631a:	2b03      	cmp	r3, #3
 800631c:	d107      	bne.n	800632e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800631e:	4b5a      	ldr	r3, [pc, #360]	@ (8006488 <HAL_RCC_ClockConfig+0x1f0>)
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006326:	2b00      	cmp	r3, #0
 8006328:	d121      	bne.n	800636e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800632a:	2301      	movs	r3, #1
 800632c:	e0a6      	b.n	800647c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	685b      	ldr	r3, [r3, #4]
 8006332:	2b02      	cmp	r3, #2
 8006334:	d107      	bne.n	8006346 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006336:	4b54      	ldr	r3, [pc, #336]	@ (8006488 <HAL_RCC_ClockConfig+0x1f0>)
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800633e:	2b00      	cmp	r3, #0
 8006340:	d115      	bne.n	800636e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8006342:	2301      	movs	r3, #1
 8006344:	e09a      	b.n	800647c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	685b      	ldr	r3, [r3, #4]
 800634a:	2b00      	cmp	r3, #0
 800634c:	d107      	bne.n	800635e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800634e:	4b4e      	ldr	r3, [pc, #312]	@ (8006488 <HAL_RCC_ClockConfig+0x1f0>)
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	f003 0302 	and.w	r3, r3, #2
 8006356:	2b00      	cmp	r3, #0
 8006358:	d109      	bne.n	800636e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800635a:	2301      	movs	r3, #1
 800635c:	e08e      	b.n	800647c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800635e:	4b4a      	ldr	r3, [pc, #296]	@ (8006488 <HAL_RCC_ClockConfig+0x1f0>)
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006366:	2b00      	cmp	r3, #0
 8006368:	d101      	bne.n	800636e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800636a:	2301      	movs	r3, #1
 800636c:	e086      	b.n	800647c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800636e:	4b46      	ldr	r3, [pc, #280]	@ (8006488 <HAL_RCC_ClockConfig+0x1f0>)
 8006370:	689b      	ldr	r3, [r3, #8]
 8006372:	f023 0203 	bic.w	r2, r3, #3
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	685b      	ldr	r3, [r3, #4]
 800637a:	4943      	ldr	r1, [pc, #268]	@ (8006488 <HAL_RCC_ClockConfig+0x1f0>)
 800637c:	4313      	orrs	r3, r2
 800637e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006380:	f7fc fae8 	bl	8002954 <HAL_GetTick>
 8006384:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006386:	e00a      	b.n	800639e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006388:	f7fc fae4 	bl	8002954 <HAL_GetTick>
 800638c:	4602      	mov	r2, r0
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	1ad3      	subs	r3, r2, r3
 8006392:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006396:	4293      	cmp	r3, r2
 8006398:	d901      	bls.n	800639e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800639a:	2303      	movs	r3, #3
 800639c:	e06e      	b.n	800647c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800639e:	4b3a      	ldr	r3, [pc, #232]	@ (8006488 <HAL_RCC_ClockConfig+0x1f0>)
 80063a0:	689b      	ldr	r3, [r3, #8]
 80063a2:	f003 020c 	and.w	r2, r3, #12
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	685b      	ldr	r3, [r3, #4]
 80063aa:	009b      	lsls	r3, r3, #2
 80063ac:	429a      	cmp	r2, r3
 80063ae:	d1eb      	bne.n	8006388 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	f003 0302 	and.w	r3, r3, #2
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d010      	beq.n	80063de <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	689a      	ldr	r2, [r3, #8]
 80063c0:	4b31      	ldr	r3, [pc, #196]	@ (8006488 <HAL_RCC_ClockConfig+0x1f0>)
 80063c2:	689b      	ldr	r3, [r3, #8]
 80063c4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80063c8:	429a      	cmp	r2, r3
 80063ca:	d208      	bcs.n	80063de <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80063cc:	4b2e      	ldr	r3, [pc, #184]	@ (8006488 <HAL_RCC_ClockConfig+0x1f0>)
 80063ce:	689b      	ldr	r3, [r3, #8]
 80063d0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	689b      	ldr	r3, [r3, #8]
 80063d8:	492b      	ldr	r1, [pc, #172]	@ (8006488 <HAL_RCC_ClockConfig+0x1f0>)
 80063da:	4313      	orrs	r3, r2
 80063dc:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80063de:	4b29      	ldr	r3, [pc, #164]	@ (8006484 <HAL_RCC_ClockConfig+0x1ec>)
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	f003 0307 	and.w	r3, r3, #7
 80063e6:	683a      	ldr	r2, [r7, #0]
 80063e8:	429a      	cmp	r2, r3
 80063ea:	d210      	bcs.n	800640e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80063ec:	4b25      	ldr	r3, [pc, #148]	@ (8006484 <HAL_RCC_ClockConfig+0x1ec>)
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	f023 0207 	bic.w	r2, r3, #7
 80063f4:	4923      	ldr	r1, [pc, #140]	@ (8006484 <HAL_RCC_ClockConfig+0x1ec>)
 80063f6:	683b      	ldr	r3, [r7, #0]
 80063f8:	4313      	orrs	r3, r2
 80063fa:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80063fc:	4b21      	ldr	r3, [pc, #132]	@ (8006484 <HAL_RCC_ClockConfig+0x1ec>)
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	f003 0307 	and.w	r3, r3, #7
 8006404:	683a      	ldr	r2, [r7, #0]
 8006406:	429a      	cmp	r2, r3
 8006408:	d001      	beq.n	800640e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800640a:	2301      	movs	r3, #1
 800640c:	e036      	b.n	800647c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	f003 0304 	and.w	r3, r3, #4
 8006416:	2b00      	cmp	r3, #0
 8006418:	d008      	beq.n	800642c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800641a:	4b1b      	ldr	r3, [pc, #108]	@ (8006488 <HAL_RCC_ClockConfig+0x1f0>)
 800641c:	689b      	ldr	r3, [r3, #8]
 800641e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	68db      	ldr	r3, [r3, #12]
 8006426:	4918      	ldr	r1, [pc, #96]	@ (8006488 <HAL_RCC_ClockConfig+0x1f0>)
 8006428:	4313      	orrs	r3, r2
 800642a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	f003 0308 	and.w	r3, r3, #8
 8006434:	2b00      	cmp	r3, #0
 8006436:	d009      	beq.n	800644c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006438:	4b13      	ldr	r3, [pc, #76]	@ (8006488 <HAL_RCC_ClockConfig+0x1f0>)
 800643a:	689b      	ldr	r3, [r3, #8]
 800643c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	691b      	ldr	r3, [r3, #16]
 8006444:	00db      	lsls	r3, r3, #3
 8006446:	4910      	ldr	r1, [pc, #64]	@ (8006488 <HAL_RCC_ClockConfig+0x1f0>)
 8006448:	4313      	orrs	r3, r2
 800644a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800644c:	f000 f824 	bl	8006498 <HAL_RCC_GetSysClockFreq>
 8006450:	4602      	mov	r2, r0
 8006452:	4b0d      	ldr	r3, [pc, #52]	@ (8006488 <HAL_RCC_ClockConfig+0x1f0>)
 8006454:	689b      	ldr	r3, [r3, #8]
 8006456:	091b      	lsrs	r3, r3, #4
 8006458:	f003 030f 	and.w	r3, r3, #15
 800645c:	490b      	ldr	r1, [pc, #44]	@ (800648c <HAL_RCC_ClockConfig+0x1f4>)
 800645e:	5ccb      	ldrb	r3, [r1, r3]
 8006460:	f003 031f 	and.w	r3, r3, #31
 8006464:	fa22 f303 	lsr.w	r3, r2, r3
 8006468:	4a09      	ldr	r2, [pc, #36]	@ (8006490 <HAL_RCC_ClockConfig+0x1f8>)
 800646a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800646c:	4b09      	ldr	r3, [pc, #36]	@ (8006494 <HAL_RCC_ClockConfig+0x1fc>)
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	4618      	mov	r0, r3
 8006472:	f7fc fa1f 	bl	80028b4 <HAL_InitTick>
 8006476:	4603      	mov	r3, r0
 8006478:	72fb      	strb	r3, [r7, #11]

  return status;
 800647a:	7afb      	ldrb	r3, [r7, #11]
}
 800647c:	4618      	mov	r0, r3
 800647e:	3710      	adds	r7, #16
 8006480:	46bd      	mov	sp, r7
 8006482:	bd80      	pop	{r7, pc}
 8006484:	40022000 	.word	0x40022000
 8006488:	40021000 	.word	0x40021000
 800648c:	0800b640 	.word	0x0800b640
 8006490:	20000010 	.word	0x20000010
 8006494:	20000014 	.word	0x20000014

08006498 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006498:	b480      	push	{r7}
 800649a:	b089      	sub	sp, #36	@ 0x24
 800649c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800649e:	2300      	movs	r3, #0
 80064a0:	61fb      	str	r3, [r7, #28]
 80064a2:	2300      	movs	r3, #0
 80064a4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80064a6:	4b3e      	ldr	r3, [pc, #248]	@ (80065a0 <HAL_RCC_GetSysClockFreq+0x108>)
 80064a8:	689b      	ldr	r3, [r3, #8]
 80064aa:	f003 030c 	and.w	r3, r3, #12
 80064ae:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80064b0:	4b3b      	ldr	r3, [pc, #236]	@ (80065a0 <HAL_RCC_GetSysClockFreq+0x108>)
 80064b2:	68db      	ldr	r3, [r3, #12]
 80064b4:	f003 0303 	and.w	r3, r3, #3
 80064b8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80064ba:	693b      	ldr	r3, [r7, #16]
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d005      	beq.n	80064cc <HAL_RCC_GetSysClockFreq+0x34>
 80064c0:	693b      	ldr	r3, [r7, #16]
 80064c2:	2b0c      	cmp	r3, #12
 80064c4:	d121      	bne.n	800650a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	2b01      	cmp	r3, #1
 80064ca:	d11e      	bne.n	800650a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80064cc:	4b34      	ldr	r3, [pc, #208]	@ (80065a0 <HAL_RCC_GetSysClockFreq+0x108>)
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	f003 0308 	and.w	r3, r3, #8
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d107      	bne.n	80064e8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80064d8:	4b31      	ldr	r3, [pc, #196]	@ (80065a0 <HAL_RCC_GetSysClockFreq+0x108>)
 80064da:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80064de:	0a1b      	lsrs	r3, r3, #8
 80064e0:	f003 030f 	and.w	r3, r3, #15
 80064e4:	61fb      	str	r3, [r7, #28]
 80064e6:	e005      	b.n	80064f4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80064e8:	4b2d      	ldr	r3, [pc, #180]	@ (80065a0 <HAL_RCC_GetSysClockFreq+0x108>)
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	091b      	lsrs	r3, r3, #4
 80064ee:	f003 030f 	and.w	r3, r3, #15
 80064f2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80064f4:	4a2b      	ldr	r2, [pc, #172]	@ (80065a4 <HAL_RCC_GetSysClockFreq+0x10c>)
 80064f6:	69fb      	ldr	r3, [r7, #28]
 80064f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80064fc:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80064fe:	693b      	ldr	r3, [r7, #16]
 8006500:	2b00      	cmp	r3, #0
 8006502:	d10d      	bne.n	8006520 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8006504:	69fb      	ldr	r3, [r7, #28]
 8006506:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006508:	e00a      	b.n	8006520 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800650a:	693b      	ldr	r3, [r7, #16]
 800650c:	2b04      	cmp	r3, #4
 800650e:	d102      	bne.n	8006516 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006510:	4b25      	ldr	r3, [pc, #148]	@ (80065a8 <HAL_RCC_GetSysClockFreq+0x110>)
 8006512:	61bb      	str	r3, [r7, #24]
 8006514:	e004      	b.n	8006520 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8006516:	693b      	ldr	r3, [r7, #16]
 8006518:	2b08      	cmp	r3, #8
 800651a:	d101      	bne.n	8006520 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800651c:	4b23      	ldr	r3, [pc, #140]	@ (80065ac <HAL_RCC_GetSysClockFreq+0x114>)
 800651e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8006520:	693b      	ldr	r3, [r7, #16]
 8006522:	2b0c      	cmp	r3, #12
 8006524:	d134      	bne.n	8006590 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006526:	4b1e      	ldr	r3, [pc, #120]	@ (80065a0 <HAL_RCC_GetSysClockFreq+0x108>)
 8006528:	68db      	ldr	r3, [r3, #12]
 800652a:	f003 0303 	and.w	r3, r3, #3
 800652e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8006530:	68bb      	ldr	r3, [r7, #8]
 8006532:	2b02      	cmp	r3, #2
 8006534:	d003      	beq.n	800653e <HAL_RCC_GetSysClockFreq+0xa6>
 8006536:	68bb      	ldr	r3, [r7, #8]
 8006538:	2b03      	cmp	r3, #3
 800653a:	d003      	beq.n	8006544 <HAL_RCC_GetSysClockFreq+0xac>
 800653c:	e005      	b.n	800654a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800653e:	4b1a      	ldr	r3, [pc, #104]	@ (80065a8 <HAL_RCC_GetSysClockFreq+0x110>)
 8006540:	617b      	str	r3, [r7, #20]
      break;
 8006542:	e005      	b.n	8006550 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8006544:	4b19      	ldr	r3, [pc, #100]	@ (80065ac <HAL_RCC_GetSysClockFreq+0x114>)
 8006546:	617b      	str	r3, [r7, #20]
      break;
 8006548:	e002      	b.n	8006550 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800654a:	69fb      	ldr	r3, [r7, #28]
 800654c:	617b      	str	r3, [r7, #20]
      break;
 800654e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006550:	4b13      	ldr	r3, [pc, #76]	@ (80065a0 <HAL_RCC_GetSysClockFreq+0x108>)
 8006552:	68db      	ldr	r3, [r3, #12]
 8006554:	091b      	lsrs	r3, r3, #4
 8006556:	f003 0307 	and.w	r3, r3, #7
 800655a:	3301      	adds	r3, #1
 800655c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800655e:	4b10      	ldr	r3, [pc, #64]	@ (80065a0 <HAL_RCC_GetSysClockFreq+0x108>)
 8006560:	68db      	ldr	r3, [r3, #12]
 8006562:	0a1b      	lsrs	r3, r3, #8
 8006564:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006568:	697a      	ldr	r2, [r7, #20]
 800656a:	fb03 f202 	mul.w	r2, r3, r2
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	fbb2 f3f3 	udiv	r3, r2, r3
 8006574:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006576:	4b0a      	ldr	r3, [pc, #40]	@ (80065a0 <HAL_RCC_GetSysClockFreq+0x108>)
 8006578:	68db      	ldr	r3, [r3, #12]
 800657a:	0e5b      	lsrs	r3, r3, #25
 800657c:	f003 0303 	and.w	r3, r3, #3
 8006580:	3301      	adds	r3, #1
 8006582:	005b      	lsls	r3, r3, #1
 8006584:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8006586:	697a      	ldr	r2, [r7, #20]
 8006588:	683b      	ldr	r3, [r7, #0]
 800658a:	fbb2 f3f3 	udiv	r3, r2, r3
 800658e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8006590:	69bb      	ldr	r3, [r7, #24]
}
 8006592:	4618      	mov	r0, r3
 8006594:	3724      	adds	r7, #36	@ 0x24
 8006596:	46bd      	mov	sp, r7
 8006598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800659c:	4770      	bx	lr
 800659e:	bf00      	nop
 80065a0:	40021000 	.word	0x40021000
 80065a4:	0800b658 	.word	0x0800b658
 80065a8:	00f42400 	.word	0x00f42400
 80065ac:	007a1200 	.word	0x007a1200

080065b0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80065b0:	b480      	push	{r7}
 80065b2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80065b4:	4b03      	ldr	r3, [pc, #12]	@ (80065c4 <HAL_RCC_GetHCLKFreq+0x14>)
 80065b6:	681b      	ldr	r3, [r3, #0]
}
 80065b8:	4618      	mov	r0, r3
 80065ba:	46bd      	mov	sp, r7
 80065bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c0:	4770      	bx	lr
 80065c2:	bf00      	nop
 80065c4:	20000010 	.word	0x20000010

080065c8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80065c8:	b580      	push	{r7, lr}
 80065ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80065cc:	f7ff fff0 	bl	80065b0 <HAL_RCC_GetHCLKFreq>
 80065d0:	4602      	mov	r2, r0
 80065d2:	4b06      	ldr	r3, [pc, #24]	@ (80065ec <HAL_RCC_GetPCLK1Freq+0x24>)
 80065d4:	689b      	ldr	r3, [r3, #8]
 80065d6:	0a1b      	lsrs	r3, r3, #8
 80065d8:	f003 0307 	and.w	r3, r3, #7
 80065dc:	4904      	ldr	r1, [pc, #16]	@ (80065f0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80065de:	5ccb      	ldrb	r3, [r1, r3]
 80065e0:	f003 031f 	and.w	r3, r3, #31
 80065e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80065e8:	4618      	mov	r0, r3
 80065ea:	bd80      	pop	{r7, pc}
 80065ec:	40021000 	.word	0x40021000
 80065f0:	0800b650 	.word	0x0800b650

080065f4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80065f4:	b580      	push	{r7, lr}
 80065f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80065f8:	f7ff ffda 	bl	80065b0 <HAL_RCC_GetHCLKFreq>
 80065fc:	4602      	mov	r2, r0
 80065fe:	4b06      	ldr	r3, [pc, #24]	@ (8006618 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006600:	689b      	ldr	r3, [r3, #8]
 8006602:	0adb      	lsrs	r3, r3, #11
 8006604:	f003 0307 	and.w	r3, r3, #7
 8006608:	4904      	ldr	r1, [pc, #16]	@ (800661c <HAL_RCC_GetPCLK2Freq+0x28>)
 800660a:	5ccb      	ldrb	r3, [r1, r3]
 800660c:	f003 031f 	and.w	r3, r3, #31
 8006610:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006614:	4618      	mov	r0, r3
 8006616:	bd80      	pop	{r7, pc}
 8006618:	40021000 	.word	0x40021000
 800661c:	0800b650 	.word	0x0800b650

08006620 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006620:	b480      	push	{r7}
 8006622:	b083      	sub	sp, #12
 8006624:	af00      	add	r7, sp, #0
 8006626:	6078      	str	r0, [r7, #4]
 8006628:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	220f      	movs	r2, #15
 800662e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8006630:	4b12      	ldr	r3, [pc, #72]	@ (800667c <HAL_RCC_GetClockConfig+0x5c>)
 8006632:	689b      	ldr	r3, [r3, #8]
 8006634:	f003 0203 	and.w	r2, r3, #3
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 800663c:	4b0f      	ldr	r3, [pc, #60]	@ (800667c <HAL_RCC_GetClockConfig+0x5c>)
 800663e:	689b      	ldr	r3, [r3, #8]
 8006640:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8006648:	4b0c      	ldr	r3, [pc, #48]	@ (800667c <HAL_RCC_GetClockConfig+0x5c>)
 800664a:	689b      	ldr	r3, [r3, #8]
 800664c:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8006654:	4b09      	ldr	r3, [pc, #36]	@ (800667c <HAL_RCC_GetClockConfig+0x5c>)
 8006656:	689b      	ldr	r3, [r3, #8]
 8006658:	08db      	lsrs	r3, r3, #3
 800665a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8006662:	4b07      	ldr	r3, [pc, #28]	@ (8006680 <HAL_RCC_GetClockConfig+0x60>)
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	f003 0207 	and.w	r2, r3, #7
 800666a:	683b      	ldr	r3, [r7, #0]
 800666c:	601a      	str	r2, [r3, #0]
}
 800666e:	bf00      	nop
 8006670:	370c      	adds	r7, #12
 8006672:	46bd      	mov	sp, r7
 8006674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006678:	4770      	bx	lr
 800667a:	bf00      	nop
 800667c:	40021000 	.word	0x40021000
 8006680:	40022000 	.word	0x40022000

08006684 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8006684:	b580      	push	{r7, lr}
 8006686:	b086      	sub	sp, #24
 8006688:	af00      	add	r7, sp, #0
 800668a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800668c:	2300      	movs	r3, #0
 800668e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8006690:	4b2a      	ldr	r3, [pc, #168]	@ (800673c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006692:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006694:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006698:	2b00      	cmp	r3, #0
 800669a:	d003      	beq.n	80066a4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800669c:	f7ff fa12 	bl	8005ac4 <HAL_PWREx_GetVoltageRange>
 80066a0:	6178      	str	r0, [r7, #20]
 80066a2:	e014      	b.n	80066ce <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80066a4:	4b25      	ldr	r3, [pc, #148]	@ (800673c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80066a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80066a8:	4a24      	ldr	r2, [pc, #144]	@ (800673c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80066aa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80066ae:	6593      	str	r3, [r2, #88]	@ 0x58
 80066b0:	4b22      	ldr	r3, [pc, #136]	@ (800673c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80066b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80066b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80066b8:	60fb      	str	r3, [r7, #12]
 80066ba:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80066bc:	f7ff fa02 	bl	8005ac4 <HAL_PWREx_GetVoltageRange>
 80066c0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80066c2:	4b1e      	ldr	r3, [pc, #120]	@ (800673c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80066c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80066c6:	4a1d      	ldr	r2, [pc, #116]	@ (800673c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80066c8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80066cc:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80066ce:	697b      	ldr	r3, [r7, #20]
 80066d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80066d4:	d10b      	bne.n	80066ee <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	2b80      	cmp	r3, #128	@ 0x80
 80066da:	d919      	bls.n	8006710 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	2ba0      	cmp	r3, #160	@ 0xa0
 80066e0:	d902      	bls.n	80066e8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80066e2:	2302      	movs	r3, #2
 80066e4:	613b      	str	r3, [r7, #16]
 80066e6:	e013      	b.n	8006710 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80066e8:	2301      	movs	r3, #1
 80066ea:	613b      	str	r3, [r7, #16]
 80066ec:	e010      	b.n	8006710 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	2b80      	cmp	r3, #128	@ 0x80
 80066f2:	d902      	bls.n	80066fa <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80066f4:	2303      	movs	r3, #3
 80066f6:	613b      	str	r3, [r7, #16]
 80066f8:	e00a      	b.n	8006710 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	2b80      	cmp	r3, #128	@ 0x80
 80066fe:	d102      	bne.n	8006706 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8006700:	2302      	movs	r3, #2
 8006702:	613b      	str	r3, [r7, #16]
 8006704:	e004      	b.n	8006710 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	2b70      	cmp	r3, #112	@ 0x70
 800670a:	d101      	bne.n	8006710 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800670c:	2301      	movs	r3, #1
 800670e:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8006710:	4b0b      	ldr	r3, [pc, #44]	@ (8006740 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	f023 0207 	bic.w	r2, r3, #7
 8006718:	4909      	ldr	r1, [pc, #36]	@ (8006740 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800671a:	693b      	ldr	r3, [r7, #16]
 800671c:	4313      	orrs	r3, r2
 800671e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8006720:	4b07      	ldr	r3, [pc, #28]	@ (8006740 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	f003 0307 	and.w	r3, r3, #7
 8006728:	693a      	ldr	r2, [r7, #16]
 800672a:	429a      	cmp	r2, r3
 800672c:	d001      	beq.n	8006732 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800672e:	2301      	movs	r3, #1
 8006730:	e000      	b.n	8006734 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8006732:	2300      	movs	r3, #0
}
 8006734:	4618      	mov	r0, r3
 8006736:	3718      	adds	r7, #24
 8006738:	46bd      	mov	sp, r7
 800673a:	bd80      	pop	{r7, pc}
 800673c:	40021000 	.word	0x40021000
 8006740:	40022000 	.word	0x40022000

08006744 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006744:	b580      	push	{r7, lr}
 8006746:	b086      	sub	sp, #24
 8006748:	af00      	add	r7, sp, #0
 800674a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800674c:	2300      	movs	r3, #0
 800674e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006750:	2300      	movs	r3, #0
 8006752:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800675c:	2b00      	cmp	r3, #0
 800675e:	d041      	beq.n	80067e4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006764:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8006768:	d02a      	beq.n	80067c0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800676a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800676e:	d824      	bhi.n	80067ba <HAL_RCCEx_PeriphCLKConfig+0x76>
 8006770:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006774:	d008      	beq.n	8006788 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8006776:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800677a:	d81e      	bhi.n	80067ba <HAL_RCCEx_PeriphCLKConfig+0x76>
 800677c:	2b00      	cmp	r3, #0
 800677e:	d00a      	beq.n	8006796 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8006780:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006784:	d010      	beq.n	80067a8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8006786:	e018      	b.n	80067ba <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006788:	4b86      	ldr	r3, [pc, #536]	@ (80069a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800678a:	68db      	ldr	r3, [r3, #12]
 800678c:	4a85      	ldr	r2, [pc, #532]	@ (80069a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800678e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006792:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006794:	e015      	b.n	80067c2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	3304      	adds	r3, #4
 800679a:	2100      	movs	r1, #0
 800679c:	4618      	mov	r0, r3
 800679e:	f000 fabb 	bl	8006d18 <RCCEx_PLLSAI1_Config>
 80067a2:	4603      	mov	r3, r0
 80067a4:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80067a6:	e00c      	b.n	80067c2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	3320      	adds	r3, #32
 80067ac:	2100      	movs	r1, #0
 80067ae:	4618      	mov	r0, r3
 80067b0:	f000 fba6 	bl	8006f00 <RCCEx_PLLSAI2_Config>
 80067b4:	4603      	mov	r3, r0
 80067b6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80067b8:	e003      	b.n	80067c2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80067ba:	2301      	movs	r3, #1
 80067bc:	74fb      	strb	r3, [r7, #19]
      break;
 80067be:	e000      	b.n	80067c2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80067c0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80067c2:	7cfb      	ldrb	r3, [r7, #19]
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d10b      	bne.n	80067e0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80067c8:	4b76      	ldr	r3, [pc, #472]	@ (80069a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80067ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80067ce:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80067d6:	4973      	ldr	r1, [pc, #460]	@ (80069a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80067d8:	4313      	orrs	r3, r2
 80067da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80067de:	e001      	b.n	80067e4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80067e0:	7cfb      	ldrb	r3, [r7, #19]
 80067e2:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d041      	beq.n	8006874 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80067f4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80067f8:	d02a      	beq.n	8006850 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80067fa:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80067fe:	d824      	bhi.n	800684a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8006800:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006804:	d008      	beq.n	8006818 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8006806:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800680a:	d81e      	bhi.n	800684a <HAL_RCCEx_PeriphCLKConfig+0x106>
 800680c:	2b00      	cmp	r3, #0
 800680e:	d00a      	beq.n	8006826 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8006810:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006814:	d010      	beq.n	8006838 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8006816:	e018      	b.n	800684a <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006818:	4b62      	ldr	r3, [pc, #392]	@ (80069a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800681a:	68db      	ldr	r3, [r3, #12]
 800681c:	4a61      	ldr	r2, [pc, #388]	@ (80069a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800681e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006822:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006824:	e015      	b.n	8006852 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	3304      	adds	r3, #4
 800682a:	2100      	movs	r1, #0
 800682c:	4618      	mov	r0, r3
 800682e:	f000 fa73 	bl	8006d18 <RCCEx_PLLSAI1_Config>
 8006832:	4603      	mov	r3, r0
 8006834:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006836:	e00c      	b.n	8006852 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	3320      	adds	r3, #32
 800683c:	2100      	movs	r1, #0
 800683e:	4618      	mov	r0, r3
 8006840:	f000 fb5e 	bl	8006f00 <RCCEx_PLLSAI2_Config>
 8006844:	4603      	mov	r3, r0
 8006846:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006848:	e003      	b.n	8006852 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800684a:	2301      	movs	r3, #1
 800684c:	74fb      	strb	r3, [r7, #19]
      break;
 800684e:	e000      	b.n	8006852 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8006850:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006852:	7cfb      	ldrb	r3, [r7, #19]
 8006854:	2b00      	cmp	r3, #0
 8006856:	d10b      	bne.n	8006870 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8006858:	4b52      	ldr	r3, [pc, #328]	@ (80069a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800685a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800685e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006866:	494f      	ldr	r1, [pc, #316]	@ (80069a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006868:	4313      	orrs	r3, r2
 800686a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800686e:	e001      	b.n	8006874 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006870:	7cfb      	ldrb	r3, [r7, #19]
 8006872:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800687c:	2b00      	cmp	r3, #0
 800687e:	f000 80a0 	beq.w	80069c2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006882:	2300      	movs	r3, #0
 8006884:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006886:	4b47      	ldr	r3, [pc, #284]	@ (80069a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006888:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800688a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800688e:	2b00      	cmp	r3, #0
 8006890:	d101      	bne.n	8006896 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8006892:	2301      	movs	r3, #1
 8006894:	e000      	b.n	8006898 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8006896:	2300      	movs	r3, #0
 8006898:	2b00      	cmp	r3, #0
 800689a:	d00d      	beq.n	80068b8 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800689c:	4b41      	ldr	r3, [pc, #260]	@ (80069a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800689e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80068a0:	4a40      	ldr	r2, [pc, #256]	@ (80069a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80068a2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80068a6:	6593      	str	r3, [r2, #88]	@ 0x58
 80068a8:	4b3e      	ldr	r3, [pc, #248]	@ (80069a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80068aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80068ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80068b0:	60bb      	str	r3, [r7, #8]
 80068b2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80068b4:	2301      	movs	r3, #1
 80068b6:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80068b8:	4b3b      	ldr	r3, [pc, #236]	@ (80069a8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	4a3a      	ldr	r2, [pc, #232]	@ (80069a8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80068be:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80068c2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80068c4:	f7fc f846 	bl	8002954 <HAL_GetTick>
 80068c8:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80068ca:	e009      	b.n	80068e0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80068cc:	f7fc f842 	bl	8002954 <HAL_GetTick>
 80068d0:	4602      	mov	r2, r0
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	1ad3      	subs	r3, r2, r3
 80068d6:	2b02      	cmp	r3, #2
 80068d8:	d902      	bls.n	80068e0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80068da:	2303      	movs	r3, #3
 80068dc:	74fb      	strb	r3, [r7, #19]
        break;
 80068de:	e005      	b.n	80068ec <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80068e0:	4b31      	ldr	r3, [pc, #196]	@ (80069a8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d0ef      	beq.n	80068cc <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80068ec:	7cfb      	ldrb	r3, [r7, #19]
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d15c      	bne.n	80069ac <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80068f2:	4b2c      	ldr	r3, [pc, #176]	@ (80069a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80068f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80068f8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80068fc:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80068fe:	697b      	ldr	r3, [r7, #20]
 8006900:	2b00      	cmp	r3, #0
 8006902:	d01f      	beq.n	8006944 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800690a:	697a      	ldr	r2, [r7, #20]
 800690c:	429a      	cmp	r2, r3
 800690e:	d019      	beq.n	8006944 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006910:	4b24      	ldr	r3, [pc, #144]	@ (80069a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006912:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006916:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800691a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800691c:	4b21      	ldr	r3, [pc, #132]	@ (80069a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800691e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006922:	4a20      	ldr	r2, [pc, #128]	@ (80069a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006924:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006928:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800692c:	4b1d      	ldr	r3, [pc, #116]	@ (80069a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800692e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006932:	4a1c      	ldr	r2, [pc, #112]	@ (80069a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006934:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006938:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800693c:	4a19      	ldr	r2, [pc, #100]	@ (80069a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800693e:	697b      	ldr	r3, [r7, #20]
 8006940:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006944:	697b      	ldr	r3, [r7, #20]
 8006946:	f003 0301 	and.w	r3, r3, #1
 800694a:	2b00      	cmp	r3, #0
 800694c:	d016      	beq.n	800697c <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800694e:	f7fc f801 	bl	8002954 <HAL_GetTick>
 8006952:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006954:	e00b      	b.n	800696e <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006956:	f7fb fffd 	bl	8002954 <HAL_GetTick>
 800695a:	4602      	mov	r2, r0
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	1ad3      	subs	r3, r2, r3
 8006960:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006964:	4293      	cmp	r3, r2
 8006966:	d902      	bls.n	800696e <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8006968:	2303      	movs	r3, #3
 800696a:	74fb      	strb	r3, [r7, #19]
            break;
 800696c:	e006      	b.n	800697c <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800696e:	4b0d      	ldr	r3, [pc, #52]	@ (80069a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006970:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006974:	f003 0302 	and.w	r3, r3, #2
 8006978:	2b00      	cmp	r3, #0
 800697a:	d0ec      	beq.n	8006956 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 800697c:	7cfb      	ldrb	r3, [r7, #19]
 800697e:	2b00      	cmp	r3, #0
 8006980:	d10c      	bne.n	800699c <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006982:	4b08      	ldr	r3, [pc, #32]	@ (80069a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006984:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006988:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006992:	4904      	ldr	r1, [pc, #16]	@ (80069a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006994:	4313      	orrs	r3, r2
 8006996:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800699a:	e009      	b.n	80069b0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800699c:	7cfb      	ldrb	r3, [r7, #19]
 800699e:	74bb      	strb	r3, [r7, #18]
 80069a0:	e006      	b.n	80069b0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80069a2:	bf00      	nop
 80069a4:	40021000 	.word	0x40021000
 80069a8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80069ac:	7cfb      	ldrb	r3, [r7, #19]
 80069ae:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80069b0:	7c7b      	ldrb	r3, [r7, #17]
 80069b2:	2b01      	cmp	r3, #1
 80069b4:	d105      	bne.n	80069c2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80069b6:	4b9e      	ldr	r3, [pc, #632]	@ (8006c30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80069b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80069ba:	4a9d      	ldr	r2, [pc, #628]	@ (8006c30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80069bc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80069c0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	f003 0301 	and.w	r3, r3, #1
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d00a      	beq.n	80069e4 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80069ce:	4b98      	ldr	r3, [pc, #608]	@ (8006c30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80069d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80069d4:	f023 0203 	bic.w	r2, r3, #3
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069dc:	4994      	ldr	r1, [pc, #592]	@ (8006c30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80069de:	4313      	orrs	r3, r2
 80069e0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	f003 0302 	and.w	r3, r3, #2
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d00a      	beq.n	8006a06 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80069f0:	4b8f      	ldr	r3, [pc, #572]	@ (8006c30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80069f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80069f6:	f023 020c 	bic.w	r2, r3, #12
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80069fe:	498c      	ldr	r1, [pc, #560]	@ (8006c30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006a00:	4313      	orrs	r3, r2
 8006a02:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	f003 0304 	and.w	r3, r3, #4
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d00a      	beq.n	8006a28 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006a12:	4b87      	ldr	r3, [pc, #540]	@ (8006c30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006a14:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a18:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a20:	4983      	ldr	r1, [pc, #524]	@ (8006c30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006a22:	4313      	orrs	r3, r2
 8006a24:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	f003 0308 	and.w	r3, r3, #8
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d00a      	beq.n	8006a4a <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006a34:	4b7e      	ldr	r3, [pc, #504]	@ (8006c30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006a36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a3a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006a42:	497b      	ldr	r1, [pc, #492]	@ (8006c30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006a44:	4313      	orrs	r3, r2
 8006a46:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	f003 0310 	and.w	r3, r3, #16
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d00a      	beq.n	8006a6c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006a56:	4b76      	ldr	r3, [pc, #472]	@ (8006c30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006a58:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a5c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006a64:	4972      	ldr	r1, [pc, #456]	@ (8006c30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006a66:	4313      	orrs	r3, r2
 8006a68:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	f003 0320 	and.w	r3, r3, #32
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d00a      	beq.n	8006a8e <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006a78:	4b6d      	ldr	r3, [pc, #436]	@ (8006c30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006a7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a7e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006a86:	496a      	ldr	r1, [pc, #424]	@ (8006c30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006a88:	4313      	orrs	r3, r2
 8006a8a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d00a      	beq.n	8006ab0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006a9a:	4b65      	ldr	r3, [pc, #404]	@ (8006c30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006a9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006aa0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006aa8:	4961      	ldr	r1, [pc, #388]	@ (8006c30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006aaa:	4313      	orrs	r3, r2
 8006aac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d00a      	beq.n	8006ad2 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006abc:	4b5c      	ldr	r3, [pc, #368]	@ (8006c30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006abe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ac2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006aca:	4959      	ldr	r1, [pc, #356]	@ (8006c30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006acc:	4313      	orrs	r3, r2
 8006ace:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d00a      	beq.n	8006af4 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006ade:	4b54      	ldr	r3, [pc, #336]	@ (8006c30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006ae0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ae4:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006aec:	4950      	ldr	r1, [pc, #320]	@ (8006c30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006aee:	4313      	orrs	r3, r2
 8006af0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d00a      	beq.n	8006b16 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006b00:	4b4b      	ldr	r3, [pc, #300]	@ (8006c30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006b02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006b06:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b0e:	4948      	ldr	r1, [pc, #288]	@ (8006c30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006b10:	4313      	orrs	r3, r2
 8006b12:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d00a      	beq.n	8006b38 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006b22:	4b43      	ldr	r3, [pc, #268]	@ (8006c30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006b24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006b28:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b30:	493f      	ldr	r1, [pc, #252]	@ (8006c30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006b32:	4313      	orrs	r3, r2
 8006b34:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d028      	beq.n	8006b96 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006b44:	4b3a      	ldr	r3, [pc, #232]	@ (8006c30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006b46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006b4a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006b52:	4937      	ldr	r1, [pc, #220]	@ (8006c30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006b54:	4313      	orrs	r3, r2
 8006b56:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006b5e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006b62:	d106      	bne.n	8006b72 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006b64:	4b32      	ldr	r3, [pc, #200]	@ (8006c30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006b66:	68db      	ldr	r3, [r3, #12]
 8006b68:	4a31      	ldr	r2, [pc, #196]	@ (8006c30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006b6a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006b6e:	60d3      	str	r3, [r2, #12]
 8006b70:	e011      	b.n	8006b96 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006b76:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006b7a:	d10c      	bne.n	8006b96 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	3304      	adds	r3, #4
 8006b80:	2101      	movs	r1, #1
 8006b82:	4618      	mov	r0, r3
 8006b84:	f000 f8c8 	bl	8006d18 <RCCEx_PLLSAI1_Config>
 8006b88:	4603      	mov	r3, r0
 8006b8a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8006b8c:	7cfb      	ldrb	r3, [r7, #19]
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d001      	beq.n	8006b96 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8006b92:	7cfb      	ldrb	r3, [r7, #19]
 8006b94:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d028      	beq.n	8006bf4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8006ba2:	4b23      	ldr	r3, [pc, #140]	@ (8006c30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006ba4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ba8:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006bb0:	491f      	ldr	r1, [pc, #124]	@ (8006c30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006bb2:	4313      	orrs	r3, r2
 8006bb4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006bbc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006bc0:	d106      	bne.n	8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006bc2:	4b1b      	ldr	r3, [pc, #108]	@ (8006c30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006bc4:	68db      	ldr	r3, [r3, #12]
 8006bc6:	4a1a      	ldr	r2, [pc, #104]	@ (8006c30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006bc8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006bcc:	60d3      	str	r3, [r2, #12]
 8006bce:	e011      	b.n	8006bf4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006bd4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006bd8:	d10c      	bne.n	8006bf4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	3304      	adds	r3, #4
 8006bde:	2101      	movs	r1, #1
 8006be0:	4618      	mov	r0, r3
 8006be2:	f000 f899 	bl	8006d18 <RCCEx_PLLSAI1_Config>
 8006be6:	4603      	mov	r3, r0
 8006be8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006bea:	7cfb      	ldrb	r3, [r7, #19]
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d001      	beq.n	8006bf4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8006bf0:	7cfb      	ldrb	r3, [r7, #19]
 8006bf2:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d02b      	beq.n	8006c58 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006c00:	4b0b      	ldr	r3, [pc, #44]	@ (8006c30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006c02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c06:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006c0e:	4908      	ldr	r1, [pc, #32]	@ (8006c30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006c10:	4313      	orrs	r3, r2
 8006c12:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006c1a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006c1e:	d109      	bne.n	8006c34 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006c20:	4b03      	ldr	r3, [pc, #12]	@ (8006c30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006c22:	68db      	ldr	r3, [r3, #12]
 8006c24:	4a02      	ldr	r2, [pc, #8]	@ (8006c30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006c26:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006c2a:	60d3      	str	r3, [r2, #12]
 8006c2c:	e014      	b.n	8006c58 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8006c2e:	bf00      	nop
 8006c30:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006c38:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006c3c:	d10c      	bne.n	8006c58 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	3304      	adds	r3, #4
 8006c42:	2101      	movs	r1, #1
 8006c44:	4618      	mov	r0, r3
 8006c46:	f000 f867 	bl	8006d18 <RCCEx_PLLSAI1_Config>
 8006c4a:	4603      	mov	r3, r0
 8006c4c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006c4e:	7cfb      	ldrb	r3, [r7, #19]
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d001      	beq.n	8006c58 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8006c54:	7cfb      	ldrb	r3, [r7, #19]
 8006c56:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d02f      	beq.n	8006cc4 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006c64:	4b2b      	ldr	r3, [pc, #172]	@ (8006d14 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8006c66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c6a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006c72:	4928      	ldr	r1, [pc, #160]	@ (8006d14 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8006c74:	4313      	orrs	r3, r2
 8006c76:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006c7e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006c82:	d10d      	bne.n	8006ca0 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	3304      	adds	r3, #4
 8006c88:	2102      	movs	r1, #2
 8006c8a:	4618      	mov	r0, r3
 8006c8c:	f000 f844 	bl	8006d18 <RCCEx_PLLSAI1_Config>
 8006c90:	4603      	mov	r3, r0
 8006c92:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006c94:	7cfb      	ldrb	r3, [r7, #19]
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d014      	beq.n	8006cc4 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8006c9a:	7cfb      	ldrb	r3, [r7, #19]
 8006c9c:	74bb      	strb	r3, [r7, #18]
 8006c9e:	e011      	b.n	8006cc4 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006ca4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006ca8:	d10c      	bne.n	8006cc4 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	3320      	adds	r3, #32
 8006cae:	2102      	movs	r1, #2
 8006cb0:	4618      	mov	r0, r3
 8006cb2:	f000 f925 	bl	8006f00 <RCCEx_PLLSAI2_Config>
 8006cb6:	4603      	mov	r3, r0
 8006cb8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006cba:	7cfb      	ldrb	r3, [r7, #19]
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d001      	beq.n	8006cc4 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8006cc0:	7cfb      	ldrb	r3, [r7, #19]
 8006cc2:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d00a      	beq.n	8006ce6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8006cd0:	4b10      	ldr	r3, [pc, #64]	@ (8006d14 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8006cd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006cd6:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006cde:	490d      	ldr	r1, [pc, #52]	@ (8006d14 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8006ce0:	4313      	orrs	r3, r2
 8006ce2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d00b      	beq.n	8006d0a <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006cf2:	4b08      	ldr	r3, [pc, #32]	@ (8006d14 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8006cf4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006cf8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006d02:	4904      	ldr	r1, [pc, #16]	@ (8006d14 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8006d04:	4313      	orrs	r3, r2
 8006d06:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8006d0a:	7cbb      	ldrb	r3, [r7, #18]
}
 8006d0c:	4618      	mov	r0, r3
 8006d0e:	3718      	adds	r7, #24
 8006d10:	46bd      	mov	sp, r7
 8006d12:	bd80      	pop	{r7, pc}
 8006d14:	40021000 	.word	0x40021000

08006d18 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8006d18:	b580      	push	{r7, lr}
 8006d1a:	b084      	sub	sp, #16
 8006d1c:	af00      	add	r7, sp, #0
 8006d1e:	6078      	str	r0, [r7, #4]
 8006d20:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006d22:	2300      	movs	r3, #0
 8006d24:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8006d26:	4b75      	ldr	r3, [pc, #468]	@ (8006efc <RCCEx_PLLSAI1_Config+0x1e4>)
 8006d28:	68db      	ldr	r3, [r3, #12]
 8006d2a:	f003 0303 	and.w	r3, r3, #3
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d018      	beq.n	8006d64 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8006d32:	4b72      	ldr	r3, [pc, #456]	@ (8006efc <RCCEx_PLLSAI1_Config+0x1e4>)
 8006d34:	68db      	ldr	r3, [r3, #12]
 8006d36:	f003 0203 	and.w	r2, r3, #3
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	429a      	cmp	r2, r3
 8006d40:	d10d      	bne.n	8006d5e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
       ||
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d009      	beq.n	8006d5e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8006d4a:	4b6c      	ldr	r3, [pc, #432]	@ (8006efc <RCCEx_PLLSAI1_Config+0x1e4>)
 8006d4c:	68db      	ldr	r3, [r3, #12]
 8006d4e:	091b      	lsrs	r3, r3, #4
 8006d50:	f003 0307 	and.w	r3, r3, #7
 8006d54:	1c5a      	adds	r2, r3, #1
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	685b      	ldr	r3, [r3, #4]
       ||
 8006d5a:	429a      	cmp	r2, r3
 8006d5c:	d047      	beq.n	8006dee <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8006d5e:	2301      	movs	r3, #1
 8006d60:	73fb      	strb	r3, [r7, #15]
 8006d62:	e044      	b.n	8006dee <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	2b03      	cmp	r3, #3
 8006d6a:	d018      	beq.n	8006d9e <RCCEx_PLLSAI1_Config+0x86>
 8006d6c:	2b03      	cmp	r3, #3
 8006d6e:	d825      	bhi.n	8006dbc <RCCEx_PLLSAI1_Config+0xa4>
 8006d70:	2b01      	cmp	r3, #1
 8006d72:	d002      	beq.n	8006d7a <RCCEx_PLLSAI1_Config+0x62>
 8006d74:	2b02      	cmp	r3, #2
 8006d76:	d009      	beq.n	8006d8c <RCCEx_PLLSAI1_Config+0x74>
 8006d78:	e020      	b.n	8006dbc <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8006d7a:	4b60      	ldr	r3, [pc, #384]	@ (8006efc <RCCEx_PLLSAI1_Config+0x1e4>)
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	f003 0302 	and.w	r3, r3, #2
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d11d      	bne.n	8006dc2 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8006d86:	2301      	movs	r3, #1
 8006d88:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006d8a:	e01a      	b.n	8006dc2 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006d8c:	4b5b      	ldr	r3, [pc, #364]	@ (8006efc <RCCEx_PLLSAI1_Config+0x1e4>)
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d116      	bne.n	8006dc6 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8006d98:	2301      	movs	r3, #1
 8006d9a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006d9c:	e013      	b.n	8006dc6 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8006d9e:	4b57      	ldr	r3, [pc, #348]	@ (8006efc <RCCEx_PLLSAI1_Config+0x1e4>)
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d10f      	bne.n	8006dca <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8006daa:	4b54      	ldr	r3, [pc, #336]	@ (8006efc <RCCEx_PLLSAI1_Config+0x1e4>)
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d109      	bne.n	8006dca <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8006db6:	2301      	movs	r3, #1
 8006db8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006dba:	e006      	b.n	8006dca <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8006dbc:	2301      	movs	r3, #1
 8006dbe:	73fb      	strb	r3, [r7, #15]
      break;
 8006dc0:	e004      	b.n	8006dcc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8006dc2:	bf00      	nop
 8006dc4:	e002      	b.n	8006dcc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8006dc6:	bf00      	nop
 8006dc8:	e000      	b.n	8006dcc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8006dca:	bf00      	nop
    }

    if(status == HAL_OK)
 8006dcc:	7bfb      	ldrb	r3, [r7, #15]
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d10d      	bne.n	8006dee <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8006dd2:	4b4a      	ldr	r3, [pc, #296]	@ (8006efc <RCCEx_PLLSAI1_Config+0x1e4>)
 8006dd4:	68db      	ldr	r3, [r3, #12]
 8006dd6:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	6819      	ldr	r1, [r3, #0]
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	685b      	ldr	r3, [r3, #4]
 8006de2:	3b01      	subs	r3, #1
 8006de4:	011b      	lsls	r3, r3, #4
 8006de6:	430b      	orrs	r3, r1
 8006de8:	4944      	ldr	r1, [pc, #272]	@ (8006efc <RCCEx_PLLSAI1_Config+0x1e4>)
 8006dea:	4313      	orrs	r3, r2
 8006dec:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8006dee:	7bfb      	ldrb	r3, [r7, #15]
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d17d      	bne.n	8006ef0 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8006df4:	4b41      	ldr	r3, [pc, #260]	@ (8006efc <RCCEx_PLLSAI1_Config+0x1e4>)
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	4a40      	ldr	r2, [pc, #256]	@ (8006efc <RCCEx_PLLSAI1_Config+0x1e4>)
 8006dfa:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006dfe:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006e00:	f7fb fda8 	bl	8002954 <HAL_GetTick>
 8006e04:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006e06:	e009      	b.n	8006e1c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006e08:	f7fb fda4 	bl	8002954 <HAL_GetTick>
 8006e0c:	4602      	mov	r2, r0
 8006e0e:	68bb      	ldr	r3, [r7, #8]
 8006e10:	1ad3      	subs	r3, r2, r3
 8006e12:	2b02      	cmp	r3, #2
 8006e14:	d902      	bls.n	8006e1c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8006e16:	2303      	movs	r3, #3
 8006e18:	73fb      	strb	r3, [r7, #15]
        break;
 8006e1a:	e005      	b.n	8006e28 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006e1c:	4b37      	ldr	r3, [pc, #220]	@ (8006efc <RCCEx_PLLSAI1_Config+0x1e4>)
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d1ef      	bne.n	8006e08 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8006e28:	7bfb      	ldrb	r3, [r7, #15]
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d160      	bne.n	8006ef0 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8006e2e:	683b      	ldr	r3, [r7, #0]
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d111      	bne.n	8006e58 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006e34:	4b31      	ldr	r3, [pc, #196]	@ (8006efc <RCCEx_PLLSAI1_Config+0x1e4>)
 8006e36:	691b      	ldr	r3, [r3, #16]
 8006e38:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8006e3c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006e40:	687a      	ldr	r2, [r7, #4]
 8006e42:	6892      	ldr	r2, [r2, #8]
 8006e44:	0211      	lsls	r1, r2, #8
 8006e46:	687a      	ldr	r2, [r7, #4]
 8006e48:	68d2      	ldr	r2, [r2, #12]
 8006e4a:	0912      	lsrs	r2, r2, #4
 8006e4c:	0452      	lsls	r2, r2, #17
 8006e4e:	430a      	orrs	r2, r1
 8006e50:	492a      	ldr	r1, [pc, #168]	@ (8006efc <RCCEx_PLLSAI1_Config+0x1e4>)
 8006e52:	4313      	orrs	r3, r2
 8006e54:	610b      	str	r3, [r1, #16]
 8006e56:	e027      	b.n	8006ea8 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8006e58:	683b      	ldr	r3, [r7, #0]
 8006e5a:	2b01      	cmp	r3, #1
 8006e5c:	d112      	bne.n	8006e84 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006e5e:	4b27      	ldr	r3, [pc, #156]	@ (8006efc <RCCEx_PLLSAI1_Config+0x1e4>)
 8006e60:	691b      	ldr	r3, [r3, #16]
 8006e62:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8006e66:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8006e6a:	687a      	ldr	r2, [r7, #4]
 8006e6c:	6892      	ldr	r2, [r2, #8]
 8006e6e:	0211      	lsls	r1, r2, #8
 8006e70:	687a      	ldr	r2, [r7, #4]
 8006e72:	6912      	ldr	r2, [r2, #16]
 8006e74:	0852      	lsrs	r2, r2, #1
 8006e76:	3a01      	subs	r2, #1
 8006e78:	0552      	lsls	r2, r2, #21
 8006e7a:	430a      	orrs	r2, r1
 8006e7c:	491f      	ldr	r1, [pc, #124]	@ (8006efc <RCCEx_PLLSAI1_Config+0x1e4>)
 8006e7e:	4313      	orrs	r3, r2
 8006e80:	610b      	str	r3, [r1, #16]
 8006e82:	e011      	b.n	8006ea8 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006e84:	4b1d      	ldr	r3, [pc, #116]	@ (8006efc <RCCEx_PLLSAI1_Config+0x1e4>)
 8006e86:	691b      	ldr	r3, [r3, #16]
 8006e88:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8006e8c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8006e90:	687a      	ldr	r2, [r7, #4]
 8006e92:	6892      	ldr	r2, [r2, #8]
 8006e94:	0211      	lsls	r1, r2, #8
 8006e96:	687a      	ldr	r2, [r7, #4]
 8006e98:	6952      	ldr	r2, [r2, #20]
 8006e9a:	0852      	lsrs	r2, r2, #1
 8006e9c:	3a01      	subs	r2, #1
 8006e9e:	0652      	lsls	r2, r2, #25
 8006ea0:	430a      	orrs	r2, r1
 8006ea2:	4916      	ldr	r1, [pc, #88]	@ (8006efc <RCCEx_PLLSAI1_Config+0x1e4>)
 8006ea4:	4313      	orrs	r3, r2
 8006ea6:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8006ea8:	4b14      	ldr	r3, [pc, #80]	@ (8006efc <RCCEx_PLLSAI1_Config+0x1e4>)
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	4a13      	ldr	r2, [pc, #76]	@ (8006efc <RCCEx_PLLSAI1_Config+0x1e4>)
 8006eae:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006eb2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006eb4:	f7fb fd4e 	bl	8002954 <HAL_GetTick>
 8006eb8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006eba:	e009      	b.n	8006ed0 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006ebc:	f7fb fd4a 	bl	8002954 <HAL_GetTick>
 8006ec0:	4602      	mov	r2, r0
 8006ec2:	68bb      	ldr	r3, [r7, #8]
 8006ec4:	1ad3      	subs	r3, r2, r3
 8006ec6:	2b02      	cmp	r3, #2
 8006ec8:	d902      	bls.n	8006ed0 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8006eca:	2303      	movs	r3, #3
 8006ecc:	73fb      	strb	r3, [r7, #15]
          break;
 8006ece:	e005      	b.n	8006edc <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006ed0:	4b0a      	ldr	r3, [pc, #40]	@ (8006efc <RCCEx_PLLSAI1_Config+0x1e4>)
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d0ef      	beq.n	8006ebc <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8006edc:	7bfb      	ldrb	r3, [r7, #15]
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d106      	bne.n	8006ef0 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8006ee2:	4b06      	ldr	r3, [pc, #24]	@ (8006efc <RCCEx_PLLSAI1_Config+0x1e4>)
 8006ee4:	691a      	ldr	r2, [r3, #16]
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	699b      	ldr	r3, [r3, #24]
 8006eea:	4904      	ldr	r1, [pc, #16]	@ (8006efc <RCCEx_PLLSAI1_Config+0x1e4>)
 8006eec:	4313      	orrs	r3, r2
 8006eee:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8006ef0:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ef2:	4618      	mov	r0, r3
 8006ef4:	3710      	adds	r7, #16
 8006ef6:	46bd      	mov	sp, r7
 8006ef8:	bd80      	pop	{r7, pc}
 8006efa:	bf00      	nop
 8006efc:	40021000 	.word	0x40021000

08006f00 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8006f00:	b580      	push	{r7, lr}
 8006f02:	b084      	sub	sp, #16
 8006f04:	af00      	add	r7, sp, #0
 8006f06:	6078      	str	r0, [r7, #4]
 8006f08:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006f0a:	2300      	movs	r3, #0
 8006f0c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8006f0e:	4b6a      	ldr	r3, [pc, #424]	@ (80070b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006f10:	68db      	ldr	r3, [r3, #12]
 8006f12:	f003 0303 	and.w	r3, r3, #3
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d018      	beq.n	8006f4c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8006f1a:	4b67      	ldr	r3, [pc, #412]	@ (80070b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006f1c:	68db      	ldr	r3, [r3, #12]
 8006f1e:	f003 0203 	and.w	r2, r3, #3
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	429a      	cmp	r2, r3
 8006f28:	d10d      	bne.n	8006f46 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	681b      	ldr	r3, [r3, #0]
       ||
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d009      	beq.n	8006f46 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8006f32:	4b61      	ldr	r3, [pc, #388]	@ (80070b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006f34:	68db      	ldr	r3, [r3, #12]
 8006f36:	091b      	lsrs	r3, r3, #4
 8006f38:	f003 0307 	and.w	r3, r3, #7
 8006f3c:	1c5a      	adds	r2, r3, #1
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	685b      	ldr	r3, [r3, #4]
       ||
 8006f42:	429a      	cmp	r2, r3
 8006f44:	d047      	beq.n	8006fd6 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8006f46:	2301      	movs	r3, #1
 8006f48:	73fb      	strb	r3, [r7, #15]
 8006f4a:	e044      	b.n	8006fd6 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	2b03      	cmp	r3, #3
 8006f52:	d018      	beq.n	8006f86 <RCCEx_PLLSAI2_Config+0x86>
 8006f54:	2b03      	cmp	r3, #3
 8006f56:	d825      	bhi.n	8006fa4 <RCCEx_PLLSAI2_Config+0xa4>
 8006f58:	2b01      	cmp	r3, #1
 8006f5a:	d002      	beq.n	8006f62 <RCCEx_PLLSAI2_Config+0x62>
 8006f5c:	2b02      	cmp	r3, #2
 8006f5e:	d009      	beq.n	8006f74 <RCCEx_PLLSAI2_Config+0x74>
 8006f60:	e020      	b.n	8006fa4 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8006f62:	4b55      	ldr	r3, [pc, #340]	@ (80070b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	f003 0302 	and.w	r3, r3, #2
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d11d      	bne.n	8006faa <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8006f6e:	2301      	movs	r3, #1
 8006f70:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006f72:	e01a      	b.n	8006faa <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006f74:	4b50      	ldr	r3, [pc, #320]	@ (80070b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d116      	bne.n	8006fae <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8006f80:	2301      	movs	r3, #1
 8006f82:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006f84:	e013      	b.n	8006fae <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8006f86:	4b4c      	ldr	r3, [pc, #304]	@ (80070b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d10f      	bne.n	8006fb2 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8006f92:	4b49      	ldr	r3, [pc, #292]	@ (80070b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d109      	bne.n	8006fb2 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8006f9e:	2301      	movs	r3, #1
 8006fa0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006fa2:	e006      	b.n	8006fb2 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8006fa4:	2301      	movs	r3, #1
 8006fa6:	73fb      	strb	r3, [r7, #15]
      break;
 8006fa8:	e004      	b.n	8006fb4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8006faa:	bf00      	nop
 8006fac:	e002      	b.n	8006fb4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8006fae:	bf00      	nop
 8006fb0:	e000      	b.n	8006fb4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8006fb2:	bf00      	nop
    }

    if(status == HAL_OK)
 8006fb4:	7bfb      	ldrb	r3, [r7, #15]
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d10d      	bne.n	8006fd6 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8006fba:	4b3f      	ldr	r3, [pc, #252]	@ (80070b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006fbc:	68db      	ldr	r3, [r3, #12]
 8006fbe:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	6819      	ldr	r1, [r3, #0]
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	685b      	ldr	r3, [r3, #4]
 8006fca:	3b01      	subs	r3, #1
 8006fcc:	011b      	lsls	r3, r3, #4
 8006fce:	430b      	orrs	r3, r1
 8006fd0:	4939      	ldr	r1, [pc, #228]	@ (80070b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006fd2:	4313      	orrs	r3, r2
 8006fd4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8006fd6:	7bfb      	ldrb	r3, [r7, #15]
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	d167      	bne.n	80070ac <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8006fdc:	4b36      	ldr	r3, [pc, #216]	@ (80070b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	4a35      	ldr	r2, [pc, #212]	@ (80070b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006fe2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006fe6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006fe8:	f7fb fcb4 	bl	8002954 <HAL_GetTick>
 8006fec:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006fee:	e009      	b.n	8007004 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006ff0:	f7fb fcb0 	bl	8002954 <HAL_GetTick>
 8006ff4:	4602      	mov	r2, r0
 8006ff6:	68bb      	ldr	r3, [r7, #8]
 8006ff8:	1ad3      	subs	r3, r2, r3
 8006ffa:	2b02      	cmp	r3, #2
 8006ffc:	d902      	bls.n	8007004 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8006ffe:	2303      	movs	r3, #3
 8007000:	73fb      	strb	r3, [r7, #15]
        break;
 8007002:	e005      	b.n	8007010 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8007004:	4b2c      	ldr	r3, [pc, #176]	@ (80070b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800700c:	2b00      	cmp	r3, #0
 800700e:	d1ef      	bne.n	8006ff0 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8007010:	7bfb      	ldrb	r3, [r7, #15]
 8007012:	2b00      	cmp	r3, #0
 8007014:	d14a      	bne.n	80070ac <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8007016:	683b      	ldr	r3, [r7, #0]
 8007018:	2b00      	cmp	r3, #0
 800701a:	d111      	bne.n	8007040 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800701c:	4b26      	ldr	r3, [pc, #152]	@ (80070b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800701e:	695b      	ldr	r3, [r3, #20]
 8007020:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8007024:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007028:	687a      	ldr	r2, [r7, #4]
 800702a:	6892      	ldr	r2, [r2, #8]
 800702c:	0211      	lsls	r1, r2, #8
 800702e:	687a      	ldr	r2, [r7, #4]
 8007030:	68d2      	ldr	r2, [r2, #12]
 8007032:	0912      	lsrs	r2, r2, #4
 8007034:	0452      	lsls	r2, r2, #17
 8007036:	430a      	orrs	r2, r1
 8007038:	491f      	ldr	r1, [pc, #124]	@ (80070b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800703a:	4313      	orrs	r3, r2
 800703c:	614b      	str	r3, [r1, #20]
 800703e:	e011      	b.n	8007064 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8007040:	4b1d      	ldr	r3, [pc, #116]	@ (80070b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007042:	695b      	ldr	r3, [r3, #20]
 8007044:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8007048:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800704c:	687a      	ldr	r2, [r7, #4]
 800704e:	6892      	ldr	r2, [r2, #8]
 8007050:	0211      	lsls	r1, r2, #8
 8007052:	687a      	ldr	r2, [r7, #4]
 8007054:	6912      	ldr	r2, [r2, #16]
 8007056:	0852      	lsrs	r2, r2, #1
 8007058:	3a01      	subs	r2, #1
 800705a:	0652      	lsls	r2, r2, #25
 800705c:	430a      	orrs	r2, r1
 800705e:	4916      	ldr	r1, [pc, #88]	@ (80070b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007060:	4313      	orrs	r3, r2
 8007062:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8007064:	4b14      	ldr	r3, [pc, #80]	@ (80070b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	4a13      	ldr	r2, [pc, #76]	@ (80070b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800706a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800706e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007070:	f7fb fc70 	bl	8002954 <HAL_GetTick>
 8007074:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8007076:	e009      	b.n	800708c <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8007078:	f7fb fc6c 	bl	8002954 <HAL_GetTick>
 800707c:	4602      	mov	r2, r0
 800707e:	68bb      	ldr	r3, [r7, #8]
 8007080:	1ad3      	subs	r3, r2, r3
 8007082:	2b02      	cmp	r3, #2
 8007084:	d902      	bls.n	800708c <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8007086:	2303      	movs	r3, #3
 8007088:	73fb      	strb	r3, [r7, #15]
          break;
 800708a:	e005      	b.n	8007098 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800708c:	4b0a      	ldr	r3, [pc, #40]	@ (80070b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007094:	2b00      	cmp	r3, #0
 8007096:	d0ef      	beq.n	8007078 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8007098:	7bfb      	ldrb	r3, [r7, #15]
 800709a:	2b00      	cmp	r3, #0
 800709c:	d106      	bne.n	80070ac <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800709e:	4b06      	ldr	r3, [pc, #24]	@ (80070b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80070a0:	695a      	ldr	r2, [r3, #20]
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	695b      	ldr	r3, [r3, #20]
 80070a6:	4904      	ldr	r1, [pc, #16]	@ (80070b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80070a8:	4313      	orrs	r3, r2
 80070aa:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80070ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80070ae:	4618      	mov	r0, r3
 80070b0:	3710      	adds	r7, #16
 80070b2:	46bd      	mov	sp, r7
 80070b4:	bd80      	pop	{r7, pc}
 80070b6:	bf00      	nop
 80070b8:	40021000 	.word	0x40021000

080070bc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80070bc:	b580      	push	{r7, lr}
 80070be:	b082      	sub	sp, #8
 80070c0:	af00      	add	r7, sp, #0
 80070c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d101      	bne.n	80070ce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80070ca:	2301      	movs	r3, #1
 80070cc:	e049      	b.n	8007162 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80070d4:	b2db      	uxtb	r3, r3
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d106      	bne.n	80070e8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	2200      	movs	r2, #0
 80070de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80070e2:	6878      	ldr	r0, [r7, #4]
 80070e4:	f7fb fa0c 	bl	8002500 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	2202      	movs	r2, #2
 80070ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681a      	ldr	r2, [r3, #0]
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	3304      	adds	r3, #4
 80070f8:	4619      	mov	r1, r3
 80070fa:	4610      	mov	r0, r2
 80070fc:	f000 f89e 	bl	800723c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	2201      	movs	r2, #1
 8007104:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	2201      	movs	r2, #1
 800710c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	2201      	movs	r2, #1
 8007114:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	2201      	movs	r2, #1
 800711c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	2201      	movs	r2, #1
 8007124:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	2201      	movs	r2, #1
 800712c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	2201      	movs	r2, #1
 8007134:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	2201      	movs	r2, #1
 800713c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	2201      	movs	r2, #1
 8007144:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	2201      	movs	r2, #1
 800714c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	2201      	movs	r2, #1
 8007154:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	2201      	movs	r2, #1
 800715c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007160:	2300      	movs	r3, #0
}
 8007162:	4618      	mov	r0, r3
 8007164:	3708      	adds	r7, #8
 8007166:	46bd      	mov	sp, r7
 8007168:	bd80      	pop	{r7, pc}
	...

0800716c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800716c:	b480      	push	{r7}
 800716e:	b085      	sub	sp, #20
 8007170:	af00      	add	r7, sp, #0
 8007172:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800717a:	b2db      	uxtb	r3, r3
 800717c:	2b01      	cmp	r3, #1
 800717e:	d001      	beq.n	8007184 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8007180:	2301      	movs	r3, #1
 8007182:	e047      	b.n	8007214 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	2202      	movs	r2, #2
 8007188:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	4a23      	ldr	r2, [pc, #140]	@ (8007220 <HAL_TIM_Base_Start+0xb4>)
 8007192:	4293      	cmp	r3, r2
 8007194:	d01d      	beq.n	80071d2 <HAL_TIM_Base_Start+0x66>
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800719e:	d018      	beq.n	80071d2 <HAL_TIM_Base_Start+0x66>
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	4a1f      	ldr	r2, [pc, #124]	@ (8007224 <HAL_TIM_Base_Start+0xb8>)
 80071a6:	4293      	cmp	r3, r2
 80071a8:	d013      	beq.n	80071d2 <HAL_TIM_Base_Start+0x66>
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	4a1e      	ldr	r2, [pc, #120]	@ (8007228 <HAL_TIM_Base_Start+0xbc>)
 80071b0:	4293      	cmp	r3, r2
 80071b2:	d00e      	beq.n	80071d2 <HAL_TIM_Base_Start+0x66>
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	4a1c      	ldr	r2, [pc, #112]	@ (800722c <HAL_TIM_Base_Start+0xc0>)
 80071ba:	4293      	cmp	r3, r2
 80071bc:	d009      	beq.n	80071d2 <HAL_TIM_Base_Start+0x66>
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	4a1b      	ldr	r2, [pc, #108]	@ (8007230 <HAL_TIM_Base_Start+0xc4>)
 80071c4:	4293      	cmp	r3, r2
 80071c6:	d004      	beq.n	80071d2 <HAL_TIM_Base_Start+0x66>
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	4a19      	ldr	r2, [pc, #100]	@ (8007234 <HAL_TIM_Base_Start+0xc8>)
 80071ce:	4293      	cmp	r3, r2
 80071d0:	d115      	bne.n	80071fe <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	689a      	ldr	r2, [r3, #8]
 80071d8:	4b17      	ldr	r3, [pc, #92]	@ (8007238 <HAL_TIM_Base_Start+0xcc>)
 80071da:	4013      	ands	r3, r2
 80071dc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	2b06      	cmp	r3, #6
 80071e2:	d015      	beq.n	8007210 <HAL_TIM_Base_Start+0xa4>
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80071ea:	d011      	beq.n	8007210 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	681a      	ldr	r2, [r3, #0]
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	f042 0201 	orr.w	r2, r2, #1
 80071fa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80071fc:	e008      	b.n	8007210 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	681a      	ldr	r2, [r3, #0]
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	f042 0201 	orr.w	r2, r2, #1
 800720c:	601a      	str	r2, [r3, #0]
 800720e:	e000      	b.n	8007212 <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007210:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007212:	2300      	movs	r3, #0
}
 8007214:	4618      	mov	r0, r3
 8007216:	3714      	adds	r7, #20
 8007218:	46bd      	mov	sp, r7
 800721a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800721e:	4770      	bx	lr
 8007220:	40012c00 	.word	0x40012c00
 8007224:	40000400 	.word	0x40000400
 8007228:	40000800 	.word	0x40000800
 800722c:	40000c00 	.word	0x40000c00
 8007230:	40013400 	.word	0x40013400
 8007234:	40014000 	.word	0x40014000
 8007238:	00010007 	.word	0x00010007

0800723c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800723c:	b480      	push	{r7}
 800723e:	b085      	sub	sp, #20
 8007240:	af00      	add	r7, sp, #0
 8007242:	6078      	str	r0, [r7, #4]
 8007244:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	4a46      	ldr	r2, [pc, #280]	@ (8007368 <TIM_Base_SetConfig+0x12c>)
 8007250:	4293      	cmp	r3, r2
 8007252:	d013      	beq.n	800727c <TIM_Base_SetConfig+0x40>
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800725a:	d00f      	beq.n	800727c <TIM_Base_SetConfig+0x40>
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	4a43      	ldr	r2, [pc, #268]	@ (800736c <TIM_Base_SetConfig+0x130>)
 8007260:	4293      	cmp	r3, r2
 8007262:	d00b      	beq.n	800727c <TIM_Base_SetConfig+0x40>
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	4a42      	ldr	r2, [pc, #264]	@ (8007370 <TIM_Base_SetConfig+0x134>)
 8007268:	4293      	cmp	r3, r2
 800726a:	d007      	beq.n	800727c <TIM_Base_SetConfig+0x40>
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	4a41      	ldr	r2, [pc, #260]	@ (8007374 <TIM_Base_SetConfig+0x138>)
 8007270:	4293      	cmp	r3, r2
 8007272:	d003      	beq.n	800727c <TIM_Base_SetConfig+0x40>
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	4a40      	ldr	r2, [pc, #256]	@ (8007378 <TIM_Base_SetConfig+0x13c>)
 8007278:	4293      	cmp	r3, r2
 800727a:	d108      	bne.n	800728e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007282:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007284:	683b      	ldr	r3, [r7, #0]
 8007286:	685b      	ldr	r3, [r3, #4]
 8007288:	68fa      	ldr	r2, [r7, #12]
 800728a:	4313      	orrs	r3, r2
 800728c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	4a35      	ldr	r2, [pc, #212]	@ (8007368 <TIM_Base_SetConfig+0x12c>)
 8007292:	4293      	cmp	r3, r2
 8007294:	d01f      	beq.n	80072d6 <TIM_Base_SetConfig+0x9a>
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800729c:	d01b      	beq.n	80072d6 <TIM_Base_SetConfig+0x9a>
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	4a32      	ldr	r2, [pc, #200]	@ (800736c <TIM_Base_SetConfig+0x130>)
 80072a2:	4293      	cmp	r3, r2
 80072a4:	d017      	beq.n	80072d6 <TIM_Base_SetConfig+0x9a>
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	4a31      	ldr	r2, [pc, #196]	@ (8007370 <TIM_Base_SetConfig+0x134>)
 80072aa:	4293      	cmp	r3, r2
 80072ac:	d013      	beq.n	80072d6 <TIM_Base_SetConfig+0x9a>
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	4a30      	ldr	r2, [pc, #192]	@ (8007374 <TIM_Base_SetConfig+0x138>)
 80072b2:	4293      	cmp	r3, r2
 80072b4:	d00f      	beq.n	80072d6 <TIM_Base_SetConfig+0x9a>
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	4a2f      	ldr	r2, [pc, #188]	@ (8007378 <TIM_Base_SetConfig+0x13c>)
 80072ba:	4293      	cmp	r3, r2
 80072bc:	d00b      	beq.n	80072d6 <TIM_Base_SetConfig+0x9a>
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	4a2e      	ldr	r2, [pc, #184]	@ (800737c <TIM_Base_SetConfig+0x140>)
 80072c2:	4293      	cmp	r3, r2
 80072c4:	d007      	beq.n	80072d6 <TIM_Base_SetConfig+0x9a>
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	4a2d      	ldr	r2, [pc, #180]	@ (8007380 <TIM_Base_SetConfig+0x144>)
 80072ca:	4293      	cmp	r3, r2
 80072cc:	d003      	beq.n	80072d6 <TIM_Base_SetConfig+0x9a>
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	4a2c      	ldr	r2, [pc, #176]	@ (8007384 <TIM_Base_SetConfig+0x148>)
 80072d2:	4293      	cmp	r3, r2
 80072d4:	d108      	bne.n	80072e8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80072dc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80072de:	683b      	ldr	r3, [r7, #0]
 80072e0:	68db      	ldr	r3, [r3, #12]
 80072e2:	68fa      	ldr	r2, [r7, #12]
 80072e4:	4313      	orrs	r3, r2
 80072e6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80072ee:	683b      	ldr	r3, [r7, #0]
 80072f0:	695b      	ldr	r3, [r3, #20]
 80072f2:	4313      	orrs	r3, r2
 80072f4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	68fa      	ldr	r2, [r7, #12]
 80072fa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80072fc:	683b      	ldr	r3, [r7, #0]
 80072fe:	689a      	ldr	r2, [r3, #8]
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007304:	683b      	ldr	r3, [r7, #0]
 8007306:	681a      	ldr	r2, [r3, #0]
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	4a16      	ldr	r2, [pc, #88]	@ (8007368 <TIM_Base_SetConfig+0x12c>)
 8007310:	4293      	cmp	r3, r2
 8007312:	d00f      	beq.n	8007334 <TIM_Base_SetConfig+0xf8>
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	4a18      	ldr	r2, [pc, #96]	@ (8007378 <TIM_Base_SetConfig+0x13c>)
 8007318:	4293      	cmp	r3, r2
 800731a:	d00b      	beq.n	8007334 <TIM_Base_SetConfig+0xf8>
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	4a17      	ldr	r2, [pc, #92]	@ (800737c <TIM_Base_SetConfig+0x140>)
 8007320:	4293      	cmp	r3, r2
 8007322:	d007      	beq.n	8007334 <TIM_Base_SetConfig+0xf8>
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	4a16      	ldr	r2, [pc, #88]	@ (8007380 <TIM_Base_SetConfig+0x144>)
 8007328:	4293      	cmp	r3, r2
 800732a:	d003      	beq.n	8007334 <TIM_Base_SetConfig+0xf8>
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	4a15      	ldr	r2, [pc, #84]	@ (8007384 <TIM_Base_SetConfig+0x148>)
 8007330:	4293      	cmp	r3, r2
 8007332:	d103      	bne.n	800733c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007334:	683b      	ldr	r3, [r7, #0]
 8007336:	691a      	ldr	r2, [r3, #16]
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	2201      	movs	r2, #1
 8007340:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	691b      	ldr	r3, [r3, #16]
 8007346:	f003 0301 	and.w	r3, r3, #1
 800734a:	2b01      	cmp	r3, #1
 800734c:	d105      	bne.n	800735a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	691b      	ldr	r3, [r3, #16]
 8007352:	f023 0201 	bic.w	r2, r3, #1
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	611a      	str	r2, [r3, #16]
  }
}
 800735a:	bf00      	nop
 800735c:	3714      	adds	r7, #20
 800735e:	46bd      	mov	sp, r7
 8007360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007364:	4770      	bx	lr
 8007366:	bf00      	nop
 8007368:	40012c00 	.word	0x40012c00
 800736c:	40000400 	.word	0x40000400
 8007370:	40000800 	.word	0x40000800
 8007374:	40000c00 	.word	0x40000c00
 8007378:	40013400 	.word	0x40013400
 800737c:	40014000 	.word	0x40014000
 8007380:	40014400 	.word	0x40014400
 8007384:	40014800 	.word	0x40014800

08007388 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007388:	b480      	push	{r7}
 800738a:	b085      	sub	sp, #20
 800738c:	af00      	add	r7, sp, #0
 800738e:	6078      	str	r0, [r7, #4]
 8007390:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007398:	2b01      	cmp	r3, #1
 800739a:	d101      	bne.n	80073a0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800739c:	2302      	movs	r3, #2
 800739e:	e068      	b.n	8007472 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	2201      	movs	r2, #1
 80073a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	2202      	movs	r2, #2
 80073ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	685b      	ldr	r3, [r3, #4]
 80073b6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	689b      	ldr	r3, [r3, #8]
 80073be:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	4a2e      	ldr	r2, [pc, #184]	@ (8007480 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80073c6:	4293      	cmp	r3, r2
 80073c8:	d004      	beq.n	80073d4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	4a2d      	ldr	r2, [pc, #180]	@ (8007484 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80073d0:	4293      	cmp	r3, r2
 80073d2:	d108      	bne.n	80073e6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80073da:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80073dc:	683b      	ldr	r3, [r7, #0]
 80073de:	685b      	ldr	r3, [r3, #4]
 80073e0:	68fa      	ldr	r2, [r7, #12]
 80073e2:	4313      	orrs	r3, r2
 80073e4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80073ec:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80073ee:	683b      	ldr	r3, [r7, #0]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	68fa      	ldr	r2, [r7, #12]
 80073f4:	4313      	orrs	r3, r2
 80073f6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	68fa      	ldr	r2, [r7, #12]
 80073fe:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	4a1e      	ldr	r2, [pc, #120]	@ (8007480 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8007406:	4293      	cmp	r3, r2
 8007408:	d01d      	beq.n	8007446 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007412:	d018      	beq.n	8007446 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	4a1b      	ldr	r2, [pc, #108]	@ (8007488 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800741a:	4293      	cmp	r3, r2
 800741c:	d013      	beq.n	8007446 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	4a1a      	ldr	r2, [pc, #104]	@ (800748c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007424:	4293      	cmp	r3, r2
 8007426:	d00e      	beq.n	8007446 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	4a18      	ldr	r2, [pc, #96]	@ (8007490 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800742e:	4293      	cmp	r3, r2
 8007430:	d009      	beq.n	8007446 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	4a13      	ldr	r2, [pc, #76]	@ (8007484 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8007438:	4293      	cmp	r3, r2
 800743a:	d004      	beq.n	8007446 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	4a14      	ldr	r2, [pc, #80]	@ (8007494 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8007442:	4293      	cmp	r3, r2
 8007444:	d10c      	bne.n	8007460 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007446:	68bb      	ldr	r3, [r7, #8]
 8007448:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800744c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800744e:	683b      	ldr	r3, [r7, #0]
 8007450:	689b      	ldr	r3, [r3, #8]
 8007452:	68ba      	ldr	r2, [r7, #8]
 8007454:	4313      	orrs	r3, r2
 8007456:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	68ba      	ldr	r2, [r7, #8]
 800745e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	2201      	movs	r2, #1
 8007464:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	2200      	movs	r2, #0
 800746c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007470:	2300      	movs	r3, #0
}
 8007472:	4618      	mov	r0, r3
 8007474:	3714      	adds	r7, #20
 8007476:	46bd      	mov	sp, r7
 8007478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800747c:	4770      	bx	lr
 800747e:	bf00      	nop
 8007480:	40012c00 	.word	0x40012c00
 8007484:	40013400 	.word	0x40013400
 8007488:	40000400 	.word	0x40000400
 800748c:	40000800 	.word	0x40000800
 8007490:	40000c00 	.word	0x40000c00
 8007494:	40014000 	.word	0x40014000

08007498 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007498:	b580      	push	{r7, lr}
 800749a:	b082      	sub	sp, #8
 800749c:	af00      	add	r7, sp, #0
 800749e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d101      	bne.n	80074aa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80074a6:	2301      	movs	r3, #1
 80074a8:	e040      	b.n	800752c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d106      	bne.n	80074c0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	2200      	movs	r2, #0
 80074b6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80074ba:	6878      	ldr	r0, [r7, #4]
 80074bc:	f7fb f840 	bl	8002540 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	2224      	movs	r2, #36	@ 0x24
 80074c4:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	681a      	ldr	r2, [r3, #0]
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	f022 0201 	bic.w	r2, r2, #1
 80074d4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d002      	beq.n	80074e4 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80074de:	6878      	ldr	r0, [r7, #4]
 80074e0:	f000 fb6a 	bl	8007bb8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80074e4:	6878      	ldr	r0, [r7, #4]
 80074e6:	f000 f8af 	bl	8007648 <UART_SetConfig>
 80074ea:	4603      	mov	r3, r0
 80074ec:	2b01      	cmp	r3, #1
 80074ee:	d101      	bne.n	80074f4 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80074f0:	2301      	movs	r3, #1
 80074f2:	e01b      	b.n	800752c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	685a      	ldr	r2, [r3, #4]
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007502:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	689a      	ldr	r2, [r3, #8]
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007512:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	681a      	ldr	r2, [r3, #0]
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	f042 0201 	orr.w	r2, r2, #1
 8007522:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007524:	6878      	ldr	r0, [r7, #4]
 8007526:	f000 fbe9 	bl	8007cfc <UART_CheckIdleState>
 800752a:	4603      	mov	r3, r0
}
 800752c:	4618      	mov	r0, r3
 800752e:	3708      	adds	r7, #8
 8007530:	46bd      	mov	sp, r7
 8007532:	bd80      	pop	{r7, pc}

08007534 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007534:	b580      	push	{r7, lr}
 8007536:	b08a      	sub	sp, #40	@ 0x28
 8007538:	af02      	add	r7, sp, #8
 800753a:	60f8      	str	r0, [r7, #12]
 800753c:	60b9      	str	r1, [r7, #8]
 800753e:	603b      	str	r3, [r7, #0]
 8007540:	4613      	mov	r3, r2
 8007542:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007548:	2b20      	cmp	r3, #32
 800754a:	d177      	bne.n	800763c <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 800754c:	68bb      	ldr	r3, [r7, #8]
 800754e:	2b00      	cmp	r3, #0
 8007550:	d002      	beq.n	8007558 <HAL_UART_Transmit+0x24>
 8007552:	88fb      	ldrh	r3, [r7, #6]
 8007554:	2b00      	cmp	r3, #0
 8007556:	d101      	bne.n	800755c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8007558:	2301      	movs	r3, #1
 800755a:	e070      	b.n	800763e <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	2200      	movs	r2, #0
 8007560:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	2221      	movs	r2, #33	@ 0x21
 8007568:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800756a:	f7fb f9f3 	bl	8002954 <HAL_GetTick>
 800756e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	88fa      	ldrh	r2, [r7, #6]
 8007574:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	88fa      	ldrh	r2, [r7, #6]
 800757c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	689b      	ldr	r3, [r3, #8]
 8007584:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007588:	d108      	bne.n	800759c <HAL_UART_Transmit+0x68>
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	691b      	ldr	r3, [r3, #16]
 800758e:	2b00      	cmp	r3, #0
 8007590:	d104      	bne.n	800759c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8007592:	2300      	movs	r3, #0
 8007594:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007596:	68bb      	ldr	r3, [r7, #8]
 8007598:	61bb      	str	r3, [r7, #24]
 800759a:	e003      	b.n	80075a4 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800759c:	68bb      	ldr	r3, [r7, #8]
 800759e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80075a0:	2300      	movs	r3, #0
 80075a2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80075a4:	e02f      	b.n	8007606 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80075a6:	683b      	ldr	r3, [r7, #0]
 80075a8:	9300      	str	r3, [sp, #0]
 80075aa:	697b      	ldr	r3, [r7, #20]
 80075ac:	2200      	movs	r2, #0
 80075ae:	2180      	movs	r1, #128	@ 0x80
 80075b0:	68f8      	ldr	r0, [r7, #12]
 80075b2:	f000 fc4b 	bl	8007e4c <UART_WaitOnFlagUntilTimeout>
 80075b6:	4603      	mov	r3, r0
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d004      	beq.n	80075c6 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	2220      	movs	r2, #32
 80075c0:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80075c2:	2303      	movs	r3, #3
 80075c4:	e03b      	b.n	800763e <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80075c6:	69fb      	ldr	r3, [r7, #28]
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	d10b      	bne.n	80075e4 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80075cc:	69bb      	ldr	r3, [r7, #24]
 80075ce:	881a      	ldrh	r2, [r3, #0]
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80075d8:	b292      	uxth	r2, r2
 80075da:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80075dc:	69bb      	ldr	r3, [r7, #24]
 80075de:	3302      	adds	r3, #2
 80075e0:	61bb      	str	r3, [r7, #24]
 80075e2:	e007      	b.n	80075f4 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80075e4:	69fb      	ldr	r3, [r7, #28]
 80075e6:	781a      	ldrb	r2, [r3, #0]
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80075ee:	69fb      	ldr	r3, [r7, #28]
 80075f0:	3301      	adds	r3, #1
 80075f2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80075fa:	b29b      	uxth	r3, r3
 80075fc:	3b01      	subs	r3, #1
 80075fe:	b29a      	uxth	r2, r3
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800760c:	b29b      	uxth	r3, r3
 800760e:	2b00      	cmp	r3, #0
 8007610:	d1c9      	bne.n	80075a6 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007612:	683b      	ldr	r3, [r7, #0]
 8007614:	9300      	str	r3, [sp, #0]
 8007616:	697b      	ldr	r3, [r7, #20]
 8007618:	2200      	movs	r2, #0
 800761a:	2140      	movs	r1, #64	@ 0x40
 800761c:	68f8      	ldr	r0, [r7, #12]
 800761e:	f000 fc15 	bl	8007e4c <UART_WaitOnFlagUntilTimeout>
 8007622:	4603      	mov	r3, r0
 8007624:	2b00      	cmp	r3, #0
 8007626:	d004      	beq.n	8007632 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	2220      	movs	r2, #32
 800762c:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800762e:	2303      	movs	r3, #3
 8007630:	e005      	b.n	800763e <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	2220      	movs	r2, #32
 8007636:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8007638:	2300      	movs	r3, #0
 800763a:	e000      	b.n	800763e <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 800763c:	2302      	movs	r3, #2
  }
}
 800763e:	4618      	mov	r0, r3
 8007640:	3720      	adds	r7, #32
 8007642:	46bd      	mov	sp, r7
 8007644:	bd80      	pop	{r7, pc}
	...

08007648 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007648:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800764c:	b08a      	sub	sp, #40	@ 0x28
 800764e:	af00      	add	r7, sp, #0
 8007650:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007652:	2300      	movs	r3, #0
 8007654:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	689a      	ldr	r2, [r3, #8]
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	691b      	ldr	r3, [r3, #16]
 8007660:	431a      	orrs	r2, r3
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	695b      	ldr	r3, [r3, #20]
 8007666:	431a      	orrs	r2, r3
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	69db      	ldr	r3, [r3, #28]
 800766c:	4313      	orrs	r3, r2
 800766e:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	681a      	ldr	r2, [r3, #0]
 8007676:	4ba4      	ldr	r3, [pc, #656]	@ (8007908 <UART_SetConfig+0x2c0>)
 8007678:	4013      	ands	r3, r2
 800767a:	68fa      	ldr	r2, [r7, #12]
 800767c:	6812      	ldr	r2, [r2, #0]
 800767e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007680:	430b      	orrs	r3, r1
 8007682:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	685b      	ldr	r3, [r3, #4]
 800768a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	68da      	ldr	r2, [r3, #12]
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	430a      	orrs	r2, r1
 8007698:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	699b      	ldr	r3, [r3, #24]
 800769e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	4a99      	ldr	r2, [pc, #612]	@ (800790c <UART_SetConfig+0x2c4>)
 80076a6:	4293      	cmp	r3, r2
 80076a8:	d004      	beq.n	80076b4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	6a1b      	ldr	r3, [r3, #32]
 80076ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80076b0:	4313      	orrs	r3, r2
 80076b2:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	689b      	ldr	r3, [r3, #8]
 80076ba:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80076c4:	430a      	orrs	r2, r1
 80076c6:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	4a90      	ldr	r2, [pc, #576]	@ (8007910 <UART_SetConfig+0x2c8>)
 80076ce:	4293      	cmp	r3, r2
 80076d0:	d126      	bne.n	8007720 <UART_SetConfig+0xd8>
 80076d2:	4b90      	ldr	r3, [pc, #576]	@ (8007914 <UART_SetConfig+0x2cc>)
 80076d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80076d8:	f003 0303 	and.w	r3, r3, #3
 80076dc:	2b03      	cmp	r3, #3
 80076de:	d81b      	bhi.n	8007718 <UART_SetConfig+0xd0>
 80076e0:	a201      	add	r2, pc, #4	@ (adr r2, 80076e8 <UART_SetConfig+0xa0>)
 80076e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076e6:	bf00      	nop
 80076e8:	080076f9 	.word	0x080076f9
 80076ec:	08007709 	.word	0x08007709
 80076f0:	08007701 	.word	0x08007701
 80076f4:	08007711 	.word	0x08007711
 80076f8:	2301      	movs	r3, #1
 80076fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80076fe:	e116      	b.n	800792e <UART_SetConfig+0x2e6>
 8007700:	2302      	movs	r3, #2
 8007702:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007706:	e112      	b.n	800792e <UART_SetConfig+0x2e6>
 8007708:	2304      	movs	r3, #4
 800770a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800770e:	e10e      	b.n	800792e <UART_SetConfig+0x2e6>
 8007710:	2308      	movs	r3, #8
 8007712:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007716:	e10a      	b.n	800792e <UART_SetConfig+0x2e6>
 8007718:	2310      	movs	r3, #16
 800771a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800771e:	e106      	b.n	800792e <UART_SetConfig+0x2e6>
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	4a7c      	ldr	r2, [pc, #496]	@ (8007918 <UART_SetConfig+0x2d0>)
 8007726:	4293      	cmp	r3, r2
 8007728:	d138      	bne.n	800779c <UART_SetConfig+0x154>
 800772a:	4b7a      	ldr	r3, [pc, #488]	@ (8007914 <UART_SetConfig+0x2cc>)
 800772c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007730:	f003 030c 	and.w	r3, r3, #12
 8007734:	2b0c      	cmp	r3, #12
 8007736:	d82d      	bhi.n	8007794 <UART_SetConfig+0x14c>
 8007738:	a201      	add	r2, pc, #4	@ (adr r2, 8007740 <UART_SetConfig+0xf8>)
 800773a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800773e:	bf00      	nop
 8007740:	08007775 	.word	0x08007775
 8007744:	08007795 	.word	0x08007795
 8007748:	08007795 	.word	0x08007795
 800774c:	08007795 	.word	0x08007795
 8007750:	08007785 	.word	0x08007785
 8007754:	08007795 	.word	0x08007795
 8007758:	08007795 	.word	0x08007795
 800775c:	08007795 	.word	0x08007795
 8007760:	0800777d 	.word	0x0800777d
 8007764:	08007795 	.word	0x08007795
 8007768:	08007795 	.word	0x08007795
 800776c:	08007795 	.word	0x08007795
 8007770:	0800778d 	.word	0x0800778d
 8007774:	2300      	movs	r3, #0
 8007776:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800777a:	e0d8      	b.n	800792e <UART_SetConfig+0x2e6>
 800777c:	2302      	movs	r3, #2
 800777e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007782:	e0d4      	b.n	800792e <UART_SetConfig+0x2e6>
 8007784:	2304      	movs	r3, #4
 8007786:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800778a:	e0d0      	b.n	800792e <UART_SetConfig+0x2e6>
 800778c:	2308      	movs	r3, #8
 800778e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007792:	e0cc      	b.n	800792e <UART_SetConfig+0x2e6>
 8007794:	2310      	movs	r3, #16
 8007796:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800779a:	e0c8      	b.n	800792e <UART_SetConfig+0x2e6>
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	4a5e      	ldr	r2, [pc, #376]	@ (800791c <UART_SetConfig+0x2d4>)
 80077a2:	4293      	cmp	r3, r2
 80077a4:	d125      	bne.n	80077f2 <UART_SetConfig+0x1aa>
 80077a6:	4b5b      	ldr	r3, [pc, #364]	@ (8007914 <UART_SetConfig+0x2cc>)
 80077a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80077ac:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80077b0:	2b30      	cmp	r3, #48	@ 0x30
 80077b2:	d016      	beq.n	80077e2 <UART_SetConfig+0x19a>
 80077b4:	2b30      	cmp	r3, #48	@ 0x30
 80077b6:	d818      	bhi.n	80077ea <UART_SetConfig+0x1a2>
 80077b8:	2b20      	cmp	r3, #32
 80077ba:	d00a      	beq.n	80077d2 <UART_SetConfig+0x18a>
 80077bc:	2b20      	cmp	r3, #32
 80077be:	d814      	bhi.n	80077ea <UART_SetConfig+0x1a2>
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d002      	beq.n	80077ca <UART_SetConfig+0x182>
 80077c4:	2b10      	cmp	r3, #16
 80077c6:	d008      	beq.n	80077da <UART_SetConfig+0x192>
 80077c8:	e00f      	b.n	80077ea <UART_SetConfig+0x1a2>
 80077ca:	2300      	movs	r3, #0
 80077cc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80077d0:	e0ad      	b.n	800792e <UART_SetConfig+0x2e6>
 80077d2:	2302      	movs	r3, #2
 80077d4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80077d8:	e0a9      	b.n	800792e <UART_SetConfig+0x2e6>
 80077da:	2304      	movs	r3, #4
 80077dc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80077e0:	e0a5      	b.n	800792e <UART_SetConfig+0x2e6>
 80077e2:	2308      	movs	r3, #8
 80077e4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80077e8:	e0a1      	b.n	800792e <UART_SetConfig+0x2e6>
 80077ea:	2310      	movs	r3, #16
 80077ec:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80077f0:	e09d      	b.n	800792e <UART_SetConfig+0x2e6>
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	4a4a      	ldr	r2, [pc, #296]	@ (8007920 <UART_SetConfig+0x2d8>)
 80077f8:	4293      	cmp	r3, r2
 80077fa:	d125      	bne.n	8007848 <UART_SetConfig+0x200>
 80077fc:	4b45      	ldr	r3, [pc, #276]	@ (8007914 <UART_SetConfig+0x2cc>)
 80077fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007802:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8007806:	2bc0      	cmp	r3, #192	@ 0xc0
 8007808:	d016      	beq.n	8007838 <UART_SetConfig+0x1f0>
 800780a:	2bc0      	cmp	r3, #192	@ 0xc0
 800780c:	d818      	bhi.n	8007840 <UART_SetConfig+0x1f8>
 800780e:	2b80      	cmp	r3, #128	@ 0x80
 8007810:	d00a      	beq.n	8007828 <UART_SetConfig+0x1e0>
 8007812:	2b80      	cmp	r3, #128	@ 0x80
 8007814:	d814      	bhi.n	8007840 <UART_SetConfig+0x1f8>
 8007816:	2b00      	cmp	r3, #0
 8007818:	d002      	beq.n	8007820 <UART_SetConfig+0x1d8>
 800781a:	2b40      	cmp	r3, #64	@ 0x40
 800781c:	d008      	beq.n	8007830 <UART_SetConfig+0x1e8>
 800781e:	e00f      	b.n	8007840 <UART_SetConfig+0x1f8>
 8007820:	2300      	movs	r3, #0
 8007822:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007826:	e082      	b.n	800792e <UART_SetConfig+0x2e6>
 8007828:	2302      	movs	r3, #2
 800782a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800782e:	e07e      	b.n	800792e <UART_SetConfig+0x2e6>
 8007830:	2304      	movs	r3, #4
 8007832:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007836:	e07a      	b.n	800792e <UART_SetConfig+0x2e6>
 8007838:	2308      	movs	r3, #8
 800783a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800783e:	e076      	b.n	800792e <UART_SetConfig+0x2e6>
 8007840:	2310      	movs	r3, #16
 8007842:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007846:	e072      	b.n	800792e <UART_SetConfig+0x2e6>
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	4a35      	ldr	r2, [pc, #212]	@ (8007924 <UART_SetConfig+0x2dc>)
 800784e:	4293      	cmp	r3, r2
 8007850:	d12a      	bne.n	80078a8 <UART_SetConfig+0x260>
 8007852:	4b30      	ldr	r3, [pc, #192]	@ (8007914 <UART_SetConfig+0x2cc>)
 8007854:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007858:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800785c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007860:	d01a      	beq.n	8007898 <UART_SetConfig+0x250>
 8007862:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007866:	d81b      	bhi.n	80078a0 <UART_SetConfig+0x258>
 8007868:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800786c:	d00c      	beq.n	8007888 <UART_SetConfig+0x240>
 800786e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007872:	d815      	bhi.n	80078a0 <UART_SetConfig+0x258>
 8007874:	2b00      	cmp	r3, #0
 8007876:	d003      	beq.n	8007880 <UART_SetConfig+0x238>
 8007878:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800787c:	d008      	beq.n	8007890 <UART_SetConfig+0x248>
 800787e:	e00f      	b.n	80078a0 <UART_SetConfig+0x258>
 8007880:	2300      	movs	r3, #0
 8007882:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007886:	e052      	b.n	800792e <UART_SetConfig+0x2e6>
 8007888:	2302      	movs	r3, #2
 800788a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800788e:	e04e      	b.n	800792e <UART_SetConfig+0x2e6>
 8007890:	2304      	movs	r3, #4
 8007892:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007896:	e04a      	b.n	800792e <UART_SetConfig+0x2e6>
 8007898:	2308      	movs	r3, #8
 800789a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800789e:	e046      	b.n	800792e <UART_SetConfig+0x2e6>
 80078a0:	2310      	movs	r3, #16
 80078a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80078a6:	e042      	b.n	800792e <UART_SetConfig+0x2e6>
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	4a17      	ldr	r2, [pc, #92]	@ (800790c <UART_SetConfig+0x2c4>)
 80078ae:	4293      	cmp	r3, r2
 80078b0:	d13a      	bne.n	8007928 <UART_SetConfig+0x2e0>
 80078b2:	4b18      	ldr	r3, [pc, #96]	@ (8007914 <UART_SetConfig+0x2cc>)
 80078b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80078b8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80078bc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80078c0:	d01a      	beq.n	80078f8 <UART_SetConfig+0x2b0>
 80078c2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80078c6:	d81b      	bhi.n	8007900 <UART_SetConfig+0x2b8>
 80078c8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80078cc:	d00c      	beq.n	80078e8 <UART_SetConfig+0x2a0>
 80078ce:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80078d2:	d815      	bhi.n	8007900 <UART_SetConfig+0x2b8>
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d003      	beq.n	80078e0 <UART_SetConfig+0x298>
 80078d8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80078dc:	d008      	beq.n	80078f0 <UART_SetConfig+0x2a8>
 80078de:	e00f      	b.n	8007900 <UART_SetConfig+0x2b8>
 80078e0:	2300      	movs	r3, #0
 80078e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80078e6:	e022      	b.n	800792e <UART_SetConfig+0x2e6>
 80078e8:	2302      	movs	r3, #2
 80078ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80078ee:	e01e      	b.n	800792e <UART_SetConfig+0x2e6>
 80078f0:	2304      	movs	r3, #4
 80078f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80078f6:	e01a      	b.n	800792e <UART_SetConfig+0x2e6>
 80078f8:	2308      	movs	r3, #8
 80078fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80078fe:	e016      	b.n	800792e <UART_SetConfig+0x2e6>
 8007900:	2310      	movs	r3, #16
 8007902:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007906:	e012      	b.n	800792e <UART_SetConfig+0x2e6>
 8007908:	efff69f3 	.word	0xefff69f3
 800790c:	40008000 	.word	0x40008000
 8007910:	40013800 	.word	0x40013800
 8007914:	40021000 	.word	0x40021000
 8007918:	40004400 	.word	0x40004400
 800791c:	40004800 	.word	0x40004800
 8007920:	40004c00 	.word	0x40004c00
 8007924:	40005000 	.word	0x40005000
 8007928:	2310      	movs	r3, #16
 800792a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	4a9f      	ldr	r2, [pc, #636]	@ (8007bb0 <UART_SetConfig+0x568>)
 8007934:	4293      	cmp	r3, r2
 8007936:	d17a      	bne.n	8007a2e <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007938:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800793c:	2b08      	cmp	r3, #8
 800793e:	d824      	bhi.n	800798a <UART_SetConfig+0x342>
 8007940:	a201      	add	r2, pc, #4	@ (adr r2, 8007948 <UART_SetConfig+0x300>)
 8007942:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007946:	bf00      	nop
 8007948:	0800796d 	.word	0x0800796d
 800794c:	0800798b 	.word	0x0800798b
 8007950:	08007975 	.word	0x08007975
 8007954:	0800798b 	.word	0x0800798b
 8007958:	0800797b 	.word	0x0800797b
 800795c:	0800798b 	.word	0x0800798b
 8007960:	0800798b 	.word	0x0800798b
 8007964:	0800798b 	.word	0x0800798b
 8007968:	08007983 	.word	0x08007983
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800796c:	f7fe fe2c 	bl	80065c8 <HAL_RCC_GetPCLK1Freq>
 8007970:	61f8      	str	r0, [r7, #28]
        break;
 8007972:	e010      	b.n	8007996 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007974:	4b8f      	ldr	r3, [pc, #572]	@ (8007bb4 <UART_SetConfig+0x56c>)
 8007976:	61fb      	str	r3, [r7, #28]
        break;
 8007978:	e00d      	b.n	8007996 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800797a:	f7fe fd8d 	bl	8006498 <HAL_RCC_GetSysClockFreq>
 800797e:	61f8      	str	r0, [r7, #28]
        break;
 8007980:	e009      	b.n	8007996 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007982:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007986:	61fb      	str	r3, [r7, #28]
        break;
 8007988:	e005      	b.n	8007996 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800798a:	2300      	movs	r3, #0
 800798c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800798e:	2301      	movs	r3, #1
 8007990:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007994:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007996:	69fb      	ldr	r3, [r7, #28]
 8007998:	2b00      	cmp	r3, #0
 800799a:	f000 80fb 	beq.w	8007b94 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	685a      	ldr	r2, [r3, #4]
 80079a2:	4613      	mov	r3, r2
 80079a4:	005b      	lsls	r3, r3, #1
 80079a6:	4413      	add	r3, r2
 80079a8:	69fa      	ldr	r2, [r7, #28]
 80079aa:	429a      	cmp	r2, r3
 80079ac:	d305      	bcc.n	80079ba <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	685b      	ldr	r3, [r3, #4]
 80079b2:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80079b4:	69fa      	ldr	r2, [r7, #28]
 80079b6:	429a      	cmp	r2, r3
 80079b8:	d903      	bls.n	80079c2 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80079ba:	2301      	movs	r3, #1
 80079bc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80079c0:	e0e8      	b.n	8007b94 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80079c2:	69fb      	ldr	r3, [r7, #28]
 80079c4:	2200      	movs	r2, #0
 80079c6:	461c      	mov	r4, r3
 80079c8:	4615      	mov	r5, r2
 80079ca:	f04f 0200 	mov.w	r2, #0
 80079ce:	f04f 0300 	mov.w	r3, #0
 80079d2:	022b      	lsls	r3, r5, #8
 80079d4:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80079d8:	0222      	lsls	r2, r4, #8
 80079da:	68f9      	ldr	r1, [r7, #12]
 80079dc:	6849      	ldr	r1, [r1, #4]
 80079de:	0849      	lsrs	r1, r1, #1
 80079e0:	2000      	movs	r0, #0
 80079e2:	4688      	mov	r8, r1
 80079e4:	4681      	mov	r9, r0
 80079e6:	eb12 0a08 	adds.w	sl, r2, r8
 80079ea:	eb43 0b09 	adc.w	fp, r3, r9
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	685b      	ldr	r3, [r3, #4]
 80079f2:	2200      	movs	r2, #0
 80079f4:	603b      	str	r3, [r7, #0]
 80079f6:	607a      	str	r2, [r7, #4]
 80079f8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80079fc:	4650      	mov	r0, sl
 80079fe:	4659      	mov	r1, fp
 8007a00:	f7f9 f8d2 	bl	8000ba8 <__aeabi_uldivmod>
 8007a04:	4602      	mov	r2, r0
 8007a06:	460b      	mov	r3, r1
 8007a08:	4613      	mov	r3, r2
 8007a0a:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007a0c:	69bb      	ldr	r3, [r7, #24]
 8007a0e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007a12:	d308      	bcc.n	8007a26 <UART_SetConfig+0x3de>
 8007a14:	69bb      	ldr	r3, [r7, #24]
 8007a16:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007a1a:	d204      	bcs.n	8007a26 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	69ba      	ldr	r2, [r7, #24]
 8007a22:	60da      	str	r2, [r3, #12]
 8007a24:	e0b6      	b.n	8007b94 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8007a26:	2301      	movs	r3, #1
 8007a28:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007a2c:	e0b2      	b.n	8007b94 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	69db      	ldr	r3, [r3, #28]
 8007a32:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007a36:	d15e      	bne.n	8007af6 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8007a38:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007a3c:	2b08      	cmp	r3, #8
 8007a3e:	d828      	bhi.n	8007a92 <UART_SetConfig+0x44a>
 8007a40:	a201      	add	r2, pc, #4	@ (adr r2, 8007a48 <UART_SetConfig+0x400>)
 8007a42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a46:	bf00      	nop
 8007a48:	08007a6d 	.word	0x08007a6d
 8007a4c:	08007a75 	.word	0x08007a75
 8007a50:	08007a7d 	.word	0x08007a7d
 8007a54:	08007a93 	.word	0x08007a93
 8007a58:	08007a83 	.word	0x08007a83
 8007a5c:	08007a93 	.word	0x08007a93
 8007a60:	08007a93 	.word	0x08007a93
 8007a64:	08007a93 	.word	0x08007a93
 8007a68:	08007a8b 	.word	0x08007a8b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007a6c:	f7fe fdac 	bl	80065c8 <HAL_RCC_GetPCLK1Freq>
 8007a70:	61f8      	str	r0, [r7, #28]
        break;
 8007a72:	e014      	b.n	8007a9e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007a74:	f7fe fdbe 	bl	80065f4 <HAL_RCC_GetPCLK2Freq>
 8007a78:	61f8      	str	r0, [r7, #28]
        break;
 8007a7a:	e010      	b.n	8007a9e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007a7c:	4b4d      	ldr	r3, [pc, #308]	@ (8007bb4 <UART_SetConfig+0x56c>)
 8007a7e:	61fb      	str	r3, [r7, #28]
        break;
 8007a80:	e00d      	b.n	8007a9e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007a82:	f7fe fd09 	bl	8006498 <HAL_RCC_GetSysClockFreq>
 8007a86:	61f8      	str	r0, [r7, #28]
        break;
 8007a88:	e009      	b.n	8007a9e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007a8a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007a8e:	61fb      	str	r3, [r7, #28]
        break;
 8007a90:	e005      	b.n	8007a9e <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8007a92:	2300      	movs	r3, #0
 8007a94:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007a96:	2301      	movs	r3, #1
 8007a98:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007a9c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007a9e:	69fb      	ldr	r3, [r7, #28]
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d077      	beq.n	8007b94 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007aa4:	69fb      	ldr	r3, [r7, #28]
 8007aa6:	005a      	lsls	r2, r3, #1
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	685b      	ldr	r3, [r3, #4]
 8007aac:	085b      	lsrs	r3, r3, #1
 8007aae:	441a      	add	r2, r3
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	685b      	ldr	r3, [r3, #4]
 8007ab4:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ab8:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007aba:	69bb      	ldr	r3, [r7, #24]
 8007abc:	2b0f      	cmp	r3, #15
 8007abe:	d916      	bls.n	8007aee <UART_SetConfig+0x4a6>
 8007ac0:	69bb      	ldr	r3, [r7, #24]
 8007ac2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007ac6:	d212      	bcs.n	8007aee <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007ac8:	69bb      	ldr	r3, [r7, #24]
 8007aca:	b29b      	uxth	r3, r3
 8007acc:	f023 030f 	bic.w	r3, r3, #15
 8007ad0:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007ad2:	69bb      	ldr	r3, [r7, #24]
 8007ad4:	085b      	lsrs	r3, r3, #1
 8007ad6:	b29b      	uxth	r3, r3
 8007ad8:	f003 0307 	and.w	r3, r3, #7
 8007adc:	b29a      	uxth	r2, r3
 8007ade:	8afb      	ldrh	r3, [r7, #22]
 8007ae0:	4313      	orrs	r3, r2
 8007ae2:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	8afa      	ldrh	r2, [r7, #22]
 8007aea:	60da      	str	r2, [r3, #12]
 8007aec:	e052      	b.n	8007b94 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8007aee:	2301      	movs	r3, #1
 8007af0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007af4:	e04e      	b.n	8007b94 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007af6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007afa:	2b08      	cmp	r3, #8
 8007afc:	d827      	bhi.n	8007b4e <UART_SetConfig+0x506>
 8007afe:	a201      	add	r2, pc, #4	@ (adr r2, 8007b04 <UART_SetConfig+0x4bc>)
 8007b00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b04:	08007b29 	.word	0x08007b29
 8007b08:	08007b31 	.word	0x08007b31
 8007b0c:	08007b39 	.word	0x08007b39
 8007b10:	08007b4f 	.word	0x08007b4f
 8007b14:	08007b3f 	.word	0x08007b3f
 8007b18:	08007b4f 	.word	0x08007b4f
 8007b1c:	08007b4f 	.word	0x08007b4f
 8007b20:	08007b4f 	.word	0x08007b4f
 8007b24:	08007b47 	.word	0x08007b47
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007b28:	f7fe fd4e 	bl	80065c8 <HAL_RCC_GetPCLK1Freq>
 8007b2c:	61f8      	str	r0, [r7, #28]
        break;
 8007b2e:	e014      	b.n	8007b5a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007b30:	f7fe fd60 	bl	80065f4 <HAL_RCC_GetPCLK2Freq>
 8007b34:	61f8      	str	r0, [r7, #28]
        break;
 8007b36:	e010      	b.n	8007b5a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007b38:	4b1e      	ldr	r3, [pc, #120]	@ (8007bb4 <UART_SetConfig+0x56c>)
 8007b3a:	61fb      	str	r3, [r7, #28]
        break;
 8007b3c:	e00d      	b.n	8007b5a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007b3e:	f7fe fcab 	bl	8006498 <HAL_RCC_GetSysClockFreq>
 8007b42:	61f8      	str	r0, [r7, #28]
        break;
 8007b44:	e009      	b.n	8007b5a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007b46:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007b4a:	61fb      	str	r3, [r7, #28]
        break;
 8007b4c:	e005      	b.n	8007b5a <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8007b4e:	2300      	movs	r3, #0
 8007b50:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007b52:	2301      	movs	r3, #1
 8007b54:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007b58:	bf00      	nop
    }

    if (pclk != 0U)
 8007b5a:	69fb      	ldr	r3, [r7, #28]
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d019      	beq.n	8007b94 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	685b      	ldr	r3, [r3, #4]
 8007b64:	085a      	lsrs	r2, r3, #1
 8007b66:	69fb      	ldr	r3, [r7, #28]
 8007b68:	441a      	add	r2, r3
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	685b      	ldr	r3, [r3, #4]
 8007b6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b72:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007b74:	69bb      	ldr	r3, [r7, #24]
 8007b76:	2b0f      	cmp	r3, #15
 8007b78:	d909      	bls.n	8007b8e <UART_SetConfig+0x546>
 8007b7a:	69bb      	ldr	r3, [r7, #24]
 8007b7c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007b80:	d205      	bcs.n	8007b8e <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007b82:	69bb      	ldr	r3, [r7, #24]
 8007b84:	b29a      	uxth	r2, r3
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	60da      	str	r2, [r3, #12]
 8007b8c:	e002      	b.n	8007b94 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8007b8e:	2301      	movs	r3, #1
 8007b90:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	2200      	movs	r2, #0
 8007b98:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	2200      	movs	r2, #0
 8007b9e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8007ba0:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8007ba4:	4618      	mov	r0, r3
 8007ba6:	3728      	adds	r7, #40	@ 0x28
 8007ba8:	46bd      	mov	sp, r7
 8007baa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007bae:	bf00      	nop
 8007bb0:	40008000 	.word	0x40008000
 8007bb4:	00f42400 	.word	0x00f42400

08007bb8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007bb8:	b480      	push	{r7}
 8007bba:	b083      	sub	sp, #12
 8007bbc:	af00      	add	r7, sp, #0
 8007bbe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007bc4:	f003 0308 	and.w	r3, r3, #8
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d00a      	beq.n	8007be2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	685b      	ldr	r3, [r3, #4]
 8007bd2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	430a      	orrs	r2, r1
 8007be0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007be6:	f003 0301 	and.w	r3, r3, #1
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d00a      	beq.n	8007c04 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	685b      	ldr	r3, [r3, #4]
 8007bf4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	430a      	orrs	r2, r1
 8007c02:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c08:	f003 0302 	and.w	r3, r3, #2
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d00a      	beq.n	8007c26 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	685b      	ldr	r3, [r3, #4]
 8007c16:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	430a      	orrs	r2, r1
 8007c24:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c2a:	f003 0304 	and.w	r3, r3, #4
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d00a      	beq.n	8007c48 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	685b      	ldr	r3, [r3, #4]
 8007c38:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	430a      	orrs	r2, r1
 8007c46:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c4c:	f003 0310 	and.w	r3, r3, #16
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	d00a      	beq.n	8007c6a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	689b      	ldr	r3, [r3, #8]
 8007c5a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	430a      	orrs	r2, r1
 8007c68:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c6e:	f003 0320 	and.w	r3, r3, #32
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d00a      	beq.n	8007c8c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	689b      	ldr	r3, [r3, #8]
 8007c7c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	430a      	orrs	r2, r1
 8007c8a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c90:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	d01a      	beq.n	8007cce <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	685b      	ldr	r3, [r3, #4]
 8007c9e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	430a      	orrs	r2, r1
 8007cac:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007cb2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007cb6:	d10a      	bne.n	8007cce <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	685b      	ldr	r3, [r3, #4]
 8007cbe:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	430a      	orrs	r2, r1
 8007ccc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cd2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d00a      	beq.n	8007cf0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	685b      	ldr	r3, [r3, #4]
 8007ce0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	430a      	orrs	r2, r1
 8007cee:	605a      	str	r2, [r3, #4]
  }
}
 8007cf0:	bf00      	nop
 8007cf2:	370c      	adds	r7, #12
 8007cf4:	46bd      	mov	sp, r7
 8007cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cfa:	4770      	bx	lr

08007cfc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007cfc:	b580      	push	{r7, lr}
 8007cfe:	b098      	sub	sp, #96	@ 0x60
 8007d00:	af02      	add	r7, sp, #8
 8007d02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	2200      	movs	r2, #0
 8007d08:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007d0c:	f7fa fe22 	bl	8002954 <HAL_GetTick>
 8007d10:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	f003 0308 	and.w	r3, r3, #8
 8007d1c:	2b08      	cmp	r3, #8
 8007d1e:	d12e      	bne.n	8007d7e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007d20:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007d24:	9300      	str	r3, [sp, #0]
 8007d26:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007d28:	2200      	movs	r2, #0
 8007d2a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007d2e:	6878      	ldr	r0, [r7, #4]
 8007d30:	f000 f88c 	bl	8007e4c <UART_WaitOnFlagUntilTimeout>
 8007d34:	4603      	mov	r3, r0
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d021      	beq.n	8007d7e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d42:	e853 3f00 	ldrex	r3, [r3]
 8007d46:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007d48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d4a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007d4e:	653b      	str	r3, [r7, #80]	@ 0x50
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	461a      	mov	r2, r3
 8007d56:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007d58:	647b      	str	r3, [r7, #68]	@ 0x44
 8007d5a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d5c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007d5e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007d60:	e841 2300 	strex	r3, r2, [r1]
 8007d64:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007d66:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	d1e6      	bne.n	8007d3a <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	2220      	movs	r2, #32
 8007d70:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	2200      	movs	r2, #0
 8007d76:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007d7a:	2303      	movs	r3, #3
 8007d7c:	e062      	b.n	8007e44 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	f003 0304 	and.w	r3, r3, #4
 8007d88:	2b04      	cmp	r3, #4
 8007d8a:	d149      	bne.n	8007e20 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007d8c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007d90:	9300      	str	r3, [sp, #0]
 8007d92:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007d94:	2200      	movs	r2, #0
 8007d96:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007d9a:	6878      	ldr	r0, [r7, #4]
 8007d9c:	f000 f856 	bl	8007e4c <UART_WaitOnFlagUntilTimeout>
 8007da0:	4603      	mov	r3, r0
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d03c      	beq.n	8007e20 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dae:	e853 3f00 	ldrex	r3, [r3]
 8007db2:	623b      	str	r3, [r7, #32]
   return(result);
 8007db4:	6a3b      	ldr	r3, [r7, #32]
 8007db6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007dba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	461a      	mov	r2, r3
 8007dc2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007dc4:	633b      	str	r3, [r7, #48]	@ 0x30
 8007dc6:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007dc8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007dca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007dcc:	e841 2300 	strex	r3, r2, [r1]
 8007dd0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007dd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d1e6      	bne.n	8007da6 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	3308      	adds	r3, #8
 8007dde:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007de0:	693b      	ldr	r3, [r7, #16]
 8007de2:	e853 3f00 	ldrex	r3, [r3]
 8007de6:	60fb      	str	r3, [r7, #12]
   return(result);
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	f023 0301 	bic.w	r3, r3, #1
 8007dee:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	3308      	adds	r3, #8
 8007df6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007df8:	61fa      	str	r2, [r7, #28]
 8007dfa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007dfc:	69b9      	ldr	r1, [r7, #24]
 8007dfe:	69fa      	ldr	r2, [r7, #28]
 8007e00:	e841 2300 	strex	r3, r2, [r1]
 8007e04:	617b      	str	r3, [r7, #20]
   return(result);
 8007e06:	697b      	ldr	r3, [r7, #20]
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d1e5      	bne.n	8007dd8 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	2220      	movs	r2, #32
 8007e10:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	2200      	movs	r2, #0
 8007e18:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007e1c:	2303      	movs	r3, #3
 8007e1e:	e011      	b.n	8007e44 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	2220      	movs	r2, #32
 8007e24:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	2220      	movs	r2, #32
 8007e2a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	2200      	movs	r2, #0
 8007e32:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	2200      	movs	r2, #0
 8007e38:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	2200      	movs	r2, #0
 8007e3e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8007e42:	2300      	movs	r3, #0
}
 8007e44:	4618      	mov	r0, r3
 8007e46:	3758      	adds	r7, #88	@ 0x58
 8007e48:	46bd      	mov	sp, r7
 8007e4a:	bd80      	pop	{r7, pc}

08007e4c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007e4c:	b580      	push	{r7, lr}
 8007e4e:	b084      	sub	sp, #16
 8007e50:	af00      	add	r7, sp, #0
 8007e52:	60f8      	str	r0, [r7, #12]
 8007e54:	60b9      	str	r1, [r7, #8]
 8007e56:	603b      	str	r3, [r7, #0]
 8007e58:	4613      	mov	r3, r2
 8007e5a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007e5c:	e04f      	b.n	8007efe <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007e5e:	69bb      	ldr	r3, [r7, #24]
 8007e60:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007e64:	d04b      	beq.n	8007efe <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007e66:	f7fa fd75 	bl	8002954 <HAL_GetTick>
 8007e6a:	4602      	mov	r2, r0
 8007e6c:	683b      	ldr	r3, [r7, #0]
 8007e6e:	1ad3      	subs	r3, r2, r3
 8007e70:	69ba      	ldr	r2, [r7, #24]
 8007e72:	429a      	cmp	r2, r3
 8007e74:	d302      	bcc.n	8007e7c <UART_WaitOnFlagUntilTimeout+0x30>
 8007e76:	69bb      	ldr	r3, [r7, #24]
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	d101      	bne.n	8007e80 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007e7c:	2303      	movs	r3, #3
 8007e7e:	e04e      	b.n	8007f1e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	f003 0304 	and.w	r3, r3, #4
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d037      	beq.n	8007efe <UART_WaitOnFlagUntilTimeout+0xb2>
 8007e8e:	68bb      	ldr	r3, [r7, #8]
 8007e90:	2b80      	cmp	r3, #128	@ 0x80
 8007e92:	d034      	beq.n	8007efe <UART_WaitOnFlagUntilTimeout+0xb2>
 8007e94:	68bb      	ldr	r3, [r7, #8]
 8007e96:	2b40      	cmp	r3, #64	@ 0x40
 8007e98:	d031      	beq.n	8007efe <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	69db      	ldr	r3, [r3, #28]
 8007ea0:	f003 0308 	and.w	r3, r3, #8
 8007ea4:	2b08      	cmp	r3, #8
 8007ea6:	d110      	bne.n	8007eca <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	2208      	movs	r2, #8
 8007eae:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007eb0:	68f8      	ldr	r0, [r7, #12]
 8007eb2:	f000 f838 	bl	8007f26 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	2208      	movs	r2, #8
 8007eba:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	2200      	movs	r2, #0
 8007ec2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8007ec6:	2301      	movs	r3, #1
 8007ec8:	e029      	b.n	8007f1e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	69db      	ldr	r3, [r3, #28]
 8007ed0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007ed4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007ed8:	d111      	bne.n	8007efe <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007ee2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007ee4:	68f8      	ldr	r0, [r7, #12]
 8007ee6:	f000 f81e 	bl	8007f26 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	2220      	movs	r2, #32
 8007eee:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	2200      	movs	r2, #0
 8007ef6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8007efa:	2303      	movs	r3, #3
 8007efc:	e00f      	b.n	8007f1e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	69da      	ldr	r2, [r3, #28]
 8007f04:	68bb      	ldr	r3, [r7, #8]
 8007f06:	4013      	ands	r3, r2
 8007f08:	68ba      	ldr	r2, [r7, #8]
 8007f0a:	429a      	cmp	r2, r3
 8007f0c:	bf0c      	ite	eq
 8007f0e:	2301      	moveq	r3, #1
 8007f10:	2300      	movne	r3, #0
 8007f12:	b2db      	uxtb	r3, r3
 8007f14:	461a      	mov	r2, r3
 8007f16:	79fb      	ldrb	r3, [r7, #7]
 8007f18:	429a      	cmp	r2, r3
 8007f1a:	d0a0      	beq.n	8007e5e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007f1c:	2300      	movs	r3, #0
}
 8007f1e:	4618      	mov	r0, r3
 8007f20:	3710      	adds	r7, #16
 8007f22:	46bd      	mov	sp, r7
 8007f24:	bd80      	pop	{r7, pc}

08007f26 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007f26:	b480      	push	{r7}
 8007f28:	b095      	sub	sp, #84	@ 0x54
 8007f2a:	af00      	add	r7, sp, #0
 8007f2c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f36:	e853 3f00 	ldrex	r3, [r3]
 8007f3a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007f3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f3e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007f42:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	461a      	mov	r2, r3
 8007f4a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007f4c:	643b      	str	r3, [r7, #64]	@ 0x40
 8007f4e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f50:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007f52:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007f54:	e841 2300 	strex	r3, r2, [r1]
 8007f58:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007f5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d1e6      	bne.n	8007f2e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	3308      	adds	r3, #8
 8007f66:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f68:	6a3b      	ldr	r3, [r7, #32]
 8007f6a:	e853 3f00 	ldrex	r3, [r3]
 8007f6e:	61fb      	str	r3, [r7, #28]
   return(result);
 8007f70:	69fb      	ldr	r3, [r7, #28]
 8007f72:	f023 0301 	bic.w	r3, r3, #1
 8007f76:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	3308      	adds	r3, #8
 8007f7e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007f80:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007f82:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f84:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007f86:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007f88:	e841 2300 	strex	r3, r2, [r1]
 8007f8c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007f8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d1e5      	bne.n	8007f60 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007f98:	2b01      	cmp	r3, #1
 8007f9a:	d118      	bne.n	8007fce <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	e853 3f00 	ldrex	r3, [r3]
 8007fa8:	60bb      	str	r3, [r7, #8]
   return(result);
 8007faa:	68bb      	ldr	r3, [r7, #8]
 8007fac:	f023 0310 	bic.w	r3, r3, #16
 8007fb0:	647b      	str	r3, [r7, #68]	@ 0x44
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	461a      	mov	r2, r3
 8007fb8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007fba:	61bb      	str	r3, [r7, #24]
 8007fbc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fbe:	6979      	ldr	r1, [r7, #20]
 8007fc0:	69ba      	ldr	r2, [r7, #24]
 8007fc2:	e841 2300 	strex	r3, r2, [r1]
 8007fc6:	613b      	str	r3, [r7, #16]
   return(result);
 8007fc8:	693b      	ldr	r3, [r7, #16]
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d1e6      	bne.n	8007f9c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	2220      	movs	r2, #32
 8007fd2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	2200      	movs	r2, #0
 8007fda:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	2200      	movs	r2, #0
 8007fe0:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8007fe2:	bf00      	nop
 8007fe4:	3754      	adds	r7, #84	@ 0x54
 8007fe6:	46bd      	mov	sp, r7
 8007fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fec:	4770      	bx	lr

08007fee <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007fee:	b480      	push	{r7}
 8007ff0:	b083      	sub	sp, #12
 8007ff2:	af00      	add	r7, sp, #0
 8007ff4:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	689b      	ldr	r3, [r3, #8]
 8007ffa:	f043 0201 	orr.w	r2, r3, #1
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008002:	2300      	movs	r3, #0
}
 8008004:	4618      	mov	r0, r3
 8008006:	370c      	adds	r7, #12
 8008008:	46bd      	mov	sp, r7
 800800a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800800e:	4770      	bx	lr

08008010 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008010:	b480      	push	{r7}
 8008012:	b083      	sub	sp, #12
 8008014:	af00      	add	r7, sp, #0
 8008016:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	689b      	ldr	r3, [r3, #8]
 800801c:	f023 0201 	bic.w	r2, r3, #1
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008024:	2300      	movs	r3, #0
}
 8008026:	4618      	mov	r0, r3
 8008028:	370c      	adds	r7, #12
 800802a:	46bd      	mov	sp, r7
 800802c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008030:	4770      	bx	lr

08008032 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8008032:	b480      	push	{r7}
 8008034:	b085      	sub	sp, #20
 8008036:	af00      	add	r7, sp, #0
 8008038:	6078      	str	r0, [r7, #4]
 800803a:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800803c:	2300      	movs	r3, #0
 800803e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	3301      	adds	r3, #1
 8008044:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800804c:	d901      	bls.n	8008052 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800804e:	2303      	movs	r3, #3
 8008050:	e01b      	b.n	800808a <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	691b      	ldr	r3, [r3, #16]
 8008056:	2b00      	cmp	r3, #0
 8008058:	daf2      	bge.n	8008040 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800805a:	2300      	movs	r3, #0
 800805c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800805e:	683b      	ldr	r3, [r7, #0]
 8008060:	019b      	lsls	r3, r3, #6
 8008062:	f043 0220 	orr.w	r2, r3, #32
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	3301      	adds	r3, #1
 800806e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008076:	d901      	bls.n	800807c <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8008078:	2303      	movs	r3, #3
 800807a:	e006      	b.n	800808a <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	691b      	ldr	r3, [r3, #16]
 8008080:	f003 0320 	and.w	r3, r3, #32
 8008084:	2b20      	cmp	r3, #32
 8008086:	d0f0      	beq.n	800806a <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8008088:	2300      	movs	r3, #0
}
 800808a:	4618      	mov	r0, r3
 800808c:	3714      	adds	r7, #20
 800808e:	46bd      	mov	sp, r7
 8008090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008094:	4770      	bx	lr

08008096 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8008096:	b480      	push	{r7}
 8008098:	b085      	sub	sp, #20
 800809a:	af00      	add	r7, sp, #0
 800809c:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800809e:	2300      	movs	r3, #0
 80080a0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	3301      	adds	r3, #1
 80080a6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80080ae:	d901      	bls.n	80080b4 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80080b0:	2303      	movs	r3, #3
 80080b2:	e018      	b.n	80080e6 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	691b      	ldr	r3, [r3, #16]
 80080b8:	2b00      	cmp	r3, #0
 80080ba:	daf2      	bge.n	80080a2 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80080bc:	2300      	movs	r3, #0
 80080be:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	2210      	movs	r2, #16
 80080c4:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	3301      	adds	r3, #1
 80080ca:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80080d2:	d901      	bls.n	80080d8 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80080d4:	2303      	movs	r3, #3
 80080d6:	e006      	b.n	80080e6 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	691b      	ldr	r3, [r3, #16]
 80080dc:	f003 0310 	and.w	r3, r3, #16
 80080e0:	2b10      	cmp	r3, #16
 80080e2:	d0f0      	beq.n	80080c6 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80080e4:	2300      	movs	r3, #0
}
 80080e6:	4618      	mov	r0, r3
 80080e8:	3714      	adds	r7, #20
 80080ea:	46bd      	mov	sp, r7
 80080ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080f0:	4770      	bx	lr

080080f2 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80080f2:	b480      	push	{r7}
 80080f4:	b08b      	sub	sp, #44	@ 0x2c
 80080f6:	af00      	add	r7, sp, #0
 80080f8:	60f8      	str	r0, [r7, #12]
 80080fa:	60b9      	str	r1, [r7, #8]
 80080fc:	4613      	mov	r3, r2
 80080fe:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8008104:	68bb      	ldr	r3, [r7, #8]
 8008106:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8008108:	88fb      	ldrh	r3, [r7, #6]
 800810a:	089b      	lsrs	r3, r3, #2
 800810c:	b29b      	uxth	r3, r3
 800810e:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8008110:	88fb      	ldrh	r3, [r7, #6]
 8008112:	f003 0303 	and.w	r3, r3, #3
 8008116:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8008118:	2300      	movs	r3, #0
 800811a:	623b      	str	r3, [r7, #32]
 800811c:	e014      	b.n	8008148 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800811e:	69bb      	ldr	r3, [r7, #24]
 8008120:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008124:	681a      	ldr	r2, [r3, #0]
 8008126:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008128:	601a      	str	r2, [r3, #0]
    pDest++;
 800812a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800812c:	3301      	adds	r3, #1
 800812e:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008130:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008132:	3301      	adds	r3, #1
 8008134:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008136:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008138:	3301      	adds	r3, #1
 800813a:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800813c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800813e:	3301      	adds	r3, #1
 8008140:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8008142:	6a3b      	ldr	r3, [r7, #32]
 8008144:	3301      	adds	r3, #1
 8008146:	623b      	str	r3, [r7, #32]
 8008148:	6a3a      	ldr	r2, [r7, #32]
 800814a:	697b      	ldr	r3, [r7, #20]
 800814c:	429a      	cmp	r2, r3
 800814e:	d3e6      	bcc.n	800811e <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8008150:	8bfb      	ldrh	r3, [r7, #30]
 8008152:	2b00      	cmp	r3, #0
 8008154:	d01e      	beq.n	8008194 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8008156:	2300      	movs	r3, #0
 8008158:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800815a:	69bb      	ldr	r3, [r7, #24]
 800815c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008160:	461a      	mov	r2, r3
 8008162:	f107 0310 	add.w	r3, r7, #16
 8008166:	6812      	ldr	r2, [r2, #0]
 8008168:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800816a:	693a      	ldr	r2, [r7, #16]
 800816c:	6a3b      	ldr	r3, [r7, #32]
 800816e:	b2db      	uxtb	r3, r3
 8008170:	00db      	lsls	r3, r3, #3
 8008172:	fa22 f303 	lsr.w	r3, r2, r3
 8008176:	b2da      	uxtb	r2, r3
 8008178:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800817a:	701a      	strb	r2, [r3, #0]
      i++;
 800817c:	6a3b      	ldr	r3, [r7, #32]
 800817e:	3301      	adds	r3, #1
 8008180:	623b      	str	r3, [r7, #32]
      pDest++;
 8008182:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008184:	3301      	adds	r3, #1
 8008186:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8008188:	8bfb      	ldrh	r3, [r7, #30]
 800818a:	3b01      	subs	r3, #1
 800818c:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800818e:	8bfb      	ldrh	r3, [r7, #30]
 8008190:	2b00      	cmp	r3, #0
 8008192:	d1ea      	bne.n	800816a <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8008194:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008196:	4618      	mov	r0, r3
 8008198:	372c      	adds	r7, #44	@ 0x2c
 800819a:	46bd      	mov	sp, r7
 800819c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081a0:	4770      	bx	lr

080081a2 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 80081a2:	b480      	push	{r7}
 80081a4:	b085      	sub	sp, #20
 80081a6:	af00      	add	r7, sp, #0
 80081a8:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	695b      	ldr	r3, [r3, #20]
 80081ae:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	699b      	ldr	r3, [r3, #24]
 80081b4:	68fa      	ldr	r2, [r7, #12]
 80081b6:	4013      	ands	r3, r2
 80081b8:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80081ba:	68fb      	ldr	r3, [r7, #12]
}
 80081bc:	4618      	mov	r0, r3
 80081be:	3714      	adds	r7, #20
 80081c0:	46bd      	mov	sp, r7
 80081c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081c6:	4770      	bx	lr

080081c8 <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 80081c8:	b480      	push	{r7}
 80081ca:	b085      	sub	sp, #20
 80081cc:	af00      	add	r7, sp, #0
 80081ce:	6078      	str	r0, [r7, #4]
 80081d0:	460b      	mov	r3, r1
 80081d2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 80081d8:	78fb      	ldrb	r3, [r7, #3]
 80081da:	015a      	lsls	r2, r3, #5
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	4413      	add	r3, r2
 80081e0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80081e4:	689b      	ldr	r3, [r3, #8]
 80081e6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 80081e8:	78fb      	ldrb	r3, [r7, #3]
 80081ea:	015a      	lsls	r2, r3, #5
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	4413      	add	r3, r2
 80081f0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80081f4:	68db      	ldr	r3, [r3, #12]
 80081f6:	68ba      	ldr	r2, [r7, #8]
 80081f8:	4013      	ands	r3, r2
 80081fa:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80081fc:	68bb      	ldr	r3, [r7, #8]
}
 80081fe:	4618      	mov	r0, r3
 8008200:	3714      	adds	r7, #20
 8008202:	46bd      	mov	sp, r7
 8008204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008208:	4770      	bx	lr

0800820a <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800820a:	b480      	push	{r7}
 800820c:	b083      	sub	sp, #12
 800820e:	af00      	add	r7, sp, #0
 8008210:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	695b      	ldr	r3, [r3, #20]
 8008216:	f003 0301 	and.w	r3, r3, #1
}
 800821a:	4618      	mov	r0, r3
 800821c:	370c      	adds	r7, #12
 800821e:	46bd      	mov	sp, r7
 8008220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008224:	4770      	bx	lr

08008226 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8008226:	b480      	push	{r7}
 8008228:	b085      	sub	sp, #20
 800822a:	af00      	add	r7, sp, #0
 800822c:	6078      	str	r0, [r7, #4]
 800822e:	460b      	mov	r3, r1
 8008230:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	68fa      	ldr	r2, [r7, #12]
 8008240:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8008244:	f023 0303 	bic.w	r3, r3, #3
 8008248:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008250:	681a      	ldr	r2, [r3, #0]
 8008252:	78fb      	ldrb	r3, [r7, #3]
 8008254:	f003 0303 	and.w	r3, r3, #3
 8008258:	68f9      	ldr	r1, [r7, #12]
 800825a:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 800825e:	4313      	orrs	r3, r2
 8008260:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8008262:	78fb      	ldrb	r3, [r7, #3]
 8008264:	2b01      	cmp	r3, #1
 8008266:	d107      	bne.n	8008278 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800826e:	461a      	mov	r2, r3
 8008270:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8008274:	6053      	str	r3, [r2, #4]
 8008276:	e00c      	b.n	8008292 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 8008278:	78fb      	ldrb	r3, [r7, #3]
 800827a:	2b02      	cmp	r3, #2
 800827c:	d107      	bne.n	800828e <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008284:	461a      	mov	r2, r3
 8008286:	f241 7370 	movw	r3, #6000	@ 0x1770
 800828a:	6053      	str	r3, [r2, #4]
 800828c:	e001      	b.n	8008292 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 800828e:	2301      	movs	r3, #1
 8008290:	e000      	b.n	8008294 <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 8008292:	2300      	movs	r3, #0
}
 8008294:	4618      	mov	r0, r3
 8008296:	3714      	adds	r7, #20
 8008298:	46bd      	mov	sp, r7
 800829a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800829e:	4770      	bx	lr

080082a0 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80082a0:	b480      	push	{r7}
 80082a2:	b085      	sub	sp, #20
 80082a4:	af00      	add	r7, sp, #0
 80082a6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80082b2:	695b      	ldr	r3, [r3, #20]
 80082b4:	b29b      	uxth	r3, r3
}
 80082b6:	4618      	mov	r0, r3
 80082b8:	3714      	adds	r7, #20
 80082ba:	46bd      	mov	sp, r7
 80082bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082c0:	4770      	bx	lr

080082c2 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 80082c2:	b480      	push	{r7}
 80082c4:	b089      	sub	sp, #36	@ 0x24
 80082c6:	af00      	add	r7, sp, #0
 80082c8:	6078      	str	r0, [r7, #4]
 80082ca:	460b      	mov	r3, r1
 80082cc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 80082d2:	78fb      	ldrb	r3, [r7, #3]
 80082d4:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 80082d6:	2300      	movs	r3, #0
 80082d8:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 80082da:	69bb      	ldr	r3, [r7, #24]
 80082dc:	015a      	lsls	r2, r3, #5
 80082de:	69fb      	ldr	r3, [r7, #28]
 80082e0:	4413      	add	r3, r2
 80082e2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	0c9b      	lsrs	r3, r3, #18
 80082ea:	f003 0303 	and.w	r3, r3, #3
 80082ee:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 80082f0:	69bb      	ldr	r3, [r7, #24]
 80082f2:	015a      	lsls	r2, r3, #5
 80082f4:	69fb      	ldr	r3, [r7, #28]
 80082f6:	4413      	add	r3, r2
 80082f8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	0fdb      	lsrs	r3, r3, #31
 8008300:	f003 0301 	and.w	r3, r3, #1
 8008304:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 8008306:	69bb      	ldr	r3, [r7, #24]
 8008308:	015a      	lsls	r2, r3, #5
 800830a:	69fb      	ldr	r3, [r7, #28]
 800830c:	4413      	add	r3, r2
 800830e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008312:	685b      	ldr	r3, [r3, #4]
 8008314:	0fdb      	lsrs	r3, r3, #31
 8008316:	f003 0301 	and.w	r3, r3, #1
 800831a:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	689b      	ldr	r3, [r3, #8]
 8008320:	f003 0320 	and.w	r3, r3, #32
 8008324:	2b20      	cmp	r3, #32
 8008326:	d10d      	bne.n	8008344 <USB_HC_Halt+0x82>
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	2b00      	cmp	r3, #0
 800832c:	d10a      	bne.n	8008344 <USB_HC_Halt+0x82>
 800832e:	693b      	ldr	r3, [r7, #16]
 8008330:	2b00      	cmp	r3, #0
 8008332:	d005      	beq.n	8008340 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 8008334:	697b      	ldr	r3, [r7, #20]
 8008336:	2b01      	cmp	r3, #1
 8008338:	d002      	beq.n	8008340 <USB_HC_Halt+0x7e>
 800833a:	697b      	ldr	r3, [r7, #20]
 800833c:	2b03      	cmp	r3, #3
 800833e:	d101      	bne.n	8008344 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 8008340:	2300      	movs	r3, #0
 8008342:	e0d8      	b.n	80084f6 <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8008344:	697b      	ldr	r3, [r7, #20]
 8008346:	2b00      	cmp	r3, #0
 8008348:	d002      	beq.n	8008350 <USB_HC_Halt+0x8e>
 800834a:	697b      	ldr	r3, [r7, #20]
 800834c:	2b02      	cmp	r3, #2
 800834e:	d173      	bne.n	8008438 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8008350:	69bb      	ldr	r3, [r7, #24]
 8008352:	015a      	lsls	r2, r3, #5
 8008354:	69fb      	ldr	r3, [r7, #28]
 8008356:	4413      	add	r3, r2
 8008358:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	69ba      	ldr	r2, [r7, #24]
 8008360:	0151      	lsls	r1, r2, #5
 8008362:	69fa      	ldr	r2, [r7, #28]
 8008364:	440a      	add	r2, r1
 8008366:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800836a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800836e:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	689b      	ldr	r3, [r3, #8]
 8008374:	f003 0320 	and.w	r3, r3, #32
 8008378:	2b00      	cmp	r3, #0
 800837a:	d14a      	bne.n	8008412 <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008380:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8008384:	2b00      	cmp	r3, #0
 8008386:	d133      	bne.n	80083f0 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8008388:	69bb      	ldr	r3, [r7, #24]
 800838a:	015a      	lsls	r2, r3, #5
 800838c:	69fb      	ldr	r3, [r7, #28]
 800838e:	4413      	add	r3, r2
 8008390:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	69ba      	ldr	r2, [r7, #24]
 8008398:	0151      	lsls	r1, r2, #5
 800839a:	69fa      	ldr	r2, [r7, #28]
 800839c:	440a      	add	r2, r1
 800839e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80083a2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80083a6:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80083a8:	69bb      	ldr	r3, [r7, #24]
 80083aa:	015a      	lsls	r2, r3, #5
 80083ac:	69fb      	ldr	r3, [r7, #28]
 80083ae:	4413      	add	r3, r2
 80083b0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	69ba      	ldr	r2, [r7, #24]
 80083b8:	0151      	lsls	r1, r2, #5
 80083ba:	69fa      	ldr	r2, [r7, #28]
 80083bc:	440a      	add	r2, r1
 80083be:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80083c2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80083c6:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 80083c8:	68bb      	ldr	r3, [r7, #8]
 80083ca:	3301      	adds	r3, #1
 80083cc:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 80083ce:	68bb      	ldr	r3, [r7, #8]
 80083d0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80083d4:	d82e      	bhi.n	8008434 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80083d6:	69bb      	ldr	r3, [r7, #24]
 80083d8:	015a      	lsls	r2, r3, #5
 80083da:	69fb      	ldr	r3, [r7, #28]
 80083dc:	4413      	add	r3, r2
 80083de:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80083e8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80083ec:	d0ec      	beq.n	80083c8 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80083ee:	e081      	b.n	80084f4 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80083f0:	69bb      	ldr	r3, [r7, #24]
 80083f2:	015a      	lsls	r2, r3, #5
 80083f4:	69fb      	ldr	r3, [r7, #28]
 80083f6:	4413      	add	r3, r2
 80083f8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	69ba      	ldr	r2, [r7, #24]
 8008400:	0151      	lsls	r1, r2, #5
 8008402:	69fa      	ldr	r2, [r7, #28]
 8008404:	440a      	add	r2, r1
 8008406:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800840a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800840e:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008410:	e070      	b.n	80084f4 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008412:	69bb      	ldr	r3, [r7, #24]
 8008414:	015a      	lsls	r2, r3, #5
 8008416:	69fb      	ldr	r3, [r7, #28]
 8008418:	4413      	add	r3, r2
 800841a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	69ba      	ldr	r2, [r7, #24]
 8008422:	0151      	lsls	r1, r2, #5
 8008424:	69fa      	ldr	r2, [r7, #28]
 8008426:	440a      	add	r2, r1
 8008428:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800842c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008430:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008432:	e05f      	b.n	80084f4 <USB_HC_Halt+0x232>
            break;
 8008434:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008436:	e05d      	b.n	80084f4 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8008438:	69bb      	ldr	r3, [r7, #24]
 800843a:	015a      	lsls	r2, r3, #5
 800843c:	69fb      	ldr	r3, [r7, #28]
 800843e:	4413      	add	r3, r2
 8008440:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	69ba      	ldr	r2, [r7, #24]
 8008448:	0151      	lsls	r1, r2, #5
 800844a:	69fa      	ldr	r2, [r7, #28]
 800844c:	440a      	add	r2, r1
 800844e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008452:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008456:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8008458:	69fb      	ldr	r3, [r7, #28]
 800845a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800845e:	691b      	ldr	r3, [r3, #16]
 8008460:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8008464:	2b00      	cmp	r3, #0
 8008466:	d133      	bne.n	80084d0 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8008468:	69bb      	ldr	r3, [r7, #24]
 800846a:	015a      	lsls	r2, r3, #5
 800846c:	69fb      	ldr	r3, [r7, #28]
 800846e:	4413      	add	r3, r2
 8008470:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	69ba      	ldr	r2, [r7, #24]
 8008478:	0151      	lsls	r1, r2, #5
 800847a:	69fa      	ldr	r2, [r7, #28]
 800847c:	440a      	add	r2, r1
 800847e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008482:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008486:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008488:	69bb      	ldr	r3, [r7, #24]
 800848a:	015a      	lsls	r2, r3, #5
 800848c:	69fb      	ldr	r3, [r7, #28]
 800848e:	4413      	add	r3, r2
 8008490:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	69ba      	ldr	r2, [r7, #24]
 8008498:	0151      	lsls	r1, r2, #5
 800849a:	69fa      	ldr	r2, [r7, #28]
 800849c:	440a      	add	r2, r1
 800849e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80084a2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80084a6:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 80084a8:	68bb      	ldr	r3, [r7, #8]
 80084aa:	3301      	adds	r3, #1
 80084ac:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 80084ae:	68bb      	ldr	r3, [r7, #8]
 80084b0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80084b4:	d81d      	bhi.n	80084f2 <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80084b6:	69bb      	ldr	r3, [r7, #24]
 80084b8:	015a      	lsls	r2, r3, #5
 80084ba:	69fb      	ldr	r3, [r7, #28]
 80084bc:	4413      	add	r3, r2
 80084be:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80084c8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80084cc:	d0ec      	beq.n	80084a8 <USB_HC_Halt+0x1e6>
 80084ce:	e011      	b.n	80084f4 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80084d0:	69bb      	ldr	r3, [r7, #24]
 80084d2:	015a      	lsls	r2, r3, #5
 80084d4:	69fb      	ldr	r3, [r7, #28]
 80084d6:	4413      	add	r3, r2
 80084d8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	69ba      	ldr	r2, [r7, #24]
 80084e0:	0151      	lsls	r1, r2, #5
 80084e2:	69fa      	ldr	r2, [r7, #28]
 80084e4:	440a      	add	r2, r1
 80084e6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80084ea:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80084ee:	6013      	str	r3, [r2, #0]
 80084f0:	e000      	b.n	80084f4 <USB_HC_Halt+0x232>
          break;
 80084f2:	bf00      	nop
    }
  }

  return HAL_OK;
 80084f4:	2300      	movs	r3, #0
}
 80084f6:	4618      	mov	r0, r3
 80084f8:	3724      	adds	r7, #36	@ 0x24
 80084fa:	46bd      	mov	sp, r7
 80084fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008500:	4770      	bx	lr

08008502 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8008502:	b580      	push	{r7, lr}
 8008504:	b088      	sub	sp, #32
 8008506:	af00      	add	r7, sp, #0
 8008508:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 800850a:	2300      	movs	r3, #0
 800850c:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8008512:	2300      	movs	r3, #0
 8008514:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8008516:	6878      	ldr	r0, [r7, #4]
 8008518:	f7ff fd7a 	bl	8008010 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800851c:	2110      	movs	r1, #16
 800851e:	6878      	ldr	r0, [r7, #4]
 8008520:	f7ff fd87 	bl	8008032 <USB_FlushTxFifo>
 8008524:	4603      	mov	r3, r0
 8008526:	2b00      	cmp	r3, #0
 8008528:	d001      	beq.n	800852e <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 800852a:	2301      	movs	r3, #1
 800852c:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800852e:	6878      	ldr	r0, [r7, #4]
 8008530:	f7ff fdb1 	bl	8008096 <USB_FlushRxFifo>
 8008534:	4603      	mov	r3, r0
 8008536:	2b00      	cmp	r3, #0
 8008538:	d001      	beq.n	800853e <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 800853a:	2301      	movs	r3, #1
 800853c:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800853e:	2300      	movs	r3, #0
 8008540:	61bb      	str	r3, [r7, #24]
 8008542:	e01f      	b.n	8008584 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8008544:	69bb      	ldr	r3, [r7, #24]
 8008546:	015a      	lsls	r2, r3, #5
 8008548:	697b      	ldr	r3, [r7, #20]
 800854a:	4413      	add	r3, r2
 800854c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8008554:	693b      	ldr	r3, [r7, #16]
 8008556:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800855a:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800855c:	693b      	ldr	r3, [r7, #16]
 800855e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008562:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8008564:	693b      	ldr	r3, [r7, #16]
 8008566:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800856a:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800856c:	69bb      	ldr	r3, [r7, #24]
 800856e:	015a      	lsls	r2, r3, #5
 8008570:	697b      	ldr	r3, [r7, #20]
 8008572:	4413      	add	r3, r2
 8008574:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008578:	461a      	mov	r2, r3
 800857a:	693b      	ldr	r3, [r7, #16]
 800857c:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 800857e:	69bb      	ldr	r3, [r7, #24]
 8008580:	3301      	adds	r3, #1
 8008582:	61bb      	str	r3, [r7, #24]
 8008584:	69bb      	ldr	r3, [r7, #24]
 8008586:	2b0f      	cmp	r3, #15
 8008588:	d9dc      	bls.n	8008544 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800858a:	2300      	movs	r3, #0
 800858c:	61bb      	str	r3, [r7, #24]
 800858e:	e034      	b.n	80085fa <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8008590:	69bb      	ldr	r3, [r7, #24]
 8008592:	015a      	lsls	r2, r3, #5
 8008594:	697b      	ldr	r3, [r7, #20]
 8008596:	4413      	add	r3, r2
 8008598:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 80085a0:	693b      	ldr	r3, [r7, #16]
 80085a2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80085a6:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 80085a8:	693b      	ldr	r3, [r7, #16]
 80085aa:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80085ae:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80085b0:	693b      	ldr	r3, [r7, #16]
 80085b2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80085b6:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 80085b8:	69bb      	ldr	r3, [r7, #24]
 80085ba:	015a      	lsls	r2, r3, #5
 80085bc:	697b      	ldr	r3, [r7, #20]
 80085be:	4413      	add	r3, r2
 80085c0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80085c4:	461a      	mov	r2, r3
 80085c6:	693b      	ldr	r3, [r7, #16]
 80085c8:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	3301      	adds	r3, #1
 80085ce:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80085d6:	d80c      	bhi.n	80085f2 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80085d8:	69bb      	ldr	r3, [r7, #24]
 80085da:	015a      	lsls	r2, r3, #5
 80085dc:	697b      	ldr	r3, [r7, #20]
 80085de:	4413      	add	r3, r2
 80085e0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80085ea:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80085ee:	d0ec      	beq.n	80085ca <USB_StopHost+0xc8>
 80085f0:	e000      	b.n	80085f4 <USB_StopHost+0xf2>
        break;
 80085f2:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 80085f4:	69bb      	ldr	r3, [r7, #24]
 80085f6:	3301      	adds	r3, #1
 80085f8:	61bb      	str	r3, [r7, #24]
 80085fa:	69bb      	ldr	r3, [r7, #24]
 80085fc:	2b0f      	cmp	r3, #15
 80085fe:	d9c7      	bls.n	8008590 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 8008600:	697b      	ldr	r3, [r7, #20]
 8008602:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008606:	461a      	mov	r2, r3
 8008608:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800860c:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008614:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8008616:	6878      	ldr	r0, [r7, #4]
 8008618:	f7ff fce9 	bl	8007fee <USB_EnableGlobalInt>

  return ret;
 800861c:	7ffb      	ldrb	r3, [r7, #31]
}
 800861e:	4618      	mov	r0, r3
 8008620:	3720      	adds	r7, #32
 8008622:	46bd      	mov	sp, r7
 8008624:	bd80      	pop	{r7, pc}

08008626 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8008626:	b580      	push	{r7, lr}
 8008628:	b082      	sub	sp, #8
 800862a:	af00      	add	r7, sp, #0
 800862c:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8008634:	1c5a      	adds	r2, r3, #1
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 800863c:	6878      	ldr	r0, [r7, #4]
 800863e:	f000 f804 	bl	800864a <USBH_HandleSof>
}
 8008642:	bf00      	nop
 8008644:	3708      	adds	r7, #8
 8008646:	46bd      	mov	sp, r7
 8008648:	bd80      	pop	{r7, pc}

0800864a <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800864a:	b580      	push	{r7, lr}
 800864c:	b082      	sub	sp, #8
 800864e:	af00      	add	r7, sp, #0
 8008650:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	781b      	ldrb	r3, [r3, #0]
 8008656:	b2db      	uxtb	r3, r3
 8008658:	2b0b      	cmp	r3, #11
 800865a:	d10a      	bne.n	8008672 <USBH_HandleSof+0x28>
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008662:	2b00      	cmp	r3, #0
 8008664:	d005      	beq.n	8008672 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800866c:	699b      	ldr	r3, [r3, #24]
 800866e:	6878      	ldr	r0, [r7, #4]
 8008670:	4798      	blx	r3
  }
}
 8008672:	bf00      	nop
 8008674:	3708      	adds	r7, #8
 8008676:	46bd      	mov	sp, r7
 8008678:	bd80      	pop	{r7, pc}

0800867a <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800867a:	b480      	push	{r7}
 800867c:	b083      	sub	sp, #12
 800867e:	af00      	add	r7, sp, #0
 8008680:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	2201      	movs	r2, #1
 8008686:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return;
 800868a:	bf00      	nop
}
 800868c:	370c      	adds	r7, #12
 800868e:	46bd      	mov	sp, r7
 8008690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008694:	4770      	bx	lr

08008696 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8008696:	b480      	push	{r7}
 8008698:	b083      	sub	sp, #12
 800869a:	af00      	add	r7, sp, #0
 800869c:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	2200      	movs	r2, #0
 80086a2:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  return;
 80086a6:	bf00      	nop
}
 80086a8:	370c      	adds	r7, #12
 80086aa:	46bd      	mov	sp, r7
 80086ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086b0:	4770      	bx	lr

080086b2 <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 80086b2:	b480      	push	{r7}
 80086b4:	b083      	sub	sp, #12
 80086b6:	af00      	add	r7, sp, #0
 80086b8:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	2201      	movs	r2, #1
 80086be:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	2200      	movs	r2, #0
 80086c6:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	2200      	movs	r2, #0
 80086ce:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 80086d2:	2300      	movs	r3, #0
}
 80086d4:	4618      	mov	r0, r3
 80086d6:	370c      	adds	r7, #12
 80086d8:	46bd      	mov	sp, r7
 80086da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086de:	4770      	bx	lr

080086e0 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 80086e0:	b580      	push	{r7, lr}
 80086e2:	b082      	sub	sp, #8
 80086e4:	af00      	add	r7, sp, #0
 80086e6:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	2201      	movs	r2, #1
 80086ec:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	2200      	movs	r2, #0
 80086f4:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	2200      	movs	r2, #0
 80086fc:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8008700:	6878      	ldr	r0, [r7, #4]
 8008702:	f000 f883 	bl	800880c <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	791b      	ldrb	r3, [r3, #4]
 800870a:	4619      	mov	r1, r3
 800870c:	6878      	ldr	r0, [r7, #4]
 800870e:	f000 f80b 	bl	8008728 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	795b      	ldrb	r3, [r3, #5]
 8008716:	4619      	mov	r1, r3
 8008718:	6878      	ldr	r0, [r7, #4]
 800871a:	f000 f805 	bl	8008728 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 800871e:	2300      	movs	r3, #0
}
 8008720:	4618      	mov	r0, r3
 8008722:	3708      	adds	r7, #8
 8008724:	46bd      	mov	sp, r7
 8008726:	bd80      	pop	{r7, pc}

08008728 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8008728:	b480      	push	{r7}
 800872a:	b083      	sub	sp, #12
 800872c:	af00      	add	r7, sp, #0
 800872e:	6078      	str	r0, [r7, #4]
 8008730:	460b      	mov	r3, r1
 8008732:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 8008734:	78fb      	ldrb	r3, [r7, #3]
 8008736:	2b0f      	cmp	r3, #15
 8008738:	d80d      	bhi.n	8008756 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800873a:	78fb      	ldrb	r3, [r7, #3]
 800873c:	687a      	ldr	r2, [r7, #4]
 800873e:	33e0      	adds	r3, #224	@ 0xe0
 8008740:	009b      	lsls	r3, r3, #2
 8008742:	4413      	add	r3, r2
 8008744:	685a      	ldr	r2, [r3, #4]
 8008746:	78fb      	ldrb	r3, [r7, #3]
 8008748:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800874c:	6879      	ldr	r1, [r7, #4]
 800874e:	33e0      	adds	r3, #224	@ 0xe0
 8008750:	009b      	lsls	r3, r3, #2
 8008752:	440b      	add	r3, r1
 8008754:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 8008756:	2300      	movs	r3, #0
}
 8008758:	4618      	mov	r0, r3
 800875a:	370c      	adds	r7, #12
 800875c:	46bd      	mov	sp, r7
 800875e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008762:	4770      	bx	lr

08008764 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8008764:	b580      	push	{r7, lr}
 8008766:	b082      	sub	sp, #8
 8008768:	af00      	add	r7, sp, #0
 800876a:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	f8d3 331c 	ldr.w	r3, [r3, #796]	@ 0x31c
 8008772:	4618      	mov	r0, r3
 8008774:	f7ff ff57 	bl	8008626 <USBH_LL_IncTimer>
}
 8008778:	bf00      	nop
 800877a:	3708      	adds	r7, #8
 800877c:	46bd      	mov	sp, r7
 800877e:	bd80      	pop	{r7, pc}

08008780 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8008780:	b580      	push	{r7, lr}
 8008782:	b082      	sub	sp, #8
 8008784:	af00      	add	r7, sp, #0
 8008786:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	f8d3 331c 	ldr.w	r3, [r3, #796]	@ 0x31c
 800878e:	4618      	mov	r0, r3
 8008790:	f7ff ff8f 	bl	80086b2 <USBH_LL_Connect>
}
 8008794:	bf00      	nop
 8008796:	3708      	adds	r7, #8
 8008798:	46bd      	mov	sp, r7
 800879a:	bd80      	pop	{r7, pc}

0800879c <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800879c:	b580      	push	{r7, lr}
 800879e:	b082      	sub	sp, #8
 80087a0:	af00      	add	r7, sp, #0
 80087a2:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	f8d3 331c 	ldr.w	r3, [r3, #796]	@ 0x31c
 80087aa:	4618      	mov	r0, r3
 80087ac:	f7ff ff98 	bl	80086e0 <USBH_LL_Disconnect>
}
 80087b0:	bf00      	nop
 80087b2:	3708      	adds	r7, #8
 80087b4:	46bd      	mov	sp, r7
 80087b6:	bd80      	pop	{r7, pc}

080087b8 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 80087b8:	b480      	push	{r7}
 80087ba:	b083      	sub	sp, #12
 80087bc:	af00      	add	r7, sp, #0
 80087be:	6078      	str	r0, [r7, #4]
 80087c0:	460b      	mov	r3, r1
 80087c2:	70fb      	strb	r3, [r7, #3]
 80087c4:	4613      	mov	r3, r2
 80087c6:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 80087c8:	bf00      	nop
 80087ca:	370c      	adds	r7, #12
 80087cc:	46bd      	mov	sp, r7
 80087ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087d2:	4770      	bx	lr

080087d4 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 80087d4:	b580      	push	{r7, lr}
 80087d6:	b082      	sub	sp, #8
 80087d8:	af00      	add	r7, sp, #0
 80087da:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	f8d3 331c 	ldr.w	r3, [r3, #796]	@ 0x31c
 80087e2:	4618      	mov	r0, r3
 80087e4:	f7ff ff49 	bl	800867a <USBH_LL_PortEnabled>
}
 80087e8:	bf00      	nop
 80087ea:	3708      	adds	r7, #8
 80087ec:	46bd      	mov	sp, r7
 80087ee:	bd80      	pop	{r7, pc}

080087f0 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 80087f0:	b580      	push	{r7, lr}
 80087f2:	b082      	sub	sp, #8
 80087f4:	af00      	add	r7, sp, #0
 80087f6:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	f8d3 331c 	ldr.w	r3, [r3, #796]	@ 0x31c
 80087fe:	4618      	mov	r0, r3
 8008800:	f7ff ff49 	bl	8008696 <USBH_LL_PortDisabled>
}
 8008804:	bf00      	nop
 8008806:	3708      	adds	r7, #8
 8008808:	46bd      	mov	sp, r7
 800880a:	bd80      	pop	{r7, pc}

0800880c <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800880c:	b580      	push	{r7, lr}
 800880e:	b084      	sub	sp, #16
 8008810:	af00      	add	r7, sp, #0
 8008812:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008814:	2300      	movs	r3, #0
 8008816:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008818:	2300      	movs	r3, #0
 800881a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8008822:	4618      	mov	r0, r3
 8008824:	f7fc f8c4 	bl	80049b0 <HAL_HCD_Stop>
 8008828:	4603      	mov	r3, r0
 800882a:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800882c:	7bfb      	ldrb	r3, [r7, #15]
 800882e:	4618      	mov	r0, r3
 8008830:	f000 f808 	bl	8008844 <USBH_Get_USB_Status>
 8008834:	4603      	mov	r3, r0
 8008836:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008838:	7bbb      	ldrb	r3, [r7, #14]
}
 800883a:	4618      	mov	r0, r3
 800883c:	3710      	adds	r7, #16
 800883e:	46bd      	mov	sp, r7
 8008840:	bd80      	pop	{r7, pc}
	...

08008844 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8008844:	b480      	push	{r7}
 8008846:	b085      	sub	sp, #20
 8008848:	af00      	add	r7, sp, #0
 800884a:	4603      	mov	r3, r0
 800884c:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800884e:	2300      	movs	r3, #0
 8008850:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8008852:	79fb      	ldrb	r3, [r7, #7]
 8008854:	2b03      	cmp	r3, #3
 8008856:	d817      	bhi.n	8008888 <USBH_Get_USB_Status+0x44>
 8008858:	a201      	add	r2, pc, #4	@ (adr r2, 8008860 <USBH_Get_USB_Status+0x1c>)
 800885a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800885e:	bf00      	nop
 8008860:	08008871 	.word	0x08008871
 8008864:	08008877 	.word	0x08008877
 8008868:	0800887d 	.word	0x0800887d
 800886c:	08008883 	.word	0x08008883
  {
    case HAL_OK :
      usb_status = USBH_OK;
 8008870:	2300      	movs	r3, #0
 8008872:	73fb      	strb	r3, [r7, #15]
    break;
 8008874:	e00b      	b.n	800888e <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8008876:	2302      	movs	r3, #2
 8008878:	73fb      	strb	r3, [r7, #15]
    break;
 800887a:	e008      	b.n	800888e <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800887c:	2301      	movs	r3, #1
 800887e:	73fb      	strb	r3, [r7, #15]
    break;
 8008880:	e005      	b.n	800888e <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8008882:	2302      	movs	r3, #2
 8008884:	73fb      	strb	r3, [r7, #15]
    break;
 8008886:	e002      	b.n	800888e <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 8008888:	2302      	movs	r3, #2
 800888a:	73fb      	strb	r3, [r7, #15]
    break;
 800888c:	bf00      	nop
  }
  return usb_status;
 800888e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008890:	4618      	mov	r0, r3
 8008892:	3714      	adds	r7, #20
 8008894:	46bd      	mov	sp, r7
 8008896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800889a:	4770      	bx	lr

0800889c <__cvt>:
 800889c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80088a0:	ec57 6b10 	vmov	r6, r7, d0
 80088a4:	2f00      	cmp	r7, #0
 80088a6:	460c      	mov	r4, r1
 80088a8:	4619      	mov	r1, r3
 80088aa:	463b      	mov	r3, r7
 80088ac:	bfbb      	ittet	lt
 80088ae:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80088b2:	461f      	movlt	r7, r3
 80088b4:	2300      	movge	r3, #0
 80088b6:	232d      	movlt	r3, #45	@ 0x2d
 80088b8:	700b      	strb	r3, [r1, #0]
 80088ba:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80088bc:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80088c0:	4691      	mov	r9, r2
 80088c2:	f023 0820 	bic.w	r8, r3, #32
 80088c6:	bfbc      	itt	lt
 80088c8:	4632      	movlt	r2, r6
 80088ca:	4616      	movlt	r6, r2
 80088cc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80088d0:	d005      	beq.n	80088de <__cvt+0x42>
 80088d2:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80088d6:	d100      	bne.n	80088da <__cvt+0x3e>
 80088d8:	3401      	adds	r4, #1
 80088da:	2102      	movs	r1, #2
 80088dc:	e000      	b.n	80088e0 <__cvt+0x44>
 80088de:	2103      	movs	r1, #3
 80088e0:	ab03      	add	r3, sp, #12
 80088e2:	9301      	str	r3, [sp, #4]
 80088e4:	ab02      	add	r3, sp, #8
 80088e6:	9300      	str	r3, [sp, #0]
 80088e8:	ec47 6b10 	vmov	d0, r6, r7
 80088ec:	4653      	mov	r3, sl
 80088ee:	4622      	mov	r2, r4
 80088f0:	f000 feaa 	bl	8009648 <_dtoa_r>
 80088f4:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80088f8:	4605      	mov	r5, r0
 80088fa:	d119      	bne.n	8008930 <__cvt+0x94>
 80088fc:	f019 0f01 	tst.w	r9, #1
 8008900:	d00e      	beq.n	8008920 <__cvt+0x84>
 8008902:	eb00 0904 	add.w	r9, r0, r4
 8008906:	2200      	movs	r2, #0
 8008908:	2300      	movs	r3, #0
 800890a:	4630      	mov	r0, r6
 800890c:	4639      	mov	r1, r7
 800890e:	f7f8 f8db 	bl	8000ac8 <__aeabi_dcmpeq>
 8008912:	b108      	cbz	r0, 8008918 <__cvt+0x7c>
 8008914:	f8cd 900c 	str.w	r9, [sp, #12]
 8008918:	2230      	movs	r2, #48	@ 0x30
 800891a:	9b03      	ldr	r3, [sp, #12]
 800891c:	454b      	cmp	r3, r9
 800891e:	d31e      	bcc.n	800895e <__cvt+0xc2>
 8008920:	9b03      	ldr	r3, [sp, #12]
 8008922:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008924:	1b5b      	subs	r3, r3, r5
 8008926:	4628      	mov	r0, r5
 8008928:	6013      	str	r3, [r2, #0]
 800892a:	b004      	add	sp, #16
 800892c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008930:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008934:	eb00 0904 	add.w	r9, r0, r4
 8008938:	d1e5      	bne.n	8008906 <__cvt+0x6a>
 800893a:	7803      	ldrb	r3, [r0, #0]
 800893c:	2b30      	cmp	r3, #48	@ 0x30
 800893e:	d10a      	bne.n	8008956 <__cvt+0xba>
 8008940:	2200      	movs	r2, #0
 8008942:	2300      	movs	r3, #0
 8008944:	4630      	mov	r0, r6
 8008946:	4639      	mov	r1, r7
 8008948:	f7f8 f8be 	bl	8000ac8 <__aeabi_dcmpeq>
 800894c:	b918      	cbnz	r0, 8008956 <__cvt+0xba>
 800894e:	f1c4 0401 	rsb	r4, r4, #1
 8008952:	f8ca 4000 	str.w	r4, [sl]
 8008956:	f8da 3000 	ldr.w	r3, [sl]
 800895a:	4499      	add	r9, r3
 800895c:	e7d3      	b.n	8008906 <__cvt+0x6a>
 800895e:	1c59      	adds	r1, r3, #1
 8008960:	9103      	str	r1, [sp, #12]
 8008962:	701a      	strb	r2, [r3, #0]
 8008964:	e7d9      	b.n	800891a <__cvt+0x7e>

08008966 <__exponent>:
 8008966:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008968:	2900      	cmp	r1, #0
 800896a:	bfba      	itte	lt
 800896c:	4249      	neglt	r1, r1
 800896e:	232d      	movlt	r3, #45	@ 0x2d
 8008970:	232b      	movge	r3, #43	@ 0x2b
 8008972:	2909      	cmp	r1, #9
 8008974:	7002      	strb	r2, [r0, #0]
 8008976:	7043      	strb	r3, [r0, #1]
 8008978:	dd29      	ble.n	80089ce <__exponent+0x68>
 800897a:	f10d 0307 	add.w	r3, sp, #7
 800897e:	461d      	mov	r5, r3
 8008980:	270a      	movs	r7, #10
 8008982:	461a      	mov	r2, r3
 8008984:	fbb1 f6f7 	udiv	r6, r1, r7
 8008988:	fb07 1416 	mls	r4, r7, r6, r1
 800898c:	3430      	adds	r4, #48	@ 0x30
 800898e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8008992:	460c      	mov	r4, r1
 8008994:	2c63      	cmp	r4, #99	@ 0x63
 8008996:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800899a:	4631      	mov	r1, r6
 800899c:	dcf1      	bgt.n	8008982 <__exponent+0x1c>
 800899e:	3130      	adds	r1, #48	@ 0x30
 80089a0:	1e94      	subs	r4, r2, #2
 80089a2:	f803 1c01 	strb.w	r1, [r3, #-1]
 80089a6:	1c41      	adds	r1, r0, #1
 80089a8:	4623      	mov	r3, r4
 80089aa:	42ab      	cmp	r3, r5
 80089ac:	d30a      	bcc.n	80089c4 <__exponent+0x5e>
 80089ae:	f10d 0309 	add.w	r3, sp, #9
 80089b2:	1a9b      	subs	r3, r3, r2
 80089b4:	42ac      	cmp	r4, r5
 80089b6:	bf88      	it	hi
 80089b8:	2300      	movhi	r3, #0
 80089ba:	3302      	adds	r3, #2
 80089bc:	4403      	add	r3, r0
 80089be:	1a18      	subs	r0, r3, r0
 80089c0:	b003      	add	sp, #12
 80089c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80089c4:	f813 6b01 	ldrb.w	r6, [r3], #1
 80089c8:	f801 6f01 	strb.w	r6, [r1, #1]!
 80089cc:	e7ed      	b.n	80089aa <__exponent+0x44>
 80089ce:	2330      	movs	r3, #48	@ 0x30
 80089d0:	3130      	adds	r1, #48	@ 0x30
 80089d2:	7083      	strb	r3, [r0, #2]
 80089d4:	70c1      	strb	r1, [r0, #3]
 80089d6:	1d03      	adds	r3, r0, #4
 80089d8:	e7f1      	b.n	80089be <__exponent+0x58>
	...

080089dc <_printf_float>:
 80089dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089e0:	b08d      	sub	sp, #52	@ 0x34
 80089e2:	460c      	mov	r4, r1
 80089e4:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80089e8:	4616      	mov	r6, r2
 80089ea:	461f      	mov	r7, r3
 80089ec:	4605      	mov	r5, r0
 80089ee:	f000 fd9f 	bl	8009530 <_localeconv_r>
 80089f2:	6803      	ldr	r3, [r0, #0]
 80089f4:	9304      	str	r3, [sp, #16]
 80089f6:	4618      	mov	r0, r3
 80089f8:	f7f7 fc3a 	bl	8000270 <strlen>
 80089fc:	2300      	movs	r3, #0
 80089fe:	930a      	str	r3, [sp, #40]	@ 0x28
 8008a00:	f8d8 3000 	ldr.w	r3, [r8]
 8008a04:	9005      	str	r0, [sp, #20]
 8008a06:	3307      	adds	r3, #7
 8008a08:	f023 0307 	bic.w	r3, r3, #7
 8008a0c:	f103 0208 	add.w	r2, r3, #8
 8008a10:	f894 a018 	ldrb.w	sl, [r4, #24]
 8008a14:	f8d4 b000 	ldr.w	fp, [r4]
 8008a18:	f8c8 2000 	str.w	r2, [r8]
 8008a1c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008a20:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8008a24:	9307      	str	r3, [sp, #28]
 8008a26:	f8cd 8018 	str.w	r8, [sp, #24]
 8008a2a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8008a2e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008a32:	4b9c      	ldr	r3, [pc, #624]	@ (8008ca4 <_printf_float+0x2c8>)
 8008a34:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008a38:	f7f8 f878 	bl	8000b2c <__aeabi_dcmpun>
 8008a3c:	bb70      	cbnz	r0, 8008a9c <_printf_float+0xc0>
 8008a3e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008a42:	4b98      	ldr	r3, [pc, #608]	@ (8008ca4 <_printf_float+0x2c8>)
 8008a44:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008a48:	f7f8 f852 	bl	8000af0 <__aeabi_dcmple>
 8008a4c:	bb30      	cbnz	r0, 8008a9c <_printf_float+0xc0>
 8008a4e:	2200      	movs	r2, #0
 8008a50:	2300      	movs	r3, #0
 8008a52:	4640      	mov	r0, r8
 8008a54:	4649      	mov	r1, r9
 8008a56:	f7f8 f841 	bl	8000adc <__aeabi_dcmplt>
 8008a5a:	b110      	cbz	r0, 8008a62 <_printf_float+0x86>
 8008a5c:	232d      	movs	r3, #45	@ 0x2d
 8008a5e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008a62:	4a91      	ldr	r2, [pc, #580]	@ (8008ca8 <_printf_float+0x2cc>)
 8008a64:	4b91      	ldr	r3, [pc, #580]	@ (8008cac <_printf_float+0x2d0>)
 8008a66:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8008a6a:	bf8c      	ite	hi
 8008a6c:	4690      	movhi	r8, r2
 8008a6e:	4698      	movls	r8, r3
 8008a70:	2303      	movs	r3, #3
 8008a72:	6123      	str	r3, [r4, #16]
 8008a74:	f02b 0304 	bic.w	r3, fp, #4
 8008a78:	6023      	str	r3, [r4, #0]
 8008a7a:	f04f 0900 	mov.w	r9, #0
 8008a7e:	9700      	str	r7, [sp, #0]
 8008a80:	4633      	mov	r3, r6
 8008a82:	aa0b      	add	r2, sp, #44	@ 0x2c
 8008a84:	4621      	mov	r1, r4
 8008a86:	4628      	mov	r0, r5
 8008a88:	f000 fa7c 	bl	8008f84 <_printf_common>
 8008a8c:	3001      	adds	r0, #1
 8008a8e:	f040 808d 	bne.w	8008bac <_printf_float+0x1d0>
 8008a92:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008a96:	b00d      	add	sp, #52	@ 0x34
 8008a98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a9c:	4642      	mov	r2, r8
 8008a9e:	464b      	mov	r3, r9
 8008aa0:	4640      	mov	r0, r8
 8008aa2:	4649      	mov	r1, r9
 8008aa4:	f7f8 f842 	bl	8000b2c <__aeabi_dcmpun>
 8008aa8:	b140      	cbz	r0, 8008abc <_printf_float+0xe0>
 8008aaa:	464b      	mov	r3, r9
 8008aac:	2b00      	cmp	r3, #0
 8008aae:	bfbc      	itt	lt
 8008ab0:	232d      	movlt	r3, #45	@ 0x2d
 8008ab2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8008ab6:	4a7e      	ldr	r2, [pc, #504]	@ (8008cb0 <_printf_float+0x2d4>)
 8008ab8:	4b7e      	ldr	r3, [pc, #504]	@ (8008cb4 <_printf_float+0x2d8>)
 8008aba:	e7d4      	b.n	8008a66 <_printf_float+0x8a>
 8008abc:	6863      	ldr	r3, [r4, #4]
 8008abe:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8008ac2:	9206      	str	r2, [sp, #24]
 8008ac4:	1c5a      	adds	r2, r3, #1
 8008ac6:	d13b      	bne.n	8008b40 <_printf_float+0x164>
 8008ac8:	2306      	movs	r3, #6
 8008aca:	6063      	str	r3, [r4, #4]
 8008acc:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8008ad0:	2300      	movs	r3, #0
 8008ad2:	6022      	str	r2, [r4, #0]
 8008ad4:	9303      	str	r3, [sp, #12]
 8008ad6:	ab0a      	add	r3, sp, #40	@ 0x28
 8008ad8:	e9cd a301 	strd	sl, r3, [sp, #4]
 8008adc:	ab09      	add	r3, sp, #36	@ 0x24
 8008ade:	9300      	str	r3, [sp, #0]
 8008ae0:	6861      	ldr	r1, [r4, #4]
 8008ae2:	ec49 8b10 	vmov	d0, r8, r9
 8008ae6:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8008aea:	4628      	mov	r0, r5
 8008aec:	f7ff fed6 	bl	800889c <__cvt>
 8008af0:	9b06      	ldr	r3, [sp, #24]
 8008af2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008af4:	2b47      	cmp	r3, #71	@ 0x47
 8008af6:	4680      	mov	r8, r0
 8008af8:	d129      	bne.n	8008b4e <_printf_float+0x172>
 8008afa:	1cc8      	adds	r0, r1, #3
 8008afc:	db02      	blt.n	8008b04 <_printf_float+0x128>
 8008afe:	6863      	ldr	r3, [r4, #4]
 8008b00:	4299      	cmp	r1, r3
 8008b02:	dd41      	ble.n	8008b88 <_printf_float+0x1ac>
 8008b04:	f1aa 0a02 	sub.w	sl, sl, #2
 8008b08:	fa5f fa8a 	uxtb.w	sl, sl
 8008b0c:	3901      	subs	r1, #1
 8008b0e:	4652      	mov	r2, sl
 8008b10:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8008b14:	9109      	str	r1, [sp, #36]	@ 0x24
 8008b16:	f7ff ff26 	bl	8008966 <__exponent>
 8008b1a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008b1c:	1813      	adds	r3, r2, r0
 8008b1e:	2a01      	cmp	r2, #1
 8008b20:	4681      	mov	r9, r0
 8008b22:	6123      	str	r3, [r4, #16]
 8008b24:	dc02      	bgt.n	8008b2c <_printf_float+0x150>
 8008b26:	6822      	ldr	r2, [r4, #0]
 8008b28:	07d2      	lsls	r2, r2, #31
 8008b2a:	d501      	bpl.n	8008b30 <_printf_float+0x154>
 8008b2c:	3301      	adds	r3, #1
 8008b2e:	6123      	str	r3, [r4, #16]
 8008b30:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8008b34:	2b00      	cmp	r3, #0
 8008b36:	d0a2      	beq.n	8008a7e <_printf_float+0xa2>
 8008b38:	232d      	movs	r3, #45	@ 0x2d
 8008b3a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008b3e:	e79e      	b.n	8008a7e <_printf_float+0xa2>
 8008b40:	9a06      	ldr	r2, [sp, #24]
 8008b42:	2a47      	cmp	r2, #71	@ 0x47
 8008b44:	d1c2      	bne.n	8008acc <_printf_float+0xf0>
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d1c0      	bne.n	8008acc <_printf_float+0xf0>
 8008b4a:	2301      	movs	r3, #1
 8008b4c:	e7bd      	b.n	8008aca <_printf_float+0xee>
 8008b4e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008b52:	d9db      	bls.n	8008b0c <_printf_float+0x130>
 8008b54:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8008b58:	d118      	bne.n	8008b8c <_printf_float+0x1b0>
 8008b5a:	2900      	cmp	r1, #0
 8008b5c:	6863      	ldr	r3, [r4, #4]
 8008b5e:	dd0b      	ble.n	8008b78 <_printf_float+0x19c>
 8008b60:	6121      	str	r1, [r4, #16]
 8008b62:	b913      	cbnz	r3, 8008b6a <_printf_float+0x18e>
 8008b64:	6822      	ldr	r2, [r4, #0]
 8008b66:	07d0      	lsls	r0, r2, #31
 8008b68:	d502      	bpl.n	8008b70 <_printf_float+0x194>
 8008b6a:	3301      	adds	r3, #1
 8008b6c:	440b      	add	r3, r1
 8008b6e:	6123      	str	r3, [r4, #16]
 8008b70:	65a1      	str	r1, [r4, #88]	@ 0x58
 8008b72:	f04f 0900 	mov.w	r9, #0
 8008b76:	e7db      	b.n	8008b30 <_printf_float+0x154>
 8008b78:	b913      	cbnz	r3, 8008b80 <_printf_float+0x1a4>
 8008b7a:	6822      	ldr	r2, [r4, #0]
 8008b7c:	07d2      	lsls	r2, r2, #31
 8008b7e:	d501      	bpl.n	8008b84 <_printf_float+0x1a8>
 8008b80:	3302      	adds	r3, #2
 8008b82:	e7f4      	b.n	8008b6e <_printf_float+0x192>
 8008b84:	2301      	movs	r3, #1
 8008b86:	e7f2      	b.n	8008b6e <_printf_float+0x192>
 8008b88:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8008b8c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008b8e:	4299      	cmp	r1, r3
 8008b90:	db05      	blt.n	8008b9e <_printf_float+0x1c2>
 8008b92:	6823      	ldr	r3, [r4, #0]
 8008b94:	6121      	str	r1, [r4, #16]
 8008b96:	07d8      	lsls	r0, r3, #31
 8008b98:	d5ea      	bpl.n	8008b70 <_printf_float+0x194>
 8008b9a:	1c4b      	adds	r3, r1, #1
 8008b9c:	e7e7      	b.n	8008b6e <_printf_float+0x192>
 8008b9e:	2900      	cmp	r1, #0
 8008ba0:	bfd4      	ite	le
 8008ba2:	f1c1 0202 	rsble	r2, r1, #2
 8008ba6:	2201      	movgt	r2, #1
 8008ba8:	4413      	add	r3, r2
 8008baa:	e7e0      	b.n	8008b6e <_printf_float+0x192>
 8008bac:	6823      	ldr	r3, [r4, #0]
 8008bae:	055a      	lsls	r2, r3, #21
 8008bb0:	d407      	bmi.n	8008bc2 <_printf_float+0x1e6>
 8008bb2:	6923      	ldr	r3, [r4, #16]
 8008bb4:	4642      	mov	r2, r8
 8008bb6:	4631      	mov	r1, r6
 8008bb8:	4628      	mov	r0, r5
 8008bba:	47b8      	blx	r7
 8008bbc:	3001      	adds	r0, #1
 8008bbe:	d12b      	bne.n	8008c18 <_printf_float+0x23c>
 8008bc0:	e767      	b.n	8008a92 <_printf_float+0xb6>
 8008bc2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008bc6:	f240 80dd 	bls.w	8008d84 <_printf_float+0x3a8>
 8008bca:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008bce:	2200      	movs	r2, #0
 8008bd0:	2300      	movs	r3, #0
 8008bd2:	f7f7 ff79 	bl	8000ac8 <__aeabi_dcmpeq>
 8008bd6:	2800      	cmp	r0, #0
 8008bd8:	d033      	beq.n	8008c42 <_printf_float+0x266>
 8008bda:	4a37      	ldr	r2, [pc, #220]	@ (8008cb8 <_printf_float+0x2dc>)
 8008bdc:	2301      	movs	r3, #1
 8008bde:	4631      	mov	r1, r6
 8008be0:	4628      	mov	r0, r5
 8008be2:	47b8      	blx	r7
 8008be4:	3001      	adds	r0, #1
 8008be6:	f43f af54 	beq.w	8008a92 <_printf_float+0xb6>
 8008bea:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8008bee:	4543      	cmp	r3, r8
 8008bf0:	db02      	blt.n	8008bf8 <_printf_float+0x21c>
 8008bf2:	6823      	ldr	r3, [r4, #0]
 8008bf4:	07d8      	lsls	r0, r3, #31
 8008bf6:	d50f      	bpl.n	8008c18 <_printf_float+0x23c>
 8008bf8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008bfc:	4631      	mov	r1, r6
 8008bfe:	4628      	mov	r0, r5
 8008c00:	47b8      	blx	r7
 8008c02:	3001      	adds	r0, #1
 8008c04:	f43f af45 	beq.w	8008a92 <_printf_float+0xb6>
 8008c08:	f04f 0900 	mov.w	r9, #0
 8008c0c:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8008c10:	f104 0a1a 	add.w	sl, r4, #26
 8008c14:	45c8      	cmp	r8, r9
 8008c16:	dc09      	bgt.n	8008c2c <_printf_float+0x250>
 8008c18:	6823      	ldr	r3, [r4, #0]
 8008c1a:	079b      	lsls	r3, r3, #30
 8008c1c:	f100 8103 	bmi.w	8008e26 <_printf_float+0x44a>
 8008c20:	68e0      	ldr	r0, [r4, #12]
 8008c22:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008c24:	4298      	cmp	r0, r3
 8008c26:	bfb8      	it	lt
 8008c28:	4618      	movlt	r0, r3
 8008c2a:	e734      	b.n	8008a96 <_printf_float+0xba>
 8008c2c:	2301      	movs	r3, #1
 8008c2e:	4652      	mov	r2, sl
 8008c30:	4631      	mov	r1, r6
 8008c32:	4628      	mov	r0, r5
 8008c34:	47b8      	blx	r7
 8008c36:	3001      	adds	r0, #1
 8008c38:	f43f af2b 	beq.w	8008a92 <_printf_float+0xb6>
 8008c3c:	f109 0901 	add.w	r9, r9, #1
 8008c40:	e7e8      	b.n	8008c14 <_printf_float+0x238>
 8008c42:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c44:	2b00      	cmp	r3, #0
 8008c46:	dc39      	bgt.n	8008cbc <_printf_float+0x2e0>
 8008c48:	4a1b      	ldr	r2, [pc, #108]	@ (8008cb8 <_printf_float+0x2dc>)
 8008c4a:	2301      	movs	r3, #1
 8008c4c:	4631      	mov	r1, r6
 8008c4e:	4628      	mov	r0, r5
 8008c50:	47b8      	blx	r7
 8008c52:	3001      	adds	r0, #1
 8008c54:	f43f af1d 	beq.w	8008a92 <_printf_float+0xb6>
 8008c58:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8008c5c:	ea59 0303 	orrs.w	r3, r9, r3
 8008c60:	d102      	bne.n	8008c68 <_printf_float+0x28c>
 8008c62:	6823      	ldr	r3, [r4, #0]
 8008c64:	07d9      	lsls	r1, r3, #31
 8008c66:	d5d7      	bpl.n	8008c18 <_printf_float+0x23c>
 8008c68:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008c6c:	4631      	mov	r1, r6
 8008c6e:	4628      	mov	r0, r5
 8008c70:	47b8      	blx	r7
 8008c72:	3001      	adds	r0, #1
 8008c74:	f43f af0d 	beq.w	8008a92 <_printf_float+0xb6>
 8008c78:	f04f 0a00 	mov.w	sl, #0
 8008c7c:	f104 0b1a 	add.w	fp, r4, #26
 8008c80:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c82:	425b      	negs	r3, r3
 8008c84:	4553      	cmp	r3, sl
 8008c86:	dc01      	bgt.n	8008c8c <_printf_float+0x2b0>
 8008c88:	464b      	mov	r3, r9
 8008c8a:	e793      	b.n	8008bb4 <_printf_float+0x1d8>
 8008c8c:	2301      	movs	r3, #1
 8008c8e:	465a      	mov	r2, fp
 8008c90:	4631      	mov	r1, r6
 8008c92:	4628      	mov	r0, r5
 8008c94:	47b8      	blx	r7
 8008c96:	3001      	adds	r0, #1
 8008c98:	f43f aefb 	beq.w	8008a92 <_printf_float+0xb6>
 8008c9c:	f10a 0a01 	add.w	sl, sl, #1
 8008ca0:	e7ee      	b.n	8008c80 <_printf_float+0x2a4>
 8008ca2:	bf00      	nop
 8008ca4:	7fefffff 	.word	0x7fefffff
 8008ca8:	0800b68c 	.word	0x0800b68c
 8008cac:	0800b688 	.word	0x0800b688
 8008cb0:	0800b694 	.word	0x0800b694
 8008cb4:	0800b690 	.word	0x0800b690
 8008cb8:	0800b698 	.word	0x0800b698
 8008cbc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008cbe:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008cc2:	4553      	cmp	r3, sl
 8008cc4:	bfa8      	it	ge
 8008cc6:	4653      	movge	r3, sl
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	4699      	mov	r9, r3
 8008ccc:	dc36      	bgt.n	8008d3c <_printf_float+0x360>
 8008cce:	f04f 0b00 	mov.w	fp, #0
 8008cd2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008cd6:	f104 021a 	add.w	r2, r4, #26
 8008cda:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008cdc:	9306      	str	r3, [sp, #24]
 8008cde:	eba3 0309 	sub.w	r3, r3, r9
 8008ce2:	455b      	cmp	r3, fp
 8008ce4:	dc31      	bgt.n	8008d4a <_printf_float+0x36e>
 8008ce6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008ce8:	459a      	cmp	sl, r3
 8008cea:	dc3a      	bgt.n	8008d62 <_printf_float+0x386>
 8008cec:	6823      	ldr	r3, [r4, #0]
 8008cee:	07da      	lsls	r2, r3, #31
 8008cf0:	d437      	bmi.n	8008d62 <_printf_float+0x386>
 8008cf2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008cf4:	ebaa 0903 	sub.w	r9, sl, r3
 8008cf8:	9b06      	ldr	r3, [sp, #24]
 8008cfa:	ebaa 0303 	sub.w	r3, sl, r3
 8008cfe:	4599      	cmp	r9, r3
 8008d00:	bfa8      	it	ge
 8008d02:	4699      	movge	r9, r3
 8008d04:	f1b9 0f00 	cmp.w	r9, #0
 8008d08:	dc33      	bgt.n	8008d72 <_printf_float+0x396>
 8008d0a:	f04f 0800 	mov.w	r8, #0
 8008d0e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008d12:	f104 0b1a 	add.w	fp, r4, #26
 8008d16:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008d18:	ebaa 0303 	sub.w	r3, sl, r3
 8008d1c:	eba3 0309 	sub.w	r3, r3, r9
 8008d20:	4543      	cmp	r3, r8
 8008d22:	f77f af79 	ble.w	8008c18 <_printf_float+0x23c>
 8008d26:	2301      	movs	r3, #1
 8008d28:	465a      	mov	r2, fp
 8008d2a:	4631      	mov	r1, r6
 8008d2c:	4628      	mov	r0, r5
 8008d2e:	47b8      	blx	r7
 8008d30:	3001      	adds	r0, #1
 8008d32:	f43f aeae 	beq.w	8008a92 <_printf_float+0xb6>
 8008d36:	f108 0801 	add.w	r8, r8, #1
 8008d3a:	e7ec      	b.n	8008d16 <_printf_float+0x33a>
 8008d3c:	4642      	mov	r2, r8
 8008d3e:	4631      	mov	r1, r6
 8008d40:	4628      	mov	r0, r5
 8008d42:	47b8      	blx	r7
 8008d44:	3001      	adds	r0, #1
 8008d46:	d1c2      	bne.n	8008cce <_printf_float+0x2f2>
 8008d48:	e6a3      	b.n	8008a92 <_printf_float+0xb6>
 8008d4a:	2301      	movs	r3, #1
 8008d4c:	4631      	mov	r1, r6
 8008d4e:	4628      	mov	r0, r5
 8008d50:	9206      	str	r2, [sp, #24]
 8008d52:	47b8      	blx	r7
 8008d54:	3001      	adds	r0, #1
 8008d56:	f43f ae9c 	beq.w	8008a92 <_printf_float+0xb6>
 8008d5a:	9a06      	ldr	r2, [sp, #24]
 8008d5c:	f10b 0b01 	add.w	fp, fp, #1
 8008d60:	e7bb      	b.n	8008cda <_printf_float+0x2fe>
 8008d62:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008d66:	4631      	mov	r1, r6
 8008d68:	4628      	mov	r0, r5
 8008d6a:	47b8      	blx	r7
 8008d6c:	3001      	adds	r0, #1
 8008d6e:	d1c0      	bne.n	8008cf2 <_printf_float+0x316>
 8008d70:	e68f      	b.n	8008a92 <_printf_float+0xb6>
 8008d72:	9a06      	ldr	r2, [sp, #24]
 8008d74:	464b      	mov	r3, r9
 8008d76:	4442      	add	r2, r8
 8008d78:	4631      	mov	r1, r6
 8008d7a:	4628      	mov	r0, r5
 8008d7c:	47b8      	blx	r7
 8008d7e:	3001      	adds	r0, #1
 8008d80:	d1c3      	bne.n	8008d0a <_printf_float+0x32e>
 8008d82:	e686      	b.n	8008a92 <_printf_float+0xb6>
 8008d84:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008d88:	f1ba 0f01 	cmp.w	sl, #1
 8008d8c:	dc01      	bgt.n	8008d92 <_printf_float+0x3b6>
 8008d8e:	07db      	lsls	r3, r3, #31
 8008d90:	d536      	bpl.n	8008e00 <_printf_float+0x424>
 8008d92:	2301      	movs	r3, #1
 8008d94:	4642      	mov	r2, r8
 8008d96:	4631      	mov	r1, r6
 8008d98:	4628      	mov	r0, r5
 8008d9a:	47b8      	blx	r7
 8008d9c:	3001      	adds	r0, #1
 8008d9e:	f43f ae78 	beq.w	8008a92 <_printf_float+0xb6>
 8008da2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008da6:	4631      	mov	r1, r6
 8008da8:	4628      	mov	r0, r5
 8008daa:	47b8      	blx	r7
 8008dac:	3001      	adds	r0, #1
 8008dae:	f43f ae70 	beq.w	8008a92 <_printf_float+0xb6>
 8008db2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008db6:	2200      	movs	r2, #0
 8008db8:	2300      	movs	r3, #0
 8008dba:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8008dbe:	f7f7 fe83 	bl	8000ac8 <__aeabi_dcmpeq>
 8008dc2:	b9c0      	cbnz	r0, 8008df6 <_printf_float+0x41a>
 8008dc4:	4653      	mov	r3, sl
 8008dc6:	f108 0201 	add.w	r2, r8, #1
 8008dca:	4631      	mov	r1, r6
 8008dcc:	4628      	mov	r0, r5
 8008dce:	47b8      	blx	r7
 8008dd0:	3001      	adds	r0, #1
 8008dd2:	d10c      	bne.n	8008dee <_printf_float+0x412>
 8008dd4:	e65d      	b.n	8008a92 <_printf_float+0xb6>
 8008dd6:	2301      	movs	r3, #1
 8008dd8:	465a      	mov	r2, fp
 8008dda:	4631      	mov	r1, r6
 8008ddc:	4628      	mov	r0, r5
 8008dde:	47b8      	blx	r7
 8008de0:	3001      	adds	r0, #1
 8008de2:	f43f ae56 	beq.w	8008a92 <_printf_float+0xb6>
 8008de6:	f108 0801 	add.w	r8, r8, #1
 8008dea:	45d0      	cmp	r8, sl
 8008dec:	dbf3      	blt.n	8008dd6 <_printf_float+0x3fa>
 8008dee:	464b      	mov	r3, r9
 8008df0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8008df4:	e6df      	b.n	8008bb6 <_printf_float+0x1da>
 8008df6:	f04f 0800 	mov.w	r8, #0
 8008dfa:	f104 0b1a 	add.w	fp, r4, #26
 8008dfe:	e7f4      	b.n	8008dea <_printf_float+0x40e>
 8008e00:	2301      	movs	r3, #1
 8008e02:	4642      	mov	r2, r8
 8008e04:	e7e1      	b.n	8008dca <_printf_float+0x3ee>
 8008e06:	2301      	movs	r3, #1
 8008e08:	464a      	mov	r2, r9
 8008e0a:	4631      	mov	r1, r6
 8008e0c:	4628      	mov	r0, r5
 8008e0e:	47b8      	blx	r7
 8008e10:	3001      	adds	r0, #1
 8008e12:	f43f ae3e 	beq.w	8008a92 <_printf_float+0xb6>
 8008e16:	f108 0801 	add.w	r8, r8, #1
 8008e1a:	68e3      	ldr	r3, [r4, #12]
 8008e1c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008e1e:	1a5b      	subs	r3, r3, r1
 8008e20:	4543      	cmp	r3, r8
 8008e22:	dcf0      	bgt.n	8008e06 <_printf_float+0x42a>
 8008e24:	e6fc      	b.n	8008c20 <_printf_float+0x244>
 8008e26:	f04f 0800 	mov.w	r8, #0
 8008e2a:	f104 0919 	add.w	r9, r4, #25
 8008e2e:	e7f4      	b.n	8008e1a <_printf_float+0x43e>

08008e30 <malloc>:
 8008e30:	4b02      	ldr	r3, [pc, #8]	@ (8008e3c <malloc+0xc>)
 8008e32:	4601      	mov	r1, r0
 8008e34:	6818      	ldr	r0, [r3, #0]
 8008e36:	f000 b825 	b.w	8008e84 <_malloc_r>
 8008e3a:	bf00      	nop
 8008e3c:	20000028 	.word	0x20000028

08008e40 <sbrk_aligned>:
 8008e40:	b570      	push	{r4, r5, r6, lr}
 8008e42:	4e0f      	ldr	r6, [pc, #60]	@ (8008e80 <sbrk_aligned+0x40>)
 8008e44:	460c      	mov	r4, r1
 8008e46:	6831      	ldr	r1, [r6, #0]
 8008e48:	4605      	mov	r5, r0
 8008e4a:	b911      	cbnz	r1, 8008e52 <sbrk_aligned+0x12>
 8008e4c:	f000 fb32 	bl	80094b4 <_sbrk_r>
 8008e50:	6030      	str	r0, [r6, #0]
 8008e52:	4621      	mov	r1, r4
 8008e54:	4628      	mov	r0, r5
 8008e56:	f000 fb2d 	bl	80094b4 <_sbrk_r>
 8008e5a:	1c43      	adds	r3, r0, #1
 8008e5c:	d103      	bne.n	8008e66 <sbrk_aligned+0x26>
 8008e5e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8008e62:	4620      	mov	r0, r4
 8008e64:	bd70      	pop	{r4, r5, r6, pc}
 8008e66:	1cc4      	adds	r4, r0, #3
 8008e68:	f024 0403 	bic.w	r4, r4, #3
 8008e6c:	42a0      	cmp	r0, r4
 8008e6e:	d0f8      	beq.n	8008e62 <sbrk_aligned+0x22>
 8008e70:	1a21      	subs	r1, r4, r0
 8008e72:	4628      	mov	r0, r5
 8008e74:	f000 fb1e 	bl	80094b4 <_sbrk_r>
 8008e78:	3001      	adds	r0, #1
 8008e7a:	d1f2      	bne.n	8008e62 <sbrk_aligned+0x22>
 8008e7c:	e7ef      	b.n	8008e5e <sbrk_aligned+0x1e>
 8008e7e:	bf00      	nop
 8008e80:	20000b48 	.word	0x20000b48

08008e84 <_malloc_r>:
 8008e84:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008e88:	1ccd      	adds	r5, r1, #3
 8008e8a:	f025 0503 	bic.w	r5, r5, #3
 8008e8e:	3508      	adds	r5, #8
 8008e90:	2d0c      	cmp	r5, #12
 8008e92:	bf38      	it	cc
 8008e94:	250c      	movcc	r5, #12
 8008e96:	2d00      	cmp	r5, #0
 8008e98:	4606      	mov	r6, r0
 8008e9a:	db01      	blt.n	8008ea0 <_malloc_r+0x1c>
 8008e9c:	42a9      	cmp	r1, r5
 8008e9e:	d904      	bls.n	8008eaa <_malloc_r+0x26>
 8008ea0:	230c      	movs	r3, #12
 8008ea2:	6033      	str	r3, [r6, #0]
 8008ea4:	2000      	movs	r0, #0
 8008ea6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008eaa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008f80 <_malloc_r+0xfc>
 8008eae:	f000 fa2b 	bl	8009308 <__malloc_lock>
 8008eb2:	f8d8 3000 	ldr.w	r3, [r8]
 8008eb6:	461c      	mov	r4, r3
 8008eb8:	bb44      	cbnz	r4, 8008f0c <_malloc_r+0x88>
 8008eba:	4629      	mov	r1, r5
 8008ebc:	4630      	mov	r0, r6
 8008ebe:	f7ff ffbf 	bl	8008e40 <sbrk_aligned>
 8008ec2:	1c43      	adds	r3, r0, #1
 8008ec4:	4604      	mov	r4, r0
 8008ec6:	d158      	bne.n	8008f7a <_malloc_r+0xf6>
 8008ec8:	f8d8 4000 	ldr.w	r4, [r8]
 8008ecc:	4627      	mov	r7, r4
 8008ece:	2f00      	cmp	r7, #0
 8008ed0:	d143      	bne.n	8008f5a <_malloc_r+0xd6>
 8008ed2:	2c00      	cmp	r4, #0
 8008ed4:	d04b      	beq.n	8008f6e <_malloc_r+0xea>
 8008ed6:	6823      	ldr	r3, [r4, #0]
 8008ed8:	4639      	mov	r1, r7
 8008eda:	4630      	mov	r0, r6
 8008edc:	eb04 0903 	add.w	r9, r4, r3
 8008ee0:	f000 fae8 	bl	80094b4 <_sbrk_r>
 8008ee4:	4581      	cmp	r9, r0
 8008ee6:	d142      	bne.n	8008f6e <_malloc_r+0xea>
 8008ee8:	6821      	ldr	r1, [r4, #0]
 8008eea:	1a6d      	subs	r5, r5, r1
 8008eec:	4629      	mov	r1, r5
 8008eee:	4630      	mov	r0, r6
 8008ef0:	f7ff ffa6 	bl	8008e40 <sbrk_aligned>
 8008ef4:	3001      	adds	r0, #1
 8008ef6:	d03a      	beq.n	8008f6e <_malloc_r+0xea>
 8008ef8:	6823      	ldr	r3, [r4, #0]
 8008efa:	442b      	add	r3, r5
 8008efc:	6023      	str	r3, [r4, #0]
 8008efe:	f8d8 3000 	ldr.w	r3, [r8]
 8008f02:	685a      	ldr	r2, [r3, #4]
 8008f04:	bb62      	cbnz	r2, 8008f60 <_malloc_r+0xdc>
 8008f06:	f8c8 7000 	str.w	r7, [r8]
 8008f0a:	e00f      	b.n	8008f2c <_malloc_r+0xa8>
 8008f0c:	6822      	ldr	r2, [r4, #0]
 8008f0e:	1b52      	subs	r2, r2, r5
 8008f10:	d420      	bmi.n	8008f54 <_malloc_r+0xd0>
 8008f12:	2a0b      	cmp	r2, #11
 8008f14:	d917      	bls.n	8008f46 <_malloc_r+0xc2>
 8008f16:	1961      	adds	r1, r4, r5
 8008f18:	42a3      	cmp	r3, r4
 8008f1a:	6025      	str	r5, [r4, #0]
 8008f1c:	bf18      	it	ne
 8008f1e:	6059      	strne	r1, [r3, #4]
 8008f20:	6863      	ldr	r3, [r4, #4]
 8008f22:	bf08      	it	eq
 8008f24:	f8c8 1000 	streq.w	r1, [r8]
 8008f28:	5162      	str	r2, [r4, r5]
 8008f2a:	604b      	str	r3, [r1, #4]
 8008f2c:	4630      	mov	r0, r6
 8008f2e:	f000 f9f1 	bl	8009314 <__malloc_unlock>
 8008f32:	f104 000b 	add.w	r0, r4, #11
 8008f36:	1d23      	adds	r3, r4, #4
 8008f38:	f020 0007 	bic.w	r0, r0, #7
 8008f3c:	1ac2      	subs	r2, r0, r3
 8008f3e:	bf1c      	itt	ne
 8008f40:	1a1b      	subne	r3, r3, r0
 8008f42:	50a3      	strne	r3, [r4, r2]
 8008f44:	e7af      	b.n	8008ea6 <_malloc_r+0x22>
 8008f46:	6862      	ldr	r2, [r4, #4]
 8008f48:	42a3      	cmp	r3, r4
 8008f4a:	bf0c      	ite	eq
 8008f4c:	f8c8 2000 	streq.w	r2, [r8]
 8008f50:	605a      	strne	r2, [r3, #4]
 8008f52:	e7eb      	b.n	8008f2c <_malloc_r+0xa8>
 8008f54:	4623      	mov	r3, r4
 8008f56:	6864      	ldr	r4, [r4, #4]
 8008f58:	e7ae      	b.n	8008eb8 <_malloc_r+0x34>
 8008f5a:	463c      	mov	r4, r7
 8008f5c:	687f      	ldr	r7, [r7, #4]
 8008f5e:	e7b6      	b.n	8008ece <_malloc_r+0x4a>
 8008f60:	461a      	mov	r2, r3
 8008f62:	685b      	ldr	r3, [r3, #4]
 8008f64:	42a3      	cmp	r3, r4
 8008f66:	d1fb      	bne.n	8008f60 <_malloc_r+0xdc>
 8008f68:	2300      	movs	r3, #0
 8008f6a:	6053      	str	r3, [r2, #4]
 8008f6c:	e7de      	b.n	8008f2c <_malloc_r+0xa8>
 8008f6e:	230c      	movs	r3, #12
 8008f70:	6033      	str	r3, [r6, #0]
 8008f72:	4630      	mov	r0, r6
 8008f74:	f000 f9ce 	bl	8009314 <__malloc_unlock>
 8008f78:	e794      	b.n	8008ea4 <_malloc_r+0x20>
 8008f7a:	6005      	str	r5, [r0, #0]
 8008f7c:	e7d6      	b.n	8008f2c <_malloc_r+0xa8>
 8008f7e:	bf00      	nop
 8008f80:	20000b4c 	.word	0x20000b4c

08008f84 <_printf_common>:
 8008f84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008f88:	4616      	mov	r6, r2
 8008f8a:	4698      	mov	r8, r3
 8008f8c:	688a      	ldr	r2, [r1, #8]
 8008f8e:	690b      	ldr	r3, [r1, #16]
 8008f90:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008f94:	4293      	cmp	r3, r2
 8008f96:	bfb8      	it	lt
 8008f98:	4613      	movlt	r3, r2
 8008f9a:	6033      	str	r3, [r6, #0]
 8008f9c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008fa0:	4607      	mov	r7, r0
 8008fa2:	460c      	mov	r4, r1
 8008fa4:	b10a      	cbz	r2, 8008faa <_printf_common+0x26>
 8008fa6:	3301      	adds	r3, #1
 8008fa8:	6033      	str	r3, [r6, #0]
 8008faa:	6823      	ldr	r3, [r4, #0]
 8008fac:	0699      	lsls	r1, r3, #26
 8008fae:	bf42      	ittt	mi
 8008fb0:	6833      	ldrmi	r3, [r6, #0]
 8008fb2:	3302      	addmi	r3, #2
 8008fb4:	6033      	strmi	r3, [r6, #0]
 8008fb6:	6825      	ldr	r5, [r4, #0]
 8008fb8:	f015 0506 	ands.w	r5, r5, #6
 8008fbc:	d106      	bne.n	8008fcc <_printf_common+0x48>
 8008fbe:	f104 0a19 	add.w	sl, r4, #25
 8008fc2:	68e3      	ldr	r3, [r4, #12]
 8008fc4:	6832      	ldr	r2, [r6, #0]
 8008fc6:	1a9b      	subs	r3, r3, r2
 8008fc8:	42ab      	cmp	r3, r5
 8008fca:	dc26      	bgt.n	800901a <_printf_common+0x96>
 8008fcc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008fd0:	6822      	ldr	r2, [r4, #0]
 8008fd2:	3b00      	subs	r3, #0
 8008fd4:	bf18      	it	ne
 8008fd6:	2301      	movne	r3, #1
 8008fd8:	0692      	lsls	r2, r2, #26
 8008fda:	d42b      	bmi.n	8009034 <_printf_common+0xb0>
 8008fdc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008fe0:	4641      	mov	r1, r8
 8008fe2:	4638      	mov	r0, r7
 8008fe4:	47c8      	blx	r9
 8008fe6:	3001      	adds	r0, #1
 8008fe8:	d01e      	beq.n	8009028 <_printf_common+0xa4>
 8008fea:	6823      	ldr	r3, [r4, #0]
 8008fec:	6922      	ldr	r2, [r4, #16]
 8008fee:	f003 0306 	and.w	r3, r3, #6
 8008ff2:	2b04      	cmp	r3, #4
 8008ff4:	bf02      	ittt	eq
 8008ff6:	68e5      	ldreq	r5, [r4, #12]
 8008ff8:	6833      	ldreq	r3, [r6, #0]
 8008ffa:	1aed      	subeq	r5, r5, r3
 8008ffc:	68a3      	ldr	r3, [r4, #8]
 8008ffe:	bf0c      	ite	eq
 8009000:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009004:	2500      	movne	r5, #0
 8009006:	4293      	cmp	r3, r2
 8009008:	bfc4      	itt	gt
 800900a:	1a9b      	subgt	r3, r3, r2
 800900c:	18ed      	addgt	r5, r5, r3
 800900e:	2600      	movs	r6, #0
 8009010:	341a      	adds	r4, #26
 8009012:	42b5      	cmp	r5, r6
 8009014:	d11a      	bne.n	800904c <_printf_common+0xc8>
 8009016:	2000      	movs	r0, #0
 8009018:	e008      	b.n	800902c <_printf_common+0xa8>
 800901a:	2301      	movs	r3, #1
 800901c:	4652      	mov	r2, sl
 800901e:	4641      	mov	r1, r8
 8009020:	4638      	mov	r0, r7
 8009022:	47c8      	blx	r9
 8009024:	3001      	adds	r0, #1
 8009026:	d103      	bne.n	8009030 <_printf_common+0xac>
 8009028:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800902c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009030:	3501      	adds	r5, #1
 8009032:	e7c6      	b.n	8008fc2 <_printf_common+0x3e>
 8009034:	18e1      	adds	r1, r4, r3
 8009036:	1c5a      	adds	r2, r3, #1
 8009038:	2030      	movs	r0, #48	@ 0x30
 800903a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800903e:	4422      	add	r2, r4
 8009040:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009044:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009048:	3302      	adds	r3, #2
 800904a:	e7c7      	b.n	8008fdc <_printf_common+0x58>
 800904c:	2301      	movs	r3, #1
 800904e:	4622      	mov	r2, r4
 8009050:	4641      	mov	r1, r8
 8009052:	4638      	mov	r0, r7
 8009054:	47c8      	blx	r9
 8009056:	3001      	adds	r0, #1
 8009058:	d0e6      	beq.n	8009028 <_printf_common+0xa4>
 800905a:	3601      	adds	r6, #1
 800905c:	e7d9      	b.n	8009012 <_printf_common+0x8e>
	...

08009060 <_printf_i>:
 8009060:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009064:	7e0f      	ldrb	r7, [r1, #24]
 8009066:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009068:	2f78      	cmp	r7, #120	@ 0x78
 800906a:	4691      	mov	r9, r2
 800906c:	4680      	mov	r8, r0
 800906e:	460c      	mov	r4, r1
 8009070:	469a      	mov	sl, r3
 8009072:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009076:	d807      	bhi.n	8009088 <_printf_i+0x28>
 8009078:	2f62      	cmp	r7, #98	@ 0x62
 800907a:	d80a      	bhi.n	8009092 <_printf_i+0x32>
 800907c:	2f00      	cmp	r7, #0
 800907e:	f000 80d1 	beq.w	8009224 <_printf_i+0x1c4>
 8009082:	2f58      	cmp	r7, #88	@ 0x58
 8009084:	f000 80b8 	beq.w	80091f8 <_printf_i+0x198>
 8009088:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800908c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009090:	e03a      	b.n	8009108 <_printf_i+0xa8>
 8009092:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009096:	2b15      	cmp	r3, #21
 8009098:	d8f6      	bhi.n	8009088 <_printf_i+0x28>
 800909a:	a101      	add	r1, pc, #4	@ (adr r1, 80090a0 <_printf_i+0x40>)
 800909c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80090a0:	080090f9 	.word	0x080090f9
 80090a4:	0800910d 	.word	0x0800910d
 80090a8:	08009089 	.word	0x08009089
 80090ac:	08009089 	.word	0x08009089
 80090b0:	08009089 	.word	0x08009089
 80090b4:	08009089 	.word	0x08009089
 80090b8:	0800910d 	.word	0x0800910d
 80090bc:	08009089 	.word	0x08009089
 80090c0:	08009089 	.word	0x08009089
 80090c4:	08009089 	.word	0x08009089
 80090c8:	08009089 	.word	0x08009089
 80090cc:	0800920b 	.word	0x0800920b
 80090d0:	08009137 	.word	0x08009137
 80090d4:	080091c5 	.word	0x080091c5
 80090d8:	08009089 	.word	0x08009089
 80090dc:	08009089 	.word	0x08009089
 80090e0:	0800922d 	.word	0x0800922d
 80090e4:	08009089 	.word	0x08009089
 80090e8:	08009137 	.word	0x08009137
 80090ec:	08009089 	.word	0x08009089
 80090f0:	08009089 	.word	0x08009089
 80090f4:	080091cd 	.word	0x080091cd
 80090f8:	6833      	ldr	r3, [r6, #0]
 80090fa:	1d1a      	adds	r2, r3, #4
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	6032      	str	r2, [r6, #0]
 8009100:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009104:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009108:	2301      	movs	r3, #1
 800910a:	e09c      	b.n	8009246 <_printf_i+0x1e6>
 800910c:	6833      	ldr	r3, [r6, #0]
 800910e:	6820      	ldr	r0, [r4, #0]
 8009110:	1d19      	adds	r1, r3, #4
 8009112:	6031      	str	r1, [r6, #0]
 8009114:	0606      	lsls	r6, r0, #24
 8009116:	d501      	bpl.n	800911c <_printf_i+0xbc>
 8009118:	681d      	ldr	r5, [r3, #0]
 800911a:	e003      	b.n	8009124 <_printf_i+0xc4>
 800911c:	0645      	lsls	r5, r0, #25
 800911e:	d5fb      	bpl.n	8009118 <_printf_i+0xb8>
 8009120:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009124:	2d00      	cmp	r5, #0
 8009126:	da03      	bge.n	8009130 <_printf_i+0xd0>
 8009128:	232d      	movs	r3, #45	@ 0x2d
 800912a:	426d      	negs	r5, r5
 800912c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009130:	4858      	ldr	r0, [pc, #352]	@ (8009294 <_printf_i+0x234>)
 8009132:	230a      	movs	r3, #10
 8009134:	e011      	b.n	800915a <_printf_i+0xfa>
 8009136:	6821      	ldr	r1, [r4, #0]
 8009138:	6833      	ldr	r3, [r6, #0]
 800913a:	0608      	lsls	r0, r1, #24
 800913c:	f853 5b04 	ldr.w	r5, [r3], #4
 8009140:	d402      	bmi.n	8009148 <_printf_i+0xe8>
 8009142:	0649      	lsls	r1, r1, #25
 8009144:	bf48      	it	mi
 8009146:	b2ad      	uxthmi	r5, r5
 8009148:	2f6f      	cmp	r7, #111	@ 0x6f
 800914a:	4852      	ldr	r0, [pc, #328]	@ (8009294 <_printf_i+0x234>)
 800914c:	6033      	str	r3, [r6, #0]
 800914e:	bf14      	ite	ne
 8009150:	230a      	movne	r3, #10
 8009152:	2308      	moveq	r3, #8
 8009154:	2100      	movs	r1, #0
 8009156:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800915a:	6866      	ldr	r6, [r4, #4]
 800915c:	60a6      	str	r6, [r4, #8]
 800915e:	2e00      	cmp	r6, #0
 8009160:	db05      	blt.n	800916e <_printf_i+0x10e>
 8009162:	6821      	ldr	r1, [r4, #0]
 8009164:	432e      	orrs	r6, r5
 8009166:	f021 0104 	bic.w	r1, r1, #4
 800916a:	6021      	str	r1, [r4, #0]
 800916c:	d04b      	beq.n	8009206 <_printf_i+0x1a6>
 800916e:	4616      	mov	r6, r2
 8009170:	fbb5 f1f3 	udiv	r1, r5, r3
 8009174:	fb03 5711 	mls	r7, r3, r1, r5
 8009178:	5dc7      	ldrb	r7, [r0, r7]
 800917a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800917e:	462f      	mov	r7, r5
 8009180:	42bb      	cmp	r3, r7
 8009182:	460d      	mov	r5, r1
 8009184:	d9f4      	bls.n	8009170 <_printf_i+0x110>
 8009186:	2b08      	cmp	r3, #8
 8009188:	d10b      	bne.n	80091a2 <_printf_i+0x142>
 800918a:	6823      	ldr	r3, [r4, #0]
 800918c:	07df      	lsls	r7, r3, #31
 800918e:	d508      	bpl.n	80091a2 <_printf_i+0x142>
 8009190:	6923      	ldr	r3, [r4, #16]
 8009192:	6861      	ldr	r1, [r4, #4]
 8009194:	4299      	cmp	r1, r3
 8009196:	bfde      	ittt	le
 8009198:	2330      	movle	r3, #48	@ 0x30
 800919a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800919e:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80091a2:	1b92      	subs	r2, r2, r6
 80091a4:	6122      	str	r2, [r4, #16]
 80091a6:	f8cd a000 	str.w	sl, [sp]
 80091aa:	464b      	mov	r3, r9
 80091ac:	aa03      	add	r2, sp, #12
 80091ae:	4621      	mov	r1, r4
 80091b0:	4640      	mov	r0, r8
 80091b2:	f7ff fee7 	bl	8008f84 <_printf_common>
 80091b6:	3001      	adds	r0, #1
 80091b8:	d14a      	bne.n	8009250 <_printf_i+0x1f0>
 80091ba:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80091be:	b004      	add	sp, #16
 80091c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80091c4:	6823      	ldr	r3, [r4, #0]
 80091c6:	f043 0320 	orr.w	r3, r3, #32
 80091ca:	6023      	str	r3, [r4, #0]
 80091cc:	4832      	ldr	r0, [pc, #200]	@ (8009298 <_printf_i+0x238>)
 80091ce:	2778      	movs	r7, #120	@ 0x78
 80091d0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80091d4:	6823      	ldr	r3, [r4, #0]
 80091d6:	6831      	ldr	r1, [r6, #0]
 80091d8:	061f      	lsls	r7, r3, #24
 80091da:	f851 5b04 	ldr.w	r5, [r1], #4
 80091de:	d402      	bmi.n	80091e6 <_printf_i+0x186>
 80091e0:	065f      	lsls	r7, r3, #25
 80091e2:	bf48      	it	mi
 80091e4:	b2ad      	uxthmi	r5, r5
 80091e6:	6031      	str	r1, [r6, #0]
 80091e8:	07d9      	lsls	r1, r3, #31
 80091ea:	bf44      	itt	mi
 80091ec:	f043 0320 	orrmi.w	r3, r3, #32
 80091f0:	6023      	strmi	r3, [r4, #0]
 80091f2:	b11d      	cbz	r5, 80091fc <_printf_i+0x19c>
 80091f4:	2310      	movs	r3, #16
 80091f6:	e7ad      	b.n	8009154 <_printf_i+0xf4>
 80091f8:	4826      	ldr	r0, [pc, #152]	@ (8009294 <_printf_i+0x234>)
 80091fa:	e7e9      	b.n	80091d0 <_printf_i+0x170>
 80091fc:	6823      	ldr	r3, [r4, #0]
 80091fe:	f023 0320 	bic.w	r3, r3, #32
 8009202:	6023      	str	r3, [r4, #0]
 8009204:	e7f6      	b.n	80091f4 <_printf_i+0x194>
 8009206:	4616      	mov	r6, r2
 8009208:	e7bd      	b.n	8009186 <_printf_i+0x126>
 800920a:	6833      	ldr	r3, [r6, #0]
 800920c:	6825      	ldr	r5, [r4, #0]
 800920e:	6961      	ldr	r1, [r4, #20]
 8009210:	1d18      	adds	r0, r3, #4
 8009212:	6030      	str	r0, [r6, #0]
 8009214:	062e      	lsls	r6, r5, #24
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	d501      	bpl.n	800921e <_printf_i+0x1be>
 800921a:	6019      	str	r1, [r3, #0]
 800921c:	e002      	b.n	8009224 <_printf_i+0x1c4>
 800921e:	0668      	lsls	r0, r5, #25
 8009220:	d5fb      	bpl.n	800921a <_printf_i+0x1ba>
 8009222:	8019      	strh	r1, [r3, #0]
 8009224:	2300      	movs	r3, #0
 8009226:	6123      	str	r3, [r4, #16]
 8009228:	4616      	mov	r6, r2
 800922a:	e7bc      	b.n	80091a6 <_printf_i+0x146>
 800922c:	6833      	ldr	r3, [r6, #0]
 800922e:	1d1a      	adds	r2, r3, #4
 8009230:	6032      	str	r2, [r6, #0]
 8009232:	681e      	ldr	r6, [r3, #0]
 8009234:	6862      	ldr	r2, [r4, #4]
 8009236:	2100      	movs	r1, #0
 8009238:	4630      	mov	r0, r6
 800923a:	f7f6 ffc9 	bl	80001d0 <memchr>
 800923e:	b108      	cbz	r0, 8009244 <_printf_i+0x1e4>
 8009240:	1b80      	subs	r0, r0, r6
 8009242:	6060      	str	r0, [r4, #4]
 8009244:	6863      	ldr	r3, [r4, #4]
 8009246:	6123      	str	r3, [r4, #16]
 8009248:	2300      	movs	r3, #0
 800924a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800924e:	e7aa      	b.n	80091a6 <_printf_i+0x146>
 8009250:	6923      	ldr	r3, [r4, #16]
 8009252:	4632      	mov	r2, r6
 8009254:	4649      	mov	r1, r9
 8009256:	4640      	mov	r0, r8
 8009258:	47d0      	blx	sl
 800925a:	3001      	adds	r0, #1
 800925c:	d0ad      	beq.n	80091ba <_printf_i+0x15a>
 800925e:	6823      	ldr	r3, [r4, #0]
 8009260:	079b      	lsls	r3, r3, #30
 8009262:	d413      	bmi.n	800928c <_printf_i+0x22c>
 8009264:	68e0      	ldr	r0, [r4, #12]
 8009266:	9b03      	ldr	r3, [sp, #12]
 8009268:	4298      	cmp	r0, r3
 800926a:	bfb8      	it	lt
 800926c:	4618      	movlt	r0, r3
 800926e:	e7a6      	b.n	80091be <_printf_i+0x15e>
 8009270:	2301      	movs	r3, #1
 8009272:	4632      	mov	r2, r6
 8009274:	4649      	mov	r1, r9
 8009276:	4640      	mov	r0, r8
 8009278:	47d0      	blx	sl
 800927a:	3001      	adds	r0, #1
 800927c:	d09d      	beq.n	80091ba <_printf_i+0x15a>
 800927e:	3501      	adds	r5, #1
 8009280:	68e3      	ldr	r3, [r4, #12]
 8009282:	9903      	ldr	r1, [sp, #12]
 8009284:	1a5b      	subs	r3, r3, r1
 8009286:	42ab      	cmp	r3, r5
 8009288:	dcf2      	bgt.n	8009270 <_printf_i+0x210>
 800928a:	e7eb      	b.n	8009264 <_printf_i+0x204>
 800928c:	2500      	movs	r5, #0
 800928e:	f104 0619 	add.w	r6, r4, #25
 8009292:	e7f5      	b.n	8009280 <_printf_i+0x220>
 8009294:	0800b69a 	.word	0x0800b69a
 8009298:	0800b6ab 	.word	0x0800b6ab

0800929c <sniprintf>:
 800929c:	b40c      	push	{r2, r3}
 800929e:	b530      	push	{r4, r5, lr}
 80092a0:	4b18      	ldr	r3, [pc, #96]	@ (8009304 <sniprintf+0x68>)
 80092a2:	1e0c      	subs	r4, r1, #0
 80092a4:	681d      	ldr	r5, [r3, #0]
 80092a6:	b09d      	sub	sp, #116	@ 0x74
 80092a8:	da08      	bge.n	80092bc <sniprintf+0x20>
 80092aa:	238b      	movs	r3, #139	@ 0x8b
 80092ac:	602b      	str	r3, [r5, #0]
 80092ae:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80092b2:	b01d      	add	sp, #116	@ 0x74
 80092b4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80092b8:	b002      	add	sp, #8
 80092ba:	4770      	bx	lr
 80092bc:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80092c0:	f8ad 3014 	strh.w	r3, [sp, #20]
 80092c4:	f04f 0300 	mov.w	r3, #0
 80092c8:	931b      	str	r3, [sp, #108]	@ 0x6c
 80092ca:	bf14      	ite	ne
 80092cc:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 80092d0:	4623      	moveq	r3, r4
 80092d2:	9304      	str	r3, [sp, #16]
 80092d4:	9307      	str	r3, [sp, #28]
 80092d6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80092da:	9002      	str	r0, [sp, #8]
 80092dc:	9006      	str	r0, [sp, #24]
 80092de:	f8ad 3016 	strh.w	r3, [sp, #22]
 80092e2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80092e4:	ab21      	add	r3, sp, #132	@ 0x84
 80092e6:	a902      	add	r1, sp, #8
 80092e8:	4628      	mov	r0, r5
 80092ea:	9301      	str	r3, [sp, #4]
 80092ec:	f001 f822 	bl	800a334 <_svfiprintf_r>
 80092f0:	1c43      	adds	r3, r0, #1
 80092f2:	bfbc      	itt	lt
 80092f4:	238b      	movlt	r3, #139	@ 0x8b
 80092f6:	602b      	strlt	r3, [r5, #0]
 80092f8:	2c00      	cmp	r4, #0
 80092fa:	d0da      	beq.n	80092b2 <sniprintf+0x16>
 80092fc:	9b02      	ldr	r3, [sp, #8]
 80092fe:	2200      	movs	r2, #0
 8009300:	701a      	strb	r2, [r3, #0]
 8009302:	e7d6      	b.n	80092b2 <sniprintf+0x16>
 8009304:	20000028 	.word	0x20000028

08009308 <__malloc_lock>:
 8009308:	4801      	ldr	r0, [pc, #4]	@ (8009310 <__malloc_lock+0x8>)
 800930a:	f000 b90e 	b.w	800952a <__retarget_lock_acquire_recursive>
 800930e:	bf00      	nop
 8009310:	20000c8c 	.word	0x20000c8c

08009314 <__malloc_unlock>:
 8009314:	4801      	ldr	r0, [pc, #4]	@ (800931c <__malloc_unlock+0x8>)
 8009316:	f000 b909 	b.w	800952c <__retarget_lock_release_recursive>
 800931a:	bf00      	nop
 800931c:	20000c8c 	.word	0x20000c8c

08009320 <std>:
 8009320:	2300      	movs	r3, #0
 8009322:	b510      	push	{r4, lr}
 8009324:	4604      	mov	r4, r0
 8009326:	e9c0 3300 	strd	r3, r3, [r0]
 800932a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800932e:	6083      	str	r3, [r0, #8]
 8009330:	8181      	strh	r1, [r0, #12]
 8009332:	6643      	str	r3, [r0, #100]	@ 0x64
 8009334:	81c2      	strh	r2, [r0, #14]
 8009336:	6183      	str	r3, [r0, #24]
 8009338:	4619      	mov	r1, r3
 800933a:	2208      	movs	r2, #8
 800933c:	305c      	adds	r0, #92	@ 0x5c
 800933e:	f000 f8b1 	bl	80094a4 <memset>
 8009342:	4b0d      	ldr	r3, [pc, #52]	@ (8009378 <std+0x58>)
 8009344:	6263      	str	r3, [r4, #36]	@ 0x24
 8009346:	4b0d      	ldr	r3, [pc, #52]	@ (800937c <std+0x5c>)
 8009348:	62a3      	str	r3, [r4, #40]	@ 0x28
 800934a:	4b0d      	ldr	r3, [pc, #52]	@ (8009380 <std+0x60>)
 800934c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800934e:	4b0d      	ldr	r3, [pc, #52]	@ (8009384 <std+0x64>)
 8009350:	6323      	str	r3, [r4, #48]	@ 0x30
 8009352:	4b0d      	ldr	r3, [pc, #52]	@ (8009388 <std+0x68>)
 8009354:	6224      	str	r4, [r4, #32]
 8009356:	429c      	cmp	r4, r3
 8009358:	d006      	beq.n	8009368 <std+0x48>
 800935a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800935e:	4294      	cmp	r4, r2
 8009360:	d002      	beq.n	8009368 <std+0x48>
 8009362:	33d0      	adds	r3, #208	@ 0xd0
 8009364:	429c      	cmp	r4, r3
 8009366:	d105      	bne.n	8009374 <std+0x54>
 8009368:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800936c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009370:	f000 b8da 	b.w	8009528 <__retarget_lock_init_recursive>
 8009374:	bd10      	pop	{r4, pc}
 8009376:	bf00      	nop
 8009378:	0800ad79 	.word	0x0800ad79
 800937c:	0800ad9b 	.word	0x0800ad9b
 8009380:	0800add3 	.word	0x0800add3
 8009384:	0800adf7 	.word	0x0800adf7
 8009388:	20000b50 	.word	0x20000b50

0800938c <stdio_exit_handler>:
 800938c:	4a02      	ldr	r2, [pc, #8]	@ (8009398 <stdio_exit_handler+0xc>)
 800938e:	4903      	ldr	r1, [pc, #12]	@ (800939c <stdio_exit_handler+0x10>)
 8009390:	4803      	ldr	r0, [pc, #12]	@ (80093a0 <stdio_exit_handler+0x14>)
 8009392:	f000 b869 	b.w	8009468 <_fwalk_sglue>
 8009396:	bf00      	nop
 8009398:	2000001c 	.word	0x2000001c
 800939c:	0800a635 	.word	0x0800a635
 80093a0:	2000002c 	.word	0x2000002c

080093a4 <cleanup_stdio>:
 80093a4:	6841      	ldr	r1, [r0, #4]
 80093a6:	4b0c      	ldr	r3, [pc, #48]	@ (80093d8 <cleanup_stdio+0x34>)
 80093a8:	4299      	cmp	r1, r3
 80093aa:	b510      	push	{r4, lr}
 80093ac:	4604      	mov	r4, r0
 80093ae:	d001      	beq.n	80093b4 <cleanup_stdio+0x10>
 80093b0:	f001 f940 	bl	800a634 <_fflush_r>
 80093b4:	68a1      	ldr	r1, [r4, #8]
 80093b6:	4b09      	ldr	r3, [pc, #36]	@ (80093dc <cleanup_stdio+0x38>)
 80093b8:	4299      	cmp	r1, r3
 80093ba:	d002      	beq.n	80093c2 <cleanup_stdio+0x1e>
 80093bc:	4620      	mov	r0, r4
 80093be:	f001 f939 	bl	800a634 <_fflush_r>
 80093c2:	68e1      	ldr	r1, [r4, #12]
 80093c4:	4b06      	ldr	r3, [pc, #24]	@ (80093e0 <cleanup_stdio+0x3c>)
 80093c6:	4299      	cmp	r1, r3
 80093c8:	d004      	beq.n	80093d4 <cleanup_stdio+0x30>
 80093ca:	4620      	mov	r0, r4
 80093cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80093d0:	f001 b930 	b.w	800a634 <_fflush_r>
 80093d4:	bd10      	pop	{r4, pc}
 80093d6:	bf00      	nop
 80093d8:	20000b50 	.word	0x20000b50
 80093dc:	20000bb8 	.word	0x20000bb8
 80093e0:	20000c20 	.word	0x20000c20

080093e4 <global_stdio_init.part.0>:
 80093e4:	b510      	push	{r4, lr}
 80093e6:	4b0b      	ldr	r3, [pc, #44]	@ (8009414 <global_stdio_init.part.0+0x30>)
 80093e8:	4c0b      	ldr	r4, [pc, #44]	@ (8009418 <global_stdio_init.part.0+0x34>)
 80093ea:	4a0c      	ldr	r2, [pc, #48]	@ (800941c <global_stdio_init.part.0+0x38>)
 80093ec:	601a      	str	r2, [r3, #0]
 80093ee:	4620      	mov	r0, r4
 80093f0:	2200      	movs	r2, #0
 80093f2:	2104      	movs	r1, #4
 80093f4:	f7ff ff94 	bl	8009320 <std>
 80093f8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80093fc:	2201      	movs	r2, #1
 80093fe:	2109      	movs	r1, #9
 8009400:	f7ff ff8e 	bl	8009320 <std>
 8009404:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009408:	2202      	movs	r2, #2
 800940a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800940e:	2112      	movs	r1, #18
 8009410:	f7ff bf86 	b.w	8009320 <std>
 8009414:	20000c88 	.word	0x20000c88
 8009418:	20000b50 	.word	0x20000b50
 800941c:	0800938d 	.word	0x0800938d

08009420 <__sfp_lock_acquire>:
 8009420:	4801      	ldr	r0, [pc, #4]	@ (8009428 <__sfp_lock_acquire+0x8>)
 8009422:	f000 b882 	b.w	800952a <__retarget_lock_acquire_recursive>
 8009426:	bf00      	nop
 8009428:	20000c8d 	.word	0x20000c8d

0800942c <__sfp_lock_release>:
 800942c:	4801      	ldr	r0, [pc, #4]	@ (8009434 <__sfp_lock_release+0x8>)
 800942e:	f000 b87d 	b.w	800952c <__retarget_lock_release_recursive>
 8009432:	bf00      	nop
 8009434:	20000c8d 	.word	0x20000c8d

08009438 <__sinit>:
 8009438:	b510      	push	{r4, lr}
 800943a:	4604      	mov	r4, r0
 800943c:	f7ff fff0 	bl	8009420 <__sfp_lock_acquire>
 8009440:	6a23      	ldr	r3, [r4, #32]
 8009442:	b11b      	cbz	r3, 800944c <__sinit+0x14>
 8009444:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009448:	f7ff bff0 	b.w	800942c <__sfp_lock_release>
 800944c:	4b04      	ldr	r3, [pc, #16]	@ (8009460 <__sinit+0x28>)
 800944e:	6223      	str	r3, [r4, #32]
 8009450:	4b04      	ldr	r3, [pc, #16]	@ (8009464 <__sinit+0x2c>)
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	2b00      	cmp	r3, #0
 8009456:	d1f5      	bne.n	8009444 <__sinit+0xc>
 8009458:	f7ff ffc4 	bl	80093e4 <global_stdio_init.part.0>
 800945c:	e7f2      	b.n	8009444 <__sinit+0xc>
 800945e:	bf00      	nop
 8009460:	080093a5 	.word	0x080093a5
 8009464:	20000c88 	.word	0x20000c88

08009468 <_fwalk_sglue>:
 8009468:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800946c:	4607      	mov	r7, r0
 800946e:	4688      	mov	r8, r1
 8009470:	4614      	mov	r4, r2
 8009472:	2600      	movs	r6, #0
 8009474:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009478:	f1b9 0901 	subs.w	r9, r9, #1
 800947c:	d505      	bpl.n	800948a <_fwalk_sglue+0x22>
 800947e:	6824      	ldr	r4, [r4, #0]
 8009480:	2c00      	cmp	r4, #0
 8009482:	d1f7      	bne.n	8009474 <_fwalk_sglue+0xc>
 8009484:	4630      	mov	r0, r6
 8009486:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800948a:	89ab      	ldrh	r3, [r5, #12]
 800948c:	2b01      	cmp	r3, #1
 800948e:	d907      	bls.n	80094a0 <_fwalk_sglue+0x38>
 8009490:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009494:	3301      	adds	r3, #1
 8009496:	d003      	beq.n	80094a0 <_fwalk_sglue+0x38>
 8009498:	4629      	mov	r1, r5
 800949a:	4638      	mov	r0, r7
 800949c:	47c0      	blx	r8
 800949e:	4306      	orrs	r6, r0
 80094a0:	3568      	adds	r5, #104	@ 0x68
 80094a2:	e7e9      	b.n	8009478 <_fwalk_sglue+0x10>

080094a4 <memset>:
 80094a4:	4402      	add	r2, r0
 80094a6:	4603      	mov	r3, r0
 80094a8:	4293      	cmp	r3, r2
 80094aa:	d100      	bne.n	80094ae <memset+0xa>
 80094ac:	4770      	bx	lr
 80094ae:	f803 1b01 	strb.w	r1, [r3], #1
 80094b2:	e7f9      	b.n	80094a8 <memset+0x4>

080094b4 <_sbrk_r>:
 80094b4:	b538      	push	{r3, r4, r5, lr}
 80094b6:	4d06      	ldr	r5, [pc, #24]	@ (80094d0 <_sbrk_r+0x1c>)
 80094b8:	2300      	movs	r3, #0
 80094ba:	4604      	mov	r4, r0
 80094bc:	4608      	mov	r0, r1
 80094be:	602b      	str	r3, [r5, #0]
 80094c0:	f7f9 f966 	bl	8002790 <_sbrk>
 80094c4:	1c43      	adds	r3, r0, #1
 80094c6:	d102      	bne.n	80094ce <_sbrk_r+0x1a>
 80094c8:	682b      	ldr	r3, [r5, #0]
 80094ca:	b103      	cbz	r3, 80094ce <_sbrk_r+0x1a>
 80094cc:	6023      	str	r3, [r4, #0]
 80094ce:	bd38      	pop	{r3, r4, r5, pc}
 80094d0:	20000c90 	.word	0x20000c90

080094d4 <__errno>:
 80094d4:	4b01      	ldr	r3, [pc, #4]	@ (80094dc <__errno+0x8>)
 80094d6:	6818      	ldr	r0, [r3, #0]
 80094d8:	4770      	bx	lr
 80094da:	bf00      	nop
 80094dc:	20000028 	.word	0x20000028

080094e0 <__libc_init_array>:
 80094e0:	b570      	push	{r4, r5, r6, lr}
 80094e2:	4d0d      	ldr	r5, [pc, #52]	@ (8009518 <__libc_init_array+0x38>)
 80094e4:	4c0d      	ldr	r4, [pc, #52]	@ (800951c <__libc_init_array+0x3c>)
 80094e6:	1b64      	subs	r4, r4, r5
 80094e8:	10a4      	asrs	r4, r4, #2
 80094ea:	2600      	movs	r6, #0
 80094ec:	42a6      	cmp	r6, r4
 80094ee:	d109      	bne.n	8009504 <__libc_init_array+0x24>
 80094f0:	4d0b      	ldr	r5, [pc, #44]	@ (8009520 <__libc_init_array+0x40>)
 80094f2:	4c0c      	ldr	r4, [pc, #48]	@ (8009524 <__libc_init_array+0x44>)
 80094f4:	f002 f830 	bl	800b558 <_init>
 80094f8:	1b64      	subs	r4, r4, r5
 80094fa:	10a4      	asrs	r4, r4, #2
 80094fc:	2600      	movs	r6, #0
 80094fe:	42a6      	cmp	r6, r4
 8009500:	d105      	bne.n	800950e <__libc_init_array+0x2e>
 8009502:	bd70      	pop	{r4, r5, r6, pc}
 8009504:	f855 3b04 	ldr.w	r3, [r5], #4
 8009508:	4798      	blx	r3
 800950a:	3601      	adds	r6, #1
 800950c:	e7ee      	b.n	80094ec <__libc_init_array+0xc>
 800950e:	f855 3b04 	ldr.w	r3, [r5], #4
 8009512:	4798      	blx	r3
 8009514:	3601      	adds	r6, #1
 8009516:	e7f2      	b.n	80094fe <__libc_init_array+0x1e>
 8009518:	0800ba04 	.word	0x0800ba04
 800951c:	0800ba04 	.word	0x0800ba04
 8009520:	0800ba04 	.word	0x0800ba04
 8009524:	0800ba08 	.word	0x0800ba08

08009528 <__retarget_lock_init_recursive>:
 8009528:	4770      	bx	lr

0800952a <__retarget_lock_acquire_recursive>:
 800952a:	4770      	bx	lr

0800952c <__retarget_lock_release_recursive>:
 800952c:	4770      	bx	lr
	...

08009530 <_localeconv_r>:
 8009530:	4800      	ldr	r0, [pc, #0]	@ (8009534 <_localeconv_r+0x4>)
 8009532:	4770      	bx	lr
 8009534:	20000168 	.word	0x20000168

08009538 <quorem>:
 8009538:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800953c:	6903      	ldr	r3, [r0, #16]
 800953e:	690c      	ldr	r4, [r1, #16]
 8009540:	42a3      	cmp	r3, r4
 8009542:	4607      	mov	r7, r0
 8009544:	db7e      	blt.n	8009644 <quorem+0x10c>
 8009546:	3c01      	subs	r4, #1
 8009548:	f101 0814 	add.w	r8, r1, #20
 800954c:	00a3      	lsls	r3, r4, #2
 800954e:	f100 0514 	add.w	r5, r0, #20
 8009552:	9300      	str	r3, [sp, #0]
 8009554:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009558:	9301      	str	r3, [sp, #4]
 800955a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800955e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009562:	3301      	adds	r3, #1
 8009564:	429a      	cmp	r2, r3
 8009566:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800956a:	fbb2 f6f3 	udiv	r6, r2, r3
 800956e:	d32e      	bcc.n	80095ce <quorem+0x96>
 8009570:	f04f 0a00 	mov.w	sl, #0
 8009574:	46c4      	mov	ip, r8
 8009576:	46ae      	mov	lr, r5
 8009578:	46d3      	mov	fp, sl
 800957a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800957e:	b298      	uxth	r0, r3
 8009580:	fb06 a000 	mla	r0, r6, r0, sl
 8009584:	0c02      	lsrs	r2, r0, #16
 8009586:	0c1b      	lsrs	r3, r3, #16
 8009588:	fb06 2303 	mla	r3, r6, r3, r2
 800958c:	f8de 2000 	ldr.w	r2, [lr]
 8009590:	b280      	uxth	r0, r0
 8009592:	b292      	uxth	r2, r2
 8009594:	1a12      	subs	r2, r2, r0
 8009596:	445a      	add	r2, fp
 8009598:	f8de 0000 	ldr.w	r0, [lr]
 800959c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80095a0:	b29b      	uxth	r3, r3
 80095a2:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80095a6:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80095aa:	b292      	uxth	r2, r2
 80095ac:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80095b0:	45e1      	cmp	r9, ip
 80095b2:	f84e 2b04 	str.w	r2, [lr], #4
 80095b6:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80095ba:	d2de      	bcs.n	800957a <quorem+0x42>
 80095bc:	9b00      	ldr	r3, [sp, #0]
 80095be:	58eb      	ldr	r3, [r5, r3]
 80095c0:	b92b      	cbnz	r3, 80095ce <quorem+0x96>
 80095c2:	9b01      	ldr	r3, [sp, #4]
 80095c4:	3b04      	subs	r3, #4
 80095c6:	429d      	cmp	r5, r3
 80095c8:	461a      	mov	r2, r3
 80095ca:	d32f      	bcc.n	800962c <quorem+0xf4>
 80095cc:	613c      	str	r4, [r7, #16]
 80095ce:	4638      	mov	r0, r7
 80095d0:	f001 faca 	bl	800ab68 <__mcmp>
 80095d4:	2800      	cmp	r0, #0
 80095d6:	db25      	blt.n	8009624 <quorem+0xec>
 80095d8:	4629      	mov	r1, r5
 80095da:	2000      	movs	r0, #0
 80095dc:	f858 2b04 	ldr.w	r2, [r8], #4
 80095e0:	f8d1 c000 	ldr.w	ip, [r1]
 80095e4:	fa1f fe82 	uxth.w	lr, r2
 80095e8:	fa1f f38c 	uxth.w	r3, ip
 80095ec:	eba3 030e 	sub.w	r3, r3, lr
 80095f0:	4403      	add	r3, r0
 80095f2:	0c12      	lsrs	r2, r2, #16
 80095f4:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80095f8:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80095fc:	b29b      	uxth	r3, r3
 80095fe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009602:	45c1      	cmp	r9, r8
 8009604:	f841 3b04 	str.w	r3, [r1], #4
 8009608:	ea4f 4022 	mov.w	r0, r2, asr #16
 800960c:	d2e6      	bcs.n	80095dc <quorem+0xa4>
 800960e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009612:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009616:	b922      	cbnz	r2, 8009622 <quorem+0xea>
 8009618:	3b04      	subs	r3, #4
 800961a:	429d      	cmp	r5, r3
 800961c:	461a      	mov	r2, r3
 800961e:	d30b      	bcc.n	8009638 <quorem+0x100>
 8009620:	613c      	str	r4, [r7, #16]
 8009622:	3601      	adds	r6, #1
 8009624:	4630      	mov	r0, r6
 8009626:	b003      	add	sp, #12
 8009628:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800962c:	6812      	ldr	r2, [r2, #0]
 800962e:	3b04      	subs	r3, #4
 8009630:	2a00      	cmp	r2, #0
 8009632:	d1cb      	bne.n	80095cc <quorem+0x94>
 8009634:	3c01      	subs	r4, #1
 8009636:	e7c6      	b.n	80095c6 <quorem+0x8e>
 8009638:	6812      	ldr	r2, [r2, #0]
 800963a:	3b04      	subs	r3, #4
 800963c:	2a00      	cmp	r2, #0
 800963e:	d1ef      	bne.n	8009620 <quorem+0xe8>
 8009640:	3c01      	subs	r4, #1
 8009642:	e7ea      	b.n	800961a <quorem+0xe2>
 8009644:	2000      	movs	r0, #0
 8009646:	e7ee      	b.n	8009626 <quorem+0xee>

08009648 <_dtoa_r>:
 8009648:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800964c:	69c7      	ldr	r7, [r0, #28]
 800964e:	b097      	sub	sp, #92	@ 0x5c
 8009650:	ed8d 0b04 	vstr	d0, [sp, #16]
 8009654:	ec55 4b10 	vmov	r4, r5, d0
 8009658:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800965a:	9107      	str	r1, [sp, #28]
 800965c:	4681      	mov	r9, r0
 800965e:	920c      	str	r2, [sp, #48]	@ 0x30
 8009660:	9311      	str	r3, [sp, #68]	@ 0x44
 8009662:	b97f      	cbnz	r7, 8009684 <_dtoa_r+0x3c>
 8009664:	2010      	movs	r0, #16
 8009666:	f7ff fbe3 	bl	8008e30 <malloc>
 800966a:	4602      	mov	r2, r0
 800966c:	f8c9 001c 	str.w	r0, [r9, #28]
 8009670:	b920      	cbnz	r0, 800967c <_dtoa_r+0x34>
 8009672:	4ba9      	ldr	r3, [pc, #676]	@ (8009918 <_dtoa_r+0x2d0>)
 8009674:	21ef      	movs	r1, #239	@ 0xef
 8009676:	48a9      	ldr	r0, [pc, #676]	@ (800991c <_dtoa_r+0x2d4>)
 8009678:	f001 fc5e 	bl	800af38 <__assert_func>
 800967c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8009680:	6007      	str	r7, [r0, #0]
 8009682:	60c7      	str	r7, [r0, #12]
 8009684:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009688:	6819      	ldr	r1, [r3, #0]
 800968a:	b159      	cbz	r1, 80096a4 <_dtoa_r+0x5c>
 800968c:	685a      	ldr	r2, [r3, #4]
 800968e:	604a      	str	r2, [r1, #4]
 8009690:	2301      	movs	r3, #1
 8009692:	4093      	lsls	r3, r2
 8009694:	608b      	str	r3, [r1, #8]
 8009696:	4648      	mov	r0, r9
 8009698:	f001 f834 	bl	800a704 <_Bfree>
 800969c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80096a0:	2200      	movs	r2, #0
 80096a2:	601a      	str	r2, [r3, #0]
 80096a4:	1e2b      	subs	r3, r5, #0
 80096a6:	bfb9      	ittee	lt
 80096a8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80096ac:	9305      	strlt	r3, [sp, #20]
 80096ae:	2300      	movge	r3, #0
 80096b0:	6033      	strge	r3, [r6, #0]
 80096b2:	9f05      	ldr	r7, [sp, #20]
 80096b4:	4b9a      	ldr	r3, [pc, #616]	@ (8009920 <_dtoa_r+0x2d8>)
 80096b6:	bfbc      	itt	lt
 80096b8:	2201      	movlt	r2, #1
 80096ba:	6032      	strlt	r2, [r6, #0]
 80096bc:	43bb      	bics	r3, r7
 80096be:	d112      	bne.n	80096e6 <_dtoa_r+0x9e>
 80096c0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80096c2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80096c6:	6013      	str	r3, [r2, #0]
 80096c8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80096cc:	4323      	orrs	r3, r4
 80096ce:	f000 855a 	beq.w	800a186 <_dtoa_r+0xb3e>
 80096d2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80096d4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8009934 <_dtoa_r+0x2ec>
 80096d8:	2b00      	cmp	r3, #0
 80096da:	f000 855c 	beq.w	800a196 <_dtoa_r+0xb4e>
 80096de:	f10a 0303 	add.w	r3, sl, #3
 80096e2:	f000 bd56 	b.w	800a192 <_dtoa_r+0xb4a>
 80096e6:	ed9d 7b04 	vldr	d7, [sp, #16]
 80096ea:	2200      	movs	r2, #0
 80096ec:	ec51 0b17 	vmov	r0, r1, d7
 80096f0:	2300      	movs	r3, #0
 80096f2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80096f6:	f7f7 f9e7 	bl	8000ac8 <__aeabi_dcmpeq>
 80096fa:	4680      	mov	r8, r0
 80096fc:	b158      	cbz	r0, 8009716 <_dtoa_r+0xce>
 80096fe:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8009700:	2301      	movs	r3, #1
 8009702:	6013      	str	r3, [r2, #0]
 8009704:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009706:	b113      	cbz	r3, 800970e <_dtoa_r+0xc6>
 8009708:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800970a:	4b86      	ldr	r3, [pc, #536]	@ (8009924 <_dtoa_r+0x2dc>)
 800970c:	6013      	str	r3, [r2, #0]
 800970e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8009938 <_dtoa_r+0x2f0>
 8009712:	f000 bd40 	b.w	800a196 <_dtoa_r+0xb4e>
 8009716:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800971a:	aa14      	add	r2, sp, #80	@ 0x50
 800971c:	a915      	add	r1, sp, #84	@ 0x54
 800971e:	4648      	mov	r0, r9
 8009720:	f001 fad2 	bl	800acc8 <__d2b>
 8009724:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8009728:	9002      	str	r0, [sp, #8]
 800972a:	2e00      	cmp	r6, #0
 800972c:	d078      	beq.n	8009820 <_dtoa_r+0x1d8>
 800972e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009730:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8009734:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009738:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800973c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8009740:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8009744:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8009748:	4619      	mov	r1, r3
 800974a:	2200      	movs	r2, #0
 800974c:	4b76      	ldr	r3, [pc, #472]	@ (8009928 <_dtoa_r+0x2e0>)
 800974e:	f7f6 fd9b 	bl	8000288 <__aeabi_dsub>
 8009752:	a36b      	add	r3, pc, #428	@ (adr r3, 8009900 <_dtoa_r+0x2b8>)
 8009754:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009758:	f7f6 ff4e 	bl	80005f8 <__aeabi_dmul>
 800975c:	a36a      	add	r3, pc, #424	@ (adr r3, 8009908 <_dtoa_r+0x2c0>)
 800975e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009762:	f7f6 fd93 	bl	800028c <__adddf3>
 8009766:	4604      	mov	r4, r0
 8009768:	4630      	mov	r0, r6
 800976a:	460d      	mov	r5, r1
 800976c:	f7f6 feda 	bl	8000524 <__aeabi_i2d>
 8009770:	a367      	add	r3, pc, #412	@ (adr r3, 8009910 <_dtoa_r+0x2c8>)
 8009772:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009776:	f7f6 ff3f 	bl	80005f8 <__aeabi_dmul>
 800977a:	4602      	mov	r2, r0
 800977c:	460b      	mov	r3, r1
 800977e:	4620      	mov	r0, r4
 8009780:	4629      	mov	r1, r5
 8009782:	f7f6 fd83 	bl	800028c <__adddf3>
 8009786:	4604      	mov	r4, r0
 8009788:	460d      	mov	r5, r1
 800978a:	f7f7 f9e5 	bl	8000b58 <__aeabi_d2iz>
 800978e:	2200      	movs	r2, #0
 8009790:	4607      	mov	r7, r0
 8009792:	2300      	movs	r3, #0
 8009794:	4620      	mov	r0, r4
 8009796:	4629      	mov	r1, r5
 8009798:	f7f7 f9a0 	bl	8000adc <__aeabi_dcmplt>
 800979c:	b140      	cbz	r0, 80097b0 <_dtoa_r+0x168>
 800979e:	4638      	mov	r0, r7
 80097a0:	f7f6 fec0 	bl	8000524 <__aeabi_i2d>
 80097a4:	4622      	mov	r2, r4
 80097a6:	462b      	mov	r3, r5
 80097a8:	f7f7 f98e 	bl	8000ac8 <__aeabi_dcmpeq>
 80097ac:	b900      	cbnz	r0, 80097b0 <_dtoa_r+0x168>
 80097ae:	3f01      	subs	r7, #1
 80097b0:	2f16      	cmp	r7, #22
 80097b2:	d852      	bhi.n	800985a <_dtoa_r+0x212>
 80097b4:	4b5d      	ldr	r3, [pc, #372]	@ (800992c <_dtoa_r+0x2e4>)
 80097b6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80097ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097be:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80097c2:	f7f7 f98b 	bl	8000adc <__aeabi_dcmplt>
 80097c6:	2800      	cmp	r0, #0
 80097c8:	d049      	beq.n	800985e <_dtoa_r+0x216>
 80097ca:	3f01      	subs	r7, #1
 80097cc:	2300      	movs	r3, #0
 80097ce:	9310      	str	r3, [sp, #64]	@ 0x40
 80097d0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80097d2:	1b9b      	subs	r3, r3, r6
 80097d4:	1e5a      	subs	r2, r3, #1
 80097d6:	bf45      	ittet	mi
 80097d8:	f1c3 0301 	rsbmi	r3, r3, #1
 80097dc:	9300      	strmi	r3, [sp, #0]
 80097de:	2300      	movpl	r3, #0
 80097e0:	2300      	movmi	r3, #0
 80097e2:	9206      	str	r2, [sp, #24]
 80097e4:	bf54      	ite	pl
 80097e6:	9300      	strpl	r3, [sp, #0]
 80097e8:	9306      	strmi	r3, [sp, #24]
 80097ea:	2f00      	cmp	r7, #0
 80097ec:	db39      	blt.n	8009862 <_dtoa_r+0x21a>
 80097ee:	9b06      	ldr	r3, [sp, #24]
 80097f0:	970d      	str	r7, [sp, #52]	@ 0x34
 80097f2:	443b      	add	r3, r7
 80097f4:	9306      	str	r3, [sp, #24]
 80097f6:	2300      	movs	r3, #0
 80097f8:	9308      	str	r3, [sp, #32]
 80097fa:	9b07      	ldr	r3, [sp, #28]
 80097fc:	2b09      	cmp	r3, #9
 80097fe:	d863      	bhi.n	80098c8 <_dtoa_r+0x280>
 8009800:	2b05      	cmp	r3, #5
 8009802:	bfc4      	itt	gt
 8009804:	3b04      	subgt	r3, #4
 8009806:	9307      	strgt	r3, [sp, #28]
 8009808:	9b07      	ldr	r3, [sp, #28]
 800980a:	f1a3 0302 	sub.w	r3, r3, #2
 800980e:	bfcc      	ite	gt
 8009810:	2400      	movgt	r4, #0
 8009812:	2401      	movle	r4, #1
 8009814:	2b03      	cmp	r3, #3
 8009816:	d863      	bhi.n	80098e0 <_dtoa_r+0x298>
 8009818:	e8df f003 	tbb	[pc, r3]
 800981c:	2b375452 	.word	0x2b375452
 8009820:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8009824:	441e      	add	r6, r3
 8009826:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800982a:	2b20      	cmp	r3, #32
 800982c:	bfc1      	itttt	gt
 800982e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8009832:	409f      	lslgt	r7, r3
 8009834:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8009838:	fa24 f303 	lsrgt.w	r3, r4, r3
 800983c:	bfd6      	itet	le
 800983e:	f1c3 0320 	rsble	r3, r3, #32
 8009842:	ea47 0003 	orrgt.w	r0, r7, r3
 8009846:	fa04 f003 	lslle.w	r0, r4, r3
 800984a:	f7f6 fe5b 	bl	8000504 <__aeabi_ui2d>
 800984e:	2201      	movs	r2, #1
 8009850:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8009854:	3e01      	subs	r6, #1
 8009856:	9212      	str	r2, [sp, #72]	@ 0x48
 8009858:	e776      	b.n	8009748 <_dtoa_r+0x100>
 800985a:	2301      	movs	r3, #1
 800985c:	e7b7      	b.n	80097ce <_dtoa_r+0x186>
 800985e:	9010      	str	r0, [sp, #64]	@ 0x40
 8009860:	e7b6      	b.n	80097d0 <_dtoa_r+0x188>
 8009862:	9b00      	ldr	r3, [sp, #0]
 8009864:	1bdb      	subs	r3, r3, r7
 8009866:	9300      	str	r3, [sp, #0]
 8009868:	427b      	negs	r3, r7
 800986a:	9308      	str	r3, [sp, #32]
 800986c:	2300      	movs	r3, #0
 800986e:	930d      	str	r3, [sp, #52]	@ 0x34
 8009870:	e7c3      	b.n	80097fa <_dtoa_r+0x1b2>
 8009872:	2301      	movs	r3, #1
 8009874:	9309      	str	r3, [sp, #36]	@ 0x24
 8009876:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009878:	eb07 0b03 	add.w	fp, r7, r3
 800987c:	f10b 0301 	add.w	r3, fp, #1
 8009880:	2b01      	cmp	r3, #1
 8009882:	9303      	str	r3, [sp, #12]
 8009884:	bfb8      	it	lt
 8009886:	2301      	movlt	r3, #1
 8009888:	e006      	b.n	8009898 <_dtoa_r+0x250>
 800988a:	2301      	movs	r3, #1
 800988c:	9309      	str	r3, [sp, #36]	@ 0x24
 800988e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009890:	2b00      	cmp	r3, #0
 8009892:	dd28      	ble.n	80098e6 <_dtoa_r+0x29e>
 8009894:	469b      	mov	fp, r3
 8009896:	9303      	str	r3, [sp, #12]
 8009898:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800989c:	2100      	movs	r1, #0
 800989e:	2204      	movs	r2, #4
 80098a0:	f102 0514 	add.w	r5, r2, #20
 80098a4:	429d      	cmp	r5, r3
 80098a6:	d926      	bls.n	80098f6 <_dtoa_r+0x2ae>
 80098a8:	6041      	str	r1, [r0, #4]
 80098aa:	4648      	mov	r0, r9
 80098ac:	f000 feea 	bl	800a684 <_Balloc>
 80098b0:	4682      	mov	sl, r0
 80098b2:	2800      	cmp	r0, #0
 80098b4:	d142      	bne.n	800993c <_dtoa_r+0x2f4>
 80098b6:	4b1e      	ldr	r3, [pc, #120]	@ (8009930 <_dtoa_r+0x2e8>)
 80098b8:	4602      	mov	r2, r0
 80098ba:	f240 11af 	movw	r1, #431	@ 0x1af
 80098be:	e6da      	b.n	8009676 <_dtoa_r+0x2e>
 80098c0:	2300      	movs	r3, #0
 80098c2:	e7e3      	b.n	800988c <_dtoa_r+0x244>
 80098c4:	2300      	movs	r3, #0
 80098c6:	e7d5      	b.n	8009874 <_dtoa_r+0x22c>
 80098c8:	2401      	movs	r4, #1
 80098ca:	2300      	movs	r3, #0
 80098cc:	9307      	str	r3, [sp, #28]
 80098ce:	9409      	str	r4, [sp, #36]	@ 0x24
 80098d0:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 80098d4:	2200      	movs	r2, #0
 80098d6:	f8cd b00c 	str.w	fp, [sp, #12]
 80098da:	2312      	movs	r3, #18
 80098dc:	920c      	str	r2, [sp, #48]	@ 0x30
 80098de:	e7db      	b.n	8009898 <_dtoa_r+0x250>
 80098e0:	2301      	movs	r3, #1
 80098e2:	9309      	str	r3, [sp, #36]	@ 0x24
 80098e4:	e7f4      	b.n	80098d0 <_dtoa_r+0x288>
 80098e6:	f04f 0b01 	mov.w	fp, #1
 80098ea:	f8cd b00c 	str.w	fp, [sp, #12]
 80098ee:	465b      	mov	r3, fp
 80098f0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80098f4:	e7d0      	b.n	8009898 <_dtoa_r+0x250>
 80098f6:	3101      	adds	r1, #1
 80098f8:	0052      	lsls	r2, r2, #1
 80098fa:	e7d1      	b.n	80098a0 <_dtoa_r+0x258>
 80098fc:	f3af 8000 	nop.w
 8009900:	636f4361 	.word	0x636f4361
 8009904:	3fd287a7 	.word	0x3fd287a7
 8009908:	8b60c8b3 	.word	0x8b60c8b3
 800990c:	3fc68a28 	.word	0x3fc68a28
 8009910:	509f79fb 	.word	0x509f79fb
 8009914:	3fd34413 	.word	0x3fd34413
 8009918:	0800b6c9 	.word	0x0800b6c9
 800991c:	0800b6e0 	.word	0x0800b6e0
 8009920:	7ff00000 	.word	0x7ff00000
 8009924:	0800b699 	.word	0x0800b699
 8009928:	3ff80000 	.word	0x3ff80000
 800992c:	0800b830 	.word	0x0800b830
 8009930:	0800b738 	.word	0x0800b738
 8009934:	0800b6c5 	.word	0x0800b6c5
 8009938:	0800b698 	.word	0x0800b698
 800993c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009940:	6018      	str	r0, [r3, #0]
 8009942:	9b03      	ldr	r3, [sp, #12]
 8009944:	2b0e      	cmp	r3, #14
 8009946:	f200 80a1 	bhi.w	8009a8c <_dtoa_r+0x444>
 800994a:	2c00      	cmp	r4, #0
 800994c:	f000 809e 	beq.w	8009a8c <_dtoa_r+0x444>
 8009950:	2f00      	cmp	r7, #0
 8009952:	dd33      	ble.n	80099bc <_dtoa_r+0x374>
 8009954:	4b9c      	ldr	r3, [pc, #624]	@ (8009bc8 <_dtoa_r+0x580>)
 8009956:	f007 020f 	and.w	r2, r7, #15
 800995a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800995e:	ed93 7b00 	vldr	d7, [r3]
 8009962:	05f8      	lsls	r0, r7, #23
 8009964:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8009968:	ea4f 1427 	mov.w	r4, r7, asr #4
 800996c:	d516      	bpl.n	800999c <_dtoa_r+0x354>
 800996e:	4b97      	ldr	r3, [pc, #604]	@ (8009bcc <_dtoa_r+0x584>)
 8009970:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009974:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009978:	f7f6 ff68 	bl	800084c <__aeabi_ddiv>
 800997c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009980:	f004 040f 	and.w	r4, r4, #15
 8009984:	2603      	movs	r6, #3
 8009986:	4d91      	ldr	r5, [pc, #580]	@ (8009bcc <_dtoa_r+0x584>)
 8009988:	b954      	cbnz	r4, 80099a0 <_dtoa_r+0x358>
 800998a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800998e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009992:	f7f6 ff5b 	bl	800084c <__aeabi_ddiv>
 8009996:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800999a:	e028      	b.n	80099ee <_dtoa_r+0x3a6>
 800999c:	2602      	movs	r6, #2
 800999e:	e7f2      	b.n	8009986 <_dtoa_r+0x33e>
 80099a0:	07e1      	lsls	r1, r4, #31
 80099a2:	d508      	bpl.n	80099b6 <_dtoa_r+0x36e>
 80099a4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80099a8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80099ac:	f7f6 fe24 	bl	80005f8 <__aeabi_dmul>
 80099b0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80099b4:	3601      	adds	r6, #1
 80099b6:	1064      	asrs	r4, r4, #1
 80099b8:	3508      	adds	r5, #8
 80099ba:	e7e5      	b.n	8009988 <_dtoa_r+0x340>
 80099bc:	f000 80af 	beq.w	8009b1e <_dtoa_r+0x4d6>
 80099c0:	427c      	negs	r4, r7
 80099c2:	4b81      	ldr	r3, [pc, #516]	@ (8009bc8 <_dtoa_r+0x580>)
 80099c4:	4d81      	ldr	r5, [pc, #516]	@ (8009bcc <_dtoa_r+0x584>)
 80099c6:	f004 020f 	and.w	r2, r4, #15
 80099ca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80099ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099d2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80099d6:	f7f6 fe0f 	bl	80005f8 <__aeabi_dmul>
 80099da:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80099de:	1124      	asrs	r4, r4, #4
 80099e0:	2300      	movs	r3, #0
 80099e2:	2602      	movs	r6, #2
 80099e4:	2c00      	cmp	r4, #0
 80099e6:	f040 808f 	bne.w	8009b08 <_dtoa_r+0x4c0>
 80099ea:	2b00      	cmp	r3, #0
 80099ec:	d1d3      	bne.n	8009996 <_dtoa_r+0x34e>
 80099ee:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80099f0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80099f4:	2b00      	cmp	r3, #0
 80099f6:	f000 8094 	beq.w	8009b22 <_dtoa_r+0x4da>
 80099fa:	4b75      	ldr	r3, [pc, #468]	@ (8009bd0 <_dtoa_r+0x588>)
 80099fc:	2200      	movs	r2, #0
 80099fe:	4620      	mov	r0, r4
 8009a00:	4629      	mov	r1, r5
 8009a02:	f7f7 f86b 	bl	8000adc <__aeabi_dcmplt>
 8009a06:	2800      	cmp	r0, #0
 8009a08:	f000 808b 	beq.w	8009b22 <_dtoa_r+0x4da>
 8009a0c:	9b03      	ldr	r3, [sp, #12]
 8009a0e:	2b00      	cmp	r3, #0
 8009a10:	f000 8087 	beq.w	8009b22 <_dtoa_r+0x4da>
 8009a14:	f1bb 0f00 	cmp.w	fp, #0
 8009a18:	dd34      	ble.n	8009a84 <_dtoa_r+0x43c>
 8009a1a:	4620      	mov	r0, r4
 8009a1c:	4b6d      	ldr	r3, [pc, #436]	@ (8009bd4 <_dtoa_r+0x58c>)
 8009a1e:	2200      	movs	r2, #0
 8009a20:	4629      	mov	r1, r5
 8009a22:	f7f6 fde9 	bl	80005f8 <__aeabi_dmul>
 8009a26:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009a2a:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8009a2e:	3601      	adds	r6, #1
 8009a30:	465c      	mov	r4, fp
 8009a32:	4630      	mov	r0, r6
 8009a34:	f7f6 fd76 	bl	8000524 <__aeabi_i2d>
 8009a38:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009a3c:	f7f6 fddc 	bl	80005f8 <__aeabi_dmul>
 8009a40:	4b65      	ldr	r3, [pc, #404]	@ (8009bd8 <_dtoa_r+0x590>)
 8009a42:	2200      	movs	r2, #0
 8009a44:	f7f6 fc22 	bl	800028c <__adddf3>
 8009a48:	4605      	mov	r5, r0
 8009a4a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8009a4e:	2c00      	cmp	r4, #0
 8009a50:	d16a      	bne.n	8009b28 <_dtoa_r+0x4e0>
 8009a52:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009a56:	4b61      	ldr	r3, [pc, #388]	@ (8009bdc <_dtoa_r+0x594>)
 8009a58:	2200      	movs	r2, #0
 8009a5a:	f7f6 fc15 	bl	8000288 <__aeabi_dsub>
 8009a5e:	4602      	mov	r2, r0
 8009a60:	460b      	mov	r3, r1
 8009a62:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009a66:	462a      	mov	r2, r5
 8009a68:	4633      	mov	r3, r6
 8009a6a:	f7f7 f855 	bl	8000b18 <__aeabi_dcmpgt>
 8009a6e:	2800      	cmp	r0, #0
 8009a70:	f040 8298 	bne.w	8009fa4 <_dtoa_r+0x95c>
 8009a74:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009a78:	462a      	mov	r2, r5
 8009a7a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8009a7e:	f7f7 f82d 	bl	8000adc <__aeabi_dcmplt>
 8009a82:	bb38      	cbnz	r0, 8009ad4 <_dtoa_r+0x48c>
 8009a84:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8009a88:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8009a8c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8009a8e:	2b00      	cmp	r3, #0
 8009a90:	f2c0 8157 	blt.w	8009d42 <_dtoa_r+0x6fa>
 8009a94:	2f0e      	cmp	r7, #14
 8009a96:	f300 8154 	bgt.w	8009d42 <_dtoa_r+0x6fa>
 8009a9a:	4b4b      	ldr	r3, [pc, #300]	@ (8009bc8 <_dtoa_r+0x580>)
 8009a9c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009aa0:	ed93 7b00 	vldr	d7, [r3]
 8009aa4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009aa6:	2b00      	cmp	r3, #0
 8009aa8:	ed8d 7b00 	vstr	d7, [sp]
 8009aac:	f280 80e5 	bge.w	8009c7a <_dtoa_r+0x632>
 8009ab0:	9b03      	ldr	r3, [sp, #12]
 8009ab2:	2b00      	cmp	r3, #0
 8009ab4:	f300 80e1 	bgt.w	8009c7a <_dtoa_r+0x632>
 8009ab8:	d10c      	bne.n	8009ad4 <_dtoa_r+0x48c>
 8009aba:	4b48      	ldr	r3, [pc, #288]	@ (8009bdc <_dtoa_r+0x594>)
 8009abc:	2200      	movs	r2, #0
 8009abe:	ec51 0b17 	vmov	r0, r1, d7
 8009ac2:	f7f6 fd99 	bl	80005f8 <__aeabi_dmul>
 8009ac6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009aca:	f7f7 f81b 	bl	8000b04 <__aeabi_dcmpge>
 8009ace:	2800      	cmp	r0, #0
 8009ad0:	f000 8266 	beq.w	8009fa0 <_dtoa_r+0x958>
 8009ad4:	2400      	movs	r4, #0
 8009ad6:	4625      	mov	r5, r4
 8009ad8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009ada:	4656      	mov	r6, sl
 8009adc:	ea6f 0803 	mvn.w	r8, r3
 8009ae0:	2700      	movs	r7, #0
 8009ae2:	4621      	mov	r1, r4
 8009ae4:	4648      	mov	r0, r9
 8009ae6:	f000 fe0d 	bl	800a704 <_Bfree>
 8009aea:	2d00      	cmp	r5, #0
 8009aec:	f000 80bd 	beq.w	8009c6a <_dtoa_r+0x622>
 8009af0:	b12f      	cbz	r7, 8009afe <_dtoa_r+0x4b6>
 8009af2:	42af      	cmp	r7, r5
 8009af4:	d003      	beq.n	8009afe <_dtoa_r+0x4b6>
 8009af6:	4639      	mov	r1, r7
 8009af8:	4648      	mov	r0, r9
 8009afa:	f000 fe03 	bl	800a704 <_Bfree>
 8009afe:	4629      	mov	r1, r5
 8009b00:	4648      	mov	r0, r9
 8009b02:	f000 fdff 	bl	800a704 <_Bfree>
 8009b06:	e0b0      	b.n	8009c6a <_dtoa_r+0x622>
 8009b08:	07e2      	lsls	r2, r4, #31
 8009b0a:	d505      	bpl.n	8009b18 <_dtoa_r+0x4d0>
 8009b0c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009b10:	f7f6 fd72 	bl	80005f8 <__aeabi_dmul>
 8009b14:	3601      	adds	r6, #1
 8009b16:	2301      	movs	r3, #1
 8009b18:	1064      	asrs	r4, r4, #1
 8009b1a:	3508      	adds	r5, #8
 8009b1c:	e762      	b.n	80099e4 <_dtoa_r+0x39c>
 8009b1e:	2602      	movs	r6, #2
 8009b20:	e765      	b.n	80099ee <_dtoa_r+0x3a6>
 8009b22:	9c03      	ldr	r4, [sp, #12]
 8009b24:	46b8      	mov	r8, r7
 8009b26:	e784      	b.n	8009a32 <_dtoa_r+0x3ea>
 8009b28:	4b27      	ldr	r3, [pc, #156]	@ (8009bc8 <_dtoa_r+0x580>)
 8009b2a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009b2c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009b30:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009b34:	4454      	add	r4, sl
 8009b36:	2900      	cmp	r1, #0
 8009b38:	d054      	beq.n	8009be4 <_dtoa_r+0x59c>
 8009b3a:	4929      	ldr	r1, [pc, #164]	@ (8009be0 <_dtoa_r+0x598>)
 8009b3c:	2000      	movs	r0, #0
 8009b3e:	f7f6 fe85 	bl	800084c <__aeabi_ddiv>
 8009b42:	4633      	mov	r3, r6
 8009b44:	462a      	mov	r2, r5
 8009b46:	f7f6 fb9f 	bl	8000288 <__aeabi_dsub>
 8009b4a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009b4e:	4656      	mov	r6, sl
 8009b50:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009b54:	f7f7 f800 	bl	8000b58 <__aeabi_d2iz>
 8009b58:	4605      	mov	r5, r0
 8009b5a:	f7f6 fce3 	bl	8000524 <__aeabi_i2d>
 8009b5e:	4602      	mov	r2, r0
 8009b60:	460b      	mov	r3, r1
 8009b62:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009b66:	f7f6 fb8f 	bl	8000288 <__aeabi_dsub>
 8009b6a:	3530      	adds	r5, #48	@ 0x30
 8009b6c:	4602      	mov	r2, r0
 8009b6e:	460b      	mov	r3, r1
 8009b70:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009b74:	f806 5b01 	strb.w	r5, [r6], #1
 8009b78:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009b7c:	f7f6 ffae 	bl	8000adc <__aeabi_dcmplt>
 8009b80:	2800      	cmp	r0, #0
 8009b82:	d172      	bne.n	8009c6a <_dtoa_r+0x622>
 8009b84:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009b88:	4911      	ldr	r1, [pc, #68]	@ (8009bd0 <_dtoa_r+0x588>)
 8009b8a:	2000      	movs	r0, #0
 8009b8c:	f7f6 fb7c 	bl	8000288 <__aeabi_dsub>
 8009b90:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009b94:	f7f6 ffa2 	bl	8000adc <__aeabi_dcmplt>
 8009b98:	2800      	cmp	r0, #0
 8009b9a:	f040 80b4 	bne.w	8009d06 <_dtoa_r+0x6be>
 8009b9e:	42a6      	cmp	r6, r4
 8009ba0:	f43f af70 	beq.w	8009a84 <_dtoa_r+0x43c>
 8009ba4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009ba8:	4b0a      	ldr	r3, [pc, #40]	@ (8009bd4 <_dtoa_r+0x58c>)
 8009baa:	2200      	movs	r2, #0
 8009bac:	f7f6 fd24 	bl	80005f8 <__aeabi_dmul>
 8009bb0:	4b08      	ldr	r3, [pc, #32]	@ (8009bd4 <_dtoa_r+0x58c>)
 8009bb2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009bb6:	2200      	movs	r2, #0
 8009bb8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009bbc:	f7f6 fd1c 	bl	80005f8 <__aeabi_dmul>
 8009bc0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009bc4:	e7c4      	b.n	8009b50 <_dtoa_r+0x508>
 8009bc6:	bf00      	nop
 8009bc8:	0800b830 	.word	0x0800b830
 8009bcc:	0800b808 	.word	0x0800b808
 8009bd0:	3ff00000 	.word	0x3ff00000
 8009bd4:	40240000 	.word	0x40240000
 8009bd8:	401c0000 	.word	0x401c0000
 8009bdc:	40140000 	.word	0x40140000
 8009be0:	3fe00000 	.word	0x3fe00000
 8009be4:	4631      	mov	r1, r6
 8009be6:	4628      	mov	r0, r5
 8009be8:	f7f6 fd06 	bl	80005f8 <__aeabi_dmul>
 8009bec:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009bf0:	9413      	str	r4, [sp, #76]	@ 0x4c
 8009bf2:	4656      	mov	r6, sl
 8009bf4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009bf8:	f7f6 ffae 	bl	8000b58 <__aeabi_d2iz>
 8009bfc:	4605      	mov	r5, r0
 8009bfe:	f7f6 fc91 	bl	8000524 <__aeabi_i2d>
 8009c02:	4602      	mov	r2, r0
 8009c04:	460b      	mov	r3, r1
 8009c06:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009c0a:	f7f6 fb3d 	bl	8000288 <__aeabi_dsub>
 8009c0e:	3530      	adds	r5, #48	@ 0x30
 8009c10:	f806 5b01 	strb.w	r5, [r6], #1
 8009c14:	4602      	mov	r2, r0
 8009c16:	460b      	mov	r3, r1
 8009c18:	42a6      	cmp	r6, r4
 8009c1a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009c1e:	f04f 0200 	mov.w	r2, #0
 8009c22:	d124      	bne.n	8009c6e <_dtoa_r+0x626>
 8009c24:	4baf      	ldr	r3, [pc, #700]	@ (8009ee4 <_dtoa_r+0x89c>)
 8009c26:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009c2a:	f7f6 fb2f 	bl	800028c <__adddf3>
 8009c2e:	4602      	mov	r2, r0
 8009c30:	460b      	mov	r3, r1
 8009c32:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009c36:	f7f6 ff6f 	bl	8000b18 <__aeabi_dcmpgt>
 8009c3a:	2800      	cmp	r0, #0
 8009c3c:	d163      	bne.n	8009d06 <_dtoa_r+0x6be>
 8009c3e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009c42:	49a8      	ldr	r1, [pc, #672]	@ (8009ee4 <_dtoa_r+0x89c>)
 8009c44:	2000      	movs	r0, #0
 8009c46:	f7f6 fb1f 	bl	8000288 <__aeabi_dsub>
 8009c4a:	4602      	mov	r2, r0
 8009c4c:	460b      	mov	r3, r1
 8009c4e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009c52:	f7f6 ff43 	bl	8000adc <__aeabi_dcmplt>
 8009c56:	2800      	cmp	r0, #0
 8009c58:	f43f af14 	beq.w	8009a84 <_dtoa_r+0x43c>
 8009c5c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8009c5e:	1e73      	subs	r3, r6, #1
 8009c60:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009c62:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009c66:	2b30      	cmp	r3, #48	@ 0x30
 8009c68:	d0f8      	beq.n	8009c5c <_dtoa_r+0x614>
 8009c6a:	4647      	mov	r7, r8
 8009c6c:	e03b      	b.n	8009ce6 <_dtoa_r+0x69e>
 8009c6e:	4b9e      	ldr	r3, [pc, #632]	@ (8009ee8 <_dtoa_r+0x8a0>)
 8009c70:	f7f6 fcc2 	bl	80005f8 <__aeabi_dmul>
 8009c74:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009c78:	e7bc      	b.n	8009bf4 <_dtoa_r+0x5ac>
 8009c7a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8009c7e:	4656      	mov	r6, sl
 8009c80:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009c84:	4620      	mov	r0, r4
 8009c86:	4629      	mov	r1, r5
 8009c88:	f7f6 fde0 	bl	800084c <__aeabi_ddiv>
 8009c8c:	f7f6 ff64 	bl	8000b58 <__aeabi_d2iz>
 8009c90:	4680      	mov	r8, r0
 8009c92:	f7f6 fc47 	bl	8000524 <__aeabi_i2d>
 8009c96:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009c9a:	f7f6 fcad 	bl	80005f8 <__aeabi_dmul>
 8009c9e:	4602      	mov	r2, r0
 8009ca0:	460b      	mov	r3, r1
 8009ca2:	4620      	mov	r0, r4
 8009ca4:	4629      	mov	r1, r5
 8009ca6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8009caa:	f7f6 faed 	bl	8000288 <__aeabi_dsub>
 8009cae:	f806 4b01 	strb.w	r4, [r6], #1
 8009cb2:	9d03      	ldr	r5, [sp, #12]
 8009cb4:	eba6 040a 	sub.w	r4, r6, sl
 8009cb8:	42a5      	cmp	r5, r4
 8009cba:	4602      	mov	r2, r0
 8009cbc:	460b      	mov	r3, r1
 8009cbe:	d133      	bne.n	8009d28 <_dtoa_r+0x6e0>
 8009cc0:	f7f6 fae4 	bl	800028c <__adddf3>
 8009cc4:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009cc8:	4604      	mov	r4, r0
 8009cca:	460d      	mov	r5, r1
 8009ccc:	f7f6 ff24 	bl	8000b18 <__aeabi_dcmpgt>
 8009cd0:	b9c0      	cbnz	r0, 8009d04 <_dtoa_r+0x6bc>
 8009cd2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009cd6:	4620      	mov	r0, r4
 8009cd8:	4629      	mov	r1, r5
 8009cda:	f7f6 fef5 	bl	8000ac8 <__aeabi_dcmpeq>
 8009cde:	b110      	cbz	r0, 8009ce6 <_dtoa_r+0x69e>
 8009ce0:	f018 0f01 	tst.w	r8, #1
 8009ce4:	d10e      	bne.n	8009d04 <_dtoa_r+0x6bc>
 8009ce6:	9902      	ldr	r1, [sp, #8]
 8009ce8:	4648      	mov	r0, r9
 8009cea:	f000 fd0b 	bl	800a704 <_Bfree>
 8009cee:	2300      	movs	r3, #0
 8009cf0:	7033      	strb	r3, [r6, #0]
 8009cf2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009cf4:	3701      	adds	r7, #1
 8009cf6:	601f      	str	r7, [r3, #0]
 8009cf8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009cfa:	2b00      	cmp	r3, #0
 8009cfc:	f000 824b 	beq.w	800a196 <_dtoa_r+0xb4e>
 8009d00:	601e      	str	r6, [r3, #0]
 8009d02:	e248      	b.n	800a196 <_dtoa_r+0xb4e>
 8009d04:	46b8      	mov	r8, r7
 8009d06:	4633      	mov	r3, r6
 8009d08:	461e      	mov	r6, r3
 8009d0a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009d0e:	2a39      	cmp	r2, #57	@ 0x39
 8009d10:	d106      	bne.n	8009d20 <_dtoa_r+0x6d8>
 8009d12:	459a      	cmp	sl, r3
 8009d14:	d1f8      	bne.n	8009d08 <_dtoa_r+0x6c0>
 8009d16:	2230      	movs	r2, #48	@ 0x30
 8009d18:	f108 0801 	add.w	r8, r8, #1
 8009d1c:	f88a 2000 	strb.w	r2, [sl]
 8009d20:	781a      	ldrb	r2, [r3, #0]
 8009d22:	3201      	adds	r2, #1
 8009d24:	701a      	strb	r2, [r3, #0]
 8009d26:	e7a0      	b.n	8009c6a <_dtoa_r+0x622>
 8009d28:	4b6f      	ldr	r3, [pc, #444]	@ (8009ee8 <_dtoa_r+0x8a0>)
 8009d2a:	2200      	movs	r2, #0
 8009d2c:	f7f6 fc64 	bl	80005f8 <__aeabi_dmul>
 8009d30:	2200      	movs	r2, #0
 8009d32:	2300      	movs	r3, #0
 8009d34:	4604      	mov	r4, r0
 8009d36:	460d      	mov	r5, r1
 8009d38:	f7f6 fec6 	bl	8000ac8 <__aeabi_dcmpeq>
 8009d3c:	2800      	cmp	r0, #0
 8009d3e:	d09f      	beq.n	8009c80 <_dtoa_r+0x638>
 8009d40:	e7d1      	b.n	8009ce6 <_dtoa_r+0x69e>
 8009d42:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009d44:	2a00      	cmp	r2, #0
 8009d46:	f000 80ea 	beq.w	8009f1e <_dtoa_r+0x8d6>
 8009d4a:	9a07      	ldr	r2, [sp, #28]
 8009d4c:	2a01      	cmp	r2, #1
 8009d4e:	f300 80cd 	bgt.w	8009eec <_dtoa_r+0x8a4>
 8009d52:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8009d54:	2a00      	cmp	r2, #0
 8009d56:	f000 80c1 	beq.w	8009edc <_dtoa_r+0x894>
 8009d5a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8009d5e:	9c08      	ldr	r4, [sp, #32]
 8009d60:	9e00      	ldr	r6, [sp, #0]
 8009d62:	9a00      	ldr	r2, [sp, #0]
 8009d64:	441a      	add	r2, r3
 8009d66:	9200      	str	r2, [sp, #0]
 8009d68:	9a06      	ldr	r2, [sp, #24]
 8009d6a:	2101      	movs	r1, #1
 8009d6c:	441a      	add	r2, r3
 8009d6e:	4648      	mov	r0, r9
 8009d70:	9206      	str	r2, [sp, #24]
 8009d72:	f000 fd7b 	bl	800a86c <__i2b>
 8009d76:	4605      	mov	r5, r0
 8009d78:	b166      	cbz	r6, 8009d94 <_dtoa_r+0x74c>
 8009d7a:	9b06      	ldr	r3, [sp, #24]
 8009d7c:	2b00      	cmp	r3, #0
 8009d7e:	dd09      	ble.n	8009d94 <_dtoa_r+0x74c>
 8009d80:	42b3      	cmp	r3, r6
 8009d82:	9a00      	ldr	r2, [sp, #0]
 8009d84:	bfa8      	it	ge
 8009d86:	4633      	movge	r3, r6
 8009d88:	1ad2      	subs	r2, r2, r3
 8009d8a:	9200      	str	r2, [sp, #0]
 8009d8c:	9a06      	ldr	r2, [sp, #24]
 8009d8e:	1af6      	subs	r6, r6, r3
 8009d90:	1ad3      	subs	r3, r2, r3
 8009d92:	9306      	str	r3, [sp, #24]
 8009d94:	9b08      	ldr	r3, [sp, #32]
 8009d96:	b30b      	cbz	r3, 8009ddc <_dtoa_r+0x794>
 8009d98:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d9a:	2b00      	cmp	r3, #0
 8009d9c:	f000 80c6 	beq.w	8009f2c <_dtoa_r+0x8e4>
 8009da0:	2c00      	cmp	r4, #0
 8009da2:	f000 80c0 	beq.w	8009f26 <_dtoa_r+0x8de>
 8009da6:	4629      	mov	r1, r5
 8009da8:	4622      	mov	r2, r4
 8009daa:	4648      	mov	r0, r9
 8009dac:	f000 fe16 	bl	800a9dc <__pow5mult>
 8009db0:	9a02      	ldr	r2, [sp, #8]
 8009db2:	4601      	mov	r1, r0
 8009db4:	4605      	mov	r5, r0
 8009db6:	4648      	mov	r0, r9
 8009db8:	f000 fd6e 	bl	800a898 <__multiply>
 8009dbc:	9902      	ldr	r1, [sp, #8]
 8009dbe:	4680      	mov	r8, r0
 8009dc0:	4648      	mov	r0, r9
 8009dc2:	f000 fc9f 	bl	800a704 <_Bfree>
 8009dc6:	9b08      	ldr	r3, [sp, #32]
 8009dc8:	1b1b      	subs	r3, r3, r4
 8009dca:	9308      	str	r3, [sp, #32]
 8009dcc:	f000 80b1 	beq.w	8009f32 <_dtoa_r+0x8ea>
 8009dd0:	9a08      	ldr	r2, [sp, #32]
 8009dd2:	4641      	mov	r1, r8
 8009dd4:	4648      	mov	r0, r9
 8009dd6:	f000 fe01 	bl	800a9dc <__pow5mult>
 8009dda:	9002      	str	r0, [sp, #8]
 8009ddc:	2101      	movs	r1, #1
 8009dde:	4648      	mov	r0, r9
 8009de0:	f000 fd44 	bl	800a86c <__i2b>
 8009de4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009de6:	4604      	mov	r4, r0
 8009de8:	2b00      	cmp	r3, #0
 8009dea:	f000 81d8 	beq.w	800a19e <_dtoa_r+0xb56>
 8009dee:	461a      	mov	r2, r3
 8009df0:	4601      	mov	r1, r0
 8009df2:	4648      	mov	r0, r9
 8009df4:	f000 fdf2 	bl	800a9dc <__pow5mult>
 8009df8:	9b07      	ldr	r3, [sp, #28]
 8009dfa:	2b01      	cmp	r3, #1
 8009dfc:	4604      	mov	r4, r0
 8009dfe:	f300 809f 	bgt.w	8009f40 <_dtoa_r+0x8f8>
 8009e02:	9b04      	ldr	r3, [sp, #16]
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	f040 8097 	bne.w	8009f38 <_dtoa_r+0x8f0>
 8009e0a:	9b05      	ldr	r3, [sp, #20]
 8009e0c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009e10:	2b00      	cmp	r3, #0
 8009e12:	f040 8093 	bne.w	8009f3c <_dtoa_r+0x8f4>
 8009e16:	9b05      	ldr	r3, [sp, #20]
 8009e18:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009e1c:	0d1b      	lsrs	r3, r3, #20
 8009e1e:	051b      	lsls	r3, r3, #20
 8009e20:	b133      	cbz	r3, 8009e30 <_dtoa_r+0x7e8>
 8009e22:	9b00      	ldr	r3, [sp, #0]
 8009e24:	3301      	adds	r3, #1
 8009e26:	9300      	str	r3, [sp, #0]
 8009e28:	9b06      	ldr	r3, [sp, #24]
 8009e2a:	3301      	adds	r3, #1
 8009e2c:	9306      	str	r3, [sp, #24]
 8009e2e:	2301      	movs	r3, #1
 8009e30:	9308      	str	r3, [sp, #32]
 8009e32:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009e34:	2b00      	cmp	r3, #0
 8009e36:	f000 81b8 	beq.w	800a1aa <_dtoa_r+0xb62>
 8009e3a:	6923      	ldr	r3, [r4, #16]
 8009e3c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009e40:	6918      	ldr	r0, [r3, #16]
 8009e42:	f000 fcc7 	bl	800a7d4 <__hi0bits>
 8009e46:	f1c0 0020 	rsb	r0, r0, #32
 8009e4a:	9b06      	ldr	r3, [sp, #24]
 8009e4c:	4418      	add	r0, r3
 8009e4e:	f010 001f 	ands.w	r0, r0, #31
 8009e52:	f000 8082 	beq.w	8009f5a <_dtoa_r+0x912>
 8009e56:	f1c0 0320 	rsb	r3, r0, #32
 8009e5a:	2b04      	cmp	r3, #4
 8009e5c:	dd73      	ble.n	8009f46 <_dtoa_r+0x8fe>
 8009e5e:	9b00      	ldr	r3, [sp, #0]
 8009e60:	f1c0 001c 	rsb	r0, r0, #28
 8009e64:	4403      	add	r3, r0
 8009e66:	9300      	str	r3, [sp, #0]
 8009e68:	9b06      	ldr	r3, [sp, #24]
 8009e6a:	4403      	add	r3, r0
 8009e6c:	4406      	add	r6, r0
 8009e6e:	9306      	str	r3, [sp, #24]
 8009e70:	9b00      	ldr	r3, [sp, #0]
 8009e72:	2b00      	cmp	r3, #0
 8009e74:	dd05      	ble.n	8009e82 <_dtoa_r+0x83a>
 8009e76:	9902      	ldr	r1, [sp, #8]
 8009e78:	461a      	mov	r2, r3
 8009e7a:	4648      	mov	r0, r9
 8009e7c:	f000 fe08 	bl	800aa90 <__lshift>
 8009e80:	9002      	str	r0, [sp, #8]
 8009e82:	9b06      	ldr	r3, [sp, #24]
 8009e84:	2b00      	cmp	r3, #0
 8009e86:	dd05      	ble.n	8009e94 <_dtoa_r+0x84c>
 8009e88:	4621      	mov	r1, r4
 8009e8a:	461a      	mov	r2, r3
 8009e8c:	4648      	mov	r0, r9
 8009e8e:	f000 fdff 	bl	800aa90 <__lshift>
 8009e92:	4604      	mov	r4, r0
 8009e94:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	d061      	beq.n	8009f5e <_dtoa_r+0x916>
 8009e9a:	9802      	ldr	r0, [sp, #8]
 8009e9c:	4621      	mov	r1, r4
 8009e9e:	f000 fe63 	bl	800ab68 <__mcmp>
 8009ea2:	2800      	cmp	r0, #0
 8009ea4:	da5b      	bge.n	8009f5e <_dtoa_r+0x916>
 8009ea6:	2300      	movs	r3, #0
 8009ea8:	9902      	ldr	r1, [sp, #8]
 8009eaa:	220a      	movs	r2, #10
 8009eac:	4648      	mov	r0, r9
 8009eae:	f000 fc4b 	bl	800a748 <__multadd>
 8009eb2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009eb4:	9002      	str	r0, [sp, #8]
 8009eb6:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8009eba:	2b00      	cmp	r3, #0
 8009ebc:	f000 8177 	beq.w	800a1ae <_dtoa_r+0xb66>
 8009ec0:	4629      	mov	r1, r5
 8009ec2:	2300      	movs	r3, #0
 8009ec4:	220a      	movs	r2, #10
 8009ec6:	4648      	mov	r0, r9
 8009ec8:	f000 fc3e 	bl	800a748 <__multadd>
 8009ecc:	f1bb 0f00 	cmp.w	fp, #0
 8009ed0:	4605      	mov	r5, r0
 8009ed2:	dc6f      	bgt.n	8009fb4 <_dtoa_r+0x96c>
 8009ed4:	9b07      	ldr	r3, [sp, #28]
 8009ed6:	2b02      	cmp	r3, #2
 8009ed8:	dc49      	bgt.n	8009f6e <_dtoa_r+0x926>
 8009eda:	e06b      	b.n	8009fb4 <_dtoa_r+0x96c>
 8009edc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009ede:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8009ee2:	e73c      	b.n	8009d5e <_dtoa_r+0x716>
 8009ee4:	3fe00000 	.word	0x3fe00000
 8009ee8:	40240000 	.word	0x40240000
 8009eec:	9b03      	ldr	r3, [sp, #12]
 8009eee:	1e5c      	subs	r4, r3, #1
 8009ef0:	9b08      	ldr	r3, [sp, #32]
 8009ef2:	42a3      	cmp	r3, r4
 8009ef4:	db09      	blt.n	8009f0a <_dtoa_r+0x8c2>
 8009ef6:	1b1c      	subs	r4, r3, r4
 8009ef8:	9b03      	ldr	r3, [sp, #12]
 8009efa:	2b00      	cmp	r3, #0
 8009efc:	f6bf af30 	bge.w	8009d60 <_dtoa_r+0x718>
 8009f00:	9b00      	ldr	r3, [sp, #0]
 8009f02:	9a03      	ldr	r2, [sp, #12]
 8009f04:	1a9e      	subs	r6, r3, r2
 8009f06:	2300      	movs	r3, #0
 8009f08:	e72b      	b.n	8009d62 <_dtoa_r+0x71a>
 8009f0a:	9b08      	ldr	r3, [sp, #32]
 8009f0c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009f0e:	9408      	str	r4, [sp, #32]
 8009f10:	1ae3      	subs	r3, r4, r3
 8009f12:	441a      	add	r2, r3
 8009f14:	9e00      	ldr	r6, [sp, #0]
 8009f16:	9b03      	ldr	r3, [sp, #12]
 8009f18:	920d      	str	r2, [sp, #52]	@ 0x34
 8009f1a:	2400      	movs	r4, #0
 8009f1c:	e721      	b.n	8009d62 <_dtoa_r+0x71a>
 8009f1e:	9c08      	ldr	r4, [sp, #32]
 8009f20:	9e00      	ldr	r6, [sp, #0]
 8009f22:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8009f24:	e728      	b.n	8009d78 <_dtoa_r+0x730>
 8009f26:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8009f2a:	e751      	b.n	8009dd0 <_dtoa_r+0x788>
 8009f2c:	9a08      	ldr	r2, [sp, #32]
 8009f2e:	9902      	ldr	r1, [sp, #8]
 8009f30:	e750      	b.n	8009dd4 <_dtoa_r+0x78c>
 8009f32:	f8cd 8008 	str.w	r8, [sp, #8]
 8009f36:	e751      	b.n	8009ddc <_dtoa_r+0x794>
 8009f38:	2300      	movs	r3, #0
 8009f3a:	e779      	b.n	8009e30 <_dtoa_r+0x7e8>
 8009f3c:	9b04      	ldr	r3, [sp, #16]
 8009f3e:	e777      	b.n	8009e30 <_dtoa_r+0x7e8>
 8009f40:	2300      	movs	r3, #0
 8009f42:	9308      	str	r3, [sp, #32]
 8009f44:	e779      	b.n	8009e3a <_dtoa_r+0x7f2>
 8009f46:	d093      	beq.n	8009e70 <_dtoa_r+0x828>
 8009f48:	9a00      	ldr	r2, [sp, #0]
 8009f4a:	331c      	adds	r3, #28
 8009f4c:	441a      	add	r2, r3
 8009f4e:	9200      	str	r2, [sp, #0]
 8009f50:	9a06      	ldr	r2, [sp, #24]
 8009f52:	441a      	add	r2, r3
 8009f54:	441e      	add	r6, r3
 8009f56:	9206      	str	r2, [sp, #24]
 8009f58:	e78a      	b.n	8009e70 <_dtoa_r+0x828>
 8009f5a:	4603      	mov	r3, r0
 8009f5c:	e7f4      	b.n	8009f48 <_dtoa_r+0x900>
 8009f5e:	9b03      	ldr	r3, [sp, #12]
 8009f60:	2b00      	cmp	r3, #0
 8009f62:	46b8      	mov	r8, r7
 8009f64:	dc20      	bgt.n	8009fa8 <_dtoa_r+0x960>
 8009f66:	469b      	mov	fp, r3
 8009f68:	9b07      	ldr	r3, [sp, #28]
 8009f6a:	2b02      	cmp	r3, #2
 8009f6c:	dd1e      	ble.n	8009fac <_dtoa_r+0x964>
 8009f6e:	f1bb 0f00 	cmp.w	fp, #0
 8009f72:	f47f adb1 	bne.w	8009ad8 <_dtoa_r+0x490>
 8009f76:	4621      	mov	r1, r4
 8009f78:	465b      	mov	r3, fp
 8009f7a:	2205      	movs	r2, #5
 8009f7c:	4648      	mov	r0, r9
 8009f7e:	f000 fbe3 	bl	800a748 <__multadd>
 8009f82:	4601      	mov	r1, r0
 8009f84:	4604      	mov	r4, r0
 8009f86:	9802      	ldr	r0, [sp, #8]
 8009f88:	f000 fdee 	bl	800ab68 <__mcmp>
 8009f8c:	2800      	cmp	r0, #0
 8009f8e:	f77f ada3 	ble.w	8009ad8 <_dtoa_r+0x490>
 8009f92:	4656      	mov	r6, sl
 8009f94:	2331      	movs	r3, #49	@ 0x31
 8009f96:	f806 3b01 	strb.w	r3, [r6], #1
 8009f9a:	f108 0801 	add.w	r8, r8, #1
 8009f9e:	e59f      	b.n	8009ae0 <_dtoa_r+0x498>
 8009fa0:	9c03      	ldr	r4, [sp, #12]
 8009fa2:	46b8      	mov	r8, r7
 8009fa4:	4625      	mov	r5, r4
 8009fa6:	e7f4      	b.n	8009f92 <_dtoa_r+0x94a>
 8009fa8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8009fac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009fae:	2b00      	cmp	r3, #0
 8009fb0:	f000 8101 	beq.w	800a1b6 <_dtoa_r+0xb6e>
 8009fb4:	2e00      	cmp	r6, #0
 8009fb6:	dd05      	ble.n	8009fc4 <_dtoa_r+0x97c>
 8009fb8:	4629      	mov	r1, r5
 8009fba:	4632      	mov	r2, r6
 8009fbc:	4648      	mov	r0, r9
 8009fbe:	f000 fd67 	bl	800aa90 <__lshift>
 8009fc2:	4605      	mov	r5, r0
 8009fc4:	9b08      	ldr	r3, [sp, #32]
 8009fc6:	2b00      	cmp	r3, #0
 8009fc8:	d05c      	beq.n	800a084 <_dtoa_r+0xa3c>
 8009fca:	6869      	ldr	r1, [r5, #4]
 8009fcc:	4648      	mov	r0, r9
 8009fce:	f000 fb59 	bl	800a684 <_Balloc>
 8009fd2:	4606      	mov	r6, r0
 8009fd4:	b928      	cbnz	r0, 8009fe2 <_dtoa_r+0x99a>
 8009fd6:	4b82      	ldr	r3, [pc, #520]	@ (800a1e0 <_dtoa_r+0xb98>)
 8009fd8:	4602      	mov	r2, r0
 8009fda:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8009fde:	f7ff bb4a 	b.w	8009676 <_dtoa_r+0x2e>
 8009fe2:	692a      	ldr	r2, [r5, #16]
 8009fe4:	3202      	adds	r2, #2
 8009fe6:	0092      	lsls	r2, r2, #2
 8009fe8:	f105 010c 	add.w	r1, r5, #12
 8009fec:	300c      	adds	r0, #12
 8009fee:	f000 ff95 	bl	800af1c <memcpy>
 8009ff2:	2201      	movs	r2, #1
 8009ff4:	4631      	mov	r1, r6
 8009ff6:	4648      	mov	r0, r9
 8009ff8:	f000 fd4a 	bl	800aa90 <__lshift>
 8009ffc:	f10a 0301 	add.w	r3, sl, #1
 800a000:	9300      	str	r3, [sp, #0]
 800a002:	eb0a 030b 	add.w	r3, sl, fp
 800a006:	9308      	str	r3, [sp, #32]
 800a008:	9b04      	ldr	r3, [sp, #16]
 800a00a:	f003 0301 	and.w	r3, r3, #1
 800a00e:	462f      	mov	r7, r5
 800a010:	9306      	str	r3, [sp, #24]
 800a012:	4605      	mov	r5, r0
 800a014:	9b00      	ldr	r3, [sp, #0]
 800a016:	9802      	ldr	r0, [sp, #8]
 800a018:	4621      	mov	r1, r4
 800a01a:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800a01e:	f7ff fa8b 	bl	8009538 <quorem>
 800a022:	4603      	mov	r3, r0
 800a024:	3330      	adds	r3, #48	@ 0x30
 800a026:	9003      	str	r0, [sp, #12]
 800a028:	4639      	mov	r1, r7
 800a02a:	9802      	ldr	r0, [sp, #8]
 800a02c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a02e:	f000 fd9b 	bl	800ab68 <__mcmp>
 800a032:	462a      	mov	r2, r5
 800a034:	9004      	str	r0, [sp, #16]
 800a036:	4621      	mov	r1, r4
 800a038:	4648      	mov	r0, r9
 800a03a:	f000 fdb1 	bl	800aba0 <__mdiff>
 800a03e:	68c2      	ldr	r2, [r0, #12]
 800a040:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a042:	4606      	mov	r6, r0
 800a044:	bb02      	cbnz	r2, 800a088 <_dtoa_r+0xa40>
 800a046:	4601      	mov	r1, r0
 800a048:	9802      	ldr	r0, [sp, #8]
 800a04a:	f000 fd8d 	bl	800ab68 <__mcmp>
 800a04e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a050:	4602      	mov	r2, r0
 800a052:	4631      	mov	r1, r6
 800a054:	4648      	mov	r0, r9
 800a056:	920c      	str	r2, [sp, #48]	@ 0x30
 800a058:	9309      	str	r3, [sp, #36]	@ 0x24
 800a05a:	f000 fb53 	bl	800a704 <_Bfree>
 800a05e:	9b07      	ldr	r3, [sp, #28]
 800a060:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800a062:	9e00      	ldr	r6, [sp, #0]
 800a064:	ea42 0103 	orr.w	r1, r2, r3
 800a068:	9b06      	ldr	r3, [sp, #24]
 800a06a:	4319      	orrs	r1, r3
 800a06c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a06e:	d10d      	bne.n	800a08c <_dtoa_r+0xa44>
 800a070:	2b39      	cmp	r3, #57	@ 0x39
 800a072:	d027      	beq.n	800a0c4 <_dtoa_r+0xa7c>
 800a074:	9a04      	ldr	r2, [sp, #16]
 800a076:	2a00      	cmp	r2, #0
 800a078:	dd01      	ble.n	800a07e <_dtoa_r+0xa36>
 800a07a:	9b03      	ldr	r3, [sp, #12]
 800a07c:	3331      	adds	r3, #49	@ 0x31
 800a07e:	f88b 3000 	strb.w	r3, [fp]
 800a082:	e52e      	b.n	8009ae2 <_dtoa_r+0x49a>
 800a084:	4628      	mov	r0, r5
 800a086:	e7b9      	b.n	8009ffc <_dtoa_r+0x9b4>
 800a088:	2201      	movs	r2, #1
 800a08a:	e7e2      	b.n	800a052 <_dtoa_r+0xa0a>
 800a08c:	9904      	ldr	r1, [sp, #16]
 800a08e:	2900      	cmp	r1, #0
 800a090:	db04      	blt.n	800a09c <_dtoa_r+0xa54>
 800a092:	9807      	ldr	r0, [sp, #28]
 800a094:	4301      	orrs	r1, r0
 800a096:	9806      	ldr	r0, [sp, #24]
 800a098:	4301      	orrs	r1, r0
 800a09a:	d120      	bne.n	800a0de <_dtoa_r+0xa96>
 800a09c:	2a00      	cmp	r2, #0
 800a09e:	ddee      	ble.n	800a07e <_dtoa_r+0xa36>
 800a0a0:	9902      	ldr	r1, [sp, #8]
 800a0a2:	9300      	str	r3, [sp, #0]
 800a0a4:	2201      	movs	r2, #1
 800a0a6:	4648      	mov	r0, r9
 800a0a8:	f000 fcf2 	bl	800aa90 <__lshift>
 800a0ac:	4621      	mov	r1, r4
 800a0ae:	9002      	str	r0, [sp, #8]
 800a0b0:	f000 fd5a 	bl	800ab68 <__mcmp>
 800a0b4:	2800      	cmp	r0, #0
 800a0b6:	9b00      	ldr	r3, [sp, #0]
 800a0b8:	dc02      	bgt.n	800a0c0 <_dtoa_r+0xa78>
 800a0ba:	d1e0      	bne.n	800a07e <_dtoa_r+0xa36>
 800a0bc:	07da      	lsls	r2, r3, #31
 800a0be:	d5de      	bpl.n	800a07e <_dtoa_r+0xa36>
 800a0c0:	2b39      	cmp	r3, #57	@ 0x39
 800a0c2:	d1da      	bne.n	800a07a <_dtoa_r+0xa32>
 800a0c4:	2339      	movs	r3, #57	@ 0x39
 800a0c6:	f88b 3000 	strb.w	r3, [fp]
 800a0ca:	4633      	mov	r3, r6
 800a0cc:	461e      	mov	r6, r3
 800a0ce:	3b01      	subs	r3, #1
 800a0d0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800a0d4:	2a39      	cmp	r2, #57	@ 0x39
 800a0d6:	d04e      	beq.n	800a176 <_dtoa_r+0xb2e>
 800a0d8:	3201      	adds	r2, #1
 800a0da:	701a      	strb	r2, [r3, #0]
 800a0dc:	e501      	b.n	8009ae2 <_dtoa_r+0x49a>
 800a0de:	2a00      	cmp	r2, #0
 800a0e0:	dd03      	ble.n	800a0ea <_dtoa_r+0xaa2>
 800a0e2:	2b39      	cmp	r3, #57	@ 0x39
 800a0e4:	d0ee      	beq.n	800a0c4 <_dtoa_r+0xa7c>
 800a0e6:	3301      	adds	r3, #1
 800a0e8:	e7c9      	b.n	800a07e <_dtoa_r+0xa36>
 800a0ea:	9a00      	ldr	r2, [sp, #0]
 800a0ec:	9908      	ldr	r1, [sp, #32]
 800a0ee:	f802 3c01 	strb.w	r3, [r2, #-1]
 800a0f2:	428a      	cmp	r2, r1
 800a0f4:	d028      	beq.n	800a148 <_dtoa_r+0xb00>
 800a0f6:	9902      	ldr	r1, [sp, #8]
 800a0f8:	2300      	movs	r3, #0
 800a0fa:	220a      	movs	r2, #10
 800a0fc:	4648      	mov	r0, r9
 800a0fe:	f000 fb23 	bl	800a748 <__multadd>
 800a102:	42af      	cmp	r7, r5
 800a104:	9002      	str	r0, [sp, #8]
 800a106:	f04f 0300 	mov.w	r3, #0
 800a10a:	f04f 020a 	mov.w	r2, #10
 800a10e:	4639      	mov	r1, r7
 800a110:	4648      	mov	r0, r9
 800a112:	d107      	bne.n	800a124 <_dtoa_r+0xadc>
 800a114:	f000 fb18 	bl	800a748 <__multadd>
 800a118:	4607      	mov	r7, r0
 800a11a:	4605      	mov	r5, r0
 800a11c:	9b00      	ldr	r3, [sp, #0]
 800a11e:	3301      	adds	r3, #1
 800a120:	9300      	str	r3, [sp, #0]
 800a122:	e777      	b.n	800a014 <_dtoa_r+0x9cc>
 800a124:	f000 fb10 	bl	800a748 <__multadd>
 800a128:	4629      	mov	r1, r5
 800a12a:	4607      	mov	r7, r0
 800a12c:	2300      	movs	r3, #0
 800a12e:	220a      	movs	r2, #10
 800a130:	4648      	mov	r0, r9
 800a132:	f000 fb09 	bl	800a748 <__multadd>
 800a136:	4605      	mov	r5, r0
 800a138:	e7f0      	b.n	800a11c <_dtoa_r+0xad4>
 800a13a:	f1bb 0f00 	cmp.w	fp, #0
 800a13e:	bfcc      	ite	gt
 800a140:	465e      	movgt	r6, fp
 800a142:	2601      	movle	r6, #1
 800a144:	4456      	add	r6, sl
 800a146:	2700      	movs	r7, #0
 800a148:	9902      	ldr	r1, [sp, #8]
 800a14a:	9300      	str	r3, [sp, #0]
 800a14c:	2201      	movs	r2, #1
 800a14e:	4648      	mov	r0, r9
 800a150:	f000 fc9e 	bl	800aa90 <__lshift>
 800a154:	4621      	mov	r1, r4
 800a156:	9002      	str	r0, [sp, #8]
 800a158:	f000 fd06 	bl	800ab68 <__mcmp>
 800a15c:	2800      	cmp	r0, #0
 800a15e:	dcb4      	bgt.n	800a0ca <_dtoa_r+0xa82>
 800a160:	d102      	bne.n	800a168 <_dtoa_r+0xb20>
 800a162:	9b00      	ldr	r3, [sp, #0]
 800a164:	07db      	lsls	r3, r3, #31
 800a166:	d4b0      	bmi.n	800a0ca <_dtoa_r+0xa82>
 800a168:	4633      	mov	r3, r6
 800a16a:	461e      	mov	r6, r3
 800a16c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a170:	2a30      	cmp	r2, #48	@ 0x30
 800a172:	d0fa      	beq.n	800a16a <_dtoa_r+0xb22>
 800a174:	e4b5      	b.n	8009ae2 <_dtoa_r+0x49a>
 800a176:	459a      	cmp	sl, r3
 800a178:	d1a8      	bne.n	800a0cc <_dtoa_r+0xa84>
 800a17a:	2331      	movs	r3, #49	@ 0x31
 800a17c:	f108 0801 	add.w	r8, r8, #1
 800a180:	f88a 3000 	strb.w	r3, [sl]
 800a184:	e4ad      	b.n	8009ae2 <_dtoa_r+0x49a>
 800a186:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a188:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800a1e4 <_dtoa_r+0xb9c>
 800a18c:	b11b      	cbz	r3, 800a196 <_dtoa_r+0xb4e>
 800a18e:	f10a 0308 	add.w	r3, sl, #8
 800a192:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800a194:	6013      	str	r3, [r2, #0]
 800a196:	4650      	mov	r0, sl
 800a198:	b017      	add	sp, #92	@ 0x5c
 800a19a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a19e:	9b07      	ldr	r3, [sp, #28]
 800a1a0:	2b01      	cmp	r3, #1
 800a1a2:	f77f ae2e 	ble.w	8009e02 <_dtoa_r+0x7ba>
 800a1a6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a1a8:	9308      	str	r3, [sp, #32]
 800a1aa:	2001      	movs	r0, #1
 800a1ac:	e64d      	b.n	8009e4a <_dtoa_r+0x802>
 800a1ae:	f1bb 0f00 	cmp.w	fp, #0
 800a1b2:	f77f aed9 	ble.w	8009f68 <_dtoa_r+0x920>
 800a1b6:	4656      	mov	r6, sl
 800a1b8:	9802      	ldr	r0, [sp, #8]
 800a1ba:	4621      	mov	r1, r4
 800a1bc:	f7ff f9bc 	bl	8009538 <quorem>
 800a1c0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800a1c4:	f806 3b01 	strb.w	r3, [r6], #1
 800a1c8:	eba6 020a 	sub.w	r2, r6, sl
 800a1cc:	4593      	cmp	fp, r2
 800a1ce:	ddb4      	ble.n	800a13a <_dtoa_r+0xaf2>
 800a1d0:	9902      	ldr	r1, [sp, #8]
 800a1d2:	2300      	movs	r3, #0
 800a1d4:	220a      	movs	r2, #10
 800a1d6:	4648      	mov	r0, r9
 800a1d8:	f000 fab6 	bl	800a748 <__multadd>
 800a1dc:	9002      	str	r0, [sp, #8]
 800a1de:	e7eb      	b.n	800a1b8 <_dtoa_r+0xb70>
 800a1e0:	0800b738 	.word	0x0800b738
 800a1e4:	0800b6bc 	.word	0x0800b6bc

0800a1e8 <_free_r>:
 800a1e8:	b538      	push	{r3, r4, r5, lr}
 800a1ea:	4605      	mov	r5, r0
 800a1ec:	2900      	cmp	r1, #0
 800a1ee:	d041      	beq.n	800a274 <_free_r+0x8c>
 800a1f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a1f4:	1f0c      	subs	r4, r1, #4
 800a1f6:	2b00      	cmp	r3, #0
 800a1f8:	bfb8      	it	lt
 800a1fa:	18e4      	addlt	r4, r4, r3
 800a1fc:	f7ff f884 	bl	8009308 <__malloc_lock>
 800a200:	4a1d      	ldr	r2, [pc, #116]	@ (800a278 <_free_r+0x90>)
 800a202:	6813      	ldr	r3, [r2, #0]
 800a204:	b933      	cbnz	r3, 800a214 <_free_r+0x2c>
 800a206:	6063      	str	r3, [r4, #4]
 800a208:	6014      	str	r4, [r2, #0]
 800a20a:	4628      	mov	r0, r5
 800a20c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a210:	f7ff b880 	b.w	8009314 <__malloc_unlock>
 800a214:	42a3      	cmp	r3, r4
 800a216:	d908      	bls.n	800a22a <_free_r+0x42>
 800a218:	6820      	ldr	r0, [r4, #0]
 800a21a:	1821      	adds	r1, r4, r0
 800a21c:	428b      	cmp	r3, r1
 800a21e:	bf01      	itttt	eq
 800a220:	6819      	ldreq	r1, [r3, #0]
 800a222:	685b      	ldreq	r3, [r3, #4]
 800a224:	1809      	addeq	r1, r1, r0
 800a226:	6021      	streq	r1, [r4, #0]
 800a228:	e7ed      	b.n	800a206 <_free_r+0x1e>
 800a22a:	461a      	mov	r2, r3
 800a22c:	685b      	ldr	r3, [r3, #4]
 800a22e:	b10b      	cbz	r3, 800a234 <_free_r+0x4c>
 800a230:	42a3      	cmp	r3, r4
 800a232:	d9fa      	bls.n	800a22a <_free_r+0x42>
 800a234:	6811      	ldr	r1, [r2, #0]
 800a236:	1850      	adds	r0, r2, r1
 800a238:	42a0      	cmp	r0, r4
 800a23a:	d10b      	bne.n	800a254 <_free_r+0x6c>
 800a23c:	6820      	ldr	r0, [r4, #0]
 800a23e:	4401      	add	r1, r0
 800a240:	1850      	adds	r0, r2, r1
 800a242:	4283      	cmp	r3, r0
 800a244:	6011      	str	r1, [r2, #0]
 800a246:	d1e0      	bne.n	800a20a <_free_r+0x22>
 800a248:	6818      	ldr	r0, [r3, #0]
 800a24a:	685b      	ldr	r3, [r3, #4]
 800a24c:	6053      	str	r3, [r2, #4]
 800a24e:	4408      	add	r0, r1
 800a250:	6010      	str	r0, [r2, #0]
 800a252:	e7da      	b.n	800a20a <_free_r+0x22>
 800a254:	d902      	bls.n	800a25c <_free_r+0x74>
 800a256:	230c      	movs	r3, #12
 800a258:	602b      	str	r3, [r5, #0]
 800a25a:	e7d6      	b.n	800a20a <_free_r+0x22>
 800a25c:	6820      	ldr	r0, [r4, #0]
 800a25e:	1821      	adds	r1, r4, r0
 800a260:	428b      	cmp	r3, r1
 800a262:	bf04      	itt	eq
 800a264:	6819      	ldreq	r1, [r3, #0]
 800a266:	685b      	ldreq	r3, [r3, #4]
 800a268:	6063      	str	r3, [r4, #4]
 800a26a:	bf04      	itt	eq
 800a26c:	1809      	addeq	r1, r1, r0
 800a26e:	6021      	streq	r1, [r4, #0]
 800a270:	6054      	str	r4, [r2, #4]
 800a272:	e7ca      	b.n	800a20a <_free_r+0x22>
 800a274:	bd38      	pop	{r3, r4, r5, pc}
 800a276:	bf00      	nop
 800a278:	20000b4c 	.word	0x20000b4c

0800a27c <__ssputs_r>:
 800a27c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a280:	688e      	ldr	r6, [r1, #8]
 800a282:	461f      	mov	r7, r3
 800a284:	42be      	cmp	r6, r7
 800a286:	680b      	ldr	r3, [r1, #0]
 800a288:	4682      	mov	sl, r0
 800a28a:	460c      	mov	r4, r1
 800a28c:	4690      	mov	r8, r2
 800a28e:	d82d      	bhi.n	800a2ec <__ssputs_r+0x70>
 800a290:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a294:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a298:	d026      	beq.n	800a2e8 <__ssputs_r+0x6c>
 800a29a:	6965      	ldr	r5, [r4, #20]
 800a29c:	6909      	ldr	r1, [r1, #16]
 800a29e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a2a2:	eba3 0901 	sub.w	r9, r3, r1
 800a2a6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a2aa:	1c7b      	adds	r3, r7, #1
 800a2ac:	444b      	add	r3, r9
 800a2ae:	106d      	asrs	r5, r5, #1
 800a2b0:	429d      	cmp	r5, r3
 800a2b2:	bf38      	it	cc
 800a2b4:	461d      	movcc	r5, r3
 800a2b6:	0553      	lsls	r3, r2, #21
 800a2b8:	d527      	bpl.n	800a30a <__ssputs_r+0x8e>
 800a2ba:	4629      	mov	r1, r5
 800a2bc:	f7fe fde2 	bl	8008e84 <_malloc_r>
 800a2c0:	4606      	mov	r6, r0
 800a2c2:	b360      	cbz	r0, 800a31e <__ssputs_r+0xa2>
 800a2c4:	6921      	ldr	r1, [r4, #16]
 800a2c6:	464a      	mov	r2, r9
 800a2c8:	f000 fe28 	bl	800af1c <memcpy>
 800a2cc:	89a3      	ldrh	r3, [r4, #12]
 800a2ce:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a2d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a2d6:	81a3      	strh	r3, [r4, #12]
 800a2d8:	6126      	str	r6, [r4, #16]
 800a2da:	6165      	str	r5, [r4, #20]
 800a2dc:	444e      	add	r6, r9
 800a2de:	eba5 0509 	sub.w	r5, r5, r9
 800a2e2:	6026      	str	r6, [r4, #0]
 800a2e4:	60a5      	str	r5, [r4, #8]
 800a2e6:	463e      	mov	r6, r7
 800a2e8:	42be      	cmp	r6, r7
 800a2ea:	d900      	bls.n	800a2ee <__ssputs_r+0x72>
 800a2ec:	463e      	mov	r6, r7
 800a2ee:	6820      	ldr	r0, [r4, #0]
 800a2f0:	4632      	mov	r2, r6
 800a2f2:	4641      	mov	r1, r8
 800a2f4:	f000 fdb1 	bl	800ae5a <memmove>
 800a2f8:	68a3      	ldr	r3, [r4, #8]
 800a2fa:	1b9b      	subs	r3, r3, r6
 800a2fc:	60a3      	str	r3, [r4, #8]
 800a2fe:	6823      	ldr	r3, [r4, #0]
 800a300:	4433      	add	r3, r6
 800a302:	6023      	str	r3, [r4, #0]
 800a304:	2000      	movs	r0, #0
 800a306:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a30a:	462a      	mov	r2, r5
 800a30c:	f000 fd77 	bl	800adfe <_realloc_r>
 800a310:	4606      	mov	r6, r0
 800a312:	2800      	cmp	r0, #0
 800a314:	d1e0      	bne.n	800a2d8 <__ssputs_r+0x5c>
 800a316:	6921      	ldr	r1, [r4, #16]
 800a318:	4650      	mov	r0, sl
 800a31a:	f7ff ff65 	bl	800a1e8 <_free_r>
 800a31e:	230c      	movs	r3, #12
 800a320:	f8ca 3000 	str.w	r3, [sl]
 800a324:	89a3      	ldrh	r3, [r4, #12]
 800a326:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a32a:	81a3      	strh	r3, [r4, #12]
 800a32c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a330:	e7e9      	b.n	800a306 <__ssputs_r+0x8a>
	...

0800a334 <_svfiprintf_r>:
 800a334:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a338:	4698      	mov	r8, r3
 800a33a:	898b      	ldrh	r3, [r1, #12]
 800a33c:	061b      	lsls	r3, r3, #24
 800a33e:	b09d      	sub	sp, #116	@ 0x74
 800a340:	4607      	mov	r7, r0
 800a342:	460d      	mov	r5, r1
 800a344:	4614      	mov	r4, r2
 800a346:	d510      	bpl.n	800a36a <_svfiprintf_r+0x36>
 800a348:	690b      	ldr	r3, [r1, #16]
 800a34a:	b973      	cbnz	r3, 800a36a <_svfiprintf_r+0x36>
 800a34c:	2140      	movs	r1, #64	@ 0x40
 800a34e:	f7fe fd99 	bl	8008e84 <_malloc_r>
 800a352:	6028      	str	r0, [r5, #0]
 800a354:	6128      	str	r0, [r5, #16]
 800a356:	b930      	cbnz	r0, 800a366 <_svfiprintf_r+0x32>
 800a358:	230c      	movs	r3, #12
 800a35a:	603b      	str	r3, [r7, #0]
 800a35c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a360:	b01d      	add	sp, #116	@ 0x74
 800a362:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a366:	2340      	movs	r3, #64	@ 0x40
 800a368:	616b      	str	r3, [r5, #20]
 800a36a:	2300      	movs	r3, #0
 800a36c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a36e:	2320      	movs	r3, #32
 800a370:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a374:	f8cd 800c 	str.w	r8, [sp, #12]
 800a378:	2330      	movs	r3, #48	@ 0x30
 800a37a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a518 <_svfiprintf_r+0x1e4>
 800a37e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a382:	f04f 0901 	mov.w	r9, #1
 800a386:	4623      	mov	r3, r4
 800a388:	469a      	mov	sl, r3
 800a38a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a38e:	b10a      	cbz	r2, 800a394 <_svfiprintf_r+0x60>
 800a390:	2a25      	cmp	r2, #37	@ 0x25
 800a392:	d1f9      	bne.n	800a388 <_svfiprintf_r+0x54>
 800a394:	ebba 0b04 	subs.w	fp, sl, r4
 800a398:	d00b      	beq.n	800a3b2 <_svfiprintf_r+0x7e>
 800a39a:	465b      	mov	r3, fp
 800a39c:	4622      	mov	r2, r4
 800a39e:	4629      	mov	r1, r5
 800a3a0:	4638      	mov	r0, r7
 800a3a2:	f7ff ff6b 	bl	800a27c <__ssputs_r>
 800a3a6:	3001      	adds	r0, #1
 800a3a8:	f000 80a7 	beq.w	800a4fa <_svfiprintf_r+0x1c6>
 800a3ac:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a3ae:	445a      	add	r2, fp
 800a3b0:	9209      	str	r2, [sp, #36]	@ 0x24
 800a3b2:	f89a 3000 	ldrb.w	r3, [sl]
 800a3b6:	2b00      	cmp	r3, #0
 800a3b8:	f000 809f 	beq.w	800a4fa <_svfiprintf_r+0x1c6>
 800a3bc:	2300      	movs	r3, #0
 800a3be:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a3c2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a3c6:	f10a 0a01 	add.w	sl, sl, #1
 800a3ca:	9304      	str	r3, [sp, #16]
 800a3cc:	9307      	str	r3, [sp, #28]
 800a3ce:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a3d2:	931a      	str	r3, [sp, #104]	@ 0x68
 800a3d4:	4654      	mov	r4, sl
 800a3d6:	2205      	movs	r2, #5
 800a3d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a3dc:	484e      	ldr	r0, [pc, #312]	@ (800a518 <_svfiprintf_r+0x1e4>)
 800a3de:	f7f5 fef7 	bl	80001d0 <memchr>
 800a3e2:	9a04      	ldr	r2, [sp, #16]
 800a3e4:	b9d8      	cbnz	r0, 800a41e <_svfiprintf_r+0xea>
 800a3e6:	06d0      	lsls	r0, r2, #27
 800a3e8:	bf44      	itt	mi
 800a3ea:	2320      	movmi	r3, #32
 800a3ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a3f0:	0711      	lsls	r1, r2, #28
 800a3f2:	bf44      	itt	mi
 800a3f4:	232b      	movmi	r3, #43	@ 0x2b
 800a3f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a3fa:	f89a 3000 	ldrb.w	r3, [sl]
 800a3fe:	2b2a      	cmp	r3, #42	@ 0x2a
 800a400:	d015      	beq.n	800a42e <_svfiprintf_r+0xfa>
 800a402:	9a07      	ldr	r2, [sp, #28]
 800a404:	4654      	mov	r4, sl
 800a406:	2000      	movs	r0, #0
 800a408:	f04f 0c0a 	mov.w	ip, #10
 800a40c:	4621      	mov	r1, r4
 800a40e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a412:	3b30      	subs	r3, #48	@ 0x30
 800a414:	2b09      	cmp	r3, #9
 800a416:	d94b      	bls.n	800a4b0 <_svfiprintf_r+0x17c>
 800a418:	b1b0      	cbz	r0, 800a448 <_svfiprintf_r+0x114>
 800a41a:	9207      	str	r2, [sp, #28]
 800a41c:	e014      	b.n	800a448 <_svfiprintf_r+0x114>
 800a41e:	eba0 0308 	sub.w	r3, r0, r8
 800a422:	fa09 f303 	lsl.w	r3, r9, r3
 800a426:	4313      	orrs	r3, r2
 800a428:	9304      	str	r3, [sp, #16]
 800a42a:	46a2      	mov	sl, r4
 800a42c:	e7d2      	b.n	800a3d4 <_svfiprintf_r+0xa0>
 800a42e:	9b03      	ldr	r3, [sp, #12]
 800a430:	1d19      	adds	r1, r3, #4
 800a432:	681b      	ldr	r3, [r3, #0]
 800a434:	9103      	str	r1, [sp, #12]
 800a436:	2b00      	cmp	r3, #0
 800a438:	bfbb      	ittet	lt
 800a43a:	425b      	neglt	r3, r3
 800a43c:	f042 0202 	orrlt.w	r2, r2, #2
 800a440:	9307      	strge	r3, [sp, #28]
 800a442:	9307      	strlt	r3, [sp, #28]
 800a444:	bfb8      	it	lt
 800a446:	9204      	strlt	r2, [sp, #16]
 800a448:	7823      	ldrb	r3, [r4, #0]
 800a44a:	2b2e      	cmp	r3, #46	@ 0x2e
 800a44c:	d10a      	bne.n	800a464 <_svfiprintf_r+0x130>
 800a44e:	7863      	ldrb	r3, [r4, #1]
 800a450:	2b2a      	cmp	r3, #42	@ 0x2a
 800a452:	d132      	bne.n	800a4ba <_svfiprintf_r+0x186>
 800a454:	9b03      	ldr	r3, [sp, #12]
 800a456:	1d1a      	adds	r2, r3, #4
 800a458:	681b      	ldr	r3, [r3, #0]
 800a45a:	9203      	str	r2, [sp, #12]
 800a45c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a460:	3402      	adds	r4, #2
 800a462:	9305      	str	r3, [sp, #20]
 800a464:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a528 <_svfiprintf_r+0x1f4>
 800a468:	7821      	ldrb	r1, [r4, #0]
 800a46a:	2203      	movs	r2, #3
 800a46c:	4650      	mov	r0, sl
 800a46e:	f7f5 feaf 	bl	80001d0 <memchr>
 800a472:	b138      	cbz	r0, 800a484 <_svfiprintf_r+0x150>
 800a474:	9b04      	ldr	r3, [sp, #16]
 800a476:	eba0 000a 	sub.w	r0, r0, sl
 800a47a:	2240      	movs	r2, #64	@ 0x40
 800a47c:	4082      	lsls	r2, r0
 800a47e:	4313      	orrs	r3, r2
 800a480:	3401      	adds	r4, #1
 800a482:	9304      	str	r3, [sp, #16]
 800a484:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a488:	4824      	ldr	r0, [pc, #144]	@ (800a51c <_svfiprintf_r+0x1e8>)
 800a48a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a48e:	2206      	movs	r2, #6
 800a490:	f7f5 fe9e 	bl	80001d0 <memchr>
 800a494:	2800      	cmp	r0, #0
 800a496:	d036      	beq.n	800a506 <_svfiprintf_r+0x1d2>
 800a498:	4b21      	ldr	r3, [pc, #132]	@ (800a520 <_svfiprintf_r+0x1ec>)
 800a49a:	bb1b      	cbnz	r3, 800a4e4 <_svfiprintf_r+0x1b0>
 800a49c:	9b03      	ldr	r3, [sp, #12]
 800a49e:	3307      	adds	r3, #7
 800a4a0:	f023 0307 	bic.w	r3, r3, #7
 800a4a4:	3308      	adds	r3, #8
 800a4a6:	9303      	str	r3, [sp, #12]
 800a4a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a4aa:	4433      	add	r3, r6
 800a4ac:	9309      	str	r3, [sp, #36]	@ 0x24
 800a4ae:	e76a      	b.n	800a386 <_svfiprintf_r+0x52>
 800a4b0:	fb0c 3202 	mla	r2, ip, r2, r3
 800a4b4:	460c      	mov	r4, r1
 800a4b6:	2001      	movs	r0, #1
 800a4b8:	e7a8      	b.n	800a40c <_svfiprintf_r+0xd8>
 800a4ba:	2300      	movs	r3, #0
 800a4bc:	3401      	adds	r4, #1
 800a4be:	9305      	str	r3, [sp, #20]
 800a4c0:	4619      	mov	r1, r3
 800a4c2:	f04f 0c0a 	mov.w	ip, #10
 800a4c6:	4620      	mov	r0, r4
 800a4c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a4cc:	3a30      	subs	r2, #48	@ 0x30
 800a4ce:	2a09      	cmp	r2, #9
 800a4d0:	d903      	bls.n	800a4da <_svfiprintf_r+0x1a6>
 800a4d2:	2b00      	cmp	r3, #0
 800a4d4:	d0c6      	beq.n	800a464 <_svfiprintf_r+0x130>
 800a4d6:	9105      	str	r1, [sp, #20]
 800a4d8:	e7c4      	b.n	800a464 <_svfiprintf_r+0x130>
 800a4da:	fb0c 2101 	mla	r1, ip, r1, r2
 800a4de:	4604      	mov	r4, r0
 800a4e0:	2301      	movs	r3, #1
 800a4e2:	e7f0      	b.n	800a4c6 <_svfiprintf_r+0x192>
 800a4e4:	ab03      	add	r3, sp, #12
 800a4e6:	9300      	str	r3, [sp, #0]
 800a4e8:	462a      	mov	r2, r5
 800a4ea:	4b0e      	ldr	r3, [pc, #56]	@ (800a524 <_svfiprintf_r+0x1f0>)
 800a4ec:	a904      	add	r1, sp, #16
 800a4ee:	4638      	mov	r0, r7
 800a4f0:	f7fe fa74 	bl	80089dc <_printf_float>
 800a4f4:	1c42      	adds	r2, r0, #1
 800a4f6:	4606      	mov	r6, r0
 800a4f8:	d1d6      	bne.n	800a4a8 <_svfiprintf_r+0x174>
 800a4fa:	89ab      	ldrh	r3, [r5, #12]
 800a4fc:	065b      	lsls	r3, r3, #25
 800a4fe:	f53f af2d 	bmi.w	800a35c <_svfiprintf_r+0x28>
 800a502:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a504:	e72c      	b.n	800a360 <_svfiprintf_r+0x2c>
 800a506:	ab03      	add	r3, sp, #12
 800a508:	9300      	str	r3, [sp, #0]
 800a50a:	462a      	mov	r2, r5
 800a50c:	4b05      	ldr	r3, [pc, #20]	@ (800a524 <_svfiprintf_r+0x1f0>)
 800a50e:	a904      	add	r1, sp, #16
 800a510:	4638      	mov	r0, r7
 800a512:	f7fe fda5 	bl	8009060 <_printf_i>
 800a516:	e7ed      	b.n	800a4f4 <_svfiprintf_r+0x1c0>
 800a518:	0800b749 	.word	0x0800b749
 800a51c:	0800b753 	.word	0x0800b753
 800a520:	080089dd 	.word	0x080089dd
 800a524:	0800a27d 	.word	0x0800a27d
 800a528:	0800b74f 	.word	0x0800b74f

0800a52c <__sflush_r>:
 800a52c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a530:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a534:	0716      	lsls	r6, r2, #28
 800a536:	4605      	mov	r5, r0
 800a538:	460c      	mov	r4, r1
 800a53a:	d454      	bmi.n	800a5e6 <__sflush_r+0xba>
 800a53c:	684b      	ldr	r3, [r1, #4]
 800a53e:	2b00      	cmp	r3, #0
 800a540:	dc02      	bgt.n	800a548 <__sflush_r+0x1c>
 800a542:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a544:	2b00      	cmp	r3, #0
 800a546:	dd48      	ble.n	800a5da <__sflush_r+0xae>
 800a548:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a54a:	2e00      	cmp	r6, #0
 800a54c:	d045      	beq.n	800a5da <__sflush_r+0xae>
 800a54e:	2300      	movs	r3, #0
 800a550:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a554:	682f      	ldr	r7, [r5, #0]
 800a556:	6a21      	ldr	r1, [r4, #32]
 800a558:	602b      	str	r3, [r5, #0]
 800a55a:	d030      	beq.n	800a5be <__sflush_r+0x92>
 800a55c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a55e:	89a3      	ldrh	r3, [r4, #12]
 800a560:	0759      	lsls	r1, r3, #29
 800a562:	d505      	bpl.n	800a570 <__sflush_r+0x44>
 800a564:	6863      	ldr	r3, [r4, #4]
 800a566:	1ad2      	subs	r2, r2, r3
 800a568:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a56a:	b10b      	cbz	r3, 800a570 <__sflush_r+0x44>
 800a56c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a56e:	1ad2      	subs	r2, r2, r3
 800a570:	2300      	movs	r3, #0
 800a572:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a574:	6a21      	ldr	r1, [r4, #32]
 800a576:	4628      	mov	r0, r5
 800a578:	47b0      	blx	r6
 800a57a:	1c43      	adds	r3, r0, #1
 800a57c:	89a3      	ldrh	r3, [r4, #12]
 800a57e:	d106      	bne.n	800a58e <__sflush_r+0x62>
 800a580:	6829      	ldr	r1, [r5, #0]
 800a582:	291d      	cmp	r1, #29
 800a584:	d82b      	bhi.n	800a5de <__sflush_r+0xb2>
 800a586:	4a2a      	ldr	r2, [pc, #168]	@ (800a630 <__sflush_r+0x104>)
 800a588:	40ca      	lsrs	r2, r1
 800a58a:	07d6      	lsls	r6, r2, #31
 800a58c:	d527      	bpl.n	800a5de <__sflush_r+0xb2>
 800a58e:	2200      	movs	r2, #0
 800a590:	6062      	str	r2, [r4, #4]
 800a592:	04d9      	lsls	r1, r3, #19
 800a594:	6922      	ldr	r2, [r4, #16]
 800a596:	6022      	str	r2, [r4, #0]
 800a598:	d504      	bpl.n	800a5a4 <__sflush_r+0x78>
 800a59a:	1c42      	adds	r2, r0, #1
 800a59c:	d101      	bne.n	800a5a2 <__sflush_r+0x76>
 800a59e:	682b      	ldr	r3, [r5, #0]
 800a5a0:	b903      	cbnz	r3, 800a5a4 <__sflush_r+0x78>
 800a5a2:	6560      	str	r0, [r4, #84]	@ 0x54
 800a5a4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a5a6:	602f      	str	r7, [r5, #0]
 800a5a8:	b1b9      	cbz	r1, 800a5da <__sflush_r+0xae>
 800a5aa:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a5ae:	4299      	cmp	r1, r3
 800a5b0:	d002      	beq.n	800a5b8 <__sflush_r+0x8c>
 800a5b2:	4628      	mov	r0, r5
 800a5b4:	f7ff fe18 	bl	800a1e8 <_free_r>
 800a5b8:	2300      	movs	r3, #0
 800a5ba:	6363      	str	r3, [r4, #52]	@ 0x34
 800a5bc:	e00d      	b.n	800a5da <__sflush_r+0xae>
 800a5be:	2301      	movs	r3, #1
 800a5c0:	4628      	mov	r0, r5
 800a5c2:	47b0      	blx	r6
 800a5c4:	4602      	mov	r2, r0
 800a5c6:	1c50      	adds	r0, r2, #1
 800a5c8:	d1c9      	bne.n	800a55e <__sflush_r+0x32>
 800a5ca:	682b      	ldr	r3, [r5, #0]
 800a5cc:	2b00      	cmp	r3, #0
 800a5ce:	d0c6      	beq.n	800a55e <__sflush_r+0x32>
 800a5d0:	2b1d      	cmp	r3, #29
 800a5d2:	d001      	beq.n	800a5d8 <__sflush_r+0xac>
 800a5d4:	2b16      	cmp	r3, #22
 800a5d6:	d11e      	bne.n	800a616 <__sflush_r+0xea>
 800a5d8:	602f      	str	r7, [r5, #0]
 800a5da:	2000      	movs	r0, #0
 800a5dc:	e022      	b.n	800a624 <__sflush_r+0xf8>
 800a5de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a5e2:	b21b      	sxth	r3, r3
 800a5e4:	e01b      	b.n	800a61e <__sflush_r+0xf2>
 800a5e6:	690f      	ldr	r7, [r1, #16]
 800a5e8:	2f00      	cmp	r7, #0
 800a5ea:	d0f6      	beq.n	800a5da <__sflush_r+0xae>
 800a5ec:	0793      	lsls	r3, r2, #30
 800a5ee:	680e      	ldr	r6, [r1, #0]
 800a5f0:	bf08      	it	eq
 800a5f2:	694b      	ldreq	r3, [r1, #20]
 800a5f4:	600f      	str	r7, [r1, #0]
 800a5f6:	bf18      	it	ne
 800a5f8:	2300      	movne	r3, #0
 800a5fa:	eba6 0807 	sub.w	r8, r6, r7
 800a5fe:	608b      	str	r3, [r1, #8]
 800a600:	f1b8 0f00 	cmp.w	r8, #0
 800a604:	dde9      	ble.n	800a5da <__sflush_r+0xae>
 800a606:	6a21      	ldr	r1, [r4, #32]
 800a608:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a60a:	4643      	mov	r3, r8
 800a60c:	463a      	mov	r2, r7
 800a60e:	4628      	mov	r0, r5
 800a610:	47b0      	blx	r6
 800a612:	2800      	cmp	r0, #0
 800a614:	dc08      	bgt.n	800a628 <__sflush_r+0xfc>
 800a616:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a61a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a61e:	81a3      	strh	r3, [r4, #12]
 800a620:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a624:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a628:	4407      	add	r7, r0
 800a62a:	eba8 0800 	sub.w	r8, r8, r0
 800a62e:	e7e7      	b.n	800a600 <__sflush_r+0xd4>
 800a630:	20400001 	.word	0x20400001

0800a634 <_fflush_r>:
 800a634:	b538      	push	{r3, r4, r5, lr}
 800a636:	690b      	ldr	r3, [r1, #16]
 800a638:	4605      	mov	r5, r0
 800a63a:	460c      	mov	r4, r1
 800a63c:	b913      	cbnz	r3, 800a644 <_fflush_r+0x10>
 800a63e:	2500      	movs	r5, #0
 800a640:	4628      	mov	r0, r5
 800a642:	bd38      	pop	{r3, r4, r5, pc}
 800a644:	b118      	cbz	r0, 800a64e <_fflush_r+0x1a>
 800a646:	6a03      	ldr	r3, [r0, #32]
 800a648:	b90b      	cbnz	r3, 800a64e <_fflush_r+0x1a>
 800a64a:	f7fe fef5 	bl	8009438 <__sinit>
 800a64e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a652:	2b00      	cmp	r3, #0
 800a654:	d0f3      	beq.n	800a63e <_fflush_r+0xa>
 800a656:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a658:	07d0      	lsls	r0, r2, #31
 800a65a:	d404      	bmi.n	800a666 <_fflush_r+0x32>
 800a65c:	0599      	lsls	r1, r3, #22
 800a65e:	d402      	bmi.n	800a666 <_fflush_r+0x32>
 800a660:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a662:	f7fe ff62 	bl	800952a <__retarget_lock_acquire_recursive>
 800a666:	4628      	mov	r0, r5
 800a668:	4621      	mov	r1, r4
 800a66a:	f7ff ff5f 	bl	800a52c <__sflush_r>
 800a66e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a670:	07da      	lsls	r2, r3, #31
 800a672:	4605      	mov	r5, r0
 800a674:	d4e4      	bmi.n	800a640 <_fflush_r+0xc>
 800a676:	89a3      	ldrh	r3, [r4, #12]
 800a678:	059b      	lsls	r3, r3, #22
 800a67a:	d4e1      	bmi.n	800a640 <_fflush_r+0xc>
 800a67c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a67e:	f7fe ff55 	bl	800952c <__retarget_lock_release_recursive>
 800a682:	e7dd      	b.n	800a640 <_fflush_r+0xc>

0800a684 <_Balloc>:
 800a684:	b570      	push	{r4, r5, r6, lr}
 800a686:	69c6      	ldr	r6, [r0, #28]
 800a688:	4604      	mov	r4, r0
 800a68a:	460d      	mov	r5, r1
 800a68c:	b976      	cbnz	r6, 800a6ac <_Balloc+0x28>
 800a68e:	2010      	movs	r0, #16
 800a690:	f7fe fbce 	bl	8008e30 <malloc>
 800a694:	4602      	mov	r2, r0
 800a696:	61e0      	str	r0, [r4, #28]
 800a698:	b920      	cbnz	r0, 800a6a4 <_Balloc+0x20>
 800a69a:	4b18      	ldr	r3, [pc, #96]	@ (800a6fc <_Balloc+0x78>)
 800a69c:	4818      	ldr	r0, [pc, #96]	@ (800a700 <_Balloc+0x7c>)
 800a69e:	216b      	movs	r1, #107	@ 0x6b
 800a6a0:	f000 fc4a 	bl	800af38 <__assert_func>
 800a6a4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a6a8:	6006      	str	r6, [r0, #0]
 800a6aa:	60c6      	str	r6, [r0, #12]
 800a6ac:	69e6      	ldr	r6, [r4, #28]
 800a6ae:	68f3      	ldr	r3, [r6, #12]
 800a6b0:	b183      	cbz	r3, 800a6d4 <_Balloc+0x50>
 800a6b2:	69e3      	ldr	r3, [r4, #28]
 800a6b4:	68db      	ldr	r3, [r3, #12]
 800a6b6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a6ba:	b9b8      	cbnz	r0, 800a6ec <_Balloc+0x68>
 800a6bc:	2101      	movs	r1, #1
 800a6be:	fa01 f605 	lsl.w	r6, r1, r5
 800a6c2:	1d72      	adds	r2, r6, #5
 800a6c4:	0092      	lsls	r2, r2, #2
 800a6c6:	4620      	mov	r0, r4
 800a6c8:	f000 fc54 	bl	800af74 <_calloc_r>
 800a6cc:	b160      	cbz	r0, 800a6e8 <_Balloc+0x64>
 800a6ce:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a6d2:	e00e      	b.n	800a6f2 <_Balloc+0x6e>
 800a6d4:	2221      	movs	r2, #33	@ 0x21
 800a6d6:	2104      	movs	r1, #4
 800a6d8:	4620      	mov	r0, r4
 800a6da:	f000 fc4b 	bl	800af74 <_calloc_r>
 800a6de:	69e3      	ldr	r3, [r4, #28]
 800a6e0:	60f0      	str	r0, [r6, #12]
 800a6e2:	68db      	ldr	r3, [r3, #12]
 800a6e4:	2b00      	cmp	r3, #0
 800a6e6:	d1e4      	bne.n	800a6b2 <_Balloc+0x2e>
 800a6e8:	2000      	movs	r0, #0
 800a6ea:	bd70      	pop	{r4, r5, r6, pc}
 800a6ec:	6802      	ldr	r2, [r0, #0]
 800a6ee:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a6f2:	2300      	movs	r3, #0
 800a6f4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a6f8:	e7f7      	b.n	800a6ea <_Balloc+0x66>
 800a6fa:	bf00      	nop
 800a6fc:	0800b6c9 	.word	0x0800b6c9
 800a700:	0800b75a 	.word	0x0800b75a

0800a704 <_Bfree>:
 800a704:	b570      	push	{r4, r5, r6, lr}
 800a706:	69c6      	ldr	r6, [r0, #28]
 800a708:	4605      	mov	r5, r0
 800a70a:	460c      	mov	r4, r1
 800a70c:	b976      	cbnz	r6, 800a72c <_Bfree+0x28>
 800a70e:	2010      	movs	r0, #16
 800a710:	f7fe fb8e 	bl	8008e30 <malloc>
 800a714:	4602      	mov	r2, r0
 800a716:	61e8      	str	r0, [r5, #28]
 800a718:	b920      	cbnz	r0, 800a724 <_Bfree+0x20>
 800a71a:	4b09      	ldr	r3, [pc, #36]	@ (800a740 <_Bfree+0x3c>)
 800a71c:	4809      	ldr	r0, [pc, #36]	@ (800a744 <_Bfree+0x40>)
 800a71e:	218f      	movs	r1, #143	@ 0x8f
 800a720:	f000 fc0a 	bl	800af38 <__assert_func>
 800a724:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a728:	6006      	str	r6, [r0, #0]
 800a72a:	60c6      	str	r6, [r0, #12]
 800a72c:	b13c      	cbz	r4, 800a73e <_Bfree+0x3a>
 800a72e:	69eb      	ldr	r3, [r5, #28]
 800a730:	6862      	ldr	r2, [r4, #4]
 800a732:	68db      	ldr	r3, [r3, #12]
 800a734:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a738:	6021      	str	r1, [r4, #0]
 800a73a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a73e:	bd70      	pop	{r4, r5, r6, pc}
 800a740:	0800b6c9 	.word	0x0800b6c9
 800a744:	0800b75a 	.word	0x0800b75a

0800a748 <__multadd>:
 800a748:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a74c:	690d      	ldr	r5, [r1, #16]
 800a74e:	4607      	mov	r7, r0
 800a750:	460c      	mov	r4, r1
 800a752:	461e      	mov	r6, r3
 800a754:	f101 0c14 	add.w	ip, r1, #20
 800a758:	2000      	movs	r0, #0
 800a75a:	f8dc 3000 	ldr.w	r3, [ip]
 800a75e:	b299      	uxth	r1, r3
 800a760:	fb02 6101 	mla	r1, r2, r1, r6
 800a764:	0c1e      	lsrs	r6, r3, #16
 800a766:	0c0b      	lsrs	r3, r1, #16
 800a768:	fb02 3306 	mla	r3, r2, r6, r3
 800a76c:	b289      	uxth	r1, r1
 800a76e:	3001      	adds	r0, #1
 800a770:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a774:	4285      	cmp	r5, r0
 800a776:	f84c 1b04 	str.w	r1, [ip], #4
 800a77a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a77e:	dcec      	bgt.n	800a75a <__multadd+0x12>
 800a780:	b30e      	cbz	r6, 800a7c6 <__multadd+0x7e>
 800a782:	68a3      	ldr	r3, [r4, #8]
 800a784:	42ab      	cmp	r3, r5
 800a786:	dc19      	bgt.n	800a7bc <__multadd+0x74>
 800a788:	6861      	ldr	r1, [r4, #4]
 800a78a:	4638      	mov	r0, r7
 800a78c:	3101      	adds	r1, #1
 800a78e:	f7ff ff79 	bl	800a684 <_Balloc>
 800a792:	4680      	mov	r8, r0
 800a794:	b928      	cbnz	r0, 800a7a2 <__multadd+0x5a>
 800a796:	4602      	mov	r2, r0
 800a798:	4b0c      	ldr	r3, [pc, #48]	@ (800a7cc <__multadd+0x84>)
 800a79a:	480d      	ldr	r0, [pc, #52]	@ (800a7d0 <__multadd+0x88>)
 800a79c:	21ba      	movs	r1, #186	@ 0xba
 800a79e:	f000 fbcb 	bl	800af38 <__assert_func>
 800a7a2:	6922      	ldr	r2, [r4, #16]
 800a7a4:	3202      	adds	r2, #2
 800a7a6:	f104 010c 	add.w	r1, r4, #12
 800a7aa:	0092      	lsls	r2, r2, #2
 800a7ac:	300c      	adds	r0, #12
 800a7ae:	f000 fbb5 	bl	800af1c <memcpy>
 800a7b2:	4621      	mov	r1, r4
 800a7b4:	4638      	mov	r0, r7
 800a7b6:	f7ff ffa5 	bl	800a704 <_Bfree>
 800a7ba:	4644      	mov	r4, r8
 800a7bc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a7c0:	3501      	adds	r5, #1
 800a7c2:	615e      	str	r6, [r3, #20]
 800a7c4:	6125      	str	r5, [r4, #16]
 800a7c6:	4620      	mov	r0, r4
 800a7c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a7cc:	0800b738 	.word	0x0800b738
 800a7d0:	0800b75a 	.word	0x0800b75a

0800a7d4 <__hi0bits>:
 800a7d4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800a7d8:	4603      	mov	r3, r0
 800a7da:	bf36      	itet	cc
 800a7dc:	0403      	lslcc	r3, r0, #16
 800a7de:	2000      	movcs	r0, #0
 800a7e0:	2010      	movcc	r0, #16
 800a7e2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a7e6:	bf3c      	itt	cc
 800a7e8:	021b      	lslcc	r3, r3, #8
 800a7ea:	3008      	addcc	r0, #8
 800a7ec:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a7f0:	bf3c      	itt	cc
 800a7f2:	011b      	lslcc	r3, r3, #4
 800a7f4:	3004      	addcc	r0, #4
 800a7f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a7fa:	bf3c      	itt	cc
 800a7fc:	009b      	lslcc	r3, r3, #2
 800a7fe:	3002      	addcc	r0, #2
 800a800:	2b00      	cmp	r3, #0
 800a802:	db05      	blt.n	800a810 <__hi0bits+0x3c>
 800a804:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800a808:	f100 0001 	add.w	r0, r0, #1
 800a80c:	bf08      	it	eq
 800a80e:	2020      	moveq	r0, #32
 800a810:	4770      	bx	lr

0800a812 <__lo0bits>:
 800a812:	6803      	ldr	r3, [r0, #0]
 800a814:	4602      	mov	r2, r0
 800a816:	f013 0007 	ands.w	r0, r3, #7
 800a81a:	d00b      	beq.n	800a834 <__lo0bits+0x22>
 800a81c:	07d9      	lsls	r1, r3, #31
 800a81e:	d421      	bmi.n	800a864 <__lo0bits+0x52>
 800a820:	0798      	lsls	r0, r3, #30
 800a822:	bf49      	itett	mi
 800a824:	085b      	lsrmi	r3, r3, #1
 800a826:	089b      	lsrpl	r3, r3, #2
 800a828:	2001      	movmi	r0, #1
 800a82a:	6013      	strmi	r3, [r2, #0]
 800a82c:	bf5c      	itt	pl
 800a82e:	6013      	strpl	r3, [r2, #0]
 800a830:	2002      	movpl	r0, #2
 800a832:	4770      	bx	lr
 800a834:	b299      	uxth	r1, r3
 800a836:	b909      	cbnz	r1, 800a83c <__lo0bits+0x2a>
 800a838:	0c1b      	lsrs	r3, r3, #16
 800a83a:	2010      	movs	r0, #16
 800a83c:	b2d9      	uxtb	r1, r3
 800a83e:	b909      	cbnz	r1, 800a844 <__lo0bits+0x32>
 800a840:	3008      	adds	r0, #8
 800a842:	0a1b      	lsrs	r3, r3, #8
 800a844:	0719      	lsls	r1, r3, #28
 800a846:	bf04      	itt	eq
 800a848:	091b      	lsreq	r3, r3, #4
 800a84a:	3004      	addeq	r0, #4
 800a84c:	0799      	lsls	r1, r3, #30
 800a84e:	bf04      	itt	eq
 800a850:	089b      	lsreq	r3, r3, #2
 800a852:	3002      	addeq	r0, #2
 800a854:	07d9      	lsls	r1, r3, #31
 800a856:	d403      	bmi.n	800a860 <__lo0bits+0x4e>
 800a858:	085b      	lsrs	r3, r3, #1
 800a85a:	f100 0001 	add.w	r0, r0, #1
 800a85e:	d003      	beq.n	800a868 <__lo0bits+0x56>
 800a860:	6013      	str	r3, [r2, #0]
 800a862:	4770      	bx	lr
 800a864:	2000      	movs	r0, #0
 800a866:	4770      	bx	lr
 800a868:	2020      	movs	r0, #32
 800a86a:	4770      	bx	lr

0800a86c <__i2b>:
 800a86c:	b510      	push	{r4, lr}
 800a86e:	460c      	mov	r4, r1
 800a870:	2101      	movs	r1, #1
 800a872:	f7ff ff07 	bl	800a684 <_Balloc>
 800a876:	4602      	mov	r2, r0
 800a878:	b928      	cbnz	r0, 800a886 <__i2b+0x1a>
 800a87a:	4b05      	ldr	r3, [pc, #20]	@ (800a890 <__i2b+0x24>)
 800a87c:	4805      	ldr	r0, [pc, #20]	@ (800a894 <__i2b+0x28>)
 800a87e:	f240 1145 	movw	r1, #325	@ 0x145
 800a882:	f000 fb59 	bl	800af38 <__assert_func>
 800a886:	2301      	movs	r3, #1
 800a888:	6144      	str	r4, [r0, #20]
 800a88a:	6103      	str	r3, [r0, #16]
 800a88c:	bd10      	pop	{r4, pc}
 800a88e:	bf00      	nop
 800a890:	0800b738 	.word	0x0800b738
 800a894:	0800b75a 	.word	0x0800b75a

0800a898 <__multiply>:
 800a898:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a89c:	4617      	mov	r7, r2
 800a89e:	690a      	ldr	r2, [r1, #16]
 800a8a0:	693b      	ldr	r3, [r7, #16]
 800a8a2:	429a      	cmp	r2, r3
 800a8a4:	bfa8      	it	ge
 800a8a6:	463b      	movge	r3, r7
 800a8a8:	4689      	mov	r9, r1
 800a8aa:	bfa4      	itt	ge
 800a8ac:	460f      	movge	r7, r1
 800a8ae:	4699      	movge	r9, r3
 800a8b0:	693d      	ldr	r5, [r7, #16]
 800a8b2:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a8b6:	68bb      	ldr	r3, [r7, #8]
 800a8b8:	6879      	ldr	r1, [r7, #4]
 800a8ba:	eb05 060a 	add.w	r6, r5, sl
 800a8be:	42b3      	cmp	r3, r6
 800a8c0:	b085      	sub	sp, #20
 800a8c2:	bfb8      	it	lt
 800a8c4:	3101      	addlt	r1, #1
 800a8c6:	f7ff fedd 	bl	800a684 <_Balloc>
 800a8ca:	b930      	cbnz	r0, 800a8da <__multiply+0x42>
 800a8cc:	4602      	mov	r2, r0
 800a8ce:	4b41      	ldr	r3, [pc, #260]	@ (800a9d4 <__multiply+0x13c>)
 800a8d0:	4841      	ldr	r0, [pc, #260]	@ (800a9d8 <__multiply+0x140>)
 800a8d2:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800a8d6:	f000 fb2f 	bl	800af38 <__assert_func>
 800a8da:	f100 0414 	add.w	r4, r0, #20
 800a8de:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800a8e2:	4623      	mov	r3, r4
 800a8e4:	2200      	movs	r2, #0
 800a8e6:	4573      	cmp	r3, lr
 800a8e8:	d320      	bcc.n	800a92c <__multiply+0x94>
 800a8ea:	f107 0814 	add.w	r8, r7, #20
 800a8ee:	f109 0114 	add.w	r1, r9, #20
 800a8f2:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800a8f6:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800a8fa:	9302      	str	r3, [sp, #8]
 800a8fc:	1beb      	subs	r3, r5, r7
 800a8fe:	3b15      	subs	r3, #21
 800a900:	f023 0303 	bic.w	r3, r3, #3
 800a904:	3304      	adds	r3, #4
 800a906:	3715      	adds	r7, #21
 800a908:	42bd      	cmp	r5, r7
 800a90a:	bf38      	it	cc
 800a90c:	2304      	movcc	r3, #4
 800a90e:	9301      	str	r3, [sp, #4]
 800a910:	9b02      	ldr	r3, [sp, #8]
 800a912:	9103      	str	r1, [sp, #12]
 800a914:	428b      	cmp	r3, r1
 800a916:	d80c      	bhi.n	800a932 <__multiply+0x9a>
 800a918:	2e00      	cmp	r6, #0
 800a91a:	dd03      	ble.n	800a924 <__multiply+0x8c>
 800a91c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800a920:	2b00      	cmp	r3, #0
 800a922:	d055      	beq.n	800a9d0 <__multiply+0x138>
 800a924:	6106      	str	r6, [r0, #16]
 800a926:	b005      	add	sp, #20
 800a928:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a92c:	f843 2b04 	str.w	r2, [r3], #4
 800a930:	e7d9      	b.n	800a8e6 <__multiply+0x4e>
 800a932:	f8b1 a000 	ldrh.w	sl, [r1]
 800a936:	f1ba 0f00 	cmp.w	sl, #0
 800a93a:	d01f      	beq.n	800a97c <__multiply+0xe4>
 800a93c:	46c4      	mov	ip, r8
 800a93e:	46a1      	mov	r9, r4
 800a940:	2700      	movs	r7, #0
 800a942:	f85c 2b04 	ldr.w	r2, [ip], #4
 800a946:	f8d9 3000 	ldr.w	r3, [r9]
 800a94a:	fa1f fb82 	uxth.w	fp, r2
 800a94e:	b29b      	uxth	r3, r3
 800a950:	fb0a 330b 	mla	r3, sl, fp, r3
 800a954:	443b      	add	r3, r7
 800a956:	f8d9 7000 	ldr.w	r7, [r9]
 800a95a:	0c12      	lsrs	r2, r2, #16
 800a95c:	0c3f      	lsrs	r7, r7, #16
 800a95e:	fb0a 7202 	mla	r2, sl, r2, r7
 800a962:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800a966:	b29b      	uxth	r3, r3
 800a968:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a96c:	4565      	cmp	r5, ip
 800a96e:	f849 3b04 	str.w	r3, [r9], #4
 800a972:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800a976:	d8e4      	bhi.n	800a942 <__multiply+0xaa>
 800a978:	9b01      	ldr	r3, [sp, #4]
 800a97a:	50e7      	str	r7, [r4, r3]
 800a97c:	9b03      	ldr	r3, [sp, #12]
 800a97e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800a982:	3104      	adds	r1, #4
 800a984:	f1b9 0f00 	cmp.w	r9, #0
 800a988:	d020      	beq.n	800a9cc <__multiply+0x134>
 800a98a:	6823      	ldr	r3, [r4, #0]
 800a98c:	4647      	mov	r7, r8
 800a98e:	46a4      	mov	ip, r4
 800a990:	f04f 0a00 	mov.w	sl, #0
 800a994:	f8b7 b000 	ldrh.w	fp, [r7]
 800a998:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800a99c:	fb09 220b 	mla	r2, r9, fp, r2
 800a9a0:	4452      	add	r2, sl
 800a9a2:	b29b      	uxth	r3, r3
 800a9a4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a9a8:	f84c 3b04 	str.w	r3, [ip], #4
 800a9ac:	f857 3b04 	ldr.w	r3, [r7], #4
 800a9b0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a9b4:	f8bc 3000 	ldrh.w	r3, [ip]
 800a9b8:	fb09 330a 	mla	r3, r9, sl, r3
 800a9bc:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800a9c0:	42bd      	cmp	r5, r7
 800a9c2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a9c6:	d8e5      	bhi.n	800a994 <__multiply+0xfc>
 800a9c8:	9a01      	ldr	r2, [sp, #4]
 800a9ca:	50a3      	str	r3, [r4, r2]
 800a9cc:	3404      	adds	r4, #4
 800a9ce:	e79f      	b.n	800a910 <__multiply+0x78>
 800a9d0:	3e01      	subs	r6, #1
 800a9d2:	e7a1      	b.n	800a918 <__multiply+0x80>
 800a9d4:	0800b738 	.word	0x0800b738
 800a9d8:	0800b75a 	.word	0x0800b75a

0800a9dc <__pow5mult>:
 800a9dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a9e0:	4615      	mov	r5, r2
 800a9e2:	f012 0203 	ands.w	r2, r2, #3
 800a9e6:	4607      	mov	r7, r0
 800a9e8:	460e      	mov	r6, r1
 800a9ea:	d007      	beq.n	800a9fc <__pow5mult+0x20>
 800a9ec:	4c25      	ldr	r4, [pc, #148]	@ (800aa84 <__pow5mult+0xa8>)
 800a9ee:	3a01      	subs	r2, #1
 800a9f0:	2300      	movs	r3, #0
 800a9f2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a9f6:	f7ff fea7 	bl	800a748 <__multadd>
 800a9fa:	4606      	mov	r6, r0
 800a9fc:	10ad      	asrs	r5, r5, #2
 800a9fe:	d03d      	beq.n	800aa7c <__pow5mult+0xa0>
 800aa00:	69fc      	ldr	r4, [r7, #28]
 800aa02:	b97c      	cbnz	r4, 800aa24 <__pow5mult+0x48>
 800aa04:	2010      	movs	r0, #16
 800aa06:	f7fe fa13 	bl	8008e30 <malloc>
 800aa0a:	4602      	mov	r2, r0
 800aa0c:	61f8      	str	r0, [r7, #28]
 800aa0e:	b928      	cbnz	r0, 800aa1c <__pow5mult+0x40>
 800aa10:	4b1d      	ldr	r3, [pc, #116]	@ (800aa88 <__pow5mult+0xac>)
 800aa12:	481e      	ldr	r0, [pc, #120]	@ (800aa8c <__pow5mult+0xb0>)
 800aa14:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800aa18:	f000 fa8e 	bl	800af38 <__assert_func>
 800aa1c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800aa20:	6004      	str	r4, [r0, #0]
 800aa22:	60c4      	str	r4, [r0, #12]
 800aa24:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800aa28:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800aa2c:	b94c      	cbnz	r4, 800aa42 <__pow5mult+0x66>
 800aa2e:	f240 2171 	movw	r1, #625	@ 0x271
 800aa32:	4638      	mov	r0, r7
 800aa34:	f7ff ff1a 	bl	800a86c <__i2b>
 800aa38:	2300      	movs	r3, #0
 800aa3a:	f8c8 0008 	str.w	r0, [r8, #8]
 800aa3e:	4604      	mov	r4, r0
 800aa40:	6003      	str	r3, [r0, #0]
 800aa42:	f04f 0900 	mov.w	r9, #0
 800aa46:	07eb      	lsls	r3, r5, #31
 800aa48:	d50a      	bpl.n	800aa60 <__pow5mult+0x84>
 800aa4a:	4631      	mov	r1, r6
 800aa4c:	4622      	mov	r2, r4
 800aa4e:	4638      	mov	r0, r7
 800aa50:	f7ff ff22 	bl	800a898 <__multiply>
 800aa54:	4631      	mov	r1, r6
 800aa56:	4680      	mov	r8, r0
 800aa58:	4638      	mov	r0, r7
 800aa5a:	f7ff fe53 	bl	800a704 <_Bfree>
 800aa5e:	4646      	mov	r6, r8
 800aa60:	106d      	asrs	r5, r5, #1
 800aa62:	d00b      	beq.n	800aa7c <__pow5mult+0xa0>
 800aa64:	6820      	ldr	r0, [r4, #0]
 800aa66:	b938      	cbnz	r0, 800aa78 <__pow5mult+0x9c>
 800aa68:	4622      	mov	r2, r4
 800aa6a:	4621      	mov	r1, r4
 800aa6c:	4638      	mov	r0, r7
 800aa6e:	f7ff ff13 	bl	800a898 <__multiply>
 800aa72:	6020      	str	r0, [r4, #0]
 800aa74:	f8c0 9000 	str.w	r9, [r0]
 800aa78:	4604      	mov	r4, r0
 800aa7a:	e7e4      	b.n	800aa46 <__pow5mult+0x6a>
 800aa7c:	4630      	mov	r0, r6
 800aa7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aa82:	bf00      	nop
 800aa84:	0800b7fc 	.word	0x0800b7fc
 800aa88:	0800b6c9 	.word	0x0800b6c9
 800aa8c:	0800b75a 	.word	0x0800b75a

0800aa90 <__lshift>:
 800aa90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aa94:	460c      	mov	r4, r1
 800aa96:	6849      	ldr	r1, [r1, #4]
 800aa98:	6923      	ldr	r3, [r4, #16]
 800aa9a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800aa9e:	68a3      	ldr	r3, [r4, #8]
 800aaa0:	4607      	mov	r7, r0
 800aaa2:	4691      	mov	r9, r2
 800aaa4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800aaa8:	f108 0601 	add.w	r6, r8, #1
 800aaac:	42b3      	cmp	r3, r6
 800aaae:	db0b      	blt.n	800aac8 <__lshift+0x38>
 800aab0:	4638      	mov	r0, r7
 800aab2:	f7ff fde7 	bl	800a684 <_Balloc>
 800aab6:	4605      	mov	r5, r0
 800aab8:	b948      	cbnz	r0, 800aace <__lshift+0x3e>
 800aaba:	4602      	mov	r2, r0
 800aabc:	4b28      	ldr	r3, [pc, #160]	@ (800ab60 <__lshift+0xd0>)
 800aabe:	4829      	ldr	r0, [pc, #164]	@ (800ab64 <__lshift+0xd4>)
 800aac0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800aac4:	f000 fa38 	bl	800af38 <__assert_func>
 800aac8:	3101      	adds	r1, #1
 800aaca:	005b      	lsls	r3, r3, #1
 800aacc:	e7ee      	b.n	800aaac <__lshift+0x1c>
 800aace:	2300      	movs	r3, #0
 800aad0:	f100 0114 	add.w	r1, r0, #20
 800aad4:	f100 0210 	add.w	r2, r0, #16
 800aad8:	4618      	mov	r0, r3
 800aada:	4553      	cmp	r3, sl
 800aadc:	db33      	blt.n	800ab46 <__lshift+0xb6>
 800aade:	6920      	ldr	r0, [r4, #16]
 800aae0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800aae4:	f104 0314 	add.w	r3, r4, #20
 800aae8:	f019 091f 	ands.w	r9, r9, #31
 800aaec:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800aaf0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800aaf4:	d02b      	beq.n	800ab4e <__lshift+0xbe>
 800aaf6:	f1c9 0e20 	rsb	lr, r9, #32
 800aafa:	468a      	mov	sl, r1
 800aafc:	2200      	movs	r2, #0
 800aafe:	6818      	ldr	r0, [r3, #0]
 800ab00:	fa00 f009 	lsl.w	r0, r0, r9
 800ab04:	4310      	orrs	r0, r2
 800ab06:	f84a 0b04 	str.w	r0, [sl], #4
 800ab0a:	f853 2b04 	ldr.w	r2, [r3], #4
 800ab0e:	459c      	cmp	ip, r3
 800ab10:	fa22 f20e 	lsr.w	r2, r2, lr
 800ab14:	d8f3      	bhi.n	800aafe <__lshift+0x6e>
 800ab16:	ebac 0304 	sub.w	r3, ip, r4
 800ab1a:	3b15      	subs	r3, #21
 800ab1c:	f023 0303 	bic.w	r3, r3, #3
 800ab20:	3304      	adds	r3, #4
 800ab22:	f104 0015 	add.w	r0, r4, #21
 800ab26:	4560      	cmp	r0, ip
 800ab28:	bf88      	it	hi
 800ab2a:	2304      	movhi	r3, #4
 800ab2c:	50ca      	str	r2, [r1, r3]
 800ab2e:	b10a      	cbz	r2, 800ab34 <__lshift+0xa4>
 800ab30:	f108 0602 	add.w	r6, r8, #2
 800ab34:	3e01      	subs	r6, #1
 800ab36:	4638      	mov	r0, r7
 800ab38:	612e      	str	r6, [r5, #16]
 800ab3a:	4621      	mov	r1, r4
 800ab3c:	f7ff fde2 	bl	800a704 <_Bfree>
 800ab40:	4628      	mov	r0, r5
 800ab42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ab46:	f842 0f04 	str.w	r0, [r2, #4]!
 800ab4a:	3301      	adds	r3, #1
 800ab4c:	e7c5      	b.n	800aada <__lshift+0x4a>
 800ab4e:	3904      	subs	r1, #4
 800ab50:	f853 2b04 	ldr.w	r2, [r3], #4
 800ab54:	f841 2f04 	str.w	r2, [r1, #4]!
 800ab58:	459c      	cmp	ip, r3
 800ab5a:	d8f9      	bhi.n	800ab50 <__lshift+0xc0>
 800ab5c:	e7ea      	b.n	800ab34 <__lshift+0xa4>
 800ab5e:	bf00      	nop
 800ab60:	0800b738 	.word	0x0800b738
 800ab64:	0800b75a 	.word	0x0800b75a

0800ab68 <__mcmp>:
 800ab68:	690a      	ldr	r2, [r1, #16]
 800ab6a:	4603      	mov	r3, r0
 800ab6c:	6900      	ldr	r0, [r0, #16]
 800ab6e:	1a80      	subs	r0, r0, r2
 800ab70:	b530      	push	{r4, r5, lr}
 800ab72:	d10e      	bne.n	800ab92 <__mcmp+0x2a>
 800ab74:	3314      	adds	r3, #20
 800ab76:	3114      	adds	r1, #20
 800ab78:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800ab7c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800ab80:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800ab84:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800ab88:	4295      	cmp	r5, r2
 800ab8a:	d003      	beq.n	800ab94 <__mcmp+0x2c>
 800ab8c:	d205      	bcs.n	800ab9a <__mcmp+0x32>
 800ab8e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ab92:	bd30      	pop	{r4, r5, pc}
 800ab94:	42a3      	cmp	r3, r4
 800ab96:	d3f3      	bcc.n	800ab80 <__mcmp+0x18>
 800ab98:	e7fb      	b.n	800ab92 <__mcmp+0x2a>
 800ab9a:	2001      	movs	r0, #1
 800ab9c:	e7f9      	b.n	800ab92 <__mcmp+0x2a>
	...

0800aba0 <__mdiff>:
 800aba0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aba4:	4689      	mov	r9, r1
 800aba6:	4606      	mov	r6, r0
 800aba8:	4611      	mov	r1, r2
 800abaa:	4648      	mov	r0, r9
 800abac:	4614      	mov	r4, r2
 800abae:	f7ff ffdb 	bl	800ab68 <__mcmp>
 800abb2:	1e05      	subs	r5, r0, #0
 800abb4:	d112      	bne.n	800abdc <__mdiff+0x3c>
 800abb6:	4629      	mov	r1, r5
 800abb8:	4630      	mov	r0, r6
 800abba:	f7ff fd63 	bl	800a684 <_Balloc>
 800abbe:	4602      	mov	r2, r0
 800abc0:	b928      	cbnz	r0, 800abce <__mdiff+0x2e>
 800abc2:	4b3f      	ldr	r3, [pc, #252]	@ (800acc0 <__mdiff+0x120>)
 800abc4:	f240 2137 	movw	r1, #567	@ 0x237
 800abc8:	483e      	ldr	r0, [pc, #248]	@ (800acc4 <__mdiff+0x124>)
 800abca:	f000 f9b5 	bl	800af38 <__assert_func>
 800abce:	2301      	movs	r3, #1
 800abd0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800abd4:	4610      	mov	r0, r2
 800abd6:	b003      	add	sp, #12
 800abd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800abdc:	bfbc      	itt	lt
 800abde:	464b      	movlt	r3, r9
 800abe0:	46a1      	movlt	r9, r4
 800abe2:	4630      	mov	r0, r6
 800abe4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800abe8:	bfba      	itte	lt
 800abea:	461c      	movlt	r4, r3
 800abec:	2501      	movlt	r5, #1
 800abee:	2500      	movge	r5, #0
 800abf0:	f7ff fd48 	bl	800a684 <_Balloc>
 800abf4:	4602      	mov	r2, r0
 800abf6:	b918      	cbnz	r0, 800ac00 <__mdiff+0x60>
 800abf8:	4b31      	ldr	r3, [pc, #196]	@ (800acc0 <__mdiff+0x120>)
 800abfa:	f240 2145 	movw	r1, #581	@ 0x245
 800abfe:	e7e3      	b.n	800abc8 <__mdiff+0x28>
 800ac00:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800ac04:	6926      	ldr	r6, [r4, #16]
 800ac06:	60c5      	str	r5, [r0, #12]
 800ac08:	f109 0310 	add.w	r3, r9, #16
 800ac0c:	f109 0514 	add.w	r5, r9, #20
 800ac10:	f104 0e14 	add.w	lr, r4, #20
 800ac14:	f100 0b14 	add.w	fp, r0, #20
 800ac18:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800ac1c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800ac20:	9301      	str	r3, [sp, #4]
 800ac22:	46d9      	mov	r9, fp
 800ac24:	f04f 0c00 	mov.w	ip, #0
 800ac28:	9b01      	ldr	r3, [sp, #4]
 800ac2a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800ac2e:	f853 af04 	ldr.w	sl, [r3, #4]!
 800ac32:	9301      	str	r3, [sp, #4]
 800ac34:	fa1f f38a 	uxth.w	r3, sl
 800ac38:	4619      	mov	r1, r3
 800ac3a:	b283      	uxth	r3, r0
 800ac3c:	1acb      	subs	r3, r1, r3
 800ac3e:	0c00      	lsrs	r0, r0, #16
 800ac40:	4463      	add	r3, ip
 800ac42:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800ac46:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800ac4a:	b29b      	uxth	r3, r3
 800ac4c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800ac50:	4576      	cmp	r6, lr
 800ac52:	f849 3b04 	str.w	r3, [r9], #4
 800ac56:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ac5a:	d8e5      	bhi.n	800ac28 <__mdiff+0x88>
 800ac5c:	1b33      	subs	r3, r6, r4
 800ac5e:	3b15      	subs	r3, #21
 800ac60:	f023 0303 	bic.w	r3, r3, #3
 800ac64:	3415      	adds	r4, #21
 800ac66:	3304      	adds	r3, #4
 800ac68:	42a6      	cmp	r6, r4
 800ac6a:	bf38      	it	cc
 800ac6c:	2304      	movcc	r3, #4
 800ac6e:	441d      	add	r5, r3
 800ac70:	445b      	add	r3, fp
 800ac72:	461e      	mov	r6, r3
 800ac74:	462c      	mov	r4, r5
 800ac76:	4544      	cmp	r4, r8
 800ac78:	d30e      	bcc.n	800ac98 <__mdiff+0xf8>
 800ac7a:	f108 0103 	add.w	r1, r8, #3
 800ac7e:	1b49      	subs	r1, r1, r5
 800ac80:	f021 0103 	bic.w	r1, r1, #3
 800ac84:	3d03      	subs	r5, #3
 800ac86:	45a8      	cmp	r8, r5
 800ac88:	bf38      	it	cc
 800ac8a:	2100      	movcc	r1, #0
 800ac8c:	440b      	add	r3, r1
 800ac8e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ac92:	b191      	cbz	r1, 800acba <__mdiff+0x11a>
 800ac94:	6117      	str	r7, [r2, #16]
 800ac96:	e79d      	b.n	800abd4 <__mdiff+0x34>
 800ac98:	f854 1b04 	ldr.w	r1, [r4], #4
 800ac9c:	46e6      	mov	lr, ip
 800ac9e:	0c08      	lsrs	r0, r1, #16
 800aca0:	fa1c fc81 	uxtah	ip, ip, r1
 800aca4:	4471      	add	r1, lr
 800aca6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800acaa:	b289      	uxth	r1, r1
 800acac:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800acb0:	f846 1b04 	str.w	r1, [r6], #4
 800acb4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800acb8:	e7dd      	b.n	800ac76 <__mdiff+0xd6>
 800acba:	3f01      	subs	r7, #1
 800acbc:	e7e7      	b.n	800ac8e <__mdiff+0xee>
 800acbe:	bf00      	nop
 800acc0:	0800b738 	.word	0x0800b738
 800acc4:	0800b75a 	.word	0x0800b75a

0800acc8 <__d2b>:
 800acc8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800accc:	460f      	mov	r7, r1
 800acce:	2101      	movs	r1, #1
 800acd0:	ec59 8b10 	vmov	r8, r9, d0
 800acd4:	4616      	mov	r6, r2
 800acd6:	f7ff fcd5 	bl	800a684 <_Balloc>
 800acda:	4604      	mov	r4, r0
 800acdc:	b930      	cbnz	r0, 800acec <__d2b+0x24>
 800acde:	4602      	mov	r2, r0
 800ace0:	4b23      	ldr	r3, [pc, #140]	@ (800ad70 <__d2b+0xa8>)
 800ace2:	4824      	ldr	r0, [pc, #144]	@ (800ad74 <__d2b+0xac>)
 800ace4:	f240 310f 	movw	r1, #783	@ 0x30f
 800ace8:	f000 f926 	bl	800af38 <__assert_func>
 800acec:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800acf0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800acf4:	b10d      	cbz	r5, 800acfa <__d2b+0x32>
 800acf6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800acfa:	9301      	str	r3, [sp, #4]
 800acfc:	f1b8 0300 	subs.w	r3, r8, #0
 800ad00:	d023      	beq.n	800ad4a <__d2b+0x82>
 800ad02:	4668      	mov	r0, sp
 800ad04:	9300      	str	r3, [sp, #0]
 800ad06:	f7ff fd84 	bl	800a812 <__lo0bits>
 800ad0a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800ad0e:	b1d0      	cbz	r0, 800ad46 <__d2b+0x7e>
 800ad10:	f1c0 0320 	rsb	r3, r0, #32
 800ad14:	fa02 f303 	lsl.w	r3, r2, r3
 800ad18:	430b      	orrs	r3, r1
 800ad1a:	40c2      	lsrs	r2, r0
 800ad1c:	6163      	str	r3, [r4, #20]
 800ad1e:	9201      	str	r2, [sp, #4]
 800ad20:	9b01      	ldr	r3, [sp, #4]
 800ad22:	61a3      	str	r3, [r4, #24]
 800ad24:	2b00      	cmp	r3, #0
 800ad26:	bf0c      	ite	eq
 800ad28:	2201      	moveq	r2, #1
 800ad2a:	2202      	movne	r2, #2
 800ad2c:	6122      	str	r2, [r4, #16]
 800ad2e:	b1a5      	cbz	r5, 800ad5a <__d2b+0x92>
 800ad30:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800ad34:	4405      	add	r5, r0
 800ad36:	603d      	str	r5, [r7, #0]
 800ad38:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800ad3c:	6030      	str	r0, [r6, #0]
 800ad3e:	4620      	mov	r0, r4
 800ad40:	b003      	add	sp, #12
 800ad42:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ad46:	6161      	str	r1, [r4, #20]
 800ad48:	e7ea      	b.n	800ad20 <__d2b+0x58>
 800ad4a:	a801      	add	r0, sp, #4
 800ad4c:	f7ff fd61 	bl	800a812 <__lo0bits>
 800ad50:	9b01      	ldr	r3, [sp, #4]
 800ad52:	6163      	str	r3, [r4, #20]
 800ad54:	3020      	adds	r0, #32
 800ad56:	2201      	movs	r2, #1
 800ad58:	e7e8      	b.n	800ad2c <__d2b+0x64>
 800ad5a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ad5e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800ad62:	6038      	str	r0, [r7, #0]
 800ad64:	6918      	ldr	r0, [r3, #16]
 800ad66:	f7ff fd35 	bl	800a7d4 <__hi0bits>
 800ad6a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ad6e:	e7e5      	b.n	800ad3c <__d2b+0x74>
 800ad70:	0800b738 	.word	0x0800b738
 800ad74:	0800b75a 	.word	0x0800b75a

0800ad78 <__sread>:
 800ad78:	b510      	push	{r4, lr}
 800ad7a:	460c      	mov	r4, r1
 800ad7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ad80:	f000 f898 	bl	800aeb4 <_read_r>
 800ad84:	2800      	cmp	r0, #0
 800ad86:	bfab      	itete	ge
 800ad88:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800ad8a:	89a3      	ldrhlt	r3, [r4, #12]
 800ad8c:	181b      	addge	r3, r3, r0
 800ad8e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800ad92:	bfac      	ite	ge
 800ad94:	6563      	strge	r3, [r4, #84]	@ 0x54
 800ad96:	81a3      	strhlt	r3, [r4, #12]
 800ad98:	bd10      	pop	{r4, pc}

0800ad9a <__swrite>:
 800ad9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ad9e:	461f      	mov	r7, r3
 800ada0:	898b      	ldrh	r3, [r1, #12]
 800ada2:	05db      	lsls	r3, r3, #23
 800ada4:	4605      	mov	r5, r0
 800ada6:	460c      	mov	r4, r1
 800ada8:	4616      	mov	r6, r2
 800adaa:	d505      	bpl.n	800adb8 <__swrite+0x1e>
 800adac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800adb0:	2302      	movs	r3, #2
 800adb2:	2200      	movs	r2, #0
 800adb4:	f000 f86c 	bl	800ae90 <_lseek_r>
 800adb8:	89a3      	ldrh	r3, [r4, #12]
 800adba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800adbe:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800adc2:	81a3      	strh	r3, [r4, #12]
 800adc4:	4632      	mov	r2, r6
 800adc6:	463b      	mov	r3, r7
 800adc8:	4628      	mov	r0, r5
 800adca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800adce:	f000 b883 	b.w	800aed8 <_write_r>

0800add2 <__sseek>:
 800add2:	b510      	push	{r4, lr}
 800add4:	460c      	mov	r4, r1
 800add6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800adda:	f000 f859 	bl	800ae90 <_lseek_r>
 800adde:	1c43      	adds	r3, r0, #1
 800ade0:	89a3      	ldrh	r3, [r4, #12]
 800ade2:	bf15      	itete	ne
 800ade4:	6560      	strne	r0, [r4, #84]	@ 0x54
 800ade6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800adea:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800adee:	81a3      	strheq	r3, [r4, #12]
 800adf0:	bf18      	it	ne
 800adf2:	81a3      	strhne	r3, [r4, #12]
 800adf4:	bd10      	pop	{r4, pc}

0800adf6 <__sclose>:
 800adf6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800adfa:	f000 b87f 	b.w	800aefc <_close_r>

0800adfe <_realloc_r>:
 800adfe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ae02:	4607      	mov	r7, r0
 800ae04:	4614      	mov	r4, r2
 800ae06:	460d      	mov	r5, r1
 800ae08:	b921      	cbnz	r1, 800ae14 <_realloc_r+0x16>
 800ae0a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ae0e:	4611      	mov	r1, r2
 800ae10:	f7fe b838 	b.w	8008e84 <_malloc_r>
 800ae14:	b92a      	cbnz	r2, 800ae22 <_realloc_r+0x24>
 800ae16:	f7ff f9e7 	bl	800a1e8 <_free_r>
 800ae1a:	4625      	mov	r5, r4
 800ae1c:	4628      	mov	r0, r5
 800ae1e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ae22:	f000 f8cd 	bl	800afc0 <_malloc_usable_size_r>
 800ae26:	4284      	cmp	r4, r0
 800ae28:	4606      	mov	r6, r0
 800ae2a:	d802      	bhi.n	800ae32 <_realloc_r+0x34>
 800ae2c:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ae30:	d8f4      	bhi.n	800ae1c <_realloc_r+0x1e>
 800ae32:	4621      	mov	r1, r4
 800ae34:	4638      	mov	r0, r7
 800ae36:	f7fe f825 	bl	8008e84 <_malloc_r>
 800ae3a:	4680      	mov	r8, r0
 800ae3c:	b908      	cbnz	r0, 800ae42 <_realloc_r+0x44>
 800ae3e:	4645      	mov	r5, r8
 800ae40:	e7ec      	b.n	800ae1c <_realloc_r+0x1e>
 800ae42:	42b4      	cmp	r4, r6
 800ae44:	4622      	mov	r2, r4
 800ae46:	4629      	mov	r1, r5
 800ae48:	bf28      	it	cs
 800ae4a:	4632      	movcs	r2, r6
 800ae4c:	f000 f866 	bl	800af1c <memcpy>
 800ae50:	4629      	mov	r1, r5
 800ae52:	4638      	mov	r0, r7
 800ae54:	f7ff f9c8 	bl	800a1e8 <_free_r>
 800ae58:	e7f1      	b.n	800ae3e <_realloc_r+0x40>

0800ae5a <memmove>:
 800ae5a:	4288      	cmp	r0, r1
 800ae5c:	b510      	push	{r4, lr}
 800ae5e:	eb01 0402 	add.w	r4, r1, r2
 800ae62:	d902      	bls.n	800ae6a <memmove+0x10>
 800ae64:	4284      	cmp	r4, r0
 800ae66:	4623      	mov	r3, r4
 800ae68:	d807      	bhi.n	800ae7a <memmove+0x20>
 800ae6a:	1e43      	subs	r3, r0, #1
 800ae6c:	42a1      	cmp	r1, r4
 800ae6e:	d008      	beq.n	800ae82 <memmove+0x28>
 800ae70:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ae74:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ae78:	e7f8      	b.n	800ae6c <memmove+0x12>
 800ae7a:	4402      	add	r2, r0
 800ae7c:	4601      	mov	r1, r0
 800ae7e:	428a      	cmp	r2, r1
 800ae80:	d100      	bne.n	800ae84 <memmove+0x2a>
 800ae82:	bd10      	pop	{r4, pc}
 800ae84:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ae88:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ae8c:	e7f7      	b.n	800ae7e <memmove+0x24>
	...

0800ae90 <_lseek_r>:
 800ae90:	b538      	push	{r3, r4, r5, lr}
 800ae92:	4d07      	ldr	r5, [pc, #28]	@ (800aeb0 <_lseek_r+0x20>)
 800ae94:	4604      	mov	r4, r0
 800ae96:	4608      	mov	r0, r1
 800ae98:	4611      	mov	r1, r2
 800ae9a:	2200      	movs	r2, #0
 800ae9c:	602a      	str	r2, [r5, #0]
 800ae9e:	461a      	mov	r2, r3
 800aea0:	f7f7 fc69 	bl	8002776 <_lseek>
 800aea4:	1c43      	adds	r3, r0, #1
 800aea6:	d102      	bne.n	800aeae <_lseek_r+0x1e>
 800aea8:	682b      	ldr	r3, [r5, #0]
 800aeaa:	b103      	cbz	r3, 800aeae <_lseek_r+0x1e>
 800aeac:	6023      	str	r3, [r4, #0]
 800aeae:	bd38      	pop	{r3, r4, r5, pc}
 800aeb0:	20000c90 	.word	0x20000c90

0800aeb4 <_read_r>:
 800aeb4:	b538      	push	{r3, r4, r5, lr}
 800aeb6:	4d07      	ldr	r5, [pc, #28]	@ (800aed4 <_read_r+0x20>)
 800aeb8:	4604      	mov	r4, r0
 800aeba:	4608      	mov	r0, r1
 800aebc:	4611      	mov	r1, r2
 800aebe:	2200      	movs	r2, #0
 800aec0:	602a      	str	r2, [r5, #0]
 800aec2:	461a      	mov	r2, r3
 800aec4:	f7f7 fbf7 	bl	80026b6 <_read>
 800aec8:	1c43      	adds	r3, r0, #1
 800aeca:	d102      	bne.n	800aed2 <_read_r+0x1e>
 800aecc:	682b      	ldr	r3, [r5, #0]
 800aece:	b103      	cbz	r3, 800aed2 <_read_r+0x1e>
 800aed0:	6023      	str	r3, [r4, #0]
 800aed2:	bd38      	pop	{r3, r4, r5, pc}
 800aed4:	20000c90 	.word	0x20000c90

0800aed8 <_write_r>:
 800aed8:	b538      	push	{r3, r4, r5, lr}
 800aeda:	4d07      	ldr	r5, [pc, #28]	@ (800aef8 <_write_r+0x20>)
 800aedc:	4604      	mov	r4, r0
 800aede:	4608      	mov	r0, r1
 800aee0:	4611      	mov	r1, r2
 800aee2:	2200      	movs	r2, #0
 800aee4:	602a      	str	r2, [r5, #0]
 800aee6:	461a      	mov	r2, r3
 800aee8:	f7f7 fc02 	bl	80026f0 <_write>
 800aeec:	1c43      	adds	r3, r0, #1
 800aeee:	d102      	bne.n	800aef6 <_write_r+0x1e>
 800aef0:	682b      	ldr	r3, [r5, #0]
 800aef2:	b103      	cbz	r3, 800aef6 <_write_r+0x1e>
 800aef4:	6023      	str	r3, [r4, #0]
 800aef6:	bd38      	pop	{r3, r4, r5, pc}
 800aef8:	20000c90 	.word	0x20000c90

0800aefc <_close_r>:
 800aefc:	b538      	push	{r3, r4, r5, lr}
 800aefe:	4d06      	ldr	r5, [pc, #24]	@ (800af18 <_close_r+0x1c>)
 800af00:	2300      	movs	r3, #0
 800af02:	4604      	mov	r4, r0
 800af04:	4608      	mov	r0, r1
 800af06:	602b      	str	r3, [r5, #0]
 800af08:	f7f7 fc0e 	bl	8002728 <_close>
 800af0c:	1c43      	adds	r3, r0, #1
 800af0e:	d102      	bne.n	800af16 <_close_r+0x1a>
 800af10:	682b      	ldr	r3, [r5, #0]
 800af12:	b103      	cbz	r3, 800af16 <_close_r+0x1a>
 800af14:	6023      	str	r3, [r4, #0]
 800af16:	bd38      	pop	{r3, r4, r5, pc}
 800af18:	20000c90 	.word	0x20000c90

0800af1c <memcpy>:
 800af1c:	440a      	add	r2, r1
 800af1e:	4291      	cmp	r1, r2
 800af20:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800af24:	d100      	bne.n	800af28 <memcpy+0xc>
 800af26:	4770      	bx	lr
 800af28:	b510      	push	{r4, lr}
 800af2a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800af2e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800af32:	4291      	cmp	r1, r2
 800af34:	d1f9      	bne.n	800af2a <memcpy+0xe>
 800af36:	bd10      	pop	{r4, pc}

0800af38 <__assert_func>:
 800af38:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800af3a:	4614      	mov	r4, r2
 800af3c:	461a      	mov	r2, r3
 800af3e:	4b09      	ldr	r3, [pc, #36]	@ (800af64 <__assert_func+0x2c>)
 800af40:	681b      	ldr	r3, [r3, #0]
 800af42:	4605      	mov	r5, r0
 800af44:	68d8      	ldr	r0, [r3, #12]
 800af46:	b14c      	cbz	r4, 800af5c <__assert_func+0x24>
 800af48:	4b07      	ldr	r3, [pc, #28]	@ (800af68 <__assert_func+0x30>)
 800af4a:	9100      	str	r1, [sp, #0]
 800af4c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800af50:	4906      	ldr	r1, [pc, #24]	@ (800af6c <__assert_func+0x34>)
 800af52:	462b      	mov	r3, r5
 800af54:	f000 f83c 	bl	800afd0 <fiprintf>
 800af58:	f000 f859 	bl	800b00e <abort>
 800af5c:	4b04      	ldr	r3, [pc, #16]	@ (800af70 <__assert_func+0x38>)
 800af5e:	461c      	mov	r4, r3
 800af60:	e7f3      	b.n	800af4a <__assert_func+0x12>
 800af62:	bf00      	nop
 800af64:	20000028 	.word	0x20000028
 800af68:	0800b7bd 	.word	0x0800b7bd
 800af6c:	0800b7ca 	.word	0x0800b7ca
 800af70:	0800b7f8 	.word	0x0800b7f8

0800af74 <_calloc_r>:
 800af74:	b570      	push	{r4, r5, r6, lr}
 800af76:	fba1 5402 	umull	r5, r4, r1, r2
 800af7a:	b934      	cbnz	r4, 800af8a <_calloc_r+0x16>
 800af7c:	4629      	mov	r1, r5
 800af7e:	f7fd ff81 	bl	8008e84 <_malloc_r>
 800af82:	4606      	mov	r6, r0
 800af84:	b928      	cbnz	r0, 800af92 <_calloc_r+0x1e>
 800af86:	4630      	mov	r0, r6
 800af88:	bd70      	pop	{r4, r5, r6, pc}
 800af8a:	220c      	movs	r2, #12
 800af8c:	6002      	str	r2, [r0, #0]
 800af8e:	2600      	movs	r6, #0
 800af90:	e7f9      	b.n	800af86 <_calloc_r+0x12>
 800af92:	462a      	mov	r2, r5
 800af94:	4621      	mov	r1, r4
 800af96:	f7fe fa85 	bl	80094a4 <memset>
 800af9a:	e7f4      	b.n	800af86 <_calloc_r+0x12>

0800af9c <__ascii_mbtowc>:
 800af9c:	b082      	sub	sp, #8
 800af9e:	b901      	cbnz	r1, 800afa2 <__ascii_mbtowc+0x6>
 800afa0:	a901      	add	r1, sp, #4
 800afa2:	b142      	cbz	r2, 800afb6 <__ascii_mbtowc+0x1a>
 800afa4:	b14b      	cbz	r3, 800afba <__ascii_mbtowc+0x1e>
 800afa6:	7813      	ldrb	r3, [r2, #0]
 800afa8:	600b      	str	r3, [r1, #0]
 800afaa:	7812      	ldrb	r2, [r2, #0]
 800afac:	1e10      	subs	r0, r2, #0
 800afae:	bf18      	it	ne
 800afb0:	2001      	movne	r0, #1
 800afb2:	b002      	add	sp, #8
 800afb4:	4770      	bx	lr
 800afb6:	4610      	mov	r0, r2
 800afb8:	e7fb      	b.n	800afb2 <__ascii_mbtowc+0x16>
 800afba:	f06f 0001 	mvn.w	r0, #1
 800afbe:	e7f8      	b.n	800afb2 <__ascii_mbtowc+0x16>

0800afc0 <_malloc_usable_size_r>:
 800afc0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800afc4:	1f18      	subs	r0, r3, #4
 800afc6:	2b00      	cmp	r3, #0
 800afc8:	bfbc      	itt	lt
 800afca:	580b      	ldrlt	r3, [r1, r0]
 800afcc:	18c0      	addlt	r0, r0, r3
 800afce:	4770      	bx	lr

0800afd0 <fiprintf>:
 800afd0:	b40e      	push	{r1, r2, r3}
 800afd2:	b503      	push	{r0, r1, lr}
 800afd4:	4601      	mov	r1, r0
 800afd6:	ab03      	add	r3, sp, #12
 800afd8:	4805      	ldr	r0, [pc, #20]	@ (800aff0 <fiprintf+0x20>)
 800afda:	f853 2b04 	ldr.w	r2, [r3], #4
 800afde:	6800      	ldr	r0, [r0, #0]
 800afe0:	9301      	str	r3, [sp, #4]
 800afe2:	f000 f845 	bl	800b070 <_vfiprintf_r>
 800afe6:	b002      	add	sp, #8
 800afe8:	f85d eb04 	ldr.w	lr, [sp], #4
 800afec:	b003      	add	sp, #12
 800afee:	4770      	bx	lr
 800aff0:	20000028 	.word	0x20000028

0800aff4 <__ascii_wctomb>:
 800aff4:	4603      	mov	r3, r0
 800aff6:	4608      	mov	r0, r1
 800aff8:	b141      	cbz	r1, 800b00c <__ascii_wctomb+0x18>
 800affa:	2aff      	cmp	r2, #255	@ 0xff
 800affc:	d904      	bls.n	800b008 <__ascii_wctomb+0x14>
 800affe:	228a      	movs	r2, #138	@ 0x8a
 800b000:	601a      	str	r2, [r3, #0]
 800b002:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b006:	4770      	bx	lr
 800b008:	700a      	strb	r2, [r1, #0]
 800b00a:	2001      	movs	r0, #1
 800b00c:	4770      	bx	lr

0800b00e <abort>:
 800b00e:	b508      	push	{r3, lr}
 800b010:	2006      	movs	r0, #6
 800b012:	f000 fa63 	bl	800b4dc <raise>
 800b016:	2001      	movs	r0, #1
 800b018:	f7f7 fb42 	bl	80026a0 <_exit>

0800b01c <__sfputc_r>:
 800b01c:	6893      	ldr	r3, [r2, #8]
 800b01e:	3b01      	subs	r3, #1
 800b020:	2b00      	cmp	r3, #0
 800b022:	b410      	push	{r4}
 800b024:	6093      	str	r3, [r2, #8]
 800b026:	da08      	bge.n	800b03a <__sfputc_r+0x1e>
 800b028:	6994      	ldr	r4, [r2, #24]
 800b02a:	42a3      	cmp	r3, r4
 800b02c:	db01      	blt.n	800b032 <__sfputc_r+0x16>
 800b02e:	290a      	cmp	r1, #10
 800b030:	d103      	bne.n	800b03a <__sfputc_r+0x1e>
 800b032:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b036:	f000 b933 	b.w	800b2a0 <__swbuf_r>
 800b03a:	6813      	ldr	r3, [r2, #0]
 800b03c:	1c58      	adds	r0, r3, #1
 800b03e:	6010      	str	r0, [r2, #0]
 800b040:	7019      	strb	r1, [r3, #0]
 800b042:	4608      	mov	r0, r1
 800b044:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b048:	4770      	bx	lr

0800b04a <__sfputs_r>:
 800b04a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b04c:	4606      	mov	r6, r0
 800b04e:	460f      	mov	r7, r1
 800b050:	4614      	mov	r4, r2
 800b052:	18d5      	adds	r5, r2, r3
 800b054:	42ac      	cmp	r4, r5
 800b056:	d101      	bne.n	800b05c <__sfputs_r+0x12>
 800b058:	2000      	movs	r0, #0
 800b05a:	e007      	b.n	800b06c <__sfputs_r+0x22>
 800b05c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b060:	463a      	mov	r2, r7
 800b062:	4630      	mov	r0, r6
 800b064:	f7ff ffda 	bl	800b01c <__sfputc_r>
 800b068:	1c43      	adds	r3, r0, #1
 800b06a:	d1f3      	bne.n	800b054 <__sfputs_r+0xa>
 800b06c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b070 <_vfiprintf_r>:
 800b070:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b074:	460d      	mov	r5, r1
 800b076:	b09d      	sub	sp, #116	@ 0x74
 800b078:	4614      	mov	r4, r2
 800b07a:	4698      	mov	r8, r3
 800b07c:	4606      	mov	r6, r0
 800b07e:	b118      	cbz	r0, 800b088 <_vfiprintf_r+0x18>
 800b080:	6a03      	ldr	r3, [r0, #32]
 800b082:	b90b      	cbnz	r3, 800b088 <_vfiprintf_r+0x18>
 800b084:	f7fe f9d8 	bl	8009438 <__sinit>
 800b088:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b08a:	07d9      	lsls	r1, r3, #31
 800b08c:	d405      	bmi.n	800b09a <_vfiprintf_r+0x2a>
 800b08e:	89ab      	ldrh	r3, [r5, #12]
 800b090:	059a      	lsls	r2, r3, #22
 800b092:	d402      	bmi.n	800b09a <_vfiprintf_r+0x2a>
 800b094:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b096:	f7fe fa48 	bl	800952a <__retarget_lock_acquire_recursive>
 800b09a:	89ab      	ldrh	r3, [r5, #12]
 800b09c:	071b      	lsls	r3, r3, #28
 800b09e:	d501      	bpl.n	800b0a4 <_vfiprintf_r+0x34>
 800b0a0:	692b      	ldr	r3, [r5, #16]
 800b0a2:	b99b      	cbnz	r3, 800b0cc <_vfiprintf_r+0x5c>
 800b0a4:	4629      	mov	r1, r5
 800b0a6:	4630      	mov	r0, r6
 800b0a8:	f000 f938 	bl	800b31c <__swsetup_r>
 800b0ac:	b170      	cbz	r0, 800b0cc <_vfiprintf_r+0x5c>
 800b0ae:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b0b0:	07dc      	lsls	r4, r3, #31
 800b0b2:	d504      	bpl.n	800b0be <_vfiprintf_r+0x4e>
 800b0b4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b0b8:	b01d      	add	sp, #116	@ 0x74
 800b0ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b0be:	89ab      	ldrh	r3, [r5, #12]
 800b0c0:	0598      	lsls	r0, r3, #22
 800b0c2:	d4f7      	bmi.n	800b0b4 <_vfiprintf_r+0x44>
 800b0c4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b0c6:	f7fe fa31 	bl	800952c <__retarget_lock_release_recursive>
 800b0ca:	e7f3      	b.n	800b0b4 <_vfiprintf_r+0x44>
 800b0cc:	2300      	movs	r3, #0
 800b0ce:	9309      	str	r3, [sp, #36]	@ 0x24
 800b0d0:	2320      	movs	r3, #32
 800b0d2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b0d6:	f8cd 800c 	str.w	r8, [sp, #12]
 800b0da:	2330      	movs	r3, #48	@ 0x30
 800b0dc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800b28c <_vfiprintf_r+0x21c>
 800b0e0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b0e4:	f04f 0901 	mov.w	r9, #1
 800b0e8:	4623      	mov	r3, r4
 800b0ea:	469a      	mov	sl, r3
 800b0ec:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b0f0:	b10a      	cbz	r2, 800b0f6 <_vfiprintf_r+0x86>
 800b0f2:	2a25      	cmp	r2, #37	@ 0x25
 800b0f4:	d1f9      	bne.n	800b0ea <_vfiprintf_r+0x7a>
 800b0f6:	ebba 0b04 	subs.w	fp, sl, r4
 800b0fa:	d00b      	beq.n	800b114 <_vfiprintf_r+0xa4>
 800b0fc:	465b      	mov	r3, fp
 800b0fe:	4622      	mov	r2, r4
 800b100:	4629      	mov	r1, r5
 800b102:	4630      	mov	r0, r6
 800b104:	f7ff ffa1 	bl	800b04a <__sfputs_r>
 800b108:	3001      	adds	r0, #1
 800b10a:	f000 80a7 	beq.w	800b25c <_vfiprintf_r+0x1ec>
 800b10e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b110:	445a      	add	r2, fp
 800b112:	9209      	str	r2, [sp, #36]	@ 0x24
 800b114:	f89a 3000 	ldrb.w	r3, [sl]
 800b118:	2b00      	cmp	r3, #0
 800b11a:	f000 809f 	beq.w	800b25c <_vfiprintf_r+0x1ec>
 800b11e:	2300      	movs	r3, #0
 800b120:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b124:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b128:	f10a 0a01 	add.w	sl, sl, #1
 800b12c:	9304      	str	r3, [sp, #16]
 800b12e:	9307      	str	r3, [sp, #28]
 800b130:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b134:	931a      	str	r3, [sp, #104]	@ 0x68
 800b136:	4654      	mov	r4, sl
 800b138:	2205      	movs	r2, #5
 800b13a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b13e:	4853      	ldr	r0, [pc, #332]	@ (800b28c <_vfiprintf_r+0x21c>)
 800b140:	f7f5 f846 	bl	80001d0 <memchr>
 800b144:	9a04      	ldr	r2, [sp, #16]
 800b146:	b9d8      	cbnz	r0, 800b180 <_vfiprintf_r+0x110>
 800b148:	06d1      	lsls	r1, r2, #27
 800b14a:	bf44      	itt	mi
 800b14c:	2320      	movmi	r3, #32
 800b14e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b152:	0713      	lsls	r3, r2, #28
 800b154:	bf44      	itt	mi
 800b156:	232b      	movmi	r3, #43	@ 0x2b
 800b158:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b15c:	f89a 3000 	ldrb.w	r3, [sl]
 800b160:	2b2a      	cmp	r3, #42	@ 0x2a
 800b162:	d015      	beq.n	800b190 <_vfiprintf_r+0x120>
 800b164:	9a07      	ldr	r2, [sp, #28]
 800b166:	4654      	mov	r4, sl
 800b168:	2000      	movs	r0, #0
 800b16a:	f04f 0c0a 	mov.w	ip, #10
 800b16e:	4621      	mov	r1, r4
 800b170:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b174:	3b30      	subs	r3, #48	@ 0x30
 800b176:	2b09      	cmp	r3, #9
 800b178:	d94b      	bls.n	800b212 <_vfiprintf_r+0x1a2>
 800b17a:	b1b0      	cbz	r0, 800b1aa <_vfiprintf_r+0x13a>
 800b17c:	9207      	str	r2, [sp, #28]
 800b17e:	e014      	b.n	800b1aa <_vfiprintf_r+0x13a>
 800b180:	eba0 0308 	sub.w	r3, r0, r8
 800b184:	fa09 f303 	lsl.w	r3, r9, r3
 800b188:	4313      	orrs	r3, r2
 800b18a:	9304      	str	r3, [sp, #16]
 800b18c:	46a2      	mov	sl, r4
 800b18e:	e7d2      	b.n	800b136 <_vfiprintf_r+0xc6>
 800b190:	9b03      	ldr	r3, [sp, #12]
 800b192:	1d19      	adds	r1, r3, #4
 800b194:	681b      	ldr	r3, [r3, #0]
 800b196:	9103      	str	r1, [sp, #12]
 800b198:	2b00      	cmp	r3, #0
 800b19a:	bfbb      	ittet	lt
 800b19c:	425b      	neglt	r3, r3
 800b19e:	f042 0202 	orrlt.w	r2, r2, #2
 800b1a2:	9307      	strge	r3, [sp, #28]
 800b1a4:	9307      	strlt	r3, [sp, #28]
 800b1a6:	bfb8      	it	lt
 800b1a8:	9204      	strlt	r2, [sp, #16]
 800b1aa:	7823      	ldrb	r3, [r4, #0]
 800b1ac:	2b2e      	cmp	r3, #46	@ 0x2e
 800b1ae:	d10a      	bne.n	800b1c6 <_vfiprintf_r+0x156>
 800b1b0:	7863      	ldrb	r3, [r4, #1]
 800b1b2:	2b2a      	cmp	r3, #42	@ 0x2a
 800b1b4:	d132      	bne.n	800b21c <_vfiprintf_r+0x1ac>
 800b1b6:	9b03      	ldr	r3, [sp, #12]
 800b1b8:	1d1a      	adds	r2, r3, #4
 800b1ba:	681b      	ldr	r3, [r3, #0]
 800b1bc:	9203      	str	r2, [sp, #12]
 800b1be:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b1c2:	3402      	adds	r4, #2
 800b1c4:	9305      	str	r3, [sp, #20]
 800b1c6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b29c <_vfiprintf_r+0x22c>
 800b1ca:	7821      	ldrb	r1, [r4, #0]
 800b1cc:	2203      	movs	r2, #3
 800b1ce:	4650      	mov	r0, sl
 800b1d0:	f7f4 fffe 	bl	80001d0 <memchr>
 800b1d4:	b138      	cbz	r0, 800b1e6 <_vfiprintf_r+0x176>
 800b1d6:	9b04      	ldr	r3, [sp, #16]
 800b1d8:	eba0 000a 	sub.w	r0, r0, sl
 800b1dc:	2240      	movs	r2, #64	@ 0x40
 800b1de:	4082      	lsls	r2, r0
 800b1e0:	4313      	orrs	r3, r2
 800b1e2:	3401      	adds	r4, #1
 800b1e4:	9304      	str	r3, [sp, #16]
 800b1e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b1ea:	4829      	ldr	r0, [pc, #164]	@ (800b290 <_vfiprintf_r+0x220>)
 800b1ec:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b1f0:	2206      	movs	r2, #6
 800b1f2:	f7f4 ffed 	bl	80001d0 <memchr>
 800b1f6:	2800      	cmp	r0, #0
 800b1f8:	d03f      	beq.n	800b27a <_vfiprintf_r+0x20a>
 800b1fa:	4b26      	ldr	r3, [pc, #152]	@ (800b294 <_vfiprintf_r+0x224>)
 800b1fc:	bb1b      	cbnz	r3, 800b246 <_vfiprintf_r+0x1d6>
 800b1fe:	9b03      	ldr	r3, [sp, #12]
 800b200:	3307      	adds	r3, #7
 800b202:	f023 0307 	bic.w	r3, r3, #7
 800b206:	3308      	adds	r3, #8
 800b208:	9303      	str	r3, [sp, #12]
 800b20a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b20c:	443b      	add	r3, r7
 800b20e:	9309      	str	r3, [sp, #36]	@ 0x24
 800b210:	e76a      	b.n	800b0e8 <_vfiprintf_r+0x78>
 800b212:	fb0c 3202 	mla	r2, ip, r2, r3
 800b216:	460c      	mov	r4, r1
 800b218:	2001      	movs	r0, #1
 800b21a:	e7a8      	b.n	800b16e <_vfiprintf_r+0xfe>
 800b21c:	2300      	movs	r3, #0
 800b21e:	3401      	adds	r4, #1
 800b220:	9305      	str	r3, [sp, #20]
 800b222:	4619      	mov	r1, r3
 800b224:	f04f 0c0a 	mov.w	ip, #10
 800b228:	4620      	mov	r0, r4
 800b22a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b22e:	3a30      	subs	r2, #48	@ 0x30
 800b230:	2a09      	cmp	r2, #9
 800b232:	d903      	bls.n	800b23c <_vfiprintf_r+0x1cc>
 800b234:	2b00      	cmp	r3, #0
 800b236:	d0c6      	beq.n	800b1c6 <_vfiprintf_r+0x156>
 800b238:	9105      	str	r1, [sp, #20]
 800b23a:	e7c4      	b.n	800b1c6 <_vfiprintf_r+0x156>
 800b23c:	fb0c 2101 	mla	r1, ip, r1, r2
 800b240:	4604      	mov	r4, r0
 800b242:	2301      	movs	r3, #1
 800b244:	e7f0      	b.n	800b228 <_vfiprintf_r+0x1b8>
 800b246:	ab03      	add	r3, sp, #12
 800b248:	9300      	str	r3, [sp, #0]
 800b24a:	462a      	mov	r2, r5
 800b24c:	4b12      	ldr	r3, [pc, #72]	@ (800b298 <_vfiprintf_r+0x228>)
 800b24e:	a904      	add	r1, sp, #16
 800b250:	4630      	mov	r0, r6
 800b252:	f7fd fbc3 	bl	80089dc <_printf_float>
 800b256:	4607      	mov	r7, r0
 800b258:	1c78      	adds	r0, r7, #1
 800b25a:	d1d6      	bne.n	800b20a <_vfiprintf_r+0x19a>
 800b25c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b25e:	07d9      	lsls	r1, r3, #31
 800b260:	d405      	bmi.n	800b26e <_vfiprintf_r+0x1fe>
 800b262:	89ab      	ldrh	r3, [r5, #12]
 800b264:	059a      	lsls	r2, r3, #22
 800b266:	d402      	bmi.n	800b26e <_vfiprintf_r+0x1fe>
 800b268:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b26a:	f7fe f95f 	bl	800952c <__retarget_lock_release_recursive>
 800b26e:	89ab      	ldrh	r3, [r5, #12]
 800b270:	065b      	lsls	r3, r3, #25
 800b272:	f53f af1f 	bmi.w	800b0b4 <_vfiprintf_r+0x44>
 800b276:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b278:	e71e      	b.n	800b0b8 <_vfiprintf_r+0x48>
 800b27a:	ab03      	add	r3, sp, #12
 800b27c:	9300      	str	r3, [sp, #0]
 800b27e:	462a      	mov	r2, r5
 800b280:	4b05      	ldr	r3, [pc, #20]	@ (800b298 <_vfiprintf_r+0x228>)
 800b282:	a904      	add	r1, sp, #16
 800b284:	4630      	mov	r0, r6
 800b286:	f7fd feeb 	bl	8009060 <_printf_i>
 800b28a:	e7e4      	b.n	800b256 <_vfiprintf_r+0x1e6>
 800b28c:	0800b749 	.word	0x0800b749
 800b290:	0800b753 	.word	0x0800b753
 800b294:	080089dd 	.word	0x080089dd
 800b298:	0800b04b 	.word	0x0800b04b
 800b29c:	0800b74f 	.word	0x0800b74f

0800b2a0 <__swbuf_r>:
 800b2a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b2a2:	460e      	mov	r6, r1
 800b2a4:	4614      	mov	r4, r2
 800b2a6:	4605      	mov	r5, r0
 800b2a8:	b118      	cbz	r0, 800b2b2 <__swbuf_r+0x12>
 800b2aa:	6a03      	ldr	r3, [r0, #32]
 800b2ac:	b90b      	cbnz	r3, 800b2b2 <__swbuf_r+0x12>
 800b2ae:	f7fe f8c3 	bl	8009438 <__sinit>
 800b2b2:	69a3      	ldr	r3, [r4, #24]
 800b2b4:	60a3      	str	r3, [r4, #8]
 800b2b6:	89a3      	ldrh	r3, [r4, #12]
 800b2b8:	071a      	lsls	r2, r3, #28
 800b2ba:	d501      	bpl.n	800b2c0 <__swbuf_r+0x20>
 800b2bc:	6923      	ldr	r3, [r4, #16]
 800b2be:	b943      	cbnz	r3, 800b2d2 <__swbuf_r+0x32>
 800b2c0:	4621      	mov	r1, r4
 800b2c2:	4628      	mov	r0, r5
 800b2c4:	f000 f82a 	bl	800b31c <__swsetup_r>
 800b2c8:	b118      	cbz	r0, 800b2d2 <__swbuf_r+0x32>
 800b2ca:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800b2ce:	4638      	mov	r0, r7
 800b2d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b2d2:	6823      	ldr	r3, [r4, #0]
 800b2d4:	6922      	ldr	r2, [r4, #16]
 800b2d6:	1a98      	subs	r0, r3, r2
 800b2d8:	6963      	ldr	r3, [r4, #20]
 800b2da:	b2f6      	uxtb	r6, r6
 800b2dc:	4283      	cmp	r3, r0
 800b2de:	4637      	mov	r7, r6
 800b2e0:	dc05      	bgt.n	800b2ee <__swbuf_r+0x4e>
 800b2e2:	4621      	mov	r1, r4
 800b2e4:	4628      	mov	r0, r5
 800b2e6:	f7ff f9a5 	bl	800a634 <_fflush_r>
 800b2ea:	2800      	cmp	r0, #0
 800b2ec:	d1ed      	bne.n	800b2ca <__swbuf_r+0x2a>
 800b2ee:	68a3      	ldr	r3, [r4, #8]
 800b2f0:	3b01      	subs	r3, #1
 800b2f2:	60a3      	str	r3, [r4, #8]
 800b2f4:	6823      	ldr	r3, [r4, #0]
 800b2f6:	1c5a      	adds	r2, r3, #1
 800b2f8:	6022      	str	r2, [r4, #0]
 800b2fa:	701e      	strb	r6, [r3, #0]
 800b2fc:	6962      	ldr	r2, [r4, #20]
 800b2fe:	1c43      	adds	r3, r0, #1
 800b300:	429a      	cmp	r2, r3
 800b302:	d004      	beq.n	800b30e <__swbuf_r+0x6e>
 800b304:	89a3      	ldrh	r3, [r4, #12]
 800b306:	07db      	lsls	r3, r3, #31
 800b308:	d5e1      	bpl.n	800b2ce <__swbuf_r+0x2e>
 800b30a:	2e0a      	cmp	r6, #10
 800b30c:	d1df      	bne.n	800b2ce <__swbuf_r+0x2e>
 800b30e:	4621      	mov	r1, r4
 800b310:	4628      	mov	r0, r5
 800b312:	f7ff f98f 	bl	800a634 <_fflush_r>
 800b316:	2800      	cmp	r0, #0
 800b318:	d0d9      	beq.n	800b2ce <__swbuf_r+0x2e>
 800b31a:	e7d6      	b.n	800b2ca <__swbuf_r+0x2a>

0800b31c <__swsetup_r>:
 800b31c:	b538      	push	{r3, r4, r5, lr}
 800b31e:	4b29      	ldr	r3, [pc, #164]	@ (800b3c4 <__swsetup_r+0xa8>)
 800b320:	4605      	mov	r5, r0
 800b322:	6818      	ldr	r0, [r3, #0]
 800b324:	460c      	mov	r4, r1
 800b326:	b118      	cbz	r0, 800b330 <__swsetup_r+0x14>
 800b328:	6a03      	ldr	r3, [r0, #32]
 800b32a:	b90b      	cbnz	r3, 800b330 <__swsetup_r+0x14>
 800b32c:	f7fe f884 	bl	8009438 <__sinit>
 800b330:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b334:	0719      	lsls	r1, r3, #28
 800b336:	d422      	bmi.n	800b37e <__swsetup_r+0x62>
 800b338:	06da      	lsls	r2, r3, #27
 800b33a:	d407      	bmi.n	800b34c <__swsetup_r+0x30>
 800b33c:	2209      	movs	r2, #9
 800b33e:	602a      	str	r2, [r5, #0]
 800b340:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b344:	81a3      	strh	r3, [r4, #12]
 800b346:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b34a:	e033      	b.n	800b3b4 <__swsetup_r+0x98>
 800b34c:	0758      	lsls	r0, r3, #29
 800b34e:	d512      	bpl.n	800b376 <__swsetup_r+0x5a>
 800b350:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b352:	b141      	cbz	r1, 800b366 <__swsetup_r+0x4a>
 800b354:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b358:	4299      	cmp	r1, r3
 800b35a:	d002      	beq.n	800b362 <__swsetup_r+0x46>
 800b35c:	4628      	mov	r0, r5
 800b35e:	f7fe ff43 	bl	800a1e8 <_free_r>
 800b362:	2300      	movs	r3, #0
 800b364:	6363      	str	r3, [r4, #52]	@ 0x34
 800b366:	89a3      	ldrh	r3, [r4, #12]
 800b368:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800b36c:	81a3      	strh	r3, [r4, #12]
 800b36e:	2300      	movs	r3, #0
 800b370:	6063      	str	r3, [r4, #4]
 800b372:	6923      	ldr	r3, [r4, #16]
 800b374:	6023      	str	r3, [r4, #0]
 800b376:	89a3      	ldrh	r3, [r4, #12]
 800b378:	f043 0308 	orr.w	r3, r3, #8
 800b37c:	81a3      	strh	r3, [r4, #12]
 800b37e:	6923      	ldr	r3, [r4, #16]
 800b380:	b94b      	cbnz	r3, 800b396 <__swsetup_r+0x7a>
 800b382:	89a3      	ldrh	r3, [r4, #12]
 800b384:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800b388:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b38c:	d003      	beq.n	800b396 <__swsetup_r+0x7a>
 800b38e:	4621      	mov	r1, r4
 800b390:	4628      	mov	r0, r5
 800b392:	f000 f83f 	bl	800b414 <__smakebuf_r>
 800b396:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b39a:	f013 0201 	ands.w	r2, r3, #1
 800b39e:	d00a      	beq.n	800b3b6 <__swsetup_r+0x9a>
 800b3a0:	2200      	movs	r2, #0
 800b3a2:	60a2      	str	r2, [r4, #8]
 800b3a4:	6962      	ldr	r2, [r4, #20]
 800b3a6:	4252      	negs	r2, r2
 800b3a8:	61a2      	str	r2, [r4, #24]
 800b3aa:	6922      	ldr	r2, [r4, #16]
 800b3ac:	b942      	cbnz	r2, 800b3c0 <__swsetup_r+0xa4>
 800b3ae:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b3b2:	d1c5      	bne.n	800b340 <__swsetup_r+0x24>
 800b3b4:	bd38      	pop	{r3, r4, r5, pc}
 800b3b6:	0799      	lsls	r1, r3, #30
 800b3b8:	bf58      	it	pl
 800b3ba:	6962      	ldrpl	r2, [r4, #20]
 800b3bc:	60a2      	str	r2, [r4, #8]
 800b3be:	e7f4      	b.n	800b3aa <__swsetup_r+0x8e>
 800b3c0:	2000      	movs	r0, #0
 800b3c2:	e7f7      	b.n	800b3b4 <__swsetup_r+0x98>
 800b3c4:	20000028 	.word	0x20000028

0800b3c8 <__swhatbuf_r>:
 800b3c8:	b570      	push	{r4, r5, r6, lr}
 800b3ca:	460c      	mov	r4, r1
 800b3cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b3d0:	2900      	cmp	r1, #0
 800b3d2:	b096      	sub	sp, #88	@ 0x58
 800b3d4:	4615      	mov	r5, r2
 800b3d6:	461e      	mov	r6, r3
 800b3d8:	da0d      	bge.n	800b3f6 <__swhatbuf_r+0x2e>
 800b3da:	89a3      	ldrh	r3, [r4, #12]
 800b3dc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b3e0:	f04f 0100 	mov.w	r1, #0
 800b3e4:	bf14      	ite	ne
 800b3e6:	2340      	movne	r3, #64	@ 0x40
 800b3e8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b3ec:	2000      	movs	r0, #0
 800b3ee:	6031      	str	r1, [r6, #0]
 800b3f0:	602b      	str	r3, [r5, #0]
 800b3f2:	b016      	add	sp, #88	@ 0x58
 800b3f4:	bd70      	pop	{r4, r5, r6, pc}
 800b3f6:	466a      	mov	r2, sp
 800b3f8:	f000 f89c 	bl	800b534 <_fstat_r>
 800b3fc:	2800      	cmp	r0, #0
 800b3fe:	dbec      	blt.n	800b3da <__swhatbuf_r+0x12>
 800b400:	9901      	ldr	r1, [sp, #4]
 800b402:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b406:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b40a:	4259      	negs	r1, r3
 800b40c:	4159      	adcs	r1, r3
 800b40e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b412:	e7eb      	b.n	800b3ec <__swhatbuf_r+0x24>

0800b414 <__smakebuf_r>:
 800b414:	898b      	ldrh	r3, [r1, #12]
 800b416:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b418:	079d      	lsls	r5, r3, #30
 800b41a:	4606      	mov	r6, r0
 800b41c:	460c      	mov	r4, r1
 800b41e:	d507      	bpl.n	800b430 <__smakebuf_r+0x1c>
 800b420:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b424:	6023      	str	r3, [r4, #0]
 800b426:	6123      	str	r3, [r4, #16]
 800b428:	2301      	movs	r3, #1
 800b42a:	6163      	str	r3, [r4, #20]
 800b42c:	b003      	add	sp, #12
 800b42e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b430:	ab01      	add	r3, sp, #4
 800b432:	466a      	mov	r2, sp
 800b434:	f7ff ffc8 	bl	800b3c8 <__swhatbuf_r>
 800b438:	9f00      	ldr	r7, [sp, #0]
 800b43a:	4605      	mov	r5, r0
 800b43c:	4639      	mov	r1, r7
 800b43e:	4630      	mov	r0, r6
 800b440:	f7fd fd20 	bl	8008e84 <_malloc_r>
 800b444:	b948      	cbnz	r0, 800b45a <__smakebuf_r+0x46>
 800b446:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b44a:	059a      	lsls	r2, r3, #22
 800b44c:	d4ee      	bmi.n	800b42c <__smakebuf_r+0x18>
 800b44e:	f023 0303 	bic.w	r3, r3, #3
 800b452:	f043 0302 	orr.w	r3, r3, #2
 800b456:	81a3      	strh	r3, [r4, #12]
 800b458:	e7e2      	b.n	800b420 <__smakebuf_r+0xc>
 800b45a:	89a3      	ldrh	r3, [r4, #12]
 800b45c:	6020      	str	r0, [r4, #0]
 800b45e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b462:	81a3      	strh	r3, [r4, #12]
 800b464:	9b01      	ldr	r3, [sp, #4]
 800b466:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b46a:	b15b      	cbz	r3, 800b484 <__smakebuf_r+0x70>
 800b46c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b470:	4630      	mov	r0, r6
 800b472:	f000 f83b 	bl	800b4ec <_isatty_r>
 800b476:	b128      	cbz	r0, 800b484 <__smakebuf_r+0x70>
 800b478:	89a3      	ldrh	r3, [r4, #12]
 800b47a:	f023 0303 	bic.w	r3, r3, #3
 800b47e:	f043 0301 	orr.w	r3, r3, #1
 800b482:	81a3      	strh	r3, [r4, #12]
 800b484:	89a3      	ldrh	r3, [r4, #12]
 800b486:	431d      	orrs	r5, r3
 800b488:	81a5      	strh	r5, [r4, #12]
 800b48a:	e7cf      	b.n	800b42c <__smakebuf_r+0x18>

0800b48c <_raise_r>:
 800b48c:	291f      	cmp	r1, #31
 800b48e:	b538      	push	{r3, r4, r5, lr}
 800b490:	4605      	mov	r5, r0
 800b492:	460c      	mov	r4, r1
 800b494:	d904      	bls.n	800b4a0 <_raise_r+0x14>
 800b496:	2316      	movs	r3, #22
 800b498:	6003      	str	r3, [r0, #0]
 800b49a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b49e:	bd38      	pop	{r3, r4, r5, pc}
 800b4a0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800b4a2:	b112      	cbz	r2, 800b4aa <_raise_r+0x1e>
 800b4a4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b4a8:	b94b      	cbnz	r3, 800b4be <_raise_r+0x32>
 800b4aa:	4628      	mov	r0, r5
 800b4ac:	f000 f840 	bl	800b530 <_getpid_r>
 800b4b0:	4622      	mov	r2, r4
 800b4b2:	4601      	mov	r1, r0
 800b4b4:	4628      	mov	r0, r5
 800b4b6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b4ba:	f000 b827 	b.w	800b50c <_kill_r>
 800b4be:	2b01      	cmp	r3, #1
 800b4c0:	d00a      	beq.n	800b4d8 <_raise_r+0x4c>
 800b4c2:	1c59      	adds	r1, r3, #1
 800b4c4:	d103      	bne.n	800b4ce <_raise_r+0x42>
 800b4c6:	2316      	movs	r3, #22
 800b4c8:	6003      	str	r3, [r0, #0]
 800b4ca:	2001      	movs	r0, #1
 800b4cc:	e7e7      	b.n	800b49e <_raise_r+0x12>
 800b4ce:	2100      	movs	r1, #0
 800b4d0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800b4d4:	4620      	mov	r0, r4
 800b4d6:	4798      	blx	r3
 800b4d8:	2000      	movs	r0, #0
 800b4da:	e7e0      	b.n	800b49e <_raise_r+0x12>

0800b4dc <raise>:
 800b4dc:	4b02      	ldr	r3, [pc, #8]	@ (800b4e8 <raise+0xc>)
 800b4de:	4601      	mov	r1, r0
 800b4e0:	6818      	ldr	r0, [r3, #0]
 800b4e2:	f7ff bfd3 	b.w	800b48c <_raise_r>
 800b4e6:	bf00      	nop
 800b4e8:	20000028 	.word	0x20000028

0800b4ec <_isatty_r>:
 800b4ec:	b538      	push	{r3, r4, r5, lr}
 800b4ee:	4d06      	ldr	r5, [pc, #24]	@ (800b508 <_isatty_r+0x1c>)
 800b4f0:	2300      	movs	r3, #0
 800b4f2:	4604      	mov	r4, r0
 800b4f4:	4608      	mov	r0, r1
 800b4f6:	602b      	str	r3, [r5, #0]
 800b4f8:	f7f7 f932 	bl	8002760 <_isatty>
 800b4fc:	1c43      	adds	r3, r0, #1
 800b4fe:	d102      	bne.n	800b506 <_isatty_r+0x1a>
 800b500:	682b      	ldr	r3, [r5, #0]
 800b502:	b103      	cbz	r3, 800b506 <_isatty_r+0x1a>
 800b504:	6023      	str	r3, [r4, #0]
 800b506:	bd38      	pop	{r3, r4, r5, pc}
 800b508:	20000c90 	.word	0x20000c90

0800b50c <_kill_r>:
 800b50c:	b538      	push	{r3, r4, r5, lr}
 800b50e:	4d07      	ldr	r5, [pc, #28]	@ (800b52c <_kill_r+0x20>)
 800b510:	2300      	movs	r3, #0
 800b512:	4604      	mov	r4, r0
 800b514:	4608      	mov	r0, r1
 800b516:	4611      	mov	r1, r2
 800b518:	602b      	str	r3, [r5, #0]
 800b51a:	f7f7 f8b1 	bl	8002680 <_kill>
 800b51e:	1c43      	adds	r3, r0, #1
 800b520:	d102      	bne.n	800b528 <_kill_r+0x1c>
 800b522:	682b      	ldr	r3, [r5, #0]
 800b524:	b103      	cbz	r3, 800b528 <_kill_r+0x1c>
 800b526:	6023      	str	r3, [r4, #0]
 800b528:	bd38      	pop	{r3, r4, r5, pc}
 800b52a:	bf00      	nop
 800b52c:	20000c90 	.word	0x20000c90

0800b530 <_getpid_r>:
 800b530:	f7f7 b89e 	b.w	8002670 <_getpid>

0800b534 <_fstat_r>:
 800b534:	b538      	push	{r3, r4, r5, lr}
 800b536:	4d07      	ldr	r5, [pc, #28]	@ (800b554 <_fstat_r+0x20>)
 800b538:	2300      	movs	r3, #0
 800b53a:	4604      	mov	r4, r0
 800b53c:	4608      	mov	r0, r1
 800b53e:	4611      	mov	r1, r2
 800b540:	602b      	str	r3, [r5, #0]
 800b542:	f7f7 f8fd 	bl	8002740 <_fstat>
 800b546:	1c43      	adds	r3, r0, #1
 800b548:	d102      	bne.n	800b550 <_fstat_r+0x1c>
 800b54a:	682b      	ldr	r3, [r5, #0]
 800b54c:	b103      	cbz	r3, 800b550 <_fstat_r+0x1c>
 800b54e:	6023      	str	r3, [r4, #0]
 800b550:	bd38      	pop	{r3, r4, r5, pc}
 800b552:	bf00      	nop
 800b554:	20000c90 	.word	0x20000c90

0800b558 <_init>:
 800b558:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b55a:	bf00      	nop
 800b55c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b55e:	bc08      	pop	{r3}
 800b560:	469e      	mov	lr, r3
 800b562:	4770      	bx	lr

0800b564 <_fini>:
 800b564:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b566:	bf00      	nop
 800b568:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b56a:	bc08      	pop	{r3}
 800b56c:	469e      	mov	lr, r3
 800b56e:	4770      	bx	lr
