

================================================================
== Vitis HLS Report for 'colorcorrectionmatrix_0_17_17_1080_1920_1_2_s'
================================================================
* Date:           Wed Sep  4 19:39:28 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        isppipeline.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.371 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
    +---------+---------+----------+----------+---------+---------+---------+
    |  2084402|  2084402|  6.879 ms|  6.879 ms|  2084402|  2084402|       no|
    +---------+---------+----------+----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------+----------------------------------------------+---------+---------+----------+----------+---------+---------+---------+
        |                                                        |                                              |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
        |                        Instance                        |                    Module                    |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
        +--------------------------------------------------------+----------------------------------------------+---------+---------+----------+----------+---------+---------+---------+
        |grp_xfccmkernel_17_1080_1920_21_1_11_11_1920_2_s_fu_44  |xfccmkernel_17_1080_1920_21_1_11_11_1920_2_s  |  2084401|  2084401|  6.879 ms|  6.879 ms|  2084401|  2084401|       no|
        +--------------------------------------------------------+----------------------------------------------+---------+---------+----------+----------+---------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     9|     870|     830|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      59|    -|
|Register         |        -|     -|      26|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     9|     896|     891|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------+----------------------------------------------+---------+----+-----+-----+-----+
    |                        Instance                        |                    Module                    | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------------------------+----------------------------------------------+---------+----+-----+-----+-----+
    |grp_xfccmkernel_17_1080_1920_21_1_11_11_1920_2_s_fu_44  |xfccmkernel_17_1080_1920_21_1_11_11_1920_2_s  |        0|   9|  870|  830|    0|
    +--------------------------------------------------------+----------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                   |                                              |        0|   9|  870|  830|    0|
    +--------------------------------------------------------+----------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  14|          3|    1|          3|
    |ap_done                |   9|          2|    1|          2|
    |lsc_out_data243_write  |   9|          2|    1|          2|
    |ltm_in_data242_read    |   9|          2|    1|          2|
    |p_src_mat_cols_blk_n   |   9|          2|    1|          2|
    |p_src_mat_rows_blk_n   |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  59|         13|    6|         13|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |                                 Name                                | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                            |   2|   0|    2|          0|
    |ap_done_reg                                                          |   1|   0|    1|          0|
    |grp_xfccmkernel_17_1080_1920_21_1_11_11_1920_2_s_fu_44_ap_start_reg  |   1|   0|    1|          0|
    |height_reg_61                                                        |  11|   0|   11|          0|
    |width_reg_56                                                         |  11|   0|   11|          0|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                |  26|   0|   26|          0|
    +---------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+----------------------------------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+--------------------------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|  colorcorrectionmatrix<0, 17, 17, 1080, 1920, 1, 2>|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|  colorcorrectionmatrix<0, 17, 17, 1080, 1920, 1, 2>|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|  colorcorrectionmatrix<0, 17, 17, 1080, 1920, 1, 2>|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|  colorcorrectionmatrix<0, 17, 17, 1080, 1920, 1, 2>|  return value|
|ap_continue                     |   in|    1|  ap_ctrl_hs|  colorcorrectionmatrix<0, 17, 17, 1080, 1920, 1, 2>|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|  colorcorrectionmatrix<0, 17, 17, 1080, 1920, 1, 2>|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|  colorcorrectionmatrix<0, 17, 17, 1080, 1920, 1, 2>|  return value|
|p_src_mat_rows_dout             |   in|   11|     ap_fifo|                                      p_src_mat_rows|       pointer|
|p_src_mat_rows_num_data_valid   |   in|    2|     ap_fifo|                                      p_src_mat_rows|       pointer|
|p_src_mat_rows_fifo_cap         |   in|    2|     ap_fifo|                                      p_src_mat_rows|       pointer|
|p_src_mat_rows_empty_n          |   in|    1|     ap_fifo|                                      p_src_mat_rows|       pointer|
|p_src_mat_rows_read             |  out|    1|     ap_fifo|                                      p_src_mat_rows|       pointer|
|p_src_mat_cols_dout             |   in|   11|     ap_fifo|                                      p_src_mat_cols|       pointer|
|p_src_mat_cols_num_data_valid   |   in|    2|     ap_fifo|                                      p_src_mat_cols|       pointer|
|p_src_mat_cols_fifo_cap         |   in|    2|     ap_fifo|                                      p_src_mat_cols|       pointer|
|p_src_mat_cols_empty_n          |   in|    1|     ap_fifo|                                      p_src_mat_cols|       pointer|
|p_src_mat_cols_read             |  out|    1|     ap_fifo|                                      p_src_mat_cols|       pointer|
|ltm_in_data242_dout             |   in|   30|     ap_fifo|                                      ltm_in_data242|       pointer|
|ltm_in_data242_num_data_valid   |   in|    2|     ap_fifo|                                      ltm_in_data242|       pointer|
|ltm_in_data242_fifo_cap         |   in|    2|     ap_fifo|                                      ltm_in_data242|       pointer|
|ltm_in_data242_empty_n          |   in|    1|     ap_fifo|                                      ltm_in_data242|       pointer|
|ltm_in_data242_read             |  out|    1|     ap_fifo|                                      ltm_in_data242|       pointer|
|lsc_out_data243_din             |  out|   30|     ap_fifo|                                     lsc_out_data243|       pointer|
|lsc_out_data243_num_data_valid  |   in|    2|     ap_fifo|                                     lsc_out_data243|       pointer|
|lsc_out_data243_fifo_cap        |   in|    2|     ap_fifo|                                     lsc_out_data243|       pointer|
|lsc_out_data243_full_n          |   in|    1|     ap_fifo|                                     lsc_out_data243|       pointer|
|lsc_out_data243_write           |  out|    1|     ap_fifo|                                     lsc_out_data243|       pointer|
+--------------------------------+-----+-----+------------+----------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 3 [1/1] (1.20ns)   --->   "%width = read i11 @_ssdm_op_Read.ap_fifo.i11P0A, i11 %p_src_mat_cols"   --->   Operation 3 'read' 'width' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 4 [1/1] (1.20ns)   --->   "%height = read i11 @_ssdm_op_Read.ap_fifo.i11P0A, i11 %p_src_mat_rows"   --->   Operation 4 'read' 'height' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 5 [2/2] (0.00ns)   --->   "%call_ln311 = call void @xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2>, i30 %ltm_in_data242, i30 %lsc_out_data243, i11 %height, i11 %width" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:311]   --->   Operation 5 'call' 'call_ln311' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %p_src_mat_cols, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %p_src_mat_rows, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %lsc_out_data243, void @empty_36, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %ltm_in_data242, void @empty_36, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/2] (0.00ns)   --->   "%call_ln311 = call void @xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2>, i30 %ltm_in_data242, i30 %lsc_out_data243, i11 %height, i11 %width" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:311]   --->   Operation 10 'call' 'call_ln311' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%ret_ln313 = ret" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:313]   --->   Operation 11 'ret' 'ret_ln313' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_src_mat_rows]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_src_mat_cols]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ltm_in_data242]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ lsc_out_data243]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
width             (read         ) [ 001]
height            (read         ) [ 001]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
call_ln311        (call         ) [ 000]
ret_ln313         (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_src_mat_rows">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_mat_rows"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_src_mat_cols">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_mat_cols"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ltm_in_data242">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ltm_in_data242"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="lsc_out_data243">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lsc_out_data243"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i11P0A"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xfccmkernel<17, 1080, 1920, 21, 1, 11, 11, 1920, 2>"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="width_read_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="11" slack="0"/>
<pin id="34" dir="0" index="1" bw="11" slack="0"/>
<pin id="35" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="height_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="11" slack="0"/>
<pin id="40" dir="0" index="1" bw="11" slack="0"/>
<pin id="41" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="height/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="grp_xfccmkernel_17_1080_1920_21_1_11_11_1920_2_s_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="0" slack="0"/>
<pin id="46" dir="0" index="1" bw="30" slack="0"/>
<pin id="47" dir="0" index="2" bw="30" slack="0"/>
<pin id="48" dir="0" index="3" bw="11" slack="0"/>
<pin id="49" dir="0" index="4" bw="11" slack="0"/>
<pin id="50" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln311/1 "/>
</bind>
</comp>

<comp id="56" class="1005" name="width_reg_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="11" slack="1"/>
<pin id="58" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="width "/>
</bind>
</comp>

<comp id="61" class="1005" name="height_reg_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="11" slack="1"/>
<pin id="63" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="height "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="36"><net_src comp="8" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="2" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="42"><net_src comp="8" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="0" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="51"><net_src comp="10" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="52"><net_src comp="4" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="53"><net_src comp="6" pin="0"/><net_sink comp="44" pin=2"/></net>

<net id="54"><net_src comp="38" pin="2"/><net_sink comp="44" pin=3"/></net>

<net id="55"><net_src comp="32" pin="2"/><net_sink comp="44" pin=4"/></net>

<net id="59"><net_src comp="32" pin="2"/><net_sink comp="56" pin=0"/></net>

<net id="60"><net_src comp="56" pin="1"/><net_sink comp="44" pin=4"/></net>

<net id="64"><net_src comp="38" pin="2"/><net_sink comp="61" pin=0"/></net>

<net id="65"><net_src comp="61" pin="1"/><net_sink comp="44" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: lsc_out_data243 | {1 2 }
 - Input state : 
	Port: colorcorrectionmatrix<0, 17, 17, 1080, 1920, 1, 2> : p_src_mat_rows | {1 }
	Port: colorcorrectionmatrix<0, 17, 17, 1080, 1920, 1, 2> : p_src_mat_cols | {1 }
	Port: colorcorrectionmatrix<0, 17, 17, 1080, 1920, 1, 2> : ltm_in_data242 | {1 2 }
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------|---------|---------|---------|---------|
| Operation|                     Functional Unit                    |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_xfccmkernel_17_1080_1920_21_1_11_11_1920_2_s_fu_44 |    9    |  3.843  |   1156  |   789   |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|   read   |                    width_read_fu_32                    |    0    |    0    |    0    |    0    |
|          |                    height_read_fu_38                   |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                        |    9    |  3.843  |   1156  |   789   |
|----------|--------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------+--------+
|             |   FF   |
+-------------+--------+
|height_reg_61|   11   |
| width_reg_56|   11   |
+-------------+--------+
|    Total    |   22   |
+-------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------------------------|------|------|------|--------||---------||---------|
|                          Comp                          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_xfccmkernel_17_1080_1920_21_1_11_11_1920_2_s_fu_44 |  p3  |   2  |  11  |   22   ||    9    |
| grp_xfccmkernel_17_1080_1920_21_1_11_11_1920_2_s_fu_44 |  p4  |   2  |  11  |   22   ||    9    |
|--------------------------------------------------------|------|------|------|--------||---------||---------|
|                          Total                         |      |      |      |   44   ||  0.854  ||    18   |
|--------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    9   |    3   |  1156  |   789  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |   22   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    9   |    4   |  1178  |   807  |
+-----------+--------+--------+--------+--------+
