---
outline: 2
---

# Arithmetic Logic Unit (ALU) <Badge type="info" text="RV32I_ALU.vhd"/>

![ALU Logic Gate Diagram](../../public/images/referencia/componentes/rv32i_alu.drawio.svg)

[View source code](https://github.com/pfeinsper/24a-CTI-RISCV/blob/main/src/RV32I_ALU.vhd).

## Generic Map

::: danger TO DO

Work in progress.

:::

## Port Map

::: danger TO DO

Work in progress.

:::

## RTL Diagram

![ALU RTL Diagram](../../public/images/referencia/componentes/rv32i_alu_netlist.svg)

## Test Cases

`test_RV32I_ALU.py`.
[View source code](https://github.com/pfeinsper/24a-CTI-RISCV/blob/main/test/test_RV32I_ALU.py).

::: danger TO DO

Work in progress.

:::
