{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1605497780438 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605497780446 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 16 00:36:20 2020 " "Processing started: Mon Nov 16 00:36:20 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605497780446 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605497780446 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proc_uniciclo -c proc_uniciclo " "Command: quartus_map --read_settings_files=on --write_settings_files=off proc_uniciclo -c proc_uniciclo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605497780446 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1605497782343 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1605497782343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab3/proc_uniciclo_restored/ULA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605497796969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605497796969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gerimm.v 1 1 " "Found 1 design units, including 1 entities, in source file gerimm.v" { { "Info" "ISGN_ENTITY_NAME" "1 GerImm " "Found entity 1: GerImm" {  } { { "GerImm.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab3/proc_uniciclo_restored/GerImm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605497796993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605497796993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoreg.v 1 1 " "Found 1 design units, including 1 entities, in source file bancoreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 BancoReg " "Found entity 1: BancoReg" {  } { { "BancoReg.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab3/proc_uniciclo_restored/BancoReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605497797042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605497797042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memdados.v 1 1 " "Found 1 design units, including 1 entities, in source file memdados.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemDados " "Found entity 1: MemDados" {  } { { "MemDados.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab3/proc_uniciclo_restored/MemDados.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605497797067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605497797067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "meminst.v 1 1 " "Found 1 design units, including 1 entities, in source file meminst.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemInst " "Found entity 1: MemInst" {  } { { "MemInst.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab3/proc_uniciclo_restored/MemInst.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605497797091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605497797091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador.v 1 1 " "Found 1 design units, including 1 entities, in source file controlador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controlador " "Found entity 1: Controlador" {  } { { "Controlador.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab3/proc_uniciclo_restored/Controlador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605497797116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605497797116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camdado.v 1 1 " "Found 1 design units, including 1 entities, in source file camdado.v" { { "Info" "ISGN_ENTITY_NAME" "1 CamDado " "Found entity 1: CamDado" {  } { { "CamDado.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab3/proc_uniciclo_restored/CamDado.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605497797148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605497797148 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX MUX.v " "Entity \"MUX\" obtained from \"MUX.v\" instead of from Quartus Prime megafunction library" {  } { { "MUX.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab3/proc_uniciclo_restored/MUX.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1605497797173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "MUX.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab3/proc_uniciclo_restored/MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605497797175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605497797175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.v 1 1 " "Found 1 design units, including 1 entities, in source file add.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add " "Found entity 1: Add" {  } { { "Add.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab3/proc_uniciclo_restored/Add.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605497797198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605497797198 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wRegWrite CamDado.v(48) " "Verilog HDL Implicit Net warning at CamDado.v(48): created implicit net for \"wRegWrite\"" {  } { { "CamDado.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab3/proc_uniciclo_restored/CamDado.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605497797201 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wInstr CamDado.v(56) " "Verilog HDL Implicit Net warning at CamDado.v(56): created implicit net for \"wInstr\"" {  } { { "CamDado.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab3/proc_uniciclo_restored/CamDado.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605497797201 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wImmediate CamDado.v(57) " "Verilog HDL Implicit Net warning at CamDado.v(57): created implicit net for \"wImmediate\"" {  } { { "CamDado.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab3/proc_uniciclo_restored/CamDado.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605497797201 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wOrigAULA CamDado.v(66) " "Verilog HDL Implicit Net warning at CamDado.v(66): created implicit net for \"wOrigAULA\"" {  } { { "CamDado.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab3/proc_uniciclo_restored/CamDado.v" 66 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605497797201 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Controlador " "Elaborating entity \"Controlador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1605497797286 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Controlador.v(27) " "Verilog HDL Case Statement warning at Controlador.v(27): incomplete case statement has no default case item" {  } { { "Controlador.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab3/proc_uniciclo_restored/Controlador.v" 27 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1605497797311 "|Controlador"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Controlador.v(25) " "Verilog HDL Case Statement warning at Controlador.v(25): incomplete case statement has no default case item" {  } { { "Controlador.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab3/proc_uniciclo_restored/Controlador.v" 25 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1605497797311 "|Controlador"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "oULActrl\[3\] GND " "Pin \"oULActrl\[3\]\" is stuck at GND" {  } { { "Controlador.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab3/proc_uniciclo_restored/Controlador.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605497798096 "|Controlador|oULActrl[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "branch\[1\] GND " "Pin \"branch\[1\]\" is stuck at GND" {  } { { "Controlador.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab3/proc_uniciclo_restored/Controlador.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605497798096 "|Controlador|branch[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oOBULA\[1\] GND " "Pin \"oOBULA\[1\]\" is stuck at GND" {  } { { "Controlador.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab3/proc_uniciclo_restored/Controlador.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605497798096 "|Controlador|oOBULA[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1605497798096 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1605497798211 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1605497799120 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605497799120 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInst\[7\] " "No output dependent on input pin \"iInst\[7\]\"" {  } { { "Controlador.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab3/proc_uniciclo_restored/Controlador.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605497799729 "|Controlador|iInst[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInst\[8\] " "No output dependent on input pin \"iInst\[8\]\"" {  } { { "Controlador.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab3/proc_uniciclo_restored/Controlador.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605497799729 "|Controlador|iInst[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInst\[9\] " "No output dependent on input pin \"iInst\[9\]\"" {  } { { "Controlador.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab3/proc_uniciclo_restored/Controlador.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605497799729 "|Controlador|iInst[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInst\[10\] " "No output dependent on input pin \"iInst\[10\]\"" {  } { { "Controlador.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab3/proc_uniciclo_restored/Controlador.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605497799729 "|Controlador|iInst[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInst\[11\] " "No output dependent on input pin \"iInst\[11\]\"" {  } { { "Controlador.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab3/proc_uniciclo_restored/Controlador.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605497799729 "|Controlador|iInst[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInst\[15\] " "No output dependent on input pin \"iInst\[15\]\"" {  } { { "Controlador.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab3/proc_uniciclo_restored/Controlador.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605497799729 "|Controlador|iInst[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInst\[16\] " "No output dependent on input pin \"iInst\[16\]\"" {  } { { "Controlador.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab3/proc_uniciclo_restored/Controlador.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605497799729 "|Controlador|iInst[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInst\[17\] " "No output dependent on input pin \"iInst\[17\]\"" {  } { { "Controlador.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab3/proc_uniciclo_restored/Controlador.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605497799729 "|Controlador|iInst[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInst\[18\] " "No output dependent on input pin \"iInst\[18\]\"" {  } { { "Controlador.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab3/proc_uniciclo_restored/Controlador.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605497799729 "|Controlador|iInst[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInst\[19\] " "No output dependent on input pin \"iInst\[19\]\"" {  } { { "Controlador.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab3/proc_uniciclo_restored/Controlador.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605497799729 "|Controlador|iInst[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInst\[20\] " "No output dependent on input pin \"iInst\[20\]\"" {  } { { "Controlador.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab3/proc_uniciclo_restored/Controlador.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605497799729 "|Controlador|iInst[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInst\[21\] " "No output dependent on input pin \"iInst\[21\]\"" {  } { { "Controlador.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab3/proc_uniciclo_restored/Controlador.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605497799729 "|Controlador|iInst[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInst\[22\] " "No output dependent on input pin \"iInst\[22\]\"" {  } { { "Controlador.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab3/proc_uniciclo_restored/Controlador.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605497799729 "|Controlador|iInst[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInst\[23\] " "No output dependent on input pin \"iInst\[23\]\"" {  } { { "Controlador.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab3/proc_uniciclo_restored/Controlador.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605497799729 "|Controlador|iInst[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInst\[24\] " "No output dependent on input pin \"iInst\[24\]\"" {  } { { "Controlador.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab3/proc_uniciclo_restored/Controlador.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605497799729 "|Controlador|iInst[24]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1605497799729 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "63 " "Implemented 63 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1605497799730 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1605497799730 ""} { "Info" "ICUT_CUT_TM_LCELLS" "17 " "Implemented 17 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1605497799730 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1605497799730 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4823 " "Peak virtual memory: 4823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605497799751 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 16 00:36:39 2020 " "Processing ended: Mon Nov 16 00:36:39 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605497799751 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605497799751 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605497799751 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1605497799751 ""}
