\hypertarget{struct_tf_lite_unidirectional_sequence_l_s_t_m_params}{}\doxysection{Tf\+Lite\+Unidirectional\+Sequence\+L\+S\+T\+M\+Params Struct Reference}
\label{struct_tf_lite_unidirectional_sequence_l_s_t_m_params}\index{TfLiteUnidirectionalSequenceLSTMParams@{TfLiteUnidirectionalSequenceLSTMParams}}


Collaboration diagram for Tf\+Lite\+Unidirectional\+Sequence\+L\+S\+T\+M\+Params\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=240pt]{struct_tf_lite_unidirectional_sequence_l_s_t_m_params__coll__graph}
\end{center}
\end{figure}
\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{struct_tf_lite_unidirectional_sequence_l_s_t_m_params_a7a3e57024bb5401ff9ad27def5f579fa}\label{struct_tf_lite_unidirectional_sequence_l_s_t_m_params_a7a3e57024bb5401ff9ad27def5f579fa}} 
Tf\+Lite\+Fused\+Activation {\bfseries activation}
\item 
\mbox{\Hypertarget{struct_tf_lite_unidirectional_sequence_l_s_t_m_params_ad630f391bb8881715c1df49b6e0abfe4}\label{struct_tf_lite_unidirectional_sequence_l_s_t_m_params_ad630f391bb8881715c1df49b6e0abfe4}} 
float {\bfseries cell\+\_\+clip}
\item 
\mbox{\Hypertarget{struct_tf_lite_unidirectional_sequence_l_s_t_m_params_a3c7f49bdd299e724b1f306784989f081}\label{struct_tf_lite_unidirectional_sequence_l_s_t_m_params_a3c7f49bdd299e724b1f306784989f081}} 
float {\bfseries proj\+\_\+clip}
\item 
\mbox{\Hypertarget{struct_tf_lite_unidirectional_sequence_l_s_t_m_params_a3ea483ea5e46975e720b7f798d8a0da5}\label{struct_tf_lite_unidirectional_sequence_l_s_t_m_params_a3ea483ea5e46975e720b7f798d8a0da5}} 
bool {\bfseries time\+\_\+major}
\item 
\mbox{\Hypertarget{struct_tf_lite_unidirectional_sequence_l_s_t_m_params_a91d58410952e8f99a1a9f6ca935b2c9f}\label{struct_tf_lite_unidirectional_sequence_l_s_t_m_params_a91d58410952e8f99a1a9f6ca935b2c9f}} 
bool {\bfseries asymmetric\+\_\+quantize\+\_\+inputs}
\end{DoxyCompactItemize}


The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/yarib/work/github/tensorflow-\/lite-\/fpga-\/delegate/tensorflow\+\_\+lite/arduino/src/tensorflow/lite/c/builtin\+\_\+op\+\_\+data.\+h\end{DoxyCompactItemize}
