0.6
2018.1
Apr  4 2018
19:30:32
D:/Repositories/ComputerDesignAndOriganization/ex3/ex3.sim/sim_1/behav/xsim/glbl.v,1542518928,verilog,,,,glbl,,,,,,,,
D:/Repositories/ComputerDesignAndOriganization/ex3/ex3.srcs/sim_1/new/testbench.v,1542518928,verilog,,,,testbench,,,../../../../ex3.srcs/sources_1/new,,,,,
D:/Repositories/ComputerDesignAndOriganization/ex3/ex3.srcs/sources_1/ip/data_mem/sim/data_mem.v,1543929694,verilog,,D:/Repositories/ComputerDesignAndOriganization/ex3/ex3.srcs/sources_1/ip/inst_mem/sim/inst_mem.v,,data_mem,,,../../../../ex3.srcs/sources_1/new,,,,,
D:/Repositories/ComputerDesignAndOriganization/ex3/ex3.srcs/sources_1/ip/inst_mem/sim/inst_mem.v,1543929124,verilog,,D:/Repositories/ComputerDesignAndOriganization/ex3/ex3.srcs/sources_1/new/adder.v,,inst_mem,,,../../../../ex3.srcs/sources_1/new,,,,,
D:/Repositories/ComputerDesignAndOriganization/ex3/ex3.srcs/sources_1/new/adder.v,1542518928,verilog,,D:/Repositories/ComputerDesignAndOriganization/ex3/ex3.srcs/sources_1/new/alu.v,,adder,,,../../../../ex3.srcs/sources_1/new,,,,,
D:/Repositories/ComputerDesignAndOriganization/ex3/ex3.srcs/sources_1/new/alu.v,1542518928,verilog,,D:/Repositories/ComputerDesignAndOriganization/ex3/ex3.srcs/sources_1/new/controller.v,D:/Repositories/ComputerDesignAndOriganization/ex3/ex3.srcs/sources_1/new/define.vh,alu,,,../../../../ex3.srcs/sources_1/new,,,,,
D:/Repositories/ComputerDesignAndOriganization/ex3/ex3.srcs/sources_1/new/controller.v,1542518928,verilog,,D:/Repositories/ComputerDesignAndOriganization/ex3/ex3.srcs/sources_1/new/datapath.v,D:/Repositories/ComputerDesignAndOriganization/ex3/ex3.srcs/sources_1/new/define.vh,controller,,,../../../../ex3.srcs/sources_1/new,,,,,
D:/Repositories/ComputerDesignAndOriganization/ex3/ex3.srcs/sources_1/new/datapath.v,1542518928,verilog,,D:/Repositories/ComputerDesignAndOriganization/ex3/ex3.srcs/sources_1/new/mips.v,,datapath,,,../../../../ex3.srcs/sources_1/new,,,,,
D:/Repositories/ComputerDesignAndOriganization/ex3/ex3.srcs/sources_1/new/define.vh,1542518928,verilog,,,,,,,,,,,,
D:/Repositories/ComputerDesignAndOriganization/ex3/ex3.srcs/sources_1/new/mips.v,1542518928,verilog,,D:/Repositories/ComputerDesignAndOriganization/ex3/ex3.srcs/sources_1/new/mux2.v,,mips,,,../../../../ex3.srcs/sources_1/new,,,,,
D:/Repositories/ComputerDesignAndOriganization/ex3/ex3.srcs/sources_1/new/mux2.v,1542518928,verilog,,D:/Repositories/ComputerDesignAndOriganization/ex3/ex3.srcs/sources_1/new/pc.v,,mux2,,,../../../../ex3.srcs/sources_1/new,,,,,
D:/Repositories/ComputerDesignAndOriganization/ex3/ex3.srcs/sources_1/new/pc.v,1542518928,verilog,,D:/Repositories/ComputerDesignAndOriganization/ex3/ex3.srcs/sources_1/new/regfile.v,D:/Repositories/ComputerDesignAndOriganization/ex3/ex3.srcs/sources_1/new/define.vh,pc,,,../../../../ex3.srcs/sources_1/new,,,,,
D:/Repositories/ComputerDesignAndOriganization/ex3/ex3.srcs/sources_1/new/regfile.v,1542518928,verilog,,D:/Repositories/ComputerDesignAndOriganization/ex3/ex3.srcs/sources_1/new/signext.v,,regfile,,,../../../../ex3.srcs/sources_1/new,,,,,
D:/Repositories/ComputerDesignAndOriganization/ex3/ex3.srcs/sources_1/new/signext.v,1542518928,verilog,,D:/Repositories/ComputerDesignAndOriganization/ex3/ex3.srcs/sources_1/new/sl2.v,,signext,,,../../../../ex3.srcs/sources_1/new,,,,,
D:/Repositories/ComputerDesignAndOriganization/ex3/ex3.srcs/sources_1/new/sl2.v,1542518928,verilog,,D:/Repositories/ComputerDesignAndOriganization/ex3/ex3.srcs/sources_1/new/top.v,,sl2,,,../../../../ex3.srcs/sources_1/new,,,,,
D:/Repositories/ComputerDesignAndOriganization/ex3/ex3.srcs/sources_1/new/top.v,1542518928,verilog,,D:/Repositories/ComputerDesignAndOriganization/ex3/ex3.srcs/sim_1/new/testbench.v,,top,,,../../../../ex3.srcs/sources_1/new,,,,,
