$date
	Fri Aug 05 09:43:53 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux_tb $end
$var wire 1 ! y $end
$var reg 1 " i0 $end
$var reg 1 # i1 $end
$var reg 1 $ i2 $end
$var reg 1 % i3 $end
$var reg 1 & s0 $end
$var reg 1 ' s1 $end
$scope module gate $end
$var wire 1 " i0 $end
$var wire 1 # i1 $end
$var wire 1 $ i2 $end
$var wire 1 % i3 $end
$var wire 1 ( out_and1 $end
$var wire 1 ) out_and2 $end
$var wire 1 * out_and3 $end
$var wire 1 + out_and4 $end
$var wire 1 , out_not1 $end
$var wire 1 - out_not2 $end
$var wire 1 & s0 $end
$var wire 1 ' s1 $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1-
1,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#5
1!
0-
1)
1#
1&
#10
1*
1!
1-
0)
0,
1$
0#
0&
1'
#15
0*
0-
1+
1%
0$
1&
#20
