--packs
	library ieee;
	use ieee.std_logic_1164.all;
	use ieee.numeric_std.all;

entity adder is
  port (
  	in_0: in std_logic_vector(7 downto 0);
  	in_1: in std_logic_vector(5 downto 0);
  	sum: out std_logic_vector(5 downto 0)	
  ) ;
end entity ; -- adder

architecture arch of adder is
begin
	sum <= std_logic_vector(signed(in_0) + signed(in_1));
end architecture ; -- arch