*----------------------------------------------------------------------------------------
*	Innovus 20.10-p004_1 (64bit) 05/07/2020 20:02 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2025-Nov-09 03:41:12 (2025-Nov-08 22:11:12 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: collision_avoidance_car
*
*	Liberty Libraries used: 
*	        view1: ../IN/lib/slow.lib
*
*	Power Domain used: 
*              Rail:        VDD      Voltage:        0.9 
*
*       Power View : view1
*
*       User-Defined Activity : N.A.
*
*       Activity File: N.A.
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: 0.200000
*
*       Primary Input Activity: 0.200000
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs 
*
*       report_power -outfile ./reports/post_cts/power_post_cts.rpt
*
-----------------------------------------------------------------------------------------


Total Power 
-----------------------------------------------------------------------------------------
Total Internal Power:        0.39961118 	   43.2863%
Total Switching Power:       0.46818664 	   50.7144%
Total Leakage Power:         0.05538492 	    5.9993%
Total Power:                 0.92318273 
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.3437      0.3832     0.03936      0.7663          83 
Macro                                  0           0           0           0           0 
IO                                     0           0           0           0           0 
Combinational                    0.03739     0.06118     0.01566      0.1142       12.37 
Clock (Combinational)            0.01855     0.02379   0.0003727      0.0427       4.626 
Clock (Sequential)                     0           0           0           0           0 
-----------------------------------------------------------------------------------------
Total                             0.3996      0.4682     0.05538      0.9232         100 
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.3996      0.4682     0.05538      0.9232         100 


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                              0.01855     0.02379   0.0003727      0.0427       4.626 
-----------------------------------------------------------------------------------------
Total (excluding duplicates)     0.01855     0.02379   0.0003727      0.0427       4.626 
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.015500 usec 
Clock Toggle Rate:   129.0323 Mhz 
Clock Static Probability:  0.5000



-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*                Highest Average Power:       CTS_ccl_a_buf_00006 (CLKBUFX16):           0.0217 
*                Highest Leakage Power:  current_speed_out_reg[0] (SDFFRHQX8):        0.0003009 
*          Total Cap:      8.59031e-11 F
*          Total instances in design:   733
*          Total instances in design with no power:     0
*          Total instances in design with no activity:     0
*          Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------

