{
    "code": "module TopModule (\n    input logic clk,            // Clock input, active on negative edge\n    input logic reset,          // Active high synchronous reset\n    input logic [7:0] d,        // 8-bit data input, unsigned\n    output logic [7:0] q         // 8-bit data output, unsigned\n);\n\nalways @(negedge clk) begin\n    if (reset) begin\n        q <= 8'h34;            // Set output to 0x34 on reset\n    end else begin\n        q <= d;                // Capture input data on negative edge\n    end\nend\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    },
    "iterations_used": 1
}