Classic Timing Analyzer report for DE2_NET
Sun Apr 24 18:54:08 2016
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Ignored Timing Assignments
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                              ;
+------------------------------+-------+---------------+----------------------------------+---------------+---------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From          ; To                  ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+---------------+---------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.382 ns                         ; end_of_stream ; state.REQUEST_INPUT ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.419 ns                         ; bit_count[9]  ; out_data[9]         ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.612 ns                         ; rst           ; state.WAIT_INPUT    ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 165.59 MHz ( period = 6.039 ns ) ; shift_buf[0]  ; bit_count[20]       ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;               ;                     ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+---------------+---------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+-------------------+---------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From              ; To                  ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------+---------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 165.59 MHz ( period = 6.039 ns )                    ; shift_buf[0]      ; bit_count[20]       ; clk        ; clk      ; None                        ; None                      ; 5.826 ns                ;
; N/A                                     ; 173.70 MHz ( period = 5.757 ns )                    ; shift_buf[0]      ; bit_count[19]       ; clk        ; clk      ; None                        ; None                      ; 5.538 ns                ;
; N/A                                     ; 174.61 MHz ( period = 5.727 ns )                    ; value_type        ; bit_count[20]       ; clk        ; clk      ; None                        ; None                      ; 5.514 ns                ;
; N/A                                     ; 174.83 MHz ( period = 5.720 ns )                    ; shift_buf[0]      ; bit_count[21]       ; clk        ; clk      ; None                        ; None                      ; 5.500 ns                ;
; N/A                                     ; 178.92 MHz ( period = 5.589 ns )                    ; shift_buf[0]      ; bit_count[14]       ; clk        ; clk      ; None                        ; None                      ; 5.376 ns                ;
; N/A                                     ; 180.64 MHz ( period = 5.536 ns )                    ; shift_buf[0]      ; bit_count[18]       ; clk        ; clk      ; None                        ; None                      ; 5.317 ns                ;
; N/A                                     ; 181.95 MHz ( period = 5.496 ns )                    ; shift_buf[0]      ; bit_count[17]       ; clk        ; clk      ; None                        ; None                      ; 5.277 ns                ;
; N/A                                     ; 182.62 MHz ( period = 5.476 ns )                    ; shift_buf[0]      ; bit_count[22]       ; clk        ; clk      ; None                        ; None                      ; 5.256 ns                ;
; N/A                                     ; 183.65 MHz ( period = 5.445 ns )                    ; value_type        ; bit_count[19]       ; clk        ; clk      ; None                        ; None                      ; 5.226 ns                ;
; N/A                                     ; 184.13 MHz ( period = 5.431 ns )                    ; shift_buf[0]      ; bit_count[13]       ; clk        ; clk      ; None                        ; None                      ; 5.218 ns                ;
; N/A                                     ; 184.20 MHz ( period = 5.429 ns )                    ; shift_buf[0]      ; bit_count[16]       ; clk        ; clk      ; None                        ; None                      ; 5.210 ns                ;
; N/A                                     ; 184.91 MHz ( period = 5.408 ns )                    ; value_type        ; bit_count[21]       ; clk        ; clk      ; None                        ; None                      ; 5.188 ns                ;
; N/A                                     ; 186.64 MHz ( period = 5.358 ns )                    ; shift_buf[0]      ; bit_count[15]       ; clk        ; clk      ; None                        ; None                      ; 5.139 ns                ;
; N/A                                     ; 189.50 MHz ( period = 5.277 ns )                    ; value_type        ; bit_count[14]       ; clk        ; clk      ; None                        ; None                      ; 5.064 ns                ;
; N/A                                     ; 191.42 MHz ( period = 5.224 ns )                    ; value_type        ; bit_count[18]       ; clk        ; clk      ; None                        ; None                      ; 5.005 ns                ;
; N/A                                     ; 192.90 MHz ( period = 5.184 ns )                    ; value_type        ; bit_count[17]       ; clk        ; clk      ; None                        ; None                      ; 4.965 ns                ;
; N/A                                     ; 193.65 MHz ( period = 5.164 ns )                    ; value_type        ; bit_count[22]       ; clk        ; clk      ; None                        ; None                      ; 4.944 ns                ;
; N/A                                     ; 194.44 MHz ( period = 5.143 ns )                    ; shift_buf[0]      ; bit_count[12]       ; clk        ; clk      ; None                        ; None                      ; 4.930 ns                ;
; N/A                                     ; 195.35 MHz ( period = 5.119 ns )                    ; value_type        ; bit_count[13]       ; clk        ; clk      ; None                        ; None                      ; 4.906 ns                ;
; N/A                                     ; 195.43 MHz ( period = 5.117 ns )                    ; value_type        ; bit_count[16]       ; clk        ; clk      ; None                        ; None                      ; 4.898 ns                ;
; N/A                                     ; 198.18 MHz ( period = 5.046 ns )                    ; value_type        ; bit_count[15]       ; clk        ; clk      ; None                        ; None                      ; 4.827 ns                ;
; N/A                                     ; 199.96 MHz ( period = 5.001 ns )                    ; shift_buf[0]      ; bit_count[11]       ; clk        ; clk      ; None                        ; None                      ; 4.788 ns                ;
; N/A                                     ; 203.92 MHz ( period = 4.904 ns )                    ; shift_buf[0]      ; bit_count[10]       ; clk        ; clk      ; None                        ; None                      ; 4.691 ns                ;
; N/A                                     ; 207.00 MHz ( period = 4.831 ns )                    ; value_type        ; bit_count[12]       ; clk        ; clk      ; None                        ; None                      ; 4.618 ns                ;
; N/A                                     ; 213.27 MHz ( period = 4.689 ns )                    ; value_type        ; bit_count[11]       ; clk        ; clk      ; None                        ; None                      ; 4.476 ns                ;
; N/A                                     ; 217.53 MHz ( period = 4.597 ns )                    ; shift_buf[0]      ; bit_count[5]        ; clk        ; clk      ; None                        ; None                      ; 4.384 ns                ;
; N/A                                     ; 217.77 MHz ( period = 4.592 ns )                    ; value_type        ; bit_count[10]       ; clk        ; clk      ; None                        ; None                      ; 4.379 ns                ;
; N/A                                     ; 218.58 MHz ( period = 4.575 ns )                    ; shift_buf[0]      ; bit_count[9]        ; clk        ; clk      ; None                        ; None                      ; 4.362 ns                ;
; N/A                                     ; 221.83 MHz ( period = 4.508 ns )                    ; shift_buf[0]      ; bit_count[8]        ; clk        ; clk      ; None                        ; None                      ; 4.295 ns                ;
; N/A                                     ; 222.97 MHz ( period = 4.485 ns )                    ; bit_count[1]      ; bit_count[20]       ; clk        ; clk      ; None                        ; None                      ; 4.271 ns                ;
; N/A                                     ; 225.33 MHz ( period = 4.438 ns )                    ; shift_buf[0]      ; bit_count[7]        ; clk        ; clk      ; None                        ; None                      ; 4.225 ns                ;
; N/A                                     ; 229.36 MHz ( period = 4.360 ns )                    ; shift_buf[0]      ; bit_count[6]        ; clk        ; clk      ; None                        ; None                      ; 4.147 ns                ;
; N/A                                     ; 231.54 MHz ( period = 4.319 ns )                    ; bit_count[0]      ; bit_count[20]       ; clk        ; clk      ; None                        ; None                      ; 4.105 ns                ;
; N/A                                     ; 233.37 MHz ( period = 4.285 ns )                    ; value_type        ; bit_count[5]        ; clk        ; clk      ; None                        ; None                      ; 4.072 ns                ;
; N/A                                     ; 234.58 MHz ( period = 4.263 ns )                    ; value_type        ; bit_count[9]        ; clk        ; clk      ; None                        ; None                      ; 4.050 ns                ;
; N/A                                     ; 236.57 MHz ( period = 4.227 ns )                    ; shift_buf[0]      ; bit_count[4]        ; clk        ; clk      ; None                        ; None                      ; 4.014 ns                ;
; N/A                                     ; 237.14 MHz ( period = 4.217 ns )                    ; bit_count[2]      ; bit_count[20]       ; clk        ; clk      ; None                        ; None                      ; 4.003 ns                ;
; N/A                                     ; 237.14 MHz ( period = 4.217 ns )                    ; bit_count[15]     ; state.COUNT_DONE    ; clk        ; clk      ; None                        ; None                      ; 4.006 ns                ;
; N/A                                     ; 237.93 MHz ( period = 4.203 ns )                    ; bit_count[1]      ; bit_count[19]       ; clk        ; clk      ; None                        ; None                      ; 3.983 ns                ;
; N/A                                     ; 238.32 MHz ( period = 4.196 ns )                    ; value_type        ; bit_count[8]        ; clk        ; clk      ; None                        ; None                      ; 3.983 ns                ;
; N/A                                     ; 239.75 MHz ( period = 4.171 ns )                    ; bit_count[1]      ; state.COUNT_DONE    ; clk        ; clk      ; None                        ; None                      ; 3.954 ns                ;
; N/A                                     ; 240.04 MHz ( period = 4.166 ns )                    ; bit_count[1]      ; bit_count[21]       ; clk        ; clk      ; None                        ; None                      ; 3.945 ns                ;
; N/A                                     ; 241.14 MHz ( period = 4.147 ns )                    ; shift_buf[0]      ; bit_count[3]        ; clk        ; clk      ; None                        ; None                      ; 3.934 ns                ;
; N/A                                     ; 242.37 MHz ( period = 4.126 ns )                    ; value_type        ; bit_count[7]        ; clk        ; clk      ; None                        ; None                      ; 3.913 ns                ;
; N/A                                     ; 247.04 MHz ( period = 4.048 ns )                    ; value_type        ; bit_count[6]        ; clk        ; clk      ; None                        ; None                      ; 3.835 ns                ;
; N/A                                     ; 247.71 MHz ( period = 4.037 ns )                    ; bit_count[0]      ; bit_count[19]       ; clk        ; clk      ; None                        ; None                      ; 3.817 ns                ;
; N/A                                     ; 247.83 MHz ( period = 4.035 ns )                    ; bit_count[1]      ; bit_count[14]       ; clk        ; clk      ; None                        ; None                      ; 3.821 ns                ;
; N/A                                     ; 247.83 MHz ( period = 4.035 ns )                    ; bit_count[18]     ; state.COUNT_DONE    ; clk        ; clk      ; None                        ; None                      ; 3.824 ns                ;
; N/A                                     ; 248.20 MHz ( period = 4.029 ns )                    ; bit_count[19]     ; state.COUNT_DONE    ; clk        ; clk      ; None                        ; None                      ; 3.818 ns                ;
; N/A                                     ; 248.94 MHz ( period = 4.017 ns )                    ; bit_count[3]      ; bit_count[20]       ; clk        ; clk      ; None                        ; None                      ; 3.803 ns                ;
; N/A                                     ; 249.88 MHz ( period = 4.002 ns )                    ; bit_count[17]     ; state.COUNT_DONE    ; clk        ; clk      ; None                        ; None                      ; 3.791 ns                ;
; N/A                                     ; 250.00 MHz ( period = 4.000 ns )                    ; bit_count[0]      ; bit_count[21]       ; clk        ; clk      ; None                        ; None                      ; 3.779 ns                ;
; N/A                                     ; 250.00 MHz ( period = 4.000 ns )                    ; bit_count[14]     ; state.COUNT_DONE    ; clk        ; clk      ; None                        ; None                      ; 3.783 ns                ;
; N/A                                     ; 251.13 MHz ( period = 3.982 ns )                    ; bit_count[1]      ; bit_count[18]       ; clk        ; clk      ; None                        ; None                      ; 3.762 ns                ;
; N/A                                     ; 251.13 MHz ( period = 3.982 ns )                    ; bit_count[12]     ; state.COUNT_DONE    ; clk        ; clk      ; None                        ; None                      ; 3.765 ns                ;
; N/A                                     ; 253.04 MHz ( period = 3.952 ns )                    ; shift_buf[0]      ; bit_count[2]        ; clk        ; clk      ; None                        ; None                      ; 3.739 ns                ;
; N/A                                     ; 253.29 MHz ( period = 3.948 ns )                    ; bit_count[4]      ; bit_count[20]       ; clk        ; clk      ; None                        ; None                      ; 3.734 ns                ;
; N/A                                     ; 253.68 MHz ( period = 3.942 ns )                    ; bit_count[1]      ; bit_count[17]       ; clk        ; clk      ; None                        ; None                      ; 3.722 ns                ;
; N/A                                     ; 253.87 MHz ( period = 3.939 ns )                    ; bit_count[3]      ; state.COUNT_DONE    ; clk        ; clk      ; None                        ; None                      ; 3.722 ns                ;
; N/A                                     ; 254.13 MHz ( period = 3.935 ns )                    ; bit_count[2]      ; bit_count[19]       ; clk        ; clk      ; None                        ; None                      ; 3.715 ns                ;
; N/A                                     ; 254.26 MHz ( period = 3.933 ns )                    ; bit_count[20]     ; state.COUNT_DONE    ; clk        ; clk      ; None                        ; None                      ; 3.716 ns                ;
; N/A                                     ; 254.65 MHz ( period = 3.927 ns )                    ; shift_buf[0]      ; bit_count[1]        ; clk        ; clk      ; None                        ; None                      ; 3.714 ns                ;
; N/A                                     ; 254.97 MHz ( period = 3.922 ns )                    ; bit_count[1]      ; bit_count[22]       ; clk        ; clk      ; None                        ; None                      ; 3.701 ns                ;
; N/A                                     ; 255.43 MHz ( period = 3.915 ns )                    ; value_type        ; bit_count[4]        ; clk        ; clk      ; None                        ; None                      ; 3.702 ns                ;
; N/A                                     ; 255.69 MHz ( period = 3.911 ns )                    ; bit_count[11]     ; bit_count[20]       ; clk        ; clk      ; None                        ; None                      ; 3.697 ns                ;
; N/A                                     ; 255.95 MHz ( period = 3.907 ns )                    ; bit_count[15]     ; state.REQUEST_INPUT ; clk        ; clk      ; None                        ; None                      ; 3.696 ns                ;
; N/A                                     ; 256.54 MHz ( period = 3.898 ns )                    ; bit_count[2]      ; bit_count[21]       ; clk        ; clk      ; None                        ; None                      ; 3.677 ns                ;
; N/A                                     ; 257.33 MHz ( period = 3.886 ns )                    ; bit_count[4]      ; state.COUNT_DONE    ; clk        ; clk      ; None                        ; None                      ; 3.669 ns                ;
; N/A                                     ; 257.93 MHz ( period = 3.877 ns )                    ; bit_count[1]      ; bit_count[13]       ; clk        ; clk      ; None                        ; None                      ; 3.663 ns                ;
; N/A                                     ; 258.00 MHz ( period = 3.876 ns )                    ; bit_count[5]      ; bit_count[20]       ; clk        ; clk      ; None                        ; None                      ; 3.662 ns                ;
; N/A                                     ; 258.06 MHz ( period = 3.875 ns )                    ; bit_count[1]      ; bit_count[16]       ; clk        ; clk      ; None                        ; None                      ; 3.655 ns                ;
; N/A                                     ; 258.13 MHz ( period = 3.874 ns )                    ; bit_count[8]      ; bit_count[20]       ; clk        ; clk      ; None                        ; None                      ; 3.660 ns                ;
; N/A                                     ; 258.46 MHz ( period = 3.869 ns )                    ; bit_count[0]      ; bit_count[14]       ; clk        ; clk      ; None                        ; None                      ; 3.655 ns                ;
; N/A                                     ; 259.00 MHz ( period = 3.861 ns )                    ; bit_count[1]      ; state.REQUEST_INPUT ; clk        ; clk      ; None                        ; None                      ; 3.644 ns                ;
; N/A                                     ; 260.76 MHz ( period = 3.835 ns )                    ; value_type        ; bit_count[3]        ; clk        ; clk      ; None                        ; None                      ; 3.622 ns                ;
; N/A                                     ; 262.05 MHz ( period = 3.816 ns )                    ; bit_count[0]      ; bit_count[18]       ; clk        ; clk      ; None                        ; None                      ; 3.596 ns                ;
; N/A                                     ; 262.26 MHz ( period = 3.813 ns )                    ; bit_count[6]      ; bit_count[20]       ; clk        ; clk      ; None                        ; None                      ; 3.599 ns                ;
; N/A                                     ; 262.88 MHz ( period = 3.804 ns )                    ; bit_count[1]      ; bit_count[15]       ; clk        ; clk      ; None                        ; None                      ; 3.584 ns                ;
; N/A                                     ; 263.50 MHz ( period = 3.795 ns )                    ; bit_count[8]      ; state.COUNT_DONE    ; clk        ; clk      ; None                        ; None                      ; 3.578 ns                ;
; N/A                                     ; 263.78 MHz ( period = 3.791 ns )                    ; bit_count[9]      ; state.COUNT_DONE    ; clk        ; clk      ; None                        ; None                      ; 3.574 ns                ;
; N/A                                     ; 264.69 MHz ( period = 3.778 ns )                    ; bit_count[10]     ; bit_count[20]       ; clk        ; clk      ; None                        ; None                      ; 3.564 ns                ;
; N/A                                     ; 264.83 MHz ( period = 3.776 ns )                    ; bit_count[0]      ; bit_count[17]       ; clk        ; clk      ; None                        ; None                      ; 3.556 ns                ;
; N/A                                     ; 265.46 MHz ( period = 3.767 ns )                    ; bit_count[2]      ; bit_count[14]       ; clk        ; clk      ; None                        ; None                      ; 3.553 ns                ;
; N/A                                     ; 265.75 MHz ( period = 3.763 ns )                    ; bit_count[0]      ; state.COUNT_DONE    ; clk        ; clk      ; None                        ; None                      ; 3.546 ns                ;
; N/A                                     ; 266.24 MHz ( period = 3.756 ns )                    ; bit_count[0]      ; bit_count[22]       ; clk        ; clk      ; None                        ; None                      ; 3.535 ns                ;
; N/A                                     ; 267.74 MHz ( period = 3.735 ns )                    ; bit_count[3]      ; bit_count[19]       ; clk        ; clk      ; None                        ; None                      ; 3.515 ns                ;
; N/A                                     ; 268.10 MHz ( period = 3.730 ns )                    ; bit_count[10]     ; state.COUNT_DONE    ; clk        ; clk      ; None                        ; None                      ; 3.513 ns                ;
; N/A                                     ; 268.31 MHz ( period = 3.727 ns )                    ; bit_count[18]     ; state.REQUEST_INPUT ; clk        ; clk      ; None                        ; None                      ; 3.516 ns                ;
; N/A                                     ; 268.31 MHz ( period = 3.727 ns )                    ; bit_count[16]     ; state.COUNT_DONE    ; clk        ; clk      ; None                        ; None                      ; 3.516 ns                ;
; N/A                                     ; 268.74 MHz ( period = 3.721 ns )                    ; bit_count[19]     ; state.REQUEST_INPUT ; clk        ; clk      ; None                        ; None                      ; 3.510 ns                ;
; N/A                                     ; 269.25 MHz ( period = 3.714 ns )                    ; bit_count[2]      ; bit_count[18]       ; clk        ; clk      ; None                        ; None                      ; 3.494 ns                ;
; N/A                                     ; 269.47 MHz ( period = 3.711 ns )                    ; bit_count[0]      ; bit_count[13]       ; clk        ; clk      ; None                        ; None                      ; 3.497 ns                ;
; N/A                                     ; 269.47 MHz ( period = 3.711 ns )                    ; bit_count[11]     ; state.COUNT_DONE    ; clk        ; clk      ; None                        ; None                      ; 3.494 ns                ;
; N/A                                     ; 269.54 MHz ( period = 3.710 ns )                    ; bit_count[7]      ; bit_count[20]       ; clk        ; clk      ; None                        ; None                      ; 3.496 ns                ;
; N/A                                     ; 269.61 MHz ( period = 3.709 ns )                    ; bit_count[0]      ; bit_count[16]       ; clk        ; clk      ; None                        ; None                      ; 3.489 ns                ;
; N/A                                     ; 270.42 MHz ( period = 3.698 ns )                    ; bit_count[3]      ; bit_count[21]       ; clk        ; clk      ; None                        ; None                      ; 3.477 ns                ;
; N/A                                     ; 270.71 MHz ( period = 3.694 ns )                    ; bit_count[17]     ; state.REQUEST_INPUT ; clk        ; clk      ; None                        ; None                      ; 3.483 ns                ;
; N/A                                     ; 270.86 MHz ( period = 3.692 ns )                    ; bit_count[13]     ; state.COUNT_DONE    ; clk        ; clk      ; None                        ; None                      ; 3.475 ns                ;
; N/A                                     ; 271.00 MHz ( period = 3.690 ns )                    ; bit_count[14]     ; state.REQUEST_INPUT ; clk        ; clk      ; None                        ; None                      ; 3.473 ns                ;
; N/A                                     ; 272.18 MHz ( period = 3.674 ns )                    ; bit_count[2]      ; bit_count[17]       ; clk        ; clk      ; None                        ; None                      ; 3.454 ns                ;
; N/A                                     ; 272.33 MHz ( period = 3.672 ns )                    ; bit_count[12]     ; state.REQUEST_INPUT ; clk        ; clk      ; None                        ; None                      ; 3.455 ns                ;
; N/A                                     ; 272.78 MHz ( period = 3.666 ns )                    ; bit_count[4]      ; bit_count[19]       ; clk        ; clk      ; None                        ; None                      ; 3.446 ns                ;
; N/A                                     ; 273.00 MHz ( period = 3.663 ns )                    ; bit_count[14]     ; bit_count[20]       ; clk        ; clk      ; None                        ; None                      ; 3.449 ns                ;
; N/A                                     ; 273.07 MHz ( period = 3.662 ns )                    ; bit_count[2]      ; state.COUNT_DONE    ; clk        ; clk      ; None                        ; None                      ; 3.445 ns                ;
; N/A                                     ; 273.67 MHz ( period = 3.654 ns )                    ; bit_count[2]      ; bit_count[22]       ; clk        ; clk      ; None                        ; None                      ; 3.433 ns                ;
; N/A                                     ; 274.73 MHz ( period = 3.640 ns )                    ; value_type        ; bit_count[2]        ; clk        ; clk      ; None                        ; None                      ; 3.427 ns                ;
; N/A                                     ; 274.88 MHz ( period = 3.638 ns )                    ; bit_count[0]      ; bit_count[15]       ; clk        ; clk      ; None                        ; None                      ; 3.418 ns                ;
; N/A                                     ; 275.33 MHz ( period = 3.632 ns )                    ; bit_count[7]      ; state.COUNT_DONE    ; clk        ; clk      ; None                        ; None                      ; 3.415 ns                ;
; N/A                                     ; 275.56 MHz ( period = 3.629 ns )                    ; bit_count[3]      ; state.REQUEST_INPUT ; clk        ; clk      ; None                        ; None                      ; 3.412 ns                ;
; N/A                                     ; 275.56 MHz ( period = 3.629 ns )                    ; bit_count[4]      ; bit_count[21]       ; clk        ; clk      ; None                        ; None                      ; 3.408 ns                ;
; N/A                                     ; 275.56 MHz ( period = 3.629 ns )                    ; bit_count[11]     ; bit_count[19]       ; clk        ; clk      ; None                        ; None                      ; 3.409 ns                ;
; N/A                                     ; 275.63 MHz ( period = 3.628 ns )                    ; bit_count[9]      ; bit_count[20]       ; clk        ; clk      ; None                        ; None                      ; 3.414 ns                ;
; N/A                                     ; 275.86 MHz ( period = 3.625 ns )                    ; bit_count[20]     ; state.REQUEST_INPUT ; clk        ; clk      ; None                        ; None                      ; 3.408 ns                ;
; N/A                                     ; 276.63 MHz ( period = 3.615 ns )                    ; value_type        ; bit_count[1]        ; clk        ; clk      ; None                        ; None                      ; 3.402 ns                ;
; N/A                                     ; 277.09 MHz ( period = 3.609 ns )                    ; bit_count[2]      ; bit_count[13]       ; clk        ; clk      ; None                        ; None                      ; 3.395 ns                ;
; N/A                                     ; 277.24 MHz ( period = 3.607 ns )                    ; bit_count[2]      ; bit_count[16]       ; clk        ; clk      ; None                        ; None                      ; 3.387 ns                ;
; N/A                                     ; 278.24 MHz ( period = 3.594 ns )                    ; bit_count[5]      ; bit_count[19]       ; clk        ; clk      ; None                        ; None                      ; 3.374 ns                ;
; N/A                                     ; 278.40 MHz ( period = 3.592 ns )                    ; bit_count[11]     ; bit_count[21]       ; clk        ; clk      ; None                        ; None                      ; 3.371 ns                ;
; N/A                                     ; 278.40 MHz ( period = 3.592 ns )                    ; bit_count[8]      ; bit_count[19]       ; clk        ; clk      ; None                        ; None                      ; 3.372 ns                ;
; N/A                                     ; 278.63 MHz ( period = 3.589 ns )                    ; bit_count[1]      ; bit_count[12]       ; clk        ; clk      ; None                        ; None                      ; 3.375 ns                ;
; N/A                                     ; 279.64 MHz ( period = 3.576 ns )                    ; bit_count[4]      ; state.REQUEST_INPUT ; clk        ; clk      ; None                        ; None                      ; 3.359 ns                ;
; N/A                                     ; 280.35 MHz ( period = 3.567 ns )                    ; bit_count[3]      ; bit_count[14]       ; clk        ; clk      ; None                        ; None                      ; 3.353 ns                ;
; N/A                                     ; 281.14 MHz ( period = 3.557 ns )                    ; bit_count[5]      ; bit_count[21]       ; clk        ; clk      ; None                        ; None                      ; 3.336 ns                ;
; N/A                                     ; 281.29 MHz ( period = 3.555 ns )                    ; bit_count[8]      ; bit_count[21]       ; clk        ; clk      ; None                        ; None                      ; 3.334 ns                ;
; N/A                                     ; 282.81 MHz ( period = 3.536 ns )                    ; bit_count[2]      ; bit_count[15]       ; clk        ; clk      ; None                        ; None                      ; 3.316 ns                ;
; N/A                                     ; 283.13 MHz ( period = 3.532 ns )                    ; state.COUNT_BITS  ; bit_count[17]       ; clk        ; clk      ; None                        ; None                      ; 3.315 ns                ;
; N/A                                     ; 283.21 MHz ( period = 3.531 ns )                    ; bit_count[6]      ; bit_count[19]       ; clk        ; clk      ; None                        ; None                      ; 3.311 ns                ;
; N/A                                     ; 283.21 MHz ( period = 3.531 ns )                    ; state.COUNT_BITS  ; bit_count[18]       ; clk        ; clk      ; None                        ; None                      ; 3.314 ns                ;
; N/A                                     ; 283.21 MHz ( period = 3.531 ns )                    ; state.COUNT_BITS  ; bit_count[15]       ; clk        ; clk      ; None                        ; None                      ; 3.314 ns                ;
; N/A                                     ; 283.29 MHz ( period = 3.530 ns )                    ; state.COUNT_BITS  ; bit_count[16]       ; clk        ; clk      ; None                        ; None                      ; 3.313 ns                ;
; N/A                                     ; 284.58 MHz ( period = 3.514 ns )                    ; bit_count[3]      ; bit_count[18]       ; clk        ; clk      ; None                        ; None                      ; 3.294 ns                ;
; N/A                                     ; 285.14 MHz ( period = 3.507 ns )                    ; shift_buf[0]      ; bit_count[0]        ; clk        ; clk      ; None                        ; None                      ; 3.294 ns                ;
; N/A                                     ; 285.39 MHz ( period = 3.504 ns )                    ; bit_count[12]     ; bit_count[20]       ; clk        ; clk      ; None                        ; None                      ; 3.290 ns                ;
; N/A                                     ; 285.55 MHz ( period = 3.502 ns )                    ; state.COUNT_BITS  ; bit_count[22]       ; clk        ; clk      ; None                        ; None                      ; 3.284 ns                ;
; N/A                                     ; 285.88 MHz ( period = 3.498 ns )                    ; bit_count[4]      ; bit_count[14]       ; clk        ; clk      ; None                        ; None                      ; 3.284 ns                ;
; N/A                                     ; 286.04 MHz ( period = 3.496 ns )                    ; bit_count[10]     ; bit_count[19]       ; clk        ; clk      ; None                        ; None                      ; 3.276 ns                ;
; N/A                                     ; 286.20 MHz ( period = 3.494 ns )                    ; bit_count[6]      ; bit_count[21]       ; clk        ; clk      ; None                        ; None                      ; 3.273 ns                ;
; N/A                                     ; 286.53 MHz ( period = 3.490 ns )                    ; state.INIT        ; bit_count[17]       ; clk        ; clk      ; None                        ; None                      ; 3.273 ns                ;
; N/A                                     ; 286.62 MHz ( period = 3.489 ns )                    ; state.INIT        ; bit_count[18]       ; clk        ; clk      ; None                        ; None                      ; 3.272 ns                ;
; N/A                                     ; 286.62 MHz ( period = 3.489 ns )                    ; state.INIT        ; bit_count[15]       ; clk        ; clk      ; None                        ; None                      ; 3.272 ns                ;
; N/A                                     ; 286.70 MHz ( period = 3.488 ns )                    ; state.INIT        ; bit_count[16]       ; clk        ; clk      ; None                        ; None                      ; 3.271 ns                ;
; N/A                                     ; 286.94 MHz ( period = 3.485 ns )                    ; bit_count[8]      ; state.REQUEST_INPUT ; clk        ; clk      ; None                        ; None                      ; 3.268 ns                ;
; N/A                                     ; 287.27 MHz ( period = 3.481 ns )                    ; bit_count[9]      ; state.REQUEST_INPUT ; clk        ; clk      ; None                        ; None                      ; 3.264 ns                ;
; N/A                                     ; 287.60 MHz ( period = 3.477 ns )                    ; bit_count[13]     ; bit_count[20]       ; clk        ; clk      ; None                        ; None                      ; 3.263 ns                ;
; N/A                                     ; 287.60 MHz ( period = 3.477 ns )                    ; bit_count[5]      ; state.COUNT_DONE    ; clk        ; clk      ; None                        ; None                      ; 3.260 ns                ;
; N/A                                     ; 287.85 MHz ( period = 3.474 ns )                    ; bit_count[3]      ; bit_count[17]       ; clk        ; clk      ; None                        ; None                      ; 3.254 ns                ;
; N/A                                     ; 288.93 MHz ( period = 3.461 ns )                    ; bit_count[11]     ; bit_count[14]       ; clk        ; clk      ; None                        ; None                      ; 3.247 ns                ;
; N/A                                     ; 289.02 MHz ( period = 3.460 ns )                    ; state.INIT        ; bit_count[22]       ; clk        ; clk      ; None                        ; None                      ; 3.242 ns                ;
; N/A                                     ; 289.10 MHz ( period = 3.459 ns )                    ; bit_count[10]     ; bit_count[21]       ; clk        ; clk      ; None                        ; None                      ; 3.238 ns                ;
; N/A                                     ; 289.52 MHz ( period = 3.454 ns )                    ; bit_count[3]      ; bit_count[22]       ; clk        ; clk      ; None                        ; None                      ; 3.233 ns                ;
; N/A                                     ; 289.60 MHz ( period = 3.453 ns )                    ; bit_count[0]      ; state.REQUEST_INPUT ; clk        ; clk      ; None                        ; None                      ; 3.236 ns                ;
; N/A                                     ; 289.94 MHz ( period = 3.449 ns )                    ; state.RESET_COUNT ; bit_count[17]       ; clk        ; clk      ; None                        ; None                      ; 3.232 ns                ;
; N/A                                     ; 290.02 MHz ( period = 3.448 ns )                    ; state.RESET_COUNT ; bit_count[18]       ; clk        ; clk      ; None                        ; None                      ; 3.231 ns                ;
; N/A                                     ; 290.02 MHz ( period = 3.448 ns )                    ; state.RESET_COUNT ; bit_count[15]       ; clk        ; clk      ; None                        ; None                      ; 3.231 ns                ;
; N/A                                     ; 290.11 MHz ( period = 3.447 ns )                    ; state.RESET_COUNT ; bit_count[16]       ; clk        ; clk      ; None                        ; None                      ; 3.230 ns                ;
; N/A                                     ; 290.11 MHz ( period = 3.447 ns )                    ; bit_count[1]      ; bit_count[11]       ; clk        ; clk      ; None                        ; None                      ; 3.233 ns                ;
; N/A                                     ; 290.28 MHz ( period = 3.445 ns )                    ; bit_count[4]      ; bit_count[18]       ; clk        ; clk      ; None                        ; None                      ; 3.225 ns                ;
; N/A                                     ; 291.72 MHz ( period = 3.428 ns )                    ; bit_count[7]      ; bit_count[19]       ; clk        ; clk      ; None                        ; None                      ; 3.208 ns                ;
; N/A                                     ; 291.89 MHz ( period = 3.426 ns )                    ; bit_count[5]      ; bit_count[14]       ; clk        ; clk      ; None                        ; None                      ; 3.212 ns                ;
; N/A                                     ; 292.06 MHz ( period = 3.424 ns )                    ; bit_count[8]      ; bit_count[14]       ; clk        ; clk      ; None                        ; None                      ; 3.210 ns                ;
; N/A                                     ; 292.14 MHz ( period = 3.423 ns )                    ; bit_count[0]      ; bit_count[12]       ; clk        ; clk      ; None                        ; None                      ; 3.209 ns                ;
; N/A                                     ; 292.40 MHz ( period = 3.420 ns )                    ; bit_count[10]     ; state.REQUEST_INPUT ; clk        ; clk      ; None                        ; None                      ; 3.203 ns                ;
; N/A                                     ; 292.48 MHz ( period = 3.419 ns )                    ; bit_count[16]     ; state.REQUEST_INPUT ; clk        ; clk      ; None                        ; None                      ; 3.208 ns                ;
; N/A                                     ; 292.48 MHz ( period = 3.419 ns )                    ; state.RESET_COUNT ; bit_count[22]       ; clk        ; clk      ; None                        ; None                      ; 3.201 ns                ;
; N/A                                     ; 292.65 MHz ( period = 3.417 ns )                    ; bit_count[22]     ; state.COUNT_DONE    ; clk        ; clk      ; None                        ; None                      ; 3.207 ns                ;
; N/A                                     ; 293.34 MHz ( period = 3.409 ns )                    ; bit_count[3]      ; bit_count[13]       ; clk        ; clk      ; None                        ; None                      ; 3.195 ns                ;
; N/A                                     ; 293.43 MHz ( period = 3.408 ns )                    ; bit_count[11]     ; bit_count[18]       ; clk        ; clk      ; None                        ; None                      ; 3.188 ns                ;
; N/A                                     ; 293.51 MHz ( period = 3.407 ns )                    ; bit_count[3]      ; bit_count[16]       ; clk        ; clk      ; None                        ; None                      ; 3.187 ns                ;
; N/A                                     ; 293.69 MHz ( period = 3.405 ns )                    ; bit_count[4]      ; bit_count[17]       ; clk        ; clk      ; None                        ; None                      ; 3.185 ns                ;
; N/A                                     ; 293.86 MHz ( period = 3.403 ns )                    ; state.COUNT_BITS  ; bit_count[21]       ; clk        ; clk      ; None                        ; None                      ; 3.185 ns                ;
; N/A                                     ; 294.03 MHz ( period = 3.401 ns )                    ; bit_count[11]     ; state.REQUEST_INPUT ; clk        ; clk      ; None                        ; None                      ; 3.184 ns                ;
; N/A                                     ; 294.90 MHz ( period = 3.391 ns )                    ; bit_count[7]      ; bit_count[21]       ; clk        ; clk      ; None                        ; None                      ; 3.170 ns                ;
; N/A                                     ; 294.90 MHz ( period = 3.391 ns )                    ; bit_count[6]      ; state.COUNT_DONE    ; clk        ; clk      ; None                        ; None                      ; 3.174 ns                ;
; N/A                                     ; 295.42 MHz ( period = 3.385 ns )                    ; bit_count[4]      ; bit_count[22]       ; clk        ; clk      ; None                        ; None                      ; 3.164 ns                ;
; N/A                                     ; 295.68 MHz ( period = 3.382 ns )                    ; bit_count[13]     ; state.REQUEST_INPUT ; clk        ; clk      ; None                        ; None                      ; 3.165 ns                ;
; N/A                                     ; 295.77 MHz ( period = 3.381 ns )                    ; bit_count[14]     ; bit_count[19]       ; clk        ; clk      ; None                        ; None                      ; 3.161 ns                ;
; N/A                                     ; 296.47 MHz ( period = 3.373 ns )                    ; bit_count[5]      ; bit_count[18]       ; clk        ; clk      ; None                        ; None                      ; 3.153 ns                ;
; N/A                                     ; 296.65 MHz ( period = 3.371 ns )                    ; bit_count[8]      ; bit_count[18]       ; clk        ; clk      ; None                        ; None                      ; 3.151 ns                ;
; N/A                                     ; 296.91 MHz ( period = 3.368 ns )                    ; bit_count[11]     ; bit_count[17]       ; clk        ; clk      ; None                        ; None                      ; 3.148 ns                ;
; N/A                                     ; 297.35 MHz ( period = 3.363 ns )                    ; bit_count[6]      ; bit_count[14]       ; clk        ; clk      ; None                        ; None                      ; 3.149 ns                ;
; N/A                                     ; 297.97 MHz ( period = 3.356 ns )                    ; state.COUNT_BITS  ; bit_count[12]       ; clk        ; clk      ; None                        ; None                      ; 3.145 ns                ;
; N/A                                     ; 297.97 MHz ( period = 3.356 ns )                    ; state.COUNT_BITS  ; bit_count[13]       ; clk        ; clk      ; None                        ; None                      ; 3.145 ns                ;
; N/A                                     ; 298.06 MHz ( period = 3.355 ns )                    ; state.COUNT_BITS  ; bit_count[3]        ; clk        ; clk      ; None                        ; None                      ; 3.144 ns                ;
; N/A                                     ; 298.06 MHz ( period = 3.355 ns )                    ; state.COUNT_BITS  ; bit_count[4]        ; clk        ; clk      ; None                        ; None                      ; 3.144 ns                ;
; N/A                                     ; 298.15 MHz ( period = 3.354 ns )                    ; state.COUNT_BITS  ; bit_count[1]        ; clk        ; clk      ; None                        ; None                      ; 3.143 ns                ;
; N/A                                     ; 298.15 MHz ( period = 3.354 ns )                    ; state.COUNT_BITS  ; bit_count[6]        ; clk        ; clk      ; None                        ; None                      ; 3.143 ns                ;
; N/A                                     ; 298.33 MHz ( period = 3.352 ns )                    ; bit_count[2]      ; state.REQUEST_INPUT ; clk        ; clk      ; None                        ; None                      ; 3.135 ns                ;
; N/A                                     ; 298.42 MHz ( period = 3.351 ns )                    ; state.COUNT_BITS  ; bit_count[7]        ; clk        ; clk      ; None                        ; None                      ; 3.140 ns                ;
; N/A                                     ; 298.51 MHz ( period = 3.350 ns )                    ; bit_count[1]      ; bit_count[10]       ; clk        ; clk      ; None                        ; None                      ; 3.136 ns                ;
; N/A                                     ; 298.69 MHz ( period = 3.348 ns )                    ; bit_count[11]     ; bit_count[22]       ; clk        ; clk      ; None                        ; None                      ; 3.127 ns                ;
; N/A                                     ; 298.78 MHz ( period = 3.347 ns )                    ; state.COUNT_BITS  ; bit_count[11]       ; clk        ; clk      ; None                        ; None                      ; 3.136 ns                ;
; N/A                                     ; 298.86 MHz ( period = 3.346 ns )                    ; bit_count[9]      ; bit_count[19]       ; clk        ; clk      ; None                        ; None                      ; 3.126 ns                ;
; N/A                                     ; 299.04 MHz ( period = 3.344 ns )                    ; bit_count[14]     ; bit_count[21]       ; clk        ; clk      ; None                        ; None                      ; 3.123 ns                ;
; N/A                                     ; 299.13 MHz ( period = 3.343 ns )                    ; state.COUNT_BITS  ; bit_count[8]        ; clk        ; clk      ; None                        ; None                      ; 3.132 ns                ;
; N/A                                     ; 299.40 MHz ( period = 3.340 ns )                    ; state.COUNT_BITS  ; bit_count[20]       ; clk        ; clk      ; None                        ; None                      ; 3.129 ns                ;
; N/A                                     ; 299.40 MHz ( period = 3.340 ns )                    ; bit_count[4]      ; bit_count[13]       ; clk        ; clk      ; None                        ; None                      ; 3.126 ns                ;
; N/A                                     ; 299.40 MHz ( period = 3.340 ns )                    ; state.COUNT_BITS  ; bit_count[2]        ; clk        ; clk      ; None                        ; None                      ; 3.129 ns                ;
; N/A                                     ; 299.58 MHz ( period = 3.338 ns )                    ; bit_count[4]      ; bit_count[16]       ; clk        ; clk      ; None                        ; None                      ; 3.118 ns                ;
; N/A                                     ; 299.76 MHz ( period = 3.336 ns )                    ; bit_count[3]      ; bit_count[15]       ; clk        ; clk      ; None                        ; None                      ; 3.116 ns                ;
; N/A                                     ; 299.94 MHz ( period = 3.334 ns )                    ; state.COUNT_BITS  ; bit_count[0]        ; clk        ; clk      ; None                        ; None                      ; 3.123 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                   ;                     ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------+---------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------+
; tsu                                                                                ;
+-------+--------------+------------+---------------+---------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From          ; To                  ; To Clock ;
+-------+--------------+------------+---------------+---------------------+----------+
; N/A   ; None         ; 4.382 ns   ; end_of_stream ; state.REQUEST_INPUT ; clk      ;
; N/A   ; None         ; 4.259 ns   ; in_data[3]    ; shift_buf[3]        ; clk      ;
; N/A   ; None         ; 3.991 ns   ; end_of_stream ; state.COUNT_DONE    ; clk      ;
; N/A   ; None         ; 3.987 ns   ; end_of_stream ; state.INIT          ; clk      ;
; N/A   ; None         ; 3.959 ns   ; end_of_stream ; state.COUNT_BITS    ; clk      ;
; N/A   ; None         ; 3.779 ns   ; in_data[4]    ; shift_buf[4]        ; clk      ;
; N/A   ; None         ; 3.752 ns   ; send_ready    ; state.COUNT_DONE    ; clk      ;
; N/A   ; None         ; 3.518 ns   ; in_data[5]    ; shift_buf[5]        ; clk      ;
; N/A   ; None         ; 3.510 ns   ; in_data[7]    ; shift_buf[7]        ; clk      ;
; N/A   ; None         ; 3.496 ns   ; in_data[2]    ; shift_buf[2]        ; clk      ;
; N/A   ; None         ; 3.351 ns   ; send_ready    ; state.WAIT_OUTPUT   ; clk      ;
; N/A   ; None         ; 3.315 ns   ; in_data[6]    ; shift_buf[6]        ; clk      ;
; N/A   ; None         ; 3.259 ns   ; in_data[1]    ; shift_buf[1]        ; clk      ;
; N/A   ; None         ; 3.197 ns   ; in_data[0]    ; shift_buf[0]        ; clk      ;
; N/A   ; None         ; 0.258 ns   ; recv_ready    ; state.COUNT_DONE    ; clk      ;
; N/A   ; None         ; -0.082 ns  ; recv_ready    ; state.REQUEST_INPUT ; clk      ;
; N/A   ; None         ; -0.271 ns  ; recv_ready    ; state.WAIT_INPUT    ; clk      ;
; N/A   ; None         ; -0.272 ns  ; rst           ; state.WAIT_OUTPUT   ; clk      ;
; N/A   ; None         ; -0.282 ns  ; rst           ; state.REQUEST_INPUT ; clk      ;
; N/A   ; None         ; -0.367 ns  ; rst           ; state.READ_INPUT    ; clk      ;
; N/A   ; None         ; -0.369 ns  ; rst           ; state.INIT          ; clk      ;
; N/A   ; None         ; -0.370 ns  ; rst           ; state.SHIFT_BITS    ; clk      ;
; N/A   ; None         ; -0.374 ns  ; rst           ; state.RESET_COUNT   ; clk      ;
; N/A   ; None         ; -0.378 ns  ; rst           ; state.COUNT_DONE    ; clk      ;
; N/A   ; None         ; -0.381 ns  ; rst           ; state.COUNT_BITS    ; clk      ;
; N/A   ; None         ; -0.382 ns  ; rst           ; state.WAIT_INPUT    ; clk      ;
+-------+--------------+------------+---------------+---------------------+----------+


+-------------------------------------------------------------------------------+
; tco                                                                           ;
+-------+--------------+------------+---------------+--------------+------------+
; Slack ; Required tco ; Actual tco ; From          ; To           ; From Clock ;
+-------+--------------+------------+---------------+--------------+------------+
; N/A   ; None         ; 7.419 ns   ; bit_count[9]  ; out_data[9]  ; clk        ;
; N/A   ; None         ; 7.377 ns   ; bit_count[18] ; out_data[18] ; clk        ;
; N/A   ; None         ; 7.357 ns   ; bit_count[3]  ; out_data[3]  ; clk        ;
; N/A   ; None         ; 7.215 ns   ; bit_count[10] ; out_data[10] ; clk        ;
; N/A   ; None         ; 7.173 ns   ; bit_count[0]  ; out_data[0]  ; clk        ;
; N/A   ; None         ; 6.941 ns   ; bit_count[6]  ; out_data[6]  ; clk        ;
; N/A   ; None         ; 6.940 ns   ; bit_count[21] ; out_data[21] ; clk        ;
; N/A   ; None         ; 6.928 ns   ; bit_count[15] ; out_data[15] ; clk        ;
; N/A   ; None         ; 6.912 ns   ; bit_count[13] ; out_data[13] ; clk        ;
; N/A   ; None         ; 6.912 ns   ; bit_count[2]  ; out_data[2]  ; clk        ;
; N/A   ; None         ; 6.896 ns   ; bit_count[22] ; out_data[22] ; clk        ;
; N/A   ; None         ; 6.894 ns   ; bit_count[5]  ; out_data[5]  ; clk        ;
; N/A   ; None         ; 6.891 ns   ; bit_count[4]  ; out_data[4]  ; clk        ;
; N/A   ; None         ; 6.885 ns   ; bit_count[8]  ; out_data[8]  ; clk        ;
; N/A   ; None         ; 6.879 ns   ; bit_count[1]  ; out_data[1]  ; clk        ;
; N/A   ; None         ; 6.737 ns   ; bit_count[7]  ; out_data[7]  ; clk        ;
; N/A   ; None         ; 6.730 ns   ; bit_count[16] ; out_data[16] ; clk        ;
; N/A   ; None         ; 6.727 ns   ; bit_count[19] ; out_data[19] ; clk        ;
; N/A   ; None         ; 6.704 ns   ; bit_count[17] ; out_data[17] ; clk        ;
; N/A   ; None         ; 6.702 ns   ; bit_count[11] ; out_data[11] ; clk        ;
; N/A   ; None         ; 6.679 ns   ; bit_count[12] ; out_data[12] ; clk        ;
; N/A   ; None         ; 6.647 ns   ; bit_count[14] ; out_data[14] ; clk        ;
; N/A   ; None         ; 6.646 ns   ; value_type    ; out_data[23] ; clk        ;
; N/A   ; None         ; 6.641 ns   ; bit_count[20] ; out_data[20] ; clk        ;
; N/A   ; None         ; 6.640 ns   ; wr_reg        ; wr_req       ; clk        ;
; N/A   ; None         ; 6.406 ns   ; rd_reg        ; rd_req       ; clk        ;
+-------+--------------+------------+---------------+--------------+------------+


+------------------------------------------------------------------------------------------+
; th                                                                                       ;
+---------------+-------------+-----------+---------------+---------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From          ; To                  ; To Clock ;
+---------------+-------------+-----------+---------------+---------------------+----------+
; N/A           ; None        ; 0.612 ns  ; rst           ; state.WAIT_INPUT    ; clk      ;
; N/A           ; None        ; 0.611 ns  ; rst           ; state.COUNT_BITS    ; clk      ;
; N/A           ; None        ; 0.608 ns  ; rst           ; state.COUNT_DONE    ; clk      ;
; N/A           ; None        ; 0.604 ns  ; rst           ; state.RESET_COUNT   ; clk      ;
; N/A           ; None        ; 0.600 ns  ; rst           ; state.SHIFT_BITS    ; clk      ;
; N/A           ; None        ; 0.599 ns  ; rst           ; state.INIT          ; clk      ;
; N/A           ; None        ; 0.597 ns  ; rst           ; state.READ_INPUT    ; clk      ;
; N/A           ; None        ; 0.512 ns  ; rst           ; state.REQUEST_INPUT ; clk      ;
; N/A           ; None        ; 0.502 ns  ; rst           ; state.WAIT_OUTPUT   ; clk      ;
; N/A           ; None        ; 0.501 ns  ; recv_ready    ; state.WAIT_INPUT    ; clk      ;
; N/A           ; None        ; 0.312 ns  ; recv_ready    ; state.REQUEST_INPUT ; clk      ;
; N/A           ; None        ; -0.028 ns ; recv_ready    ; state.COUNT_DONE    ; clk      ;
; N/A           ; None        ; -2.967 ns ; in_data[0]    ; shift_buf[0]        ; clk      ;
; N/A           ; None        ; -3.029 ns ; in_data[1]    ; shift_buf[1]        ; clk      ;
; N/A           ; None        ; -3.085 ns ; in_data[6]    ; shift_buf[6]        ; clk      ;
; N/A           ; None        ; -3.121 ns ; send_ready    ; state.WAIT_OUTPUT   ; clk      ;
; N/A           ; None        ; -3.266 ns ; in_data[2]    ; shift_buf[2]        ; clk      ;
; N/A           ; None        ; -3.280 ns ; in_data[7]    ; shift_buf[7]        ; clk      ;
; N/A           ; None        ; -3.288 ns ; in_data[5]    ; shift_buf[5]        ; clk      ;
; N/A           ; None        ; -3.522 ns ; send_ready    ; state.COUNT_DONE    ; clk      ;
; N/A           ; None        ; -3.549 ns ; in_data[4]    ; shift_buf[4]        ; clk      ;
; N/A           ; None        ; -3.729 ns ; end_of_stream ; state.COUNT_BITS    ; clk      ;
; N/A           ; None        ; -3.757 ns ; end_of_stream ; state.INIT          ; clk      ;
; N/A           ; None        ; -3.761 ns ; end_of_stream ; state.COUNT_DONE    ; clk      ;
; N/A           ; None        ; -4.029 ns ; in_data[3]    ; shift_buf[3]        ; clk      ;
; N/A           ; None        ; -4.152 ns ; end_of_stream ; state.REQUEST_INPUT ; clk      ;
+---------------+-------------+-----------+---------------+---------------------+----------+


+----------------------------------------------------------------------------------------------------------------+
; Ignored Timing Assignments                                                                                     ;
+----------------+----------+------+----------+-------------+----------------------------------------------------+
; Option         ; Setting  ; From ; To       ; Entity Name ; Help                                               ;
+----------------+----------+------+----------+-------------+----------------------------------------------------+
; Clock Settings ; CLOCK_27 ;      ; CLOCK_27 ;             ; No element named CLOCK_27 was found in the netlist ;
; Clock Settings ; CLOCK_50 ;      ; CLOCK_50 ;             ; No element named CLOCK_50 was found in the netlist ;
+----------------+----------+------+----------+-------------+----------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Sun Apr 24 18:54:08 2016
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DE2_NET -c DE2_NET --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Clock Setting "CLOCK_27" is unassigned
Warning: Clock Setting "CLOCK_50" is unassigned
Info: Clock "clk" has Internal fmax of 165.59 MHz between source register "shift_buf[0]" and destination register "bit_count[20]" (period= 6.039 ns)
    Info: + Longest register to register delay is 5.826 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y32_N11; Fanout = 2; REG Node = 'shift_buf[0]'
        Info: 2: + IC(0.356 ns) + CELL(0.438 ns) = 0.794 ns; Loc. = LCCOMB_X36_Y32_N28; Fanout = 3; COMB Node = 'always1~0'
        Info: 3: + IC(1.423 ns) + CELL(0.414 ns) = 2.631 ns; Loc. = LCCOMB_X44_Y30_N10; Fanout = 2; COMB Node = 'Add0~1'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 2.702 ns; Loc. = LCCOMB_X44_Y30_N12; Fanout = 2; COMB Node = 'Add0~3'
        Info: 5: + IC(0.000 ns) + CELL(0.159 ns) = 2.861 ns; Loc. = LCCOMB_X44_Y30_N14; Fanout = 2; COMB Node = 'Add0~5'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 2.932 ns; Loc. = LCCOMB_X44_Y30_N16; Fanout = 2; COMB Node = 'Add0~7'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 3.003 ns; Loc. = LCCOMB_X44_Y30_N18; Fanout = 2; COMB Node = 'Add0~9'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 3.074 ns; Loc. = LCCOMB_X44_Y30_N20; Fanout = 2; COMB Node = 'Add0~11'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 3.145 ns; Loc. = LCCOMB_X44_Y30_N22; Fanout = 2; COMB Node = 'Add0~13'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 3.216 ns; Loc. = LCCOMB_X44_Y30_N24; Fanout = 2; COMB Node = 'Add0~15'
        Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 3.287 ns; Loc. = LCCOMB_X44_Y30_N26; Fanout = 2; COMB Node = 'Add0~17'
        Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 3.358 ns; Loc. = LCCOMB_X44_Y30_N28; Fanout = 2; COMB Node = 'Add0~19'
        Info: 13: + IC(0.000 ns) + CELL(0.146 ns) = 3.504 ns; Loc. = LCCOMB_X44_Y30_N30; Fanout = 2; COMB Node = 'Add0~21'
        Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 3.575 ns; Loc. = LCCOMB_X44_Y29_N0; Fanout = 2; COMB Node = 'Add0~23'
        Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 3.646 ns; Loc. = LCCOMB_X44_Y29_N2; Fanout = 2; COMB Node = 'Add0~25'
        Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 3.717 ns; Loc. = LCCOMB_X44_Y29_N4; Fanout = 2; COMB Node = 'Add0~27'
        Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 3.788 ns; Loc. = LCCOMB_X44_Y29_N6; Fanout = 2; COMB Node = 'Add0~29'
        Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 3.859 ns; Loc. = LCCOMB_X44_Y29_N8; Fanout = 2; COMB Node = 'Add0~31'
        Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 3.930 ns; Loc. = LCCOMB_X44_Y29_N10; Fanout = 2; COMB Node = 'Add0~33'
        Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 4.001 ns; Loc. = LCCOMB_X44_Y29_N12; Fanout = 2; COMB Node = 'Add0~35'
        Info: 21: + IC(0.000 ns) + CELL(0.159 ns) = 4.160 ns; Loc. = LCCOMB_X44_Y29_N14; Fanout = 2; COMB Node = 'Add0~37'
        Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 4.231 ns; Loc. = LCCOMB_X44_Y29_N16; Fanout = 2; COMB Node = 'Add0~39'
        Info: 23: + IC(0.000 ns) + CELL(0.410 ns) = 4.641 ns; Loc. = LCCOMB_X44_Y29_N18; Fanout = 1; COMB Node = 'Add0~40'
        Info: 24: + IC(0.951 ns) + CELL(0.150 ns) = 5.742 ns; Loc. = LCCOMB_X45_Y30_N6; Fanout = 1; COMB Node = 'Selector5~0'
        Info: 25: + IC(0.000 ns) + CELL(0.084 ns) = 5.826 ns; Loc. = LCFF_X45_Y30_N7; Fanout = 5; REG Node = 'bit_count[20]'
        Info: Total cell delay = 3.096 ns ( 53.14 % )
        Info: Total interconnect delay = 2.730 ns ( 46.86 % )
    Info: - Smallest clock skew is 0.001 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.667 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 48; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(1.013 ns) + CELL(0.537 ns) = 2.667 ns; Loc. = LCFF_X45_Y30_N7; Fanout = 5; REG Node = 'bit_count[20]'
            Info: Total cell delay = 1.536 ns ( 57.59 % )
            Info: Total interconnect delay = 1.131 ns ( 42.41 % )
        Info: - Longest clock path from clock "clk" to source register is 2.666 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 48; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(1.012 ns) + CELL(0.537 ns) = 2.666 ns; Loc. = LCFF_X36_Y32_N11; Fanout = 2; REG Node = 'shift_buf[0]'
            Info: Total cell delay = 1.536 ns ( 57.61 % )
            Info: Total interconnect delay = 1.130 ns ( 42.39 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "state.REQUEST_INPUT" (data pin = "end_of_stream", clock pin = "clk") is 4.382 ns
    Info: + Longest pin to register delay is 7.082 ns
        Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B11; Fanout = 4; PIN Node = 'end_of_stream'
        Info: 2: + IC(5.334 ns) + CELL(0.420 ns) = 6.604 ns; Loc. = LCCOMB_X35_Y32_N30; Fanout = 1; COMB Node = 'state~15'
        Info: 3: + IC(0.244 ns) + CELL(0.150 ns) = 6.998 ns; Loc. = LCCOMB_X35_Y32_N4; Fanout = 1; COMB Node = 'state~16'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 7.082 ns; Loc. = LCFF_X35_Y32_N5; Fanout = 8; REG Node = 'state.REQUEST_INPUT'
        Info: Total cell delay = 1.504 ns ( 21.24 % )
        Info: Total interconnect delay = 5.578 ns ( 78.76 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.664 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 48; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.010 ns) + CELL(0.537 ns) = 2.664 ns; Loc. = LCFF_X35_Y32_N5; Fanout = 8; REG Node = 'state.REQUEST_INPUT'
        Info: Total cell delay = 1.536 ns ( 57.66 % )
        Info: Total interconnect delay = 1.128 ns ( 42.34 % )
Info: tco from clock "clk" to destination pin "out_data[9]" through register "bit_count[9]" is 7.419 ns
    Info: + Longest clock path from clock "clk" to source register is 2.667 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 48; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.013 ns) + CELL(0.537 ns) = 2.667 ns; Loc. = LCFF_X45_Y30_N3; Fanout = 5; REG Node = 'bit_count[9]'
        Info: Total cell delay = 1.536 ns ( 57.59 % )
        Info: Total interconnect delay = 1.131 ns ( 42.41 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 4.502 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X45_Y30_N3; Fanout = 5; REG Node = 'bit_count[9]'
        Info: 2: + IC(1.714 ns) + CELL(2.788 ns) = 4.502 ns; Loc. = PIN_C19; Fanout = 0; PIN Node = 'out_data[9]'
        Info: Total cell delay = 2.788 ns ( 61.93 % )
        Info: Total interconnect delay = 1.714 ns ( 38.07 % )
Info: th for register "state.WAIT_INPUT" (data pin = "rst", clock pin = "clk") is 0.612 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.664 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 48; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.010 ns) + CELL(0.537 ns) = 2.664 ns; Loc. = LCFF_X35_Y32_N1; Fanout = 2; REG Node = 'state.WAIT_INPUT'
        Info: Total cell delay = 1.536 ns ( 57.66 % )
        Info: Total interconnect delay = 1.128 ns ( 42.34 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.318 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 9; PIN Node = 'rst'
        Info: 2: + IC(0.980 ns) + CELL(0.275 ns) = 2.234 ns; Loc. = LCCOMB_X35_Y32_N0; Fanout = 1; COMB Node = 'state~18'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.318 ns; Loc. = LCFF_X35_Y32_N1; Fanout = 2; REG Node = 'state.WAIT_INPUT'
        Info: Total cell delay = 1.338 ns ( 57.72 % )
        Info: Total interconnect delay = 0.980 ns ( 42.28 % )
Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 152 megabytes
    Info: Processing ended: Sun Apr 24 18:54:09 2016
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


