Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c2e102cdcd3d4015af940c18ef51d3ad --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 7 for port 'a' [Y:/Code/Digital_Design_MCU/v12_MCU_MUL/rtl/imem.v:27]
WARNING: [VRFC 10-3705] select index 33 into 'b' is out of bounds [Y:/Code/Digital_Design_MCU/v12_MCU_MUL/rtl/mul32_wallace.v:24]
WARNING: [VRFC 10-3705] select index 17 into 'pp' is out of bounds [Y:/Code/Digital_Design_MCU/v12_MCU_MUL/rtl/mul32_wallace.v:49]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
