set Global_Alphabet = {}
set Controllable_Alphabet = {}

set Global_Signals	= {in_0, allFinished, latch_0}
set Output_Signals	= {allFinished, latch_0}
order			= {}

DIAG << "/tmp/collector_1_strat_missing_assumption.rep".
STRAT << "/tmp/collector_1_strat.rep".

||DIFF = (DIAG ||_s STRAT).

DIFF >> "/tmp/collector_1_strat_missing_assumption_diff.rep".
