{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1497545238821 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1497545238829 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 15 18:47:18 2017 " "Processing started: Thu Jun 15 18:47:18 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1497545238829 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497545238829 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA_Controller -c VGA_Controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA_Controller -c VGA_Controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497545238829 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1497545239469 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1497545239469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "designfiles/vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file designfiles/vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controller-behavior " "Found design unit 1: vga_controller-behavior" {  } { { "DesignFiles/vga_controller.vhd" "" { Text "C:/Users/Kevin/Dropbox/Studium/ET6/Schaltkreisentwurf/VGA_Controller/DesignFiles/vga_controller.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497545251467 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "DesignFiles/vga_controller.vhd" "" { Text "C:/Users/Kevin/Dropbox/Studium/ET6/Schaltkreisentwurf/VGA_Controller/DesignFiles/vga_controller.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497545251467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497545251467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "designfiles/hw_image_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file designfiles/hw_image_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hw_image_generator-behavior " "Found design unit 1: hw_image_generator-behavior" {  } { { "DesignFiles/hw_image_generator.vhd" "" { Text "C:/Users/Kevin/Dropbox/Studium/ET6/Schaltkreisentwurf/VGA_Controller/DesignFiles/hw_image_generator.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497545251470 ""} { "Info" "ISGN_ENTITY_NAME" "1 hw_image_generator " "Found entity 1: hw_image_generator" {  } { { "DesignFiles/hw_image_generator.vhd" "" { Text "C:/Users/Kevin/Dropbox/Studium/ET6/Schaltkreisentwurf/VGA_Controller/DesignFiles/hw_image_generator.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497545251470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497545251470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "designfiles/vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file designfiles/vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA-behavior " "Found design unit 1: VGA-behavior" {  } { { "DesignFiles/VGA.vhd" "" { Text "C:/Users/Kevin/Dropbox/Studium/ET6/Schaltkreisentwurf/VGA_Controller/DesignFiles/VGA.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497545251472 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "DesignFiles/VGA.vhd" "" { Text "C:/Users/Kevin/Dropbox/Studium/ET6/Schaltkreisentwurf/VGA_Controller/DesignFiles/VGA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497545251472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497545251472 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA " "Elaborating entity \"VGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1497545251512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:VGA_Controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:VGA_Controller\"" {  } { { "DesignFiles/VGA.vhd" "VGA_Controller" { Text "C:/Users/Kevin/Dropbox/Studium/ET6/Schaltkreisentwurf/VGA_Controller/DesignFiles/VGA.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497545251514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_image_generator hw_image_generator:ImageGenerator " "Elaborating entity \"hw_image_generator\" for hierarchy \"hw_image_generator:ImageGenerator\"" {  } { { "DesignFiles/VGA.vhd" "ImageGenerator" { Text "C:/Users/Kevin/Dropbox/Studium/ET6/Schaltkreisentwurf/VGA_Controller/DesignFiles/VGA.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497545251516 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "red hw_image_generator.vhd(48) " "VHDL Process Statement warning at hw_image_generator.vhd(48): inferring latch(es) for signal or variable \"red\", which holds its previous value in one or more paths through the process" {  } { { "DesignFiles/hw_image_generator.vhd" "" { Text "C:/Users/Kevin/Dropbox/Studium/ET6/Schaltkreisentwurf/VGA_Controller/DesignFiles/hw_image_generator.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1497545251516 "|VGA|hw_image_generator:ImageGenerator"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "blue hw_image_generator.vhd(48) " "VHDL Process Statement warning at hw_image_generator.vhd(48): inferring latch(es) for signal or variable \"blue\", which holds its previous value in one or more paths through the process" {  } { { "DesignFiles/hw_image_generator.vhd" "" { Text "C:/Users/Kevin/Dropbox/Studium/ET6/Schaltkreisentwurf/VGA_Controller/DesignFiles/hw_image_generator.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1497545251516 "|VGA|hw_image_generator:ImageGenerator"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "green hw_image_generator.vhd(48) " "VHDL Process Statement warning at hw_image_generator.vhd(48): inferring latch(es) for signal or variable \"green\", which holds its previous value in one or more paths through the process" {  } { { "DesignFiles/hw_image_generator.vhd" "" { Text "C:/Users/Kevin/Dropbox/Studium/ET6/Schaltkreisentwurf/VGA_Controller/DesignFiles/hw_image_generator.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1497545251517 "|VGA|hw_image_generator:ImageGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[0\] hw_image_generator.vhd(48) " "Inferred latch for \"green\[0\]\" at hw_image_generator.vhd(48)" {  } { { "DesignFiles/hw_image_generator.vhd" "" { Text "C:/Users/Kevin/Dropbox/Studium/ET6/Schaltkreisentwurf/VGA_Controller/DesignFiles/hw_image_generator.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497545251517 "|VGA|hw_image_generator:ImageGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[1\] hw_image_generator.vhd(48) " "Inferred latch for \"green\[1\]\" at hw_image_generator.vhd(48)" {  } { { "DesignFiles/hw_image_generator.vhd" "" { Text "C:/Users/Kevin/Dropbox/Studium/ET6/Schaltkreisentwurf/VGA_Controller/DesignFiles/hw_image_generator.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497545251517 "|VGA|hw_image_generator:ImageGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[2\] hw_image_generator.vhd(48) " "Inferred latch for \"green\[2\]\" at hw_image_generator.vhd(48)" {  } { { "DesignFiles/hw_image_generator.vhd" "" { Text "C:/Users/Kevin/Dropbox/Studium/ET6/Schaltkreisentwurf/VGA_Controller/DesignFiles/hw_image_generator.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497545251517 "|VGA|hw_image_generator:ImageGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[3\] hw_image_generator.vhd(48) " "Inferred latch for \"green\[3\]\" at hw_image_generator.vhd(48)" {  } { { "DesignFiles/hw_image_generator.vhd" "" { Text "C:/Users/Kevin/Dropbox/Studium/ET6/Schaltkreisentwurf/VGA_Controller/DesignFiles/hw_image_generator.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497545251517 "|VGA|hw_image_generator:ImageGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[4\] hw_image_generator.vhd(48) " "Inferred latch for \"green\[4\]\" at hw_image_generator.vhd(48)" {  } { { "DesignFiles/hw_image_generator.vhd" "" { Text "C:/Users/Kevin/Dropbox/Studium/ET6/Schaltkreisentwurf/VGA_Controller/DesignFiles/hw_image_generator.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497545251517 "|VGA|hw_image_generator:ImageGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[5\] hw_image_generator.vhd(48) " "Inferred latch for \"green\[5\]\" at hw_image_generator.vhd(48)" {  } { { "DesignFiles/hw_image_generator.vhd" "" { Text "C:/Users/Kevin/Dropbox/Studium/ET6/Schaltkreisentwurf/VGA_Controller/DesignFiles/hw_image_generator.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497545251517 "|VGA|hw_image_generator:ImageGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[6\] hw_image_generator.vhd(48) " "Inferred latch for \"green\[6\]\" at hw_image_generator.vhd(48)" {  } { { "DesignFiles/hw_image_generator.vhd" "" { Text "C:/Users/Kevin/Dropbox/Studium/ET6/Schaltkreisentwurf/VGA_Controller/DesignFiles/hw_image_generator.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497545251517 "|VGA|hw_image_generator:ImageGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[7\] hw_image_generator.vhd(48) " "Inferred latch for \"green\[7\]\" at hw_image_generator.vhd(48)" {  } { { "DesignFiles/hw_image_generator.vhd" "" { Text "C:/Users/Kevin/Dropbox/Studium/ET6/Schaltkreisentwurf/VGA_Controller/DesignFiles/hw_image_generator.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497545251517 "|VGA|hw_image_generator:ImageGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[0\] hw_image_generator.vhd(48) " "Inferred latch for \"blue\[0\]\" at hw_image_generator.vhd(48)" {  } { { "DesignFiles/hw_image_generator.vhd" "" { Text "C:/Users/Kevin/Dropbox/Studium/ET6/Schaltkreisentwurf/VGA_Controller/DesignFiles/hw_image_generator.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497545251517 "|VGA|hw_image_generator:ImageGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[1\] hw_image_generator.vhd(48) " "Inferred latch for \"blue\[1\]\" at hw_image_generator.vhd(48)" {  } { { "DesignFiles/hw_image_generator.vhd" "" { Text "C:/Users/Kevin/Dropbox/Studium/ET6/Schaltkreisentwurf/VGA_Controller/DesignFiles/hw_image_generator.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497545251517 "|VGA|hw_image_generator:ImageGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[2\] hw_image_generator.vhd(48) " "Inferred latch for \"blue\[2\]\" at hw_image_generator.vhd(48)" {  } { { "DesignFiles/hw_image_generator.vhd" "" { Text "C:/Users/Kevin/Dropbox/Studium/ET6/Schaltkreisentwurf/VGA_Controller/DesignFiles/hw_image_generator.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497545251517 "|VGA|hw_image_generator:ImageGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[3\] hw_image_generator.vhd(48) " "Inferred latch for \"blue\[3\]\" at hw_image_generator.vhd(48)" {  } { { "DesignFiles/hw_image_generator.vhd" "" { Text "C:/Users/Kevin/Dropbox/Studium/ET6/Schaltkreisentwurf/VGA_Controller/DesignFiles/hw_image_generator.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497545251517 "|VGA|hw_image_generator:ImageGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[4\] hw_image_generator.vhd(48) " "Inferred latch for \"blue\[4\]\" at hw_image_generator.vhd(48)" {  } { { "DesignFiles/hw_image_generator.vhd" "" { Text "C:/Users/Kevin/Dropbox/Studium/ET6/Schaltkreisentwurf/VGA_Controller/DesignFiles/hw_image_generator.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497545251517 "|VGA|hw_image_generator:ImageGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[5\] hw_image_generator.vhd(48) " "Inferred latch for \"blue\[5\]\" at hw_image_generator.vhd(48)" {  } { { "DesignFiles/hw_image_generator.vhd" "" { Text "C:/Users/Kevin/Dropbox/Studium/ET6/Schaltkreisentwurf/VGA_Controller/DesignFiles/hw_image_generator.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497545251517 "|VGA|hw_image_generator:ImageGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[6\] hw_image_generator.vhd(48) " "Inferred latch for \"blue\[6\]\" at hw_image_generator.vhd(48)" {  } { { "DesignFiles/hw_image_generator.vhd" "" { Text "C:/Users/Kevin/Dropbox/Studium/ET6/Schaltkreisentwurf/VGA_Controller/DesignFiles/hw_image_generator.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497545251517 "|VGA|hw_image_generator:ImageGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[7\] hw_image_generator.vhd(48) " "Inferred latch for \"blue\[7\]\" at hw_image_generator.vhd(48)" {  } { { "DesignFiles/hw_image_generator.vhd" "" { Text "C:/Users/Kevin/Dropbox/Studium/ET6/Schaltkreisentwurf/VGA_Controller/DesignFiles/hw_image_generator.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497545251517 "|VGA|hw_image_generator:ImageGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[0\] hw_image_generator.vhd(48) " "Inferred latch for \"red\[0\]\" at hw_image_generator.vhd(48)" {  } { { "DesignFiles/hw_image_generator.vhd" "" { Text "C:/Users/Kevin/Dropbox/Studium/ET6/Schaltkreisentwurf/VGA_Controller/DesignFiles/hw_image_generator.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497545251517 "|VGA|hw_image_generator:ImageGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[1\] hw_image_generator.vhd(48) " "Inferred latch for \"red\[1\]\" at hw_image_generator.vhd(48)" {  } { { "DesignFiles/hw_image_generator.vhd" "" { Text "C:/Users/Kevin/Dropbox/Studium/ET6/Schaltkreisentwurf/VGA_Controller/DesignFiles/hw_image_generator.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497545251517 "|VGA|hw_image_generator:ImageGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[2\] hw_image_generator.vhd(48) " "Inferred latch for \"red\[2\]\" at hw_image_generator.vhd(48)" {  } { { "DesignFiles/hw_image_generator.vhd" "" { Text "C:/Users/Kevin/Dropbox/Studium/ET6/Schaltkreisentwurf/VGA_Controller/DesignFiles/hw_image_generator.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497545251517 "|VGA|hw_image_generator:ImageGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[3\] hw_image_generator.vhd(48) " "Inferred latch for \"red\[3\]\" at hw_image_generator.vhd(48)" {  } { { "DesignFiles/hw_image_generator.vhd" "" { Text "C:/Users/Kevin/Dropbox/Studium/ET6/Schaltkreisentwurf/VGA_Controller/DesignFiles/hw_image_generator.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497545251517 "|VGA|hw_image_generator:ImageGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[4\] hw_image_generator.vhd(48) " "Inferred latch for \"red\[4\]\" at hw_image_generator.vhd(48)" {  } { { "DesignFiles/hw_image_generator.vhd" "" { Text "C:/Users/Kevin/Dropbox/Studium/ET6/Schaltkreisentwurf/VGA_Controller/DesignFiles/hw_image_generator.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497545251517 "|VGA|hw_image_generator:ImageGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[5\] hw_image_generator.vhd(48) " "Inferred latch for \"red\[5\]\" at hw_image_generator.vhd(48)" {  } { { "DesignFiles/hw_image_generator.vhd" "" { Text "C:/Users/Kevin/Dropbox/Studium/ET6/Schaltkreisentwurf/VGA_Controller/DesignFiles/hw_image_generator.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497545251517 "|VGA|hw_image_generator:ImageGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[6\] hw_image_generator.vhd(48) " "Inferred latch for \"red\[6\]\" at hw_image_generator.vhd(48)" {  } { { "DesignFiles/hw_image_generator.vhd" "" { Text "C:/Users/Kevin/Dropbox/Studium/ET6/Schaltkreisentwurf/VGA_Controller/DesignFiles/hw_image_generator.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497545251517 "|VGA|hw_image_generator:ImageGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[7\] hw_image_generator.vhd(48) " "Inferred latch for \"red\[7\]\" at hw_image_generator.vhd(48)" {  } { { "DesignFiles/hw_image_generator.vhd" "" { Text "C:/Users/Kevin/Dropbox/Studium/ET6/Schaltkreisentwurf/VGA_Controller/DesignFiles/hw_image_generator.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497545251517 "|VGA|hw_image_generator:ImageGenerator"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1497545252507 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1497545252805 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1497545252990 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497545252990 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "154 " "Implemented 154 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1497545253046 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1497545253046 ""} { "Info" "ICUT_CUT_TM_LCELLS" "125 " "Implemented 125 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1497545253046 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1497545253046 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "725 " "Peak virtual memory: 725 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1497545253068 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 15 18:47:33 2017 " "Processing ended: Thu Jun 15 18:47:33 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1497545253068 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1497545253068 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1497545253068 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1497545253068 ""}
