[Files List]
C:\lscc\diamond\3.1_x64\active-hdl\vlib\std/src/standard.vhd=S
C:\lscc\diamond\3.1_x64\active-hdl\vlib\ovi_machxo2/src/INV.v=S
C:\lscc\diamond\3.1_x64\active-hdl\vlib\ovi_machxo2/src/OR2.v=S
C:\lscc\diamond\3.1_x64\active-hdl\vlib\ovi_machxo2/src/AND2.v=S
C:\lscc\diamond\3.1_x64\active-hdl\vlib\ovi_machxo2/src/AND3.v=S
C:\lscc\diamond\3.1_x64\bin\nt64\Lab4_SmartTekbotRemote\Lab4_sim/Section4_Verilog.v=S
C:\lscc\diamond\3.1_x64\bin\nt64\Lab4_SmartTekbotRemote\Lab4_sim/section2_schematic.v=S
C:\lscc\diamond\3.1_x64\bin\nt64\Lab4_SmartTekbotRemote\Lab4_sim/Lolhi_tf.v=S
