{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1703131809672 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703131809672 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 21 12:10:09 2023 " "Processing started: Thu Dec 21 12:10:09 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703131809672 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703131809672 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Vision_Test -c Vision_Test " "Command: quartus_map --read_settings_files=on --write_settings_files=off Vision_Test -c Vision_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703131809672 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1703131809890 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1703131809890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vision_test.v 1 1 " "Found 1 design units, including 1 entities, in source file src/vision_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 Vision_Test " "Found entity 1: Vision_Test" {  } { { "src/Vision_Test.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/Vision_Test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703131814956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703131814956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/led_display.v 1 1 " "Found 1 design units, including 1 entities, in source file src/led_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_display " "Found entity 1: led_display" {  } { { "src/led_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/led_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703131814957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703131814957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/key_debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file src/key_debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_debounce " "Found entity 1: key_debounce" {  } { { "src/key_debounce.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/key_debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703131814959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703131814959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/display_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file src/display_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_divider " "Found entity 1: display_divider" {  } { { "src/display_divider.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/display_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703131814960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703131814960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/state_display.v 1 1 " "Found 1 design units, including 1 entities, in source file src/state_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 state_display " "Found entity 1: state_display" {  } { { "src/state_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/state_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703131814961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703131814961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/random_num.v 1 1 " "Found 1 design units, including 1 entities, in source file src/random_num.v" { { "Info" "ISGN_ENTITY_NAME" "1 random_num " "Found entity 1: random_num" {  } { { "src/random_num.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/random_num.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703131814962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703131814962 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Dianzhen_scan.v(29) " "Verilog HDL information at Dianzhen_scan.v(29): always construct contains both blocking and non-blocking assignments" {  } { { "src/Dianzhen_scan.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/Dianzhen_scan.v" 29 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1703131814964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/dianzhen_scan.v 1 1 " "Found 1 design units, including 1 entities, in source file src/dianzhen_scan.v" { { "Info" "ISGN_ENTITY_NAME" "1 Dianzhen_scan " "Found entity 1: Dianzhen_scan" {  } { { "src/Dianzhen_scan.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/Dianzhen_scan.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703131814965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703131814965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/vision_test_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tb/vision_test_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Vision_Test_tb " "Found entity 1: Vision_Test_tb" {  } { { "tb/Vision_Test_tb.v" "" { Text "D:/ShuDianShiYan/Vision_Test/tb/Vision_Test_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703131814966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703131814966 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "UpDown Vision_Test.v(32) " "Verilog HDL Implicit Net warning at Vision_Test.v(32): created implicit net for \"UpDown\"" {  } { { "src/Vision_Test.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/Vision_Test.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703131814966 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Vision_Test " "Elaborating entity \"Vision_Test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1703131815001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_display state_display:display " "Elaborating entity \"state_display\" for hierarchy \"state_display:display\"" {  } { { "src/Vision_Test.v" "display" { Text "D:/ShuDianShiYan/Vision_Test/src/Vision_Test.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703131815005 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 state_display.v(65) " "Verilog HDL assignment warning at state_display.v(65): truncated value with size 32 to match size of target (2)" {  } { { "src/state_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/state_display.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703131815006 "|Vision_Test|state_display:display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 state_display.v(251) " "Verilog HDL assignment warning at state_display.v(251): truncated value with size 8 to match size of target (4)" {  } { { "src/state_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/state_display.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703131815011 "|Vision_Test|state_display:display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 state_display.v(252) " "Verilog HDL assignment warning at state_display.v(252): truncated value with size 8 to match size of target (4)" {  } { { "src/state_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/state_display.v" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703131815011 "|Vision_Test|state_display:display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dianzhen_scan state_display:display\|Dianzhen_scan:d0 " "Elaborating entity \"Dianzhen_scan\" for hierarchy \"state_display:display\|Dianzhen_scan:d0\"" {  } { { "src/state_display.v" "d0" { Text "D:/ShuDianShiYan/Vision_Test/src/state_display.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703131815031 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Dianzhen_scan.v(23) " "Verilog HDL assignment warning at Dianzhen_scan.v(23): truncated value with size 32 to match size of target (3)" {  } { { "src/Dianzhen_scan.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/Dianzhen_scan.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703131815032 "|Vision_Test|state_display:display|Dianzhen_scan:d0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "row_sel Dianzhen_scan.v(29) " "Verilog HDL Always Construct warning at Dianzhen_scan.v(29): inferring latch(es) for variable \"row_sel\", which holds its previous value in one or more paths through the always construct" {  } { { "src/Dianzhen_scan.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/Dianzhen_scan.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1703131815032 "|Vision_Test|state_display:display|Dianzhen_scan:d0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "col_sel Dianzhen_scan.v(29) " "Verilog HDL Always Construct warning at Dianzhen_scan.v(29): inferring latch(es) for variable \"col_sel\", which holds its previous value in one or more paths through the always construct" {  } { { "src/Dianzhen_scan.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/Dianzhen_scan.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1703131815032 "|Vision_Test|state_display:display|Dianzhen_scan:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_sel\[0\] Dianzhen_scan.v(29) " "Inferred latch for \"col_sel\[0\]\" at Dianzhen_scan.v(29)" {  } { { "src/Dianzhen_scan.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/Dianzhen_scan.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703131815032 "|Vision_Test|state_display:display|Dianzhen_scan:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_sel\[1\] Dianzhen_scan.v(29) " "Inferred latch for \"col_sel\[1\]\" at Dianzhen_scan.v(29)" {  } { { "src/Dianzhen_scan.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/Dianzhen_scan.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703131815032 "|Vision_Test|state_display:display|Dianzhen_scan:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_sel\[2\] Dianzhen_scan.v(29) " "Inferred latch for \"col_sel\[2\]\" at Dianzhen_scan.v(29)" {  } { { "src/Dianzhen_scan.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/Dianzhen_scan.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703131815032 "|Vision_Test|state_display:display|Dianzhen_scan:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_sel\[3\] Dianzhen_scan.v(29) " "Inferred latch for \"col_sel\[3\]\" at Dianzhen_scan.v(29)" {  } { { "src/Dianzhen_scan.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/Dianzhen_scan.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703131815032 "|Vision_Test|state_display:display|Dianzhen_scan:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_sel\[4\] Dianzhen_scan.v(29) " "Inferred latch for \"col_sel\[4\]\" at Dianzhen_scan.v(29)" {  } { { "src/Dianzhen_scan.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/Dianzhen_scan.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703131815032 "|Vision_Test|state_display:display|Dianzhen_scan:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_sel\[5\] Dianzhen_scan.v(29) " "Inferred latch for \"col_sel\[5\]\" at Dianzhen_scan.v(29)" {  } { { "src/Dianzhen_scan.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/Dianzhen_scan.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703131815032 "|Vision_Test|state_display:display|Dianzhen_scan:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_sel\[6\] Dianzhen_scan.v(29) " "Inferred latch for \"col_sel\[6\]\" at Dianzhen_scan.v(29)" {  } { { "src/Dianzhen_scan.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/Dianzhen_scan.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703131815032 "|Vision_Test|state_display:display|Dianzhen_scan:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_sel\[7\] Dianzhen_scan.v(29) " "Inferred latch for \"col_sel\[7\]\" at Dianzhen_scan.v(29)" {  } { { "src/Dianzhen_scan.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/Dianzhen_scan.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703131815032 "|Vision_Test|state_display:display|Dianzhen_scan:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_sel\[0\] Dianzhen_scan.v(29) " "Inferred latch for \"row_sel\[0\]\" at Dianzhen_scan.v(29)" {  } { { "src/Dianzhen_scan.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/Dianzhen_scan.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703131815032 "|Vision_Test|state_display:display|Dianzhen_scan:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_sel\[1\] Dianzhen_scan.v(29) " "Inferred latch for \"row_sel\[1\]\" at Dianzhen_scan.v(29)" {  } { { "src/Dianzhen_scan.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/Dianzhen_scan.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703131815032 "|Vision_Test|state_display:display|Dianzhen_scan:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_sel\[2\] Dianzhen_scan.v(29) " "Inferred latch for \"row_sel\[2\]\" at Dianzhen_scan.v(29)" {  } { { "src/Dianzhen_scan.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/Dianzhen_scan.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703131815032 "|Vision_Test|state_display:display|Dianzhen_scan:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_sel\[3\] Dianzhen_scan.v(29) " "Inferred latch for \"row_sel\[3\]\" at Dianzhen_scan.v(29)" {  } { { "src/Dianzhen_scan.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/Dianzhen_scan.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703131815032 "|Vision_Test|state_display:display|Dianzhen_scan:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_sel\[4\] Dianzhen_scan.v(29) " "Inferred latch for \"row_sel\[4\]\" at Dianzhen_scan.v(29)" {  } { { "src/Dianzhen_scan.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/Dianzhen_scan.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703131815032 "|Vision_Test|state_display:display|Dianzhen_scan:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_sel\[5\] Dianzhen_scan.v(29) " "Inferred latch for \"row_sel\[5\]\" at Dianzhen_scan.v(29)" {  } { { "src/Dianzhen_scan.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/Dianzhen_scan.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703131815032 "|Vision_Test|state_display:display|Dianzhen_scan:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_sel\[6\] Dianzhen_scan.v(29) " "Inferred latch for \"row_sel\[6\]\" at Dianzhen_scan.v(29)" {  } { { "src/Dianzhen_scan.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/Dianzhen_scan.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703131815032 "|Vision_Test|state_display:display|Dianzhen_scan:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_sel\[7\] Dianzhen_scan.v(29) " "Inferred latch for \"row_sel\[7\]\" at Dianzhen_scan.v(29)" {  } { { "src/Dianzhen_scan.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/Dianzhen_scan.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703131815032 "|Vision_Test|state_display:display|Dianzhen_scan:d0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_num state_display:display\|random_num:r0 " "Elaborating entity \"random_num\" for hierarchy \"state_display:display\|random_num:r0\"" {  } { { "src/state_display.v" "r0" { Text "D:/ShuDianShiYan/Vision_Test/src/state_display.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703131815032 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 random_num.v(21) " "Verilog HDL assignment warning at random_num.v(21): truncated value with size 32 to match size of target (3)" {  } { { "src/random_num.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/random_num.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703131815033 "|Vision_Test|state_display:display|random_num:r1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_divider state_display:display\|display_divider:d10 " "Elaborating entity \"display_divider\" for hierarchy \"state_display:display\|display_divider:d10\"" {  } { { "src/state_display.v" "d10" { Text "D:/ShuDianShiYan/Vision_Test/src/state_display.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703131815033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_debounce key_debounce:debounce_restart " "Elaborating entity \"key_debounce\" for hierarchy \"key_debounce:debounce_restart\"" {  } { { "src/Vision_Test.v" "debounce_restart" { Text "D:/ShuDianShiYan/Vision_Test/src/Vision_Test.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703131815034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_display led_display:led_inst " "Elaborating entity \"led_display\" for hierarchy \"led_display:led_inst\"" {  } { { "src/Vision_Test.v" "led_inst" { Text "D:/ShuDianShiYan/Vision_Test/src/Vision_Test.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703131815035 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "led_display.v(41) " "Verilog HDL Case Statement information at led_display.v(41): all case item expressions in this case statement are onehot" {  } { { "src/led_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/led_display.v" 41 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1703131815036 "|Vision_Test|led_display:led_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg_led_r led_display.v(52) " "Verilog HDL Always Construct warning at led_display.v(52): inferring latch(es) for variable \"seg_led_r\", which holds its previous value in one or more paths through the always construct" {  } { { "src/led_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/led_display.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1703131815036 "|Vision_Test|led_display:led_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_led_r\[0\] led_display.v(52) " "Inferred latch for \"seg_led_r\[0\]\" at led_display.v(52)" {  } { { "src/led_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/led_display.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703131815036 "|Vision_Test|led_display:led_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_led_r\[1\] led_display.v(52) " "Inferred latch for \"seg_led_r\[1\]\" at led_display.v(52)" {  } { { "src/led_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/led_display.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703131815036 "|Vision_Test|led_display:led_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_led_r\[2\] led_display.v(52) " "Inferred latch for \"seg_led_r\[2\]\" at led_display.v(52)" {  } { { "src/led_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/led_display.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703131815036 "|Vision_Test|led_display:led_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_led_r\[3\] led_display.v(52) " "Inferred latch for \"seg_led_r\[3\]\" at led_display.v(52)" {  } { { "src/led_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/led_display.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703131815036 "|Vision_Test|led_display:led_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_led_r\[4\] led_display.v(52) " "Inferred latch for \"seg_led_r\[4\]\" at led_display.v(52)" {  } { { "src/led_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/led_display.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703131815036 "|Vision_Test|led_display:led_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_led_r\[5\] led_display.v(52) " "Inferred latch for \"seg_led_r\[5\]\" at led_display.v(52)" {  } { { "src/led_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/led_display.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703131815036 "|Vision_Test|led_display:led_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_led_r\[6\] led_display.v(52) " "Inferred latch for \"seg_led_r\[6\]\" at led_display.v(52)" {  } { { "src/led_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/led_display.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703131815036 "|Vision_Test|led_display:led_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_led_r\[7\] led_display.v(52) " "Inferred latch for \"seg_led_r\[7\]\" at led_display.v(52)" {  } { { "src/led_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/led_display.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703131815036 "|Vision_Test|led_display:led_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_divider led_display:led_inst\|display_divider:u10 " "Elaborating entity \"display_divider\" for hierarchy \"led_display:led_inst\|display_divider:u10\"" {  } { { "src/led_display.v" "u10" { Text "D:/ShuDianShiYan/Vision_Test/src/led_display.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703131815036 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "state_display:display\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"state_display:display\|Mod0\"" {  } { { "src/state_display.v" "Mod0" { Text "D:/ShuDianShiYan/Vision_Test/src/state_display.v" 251 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703131815343 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "state_display:display\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"state_display:display\|Div0\"" {  } { { "src/state_display.v" "Div0" { Text "D:/ShuDianShiYan/Vision_Test/src/state_display.v" 252 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703131815343 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "state_display:display\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"state_display:display\|Mod1\"" {  } { { "src/state_display.v" "Mod1" { Text "D:/ShuDianShiYan/Vision_Test/src/state_display.v" 252 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703131815343 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1703131815343 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "state_display:display\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"state_display:display\|lpm_divide:Mod0\"" {  } { { "src/state_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/state_display.v" 251 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703131815376 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "state_display:display\|lpm_divide:Mod0 " "Instantiated megafunction \"state_display:display\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703131815376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703131815376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703131815376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703131815376 ""}  } { { "src/state_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/state_display.v" 251 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703131815376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_tnl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_tnl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_tnl " "Found entity 1: lpm_divide_tnl" {  } { { "db/lpm_divide_tnl.tdf" "" { Text "D:/ShuDianShiYan/Vision_Test/db/lpm_divide_tnl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703131815411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703131815411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "D:/ShuDianShiYan/Vision_Test/db/sign_div_unsign_bkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703131815427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703131815427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_hie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_hie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_hie " "Found entity 1: alt_u_div_hie" {  } { { "db/alt_u_div_hie.tdf" "" { Text "D:/ShuDianShiYan/Vision_Test/db/alt_u_div_hie.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703131815444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703131815444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_e7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_e7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_e7c " "Found entity 1: add_sub_e7c" {  } { { "db/add_sub_e7c.tdf" "" { Text "D:/ShuDianShiYan/Vision_Test/db/add_sub_e7c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703131815478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703131815478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_f7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_f7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_f7c " "Found entity 1: add_sub_f7c" {  } { { "db/add_sub_f7c.tdf" "" { Text "D:/ShuDianShiYan/Vision_Test/db/add_sub_f7c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703131815512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703131815512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_g7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_g7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_g7c " "Found entity 1: add_sub_g7c" {  } { { "db/add_sub_g7c.tdf" "" { Text "D:/ShuDianShiYan/Vision_Test/db/add_sub_g7c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703131815545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703131815545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_h7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_h7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_h7c " "Found entity 1: add_sub_h7c" {  } { { "db/add_sub_h7c.tdf" "" { Text "D:/ShuDianShiYan/Vision_Test/db/add_sub_h7c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703131815579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703131815579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_i7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i7c " "Found entity 1: add_sub_i7c" {  } { { "db/add_sub_i7c.tdf" "" { Text "D:/ShuDianShiYan/Vision_Test/db/add_sub_i7c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703131815612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703131815612 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "state_display:display\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"state_display:display\|lpm_divide:Div0\"" {  } { { "src/state_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/state_display.v" 252 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703131815618 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "state_display:display\|lpm_divide:Div0 " "Instantiated megafunction \"state_display:display\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703131815618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703131815618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703131815618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703131815618 ""}  } { { "src/state_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/state_display.v" 252 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703131815618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_qvl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_qvl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_qvl " "Found entity 1: lpm_divide_qvl" {  } { { "db/lpm_divide_qvl.tdf" "" { Text "D:/ShuDianShiYan/Vision_Test/db/lpm_divide_qvl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703131815651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703131815651 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "state_display:display\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"state_display:display\|lpm_divide:Mod1\"" {  } { { "src/state_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/state_display.v" 252 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703131815656 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "state_display:display\|lpm_divide:Mod1 " "Instantiated megafunction \"state_display:display\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703131815656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703131815656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703131815656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703131815656 ""}  } { { "src/state_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/state_display.v" 252 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703131815656 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_display:display\|Dianzhen_scan:d0\|col_sel\[0\] " "Latch state_display:display\|Dianzhen_scan:d0\|col_sel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_display:display\|num_reg\[2\] " "Ports D and ENA on the latch are fed by the same signal state_display:display\|num_reg\[2\]" {  } { { "src/state_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/state_display.v" 256 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703131815732 ""}  } { { "src/Dianzhen_scan.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/Dianzhen_scan.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703131815732 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_display:display\|Dianzhen_scan:d0\|col_sel\[1\] " "Latch state_display:display\|Dianzhen_scan:d0\|col_sel\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_display:display\|num_reg\[2\] " "Ports D and ENA on the latch are fed by the same signal state_display:display\|num_reg\[2\]" {  } { { "src/state_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/state_display.v" 256 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703131815732 ""}  } { { "src/Dianzhen_scan.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/Dianzhen_scan.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703131815732 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_display:display\|Dianzhen_scan:d0\|col_sel\[2\] " "Latch state_display:display\|Dianzhen_scan:d0\|col_sel\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_display:display\|num_reg\[2\] " "Ports D and ENA on the latch are fed by the same signal state_display:display\|num_reg\[2\]" {  } { { "src/state_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/state_display.v" 256 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703131815732 ""}  } { { "src/Dianzhen_scan.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/Dianzhen_scan.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703131815732 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_display:display\|Dianzhen_scan:d0\|col_sel\[3\] " "Latch state_display:display\|Dianzhen_scan:d0\|col_sel\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_display:display\|num_reg\[2\] " "Ports D and ENA on the latch are fed by the same signal state_display:display\|num_reg\[2\]" {  } { { "src/state_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/state_display.v" 256 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703131815732 ""}  } { { "src/Dianzhen_scan.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/Dianzhen_scan.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703131815732 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_display:display\|Dianzhen_scan:d0\|col_sel\[4\] " "Latch state_display:display\|Dianzhen_scan:d0\|col_sel\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_display:display\|num_reg\[2\] " "Ports D and ENA on the latch are fed by the same signal state_display:display\|num_reg\[2\]" {  } { { "src/state_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/state_display.v" 256 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703131815732 ""}  } { { "src/Dianzhen_scan.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/Dianzhen_scan.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703131815732 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_display:display\|Dianzhen_scan:d0\|col_sel\[5\] " "Latch state_display:display\|Dianzhen_scan:d0\|col_sel\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_display:display\|num_reg\[2\] " "Ports D and ENA on the latch are fed by the same signal state_display:display\|num_reg\[2\]" {  } { { "src/state_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/state_display.v" 256 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703131815732 ""}  } { { "src/Dianzhen_scan.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/Dianzhen_scan.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703131815732 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_display:display\|Dianzhen_scan:d0\|col_sel\[6\] " "Latch state_display:display\|Dianzhen_scan:d0\|col_sel\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_display:display\|num_reg\[2\] " "Ports D and ENA on the latch are fed by the same signal state_display:display\|num_reg\[2\]" {  } { { "src/state_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/state_display.v" 256 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703131815733 ""}  } { { "src/Dianzhen_scan.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/Dianzhen_scan.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703131815733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_display:display\|Dianzhen_scan:d0\|col_sel\[7\] " "Latch state_display:display\|Dianzhen_scan:d0\|col_sel\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_display:display\|num_reg\[2\] " "Ports D and ENA on the latch are fed by the same signal state_display:display\|num_reg\[2\]" {  } { { "src/state_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/state_display.v" 256 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703131815733 ""}  } { { "src/Dianzhen_scan.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/Dianzhen_scan.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703131815733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led_display:led_inst\|seg_led_r\[0\] " "Latch led_display:led_inst\|seg_led_r\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA led_display:led_inst\|sel_r\[2\] " "Ports D and ENA on the latch are fed by the same signal led_display:led_inst\|sel_r\[2\]" {  } { { "src/led_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/led_display.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703131815733 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR led_display:led_inst\|sel_r\[2\] " "Ports ENA and CLR on the latch are fed by the same signal led_display:led_inst\|sel_r\[2\]" {  } { { "src/led_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/led_display.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703131815733 ""}  } { { "src/led_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/led_display.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703131815733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led_display:led_inst\|seg_led_r\[1\] " "Latch led_display:led_inst\|seg_led_r\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA led_display:led_inst\|sel_r\[2\] " "Ports D and ENA on the latch are fed by the same signal led_display:led_inst\|sel_r\[2\]" {  } { { "src/led_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/led_display.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703131815733 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR led_display:led_inst\|sel_r\[2\] " "Ports ENA and CLR on the latch are fed by the same signal led_display:led_inst\|sel_r\[2\]" {  } { { "src/led_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/led_display.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703131815733 ""}  } { { "src/led_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/led_display.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703131815733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led_display:led_inst\|seg_led_r\[2\] " "Latch led_display:led_inst\|seg_led_r\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA led_display:led_inst\|sel_r\[2\] " "Ports D and ENA on the latch are fed by the same signal led_display:led_inst\|sel_r\[2\]" {  } { { "src/led_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/led_display.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703131815733 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR led_display:led_inst\|sel_r\[2\] " "Ports ENA and CLR on the latch are fed by the same signal led_display:led_inst\|sel_r\[2\]" {  } { { "src/led_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/led_display.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703131815733 ""}  } { { "src/led_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/led_display.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703131815733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led_display:led_inst\|seg_led_r\[3\] " "Latch led_display:led_inst\|seg_led_r\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA led_display:led_inst\|sel_r\[2\] " "Ports D and ENA on the latch are fed by the same signal led_display:led_inst\|sel_r\[2\]" {  } { { "src/led_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/led_display.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703131815733 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR led_display:led_inst\|sel_r\[2\] " "Ports ENA and CLR on the latch are fed by the same signal led_display:led_inst\|sel_r\[2\]" {  } { { "src/led_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/led_display.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703131815733 ""}  } { { "src/led_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/led_display.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703131815733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led_display:led_inst\|seg_led_r\[4\] " "Latch led_display:led_inst\|seg_led_r\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA led_display:led_inst\|sel_r\[2\] " "Ports D and ENA on the latch are fed by the same signal led_display:led_inst\|sel_r\[2\]" {  } { { "src/led_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/led_display.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703131815733 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR led_display:led_inst\|sel_r\[2\] " "Ports ENA and CLR on the latch are fed by the same signal led_display:led_inst\|sel_r\[2\]" {  } { { "src/led_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/led_display.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703131815733 ""}  } { { "src/led_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/led_display.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703131815733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led_display:led_inst\|seg_led_r\[5\] " "Latch led_display:led_inst\|seg_led_r\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA led_display:led_inst\|sel_r\[2\] " "Ports D and ENA on the latch are fed by the same signal led_display:led_inst\|sel_r\[2\]" {  } { { "src/led_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/led_display.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703131815733 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR led_display:led_inst\|sel_r\[2\] " "Ports ENA and CLR on the latch are fed by the same signal led_display:led_inst\|sel_r\[2\]" {  } { { "src/led_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/led_display.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703131815733 ""}  } { { "src/led_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/led_display.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703131815733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led_display:led_inst\|seg_led_r\[6\] " "Latch led_display:led_inst\|seg_led_r\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA led_display:led_inst\|sel_r\[2\] " "Ports D and ENA on the latch are fed by the same signal led_display:led_inst\|sel_r\[2\]" {  } { { "src/led_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/led_display.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703131815733 ""}  } { { "src/led_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/led_display.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703131815733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led_display:led_inst\|seg_led_r\[7\] " "Latch led_display:led_inst\|seg_led_r\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA led_display:led_inst\|sel_r\[2\] " "Ports D and ENA on the latch are fed by the same signal led_display:led_inst\|sel_r\[2\]" {  } { { "src/led_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/led_display.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703131815733 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR led_display:led_inst\|sel_r\[2\] " "Ports ENA and CLR on the latch are fed by the same signal led_display:led_inst\|sel_r\[2\]" {  } { { "src/led_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/led_display.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703131815733 ""}  } { { "src/led_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/led_display.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703131815733 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg_sel\[3\] VCC " "Pin \"seg_sel\[3\]\" is stuck at VCC" {  } { { "src/Vision_Test.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/Vision_Test.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703131816011 "|Vision_Test|seg_sel[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_sel\[4\] VCC " "Pin \"seg_sel\[4\]\" is stuck at VCC" {  } { { "src/Vision_Test.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/Vision_Test.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703131816011 "|Vision_Test|seg_sel[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_sel\[5\] VCC " "Pin \"seg_sel\[5\]\" is stuck at VCC" {  } { { "src/Vision_Test.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/Vision_Test.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703131816011 "|Vision_Test|seg_sel[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_sel\[6\] VCC " "Pin \"seg_sel\[6\]\" is stuck at VCC" {  } { { "src/Vision_Test.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/Vision_Test.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703131816011 "|Vision_Test|seg_sel[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_sel\[7\] VCC " "Pin \"seg_sel\[7\]\" is stuck at VCC" {  } { { "src/Vision_Test.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/Vision_Test.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703131816011 "|Vision_Test|seg_sel[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1703131816011 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "src/led_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/led_display.v" 30 -1 0 } } { "src/state_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/state_display.v" 17 -1 0 } } { "src/state_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/state_display.v" 157 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1703131816016 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "817 " "Implemented 817 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1703131816179 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1703131816179 ""} { "Info" "ICUT_CUT_TM_LCELLS" "777 " "Implemented 777 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1703131816179 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1703131816179 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ShuDianShiYan/Vision_Test/output_files/Vision_Test.map.smsg " "Generated suppressed messages file D:/ShuDianShiYan/Vision_Test/output_files/Vision_Test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703131816209 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 55 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4743 " "Peak virtual memory: 4743 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703131816221 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 21 12:10:16 2023 " "Processing ended: Thu Dec 21 12:10:16 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703131816221 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703131816221 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703131816221 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1703131816221 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1703131817255 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703131817255 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 21 12:10:17 2023 " "Processing started: Thu Dec 21 12:10:17 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703131817255 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1703131817255 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Vision_Test -c Vision_Test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Vision_Test -c Vision_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1703131817255 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1703131817331 ""}
{ "Info" "0" "" "Project  = Vision_Test" {  } {  } 0 0 "Project  = Vision_Test" 0 0 "Fitter" 0 0 1703131817332 ""}
{ "Info" "0" "" "Revision = Vision_Test" {  } {  } 0 0 "Revision = Vision_Test" 0 0 "Fitter" 0 0 1703131817332 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1703131817368 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1703131817368 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Vision_Test EPM1270T144C5 " "Selected device EPM1270T144C5 for design \"Vision_Test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1703131817370 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1703131817399 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1703131817399 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1703131817424 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1703131817426 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144C5 " "Device EPM570T144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1703131817461 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144I5 " "Device EPM570T144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1703131817461 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144A5 " "Device EPM570T144A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1703131817461 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144I5 " "Device EPM1270T144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1703131817461 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144A5 " "Device EPM1270T144A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1703131817461 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1703131817461 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 40 " "No exact pin location assignment(s) for 1 pins of 40 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1703131817477 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "24 " "The Timing Analyzer is analyzing 24 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1703131817500 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Vision_Test.sdc " "Synopsys Design Constraints File file not found: 'Vision_Test.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1703131817500 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1703131817500 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1703131817506 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1703131817506 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1703131817506 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1703131817506 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 led_display:led_inst\|display_divider:u10\|clk_p " "   1.000 led_display:led_inst\|display_divider:u10\|clk_p" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1703131817506 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 led_display:led_inst\|sel_r\[0\] " "   1.000 led_display:led_inst\|sel_r\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1703131817506 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 state_display:display\|DianZhen_Data\[10\] " "   1.000 state_display:display\|DianZhen_Data\[10\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1703131817506 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 state_display:display\|display_divider:d10\|clk_p " "   1.000 state_display:display\|display_divider:d10\|clk_p" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1703131817506 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000      sys_clk " "   1.000      sys_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1703131817506 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1703131817506 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1703131817512 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1703131817512 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1703131817517 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "sys_clk Global clock in PIN 18 " "Automatically promoted signal \"sys_clk\" to use Global clock in PIN 18" {  } { { "src/Vision_Test.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/Vision_Test.v" 2 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1703131817528 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "state_display:display\|Dianzhen_scan:d0\|Mux15~13 Global clock " "Automatically promoted signal \"state_display:display\|Dianzhen_scan:d0\|Mux15~13\" to use Global clock" {  } { { "src/Dianzhen_scan.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/Dianzhen_scan.v" 29 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1703131817528 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "led_display:led_inst\|seg_led_r\[7\]~5 Global clock " "Automatically promoted signal \"led_display:led_inst\|seg_led_r\[7\]~5\" to use Global clock" {  } { { "src/led_display.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/led_display.v" 52 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1703131817528 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "led_display:led_inst\|display_divider:u10\|clk_p Global clock " "Automatically promoted signal \"led_display:led_inst\|display_divider:u10\|clk_p\" to use Global clock" {  } { { "src/display_divider.v" "" { Text "D:/ShuDianShiYan/Vision_Test/src/display_divider.v" 29 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1703131817528 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1703131817528 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1703131817531 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1703131817552 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1703131817589 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1703131817590 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1703131817590 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1703131817590 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1703131817592 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1703131817592 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1703131817592 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 20 6 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 20 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1703131817592 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 4 26 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1703131817592 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 30 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1703131817592 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 15 15 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 15 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1703131817592 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1703131817592 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1703131817592 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703131817602 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1703131817604 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1703131817677 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703131817839 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1703131817842 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1703131819088 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703131819088 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1703131819128 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "17 " "Router estimated average interconnect usage is 17% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "25 X0_Y0 X8_Y11 " "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11" {  } { { "loc" "" { Generic "D:/ShuDianShiYan/Vision_Test/" { { 1 { 0 "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11"} { { 12 { 0 ""} 0 0 9 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1703131819330 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1703131819330 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1703131820024 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1703131820024 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703131820024 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.38 " "Total time spent on timing analysis during the Fitter is 0.38 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1703131820034 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703131820040 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1703131820063 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ShuDianShiYan/Vision_Test/output_files/Vision_Test.fit.smsg " "Generated suppressed messages file D:/ShuDianShiYan/Vision_Test/output_files/Vision_Test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1703131820086 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6076 " "Peak virtual memory: 6076 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703131820109 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 21 12:10:20 2023 " "Processing ended: Thu Dec 21 12:10:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703131820109 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703131820109 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703131820109 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1703131820109 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1703131820985 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703131820985 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 21 12:10:20 2023 " "Processing started: Thu Dec 21 12:10:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703131820985 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1703131820985 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Vision_Test -c Vision_Test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Vision_Test -c Vision_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1703131820986 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1703131821184 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1703131821210 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1703131821213 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4690 " "Peak virtual memory: 4690 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703131821284 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 21 12:10:21 2023 " "Processing ended: Thu Dec 21 12:10:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703131821284 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703131821284 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703131821284 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1703131821284 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1703131821896 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1703131822347 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703131822347 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 21 12:10:22 2023 " "Processing started: Thu Dec 21 12:10:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703131822347 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1703131822347 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Vision_Test -c Vision_Test " "Command: quartus_sta Vision_Test -c Vision_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1703131822347 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1703131822429 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1703131822485 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1703131822485 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703131822516 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703131822516 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1703131822554 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1703131822843 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "24 " "The Timing Analyzer is analyzing 24 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1703131822868 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Vision_Test.sdc " "Synopsys Design Constraints File file not found: 'Vision_Test.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1703131822882 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1703131822882 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name state_display:display\|display_divider:d10\|clk_p state_display:display\|display_divider:d10\|clk_p " "create_clock -period 1.000 -name state_display:display\|display_divider:d10\|clk_p state_display:display\|display_divider:d10\|clk_p" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1703131822883 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name state_display:display\|DianZhen_Data\[10\] state_display:display\|DianZhen_Data\[10\] " "create_clock -period 1.000 -name state_display:display\|DianZhen_Data\[10\] state_display:display\|DianZhen_Data\[10\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1703131822883 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name led_display:led_inst\|sel_r\[0\] led_display:led_inst\|sel_r\[0\] " "create_clock -period 1.000 -name led_display:led_inst\|sel_r\[0\] led_display:led_inst\|sel_r\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1703131822883 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name led_display:led_inst\|display_divider:u10\|clk_p led_display:led_inst\|display_divider:u10\|clk_p " "create_clock -period 1.000 -name led_display:led_inst\|display_divider:u10\|clk_p led_display:led_inst\|display_divider:u10\|clk_p" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1703131822883 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sys_clk sys_clk " "create_clock -period 1.000 -name sys_clk sys_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1703131822883 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1703131822883 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1703131822887 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1703131822894 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1703131822896 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.597 " "Worst-case setup slack is -12.597" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703131822897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703131822897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.597             -83.952 led_display:led_inst\|sel_r\[0\]  " "  -12.597             -83.952 led_display:led_inst\|sel_r\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703131822897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.826           -1960.564 sys_clk  " "  -11.826           -1960.564 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703131822897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.686             -13.407 state_display:display\|DianZhen_Data\[10\]  " "   -2.686             -13.407 state_display:display\|DianZhen_Data\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703131822897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.023              -3.343 led_display:led_inst\|display_divider:u10\|clk_p  " "   -2.023              -3.343 led_display:led_inst\|display_divider:u10\|clk_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703131822897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.859              -4.988 state_display:display\|display_divider:d10\|clk_p  " "   -1.859              -4.988 state_display:display\|display_divider:d10\|clk_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703131822897 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703131822897 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -12.355 " "Worst-case hold slack is -12.355" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703131822899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703131822899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.355            -164.588 state_display:display\|DianZhen_Data\[10\]  " "  -12.355            -164.588 state_display:display\|DianZhen_Data\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703131822899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.621             -29.045 led_display:led_inst\|sel_r\[0\]  " "   -4.621             -29.045 led_display:led_inst\|sel_r\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703131822899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.757              -4.320 led_display:led_inst\|display_divider:u10\|clk_p  " "   -2.757              -4.320 led_display:led_inst\|display_divider:u10\|clk_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703131822899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.078               0.000 state_display:display\|display_divider:d10\|clk_p  " "    1.078               0.000 state_display:display\|display_divider:d10\|clk_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703131822899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.402               0.000 sys_clk  " "    1.402               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703131822899 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703131822899 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.261 " "Worst-case recovery slack is -3.261" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703131822901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703131822901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.261             -15.589 led_display:led_inst\|sel_r\[0\]  " "   -3.261             -15.589 led_display:led_inst\|sel_r\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703131822901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.225              -9.675 state_display:display\|display_divider:d10\|clk_p  " "   -3.225              -9.675 state_display:display\|display_divider:d10\|clk_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703131822901 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703131822901 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -3.881 " "Worst-case removal slack is -3.881" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703131822902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703131822902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.881             -26.415 led_display:led_inst\|sel_r\[0\]  " "   -3.881             -26.415 led_display:led_inst\|sel_r\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703131822902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.125               0.000 state_display:display\|display_divider:d10\|clk_p  " "    3.125               0.000 state_display:display\|display_divider:d10\|clk_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703131822902 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703131822902 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703131822903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703131822903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 sys_clk  " "   -2.289              -2.289 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703131822903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.764             -59.188 state_display:display\|DianZhen_Data\[10\]  " "   -0.764             -59.188 state_display:display\|DianZhen_Data\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703131822903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 led_display:led_inst\|display_divider:u10\|clk_p  " "    0.234               0.000 led_display:led_inst\|display_divider:u10\|clk_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703131822903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 state_display:display\|display_divider:d10\|clk_p  " "    0.234               0.000 state_display:display\|display_divider:d10\|clk_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703131822903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 led_display:led_inst\|sel_r\[0\]  " "    0.500               0.000 led_display:led_inst\|sel_r\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703131822903 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703131822903 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1703131822947 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1703131822954 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1703131822954 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4691 " "Peak virtual memory: 4691 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703131822977 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 21 12:10:22 2023 " "Processing ended: Thu Dec 21 12:10:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703131822977 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703131822977 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703131822977 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1703131822977 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1703131823828 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703131823829 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 21 12:10:23 2023 " "Processing started: Thu Dec 21 12:10:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703131823829 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1703131823829 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Vision_Test -c Vision_Test " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Vision_Test -c Vision_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1703131823829 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1703131824085 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Vision_Test.vo D:/ShuDianShiYan/Vision_Test/simulation/modelsim/ simulation " "Generated file Vision_Test.vo in folder \"D:/ShuDianShiYan/Vision_Test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1703131824168 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4634 " "Peak virtual memory: 4634 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703131824182 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 21 12:10:24 2023 " "Processing ended: Thu Dec 21 12:10:24 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703131824182 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703131824182 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703131824182 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1703131824182 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 67 s " "Quartus Prime Full Compilation was successful. 0 errors, 67 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1703131824754 ""}
