#! c:/iverilog-x86/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0271a0d8 .scope module, "transmitting_testbench" "transmitting_testbench" 2 5;
 .timescale 0 0;
v027532b8_0 .net "charSent", 0 0, L_0271d1d0;  1 drivers
v02753310_0 .net "clk", 0 0, v02707f50_0;  1 drivers
v02753368_0 .net "data_in", 9 0, v02708268_0;  1 drivers
v02753aa0_0 .net "data_out", 0 0, L_0271d800;  1 drivers
v02753af8_0 .net "load_n", 0 0, v02708210_0;  1 drivers
v02753578_0 .net "reset", 0 0, v02708478_0;  1 drivers
v02753418_0 .net "t_enable", 0 0, v02707fa8_0;  1 drivers
S_0271a1a8 .scope module, "test1" "Tester" 2 15, 2 30 0, S_0271a0d8;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk"
    .port_info 1 /OUTPUT 1 "reset"
    .port_info 2 /OUTPUT 1 "t_enable"
    .port_info 3 /OUTPUT 10 "data_in"
    .port_info 4 /INPUT 1 "data_out"
    .port_info 5 /INPUT 1 "charSent"
    .port_info 6 /OUTPUT 1 "load_n"
P_02709a40 .param/l "stimDelay" 0 2 36, +C4<00000000000000000000000000001010>;
v027081b8_0 .net "charSent", 0 0, L_0271d1d0;  alias, 1 drivers
v02707f50_0 .var "clk", 0 0;
v02708268_0 .var "data_in", 9 0;
v02707ef8_0 .net "data_out", 0 0, L_0271d800;  alias, 1 drivers
v02708210_0 .var "load_n", 0 0;
v02708478_0 .var "reset", 0 0;
v02707fa8_0 .var "t_enable", 0 0;
S_02717030 .scope module, "transmitting_test" "transmitting" 2 12, 3 8 0, S_0271a0d8;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "t_enable"
    .port_info 3 /INPUT 10 "data_in"
    .port_info 4 /OUTPUT 1 "data_out"
    .port_info 5 /OUTPUT 1 "charSent"
    .port_info 6 /INPUT 1 "load_n"
L_0271d1d0 .functor BUFZ 1, v027080b0_0, C4<0>, C4<0>, C4<0>;
L_0271d800 .functor BUFZ 1, v02708370_0, C4<0>, C4<0>, C4<0>;
v02753100_0 .net "Qout", 9 0, L_0271d260;  1 drivers
v02753628_0 .net "SRclk", 0 0, v02708058_0;  1 drivers
v02753838_0 .net "bitID", 3 0, v02707df0_0;  1 drivers
v02753680_0 .net "bitSample", 3 0, v02707ea0_0;  1 drivers
v02753890_0 .net "buffer_in", 0 0, v02708370_0;  1 drivers
v027530a8_0 .net "buffer_out", 0 0, L_0271d0f8;  1 drivers
v02753158_0 .net "charSent", 0 0, L_0271d1d0;  alias, 1 drivers
v02753208_0 .net "characterSent", 0 0, v027080b0_0;  1 drivers
v027539f0_0 .net "clk", 0 0, v02707f50_0;  alias, 1 drivers
v02753520_0 .net "data_in", 9 0, v02708268_0;  alias, 1 drivers
v02753260_0 .net "data_out", 0 0, L_0271d800;  alias, 1 drivers
v02753940_0 .net "enable", 0 0, v02753050_0;  1 drivers
v027533c0_0 .net "load_n", 0 0, v02708210_0;  alias, 1 drivers
v02753998_0 .net "reset", 0 0, v02708478_0;  alias, 1 drivers
v02753a48_0 .net "t_enable", 0 0, v02707fa8_0;  alias, 1 drivers
S_0114c300 .scope module, "PISOshift_register" "PISO" 3 21, 4 13 0, S_02717030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 10 "data_in"
    .port_info 3 /INPUT 1 "load_n"
    .port_info 4 /OUTPUT 1 "data_out"
    .port_info 5 /OUTPUT 10 "Qout"
L_0271d260 .functor BUFZ 10, v027082c0_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v027082c0_0 .var "Q_out", 9 0;
v02708318_0 .net "Qout", 9 0, L_0271d260;  alias, 1 drivers
v02708370_0 .var "bitStream", 0 0;
v02708420_0 .net "clk", 0 0, v02708058_0;  alias, 1 drivers
v027084d0_0 .net "data_in", 9 0, v02708268_0;  alias, 1 drivers
v02708000_0 .net "data_out", 0 0, v02708370_0;  alias, 1 drivers
v02707e48_0 .net "load_n", 0 0, v02708210_0;  alias, 1 drivers
v02707d98_0 .net "reset", 0 0, v02708478_0;  alias, 1 drivers
E_027096a8 .event posedge, v02708478_0, v02708210_0, v02708420_0;
S_0114c3d0 .scope module, "cBitCountTransmit" "TcharacterBitCount" 3 23, 5 2 0, S_02717030;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "charReceived"
    .port_info 1 /OUTPUT 1 "SRclk"
    .port_info 2 /OUTPUT 4 "BIC"
    .port_info 3 /OUTPUT 4 "BSC"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /INPUT 1 "reset"
    .port_info 6 /INPUT 1 "enable"
    .port_info 7 /INPUT 1 "load_n"
v02707df0_0 .var "BIC", 3 0;
v02707ea0_0 .var "BSC", 3 0;
v02708058_0 .var "SRclk", 0 0;
v027080b0_0 .var "charReceived", 0 0;
v02753e68_0 .net "clk", 0 0, v02707f50_0;  alias, 1 drivers
v02753d08_0 .var "combinedCounter", 7 0;
v02753f70_0 .net "enable", 0 0, v02753050_0;  alias, 1 drivers
v02753cb0_0 .net "load_n", 0 0, v02708210_0;  alias, 1 drivers
v02753e10_0 .net "reset", 0 0, v02708478_0;  alias, 1 drivers
E_02709950 .event posedge, v02707f50_0;
S_01143800 .scope module, "output_buffer" "Tserial_buffer" 3 20, 6 3 0, S_02717030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "data_in"
    .port_info 3 /OUTPUT 1 "data_out"
L_0271d0f8 .functor BUFZ 1, v02753ec0_0, C4<0>, C4<0>, C4<0>;
v02753ec0_0 .var "Q", 0 0;
v02753db8_0 .net "clk", 0 0, v02707f50_0;  alias, 1 drivers
v02753c00_0 .net "data_in", 0 0, v02708370_0;  alias, 1 drivers
v02753f18_0 .net "data_out", 0 0, L_0271d0f8;  alias, 1 drivers
v02753c58_0 .net "reset", 0 0, v02708478_0;  alias, 1 drivers
E_027099a0 .event posedge, v02708478_0, v02707f50_0;
S_011438d0 .scope module, "transmit_enable" "TstartBit" 3 22, 7 3 0, S_02717030;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "enable"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /INPUT 1 "bitStream"
    .port_info 4 /INPUT 4 "BIC"
    .port_info 5 /INPUT 4 "BSC"
P_0271d020 .param/l "DISABLE" 0 7 10, C4<0>;
P_0271d040 .param/l "ENABLE" 0 7 10, C4<1>;
v02753fc8_0 .net "BIC", 3 0, v02707df0_0;  alias, 1 drivers
v02753d60_0 .net "BSC", 3 0, v02707ea0_0;  alias, 1 drivers
v02753b50_0 .net "bitStream", 0 0, v02707fa8_0;  alias, 1 drivers
v02753ba8_0 .net "clk", 0 0, v02707f50_0;  alias, 1 drivers
v02753050_0 .var "enable", 0 0;
v027531b0_0 .var "ns", 0 0;
v027538e8_0 .net "reset", 0 0, v02708478_0;  alias, 1 drivers
E_02709a90 .event edge, v02753f70_0, v02707df0_0, v02707fa8_0, v02707ea0_0;
    .scope S_01143800;
T_0 ;
    %wait E_027099a0;
    %load/vec4 v02753c58_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v02753ec0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v02753c00_0;
    %assign/vec4 v02753ec0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0114c300;
T_1 ;
    %pushi/vec4 1023, 0, 10;
    %store/vec4 v027082c0_0, 0, 10;
    %end;
    .thread T_1;
    .scope S_0114c300;
T_2 ;
    %wait E_027096a8;
    %load/vec4 v02707d98_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1023, 0, 10;
    %assign/vec4 v027082c0_0, 0;
T_2.0 ;
    %load/vec4 v02707e48_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v027084d0_0;
    %assign/vec4 v027082c0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v027082c0_0;
    %parti/s 1, 9, 5;
    %store/vec4 v02708370_0, 0, 1;
    %load/vec4 v027082c0_0;
    %parti/s 1, 8, 5;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v027082c0_0, 4, 5;
    %load/vec4 v027082c0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v027082c0_0, 4, 5;
    %load/vec4 v027082c0_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v027082c0_0, 4, 5;
    %load/vec4 v027082c0_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v027082c0_0, 4, 5;
    %load/vec4 v027082c0_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v027082c0_0, 4, 5;
    %load/vec4 v027082c0_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v027082c0_0, 4, 5;
    %load/vec4 v027082c0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v027082c0_0, 4, 5;
    %load/vec4 v027082c0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v027082c0_0, 4, 5;
    %load/vec4 v027082c0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v027082c0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v027082c0_0, 4, 5;
T_2.3 ;
    %jmp T_2;
    .thread T_2;
    .scope S_011438d0;
T_3 ;
    %wait E_02709a90;
    %load/vec4 v02753050_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %jmp T_3.2;
T_3.0 ;
    %load/vec4 v02753fc8_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v02753b50_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.3, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v027531b0_0, 0, 1;
    %jmp T_3.4;
T_3.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v027531b0_0, 0, 1;
T_3.4 ;
    %jmp T_3.2;
T_3.1 ;
    %load/vec4 v02753fc8_0;
    %pushi/vec4 10, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v02753d60_0;
    %pushi/vec4 8, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.5, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v027531b0_0, 0, 1;
    %jmp T_3.6;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v027531b0_0, 0, 1;
T_3.6 ;
    %jmp T_3.2;
T_3.2 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_011438d0;
T_4 ;
    %wait E_02709950;
    %load/vec4 v027538e8_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v02753050_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v027531b0_0;
    %assign/vec4 v02753050_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0114c3d0;
T_5 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v02707df0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v02707ea0_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v02753d08_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v027080b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v02708058_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0114c3d0;
T_6 ;
    %wait E_02709950;
    %load/vec4 v02753d08_0;
    %parti/s 4, 4, 4;
    %store/vec4 v02707df0_0, 0, 4;
    %load/vec4 v02753d08_0;
    %parti/s 4, 0, 2;
    %store/vec4 v02707ea0_0, 0, 4;
    %load/vec4 v02753e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v027080b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v02708058_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v02753d08_0, 0, 8;
T_6.0 ;
    %load/vec4 v02753cb0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v02753f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v027080b0_0, 0, 1;
    %load/vec4 v02753d08_0;
    %parti/s 4, 0, 2;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_6.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v02708058_0, 0, 1;
    %jmp T_6.7;
T_6.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v02708058_0, 0, 1;
T_6.7 ;
    %load/vec4 v02753d08_0;
    %parti/s 4, 4, 4;
    %pushi/vec4 10, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v02753d08_0;
    %parti/s 4, 0, 2;
    %pushi/vec4 8, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v027080b0_0, 0, 1;
T_6.8 ;
    %load/vec4 v02753d08_0;
    %addi 1, 0, 8;
    %store/vec4 v02753d08_0, 0, 8;
T_6.4 ;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v02708058_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v027080b0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v02753d08_0, 0, 8;
T_6.3 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0271a1a8;
T_7 ;
    %vpi_call 2 39 "$display", "clk reset t_enable \011 data_in load_n \011 data_out \011 charSent Time" {0 0 0};
    %vpi_call 2 40 "$monitor", "\011 %b \011 %b \011 %b \011 %b \011 %b \011 %b \011 %b", v02707f50_0, v02708478_0, v02707fa8_0, v02708268_0, v02708210_0, v02707ef8_0, v027081b8_0, $time {0 0 0};
    %end;
    .thread T_7;
    .scope S_0271a1a8;
T_8 ;
    %delay 10, 0;
    %load/vec4 v02707f50_0;
    %inv;
    %store/vec4 v02707f50_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0271a1a8;
T_9 ;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v02707f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v02708478_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v02708210_0, 0, 1;
    %pushi/vec4 1023, 0, 10;
    %store/vec4 v02708268_0, 0, 10;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v02708478_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v02708478_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v02707fa8_0, 0, 1;
    %delay 320, 0;
    %delay 320, 0;
    %delay 320, 0;
    %delay 320, 0;
    %delay 320, 0;
    %delay 320, 0;
    %delay 320, 0;
    %delay 320, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v02708210_0, 0, 1;
    %delay 320, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v02708210_0, 0, 1;
    %delay 320, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v02708210_0, 0, 1;
    %delay 320, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v02708210_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v02708210_0, 0, 1;
    %delay 320, 0;
    %delay 320, 0;
    %delay 320, 0;
    %delay 320, 0;
    %delay 320, 0;
    %delay 320, 0;
    %delay 320, 0;
    %delay 320, 0;
    %delay 320, 0;
    %delay 320, 0;
    %pushi/vec4 357, 0, 10;
    %store/vec4 v02708268_0, 0, 10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v02707fa8_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v02708210_0, 0, 1;
    %delay 320, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v02708210_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v02707fa8_0, 0, 1;
    %delay 320, 0;
    %delay 320, 0;
    %delay 320, 0;
    %delay 320, 0;
    %delay 320, 0;
    %delay 320, 0;
    %delay 320, 0;
    %delay 320, 0;
    %delay 320, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v02707fa8_0, 0, 1;
    %delay 320, 0;
    %delay 320, 0;
    %delay 320, 0;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v02708210_0, 0, 1;
    %delay 320, 0;
    %pushi/vec4 299, 0, 10;
    %store/vec4 v02708268_0, 0, 10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v02707fa8_0, 0, 1;
    %delay 320, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v02708210_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v02707fa8_0, 0, 1;
    %delay 320, 0;
    %delay 320, 0;
    %delay 320, 0;
    %delay 320, 0;
    %delay 320, 0;
    %delay 320, 0;
    %delay 320, 0;
    %delay 320, 0;
    %delay 320, 0;
    %delay 320, 0;
    %delay 320, 0;
    %delay 320, 0;
    %vpi_call 2 103 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_0271a0d8;
T_10 ;
    %vpi_call 2 21 "$dumpfile", "vvp/transmitting.vcd" {0 0 0};
    %vpi_call 2 25 "$dumpvars", 32'sb00000000000000000000000000000001, S_02717030 {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "transmitting_testbench.v";
    "./transmitting.v";
    "./PISO.v";
    "./TcharacterBitCount.v";
    "./Tserial_buffer.v";
    "./TstartBit.v";
