[hls]

clock=2.5
flow_target=vivado
syn.file=combine_split_test.cpp
syn.file_cflags=combine_split_test.cpp,-I${XF_PROJ_ROOT}/L1/include/hw
syn.top=xf_database_split_col
tb.file=combine_split_test.cpp
tb.file_cflags=combine_split_test.cpp,-I${XF_PROJ_ROOT}/L1/include/hw





vivado.flow=${VIVADO_FLOW}
vivado.rtl=verilog


