<!DOCTYPE html>
<html>
  <meta http-equiv="content-type" content="text/html; charset=UTF-8"/>
  <head>
<!-- INTEL CONFIDENTIAL
 -->
<!-- 
 -->
<!-- Copyright 2024 Intel Corporation All Rights Reserved.
 -->
<!-- 
 -->
<!-- The source code contained or described herein and all documents related
 -->
<!-- to the source code ("Material") are owned by Intel Corporation or its
 -->
<!-- suppliers or licensors. Title to the Material remains with Intel
 -->
<!-- Corporation or its suppliers and licensors. The Material contains trade
 -->
<!-- secrets and proprietary and confidential information of Intel or its
 -->
<!-- suppliers and licensors. The Material is protected by worldwide copyright
 -->
<!-- and trade secret laws and treaty provisions. No part of the Material may
 -->
<!-- be used, copied, reproduced, modified, published, uploaded, posted,
 -->
<!-- transmitted, distributed, or disclosed in any way without Intel's prior
 -->
<!-- express written permission.
 -->
<!-- 
 -->
<!-- No license under any patent, copyright, trade secret or other intellectual
 -->
<!-- property right is granted to or conferred upon you by disclosure or
 -->
<!-- delivery of the Materials, either expressly, by implication, inducement,
 -->
<!-- estoppel or otherwise. Any license under such intellectual property rights
 -->
<!-- must be express and approved by Intel in writing. -->
<!--  -->
    <title>Registers in AddressMap abc_soc_top/dlnk/jesdabc2/pipe_phy_1x4lane_map/pipe_phy_PCS/PCS_SERDES_LANE1/PCS_SERDES_LANE_regs</title>

    <!-- Default style sheet -->
    <style type="text/css">
      body        { font-family:Verdana,Helvetica,sans-serif; }
      th          { background:#E0C0C0; }
      td          { padding:0px 8px; border-width:1px; border-style:solid; border-color:black; }
      td.unboxed  { border-style:none; }
      ul          { list-style-type:disc; }
      code        { white-space:pre;font-family:monospace;display:block;font-size:1.3em; }
      code.tree   { display:inline;font-size:medium; }
      .namsp       { font-weight:bold; }
      .namprim     { font-style:italic; }
      .signature   { white-space:pre;font-family:monospace;display:left;font-size:1.1em; }
      .msgerror   { color:#FF0000; }
      .msgwarng   { color:#CC8800; }
      .boxed      { border-width:1px; border-style:solid; }
      .unboxed    { border-width:1px; }
      .tblcoll    { border-collapse:collapse; }
      .regname    { font-size:larger; font-weight:bold; }
      .regunalloc { background:#EEEEEE; }
      .sdescmap   { font-style:italic; }
      .sdescdet   { font-style:italic; font-weight:bold; }
      .ldescdet   { font-size:smaller; }
      .addr       { font-family:monospace; font-size:larger; }
      .agent      { font-size:smaller; }
      .fldview    { font-size:larger; }
      .flddesc    { background:#FFF0B0; }
      .tabrh      { background:#E0C0C0; }
      .tabry      { background:#FFF2CC; }
      .tabryd     { background:#EFD2AC; }
      .tabrb      { background:#DEEAFA; }
      .tabrbd     { background:#BECAEA; }
      .tabrt      { background:#ADD9FF; }
      .tabrtd     { background:#8DB9EF; }
      .tabrg      { background:#C6F8CC; }
      .tabrgl     { background:#D6FFDC; }
      .tabrv      { background:#E0E4FE; }
      .tabrs      { background:#DDDDDD; }
      .fldpos     { background:#E0E0E0; text-align:center; font-weight:bold; }
      .fldnorm    { background:#C0C0F0; text-align:center; font-weight:bold; }
      .fldrsvd    { background:#C080F0; text-align:center; font-weight:bold; }
      .fldgap     { text-align:center; font-weight:bold; }
      .fldrst     { background:#FFFFE0; text-align:center; }
      .fldrstuaf  { color:#DC143C; }
      .accga      { text-align:center; }
      .accno      { background:#E0E0F8; text-align:center; }
      .accro      { background:#F8E0E0; text-align:center; }
      .accwo      { background:#E0F8E0; text-align:center; }
      .accrw      { background:#F8F8E0; text-align:center; }
    </style>
  </head>
  <body>
    <hr/>
    <h1 id="TOPOFDOC">Registers in AddressMap abc_soc_top/dlnk/jesdabc2/pipe_phy_1x4lane_map/pipe_phy_PCS/PCS_SERDES_LANE1/PCS_SERDES_LANE_regs</h1>
    <h2><a href="abc_soc_regs.html">Back to main file</a></h2>
    <p><i>
INTEL CONFIDENTIAL
<br/>

<br/>
Copyright 2024 Intel Corporation All Rights Reserved.
<br/>

<br/>
The source code contained or described herein and all documents related
<br/>
to the source code ("Material") are owned by Intel Corporation or its
<br/>
suppliers or licensors. Title to the Material remains with Intel
<br/>
Corporation or its suppliers and licensors. The Material contains trade
<br/>
secrets and proprietary and confidential information of Intel or its
<br/>
suppliers and licensors. The Material is protected by worldwide copyright
<br/>
and trade secret laws and treaty provisions. No part of the Material may
<br/>
be used, copied, reproduced, modified, published, uploaded, posted,
<br/>
transmitted, distributed, or disclosed in any way without Intel's prior
<br/>
express written permission.
<br/>

<br/>
No license under any patent, copyright, trade secret or other intellectual
<br/>
property right is granted to or conferred upon you by disclosure or
<br/>
delivery of the Materials, either expressly, by implication, inducement,
<br/>
estoppel or otherwise. Any license under such intellectual property rights
<br/>
must be express and approved by Intel in writing.<br/>
<br/>
<br/>
This file was automatically generated by OneSource.
<br/>
Do not edit this file manually!<br/>
<br/>
<br/>
</i></p>

    <h3 class="sdescdet"></h3>
    <p class="ldescdet"></p>
    <hr/>
    <h2 id="G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">AddressMap abc_soc_top/dlnk/jesdabc2/pipe_phy_1x4lane_map/pipe_phy_PCS/PCS_SERDES_LANE1/PCS_SERDES_LANE_regs</h2>

    <!-- Registers for AddressMap abc_soc_top/dlnk/jesdabc2/pipe_phy_1x4lane_map/pipe_phy_PCS/PCS_SERDES_LANE1/PCS_SERDES_LANE_regs -->
      <p>AddressUnit: 8</p>
      <p><b>Accessible over:</b><br/>
        &emsp;<b><a href="abc_soc_regs.html#G_GR_NOC_rcs__axi_eaacf73c">Group NOC.rcs__axi</a></b> Mem with fixed address<br/>
      </p>
    <table>
      <tr>
        <th>Address</th>
        <th>EndAddress</th>
        <th>Name</th>
        <th>Description</th>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000000</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CCEC67D3593A3056">pcs_lane_cfg</a>  </b></td>
        <td class="unboxed sdescmap">PCS Lane configuration</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000004</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E82CC2A85DD86953">pcs_phystatus_cfg</a>  </b></td>
        <td class="unboxed sdescmap">PCS Phy status configuration</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000008</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_18075001129D759F">pcs_tx_cfg</a>  </b></td>
        <td class="unboxed sdescmap">PCS Tx configuration</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000000c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5F3A134378A8A748">pcs_rx_cfg</a>  </b></td>
        <td class="unboxed sdescmap">PCS Rx configuration</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000010</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_543272D7E1F71812">pcs_mbus_cfg</a>  </b></td>
        <td class="unboxed sdescmap">PCS Message Bus configuration</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000014</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_87538C11FB288795">pcs_mbus_status</a>  </b></td>
        <td class="unboxed sdescmap">PCS Message Bus status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000018</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A100B4DA0A8C6D00">pcsif2pma_pcie_tx_rate_cfg_0</a>  </b></td>
        <td class="unboxed sdescmap">PCS Tx PCIE Rate configuration</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000001c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7122288EDF6C7DB0">pcsif2pma_pcie_tx_rate_cfg_1</a>  </b></td>
        <td class="unboxed sdescmap">PCS Tx PCIE Rate configuration</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000020</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_165B990ADE773A9E">pcsif2pma_usb_tx_rate_cfg</a>  </b></td>
        <td class="unboxed sdescmap">PCS Tx USB Rate configuration</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000024</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E2E917ED54A802DF">pcsif2pma_upi_tx_rate_cfg</a>  </b></td>
        <td class="unboxed sdescmap">PCS Tx UPI Rate configuration</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000028</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7B7B793049F63D05">pcsif2pma_pcie_rx_rate_cfg_0</a>  </b></td>
        <td class="unboxed sdescmap">PCS Rx PCIE Rate configuration</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000002c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CBC7ED2E312A2F55">pcsif2pma_pcie_rx_rate_cfg_1</a>  </b></td>
        <td class="unboxed sdescmap">PCS Rx PCIE Rate configuration</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000030</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_38944A91938A0169">pcsif2pma_pcie_rx_rate_cfg_2</a>  </b></td>
        <td class="unboxed sdescmap">PCS Rx PCIE Rate configuration</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000034</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6EAEB756E000BB3F">pcsif2pma_pcie_rx_rate_cfg_3</a>  </b></td>
        <td class="unboxed sdescmap">PCS Rx PCIE Rate configuration</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000038</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B3727AF03D64FF55">pcsif2pma_pcie_rx_rate_cfg_4</a>  </b></td>
        <td class="unboxed sdescmap">PCS Rx PCIE Rate configuration</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000003c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5CF02B3D574717E5">pcsif2pma_pcie_rx_rate_cfg_5</a>  </b></td>
        <td class="unboxed sdescmap">PCS Rx PCIE Rate configuration</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000040</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D5F5FB3A2C5537FE">pcsif2pma_usb_rx_rate_cfg_0</a>  </b></td>
        <td class="unboxed sdescmap">PCS Rx USB Rate configuration</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000044</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_584A1C6179B04A3B">pcsif2pma_usb_rx_rate_cfg_1</a>  </b></td>
        <td class="unboxed sdescmap">PCS Rx USB Rate configuration</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000048</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_FFAD7BEFEE2DAAC3">pcsif2pma_upi_rx_rate_cfg_0</a>  </b></td>
        <td class="unboxed sdescmap">PCS Rx UPI Rate configuration</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000004c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D74ACA64E9DFF325">pcsif2pma_upi_rx_rate_cfg_1</a>  </b></td>
        <td class="unboxed sdescmap">PCS Rx UPI Rate configuration</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000050</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6B8BCAF94F36FDED">pcsif2pma_upi_rx_rate_cfg_2</a>  </b></td>
        <td class="unboxed sdescmap">PCS Rx UPI Rate configuration</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000054</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_98C4B81248DE5D5E">pcsif2pma_upi_rx_rate_cfg_3</a>  </b></td>
        <td class="unboxed sdescmap">PCS Rx UPI Rate configuration</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000058</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_188B3454248037E3">pcstxdrv_txffe_c0_gen1_cfg_0</a>  </b></td>
        <td class="unboxed sdescmap">PCS Tx Driver - Txffe Coefficient - C0 Gen 1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000005c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C7100C4D9B3105F1">pcstxdrv_txffe_c0_gen1_cfg_1</a>  </b></td>
        <td class="unboxed sdescmap">PCS Tx Driver - Txffe Coefficient - C0 Gen 1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000060</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4431D86073734B58">pcstxdrv_txffe_c0_gen1_cfg_2</a>  </b></td>
        <td class="unboxed sdescmap">PCS Tx Driver - Txffe Coefficient - C0 Gen 1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000064</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AFB36B057B23A2FB">pcstxdrv_txffe_c0_gen1_cfg_3</a>  </b></td>
        <td class="unboxed sdescmap">PCS Tx Driver - Txffe Coefficient - C0 Gen 1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000068</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C2FBFE7B69974C92">pcstxdrv_txffe_c0_gen1_cfg_4</a>  </b></td>
        <td class="unboxed sdescmap">PCS Tx Driver - Txffe Coefficient - C0 Gen 1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000006c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_51348C4A023FE8F3">pcstxdrv_txffe_c0_gen1_cfg_5</a>  </b></td>
        <td class="unboxed sdescmap">PCS Tx Driver - Txffe Coefficient - C0 Gen 1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000070</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D3FE3F4528955446">pcstxdrv_txffe_c0_gen1_cfg_6</a>  </b></td>
        <td class="unboxed sdescmap">PCS Tx Driver - Txffe Coefficient - C0 Gen 1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000074</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5E78FE113E729163">pcstxdrv_txffe_c0_gen1_cfg_7</a>  </b></td>
        <td class="unboxed sdescmap">PCS Tx Driver - Txffe Coefficient - C0 Gen 1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000078</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_627671FA687AA809">pcstxdrv_txffe_cp1_gen1_cfg_0</a>  </b></td>
        <td class="unboxed sdescmap">PCS Tx Driver - Txffe Coefficient - CP1 Gen 1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000007c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6E396F338857F754">pcstxdrv_txffe_cp1_gen1_cfg_1</a>  </b></td>
        <td class="unboxed sdescmap">PCS Tx Driver - Txffe Coefficient - CP1 Gen 1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000080</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_402491B0B390B8DA">pcstxdrv_txffe_cp1_gen1_cfg_2</a>  </b></td>
        <td class="unboxed sdescmap">PCS Tx Driver - Txffe Coefficient - CP1 Gen 1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000084</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5B7127305A0993F0">pcstxdrv_txffe_cp1_gen1_cfg_3</a>  </b></td>
        <td class="unboxed sdescmap">PCS Tx Driver - Txffe Coefficient - CP1 Gen 1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000088</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_66BB900C41D27517">pcstxdrv_txffe_c0_gen2_cfg_0</a>  </b></td>
        <td class="unboxed sdescmap">PCS Tx Driver - Txffe Coefficient - C0 Gen 1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000008c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_984A6D6D055BE4FE">pcstxdrv_txffe_c0_gen2_cfg_1</a>  </b></td>
        <td class="unboxed sdescmap">PCS Tx Driver - Txffe Coefficient - C0 Gen 1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000090</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2DC21E3FDD772B99">pcstxdrv_txffe_c0_gen2_cfg_2</a>  </b></td>
        <td class="unboxed sdescmap">PCS Tx Driver - Txffe Coefficient - C0 Gen 1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000094</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2C20002C4FEF6ABE">pcstxdrv_txffe_c0_gen2_cfg_3</a>  </b></td>
        <td class="unboxed sdescmap">PCS Tx Driver - Txffe Coefficient - C0 Gen 1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000098</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0D20E33C5BB6F457">pcstxdrv_txffe_c0_gen2_cfg_4</a>  </b></td>
        <td class="unboxed sdescmap">PCS Tx Driver - Txffe Coefficient - C0 Gen 1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000009c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_459C65B6A2BDD8F7">pcstxdrv_txffe_c0_gen2_cfg_5</a>  </b></td>
        <td class="unboxed sdescmap">PCS Tx Driver - Txffe Coefficient - C0 Gen 1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000a0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AE4394E417AFFC48">pcstxdrv_txffe_c0_gen2_cfg_6</a>  </b></td>
        <td class="unboxed sdescmap">PCS Tx Driver - Txffe Coefficient - C0 Gen 1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000a4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_94116D91F7FA90EE">pcstxdrv_txffe_c0_gen2_cfg_7</a>  </b></td>
        <td class="unboxed sdescmap">PCS Tx Driver - Txffe Coefficient - C0 Gen 1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000a8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_162AD571E5BC9312">pcstxdrv_txffe_cp1_gen2_cfg_0</a>  </b></td>
        <td class="unboxed sdescmap">PCS Tx Driver - Txffe Coefficient - CP1 Gen 1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000ac</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0D3DB81BDAA0A6ED">pcstxdrv_txffe_cp1_gen2_cfg_1</a>  </b></td>
        <td class="unboxed sdescmap">PCS Tx Driver - Txffe Coefficient - CP1 Gen 1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000b0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_190FB0A1FC931876">pcstxdrv_txffe_cp1_gen2_cfg_2</a>  </b></td>
        <td class="unboxed sdescmap">PCS Tx Driver - Txffe Coefficient - CP1 Gen 1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000b4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A8D102C18AB974F8">pcstxdrv_txffe_cp1_gen2_cfg_3</a>  </b></td>
        <td class="unboxed sdescmap">PCS Tx Driver - Txffe Coefficient - CP1 Gen 1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000b8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_50D9AA1F2CBEC514">pcstx_gen3_preset0</a>  </b></td>
        <td class="unboxed sdescmap">PCS PCIE Gen 3 Preset Coefficient</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000bc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F56A59713F8D6FE9">pcstx_gen3_preset1</a>  </b></td>
        <td class="unboxed sdescmap">PCS PCIE Gen 3 Preset Coefficient</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000c0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F8940781ABDC6319">pcstx_gen3_preset2</a>  </b></td>
        <td class="unboxed sdescmap">PCS PCIE Gen 3 Preset Coefficient</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000c4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F8A3689B5C36CC6A">pcstx_gen3_preset3</a>  </b></td>
        <td class="unboxed sdescmap">PCS PCIE Gen 3 Preset Coefficient</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000c8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1504D1739A1C18CE">pcstx_gen3_preset4</a>  </b></td>
        <td class="unboxed sdescmap">PCS PCIE Gen 3 Preset Coefficient</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000cc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E36CA5F6DAB56E26">pcstx_gen3_preset5</a>  </b></td>
        <td class="unboxed sdescmap">PCS PCIE Gen 3 Preset Coefficient</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000d0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A90B2FE7CDD3483C">pcstx_gen3_preset6</a>  </b></td>
        <td class="unboxed sdescmap">PCS PCIE Gen 3 Preset Coefficient</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000d4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_61D57D09EEE9132B">pcstx_gen3_preset7</a>  </b></td>
        <td class="unboxed sdescmap">PCS PCIE Gen 3 Preset Coefficient</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000d8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1CC3BF3A68C534AF">pcstx_gen3_preset8</a>  </b></td>
        <td class="unboxed sdescmap">PCS PCIE Gen 3 Preset Coefficient</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000dc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C2CBA72B400B11B9">pcstx_gen3_preset9</a>  </b></td>
        <td class="unboxed sdescmap">PCS PCIE Gen 3 Preset Coefficient</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000e0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_498849B6B2009826">pcstx_gen3_preset10</a>  </b></td>
        <td class="unboxed sdescmap">PCS PCIE Gen 3 Preset Coefficient</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000e4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6E242CDD80F7D7EB">pcstx_gen4_preset0</a>  </b></td>
        <td class="unboxed sdescmap">PCS PCIE Gen 4 Preset Coefficient</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000e8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_827CF886171836E5">pcstx_gen4_preset1</a>  </b></td>
        <td class="unboxed sdescmap">PCS PCIE Gen 4 Preset Coefficient</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000ec</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AA0B4A7760B2AC62">pcstx_gen4_preset2</a>  </b></td>
        <td class="unboxed sdescmap">PCS PCIE Gen 4 Preset Coefficient</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000f0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A882BA32AAFCE1D0">pcstx_gen4_preset3</a>  </b></td>
        <td class="unboxed sdescmap">PCS PCIE Gen 4 Preset Coefficient</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000f4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2E2A1FA30B089276">pcstx_gen4_preset4</a>  </b></td>
        <td class="unboxed sdescmap">PCS PCIE Gen 4 Preset Coefficient</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000f8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BD3D9361037302B6">pcstx_gen4_preset5</a>  </b></td>
        <td class="unboxed sdescmap">PCS PCIE Gen 4 Preset Coefficient</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000fc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F60974E814F1D72A">pcstx_gen4_preset6</a>  </b></td>
        <td class="unboxed sdescmap">PCS PCIE Gen 4 Preset Coefficient</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000100</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EA10619A962396F8">pcstx_gen4_preset7</a>  </b></td>
        <td class="unboxed sdescmap">PCS PCIE Gen 4 Preset Coefficient</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000104</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_251EC678A6ED6158">pcstx_gen4_preset8</a>  </b></td>
        <td class="unboxed sdescmap">PCS PCIE Gen 4 Preset Coefficient</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000108</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5D3EFED798E39687">pcstx_gen4_preset9</a>  </b></td>
        <td class="unboxed sdescmap">PCS PCIE Gen 4 Preset Coefficient</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000010c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_66E32EE604185010">pcstx_gen4_preset10</a>  </b></td>
        <td class="unboxed sdescmap">PCS PCIE Gen 4 Preset Coefficient</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000110</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5A6F34A9197AC059">pcstx_gen5_preset0</a>  </b></td>
        <td class="unboxed sdescmap">PCS PCIE Gen 5 Preset Coefficient</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000114</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CB513B7288846977">pcstx_gen5_preset1</a>  </b></td>
        <td class="unboxed sdescmap">PCS PCIE Gen 5 Preset Coefficient</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000118</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D718999E7EBF178C">pcstx_gen5_preset2</a>  </b></td>
        <td class="unboxed sdescmap">PCS PCIE Gen 5 Preset Coefficient</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000011c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A8AEA037D11C257C">pcstx_gen5_preset3</a>  </b></td>
        <td class="unboxed sdescmap">PCS PCIE Gen 5 Preset Coefficient</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000120</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DEC2A9373CEDE28D">pcstx_gen5_preset4</a>  </b></td>
        <td class="unboxed sdescmap">PCS PCIE Gen 5 Preset Coefficient</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000124</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_53269DBB23A29862">pcstx_gen5_preset5</a>  </b></td>
        <td class="unboxed sdescmap">PCS PCIE Gen 5 Preset Coefficient</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000128</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_484DAD0FCF8EE419">pcstx_gen5_preset6</a>  </b></td>
        <td class="unboxed sdescmap">PCS PCIE Gen 5 Preset Coefficient</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000012c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3B919CE0AFD56762">pcstx_gen5_preset7</a>  </b></td>
        <td class="unboxed sdescmap">PCS PCIE Gen 5 Preset Coefficient</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000130</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_90F308090FD8E8A5">pcstx_gen5_preset8</a>  </b></td>
        <td class="unboxed sdescmap">PCS PCIE Gen 5 Preset Coefficient</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000134</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7A11D94BADDBB3D1">pcstx_gen5_preset9</a>  </b></td>
        <td class="unboxed sdescmap">PCS PCIE Gen 5 Preset Coefficient</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000138</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_FBCCF3CE75E0ED36">pcstx_gen5_preset10</a>  </b></td>
        <td class="unboxed sdescmap">PCS PCIE Gen 5 Preset Coefficient</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000013c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_29172E7DFAD0DDE2">pcstx_gen6_preset0</a>  </b></td>
        <td class="unboxed sdescmap">PCS PCIE Gen 5 Preset Coefficient</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000140</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7B2668126ED58906">pcstx_gen6_preset1</a>  </b></td>
        <td class="unboxed sdescmap">PCS PCIE Gen 5 Preset Coefficient</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000144</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7AB0BD9B51AB9B7B">pcstx_gen6_preset2</a>  </b></td>
        <td class="unboxed sdescmap">PCS PCIE Gen 5 Preset Coefficient</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000148</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_147E9FD81242C6AD">pcstx_gen6_preset3</a>  </b></td>
        <td class="unboxed sdescmap">PCS PCIE Gen 5 Preset Coefficient</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000014c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_12DEF496E8B91CB9">pcstx_gen6_preset4</a>  </b></td>
        <td class="unboxed sdescmap">PCS PCIE Gen 5 Preset Coefficient</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000150</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_46579365AC164954">pcstx_gen6_preset5</a>  </b></td>
        <td class="unboxed sdescmap">PCS PCIE Gen 5 Preset Coefficient</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000154</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3A84033602F24119">pcstx_gen6_preset6</a>  </b></td>
        <td class="unboxed sdescmap">PCS PCIE Gen 5 Preset Coefficient</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000158</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2C365534C592BBEC">pcstx_gen6_preset7</a>  </b></td>
        <td class="unboxed sdescmap">PCS PCIE Gen 5 Preset Coefficient</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000015c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EA3844665BD0FD37">pcstx_gen6_preset8</a>  </b></td>
        <td class="unboxed sdescmap">PCS PCIE Gen 5 Preset Coefficient</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000160</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5A9C1167AF34B8FB">pcstx_gen6_preset9</a>  </b></td>
        <td class="unboxed sdescmap">PCS PCIE Gen 5 Preset Coefficient</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000164</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D256E1F1B938B1FE">pcstx_gen6_preset10</a>  </b></td>
        <td class="unboxed sdescmap">PCS PCIE Gen 5 Preset Coefficient</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000168</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3E113F5259A0D04B">pcslfps_ctrl</a>  </b></td>
        <td class="unboxed sdescmap">PCIE LFPS control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000016c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_36DA20D812D8CFA2">pcstx_local_fslf_gen34</a>  </b></td>
        <td class="unboxed sdescmap">PCIE Tx Local FS/LF Gen3/4 configuration</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000170</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B7948A1467FFECB0">pcstx_local_fslf_gen56</a>  </b></td>
        <td class="unboxed sdescmap">PCIE Tx Local FS/LF Gen5/6 configuration</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000174</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0B8B1BE762C6A1CD">pcspipe_status_clear</a>  </b></td>
        <td class="unboxed sdescmap">PCS Status self-clear control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000178</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_94071261BC61F173">pcs_override_update_ctrl</a>  </b></td>
        <td class="unboxed sdescmap">PCS override update</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000017c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C1ACD8FFA8C77B9B">pcs_override_enable_0</a>  </b></td>
        <td class="unboxed sdescmap">PCS override enable</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000180</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6569EAD6D43E03DD">pcs_override_0</a>  </b></td>
        <td class="unboxed sdescmap">PCS override</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000184</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7781F225D49159EA">pcs_override_1</a>  </b></td>
        <td class="unboxed sdescmap">PCS override</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000188</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1792D39DF72D8939">pcs_override_2</a>  </b></td>
        <td class="unboxed sdescmap">PCS override</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000018c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9D5350EDF657B665">pcs_override_3</a>  </b></td>
        <td class="unboxed sdescmap">PCS override</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000190</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AB713D396BFECF4A">pcsfsm_ro</a>  </b></td>
        <td class="unboxed sdescmap">PCS FSM status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000194</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3DE2D1E6715D72ED">pcs_cfg_ro_0</a>  </b></td>
        <td class="unboxed sdescmap">PCS configration status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000198</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6CE213156659962A">pcs_cfg_ro_1</a>  </b></td>
        <td class="unboxed sdescmap">PCS configration status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000019c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EB519142F870C16D">pcs_cfg_ro_clear</a>  </b></td>
        <td class="unboxed sdescmap">PCS configration status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001a0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E81B3575FECECB60">pcs_tx_ro_0</a>  </b></td>
        <td class="unboxed sdescmap">PCS Tx status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001a4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_FCB04E9BD299851E">pcs_tx_ro_1</a>  </b></td>
        <td class="unboxed sdescmap">PCS Tx status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001a8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B841864801C7C1CF">pcs_rx_ro_0</a>  </b></td>
        <td class="unboxed sdescmap">PCS Rx status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001ac</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_23FECDE2614C1D7B">pcs_tstbus_cfg</a>  </b></td>
        <td class="unboxed sdescmap">PCS testbus configuration</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001b0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_592DCB8E2AF64AB3">pcs_testbus_status_0</a>  </b></td>
        <td class="unboxed sdescmap">PCS testbus status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001b4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3308031287668B2D">pcs_deeppm_cfg</a>  </b></td>
        <td class="unboxed sdescmap">PCS override</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001b8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9F62CFE4E06D707A">pcs_linkfbdirchg_cfg</a>  </b></td>
        <td class="unboxed sdescmap">PCS override</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x000001bc</td>
        <td class="unboxed addr">0x000001e7</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001e8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_51D1E5A0F1F53B81">pcs_upi1_txwidth_lut_cfg</a>  </b></td>
        <td class="unboxed sdescmap">UPI1 TxWidth LUT Config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001ec</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_862A2DB2EA31DE42">pcs_upi2plus_txwidth_lut_cfg</a>  </b></td>
        <td class="unboxed sdescmap">UPI2 or Above TxWidth LUT Config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001f0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CB85EE8B8C0E3FB7">pcs_upi1_rxwidth_lut_cfg</a>  </b></td>
        <td class="unboxed sdescmap">UPI1 RxWidth LUT Config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001f4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_05900A959FE1190A">pcs_upi2plus_rxwidth_lut_cfg</a>  </b></td>
        <td class="unboxed sdescmap">UPI2 or Above RxWidth LUT Config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001f8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B5AD1F31FB6DBFBA">pcs_pcie12_txwidth_lut_cfg</a>  </b></td>
        <td class="unboxed sdescmap">PCIe Gen1&2 TxWidth LUT Config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001fc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6A91F96158489BAD">pcs_pcie3plus_txwidth_lut_cfg</a>  </b></td>
        <td class="unboxed sdescmap">PCIe Gen3 or Above TxWidth LUT Config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000200</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2C63FDD2F02EBC21">pcs_pcie12_rxwidth_lut_cfg</a>  </b></td>
        <td class="unboxed sdescmap">PCIe Gen1&2 RxWidth LUT Config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000204</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A21480368CA90B81">pcs_pcie34_rxwidth_lut_cfg</a>  </b></td>
        <td class="unboxed sdescmap">PCIe Gen3&4 RxWidth LUT Config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000208</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_059471641B486F95">pcs_pcie5_rxwidth_lut_cfg</a>  </b></td>
        <td class="unboxed sdescmap">PCIe Gen5 RxWidth LUT Config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000020c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_455CE70843206351">pcs_pcie6_rxwidth_lut_cfg</a>  </b></td>
        <td class="unboxed sdescmap">PCIe Gen6 RxWidth LUT Config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000210</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EFAC2609BE015EFF">pcs_usb1_txwidth_lut_cfg</a>  </b></td>
        <td class="unboxed sdescmap">USB 1 TxWidth LUT Config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000214</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F497974CFA4339D2">pcs_usb2_txwidth_lut_cfg</a>  </b></td>
        <td class="unboxed sdescmap">USB 2 TxWidth LUT Config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000218</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BE52770278C20678">pcs_usb1_rxwidth_lut_cfg</a>  </b></td>
        <td class="unboxed sdescmap">USB 1 RxWidth LUT Config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000021c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B96797B2A7F3D920">pcs_usb2_rxwidth_lut_cfg</a>  </b></td>
        <td class="unboxed sdescmap">USB 2 RxWidth LUT Config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000220</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_89AB1C48366137BC">pcs_misc_rw</a>  </b></td>
        <td class="unboxed sdescmap">Miscellaneous RW</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000224</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_85645B9A2CEB309C">pcs_misc_ro</a>  </b></td>
        <td class="unboxed sdescmap">Miscellaneous RO</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000228</td>
        <td class="unboxed addr">0x000003db</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003dc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0AC58290679A648D">pcs_lane_rw_spare</a>  </b></td>
        <td class="unboxed sdescmap">PCS Spare RW</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003e0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C6916EBB7CF1C92B">pcs_lane_ro_spare</a>  </b></td>
        <td class="unboxed sdescmap">PCS Spare RO</td>
      </tr>
    </table>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <hr/>

    <!-- Registers details / bit fields -->
    <h2 id="G_BITFIELDS">Register Details for AddressMap abc_soc_top/dlnk/jesdabc2/pipe_phy_1x4lane_map/pipe_phy_PCS/PCS_SERDES_LANE1/PCS_SERDES_LANE_regs</h2>
    <p><b>Note:</b> AddressOffsets before register name are offsets inside AddressMap (that is what the "+" means)</p>
    <p id="R_CCEC67D3593A3056" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000000</span> Register(32 bit) pcs_lane_cfg</span><br/>
      <span class="sdescdet">PCS Lane configuration</span><br/>
      <span class="ldescdet">PCS Lane configuration
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100c00</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0023e860</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff080000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff080000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="fldnorm" colspan="1">pcs_getlocalpresetcoef_err_mode</td>
        <td class="fldnorm" colspan="3">pcsif_min_txidle_cntr_max</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="11">pcsif_min_reset_cntr_max</td>
        <td class="fldnorm" colspan="4">pcsif_idle_cntr</td>
        <td class="fldnorm" colspan="1">pcslb_fe</td>
        <td class="fldnorm" colspan="1">pcsif_clk_sel</td>
        <td class="fldnorm" colspan="1">pcsroreg_ckgate_dsbl</td>
        <td class="fldnorm" colspan="1">pcsckgate_disable</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="11">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[23:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_getlocalpresetcoef_err_mode</span><br/>
          <span class="sdescdet">pcs_getlocalpresetcoef_err_mode[23:23]</span><br/>
          <span class="ldescdet">Error handle when request preset index is invalid\n0: return the coefficent base on the index, regardless the rate with error assert\n1: drop the request, and no coefficient sends back to MAC with error assert</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_min_txidle_cntr_max</span><br/>
          <span class="sdescdet">pcsif_min_txidle_cntr_max[22:20]</span><br/>
          <span class="ldescdet"># of pclk cycles to wait prior to permitting a change in state/rate/width/pclk_rate </span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_min_reset_cntr_max</span><br/>
          <span class="sdescdet">pcsif_min_reset_cntr_max[18:8]</span><br/>
          <span class="ldescdet">vpcsif_min_reset_cntr_max</span></p>
          <p><b>Reset: </b>hex:0x3e8;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_idle_cntr</span><br/>
          <span class="sdescdet">pcsif_idle_cntr[7:4]</span><br/>
          <span class="ldescdet"># of pclk cycles to delay txelecidle rising edge to ensure no data is cut off before going idle</span></p>
          <p><b>Reset: </b>hex:0x6;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcslb_fe</span><br/>
          <span class="sdescdet">pcslb_fe[3:3]</span><br/>
          <span class="ldescdet">For Debug: Enable Far-End Loopback</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_clk_sel</span><br/>
          <span class="sdescdet">pcsif_clk_sel[2:2]</span><br/>
          <span class="ldescdet">Engineering Debug Only - to select PCLK select from SoC (0) or PMA (1).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsroreg_ckgate_dsbl</span><br/>
          <span class="sdescdet">pcsroreg_ckgate_dsbl[1:1]</span><br/>
          <span class="ldescdet">Disable clock gating for RO register</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsckgate_disable</span><br/>
          <span class="sdescdet">pcsckgate_disable[0:0]</span><br/>
          <span class="ldescdet">Disables all internal clock gating. 0 - Allow automatic control of clock gating cells. 1 - Force all clock gating cells to ungate the clock. For debugging purposes.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E82CC2A85DD86953" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000004</span> Register(32 bit) pcs_phystatus_cfg</span><br/>
      <span class="sdescdet">PCS Phy status configuration</span><br/>
      <span class="ldescdet">PCS Phy status configuration
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100c04</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0000000f</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffe0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffffe0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="27">-</td>
        <td class="fldnorm" colspan="1">pcsif_phystatusgen</td>
        <td class="fldnorm" colspan="1">pcsif_phystatus_p2exit_1cycle</td>
        <td class="fldnorm" colspan="1">pcsif_phystatus_p2entry_1cycle</td>
        <td class="fldnorm" colspan="1">pcsif_phystatus_p1subexit_1cycle</td>
        <td class="fldnorm" colspan="1">pcsif_phystatus_p1subentry_1cycle</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="27">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_phystatusgen</span><br/>
          <span class="sdescdet">pcsif_phystatusgen[4:4]</span><br/>
          <span class="ldescdet">For Debug: Pulse Phystatus for 1 cycle.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_phystatus_p2exit_1cycle</span><br/>
          <span class="sdescdet">pcsif_phystatus_p2exit_1cycle[3:3]</span><br/>
          <span class="ldescdet">Phystatus Ack for P2 Exit: 0 - Similar to P2 Entry 1 - 1 Cycle</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_phystatus_p2entry_1cycle</span><br/>
          <span class="sdescdet">pcsif_phystatus_p2entry_1cycle[2:2]</span><br/>
          <span class="ldescdet">Phystatus Ack for P2 Entry: 0 - Similar to P2 Entry 1 - 1 Cycle</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_phystatus_p1subexit_1cycle</span><br/>
          <span class="sdescdet">pcsif_phystatus_p1subexit_1cycle[1:1]</span><br/>
          <span class="ldescdet">Phystatus Ack for L1 Substate Exit: 0 - Similar to P2 Entry 1 - 1 Cycle</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_phystatus_p1subentry_1cycle</span><br/>
          <span class="sdescdet">pcsif_phystatus_p1subentry_1cycle[0:0]</span><br/>
          <span class="ldescdet">Phystatus Ack for L1 Substate Entry: 0 - Similar to P2 Entry 1 - 1 Cycle</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_18075001129D759F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000008</span> Register(32 bit) pcs_tx_cfg</span><br/>
      <span class="sdescdet">PCS Tx configuration</span><br/>
      <span class="ldescdet">PCS Tx configuration
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100c08</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000001</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffff0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffff0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="28">-</td>
        <td class="fldnorm" colspan="1">pcsif_txflow_nodatavld_force_on</td>
        <td class="fldnorm" colspan="1">pcsif_txflow_force_on</td>
        <td class="fldnorm" colspan="1">pcstxdrv_usb_gen1_txswing</td>
        <td class="fldnorm" colspan="1">pcstxdrv_usb_gen1_txdeemph</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="28">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_txflow_nodatavld_force_on</span><br/>
          <span class="sdescdet">pcsif_txflow_nodatavld_force_on[3:3]</span><br/>
          <span class="ldescdet">Engineering Only</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_txflow_force_on</span><br/>
          <span class="sdescdet">pcsif_txflow_force_on[2:2]</span><br/>
          <span class="ldescdet">Engineering Only</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_usb_gen1_txswing</span><br/>
          <span class="sdescdet">pcstxdrv_usb_gen1_txswing[1:1]</span><br/>
          <span class="ldescdet">Txswing control for USB: 0 - Full Swing 1- Half Swing</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_usb_gen1_txdeemph</span><br/>
          <span class="sdescdet">pcstxdrv_usb_gen1_txdeemph[0:0]</span><br/>
          <span class="ldescdet">Txdeemp control for USB: 0 - -6dB 1 - -3.5dB</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5F3A134378A8A748" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000000c</span> Register(32 bit) pcs_rx_cfg</span><br/>
      <span class="sdescdet">PCS Rx configuration</span><br/>
      <span class="ldescdet">PCS Rx configuration
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100c0c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000050</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="fldnorm" colspan="1">pcsrxeqtraining_level_en</td>
        <td class="fldnorm" colspan="1">pcsrxeqtraining_edge_en</td>
        <td class="fldnorm" colspan="1">pcsrxeqtraining_sameflow_rxeqeval_en</td>
        <td class="fldnorm" colspan="1">pcsrxeqtraining_rxcdrlock2data_en</td>
        <td class="fldnorm" colspan="1">pcs_use_rxeq_legacy</td>
        <td class="fldnorm" colspan="1">pcsif_rxstandby0en_in_rxeq</td>
        <td class="fldnorm" colspan="1">pcsif_rxpstate_p0s_en</td>
        <td class="fldnorm" colspan="1">pcsif_rxdetect_inpciep2_en</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsrxeqtraining_level_en</span><br/>
          <span class="sdescdet">pcsrxeqtraining_level_en[7:7]</span><br/>
          <span class="ldescdet">enable level check for cdrlock2data coming from PMA to finish eqtrain handshake</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsrxeqtraining_edge_en</span><br/>
          <span class="sdescdet">pcsrxeqtraining_edge_en[6:6]</span><br/>
          <span class="ldescdet">enable edge check for cdrlock2data coming from PMA to finish eqtrain handshake</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsrxeqtraining_sameflow_rxeqeval_en</span><br/>
          <span class="sdescdet">pcsrxeqtraining_sameflow_rxeqeval_en[5:5]</span><br/>
          <span class="ldescdet">Engineering Only</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsrxeqtraining_rxcdrlock2data_en</span><br/>
          <span class="sdescdet">pcsrxeqtraining_rxcdrlock2data_en[4:4]</span><br/>
          <span class="ldescdet">Engineering Only</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_use_rxeq_legacy</span><br/>
          <span class="sdescdet">pcs_use_rxeq_legacy[3:3]</span><br/>
          <span class="ldescdet">Engineering Only</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_rxstandby0en_in_rxeq</span><br/>
          <span class="sdescdet">pcsif_rxstandby0en_in_rxeq[2:2]</span><br/>
          <span class="ldescdet">Reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_rxpstate_p0s_en</span><br/>
          <span class="sdescdet">pcsif_rxpstate_p0s_en[1:1]</span><br/>
          <span class="ldescdet">Enable P0s: 0 - Use P0 instead of P0s 1 - Enable P0s</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_rxdetect_inpciep2_en</span><br/>
          <span class="sdescdet">pcsif_rxdetect_inpciep2_en[0:0]</span><br/>
          <span class="ldescdet">Reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_543272D7E1F71812" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000010</span> Register(32 bit) pcs_mbus_cfg</span><br/>
      <span class="sdescdet">PCS Message Bus configuration</span><br/>
      <span class="ldescdet">PCS Message Bus configuration
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100c10</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x04ff20ff</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xf800c000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xf800c000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="fldnorm" colspan="1">pcsmbusconv_wr_ack_timer_en</td>
        <td class="fldnorm" colspan="1">pcsmbusconv_wr_ack_timeout_clr</td>
        <td class="fldnorm" colspan="1">pcsmbusconv_wr_ack_gen</td>
        <td class="fldnorm" colspan="8">pcsmbusconv_rd_compl_timer_max</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="1">pcsmbusconv_rd_compl_timer_en</td>
        <td class="fldnorm" colspan="1">pcsmbusconv_rd_compl_timeout_clr</td>
        <td class="fldnorm" colspan="1">pcsmbusconv_rd_ack_gen</td>
        <td class="fldnorm" colspan="1">pcsmbusconv_illegal_wr_uc_addr_det_clr</td>
        <td class="fldnorm" colspan="1">pcsmbusconv_illegal_wr_c_addr_det_clr</td>
        <td class="fldnorm" colspan="1">pcsmbusconv_illegal_rd_addr_det_clr</td>
        <td class="fldnorm" colspan="8">pcsmbusconv_wr_ack_timer_max</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="8">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[26:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsmbusconv_wr_ack_timer_en</span><br/>
          <span class="sdescdet">pcsmbusconv_wr_ack_timer_en[26:26]</span><br/>
          <span class="ldescdet">MBUS: Enable Timer for receiving wr_ack from MAC</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsmbusconv_wr_ack_timeout_clr</span><br/>
          <span class="sdescdet">pcsmbusconv_wr_ack_timeout_clr[25:25]</span><br/>
          <span class="ldescdet">MBUS: Timeout Clear for wr_ack from MAC</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsmbusconv_wr_ack_gen</span><br/>
          <span class="sdescdet">pcsmbusconv_wr_ack_gen[24:24]</span><br/>
          <span class="ldescdet">MBUS: Generate a fake wr_ack to MAC for debugging purposes</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsmbusconv_rd_compl_timer_max</span><br/>
          <span class="sdescdet">pcsmbusconv_rd_compl_timer_max[23:16]</span><br/>
          <span class="ldescdet">MBUS: Max # of cycles to wait for rd_compl response from MAC</span></p>
          <p><b>Reset: </b>hex:0xff;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsmbusconv_rd_compl_timer_en</span><br/>
          <span class="sdescdet">pcsmbusconv_rd_compl_timer_en[13:13]</span><br/>
          <span class="ldescdet">MBUS: Enable Timer for receiving rd_compl response from MAC</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsmbusconv_rd_compl_timeout_clr</span><br/>
          <span class="sdescdet">pcsmbusconv_rd_compl_timeout_clr[12:12]</span><br/>
          <span class="ldescdet">MBUS: Timeout Clear for rd_compl response from MAC</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsmbusconv_rd_ack_gen</span><br/>
          <span class="sdescdet">pcsmbusconv_rd_ack_gen[11:11]</span><br/>
          <span class="ldescdet">MBUS: Generate a fake rd_ack to MAC for debugging purposes</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsmbusconv_illegal_wr_uc_addr_det_clr</span><br/>
          <span class="sdescdet">pcsmbusconv_illegal_wr_uc_addr_det_clr[10:10]</span><br/>
          <span class="ldescdet">MBUS: Clear for vpcsmbusconv_illegal_wr_uc_addr_det</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsmbusconv_illegal_wr_c_addr_det_clr</span><br/>
          <span class="sdescdet">pcsmbusconv_illegal_wr_c_addr_det_clr[9:9]</span><br/>
          <span class="ldescdet">MBUS: Clear for vpcsmbusconv_illegal_wr_c_addr_det</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsmbusconv_illegal_rd_addr_det_clr</span><br/>
          <span class="sdescdet">pcsmbusconv_illegal_rd_addr_det_clr[8:8]</span><br/>
          <span class="ldescdet">MBUS: Clear for vpcsmbusconv_illegal_rd_addr_det</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsmbusconv_wr_ack_timer_max</span><br/>
          <span class="sdescdet">pcsmbusconv_wr_ack_timer_max[7:0]</span><br/>
          <span class="ldescdet">MBUS: Max # of cycles to wait for wr_ack from MAC</span></p>
          <p><b>Reset: </b>hex:0xff;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_87538C11FB288795" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000014</span> Register(32 bit) pcs_mbus_status</span><br/>
      <span class="sdescdet">PCS Message Bus status</span><br/>
      <span class="ldescdet">PCS Message Bus status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100c14</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffc0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffffc0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="26">-</td>
        <td class="fldnorm" colspan="1">pcsmbusconv_mbusconv_wr_ack_timeout</td>
        <td class="fldnorm" colspan="1">pcsmbusconv_mbusconv_rd_compl_timeout</td>
        <td class="fldnorm" colspan="1">pcsmbusconv_mbusconv_p2m_buf_full</td>
        <td class="fldnorm" colspan="1">pcsmbusconv_mbusconv_illegal_wr_uc_addr_det</td>
        <td class="fldnorm" colspan="1">pcsmbusconv_mbusconv_illegal_wr_c_addr_det</td>
        <td class="fldnorm" colspan="1">pcsmbusconv_mbusconv_illegal_rd_addr_det</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="26">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[05:05]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsmbusconv_mbusconv_wr_ack_timeout</span><br/>
          <span class="sdescdet">pcsmbusconv_mbusconv_wr_ack_timeout[5:5]</span><br/>
          <span class="ldescdet">MBUS: If asserted indicates that the timer for wr_ack from MAC has expired</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsmbusconv_mbusconv_rd_compl_timeout</span><br/>
          <span class="sdescdet">pcsmbusconv_mbusconv_rd_compl_timeout[4:4]</span><br/>
          <span class="ldescdet">MBUS: If asserted indicates that the timer for rd_compl from MAC has expired</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsmbusconv_mbusconv_p2m_buf_full</span><br/>
          <span class="sdescdet">pcsmbusconv_mbusconv_p2m_buf_full[3:3]</span><br/>
          <span class="ldescdet">MBUS: Internal P2M Sequencing Buffer is Full</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsmbusconv_mbusconv_illegal_wr_uc_addr_det</span><br/>
          <span class="sdescdet">pcsmbusconv_mbusconv_illegal_wr_uc_addr_det[2:2]</span><br/>
          <span class="ldescdet">MBUS: MAC attempted to write uncommit to an illegal address</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsmbusconv_mbusconv_illegal_wr_c_addr_det</span><br/>
          <span class="sdescdet">pcsmbusconv_mbusconv_illegal_wr_c_addr_det[1:1]</span><br/>
          <span class="ldescdet">MBUS: MAC attempted to write commit to an illegal address</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsmbusconv_mbusconv_illegal_rd_addr_det</span><br/>
          <span class="sdescdet">pcsmbusconv_mbusconv_illegal_rd_addr_det[0:0]</span><br/>
          <span class="ldescdet">MBUS: MAC attempted to read from an illegal address</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A100B4DA0A8C6D00" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000018</span> Register(32 bit) pcsif2pma_pcie_tx_rate_cfg_0</span><br/>
      <span class="sdescdet">PCS Tx PCIE Rate configuration</span><br/>
      <span class="ldescdet">PCS Tx PCIE Rate configuration
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100c18</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00111100</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff888888</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff888888</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="9">-</td>
        <td class="fldnorm" colspan="3">pcsif_pma_tx_rate_freq_pcie6</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">pcsif_pma_tx_rate_freq_pcie5</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">pcsif_pma_tx_rate_freq_pcie4</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">pcsif_pma_tx_rate_freq_pcie3</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">pcsif_pma_tx_rate_freq_pcie2</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">pcsif_pma_tx_rate_freq_pcie1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="9">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[22:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_tx_rate_freq_pcie6</span><br/>
          <span class="sdescdet">pcsif_pma_tx_rate_freq_pcie6[22:20]</span><br/>
          <span class="ldescdet">PCIE Gen 6 Tx Rate Freq - Assign the Tx Rate Freq value presents for PCIE Gen 6</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_tx_rate_freq_pcie5</span><br/>
          <span class="sdescdet">pcsif_pma_tx_rate_freq_pcie5[18:16]</span><br/>
          <span class="ldescdet">PCIE Gen 5 Tx Rate Freq - Assign the Tx Rate Freq value presents for PCIE Gen 5</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_tx_rate_freq_pcie4</span><br/>
          <span class="sdescdet">pcsif_pma_tx_rate_freq_pcie4[14:12]</span><br/>
          <span class="ldescdet">PCIE Gen 4 Tx Rate Freq - Assign the Tx Rate Freq value presents for PCIE Gen 4</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_tx_rate_freq_pcie3</span><br/>
          <span class="sdescdet">pcsif_pma_tx_rate_freq_pcie3[10:8]</span><br/>
          <span class="ldescdet">PCIE Gen 3 Tx Rate Freq - Assign the Tx Rate Freq value presents for PCIE Gen 3</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_tx_rate_freq_pcie2</span><br/>
          <span class="sdescdet">pcsif_pma_tx_rate_freq_pcie2[6:4]</span><br/>
          <span class="ldescdet">PCIE Gen 2 Tx Rate Freq - Assign the Tx Rate Freq value presents for PCIE Gen 2</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_tx_rate_freq_pcie1</span><br/>
          <span class="sdescdet">pcsif_pma_tx_rate_freq_pcie1[2:0]</span><br/>
          <span class="ldescdet">PCIE Gen 1 Tx Rate Freq - Assign the Tx Rate Freq value presents for PCIE Gen 1</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7122288EDF6C7DB0" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000001c</span> Register(32 bit) pcsif2pma_pcie_tx_rate_cfg_1</span><br/>
      <span class="sdescdet">PCS Tx PCIE Rate configuration</span><br/>
      <span class="ldescdet">PCS Tx PCIE Rate configuration
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100c1c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x001123bc</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="fldnorm" colspan="4">pcsif_pma_tx_rate_div_pcie6</td>
        <td class="fldnorm" colspan="4">pcsif_pma_tx_rate_div_pcie5</td>
        <td class="fldnorm" colspan="4">pcsif_pma_tx_rate_div_pcie4</td>
        <td class="fldnorm" colspan="4">pcsif_pma_tx_rate_div_pcie3</td>
        <td class="fldnorm" colspan="4">pcsif_pma_tx_rate_div_pcie2</td>
        <td class="fldnorm" colspan="4">pcsif_pma_tx_rate_div_pcie1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[23:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_tx_rate_div_pcie6</span><br/>
          <span class="sdescdet">pcsif_pma_tx_rate_div_pcie6[23:20]</span><br/>
          <span class="ldescdet">PCIE Gen 6 Tx Rate Div - Assign the Tx Rate Div value presents for PCIE Gen 6</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_tx_rate_div_pcie5</span><br/>
          <span class="sdescdet">pcsif_pma_tx_rate_div_pcie5[19:16]</span><br/>
          <span class="ldescdet">PCIE Gen 5 Tx Rate Div - Assign the Tx Rate Div value presents for PCIE Gen 5</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_tx_rate_div_pcie4</span><br/>
          <span class="sdescdet">pcsif_pma_tx_rate_div_pcie4[15:12]</span><br/>
          <span class="ldescdet">PCIE Gen 4 Tx Rate Div - Assign the Tx Rate Div value presents for PCIE Gen 4</span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_tx_rate_div_pcie3</span><br/>
          <span class="sdescdet">pcsif_pma_tx_rate_div_pcie3[11:8]</span><br/>
          <span class="ldescdet">PCIE Gen 3 Tx Rate Div - Assign the Tx Rate Div value presents for PCIE Gen 3</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_tx_rate_div_pcie2</span><br/>
          <span class="sdescdet">pcsif_pma_tx_rate_div_pcie2[7:4]</span><br/>
          <span class="ldescdet">PCIE Gen 2 Tx Rate Div - Assign the Tx Rate Div value presents for PCIE Gen 2</span></p>
          <p><b>Reset: </b>hex:0xb;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_tx_rate_div_pcie1</span><br/>
          <span class="sdescdet">pcsif_pma_tx_rate_div_pcie1[3:0]</span><br/>
          <span class="ldescdet">PCIE Gen 1 Tx Rate Div - Assign the Tx Rate Div value presents for PCIE Gen 1</span></p>
          <p><b>Reset: </b>hex:0xc;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_165B990ADE773A9E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000020</span> Register(32 bit) pcsif2pma_usb_tx_rate_cfg</span><br/>
      <span class="sdescdet">PCS Tx USB Rate configuration</span><br/>
      <span class="ldescdet">PCS Tx USB Rate configuration
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100c20</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffff0088</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffff0088</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="16">-</td>
        <td class="fldnorm" colspan="4">pcsif_pma_tx_rate_div_usb2</td>
        <td class="fldnorm" colspan="4">pcsif_pma_tx_rate_div_usb1</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">pcsif_pma_tx_rate_freq_usb2</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">pcsif_pma_tx_rate_freq_usb1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="16">-</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[15:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_tx_rate_div_usb2</span><br/>
          <span class="sdescdet">pcsif_pma_tx_rate_div_usb2[15:12]</span><br/>
          <span class="ldescdet">USB Gen 2 Tx Rate Div - Assign the Tx Rate Div value presents for USB Gen 2</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_tx_rate_div_usb1</span><br/>
          <span class="sdescdet">pcsif_pma_tx_rate_div_usb1[11:8]</span><br/>
          <span class="ldescdet">USB Gen 1 Tx Rate Div - Assign the Tx Rate Div value presents for USB Gen 1</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_tx_rate_freq_usb2</span><br/>
          <span class="sdescdet">pcsif_pma_tx_rate_freq_usb2[6:4]</span><br/>
          <span class="ldescdet">USB Gen 2 Tx Rate Freq - Assign the Tx Rate Freq value presents for USB Gen 2</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_tx_rate_freq_usb1</span><br/>
          <span class="sdescdet">pcsif_pma_tx_rate_freq_usb1[2:0]</span><br/>
          <span class="ldescdet">USB Gen 1 Tx Rate Freq - Assign the Tx Rate Freq value presents for USB Gen 1</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E2E917ED54A802DF" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000024</span> Register(32 bit) pcsif2pma_upi_tx_rate_cfg</span><br/>
      <span class="sdescdet">PCS Tx UPI Rate configuration</span><br/>
      <span class="ldescdet">PCS Tx UPI Rate configuration
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100c24</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffff0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffff0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="16">-</td>
        <td class="fldnorm" colspan="4">pcsif_pma_tx_rate_div_upi4</td>
        <td class="fldnorm" colspan="4">pcsif_pma_tx_rate_div_upi3</td>
        <td class="fldnorm" colspan="4">pcsif_pma_tx_rate_div_upi2</td>
        <td class="fldnorm" colspan="4">pcsif_pma_tx_rate_div_upi1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="16">-</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[15:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_tx_rate_div_upi4</span><br/>
          <span class="sdescdet">pcsif_pma_tx_rate_div_upi4[15:12]</span><br/>
          <span class="ldescdet">UPI Gen 4 Tx Rate Div - Assign the Tx Rate Div value presents for UPI Gen 4</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_tx_rate_div_upi3</span><br/>
          <span class="sdescdet">pcsif_pma_tx_rate_div_upi3[11:8]</span><br/>
          <span class="ldescdet">UPI Gen 3 Tx Rate Div - Assign the Tx Rate Div value presents for UPI Gen 3</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_tx_rate_div_upi2</span><br/>
          <span class="sdescdet">pcsif_pma_tx_rate_div_upi2[7:4]</span><br/>
          <span class="ldescdet">UPI Gen 2 Tx Rate Div - Assign the Tx Rate Div value presents for UPI Gen 2</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_tx_rate_div_upi1</span><br/>
          <span class="sdescdet">pcsif_pma_tx_rate_div_upi1[3:0]</span><br/>
          <span class="ldescdet">UPI Gen 1 Tx Rate Div - Assign the Tx Rate Div value presents for UPI Gen 1</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7B7B793049F63D05" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000028</span> Register(32 bit) pcsif2pma_pcie_rx_rate_cfg_0</span><br/>
      <span class="sdescdet">PCS Rx PCIE Rate configuration</span><br/>
      <span class="ldescdet">PCS Rx PCIE Rate configuration
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100c28</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x88888888</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x88888888</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">pcsif_pma_rx_rate_freq_pcie2_datawidth3</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">pcsif_pma_rx_rate_freq_pcie2_datawidth2</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">pcsif_pma_rx_rate_freq_pcie2_datawidth1</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">pcsif_pma_rx_rate_freq_pcie2_datawidth0</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">pcsif_pma_rx_rate_freq_pcie1_datawidth3</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">pcsif_pma_rx_rate_freq_pcie1_datawidth2</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">pcsif_pma_rx_rate_freq_pcie1_datawidth1</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">pcsif_pma_rx_rate_freq_pcie1_datawidth0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[30:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_rate_freq_pcie2_datawidth3</span><br/>
          <span class="sdescdet">pcsif_pma_rx_rate_freq_pcie2_datawidth3[30:28]</span><br/>
          <span class="ldescdet">PCIE Gen 2 Rx Rate Freq - Assign the Rx Rate Freq value presents for PCIE Gen 2 for datawidth = 3</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_rate_freq_pcie2_datawidth2</span><br/>
          <span class="sdescdet">pcsif_pma_rx_rate_freq_pcie2_datawidth2[26:24]</span><br/>
          <span class="ldescdet">PCIE Gen 2 Rx Rate Freq - Assign the Rx Rate Freq value presents for PCIE Gen 2 for datawidth = 2</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_rate_freq_pcie2_datawidth1</span><br/>
          <span class="sdescdet">pcsif_pma_rx_rate_freq_pcie2_datawidth1[22:20]</span><br/>
          <span class="ldescdet">PCIE Gen 2 Rx Rate Freq - Assign the Rx Rate Freq value presents for PCIE Gen 2 for datawidth = 1</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_rate_freq_pcie2_datawidth0</span><br/>
          <span class="sdescdet">pcsif_pma_rx_rate_freq_pcie2_datawidth0[18:16]</span><br/>
          <span class="ldescdet">PCIE Gen 2 Rx Rate Freq - Assign the Rx Rate Freq value presents for PCIE Gen 2 for datawidth = 0</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_rate_freq_pcie1_datawidth3</span><br/>
          <span class="sdescdet">pcsif_pma_rx_rate_freq_pcie1_datawidth3[14:12]</span><br/>
          <span class="ldescdet">PCIE Gen 1 Rx Rate Freq - Assign the Rx Rate Freq value presents for PCIE Gen 1 for datawidth = 3</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_rate_freq_pcie1_datawidth2</span><br/>
          <span class="sdescdet">pcsif_pma_rx_rate_freq_pcie1_datawidth2[10:8]</span><br/>
          <span class="ldescdet">PCIE Gen 1 Rx Rate Freq - Assign the Rx Rate Freq value presents for PCIE Gen 1 for datawidth = 2</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_rate_freq_pcie1_datawidth1</span><br/>
          <span class="sdescdet">pcsif_pma_rx_rate_freq_pcie1_datawidth1[6:4]</span><br/>
          <span class="ldescdet">PCIE Gen 1 Rx Rate Freq - Assign the Rx Rate Freq value presents for PCIE Gen 1 for datawidth = 1</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_rate_freq_pcie1_datawidth0</span><br/>
          <span class="sdescdet">pcsif_pma_rx_rate_freq_pcie1_datawidth0[2:0]</span><br/>
          <span class="ldescdet">PCIE Gen 1 Rx Rate Freq - Assign the Rx Rate Freq value presents for PCIE Gen 1 for datawidth = 0</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CBC7ED2E312A2F55" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000002c</span> Register(32 bit) pcsif2pma_pcie_rx_rate_cfg_1</span><br/>
      <span class="sdescdet">PCS Rx PCIE Rate configuration</span><br/>
      <span class="ldescdet">PCS Rx PCIE Rate configuration
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100c2c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x11111111</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x88888888</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x88888888</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">pcsif_pma_rx_rate_freq_pcie4_datawidth3</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">pcsif_pma_rx_rate_freq_pcie4_datawidth2</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">pcsif_pma_rx_rate_freq_pcie4_datawidth1</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">pcsif_pma_rx_rate_freq_pcie4_datawidth0</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">pcsif_pma_rx_rate_freq_pcie3_datawidth3</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">pcsif_pma_rx_rate_freq_pcie3_datawidth2</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">pcsif_pma_rx_rate_freq_pcie3_datawidth1</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">pcsif_pma_rx_rate_freq_pcie3_datawidth0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[30:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_rate_freq_pcie4_datawidth3</span><br/>
          <span class="sdescdet">pcsif_pma_rx_rate_freq_pcie4_datawidth3[30:28]</span><br/>
          <span class="ldescdet">PCIE Gen 4 Rx Rate Freq - Assign the Rx Rate Freq value presents for PCIE Gen 4 for datawidth = 3</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_rate_freq_pcie4_datawidth2</span><br/>
          <span class="sdescdet">pcsif_pma_rx_rate_freq_pcie4_datawidth2[26:24]</span><br/>
          <span class="ldescdet">PCIE Gen 4 Rx Rate Freq - Assign the Rx Rate Freq value presents for PCIE Gen 4 for datawidth = 2</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_rate_freq_pcie4_datawidth1</span><br/>
          <span class="sdescdet">pcsif_pma_rx_rate_freq_pcie4_datawidth1[22:20]</span><br/>
          <span class="ldescdet">PCIE Gen 4 Rx Rate Freq - Assign the Rx Rate Freq value presents for PCIE Gen 4 for datawidth = 1</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_rate_freq_pcie4_datawidth0</span><br/>
          <span class="sdescdet">pcsif_pma_rx_rate_freq_pcie4_datawidth0[18:16]</span><br/>
          <span class="ldescdet">PCIE Gen 4 Rx Rate Freq - Assign the Rx Rate Freq value presents for PCIE Gen 4 for datawidth = 0</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_rate_freq_pcie3_datawidth3</span><br/>
          <span class="sdescdet">pcsif_pma_rx_rate_freq_pcie3_datawidth3[14:12]</span><br/>
          <span class="ldescdet">PCIE Gen 3 Rx Rate Freq - Assign the Rx Rate Freq value presents for PCIE Gen 3 for datawidth = 3</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_rate_freq_pcie3_datawidth2</span><br/>
          <span class="sdescdet">pcsif_pma_rx_rate_freq_pcie3_datawidth2[10:8]</span><br/>
          <span class="ldescdet">PCIE Gen 3 Rx Rate Freq - Assign the Rx Rate Freq value presents for PCIE Gen 3 for datawidth = 2</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_rate_freq_pcie3_datawidth1</span><br/>
          <span class="sdescdet">pcsif_pma_rx_rate_freq_pcie3_datawidth1[6:4]</span><br/>
          <span class="ldescdet">PCIE Gen 3 Rx Rate Freq - Assign the Rx Rate Freq value presents for PCIE Gen 3 for datawidth = 1</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_rate_freq_pcie3_datawidth0</span><br/>
          <span class="sdescdet">pcsif_pma_rx_rate_freq_pcie3_datawidth0[2:0]</span><br/>
          <span class="ldescdet">PCIE Gen 3 Rx Rate Freq - Assign the Rx Rate Freq value presents for PCIE Gen 3 for datawidth = 0</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_38944A91938A0169" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000030</span> Register(32 bit) pcsif2pma_pcie_rx_rate_cfg_2</span><br/>
      <span class="sdescdet">PCS Rx PCIE Rate configuration</span><br/>
      <span class="ldescdet">PCS Rx PCIE Rate configuration
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100c30</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x11111111</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x88888888</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x88888888</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">pcsif_pma_rx_rate_freq_pcie6_datawidth3</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">pcsif_pma_rx_rate_freq_pcie6_datawidth2</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">pcsif_pma_rx_rate_freq_pcie6_datawidth1</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">pcsif_pma_rx_rate_freq_pcie6_datawidth0</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">pcsif_pma_rx_rate_freq_pcie5_datawidth3</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">pcsif_pma_rx_rate_freq_pcie5_datawidth2</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">pcsif_pma_rx_rate_freq_pcie5_datawidth1</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">pcsif_pma_rx_rate_freq_pcie5_datawidth0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[30:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_rate_freq_pcie6_datawidth3</span><br/>
          <span class="sdescdet">pcsif_pma_rx_rate_freq_pcie6_datawidth3[30:28]</span><br/>
          <span class="ldescdet">PCIE Gen 6 Rx Rate Freq - Assign the Rx Rate Freq value presents for PCIE Gen 6 for datawidth = 3</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_rate_freq_pcie6_datawidth2</span><br/>
          <span class="sdescdet">pcsif_pma_rx_rate_freq_pcie6_datawidth2[26:24]</span><br/>
          <span class="ldescdet">PCIE Gen 6 Rx Rate Freq - Assign the Rx Rate Freq value presents for PCIE Gen 6 for datawidth = 2</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_rate_freq_pcie6_datawidth1</span><br/>
          <span class="sdescdet">pcsif_pma_rx_rate_freq_pcie6_datawidth1[22:20]</span><br/>
          <span class="ldescdet">PCIE Gen 6 Rx Rate Freq - Assign the Rx Rate Freq value presents for PCIE Gen 6 for datawidth = 1</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_rate_freq_pcie6_datawidth0</span><br/>
          <span class="sdescdet">pcsif_pma_rx_rate_freq_pcie6_datawidth0[18:16]</span><br/>
          <span class="ldescdet">PCIE Gen 6 Rx Rate Freq - Assign the Rx Rate Freq value presents for PCIE Gen 6 for datawidth = 0</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_rate_freq_pcie5_datawidth3</span><br/>
          <span class="sdescdet">pcsif_pma_rx_rate_freq_pcie5_datawidth3[14:12]</span><br/>
          <span class="ldescdet">PCIE Gen 5 Rx Rate Freq - Assign the Rx Rate Freq value presents for PCIE Gen 5 for datawidth = 3</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_rate_freq_pcie5_datawidth2</span><br/>
          <span class="sdescdet">pcsif_pma_rx_rate_freq_pcie5_datawidth2[10:8]</span><br/>
          <span class="ldescdet">PCIE Gen 5 Rx Rate Freq - Assign the Rx Rate Freq value presents for PCIE Gen 5 for datawidth = 2</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_rate_freq_pcie5_datawidth1</span><br/>
          <span class="sdescdet">pcsif_pma_rx_rate_freq_pcie5_datawidth1[6:4]</span><br/>
          <span class="ldescdet">PCIE Gen 5 Rx Rate Freq - Assign the Rx Rate Freq value presents for PCIE Gen 5 for datawidth = 1</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_rate_freq_pcie5_datawidth0</span><br/>
          <span class="sdescdet">pcsif_pma_rx_rate_freq_pcie5_datawidth0[2:0]</span><br/>
          <span class="ldescdet">PCIE Gen 5 Rx Rate Freq - Assign the Rx Rate Freq value presents for PCIE Gen 5 for datawidth = 0</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6EAEB756E000BB3F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000034</span> Register(32 bit) pcsif2pma_pcie_rx_rate_cfg_3</span><br/>
      <span class="sdescdet">PCS Rx PCIE Rate configuration</span><br/>
      <span class="ldescdet">PCS Rx PCIE Rate configuration
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100c34</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x66557766</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="4">pcsif_pma_rx_mode_sel_pcie2_datawidth3</td>
        <td class="fldnorm" colspan="4">pcsif_pma_rx_mode_sel_pcie2_datawidth2</td>
        <td class="fldnorm" colspan="4">pcsif_pma_rx_mode_sel_pcie2_datawidth1</td>
        <td class="fldnorm" colspan="4">pcsif_pma_rx_mode_sel_pcie2_datawidth0</td>
        <td class="fldnorm" colspan="4">pcsif_pma_rx_mode_sel_pcie1_datawidth3</td>
        <td class="fldnorm" colspan="4">pcsif_pma_rx_mode_sel_pcie1_datawidth2</td>
        <td class="fldnorm" colspan="4">pcsif_pma_rx_mode_sel_pcie1_datawidth1</td>
        <td class="fldnorm" colspan="4">pcsif_pma_rx_mode_sel_pcie1_datawidth0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_mode_sel_pcie2_datawidth3</span><br/>
          <span class="sdescdet">pcsif_pma_rx_mode_sel_pcie2_datawidth3[31:28]</span><br/>
          <span class="ldescdet">PCIE Gen 2 Rx Mode Select - Assign the Rx Mode Select value presents for PCIE Gen 2 for datawidth = 3</span></p>
          <p><b>Reset: </b>hex:0x6;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_mode_sel_pcie2_datawidth2</span><br/>
          <span class="sdescdet">pcsif_pma_rx_mode_sel_pcie2_datawidth2[27:24]</span><br/>
          <span class="ldescdet">PCIE Gen 2 Rx Mode Select - Assign the Rx Mode Select value presents for PCIE Gen 2 for datawidth = 2</span></p>
          <p><b>Reset: </b>hex:0x6;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_mode_sel_pcie2_datawidth1</span><br/>
          <span class="sdescdet">pcsif_pma_rx_mode_sel_pcie2_datawidth1[23:20]</span><br/>
          <span class="ldescdet">PCIE Gen 2 Rx Mode Select - Assign the Rx Mode Select value presents for PCIE Gen 2 for datawidth = 1</span></p>
          <p><b>Reset: </b>hex:0x5;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_mode_sel_pcie2_datawidth0</span><br/>
          <span class="sdescdet">pcsif_pma_rx_mode_sel_pcie2_datawidth0[19:16]</span><br/>
          <span class="ldescdet">PCIE Gen 2 Rx Mode Select - Assign the Rx Mode Select value presents for PCIE Gen 2 for datawidth = 0</span></p>
          <p><b>Reset: </b>hex:0x5;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_mode_sel_pcie1_datawidth3</span><br/>
          <span class="sdescdet">pcsif_pma_rx_mode_sel_pcie1_datawidth3[15:12]</span><br/>
          <span class="ldescdet">PCIE Gen 1 Rx Mode Select - Assign the Rx Mode Select value presents for PCIE Gen 1 for datawidth = 3</span></p>
          <p><b>Reset: </b>hex:0x7;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_mode_sel_pcie1_datawidth2</span><br/>
          <span class="sdescdet">pcsif_pma_rx_mode_sel_pcie1_datawidth2[11:8]</span><br/>
          <span class="ldescdet">PCIE Gen 1 Rx Mode Select - Assign the Rx Mode Select value presents for PCIE Gen 1 for datawidth = 2</span></p>
          <p><b>Reset: </b>hex:0x7;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_mode_sel_pcie1_datawidth1</span><br/>
          <span class="sdescdet">pcsif_pma_rx_mode_sel_pcie1_datawidth1[7:4]</span><br/>
          <span class="ldescdet">PCIE Gen 1 Rx Mode Select - Assign the Rx Mode Select value presents for PCIE Gen 1 for datawidth = 1</span></p>
          <p><b>Reset: </b>hex:0x6;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_mode_sel_pcie1_datawidth0</span><br/>
          <span class="sdescdet">pcsif_pma_rx_mode_sel_pcie1_datawidth0[3:0]</span><br/>
          <span class="ldescdet">PCIE Gen 1 Rx Mode Select - Assign the Rx Mode Select value presents for PCIE Gen 1 for datawidth = 0</span></p>
          <p><b>Reset: </b>hex:0x6;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B3727AF03D64FF55" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000038</span> Register(32 bit) pcsif2pma_pcie_rx_rate_cfg_4</span><br/>
      <span class="sdescdet">PCS Rx PCIE Rate configuration</span><br/>
      <span class="ldescdet">PCS Rx PCIE Rate configuration
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100c38</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x21113222</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="4">pcsif_pma_rx_mode_sel_pcie4_datawidth3</td>
        <td class="fldnorm" colspan="4">pcsif_pma_rx_mode_sel_pcie4_datawidth2</td>
        <td class="fldnorm" colspan="4">pcsif_pma_rx_mode_sel_pcie4_datawidth1</td>
        <td class="fldnorm" colspan="4">pcsif_pma_rx_mode_sel_pcie4_datawidth0</td>
        <td class="fldnorm" colspan="4">pcsif_pma_rx_mode_sel_pcie3_datawidth3</td>
        <td class="fldnorm" colspan="4">pcsif_pma_rx_mode_sel_pcie3_datawidth2</td>
        <td class="fldnorm" colspan="4">pcsif_pma_rx_mode_sel_pcie3_datawidth1</td>
        <td class="fldnorm" colspan="4">pcsif_pma_rx_mode_sel_pcie3_datawidth0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_mode_sel_pcie4_datawidth3</span><br/>
          <span class="sdescdet">pcsif_pma_rx_mode_sel_pcie4_datawidth3[31:28]</span><br/>
          <span class="ldescdet">PCIE Gen 4 Rx Mode Select - Assign the Rx Mode Select value presents for PCIE Gen 4 for datawidth = 3</span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_mode_sel_pcie4_datawidth2</span><br/>
          <span class="sdescdet">pcsif_pma_rx_mode_sel_pcie4_datawidth2[27:24]</span><br/>
          <span class="ldescdet">PCIE Gen 4 Rx Mode Select - Assign the Rx Mode Select value presents for PCIE Gen 4 for datawidth = 2</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_mode_sel_pcie4_datawidth1</span><br/>
          <span class="sdescdet">pcsif_pma_rx_mode_sel_pcie4_datawidth1[23:20]</span><br/>
          <span class="ldescdet">PCIE Gen 4 Rx Mode Select - Assign the Rx Mode Select value presents for PCIE Gen 4 for datawidth = 1</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_mode_sel_pcie4_datawidth0</span><br/>
          <span class="sdescdet">pcsif_pma_rx_mode_sel_pcie4_datawidth0[19:16]</span><br/>
          <span class="ldescdet">PCIE Gen 4 Rx Mode Select - Assign the Rx Mode Select value presents for PCIE Gen 4 for datawidth = 0</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_mode_sel_pcie3_datawidth3</span><br/>
          <span class="sdescdet">pcsif_pma_rx_mode_sel_pcie3_datawidth3[15:12]</span><br/>
          <span class="ldescdet">PCIE Gen 3 Rx Mode Select - Assign the Rx Mode Select value presents for PCIE Gen 3 for datawidth = 3</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_mode_sel_pcie3_datawidth2</span><br/>
          <span class="sdescdet">pcsif_pma_rx_mode_sel_pcie3_datawidth2[11:8]</span><br/>
          <span class="ldescdet">PCIE Gen 3 Rx Mode Select - Assign the Rx Mode Select value presents for PCIE Gen 3 for datawidth = 2</span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_mode_sel_pcie3_datawidth1</span><br/>
          <span class="sdescdet">pcsif_pma_rx_mode_sel_pcie3_datawidth1[7:4]</span><br/>
          <span class="ldescdet">PCIE Gen 3 Rx Mode Select - Assign the Rx Mode Select value presents for PCIE Gen 3 for datawidth = 1</span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_mode_sel_pcie3_datawidth0</span><br/>
          <span class="sdescdet">pcsif_pma_rx_mode_sel_pcie3_datawidth0[3:0]</span><br/>
          <span class="ldescdet">PCIE Gen 3 Rx Mode Select - Assign the Rx Mode Select value presents for PCIE Gen 3 for datawidth = 0</span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5CF02B3D574717E5" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000003c</span> Register(32 bit) pcsif2pma_pcie_rx_rate_cfg_5</span><br/>
      <span class="sdescdet">PCS Rx PCIE Rate configuration</span><br/>
      <span class="ldescdet">PCS Rx PCIE Rate configuration
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100c3c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00001000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="4">pcsif_pma_rx_mode_sel_pcie6_datawidth3</td>
        <td class="fldnorm" colspan="4">pcsif_pma_rx_mode_sel_pcie6_datawidth2</td>
        <td class="fldnorm" colspan="4">pcsif_pma_rx_mode_sel_pcie6_datawidth1</td>
        <td class="fldnorm" colspan="4">pcsif_pma_rx_mode_sel_pcie6_datawidth0</td>
        <td class="fldnorm" colspan="4">pcsif_pma_rx_mode_sel_pcie5_datawidth3</td>
        <td class="fldnorm" colspan="4">pcsif_pma_rx_mode_sel_pcie5_datawidth2</td>
        <td class="fldnorm" colspan="4">pcsif_pma_rx_mode_sel_pcie5_datawidth1</td>
        <td class="fldnorm" colspan="4">pcsif_pma_rx_mode_sel_pcie5_datawidth0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_mode_sel_pcie6_datawidth3</span><br/>
          <span class="sdescdet">pcsif_pma_rx_mode_sel_pcie6_datawidth3[31:28]</span><br/>
          <span class="ldescdet">PCIE Gen 6 Rx Mode Select - Assign the Rx Mode Select value presents for PCIE Gen 6 for datawidth = 3</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_mode_sel_pcie6_datawidth2</span><br/>
          <span class="sdescdet">pcsif_pma_rx_mode_sel_pcie6_datawidth2[27:24]</span><br/>
          <span class="ldescdet">PCIE Gen 6 Rx Mode Select - Assign the Rx Mode Select value presents for PCIE Gen 6 for datawidth = 2</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_mode_sel_pcie6_datawidth1</span><br/>
          <span class="sdescdet">pcsif_pma_rx_mode_sel_pcie6_datawidth1[23:20]</span><br/>
          <span class="ldescdet">PCIE Gen 6 Rx Mode Select - Assign the Rx Mode Select value presents for PCIE Gen 6 for datawidth = 1</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_mode_sel_pcie6_datawidth0</span><br/>
          <span class="sdescdet">pcsif_pma_rx_mode_sel_pcie6_datawidth0[19:16]</span><br/>
          <span class="ldescdet">PCIE Gen 6 Rx Mode Select - Assign the Rx Mode Select value presents for PCIE Gen 6 for datawidth = 0</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_mode_sel_pcie5_datawidth3</span><br/>
          <span class="sdescdet">pcsif_pma_rx_mode_sel_pcie5_datawidth3[15:12]</span><br/>
          <span class="ldescdet">PCIE Gen 5 Rx Mode Select - Assign the Rx Mode Select value presents for PCIE Gen 5 for datawidth = 3</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_mode_sel_pcie5_datawidth2</span><br/>
          <span class="sdescdet">pcsif_pma_rx_mode_sel_pcie5_datawidth2[11:8]</span><br/>
          <span class="ldescdet">PCIE Gen 5 Rx Mode Select - Assign the Rx Mode Select value presents for PCIE Gen 5 for datawidth = 2</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_mode_sel_pcie5_datawidth1</span><br/>
          <span class="sdescdet">pcsif_pma_rx_mode_sel_pcie5_datawidth1[7:4]</span><br/>
          <span class="ldescdet">PCIE Gen 5 Rx Mode Select - Assign the Rx Mode Select value presents for PCIE Gen 5 for datawidth = 1</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_mode_sel_pcie5_datawidth0</span><br/>
          <span class="sdescdet">pcsif_pma_rx_mode_sel_pcie5_datawidth0[3:0]</span><br/>
          <span class="ldescdet">PCIE Gen 5 Rx Mode Select - Assign the Rx Mode Select value presents for PCIE Gen 5 for datawidth = 0</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D5F5FB3A2C5537FE" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000040</span> Register(32 bit) pcsif2pma_usb_rx_rate_cfg_0</span><br/>
      <span class="sdescdet">PCS Rx USB Rate configuration</span><br/>
      <span class="ldescdet">PCS Rx USB Rate configuration
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100c40</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x11110000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x88888888</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x88888888</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">pcsif_pma_rx_rate_freq_usb2_datawidth3</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">pcsif_pma_rx_rate_freq_usb2_datawidth2</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">pcsif_pma_rx_rate_freq_usb2_datawidth1</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">pcsif_pma_rx_rate_freq_usb2_datawidth0</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">pcsif_pma_rx_rate_freq_usb1_datawidth3</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">pcsif_pma_rx_rate_freq_usb1_datawidth2</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">pcsif_pma_rx_rate_freq_usb1_datawidth1</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">pcsif_pma_rx_rate_freq_usb1_datawidth0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[30:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_rate_freq_usb2_datawidth3</span><br/>
          <span class="sdescdet">pcsif_pma_rx_rate_freq_usb2_datawidth3[30:28]</span><br/>
          <span class="ldescdet">USB Gen 2 Rx Rate Freq - Assign the Rx Rate Freq value presents for USB Gen 2 for datawidth = 3</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_rate_freq_usb2_datawidth2</span><br/>
          <span class="sdescdet">pcsif_pma_rx_rate_freq_usb2_datawidth2[26:24]</span><br/>
          <span class="ldescdet">USB Gen 2 Rx Rate Freq - Assign the Rx Rate Freq value presents for USB Gen 2 for datawidth = 2</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_rate_freq_usb2_datawidth1</span><br/>
          <span class="sdescdet">pcsif_pma_rx_rate_freq_usb2_datawidth1[22:20]</span><br/>
          <span class="ldescdet">USB Gen 2 Rx Rate Freq - Assign the Rx Rate Freq value presents for USB Gen 2 for datawidth = 1</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_rate_freq_usb2_datawidth0</span><br/>
          <span class="sdescdet">pcsif_pma_rx_rate_freq_usb2_datawidth0[18:16]</span><br/>
          <span class="ldescdet">USB Gen 2 Rx Rate Freq - Assign the Rx Rate Freq value presents for USB Gen 2 for datawidth = 0</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_rate_freq_usb1_datawidth3</span><br/>
          <span class="sdescdet">pcsif_pma_rx_rate_freq_usb1_datawidth3[14:12]</span><br/>
          <span class="ldescdet">USB Gen 1 Rx Rate Freq - Assign the Rx Rate Freq value presents for USB Gen 1 for datawidth = 3</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_rate_freq_usb1_datawidth2</span><br/>
          <span class="sdescdet">pcsif_pma_rx_rate_freq_usb1_datawidth2[10:8]</span><br/>
          <span class="ldescdet">USB Gen 1 Rx Rate Freq - Assign the Rx Rate Freq value presents for USB Gen 1 for datawidth = 2</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_rate_freq_usb1_datawidth1</span><br/>
          <span class="sdescdet">pcsif_pma_rx_rate_freq_usb1_datawidth1[6:4]</span><br/>
          <span class="ldescdet">USB Gen 1 Rx Rate Freq - Assign the Rx Rate Freq value presents for USB Gen 1 for datawidth = 1</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_rate_freq_usb1_datawidth0</span><br/>
          <span class="sdescdet">pcsif_pma_rx_rate_freq_usb1_datawidth0[2:0]</span><br/>
          <span class="ldescdet">USB Gen 1 Rx Rate Freq - Assign the Rx Rate Freq value presents for USB Gen 1 for datawidth = 0</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_584A1C6179B04A3B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000044</span> Register(32 bit) pcsif2pma_usb_rx_rate_cfg_1</span><br/>
      <span class="sdescdet">PCS Rx USB Rate configuration</span><br/>
      <span class="ldescdet">PCS Rx USB Rate configuration
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100c44</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="4">pcsif_pma_rx_mode_sel_usb2_datawidth3</td>
        <td class="fldnorm" colspan="4">pcsif_pma_rx_mode_sel_usb2_datawidth2</td>
        <td class="fldnorm" colspan="4">pcsif_pma_rx_mode_sel_usb2_datawidth1</td>
        <td class="fldnorm" colspan="4">pcsif_pma_rx_mode_sel_usb2_datawidth0</td>
        <td class="fldnorm" colspan="4">pcsif_pma_rx_mode_sel_usb1_datawidth3</td>
        <td class="fldnorm" colspan="4">pcsif_pma_rx_mode_sel_usb1_datawidth2</td>
        <td class="fldnorm" colspan="4">pcsif_pma_rx_mode_sel_usb1_datawidth1</td>
        <td class="fldnorm" colspan="4">pcsif_pma_rx_mode_sel_usb1_datawidth0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_mode_sel_usb2_datawidth3</span><br/>
          <span class="sdescdet">pcsif_pma_rx_mode_sel_usb2_datawidth3[31:28]</span><br/>
          <span class="ldescdet">USB Gen 2 Rx Mode Select - Assign the Rx Mode Select value presents for USB Gen 2 for datawidth = 3</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_mode_sel_usb2_datawidth2</span><br/>
          <span class="sdescdet">pcsif_pma_rx_mode_sel_usb2_datawidth2[27:24]</span><br/>
          <span class="ldescdet">USB Gen 2 Rx Mode Select - Assign the Rx Mode Select value presents for USB Gen 2 for datawidth = 2</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_mode_sel_usb2_datawidth1</span><br/>
          <span class="sdescdet">pcsif_pma_rx_mode_sel_usb2_datawidth1[23:20]</span><br/>
          <span class="ldescdet">USB Gen 2 Rx Mode Select - Assign the Rx Mode Select value presents for USB Gen 2 for datawidth = 1</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_mode_sel_usb2_datawidth0</span><br/>
          <span class="sdescdet">pcsif_pma_rx_mode_sel_usb2_datawidth0[19:16]</span><br/>
          <span class="ldescdet">USB Gen 2 Rx Mode Select - Assign the Rx Mode Select value presents for USB Gen 2 for datawidth = 0</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_mode_sel_usb1_datawidth3</span><br/>
          <span class="sdescdet">pcsif_pma_rx_mode_sel_usb1_datawidth3[15:12]</span><br/>
          <span class="ldescdet">USB Gen 1 Rx Mode Select - Assign the Rx Mode Select value presents for USB Gen 1 for datawidth = 3</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_mode_sel_usb1_datawidth2</span><br/>
          <span class="sdescdet">pcsif_pma_rx_mode_sel_usb1_datawidth2[11:8]</span><br/>
          <span class="ldescdet">USB Gen 1 Rx Mode Select - Assign the Rx Mode Select value presents for USB Gen 1 for datawidth = 2</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_mode_sel_usb1_datawidth1</span><br/>
          <span class="sdescdet">pcsif_pma_rx_mode_sel_usb1_datawidth1[7:4]</span><br/>
          <span class="ldescdet">USB Gen 1 Rx Mode Select - Assign the Rx Mode Select value presents for USB Gen 1 for datawidth = 1</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_mode_sel_usb1_datawidth0</span><br/>
          <span class="sdescdet">pcsif_pma_rx_mode_sel_usb1_datawidth0[3:0]</span><br/>
          <span class="ldescdet">USB Gen 1 Rx Mode Select - Assign the Rx Mode Select value presents for USB Gen 1 for datawidth = 0</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_FFAD7BEFEE2DAAC3" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000048</span> Register(32 bit) pcsif2pma_upi_rx_rate_cfg_0</span><br/>
      <span class="sdescdet">PCS Rx UPI Rate configuration</span><br/>
      <span class="ldescdet">PCS Rx UPI Rate configuration
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100c48</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x88888888</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x88888888</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">pcsif_pma_rx_rate_freq_upi2_datawidth3</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">pcsif_pma_rx_rate_freq_upi2_datawidth2</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">pcsif_pma_rx_rate_freq_upi2_datawidth1</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">pcsif_pma_rx_rate_freq_upi2_datawidth0</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">pcsif_pma_rx_rate_freq_upi1_datawidth3</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">pcsif_pma_rx_rate_freq_upi1_datawidth2</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">pcsif_pma_rx_rate_freq_upi1_datawidth1</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">pcsif_pma_rx_rate_freq_upi1_datawidth0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[30:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_rate_freq_upi2_datawidth3</span><br/>
          <span class="sdescdet">pcsif_pma_rx_rate_freq_upi2_datawidth3[30:28]</span><br/>
          <span class="ldescdet">UPI Gen 2 Rx Rate Freq - Assign the Rx Rate Freq value presents for UPI Gen 2 for datawidth = 3</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_rate_freq_upi2_datawidth2</span><br/>
          <span class="sdescdet">pcsif_pma_rx_rate_freq_upi2_datawidth2[26:24]</span><br/>
          <span class="ldescdet">UPI Gen 2 Rx Rate Freq - Assign the Rx Rate Freq value presents for UPI Gen 2 for datawidth = 2</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_rate_freq_upi2_datawidth1</span><br/>
          <span class="sdescdet">pcsif_pma_rx_rate_freq_upi2_datawidth1[22:20]</span><br/>
          <span class="ldescdet">UPI Gen 2 Rx Rate Freq - Assign the Rx Rate Freq value presents for UPI Gen 2 for datawidth = 1</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_rate_freq_upi2_datawidth0</span><br/>
          <span class="sdescdet">pcsif_pma_rx_rate_freq_upi2_datawidth0[18:16]</span><br/>
          <span class="ldescdet">UPI Gen 2 Rx Rate Freq - Assign the Rx Rate Freq value presents for UPI Gen 2 for datawidth = 0</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_rate_freq_upi1_datawidth3</span><br/>
          <span class="sdescdet">pcsif_pma_rx_rate_freq_upi1_datawidth3[14:12]</span><br/>
          <span class="ldescdet">UPI Gen 1 Rx Rate Freq - Assign the Rx Rate Freq value presents for UPI Gen 1 for datawidth = 3</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_rate_freq_upi1_datawidth2</span><br/>
          <span class="sdescdet">pcsif_pma_rx_rate_freq_upi1_datawidth2[10:8]</span><br/>
          <span class="ldescdet">UPI Gen 1 Rx Rate Freq - Assign the Rx Rate Freq value presents for UPI Gen 1 for datawidth = 2</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_rate_freq_upi1_datawidth1</span><br/>
          <span class="sdescdet">pcsif_pma_rx_rate_freq_upi1_datawidth1[6:4]</span><br/>
          <span class="ldescdet">UPI Gen 1 Rx Rate Freq - Assign the Rx Rate Freq value presents for UPI Gen 1 for datawidth = 1</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_rate_freq_upi1_datawidth0</span><br/>
          <span class="sdescdet">pcsif_pma_rx_rate_freq_upi1_datawidth0[2:0]</span><br/>
          <span class="ldescdet">UPI Gen 1 Rx Rate Freq - Assign the Rx Rate Freq value presents for UPI Gen 1 for datawidth = 0</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D74ACA64E9DFF325" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000004c</span> Register(32 bit) pcsif2pma_upi_rx_rate_cfg_1</span><br/>
      <span class="sdescdet">PCS Rx UPI Rate configuration</span><br/>
      <span class="ldescdet">PCS Rx UPI Rate configuration
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100c4c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x88888888</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x88888888</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">pcsif_pma_rx_rate_freq_upi4_datawidth3</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">pcsif_pma_rx_rate_freq_upi4_datawidth2</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">pcsif_pma_rx_rate_freq_upi4_datawidth1</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">pcsif_pma_rx_rate_freq_upi4_datawidth0</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">pcsif_pma_rx_rate_freq_upi3_datawidth3</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">pcsif_pma_rx_rate_freq_upi3_datawidth2</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">pcsif_pma_rx_rate_freq_upi3_datawidth1</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">pcsif_pma_rx_rate_freq_upi3_datawidth0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[30:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_rate_freq_upi4_datawidth3</span><br/>
          <span class="sdescdet">pcsif_pma_rx_rate_freq_upi4_datawidth3[30:28]</span><br/>
          <span class="ldescdet">UPI Gen 4 Rx Rate Freq - Assign the Rx Rate Freq value presents for UPI Gen 4 for datawidth = 3</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_rate_freq_upi4_datawidth2</span><br/>
          <span class="sdescdet">pcsif_pma_rx_rate_freq_upi4_datawidth2[26:24]</span><br/>
          <span class="ldescdet">UPI Gen 4 Rx Rate Freq - Assign the Rx Rate Freq value presents for UPI Gen 4 for datawidth = 2</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_rate_freq_upi4_datawidth1</span><br/>
          <span class="sdescdet">pcsif_pma_rx_rate_freq_upi4_datawidth1[22:20]</span><br/>
          <span class="ldescdet">UPI Gen 4 Rx Rate Freq - Assign the Rx Rate Freq value presents for UPI Gen 4 for datawidth = 1</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_rate_freq_upi4_datawidth0</span><br/>
          <span class="sdescdet">pcsif_pma_rx_rate_freq_upi4_datawidth0[18:16]</span><br/>
          <span class="ldescdet">UPI Gen 4 Rx Rate Freq - Assign the Rx Rate Freq value presents for UPI Gen 4 for datawidth = 0</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_rate_freq_upi3_datawidth3</span><br/>
          <span class="sdescdet">pcsif_pma_rx_rate_freq_upi3_datawidth3[14:12]</span><br/>
          <span class="ldescdet">UPI Gen 3 Rx Rate Freq - Assign the Rx Rate Freq value presents for UPI Gen 3 for datawidth = 3</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_rate_freq_upi3_datawidth2</span><br/>
          <span class="sdescdet">pcsif_pma_rx_rate_freq_upi3_datawidth2[10:8]</span><br/>
          <span class="ldescdet">UPI Gen 3 Rx Rate Freq - Assign the Rx Rate Freq value presents for UPI Gen 3 for datawidth = 2</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_rate_freq_upi3_datawidth1</span><br/>
          <span class="sdescdet">pcsif_pma_rx_rate_freq_upi3_datawidth1[6:4]</span><br/>
          <span class="ldescdet">UPI Gen 3 Rx Rate Freq - Assign the Rx Rate Freq value presents for UPI Gen 3 for datawidth = 1</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_rate_freq_upi3_datawidth0</span><br/>
          <span class="sdescdet">pcsif_pma_rx_rate_freq_upi3_datawidth0[2:0]</span><br/>
          <span class="ldescdet">UPI Gen 3 Rx Rate Freq - Assign the Rx Rate Freq value presents for UPI Gen 3 for datawidth = 0</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6B8BCAF94F36FDED" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000050</span> Register(32 bit) pcsif2pma_upi_rx_rate_cfg_2</span><br/>
      <span class="sdescdet">PCS Rx UPI Rate configuration</span><br/>
      <span class="ldescdet">PCS Rx UPI Rate configuration
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100c50</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x11110000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="4">pcsif_pma_rx_mode_sel_upi2_datawidth3</td>
        <td class="fldnorm" colspan="4">pcsif_pma_rx_mode_sel_upi2_datawidth2</td>
        <td class="fldnorm" colspan="4">pcsif_pma_rx_mode_sel_upi2_datawidth1</td>
        <td class="fldnorm" colspan="4">pcsif_pma_rx_mode_sel_upi2_datawidth0</td>
        <td class="fldnorm" colspan="4">pcsif_pma_rx_mode_sel_upi1_datawidth3</td>
        <td class="fldnorm" colspan="4">pcsif_pma_rx_mode_sel_upi1_datawidth2</td>
        <td class="fldnorm" colspan="4">pcsif_pma_rx_mode_sel_upi1_datawidth1</td>
        <td class="fldnorm" colspan="4">pcsif_pma_rx_mode_sel_upi1_datawidth0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_mode_sel_upi2_datawidth3</span><br/>
          <span class="sdescdet">pcsif_pma_rx_mode_sel_upi2_datawidth3[31:28]</span><br/>
          <span class="ldescdet">UPI Gen 2 Rx Mode Select - Assign the Rx Mode Select value presents for UPI Gen 2 for datawidth = 3</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_mode_sel_upi2_datawidth2</span><br/>
          <span class="sdescdet">pcsif_pma_rx_mode_sel_upi2_datawidth2[27:24]</span><br/>
          <span class="ldescdet">UPI Gen 2 Rx Mode Select - Assign the Rx Mode Select value presents for UPI Gen 2 for datawidth = 2</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_mode_sel_upi2_datawidth1</span><br/>
          <span class="sdescdet">pcsif_pma_rx_mode_sel_upi2_datawidth1[23:20]</span><br/>
          <span class="ldescdet">UPI Gen 2 Rx Mode Select - Assign the Rx Mode Select value presents for UPI Gen 2 for datawidth = 1</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_mode_sel_upi2_datawidth0</span><br/>
          <span class="sdescdet">pcsif_pma_rx_mode_sel_upi2_datawidth0[19:16]</span><br/>
          <span class="ldescdet">UPI Gen 2 Rx Mode Select - Assign the Rx Mode Select value presents for UPI Gen 2 for datawidth = 0</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_mode_sel_upi1_datawidth3</span><br/>
          <span class="sdescdet">pcsif_pma_rx_mode_sel_upi1_datawidth3[15:12]</span><br/>
          <span class="ldescdet">UPI Gen 1 Rx Mode Select - Assign the Rx Mode Select value presents for UPI Gen 1 for datawidth = 3</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_mode_sel_upi1_datawidth2</span><br/>
          <span class="sdescdet">pcsif_pma_rx_mode_sel_upi1_datawidth2[11:8]</span><br/>
          <span class="ldescdet">UPI Gen 1 Rx Mode Select - Assign the Rx Mode Select value presents for UPI Gen 1 for datawidth = 2</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_mode_sel_upi1_datawidth1</span><br/>
          <span class="sdescdet">pcsif_pma_rx_mode_sel_upi1_datawidth1[7:4]</span><br/>
          <span class="ldescdet">UPI Gen 1 Rx Mode Select - Assign the Rx Mode Select value presents for UPI Gen 1 for datawidth = 1</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_mode_sel_upi1_datawidth0</span><br/>
          <span class="sdescdet">pcsif_pma_rx_mode_sel_upi1_datawidth0[3:0]</span><br/>
          <span class="ldescdet">UPI Gen 1 Rx Mode Select - Assign the Rx Mode Select value presents for UPI Gen 1 for datawidth = 0</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_98C4B81248DE5D5E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000054</span> Register(32 bit) pcsif2pma_upi_rx_rate_cfg_3</span><br/>
      <span class="sdescdet">PCS Rx UPI Rate configuration</span><br/>
      <span class="ldescdet">PCS Rx UPI Rate configuration
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100c54</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x33332222</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="4">pcsif_pma_rx_mode_sel_upi4_datawidth3</td>
        <td class="fldnorm" colspan="4">pcsif_pma_rx_mode_sel_upi4_datawidth2</td>
        <td class="fldnorm" colspan="4">pcsif_pma_rx_mode_sel_upi4_datawidth1</td>
        <td class="fldnorm" colspan="4">pcsif_pma_rx_mode_sel_upi4_datawidth0</td>
        <td class="fldnorm" colspan="4">pcsif_pma_rx_mode_sel_upi3_datawidth3</td>
        <td class="fldnorm" colspan="4">pcsif_pma_rx_mode_sel_upi3_datawidth2</td>
        <td class="fldnorm" colspan="4">pcsif_pma_rx_mode_sel_upi3_datawidth1</td>
        <td class="fldnorm" colspan="4">pcsif_pma_rx_mode_sel_upi3_datawidth0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_mode_sel_upi4_datawidth3</span><br/>
          <span class="sdescdet">pcsif_pma_rx_mode_sel_upi4_datawidth3[31:28]</span><br/>
          <span class="ldescdet">UPI Gen 4 Rx Mode Select - Assign the Rx Mode Select value presents for UPI Gen 4 for datawidth = 3</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_mode_sel_upi4_datawidth2</span><br/>
          <span class="sdescdet">pcsif_pma_rx_mode_sel_upi4_datawidth2[27:24]</span><br/>
          <span class="ldescdet">UPI Gen 4 Rx Mode Select - Assign the Rx Mode Select value presents for UPI Gen 4 for datawidth = 2</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_mode_sel_upi4_datawidth1</span><br/>
          <span class="sdescdet">pcsif_pma_rx_mode_sel_upi4_datawidth1[23:20]</span><br/>
          <span class="ldescdet">UPI Gen 4 Rx Mode Select - Assign the Rx Mode Select value presents for UPI Gen 4 for datawidth = 1</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_mode_sel_upi4_datawidth0</span><br/>
          <span class="sdescdet">pcsif_pma_rx_mode_sel_upi4_datawidth0[19:16]</span><br/>
          <span class="ldescdet">UPI Gen 4 Rx Mode Select - Assign the Rx Mode Select value presents for UPI Gen 4 for datawidth = 0</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_mode_sel_upi3_datawidth3</span><br/>
          <span class="sdescdet">pcsif_pma_rx_mode_sel_upi3_datawidth3[15:12]</span><br/>
          <span class="ldescdet">UPI Gen 3 Rx Mode Select - Assign the Rx Mode Select value presents for UPI Gen 3 for datawidth = 3</span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_mode_sel_upi3_datawidth2</span><br/>
          <span class="sdescdet">pcsif_pma_rx_mode_sel_upi3_datawidth2[11:8]</span><br/>
          <span class="ldescdet">UPI Gen 3 Rx Mode Select - Assign the Rx Mode Select value presents for UPI Gen 3 for datawidth = 2</span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_mode_sel_upi3_datawidth1</span><br/>
          <span class="sdescdet">pcsif_pma_rx_mode_sel_upi3_datawidth1[7:4]</span><br/>
          <span class="ldescdet">UPI Gen 3 Rx Mode Select - Assign the Rx Mode Select value presents for UPI Gen 3 for datawidth = 1</span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pma_rx_mode_sel_upi3_datawidth0</span><br/>
          <span class="sdescdet">pcsif_pma_rx_mode_sel_upi3_datawidth0[3:0]</span><br/>
          <span class="ldescdet">UPI Gen 3 Rx Mode Select - Assign the Rx Mode Select value presents for UPI Gen 3 for datawidth = 0</span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_188B3454248037E3" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000058</span> Register(32 bit) pcstxdrv_txffe_c0_gen1_cfg_0</span><br/>
      <span class="sdescdet">PCS Tx Driver - Txffe Coefficient - C0 Gen 1</span><br/>
      <span class="ldescdet">PCS Tx Driver - Txffe Coefficient - C0 Gen 1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100c58</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x01122626</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xc0c0c0c0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xc0c0c0c0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_c0_gen1_3</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_c0_gen1_2</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_c0_gen1_1</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_c0_gen1_0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[29:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_c0_gen1_3</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_c0_gen1_3[29:24]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient C0 For PCIE Gen 1 Full Swing when TxMargin at 3</span></p>
          <p><b>Reset: </b>hex:0x01;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_c0_gen1_2</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_c0_gen1_2[21:16]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient C0 For PCIE Gen 1 Full Swing when TxMargin at 2</span></p>
          <p><b>Reset: </b>hex:0x12;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_c0_gen1_1</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_c0_gen1_1[13:8]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient C0 For PCIE Gen 1 Full Swing when TxMargin at 1</span></p>
          <p><b>Reset: </b>hex:0x26;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_c0_gen1_0</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_c0_gen1_0[5:0]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient C0 For PCIE Gen 1 Full Swing when TxMargin at 0</span></p>
          <p><b>Reset: </b>hex:0x26;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C7100C4D9B3105F1" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000005c</span> Register(32 bit) pcstxdrv_txffe_c0_gen1_cfg_1</span><br/>
      <span class="sdescdet">PCS Tx Driver - Txffe Coefficient - C0 Gen 1</span><br/>
      <span class="ldescdet">PCS Tx Driver - Txffe Coefficient - C0 Gen 1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100c5c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xc0c0c0c0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xc0c0c0c0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_c0_gen1_7</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_c0_gen1_6</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_c0_gen1_5</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_c0_gen1_4</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[29:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_c0_gen1_7</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_c0_gen1_7[29:24]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient C0 For PCIE Gen 1 Full Swing when TxMargin at 7</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_c0_gen1_6</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_c0_gen1_6[21:16]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient C0 For PCIE Gen 1 Full Swing when TxMargin at 6</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_c0_gen1_5</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_c0_gen1_5[13:8]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient C0 For PCIE Gen 1 Full Swing when TxMargin at 5</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_c0_gen1_4</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_c0_gen1_4[5:0]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient C0 For PCIE Gen 1 Full Swing when TxMargin at 4</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4431D86073734B58" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000060</span> Register(32 bit) pcstxdrv_txffe_c0_gen1_cfg_2</span><br/>
      <span class="sdescdet">PCS Tx Driver - Txffe Coefficient - C0 Gen 1</span><br/>
      <span class="ldescdet">PCS Tx Driver - Txffe Coefficient - C0 Gen 1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100c60</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x04192d2d</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xc0c0c0c0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xc0c0c0c0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_c0_gen1_11</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_c0_gen1_10</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_c0_gen1_9</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_c0_gen1_8</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[29:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_c0_gen1_11</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_c0_gen1_11[29:24]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient C0 For PCIE Gen 1 Full Swing when TxMargin at 11</span></p>
          <p><b>Reset: </b>hex:0x04;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_c0_gen1_10</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_c0_gen1_10[21:16]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient C0 For PCIE Gen 1 Full Swing when TxMargin at 10</span></p>
          <p><b>Reset: </b>hex:0x19;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_c0_gen1_9</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_c0_gen1_9[13:8]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient C0 For PCIE Gen 1 Full Swing when TxMargin at 9</span></p>
          <p><b>Reset: </b>hex:0x2d;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_c0_gen1_8</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_c0_gen1_8[5:0]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient C0 For PCIE Gen 1 Full Swing when TxMargin at 8</span></p>
          <p><b>Reset: </b>hex:0x2d;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AFB36B057B23A2FB" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000064</span> Register(32 bit) pcstxdrv_txffe_c0_gen1_cfg_3</span><br/>
      <span class="sdescdet">PCS Tx Driver - Txffe Coefficient - C0 Gen 1</span><br/>
      <span class="ldescdet">PCS Tx Driver - Txffe Coefficient - C0 Gen 1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100c64</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xc0c0c0c0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xc0c0c0c0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_c0_gen1_15</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_c0_gen1_14</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_c0_gen1_13</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_c0_gen1_12</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[29:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_c0_gen1_15</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_c0_gen1_15[29:24]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient C0 For PCIE Gen 1 Full Swing when TxMargin at 15</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_c0_gen1_14</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_c0_gen1_14[21:16]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient C0 For PCIE Gen 1 Full Swing when TxMargin at 14</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_c0_gen1_13</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_c0_gen1_13[13:8]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient C0 For PCIE Gen 1 Full Swing when TxMargin at 13</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_c0_gen1_12</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_c0_gen1_12[5:0]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient C0 For PCIE Gen 1 Full Swing when TxMargin at 12</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C2FBFE7B69974C92" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000068</span> Register(32 bit) pcstxdrv_txffe_c0_gen1_cfg_4</span><br/>
      <span class="sdescdet">PCS Tx Driver - Txffe Coefficient - C0 Gen 1</span><br/>
      <span class="ldescdet">PCS Tx Driver - Txffe Coefficient - C0 Gen 1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100c68</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000d0d</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xc0c0c0c0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xc0c0c0c0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_c0_gen1_3_half</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_c0_gen1_2_half</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_c0_gen1_1_half</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_c0_gen1_0_half</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[29:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_c0_gen1_3_half</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_c0_gen1_3_half[29:24]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient C0 For PCIE Gen 1 Half Swing when TxMargin at 3</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_c0_gen1_2_half</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_c0_gen1_2_half[21:16]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient C0 For PCIE Gen 1 Half Swing when TxMargin at 2</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_c0_gen1_1_half</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_c0_gen1_1_half[13:8]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient C0 For PCIE Gen 1 Half Swing when TxMargin at 1</span></p>
          <p><b>Reset: </b>hex:0x0d;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_c0_gen1_0_half</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_c0_gen1_0_half[5:0]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient C0 For PCIE Gen 1 Half Swing when TxMargin at 0</span></p>
          <p><b>Reset: </b>hex:0x0d;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_51348C4A023FE8F3" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000006c</span> Register(32 bit) pcstxdrv_txffe_c0_gen1_cfg_5</span><br/>
      <span class="sdescdet">PCS Tx Driver - Txffe Coefficient - C0 Gen 1</span><br/>
      <span class="ldescdet">PCS Tx Driver - Txffe Coefficient - C0 Gen 1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100c6c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xc0c0c0c0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xc0c0c0c0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_c0_gen1_7_half</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_c0_gen1_6_half</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_c0_gen1_5_half</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_c0_gen1_4_half</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[29:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_c0_gen1_7_half</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_c0_gen1_7_half[29:24]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient C0 For PCIE Gen 1 Half Swing when TxMargin at 7</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_c0_gen1_6_half</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_c0_gen1_6_half[21:16]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient C0 For PCIE Gen 1 Half Swing when TxMargin at 6</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_c0_gen1_5_half</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_c0_gen1_5_half[13:8]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient C0 For PCIE Gen 1 Half Swing when TxMargin at 5</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_c0_gen1_4_half</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_c0_gen1_4_half[5:0]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient C0 For PCIE Gen 1 Half Swing when TxMargin at 4</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D3FE3F4528955446" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000070</span> Register(32 bit) pcstxdrv_txffe_c0_gen1_cfg_6</span><br/>
      <span class="sdescdet">PCS Tx Driver - Txffe Coefficient - C0 Gen 1</span><br/>
      <span class="ldescdet">PCS Tx Driver - Txffe Coefficient - C0 Gen 1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100c70</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0d0d0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xc0c0c0c0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xc0c0c0c0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_c0_gen1_11_half</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_c0_gen1_10_half</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_c0_gen1_9_half</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_c0_gen1_8_half</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[29:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_c0_gen1_11_half</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_c0_gen1_11_half[29:24]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient C0 For PCIE Gen 1 Half Swing when TxMargin at 11</span></p>
          <p><b>Reset: </b>hex:0x0d;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_c0_gen1_10_half</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_c0_gen1_10_half[21:16]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient C0 For PCIE Gen 1 Half Swing when TxMargin at 10</span></p>
          <p><b>Reset: </b>hex:0x0d;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_c0_gen1_9_half</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_c0_gen1_9_half[13:8]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient C0 For PCIE Gen 1 Half Swing when TxMargin at 9</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_c0_gen1_8_half</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_c0_gen1_8_half[5:0]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient C0 For PCIE Gen 1 Half Swing when TxMargin at 8</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5E78FE113E729163" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000074</span> Register(32 bit) pcstxdrv_txffe_c0_gen1_cfg_7</span><br/>
      <span class="sdescdet">PCS Tx Driver - Txffe Coefficient - C0 Gen 1</span><br/>
      <span class="ldescdet">PCS Tx Driver - Txffe Coefficient - C0 Gen 1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100c74</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xc0c0c0c0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xc0c0c0c0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_c0_gen1_15_half</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_c0_gen1_14_half</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_c0_gen1_13_half</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_c0_gen1_12_half</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[29:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_c0_gen1_15_half</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_c0_gen1_15_half[29:24]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient C0 For PCIE Gen 1 Half Swing when TxMargin at 15</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_c0_gen1_14_half</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_c0_gen1_14_half[21:16]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient C0 For PCIE Gen 1 Half Swing when TxMargin at 14</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_c0_gen1_13_half</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_c0_gen1_13_half[13:8]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient C0 For PCIE Gen 1 Half Swing when TxMargin at 13</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_c0_gen1_12_half</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_c0_gen1_12_half[5:0]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient C0 For PCIE Gen 1 Half Swing when TxMargin at 12</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_627671FA687AA809" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000078</span> Register(32 bit) pcstxdrv_txffe_cp1_gen1_cfg_0</span><br/>
      <span class="sdescdet">PCS Tx Driver - Txffe Coefficient - CP1 Gen 1</span><br/>
      <span class="ldescdet">PCS Tx Driver - Txffe Coefficient - CP1 Gen 1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100c78</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0d141919</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xc0c0c0c0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xc0c0c0c0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_cp1_gen1_3</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_cp1_gen1_2</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_cp1_gen1_1</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_cp1_gen1_0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[29:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_cp1_gen1_3</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_cp1_gen1_3[29:24]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient CP1 For PCIE Gen 1 when TxMargin at 3</span></p>
          <p><b>Reset: </b>hex:0x0d;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_cp1_gen1_2</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_cp1_gen1_2[21:16]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient CP1 For PCIE Gen 1 when TxMargin at 2</span></p>
          <p><b>Reset: </b>hex:0x14;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_cp1_gen1_1</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_cp1_gen1_1[13:8]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient CP1 For PCIE Gen 1 when TxMargin at 1</span></p>
          <p><b>Reset: </b>hex:0x19;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_cp1_gen1_0</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_cp1_gen1_0[5:0]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient CP1 For PCIE Gen 1 when TxMargin at 0</span></p>
          <p><b>Reset: </b>hex:0x19;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6E396F338857F754" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000007c</span> Register(32 bit) pcstxdrv_txffe_cp1_gen1_cfg_1</span><br/>
      <span class="sdescdet">PCS Tx Driver - Txffe Coefficient - CP1 Gen 1</span><br/>
      <span class="ldescdet">PCS Tx Driver - Txffe Coefficient - CP1 Gen 1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100c7c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x07070707</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xc0c0c0c0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xc0c0c0c0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_cp1_gen1_7</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_cp1_gen1_6</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_cp1_gen1_5</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_cp1_gen1_4</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[29:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_cp1_gen1_7</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_cp1_gen1_7[29:24]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient CP1 For PCIE Gen 1 when TxMargin at 7</span></p>
          <p><b>Reset: </b>hex:0x07;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_cp1_gen1_6</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_cp1_gen1_6[21:16]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient CP1 For PCIE Gen 1 when TxMargin at 6</span></p>
          <p><b>Reset: </b>hex:0x07;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_cp1_gen1_5</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_cp1_gen1_5[13:8]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient CP1 For PCIE Gen 1 when TxMargin at 5</span></p>
          <p><b>Reset: </b>hex:0x07;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_cp1_gen1_4</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_cp1_gen1_4[5:0]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient CP1 For PCIE Gen 1 when TxMargin at 4</span></p>
          <p><b>Reset: </b>hex:0x07;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_402491B0B390B8DA" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000080</span> Register(32 bit) pcstxdrv_txffe_cp1_gen1_cfg_2</span><br/>
      <span class="sdescdet">PCS Tx Driver - Txffe Coefficient - CP1 Gen 1</span><br/>
      <span class="ldescdet">PCS Tx Driver - Txffe Coefficient - CP1 Gen 1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100c80</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x090d1212</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xc0c0c0c0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xc0c0c0c0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_cp1_gen1_11</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_cp1_gen1_10</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_cp1_gen1_9</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_cp1_gen1_8</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[29:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_cp1_gen1_11</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_cp1_gen1_11[29:24]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient CP1 For PCIE Gen 1 when TxMargin at 11</span></p>
          <p><b>Reset: </b>hex:0x09;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_cp1_gen1_10</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_cp1_gen1_10[21:16]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient CP1 For PCIE Gen 1 when TxMargin at 10</span></p>
          <p><b>Reset: </b>hex:0x0d;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_cp1_gen1_9</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_cp1_gen1_9[13:8]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient CP1 For PCIE Gen 1 when TxMargin at 9</span></p>
          <p><b>Reset: </b>hex:0x12;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_cp1_gen1_8</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_cp1_gen1_8[5:0]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient CP1 For PCIE Gen 1 when TxMargin at 8</span></p>
          <p><b>Reset: </b>hex:0x12;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5B7127305A0993F0" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000084</span> Register(32 bit) pcstxdrv_txffe_cp1_gen1_cfg_3</span><br/>
      <span class="sdescdet">PCS Tx Driver - Txffe Coefficient - CP1 Gen 1</span><br/>
      <span class="ldescdet">PCS Tx Driver - Txffe Coefficient - CP1 Gen 1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100c84</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x05050505</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xc0c0c0c0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xc0c0c0c0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_cp1_gen1_15</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_cp1_gen1_14</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_cp1_gen1_13</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_cp1_gen1_12</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[29:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_cp1_gen1_15</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_cp1_gen1_15[29:24]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient CP1 For PCIE Gen 1 when TxMargin at 15</span></p>
          <p><b>Reset: </b>hex:0x05;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_cp1_gen1_14</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_cp1_gen1_14[21:16]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient CP1 For PCIE Gen 1 when TxMargin at 14</span></p>
          <p><b>Reset: </b>hex:0x05;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_cp1_gen1_13</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_cp1_gen1_13[13:8]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient CP1 For PCIE Gen 1 when TxMargin at 13</span></p>
          <p><b>Reset: </b>hex:0x05;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_cp1_gen1_12</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_cp1_gen1_12[5:0]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient CP1 For PCIE Gen 1 when TxMargin at 12</span></p>
          <p><b>Reset: </b>hex:0x05;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_66BB900C41D27517" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000088</span> Register(32 bit) pcstxdrv_txffe_c0_gen2_cfg_0</span><br/>
      <span class="sdescdet">PCS Tx Driver - Txffe Coefficient - C0 Gen 1</span><br/>
      <span class="ldescdet">PCS Tx Driver - Txffe Coefficient - C0 Gen 1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100c88</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x01122626</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xc0c0c0c0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xc0c0c0c0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_c0_gen2_3</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_c0_gen2_2</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_c0_gen2_1</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_c0_gen2_0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[29:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_c0_gen2_3</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_c0_gen2_3[29:24]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient C0 For PCIE Gen 2 Full Swing when TxMargin at 3</span></p>
          <p><b>Reset: </b>hex:0x01;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_c0_gen2_2</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_c0_gen2_2[21:16]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient C0 For PCIE Gen 2 Full Swing when TxMargin at 2</span></p>
          <p><b>Reset: </b>hex:0x12;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_c0_gen2_1</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_c0_gen2_1[13:8]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient C0 For PCIE Gen 2 Full Swing when TxMargin at 1</span></p>
          <p><b>Reset: </b>hex:0x26;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_c0_gen2_0</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_c0_gen2_0[5:0]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient C0 For PCIE Gen 2 Full Swing when TxMargin at 0</span></p>
          <p><b>Reset: </b>hex:0x26;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_984A6D6D055BE4FE" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000008c</span> Register(32 bit) pcstxdrv_txffe_c0_gen2_cfg_1</span><br/>
      <span class="sdescdet">PCS Tx Driver - Txffe Coefficient - C0 Gen 1</span><br/>
      <span class="ldescdet">PCS Tx Driver - Txffe Coefficient - C0 Gen 1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100c8c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xc0c0c0c0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xc0c0c0c0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_c0_gen2_7</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_c0_gen2_6</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_c0_gen2_5</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_c0_gen2_4</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[29:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_c0_gen2_7</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_c0_gen2_7[29:24]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient C0 For PCIE Gen 2 Full Swing when TxMargin at 7</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_c0_gen2_6</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_c0_gen2_6[21:16]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient C0 For PCIE Gen 2 Full Swing when TxMargin at 6</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_c0_gen2_5</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_c0_gen2_5[13:8]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient C0 For PCIE Gen 2 Full Swing when TxMargin at 5</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_c0_gen2_4</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_c0_gen2_4[5:0]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient C0 For PCIE Gen 2 Full Swing when TxMargin at 4</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2DC21E3FDD772B99" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000090</span> Register(32 bit) pcstxdrv_txffe_c0_gen2_cfg_2</span><br/>
      <span class="sdescdet">PCS Tx Driver - Txffe Coefficient - C0 Gen 1</span><br/>
      <span class="ldescdet">PCS Tx Driver - Txffe Coefficient - C0 Gen 1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100c90</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x04192d2d</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xc0c0c0c0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xc0c0c0c0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_c0_gen2_11</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_c0_gen2_10</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_c0_gen2_9</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_c0_gen2_8</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[29:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_c0_gen2_11</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_c0_gen2_11[29:24]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient C0 For PCIE Gen 2 Full Swing when TxMargin at 11</span></p>
          <p><b>Reset: </b>hex:0x04;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_c0_gen2_10</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_c0_gen2_10[21:16]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient C0 For PCIE Gen 2 Full Swing when TxMargin at 10</span></p>
          <p><b>Reset: </b>hex:0x19;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_c0_gen2_9</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_c0_gen2_9[13:8]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient C0 For PCIE Gen 2 Full Swing when TxMargin at 9</span></p>
          <p><b>Reset: </b>hex:0x2d;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_c0_gen2_8</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_c0_gen2_8[5:0]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient C0 For PCIE Gen 2 Full Swing when TxMargin at 8</span></p>
          <p><b>Reset: </b>hex:0x2d;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2C20002C4FEF6ABE" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000094</span> Register(32 bit) pcstxdrv_txffe_c0_gen2_cfg_3</span><br/>
      <span class="sdescdet">PCS Tx Driver - Txffe Coefficient - C0 Gen 1</span><br/>
      <span class="ldescdet">PCS Tx Driver - Txffe Coefficient - C0 Gen 1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100c94</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xc0c0c0c0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xc0c0c0c0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_c0_gen2_15</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_c0_gen2_14</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_c0_gen2_13</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_c0_gen2_12</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[29:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_c0_gen2_15</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_c0_gen2_15[29:24]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient C0 For PCIE Gen 2 Full Swing when TxMargin at 15</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_c0_gen2_14</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_c0_gen2_14[21:16]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient C0 For PCIE Gen 2 Full Swing when TxMargin at 14</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_c0_gen2_13</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_c0_gen2_13[13:8]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient C0 For PCIE Gen 2 Full Swing when TxMargin at 13</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_c0_gen2_12</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_c0_gen2_12[5:0]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient C0 For PCIE Gen 2 Full Swing when TxMargin at 12</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0D20E33C5BB6F457" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000098</span> Register(32 bit) pcstxdrv_txffe_c0_gen2_cfg_4</span><br/>
      <span class="sdescdet">PCS Tx Driver - Txffe Coefficient - C0 Gen 1</span><br/>
      <span class="ldescdet">PCS Tx Driver - Txffe Coefficient - C0 Gen 1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100c98</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000d0d</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xc0c0c0c0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xc0c0c0c0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_c0_gen2_3_half</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_c0_gen2_2_half</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_c0_gen2_1_half</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_c0_gen2_0_half</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[29:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_c0_gen2_3_half</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_c0_gen2_3_half[29:24]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient C0 For PCIE Gen 2 Half Swing when TxMargin at 3</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_c0_gen2_2_half</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_c0_gen2_2_half[21:16]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient C0 For PCIE Gen 2 Half Swing when TxMargin at 2</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_c0_gen2_1_half</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_c0_gen2_1_half[13:8]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient C0 For PCIE Gen 2 Half Swing when TxMargin at 1</span></p>
          <p><b>Reset: </b>hex:0x0d;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_c0_gen2_0_half</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_c0_gen2_0_half[5:0]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient C0 For PCIE Gen 2 Half Swing when TxMargin at 0</span></p>
          <p><b>Reset: </b>hex:0x0d;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_459C65B6A2BDD8F7" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000009c</span> Register(32 bit) pcstxdrv_txffe_c0_gen2_cfg_5</span><br/>
      <span class="sdescdet">PCS Tx Driver - Txffe Coefficient - C0 Gen 1</span><br/>
      <span class="ldescdet">PCS Tx Driver - Txffe Coefficient - C0 Gen 1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100c9c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xc0c0c0c0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xc0c0c0c0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_c0_gen2_7_half</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_c0_gen2_6_half</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_c0_gen2_5_half</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_c0_gen2_4_half</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[29:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_c0_gen2_7_half</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_c0_gen2_7_half[29:24]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient C0 For PCIE Gen 2 Half Swing when TxMargin at 7</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_c0_gen2_6_half</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_c0_gen2_6_half[21:16]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient C0 For PCIE Gen 2 Half Swing when TxMargin at 6</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_c0_gen2_5_half</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_c0_gen2_5_half[13:8]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient C0 For PCIE Gen 2 Half Swing when TxMargin at 5</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_c0_gen2_4_half</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_c0_gen2_4_half[5:0]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient C0 For PCIE Gen 2 Half Swing when TxMargin at 4</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AE4394E417AFFC48" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000a0</span> Register(32 bit) pcstxdrv_txffe_c0_gen2_cfg_6</span><br/>
      <span class="sdescdet">PCS Tx Driver - Txffe Coefficient - C0 Gen 1</span><br/>
      <span class="ldescdet">PCS Tx Driver - Txffe Coefficient - C0 Gen 1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100ca0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0d0d0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xc0c0c0c0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xc0c0c0c0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_c0_gen2_11_half</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_c0_gen2_10_half</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_c0_gen2_9_half</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_c0_gen2_8_half</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[29:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_c0_gen2_11_half</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_c0_gen2_11_half[29:24]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient C0 For PCIE Gen 2 Half Swing when TxMargin at 11</span></p>
          <p><b>Reset: </b>hex:0x0d;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_c0_gen2_10_half</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_c0_gen2_10_half[21:16]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient C0 For PCIE Gen 2 Half Swing when TxMargin at 10</span></p>
          <p><b>Reset: </b>hex:0x0d;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_c0_gen2_9_half</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_c0_gen2_9_half[13:8]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient C0 For PCIE Gen 2 Half Swing when TxMargin at 9</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_c0_gen2_8_half</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_c0_gen2_8_half[5:0]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient C0 For PCIE Gen 2 Half Swing when TxMargin at 8</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_94116D91F7FA90EE" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000a4</span> Register(32 bit) pcstxdrv_txffe_c0_gen2_cfg_7</span><br/>
      <span class="sdescdet">PCS Tx Driver - Txffe Coefficient - C0 Gen 1</span><br/>
      <span class="ldescdet">PCS Tx Driver - Txffe Coefficient - C0 Gen 1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100ca4</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xc0c0c0c0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xc0c0c0c0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_c0_gen2_15_half</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_c0_gen2_14_half</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_c0_gen2_13_half</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_c0_gen2_12_half</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[29:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_c0_gen2_15_half</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_c0_gen2_15_half[29:24]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient C0 For PCIE Gen 2 Half Swing when TxMargin at 15</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_c0_gen2_14_half</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_c0_gen2_14_half[21:16]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient C0 For PCIE Gen 2 Half Swing when TxMargin at 14</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_c0_gen2_13_half</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_c0_gen2_13_half[13:8]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient C0 For PCIE Gen 2 Half Swing when TxMargin at 13</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_c0_gen2_12_half</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_c0_gen2_12_half[5:0]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient C0 For PCIE Gen 2 Half Swing when TxMargin at 12</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_162AD571E5BC9312" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000a8</span> Register(32 bit) pcstxdrv_txffe_cp1_gen2_cfg_0</span><br/>
      <span class="sdescdet">PCS Tx Driver - Txffe Coefficient - CP1 Gen 1</span><br/>
      <span class="ldescdet">PCS Tx Driver - Txffe Coefficient - CP1 Gen 1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100ca8</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0d141919</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xc0c0c0c0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xc0c0c0c0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_cp1_gen2_3</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_cp1_gen2_2</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_cp1_gen2_1</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_cp1_gen2_0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[29:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_cp1_gen2_3</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_cp1_gen2_3[29:24]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient CP1 For PCIE Gen 2 when TxMargin at 3</span></p>
          <p><b>Reset: </b>hex:0x0d;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_cp1_gen2_2</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_cp1_gen2_2[21:16]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient CP1 For PCIE Gen 2 when TxMargin at 2</span></p>
          <p><b>Reset: </b>hex:0x14;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_cp1_gen2_1</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_cp1_gen2_1[13:8]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient CP1 For PCIE Gen 2 when TxMargin at 1</span></p>
          <p><b>Reset: </b>hex:0x19;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_cp1_gen2_0</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_cp1_gen2_0[5:0]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient CP1 For PCIE Gen 2 when TxMargin at 0</span></p>
          <p><b>Reset: </b>hex:0x19;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0D3DB81BDAA0A6ED" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000ac</span> Register(32 bit) pcstxdrv_txffe_cp1_gen2_cfg_1</span><br/>
      <span class="sdescdet">PCS Tx Driver - Txffe Coefficient - CP1 Gen 1</span><br/>
      <span class="ldescdet">PCS Tx Driver - Txffe Coefficient - CP1 Gen 1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100cac</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x07070707</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xc0c0c0c0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xc0c0c0c0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_cp1_gen2_7</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_cp1_gen2_6</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_cp1_gen2_5</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_cp1_gen2_4</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[29:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_cp1_gen2_7</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_cp1_gen2_7[29:24]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient CP1 For PCIE Gen 2 when TxMargin at 7</span></p>
          <p><b>Reset: </b>hex:0x07;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_cp1_gen2_6</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_cp1_gen2_6[21:16]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient CP1 For PCIE Gen 2 when TxMargin at 6</span></p>
          <p><b>Reset: </b>hex:0x07;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_cp1_gen2_5</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_cp1_gen2_5[13:8]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient CP1 For PCIE Gen 2 when TxMargin at 5</span></p>
          <p><b>Reset: </b>hex:0x07;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_cp1_gen2_4</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_cp1_gen2_4[5:0]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient CP1 For PCIE Gen 2 when TxMargin at 4</span></p>
          <p><b>Reset: </b>hex:0x07;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_190FB0A1FC931876" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000b0</span> Register(32 bit) pcstxdrv_txffe_cp1_gen2_cfg_2</span><br/>
      <span class="sdescdet">PCS Tx Driver - Txffe Coefficient - CP1 Gen 1</span><br/>
      <span class="ldescdet">PCS Tx Driver - Txffe Coefficient - CP1 Gen 1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100cb0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x090d1212</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xc0c0c0c0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xc0c0c0c0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_cp1_gen2_11</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_cp1_gen2_10</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_cp1_gen2_9</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_cp1_gen2_8</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[29:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_cp1_gen2_11</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_cp1_gen2_11[29:24]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient CP1 For PCIE Gen 2 when TxMargin at 11</span></p>
          <p><b>Reset: </b>hex:0x09;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_cp1_gen2_10</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_cp1_gen2_10[21:16]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient CP1 For PCIE Gen 2 when TxMargin at 10</span></p>
          <p><b>Reset: </b>hex:0x0d;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_cp1_gen2_9</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_cp1_gen2_9[13:8]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient CP1 For PCIE Gen 2 when TxMargin at 9</span></p>
          <p><b>Reset: </b>hex:0x12;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_cp1_gen2_8</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_cp1_gen2_8[5:0]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient CP1 For PCIE Gen 2 when TxMargin at 8</span></p>
          <p><b>Reset: </b>hex:0x12;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A8D102C18AB974F8" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000b4</span> Register(32 bit) pcstxdrv_txffe_cp1_gen2_cfg_3</span><br/>
      <span class="sdescdet">PCS Tx Driver - Txffe Coefficient - CP1 Gen 1</span><br/>
      <span class="ldescdet">PCS Tx Driver - Txffe Coefficient - CP1 Gen 1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100cb4</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x05050505</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xc0c0c0c0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xc0c0c0c0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_cp1_gen2_15</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_cp1_gen2_14</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_cp1_gen2_13</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstxdrv_txffe_cp1_gen2_12</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[29:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_cp1_gen2_15</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_cp1_gen2_15[29:24]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient CP1 For PCIE Gen 2 when TxMargin at 15</span></p>
          <p><b>Reset: </b>hex:0x05;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_cp1_gen2_14</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_cp1_gen2_14[21:16]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient CP1 For PCIE Gen 2 when TxMargin at 14</span></p>
          <p><b>Reset: </b>hex:0x05;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_cp1_gen2_13</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_cp1_gen2_13[13:8]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient CP1 For PCIE Gen 2 when TxMargin at 13</span></p>
          <p><b>Reset: </b>hex:0x05;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstxdrv_txffe_cp1_gen2_12</span><br/>
          <span class="sdescdet">pcstxdrv_txffe_cp1_gen2_12[5:0]</span><br/>
          <span class="ldescdet">Tx Driver TxFFE Coefficient CP1 For PCIE Gen 2 when TxMargin at 12</span></p>
          <p><b>Reset: </b>hex:0x05;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_50D9AA1F2CBEC514" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000b8</span> Register(32 bit) pcstx_gen3_preset0</span><br/>
      <span class="sdescdet">PCS PCIE Gen 3 Preset Coefficient</span><br/>
      <span class="ldescdet">PCS PCIE Gen 3 Preset Coefficient
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100cb8</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00019980</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="fldnorm" colspan="18">pcstx_preset0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="accno" colspan="18">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[17:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstx_preset0</span><br/>
          <span class="sdescdet">pcstx_preset0[17:0]</span><br/>
          <span class="ldescdet">PCIe G3 Local Transmitter Coefficient: Preset0</span></p>
          <p><b>Reset: </b>hex:0x19980;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F56A59713F8D6FE9" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000bc</span> Register(32 bit) pcstx_gen3_preset1</span><br/>
      <span class="sdescdet">PCS PCIE Gen 3 Preset Coefficient</span><br/>
      <span class="ldescdet">PCS PCIE Gen 3 Preset Coefficient
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100cbc</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00010bc0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="fldnorm" colspan="18">pcstx_preset1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="accno" colspan="18">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[17:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstx_preset1</span><br/>
          <span class="sdescdet">pcstx_preset1[17:0]</span><br/>
          <span class="ldescdet">PCIe G3 Local Transmitter Coefficient: Preset1</span></p>
          <p><b>Reset: </b>hex:0x10bc0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F8940781ABDC6319" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000c0</span> Register(32 bit) pcstx_gen3_preset2</span><br/>
      <span class="sdescdet">PCS PCIE Gen 3 Preset Coefficient</span><br/>
      <span class="ldescdet">PCS PCIE Gen 3 Preset Coefficient
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100cc0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00014ac0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="fldnorm" colspan="18">pcstx_preset2</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="accno" colspan="18">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[17:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstx_preset2</span><br/>
          <span class="sdescdet">pcstx_preset2[17:0]</span><br/>
          <span class="ldescdet">PCIe G3 Local Transmitter Coefficient: Preset2</span></p>
          <p><b>Reset: </b>hex:0x14ac0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F8A3689B5C36CC6A" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000c4</span> Register(32 bit) pcstx_gen3_preset3</span><br/>
      <span class="sdescdet">PCS PCIE Gen 3 Preset Coefficient</span><br/>
      <span class="ldescdet">PCS PCIE Gen 3 Preset Coefficient
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100cc4</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0000dc80</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="fldnorm" colspan="18">pcstx_preset3</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="accno" colspan="18">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[17:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstx_preset3</span><br/>
          <span class="sdescdet">pcstx_preset3[17:0]</span><br/>
          <span class="ldescdet">PCIe G3 Local Transmitter Coefficient: Preset3</span></p>
          <p><b>Reset: </b>hex:0x0dc80;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1504D1739A1C18CE" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000c8</span> Register(32 bit) pcstx_gen3_preset4</span><br/>
      <span class="sdescdet">PCS PCIE Gen 3 Preset Coefficient</span><br/>
      <span class="ldescdet">PCS PCIE Gen 3 Preset Coefficient
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100cc8</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000fc0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="fldnorm" colspan="18">pcstx_preset4</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="accno" colspan="18">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[17:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstx_preset4</span><br/>
          <span class="sdescdet">pcstx_preset4[17:0]</span><br/>
          <span class="ldescdet">PCIe G3 Local Transmitter Coefficient: Preset4</span></p>
          <p><b>Reset: </b>hex:0x00fc0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E36CA5F6DAB56E26" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000cc</span> Register(32 bit) pcstx_gen3_preset5</span><br/>
      <span class="sdescdet">PCS PCIE Gen 3 Preset Coefficient</span><br/>
      <span class="ldescdet">PCS PCIE Gen 3 Preset Coefficient
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100ccc</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000d4a</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="fldnorm" colspan="18">pcstx_preset5</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="accno" colspan="18">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[17:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstx_preset5</span><br/>
          <span class="sdescdet">pcstx_preset5[17:0]</span><br/>
          <span class="ldescdet">PCIe G3 Local Transmitter Coefficient: Preset5</span></p>
          <p><b>Reset: </b>hex:0x00d4a;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A90B2FE7CDD3483C" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000d0</span> Register(32 bit) pcstx_gen3_preset6</span><br/>
      <span class="sdescdet">PCS PCIE Gen 3 Preset Coefficient</span><br/>
      <span class="ldescdet">PCS PCIE Gen 3 Preset Coefficient
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100cd0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000d0c</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="fldnorm" colspan="18">pcstx_preset6</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="accno" colspan="18">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[17:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstx_preset6</span><br/>
          <span class="sdescdet">pcstx_preset6[17:0]</span><br/>
          <span class="ldescdet">PCIe G3 Local Transmitter Coefficient: Preset6</span></p>
          <p><b>Reset: </b>hex:0x00d0c;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_61D57D09EEE9132B" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000d4</span> Register(32 bit) pcstx_gen3_preset7</span><br/>
      <span class="sdescdet">PCS PCIE Gen 3 Preset Coefficient</span><br/>
      <span class="ldescdet">PCS PCIE Gen 3 Preset Coefficient
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100cd4</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0001484a</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="fldnorm" colspan="18">pcstx_preset7</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="accno" colspan="18">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[17:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstx_preset7</span><br/>
          <span class="sdescdet">pcstx_preset7[17:0]</span><br/>
          <span class="ldescdet">PCIe G3 Local Transmitter Coefficient: Preset7</span></p>
          <p><b>Reset: </b>hex:0x1484a;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1CC3BF3A68C534AF" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000d8</span> Register(32 bit) pcstx_gen3_preset8</span><br/>
      <span class="sdescdet">PCS PCIE Gen 3 Preset Coefficient</span><br/>
      <span class="ldescdet">PCS PCIE Gen 3 Preset Coefficient
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100cd8</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0000d98c</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="fldnorm" colspan="18">pcstx_preset8</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="accno" colspan="18">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[17:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstx_preset8</span><br/>
          <span class="sdescdet">pcstx_preset8[17:0]</span><br/>
          <span class="ldescdet">PCIe G3 Local Transmitter Coefficient: Preset8</span></p>
          <p><b>Reset: </b>hex:0x0d98c;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C2CBA72B400B11B9" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000dc</span> Register(32 bit) pcstx_gen3_preset9</span><br/>
      <span class="sdescdet">PCS PCIE Gen 3 Preset Coefficient</span><br/>
      <span class="ldescdet">PCS PCIE Gen 3 Preset Coefficient
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100cdc</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000bd0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="fldnorm" colspan="18">pcstx_preset9</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="accno" colspan="18">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[17:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstx_preset9</span><br/>
          <span class="sdescdet">pcstx_preset9[17:0]</span><br/>
          <span class="ldescdet">PCIe G3 Local Transmitter Coefficient: Preset9</span></p>
          <p><b>Reset: </b>hex:0x00bd0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_498849B6B2009826" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000e0</span> Register(32 bit) pcstx_gen3_preset10</span><br/>
      <span class="sdescdet">PCS PCIE Gen 3 Preset Coefficient</span><br/>
      <span class="ldescdet">PCS PCIE Gen 3 Preset Coefficient
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100ce0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00022740</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="fldnorm" colspan="18">pcstx_preset10</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="accno" colspan="18">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[17:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstx_preset10</span><br/>
          <span class="sdescdet">pcstx_preset10[17:0]</span><br/>
          <span class="ldescdet">PCIe G3 Local Transmitter Coefficient: Preset10</span></p>
          <p><b>Reset: </b>hex:0x22740;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6E242CDD80F7D7EB" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000e4</span> Register(32 bit) pcstx_gen4_preset0</span><br/>
      <span class="sdescdet">PCS PCIE Gen 4 Preset Coefficient</span><br/>
      <span class="ldescdet">PCS PCIE Gen 4 Preset Coefficient
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100ce4</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00019980</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="fldnorm" colspan="18">pcstx_gen4_preset0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="accno" colspan="18">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[17:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstx_gen4_preset0</span><br/>
          <span class="sdescdet">pcstx_gen4_preset0[17:0]</span><br/>
          <span class="ldescdet">PCIe G4 Local Transmitter Coefficient: Preset0</span></p>
          <p><b>Reset: </b>hex:0x19980;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_827CF886171836E5" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000e8</span> Register(32 bit) pcstx_gen4_preset1</span><br/>
      <span class="sdescdet">PCS PCIE Gen 4 Preset Coefficient</span><br/>
      <span class="ldescdet">PCS PCIE Gen 4 Preset Coefficient
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100ce8</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00010bc0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="fldnorm" colspan="18">pcstx_gen4_preset1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="accno" colspan="18">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[17:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstx_gen4_preset1</span><br/>
          <span class="sdescdet">pcstx_gen4_preset1[17:0]</span><br/>
          <span class="ldescdet">PCIe G4 Local Transmitter Coefficient: Preset1</span></p>
          <p><b>Reset: </b>hex:0x10bc0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AA0B4A7760B2AC62" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000ec</span> Register(32 bit) pcstx_gen4_preset2</span><br/>
      <span class="sdescdet">PCS PCIE Gen 4 Preset Coefficient</span><br/>
      <span class="ldescdet">PCS PCIE Gen 4 Preset Coefficient
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100cec</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00014ac0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="fldnorm" colspan="18">pcstx_gen4_preset2</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="accno" colspan="18">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[17:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstx_gen4_preset2</span><br/>
          <span class="sdescdet">pcstx_gen4_preset2[17:0]</span><br/>
          <span class="ldescdet">PCIe G4 Local Transmitter Coefficient: Preset2</span></p>
          <p><b>Reset: </b>hex:0x14ac0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A882BA32AAFCE1D0" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000f0</span> Register(32 bit) pcstx_gen4_preset3</span><br/>
      <span class="sdescdet">PCS PCIE Gen 4 Preset Coefficient</span><br/>
      <span class="ldescdet">PCS PCIE Gen 4 Preset Coefficient
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100cf0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0000dc80</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="fldnorm" colspan="18">pcstx_gen4_preset3</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="accno" colspan="18">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[17:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstx_gen4_preset3</span><br/>
          <span class="sdescdet">pcstx_gen4_preset3[17:0]</span><br/>
          <span class="ldescdet">PCIe G4 Local Transmitter Coefficient: Preset3</span></p>
          <p><b>Reset: </b>hex:0x0dc80;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2E2A1FA30B089276" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000f4</span> Register(32 bit) pcstx_gen4_preset4</span><br/>
      <span class="sdescdet">PCS PCIE Gen 4 Preset Coefficient</span><br/>
      <span class="ldescdet">PCS PCIE Gen 4 Preset Coefficient
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100cf4</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000fc0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="fldnorm" colspan="18">pcstx_gen4_preset4</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="accno" colspan="18">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[17:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstx_gen4_preset4</span><br/>
          <span class="sdescdet">pcstx_gen4_preset4[17:0]</span><br/>
          <span class="ldescdet">PCIe G4 Local Transmitter Coefficient: Preset4</span></p>
          <p><b>Reset: </b>hex:0x00fc0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_BD3D9361037302B6" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000f8</span> Register(32 bit) pcstx_gen4_preset5</span><br/>
      <span class="sdescdet">PCS PCIE Gen 4 Preset Coefficient</span><br/>
      <span class="ldescdet">PCS PCIE Gen 4 Preset Coefficient
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100cf8</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000d4a</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="fldnorm" colspan="18">pcstx_gen4_preset5</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="accno" colspan="18">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[17:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstx_gen4_preset5</span><br/>
          <span class="sdescdet">pcstx_gen4_preset5[17:0]</span><br/>
          <span class="ldescdet">PCIe G4 Local Transmitter Coefficient: Preset5</span></p>
          <p><b>Reset: </b>hex:0x00d4a;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F60974E814F1D72A" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000fc</span> Register(32 bit) pcstx_gen4_preset6</span><br/>
      <span class="sdescdet">PCS PCIE Gen 4 Preset Coefficient</span><br/>
      <span class="ldescdet">PCS PCIE Gen 4 Preset Coefficient
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100cfc</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000d0c</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="fldnorm" colspan="18">pcstx_gen4_preset6</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="accno" colspan="18">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[17:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstx_gen4_preset6</span><br/>
          <span class="sdescdet">pcstx_gen4_preset6[17:0]</span><br/>
          <span class="ldescdet">PCIe G4 Local Transmitter Coefficient: Preset6</span></p>
          <p><b>Reset: </b>hex:0x00d0c;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EA10619A962396F8" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000100</span> Register(32 bit) pcstx_gen4_preset7</span><br/>
      <span class="sdescdet">PCS PCIE Gen 4 Preset Coefficient</span><br/>
      <span class="ldescdet">PCS PCIE Gen 4 Preset Coefficient
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100d00</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0001484a</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="fldnorm" colspan="18">pcstx_gen4_preset7</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="accno" colspan="18">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[17:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstx_gen4_preset7</span><br/>
          <span class="sdescdet">pcstx_gen4_preset7[17:0]</span><br/>
          <span class="ldescdet">PCIe G4 Local Transmitter Coefficient: Preset7</span></p>
          <p><b>Reset: </b>hex:0x1484a;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_251EC678A6ED6158" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000104</span> Register(32 bit) pcstx_gen4_preset8</span><br/>
      <span class="sdescdet">PCS PCIE Gen 4 Preset Coefficient</span><br/>
      <span class="ldescdet">PCS PCIE Gen 4 Preset Coefficient
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100d04</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0000d98c</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="fldnorm" colspan="18">pcstx_gen4_preset8</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="accno" colspan="18">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[17:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstx_gen4_preset8</span><br/>
          <span class="sdescdet">pcstx_gen4_preset8[17:0]</span><br/>
          <span class="ldescdet">PCIe G4 Local Transmitter Coefficient: Preset8</span></p>
          <p><b>Reset: </b>hex:0x0d98c;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5D3EFED798E39687" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000108</span> Register(32 bit) pcstx_gen4_preset9</span><br/>
      <span class="sdescdet">PCS PCIE Gen 4 Preset Coefficient</span><br/>
      <span class="ldescdet">PCS PCIE Gen 4 Preset Coefficient
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100d08</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000bd0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="fldnorm" colspan="18">pcstx_gen4_preset9</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="accno" colspan="18">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[17:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstx_gen4_preset9</span><br/>
          <span class="sdescdet">pcstx_gen4_preset9[17:0]</span><br/>
          <span class="ldescdet">PCIe G4 Local Transmitter Coefficient: Preset9</span></p>
          <p><b>Reset: </b>hex:0x00bd0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_66E32EE604185010" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000010c</span> Register(32 bit) pcstx_gen4_preset10</span><br/>
      <span class="sdescdet">PCS PCIE Gen 4 Preset Coefficient</span><br/>
      <span class="ldescdet">PCS PCIE Gen 4 Preset Coefficient
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100d0c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00022740</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="fldnorm" colspan="18">pcstx_gen4_preset10</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="accno" colspan="18">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[17:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstx_gen4_preset10</span><br/>
          <span class="sdescdet">pcstx_gen4_preset10[17:0]</span><br/>
          <span class="ldescdet">PCIe G4 Local Transmitter Coefficient: Preset10</span></p>
          <p><b>Reset: </b>hex:0x22740;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5A6F34A9197AC059" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000110</span> Register(32 bit) pcstx_gen5_preset0</span><br/>
      <span class="sdescdet">PCS PCIE Gen 5 Preset Coefficient</span><br/>
      <span class="ldescdet">PCS PCIE Gen 5 Preset Coefficient
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100d10</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00019980</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="fldnorm" colspan="18">pcstx_gen5_preset0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="accno" colspan="18">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[17:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstx_gen5_preset0</span><br/>
          <span class="sdescdet">pcstx_gen5_preset0[17:0]</span><br/>
          <span class="ldescdet">PCIe G5 Local Transmitter Coefficient: Preset0</span></p>
          <p><b>Reset: </b>hex:0x19980;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CB513B7288846977" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000114</span> Register(32 bit) pcstx_gen5_preset1</span><br/>
      <span class="sdescdet">PCS PCIE Gen 5 Preset Coefficient</span><br/>
      <span class="ldescdet">PCS PCIE Gen 5 Preset Coefficient
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100d14</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00010bc0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="fldnorm" colspan="18">pcstx_gen5_preset1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="accno" colspan="18">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[17:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstx_gen5_preset1</span><br/>
          <span class="sdescdet">pcstx_gen5_preset1[17:0]</span><br/>
          <span class="ldescdet">PCIe G5 Local Transmitter Coefficient: Preset1</span></p>
          <p><b>Reset: </b>hex:0x10bc0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D718999E7EBF178C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000118</span> Register(32 bit) pcstx_gen5_preset2</span><br/>
      <span class="sdescdet">PCS PCIE Gen 5 Preset Coefficient</span><br/>
      <span class="ldescdet">PCS PCIE Gen 5 Preset Coefficient
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100d18</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00014ac0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="fldnorm" colspan="18">pcstx_gen5_preset2</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="accno" colspan="18">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[17:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstx_gen5_preset2</span><br/>
          <span class="sdescdet">pcstx_gen5_preset2[17:0]</span><br/>
          <span class="ldescdet">PCIe G5 Local Transmitter Coefficient: Preset2</span></p>
          <p><b>Reset: </b>hex:0x14ac0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A8AEA037D11C257C" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000011c</span> Register(32 bit) pcstx_gen5_preset3</span><br/>
      <span class="sdescdet">PCS PCIE Gen 5 Preset Coefficient</span><br/>
      <span class="ldescdet">PCS PCIE Gen 5 Preset Coefficient
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100d1c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0000dc80</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="fldnorm" colspan="18">pcstx_gen5_preset3</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="accno" colspan="18">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[17:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstx_gen5_preset3</span><br/>
          <span class="sdescdet">pcstx_gen5_preset3[17:0]</span><br/>
          <span class="ldescdet">PCIe G5 Local Transmitter Coefficient: Preset3</span></p>
          <p><b>Reset: </b>hex:0x0dc80;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DEC2A9373CEDE28D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000120</span> Register(32 bit) pcstx_gen5_preset4</span><br/>
      <span class="sdescdet">PCS PCIE Gen 5 Preset Coefficient</span><br/>
      <span class="ldescdet">PCS PCIE Gen 5 Preset Coefficient
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100d20</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000fc0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="fldnorm" colspan="18">pcstx_gen5_preset4</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="accno" colspan="18">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[17:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstx_gen5_preset4</span><br/>
          <span class="sdescdet">pcstx_gen5_preset4[17:0]</span><br/>
          <span class="ldescdet">PCIe G5 Local Transmitter Coefficient: Preset4</span></p>
          <p><b>Reset: </b>hex:0x00fc0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_53269DBB23A29862" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000124</span> Register(32 bit) pcstx_gen5_preset5</span><br/>
      <span class="sdescdet">PCS PCIE Gen 5 Preset Coefficient</span><br/>
      <span class="ldescdet">PCS PCIE Gen 5 Preset Coefficient
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100d24</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000d4a</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="fldnorm" colspan="18">pcstx_gen5_preset5</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="accno" colspan="18">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[17:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstx_gen5_preset5</span><br/>
          <span class="sdescdet">pcstx_gen5_preset5[17:0]</span><br/>
          <span class="ldescdet">PCIe G5 Local Transmitter Coefficient: Preset5</span></p>
          <p><b>Reset: </b>hex:0x00d4a;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_484DAD0FCF8EE419" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000128</span> Register(32 bit) pcstx_gen5_preset6</span><br/>
      <span class="sdescdet">PCS PCIE Gen 5 Preset Coefficient</span><br/>
      <span class="ldescdet">PCS PCIE Gen 5 Preset Coefficient
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100d28</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000d0c</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="fldnorm" colspan="18">pcstx_gen5_preset6</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="accno" colspan="18">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[17:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstx_gen5_preset6</span><br/>
          <span class="sdescdet">pcstx_gen5_preset6[17:0]</span><br/>
          <span class="ldescdet">PCIe G5 Local Transmitter Coefficient: Preset6</span></p>
          <p><b>Reset: </b>hex:0x00d0c;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3B919CE0AFD56762" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000012c</span> Register(32 bit) pcstx_gen5_preset7</span><br/>
      <span class="sdescdet">PCS PCIE Gen 5 Preset Coefficient</span><br/>
      <span class="ldescdet">PCS PCIE Gen 5 Preset Coefficient
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100d2c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0001484a</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="fldnorm" colspan="18">pcstx_gen5_preset7</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="accno" colspan="18">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[17:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstx_gen5_preset7</span><br/>
          <span class="sdescdet">pcstx_gen5_preset7[17:0]</span><br/>
          <span class="ldescdet">PCIe G5 Local Transmitter Coefficient: Preset7</span></p>
          <p><b>Reset: </b>hex:0x1484a;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_90F308090FD8E8A5" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000130</span> Register(32 bit) pcstx_gen5_preset8</span><br/>
      <span class="sdescdet">PCS PCIE Gen 5 Preset Coefficient</span><br/>
      <span class="ldescdet">PCS PCIE Gen 5 Preset Coefficient
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100d30</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0000d98c</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="fldnorm" colspan="18">pcstx_gen5_preset8</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="accno" colspan="18">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[17:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstx_gen5_preset8</span><br/>
          <span class="sdescdet">pcstx_gen5_preset8[17:0]</span><br/>
          <span class="ldescdet">PCIe G5 Local Transmitter Coefficient: Preset8</span></p>
          <p><b>Reset: </b>hex:0x0d98c;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7A11D94BADDBB3D1" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000134</span> Register(32 bit) pcstx_gen5_preset9</span><br/>
      <span class="sdescdet">PCS PCIE Gen 5 Preset Coefficient</span><br/>
      <span class="ldescdet">PCS PCIE Gen 5 Preset Coefficient
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100d34</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000bd0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="fldnorm" colspan="18">pcstx_gen5_preset9</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="accno" colspan="18">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[17:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstx_gen5_preset9</span><br/>
          <span class="sdescdet">pcstx_gen5_preset9[17:0]</span><br/>
          <span class="ldescdet">PCIe G5 Local Transmitter Coefficient: Preset9</span></p>
          <p><b>Reset: </b>hex:0x00bd0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_FBCCF3CE75E0ED36" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000138</span> Register(32 bit) pcstx_gen5_preset10</span><br/>
      <span class="sdescdet">PCS PCIE Gen 5 Preset Coefficient</span><br/>
      <span class="ldescdet">PCS PCIE Gen 5 Preset Coefficient
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100d38</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00022740</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="fldnorm" colspan="18">pcstx_gen5_preset10</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="accno" colspan="18">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[17:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstx_gen5_preset10</span><br/>
          <span class="sdescdet">pcstx_gen5_preset10[17:0]</span><br/>
          <span class="ldescdet">PCIe G5 Local Transmitter Coefficient: Preset10</span></p>
          <p><b>Reset: </b>hex:0x22740;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_29172E7DFAD0DDE2" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000013c</span> Register(32 bit) pcstx_gen6_preset0</span><br/>
      <span class="sdescdet">PCS PCIE Gen 5 Preset Coefficient</span><br/>
      <span class="ldescdet">PCS PCIE Gen 5 Preset Coefficient
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100d3c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000fc0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="fldnorm" colspan="24">pcstx_gen6_preset0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="accno" colspan="24">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[23:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstx_gen6_preset0</span><br/>
          <span class="sdescdet">pcstx_gen6_preset0[23:0]</span><br/>
          <span class="ldescdet">PCIe G6 Local Transmitter Coefficient: Preset0</span></p>
          <p><b>Reset: </b>hex:0x000fc0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7B2668126ED58906" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000140</span> Register(32 bit) pcstx_gen6_preset1</span><br/>
      <span class="sdescdet">PCS PCIE Gen 5 Preset Coefficient</span><br/>
      <span class="ldescdet">PCS PCIE Gen 5 Preset Coefficient
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100d40</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000d89</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="fldnorm" colspan="24">pcstx_gen6_preset1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="accno" colspan="24">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[23:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstx_gen6_preset1</span><br/>
          <span class="sdescdet">pcstx_gen6_preset1[23:0]</span><br/>
          <span class="ldescdet">PCIe G6 Local Transmitter Coefficient: Preset1</span></p>
          <p><b>Reset: </b>hex:0x000d89;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7AB0BD9B51AB9B7B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000144</span> Register(32 bit) pcstx_gen6_preset2</span><br/>
      <span class="sdescdet">PCS PCIE Gen 5 Preset Coefficient</span><br/>
      <span class="ldescdet">PCS PCIE Gen 5 Preset Coefficient
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100d44</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000b52</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="fldnorm" colspan="24">pcstx_gen6_preset2</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="accno" colspan="24">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[23:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstx_gen6_preset2</span><br/>
          <span class="sdescdet">pcstx_gen6_preset2[23:0]</span><br/>
          <span class="ldescdet">PCIe G6 Local Transmitter Coefficient: Preset2</span></p>
          <p><b>Reset: </b>hex:0x000b52;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_147E9FD81242C6AD" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000148</span> Register(32 bit) pcstx_gen6_preset3</span><br/>
      <span class="sdescdet">PCS PCIE Gen 5 Preset Coefficient</span><br/>
      <span class="ldescdet">PCS PCIE Gen 5 Preset Coefficient
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100d48</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00009d80</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="fldnorm" colspan="24">pcstx_gen6_preset3</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="accno" colspan="24">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[23:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstx_gen6_preset3</span><br/>
          <span class="sdescdet">pcstx_gen6_preset3[23:0]</span><br/>
          <span class="ldescdet">PCIe G6 Local Transmitter Coefficient: Preset3</span></p>
          <p><b>Reset: </b>hex:0x009d80;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_12DEF496E8B91CB9" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000014c</span> Register(32 bit) pcstx_gen6_preset4</span><br/>
      <span class="sdescdet">PCS PCIE Gen 5 Preset Coefficient</span><br/>
      <span class="ldescdet">PCS PCIE Gen 5 Preset Coefficient
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100d4c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00012b40</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="fldnorm" colspan="24">pcstx_gen6_preset4</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="accno" colspan="24">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[23:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstx_gen6_preset4</span><br/>
          <span class="sdescdet">pcstx_gen6_preset4[23:0]</span><br/>
          <span class="ldescdet">PCIe G6 Local Transmitter Coefficient: Preset4</span></p>
          <p><b>Reset: </b>hex:0x012b40;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_46579365AC164954" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000150</span> Register(32 bit) pcstx_gen6_preset5</span><br/>
      <span class="sdescdet">PCS PCIE Gen 5 Preset Coefficient</span><br/>
      <span class="ldescdet">PCS PCIE Gen 5 Preset Coefficient
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100d50</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000955</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="fldnorm" colspan="24">pcstx_gen6_preset5</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="accno" colspan="24">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[23:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstx_gen6_preset5</span><br/>
          <span class="sdescdet">pcstx_gen6_preset5[23:0]</span><br/>
          <span class="ldescdet">PCIe G6 Local Transmitter Coefficient: Preset5</span></p>
          <p><b>Reset: </b>hex:0x000955;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3A84033602F24119" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000154</span> Register(32 bit) pcstx_gen6_preset6</span><br/>
      <span class="sdescdet">PCS PCIE Gen 5 Preset Coefficient</span><br/>
      <span class="ldescdet">PCS PCIE Gen 5 Preset Coefficient
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100d54</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0000c84c</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="fldnorm" colspan="24">pcstx_gen6_preset6</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="accno" colspan="24">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[23:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstx_gen6_preset6</span><br/>
          <span class="sdescdet">pcstx_gen6_preset6[23:0]</span><br/>
          <span class="ldescdet">PCIe G6 Local Transmitter Coefficient: Preset6</span></p>
          <p><b>Reset: </b>hex:0x00c84c;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2C365534C592BBEC" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000158</span> Register(32 bit) pcstx_gen6_preset7</span><br/>
      <span class="sdescdet">PCS PCIE Gen 5 Preset Coefficient</span><br/>
      <span class="ldescdet">PCS PCIE Gen 5 Preset Coefficient
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100d58</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x000008d3</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="fldnorm" colspan="24">pcstx_gen6_preset7</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="accno" colspan="24">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[23:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstx_gen6_preset7</span><br/>
          <span class="sdescdet">pcstx_gen6_preset7[23:0]</span><br/>
          <span class="ldescdet">PCIe G6 Local Transmitter Coefficient: Preset7</span></p>
          <p><b>Reset: </b>hex:0x0008d3;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EA3844665BD0FD37" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000015c</span> Register(32 bit) pcstx_gen6_preset8</span><br/>
      <span class="sdescdet">PCS PCIE Gen 5 Preset Coefficient</span><br/>
      <span class="ldescdet">PCS PCIE Gen 5 Preset Coefficient
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100d5c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000817</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="fldnorm" colspan="24">pcstx_gen6_preset8</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="accno" colspan="24">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[23:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstx_gen6_preset8</span><br/>
          <span class="sdescdet">pcstx_gen6_preset8[23:0]</span><br/>
          <span class="ldescdet">PCIe G6 Local Transmitter Coefficient: Preset8</span></p>
          <p><b>Reset: </b>hex:0x000817;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5A9C1167AF34B8FB" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000160</span> Register(32 bit) pcstx_gen6_preset9</span><br/>
      <span class="sdescdet">PCS PCIE Gen 5 Preset Coefficient</span><br/>
      <span class="ldescdet">PCS PCIE Gen 5 Preset Coefficient
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100d60</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00006715</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="fldnorm" colspan="24">pcstx_gen6_preset9</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="accno" colspan="24">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[23:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstx_gen6_preset9</span><br/>
          <span class="sdescdet">pcstx_gen6_preset9[23:0]</span><br/>
          <span class="ldescdet">PCIe G6 Local Transmitter Coefficient: Preset9</span></p>
          <p><b>Reset: </b>hex:0x006715;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D256E1F1B938B1FE" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000164</span> Register(32 bit) pcstx_gen6_preset10</span><br/>
      <span class="sdescdet">PCS PCIE Gen 5 Preset Coefficient</span><br/>
      <span class="ldescdet">PCS PCIE Gen 5 Preset Coefficient
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100d64</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000fc0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="fldnorm" colspan="24">pcstx_gen6_preset10</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="accno" colspan="24">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[23:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstx_gen6_preset10</span><br/>
          <span class="sdescdet">pcstx_gen6_preset10[23:0]</span><br/>
          <span class="ldescdet">PCIe G6 Local Transmitter Coefficient: Preset10</span></p>
          <p><b>Reset: </b>hex:0x000fc0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3E113F5259A0D04B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000168</span> Register(32 bit) pcslfps_ctrl</span><br/>
      <span class="sdescdet">PCIE LFPS control</span><br/>
      <span class="ldescdet">PCIE LFPS control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100d68</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000033</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffcccc</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffcccc</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="18">-</td>
        <td class="fldnorm" colspan="2">pcslfps_ctrl_p3</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="2">pcslfps_ctrl_p2</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="2">pcslfps_ctrl_p1</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="2">pcslfps_ctrl_p0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="18">-</td>
        <td class="accno" colspan="2">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="2">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="2">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="2">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[13:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcslfps_ctrl_p3</span><br/>
          <span class="sdescdet">pcslfps_ctrl_p3[13:12]</span><br/>
          <span class="ldescdet">Selects what control to use for LFPS detection in USB P3: 0 - Signal Detect from PMA 1 - Internal LFPS Detector 2/3 - Transition Detector from PMA</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcslfps_ctrl_p2</span><br/>
          <span class="sdescdet">pcslfps_ctrl_p2[9:8]</span><br/>
          <span class="ldescdet">Selects what control to use for LFPS detection in USB P2: 0 - Signal Detect from PMA 1 - Internal LFPS Detector 2/3 - Transition Detector from PMA</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcslfps_ctrl_p1</span><br/>
          <span class="sdescdet">pcslfps_ctrl_p1[5:4]</span><br/>
          <span class="ldescdet">Selects what control to use for LFPS detection in USB P1: 0 - Signal Detect from PMA 1 - Internal LFPS Detector 2/3 - Transition Detector from PMA</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcslfps_ctrl_p0</span><br/>
          <span class="sdescdet">pcslfps_ctrl_p0[1:0]</span><br/>
          <span class="ldescdet">Selects what control to use for LFPS detection in USB P0: 0 - Signal Detect from PMA 1 - Internal LFPS Detector 2/3 - Transition Detector from PMA</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_36DA20D812D8CFA2" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000016c</span> Register(32 bit) pcstx_local_fslf_gen34</span><br/>
      <span class="sdescdet">PCIE Tx Local FS/LF Gen3/4 configuration</span><br/>
      <span class="ldescdet">PCIE Tx Local FS/LF Gen3/4 configuration
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100d6c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x033f033f</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xc0c0c0c0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xc0c0c0c0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstx_localg4lf</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstx_localg4fs</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstx_locallf</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstx_localfs</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[29:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstx_localg4lf</span><br/>
          <span class="sdescdet">pcstx_localg4lf[29:24]</span><br/>
          <span class="ldescdet">PCIe G4 LF value</span></p>
          <p><b>Reset: </b>hex:0x03;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstx_localg4fs</span><br/>
          <span class="sdescdet">pcstx_localg4fs[21:16]</span><br/>
          <span class="ldescdet">PCIe G4 FS value</span></p>
          <p><b>Reset: </b>hex:0x3f;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstx_locallf</span><br/>
          <span class="sdescdet">pcstx_locallf[13:8]</span><br/>
          <span class="ldescdet">PCIe G3 LF value</span></p>
          <p><b>Reset: </b>hex:0x03;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstx_localfs</span><br/>
          <span class="sdescdet">pcstx_localfs[5:0]</span><br/>
          <span class="ldescdet">PCIe G3 FS value</span></p>
          <p><b>Reset: </b>hex:0x3f;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B7948A1467FFECB0" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000170</span> Register(32 bit) pcstx_local_fslf_gen56</span><br/>
      <span class="sdescdet">PCIE Tx Local FS/LF Gen5/6 configuration</span><br/>
      <span class="ldescdet">PCIE Tx Local FS/LF Gen5/6 configuration
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100d70</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0e3f033f</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xc0c0c0c0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xc0c0c0c0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstx_localg6fs</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstx_localg6lf</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstx_localg5lf</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcstx_localg5fs</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[29:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstx_localg6fs</span><br/>
          <span class="sdescdet">pcstx_localg6fs[29:24]</span><br/>
          <span class="ldescdet">PCIe G6 LF value</span></p>
          <p><b>Reset: </b>hex:0x0e;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstx_localg6lf</span><br/>
          <span class="sdescdet">pcstx_localg6lf[21:16]</span><br/>
          <span class="ldescdet">PCIe G6 FS value</span></p>
          <p><b>Reset: </b>hex:0x3f;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstx_localg5lf</span><br/>
          <span class="sdescdet">pcstx_localg5lf[13:8]</span><br/>
          <span class="ldescdet">PCIe G5 LF value</span></p>
          <p><b>Reset: </b>hex:0x03;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstx_localg5fs</span><br/>
          <span class="sdescdet">pcstx_localg5fs[5:0]</span><br/>
          <span class="ldescdet">PCIe G5 FS value</span></p>
          <p><b>Reset: </b>hex:0x3f;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0B8B1BE762C6A1CD" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000174</span> Register(32 bit) pcspipe_status_clear</span><br/>
      <span class="sdescdet">PCS Status self-clear control</span><br/>
      <span class="ldescdet">PCS Status self-clear control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100d74</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/C/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffffc</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffffc</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="30">-</td>
        <td class="fldnorm" colspan="1">pcsfsm_pma_rxeq_best_eye_err</td>
        <td class="fldnorm" colspan="1">pcspipe_invalidrequest</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="30">-</td>
        <td class="accno" colspan="1">RO/C/V</td>
        <td class="accno" colspan="1">RO/C/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[01:01]</b><br/>RO/C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsfsm_pma_rxeq_best_eye_err</span><br/>
          <span class="sdescdet">pcsfsm_pma_rxeq_best_eye_err[1:1]</span><br/>
          <span class="ldescdet">Engineering Only</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcspipe_invalidrequest</span><br/>
          <span class="sdescdet">pcspipe_invalidrequest[0:0]</span><br/>
          <span class="ldescdet">Engineering Only</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_94071261BC61F173" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000178</span> Register(32 bit) pcs_override_update_ctrl</span><br/>
      <span class="sdescdet">PCS override update</span><br/>
      <span class="ldescdet">PCS override update
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100d78</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffffe</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffffe</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="31">-</td>
        <td class="fldnorm" colspan="1">pcsif_ovr_chng</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="31">-</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_ovr_chng</span><br/>
          <span class="sdescdet">pcsif_ovr_chng[0:0]</span><br/>
          <span class="ldescdet">Write '0' follows with '1' to make all value in ovr*_ena and its value ovr* to become active</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C1ACD8FFA8C77B9B" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000017c</span> Register(32 bit) pcs_override_enable_0</span><br/>
      <span class="sdescdet">PCS override enable</span><br/>
      <span class="ldescdet">PCS override enable
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100d7c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xe0000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xe0000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="1">pcsif_ovr_width_ena</td>
        <td class="fldnorm" colspan="1">pcsif_ovr_txswing_ena</td>
        <td class="fldnorm" colspan="1">pcsif_ovr_txoneszeros_ena</td>
        <td class="fldnorm" colspan="1">pcsif_ovr_txdeemph_ena</td>
        <td class="fldnorm" colspan="1">pcsif_ovr_txmargin_ena</td>
        <td class="fldnorm" colspan="1">pcsif_ovr_txelecidle_ena</td>
        <td class="fldnorm" colspan="1">pcsif_ovr_txdtctrx_lb_ena</td>
        <td class="fldnorm" colspan="1">pcsif_ovr_txcmnmode_disable_ena</td>
        <td class="fldnorm" colspan="1">pcsif_ovr_srisenable_ena</td>
        <td class="fldnorm" colspan="1">pcsif_ovr_rxtermination_ena</td>
        <td class="fldnorm" colspan="1">pcsif_ovr_rxstandby_ena</td>
        <td class="fldnorm" colspan="1">pcsif_ovr_rxpresethint_ena</td>
        <td class="fldnorm" colspan="1">pcsif_ovr_rxeqeval_ena</td>
        <td class="fldnorm" colspan="1">pcsif_ovr_rxelecidle_disable_ena</td>
        <td class="fldnorm" colspan="1">pcsif_ovr_rst_ena</td>
        <td class="fldnorm" colspan="1">pcsif_ovr_rate_ena</td>
        <td class="fldnorm" colspan="1">pcsif_ovr_txdeemph_cminus2_ena</td>
        <td class="fldnorm" colspan="1">pcsif_ovr_rxeqtraining_ena</td>
        <td class="fldnorm" colspan="1">pcsif_ovr_rxeqinprogress_ena</td>
        <td class="fldnorm" colspan="1">pcsif_ovr_invalidrequest_ena</td>
        <td class="fldnorm" colspan="1">pcsif_ovr_powerdown_ena</td>
        <td class="fldnorm" colspan="1">pcsif_ovr_phy_mode_ena</td>
        <td class="fldnorm" colspan="1">pcsif_ovr_pclkchangeack_ena</td>
        <td class="fldnorm" colspan="1">pcsif_ovr_pclk_rate_ena</td>
        <td class="fldnorm" colspan="1">pcsif_ovr_pclk_as_input_ena</td>
        <td class="fldnorm" colspan="1">pcsif_ovr_m2p_bus_ena</td>
        <td class="fldnorm" colspan="1">pcsif_ovr_lowpin_ena</td>
        <td class="fldnorm" colspan="1">pcsif_ovr_localpresetindex_ena</td>
        <td class="fldnorm" colspan="1">pcsif_ovr_getlocalpresetcoefficients_ena</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[28:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_ovr_width_ena</span><br/>
          <span class="sdescdet">pcsif_ovr_width_ena[28:28]</span><br/>
          <span class="ldescdet">Override Enable for width</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_ovr_txswing_ena</span><br/>
          <span class="sdescdet">pcsif_ovr_txswing_ena[27:27]</span><br/>
          <span class="ldescdet">Override Enable for txswing</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_ovr_txoneszeros_ena</span><br/>
          <span class="sdescdet">pcsif_ovr_txoneszeros_ena[26:26]</span><br/>
          <span class="ldescdet">Override Enable for txoneszeros</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_ovr_txdeemph_ena</span><br/>
          <span class="sdescdet">pcsif_ovr_txdeemph_ena[25:25]</span><br/>
          <span class="ldescdet">Override Enable for txdeemph</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_ovr_txmargin_ena</span><br/>
          <span class="sdescdet">pcsif_ovr_txmargin_ena[24:24]</span><br/>
          <span class="ldescdet">Override Enable for txmargin</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_ovr_txelecidle_ena</span><br/>
          <span class="sdescdet">pcsif_ovr_txelecidle_ena[23:23]</span><br/>
          <span class="ldescdet">Override Enable for txelecidle</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_ovr_txdtctrx_lb_ena</span><br/>
          <span class="sdescdet">pcsif_ovr_txdtctrx_lb_ena[22:22]</span><br/>
          <span class="ldescdet">Override Enable for txdtctrx_lb</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_ovr_txcmnmode_disable_ena</span><br/>
          <span class="sdescdet">pcsif_ovr_txcmnmode_disable_ena[21:21]</span><br/>
          <span class="ldescdet">Override Enable for txcmnmode_disable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_ovr_srisenable_ena</span><br/>
          <span class="sdescdet">pcsif_ovr_srisenable_ena[20:20]</span><br/>
          <span class="ldescdet">Override Enable for srisenable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_ovr_rxtermination_ena</span><br/>
          <span class="sdescdet">pcsif_ovr_rxtermination_ena[19:19]</span><br/>
          <span class="ldescdet">Override Enable for rxtermination</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_ovr_rxstandby_ena</span><br/>
          <span class="sdescdet">pcsif_ovr_rxstandby_ena[18:18]</span><br/>
          <span class="ldescdet">Override Enable for rxstandby</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_ovr_rxpresethint_ena</span><br/>
          <span class="sdescdet">pcsif_ovr_rxpresethint_ena[17:17]</span><br/>
          <span class="ldescdet">Override Enable for rxpresethint</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_ovr_rxeqeval_ena</span><br/>
          <span class="sdescdet">pcsif_ovr_rxeqeval_ena[16:16]</span><br/>
          <span class="ldescdet">Override Enable for rxeqeval</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_ovr_rxelecidle_disable_ena</span><br/>
          <span class="sdescdet">pcsif_ovr_rxelecidle_disable_ena[15:15]</span><br/>
          <span class="ldescdet">Override Enable for rxelecidle_disable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_ovr_rst_ena</span><br/>
          <span class="sdescdet">pcsif_ovr_rst_ena[14:14]</span><br/>
          <span class="ldescdet">Override Enable for rst</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_ovr_rate_ena</span><br/>
          <span class="sdescdet">pcsif_ovr_rate_ena[13:13]</span><br/>
          <span class="ldescdet">Override Enable for rate</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_ovr_txdeemph_cminus2_ena</span><br/>
          <span class="sdescdet">pcsif_ovr_txdeemph_cminus2_ena[12:12]</span><br/>
          <span class="ldescdet">Engineering Only</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_ovr_rxeqtraining_ena</span><br/>
          <span class="sdescdet">pcsif_ovr_rxeqtraining_ena[11:11]</span><br/>
          <span class="ldescdet">Engineering Only</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_ovr_rxeqinprogress_ena</span><br/>
          <span class="sdescdet">pcsif_ovr_rxeqinprogress_ena[10:10]</span><br/>
          <span class="ldescdet">Engineering Only</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_ovr_invalidrequest_ena</span><br/>
          <span class="sdescdet">pcsif_ovr_invalidrequest_ena[9:9]</span><br/>
          <span class="ldescdet">Engineering Only</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_ovr_powerdown_ena</span><br/>
          <span class="sdescdet">pcsif_ovr_powerdown_ena[8:8]</span><br/>
          <span class="ldescdet">Override Enable for powerdown</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_ovr_phy_mode_ena</span><br/>
          <span class="sdescdet">pcsif_ovr_phy_mode_ena[7:7]</span><br/>
          <span class="ldescdet">Override Enable for phy_mode</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_ovr_pclkchangeack_ena</span><br/>
          <span class="sdescdet">pcsif_ovr_pclkchangeack_ena[6:6]</span><br/>
          <span class="ldescdet">Override Enable for pclkchangeack</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_ovr_pclk_rate_ena</span><br/>
          <span class="sdescdet">pcsif_ovr_pclk_rate_ena[5:5]</span><br/>
          <span class="ldescdet">Override Enable for pclk_rate</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_ovr_pclk_as_input_ena</span><br/>
          <span class="sdescdet">pcsif_ovr_pclk_as_input_ena[4:4]</span><br/>
          <span class="ldescdet">Engineering Only</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_ovr_m2p_bus_ena</span><br/>
          <span class="sdescdet">pcsif_ovr_m2p_bus_ena[3:3]</span><br/>
          <span class="ldescdet">Override Enable for m2p_bus</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_ovr_lowpin_ena</span><br/>
          <span class="sdescdet">pcsif_ovr_lowpin_ena[2:2]</span><br/>
          <span class="ldescdet">Override Enable for lowpin</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_ovr_localpresetindex_ena</span><br/>
          <span class="sdescdet">pcsif_ovr_localpresetindex_ena[1:1]</span><br/>
          <span class="ldescdet">Override Enable for localpresetindex</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_ovr_getlocalpresetcoefficients_ena</span><br/>
          <span class="sdescdet">pcsif_ovr_getlocalpresetcoefficients_ena[0:0]</span><br/>
          <span class="ldescdet">Override Enable for getlocalpresetcoefficients</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6569EAD6D43E03DD" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000180</span> Register(32 bit) pcs_override_0</span><br/>
      <span class="sdescdet">PCS override</span><br/>
      <span class="ldescdet">PCS override
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100d80</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x0e000c00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x0e000c00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="4">pcsif_ovr_phy_mode</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="5">pcsif_ovr_pclk_rate</td>
        <td class="fldnorm" colspan="8">pcsif_ovr_m2p_bus</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcsif_ovr_localpresetindex</td>
        <td class="fldnorm" colspan="1">pcsif_ovr_pclkchangeack</td>
        <td class="fldnorm" colspan="1">pcsif_ovr_pclk_as_input</td>
        <td class="fldnorm" colspan="1">pcsif_ovr_lowpin</td>
        <td class="fldnorm" colspan="1">pcsif_ovr_getlocalpresetcoefficients</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="4">RW</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_ovr_phy_mode</span><br/>
          <span class="sdescdet">pcsif_ovr_phy_mode[31:28]</span><br/>
          <span class="ldescdet">Interface Override for phy_mode</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_ovr_pclk_rate</span><br/>
          <span class="sdescdet">pcsif_ovr_pclk_rate[24:20]</span><br/>
          <span class="ldescdet">Interface Override for pclk_rate</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_ovr_m2p_bus</span><br/>
          <span class="sdescdet">pcsif_ovr_m2p_bus[19:12]</span><br/>
          <span class="ldescdet">Interface Override for m2p_bus</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_ovr_localpresetindex</span><br/>
          <span class="sdescdet">pcsif_ovr_localpresetindex[9:4]</span><br/>
          <span class="ldescdet">Interface Override for localpresetindex</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_ovr_pclkchangeack</span><br/>
          <span class="sdescdet">pcsif_ovr_pclkchangeack[3:3]</span><br/>
          <span class="ldescdet">Interface Override for pclkchangeack</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_ovr_pclk_as_input</span><br/>
          <span class="sdescdet">pcsif_ovr_pclk_as_input[2:2]</span><br/>
          <span class="ldescdet">Engineering Only</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_ovr_lowpin</span><br/>
          <span class="sdescdet">pcsif_ovr_lowpin[1:1]</span><br/>
          <span class="ldescdet">Interface Override for lowpin</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_ovr_getlocalpresetcoefficients</span><br/>
          <span class="sdescdet">pcsif_ovr_getlocalpresetcoefficients[0:0]</span><br/>
          <span class="ldescdet">Interface Override for getlocalpresetcoefficients</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7781F225D49159EA" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000184</span> Register(32 bit) pcs_override_1</span><br/>
      <span class="sdescdet">PCS override</span><br/>
      <span class="ldescdet">PCS override
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100d84</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x8800c000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x8800c000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="1">pcsif_ovr_txdtctrx_lb</td>
        <td class="fldnorm" colspan="1">pcsif_ovr_txcmnmode_disable</td>
        <td class="fldnorm" colspan="1">pcsif_ovr_srisenable</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">pcsif_ovr_rxpresethint</td>
        <td class="fldnorm" colspan="1">pcsif_ovr_rxtermination</td>
        <td class="fldnorm" colspan="1">pcsif_ovr_rxstandby</td>
        <td class="fldnorm" colspan="1">pcsif_ovr_rxeqeval</td>
        <td class="fldnorm" colspan="1">pcsif_ovr_rxelecidle_disable</td>
        <td class="fldnorm" colspan="4">pcsif_ovr_rate</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcsif_ovr_txdeemph_cminus2</td>
        <td class="fldnorm" colspan="1">pcsif_ovr_rst</td>
        <td class="fldnorm" colspan="1">pcsif_ovr_rxeqtraining</td>
        <td class="fldnorm" colspan="1">pcsif_ovr_rxeqinprogress</td>
        <td class="fldnorm" colspan="1">pcsif_ovr_invalidrequest</td>
        <td class="fldnorm" colspan="4">pcsif_ovr_powerdown</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[30:30]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_ovr_txdtctrx_lb</span><br/>
          <span class="sdescdet">pcsif_ovr_txdtctrx_lb[30:30]</span><br/>
          <span class="ldescdet">Interface Override for txdtctrx_lb</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:29]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_ovr_txcmnmode_disable</span><br/>
          <span class="sdescdet">pcsif_ovr_txcmnmode_disable[29:29]</span><br/>
          <span class="ldescdet">Interface Override for txcmnmode_disable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_ovr_srisenable</span><br/>
          <span class="sdescdet">pcsif_ovr_srisenable[28:28]</span><br/>
          <span class="ldescdet">Interface Override for srisenable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_ovr_rxpresethint</span><br/>
          <span class="sdescdet">pcsif_ovr_rxpresethint[26:24]</span><br/>
          <span class="ldescdet">Interface Override for rxpresethint</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_ovr_rxtermination</span><br/>
          <span class="sdescdet">pcsif_ovr_rxtermination[23:23]</span><br/>
          <span class="ldescdet">Interface Override for rxtermination</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_ovr_rxstandby</span><br/>
          <span class="sdescdet">pcsif_ovr_rxstandby[22:22]</span><br/>
          <span class="ldescdet">Interface Override for rxstandby</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_ovr_rxeqeval</span><br/>
          <span class="sdescdet">pcsif_ovr_rxeqeval[21:21]</span><br/>
          <span class="ldescdet">Interface Override for rxeqeval</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_ovr_rxelecidle_disable</span><br/>
          <span class="sdescdet">pcsif_ovr_rxelecidle_disable[20:20]</span><br/>
          <span class="ldescdet">Interface Override for rxelecidle_disable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_ovr_rate</span><br/>
          <span class="sdescdet">pcsif_ovr_rate[19:16]</span><br/>
          <span class="ldescdet">Interface Override for rate</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_ovr_txdeemph_cminus2</span><br/>
          <span class="sdescdet">pcsif_ovr_txdeemph_cminus2[13:8]</span><br/>
          <span class="ldescdet">Engineering Only</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_ovr_rst</span><br/>
          <span class="sdescdet">pcsif_ovr_rst[7:7]</span><br/>
          <span class="ldescdet">Interface Override for rst</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_ovr_rxeqtraining</span><br/>
          <span class="sdescdet">pcsif_ovr_rxeqtraining[6:6]</span><br/>
          <span class="ldescdet">Engineering Only</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_ovr_rxeqinprogress</span><br/>
          <span class="sdescdet">pcsif_ovr_rxeqinprogress[5:5]</span><br/>
          <span class="ldescdet">Engineering Only</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_ovr_invalidrequest</span><br/>
          <span class="sdescdet">pcsif_ovr_invalidrequest[4:4]</span><br/>
          <span class="ldescdet">Engineering Only</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_ovr_powerdown</span><br/>
          <span class="sdescdet">pcsif_ovr_powerdown[3:0]</span><br/>
          <span class="ldescdet">Interface Override for powerdown</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1792D39DF72D8939" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000188</span> Register(32 bit) pcs_override_2</span><br/>
      <span class="sdescdet">PCS override</span><br/>
      <span class="ldescdet">PCS override
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100d88</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xcc000080</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xcc000080</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="1">pcsif_ovr_txswing</td>
        <td class="fldnorm" colspan="1">pcsif_ovr_txoneszeros</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="18">pcsif_ovr_txdeemph</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">pcsif_ovr_txmargin</td>
        <td class="fldnorm" colspan="4">pcsif_ovr_txelecidle</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="18">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[29:29]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_ovr_txswing</span><br/>
          <span class="sdescdet">pcsif_ovr_txswing[29:29]</span><br/>
          <span class="ldescdet">Interface Override for txswing</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_ovr_txoneszeros</span><br/>
          <span class="sdescdet">pcsif_ovr_txoneszeros[28:28]</span><br/>
          <span class="ldescdet">Interface Override for txoneszeros</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_ovr_txdeemph</span><br/>
          <span class="sdescdet">pcsif_ovr_txdeemph[25:8]</span><br/>
          <span class="ldescdet">Interface Override for txdeemph</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_ovr_txmargin</span><br/>
          <span class="sdescdet">pcsif_ovr_txmargin[6:4]</span><br/>
          <span class="ldescdet">Interface Override for txmargin</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_ovr_txelecidle</span><br/>
          <span class="sdescdet">pcsif_ovr_txelecidle[3:0]</span><br/>
          <span class="ldescdet">Interface Override for txelecidle</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9D5350EDF657B665" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000018c</span> Register(32 bit) pcs_override_3</span><br/>
      <span class="sdescdet">PCS override</span><br/>
      <span class="ldescdet">PCS override
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100d8c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffff8</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffff8</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="29">-</td>
        <td class="fldnorm" colspan="3">pcsif_ovr_width</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="29">-</td>
        <td class="accno" colspan="3">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[02:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_ovr_width</span><br/>
          <span class="sdescdet">pcsif_ovr_width[2:0]</span><br/>
          <span class="ldescdet">Interface Override for width</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AB713D396BFECF4A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000190</span> Register(32 bit) pcsfsm_ro</span><br/>
      <span class="sdescdet">PCS FSM status</span><br/>
      <span class="ldescdet">PCS FSM status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100d90</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xf80f00e0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xf80f00e0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="fldnorm" colspan="3">pcsfsm_width</td>
        <td class="fldnorm" colspan="4">pcsfsm_state</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="fldnorm" colspan="4">pcsfsm_rate</td>
        <td class="fldnorm" colspan="4">pcsfsm_pstate</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="5">pcsfsm_pclk_rate</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="accno" colspan="3">RO/V</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="5">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[26:24]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsfsm_width</span><br/>
          <span class="sdescdet">pcsfsm_width[26:24]</span><br/>
          <span class="ldescdet">For Debug: Internal FSM width</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:20]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsfsm_state</span><br/>
          <span class="sdescdet">pcsfsm_state[23:20]</span><br/>
          <span class="ldescdet">For Debug: Internal FSM state</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:12]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsfsm_rate</span><br/>
          <span class="sdescdet">pcsfsm_rate[15:12]</span><br/>
          <span class="ldescdet">For Debug: Internal FSM rate</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:08]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsfsm_pstate</span><br/>
          <span class="sdescdet">pcsfsm_pstate[11:8]</span><br/>
          <span class="ldescdet">For Debug: Internal FSM powerdown state</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsfsm_pclk_rate</span><br/>
          <span class="sdescdet">pcsfsm_pclk_rate[4:0]</span><br/>
          <span class="ldescdet">Reserved</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3DE2D1E6715D72ED" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000194</span> Register(32 bit) pcs_cfg_ro_0</span><br/>
      <span class="sdescdet">PCS configration status</span><br/>
      <span class="ldescdet">PCS configration status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100d94</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x008e0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x008e0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">pcs_getlocalpresetcoefficients_err</td>
        <td class="fldnorm" colspan="1">pcspipe_getlocalpresetcoefficients</td>
        <td class="fldnorm" colspan="1">pcspipe_pipe_ovr_chng_edge</td>
        <td class="fldnorm" colspan="1">pcspipe_pclkchangeack</td>
        <td class="fldnorm" colspan="4">pcspipe_rate</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">pcspipe_width</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="5">pcspipe_pclk_rate</td>
        <td class="fldnorm" colspan="1">pcspipe_blockaligncontrol</td>
        <td class="fldnorm" colspan="1">pcspipe_encodedecodebypass</td>
        <td class="fldnorm" colspan="1">pcspipe_srisenable</td>
        <td class="fldnorm" colspan="1">pcspipe_ebuf_mode</td>
        <td class="fldnorm" colspan="4">pcspipe_phy_mode</td>
        <td class="fldnorm" colspan="1">pcspipe_pclk_as_input</td>
        <td class="fldnorm" colspan="1">pcspipe_lowpin</td>
        <td class="fldnorm" colspan="1">pcspipe_serdes_arch</td>
        <td class="fldnorm" colspan="1">pcsif_pipe_phystatus_toggle</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RO/V</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="5">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_getlocalpresetcoefficients_err</span><br/>
          <span class="sdescdet">pcs_getlocalpresetcoefficients_err[31:31]</span><br/>
          <span class="ldescdet">Error when request invalid preset coefficient index in particular rate</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:30]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcspipe_getlocalpresetcoefficients</span><br/>
          <span class="sdescdet">pcspipe_getlocalpresetcoefficients[30:30]</span><br/>
          <span class="ldescdet">For Debug: Value of the PIPE Signal coming from MAC</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:29]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcspipe_pipe_ovr_chng_edge</span><br/>
          <span class="sdescdet">pcspipe_pipe_ovr_chng_edge[29:29]</span><br/>
          <span class="ldescdet">For Debug: Toggle twice for Override Interface Signals to take effect (except for pipe reset)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:28]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcspipe_pclkchangeack</span><br/>
          <span class="sdescdet">pcspipe_pclkchangeack[28:28]</span><br/>
          <span class="ldescdet">For Debug: Value of the PIPE Signal coming from MAC</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:24]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcspipe_rate</span><br/>
          <span class="sdescdet">pcspipe_rate[27:24]</span><br/>
          <span class="ldescdet">For Debug: Value of the PIPE Signal coming from MAC</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:20]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcspipe_width</span><br/>
          <span class="sdescdet">pcspipe_width[22:20]</span><br/>
          <span class="ldescdet">For Debug: Value of the PIPE Signal coming from MAC</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:12]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcspipe_pclk_rate</span><br/>
          <span class="sdescdet">pcspipe_pclk_rate[16:12]</span><br/>
          <span class="ldescdet">For Debug: Value of the PIPE Signal coming from MAC</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcspipe_blockaligncontrol</span><br/>
          <span class="sdescdet">pcspipe_blockaligncontrol[11:11]</span><br/>
          <span class="ldescdet">For Debug: Value of the PIPE Signal coming from MAC</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcspipe_encodedecodebypass</span><br/>
          <span class="sdescdet">pcspipe_encodedecodebypass[10:10]</span><br/>
          <span class="ldescdet">For Debug: Value of the PIPE Signal coming from MAC</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcspipe_srisenable</span><br/>
          <span class="sdescdet">pcspipe_srisenable[9:9]</span><br/>
          <span class="ldescdet">For Debug: Value of the PIPE Signal coming from MAC</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcspipe_ebuf_mode</span><br/>
          <span class="sdescdet">pcspipe_ebuf_mode[8:8]</span><br/>
          <span class="ldescdet">For Debug: Value of the PIPE Signal coming from MAC</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcspipe_phy_mode</span><br/>
          <span class="sdescdet">pcspipe_phy_mode[7:4]</span><br/>
          <span class="ldescdet">For Debug: Value of the PIPE Signal coming from MAC</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcspipe_pclk_as_input</span><br/>
          <span class="sdescdet">pcspipe_pclk_as_input[3:3]</span><br/>
          <span class="ldescdet">Engineering Only</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcspipe_lowpin</span><br/>
          <span class="sdescdet">pcspipe_lowpin[2:2]</span><br/>
          <span class="ldescdet">For Debug: Value of the PIPE Signal coming from MAC</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcspipe_serdes_arch</span><br/>
          <span class="sdescdet">pcspipe_serdes_arch[1:1]</span><br/>
          <span class="ldescdet">PCS architecture.  1: Serdes (Without E-Buffer); 0: Non-Serdes (With E-Buffer)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_pipe_phystatus_toggle</span><br/>
          <span class="sdescdet">pcsif_pipe_phystatus_toggle[0:0]</span><br/>
          <span class="ldescdet">For Debug: This signal toggles upon falling edge of Phystatus</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6CE213156659962A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000198</span> Register(32 bit) pcs_cfg_ro_1</span><br/>
      <span class="sdescdet">PCS configration status</span><br/>
      <span class="ldescdet">PCS configration status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100d98</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffe00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffe00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="23">-</td>
        <td class="fldnorm" colspan="5">pcspipe_localpresetindex</td>
        <td class="fldnorm" colspan="4">pcspipe_powerdown</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="23">-</td>
        <td class="accno" colspan="5">RO/V</td>
        <td class="accno" colspan="4">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[08:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcspipe_localpresetindex</span><br/>
          <span class="sdescdet">pcspipe_localpresetindex[8:4]</span><br/>
          <span class="ldescdet">For Debug: Value of the PIPE Signal coming from MAC</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcspipe_powerdown</span><br/>
          <span class="sdescdet">pcspipe_powerdown[3:0]</span><br/>
          <span class="ldescdet">For Debug: Value of the PIPE Signal coming from MAC</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EB519142F870C16D" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000019c</span> Register(32 bit) pcs_cfg_ro_clear</span><br/>
      <span class="sdescdet">PCS configration status</span><br/>
      <span class="ldescdet">PCS configration status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100d9c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffffe</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffffe</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="31">-</td>
        <td class="fldnorm" colspan="1">pcs_getlocalpresetcoefficients_err_clr</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="31">-</td>
        <td class="accno" colspan="1">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[00:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_getlocalpresetcoefficients_err_clr</span><br/>
          <span class="sdescdet">pcs_getlocalpresetcoefficients_err_clr[0:0]</span><br/>
          <span class="ldescdet">clear pcs_getlocalpresetcoefficients_err status</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E81B3575FECECB60" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001a0</span> Register(32 bit) pcs_tx_ro_0</span><br/>
      <span class="sdescdet">PCS Tx status</span><br/>
      <span class="ldescdet">PCS Tx status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100da0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xc0c00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xc0c00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">pcspipe_txdeemph_cminus2</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="18">pcspipe_txdeemph</td>
        <td class="fldnorm" colspan="1">pcspipe_txoneszeros</td>
        <td class="fldnorm" colspan="1">pcspipe_txdtctrx_lb</td>
        <td class="fldnorm" colspan="1">pcspipe_txcompliance</td>
        <td class="fldnorm" colspan="1">pcspipe_txcmnmode_disable</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RO/V</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="18">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[29:24]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcspipe_txdeemph_cminus2</span><br/>
          <span class="sdescdet">pcspipe_txdeemph_cminus2[29:24]</span><br/>
          <span class="ldescdet">Engineering Only</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcspipe_txdeemph</span><br/>
          <span class="sdescdet">pcspipe_txdeemph[21:4]</span><br/>
          <span class="ldescdet">For Debug: Value of the PIPE Signal coming from MAC</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcspipe_txoneszeros</span><br/>
          <span class="sdescdet">pcspipe_txoneszeros[3:3]</span><br/>
          <span class="ldescdet">For Debug: Value of the PIPE Signal coming from MAC</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcspipe_txdtctrx_lb</span><br/>
          <span class="sdescdet">pcspipe_txdtctrx_lb[2:2]</span><br/>
          <span class="ldescdet">For Debug: Value of the PIPE Signal coming from MAC</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcspipe_txcompliance</span><br/>
          <span class="sdescdet">pcspipe_txcompliance[1:1]</span><br/>
          <span class="ldescdet">For Debug: Value of the PIPE Signal coming from MAC</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcspipe_txcmnmode_disable</span><br/>
          <span class="sdescdet">pcspipe_txcmnmode_disable[0:0]</span><br/>
          <span class="ldescdet">For Debug: Value of the PIPE Signal coming from MAC</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_FCB04E9BD299851E" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001a4</span> Register(32 bit) pcs_tx_ro_1</span><br/>
      <span class="sdescdet">PCS Tx status</span><br/>
      <span class="ldescdet">PCS Tx status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100da4</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffe8</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffffe8</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="27">-</td>
        <td class="fldnorm" colspan="1">pcspipe_txswing</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">pcspipe_txmargin</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="27">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[04:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcspipe_txswing</span><br/>
          <span class="sdescdet">pcspipe_txswing[4:4]</span><br/>
          <span class="ldescdet">For Debug: Value of the PIPE Signal coming from MAC</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcspipe_txmargin</span><br/>
          <span class="sdescdet">pcspipe_txmargin[2:0]</span><br/>
          <span class="ldescdet">For Debug: Value of the PIPE Signal coming from MAC</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B841864801C7C1CF" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001a8</span> Register(32 bit) pcs_rx_ro_0</span><br/>
      <span class="sdescdet">PCS Rx status</span><br/>
      <span class="ldescdet">PCS Rx status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100da8</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xc000f800</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xc000f800</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="14">pcsfsm_pma_linkevaluationfeedbackfiguremerit</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="fldnorm" colspan="3">pcspipe_rxpresethint</td>
        <td class="fldnorm" colspan="1">pcspipe_rxeqtraining</td>
        <td class="fldnorm" colspan="1">pcspipe_rxeqinprogress</td>
        <td class="fldnorm" colspan="1">pcspipe_eq_clr</td>
        <td class="fldnorm" colspan="1">pcspipe_rxstandbystatus</td>
        <td class="fldnorm" colspan="1">pcspipe_rxpolarity</td>
        <td class="fldnorm" colspan="1">pcspipe_rxeqeval</td>
        <td class="fldnorm" colspan="1">pcspipe_rxelecidle_disable</td>
        <td class="fldnorm" colspan="1">pcspipe_rxelecidle</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="14">RO/V</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="accno" colspan="3">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[29:16]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsfsm_pma_linkevaluationfeedbackfiguremerit</span><br/>
          <span class="sdescdet">pcsfsm_pma_linkevaluationfeedbackfiguremerit[29:16]</span><br/>
          <span class="ldescdet">For Debug: Value of FOM direct from PMA Interface</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:08]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcspipe_rxpresethint</span><br/>
          <span class="sdescdet">pcspipe_rxpresethint[10:8]</span><br/>
          <span class="ldescdet">For Debug: Value of the PIPE Signal coming from MAC</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcspipe_rxeqtraining</span><br/>
          <span class="sdescdet">pcspipe_rxeqtraining[7:7]</span><br/>
          <span class="ldescdet">Engineering Only</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcspipe_rxeqinprogress</span><br/>
          <span class="sdescdet">pcspipe_rxeqinprogress[6:6]</span><br/>
          <span class="ldescdet">Engineering Only</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcspipe_eq_clr</span><br/>
          <span class="sdescdet">pcspipe_eq_clr[5:5]</span><br/>
          <span class="ldescdet">Engineering Only</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcspipe_rxstandbystatus</span><br/>
          <span class="sdescdet">pcspipe_rxstandbystatus[4:4]</span><br/>
          <span class="ldescdet">For Debug: Value of the PIPE Signal going to MAC</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcspipe_rxpolarity</span><br/>
          <span class="sdescdet">pcspipe_rxpolarity[3:3]</span><br/>
          <span class="ldescdet">For Debug: Value of the PIPE Signal coming from MAC</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcspipe_rxeqeval</span><br/>
          <span class="sdescdet">pcspipe_rxeqeval[2:2]</span><br/>
          <span class="ldescdet">For Debug: Value of the PIPE Signal coming from MAC</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcspipe_rxelecidle_disable</span><br/>
          <span class="sdescdet">pcspipe_rxelecidle_disable[1:1]</span><br/>
          <span class="ldescdet">For Debug: Value of the PIPE Signal coming from MAC</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcspipe_rxelecidle</span><br/>
          <span class="sdescdet">pcspipe_rxelecidle[0:0]</span><br/>
          <span class="ldescdet">For Debug: Value of the PIPE Signal going to MAC</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_23FECDE2614C1D7B" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001ac</span> Register(32 bit) pcs_tstbus_cfg</span><br/>
      <span class="sdescdet">PCS testbus configuration</span><br/>
      <span class="ldescdet">PCS testbus configuration
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100dac</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffc00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffc00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="22">-</td>
        <td class="fldnorm" colspan="1">pcstbus_rst_ovr_b</td>
        <td class="fldnorm" colspan="1">pcstbus_rst_ovren</td>
        <td class="fldnorm" colspan="8">pcstbus_addr</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="22">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="8">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstbus_rst_ovr_b</span><br/>
          <span class="sdescdet">pcstbus_rst_ovr_b[9:9]</span><br/>
          <span class="ldescdet">PCS Lane testbus reset override</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstbus_rst_ovren</span><br/>
          <span class="sdescdet">pcstbus_rst_ovren[8:8]</span><br/>
          <span class="ldescdet">PCS Lane testbus reset override enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcstbus_addr</span><br/>
          <span class="sdescdet">pcstbus_addr[7:0]</span><br/>
          <span class="ldescdet">PCS Lane testbus address.  0 = Off</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_592DCB8E2AF64AB3" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001b0</span> Register(32 bit) pcs_testbus_status_0</span><br/>
      <span class="sdescdet">PCS testbus status</span><br/>
      <span class="ldescdet">PCS testbus status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100db0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="fldnorm" colspan="8">pcststbus_value</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="accno" colspan="8">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[07:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcststbus_value</span><br/>
          <span class="sdescdet">pcststbus_value[7:0]</span><br/>
          <span class="ldescdet">PCS Lane testbus value</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3308031287668B2D" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001b4</span> Register(32 bit) pcs_deeppm_cfg</span><br/>
      <span class="sdescdet">PCS override</span><br/>
      <span class="ldescdet">PCS deeppm control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100db4</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffff880</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffff880</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="21">-</td>
        <td class="fldnorm" colspan="3">deeppm_pstate_set_p1</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">deeppm_pstate_set_pd</td>
        <td class="fldnorm" colspan="1">deeppm_pstate_en</td>
        <td class="fldnorm" colspan="1">deeppm_pstate_force_p1</td>
        <td class="fldnorm" colspan="1">pcsif_ovr_deeppm_req_ena</td>
        <td class="fldnorm" colspan="1">pcsif_ovr_deeppm_req</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="21">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[10:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">deeppm_pstate_set_p1</span><br/>
          <span class="sdescdet">deeppm_pstate_set_p1[10:8]</span><br/>
          <span class="ldescdet">deep power management overwrite pma pstate p1 value</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">deeppm_pstate_set_pd</span><br/>
          <span class="sdescdet">deeppm_pstate_set_pd[6:4]</span><br/>
          <span class="ldescdet">deep power management overwrite pma pstate pd value</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">deeppm_pstate_en</span><br/>
          <span class="sdescdet">deeppm_pstate_en[3:3]</span><br/>
          <span class="ldescdet">deep power management overwrite pma pstate enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">deeppm_pstate_force_p1</span><br/>
          <span class="sdescdet">deeppm_pstate_force_p1[2:2]</span><br/>
          <span class="ldescdet">Enable deep power management exit pstate force to p1 value</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_ovr_deeppm_req_ena</span><br/>
          <span class="sdescdet">pcsif_ovr_deeppm_req_ena[1:1]</span><br/>
          <span class="ldescdet">Interface Override enable for deeppm</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcsif_ovr_deeppm_req</span><br/>
          <span class="sdescdet">pcsif_ovr_deeppm_req[0:0]</span><br/>
          <span class="ldescdet">Interface Override for deeppm</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9F62CFE4E06D707A" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001b8</span> Register(32 bit) pcs_linkfbdirchg_cfg</span><br/>
      <span class="sdescdet">PCS override</span><br/>
      <span class="ldescdet">pcs_linkfbdirchg_cfg
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100db8</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfe888840</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfe888840</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="7">-</td>
        <td class="fldnorm" colspan="1">linkevalfeedbackdirectionchange_wr</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">linkevalfeedbackdirectionchange_cplus1</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">linkevalfeedbackdirectionchange_czero</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">linkevalfeedbackdirectionchange_cminus1</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">linkevalfeedbackdirectionchange_cminus2</td>
        <td class="fldnorm" colspan="1">linkevalfeedbackdirection_en</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="6">linkevalfeedbackdirectionchange_coef</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="7">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="6">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[24:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">linkevalfeedbackdirectionchange_wr</span><br/>
          <span class="sdescdet">linkevalfeedbackdirectionchange_wr[24:24]</span><br/>
          <span class="ldescdet">FW toggle this to make above values captured in HW</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">linkevalfeedbackdirectionchange_cplus1</span><br/>
          <span class="sdescdet">linkevalfeedbackdirectionchange_cplus1[22:20]</span><br/>
          <span class="ldescdet"> linkevalfeedbackdirectionchange coef move direction cp1 for Gen6</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">linkevalfeedbackdirectionchange_czero</span><br/>
          <span class="sdescdet">linkevalfeedbackdirectionchange_czero[18:16]</span><br/>
          <span class="ldescdet"> linkevalfeedbackdirectionchange coef move direction c0 for Gen6</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">linkevalfeedbackdirectionchange_cminus1</span><br/>
          <span class="sdescdet">linkevalfeedbackdirectionchange_cminus1[14:12]</span><br/>
          <span class="ldescdet"> linkevalfeedbackdirectionchange coef move direction cm1 for Gen6</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">linkevalfeedbackdirectionchange_cminus2</span><br/>
          <span class="sdescdet">linkevalfeedbackdirectionchange_cminus2[10:8]</span><br/>
          <span class="ldescdet"> linkevalfeedbackdirectionchange coef move direction cm2 for Gen6</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">linkevalfeedbackdirection_en</span><br/>
          <span class="sdescdet">linkevalfeedbackdirection_en[7:7]</span><br/>
          <span class="ldescdet">Enable for linkevalfeedbackdirectionchange option</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">linkevalfeedbackdirectionchange_coef</span><br/>
          <span class="sdescdet">linkevalfeedbackdirectionchange_coef[5:0]</span><br/>
          <span class="ldescdet"> linkevalfeedbackdirectionchange coef move direction for Gen3/4/5</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_51D1E5A0F1F53B81" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001e8</span> Register(32 bit) pcs_upi1_txwidth_lut_cfg</span><br/>
      <span class="sdescdet">UPI1 TxWidth LUT Config</span><br/>
      <span class="ldescdet">UPI1 TxWidth LUT Config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100de8</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00007531</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfff80000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfff80000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="13">-</td>
        <td class="fldnorm" colspan="2">pcs_upi1_txsigmodulation_scheme</td>
        <td class="fldnorm" colspan="1">pcs_upi1_txdata2pma_pack</td>
        <td class="fldnorm" colspan="4">pcs_upi1_txwidth_lut_entry3</td>
        <td class="fldnorm" colspan="4">pcs_upi1_txwidth_lut_entry2</td>
        <td class="fldnorm" colspan="4">pcs_upi1_txwidth_lut_entry1</td>
        <td class="fldnorm" colspan="4">pcs_upi1_txwidth_lut_entry0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="13">-</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[18:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_upi1_txsigmodulation_scheme</span><br/>
          <span class="sdescdet">pcs_upi1_txsigmodulation_scheme[18:17]</span><br/>
          <span class="ldescdet">UP1 1 Tx signal modulation scheme.  0 - NRZ; 1 - PAM4; 2/3 - Reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_upi1_txdata2pma_pack</span><br/>
          <span class="sdescdet">pcs_upi1_txdata2pma_pack[16:16]</span><br/>
          <span class="ldescdet">UP1 1 TxWidth Pack. 0 - Forward full databus width from MAC to PMA; 1 - only forward 8 bits in every 10 bits to POMA</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_upi1_txwidth_lut_entry3</span><br/>
          <span class="sdescdet">pcs_upi1_txwidth_lut_entry3[15:12]</span><br/>
          <span class="ldescdet">UPI 1 TxWidth LUT entry 3 - define the datawidth encoded value when i_ctl_pipe_width = 3</span></p>
          <p><b>Reset: </b>hex:0x7;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_upi1_txwidth_lut_entry2</span><br/>
          <span class="sdescdet">pcs_upi1_txwidth_lut_entry2[11:8]</span><br/>
          <span class="ldescdet">UPI 1 TxWidth LUT entry 2 - define the datawidth encoded value when i_ctl_pipe_width = 2</span></p>
          <p><b>Reset: </b>hex:0x5;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_upi1_txwidth_lut_entry1</span><br/>
          <span class="sdescdet">pcs_upi1_txwidth_lut_entry1[7:4]</span><br/>
          <span class="ldescdet">UPI 1 TxWidth LUT entry 1 - define the datawidth encoded value when i_ctl_pipe_width = 1</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_upi1_txwidth_lut_entry0</span><br/>
          <span class="sdescdet">pcs_upi1_txwidth_lut_entry0[3:0]</span><br/>
          <span class="ldescdet">UPI 1 TxWidth LUT entry 0 - define the datawidth encoded value when i_ctl_pipe_width = 0</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_862A2DB2EA31DE42" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001ec</span> Register(32 bit) pcs_upi2plus_txwidth_lut_cfg</span><br/>
      <span class="sdescdet">UPI2 or Above TxWidth LUT Config</span><br/>
      <span class="ldescdet">UPI2 or Above TxWidth LUT Config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100dec</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00016420</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfff80000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfff80000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="13">-</td>
        <td class="fldnorm" colspan="2">pcs_upi2plus_txsigmodulation_scheme</td>
        <td class="fldnorm" colspan="1">pcs_upi2plus_txdata2pma_pack</td>
        <td class="fldnorm" colspan="4">pcs_upi2plus_txwidth_lut_entry3</td>
        <td class="fldnorm" colspan="4">pcs_upi2plus_txwidth_lut_entry2</td>
        <td class="fldnorm" colspan="4">pcs_upi2plus_txwidth_lut_entry1</td>
        <td class="fldnorm" colspan="4">pcs_upi2plus_txwidth_lut_entry0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="13">-</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[18:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_upi2plus_txsigmodulation_scheme</span><br/>
          <span class="sdescdet">pcs_upi2plus_txsigmodulation_scheme[18:17]</span><br/>
          <span class="ldescdet">UP1 2 or above Tx signal modulation scheme.  0 - NRZ; 1 - PAM4; 2/3 - Reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_upi2plus_txdata2pma_pack</span><br/>
          <span class="sdescdet">pcs_upi2plus_txdata2pma_pack[16:16]</span><br/>
          <span class="ldescdet">UP1 2 or above TxWidth Pack. 0 - Forward full databus width from MAC to PMA; 1 - only forward 8 bits in every 10 bits to POMA</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_upi2plus_txwidth_lut_entry3</span><br/>
          <span class="sdescdet">pcs_upi2plus_txwidth_lut_entry3[15:12]</span><br/>
          <span class="ldescdet">UPI 2 or above TxWidth LUT entry 3 - define the datawidth encoded value when i_ctl_pipe_width = 3</span></p>
          <p><b>Reset: </b>hex:0x6;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_upi2plus_txwidth_lut_entry2</span><br/>
          <span class="sdescdet">pcs_upi2plus_txwidth_lut_entry2[11:8]</span><br/>
          <span class="ldescdet">UPI 2 or above TxWidth LUT entry 2 - define the datawidth encoded value when i_ctl_pipe_width = 2</span></p>
          <p><b>Reset: </b>hex:0x4;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_upi2plus_txwidth_lut_entry1</span><br/>
          <span class="sdescdet">pcs_upi2plus_txwidth_lut_entry1[7:4]</span><br/>
          <span class="ldescdet">UPI 2 or above TxWidth LUT entry 1 - define the datawidth encoded value when i_ctl_pipe_width = 1</span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_upi2plus_txwidth_lut_entry0</span><br/>
          <span class="sdescdet">pcs_upi2plus_txwidth_lut_entry0[3:0]</span><br/>
          <span class="ldescdet">UPI 2 or above TxWidth LUT entry 0 - define the datawidth encoded value when i_ctl_pipe_width = 0</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CB85EE8B8C0E3FB7" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001f0</span> Register(32 bit) pcs_upi1_rxwidth_lut_cfg</span><br/>
      <span class="sdescdet">UPI1 RxWidth LUT Config</span><br/>
      <span class="ldescdet">UPI1 RxWidth LUT Config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100df0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00039461</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff800000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff800000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="9">-</td>
        <td class="fldnorm" colspan="2">pcs_upi1_rxsigmodulation_scheme</td>
        <td class="fldnorm" colspan="1">pcs_upi1_rxdata_unpack</td>
        <td class="fldnorm" colspan="5">pcs_upi1_rxwidth_lut_entry3</td>
        <td class="fldnorm" colspan="5">pcs_upi1_rxwidth_lut_entry2</td>
        <td class="fldnorm" colspan="5">pcs_upi1_rxwidth_lut_entry1</td>
        <td class="fldnorm" colspan="5">pcs_upi1_rxwidth_lut_entry0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="9">-</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="5">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[22:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_upi1_rxsigmodulation_scheme</span><br/>
          <span class="sdescdet">pcs_upi1_rxsigmodulation_scheme[22:21]</span><br/>
          <span class="ldescdet">UP1 1 Rx signal modulation scheme.  0 - NRZ; 1 - PAM4; 2/3 - Reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_upi1_rxdata_unpack</span><br/>
          <span class="sdescdet">pcs_upi1_rxdata_unpack[20:20]</span><br/>
          <span class="ldescdet">UP1 1 RxWidth Pack. 0 - Forward full databus width from MAC to PMA; 1 - only forward 8 bits in every 10 bits to POMA</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_upi1_rxwidth_lut_entry3</span><br/>
          <span class="sdescdet">pcs_upi1_rxwidth_lut_entry3[19:15]</span><br/>
          <span class="ldescdet">UPI 1 RxWidth LUT entry 3 - define the datawidth encoded value when i_ctl_pipe_width = 3</span></p>
          <p><b>Reset: </b>hex:0x07;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_upi1_rxwidth_lut_entry2</span><br/>
          <span class="sdescdet">pcs_upi1_rxwidth_lut_entry2[14:10]</span><br/>
          <span class="ldescdet">UPI 1 RxWidth LUT entry 2 - define the datawidth encoded value when i_ctl_pipe_width = 2</span></p>
          <p><b>Reset: </b>hex:0x05;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_upi1_rxwidth_lut_entry1</span><br/>
          <span class="sdescdet">pcs_upi1_rxwidth_lut_entry1[9:5]</span><br/>
          <span class="ldescdet">UPI 1 RxWidth LUT entry 1 - define the datawidth encoded value when i_ctl_pipe_width = 1</span></p>
          <p><b>Reset: </b>hex:0x03;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_upi1_rxwidth_lut_entry0</span><br/>
          <span class="sdescdet">pcs_upi1_rxwidth_lut_entry0[4:0]</span><br/>
          <span class="ldescdet">UPI 1 RxWidth LUT entry 0 - define the datawidth encoded value when i_ctl_pipe_width = 0</span></p>
          <p><b>Reset: </b>hex:0x01;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_05900A959FE1190A" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001f4</span> Register(32 bit) pcs_upi2plus_rxwidth_lut_cfg</span><br/>
      <span class="sdescdet">UPI2 or Above RxWidth LUT Config</span><br/>
      <span class="ldescdet">UPI2 or Above RxWidth LUT Config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100df4</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00131041</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff800000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff800000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="9">-</td>
        <td class="fldnorm" colspan="2">pcs_upi2plus_rxsigmodulation_scheme</td>
        <td class="fldnorm" colspan="1">pcs_upi2plus_rxdata_unpack</td>
        <td class="fldnorm" colspan="5">pcs_upi2plus_rxwidth_lut_entry3</td>
        <td class="fldnorm" colspan="5">pcs_upi2plus_rxwidth_lut_entry2</td>
        <td class="fldnorm" colspan="5">pcs_upi2plus_rxwidth_lut_entry1</td>
        <td class="fldnorm" colspan="5">pcs_upi2plus_rxwidth_lut_entry0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="9">-</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="5">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[22:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_upi2plus_rxsigmodulation_scheme</span><br/>
          <span class="sdescdet">pcs_upi2plus_rxsigmodulation_scheme[22:21]</span><br/>
          <span class="ldescdet">UP1 2 or above Rx signal modulation scheme.  0 - NRZ; 1 - PAM4; 2/3 - Reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_upi2plus_rxdata_unpack</span><br/>
          <span class="sdescdet">pcs_upi2plus_rxdata_unpack[20:20]</span><br/>
          <span class="ldescdet">UP1 2 or above RxWidth Pack. 0 - Forward full databus width from MAC to PMA; 1 - only forward 8 bits in every 10 bits to POMA</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_upi2plus_rxwidth_lut_entry3</span><br/>
          <span class="sdescdet">pcs_upi2plus_rxwidth_lut_entry3[19:15]</span><br/>
          <span class="ldescdet">UPI 2 or above RxWidth LUT entry 3 - define the datawidth encoded value when i_ctl_pipe_width = 3</span></p>
          <p><b>Reset: </b>hex:0x06;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_upi2plus_rxwidth_lut_entry2</span><br/>
          <span class="sdescdet">pcs_upi2plus_rxwidth_lut_entry2[14:10]</span><br/>
          <span class="ldescdet">UPI 2 or above RxWidth LUT entry 2 - define the datawidth encoded value when i_ctl_pipe_width = 2</span></p>
          <p><b>Reset: </b>hex:0x04;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_upi2plus_rxwidth_lut_entry1</span><br/>
          <span class="sdescdet">pcs_upi2plus_rxwidth_lut_entry1[9:5]</span><br/>
          <span class="ldescdet">UPI 2 or above RxWidth LUT entry 1 - define the datawidth encoded value when i_ctl_pipe_width = 1</span></p>
          <p><b>Reset: </b>hex:0x02;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_upi2plus_rxwidth_lut_entry0</span><br/>
          <span class="sdescdet">pcs_upi2plus_rxwidth_lut_entry0[4:0]</span><br/>
          <span class="ldescdet">UPI 2 or above RxWidth LUT entry 0 - define the datawidth encoded value when i_ctl_pipe_width = 0</span></p>
          <p><b>Reset: </b>hex:0x01;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B5AD1F31FB6DBFBA" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001f8</span> Register(32 bit) pcs_pcie12_txwidth_lut_cfg</span><br/>
      <span class="sdescdet">PCIe Gen1&2 TxWidth LUT Config</span><br/>
      <span class="ldescdet">PCIe Gen1&amp;2 TxWidth LUT Config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100df8</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00007531</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfff80000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfff80000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="13">-</td>
        <td class="fldnorm" colspan="2">pcs_pcie12_txsigmodulation_scheme</td>
        <td class="fldnorm" colspan="1">pcs_pcie12_txdata2pma_pack</td>
        <td class="fldnorm" colspan="4">pcs_pcie12_txwidth_lut_entry3</td>
        <td class="fldnorm" colspan="4">pcs_pcie12_txwidth_lut_entry2</td>
        <td class="fldnorm" colspan="4">pcs_pcie12_txwidth_lut_entry1</td>
        <td class="fldnorm" colspan="4">pcs_pcie12_txwidth_lut_entry0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="13">-</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[18:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_pcie12_txsigmodulation_scheme</span><br/>
          <span class="sdescdet">pcs_pcie12_txsigmodulation_scheme[18:17]</span><br/>
          <span class="ldescdet">UP1 1 Tx signal modulation scheme.  0 - NRZ; 1 - PAM4; 2/3 - Reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_pcie12_txdata2pma_pack</span><br/>
          <span class="sdescdet">pcs_pcie12_txdata2pma_pack[16:16]</span><br/>
          <span class="ldescdet">UP1 1 TxWidth Pack. 0 - Forward full databus width from MAC to PMA; 1 - only forward 8 bits in every 10 bits to POMA</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_pcie12_txwidth_lut_entry3</span><br/>
          <span class="sdescdet">pcs_pcie12_txwidth_lut_entry3[15:12]</span><br/>
          <span class="ldescdet">PCIe Gen1&amp;2 TxWidth LUT entry 3 - define the datawidth encoded value when i_ctl_pipe_width = 3</span></p>
          <p><b>Reset: </b>hex:0x7;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_pcie12_txwidth_lut_entry2</span><br/>
          <span class="sdescdet">pcs_pcie12_txwidth_lut_entry2[11:8]</span><br/>
          <span class="ldescdet">PCIe Gen1&amp;2 TxWidth LUT entry 2 - define the datawidth encoded value when i_ctl_pipe_width = 2</span></p>
          <p><b>Reset: </b>hex:0x5;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_pcie12_txwidth_lut_entry1</span><br/>
          <span class="sdescdet">pcs_pcie12_txwidth_lut_entry1[7:4]</span><br/>
          <span class="ldescdet">PCIe Gen1&amp;2 TxWidth LUT entry 1 - define the datawidth encoded value when i_ctl_pipe_width = 1</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_pcie12_txwidth_lut_entry0</span><br/>
          <span class="sdescdet">pcs_pcie12_txwidth_lut_entry0[3:0]</span><br/>
          <span class="ldescdet">PCIe Gen1&amp;2 TxWidth LUT entry 0 - define the datawidth encoded value when i_ctl_pipe_width = 0</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6A91F96158489BAD" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001fc</span> Register(32 bit) pcs_pcie3plus_txwidth_lut_cfg</span><br/>
      <span class="sdescdet">PCIe Gen3 or Above TxWidth LUT Config</span><br/>
      <span class="ldescdet">PCIe Gen3 or Above TxWidth LUT Config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100dfc</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00876420</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfe000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfe000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="7">-</td>
        <td class="fldnorm" colspan="2">pcs_pcie6_txsigmodulation_scheme</td>
        <td class="fldnorm" colspan="2">pcs_pcie5_txsigmodulation_scheme</td>
        <td class="fldnorm" colspan="2">pcs_pcie34_txsigmodulation_scheme</td>
        <td class="fldnorm" colspan="1">pcs_pcie6_txdata2pma_pack</td>
        <td class="fldnorm" colspan="1">pcs_pcie5_txdata2pma_pack</td>
        <td class="fldnorm" colspan="1">pcs_pcie34_txdata2pma_pack</td>
        <td class="fldnorm" colspan="4">pcs_pcie3plus_txwidth_lut_entry3</td>
        <td class="fldnorm" colspan="4">pcs_pcie3plus_txwidth_lut_entry2</td>
        <td class="fldnorm" colspan="4">pcs_pcie3plus_txwidth_lut_entry1</td>
        <td class="fldnorm" colspan="4">pcs_pcie3plus_txwidth_lut_entry0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="7">-</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[24:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_pcie6_txsigmodulation_scheme</span><br/>
          <span class="sdescdet">pcs_pcie6_txsigmodulation_scheme[24:23]</span><br/>
          <span class="ldescdet">PCIe Gen6 Tx signal modulation scheme.  0 - NRZ; 1 - PAM4; 2/3 - Reserved</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_pcie5_txsigmodulation_scheme</span><br/>
          <span class="sdescdet">pcs_pcie5_txsigmodulation_scheme[22:21]</span><br/>
          <span class="ldescdet">PCIe Gen5 Tx signal modulation scheme.  0 - NRZ; 1 - PAM4; 2/3 - Reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_pcie34_txsigmodulation_scheme</span><br/>
          <span class="sdescdet">pcs_pcie34_txsigmodulation_scheme[20:19]</span><br/>
          <span class="ldescdet">PCIe Gen3&amp;4 Tx signal modulation scheme.  0 - NRZ; 1 - PAM4; 2/3 - Reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_pcie6_txdata2pma_pack</span><br/>
          <span class="sdescdet">pcs_pcie6_txdata2pma_pack[18:18]</span><br/>
          <span class="ldescdet">PCIe 6 TxWidth Pack. 0 - Forward full databus width from MAC to PMA; 1 - only forward 8 bits in every 10 bits to POMA</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_pcie5_txdata2pma_pack</span><br/>
          <span class="sdescdet">pcs_pcie5_txdata2pma_pack[17:17]</span><br/>
          <span class="ldescdet">PCIe 5 TxWidth Pack. 0 - Forward full databus width from MAC to PMA; 1 - only forward 8 bits in every 10 bits to POMA</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_pcie34_txdata2pma_pack</span><br/>
          <span class="sdescdet">pcs_pcie34_txdata2pma_pack[16:16]</span><br/>
          <span class="ldescdet">PCIe 3&amp;4 TxWidth Pack. 0 - Forward full databus width from MAC to PMA; 1 - only forward 8 bits in every 10 bits to POMA</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_pcie3plus_txwidth_lut_entry3</span><br/>
          <span class="sdescdet">pcs_pcie3plus_txwidth_lut_entry3[15:12]</span><br/>
          <span class="ldescdet">PCIe Gen3 or above TxWidth LUT entry 3 - define the datawidth encoded value when i_ctl_pipe_width = 3</span></p>
          <p><b>Reset: </b>hex:0x6;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_pcie3plus_txwidth_lut_entry2</span><br/>
          <span class="sdescdet">pcs_pcie3plus_txwidth_lut_entry2[11:8]</span><br/>
          <span class="ldescdet">PCIe Gen3 or above TxWidth LUT entry 2 - define the datawidth encoded value when i_ctl_pipe_width = 2</span></p>
          <p><b>Reset: </b>hex:0x4;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_pcie3plus_txwidth_lut_entry1</span><br/>
          <span class="sdescdet">pcs_pcie3plus_txwidth_lut_entry1[7:4]</span><br/>
          <span class="ldescdet">PCIe Gen3 or above TxWidth LUT entry 1 - define the datawidth encoded value when i_ctl_pipe_width = 1</span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_pcie3plus_txwidth_lut_entry0</span><br/>
          <span class="sdescdet">pcs_pcie3plus_txwidth_lut_entry0[3:0]</span><br/>
          <span class="ldescdet">PCIe Gen3 or above TxWidth LUT entry 0 - define the datawidth encoded value when i_ctl_pipe_width = 0</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2C63FDD2F02EBC21" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000200</span> Register(32 bit) pcs_pcie12_rxwidth_lut_cfg</span><br/>
      <span class="sdescdet">PCIe Gen1&2 RxWidth LUT Config</span><br/>
      <span class="ldescdet">PCIe Gen1&amp;2 RxWidth LUT Config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100e00</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00039561</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff800000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff800000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="9">-</td>
        <td class="fldnorm" colspan="2">pcs_pcie12_rxsigmodulation_scheme</td>
        <td class="fldnorm" colspan="1">pcs_pcie12_rxdata_unpack</td>
        <td class="fldnorm" colspan="5">pcs_pcie12_rxwidth_lut_entry3</td>
        <td class="fldnorm" colspan="5">pcs_pcie12_rxwidth_lut_entry2</td>
        <td class="fldnorm" colspan="5">pcs_pcie12_rxwidth_lut_entry1</td>
        <td class="fldnorm" colspan="5">pcs_pcie12_rxwidth_lut_entry0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="9">-</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="5">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[22:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_pcie12_rxsigmodulation_scheme</span><br/>
          <span class="sdescdet">pcs_pcie12_rxsigmodulation_scheme[22:21]</span><br/>
          <span class="ldescdet">UP1 1 Rx signal modulation scheme.  0 - NRZ; 1 - PAM4; 2/3 - Reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_pcie12_rxdata_unpack</span><br/>
          <span class="sdescdet">pcs_pcie12_rxdata_unpack[20:20]</span><br/>
          <span class="ldescdet">UP1 1 RxWidth Pack. 0 - Forward full databus width from MAC to PMA; 1 - only forward 8 bits in every 10 bits to POMA</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_pcie12_rxwidth_lut_entry3</span><br/>
          <span class="sdescdet">pcs_pcie12_rxwidth_lut_entry3[19:15]</span><br/>
          <span class="ldescdet">PCIe Gen1&amp;2 RxWidth LUT entry 3 - define the datawidth encoded value when i_ctl_pipe_width = 3</span></p>
          <p><b>Reset: </b>hex:0x07;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_pcie12_rxwidth_lut_entry2</span><br/>
          <span class="sdescdet">pcs_pcie12_rxwidth_lut_entry2[14:10]</span><br/>
          <span class="ldescdet">PCIe Gen1&amp;2 RxWidth LUT entry 2 - define the datawidth encoded value when i_ctl_pipe_width = 2</span></p>
          <p><b>Reset: </b>hex:0x05;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_pcie12_rxwidth_lut_entry1</span><br/>
          <span class="sdescdet">pcs_pcie12_rxwidth_lut_entry1[9:5]</span><br/>
          <span class="ldescdet">PCIe Gen1&amp;2 RxWidth LUT entry 1 - define the datawidth encoded value when i_ctl_pipe_width = 1</span></p>
          <p><b>Reset: </b>hex:0x0b;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_pcie12_rxwidth_lut_entry0</span><br/>
          <span class="sdescdet">pcs_pcie12_rxwidth_lut_entry0[4:0]</span><br/>
          <span class="ldescdet">PCIe Gen1&amp;2 RxWidth LUT entry 0 - define the datawidth encoded value when i_ctl_pipe_width = 0</span></p>
          <p><b>Reset: </b>hex:0x01;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A21480368CA90B81" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000204</span> Register(32 bit) pcs_pcie34_rxwidth_lut_cfg</span><br/>
      <span class="sdescdet">PCIe Gen3&4 RxWidth LUT Config</span><br/>
      <span class="ldescdet">PCIe Gen3&amp;4 RxWidth LUT Config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100e04</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00131041</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff800000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff800000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="9">-</td>
        <td class="fldnorm" colspan="2">pcs_pcie34_rxsigmodulation_scheme</td>
        <td class="fldnorm" colspan="1">pcs_pcie34_rxdata_unpack</td>
        <td class="fldnorm" colspan="5">pcs_pcie34_rxwidth_lut_entry3</td>
        <td class="fldnorm" colspan="5">pcs_pcie34_rxwidth_lut_entry2</td>
        <td class="fldnorm" colspan="5">pcs_pcie34_rxwidth_lut_entry1</td>
        <td class="fldnorm" colspan="5">pcs_pcie34_rxwidth_lut_entry0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="9">-</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="5">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[22:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_pcie34_rxsigmodulation_scheme</span><br/>
          <span class="sdescdet">pcs_pcie34_rxsigmodulation_scheme[22:21]</span><br/>
          <span class="ldescdet">PCIe Gen3&amp;4 Rx signal modulation scheme.  0 - NRZ; 1 - PAM4; 2/3 - Reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_pcie34_rxdata_unpack</span><br/>
          <span class="sdescdet">pcs_pcie34_rxdata_unpack[20:20]</span><br/>
          <span class="ldescdet">PCIe 3&amp;4 RxWidth Pack. 0 - Forward full databus width from MAC to PMA; 1 - only forward 8 bits in every 10 bits to POMA</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_pcie34_rxwidth_lut_entry3</span><br/>
          <span class="sdescdet">pcs_pcie34_rxwidth_lut_entry3[19:15]</span><br/>
          <span class="ldescdet">PCIe Gen3&amp;4 RxWidth LUT entry 3 - define the datawidth encoded value when i_ctl_pipe_width = 3</span></p>
          <p><b>Reset: </b>hex:0x06;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_pcie34_rxwidth_lut_entry2</span><br/>
          <span class="sdescdet">pcs_pcie34_rxwidth_lut_entry2[14:10]</span><br/>
          <span class="ldescdet">PCIe Gen3&amp;4 RxWidth LUT entry 2 - define the datawidth encoded value when i_ctl_pipe_width = 2</span></p>
          <p><b>Reset: </b>hex:0x04;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_pcie34_rxwidth_lut_entry1</span><br/>
          <span class="sdescdet">pcs_pcie34_rxwidth_lut_entry1[9:5]</span><br/>
          <span class="ldescdet">PCIe Gen3&amp;4 RxWidth LUT entry 1 - define the datawidth encoded value when i_ctl_pipe_width = 1</span></p>
          <p><b>Reset: </b>hex:0x02;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_pcie34_rxwidth_lut_entry0</span><br/>
          <span class="sdescdet">pcs_pcie34_rxwidth_lut_entry0[4:0]</span><br/>
          <span class="ldescdet">PCIe Gen3&amp;4 RxWidth LUT entry 0 - define the datawidth encoded value when i_ctl_pipe_width = 0</span></p>
          <p><b>Reset: </b>hex:0x01;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_059471641B486F95" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000208</span> Register(32 bit) pcs_pcie5_rxwidth_lut_cfg</span><br/>
      <span class="sdescdet">PCIe Gen5 RxWidth LUT Config</span><br/>
      <span class="ldescdet">PCIe Gen5 RxWidth LUT Config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100e08</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00009882</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="fldnorm" colspan="2">pcs_pcie5_rxsigmodulation_scheme</td>
        <td class="fldnorm" colspan="1">pcs_pcie5_rxdata_unpack</td>
        <td class="fldnorm" colspan="5">pcs_pcie5_rxwidth_lut_entry3</td>
        <td class="fldnorm" colspan="5">pcs_pcie5_rxwidth_lut_entry2</td>
        <td class="fldnorm" colspan="5">pcs_pcie5_rxwidth_lut_entry1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="5">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[17:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_pcie5_rxsigmodulation_scheme</span><br/>
          <span class="sdescdet">pcs_pcie5_rxsigmodulation_scheme[17:16]</span><br/>
          <span class="ldescdet">PCIe Gen5 Rx signal modulation scheme.  0 - NRZ; 1 - PAM4; 2/3 - Reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_pcie5_rxdata_unpack</span><br/>
          <span class="sdescdet">pcs_pcie5_rxdata_unpack[15:15]</span><br/>
          <span class="ldescdet">PCIe 5 RxWidth Pack. 0 - Forward full databus width from MAC to PMA; 1 - only forward 8 bits in every 10 bits to POMA</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_pcie5_rxwidth_lut_entry3</span><br/>
          <span class="sdescdet">pcs_pcie5_rxwidth_lut_entry3[14:10]</span><br/>
          <span class="ldescdet">PCIe Gen5 RxWidth LUT entry 3 - define the datawidth encoded value when i_ctl_pipe_width = 3</span></p>
          <p><b>Reset: </b>hex:0x06;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_pcie5_rxwidth_lut_entry2</span><br/>
          <span class="sdescdet">pcs_pcie5_rxwidth_lut_entry2[9:5]</span><br/>
          <span class="ldescdet">PCIe Gen5 RxWidth LUT entry 2 - define the datawidth encoded value when i_ctl_pipe_width = 2</span></p>
          <p><b>Reset: </b>hex:0x04;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_pcie5_rxwidth_lut_entry1</span><br/>
          <span class="sdescdet">pcs_pcie5_rxwidth_lut_entry1[4:0]</span><br/>
          <span class="ldescdet">PCIe Gen5 RxWidth LUT entry 1 - define the datawidth encoded value when i_ctl_pipe_width = 1</span></p>
          <p><b>Reset: </b>hex:0x02;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_455CE70843206351" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000020c</span> Register(32 bit) pcs_pcie6_rxwidth_lut_cfg</span><br/>
      <span class="sdescdet">PCIe Gen6 RxWidth LUT Config</span><br/>
      <span class="ldescdet">PCIe Gen6 RxWidth LUT Config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100e0c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000cc4</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffe000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffe000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="19">-</td>
        <td class="fldnorm" colspan="2">pcs_pcie6_rxsigmodulation_scheme</td>
        <td class="fldnorm" colspan="1">pcs_pcie6_rxdata_unpack</td>
        <td class="fldnorm" colspan="5">pcs_pcie6_rxwidth_lut_entry3</td>
        <td class="fldnorm" colspan="5">pcs_pcie6_rxwidth_lut_entry2</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="19">-</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="5">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[12:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_pcie6_rxsigmodulation_scheme</span><br/>
          <span class="sdescdet">pcs_pcie6_rxsigmodulation_scheme[12:11]</span><br/>
          <span class="ldescdet">PCIe Gen6 Rx signal modulation scheme.  0 - NRZ; 1 - PAM4; 2/3 - Reserved</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_pcie6_rxdata_unpack</span><br/>
          <span class="sdescdet">pcs_pcie6_rxdata_unpack[10:10]</span><br/>
          <span class="ldescdet">PCIe 6 RxWidth Pack. 0 - Forward full databus width from MAC to PMA; 1 - only forward 8 bits in every 10 bits to POMA</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_pcie6_rxwidth_lut_entry3</span><br/>
          <span class="sdescdet">pcs_pcie6_rxwidth_lut_entry3[9:5]</span><br/>
          <span class="ldescdet">PCIe Gen6 RxWidth LUT entry 3 - define the datawidth encoded value when i_ctl_pipe_width = 3</span></p>
          <p><b>Reset: </b>hex:0x06;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_pcie6_rxwidth_lut_entry2</span><br/>
          <span class="sdescdet">pcs_pcie6_rxwidth_lut_entry2[4:0]</span><br/>
          <span class="ldescdet">PCIe Gen6 RxWidth LUT entry 2 - define the datawidth encoded value when i_ctl_pipe_width = 2</span></p>
          <p><b>Reset: </b>hex:0x04;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EFAC2609BE015EFF" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000210</span> Register(32 bit) pcs_usb1_txwidth_lut_cfg</span><br/>
      <span class="sdescdet">USB 1 TxWidth LUT Config</span><br/>
      <span class="ldescdet">USB 1 TxWidth LUT Config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100e10</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00007531</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfff80000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfff80000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="13">-</td>
        <td class="fldnorm" colspan="2">pcs_usb1_txsigmodulation_scheme</td>
        <td class="fldnorm" colspan="1">pcs_usb1_txdata2pma_pack</td>
        <td class="fldnorm" colspan="4">pcs_usb1_txwidth_lut_entry3</td>
        <td class="fldnorm" colspan="4">pcs_usb1_txwidth_lut_entry2</td>
        <td class="fldnorm" colspan="4">pcs_usb1_txwidth_lut_entry1</td>
        <td class="fldnorm" colspan="4">pcs_usb1_txwidth_lut_entry0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="13">-</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[18:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_usb1_txsigmodulation_scheme</span><br/>
          <span class="sdescdet">pcs_usb1_txsigmodulation_scheme[18:17]</span><br/>
          <span class="ldescdet">USB 1 Tx signal modulation scheme.  0 - NRZ; 1 - PAM4; 2/3 - Reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_usb1_txdata2pma_pack</span><br/>
          <span class="sdescdet">pcs_usb1_txdata2pma_pack[16:16]</span><br/>
          <span class="ldescdet">USB 1 TxWidth Pack. 0 - Forward full databus width from MAC to PMA; 1 - only forward 8 bits in every 10 bits to POMA</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_usb1_txwidth_lut_entry3</span><br/>
          <span class="sdescdet">pcs_usb1_txwidth_lut_entry3[15:12]</span><br/>
          <span class="ldescdet">USB 1 TxWidth LUT entry 3 - define the datawidth encoded value when i_ctl_pipe_width = 3</span></p>
          <p><b>Reset: </b>hex:0x7;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_usb1_txwidth_lut_entry2</span><br/>
          <span class="sdescdet">pcs_usb1_txwidth_lut_entry2[11:8]</span><br/>
          <span class="ldescdet">USB 1 TxWidth LUT entry 2 - define the datawidth encoded value when i_ctl_pipe_width = 2</span></p>
          <p><b>Reset: </b>hex:0x5;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_usb1_txwidth_lut_entry1</span><br/>
          <span class="sdescdet">pcs_usb1_txwidth_lut_entry1[7:4]</span><br/>
          <span class="ldescdet">USB 1 TxWidth LUT entry 1 - define the datawidth encoded value when i_ctl_pipe_width = 1</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_usb1_txwidth_lut_entry0</span><br/>
          <span class="sdescdet">pcs_usb1_txwidth_lut_entry0[3:0]</span><br/>
          <span class="ldescdet">USB 1 TxWidth LUT entry 0 - define the datawidth encoded value when i_ctl_pipe_width = 0</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F497974CFA4339D2" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000214</span> Register(32 bit) pcs_usb2_txwidth_lut_cfg</span><br/>
      <span class="sdescdet">USB 2 TxWidth LUT Config</span><br/>
      <span class="ldescdet">USB 2 TxWidth LUT Config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100e14</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00016420</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfff80000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfff80000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="13">-</td>
        <td class="fldnorm" colspan="2">pcs_usb2_txsigmodulation_scheme</td>
        <td class="fldnorm" colspan="1">pcs_usb2_txdata2pma_pack</td>
        <td class="fldnorm" colspan="4">pcs_usb2_txwidth_lut_entry3</td>
        <td class="fldnorm" colspan="4">pcs_usb2_txwidth_lut_entry2</td>
        <td class="fldnorm" colspan="4">pcs_usb2_txwidth_lut_entry1</td>
        <td class="fldnorm" colspan="4">pcs_usb2_txwidth_lut_entry0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="13">-</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[18:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_usb2_txsigmodulation_scheme</span><br/>
          <span class="sdescdet">pcs_usb2_txsigmodulation_scheme[18:17]</span><br/>
          <span class="ldescdet">USB 2 Tx signal modulation scheme.  0 - NRZ; 1 - PAM4; 2/3 - Reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_usb2_txdata2pma_pack</span><br/>
          <span class="sdescdet">pcs_usb2_txdata2pma_pack[16:16]</span><br/>
          <span class="ldescdet">USB 2 TxWidth Pack. 0 - Forward full databus width from MAC to PMA; 1 - only forward 8 bits in every 10 bits to POMA</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_usb2_txwidth_lut_entry3</span><br/>
          <span class="sdescdet">pcs_usb2_txwidth_lut_entry3[15:12]</span><br/>
          <span class="ldescdet">USB 2 TxWidth LUT entry 3 - define the datawidth encoded value when i_ctl_pipe_width = 3</span></p>
          <p><b>Reset: </b>hex:0x6;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_usb2_txwidth_lut_entry2</span><br/>
          <span class="sdescdet">pcs_usb2_txwidth_lut_entry2[11:8]</span><br/>
          <span class="ldescdet">USB 2 TxWidth LUT entry 2 - define the datawidth encoded value when i_ctl_pipe_width = 2</span></p>
          <p><b>Reset: </b>hex:0x4;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_usb2_txwidth_lut_entry1</span><br/>
          <span class="sdescdet">pcs_usb2_txwidth_lut_entry1[7:4]</span><br/>
          <span class="ldescdet">USB 2 TxWidth LUT entry 1 - define the datawidth encoded value when i_ctl_pipe_width = 1</span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_usb2_txwidth_lut_entry0</span><br/>
          <span class="sdescdet">pcs_usb2_txwidth_lut_entry0[3:0]</span><br/>
          <span class="ldescdet">USB 2 TxWidth LUT entry 0 - define the datawidth encoded value when i_ctl_pipe_width = 0</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_BE52770278C20678" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000218</span> Register(32 bit) pcs_usb1_rxwidth_lut_cfg</span><br/>
      <span class="sdescdet">USB 1 RxWidth LUT Config</span><br/>
      <span class="ldescdet">USB 1 RxWidth LUT Config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100e18</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00039461</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff800000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff800000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="9">-</td>
        <td class="fldnorm" colspan="2">pcs_usb1_rxsigmodulation_scheme</td>
        <td class="fldnorm" colspan="1">pcs_usb1_rxdata_unpack</td>
        <td class="fldnorm" colspan="5">pcs_usb1_rxwidth_lut_entry3</td>
        <td class="fldnorm" colspan="5">pcs_usb1_rxwidth_lut_entry2</td>
        <td class="fldnorm" colspan="5">pcs_usb1_rxwidth_lut_entry1</td>
        <td class="fldnorm" colspan="5">pcs_usb1_rxwidth_lut_entry0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="9">-</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="5">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[22:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_usb1_rxsigmodulation_scheme</span><br/>
          <span class="sdescdet">pcs_usb1_rxsigmodulation_scheme[22:21]</span><br/>
          <span class="ldescdet">USB 1 Rx signal modulation scheme.  0 - NRZ; 1 - PAM4; 2/3 - Reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_usb1_rxdata_unpack</span><br/>
          <span class="sdescdet">pcs_usb1_rxdata_unpack[20:20]</span><br/>
          <span class="ldescdet">USB 1 RxWidth Pack. 0 - Forward full databus width from MAC to PMA; 1 - only forward 8 bits in every 10 bits to POMA</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_usb1_rxwidth_lut_entry3</span><br/>
          <span class="sdescdet">pcs_usb1_rxwidth_lut_entry3[19:15]</span><br/>
          <span class="ldescdet">USB 1 RxWidth LUT entry 3 - define the datawidth encoded value when i_ctl_pipe_width = 3</span></p>
          <p><b>Reset: </b>hex:0x07;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_usb1_rxwidth_lut_entry2</span><br/>
          <span class="sdescdet">pcs_usb1_rxwidth_lut_entry2[14:10]</span><br/>
          <span class="ldescdet">USB 1 RxWidth LUT entry 2 - define the datawidth encoded value when i_ctl_pipe_width = 2</span></p>
          <p><b>Reset: </b>hex:0x05;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_usb1_rxwidth_lut_entry1</span><br/>
          <span class="sdescdet">pcs_usb1_rxwidth_lut_entry1[9:5]</span><br/>
          <span class="ldescdet">USB 1 RxWidth LUT entry 1 - define the datawidth encoded value when i_ctl_pipe_width = 1</span></p>
          <p><b>Reset: </b>hex:0x03;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_usb1_rxwidth_lut_entry0</span><br/>
          <span class="sdescdet">pcs_usb1_rxwidth_lut_entry0[4:0]</span><br/>
          <span class="ldescdet">USB 1 RxWidth LUT entry 0 - define the datawidth encoded value when i_ctl_pipe_width = 0</span></p>
          <p><b>Reset: </b>hex:0x01;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B96797B2A7F3D920" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000021c</span> Register(32 bit) pcs_usb2_rxwidth_lut_cfg</span><br/>
      <span class="sdescdet">USB 2 RxWidth LUT Config</span><br/>
      <span class="ldescdet">USB 2 RxWidth LUT Config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100e1c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00131041</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff800000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff800000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="9">-</td>
        <td class="fldnorm" colspan="2">pcs_usb2_rxsigmodulation_scheme</td>
        <td class="fldnorm" colspan="1">pcs_usb2_rxdata_unpack</td>
        <td class="fldnorm" colspan="5">pcs_usb2_rxwidth_lut_entry3</td>
        <td class="fldnorm" colspan="5">pcs_usb2_rxwidth_lut_entry2</td>
        <td class="fldnorm" colspan="5">pcs_usb2_rxwidth_lut_entry1</td>
        <td class="fldnorm" colspan="5">pcs_usb2_rxwidth_lut_entry0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="9">-</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="5">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[22:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_usb2_rxsigmodulation_scheme</span><br/>
          <span class="sdescdet">pcs_usb2_rxsigmodulation_scheme[22:21]</span><br/>
          <span class="ldescdet">USB 2 Rx signal modulation scheme.  0 - NRZ; 1 - PAM4; 2/3 - Reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_usb2_rxdata_unpack</span><br/>
          <span class="sdescdet">pcs_usb2_rxdata_unpack[20:20]</span><br/>
          <span class="ldescdet">USB 2 RxWidth Pack. 0 - Forward full databus width from MAC to PMA; 1 - only forward 8 bits in every 10 bits to POMA</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_usb2_rxwidth_lut_entry3</span><br/>
          <span class="sdescdet">pcs_usb2_rxwidth_lut_entry3[19:15]</span><br/>
          <span class="ldescdet">USB 2 RxWidth LUT entry 3 - define the datawidth encoded value when i_ctl_pipe_width = 3</span></p>
          <p><b>Reset: </b>hex:0x06;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_usb2_rxwidth_lut_entry2</span><br/>
          <span class="sdescdet">pcs_usb2_rxwidth_lut_entry2[14:10]</span><br/>
          <span class="ldescdet">USB 2 RxWidth LUT entry 2 - define the datawidth encoded value when i_ctl_pipe_width = 2</span></p>
          <p><b>Reset: </b>hex:0x04;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_usb2_rxwidth_lut_entry1</span><br/>
          <span class="sdescdet">pcs_usb2_rxwidth_lut_entry1[9:5]</span><br/>
          <span class="ldescdet">USB 2 RxWidth LUT entry 1 - define the datawidth encoded value when i_ctl_pipe_width = 1</span></p>
          <p><b>Reset: </b>hex:0x02;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_usb2_rxwidth_lut_entry0</span><br/>
          <span class="sdescdet">pcs_usb2_rxwidth_lut_entry0[4:0]</span><br/>
          <span class="ldescdet">USB 2 RxWidth LUT entry 0 - define the datawidth encoded value when i_ctl_pipe_width = 0</span></p>
          <p><b>Reset: </b>hex:0x01;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_89AB1C48366137BC" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000220</span> Register(32 bit) pcs_misc_rw</span><br/>
      <span class="sdescdet">Miscellaneous RW</span><br/>
      <span class="ldescdet">Miscellaneous RW
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100e20</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x12345678</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">pcs_misc</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_misc</span><br/>
          <span class="sdescdet">pcs_misc[31:0]</span><br/>
          <span class="ldescdet">Engineering Only</span></p>
          <p><b>Reset: </b>hex:0x12345678;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_85645B9A2CEB309C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000224</span> Register(32 bit) pcs_misc_ro</span><br/>
      <span class="sdescdet">Miscellaneous RO</span><br/>
      <span class="ldescdet">Miscellaneous RO
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100e24</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">pcs_misc_ro</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_misc_ro</span><br/>
          <span class="sdescdet">pcs_misc_ro[31:0]</span><br/>
          <span class="ldescdet">Engineering Only</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0AC58290679A648D" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003dc</span> Register(32 bit) pcs_lane_rw_spare</span><br/>
      <span class="sdescdet">PCS Spare RW</span><br/>
      <span class="ldescdet">PCS Spare RW
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100fdc</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0xffff0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">pcs_lane_rw_spare</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_lane_rw_spare</span><br/>
          <span class="sdescdet">pcs_lane_rw_spare[31:0]</span><br/>
          <span class="ldescdet">Spare RW - Reseved for future used</span></p>
          <p><b>Reset: </b>hex:0xffff0000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C6916EBB7CF1C92B" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003e0</span> Register(32 bit) pcs_lane_ro_spare</span><br/>
      <span class="sdescdet">PCS Spare RO</span><br/>
      <span class="ldescdet">PCS Spare RO
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x07100fe0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">pcs_lane_ro_spare</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pcs_lane_ro_spare</span><br/>
          <span class="sdescdet">pcs_lane_ro_spare[31:0]</span><br/>
          <span class="ldescdet">Spare RO - Reseved for future used</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc2_pipe_phy_1x4lane_map_pipe_phy_PCS_PCS_SERDES_LANE1_PCS_SERDES_LANE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
  </body>
</html>
