
ECSE444-Lab2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000045cc  080001bc  080001bc  000011bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08004788  08004788  00005788  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080047c8  080047c8  0000600c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080047c8  080047c8  0000600c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080047c8  080047c8  0000600c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080047c8  080047c8  000057c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080047cc  080047cc  000057cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  080047d0  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000a0  2000000c  080047dc  0000600c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000ac  080047dc  000060ac  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000600c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000bdde  00000000  00000000  0000603c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d2d  00000000  00000000  00011e1a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b68  00000000  00000000  00013b48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000088b  00000000  00000000  000146b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002ba43  00000000  00000000  00014f3b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c30a  00000000  00000000  0004097e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011223c  00000000  00000000  0004cc88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0015eec4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002eb4  00000000  00000000  0015ef08  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000072  00000000  00000000  00161dbc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001bc <__do_global_dtors_aux>:
 80001bc:	b510      	push	{r4, lr}
 80001be:	4c05      	ldr	r4, [pc, #20]	@ (80001d4 <__do_global_dtors_aux+0x18>)
 80001c0:	7823      	ldrb	r3, [r4, #0]
 80001c2:	b933      	cbnz	r3, 80001d2 <__do_global_dtors_aux+0x16>
 80001c4:	4b04      	ldr	r3, [pc, #16]	@ (80001d8 <__do_global_dtors_aux+0x1c>)
 80001c6:	b113      	cbz	r3, 80001ce <__do_global_dtors_aux+0x12>
 80001c8:	4804      	ldr	r0, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x20>)
 80001ca:	f3af 8000 	nop.w
 80001ce:	2301      	movs	r3, #1
 80001d0:	7023      	strb	r3, [r4, #0]
 80001d2:	bd10      	pop	{r4, pc}
 80001d4:	2000000c 	.word	0x2000000c
 80001d8:	00000000 	.word	0x00000000
 80001dc:	08004770 	.word	0x08004770

080001e0 <frame_dummy>:
 80001e0:	b508      	push	{r3, lr}
 80001e2:	4b03      	ldr	r3, [pc, #12]	@ (80001f0 <frame_dummy+0x10>)
 80001e4:	b11b      	cbz	r3, 80001ee <frame_dummy+0xe>
 80001e6:	4903      	ldr	r1, [pc, #12]	@ (80001f4 <frame_dummy+0x14>)
 80001e8:	4803      	ldr	r0, [pc, #12]	@ (80001f8 <frame_dummy+0x18>)
 80001ea:	f3af 8000 	nop.w
 80001ee:	bd08      	pop	{r3, pc}
 80001f0:	00000000 	.word	0x00000000
 80001f4:	20000010 	.word	0x20000010
 80001f8:	08004770 	.word	0x08004770

080001fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001fc:	b580      	push	{r7, lr}
 80001fe:	b084      	sub	sp, #16
 8000200:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */

	// Constant used for calculating temperature from ADC reading
	uint16_t ts_cal1_val = TS_CAL1; // FOR DEBUGGING
 8000202:	4b2b      	ldr	r3, [pc, #172]	@ (80002b0 <main+0xb4>)
 8000204:	881b      	ldrh	r3, [r3, #0]
 8000206:	81fb      	strh	r3, [r7, #14]
	uint16_t ts_cal2_val = TS_CAL2; // FOR DEBUGGING
 8000208:	4b2a      	ldr	r3, [pc, #168]	@ (80002b4 <main+0xb8>)
 800020a:	881b      	ldrh	r3, [r3, #0]
 800020c:	81bb      	strh	r3, [r7, #12]
	uint16_t vrefint_val = VREFINT_CAL;	// FOR DEBUGGING
 800020e:	4b2a      	ldr	r3, [pc, #168]	@ (80002b8 <main+0xbc>)
 8000210:	881b      	ldrh	r3, [r3, #0]
 8000212:	817b      	strh	r3, [r7, #10]
	float tempConst = (float)(TS_CAL2_TEMP - TS_CAL1_TEMP) / (float)(TS_CAL2 - TS_CAL1);
 8000214:	4b27      	ldr	r3, [pc, #156]	@ (80002b4 <main+0xb8>)
 8000216:	881b      	ldrh	r3, [r3, #0]
 8000218:	461a      	mov	r2, r3
 800021a:	4b25      	ldr	r3, [pc, #148]	@ (80002b0 <main+0xb4>)
 800021c:	881b      	ldrh	r3, [r3, #0]
 800021e:	1ad3      	subs	r3, r2, r3
 8000220:	ee07 3a90 	vmov	s15, r3
 8000224:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000228:	eddf 6a24 	vldr	s13, [pc, #144]	@ 80002bc <main+0xc0>
 800022c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000230:	edc7 7a01 	vstr	s15, [r7, #4]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000234:	f000 fb03 	bl	800083e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000238:	f000 f84a 	bl	80002d0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800023c:	f000 f972 	bl	8000524 <MX_GPIO_Init>
  MX_DAC1_Init();
 8000240:	f000 f930 	bl	80004a4 <MX_DAC1_Init>
  MX_ADC1_Init();
 8000244:	f000 f896 	bl	8000374 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

  // Calibrate ADC
  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8000248:	217f      	movs	r1, #127	@ 0x7f
 800024a:	481d      	ldr	r0, [pc, #116]	@ (80002c0 <main+0xc4>)
 800024c:	f001 fc4a 	bl	8001ae4 <HAL_ADCEx_Calibration_Start>

  // Start DAC Channels 1-2
  HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 8000250:	2100      	movs	r1, #0
 8000252:	481c      	ldr	r0, [pc, #112]	@ (80002c4 <main+0xc8>)
 8000254:	f002 fa8f 	bl	8002776 <HAL_DAC_Start>
  HAL_DAC_Start(&hdac1, DAC_CHANNEL_2);
 8000258:	2110      	movs	r1, #16
 800025a:	481a      	ldr	r0, [pc, #104]	@ (80002c4 <main+0xc8>)
 800025c:	f002 fa8b 	bl	8002776 <HAL_DAC_Start>

#endif

	// TO DO: check if button pressed to determine mode

	if (mode == MODE_WAVE) {
 8000260:	4b19      	ldr	r3, [pc, #100]	@ (80002c8 <main+0xcc>)
 8000262:	781b      	ldrb	r3, [r3, #0]
 8000264:	2b00      	cmp	r3, #0
 8000266:	d1fb      	bne.n	8000260 <main+0x64>
		// Next output based on wave type
			// The index published to control where in the wave you are
			// is reset and/or augmented in the individual wave function
			// and is a global variable within the file main.c

		switch(fixedWave) {
 8000268:	4b18      	ldr	r3, [pc, #96]	@ (80002cc <main+0xd0>)
 800026a:	781b      	ldrb	r3, [r3, #0]
 800026c:	2b02      	cmp	r3, #2
 800026e:	d00c      	beq.n	800028a <main+0x8e>
 8000270:	2b02      	cmp	r3, #2
 8000272:	dc0d      	bgt.n	8000290 <main+0x94>
 8000274:	2b00      	cmp	r3, #0
 8000276:	d005      	beq.n	8000284 <main+0x88>
 8000278:	2b01      	cmp	r3, #1
 800027a:	d109      	bne.n	8000290 <main+0x94>
		case WAVE_SAW:
			Sawtooth_Wave(7);
 800027c:	2007      	movs	r0, #7
 800027e:	f000 f9ad 	bl	80005dc <Sawtooth_Wave>
			break;
 8000282:	e006      	b.n	8000292 <main+0x96>
		case WAVE_TRIANGLE:
			Triangle_Wave();
 8000284:	f000 f9b5 	bl	80005f2 <Triangle_Wave>
			break;
 8000288:	e003      	b.n	8000292 <main+0x96>
		case WAVE_SINE:
			Sine_Wave();
 800028a:	f000 f9b9 	bl	8000600 <Sine_Wave>
			break;
 800028e:	e000      	b.n	8000292 <main+0x96>
		default:
			break;
 8000290:	bf00      	nop
		}

		// Change to next wave type
		if (fixedWave == 2) { // if max enum, loop back around
 8000292:	4b0e      	ldr	r3, [pc, #56]	@ (80002cc <main+0xd0>)
 8000294:	781b      	ldrb	r3, [r3, #0]
 8000296:	2b02      	cmp	r3, #2
 8000298:	d103      	bne.n	80002a2 <main+0xa6>
			fixedWave = 0;
 800029a:	4b0c      	ldr	r3, [pc, #48]	@ (80002cc <main+0xd0>)
 800029c:	2200      	movs	r2, #0
 800029e:	701a      	strb	r2, [r3, #0]
 80002a0:	e7de      	b.n	8000260 <main+0x64>
		}
		else {
			fixedWave++;
 80002a2:	4b0a      	ldr	r3, [pc, #40]	@ (80002cc <main+0xd0>)
 80002a4:	781b      	ldrb	r3, [r3, #0]
 80002a6:	3301      	adds	r3, #1
 80002a8:	b2da      	uxtb	r2, r3
 80002aa:	4b08      	ldr	r3, [pc, #32]	@ (80002cc <main+0xd0>)
 80002ac:	701a      	strb	r2, [r3, #0]
	if (mode == MODE_WAVE) {
 80002ae:	e7d7      	b.n	8000260 <main+0x64>
 80002b0:	1fff75a8 	.word	0x1fff75a8
 80002b4:	1fff75ca 	.word	0x1fff75ca
 80002b8:	1fff75aa 	.word	0x1fff75aa
 80002bc:	42c80000 	.word	0x42c80000
 80002c0:	20000028 	.word	0x20000028
 80002c4:	20000090 	.word	0x20000090
 80002c8:	200000a4 	.word	0x200000a4
 80002cc:	200000a5 	.word	0x200000a5

080002d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002d0:	b580      	push	{r7, lr}
 80002d2:	b096      	sub	sp, #88	@ 0x58
 80002d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002d6:	f107 0314 	add.w	r3, r7, #20
 80002da:	2244      	movs	r2, #68	@ 0x44
 80002dc:	2100      	movs	r1, #0
 80002de:	4618      	mov	r0, r3
 80002e0:	f004 fa1a 	bl	8004718 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002e4:	463b      	mov	r3, r7
 80002e6:	2200      	movs	r2, #0
 80002e8:	601a      	str	r2, [r3, #0]
 80002ea:	605a      	str	r2, [r3, #4]
 80002ec:	609a      	str	r2, [r3, #8]
 80002ee:	60da      	str	r2, [r3, #12]
 80002f0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 80002f2:	2000      	movs	r0, #0
 80002f4:	f002 fda8 	bl	8002e48 <HAL_PWREx_ControlVoltageScaling>
 80002f8:	4603      	mov	r3, r0
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	d001      	beq.n	8000302 <SystemClock_Config+0x32>
  {
    Error_Handler();
 80002fe:	f000 f986 	bl	800060e <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000302:	2310      	movs	r3, #16
 8000304:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000306:	2301      	movs	r3, #1
 8000308:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800030a:	2300      	movs	r3, #0
 800030c:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800030e:	2360      	movs	r3, #96	@ 0x60
 8000310:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000312:	2302      	movs	r3, #2
 8000314:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000316:	2301      	movs	r3, #1
 8000318:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800031a:	2301      	movs	r3, #1
 800031c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 800031e:	233c      	movs	r3, #60	@ 0x3c
 8000320:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000322:	2302      	movs	r3, #2
 8000324:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000326:	2302      	movs	r3, #2
 8000328:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800032a:	2302      	movs	r3, #2
 800032c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800032e:	f107 0314 	add.w	r3, r7, #20
 8000332:	4618      	mov	r0, r3
 8000334:	f002 fe2c 	bl	8002f90 <HAL_RCC_OscConfig>
 8000338:	4603      	mov	r3, r0
 800033a:	2b00      	cmp	r3, #0
 800033c:	d001      	beq.n	8000342 <SystemClock_Config+0x72>
  {
    Error_Handler();
 800033e:	f000 f966 	bl	800060e <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000342:	230f      	movs	r3, #15
 8000344:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000346:	2303      	movs	r3, #3
 8000348:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800034a:	2300      	movs	r3, #0
 800034c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800034e:	2300      	movs	r3, #0
 8000350:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000352:	2300      	movs	r3, #0
 8000354:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000356:	463b      	mov	r3, r7
 8000358:	2105      	movs	r1, #5
 800035a:	4618      	mov	r0, r3
 800035c:	f003 fa32 	bl	80037c4 <HAL_RCC_ClockConfig>
 8000360:	4603      	mov	r3, r0
 8000362:	2b00      	cmp	r3, #0
 8000364:	d001      	beq.n	800036a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000366:	f000 f952 	bl	800060e <Error_Handler>
  }
}
 800036a:	bf00      	nop
 800036c:	3758      	adds	r7, #88	@ 0x58
 800036e:	46bd      	mov	sp, r7
 8000370:	bd80      	pop	{r7, pc}
	...

08000374 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000374:	b580      	push	{r7, lr}
 8000376:	b094      	sub	sp, #80	@ 0x50
 8000378:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800037a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800037e:	2200      	movs	r2, #0
 8000380:	601a      	str	r2, [r3, #0]
 8000382:	605a      	str	r2, [r3, #4]
 8000384:	609a      	str	r2, [r3, #8]
 8000386:	60da      	str	r2, [r3, #12]
 8000388:	611a      	str	r2, [r3, #16]
 800038a:	615a      	str	r2, [r3, #20]
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 800038c:	1d3b      	adds	r3, r7, #4
 800038e:	2234      	movs	r2, #52	@ 0x34
 8000390:	2100      	movs	r1, #0
 8000392:	4618      	mov	r0, r3
 8000394:	f004 f9c0 	bl	8004718 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000398:	4b3e      	ldr	r3, [pc, #248]	@ (8000494 <MX_ADC1_Init+0x120>)
 800039a:	4a3f      	ldr	r2, [pc, #252]	@ (8000498 <MX_ADC1_Init+0x124>)
 800039c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800039e:	4b3d      	ldr	r3, [pc, #244]	@ (8000494 <MX_ADC1_Init+0x120>)
 80003a0:	2200      	movs	r2, #0
 80003a2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80003a4:	4b3b      	ldr	r3, [pc, #236]	@ (8000494 <MX_ADC1_Init+0x120>)
 80003a6:	2200      	movs	r2, #0
 80003a8:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80003aa:	4b3a      	ldr	r3, [pc, #232]	@ (8000494 <MX_ADC1_Init+0x120>)
 80003ac:	2200      	movs	r2, #0
 80003ae:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80003b0:	4b38      	ldr	r3, [pc, #224]	@ (8000494 <MX_ADC1_Init+0x120>)
 80003b2:	2200      	movs	r2, #0
 80003b4:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80003b6:	4b37      	ldr	r3, [pc, #220]	@ (8000494 <MX_ADC1_Init+0x120>)
 80003b8:	2204      	movs	r2, #4
 80003ba:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80003bc:	4b35      	ldr	r3, [pc, #212]	@ (8000494 <MX_ADC1_Init+0x120>)
 80003be:	2200      	movs	r2, #0
 80003c0:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80003c2:	4b34      	ldr	r3, [pc, #208]	@ (8000494 <MX_ADC1_Init+0x120>)
 80003c4:	2200      	movs	r2, #0
 80003c6:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 80003c8:	4b32      	ldr	r3, [pc, #200]	@ (8000494 <MX_ADC1_Init+0x120>)
 80003ca:	2201      	movs	r2, #1
 80003cc:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80003ce:	4b31      	ldr	r3, [pc, #196]	@ (8000494 <MX_ADC1_Init+0x120>)
 80003d0:	2200      	movs	r2, #0
 80003d2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80003d6:	4b2f      	ldr	r3, [pc, #188]	@ (8000494 <MX_ADC1_Init+0x120>)
 80003d8:	2200      	movs	r2, #0
 80003da:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80003dc:	4b2d      	ldr	r3, [pc, #180]	@ (8000494 <MX_ADC1_Init+0x120>)
 80003de:	2200      	movs	r2, #0
 80003e0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80003e2:	4b2c      	ldr	r3, [pc, #176]	@ (8000494 <MX_ADC1_Init+0x120>)
 80003e4:	2200      	movs	r2, #0
 80003e6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80003ea:	4b2a      	ldr	r3, [pc, #168]	@ (8000494 <MX_ADC1_Init+0x120>)
 80003ec:	2200      	movs	r2, #0
 80003ee:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80003f0:	4b28      	ldr	r3, [pc, #160]	@ (8000494 <MX_ADC1_Init+0x120>)
 80003f2:	2200      	movs	r2, #0
 80003f4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80003f8:	4826      	ldr	r0, [pc, #152]	@ (8000494 <MX_ADC1_Init+0x120>)
 80003fa:	f000 fc7f 	bl	8000cfc <HAL_ADC_Init>
 80003fe:	4603      	mov	r3, r0
 8000400:	2b00      	cmp	r3, #0
 8000402:	d001      	beq.n	8000408 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8000404:	f000 f903 	bl	800060e <Error_Handler>
  }

  /** Disable Injected Queue
  */
  HAL_ADCEx_DisableInjectedQueue(&hadc1);
 8000408:	4822      	ldr	r0, [pc, #136]	@ (8000494 <MX_ADC1_Init+0x120>)
 800040a:	f002 f885 	bl	8002518 <HAL_ADCEx_DisableInjectedQueue>

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 800040e:	4b23      	ldr	r3, [pc, #140]	@ (800049c <MX_ADC1_Init+0x128>)
 8000410:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000412:	2306      	movs	r3, #6
 8000414:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 8000416:	2306      	movs	r3, #6
 8000418:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800041a:	237f      	movs	r3, #127	@ 0x7f
 800041c:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800041e:	2304      	movs	r3, #4
 8000420:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfig.Offset = 0;
 8000422:	2300      	movs	r3, #0
 8000424:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000426:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800042a:	4619      	mov	r1, r3
 800042c:	4819      	ldr	r0, [pc, #100]	@ (8000494 <MX_ADC1_Init+0x120>)
 800042e:	f000 fdab 	bl	8000f88 <HAL_ADC_ConfigChannel>
 8000432:	4603      	mov	r3, r0
 8000434:	2b00      	cmp	r3, #0
 8000436:	d001      	beq.n	800043c <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 8000438:	f000 f8e9 	bl	800060e <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_TEMPSENSOR;
 800043c:	4b18      	ldr	r3, [pc, #96]	@ (80004a0 <MX_ADC1_Init+0x12c>)
 800043e:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8000440:	2308      	movs	r3, #8
 8000442:	60bb      	str	r3, [r7, #8]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 8000444:	2306      	movs	r3, #6
 8000446:	60fb      	str	r3, [r7, #12]
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8000448:	237f      	movs	r3, #127	@ 0x7f
 800044a:	613b      	str	r3, [r7, #16]
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 800044c:	2304      	movs	r3, #4
 800044e:	617b      	str	r3, [r7, #20]
  sConfigInjected.InjectedOffset = 0;
 8000450:	2300      	movs	r3, #0
 8000452:	61bb      	str	r3, [r7, #24]
  sConfigInjected.InjectedNbrOfConversion = 1;
 8000454:	2301      	movs	r3, #1
 8000456:	61fb      	str	r3, [r7, #28]
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8000458:	2300      	movs	r3, #0
 800045a:	f887 3020 	strb.w	r3, [r7, #32]
  sConfigInjected.AutoInjectedConv = DISABLE;
 800045e:	2300      	movs	r3, #0
 8000460:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
  sConfigInjected.QueueInjectedContext = DISABLE;
 8000464:	2300      	movs	r3, #0
 8000466:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  sConfigInjected.ExternalTrigInjecConv = ADC_INJECTED_SOFTWARE_START;
 800046a:	2300      	movs	r3, #0
 800046c:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_NONE;
 800046e:	2300      	movs	r3, #0
 8000470:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigInjected.InjecOversamplingMode = DISABLE;
 8000472:	2300      	movs	r3, #0
 8000474:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000478:	1d3b      	adds	r3, r7, #4
 800047a:	4619      	mov	r1, r3
 800047c:	4805      	ldr	r0, [pc, #20]	@ (8000494 <MX_ADC1_Init+0x120>)
 800047e:	f001 fb91 	bl	8001ba4 <HAL_ADCEx_InjectedConfigChannel>
 8000482:	4603      	mov	r3, r0
 8000484:	2b00      	cmp	r3, #0
 8000486:	d001      	beq.n	800048c <MX_ADC1_Init+0x118>
  {
    Error_Handler();
 8000488:	f000 f8c1 	bl	800060e <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800048c:	bf00      	nop
 800048e:	3750      	adds	r7, #80	@ 0x50
 8000490:	46bd      	mov	sp, r7
 8000492:	bd80      	pop	{r7, pc}
 8000494:	20000028 	.word	0x20000028
 8000498:	50040000 	.word	0x50040000
 800049c:	80000001 	.word	0x80000001
 80004a0:	c7520000 	.word	0xc7520000

080004a4 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 80004a4:	b580      	push	{r7, lr}
 80004a6:	b08a      	sub	sp, #40	@ 0x28
 80004a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80004aa:	463b      	mov	r3, r7
 80004ac:	2228      	movs	r2, #40	@ 0x28
 80004ae:	2100      	movs	r1, #0
 80004b0:	4618      	mov	r0, r3
 80004b2:	f004 f931 	bl	8004718 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 80004b6:	4b19      	ldr	r3, [pc, #100]	@ (800051c <MX_DAC1_Init+0x78>)
 80004b8:	4a19      	ldr	r2, [pc, #100]	@ (8000520 <MX_DAC1_Init+0x7c>)
 80004ba:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80004bc:	4817      	ldr	r0, [pc, #92]	@ (800051c <MX_DAC1_Init+0x78>)
 80004be:	f002 f938 	bl	8002732 <HAL_DAC_Init>
 80004c2:	4603      	mov	r3, r0
 80004c4:	2b00      	cmp	r3, #0
 80004c6:	d001      	beq.n	80004cc <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 80004c8:	f000 f8a1 	bl	800060e <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80004cc:	2300      	movs	r3, #0
 80004ce:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80004d0:	2300      	movs	r3, #0
 80004d2:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 80004d4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80004d8:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80004da:	2300      	movs	r3, #0
 80004dc:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 80004de:	2300      	movs	r3, #0
 80004e0:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80004e2:	2300      	movs	r3, #0
 80004e4:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80004e6:	463b      	mov	r3, r7
 80004e8:	2200      	movs	r2, #0
 80004ea:	4619      	mov	r1, r3
 80004ec:	480b      	ldr	r0, [pc, #44]	@ (800051c <MX_DAC1_Init+0x78>)
 80004ee:	f002 f995 	bl	800281c <HAL_DAC_ConfigChannel>
 80004f2:	4603      	mov	r3, r0
 80004f4:	2b00      	cmp	r3, #0
 80004f6:	d001      	beq.n	80004fc <MX_DAC1_Init+0x58>
  {
    Error_Handler();
 80004f8:	f000 f889 	bl	800060e <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 80004fc:	463b      	mov	r3, r7
 80004fe:	2210      	movs	r2, #16
 8000500:	4619      	mov	r1, r3
 8000502:	4806      	ldr	r0, [pc, #24]	@ (800051c <MX_DAC1_Init+0x78>)
 8000504:	f002 f98a 	bl	800281c <HAL_DAC_ConfigChannel>
 8000508:	4603      	mov	r3, r0
 800050a:	2b00      	cmp	r3, #0
 800050c:	d001      	beq.n	8000512 <MX_DAC1_Init+0x6e>
  {
    Error_Handler();
 800050e:	f000 f87e 	bl	800060e <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8000512:	bf00      	nop
 8000514:	3728      	adds	r7, #40	@ 0x28
 8000516:	46bd      	mov	sp, r7
 8000518:	bd80      	pop	{r7, pc}
 800051a:	bf00      	nop
 800051c:	20000090 	.word	0x20000090
 8000520:	40007400 	.word	0x40007400

08000524 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000524:	b580      	push	{r7, lr}
 8000526:	b088      	sub	sp, #32
 8000528:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800052a:	f107 030c 	add.w	r3, r7, #12
 800052e:	2200      	movs	r2, #0
 8000530:	601a      	str	r2, [r3, #0]
 8000532:	605a      	str	r2, [r3, #4]
 8000534:	609a      	str	r2, [r3, #8]
 8000536:	60da      	str	r2, [r3, #12]
 8000538:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800053a:	4b25      	ldr	r3, [pc, #148]	@ (80005d0 <MX_GPIO_Init+0xac>)
 800053c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800053e:	4a24      	ldr	r2, [pc, #144]	@ (80005d0 <MX_GPIO_Init+0xac>)
 8000540:	f043 0304 	orr.w	r3, r3, #4
 8000544:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000546:	4b22      	ldr	r3, [pc, #136]	@ (80005d0 <MX_GPIO_Init+0xac>)
 8000548:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800054a:	f003 0304 	and.w	r3, r3, #4
 800054e:	60bb      	str	r3, [r7, #8]
 8000550:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000552:	4b1f      	ldr	r3, [pc, #124]	@ (80005d0 <MX_GPIO_Init+0xac>)
 8000554:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000556:	4a1e      	ldr	r2, [pc, #120]	@ (80005d0 <MX_GPIO_Init+0xac>)
 8000558:	f043 0301 	orr.w	r3, r3, #1
 800055c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800055e:	4b1c      	ldr	r3, [pc, #112]	@ (80005d0 <MX_GPIO_Init+0xac>)
 8000560:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000562:	f003 0301 	and.w	r3, r3, #1
 8000566:	607b      	str	r3, [r7, #4]
 8000568:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800056a:	4b19      	ldr	r3, [pc, #100]	@ (80005d0 <MX_GPIO_Init+0xac>)
 800056c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800056e:	4a18      	ldr	r2, [pc, #96]	@ (80005d0 <MX_GPIO_Init+0xac>)
 8000570:	f043 0302 	orr.w	r3, r3, #2
 8000574:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000576:	4b16      	ldr	r3, [pc, #88]	@ (80005d0 <MX_GPIO_Init+0xac>)
 8000578:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800057a:	f003 0302 	and.w	r3, r3, #2
 800057e:	603b      	str	r3, [r7, #0]
 8000580:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000582:	2200      	movs	r2, #0
 8000584:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000588:	4812      	ldr	r0, [pc, #72]	@ (80005d4 <MX_GPIO_Init+0xb0>)
 800058a:	f002 fc25 	bl	8002dd8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B2_Pin */
  GPIO_InitStruct.Pin = B2_Pin;
 800058e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000592:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000594:	2300      	movs	r3, #0
 8000596:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000598:	2300      	movs	r3, #0
 800059a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(B2_GPIO_Port, &GPIO_InitStruct);
 800059c:	f107 030c 	add.w	r3, r7, #12
 80005a0:	4619      	mov	r1, r3
 80005a2:	480d      	ldr	r0, [pc, #52]	@ (80005d8 <MX_GPIO_Init+0xb4>)
 80005a4:	f002 fa86 	bl	8002ab4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 80005a8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80005ac:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005ae:	2301      	movs	r3, #1
 80005b0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005b2:	2300      	movs	r3, #0
 80005b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005b6:	2300      	movs	r3, #0
 80005b8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80005ba:	f107 030c 	add.w	r3, r7, #12
 80005be:	4619      	mov	r1, r3
 80005c0:	4804      	ldr	r0, [pc, #16]	@ (80005d4 <MX_GPIO_Init+0xb0>)
 80005c2:	f002 fa77 	bl	8002ab4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80005c6:	bf00      	nop
 80005c8:	3720      	adds	r7, #32
 80005ca:	46bd      	mov	sp, r7
 80005cc:	bd80      	pop	{r7, pc}
 80005ce:	bf00      	nop
 80005d0:	40021000 	.word	0x40021000
 80005d4:	48000400 	.word	0x48000400
 80005d8:	48000800 	.word	0x48000800

080005dc <Sawtooth_Wave>:
/* USER CODE BEGIN 4 */

// User Defined Functions

// TO DO: Add function contents
static void Sawtooth_Wave(uint8_t temp) {
 80005dc:	b480      	push	{r7}
 80005de:	b083      	sub	sp, #12
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	4603      	mov	r3, r0
 80005e4:	71fb      	strb	r3, [r7, #7]

	// put code here to publish 1 DAC value for a sawtooth wave whose amplitude is scaled by "temp"

}
 80005e6:	bf00      	nop
 80005e8:	370c      	adds	r7, #12
 80005ea:	46bd      	mov	sp, r7
 80005ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f0:	4770      	bx	lr

080005f2 <Triangle_Wave>:

// TO DO: Add function contents
static void Triangle_Wave(void) {
 80005f2:	b480      	push	{r7}
 80005f4:	af00      	add	r7, sp, #0

	// put code here to publish 1 DAC value for a triangle wave

}
 80005f6:	bf00      	nop
 80005f8:	46bd      	mov	sp, r7
 80005fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005fe:	4770      	bx	lr

08000600 <Sine_Wave>:

// TO DO: Add function contents
static void Sine_Wave(void) {
 8000600:	b480      	push	{r7}
 8000602:	af00      	add	r7, sp, #0

	// put code here to publish 1 DAC value for a sine wave

}
 8000604:	bf00      	nop
 8000606:	46bd      	mov	sp, r7
 8000608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800060c:	4770      	bx	lr

0800060e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800060e:	b480      	push	{r7}
 8000610:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000612:	b672      	cpsid	i
}
 8000614:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000616:	bf00      	nop
 8000618:	e7fd      	b.n	8000616 <Error_Handler+0x8>
	...

0800061c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800061c:	b480      	push	{r7}
 800061e:	b083      	sub	sp, #12
 8000620:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000622:	4b0f      	ldr	r3, [pc, #60]	@ (8000660 <HAL_MspInit+0x44>)
 8000624:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000626:	4a0e      	ldr	r2, [pc, #56]	@ (8000660 <HAL_MspInit+0x44>)
 8000628:	f043 0301 	orr.w	r3, r3, #1
 800062c:	6613      	str	r3, [r2, #96]	@ 0x60
 800062e:	4b0c      	ldr	r3, [pc, #48]	@ (8000660 <HAL_MspInit+0x44>)
 8000630:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000632:	f003 0301 	and.w	r3, r3, #1
 8000636:	607b      	str	r3, [r7, #4]
 8000638:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800063a:	4b09      	ldr	r3, [pc, #36]	@ (8000660 <HAL_MspInit+0x44>)
 800063c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800063e:	4a08      	ldr	r2, [pc, #32]	@ (8000660 <HAL_MspInit+0x44>)
 8000640:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000644:	6593      	str	r3, [r2, #88]	@ 0x58
 8000646:	4b06      	ldr	r3, [pc, #24]	@ (8000660 <HAL_MspInit+0x44>)
 8000648:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800064a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800064e:	603b      	str	r3, [r7, #0]
 8000650:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000652:	bf00      	nop
 8000654:	370c      	adds	r7, #12
 8000656:	46bd      	mov	sp, r7
 8000658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800065c:	4770      	bx	lr
 800065e:	bf00      	nop
 8000660:	40021000 	.word	0x40021000

08000664 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	b0a8      	sub	sp, #160	@ 0xa0
 8000668:	af00      	add	r7, sp, #0
 800066a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800066c:	f107 030c 	add.w	r3, r7, #12
 8000670:	2294      	movs	r2, #148	@ 0x94
 8000672:	2100      	movs	r1, #0
 8000674:	4618      	mov	r0, r3
 8000676:	f004 f84f 	bl	8004718 <memset>
  if(hadc->Instance==ADC1)
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	681b      	ldr	r3, [r3, #0]
 800067e:	4a19      	ldr	r2, [pc, #100]	@ (80006e4 <HAL_ADC_MspInit+0x80>)
 8000680:	4293      	cmp	r3, r2
 8000682:	d12b      	bne.n	80006dc <HAL_ADC_MspInit+0x78>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000684:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000688:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 800068a:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800068e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8000692:	2301      	movs	r3, #1
 8000694:	613b      	str	r3, [r7, #16]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8000696:	2301      	movs	r3, #1
 8000698:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 800069a:	2318      	movs	r3, #24
 800069c:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 800069e:	2302      	movs	r3, #2
 80006a0:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80006a2:	2302      	movs	r3, #2
 80006a4:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80006a6:	2302      	movs	r3, #2
 80006a8:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 80006aa:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80006ae:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80006b0:	f107 030c 	add.w	r3, r7, #12
 80006b4:	4618      	mov	r0, r3
 80006b6:	f003 fb17 	bl	8003ce8 <HAL_RCCEx_PeriphCLKConfig>
 80006ba:	4603      	mov	r3, r0
 80006bc:	2b00      	cmp	r3, #0
 80006be:	d001      	beq.n	80006c4 <HAL_ADC_MspInit+0x60>
    {
      Error_Handler();
 80006c0:	f7ff ffa5 	bl	800060e <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80006c4:	4b08      	ldr	r3, [pc, #32]	@ (80006e8 <HAL_ADC_MspInit+0x84>)
 80006c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006c8:	4a07      	ldr	r2, [pc, #28]	@ (80006e8 <HAL_ADC_MspInit+0x84>)
 80006ca:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80006ce:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80006d0:	4b05      	ldr	r3, [pc, #20]	@ (80006e8 <HAL_ADC_MspInit+0x84>)
 80006d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006d4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80006d8:	60bb      	str	r3, [r7, #8]
 80006da:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80006dc:	bf00      	nop
 80006de:	37a0      	adds	r7, #160	@ 0xa0
 80006e0:	46bd      	mov	sp, r7
 80006e2:	bd80      	pop	{r7, pc}
 80006e4:	50040000 	.word	0x50040000
 80006e8:	40021000 	.word	0x40021000

080006ec <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b08a      	sub	sp, #40	@ 0x28
 80006f0:	af00      	add	r7, sp, #0
 80006f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006f4:	f107 0314 	add.w	r3, r7, #20
 80006f8:	2200      	movs	r2, #0
 80006fa:	601a      	str	r2, [r3, #0]
 80006fc:	605a      	str	r2, [r3, #4]
 80006fe:	609a      	str	r2, [r3, #8]
 8000700:	60da      	str	r2, [r3, #12]
 8000702:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	681b      	ldr	r3, [r3, #0]
 8000708:	4a15      	ldr	r2, [pc, #84]	@ (8000760 <HAL_DAC_MspInit+0x74>)
 800070a:	4293      	cmp	r3, r2
 800070c:	d124      	bne.n	8000758 <HAL_DAC_MspInit+0x6c>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 800070e:	4b15      	ldr	r3, [pc, #84]	@ (8000764 <HAL_DAC_MspInit+0x78>)
 8000710:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000712:	4a14      	ldr	r2, [pc, #80]	@ (8000764 <HAL_DAC_MspInit+0x78>)
 8000714:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8000718:	6593      	str	r3, [r2, #88]	@ 0x58
 800071a:	4b12      	ldr	r3, [pc, #72]	@ (8000764 <HAL_DAC_MspInit+0x78>)
 800071c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800071e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8000722:	613b      	str	r3, [r7, #16]
 8000724:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000726:	4b0f      	ldr	r3, [pc, #60]	@ (8000764 <HAL_DAC_MspInit+0x78>)
 8000728:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800072a:	4a0e      	ldr	r2, [pc, #56]	@ (8000764 <HAL_DAC_MspInit+0x78>)
 800072c:	f043 0301 	orr.w	r3, r3, #1
 8000730:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000732:	4b0c      	ldr	r3, [pc, #48]	@ (8000764 <HAL_DAC_MspInit+0x78>)
 8000734:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000736:	f003 0301 	and.w	r3, r3, #1
 800073a:	60fb      	str	r3, [r7, #12]
 800073c:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800073e:	2330      	movs	r3, #48	@ 0x30
 8000740:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000742:	2303      	movs	r3, #3
 8000744:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000746:	2300      	movs	r3, #0
 8000748:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800074a:	f107 0314 	add.w	r3, r7, #20
 800074e:	4619      	mov	r1, r3
 8000750:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000754:	f002 f9ae 	bl	8002ab4 <HAL_GPIO_Init>

    /* USER CODE END DAC1_MspInit 1 */

  }

}
 8000758:	bf00      	nop
 800075a:	3728      	adds	r7, #40	@ 0x28
 800075c:	46bd      	mov	sp, r7
 800075e:	bd80      	pop	{r7, pc}
 8000760:	40007400 	.word	0x40007400
 8000764:	40021000 	.word	0x40021000

08000768 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000768:	b480      	push	{r7}
 800076a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800076c:	bf00      	nop
 800076e:	e7fd      	b.n	800076c <NMI_Handler+0x4>

08000770 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000770:	b480      	push	{r7}
 8000772:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000774:	bf00      	nop
 8000776:	e7fd      	b.n	8000774 <HardFault_Handler+0x4>

08000778 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000778:	b480      	push	{r7}
 800077a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800077c:	bf00      	nop
 800077e:	e7fd      	b.n	800077c <MemManage_Handler+0x4>

08000780 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000780:	b480      	push	{r7}
 8000782:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000784:	bf00      	nop
 8000786:	e7fd      	b.n	8000784 <BusFault_Handler+0x4>

08000788 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000788:	b480      	push	{r7}
 800078a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800078c:	bf00      	nop
 800078e:	e7fd      	b.n	800078c <UsageFault_Handler+0x4>

08000790 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000790:	b480      	push	{r7}
 8000792:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000794:	bf00      	nop
 8000796:	46bd      	mov	sp, r7
 8000798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800079c:	4770      	bx	lr

0800079e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800079e:	b480      	push	{r7}
 80007a0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80007a2:	bf00      	nop
 80007a4:	46bd      	mov	sp, r7
 80007a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007aa:	4770      	bx	lr

080007ac <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80007ac:	b480      	push	{r7}
 80007ae:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80007b0:	bf00      	nop
 80007b2:	46bd      	mov	sp, r7
 80007b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b8:	4770      	bx	lr

080007ba <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80007ba:	b580      	push	{r7, lr}
 80007bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80007be:	f000 f893 	bl	80008e8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80007c2:	bf00      	nop
 80007c4:	bd80      	pop	{r7, pc}
	...

080007c8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80007c8:	b480      	push	{r7}
 80007ca:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80007cc:	4b06      	ldr	r3, [pc, #24]	@ (80007e8 <SystemInit+0x20>)
 80007ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80007d2:	4a05      	ldr	r2, [pc, #20]	@ (80007e8 <SystemInit+0x20>)
 80007d4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80007d8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80007dc:	bf00      	nop
 80007de:	46bd      	mov	sp, r7
 80007e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e4:	4770      	bx	lr
 80007e6:	bf00      	nop
 80007e8:	e000ed00 	.word	0xe000ed00

080007ec <Reset_Handler>:
 80007ec:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000824 <LoopForever+0x2>
 80007f0:	f7ff ffea 	bl	80007c8 <SystemInit>
 80007f4:	480c      	ldr	r0, [pc, #48]	@ (8000828 <LoopForever+0x6>)
 80007f6:	490d      	ldr	r1, [pc, #52]	@ (800082c <LoopForever+0xa>)
 80007f8:	4a0d      	ldr	r2, [pc, #52]	@ (8000830 <LoopForever+0xe>)
 80007fa:	2300      	movs	r3, #0
 80007fc:	e002      	b.n	8000804 <LoopCopyDataInit>

080007fe <CopyDataInit>:
 80007fe:	58d4      	ldr	r4, [r2, r3]
 8000800:	50c4      	str	r4, [r0, r3]
 8000802:	3304      	adds	r3, #4

08000804 <LoopCopyDataInit>:
 8000804:	18c4      	adds	r4, r0, r3
 8000806:	428c      	cmp	r4, r1
 8000808:	d3f9      	bcc.n	80007fe <CopyDataInit>
 800080a:	4a0a      	ldr	r2, [pc, #40]	@ (8000834 <LoopForever+0x12>)
 800080c:	4c0a      	ldr	r4, [pc, #40]	@ (8000838 <LoopForever+0x16>)
 800080e:	2300      	movs	r3, #0
 8000810:	e001      	b.n	8000816 <LoopFillZerobss>

08000812 <FillZerobss>:
 8000812:	6013      	str	r3, [r2, #0]
 8000814:	3204      	adds	r2, #4

08000816 <LoopFillZerobss>:
 8000816:	42a2      	cmp	r2, r4
 8000818:	d3fb      	bcc.n	8000812 <FillZerobss>
 800081a:	f003 ff85 	bl	8004728 <__libc_init_array>
 800081e:	f7ff fced 	bl	80001fc <main>

08000822 <LoopForever>:
 8000822:	e7fe      	b.n	8000822 <LoopForever>
 8000824:	200a0000 	.word	0x200a0000
 8000828:	20000000 	.word	0x20000000
 800082c:	2000000c 	.word	0x2000000c
 8000830:	080047d0 	.word	0x080047d0
 8000834:	2000000c 	.word	0x2000000c
 8000838:	200000ac 	.word	0x200000ac

0800083c <ADC1_IRQHandler>:
 800083c:	e7fe      	b.n	800083c <ADC1_IRQHandler>

0800083e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800083e:	b580      	push	{r7, lr}
 8000840:	b082      	sub	sp, #8
 8000842:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000844:	2300      	movs	r3, #0
 8000846:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000848:	2003      	movs	r0, #3
 800084a:	f001 ff3f 	bl	80026cc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800084e:	2000      	movs	r0, #0
 8000850:	f000 f80e 	bl	8000870 <HAL_InitTick>
 8000854:	4603      	mov	r3, r0
 8000856:	2b00      	cmp	r3, #0
 8000858:	d002      	beq.n	8000860 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800085a:	2301      	movs	r3, #1
 800085c:	71fb      	strb	r3, [r7, #7]
 800085e:	e001      	b.n	8000864 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000860:	f7ff fedc 	bl	800061c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000864:	79fb      	ldrb	r3, [r7, #7]
}
 8000866:	4618      	mov	r0, r3
 8000868:	3708      	adds	r7, #8
 800086a:	46bd      	mov	sp, r7
 800086c:	bd80      	pop	{r7, pc}
	...

08000870 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	b084      	sub	sp, #16
 8000874:	af00      	add	r7, sp, #0
 8000876:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000878:	2300      	movs	r3, #0
 800087a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800087c:	4b17      	ldr	r3, [pc, #92]	@ (80008dc <HAL_InitTick+0x6c>)
 800087e:	781b      	ldrb	r3, [r3, #0]
 8000880:	2b00      	cmp	r3, #0
 8000882:	d023      	beq.n	80008cc <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000884:	4b16      	ldr	r3, [pc, #88]	@ (80008e0 <HAL_InitTick+0x70>)
 8000886:	681a      	ldr	r2, [r3, #0]
 8000888:	4b14      	ldr	r3, [pc, #80]	@ (80008dc <HAL_InitTick+0x6c>)
 800088a:	781b      	ldrb	r3, [r3, #0]
 800088c:	4619      	mov	r1, r3
 800088e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000892:	fbb3 f3f1 	udiv	r3, r3, r1
 8000896:	fbb2 f3f3 	udiv	r3, r2, r3
 800089a:	4618      	mov	r0, r3
 800089c:	f001 ff3d 	bl	800271a <HAL_SYSTICK_Config>
 80008a0:	4603      	mov	r3, r0
 80008a2:	2b00      	cmp	r3, #0
 80008a4:	d10f      	bne.n	80008c6 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	2b0f      	cmp	r3, #15
 80008aa:	d809      	bhi.n	80008c0 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80008ac:	2200      	movs	r2, #0
 80008ae:	6879      	ldr	r1, [r7, #4]
 80008b0:	f04f 30ff 	mov.w	r0, #4294967295
 80008b4:	f001 ff15 	bl	80026e2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80008b8:	4a0a      	ldr	r2, [pc, #40]	@ (80008e4 <HAL_InitTick+0x74>)
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	6013      	str	r3, [r2, #0]
 80008be:	e007      	b.n	80008d0 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80008c0:	2301      	movs	r3, #1
 80008c2:	73fb      	strb	r3, [r7, #15]
 80008c4:	e004      	b.n	80008d0 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80008c6:	2301      	movs	r3, #1
 80008c8:	73fb      	strb	r3, [r7, #15]
 80008ca:	e001      	b.n	80008d0 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80008cc:	2301      	movs	r3, #1
 80008ce:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80008d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80008d2:	4618      	mov	r0, r3
 80008d4:	3710      	adds	r7, #16
 80008d6:	46bd      	mov	sp, r7
 80008d8:	bd80      	pop	{r7, pc}
 80008da:	bf00      	nop
 80008dc:	20000008 	.word	0x20000008
 80008e0:	20000000 	.word	0x20000000
 80008e4:	20000004 	.word	0x20000004

080008e8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80008e8:	b480      	push	{r7}
 80008ea:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80008ec:	4b06      	ldr	r3, [pc, #24]	@ (8000908 <HAL_IncTick+0x20>)
 80008ee:	781b      	ldrb	r3, [r3, #0]
 80008f0:	461a      	mov	r2, r3
 80008f2:	4b06      	ldr	r3, [pc, #24]	@ (800090c <HAL_IncTick+0x24>)
 80008f4:	681b      	ldr	r3, [r3, #0]
 80008f6:	4413      	add	r3, r2
 80008f8:	4a04      	ldr	r2, [pc, #16]	@ (800090c <HAL_IncTick+0x24>)
 80008fa:	6013      	str	r3, [r2, #0]
}
 80008fc:	bf00      	nop
 80008fe:	46bd      	mov	sp, r7
 8000900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000904:	4770      	bx	lr
 8000906:	bf00      	nop
 8000908:	20000008 	.word	0x20000008
 800090c:	200000a8 	.word	0x200000a8

08000910 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000910:	b480      	push	{r7}
 8000912:	af00      	add	r7, sp, #0
  return uwTick;
 8000914:	4b03      	ldr	r3, [pc, #12]	@ (8000924 <HAL_GetTick+0x14>)
 8000916:	681b      	ldr	r3, [r3, #0]
}
 8000918:	4618      	mov	r0, r3
 800091a:	46bd      	mov	sp, r7
 800091c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000920:	4770      	bx	lr
 8000922:	bf00      	nop
 8000924:	200000a8 	.word	0x200000a8

08000928 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	b084      	sub	sp, #16
 800092c:	af00      	add	r7, sp, #0
 800092e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000930:	f7ff ffee 	bl	8000910 <HAL_GetTick>
 8000934:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800093a:	68fb      	ldr	r3, [r7, #12]
 800093c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000940:	d005      	beq.n	800094e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8000942:	4b0a      	ldr	r3, [pc, #40]	@ (800096c <HAL_Delay+0x44>)
 8000944:	781b      	ldrb	r3, [r3, #0]
 8000946:	461a      	mov	r2, r3
 8000948:	68fb      	ldr	r3, [r7, #12]
 800094a:	4413      	add	r3, r2
 800094c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800094e:	bf00      	nop
 8000950:	f7ff ffde 	bl	8000910 <HAL_GetTick>
 8000954:	4602      	mov	r2, r0
 8000956:	68bb      	ldr	r3, [r7, #8]
 8000958:	1ad3      	subs	r3, r2, r3
 800095a:	68fa      	ldr	r2, [r7, #12]
 800095c:	429a      	cmp	r2, r3
 800095e:	d8f7      	bhi.n	8000950 <HAL_Delay+0x28>
  {
  }
}
 8000960:	bf00      	nop
 8000962:	bf00      	nop
 8000964:	3710      	adds	r7, #16
 8000966:	46bd      	mov	sp, r7
 8000968:	bd80      	pop	{r7, pc}
 800096a:	bf00      	nop
 800096c:	20000008 	.word	0x20000008

08000970 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8000970:	b480      	push	{r7}
 8000972:	b083      	sub	sp, #12
 8000974:	af00      	add	r7, sp, #0
 8000976:	6078      	str	r0, [r7, #4]
 8000978:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	689b      	ldr	r3, [r3, #8]
 800097e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8000982:	683b      	ldr	r3, [r7, #0]
 8000984:	431a      	orrs	r2, r3
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	609a      	str	r2, [r3, #8]
}
 800098a:	bf00      	nop
 800098c:	370c      	adds	r7, #12
 800098e:	46bd      	mov	sp, r7
 8000990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000994:	4770      	bx	lr

08000996 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8000996:	b480      	push	{r7}
 8000998:	b083      	sub	sp, #12
 800099a:	af00      	add	r7, sp, #0
 800099c:	6078      	str	r0, [r7, #4]
 800099e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	689b      	ldr	r3, [r3, #8]
 80009a4:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80009a8:	683b      	ldr	r3, [r7, #0]
 80009aa:	431a      	orrs	r2, r3
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	609a      	str	r2, [r3, #8]
}
 80009b0:	bf00      	nop
 80009b2:	370c      	adds	r7, #12
 80009b4:	46bd      	mov	sp, r7
 80009b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ba:	4770      	bx	lr

080009bc <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80009bc:	b480      	push	{r7}
 80009be:	b083      	sub	sp, #12
 80009c0:	af00      	add	r7, sp, #0
 80009c2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	689b      	ldr	r3, [r3, #8]
 80009c8:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80009cc:	4618      	mov	r0, r3
 80009ce:	370c      	adds	r7, #12
 80009d0:	46bd      	mov	sp, r7
 80009d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d6:	4770      	bx	lr

080009d8 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80009d8:	b480      	push	{r7}
 80009da:	b087      	sub	sp, #28
 80009dc:	af00      	add	r7, sp, #0
 80009de:	60f8      	str	r0, [r7, #12]
 80009e0:	60b9      	str	r1, [r7, #8]
 80009e2:	607a      	str	r2, [r7, #4]
 80009e4:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80009e6:	68fb      	ldr	r3, [r7, #12]
 80009e8:	3360      	adds	r3, #96	@ 0x60
 80009ea:	461a      	mov	r2, r3
 80009ec:	68bb      	ldr	r3, [r7, #8]
 80009ee:	009b      	lsls	r3, r3, #2
 80009f0:	4413      	add	r3, r2
 80009f2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80009f4:	697b      	ldr	r3, [r7, #20]
 80009f6:	681a      	ldr	r2, [r3, #0]
 80009f8:	4b08      	ldr	r3, [pc, #32]	@ (8000a1c <LL_ADC_SetOffset+0x44>)
 80009fa:	4013      	ands	r3, r2
 80009fc:	687a      	ldr	r2, [r7, #4]
 80009fe:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8000a02:	683a      	ldr	r2, [r7, #0]
 8000a04:	430a      	orrs	r2, r1
 8000a06:	4313      	orrs	r3, r2
 8000a08:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8000a0c:	697b      	ldr	r3, [r7, #20]
 8000a0e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8000a10:	bf00      	nop
 8000a12:	371c      	adds	r7, #28
 8000a14:	46bd      	mov	sp, r7
 8000a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a1a:	4770      	bx	lr
 8000a1c:	03fff000 	.word	0x03fff000

08000a20 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8000a20:	b480      	push	{r7}
 8000a22:	b085      	sub	sp, #20
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	6078      	str	r0, [r7, #4]
 8000a28:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	3360      	adds	r3, #96	@ 0x60
 8000a2e:	461a      	mov	r2, r3
 8000a30:	683b      	ldr	r3, [r7, #0]
 8000a32:	009b      	lsls	r3, r3, #2
 8000a34:	4413      	add	r3, r2
 8000a36:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8000a38:	68fb      	ldr	r3, [r7, #12]
 8000a3a:	681b      	ldr	r3, [r3, #0]
 8000a3c:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8000a40:	4618      	mov	r0, r3
 8000a42:	3714      	adds	r7, #20
 8000a44:	46bd      	mov	sp, r7
 8000a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a4a:	4770      	bx	lr

08000a4c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8000a4c:	b480      	push	{r7}
 8000a4e:	b087      	sub	sp, #28
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	60f8      	str	r0, [r7, #12]
 8000a54:	60b9      	str	r1, [r7, #8]
 8000a56:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000a58:	68fb      	ldr	r3, [r7, #12]
 8000a5a:	3360      	adds	r3, #96	@ 0x60
 8000a5c:	461a      	mov	r2, r3
 8000a5e:	68bb      	ldr	r3, [r7, #8]
 8000a60:	009b      	lsls	r3, r3, #2
 8000a62:	4413      	add	r3, r2
 8000a64:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000a66:	697b      	ldr	r3, [r7, #20]
 8000a68:	681b      	ldr	r3, [r3, #0]
 8000a6a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	431a      	orrs	r2, r3
 8000a72:	697b      	ldr	r3, [r7, #20]
 8000a74:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8000a76:	bf00      	nop
 8000a78:	371c      	adds	r7, #28
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a80:	4770      	bx	lr

08000a82 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8000a82:	b480      	push	{r7}
 8000a84:	b083      	sub	sp, #12
 8000a86:	af00      	add	r7, sp, #0
 8000a88:	6078      	str	r0, [r7, #4]
 8000a8a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	695b      	ldr	r3, [r3, #20]
 8000a90:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8000a94:	683b      	ldr	r3, [r7, #0]
 8000a96:	431a      	orrs	r2, r3
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	615a      	str	r2, [r3, #20]
}
 8000a9c:	bf00      	nop
 8000a9e:	370c      	adds	r7, #12
 8000aa0:	46bd      	mov	sp, r7
 8000aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa6:	4770      	bx	lr

08000aa8 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8000aa8:	b480      	push	{r7}
 8000aaa:	b087      	sub	sp, #28
 8000aac:	af00      	add	r7, sp, #0
 8000aae:	60f8      	str	r0, [r7, #12]
 8000ab0:	60b9      	str	r1, [r7, #8]
 8000ab2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8000ab4:	68fb      	ldr	r3, [r7, #12]
 8000ab6:	3330      	adds	r3, #48	@ 0x30
 8000ab8:	461a      	mov	r2, r3
 8000aba:	68bb      	ldr	r3, [r7, #8]
 8000abc:	0a1b      	lsrs	r3, r3, #8
 8000abe:	009b      	lsls	r3, r3, #2
 8000ac0:	f003 030c 	and.w	r3, r3, #12
 8000ac4:	4413      	add	r3, r2
 8000ac6:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8000ac8:	697b      	ldr	r3, [r7, #20]
 8000aca:	681a      	ldr	r2, [r3, #0]
 8000acc:	68bb      	ldr	r3, [r7, #8]
 8000ace:	f003 031f 	and.w	r3, r3, #31
 8000ad2:	211f      	movs	r1, #31
 8000ad4:	fa01 f303 	lsl.w	r3, r1, r3
 8000ad8:	43db      	mvns	r3, r3
 8000ada:	401a      	ands	r2, r3
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	0e9b      	lsrs	r3, r3, #26
 8000ae0:	f003 011f 	and.w	r1, r3, #31
 8000ae4:	68bb      	ldr	r3, [r7, #8]
 8000ae6:	f003 031f 	and.w	r3, r3, #31
 8000aea:	fa01 f303 	lsl.w	r3, r1, r3
 8000aee:	431a      	orrs	r2, r3
 8000af0:	697b      	ldr	r3, [r7, #20]
 8000af2:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8000af4:	bf00      	nop
 8000af6:	371c      	adds	r7, #28
 8000af8:	46bd      	mov	sp, r7
 8000afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000afe:	4770      	bx	lr

08000b00 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8000b00:	b480      	push	{r7}
 8000b02:	b087      	sub	sp, #28
 8000b04:	af00      	add	r7, sp, #0
 8000b06:	60f8      	str	r0, [r7, #12]
 8000b08:	60b9      	str	r1, [r7, #8]
 8000b0a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8000b0c:	68fb      	ldr	r3, [r7, #12]
 8000b0e:	3314      	adds	r3, #20
 8000b10:	461a      	mov	r2, r3
 8000b12:	68bb      	ldr	r3, [r7, #8]
 8000b14:	0e5b      	lsrs	r3, r3, #25
 8000b16:	009b      	lsls	r3, r3, #2
 8000b18:	f003 0304 	and.w	r3, r3, #4
 8000b1c:	4413      	add	r3, r2
 8000b1e:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8000b20:	697b      	ldr	r3, [r7, #20]
 8000b22:	681a      	ldr	r2, [r3, #0]
 8000b24:	68bb      	ldr	r3, [r7, #8]
 8000b26:	0d1b      	lsrs	r3, r3, #20
 8000b28:	f003 031f 	and.w	r3, r3, #31
 8000b2c:	2107      	movs	r1, #7
 8000b2e:	fa01 f303 	lsl.w	r3, r1, r3
 8000b32:	43db      	mvns	r3, r3
 8000b34:	401a      	ands	r2, r3
 8000b36:	68bb      	ldr	r3, [r7, #8]
 8000b38:	0d1b      	lsrs	r3, r3, #20
 8000b3a:	f003 031f 	and.w	r3, r3, #31
 8000b3e:	6879      	ldr	r1, [r7, #4]
 8000b40:	fa01 f303 	lsl.w	r3, r1, r3
 8000b44:	431a      	orrs	r2, r3
 8000b46:	697b      	ldr	r3, [r7, #20]
 8000b48:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8000b4a:	bf00      	nop
 8000b4c:	371c      	adds	r7, #28
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b54:	4770      	bx	lr
	...

08000b58 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8000b58:	b480      	push	{r7}
 8000b5a:	b085      	sub	sp, #20
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	60f8      	str	r0, [r7, #12]
 8000b60:	60b9      	str	r1, [r7, #8]
 8000b62:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8000b64:	68fb      	ldr	r3, [r7, #12]
 8000b66:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8000b6a:	68bb      	ldr	r3, [r7, #8]
 8000b6c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8000b70:	43db      	mvns	r3, r3
 8000b72:	401a      	ands	r2, r3
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	f003 0318 	and.w	r3, r3, #24
 8000b7a:	4908      	ldr	r1, [pc, #32]	@ (8000b9c <LL_ADC_SetChannelSingleDiff+0x44>)
 8000b7c:	40d9      	lsrs	r1, r3
 8000b7e:	68bb      	ldr	r3, [r7, #8]
 8000b80:	400b      	ands	r3, r1
 8000b82:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8000b86:	431a      	orrs	r2, r3
 8000b88:	68fb      	ldr	r3, [r7, #12]
 8000b8a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8000b8e:	bf00      	nop
 8000b90:	3714      	adds	r7, #20
 8000b92:	46bd      	mov	sp, r7
 8000b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b98:	4770      	bx	lr
 8000b9a:	bf00      	nop
 8000b9c:	0007ffff 	.word	0x0007ffff

08000ba0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8000ba0:	b480      	push	{r7}
 8000ba2:	b083      	sub	sp, #12
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	689b      	ldr	r3, [r3, #8]
 8000bac:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8000bb0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8000bb4:	687a      	ldr	r2, [r7, #4]
 8000bb6:	6093      	str	r3, [r2, #8]
}
 8000bb8:	bf00      	nop
 8000bba:	370c      	adds	r7, #12
 8000bbc:	46bd      	mov	sp, r7
 8000bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc2:	4770      	bx	lr

08000bc4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8000bc4:	b480      	push	{r7}
 8000bc6:	b083      	sub	sp, #12
 8000bc8:	af00      	add	r7, sp, #0
 8000bca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	689b      	ldr	r3, [r3, #8]
 8000bd0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8000bd4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000bd8:	d101      	bne.n	8000bde <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8000bda:	2301      	movs	r3, #1
 8000bdc:	e000      	b.n	8000be0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8000bde:	2300      	movs	r3, #0
}
 8000be0:	4618      	mov	r0, r3
 8000be2:	370c      	adds	r7, #12
 8000be4:	46bd      	mov	sp, r7
 8000be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bea:	4770      	bx	lr

08000bec <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8000bec:	b480      	push	{r7}
 8000bee:	b083      	sub	sp, #12
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	689b      	ldr	r3, [r3, #8]
 8000bf8:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8000bfc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8000c00:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8000c08:	bf00      	nop
 8000c0a:	370c      	adds	r7, #12
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c12:	4770      	bx	lr

08000c14 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8000c14:	b480      	push	{r7}
 8000c16:	b083      	sub	sp, #12
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	689b      	ldr	r3, [r3, #8]
 8000c20:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c24:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8000c28:	d101      	bne.n	8000c2e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8000c2a:	2301      	movs	r3, #1
 8000c2c:	e000      	b.n	8000c30 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8000c2e:	2300      	movs	r3, #0
}
 8000c30:	4618      	mov	r0, r3
 8000c32:	370c      	adds	r7, #12
 8000c34:	46bd      	mov	sp, r7
 8000c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3a:	4770      	bx	lr

08000c3c <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8000c3c:	b480      	push	{r7}
 8000c3e:	b083      	sub	sp, #12
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	689b      	ldr	r3, [r3, #8]
 8000c48:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8000c4c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8000c50:	f043 0202 	orr.w	r2, r3, #2
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8000c58:	bf00      	nop
 8000c5a:	370c      	adds	r7, #12
 8000c5c:	46bd      	mov	sp, r7
 8000c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c62:	4770      	bx	lr

08000c64 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8000c64:	b480      	push	{r7}
 8000c66:	b083      	sub	sp, #12
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	689b      	ldr	r3, [r3, #8]
 8000c70:	f003 0301 	and.w	r3, r3, #1
 8000c74:	2b01      	cmp	r3, #1
 8000c76:	d101      	bne.n	8000c7c <LL_ADC_IsEnabled+0x18>
 8000c78:	2301      	movs	r3, #1
 8000c7a:	e000      	b.n	8000c7e <LL_ADC_IsEnabled+0x1a>
 8000c7c:	2300      	movs	r3, #0
}
 8000c7e:	4618      	mov	r0, r3
 8000c80:	370c      	adds	r7, #12
 8000c82:	46bd      	mov	sp, r7
 8000c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c88:	4770      	bx	lr

08000c8a <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8000c8a:	b480      	push	{r7}
 8000c8c:	b083      	sub	sp, #12
 8000c8e:	af00      	add	r7, sp, #0
 8000c90:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	689b      	ldr	r3, [r3, #8]
 8000c96:	f003 0302 	and.w	r3, r3, #2
 8000c9a:	2b02      	cmp	r3, #2
 8000c9c:	d101      	bne.n	8000ca2 <LL_ADC_IsDisableOngoing+0x18>
 8000c9e:	2301      	movs	r3, #1
 8000ca0:	e000      	b.n	8000ca4 <LL_ADC_IsDisableOngoing+0x1a>
 8000ca2:	2300      	movs	r3, #0
}
 8000ca4:	4618      	mov	r0, r3
 8000ca6:	370c      	adds	r7, #12
 8000ca8:	46bd      	mov	sp, r7
 8000caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cae:	4770      	bx	lr

08000cb0 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8000cb0:	b480      	push	{r7}
 8000cb2:	b083      	sub	sp, #12
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	689b      	ldr	r3, [r3, #8]
 8000cbc:	f003 0304 	and.w	r3, r3, #4
 8000cc0:	2b04      	cmp	r3, #4
 8000cc2:	d101      	bne.n	8000cc8 <LL_ADC_REG_IsConversionOngoing+0x18>
 8000cc4:	2301      	movs	r3, #1
 8000cc6:	e000      	b.n	8000cca <LL_ADC_REG_IsConversionOngoing+0x1a>
 8000cc8:	2300      	movs	r3, #0
}
 8000cca:	4618      	mov	r0, r3
 8000ccc:	370c      	adds	r7, #12
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd4:	4770      	bx	lr

08000cd6 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8000cd6:	b480      	push	{r7}
 8000cd8:	b083      	sub	sp, #12
 8000cda:	af00      	add	r7, sp, #0
 8000cdc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	689b      	ldr	r3, [r3, #8]
 8000ce2:	f003 0308 	and.w	r3, r3, #8
 8000ce6:	2b08      	cmp	r3, #8
 8000ce8:	d101      	bne.n	8000cee <LL_ADC_INJ_IsConversionOngoing+0x18>
 8000cea:	2301      	movs	r3, #1
 8000cec:	e000      	b.n	8000cf0 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8000cee:	2300      	movs	r3, #0
}
 8000cf0:	4618      	mov	r0, r3
 8000cf2:	370c      	adds	r7, #12
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cfa:	4770      	bx	lr

08000cfc <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b088      	sub	sp, #32
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000d04:	2300      	movs	r3, #0
 8000d06:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8000d08:	2300      	movs	r3, #0
 8000d0a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d101      	bne.n	8000d16 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8000d12:	2301      	movs	r3, #1
 8000d14:	e129      	b.n	8000f6a <HAL_ADC_Init+0x26e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	691b      	ldr	r3, [r3, #16]
 8000d1a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d109      	bne.n	8000d38 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000d24:	6878      	ldr	r0, [r7, #4]
 8000d26:	f7ff fc9d 	bl	8000664 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	2200      	movs	r2, #0
 8000d34:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	4618      	mov	r0, r3
 8000d3e:	f7ff ff41 	bl	8000bc4 <LL_ADC_IsDeepPowerDownEnabled>
 8000d42:	4603      	mov	r3, r0
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d004      	beq.n	8000d52 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	4618      	mov	r0, r3
 8000d4e:	f7ff ff27 	bl	8000ba0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	4618      	mov	r0, r3
 8000d58:	f7ff ff5c 	bl	8000c14 <LL_ADC_IsInternalRegulatorEnabled>
 8000d5c:	4603      	mov	r3, r0
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d115      	bne.n	8000d8e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	4618      	mov	r0, r3
 8000d68:	f7ff ff40 	bl	8000bec <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8000d6c:	4b81      	ldr	r3, [pc, #516]	@ (8000f74 <HAL_ADC_Init+0x278>)
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	099b      	lsrs	r3, r3, #6
 8000d72:	4a81      	ldr	r2, [pc, #516]	@ (8000f78 <HAL_ADC_Init+0x27c>)
 8000d74:	fba2 2303 	umull	r2, r3, r2, r3
 8000d78:	099b      	lsrs	r3, r3, #6
 8000d7a:	3301      	adds	r3, #1
 8000d7c:	005b      	lsls	r3, r3, #1
 8000d7e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8000d80:	e002      	b.n	8000d88 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8000d82:	68fb      	ldr	r3, [r7, #12]
 8000d84:	3b01      	subs	r3, #1
 8000d86:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8000d88:	68fb      	ldr	r3, [r7, #12]
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d1f9      	bne.n	8000d82 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	4618      	mov	r0, r3
 8000d94:	f7ff ff3e 	bl	8000c14 <LL_ADC_IsInternalRegulatorEnabled>
 8000d98:	4603      	mov	r3, r0
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d10d      	bne.n	8000dba <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000da2:	f043 0210 	orr.w	r2, r3, #16
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000dae:	f043 0201 	orr.w	r2, r3, #1
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8000db6:	2301      	movs	r3, #1
 8000db8:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	681b      	ldr	r3, [r3, #0]
 8000dbe:	4618      	mov	r0, r3
 8000dc0:	f7ff ff76 	bl	8000cb0 <LL_ADC_REG_IsConversionOngoing>
 8000dc4:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000dca:	f003 0310 	and.w	r3, r3, #16
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	f040 80c2 	bne.w	8000f58 <HAL_ADC_Init+0x25c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8000dd4:	697b      	ldr	r3, [r7, #20]
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	f040 80be 	bne.w	8000f58 <HAL_ADC_Init+0x25c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000de0:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8000de4:	f043 0202 	orr.w	r2, r3, #2
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	4618      	mov	r0, r3
 8000df2:	f7ff ff37 	bl	8000c64 <LL_ADC_IsEnabled>
 8000df6:	4603      	mov	r3, r0
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d10b      	bne.n	8000e14 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8000dfc:	485f      	ldr	r0, [pc, #380]	@ (8000f7c <HAL_ADC_Init+0x280>)
 8000dfe:	f7ff ff31 	bl	8000c64 <LL_ADC_IsEnabled>
 8000e02:	4603      	mov	r3, r0
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d105      	bne.n	8000e14 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	685b      	ldr	r3, [r3, #4]
 8000e0c:	4619      	mov	r1, r3
 8000e0e:	485c      	ldr	r0, [pc, #368]	@ (8000f80 <HAL_ADC_Init+0x284>)
 8000e10:	f7ff fdae 	bl	8000970 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	7e5b      	ldrb	r3, [r3, #25]
 8000e18:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8000e1e:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8000e24:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8000e2a:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000e32:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8000e34:	4313      	orrs	r3, r2
 8000e36:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000e3e:	2b01      	cmp	r3, #1
 8000e40:	d106      	bne.n	8000e50 <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e46:	3b01      	subs	r3, #1
 8000e48:	045b      	lsls	r3, r3, #17
 8000e4a:	69ba      	ldr	r2, [r7, #24]
 8000e4c:	4313      	orrs	r3, r2
 8000e4e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d009      	beq.n	8000e6c <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000e5c:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000e64:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8000e66:	69ba      	ldr	r2, [r7, #24]
 8000e68:	4313      	orrs	r3, r2
 8000e6a:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	68da      	ldr	r2, [r3, #12]
 8000e72:	4b44      	ldr	r3, [pc, #272]	@ (8000f84 <HAL_ADC_Init+0x288>)
 8000e74:	4013      	ands	r3, r2
 8000e76:	687a      	ldr	r2, [r7, #4]
 8000e78:	6812      	ldr	r2, [r2, #0]
 8000e7a:	69b9      	ldr	r1, [r7, #24]
 8000e7c:	430b      	orrs	r3, r1
 8000e7e:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	4618      	mov	r0, r3
 8000e86:	f7ff ff26 	bl	8000cd6 <LL_ADC_INJ_IsConversionOngoing>
 8000e8a:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8000e8c:	697b      	ldr	r3, [r7, #20]
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d140      	bne.n	8000f14 <HAL_ADC_Init+0x218>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8000e92:	693b      	ldr	r3, [r7, #16]
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d13d      	bne.n	8000f14 <HAL_ADC_Init+0x218>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	7e1b      	ldrb	r3, [r3, #24]
 8000ea0:	039b      	lsls	r3, r3, #14
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8000ea2:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8000eaa:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8000eac:	4313      	orrs	r3, r2
 8000eae:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	68db      	ldr	r3, [r3, #12]
 8000eb6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8000eba:	f023 0306 	bic.w	r3, r3, #6
 8000ebe:	687a      	ldr	r2, [r7, #4]
 8000ec0:	6812      	ldr	r2, [r2, #0]
 8000ec2:	69b9      	ldr	r1, [r7, #24]
 8000ec4:	430b      	orrs	r3, r1
 8000ec6:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8000ece:	2b01      	cmp	r3, #1
 8000ed0:	d118      	bne.n	8000f04 <HAL_ADC_Init+0x208>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	691b      	ldr	r3, [r3, #16]
 8000ed8:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8000edc:	f023 0304 	bic.w	r3, r3, #4
 8000ee0:	687a      	ldr	r2, [r7, #4]
 8000ee2:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8000ee4:	687a      	ldr	r2, [r7, #4]
 8000ee6:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8000ee8:	4311      	orrs	r1, r2
 8000eea:	687a      	ldr	r2, [r7, #4]
 8000eec:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8000eee:	4311      	orrs	r1, r2
 8000ef0:	687a      	ldr	r2, [r7, #4]
 8000ef2:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8000ef4:	430a      	orrs	r2, r1
 8000ef6:	431a      	orrs	r2, r3
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	f042 0201 	orr.w	r2, r2, #1
 8000f00:	611a      	str	r2, [r3, #16]
 8000f02:	e007      	b.n	8000f14 <HAL_ADC_Init+0x218>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	691a      	ldr	r2, [r3, #16]
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	f022 0201 	bic.w	r2, r2, #1
 8000f12:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	691b      	ldr	r3, [r3, #16]
 8000f18:	2b01      	cmp	r3, #1
 8000f1a:	d10c      	bne.n	8000f36 <HAL_ADC_Init+0x23a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f22:	f023 010f 	bic.w	r1, r3, #15
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	69db      	ldr	r3, [r3, #28]
 8000f2a:	1e5a      	subs	r2, r3, #1
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	430a      	orrs	r2, r1
 8000f32:	631a      	str	r2, [r3, #48]	@ 0x30
 8000f34:	e007      	b.n	8000f46 <HAL_ADC_Init+0x24a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	f022 020f 	bic.w	r2, r2, #15
 8000f44:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f4a:	f023 0303 	bic.w	r3, r3, #3
 8000f4e:	f043 0201 	orr.w	r2, r3, #1
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	659a      	str	r2, [r3, #88]	@ 0x58
 8000f56:	e007      	b.n	8000f68 <HAL_ADC_Init+0x26c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f5c:	f043 0210 	orr.w	r2, r3, #16
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8000f64:	2301      	movs	r3, #1
 8000f66:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8000f68:	7ffb      	ldrb	r3, [r7, #31]
}
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	3720      	adds	r7, #32
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	bd80      	pop	{r7, pc}
 8000f72:	bf00      	nop
 8000f74:	20000000 	.word	0x20000000
 8000f78:	053e2d63 	.word	0x053e2d63
 8000f7c:	50040000 	.word	0x50040000
 8000f80:	50040300 	.word	0x50040300
 8000f84:	fff0c007 	.word	0xfff0c007

08000f88 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b0b6      	sub	sp, #216	@ 0xd8
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
 8000f90:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000f92:	2300      	movs	r3, #0
 8000f94:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8000f98:	2300      	movs	r3, #0
 8000f9a:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8000fa2:	2b01      	cmp	r3, #1
 8000fa4:	d101      	bne.n	8000faa <HAL_ADC_ConfigChannel+0x22>
 8000fa6:	2302      	movs	r3, #2
 8000fa8:	e3d5      	b.n	8001756 <HAL_ADC_ConfigChannel+0x7ce>
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	2201      	movs	r2, #1
 8000fae:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	f7ff fe7a 	bl	8000cb0 <LL_ADC_REG_IsConversionOngoing>
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	f040 83ba 	bne.w	8001738 <HAL_ADC_ConfigChannel+0x7b0>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8000fc4:	683b      	ldr	r3, [r7, #0]
 8000fc6:	685b      	ldr	r3, [r3, #4]
 8000fc8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8000fcc:	683b      	ldr	r3, [r7, #0]
 8000fce:	685b      	ldr	r3, [r3, #4]
 8000fd0:	2b05      	cmp	r3, #5
 8000fd2:	d824      	bhi.n	800101e <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8000fd4:	683b      	ldr	r3, [r7, #0]
 8000fd6:	685b      	ldr	r3, [r3, #4]
 8000fd8:	3b02      	subs	r3, #2
 8000fda:	2b03      	cmp	r3, #3
 8000fdc:	d81b      	bhi.n	8001016 <HAL_ADC_ConfigChannel+0x8e>
 8000fde:	a201      	add	r2, pc, #4	@ (adr r2, 8000fe4 <HAL_ADC_ConfigChannel+0x5c>)
 8000fe0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fe4:	08000ff5 	.word	0x08000ff5
 8000fe8:	08000ffd 	.word	0x08000ffd
 8000fec:	08001005 	.word	0x08001005
 8000ff0:	0800100d 	.word	0x0800100d
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8000ff4:	230c      	movs	r3, #12
 8000ff6:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8000ffa:	e010      	b.n	800101e <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8000ffc:	2312      	movs	r3, #18
 8000ffe:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8001002:	e00c      	b.n	800101e <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8001004:	2318      	movs	r3, #24
 8001006:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800100a:	e008      	b.n	800101e <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 800100c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001010:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8001014:	e003      	b.n	800101e <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8001016:	2306      	movs	r3, #6
 8001018:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800101c:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	6818      	ldr	r0, [r3, #0]
 8001022:	683b      	ldr	r3, [r7, #0]
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	461a      	mov	r2, r3
 8001028:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 800102c:	f7ff fd3c 	bl	8000aa8 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	4618      	mov	r0, r3
 8001036:	f7ff fe3b 	bl	8000cb0 <LL_ADC_REG_IsConversionOngoing>
 800103a:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	4618      	mov	r0, r3
 8001044:	f7ff fe47 	bl	8000cd6 <LL_ADC_INJ_IsConversionOngoing>
 8001048:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800104c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8001050:	2b00      	cmp	r3, #0
 8001052:	f040 81bf 	bne.w	80013d4 <HAL_ADC_ConfigChannel+0x44c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001056:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800105a:	2b00      	cmp	r3, #0
 800105c:	f040 81ba 	bne.w	80013d4 <HAL_ADC_ConfigChannel+0x44c>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8001060:	683b      	ldr	r3, [r7, #0]
 8001062:	689b      	ldr	r3, [r3, #8]
 8001064:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8001068:	d10f      	bne.n	800108a <HAL_ADC_ConfigChannel+0x102>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	6818      	ldr	r0, [r3, #0]
 800106e:	683b      	ldr	r3, [r7, #0]
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	2200      	movs	r2, #0
 8001074:	4619      	mov	r1, r3
 8001076:	f7ff fd43 	bl	8000b00 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8001082:	4618      	mov	r0, r3
 8001084:	f7ff fcfd 	bl	8000a82 <LL_ADC_SetSamplingTimeCommonConfig>
 8001088:	e00e      	b.n	80010a8 <HAL_ADC_ConfigChannel+0x120>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	6818      	ldr	r0, [r3, #0]
 800108e:	683b      	ldr	r3, [r7, #0]
 8001090:	6819      	ldr	r1, [r3, #0]
 8001092:	683b      	ldr	r3, [r7, #0]
 8001094:	689b      	ldr	r3, [r3, #8]
 8001096:	461a      	mov	r2, r3
 8001098:	f7ff fd32 	bl	8000b00 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	2100      	movs	r1, #0
 80010a2:	4618      	mov	r0, r3
 80010a4:	f7ff fced 	bl	8000a82 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80010a8:	683b      	ldr	r3, [r7, #0]
 80010aa:	695a      	ldr	r2, [r3, #20]
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	68db      	ldr	r3, [r3, #12]
 80010b2:	08db      	lsrs	r3, r3, #3
 80010b4:	f003 0303 	and.w	r3, r3, #3
 80010b8:	005b      	lsls	r3, r3, #1
 80010ba:	fa02 f303 	lsl.w	r3, r2, r3
 80010be:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80010c2:	683b      	ldr	r3, [r7, #0]
 80010c4:	691b      	ldr	r3, [r3, #16]
 80010c6:	2b04      	cmp	r3, #4
 80010c8:	d00a      	beq.n	80010e0 <HAL_ADC_ConfigChannel+0x158>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	6818      	ldr	r0, [r3, #0]
 80010ce:	683b      	ldr	r3, [r7, #0]
 80010d0:	6919      	ldr	r1, [r3, #16]
 80010d2:	683b      	ldr	r3, [r7, #0]
 80010d4:	681a      	ldr	r2, [r3, #0]
 80010d6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80010da:	f7ff fc7d 	bl	80009d8 <LL_ADC_SetOffset>
 80010de:	e179      	b.n	80013d4 <HAL_ADC_ConfigChannel+0x44c>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	2100      	movs	r1, #0
 80010e6:	4618      	mov	r0, r3
 80010e8:	f7ff fc9a 	bl	8000a20 <LL_ADC_GetOffsetChannel>
 80010ec:	4603      	mov	r3, r0
 80010ee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d10a      	bne.n	800110c <HAL_ADC_ConfigChannel+0x184>
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	2100      	movs	r1, #0
 80010fc:	4618      	mov	r0, r3
 80010fe:	f7ff fc8f 	bl	8000a20 <LL_ADC_GetOffsetChannel>
 8001102:	4603      	mov	r3, r0
 8001104:	0e9b      	lsrs	r3, r3, #26
 8001106:	f003 021f 	and.w	r2, r3, #31
 800110a:	e01e      	b.n	800114a <HAL_ADC_ConfigChannel+0x1c2>
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	2100      	movs	r1, #0
 8001112:	4618      	mov	r0, r3
 8001114:	f7ff fc84 	bl	8000a20 <LL_ADC_GetOffsetChannel>
 8001118:	4603      	mov	r3, r0
 800111a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800111e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001122:	fa93 f3a3 	rbit	r3, r3
 8001126:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800112a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800112e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001132:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001136:	2b00      	cmp	r3, #0
 8001138:	d101      	bne.n	800113e <HAL_ADC_ConfigChannel+0x1b6>
  {
    return 32U;
 800113a:	2320      	movs	r3, #32
 800113c:	e004      	b.n	8001148 <HAL_ADC_ConfigChannel+0x1c0>
  }
  return __builtin_clz(value);
 800113e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001142:	fab3 f383 	clz	r3, r3
 8001146:	b2db      	uxtb	r3, r3
 8001148:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800114a:	683b      	ldr	r3, [r7, #0]
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001152:	2b00      	cmp	r3, #0
 8001154:	d105      	bne.n	8001162 <HAL_ADC_ConfigChannel+0x1da>
 8001156:	683b      	ldr	r3, [r7, #0]
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	0e9b      	lsrs	r3, r3, #26
 800115c:	f003 031f 	and.w	r3, r3, #31
 8001160:	e018      	b.n	8001194 <HAL_ADC_ConfigChannel+0x20c>
 8001162:	683b      	ldr	r3, [r7, #0]
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800116a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800116e:	fa93 f3a3 	rbit	r3, r3
 8001172:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8001176:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800117a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 800117e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001182:	2b00      	cmp	r3, #0
 8001184:	d101      	bne.n	800118a <HAL_ADC_ConfigChannel+0x202>
    return 32U;
 8001186:	2320      	movs	r3, #32
 8001188:	e004      	b.n	8001194 <HAL_ADC_ConfigChannel+0x20c>
  return __builtin_clz(value);
 800118a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800118e:	fab3 f383 	clz	r3, r3
 8001192:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001194:	429a      	cmp	r2, r3
 8001196:	d106      	bne.n	80011a6 <HAL_ADC_ConfigChannel+0x21e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	2200      	movs	r2, #0
 800119e:	2100      	movs	r1, #0
 80011a0:	4618      	mov	r0, r3
 80011a2:	f7ff fc53 	bl	8000a4c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	2101      	movs	r1, #1
 80011ac:	4618      	mov	r0, r3
 80011ae:	f7ff fc37 	bl	8000a20 <LL_ADC_GetOffsetChannel>
 80011b2:	4603      	mov	r3, r0
 80011b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d10a      	bne.n	80011d2 <HAL_ADC_ConfigChannel+0x24a>
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	2101      	movs	r1, #1
 80011c2:	4618      	mov	r0, r3
 80011c4:	f7ff fc2c 	bl	8000a20 <LL_ADC_GetOffsetChannel>
 80011c8:	4603      	mov	r3, r0
 80011ca:	0e9b      	lsrs	r3, r3, #26
 80011cc:	f003 021f 	and.w	r2, r3, #31
 80011d0:	e01e      	b.n	8001210 <HAL_ADC_ConfigChannel+0x288>
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	2101      	movs	r1, #1
 80011d8:	4618      	mov	r0, r3
 80011da:	f7ff fc21 	bl	8000a20 <LL_ADC_GetOffsetChannel>
 80011de:	4603      	mov	r3, r0
 80011e0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011e4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80011e8:	fa93 f3a3 	rbit	r3, r3
 80011ec:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 80011f0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80011f4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 80011f8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d101      	bne.n	8001204 <HAL_ADC_ConfigChannel+0x27c>
    return 32U;
 8001200:	2320      	movs	r3, #32
 8001202:	e004      	b.n	800120e <HAL_ADC_ConfigChannel+0x286>
  return __builtin_clz(value);
 8001204:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001208:	fab3 f383 	clz	r3, r3
 800120c:	b2db      	uxtb	r3, r3
 800120e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001210:	683b      	ldr	r3, [r7, #0]
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001218:	2b00      	cmp	r3, #0
 800121a:	d105      	bne.n	8001228 <HAL_ADC_ConfigChannel+0x2a0>
 800121c:	683b      	ldr	r3, [r7, #0]
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	0e9b      	lsrs	r3, r3, #26
 8001222:	f003 031f 	and.w	r3, r3, #31
 8001226:	e018      	b.n	800125a <HAL_ADC_ConfigChannel+0x2d2>
 8001228:	683b      	ldr	r3, [r7, #0]
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001230:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001234:	fa93 f3a3 	rbit	r3, r3
 8001238:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 800123c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001240:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8001244:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001248:	2b00      	cmp	r3, #0
 800124a:	d101      	bne.n	8001250 <HAL_ADC_ConfigChannel+0x2c8>
    return 32U;
 800124c:	2320      	movs	r3, #32
 800124e:	e004      	b.n	800125a <HAL_ADC_ConfigChannel+0x2d2>
  return __builtin_clz(value);
 8001250:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001254:	fab3 f383 	clz	r3, r3
 8001258:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800125a:	429a      	cmp	r2, r3
 800125c:	d106      	bne.n	800126c <HAL_ADC_ConfigChannel+0x2e4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	2200      	movs	r2, #0
 8001264:	2101      	movs	r1, #1
 8001266:	4618      	mov	r0, r3
 8001268:	f7ff fbf0 	bl	8000a4c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	2102      	movs	r1, #2
 8001272:	4618      	mov	r0, r3
 8001274:	f7ff fbd4 	bl	8000a20 <LL_ADC_GetOffsetChannel>
 8001278:	4603      	mov	r3, r0
 800127a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800127e:	2b00      	cmp	r3, #0
 8001280:	d10a      	bne.n	8001298 <HAL_ADC_ConfigChannel+0x310>
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	2102      	movs	r1, #2
 8001288:	4618      	mov	r0, r3
 800128a:	f7ff fbc9 	bl	8000a20 <LL_ADC_GetOffsetChannel>
 800128e:	4603      	mov	r3, r0
 8001290:	0e9b      	lsrs	r3, r3, #26
 8001292:	f003 021f 	and.w	r2, r3, #31
 8001296:	e01e      	b.n	80012d6 <HAL_ADC_ConfigChannel+0x34e>
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	2102      	movs	r1, #2
 800129e:	4618      	mov	r0, r3
 80012a0:	f7ff fbbe 	bl	8000a20 <LL_ADC_GetOffsetChannel>
 80012a4:	4603      	mov	r3, r0
 80012a6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012aa:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80012ae:	fa93 f3a3 	rbit	r3, r3
 80012b2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 80012b6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80012ba:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 80012be:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d101      	bne.n	80012ca <HAL_ADC_ConfigChannel+0x342>
    return 32U;
 80012c6:	2320      	movs	r3, #32
 80012c8:	e004      	b.n	80012d4 <HAL_ADC_ConfigChannel+0x34c>
  return __builtin_clz(value);
 80012ca:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80012ce:	fab3 f383 	clz	r3, r3
 80012d2:	b2db      	uxtb	r3, r3
 80012d4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80012d6:	683b      	ldr	r3, [r7, #0]
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d105      	bne.n	80012ee <HAL_ADC_ConfigChannel+0x366>
 80012e2:	683b      	ldr	r3, [r7, #0]
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	0e9b      	lsrs	r3, r3, #26
 80012e8:	f003 031f 	and.w	r3, r3, #31
 80012ec:	e014      	b.n	8001318 <HAL_ADC_ConfigChannel+0x390>
 80012ee:	683b      	ldr	r3, [r7, #0]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012f4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80012f6:	fa93 f3a3 	rbit	r3, r3
 80012fa:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 80012fc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80012fe:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8001302:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001306:	2b00      	cmp	r3, #0
 8001308:	d101      	bne.n	800130e <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 800130a:	2320      	movs	r3, #32
 800130c:	e004      	b.n	8001318 <HAL_ADC_ConfigChannel+0x390>
  return __builtin_clz(value);
 800130e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001312:	fab3 f383 	clz	r3, r3
 8001316:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001318:	429a      	cmp	r2, r3
 800131a:	d106      	bne.n	800132a <HAL_ADC_ConfigChannel+0x3a2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	2200      	movs	r2, #0
 8001322:	2102      	movs	r1, #2
 8001324:	4618      	mov	r0, r3
 8001326:	f7ff fb91 	bl	8000a4c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	2103      	movs	r1, #3
 8001330:	4618      	mov	r0, r3
 8001332:	f7ff fb75 	bl	8000a20 <LL_ADC_GetOffsetChannel>
 8001336:	4603      	mov	r3, r0
 8001338:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800133c:	2b00      	cmp	r3, #0
 800133e:	d10a      	bne.n	8001356 <HAL_ADC_ConfigChannel+0x3ce>
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	2103      	movs	r1, #3
 8001346:	4618      	mov	r0, r3
 8001348:	f7ff fb6a 	bl	8000a20 <LL_ADC_GetOffsetChannel>
 800134c:	4603      	mov	r3, r0
 800134e:	0e9b      	lsrs	r3, r3, #26
 8001350:	f003 021f 	and.w	r2, r3, #31
 8001354:	e017      	b.n	8001386 <HAL_ADC_ConfigChannel+0x3fe>
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	2103      	movs	r1, #3
 800135c:	4618      	mov	r0, r3
 800135e:	f7ff fb5f 	bl	8000a20 <LL_ADC_GetOffsetChannel>
 8001362:	4603      	mov	r3, r0
 8001364:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001366:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001368:	fa93 f3a3 	rbit	r3, r3
 800136c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 800136e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001370:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8001372:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001374:	2b00      	cmp	r3, #0
 8001376:	d101      	bne.n	800137c <HAL_ADC_ConfigChannel+0x3f4>
    return 32U;
 8001378:	2320      	movs	r3, #32
 800137a:	e003      	b.n	8001384 <HAL_ADC_ConfigChannel+0x3fc>
  return __builtin_clz(value);
 800137c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800137e:	fab3 f383 	clz	r3, r3
 8001382:	b2db      	uxtb	r3, r3
 8001384:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001386:	683b      	ldr	r3, [r7, #0]
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800138e:	2b00      	cmp	r3, #0
 8001390:	d105      	bne.n	800139e <HAL_ADC_ConfigChannel+0x416>
 8001392:	683b      	ldr	r3, [r7, #0]
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	0e9b      	lsrs	r3, r3, #26
 8001398:	f003 031f 	and.w	r3, r3, #31
 800139c:	e011      	b.n	80013c2 <HAL_ADC_ConfigChannel+0x43a>
 800139e:	683b      	ldr	r3, [r7, #0]
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013a4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80013a6:	fa93 f3a3 	rbit	r3, r3
 80013aa:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 80013ac:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80013ae:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 80013b0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d101      	bne.n	80013ba <HAL_ADC_ConfigChannel+0x432>
    return 32U;
 80013b6:	2320      	movs	r3, #32
 80013b8:	e003      	b.n	80013c2 <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 80013ba:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80013bc:	fab3 f383 	clz	r3, r3
 80013c0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80013c2:	429a      	cmp	r2, r3
 80013c4:	d106      	bne.n	80013d4 <HAL_ADC_ConfigChannel+0x44c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	2200      	movs	r2, #0
 80013cc:	2103      	movs	r1, #3
 80013ce:	4618      	mov	r0, r3
 80013d0:	f7ff fb3c 	bl	8000a4c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	4618      	mov	r0, r3
 80013da:	f7ff fc43 	bl	8000c64 <LL_ADC_IsEnabled>
 80013de:	4603      	mov	r3, r0
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	f040 813f 	bne.w	8001664 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	6818      	ldr	r0, [r3, #0]
 80013ea:	683b      	ldr	r3, [r7, #0]
 80013ec:	6819      	ldr	r1, [r3, #0]
 80013ee:	683b      	ldr	r3, [r7, #0]
 80013f0:	68db      	ldr	r3, [r3, #12]
 80013f2:	461a      	mov	r2, r3
 80013f4:	f7ff fbb0 	bl	8000b58 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80013f8:	683b      	ldr	r3, [r7, #0]
 80013fa:	68db      	ldr	r3, [r3, #12]
 80013fc:	4a8e      	ldr	r2, [pc, #568]	@ (8001638 <HAL_ADC_ConfigChannel+0x6b0>)
 80013fe:	4293      	cmp	r3, r2
 8001400:	f040 8130 	bne.w	8001664 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001408:	683b      	ldr	r3, [r7, #0]
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001410:	2b00      	cmp	r3, #0
 8001412:	d10b      	bne.n	800142c <HAL_ADC_ConfigChannel+0x4a4>
 8001414:	683b      	ldr	r3, [r7, #0]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	0e9b      	lsrs	r3, r3, #26
 800141a:	3301      	adds	r3, #1
 800141c:	f003 031f 	and.w	r3, r3, #31
 8001420:	2b09      	cmp	r3, #9
 8001422:	bf94      	ite	ls
 8001424:	2301      	movls	r3, #1
 8001426:	2300      	movhi	r3, #0
 8001428:	b2db      	uxtb	r3, r3
 800142a:	e019      	b.n	8001460 <HAL_ADC_ConfigChannel+0x4d8>
 800142c:	683b      	ldr	r3, [r7, #0]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001432:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001434:	fa93 f3a3 	rbit	r3, r3
 8001438:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 800143a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800143c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 800143e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001440:	2b00      	cmp	r3, #0
 8001442:	d101      	bne.n	8001448 <HAL_ADC_ConfigChannel+0x4c0>
    return 32U;
 8001444:	2320      	movs	r3, #32
 8001446:	e003      	b.n	8001450 <HAL_ADC_ConfigChannel+0x4c8>
  return __builtin_clz(value);
 8001448:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800144a:	fab3 f383 	clz	r3, r3
 800144e:	b2db      	uxtb	r3, r3
 8001450:	3301      	adds	r3, #1
 8001452:	f003 031f 	and.w	r3, r3, #31
 8001456:	2b09      	cmp	r3, #9
 8001458:	bf94      	ite	ls
 800145a:	2301      	movls	r3, #1
 800145c:	2300      	movhi	r3, #0
 800145e:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001460:	2b00      	cmp	r3, #0
 8001462:	d079      	beq.n	8001558 <HAL_ADC_ConfigChannel+0x5d0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001464:	683b      	ldr	r3, [r7, #0]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800146c:	2b00      	cmp	r3, #0
 800146e:	d107      	bne.n	8001480 <HAL_ADC_ConfigChannel+0x4f8>
 8001470:	683b      	ldr	r3, [r7, #0]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	0e9b      	lsrs	r3, r3, #26
 8001476:	3301      	adds	r3, #1
 8001478:	069b      	lsls	r3, r3, #26
 800147a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800147e:	e015      	b.n	80014ac <HAL_ADC_ConfigChannel+0x524>
 8001480:	683b      	ldr	r3, [r7, #0]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001486:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001488:	fa93 f3a3 	rbit	r3, r3
 800148c:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 800148e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001490:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8001492:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001494:	2b00      	cmp	r3, #0
 8001496:	d101      	bne.n	800149c <HAL_ADC_ConfigChannel+0x514>
    return 32U;
 8001498:	2320      	movs	r3, #32
 800149a:	e003      	b.n	80014a4 <HAL_ADC_ConfigChannel+0x51c>
  return __builtin_clz(value);
 800149c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800149e:	fab3 f383 	clz	r3, r3
 80014a2:	b2db      	uxtb	r3, r3
 80014a4:	3301      	adds	r3, #1
 80014a6:	069b      	lsls	r3, r3, #26
 80014a8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80014ac:	683b      	ldr	r3, [r7, #0]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d109      	bne.n	80014cc <HAL_ADC_ConfigChannel+0x544>
 80014b8:	683b      	ldr	r3, [r7, #0]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	0e9b      	lsrs	r3, r3, #26
 80014be:	3301      	adds	r3, #1
 80014c0:	f003 031f 	and.w	r3, r3, #31
 80014c4:	2101      	movs	r1, #1
 80014c6:	fa01 f303 	lsl.w	r3, r1, r3
 80014ca:	e017      	b.n	80014fc <HAL_ADC_ConfigChannel+0x574>
 80014cc:	683b      	ldr	r3, [r7, #0]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80014d4:	fa93 f3a3 	rbit	r3, r3
 80014d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 80014da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80014dc:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 80014de:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d101      	bne.n	80014e8 <HAL_ADC_ConfigChannel+0x560>
    return 32U;
 80014e4:	2320      	movs	r3, #32
 80014e6:	e003      	b.n	80014f0 <HAL_ADC_ConfigChannel+0x568>
  return __builtin_clz(value);
 80014e8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80014ea:	fab3 f383 	clz	r3, r3
 80014ee:	b2db      	uxtb	r3, r3
 80014f0:	3301      	adds	r3, #1
 80014f2:	f003 031f 	and.w	r3, r3, #31
 80014f6:	2101      	movs	r1, #1
 80014f8:	fa01 f303 	lsl.w	r3, r1, r3
 80014fc:	ea42 0103 	orr.w	r1, r2, r3
 8001500:	683b      	ldr	r3, [r7, #0]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001508:	2b00      	cmp	r3, #0
 800150a:	d10a      	bne.n	8001522 <HAL_ADC_ConfigChannel+0x59a>
 800150c:	683b      	ldr	r3, [r7, #0]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	0e9b      	lsrs	r3, r3, #26
 8001512:	3301      	adds	r3, #1
 8001514:	f003 021f 	and.w	r2, r3, #31
 8001518:	4613      	mov	r3, r2
 800151a:	005b      	lsls	r3, r3, #1
 800151c:	4413      	add	r3, r2
 800151e:	051b      	lsls	r3, r3, #20
 8001520:	e018      	b.n	8001554 <HAL_ADC_ConfigChannel+0x5cc>
 8001522:	683b      	ldr	r3, [r7, #0]
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001528:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800152a:	fa93 f3a3 	rbit	r3, r3
 800152e:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8001530:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001532:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8001534:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001536:	2b00      	cmp	r3, #0
 8001538:	d101      	bne.n	800153e <HAL_ADC_ConfigChannel+0x5b6>
    return 32U;
 800153a:	2320      	movs	r3, #32
 800153c:	e003      	b.n	8001546 <HAL_ADC_ConfigChannel+0x5be>
  return __builtin_clz(value);
 800153e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001540:	fab3 f383 	clz	r3, r3
 8001544:	b2db      	uxtb	r3, r3
 8001546:	3301      	adds	r3, #1
 8001548:	f003 021f 	and.w	r2, r3, #31
 800154c:	4613      	mov	r3, r2
 800154e:	005b      	lsls	r3, r3, #1
 8001550:	4413      	add	r3, r2
 8001552:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001554:	430b      	orrs	r3, r1
 8001556:	e080      	b.n	800165a <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001558:	683b      	ldr	r3, [r7, #0]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001560:	2b00      	cmp	r3, #0
 8001562:	d107      	bne.n	8001574 <HAL_ADC_ConfigChannel+0x5ec>
 8001564:	683b      	ldr	r3, [r7, #0]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	0e9b      	lsrs	r3, r3, #26
 800156a:	3301      	adds	r3, #1
 800156c:	069b      	lsls	r3, r3, #26
 800156e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001572:	e015      	b.n	80015a0 <HAL_ADC_ConfigChannel+0x618>
 8001574:	683b      	ldr	r3, [r7, #0]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800157a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800157c:	fa93 f3a3 	rbit	r3, r3
 8001580:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8001582:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001584:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8001586:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001588:	2b00      	cmp	r3, #0
 800158a:	d101      	bne.n	8001590 <HAL_ADC_ConfigChannel+0x608>
    return 32U;
 800158c:	2320      	movs	r3, #32
 800158e:	e003      	b.n	8001598 <HAL_ADC_ConfigChannel+0x610>
  return __builtin_clz(value);
 8001590:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001592:	fab3 f383 	clz	r3, r3
 8001596:	b2db      	uxtb	r3, r3
 8001598:	3301      	adds	r3, #1
 800159a:	069b      	lsls	r3, r3, #26
 800159c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80015a0:	683b      	ldr	r3, [r7, #0]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d109      	bne.n	80015c0 <HAL_ADC_ConfigChannel+0x638>
 80015ac:	683b      	ldr	r3, [r7, #0]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	0e9b      	lsrs	r3, r3, #26
 80015b2:	3301      	adds	r3, #1
 80015b4:	f003 031f 	and.w	r3, r3, #31
 80015b8:	2101      	movs	r1, #1
 80015ba:	fa01 f303 	lsl.w	r3, r1, r3
 80015be:	e017      	b.n	80015f0 <HAL_ADC_ConfigChannel+0x668>
 80015c0:	683b      	ldr	r3, [r7, #0]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015c6:	69fb      	ldr	r3, [r7, #28]
 80015c8:	fa93 f3a3 	rbit	r3, r3
 80015cc:	61bb      	str	r3, [r7, #24]
  return result;
 80015ce:	69bb      	ldr	r3, [r7, #24]
 80015d0:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 80015d2:	6a3b      	ldr	r3, [r7, #32]
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d101      	bne.n	80015dc <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 80015d8:	2320      	movs	r3, #32
 80015da:	e003      	b.n	80015e4 <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 80015dc:	6a3b      	ldr	r3, [r7, #32]
 80015de:	fab3 f383 	clz	r3, r3
 80015e2:	b2db      	uxtb	r3, r3
 80015e4:	3301      	adds	r3, #1
 80015e6:	f003 031f 	and.w	r3, r3, #31
 80015ea:	2101      	movs	r1, #1
 80015ec:	fa01 f303 	lsl.w	r3, r1, r3
 80015f0:	ea42 0103 	orr.w	r1, r2, r3
 80015f4:	683b      	ldr	r3, [r7, #0]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d10d      	bne.n	800161c <HAL_ADC_ConfigChannel+0x694>
 8001600:	683b      	ldr	r3, [r7, #0]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	0e9b      	lsrs	r3, r3, #26
 8001606:	3301      	adds	r3, #1
 8001608:	f003 021f 	and.w	r2, r3, #31
 800160c:	4613      	mov	r3, r2
 800160e:	005b      	lsls	r3, r3, #1
 8001610:	4413      	add	r3, r2
 8001612:	3b1e      	subs	r3, #30
 8001614:	051b      	lsls	r3, r3, #20
 8001616:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800161a:	e01d      	b.n	8001658 <HAL_ADC_ConfigChannel+0x6d0>
 800161c:	683b      	ldr	r3, [r7, #0]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001622:	693b      	ldr	r3, [r7, #16]
 8001624:	fa93 f3a3 	rbit	r3, r3
 8001628:	60fb      	str	r3, [r7, #12]
  return result;
 800162a:	68fb      	ldr	r3, [r7, #12]
 800162c:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800162e:	697b      	ldr	r3, [r7, #20]
 8001630:	2b00      	cmp	r3, #0
 8001632:	d103      	bne.n	800163c <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 8001634:	2320      	movs	r3, #32
 8001636:	e005      	b.n	8001644 <HAL_ADC_ConfigChannel+0x6bc>
 8001638:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 800163c:	697b      	ldr	r3, [r7, #20]
 800163e:	fab3 f383 	clz	r3, r3
 8001642:	b2db      	uxtb	r3, r3
 8001644:	3301      	adds	r3, #1
 8001646:	f003 021f 	and.w	r2, r3, #31
 800164a:	4613      	mov	r3, r2
 800164c:	005b      	lsls	r3, r3, #1
 800164e:	4413      	add	r3, r2
 8001650:	3b1e      	subs	r3, #30
 8001652:	051b      	lsls	r3, r3, #20
 8001654:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001658:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800165a:	683a      	ldr	r2, [r7, #0]
 800165c:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800165e:	4619      	mov	r1, r3
 8001660:	f7ff fa4e 	bl	8000b00 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001664:	683b      	ldr	r3, [r7, #0]
 8001666:	681a      	ldr	r2, [r3, #0]
 8001668:	4b3d      	ldr	r3, [pc, #244]	@ (8001760 <HAL_ADC_ConfigChannel+0x7d8>)
 800166a:	4013      	ands	r3, r2
 800166c:	2b00      	cmp	r3, #0
 800166e:	d06c      	beq.n	800174a <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001670:	483c      	ldr	r0, [pc, #240]	@ (8001764 <HAL_ADC_ConfigChannel+0x7dc>)
 8001672:	f7ff f9a3 	bl	80009bc <LL_ADC_GetCommonPathInternalCh>
 8001676:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800167a:	683b      	ldr	r3, [r7, #0]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	4a3a      	ldr	r2, [pc, #232]	@ (8001768 <HAL_ADC_ConfigChannel+0x7e0>)
 8001680:	4293      	cmp	r3, r2
 8001682:	d127      	bne.n	80016d4 <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001684:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001688:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800168c:	2b00      	cmp	r3, #0
 800168e:	d121      	bne.n	80016d4 <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	4a35      	ldr	r2, [pc, #212]	@ (800176c <HAL_ADC_ConfigChannel+0x7e4>)
 8001696:	4293      	cmp	r3, r2
 8001698:	d157      	bne.n	800174a <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800169a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800169e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80016a2:	4619      	mov	r1, r3
 80016a4:	482f      	ldr	r0, [pc, #188]	@ (8001764 <HAL_ADC_ConfigChannel+0x7dc>)
 80016a6:	f7ff f976 	bl	8000996 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80016aa:	4b31      	ldr	r3, [pc, #196]	@ (8001770 <HAL_ADC_ConfigChannel+0x7e8>)
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	099b      	lsrs	r3, r3, #6
 80016b0:	4a30      	ldr	r2, [pc, #192]	@ (8001774 <HAL_ADC_ConfigChannel+0x7ec>)
 80016b2:	fba2 2303 	umull	r2, r3, r2, r3
 80016b6:	099b      	lsrs	r3, r3, #6
 80016b8:	1c5a      	adds	r2, r3, #1
 80016ba:	4613      	mov	r3, r2
 80016bc:	005b      	lsls	r3, r3, #1
 80016be:	4413      	add	r3, r2
 80016c0:	009b      	lsls	r3, r3, #2
 80016c2:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80016c4:	e002      	b.n	80016cc <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 80016c6:	68bb      	ldr	r3, [r7, #8]
 80016c8:	3b01      	subs	r3, #1
 80016ca:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80016cc:	68bb      	ldr	r3, [r7, #8]
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d1f9      	bne.n	80016c6 <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80016d2:	e03a      	b.n	800174a <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80016d4:	683b      	ldr	r3, [r7, #0]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	4a27      	ldr	r2, [pc, #156]	@ (8001778 <HAL_ADC_ConfigChannel+0x7f0>)
 80016da:	4293      	cmp	r3, r2
 80016dc:	d113      	bne.n	8001706 <HAL_ADC_ConfigChannel+0x77e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80016de:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80016e2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d10d      	bne.n	8001706 <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	4a1f      	ldr	r2, [pc, #124]	@ (800176c <HAL_ADC_ConfigChannel+0x7e4>)
 80016f0:	4293      	cmp	r3, r2
 80016f2:	d12a      	bne.n	800174a <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80016f4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80016f8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80016fc:	4619      	mov	r1, r3
 80016fe:	4819      	ldr	r0, [pc, #100]	@ (8001764 <HAL_ADC_ConfigChannel+0x7dc>)
 8001700:	f7ff f949 	bl	8000996 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001704:	e021      	b.n	800174a <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8001706:	683b      	ldr	r3, [r7, #0]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	4a1c      	ldr	r2, [pc, #112]	@ (800177c <HAL_ADC_ConfigChannel+0x7f4>)
 800170c:	4293      	cmp	r3, r2
 800170e:	d11c      	bne.n	800174a <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001710:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001714:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001718:	2b00      	cmp	r3, #0
 800171a:	d116      	bne.n	800174a <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	4a12      	ldr	r2, [pc, #72]	@ (800176c <HAL_ADC_ConfigChannel+0x7e4>)
 8001722:	4293      	cmp	r3, r2
 8001724:	d111      	bne.n	800174a <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001726:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800172a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800172e:	4619      	mov	r1, r3
 8001730:	480c      	ldr	r0, [pc, #48]	@ (8001764 <HAL_ADC_ConfigChannel+0x7dc>)
 8001732:	f7ff f930 	bl	8000996 <LL_ADC_SetCommonPathInternalCh>
 8001736:	e008      	b.n	800174a <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800173c:	f043 0220 	orr.w	r2, r3, #32
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001744:	2301      	movs	r3, #1
 8001746:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	2200      	movs	r2, #0
 800174e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8001752:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8001756:	4618      	mov	r0, r3
 8001758:	37d8      	adds	r7, #216	@ 0xd8
 800175a:	46bd      	mov	sp, r7
 800175c:	bd80      	pop	{r7, pc}
 800175e:	bf00      	nop
 8001760:	80080000 	.word	0x80080000
 8001764:	50040300 	.word	0x50040300
 8001768:	c7520000 	.word	0xc7520000
 800176c:	50040000 	.word	0x50040000
 8001770:	20000000 	.word	0x20000000
 8001774:	053e2d63 	.word	0x053e2d63
 8001778:	cb840000 	.word	0xcb840000
 800177c:	80000001 	.word	0x80000001

08001780 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	b084      	sub	sp, #16
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	4618      	mov	r0, r3
 800178e:	f7ff fa7c 	bl	8000c8a <LL_ADC_IsDisableOngoing>
 8001792:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	4618      	mov	r0, r3
 800179a:	f7ff fa63 	bl	8000c64 <LL_ADC_IsEnabled>
 800179e:	4603      	mov	r3, r0
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d047      	beq.n	8001834 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d144      	bne.n	8001834 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	689b      	ldr	r3, [r3, #8]
 80017b0:	f003 030d 	and.w	r3, r3, #13
 80017b4:	2b01      	cmp	r3, #1
 80017b6:	d10c      	bne.n	80017d2 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	4618      	mov	r0, r3
 80017be:	f7ff fa3d 	bl	8000c3c <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	2203      	movs	r2, #3
 80017c8:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80017ca:	f7ff f8a1 	bl	8000910 <HAL_GetTick>
 80017ce:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80017d0:	e029      	b.n	8001826 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017d6:	f043 0210 	orr.w	r2, r3, #16
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80017e2:	f043 0201 	orr.w	r2, r3, #1
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 80017ea:	2301      	movs	r3, #1
 80017ec:	e023      	b.n	8001836 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80017ee:	f7ff f88f 	bl	8000910 <HAL_GetTick>
 80017f2:	4602      	mov	r2, r0
 80017f4:	68bb      	ldr	r3, [r7, #8]
 80017f6:	1ad3      	subs	r3, r2, r3
 80017f8:	2b02      	cmp	r3, #2
 80017fa:	d914      	bls.n	8001826 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	689b      	ldr	r3, [r3, #8]
 8001802:	f003 0301 	and.w	r3, r3, #1
 8001806:	2b00      	cmp	r3, #0
 8001808:	d00d      	beq.n	8001826 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800180e:	f043 0210 	orr.w	r2, r3, #16
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800181a:	f043 0201 	orr.w	r2, r3, #1
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8001822:	2301      	movs	r3, #1
 8001824:	e007      	b.n	8001836 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	689b      	ldr	r3, [r3, #8]
 800182c:	f003 0301 	and.w	r3, r3, #1
 8001830:	2b00      	cmp	r3, #0
 8001832:	d1dc      	bne.n	80017ee <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8001834:	2300      	movs	r3, #0
}
 8001836:	4618      	mov	r0, r3
 8001838:	3710      	adds	r7, #16
 800183a:	46bd      	mov	sp, r7
 800183c:	bd80      	pop	{r7, pc}

0800183e <LL_ADC_SetCommonPathInternalCh>:
{
 800183e:	b480      	push	{r7}
 8001840:	b083      	sub	sp, #12
 8001842:	af00      	add	r7, sp, #0
 8001844:	6078      	str	r0, [r7, #4]
 8001846:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	689b      	ldr	r3, [r3, #8]
 800184c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001850:	683b      	ldr	r3, [r7, #0]
 8001852:	431a      	orrs	r2, r3
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	609a      	str	r2, [r3, #8]
}
 8001858:	bf00      	nop
 800185a:	370c      	adds	r7, #12
 800185c:	46bd      	mov	sp, r7
 800185e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001862:	4770      	bx	lr

08001864 <LL_ADC_GetCommonPathInternalCh>:
{
 8001864:	b480      	push	{r7}
 8001866:	b083      	sub	sp, #12
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	689b      	ldr	r3, [r3, #8]
 8001870:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001874:	4618      	mov	r0, r3
 8001876:	370c      	adds	r7, #12
 8001878:	46bd      	mov	sp, r7
 800187a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187e:	4770      	bx	lr

08001880 <LL_ADC_SetOffset>:
{
 8001880:	b480      	push	{r7}
 8001882:	b087      	sub	sp, #28
 8001884:	af00      	add	r7, sp, #0
 8001886:	60f8      	str	r0, [r7, #12]
 8001888:	60b9      	str	r1, [r7, #8]
 800188a:	607a      	str	r2, [r7, #4]
 800188c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	3360      	adds	r3, #96	@ 0x60
 8001892:	461a      	mov	r2, r3
 8001894:	68bb      	ldr	r3, [r7, #8]
 8001896:	009b      	lsls	r3, r3, #2
 8001898:	4413      	add	r3, r2
 800189a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 800189c:	697b      	ldr	r3, [r7, #20]
 800189e:	681a      	ldr	r2, [r3, #0]
 80018a0:	4b08      	ldr	r3, [pc, #32]	@ (80018c4 <LL_ADC_SetOffset+0x44>)
 80018a2:	4013      	ands	r3, r2
 80018a4:	687a      	ldr	r2, [r7, #4]
 80018a6:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80018aa:	683a      	ldr	r2, [r7, #0]
 80018ac:	430a      	orrs	r2, r1
 80018ae:	4313      	orrs	r3, r2
 80018b0:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80018b4:	697b      	ldr	r3, [r7, #20]
 80018b6:	601a      	str	r2, [r3, #0]
}
 80018b8:	bf00      	nop
 80018ba:	371c      	adds	r7, #28
 80018bc:	46bd      	mov	sp, r7
 80018be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c2:	4770      	bx	lr
 80018c4:	03fff000 	.word	0x03fff000

080018c8 <LL_ADC_GetOffsetChannel>:
{
 80018c8:	b480      	push	{r7}
 80018ca:	b085      	sub	sp, #20
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
 80018d0:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	3360      	adds	r3, #96	@ 0x60
 80018d6:	461a      	mov	r2, r3
 80018d8:	683b      	ldr	r3, [r7, #0]
 80018da:	009b      	lsls	r3, r3, #2
 80018dc:	4413      	add	r3, r2
 80018de:	60fb      	str	r3, [r7, #12]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80018e8:	4618      	mov	r0, r3
 80018ea:	3714      	adds	r7, #20
 80018ec:	46bd      	mov	sp, r7
 80018ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f2:	4770      	bx	lr

080018f4 <LL_ADC_SetOffsetState>:
{
 80018f4:	b480      	push	{r7}
 80018f6:	b087      	sub	sp, #28
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	60f8      	str	r0, [r7, #12]
 80018fc:	60b9      	str	r1, [r7, #8]
 80018fe:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	3360      	adds	r3, #96	@ 0x60
 8001904:	461a      	mov	r2, r3
 8001906:	68bb      	ldr	r3, [r7, #8]
 8001908:	009b      	lsls	r3, r3, #2
 800190a:	4413      	add	r3, r2
 800190c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 800190e:	697b      	ldr	r3, [r7, #20]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	431a      	orrs	r2, r3
 800191a:	697b      	ldr	r3, [r7, #20]
 800191c:	601a      	str	r2, [r3, #0]
}
 800191e:	bf00      	nop
 8001920:	371c      	adds	r7, #28
 8001922:	46bd      	mov	sp, r7
 8001924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001928:	4770      	bx	lr

0800192a <LL_ADC_SetSamplingTimeCommonConfig>:
{
 800192a:	b480      	push	{r7}
 800192c:	b083      	sub	sp, #12
 800192e:	af00      	add	r7, sp, #0
 8001930:	6078      	str	r0, [r7, #4]
 8001932:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	695b      	ldr	r3, [r3, #20]
 8001938:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800193c:	683b      	ldr	r3, [r7, #0]
 800193e:	431a      	orrs	r2, r3
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	615a      	str	r2, [r3, #20]
}
 8001944:	bf00      	nop
 8001946:	370c      	adds	r7, #12
 8001948:	46bd      	mov	sp, r7
 800194a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194e:	4770      	bx	lr

08001950 <LL_ADC_INJ_SetQueueMode>:
{
 8001950:	b480      	push	{r7}
 8001952:	b083      	sub	sp, #12
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]
 8001958:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_JQM | ADC_CFGR_JQDIS, QueueMode);
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	68db      	ldr	r3, [r3, #12]
 800195e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001962:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8001966:	683a      	ldr	r2, [r7, #0]
 8001968:	431a      	orrs	r2, r3
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	60da      	str	r2, [r3, #12]
}
 800196e:	bf00      	nop
 8001970:	370c      	adds	r7, #12
 8001972:	46bd      	mov	sp, r7
 8001974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001978:	4770      	bx	lr

0800197a <LL_ADC_SetChannelSamplingTime>:
{
 800197a:	b480      	push	{r7}
 800197c:	b087      	sub	sp, #28
 800197e:	af00      	add	r7, sp, #0
 8001980:	60f8      	str	r0, [r7, #12]
 8001982:	60b9      	str	r1, [r7, #8]
 8001984:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	3314      	adds	r3, #20
 800198a:	461a      	mov	r2, r3
 800198c:	68bb      	ldr	r3, [r7, #8]
 800198e:	0e5b      	lsrs	r3, r3, #25
 8001990:	009b      	lsls	r3, r3, #2
 8001992:	f003 0304 	and.w	r3, r3, #4
 8001996:	4413      	add	r3, r2
 8001998:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 800199a:	697b      	ldr	r3, [r7, #20]
 800199c:	681a      	ldr	r2, [r3, #0]
 800199e:	68bb      	ldr	r3, [r7, #8]
 80019a0:	0d1b      	lsrs	r3, r3, #20
 80019a2:	f003 031f 	and.w	r3, r3, #31
 80019a6:	2107      	movs	r1, #7
 80019a8:	fa01 f303 	lsl.w	r3, r1, r3
 80019ac:	43db      	mvns	r3, r3
 80019ae:	401a      	ands	r2, r3
 80019b0:	68bb      	ldr	r3, [r7, #8]
 80019b2:	0d1b      	lsrs	r3, r3, #20
 80019b4:	f003 031f 	and.w	r3, r3, #31
 80019b8:	6879      	ldr	r1, [r7, #4]
 80019ba:	fa01 f303 	lsl.w	r3, r1, r3
 80019be:	431a      	orrs	r2, r3
 80019c0:	697b      	ldr	r3, [r7, #20]
 80019c2:	601a      	str	r2, [r3, #0]
}
 80019c4:	bf00      	nop
 80019c6:	371c      	adds	r7, #28
 80019c8:	46bd      	mov	sp, r7
 80019ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ce:	4770      	bx	lr

080019d0 <LL_ADC_SetChannelSingleDiff>:
{
 80019d0:	b480      	push	{r7}
 80019d2:	b085      	sub	sp, #20
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	60f8      	str	r0, [r7, #12]
 80019d8:	60b9      	str	r1, [r7, #8]
 80019da:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->DIFSEL,
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80019e2:	68bb      	ldr	r3, [r7, #8]
 80019e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80019e8:	43db      	mvns	r3, r3
 80019ea:	401a      	ands	r2, r3
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	f003 0318 	and.w	r3, r3, #24
 80019f2:	4908      	ldr	r1, [pc, #32]	@ (8001a14 <LL_ADC_SetChannelSingleDiff+0x44>)
 80019f4:	40d9      	lsrs	r1, r3
 80019f6:	68bb      	ldr	r3, [r7, #8]
 80019f8:	400b      	ands	r3, r1
 80019fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80019fe:	431a      	orrs	r2, r3
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
}
 8001a06:	bf00      	nop
 8001a08:	3714      	adds	r7, #20
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a10:	4770      	bx	lr
 8001a12:	bf00      	nop
 8001a14:	0007ffff 	.word	0x0007ffff

08001a18 <LL_ADC_IsEnabled>:
{
 8001a18:	b480      	push	{r7}
 8001a1a:	b083      	sub	sp, #12
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	689b      	ldr	r3, [r3, #8]
 8001a24:	f003 0301 	and.w	r3, r3, #1
 8001a28:	2b01      	cmp	r3, #1
 8001a2a:	d101      	bne.n	8001a30 <LL_ADC_IsEnabled+0x18>
 8001a2c:	2301      	movs	r3, #1
 8001a2e:	e000      	b.n	8001a32 <LL_ADC_IsEnabled+0x1a>
 8001a30:	2300      	movs	r3, #0
}
 8001a32:	4618      	mov	r0, r3
 8001a34:	370c      	adds	r7, #12
 8001a36:	46bd      	mov	sp, r7
 8001a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3c:	4770      	bx	lr

08001a3e <LL_ADC_StartCalibration>:
{
 8001a3e:	b480      	push	{r7}
 8001a40:	b083      	sub	sp, #12
 8001a42:	af00      	add	r7, sp, #0
 8001a44:	6078      	str	r0, [r7, #4]
 8001a46:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	689b      	ldr	r3, [r3, #8]
 8001a4c:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8001a50:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001a54:	683a      	ldr	r2, [r7, #0]
 8001a56:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8001a5a:	4313      	orrs	r3, r2
 8001a5c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	609a      	str	r2, [r3, #8]
}
 8001a64:	bf00      	nop
 8001a66:	370c      	adds	r7, #12
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a6e:	4770      	bx	lr

08001a70 <LL_ADC_IsCalibrationOnGoing>:
{
 8001a70:	b480      	push	{r7}
 8001a72:	b083      	sub	sp, #12
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	689b      	ldr	r3, [r3, #8]
 8001a7c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8001a80:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8001a84:	d101      	bne.n	8001a8a <LL_ADC_IsCalibrationOnGoing+0x1a>
 8001a86:	2301      	movs	r3, #1
 8001a88:	e000      	b.n	8001a8c <LL_ADC_IsCalibrationOnGoing+0x1c>
 8001a8a:	2300      	movs	r3, #0
}
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	370c      	adds	r7, #12
 8001a90:	46bd      	mov	sp, r7
 8001a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a96:	4770      	bx	lr

08001a98 <LL_ADC_REG_IsConversionOngoing>:
{
 8001a98:	b480      	push	{r7}
 8001a9a:	b083      	sub	sp, #12
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	689b      	ldr	r3, [r3, #8]
 8001aa4:	f003 0304 	and.w	r3, r3, #4
 8001aa8:	2b04      	cmp	r3, #4
 8001aaa:	d101      	bne.n	8001ab0 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001aac:	2301      	movs	r3, #1
 8001aae:	e000      	b.n	8001ab2 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001ab0:	2300      	movs	r3, #0
}
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	370c      	adds	r7, #12
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001abc:	4770      	bx	lr

08001abe <LL_ADC_INJ_IsConversionOngoing>:
{
 8001abe:	b480      	push	{r7}
 8001ac0:	b083      	sub	sp, #12
 8001ac2:	af00      	add	r7, sp, #0
 8001ac4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	689b      	ldr	r3, [r3, #8]
 8001aca:	f003 0308 	and.w	r3, r3, #8
 8001ace:	2b08      	cmp	r3, #8
 8001ad0:	d101      	bne.n	8001ad6 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001ad2:	2301      	movs	r3, #1
 8001ad4:	e000      	b.n	8001ad8 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001ad6:	2300      	movs	r3, #0
}
 8001ad8:	4618      	mov	r0, r3
 8001ada:	370c      	adds	r7, #12
 8001adc:	46bd      	mov	sp, r7
 8001ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae2:	4770      	bx	lr

08001ae4 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b084      	sub	sp, #16
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
 8001aec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8001aee:	2300      	movs	r3, #0
 8001af0:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8001af8:	2b01      	cmp	r3, #1
 8001afa:	d101      	bne.n	8001b00 <HAL_ADCEx_Calibration_Start+0x1c>
 8001afc:	2302      	movs	r3, #2
 8001afe:	e04d      	b.n	8001b9c <HAL_ADCEx_Calibration_Start+0xb8>
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	2201      	movs	r2, #1
 8001b04:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8001b08:	6878      	ldr	r0, [r7, #4]
 8001b0a:	f7ff fe39 	bl	8001780 <ADC_Disable>
 8001b0e:	4603      	mov	r3, r0
 8001b10:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8001b12:	7bfb      	ldrb	r3, [r7, #15]
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d136      	bne.n	8001b86 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b1c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001b20:	f023 0302 	bic.w	r3, r3, #2
 8001b24:	f043 0202 	orr.w	r2, r3, #2
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	659a      	str	r2, [r3, #88]	@ 0x58
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	6839      	ldr	r1, [r7, #0]
 8001b32:	4618      	mov	r0, r3
 8001b34:	f7ff ff83 	bl	8001a3e <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8001b38:	e014      	b.n	8001b64 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8001b3a:	68bb      	ldr	r3, [r7, #8]
 8001b3c:	3301      	adds	r3, #1
 8001b3e:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8001b40:	68bb      	ldr	r3, [r7, #8]
 8001b42:	f5b3 2f91 	cmp.w	r3, #296960	@ 0x48800
 8001b46:	d30d      	bcc.n	8001b64 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b4c:	f023 0312 	bic.w	r3, r3, #18
 8001b50:	f043 0210 	orr.w	r2, r3, #16
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	659a      	str	r2, [r3, #88]	@ 0x58
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        return HAL_ERROR;
 8001b60:	2301      	movs	r3, #1
 8001b62:	e01b      	b.n	8001b9c <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	4618      	mov	r0, r3
 8001b6a:	f7ff ff81 	bl	8001a70 <LL_ADC_IsCalibrationOnGoing>
 8001b6e:	4603      	mov	r3, r0
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d1e2      	bne.n	8001b3a <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b78:	f023 0303 	bic.w	r3, r3, #3
 8001b7c:	f043 0201 	orr.w	r2, r3, #1
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	659a      	str	r2, [r3, #88]	@ 0x58
 8001b84:	e005      	b.n	8001b92 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b8a:	f043 0210 	orr.w	r2, r3, #16
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	2200      	movs	r2, #0
 8001b96:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8001b9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	3710      	adds	r7, #16
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	bd80      	pop	{r7, pc}

08001ba4 <HAL_ADCEx_InjectedConfigChannel>:
  *         injected group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef *hadc,
                                                  const ADC_InjectionConfTypeDef *pConfigInjected)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b0b6      	sub	sp, #216	@ 0xd8
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
 8001bac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmp_offset_shifted;
  uint32_t tmp_config_internal_channel;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0;
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	60bb      	str	r3, [r7, #8]

  uint32_t tmp_jsqr_context_queue_being_built = 0U;
 8001bb8:	2300      	movs	r3, #0
 8001bba:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfigInjected->InjectedChannel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8001bc4:	2b01      	cmp	r3, #1
 8001bc6:	d102      	bne.n	8001bce <HAL_ADCEx_InjectedConfigChannel+0x2a>
 8001bc8:	2302      	movs	r3, #2
 8001bca:	f000 bc90 	b.w	80024ee <HAL_ADCEx_InjectedConfigChannel+0x94a>
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	2201      	movs	r2, #1
 8001bd2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /*      injected channel rank. It is entered into queue only when all       */
  /*      injected ranks have been set.                                       */
  /*   Note: Scan mode is not present by hardware on this device, but used    */
  /*   by software for alignment over all STM32 devices.                      */

  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	691b      	ldr	r3, [r3, #16]
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d003      	beq.n	8001be6 <HAL_ADCEx_InjectedConfigChannel+0x42>
      (pConfigInjected->InjectedNbrOfConversion == 1U))
 8001bde:	683b      	ldr	r3, [r7, #0]
 8001be0:	699b      	ldr	r3, [r3, #24]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8001be2:	2b01      	cmp	r3, #1
 8001be4:	d130      	bne.n	8001c48 <HAL_ADCEx_InjectedConfigChannel+0xa4>
    /*    (scan mode disabled, only rank 1 used)                              */
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - channel set to rank 1 (scan mode disabled, only rank 1 can be used) */

    if (pConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8001be6:	683b      	ldr	r3, [r7, #0]
 8001be8:	685b      	ldr	r3, [r3, #4]
 8001bea:	2b08      	cmp	r3, #8
 8001bec:	d179      	bne.n	8001ce2 <HAL_ADCEx_InjectedConfigChannel+0x13e>
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8001bee:	683b      	ldr	r3, [r7, #0]
 8001bf0:	6a1b      	ldr	r3, [r3, #32]
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d010      	beq.n	8001c18 <HAL_ADCEx_InjectedConfigChannel+0x74>
      {
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8001bf6:	683b      	ldr	r3, [r7, #0]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	0e9b      	lsrs	r3, r3, #26
 8001bfc:	021b      	lsls	r3, r3, #8
 8001bfe:	f403 52f8 	and.w	r2, r3, #7936	@ 0x1f00
                                              | (pConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 8001c02:	683b      	ldr	r3, [r7, #0]
 8001c04:	6a1b      	ldr	r3, [r3, #32]
 8001c06:	f003 033c 	and.w	r3, r3, #60	@ 0x3c
 8001c0a:	431a      	orrs	r2, r3
                                              | pConfigInjected->ExternalTrigInjecConvEdge
 8001c0c:	683b      	ldr	r3, [r7, #0]
 8001c0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8001c10:	4313      	orrs	r3, r2
 8001c12:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8001c16:	e007      	b.n	8001c28 <HAL_ADCEx_InjectedConfigChannel+0x84>
                                             );
      }
      else
      {
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1));
 8001c18:	683b      	ldr	r3, [r7, #0]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	0e9b      	lsrs	r3, r3, #26
 8001c1e:	021b      	lsls	r3, r3, #8
 8001c20:	f403 53f8 	and.w	r3, r3, #7936	@ 0x1f00
 8001c24:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
      }

      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, tmp_jsqr_context_queue_being_built);
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001c2e:	4b96      	ldr	r3, [pc, #600]	@ (8001e88 <HAL_ADCEx_InjectedConfigChannel+0x2e4>)
 8001c30:	4013      	ands	r3, r2
 8001c32:	687a      	ldr	r2, [r7, #4]
 8001c34:	6812      	ldr	r2, [r2, #0]
 8001c36:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8001c3a:	430b      	orrs	r3, r1
 8001c3c:	64d3      	str	r3, [r2, #76]	@ 0x4c
      /* For debug and informative reasons, hadc handle saves JSQR setting */
      hadc->InjectionConfig.ContextQueue = tmp_jsqr_context_queue_being_built;
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8001c44:	661a      	str	r2, [r3, #96]	@ 0x60
    if (pConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8001c46:	e04c      	b.n	8001ce2 <HAL_ADCEx_InjectedConfigChannel+0x13e>
    /* 1. Start new context and set parameters related to all injected        */
    /*    channels: injected sequence length and trigger.                     */

    /* if hadc->InjectionConfig.ChannelCount is equal to 0, this is the first */
    /*   call of the context under setting                                    */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d11d      	bne.n	8001c8c <HAL_ADCEx_InjectedConfigChannel+0xe8>
    {
      /* Initialize number of channels that will be configured on the context */
      /*  being built                                                         */
      hadc->InjectionConfig.ChannelCount = pConfigInjected->InjectedNbrOfConversion;
 8001c50:	683b      	ldr	r3, [r7, #0]
 8001c52:	699a      	ldr	r2, [r3, #24]
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	665a      	str	r2, [r3, #100]	@ 0x64
      /* Handle hadc saves the context under build up over each HAL_ADCEx_InjectedConfigChannel()
         call, this context will be written in JSQR register at the last call.
         At this point, the context is merely reset  */
      hadc->InjectionConfig.ContextQueue = 0x00000000U;
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	661a      	str	r2, [r3, #96]	@ 0x60
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8001c5e:	683b      	ldr	r3, [r7, #0]
 8001c60:	6a1b      	ldr	r3, [r3, #32]
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d00d      	beq.n	8001c82 <HAL_ADCEx_InjectedConfigChannel+0xde>
      {
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U)
 8001c66:	683b      	ldr	r3, [r7, #0]
 8001c68:	699b      	ldr	r3, [r3, #24]
 8001c6a:	1e5a      	subs	r2, r3, #1
                                              | (pConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 8001c6c:	683b      	ldr	r3, [r7, #0]
 8001c6e:	6a1b      	ldr	r3, [r3, #32]
 8001c70:	f003 033c 	and.w	r3, r3, #60	@ 0x3c
 8001c74:	431a      	orrs	r2, r3
                                              | pConfigInjected->ExternalTrigInjecConvEdge
 8001c76:	683b      	ldr	r3, [r7, #0]
 8001c78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U)
 8001c7a:	4313      	orrs	r3, r2
 8001c7c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8001c80:	e004      	b.n	8001c8c <HAL_ADCEx_InjectedConfigChannel+0xe8>
                                             );
      }
      else
      {
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U));
 8001c82:	683b      	ldr	r3, [r7, #0]
 8001c84:	699b      	ldr	r3, [r3, #24]
 8001c86:	3b01      	subs	r3, #1
 8001c88:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /*    related to each channel: channel rank sequence                    */
    /* Clear the old JSQx bits for the selected rank */
    tmp_jsqr_context_queue_being_built &= ~ADC_JSQR_RK(ADC_SQR3_SQ10, pConfigInjected->InjectedRank);

    /* Set the JSQx bits for the selected rank */
    tmp_jsqr_context_queue_being_built |= ADC_JSQR_RK(pConfigInjected->InjectedChannel, pConfigInjected->InjectedRank);
 8001c8c:	683b      	ldr	r3, [r7, #0]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	0e9b      	lsrs	r3, r3, #26
 8001c92:	f003 021f 	and.w	r2, r3, #31
 8001c96:	683b      	ldr	r3, [r7, #0]
 8001c98:	685b      	ldr	r3, [r3, #4]
 8001c9a:	f003 031f 	and.w	r3, r3, #31
 8001c9e:	fa02 f303 	lsl.w	r3, r2, r3
 8001ca2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8001ca6:	4313      	orrs	r3, r2
 8001ca8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0

    /* Decrease channel count  */
    hadc->InjectionConfig.ChannelCount--;
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001cb0:	1e5a      	subs	r2, r3, #1
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	665a      	str	r2, [r3, #100]	@ 0x64

    /* 3. tmp_jsqr_context_queue_being_built is fully built for this HAL_ADCEx_InjectedConfigChannel()
          call, aggregate the setting to those already built during the previous
          HAL_ADCEx_InjectedConfigChannel() calls (for the same context of course)  */
    hadc->InjectionConfig.ContextQueue |= tmp_jsqr_context_queue_being_built;
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001cba:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8001cbe:	431a      	orrs	r2, r3
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	661a      	str	r2, [r3, #96]	@ 0x60

    /* 4. End of context setting: if this is the last channel set, then write context
        into register JSQR and make it enter into queue                   */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d10a      	bne.n	8001ce2 <HAL_ADCEx_InjectedConfigChannel+0x13e>
    {
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001cd2:	4b6d      	ldr	r3, [pc, #436]	@ (8001e88 <HAL_ADCEx_InjectedConfigChannel+0x2e4>)
 8001cd4:	4013      	ands	r3, r2
 8001cd6:	687a      	ldr	r2, [r7, #4]
 8001cd8:	6e11      	ldr	r1, [r2, #96]	@ 0x60
 8001cda:	687a      	ldr	r2, [r7, #4]
 8001cdc:	6812      	ldr	r2, [r2, #0]
 8001cde:	430b      	orrs	r3, r1
 8001ce0:	64d3      	str	r3, [r2, #76]	@ 0x4c
  /* conversion on going on injected group:                                   */
  /*  - Injected context queue: Queue disable (active context is kept) or     */
  /*    enable (context decremented, up to 2 contexts queued)                 */
  /*  - Injected discontinuous mode: can be enabled only if auto-injected     */
  /*    mode is disabled.                                                     */
  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	f7ff fee9 	bl	8001abe <LL_ADC_INJ_IsConversionOngoing>
 8001cec:	4603      	mov	r3, r0
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d120      	bne.n	8001d34 <HAL_ADCEx_InjectedConfigChannel+0x190>
  {
    /* If auto-injected mode is disabled: no constraint                       */
    if (pConfigInjected->AutoInjectedConv == DISABLE)
 8001cf2:	683b      	ldr	r3, [r7, #0]
 8001cf4:	7f5b      	ldrb	r3, [r3, #29]
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d110      	bne.n	8001d1c <HAL_ADCEx_InjectedConfigChannel+0x178>
    {
      MODIFY_REG(hadc->Instance->CFGR,
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	68db      	ldr	r3, [r3, #12]
 8001d00:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8001d04:	683b      	ldr	r3, [r7, #0]
 8001d06:	7f9b      	ldrb	r3, [r3, #30]
 8001d08:	055a      	lsls	r2, r3, #21
 8001d0a:	683b      	ldr	r3, [r7, #0]
 8001d0c:	7f1b      	ldrb	r3, [r3, #28]
 8001d0e:	051b      	lsls	r3, r3, #20
 8001d10:	431a      	orrs	r2, r3
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	430a      	orrs	r2, r1
 8001d18:	60da      	str	r2, [r3, #12]
 8001d1a:	e00b      	b.n	8001d34 <HAL_ADCEx_InjectedConfigChannel+0x190>
    }
    /* If auto-injected mode is enabled: Injected discontinuous setting is    */
    /* discarded.                                                             */
    else
    {
      MODIFY_REG(hadc->Instance->CFGR,
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	68db      	ldr	r3, [r3, #12]
 8001d22:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8001d26:	683b      	ldr	r3, [r7, #0]
 8001d28:	7f9b      	ldrb	r3, [r3, #30]
 8001d2a:	055a      	lsls	r2, r3, #21
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	430a      	orrs	r2, r1
 8001d32:	60da      	str	r2, [r3, #12]
  /* conversion on going on regular and injected groups:                      */
  /*  - Automatic injected conversion: can be enabled if injected group       */
  /*    external triggers are disabled.                                       */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	4618      	mov	r0, r3
 8001d3a:	f7ff fead 	bl	8001a98 <LL_ADC_REG_IsConversionOngoing>
 8001d3e:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	4618      	mov	r0, r3
 8001d48:	f7ff feb9 	bl	8001abe <LL_ADC_INJ_IsConversionOngoing>
 8001d4c:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8

  if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001d50:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	f040 8213 	bne.w	8002180 <HAL_ADCEx_InjectedConfigChannel+0x5dc>
      && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001d5a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	f040 820e 	bne.w	8002180 <HAL_ADCEx_InjectedConfigChannel+0x5dc>
     )
  {
    /* If injected group external triggers are disabled (set to injected      */
    /* software start): no constraint                                         */
    if ((pConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 8001d64:	683b      	ldr	r3, [r7, #0]
 8001d66:	6a1b      	ldr	r3, [r3, #32]
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d003      	beq.n	8001d74 <HAL_ADCEx_InjectedConfigChannel+0x1d0>
        || (pConfigInjected->ExternalTrigInjecConvEdge == ADC_EXTERNALTRIGINJECCONV_EDGE_NONE))
 8001d6c:	683b      	ldr	r3, [r7, #0]
 8001d6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d115      	bne.n	8001da0 <HAL_ADCEx_InjectedConfigChannel+0x1fc>
    {
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 8001d74:	683b      	ldr	r3, [r7, #0]
 8001d76:	7f5b      	ldrb	r3, [r3, #29]
 8001d78:	2b01      	cmp	r3, #1
 8001d7a:	d108      	bne.n	8001d8e <HAL_ADCEx_InjectedConfigChannel+0x1ea>
      {
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	68da      	ldr	r2, [r3, #12]
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	f042 7200 	orr.w	r2, r2, #33554432	@ 0x2000000
 8001d8a:	60da      	str	r2, [r3, #12]
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 8001d8c:	e01e      	b.n	8001dcc <HAL_ADCEx_InjectedConfigChannel+0x228>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	68da      	ldr	r2, [r3, #12]
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 8001d9c:	60da      	str	r2, [r3, #12]
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 8001d9e:	e015      	b.n	8001dcc <HAL_ADCEx_InjectedConfigChannel+0x228>
    }
    /* If Automatic injected conversion was intended to be set and could not  */
    /* due to injected group external triggers enabled, error is reported.    */
    else
    {
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 8001da0:	683b      	ldr	r3, [r7, #0]
 8001da2:	7f5b      	ldrb	r3, [r3, #29]
 8001da4:	2b01      	cmp	r3, #1
 8001da6:	d109      	bne.n	8001dbc <HAL_ADCEx_InjectedConfigChannel+0x218>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dac:	f043 0220 	orr.w	r2, r3, #32
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	659a      	str	r2, [r3, #88]	@ 0x58

        tmp_hal_status = HAL_ERROR;
 8001db4:	2301      	movs	r3, #1
 8001db6:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8001dba:	e007      	b.n	8001dcc <HAL_ADCEx_InjectedConfigChannel+0x228>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	68da      	ldr	r2, [r3, #12]
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 8001dca:	60da      	str	r2, [r3, #12]
      }
    }

    if (pConfigInjected->InjecOversamplingMode == ENABLE)
 8001dcc:	683b      	ldr	r3, [r7, #0]
 8001dce:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8001dd2:	2b01      	cmp	r3, #1
 8001dd4:	d110      	bne.n	8001df8 <HAL_ADCEx_InjectedConfigChannel+0x254>
      /* Configuration of Injected Oversampler:                                 */
      /*  - Oversampling Ratio                                                  */
      /*  - Right bit shift                                                     */

      /* Enable OverSampling mode */
      MODIFY_REG(hadc->Instance->CFGR2,
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	691b      	ldr	r3, [r3, #16]
 8001ddc:	f423 72ff 	bic.w	r2, r3, #510	@ 0x1fe
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001de4:	683b      	ldr	r3, [r7, #0]
 8001de6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001de8:	430b      	orrs	r3, r1
 8001dea:	431a      	orrs	r2, r3
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	f042 0202 	orr.w	r2, r2, #2
 8001df4:	611a      	str	r2, [r3, #16]
 8001df6:	e007      	b.n	8001e08 <HAL_ADCEx_InjectedConfigChannel+0x264>
                );
    }
    else
    {
      /* Disable Regular OverSampling */
      CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_JOVSE);
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	691a      	ldr	r2, [r3, #16]
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	f022 0202 	bic.w	r2, r2, #2
 8001e06:	611a      	str	r2, [r3, #16]
    }

#if defined(ADC_SMPR1_SMPPLUS)
    /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
    if (pConfigInjected->InjectedSamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8001e08:	683b      	ldr	r3, [r7, #0]
 8001e0a:	689b      	ldr	r3, [r3, #8]
 8001e0c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8001e10:	d10f      	bne.n	8001e32 <HAL_ADCEx_InjectedConfigChannel+0x28e>
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfigInjected->InjectedChannel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	6818      	ldr	r0, [r3, #0]
 8001e16:	683b      	ldr	r3, [r7, #0]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	4619      	mov	r1, r3
 8001e1e:	f7ff fdac 	bl	800197a <LL_ADC_SetChannelSamplingTime>

      /* Set ADC sampling time common configuration */
      LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	f7ff fd7d 	bl	800192a <LL_ADC_SetSamplingTimeCommonConfig>
 8001e30:	e00e      	b.n	8001e50 <HAL_ADCEx_InjectedConfigChannel+0x2ac>
    }
    else
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfigInjected->InjectedChannel,
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	6818      	ldr	r0, [r3, #0]
 8001e36:	683b      	ldr	r3, [r7, #0]
 8001e38:	6819      	ldr	r1, [r3, #0]
                                    pConfigInjected->InjectedSamplingTime);
 8001e3a:	683b      	ldr	r3, [r7, #0]
 8001e3c:	689b      	ldr	r3, [r3, #8]
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfigInjected->InjectedChannel,
 8001e3e:	461a      	mov	r2, r3
 8001e40:	f7ff fd9b 	bl	800197a <LL_ADC_SetChannelSamplingTime>

      /* Set ADC sampling time common configuration */
      LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	2100      	movs	r1, #0
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	f7ff fd6d 	bl	800192a <LL_ADC_SetSamplingTimeCommonConfig>

    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset with respect to the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
    tmp_offset_shifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, pConfigInjected->InjectedOffset);
 8001e50:	683b      	ldr	r3, [r7, #0]
 8001e52:	695a      	ldr	r2, [r3, #20]
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	68db      	ldr	r3, [r3, #12]
 8001e5a:	08db      	lsrs	r3, r3, #3
 8001e5c:	f003 0303 	and.w	r3, r3, #3
 8001e60:	005b      	lsls	r3, r3, #1
 8001e62:	fa02 f303 	lsl.w	r3, r2, r3
 8001e66:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

    if (pConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 8001e6a:	683b      	ldr	r3, [r7, #0]
 8001e6c:	691b      	ldr	r3, [r3, #16]
 8001e6e:	2b04      	cmp	r3, #4
 8001e70:	d00c      	beq.n	8001e8c <HAL_ADCEx_InjectedConfigChannel+0x2e8>
    {
      /* Set ADC selected offset number */
      LL_ADC_SetOffset(hadc->Instance, pConfigInjected->InjectedOffsetNumber, pConfigInjected->InjectedChannel,
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	6818      	ldr	r0, [r3, #0]
 8001e76:	683b      	ldr	r3, [r7, #0]
 8001e78:	6919      	ldr	r1, [r3, #16]
 8001e7a:	683b      	ldr	r3, [r7, #0]
 8001e7c:	681a      	ldr	r2, [r3, #0]
 8001e7e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001e82:	f7ff fcfd 	bl	8001880 <LL_ADC_SetOffset>
 8001e86:	e17b      	b.n	8002180 <HAL_ADCEx_InjectedConfigChannel+0x5dc>
 8001e88:	82082000 	.word	0x82082000
    }
    else
    {
      /* Scan each offset register to check if the selected channel is targeted. */
      /* If this is the case, the corresponding offset number is disabled.       */
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	2100      	movs	r1, #0
 8001e92:	4618      	mov	r0, r3
 8001e94:	f7ff fd18 	bl	80018c8 <LL_ADC_GetOffsetChannel>
 8001e98:	4603      	mov	r3, r0
 8001e9a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d10a      	bne.n	8001eb8 <HAL_ADCEx_InjectedConfigChannel+0x314>
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	2100      	movs	r1, #0
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	f7ff fd0d 	bl	80018c8 <LL_ADC_GetOffsetChannel>
 8001eae:	4603      	mov	r3, r0
 8001eb0:	0e9b      	lsrs	r3, r3, #26
 8001eb2:	f003 021f 	and.w	r2, r3, #31
 8001eb6:	e01e      	b.n	8001ef6 <HAL_ADCEx_InjectedConfigChannel+0x352>
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	2100      	movs	r1, #0
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	f7ff fd02 	bl	80018c8 <LL_ADC_GetOffsetChannel>
 8001ec4:	4603      	mov	r3, r0
 8001ec6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001eca:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001ece:	fa93 f3a3 	rbit	r3, r3
 8001ed2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  return result;
 8001ed6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001eda:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8001ede:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d101      	bne.n	8001eea <HAL_ADCEx_InjectedConfigChannel+0x346>
    return 32U;
 8001ee6:	2320      	movs	r3, #32
 8001ee8:	e004      	b.n	8001ef4 <HAL_ADCEx_InjectedConfigChannel+0x350>
  return __builtin_clz(value);
 8001eea:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001eee:	fab3 f383 	clz	r3, r3
 8001ef2:	b2db      	uxtb	r3, r3
 8001ef4:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8001ef6:	683b      	ldr	r3, [r7, #0]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d105      	bne.n	8001f0e <HAL_ADCEx_InjectedConfigChannel+0x36a>
 8001f02:	683b      	ldr	r3, [r7, #0]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	0e9b      	lsrs	r3, r3, #26
 8001f08:	f003 031f 	and.w	r3, r3, #31
 8001f0c:	e018      	b.n	8001f40 <HAL_ADCEx_InjectedConfigChannel+0x39c>
 8001f0e:	683b      	ldr	r3, [r7, #0]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f16:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001f1a:	fa93 f3a3 	rbit	r3, r3
 8001f1e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8001f22:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001f26:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  if (value == 0U)
 8001f2a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d101      	bne.n	8001f36 <HAL_ADCEx_InjectedConfigChannel+0x392>
    return 32U;
 8001f32:	2320      	movs	r3, #32
 8001f34:	e004      	b.n	8001f40 <HAL_ADCEx_InjectedConfigChannel+0x39c>
  return __builtin_clz(value);
 8001f36:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001f3a:	fab3 f383 	clz	r3, r3
 8001f3e:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001f40:	429a      	cmp	r2, r3
 8001f42:	d106      	bne.n	8001f52 <HAL_ADCEx_InjectedConfigChannel+0x3ae>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	2200      	movs	r2, #0
 8001f4a:	2100      	movs	r1, #0
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	f7ff fcd1 	bl	80018f4 <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	2101      	movs	r1, #1
 8001f58:	4618      	mov	r0, r3
 8001f5a:	f7ff fcb5 	bl	80018c8 <LL_ADC_GetOffsetChannel>
 8001f5e:	4603      	mov	r3, r0
 8001f60:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d10a      	bne.n	8001f7e <HAL_ADCEx_InjectedConfigChannel+0x3da>
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	2101      	movs	r1, #1
 8001f6e:	4618      	mov	r0, r3
 8001f70:	f7ff fcaa 	bl	80018c8 <LL_ADC_GetOffsetChannel>
 8001f74:	4603      	mov	r3, r0
 8001f76:	0e9b      	lsrs	r3, r3, #26
 8001f78:	f003 021f 	and.w	r2, r3, #31
 8001f7c:	e01e      	b.n	8001fbc <HAL_ADCEx_InjectedConfigChannel+0x418>
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	2101      	movs	r1, #1
 8001f84:	4618      	mov	r0, r3
 8001f86:	f7ff fc9f 	bl	80018c8 <LL_ADC_GetOffsetChannel>
 8001f8a:	4603      	mov	r3, r0
 8001f8c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f90:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001f94:	fa93 f3a3 	rbit	r3, r3
 8001f98:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8001f9c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001fa0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8001fa4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d101      	bne.n	8001fb0 <HAL_ADCEx_InjectedConfigChannel+0x40c>
    return 32U;
 8001fac:	2320      	movs	r3, #32
 8001fae:	e004      	b.n	8001fba <HAL_ADCEx_InjectedConfigChannel+0x416>
  return __builtin_clz(value);
 8001fb0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001fb4:	fab3 f383 	clz	r3, r3
 8001fb8:	b2db      	uxtb	r3, r3
 8001fba:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8001fbc:	683b      	ldr	r3, [r7, #0]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d105      	bne.n	8001fd4 <HAL_ADCEx_InjectedConfigChannel+0x430>
 8001fc8:	683b      	ldr	r3, [r7, #0]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	0e9b      	lsrs	r3, r3, #26
 8001fce:	f003 031f 	and.w	r3, r3, #31
 8001fd2:	e018      	b.n	8002006 <HAL_ADCEx_InjectedConfigChannel+0x462>
 8001fd4:	683b      	ldr	r3, [r7, #0]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fdc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001fe0:	fa93 f3a3 	rbit	r3, r3
 8001fe4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8001fe8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001fec:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8001ff0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d101      	bne.n	8001ffc <HAL_ADCEx_InjectedConfigChannel+0x458>
    return 32U;
 8001ff8:	2320      	movs	r3, #32
 8001ffa:	e004      	b.n	8002006 <HAL_ADCEx_InjectedConfigChannel+0x462>
  return __builtin_clz(value);
 8001ffc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002000:	fab3 f383 	clz	r3, r3
 8002004:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002006:	429a      	cmp	r2, r3
 8002008:	d106      	bne.n	8002018 <HAL_ADCEx_InjectedConfigChannel+0x474>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	2200      	movs	r2, #0
 8002010:	2101      	movs	r1, #1
 8002012:	4618      	mov	r0, r3
 8002014:	f7ff fc6e 	bl	80018f4 <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	2102      	movs	r1, #2
 800201e:	4618      	mov	r0, r3
 8002020:	f7ff fc52 	bl	80018c8 <LL_ADC_GetOffsetChannel>
 8002024:	4603      	mov	r3, r0
 8002026:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800202a:	2b00      	cmp	r3, #0
 800202c:	d10a      	bne.n	8002044 <HAL_ADCEx_InjectedConfigChannel+0x4a0>
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	2102      	movs	r1, #2
 8002034:	4618      	mov	r0, r3
 8002036:	f7ff fc47 	bl	80018c8 <LL_ADC_GetOffsetChannel>
 800203a:	4603      	mov	r3, r0
 800203c:	0e9b      	lsrs	r3, r3, #26
 800203e:	f003 021f 	and.w	r2, r3, #31
 8002042:	e01e      	b.n	8002082 <HAL_ADCEx_InjectedConfigChannel+0x4de>
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	2102      	movs	r1, #2
 800204a:	4618      	mov	r0, r3
 800204c:	f7ff fc3c 	bl	80018c8 <LL_ADC_GetOffsetChannel>
 8002050:	4603      	mov	r3, r0
 8002052:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002056:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800205a:	fa93 f3a3 	rbit	r3, r3
 800205e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8002062:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002066:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 800206a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800206e:	2b00      	cmp	r3, #0
 8002070:	d101      	bne.n	8002076 <HAL_ADCEx_InjectedConfigChannel+0x4d2>
    return 32U;
 8002072:	2320      	movs	r3, #32
 8002074:	e004      	b.n	8002080 <HAL_ADCEx_InjectedConfigChannel+0x4dc>
  return __builtin_clz(value);
 8002076:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800207a:	fab3 f383 	clz	r3, r3
 800207e:	b2db      	uxtb	r3, r3
 8002080:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8002082:	683b      	ldr	r3, [r7, #0]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800208a:	2b00      	cmp	r3, #0
 800208c:	d105      	bne.n	800209a <HAL_ADCEx_InjectedConfigChannel+0x4f6>
 800208e:	683b      	ldr	r3, [r7, #0]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	0e9b      	lsrs	r3, r3, #26
 8002094:	f003 031f 	and.w	r3, r3, #31
 8002098:	e014      	b.n	80020c4 <HAL_ADCEx_InjectedConfigChannel+0x520>
 800209a:	683b      	ldr	r3, [r7, #0]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020a0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80020a2:	fa93 f3a3 	rbit	r3, r3
 80020a6:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 80020a8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80020aa:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 80020ae:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d101      	bne.n	80020ba <HAL_ADCEx_InjectedConfigChannel+0x516>
    return 32U;
 80020b6:	2320      	movs	r3, #32
 80020b8:	e004      	b.n	80020c4 <HAL_ADCEx_InjectedConfigChannel+0x520>
  return __builtin_clz(value);
 80020ba:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80020be:	fab3 f383 	clz	r3, r3
 80020c2:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80020c4:	429a      	cmp	r2, r3
 80020c6:	d106      	bne.n	80020d6 <HAL_ADCEx_InjectedConfigChannel+0x532>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	2200      	movs	r2, #0
 80020ce:	2102      	movs	r1, #2
 80020d0:	4618      	mov	r0, r3
 80020d2:	f7ff fc0f 	bl	80018f4 <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	2103      	movs	r1, #3
 80020dc:	4618      	mov	r0, r3
 80020de:	f7ff fbf3 	bl	80018c8 <LL_ADC_GetOffsetChannel>
 80020e2:	4603      	mov	r3, r0
 80020e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d10a      	bne.n	8002102 <HAL_ADCEx_InjectedConfigChannel+0x55e>
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	2103      	movs	r1, #3
 80020f2:	4618      	mov	r0, r3
 80020f4:	f7ff fbe8 	bl	80018c8 <LL_ADC_GetOffsetChannel>
 80020f8:	4603      	mov	r3, r0
 80020fa:	0e9b      	lsrs	r3, r3, #26
 80020fc:	f003 021f 	and.w	r2, r3, #31
 8002100:	e017      	b.n	8002132 <HAL_ADCEx_InjectedConfigChannel+0x58e>
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	2103      	movs	r1, #3
 8002108:	4618      	mov	r0, r3
 800210a:	f7ff fbdd 	bl	80018c8 <LL_ADC_GetOffsetChannel>
 800210e:	4603      	mov	r3, r0
 8002110:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002112:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002114:	fa93 f3a3 	rbit	r3, r3
 8002118:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 800211a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800211c:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 800211e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002120:	2b00      	cmp	r3, #0
 8002122:	d101      	bne.n	8002128 <HAL_ADCEx_InjectedConfigChannel+0x584>
    return 32U;
 8002124:	2320      	movs	r3, #32
 8002126:	e003      	b.n	8002130 <HAL_ADCEx_InjectedConfigChannel+0x58c>
  return __builtin_clz(value);
 8002128:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800212a:	fab3 f383 	clz	r3, r3
 800212e:	b2db      	uxtb	r3, r3
 8002130:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8002132:	683b      	ldr	r3, [r7, #0]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800213a:	2b00      	cmp	r3, #0
 800213c:	d105      	bne.n	800214a <HAL_ADCEx_InjectedConfigChannel+0x5a6>
 800213e:	683b      	ldr	r3, [r7, #0]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	0e9b      	lsrs	r3, r3, #26
 8002144:	f003 031f 	and.w	r3, r3, #31
 8002148:	e011      	b.n	800216e <HAL_ADCEx_InjectedConfigChannel+0x5ca>
 800214a:	683b      	ldr	r3, [r7, #0]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002150:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002152:	fa93 f3a3 	rbit	r3, r3
 8002156:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8002158:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800215a:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 800215c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800215e:	2b00      	cmp	r3, #0
 8002160:	d101      	bne.n	8002166 <HAL_ADCEx_InjectedConfigChannel+0x5c2>
    return 32U;
 8002162:	2320      	movs	r3, #32
 8002164:	e003      	b.n	800216e <HAL_ADCEx_InjectedConfigChannel+0x5ca>
  return __builtin_clz(value);
 8002166:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002168:	fab3 f383 	clz	r3, r3
 800216c:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800216e:	429a      	cmp	r2, r3
 8002170:	d106      	bne.n	8002180 <HAL_ADCEx_InjectedConfigChannel+0x5dc>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	2200      	movs	r2, #0
 8002178:	2103      	movs	r1, #3
 800217a:	4618      	mov	r0, r3
 800217c:	f7ff fbba 	bl	80018f4 <LL_ADC_SetOffsetState>
  }

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	4618      	mov	r0, r3
 8002186:	f7ff fc47 	bl	8001a18 <LL_ADC_IsEnabled>
 800218a:	4603      	mov	r3, r0
 800218c:	2b00      	cmp	r3, #0
 800218e:	f040 813f 	bne.w	8002410 <HAL_ADCEx_InjectedConfigChannel+0x86c>
  {
    /* Set mode single-ended or differential input of the selected ADC channel */
    LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfigInjected->InjectedChannel, pConfigInjected->InjectedSingleDiff);
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	6818      	ldr	r0, [r3, #0]
 8002196:	683b      	ldr	r3, [r7, #0]
 8002198:	6819      	ldr	r1, [r3, #0]
 800219a:	683b      	ldr	r3, [r7, #0]
 800219c:	68db      	ldr	r3, [r3, #12]
 800219e:	461a      	mov	r2, r3
 80021a0:	f7ff fc16 	bl	80019d0 <LL_ADC_SetChannelSingleDiff>

    /* Configuration of differential mode */
    /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
    if (pConfigInjected->InjectedSingleDiff == ADC_DIFFERENTIAL_ENDED)
 80021a4:	683b      	ldr	r3, [r7, #0]
 80021a6:	68db      	ldr	r3, [r3, #12]
 80021a8:	4a8e      	ldr	r2, [pc, #568]	@ (80023e4 <HAL_ADCEx_InjectedConfigChannel+0x840>)
 80021aa:	4293      	cmp	r3, r2
 80021ac:	f040 8130 	bne.w	8002410 <HAL_ADCEx_InjectedConfigChannel+0x86c>
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	6818      	ldr	r0, [r3, #0]
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80021b4:	683b      	ldr	r3, [r7, #0]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d10b      	bne.n	80021d8 <HAL_ADCEx_InjectedConfigChannel+0x634>
 80021c0:	683b      	ldr	r3, [r7, #0]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	0e9b      	lsrs	r3, r3, #26
 80021c6:	3301      	adds	r3, #1
 80021c8:	f003 031f 	and.w	r3, r3, #31
 80021cc:	2b09      	cmp	r3, #9
 80021ce:	bf94      	ite	ls
 80021d0:	2301      	movls	r3, #1
 80021d2:	2300      	movhi	r3, #0
 80021d4:	b2db      	uxtb	r3, r3
 80021d6:	e019      	b.n	800220c <HAL_ADCEx_InjectedConfigChannel+0x668>
 80021d8:	683b      	ldr	r3, [r7, #0]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021de:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80021e0:	fa93 f3a3 	rbit	r3, r3
 80021e4:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 80021e6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80021e8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 80021ea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d101      	bne.n	80021f4 <HAL_ADCEx_InjectedConfigChannel+0x650>
    return 32U;
 80021f0:	2320      	movs	r3, #32
 80021f2:	e003      	b.n	80021fc <HAL_ADCEx_InjectedConfigChannel+0x658>
  return __builtin_clz(value);
 80021f4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80021f6:	fab3 f383 	clz	r3, r3
 80021fa:	b2db      	uxtb	r3, r3
 80021fc:	3301      	adds	r3, #1
 80021fe:	f003 031f 	and.w	r3, r3, #31
 8002202:	2b09      	cmp	r3, #9
 8002204:	bf94      	ite	ls
 8002206:	2301      	movls	r3, #1
 8002208:	2300      	movhi	r3, #0
 800220a:	b2db      	uxtb	r3, r3
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800220c:	2b00      	cmp	r3, #0
 800220e:	d079      	beq.n	8002304 <HAL_ADCEx_InjectedConfigChannel+0x760>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002210:	683b      	ldr	r3, [r7, #0]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002218:	2b00      	cmp	r3, #0
 800221a:	d107      	bne.n	800222c <HAL_ADCEx_InjectedConfigChannel+0x688>
 800221c:	683b      	ldr	r3, [r7, #0]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	0e9b      	lsrs	r3, r3, #26
 8002222:	3301      	adds	r3, #1
 8002224:	069b      	lsls	r3, r3, #26
 8002226:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800222a:	e015      	b.n	8002258 <HAL_ADCEx_InjectedConfigChannel+0x6b4>
 800222c:	683b      	ldr	r3, [r7, #0]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002232:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002234:	fa93 f3a3 	rbit	r3, r3
 8002238:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 800223a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800223c:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 800223e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002240:	2b00      	cmp	r3, #0
 8002242:	d101      	bne.n	8002248 <HAL_ADCEx_InjectedConfigChannel+0x6a4>
    return 32U;
 8002244:	2320      	movs	r3, #32
 8002246:	e003      	b.n	8002250 <HAL_ADCEx_InjectedConfigChannel+0x6ac>
  return __builtin_clz(value);
 8002248:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800224a:	fab3 f383 	clz	r3, r3
 800224e:	b2db      	uxtb	r3, r3
 8002250:	3301      	adds	r3, #1
 8002252:	069b      	lsls	r3, r3, #26
 8002254:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002258:	683b      	ldr	r3, [r7, #0]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002260:	2b00      	cmp	r3, #0
 8002262:	d109      	bne.n	8002278 <HAL_ADCEx_InjectedConfigChannel+0x6d4>
 8002264:	683b      	ldr	r3, [r7, #0]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	0e9b      	lsrs	r3, r3, #26
 800226a:	3301      	adds	r3, #1
 800226c:	f003 031f 	and.w	r3, r3, #31
 8002270:	2101      	movs	r1, #1
 8002272:	fa01 f303 	lsl.w	r3, r1, r3
 8002276:	e017      	b.n	80022a8 <HAL_ADCEx_InjectedConfigChannel+0x704>
 8002278:	683b      	ldr	r3, [r7, #0]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800227e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002280:	fa93 f3a3 	rbit	r3, r3
 8002284:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8002286:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002288:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 800228a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800228c:	2b00      	cmp	r3, #0
 800228e:	d101      	bne.n	8002294 <HAL_ADCEx_InjectedConfigChannel+0x6f0>
    return 32U;
 8002290:	2320      	movs	r3, #32
 8002292:	e003      	b.n	800229c <HAL_ADCEx_InjectedConfigChannel+0x6f8>
  return __builtin_clz(value);
 8002294:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002296:	fab3 f383 	clz	r3, r3
 800229a:	b2db      	uxtb	r3, r3
 800229c:	3301      	adds	r3, #1
 800229e:	f003 031f 	and.w	r3, r3, #31
 80022a2:	2101      	movs	r1, #1
 80022a4:	fa01 f303 	lsl.w	r3, r1, r3
 80022a8:	ea42 0103 	orr.w	r1, r2, r3
 80022ac:	683b      	ldr	r3, [r7, #0]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d10a      	bne.n	80022ce <HAL_ADCEx_InjectedConfigChannel+0x72a>
 80022b8:	683b      	ldr	r3, [r7, #0]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	0e9b      	lsrs	r3, r3, #26
 80022be:	3301      	adds	r3, #1
 80022c0:	f003 021f 	and.w	r2, r3, #31
 80022c4:	4613      	mov	r3, r2
 80022c6:	005b      	lsls	r3, r3, #1
 80022c8:	4413      	add	r3, r2
 80022ca:	051b      	lsls	r3, r3, #20
 80022cc:	e018      	b.n	8002300 <HAL_ADCEx_InjectedConfigChannel+0x75c>
 80022ce:	683b      	ldr	r3, [r7, #0]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80022d6:	fa93 f3a3 	rbit	r3, r3
 80022da:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 80022dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022de:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 80022e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d101      	bne.n	80022ea <HAL_ADCEx_InjectedConfigChannel+0x746>
    return 32U;
 80022e6:	2320      	movs	r3, #32
 80022e8:	e003      	b.n	80022f2 <HAL_ADCEx_InjectedConfigChannel+0x74e>
  return __builtin_clz(value);
 80022ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80022ec:	fab3 f383 	clz	r3, r3
 80022f0:	b2db      	uxtb	r3, r3
 80022f2:	3301      	adds	r3, #1
 80022f4:	f003 021f 	and.w	r2, r3, #31
 80022f8:	4613      	mov	r3, r2
 80022fa:	005b      	lsls	r3, r3, #1
 80022fc:	4413      	add	r3, r2
 80022fe:	051b      	lsls	r3, r3, #20
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002300:	430b      	orrs	r3, r1
 8002302:	e080      	b.n	8002406 <HAL_ADCEx_InjectedConfigChannel+0x862>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002304:	683b      	ldr	r3, [r7, #0]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800230c:	2b00      	cmp	r3, #0
 800230e:	d107      	bne.n	8002320 <HAL_ADCEx_InjectedConfigChannel+0x77c>
 8002310:	683b      	ldr	r3, [r7, #0]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	0e9b      	lsrs	r3, r3, #26
 8002316:	3301      	adds	r3, #1
 8002318:	069b      	lsls	r3, r3, #26
 800231a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800231e:	e015      	b.n	800234c <HAL_ADCEx_InjectedConfigChannel+0x7a8>
 8002320:	683b      	ldr	r3, [r7, #0]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002326:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002328:	fa93 f3a3 	rbit	r3, r3
 800232c:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 800232e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002330:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8002332:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002334:	2b00      	cmp	r3, #0
 8002336:	d101      	bne.n	800233c <HAL_ADCEx_InjectedConfigChannel+0x798>
    return 32U;
 8002338:	2320      	movs	r3, #32
 800233a:	e003      	b.n	8002344 <HAL_ADCEx_InjectedConfigChannel+0x7a0>
  return __builtin_clz(value);
 800233c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800233e:	fab3 f383 	clz	r3, r3
 8002342:	b2db      	uxtb	r3, r3
 8002344:	3301      	adds	r3, #1
 8002346:	069b      	lsls	r3, r3, #26
 8002348:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800234c:	683b      	ldr	r3, [r7, #0]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002354:	2b00      	cmp	r3, #0
 8002356:	d109      	bne.n	800236c <HAL_ADCEx_InjectedConfigChannel+0x7c8>
 8002358:	683b      	ldr	r3, [r7, #0]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	0e9b      	lsrs	r3, r3, #26
 800235e:	3301      	adds	r3, #1
 8002360:	f003 031f 	and.w	r3, r3, #31
 8002364:	2101      	movs	r1, #1
 8002366:	fa01 f303 	lsl.w	r3, r1, r3
 800236a:	e017      	b.n	800239c <HAL_ADCEx_InjectedConfigChannel+0x7f8>
 800236c:	683b      	ldr	r3, [r7, #0]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002372:	69fb      	ldr	r3, [r7, #28]
 8002374:	fa93 f3a3 	rbit	r3, r3
 8002378:	61bb      	str	r3, [r7, #24]
  return result;
 800237a:	69bb      	ldr	r3, [r7, #24]
 800237c:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 800237e:	6a3b      	ldr	r3, [r7, #32]
 8002380:	2b00      	cmp	r3, #0
 8002382:	d101      	bne.n	8002388 <HAL_ADCEx_InjectedConfigChannel+0x7e4>
    return 32U;
 8002384:	2320      	movs	r3, #32
 8002386:	e003      	b.n	8002390 <HAL_ADCEx_InjectedConfigChannel+0x7ec>
  return __builtin_clz(value);
 8002388:	6a3b      	ldr	r3, [r7, #32]
 800238a:	fab3 f383 	clz	r3, r3
 800238e:	b2db      	uxtb	r3, r3
 8002390:	3301      	adds	r3, #1
 8002392:	f003 031f 	and.w	r3, r3, #31
 8002396:	2101      	movs	r1, #1
 8002398:	fa01 f303 	lsl.w	r3, r1, r3
 800239c:	ea42 0103 	orr.w	r1, r2, r3
 80023a0:	683b      	ldr	r3, [r7, #0]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d10d      	bne.n	80023c8 <HAL_ADCEx_InjectedConfigChannel+0x824>
 80023ac:	683b      	ldr	r3, [r7, #0]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	0e9b      	lsrs	r3, r3, #26
 80023b2:	3301      	adds	r3, #1
 80023b4:	f003 021f 	and.w	r2, r3, #31
 80023b8:	4613      	mov	r3, r2
 80023ba:	005b      	lsls	r3, r3, #1
 80023bc:	4413      	add	r3, r2
 80023be:	3b1e      	subs	r3, #30
 80023c0:	051b      	lsls	r3, r3, #20
 80023c2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80023c6:	e01d      	b.n	8002404 <HAL_ADCEx_InjectedConfigChannel+0x860>
 80023c8:	683b      	ldr	r3, [r7, #0]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023ce:	693b      	ldr	r3, [r7, #16]
 80023d0:	fa93 f3a3 	rbit	r3, r3
 80023d4:	60fb      	str	r3, [r7, #12]
  return result;
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80023da:	697b      	ldr	r3, [r7, #20]
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d103      	bne.n	80023e8 <HAL_ADCEx_InjectedConfigChannel+0x844>
    return 32U;
 80023e0:	2320      	movs	r3, #32
 80023e2:	e005      	b.n	80023f0 <HAL_ADCEx_InjectedConfigChannel+0x84c>
 80023e4:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80023e8:	697b      	ldr	r3, [r7, #20]
 80023ea:	fab3 f383 	clz	r3, r3
 80023ee:	b2db      	uxtb	r3, r3
 80023f0:	3301      	adds	r3, #1
 80023f2:	f003 021f 	and.w	r2, r3, #31
 80023f6:	4613      	mov	r3, r2
 80023f8:	005b      	lsls	r3, r3, #1
 80023fa:	4413      	add	r3, r2
 80023fc:	3b1e      	subs	r3, #30
 80023fe:	051b      	lsls	r3, r3, #20
 8002400:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002404:	430b      	orrs	r3, r1
                                                 (__LL_ADC_CHANNEL_TO_DECIMAL_NB(
                                                    (uint32_t)pConfigInjected->InjectedChannel)
                                                  + 1UL) & 0x1FUL)),
                                    pConfigInjected->InjectedSamplingTime);
 8002406:	683a      	ldr	r2, [r7, #0]
 8002408:	6892      	ldr	r2, [r2, #8]
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800240a:	4619      	mov	r1, r3
 800240c:	f7ff fab5 	bl	800197a <LL_ADC_SetChannelSamplingTime>
  /* internal measurement paths enable: If internal channel selected,       */
  /* enable dedicated internal buffers and path.                            */
  /* Note: these internal measurement paths can be disabled using           */
  /* HAL_ADC_DeInit().                                                      */

  if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfigInjected->InjectedChannel))
 8002410:	683b      	ldr	r3, [r7, #0]
 8002412:	681a      	ldr	r2, [r3, #0]
 8002414:	4b38      	ldr	r3, [pc, #224]	@ (80024f8 <HAL_ADCEx_InjectedConfigChannel+0x954>)
 8002416:	4013      	ands	r3, r2
 8002418:	2b00      	cmp	r3, #0
 800241a:	d062      	beq.n	80024e2 <HAL_ADCEx_InjectedConfigChannel+0x93e>
  {
    tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800241c:	4837      	ldr	r0, [pc, #220]	@ (80024fc <HAL_ADCEx_InjectedConfigChannel+0x958>)
 800241e:	f7ff fa21 	bl	8001864 <LL_ADC_GetCommonPathInternalCh>
 8002422:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if ((pConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR)
 8002426:	683b      	ldr	r3, [r7, #0]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	4a35      	ldr	r2, [pc, #212]	@ (8002500 <HAL_ADCEx_InjectedConfigChannel+0x95c>)
 800242c:	4293      	cmp	r3, r2
 800242e:	d127      	bne.n	8002480 <HAL_ADCEx_InjectedConfigChannel+0x8dc>
        && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002430:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002434:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002438:	2b00      	cmp	r3, #0
 800243a:	d121      	bne.n	8002480 <HAL_ADCEx_InjectedConfigChannel+0x8dc>
    {
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	4a30      	ldr	r2, [pc, #192]	@ (8002504 <HAL_ADCEx_InjectedConfigChannel+0x960>)
 8002442:	4293      	cmp	r3, r2
 8002444:	d14d      	bne.n	80024e2 <HAL_ADCEx_InjectedConfigChannel+0x93e>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002446:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800244a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800244e:	4619      	mov	r1, r3
 8002450:	482a      	ldr	r0, [pc, #168]	@ (80024fc <HAL_ADCEx_InjectedConfigChannel+0x958>)
 8002452:	f7ff f9f4 	bl	800183e <LL_ADC_SetCommonPathInternalCh>
        /* Wait loop initialization and execution */
        /* Note: Variable divided by 2 to compensate partially              */
        /*       CPU processing cycles, scaling in us split to not          */
        /*       exceed 32 bits register capacity and handle low frequency. */
        wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL)
                           * (((SystemCoreClock / (100000UL * 2UL)) + 1UL) + 1UL));
 8002456:	4b2c      	ldr	r3, [pc, #176]	@ (8002508 <HAL_ADCEx_InjectedConfigChannel+0x964>)
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	099b      	lsrs	r3, r3, #6
 800245c:	4a2b      	ldr	r2, [pc, #172]	@ (800250c <HAL_ADCEx_InjectedConfigChannel+0x968>)
 800245e:	fba2 2303 	umull	r2, r3, r2, r3
 8002462:	099a      	lsrs	r2, r3, #6
 8002464:	4613      	mov	r3, r2
 8002466:	005b      	lsls	r3, r3, #1
 8002468:	4413      	add	r3, r2
 800246a:	009b      	lsls	r3, r3, #2
 800246c:	3318      	adds	r3, #24
        wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL)
 800246e:	60bb      	str	r3, [r7, #8]
        while (wait_loop_index != 0UL)
 8002470:	e002      	b.n	8002478 <HAL_ADCEx_InjectedConfigChannel+0x8d4>
        {
          wait_loop_index--;
 8002472:	68bb      	ldr	r3, [r7, #8]
 8002474:	3b01      	subs	r3, #1
 8002476:	60bb      	str	r3, [r7, #8]
        while (wait_loop_index != 0UL)
 8002478:	68bb      	ldr	r3, [r7, #8]
 800247a:	2b00      	cmp	r3, #0
 800247c:	d1f9      	bne.n	8002472 <HAL_ADCEx_InjectedConfigChannel+0x8ce>
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800247e:	e030      	b.n	80024e2 <HAL_ADCEx_InjectedConfigChannel+0x93e>
        }
      }
    }
    else if ((pConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)
 8002480:	683b      	ldr	r3, [r7, #0]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	4a22      	ldr	r2, [pc, #136]	@ (8002510 <HAL_ADCEx_InjectedConfigChannel+0x96c>)
 8002486:	4293      	cmp	r3, r2
 8002488:	d113      	bne.n	80024b2 <HAL_ADCEx_InjectedConfigChannel+0x90e>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800248a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800248e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002492:	2b00      	cmp	r3, #0
 8002494:	d10d      	bne.n	80024b2 <HAL_ADCEx_InjectedConfigChannel+0x90e>
    {
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	4a1a      	ldr	r2, [pc, #104]	@ (8002504 <HAL_ADCEx_InjectedConfigChannel+0x960>)
 800249c:	4293      	cmp	r3, r2
 800249e:	d120      	bne.n	80024e2 <HAL_ADCEx_InjectedConfigChannel+0x93e>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80024a0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80024a4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80024a8:	4619      	mov	r1, r3
 80024aa:	4814      	ldr	r0, [pc, #80]	@ (80024fc <HAL_ADCEx_InjectedConfigChannel+0x958>)
 80024ac:	f7ff f9c7 	bl	800183e <LL_ADC_SetCommonPathInternalCh>
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80024b0:	e017      	b.n	80024e2 <HAL_ADCEx_InjectedConfigChannel+0x93e>
                                       LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
      }
    }
    else if ((pConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)
 80024b2:	683b      	ldr	r3, [r7, #0]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	4a17      	ldr	r2, [pc, #92]	@ (8002514 <HAL_ADCEx_InjectedConfigChannel+0x970>)
 80024b8:	4293      	cmp	r3, r2
 80024ba:	d112      	bne.n	80024e2 <HAL_ADCEx_InjectedConfigChannel+0x93e>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80024bc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80024c0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d10c      	bne.n	80024e2 <HAL_ADCEx_InjectedConfigChannel+0x93e>
    {
      if (ADC_VREFINT_INSTANCE(hadc))
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	4a0d      	ldr	r2, [pc, #52]	@ (8002504 <HAL_ADCEx_InjectedConfigChannel+0x960>)
 80024ce:	4293      	cmp	r3, r2
 80024d0:	d107      	bne.n	80024e2 <HAL_ADCEx_InjectedConfigChannel+0x93e>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80024d2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80024d6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80024da:	4619      	mov	r1, r3
 80024dc:	4807      	ldr	r0, [pc, #28]	@ (80024fc <HAL_ADCEx_InjectedConfigChannel+0x958>)
 80024de:	f7ff f9ae 	bl	800183e <LL_ADC_SetCommonPathInternalCh>
      /* nothing to do */
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	2200      	movs	r2, #0
 80024e6:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 80024ea:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80024ee:	4618      	mov	r0, r3
 80024f0:	37d8      	adds	r7, #216	@ 0xd8
 80024f2:	46bd      	mov	sp, r7
 80024f4:	bd80      	pop	{r7, pc}
 80024f6:	bf00      	nop
 80024f8:	80080000 	.word	0x80080000
 80024fc:	50040300 	.word	0x50040300
 8002500:	c7520000 	.word	0xc7520000
 8002504:	50040000 	.word	0x50040000
 8002508:	20000000 	.word	0x20000000
 800250c:	053e2d63 	.word	0x053e2d63
 8002510:	cb840000 	.word	0xcb840000
 8002514:	80000001 	.word	0x80000001

08002518 <HAL_ADCEx_DisableInjectedQueue>:
  *         conversion is ongoing.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_DisableInjectedQueue(ADC_HandleTypeDef *hadc)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b086      	sub	sp, #24
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	4618      	mov	r0, r3
 8002526:	f7ff fab7 	bl	8001a98 <LL_ADC_REG_IsConversionOngoing>
 800252a:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	4618      	mov	r0, r3
 8002532:	f7ff fac4 	bl	8001abe <LL_ADC_INJ_IsConversionOngoing>
 8002536:	60f8      	str	r0, [r7, #12]

  /* Parameter can be set only if no conversion is on-going */
  if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002538:	693b      	ldr	r3, [r7, #16]
 800253a:	2b00      	cmp	r3, #0
 800253c:	d10c      	bne.n	8002558 <HAL_ADCEx_DisableInjectedQueue+0x40>
      && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	2b00      	cmp	r3, #0
 8002542:	d109      	bne.n	8002558 <HAL_ADCEx_DisableInjectedQueue+0x40>
     )
  {
    LL_ADC_INJ_SetQueueMode(hadc->Instance, LL_ADC_INJ_QUEUE_DISABLE);
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 800254c:	4618      	mov	r0, r3
 800254e:	f7ff f9ff 	bl	8001950 <LL_ADC_INJ_SetQueueMode>
    tmp_hal_status = HAL_OK;
 8002552:	2300      	movs	r3, #0
 8002554:	75fb      	strb	r3, [r7, #23]
 8002556:	e001      	b.n	800255c <HAL_ADCEx_DisableInjectedQueue+0x44>
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002558:	2301      	movs	r3, #1
 800255a:	75fb      	strb	r3, [r7, #23]
  }

  return tmp_hal_status;
 800255c:	7dfb      	ldrb	r3, [r7, #23]
}
 800255e:	4618      	mov	r0, r3
 8002560:	3718      	adds	r7, #24
 8002562:	46bd      	mov	sp, r7
 8002564:	bd80      	pop	{r7, pc}
	...

08002568 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002568:	b480      	push	{r7}
 800256a:	b085      	sub	sp, #20
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	f003 0307 	and.w	r3, r3, #7
 8002576:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002578:	4b0c      	ldr	r3, [pc, #48]	@ (80025ac <__NVIC_SetPriorityGrouping+0x44>)
 800257a:	68db      	ldr	r3, [r3, #12]
 800257c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800257e:	68ba      	ldr	r2, [r7, #8]
 8002580:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002584:	4013      	ands	r3, r2
 8002586:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800258c:	68bb      	ldr	r3, [r7, #8]
 800258e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002590:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002594:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002598:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800259a:	4a04      	ldr	r2, [pc, #16]	@ (80025ac <__NVIC_SetPriorityGrouping+0x44>)
 800259c:	68bb      	ldr	r3, [r7, #8]
 800259e:	60d3      	str	r3, [r2, #12]
}
 80025a0:	bf00      	nop
 80025a2:	3714      	adds	r7, #20
 80025a4:	46bd      	mov	sp, r7
 80025a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025aa:	4770      	bx	lr
 80025ac:	e000ed00 	.word	0xe000ed00

080025b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80025b0:	b480      	push	{r7}
 80025b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80025b4:	4b04      	ldr	r3, [pc, #16]	@ (80025c8 <__NVIC_GetPriorityGrouping+0x18>)
 80025b6:	68db      	ldr	r3, [r3, #12]
 80025b8:	0a1b      	lsrs	r3, r3, #8
 80025ba:	f003 0307 	and.w	r3, r3, #7
}
 80025be:	4618      	mov	r0, r3
 80025c0:	46bd      	mov	sp, r7
 80025c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c6:	4770      	bx	lr
 80025c8:	e000ed00 	.word	0xe000ed00

080025cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80025cc:	b480      	push	{r7}
 80025ce:	b083      	sub	sp, #12
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	4603      	mov	r3, r0
 80025d4:	6039      	str	r1, [r7, #0]
 80025d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025dc:	2b00      	cmp	r3, #0
 80025de:	db0a      	blt.n	80025f6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025e0:	683b      	ldr	r3, [r7, #0]
 80025e2:	b2da      	uxtb	r2, r3
 80025e4:	490c      	ldr	r1, [pc, #48]	@ (8002618 <__NVIC_SetPriority+0x4c>)
 80025e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025ea:	0112      	lsls	r2, r2, #4
 80025ec:	b2d2      	uxtb	r2, r2
 80025ee:	440b      	add	r3, r1
 80025f0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80025f4:	e00a      	b.n	800260c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025f6:	683b      	ldr	r3, [r7, #0]
 80025f8:	b2da      	uxtb	r2, r3
 80025fa:	4908      	ldr	r1, [pc, #32]	@ (800261c <__NVIC_SetPriority+0x50>)
 80025fc:	79fb      	ldrb	r3, [r7, #7]
 80025fe:	f003 030f 	and.w	r3, r3, #15
 8002602:	3b04      	subs	r3, #4
 8002604:	0112      	lsls	r2, r2, #4
 8002606:	b2d2      	uxtb	r2, r2
 8002608:	440b      	add	r3, r1
 800260a:	761a      	strb	r2, [r3, #24]
}
 800260c:	bf00      	nop
 800260e:	370c      	adds	r7, #12
 8002610:	46bd      	mov	sp, r7
 8002612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002616:	4770      	bx	lr
 8002618:	e000e100 	.word	0xe000e100
 800261c:	e000ed00 	.word	0xe000ed00

08002620 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002620:	b480      	push	{r7}
 8002622:	b089      	sub	sp, #36	@ 0x24
 8002624:	af00      	add	r7, sp, #0
 8002626:	60f8      	str	r0, [r7, #12]
 8002628:	60b9      	str	r1, [r7, #8]
 800262a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	f003 0307 	and.w	r3, r3, #7
 8002632:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002634:	69fb      	ldr	r3, [r7, #28]
 8002636:	f1c3 0307 	rsb	r3, r3, #7
 800263a:	2b04      	cmp	r3, #4
 800263c:	bf28      	it	cs
 800263e:	2304      	movcs	r3, #4
 8002640:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002642:	69fb      	ldr	r3, [r7, #28]
 8002644:	3304      	adds	r3, #4
 8002646:	2b06      	cmp	r3, #6
 8002648:	d902      	bls.n	8002650 <NVIC_EncodePriority+0x30>
 800264a:	69fb      	ldr	r3, [r7, #28]
 800264c:	3b03      	subs	r3, #3
 800264e:	e000      	b.n	8002652 <NVIC_EncodePriority+0x32>
 8002650:	2300      	movs	r3, #0
 8002652:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002654:	f04f 32ff 	mov.w	r2, #4294967295
 8002658:	69bb      	ldr	r3, [r7, #24]
 800265a:	fa02 f303 	lsl.w	r3, r2, r3
 800265e:	43da      	mvns	r2, r3
 8002660:	68bb      	ldr	r3, [r7, #8]
 8002662:	401a      	ands	r2, r3
 8002664:	697b      	ldr	r3, [r7, #20]
 8002666:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002668:	f04f 31ff 	mov.w	r1, #4294967295
 800266c:	697b      	ldr	r3, [r7, #20]
 800266e:	fa01 f303 	lsl.w	r3, r1, r3
 8002672:	43d9      	mvns	r1, r3
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002678:	4313      	orrs	r3, r2
         );
}
 800267a:	4618      	mov	r0, r3
 800267c:	3724      	adds	r7, #36	@ 0x24
 800267e:	46bd      	mov	sp, r7
 8002680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002684:	4770      	bx	lr
	...

08002688 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	b082      	sub	sp, #8
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	3b01      	subs	r3, #1
 8002694:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002698:	d301      	bcc.n	800269e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800269a:	2301      	movs	r3, #1
 800269c:	e00f      	b.n	80026be <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800269e:	4a0a      	ldr	r2, [pc, #40]	@ (80026c8 <SysTick_Config+0x40>)
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	3b01      	subs	r3, #1
 80026a4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80026a6:	210f      	movs	r1, #15
 80026a8:	f04f 30ff 	mov.w	r0, #4294967295
 80026ac:	f7ff ff8e 	bl	80025cc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80026b0:	4b05      	ldr	r3, [pc, #20]	@ (80026c8 <SysTick_Config+0x40>)
 80026b2:	2200      	movs	r2, #0
 80026b4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80026b6:	4b04      	ldr	r3, [pc, #16]	@ (80026c8 <SysTick_Config+0x40>)
 80026b8:	2207      	movs	r2, #7
 80026ba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80026bc:	2300      	movs	r3, #0
}
 80026be:	4618      	mov	r0, r3
 80026c0:	3708      	adds	r7, #8
 80026c2:	46bd      	mov	sp, r7
 80026c4:	bd80      	pop	{r7, pc}
 80026c6:	bf00      	nop
 80026c8:	e000e010 	.word	0xe000e010

080026cc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	b082      	sub	sp, #8
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80026d4:	6878      	ldr	r0, [r7, #4]
 80026d6:	f7ff ff47 	bl	8002568 <__NVIC_SetPriorityGrouping>
}
 80026da:	bf00      	nop
 80026dc:	3708      	adds	r7, #8
 80026de:	46bd      	mov	sp, r7
 80026e0:	bd80      	pop	{r7, pc}

080026e2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026e2:	b580      	push	{r7, lr}
 80026e4:	b086      	sub	sp, #24
 80026e6:	af00      	add	r7, sp, #0
 80026e8:	4603      	mov	r3, r0
 80026ea:	60b9      	str	r1, [r7, #8]
 80026ec:	607a      	str	r2, [r7, #4]
 80026ee:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80026f0:	2300      	movs	r3, #0
 80026f2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80026f4:	f7ff ff5c 	bl	80025b0 <__NVIC_GetPriorityGrouping>
 80026f8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80026fa:	687a      	ldr	r2, [r7, #4]
 80026fc:	68b9      	ldr	r1, [r7, #8]
 80026fe:	6978      	ldr	r0, [r7, #20]
 8002700:	f7ff ff8e 	bl	8002620 <NVIC_EncodePriority>
 8002704:	4602      	mov	r2, r0
 8002706:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800270a:	4611      	mov	r1, r2
 800270c:	4618      	mov	r0, r3
 800270e:	f7ff ff5d 	bl	80025cc <__NVIC_SetPriority>
}
 8002712:	bf00      	nop
 8002714:	3718      	adds	r7, #24
 8002716:	46bd      	mov	sp, r7
 8002718:	bd80      	pop	{r7, pc}

0800271a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800271a:	b580      	push	{r7, lr}
 800271c:	b082      	sub	sp, #8
 800271e:	af00      	add	r7, sp, #0
 8002720:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002722:	6878      	ldr	r0, [r7, #4]
 8002724:	f7ff ffb0 	bl	8002688 <SysTick_Config>
 8002728:	4603      	mov	r3, r0
}
 800272a:	4618      	mov	r0, r3
 800272c:	3708      	adds	r7, #8
 800272e:	46bd      	mov	sp, r7
 8002730:	bd80      	pop	{r7, pc}

08002732 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8002732:	b580      	push	{r7, lr}
 8002734:	b082      	sub	sp, #8
 8002736:	af00      	add	r7, sp, #0
 8002738:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	2b00      	cmp	r3, #0
 800273e:	d101      	bne.n	8002744 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8002740:	2301      	movs	r3, #1
 8002742:	e014      	b.n	800276e <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	791b      	ldrb	r3, [r3, #4]
 8002748:	b2db      	uxtb	r3, r3
 800274a:	2b00      	cmp	r3, #0
 800274c:	d105      	bne.n	800275a <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	2200      	movs	r2, #0
 8002752:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8002754:	6878      	ldr	r0, [r7, #4]
 8002756:	f7fd ffc9 	bl	80006ec <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	2202      	movs	r2, #2
 800275e:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	2200      	movs	r2, #0
 8002764:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	2201      	movs	r2, #1
 800276a:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 800276c:	2300      	movs	r3, #0
}
 800276e:	4618      	mov	r0, r3
 8002770:	3708      	adds	r7, #8
 8002772:	46bd      	mov	sp, r7
 8002774:	bd80      	pop	{r7, pc}

08002776 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (when supported)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8002776:	b480      	push	{r7}
 8002778:	b083      	sub	sp, #12
 800277a:	af00      	add	r7, sp, #0
 800277c:	6078      	str	r0, [r7, #4]
 800277e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	795b      	ldrb	r3, [r3, #5]
 8002784:	2b01      	cmp	r3, #1
 8002786:	d101      	bne.n	800278c <HAL_DAC_Start+0x16>
 8002788:	2302      	movs	r3, #2
 800278a:	e040      	b.n	800280e <HAL_DAC_Start+0x98>
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	2201      	movs	r2, #1
 8002790:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	2202      	movs	r2, #2
 8002796:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	6819      	ldr	r1, [r3, #0]
 800279e:	683b      	ldr	r3, [r7, #0]
 80027a0:	f003 0310 	and.w	r3, r3, #16
 80027a4:	2201      	movs	r2, #1
 80027a6:	409a      	lsls	r2, r3
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	430a      	orrs	r2, r1
 80027ae:	601a      	str	r2, [r3, #0]

#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if (Channel == DAC_CHANNEL_1)
 80027b0:	683b      	ldr	r3, [r7, #0]
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d10f      	bne.n	80027d6 <HAL_DAC_Start+0x60>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 80027c0:	2b02      	cmp	r3, #2
 80027c2:	d11d      	bne.n	8002800 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	685a      	ldr	r2, [r3, #4]
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	f042 0201 	orr.w	r2, r2, #1
 80027d2:	605a      	str	r2, [r3, #4]
 80027d4:	e014      	b.n	8002800 <HAL_DAC_Start+0x8a>
    }
  }
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 80027e0:	683b      	ldr	r3, [r7, #0]
 80027e2:	f003 0310 	and.w	r3, r3, #16
 80027e6:	2102      	movs	r1, #2
 80027e8:	fa01 f303 	lsl.w	r3, r1, r3
 80027ec:	429a      	cmp	r2, r3
 80027ee:	d107      	bne.n	8002800 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	685a      	ldr	r2, [r3, #4]
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f042 0202 	orr.w	r2, r2, #2
 80027fe:	605a      	str	r2, [r3, #4]
    /* Enable the selected DAC software conversion */
    SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
  }
#endif /* STM32L451xx STM32L452xx STM32L462xx */
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	2201      	movs	r2, #1
 8002804:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	2200      	movs	r2, #0
 800280a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800280c:	2300      	movs	r3, #0
}
 800280e:	4618      	mov	r0, r3
 8002810:	370c      	adds	r7, #12
 8002812:	46bd      	mov	sp, r7
 8002814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002818:	4770      	bx	lr
	...

0800281c <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b088      	sub	sp, #32
 8002820:	af00      	add	r7, sp, #0
 8002822:	60f8      	str	r0, [r7, #12]
 8002824:	60b9      	str	r1, [r7, #8]
 8002826:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 8002828:	2300      	movs	r3, #0
 800282a:	61bb      	str	r3, [r7, #24]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	795b      	ldrb	r3, [r3, #5]
 8002830:	2b01      	cmp	r3, #1
 8002832:	d101      	bne.n	8002838 <HAL_DAC_ConfigChannel+0x1c>
 8002834:	2302      	movs	r3, #2
 8002836:	e137      	b.n	8002aa8 <HAL_DAC_ConfigChannel+0x28c>
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	2201      	movs	r2, #1
 800283c:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	2202      	movs	r2, #2
 8002842:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8002844:	68bb      	ldr	r3, [r7, #8]
 8002846:	685b      	ldr	r3, [r3, #4]
 8002848:	2b04      	cmp	r3, #4
 800284a:	f040 8081 	bne.w	8002950 <HAL_DAC_ConfigChannel+0x134>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 800284e:	f7fe f85f 	bl	8000910 <HAL_GetTick>
 8002852:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	2b00      	cmp	r3, #0
 8002858:	d140      	bne.n	80028dc <HAL_DAC_ConfigChannel+0xc0>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800285a:	e018      	b.n	800288e <HAL_DAC_ConfigChannel+0x72>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800285c:	f7fe f858 	bl	8000910 <HAL_GetTick>
 8002860:	4602      	mov	r2, r0
 8002862:	69bb      	ldr	r3, [r7, #24]
 8002864:	1ad3      	subs	r3, r2, r3
 8002866:	2b01      	cmp	r3, #1
 8002868:	d911      	bls.n	800288e <HAL_DAC_ConfigChannel+0x72>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002870:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002874:	2b00      	cmp	r3, #0
 8002876:	d00a      	beq.n	800288e <HAL_DAC_ConfigChannel+0x72>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	691b      	ldr	r3, [r3, #16]
 800287c:	f043 0208 	orr.w	r2, r3, #8
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	2203      	movs	r2, #3
 8002888:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 800288a:	2303      	movs	r3, #3
 800288c:	e10c      	b.n	8002aa8 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002894:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002898:	2b00      	cmp	r3, #0
 800289a:	d1df      	bne.n	800285c <HAL_DAC_ConfigChannel+0x40>
          }
        }
      }
      HAL_Delay(1);
 800289c:	2001      	movs	r0, #1
 800289e:	f7fe f843 	bl	8000928 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	68ba      	ldr	r2, [r7, #8]
 80028a8:	69d2      	ldr	r2, [r2, #28]
 80028aa:	641a      	str	r2, [r3, #64]	@ 0x40
 80028ac:	e023      	b.n	80028f6 <HAL_DAC_ConfigChannel+0xda>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80028ae:	f7fe f82f 	bl	8000910 <HAL_GetTick>
 80028b2:	4602      	mov	r2, r0
 80028b4:	69bb      	ldr	r3, [r7, #24]
 80028b6:	1ad3      	subs	r3, r2, r3
 80028b8:	2b01      	cmp	r3, #1
 80028ba:	d90f      	bls.n	80028dc <HAL_DAC_ConfigChannel+0xc0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	da0a      	bge.n	80028dc <HAL_DAC_ConfigChannel+0xc0>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	691b      	ldr	r3, [r3, #16]
 80028ca:	f043 0208 	orr.w	r2, r3, #8
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	2203      	movs	r2, #3
 80028d6:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80028d8:	2303      	movs	r3, #3
 80028da:	e0e5      	b.n	8002aa8 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	dbe3      	blt.n	80028ae <HAL_DAC_ConfigChannel+0x92>
          }
        }
      }
      HAL_Delay(1U);
 80028e6:	2001      	movs	r0, #1
 80028e8:	f7fe f81e 	bl	8000928 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	68ba      	ldr	r2, [r7, #8]
 80028f2:	69d2      	ldr	r2, [r2, #28]
 80028f4:	645a      	str	r2, [r3, #68]	@ 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	f003 0310 	and.w	r3, r3, #16
 8002902:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8002906:	fa01 f303 	lsl.w	r3, r1, r3
 800290a:	43db      	mvns	r3, r3
 800290c:	ea02 0103 	and.w	r1, r2, r3
 8002910:	68bb      	ldr	r3, [r7, #8]
 8002912:	6a1a      	ldr	r2, [r3, #32]
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	f003 0310 	and.w	r3, r3, #16
 800291a:	409a      	lsls	r2, r3
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	430a      	orrs	r2, r1
 8002922:	649a      	str	r2, [r3, #72]	@ 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	f003 0310 	and.w	r3, r3, #16
 8002930:	21ff      	movs	r1, #255	@ 0xff
 8002932:	fa01 f303 	lsl.w	r3, r1, r3
 8002936:	43db      	mvns	r3, r3
 8002938:	ea02 0103 	and.w	r1, r2, r3
 800293c:	68bb      	ldr	r3, [r7, #8]
 800293e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	f003 0310 	and.w	r3, r3, #16
 8002946:	409a      	lsls	r2, r3
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	430a      	orrs	r2, r1
 800294e:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8002950:	68bb      	ldr	r3, [r7, #8]
 8002952:	695b      	ldr	r3, [r3, #20]
 8002954:	2b01      	cmp	r3, #1
 8002956:	d11d      	bne.n	8002994 <HAL_DAC_ConfigChannel+0x178>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800295e:	61fb      	str	r3, [r7, #28]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	f003 0310 	and.w	r3, r3, #16
 8002966:	221f      	movs	r2, #31
 8002968:	fa02 f303 	lsl.w	r3, r2, r3
 800296c:	43db      	mvns	r3, r3
 800296e:	69fa      	ldr	r2, [r7, #28]
 8002970:	4013      	ands	r3, r2
 8002972:	61fb      	str	r3, [r7, #28]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8002974:	68bb      	ldr	r3, [r7, #8]
 8002976:	699b      	ldr	r3, [r3, #24]
 8002978:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	f003 0310 	and.w	r3, r3, #16
 8002980:	697a      	ldr	r2, [r7, #20]
 8002982:	fa02 f303 	lsl.w	r3, r2, r3
 8002986:	69fa      	ldr	r2, [r7, #28]
 8002988:	4313      	orrs	r3, r2
 800298a:	61fb      	str	r3, [r7, #28]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	69fa      	ldr	r2, [r7, #28]
 8002992:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800299a:	61fb      	str	r3, [r7, #28]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	f003 0310 	and.w	r3, r3, #16
 80029a2:	2207      	movs	r2, #7
 80029a4:	fa02 f303 	lsl.w	r3, r2, r3
 80029a8:	43db      	mvns	r3, r3
 80029aa:	69fa      	ldr	r2, [r7, #28]
 80029ac:	4013      	ands	r3, r2
 80029ae:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 80029b0:	68bb      	ldr	r3, [r7, #8]
 80029b2:	685a      	ldr	r2, [r3, #4]
 80029b4:	68bb      	ldr	r3, [r7, #8]
 80029b6:	68db      	ldr	r3, [r3, #12]
 80029b8:	431a      	orrs	r2, r3
 80029ba:	68bb      	ldr	r3, [r7, #8]
 80029bc:	691b      	ldr	r3, [r3, #16]
 80029be:	4313      	orrs	r3, r2
 80029c0:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	f003 0310 	and.w	r3, r3, #16
 80029c8:	697a      	ldr	r2, [r7, #20]
 80029ca:	fa02 f303 	lsl.w	r3, r2, r3
 80029ce:	69fa      	ldr	r2, [r7, #28]
 80029d0:	4313      	orrs	r3, r2
 80029d2:	61fb      	str	r3, [r7, #28]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	69fa      	ldr	r2, [r7, #28]
 80029da:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	6819      	ldr	r1, [r3, #0]
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	f003 0310 	and.w	r3, r3, #16
 80029e8:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80029ec:	fa02 f303 	lsl.w	r3, r2, r3
 80029f0:	43da      	mvns	r2, r3
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	400a      	ands	r2, r1
 80029f8:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	61fb      	str	r3, [r7, #28]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	f003 0310 	and.w	r3, r3, #16
 8002a08:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8002a0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a10:	43db      	mvns	r3, r3
 8002a12:	69fa      	ldr	r2, [r7, #28]
 8002a14:	4013      	ands	r3, r2
 8002a16:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8002a18:	68bb      	ldr	r3, [r7, #8]
 8002a1a:	689b      	ldr	r3, [r3, #8]
 8002a1c:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	f003 0310 	and.w	r3, r3, #16
 8002a24:	697a      	ldr	r2, [r7, #20]
 8002a26:	fa02 f303 	lsl.w	r3, r2, r3
 8002a2a:	69fa      	ldr	r2, [r7, #28]
 8002a2c:	4313      	orrs	r3, r2
 8002a2e:	61fb      	str	r3, [r7, #28]
#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ == sConfig->DAC_HighFrequency)
 8002a30:	68bb      	ldr	r3, [r7, #8]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002a38:	d104      	bne.n	8002a44 <HAL_DAC_ConfigChannel+0x228>
  {
    tmpreg1 |= DAC_CR_HFSEL;
 8002a3a:	69fb      	ldr	r3, [r7, #28]
 8002a3c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002a40:	61fb      	str	r3, [r7, #28]
 8002a42:	e018      	b.n	8002a76 <HAL_DAC_ConfigChannel+0x25a>
  }
  else
  {
    if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE == sConfig->DAC_HighFrequency)
 8002a44:	68bb      	ldr	r3, [r7, #8]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d104      	bne.n	8002a56 <HAL_DAC_ConfigChannel+0x23a>
    {
      tmpreg1 &= ~(DAC_CR_HFSEL);
 8002a4c:	69fb      	ldr	r3, [r7, #28]
 8002a4e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8002a52:	61fb      	str	r3, [r7, #28]
 8002a54:	e00f      	b.n	8002a76 <HAL_DAC_ConfigChannel+0x25a>
    }
    else /* Automatic selection */
    {
      hclkfreq = HAL_RCC_GetHCLKFreq();
 8002a56:	f001 f87b 	bl	8003b50 <HAL_RCC_GetHCLKFreq>
 8002a5a:	6138      	str	r0, [r7, #16]
      if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8002a5c:	693b      	ldr	r3, [r7, #16]
 8002a5e:	4a14      	ldr	r2, [pc, #80]	@ (8002ab0 <HAL_DAC_ConfigChannel+0x294>)
 8002a60:	4293      	cmp	r3, r2
 8002a62:	d904      	bls.n	8002a6e <HAL_DAC_ConfigChannel+0x252>
      {
        /* High frequency enable when HCLK frequency higher than 80   */
         tmpreg1 |= DAC_CR_HFSEL;
 8002a64:	69fb      	ldr	r3, [r7, #28]
 8002a66:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002a6a:	61fb      	str	r3, [r7, #28]
 8002a6c:	e003      	b.n	8002a76 <HAL_DAC_ConfigChannel+0x25a>
      }
      else
      {
        /* High frequency disable when HCLK frequency higher than 80  */
        tmpreg1 &= ~(DAC_CR_HFSEL);
 8002a6e:	69fb      	ldr	r3, [r7, #28]
 8002a70:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8002a74:	61fb      	str	r3, [r7, #28]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	69fa      	ldr	r2, [r7, #28]
 8002a7c:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	6819      	ldr	r1, [r3, #0]
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	f003 0310 	and.w	r3, r3, #16
 8002a8a:	22c0      	movs	r2, #192	@ 0xc0
 8002a8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a90:	43da      	mvns	r2, r3
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	400a      	ands	r2, r1
 8002a98:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	2201      	movs	r2, #1
 8002a9e:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8002aa6:	2300      	movs	r3, #0
}
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	3720      	adds	r7, #32
 8002aac:	46bd      	mov	sp, r7
 8002aae:	bd80      	pop	{r7, pc}
 8002ab0:	04c4b400 	.word	0x04c4b400

08002ab4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ab4:	b480      	push	{r7}
 8002ab6:	b087      	sub	sp, #28
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	6078      	str	r0, [r7, #4]
 8002abc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002abe:	2300      	movs	r3, #0
 8002ac0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002ac2:	e166      	b.n	8002d92 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002ac4:	683b      	ldr	r3, [r7, #0]
 8002ac6:	681a      	ldr	r2, [r3, #0]
 8002ac8:	2101      	movs	r1, #1
 8002aca:	697b      	ldr	r3, [r7, #20]
 8002acc:	fa01 f303 	lsl.w	r3, r1, r3
 8002ad0:	4013      	ands	r3, r2
 8002ad2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	f000 8158 	beq.w	8002d8c <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002adc:	683b      	ldr	r3, [r7, #0]
 8002ade:	685b      	ldr	r3, [r3, #4]
 8002ae0:	f003 0303 	and.w	r3, r3, #3
 8002ae4:	2b01      	cmp	r3, #1
 8002ae6:	d005      	beq.n	8002af4 <HAL_GPIO_Init+0x40>
 8002ae8:	683b      	ldr	r3, [r7, #0]
 8002aea:	685b      	ldr	r3, [r3, #4]
 8002aec:	f003 0303 	and.w	r3, r3, #3
 8002af0:	2b02      	cmp	r3, #2
 8002af2:	d130      	bne.n	8002b56 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	689b      	ldr	r3, [r3, #8]
 8002af8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002afa:	697b      	ldr	r3, [r7, #20]
 8002afc:	005b      	lsls	r3, r3, #1
 8002afe:	2203      	movs	r2, #3
 8002b00:	fa02 f303 	lsl.w	r3, r2, r3
 8002b04:	43db      	mvns	r3, r3
 8002b06:	693a      	ldr	r2, [r7, #16]
 8002b08:	4013      	ands	r3, r2
 8002b0a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002b0c:	683b      	ldr	r3, [r7, #0]
 8002b0e:	68da      	ldr	r2, [r3, #12]
 8002b10:	697b      	ldr	r3, [r7, #20]
 8002b12:	005b      	lsls	r3, r3, #1
 8002b14:	fa02 f303 	lsl.w	r3, r2, r3
 8002b18:	693a      	ldr	r2, [r7, #16]
 8002b1a:	4313      	orrs	r3, r2
 8002b1c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	693a      	ldr	r2, [r7, #16]
 8002b22:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	685b      	ldr	r3, [r3, #4]
 8002b28:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002b2a:	2201      	movs	r2, #1
 8002b2c:	697b      	ldr	r3, [r7, #20]
 8002b2e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b32:	43db      	mvns	r3, r3
 8002b34:	693a      	ldr	r2, [r7, #16]
 8002b36:	4013      	ands	r3, r2
 8002b38:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002b3a:	683b      	ldr	r3, [r7, #0]
 8002b3c:	685b      	ldr	r3, [r3, #4]
 8002b3e:	091b      	lsrs	r3, r3, #4
 8002b40:	f003 0201 	and.w	r2, r3, #1
 8002b44:	697b      	ldr	r3, [r7, #20]
 8002b46:	fa02 f303 	lsl.w	r3, r2, r3
 8002b4a:	693a      	ldr	r2, [r7, #16]
 8002b4c:	4313      	orrs	r3, r2
 8002b4e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	693a      	ldr	r2, [r7, #16]
 8002b54:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002b56:	683b      	ldr	r3, [r7, #0]
 8002b58:	685b      	ldr	r3, [r3, #4]
 8002b5a:	f003 0303 	and.w	r3, r3, #3
 8002b5e:	2b03      	cmp	r3, #3
 8002b60:	d017      	beq.n	8002b92 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	68db      	ldr	r3, [r3, #12]
 8002b66:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002b68:	697b      	ldr	r3, [r7, #20]
 8002b6a:	005b      	lsls	r3, r3, #1
 8002b6c:	2203      	movs	r2, #3
 8002b6e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b72:	43db      	mvns	r3, r3
 8002b74:	693a      	ldr	r2, [r7, #16]
 8002b76:	4013      	ands	r3, r2
 8002b78:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002b7a:	683b      	ldr	r3, [r7, #0]
 8002b7c:	689a      	ldr	r2, [r3, #8]
 8002b7e:	697b      	ldr	r3, [r7, #20]
 8002b80:	005b      	lsls	r3, r3, #1
 8002b82:	fa02 f303 	lsl.w	r3, r2, r3
 8002b86:	693a      	ldr	r2, [r7, #16]
 8002b88:	4313      	orrs	r3, r2
 8002b8a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	693a      	ldr	r2, [r7, #16]
 8002b90:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b92:	683b      	ldr	r3, [r7, #0]
 8002b94:	685b      	ldr	r3, [r3, #4]
 8002b96:	f003 0303 	and.w	r3, r3, #3
 8002b9a:	2b02      	cmp	r3, #2
 8002b9c:	d123      	bne.n	8002be6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002b9e:	697b      	ldr	r3, [r7, #20]
 8002ba0:	08da      	lsrs	r2, r3, #3
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	3208      	adds	r2, #8
 8002ba6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002baa:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFul << ((position & 0x07u) * 4u));
 8002bac:	697b      	ldr	r3, [r7, #20]
 8002bae:	f003 0307 	and.w	r3, r3, #7
 8002bb2:	009b      	lsls	r3, r3, #2
 8002bb4:	220f      	movs	r2, #15
 8002bb6:	fa02 f303 	lsl.w	r3, r2, r3
 8002bba:	43db      	mvns	r3, r3
 8002bbc:	693a      	ldr	r2, [r7, #16]
 8002bbe:	4013      	ands	r3, r2
 8002bc0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002bc2:	683b      	ldr	r3, [r7, #0]
 8002bc4:	691a      	ldr	r2, [r3, #16]
 8002bc6:	697b      	ldr	r3, [r7, #20]
 8002bc8:	f003 0307 	and.w	r3, r3, #7
 8002bcc:	009b      	lsls	r3, r3, #2
 8002bce:	fa02 f303 	lsl.w	r3, r2, r3
 8002bd2:	693a      	ldr	r2, [r7, #16]
 8002bd4:	4313      	orrs	r3, r2
 8002bd6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002bd8:	697b      	ldr	r3, [r7, #20]
 8002bda:	08da      	lsrs	r2, r3, #3
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	3208      	adds	r2, #8
 8002be0:	6939      	ldr	r1, [r7, #16]
 8002be2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002bec:	697b      	ldr	r3, [r7, #20]
 8002bee:	005b      	lsls	r3, r3, #1
 8002bf0:	2203      	movs	r2, #3
 8002bf2:	fa02 f303 	lsl.w	r3, r2, r3
 8002bf6:	43db      	mvns	r3, r3
 8002bf8:	693a      	ldr	r2, [r7, #16]
 8002bfa:	4013      	ands	r3, r2
 8002bfc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002bfe:	683b      	ldr	r3, [r7, #0]
 8002c00:	685b      	ldr	r3, [r3, #4]
 8002c02:	f003 0203 	and.w	r2, r3, #3
 8002c06:	697b      	ldr	r3, [r7, #20]
 8002c08:	005b      	lsls	r3, r3, #1
 8002c0a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c0e:	693a      	ldr	r2, [r7, #16]
 8002c10:	4313      	orrs	r3, r2
 8002c12:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	693a      	ldr	r2, [r7, #16]
 8002c18:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002c1a:	683b      	ldr	r3, [r7, #0]
 8002c1c:	685b      	ldr	r3, [r3, #4]
 8002c1e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	f000 80b2 	beq.w	8002d8c <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c28:	4b61      	ldr	r3, [pc, #388]	@ (8002db0 <HAL_GPIO_Init+0x2fc>)
 8002c2a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c2c:	4a60      	ldr	r2, [pc, #384]	@ (8002db0 <HAL_GPIO_Init+0x2fc>)
 8002c2e:	f043 0301 	orr.w	r3, r3, #1
 8002c32:	6613      	str	r3, [r2, #96]	@ 0x60
 8002c34:	4b5e      	ldr	r3, [pc, #376]	@ (8002db0 <HAL_GPIO_Init+0x2fc>)
 8002c36:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c38:	f003 0301 	and.w	r3, r3, #1
 8002c3c:	60bb      	str	r3, [r7, #8]
 8002c3e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002c40:	4a5c      	ldr	r2, [pc, #368]	@ (8002db4 <HAL_GPIO_Init+0x300>)
 8002c42:	697b      	ldr	r3, [r7, #20]
 8002c44:	089b      	lsrs	r3, r3, #2
 8002c46:	3302      	adds	r3, #2
 8002c48:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c4c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002c4e:	697b      	ldr	r3, [r7, #20]
 8002c50:	f003 0303 	and.w	r3, r3, #3
 8002c54:	009b      	lsls	r3, r3, #2
 8002c56:	220f      	movs	r2, #15
 8002c58:	fa02 f303 	lsl.w	r3, r2, r3
 8002c5c:	43db      	mvns	r3, r3
 8002c5e:	693a      	ldr	r2, [r7, #16]
 8002c60:	4013      	ands	r3, r2
 8002c62:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002c6a:	d02b      	beq.n	8002cc4 <HAL_GPIO_Init+0x210>
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	4a52      	ldr	r2, [pc, #328]	@ (8002db8 <HAL_GPIO_Init+0x304>)
 8002c70:	4293      	cmp	r3, r2
 8002c72:	d025      	beq.n	8002cc0 <HAL_GPIO_Init+0x20c>
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	4a51      	ldr	r2, [pc, #324]	@ (8002dbc <HAL_GPIO_Init+0x308>)
 8002c78:	4293      	cmp	r3, r2
 8002c7a:	d01f      	beq.n	8002cbc <HAL_GPIO_Init+0x208>
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	4a50      	ldr	r2, [pc, #320]	@ (8002dc0 <HAL_GPIO_Init+0x30c>)
 8002c80:	4293      	cmp	r3, r2
 8002c82:	d019      	beq.n	8002cb8 <HAL_GPIO_Init+0x204>
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	4a4f      	ldr	r2, [pc, #316]	@ (8002dc4 <HAL_GPIO_Init+0x310>)
 8002c88:	4293      	cmp	r3, r2
 8002c8a:	d013      	beq.n	8002cb4 <HAL_GPIO_Init+0x200>
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	4a4e      	ldr	r2, [pc, #312]	@ (8002dc8 <HAL_GPIO_Init+0x314>)
 8002c90:	4293      	cmp	r3, r2
 8002c92:	d00d      	beq.n	8002cb0 <HAL_GPIO_Init+0x1fc>
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	4a4d      	ldr	r2, [pc, #308]	@ (8002dcc <HAL_GPIO_Init+0x318>)
 8002c98:	4293      	cmp	r3, r2
 8002c9a:	d007      	beq.n	8002cac <HAL_GPIO_Init+0x1f8>
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	4a4c      	ldr	r2, [pc, #304]	@ (8002dd0 <HAL_GPIO_Init+0x31c>)
 8002ca0:	4293      	cmp	r3, r2
 8002ca2:	d101      	bne.n	8002ca8 <HAL_GPIO_Init+0x1f4>
 8002ca4:	2307      	movs	r3, #7
 8002ca6:	e00e      	b.n	8002cc6 <HAL_GPIO_Init+0x212>
 8002ca8:	2308      	movs	r3, #8
 8002caa:	e00c      	b.n	8002cc6 <HAL_GPIO_Init+0x212>
 8002cac:	2306      	movs	r3, #6
 8002cae:	e00a      	b.n	8002cc6 <HAL_GPIO_Init+0x212>
 8002cb0:	2305      	movs	r3, #5
 8002cb2:	e008      	b.n	8002cc6 <HAL_GPIO_Init+0x212>
 8002cb4:	2304      	movs	r3, #4
 8002cb6:	e006      	b.n	8002cc6 <HAL_GPIO_Init+0x212>
 8002cb8:	2303      	movs	r3, #3
 8002cba:	e004      	b.n	8002cc6 <HAL_GPIO_Init+0x212>
 8002cbc:	2302      	movs	r3, #2
 8002cbe:	e002      	b.n	8002cc6 <HAL_GPIO_Init+0x212>
 8002cc0:	2301      	movs	r3, #1
 8002cc2:	e000      	b.n	8002cc6 <HAL_GPIO_Init+0x212>
 8002cc4:	2300      	movs	r3, #0
 8002cc6:	697a      	ldr	r2, [r7, #20]
 8002cc8:	f002 0203 	and.w	r2, r2, #3
 8002ccc:	0092      	lsls	r2, r2, #2
 8002cce:	4093      	lsls	r3, r2
 8002cd0:	693a      	ldr	r2, [r7, #16]
 8002cd2:	4313      	orrs	r3, r2
 8002cd4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002cd6:	4937      	ldr	r1, [pc, #220]	@ (8002db4 <HAL_GPIO_Init+0x300>)
 8002cd8:	697b      	ldr	r3, [r7, #20]
 8002cda:	089b      	lsrs	r3, r3, #2
 8002cdc:	3302      	adds	r3, #2
 8002cde:	693a      	ldr	r2, [r7, #16]
 8002ce0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002ce4:	4b3b      	ldr	r3, [pc, #236]	@ (8002dd4 <HAL_GPIO_Init+0x320>)
 8002ce6:	689b      	ldr	r3, [r3, #8]
 8002ce8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	43db      	mvns	r3, r3
 8002cee:	693a      	ldr	r2, [r7, #16]
 8002cf0:	4013      	ands	r3, r2
 8002cf2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002cf4:	683b      	ldr	r3, [r7, #0]
 8002cf6:	685b      	ldr	r3, [r3, #4]
 8002cf8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d003      	beq.n	8002d08 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8002d00:	693a      	ldr	r2, [r7, #16]
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	4313      	orrs	r3, r2
 8002d06:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002d08:	4a32      	ldr	r2, [pc, #200]	@ (8002dd4 <HAL_GPIO_Init+0x320>)
 8002d0a:	693b      	ldr	r3, [r7, #16]
 8002d0c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002d0e:	4b31      	ldr	r3, [pc, #196]	@ (8002dd4 <HAL_GPIO_Init+0x320>)
 8002d10:	68db      	ldr	r3, [r3, #12]
 8002d12:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	43db      	mvns	r3, r3
 8002d18:	693a      	ldr	r2, [r7, #16]
 8002d1a:	4013      	ands	r3, r2
 8002d1c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002d1e:	683b      	ldr	r3, [r7, #0]
 8002d20:	685b      	ldr	r3, [r3, #4]
 8002d22:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d003      	beq.n	8002d32 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8002d2a:	693a      	ldr	r2, [r7, #16]
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	4313      	orrs	r3, r2
 8002d30:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002d32:	4a28      	ldr	r2, [pc, #160]	@ (8002dd4 <HAL_GPIO_Init+0x320>)
 8002d34:	693b      	ldr	r3, [r7, #16]
 8002d36:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002d38:	4b26      	ldr	r3, [pc, #152]	@ (8002dd4 <HAL_GPIO_Init+0x320>)
 8002d3a:	685b      	ldr	r3, [r3, #4]
 8002d3c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	43db      	mvns	r3, r3
 8002d42:	693a      	ldr	r2, [r7, #16]
 8002d44:	4013      	ands	r3, r2
 8002d46:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002d48:	683b      	ldr	r3, [r7, #0]
 8002d4a:	685b      	ldr	r3, [r3, #4]
 8002d4c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d003      	beq.n	8002d5c <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8002d54:	693a      	ldr	r2, [r7, #16]
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	4313      	orrs	r3, r2
 8002d5a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002d5c:	4a1d      	ldr	r2, [pc, #116]	@ (8002dd4 <HAL_GPIO_Init+0x320>)
 8002d5e:	693b      	ldr	r3, [r7, #16]
 8002d60:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002d62:	4b1c      	ldr	r3, [pc, #112]	@ (8002dd4 <HAL_GPIO_Init+0x320>)
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	43db      	mvns	r3, r3
 8002d6c:	693a      	ldr	r2, [r7, #16]
 8002d6e:	4013      	ands	r3, r2
 8002d70:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002d72:	683b      	ldr	r3, [r7, #0]
 8002d74:	685b      	ldr	r3, [r3, #4]
 8002d76:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d003      	beq.n	8002d86 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8002d7e:	693a      	ldr	r2, [r7, #16]
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	4313      	orrs	r3, r2
 8002d84:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002d86:	4a13      	ldr	r2, [pc, #76]	@ (8002dd4 <HAL_GPIO_Init+0x320>)
 8002d88:	693b      	ldr	r3, [r7, #16]
 8002d8a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002d8c:	697b      	ldr	r3, [r7, #20]
 8002d8e:	3301      	adds	r3, #1
 8002d90:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002d92:	683b      	ldr	r3, [r7, #0]
 8002d94:	681a      	ldr	r2, [r3, #0]
 8002d96:	697b      	ldr	r3, [r7, #20]
 8002d98:	fa22 f303 	lsr.w	r3, r2, r3
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	f47f ae91 	bne.w	8002ac4 <HAL_GPIO_Init+0x10>
  }
}
 8002da2:	bf00      	nop
 8002da4:	bf00      	nop
 8002da6:	371c      	adds	r7, #28
 8002da8:	46bd      	mov	sp, r7
 8002daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dae:	4770      	bx	lr
 8002db0:	40021000 	.word	0x40021000
 8002db4:	40010000 	.word	0x40010000
 8002db8:	48000400 	.word	0x48000400
 8002dbc:	48000800 	.word	0x48000800
 8002dc0:	48000c00 	.word	0x48000c00
 8002dc4:	48001000 	.word	0x48001000
 8002dc8:	48001400 	.word	0x48001400
 8002dcc:	48001800 	.word	0x48001800
 8002dd0:	48001c00 	.word	0x48001c00
 8002dd4:	40010400 	.word	0x40010400

08002dd8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002dd8:	b480      	push	{r7}
 8002dda:	b083      	sub	sp, #12
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	6078      	str	r0, [r7, #4]
 8002de0:	460b      	mov	r3, r1
 8002de2:	807b      	strh	r3, [r7, #2]
 8002de4:	4613      	mov	r3, r2
 8002de6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002de8:	787b      	ldrb	r3, [r7, #1]
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d003      	beq.n	8002df6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002dee:	887a      	ldrh	r2, [r7, #2]
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002df4:	e002      	b.n	8002dfc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002df6:	887a      	ldrh	r2, [r7, #2]
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002dfc:	bf00      	nop
 8002dfe:	370c      	adds	r7, #12
 8002e00:	46bd      	mov	sp, r7
 8002e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e06:	4770      	bx	lr

08002e08 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002e08:	b480      	push	{r7}
 8002e0a:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002e0c:	4b0d      	ldr	r3, [pc, #52]	@ (8002e44 <HAL_PWREx_GetVoltageRange+0x3c>)
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002e14:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002e18:	d102      	bne.n	8002e20 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8002e1a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002e1e:	e00b      	b.n	8002e38 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8002e20:	4b08      	ldr	r3, [pc, #32]	@ (8002e44 <HAL_PWREx_GetVoltageRange+0x3c>)
 8002e22:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002e26:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e2a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002e2e:	d102      	bne.n	8002e36 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8002e30:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002e34:	e000      	b.n	8002e38 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8002e36:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8002e38:	4618      	mov	r0, r3
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e40:	4770      	bx	lr
 8002e42:	bf00      	nop
 8002e44:	40007000 	.word	0x40007000

08002e48 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002e48:	b480      	push	{r7}
 8002e4a:	b085      	sub	sp, #20
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d141      	bne.n	8002eda <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002e56:	4b4b      	ldr	r3, [pc, #300]	@ (8002f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002e5e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002e62:	d131      	bne.n	8002ec8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002e64:	4b47      	ldr	r3, [pc, #284]	@ (8002f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e66:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002e6a:	4a46      	ldr	r2, [pc, #280]	@ (8002f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e6c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002e70:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002e74:	4b43      	ldr	r3, [pc, #268]	@ (8002f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002e7c:	4a41      	ldr	r2, [pc, #260]	@ (8002f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e7e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002e82:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8002e84:	4b40      	ldr	r3, [pc, #256]	@ (8002f88 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	2232      	movs	r2, #50	@ 0x32
 8002e8a:	fb02 f303 	mul.w	r3, r2, r3
 8002e8e:	4a3f      	ldr	r2, [pc, #252]	@ (8002f8c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002e90:	fba2 2303 	umull	r2, r3, r2, r3
 8002e94:	0c9b      	lsrs	r3, r3, #18
 8002e96:	3301      	adds	r3, #1
 8002e98:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002e9a:	e002      	b.n	8002ea2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	3b01      	subs	r3, #1
 8002ea0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002ea2:	4b38      	ldr	r3, [pc, #224]	@ (8002f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ea4:	695b      	ldr	r3, [r3, #20]
 8002ea6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002eaa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002eae:	d102      	bne.n	8002eb6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d1f2      	bne.n	8002e9c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002eb6:	4b33      	ldr	r3, [pc, #204]	@ (8002f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002eb8:	695b      	ldr	r3, [r3, #20]
 8002eba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ebe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002ec2:	d158      	bne.n	8002f76 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002ec4:	2303      	movs	r3, #3
 8002ec6:	e057      	b.n	8002f78 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002ec8:	4b2e      	ldr	r3, [pc, #184]	@ (8002f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002eca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002ece:	4a2d      	ldr	r2, [pc, #180]	@ (8002f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ed0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002ed4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002ed8:	e04d      	b.n	8002f76 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002ee0:	d141      	bne.n	8002f66 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002ee2:	4b28      	ldr	r3, [pc, #160]	@ (8002f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002eea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002eee:	d131      	bne.n	8002f54 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002ef0:	4b24      	ldr	r3, [pc, #144]	@ (8002f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ef2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002ef6:	4a23      	ldr	r2, [pc, #140]	@ (8002f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ef8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002efc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002f00:	4b20      	ldr	r3, [pc, #128]	@ (8002f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002f08:	4a1e      	ldr	r2, [pc, #120]	@ (8002f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f0a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002f0e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8002f10:	4b1d      	ldr	r3, [pc, #116]	@ (8002f88 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	2232      	movs	r2, #50	@ 0x32
 8002f16:	fb02 f303 	mul.w	r3, r2, r3
 8002f1a:	4a1c      	ldr	r2, [pc, #112]	@ (8002f8c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002f1c:	fba2 2303 	umull	r2, r3, r2, r3
 8002f20:	0c9b      	lsrs	r3, r3, #18
 8002f22:	3301      	adds	r3, #1
 8002f24:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002f26:	e002      	b.n	8002f2e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	3b01      	subs	r3, #1
 8002f2c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002f2e:	4b15      	ldr	r3, [pc, #84]	@ (8002f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f30:	695b      	ldr	r3, [r3, #20]
 8002f32:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f36:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002f3a:	d102      	bne.n	8002f42 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d1f2      	bne.n	8002f28 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002f42:	4b10      	ldr	r3, [pc, #64]	@ (8002f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f44:	695b      	ldr	r3, [r3, #20]
 8002f46:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f4a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002f4e:	d112      	bne.n	8002f76 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002f50:	2303      	movs	r3, #3
 8002f52:	e011      	b.n	8002f78 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002f54:	4b0b      	ldr	r3, [pc, #44]	@ (8002f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f56:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002f5a:	4a0a      	ldr	r2, [pc, #40]	@ (8002f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f5c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f60:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002f64:	e007      	b.n	8002f76 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002f66:	4b07      	ldr	r3, [pc, #28]	@ (8002f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002f6e:	4a05      	ldr	r2, [pc, #20]	@ (8002f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f70:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002f74:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002f76:	2300      	movs	r3, #0
}
 8002f78:	4618      	mov	r0, r3
 8002f7a:	3714      	adds	r7, #20
 8002f7c:	46bd      	mov	sp, r7
 8002f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f82:	4770      	bx	lr
 8002f84:	40007000 	.word	0x40007000
 8002f88:	20000000 	.word	0x20000000
 8002f8c:	431bde83 	.word	0x431bde83

08002f90 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	b088      	sub	sp, #32
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d102      	bne.n	8002fa4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002f9e:	2301      	movs	r3, #1
 8002fa0:	f000 bc08 	b.w	80037b4 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002fa4:	4b96      	ldr	r3, [pc, #600]	@ (8003200 <HAL_RCC_OscConfig+0x270>)
 8002fa6:	689b      	ldr	r3, [r3, #8]
 8002fa8:	f003 030c 	and.w	r3, r3, #12
 8002fac:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002fae:	4b94      	ldr	r3, [pc, #592]	@ (8003200 <HAL_RCC_OscConfig+0x270>)
 8002fb0:	68db      	ldr	r3, [r3, #12]
 8002fb2:	f003 0303 	and.w	r3, r3, #3
 8002fb6:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f003 0310 	and.w	r3, r3, #16
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	f000 80e4 	beq.w	800318e <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002fc6:	69bb      	ldr	r3, [r7, #24]
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d007      	beq.n	8002fdc <HAL_RCC_OscConfig+0x4c>
 8002fcc:	69bb      	ldr	r3, [r7, #24]
 8002fce:	2b0c      	cmp	r3, #12
 8002fd0:	f040 808b 	bne.w	80030ea <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002fd4:	697b      	ldr	r3, [r7, #20]
 8002fd6:	2b01      	cmp	r3, #1
 8002fd8:	f040 8087 	bne.w	80030ea <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002fdc:	4b88      	ldr	r3, [pc, #544]	@ (8003200 <HAL_RCC_OscConfig+0x270>)
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	f003 0302 	and.w	r3, r3, #2
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d005      	beq.n	8002ff4 <HAL_RCC_OscConfig+0x64>
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	699b      	ldr	r3, [r3, #24]
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d101      	bne.n	8002ff4 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8002ff0:	2301      	movs	r3, #1
 8002ff2:	e3df      	b.n	80037b4 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	6a1a      	ldr	r2, [r3, #32]
 8002ff8:	4b81      	ldr	r3, [pc, #516]	@ (8003200 <HAL_RCC_OscConfig+0x270>)
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	f003 0308 	and.w	r3, r3, #8
 8003000:	2b00      	cmp	r3, #0
 8003002:	d004      	beq.n	800300e <HAL_RCC_OscConfig+0x7e>
 8003004:	4b7e      	ldr	r3, [pc, #504]	@ (8003200 <HAL_RCC_OscConfig+0x270>)
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800300c:	e005      	b.n	800301a <HAL_RCC_OscConfig+0x8a>
 800300e:	4b7c      	ldr	r3, [pc, #496]	@ (8003200 <HAL_RCC_OscConfig+0x270>)
 8003010:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003014:	091b      	lsrs	r3, r3, #4
 8003016:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800301a:	4293      	cmp	r3, r2
 800301c:	d223      	bcs.n	8003066 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	6a1b      	ldr	r3, [r3, #32]
 8003022:	4618      	mov	r0, r3
 8003024:	f000 fda0 	bl	8003b68 <RCC_SetFlashLatencyFromMSIRange>
 8003028:	4603      	mov	r3, r0
 800302a:	2b00      	cmp	r3, #0
 800302c:	d001      	beq.n	8003032 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800302e:	2301      	movs	r3, #1
 8003030:	e3c0      	b.n	80037b4 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003032:	4b73      	ldr	r3, [pc, #460]	@ (8003200 <HAL_RCC_OscConfig+0x270>)
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	4a72      	ldr	r2, [pc, #456]	@ (8003200 <HAL_RCC_OscConfig+0x270>)
 8003038:	f043 0308 	orr.w	r3, r3, #8
 800303c:	6013      	str	r3, [r2, #0]
 800303e:	4b70      	ldr	r3, [pc, #448]	@ (8003200 <HAL_RCC_OscConfig+0x270>)
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	6a1b      	ldr	r3, [r3, #32]
 800304a:	496d      	ldr	r1, [pc, #436]	@ (8003200 <HAL_RCC_OscConfig+0x270>)
 800304c:	4313      	orrs	r3, r2
 800304e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003050:	4b6b      	ldr	r3, [pc, #428]	@ (8003200 <HAL_RCC_OscConfig+0x270>)
 8003052:	685b      	ldr	r3, [r3, #4]
 8003054:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	69db      	ldr	r3, [r3, #28]
 800305c:	021b      	lsls	r3, r3, #8
 800305e:	4968      	ldr	r1, [pc, #416]	@ (8003200 <HAL_RCC_OscConfig+0x270>)
 8003060:	4313      	orrs	r3, r2
 8003062:	604b      	str	r3, [r1, #4]
 8003064:	e025      	b.n	80030b2 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003066:	4b66      	ldr	r3, [pc, #408]	@ (8003200 <HAL_RCC_OscConfig+0x270>)
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	4a65      	ldr	r2, [pc, #404]	@ (8003200 <HAL_RCC_OscConfig+0x270>)
 800306c:	f043 0308 	orr.w	r3, r3, #8
 8003070:	6013      	str	r3, [r2, #0]
 8003072:	4b63      	ldr	r3, [pc, #396]	@ (8003200 <HAL_RCC_OscConfig+0x270>)
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	6a1b      	ldr	r3, [r3, #32]
 800307e:	4960      	ldr	r1, [pc, #384]	@ (8003200 <HAL_RCC_OscConfig+0x270>)
 8003080:	4313      	orrs	r3, r2
 8003082:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003084:	4b5e      	ldr	r3, [pc, #376]	@ (8003200 <HAL_RCC_OscConfig+0x270>)
 8003086:	685b      	ldr	r3, [r3, #4]
 8003088:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	69db      	ldr	r3, [r3, #28]
 8003090:	021b      	lsls	r3, r3, #8
 8003092:	495b      	ldr	r1, [pc, #364]	@ (8003200 <HAL_RCC_OscConfig+0x270>)
 8003094:	4313      	orrs	r3, r2
 8003096:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003098:	69bb      	ldr	r3, [r7, #24]
 800309a:	2b00      	cmp	r3, #0
 800309c:	d109      	bne.n	80030b2 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	6a1b      	ldr	r3, [r3, #32]
 80030a2:	4618      	mov	r0, r3
 80030a4:	f000 fd60 	bl	8003b68 <RCC_SetFlashLatencyFromMSIRange>
 80030a8:	4603      	mov	r3, r0
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d001      	beq.n	80030b2 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80030ae:	2301      	movs	r3, #1
 80030b0:	e380      	b.n	80037b4 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80030b2:	f000 fcc1 	bl	8003a38 <HAL_RCC_GetSysClockFreq>
 80030b6:	4602      	mov	r2, r0
 80030b8:	4b51      	ldr	r3, [pc, #324]	@ (8003200 <HAL_RCC_OscConfig+0x270>)
 80030ba:	689b      	ldr	r3, [r3, #8]
 80030bc:	091b      	lsrs	r3, r3, #4
 80030be:	f003 030f 	and.w	r3, r3, #15
 80030c2:	4950      	ldr	r1, [pc, #320]	@ (8003204 <HAL_RCC_OscConfig+0x274>)
 80030c4:	5ccb      	ldrb	r3, [r1, r3]
 80030c6:	f003 031f 	and.w	r3, r3, #31
 80030ca:	fa22 f303 	lsr.w	r3, r2, r3
 80030ce:	4a4e      	ldr	r2, [pc, #312]	@ (8003208 <HAL_RCC_OscConfig+0x278>)
 80030d0:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80030d2:	4b4e      	ldr	r3, [pc, #312]	@ (800320c <HAL_RCC_OscConfig+0x27c>)
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	4618      	mov	r0, r3
 80030d8:	f7fd fbca 	bl	8000870 <HAL_InitTick>
 80030dc:	4603      	mov	r3, r0
 80030de:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80030e0:	7bfb      	ldrb	r3, [r7, #15]
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d052      	beq.n	800318c <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80030e6:	7bfb      	ldrb	r3, [r7, #15]
 80030e8:	e364      	b.n	80037b4 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	699b      	ldr	r3, [r3, #24]
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d032      	beq.n	8003158 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80030f2:	4b43      	ldr	r3, [pc, #268]	@ (8003200 <HAL_RCC_OscConfig+0x270>)
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	4a42      	ldr	r2, [pc, #264]	@ (8003200 <HAL_RCC_OscConfig+0x270>)
 80030f8:	f043 0301 	orr.w	r3, r3, #1
 80030fc:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80030fe:	f7fd fc07 	bl	8000910 <HAL_GetTick>
 8003102:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003104:	e008      	b.n	8003118 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003106:	f7fd fc03 	bl	8000910 <HAL_GetTick>
 800310a:	4602      	mov	r2, r0
 800310c:	693b      	ldr	r3, [r7, #16]
 800310e:	1ad3      	subs	r3, r2, r3
 8003110:	2b02      	cmp	r3, #2
 8003112:	d901      	bls.n	8003118 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8003114:	2303      	movs	r3, #3
 8003116:	e34d      	b.n	80037b4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003118:	4b39      	ldr	r3, [pc, #228]	@ (8003200 <HAL_RCC_OscConfig+0x270>)
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f003 0302 	and.w	r3, r3, #2
 8003120:	2b00      	cmp	r3, #0
 8003122:	d0f0      	beq.n	8003106 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003124:	4b36      	ldr	r3, [pc, #216]	@ (8003200 <HAL_RCC_OscConfig+0x270>)
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	4a35      	ldr	r2, [pc, #212]	@ (8003200 <HAL_RCC_OscConfig+0x270>)
 800312a:	f043 0308 	orr.w	r3, r3, #8
 800312e:	6013      	str	r3, [r2, #0]
 8003130:	4b33      	ldr	r3, [pc, #204]	@ (8003200 <HAL_RCC_OscConfig+0x270>)
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	6a1b      	ldr	r3, [r3, #32]
 800313c:	4930      	ldr	r1, [pc, #192]	@ (8003200 <HAL_RCC_OscConfig+0x270>)
 800313e:	4313      	orrs	r3, r2
 8003140:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003142:	4b2f      	ldr	r3, [pc, #188]	@ (8003200 <HAL_RCC_OscConfig+0x270>)
 8003144:	685b      	ldr	r3, [r3, #4]
 8003146:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	69db      	ldr	r3, [r3, #28]
 800314e:	021b      	lsls	r3, r3, #8
 8003150:	492b      	ldr	r1, [pc, #172]	@ (8003200 <HAL_RCC_OscConfig+0x270>)
 8003152:	4313      	orrs	r3, r2
 8003154:	604b      	str	r3, [r1, #4]
 8003156:	e01a      	b.n	800318e <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003158:	4b29      	ldr	r3, [pc, #164]	@ (8003200 <HAL_RCC_OscConfig+0x270>)
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	4a28      	ldr	r2, [pc, #160]	@ (8003200 <HAL_RCC_OscConfig+0x270>)
 800315e:	f023 0301 	bic.w	r3, r3, #1
 8003162:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003164:	f7fd fbd4 	bl	8000910 <HAL_GetTick>
 8003168:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800316a:	e008      	b.n	800317e <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800316c:	f7fd fbd0 	bl	8000910 <HAL_GetTick>
 8003170:	4602      	mov	r2, r0
 8003172:	693b      	ldr	r3, [r7, #16]
 8003174:	1ad3      	subs	r3, r2, r3
 8003176:	2b02      	cmp	r3, #2
 8003178:	d901      	bls.n	800317e <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800317a:	2303      	movs	r3, #3
 800317c:	e31a      	b.n	80037b4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800317e:	4b20      	ldr	r3, [pc, #128]	@ (8003200 <HAL_RCC_OscConfig+0x270>)
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f003 0302 	and.w	r3, r3, #2
 8003186:	2b00      	cmp	r3, #0
 8003188:	d1f0      	bne.n	800316c <HAL_RCC_OscConfig+0x1dc>
 800318a:	e000      	b.n	800318e <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800318c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f003 0301 	and.w	r3, r3, #1
 8003196:	2b00      	cmp	r3, #0
 8003198:	d073      	beq.n	8003282 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800319a:	69bb      	ldr	r3, [r7, #24]
 800319c:	2b08      	cmp	r3, #8
 800319e:	d005      	beq.n	80031ac <HAL_RCC_OscConfig+0x21c>
 80031a0:	69bb      	ldr	r3, [r7, #24]
 80031a2:	2b0c      	cmp	r3, #12
 80031a4:	d10e      	bne.n	80031c4 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80031a6:	697b      	ldr	r3, [r7, #20]
 80031a8:	2b03      	cmp	r3, #3
 80031aa:	d10b      	bne.n	80031c4 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031ac:	4b14      	ldr	r3, [pc, #80]	@ (8003200 <HAL_RCC_OscConfig+0x270>)
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d063      	beq.n	8003280 <HAL_RCC_OscConfig+0x2f0>
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	685b      	ldr	r3, [r3, #4]
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d15f      	bne.n	8003280 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80031c0:	2301      	movs	r3, #1
 80031c2:	e2f7      	b.n	80037b4 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	685b      	ldr	r3, [r3, #4]
 80031c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80031cc:	d106      	bne.n	80031dc <HAL_RCC_OscConfig+0x24c>
 80031ce:	4b0c      	ldr	r3, [pc, #48]	@ (8003200 <HAL_RCC_OscConfig+0x270>)
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	4a0b      	ldr	r2, [pc, #44]	@ (8003200 <HAL_RCC_OscConfig+0x270>)
 80031d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80031d8:	6013      	str	r3, [r2, #0]
 80031da:	e025      	b.n	8003228 <HAL_RCC_OscConfig+0x298>
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	685b      	ldr	r3, [r3, #4]
 80031e0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80031e4:	d114      	bne.n	8003210 <HAL_RCC_OscConfig+0x280>
 80031e6:	4b06      	ldr	r3, [pc, #24]	@ (8003200 <HAL_RCC_OscConfig+0x270>)
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	4a05      	ldr	r2, [pc, #20]	@ (8003200 <HAL_RCC_OscConfig+0x270>)
 80031ec:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80031f0:	6013      	str	r3, [r2, #0]
 80031f2:	4b03      	ldr	r3, [pc, #12]	@ (8003200 <HAL_RCC_OscConfig+0x270>)
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	4a02      	ldr	r2, [pc, #8]	@ (8003200 <HAL_RCC_OscConfig+0x270>)
 80031f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80031fc:	6013      	str	r3, [r2, #0]
 80031fe:	e013      	b.n	8003228 <HAL_RCC_OscConfig+0x298>
 8003200:	40021000 	.word	0x40021000
 8003204:	08004788 	.word	0x08004788
 8003208:	20000000 	.word	0x20000000
 800320c:	20000004 	.word	0x20000004
 8003210:	4ba0      	ldr	r3, [pc, #640]	@ (8003494 <HAL_RCC_OscConfig+0x504>)
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	4a9f      	ldr	r2, [pc, #636]	@ (8003494 <HAL_RCC_OscConfig+0x504>)
 8003216:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800321a:	6013      	str	r3, [r2, #0]
 800321c:	4b9d      	ldr	r3, [pc, #628]	@ (8003494 <HAL_RCC_OscConfig+0x504>)
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	4a9c      	ldr	r2, [pc, #624]	@ (8003494 <HAL_RCC_OscConfig+0x504>)
 8003222:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003226:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	685b      	ldr	r3, [r3, #4]
 800322c:	2b00      	cmp	r3, #0
 800322e:	d013      	beq.n	8003258 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003230:	f7fd fb6e 	bl	8000910 <HAL_GetTick>
 8003234:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003236:	e008      	b.n	800324a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003238:	f7fd fb6a 	bl	8000910 <HAL_GetTick>
 800323c:	4602      	mov	r2, r0
 800323e:	693b      	ldr	r3, [r7, #16]
 8003240:	1ad3      	subs	r3, r2, r3
 8003242:	2b64      	cmp	r3, #100	@ 0x64
 8003244:	d901      	bls.n	800324a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003246:	2303      	movs	r3, #3
 8003248:	e2b4      	b.n	80037b4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800324a:	4b92      	ldr	r3, [pc, #584]	@ (8003494 <HAL_RCC_OscConfig+0x504>)
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003252:	2b00      	cmp	r3, #0
 8003254:	d0f0      	beq.n	8003238 <HAL_RCC_OscConfig+0x2a8>
 8003256:	e014      	b.n	8003282 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003258:	f7fd fb5a 	bl	8000910 <HAL_GetTick>
 800325c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800325e:	e008      	b.n	8003272 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003260:	f7fd fb56 	bl	8000910 <HAL_GetTick>
 8003264:	4602      	mov	r2, r0
 8003266:	693b      	ldr	r3, [r7, #16]
 8003268:	1ad3      	subs	r3, r2, r3
 800326a:	2b64      	cmp	r3, #100	@ 0x64
 800326c:	d901      	bls.n	8003272 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800326e:	2303      	movs	r3, #3
 8003270:	e2a0      	b.n	80037b4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003272:	4b88      	ldr	r3, [pc, #544]	@ (8003494 <HAL_RCC_OscConfig+0x504>)
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800327a:	2b00      	cmp	r3, #0
 800327c:	d1f0      	bne.n	8003260 <HAL_RCC_OscConfig+0x2d0>
 800327e:	e000      	b.n	8003282 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003280:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f003 0302 	and.w	r3, r3, #2
 800328a:	2b00      	cmp	r3, #0
 800328c:	d060      	beq.n	8003350 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800328e:	69bb      	ldr	r3, [r7, #24]
 8003290:	2b04      	cmp	r3, #4
 8003292:	d005      	beq.n	80032a0 <HAL_RCC_OscConfig+0x310>
 8003294:	69bb      	ldr	r3, [r7, #24]
 8003296:	2b0c      	cmp	r3, #12
 8003298:	d119      	bne.n	80032ce <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800329a:	697b      	ldr	r3, [r7, #20]
 800329c:	2b02      	cmp	r3, #2
 800329e:	d116      	bne.n	80032ce <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80032a0:	4b7c      	ldr	r3, [pc, #496]	@ (8003494 <HAL_RCC_OscConfig+0x504>)
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d005      	beq.n	80032b8 <HAL_RCC_OscConfig+0x328>
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	68db      	ldr	r3, [r3, #12]
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d101      	bne.n	80032b8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80032b4:	2301      	movs	r3, #1
 80032b6:	e27d      	b.n	80037b4 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032b8:	4b76      	ldr	r3, [pc, #472]	@ (8003494 <HAL_RCC_OscConfig+0x504>)
 80032ba:	685b      	ldr	r3, [r3, #4]
 80032bc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	691b      	ldr	r3, [r3, #16]
 80032c4:	061b      	lsls	r3, r3, #24
 80032c6:	4973      	ldr	r1, [pc, #460]	@ (8003494 <HAL_RCC_OscConfig+0x504>)
 80032c8:	4313      	orrs	r3, r2
 80032ca:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80032cc:	e040      	b.n	8003350 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	68db      	ldr	r3, [r3, #12]
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d023      	beq.n	800331e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80032d6:	4b6f      	ldr	r3, [pc, #444]	@ (8003494 <HAL_RCC_OscConfig+0x504>)
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	4a6e      	ldr	r2, [pc, #440]	@ (8003494 <HAL_RCC_OscConfig+0x504>)
 80032dc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80032e0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032e2:	f7fd fb15 	bl	8000910 <HAL_GetTick>
 80032e6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80032e8:	e008      	b.n	80032fc <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80032ea:	f7fd fb11 	bl	8000910 <HAL_GetTick>
 80032ee:	4602      	mov	r2, r0
 80032f0:	693b      	ldr	r3, [r7, #16]
 80032f2:	1ad3      	subs	r3, r2, r3
 80032f4:	2b02      	cmp	r3, #2
 80032f6:	d901      	bls.n	80032fc <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80032f8:	2303      	movs	r3, #3
 80032fa:	e25b      	b.n	80037b4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80032fc:	4b65      	ldr	r3, [pc, #404]	@ (8003494 <HAL_RCC_OscConfig+0x504>)
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003304:	2b00      	cmp	r3, #0
 8003306:	d0f0      	beq.n	80032ea <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003308:	4b62      	ldr	r3, [pc, #392]	@ (8003494 <HAL_RCC_OscConfig+0x504>)
 800330a:	685b      	ldr	r3, [r3, #4]
 800330c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	691b      	ldr	r3, [r3, #16]
 8003314:	061b      	lsls	r3, r3, #24
 8003316:	495f      	ldr	r1, [pc, #380]	@ (8003494 <HAL_RCC_OscConfig+0x504>)
 8003318:	4313      	orrs	r3, r2
 800331a:	604b      	str	r3, [r1, #4]
 800331c:	e018      	b.n	8003350 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800331e:	4b5d      	ldr	r3, [pc, #372]	@ (8003494 <HAL_RCC_OscConfig+0x504>)
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	4a5c      	ldr	r2, [pc, #368]	@ (8003494 <HAL_RCC_OscConfig+0x504>)
 8003324:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003328:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800332a:	f7fd faf1 	bl	8000910 <HAL_GetTick>
 800332e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003330:	e008      	b.n	8003344 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003332:	f7fd faed 	bl	8000910 <HAL_GetTick>
 8003336:	4602      	mov	r2, r0
 8003338:	693b      	ldr	r3, [r7, #16]
 800333a:	1ad3      	subs	r3, r2, r3
 800333c:	2b02      	cmp	r3, #2
 800333e:	d901      	bls.n	8003344 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003340:	2303      	movs	r3, #3
 8003342:	e237      	b.n	80037b4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003344:	4b53      	ldr	r3, [pc, #332]	@ (8003494 <HAL_RCC_OscConfig+0x504>)
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800334c:	2b00      	cmp	r3, #0
 800334e:	d1f0      	bne.n	8003332 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f003 0308 	and.w	r3, r3, #8
 8003358:	2b00      	cmp	r3, #0
 800335a:	d03c      	beq.n	80033d6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	695b      	ldr	r3, [r3, #20]
 8003360:	2b00      	cmp	r3, #0
 8003362:	d01c      	beq.n	800339e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003364:	4b4b      	ldr	r3, [pc, #300]	@ (8003494 <HAL_RCC_OscConfig+0x504>)
 8003366:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800336a:	4a4a      	ldr	r2, [pc, #296]	@ (8003494 <HAL_RCC_OscConfig+0x504>)
 800336c:	f043 0301 	orr.w	r3, r3, #1
 8003370:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003374:	f7fd facc 	bl	8000910 <HAL_GetTick>
 8003378:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800337a:	e008      	b.n	800338e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800337c:	f7fd fac8 	bl	8000910 <HAL_GetTick>
 8003380:	4602      	mov	r2, r0
 8003382:	693b      	ldr	r3, [r7, #16]
 8003384:	1ad3      	subs	r3, r2, r3
 8003386:	2b02      	cmp	r3, #2
 8003388:	d901      	bls.n	800338e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800338a:	2303      	movs	r3, #3
 800338c:	e212      	b.n	80037b4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800338e:	4b41      	ldr	r3, [pc, #260]	@ (8003494 <HAL_RCC_OscConfig+0x504>)
 8003390:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003394:	f003 0302 	and.w	r3, r3, #2
 8003398:	2b00      	cmp	r3, #0
 800339a:	d0ef      	beq.n	800337c <HAL_RCC_OscConfig+0x3ec>
 800339c:	e01b      	b.n	80033d6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800339e:	4b3d      	ldr	r3, [pc, #244]	@ (8003494 <HAL_RCC_OscConfig+0x504>)
 80033a0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80033a4:	4a3b      	ldr	r2, [pc, #236]	@ (8003494 <HAL_RCC_OscConfig+0x504>)
 80033a6:	f023 0301 	bic.w	r3, r3, #1
 80033aa:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033ae:	f7fd faaf 	bl	8000910 <HAL_GetTick>
 80033b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80033b4:	e008      	b.n	80033c8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80033b6:	f7fd faab 	bl	8000910 <HAL_GetTick>
 80033ba:	4602      	mov	r2, r0
 80033bc:	693b      	ldr	r3, [r7, #16]
 80033be:	1ad3      	subs	r3, r2, r3
 80033c0:	2b02      	cmp	r3, #2
 80033c2:	d901      	bls.n	80033c8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80033c4:	2303      	movs	r3, #3
 80033c6:	e1f5      	b.n	80037b4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80033c8:	4b32      	ldr	r3, [pc, #200]	@ (8003494 <HAL_RCC_OscConfig+0x504>)
 80033ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80033ce:	f003 0302 	and.w	r3, r3, #2
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d1ef      	bne.n	80033b6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f003 0304 	and.w	r3, r3, #4
 80033de:	2b00      	cmp	r3, #0
 80033e0:	f000 80a6 	beq.w	8003530 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80033e4:	2300      	movs	r3, #0
 80033e6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80033e8:	4b2a      	ldr	r3, [pc, #168]	@ (8003494 <HAL_RCC_OscConfig+0x504>)
 80033ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d10d      	bne.n	8003410 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80033f4:	4b27      	ldr	r3, [pc, #156]	@ (8003494 <HAL_RCC_OscConfig+0x504>)
 80033f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033f8:	4a26      	ldr	r2, [pc, #152]	@ (8003494 <HAL_RCC_OscConfig+0x504>)
 80033fa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80033fe:	6593      	str	r3, [r2, #88]	@ 0x58
 8003400:	4b24      	ldr	r3, [pc, #144]	@ (8003494 <HAL_RCC_OscConfig+0x504>)
 8003402:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003404:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003408:	60bb      	str	r3, [r7, #8]
 800340a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800340c:	2301      	movs	r3, #1
 800340e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003410:	4b21      	ldr	r3, [pc, #132]	@ (8003498 <HAL_RCC_OscConfig+0x508>)
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003418:	2b00      	cmp	r3, #0
 800341a:	d118      	bne.n	800344e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800341c:	4b1e      	ldr	r3, [pc, #120]	@ (8003498 <HAL_RCC_OscConfig+0x508>)
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	4a1d      	ldr	r2, [pc, #116]	@ (8003498 <HAL_RCC_OscConfig+0x508>)
 8003422:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003426:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003428:	f7fd fa72 	bl	8000910 <HAL_GetTick>
 800342c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800342e:	e008      	b.n	8003442 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003430:	f7fd fa6e 	bl	8000910 <HAL_GetTick>
 8003434:	4602      	mov	r2, r0
 8003436:	693b      	ldr	r3, [r7, #16]
 8003438:	1ad3      	subs	r3, r2, r3
 800343a:	2b02      	cmp	r3, #2
 800343c:	d901      	bls.n	8003442 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800343e:	2303      	movs	r3, #3
 8003440:	e1b8      	b.n	80037b4 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003442:	4b15      	ldr	r3, [pc, #84]	@ (8003498 <HAL_RCC_OscConfig+0x508>)
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800344a:	2b00      	cmp	r3, #0
 800344c:	d0f0      	beq.n	8003430 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	689b      	ldr	r3, [r3, #8]
 8003452:	2b01      	cmp	r3, #1
 8003454:	d108      	bne.n	8003468 <HAL_RCC_OscConfig+0x4d8>
 8003456:	4b0f      	ldr	r3, [pc, #60]	@ (8003494 <HAL_RCC_OscConfig+0x504>)
 8003458:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800345c:	4a0d      	ldr	r2, [pc, #52]	@ (8003494 <HAL_RCC_OscConfig+0x504>)
 800345e:	f043 0301 	orr.w	r3, r3, #1
 8003462:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003466:	e029      	b.n	80034bc <HAL_RCC_OscConfig+0x52c>
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	689b      	ldr	r3, [r3, #8]
 800346c:	2b05      	cmp	r3, #5
 800346e:	d115      	bne.n	800349c <HAL_RCC_OscConfig+0x50c>
 8003470:	4b08      	ldr	r3, [pc, #32]	@ (8003494 <HAL_RCC_OscConfig+0x504>)
 8003472:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003476:	4a07      	ldr	r2, [pc, #28]	@ (8003494 <HAL_RCC_OscConfig+0x504>)
 8003478:	f043 0304 	orr.w	r3, r3, #4
 800347c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003480:	4b04      	ldr	r3, [pc, #16]	@ (8003494 <HAL_RCC_OscConfig+0x504>)
 8003482:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003486:	4a03      	ldr	r2, [pc, #12]	@ (8003494 <HAL_RCC_OscConfig+0x504>)
 8003488:	f043 0301 	orr.w	r3, r3, #1
 800348c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003490:	e014      	b.n	80034bc <HAL_RCC_OscConfig+0x52c>
 8003492:	bf00      	nop
 8003494:	40021000 	.word	0x40021000
 8003498:	40007000 	.word	0x40007000
 800349c:	4b9d      	ldr	r3, [pc, #628]	@ (8003714 <HAL_RCC_OscConfig+0x784>)
 800349e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034a2:	4a9c      	ldr	r2, [pc, #624]	@ (8003714 <HAL_RCC_OscConfig+0x784>)
 80034a4:	f023 0301 	bic.w	r3, r3, #1
 80034a8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80034ac:	4b99      	ldr	r3, [pc, #612]	@ (8003714 <HAL_RCC_OscConfig+0x784>)
 80034ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034b2:	4a98      	ldr	r2, [pc, #608]	@ (8003714 <HAL_RCC_OscConfig+0x784>)
 80034b4:	f023 0304 	bic.w	r3, r3, #4
 80034b8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	689b      	ldr	r3, [r3, #8]
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d016      	beq.n	80034f2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034c4:	f7fd fa24 	bl	8000910 <HAL_GetTick>
 80034c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80034ca:	e00a      	b.n	80034e2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80034cc:	f7fd fa20 	bl	8000910 <HAL_GetTick>
 80034d0:	4602      	mov	r2, r0
 80034d2:	693b      	ldr	r3, [r7, #16]
 80034d4:	1ad3      	subs	r3, r2, r3
 80034d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80034da:	4293      	cmp	r3, r2
 80034dc:	d901      	bls.n	80034e2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80034de:	2303      	movs	r3, #3
 80034e0:	e168      	b.n	80037b4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80034e2:	4b8c      	ldr	r3, [pc, #560]	@ (8003714 <HAL_RCC_OscConfig+0x784>)
 80034e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034e8:	f003 0302 	and.w	r3, r3, #2
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d0ed      	beq.n	80034cc <HAL_RCC_OscConfig+0x53c>
 80034f0:	e015      	b.n	800351e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034f2:	f7fd fa0d 	bl	8000910 <HAL_GetTick>
 80034f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80034f8:	e00a      	b.n	8003510 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80034fa:	f7fd fa09 	bl	8000910 <HAL_GetTick>
 80034fe:	4602      	mov	r2, r0
 8003500:	693b      	ldr	r3, [r7, #16]
 8003502:	1ad3      	subs	r3, r2, r3
 8003504:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003508:	4293      	cmp	r3, r2
 800350a:	d901      	bls.n	8003510 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800350c:	2303      	movs	r3, #3
 800350e:	e151      	b.n	80037b4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003510:	4b80      	ldr	r3, [pc, #512]	@ (8003714 <HAL_RCC_OscConfig+0x784>)
 8003512:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003516:	f003 0302 	and.w	r3, r3, #2
 800351a:	2b00      	cmp	r3, #0
 800351c:	d1ed      	bne.n	80034fa <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800351e:	7ffb      	ldrb	r3, [r7, #31]
 8003520:	2b01      	cmp	r3, #1
 8003522:	d105      	bne.n	8003530 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003524:	4b7b      	ldr	r3, [pc, #492]	@ (8003714 <HAL_RCC_OscConfig+0x784>)
 8003526:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003528:	4a7a      	ldr	r2, [pc, #488]	@ (8003714 <HAL_RCC_OscConfig+0x784>)
 800352a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800352e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f003 0320 	and.w	r3, r3, #32
 8003538:	2b00      	cmp	r3, #0
 800353a:	d03c      	beq.n	80035b6 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003540:	2b00      	cmp	r3, #0
 8003542:	d01c      	beq.n	800357e <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003544:	4b73      	ldr	r3, [pc, #460]	@ (8003714 <HAL_RCC_OscConfig+0x784>)
 8003546:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800354a:	4a72      	ldr	r2, [pc, #456]	@ (8003714 <HAL_RCC_OscConfig+0x784>)
 800354c:	f043 0301 	orr.w	r3, r3, #1
 8003550:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003554:	f7fd f9dc 	bl	8000910 <HAL_GetTick>
 8003558:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800355a:	e008      	b.n	800356e <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800355c:	f7fd f9d8 	bl	8000910 <HAL_GetTick>
 8003560:	4602      	mov	r2, r0
 8003562:	693b      	ldr	r3, [r7, #16]
 8003564:	1ad3      	subs	r3, r2, r3
 8003566:	2b02      	cmp	r3, #2
 8003568:	d901      	bls.n	800356e <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800356a:	2303      	movs	r3, #3
 800356c:	e122      	b.n	80037b4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800356e:	4b69      	ldr	r3, [pc, #420]	@ (8003714 <HAL_RCC_OscConfig+0x784>)
 8003570:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003574:	f003 0302 	and.w	r3, r3, #2
 8003578:	2b00      	cmp	r3, #0
 800357a:	d0ef      	beq.n	800355c <HAL_RCC_OscConfig+0x5cc>
 800357c:	e01b      	b.n	80035b6 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800357e:	4b65      	ldr	r3, [pc, #404]	@ (8003714 <HAL_RCC_OscConfig+0x784>)
 8003580:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003584:	4a63      	ldr	r2, [pc, #396]	@ (8003714 <HAL_RCC_OscConfig+0x784>)
 8003586:	f023 0301 	bic.w	r3, r3, #1
 800358a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800358e:	f7fd f9bf 	bl	8000910 <HAL_GetTick>
 8003592:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003594:	e008      	b.n	80035a8 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003596:	f7fd f9bb 	bl	8000910 <HAL_GetTick>
 800359a:	4602      	mov	r2, r0
 800359c:	693b      	ldr	r3, [r7, #16]
 800359e:	1ad3      	subs	r3, r2, r3
 80035a0:	2b02      	cmp	r3, #2
 80035a2:	d901      	bls.n	80035a8 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80035a4:	2303      	movs	r3, #3
 80035a6:	e105      	b.n	80037b4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80035a8:	4b5a      	ldr	r3, [pc, #360]	@ (8003714 <HAL_RCC_OscConfig+0x784>)
 80035aa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80035ae:	f003 0302 	and.w	r3, r3, #2
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d1ef      	bne.n	8003596 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	f000 80f9 	beq.w	80037b2 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035c4:	2b02      	cmp	r3, #2
 80035c6:	f040 80cf 	bne.w	8003768 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80035ca:	4b52      	ldr	r3, [pc, #328]	@ (8003714 <HAL_RCC_OscConfig+0x784>)
 80035cc:	68db      	ldr	r3, [r3, #12]
 80035ce:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80035d0:	697b      	ldr	r3, [r7, #20]
 80035d2:	f003 0203 	and.w	r2, r3, #3
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035da:	429a      	cmp	r2, r3
 80035dc:	d12c      	bne.n	8003638 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80035de:	697b      	ldr	r3, [r7, #20]
 80035e0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035e8:	3b01      	subs	r3, #1
 80035ea:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80035ec:	429a      	cmp	r2, r3
 80035ee:	d123      	bne.n	8003638 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80035f0:	697b      	ldr	r3, [r7, #20]
 80035f2:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80035fa:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80035fc:	429a      	cmp	r2, r3
 80035fe:	d11b      	bne.n	8003638 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003600:	697b      	ldr	r3, [r7, #20]
 8003602:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800360a:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800360c:	429a      	cmp	r2, r3
 800360e:	d113      	bne.n	8003638 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003610:	697b      	ldr	r3, [r7, #20]
 8003612:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800361a:	085b      	lsrs	r3, r3, #1
 800361c:	3b01      	subs	r3, #1
 800361e:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003620:	429a      	cmp	r2, r3
 8003622:	d109      	bne.n	8003638 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003624:	697b      	ldr	r3, [r7, #20]
 8003626:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800362e:	085b      	lsrs	r3, r3, #1
 8003630:	3b01      	subs	r3, #1
 8003632:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003634:	429a      	cmp	r2, r3
 8003636:	d071      	beq.n	800371c <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003638:	69bb      	ldr	r3, [r7, #24]
 800363a:	2b0c      	cmp	r3, #12
 800363c:	d068      	beq.n	8003710 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800363e:	4b35      	ldr	r3, [pc, #212]	@ (8003714 <HAL_RCC_OscConfig+0x784>)
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003646:	2b00      	cmp	r3, #0
 8003648:	d105      	bne.n	8003656 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800364a:	4b32      	ldr	r3, [pc, #200]	@ (8003714 <HAL_RCC_OscConfig+0x784>)
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003652:	2b00      	cmp	r3, #0
 8003654:	d001      	beq.n	800365a <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8003656:	2301      	movs	r3, #1
 8003658:	e0ac      	b.n	80037b4 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800365a:	4b2e      	ldr	r3, [pc, #184]	@ (8003714 <HAL_RCC_OscConfig+0x784>)
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	4a2d      	ldr	r2, [pc, #180]	@ (8003714 <HAL_RCC_OscConfig+0x784>)
 8003660:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003664:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003666:	f7fd f953 	bl	8000910 <HAL_GetTick>
 800366a:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800366c:	e008      	b.n	8003680 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800366e:	f7fd f94f 	bl	8000910 <HAL_GetTick>
 8003672:	4602      	mov	r2, r0
 8003674:	693b      	ldr	r3, [r7, #16]
 8003676:	1ad3      	subs	r3, r2, r3
 8003678:	2b02      	cmp	r3, #2
 800367a:	d901      	bls.n	8003680 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 800367c:	2303      	movs	r3, #3
 800367e:	e099      	b.n	80037b4 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003680:	4b24      	ldr	r3, [pc, #144]	@ (8003714 <HAL_RCC_OscConfig+0x784>)
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003688:	2b00      	cmp	r3, #0
 800368a:	d1f0      	bne.n	800366e <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800368c:	4b21      	ldr	r3, [pc, #132]	@ (8003714 <HAL_RCC_OscConfig+0x784>)
 800368e:	68da      	ldr	r2, [r3, #12]
 8003690:	4b21      	ldr	r3, [pc, #132]	@ (8003718 <HAL_RCC_OscConfig+0x788>)
 8003692:	4013      	ands	r3, r2
 8003694:	687a      	ldr	r2, [r7, #4]
 8003696:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003698:	687a      	ldr	r2, [r7, #4]
 800369a:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800369c:	3a01      	subs	r2, #1
 800369e:	0112      	lsls	r2, r2, #4
 80036a0:	4311      	orrs	r1, r2
 80036a2:	687a      	ldr	r2, [r7, #4]
 80036a4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80036a6:	0212      	lsls	r2, r2, #8
 80036a8:	4311      	orrs	r1, r2
 80036aa:	687a      	ldr	r2, [r7, #4]
 80036ac:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80036ae:	0852      	lsrs	r2, r2, #1
 80036b0:	3a01      	subs	r2, #1
 80036b2:	0552      	lsls	r2, r2, #21
 80036b4:	4311      	orrs	r1, r2
 80036b6:	687a      	ldr	r2, [r7, #4]
 80036b8:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80036ba:	0852      	lsrs	r2, r2, #1
 80036bc:	3a01      	subs	r2, #1
 80036be:	0652      	lsls	r2, r2, #25
 80036c0:	4311      	orrs	r1, r2
 80036c2:	687a      	ldr	r2, [r7, #4]
 80036c4:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80036c6:	06d2      	lsls	r2, r2, #27
 80036c8:	430a      	orrs	r2, r1
 80036ca:	4912      	ldr	r1, [pc, #72]	@ (8003714 <HAL_RCC_OscConfig+0x784>)
 80036cc:	4313      	orrs	r3, r2
 80036ce:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80036d0:	4b10      	ldr	r3, [pc, #64]	@ (8003714 <HAL_RCC_OscConfig+0x784>)
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	4a0f      	ldr	r2, [pc, #60]	@ (8003714 <HAL_RCC_OscConfig+0x784>)
 80036d6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80036da:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80036dc:	4b0d      	ldr	r3, [pc, #52]	@ (8003714 <HAL_RCC_OscConfig+0x784>)
 80036de:	68db      	ldr	r3, [r3, #12]
 80036e0:	4a0c      	ldr	r2, [pc, #48]	@ (8003714 <HAL_RCC_OscConfig+0x784>)
 80036e2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80036e6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80036e8:	f7fd f912 	bl	8000910 <HAL_GetTick>
 80036ec:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80036ee:	e008      	b.n	8003702 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036f0:	f7fd f90e 	bl	8000910 <HAL_GetTick>
 80036f4:	4602      	mov	r2, r0
 80036f6:	693b      	ldr	r3, [r7, #16]
 80036f8:	1ad3      	subs	r3, r2, r3
 80036fa:	2b02      	cmp	r3, #2
 80036fc:	d901      	bls.n	8003702 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 80036fe:	2303      	movs	r3, #3
 8003700:	e058      	b.n	80037b4 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003702:	4b04      	ldr	r3, [pc, #16]	@ (8003714 <HAL_RCC_OscConfig+0x784>)
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800370a:	2b00      	cmp	r3, #0
 800370c:	d0f0      	beq.n	80036f0 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800370e:	e050      	b.n	80037b2 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003710:	2301      	movs	r3, #1
 8003712:	e04f      	b.n	80037b4 <HAL_RCC_OscConfig+0x824>
 8003714:	40021000 	.word	0x40021000
 8003718:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800371c:	4b27      	ldr	r3, [pc, #156]	@ (80037bc <HAL_RCC_OscConfig+0x82c>)
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003724:	2b00      	cmp	r3, #0
 8003726:	d144      	bne.n	80037b2 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003728:	4b24      	ldr	r3, [pc, #144]	@ (80037bc <HAL_RCC_OscConfig+0x82c>)
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	4a23      	ldr	r2, [pc, #140]	@ (80037bc <HAL_RCC_OscConfig+0x82c>)
 800372e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003732:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003734:	4b21      	ldr	r3, [pc, #132]	@ (80037bc <HAL_RCC_OscConfig+0x82c>)
 8003736:	68db      	ldr	r3, [r3, #12]
 8003738:	4a20      	ldr	r2, [pc, #128]	@ (80037bc <HAL_RCC_OscConfig+0x82c>)
 800373a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800373e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003740:	f7fd f8e6 	bl	8000910 <HAL_GetTick>
 8003744:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003746:	e008      	b.n	800375a <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003748:	f7fd f8e2 	bl	8000910 <HAL_GetTick>
 800374c:	4602      	mov	r2, r0
 800374e:	693b      	ldr	r3, [r7, #16]
 8003750:	1ad3      	subs	r3, r2, r3
 8003752:	2b02      	cmp	r3, #2
 8003754:	d901      	bls.n	800375a <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8003756:	2303      	movs	r3, #3
 8003758:	e02c      	b.n	80037b4 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800375a:	4b18      	ldr	r3, [pc, #96]	@ (80037bc <HAL_RCC_OscConfig+0x82c>)
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003762:	2b00      	cmp	r3, #0
 8003764:	d0f0      	beq.n	8003748 <HAL_RCC_OscConfig+0x7b8>
 8003766:	e024      	b.n	80037b2 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003768:	69bb      	ldr	r3, [r7, #24]
 800376a:	2b0c      	cmp	r3, #12
 800376c:	d01f      	beq.n	80037ae <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800376e:	4b13      	ldr	r3, [pc, #76]	@ (80037bc <HAL_RCC_OscConfig+0x82c>)
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	4a12      	ldr	r2, [pc, #72]	@ (80037bc <HAL_RCC_OscConfig+0x82c>)
 8003774:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003778:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800377a:	f7fd f8c9 	bl	8000910 <HAL_GetTick>
 800377e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003780:	e008      	b.n	8003794 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003782:	f7fd f8c5 	bl	8000910 <HAL_GetTick>
 8003786:	4602      	mov	r2, r0
 8003788:	693b      	ldr	r3, [r7, #16]
 800378a:	1ad3      	subs	r3, r2, r3
 800378c:	2b02      	cmp	r3, #2
 800378e:	d901      	bls.n	8003794 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8003790:	2303      	movs	r3, #3
 8003792:	e00f      	b.n	80037b4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003794:	4b09      	ldr	r3, [pc, #36]	@ (80037bc <HAL_RCC_OscConfig+0x82c>)
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800379c:	2b00      	cmp	r3, #0
 800379e:	d1f0      	bne.n	8003782 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80037a0:	4b06      	ldr	r3, [pc, #24]	@ (80037bc <HAL_RCC_OscConfig+0x82c>)
 80037a2:	68da      	ldr	r2, [r3, #12]
 80037a4:	4905      	ldr	r1, [pc, #20]	@ (80037bc <HAL_RCC_OscConfig+0x82c>)
 80037a6:	4b06      	ldr	r3, [pc, #24]	@ (80037c0 <HAL_RCC_OscConfig+0x830>)
 80037a8:	4013      	ands	r3, r2
 80037aa:	60cb      	str	r3, [r1, #12]
 80037ac:	e001      	b.n	80037b2 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80037ae:	2301      	movs	r3, #1
 80037b0:	e000      	b.n	80037b4 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 80037b2:	2300      	movs	r3, #0
}
 80037b4:	4618      	mov	r0, r3
 80037b6:	3720      	adds	r7, #32
 80037b8:	46bd      	mov	sp, r7
 80037ba:	bd80      	pop	{r7, pc}
 80037bc:	40021000 	.word	0x40021000
 80037c0:	feeefffc 	.word	0xfeeefffc

080037c4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80037c4:	b580      	push	{r7, lr}
 80037c6:	b086      	sub	sp, #24
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	6078      	str	r0, [r7, #4]
 80037cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80037ce:	2300      	movs	r3, #0
 80037d0:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d101      	bne.n	80037dc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80037d8:	2301      	movs	r3, #1
 80037da:	e11d      	b.n	8003a18 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80037dc:	4b90      	ldr	r3, [pc, #576]	@ (8003a20 <HAL_RCC_ClockConfig+0x25c>)
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	f003 030f 	and.w	r3, r3, #15
 80037e4:	683a      	ldr	r2, [r7, #0]
 80037e6:	429a      	cmp	r2, r3
 80037e8:	d910      	bls.n	800380c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037ea:	4b8d      	ldr	r3, [pc, #564]	@ (8003a20 <HAL_RCC_ClockConfig+0x25c>)
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f023 020f 	bic.w	r2, r3, #15
 80037f2:	498b      	ldr	r1, [pc, #556]	@ (8003a20 <HAL_RCC_ClockConfig+0x25c>)
 80037f4:	683b      	ldr	r3, [r7, #0]
 80037f6:	4313      	orrs	r3, r2
 80037f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80037fa:	4b89      	ldr	r3, [pc, #548]	@ (8003a20 <HAL_RCC_ClockConfig+0x25c>)
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f003 030f 	and.w	r3, r3, #15
 8003802:	683a      	ldr	r2, [r7, #0]
 8003804:	429a      	cmp	r2, r3
 8003806:	d001      	beq.n	800380c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003808:	2301      	movs	r3, #1
 800380a:	e105      	b.n	8003a18 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f003 0302 	and.w	r3, r3, #2
 8003814:	2b00      	cmp	r3, #0
 8003816:	d010      	beq.n	800383a <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	689a      	ldr	r2, [r3, #8]
 800381c:	4b81      	ldr	r3, [pc, #516]	@ (8003a24 <HAL_RCC_ClockConfig+0x260>)
 800381e:	689b      	ldr	r3, [r3, #8]
 8003820:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003824:	429a      	cmp	r2, r3
 8003826:	d908      	bls.n	800383a <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003828:	4b7e      	ldr	r3, [pc, #504]	@ (8003a24 <HAL_RCC_ClockConfig+0x260>)
 800382a:	689b      	ldr	r3, [r3, #8]
 800382c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	689b      	ldr	r3, [r3, #8]
 8003834:	497b      	ldr	r1, [pc, #492]	@ (8003a24 <HAL_RCC_ClockConfig+0x260>)
 8003836:	4313      	orrs	r3, r2
 8003838:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f003 0301 	and.w	r3, r3, #1
 8003842:	2b00      	cmp	r3, #0
 8003844:	d079      	beq.n	800393a <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	685b      	ldr	r3, [r3, #4]
 800384a:	2b03      	cmp	r3, #3
 800384c:	d11e      	bne.n	800388c <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800384e:	4b75      	ldr	r3, [pc, #468]	@ (8003a24 <HAL_RCC_ClockConfig+0x260>)
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003856:	2b00      	cmp	r3, #0
 8003858:	d101      	bne.n	800385e <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 800385a:	2301      	movs	r3, #1
 800385c:	e0dc      	b.n	8003a18 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 800385e:	f000 f9dd 	bl	8003c1c <RCC_GetSysClockFreqFromPLLSource>
 8003862:	4603      	mov	r3, r0
 8003864:	4a70      	ldr	r2, [pc, #448]	@ (8003a28 <HAL_RCC_ClockConfig+0x264>)
 8003866:	4293      	cmp	r3, r2
 8003868:	d946      	bls.n	80038f8 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800386a:	4b6e      	ldr	r3, [pc, #440]	@ (8003a24 <HAL_RCC_ClockConfig+0x260>)
 800386c:	689b      	ldr	r3, [r3, #8]
 800386e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003872:	2b00      	cmp	r3, #0
 8003874:	d140      	bne.n	80038f8 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003876:	4b6b      	ldr	r3, [pc, #428]	@ (8003a24 <HAL_RCC_ClockConfig+0x260>)
 8003878:	689b      	ldr	r3, [r3, #8]
 800387a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800387e:	4a69      	ldr	r2, [pc, #420]	@ (8003a24 <HAL_RCC_ClockConfig+0x260>)
 8003880:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003884:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003886:	2380      	movs	r3, #128	@ 0x80
 8003888:	617b      	str	r3, [r7, #20]
 800388a:	e035      	b.n	80038f8 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	685b      	ldr	r3, [r3, #4]
 8003890:	2b02      	cmp	r3, #2
 8003892:	d107      	bne.n	80038a4 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003894:	4b63      	ldr	r3, [pc, #396]	@ (8003a24 <HAL_RCC_ClockConfig+0x260>)
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800389c:	2b00      	cmp	r3, #0
 800389e:	d115      	bne.n	80038cc <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80038a0:	2301      	movs	r3, #1
 80038a2:	e0b9      	b.n	8003a18 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	685b      	ldr	r3, [r3, #4]
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d107      	bne.n	80038bc <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80038ac:	4b5d      	ldr	r3, [pc, #372]	@ (8003a24 <HAL_RCC_ClockConfig+0x260>)
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f003 0302 	and.w	r3, r3, #2
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d109      	bne.n	80038cc <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80038b8:	2301      	movs	r3, #1
 80038ba:	e0ad      	b.n	8003a18 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80038bc:	4b59      	ldr	r3, [pc, #356]	@ (8003a24 <HAL_RCC_ClockConfig+0x260>)
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d101      	bne.n	80038cc <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80038c8:	2301      	movs	r3, #1
 80038ca:	e0a5      	b.n	8003a18 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 80038cc:	f000 f8b4 	bl	8003a38 <HAL_RCC_GetSysClockFreq>
 80038d0:	4603      	mov	r3, r0
 80038d2:	4a55      	ldr	r2, [pc, #340]	@ (8003a28 <HAL_RCC_ClockConfig+0x264>)
 80038d4:	4293      	cmp	r3, r2
 80038d6:	d90f      	bls.n	80038f8 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80038d8:	4b52      	ldr	r3, [pc, #328]	@ (8003a24 <HAL_RCC_ClockConfig+0x260>)
 80038da:	689b      	ldr	r3, [r3, #8]
 80038dc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d109      	bne.n	80038f8 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80038e4:	4b4f      	ldr	r3, [pc, #316]	@ (8003a24 <HAL_RCC_ClockConfig+0x260>)
 80038e6:	689b      	ldr	r3, [r3, #8]
 80038e8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80038ec:	4a4d      	ldr	r2, [pc, #308]	@ (8003a24 <HAL_RCC_ClockConfig+0x260>)
 80038ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80038f2:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80038f4:	2380      	movs	r3, #128	@ 0x80
 80038f6:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80038f8:	4b4a      	ldr	r3, [pc, #296]	@ (8003a24 <HAL_RCC_ClockConfig+0x260>)
 80038fa:	689b      	ldr	r3, [r3, #8]
 80038fc:	f023 0203 	bic.w	r2, r3, #3
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	685b      	ldr	r3, [r3, #4]
 8003904:	4947      	ldr	r1, [pc, #284]	@ (8003a24 <HAL_RCC_ClockConfig+0x260>)
 8003906:	4313      	orrs	r3, r2
 8003908:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800390a:	f7fd f801 	bl	8000910 <HAL_GetTick>
 800390e:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003910:	e00a      	b.n	8003928 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003912:	f7fc fffd 	bl	8000910 <HAL_GetTick>
 8003916:	4602      	mov	r2, r0
 8003918:	693b      	ldr	r3, [r7, #16]
 800391a:	1ad3      	subs	r3, r2, r3
 800391c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003920:	4293      	cmp	r3, r2
 8003922:	d901      	bls.n	8003928 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8003924:	2303      	movs	r3, #3
 8003926:	e077      	b.n	8003a18 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003928:	4b3e      	ldr	r3, [pc, #248]	@ (8003a24 <HAL_RCC_ClockConfig+0x260>)
 800392a:	689b      	ldr	r3, [r3, #8]
 800392c:	f003 020c 	and.w	r2, r3, #12
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	685b      	ldr	r3, [r3, #4]
 8003934:	009b      	lsls	r3, r3, #2
 8003936:	429a      	cmp	r2, r3
 8003938:	d1eb      	bne.n	8003912 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 800393a:	697b      	ldr	r3, [r7, #20]
 800393c:	2b80      	cmp	r3, #128	@ 0x80
 800393e:	d105      	bne.n	800394c <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003940:	4b38      	ldr	r3, [pc, #224]	@ (8003a24 <HAL_RCC_ClockConfig+0x260>)
 8003942:	689b      	ldr	r3, [r3, #8]
 8003944:	4a37      	ldr	r2, [pc, #220]	@ (8003a24 <HAL_RCC_ClockConfig+0x260>)
 8003946:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800394a:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	f003 0302 	and.w	r3, r3, #2
 8003954:	2b00      	cmp	r3, #0
 8003956:	d010      	beq.n	800397a <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	689a      	ldr	r2, [r3, #8]
 800395c:	4b31      	ldr	r3, [pc, #196]	@ (8003a24 <HAL_RCC_ClockConfig+0x260>)
 800395e:	689b      	ldr	r3, [r3, #8]
 8003960:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003964:	429a      	cmp	r2, r3
 8003966:	d208      	bcs.n	800397a <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003968:	4b2e      	ldr	r3, [pc, #184]	@ (8003a24 <HAL_RCC_ClockConfig+0x260>)
 800396a:	689b      	ldr	r3, [r3, #8]
 800396c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	689b      	ldr	r3, [r3, #8]
 8003974:	492b      	ldr	r1, [pc, #172]	@ (8003a24 <HAL_RCC_ClockConfig+0x260>)
 8003976:	4313      	orrs	r3, r2
 8003978:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800397a:	4b29      	ldr	r3, [pc, #164]	@ (8003a20 <HAL_RCC_ClockConfig+0x25c>)
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f003 030f 	and.w	r3, r3, #15
 8003982:	683a      	ldr	r2, [r7, #0]
 8003984:	429a      	cmp	r2, r3
 8003986:	d210      	bcs.n	80039aa <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003988:	4b25      	ldr	r3, [pc, #148]	@ (8003a20 <HAL_RCC_ClockConfig+0x25c>)
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	f023 020f 	bic.w	r2, r3, #15
 8003990:	4923      	ldr	r1, [pc, #140]	@ (8003a20 <HAL_RCC_ClockConfig+0x25c>)
 8003992:	683b      	ldr	r3, [r7, #0]
 8003994:	4313      	orrs	r3, r2
 8003996:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003998:	4b21      	ldr	r3, [pc, #132]	@ (8003a20 <HAL_RCC_ClockConfig+0x25c>)
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	f003 030f 	and.w	r3, r3, #15
 80039a0:	683a      	ldr	r2, [r7, #0]
 80039a2:	429a      	cmp	r2, r3
 80039a4:	d001      	beq.n	80039aa <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 80039a6:	2301      	movs	r3, #1
 80039a8:	e036      	b.n	8003a18 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f003 0304 	and.w	r3, r3, #4
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d008      	beq.n	80039c8 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80039b6:	4b1b      	ldr	r3, [pc, #108]	@ (8003a24 <HAL_RCC_ClockConfig+0x260>)
 80039b8:	689b      	ldr	r3, [r3, #8]
 80039ba:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	68db      	ldr	r3, [r3, #12]
 80039c2:	4918      	ldr	r1, [pc, #96]	@ (8003a24 <HAL_RCC_ClockConfig+0x260>)
 80039c4:	4313      	orrs	r3, r2
 80039c6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f003 0308 	and.w	r3, r3, #8
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d009      	beq.n	80039e8 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80039d4:	4b13      	ldr	r3, [pc, #76]	@ (8003a24 <HAL_RCC_ClockConfig+0x260>)
 80039d6:	689b      	ldr	r3, [r3, #8]
 80039d8:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	691b      	ldr	r3, [r3, #16]
 80039e0:	00db      	lsls	r3, r3, #3
 80039e2:	4910      	ldr	r1, [pc, #64]	@ (8003a24 <HAL_RCC_ClockConfig+0x260>)
 80039e4:	4313      	orrs	r3, r2
 80039e6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80039e8:	f000 f826 	bl	8003a38 <HAL_RCC_GetSysClockFreq>
 80039ec:	4602      	mov	r2, r0
 80039ee:	4b0d      	ldr	r3, [pc, #52]	@ (8003a24 <HAL_RCC_ClockConfig+0x260>)
 80039f0:	689b      	ldr	r3, [r3, #8]
 80039f2:	091b      	lsrs	r3, r3, #4
 80039f4:	f003 030f 	and.w	r3, r3, #15
 80039f8:	490c      	ldr	r1, [pc, #48]	@ (8003a2c <HAL_RCC_ClockConfig+0x268>)
 80039fa:	5ccb      	ldrb	r3, [r1, r3]
 80039fc:	f003 031f 	and.w	r3, r3, #31
 8003a00:	fa22 f303 	lsr.w	r3, r2, r3
 8003a04:	4a0a      	ldr	r2, [pc, #40]	@ (8003a30 <HAL_RCC_ClockConfig+0x26c>)
 8003a06:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003a08:	4b0a      	ldr	r3, [pc, #40]	@ (8003a34 <HAL_RCC_ClockConfig+0x270>)
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	4618      	mov	r0, r3
 8003a0e:	f7fc ff2f 	bl	8000870 <HAL_InitTick>
 8003a12:	4603      	mov	r3, r0
 8003a14:	73fb      	strb	r3, [r7, #15]

  return status;
 8003a16:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a18:	4618      	mov	r0, r3
 8003a1a:	3718      	adds	r7, #24
 8003a1c:	46bd      	mov	sp, r7
 8003a1e:	bd80      	pop	{r7, pc}
 8003a20:	40022000 	.word	0x40022000
 8003a24:	40021000 	.word	0x40021000
 8003a28:	04c4b400 	.word	0x04c4b400
 8003a2c:	08004788 	.word	0x08004788
 8003a30:	20000000 	.word	0x20000000
 8003a34:	20000004 	.word	0x20000004

08003a38 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003a38:	b480      	push	{r7}
 8003a3a:	b089      	sub	sp, #36	@ 0x24
 8003a3c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003a3e:	2300      	movs	r3, #0
 8003a40:	61fb      	str	r3, [r7, #28]
 8003a42:	2300      	movs	r3, #0
 8003a44:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003a46:	4b3e      	ldr	r3, [pc, #248]	@ (8003b40 <HAL_RCC_GetSysClockFreq+0x108>)
 8003a48:	689b      	ldr	r3, [r3, #8]
 8003a4a:	f003 030c 	and.w	r3, r3, #12
 8003a4e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003a50:	4b3b      	ldr	r3, [pc, #236]	@ (8003b40 <HAL_RCC_GetSysClockFreq+0x108>)
 8003a52:	68db      	ldr	r3, [r3, #12]
 8003a54:	f003 0303 	and.w	r3, r3, #3
 8003a58:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003a5a:	693b      	ldr	r3, [r7, #16]
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d005      	beq.n	8003a6c <HAL_RCC_GetSysClockFreq+0x34>
 8003a60:	693b      	ldr	r3, [r7, #16]
 8003a62:	2b0c      	cmp	r3, #12
 8003a64:	d121      	bne.n	8003aaa <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	2b01      	cmp	r3, #1
 8003a6a:	d11e      	bne.n	8003aaa <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003a6c:	4b34      	ldr	r3, [pc, #208]	@ (8003b40 <HAL_RCC_GetSysClockFreq+0x108>)
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f003 0308 	and.w	r3, r3, #8
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d107      	bne.n	8003a88 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003a78:	4b31      	ldr	r3, [pc, #196]	@ (8003b40 <HAL_RCC_GetSysClockFreq+0x108>)
 8003a7a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003a7e:	0a1b      	lsrs	r3, r3, #8
 8003a80:	f003 030f 	and.w	r3, r3, #15
 8003a84:	61fb      	str	r3, [r7, #28]
 8003a86:	e005      	b.n	8003a94 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003a88:	4b2d      	ldr	r3, [pc, #180]	@ (8003b40 <HAL_RCC_GetSysClockFreq+0x108>)
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	091b      	lsrs	r3, r3, #4
 8003a8e:	f003 030f 	and.w	r3, r3, #15
 8003a92:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003a94:	4a2b      	ldr	r2, [pc, #172]	@ (8003b44 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003a96:	69fb      	ldr	r3, [r7, #28]
 8003a98:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a9c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003a9e:	693b      	ldr	r3, [r7, #16]
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d10d      	bne.n	8003ac0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003aa4:	69fb      	ldr	r3, [r7, #28]
 8003aa6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003aa8:	e00a      	b.n	8003ac0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003aaa:	693b      	ldr	r3, [r7, #16]
 8003aac:	2b04      	cmp	r3, #4
 8003aae:	d102      	bne.n	8003ab6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003ab0:	4b25      	ldr	r3, [pc, #148]	@ (8003b48 <HAL_RCC_GetSysClockFreq+0x110>)
 8003ab2:	61bb      	str	r3, [r7, #24]
 8003ab4:	e004      	b.n	8003ac0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003ab6:	693b      	ldr	r3, [r7, #16]
 8003ab8:	2b08      	cmp	r3, #8
 8003aba:	d101      	bne.n	8003ac0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003abc:	4b23      	ldr	r3, [pc, #140]	@ (8003b4c <HAL_RCC_GetSysClockFreq+0x114>)
 8003abe:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003ac0:	693b      	ldr	r3, [r7, #16]
 8003ac2:	2b0c      	cmp	r3, #12
 8003ac4:	d134      	bne.n	8003b30 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003ac6:	4b1e      	ldr	r3, [pc, #120]	@ (8003b40 <HAL_RCC_GetSysClockFreq+0x108>)
 8003ac8:	68db      	ldr	r3, [r3, #12]
 8003aca:	f003 0303 	and.w	r3, r3, #3
 8003ace:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003ad0:	68bb      	ldr	r3, [r7, #8]
 8003ad2:	2b02      	cmp	r3, #2
 8003ad4:	d003      	beq.n	8003ade <HAL_RCC_GetSysClockFreq+0xa6>
 8003ad6:	68bb      	ldr	r3, [r7, #8]
 8003ad8:	2b03      	cmp	r3, #3
 8003ada:	d003      	beq.n	8003ae4 <HAL_RCC_GetSysClockFreq+0xac>
 8003adc:	e005      	b.n	8003aea <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003ade:	4b1a      	ldr	r3, [pc, #104]	@ (8003b48 <HAL_RCC_GetSysClockFreq+0x110>)
 8003ae0:	617b      	str	r3, [r7, #20]
      break;
 8003ae2:	e005      	b.n	8003af0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003ae4:	4b19      	ldr	r3, [pc, #100]	@ (8003b4c <HAL_RCC_GetSysClockFreq+0x114>)
 8003ae6:	617b      	str	r3, [r7, #20]
      break;
 8003ae8:	e002      	b.n	8003af0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003aea:	69fb      	ldr	r3, [r7, #28]
 8003aec:	617b      	str	r3, [r7, #20]
      break;
 8003aee:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003af0:	4b13      	ldr	r3, [pc, #76]	@ (8003b40 <HAL_RCC_GetSysClockFreq+0x108>)
 8003af2:	68db      	ldr	r3, [r3, #12]
 8003af4:	091b      	lsrs	r3, r3, #4
 8003af6:	f003 030f 	and.w	r3, r3, #15
 8003afa:	3301      	adds	r3, #1
 8003afc:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003afe:	4b10      	ldr	r3, [pc, #64]	@ (8003b40 <HAL_RCC_GetSysClockFreq+0x108>)
 8003b00:	68db      	ldr	r3, [r3, #12]
 8003b02:	0a1b      	lsrs	r3, r3, #8
 8003b04:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003b08:	697a      	ldr	r2, [r7, #20]
 8003b0a:	fb03 f202 	mul.w	r2, r3, r2
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b14:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003b16:	4b0a      	ldr	r3, [pc, #40]	@ (8003b40 <HAL_RCC_GetSysClockFreq+0x108>)
 8003b18:	68db      	ldr	r3, [r3, #12]
 8003b1a:	0e5b      	lsrs	r3, r3, #25
 8003b1c:	f003 0303 	and.w	r3, r3, #3
 8003b20:	3301      	adds	r3, #1
 8003b22:	005b      	lsls	r3, r3, #1
 8003b24:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003b26:	697a      	ldr	r2, [r7, #20]
 8003b28:	683b      	ldr	r3, [r7, #0]
 8003b2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b2e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003b30:	69bb      	ldr	r3, [r7, #24]
}
 8003b32:	4618      	mov	r0, r3
 8003b34:	3724      	adds	r7, #36	@ 0x24
 8003b36:	46bd      	mov	sp, r7
 8003b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b3c:	4770      	bx	lr
 8003b3e:	bf00      	nop
 8003b40:	40021000 	.word	0x40021000
 8003b44:	08004798 	.word	0x08004798
 8003b48:	00f42400 	.word	0x00f42400
 8003b4c:	007a1200 	.word	0x007a1200

08003b50 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003b50:	b480      	push	{r7}
 8003b52:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003b54:	4b03      	ldr	r3, [pc, #12]	@ (8003b64 <HAL_RCC_GetHCLKFreq+0x14>)
 8003b56:	681b      	ldr	r3, [r3, #0]
}
 8003b58:	4618      	mov	r0, r3
 8003b5a:	46bd      	mov	sp, r7
 8003b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b60:	4770      	bx	lr
 8003b62:	bf00      	nop
 8003b64:	20000000 	.word	0x20000000

08003b68 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003b68:	b580      	push	{r7, lr}
 8003b6a:	b086      	sub	sp, #24
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003b70:	2300      	movs	r3, #0
 8003b72:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003b74:	4b27      	ldr	r3, [pc, #156]	@ (8003c14 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003b76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b78:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d003      	beq.n	8003b88 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003b80:	f7ff f942 	bl	8002e08 <HAL_PWREx_GetVoltageRange>
 8003b84:	6178      	str	r0, [r7, #20]
 8003b86:	e014      	b.n	8003bb2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003b88:	4b22      	ldr	r3, [pc, #136]	@ (8003c14 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003b8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b8c:	4a21      	ldr	r2, [pc, #132]	@ (8003c14 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003b8e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003b92:	6593      	str	r3, [r2, #88]	@ 0x58
 8003b94:	4b1f      	ldr	r3, [pc, #124]	@ (8003c14 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003b96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b98:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b9c:	60fb      	str	r3, [r7, #12]
 8003b9e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003ba0:	f7ff f932 	bl	8002e08 <HAL_PWREx_GetVoltageRange>
 8003ba4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003ba6:	4b1b      	ldr	r3, [pc, #108]	@ (8003c14 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003ba8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003baa:	4a1a      	ldr	r2, [pc, #104]	@ (8003c14 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003bac:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003bb0:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003bb2:	697b      	ldr	r3, [r7, #20]
 8003bb4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003bb8:	d10b      	bne.n	8003bd2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	2b80      	cmp	r3, #128	@ 0x80
 8003bbe:	d913      	bls.n	8003be8 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	2ba0      	cmp	r3, #160	@ 0xa0
 8003bc4:	d902      	bls.n	8003bcc <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003bc6:	2302      	movs	r3, #2
 8003bc8:	613b      	str	r3, [r7, #16]
 8003bca:	e00d      	b.n	8003be8 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003bcc:	2301      	movs	r3, #1
 8003bce:	613b      	str	r3, [r7, #16]
 8003bd0:	e00a      	b.n	8003be8 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	2b7f      	cmp	r3, #127	@ 0x7f
 8003bd6:	d902      	bls.n	8003bde <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8003bd8:	2302      	movs	r3, #2
 8003bda:	613b      	str	r3, [r7, #16]
 8003bdc:	e004      	b.n	8003be8 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	2b70      	cmp	r3, #112	@ 0x70
 8003be2:	d101      	bne.n	8003be8 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003be4:	2301      	movs	r3, #1
 8003be6:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003be8:	4b0b      	ldr	r3, [pc, #44]	@ (8003c18 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f023 020f 	bic.w	r2, r3, #15
 8003bf0:	4909      	ldr	r1, [pc, #36]	@ (8003c18 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003bf2:	693b      	ldr	r3, [r7, #16]
 8003bf4:	4313      	orrs	r3, r2
 8003bf6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003bf8:	4b07      	ldr	r3, [pc, #28]	@ (8003c18 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	f003 030f 	and.w	r3, r3, #15
 8003c00:	693a      	ldr	r2, [r7, #16]
 8003c02:	429a      	cmp	r2, r3
 8003c04:	d001      	beq.n	8003c0a <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8003c06:	2301      	movs	r3, #1
 8003c08:	e000      	b.n	8003c0c <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8003c0a:	2300      	movs	r3, #0
}
 8003c0c:	4618      	mov	r0, r3
 8003c0e:	3718      	adds	r7, #24
 8003c10:	46bd      	mov	sp, r7
 8003c12:	bd80      	pop	{r7, pc}
 8003c14:	40021000 	.word	0x40021000
 8003c18:	40022000 	.word	0x40022000

08003c1c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003c1c:	b480      	push	{r7}
 8003c1e:	b087      	sub	sp, #28
 8003c20:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003c22:	4b2d      	ldr	r3, [pc, #180]	@ (8003cd8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003c24:	68db      	ldr	r3, [r3, #12]
 8003c26:	f003 0303 	and.w	r3, r3, #3
 8003c2a:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	2b03      	cmp	r3, #3
 8003c30:	d00b      	beq.n	8003c4a <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	2b03      	cmp	r3, #3
 8003c36:	d825      	bhi.n	8003c84 <RCC_GetSysClockFreqFromPLLSource+0x68>
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	2b01      	cmp	r3, #1
 8003c3c:	d008      	beq.n	8003c50 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	2b02      	cmp	r3, #2
 8003c42:	d11f      	bne.n	8003c84 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8003c44:	4b25      	ldr	r3, [pc, #148]	@ (8003cdc <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003c46:	613b      	str	r3, [r7, #16]
    break;
 8003c48:	e01f      	b.n	8003c8a <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8003c4a:	4b25      	ldr	r3, [pc, #148]	@ (8003ce0 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8003c4c:	613b      	str	r3, [r7, #16]
    break;
 8003c4e:	e01c      	b.n	8003c8a <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003c50:	4b21      	ldr	r3, [pc, #132]	@ (8003cd8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f003 0308 	and.w	r3, r3, #8
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d107      	bne.n	8003c6c <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003c5c:	4b1e      	ldr	r3, [pc, #120]	@ (8003cd8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003c5e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003c62:	0a1b      	lsrs	r3, r3, #8
 8003c64:	f003 030f 	and.w	r3, r3, #15
 8003c68:	617b      	str	r3, [r7, #20]
 8003c6a:	e005      	b.n	8003c78 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003c6c:	4b1a      	ldr	r3, [pc, #104]	@ (8003cd8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	091b      	lsrs	r3, r3, #4
 8003c72:	f003 030f 	and.w	r3, r3, #15
 8003c76:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8003c78:	4a1a      	ldr	r2, [pc, #104]	@ (8003ce4 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8003c7a:	697b      	ldr	r3, [r7, #20]
 8003c7c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c80:	613b      	str	r3, [r7, #16]
    break;
 8003c82:	e002      	b.n	8003c8a <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8003c84:	2300      	movs	r3, #0
 8003c86:	613b      	str	r3, [r7, #16]
    break;
 8003c88:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003c8a:	4b13      	ldr	r3, [pc, #76]	@ (8003cd8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003c8c:	68db      	ldr	r3, [r3, #12]
 8003c8e:	091b      	lsrs	r3, r3, #4
 8003c90:	f003 030f 	and.w	r3, r3, #15
 8003c94:	3301      	adds	r3, #1
 8003c96:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003c98:	4b0f      	ldr	r3, [pc, #60]	@ (8003cd8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003c9a:	68db      	ldr	r3, [r3, #12]
 8003c9c:	0a1b      	lsrs	r3, r3, #8
 8003c9e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003ca2:	693a      	ldr	r2, [r7, #16]
 8003ca4:	fb03 f202 	mul.w	r2, r3, r2
 8003ca8:	68bb      	ldr	r3, [r7, #8]
 8003caa:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cae:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003cb0:	4b09      	ldr	r3, [pc, #36]	@ (8003cd8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003cb2:	68db      	ldr	r3, [r3, #12]
 8003cb4:	0e5b      	lsrs	r3, r3, #25
 8003cb6:	f003 0303 	and.w	r3, r3, #3
 8003cba:	3301      	adds	r3, #1
 8003cbc:	005b      	lsls	r3, r3, #1
 8003cbe:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8003cc0:	693a      	ldr	r2, [r7, #16]
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cc8:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8003cca:	683b      	ldr	r3, [r7, #0]
}
 8003ccc:	4618      	mov	r0, r3
 8003cce:	371c      	adds	r7, #28
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd6:	4770      	bx	lr
 8003cd8:	40021000 	.word	0x40021000
 8003cdc:	00f42400 	.word	0x00f42400
 8003ce0:	007a1200 	.word	0x007a1200
 8003ce4:	08004798 	.word	0x08004798

08003ce8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003ce8:	b580      	push	{r7, lr}
 8003cea:	b086      	sub	sp, #24
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003cf0:	2300      	movs	r3, #0
 8003cf2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003cf4:	2300      	movs	r3, #0
 8003cf6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d040      	beq.n	8003d86 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003d08:	2b80      	cmp	r3, #128	@ 0x80
 8003d0a:	d02a      	beq.n	8003d62 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003d0c:	2b80      	cmp	r3, #128	@ 0x80
 8003d0e:	d825      	bhi.n	8003d5c <HAL_RCCEx_PeriphCLKConfig+0x74>
 8003d10:	2b60      	cmp	r3, #96	@ 0x60
 8003d12:	d026      	beq.n	8003d62 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003d14:	2b60      	cmp	r3, #96	@ 0x60
 8003d16:	d821      	bhi.n	8003d5c <HAL_RCCEx_PeriphCLKConfig+0x74>
 8003d18:	2b40      	cmp	r3, #64	@ 0x40
 8003d1a:	d006      	beq.n	8003d2a <HAL_RCCEx_PeriphCLKConfig+0x42>
 8003d1c:	2b40      	cmp	r3, #64	@ 0x40
 8003d1e:	d81d      	bhi.n	8003d5c <HAL_RCCEx_PeriphCLKConfig+0x74>
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d009      	beq.n	8003d38 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8003d24:	2b20      	cmp	r3, #32
 8003d26:	d010      	beq.n	8003d4a <HAL_RCCEx_PeriphCLKConfig+0x62>
 8003d28:	e018      	b.n	8003d5c <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003d2a:	4b89      	ldr	r3, [pc, #548]	@ (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003d2c:	68db      	ldr	r3, [r3, #12]
 8003d2e:	4a88      	ldr	r2, [pc, #544]	@ (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003d30:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d34:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003d36:	e015      	b.n	8003d64 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	3304      	adds	r3, #4
 8003d3c:	2100      	movs	r1, #0
 8003d3e:	4618      	mov	r0, r3
 8003d40:	f000 fb02 	bl	8004348 <RCCEx_PLLSAI1_Config>
 8003d44:	4603      	mov	r3, r0
 8003d46:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003d48:	e00c      	b.n	8003d64 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	3320      	adds	r3, #32
 8003d4e:	2100      	movs	r1, #0
 8003d50:	4618      	mov	r0, r3
 8003d52:	f000 fbed 	bl	8004530 <RCCEx_PLLSAI2_Config>
 8003d56:	4603      	mov	r3, r0
 8003d58:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003d5a:	e003      	b.n	8003d64 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003d5c:	2301      	movs	r3, #1
 8003d5e:	74fb      	strb	r3, [r7, #19]
      break;
 8003d60:	e000      	b.n	8003d64 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8003d62:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003d64:	7cfb      	ldrb	r3, [r7, #19]
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d10b      	bne.n	8003d82 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003d6a:	4b79      	ldr	r3, [pc, #484]	@ (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003d6c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003d70:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003d78:	4975      	ldr	r1, [pc, #468]	@ (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003d7a:	4313      	orrs	r3, r2
 8003d7c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8003d80:	e001      	b.n	8003d86 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d82:	7cfb      	ldrb	r3, [r7, #19]
 8003d84:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d047      	beq.n	8003e22 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d96:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d9a:	d030      	beq.n	8003dfe <HAL_RCCEx_PeriphCLKConfig+0x116>
 8003d9c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003da0:	d82a      	bhi.n	8003df8 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8003da2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003da6:	d02a      	beq.n	8003dfe <HAL_RCCEx_PeriphCLKConfig+0x116>
 8003da8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003dac:	d824      	bhi.n	8003df8 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8003dae:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003db2:	d008      	beq.n	8003dc6 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8003db4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003db8:	d81e      	bhi.n	8003df8 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d00a      	beq.n	8003dd4 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8003dbe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003dc2:	d010      	beq.n	8003de6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8003dc4:	e018      	b.n	8003df8 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003dc6:	4b62      	ldr	r3, [pc, #392]	@ (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003dc8:	68db      	ldr	r3, [r3, #12]
 8003dca:	4a61      	ldr	r2, [pc, #388]	@ (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003dcc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003dd0:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003dd2:	e015      	b.n	8003e00 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	3304      	adds	r3, #4
 8003dd8:	2100      	movs	r1, #0
 8003dda:	4618      	mov	r0, r3
 8003ddc:	f000 fab4 	bl	8004348 <RCCEx_PLLSAI1_Config>
 8003de0:	4603      	mov	r3, r0
 8003de2:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003de4:	e00c      	b.n	8003e00 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	3320      	adds	r3, #32
 8003dea:	2100      	movs	r1, #0
 8003dec:	4618      	mov	r0, r3
 8003dee:	f000 fb9f 	bl	8004530 <RCCEx_PLLSAI2_Config>
 8003df2:	4603      	mov	r3, r0
 8003df4:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003df6:	e003      	b.n	8003e00 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003df8:	2301      	movs	r3, #1
 8003dfa:	74fb      	strb	r3, [r7, #19]
      break;
 8003dfc:	e000      	b.n	8003e00 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8003dfe:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003e00:	7cfb      	ldrb	r3, [r7, #19]
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d10b      	bne.n	8003e1e <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003e06:	4b52      	ldr	r3, [pc, #328]	@ (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003e08:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003e0c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e14:	494e      	ldr	r1, [pc, #312]	@ (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003e16:	4313      	orrs	r3, r2
 8003e18:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8003e1c:	e001      	b.n	8003e22 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e1e:	7cfb      	ldrb	r3, [r7, #19]
 8003e20:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	f000 809f 	beq.w	8003f6e <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003e30:	2300      	movs	r3, #0
 8003e32:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003e34:	4b46      	ldr	r3, [pc, #280]	@ (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003e36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e38:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d101      	bne.n	8003e44 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8003e40:	2301      	movs	r3, #1
 8003e42:	e000      	b.n	8003e46 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8003e44:	2300      	movs	r3, #0
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d00d      	beq.n	8003e66 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e4a:	4b41      	ldr	r3, [pc, #260]	@ (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003e4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e4e:	4a40      	ldr	r2, [pc, #256]	@ (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003e50:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003e54:	6593      	str	r3, [r2, #88]	@ 0x58
 8003e56:	4b3e      	ldr	r3, [pc, #248]	@ (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003e58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e5a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e5e:	60bb      	str	r3, [r7, #8]
 8003e60:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003e62:	2301      	movs	r3, #1
 8003e64:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003e66:	4b3b      	ldr	r3, [pc, #236]	@ (8003f54 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	4a3a      	ldr	r2, [pc, #232]	@ (8003f54 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8003e6c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e70:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003e72:	f7fc fd4d 	bl	8000910 <HAL_GetTick>
 8003e76:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003e78:	e009      	b.n	8003e8e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e7a:	f7fc fd49 	bl	8000910 <HAL_GetTick>
 8003e7e:	4602      	mov	r2, r0
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	1ad3      	subs	r3, r2, r3
 8003e84:	2b02      	cmp	r3, #2
 8003e86:	d902      	bls.n	8003e8e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8003e88:	2303      	movs	r3, #3
 8003e8a:	74fb      	strb	r3, [r7, #19]
        break;
 8003e8c:	e005      	b.n	8003e9a <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003e8e:	4b31      	ldr	r3, [pc, #196]	@ (8003f54 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d0ef      	beq.n	8003e7a <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8003e9a:	7cfb      	ldrb	r3, [r7, #19]
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d15b      	bne.n	8003f58 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003ea0:	4b2b      	ldr	r3, [pc, #172]	@ (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003ea2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ea6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003eaa:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003eac:	697b      	ldr	r3, [r7, #20]
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d01f      	beq.n	8003ef2 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003eb8:	697a      	ldr	r2, [r7, #20]
 8003eba:	429a      	cmp	r2, r3
 8003ebc:	d019      	beq.n	8003ef2 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003ebe:	4b24      	ldr	r3, [pc, #144]	@ (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003ec0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ec4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003ec8:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003eca:	4b21      	ldr	r3, [pc, #132]	@ (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003ecc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ed0:	4a1f      	ldr	r2, [pc, #124]	@ (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003ed2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ed6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003eda:	4b1d      	ldr	r3, [pc, #116]	@ (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003edc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ee0:	4a1b      	ldr	r2, [pc, #108]	@ (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003ee2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003ee6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003eea:	4a19      	ldr	r2, [pc, #100]	@ (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003eec:	697b      	ldr	r3, [r7, #20]
 8003eee:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003ef2:	697b      	ldr	r3, [r7, #20]
 8003ef4:	f003 0301 	and.w	r3, r3, #1
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d016      	beq.n	8003f2a <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003efc:	f7fc fd08 	bl	8000910 <HAL_GetTick>
 8003f00:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003f02:	e00b      	b.n	8003f1c <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f04:	f7fc fd04 	bl	8000910 <HAL_GetTick>
 8003f08:	4602      	mov	r2, r0
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	1ad3      	subs	r3, r2, r3
 8003f0e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f12:	4293      	cmp	r3, r2
 8003f14:	d902      	bls.n	8003f1c <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8003f16:	2303      	movs	r3, #3
 8003f18:	74fb      	strb	r3, [r7, #19]
            break;
 8003f1a:	e006      	b.n	8003f2a <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003f1c:	4b0c      	ldr	r3, [pc, #48]	@ (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003f1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f22:	f003 0302 	and.w	r3, r3, #2
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d0ec      	beq.n	8003f04 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8003f2a:	7cfb      	ldrb	r3, [r7, #19]
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d10c      	bne.n	8003f4a <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003f30:	4b07      	ldr	r3, [pc, #28]	@ (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003f32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f36:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f40:	4903      	ldr	r1, [pc, #12]	@ (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003f42:	4313      	orrs	r3, r2
 8003f44:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003f48:	e008      	b.n	8003f5c <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003f4a:	7cfb      	ldrb	r3, [r7, #19]
 8003f4c:	74bb      	strb	r3, [r7, #18]
 8003f4e:	e005      	b.n	8003f5c <HAL_RCCEx_PeriphCLKConfig+0x274>
 8003f50:	40021000 	.word	0x40021000
 8003f54:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f58:	7cfb      	ldrb	r3, [r7, #19]
 8003f5a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003f5c:	7c7b      	ldrb	r3, [r7, #17]
 8003f5e:	2b01      	cmp	r3, #1
 8003f60:	d105      	bne.n	8003f6e <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f62:	4ba0      	ldr	r3, [pc, #640]	@ (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003f64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f66:	4a9f      	ldr	r2, [pc, #636]	@ (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003f68:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003f6c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f003 0301 	and.w	r3, r3, #1
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d00a      	beq.n	8003f90 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003f7a:	4b9a      	ldr	r3, [pc, #616]	@ (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003f7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f80:	f023 0203 	bic.w	r2, r3, #3
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f88:	4996      	ldr	r1, [pc, #600]	@ (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003f8a:	4313      	orrs	r3, r2
 8003f8c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	f003 0302 	and.w	r3, r3, #2
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d00a      	beq.n	8003fb2 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003f9c:	4b91      	ldr	r3, [pc, #580]	@ (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003f9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fa2:	f023 020c 	bic.w	r2, r3, #12
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003faa:	498e      	ldr	r1, [pc, #568]	@ (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003fac:	4313      	orrs	r3, r2
 8003fae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f003 0304 	and.w	r3, r3, #4
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d00a      	beq.n	8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003fbe:	4b89      	ldr	r3, [pc, #548]	@ (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003fc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fc4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fcc:	4985      	ldr	r1, [pc, #532]	@ (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003fce:	4313      	orrs	r3, r2
 8003fd0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	f003 0308 	and.w	r3, r3, #8
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d00a      	beq.n	8003ff6 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003fe0:	4b80      	ldr	r3, [pc, #512]	@ (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003fe2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fe6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003fee:	497d      	ldr	r1, [pc, #500]	@ (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003ff0:	4313      	orrs	r3, r2
 8003ff2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	f003 0310 	and.w	r3, r3, #16
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d00a      	beq.n	8004018 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004002:	4b78      	ldr	r3, [pc, #480]	@ (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004004:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004008:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004010:	4974      	ldr	r1, [pc, #464]	@ (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004012:	4313      	orrs	r3, r2
 8004014:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f003 0320 	and.w	r3, r3, #32
 8004020:	2b00      	cmp	r3, #0
 8004022:	d00a      	beq.n	800403a <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004024:	4b6f      	ldr	r3, [pc, #444]	@ (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004026:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800402a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004032:	496c      	ldr	r1, [pc, #432]	@ (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004034:	4313      	orrs	r3, r2
 8004036:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004042:	2b00      	cmp	r3, #0
 8004044:	d00a      	beq.n	800405c <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004046:	4b67      	ldr	r3, [pc, #412]	@ (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004048:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800404c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004054:	4963      	ldr	r1, [pc, #396]	@ (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004056:	4313      	orrs	r3, r2
 8004058:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004064:	2b00      	cmp	r3, #0
 8004066:	d00a      	beq.n	800407e <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004068:	4b5e      	ldr	r3, [pc, #376]	@ (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800406a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800406e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004076:	495b      	ldr	r1, [pc, #364]	@ (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004078:	4313      	orrs	r3, r2
 800407a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004086:	2b00      	cmp	r3, #0
 8004088:	d00a      	beq.n	80040a0 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800408a:	4b56      	ldr	r3, [pc, #344]	@ (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800408c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004090:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004098:	4952      	ldr	r1, [pc, #328]	@ (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800409a:	4313      	orrs	r3, r2
 800409c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d00a      	beq.n	80040c2 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80040ac:	4b4d      	ldr	r3, [pc, #308]	@ (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80040ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040b2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040ba:	494a      	ldr	r1, [pc, #296]	@ (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80040bc:	4313      	orrs	r3, r2
 80040be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d00a      	beq.n	80040e4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80040ce:	4b45      	ldr	r3, [pc, #276]	@ (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80040d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040d4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040dc:	4941      	ldr	r1, [pc, #260]	@ (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80040de:	4313      	orrs	r3, r2
 80040e0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d00a      	beq.n	8004106 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80040f0:	4b3c      	ldr	r3, [pc, #240]	@ (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80040f2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80040f6:	f023 0203 	bic.w	r2, r3, #3
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80040fe:	4939      	ldr	r1, [pc, #228]	@ (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004100:	4313      	orrs	r3, r2
 8004102:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800410e:	2b00      	cmp	r3, #0
 8004110:	d028      	beq.n	8004164 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004112:	4b34      	ldr	r3, [pc, #208]	@ (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004114:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004118:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004120:	4930      	ldr	r1, [pc, #192]	@ (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004122:	4313      	orrs	r3, r2
 8004124:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800412c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004130:	d106      	bne.n	8004140 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004132:	4b2c      	ldr	r3, [pc, #176]	@ (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004134:	68db      	ldr	r3, [r3, #12]
 8004136:	4a2b      	ldr	r2, [pc, #172]	@ (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004138:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800413c:	60d3      	str	r3, [r2, #12]
 800413e:	e011      	b.n	8004164 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004144:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004148:	d10c      	bne.n	8004164 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	3304      	adds	r3, #4
 800414e:	2101      	movs	r1, #1
 8004150:	4618      	mov	r0, r3
 8004152:	f000 f8f9 	bl	8004348 <RCCEx_PLLSAI1_Config>
 8004156:	4603      	mov	r3, r0
 8004158:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800415a:	7cfb      	ldrb	r3, [r7, #19]
 800415c:	2b00      	cmp	r3, #0
 800415e:	d001      	beq.n	8004164 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8004160:	7cfb      	ldrb	r3, [r7, #19]
 8004162:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800416c:	2b00      	cmp	r3, #0
 800416e:	d04d      	beq.n	800420c <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004174:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004178:	d108      	bne.n	800418c <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 800417a:	4b1a      	ldr	r3, [pc, #104]	@ (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800417c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004180:	4a18      	ldr	r2, [pc, #96]	@ (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004182:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004186:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 800418a:	e012      	b.n	80041b2 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 800418c:	4b15      	ldr	r3, [pc, #84]	@ (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800418e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004192:	4a14      	ldr	r2, [pc, #80]	@ (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004194:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004198:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 800419c:	4b11      	ldr	r3, [pc, #68]	@ (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800419e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041a2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80041aa:	490e      	ldr	r1, [pc, #56]	@ (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80041ac:	4313      	orrs	r3, r2
 80041ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80041b6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80041ba:	d106      	bne.n	80041ca <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80041bc:	4b09      	ldr	r3, [pc, #36]	@ (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80041be:	68db      	ldr	r3, [r3, #12]
 80041c0:	4a08      	ldr	r2, [pc, #32]	@ (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80041c2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80041c6:	60d3      	str	r3, [r2, #12]
 80041c8:	e020      	b.n	800420c <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80041ce:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80041d2:	d109      	bne.n	80041e8 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80041d4:	4b03      	ldr	r3, [pc, #12]	@ (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80041d6:	68db      	ldr	r3, [r3, #12]
 80041d8:	4a02      	ldr	r2, [pc, #8]	@ (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80041da:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80041de:	60d3      	str	r3, [r2, #12]
 80041e0:	e014      	b.n	800420c <HAL_RCCEx_PeriphCLKConfig+0x524>
 80041e2:	bf00      	nop
 80041e4:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80041ec:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80041f0:	d10c      	bne.n	800420c <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	3304      	adds	r3, #4
 80041f6:	2101      	movs	r1, #1
 80041f8:	4618      	mov	r0, r3
 80041fa:	f000 f8a5 	bl	8004348 <RCCEx_PLLSAI1_Config>
 80041fe:	4603      	mov	r3, r0
 8004200:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004202:	7cfb      	ldrb	r3, [r7, #19]
 8004204:	2b00      	cmp	r3, #0
 8004206:	d001      	beq.n	800420c <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8004208:	7cfb      	ldrb	r3, [r7, #19]
 800420a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004214:	2b00      	cmp	r3, #0
 8004216:	d028      	beq.n	800426a <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004218:	4b4a      	ldr	r3, [pc, #296]	@ (8004344 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800421a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800421e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004226:	4947      	ldr	r1, [pc, #284]	@ (8004344 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004228:	4313      	orrs	r3, r2
 800422a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004232:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004236:	d106      	bne.n	8004246 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004238:	4b42      	ldr	r3, [pc, #264]	@ (8004344 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800423a:	68db      	ldr	r3, [r3, #12]
 800423c:	4a41      	ldr	r2, [pc, #260]	@ (8004344 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800423e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004242:	60d3      	str	r3, [r2, #12]
 8004244:	e011      	b.n	800426a <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800424a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800424e:	d10c      	bne.n	800426a <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	3304      	adds	r3, #4
 8004254:	2101      	movs	r1, #1
 8004256:	4618      	mov	r0, r3
 8004258:	f000 f876 	bl	8004348 <RCCEx_PLLSAI1_Config>
 800425c:	4603      	mov	r3, r0
 800425e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004260:	7cfb      	ldrb	r3, [r7, #19]
 8004262:	2b00      	cmp	r3, #0
 8004264:	d001      	beq.n	800426a <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8004266:	7cfb      	ldrb	r3, [r7, #19]
 8004268:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004272:	2b00      	cmp	r3, #0
 8004274:	d01e      	beq.n	80042b4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004276:	4b33      	ldr	r3, [pc, #204]	@ (8004344 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004278:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800427c:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004286:	492f      	ldr	r1, [pc, #188]	@ (8004344 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004288:	4313      	orrs	r3, r2
 800428a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004294:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004298:	d10c      	bne.n	80042b4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	3304      	adds	r3, #4
 800429e:	2102      	movs	r1, #2
 80042a0:	4618      	mov	r0, r3
 80042a2:	f000 f851 	bl	8004348 <RCCEx_PLLSAI1_Config>
 80042a6:	4603      	mov	r3, r0
 80042a8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80042aa:	7cfb      	ldrb	r3, [r7, #19]
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d001      	beq.n	80042b4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 80042b0:	7cfb      	ldrb	r3, [r7, #19]
 80042b2:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d00b      	beq.n	80042d8 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80042c0:	4b20      	ldr	r3, [pc, #128]	@ (8004344 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80042c2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80042c6:	f023 0204 	bic.w	r2, r3, #4
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80042d0:	491c      	ldr	r1, [pc, #112]	@ (8004344 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80042d2:	4313      	orrs	r3, r2
 80042d4:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d00b      	beq.n	80042fc <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80042e4:	4b17      	ldr	r3, [pc, #92]	@ (8004344 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80042e6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80042ea:	f023 0218 	bic.w	r2, r3, #24
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042f4:	4913      	ldr	r1, [pc, #76]	@ (8004344 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80042f6:	4313      	orrs	r3, r2
 80042f8:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004304:	2b00      	cmp	r3, #0
 8004306:	d017      	beq.n	8004338 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8004308:	4b0e      	ldr	r3, [pc, #56]	@ (8004344 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800430a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800430e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004318:	490a      	ldr	r1, [pc, #40]	@ (8004344 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800431a:	4313      	orrs	r3, r2
 800431c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004326:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800432a:	d105      	bne.n	8004338 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800432c:	4b05      	ldr	r3, [pc, #20]	@ (8004344 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800432e:	68db      	ldr	r3, [r3, #12]
 8004330:	4a04      	ldr	r2, [pc, #16]	@ (8004344 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004332:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004336:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004338:	7cbb      	ldrb	r3, [r7, #18]
}
 800433a:	4618      	mov	r0, r3
 800433c:	3718      	adds	r7, #24
 800433e:	46bd      	mov	sp, r7
 8004340:	bd80      	pop	{r7, pc}
 8004342:	bf00      	nop
 8004344:	40021000 	.word	0x40021000

08004348 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004348:	b580      	push	{r7, lr}
 800434a:	b084      	sub	sp, #16
 800434c:	af00      	add	r7, sp, #0
 800434e:	6078      	str	r0, [r7, #4]
 8004350:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004352:	2300      	movs	r3, #0
 8004354:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004356:	4b72      	ldr	r3, [pc, #456]	@ (8004520 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004358:	68db      	ldr	r3, [r3, #12]
 800435a:	f003 0303 	and.w	r3, r3, #3
 800435e:	2b00      	cmp	r3, #0
 8004360:	d00e      	beq.n	8004380 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004362:	4b6f      	ldr	r3, [pc, #444]	@ (8004520 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004364:	68db      	ldr	r3, [r3, #12]
 8004366:	f003 0203 	and.w	r2, r3, #3
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	429a      	cmp	r2, r3
 8004370:	d103      	bne.n	800437a <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
       ||
 8004376:	2b00      	cmp	r3, #0
 8004378:	d142      	bne.n	8004400 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 800437a:	2301      	movs	r3, #1
 800437c:	73fb      	strb	r3, [r7, #15]
 800437e:	e03f      	b.n	8004400 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	2b03      	cmp	r3, #3
 8004386:	d018      	beq.n	80043ba <RCCEx_PLLSAI1_Config+0x72>
 8004388:	2b03      	cmp	r3, #3
 800438a:	d825      	bhi.n	80043d8 <RCCEx_PLLSAI1_Config+0x90>
 800438c:	2b01      	cmp	r3, #1
 800438e:	d002      	beq.n	8004396 <RCCEx_PLLSAI1_Config+0x4e>
 8004390:	2b02      	cmp	r3, #2
 8004392:	d009      	beq.n	80043a8 <RCCEx_PLLSAI1_Config+0x60>
 8004394:	e020      	b.n	80043d8 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004396:	4b62      	ldr	r3, [pc, #392]	@ (8004520 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f003 0302 	and.w	r3, r3, #2
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d11d      	bne.n	80043de <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 80043a2:	2301      	movs	r3, #1
 80043a4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80043a6:	e01a      	b.n	80043de <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80043a8:	4b5d      	ldr	r3, [pc, #372]	@ (8004520 <RCCEx_PLLSAI1_Config+0x1d8>)
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d116      	bne.n	80043e2 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 80043b4:	2301      	movs	r3, #1
 80043b6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80043b8:	e013      	b.n	80043e2 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80043ba:	4b59      	ldr	r3, [pc, #356]	@ (8004520 <RCCEx_PLLSAI1_Config+0x1d8>)
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d10f      	bne.n	80043e6 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80043c6:	4b56      	ldr	r3, [pc, #344]	@ (8004520 <RCCEx_PLLSAI1_Config+0x1d8>)
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d109      	bne.n	80043e6 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 80043d2:	2301      	movs	r3, #1
 80043d4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80043d6:	e006      	b.n	80043e6 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 80043d8:	2301      	movs	r3, #1
 80043da:	73fb      	strb	r3, [r7, #15]
      break;
 80043dc:	e004      	b.n	80043e8 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80043de:	bf00      	nop
 80043e0:	e002      	b.n	80043e8 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80043e2:	bf00      	nop
 80043e4:	e000      	b.n	80043e8 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80043e6:	bf00      	nop
    }

    if(status == HAL_OK)
 80043e8:	7bfb      	ldrb	r3, [r7, #15]
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d108      	bne.n	8004400 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 80043ee:	4b4c      	ldr	r3, [pc, #304]	@ (8004520 <RCCEx_PLLSAI1_Config+0x1d8>)
 80043f0:	68db      	ldr	r3, [r3, #12]
 80043f2:	f023 0203 	bic.w	r2, r3, #3
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	4949      	ldr	r1, [pc, #292]	@ (8004520 <RCCEx_PLLSAI1_Config+0x1d8>)
 80043fc:	4313      	orrs	r3, r2
 80043fe:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8004400:	7bfb      	ldrb	r3, [r7, #15]
 8004402:	2b00      	cmp	r3, #0
 8004404:	f040 8086 	bne.w	8004514 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004408:	4b45      	ldr	r3, [pc, #276]	@ (8004520 <RCCEx_PLLSAI1_Config+0x1d8>)
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	4a44      	ldr	r2, [pc, #272]	@ (8004520 <RCCEx_PLLSAI1_Config+0x1d8>)
 800440e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004412:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004414:	f7fc fa7c 	bl	8000910 <HAL_GetTick>
 8004418:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800441a:	e009      	b.n	8004430 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800441c:	f7fc fa78 	bl	8000910 <HAL_GetTick>
 8004420:	4602      	mov	r2, r0
 8004422:	68bb      	ldr	r3, [r7, #8]
 8004424:	1ad3      	subs	r3, r2, r3
 8004426:	2b02      	cmp	r3, #2
 8004428:	d902      	bls.n	8004430 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800442a:	2303      	movs	r3, #3
 800442c:	73fb      	strb	r3, [r7, #15]
        break;
 800442e:	e005      	b.n	800443c <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004430:	4b3b      	ldr	r3, [pc, #236]	@ (8004520 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004438:	2b00      	cmp	r3, #0
 800443a:	d1ef      	bne.n	800441c <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 800443c:	7bfb      	ldrb	r3, [r7, #15]
 800443e:	2b00      	cmp	r3, #0
 8004440:	d168      	bne.n	8004514 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004442:	683b      	ldr	r3, [r7, #0]
 8004444:	2b00      	cmp	r3, #0
 8004446:	d113      	bne.n	8004470 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004448:	4b35      	ldr	r3, [pc, #212]	@ (8004520 <RCCEx_PLLSAI1_Config+0x1d8>)
 800444a:	691a      	ldr	r2, [r3, #16]
 800444c:	4b35      	ldr	r3, [pc, #212]	@ (8004524 <RCCEx_PLLSAI1_Config+0x1dc>)
 800444e:	4013      	ands	r3, r2
 8004450:	687a      	ldr	r2, [r7, #4]
 8004452:	6892      	ldr	r2, [r2, #8]
 8004454:	0211      	lsls	r1, r2, #8
 8004456:	687a      	ldr	r2, [r7, #4]
 8004458:	68d2      	ldr	r2, [r2, #12]
 800445a:	06d2      	lsls	r2, r2, #27
 800445c:	4311      	orrs	r1, r2
 800445e:	687a      	ldr	r2, [r7, #4]
 8004460:	6852      	ldr	r2, [r2, #4]
 8004462:	3a01      	subs	r2, #1
 8004464:	0112      	lsls	r2, r2, #4
 8004466:	430a      	orrs	r2, r1
 8004468:	492d      	ldr	r1, [pc, #180]	@ (8004520 <RCCEx_PLLSAI1_Config+0x1d8>)
 800446a:	4313      	orrs	r3, r2
 800446c:	610b      	str	r3, [r1, #16]
 800446e:	e02d      	b.n	80044cc <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004470:	683b      	ldr	r3, [r7, #0]
 8004472:	2b01      	cmp	r3, #1
 8004474:	d115      	bne.n	80044a2 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004476:	4b2a      	ldr	r3, [pc, #168]	@ (8004520 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004478:	691a      	ldr	r2, [r3, #16]
 800447a:	4b2b      	ldr	r3, [pc, #172]	@ (8004528 <RCCEx_PLLSAI1_Config+0x1e0>)
 800447c:	4013      	ands	r3, r2
 800447e:	687a      	ldr	r2, [r7, #4]
 8004480:	6892      	ldr	r2, [r2, #8]
 8004482:	0211      	lsls	r1, r2, #8
 8004484:	687a      	ldr	r2, [r7, #4]
 8004486:	6912      	ldr	r2, [r2, #16]
 8004488:	0852      	lsrs	r2, r2, #1
 800448a:	3a01      	subs	r2, #1
 800448c:	0552      	lsls	r2, r2, #21
 800448e:	4311      	orrs	r1, r2
 8004490:	687a      	ldr	r2, [r7, #4]
 8004492:	6852      	ldr	r2, [r2, #4]
 8004494:	3a01      	subs	r2, #1
 8004496:	0112      	lsls	r2, r2, #4
 8004498:	430a      	orrs	r2, r1
 800449a:	4921      	ldr	r1, [pc, #132]	@ (8004520 <RCCEx_PLLSAI1_Config+0x1d8>)
 800449c:	4313      	orrs	r3, r2
 800449e:	610b      	str	r3, [r1, #16]
 80044a0:	e014      	b.n	80044cc <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80044a2:	4b1f      	ldr	r3, [pc, #124]	@ (8004520 <RCCEx_PLLSAI1_Config+0x1d8>)
 80044a4:	691a      	ldr	r2, [r3, #16]
 80044a6:	4b21      	ldr	r3, [pc, #132]	@ (800452c <RCCEx_PLLSAI1_Config+0x1e4>)
 80044a8:	4013      	ands	r3, r2
 80044aa:	687a      	ldr	r2, [r7, #4]
 80044ac:	6892      	ldr	r2, [r2, #8]
 80044ae:	0211      	lsls	r1, r2, #8
 80044b0:	687a      	ldr	r2, [r7, #4]
 80044b2:	6952      	ldr	r2, [r2, #20]
 80044b4:	0852      	lsrs	r2, r2, #1
 80044b6:	3a01      	subs	r2, #1
 80044b8:	0652      	lsls	r2, r2, #25
 80044ba:	4311      	orrs	r1, r2
 80044bc:	687a      	ldr	r2, [r7, #4]
 80044be:	6852      	ldr	r2, [r2, #4]
 80044c0:	3a01      	subs	r2, #1
 80044c2:	0112      	lsls	r2, r2, #4
 80044c4:	430a      	orrs	r2, r1
 80044c6:	4916      	ldr	r1, [pc, #88]	@ (8004520 <RCCEx_PLLSAI1_Config+0x1d8>)
 80044c8:	4313      	orrs	r3, r2
 80044ca:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80044cc:	4b14      	ldr	r3, [pc, #80]	@ (8004520 <RCCEx_PLLSAI1_Config+0x1d8>)
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	4a13      	ldr	r2, [pc, #76]	@ (8004520 <RCCEx_PLLSAI1_Config+0x1d8>)
 80044d2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80044d6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044d8:	f7fc fa1a 	bl	8000910 <HAL_GetTick>
 80044dc:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80044de:	e009      	b.n	80044f4 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80044e0:	f7fc fa16 	bl	8000910 <HAL_GetTick>
 80044e4:	4602      	mov	r2, r0
 80044e6:	68bb      	ldr	r3, [r7, #8]
 80044e8:	1ad3      	subs	r3, r2, r3
 80044ea:	2b02      	cmp	r3, #2
 80044ec:	d902      	bls.n	80044f4 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 80044ee:	2303      	movs	r3, #3
 80044f0:	73fb      	strb	r3, [r7, #15]
          break;
 80044f2:	e005      	b.n	8004500 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80044f4:	4b0a      	ldr	r3, [pc, #40]	@ (8004520 <RCCEx_PLLSAI1_Config+0x1d8>)
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d0ef      	beq.n	80044e0 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8004500:	7bfb      	ldrb	r3, [r7, #15]
 8004502:	2b00      	cmp	r3, #0
 8004504:	d106      	bne.n	8004514 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004506:	4b06      	ldr	r3, [pc, #24]	@ (8004520 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004508:	691a      	ldr	r2, [r3, #16]
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	699b      	ldr	r3, [r3, #24]
 800450e:	4904      	ldr	r1, [pc, #16]	@ (8004520 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004510:	4313      	orrs	r3, r2
 8004512:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004514:	7bfb      	ldrb	r3, [r7, #15]
}
 8004516:	4618      	mov	r0, r3
 8004518:	3710      	adds	r7, #16
 800451a:	46bd      	mov	sp, r7
 800451c:	bd80      	pop	{r7, pc}
 800451e:	bf00      	nop
 8004520:	40021000 	.word	0x40021000
 8004524:	07ff800f 	.word	0x07ff800f
 8004528:	ff9f800f 	.word	0xff9f800f
 800452c:	f9ff800f 	.word	0xf9ff800f

08004530 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004530:	b580      	push	{r7, lr}
 8004532:	b084      	sub	sp, #16
 8004534:	af00      	add	r7, sp, #0
 8004536:	6078      	str	r0, [r7, #4]
 8004538:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800453a:	2300      	movs	r3, #0
 800453c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800453e:	4b72      	ldr	r3, [pc, #456]	@ (8004708 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004540:	68db      	ldr	r3, [r3, #12]
 8004542:	f003 0303 	and.w	r3, r3, #3
 8004546:	2b00      	cmp	r3, #0
 8004548:	d00e      	beq.n	8004568 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800454a:	4b6f      	ldr	r3, [pc, #444]	@ (8004708 <RCCEx_PLLSAI2_Config+0x1d8>)
 800454c:	68db      	ldr	r3, [r3, #12]
 800454e:	f003 0203 	and.w	r2, r3, #3
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	429a      	cmp	r2, r3
 8004558:	d103      	bne.n	8004562 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
       ||
 800455e:	2b00      	cmp	r3, #0
 8004560:	d142      	bne.n	80045e8 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8004562:	2301      	movs	r3, #1
 8004564:	73fb      	strb	r3, [r7, #15]
 8004566:	e03f      	b.n	80045e8 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	2b03      	cmp	r3, #3
 800456e:	d018      	beq.n	80045a2 <RCCEx_PLLSAI2_Config+0x72>
 8004570:	2b03      	cmp	r3, #3
 8004572:	d825      	bhi.n	80045c0 <RCCEx_PLLSAI2_Config+0x90>
 8004574:	2b01      	cmp	r3, #1
 8004576:	d002      	beq.n	800457e <RCCEx_PLLSAI2_Config+0x4e>
 8004578:	2b02      	cmp	r3, #2
 800457a:	d009      	beq.n	8004590 <RCCEx_PLLSAI2_Config+0x60>
 800457c:	e020      	b.n	80045c0 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800457e:	4b62      	ldr	r3, [pc, #392]	@ (8004708 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	f003 0302 	and.w	r3, r3, #2
 8004586:	2b00      	cmp	r3, #0
 8004588:	d11d      	bne.n	80045c6 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 800458a:	2301      	movs	r3, #1
 800458c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800458e:	e01a      	b.n	80045c6 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004590:	4b5d      	ldr	r3, [pc, #372]	@ (8004708 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004598:	2b00      	cmp	r3, #0
 800459a:	d116      	bne.n	80045ca <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 800459c:	2301      	movs	r3, #1
 800459e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80045a0:	e013      	b.n	80045ca <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80045a2:	4b59      	ldr	r3, [pc, #356]	@ (8004708 <RCCEx_PLLSAI2_Config+0x1d8>)
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d10f      	bne.n	80045ce <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80045ae:	4b56      	ldr	r3, [pc, #344]	@ (8004708 <RCCEx_PLLSAI2_Config+0x1d8>)
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d109      	bne.n	80045ce <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 80045ba:	2301      	movs	r3, #1
 80045bc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80045be:	e006      	b.n	80045ce <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 80045c0:	2301      	movs	r3, #1
 80045c2:	73fb      	strb	r3, [r7, #15]
      break;
 80045c4:	e004      	b.n	80045d0 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80045c6:	bf00      	nop
 80045c8:	e002      	b.n	80045d0 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80045ca:	bf00      	nop
 80045cc:	e000      	b.n	80045d0 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80045ce:	bf00      	nop
    }

    if(status == HAL_OK)
 80045d0:	7bfb      	ldrb	r3, [r7, #15]
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d108      	bne.n	80045e8 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 80045d6:	4b4c      	ldr	r3, [pc, #304]	@ (8004708 <RCCEx_PLLSAI2_Config+0x1d8>)
 80045d8:	68db      	ldr	r3, [r3, #12]
 80045da:	f023 0203 	bic.w	r2, r3, #3
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	4949      	ldr	r1, [pc, #292]	@ (8004708 <RCCEx_PLLSAI2_Config+0x1d8>)
 80045e4:	4313      	orrs	r3, r2
 80045e6:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80045e8:	7bfb      	ldrb	r3, [r7, #15]
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	f040 8086 	bne.w	80046fc <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80045f0:	4b45      	ldr	r3, [pc, #276]	@ (8004708 <RCCEx_PLLSAI2_Config+0x1d8>)
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	4a44      	ldr	r2, [pc, #272]	@ (8004708 <RCCEx_PLLSAI2_Config+0x1d8>)
 80045f6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80045fa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80045fc:	f7fc f988 	bl	8000910 <HAL_GetTick>
 8004600:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004602:	e009      	b.n	8004618 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004604:	f7fc f984 	bl	8000910 <HAL_GetTick>
 8004608:	4602      	mov	r2, r0
 800460a:	68bb      	ldr	r3, [r7, #8]
 800460c:	1ad3      	subs	r3, r2, r3
 800460e:	2b02      	cmp	r3, #2
 8004610:	d902      	bls.n	8004618 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8004612:	2303      	movs	r3, #3
 8004614:	73fb      	strb	r3, [r7, #15]
        break;
 8004616:	e005      	b.n	8004624 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004618:	4b3b      	ldr	r3, [pc, #236]	@ (8004708 <RCCEx_PLLSAI2_Config+0x1d8>)
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004620:	2b00      	cmp	r3, #0
 8004622:	d1ef      	bne.n	8004604 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8004624:	7bfb      	ldrb	r3, [r7, #15]
 8004626:	2b00      	cmp	r3, #0
 8004628:	d168      	bne.n	80046fc <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800462a:	683b      	ldr	r3, [r7, #0]
 800462c:	2b00      	cmp	r3, #0
 800462e:	d113      	bne.n	8004658 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004630:	4b35      	ldr	r3, [pc, #212]	@ (8004708 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004632:	695a      	ldr	r2, [r3, #20]
 8004634:	4b35      	ldr	r3, [pc, #212]	@ (800470c <RCCEx_PLLSAI2_Config+0x1dc>)
 8004636:	4013      	ands	r3, r2
 8004638:	687a      	ldr	r2, [r7, #4]
 800463a:	6892      	ldr	r2, [r2, #8]
 800463c:	0211      	lsls	r1, r2, #8
 800463e:	687a      	ldr	r2, [r7, #4]
 8004640:	68d2      	ldr	r2, [r2, #12]
 8004642:	06d2      	lsls	r2, r2, #27
 8004644:	4311      	orrs	r1, r2
 8004646:	687a      	ldr	r2, [r7, #4]
 8004648:	6852      	ldr	r2, [r2, #4]
 800464a:	3a01      	subs	r2, #1
 800464c:	0112      	lsls	r2, r2, #4
 800464e:	430a      	orrs	r2, r1
 8004650:	492d      	ldr	r1, [pc, #180]	@ (8004708 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004652:	4313      	orrs	r3, r2
 8004654:	614b      	str	r3, [r1, #20]
 8004656:	e02d      	b.n	80046b4 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8004658:	683b      	ldr	r3, [r7, #0]
 800465a:	2b01      	cmp	r3, #1
 800465c:	d115      	bne.n	800468a <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800465e:	4b2a      	ldr	r3, [pc, #168]	@ (8004708 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004660:	695a      	ldr	r2, [r3, #20]
 8004662:	4b2b      	ldr	r3, [pc, #172]	@ (8004710 <RCCEx_PLLSAI2_Config+0x1e0>)
 8004664:	4013      	ands	r3, r2
 8004666:	687a      	ldr	r2, [r7, #4]
 8004668:	6892      	ldr	r2, [r2, #8]
 800466a:	0211      	lsls	r1, r2, #8
 800466c:	687a      	ldr	r2, [r7, #4]
 800466e:	6912      	ldr	r2, [r2, #16]
 8004670:	0852      	lsrs	r2, r2, #1
 8004672:	3a01      	subs	r2, #1
 8004674:	0552      	lsls	r2, r2, #21
 8004676:	4311      	orrs	r1, r2
 8004678:	687a      	ldr	r2, [r7, #4]
 800467a:	6852      	ldr	r2, [r2, #4]
 800467c:	3a01      	subs	r2, #1
 800467e:	0112      	lsls	r2, r2, #4
 8004680:	430a      	orrs	r2, r1
 8004682:	4921      	ldr	r1, [pc, #132]	@ (8004708 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004684:	4313      	orrs	r3, r2
 8004686:	614b      	str	r3, [r1, #20]
 8004688:	e014      	b.n	80046b4 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800468a:	4b1f      	ldr	r3, [pc, #124]	@ (8004708 <RCCEx_PLLSAI2_Config+0x1d8>)
 800468c:	695a      	ldr	r2, [r3, #20]
 800468e:	4b21      	ldr	r3, [pc, #132]	@ (8004714 <RCCEx_PLLSAI2_Config+0x1e4>)
 8004690:	4013      	ands	r3, r2
 8004692:	687a      	ldr	r2, [r7, #4]
 8004694:	6892      	ldr	r2, [r2, #8]
 8004696:	0211      	lsls	r1, r2, #8
 8004698:	687a      	ldr	r2, [r7, #4]
 800469a:	6952      	ldr	r2, [r2, #20]
 800469c:	0852      	lsrs	r2, r2, #1
 800469e:	3a01      	subs	r2, #1
 80046a0:	0652      	lsls	r2, r2, #25
 80046a2:	4311      	orrs	r1, r2
 80046a4:	687a      	ldr	r2, [r7, #4]
 80046a6:	6852      	ldr	r2, [r2, #4]
 80046a8:	3a01      	subs	r2, #1
 80046aa:	0112      	lsls	r2, r2, #4
 80046ac:	430a      	orrs	r2, r1
 80046ae:	4916      	ldr	r1, [pc, #88]	@ (8004708 <RCCEx_PLLSAI2_Config+0x1d8>)
 80046b0:	4313      	orrs	r3, r2
 80046b2:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80046b4:	4b14      	ldr	r3, [pc, #80]	@ (8004708 <RCCEx_PLLSAI2_Config+0x1d8>)
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	4a13      	ldr	r2, [pc, #76]	@ (8004708 <RCCEx_PLLSAI2_Config+0x1d8>)
 80046ba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80046be:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046c0:	f7fc f926 	bl	8000910 <HAL_GetTick>
 80046c4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80046c6:	e009      	b.n	80046dc <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80046c8:	f7fc f922 	bl	8000910 <HAL_GetTick>
 80046cc:	4602      	mov	r2, r0
 80046ce:	68bb      	ldr	r3, [r7, #8]
 80046d0:	1ad3      	subs	r3, r2, r3
 80046d2:	2b02      	cmp	r3, #2
 80046d4:	d902      	bls.n	80046dc <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 80046d6:	2303      	movs	r3, #3
 80046d8:	73fb      	strb	r3, [r7, #15]
          break;
 80046da:	e005      	b.n	80046e8 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80046dc:	4b0a      	ldr	r3, [pc, #40]	@ (8004708 <RCCEx_PLLSAI2_Config+0x1d8>)
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d0ef      	beq.n	80046c8 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 80046e8:	7bfb      	ldrb	r3, [r7, #15]
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d106      	bne.n	80046fc <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80046ee:	4b06      	ldr	r3, [pc, #24]	@ (8004708 <RCCEx_PLLSAI2_Config+0x1d8>)
 80046f0:	695a      	ldr	r2, [r3, #20]
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	699b      	ldr	r3, [r3, #24]
 80046f6:	4904      	ldr	r1, [pc, #16]	@ (8004708 <RCCEx_PLLSAI2_Config+0x1d8>)
 80046f8:	4313      	orrs	r3, r2
 80046fa:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80046fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80046fe:	4618      	mov	r0, r3
 8004700:	3710      	adds	r7, #16
 8004702:	46bd      	mov	sp, r7
 8004704:	bd80      	pop	{r7, pc}
 8004706:	bf00      	nop
 8004708:	40021000 	.word	0x40021000
 800470c:	07ff800f 	.word	0x07ff800f
 8004710:	ff9f800f 	.word	0xff9f800f
 8004714:	f9ff800f 	.word	0xf9ff800f

08004718 <memset>:
 8004718:	4402      	add	r2, r0
 800471a:	4603      	mov	r3, r0
 800471c:	4293      	cmp	r3, r2
 800471e:	d100      	bne.n	8004722 <memset+0xa>
 8004720:	4770      	bx	lr
 8004722:	f803 1b01 	strb.w	r1, [r3], #1
 8004726:	e7f9      	b.n	800471c <memset+0x4>

08004728 <__libc_init_array>:
 8004728:	b570      	push	{r4, r5, r6, lr}
 800472a:	4d0d      	ldr	r5, [pc, #52]	@ (8004760 <__libc_init_array+0x38>)
 800472c:	4c0d      	ldr	r4, [pc, #52]	@ (8004764 <__libc_init_array+0x3c>)
 800472e:	1b64      	subs	r4, r4, r5
 8004730:	10a4      	asrs	r4, r4, #2
 8004732:	2600      	movs	r6, #0
 8004734:	42a6      	cmp	r6, r4
 8004736:	d109      	bne.n	800474c <__libc_init_array+0x24>
 8004738:	4d0b      	ldr	r5, [pc, #44]	@ (8004768 <__libc_init_array+0x40>)
 800473a:	4c0c      	ldr	r4, [pc, #48]	@ (800476c <__libc_init_array+0x44>)
 800473c:	f000 f818 	bl	8004770 <_init>
 8004740:	1b64      	subs	r4, r4, r5
 8004742:	10a4      	asrs	r4, r4, #2
 8004744:	2600      	movs	r6, #0
 8004746:	42a6      	cmp	r6, r4
 8004748:	d105      	bne.n	8004756 <__libc_init_array+0x2e>
 800474a:	bd70      	pop	{r4, r5, r6, pc}
 800474c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004750:	4798      	blx	r3
 8004752:	3601      	adds	r6, #1
 8004754:	e7ee      	b.n	8004734 <__libc_init_array+0xc>
 8004756:	f855 3b04 	ldr.w	r3, [r5], #4
 800475a:	4798      	blx	r3
 800475c:	3601      	adds	r6, #1
 800475e:	e7f2      	b.n	8004746 <__libc_init_array+0x1e>
 8004760:	080047c8 	.word	0x080047c8
 8004764:	080047c8 	.word	0x080047c8
 8004768:	080047c8 	.word	0x080047c8
 800476c:	080047cc 	.word	0x080047cc

08004770 <_init>:
 8004770:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004772:	bf00      	nop
 8004774:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004776:	bc08      	pop	{r3}
 8004778:	469e      	mov	lr, r3
 800477a:	4770      	bx	lr

0800477c <_fini>:
 800477c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800477e:	bf00      	nop
 8004780:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004782:	bc08      	pop	{r3}
 8004784:	469e      	mov	lr, r3
 8004786:	4770      	bx	lr
