#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Oct 17 11:51:14 2022
# Process ID: 20584
# Current directory: D:/FPGA/FPGA_project/UpCounter2/UpCounter2.runs/synth_1
# Command line: vivado.exe -log upcounter.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source upcounter.tcl
# Log file: D:/FPGA/FPGA_project/UpCounter2/UpCounter2.runs/synth_1/upcounter.vds
# Journal file: D:/FPGA/FPGA_project/UpCounter2/UpCounter2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source upcounter.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1081.328 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/IP_Repository'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx_2020/Vivado/2020.1/data/ip'.
Command: synth_design -top upcounter -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2880
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1081.328 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'upcounter' [D:/FPGA/FPGA_project/UpCounter2/UpCounter2.srcs/sources_1/new/upcounter.v:3]
INFO: [Synth 8-6157] synthesizing module 'clockDivider' [D:/FPGA/FPGA_project/UpCounter2/UpCounter2.srcs/sources_1/new/clockDivider.v:3]
INFO: [Synth 8-6155] done synthesizing module 'clockDivider' (1#1) [D:/FPGA/FPGA_project/UpCounter2/UpCounter2.srcs/sources_1/new/clockDivider.v:3]
INFO: [Synth 8-6157] synthesizing module 'Counter' [D:/FPGA/FPGA_project/UpCounter2/UpCounter2.srcs/sources_1/new/Counter.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Counter' (2#1) [D:/FPGA/FPGA_project/UpCounter2/UpCounter2.srcs/sources_1/new/Counter.v:4]
INFO: [Synth 8-6157] synthesizing module 'upconter_design_wrapper' [D:/FPGA/FPGA_project/UpCounter2/UpCounter2.srcs/sources_1/bd/upconter_design/hdl/upconter_design_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'upconter_design' [D:/FPGA/FPGA_project/UpCounter2/UpCounter2.srcs/sources_1/bd/upconter_design/synth/upconter_design.v:13]
INFO: [Synth 8-6157] synthesizing module 'upconter_design_FndController_0_0' [D:/FPGA/FPGA_project/UpCounter2/UpCounter2.runs/synth_1/.Xil/Vivado-20584-LAPTOP-F74GHAFM/realtime/upconter_design_FndController_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'upconter_design_FndController_0_0' (3#1) [D:/FPGA/FPGA_project/UpCounter2/UpCounter2.runs/synth_1/.Xil/Vivado-20584-LAPTOP-F74GHAFM/realtime/upconter_design_FndController_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'upconter_design' (4#1) [D:/FPGA/FPGA_project/UpCounter2/UpCounter2.srcs/sources_1/bd/upconter_design/synth/upconter_design.v:13]
INFO: [Synth 8-6155] done synthesizing module 'upconter_design_wrapper' (5#1) [D:/FPGA/FPGA_project/UpCounter2/UpCounter2.srcs/sources_1/bd/upconter_design/hdl/upconter_design_wrapper.v:12]
INFO: [Synth 8-6155] done synthesizing module 'upcounter' (6#1) [D:/FPGA/FPGA_project/UpCounter2/UpCounter2.srcs/sources_1/new/upcounter.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1085.992 ; gain = 4.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1085.992 ; gain = 4.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1085.992 ; gain = 4.664
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1085.992 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/FPGA/FPGA_project/UpCounter2/UpCounter2.srcs/sources_1/bd/upconter_design/ip/upconter_design_FndController_0_0/upconter_design_FndController_0_0/upconter_design_FndController_0_0_in_context.xdc] for cell 'U3/upconter_design_i/FndController'
Finished Parsing XDC File [d:/FPGA/FPGA_project/UpCounter2/UpCounter2.srcs/sources_1/bd/upconter_design/ip/upconter_design_FndController_0_0/upconter_design_FndController_0_0/upconter_design_FndController_0_0_in_context.xdc] for cell 'U3/upconter_design_i/FndController'
Parsing XDC File [D:/FPGA/FPGA_project/UpCounter2/UpCounter2.srcs/constrs_1/imports/FPGA_project/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [D:/FPGA/FPGA_project/UpCounter2/UpCounter2.srcs/constrs_1/imports/FPGA_project/MY_Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/FPGA/FPGA_project/UpCounter2/UpCounter2.srcs/constrs_1/imports/FPGA_project/MY_Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/upcounter_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/upcounter_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/FPGA/FPGA_project/UpCounter2/UpCounter2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/FPGA/FPGA_project/UpCounter2/UpCounter2.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1183.629 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1183.629 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1183.629 ; gain = 102.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1183.629 ; gain = 102.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U3/upconter_design_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U3/upconter_design_i/FndController. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1183.629 ; gain = 102.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1183.629 ; gain = 102.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1183.629 ; gain = 102.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 1184.738 ; gain = 103.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 1206.086 ; gain = 124.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 1206.898 ; gain = 125.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 1213.590 ; gain = 132.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 1213.590 ; gain = 132.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 1213.590 ; gain = 132.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 1213.590 ; gain = 132.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 1213.590 ; gain = 132.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 1213.590 ; gain = 132.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------------+----------+
|      |BlackBox name                     |Instances |
+------+----------------------------------+----------+
|1     |upconter_design_FndController_0_0 |         1|
+------+----------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |upconter_design_FndController_0 |     1|
|2     |BUFG                            |     1|
|3     |CARRY4                          |    12|
|4     |LUT1                            |     1|
|5     |LUT2                            |    14|
|6     |LUT4                            |     5|
|7     |LUT5                            |    36|
|8     |LUT6                            |     2|
|9     |FDCE                            |    47|
|10    |IBUF                            |     2|
|11    |OBUF                            |    12|
+------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 1213.590 ; gain = 132.262
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 1213.590 ; gain = 34.625
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 1213.590 ; gain = 132.262
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1225.609 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1225.609 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:48 . Memory (MB): peak = 1225.609 ; gain = 144.281
INFO: [Common 17-1381] The checkpoint 'D:/FPGA/FPGA_project/UpCounter2/UpCounter2.runs/synth_1/upcounter.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file upcounter_utilization_synth.rpt -pb upcounter_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Oct 17 11:52:19 2022...
