Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Fri Jun  6 16:48:07 2025
| Host         : Heigke running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    32          
TIMING-18  Warning           Missing input or output delay  48          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (17)
6. checking no_output_delay (47)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (32)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: ddr3_dqs_p[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ddr3_dqs_p[1] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (47)
--------------------------------
 There are 47 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.343        0.000                      0                 5512        0.048        0.000                      0                 5512        0.264        0.000                       0                  1922  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
sys_clk_pin      {0.000 5.000}        10.000          100.000         
  clk_ddr_dqs_w  {0.625 1.875}        2.500           400.000         
  clk_ddr_w      {0.000 1.250}        2.500           400.000         
  clk_ref_w      {0.000 2.500}        5.000           200.000         
  clk_w          {0.000 5.000}        10.000          100.000         
  clkfbout_w     {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                        3.000        0.000                       0                     1  
  clk_ddr_dqs_w                                                                                                                                                    0.345        0.000                       0                     4  
  clk_ddr_w                                                                                                                                                        0.345        0.000                       0                    20  
  clk_ref_w                                                                                                                                                        0.264        0.000                       0                     3  
  clk_w                0.343        0.000                      0                 5512        0.048        0.000                      0                 5512        3.750        0.000                       0                  1891  
  clkfbout_w                                                                                                                                                       7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group     From Clock     To Clock     
----------     ----------     --------     
(none)                                       
(none)         clk_ddr_dqs_w                 
(none)         clk_ddr_w                     
(none)         clk_ref_w                     
(none)         clk_w                         
(none)         clkfbout_w                    
(none)                        clk_w          


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100mhz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  u_pll/u_pll/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  u_pll/u_pll/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  u_pll/u_pll/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  u_pll/u_pll/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  u_pll/u_pll/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  u_pll/u_pll/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_ddr_dqs_w
  To Clock:  clk_ddr_dqs_w

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_ddr_dqs_w
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { u_pll/u_pll/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y18  u_pll/clkout3_o_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y94    u_phy/u_serdes_dqs0/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y82    u_phy/u_serdes_dqs1/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y2  u_pll/u_pll/CLKOUT3
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  u_pll/u_pll/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  clk_ddr_w
  To Clock:  clk_ddr_w

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_ddr_w
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { u_pll/u_pll/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y17  u_pll/clkout1_o_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y98    u_phy/u_serdes_dm0/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y86    u_phy/u_serdes_dm1/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y90    u_phy/u_serdes_dq0/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y95    u_phy/u_serdes_dq1/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y84    u_phy/u_serdes_dq10/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y80    u_phy/u_serdes_dq11/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y85    u_phy/u_serdes_dq12/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y77    u_phy/u_serdes_dq13/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y83    u_phy/u_serdes_dq14/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  u_pll/u_pll/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_ref_w
  To Clock:  clk_ref_w

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_ref_w
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { u_pll/u_pll/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  u_phy/u_dly_ref/REFCLK
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y19   u_pll/clkout2_o_BUFG_inst/I
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   u_pll/u_pll/CLKOUT2
Max Period  n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  u_phy/u_dly_ref/REFCLK
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   u_pll/u_pll/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clk_w
  To Clock:  clk_w

Setup :            0  Failing Endpoints,  Worst Slack        0.343ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.343ns  (required time - arrival time)
  Source:                 u_ddr/u_axi/u_request/rd_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr/u_core/u_id_fifo/ram_reg_0_7_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_w
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_w rise@10.000ns - clk_w rise@0.000ns)
  Data Path Delay:        8.836ns  (logic 3.070ns (34.744%)  route 5.766ns (65.256%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=1 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.788ns = ( 9.212 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.147ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.253     2.735    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.404    -4.669 r  u_pll/u_pll/CLKOUT0
                         net (fo=1, routed)           1.713    -2.956    clk_w
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.860 r  clk_w_BUFG_inst/O
                         net (fo=1890, routed)        1.712    -1.147    u_ddr/u_axi/u_request/clk_w_BUFG
    SLICE_X82Y76         FDRE                                         r  u_ddr/u_axi/u_request/rd_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.691 r  u_ddr/u_axi/u_request/rd_ptr_reg[0]/Q
                         net (fo=181, routed)         1.272     0.581    u_ddr/u_axi/u_request/ram_reg_0_1_30_35/ADDRA0
    SLICE_X84Y72         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     0.731 r  u_ddr/u_axi/u_request/ram_reg_0_1_30_35/RAMA/O
                         net (fo=34, routed)          0.982     1.713    u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/inport_addr_i[2]
    SLICE_X87Y76         MUXF7 (Prop_muxf7_S_O)       0.480     2.193 r  u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/target_state_q_reg[2]_i_22/O
                         net (fo=1, routed)           0.598     2.791    u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/target_state_q_reg[2]_i_22_n_0
    SLICE_X83Y76         LUT6 (Prop_lut6_I4_O)        0.299     3.090 r  u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/target_state_q[2]_i_9/O
                         net (fo=1, routed)           0.000     3.090    u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/target_state_q[2]_i_9_n_0
    SLICE_X83Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.640 r  u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/target_state_q_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.640    u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/target_state_q_reg[2]_i_5_n_0
    SLICE_X83Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.911 f  u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/target_state_q_reg[2]_i_4/CO[0]
                         net (fo=5, routed)           0.385     4.296    u_ddr/u_core/u_id_fifo/CO[0]
    SLICE_X82Y77         LUT6 (Prop_lut6_I2_O)        0.373     4.669 r  u_ddr/u_core/u_id_fifo/bank_q[1]_i_3/O
                         net (fo=5, routed)           0.685     5.355    u_ddr/u_core/u_id_fifo/bank_q[1]_i_3_n_0
    SLICE_X82Y78         LUT6 (Prop_lut6_I4_O)        0.124     5.479 r  u_ddr/u_core/u_id_fifo/inport_accept_o_INST_0_i_6/O
                         net (fo=1, routed)           0.446     5.924    u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/addr_q_reg[10]_1
    SLICE_X82Y81         LUT6 (Prop_lut6_I4_O)        0.124     6.048 f  u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/inport_accept_o_INST_0_i_3/O
                         net (fo=21, routed)          0.463     6.511    u_ddr/u_core/u_id_fifo/bank_q_reg[0]
    SLICE_X83Y82         LUT3 (Prop_lut3_I1_O)        0.124     6.635 r  u_ddr/u_core/u_id_fifo/ram_reg_0_7_0_5_i_2/O
                         net (fo=8, routed)           0.603     7.238    u_ddr/u_core/u_id_fifo/count23_out
    SLICE_X82Y84         LUT2 (Prop_lut2_I0_O)        0.119     7.357 r  u_ddr/u_core/u_id_fifo/ram_reg_0_7_0_5_i_1/O
                         net (fo=8, routed)           0.331     7.689    u_ddr/u_core/u_id_fifo/ram_reg_0_7_0_5/WE
    SLICE_X84Y84         RAMD32                                       r  u_ddr/u_core/u_id_fifo/ram_reg_0_7_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_w rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.181    12.592    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.710     5.882 r  u_pll/u_pll/CLKOUT0
                         net (fo=1, routed)           1.634     7.516    clk_w
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.607 r  clk_w_BUFG_inst/O
                         net (fo=1890, routed)        1.604     9.212    u_ddr/u_core/u_id_fifo/ram_reg_0_7_0_5/WCLK
    SLICE_X84Y84         RAMD32                                       r  u_ddr/u_core/u_id_fifo/ram_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.372     8.840    
                         clock uncertainty           -0.067     8.773    
    SLICE_X84Y84         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.741     8.032    u_ddr/u_core/u_id_fifo/ram_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          8.032    
                         arrival time                          -7.689    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (required time - arrival time)
  Source:                 u_ddr/u_axi/u_request/rd_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr/u_core/u_id_fifo/ram_reg_0_7_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_w
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_w rise@10.000ns - clk_w rise@0.000ns)
  Data Path Delay:        8.836ns  (logic 3.070ns (34.744%)  route 5.766ns (65.256%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=1 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.788ns = ( 9.212 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.147ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.253     2.735    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.404    -4.669 r  u_pll/u_pll/CLKOUT0
                         net (fo=1, routed)           1.713    -2.956    clk_w
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.860 r  clk_w_BUFG_inst/O
                         net (fo=1890, routed)        1.712    -1.147    u_ddr/u_axi/u_request/clk_w_BUFG
    SLICE_X82Y76         FDRE                                         r  u_ddr/u_axi/u_request/rd_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.691 r  u_ddr/u_axi/u_request/rd_ptr_reg[0]/Q
                         net (fo=181, routed)         1.272     0.581    u_ddr/u_axi/u_request/ram_reg_0_1_30_35/ADDRA0
    SLICE_X84Y72         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     0.731 r  u_ddr/u_axi/u_request/ram_reg_0_1_30_35/RAMA/O
                         net (fo=34, routed)          0.982     1.713    u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/inport_addr_i[2]
    SLICE_X87Y76         MUXF7 (Prop_muxf7_S_O)       0.480     2.193 r  u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/target_state_q_reg[2]_i_22/O
                         net (fo=1, routed)           0.598     2.791    u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/target_state_q_reg[2]_i_22_n_0
    SLICE_X83Y76         LUT6 (Prop_lut6_I4_O)        0.299     3.090 r  u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/target_state_q[2]_i_9/O
                         net (fo=1, routed)           0.000     3.090    u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/target_state_q[2]_i_9_n_0
    SLICE_X83Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.640 r  u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/target_state_q_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.640    u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/target_state_q_reg[2]_i_5_n_0
    SLICE_X83Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.911 f  u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/target_state_q_reg[2]_i_4/CO[0]
                         net (fo=5, routed)           0.385     4.296    u_ddr/u_core/u_id_fifo/CO[0]
    SLICE_X82Y77         LUT6 (Prop_lut6_I2_O)        0.373     4.669 r  u_ddr/u_core/u_id_fifo/bank_q[1]_i_3/O
                         net (fo=5, routed)           0.685     5.355    u_ddr/u_core/u_id_fifo/bank_q[1]_i_3_n_0
    SLICE_X82Y78         LUT6 (Prop_lut6_I4_O)        0.124     5.479 r  u_ddr/u_core/u_id_fifo/inport_accept_o_INST_0_i_6/O
                         net (fo=1, routed)           0.446     5.924    u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/addr_q_reg[10]_1
    SLICE_X82Y81         LUT6 (Prop_lut6_I4_O)        0.124     6.048 f  u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/inport_accept_o_INST_0_i_3/O
                         net (fo=21, routed)          0.463     6.511    u_ddr/u_core/u_id_fifo/bank_q_reg[0]
    SLICE_X83Y82         LUT3 (Prop_lut3_I1_O)        0.124     6.635 r  u_ddr/u_core/u_id_fifo/ram_reg_0_7_0_5_i_2/O
                         net (fo=8, routed)           0.603     7.238    u_ddr/u_core/u_id_fifo/count23_out
    SLICE_X82Y84         LUT2 (Prop_lut2_I0_O)        0.119     7.357 r  u_ddr/u_core/u_id_fifo/ram_reg_0_7_0_5_i_1/O
                         net (fo=8, routed)           0.331     7.689    u_ddr/u_core/u_id_fifo/ram_reg_0_7_0_5/WE
    SLICE_X84Y84         RAMD32                                       r  u_ddr/u_core/u_id_fifo/ram_reg_0_7_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_w rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.181    12.592    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.710     5.882 r  u_pll/u_pll/CLKOUT0
                         net (fo=1, routed)           1.634     7.516    clk_w
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.607 r  clk_w_BUFG_inst/O
                         net (fo=1890, routed)        1.604     9.212    u_ddr/u_core/u_id_fifo/ram_reg_0_7_0_5/WCLK
    SLICE_X84Y84         RAMD32                                       r  u_ddr/u_core/u_id_fifo/ram_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.372     8.840    
                         clock uncertainty           -0.067     8.773    
    SLICE_X84Y84         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.741     8.032    u_ddr/u_core/u_id_fifo/ram_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          8.032    
                         arrival time                          -7.689    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (required time - arrival time)
  Source:                 u_ddr/u_axi/u_request/rd_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr/u_core/u_id_fifo/ram_reg_0_7_0_5/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_w
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_w rise@10.000ns - clk_w rise@0.000ns)
  Data Path Delay:        8.836ns  (logic 3.070ns (34.744%)  route 5.766ns (65.256%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=1 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.788ns = ( 9.212 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.147ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.253     2.735    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.404    -4.669 r  u_pll/u_pll/CLKOUT0
                         net (fo=1, routed)           1.713    -2.956    clk_w
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.860 r  clk_w_BUFG_inst/O
                         net (fo=1890, routed)        1.712    -1.147    u_ddr/u_axi/u_request/clk_w_BUFG
    SLICE_X82Y76         FDRE                                         r  u_ddr/u_axi/u_request/rd_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.691 r  u_ddr/u_axi/u_request/rd_ptr_reg[0]/Q
                         net (fo=181, routed)         1.272     0.581    u_ddr/u_axi/u_request/ram_reg_0_1_30_35/ADDRA0
    SLICE_X84Y72         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     0.731 r  u_ddr/u_axi/u_request/ram_reg_0_1_30_35/RAMA/O
                         net (fo=34, routed)          0.982     1.713    u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/inport_addr_i[2]
    SLICE_X87Y76         MUXF7 (Prop_muxf7_S_O)       0.480     2.193 r  u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/target_state_q_reg[2]_i_22/O
                         net (fo=1, routed)           0.598     2.791    u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/target_state_q_reg[2]_i_22_n_0
    SLICE_X83Y76         LUT6 (Prop_lut6_I4_O)        0.299     3.090 r  u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/target_state_q[2]_i_9/O
                         net (fo=1, routed)           0.000     3.090    u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/target_state_q[2]_i_9_n_0
    SLICE_X83Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.640 r  u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/target_state_q_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.640    u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/target_state_q_reg[2]_i_5_n_0
    SLICE_X83Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.911 f  u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/target_state_q_reg[2]_i_4/CO[0]
                         net (fo=5, routed)           0.385     4.296    u_ddr/u_core/u_id_fifo/CO[0]
    SLICE_X82Y77         LUT6 (Prop_lut6_I2_O)        0.373     4.669 r  u_ddr/u_core/u_id_fifo/bank_q[1]_i_3/O
                         net (fo=5, routed)           0.685     5.355    u_ddr/u_core/u_id_fifo/bank_q[1]_i_3_n_0
    SLICE_X82Y78         LUT6 (Prop_lut6_I4_O)        0.124     5.479 r  u_ddr/u_core/u_id_fifo/inport_accept_o_INST_0_i_6/O
                         net (fo=1, routed)           0.446     5.924    u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/addr_q_reg[10]_1
    SLICE_X82Y81         LUT6 (Prop_lut6_I4_O)        0.124     6.048 f  u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/inport_accept_o_INST_0_i_3/O
                         net (fo=21, routed)          0.463     6.511    u_ddr/u_core/u_id_fifo/bank_q_reg[0]
    SLICE_X83Y82         LUT3 (Prop_lut3_I1_O)        0.124     6.635 r  u_ddr/u_core/u_id_fifo/ram_reg_0_7_0_5_i_2/O
                         net (fo=8, routed)           0.603     7.238    u_ddr/u_core/u_id_fifo/count23_out
    SLICE_X82Y84         LUT2 (Prop_lut2_I0_O)        0.119     7.357 r  u_ddr/u_core/u_id_fifo/ram_reg_0_7_0_5_i_1/O
                         net (fo=8, routed)           0.331     7.689    u_ddr/u_core/u_id_fifo/ram_reg_0_7_0_5/WE
    SLICE_X84Y84         RAMD32                                       r  u_ddr/u_core/u_id_fifo/ram_reg_0_7_0_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_w rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.181    12.592    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.710     5.882 r  u_pll/u_pll/CLKOUT0
                         net (fo=1, routed)           1.634     7.516    clk_w
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.607 r  clk_w_BUFG_inst/O
                         net (fo=1890, routed)        1.604     9.212    u_ddr/u_core/u_id_fifo/ram_reg_0_7_0_5/WCLK
    SLICE_X84Y84         RAMD32                                       r  u_ddr/u_core/u_id_fifo/ram_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.372     8.840    
                         clock uncertainty           -0.067     8.773    
    SLICE_X84Y84         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.741     8.032    u_ddr/u_core/u_id_fifo/ram_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          8.032    
                         arrival time                          -7.689    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (required time - arrival time)
  Source:                 u_ddr/u_axi/u_request/rd_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr/u_core/u_id_fifo/ram_reg_0_7_0_5/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_w
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_w rise@10.000ns - clk_w rise@0.000ns)
  Data Path Delay:        8.836ns  (logic 3.070ns (34.744%)  route 5.766ns (65.256%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=1 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.788ns = ( 9.212 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.147ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.253     2.735    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.404    -4.669 r  u_pll/u_pll/CLKOUT0
                         net (fo=1, routed)           1.713    -2.956    clk_w
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.860 r  clk_w_BUFG_inst/O
                         net (fo=1890, routed)        1.712    -1.147    u_ddr/u_axi/u_request/clk_w_BUFG
    SLICE_X82Y76         FDRE                                         r  u_ddr/u_axi/u_request/rd_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.691 r  u_ddr/u_axi/u_request/rd_ptr_reg[0]/Q
                         net (fo=181, routed)         1.272     0.581    u_ddr/u_axi/u_request/ram_reg_0_1_30_35/ADDRA0
    SLICE_X84Y72         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     0.731 r  u_ddr/u_axi/u_request/ram_reg_0_1_30_35/RAMA/O
                         net (fo=34, routed)          0.982     1.713    u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/inport_addr_i[2]
    SLICE_X87Y76         MUXF7 (Prop_muxf7_S_O)       0.480     2.193 r  u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/target_state_q_reg[2]_i_22/O
                         net (fo=1, routed)           0.598     2.791    u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/target_state_q_reg[2]_i_22_n_0
    SLICE_X83Y76         LUT6 (Prop_lut6_I4_O)        0.299     3.090 r  u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/target_state_q[2]_i_9/O
                         net (fo=1, routed)           0.000     3.090    u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/target_state_q[2]_i_9_n_0
    SLICE_X83Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.640 r  u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/target_state_q_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.640    u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/target_state_q_reg[2]_i_5_n_0
    SLICE_X83Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.911 f  u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/target_state_q_reg[2]_i_4/CO[0]
                         net (fo=5, routed)           0.385     4.296    u_ddr/u_core/u_id_fifo/CO[0]
    SLICE_X82Y77         LUT6 (Prop_lut6_I2_O)        0.373     4.669 r  u_ddr/u_core/u_id_fifo/bank_q[1]_i_3/O
                         net (fo=5, routed)           0.685     5.355    u_ddr/u_core/u_id_fifo/bank_q[1]_i_3_n_0
    SLICE_X82Y78         LUT6 (Prop_lut6_I4_O)        0.124     5.479 r  u_ddr/u_core/u_id_fifo/inport_accept_o_INST_0_i_6/O
                         net (fo=1, routed)           0.446     5.924    u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/addr_q_reg[10]_1
    SLICE_X82Y81         LUT6 (Prop_lut6_I4_O)        0.124     6.048 f  u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/inport_accept_o_INST_0_i_3/O
                         net (fo=21, routed)          0.463     6.511    u_ddr/u_core/u_id_fifo/bank_q_reg[0]
    SLICE_X83Y82         LUT3 (Prop_lut3_I1_O)        0.124     6.635 r  u_ddr/u_core/u_id_fifo/ram_reg_0_7_0_5_i_2/O
                         net (fo=8, routed)           0.603     7.238    u_ddr/u_core/u_id_fifo/count23_out
    SLICE_X82Y84         LUT2 (Prop_lut2_I0_O)        0.119     7.357 r  u_ddr/u_core/u_id_fifo/ram_reg_0_7_0_5_i_1/O
                         net (fo=8, routed)           0.331     7.689    u_ddr/u_core/u_id_fifo/ram_reg_0_7_0_5/WE
    SLICE_X84Y84         RAMD32                                       r  u_ddr/u_core/u_id_fifo/ram_reg_0_7_0_5/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_w rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.181    12.592    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.710     5.882 r  u_pll/u_pll/CLKOUT0
                         net (fo=1, routed)           1.634     7.516    clk_w
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.607 r  clk_w_BUFG_inst/O
                         net (fo=1890, routed)        1.604     9.212    u_ddr/u_core/u_id_fifo/ram_reg_0_7_0_5/WCLK
    SLICE_X84Y84         RAMD32                                       r  u_ddr/u_core/u_id_fifo/ram_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.372     8.840    
                         clock uncertainty           -0.067     8.773    
    SLICE_X84Y84         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.741     8.032    u_ddr/u_core/u_id_fifo/ram_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          8.032    
                         arrival time                          -7.689    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (required time - arrival time)
  Source:                 u_ddr/u_axi/u_request/rd_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr/u_core/u_id_fifo/ram_reg_0_7_0_5/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_w
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_w rise@10.000ns - clk_w rise@0.000ns)
  Data Path Delay:        8.836ns  (logic 3.070ns (34.744%)  route 5.766ns (65.256%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=1 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.788ns = ( 9.212 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.147ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.253     2.735    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.404    -4.669 r  u_pll/u_pll/CLKOUT0
                         net (fo=1, routed)           1.713    -2.956    clk_w
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.860 r  clk_w_BUFG_inst/O
                         net (fo=1890, routed)        1.712    -1.147    u_ddr/u_axi/u_request/clk_w_BUFG
    SLICE_X82Y76         FDRE                                         r  u_ddr/u_axi/u_request/rd_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.691 r  u_ddr/u_axi/u_request/rd_ptr_reg[0]/Q
                         net (fo=181, routed)         1.272     0.581    u_ddr/u_axi/u_request/ram_reg_0_1_30_35/ADDRA0
    SLICE_X84Y72         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     0.731 r  u_ddr/u_axi/u_request/ram_reg_0_1_30_35/RAMA/O
                         net (fo=34, routed)          0.982     1.713    u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/inport_addr_i[2]
    SLICE_X87Y76         MUXF7 (Prop_muxf7_S_O)       0.480     2.193 r  u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/target_state_q_reg[2]_i_22/O
                         net (fo=1, routed)           0.598     2.791    u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/target_state_q_reg[2]_i_22_n_0
    SLICE_X83Y76         LUT6 (Prop_lut6_I4_O)        0.299     3.090 r  u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/target_state_q[2]_i_9/O
                         net (fo=1, routed)           0.000     3.090    u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/target_state_q[2]_i_9_n_0
    SLICE_X83Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.640 r  u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/target_state_q_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.640    u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/target_state_q_reg[2]_i_5_n_0
    SLICE_X83Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.911 f  u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/target_state_q_reg[2]_i_4/CO[0]
                         net (fo=5, routed)           0.385     4.296    u_ddr/u_core/u_id_fifo/CO[0]
    SLICE_X82Y77         LUT6 (Prop_lut6_I2_O)        0.373     4.669 r  u_ddr/u_core/u_id_fifo/bank_q[1]_i_3/O
                         net (fo=5, routed)           0.685     5.355    u_ddr/u_core/u_id_fifo/bank_q[1]_i_3_n_0
    SLICE_X82Y78         LUT6 (Prop_lut6_I4_O)        0.124     5.479 r  u_ddr/u_core/u_id_fifo/inport_accept_o_INST_0_i_6/O
                         net (fo=1, routed)           0.446     5.924    u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/addr_q_reg[10]_1
    SLICE_X82Y81         LUT6 (Prop_lut6_I4_O)        0.124     6.048 f  u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/inport_accept_o_INST_0_i_3/O
                         net (fo=21, routed)          0.463     6.511    u_ddr/u_core/u_id_fifo/bank_q_reg[0]
    SLICE_X83Y82         LUT3 (Prop_lut3_I1_O)        0.124     6.635 r  u_ddr/u_core/u_id_fifo/ram_reg_0_7_0_5_i_2/O
                         net (fo=8, routed)           0.603     7.238    u_ddr/u_core/u_id_fifo/count23_out
    SLICE_X82Y84         LUT2 (Prop_lut2_I0_O)        0.119     7.357 r  u_ddr/u_core/u_id_fifo/ram_reg_0_7_0_5_i_1/O
                         net (fo=8, routed)           0.331     7.689    u_ddr/u_core/u_id_fifo/ram_reg_0_7_0_5/WE
    SLICE_X84Y84         RAMD32                                       r  u_ddr/u_core/u_id_fifo/ram_reg_0_7_0_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_w rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.181    12.592    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.710     5.882 r  u_pll/u_pll/CLKOUT0
                         net (fo=1, routed)           1.634     7.516    clk_w
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.607 r  clk_w_BUFG_inst/O
                         net (fo=1890, routed)        1.604     9.212    u_ddr/u_core/u_id_fifo/ram_reg_0_7_0_5/WCLK
    SLICE_X84Y84         RAMD32                                       r  u_ddr/u_core/u_id_fifo/ram_reg_0_7_0_5/RAMC/CLK
                         clock pessimism             -0.372     8.840    
                         clock uncertainty           -0.067     8.773    
    SLICE_X84Y84         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.741     8.032    u_ddr/u_core/u_id_fifo/ram_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          8.032    
                         arrival time                          -7.689    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (required time - arrival time)
  Source:                 u_ddr/u_axi/u_request/rd_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr/u_core/u_id_fifo/ram_reg_0_7_0_5/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_w
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_w rise@10.000ns - clk_w rise@0.000ns)
  Data Path Delay:        8.836ns  (logic 3.070ns (34.744%)  route 5.766ns (65.256%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=1 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.788ns = ( 9.212 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.147ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.253     2.735    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.404    -4.669 r  u_pll/u_pll/CLKOUT0
                         net (fo=1, routed)           1.713    -2.956    clk_w
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.860 r  clk_w_BUFG_inst/O
                         net (fo=1890, routed)        1.712    -1.147    u_ddr/u_axi/u_request/clk_w_BUFG
    SLICE_X82Y76         FDRE                                         r  u_ddr/u_axi/u_request/rd_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.691 r  u_ddr/u_axi/u_request/rd_ptr_reg[0]/Q
                         net (fo=181, routed)         1.272     0.581    u_ddr/u_axi/u_request/ram_reg_0_1_30_35/ADDRA0
    SLICE_X84Y72         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     0.731 r  u_ddr/u_axi/u_request/ram_reg_0_1_30_35/RAMA/O
                         net (fo=34, routed)          0.982     1.713    u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/inport_addr_i[2]
    SLICE_X87Y76         MUXF7 (Prop_muxf7_S_O)       0.480     2.193 r  u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/target_state_q_reg[2]_i_22/O
                         net (fo=1, routed)           0.598     2.791    u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/target_state_q_reg[2]_i_22_n_0
    SLICE_X83Y76         LUT6 (Prop_lut6_I4_O)        0.299     3.090 r  u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/target_state_q[2]_i_9/O
                         net (fo=1, routed)           0.000     3.090    u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/target_state_q[2]_i_9_n_0
    SLICE_X83Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.640 r  u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/target_state_q_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.640    u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/target_state_q_reg[2]_i_5_n_0
    SLICE_X83Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.911 f  u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/target_state_q_reg[2]_i_4/CO[0]
                         net (fo=5, routed)           0.385     4.296    u_ddr/u_core/u_id_fifo/CO[0]
    SLICE_X82Y77         LUT6 (Prop_lut6_I2_O)        0.373     4.669 r  u_ddr/u_core/u_id_fifo/bank_q[1]_i_3/O
                         net (fo=5, routed)           0.685     5.355    u_ddr/u_core/u_id_fifo/bank_q[1]_i_3_n_0
    SLICE_X82Y78         LUT6 (Prop_lut6_I4_O)        0.124     5.479 r  u_ddr/u_core/u_id_fifo/inport_accept_o_INST_0_i_6/O
                         net (fo=1, routed)           0.446     5.924    u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/addr_q_reg[10]_1
    SLICE_X82Y81         LUT6 (Prop_lut6_I4_O)        0.124     6.048 f  u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/inport_accept_o_INST_0_i_3/O
                         net (fo=21, routed)          0.463     6.511    u_ddr/u_core/u_id_fifo/bank_q_reg[0]
    SLICE_X83Y82         LUT3 (Prop_lut3_I1_O)        0.124     6.635 r  u_ddr/u_core/u_id_fifo/ram_reg_0_7_0_5_i_2/O
                         net (fo=8, routed)           0.603     7.238    u_ddr/u_core/u_id_fifo/count23_out
    SLICE_X82Y84         LUT2 (Prop_lut2_I0_O)        0.119     7.357 r  u_ddr/u_core/u_id_fifo/ram_reg_0_7_0_5_i_1/O
                         net (fo=8, routed)           0.331     7.689    u_ddr/u_core/u_id_fifo/ram_reg_0_7_0_5/WE
    SLICE_X84Y84         RAMD32                                       r  u_ddr/u_core/u_id_fifo/ram_reg_0_7_0_5/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_w rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.181    12.592    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.710     5.882 r  u_pll/u_pll/CLKOUT0
                         net (fo=1, routed)           1.634     7.516    clk_w
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.607 r  clk_w_BUFG_inst/O
                         net (fo=1890, routed)        1.604     9.212    u_ddr/u_core/u_id_fifo/ram_reg_0_7_0_5/WCLK
    SLICE_X84Y84         RAMD32                                       r  u_ddr/u_core/u_id_fifo/ram_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism             -0.372     8.840    
                         clock uncertainty           -0.067     8.773    
    SLICE_X84Y84         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.741     8.032    u_ddr/u_core/u_id_fifo/ram_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          8.032    
                         arrival time                          -7.689    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (required time - arrival time)
  Source:                 u_ddr/u_axi/u_request/rd_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr/u_core/u_id_fifo/ram_reg_0_7_0_5/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_w
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_w rise@10.000ns - clk_w rise@0.000ns)
  Data Path Delay:        8.836ns  (logic 3.070ns (34.744%)  route 5.766ns (65.256%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=1 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.788ns = ( 9.212 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.147ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.253     2.735    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.404    -4.669 r  u_pll/u_pll/CLKOUT0
                         net (fo=1, routed)           1.713    -2.956    clk_w
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.860 r  clk_w_BUFG_inst/O
                         net (fo=1890, routed)        1.712    -1.147    u_ddr/u_axi/u_request/clk_w_BUFG
    SLICE_X82Y76         FDRE                                         r  u_ddr/u_axi/u_request/rd_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.691 r  u_ddr/u_axi/u_request/rd_ptr_reg[0]/Q
                         net (fo=181, routed)         1.272     0.581    u_ddr/u_axi/u_request/ram_reg_0_1_30_35/ADDRA0
    SLICE_X84Y72         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     0.731 r  u_ddr/u_axi/u_request/ram_reg_0_1_30_35/RAMA/O
                         net (fo=34, routed)          0.982     1.713    u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/inport_addr_i[2]
    SLICE_X87Y76         MUXF7 (Prop_muxf7_S_O)       0.480     2.193 r  u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/target_state_q_reg[2]_i_22/O
                         net (fo=1, routed)           0.598     2.791    u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/target_state_q_reg[2]_i_22_n_0
    SLICE_X83Y76         LUT6 (Prop_lut6_I4_O)        0.299     3.090 r  u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/target_state_q[2]_i_9/O
                         net (fo=1, routed)           0.000     3.090    u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/target_state_q[2]_i_9_n_0
    SLICE_X83Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.640 r  u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/target_state_q_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.640    u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/target_state_q_reg[2]_i_5_n_0
    SLICE_X83Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.911 f  u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/target_state_q_reg[2]_i_4/CO[0]
                         net (fo=5, routed)           0.385     4.296    u_ddr/u_core/u_id_fifo/CO[0]
    SLICE_X82Y77         LUT6 (Prop_lut6_I2_O)        0.373     4.669 r  u_ddr/u_core/u_id_fifo/bank_q[1]_i_3/O
                         net (fo=5, routed)           0.685     5.355    u_ddr/u_core/u_id_fifo/bank_q[1]_i_3_n_0
    SLICE_X82Y78         LUT6 (Prop_lut6_I4_O)        0.124     5.479 r  u_ddr/u_core/u_id_fifo/inport_accept_o_INST_0_i_6/O
                         net (fo=1, routed)           0.446     5.924    u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/addr_q_reg[10]_1
    SLICE_X82Y81         LUT6 (Prop_lut6_I4_O)        0.124     6.048 f  u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/inport_accept_o_INST_0_i_3/O
                         net (fo=21, routed)          0.463     6.511    u_ddr/u_core/u_id_fifo/bank_q_reg[0]
    SLICE_X83Y82         LUT3 (Prop_lut3_I1_O)        0.124     6.635 r  u_ddr/u_core/u_id_fifo/ram_reg_0_7_0_5_i_2/O
                         net (fo=8, routed)           0.603     7.238    u_ddr/u_core/u_id_fifo/count23_out
    SLICE_X82Y84         LUT2 (Prop_lut2_I0_O)        0.119     7.357 r  u_ddr/u_core/u_id_fifo/ram_reg_0_7_0_5_i_1/O
                         net (fo=8, routed)           0.331     7.689    u_ddr/u_core/u_id_fifo/ram_reg_0_7_0_5/WE
    SLICE_X84Y84         RAMS32                                       r  u_ddr/u_core/u_id_fifo/ram_reg_0_7_0_5/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_w rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.181    12.592    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.710     5.882 r  u_pll/u_pll/CLKOUT0
                         net (fo=1, routed)           1.634     7.516    clk_w
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.607 r  clk_w_BUFG_inst/O
                         net (fo=1890, routed)        1.604     9.212    u_ddr/u_core/u_id_fifo/ram_reg_0_7_0_5/WCLK
    SLICE_X84Y84         RAMS32                                       r  u_ddr/u_core/u_id_fifo/ram_reg_0_7_0_5/RAMD/CLK
                         clock pessimism             -0.372     8.840    
                         clock uncertainty           -0.067     8.773    
    SLICE_X84Y84         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.741     8.032    u_ddr/u_core/u_id_fifo/ram_reg_0_7_0_5/RAMD
  -------------------------------------------------------------------
                         required time                          8.032    
                         arrival time                          -7.689    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (required time - arrival time)
  Source:                 u_ddr/u_axi/u_request/rd_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr/u_core/u_id_fifo/ram_reg_0_7_0_5/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_w
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_w rise@10.000ns - clk_w rise@0.000ns)
  Data Path Delay:        8.836ns  (logic 3.070ns (34.744%)  route 5.766ns (65.256%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=1 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.788ns = ( 9.212 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.147ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.253     2.735    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.404    -4.669 r  u_pll/u_pll/CLKOUT0
                         net (fo=1, routed)           1.713    -2.956    clk_w
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.860 r  clk_w_BUFG_inst/O
                         net (fo=1890, routed)        1.712    -1.147    u_ddr/u_axi/u_request/clk_w_BUFG
    SLICE_X82Y76         FDRE                                         r  u_ddr/u_axi/u_request/rd_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.691 r  u_ddr/u_axi/u_request/rd_ptr_reg[0]/Q
                         net (fo=181, routed)         1.272     0.581    u_ddr/u_axi/u_request/ram_reg_0_1_30_35/ADDRA0
    SLICE_X84Y72         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     0.731 r  u_ddr/u_axi/u_request/ram_reg_0_1_30_35/RAMA/O
                         net (fo=34, routed)          0.982     1.713    u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/inport_addr_i[2]
    SLICE_X87Y76         MUXF7 (Prop_muxf7_S_O)       0.480     2.193 r  u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/target_state_q_reg[2]_i_22/O
                         net (fo=1, routed)           0.598     2.791    u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/target_state_q_reg[2]_i_22_n_0
    SLICE_X83Y76         LUT6 (Prop_lut6_I4_O)        0.299     3.090 r  u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/target_state_q[2]_i_9/O
                         net (fo=1, routed)           0.000     3.090    u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/target_state_q[2]_i_9_n_0
    SLICE_X83Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.640 r  u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/target_state_q_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.640    u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/target_state_q_reg[2]_i_5_n_0
    SLICE_X83Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.911 f  u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/target_state_q_reg[2]_i_4/CO[0]
                         net (fo=5, routed)           0.385     4.296    u_ddr/u_core/u_id_fifo/CO[0]
    SLICE_X82Y77         LUT6 (Prop_lut6_I2_O)        0.373     4.669 r  u_ddr/u_core/u_id_fifo/bank_q[1]_i_3/O
                         net (fo=5, routed)           0.685     5.355    u_ddr/u_core/u_id_fifo/bank_q[1]_i_3_n_0
    SLICE_X82Y78         LUT6 (Prop_lut6_I4_O)        0.124     5.479 r  u_ddr/u_core/u_id_fifo/inport_accept_o_INST_0_i_6/O
                         net (fo=1, routed)           0.446     5.924    u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/addr_q_reg[10]_1
    SLICE_X82Y81         LUT6 (Prop_lut6_I4_O)        0.124     6.048 f  u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/inport_accept_o_INST_0_i_3/O
                         net (fo=21, routed)          0.463     6.511    u_ddr/u_core/u_id_fifo/bank_q_reg[0]
    SLICE_X83Y82         LUT3 (Prop_lut3_I1_O)        0.124     6.635 r  u_ddr/u_core/u_id_fifo/ram_reg_0_7_0_5_i_2/O
                         net (fo=8, routed)           0.603     7.238    u_ddr/u_core/u_id_fifo/count23_out
    SLICE_X82Y84         LUT2 (Prop_lut2_I0_O)        0.119     7.357 r  u_ddr/u_core/u_id_fifo/ram_reg_0_7_0_5_i_1/O
                         net (fo=8, routed)           0.331     7.689    u_ddr/u_core/u_id_fifo/ram_reg_0_7_0_5/WE
    SLICE_X84Y84         RAMS32                                       r  u_ddr/u_core/u_id_fifo/ram_reg_0_7_0_5/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_w rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.181    12.592    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.710     5.882 r  u_pll/u_pll/CLKOUT0
                         net (fo=1, routed)           1.634     7.516    clk_w
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.607 r  clk_w_BUFG_inst/O
                         net (fo=1890, routed)        1.604     9.212    u_ddr/u_core/u_id_fifo/ram_reg_0_7_0_5/WCLK
    SLICE_X84Y84         RAMS32                                       r  u_ddr/u_core/u_id_fifo/ram_reg_0_7_0_5/RAMD_D1/CLK
                         clock pessimism             -0.372     8.840    
                         clock uncertainty           -0.067     8.773    
    SLICE_X84Y84         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.741     8.032    u_ddr/u_core/u_id_fifo/ram_reg_0_7_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                          8.032    
                         arrival time                          -7.689    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.348ns  (required time - arrival time)
  Source:                 u_ddr/u_axi/u_request/rd_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr/u_core/gen_partial_seq.u_seq/tras_timer_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_w
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_w rise@10.000ns - clk_w rise@0.000ns)
  Data Path Delay:        9.143ns  (logic 3.071ns (33.587%)  route 6.072ns (66.413%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( 9.208 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.147ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.253     2.735    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.404    -4.669 r  u_pll/u_pll/CLKOUT0
                         net (fo=1, routed)           1.713    -2.956    clk_w
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.860 r  clk_w_BUFG_inst/O
                         net (fo=1890, routed)        1.712    -1.147    u_ddr/u_axi/u_request/clk_w_BUFG
    SLICE_X82Y76         FDRE                                         r  u_ddr/u_axi/u_request/rd_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.691 r  u_ddr/u_axi/u_request/rd_ptr_reg[0]/Q
                         net (fo=181, routed)         1.272     0.581    u_ddr/u_axi/u_request/ram_reg_0_1_30_35/ADDRA0
    SLICE_X84Y72         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     0.731 r  u_ddr/u_axi/u_request/ram_reg_0_1_30_35/RAMA/O
                         net (fo=34, routed)          0.982     1.713    u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/inport_addr_i[2]
    SLICE_X87Y76         MUXF7 (Prop_muxf7_S_O)       0.480     2.193 r  u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/target_state_q_reg[2]_i_22/O
                         net (fo=1, routed)           0.598     2.791    u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/target_state_q_reg[2]_i_22_n_0
    SLICE_X83Y76         LUT6 (Prop_lut6_I4_O)        0.299     3.090 r  u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/target_state_q[2]_i_9/O
                         net (fo=1, routed)           0.000     3.090    u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/target_state_q[2]_i_9_n_0
    SLICE_X83Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.640 r  u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/target_state_q_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.640    u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/target_state_q_reg[2]_i_5_n_0
    SLICE_X83Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.911 f  u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/target_state_q_reg[2]_i_4/CO[0]
                         net (fo=5, routed)           0.385     4.296    u_ddr/u_core/u_id_fifo/CO[0]
    SLICE_X82Y77         LUT6 (Prop_lut6_I2_O)        0.373     4.669 r  u_ddr/u_core/u_id_fifo/bank_q[1]_i_3/O
                         net (fo=5, routed)           0.685     5.355    u_ddr/u_core/u_id_fifo/bank_q[1]_i_3_n_0
    SLICE_X82Y78         LUT6 (Prop_lut6_I4_O)        0.124     5.479 r  u_ddr/u_core/u_id_fifo/inport_accept_o_INST_0_i_6/O
                         net (fo=1, routed)           0.446     5.924    u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/addr_q_reg[10]_1
    SLICE_X82Y81         LUT6 (Prop_lut6_I4_O)        0.124     6.048 f  u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/inport_accept_o_INST_0_i_3/O
                         net (fo=21, routed)          0.662     6.711    u_ddr/u_core/u_id_fifo/bank_q_reg[0]
    SLICE_X86Y78         LUT6 (Prop_lut6_I5_O)        0.124     6.835 f  u_ddr/u_core/u_id_fifo/tras_timer_q[5]_i_3/O
                         net (fo=8, routed)           0.502     7.337    u_ddr/u_core/u_id_fifo/state_q_reg[2]
    SLICE_X87Y78         LUT3 (Prop_lut3_I0_O)        0.120     7.457 r  u_ddr/u_core/u_id_fifo/tras_timer_q[5]_i_1/O
                         net (fo=6, routed)           0.539     7.996    u_ddr/u_core/gen_partial_seq.u_seq/E[0]
    SLICE_X87Y78         FDRE                                         r  u_ddr/u_core/gen_partial_seq.u_seq/tras_timer_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_w rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.181    12.592    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.710     5.882 r  u_pll/u_pll/CLKOUT0
                         net (fo=1, routed)           1.634     7.516    clk_w
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.607 r  clk_w_BUFG_inst/O
                         net (fo=1890, routed)        1.600     9.208    u_ddr/u_core/gen_partial_seq.u_seq/clk_i
    SLICE_X87Y78         FDRE                                         r  u_ddr/u_core/gen_partial_seq.u_seq/tras_timer_q_reg[0]/C
                         clock pessimism             -0.388     8.820    
                         clock uncertainty           -0.067     8.753    
    SLICE_X87Y78         FDRE (Setup_fdre_C_CE)      -0.408     8.345    u_ddr/u_core/gen_partial_seq.u_seq/tras_timer_q_reg[0]
  -------------------------------------------------------------------
                         required time                          8.345    
                         arrival time                          -7.996    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (required time - arrival time)
  Source:                 u_ddr/u_axi/u_request/rd_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr/u_core/gen_partial_seq.u_seq/tras_timer_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_w
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_w rise@10.000ns - clk_w rise@0.000ns)
  Data Path Delay:        9.143ns  (logic 3.071ns (33.587%)  route 6.072ns (66.413%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( 9.208 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.147ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.253     2.735    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.404    -4.669 r  u_pll/u_pll/CLKOUT0
                         net (fo=1, routed)           1.713    -2.956    clk_w
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.860 r  clk_w_BUFG_inst/O
                         net (fo=1890, routed)        1.712    -1.147    u_ddr/u_axi/u_request/clk_w_BUFG
    SLICE_X82Y76         FDRE                                         r  u_ddr/u_axi/u_request/rd_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.691 r  u_ddr/u_axi/u_request/rd_ptr_reg[0]/Q
                         net (fo=181, routed)         1.272     0.581    u_ddr/u_axi/u_request/ram_reg_0_1_30_35/ADDRA0
    SLICE_X84Y72         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     0.731 r  u_ddr/u_axi/u_request/ram_reg_0_1_30_35/RAMA/O
                         net (fo=34, routed)          0.982     1.713    u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/inport_addr_i[2]
    SLICE_X87Y76         MUXF7 (Prop_muxf7_S_O)       0.480     2.193 r  u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/target_state_q_reg[2]_i_22/O
                         net (fo=1, routed)           0.598     2.791    u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/target_state_q_reg[2]_i_22_n_0
    SLICE_X83Y76         LUT6 (Prop_lut6_I4_O)        0.299     3.090 r  u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/target_state_q[2]_i_9/O
                         net (fo=1, routed)           0.000     3.090    u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/target_state_q[2]_i_9_n_0
    SLICE_X83Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.640 r  u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/target_state_q_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.640    u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/target_state_q_reg[2]_i_5_n_0
    SLICE_X83Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.911 f  u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/target_state_q_reg[2]_i_4/CO[0]
                         net (fo=5, routed)           0.385     4.296    u_ddr/u_core/u_id_fifo/CO[0]
    SLICE_X82Y77         LUT6 (Prop_lut6_I2_O)        0.373     4.669 r  u_ddr/u_core/u_id_fifo/bank_q[1]_i_3/O
                         net (fo=5, routed)           0.685     5.355    u_ddr/u_core/u_id_fifo/bank_q[1]_i_3_n_0
    SLICE_X82Y78         LUT6 (Prop_lut6_I4_O)        0.124     5.479 r  u_ddr/u_core/u_id_fifo/inport_accept_o_INST_0_i_6/O
                         net (fo=1, routed)           0.446     5.924    u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/addr_q_reg[10]_1
    SLICE_X82Y81         LUT6 (Prop_lut6_I4_O)        0.124     6.048 f  u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/inport_accept_o_INST_0_i_3/O
                         net (fo=21, routed)          0.662     6.711    u_ddr/u_core/u_id_fifo/bank_q_reg[0]
    SLICE_X86Y78         LUT6 (Prop_lut6_I5_O)        0.124     6.835 f  u_ddr/u_core/u_id_fifo/tras_timer_q[5]_i_3/O
                         net (fo=8, routed)           0.502     7.337    u_ddr/u_core/u_id_fifo/state_q_reg[2]
    SLICE_X87Y78         LUT3 (Prop_lut3_I0_O)        0.120     7.457 r  u_ddr/u_core/u_id_fifo/tras_timer_q[5]_i_1/O
                         net (fo=6, routed)           0.539     7.996    u_ddr/u_core/gen_partial_seq.u_seq/E[0]
    SLICE_X87Y78         FDRE                                         r  u_ddr/u_core/gen_partial_seq.u_seq/tras_timer_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_w rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.181    12.592    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.710     5.882 r  u_pll/u_pll/CLKOUT0
                         net (fo=1, routed)           1.634     7.516    clk_w
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.607 r  clk_w_BUFG_inst/O
                         net (fo=1890, routed)        1.600     9.208    u_ddr/u_core/gen_partial_seq.u_seq/clk_i
    SLICE_X87Y78         FDRE                                         r  u_ddr/u_core/gen_partial_seq.u_seq/tras_timer_q_reg[2]/C
                         clock pessimism             -0.388     8.820    
                         clock uncertainty           -0.067     8.753    
    SLICE_X87Y78         FDRE (Setup_fdre_C_CE)      -0.408     8.345    u_ddr/u_core/gen_partial_seq.u_seq/tras_timer_q_reg[2]
  -------------------------------------------------------------------
                         required time                          8.345    
                         arrival time                          -7.996    
  -------------------------------------------------------------------
                         slack                                  0.348    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u_ddr/u_axi/write_data_q_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr/u_axi/u_request/ram_reg_0_1_96_101/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_w
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_w rise@0.000ns - clk_w rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.855%)  route 0.067ns (32.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.144ns
    Source Clock Delay      (SCD):    -0.112ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.440     0.690    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.930    -1.240 r  u_pll/u_pll/CLKOUT0
                         net (fo=1, routed)           0.514    -0.726    clk_w
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.700 r  clk_w_BUFG_inst/O
                         net (fo=1890, routed)        0.589    -0.112    u_ddr/u_axi/clk_w_BUFG
    SLICE_X81Y74         FDRE                                         r  u_ddr/u_axi/write_data_q_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y74         FDRE (Prop_fdre_C_Q)         0.141     0.029 r  u_ddr/u_axi/write_data_q_reg[47]/Q
                         net (fo=2, routed)           0.067     0.096    u_ddr/u_axi/u_request/ram_reg_0_1_96_101/DIA0
    SLICE_X80Y74         RAMD32                                       r  u_ddr/u_axi/u_request/ram_reg_0_1_96_101/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.481     0.919    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.221    -1.302 r  u_pll/u_pll/CLKOUT0
                         net (fo=1, routed)           0.560    -0.743    clk_w
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.714 r  clk_w_BUFG_inst/O
                         net (fo=1890, routed)        0.858     0.144    u_ddr/u_axi/u_request/ram_reg_0_1_96_101/WCLK
    SLICE_X80Y74         RAMD32                                       r  u_ddr/u_axi/u_request/ram_reg_0_1_96_101/RAMA/CLK
                         clock pessimism             -0.242    -0.099    
    SLICE_X80Y74         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.048    u_ddr/u_axi/u_request/ram_reg_0_1_96_101/RAMA
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u_ddr/u_axi/write_data_q_reg[119]/C
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr/u_axi/u_request/ram_reg_0_1_168_173/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_w
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_w rise@0.000ns - clk_w rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.143ns
    Source Clock Delay      (SCD):    -0.113ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.440     0.690    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.930    -1.240 r  u_pll/u_pll/CLKOUT0
                         net (fo=1, routed)           0.514    -0.726    clk_w
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.700 r  clk_w_BUFG_inst/O
                         net (fo=1890, routed)        0.588    -0.113    u_ddr/u_axi/clk_w_BUFG
    SLICE_X79Y76         FDRE                                         r  u_ddr/u_axi/write_data_q_reg[119]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y76         FDRE (Prop_fdre_C_Q)         0.141     0.028 r  u_ddr/u_axi/write_data_q_reg[119]/Q
                         net (fo=2, routed)           0.067     0.095    u_ddr/u_axi/u_request/ram_reg_0_1_168_173/DIA0
    SLICE_X78Y76         RAMD32                                       r  u_ddr/u_axi/u_request/ram_reg_0_1_168_173/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.481     0.919    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.221    -1.302 r  u_pll/u_pll/CLKOUT0
                         net (fo=1, routed)           0.560    -0.743    clk_w
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.714 r  clk_w_BUFG_inst/O
                         net (fo=1890, routed)        0.857     0.143    u_ddr/u_axi/u_request/ram_reg_0_1_168_173/WCLK
    SLICE_X78Y76         RAMD32                                       r  u_ddr/u_axi/u_request/ram_reg_0_1_168_173/RAMA/CLK
                         clock pessimism             -0.242    -0.100    
    SLICE_X78Y76         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.047    u_ddr/u_axi/u_request/ram_reg_0_1_168_173/RAMA
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.095    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u_ddr/u_axi/write_data_q_reg[113]/C
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr/u_axi/u_request/ram_reg_0_1_162_167/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_w
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_w rise@0.000ns - clk_w rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.147ns
    Source Clock Delay      (SCD):    -0.109ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.440     0.690    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.930    -1.240 r  u_pll/u_pll/CLKOUT0
                         net (fo=1, routed)           0.514    -0.726    clk_w
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.700 r  clk_w_BUFG_inst/O
                         net (fo=1890, routed)        0.592    -0.109    u_ddr/u_axi/clk_w_BUFG
    SLICE_X81Y72         FDRE                                         r  u_ddr/u_axi/write_data_q_reg[113]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y72         FDRE (Prop_fdre_C_Q)         0.141     0.032 r  u_ddr/u_axi/write_data_q_reg[113]/Q
                         net (fo=2, routed)           0.067     0.099    u_ddr/u_axi/u_request/ram_reg_0_1_162_167/DIA0
    SLICE_X80Y72         RAMD32                                       r  u_ddr/u_axi/u_request/ram_reg_0_1_162_167/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.481     0.919    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.221    -1.302 r  u_pll/u_pll/CLKOUT0
                         net (fo=1, routed)           0.560    -0.743    clk_w
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.714 r  clk_w_BUFG_inst/O
                         net (fo=1890, routed)        0.861     0.147    u_ddr/u_axi/u_request/ram_reg_0_1_162_167/WCLK
    SLICE_X80Y72         RAMD32                                       r  u_ddr/u_axi/u_request/ram_reg_0_1_162_167/RAMA/CLK
                         clock pessimism             -0.242    -0.096    
    SLICE_X80Y72         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.051    u_ddr/u_axi/u_request/ram_reg_0_1_162_167/RAMA
  -------------------------------------------------------------------
                         required time                         -0.051    
                         arrival time                           0.099    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u_ddr/u_axi/write_data_q_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr/u_axi/u_request/ram_reg_0_1_84_89/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_w
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_w rise@0.000ns - clk_w rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.143ns
    Source Clock Delay      (SCD):    -0.114ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.440     0.690    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.930    -1.240 r  u_pll/u_pll/CLKOUT0
                         net (fo=1, routed)           0.514    -0.726    clk_w
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.700 r  clk_w_BUFG_inst/O
                         net (fo=1890, routed)        0.587    -0.114    u_ddr/u_axi/clk_w_BUFG
    SLICE_X77Y77         FDRE                                         r  u_ddr/u_axi/write_data_q_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y77         FDRE (Prop_fdre_C_Q)         0.141     0.027 r  u_ddr/u_axi/write_data_q_reg[35]/Q
                         net (fo=2, routed)           0.067     0.094    u_ddr/u_axi/u_request/ram_reg_0_1_84_89/DIA0
    SLICE_X76Y77         RAMD32                                       r  u_ddr/u_axi/u_request/ram_reg_0_1_84_89/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.481     0.919    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.221    -1.302 r  u_pll/u_pll/CLKOUT0
                         net (fo=1, routed)           0.560    -0.743    clk_w
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.714 r  clk_w_BUFG_inst/O
                         net (fo=1890, routed)        0.857     0.143    u_ddr/u_axi/u_request/ram_reg_0_1_84_89/WCLK
    SLICE_X76Y77         RAMD32                                       r  u_ddr/u_axi/u_request/ram_reg_0_1_84_89/RAMA/CLK
                         clock pessimism             -0.243    -0.101    
    SLICE_X76Y77         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.046    u_ddr/u_axi/u_request/ram_reg_0_1_84_89/RAMA
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.094    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 u_ddr/u_core/gen_partial_seq.u_seq/rd_data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr/u_axi/u_response/ram_reg_0_7_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_w
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_w rise@0.000ns - clk_w rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.042%)  route 0.115ns (44.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.157ns
    Source Clock Delay      (SCD):    -0.101ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.440     0.690    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.930    -1.240 r  u_pll/u_pll/CLKOUT0
                         net (fo=1, routed)           0.514    -0.726    clk_w
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.700 r  clk_w_BUFG_inst/O
                         net (fo=1890, routed)        0.600    -0.101    u_ddr/u_core/gen_partial_seq.u_seq/clk_i
    SLICE_X81Y89         FDRE                                         r  u_ddr/u_core/gen_partial_seq.u_seq/rd_data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y89         FDRE (Prop_fdre_C_Q)         0.141     0.040 r  u_ddr/u_core/gen_partial_seq.u_seq/rd_data_q_reg[0]/Q
                         net (fo=1, routed)           0.115     0.155    u_ddr/u_axi/u_response/ram_reg_0_7_0_5/DIA0
    SLICE_X78Y90         RAMD32                                       r  u_ddr/u_axi/u_response/ram_reg_0_7_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.481     0.919    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.221    -1.302 r  u_pll/u_pll/CLKOUT0
                         net (fo=1, routed)           0.560    -0.743    clk_w
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.714 r  clk_w_BUFG_inst/O
                         net (fo=1890, routed)        0.871     0.157    u_ddr/u_axi/u_response/ram_reg_0_7_0_5/WCLK
    SLICE_X78Y90         RAMD32                                       r  u_ddr/u_axi/u_response/ram_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.220    -0.064    
    SLICE_X78Y90         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.083    u_ddr/u_axi/u_response/ram_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.083    
                         arrival time                           0.155    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 u_ddr/u_core/gen_partial_seq.u_seq/rd_data_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr/u_axi/u_response/ram_reg_0_7_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_w
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_w rise@0.000ns - clk_w rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.681%)  route 0.117ns (45.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.160ns
    Source Clock Delay      (SCD):    -0.098ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.440     0.690    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.930    -1.240 r  u_pll/u_pll/CLKOUT0
                         net (fo=1, routed)           0.514    -0.726    clk_w
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.700 r  clk_w_BUFG_inst/O
                         net (fo=1890, routed)        0.603    -0.098    u_ddr/u_core/gen_partial_seq.u_seq/clk_i
    SLICE_X86Y86         FDRE                                         r  u_ddr/u_core/gen_partial_seq.u_seq/rd_data_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y86         FDRE (Prop_fdre_C_Q)         0.141     0.043 r  u_ddr/u_core/gen_partial_seq.u_seq/rd_data_q_reg[20]/Q
                         net (fo=1, routed)           0.117     0.160    u_ddr/u_axi/u_response/ram_reg_0_7_18_23/DIB0
    SLICE_X84Y87         RAMD32                                       r  u_ddr/u_axi/u_response/ram_reg_0_7_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.481     0.919    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.221    -1.302 r  u_pll/u_pll/CLKOUT0
                         net (fo=1, routed)           0.560    -0.743    clk_w
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.714 r  clk_w_BUFG_inst/O
                         net (fo=1890, routed)        0.874     0.160    u_ddr/u_axi/u_response/ram_reg_0_7_18_23/WCLK
    SLICE_X84Y87         RAMD32                                       r  u_ddr/u_axi/u_response/ram_reg_0_7_18_23/RAMB/CLK
                         clock pessimism             -0.220    -0.061    
    SLICE_X84Y87         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     0.085    u_ddr/u_axi/u_response/ram_reg_0_7_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.160    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/ram_reg_0_3_12_17/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_w
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_w rise@0.000ns - clk_w rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.406%)  route 0.257ns (64.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.153ns
    Source Clock Delay      (SCD):    -0.103ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.440     0.690    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.930    -1.240 r  u_pll/u_pll/CLKOUT0
                         net (fo=1, routed)           0.514    -0.726    clk_w
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.700 r  clk_w_BUFG_inst/O
                         net (fo=1890, routed)        0.598    -0.103    u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/clk_i
    SLICE_X83Y80         FDRE                                         r  u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y80         FDRE (Prop_fdre_C_Q)         0.141     0.038 r  u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/wr_ptr_reg[1]/Q
                         net (fo=193, routed)         0.257     0.296    u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/ram_reg_0_3_12_17/ADDRD1
    SLICE_X84Y79         RAMD32                                       r  u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/ram_reg_0_3_12_17/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.481     0.919    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.221    -1.302 r  u_pll/u_pll/CLKOUT0
                         net (fo=1, routed)           0.560    -0.743    clk_w
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.714 r  clk_w_BUFG_inst/O
                         net (fo=1890, routed)        0.867     0.153    u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/ram_reg_0_3_12_17/WCLK
    SLICE_X84Y79         RAMD32                                       r  u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/ram_reg_0_3_12_17/RAMA/CLK
                         clock pessimism             -0.242    -0.090    
    SLICE_X84Y79         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.219    u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/ram_reg_0_3_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -0.219    
                         arrival time                           0.296    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/ram_reg_0_3_12_17/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_w
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_w rise@0.000ns - clk_w rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.406%)  route 0.257ns (64.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.153ns
    Source Clock Delay      (SCD):    -0.103ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.440     0.690    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.930    -1.240 r  u_pll/u_pll/CLKOUT0
                         net (fo=1, routed)           0.514    -0.726    clk_w
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.700 r  clk_w_BUFG_inst/O
                         net (fo=1890, routed)        0.598    -0.103    u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/clk_i
    SLICE_X83Y80         FDRE                                         r  u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y80         FDRE (Prop_fdre_C_Q)         0.141     0.038 r  u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/wr_ptr_reg[1]/Q
                         net (fo=193, routed)         0.257     0.296    u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/ram_reg_0_3_12_17/ADDRD1
    SLICE_X84Y79         RAMD32                                       r  u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/ram_reg_0_3_12_17/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.481     0.919    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.221    -1.302 r  u_pll/u_pll/CLKOUT0
                         net (fo=1, routed)           0.560    -0.743    clk_w
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.714 r  clk_w_BUFG_inst/O
                         net (fo=1890, routed)        0.867     0.153    u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/ram_reg_0_3_12_17/WCLK
    SLICE_X84Y79         RAMD32                                       r  u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/ram_reg_0_3_12_17/RAMA_D1/CLK
                         clock pessimism             -0.242    -0.090    
    SLICE_X84Y79         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.219    u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/ram_reg_0_3_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.219    
                         arrival time                           0.296    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/ram_reg_0_3_12_17/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_w
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_w rise@0.000ns - clk_w rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.406%)  route 0.257ns (64.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.153ns
    Source Clock Delay      (SCD):    -0.103ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.440     0.690    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.930    -1.240 r  u_pll/u_pll/CLKOUT0
                         net (fo=1, routed)           0.514    -0.726    clk_w
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.700 r  clk_w_BUFG_inst/O
                         net (fo=1890, routed)        0.598    -0.103    u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/clk_i
    SLICE_X83Y80         FDRE                                         r  u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y80         FDRE (Prop_fdre_C_Q)         0.141     0.038 r  u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/wr_ptr_reg[1]/Q
                         net (fo=193, routed)         0.257     0.296    u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/ram_reg_0_3_12_17/ADDRD1
    SLICE_X84Y79         RAMD32                                       r  u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/ram_reg_0_3_12_17/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.481     0.919    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.221    -1.302 r  u_pll/u_pll/CLKOUT0
                         net (fo=1, routed)           0.560    -0.743    clk_w
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.714 r  clk_w_BUFG_inst/O
                         net (fo=1890, routed)        0.867     0.153    u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/ram_reg_0_3_12_17/WCLK
    SLICE_X84Y79         RAMD32                                       r  u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/ram_reg_0_3_12_17/RAMB/CLK
                         clock pessimism             -0.242    -0.090    
    SLICE_X84Y79         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.219    u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/ram_reg_0_3_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -0.219    
                         arrival time                           0.296    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/ram_reg_0_3_12_17/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_w
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_w rise@0.000ns - clk_w rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.406%)  route 0.257ns (64.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.153ns
    Source Clock Delay      (SCD):    -0.103ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.440     0.690    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.930    -1.240 r  u_pll/u_pll/CLKOUT0
                         net (fo=1, routed)           0.514    -0.726    clk_w
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.700 r  clk_w_BUFG_inst/O
                         net (fo=1890, routed)        0.598    -0.103    u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/clk_i
    SLICE_X83Y80         FDRE                                         r  u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y80         FDRE (Prop_fdre_C_Q)         0.141     0.038 r  u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/wr_ptr_reg[1]/Q
                         net (fo=193, routed)         0.257     0.296    u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/ram_reg_0_3_12_17/ADDRD1
    SLICE_X84Y79         RAMD32                                       r  u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/ram_reg_0_3_12_17/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.481     0.919    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.221    -1.302 r  u_pll/u_pll/CLKOUT0
                         net (fo=1, routed)           0.560    -0.743    clk_w
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.714 r  clk_w_BUFG_inst/O
                         net (fo=1890, routed)        0.867     0.153    u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/ram_reg_0_3_12_17/WCLK
    SLICE_X84Y79         RAMD32                                       r  u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/ram_reg_0_3_12_17/RAMB_D1/CLK
                         clock pessimism             -0.242    -0.090    
    SLICE_X84Y79         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.219    u_ddr/u_core/gen_partial_seq.u_seq/u_write_fifo/ram_reg_0_3_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.219    
                         arrival time                           0.296    
  -------------------------------------------------------------------
                         slack                                  0.076    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_w
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_pll/u_pll/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     IDELAYE2/C         n/a            2.360         10.000      7.640      IDELAY_X1Y90    u_phy/u_dq_delay0/C
Min Period        n/a     IDELAYE2/C         n/a            2.360         10.000      7.640      IDELAY_X1Y95    u_phy/u_dq_delay1/C
Min Period        n/a     IDELAYE2/C         n/a            2.360         10.000      7.640      IDELAY_X1Y84    u_phy/u_dq_delay10/C
Min Period        n/a     IDELAYE2/C         n/a            2.360         10.000      7.640      IDELAY_X1Y80    u_phy/u_dq_delay11/C
Min Period        n/a     IDELAYE2/C         n/a            2.360         10.000      7.640      IDELAY_X1Y85    u_phy/u_dq_delay12/C
Min Period        n/a     IDELAYE2/C         n/a            2.360         10.000      7.640      IDELAY_X1Y77    u_phy/u_dq_delay13/C
Min Period        n/a     IDELAYE2/C         n/a            2.360         10.000      7.640      IDELAY_X1Y83    u_phy/u_dq_delay14/C
Min Period        n/a     IDELAYE2/C         n/a            2.360         10.000      7.640      IDELAY_X1Y78    u_phy/u_dq_delay15/C
Min Period        n/a     IDELAYE2/C         n/a            2.360         10.000      7.640      IDELAY_X1Y96    u_phy/u_dq_delay2/C
Min Period        n/a     IDELAYE2/C         n/a            2.360         10.000      7.640      IDELAY_X1Y88    u_phy/u_dq_delay3/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  u_pll/u_pll/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X88Y76    u_ddr/u_axi/u_request/ram_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X88Y76    u_ddr/u_axi/u_request/ram_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X88Y76    u_ddr/u_axi/u_request/ram_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X88Y76    u_ddr/u_axi/u_request/ram_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X88Y76    u_ddr/u_axi/u_request/ram_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X88Y76    u_ddr/u_axi/u_request/ram_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X88Y76    u_ddr/u_axi/u_request/ram_reg_0_1_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X88Y76    u_ddr/u_axi/u_request/ram_reg_0_1_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X88Y76    u_ddr/u_axi/u_request/ram_reg_0_1_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X88Y76    u_ddr/u_axi/u_request/ram_reg_0_1_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X88Y76    u_ddr/u_axi/u_request/ram_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X88Y76    u_ddr/u_axi/u_request/ram_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X88Y76    u_ddr/u_axi/u_request/ram_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X88Y76    u_ddr/u_axi/u_request/ram_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X88Y76    u_ddr/u_axi/u_request/ram_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X88Y76    u_ddr/u_axi/u_request/ram_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X88Y76    u_ddr/u_axi/u_request/ram_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X88Y76    u_ddr/u_axi/u_request/ram_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X88Y76    u_ddr/u_axi/u_request/ram_reg_0_1_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X88Y76    u_ddr/u_axi/u_request/ram_reg_0_1_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_w
  To Clock:  clkfbout_w

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_w
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_pll/u_pll/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFH/I              n/a            2.155         10.000      7.845      BUFHCE_X1Y24    u_pll/u_clkfb_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  u_pll/u_pll/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  u_pll/u_pll/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  u_pll/u_pll/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  u_pll/u_pll/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr3_dq[8]
                            (input port)
  Destination:            u_phy/u_serdes_dq_in8/DDLY
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.744ns  (logic 1.744ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V4                                                0.000     0.000 r  ddr3_dq[8] (INOUT)
                         net (fo=1, unset)            0.000     0.000    u_phy/u_pad_dq8/IO
    V4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  u_phy/u_pad_dq8/IBUF/O
                         net (fo=1, routed)           0.000     0.929    u_phy/dq_in_w_8
    IDELAY_X1Y79         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.744 r  u_phy/u_dq_delay8/DATAOUT
                         net (fo=1, routed)           0.000     1.744    u_phy/dq_delayed_w_8
    ILOGIC_X1Y79         ISERDESE2                                    r  u_phy/u_serdes_dq_in8/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq[10]
                            (input port)
  Destination:            u_phy/u_serdes_dq_in10/DDLY
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.743ns  (logic 1.743ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  ddr3_dq[10] (INOUT)
                         net (fo=1, unset)            0.000     0.000    u_phy/u_pad_dq10/IO
    U4                   IBUF (Prop_ibuf_I_O)         0.928     0.928 r  u_phy/u_pad_dq10/IBUF/O
                         net (fo=1, routed)           0.000     0.928    u_phy/dq_in_w_10
    IDELAY_X1Y84         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.743 r  u_phy/u_dq_delay10/DATAOUT
                         net (fo=1, routed)           0.000     1.743    u_phy/dq_delayed_w_10
    ILOGIC_X1Y84         ISERDESE2                                    r  u_phy/u_serdes_dq_in10/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq[14]
                            (input port)
  Destination:            u_phy/u_serdes_dq_in14/DDLY
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.738ns  (logic 1.738ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U3                                                0.000     0.000 r  ddr3_dq[14] (INOUT)
                         net (fo=1, unset)            0.000     0.000    u_phy/u_pad_dq14/IO
    U3                   IBUF (Prop_ibuf_I_O)         0.923     0.923 r  u_phy/u_pad_dq14/IBUF/O
                         net (fo=1, routed)           0.000     0.923    u_phy/dq_in_w_14
    IDELAY_X1Y83         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.738 r  u_phy/u_dq_delay14/DATAOUT
                         net (fo=1, routed)           0.000     1.738    u_phy/dq_delayed_w_14
    ILOGIC_X1Y83         ISERDESE2                                    r  u_phy/u_serdes_dq_in14/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq[12]
                            (input port)
  Destination:            u_phy/u_serdes_dq_in12/DDLY
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.736ns  (logic 1.736ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V1                                                0.000     0.000 r  ddr3_dq[12] (INOUT)
                         net (fo=1, unset)            0.000     0.000    u_phy/u_pad_dq12/IO
    V1                   IBUF (Prop_ibuf_I_O)         0.921     0.921 r  u_phy/u_pad_dq12/IBUF/O
                         net (fo=1, routed)           0.000     0.921    u_phy/dq_in_w_12
    IDELAY_X1Y85         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.736 r  u_phy/u_dq_delay12/DATAOUT
                         net (fo=1, routed)           0.000     1.736    u_phy/dq_delayed_w_12
    ILOGIC_X1Y85         ISERDESE2                                    r  u_phy/u_serdes_dq_in12/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq[11]
                            (input port)
  Destination:            u_phy/u_serdes_dq_in11/DDLY
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.733ns  (logic 1.733ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 r  ddr3_dq[11] (INOUT)
                         net (fo=1, unset)            0.000     0.000    u_phy/u_pad_dq11/IO
    V5                   IBUF (Prop_ibuf_I_O)         0.918     0.918 r  u_phy/u_pad_dq11/IBUF/O
                         net (fo=1, routed)           0.000     0.918    u_phy/dq_in_w_11
    IDELAY_X1Y80         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.733 r  u_phy/u_dq_delay11/DATAOUT
                         net (fo=1, routed)           0.000     1.733    u_phy/dq_delayed_w_11
    ILOGIC_X1Y80         ISERDESE2                                    r  u_phy/u_serdes_dq_in11/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq[9]
                            (input port)
  Destination:            u_phy/u_serdes_dq_in9/DDLY
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.724ns  (logic 1.724ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T5                                                0.000     0.000 r  ddr3_dq[9] (INOUT)
                         net (fo=1, unset)            0.000     0.000    u_phy/u_pad_dq9/IO
    T5                   IBUF (Prop_ibuf_I_O)         0.909     0.909 r  u_phy/u_pad_dq9/IBUF/O
                         net (fo=1, routed)           0.000     0.909    u_phy/dq_in_w_9
    IDELAY_X1Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.724 r  u_phy/u_dq_delay9/DATAOUT
                         net (fo=1, routed)           0.000     1.724    u_phy/dq_delayed_w_9
    ILOGIC_X1Y76         ISERDESE2                                    r  u_phy/u_serdes_dq_in9/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq[13]
                            (input port)
  Destination:            u_phy/u_serdes_dq_in13/DDLY
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.719ns  (logic 1.719ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  ddr3_dq[13] (INOUT)
                         net (fo=1, unset)            0.000     0.000    u_phy/u_pad_dq13/IO
    T3                   IBUF (Prop_ibuf_I_O)         0.904     0.904 r  u_phy/u_pad_dq13/IBUF/O
                         net (fo=1, routed)           0.000     0.904    u_phy/dq_in_w_13
    IDELAY_X1Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.719 r  u_phy/u_dq_delay13/DATAOUT
                         net (fo=1, routed)           0.000     1.719    u_phy/dq_delayed_w_13
    ILOGIC_X1Y77         ISERDESE2                                    r  u_phy/u_serdes_dq_in13/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq[15]
                            (input port)
  Destination:            u_phy/u_serdes_dq_in15/DDLY
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.718ns  (logic 1.718ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  ddr3_dq[15] (INOUT)
                         net (fo=1, unset)            0.000     0.000    u_phy/u_pad_dq15/IO
    R3                   IBUF (Prop_ibuf_I_O)         0.903     0.903 r  u_phy/u_pad_dq15/IBUF/O
                         net (fo=1, routed)           0.000     0.903    u_phy/dq_in_w_15
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.718 r  u_phy/u_dq_delay15/DATAOUT
                         net (fo=1, routed)           0.000     1.718    u_phy/dq_delayed_w_15
    ILOGIC_X1Y78         ISERDESE2                                    r  u_phy/u_serdes_dq_in15/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq[5]
                            (input port)
  Destination:            u_phy/u_serdes_dq_in5/DDLY
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.699ns  (logic 1.699ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 r  ddr3_dq[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    u_phy/u_pad_dq5/IO
    M1                   IBUF (Prop_ibuf_I_O)         0.884     0.884 r  u_phy/u_pad_dq5/IBUF/O
                         net (fo=1, routed)           0.000     0.884    u_phy/dq_in_w_5
    IDELAY_X1Y97         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.699 r  u_phy/u_dq_delay5/DATAOUT
                         net (fo=1, routed)           0.000     1.699    u_phy/dq_delayed_w_5
    ILOGIC_X1Y97         ISERDESE2                                    r  u_phy/u_serdes_dq_in5/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq[7]
                            (input port)
  Destination:            u_phy/u_serdes_dq_in7/DDLY
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.699ns  (logic 1.699ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  ddr3_dq[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    u_phy/u_pad_dq7/IO
    M2                   IBUF (Prop_ibuf_I_O)         0.884     0.884 r  u_phy/u_pad_dq7/IBUF/O
                         net (fo=1, routed)           0.000     0.884    u_phy/dq_in_w_7
    IDELAY_X1Y91         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.699 r  u_phy/u_dq_delay7/DATAOUT
                         net (fo=1, routed)           0.000     1.699    u_phy/dq_delayed_w_7
    ILOGIC_X1Y91         ISERDESE2                                    r  u_phy/u_serdes_dq_in7/DDLY
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr3_dq[0]
                            (input port)
  Destination:            u_phy/u_serdes_dq_in0/DDLY
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.572ns  (logic 0.572ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K5                                                0.000     0.000 r  ddr3_dq[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    u_phy/u_pad_dq0/IO
    K5                   IBUF (Prop_ibuf_I_O)         0.329     0.329 r  u_phy/u_pad_dq0/IBUF/O
                         net (fo=1, routed)           0.000     0.329    u_phy/dq_in_w_0
    IDELAY_X1Y90         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.572 r  u_phy/u_dq_delay0/DATAOUT
                         net (fo=1, routed)           0.000     0.572    u_phy/dq_delayed_w_0
    ILOGIC_X1Y90         ISERDESE2                                    r  u_phy/u_serdes_dq_in0/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq[1]
                            (input port)
  Destination:            u_phy/u_serdes_dq_in1/DDLY
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.582ns  (logic 0.582ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  ddr3_dq[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    u_phy/u_pad_dq1/IO
    L3                   IBUF (Prop_ibuf_I_O)         0.339     0.339 r  u_phy/u_pad_dq1/IBUF/O
                         net (fo=1, routed)           0.000     0.339    u_phy/dq_in_w_1
    IDELAY_X1Y95         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.582 r  u_phy/u_dq_delay1/DATAOUT
                         net (fo=1, routed)           0.000     0.582    u_phy/dq_delayed_w_1
    ILOGIC_X1Y95         ISERDESE2                                    r  u_phy/u_serdes_dq_in1/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq[2]
                            (input port)
  Destination:            u_phy/u_serdes_dq_in2/DDLY
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.583ns  (logic 0.583ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  ddr3_dq[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    u_phy/u_pad_dq2/IO
    K3                   IBUF (Prop_ibuf_I_O)         0.340     0.340 r  u_phy/u_pad_dq2/IBUF/O
                         net (fo=1, routed)           0.000     0.340    u_phy/dq_in_w_2
    IDELAY_X1Y96         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.583 r  u_phy/u_dq_delay2/DATAOUT
                         net (fo=1, routed)           0.000     0.583    u_phy/dq_delayed_w_2
    ILOGIC_X1Y96         ISERDESE2                                    r  u_phy/u_serdes_dq_in2/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq[3]
                            (input port)
  Destination:            u_phy/u_serdes_dq_in3/DDLY
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.583ns  (logic 0.583ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L6                                                0.000     0.000 r  ddr3_dq[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    u_phy/u_pad_dq3/IO
    L6                   IBUF (Prop_ibuf_I_O)         0.340     0.340 r  u_phy/u_pad_dq3/IBUF/O
                         net (fo=1, routed)           0.000     0.340    u_phy/dq_in_w_3
    IDELAY_X1Y88         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.583 r  u_phy/u_dq_delay3/DATAOUT
                         net (fo=1, routed)           0.000     0.583    u_phy/dq_delayed_w_3
    ILOGIC_X1Y88         ISERDESE2                                    r  u_phy/u_serdes_dq_in3/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq[6]
                            (input port)
  Destination:            u_phy/u_serdes_dq_in6/DDLY
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.584ns  (logic 0.584ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L4                                                0.000     0.000 r  ddr3_dq[6] (INOUT)
                         net (fo=1, unset)            0.000     0.000    u_phy/u_pad_dq6/IO
    L4                   IBUF (Prop_ibuf_I_O)         0.341     0.341 r  u_phy/u_pad_dq6/IBUF/O
                         net (fo=1, routed)           0.000     0.341    u_phy/dq_in_w_6
    IDELAY_X1Y89         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.584 r  u_phy/u_dq_delay6/DATAOUT
                         net (fo=1, routed)           0.000     0.584    u_phy/dq_delayed_w_6
    ILOGIC_X1Y89         ISERDESE2                                    r  u_phy/u_serdes_dq_in6/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq[4]
                            (input port)
  Destination:            u_phy/u_serdes_dq_in4/DDLY
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.587ns  (logic 0.587ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 r  ddr3_dq[4] (INOUT)
                         net (fo=1, unset)            0.000     0.000    u_phy/u_pad_dq4/IO
    M3                   IBUF (Prop_ibuf_I_O)         0.344     0.344 r  u_phy/u_pad_dq4/IBUF/O
                         net (fo=1, routed)           0.000     0.344    u_phy/dq_in_w_4
    IDELAY_X1Y92         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.587 r  u_phy/u_dq_delay4/DATAOUT
                         net (fo=1, routed)           0.000     0.587    u_phy/dq_delayed_w_4
    ILOGIC_X1Y92         ISERDESE2                                    r  u_phy/u_serdes_dq_in4/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq[7]
                            (input port)
  Destination:            u_phy/u_serdes_dq_in7/DDLY
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.592ns  (logic 0.592ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  ddr3_dq[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    u_phy/u_pad_dq7/IO
    M2                   IBUF (Prop_ibuf_I_O)         0.349     0.349 r  u_phy/u_pad_dq7/IBUF/O
                         net (fo=1, routed)           0.000     0.349    u_phy/dq_in_w_7
    IDELAY_X1Y91         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.592 r  u_phy/u_dq_delay7/DATAOUT
                         net (fo=1, routed)           0.000     0.592    u_phy/dq_delayed_w_7
    ILOGIC_X1Y91         ISERDESE2                                    r  u_phy/u_serdes_dq_in7/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq[5]
                            (input port)
  Destination:            u_phy/u_serdes_dq_in5/DDLY
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.592ns  (logic 0.592ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 r  ddr3_dq[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    u_phy/u_pad_dq5/IO
    M1                   IBUF (Prop_ibuf_I_O)         0.349     0.349 r  u_phy/u_pad_dq5/IBUF/O
                         net (fo=1, routed)           0.000     0.349    u_phy/dq_in_w_5
    IDELAY_X1Y97         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.592 r  u_phy/u_dq_delay5/DATAOUT
                         net (fo=1, routed)           0.000     0.592    u_phy/dq_delayed_w_5
    ILOGIC_X1Y97         ISERDESE2                                    r  u_phy/u_serdes_dq_in5/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq[15]
                            (input port)
  Destination:            u_phy/u_serdes_dq_in15/DDLY
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.611ns  (logic 0.611ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  ddr3_dq[15] (INOUT)
                         net (fo=1, unset)            0.000     0.000    u_phy/u_pad_dq15/IO
    R3                   IBUF (Prop_ibuf_I_O)         0.368     0.368 r  u_phy/u_pad_dq15/IBUF/O
                         net (fo=1, routed)           0.000     0.368    u_phy/dq_in_w_15
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.611 r  u_phy/u_dq_delay15/DATAOUT
                         net (fo=1, routed)           0.000     0.611    u_phy/dq_delayed_w_15
    ILOGIC_X1Y78         ISERDESE2                                    r  u_phy/u_serdes_dq_in15/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq[13]
                            (input port)
  Destination:            u_phy/u_serdes_dq_in13/DDLY
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.612ns  (logic 0.612ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  ddr3_dq[13] (INOUT)
                         net (fo=1, unset)            0.000     0.000    u_phy/u_pad_dq13/IO
    T3                   IBUF (Prop_ibuf_I_O)         0.369     0.369 r  u_phy/u_pad_dq13/IBUF/O
                         net (fo=1, routed)           0.000     0.369    u_phy/dq_in_w_13
    IDELAY_X1Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.612 r  u_phy/u_dq_delay13/DATAOUT
                         net (fo=1, routed)           0.000     0.612    u_phy/dq_delayed_w_13
    ILOGIC_X1Y77         ISERDESE2                                    r  u_phy/u_serdes_dq_in13/DDLY
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_ddr_dqs_w
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_phy/u_serdes_dqs0/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_ddr_dqs_w  {rise@0.625ns fall@1.875ns period=2.500ns})
  Destination:            ddr3_dqs_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ddr_dqs_w rise edge)
                                                      0.625     0.625 r  
    E3                                                0.000     0.625 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.625    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     2.107 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.253     3.360    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.404    -4.044 r  u_pll/u_pll/CLKOUT3
                         net (fo=1, routed)           1.713    -2.331    u_pll/clkout3_o
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.235 r  u_pll/clkout3_o_BUFG_inst/O
                         net (fo=2, routed)           1.736    -0.499    u_phy/clk_ddr90_i
    OLOGIC_X1Y94         OSERDESE2                                    r  u_phy/u_serdes_dqs0/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     0.053 r  u_phy/u_serdes_dqs0/TQ
                         net (fo=2, routed)           0.001     0.054    u_phy/u_pad_dqs0/OBUFTDS/T
    N2                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.363     2.417 r  u_phy/u_pad_dqs0/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.417    ddr3_dqs_p[0]
    N2                                                                r  ddr3_dqs_p[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_phy/u_serdes_dqs0/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_ddr_dqs_w  {rise@0.625ns fall@1.875ns period=2.500ns})
  Destination:            ddr3_dqs_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.915ns  (logic 2.914ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ddr_dqs_w rise edge)
                                                      0.625     0.625 r  
    E3                                                0.000     0.625 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.625    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     2.107 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.253     3.360    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.404    -4.044 r  u_pll/u_pll/CLKOUT3
                         net (fo=1, routed)           1.713    -2.331    u_pll/clkout3_o
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.235 r  u_pll/clkout3_o_BUFG_inst/O
                         net (fo=2, routed)           1.736    -0.499    u_phy/clk_ddr90_i
    OLOGIC_X1Y94         OSERDESE2                                    r  u_phy/u_serdes_dqs0/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     0.053 r  u_phy/u_serdes_dqs0/TQ
                         net (fo=2, routed)           0.001     0.054    u_phy/u_pad_dqs0/OBUFTDS/T
    N1                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.362     2.416 r  u_phy/u_pad_dqs0/OBUFTDS/N/O
                         net (fo=1, unset)            0.000     2.416    ddr3_dqs_n[0]
    N1                                                                r  ddr3_dqs_n[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_phy/u_serdes_dqs1/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_ddr_dqs_w  {rise@0.625ns fall@1.875ns period=2.500ns})
  Destination:            ddr3_dqs_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ddr_dqs_w rise edge)
                                                      0.625     0.625 r  
    E3                                                0.000     0.625 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.625    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     2.107 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.253     3.360    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.404    -4.044 r  u_pll/u_pll/CLKOUT3
                         net (fo=1, routed)           1.713    -2.331    u_pll/clkout3_o
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.235 r  u_pll/clkout3_o_BUFG_inst/O
                         net (fo=2, routed)           1.729    -0.506    u_phy/clk_ddr90_i
    OLOGIC_X1Y82         OSERDESE2                                    r  u_phy/u_serdes_dqs1/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     0.046 r  u_phy/u_serdes_dqs1/TQ
                         net (fo=2, routed)           0.001     0.047    u_phy/u_pad_dqs1/OBUFTDS/T
    U2                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.363     2.410 r  u_phy/u_pad_dqs1/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.410    ddr3_dqs_p[1]
    U2                                                                r  ddr3_dqs_p[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_phy/u_serdes_dqs1/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_ddr_dqs_w  {rise@0.625ns fall@1.875ns period=2.500ns})
  Destination:            ddr3_dqs_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.915ns  (logic 2.914ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ddr_dqs_w rise edge)
                                                      0.625     0.625 r  
    E3                                                0.000     0.625 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.625    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     2.107 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.253     3.360    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.404    -4.044 r  u_pll/u_pll/CLKOUT3
                         net (fo=1, routed)           1.713    -2.331    u_pll/clkout3_o
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.235 r  u_pll/clkout3_o_BUFG_inst/O
                         net (fo=2, routed)           1.729    -0.506    u_phy/clk_ddr90_i
    OLOGIC_X1Y82         OSERDESE2                                    r  u_phy/u_serdes_dqs1/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     0.046 r  u_phy/u_serdes_dqs1/TQ
                         net (fo=2, routed)           0.001     0.047    u_phy/u_pad_dqs1/OBUFTDS/T
    V2                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.362     2.409 r  u_phy/u_pad_dqs1/OBUFTDS/N/O
                         net (fo=1, unset)            0.000     2.409    ddr3_dqs_n[1]
    V2                                                                r  ddr3_dqs_n[1] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_phy/u_serdes_dqs0/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_ddr_dqs_w  {rise@0.625ns fall@1.875ns period=2.500ns})
  Destination:            ddr3_dqs_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.397ns (99.748%)  route 0.001ns (0.252%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ddr_dqs_w rise edge)
                                                      0.625     0.625 r  
    E3                                                0.000     0.625 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.625    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.875 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.440     1.315    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -1.930    -0.615 r  u_pll/u_pll/CLKOUT3
                         net (fo=1, routed)           0.514    -0.101    u_pll/clkout3_o
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.075 r  u_pll/clkout3_o_BUFG_inst/O
                         net (fo=2, routed)           0.598     0.522    u_phy/clk_ddr90_i
    OLOGIC_X1Y94         OSERDESE2                                    r  u_phy/u_serdes_dqs0/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     0.714 f  u_phy/u_serdes_dqs0/TQ
                         net (fo=2, routed)           0.001     0.715    u_phy/u_pad_dqs0/OBUFTDS/T
    N1                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.205     0.920 r  u_phy/u_pad_dqs0/OBUFTDS/N/O
                         net (fo=1, unset)            0.000     0.920    ddr3_dqs_n[0]
    N1                                                                r  ddr3_dqs_n[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_phy/u_serdes_dqs0/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_ddr_dqs_w  {rise@0.625ns fall@1.875ns period=2.500ns})
  Destination:            ddr3_dqs_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.409ns (99.756%)  route 0.001ns (0.244%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ddr_dqs_w rise edge)
                                                      0.625     0.625 r  
    E3                                                0.000     0.625 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.625    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.875 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.440     1.315    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -1.930    -0.615 r  u_pll/u_pll/CLKOUT3
                         net (fo=1, routed)           0.514    -0.101    u_pll/clkout3_o
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.075 r  u_pll/clkout3_o_BUFG_inst/O
                         net (fo=2, routed)           0.598     0.522    u_phy/clk_ddr90_i
    OLOGIC_X1Y94         OSERDESE2                                    r  u_phy/u_serdes_dqs0/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     0.714 f  u_phy/u_serdes_dqs0/TQ
                         net (fo=2, routed)           0.001     0.715    u_phy/u_pad_dqs0/OBUFTDS/T
    N2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.217     0.932 r  u_phy/u_pad_dqs0/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     0.932    ddr3_dqs_p[0]
    N2                                                                r  ddr3_dqs_p[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_phy/u_serdes_dqs1/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_ddr_dqs_w  {rise@0.625ns fall@1.875ns period=2.500ns})
  Destination:            ddr3_dqs_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.433ns  (logic 0.432ns (99.769%)  route 0.001ns (0.231%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ddr_dqs_w rise edge)
                                                      0.625     0.625 r  
    E3                                                0.000     0.625 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.625    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.875 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.440     1.315    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -1.930    -0.615 r  u_pll/u_pll/CLKOUT3
                         net (fo=1, routed)           0.514    -0.101    u_pll/clkout3_o
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.075 r  u_pll/clkout3_o_BUFG_inst/O
                         net (fo=2, routed)           0.595     0.519    u_phy/clk_ddr90_i
    OLOGIC_X1Y82         OSERDESE2                                    r  u_phy/u_serdes_dqs1/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     0.711 f  u_phy/u_serdes_dqs1/TQ
                         net (fo=2, routed)           0.001     0.712    u_phy/u_pad_dqs1/OBUFTDS/T
    V2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.240     0.952 r  u_phy/u_pad_dqs1/OBUFTDS/N/O
                         net (fo=1, unset)            0.000     0.952    ddr3_dqs_n[1]
    V2                                                                r  ddr3_dqs_n[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_phy/u_serdes_dqs1/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_ddr_dqs_w  {rise@0.625ns fall@1.875ns period=2.500ns})
  Destination:            ddr3_dqs_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.433ns  (logic 0.432ns (99.769%)  route 0.001ns (0.231%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ddr_dqs_w rise edge)
                                                      0.625     0.625 r  
    E3                                                0.000     0.625 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.625    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.875 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.440     1.315    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -1.930    -0.615 r  u_pll/u_pll/CLKOUT3
                         net (fo=1, routed)           0.514    -0.101    u_pll/clkout3_o
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.075 r  u_pll/clkout3_o_BUFG_inst/O
                         net (fo=2, routed)           0.595     0.519    u_phy/clk_ddr90_i
    OLOGIC_X1Y82         OSERDESE2                                    r  u_phy/u_serdes_dqs1/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     0.711 f  u_phy/u_serdes_dqs1/TQ
                         net (fo=2, routed)           0.001     0.712    u_phy/u_pad_dqs1/OBUFTDS/T
    U2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.240     0.952 r  u_phy/u_pad_dqs1/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     0.952    ddr3_dqs_p[1]
    U2                                                                r  ddr3_dqs_p[1] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_ddr_w
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_phy/u_serdes_dq5/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_ddr_w  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ddr_w rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.253     2.735    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.404    -4.669 r  u_pll/u_pll/CLKOUT1
                         net (fo=1, routed)           1.713    -2.956    u_pll/clkout1_o
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.860 r  u_pll/clkout1_o_BUFG_inst/O
                         net (fo=50, routed)          1.738    -1.122    u_phy/clk_ddr_i
    OLOGIC_X1Y97         OSERDESE2                                    r  u_phy/u_serdes_dq5/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y97         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    -0.570 r  u_phy/u_serdes_dq5/TQ
                         net (fo=1, routed)           0.001    -0.569    u_phy/u_pad_dq5/T
    M1                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     1.794 r  u_phy/u_pad_dq5/OBUFT/O
                         net (fo=1, unset)            0.000     1.794    ddr3_dq[5]
    M1                                                                r  ddr3_dq[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_phy/u_serdes_dq1/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_ddr_w  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ddr_w rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.253     2.735    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.404    -4.669 r  u_pll/u_pll/CLKOUT1
                         net (fo=1, routed)           1.713    -2.956    u_pll/clkout1_o
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.860 r  u_pll/clkout1_o_BUFG_inst/O
                         net (fo=50, routed)          1.737    -1.123    u_phy/clk_ddr_i
    OLOGIC_X1Y95         OSERDESE2                                    r  u_phy/u_serdes_dq1/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y95         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    -0.571 r  u_phy/u_serdes_dq1/TQ
                         net (fo=1, routed)           0.001    -0.570    u_phy/u_pad_dq1/T
    L3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     1.793 r  u_phy/u_pad_dq1/OBUFT/O
                         net (fo=1, unset)            0.000     1.793    ddr3_dq[1]
    L3                                                                r  ddr3_dq[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_phy/u_serdes_dq2/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_ddr_w  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ddr_w rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.253     2.735    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.404    -4.669 r  u_pll/u_pll/CLKOUT1
                         net (fo=1, routed)           1.713    -2.956    u_pll/clkout1_o
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.860 r  u_pll/clkout1_o_BUFG_inst/O
                         net (fo=50, routed)          1.737    -1.123    u_phy/clk_ddr_i
    OLOGIC_X1Y96         OSERDESE2                                    r  u_phy/u_serdes_dq2/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y96         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    -0.571 r  u_phy/u_serdes_dq2/TQ
                         net (fo=1, routed)           0.001    -0.570    u_phy/u_pad_dq2/T
    K3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     1.793 r  u_phy/u_pad_dq2/OBUFT/O
                         net (fo=1, unset)            0.000     1.793    ddr3_dq[2]
    K3                                                                r  ddr3_dq[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_phy/u_serdes_dq4/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_ddr_w  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ddr_w rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.253     2.735    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.404    -4.669 r  u_pll/u_pll/CLKOUT1
                         net (fo=1, routed)           1.713    -2.956    u_pll/clkout1_o
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.860 r  u_pll/clkout1_o_BUFG_inst/O
                         net (fo=50, routed)          1.736    -1.124    u_phy/clk_ddr_i
    OLOGIC_X1Y92         OSERDESE2                                    r  u_phy/u_serdes_dq4/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y92         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    -0.572 r  u_phy/u_serdes_dq4/TQ
                         net (fo=1, routed)           0.001    -0.571    u_phy/u_pad_dq4/T
    M3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     1.792 r  u_phy/u_pad_dq4/OBUFT/O
                         net (fo=1, unset)            0.000     1.792    ddr3_dq[4]
    M3                                                                r  ddr3_dq[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_phy/u_serdes_dq7/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_ddr_w  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ddr_w rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.253     2.735    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.404    -4.669 r  u_pll/u_pll/CLKOUT1
                         net (fo=1, routed)           1.713    -2.956    u_pll/clkout1_o
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.860 r  u_pll/clkout1_o_BUFG_inst/O
                         net (fo=50, routed)          1.736    -1.124    u_phy/clk_ddr_i
    OLOGIC_X1Y91         OSERDESE2                                    r  u_phy/u_serdes_dq7/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y91         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    -0.572 r  u_phy/u_serdes_dq7/TQ
                         net (fo=1, routed)           0.001    -0.571    u_phy/u_pad_dq7/T
    M2                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     1.792 r  u_phy/u_pad_dq7/OBUFT/O
                         net (fo=1, unset)            0.000     1.792    ddr3_dq[7]
    M2                                                                r  ddr3_dq[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_phy/u_serdes_dq0/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_ddr_w  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ddr_w rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.253     2.735    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.404    -4.669 r  u_pll/u_pll/CLKOUT1
                         net (fo=1, routed)           1.713    -2.956    u_pll/clkout1_o
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.860 r  u_pll/clkout1_o_BUFG_inst/O
                         net (fo=50, routed)          1.735    -1.125    u_phy/clk_ddr_i
    OLOGIC_X1Y90         OSERDESE2                                    r  u_phy/u_serdes_dq0/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y90         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    -0.573 r  u_phy/u_serdes_dq0/TQ
                         net (fo=1, routed)           0.001    -0.572    u_phy/u_pad_dq0/T
    K5                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     1.791 r  u_phy/u_pad_dq0/OBUFT/O
                         net (fo=1, unset)            0.000     1.791    ddr3_dq[0]
    K5                                                                r  ddr3_dq[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_phy/u_serdes_dq3/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_ddr_w  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ddr_w rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.253     2.735    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.404    -4.669 r  u_pll/u_pll/CLKOUT1
                         net (fo=1, routed)           1.713    -2.956    u_pll/clkout1_o
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.860 r  u_pll/clkout1_o_BUFG_inst/O
                         net (fo=50, routed)          1.735    -1.125    u_phy/clk_ddr_i
    OLOGIC_X1Y88         OSERDESE2                                    r  u_phy/u_serdes_dq3/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y88         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    -0.573 r  u_phy/u_serdes_dq3/TQ
                         net (fo=1, routed)           0.001    -0.572    u_phy/u_pad_dq3/T
    L6                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     1.791 r  u_phy/u_pad_dq3/OBUFT/O
                         net (fo=1, unset)            0.000     1.791    ddr3_dq[3]
    L6                                                                r  ddr3_dq[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_phy/u_serdes_dq6/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_ddr_w  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ddr_w rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.253     2.735    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.404    -4.669 r  u_pll/u_pll/CLKOUT1
                         net (fo=1, routed)           1.713    -2.956    u_pll/clkout1_o
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.860 r  u_pll/clkout1_o_BUFG_inst/O
                         net (fo=50, routed)          1.735    -1.125    u_phy/clk_ddr_i
    OLOGIC_X1Y89         OSERDESE2                                    r  u_phy/u_serdes_dq6/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y89         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    -0.573 r  u_phy/u_serdes_dq6/TQ
                         net (fo=1, routed)           0.001    -0.572    u_phy/u_pad_dq6/T
    L4                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     1.791 r  u_phy/u_pad_dq6/OBUFT/O
                         net (fo=1, unset)            0.000     1.791    ddr3_dq[6]
    L4                                                                r  ddr3_dq[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_phy/u_serdes_dq12/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_ddr_w  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ddr_w rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.253     2.735    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.404    -4.669 r  u_pll/u_pll/CLKOUT1
                         net (fo=1, routed)           1.713    -2.956    u_pll/clkout1_o
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.860 r  u_pll/clkout1_o_BUFG_inst/O
                         net (fo=50, routed)          1.732    -1.128    u_phy/clk_ddr_i
    OLOGIC_X1Y85         OSERDESE2                                    r  u_phy/u_serdes_dq12/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y85         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    -0.576 r  u_phy/u_serdes_dq12/TQ
                         net (fo=1, routed)           0.001    -0.575    u_phy/u_pad_dq12/T
    V1                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     1.788 r  u_phy/u_pad_dq12/OBUFT/O
                         net (fo=1, unset)            0.000     1.788    ddr3_dq[12]
    V1                                                                r  ddr3_dq[12] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_phy/u_serdes_dq10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_ddr_w  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ddr_w rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.253     2.735    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.404    -4.669 r  u_pll/u_pll/CLKOUT1
                         net (fo=1, routed)           1.713    -2.956    u_pll/clkout1_o
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.860 r  u_pll/clkout1_o_BUFG_inst/O
                         net (fo=50, routed)          1.731    -1.129    u_phy/clk_ddr_i
    OLOGIC_X1Y84         OSERDESE2                                    r  u_phy/u_serdes_dq10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y84         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    -0.577 r  u_phy/u_serdes_dq10/TQ
                         net (fo=1, routed)           0.001    -0.576    u_phy/u_pad_dq10/T
    U4                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     1.787 r  u_phy/u_pad_dq10/OBUFT/O
                         net (fo=1, unset)            0.000     1.787    ddr3_dq[10]
    U4                                                                r  ddr3_dq[10] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_phy/u_serdes_dq0/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_ddr_w  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.377ns (99.736%)  route 0.001ns (0.264%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ddr_w rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.440     0.690    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.930    -1.240 r  u_pll/u_pll/CLKOUT1
                         net (fo=1, routed)           0.514    -0.726    u_pll/clkout1_o
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.700 r  u_pll/clkout1_o_BUFG_inst/O
                         net (fo=50, routed)          0.598    -0.103    u_phy/clk_ddr_i
    OLOGIC_X1Y90         OSERDESE2                                    r  u_phy/u_serdes_dq0/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y90         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     0.089 f  u_phy/u_serdes_dq0/TQ
                         net (fo=1, routed)           0.001     0.090    u_phy/u_pad_dq0/T
    K5                   OBUFT (TriStatE_obuft_T_O)
                                                      0.185     0.276 r  u_phy/u_pad_dq0/OBUFT/O
                         net (fo=1, unset)            0.000     0.276    ddr3_dq[0]
    K5                                                                r  ddr3_dq[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_phy/u_serdes_dq3/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_ddr_w  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.389ns (99.743%)  route 0.001ns (0.257%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ddr_w rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.440     0.690    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.930    -1.240 r  u_pll/u_pll/CLKOUT1
                         net (fo=1, routed)           0.514    -0.726    u_pll/clkout1_o
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.700 r  u_pll/clkout1_o_BUFG_inst/O
                         net (fo=50, routed)          0.598    -0.103    u_phy/clk_ddr_i
    OLOGIC_X1Y88         OSERDESE2                                    r  u_phy/u_serdes_dq3/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y88         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     0.089 f  u_phy/u_serdes_dq3/TQ
                         net (fo=1, routed)           0.001     0.090    u_phy/u_pad_dq3/T
    L6                   OBUFT (TriStatE_obuft_T_O)
                                                      0.197     0.287 r  u_phy/u_pad_dq3/OBUFT/O
                         net (fo=1, unset)            0.000     0.287    ddr3_dq[3]
    L6                                                                r  ddr3_dq[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_phy/u_serdes_dq1/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_ddr_w  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.389ns  (logic 0.388ns (99.743%)  route 0.001ns (0.257%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ddr_w rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.440     0.690    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.930    -1.240 r  u_pll/u_pll/CLKOUT1
                         net (fo=1, routed)           0.514    -0.726    u_pll/clkout1_o
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.700 r  u_pll/clkout1_o_BUFG_inst/O
                         net (fo=50, routed)          0.599    -0.102    u_phy/clk_ddr_i
    OLOGIC_X1Y95         OSERDESE2                                    r  u_phy/u_serdes_dq1/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y95         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     0.090 f  u_phy/u_serdes_dq1/TQ
                         net (fo=1, routed)           0.001     0.091    u_phy/u_pad_dq1/T
    L3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.196     0.287 r  u_phy/u_pad_dq1/OBUFT/O
                         net (fo=1, unset)            0.000     0.287    ddr3_dq[1]
    L3                                                                r  ddr3_dq[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_phy/u_serdes_dq2/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_ddr_w  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.389ns (99.743%)  route 0.001ns (0.257%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ddr_w rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.440     0.690    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.930    -1.240 r  u_pll/u_pll/CLKOUT1
                         net (fo=1, routed)           0.514    -0.726    u_pll/clkout1_o
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.700 r  u_pll/clkout1_o_BUFG_inst/O
                         net (fo=50, routed)          0.599    -0.102    u_phy/clk_ddr_i
    OLOGIC_X1Y96         OSERDESE2                                    r  u_phy/u_serdes_dq2/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y96         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     0.090 f  u_phy/u_serdes_dq2/TQ
                         net (fo=1, routed)           0.001     0.091    u_phy/u_pad_dq2/T
    K3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.197     0.288 r  u_phy/u_pad_dq2/OBUFT/O
                         net (fo=1, unset)            0.000     0.288    ddr3_dq[2]
    K3                                                                r  ddr3_dq[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_phy/u_serdes_dq6/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_ddr_w  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.390ns (99.744%)  route 0.001ns (0.256%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ddr_w rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.440     0.690    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.930    -1.240 r  u_pll/u_pll/CLKOUT1
                         net (fo=1, routed)           0.514    -0.726    u_pll/clkout1_o
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.700 r  u_pll/clkout1_o_BUFG_inst/O
                         net (fo=50, routed)          0.598    -0.103    u_phy/clk_ddr_i
    OLOGIC_X1Y89         OSERDESE2                                    r  u_phy/u_serdes_dq6/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y89         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     0.089 f  u_phy/u_serdes_dq6/TQ
                         net (fo=1, routed)           0.001     0.090    u_phy/u_pad_dq6/T
    L4                   OBUFT (TriStatE_obuft_T_O)
                                                      0.198     0.288 r  u_phy/u_pad_dq6/OBUFT/O
                         net (fo=1, unset)            0.000     0.288    ddr3_dq[6]
    L4                                                                r  ddr3_dq[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_phy/u_serdes_dq4/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_ddr_w  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.393ns (99.746%)  route 0.001ns (0.254%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ddr_w rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.440     0.690    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.930    -1.240 r  u_pll/u_pll/CLKOUT1
                         net (fo=1, routed)           0.514    -0.726    u_pll/clkout1_o
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.700 r  u_pll/clkout1_o_BUFG_inst/O
                         net (fo=50, routed)          0.598    -0.103    u_phy/clk_ddr_i
    OLOGIC_X1Y92         OSERDESE2                                    r  u_phy/u_serdes_dq4/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y92         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     0.089 f  u_phy/u_serdes_dq4/TQ
                         net (fo=1, routed)           0.001     0.090    u_phy/u_pad_dq4/T
    M3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.201     0.291 r  u_phy/u_pad_dq4/OBUFT/O
                         net (fo=1, unset)            0.000     0.291    ddr3_dq[4]
    M3                                                                r  ddr3_dq[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_phy/u_serdes_dq7/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_ddr_w  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.397ns (99.749%)  route 0.001ns (0.251%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ddr_w rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.440     0.690    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.930    -1.240 r  u_pll/u_pll/CLKOUT1
                         net (fo=1, routed)           0.514    -0.726    u_pll/clkout1_o
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.700 r  u_pll/clkout1_o_BUFG_inst/O
                         net (fo=50, routed)          0.598    -0.103    u_phy/clk_ddr_i
    OLOGIC_X1Y91         OSERDESE2                                    r  u_phy/u_serdes_dq7/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y91         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     0.089 f  u_phy/u_serdes_dq7/TQ
                         net (fo=1, routed)           0.001     0.090    u_phy/u_pad_dq7/T
    M2                   OBUFT (TriStatE_obuft_T_O)
                                                      0.205     0.296 r  u_phy/u_pad_dq7/OBUFT/O
                         net (fo=1, unset)            0.000     0.296    ddr3_dq[7]
    M2                                                                r  ddr3_dq[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_phy/u_serdes_dq5/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_ddr_w  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.398ns (99.749%)  route 0.001ns (0.251%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ddr_w rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.440     0.690    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.930    -1.240 r  u_pll/u_pll/CLKOUT1
                         net (fo=1, routed)           0.514    -0.726    u_pll/clkout1_o
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.700 r  u_pll/clkout1_o_BUFG_inst/O
                         net (fo=50, routed)          0.600    -0.101    u_phy/clk_ddr_i
    OLOGIC_X1Y97         OSERDESE2                                    r  u_phy/u_serdes_dq5/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y97         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     0.091 f  u_phy/u_serdes_dq5/TQ
                         net (fo=1, routed)           0.001     0.092    u_phy/u_pad_dq5/T
    M1                   OBUFT (TriStatE_obuft_T_O)
                                                      0.206     0.298 r  u_phy/u_pad_dq5/OBUFT/O
                         net (fo=1, unset)            0.000     0.298    ddr3_dq[5]
    M1                                                                r  ddr3_dq[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_phy/u_serdes_dq15/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_ddr_w  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.416ns (99.760%)  route 0.001ns (0.240%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ddr_w rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.440     0.690    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.930    -1.240 r  u_pll/u_pll/CLKOUT1
                         net (fo=1, routed)           0.514    -0.726    u_pll/clkout1_o
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.700 r  u_pll/clkout1_o_BUFG_inst/O
                         net (fo=50, routed)          0.592    -0.109    u_phy/clk_ddr_i
    OLOGIC_X1Y78         OSERDESE2                                    r  u_phy/u_serdes_dq15/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y78         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     0.083 f  u_phy/u_serdes_dq15/TQ
                         net (fo=1, routed)           0.001     0.084    u_phy/u_pad_dq15/T
    R3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.224     0.308 r  u_phy/u_pad_dq15/OBUFT/O
                         net (fo=1, unset)            0.000     0.308    ddr3_dq[15]
    R3                                                                r  ddr3_dq[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_phy/u_serdes_dq13/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_ddr_w  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.417ns (99.761%)  route 0.001ns (0.239%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ddr_w rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.440     0.690    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.930    -1.240 r  u_pll/u_pll/CLKOUT1
                         net (fo=1, routed)           0.514    -0.726    u_pll/clkout1_o
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.700 r  u_pll/clkout1_o_BUFG_inst/O
                         net (fo=50, routed)          0.592    -0.109    u_phy/clk_ddr_i
    OLOGIC_X1Y77         OSERDESE2                                    r  u_phy/u_serdes_dq13/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y77         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     0.083 f  u_phy/u_serdes_dq13/TQ
                         net (fo=1, routed)           0.001     0.084    u_phy/u_pad_dq13/T
    T3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.225     0.309 r  u_phy/u_pad_dq13/OBUFT/O
                         net (fo=1, unset)            0.000     0.309    ddr3_dq[13]
    T3                                                                r  ddr3_dq[13] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_ref_w
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_pll/u_pll/CLKOUT2
                            (clock source 'clk_ref_w'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_phy/u_dly_ref/REFCLK
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.356ns  (logic 0.029ns (2.138%)  route 1.327ns (97.862%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_w fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz (IN)
                         net (fo=0)                   0.000     2.500    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     2.938 f  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.481     3.419    u_pll/clkref_buffered_w
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.221     1.198 f  u_pll/u_pll/CLKOUT2
                         net (fo=1, routed)           0.560     1.757    u_pll/clkout2_o
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.786 f  u_pll/clkout2_o_BUFG_inst/O
                         net (fo=1, routed)           0.768     2.554    u_phy/clk_ref_i
    IDELAYCTRL_X1Y1      IDELAYCTRL                                   f  u_phy/u_dly_ref/REFCLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_pll/u_pll/CLKOUT2
                            (clock source 'clk_ref_w'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_phy/u_dly_ref/REFCLK
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.026ns  (logic 0.091ns (3.008%)  route 2.934ns (96.992%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_w rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.181     2.592    u_pll/clkref_buffered_w
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.710    -4.118 r  u_pll/u_pll/CLKOUT2
                         net (fo=1, routed)           1.634    -2.484    u_pll/clkout2_o
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -2.393 r  u_pll/clkout2_o_BUFG_inst/O
                         net (fo=1, routed)           1.300    -1.092    u_phy/clk_ref_i
    IDELAYCTRL_X1Y1      IDELAYCTRL                                   r  u_phy/u_dly_ref/REFCLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_w
  To Clock:  

Max Delay            49 Endpoints
Min Delay            49 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_uart/U_TX/tx_o_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.746ns  (logic 3.979ns (45.492%)  route 4.767ns (54.508%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.253     2.735    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.404    -4.669 r  u_pll/u_pll/CLKOUT0
                         net (fo=1, routed)           1.713    -2.956    clk_w
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.860 r  clk_w_BUFG_inst/O
                         net (fo=1890, routed)        1.715    -1.144    u_uart/U_TX/clk_i
    SLICE_X77Y89         FDSE                                         r  u_uart/U_TX/tx_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y89         FDSE (Prop_fdse_C_Q)         0.456    -0.688 r  u_uart/U_TX/tx_o_reg/Q
                         net (fo=1, routed)           4.767     4.079    uart_tx_o_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.523     7.601 r  uart_tx_o_OBUF_inst/O
                         net (fo=0)                   0.000     7.601    uart_tx_o
    D10                                                               r  uart_tx_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pll/u_pll/CLKOUT0
                            (clock source 'clk_w'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ck_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.158ns  (logic 1.898ns (26.518%)  route 5.260ns (73.482%))
  Logic Levels:           3  (BUFG=1 LUT1=1 OBUFDS=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_w fall edge)      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz (IN)
                         net (fo=0)                   0.000     5.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.253     7.735    u_pll/clkref_buffered_w
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.404     0.331 f  u_pll/u_pll/CLKOUT0
                         net (fo=1, routed)           1.713     2.044    clk_w
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     2.140 f  clk_w_BUFG_inst/O
                         net (fo=1890, routed)        1.882     4.022    u_phy/clk_i
    SLICE_X89Y58         LUT1 (Prop_lut1_I0_O)        0.124     4.146 r  u_phy/u_pad_ck_i_1/O
                         net (fo=2, routed)           1.664     5.811    u_phy/u_pad_ck/I
    U9                   OBUFDS (Prop_obufds_I_O)     1.678     7.489 r  u_phy/u_pad_ck/P/O
                         net (fo=0)                   0.000     7.489    ddr3_ck_p[0]
    U9                                                                r  ddr3_ck_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pll/u_pll/CLKOUT0
                            (clock source 'clk_w'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ck_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.157ns  (logic 1.896ns (26.495%)  route 5.261ns (73.505%))
  Logic Levels:           4  (BUFG=1 INV=1 LUT1=1 OBUFDS=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_w fall edge)      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz (IN)
                         net (fo=0)                   0.000     5.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.253     7.735    u_pll/clkref_buffered_w
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.404     0.331 f  u_pll/u_pll/CLKOUT0
                         net (fo=1, routed)           1.713     2.044    clk_w
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     2.140 f  clk_w_BUFG_inst/O
                         net (fo=1890, routed)        1.882     4.022    u_phy/clk_i
    SLICE_X89Y58         LUT1 (Prop_lut1_I0_O)        0.124     4.146 r  u_phy/u_pad_ck_i_1/O
                         net (fo=2, routed)           1.665     5.812    u_phy/u_pad_ck/I
    V9                   INV (Prop_inv_I_O)           0.001     5.813 f  u_phy/u_pad_ck/INV/O
                         net (fo=1, routed)           0.000     5.813    u_phy/u_pad_ck/I_B
    V9                   OBUFDS (Prop_obufds_I_O)     1.675     7.488 f  u_phy/u_pad_ck/N/O
                         net (fo=0)                   0.000     7.488    ddr3_ck_n[0]
    V9                                                                f  ddr3_ck_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.415ns  (logic 4.095ns (48.665%)  route 4.320ns (51.335%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.253     2.735    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.404    -4.669 r  u_pll/u_pll/CLKOUT0
                         net (fo=1, routed)           1.713    -2.956    clk_w
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.860 r  clk_w_BUFG_inst/O
                         net (fo=1890, routed)        1.732    -1.127    clk_w_BUFG
    SLICE_X88Y54         FDRE                                         r  led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y54         FDRE (Prop_fdre_C_Q)         0.518    -0.609 r  led_reg[3]/Q
                         net (fo=1, routed)           4.320     3.710    led_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         3.577     7.287 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.287    led[3]
    T10                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_phy/dqs_out_en_n_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_dq[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.551ns  (logic 3.921ns (51.928%)  route 3.630ns (48.072%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.253     2.735    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.404    -4.669 r  u_pll/u_pll/CLKOUT0
                         net (fo=1, routed)           1.713    -2.956    clk_w
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.860 r  clk_w_BUFG_inst/O
                         net (fo=1890, routed)        1.699    -1.160    u_phy/clk_i
    SLICE_X77Y73         FDRE                                         r  u_phy/dqs_out_en_n_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.704 r  u_phy/dqs_out_en_n_q_reg/Q
                         net (fo=72, routed)          3.629     2.925    u_phy/ila_phy_dqs_out_en_n
    OLOGIC_X1Y97         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102     4.027 r  u_phy/u_serdes_dq5/TQ
                         net (fo=1, routed)           0.001     4.028    u_phy/u_pad_dq5/T
    M1                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     6.391 r  u_phy/u_pad_dq5/OBUFT/O
                         net (fo=1, unset)            0.000     6.391    ddr3_dq[5]
    M1                                                                r  ddr3_dq[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_phy/dqs_out_en_n_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_dq[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.392ns  (logic 3.921ns (53.044%)  route 3.471ns (46.956%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.253     2.735    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.404    -4.669 r  u_pll/u_pll/CLKOUT0
                         net (fo=1, routed)           1.713    -2.956    clk_w
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.860 r  clk_w_BUFG_inst/O
                         net (fo=1890, routed)        1.699    -1.160    u_phy/clk_i
    SLICE_X77Y73         FDRE                                         r  u_phy/dqs_out_en_n_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.704 r  u_phy/dqs_out_en_n_q_reg/Q
                         net (fo=72, routed)          3.470     2.766    u_phy/ila_phy_dqs_out_en_n
    OLOGIC_X1Y96         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102     3.868 r  u_phy/u_serdes_dq2/TQ
                         net (fo=1, routed)           0.001     3.869    u_phy/u_pad_dq2/T
    K3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     6.232 r  u_phy/u_pad_dq2/OBUFT/O
                         net (fo=1, unset)            0.000     6.232    ddr3_dq[2]
    K3                                                                r  ddr3_dq[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_phy/dqs_out_en_n_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_dq[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.223ns  (logic 3.921ns (54.284%)  route 3.302ns (45.716%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.253     2.735    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.404    -4.669 r  u_pll/u_pll/CLKOUT0
                         net (fo=1, routed)           1.713    -2.956    clk_w
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.860 r  clk_w_BUFG_inst/O
                         net (fo=1890, routed)        1.699    -1.160    u_phy/clk_i
    SLICE_X77Y73         FDRE                                         r  u_phy/dqs_out_en_n_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.704 r  u_phy/dqs_out_en_n_q_reg/Q
                         net (fo=72, routed)          3.301     2.597    u_phy/ila_phy_dqs_out_en_n
    OLOGIC_X1Y95         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102     3.699 r  u_phy/u_serdes_dq1/TQ
                         net (fo=1, routed)           0.001     3.700    u_phy/u_pad_dq1/T
    L3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     6.063 r  u_phy/u_pad_dq1/OBUFT/O
                         net (fo=1, unset)            0.000     6.063    ddr3_dq[1]
    L3                                                                r  ddr3_dq[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_phy/dqs_out_en_n_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_dqs_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.054ns  (logic 3.921ns (55.583%)  route 3.133ns (44.417%))
  Logic Levels:           2  (OBUFTDS=1 OSERDESE2=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.253     2.735    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.404    -4.669 r  u_pll/u_pll/CLKOUT0
                         net (fo=1, routed)           1.713    -2.956    clk_w
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.860 r  clk_w_BUFG_inst/O
                         net (fo=1890, routed)        1.699    -1.160    u_phy/clk_i
    SLICE_X77Y73         FDRE                                         r  u_phy/dqs_out_en_n_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.704 r  u_phy/dqs_out_en_n_q_reg/Q
                         net (fo=72, routed)          3.132     2.428    u_phy/ila_phy_dqs_out_en_n
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102     3.530 r  u_phy/u_serdes_dqs0/TQ
                         net (fo=2, routed)           0.001     3.531    u_phy/u_pad_dqs0/OBUFTDS/T
    N2                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.363     5.894 r  u_phy/u_pad_dqs0/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     5.894    ddr3_dqs_p[0]
    N2                                                                r  ddr3_dqs_p[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_phy/dqs_out_en_n_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_dqs_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.053ns  (logic 3.920ns (55.577%)  route 3.133ns (44.423%))
  Logic Levels:           2  (OBUFTDS=1 OSERDESE2=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.253     2.735    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.404    -4.669 r  u_pll/u_pll/CLKOUT0
                         net (fo=1, routed)           1.713    -2.956    clk_w
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.860 r  clk_w_BUFG_inst/O
                         net (fo=1890, routed)        1.699    -1.160    u_phy/clk_i
    SLICE_X77Y73         FDRE                                         r  u_phy/dqs_out_en_n_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.704 r  u_phy/dqs_out_en_n_q_reg/Q
                         net (fo=72, routed)          3.132     2.428    u_phy/ila_phy_dqs_out_en_n
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102     3.530 r  u_phy/u_serdes_dqs0/TQ
                         net (fo=2, routed)           0.001     3.531    u_phy/u_pad_dqs0/OBUFTDS/T
    N1                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.362     5.893 r  u_phy/u_pad_dqs0/OBUFTDS/N/O
                         net (fo=1, unset)            0.000     5.893    ddr3_dqs_n[0]
    N1                                                                r  ddr3_dqs_n[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_phy/dqs_out_en_n_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_dq[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.725ns  (logic 3.921ns (58.303%)  route 2.804ns (41.697%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.253     2.735    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.404    -4.669 r  u_pll/u_pll/CLKOUT0
                         net (fo=1, routed)           1.713    -2.956    clk_w
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.860 r  clk_w_BUFG_inst/O
                         net (fo=1890, routed)        1.699    -1.160    u_phy/clk_i
    SLICE_X77Y73         FDRE                                         r  u_phy/dqs_out_en_n_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.704 r  u_phy/dqs_out_en_n_q_reg/Q
                         net (fo=72, routed)          2.803     2.099    u_phy/ila_phy_dqs_out_en_n
    OLOGIC_X1Y92         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102     3.201 r  u_phy/u_serdes_dq4/TQ
                         net (fo=1, routed)           0.001     3.202    u_phy/u_pad_dq4/T
    M3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     5.565 r  u_phy/u_pad_dq4/OBUFT/O
                         net (fo=1, unset)            0.000     5.565    ddr3_dq[4]
    M3                                                                r  ddr3_dq[4] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_phy/reset_n_q_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_reset_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.671ns  (logic 0.670ns (99.851%)  route 0.001ns (0.149%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.440     0.690    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.930    -1.240 r  u_pll/u_pll/CLKOUT0
                         net (fo=1, routed)           0.514    -0.726    clk_w
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.700 r  clk_w_BUFG_inst/O
                         net (fo=1890, routed)        0.600    -0.101    u_phy/clk_i
    OLOGIC_X1Y99         FDRE                                         r  u_phy/reset_n_q_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y99         FDRE (Prop_fdre_C_Q)         0.177     0.076 r  u_phy/reset_n_q_reg_lopt_replica/Q
                         net (fo=1, routed)           0.001     0.077    lopt
    K6                   OBUF (Prop_obuf_I_O)         0.493     0.570 r  ddr3_reset_n_OBUF_inst/O
                         net (fo=0)                   0.000     0.570    ddr3_reset_n
    K6                                                                r  ddr3_reset_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_phy/cas_n_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_cas_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.689ns  (logic 0.688ns (99.855%)  route 0.001ns (0.145%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.440     0.690    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.930    -1.240 r  u_pll/u_pll/CLKOUT0
                         net (fo=1, routed)           0.514    -0.726    clk_w
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.700 r  clk_w_BUFG_inst/O
                         net (fo=1890, routed)        0.595    -0.106    u_phy/clk_i
    OLOGIC_X1Y68         FDRE                                         r  u_phy/cas_n_q_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y68         FDRE (Prop_fdre_C_Q)         0.177     0.071 r  u_phy/cas_n_q_reg/Q
                         net (fo=1, routed)           0.001     0.072    ddr3_cas_n_OBUF
    M4                   OBUF (Prop_obuf_I_O)         0.511     0.583 r  ddr3_cas_n_OBUF_inst/O
                         net (fo=0)                   0.000     0.583    ddr3_cas_n
    M4                                                                r  ddr3_cas_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_phy/addr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_addr[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.700ns  (logic 0.699ns (99.857%)  route 0.001ns (0.143%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.440     0.690    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.930    -1.240 r  u_pll/u_pll/CLKOUT0
                         net (fo=1, routed)           0.514    -0.726    clk_w
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.700 r  clk_w_BUFG_inst/O
                         net (fo=1890, routed)        0.595    -0.106    u_phy/clk_i
    OLOGIC_X1Y67         FDRE                                         r  u_phy/addr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y67         FDRE (Prop_fdre_C_Q)         0.177     0.071 r  u_phy/addr_q_reg[2]/Q
                         net (fo=1, routed)           0.001     0.072    ddr3_addr_OBUF[2]
    N4                   OBUF (Prop_obuf_I_O)         0.522     0.594 r  ddr3_addr_OBUF[2]_inst/O
                         net (fo=0)                   0.000     0.594    ddr3_addr[2]
    N4                                                                r  ddr3_addr[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_phy/ras_n_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ras_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.707ns  (logic 0.706ns (99.859%)  route 0.001ns (0.141%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.440     0.690    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.930    -1.240 r  u_pll/u_pll/CLKOUT0
                         net (fo=1, routed)           0.514    -0.726    clk_w
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.700 r  clk_w_BUFG_inst/O
                         net (fo=1890, routed)        0.592    -0.109    u_phy/clk_i
    OLOGIC_X1Y71         FDRE                                         r  u_phy/ras_n_q_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y71         FDRE (Prop_fdre_C_Q)         0.177     0.068 r  u_phy/ras_n_q_reg/Q
                         net (fo=1, routed)           0.001     0.069    ddr3_ras_n_OBUF
    P3                   OBUF (Prop_obuf_I_O)         0.529     0.599 r  ddr3_ras_n_OBUF_inst/O
                         net (fo=0)                   0.000     0.599    ddr3_ras_n
    P3                                                                r  ddr3_ras_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_phy/ba_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ba[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.709ns  (logic 0.708ns (99.859%)  route 0.001ns (0.141%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.440     0.690    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.930    -1.240 r  u_pll/u_pll/CLKOUT0
                         net (fo=1, routed)           0.514    -0.726    clk_w
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.700 r  clk_w_BUFG_inst/O
                         net (fo=1890, routed)        0.592    -0.109    u_phy/clk_i
    OLOGIC_X1Y72         FDRE                                         r  u_phy/ba_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y72         FDRE (Prop_fdre_C_Q)         0.177     0.068 r  u_phy/ba_q_reg[1]/Q
                         net (fo=1, routed)           0.001     0.069    ddr3_ba_OBUF[1]
    P4                   OBUF (Prop_obuf_I_O)         0.531     0.601 r  ddr3_ba_OBUF[1]_inst/O
                         net (fo=0)                   0.000     0.601    ddr3_ba[1]
    P4                                                                r  ddr3_ba[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_phy/cke_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_cke[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.712ns  (logic 0.711ns (99.860%)  route 0.001ns (0.140%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.440     0.690    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.930    -1.240 r  u_pll/u_pll/CLKOUT0
                         net (fo=1, routed)           0.514    -0.726    clk_w
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.700 r  clk_w_BUFG_inst/O
                         net (fo=1890, routed)        0.591    -0.110    u_phy/clk_i
    OLOGIC_X1Y74         FDRE                                         r  u_phy/cke_q_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y74         FDRE (Prop_fdre_C_Q)         0.177     0.067 r  u_phy/cke_q_reg/Q
                         net (fo=1, routed)           0.001     0.068    ddr3_cke_OBUF[0]
    N5                   OBUF (Prop_obuf_I_O)         0.534     0.603 r  ddr3_cke_OBUF[0]_inst/O
                         net (fo=0)                   0.000     0.603    ddr3_cke[0]
    N5                                                                r  ddr3_cke[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_phy/addr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_addr[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.707ns  (logic 0.706ns (99.859%)  route 0.001ns (0.141%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.440     0.690    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.930    -1.240 r  u_pll/u_pll/CLKOUT0
                         net (fo=1, routed)           0.514    -0.726    clk_w
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.700 r  clk_w_BUFG_inst/O
                         net (fo=1890, routed)        0.596    -0.105    u_phy/clk_i
    OLOGIC_X1Y63         FDRE                                         r  u_phy/addr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y63         FDRE (Prop_fdre_C_Q)         0.177     0.072 r  u_phy/addr_q_reg[4]/Q
                         net (fo=1, routed)           0.001     0.073    ddr3_addr_OBUF[4]
    N6                   OBUF (Prop_obuf_I_O)         0.529     0.603 r  ddr3_addr_OBUF[4]_inst/O
                         net (fo=0)                   0.000     0.603    ddr3_addr[4]
    N6                                                                r  ddr3_addr[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_phy/addr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_addr[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.711ns  (logic 0.710ns (99.859%)  route 0.001ns (0.141%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.440     0.690    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.930    -1.240 r  u_pll/u_pll/CLKOUT0
                         net (fo=1, routed)           0.514    -0.726    clk_w
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.700 r  clk_w_BUFG_inst/O
                         net (fo=1890, routed)        0.593    -0.108    u_phy/clk_i
    OLOGIC_X1Y69         FDRE                                         r  u_phy/addr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y69         FDRE (Prop_fdre_C_Q)         0.177     0.069 r  u_phy/addr_q_reg[0]/Q
                         net (fo=1, routed)           0.001     0.070    ddr3_addr_OBUF[0]
    R2                   OBUF (Prop_obuf_I_O)         0.533     0.603 r  ddr3_addr_OBUF[0]_inst/O
                         net (fo=0)                   0.000     0.603    ddr3_addr[0]
    R2                                                                r  ddr3_addr[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_phy/we_n_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_we_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.713ns  (logic 0.712ns (99.860%)  route 0.001ns (0.140%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.440     0.690    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.930    -1.240 r  u_pll/u_pll/CLKOUT0
                         net (fo=1, routed)           0.514    -0.726    clk_w
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.700 r  clk_w_BUFG_inst/O
                         net (fo=1890, routed)        0.591    -0.110    u_phy/clk_i
    OLOGIC_X1Y73         FDRE                                         r  u_phy/we_n_q_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y73         FDRE (Prop_fdre_C_Q)         0.177     0.067 r  u_phy/we_n_q_reg/Q
                         net (fo=1, routed)           0.001     0.068    ddr3_we_n_OBUF
    P5                   OBUF (Prop_obuf_I_O)         0.535     0.604 r  ddr3_we_n_OBUF_inst/O
                         net (fo=0)                   0.000     0.604    ddr3_we_n
    P5                                                                r  ddr3_we_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_phy/ba_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ba[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.714ns  (logic 0.713ns (99.860%)  route 0.001ns (0.140%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.440     0.690    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.930    -1.240 r  u_pll/u_pll/CLKOUT0
                         net (fo=1, routed)           0.514    -0.726    clk_w
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.700 r  clk_w_BUFG_inst/O
                         net (fo=1890, routed)        0.593    -0.108    u_phy/clk_i
    OLOGIC_X1Y70         FDRE                                         r  u_phy/ba_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y70         FDRE (Prop_fdre_C_Q)         0.177     0.069 r  u_phy/ba_q_reg[2]/Q
                         net (fo=1, routed)           0.001     0.070    ddr3_ba_OBUF[2]
    P2                   OBUF (Prop_obuf_I_O)         0.536     0.606 r  ddr3_ba_OBUF[2]_inst/O
                         net (fo=0)                   0.000     0.606    ddr3_ba[2]
    P2                                                                r  ddr3_ba[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_w
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_pll/u_pll/CLKFBOUT
                            (clock source 'clkfbout_w'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_pll/u_pll/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.979ns  (logic 0.043ns (4.392%)  route 0.936ns (95.608%))
  Logic Levels:           1  (BUFH=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_w fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz (IN)
                         net (fo=0)                   0.000     5.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.481     5.919    u_pll/clkref_buffered_w
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.221     3.698 f  u_pll/u_pll/CLKFBOUT
                         net (fo=1, routed)           0.437     4.135    u_pll/clkfbout_w
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     4.178 f  u_pll/u_clkfb_buf/O
                         net (fo=1, routed)           0.499     4.677    u_pll/clkfbout_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    f  u_pll/u_pll/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_pll/u_pll/CLKFBOUT
                            (clock source 'clkfbout_w'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_pll/u_pll/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.107ns  (logic 0.081ns (3.844%)  route 2.026ns (96.156%))
  Logic Levels:           1  (BUFH=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_w rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.181     2.592    u_pll/clkref_buffered_w
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -6.710    -4.118 r  u_pll/u_pll/CLKFBOUT
                         net (fo=1, routed)           1.205    -2.913    u_pll/clkfbout_w
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.081    -2.832 r  u_pll/u_clkfb_buf/O
                         net (fo=1, routed)           0.821    -2.011    u_pll/clkfbout_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    r  u_pll/u_pll/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_w

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            u_uart/U_RX/rx_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.459ns  (logic 1.526ns (23.632%)  route 4.933ns (76.368%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.885ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.885ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    A9                   IBUF (Prop_ibuf_I_O)         1.526     1.526 r  uart_rx_i_IBUF_inst/O
                         net (fo=1, routed)           4.933     6.459    u_uart/U_RX/rx_i
    SLICE_X68Y86         FDRE                                         r  u_uart/U_RX/rx_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.181     2.592    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.710    -4.118 r  u_pll/u_pll/CLKOUT0
                         net (fo=1, routed)           1.634    -2.484    clk_w
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.393 r  clk_w_BUFG_inst/O
                         net (fo=1890, routed)        1.507    -0.885    u_uart/U_RX/clk_i
    SLICE_X68Y86         FDRE                                         r  u_uart/U_RX/rx_d1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            u_uart/U_RX/rx_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.479ns  (logic 0.294ns (11.853%)  route 2.185ns (88.147%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.121ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    A9                   IBUF (Prop_ibuf_I_O)         0.294     0.294 r  uart_rx_i_IBUF_inst/O
                         net (fo=1, routed)           2.185     2.479    u_uart/U_RX/rx_i
    SLICE_X68Y86         FDRE                                         r  u_uart/U_RX/rx_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.481     0.919    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.221    -1.302 r  u_pll/u_pll/CLKOUT0
                         net (fo=1, routed)           0.560    -0.743    clk_w
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.714 r  clk_w_BUFG_inst/O
                         net (fo=1890, routed)        0.835     0.121    u_uart/U_RX/clk_i
    SLICE_X68Y86         FDRE                                         r  u_uart/U_RX/rx_d1_reg/C





