/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [7:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [3:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [2:0] celloutsig_0_25z;
  reg [6:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [29:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [16:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [15:0] celloutsig_1_18z;
  reg [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [16:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_10z = ~((celloutsig_1_8z | celloutsig_1_1z) & celloutsig_1_8z);
  assign celloutsig_0_9z = ~((celloutsig_0_4z | celloutsig_0_8z) & celloutsig_0_2z[15]);
  assign celloutsig_0_19z = ~((celloutsig_0_17z | celloutsig_0_9z) & celloutsig_0_2z[29]);
  assign celloutsig_1_1z = in_data[176] | ~(celloutsig_1_0z);
  assign celloutsig_1_4z = celloutsig_1_2z[9] | ~(celloutsig_1_2z[16]);
  assign celloutsig_1_9z = celloutsig_1_7z | ~(celloutsig_1_1z);
  assign celloutsig_0_5z = celloutsig_0_0z[7] | ~(celloutsig_0_2z[12]);
  assign celloutsig_0_12z = celloutsig_0_5z | ~(in_data[16]);
  assign celloutsig_0_20z = celloutsig_0_18z[0] | ~(celloutsig_0_15z);
  assign celloutsig_1_0z = in_data[155] ^ in_data[181];
  assign celloutsig_1_3z = celloutsig_1_0z ^ in_data[134];
  assign celloutsig_1_5z = celloutsig_1_4z ^ celloutsig_1_2z[3];
  assign celloutsig_1_16z = celloutsig_1_0z ^ celloutsig_1_9z;
  assign celloutsig_0_6z = celloutsig_0_3z ^ celloutsig_0_2z[0];
  assign celloutsig_0_15z = in_data[31] ^ celloutsig_0_4z;
  assign celloutsig_0_21z = celloutsig_0_12z ^ celloutsig_0_15z;
  assign celloutsig_1_7z = in_data[138:125] == { celloutsig_1_2z[13:6], celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_0_14z = { in_data[66:65], celloutsig_0_1z, celloutsig_0_9z } == { celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_28z = { celloutsig_0_3z, celloutsig_0_18z, celloutsig_0_25z, celloutsig_0_17z } == { celloutsig_0_13z, celloutsig_0_26z, celloutsig_0_27z };
  assign celloutsig_0_4z = celloutsig_0_0z === in_data[72:65];
  assign celloutsig_1_17z = { celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_10z } === { in_data[165:162], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_17z = in_data[33:16] === { in_data[53:45], celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_16z, celloutsig_0_15z };
  assign celloutsig_0_13z = { celloutsig_0_0z[6:3], celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_12z } > { celloutsig_0_2z[13:12], celloutsig_0_0z };
  assign celloutsig_1_8z = ! { in_data[180:175], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_11z = ! in_data[104:96];
  assign celloutsig_1_6z = { celloutsig_1_2z[8:2], celloutsig_1_4z } || { celloutsig_1_2z[11:8], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_8z = { in_data[61:53], celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_6z } || { in_data[76:68], celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_0_1z = { celloutsig_0_0z[6:4], celloutsig_0_0z, celloutsig_0_0z } || { in_data[19:9], celloutsig_0_0z };
  assign celloutsig_0_27z = { celloutsig_0_26z[5:4], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_17z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_20z, celloutsig_0_6z, celloutsig_0_24z, celloutsig_0_25z, celloutsig_0_17z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_22z, celloutsig_0_23z } || { celloutsig_0_2z[19:8], celloutsig_0_19z, celloutsig_0_12z, celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_22z, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_18z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_1_12z = { celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z } < { celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_10z };
  assign celloutsig_1_15z = { in_data[120:112], celloutsig_1_0z } < { celloutsig_1_2z[12:7], celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_13z, celloutsig_1_6z };
  assign celloutsig_0_10z = { celloutsig_0_2z[17:10], celloutsig_0_6z } < { celloutsig_0_2z[16:10], celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_22z = { in_data[49:48], celloutsig_0_15z } < { celloutsig_0_10z, celloutsig_0_17z, celloutsig_0_21z };
  assign celloutsig_0_32z = & { celloutsig_0_31z, celloutsig_0_30z, celloutsig_0_28z, celloutsig_0_24z, celloutsig_0_18z[2], celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_3z };
  assign celloutsig_1_13z = & { celloutsig_1_5z, celloutsig_1_2z[12:1], celloutsig_1_0z };
  assign celloutsig_0_23z = & celloutsig_0_2z[29:26];
  assign celloutsig_0_3z = celloutsig_0_2z[14] & celloutsig_0_2z[13];
  assign celloutsig_0_7z = celloutsig_0_5z & celloutsig_0_6z;
  assign celloutsig_0_11z = celloutsig_0_4z & celloutsig_0_2z[6];
  assign celloutsig_0_16z = celloutsig_0_0z[1] & celloutsig_0_9z;
  assign celloutsig_0_24z = celloutsig_0_7z & celloutsig_0_17z;
  assign celloutsig_0_30z = celloutsig_0_23z & celloutsig_0_18z[2];
  assign celloutsig_1_18z = { in_data[186:180], celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_16z, celloutsig_1_9z, celloutsig_1_17z, celloutsig_1_6z, celloutsig_1_17z } >>> celloutsig_1_2z[16:1];
  assign celloutsig_0_18z = { in_data[65], celloutsig_0_16z, celloutsig_0_13z, celloutsig_0_8z } >>> { in_data[56:54], celloutsig_0_14z };
  assign celloutsig_0_25z = { celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_16z } >>> { celloutsig_0_0z[2], celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_0_2z = in_data[37:8] >>> { celloutsig_0_0z[4:1], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_2z = in_data[164:148] - in_data[136:120];
  assign celloutsig_0_31z = { celloutsig_0_2z[29:14], celloutsig_0_11z } - { celloutsig_0_2z[18:13], celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_23z, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_17z, celloutsig_0_19z, celloutsig_0_27z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_0z = 8'h00;
    else if (celloutsig_1_19z[0]) celloutsig_0_0z = in_data[90:83];
  always_latch
    if (!clkin_data[96]) celloutsig_1_19z = 4'h0;
    else if (!clkin_data[0]) celloutsig_1_19z = { celloutsig_1_13z, celloutsig_1_15z, celloutsig_1_10z, celloutsig_1_12z };
  always_latch
    if (clkin_data[64]) celloutsig_0_26z = 7'h00;
    else if (!celloutsig_1_19z[0]) celloutsig_0_26z = { celloutsig_0_10z, celloutsig_0_23z, celloutsig_0_23z, celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_1z, celloutsig_0_12z };
  assign { out_data[143:128], out_data[99:96], out_data[48:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_31z, celloutsig_0_32z };
endmodule
