;redcode
;assert 1
	SPL 0, <792
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 100, 1
	SLT 0, -1
	SLT 58, -961
	ADD 210, 60
	CMP -207, <-120
	DJN <121, 105
	MOV -61, <-20
	SLT 0, -1
	SUB @0, @2
	SUB @121, 106
	SUB @121, 106
	SUB 0, -0
	SUB @-127, 100
	SUB @-127, 100
	SUB #572, @227
	SUB @-127, 100
	SUB @-127, 100
	ADD 210, 60
	SLT 100, 1
	SUB <-107, 100
	DJN -1, @-20
	SLT 100, 1
	SUB @121, 106
	MOV -1, <-20
	SUB @121, 103
	MOV -1, <-20
	SUB @121, 106
	MOV -1, <-20
	SUB @121, 106
	SUB @121, 106
	ADD 210, 60
	CMP @121, 103
	ADD -1, <-20
	SUB @121, 103
	MOV -1, <-20
	SUB @121, 103
	MOV -1, <-20
	SPL 0, <792
	MOV -1, <-20
	MOV -1, <-820
	MOV -1, <-20
	MOV -1, <-20
	ADD 210, 60
	SPL 0, <792
	MOV -1, <-20
	CMP -207, <-120
	MOV -1, <-20
	ADD 3, 920
