#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Aug 31 12:33:29 2023
# Process ID: 25124
# Current directory: E:/FYP/FPGA_XILINX 2/Generate_Sine_Wave_DDS_IP
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13504 E:\FYP\FPGA_XILINX 2\Generate_Sine_Wave_DDS_IP\Generate_Sine_Wave_DDS_IP.xpr
# Log file: E:/FYP/FPGA_XILINX 2/Generate_Sine_Wave_DDS_IP/vivado.log
# Journal file: E:/FYP/FPGA_XILINX 2/Generate_Sine_Wave_DDS_IP\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/FYP/FPGA_XILINX 2/Generate_Sine_Wave_DDS_IP/Generate_Sine_Wave_DDS_IP.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 887.020 ; gain = 144.055
update_compile_order -fileset sources_1
ipx::package_project -root_dir {e:/fyp/fpga_xilinx 2/generate_sine_wave_dds_ip/generate_sine_wave_dds_ip.srcs/sources_1/bd/sine_wave} -vendor xilinx.com -library user -taxonomy /UserIP
WARNING: [IP_Flow 19-4963] Sine_Wave_dds_compiler_0_0 has board value specified. The packaged IP will be restricted to usage with board 'digilentinc.com:basys3:part0:1.2'
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_data_0' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis_data_0': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::unload_core {e:/fyp/fpga_xilinx 2/generate_sine_wave_dds_ip/generate_sine_wave_dds_ip.srcs/sources_1/bd/sine_wave/component.xml}
export_ip_user_files -of_objects  [get_files {{e:/fyp/fpga_xilinx 2/generate_sine_wave_dds_ip/generate_sine_wave_dds_ip.srcs/sources_1/bd/sine_wave/component.xml}}] -no_script -reset -force -quiet
remove_files  {{e:/fyp/fpga_xilinx 2/generate_sine_wave_dds_ip/generate_sine_wave_dds_ip.srcs/sources_1/bd/sine_wave/component.xml}}
file delete -force {e:/fyp/fpga_xilinx 2/generate_sine_wave_dds_ip/generate_sine_wave_dds_ip.srcs/sources_1/bd/sine_wave/component.xml}
exit
INFO: [Common 17-206] Exiting Vivado at Thu Aug 31 12:38:21 2023...
