# SOC_LAB3

design: Verilog Code of fir design and testbench

report: log files and timing synthesis report

waveform: waveform pictures


if the testbench can not run, consider modigy the DAT file path in the testbench using an absolute path.