# soc-v1

collection of open source verilog for text analysis

This repository uses branches to distinguish different versions/revisions.

  - main:         initial repository
  - branch0.9.2:  source checkin of base soc example code
  - branch1.0.1:  additional tracked ip (digicomp decoder and alu_8bit)

