// Generated by CIRCT firtool-1.66.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module IF(	// @[src/main/scala/stages/IF/IF.scala:35:7]
  input         clock,	// @[src/main/scala/stages/IF/IF.scala:35:7]
                reset,	// @[src/main/scala/stages/IF/IF.scala:35:7]
                io_from_valid,	// @[src/main/scala/stages/IF/IF.scala:36:14]
                io_to_ready,	// @[src/main/scala/stages/IF/IF.scala:36:14]
  output        io_to_valid,	// @[src/main/scala/stages/IF/IF.scala:36:14]
  output [31:0] io_to_bits_pc,	// @[src/main/scala/stages/IF/IF.scala:36:14]
                io_to_bits_inst,	// @[src/main/scala/stages/IF/IF.scala:36:14]
  output        io_to_bits_this_exc,	// @[src/main/scala/stages/IF/IF.scala:36:14]
  output [6:0]  io_to_bits_exc_type,	// @[src/main/scala/stages/IF/IF.scala:36:14]
  output [31:0] io_to_bits_wrong_addr,	// @[src/main/scala/stages/IF/IF.scala:36:14]
  input         io_has_exc,	// @[src/main/scala/stages/IF/IF.scala:36:14]
                io_exc_bus_en,	// @[src/main/scala/stages/IF/IF.scala:36:14]
  input  [31:0] io_exc_bus_pc,	// @[src/main/scala/stages/IF/IF.scala:36:14]
  input         io_br_bus_br_taken,	// @[src/main/scala/stages/IF/IF.scala:36:14]
  input  [31:0] io_br_bus_br_target,	// @[src/main/scala/stages/IF/IF.scala:36:14]
  input         io_fetch_valid,	// @[src/main/scala/stages/IF/IF.scala:36:14]
  input  [31:0] io_fetch_bits,	// @[src/main/scala/stages/IF/IF.scala:36:14]
  output        io_request,	// @[src/main/scala/stages/IF/IF.scala:36:14]
  output [31:0] io_addr	// @[src/main/scala/stages/IF/IF.scala:36:14]
);

  reg         info_valid;	// @[src/main/scala/config/Configs.scala:44:24]
  wire        io_from_ready = ~info_valid | io_to_ready;	// @[src/main/scala/config/Configs.scala:44:24, :47:{16,23}]
  wire        _io_request_T = io_from_valid & io_from_ready;	// @[src/main/scala/config/Configs.scala:47:23, :52:18]
  reg         bf_exc_en;	// @[src/main/scala/stages/IF/IF.scala:40:35]
  reg  [31:0] exc_pc;	// @[src/main/scala/stages/IF/IF.scala:41:29]
  reg  [31:0] pc;	// @[src/main/scala/stages/IF/IF.scala:42:29]
  reg         br_taken;	// @[src/main/scala/stages/IF/IF.scala:43:29]
  reg         br_exc_taken;	// @[src/main/scala/stages/IF/IF.scala:44:29]
  wire        exc_en = br_exc_taken | io_exc_bus_en;	// @[src/main/scala/stages/IF/IF.scala:44:29, :61:29]
  wire [31:0] _next_pc_T = pc + 32'h4;	// @[src/main/scala/stages/IF/IF.scala:42:29, :64:8]
  wire [31:0] _next_pc_T_2 = io_exc_bus_pc | exc_pc;	// @[src/main/scala/stages/IF/IF.scala:41:29, :66:47]
  wire        _next_pc_T_4 = (br_taken | io_br_bus_br_taken) & ~bf_exc_en;	// @[src/main/scala/stages/IF/IF.scala:40:35, :43:29, :60:25, :67:{14,17}]
  reg         r;	// @[src/main/scala/stages/IF/IF.scala:72:58]
  wire        io_to_valid_0 = ~(io_br_bus_br_taken & ~bf_exc_en | ~r) & info_valid;	// @[src/main/scala/config/Configs.scala:44:24, :48:13, src/main/scala/stages/IF/IF.scala:40:35, :67:17, :72:{27,41,44,58,79}, :73:17]
  reg         io_request_r;	// @[src/main/scala/stages/IF/IF.scala:97:86]
  always @(posedge clock) begin	// @[src/main/scala/stages/IF/IF.scala:35:7]
    if (reset) begin	// @[src/main/scala/stages/IF/IF.scala:35:7]
      info_valid <= 1'h0;	// @[src/main/scala/config/Configs.scala:44:24]
      exc_pc <= 32'h0;	// @[src/main/scala/stages/IF/IF.scala:41:29]
      pc <= 32'h1BFFFFFC;	// @[src/main/scala/stages/IF/IF.scala:42:29]
      br_taken <= 1'h0;	// @[src/main/scala/stages/IF/IF.scala:43:29]
      br_exc_taken <= 1'h0;	// @[src/main/scala/stages/IF/IF.scala:44:29]
    end
    else begin	// @[src/main/scala/stages/IF/IF.scala:35:7]
      if (io_from_ready)	// @[src/main/scala/config/Configs.scala:47:23]
        info_valid <= io_from_valid;	// @[src/main/scala/config/Configs.scala:44:24]
      if (io_exc_bus_en)	// @[src/main/scala/stages/IF/IF.scala:36:14]
        exc_pc <= io_exc_bus_pc;	// @[src/main/scala/stages/IF/IF.scala:41:29]
      else if (io_to_valid_0)	// @[src/main/scala/config/Configs.scala:48:13, src/main/scala/stages/IF/IF.scala:72:79, :73:17]
        exc_pc <= 32'h0;	// @[src/main/scala/stages/IF/IF.scala:41:29]
      if ((_io_request_T & ~(|(pc[1:0])) | exc_en) & io_fetch_valid) begin	// @[src/main/scala/config/Configs.scala:52:18, src/main/scala/stages/IF/IF.scala:42:29, :61:29, :76:{41,44,58,69}, :81:{23,30}]
        if (exc_en)	// @[src/main/scala/stages/IF/IF.scala:61:29]
          pc <= _next_pc_T_2;	// @[src/main/scala/stages/IF/IF.scala:42:29, :66:47]
        else if (_next_pc_T_4)	// @[src/main/scala/stages/IF/IF.scala:67:14]
          pc <= io_br_bus_br_target;	// @[src/main/scala/stages/IF/IF.scala:42:29]
        else	// @[src/main/scala/stages/IF/IF.scala:67:14]
          pc <= _next_pc_T;	// @[src/main/scala/stages/IF/IF.scala:42:29, :64:8]
      end
      br_taken <= io_br_bus_br_taken | ~io_to_valid_0 & br_taken;	// @[src/main/scala/config/Configs.scala:48:13, src/main/scala/stages/IF/IF.scala:43:29, :46:28, :47:14, :48:27, :49:14, :72:79, :73:17]
      br_exc_taken <= io_exc_bus_en | ~io_to_valid_0 & br_exc_taken;	// @[src/main/scala/config/Configs.scala:48:13, src/main/scala/stages/IF/IF.scala:43:29, :44:29, :48:27, :49:14, :52:23, :54:18, :55:27, :56:18, :72:79, :73:17]
    end
    bf_exc_en <= io_exc_bus_en;	// @[src/main/scala/stages/IF/IF.scala:40:35]
    r <= io_fetch_valid;	// @[src/main/scala/stages/IF/IF.scala:72:58]
    io_request_r <= io_fetch_valid;	// @[src/main/scala/stages/IF/IF.scala:97:86]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/stages/IF/IF.scala:35:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/stages/IF/IF.scala:35:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/stages/IF/IF.scala:35:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:14];	// @[src/main/scala/stages/IF/IF.scala:35:7]
    initial begin	// @[src/main/scala/stages/IF/IF.scala:35:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/stages/IF/IF.scala:35:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/stages/IF/IF.scala:35:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/stages/IF/IF.scala:35:7]
        for (logic [3:0] i = 4'h0; i < 4'hF; i += 4'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/stages/IF/IF.scala:35:7]
        end	// @[src/main/scala/stages/IF/IF.scala:35:7]
        info_valid = _RANDOM[4'hB][28];	// @[src/main/scala/config/Configs.scala:44:24, src/main/scala/stages/IF/IF.scala:35:7]
        bf_exc_en = _RANDOM[4'hB][29];	// @[src/main/scala/config/Configs.scala:44:24, src/main/scala/stages/IF/IF.scala:35:7, :40:35]
        exc_pc = {_RANDOM[4'hB][31:30], _RANDOM[4'hC][29:0]};	// @[src/main/scala/config/Configs.scala:44:24, src/main/scala/stages/IF/IF.scala:35:7, :41:29]
        pc = {_RANDOM[4'hC][31:30], _RANDOM[4'hD][29:0]};	// @[src/main/scala/stages/IF/IF.scala:35:7, :41:29, :42:29]
        br_taken = _RANDOM[4'hD][30];	// @[src/main/scala/stages/IF/IF.scala:35:7, :42:29, :43:29]
        br_exc_taken = _RANDOM[4'hD][31];	// @[src/main/scala/stages/IF/IF.scala:35:7, :42:29, :44:29]
        r = _RANDOM[4'hE][0];	// @[src/main/scala/stages/IF/IF.scala:35:7, :72:58]
        io_request_r = _RANDOM[4'hE][1];	// @[src/main/scala/stages/IF/IF.scala:35:7, :72:58, :97:86]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/stages/IF/IF.scala:35:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/stages/IF/IF.scala:35:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_to_valid = io_to_valid_0;	// @[src/main/scala/config/Configs.scala:48:13, src/main/scala/stages/IF/IF.scala:35:7, :72:79, :73:17]
  assign io_to_bits_pc = pc;	// @[src/main/scala/stages/IF/IF.scala:35:7, :42:29]
  assign io_to_bits_inst = io_fetch_bits;	// @[src/main/scala/stages/IF/IF.scala:35:7]
  assign io_to_bits_this_exc = |(pc[1:0]);	// @[src/main/scala/stages/IF/IF.scala:35:7, :42:29, :81:{23,30}]
  assign io_to_bits_exc_type = (|(pc[1:0])) ? 7'h8 : 7'h25;	// @[src/main/scala/stages/IF/IF.scala:35:7, :42:29, :81:{23,30}, :85:20, :89:21, :90:24]
  assign io_to_bits_wrong_addr = (|(pc[1:0])) ? pc : 32'h0;	// @[src/main/scala/stages/IF/IF.scala:35:7, :42:29, :81:{23,30}, :84:28, :89:21, :91:24]
  assign io_request =
    (_io_request_T | io_exc_bus_en) & ~io_fetch_valid & ~io_request_r & ~io_has_exc;	// @[src/main/scala/config/Configs.scala:52:18, src/main/scala/stages/IF/IF.scala:35:7, :97:{31,49,53,69,72,86,107,110}]
  assign io_addr =
    exc_en ? _next_pc_T_2 : _next_pc_T_4 ? io_br_bus_br_target : _next_pc_T;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/stages/IF/IF.scala:35:7, :61:29, :64:8, :66:47, :67:14]
endmodule

module REG(	// @[src/main/scala/stages/ID/REG.scala:16:7]
  input         clock,	// @[src/main/scala/stages/ID/REG.scala:16:7]
                reset,	// @[src/main/scala/stages/ID/REG.scala:16:7]
  input  [4:0]  io_raddr1,	// @[src/main/scala/stages/ID/REG.scala:17:14]
                io_raddr2,	// @[src/main/scala/stages/ID/REG.scala:17:14]
  output [31:0] io_rdata1,	// @[src/main/scala/stages/ID/REG.scala:17:14]
                io_rdata2,	// @[src/main/scala/stages/ID/REG.scala:17:14]
  input         io_rf_bus_we,	// @[src/main/scala/stages/ID/REG.scala:17:14]
  input  [13:0] io_rf_bus_waddr,	// @[src/main/scala/stages/ID/REG.scala:17:14]
  input  [31:0] io_rf_bus_wdata	// @[src/main/scala/stages/ID/REG.scala:17:14]
);

  reg  [31:0] rf_0;	// @[src/main/scala/stages/ID/REG.scala:19:19]
  reg  [31:0] rf_1;	// @[src/main/scala/stages/ID/REG.scala:19:19]
  reg  [31:0] rf_2;	// @[src/main/scala/stages/ID/REG.scala:19:19]
  reg  [31:0] rf_3;	// @[src/main/scala/stages/ID/REG.scala:19:19]
  reg  [31:0] rf_4;	// @[src/main/scala/stages/ID/REG.scala:19:19]
  reg  [31:0] rf_5;	// @[src/main/scala/stages/ID/REG.scala:19:19]
  reg  [31:0] rf_6;	// @[src/main/scala/stages/ID/REG.scala:19:19]
  reg  [31:0] rf_7;	// @[src/main/scala/stages/ID/REG.scala:19:19]
  reg  [31:0] rf_8;	// @[src/main/scala/stages/ID/REG.scala:19:19]
  reg  [31:0] rf_9;	// @[src/main/scala/stages/ID/REG.scala:19:19]
  reg  [31:0] rf_10;	// @[src/main/scala/stages/ID/REG.scala:19:19]
  reg  [31:0] rf_11;	// @[src/main/scala/stages/ID/REG.scala:19:19]
  reg  [31:0] rf_12;	// @[src/main/scala/stages/ID/REG.scala:19:19]
  reg  [31:0] rf_13;	// @[src/main/scala/stages/ID/REG.scala:19:19]
  reg  [31:0] rf_14;	// @[src/main/scala/stages/ID/REG.scala:19:19]
  reg  [31:0] rf_15;	// @[src/main/scala/stages/ID/REG.scala:19:19]
  reg  [31:0] rf_16;	// @[src/main/scala/stages/ID/REG.scala:19:19]
  reg  [31:0] rf_17;	// @[src/main/scala/stages/ID/REG.scala:19:19]
  reg  [31:0] rf_18;	// @[src/main/scala/stages/ID/REG.scala:19:19]
  reg  [31:0] rf_19;	// @[src/main/scala/stages/ID/REG.scala:19:19]
  reg  [31:0] rf_20;	// @[src/main/scala/stages/ID/REG.scala:19:19]
  reg  [31:0] rf_21;	// @[src/main/scala/stages/ID/REG.scala:19:19]
  reg  [31:0] rf_22;	// @[src/main/scala/stages/ID/REG.scala:19:19]
  reg  [31:0] rf_23;	// @[src/main/scala/stages/ID/REG.scala:19:19]
  reg  [31:0] rf_24;	// @[src/main/scala/stages/ID/REG.scala:19:19]
  reg  [31:0] rf_25;	// @[src/main/scala/stages/ID/REG.scala:19:19]
  reg  [31:0] rf_26;	// @[src/main/scala/stages/ID/REG.scala:19:19]
  reg  [31:0] rf_27;	// @[src/main/scala/stages/ID/REG.scala:19:19]
  reg  [31:0] rf_28;	// @[src/main/scala/stages/ID/REG.scala:19:19]
  reg  [31:0] rf_29;	// @[src/main/scala/stages/ID/REG.scala:19:19]
  reg  [31:0] rf_30;	// @[src/main/scala/stages/ID/REG.scala:19:19]
  reg  [31:0] rf_31;	// @[src/main/scala/stages/ID/REG.scala:19:19]
  reg  [31:0] casez_tmp;	// @[src/main/scala/stages/ID/REG.scala:25:19]
  always_comb begin	// @[src/main/scala/stages/ID/REG.scala:25:19]
    casez (io_raddr1)	// @[src/main/scala/stages/ID/REG.scala:25:19]
      5'b00000:
        casez_tmp = rf_0;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b00001:
        casez_tmp = rf_1;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b00010:
        casez_tmp = rf_2;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b00011:
        casez_tmp = rf_3;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b00100:
        casez_tmp = rf_4;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b00101:
        casez_tmp = rf_5;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b00110:
        casez_tmp = rf_6;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b00111:
        casez_tmp = rf_7;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b01000:
        casez_tmp = rf_8;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b01001:
        casez_tmp = rf_9;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b01010:
        casez_tmp = rf_10;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b01011:
        casez_tmp = rf_11;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b01100:
        casez_tmp = rf_12;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b01101:
        casez_tmp = rf_13;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b01110:
        casez_tmp = rf_14;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b01111:
        casez_tmp = rf_15;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b10000:
        casez_tmp = rf_16;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b10001:
        casez_tmp = rf_17;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b10010:
        casez_tmp = rf_18;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b10011:
        casez_tmp = rf_19;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b10100:
        casez_tmp = rf_20;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b10101:
        casez_tmp = rf_21;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b10110:
        casez_tmp = rf_22;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b10111:
        casez_tmp = rf_23;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b11000:
        casez_tmp = rf_24;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b11001:
        casez_tmp = rf_25;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b11010:
        casez_tmp = rf_26;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b11011:
        casez_tmp = rf_27;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b11100:
        casez_tmp = rf_28;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b11101:
        casez_tmp = rf_29;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b11110:
        casez_tmp = rf_30;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      default:
        casez_tmp = rf_31;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
    endcase	// @[src/main/scala/stages/ID/REG.scala:25:19]
  end // always_comb
  reg  [31:0] casez_tmp_0;	// @[src/main/scala/stages/ID/REG.scala:26:19]
  always_comb begin	// @[src/main/scala/stages/ID/REG.scala:25:19]
    casez (io_raddr2)	// @[src/main/scala/stages/ID/REG.scala:25:19]
      5'b00000:
        casez_tmp_0 = rf_0;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b00001:
        casez_tmp_0 = rf_1;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b00010:
        casez_tmp_0 = rf_2;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b00011:
        casez_tmp_0 = rf_3;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b00100:
        casez_tmp_0 = rf_4;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b00101:
        casez_tmp_0 = rf_5;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b00110:
        casez_tmp_0 = rf_6;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b00111:
        casez_tmp_0 = rf_7;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b01000:
        casez_tmp_0 = rf_8;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b01001:
        casez_tmp_0 = rf_9;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b01010:
        casez_tmp_0 = rf_10;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b01011:
        casez_tmp_0 = rf_11;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b01100:
        casez_tmp_0 = rf_12;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b01101:
        casez_tmp_0 = rf_13;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b01110:
        casez_tmp_0 = rf_14;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b01111:
        casez_tmp_0 = rf_15;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b10000:
        casez_tmp_0 = rf_16;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b10001:
        casez_tmp_0 = rf_17;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b10010:
        casez_tmp_0 = rf_18;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b10011:
        casez_tmp_0 = rf_19;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b10100:
        casez_tmp_0 = rf_20;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b10101:
        casez_tmp_0 = rf_21;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b10110:
        casez_tmp_0 = rf_22;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b10111:
        casez_tmp_0 = rf_23;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b11000:
        casez_tmp_0 = rf_24;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b11001:
        casez_tmp_0 = rf_25;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b11010:
        casez_tmp_0 = rf_26;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b11011:
        casez_tmp_0 = rf_27;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b11100:
        casez_tmp_0 = rf_28;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b11101:
        casez_tmp_0 = rf_29;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b11110:
        casez_tmp_0 = rf_30;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      default:
        casez_tmp_0 = rf_31;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
    endcase	// @[src/main/scala/stages/ID/REG.scala:25:19]
  end // always_comb
  wire        _GEN = io_rf_bus_we & (|(io_rf_bus_waddr[4:0]));	// @[src/main/scala/stages/ID/REG.scala:21:{21,39,46}]
  always @(posedge clock) begin	// @[src/main/scala/stages/ID/REG.scala:16:7]
    if (reset) begin	// @[src/main/scala/stages/ID/REG.scala:16:7]
      rf_0 <= 32'h0;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      rf_1 <= 32'h0;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      rf_2 <= 32'h0;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      rf_3 <= 32'h0;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      rf_4 <= 32'h0;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      rf_5 <= 32'h0;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      rf_6 <= 32'h0;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      rf_7 <= 32'h0;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      rf_8 <= 32'h0;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      rf_9 <= 32'h0;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      rf_10 <= 32'h0;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      rf_11 <= 32'h0;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      rf_12 <= 32'h0;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      rf_13 <= 32'h0;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      rf_14 <= 32'h0;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      rf_15 <= 32'h0;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      rf_16 <= 32'h0;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      rf_17 <= 32'h0;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      rf_18 <= 32'h0;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      rf_19 <= 32'h0;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      rf_20 <= 32'h0;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      rf_21 <= 32'h0;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      rf_22 <= 32'h0;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      rf_23 <= 32'h0;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      rf_24 <= 32'h0;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      rf_25 <= 32'h0;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      rf_26 <= 32'h0;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      rf_27 <= 32'h0;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      rf_28 <= 32'h0;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      rf_29 <= 32'h0;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      rf_30 <= 32'h0;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      rf_31 <= 32'h0;	// @[src/main/scala/stages/ID/REG.scala:19:19]
    end
    else begin	// @[src/main/scala/stages/ID/REG.scala:16:7]
      if (_GEN & ~(|(io_rf_bus_waddr[4:0])))	// @[src/main/scala/stages/ID/REG.scala:19:19, :21:{21,39,46,55}, :22:31]
        rf_0 <= io_rf_bus_wdata;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      if (_GEN & io_rf_bus_waddr[4:0] == 5'h1)	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19, :21:{21,39,55}, :22:31]
        rf_1 <= io_rf_bus_wdata;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      if (_GEN & io_rf_bus_waddr[4:0] == 5'h2)	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19, :21:{21,39,55}, :22:31]
        rf_2 <= io_rf_bus_wdata;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      if (_GEN & io_rf_bus_waddr[4:0] == 5'h3)	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19, :21:{21,39,55}, :22:31]
        rf_3 <= io_rf_bus_wdata;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      if (_GEN & io_rf_bus_waddr[4:0] == 5'h4)	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19, :21:{21,39,55}, :22:31]
        rf_4 <= io_rf_bus_wdata;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      if (_GEN & io_rf_bus_waddr[4:0] == 5'h5)	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19, :21:{21,39,55}, :22:31]
        rf_5 <= io_rf_bus_wdata;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      if (_GEN & io_rf_bus_waddr[4:0] == 5'h6)	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19, :21:{21,39,55}, :22:31]
        rf_6 <= io_rf_bus_wdata;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      if (_GEN & io_rf_bus_waddr[4:0] == 5'h7)	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19, :21:{21,39,55}, :22:31]
        rf_7 <= io_rf_bus_wdata;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      if (_GEN & io_rf_bus_waddr[4:0] == 5'h8)	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19, :21:{21,39,55}, :22:31]
        rf_8 <= io_rf_bus_wdata;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      if (_GEN & io_rf_bus_waddr[4:0] == 5'h9)	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19, :21:{21,39,55}, :22:31]
        rf_9 <= io_rf_bus_wdata;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      if (_GEN & io_rf_bus_waddr[4:0] == 5'hA)	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19, :21:{21,39,55}, :22:31]
        rf_10 <= io_rf_bus_wdata;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      if (_GEN & io_rf_bus_waddr[4:0] == 5'hB)	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19, :21:{21,39,55}, :22:31]
        rf_11 <= io_rf_bus_wdata;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      if (_GEN & io_rf_bus_waddr[4:0] == 5'hC)	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19, :21:{21,39,55}, :22:31]
        rf_12 <= io_rf_bus_wdata;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      if (_GEN & io_rf_bus_waddr[4:0] == 5'hD)	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19, :21:{21,39,55}, :22:31]
        rf_13 <= io_rf_bus_wdata;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      if (_GEN & io_rf_bus_waddr[4:0] == 5'hE)	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19, :21:{21,39,55}, :22:31]
        rf_14 <= io_rf_bus_wdata;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      if (_GEN & io_rf_bus_waddr[4:0] == 5'hF)	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19, :21:{21,39,55}, :22:31]
        rf_15 <= io_rf_bus_wdata;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      if (_GEN & io_rf_bus_waddr[4:0] == 5'h10)	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19, :21:{21,39,55}, :22:31]
        rf_16 <= io_rf_bus_wdata;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      if (_GEN & io_rf_bus_waddr[4:0] == 5'h11)	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19, :21:{21,39,55}, :22:31]
        rf_17 <= io_rf_bus_wdata;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      if (_GEN & io_rf_bus_waddr[4:0] == 5'h12)	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19, :21:{21,39,55}, :22:31]
        rf_18 <= io_rf_bus_wdata;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      if (_GEN & io_rf_bus_waddr[4:0] == 5'h13)	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19, :21:{21,39,55}, :22:31]
        rf_19 <= io_rf_bus_wdata;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      if (_GEN & io_rf_bus_waddr[4:0] == 5'h14)	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19, :21:{21,39,55}, :22:31]
        rf_20 <= io_rf_bus_wdata;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      if (_GEN & io_rf_bus_waddr[4:0] == 5'h15)	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19, :21:{21,39,55}, :22:31]
        rf_21 <= io_rf_bus_wdata;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      if (_GEN & io_rf_bus_waddr[4:0] == 5'h16)	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19, :21:{21,39,55}, :22:31]
        rf_22 <= io_rf_bus_wdata;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      if (_GEN & io_rf_bus_waddr[4:0] == 5'h17)	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19, :21:{21,39,55}, :22:31]
        rf_23 <= io_rf_bus_wdata;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      if (_GEN & io_rf_bus_waddr[4:0] == 5'h18)	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19, :21:{21,39,55}, :22:31]
        rf_24 <= io_rf_bus_wdata;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      if (_GEN & io_rf_bus_waddr[4:0] == 5'h19)	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19, :21:{21,39,55}, :22:31]
        rf_25 <= io_rf_bus_wdata;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      if (_GEN & io_rf_bus_waddr[4:0] == 5'h1A)	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19, :21:{21,39,55}, :22:31]
        rf_26 <= io_rf_bus_wdata;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      if (_GEN & io_rf_bus_waddr[4:0] == 5'h1B)	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19, :21:{21,39,55}, :22:31]
        rf_27 <= io_rf_bus_wdata;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      if (_GEN & io_rf_bus_waddr[4:0] == 5'h1C)	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19, :21:{21,39,55}, :22:31]
        rf_28 <= io_rf_bus_wdata;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      if (_GEN & io_rf_bus_waddr[4:0] == 5'h1D)	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19, :21:{21,39,55}, :22:31]
        rf_29 <= io_rf_bus_wdata;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      if (_GEN & io_rf_bus_waddr[4:0] == 5'h1E)	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19, :21:{21,39,55}, :22:31]
        rf_30 <= io_rf_bus_wdata;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      if (_GEN & (&(io_rf_bus_waddr[4:0])))	// @[src/main/scala/stages/ID/REG.scala:19:19, :21:{21,39,55}, :22:31]
        rf_31 <= io_rf_bus_wdata;	// @[src/main/scala/stages/ID/REG.scala:19:19]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/stages/ID/REG.scala:16:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/stages/ID/REG.scala:16:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/stages/ID/REG.scala:16:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:31];	// @[src/main/scala/stages/ID/REG.scala:16:7]
    initial begin	// @[src/main/scala/stages/ID/REG.scala:16:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/stages/ID/REG.scala:16:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/stages/ID/REG.scala:16:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/stages/ID/REG.scala:16:7]
        for (logic [5:0] i = 6'h0; i < 6'h20; i += 6'h1) begin
          _RANDOM[i[4:0]] = `RANDOM;	// @[src/main/scala/stages/ID/REG.scala:16:7]
        end	// @[src/main/scala/stages/ID/REG.scala:16:7]
        rf_0 = _RANDOM[5'h0];	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19]
        rf_1 = _RANDOM[5'h1];	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19]
        rf_2 = _RANDOM[5'h2];	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19]
        rf_3 = _RANDOM[5'h3];	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19]
        rf_4 = _RANDOM[5'h4];	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19]
        rf_5 = _RANDOM[5'h5];	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19]
        rf_6 = _RANDOM[5'h6];	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19]
        rf_7 = _RANDOM[5'h7];	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19]
        rf_8 = _RANDOM[5'h8];	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19]
        rf_9 = _RANDOM[5'h9];	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19]
        rf_10 = _RANDOM[5'hA];	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19]
        rf_11 = _RANDOM[5'hB];	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19]
        rf_12 = _RANDOM[5'hC];	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19]
        rf_13 = _RANDOM[5'hD];	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19]
        rf_14 = _RANDOM[5'hE];	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19]
        rf_15 = _RANDOM[5'hF];	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19]
        rf_16 = _RANDOM[5'h10];	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19]
        rf_17 = _RANDOM[5'h11];	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19]
        rf_18 = _RANDOM[5'h12];	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19]
        rf_19 = _RANDOM[5'h13];	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19]
        rf_20 = _RANDOM[5'h14];	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19]
        rf_21 = _RANDOM[5'h15];	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19]
        rf_22 = _RANDOM[5'h16];	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19]
        rf_23 = _RANDOM[5'h17];	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19]
        rf_24 = _RANDOM[5'h18];	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19]
        rf_25 = _RANDOM[5'h19];	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19]
        rf_26 = _RANDOM[5'h1A];	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19]
        rf_27 = _RANDOM[5'h1B];	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19]
        rf_28 = _RANDOM[5'h1C];	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19]
        rf_29 = _RANDOM[5'h1D];	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19]
        rf_30 = _RANDOM[5'h1E];	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19]
        rf_31 = _RANDOM[5'h1F];	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/stages/ID/REG.scala:16:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/stages/ID/REG.scala:16:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_rdata1 = io_raddr1 == 5'h0 ? 32'h0 : casez_tmp;	// @[src/main/scala/stages/ID/REG.scala:16:7, :25:{19,30}]
  assign io_rdata2 = io_raddr2 == 5'h0 ? 32'h0 : casez_tmp_0;	// @[src/main/scala/stages/ID/REG.scala:16:7, :26:{19,30}]
endmodule

module ID(	// @[src/main/scala/stages/ID/ID.scala:40:7]
  input         clock,	// @[src/main/scala/stages/ID/ID.scala:40:7]
                reset,	// @[src/main/scala/stages/ID/ID.scala:40:7]
  output        io_from_ready,	// @[src/main/scala/stages/ID/ID.scala:41:14]
  input         io_from_valid,	// @[src/main/scala/stages/ID/ID.scala:41:14]
  input  [31:0] io_from_bits_pc,	// @[src/main/scala/stages/ID/ID.scala:41:14]
                io_from_bits_inst,	// @[src/main/scala/stages/ID/ID.scala:41:14]
  input         io_from_bits_this_exc,	// @[src/main/scala/stages/ID/ID.scala:41:14]
  input  [6:0]  io_from_bits_exc_type,	// @[src/main/scala/stages/ID/ID.scala:41:14]
  input  [31:0] io_from_bits_wrong_addr,	// @[src/main/scala/stages/ID/ID.scala:41:14]
  input         io_to_ready,	// @[src/main/scala/stages/ID/ID.scala:41:14]
  output        io_to_valid,	// @[src/main/scala/stages/ID/ID.scala:41:14]
  output [31:0] io_to_bits_pc,	// @[src/main/scala/stages/ID/ID.scala:41:14]
  output [3:0]  io_to_bits_func_type,	// @[src/main/scala/stages/ID/ID.scala:41:14]
  output [9:0]  io_to_bits_op_type,	// @[src/main/scala/stages/ID/ID.scala:41:14]
  output        io_to_bits_is_wf,	// @[src/main/scala/stages/ID/ID.scala:41:14]
  output [4:0]  io_to_bits_dest,	// @[src/main/scala/stages/ID/ID.scala:41:14]
  output [31:0] io_to_bits_rkd_value,	// @[src/main/scala/stages/ID/ID.scala:41:14]
                io_to_bits_src1,	// @[src/main/scala/stages/ID/ID.scala:41:14]
                io_to_bits_src2,	// @[src/main/scala/stages/ID/ID.scala:41:14]
  output        io_to_bits_this_exc,	// @[src/main/scala/stages/ID/ID.scala:41:14]
  output [6:0]  io_to_bits_exc_type,	// @[src/main/scala/stages/ID/ID.scala:41:14]
  output        io_to_bits_csr_we,	// @[src/main/scala/stages/ID/ID.scala:41:14]
  output [31:0] io_to_bits_csr_mask,	// @[src/main/scala/stages/ID/ID.scala:41:14]
  output [13:0] io_to_bits_csr_addr,	// @[src/main/scala/stages/ID/ID.scala:41:14]
  output [31:0] io_to_bits_csr_val,	// @[src/main/scala/stages/ID/ID.scala:41:14]
  output [14:0] io_to_bits_ecode,	// @[src/main/scala/stages/ID/ID.scala:41:14]
  output [31:0] io_to_bits_wrong_addr,	// @[src/main/scala/stages/ID/ID.scala:41:14]
  output [4:0]  io_ds_reg_info_addr_0,	// @[src/main/scala/stages/ID/ID.scala:41:14]
                io_ds_reg_info_addr_1,	// @[src/main/scala/stages/ID/ID.scala:41:14]
  output [13:0] io_ds_reg_info_csr_addr,	// @[src/main/scala/stages/ID/ID.scala:41:14]
  output [31:0] io_ds_reg_info_ini_data_0,	// @[src/main/scala/stages/ID/ID.scala:41:14]
                io_ds_reg_info_ini_data_1,	// @[src/main/scala/stages/ID/ID.scala:41:14]
                io_ds_reg_info_csr_ini_data,	// @[src/main/scala/stages/ID/ID.scala:41:14]
  output        io_this_exc,	// @[src/main/scala/stages/ID/ID.scala:41:14]
  input         io_has_exc,	// @[src/main/scala/stages/ID/ID.scala:41:14]
  input  [31:0] io_ds_reg_data_data_0,	// @[src/main/scala/stages/ID/ID.scala:41:14]
                io_ds_reg_data_data_1,	// @[src/main/scala/stages/ID/ID.scala:41:14]
                io_ds_reg_data_csr_val,	// @[src/main/scala/stages/ID/ID.scala:41:14]
  output        io_csr_re,	// @[src/main/scala/stages/ID/ID.scala:41:14]
  output [13:0] io_csr_raddr,	// @[src/main/scala/stages/ID/ID.scala:41:14]
  input  [31:0] io_csr_rdata,	// @[src/main/scala/stages/ID/ID.scala:41:14]
  input  [63:0] io_counter,	// @[src/main/scala/stages/ID/ID.scala:41:14]
  input         io_rf_bus_we,	// @[src/main/scala/stages/ID/ID.scala:41:14]
  input  [13:0] io_rf_bus_waddr,	// @[src/main/scala/stages/ID/ID.scala:41:14]
  input  [31:0] io_rf_bus_wdata,	// @[src/main/scala/stages/ID/ID.scala:41:14]
  output        io_br_bus_br_taken,	// @[src/main/scala/stages/ID/ID.scala:41:14]
  output [31:0] io_br_bus_br_target	// @[src/main/scala/stages/ID/ID.scala:41:14]
);

  reg  [31:0] info_pc;	// @[src/main/scala/config/Configs.scala:43:24]
  reg  [31:0] info_inst;	// @[src/main/scala/config/Configs.scala:43:24]
  reg         info_this_exc;	// @[src/main/scala/config/Configs.scala:43:24]
  reg  [6:0]  info_exc_type;	// @[src/main/scala/config/Configs.scala:43:24]
  reg  [31:0] info_wrong_addr;	// @[src/main/scala/config/Configs.scala:43:24]
  reg         info_valid;	// @[src/main/scala/config/Configs.scala:44:24]
  wire        io_from_ready_0 = ~info_valid | io_to_ready;	// @[src/main/scala/config/Configs.scala:44:24, :47:{16,23}]
  wire        _GEN = info_inst[31:15] == 17'h20;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:43:24]
  wire        _GEN_0 = info_inst[31:15] == 17'h22;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:43:24]
  wire        _GEN_1 = info_inst[31:15] == 17'h24;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:43:24]
  wire        _GEN_2 = info_inst[31:15] == 17'h25;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:43:24]
  wire        _GEN_3 = info_inst[31:15] == 17'h28;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:43:24]
  wire        _GEN_4 = info_inst[31:15] == 17'h29;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:43:24]
  wire        _GEN_5 = info_inst[31:22] == 10'hD;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:43:24]
  wire        _GEN_6 = info_inst[31:15] == 17'h2A;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:43:24]
  wire        _GEN_7 = info_inst[31:22] == 10'hE;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:43:24]
  wire        _GEN_8 = info_inst[31:15] == 17'h2B;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:43:24]
  wire        _GEN_9 = info_inst[31:22] == 10'hF;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:43:24]
  wire        _GEN_10 = info_inst[31:15] == 17'h2E;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:43:24]
  wire        _GEN_11 = info_inst[31:15] == 17'h81;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:43:24]
  wire        _GEN_12 = info_inst[31:15] == 17'h2F;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:43:24]
  wire        _GEN_13 = info_inst[31:15] == 17'h89;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:43:24]
  wire        _GEN_14 = info_inst[31:15] == 17'h30;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:43:24]
  wire        _GEN_15 = info_inst[31:15] == 17'h91;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:43:24]
  wire        _GEN_16 = info_inst[31:22] == 10'hA;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:43:24]
  wire        _GEN_17 = info_inst[31:22] == 10'hA2;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:43:24]
  wire        _GEN_18 = info_inst[31:22] == 10'hA1;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:43:24]
  wire        _GEN_19 = info_inst[31:22] == 10'hA0;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:43:24]
  wire        _GEN_20 = info_inst[31:22] == 10'hA8;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:43:24]
  wire        _GEN_21 = info_inst[31:22] == 10'hA9;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:43:24]
  wire        _GEN_22 = info_inst[31:22] == 10'hA6;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:43:24]
  wire        _GEN_23 = info_inst[31:22] == 10'hA5;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:43:24]
  wire        _GEN_24 = info_inst[31:22] == 10'hA4;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:43:24]
  wire        _GEN_25 = info_inst[31:26] == 6'h13;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:43:24]
  wire        _GEN_26 = info_inst[31:26] == 6'h14;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:43:24]
  wire        _GEN_27 = info_inst[31:26] == 6'h15;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:43:24]
  wire        _GEN_28 = info_inst[31:26] == 6'h16;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:43:24]
  wire        _GEN_29 = info_inst[31:26] == 6'h17;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:43:24]
  wire        _GEN_30 = info_inst[31:26] == 6'h18;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:43:24]
  wire        _GEN_31 = info_inst[31:26] == 6'h1A;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:43:24]
  wire        _GEN_32 = info_inst[31:26] == 6'h19;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:43:24]
  wire        _GEN_33 = info_inst[31:26] == 6'h1B;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:43:24]
  wire        _GEN_34 = info_inst[31:25] == 7'hA;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:43:24]
  wire        _GEN_35 = info_inst[31:25] == 7'hE;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:43:24]
  wire        _GEN_36 = info_inst[31:22] == 10'h8;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:43:24]
  wire        _GEN_37 = info_inst[31:22] == 10'h9;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:43:24]
  wire        _GEN_38 = info_inst[31:15] == 17'h40;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:43:24]
  wire        _GEN_39 = info_inst[31:15] == 17'h42;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:43:24]
  wire        _GEN_40 = info_inst[31:15] == 17'h38;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:43:24]
  wire        _GEN_41 = info_inst[31:15] == 17'h39;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:43:24]
  wire        _GEN_42 = info_inst[31:15] == 17'h3A;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:43:24]
  wire        _GEN_43 = info_inst[31:15] == 17'h41;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:43:24]
  wire        _GEN_44 = info_inst[31:15] == 17'h43;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:43:24]
  wire        _GEN_45 = info_inst[31:15] == 17'h56;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:43:24]
  wire        _GEN_46 = info_inst[31:15] == 17'h54;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:43:24]
  wire [12:0] _GEN_47 = {info_inst[31:24], info_inst[9:5]};	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:43:24]
  wire        _GEN_48 = _GEN_47 == 13'h80;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_49 = _GEN_47 == 13'h81;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_50 = info_inst[31:24] == 8'h4;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:43:24]
  wire        _GEN_51 = info_inst == 32'h6483800;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:43:24]
  wire [26:0] _GEN_52 = {info_inst[31:10], info_inst[4:0]};	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:43:24]
  wire        _GEN_53 = _GEN_52 == 27'h300;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_54 = info_inst[31:5] == 27'h320;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:43:24]
  wire        _GEN_55 = info_inst[31:5] == 27'h300;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:43:24]
  wire        _GEN_56 = _GEN_54 | _GEN_55;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _GEN_57 = _GEN_48 | _GEN_49 | _GEN_50;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _GEN_58 = _GEN_45 | _GEN_46;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _GEN_59 = _GEN_43 | _GEN_44;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _GEN_60 = _GEN_38 | _GEN_39 | _GEN_40 | _GEN_41 | _GEN_42 | _GEN_59;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _GEN_61 = _GEN_36 | _GEN_37;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _GEN_62 = _GEN_28 | _GEN_29 | _GEN_30 | _GEN_31 | _GEN_32 | _GEN_33;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _GEN_63 = _GEN_22 | _GEN_23 | _GEN_24;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _GEN_64 = _GEN_17 | _GEN_18 | _GEN_19 | _GEN_20 | _GEN_21 | _GEN_63;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _GEN_65 = _GEN_16 | _GEN_64;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _GEN_66 = _GEN | _GEN_0 | _GEN_1 | _GEN_2 | _GEN_3 | _GEN_4;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _GEN_67 = _GEN_34 | _GEN_35 | _GEN_61;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire [3:0]  func_type =
    _GEN | _GEN_0 | _GEN_1 | _GEN_2 | _GEN_3 | _GEN_4 | _GEN_5 | _GEN_6 | _GEN_7 | _GEN_8
    | _GEN_9 | _GEN_10 | _GEN_11 | _GEN_12 | _GEN_13 | _GEN_14 | _GEN_15 | _GEN_16
      ? 4'h1
      : _GEN_64
          ? 4'h2
          : _GEN_25 | _GEN_26 | _GEN_27 | _GEN_62
              ? 4'h0
              : _GEN_67
                  ? 4'h1
                  : _GEN_38 | _GEN_39
                      ? 4'h3
                      : _GEN_40 | _GEN_41 | _GEN_42
                          ? 4'h4
                          : _GEN_59
                              ? 4'h3
                              : _GEN_58 | ~(_GEN_57 | ~_GEN_51) ? 4'h8 : 4'h7;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39, src/main/scala/stages/ID/ID.scala:40:7]
  wire [5:0]  op_type =
    _GEN
      ? 6'h20
      : _GEN_0
          ? 6'h22
          : _GEN_1
              ? 6'h23
              : _GEN_2
                  ? 6'h24
                  : _GEN_3
                      ? 6'h26
                      : _GEN_4 | _GEN_5
                          ? 6'h25
                          : _GEN_6 | _GEN_7
                              ? 6'h27
                              : _GEN_8 | _GEN_9
                                  ? 6'h28
                                  : _GEN_10 | _GEN_11
                                      ? 6'h29
                                      : _GEN_12 | _GEN_13
                                          ? 6'h2A
                                          : _GEN_14 | _GEN_15
                                              ? 6'h2B
                                              : _GEN_16
                                                  ? 6'h20
                                                  : _GEN_17
                                                      ? 6'hC
                                                      : _GEN_18
                                                          ? 6'hB
                                                          : _GEN_19
                                                              ? 6'h9
                                                              : _GEN_20
                                                                  ? 6'h8
                                                                  : _GEN_21
                                                                      ? 6'hA
                                                                      : _GEN_22
                                                                          ? 6'h0
                                                                          : _GEN_23
                                                                              ? 6'h1
                                                                              : _GEN_24
                                                                                  ? 6'h2
                                                                                  : _GEN_25
                                                                                      ? 6'h20
                                                                                      : _GEN_26
                                                                                          ? 6'h0
                                                                                          : _GEN_27
                                                                                              ? 6'h20
                                                                                              : _GEN_28
                                                                                                  ? 6'h1
                                                                                                  : _GEN_29
                                                                                                      ? 6'h2
                                                                                                      : _GEN_30
                                                                                                          ? 6'h3
                                                                                                          : _GEN_31
                                                                                                              ? 6'h5
                                                                                                              : _GEN_32
                                                                                                                  ? 6'h4
                                                                                                                  : _GEN_33
                                                                                                                      ? 6'h6
                                                                                                                      : _GEN_34
                                                                                                                          ? 6'h2C
                                                                                                                          : _GEN_35
                                                                                                                              ? 6'h20
                                                                                                                              : _GEN_36
                                                                                                                                  ? 6'h23
                                                                                                                                  : _GEN_37
                                                                                                                                      ? 6'h24
                                                                                                                                      : _GEN_38
                                                                                                                                          ? 6'h3
                                                                                                                                          : _GEN_39
                                                                                                                                              ? 6'h2
                                                                                                                                              : _GEN_40
                                                                                                                                                  ? 6'h0
                                                                                                                                                  : _GEN_41
                                                                                                                                                      ? 6'h2
                                                                                                                                                      : _GEN_42
                                                                                                                                                          ? 6'h3
                                                                                                                                                          : _GEN_43
                                                                                                                                                              ? 6'h1
                                                                                                                                                              : _GEN_44
                                                                                                                                                                | _GEN_45
                                                                                                                                                                  ? 6'h0
                                                                                                                                                                  : _GEN_46
                                                                                                                                                                      ? 6'h2
                                                                                                                                                                      : _GEN_48
                                                                                                                                                                          ? 6'h0
                                                                                                                                                                          : _GEN_49
                                                                                                                                                                              ? 6'h1
                                                                                                                                                                              : _GEN_50
                                                                                                                                                                                  ? 6'h2
                                                                                                                                                                                  : _GEN_51
                                                                                                                                                                                      ? 6'h1
                                                                                                                                                                                      : _GEN_53
                                                                                                                                                                                          ? 6'h3
                                                                                                                                                                                          : _GEN_54
                                                                                                                                                                                              ? 6'h4
                                                                                                                                                                                              : _GEN_55
                                                                                                                                                                                                  ? 6'h5
                                                                                                                                                                                                  : 6'h3F;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39, src/main/scala/config/Configs.scala:93:28, src/main/scala/stages/ID/ID.scala:58:46, :60:46]
  wire        _GEN_68 = _GEN_36 | _GEN_37 | _GEN_60;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _GEN_69 =
    _GEN_15 | _GEN_16 | _GEN_17 | _GEN_18 | _GEN_19 | _GEN_20 | _GEN_21;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire [2:0]  _GEN_70 = _GEN_51 ? 3'h0 : _GEN_53 ? 3'h1 : {~_GEN_56, 2'h3};	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire [2:0]  src_type2 =
    _GEN_66
      ? 3'h2
      : _GEN_5
          ? 3'h6
          : _GEN_6
              ? 3'h2
              : _GEN_7
                  ? 3'h6
                  : _GEN_8
                      ? 3'h2
                      : _GEN_9
                          ? 3'h6
                          : _GEN_10
                              ? 3'h2
                              : _GEN_11
                                  ? 3'h5
                                  : _GEN_12
                                      ? 3'h2
                                      : _GEN_13
                                          ? 3'h5
                                          : _GEN_14
                                              ? 3'h2
                                              : _GEN_69
                                                  ? 3'h5
                                                  : _GEN_63
                                                      ? 3'h7
                                                      : _GEN_25
                                                          ? 3'h0
                                                          : _GEN_26
                                                              ? 3'h2
                                                              : _GEN_27
                                                                  ? 3'h0
                                                                  : _GEN_62
                                                                      ? 3'h3
                                                                      : _GEN_67
                                                                          ? 3'h5
                                                                          : _GEN_60
                                                                              ? 3'h2
                                                                              : _GEN_58
                                                                                  ? 3'h0
                                                                                  : _GEN_57
                                                                                      ? 3'h3
                                                                                      : _GEN_70;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39, src/main/scala/config/Configs.scala:93:28]
  wire        _exception_T_9 = func_type == 4'h8;	// @[src/main/scala/chisel3/util/Lookup.scala:34:39, src/main/scala/stages/ID/ID.scala:40:7, :58:18]
  wire        _to_info_csr_we_T_2 = op_type == 6'h2;	// @[src/main/scala/chisel3/util/Lookup.scala:34:39, src/main/scala/stages/ID/ID.scala:58:46]
  wire        _to_info_csr_we_T_1 = op_type == 6'h1;	// @[src/main/scala/chisel3/util/Lookup.scala:34:39, src/main/scala/stages/ID/ID.scala:60:46]
  wire [6:0]  exception =
    (&op_type) & (|info_pc)
      ? 7'hD
      : _exception_T_9 & _to_info_csr_we_T_2
          ? 7'hC
          : _exception_T_9 & op_type == 6'h0
              ? 7'hB
              : _exception_T_9 & _to_info_csr_we_T_1 ? 7'h26 : 7'h25;	// @[src/main/scala/chisel3/util/Lookup.scala:34:39, src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/ID/ID.scala:57:{16,32,43}, :58:{18,35,46}, :59:{35,46}, :60:{35,46}]
  wire        io_this_exc_0 =
    info_this_exc ? info_this_exc : {exception[5], exception[3:0]} != 5'h15;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/ID/ID.scala:65:{21,62}]
  wire        _to_info_src2_T_4 = src_type2 == 3'h6;	// @[src/main/scala/chisel3/util/Lookup.scala:34:39, src/main/scala/config/Configs.scala:70:13]
  reg  [31:0] casez_tmp;	// @[src/main/scala/config/Configs.scala:93:28]
  wire [3:0]  inst_type =
    _GEN_66
      ? 4'h3
      : _GEN_5
          ? 4'h1
          : _GEN_6
              ? 4'h3
              : _GEN_7
                  ? 4'h1
                  : _GEN_8
                      ? 4'h3
                      : _GEN_9
                          ? 4'h1
                          : _GEN_10
                              ? 4'h3
                              : _GEN_11
                                  ? 4'h9
                                  : _GEN_12
                                      ? 4'h3
                                      : _GEN_13
                                          ? 4'h9
                                          : _GEN_14
                                              ? 4'h3
                                              : _GEN_15
                                                  ? 4'h9
                                                  : _GEN_65
                                                      ? 4'h1
                                                      : _GEN_25
                                                          ? 4'h6
                                                          : _GEN_26 | _GEN_27
                                                              ? 4'h8
                                                              : _GEN_62
                                                                  ? 4'h6
                                                                  : _GEN_34 | _GEN_35
                                                                      ? 4'h7
                                                                      : _GEN_61
                                                                          ? 4'h1
                                                                          : _GEN_60
                                                                              ? 4'h3
                                                                              : _GEN_58
                                                                                  ? 4'hC
                                                                                  : _GEN_57
                                                                                      ? 4'hE
                                                                                      : {2'h0,
                                                                                         _GEN_51
                                                                                           ? 2'h3
                                                                                           : {_GEN_53
                                                                                                | _GEN_56,
                                                                                              1'h0}};	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39, src/main/scala/stages/ID/ID.scala:40:7]
  wire [31:0] _GEN_71 = {24'h0, inst_type == 4'h0 ? info_inst[17:10] : 8'h0};	// @[src/main/scala/chisel3/util/Lookup.scala:34:39, src/main/scala/config/Configs.scala:43:24, :93:28, src/main/scala/stages/ID/ID.scala:40:7, :71:25]
  wire [31:0] _GEN_72 = {18'h0, info_inst[23:10]};	// @[src/main/scala/config/Configs.scala:43:24, :93:28, src/main/scala/stages/ID/ID.scala:73:25]
  always_comb begin	// @[src/main/scala/config/Configs.scala:93:28]
    casez (inst_type)	// @[src/main/scala/chisel3/util/Lookup.scala:34:39, src/main/scala/config/Configs.scala:93:28]
      4'b0000:
        casez_tmp = _GEN_71;	// @[src/main/scala/config/Configs.scala:93:28]
      4'b0001:
        casez_tmp = {_to_info_src2_T_4 ? 20'h0 : {20{info_inst[21]}}, info_inst[21:10]};	// @[src/main/scala/config/Configs.scala:43:24, :60:20, :61:{44,49}, :66:44, :70:{8,13}, :93:28, src/main/scala/stages/ID/ID.scala:72:32]
      4'b0010:
        casez_tmp = _GEN_71;	// @[src/main/scala/config/Configs.scala:93:28]
      4'b0011:
        casez_tmp = _GEN_71;	// @[src/main/scala/config/Configs.scala:93:28]
      4'b0100:
        casez_tmp = _GEN_71;	// @[src/main/scala/config/Configs.scala:93:28]
      4'b0101:
        casez_tmp = _GEN_72;	// @[src/main/scala/config/Configs.scala:93:28]
      4'b0110:
        casez_tmp =
          {_to_info_src2_T_4 ? 14'h0 : {14{info_inst[25]}}, info_inst[25:10], 2'h0};	// @[src/main/scala/config/Configs.scala:43:24, :60:20, :61:{44,49}, :66:44, :70:{8,13}, :93:28, src/main/scala/stages/ID/ID.scala:74:36]
      4'b0111:
        casez_tmp = {info_inst[24:5], 12'h0};	// @[src/main/scala/config/Configs.scala:43:24, :93:28, src/main/scala/stages/ID/ID.scala:75:{31,36}]
      4'b1000:
        casez_tmp = {{4{info_inst[9]}}, info_inst[9:0], info_inst[25:10], 2'h0};	// @[src/main/scala/config/Configs.scala:43:24, :60:20, :61:{44,49}, :93:28, src/main/scala/stages/ID/ID.scala:74:36, :76:42]
      4'b1001:
        casez_tmp = {27'h0, info_inst[14:10]};	// @[src/main/scala/config/Configs.scala:43:24, :93:28, src/main/scala/stages/ID/ID.scala:77:25]
      4'b1010:
        casez_tmp = {26'h0, info_inst[15:10]};	// @[src/main/scala/config/Configs.scala:43:24, :93:28, src/main/scala/stages/ID/ID.scala:78:25]
      4'b1011:
        casez_tmp = {10'h0, info_inst[31:10]};	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:43:24, :93:28, src/main/scala/stages/ID/ID.scala:79:25]
      4'b1100:
        casez_tmp = {17'h0, info_inst[14:0]};	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:43:24, :93:28, src/main/scala/stages/ID/ID.scala:80:25]
      4'b1101:
        casez_tmp = _GEN_71;	// @[src/main/scala/config/Configs.scala:93:28]
      4'b1110:
        casez_tmp = _GEN_72;	// @[src/main/scala/config/Configs.scala:93:28]
      default:
        casez_tmp = _GEN_71;	// @[src/main/scala/config/Configs.scala:93:28]
    endcase	// @[src/main/scala/chisel3/util/Lookup.scala:34:39, src/main/scala/config/Configs.scala:93:28]
  end // always_comb
  wire        _to_info_src2_T_10 = src_type2 == 3'h3;	// @[src/main/scala/chisel3/util/Lookup.scala:34:39, src/main/scala/config/Configs.scala:93:28]
  wire [4:0]  reg_io_raddr2 =
    (&src_type2) | _to_info_src2_T_10 ? info_inst[4:0] : info_inst[14:10];	// @[src/main/scala/chisel3/util/Lookup.scala:34:39, src/main/scala/config/Configs.scala:43:24, :93:28, src/main/scala/stages/ID/ID.scala:77:25, :87:16]
  wire        io_csr_re_0 = func_type == 4'h7;	// @[src/main/scala/chisel3/util/Lookup.scala:34:39, src/main/scala/stages/ID/ID.scala:40:7, :105:29]
  wire        _to_info_csr_val_T_1 = op_type == 6'h4;	// @[src/main/scala/chisel3/util/Lookup.scala:34:39, src/main/scala/config/Configs.scala:93:28]
  wire        _to_info_csr_val_T_5 = op_type == 6'h5;	// @[src/main/scala/chisel3/util/Lookup.scala:34:39, src/main/scala/config/Configs.scala:93:28]
  wire        _info_T = io_from_valid & io_from_ready_0;	// @[src/main/scala/config/Configs.scala:47:23, :52:18]
  always @(posedge clock) begin	// @[src/main/scala/stages/ID/ID.scala:40:7]
    if (reset) begin	// @[src/main/scala/stages/ID/ID.scala:40:7]
      info_pc <= 32'h0;	// @[src/main/scala/config/Configs.scala:43:24]
      info_inst <= 32'h0;	// @[src/main/scala/config/Configs.scala:43:24]
      info_this_exc <= 1'h0;	// @[src/main/scala/config/Configs.scala:43:24]
      info_exc_type <= 7'h0;	// @[src/main/scala/config/Configs.scala:43:24]
      info_wrong_addr <= 32'h0;	// @[src/main/scala/config/Configs.scala:43:24]
      info_valid <= 1'h0;	// @[src/main/scala/config/Configs.scala:44:24]
    end
    else begin	// @[src/main/scala/stages/ID/ID.scala:40:7]
      if (io_has_exc) begin	// @[src/main/scala/stages/ID/ID.scala:41:14]
        info_pc <= 32'h0;	// @[src/main/scala/config/Configs.scala:43:24]
        info_inst <= 32'h0;	// @[src/main/scala/config/Configs.scala:43:24]
        info_exc_type <= 7'h0;	// @[src/main/scala/config/Configs.scala:43:24]
        info_wrong_addr <= 32'h0;	// @[src/main/scala/config/Configs.scala:43:24]
      end
      else if (_info_T) begin	// @[src/main/scala/config/Configs.scala:52:18]
        info_pc <= io_from_bits_pc;	// @[src/main/scala/config/Configs.scala:43:24]
        info_inst <= io_from_bits_inst;	// @[src/main/scala/config/Configs.scala:43:24]
        info_exc_type <= io_from_bits_exc_type;	// @[src/main/scala/config/Configs.scala:43:24]
        info_wrong_addr <= io_from_bits_wrong_addr;	// @[src/main/scala/config/Configs.scala:43:24]
      end
      info_this_exc <= ~io_has_exc & (_info_T ? io_from_bits_this_exc : info_this_exc);	// @[src/main/scala/config/Configs.scala:43:24, :52:{18,30}, :53:12, src/main/scala/stages/ID/ID.scala:45:35, :46:10]
      if (io_from_ready_0)	// @[src/main/scala/config/Configs.scala:47:23]
        info_valid <= io_from_valid;	// @[src/main/scala/config/Configs.scala:44:24]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/stages/ID/ID.scala:40:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/stages/ID/ID.scala:40:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/stages/ID/ID.scala:40:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:11];	// @[src/main/scala/stages/ID/ID.scala:40:7]
    initial begin	// @[src/main/scala/stages/ID/ID.scala:40:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/stages/ID/ID.scala:40:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/stages/ID/ID.scala:40:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/stages/ID/ID.scala:40:7]
        for (logic [3:0] i = 4'h0; i < 4'hC; i += 4'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/stages/ID/ID.scala:40:7]
        end	// @[src/main/scala/stages/ID/ID.scala:40:7]
        info_pc = _RANDOM[4'h0];	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/ID/ID.scala:40:7]
        info_inst = _RANDOM[4'h1];	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/ID/ID.scala:40:7]
        info_this_exc = _RANDOM[4'h7][22];	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/ID/ID.scala:40:7]
        info_exc_type = _RANDOM[4'h7][29:23];	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/ID/ID.scala:40:7]
        info_wrong_addr = {_RANDOM[4'hA][31:28], _RANDOM[4'hB][27:0]};	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/ID/ID.scala:40:7]
        info_valid = _RANDOM[4'hB][28];	// @[src/main/scala/config/Configs.scala:43:24, :44:24, src/main/scala/stages/ID/ID.scala:40:7]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/stages/ID/ID.scala:40:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/stages/ID/ID.scala:40:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  REG reg_0 (	// @[src/main/scala/stages/ID/ID.scala:90:19]
    .clock           (clock),
    .reset           (reset),
    .io_raddr1       (info_inst[9:5]),	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/ID/ID.scala:85:16]
    .io_raddr2       (reg_io_raddr2),	// @[src/main/scala/config/Configs.scala:93:28]
    .io_rdata1       (io_ds_reg_info_ini_data_0),
    .io_rdata2       (io_ds_reg_info_ini_data_1),
    .io_rf_bus_we    (io_rf_bus_we),
    .io_rf_bus_waddr (io_rf_bus_waddr),
    .io_rf_bus_wdata (io_rf_bus_wdata)
  );	// @[src/main/scala/stages/ID/ID.scala:90:19]
  assign io_from_ready = io_from_ready_0;	// @[src/main/scala/config/Configs.scala:47:23, src/main/scala/stages/ID/ID.scala:40:7]
  assign io_to_valid = info_valid;	// @[src/main/scala/config/Configs.scala:44:24, src/main/scala/stages/ID/ID.scala:40:7]
  assign io_to_bits_pc = info_pc;	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/ID/ID.scala:40:7]
  assign io_to_bits_func_type = func_type;	// @[src/main/scala/chisel3/util/Lookup.scala:34:39, src/main/scala/stages/ID/ID.scala:40:7]
  assign io_to_bits_op_type = {4'h0, op_type};	// @[src/main/scala/chisel3/util/Lookup.scala:34:39, src/main/scala/stages/ID/ID.scala:40:7, :135:21]
  assign io_to_bits_is_wf =
    _GEN | _GEN_0 | _GEN_1 | _GEN_2 | _GEN_3 | _GEN_4 | _GEN_5 | _GEN_6 | _GEN_7 | _GEN_8
    | _GEN_9 | _GEN_10 | _GEN_11 | _GEN_12 | _GEN_13 | _GEN_14 | _GEN_69 | ~_GEN_63
    & (_GEN_25 | ~_GEN_26
       & (_GEN_27 | ~_GEN_62
          & (_GEN_34 | _GEN_35 | _GEN_68 | ~_GEN_58
             & (_GEN_57 | ~_GEN_51 & (_GEN_53 | _GEN_54 | _GEN_55)))));	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39, src/main/scala/stages/ID/ID.scala:40:7]
  assign io_to_bits_dest =
    info_inst[31:26] == 6'h15
      ? 5'h1
      : _GEN_52 == 27'h300 ? info_inst[9:5] : info_inst[4:0];	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/ID/ID.scala:40:7, :85:16, :87:16, :162:13, :163:13]
  assign io_to_bits_rkd_value = io_ds_reg_data_data_1;	// @[src/main/scala/stages/ID/ID.scala:40:7]
  assign io_to_bits_src1 =
    (_GEN | _GEN_0 | _GEN_1 | _GEN_2 | _GEN_3 | _GEN_4 | _GEN_5 | _GEN_6 | _GEN_7 | _GEN_8
     | _GEN_9 | _GEN_10 | _GEN_11 | _GEN_12 | _GEN_13 | _GEN_14 | _GEN_15 | _GEN_65
       ? 3'h1
       : _GEN_25
           ? 3'h4
           : _GEN_26
               ? 3'h1
               : _GEN_27
                   ? 3'h4
                   : _GEN_28 | _GEN_29 | _GEN_30 | _GEN_31 | _GEN_32 | _GEN_33 | _GEN_34
                       ? 3'h1
                       : _GEN_35
                           ? 3'h4
                           : _GEN_68
                               ? 3'h1
                               : _GEN_58 ? 3'h0 : _GEN_57 ? 3'h1 : _GEN_70) == 3'h4
      ? info_pc
      : io_ds_reg_data_data_0;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39, src/main/scala/config/Configs.scala:43:24, :93:28, src/main/scala/stages/ID/ID.scala:40:7]
  assign io_to_bits_src2 =
    _to_info_src2_T_10 | src_type2 == 3'h2
      ? io_ds_reg_data_data_1
      : (&src_type2) | _to_info_src2_T_4 | src_type2 == 3'h5
          ? casez_tmp
          : src_type2 == 3'h0 ? 32'h4 : io_ds_reg_data_data_1;	// @[src/main/scala/chisel3/util/Lookup.scala:34:39, src/main/scala/config/Configs.scala:70:13, :93:28, src/main/scala/stages/ID/ID.scala:40:7]
  assign io_to_bits_this_exc = io_this_exc_0;	// @[src/main/scala/stages/ID/ID.scala:40:7, :65:21]
  assign io_to_bits_exc_type = info_this_exc ? info_exc_type : exception;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/ID/ID.scala:40:7, :177:27]
  assign io_to_bits_csr_we = io_csr_re_0 & (_to_info_csr_we_T_1 | _to_info_csr_we_T_2);	// @[src/main/scala/stages/ID/ID.scala:40:7, :58:46, :60:46, :105:29, :174:{51,80}]
  assign io_to_bits_csr_mask = io_ds_reg_data_data_0;	// @[src/main/scala/stages/ID/ID.scala:40:7]
  assign io_to_bits_csr_addr = casez_tmp[13:0];	// @[src/main/scala/config/Configs.scala:93:28, src/main/scala/stages/ID/ID.scala:40:7, :104:63]
  assign io_to_bits_csr_val =
    io_csr_re_0 & _to_info_csr_val_T_1
      ? io_counter[63:32]
      : io_csr_re_0 & _to_info_csr_val_T_5 ? io_counter[31:0] : io_ds_reg_data_csr_val;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/config/Configs.scala:93:28, src/main/scala/stages/ID/ID.scala:40:7, :105:29, :169:{35,79}, :170:{35,79}]
  assign io_to_bits_ecode = casez_tmp[14:0];	// @[src/main/scala/config/Configs.scala:93:28, src/main/scala/stages/ID/ID.scala:40:7, :175:27]
  assign io_to_bits_wrong_addr = info_wrong_addr;	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/ID/ID.scala:40:7]
  assign io_ds_reg_info_addr_0 = info_inst[9:5];	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/ID/ID.scala:40:7, :85:16]
  assign io_ds_reg_info_addr_1 = reg_io_raddr2;	// @[src/main/scala/config/Configs.scala:93:28, src/main/scala/stages/ID/ID.scala:40:7]
  assign io_ds_reg_info_csr_addr = casez_tmp[13:0];	// @[src/main/scala/config/Configs.scala:93:28, src/main/scala/stages/ID/ID.scala:40:7, :104:63]
  assign io_ds_reg_info_csr_ini_data = io_csr_rdata;	// @[src/main/scala/stages/ID/ID.scala:40:7]
  assign io_this_exc = io_this_exc_0;	// @[src/main/scala/stages/ID/ID.scala:40:7, :65:21]
  assign io_csr_re = io_csr_re_0;	// @[src/main/scala/stages/ID/ID.scala:40:7, :105:29]
  assign io_csr_raddr = _GEN_52 == 27'h300 ? 14'h40 : casez_tmp[13:0];	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:93:28, src/main/scala/stages/ID/ID.scala:40:7, :104:{22,28,63}]
  assign io_br_bus_br_taken =
    (op_type == 6'h6
       ? io_ds_reg_data_data_0 > io_ds_reg_data_data_1
       : _to_info_csr_val_T_5
           ? io_ds_reg_data_data_0 < io_ds_reg_data_data_1
           : _to_info_csr_val_T_1
               ? $signed(io_ds_reg_data_data_0) > $signed(io_ds_reg_data_data_1)
               : op_type == 6'h3
                   ? $signed(io_ds_reg_data_data_0) < $signed(io_ds_reg_data_data_1)
                   : _to_info_csr_we_T_2
                       ? io_ds_reg_data_data_0 != io_ds_reg_data_data_1
                       : ~_to_info_csr_we_T_1
                         | io_ds_reg_data_data_0 == io_ds_reg_data_data_1) & info_valid
    & func_type == 4'h0;	// @[src/main/scala/chisel3/util/Lookup.scala:34:39, src/main/scala/config/Configs.scala:44:24, :93:28, src/main/scala/stages/ID/ID.scala:40:7, :58:46, :60:46, :121:35, :122:35, :123:42, :124:42, :125:35, :126:35, :128:{5,20,34}]
  assign io_br_bus_br_target =
    info_inst[31:26] == 6'h13 ? io_ds_reg_data_data_0 + casez_tmp : info_pc + casez_tmp;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:43:24, :93:28, src/main/scala/stages/ID/ID.scala:40:7, :129:{29,35,59,74}]
endmodule

module DIV(	// @[src/main/scala/stages/EXE/DIV.scala:70:7]
  input         clock,	// @[src/main/scala/stages/EXE/DIV.scala:70:7]
                reset,	// @[src/main/scala/stages/EXE/DIV.scala:70:7]
  input  [1:0]  io_div_op,	// @[src/main/scala/stages/EXE/DIV.scala:71:14]
  input  [31:0] io_div_src1,	// @[src/main/scala/stages/EXE/DIV.scala:71:14]
                io_div_src2,	// @[src/main/scala/stages/EXE/DIV.scala:71:14]
  output [31:0] io_div_result,	// @[src/main/scala/stages/EXE/DIV.scala:71:14]
  input         io_start,	// @[src/main/scala/stages/EXE/DIV.scala:71:14]
  output        io_complete	// @[src/main/scala/stages/EXE/DIV.scala:71:14]
);

  reg  [3:0]  cnt;	// @[src/main/scala/stages/EXE/DIV.scala:93:22]
  reg  [31:0] quotient;	// @[src/main/scala/stages/EXE/DIV.scala:116:28]
  reg  [31:0] remainder;	// @[src/main/scala/stages/EXE/DIV.scala:117:28]
  wire [31:0] dividend_abs =
    io_div_src1[31] & io_div_op[0] ? 32'h0 - io_div_src1 : io_div_src1;	// @[src/main/scala/isa/LA32.scala:82:50, src/main/scala/stages/EXE/DIV.scala:104:{38,43}, :107:{27,46}]
  wire [31:0] divisor_abs =
    io_div_src2[31] & io_div_op[0] ? 32'h0 - io_div_src2 : io_div_src2;	// @[src/main/scala/isa/LA32.scala:82:50, src/main/scala/stages/EXE/DIV.scala:105:{38,43}, :108:{27,45}]
  wire [31:0] quotient_abs = dividend_abs / divisor_abs;	// @[src/main/scala/stages/EXE/DIV.scala:107:27, :108:27, :113:38]
  wire [31:0] _remainder_abs_T_1 = dividend_abs - quotient_abs * divisor_abs;	// @[src/main/scala/stages/EXE/DIV.scala:107:27, :108:27, :113:38, :114:{38,53}]
  always @(posedge clock) begin	// @[src/main/scala/stages/EXE/DIV.scala:70:7]
    if (reset) begin	// @[src/main/scala/stages/EXE/DIV.scala:70:7]
      cnt <= 4'h0;	// @[src/main/scala/stages/EXE/DIV.scala:93:22]
      quotient <= 32'h0;	// @[src/main/scala/stages/EXE/DIV.scala:116:28]
      remainder <= 32'h0;	// @[src/main/scala/stages/EXE/DIV.scala:117:28]
    end
    else if (io_start) begin	// @[src/main/scala/stages/EXE/DIV.scala:71:14]
      cnt <= cnt + 4'h1;	// @[src/main/scala/stages/EXE/DIV.scala:93:22, :97:29]
      quotient <=
        (io_div_src1[31] ^ io_div_src2[31]) & io_div_op[0]
          ? 32'h0 - quotient_abs
          : quotient_abs;	// @[src/main/scala/isa/LA32.scala:82:50, src/main/scala/stages/EXE/DIV.scala:104:38, :105:38, :110:{45,64}, :113:38, :116:28, :120:{23,42}]
      remainder <=
        io_div_src1[31] & io_div_op[0] ? 32'h0 - _remainder_abs_T_1 : _remainder_abs_T_1;	// @[src/main/scala/isa/LA32.scala:82:50, src/main/scala/stages/EXE/DIV.scala:104:38, :111:44, :114:38, :117:28, :121:{23,43}]
    end
    else if (cnt[3])	// @[src/main/scala/stages/EXE/DIV.scala:93:22, :124:26]
      cnt <= 4'h0;	// @[src/main/scala/stages/EXE/DIV.scala:93:22]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/stages/EXE/DIV.scala:70:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/stages/EXE/DIV.scala:70:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/stages/EXE/DIV.scala:70:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:2];	// @[src/main/scala/stages/EXE/DIV.scala:70:7]
    initial begin	// @[src/main/scala/stages/EXE/DIV.scala:70:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/stages/EXE/DIV.scala:70:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/stages/EXE/DIV.scala:70:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/stages/EXE/DIV.scala:70:7]
        for (logic [1:0] i = 2'h0; i < 2'h3; i += 2'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/stages/EXE/DIV.scala:70:7]
        end	// @[src/main/scala/stages/EXE/DIV.scala:70:7]
        cnt = _RANDOM[2'h0][3:0];	// @[src/main/scala/stages/EXE/DIV.scala:70:7, :93:22]
        quotient = {_RANDOM[2'h0][31:4], _RANDOM[2'h1][3:0]};	// @[src/main/scala/stages/EXE/DIV.scala:70:7, :93:22, :116:28]
        remainder = {_RANDOM[2'h1][31:4], _RANDOM[2'h2][3:0]};	// @[src/main/scala/stages/EXE/DIV.scala:70:7, :116:28, :117:28]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/stages/EXE/DIV.scala:70:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/stages/EXE/DIV.scala:70:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_div_result = io_div_op == 2'h0 | io_div_op == 2'h1 ? remainder : quotient;	// @[src/main/scala/config/Configs.scala:93:28, src/main/scala/stages/EXE/DIV.scala:70:7, :116:28, :117:28]
  assign io_complete = cnt[3];	// @[src/main/scala/stages/EXE/DIV.scala:70:7, :93:22, :124:26]
endmodule

module MUL(	// @[src/main/scala/stages/EXE/MUL.scala:29:7]
  input  [1:0]  io_mul_op,	// @[src/main/scala/stages/EXE/MUL.scala:30:14]
  input  [31:0] io_mul_src1,	// @[src/main/scala/stages/EXE/MUL.scala:30:14]
                io_mul_src2,	// @[src/main/scala/stages/EXE/MUL.scala:30:14]
  output [31:0] io_mul_result	// @[src/main/scala/stages/EXE/MUL.scala:30:14]
);

  reg  [32:0] casez_tmp;	// @[src/main/scala/config/Configs.scala:93:28]
  wire [63:0] _signed_result_T_2 =
    {{32{io_mul_src1[31]}}, io_mul_src1} * {{32{io_mul_src2[31]}}, io_mul_src2};	// @[src/main/scala/stages/EXE/MUL.scala:55:47]
  wire [63:0] unsigned_result = {32'h0, io_mul_src1} * {32'h0, io_mul_src2};	// @[src/main/scala/stages/EXE/MUL.scala:56:39]
  always_comb begin	// @[src/main/scala/config/Configs.scala:93:28]
    casez (io_mul_op)	// @[src/main/scala/config/Configs.scala:93:28]
      2'b00:
        casez_tmp = _signed_result_T_2[32:0];	// @[src/main/scala/config/Configs.scala:93:28, src/main/scala/stages/EXE/MUL.scala:55:{47,69}, :62:41]
      2'b01:
        casez_tmp = {1'h0, unsigned_result[31:0]};	// @[src/main/scala/config/Configs.scala:93:28, src/main/scala/stages/EXE/MUL.scala:56:39, :64:43]
      2'b10:
        casez_tmp = {1'h0, _signed_result_T_2[63:32]};	// @[src/main/scala/config/Configs.scala:93:28, src/main/scala/stages/EXE/MUL.scala:55:{47,69}, :61:41]
      default:
        casez_tmp = {1'h0, unsigned_result[63:32]};	// @[src/main/scala/config/Configs.scala:93:28, src/main/scala/stages/EXE/MUL.scala:56:39, :63:43]
    endcase	// @[src/main/scala/config/Configs.scala:93:28]
  end // always_comb
  assign io_mul_result = casez_tmp[31:0];	// @[src/main/scala/config/Configs.scala:93:28, src/main/scala/stages/EXE/MUL.scala:29:7, :57:19]
endmodule

module ALU(	// @[src/main/scala/stages/EXE/ALU.scala:17:7]
  input  [5:0]  io_alu_op,	// @[src/main/scala/stages/EXE/ALU.scala:18:14]
  input  [31:0] io_alu_src1,	// @[src/main/scala/stages/EXE/ALU.scala:18:14]
                io_alu_src2,	// @[src/main/scala/stages/EXE/ALU.scala:18:14]
  output [31:0] io_alu_result	// @[src/main/scala/stages/EXE/ALU.scala:18:14]
);

  wire [31:0] _io_alu_result_T_39 = io_alu_src1 | io_alu_src2;	// @[src/main/scala/stages/EXE/ALU.scala:37:42]
  wire [62:0] _io_alu_result_T_42 = {31'h0, io_alu_src1} << io_alu_src2[4:0];	// @[src/main/scala/stages/EXE/ALU.scala:40:{40,55}]
  wire [63:0] _io_alu_result_T_49 =
    {{32{io_alu_src1[31]}}, io_alu_src1} >> io_alu_src2[4:0];	// @[src/main/scala/stages/EXE/ALU.scala:40:55, :42:{31,36,52,72}]
  assign io_alu_result =
    io_alu_op == 6'h2C
      ? io_alu_src2
      : io_alu_op == 6'h2B
          ? _io_alu_result_T_49[31:0]
          : io_alu_op == 6'h2A
              ? io_alu_src1 >> io_alu_src2[4:0]
              : io_alu_op == 6'h29
                  ? _io_alu_result_T_42[31:0]
                  : io_alu_op == 6'h28
                      ? io_alu_src1 ^ io_alu_src2
                      : io_alu_op == 6'h27
                          ? _io_alu_result_T_39
                          : io_alu_op == 6'h26
                              ? ~_io_alu_result_T_39
                              : io_alu_op == 6'h25
                                  ? io_alu_src1 & io_alu_src2
                                  : io_alu_op == 6'h24
                                      ? {31'h0, io_alu_src1 < io_alu_src2}
                                      : io_alu_op == 6'h23
                                          ? {31'h0,
                                             $signed(io_alu_src1) < $signed(io_alu_src2)}
                                          : io_alu_op == 6'h22
                                              ? io_alu_src1 - io_alu_src2
                                              : io_alu_op == 6'h0 | io_alu_op == 6'h1
                                                | io_alu_op == 6'h2 | io_alu_op == 6'hC
                                                | io_alu_op == 6'hA | io_alu_op == 6'hB
                                                | io_alu_op == 6'h8 | io_alu_op == 6'h9
                                                | io_alu_op == 6'h20
                                                  ? io_alu_src1 + io_alu_src2
                                                  : 32'h0;	// @[src/main/scala/config/Configs.scala:93:28, src/main/scala/stages/EXE/ALU.scala:17:7, :24:53, :33:53, :34:51, :35:44, :36:40, :37:{28,42}, :39:40, :40:{40,55}, :41:40, :42:{72,95}]
endmodule

module IE(	// @[src/main/scala/stages/EXE/IE.scala:37:7]
  input         clock,	// @[src/main/scala/stages/EXE/IE.scala:37:7]
                reset,	// @[src/main/scala/stages/EXE/IE.scala:37:7]
  output        io_from_ready,	// @[src/main/scala/stages/EXE/IE.scala:38:14]
  input         io_from_valid,	// @[src/main/scala/stages/EXE/IE.scala:38:14]
  input  [31:0] io_from_bits_pc,	// @[src/main/scala/stages/EXE/IE.scala:38:14]
  input  [3:0]  io_from_bits_func_type,	// @[src/main/scala/stages/EXE/IE.scala:38:14]
  input  [9:0]  io_from_bits_op_type,	// @[src/main/scala/stages/EXE/IE.scala:38:14]
  input         io_from_bits_is_wf,	// @[src/main/scala/stages/EXE/IE.scala:38:14]
  input  [4:0]  io_from_bits_dest,	// @[src/main/scala/stages/EXE/IE.scala:38:14]
  input  [31:0] io_from_bits_rkd_value,	// @[src/main/scala/stages/EXE/IE.scala:38:14]
                io_from_bits_src1,	// @[src/main/scala/stages/EXE/IE.scala:38:14]
                io_from_bits_src2,	// @[src/main/scala/stages/EXE/IE.scala:38:14]
  input         io_from_bits_this_exc,	// @[src/main/scala/stages/EXE/IE.scala:38:14]
  input  [6:0]  io_from_bits_exc_type,	// @[src/main/scala/stages/EXE/IE.scala:38:14]
  input         io_from_bits_csr_we,	// @[src/main/scala/stages/EXE/IE.scala:38:14]
  input  [31:0] io_from_bits_csr_mask,	// @[src/main/scala/stages/EXE/IE.scala:38:14]
  input  [13:0] io_from_bits_csr_addr,	// @[src/main/scala/stages/EXE/IE.scala:38:14]
  input  [31:0] io_from_bits_csr_val,	// @[src/main/scala/stages/EXE/IE.scala:38:14]
  input  [14:0] io_from_bits_ecode,	// @[src/main/scala/stages/EXE/IE.scala:38:14]
  input  [31:0] io_from_bits_wrong_addr,	// @[src/main/scala/stages/EXE/IE.scala:38:14]
  output        io_to_valid,	// @[src/main/scala/stages/EXE/IE.scala:38:14]
  output [31:0] io_to_bits_pc,	// @[src/main/scala/stages/EXE/IE.scala:38:14]
  output [9:0]  io_to_bits_op_type,	// @[src/main/scala/stages/EXE/IE.scala:38:14]
  output        io_to_bits_is_wf,	// @[src/main/scala/stages/EXE/IE.scala:38:14]
  output [4:0]  io_to_bits_dest,	// @[src/main/scala/stages/EXE/IE.scala:38:14]
  output [31:0] io_to_bits_rkd_value,	// @[src/main/scala/stages/EXE/IE.scala:38:14]
                io_to_bits_result,	// @[src/main/scala/stages/EXE/IE.scala:38:14]
  output        io_to_bits_this_exc,	// @[src/main/scala/stages/EXE/IE.scala:38:14]
  output [6:0]  io_to_bits_exc_type,	// @[src/main/scala/stages/EXE/IE.scala:38:14]
  output        io_to_bits_csr_we,	// @[src/main/scala/stages/EXE/IE.scala:38:14]
  output [31:0] io_to_bits_csr_mask,	// @[src/main/scala/stages/EXE/IE.scala:38:14]
  output [13:0] io_to_bits_csr_addr,	// @[src/main/scala/stages/EXE/IE.scala:38:14]
  output [14:0] io_to_bits_ecode,	// @[src/main/scala/stages/EXE/IE.scala:38:14]
  output [31:0] io_to_bits_wrong_addr,	// @[src/main/scala/stages/EXE/IE.scala:38:14]
  output        io_this_exc,	// @[src/main/scala/stages/EXE/IE.scala:38:14]
  input         io_has_exc,	// @[src/main/scala/stages/EXE/IE.scala:38:14]
  output        io_es_we,	// @[src/main/scala/stages/EXE/IE.scala:38:14]
  output [4:0]  io_es_addr,	// @[src/main/scala/stages/EXE/IE.scala:38:14]
  output [31:0] io_es_data,	// @[src/main/scala/stages/EXE/IE.scala:38:14]
  output        io_csr_es_we,	// @[src/main/scala/stages/EXE/IE.scala:38:14]
  output [4:0]  io_csr_es_addr,	// @[src/main/scala/stages/EXE/IE.scala:38:14]
  output [31:0] io_csr_es_data,	// @[src/main/scala/stages/EXE/IE.scala:38:14]
  input  [4:0]  io_ds_reg_info_addr_0,	// @[src/main/scala/stages/EXE/IE.scala:38:14]
                io_ds_reg_info_addr_1,	// @[src/main/scala/stages/EXE/IE.scala:38:14]
  input         io_exe_valid,	// @[src/main/scala/stages/EXE/IE.scala:38:14]
  input  [31:0] io_exe_bits,	// @[src/main/scala/stages/EXE/IE.scala:38:14]
  output        io_request,	// @[src/main/scala/stages/EXE/IE.scala:38:14]
                io_ren,	// @[src/main/scala/stages/EXE/IE.scala:38:14]
                io_wen,	// @[src/main/scala/stages/EXE/IE.scala:38:14]
  output [7:0]  io_wstrb,	// @[src/main/scala/stages/EXE/IE.scala:38:14]
  output [31:0] io_addr,	// @[src/main/scala/stages/EXE/IE.scala:38:14]
                io_wdata	// @[src/main/scala/stages/EXE/IE.scala:38:14]
);

  wire [31:0] _alu_io_alu_result;	// @[src/main/scala/stages/EXE/IE.scala:96:19]
  wire [31:0] _mul_io_mul_result;	// @[src/main/scala/stages/EXE/IE.scala:84:19]
  wire [31:0] _div_io_div_result;	// @[src/main/scala/stages/EXE/IE.scala:66:19]
  wire        _div_io_complete;	// @[src/main/scala/stages/EXE/IE.scala:66:19]
  reg  [31:0] info_pc;	// @[src/main/scala/config/Configs.scala:43:24]
  reg  [3:0]  info_func_type;	// @[src/main/scala/config/Configs.scala:43:24]
  reg  [9:0]  info_op_type;	// @[src/main/scala/config/Configs.scala:43:24]
  reg         info_is_wf;	// @[src/main/scala/config/Configs.scala:43:24]
  reg  [4:0]  info_dest;	// @[src/main/scala/config/Configs.scala:43:24]
  reg  [31:0] info_rkd_value;	// @[src/main/scala/config/Configs.scala:43:24]
  reg  [31:0] info_src1;	// @[src/main/scala/config/Configs.scala:43:24]
  reg  [31:0] info_src2;	// @[src/main/scala/config/Configs.scala:43:24]
  reg         info_this_exc;	// @[src/main/scala/config/Configs.scala:43:24]
  reg  [6:0]  info_exc_type;	// @[src/main/scala/config/Configs.scala:43:24]
  reg         info_csr_we;	// @[src/main/scala/config/Configs.scala:43:24]
  reg  [31:0] info_csr_mask;	// @[src/main/scala/config/Configs.scala:43:24]
  reg  [13:0] info_csr_addr;	// @[src/main/scala/config/Configs.scala:43:24]
  reg  [31:0] info_csr_val;	// @[src/main/scala/config/Configs.scala:43:24]
  reg  [14:0] info_ecode;	// @[src/main/scala/config/Configs.scala:43:24]
  reg  [31:0] info_wrong_addr;	// @[src/main/scala/config/Configs.scala:43:24]
  reg         info_valid;	// @[src/main/scala/config/Configs.scala:44:24]
  wire        _to_info_result_T = info_func_type == 4'h2;	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/EXE/IE.scala:37:7, :48:34]
  wire        io_ren_0 = _to_info_result_T & info_op_type[3];	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/isa/LA32.scala:109:50, src/main/scala/stages/EXE/IE.scala:48:{34,51}]
  wire        io_wen_0 = _to_info_result_T & ~io_ren_0;	// @[src/main/scala/stages/EXE/IE.scala:48:{34,51}, :49:{51,54}]
  wire        _GEN =
    (io_ds_reg_info_addr_0 == info_dest | io_ds_reg_info_addr_1 == info_dest)
    & io_exe_valid;	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/EXE/IE.scala:55:{35,38,53}]
  wire        _GEN_0 = io_ren_0 & ~io_exe_valid;	// @[src/main/scala/stages/EXE/IE.scala:48:51, :60:{19,22}]
  wire        io_to_valid_0 = ~_GEN_0 & info_valid;	// @[src/main/scala/config/Configs.scala:44:24, :48:13, src/main/scala/stages/EXE/IE.scala:60:{19,37}, :62:17]
  wire        div_io_start = info_func_type == 4'h3;	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/EXE/IE.scala:37:7, :70:37]
  wire        _result_T_4 = info_func_type == 4'h4;	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/EXE/IE.scala:37:7, :89:23]
  wire        _GEN_1 = _result_T_4 | div_io_start | _GEN_0 | _GEN;	// @[src/main/scala/config/Configs.scala:47:13, src/main/scala/stages/EXE/IE.scala:55:{53,70}, :56:19, :60:{19,37}, :61:19, :70:37, :75:41, :76:19, :89:{23,41}, :90:20]
  wire [31:0] result =
    info_func_type == 4'h7
      ? info_csr_val
      : info_func_type == 4'h6 | _result_T_4
          ? _mul_io_mul_result
          : info_func_type == 4'h5 | div_io_start
              ? _div_io_div_result
              : _alu_io_alu_result;	// @[src/main/scala/config/Configs.scala:43:24, :93:28, src/main/scala/stages/EXE/IE.scala:37:7, :66:19, :70:37, :84:19, :89:23, :96:19]
  wire        _io_wdata_T_7 = info_op_type == 10'h1;	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/EXE/IE.scala:118:23]
  wire        _io_wdata_T_9 = info_op_type == 10'h0;	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/EXE/IE.scala:119:23]
  wire [6:0]  exception =
    (io_to_valid_0 & io_wen_0 & ~io_has_exc | io_ren_0)
    & (_io_wdata_T_7 & result[0] | _io_wdata_T_9 & (|(result[1:0]))
       | info_op_type == 10'hB & result[0] | info_op_type == 10'hA & result[0]
       | info_op_type == 10'hC & (|(result[1:0])))
      ? 7'h9
      : 7'h25;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/config/Configs.scala:43:24, :48:13, :93:28, src/main/scala/stages/EXE/IE.scala:48:51, :49:51, :60:37, :62:17, :113:22, :114:{17,30,34,47}, :118:{23,44,54}, :119:{23,44,54,61}, :120:{23,43}, :121:{23,44}, :122:{23,43,60}]
  reg         io_request_r;	// @[src/main/scala/stages/EXE/IE.scala:130:79]
  wire [2:0]  _GEN_2 = {exception[5], exception[3:2]};	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/stages/EXE/IE.scala:113:22]
  wire        _io_wdata_T_5 = info_op_type == 10'h2;	// @[src/main/scala/config/Configs.scala:43:24, :93:28]
  wire        io_this_exc_0 = info_this_exc ? info_this_exc : _GEN_2 != 3'h5;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/EXE/IE.scala:113:22, :159:{21,62}]
  wire        to_info_is_wf = info_is_wf & ~_result_T_4 & ~div_io_start;	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/EXE/IE.scala:70:37, :73:27, :75:41, :77:19, :89:{23,41}, :91:20, :166:36]
  reg  [7:0]  casez_tmp;	// @[src/main/scala/config/Configs.scala:93:28]
  always_comb begin	// @[src/main/scala/config/Configs.scala:93:28]
    casez (result[1:0])	// @[src/main/scala/config/Configs.scala:93:28, src/main/scala/stages/EXE/IE.scala:119:54]
      2'b00:
        casez_tmp = io_exe_bits[7:0];	// @[src/main/scala/config/Configs.scala:93:28, src/main/scala/stages/EXE/IE.scala:184:39]
      2'b01:
        casez_tmp = io_exe_bits[15:8];	// @[src/main/scala/config/Configs.scala:93:28, src/main/scala/stages/EXE/IE.scala:185:39]
      2'b10:
        casez_tmp = io_exe_bits[23:16];	// @[src/main/scala/config/Configs.scala:93:28, src/main/scala/stages/EXE/IE.scala:186:39]
      default:
        casez_tmp = io_exe_bits[31:24];	// @[src/main/scala/config/Configs.scala:93:28, src/main/scala/stages/EXE/IE.scala:187:39]
    endcase	// @[src/main/scala/config/Configs.scala:93:28, src/main/scala/stages/EXE/IE.scala:119:54]
  end // always_comb
  wire [15:0] _to_info_result_T_26 =
    result[1:0] == 2'h2
      ? io_exe_bits[31:16]
      : result[1:0] == 2'h0 ? io_exe_bits[15:0] : 16'h0;	// @[src/main/scala/config/Configs.scala:93:28, src/main/scala/stages/EXE/IE.scala:48:34, :119:54, :198:39, :199:39]
  wire [31:0] to_info_result =
    io_exe_valid & _to_info_result_T & info_op_type[3]
      ? (info_op_type[2:1] == 2'h1
           ? {{16{info_op_type[0] & _to_info_result_T_26[15]}}, _to_info_result_T_26}
           : info_op_type[2:1] == 2'h0
               ? {{24{info_op_type[0] & casez_tmp[7]}}, casez_tmp}
               : io_exe_bits)
      : result;	// @[src/main/scala/config/Configs.scala:43:24, :60:20, :61:{44,49}, :66:44, :74:8, :93:28, src/main/scala/isa/LA32.scala:109:50, src/main/scala/stages/EXE/IE.scala:48:34, :165:22, :172:23, :173:{20,26}, :174:39, :176:21, :191:25]
  wire        _info_T = io_from_valid & ~_GEN_1;	// @[src/main/scala/config/Configs.scala:47:13, :52:18, src/main/scala/stages/EXE/IE.scala:55:70, :56:19, :60:37, :61:19, :75:41, :76:19, :89:41, :90:20]
  wire        _GEN_3 = _GEN | io_has_exc;	// @[src/main/scala/config/Configs.scala:52:30, src/main/scala/stages/EXE/IE.scala:42:35, :43:10, :55:{53,70}, :57:19]
  always @(posedge clock) begin	// @[src/main/scala/stages/EXE/IE.scala:37:7]
    if (reset) begin	// @[src/main/scala/stages/EXE/IE.scala:37:7]
      info_pc <= 32'h0;	// @[src/main/scala/config/Configs.scala:43:24]
      info_func_type <= 4'h0;	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/EXE/IE.scala:37:7]
      info_op_type <= 10'h0;	// @[src/main/scala/config/Configs.scala:43:24]
      info_is_wf <= 1'h0;	// @[src/main/scala/config/Configs.scala:43:24]
      info_dest <= 5'h0;	// @[src/main/scala/config/Configs.scala:43:24]
      info_rkd_value <= 32'h0;	// @[src/main/scala/config/Configs.scala:43:24]
      info_src1 <= 32'h0;	// @[src/main/scala/config/Configs.scala:43:24]
      info_src2 <= 32'h0;	// @[src/main/scala/config/Configs.scala:43:24]
      info_this_exc <= 1'h0;	// @[src/main/scala/config/Configs.scala:43:24]
      info_exc_type <= 7'h0;	// @[src/main/scala/config/Configs.scala:43:24]
      info_csr_we <= 1'h0;	// @[src/main/scala/config/Configs.scala:43:24]
      info_csr_mask <= 32'h0;	// @[src/main/scala/config/Configs.scala:43:24]
      info_csr_addr <= 14'h0;	// @[src/main/scala/config/Configs.scala:43:24]
      info_csr_val <= 32'h0;	// @[src/main/scala/config/Configs.scala:43:24]
      info_ecode <= 15'h0;	// @[src/main/scala/config/Configs.scala:43:24]
      info_wrong_addr <= 32'h0;	// @[src/main/scala/config/Configs.scala:43:24]
      info_valid <= 1'h0;	// @[src/main/scala/config/Configs.scala:44:24]
    end
    else begin	// @[src/main/scala/stages/EXE/IE.scala:37:7]
      if (_GEN_3) begin	// @[src/main/scala/config/Configs.scala:52:30, src/main/scala/stages/EXE/IE.scala:42:35, :43:10, :55:70, :57:19]
        info_pc <= 32'h0;	// @[src/main/scala/config/Configs.scala:43:24]
        info_op_type <= 10'h0;	// @[src/main/scala/config/Configs.scala:43:24]
        info_dest <= 5'h0;	// @[src/main/scala/config/Configs.scala:43:24]
        info_rkd_value <= 32'h0;	// @[src/main/scala/config/Configs.scala:43:24]
        info_src1 <= 32'h0;	// @[src/main/scala/config/Configs.scala:43:24]
        info_src2 <= 32'h0;	// @[src/main/scala/config/Configs.scala:43:24]
        info_exc_type <= 7'h0;	// @[src/main/scala/config/Configs.scala:43:24]
        info_csr_mask <= 32'h0;	// @[src/main/scala/config/Configs.scala:43:24]
        info_csr_addr <= 14'h0;	// @[src/main/scala/config/Configs.scala:43:24]
        info_csr_val <= 32'h0;	// @[src/main/scala/config/Configs.scala:43:24]
        info_ecode <= 15'h0;	// @[src/main/scala/config/Configs.scala:43:24]
        info_wrong_addr <= 32'h0;	// @[src/main/scala/config/Configs.scala:43:24]
      end
      else if (_info_T) begin	// @[src/main/scala/config/Configs.scala:52:18]
        info_pc <= io_from_bits_pc;	// @[src/main/scala/config/Configs.scala:43:24]
        info_op_type <= io_from_bits_op_type;	// @[src/main/scala/config/Configs.scala:43:24]
        info_dest <= io_from_bits_dest;	// @[src/main/scala/config/Configs.scala:43:24]
        info_rkd_value <= io_from_bits_rkd_value;	// @[src/main/scala/config/Configs.scala:43:24]
        info_src1 <= io_from_bits_src1;	// @[src/main/scala/config/Configs.scala:43:24]
        info_src2 <= io_from_bits_src2;	// @[src/main/scala/config/Configs.scala:43:24]
        info_exc_type <= io_from_bits_exc_type;	// @[src/main/scala/config/Configs.scala:43:24]
        info_csr_mask <= io_from_bits_csr_mask;	// @[src/main/scala/config/Configs.scala:43:24]
        info_csr_addr <= io_from_bits_csr_addr;	// @[src/main/scala/config/Configs.scala:43:24]
        info_csr_val <= io_from_bits_csr_val;	// @[src/main/scala/config/Configs.scala:43:24]
        info_ecode <= io_from_bits_ecode;	// @[src/main/scala/config/Configs.scala:43:24]
        info_wrong_addr <= io_from_bits_wrong_addr;	// @[src/main/scala/config/Configs.scala:43:24]
      end
      if (_result_T_4)	// @[src/main/scala/stages/EXE/IE.scala:89:23]
        info_func_type <= 4'h6;	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/EXE/IE.scala:37:7]
      else if (div_io_start & _div_io_complete)	// @[src/main/scala/stages/EXE/IE.scala:55:70, :66:19, :70:37, :75:41, :78:27, :79:22]
        info_func_type <= 4'h5;	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/EXE/IE.scala:37:7]
      else if (_GEN_3)	// @[src/main/scala/config/Configs.scala:52:30, src/main/scala/stages/EXE/IE.scala:42:35, :43:10, :55:70, :57:19]
        info_func_type <= 4'h0;	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/EXE/IE.scala:37:7]
      else if (_info_T)	// @[src/main/scala/config/Configs.scala:52:18]
        info_func_type <= io_from_bits_func_type;	// @[src/main/scala/config/Configs.scala:43:24]
      info_is_wf <= ~_GEN_3 & (_info_T ? io_from_bits_is_wf : info_is_wf);	// @[src/main/scala/config/Configs.scala:43:24, :52:{18,30}, :53:12, src/main/scala/stages/EXE/IE.scala:42:35, :43:10, :55:70, :57:19]
      info_this_exc <= ~_GEN_3 & (_info_T ? io_from_bits_this_exc : info_this_exc);	// @[src/main/scala/config/Configs.scala:43:24, :52:{18,30}, :53:12, src/main/scala/stages/EXE/IE.scala:42:35, :43:10, :55:70, :57:19]
      info_csr_we <= ~_GEN_3 & (_info_T ? io_from_bits_csr_we : info_csr_we);	// @[src/main/scala/config/Configs.scala:43:24, :52:{18,30}, :53:12, src/main/scala/stages/EXE/IE.scala:42:35, :43:10, :55:70, :57:19]
      if (~_GEN_1)	// @[src/main/scala/config/Configs.scala:47:13, src/main/scala/stages/EXE/IE.scala:55:70, :56:19, :60:37, :61:19, :75:41, :76:19, :89:41, :90:20]
        info_valid <= io_from_valid;	// @[src/main/scala/config/Configs.scala:44:24]
    end
    io_request_r <= io_exe_valid;	// @[src/main/scala/stages/EXE/IE.scala:130:79]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/stages/EXE/IE.scala:37:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/stages/EXE/IE.scala:37:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/stages/EXE/IE.scala:37:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:11];	// @[src/main/scala/stages/EXE/IE.scala:37:7]
    initial begin	// @[src/main/scala/stages/EXE/IE.scala:37:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/stages/EXE/IE.scala:37:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/stages/EXE/IE.scala:37:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/stages/EXE/IE.scala:37:7]
        for (logic [3:0] i = 4'h0; i < 4'hC; i += 4'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/stages/EXE/IE.scala:37:7]
        end	// @[src/main/scala/stages/EXE/IE.scala:37:7]
        info_pc = _RANDOM[4'h0];	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/EXE/IE.scala:37:7]
        info_func_type = _RANDOM[4'h2][3:0];	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/EXE/IE.scala:37:7]
        info_op_type = _RANDOM[4'h2][13:4];	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/EXE/IE.scala:37:7]
        info_is_wf = _RANDOM[4'h2][14];	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/EXE/IE.scala:37:7]
        info_dest = _RANDOM[4'h2][21:17];	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/EXE/IE.scala:37:7]
        info_rkd_value = {_RANDOM[4'h2][31:22], _RANDOM[4'h3][21:0]};	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/EXE/IE.scala:37:7]
        info_src1 = {_RANDOM[4'h3][31:22], _RANDOM[4'h4][21:0]};	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/EXE/IE.scala:37:7]
        info_src2 = {_RANDOM[4'h4][31:22], _RANDOM[4'h5][21:0]};	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/EXE/IE.scala:37:7]
        info_this_exc = _RANDOM[4'h7][22];	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/EXE/IE.scala:37:7]
        info_exc_type = _RANDOM[4'h7][29:23];	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/EXE/IE.scala:37:7]
        info_csr_we = _RANDOM[4'h7][30];	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/EXE/IE.scala:37:7]
        info_csr_mask = {_RANDOM[4'h7][31], _RANDOM[4'h8][30:0]};	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/EXE/IE.scala:37:7]
        info_csr_addr = {_RANDOM[4'h8][31], _RANDOM[4'h9][12:0]};	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/EXE/IE.scala:37:7]
        info_csr_val = {_RANDOM[4'h9][31:13], _RANDOM[4'hA][12:0]};	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/EXE/IE.scala:37:7]
        info_ecode = _RANDOM[4'hA][27:13];	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/EXE/IE.scala:37:7]
        info_wrong_addr = {_RANDOM[4'hA][31:28], _RANDOM[4'hB][27:0]};	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/EXE/IE.scala:37:7]
        info_valid = _RANDOM[4'hB][28];	// @[src/main/scala/config/Configs.scala:43:24, :44:24, src/main/scala/stages/EXE/IE.scala:37:7]
        io_request_r = _RANDOM[4'hB][29];	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/EXE/IE.scala:37:7, :130:79]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/stages/EXE/IE.scala:37:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/stages/EXE/IE.scala:37:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  DIV div (	// @[src/main/scala/stages/EXE/IE.scala:66:19]
    .clock         (clock),
    .reset         (reset),
    .io_div_op     (info_op_type[1:0]),	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/EXE/IE.scala:67:19]
    .io_div_src1   (info_src1),	// @[src/main/scala/config/Configs.scala:43:24]
    .io_div_src2   (info_src2),	// @[src/main/scala/config/Configs.scala:43:24]
    .io_div_result (_div_io_div_result),
    .io_start      (div_io_start),	// @[src/main/scala/stages/EXE/IE.scala:70:37]
    .io_complete   (_div_io_complete)
  );	// @[src/main/scala/stages/EXE/IE.scala:66:19]
  MUL mul (	// @[src/main/scala/stages/EXE/IE.scala:84:19]
    .io_mul_op     (info_op_type[1:0]),	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/EXE/IE.scala:67:19]
    .io_mul_src1   (info_src1),	// @[src/main/scala/config/Configs.scala:43:24]
    .io_mul_src2   (info_src2),	// @[src/main/scala/config/Configs.scala:43:24]
    .io_mul_result (_mul_io_mul_result)
  );	// @[src/main/scala/stages/EXE/IE.scala:84:19]
  ALU alu (	// @[src/main/scala/stages/EXE/IE.scala:96:19]
    .io_alu_op     (info_op_type[5:0]),	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/EXE/IE.scala:97:19]
    .io_alu_src1   (info_src1),	// @[src/main/scala/config/Configs.scala:43:24]
    .io_alu_src2   (info_src2),	// @[src/main/scala/config/Configs.scala:43:24]
    .io_alu_result (_alu_io_alu_result)
  );	// @[src/main/scala/stages/EXE/IE.scala:96:19]
  assign io_from_ready = ~_GEN_1;	// @[src/main/scala/config/Configs.scala:47:13, src/main/scala/stages/EXE/IE.scala:37:7, :55:70, :56:19, :60:37, :61:19, :75:41, :76:19, :89:41, :90:20]
  assign io_to_valid = io_to_valid_0;	// @[src/main/scala/config/Configs.scala:48:13, src/main/scala/stages/EXE/IE.scala:37:7, :60:37, :62:17]
  assign io_to_bits_pc = info_pc;	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/EXE/IE.scala:37:7]
  assign io_to_bits_op_type = info_op_type;	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/EXE/IE.scala:37:7]
  assign io_to_bits_is_wf = to_info_is_wf;	// @[src/main/scala/stages/EXE/IE.scala:37:7, :75:41, :89:41, :91:20, :166:36]
  assign io_to_bits_dest = info_dest;	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/EXE/IE.scala:37:7]
  assign io_to_bits_rkd_value = info_rkd_value;	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/EXE/IE.scala:37:7]
  assign io_to_bits_result = to_info_result;	// @[src/main/scala/stages/EXE/IE.scala:37:7, :165:22, :172:23, :173:{20,26}]
  assign io_to_bits_this_exc = io_this_exc_0;	// @[src/main/scala/stages/EXE/IE.scala:37:7, :159:21]
  assign io_to_bits_exc_type = info_this_exc ? info_exc_type : exception;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/EXE/IE.scala:37:7, :113:22, :168:28]
  assign io_to_bits_csr_we = info_csr_we;	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/EXE/IE.scala:37:7]
  assign io_to_bits_csr_mask = info_csr_mask;	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/EXE/IE.scala:37:7]
  assign io_to_bits_csr_addr = info_csr_addr;	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/EXE/IE.scala:37:7]
  assign io_to_bits_ecode = info_ecode;	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/EXE/IE.scala:37:7]
  assign io_to_bits_wrong_addr = info_this_exc ? info_wrong_addr : result;	// @[src/main/scala/config/Configs.scala:43:24, :93:28, src/main/scala/stages/EXE/IE.scala:37:7, :169:28]
  assign io_this_exc = io_this_exc_0;	// @[src/main/scala/stages/EXE/IE.scala:37:7, :159:21]
  assign io_es_we = to_info_is_wf;	// @[src/main/scala/stages/EXE/IE.scala:37:7, :75:41, :89:41, :91:20, :166:36]
  assign io_es_addr = info_dest;	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/EXE/IE.scala:37:7]
  assign io_es_data = to_info_result;	// @[src/main/scala/stages/EXE/IE.scala:37:7, :165:22, :172:23, :173:{20,26}]
  assign io_csr_es_we = info_csr_we;	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/EXE/IE.scala:37:7]
  assign io_csr_es_addr = info_csr_addr[4:0];	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/EXE/IE.scala:37:7, :216:18]
  assign io_csr_es_data = info_rkd_value;	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/EXE/IE.scala:37:7]
  assign io_request = (io_ren_0 | io_wen_0) & ~io_exe_valid & ~io_request_r;	// @[src/main/scala/stages/EXE/IE.scala:37:7, :48:51, :49:51, :60:22, :130:{30,44,62,65,79}]
  assign io_ren = io_ren_0;	// @[src/main/scala/stages/EXE/IE.scala:37:7, :48:51]
  assign io_wen = io_wen_0;	// @[src/main/scala/stages/EXE/IE.scala:37:7, :49:51]
  assign io_wstrb =
    {3'h0,
     io_wen_0 & ~io_has_exc & _GEN_2 == 3'h5
       ? (_io_wdata_T_9
            ? 5'hF
            : _io_wdata_T_7
                ? 5'h3 << result[1:0]
                : {1'h0, _io_wdata_T_5 ? 4'h1 << result[1:0] : 4'h0})
       : 5'h0};	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/config/Configs.scala:93:28, src/main/scala/stages/EXE/IE.scala:37:7, :49:51, :113:22, :114:34, :118:23, :119:{23,54}, :135:{12,18}, :136:{15,32,46}, :141:40, :142:40]
  assign io_addr = result;	// @[src/main/scala/config/Configs.scala:93:28, src/main/scala/stages/EXE/IE.scala:37:7]
  assign io_wdata =
    _io_wdata_T_9
      ? info_rkd_value
      : _io_wdata_T_7
          ? {2{info_rkd_value[15:0]}}
          : _io_wdata_T_5 ? {2{{2{info_rkd_value[7:0]}}}} : 32'h0;	// @[src/main/scala/config/Configs.scala:43:24, :93:28, src/main/scala/stages/EXE/IE.scala:37:7, :118:23, :119:23, :153:{31,49}, :154:{31,49}]
endmodule

module IM(	// @[src/main/scala/stages/MEM/IM.scala:27:7]
  input         clock,	// @[src/main/scala/stages/MEM/IM.scala:27:7]
                reset,	// @[src/main/scala/stages/MEM/IM.scala:27:7]
                io_from_valid,	// @[src/main/scala/stages/MEM/IM.scala:28:14]
  input  [31:0] io_from_bits_pc,	// @[src/main/scala/stages/MEM/IM.scala:28:14]
  input  [9:0]  io_from_bits_op_type,	// @[src/main/scala/stages/MEM/IM.scala:28:14]
  input         io_from_bits_is_wf,	// @[src/main/scala/stages/MEM/IM.scala:28:14]
  input  [4:0]  io_from_bits_dest,	// @[src/main/scala/stages/MEM/IM.scala:28:14]
  input  [31:0] io_from_bits_rkd_value,	// @[src/main/scala/stages/MEM/IM.scala:28:14]
                io_from_bits_result,	// @[src/main/scala/stages/MEM/IM.scala:28:14]
  input         io_from_bits_this_exc,	// @[src/main/scala/stages/MEM/IM.scala:28:14]
  input  [6:0]  io_from_bits_exc_type,	// @[src/main/scala/stages/MEM/IM.scala:28:14]
  input         io_from_bits_csr_we,	// @[src/main/scala/stages/MEM/IM.scala:28:14]
  input  [31:0] io_from_bits_csr_mask,	// @[src/main/scala/stages/MEM/IM.scala:28:14]
  input  [13:0] io_from_bits_csr_addr,	// @[src/main/scala/stages/MEM/IM.scala:28:14]
  input  [14:0] io_from_bits_ecode,	// @[src/main/scala/stages/MEM/IM.scala:28:14]
  input  [31:0] io_from_bits_wrong_addr,	// @[src/main/scala/stages/MEM/IM.scala:28:14]
  output        io_to_valid,	// @[src/main/scala/stages/MEM/IM.scala:28:14]
  output [31:0] io_to_bits_pc,	// @[src/main/scala/stages/MEM/IM.scala:28:14]
  output [9:0]  io_to_bits_op_type,	// @[src/main/scala/stages/MEM/IM.scala:28:14]
  output        io_to_bits_is_wf,	// @[src/main/scala/stages/MEM/IM.scala:28:14]
  output [4:0]  io_to_bits_dest,	// @[src/main/scala/stages/MEM/IM.scala:28:14]
  output [31:0] io_to_bits_rkd_value,	// @[src/main/scala/stages/MEM/IM.scala:28:14]
                io_to_bits_result,	// @[src/main/scala/stages/MEM/IM.scala:28:14]
  output        io_to_bits_this_exc,	// @[src/main/scala/stages/MEM/IM.scala:28:14]
  output [6:0]  io_to_bits_exc_type,	// @[src/main/scala/stages/MEM/IM.scala:28:14]
  output        io_to_bits_csr_we,	// @[src/main/scala/stages/MEM/IM.scala:28:14]
  output [31:0] io_to_bits_csr_mask,	// @[src/main/scala/stages/MEM/IM.scala:28:14]
  output [13:0] io_to_bits_csr_addr,	// @[src/main/scala/stages/MEM/IM.scala:28:14]
  output [14:0] io_to_bits_ecode,	// @[src/main/scala/stages/MEM/IM.scala:28:14]
  output [31:0] io_to_bits_wrong_addr,	// @[src/main/scala/stages/MEM/IM.scala:28:14]
  output        io_this_exc,	// @[src/main/scala/stages/MEM/IM.scala:28:14]
  input         io_has_exc,	// @[src/main/scala/stages/MEM/IM.scala:28:14]
  output        io_ms_we,	// @[src/main/scala/stages/MEM/IM.scala:28:14]
  output [4:0]  io_ms_addr,	// @[src/main/scala/stages/MEM/IM.scala:28:14]
  output [31:0] io_ms_data,	// @[src/main/scala/stages/MEM/IM.scala:28:14]
  output        io_csr_ms_we,	// @[src/main/scala/stages/MEM/IM.scala:28:14]
  output [4:0]  io_csr_ms_addr,	// @[src/main/scala/stages/MEM/IM.scala:28:14]
  output [31:0] io_csr_ms_data	// @[src/main/scala/stages/MEM/IM.scala:28:14]
);

  reg [31:0] info_pc;	// @[src/main/scala/config/Configs.scala:43:24]
  reg [9:0]  info_op_type;	// @[src/main/scala/config/Configs.scala:43:24]
  reg        info_is_wf;	// @[src/main/scala/config/Configs.scala:43:24]
  reg [4:0]  info_dest;	// @[src/main/scala/config/Configs.scala:43:24]
  reg [31:0] info_rkd_value;	// @[src/main/scala/config/Configs.scala:43:24]
  reg [31:0] info_result;	// @[src/main/scala/config/Configs.scala:43:24]
  reg        info_this_exc;	// @[src/main/scala/config/Configs.scala:43:24]
  reg [6:0]  info_exc_type;	// @[src/main/scala/config/Configs.scala:43:24]
  reg        info_csr_we;	// @[src/main/scala/config/Configs.scala:43:24]
  reg [31:0] info_csr_mask;	// @[src/main/scala/config/Configs.scala:43:24]
  reg [13:0] info_csr_addr;	// @[src/main/scala/config/Configs.scala:43:24]
  reg [14:0] info_ecode;	// @[src/main/scala/config/Configs.scala:43:24]
  reg [31:0] info_wrong_addr;	// @[src/main/scala/config/Configs.scala:43:24]
  reg        info_valid;	// @[src/main/scala/config/Configs.scala:44:24]
  always @(posedge clock) begin	// @[src/main/scala/stages/MEM/IM.scala:27:7]
    if (reset) begin	// @[src/main/scala/stages/MEM/IM.scala:27:7]
      info_pc <= 32'h0;	// @[src/main/scala/config/Configs.scala:43:24]
      info_op_type <= 10'h0;	// @[src/main/scala/config/Configs.scala:43:24]
      info_is_wf <= 1'h0;	// @[src/main/scala/config/Configs.scala:43:24]
      info_dest <= 5'h0;	// @[src/main/scala/config/Configs.scala:43:24]
      info_rkd_value <= 32'h0;	// @[src/main/scala/config/Configs.scala:43:24]
      info_result <= 32'h0;	// @[src/main/scala/config/Configs.scala:43:24]
      info_this_exc <= 1'h0;	// @[src/main/scala/config/Configs.scala:43:24]
      info_exc_type <= 7'h0;	// @[src/main/scala/config/Configs.scala:43:24]
      info_csr_we <= 1'h0;	// @[src/main/scala/config/Configs.scala:43:24]
      info_csr_mask <= 32'h0;	// @[src/main/scala/config/Configs.scala:43:24]
      info_csr_addr <= 14'h0;	// @[src/main/scala/config/Configs.scala:43:24]
      info_ecode <= 15'h0;	// @[src/main/scala/config/Configs.scala:43:24]
      info_wrong_addr <= 32'h0;	// @[src/main/scala/config/Configs.scala:43:24]
      info_valid <= 1'h0;	// @[src/main/scala/config/Configs.scala:44:24]
    end
    else begin	// @[src/main/scala/stages/MEM/IM.scala:27:7]
      if (io_has_exc) begin	// @[src/main/scala/stages/MEM/IM.scala:28:14]
        info_pc <= 32'h0;	// @[src/main/scala/config/Configs.scala:43:24]
        info_op_type <= 10'h0;	// @[src/main/scala/config/Configs.scala:43:24]
        info_dest <= 5'h0;	// @[src/main/scala/config/Configs.scala:43:24]
        info_rkd_value <= 32'h0;	// @[src/main/scala/config/Configs.scala:43:24]
        info_result <= 32'h0;	// @[src/main/scala/config/Configs.scala:43:24]
        info_exc_type <= 7'h0;	// @[src/main/scala/config/Configs.scala:43:24]
        info_csr_mask <= 32'h0;	// @[src/main/scala/config/Configs.scala:43:24]
        info_csr_addr <= 14'h0;	// @[src/main/scala/config/Configs.scala:43:24]
        info_ecode <= 15'h0;	// @[src/main/scala/config/Configs.scala:43:24]
        info_wrong_addr <= 32'h0;	// @[src/main/scala/config/Configs.scala:43:24]
      end
      else if (io_from_valid) begin	// @[src/main/scala/stages/MEM/IM.scala:28:14]
        info_pc <= io_from_bits_pc;	// @[src/main/scala/config/Configs.scala:43:24]
        info_op_type <= io_from_bits_op_type;	// @[src/main/scala/config/Configs.scala:43:24]
        info_dest <= io_from_bits_dest;	// @[src/main/scala/config/Configs.scala:43:24]
        info_rkd_value <= io_from_bits_rkd_value;	// @[src/main/scala/config/Configs.scala:43:24]
        info_result <= io_from_bits_result;	// @[src/main/scala/config/Configs.scala:43:24]
        info_exc_type <= io_from_bits_exc_type;	// @[src/main/scala/config/Configs.scala:43:24]
        info_csr_mask <= io_from_bits_csr_mask;	// @[src/main/scala/config/Configs.scala:43:24]
        info_csr_addr <= io_from_bits_csr_addr;	// @[src/main/scala/config/Configs.scala:43:24]
        info_ecode <= io_from_bits_ecode;	// @[src/main/scala/config/Configs.scala:43:24]
        info_wrong_addr <= io_from_bits_wrong_addr;	// @[src/main/scala/config/Configs.scala:43:24]
      end
      info_is_wf <= ~io_has_exc & (io_from_valid ? io_from_bits_is_wf : info_is_wf);	// @[src/main/scala/config/Configs.scala:43:24, :52:30, :53:12, src/main/scala/stages/MEM/IM.scala:32:36, :33:19]
      info_this_exc <=
        ~io_has_exc & (io_from_valid ? io_from_bits_this_exc : info_this_exc);	// @[src/main/scala/config/Configs.scala:43:24, :52:30, :53:12, src/main/scala/stages/MEM/IM.scala:32:36, :33:19]
      info_csr_we <= ~io_has_exc & (io_from_valid ? io_from_bits_csr_we : info_csr_we);	// @[src/main/scala/config/Configs.scala:43:24, :52:30, :53:12, src/main/scala/stages/MEM/IM.scala:32:36, :33:19]
      info_valid <= io_from_valid;	// @[src/main/scala/config/Configs.scala:44:24]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/stages/MEM/IM.scala:27:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/stages/MEM/IM.scala:27:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/stages/MEM/IM.scala:27:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:11];	// @[src/main/scala/stages/MEM/IM.scala:27:7]
    initial begin	// @[src/main/scala/stages/MEM/IM.scala:27:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/stages/MEM/IM.scala:27:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/stages/MEM/IM.scala:27:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/stages/MEM/IM.scala:27:7]
        for (logic [3:0] i = 4'h0; i < 4'hC; i += 4'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/stages/MEM/IM.scala:27:7]
        end	// @[src/main/scala/stages/MEM/IM.scala:27:7]
        info_pc = _RANDOM[4'h0];	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/MEM/IM.scala:27:7]
        info_op_type = _RANDOM[4'h2][13:4];	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/MEM/IM.scala:27:7]
        info_is_wf = _RANDOM[4'h2][14];	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/MEM/IM.scala:27:7]
        info_dest = _RANDOM[4'h2][21:17];	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/MEM/IM.scala:27:7]
        info_rkd_value = {_RANDOM[4'h2][31:22], _RANDOM[4'h3][21:0]};	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/MEM/IM.scala:27:7]
        info_result = {_RANDOM[4'h5][31:22], _RANDOM[4'h6][21:0]};	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/MEM/IM.scala:27:7]
        info_this_exc = _RANDOM[4'h7][22];	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/MEM/IM.scala:27:7]
        info_exc_type = _RANDOM[4'h7][29:23];	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/MEM/IM.scala:27:7]
        info_csr_we = _RANDOM[4'h7][30];	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/MEM/IM.scala:27:7]
        info_csr_mask = {_RANDOM[4'h7][31], _RANDOM[4'h8][30:0]};	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/MEM/IM.scala:27:7]
        info_csr_addr = {_RANDOM[4'h8][31], _RANDOM[4'h9][12:0]};	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/MEM/IM.scala:27:7]
        info_ecode = _RANDOM[4'hA][27:13];	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/MEM/IM.scala:27:7]
        info_wrong_addr = {_RANDOM[4'hA][31:28], _RANDOM[4'hB][27:0]};	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/MEM/IM.scala:27:7]
        info_valid = _RANDOM[4'hB][28];	// @[src/main/scala/config/Configs.scala:43:24, :44:24, src/main/scala/stages/MEM/IM.scala:27:7]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/stages/MEM/IM.scala:27:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/stages/MEM/IM.scala:27:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_to_valid = info_valid;	// @[src/main/scala/config/Configs.scala:44:24, src/main/scala/stages/MEM/IM.scala:27:7]
  assign io_to_bits_pc = info_pc;	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/MEM/IM.scala:27:7]
  assign io_to_bits_op_type = info_op_type;	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/MEM/IM.scala:27:7]
  assign io_to_bits_is_wf = info_is_wf;	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/MEM/IM.scala:27:7]
  assign io_to_bits_dest = info_dest;	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/MEM/IM.scala:27:7]
  assign io_to_bits_rkd_value = info_rkd_value;	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/MEM/IM.scala:27:7]
  assign io_to_bits_result = info_result;	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/MEM/IM.scala:27:7]
  assign io_to_bits_this_exc = info_this_exc;	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/MEM/IM.scala:27:7]
  assign io_to_bits_exc_type = info_exc_type;	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/MEM/IM.scala:27:7]
  assign io_to_bits_csr_we = info_csr_we;	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/MEM/IM.scala:27:7]
  assign io_to_bits_csr_mask = info_csr_mask;	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/MEM/IM.scala:27:7]
  assign io_to_bits_csr_addr = info_csr_addr;	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/MEM/IM.scala:27:7]
  assign io_to_bits_ecode = info_ecode;	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/MEM/IM.scala:27:7]
  assign io_to_bits_wrong_addr = info_wrong_addr;	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/MEM/IM.scala:27:7]
  assign io_this_exc = info_this_exc;	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/MEM/IM.scala:27:7]
  assign io_ms_we = info_is_wf;	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/MEM/IM.scala:27:7]
  assign io_ms_addr = info_dest;	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/MEM/IM.scala:27:7]
  assign io_ms_data = info_result;	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/MEM/IM.scala:27:7]
  assign io_csr_ms_we = info_csr_we;	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/MEM/IM.scala:27:7]
  assign io_csr_ms_addr = info_csr_addr[4:0];	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/MEM/IM.scala:27:7, :48:18]
  assign io_csr_ms_data = info_rkd_value;	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/MEM/IM.scala:27:7]
endmodule

module IW(	// @[src/main/scala/stages/WB/IW.scala:38:7]
  input         clock,	// @[src/main/scala/stages/WB/IW.scala:38:7]
                reset,	// @[src/main/scala/stages/WB/IW.scala:38:7]
                io_from_valid,	// @[src/main/scala/stages/WB/IW.scala:39:14]
  input  [31:0] io_from_bits_pc,	// @[src/main/scala/stages/WB/IW.scala:39:14]
  input  [9:0]  io_from_bits_op_type,	// @[src/main/scala/stages/WB/IW.scala:39:14]
  input         io_from_bits_is_wf,	// @[src/main/scala/stages/WB/IW.scala:39:14]
  input  [4:0]  io_from_bits_dest,	// @[src/main/scala/stages/WB/IW.scala:39:14]
  input  [31:0] io_from_bits_rkd_value,	// @[src/main/scala/stages/WB/IW.scala:39:14]
                io_from_bits_result,	// @[src/main/scala/stages/WB/IW.scala:39:14]
  input         io_from_bits_this_exc,	// @[src/main/scala/stages/WB/IW.scala:39:14]
  input  [6:0]  io_from_bits_exc_type,	// @[src/main/scala/stages/WB/IW.scala:39:14]
  input         io_from_bits_csr_we,	// @[src/main/scala/stages/WB/IW.scala:39:14]
  input  [31:0] io_from_bits_csr_mask,	// @[src/main/scala/stages/WB/IW.scala:39:14]
  input  [13:0] io_from_bits_csr_addr,	// @[src/main/scala/stages/WB/IW.scala:39:14]
  input  [14:0] io_from_bits_ecode,	// @[src/main/scala/stages/WB/IW.scala:39:14]
  input  [31:0] io_from_bits_wrong_addr,	// @[src/main/scala/stages/WB/IW.scala:39:14]
  output [31:0] io_to_bits_pc,	// @[src/main/scala/stages/WB/IW.scala:39:14]
  output [6:0]  io_to_bits_exc_type,	// @[src/main/scala/stages/WB/IW.scala:39:14]
  output [14:0] io_to_bits_ecode,	// @[src/main/scala/stages/WB/IW.scala:39:14]
  output [31:0] io_to_bits_wrong_addr,	// @[src/main/scala/stages/WB/IW.scala:39:14]
  input         io_flush_en,	// @[src/main/scala/stages/WB/IW.scala:39:14]
  output [4:0]  io_flush_apply,	// @[src/main/scala/stages/WB/IW.scala:39:14]
  output        io_this_exc,	// @[src/main/scala/stages/WB/IW.scala:39:14]
                io_ws_we,	// @[src/main/scala/stages/WB/IW.scala:39:14]
  output [4:0]  io_ws_addr,	// @[src/main/scala/stages/WB/IW.scala:39:14]
  output [31:0] io_ws_data,	// @[src/main/scala/stages/WB/IW.scala:39:14]
  output        io_csr_ws_we,	// @[src/main/scala/stages/WB/IW.scala:39:14]
  output [4:0]  io_csr_ws_addr,	// @[src/main/scala/stages/WB/IW.scala:39:14]
  output [31:0] io_csr_ws_data,	// @[src/main/scala/stages/WB/IW.scala:39:14]
                io_debug_wb_pc,	// @[src/main/scala/stages/WB/IW.scala:39:14]
  output [3:0]  io_debug_wb_rf_we,	// @[src/main/scala/stages/WB/IW.scala:39:14]
  output [4:0]  io_debug_wb_rf_wnum,	// @[src/main/scala/stages/WB/IW.scala:39:14]
  output [31:0] io_debug_wb_rf_wdata,	// @[src/main/scala/stages/WB/IW.scala:39:14]
  output        io_rf_bus_we,	// @[src/main/scala/stages/WB/IW.scala:39:14]
  output [13:0] io_rf_bus_waddr,	// @[src/main/scala/stages/WB/IW.scala:39:14]
  output [31:0] io_rf_bus_wdata,	// @[src/main/scala/stages/WB/IW.scala:39:14]
  output        io_rcsr_bus_we,	// @[src/main/scala/stages/WB/IW.scala:39:14]
  output [31:0] io_rcsr_bus_wmask,	// @[src/main/scala/stages/WB/IW.scala:39:14]
  output [13:0] io_rcsr_bus_waddr,	// @[src/main/scala/stages/WB/IW.scala:39:14]
  output [31:0] io_rcsr_bus_wdata,	// @[src/main/scala/stages/WB/IW.scala:39:14]
  output        io_exc_start,	// @[src/main/scala/stages/WB/IW.scala:39:14]
                io_exc_end	// @[src/main/scala/stages/WB/IW.scala:39:14]
);

  reg  [31:0] info_pc;	// @[src/main/scala/config/Configs.scala:43:24]
  reg  [9:0]  info_op_type;	// @[src/main/scala/config/Configs.scala:43:24]
  reg         info_is_wf;	// @[src/main/scala/config/Configs.scala:43:24]
  reg  [4:0]  info_dest;	// @[src/main/scala/config/Configs.scala:43:24]
  reg  [31:0] info_rkd_value;	// @[src/main/scala/config/Configs.scala:43:24]
  reg  [31:0] info_result;	// @[src/main/scala/config/Configs.scala:43:24]
  reg         info_this_exc;	// @[src/main/scala/config/Configs.scala:43:24]
  reg  [6:0]  info_exc_type;	// @[src/main/scala/config/Configs.scala:43:24]
  reg         info_csr_we;	// @[src/main/scala/config/Configs.scala:43:24]
  reg  [31:0] info_csr_mask;	// @[src/main/scala/config/Configs.scala:43:24]
  reg  [13:0] info_csr_addr;	// @[src/main/scala/config/Configs.scala:43:24]
  reg  [14:0] info_ecode;	// @[src/main/scala/config/Configs.scala:43:24]
  reg  [31:0] info_wrong_addr;	// @[src/main/scala/config/Configs.scala:43:24]
  reg         info_valid;	// @[src/main/scala/config/Configs.scala:44:24]
  wire        io_rf_bus_we_0 = info_is_wf & info_valid & ~info_this_exc;	// @[src/main/scala/config/Configs.scala:43:24, :44:24, src/main/scala/stages/WB/IW.scala:53:{35,50,53}]
  wire        io_exc_start_0 = info_this_exc & info_exc_type != 7'h26;	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/WB/IW.scala:75:{22,39}]
  wire        io_exc_end_0 = info_this_exc & info_exc_type == 7'h26;	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/WB/IW.scala:80:{22,39}]
  always @(posedge clock) begin	// @[src/main/scala/stages/WB/IW.scala:38:7]
    if (reset) begin	// @[src/main/scala/stages/WB/IW.scala:38:7]
      info_pc <= 32'h0;	// @[src/main/scala/config/Configs.scala:43:24]
      info_op_type <= 10'h0;	// @[src/main/scala/config/Configs.scala:43:24]
      info_is_wf <= 1'h0;	// @[src/main/scala/config/Configs.scala:43:24]
      info_dest <= 5'h0;	// @[src/main/scala/config/Configs.scala:43:24]
      info_rkd_value <= 32'h0;	// @[src/main/scala/config/Configs.scala:43:24]
      info_result <= 32'h0;	// @[src/main/scala/config/Configs.scala:43:24]
      info_this_exc <= 1'h0;	// @[src/main/scala/config/Configs.scala:43:24]
      info_exc_type <= 7'h0;	// @[src/main/scala/config/Configs.scala:43:24]
      info_csr_we <= 1'h0;	// @[src/main/scala/config/Configs.scala:43:24]
      info_csr_mask <= 32'h0;	// @[src/main/scala/config/Configs.scala:43:24]
      info_csr_addr <= 14'h0;	// @[src/main/scala/config/Configs.scala:43:24]
      info_ecode <= 15'h0;	// @[src/main/scala/config/Configs.scala:43:24]
      info_wrong_addr <= 32'h0;	// @[src/main/scala/config/Configs.scala:43:24]
      info_valid <= 1'h0;	// @[src/main/scala/config/Configs.scala:44:24]
    end
    else begin	// @[src/main/scala/stages/WB/IW.scala:38:7]
      if (io_flush_en) begin	// @[src/main/scala/stages/WB/IW.scala:39:14]
        info_pc <= 32'h0;	// @[src/main/scala/config/Configs.scala:43:24]
        info_op_type <= 10'h0;	// @[src/main/scala/config/Configs.scala:43:24]
        info_dest <= 5'h0;	// @[src/main/scala/config/Configs.scala:43:24]
        info_rkd_value <= 32'h0;	// @[src/main/scala/config/Configs.scala:43:24]
        info_result <= 32'h0;	// @[src/main/scala/config/Configs.scala:43:24]
        info_exc_type <= 7'h0;	// @[src/main/scala/config/Configs.scala:43:24]
        info_csr_mask <= 32'h0;	// @[src/main/scala/config/Configs.scala:43:24]
        info_csr_addr <= 14'h0;	// @[src/main/scala/config/Configs.scala:43:24]
        info_ecode <= 15'h0;	// @[src/main/scala/config/Configs.scala:43:24]
        info_wrong_addr <= 32'h0;	// @[src/main/scala/config/Configs.scala:43:24]
      end
      else if (io_from_valid) begin	// @[src/main/scala/stages/WB/IW.scala:39:14]
        info_pc <= io_from_bits_pc;	// @[src/main/scala/config/Configs.scala:43:24]
        info_op_type <= io_from_bits_op_type;	// @[src/main/scala/config/Configs.scala:43:24]
        info_dest <= io_from_bits_dest;	// @[src/main/scala/config/Configs.scala:43:24]
        info_rkd_value <= io_from_bits_rkd_value;	// @[src/main/scala/config/Configs.scala:43:24]
        info_result <= io_from_bits_result;	// @[src/main/scala/config/Configs.scala:43:24]
        info_exc_type <= io_from_bits_exc_type;	// @[src/main/scala/config/Configs.scala:43:24]
        info_csr_mask <= io_from_bits_csr_mask;	// @[src/main/scala/config/Configs.scala:43:24]
        info_csr_addr <= io_from_bits_csr_addr;	// @[src/main/scala/config/Configs.scala:43:24]
        info_ecode <= io_from_bits_ecode;	// @[src/main/scala/config/Configs.scala:43:24]
        info_wrong_addr <= io_from_bits_wrong_addr;	// @[src/main/scala/config/Configs.scala:43:24]
      end
      info_is_wf <= ~io_flush_en & (io_from_valid ? io_from_bits_is_wf : info_is_wf);	// @[src/main/scala/config/Configs.scala:43:24, :52:30, :53:12, src/main/scala/stages/WB/IW.scala:43:21, :44:10]
      info_this_exc <=
        ~io_flush_en & (io_from_valid ? io_from_bits_this_exc : info_this_exc);	// @[src/main/scala/config/Configs.scala:43:24, :52:30, :53:12, src/main/scala/stages/WB/IW.scala:43:21, :44:10]
      info_csr_we <= ~io_flush_en & (io_from_valid ? io_from_bits_csr_we : info_csr_we);	// @[src/main/scala/config/Configs.scala:43:24, :52:30, :53:12, src/main/scala/stages/WB/IW.scala:43:21, :44:10]
      info_valid <= io_from_valid;	// @[src/main/scala/config/Configs.scala:44:24]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/stages/WB/IW.scala:38:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/stages/WB/IW.scala:38:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/stages/WB/IW.scala:38:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:11];	// @[src/main/scala/stages/WB/IW.scala:38:7]
    initial begin	// @[src/main/scala/stages/WB/IW.scala:38:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/stages/WB/IW.scala:38:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/stages/WB/IW.scala:38:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/stages/WB/IW.scala:38:7]
        for (logic [3:0] i = 4'h0; i < 4'hC; i += 4'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/stages/WB/IW.scala:38:7]
        end	// @[src/main/scala/stages/WB/IW.scala:38:7]
        info_pc = _RANDOM[4'h0];	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/WB/IW.scala:38:7]
        info_op_type = _RANDOM[4'h2][13:4];	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/WB/IW.scala:38:7]
        info_is_wf = _RANDOM[4'h2][14];	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/WB/IW.scala:38:7]
        info_dest = _RANDOM[4'h2][21:17];	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/WB/IW.scala:38:7]
        info_rkd_value = {_RANDOM[4'h2][31:22], _RANDOM[4'h3][21:0]};	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/WB/IW.scala:38:7]
        info_result = {_RANDOM[4'h5][31:22], _RANDOM[4'h6][21:0]};	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/WB/IW.scala:38:7]
        info_this_exc = _RANDOM[4'h7][22];	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/WB/IW.scala:38:7]
        info_exc_type = _RANDOM[4'h7][29:23];	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/WB/IW.scala:38:7]
        info_csr_we = _RANDOM[4'h7][30];	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/WB/IW.scala:38:7]
        info_csr_mask = {_RANDOM[4'h7][31], _RANDOM[4'h8][30:0]};	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/WB/IW.scala:38:7]
        info_csr_addr = {_RANDOM[4'h8][31], _RANDOM[4'h9][12:0]};	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/WB/IW.scala:38:7]
        info_ecode = _RANDOM[4'hA][27:13];	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/WB/IW.scala:38:7]
        info_wrong_addr = {_RANDOM[4'hA][31:28], _RANDOM[4'hB][27:0]};	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/WB/IW.scala:38:7]
        info_valid = _RANDOM[4'hB][28];	// @[src/main/scala/config/Configs.scala:43:24, :44:24, src/main/scala/stages/WB/IW.scala:38:7]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/stages/WB/IW.scala:38:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/stages/WB/IW.scala:38:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_to_bits_pc = info_pc;	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/WB/IW.scala:38:7]
  assign io_to_bits_exc_type = info_exc_type;	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/WB/IW.scala:38:7]
  assign io_to_bits_ecode = info_ecode;	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/WB/IW.scala:38:7]
  assign io_to_bits_wrong_addr = info_wrong_addr;	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/WB/IW.scala:38:7]
  assign io_flush_apply = {5{io_exc_end_0 | io_exc_start_0}};	// @[src/main/scala/stages/WB/IW.scala:38:7, :46:18, :75:{22,56}, :76:20, :80:{22,56}, :81:20]
  assign io_this_exc = info_this_exc;	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/WB/IW.scala:38:7]
  assign io_ws_we = info_is_wf;	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/WB/IW.scala:38:7]
  assign io_ws_addr = info_dest;	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/WB/IW.scala:38:7]
  assign io_ws_data = info_result;	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/WB/IW.scala:38:7]
  assign io_csr_ws_we = info_csr_we;	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/WB/IW.scala:38:7]
  assign io_csr_ws_addr = info_csr_addr[4:0];	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/WB/IW.scala:38:7, :71:18]
  assign io_csr_ws_data = info_rkd_value;	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/WB/IW.scala:38:7]
  assign io_debug_wb_pc = info_pc;	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/WB/IW.scala:38:7]
  assign io_debug_wb_rf_we = {4{io_rf_bus_we_0 & ~info_this_exc}};	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/WB/IW.scala:38:7, :53:{35,50,53}, :86:{31,48}]
  assign io_debug_wb_rf_wnum = info_dest;	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/WB/IW.scala:38:7]
  assign io_debug_wb_rf_wdata = info_result;	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/WB/IW.scala:38:7]
  assign io_rf_bus_we = io_rf_bus_we_0;	// @[src/main/scala/stages/WB/IW.scala:38:7, :53:{35,50}]
  assign io_rf_bus_waddr = {9'h0, info_dest};	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/WB/IW.scala:38:7, :55:21]
  assign io_rf_bus_wdata = info_result;	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/WB/IW.scala:38:7]
  assign io_rcsr_bus_we = info_csr_we & info_valid & ~info_this_exc;	// @[src/main/scala/config/Configs.scala:43:24, :44:24, src/main/scala/stages/WB/IW.scala:38:7, :53:53, :57:{36,51}]
  assign io_rcsr_bus_wmask = info_op_type == 10'h2 ? info_csr_mask : 32'hFFFFFFFF;	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/WB/IW.scala:38:7, :59:{27,41}]
  assign io_rcsr_bus_waddr = info_csr_addr;	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/WB/IW.scala:38:7]
  assign io_rcsr_bus_wdata = info_rkd_value;	// @[src/main/scala/config/Configs.scala:43:24, src/main/scala/stages/WB/IW.scala:38:7]
  assign io_exc_start = io_exc_start_0;	// @[src/main/scala/stages/WB/IW.scala:38:7, :75:22]
  assign io_exc_end = io_exc_end_0;	// @[src/main/scala/stages/WB/IW.scala:38:7, :80:22]
endmodule

module ICache(	// @[src/main/scala/axi/ICache.scala:21:7]
  input         clock,	// @[src/main/scala/axi/ICache.scala:21:7]
                reset,	// @[src/main/scala/axi/ICache.scala:21:7]
  output [31:0] io_axi_ar_addr,	// @[src/main/scala/axi/ICache.scala:22:14]
  output [2:0]  io_axi_ar_size,	// @[src/main/scala/axi/ICache.scala:22:14]
  output        io_axi_ar_valid,	// @[src/main/scala/axi/ICache.scala:22:14]
  input         io_axi_arready,	// @[src/main/scala/axi/ICache.scala:22:14]
  output        io_axi_r_ready,	// @[src/main/scala/axi/ICache.scala:22:14]
  input         io_axi_rvalid,	// @[src/main/scala/axi/ICache.scala:22:14]
  input  [31:0] io_axi_rdata,	// @[src/main/scala/axi/ICache.scala:22:14]
  output        io_fetch_valid,	// @[src/main/scala/axi/ICache.scala:22:14]
  output [31:0] io_fetch_bits,	// @[src/main/scala/axi/ICache.scala:22:14]
  input         io_request,	// @[src/main/scala/axi/ICache.scala:22:14]
  input  [31:0] io_addr	// @[src/main/scala/axi/ICache.scala:22:14]
);

  reg  [31:0] ar_addr;	// @[src/main/scala/axi/ICache.scala:24:22]
  reg  [2:0]  ar_size;	// @[src/main/scala/axi/ICache.scala:24:22]
  reg         ar_valid;	// @[src/main/scala/axi/ICache.scala:24:22]
  reg         r_ready;	// @[src/main/scala/axi/ICache.scala:25:22]
  reg         valid;	// @[src/main/scala/axi/ICache.scala:26:22]
  reg  [31:0] bits;	// @[src/main/scala/axi/ICache.scala:27:22]
  reg  [1:0]  state;	// @[src/main/scala/axi/ICache.scala:41:22]
  wire        _GEN = state == 2'h0;	// @[src/main/scala/axi/ICache.scala:21:7, :41:22, :42:17]
  wire        _GEN_0 = state == 2'h1;	// @[src/main/scala/axi/ICache.scala:21:7, :41:22, :42:17]
  wire        _GEN_1 = state == 2'h2;	// @[src/main/scala/axi/ICache.scala:21:7, :41:22, :42:17]
  wire        _GEN_2 = _GEN_0 & io_axi_arready;	// @[src/main/scala/axi/ICache.scala:24:22, :42:17, :57:28, :58:18]
  always @(posedge clock) begin	// @[src/main/scala/axi/ICache.scala:21:7]
    if (reset) begin	// @[src/main/scala/axi/ICache.scala:21:7]
      ar_addr <= 32'h0;	// @[src/main/scala/axi/ICache.scala:24:22]
      ar_size <= 3'h0;	// @[src/main/scala/axi/ICache.scala:21:7, :24:22]
      ar_valid <= 1'h0;	// @[src/main/scala/axi/ICache.scala:24:22]
      r_ready <= 1'h0;	// @[src/main/scala/axi/ICache.scala:25:22]
      valid <= 1'h0;	// @[src/main/scala/axi/ICache.scala:26:22]
      bits <= 32'h0;	// @[src/main/scala/axi/ICache.scala:27:22]
      state <= 2'h0;	// @[src/main/scala/axi/ICache.scala:21:7, :41:22]
    end
    else begin	// @[src/main/scala/axi/ICache.scala:21:7]
      if (_GEN & io_request) begin	// @[src/main/scala/axi/ICache.scala:24:22, :42:17, :45:24, :47:18]
        ar_addr <= io_addr;	// @[src/main/scala/axi/ICache.scala:24:22]
        ar_size <= 3'h4;	// @[src/main/scala/axi/ICache.scala:21:7, :24:22]
      end
      if (_GEN) begin	// @[src/main/scala/axi/ICache.scala:42:17]
        ar_valid <= io_request | ar_valid;	// @[src/main/scala/axi/ICache.scala:24:22, :45:24, :46:18]
        r_ready <= ~io_request & r_ready;	// @[src/main/scala/axi/ICache.scala:25:22, :45:24, :48:18]
        if (io_request)	// @[src/main/scala/axi/ICache.scala:22:14]
          state <= 2'h1;	// @[src/main/scala/axi/ICache.scala:21:7, :41:22]
      end
      else begin	// @[src/main/scala/axi/ICache.scala:42:17]
        ar_valid <= ~_GEN_2 & ar_valid;	// @[src/main/scala/axi/ICache.scala:24:22, :42:17, :57:28, :58:18]
        r_ready <= _GEN_2 | r_ready;	// @[src/main/scala/axi/ICache.scala:24:22, :25:22, :42:17, :57:28, :58:18, :59:18]
        if (_GEN_0) begin	// @[src/main/scala/axi/ICache.scala:42:17]
          if (io_axi_arready)	// @[src/main/scala/axi/ICache.scala:22:14]
            state <= 2'h2;	// @[src/main/scala/axi/ICache.scala:21:7, :41:22]
        end
        else if (_GEN_1 ? io_axi_rvalid : (&state))	// @[src/main/scala/axi/ICache.scala:41:22, :42:17, :65:27, :69:25, :82:23, :84:15]
          state <= 2'h0;	// @[src/main/scala/axi/ICache.scala:21:7, :41:22]
      end
      valid <=
        ~_GEN & (_GEN_0 ? valid : _GEN_1 ? io_axi_rvalid | valid : ~(&state) & valid);	// @[src/main/scala/axi/ICache.scala:26:22, :41:22, :42:17, :44:13, :65:27, :66:15, :82:23]
      if (~(_GEN | _GEN_0)) begin	// @[src/main/scala/axi/ICache.scala:27:22, :42:17]
        if (_GEN_1) begin	// @[src/main/scala/axi/ICache.scala:42:17]
          if (io_axi_rvalid)	// @[src/main/scala/axi/ICache.scala:22:14]
            bits <= io_axi_rdata;	// @[src/main/scala/axi/ICache.scala:27:22]
        end
        else if (&state)	// @[src/main/scala/axi/ICache.scala:41:22, :42:17]
          bits <= 32'h0;	// @[src/main/scala/axi/ICache.scala:27:22]
      end
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/axi/ICache.scala:21:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/axi/ICache.scala:21:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/axi/ICache.scala:21:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:3];	// @[src/main/scala/axi/ICache.scala:21:7]
    initial begin	// @[src/main/scala/axi/ICache.scala:21:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/axi/ICache.scala:21:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/axi/ICache.scala:21:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/axi/ICache.scala:21:7]
        for (logic [2:0] i = 3'h0; i < 3'h4; i += 3'h1) begin
          _RANDOM[i[1:0]] = `RANDOM;	// @[src/main/scala/axi/ICache.scala:21:7]
        end	// @[src/main/scala/axi/ICache.scala:21:7]
        ar_addr = _RANDOM[2'h0];	// @[src/main/scala/axi/ICache.scala:21:7, :24:22]
        ar_size = _RANDOM[2'h1][10:8];	// @[src/main/scala/axi/ICache.scala:21:7, :24:22]
        ar_valid = _RANDOM[2'h1][11];	// @[src/main/scala/axi/ICache.scala:21:7, :24:22]
        r_ready = _RANDOM[2'h1][12];	// @[src/main/scala/axi/ICache.scala:21:7, :24:22, :25:22]
        valid = _RANDOM[2'h1][13];	// @[src/main/scala/axi/ICache.scala:21:7, :24:22, :26:22]
        bits = {_RANDOM[2'h1][31:14], _RANDOM[2'h2][13:0]};	// @[src/main/scala/axi/ICache.scala:21:7, :24:22, :27:22]
        state = _RANDOM[2'h3][17:16];	// @[src/main/scala/axi/ICache.scala:21:7, :41:22]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/axi/ICache.scala:21:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/axi/ICache.scala:21:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_axi_ar_addr = ar_addr;	// @[src/main/scala/axi/ICache.scala:21:7, :24:22]
  assign io_axi_ar_size = ar_size;	// @[src/main/scala/axi/ICache.scala:21:7, :24:22]
  assign io_axi_ar_valid = ar_valid;	// @[src/main/scala/axi/ICache.scala:21:7, :24:22]
  assign io_axi_r_ready = r_ready;	// @[src/main/scala/axi/ICache.scala:21:7, :25:22]
  assign io_fetch_valid = valid;	// @[src/main/scala/axi/ICache.scala:21:7, :26:22]
  assign io_fetch_bits = bits;	// @[src/main/scala/axi/ICache.scala:21:7, :27:22]
endmodule

module DCache(	// @[src/main/scala/axi/DCache.scala:26:7]
  input         clock,	// @[src/main/scala/axi/DCache.scala:26:7]
                reset,	// @[src/main/scala/axi/DCache.scala:26:7]
  output [31:0] io_axi_ar_addr,	// @[src/main/scala/axi/DCache.scala:27:14]
  output [2:0]  io_axi_ar_size,	// @[src/main/scala/axi/DCache.scala:27:14]
  output        io_axi_ar_valid,	// @[src/main/scala/axi/DCache.scala:27:14]
  input         io_axi_arready,	// @[src/main/scala/axi/DCache.scala:27:14]
  output        io_axi_r_ready,	// @[src/main/scala/axi/DCache.scala:27:14]
  input         io_axi_rvalid,	// @[src/main/scala/axi/DCache.scala:27:14]
  input  [31:0] io_axi_rdata,	// @[src/main/scala/axi/DCache.scala:27:14]
  output [31:0] io_axi_aw_addr,	// @[src/main/scala/axi/DCache.scala:27:14]
  output [7:0]  io_axi_aw_len,	// @[src/main/scala/axi/DCache.scala:27:14]
  output [2:0]  io_axi_aw_size,	// @[src/main/scala/axi/DCache.scala:27:14]
  output        io_axi_aw_valid,	// @[src/main/scala/axi/DCache.scala:27:14]
  input         io_axi_awready,	// @[src/main/scala/axi/DCache.scala:27:14]
  output [31:0] io_axi_w_data,	// @[src/main/scala/axi/DCache.scala:27:14]
  output [3:0]  io_axi_w_strb,	// @[src/main/scala/axi/DCache.scala:27:14]
  output        io_axi_w_valid,	// @[src/main/scala/axi/DCache.scala:27:14]
  input         io_axi_wready,	// @[src/main/scala/axi/DCache.scala:27:14]
  output        io_axi_b_ready,	// @[src/main/scala/axi/DCache.scala:27:14]
  input         io_axi_bvalid,	// @[src/main/scala/axi/DCache.scala:27:14]
  output        io_exe_valid,	// @[src/main/scala/axi/DCache.scala:27:14]
  output [31:0] io_exe_bits,	// @[src/main/scala/axi/DCache.scala:27:14]
  input         io_request,	// @[src/main/scala/axi/DCache.scala:27:14]
                io_ren,	// @[src/main/scala/axi/DCache.scala:27:14]
                io_wen,	// @[src/main/scala/axi/DCache.scala:27:14]
  input  [7:0]  io_wstrb,	// @[src/main/scala/axi/DCache.scala:27:14]
  input  [31:0] io_addr,	// @[src/main/scala/axi/DCache.scala:27:14]
                io_wdata	// @[src/main/scala/axi/DCache.scala:27:14]
);

  reg  [31:0] ar_addr;	// @[src/main/scala/axi/DCache.scala:29:22]
  reg  [2:0]  ar_size;	// @[src/main/scala/axi/DCache.scala:29:22]
  reg         ar_valid;	// @[src/main/scala/axi/DCache.scala:29:22]
  reg         r_ready;	// @[src/main/scala/axi/DCache.scala:30:22]
  reg  [31:0] aw_addr;	// @[src/main/scala/axi/DCache.scala:31:22]
  reg  [7:0]  aw_len;	// @[src/main/scala/axi/DCache.scala:31:22]
  reg  [2:0]  aw_size;	// @[src/main/scala/axi/DCache.scala:31:22]
  reg         aw_valid;	// @[src/main/scala/axi/DCache.scala:31:22]
  reg  [31:0] w_data;	// @[src/main/scala/axi/DCache.scala:32:22]
  reg  [3:0]  w_strb;	// @[src/main/scala/axi/DCache.scala:32:22]
  reg         w_valid;	// @[src/main/scala/axi/DCache.scala:32:22]
  reg         b_ready;	// @[src/main/scala/axi/DCache.scala:33:22]
  reg         valid;	// @[src/main/scala/axi/DCache.scala:34:22]
  reg  [31:0] bits;	// @[src/main/scala/axi/DCache.scala:35:22]
  reg  [2:0]  state;	// @[src/main/scala/axi/DCache.scala:52:22]
  wire        _GEN = io_request & ~io_ren & io_wen;	// @[src/main/scala/axi/DCache.scala:31:22, :56:24, :57:22, :63:28]
  wire        _GEN_0 = io_axi_wready & io_axi_awready;	// @[src/main/scala/axi/DCache.scala:100:26]
  wire        _GEN_1 = state == 3'h6;	// @[src/main/scala/axi/DCache.scala:26:7, :52:22, :53:17]
  wire        _GEN_2 = _GEN_1 & io_axi_awready;	// @[src/main/scala/axi/DCache.scala:31:22, :53:17, :126:28, :127:18]
  reg         casez_tmp;	// @[src/main/scala/axi/DCache.scala:53:17, :56:24]
  wire        _GEN_3 = ~_GEN_2 & aw_valid;	// @[src/main/scala/axi/DCache.scala:31:22, :53:17, :126:28, :127:18]
  always_comb begin	// @[src/main/scala/axi/DCache.scala:31:22, :53:17, :56:24, :100:45, :118:27]
    casez (state)	// @[src/main/scala/axi/DCache.scala:31:22, :52:22, :53:17, :56:24, :100:45, :118:27]
      3'b000:
        casez_tmp = _GEN | aw_valid;	// @[src/main/scala/axi/DCache.scala:31:22, :53:17, :56:24, :57:22, :63:28, :100:45, :118:27]
      3'b001:
        casez_tmp = _GEN_3;	// @[src/main/scala/axi/DCache.scala:31:22, :53:17, :56:24, :100:45, :118:27, :126:28, :127:18]
      3'b010:
        casez_tmp = aw_valid;	// @[src/main/scala/axi/DCache.scala:31:22, :53:17, :56:24, :100:45, :118:27]
      3'b011:
        casez_tmp = aw_valid;	// @[src/main/scala/axi/DCache.scala:31:22, :53:17, :56:24, :100:45, :118:27]
      3'b100:
        casez_tmp = ~_GEN_0 & (io_axi_wready | ~io_axi_awready & aw_valid);	// @[src/main/scala/axi/DCache.scala:31:22, :53:17, :56:24, :100:{26,45}, :101:18, :105:33, :106:18, :110:34, :111:18, :118:27]
      3'b101:
        casez_tmp = ~io_axi_wready & aw_valid;	// @[src/main/scala/axi/DCache.scala:31:22, :53:17, :56:24, :100:45, :118:27, :119:18]
      3'b110:
        casez_tmp = _GEN_3;	// @[src/main/scala/axi/DCache.scala:31:22, :53:17, :56:24, :100:45, :118:27, :126:28, :127:18]
      default:
        casez_tmp = _GEN_3;	// @[src/main/scala/axi/DCache.scala:31:22, :53:17, :56:24, :100:45, :118:27, :126:28, :127:18]
    endcase	// @[src/main/scala/axi/DCache.scala:31:22, :52:22, :53:17, :56:24, :100:45, :118:27]
  end // always_comb
  reg         casez_tmp_0;	// @[src/main/scala/axi/DCache.scala:53:17, :56:24]
  wire        _GEN_4 = ~_GEN_2 & w_valid;	// @[src/main/scala/axi/DCache.scala:31:22, :32:22, :53:17, :126:28, :127:18, :128:18]
  always_comb begin	// @[src/main/scala/axi/DCache.scala:31:22, :32:22, :53:17, :56:24, :100:45, :118:27]
    casez (state)	// @[src/main/scala/axi/DCache.scala:31:22, :32:22, :52:22, :53:17, :56:24, :100:45, :118:27]
      3'b000:
        casez_tmp_0 = _GEN | w_valid;	// @[src/main/scala/axi/DCache.scala:31:22, :32:22, :53:17, :56:24, :57:22, :63:28, :100:45, :118:27]
      3'b001:
        casez_tmp_0 = _GEN_4;	// @[src/main/scala/axi/DCache.scala:31:22, :32:22, :53:17, :56:24, :100:45, :118:27, :126:28, :128:18]
      3'b010:
        casez_tmp_0 = w_valid;	// @[src/main/scala/axi/DCache.scala:31:22, :32:22, :53:17, :56:24, :100:45, :118:27]
      3'b011:
        casez_tmp_0 = w_valid;	// @[src/main/scala/axi/DCache.scala:31:22, :32:22, :53:17, :56:24, :100:45, :118:27]
      3'b100:
        casez_tmp_0 = ~(_GEN_0 | io_axi_wready) & (io_axi_awready | w_valid);	// @[src/main/scala/axi/DCache.scala:31:22, :32:22, :53:17, :56:24, :100:{26,45}, :102:18, :105:33, :107:18, :110:34, :112:18, :118:27]
      3'b101:
        casez_tmp_0 = ~io_axi_wready & w_valid;	// @[src/main/scala/axi/DCache.scala:31:22, :32:22, :53:17, :56:24, :100:45, :118:27, :119:18, :120:18]
      3'b110:
        casez_tmp_0 = _GEN_4;	// @[src/main/scala/axi/DCache.scala:31:22, :32:22, :53:17, :56:24, :100:45, :118:27, :126:28, :128:18]
      default:
        casez_tmp_0 = _GEN_4;	// @[src/main/scala/axi/DCache.scala:31:22, :32:22, :53:17, :56:24, :100:45, :118:27, :126:28, :128:18]
    endcase	// @[src/main/scala/axi/DCache.scala:31:22, :32:22, :52:22, :53:17, :56:24, :100:45, :118:27]
  end // always_comb
  reg         casez_tmp_1;	// @[src/main/scala/axi/DCache.scala:53:17, :56:24]
  wire        _GEN_5 = _GEN_2 | b_ready;	// @[src/main/scala/axi/DCache.scala:31:22, :33:22, :53:17, :126:28, :127:18, :129:18]
  always_comb begin	// @[src/main/scala/axi/DCache.scala:31:22, :33:22, :53:17, :56:24, :100:45, :118:27]
    casez (state)	// @[src/main/scala/axi/DCache.scala:31:22, :33:22, :52:22, :53:17, :56:24, :100:45, :118:27]
      3'b000:
        casez_tmp_1 = (~io_request | io_ren | ~io_wen) & b_ready;	// @[src/main/scala/axi/DCache.scala:31:22, :33:22, :53:17, :56:24, :57:22, :63:28, :100:45, :118:27]
      3'b001:
        casez_tmp_1 = _GEN_5;	// @[src/main/scala/axi/DCache.scala:31:22, :33:22, :53:17, :56:24, :100:45, :118:27, :126:28, :129:18]
      3'b010:
        casez_tmp_1 = b_ready;	// @[src/main/scala/axi/DCache.scala:31:22, :33:22, :53:17, :56:24, :100:45, :118:27]
      3'b011:
        casez_tmp_1 = b_ready;	// @[src/main/scala/axi/DCache.scala:31:22, :33:22, :53:17, :56:24, :100:45, :118:27]
      3'b100:
        casez_tmp_1 = _GEN_0 | ~(io_axi_wready | io_axi_awready) & b_ready;	// @[src/main/scala/axi/DCache.scala:31:22, :33:22, :53:17, :56:24, :100:{26,45}, :103:18, :105:33, :108:18, :110:34, :113:18, :118:27]
      3'b101:
        casez_tmp_1 = io_axi_wready | b_ready;	// @[src/main/scala/axi/DCache.scala:31:22, :33:22, :53:17, :56:24, :100:45, :118:27, :121:18]
      3'b110:
        casez_tmp_1 = _GEN_5;	// @[src/main/scala/axi/DCache.scala:31:22, :33:22, :53:17, :56:24, :100:45, :118:27, :126:28, :129:18]
      default:
        casez_tmp_1 = _GEN_5;	// @[src/main/scala/axi/DCache.scala:31:22, :33:22, :53:17, :56:24, :100:45, :118:27, :126:28, :129:18]
    endcase	// @[src/main/scala/axi/DCache.scala:31:22, :33:22, :52:22, :53:17, :56:24, :100:45, :118:27]
  end // always_comb
  wire        _GEN_6 = state == 3'h1;	// @[src/main/scala/axi/DCache.scala:26:7, :52:22, :53:17]
  reg  [2:0]  casez_tmp_2;	// @[src/main/scala/axi/DCache.scala:53:17, :56:24]
  wire [2:0]  _GEN_7 = ((&state) ? io_axi_bvalid : _GEN_6) ? 3'h0 : state;	// @[src/main/scala/axi/DCache.scala:26:7, :52:22, :53:17, :134:40, :135:15, :136:47, :143:23, :145:15]
  always_comb begin	// @[src/main/scala/axi/DCache.scala:53:17, :56:24, :78:28, :86:27, :100:45, :118:27, :126:28]
    casez (state)	// @[src/main/scala/axi/DCache.scala:52:22, :53:17, :56:24, :78:28, :86:27, :100:45, :118:27, :126:28]
      3'b000:
        casez_tmp_2 = io_request ? (io_ren ? 3'h2 : io_wen ? 3'h4 : state) : state;	// @[src/main/scala/axi/DCache.scala:26:7, :52:22, :53:17, :56:24, :57:22, :62:20, :63:28, :72:20, :78:28, :86:27, :100:45, :118:27, :126:28]
      3'b001:
        casez_tmp_2 = _GEN_7;	// @[src/main/scala/axi/DCache.scala:53:17, :56:24, :78:28, :86:27, :100:45, :118:27, :126:28, :134:40]
      3'b010:
        casez_tmp_2 = io_axi_arready ? 3'h3 : state;	// @[src/main/scala/axi/DCache.scala:26:7, :52:22, :53:17, :56:24, :78:28, :81:18, :86:27, :100:45, :118:27, :126:28]
      3'b011:
        casez_tmp_2 = io_axi_rvalid ? 3'h0 : state;	// @[src/main/scala/axi/DCache.scala:26:7, :52:22, :53:17, :56:24, :78:28, :86:27, :90:25, :100:45, :118:27, :126:28]
      3'b100:
        casez_tmp_2 =
          _GEN_0 ? 3'h7 : io_axi_wready ? 3'h6 : io_axi_awready ? 3'h5 : state;	// @[src/main/scala/axi/DCache.scala:26:7, :52:22, :53:17, :56:24, :78:28, :86:27, :100:{26,45}, :104:18, :105:33, :109:18, :110:34, :114:18, :118:27, :126:28]
      3'b101:
        casez_tmp_2 = io_axi_wready ? 3'h7 : state;	// @[src/main/scala/axi/DCache.scala:26:7, :52:22, :53:17, :56:24, :78:28, :86:27, :100:45, :118:27, :122:18, :126:28]
      3'b110:
        casez_tmp_2 = io_axi_awready ? 3'h7 : state;	// @[src/main/scala/axi/DCache.scala:26:7, :52:22, :53:17, :56:24, :78:28, :86:27, :100:45, :118:27, :126:28, :130:18]
      default:
        casez_tmp_2 = _GEN_7;	// @[src/main/scala/axi/DCache.scala:53:17, :56:24, :78:28, :86:27, :100:45, :118:27, :126:28, :134:40]
    endcase	// @[src/main/scala/axi/DCache.scala:52:22, :53:17, :56:24, :78:28, :86:27, :100:45, :118:27, :126:28]
  end // always_comb
  wire        _GEN_8 = state == 3'h0;	// @[src/main/scala/axi/DCache.scala:26:7, :52:22, :53:17]
  wire        _GEN_9 = io_request & io_ren;	// @[src/main/scala/axi/DCache.scala:29:22, :56:24, :57:22, :58:20]
  wire        _GEN_10 = ~(_GEN_8 & io_request) | io_ren | ~io_wen;	// @[src/main/scala/axi/DCache.scala:31:22, :53:17, :56:24, :57:22, :63:28]
  wire        _GEN_11 = state == 3'h2;	// @[src/main/scala/axi/DCache.scala:26:7, :52:22, :53:17]
  wire        _GEN_12 = state == 3'h3;	// @[src/main/scala/axi/DCache.scala:26:7, :52:22, :53:17]
  wire        _GEN_13 = state == 3'h4 | state == 3'h5 | _GEN_1 | (&state) | ~_GEN_6;	// @[src/main/scala/axi/DCache.scala:26:7, :35:22, :52:22, :53:17]
  wire        _GEN_14 = _GEN_11 & io_axi_arready;	// @[src/main/scala/axi/DCache.scala:29:22, :53:17, :78:28, :79:18]
  always @(posedge clock) begin	// @[src/main/scala/axi/DCache.scala:26:7]
    if (reset) begin	// @[src/main/scala/axi/DCache.scala:26:7]
      ar_addr <= 32'h0;	// @[src/main/scala/axi/DCache.scala:29:22]
      ar_size <= 3'h0;	// @[src/main/scala/axi/DCache.scala:26:7, :29:22]
      ar_valid <= 1'h0;	// @[src/main/scala/axi/DCache.scala:29:22]
      r_ready <= 1'h0;	// @[src/main/scala/axi/DCache.scala:30:22]
      aw_addr <= 32'h0;	// @[src/main/scala/axi/DCache.scala:31:22]
      aw_len <= 8'h0;	// @[src/main/scala/axi/DCache.scala:31:22]
      aw_size <= 3'h0;	// @[src/main/scala/axi/DCache.scala:26:7, :31:22]
      aw_valid <= 1'h0;	// @[src/main/scala/axi/DCache.scala:31:22]
      w_data <= 32'h0;	// @[src/main/scala/axi/DCache.scala:32:22]
      w_strb <= 4'h0;	// @[src/main/scala/axi/DCache.scala:32:22]
      w_valid <= 1'h0;	// @[src/main/scala/axi/DCache.scala:32:22]
      b_ready <= 1'h0;	// @[src/main/scala/axi/DCache.scala:33:22]
      valid <= 1'h0;	// @[src/main/scala/axi/DCache.scala:34:22]
      bits <= 32'h0;	// @[src/main/scala/axi/DCache.scala:35:22]
      state <= 3'h0;	// @[src/main/scala/axi/DCache.scala:26:7, :52:22]
    end
    else begin	// @[src/main/scala/axi/DCache.scala:26:7]
      if (_GEN_8 & _GEN_9) begin	// @[src/main/scala/axi/DCache.scala:29:22, :53:17, :56:24, :57:22, :58:20, :60:20]
        ar_addr <= io_addr;	// @[src/main/scala/axi/DCache.scala:29:22]
        ar_size <= 3'h4;	// @[src/main/scala/axi/DCache.scala:26:7, :29:22]
      end
      if (_GEN_8) begin	// @[src/main/scala/axi/DCache.scala:53:17]
        ar_valid <= _GEN_9 | ar_valid;	// @[src/main/scala/axi/DCache.scala:29:22, :56:24, :57:22, :58:20]
        r_ready <= ~_GEN_9 & r_ready;	// @[src/main/scala/axi/DCache.scala:29:22, :30:22, :56:24, :57:22, :58:20, :59:20]
      end
      else begin	// @[src/main/scala/axi/DCache.scala:53:17]
        ar_valid <= ~_GEN_14 & ar_valid;	// @[src/main/scala/axi/DCache.scala:29:22, :53:17, :78:28, :79:18]
        r_ready <= _GEN_14 | r_ready;	// @[src/main/scala/axi/DCache.scala:29:22, :30:22, :53:17, :78:28, :79:18, :80:18]
      end
      if (_GEN_10) begin	// @[src/main/scala/axi/DCache.scala:31:22, :53:17, :56:24, :57:22, :63:28]
      end
      else begin	// @[src/main/scala/axi/DCache.scala:31:22, :53:17, :56:24, :57:22, :63:28]
        aw_addr <= io_addr;	// @[src/main/scala/axi/DCache.scala:31:22]
        aw_len <= 8'h0;	// @[src/main/scala/axi/DCache.scala:31:22]
        aw_size <= 3'h4;	// @[src/main/scala/axi/DCache.scala:26:7, :31:22]
      end
      aw_valid <= casez_tmp;	// @[src/main/scala/axi/DCache.scala:31:22, :53:17, :56:24]
      if (_GEN_10) begin	// @[src/main/scala/axi/DCache.scala:31:22, :32:22, :53:17, :56:24, :57:22, :63:28]
      end
      else begin	// @[src/main/scala/axi/DCache.scala:32:22, :53:17, :56:24, :57:22, :63:28]
        w_data <= io_wdata;	// @[src/main/scala/axi/DCache.scala:32:22]
        w_strb <= io_wstrb[3:0];	// @[src/main/scala/axi/DCache.scala:32:22, :68:20]
      end
      w_valid <= casez_tmp_0;	// @[src/main/scala/axi/DCache.scala:32:22, :53:17, :56:24]
      b_ready <= casez_tmp_1;	// @[src/main/scala/axi/DCache.scala:33:22, :53:17, :56:24]
      valid <=
        ~_GEN_8 & (_GEN_11 ? valid : _GEN_12 ? io_axi_rvalid | valid : _GEN_13 & valid);	// @[src/main/scala/axi/DCache.scala:34:22, :35:22, :53:17, :55:13, :86:27, :87:15]
      if (~(_GEN_8 | _GEN_11)) begin	// @[src/main/scala/axi/DCache.scala:35:22, :53:17]
        if (_GEN_12) begin	// @[src/main/scala/axi/DCache.scala:53:17]
          if (io_axi_rvalid)	// @[src/main/scala/axi/DCache.scala:27:14]
            bits <= io_axi_rdata;	// @[src/main/scala/axi/DCache.scala:35:22]
        end
        else if (_GEN_13) begin	// @[src/main/scala/axi/DCache.scala:35:22, :53:17]
        end
        else	// @[src/main/scala/axi/DCache.scala:35:22, :53:17]
          bits <= 32'h0;	// @[src/main/scala/axi/DCache.scala:35:22]
      end
      state <= casez_tmp_2;	// @[src/main/scala/axi/DCache.scala:52:22, :53:17, :56:24]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/axi/DCache.scala:26:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/axi/DCache.scala:26:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/axi/DCache.scala:26:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:6];	// @[src/main/scala/axi/DCache.scala:26:7]
    initial begin	// @[src/main/scala/axi/DCache.scala:26:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/axi/DCache.scala:26:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/axi/DCache.scala:26:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/axi/DCache.scala:26:7]
        for (logic [2:0] i = 3'h0; i < 3'h7; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/axi/DCache.scala:26:7]
        end	// @[src/main/scala/axi/DCache.scala:26:7]
        ar_addr = _RANDOM[3'h0];	// @[src/main/scala/axi/DCache.scala:26:7, :29:22]
        ar_size = _RANDOM[3'h1][10:8];	// @[src/main/scala/axi/DCache.scala:26:7, :29:22]
        ar_valid = _RANDOM[3'h1][11];	// @[src/main/scala/axi/DCache.scala:26:7, :29:22]
        r_ready = _RANDOM[3'h1][12];	// @[src/main/scala/axi/DCache.scala:26:7, :29:22, :30:22]
        aw_addr = {_RANDOM[3'h1][31:13], _RANDOM[3'h2][12:0]};	// @[src/main/scala/axi/DCache.scala:26:7, :29:22, :31:22]
        aw_len = _RANDOM[3'h2][20:13];	// @[src/main/scala/axi/DCache.scala:26:7, :31:22]
        aw_size = _RANDOM[3'h2][23:21];	// @[src/main/scala/axi/DCache.scala:26:7, :31:22]
        aw_valid = _RANDOM[3'h2][24];	// @[src/main/scala/axi/DCache.scala:26:7, :31:22]
        w_data = {_RANDOM[3'h2][31:25], _RANDOM[3'h3][24:0]};	// @[src/main/scala/axi/DCache.scala:26:7, :31:22, :32:22]
        w_strb = _RANDOM[3'h3][28:25];	// @[src/main/scala/axi/DCache.scala:26:7, :32:22]
        w_valid = _RANDOM[3'h3][29];	// @[src/main/scala/axi/DCache.scala:26:7, :32:22]
        b_ready = _RANDOM[3'h3][30];	// @[src/main/scala/axi/DCache.scala:26:7, :32:22, :33:22]
        valid = _RANDOM[3'h3][31];	// @[src/main/scala/axi/DCache.scala:26:7, :32:22, :34:22]
        bits = _RANDOM[3'h4];	// @[src/main/scala/axi/DCache.scala:26:7, :35:22]
        state = _RANDOM[3'h6][4:2];	// @[src/main/scala/axi/DCache.scala:26:7, :52:22]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/axi/DCache.scala:26:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/axi/DCache.scala:26:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_axi_ar_addr = ar_addr;	// @[src/main/scala/axi/DCache.scala:26:7, :29:22]
  assign io_axi_ar_size = ar_size;	// @[src/main/scala/axi/DCache.scala:26:7, :29:22]
  assign io_axi_ar_valid = ar_valid;	// @[src/main/scala/axi/DCache.scala:26:7, :29:22]
  assign io_axi_r_ready = r_ready;	// @[src/main/scala/axi/DCache.scala:26:7, :30:22]
  assign io_axi_aw_addr = aw_addr;	// @[src/main/scala/axi/DCache.scala:26:7, :31:22]
  assign io_axi_aw_len = aw_len;	// @[src/main/scala/axi/DCache.scala:26:7, :31:22]
  assign io_axi_aw_size = aw_size;	// @[src/main/scala/axi/DCache.scala:26:7, :31:22]
  assign io_axi_aw_valid = aw_valid;	// @[src/main/scala/axi/DCache.scala:26:7, :31:22]
  assign io_axi_w_data = w_data;	// @[src/main/scala/axi/DCache.scala:26:7, :32:22]
  assign io_axi_w_strb = w_strb;	// @[src/main/scala/axi/DCache.scala:26:7, :32:22]
  assign io_axi_w_valid = w_valid;	// @[src/main/scala/axi/DCache.scala:26:7, :32:22]
  assign io_axi_b_ready = b_ready;	// @[src/main/scala/axi/DCache.scala:26:7, :33:22]
  assign io_exe_valid = valid;	// @[src/main/scala/axi/DCache.scala:26:7, :34:22]
  assign io_exe_bits = bits;	// @[src/main/scala/axi/DCache.scala:26:7, :35:22]
endmodule

module axi(	// @[src/main/scala/axi/axi.scala:13:7]
  input         clock,	// @[src/main/scala/axi/axi.scala:13:7]
                reset,	// @[src/main/scala/axi/axi.scala:13:7]
  input  [31:0] io_iCache_ar_addr,	// @[src/main/scala/axi/axi.scala:14:14]
  input  [2:0]  io_iCache_ar_size,	// @[src/main/scala/axi/axi.scala:14:14]
  input         io_iCache_ar_valid,	// @[src/main/scala/axi/axi.scala:14:14]
  output        io_iCache_arready,	// @[src/main/scala/axi/axi.scala:14:14]
  input         io_iCache_r_ready,	// @[src/main/scala/axi/axi.scala:14:14]
  output        io_iCache_rvalid,	// @[src/main/scala/axi/axi.scala:14:14]
  output [31:0] io_iCache_rdata,	// @[src/main/scala/axi/axi.scala:14:14]
  input  [31:0] io_dCache_ar_addr,	// @[src/main/scala/axi/axi.scala:14:14]
  input  [2:0]  io_dCache_ar_size,	// @[src/main/scala/axi/axi.scala:14:14]
  input         io_dCache_ar_valid,	// @[src/main/scala/axi/axi.scala:14:14]
  output        io_dCache_arready,	// @[src/main/scala/axi/axi.scala:14:14]
  input         io_dCache_r_ready,	// @[src/main/scala/axi/axi.scala:14:14]
  output        io_dCache_rvalid,	// @[src/main/scala/axi/axi.scala:14:14]
  output [31:0] io_dCache_rdata,	// @[src/main/scala/axi/axi.scala:14:14]
  input  [31:0] io_dCache_aw_addr,	// @[src/main/scala/axi/axi.scala:14:14]
  input  [7:0]  io_dCache_aw_len,	// @[src/main/scala/axi/axi.scala:14:14]
  input  [2:0]  io_dCache_aw_size,	// @[src/main/scala/axi/axi.scala:14:14]
  input         io_dCache_aw_valid,	// @[src/main/scala/axi/axi.scala:14:14]
  output        io_dCache_awready,	// @[src/main/scala/axi/axi.scala:14:14]
  input  [31:0] io_dCache_w_data,	// @[src/main/scala/axi/axi.scala:14:14]
  input  [3:0]  io_dCache_w_strb,	// @[src/main/scala/axi/axi.scala:14:14]
  input         io_dCache_w_valid,	// @[src/main/scala/axi/axi.scala:14:14]
  output        io_dCache_wready,	// @[src/main/scala/axi/axi.scala:14:14]
  input         io_dCache_b_ready,	// @[src/main/scala/axi/axi.scala:14:14]
  output        io_dCache_bvalid,	// @[src/main/scala/axi/axi.scala:14:14]
  output [3:0]  io_axi_arid,	// @[src/main/scala/axi/axi.scala:14:14]
  output [31:0] io_axi_araddr,	// @[src/main/scala/axi/axi.scala:14:14]
  output [2:0]  io_axi_arsize,	// @[src/main/scala/axi/axi.scala:14:14]
  output        io_axi_arvalid,	// @[src/main/scala/axi/axi.scala:14:14]
  input         io_axi_arready,	// @[src/main/scala/axi/axi.scala:14:14]
  input  [3:0]  io_axi_rid,	// @[src/main/scala/axi/axi.scala:14:14]
  input  [63:0] io_axi_rdata,	// @[src/main/scala/axi/axi.scala:14:14]
  input         io_axi_rvalid,	// @[src/main/scala/axi/axi.scala:14:14]
  output        io_axi_rready,	// @[src/main/scala/axi/axi.scala:14:14]
  output [31:0] io_axi_awaddr,	// @[src/main/scala/axi/axi.scala:14:14]
  output [7:0]  io_axi_awlen,	// @[src/main/scala/axi/axi.scala:14:14]
  output [2:0]  io_axi_awsize,	// @[src/main/scala/axi/axi.scala:14:14]
  output        io_axi_awvalid,	// @[src/main/scala/axi/axi.scala:14:14]
  input         io_axi_awready,	// @[src/main/scala/axi/axi.scala:14:14]
  output [63:0] io_axi_wdata,	// @[src/main/scala/axi/axi.scala:14:14]
  output [7:0]  io_axi_wstrb,	// @[src/main/scala/axi/axi.scala:14:14]
  output        io_axi_wvalid,	// @[src/main/scala/axi/axi.scala:14:14]
  input         io_axi_wready,	// @[src/main/scala/axi/axi.scala:14:14]
                io_axi_bvalid,	// @[src/main/scala/axi/axi.scala:14:14]
  output        io_axi_bready	// @[src/main/scala/axi/axi.scala:14:14]
);

  reg  ar_sel_lock;	// @[src/main/scala/axi/axi.scala:38:28]
  reg  ar_sel_val;	// @[src/main/scala/axi/axi.scala:39:28]
  wire _ar_id_T_1 = ~io_iCache_ar_valid & io_dCache_ar_valid;	// @[src/main/scala/axi/axi.scala:40:{50,70}]
  wire ar_id = ar_sel_lock ? ar_sel_val : _ar_id_T_1;	// @[src/main/scala/axi/axi.scala:38:28, :39:28, :40:{24,70}]
  wire io_axi_arvalid_0 = ar_id ? io_dCache_ar_valid : io_iCache_ar_valid;	// @[src/main/scala/axi/axi.scala:40:24, :59:24]
  always @(posedge clock) begin	// @[src/main/scala/axi/axi.scala:13:7]
    if (reset) begin	// @[src/main/scala/axi/axi.scala:13:7]
      ar_sel_lock <= 1'h0;	// @[src/main/scala/axi/axi.scala:13:7, :38:28]
      ar_sel_val <= 1'h0;	// @[src/main/scala/axi/axi.scala:13:7, :39:28]
    end
    else begin	// @[src/main/scala/axi/axi.scala:13:7]
      if (io_axi_arvalid_0)	// @[src/main/scala/axi/axi.scala:59:24]
        ar_sel_lock <= ~io_axi_arready;	// @[src/main/scala/axi/axi.scala:38:28, :43:26, :44:19, :46:19]
      if (~io_axi_arvalid_0 | io_axi_arready | ar_sel_lock) begin	// @[src/main/scala/axi/axi.scala:38:28, :39:28, :40:24, :42:24, :43:26, :47:19, :59:24]
      end
      else	// @[src/main/scala/axi/axi.scala:39:28, :40:24, :42:24, :43:26, :47:19]
        ar_sel_val <= _ar_id_T_1;	// @[src/main/scala/axi/axi.scala:39:28, :40:70]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/axi/axi.scala:13:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/axi/axi.scala:13:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/axi/axi.scala:13:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/scala/axi/axi.scala:13:7]
    initial begin	// @[src/main/scala/axi/axi.scala:13:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/axi/axi.scala:13:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/axi/axi.scala:13:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/axi/axi.scala:13:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/scala/axi/axi.scala:13:7]
        ar_sel_lock = _RANDOM[/*Zero width*/ 1'b0][0];	// @[src/main/scala/axi/axi.scala:13:7, :38:28]
        ar_sel_val = _RANDOM[/*Zero width*/ 1'b0][1];	// @[src/main/scala/axi/axi.scala:13:7, :38:28, :39:28]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/axi/axi.scala:13:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/axi/axi.scala:13:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_iCache_arready = io_axi_arready & ~ar_id;	// @[src/main/scala/axi/axi.scala:13:7, :40:24, :60:{39,42}]
  assign io_iCache_rvalid = io_axi_rvalid & ~(io_axi_rid[0]);	// @[src/main/scala/axi/axi.scala:13:7, :63:25, :65:{37,40}]
  assign io_iCache_rdata = io_axi_rdata[31:0];	// @[src/main/scala/axi/axi.scala:13:7, :64:20]
  assign io_dCache_arready = io_axi_arready & ar_id;	// @[src/main/scala/axi/axi.scala:13:7, :40:24, :61:39]
  assign io_dCache_rvalid = io_axi_rvalid & io_axi_rid[0];	// @[src/main/scala/axi/axi.scala:13:7, :63:25, :67:37]
  assign io_dCache_rdata = io_axi_rdata[31:0];	// @[src/main/scala/axi/axi.scala:13:7, :64:20]
  assign io_dCache_awready = io_axi_awready;	// @[src/main/scala/axi/axi.scala:13:7]
  assign io_dCache_wready = io_axi_wready;	// @[src/main/scala/axi/axi.scala:13:7]
  assign io_dCache_bvalid = io_axi_bvalid;	// @[src/main/scala/axi/axi.scala:13:7]
  assign io_axi_arid = {3'h0, ar_id};	// @[src/main/scala/axi/axi.scala:13:7, :40:24, :51:18]
  assign io_axi_araddr = ar_id ? io_dCache_ar_addr : io_iCache_ar_addr;	// @[src/main/scala/axi/axi.scala:13:7, :40:24, :52:24]
  assign io_axi_arsize = ar_id ? io_dCache_ar_size : io_iCache_ar_size;	// @[src/main/scala/axi/axi.scala:13:7, :40:24, :54:24]
  assign io_axi_arvalid = io_axi_arvalid_0;	// @[src/main/scala/axi/axi.scala:13:7, :59:24]
  assign io_axi_rready = io_axi_rid[0] ? io_dCache_r_ready : io_iCache_r_ready;	// @[src/main/scala/axi/axi.scala:13:7, :63:25, :68:26]
  assign io_axi_awaddr = io_dCache_aw_addr;	// @[src/main/scala/axi/axi.scala:13:7]
  assign io_axi_awlen = io_dCache_aw_len;	// @[src/main/scala/axi/axi.scala:13:7]
  assign io_axi_awsize = io_dCache_aw_size;	// @[src/main/scala/axi/axi.scala:13:7]
  assign io_axi_awvalid = io_dCache_aw_valid;	// @[src/main/scala/axi/axi.scala:13:7]
  assign io_axi_wdata = {32'h0, io_dCache_w_data};	// @[src/main/scala/axi/axi.scala:13:7, :29:20]
  assign io_axi_wstrb = {4'h0, io_dCache_w_strb};	// @[src/main/scala/axi/axi.scala:13:7, :30:20]
  assign io_axi_wvalid = io_dCache_w_valid;	// @[src/main/scala/axi/axi.scala:13:7]
  assign io_axi_bready = io_dCache_b_ready;	// @[src/main/scala/axi/axi.scala:13:7]
endmodule

module CSR(	// @[src/main/scala/csr/CSR.scala:30:7]
  input         clock,	// @[src/main/scala/csr/CSR.scala:30:7]
                reset,	// @[src/main/scala/csr/CSR.scala:30:7]
                io_re,	// @[src/main/scala/csr/CSR.scala:31:14]
  input  [13:0] io_raddr,	// @[src/main/scala/csr/CSR.scala:31:14]
  input         io_rf_bus_we,	// @[src/main/scala/csr/CSR.scala:31:14]
  input  [31:0] io_rf_bus_wmask,	// @[src/main/scala/csr/CSR.scala:31:14]
  input  [13:0] io_rf_bus_waddr,	// @[src/main/scala/csr/CSR.scala:31:14]
  input  [31:0] io_rf_bus_wdata,	// @[src/main/scala/csr/CSR.scala:31:14]
                io_info_pc,	// @[src/main/scala/csr/CSR.scala:31:14]
  input  [6:0]  io_info_exc_type,	// @[src/main/scala/csr/CSR.scala:31:14]
  input  [14:0] io_info_ecode,	// @[src/main/scala/csr/CSR.scala:31:14]
  input  [31:0] io_info_wrong_addr,	// @[src/main/scala/csr/CSR.scala:31:14]
  input         io_start,	// @[src/main/scala/csr/CSR.scala:31:14]
                io_end,	// @[src/main/scala/csr/CSR.scala:31:14]
  output [31:0] io_rdata,	// @[src/main/scala/csr/CSR.scala:31:14]
  output [63:0] io_counter,	// @[src/main/scala/csr/CSR.scala:31:14]
  output        io_exc_bus_en,	// @[src/main/scala/csr/CSR.scala:31:14]
  output [31:0] io_exc_bus_pc	// @[src/main/scala/csr/CSR.scala:31:14]
);

  reg  [22:0] info_zero;	// @[src/main/scala/csr/regs.scala:36:30]
  reg  [1:0]  info_datm;	// @[src/main/scala/csr/regs.scala:36:30]
  reg  [1:0]  info_datf;	// @[src/main/scala/csr/regs.scala:36:30]
  reg         info_pg;	// @[src/main/scala/csr/regs.scala:36:30]
  reg         info_da;	// @[src/main/scala/csr/regs.scala:36:30]
  reg         info_ie;	// @[src/main/scala/csr/regs.scala:36:30]
  reg  [1:0]  info_plv;	// @[src/main/scala/csr/regs.scala:36:30]
  reg  [28:0] info_1_zero;	// @[src/main/scala/csr/regs.scala:55:30]
  reg         info_1_pie;	// @[src/main/scala/csr/regs.scala:55:30]
  reg  [1:0]  info_1_pplv;	// @[src/main/scala/csr/regs.scala:55:30]
  reg  [30:0] info_2_zero;	// @[src/main/scala/csr/regs.scala:68:30]
  reg         info_2_fpe;	// @[src/main/scala/csr/regs.scala:68:30]
  reg  [18:0] info_3_zero2;	// @[src/main/scala/csr/regs.scala:83:30]
  reg  [1:0]  info_3_lie_12_11;	// @[src/main/scala/csr/regs.scala:83:30]
  reg         info_3_zero1;	// @[src/main/scala/csr/regs.scala:83:30]
  reg  [9:0]  info_3_lie_9_0;	// @[src/main/scala/csr/regs.scala:83:30]
  reg         info_4_zero3;	// @[src/main/scala/csr/regs.scala:103:30]
  reg  [8:0]  info_4_esubcode;	// @[src/main/scala/csr/regs.scala:103:30]
  reg  [5:0]  info_4_ecode;	// @[src/main/scala/csr/regs.scala:103:30]
  reg  [2:0]  info_4_zero2;	// @[src/main/scala/csr/regs.scala:103:30]
  reg         info_4_is_12;	// @[src/main/scala/csr/regs.scala:103:30]
  reg         info_4_is_11;	// @[src/main/scala/csr/regs.scala:103:30]
  reg         info_4_zero1;	// @[src/main/scala/csr/regs.scala:103:30]
  reg  [7:0]  info_4_is_9_2;	// @[src/main/scala/csr/regs.scala:103:30]
  reg  [1:0]  info_4_is_1_0;	// @[src/main/scala/csr/regs.scala:103:30]
  reg  [31:0] info_5_pc;	// @[src/main/scala/csr/regs.scala:115:30]
  reg  [31:0] info_6_vaddr;	// @[src/main/scala/csr/regs.scala:127:30]
  reg  [25:0] info_7_va;	// @[src/main/scala/csr/regs.scala:140:30]
  reg  [5:0]  info_7_zero;	// @[src/main/scala/csr/regs.scala:140:30]
  reg  [31:0] info_8_data;	// @[src/main/scala/csr/regs.scala:152:30]
  reg  [31:0] info_9_data;	// @[src/main/scala/csr/regs.scala:166:30]
  reg  [31:0] info_10_data;	// @[src/main/scala/csr/regs.scala:176:30]
  reg  [31:0] info_11_data;	// @[src/main/scala/csr/regs.scala:186:30]
  reg  [31:0] info_12_tid;	// @[src/main/scala/csr/regs.scala:198:30]
  reg  [3:0]  info_13_zero;	// @[src/main/scala/csr/regs.scala:213:34]
  reg  [25:0] info_13_initval;	// @[src/main/scala/csr/regs.scala:213:34]
  reg         info_13_preiodic;	// @[src/main/scala/csr/regs.scala:213:34]
  reg         info_13_en;	// @[src/main/scala/csr/regs.scala:213:34]
  reg  [3:0]  info_14_zero;	// @[src/main/scala/csr/regs.scala:226:30]
  reg  [27:0] info_14_timeval;	// @[src/main/scala/csr/regs.scala:226:30]
  reg  [30:0] info_15_zero;	// @[src/main/scala/csr/regs.scala:243:30]
  reg         info_15_clr;	// @[src/main/scala/csr/regs.scala:243:30]
  reg  [63:0] stable_counter;	// @[src/main/scala/csr/CSR.scala:97:31]
  reg  [27:0] TVAL_edge;	// @[src/main/scala/csr/CSR.scala:139:32]
  wire        start =
    io_start
    | (|({info_4_is_12, info_4_is_11, info_4_is_9_2, info_4_is_1_0}
         & {info_3_lie_12_11, info_3_lie_9_0})) & info_ie;	// @[src/main/scala/csr/CSR.scala:144:{20,95}, :145:20, :146:{24,36,40}, src/main/scala/csr/regs.scala:36:30, :83:30, :103:30]
  wire [2:0]  wdata_1 =
    io_rf_bus_wdata[2:0] & io_rf_bus_wmask[2:0] | {info_1_pie, info_1_pplv}
    & ~(io_rf_bus_wmask[2:0]);	// @[src/main/scala/config/Configs.scala:88:{12,20,28,30}, src/main/scala/csr/CSR.scala:31:14, :118:55, src/main/scala/csr/regs.scala:55:30]
  wire [12:0] _GEN = {info_3_lie_12_11, info_3_zero1, info_3_lie_9_0};	// @[src/main/scala/csr/CSR.scala:118:55, src/main/scala/csr/regs.scala:83:30]
  wire [12:0] _GEN_0 =
    (io_rf_bus_wdata[12:0] & io_rf_bus_wmask[12:0] | _GEN & ~(io_rf_bus_wmask[12:0]))
    & 13'h1BFF | _GEN & 13'h400;	// @[src/main/scala/config/Configs.scala:88:{12,20,28,30}, src/main/scala/csr/CSR.scala:31:14, :118:55]
  wire [31:0] _info_T_60 = {info_7_va, info_7_zero};	// @[src/main/scala/csr/CSR.scala:118:55, src/main/scala/csr/regs.scala:140:30]
  wire [31:0] _info_T_64 =
    (io_rf_bus_wdata & io_rf_bus_wmask | _info_T_60 & ~io_rf_bus_wmask) & 32'hFFFFFFC0
    | _info_T_60 & 32'h3F;	// @[src/main/scala/config/Configs.scala:88:{12,20,28,30}, src/main/scala/csr/CSR.scala:118:55]
  wire [8:0]  wdata =
    io_rf_bus_wdata[8:0] & io_rf_bus_wmask[8:0]
    | {info_datm, info_datf, info_pg, info_da, info_ie, info_plv}
    & ~(io_rf_bus_wmask[8:0]);	// @[src/main/scala/config/Configs.scala:88:{12,20,28,30}, src/main/scala/csr/CSR.scala:31:14, :118:55, src/main/scala/csr/regs.scala:36:30]
  wire        _GEN_1 = io_rf_bus_we & io_rf_bus_waddr == 14'h0;	// @[src/main/scala/csr/CSR.scala:105:21, :115:22, :117:{28,38}, src/main/scala/csr/regs.scala:21:10, :36:30]
  wire        _GEN_2 = io_rf_bus_we & io_rf_bus_waddr == 14'h1;	// @[src/main/scala/csr/CSR.scala:115:22, :117:{28,38}, src/main/scala/csr/regs.scala:21:10, :55:30]
  wire        _GEN_3 = io_rf_bus_waddr == 14'h5;	// @[src/main/scala/csr/CSR.scala:117:28]
  wire        _GEN_4 = io_rf_bus_we & _GEN_3;	// @[src/main/scala/csr/CSR.scala:115:22, :117:{28,38}, src/main/scala/csr/regs.scala:21:10, :103:30]
  wire        _GEN_5 = io_rf_bus_waddr == 14'h41;	// @[src/main/scala/csr/CSR.scala:117:28]
  wire [27:0] wdata_13 =
    io_rf_bus_wdata[27:0] & io_rf_bus_wmask[27:0]
    | {info_13_initval, info_13_preiodic, info_13_en} & ~(io_rf_bus_wmask[27:0]);	// @[src/main/scala/config/Configs.scala:88:{12,20,28,30}, src/main/scala/csr/CSR.scala:31:14, :118:55, src/main/scala/csr/regs.scala:213:34]
  wire        _GEN_6 = io_rf_bus_waddr == 14'h42;	// @[src/main/scala/csr/CSR.scala:117:28]
  wire        _GEN_7 = io_rf_bus_waddr == 14'h44;	// @[src/main/scala/csr/CSR.scala:117:28]
  wire        wdata_15 =
    io_rf_bus_wdata[0] & io_rf_bus_wmask[0] | info_15_clr & ~(io_rf_bus_wmask[0]);	// @[src/main/scala/config/Configs.scala:88:{12,20,28,30}, src/main/scala/csr/CSR.scala:31:14, src/main/scala/csr/regs.scala:243:30]
  wire        _GEN_8 = info_14_timeval == 28'h0;	// @[src/main/scala/csr/CSR.scala:132:29, src/main/scala/csr/regs.scala:226:30]
  always @(posedge clock) begin	// @[src/main/scala/csr/CSR.scala:30:7]
    if (reset) begin	// @[src/main/scala/csr/CSR.scala:30:7]
      info_zero <= 23'h0;	// @[src/main/scala/csr/regs.scala:36:30]
      info_datm <= 2'h0;	// @[src/main/scala/csr/regs.scala:36:30]
      info_datf <= 2'h0;	// @[src/main/scala/csr/regs.scala:36:30]
      info_pg <= 1'h0;	// @[src/main/scala/csr/regs.scala:36:30]
      info_da <= 1'h1;	// @[src/main/scala/csr/regs.scala:36:30]
      info_ie <= 1'h0;	// @[src/main/scala/csr/regs.scala:36:30]
      info_plv <= 2'h0;	// @[src/main/scala/csr/regs.scala:36:30]
      info_1_zero <= 29'h0;	// @[src/main/scala/csr/regs.scala:55:30]
      info_1_pie <= 1'h0;	// @[src/main/scala/csr/regs.scala:55:30]
      info_1_pplv <= 2'h0;	// @[src/main/scala/csr/regs.scala:55:30]
      info_2_zero <= 31'h0;	// @[src/main/scala/csr/regs.scala:68:30]
      info_2_fpe <= 1'h0;	// @[src/main/scala/csr/regs.scala:68:30]
      info_3_zero2 <= 19'h0;	// @[src/main/scala/csr/regs.scala:83:30]
      info_3_lie_12_11 <= 2'h0;	// @[src/main/scala/csr/regs.scala:83:30]
      info_3_zero1 <= 1'h0;	// @[src/main/scala/csr/regs.scala:83:30]
      info_3_lie_9_0 <= 10'h0;	// @[src/main/scala/csr/regs.scala:83:30]
      info_4_zero3 <= 1'h0;	// @[src/main/scala/csr/regs.scala:103:30]
      info_4_esubcode <= 9'h0;	// @[src/main/scala/csr/regs.scala:103:30]
      info_4_ecode <= 6'h0;	// @[src/main/scala/csr/regs.scala:103:30]
      info_4_zero2 <= 3'h0;	// @[src/main/scala/csr/regs.scala:103:30]
      info_4_is_12 <= 1'h0;	// @[src/main/scala/csr/regs.scala:103:30]
      info_4_is_11 <= 1'h0;	// @[src/main/scala/csr/regs.scala:103:30]
      info_4_zero1 <= 1'h0;	// @[src/main/scala/csr/regs.scala:103:30]
      info_4_is_9_2 <= 8'h0;	// @[src/main/scala/csr/regs.scala:103:30]
      info_4_is_1_0 <= 2'h0;	// @[src/main/scala/csr/regs.scala:103:30]
      info_5_pc <= 32'h0;	// @[src/main/scala/csr/regs.scala:115:30]
      info_6_vaddr <= 32'h0;	// @[src/main/scala/csr/regs.scala:127:30]
      info_7_va <= 26'h0;	// @[src/main/scala/csr/regs.scala:140:30]
      info_7_zero <= 6'h0;	// @[src/main/scala/csr/regs.scala:140:30]
      info_8_data <= 32'h0;	// @[src/main/scala/csr/regs.scala:152:30]
      info_9_data <= 32'h0;	// @[src/main/scala/csr/regs.scala:166:30]
      info_10_data <= 32'h0;	// @[src/main/scala/csr/regs.scala:176:30]
      info_11_data <= 32'h0;	// @[src/main/scala/csr/regs.scala:186:30]
      info_12_tid <= 32'h0;	// @[src/main/scala/csr/regs.scala:198:30]
      info_13_zero <= 4'h0;	// @[src/main/scala/csr/regs.scala:213:34]
      info_13_initval <= 26'h0;	// @[src/main/scala/csr/regs.scala:213:34]
      info_13_preiodic <= 1'h0;	// @[src/main/scala/csr/regs.scala:213:34]
      info_13_en <= 1'h0;	// @[src/main/scala/csr/regs.scala:213:34]
      info_14_zero <= 4'h0;	// @[src/main/scala/csr/regs.scala:226:30]
      info_14_timeval <= 28'h1;	// @[src/main/scala/csr/regs.scala:226:30, :228:18]
      info_15_zero <= 31'h0;	// @[src/main/scala/csr/regs.scala:243:30]
      info_15_clr <= 1'h0;	// @[src/main/scala/csr/regs.scala:243:30]
      stable_counter <= 64'h0;	// @[src/main/scala/csr/CSR.scala:97:31]
    end
    else begin	// @[src/main/scala/csr/CSR.scala:30:7]
      if (_GEN_1) begin	// @[src/main/scala/csr/CSR.scala:115:22, :117:38, src/main/scala/csr/regs.scala:21:10, :36:30]
        info_zero <= 23'h0;	// @[src/main/scala/csr/regs.scala:36:30]
        info_datm <= wdata[8:7];	// @[src/main/scala/config/Configs.scala:88:20, src/main/scala/csr/regs.scala:21:65, :36:30]
        info_datf <= wdata[6:5];	// @[src/main/scala/config/Configs.scala:88:20, src/main/scala/csr/regs.scala:21:65, :36:30]
        info_pg <= wdata[4];	// @[src/main/scala/config/Configs.scala:88:20, src/main/scala/csr/regs.scala:21:65, :36:30]
        info_da <= wdata[3];	// @[src/main/scala/config/Configs.scala:88:20, src/main/scala/csr/regs.scala:21:65, :36:30]
      end
      if (io_end) begin	// @[src/main/scala/csr/CSR.scala:31:14]
        info_ie <= info_1_pie;	// @[src/main/scala/csr/regs.scala:36:30, :55:30]
        info_plv <= info_1_pplv;	// @[src/main/scala/csr/regs.scala:36:30, :55:30]
      end
      else begin	// @[src/main/scala/csr/CSR.scala:31:14]
        info_ie <= ~start & (_GEN_1 ? wdata[2] : info_ie);	// @[src/main/scala/config/Configs.scala:88:20, src/main/scala/csr/CSR.scala:115:22, :117:38, :146:24, :150:15, :154:20, src/main/scala/csr/regs.scala:21:{10,65}, :36:30]
        if (start)	// @[src/main/scala/csr/CSR.scala:146:24]
          info_plv <= 2'h0;	// @[src/main/scala/csr/regs.scala:36:30]
        else if (_GEN_1)	// @[src/main/scala/csr/CSR.scala:115:22, :117:38, src/main/scala/csr/regs.scala:21:10, :36:30]
          info_plv <= wdata[1:0];	// @[src/main/scala/config/Configs.scala:88:20, src/main/scala/csr/regs.scala:21:65, :36:30]
      end
      if (_GEN_2)	// @[src/main/scala/csr/CSR.scala:115:22, :117:38, src/main/scala/csr/regs.scala:21:10, :55:30]
        info_1_zero <= 29'h0;	// @[src/main/scala/csr/regs.scala:55:30]
      if (start) begin	// @[src/main/scala/csr/CSR.scala:146:24]
        info_1_pie <= info_ie;	// @[src/main/scala/csr/regs.scala:36:30, :55:30]
        info_1_pplv <= info_plv;	// @[src/main/scala/csr/regs.scala:36:30, :55:30]
        info_4_esubcode <= {8'h0, io_info_ecode == 15'h48};	// @[src/main/scala/csr/CSR.scala:165:{25,46}, src/main/scala/csr/regs.scala:103:30]
        info_4_ecode <=
          (|info_4_is_1_0) | (|info_4_is_9_2) | info_4_is_11 | info_4_is_12
            ? 6'h0
            : io_info_exc_type[5:0];	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/csr/CSR.scala:31:14, :159:27, :160:27, src/main/scala/csr/regs.scala:103:30]
        info_5_pc <= (|info_4_is_1_0) ? io_info_pc + 32'h4 : io_info_pc;	// @[src/main/scala/csr/CSR.scala:159:27, :166:{23,58}, src/main/scala/csr/regs.scala:103:30, :115:30]
        if (io_info_exc_type == 7'h9 | io_info_exc_type == 7'h48
            | io_info_exc_type == 7'h8)	// @[src/main/scala/config/Configs.scala:93:28]
          info_6_vaddr <= io_info_wrong_addr;	// @[src/main/scala/csr/regs.scala:127:30]
      end
      else begin	// @[src/main/scala/csr/CSR.scala:146:24]
        if (_GEN_2) begin	// @[src/main/scala/csr/CSR.scala:115:22, :117:38, src/main/scala/csr/regs.scala:21:10, :55:30]
          info_1_pie <= wdata_1[2];	// @[src/main/scala/config/Configs.scala:88:20, src/main/scala/csr/regs.scala:21:65, :55:30]
          info_1_pplv <= wdata_1[1:0];	// @[src/main/scala/config/Configs.scala:88:20, src/main/scala/csr/regs.scala:21:65, :55:30]
        end
        if (_GEN_4) begin	// @[src/main/scala/csr/CSR.scala:115:22, :117:38, src/main/scala/csr/regs.scala:21:10, :103:30]
          info_4_esubcode <= 9'h0;	// @[src/main/scala/csr/regs.scala:103:30]
          info_4_ecode <= 6'h0;	// @[src/main/scala/csr/regs.scala:103:30]
        end
        if (io_rf_bus_we & io_rf_bus_waddr == 14'h6)	// @[src/main/scala/csr/CSR.scala:115:22, :117:{28,38}, src/main/scala/csr/regs.scala:21:10, :115:30]
          info_5_pc <= io_rf_bus_wdata & io_rf_bus_wmask | info_5_pc & ~io_rf_bus_wmask;	// @[src/main/scala/config/Configs.scala:88:{12,20,28,30}, src/main/scala/csr/regs.scala:115:30]
        if (io_rf_bus_we & io_rf_bus_waddr == 14'h7)	// @[src/main/scala/csr/CSR.scala:115:22, :117:{28,38}, src/main/scala/csr/regs.scala:21:10, :127:30]
          info_6_vaddr <=
            io_rf_bus_wdata & io_rf_bus_wmask | info_6_vaddr & ~io_rf_bus_wmask;	// @[src/main/scala/config/Configs.scala:88:{12,20,28,30}, src/main/scala/csr/regs.scala:127:30]
      end
      if (io_rf_bus_we & io_rf_bus_waddr == 14'h2) begin	// @[src/main/scala/csr/CSR.scala:115:22, :117:{28,38}, src/main/scala/csr/regs.scala:21:10, :68:30]
        info_2_zero <= 31'h0;	// @[src/main/scala/csr/regs.scala:68:30]
        info_2_fpe <=
          io_rf_bus_wdata[0] & io_rf_bus_wmask[0] | info_2_fpe & ~(io_rf_bus_wmask[0]);	// @[src/main/scala/config/Configs.scala:88:{12,20,28,30}, src/main/scala/csr/CSR.scala:31:14, src/main/scala/csr/regs.scala:68:30]
      end
      if (io_rf_bus_we & io_rf_bus_waddr == 14'h4) begin	// @[src/main/scala/csr/CSR.scala:115:22, :117:{28,38}, src/main/scala/csr/regs.scala:21:10, :83:30]
        info_3_zero2 <= 19'h0;	// @[src/main/scala/csr/regs.scala:83:30]
        info_3_lie_12_11 <= _GEN_0[12:11];	// @[src/main/scala/config/Configs.scala:88:{20,28}, src/main/scala/csr/regs.scala:21:65, :83:30]
        info_3_zero1 <= _GEN_0[10];	// @[src/main/scala/config/Configs.scala:88:{20,28}, src/main/scala/csr/regs.scala:21:65, :83:30]
        info_3_lie_9_0 <= _GEN_0[9:0];	// @[src/main/scala/config/Configs.scala:88:{20,28}, src/main/scala/csr/regs.scala:21:65, :83:30]
      end
      info_4_zero3 <= ~_GEN_4 & info_4_zero3;	// @[src/main/scala/csr/CSR.scala:115:22, :117:38, src/main/scala/csr/regs.scala:21:10, :103:30]
      if (_GEN_4) begin	// @[src/main/scala/csr/CSR.scala:115:22, :117:38, src/main/scala/csr/regs.scala:21:10, :103:30]
        info_4_zero2 <= 3'h0;	// @[src/main/scala/csr/regs.scala:103:30]
        info_4_is_9_2 <= 8'h0;	// @[src/main/scala/csr/regs.scala:103:30]
        info_4_is_1_0 <=
          io_rf_bus_wdata[1:0] & io_rf_bus_wmask[1:0] | info_4_is_1_0
          & ~(io_rf_bus_wmask[1:0]);	// @[src/main/scala/config/Configs.scala:88:{12,20,28,30}, src/main/scala/csr/CSR.scala:31:14, src/main/scala/csr/regs.scala:103:30]
      end
      info_4_is_12 <= ~_GEN_4 & info_4_is_12;	// @[src/main/scala/csr/CSR.scala:115:22, :117:38, src/main/scala/csr/regs.scala:21:10, :103:30]
      info_4_is_11 <=
        info_13_en & _GEN_8 & TVAL_edge == 28'h1
        | (~io_rf_bus_we | ~(_GEN_7 & wdata_15) & ~_GEN_3) & info_4_is_11;	// @[src/main/scala/config/Configs.scala:88:20, src/main/scala/csr/CSR.scala:115:22, :117:{28,38}, :121:59, :122:28, :132:29, :139:32, :140:{21,50,63,71}, :141:22, src/main/scala/csr/regs.scala:103:30, :213:34, :228:18]
      info_4_zero1 <= ~_GEN_4 & info_4_zero1;	// @[src/main/scala/csr/CSR.scala:115:22, :117:38, src/main/scala/csr/regs.scala:21:10, :103:30]
      if (io_rf_bus_we & io_rf_bus_waddr == 14'hC) begin	// @[src/main/scala/csr/CSR.scala:115:22, :117:{28,38}, src/main/scala/csr/regs.scala:21:10, :140:30]
        info_7_va <= _info_T_64[31:6];	// @[src/main/scala/config/Configs.scala:88:20, src/main/scala/csr/regs.scala:21:65, :140:30]
        info_7_zero <= _info_T_64[5:0];	// @[src/main/scala/config/Configs.scala:88:20, src/main/scala/csr/regs.scala:21:65, :140:30]
      end
      if (io_rf_bus_we & io_rf_bus_waddr == 14'h30)	// @[src/main/scala/csr/CSR.scala:115:22, :117:{28,38}, src/main/scala/csr/regs.scala:21:10, :152:30]
        info_8_data <= io_rf_bus_wdata & io_rf_bus_wmask | info_8_data & ~io_rf_bus_wmask;	// @[src/main/scala/config/Configs.scala:88:{12,20,28,30}, src/main/scala/csr/regs.scala:152:30]
      if (io_rf_bus_we & io_rf_bus_waddr == 14'h31)	// @[src/main/scala/csr/CSR.scala:115:22, :117:{28,38}, src/main/scala/csr/regs.scala:21:10, :166:30]
        info_9_data <= io_rf_bus_wdata & io_rf_bus_wmask | info_9_data & ~io_rf_bus_wmask;	// @[src/main/scala/config/Configs.scala:88:{12,20,28,30}, src/main/scala/csr/regs.scala:166:30]
      if (io_rf_bus_we & io_rf_bus_waddr == 14'h32)	// @[src/main/scala/csr/CSR.scala:115:22, :117:{28,38}, src/main/scala/csr/regs.scala:21:10, :176:30]
        info_10_data <=
          io_rf_bus_wdata & io_rf_bus_wmask | info_10_data & ~io_rf_bus_wmask;	// @[src/main/scala/config/Configs.scala:88:{12,20,28,30}, src/main/scala/csr/regs.scala:176:30]
      if (io_rf_bus_we & io_rf_bus_waddr == 14'h33)	// @[src/main/scala/csr/CSR.scala:115:22, :117:{28,38}, src/main/scala/csr/regs.scala:21:10, :186:30]
        info_11_data <=
          io_rf_bus_wdata & io_rf_bus_wmask | info_11_data & ~io_rf_bus_wmask;	// @[src/main/scala/config/Configs.scala:88:{12,20,28,30}, src/main/scala/csr/regs.scala:186:30]
      if (io_rf_bus_we & io_rf_bus_waddr == 14'h40)	// @[src/main/scala/csr/CSR.scala:115:22, :117:{28,38}, src/main/scala/csr/regs.scala:21:10, :198:30]
        info_12_tid <= io_rf_bus_wdata & io_rf_bus_wmask | info_12_tid & ~io_rf_bus_wmask;	// @[src/main/scala/config/Configs.scala:88:{12,20,28,30}, src/main/scala/csr/regs.scala:198:30]
      if (io_rf_bus_we & _GEN_5) begin	// @[src/main/scala/csr/CSR.scala:115:22, :117:{28,38}, src/main/scala/csr/regs.scala:21:10, :213:34]
        info_13_zero <= 4'h0;	// @[src/main/scala/csr/regs.scala:213:34]
        info_13_initval <= wdata_13[27:2];	// @[src/main/scala/config/Configs.scala:88:20, src/main/scala/csr/regs.scala:21:65, :213:34]
        info_13_preiodic <= wdata_13[1];	// @[src/main/scala/config/Configs.scala:88:20, src/main/scala/csr/regs.scala:21:65, :213:34]
        info_13_en <= wdata_13[0];	// @[src/main/scala/config/Configs.scala:88:20, src/main/scala/csr/regs.scala:21:65, :213:34]
      end
      if (io_rf_bus_we & _GEN_6)	// @[src/main/scala/csr/CSR.scala:115:22, :117:{28,38}, src/main/scala/csr/regs.scala:21:10, :226:30]
        info_14_zero <= 4'h0;	// @[src/main/scala/csr/regs.scala:226:30]
      if (info_13_en) begin	// @[src/main/scala/csr/regs.scala:213:34]
        if (_GEN_8)	// @[src/main/scala/csr/CSR.scala:132:29]
          info_14_timeval <= info_13_preiodic ? {info_13_initval, 2'h1} + 28'hA : 28'h0;	// @[src/main/scala/csr/CSR.scala:133:{31,82}, src/main/scala/csr/regs.scala:213:34, :226:30]
        else	// @[src/main/scala/csr/CSR.scala:132:29]
          info_14_timeval <= info_14_timeval - 28'h1;	// @[src/main/scala/csr/CSR.scala:135:46, src/main/scala/csr/regs.scala:226:30]
      end
      else if (io_rf_bus_we) begin	// @[src/main/scala/csr/CSR.scala:31:14]
        if (_GEN_6)	// @[src/main/scala/csr/CSR.scala:117:28]
          info_14_timeval <= {27'h0, info_14_timeval[0]};	// @[src/main/scala/config/Configs.scala:88:28, src/main/scala/csr/regs.scala:21:65, :226:30]
        else if (_GEN_5)	// @[src/main/scala/csr/CSR.scala:117:28]
          info_14_timeval <= {wdata_13[27:2], 2'h1} + 28'hA;	// @[src/main/scala/config/Configs.scala:88:20, src/main/scala/csr/CSR.scala:125:{37,66}, src/main/scala/csr/regs.scala:226:30]
      end
      if (io_rf_bus_we & _GEN_7) begin	// @[src/main/scala/csr/CSR.scala:115:22, :117:{28,38}, src/main/scala/csr/regs.scala:21:10, :243:30]
        info_15_zero <= 31'h0;	// @[src/main/scala/csr/regs.scala:243:30]
        info_15_clr <= wdata_15;	// @[src/main/scala/config/Configs.scala:88:20, src/main/scala/csr/regs.scala:243:30]
      end
      if (&stable_counter)	// @[src/main/scala/csr/CSR.scala:97:31, :98:40]
        stable_counter <= 64'h0;	// @[src/main/scala/csr/CSR.scala:97:31]
      else	// @[src/main/scala/csr/CSR.scala:98:40]
        stable_counter <= stable_counter + 64'h1;	// @[src/main/scala/csr/CSR.scala:97:31, :98:85]
    end
    TVAL_edge <= info_14_timeval;	// @[src/main/scala/csr/CSR.scala:139:32, src/main/scala/csr/regs.scala:226:30]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/csr/CSR.scala:30:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/csr/CSR.scala:30:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/csr/CSR.scala:30:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:18];	// @[src/main/scala/csr/CSR.scala:30:7]
    initial begin	// @[src/main/scala/csr/CSR.scala:30:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/csr/CSR.scala:30:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/csr/CSR.scala:30:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/csr/CSR.scala:30:7]
        for (logic [4:0] i = 5'h0; i < 5'h13; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/csr/CSR.scala:30:7]
        end	// @[src/main/scala/csr/CSR.scala:30:7]
        info_zero = _RANDOM[5'h0][22:0];	// @[src/main/scala/csr/CSR.scala:30:7, src/main/scala/csr/regs.scala:36:30]
        info_datm = _RANDOM[5'h0][24:23];	// @[src/main/scala/csr/CSR.scala:30:7, src/main/scala/csr/regs.scala:36:30]
        info_datf = _RANDOM[5'h0][26:25];	// @[src/main/scala/csr/CSR.scala:30:7, src/main/scala/csr/regs.scala:36:30]
        info_pg = _RANDOM[5'h0][27];	// @[src/main/scala/csr/CSR.scala:30:7, src/main/scala/csr/regs.scala:36:30]
        info_da = _RANDOM[5'h0][28];	// @[src/main/scala/csr/CSR.scala:30:7, src/main/scala/csr/regs.scala:36:30]
        info_ie = _RANDOM[5'h0][29];	// @[src/main/scala/csr/CSR.scala:30:7, src/main/scala/csr/regs.scala:36:30]
        info_plv = _RANDOM[5'h0][31:30];	// @[src/main/scala/csr/CSR.scala:30:7, src/main/scala/csr/regs.scala:36:30]
        info_1_zero = _RANDOM[5'h1][28:0];	// @[src/main/scala/csr/CSR.scala:30:7, src/main/scala/csr/regs.scala:55:30]
        info_1_pie = _RANDOM[5'h1][29];	// @[src/main/scala/csr/CSR.scala:30:7, src/main/scala/csr/regs.scala:55:30]
        info_1_pplv = _RANDOM[5'h1][31:30];	// @[src/main/scala/csr/CSR.scala:30:7, src/main/scala/csr/regs.scala:55:30]
        info_2_zero = _RANDOM[5'h2][30:0];	// @[src/main/scala/csr/CSR.scala:30:7, src/main/scala/csr/regs.scala:68:30]
        info_2_fpe = _RANDOM[5'h2][31];	// @[src/main/scala/csr/CSR.scala:30:7, src/main/scala/csr/regs.scala:68:30]
        info_3_zero2 = _RANDOM[5'h3][18:0];	// @[src/main/scala/csr/CSR.scala:30:7, src/main/scala/csr/regs.scala:83:30]
        info_3_lie_12_11 = _RANDOM[5'h3][20:19];	// @[src/main/scala/csr/CSR.scala:30:7, src/main/scala/csr/regs.scala:83:30]
        info_3_zero1 = _RANDOM[5'h3][21];	// @[src/main/scala/csr/CSR.scala:30:7, src/main/scala/csr/regs.scala:83:30]
        info_3_lie_9_0 = _RANDOM[5'h3][31:22];	// @[src/main/scala/csr/CSR.scala:30:7, src/main/scala/csr/regs.scala:83:30]
        info_4_zero3 = _RANDOM[5'h4][0];	// @[src/main/scala/csr/CSR.scala:30:7, src/main/scala/csr/regs.scala:103:30]
        info_4_esubcode = _RANDOM[5'h4][9:1];	// @[src/main/scala/csr/CSR.scala:30:7, src/main/scala/csr/regs.scala:103:30]
        info_4_ecode = _RANDOM[5'h4][15:10];	// @[src/main/scala/csr/CSR.scala:30:7, src/main/scala/csr/regs.scala:103:30]
        info_4_zero2 = _RANDOM[5'h4][18:16];	// @[src/main/scala/csr/CSR.scala:30:7, src/main/scala/csr/regs.scala:103:30]
        info_4_is_12 = _RANDOM[5'h4][19];	// @[src/main/scala/csr/CSR.scala:30:7, src/main/scala/csr/regs.scala:103:30]
        info_4_is_11 = _RANDOM[5'h4][20];	// @[src/main/scala/csr/CSR.scala:30:7, src/main/scala/csr/regs.scala:103:30]
        info_4_zero1 = _RANDOM[5'h4][21];	// @[src/main/scala/csr/CSR.scala:30:7, src/main/scala/csr/regs.scala:103:30]
        info_4_is_9_2 = _RANDOM[5'h4][29:22];	// @[src/main/scala/csr/CSR.scala:30:7, src/main/scala/csr/regs.scala:103:30]
        info_4_is_1_0 = _RANDOM[5'h4][31:30];	// @[src/main/scala/csr/CSR.scala:30:7, src/main/scala/csr/regs.scala:103:30]
        info_5_pc = _RANDOM[5'h5];	// @[src/main/scala/csr/CSR.scala:30:7, src/main/scala/csr/regs.scala:115:30]
        info_6_vaddr = _RANDOM[5'h6];	// @[src/main/scala/csr/CSR.scala:30:7, src/main/scala/csr/regs.scala:127:30]
        info_7_va = _RANDOM[5'h7][25:0];	// @[src/main/scala/csr/CSR.scala:30:7, src/main/scala/csr/regs.scala:140:30]
        info_7_zero = _RANDOM[5'h7][31:26];	// @[src/main/scala/csr/CSR.scala:30:7, src/main/scala/csr/regs.scala:140:30]
        info_8_data = _RANDOM[5'h8];	// @[src/main/scala/csr/CSR.scala:30:7, src/main/scala/csr/regs.scala:152:30]
        info_9_data = _RANDOM[5'h9];	// @[src/main/scala/csr/CSR.scala:30:7, src/main/scala/csr/regs.scala:166:30]
        info_10_data = _RANDOM[5'hA];	// @[src/main/scala/csr/CSR.scala:30:7, src/main/scala/csr/regs.scala:176:30]
        info_11_data = _RANDOM[5'hB];	// @[src/main/scala/csr/CSR.scala:30:7, src/main/scala/csr/regs.scala:186:30]
        info_12_tid = _RANDOM[5'hC];	// @[src/main/scala/csr/CSR.scala:30:7, src/main/scala/csr/regs.scala:198:30]
        info_13_zero = _RANDOM[5'hD][3:0];	// @[src/main/scala/csr/CSR.scala:30:7, src/main/scala/csr/regs.scala:213:34]
        info_13_initval = _RANDOM[5'hD][29:4];	// @[src/main/scala/csr/CSR.scala:30:7, src/main/scala/csr/regs.scala:213:34]
        info_13_preiodic = _RANDOM[5'hD][30];	// @[src/main/scala/csr/CSR.scala:30:7, src/main/scala/csr/regs.scala:213:34]
        info_13_en = _RANDOM[5'hD][31];	// @[src/main/scala/csr/CSR.scala:30:7, src/main/scala/csr/regs.scala:213:34]
        info_14_zero = _RANDOM[5'hE][3:0];	// @[src/main/scala/csr/CSR.scala:30:7, src/main/scala/csr/regs.scala:226:30]
        info_14_timeval = _RANDOM[5'hE][31:4];	// @[src/main/scala/csr/CSR.scala:30:7, src/main/scala/csr/regs.scala:226:30]
        info_15_zero = _RANDOM[5'hF][30:0];	// @[src/main/scala/csr/CSR.scala:30:7, src/main/scala/csr/regs.scala:243:30]
        info_15_clr = _RANDOM[5'hF][31];	// @[src/main/scala/csr/CSR.scala:30:7, src/main/scala/csr/regs.scala:243:30]
        stable_counter = {_RANDOM[5'h10], _RANDOM[5'h11]};	// @[src/main/scala/csr/CSR.scala:30:7, :97:31]
        TVAL_edge = _RANDOM[5'h12][27:0];	// @[src/main/scala/csr/CSR.scala:30:7, :139:32]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/csr/CSR.scala:30:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/csr/CSR.scala:30:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_rdata =
    ~io_re | io_raddr == 14'h44
      ? 32'h0
      : io_raddr == 14'h42
          ? {info_14_zero, info_14_timeval}
          : io_raddr == 14'h41
              ? {info_13_zero, info_13_initval, info_13_preiodic, info_13_en}
              : io_raddr == 14'h40
                  ? info_12_tid
                  : io_raddr == 14'h33
                      ? info_11_data
                      : io_raddr == 14'h32
                          ? info_10_data
                          : io_raddr == 14'h31
                              ? info_9_data
                              : io_raddr == 14'h30
                                  ? info_8_data
                                  : io_raddr == 14'hC
                                      ? {info_7_va, info_7_zero}
                                      : io_raddr == 14'h7
                                          ? info_6_vaddr
                                          : io_raddr == 14'h6
                                              ? info_5_pc
                                              : io_raddr == 14'h5
                                                  ? {info_4_zero3,
                                                     info_4_esubcode,
                                                     info_4_ecode,
                                                     info_4_zero2,
                                                     info_4_is_12,
                                                     info_4_is_11,
                                                     info_4_zero1,
                                                     info_4_is_9_2,
                                                     info_4_is_1_0}
                                                  : io_raddr == 14'h4
                                                      ? {info_3_zero2,
                                                         info_3_lie_12_11,
                                                         info_3_zero1,
                                                         info_3_lie_9_0}
                                                      : io_raddr == 14'h2
                                                          ? {info_2_zero, info_2_fpe}
                                                          : io_raddr == 14'h1
                                                              ? {info_1_zero,
                                                                 info_1_pie,
                                                                 info_1_pplv}
                                                              : io_raddr == 14'h0
                                                                  ? {info_zero,
                                                                     info_datm,
                                                                     info_datf,
                                                                     info_pg,
                                                                     info_da,
                                                                     info_ie,
                                                                     info_plv}
                                                                  : 32'h0;	// @[src/main/scala/csr/CSR.scala:30:7, :102:12, :103:15, :105:{21,31}, :106:28, :107:39, src/main/scala/csr/regs.scala:36:30, :55:30, :68:30, :83:30, :103:30, :115:30, :127:30, :140:30, :152:30, :166:30, :176:30, :186:30, :198:30, :213:34, :226:30]
  assign io_counter = stable_counter;	// @[src/main/scala/csr/CSR.scala:30:7, :97:31]
  assign io_exc_bus_en = io_end | start;	// @[src/main/scala/csr/CSR.scala:30:7, :146:24, :150:15, :181:16, :185:19]
  assign io_exc_bus_pc = io_end ? info_5_pc : start ? {info_7_va, info_7_zero} : 32'h0;	// @[src/main/scala/csr/CSR.scala:30:7, :146:24, :149:14, :150:15, :178:{19,34}, :181:16, :186:19, src/main/scala/csr/regs.scala:115:30, :140:30]
endmodule

module controller(	// @[src/main/scala/controller/controller.scala:42:7]
  input         io_es_we,	// @[src/main/scala/controller/controller.scala:43:14]
  input  [4:0]  io_es_addr,	// @[src/main/scala/controller/controller.scala:43:14]
  input  [31:0] io_es_data,	// @[src/main/scala/controller/controller.scala:43:14]
  input         io_ms_we,	// @[src/main/scala/controller/controller.scala:43:14]
  input  [4:0]  io_ms_addr,	// @[src/main/scala/controller/controller.scala:43:14]
  input  [31:0] io_ms_data,	// @[src/main/scala/controller/controller.scala:43:14]
  input         io_ws_we,	// @[src/main/scala/controller/controller.scala:43:14]
  input  [4:0]  io_ws_addr,	// @[src/main/scala/controller/controller.scala:43:14]
  input  [31:0] io_ws_data,	// @[src/main/scala/controller/controller.scala:43:14]
  input         io_csr_es_we,	// @[src/main/scala/controller/controller.scala:43:14]
  input  [4:0]  io_csr_es_addr,	// @[src/main/scala/controller/controller.scala:43:14]
  input  [31:0] io_csr_es_data,	// @[src/main/scala/controller/controller.scala:43:14]
  input         io_csr_ms_we,	// @[src/main/scala/controller/controller.scala:43:14]
  input  [4:0]  io_csr_ms_addr,	// @[src/main/scala/controller/controller.scala:43:14]
  input  [31:0] io_csr_ms_data,	// @[src/main/scala/controller/controller.scala:43:14]
  input         io_csr_ws_we,	// @[src/main/scala/controller/controller.scala:43:14]
  input  [4:0]  io_csr_ws_addr,	// @[src/main/scala/controller/controller.scala:43:14]
  input  [31:0] io_csr_ws_data,	// @[src/main/scala/controller/controller.scala:43:14]
  input  [4:0]  io_ds_reg_info_addr_0,	// @[src/main/scala/controller/controller.scala:43:14]
                io_ds_reg_info_addr_1,	// @[src/main/scala/controller/controller.scala:43:14]
  input  [13:0] io_ds_reg_info_csr_addr,	// @[src/main/scala/controller/controller.scala:43:14]
  input  [31:0] io_ds_reg_info_ini_data_0,	// @[src/main/scala/controller/controller.scala:43:14]
                io_ds_reg_info_ini_data_1,	// @[src/main/scala/controller/controller.scala:43:14]
                io_ds_reg_info_csr_ini_data,	// @[src/main/scala/controller/controller.scala:43:14]
  output [31:0] io_ds_reg_data_data_0,	// @[src/main/scala/controller/controller.scala:43:14]
                io_ds_reg_data_data_1,	// @[src/main/scala/controller/controller.scala:43:14]
                io_ds_reg_data_csr_val,	// @[src/main/scala/controller/controller.scala:43:14]
  output        io_flush_en_4,	// @[src/main/scala/controller/controller.scala:43:14]
  input  [4:0]  io_flush_apply_4	// @[src/main/scala/controller/controller.scala:43:14]
);

  assign io_ds_reg_data_data_0 =
    io_ds_reg_info_addr_0 == io_es_addr & io_es_we & (|io_ds_reg_info_addr_0)
      ? io_es_data
      : io_ds_reg_info_addr_0 == io_ms_addr & io_ms_we & (|io_ds_reg_info_addr_0)
          ? io_ms_data
          : io_ds_reg_info_addr_0 == io_ws_addr & io_ws_we & (|io_ds_reg_info_addr_0)
              ? io_ws_data
              : io_ds_reg_info_ini_data_0;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/controller/controller.scala:42:7, :74:{15,30,42,50}, :75:{15,30,42}, :76:{15,30,42}]
  assign io_ds_reg_data_data_1 =
    io_ds_reg_info_addr_1 == io_es_addr & io_es_we & (|io_ds_reg_info_addr_1)
      ? io_es_data
      : io_ds_reg_info_addr_1 == io_ms_addr & io_ms_we & (|io_ds_reg_info_addr_1)
          ? io_ms_data
          : io_ds_reg_info_addr_1 == io_ws_addr & io_ws_we & (|io_ds_reg_info_addr_1)
              ? io_ws_data
              : io_ds_reg_info_ini_data_1;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/controller/controller.scala:42:7, :74:{15,30,42,50}, :75:{15,30,42}, :76:{15,30,42}]
  assign io_ds_reg_data_csr_val =
    io_ds_reg_info_csr_addr == {9'h0, io_csr_es_addr} & io_csr_es_we
      ? io_csr_es_data
      : io_ds_reg_info_csr_addr == {9'h0, io_csr_ms_addr} & io_csr_ms_we
          ? io_csr_ms_data
          : io_ds_reg_info_csr_addr == {9'h0, io_csr_ws_addr} & io_csr_ws_we
              ? io_csr_ws_data
              : io_ds_reg_info_csr_ini_data;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/controller/controller.scala:42:7, :62:{13,32}, :63:{13,32}, :64:{13,32}]
  assign io_flush_en_4 = io_flush_apply_4[4];	// @[src/main/scala/controller/controller.scala:42:7, :55:5]
endmodule

module Top(	// @[src/main/scala/stages/Top.scala:44:7]
  input         clock,	// @[src/main/scala/stages/Top.scala:44:7]
                reset,	// @[src/main/scala/stages/Top.scala:44:7]
                io_axi_aclock,	// @[src/main/scala/stages/Top.scala:45:14]
                io_axi_areset,	// @[src/main/scala/stages/Top.scala:45:14]
  output [3:0]  io_axi_arid,	// @[src/main/scala/stages/Top.scala:45:14]
  output [31:0] io_axi_araddr,	// @[src/main/scala/stages/Top.scala:45:14]
  output [7:0]  io_axi_arlen,	// @[src/main/scala/stages/Top.scala:45:14]
  output [2:0]  io_axi_arsize,	// @[src/main/scala/stages/Top.scala:45:14]
  output [1:0]  io_axi_arburst,	// @[src/main/scala/stages/Top.scala:45:14]
                io_axi_arlock,	// @[src/main/scala/stages/Top.scala:45:14]
  output [3:0]  io_axi_arcache,	// @[src/main/scala/stages/Top.scala:45:14]
  output [2:0]  io_axi_arprot,	// @[src/main/scala/stages/Top.scala:45:14]
  output        io_axi_arvalid,	// @[src/main/scala/stages/Top.scala:45:14]
  input         io_axi_arready,	// @[src/main/scala/stages/Top.scala:45:14]
  input  [3:0]  io_axi_rid,	// @[src/main/scala/stages/Top.scala:45:14]
  input  [63:0] io_axi_rdata,	// @[src/main/scala/stages/Top.scala:45:14]
  input  [1:0]  io_axi_rresp,	// @[src/main/scala/stages/Top.scala:45:14]
  input         io_axi_rlast,	// @[src/main/scala/stages/Top.scala:45:14]
                io_axi_rvalid,	// @[src/main/scala/stages/Top.scala:45:14]
  output        io_axi_rready,	// @[src/main/scala/stages/Top.scala:45:14]
  output [3:0]  io_axi_awid,	// @[src/main/scala/stages/Top.scala:45:14]
  output [31:0] io_axi_awaddr,	// @[src/main/scala/stages/Top.scala:45:14]
  output [7:0]  io_axi_awlen,	// @[src/main/scala/stages/Top.scala:45:14]
  output [2:0]  io_axi_awsize,	// @[src/main/scala/stages/Top.scala:45:14]
  output [1:0]  io_axi_awburst,	// @[src/main/scala/stages/Top.scala:45:14]
                io_axi_awlock,	// @[src/main/scala/stages/Top.scala:45:14]
  output [3:0]  io_axi_awcache,	// @[src/main/scala/stages/Top.scala:45:14]
  output [2:0]  io_axi_awprot,	// @[src/main/scala/stages/Top.scala:45:14]
  output        io_axi_awvalid,	// @[src/main/scala/stages/Top.scala:45:14]
  input         io_axi_awready,	// @[src/main/scala/stages/Top.scala:45:14]
  output [3:0]  io_axi_wid,	// @[src/main/scala/stages/Top.scala:45:14]
  output [63:0] io_axi_wdata,	// @[src/main/scala/stages/Top.scala:45:14]
  output [7:0]  io_axi_wstrb,	// @[src/main/scala/stages/Top.scala:45:14]
  output        io_axi_wlast,	// @[src/main/scala/stages/Top.scala:45:14]
                io_axi_wvalid,	// @[src/main/scala/stages/Top.scala:45:14]
  input         io_axi_wready,	// @[src/main/scala/stages/Top.scala:45:14]
  input  [3:0]  io_axi_bid,	// @[src/main/scala/stages/Top.scala:45:14]
  input  [1:0]  io_axi_bresp,	// @[src/main/scala/stages/Top.scala:45:14]
  input         io_axi_bvalid,	// @[src/main/scala/stages/Top.scala:45:14]
  output        io_axi_bready,	// @[src/main/scala/stages/Top.scala:45:14]
  output [31:0] io_debug_wb_pc,	// @[src/main/scala/stages/Top.scala:45:14]
  output [3:0]  io_debug_wb_rf_we,	// @[src/main/scala/stages/Top.scala:45:14]
  output [4:0]  io_debug_wb_rf_wnum,	// @[src/main/scala/stages/Top.scala:45:14]
  output [31:0] io_debug_wb_rf_wdata	// @[src/main/scala/stages/Top.scala:45:14]
);

  wire [31:0] _ctrl_io_ds_reg_data_data_0;	// @[src/main/scala/stages/Top.scala:56:22]
  wire [31:0] _ctrl_io_ds_reg_data_data_1;	// @[src/main/scala/stages/Top.scala:56:22]
  wire [31:0] _ctrl_io_ds_reg_data_csr_val;	// @[src/main/scala/stages/Top.scala:56:22]
  wire        _ctrl_io_flush_en_4;	// @[src/main/scala/stages/Top.scala:56:22]
  wire [31:0] _csr_io_rdata;	// @[src/main/scala/stages/Top.scala:55:22]
  wire [63:0] _csr_io_counter;	// @[src/main/scala/stages/Top.scala:55:22]
  wire        _csr_io_exc_bus_en;	// @[src/main/scala/stages/Top.scala:55:22]
  wire [31:0] _csr_io_exc_bus_pc;	// @[src/main/scala/stages/Top.scala:55:22]
  wire        _axi_io_iCache_arready;	// @[src/main/scala/stages/Top.scala:54:22]
  wire        _axi_io_iCache_rvalid;	// @[src/main/scala/stages/Top.scala:54:22]
  wire [31:0] _axi_io_iCache_rdata;	// @[src/main/scala/stages/Top.scala:54:22]
  wire        _axi_io_dCache_arready;	// @[src/main/scala/stages/Top.scala:54:22]
  wire        _axi_io_dCache_rvalid;	// @[src/main/scala/stages/Top.scala:54:22]
  wire [31:0] _axi_io_dCache_rdata;	// @[src/main/scala/stages/Top.scala:54:22]
  wire        _axi_io_dCache_awready;	// @[src/main/scala/stages/Top.scala:54:22]
  wire        _axi_io_dCache_wready;	// @[src/main/scala/stages/Top.scala:54:22]
  wire        _axi_io_dCache_bvalid;	// @[src/main/scala/stages/Top.scala:54:22]
  wire [31:0] _dcache_io_axi_ar_addr;	// @[src/main/scala/stages/Top.scala:53:22]
  wire [2:0]  _dcache_io_axi_ar_size;	// @[src/main/scala/stages/Top.scala:53:22]
  wire        _dcache_io_axi_ar_valid;	// @[src/main/scala/stages/Top.scala:53:22]
  wire        _dcache_io_axi_r_ready;	// @[src/main/scala/stages/Top.scala:53:22]
  wire [31:0] _dcache_io_axi_aw_addr;	// @[src/main/scala/stages/Top.scala:53:22]
  wire [7:0]  _dcache_io_axi_aw_len;	// @[src/main/scala/stages/Top.scala:53:22]
  wire [2:0]  _dcache_io_axi_aw_size;	// @[src/main/scala/stages/Top.scala:53:22]
  wire        _dcache_io_axi_aw_valid;	// @[src/main/scala/stages/Top.scala:53:22]
  wire [31:0] _dcache_io_axi_w_data;	// @[src/main/scala/stages/Top.scala:53:22]
  wire [3:0]  _dcache_io_axi_w_strb;	// @[src/main/scala/stages/Top.scala:53:22]
  wire        _dcache_io_axi_w_valid;	// @[src/main/scala/stages/Top.scala:53:22]
  wire        _dcache_io_axi_b_ready;	// @[src/main/scala/stages/Top.scala:53:22]
  wire        _dcache_io_exe_valid;	// @[src/main/scala/stages/Top.scala:53:22]
  wire [31:0] _dcache_io_exe_bits;	// @[src/main/scala/stages/Top.scala:53:22]
  wire [31:0] _icache_io_axi_ar_addr;	// @[src/main/scala/stages/Top.scala:52:22]
  wire [2:0]  _icache_io_axi_ar_size;	// @[src/main/scala/stages/Top.scala:52:22]
  wire        _icache_io_axi_ar_valid;	// @[src/main/scala/stages/Top.scala:52:22]
  wire        _icache_io_axi_r_ready;	// @[src/main/scala/stages/Top.scala:52:22]
  wire        _icache_io_fetch_valid;	// @[src/main/scala/stages/Top.scala:52:22]
  wire [31:0] _icache_io_fetch_bits;	// @[src/main/scala/stages/Top.scala:52:22]
  wire [31:0] _ws_io_to_bits_pc;	// @[src/main/scala/stages/Top.scala:51:22]
  wire [6:0]  _ws_io_to_bits_exc_type;	// @[src/main/scala/stages/Top.scala:51:22]
  wire [14:0] _ws_io_to_bits_ecode;	// @[src/main/scala/stages/Top.scala:51:22]
  wire [31:0] _ws_io_to_bits_wrong_addr;	// @[src/main/scala/stages/Top.scala:51:22]
  wire [4:0]  _ws_io_flush_apply;	// @[src/main/scala/stages/Top.scala:51:22]
  wire        _ws_io_this_exc;	// @[src/main/scala/stages/Top.scala:51:22]
  wire        _ws_io_ws_we;	// @[src/main/scala/stages/Top.scala:51:22]
  wire [4:0]  _ws_io_ws_addr;	// @[src/main/scala/stages/Top.scala:51:22]
  wire [31:0] _ws_io_ws_data;	// @[src/main/scala/stages/Top.scala:51:22]
  wire        _ws_io_csr_ws_we;	// @[src/main/scala/stages/Top.scala:51:22]
  wire [4:0]  _ws_io_csr_ws_addr;	// @[src/main/scala/stages/Top.scala:51:22]
  wire [31:0] _ws_io_csr_ws_data;	// @[src/main/scala/stages/Top.scala:51:22]
  wire        _ws_io_rf_bus_we;	// @[src/main/scala/stages/Top.scala:51:22]
  wire [13:0] _ws_io_rf_bus_waddr;	// @[src/main/scala/stages/Top.scala:51:22]
  wire [31:0] _ws_io_rf_bus_wdata;	// @[src/main/scala/stages/Top.scala:51:22]
  wire        _ws_io_rcsr_bus_we;	// @[src/main/scala/stages/Top.scala:51:22]
  wire [31:0] _ws_io_rcsr_bus_wmask;	// @[src/main/scala/stages/Top.scala:51:22]
  wire [13:0] _ws_io_rcsr_bus_waddr;	// @[src/main/scala/stages/Top.scala:51:22]
  wire [31:0] _ws_io_rcsr_bus_wdata;	// @[src/main/scala/stages/Top.scala:51:22]
  wire        _ws_io_exc_start;	// @[src/main/scala/stages/Top.scala:51:22]
  wire        _ws_io_exc_end;	// @[src/main/scala/stages/Top.scala:51:22]
  wire        _ms_io_to_valid;	// @[src/main/scala/stages/Top.scala:50:22]
  wire [31:0] _ms_io_to_bits_pc;	// @[src/main/scala/stages/Top.scala:50:22]
  wire [9:0]  _ms_io_to_bits_op_type;	// @[src/main/scala/stages/Top.scala:50:22]
  wire        _ms_io_to_bits_is_wf;	// @[src/main/scala/stages/Top.scala:50:22]
  wire [4:0]  _ms_io_to_bits_dest;	// @[src/main/scala/stages/Top.scala:50:22]
  wire [31:0] _ms_io_to_bits_rkd_value;	// @[src/main/scala/stages/Top.scala:50:22]
  wire [31:0] _ms_io_to_bits_result;	// @[src/main/scala/stages/Top.scala:50:22]
  wire        _ms_io_to_bits_this_exc;	// @[src/main/scala/stages/Top.scala:50:22]
  wire [6:0]  _ms_io_to_bits_exc_type;	// @[src/main/scala/stages/Top.scala:50:22]
  wire        _ms_io_to_bits_csr_we;	// @[src/main/scala/stages/Top.scala:50:22]
  wire [31:0] _ms_io_to_bits_csr_mask;	// @[src/main/scala/stages/Top.scala:50:22]
  wire [13:0] _ms_io_to_bits_csr_addr;	// @[src/main/scala/stages/Top.scala:50:22]
  wire [14:0] _ms_io_to_bits_ecode;	// @[src/main/scala/stages/Top.scala:50:22]
  wire [31:0] _ms_io_to_bits_wrong_addr;	// @[src/main/scala/stages/Top.scala:50:22]
  wire        _ms_io_this_exc;	// @[src/main/scala/stages/Top.scala:50:22]
  wire        _ms_io_ms_we;	// @[src/main/scala/stages/Top.scala:50:22]
  wire [4:0]  _ms_io_ms_addr;	// @[src/main/scala/stages/Top.scala:50:22]
  wire [31:0] _ms_io_ms_data;	// @[src/main/scala/stages/Top.scala:50:22]
  wire        _ms_io_csr_ms_we;	// @[src/main/scala/stages/Top.scala:50:22]
  wire [4:0]  _ms_io_csr_ms_addr;	// @[src/main/scala/stages/Top.scala:50:22]
  wire [31:0] _ms_io_csr_ms_data;	// @[src/main/scala/stages/Top.scala:50:22]
  wire        _es_io_from_ready;	// @[src/main/scala/stages/Top.scala:49:22]
  wire        _es_io_to_valid;	// @[src/main/scala/stages/Top.scala:49:22]
  wire [31:0] _es_io_to_bits_pc;	// @[src/main/scala/stages/Top.scala:49:22]
  wire [9:0]  _es_io_to_bits_op_type;	// @[src/main/scala/stages/Top.scala:49:22]
  wire        _es_io_to_bits_is_wf;	// @[src/main/scala/stages/Top.scala:49:22]
  wire [4:0]  _es_io_to_bits_dest;	// @[src/main/scala/stages/Top.scala:49:22]
  wire [31:0] _es_io_to_bits_rkd_value;	// @[src/main/scala/stages/Top.scala:49:22]
  wire [31:0] _es_io_to_bits_result;	// @[src/main/scala/stages/Top.scala:49:22]
  wire        _es_io_to_bits_this_exc;	// @[src/main/scala/stages/Top.scala:49:22]
  wire [6:0]  _es_io_to_bits_exc_type;	// @[src/main/scala/stages/Top.scala:49:22]
  wire        _es_io_to_bits_csr_we;	// @[src/main/scala/stages/Top.scala:49:22]
  wire [31:0] _es_io_to_bits_csr_mask;	// @[src/main/scala/stages/Top.scala:49:22]
  wire [13:0] _es_io_to_bits_csr_addr;	// @[src/main/scala/stages/Top.scala:49:22]
  wire [14:0] _es_io_to_bits_ecode;	// @[src/main/scala/stages/Top.scala:49:22]
  wire [31:0] _es_io_to_bits_wrong_addr;	// @[src/main/scala/stages/Top.scala:49:22]
  wire        _es_io_this_exc;	// @[src/main/scala/stages/Top.scala:49:22]
  wire        _es_io_es_we;	// @[src/main/scala/stages/Top.scala:49:22]
  wire [4:0]  _es_io_es_addr;	// @[src/main/scala/stages/Top.scala:49:22]
  wire [31:0] _es_io_es_data;	// @[src/main/scala/stages/Top.scala:49:22]
  wire        _es_io_csr_es_we;	// @[src/main/scala/stages/Top.scala:49:22]
  wire [4:0]  _es_io_csr_es_addr;	// @[src/main/scala/stages/Top.scala:49:22]
  wire [31:0] _es_io_csr_es_data;	// @[src/main/scala/stages/Top.scala:49:22]
  wire        _es_io_request;	// @[src/main/scala/stages/Top.scala:49:22]
  wire        _es_io_ren;	// @[src/main/scala/stages/Top.scala:49:22]
  wire        _es_io_wen;	// @[src/main/scala/stages/Top.scala:49:22]
  wire [7:0]  _es_io_wstrb;	// @[src/main/scala/stages/Top.scala:49:22]
  wire [31:0] _es_io_addr;	// @[src/main/scala/stages/Top.scala:49:22]
  wire [31:0] _es_io_wdata;	// @[src/main/scala/stages/Top.scala:49:22]
  wire        _ds_io_from_ready;	// @[src/main/scala/stages/Top.scala:48:22]
  wire        _ds_io_to_valid;	// @[src/main/scala/stages/Top.scala:48:22]
  wire [31:0] _ds_io_to_bits_pc;	// @[src/main/scala/stages/Top.scala:48:22]
  wire [3:0]  _ds_io_to_bits_func_type;	// @[src/main/scala/stages/Top.scala:48:22]
  wire [9:0]  _ds_io_to_bits_op_type;	// @[src/main/scala/stages/Top.scala:48:22]
  wire        _ds_io_to_bits_is_wf;	// @[src/main/scala/stages/Top.scala:48:22]
  wire [4:0]  _ds_io_to_bits_dest;	// @[src/main/scala/stages/Top.scala:48:22]
  wire [31:0] _ds_io_to_bits_rkd_value;	// @[src/main/scala/stages/Top.scala:48:22]
  wire [31:0] _ds_io_to_bits_src1;	// @[src/main/scala/stages/Top.scala:48:22]
  wire [31:0] _ds_io_to_bits_src2;	// @[src/main/scala/stages/Top.scala:48:22]
  wire        _ds_io_to_bits_this_exc;	// @[src/main/scala/stages/Top.scala:48:22]
  wire [6:0]  _ds_io_to_bits_exc_type;	// @[src/main/scala/stages/Top.scala:48:22]
  wire        _ds_io_to_bits_csr_we;	// @[src/main/scala/stages/Top.scala:48:22]
  wire [31:0] _ds_io_to_bits_csr_mask;	// @[src/main/scala/stages/Top.scala:48:22]
  wire [13:0] _ds_io_to_bits_csr_addr;	// @[src/main/scala/stages/Top.scala:48:22]
  wire [31:0] _ds_io_to_bits_csr_val;	// @[src/main/scala/stages/Top.scala:48:22]
  wire [14:0] _ds_io_to_bits_ecode;	// @[src/main/scala/stages/Top.scala:48:22]
  wire [31:0] _ds_io_to_bits_wrong_addr;	// @[src/main/scala/stages/Top.scala:48:22]
  wire [4:0]  _ds_io_ds_reg_info_addr_0;	// @[src/main/scala/stages/Top.scala:48:22]
  wire [4:0]  _ds_io_ds_reg_info_addr_1;	// @[src/main/scala/stages/Top.scala:48:22]
  wire [13:0] _ds_io_ds_reg_info_csr_addr;	// @[src/main/scala/stages/Top.scala:48:22]
  wire [31:0] _ds_io_ds_reg_info_ini_data_0;	// @[src/main/scala/stages/Top.scala:48:22]
  wire [31:0] _ds_io_ds_reg_info_ini_data_1;	// @[src/main/scala/stages/Top.scala:48:22]
  wire [31:0] _ds_io_ds_reg_info_csr_ini_data;	// @[src/main/scala/stages/Top.scala:48:22]
  wire        _ds_io_this_exc;	// @[src/main/scala/stages/Top.scala:48:22]
  wire        _ds_io_csr_re;	// @[src/main/scala/stages/Top.scala:48:22]
  wire [13:0] _ds_io_csr_raddr;	// @[src/main/scala/stages/Top.scala:48:22]
  wire        _ds_io_br_bus_br_taken;	// @[src/main/scala/stages/Top.scala:48:22]
  wire [31:0] _ds_io_br_bus_br_target;	// @[src/main/scala/stages/Top.scala:48:22]
  wire        _fs_io_to_valid;	// @[src/main/scala/stages/Top.scala:47:22]
  wire [31:0] _fs_io_to_bits_pc;	// @[src/main/scala/stages/Top.scala:47:22]
  wire [31:0] _fs_io_to_bits_inst;	// @[src/main/scala/stages/Top.scala:47:22]
  wire        _fs_io_to_bits_this_exc;	// @[src/main/scala/stages/Top.scala:47:22]
  wire [6:0]  _fs_io_to_bits_exc_type;	// @[src/main/scala/stages/Top.scala:47:22]
  wire [31:0] _fs_io_to_bits_wrong_addr;	// @[src/main/scala/stages/Top.scala:47:22]
  wire        _fs_io_request;	// @[src/main/scala/stages/Top.scala:47:22]
  wire [31:0] _fs_io_addr;	// @[src/main/scala/stages/Top.scala:47:22]
  reg         fs_io_from_valid_REG;	// @[src/main/scala/stages/Top.scala:67:30]
  always @(posedge clock)	// @[src/main/scala/stages/Top.scala:44:7]
    fs_io_from_valid_REG <= ~reset;	// @[src/main/scala/stages/Top.scala:67:{30,31}]
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/stages/Top.scala:44:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/stages/Top.scala:44:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/stages/Top.scala:44:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/scala/stages/Top.scala:44:7]
    initial begin	// @[src/main/scala/stages/Top.scala:44:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/stages/Top.scala:44:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/stages/Top.scala:44:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/stages/Top.scala:44:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/scala/stages/Top.scala:44:7]
        fs_io_from_valid_REG = _RANDOM[/*Zero width*/ 1'b0][0];	// @[src/main/scala/stages/Top.scala:44:7, :67:30]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/stages/Top.scala:44:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/stages/Top.scala:44:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  IF fs (	// @[src/main/scala/stages/Top.scala:47:22]
    .clock                 (clock),
    .reset                 (reset),
    .io_from_valid         (fs_io_from_valid_REG & ~reset),	// @[src/main/scala/stages/Top.scala:67:{30,31,46}]
    .io_to_ready           (_ds_io_from_ready),	// @[src/main/scala/stages/Top.scala:48:22]
    .io_to_valid           (_fs_io_to_valid),
    .io_to_bits_pc         (_fs_io_to_bits_pc),
    .io_to_bits_inst       (_fs_io_to_bits_inst),
    .io_to_bits_this_exc   (_fs_io_to_bits_this_exc),
    .io_to_bits_exc_type   (_fs_io_to_bits_exc_type),
    .io_to_bits_wrong_addr (_fs_io_to_bits_wrong_addr),
    .io_has_exc
      (_ds_io_this_exc | _es_io_this_exc | _ms_io_this_exc | _ws_io_this_exc),	// @[src/main/scala/stages/Top.scala:48:22, :49:22, :50:22, :51:22, :73:{36,54,72}]
    .io_exc_bus_en         (_csr_io_exc_bus_en),	// @[src/main/scala/stages/Top.scala:55:22]
    .io_exc_bus_pc         (_csr_io_exc_bus_pc),	// @[src/main/scala/stages/Top.scala:55:22]
    .io_br_bus_br_taken    (_ds_io_br_bus_br_taken),	// @[src/main/scala/stages/Top.scala:48:22]
    .io_br_bus_br_target   (_ds_io_br_bus_br_target),	// @[src/main/scala/stages/Top.scala:48:22]
    .io_fetch_valid        (_icache_io_fetch_valid),	// @[src/main/scala/stages/Top.scala:52:22]
    .io_fetch_bits         (_icache_io_fetch_bits),	// @[src/main/scala/stages/Top.scala:52:22]
    .io_request            (_fs_io_request),
    .io_addr               (_fs_io_addr)
  );	// @[src/main/scala/stages/Top.scala:47:22]
  ID ds (	// @[src/main/scala/stages/Top.scala:48:22]
    .clock                       (clock),
    .reset                       (reset),
    .io_from_ready               (_ds_io_from_ready),
    .io_from_valid               (_fs_io_to_valid),	// @[src/main/scala/stages/Top.scala:47:22]
    .io_from_bits_pc             (_fs_io_to_bits_pc),	// @[src/main/scala/stages/Top.scala:47:22]
    .io_from_bits_inst           (_fs_io_to_bits_inst),	// @[src/main/scala/stages/Top.scala:47:22]
    .io_from_bits_this_exc       (_fs_io_to_bits_this_exc),	// @[src/main/scala/stages/Top.scala:47:22]
    .io_from_bits_exc_type       (_fs_io_to_bits_exc_type),	// @[src/main/scala/stages/Top.scala:47:22]
    .io_from_bits_wrong_addr     (_fs_io_to_bits_wrong_addr),	// @[src/main/scala/stages/Top.scala:47:22]
    .io_to_ready                 (_es_io_from_ready),	// @[src/main/scala/stages/Top.scala:49:22]
    .io_to_valid                 (_ds_io_to_valid),
    .io_to_bits_pc               (_ds_io_to_bits_pc),
    .io_to_bits_func_type        (_ds_io_to_bits_func_type),
    .io_to_bits_op_type          (_ds_io_to_bits_op_type),
    .io_to_bits_is_wf            (_ds_io_to_bits_is_wf),
    .io_to_bits_dest             (_ds_io_to_bits_dest),
    .io_to_bits_rkd_value        (_ds_io_to_bits_rkd_value),
    .io_to_bits_src1             (_ds_io_to_bits_src1),
    .io_to_bits_src2             (_ds_io_to_bits_src2),
    .io_to_bits_this_exc         (_ds_io_to_bits_this_exc),
    .io_to_bits_exc_type         (_ds_io_to_bits_exc_type),
    .io_to_bits_csr_we           (_ds_io_to_bits_csr_we),
    .io_to_bits_csr_mask         (_ds_io_to_bits_csr_mask),
    .io_to_bits_csr_addr         (_ds_io_to_bits_csr_addr),
    .io_to_bits_csr_val          (_ds_io_to_bits_csr_val),
    .io_to_bits_ecode            (_ds_io_to_bits_ecode),
    .io_to_bits_wrong_addr       (_ds_io_to_bits_wrong_addr),
    .io_ds_reg_info_addr_0       (_ds_io_ds_reg_info_addr_0),
    .io_ds_reg_info_addr_1       (_ds_io_ds_reg_info_addr_1),
    .io_ds_reg_info_csr_addr     (_ds_io_ds_reg_info_csr_addr),
    .io_ds_reg_info_ini_data_0   (_ds_io_ds_reg_info_ini_data_0),
    .io_ds_reg_info_ini_data_1   (_ds_io_ds_reg_info_ini_data_1),
    .io_ds_reg_info_csr_ini_data (_ds_io_ds_reg_info_csr_ini_data),
    .io_this_exc                 (_ds_io_this_exc),
    .io_has_exc                  (_es_io_this_exc | _ms_io_this_exc | _ws_io_this_exc),	// @[src/main/scala/stages/Top.scala:49:22, :50:22, :51:22, :82:{36,54}]
    .io_ds_reg_data_data_0       (_ctrl_io_ds_reg_data_data_0),	// @[src/main/scala/stages/Top.scala:56:22]
    .io_ds_reg_data_data_1       (_ctrl_io_ds_reg_data_data_1),	// @[src/main/scala/stages/Top.scala:56:22]
    .io_ds_reg_data_csr_val      (_ctrl_io_ds_reg_data_csr_val),	// @[src/main/scala/stages/Top.scala:56:22]
    .io_csr_re                   (_ds_io_csr_re),
    .io_csr_raddr                (_ds_io_csr_raddr),
    .io_csr_rdata                (_csr_io_rdata),	// @[src/main/scala/stages/Top.scala:55:22]
    .io_counter                  (_csr_io_counter),	// @[src/main/scala/stages/Top.scala:55:22]
    .io_rf_bus_we                (_ws_io_rf_bus_we),	// @[src/main/scala/stages/Top.scala:51:22]
    .io_rf_bus_waddr             (_ws_io_rf_bus_waddr),	// @[src/main/scala/stages/Top.scala:51:22]
    .io_rf_bus_wdata             (_ws_io_rf_bus_wdata),	// @[src/main/scala/stages/Top.scala:51:22]
    .io_br_bus_br_taken          (_ds_io_br_bus_br_taken),
    .io_br_bus_br_target         (_ds_io_br_bus_br_target)
  );	// @[src/main/scala/stages/Top.scala:48:22]
  IE es (	// @[src/main/scala/stages/Top.scala:49:22]
    .clock                   (clock),
    .reset                   (reset),
    .io_from_ready           (_es_io_from_ready),
    .io_from_valid           (_ds_io_to_valid),	// @[src/main/scala/stages/Top.scala:48:22]
    .io_from_bits_pc         (_ds_io_to_bits_pc),	// @[src/main/scala/stages/Top.scala:48:22]
    .io_from_bits_func_type  (_ds_io_to_bits_func_type),	// @[src/main/scala/stages/Top.scala:48:22]
    .io_from_bits_op_type    (_ds_io_to_bits_op_type),	// @[src/main/scala/stages/Top.scala:48:22]
    .io_from_bits_is_wf      (_ds_io_to_bits_is_wf),	// @[src/main/scala/stages/Top.scala:48:22]
    .io_from_bits_dest       (_ds_io_to_bits_dest),	// @[src/main/scala/stages/Top.scala:48:22]
    .io_from_bits_rkd_value  (_ds_io_to_bits_rkd_value),	// @[src/main/scala/stages/Top.scala:48:22]
    .io_from_bits_src1       (_ds_io_to_bits_src1),	// @[src/main/scala/stages/Top.scala:48:22]
    .io_from_bits_src2       (_ds_io_to_bits_src2),	// @[src/main/scala/stages/Top.scala:48:22]
    .io_from_bits_this_exc   (_ds_io_to_bits_this_exc),	// @[src/main/scala/stages/Top.scala:48:22]
    .io_from_bits_exc_type   (_ds_io_to_bits_exc_type),	// @[src/main/scala/stages/Top.scala:48:22]
    .io_from_bits_csr_we     (_ds_io_to_bits_csr_we),	// @[src/main/scala/stages/Top.scala:48:22]
    .io_from_bits_csr_mask   (_ds_io_to_bits_csr_mask),	// @[src/main/scala/stages/Top.scala:48:22]
    .io_from_bits_csr_addr   (_ds_io_to_bits_csr_addr),	// @[src/main/scala/stages/Top.scala:48:22]
    .io_from_bits_csr_val    (_ds_io_to_bits_csr_val),	// @[src/main/scala/stages/Top.scala:48:22]
    .io_from_bits_ecode      (_ds_io_to_bits_ecode),	// @[src/main/scala/stages/Top.scala:48:22]
    .io_from_bits_wrong_addr (_ds_io_to_bits_wrong_addr),	// @[src/main/scala/stages/Top.scala:48:22]
    .io_to_valid             (_es_io_to_valid),
    .io_to_bits_pc           (_es_io_to_bits_pc),
    .io_to_bits_op_type      (_es_io_to_bits_op_type),
    .io_to_bits_is_wf        (_es_io_to_bits_is_wf),
    .io_to_bits_dest         (_es_io_to_bits_dest),
    .io_to_bits_rkd_value    (_es_io_to_bits_rkd_value),
    .io_to_bits_result       (_es_io_to_bits_result),
    .io_to_bits_this_exc     (_es_io_to_bits_this_exc),
    .io_to_bits_exc_type     (_es_io_to_bits_exc_type),
    .io_to_bits_csr_we       (_es_io_to_bits_csr_we),
    .io_to_bits_csr_mask     (_es_io_to_bits_csr_mask),
    .io_to_bits_csr_addr     (_es_io_to_bits_csr_addr),
    .io_to_bits_ecode        (_es_io_to_bits_ecode),
    .io_to_bits_wrong_addr   (_es_io_to_bits_wrong_addr),
    .io_this_exc             (_es_io_this_exc),
    .io_has_exc              (_ms_io_this_exc | _ws_io_this_exc),	// @[src/main/scala/stages/Top.scala:50:22, :51:22, :100:36]
    .io_es_we                (_es_io_es_we),
    .io_es_addr              (_es_io_es_addr),
    .io_es_data              (_es_io_es_data),
    .io_csr_es_we            (_es_io_csr_es_we),
    .io_csr_es_addr          (_es_io_csr_es_addr),
    .io_csr_es_data          (_es_io_csr_es_data),
    .io_ds_reg_info_addr_0   (_ds_io_ds_reg_info_addr_0),	// @[src/main/scala/stages/Top.scala:48:22]
    .io_ds_reg_info_addr_1   (_ds_io_ds_reg_info_addr_1),	// @[src/main/scala/stages/Top.scala:48:22]
    .io_exe_valid            (_dcache_io_exe_valid),	// @[src/main/scala/stages/Top.scala:53:22]
    .io_exe_bits             (_dcache_io_exe_bits),	// @[src/main/scala/stages/Top.scala:53:22]
    .io_request              (_es_io_request),
    .io_ren                  (_es_io_ren),
    .io_wen                  (_es_io_wen),
    .io_wstrb                (_es_io_wstrb),
    .io_addr                 (_es_io_addr),
    .io_wdata                (_es_io_wdata)
  );	// @[src/main/scala/stages/Top.scala:49:22]
  IM ms (	// @[src/main/scala/stages/Top.scala:50:22]
    .clock                   (clock),
    .reset                   (reset),
    .io_from_valid           (_es_io_to_valid),	// @[src/main/scala/stages/Top.scala:49:22]
    .io_from_bits_pc         (_es_io_to_bits_pc),	// @[src/main/scala/stages/Top.scala:49:22]
    .io_from_bits_op_type    (_es_io_to_bits_op_type),	// @[src/main/scala/stages/Top.scala:49:22]
    .io_from_bits_is_wf      (_es_io_to_bits_is_wf),	// @[src/main/scala/stages/Top.scala:49:22]
    .io_from_bits_dest       (_es_io_to_bits_dest),	// @[src/main/scala/stages/Top.scala:49:22]
    .io_from_bits_rkd_value  (_es_io_to_bits_rkd_value),	// @[src/main/scala/stages/Top.scala:49:22]
    .io_from_bits_result     (_es_io_to_bits_result),	// @[src/main/scala/stages/Top.scala:49:22]
    .io_from_bits_this_exc   (_es_io_to_bits_this_exc),	// @[src/main/scala/stages/Top.scala:49:22]
    .io_from_bits_exc_type   (_es_io_to_bits_exc_type),	// @[src/main/scala/stages/Top.scala:49:22]
    .io_from_bits_csr_we     (_es_io_to_bits_csr_we),	// @[src/main/scala/stages/Top.scala:49:22]
    .io_from_bits_csr_mask   (_es_io_to_bits_csr_mask),	// @[src/main/scala/stages/Top.scala:49:22]
    .io_from_bits_csr_addr   (_es_io_to_bits_csr_addr),	// @[src/main/scala/stages/Top.scala:49:22]
    .io_from_bits_ecode      (_es_io_to_bits_ecode),	// @[src/main/scala/stages/Top.scala:49:22]
    .io_from_bits_wrong_addr (_es_io_to_bits_wrong_addr),	// @[src/main/scala/stages/Top.scala:49:22]
    .io_to_valid             (_ms_io_to_valid),
    .io_to_bits_pc           (_ms_io_to_bits_pc),
    .io_to_bits_op_type      (_ms_io_to_bits_op_type),
    .io_to_bits_is_wf        (_ms_io_to_bits_is_wf),
    .io_to_bits_dest         (_ms_io_to_bits_dest),
    .io_to_bits_rkd_value    (_ms_io_to_bits_rkd_value),
    .io_to_bits_result       (_ms_io_to_bits_result),
    .io_to_bits_this_exc     (_ms_io_to_bits_this_exc),
    .io_to_bits_exc_type     (_ms_io_to_bits_exc_type),
    .io_to_bits_csr_we       (_ms_io_to_bits_csr_we),
    .io_to_bits_csr_mask     (_ms_io_to_bits_csr_mask),
    .io_to_bits_csr_addr     (_ms_io_to_bits_csr_addr),
    .io_to_bits_ecode        (_ms_io_to_bits_ecode),
    .io_to_bits_wrong_addr   (_ms_io_to_bits_wrong_addr),
    .io_this_exc             (_ms_io_this_exc),
    .io_has_exc              (_ws_io_this_exc),	// @[src/main/scala/stages/Top.scala:51:22]
    .io_ms_we                (_ms_io_ms_we),
    .io_ms_addr              (_ms_io_ms_addr),
    .io_ms_data              (_ms_io_ms_data),
    .io_csr_ms_we            (_ms_io_csr_ms_we),
    .io_csr_ms_addr          (_ms_io_csr_ms_addr),
    .io_csr_ms_data          (_ms_io_csr_ms_data)
  );	// @[src/main/scala/stages/Top.scala:50:22]
  IW ws (	// @[src/main/scala/stages/Top.scala:51:22]
    .clock                   (clock),
    .reset                   (reset),
    .io_from_valid           (_ms_io_to_valid),	// @[src/main/scala/stages/Top.scala:50:22]
    .io_from_bits_pc         (_ms_io_to_bits_pc),	// @[src/main/scala/stages/Top.scala:50:22]
    .io_from_bits_op_type    (_ms_io_to_bits_op_type),	// @[src/main/scala/stages/Top.scala:50:22]
    .io_from_bits_is_wf      (_ms_io_to_bits_is_wf),	// @[src/main/scala/stages/Top.scala:50:22]
    .io_from_bits_dest       (_ms_io_to_bits_dest),	// @[src/main/scala/stages/Top.scala:50:22]
    .io_from_bits_rkd_value  (_ms_io_to_bits_rkd_value),	// @[src/main/scala/stages/Top.scala:50:22]
    .io_from_bits_result     (_ms_io_to_bits_result),	// @[src/main/scala/stages/Top.scala:50:22]
    .io_from_bits_this_exc   (_ms_io_to_bits_this_exc),	// @[src/main/scala/stages/Top.scala:50:22]
    .io_from_bits_exc_type   (_ms_io_to_bits_exc_type),	// @[src/main/scala/stages/Top.scala:50:22]
    .io_from_bits_csr_we     (_ms_io_to_bits_csr_we),	// @[src/main/scala/stages/Top.scala:50:22]
    .io_from_bits_csr_mask   (_ms_io_to_bits_csr_mask),	// @[src/main/scala/stages/Top.scala:50:22]
    .io_from_bits_csr_addr   (_ms_io_to_bits_csr_addr),	// @[src/main/scala/stages/Top.scala:50:22]
    .io_from_bits_ecode      (_ms_io_to_bits_ecode),	// @[src/main/scala/stages/Top.scala:50:22]
    .io_from_bits_wrong_addr (_ms_io_to_bits_wrong_addr),	// @[src/main/scala/stages/Top.scala:50:22]
    .io_to_bits_pc           (_ws_io_to_bits_pc),
    .io_to_bits_exc_type     (_ws_io_to_bits_exc_type),
    .io_to_bits_ecode        (_ws_io_to_bits_ecode),
    .io_to_bits_wrong_addr   (_ws_io_to_bits_wrong_addr),
    .io_flush_en             (_ctrl_io_flush_en_4),	// @[src/main/scala/stages/Top.scala:56:22]
    .io_flush_apply          (_ws_io_flush_apply),
    .io_this_exc             (_ws_io_this_exc),
    .io_ws_we                (_ws_io_ws_we),
    .io_ws_addr              (_ws_io_ws_addr),
    .io_ws_data              (_ws_io_ws_data),
    .io_csr_ws_we            (_ws_io_csr_ws_we),
    .io_csr_ws_addr          (_ws_io_csr_ws_addr),
    .io_csr_ws_data          (_ws_io_csr_ws_data),
    .io_debug_wb_pc          (io_debug_wb_pc),
    .io_debug_wb_rf_we       (io_debug_wb_rf_we),
    .io_debug_wb_rf_wnum     (io_debug_wb_rf_wnum),
    .io_debug_wb_rf_wdata    (io_debug_wb_rf_wdata),
    .io_rf_bus_we            (_ws_io_rf_bus_we),
    .io_rf_bus_waddr         (_ws_io_rf_bus_waddr),
    .io_rf_bus_wdata         (_ws_io_rf_bus_wdata),
    .io_rcsr_bus_we          (_ws_io_rcsr_bus_we),
    .io_rcsr_bus_wmask       (_ws_io_rcsr_bus_wmask),
    .io_rcsr_bus_waddr       (_ws_io_rcsr_bus_waddr),
    .io_rcsr_bus_wdata       (_ws_io_rcsr_bus_wdata),
    .io_exc_start            (_ws_io_exc_start),
    .io_exc_end              (_ws_io_exc_end)
  );	// @[src/main/scala/stages/Top.scala:51:22]
  ICache icache (	// @[src/main/scala/stages/Top.scala:52:22]
    .clock           (clock),
    .reset           (reset),
    .io_axi_ar_addr  (_icache_io_axi_ar_addr),
    .io_axi_ar_size  (_icache_io_axi_ar_size),
    .io_axi_ar_valid (_icache_io_axi_ar_valid),
    .io_axi_arready  (_axi_io_iCache_arready),	// @[src/main/scala/stages/Top.scala:54:22]
    .io_axi_r_ready  (_icache_io_axi_r_ready),
    .io_axi_rvalid   (_axi_io_iCache_rvalid),	// @[src/main/scala/stages/Top.scala:54:22]
    .io_axi_rdata    (_axi_io_iCache_rdata),	// @[src/main/scala/stages/Top.scala:54:22]
    .io_fetch_valid  (_icache_io_fetch_valid),
    .io_fetch_bits   (_icache_io_fetch_bits),
    .io_request      (_fs_io_request),	// @[src/main/scala/stages/Top.scala:47:22]
    .io_addr         (_fs_io_addr)	// @[src/main/scala/stages/Top.scala:47:22]
  );	// @[src/main/scala/stages/Top.scala:52:22]
  DCache dcache (	// @[src/main/scala/stages/Top.scala:53:22]
    .clock           (clock),
    .reset           (reset),
    .io_axi_ar_addr  (_dcache_io_axi_ar_addr),
    .io_axi_ar_size  (_dcache_io_axi_ar_size),
    .io_axi_ar_valid (_dcache_io_axi_ar_valid),
    .io_axi_arready  (_axi_io_dCache_arready),	// @[src/main/scala/stages/Top.scala:54:22]
    .io_axi_r_ready  (_dcache_io_axi_r_ready),
    .io_axi_rvalid   (_axi_io_dCache_rvalid),	// @[src/main/scala/stages/Top.scala:54:22]
    .io_axi_rdata    (_axi_io_dCache_rdata),	// @[src/main/scala/stages/Top.scala:54:22]
    .io_axi_aw_addr  (_dcache_io_axi_aw_addr),
    .io_axi_aw_len   (_dcache_io_axi_aw_len),
    .io_axi_aw_size  (_dcache_io_axi_aw_size),
    .io_axi_aw_valid (_dcache_io_axi_aw_valid),
    .io_axi_awready  (_axi_io_dCache_awready),	// @[src/main/scala/stages/Top.scala:54:22]
    .io_axi_w_data   (_dcache_io_axi_w_data),
    .io_axi_w_strb   (_dcache_io_axi_w_strb),
    .io_axi_w_valid  (_dcache_io_axi_w_valid),
    .io_axi_wready   (_axi_io_dCache_wready),	// @[src/main/scala/stages/Top.scala:54:22]
    .io_axi_b_ready  (_dcache_io_axi_b_ready),
    .io_axi_bvalid   (_axi_io_dCache_bvalid),	// @[src/main/scala/stages/Top.scala:54:22]
    .io_exe_valid    (_dcache_io_exe_valid),
    .io_exe_bits     (_dcache_io_exe_bits),
    .io_request      (_es_io_request),	// @[src/main/scala/stages/Top.scala:49:22]
    .io_ren          (_es_io_ren),	// @[src/main/scala/stages/Top.scala:49:22]
    .io_wen          (_es_io_wen),	// @[src/main/scala/stages/Top.scala:49:22]
    .io_wstrb        (_es_io_wstrb),	// @[src/main/scala/stages/Top.scala:49:22]
    .io_addr         (_es_io_addr),	// @[src/main/scala/stages/Top.scala:49:22]
    .io_wdata        (_es_io_wdata)	// @[src/main/scala/stages/Top.scala:49:22]
  );	// @[src/main/scala/stages/Top.scala:53:22]
  axi axi (	// @[src/main/scala/stages/Top.scala:54:22]
    .clock              (clock),
    .reset              (reset),
    .io_iCache_ar_addr  (_icache_io_axi_ar_addr),	// @[src/main/scala/stages/Top.scala:52:22]
    .io_iCache_ar_size  (_icache_io_axi_ar_size),	// @[src/main/scala/stages/Top.scala:52:22]
    .io_iCache_ar_valid (_icache_io_axi_ar_valid),	// @[src/main/scala/stages/Top.scala:52:22]
    .io_iCache_arready  (_axi_io_iCache_arready),
    .io_iCache_r_ready  (_icache_io_axi_r_ready),	// @[src/main/scala/stages/Top.scala:52:22]
    .io_iCache_rvalid   (_axi_io_iCache_rvalid),
    .io_iCache_rdata    (_axi_io_iCache_rdata),
    .io_dCache_ar_addr  (_dcache_io_axi_ar_addr),	// @[src/main/scala/stages/Top.scala:53:22]
    .io_dCache_ar_size  (_dcache_io_axi_ar_size),	// @[src/main/scala/stages/Top.scala:53:22]
    .io_dCache_ar_valid (_dcache_io_axi_ar_valid),	// @[src/main/scala/stages/Top.scala:53:22]
    .io_dCache_arready  (_axi_io_dCache_arready),
    .io_dCache_r_ready  (_dcache_io_axi_r_ready),	// @[src/main/scala/stages/Top.scala:53:22]
    .io_dCache_rvalid   (_axi_io_dCache_rvalid),
    .io_dCache_rdata    (_axi_io_dCache_rdata),
    .io_dCache_aw_addr  (_dcache_io_axi_aw_addr),	// @[src/main/scala/stages/Top.scala:53:22]
    .io_dCache_aw_len   (_dcache_io_axi_aw_len),	// @[src/main/scala/stages/Top.scala:53:22]
    .io_dCache_aw_size  (_dcache_io_axi_aw_size),	// @[src/main/scala/stages/Top.scala:53:22]
    .io_dCache_aw_valid (_dcache_io_axi_aw_valid),	// @[src/main/scala/stages/Top.scala:53:22]
    .io_dCache_awready  (_axi_io_dCache_awready),
    .io_dCache_w_data   (_dcache_io_axi_w_data),	// @[src/main/scala/stages/Top.scala:53:22]
    .io_dCache_w_strb   (_dcache_io_axi_w_strb),	// @[src/main/scala/stages/Top.scala:53:22]
    .io_dCache_w_valid  (_dcache_io_axi_w_valid),	// @[src/main/scala/stages/Top.scala:53:22]
    .io_dCache_wready   (_axi_io_dCache_wready),
    .io_dCache_b_ready  (_dcache_io_axi_b_ready),	// @[src/main/scala/stages/Top.scala:53:22]
    .io_dCache_bvalid   (_axi_io_dCache_bvalid),
    .io_axi_arid        (io_axi_arid),
    .io_axi_araddr      (io_axi_araddr),
    .io_axi_arsize      (io_axi_arsize),
    .io_axi_arvalid     (io_axi_arvalid),
    .io_axi_arready     (io_axi_arready),
    .io_axi_rid         (io_axi_rid),
    .io_axi_rdata       (io_axi_rdata),
    .io_axi_rvalid      (io_axi_rvalid),
    .io_axi_rready      (io_axi_rready),
    .io_axi_awaddr      (io_axi_awaddr),
    .io_axi_awlen       (io_axi_awlen),
    .io_axi_awsize      (io_axi_awsize),
    .io_axi_awvalid     (io_axi_awvalid),
    .io_axi_awready     (io_axi_awready),
    .io_axi_wdata       (io_axi_wdata),
    .io_axi_wstrb       (io_axi_wstrb),
    .io_axi_wvalid      (io_axi_wvalid),
    .io_axi_wready      (io_axi_wready),
    .io_axi_bvalid      (io_axi_bvalid),
    .io_axi_bready      (io_axi_bready)
  );	// @[src/main/scala/stages/Top.scala:54:22]
  CSR csr (	// @[src/main/scala/stages/Top.scala:55:22]
    .clock              (clock),
    .reset              (reset),
    .io_re              (_ds_io_csr_re),	// @[src/main/scala/stages/Top.scala:48:22]
    .io_raddr           (_ds_io_csr_raddr),	// @[src/main/scala/stages/Top.scala:48:22]
    .io_rf_bus_we       (_ws_io_rcsr_bus_we),	// @[src/main/scala/stages/Top.scala:51:22]
    .io_rf_bus_wmask    (_ws_io_rcsr_bus_wmask),	// @[src/main/scala/stages/Top.scala:51:22]
    .io_rf_bus_waddr    (_ws_io_rcsr_bus_waddr),	// @[src/main/scala/stages/Top.scala:51:22]
    .io_rf_bus_wdata    (_ws_io_rcsr_bus_wdata),	// @[src/main/scala/stages/Top.scala:51:22]
    .io_info_pc         (_ws_io_to_bits_pc),	// @[src/main/scala/stages/Top.scala:51:22]
    .io_info_exc_type   (_ws_io_to_bits_exc_type),	// @[src/main/scala/stages/Top.scala:51:22]
    .io_info_ecode      (_ws_io_to_bits_ecode),	// @[src/main/scala/stages/Top.scala:51:22]
    .io_info_wrong_addr (_ws_io_to_bits_wrong_addr),	// @[src/main/scala/stages/Top.scala:51:22]
    .io_start           (_ws_io_exc_start),	// @[src/main/scala/stages/Top.scala:51:22]
    .io_end             (_ws_io_exc_end),	// @[src/main/scala/stages/Top.scala:51:22]
    .io_rdata           (_csr_io_rdata),
    .io_counter         (_csr_io_counter),
    .io_exc_bus_en      (_csr_io_exc_bus_en),
    .io_exc_bus_pc      (_csr_io_exc_bus_pc)
  );	// @[src/main/scala/stages/Top.scala:55:22]
  controller ctrl (	// @[src/main/scala/stages/Top.scala:56:22]
    .io_es_we                    (_es_io_es_we),	// @[src/main/scala/stages/Top.scala:49:22]
    .io_es_addr                  (_es_io_es_addr),	// @[src/main/scala/stages/Top.scala:49:22]
    .io_es_data                  (_es_io_es_data),	// @[src/main/scala/stages/Top.scala:49:22]
    .io_ms_we                    (_ms_io_ms_we),	// @[src/main/scala/stages/Top.scala:50:22]
    .io_ms_addr                  (_ms_io_ms_addr),	// @[src/main/scala/stages/Top.scala:50:22]
    .io_ms_data                  (_ms_io_ms_data),	// @[src/main/scala/stages/Top.scala:50:22]
    .io_ws_we                    (_ws_io_ws_we),	// @[src/main/scala/stages/Top.scala:51:22]
    .io_ws_addr                  (_ws_io_ws_addr),	// @[src/main/scala/stages/Top.scala:51:22]
    .io_ws_data                  (_ws_io_ws_data),	// @[src/main/scala/stages/Top.scala:51:22]
    .io_csr_es_we                (_es_io_csr_es_we),	// @[src/main/scala/stages/Top.scala:49:22]
    .io_csr_es_addr              (_es_io_csr_es_addr),	// @[src/main/scala/stages/Top.scala:49:22]
    .io_csr_es_data              (_es_io_csr_es_data),	// @[src/main/scala/stages/Top.scala:49:22]
    .io_csr_ms_we                (_ms_io_csr_ms_we),	// @[src/main/scala/stages/Top.scala:50:22]
    .io_csr_ms_addr              (_ms_io_csr_ms_addr),	// @[src/main/scala/stages/Top.scala:50:22]
    .io_csr_ms_data              (_ms_io_csr_ms_data),	// @[src/main/scala/stages/Top.scala:50:22]
    .io_csr_ws_we                (_ws_io_csr_ws_we),	// @[src/main/scala/stages/Top.scala:51:22]
    .io_csr_ws_addr              (_ws_io_csr_ws_addr),	// @[src/main/scala/stages/Top.scala:51:22]
    .io_csr_ws_data              (_ws_io_csr_ws_data),	// @[src/main/scala/stages/Top.scala:51:22]
    .io_ds_reg_info_addr_0       (_ds_io_ds_reg_info_addr_0),	// @[src/main/scala/stages/Top.scala:48:22]
    .io_ds_reg_info_addr_1       (_ds_io_ds_reg_info_addr_1),	// @[src/main/scala/stages/Top.scala:48:22]
    .io_ds_reg_info_csr_addr     (_ds_io_ds_reg_info_csr_addr),	// @[src/main/scala/stages/Top.scala:48:22]
    .io_ds_reg_info_ini_data_0   (_ds_io_ds_reg_info_ini_data_0),	// @[src/main/scala/stages/Top.scala:48:22]
    .io_ds_reg_info_ini_data_1   (_ds_io_ds_reg_info_ini_data_1),	// @[src/main/scala/stages/Top.scala:48:22]
    .io_ds_reg_info_csr_ini_data (_ds_io_ds_reg_info_csr_ini_data),	// @[src/main/scala/stages/Top.scala:48:22]
    .io_ds_reg_data_data_0       (_ctrl_io_ds_reg_data_data_0),
    .io_ds_reg_data_data_1       (_ctrl_io_ds_reg_data_data_1),
    .io_ds_reg_data_csr_val      (_ctrl_io_ds_reg_data_csr_val),
    .io_flush_en_4               (_ctrl_io_flush_en_4),
    .io_flush_apply_4            (_ws_io_flush_apply)	// @[src/main/scala/stages/Top.scala:51:22]
  );	// @[src/main/scala/stages/Top.scala:56:22]
  assign io_axi_arlen = 8'h0;	// @[src/main/scala/stages/Top.scala:44:7, :52:22, :54:22]
  assign io_axi_arburst = 2'h1;	// @[src/main/scala/stages/Top.scala:44:7, :54:22]
  assign io_axi_arlock = 2'h0;	// @[src/main/scala/stages/Top.scala:44:7, :47:22, :48:22, :54:22]
  assign io_axi_arcache = 4'h0;	// @[src/main/scala/stages/Top.scala:44:7, :47:22, :48:22, :54:22]
  assign io_axi_arprot = 3'h0;	// @[src/main/scala/stages/Top.scala:44:7, :54:22]
  assign io_axi_awid = 4'h1;	// @[src/main/scala/stages/Top.scala:44:7, :54:22]
  assign io_axi_awburst = 2'h1;	// @[src/main/scala/stages/Top.scala:44:7, :54:22]
  assign io_axi_awlock = 2'h0;	// @[src/main/scala/stages/Top.scala:44:7, :47:22, :48:22, :54:22]
  assign io_axi_awcache = 4'h0;	// @[src/main/scala/stages/Top.scala:44:7, :47:22, :48:22, :54:22]
  assign io_axi_awprot = 3'h0;	// @[src/main/scala/stages/Top.scala:44:7, :54:22]
  assign io_axi_wid = 4'h1;	// @[src/main/scala/stages/Top.scala:44:7, :54:22]
  assign io_axi_wlast = 1'h1;	// @[src/main/scala/stages/Top.scala:44:7]
endmodule

