<!DOCTYPE html>
<html>
<head>
<script type="text/javascript" src="./js/coder_app.js"></script>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<script type="text/javascript" src="./rtwreport_utils.js"></script>
<script type="text/javascript" src="./rtwannotate.js"></script>
<link rel="stylesheet" type="text/css" href="./css/coder_app.css"/>
</head>
<body onload="srcFileOnload();">
<pre id="code">
<table class="code" id="codeTbl">
<tr name="1" id="1">
<td>1</td><td><span class="ct">/*</span></td></tr>
<tr name="2" id="2">
<td>2</td><td><span class="ct"> * File: SignalGen4.c</span></td></tr>
<tr name="3" id="3">
<td>3</td><td><span class="ct"> *</span></td></tr>
<tr name="4" id="4">
<td>4</td><td><span class="ct"> * Code generated for Simulink model 'SignalGen4'.</span></td></tr>
<tr name="5" id="5">
<td>5</td><td><span class="ct"> *</span></td></tr>
<tr name="6" id="6">
<td>6</td><td><span class="ct"> * Model version                  : 1.160</span></td></tr>
<tr name="7" id="7">
<td>7</td><td><span class="ct"> * Simulink Coder version         : 8.10 (R2016a) 10-Feb-2016</span></td></tr>
<tr name="8" id="8">
<td>8</td><td><span class="ct"> * C/C++ source code generated on : Thu Aug 31 20:26:42 2017</span></td></tr>
<tr name="9" id="9">
<td>9</td><td><span class="ct"> *</span></td></tr>
<tr name="10" id="10">
<td>10</td><td><span class="ct"> * Target selection: ert.tlc</span></td></tr>
<tr name="11" id="11">
<td>11</td><td><span class="ct"> * Embedded hardware selection: Texas Instruments-&gt;C2000</span></td></tr>
<tr name="12" id="12">
<td>12</td><td><span class="ct"> * Code generation objectives: Unspecified</span></td></tr>
<tr name="13" id="13">
<td>13</td><td><span class="ct"> * Validation result: Not run</span></td></tr>
<tr name="14" id="14">
<td>14</td><td><span class="ct"> */</span></td></tr>
<tr name="15" id="15">
<td>15</td><td></td></tr>
<tr name="16" id="16">
<td>16</td><td><span class="pp">#include "SignalGen4.h"</span></td></tr>
<tr name="17" id="17">
<td>17</td><td><span class="pp">#include "SignalGen4_private.h"</span></td></tr>
<tr name="18" id="18">
<td>18</td><td></td></tr>
<tr name="19" id="19">
<td>19</td><td><span class="ct">/* Block states (auto storage) */</span></td></tr>
<tr name="20" id="20">
<td>20</td><td><a id="20c1" class="tk">DW_SignalGen4_T</a> <a id="20c17" class="tk">SignalGen4_DW</a>;</td></tr>
<tr name="21" id="21">
<td>21</td><td></td></tr>
<tr name="22" id="22">
<td>22</td><td><span class="ct">/* Real-time model */</span></td></tr>
<tr name="23" id="23">
<td>23</td><td><a id="23c1" class="tk">RT_MODEL_SignalGen4_T</a> <a id="23c23" class="tk">SignalGen4_M_</a>;</td></tr>
<tr name="24" id="24">
<td>24</td><td><a id="24c1" class="tk">RT_MODEL_SignalGen4_T</a> <a id="24c23" class="tk">*</a><span class="kw">const</span> <a id="24c30" class="tk">SignalGen4_M</a> = <a id="24c45" class="tk">&amp;</a><a id="24c46" class="tk">SignalGen4_M_</a>;</td></tr>
<tr name="25" id="25">
<td>25</td><td><span class="kw">static</span> <span class="kw">void</span> <a id="25c13" class="tk">rate_monotonic_scheduler</a>(<span class="kw">void</span>);</td></tr>
<tr name="26" id="26">
<td>26</td><td></td></tr>
<tr name="27" id="27">
<td>27</td><td><span class="ct">/*</span></td></tr>
<tr name="28" id="28">
<td>28</td><td><span class="ct"> * Set which subrates need to run this base step (base rate always runs).</span></td></tr>
<tr name="29" id="29">
<td>29</td><td><span class="ct"> * This function must be called prior to calling the model step function</span></td></tr>
<tr name="30" id="30">
<td>30</td><td><span class="ct"> * in order to "remember" which rates need to run this base step.  The</span></td></tr>
<tr name="31" id="31">
<td>31</td><td><span class="ct"> * buffering of events allows for overlapping preemption.</span></td></tr>
<tr name="32" id="32">
<td>32</td><td><span class="ct"> */</span></td></tr>
<tr name="33" id="33">
<td>33</td><td><span class="kw">void</span> <a id="33c6" class="tk">SignalGen4_SetEventsForThisBaseStep</a>(<a id="33c42" class="tk">boolean_T</a> <a id="33c52" class="tk">*</a><a id="33c53" class="tk">eventFlags</a>)</td></tr>
<tr name="34" id="34">
<td>34</td><td><span class="br">{</span></td></tr>
<tr name="35" id="35">
<td>35</td><td>  <span class="ct">/* Task runs when its counter is zero, computed via rtmStepTask macro */</span></td></tr>
<tr name="36" id="36">
<td>36</td><td>  <a id="36c3" class="tk">eventFlags</a>[1] = ((<a id="36c21" class="tk">boolean_T</a>)<a id="36c31" class="tk">rtmStepTask</a>(<a id="36c43" class="tk">SignalGen4_M</a>, 1));</td></tr>
<tr name="37" id="37">
<td>37</td><td><span class="br">}</span></td></tr>
<tr name="38" id="38">
<td>38</td><td></td></tr>
<tr name="39" id="39">
<td>39</td><td><span class="ct">/*</span></td></tr>
<tr name="40" id="40">
<td>40</td><td><span class="ct"> *   This function updates active task flag for each subrate</span></td></tr>
<tr name="41" id="41">
<td>41</td><td><span class="ct"> * and rate transition flags for tasks that exchange data.</span></td></tr>
<tr name="42" id="42">
<td>42</td><td><span class="ct"> * The function assumes rate-monotonic multitasking scheduler.</span></td></tr>
<tr name="43" id="43">
<td>43</td><td><span class="ct"> * The function must be called at model base rate so that</span></td></tr>
<tr name="44" id="44">
<td>44</td><td><span class="ct"> * the generated code self-manages all its subrates and rate</span></td></tr>
<tr name="45" id="45">
<td>45</td><td><span class="ct"> * transition flags.</span></td></tr>
<tr name="46" id="46">
<td>46</td><td><span class="ct"> */</span></td></tr>
<tr name="47" id="47">
<td>47</td><td><span class="kw">static</span> <span class="kw">void</span> <a id="47c13" class="tk">rate_monotonic_scheduler</a>(<span class="kw">void</span>)</td></tr>
<tr name="48" id="48">
<td>48</td><td><span class="br">{</span></td></tr>
<tr name="49" id="49">
<td>49</td><td>  <span class="ct">/* Compute which subrates run during the next base time step.  Subrates</span></td></tr>
<tr name="50" id="50">
<td>50</td><td><span class="ct">   * are an integer multiple of the base rate counter.  Therefore, the subtask</span></td></tr>
<tr name="51" id="51">
<td>51</td><td><span class="ct">   * counter is reset when it reaches its limit (zero means run).</span></td></tr>
<tr name="52" id="52">
<td>52</td><td><span class="ct">   */</span></td></tr>
<tr name="53" id="53">
<td>53</td><td>  (<a id="53c4" class="tk">SignalGen4_M</a>-&gt;<a id="53c18" class="tk">Timing</a>.<a id="53c25" class="tk">TaskCounters</a>.<a id="53c38" class="tk">TID</a>[1])<a id="53c45" class="tk">++</a>;</td></tr>
<tr name="54" id="54">
<td>54</td><td>  <span class="kw">if</span> ((<a id="54c8" class="tk">SignalGen4_M</a>-&gt;<a id="54c22" class="tk">Timing</a>.<a id="54c29" class="tk">TaskCounters</a>.<a id="54c42" class="tk">TID</a>[1]) <a id="54c50" class="tk">&gt;</a> 1) <span class="br">{</span><span class="ct">/* Sample time: [6.5104166666666666E-5s, 0.0s] */</span></td></tr>
<tr name="55" id="55">
<td>55</td><td>    <a id="55c5" class="tk">SignalGen4_M</a>-&gt;<a id="55c19" class="tk">Timing</a>.<a id="55c26" class="tk">TaskCounters</a>.<a id="55c39" class="tk">TID</a>[1] = 0;</td></tr>
<tr name="56" id="56">
<td>56</td><td>  <span class="br">}</span></td></tr>
<tr name="57" id="57">
<td>57</td><td><span class="br">}</span></td></tr>
<tr name="58" id="58">
<td>58</td><td></td></tr>
<tr name="59" id="59">
<td>59</td><td><span class="ct">/* Model step function for TID0 */</span></td></tr>
<tr name="60" id="60">
<td>60</td><td><span class="kw">void</span> <a id="60c6" class="tk">SignalGen4_step0</a>(<span class="kw">void</span>)            <span class="ct">/* Sample time: [3.2552083333333333E-5s, 0.0s] */</span></td></tr>
<tr name="61" id="61">
<td>61</td><td><span class="br">{</span></td></tr>
<tr name="62" id="62">
<td>62</td><td>  <span class="ct">/* local block i/o variables */</span></td></tr>
<tr name="63" id="63">
<td>63</td><td>  <a id="63c3" class="tk">real_T</a> <a id="63c10" class="tk">rtb_DirectLookupTablenD4</a>;</td></tr>
<tr name="64" id="64">
<td>64</td><td>  <a id="64c3" class="tk">real_T</a> <a id="64c10" class="tk">rtb_DirectLookupTablenD3</a>;</td></tr>
<tr name="65" id="65">
<td>65</td><td>  <a id="65c3" class="tk">uint16_T</a> <a id="65c12" class="tk">rtb_FixPtSum1</a>;</td></tr>
<tr name="66" id="66">
<td>66</td><td></td></tr>
<tr name="67" id="67">
<td>67</td><td>  <span class="br">{</span>                                    <span class="ct">/* Sample time: [3.2552083333333333E-5s, 0.0s] */</span></td></tr>
<tr name="68" id="68">
<td>68</td><td>    <a id="68c5" class="tk">rate_monotonic_scheduler</a>();</td></tr>
<tr name="69" id="69">
<td>69</td><td>  <span class="br">}</span></td></tr>
<tr name="70" id="70">
<td>70</td><td></td></tr>
<tr name="71" id="71">
<td>71</td><td>  <span class="ct">/* LookupNDDirect: '<a class="ct blk" blk_line="71">&lt;Root&gt;/Direct Lookup Table (n-D)1</a>' incorporates:</span></td></tr>
<tr name="72" id="72">
<td>72</td><td><span class="ct">   *  UnitDelay: '<a class="ct blk" blk_line="72">&lt;S1&gt;/Output</a>'</span></td></tr>
<tr name="73" id="73">
<td>73</td><td><span class="ct">   *</span></td></tr>
<tr name="74" id="74">
<td>74</td><td><span class="ct">   * About '<a class="ct blk" blk_line="74">&lt;Root&gt;/Direct Lookup Table (n-D)1</a>':</span></td></tr>
<tr name="75" id="75">
<td>75</td><td><span class="ct">   *  1-dimensional Direct Look-Up returning a Scalar</span></td></tr>
<tr name="76" id="76">
<td>76</td><td><span class="ct">   */</span></td></tr>
<tr name="77" id="77">
<td>77</td><td>  <span class="kw">if</span> (<a id="77c7" class="tk">SignalGen4_DW</a>.<a id="77c21" class="tk">Output_DSTATE</a> <a id="77c35" class="tk">&lt;=</a> 511U) <span class="br">{</span></td></tr>
<tr name="78" id="78">
<td>78</td><td>    <a id="78c5" class="tk">rtb_FixPtSum1</a> = <a id="78c21" class="tk">SignalGen4_DW</a>.<a id="78c35" class="tk">Output_DSTATE</a>;</td></tr>
<tr name="79" id="79">
<td>79</td><td>  <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="80" id="80">
<td>80</td><td>    <a id="80c5" class="tk">rtb_FixPtSum1</a> = 511U;</td></tr>
<tr name="81" id="81">
<td>81</td><td>  <span class="br">}</span></td></tr>
<tr name="82" id="82">
<td>82</td><td></td></tr>
<tr name="83" id="83">
<td>83</td><td>  <a id="83c3" class="tk">rtb_DirectLookupTablenD4</a> = <a id="83c30" class="tk">SignalGen4_P</a>.<a id="83c43" class="tk">DAC1</a>[(<a id="83c49" class="tk">int16_T</a>)<a id="83c57" class="tk">rtb_FixPtSum1</a>];</td></tr>
<tr name="84" id="84">
<td>84</td><td></td></tr>
<tr name="85" id="85">
<td>85</td><td>  <span class="ct">/* End of LookupNDDirect: '<a class="ct blk" blk_line="85">&lt;Root&gt;/Direct Lookup Table (n-D)1</a>' */</span></td></tr>
<tr name="86" id="86">
<td>86</td><td></td></tr>
<tr name="87" id="87">
<td>87</td><td>  <span class="ct">/* LookupNDDirect: '<a class="ct blk" blk_line="87">&lt;Root&gt;/Direct Lookup Table (n-D)2</a>' incorporates:</span></td></tr>
<tr name="88" id="88">
<td>88</td><td><span class="ct">   *  UnitDelay: '<a class="ct blk" blk_line="88">&lt;S1&gt;/Output</a>'</span></td></tr>
<tr name="89" id="89">
<td>89</td><td><span class="ct">   *</span></td></tr>
<tr name="90" id="90">
<td>90</td><td><span class="ct">   * About '<a class="ct blk" blk_line="90">&lt;Root&gt;/Direct Lookup Table (n-D)2</a>':</span></td></tr>
<tr name="91" id="91">
<td>91</td><td><span class="ct">   *  1-dimensional Direct Look-Up returning a Scalar</span></td></tr>
<tr name="92" id="92">
<td>92</td><td><span class="ct">   */</span></td></tr>
<tr name="93" id="93">
<td>93</td><td>  <span class="kw">if</span> (<a id="93c7" class="tk">SignalGen4_DW</a>.<a id="93c21" class="tk">Output_DSTATE</a> <a id="93c35" class="tk">&lt;=</a> 511U) <span class="br">{</span></td></tr>
<tr name="94" id="94">
<td>94</td><td>    <a id="94c5" class="tk">rtb_FixPtSum1</a> = <a id="94c21" class="tk">SignalGen4_DW</a>.<a id="94c35" class="tk">Output_DSTATE</a>;</td></tr>
<tr name="95" id="95">
<td>95</td><td>  <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="96" id="96">
<td>96</td><td>    <a id="96c5" class="tk">rtb_FixPtSum1</a> = 511U;</td></tr>
<tr name="97" id="97">
<td>97</td><td>  <span class="br">}</span></td></tr>
<tr name="98" id="98">
<td>98</td><td></td></tr>
<tr name="99" id="99">
<td>99</td><td>  <a id="99c3" class="tk">rtb_DirectLookupTablenD3</a> = <a id="99c30" class="tk">SignalGen4_P</a>.<a id="99c43" class="tk">DAC2</a>[(<a id="99c49" class="tk">int16_T</a>)<a id="99c57" class="tk">rtb_FixPtSum1</a>];</td></tr>
<tr name="100" id="100">
<td>100</td><td></td></tr>
<tr name="101" id="101">
<td>101</td><td>  <span class="ct">/* End of LookupNDDirect: '<a class="ct blk" blk_line="101">&lt;Root&gt;/Direct Lookup Table (n-D)2</a>' */</span></td></tr>
<tr name="102" id="102">
<td>102</td><td></td></tr>
<tr name="103" id="103">
<td>103</td><td>  <span class="ct">/* S-Function (c2802xpwm): '<a class="ct blk" blk_line="103">&lt;Root&gt;/ePWM7 DAC1 and DAC2</a>' */</span></td></tr>
<tr name="104" id="104">
<td>104</td><td></td></tr>
<tr name="105" id="105">
<td>105</td><td>  <span class="ct">/*-- Update CMPA value for ePWM7 --*/</span></td></tr>
<tr name="106" id="106">
<td>106</td><td>  <span class="br">{</span></td></tr>
<tr name="107" id="107">
<td>107</td><td>    <a id="107c5" class="tk">EPwm7Regs</a>.<a id="107c15" class="tk">CMPA</a>.<a id="107c20" class="tk">half</a>.<a id="107c25" class="tk">CMPA</a> = (<a id="107c33" class="tk">uint16_T</a>)(<a id="107c43" class="tk">rtb_DirectLookupTablenD4</a>);</td></tr>
<tr name="108" id="108">
<td>108</td><td>  <span class="br">}</span></td></tr>
<tr name="109" id="109">
<td>109</td><td></td></tr>
<tr name="110" id="110">
<td>110</td><td>  <span class="ct">/*-- Update CMPB value for ePWM7 --*/</span></td></tr>
<tr name="111" id="111">
<td>111</td><td>  <span class="br">{</span></td></tr>
<tr name="112" id="112">
<td>112</td><td>    <a id="112c5" class="tk">EPwm7Regs</a>.<a id="112c15" class="tk">CMPB</a> = (<a id="112c23" class="tk">uint16_T</a>)(<a id="112c33" class="tk">rtb_DirectLookupTablenD3</a>);</td></tr>
<tr name="113" id="113">
<td>113</td><td>  <span class="br">}</span></td></tr>
<tr name="114" id="114">
<td>114</td><td></td></tr>
<tr name="115" id="115">
<td>115</td><td>  <span class="ct">/* LookupNDDirect: '<a class="ct blk" blk_line="115">&lt;Root&gt;/Direct Lookup Table (n-D)3</a>' incorporates:</span></td></tr>
<tr name="116" id="116">
<td>116</td><td><span class="ct">   *  UnitDelay: '<a class="ct blk" blk_line="116">&lt;S1&gt;/Output</a>'</span></td></tr>
<tr name="117" id="117">
<td>117</td><td><span class="ct">   *</span></td></tr>
<tr name="118" id="118">
<td>118</td><td><span class="ct">   * About '<a class="ct blk" blk_line="118">&lt;Root&gt;/Direct Lookup Table (n-D)3</a>':</span></td></tr>
<tr name="119" id="119">
<td>119</td><td><span class="ct">   *  1-dimensional Direct Look-Up returning a Scalar</span></td></tr>
<tr name="120" id="120">
<td>120</td><td><span class="ct">   */</span></td></tr>
<tr name="121" id="121">
<td>121</td><td>  <span class="kw">if</span> (<a id="121c7" class="tk">SignalGen4_DW</a>.<a id="121c21" class="tk">Output_DSTATE</a> <a id="121c35" class="tk">&lt;=</a> 511U) <span class="br">{</span></td></tr>
<tr name="122" id="122">
<td>122</td><td>    <a id="122c5" class="tk">rtb_FixPtSum1</a> = <a id="122c21" class="tk">SignalGen4_DW</a>.<a id="122c35" class="tk">Output_DSTATE</a>;</td></tr>
<tr name="123" id="123">
<td>123</td><td>  <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="124" id="124">
<td>124</td><td>    <a id="124c5" class="tk">rtb_FixPtSum1</a> = 511U;</td></tr>
<tr name="125" id="125">
<td>125</td><td>  <span class="br">}</span></td></tr>
<tr name="126" id="126">
<td>126</td><td></td></tr>
<tr name="127" id="127">
<td>127</td><td>  <a id="127c3" class="tk">rtb_DirectLookupTablenD3</a> = <a id="127c30" class="tk">SignalGen4_P</a>.<a id="127c43" class="tk">DAC3</a>[(<a id="127c49" class="tk">int16_T</a>)<a id="127c57" class="tk">rtb_FixPtSum1</a>];</td></tr>
<tr name="128" id="128">
<td>128</td><td></td></tr>
<tr name="129" id="129">
<td>129</td><td>  <span class="ct">/* End of LookupNDDirect: '<a class="ct blk" blk_line="129">&lt;Root&gt;/Direct Lookup Table (n-D)3</a>' */</span></td></tr>
<tr name="130" id="130">
<td>130</td><td></td></tr>
<tr name="131" id="131">
<td>131</td><td>  <span class="ct">/* LookupNDDirect: '<a class="ct blk" blk_line="131">&lt;Root&gt;/Direct Lookup Table (n-D)4</a>' incorporates:</span></td></tr>
<tr name="132" id="132">
<td>132</td><td><span class="ct">   *  UnitDelay: '<a class="ct blk" blk_line="132">&lt;S1&gt;/Output</a>'</span></td></tr>
<tr name="133" id="133">
<td>133</td><td><span class="ct">   *</span></td></tr>
<tr name="134" id="134">
<td>134</td><td><span class="ct">   * About '<a class="ct blk" blk_line="134">&lt;Root&gt;/Direct Lookup Table (n-D)4</a>':</span></td></tr>
<tr name="135" id="135">
<td>135</td><td><span class="ct">   *  1-dimensional Direct Look-Up returning a Scalar</span></td></tr>
<tr name="136" id="136">
<td>136</td><td><span class="ct">   */</span></td></tr>
<tr name="137" id="137">
<td>137</td><td>  <span class="kw">if</span> (<a id="137c7" class="tk">SignalGen4_DW</a>.<a id="137c21" class="tk">Output_DSTATE</a> <a id="137c35" class="tk">&lt;=</a> 511U) <span class="br">{</span></td></tr>
<tr name="138" id="138">
<td>138</td><td>    <a id="138c5" class="tk">rtb_FixPtSum1</a> = <a id="138c21" class="tk">SignalGen4_DW</a>.<a id="138c35" class="tk">Output_DSTATE</a>;</td></tr>
<tr name="139" id="139">
<td>139</td><td>  <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="140" id="140">
<td>140</td><td>    <a id="140c5" class="tk">rtb_FixPtSum1</a> = 511U;</td></tr>
<tr name="141" id="141">
<td>141</td><td>  <span class="br">}</span></td></tr>
<tr name="142" id="142">
<td>142</td><td></td></tr>
<tr name="143" id="143">
<td>143</td><td>  <a id="143c3" class="tk">rtb_DirectLookupTablenD4</a> = <a id="143c30" class="tk">SignalGen4_P</a>.<a id="143c43" class="tk">DAC4</a>[(<a id="143c49" class="tk">int16_T</a>)<a id="143c57" class="tk">rtb_FixPtSum1</a>];</td></tr>
<tr name="144" id="144">
<td>144</td><td></td></tr>
<tr name="145" id="145">
<td>145</td><td>  <span class="ct">/* End of LookupNDDirect: '<a class="ct blk" blk_line="145">&lt;Root&gt;/Direct Lookup Table (n-D)4</a>' */</span></td></tr>
<tr name="146" id="146">
<td>146</td><td></td></tr>
<tr name="147" id="147">
<td>147</td><td>  <span class="ct">/* S-Function (c2802xpwm): '<a class="ct blk" blk_line="147">&lt;Root&gt;/ePWM8 DAC3 and DAC4</a>' */</span></td></tr>
<tr name="148" id="148">
<td>148</td><td></td></tr>
<tr name="149" id="149">
<td>149</td><td>  <span class="ct">/*-- Update CMPA value for ePWM8 --*/</span></td></tr>
<tr name="150" id="150">
<td>150</td><td>  <span class="br">{</span></td></tr>
<tr name="151" id="151">
<td>151</td><td>    <a id="151c5" class="tk">EPwm8Regs</a>.<a id="151c15" class="tk">CMPA</a>.<a id="151c20" class="tk">half</a>.<a id="151c25" class="tk">CMPA</a> = (<a id="151c33" class="tk">uint16_T</a>)(<a id="151c43" class="tk">rtb_DirectLookupTablenD3</a>);</td></tr>
<tr name="152" id="152">
<td>152</td><td>  <span class="br">}</span></td></tr>
<tr name="153" id="153">
<td>153</td><td></td></tr>
<tr name="154" id="154">
<td>154</td><td>  <span class="ct">/*-- Update CMPB value for ePWM8 --*/</span></td></tr>
<tr name="155" id="155">
<td>155</td><td>  <span class="br">{</span></td></tr>
<tr name="156" id="156">
<td>156</td><td>    <a id="156c5" class="tk">EPwm8Regs</a>.<a id="156c15" class="tk">CMPB</a> = (<a id="156c23" class="tk">uint16_T</a>)(<a id="156c33" class="tk">rtb_DirectLookupTablenD4</a>);</td></tr>
<tr name="157" id="157">
<td>157</td><td>  <span class="br">}</span></td></tr>
<tr name="158" id="158">
<td>158</td><td></td></tr>
<tr name="159" id="159">
<td>159</td><td>  <span class="ct">/* Sum: '<a class="ct blk" blk_line="159">&lt;S3&gt;/FixPt Sum1</a>' incorporates:</span></td></tr>
<tr name="160" id="160">
<td>160</td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="160">&lt;S3&gt;/FixPt Constant</a>'</span></td></tr>
<tr name="161" id="161">
<td>161</td><td><span class="ct">   *  UnitDelay: '<a class="ct blk" blk_line="161">&lt;S1&gt;/Output</a>'</span></td></tr>
<tr name="162" id="162">
<td>162</td><td><span class="ct">   */</span></td></tr>
<tr name="163" id="163">
<td>163</td><td>  <a id="163c3" class="tk">rtb_FixPtSum1</a> = <a id="163c19" class="tk">SignalGen4_DW</a>.<a id="163c33" class="tk">Output_DSTATE</a> <a id="163c47" class="tk">+</a> <a id="163c49" class="tk">SignalGen4_P</a>.<a id="163c62" class="tk">FixPtConstant_Value</a>;</td></tr>
<tr name="164" id="164">
<td>164</td><td></td></tr>
<tr name="165" id="165">
<td>165</td><td>  <span class="ct">/* Switch: '<a class="ct blk" blk_line="165">&lt;S4&gt;/FixPt Switch</a>' */</span></td></tr>
<tr name="166" id="166">
<td>166</td><td>  <span class="kw">if</span> (<a id="166c7" class="tk">rtb_FixPtSum1</a> <a id="166c21" class="tk">&gt;</a> <a id="166c23" class="tk">SignalGen4_P</a>.<a id="166c36" class="tk">CounterLimited_uplimit</a>) <span class="br">{</span></td></tr>
<tr name="167" id="167">
<td>167</td><td>    <span class="ct">/* Update for UnitDelay: '<a class="ct blk" blk_line="167">&lt;S1&gt;/Output</a>' incorporates:</span></td></tr>
<tr name="168" id="168">
<td>168</td><td><span class="ct">     *  Constant: '<a class="ct blk" blk_line="168">&lt;S4&gt;/Constant</a>'</span></td></tr>
<tr name="169" id="169">
<td>169</td><td><span class="ct">     */</span></td></tr>
<tr name="170" id="170">
<td>170</td><td>    <a id="170c5" class="tk">SignalGen4_DW</a>.<a id="170c19" class="tk">Output_DSTATE</a> = <a id="170c35" class="tk">SignalGen4_P</a>.<a id="170c48" class="tk">Constant_Value</a>;</td></tr>
<tr name="171" id="171">
<td>171</td><td>  <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="172" id="172">
<td>172</td><td>    <span class="ct">/* Update for UnitDelay: '<a class="ct blk" blk_line="172">&lt;S1&gt;/Output</a>' */</span></td></tr>
<tr name="173" id="173">
<td>173</td><td>    <a id="173c5" class="tk">SignalGen4_DW</a>.<a id="173c19" class="tk">Output_DSTATE</a> = <a id="173c35" class="tk">rtb_FixPtSum1</a>;</td></tr>
<tr name="174" id="174">
<td>174</td><td>  <span class="br">}</span></td></tr>
<tr name="175" id="175">
<td>175</td><td></td></tr>
<tr name="176" id="176">
<td>176</td><td>  <span class="ct">/* End of Switch: '<a class="ct blk" blk_line="176">&lt;S4&gt;/FixPt Switch</a>' */</span></td></tr>
<tr name="177" id="177">
<td>177</td><td><span class="br">}</span></td></tr>
<tr name="178" id="178">
<td>178</td><td></td></tr>
<tr name="179" id="179">
<td>179</td><td><span class="ct">/* Model step function for TID1 */</span></td></tr>
<tr name="180" id="180">
<td>180</td><td><span class="kw">void</span> <a id="180c6" class="tk">SignalGen4_step1</a>(<span class="kw">void</span>)            <span class="ct">/* Sample time: [6.5104166666666666E-5s, 0.0s] */</span></td></tr>
<tr name="181" id="181">
<td>181</td><td><span class="br">{</span></td></tr>
<tr name="182" id="182">
<td>182</td><td>  <span class="ct">/* (no output/update code required) */</span></td></tr>
<tr name="183" id="183">
<td>183</td><td><span class="br">}</span></td></tr>
<tr name="184" id="184">
<td>184</td><td></td></tr>
<tr name="185" id="185">
<td>185</td><td><span class="ct">/* Model step wrapper function for compatibility with a static main program */</span></td></tr>
<tr name="186" id="186">
<td>186</td><td><span class="kw">void</span> <a id="186c6" class="tk">SignalGen4_step</a>(<a id="186c22" class="tk">int_T</a> <a id="186c28" class="tk">tid</a>)</td></tr>
<tr name="187" id="187">
<td>187</td><td><span class="br">{</span></td></tr>
<tr name="188" id="188">
<td>188</td><td>  <span class="kw">switch</span> (<a id="188c11" class="tk">tid</a>) <span class="br">{</span></td></tr>
<tr name="189" id="189">
<td>189</td><td>   <span class="kw">case</span> 0 <a id="189c11" class="tk">:</a></td></tr>
<tr name="190" id="190">
<td>190</td><td>    <a id="190c5" class="tk">SignalGen4_step0</a>();</td></tr>
<tr name="191" id="191">
<td>191</td><td>    <span class="kw">break</span>;</td></tr>
<tr name="192" id="192">
<td>192</td><td></td></tr>
<tr name="193" id="193">
<td>193</td><td>   <span class="kw">case</span> 1 <a id="193c11" class="tk">:</a></td></tr>
<tr name="194" id="194">
<td>194</td><td>    <a id="194c5" class="tk">SignalGen4_step1</a>();</td></tr>
<tr name="195" id="195">
<td>195</td><td>    <span class="kw">break</span>;</td></tr>
<tr name="196" id="196">
<td>196</td><td></td></tr>
<tr name="197" id="197">
<td>197</td><td>   <span class="kw">default</span> <a id="197c12" class="tk">:</a></td></tr>
<tr name="198" id="198">
<td>198</td><td>    <span class="kw">break</span>;</td></tr>
<tr name="199" id="199">
<td>199</td><td>  <span class="br">}</span></td></tr>
<tr name="200" id="200">
<td>200</td><td><span class="br">}</span></td></tr>
<tr name="201" id="201">
<td>201</td><td></td></tr>
<tr name="202" id="202">
<td>202</td><td><span class="ct">/* Model initialize function */</span></td></tr>
<tr name="203" id="203">
<td>203</td><td><span class="kw">void</span> <a id="203c6" class="tk">SignalGen4_initialize</a>(<span class="kw">void</span>)</td></tr>
<tr name="204" id="204">
<td>204</td><td><span class="br">{</span></td></tr>
<tr name="205" id="205">
<td>205</td><td>  <span class="ct">/* Registration code */</span></td></tr>
<tr name="206" id="206">
<td>206</td><td></td></tr>
<tr name="207" id="207">
<td>207</td><td>  <span class="ct">/* initialize real-time model */</span></td></tr>
<tr name="208" id="208">
<td>208</td><td>  (<span class="kw">void</span>) <a id="208c10" class="tk">memset</a>((<span class="kw">void</span> <a id="208c23" class="tk">*</a>)<a id="208c25" class="tk">SignalGen4_M</a>, 0,</td></tr>
<tr name="209" id="209">
<td>209</td><td>                <span class="kw">sizeof</span>(<a id="209c24" class="tk">RT_MODEL_SignalGen4_T</a>));</td></tr>
<tr name="210" id="210">
<td>210</td><td></td></tr>
<tr name="211" id="211">
<td>211</td><td>  <span class="ct">/* states (dwork) */</span></td></tr>
<tr name="212" id="212">
<td>212</td><td>  (<span class="kw">void</span>) <a id="212c10" class="tk">memset</a>((<span class="kw">void</span> <a id="212c23" class="tk">*</a>)<a id="212c25" class="tk">&amp;</a><a id="212c26" class="tk">SignalGen4_DW</a>, 0,</td></tr>
<tr name="213" id="213">
<td>213</td><td>                <span class="kw">sizeof</span>(<a id="213c24" class="tk">DW_SignalGen4_T</a>));</td></tr>
<tr name="214" id="214">
<td>214</td><td></td></tr>
<tr name="215" id="215">
<td>215</td><td>  <span class="ct">/* Start for S-Function (c2802xpwm): '<a class="ct blk" blk_line="215">&lt;Root&gt;/ePWM7 DAC1 and DAC2</a>' */</span></td></tr>
<tr name="216" id="216">
<td>216</td><td></td></tr>
<tr name="217" id="217">
<td>217</td><td>  <span class="ct">/*** Initialize ePWM7 modules ***/</span></td></tr>
<tr name="218" id="218">
<td>218</td><td>  <span class="br">{</span></td></tr>
<tr name="219" id="219">
<td>219</td><td>    <span class="ct">/*-- Setup Time-Base (TB) Submodule --*/</span></td></tr>
<tr name="220" id="220">
<td>220</td><td>    <a id="220c5" class="tk">EPwm7Regs</a>.<a id="220c15" class="tk">TBPRD</a> = 360;             <span class="ct">// Time Base Period Register</span></td></tr>
<tr name="221" id="221">
<td>221</td><td></td></tr>
<tr name="222" id="222">
<td>222</td><td>    <span class="ct">/*  // Time Base Control Register</span></td></tr>
<tr name="223" id="223">
<td>223</td><td><span class="ct">       EPwm7Regs.TBCTL.bit.CTRMODE              = 0;          // Counter Mode</span></td></tr>
<tr name="224" id="224">
<td>224</td><td><span class="ct">       EPwm7Regs.TBCTL.bit.SYNCOSEL             = 3;          // Sync Output Select</span></td></tr>
<tr name="225" id="225">
<td>225</td><td><span class="ct">       EPwm7Regs.TBCTL.bit.PRDLD                = 0;          // Shadow select</span></td></tr>
<tr name="226" id="226">
<td>226</td><td><span class="ct">       EPwm7Regs.TBCTL.bit.PHSEN                = 0;          // Phase Load Enable</span></td></tr>
<tr name="227" id="227">
<td>227</td><td><span class="ct">       EPwm7Regs.TBCTL.bit.PHSDIR               = 0;          // Phase Direction Bit</span></td></tr>
<tr name="228" id="228">
<td>228</td><td><span class="ct">       EPwm7Regs.TBCTL.bit.HSPCLKDIV            = 0;          // High Speed TBCLK Pre-scaler</span></td></tr>
<tr name="229" id="229">
<td>229</td><td><span class="ct">       EPwm7Regs.TBCTL.bit.CLKDIV               = 0;          // Time Base Clock Pre-scaler</span></td></tr>
<tr name="230" id="230">
<td>230</td><td><span class="ct">       EPwm7Regs.TBCTL.bit.SWFSYNC              = 0;          // Software Force Sync Pulse</span></td></tr>
<tr name="231" id="231">
<td>231</td><td><span class="ct">     */</span></td></tr>
<tr name="232" id="232">
<td>232</td><td>    <a id="232c5" class="tk">EPwm7Regs</a>.<a id="232c15" class="tk">TBCTL</a>.<a id="232c21" class="tk">all</a> = (<a id="232c28" class="tk">EPwm7Regs</a>.<a id="232c38" class="tk">TBCTL</a>.<a id="232c44" class="tk">all</a> <a id="232c48" class="tk">&amp;</a> <a id="232c50" class="tk">~</a>0x3FFF) <a id="232c59" class="tk">|</a> 0x30;</td></tr>
<tr name="233" id="233">
<td>233</td><td></td></tr>
<tr name="234" id="234">
<td>234</td><td>    <span class="ct">/* // Time-Base Phase Register</span></td></tr>
<tr name="235" id="235">
<td>235</td><td><span class="ct">       EPwm7Regs.TBPHS.half.TBPHS               = 0;          // Phase offset register</span></td></tr>
<tr name="236" id="236">
<td>236</td><td><span class="ct">     */</span></td></tr>
<tr name="237" id="237">
<td>237</td><td>    <a id="237c5" class="tk">EPwm7Regs</a>.<a id="237c15" class="tk">TBPHS</a>.<a id="237c21" class="tk">all</a> = (<a id="237c28" class="tk">EPwm7Regs</a>.<a id="237c38" class="tk">TBPHS</a>.<a id="237c44" class="tk">all</a> <a id="237c48" class="tk">&amp;</a> <a id="237c50" class="tk">~</a>0xFFFF0000) <a id="237c63" class="tk">|</a> 0x0;</td></tr>
<tr name="238" id="238">
<td>238</td><td></td></tr>
<tr name="239" id="239">
<td>239</td><td>    <span class="ct">// Time Base Counter Register</span></td></tr>
<tr name="240" id="240">
<td>240</td><td>    <a id="240c5" class="tk">EPwm7Regs</a>.<a id="240c15" class="tk">TBCTR</a> = 0x0000;          <span class="ct">/* Clear counter*/</span></td></tr>
<tr name="241" id="241">
<td>241</td><td></td></tr>
<tr name="242" id="242">
<td>242</td><td>    <span class="ct">/*-- Setup Counter_Compare (CC) Submodule --*/</span></td></tr>
<tr name="243" id="243">
<td>243</td><td>    <span class="ct">/*	// Counter Compare Control Register</span></td></tr>
<tr name="244" id="244">
<td>244</td><td><span class="ct">       EPwm7Regs.CMPCTL.bit.SHDWAMODE           = 0;  // Compare A Register Block Operating Mode</span></td></tr>
<tr name="245" id="245">
<td>245</td><td><span class="ct">       EPwm7Regs.CMPCTL.bit.SHDWBMODE           = 0;  // Compare B Register Block Operating Mode</span></td></tr>
<tr name="246" id="246">
<td>246</td><td><span class="ct">       EPwm7Regs.CMPCTL.bit.LOADAMODE           = 0;          // Active Compare A Load</span></td></tr>
<tr name="247" id="247">
<td>247</td><td><span class="ct">       EPwm7Regs.CMPCTL.bit.LOADBMODE           = 0;          // Active Compare B Load</span></td></tr>
<tr name="248" id="248">
<td>248</td><td><span class="ct">     */</span></td></tr>
<tr name="249" id="249">
<td>249</td><td>    <a id="249c5" class="tk">EPwm7Regs</a>.<a id="249c15" class="tk">CMPCTL</a>.<a id="249c22" class="tk">all</a> = (<a id="249c29" class="tk">EPwm7Regs</a>.<a id="249c39" class="tk">CMPCTL</a>.<a id="249c46" class="tk">all</a> <a id="249c50" class="tk">&amp;</a> <a id="249c52" class="tk">~</a>0x5F) <a id="249c59" class="tk">|</a> 0x0;</td></tr>
<tr name="250" id="250">
<td>250</td><td>    <a id="250c5" class="tk">EPwm7Regs</a>.<a id="250c15" class="tk">CMPA</a>.<a id="250c20" class="tk">half</a>.<a id="250c25" class="tk">CMPA</a> = 180;    <span class="ct">// Counter Compare A Register</span></td></tr>
<tr name="251" id="251">
<td>251</td><td>    <a id="251c5" class="tk">EPwm7Regs</a>.<a id="251c15" class="tk">CMPB</a> = 180;              <span class="ct">// Counter Compare B Register</span></td></tr>
<tr name="252" id="252">
<td>252</td><td></td></tr>
<tr name="253" id="253">
<td>253</td><td>    <span class="ct">/*-- Setup Action-Qualifier (AQ) Submodule --*/</span></td></tr>
<tr name="254" id="254">
<td>254</td><td>    <a id="254c5" class="tk">EPwm7Regs</a>.<a id="254c15" class="tk">AQCTLA</a>.<a id="254c22" class="tk">all</a> = 150;        <span class="ct">// Action Qualifier Control Register For Output A</span></td></tr>
<tr name="255" id="255">
<td>255</td><td>    <a id="255c5" class="tk">EPwm7Regs</a>.<a id="255c15" class="tk">AQCTLB</a>.<a id="255c22" class="tk">all</a> = 2310;       <span class="ct">// Action Qualifier Control Register For Output B</span></td></tr>
<tr name="256" id="256">
<td>256</td><td></td></tr>
<tr name="257" id="257">
<td>257</td><td>    <span class="ct">/*	// Action Qualifier Software Force Register</span></td></tr>
<tr name="258" id="258">
<td>258</td><td><span class="ct">       EPwm7Regs.AQSFRC.bit.RLDCSF              = 0;          // Reload from Shadow Options</span></td></tr>
<tr name="259" id="259">
<td>259</td><td><span class="ct">     */</span></td></tr>
<tr name="260" id="260">
<td>260</td><td>    <a id="260c5" class="tk">EPwm7Regs</a>.<a id="260c15" class="tk">AQSFRC</a>.<a id="260c22" class="tk">all</a> = (<a id="260c29" class="tk">EPwm7Regs</a>.<a id="260c39" class="tk">AQSFRC</a>.<a id="260c46" class="tk">all</a> <a id="260c50" class="tk">&amp;</a> <a id="260c52" class="tk">~</a>0xC0) <a id="260c59" class="tk">|</a> 0x0;</td></tr>
<tr name="261" id="261">
<td>261</td><td></td></tr>
<tr name="262" id="262">
<td>262</td><td>    <span class="ct">/*	// Action Qualifier Continuous S/W Force Register</span></td></tr>
<tr name="263" id="263">
<td>263</td><td><span class="ct">       EPwm7Regs.AQCSFRC.bit.CSFA               = 0;          // Continuous Software Force on output A</span></td></tr>
<tr name="264" id="264">
<td>264</td><td><span class="ct">       EPwm7Regs.AQCSFRC.bit.CSFB               = 0;          // Continuous Software Force on output B</span></td></tr>
<tr name="265" id="265">
<td>265</td><td><span class="ct">     */</span></td></tr>
<tr name="266" id="266">
<td>266</td><td>    <a id="266c5" class="tk">EPwm7Regs</a>.<a id="266c15" class="tk">AQCSFRC</a>.<a id="266c23" class="tk">all</a> = (<a id="266c30" class="tk">EPwm7Regs</a>.<a id="266c40" class="tk">AQCSFRC</a>.<a id="266c48" class="tk">all</a> <a id="266c52" class="tk">&amp;</a> <a id="266c54" class="tk">~</a>0xF) <a id="266c60" class="tk">|</a> 0x0;</td></tr>
<tr name="267" id="267">
<td>267</td><td></td></tr>
<tr name="268" id="268">
<td>268</td><td>    <span class="ct">/*-- Setup Dead-Band Generator (DB) Submodule --*/</span></td></tr>
<tr name="269" id="269">
<td>269</td><td>    <span class="ct">/*	// Dead-Band Generator Control Register</span></td></tr>
<tr name="270" id="270">
<td>270</td><td><span class="ct">       EPwm7Regs.DBCTL.bit.OUT_MODE             = 0;          // Dead Band Output Mode Control</span></td></tr>
<tr name="271" id="271">
<td>271</td><td><span class="ct">       EPwm7Regs.DBCTL.bit.IN_MODE              = 0;          // Dead Band Input Select Mode Control</span></td></tr>
<tr name="272" id="272">
<td>272</td><td><span class="ct">       EPwm7Regs.DBCTL.bit.POLSEL               = 0;          // Polarity Select Control</span></td></tr>
<tr name="273" id="273">
<td>273</td><td><span class="ct">       EPwm7Regs.DBCTL.bit.HALFCYCLE            = 0;          // Half Cycle Clocking Enable</span></td></tr>
<tr name="274" id="274">
<td>274</td><td><span class="ct">     */</span></td></tr>
<tr name="275" id="275">
<td>275</td><td>    <a id="275c5" class="tk">EPwm7Regs</a>.<a id="275c15" class="tk">DBCTL</a>.<a id="275c21" class="tk">all</a> = (<a id="275c28" class="tk">EPwm7Regs</a>.<a id="275c38" class="tk">DBCTL</a>.<a id="275c44" class="tk">all</a> <a id="275c48" class="tk">&amp;</a> <a id="275c50" class="tk">~</a>0x803F) <a id="275c59" class="tk">|</a> 0x0;</td></tr>
<tr name="276" id="276">
<td>276</td><td>    <a id="276c5" class="tk">EPwm7Regs</a>.<a id="276c15" class="tk">DBRED</a> = 0;               <span class="ct">// Dead-Band Generator Rising Edge Delay Count Register</span></td></tr>
<tr name="277" id="277">
<td>277</td><td>    <a id="277c5" class="tk">EPwm7Regs</a>.<a id="277c15" class="tk">DBFED</a> = 0;               <span class="ct">// Dead-Band Generator Falling Edge Delay Count Register</span></td></tr>
<tr name="278" id="278">
<td>278</td><td></td></tr>
<tr name="279" id="279">
<td>279</td><td>    <span class="ct">/*-- Setup Event-Trigger (ET) Submodule --*/</span></td></tr>
<tr name="280" id="280">
<td>280</td><td>    <span class="ct">/*	// Event Trigger Selection and Pre-Scale Register</span></td></tr>
<tr name="281" id="281">
<td>281</td><td><span class="ct">       EPwm7Regs.ETSEL.bit.SOCAEN               = 0;          // Start of Conversion A Enable</span></td></tr>
<tr name="282" id="282">
<td>282</td><td><span class="ct">       EPwm7Regs.ETSEL.bit.SOCASEL              = 0;          // Start of Conversion A Select</span></td></tr>
<tr name="283" id="283">
<td>283</td><td><span class="ct">       EPwm7Regs.ETPS.bit.SOCAPRD               = 1;          // EPWM7SOCA Period Select</span></td></tr>
<tr name="284" id="284">
<td>284</td><td><span class="ct"></span></td></tr>
<tr name="285" id="285">
<td>285</td><td><span class="ct">       EPwm7Regs.ETSEL.bit.SOCBEN               = 0;          // Start of Conversion B Enable</span></td></tr>
<tr name="286" id="286">
<td>286</td><td><span class="ct"></span></td></tr>
<tr name="287" id="287">
<td>287</td><td><span class="ct">       EPwm7Regs.ETSEL.bit.SOCBSEL              = 1;          // Start of Conversion B Select</span></td></tr>
<tr name="288" id="288">
<td>288</td><td><span class="ct">       EPwm7Regs.ETPS.bit.SOCBPRD               = 1;          // EPWM7SOCB Period Select</span></td></tr>
<tr name="289" id="289">
<td>289</td><td><span class="ct">       EPwm7Regs.ETSEL.bit.INTEN                = 0;          // EPWM7INTn Enable</span></td></tr>
<tr name="290" id="290">
<td>290</td><td><span class="ct">       EPwm7Regs.ETSEL.bit.INTSEL               = 1;          // EPWM7INTn Select</span></td></tr>
<tr name="291" id="291">
<td>291</td><td><span class="ct"></span></td></tr>
<tr name="292" id="292">
<td>292</td><td><span class="ct">       EPwm7Regs.ETPS.bit.INTPRD                = 1;          // EPWM7INTn Period Select</span></td></tr>
<tr name="293" id="293">
<td>293</td><td><span class="ct">     */</span></td></tr>
<tr name="294" id="294">
<td>294</td><td>    <a id="294c5" class="tk">EPwm7Regs</a>.<a id="294c15" class="tk">ETSEL</a>.<a id="294c21" class="tk">all</a> = (<a id="294c28" class="tk">EPwm7Regs</a>.<a id="294c38" class="tk">ETSEL</a>.<a id="294c44" class="tk">all</a> <a id="294c48" class="tk">&amp;</a> <a id="294c50" class="tk">~</a>0xFF0F) <a id="294c59" class="tk">|</a> 0x1001;</td></tr>
<tr name="295" id="295">
<td>295</td><td>    <a id="295c5" class="tk">EPwm7Regs</a>.<a id="295c15" class="tk">ETPS</a>.<a id="295c20" class="tk">all</a> = (<a id="295c27" class="tk">EPwm7Regs</a>.<a id="295c37" class="tk">ETPS</a>.<a id="295c42" class="tk">all</a> <a id="295c46" class="tk">&amp;</a> <a id="295c48" class="tk">~</a>0x3303) <a id="295c57" class="tk">|</a> 0x1101;</td></tr>
<tr name="296" id="296">
<td>296</td><td></td></tr>
<tr name="297" id="297">
<td>297</td><td>    <span class="ct">/*-- Setup PWM-Chopper (PC) Submodule --*/</span></td></tr>
<tr name="298" id="298">
<td>298</td><td>    <span class="ct">/*	// PWM Chopper Control Register</span></td></tr>
<tr name="299" id="299">
<td>299</td><td><span class="ct">       EPwm7Regs.PCCTL.bit.CHPEN                = 0;          // PWM chopping enable</span></td></tr>
<tr name="300" id="300">
<td>300</td><td><span class="ct">       EPwm7Regs.PCCTL.bit.CHPFREQ              = 0;          // Chopping clock frequency</span></td></tr>
<tr name="301" id="301">
<td>301</td><td><span class="ct">       EPwm7Regs.PCCTL.bit.OSHTWTH              = 0;          // One-shot pulse width</span></td></tr>
<tr name="302" id="302">
<td>302</td><td><span class="ct">       EPwm7Regs.PCCTL.bit.CHPDUTY              = 0;          // Chopping clock Duty cycle</span></td></tr>
<tr name="303" id="303">
<td>303</td><td><span class="ct">     */</span></td></tr>
<tr name="304" id="304">
<td>304</td><td>    <a id="304c5" class="tk">EPwm7Regs</a>.<a id="304c15" class="tk">PCCTL</a>.<a id="304c21" class="tk">all</a> = (<a id="304c28" class="tk">EPwm7Regs</a>.<a id="304c38" class="tk">PCCTL</a>.<a id="304c44" class="tk">all</a> <a id="304c48" class="tk">&amp;</a> <a id="304c50" class="tk">~</a>0x7FF) <a id="304c58" class="tk">|</a> 0x0;</td></tr>
<tr name="305" id="305">
<td>305</td><td></td></tr>
<tr name="306" id="306">
<td>306</td><td>    <span class="ct">/*-- Set up Trip-Zone (TZ) Submodule --*/</span></td></tr>
<tr name="307" id="307">
<td>307</td><td>    <a id="307c5" class="tk">EALLOW</a>;</td></tr>
<tr name="308" id="308">
<td>308</td><td>    <a id="308c5" class="tk">EPwm7Regs</a>.<a id="308c15" class="tk">TZSEL</a>.<a id="308c21" class="tk">all</a> = 0;           <span class="ct">// Trip Zone Select Register</span></td></tr>
<tr name="309" id="309">
<td>309</td><td></td></tr>
<tr name="310" id="310">
<td>310</td><td>    <span class="ct">/*	// Trip Zone Control Register</span></td></tr>
<tr name="311" id="311">
<td>311</td><td><span class="ct">       EPwm7Regs.TZCTL.bit.TZA                  = 3;          // TZ1 to TZ6 Trip Action On EPWM7A</span></td></tr>
<tr name="312" id="312">
<td>312</td><td><span class="ct">       EPwm7Regs.TZCTL.bit.TZB                  = 3;          // TZ1 to TZ6 Trip Action On EPWM7B</span></td></tr>
<tr name="313" id="313">
<td>313</td><td><span class="ct">       EPwm7Regs.TZCTL.bit.DCAEVT1              = 3;          // EPWM7A action on DCAEVT1</span></td></tr>
<tr name="314" id="314">
<td>314</td><td><span class="ct">       EPwm7Regs.TZCTL.bit.DCAEVT2              = 3;          // EPWM7A action on DCAEVT2</span></td></tr>
<tr name="315" id="315">
<td>315</td><td><span class="ct">       EPwm7Regs.TZCTL.bit.DCBEVT1              = 3;          // EPWM7B action on DCBEVT1</span></td></tr>
<tr name="316" id="316">
<td>316</td><td><span class="ct">       EPwm7Regs.TZCTL.bit.DCBEVT2              = 3;          // EPWM7B action on DCBEVT2</span></td></tr>
<tr name="317" id="317">
<td>317</td><td><span class="ct">     */</span></td></tr>
<tr name="318" id="318">
<td>318</td><td>    <a id="318c5" class="tk">EPwm7Regs</a>.<a id="318c15" class="tk">TZCTL</a>.<a id="318c21" class="tk">all</a> = (<a id="318c28" class="tk">EPwm7Regs</a>.<a id="318c38" class="tk">TZCTL</a>.<a id="318c44" class="tk">all</a> <a id="318c48" class="tk">&amp;</a> <a id="318c50" class="tk">~</a>0xFFF) <a id="318c58" class="tk">|</a> 0xFFF;</td></tr>
<tr name="319" id="319">
<td>319</td><td></td></tr>
<tr name="320" id="320">
<td>320</td><td>    <span class="ct">/*	// Trip Zone Enable Interrupt Register</span></td></tr>
<tr name="321" id="321">
<td>321</td><td><span class="ct">       EPwm7Regs.TZEINT.bit.OST                 = 0;          // Trip Zones One Shot Int Enable</span></td></tr>
<tr name="322" id="322">
<td>322</td><td><span class="ct">       EPwm7Regs.TZEINT.bit.CBC                 = 0;          // Trip Zones Cycle By Cycle Int Enable</span></td></tr>
<tr name="323" id="323">
<td>323</td><td><span class="ct">       EPwm7Regs.TZEINT.bit.DCAEVT1             = 0;          // Digital Compare A Event 1 Int Enable</span></td></tr>
<tr name="324" id="324">
<td>324</td><td><span class="ct">       EPwm7Regs.TZEINT.bit.DCAEVT2             = 0;          // Digital Compare A Event 2 Int Enable</span></td></tr>
<tr name="325" id="325">
<td>325</td><td><span class="ct">       EPwm7Regs.TZEINT.bit.DCBEVT1             = 0;          // Digital Compare B Event 1 Int Enable</span></td></tr>
<tr name="326" id="326">
<td>326</td><td><span class="ct">       EPwm7Regs.TZEINT.bit.DCBEVT2             = 0;          // Digital Compare B Event 2 Int Enable</span></td></tr>
<tr name="327" id="327">
<td>327</td><td><span class="ct">     */</span></td></tr>
<tr name="328" id="328">
<td>328</td><td>    <a id="328c5" class="tk">EPwm7Regs</a>.<a id="328c15" class="tk">TZEINT</a>.<a id="328c22" class="tk">all</a> = (<a id="328c29" class="tk">EPwm7Regs</a>.<a id="328c39" class="tk">TZEINT</a>.<a id="328c46" class="tk">all</a> <a id="328c50" class="tk">&amp;</a> <a id="328c52" class="tk">~</a>0x7E) <a id="328c59" class="tk">|</a> 0x0;</td></tr>
<tr name="329" id="329">
<td>329</td><td></td></tr>
<tr name="330" id="330">
<td>330</td><td>    <span class="ct">/*	// Digital Compare A Control Register</span></td></tr>
<tr name="331" id="331">
<td>331</td><td><span class="ct">       EPwm7Regs.DCACTL.bit.EVT1SYNCE           = 0;          // DCAEVT1 SYNC Enable</span></td></tr>
<tr name="332" id="332">
<td>332</td><td><span class="ct">       EPwm7Regs.DCACTL.bit.EVT1SOCE            = 1;          // DCAEVT1 SOC Enable</span></td></tr>
<tr name="333" id="333">
<td>333</td><td><span class="ct">       EPwm7Regs.DCACTL.bit.EVT1FRCSYNCSEL      = 0;          // DCAEVT1 Force Sync Signal</span></td></tr>
<tr name="334" id="334">
<td>334</td><td><span class="ct">       EPwm7Regs.DCACTL.bit.EVT1SRCSEL          = 0;          // DCAEVT1 Source Signal</span></td></tr>
<tr name="335" id="335">
<td>335</td><td><span class="ct">       EPwm7Regs.DCACTL.bit.EVT2FRCSYNCSEL      = 0;          // DCAEVT2 Force Sync Signal</span></td></tr>
<tr name="336" id="336">
<td>336</td><td><span class="ct">       EPwm7Regs.DCACTL.bit.EVT2SRCSEL          = 0;          // DCAEVT2 Source Signal</span></td></tr>
<tr name="337" id="337">
<td>337</td><td><span class="ct">     */</span></td></tr>
<tr name="338" id="338">
<td>338</td><td>    <a id="338c5" class="tk">EPwm7Regs</a>.<a id="338c15" class="tk">DCACTL</a>.<a id="338c22" class="tk">all</a> = (<a id="338c29" class="tk">EPwm7Regs</a>.<a id="338c39" class="tk">DCACTL</a>.<a id="338c46" class="tk">all</a> <a id="338c50" class="tk">&amp;</a> <a id="338c52" class="tk">~</a>0x30F) <a id="338c60" class="tk">|</a> 0x4;</td></tr>
<tr name="339" id="339">
<td>339</td><td></td></tr>
<tr name="340" id="340">
<td>340</td><td>    <span class="ct">/*	// Digital Compare B Control Register</span></td></tr>
<tr name="341" id="341">
<td>341</td><td><span class="ct">       EPwm7Regs.DCBCTL.bit.EVT1SYNCE           = 0;          // DCBEVT1 SYNC Enable</span></td></tr>
<tr name="342" id="342">
<td>342</td><td><span class="ct">       EPwm7Regs.DCBCTL.bit.EVT1SOCE            = 0;          // DCBEVT1 SOC Enable</span></td></tr>
<tr name="343" id="343">
<td>343</td><td><span class="ct">       EPwm7Regs.DCBCTL.bit.EVT1FRCSYNCSEL      = 0;          // DCBEVT1 Force Sync Signal</span></td></tr>
<tr name="344" id="344">
<td>344</td><td><span class="ct">       EPwm7Regs.DCBCTL.bit.EVT1SRCSEL          = 0;          // DCBEVT1 Source Signal</span></td></tr>
<tr name="345" id="345">
<td>345</td><td><span class="ct">       EPwm7Regs.DCBCTL.bit.EVT2FRCSYNCSEL      = 0;          // DCBEVT2 Force Sync Signal</span></td></tr>
<tr name="346" id="346">
<td>346</td><td><span class="ct">       EPwm7Regs.DCBCTL.bit.EVT2SRCSEL          = 0;          // DCBEVT2 Source Signal</span></td></tr>
<tr name="347" id="347">
<td>347</td><td><span class="ct">     */</span></td></tr>
<tr name="348" id="348">
<td>348</td><td>    <a id="348c5" class="tk">EPwm7Regs</a>.<a id="348c15" class="tk">DCBCTL</a>.<a id="348c22" class="tk">all</a> = (<a id="348c29" class="tk">EPwm7Regs</a>.<a id="348c39" class="tk">DCBCTL</a>.<a id="348c46" class="tk">all</a> <a id="348c50" class="tk">&amp;</a> <a id="348c52" class="tk">~</a>0x30F) <a id="348c60" class="tk">|</a> 0x0;</td></tr>
<tr name="349" id="349">
<td>349</td><td></td></tr>
<tr name="350" id="350">
<td>350</td><td>    <span class="ct">/*	// Digital Compare Trip Select Register</span></td></tr>
<tr name="351" id="351">
<td>351</td><td><span class="ct">       EPwm7Regs.DCTRIPSEL.bit.DCAHCOMPSEL      = 0;          // Digital Compare A High COMP Input Select</span></td></tr>
<tr name="352" id="352">
<td>352</td><td><span class="ct"></span></td></tr>
<tr name="353" id="353">
<td>353</td><td><span class="ct">       EPwm7Regs.DCTRIPSEL.bit.DCALCOMPSEL      = 1;          // Digital Compare A Low COMP Input Select</span></td></tr>
<tr name="354" id="354">
<td>354</td><td><span class="ct">       EPwm7Regs.DCTRIPSEL.bit.DCBHCOMPSEL      = 0;          // Digital Compare B High COMP Input Select</span></td></tr>
<tr name="355" id="355">
<td>355</td><td><span class="ct">       EPwm7Regs.DCTRIPSEL.bit.DCBLCOMPSEL      = 1;          // Digital Compare B Low COMP Input Select</span></td></tr>
<tr name="356" id="356">
<td>356</td><td><span class="ct">     */</span></td></tr>
<tr name="357" id="357">
<td>357</td><td>    <a id="357c5" class="tk">EPwm7Regs</a>.<a id="357c15" class="tk">DCTRIPSEL</a>.<a id="357c25" class="tk">all</a> = (<a id="357c32" class="tk">EPwm7Regs</a>.<a id="357c42" class="tk">DCTRIPSEL</a>.<a id="357c52" class="tk">all</a> <a id="357c56" class="tk">&amp;</a> <a id="357c58" class="tk">~</a> 0xFFFF) <a id="357c68" class="tk">|</a> 0x1010;</td></tr>
<tr name="358" id="358">
<td>358</td><td></td></tr>
<tr name="359" id="359">
<td>359</td><td>    <span class="ct">/*	// Trip Zone Digital Comparator Select Register</span></td></tr>
<tr name="360" id="360">
<td>360</td><td><span class="ct">       EPwm7Regs.TZDCSEL.bit.DCAEVT1            = 0;          // Digital Compare Output A Event 1</span></td></tr>
<tr name="361" id="361">
<td>361</td><td><span class="ct">       EPwm7Regs.TZDCSEL.bit.DCAEVT2            = 0;          // Digital Compare Output A Event 2</span></td></tr>
<tr name="362" id="362">
<td>362</td><td><span class="ct">       EPwm7Regs.TZDCSEL.bit.DCBEVT1            = 0;          // Digital Compare Output B Event 1</span></td></tr>
<tr name="363" id="363">
<td>363</td><td><span class="ct">       EPwm7Regs.TZDCSEL.bit.DCBEVT2            = 0;          // Digital Compare Output B Event 2</span></td></tr>
<tr name="364" id="364">
<td>364</td><td><span class="ct">     */</span></td></tr>
<tr name="365" id="365">
<td>365</td><td>    <a id="365c5" class="tk">EPwm7Regs</a>.<a id="365c15" class="tk">TZDCSEL</a>.<a id="365c23" class="tk">all</a> = (<a id="365c30" class="tk">EPwm7Regs</a>.<a id="365c40" class="tk">TZDCSEL</a>.<a id="365c48" class="tk">all</a> <a id="365c52" class="tk">&amp;</a> <a id="365c54" class="tk">~</a>0xFFF) <a id="365c62" class="tk">|</a> 0x0;</td></tr>
<tr name="366" id="366">
<td>366</td><td></td></tr>
<tr name="367" id="367">
<td>367</td><td>    <span class="ct">/*	// Digital Compare Filter Control Register</span></td></tr>
<tr name="368" id="368">
<td>368</td><td><span class="ct">       EPwm7Regs.DCFCTL.bit.BLANKE              = 0;          // Blanking Enable/Disable</span></td></tr>
<tr name="369" id="369">
<td>369</td><td><span class="ct">       EPwm7Regs.DCFCTL.bit.PULSESEL            = 1;          // Pulse Select for Blanking &amp; Capture Alignment</span></td></tr>
<tr name="370" id="370">
<td>370</td><td><span class="ct">       EPwm7Regs.DCFCTL.bit.BLANKINV            = 0;          // Blanking Window Inversion</span></td></tr>
<tr name="371" id="371">
<td>371</td><td><span class="ct">       EPwm7Regs.DCFCTL.bit.SRCSEL              = 0;          // Filter Block Signal Source Select</span></td></tr>
<tr name="372" id="372">
<td>372</td><td><span class="ct">     */</span></td></tr>
<tr name="373" id="373">
<td>373</td><td>    <a id="373c5" class="tk">EPwm7Regs</a>.<a id="373c15" class="tk">DCFCTL</a>.<a id="373c22" class="tk">all</a> = (<a id="373c29" class="tk">EPwm7Regs</a>.<a id="373c39" class="tk">DCFCTL</a>.<a id="373c46" class="tk">all</a> <a id="373c50" class="tk">&amp;</a> <a id="373c52" class="tk">~</a>0x3F) <a id="373c59" class="tk">|</a> 0x10;</td></tr>
<tr name="374" id="374">
<td>374</td><td>    <a id="374c5" class="tk">EPwm7Regs</a>.<a id="374c15" class="tk">DCFOFFSET</a> = 0;           <span class="ct">// Digital Compare Filter Offset Register</span></td></tr>
<tr name="375" id="375">
<td>375</td><td>    <a id="375c5" class="tk">EPwm7Regs</a>.<a id="375c15" class="tk">DCFWINDOW</a> = 0;           <span class="ct">// Digital Compare Filter Window Register</span></td></tr>
<tr name="376" id="376">
<td>376</td><td></td></tr>
<tr name="377" id="377">
<td>377</td><td>    <span class="ct">/*	// Digital Compare Capture Control Register</span></td></tr>
<tr name="378" id="378">
<td>378</td><td><span class="ct">       EPwm7Regs.DCCAPCTL.bit.CAPE              = 0;          // Counter Capture Enable</span></td></tr>
<tr name="379" id="379">
<td>379</td><td><span class="ct">     */</span></td></tr>
<tr name="380" id="380">
<td>380</td><td>    <a id="380c5" class="tk">EPwm7Regs</a>.<a id="380c15" class="tk">DCCAPCTL</a>.<a id="380c24" class="tk">all</a> = (<a id="380c31" class="tk">EPwm7Regs</a>.<a id="380c41" class="tk">DCCAPCTL</a>.<a id="380c50" class="tk">all</a> <a id="380c54" class="tk">&amp;</a> <a id="380c56" class="tk">~</a>0x1) <a id="380c62" class="tk">|</a> 0x0;</td></tr>
<tr name="381" id="381">
<td>381</td><td></td></tr>
<tr name="382" id="382">
<td>382</td><td>    <span class="ct">/*	// HRPWM Configuration Register</span></td></tr>
<tr name="383" id="383">
<td>383</td><td><span class="ct">       EPwm7Regs.HRCNFG.bit.SWAPAB              = 0;          // Swap EPWMA and EPWMB Outputs Bit</span></td></tr>
<tr name="384" id="384">
<td>384</td><td><span class="ct">       EPwm7Regs.HRCNFG.bit.SELOUTB             = 0;          // EPWMB Output Selection Bit</span></td></tr>
<tr name="385" id="385">
<td>385</td><td><span class="ct">     */</span></td></tr>
<tr name="386" id="386">
<td>386</td><td>    <a id="386c5" class="tk">EPwm7Regs</a>.<a id="386c15" class="tk">HRCNFG</a>.<a id="386c22" class="tk">all</a> = (<a id="386c29" class="tk">EPwm7Regs</a>.<a id="386c39" class="tk">HRCNFG</a>.<a id="386c46" class="tk">all</a> <a id="386c50" class="tk">&amp;</a> <a id="386c52" class="tk">~</a>0xA0) <a id="386c59" class="tk">|</a> 0x0;</td></tr>
<tr name="387" id="387">
<td>387</td><td>    <a id="387c5" class="tk">EDIS</a>;</td></tr>
<tr name="388" id="388">
<td>388</td><td>  <span class="br">}</span></td></tr>
<tr name="389" id="389">
<td>389</td><td></td></tr>
<tr name="390" id="390">
<td>390</td><td>  <span class="ct">/* Start for S-Function (c2802xpwm): '<a class="ct blk" blk_line="390">&lt;Root&gt;/ePWM8 DAC3 and DAC4</a>' */</span></td></tr>
<tr name="391" id="391">
<td>391</td><td></td></tr>
<tr name="392" id="392">
<td>392</td><td>  <span class="ct">/*** Initialize ePWM8 modules ***/</span></td></tr>
<tr name="393" id="393">
<td>393</td><td>  <span class="br">{</span></td></tr>
<tr name="394" id="394">
<td>394</td><td>    <span class="ct">/*-- Setup Time-Base (TB) Submodule --*/</span></td></tr>
<tr name="395" id="395">
<td>395</td><td>    <a id="395c5" class="tk">EPwm8Regs</a>.<a id="395c15" class="tk">TBPRD</a> = 360;             <span class="ct">// Time Base Period Register</span></td></tr>
<tr name="396" id="396">
<td>396</td><td></td></tr>
<tr name="397" id="397">
<td>397</td><td>    <span class="ct">/*  // Time Base Control Register</span></td></tr>
<tr name="398" id="398">
<td>398</td><td><span class="ct">       EPwm8Regs.TBCTL.bit.CTRMODE              = 0;          // Counter Mode</span></td></tr>
<tr name="399" id="399">
<td>399</td><td><span class="ct">       EPwm8Regs.TBCTL.bit.SYNCOSEL             = 3;          // Sync Output Select</span></td></tr>
<tr name="400" id="400">
<td>400</td><td><span class="ct">       EPwm8Regs.TBCTL.bit.PRDLD                = 0;          // Shadow select</span></td></tr>
<tr name="401" id="401">
<td>401</td><td><span class="ct">       EPwm8Regs.TBCTL.bit.PHSEN                = 0;          // Phase Load Enable</span></td></tr>
<tr name="402" id="402">
<td>402</td><td><span class="ct">       EPwm8Regs.TBCTL.bit.PHSDIR               = 0;          // Phase Direction Bit</span></td></tr>
<tr name="403" id="403">
<td>403</td><td><span class="ct">       EPwm8Regs.TBCTL.bit.HSPCLKDIV            = 0;          // High Speed TBCLK Pre-scaler</span></td></tr>
<tr name="404" id="404">
<td>404</td><td><span class="ct">       EPwm8Regs.TBCTL.bit.CLKDIV               = 0;          // Time Base Clock Pre-scaler</span></td></tr>
<tr name="405" id="405">
<td>405</td><td><span class="ct">       EPwm8Regs.TBCTL.bit.SWFSYNC              = 0;          // Software Force Sync Pulse</span></td></tr>
<tr name="406" id="406">
<td>406</td><td><span class="ct">     */</span></td></tr>
<tr name="407" id="407">
<td>407</td><td>    <a id="407c5" class="tk">EPwm8Regs</a>.<a id="407c15" class="tk">TBCTL</a>.<a id="407c21" class="tk">all</a> = (<a id="407c28" class="tk">EPwm8Regs</a>.<a id="407c38" class="tk">TBCTL</a>.<a id="407c44" class="tk">all</a> <a id="407c48" class="tk">&amp;</a> <a id="407c50" class="tk">~</a>0x3FFF) <a id="407c59" class="tk">|</a> 0x30;</td></tr>
<tr name="408" id="408">
<td>408</td><td></td></tr>
<tr name="409" id="409">
<td>409</td><td>    <span class="ct">/* // Time-Base Phase Register</span></td></tr>
<tr name="410" id="410">
<td>410</td><td><span class="ct">       EPwm8Regs.TBPHS.half.TBPHS               = 0;          // Phase offset register</span></td></tr>
<tr name="411" id="411">
<td>411</td><td><span class="ct">     */</span></td></tr>
<tr name="412" id="412">
<td>412</td><td>    <a id="412c5" class="tk">EPwm8Regs</a>.<a id="412c15" class="tk">TBPHS</a>.<a id="412c21" class="tk">all</a> = (<a id="412c28" class="tk">EPwm8Regs</a>.<a id="412c38" class="tk">TBPHS</a>.<a id="412c44" class="tk">all</a> <a id="412c48" class="tk">&amp;</a> <a id="412c50" class="tk">~</a>0xFFFF0000) <a id="412c63" class="tk">|</a> 0x0;</td></tr>
<tr name="413" id="413">
<td>413</td><td></td></tr>
<tr name="414" id="414">
<td>414</td><td>    <span class="ct">// Time Base Counter Register</span></td></tr>
<tr name="415" id="415">
<td>415</td><td>    <a id="415c5" class="tk">EPwm8Regs</a>.<a id="415c15" class="tk">TBCTR</a> = 0x0000;          <span class="ct">/* Clear counter*/</span></td></tr>
<tr name="416" id="416">
<td>416</td><td></td></tr>
<tr name="417" id="417">
<td>417</td><td>    <span class="ct">/*-- Setup Counter_Compare (CC) Submodule --*/</span></td></tr>
<tr name="418" id="418">
<td>418</td><td>    <span class="ct">/*	// Counter Compare Control Register</span></td></tr>
<tr name="419" id="419">
<td>419</td><td><span class="ct">       EPwm8Regs.CMPCTL.bit.SHDWAMODE           = 0;  // Compare A Register Block Operating Mode</span></td></tr>
<tr name="420" id="420">
<td>420</td><td><span class="ct">       EPwm8Regs.CMPCTL.bit.SHDWBMODE           = 0;  // Compare B Register Block Operating Mode</span></td></tr>
<tr name="421" id="421">
<td>421</td><td><span class="ct">       EPwm8Regs.CMPCTL.bit.LOADAMODE           = 0;          // Active Compare A Load</span></td></tr>
<tr name="422" id="422">
<td>422</td><td><span class="ct">       EPwm8Regs.CMPCTL.bit.LOADBMODE           = 0;          // Active Compare B Load</span></td></tr>
<tr name="423" id="423">
<td>423</td><td><span class="ct">     */</span></td></tr>
<tr name="424" id="424">
<td>424</td><td>    <a id="424c5" class="tk">EPwm8Regs</a>.<a id="424c15" class="tk">CMPCTL</a>.<a id="424c22" class="tk">all</a> = (<a id="424c29" class="tk">EPwm8Regs</a>.<a id="424c39" class="tk">CMPCTL</a>.<a id="424c46" class="tk">all</a> <a id="424c50" class="tk">&amp;</a> <a id="424c52" class="tk">~</a>0x5F) <a id="424c59" class="tk">|</a> 0x0;</td></tr>
<tr name="425" id="425">
<td>425</td><td>    <a id="425c5" class="tk">EPwm8Regs</a>.<a id="425c15" class="tk">CMPA</a>.<a id="425c20" class="tk">half</a>.<a id="425c25" class="tk">CMPA</a> = 180;    <span class="ct">// Counter Compare A Register</span></td></tr>
<tr name="426" id="426">
<td>426</td><td>    <a id="426c5" class="tk">EPwm8Regs</a>.<a id="426c15" class="tk">CMPB</a> = 180;              <span class="ct">// Counter Compare B Register</span></td></tr>
<tr name="427" id="427">
<td>427</td><td></td></tr>
<tr name="428" id="428">
<td>428</td><td>    <span class="ct">/*-- Setup Action-Qualifier (AQ) Submodule --*/</span></td></tr>
<tr name="429" id="429">
<td>429</td><td>    <a id="429c5" class="tk">EPwm8Regs</a>.<a id="429c15" class="tk">AQCTLA</a>.<a id="429c22" class="tk">all</a> = 150;        <span class="ct">// Action Qualifier Control Register For Output A</span></td></tr>
<tr name="430" id="430">
<td>430</td><td>    <a id="430c5" class="tk">EPwm8Regs</a>.<a id="430c15" class="tk">AQCTLB</a>.<a id="430c22" class="tk">all</a> = 2310;       <span class="ct">// Action Qualifier Control Register For Output B</span></td></tr>
<tr name="431" id="431">
<td>431</td><td></td></tr>
<tr name="432" id="432">
<td>432</td><td>    <span class="ct">/*	// Action Qualifier Software Force Register</span></td></tr>
<tr name="433" id="433">
<td>433</td><td><span class="ct">       EPwm8Regs.AQSFRC.bit.RLDCSF              = 0;          // Reload from Shadow Options</span></td></tr>
<tr name="434" id="434">
<td>434</td><td><span class="ct">     */</span></td></tr>
<tr name="435" id="435">
<td>435</td><td>    <a id="435c5" class="tk">EPwm8Regs</a>.<a id="435c15" class="tk">AQSFRC</a>.<a id="435c22" class="tk">all</a> = (<a id="435c29" class="tk">EPwm8Regs</a>.<a id="435c39" class="tk">AQSFRC</a>.<a id="435c46" class="tk">all</a> <a id="435c50" class="tk">&amp;</a> <a id="435c52" class="tk">~</a>0xC0) <a id="435c59" class="tk">|</a> 0x0;</td></tr>
<tr name="436" id="436">
<td>436</td><td></td></tr>
<tr name="437" id="437">
<td>437</td><td>    <span class="ct">/*	// Action Qualifier Continuous S/W Force Register</span></td></tr>
<tr name="438" id="438">
<td>438</td><td><span class="ct">       EPwm8Regs.AQCSFRC.bit.CSFA               = 0;          // Continuous Software Force on output A</span></td></tr>
<tr name="439" id="439">
<td>439</td><td><span class="ct">       EPwm8Regs.AQCSFRC.bit.CSFB               = 0;          // Continuous Software Force on output B</span></td></tr>
<tr name="440" id="440">
<td>440</td><td><span class="ct">     */</span></td></tr>
<tr name="441" id="441">
<td>441</td><td>    <a id="441c5" class="tk">EPwm8Regs</a>.<a id="441c15" class="tk">AQCSFRC</a>.<a id="441c23" class="tk">all</a> = (<a id="441c30" class="tk">EPwm8Regs</a>.<a id="441c40" class="tk">AQCSFRC</a>.<a id="441c48" class="tk">all</a> <a id="441c52" class="tk">&amp;</a> <a id="441c54" class="tk">~</a>0xF) <a id="441c60" class="tk">|</a> 0x0;</td></tr>
<tr name="442" id="442">
<td>442</td><td></td></tr>
<tr name="443" id="443">
<td>443</td><td>    <span class="ct">/*-- Setup Dead-Band Generator (DB) Submodule --*/</span></td></tr>
<tr name="444" id="444">
<td>444</td><td>    <span class="ct">/*	// Dead-Band Generator Control Register</span></td></tr>
<tr name="445" id="445">
<td>445</td><td><span class="ct">       EPwm8Regs.DBCTL.bit.OUT_MODE             = 0;          // Dead Band Output Mode Control</span></td></tr>
<tr name="446" id="446">
<td>446</td><td><span class="ct">       EPwm8Regs.DBCTL.bit.IN_MODE              = 0;          // Dead Band Input Select Mode Control</span></td></tr>
<tr name="447" id="447">
<td>447</td><td><span class="ct">       EPwm8Regs.DBCTL.bit.POLSEL               = 0;          // Polarity Select Control</span></td></tr>
<tr name="448" id="448">
<td>448</td><td><span class="ct">       EPwm8Regs.DBCTL.bit.HALFCYCLE            = 0;          // Half Cycle Clocking Enable</span></td></tr>
<tr name="449" id="449">
<td>449</td><td><span class="ct">     */</span></td></tr>
<tr name="450" id="450">
<td>450</td><td>    <a id="450c5" class="tk">EPwm8Regs</a>.<a id="450c15" class="tk">DBCTL</a>.<a id="450c21" class="tk">all</a> = (<a id="450c28" class="tk">EPwm8Regs</a>.<a id="450c38" class="tk">DBCTL</a>.<a id="450c44" class="tk">all</a> <a id="450c48" class="tk">&amp;</a> <a id="450c50" class="tk">~</a>0x803F) <a id="450c59" class="tk">|</a> 0x0;</td></tr>
<tr name="451" id="451">
<td>451</td><td>    <a id="451c5" class="tk">EPwm8Regs</a>.<a id="451c15" class="tk">DBRED</a> = 0;               <span class="ct">// Dead-Band Generator Rising Edge Delay Count Register</span></td></tr>
<tr name="452" id="452">
<td>452</td><td>    <a id="452c5" class="tk">EPwm8Regs</a>.<a id="452c15" class="tk">DBFED</a> = 0;               <span class="ct">// Dead-Band Generator Falling Edge Delay Count Register</span></td></tr>
<tr name="453" id="453">
<td>453</td><td></td></tr>
<tr name="454" id="454">
<td>454</td><td>    <span class="ct">/*-- Setup Event-Trigger (ET) Submodule --*/</span></td></tr>
<tr name="455" id="455">
<td>455</td><td>    <span class="ct">/*	// Event Trigger Selection and Pre-Scale Register</span></td></tr>
<tr name="456" id="456">
<td>456</td><td><span class="ct">       EPwm8Regs.ETSEL.bit.SOCAEN               = 0;          // Start of Conversion A Enable</span></td></tr>
<tr name="457" id="457">
<td>457</td><td><span class="ct">       EPwm8Regs.ETSEL.bit.SOCASEL              = 0;          // Start of Conversion A Select</span></td></tr>
<tr name="458" id="458">
<td>458</td><td><span class="ct">       EPwm8Regs.ETPS.bit.SOCAPRD               = 1;          // EPWM8SOCA Period Select</span></td></tr>
<tr name="459" id="459">
<td>459</td><td><span class="ct"></span></td></tr>
<tr name="460" id="460">
<td>460</td><td><span class="ct">       EPwm8Regs.ETSEL.bit.SOCBEN               = 0;          // Start of Conversion B Enable</span></td></tr>
<tr name="461" id="461">
<td>461</td><td><span class="ct"></span></td></tr>
<tr name="462" id="462">
<td>462</td><td><span class="ct">       EPwm8Regs.ETSEL.bit.SOCBSEL              = 1;          // Start of Conversion B Select</span></td></tr>
<tr name="463" id="463">
<td>463</td><td><span class="ct">       EPwm8Regs.ETPS.bit.SOCBPRD               = 1;          // EPWM8SOCB Period Select</span></td></tr>
<tr name="464" id="464">
<td>464</td><td><span class="ct">       EPwm8Regs.ETSEL.bit.INTEN                = 0;          // EPWM8INTn Enable</span></td></tr>
<tr name="465" id="465">
<td>465</td><td><span class="ct">       EPwm8Regs.ETSEL.bit.INTSEL               = 1;          // EPWM8INTn Select</span></td></tr>
<tr name="466" id="466">
<td>466</td><td><span class="ct"></span></td></tr>
<tr name="467" id="467">
<td>467</td><td><span class="ct">       EPwm8Regs.ETPS.bit.INTPRD                = 1;          // EPWM8INTn Period Select</span></td></tr>
<tr name="468" id="468">
<td>468</td><td><span class="ct">     */</span></td></tr>
<tr name="469" id="469">
<td>469</td><td>    <a id="469c5" class="tk">EPwm8Regs</a>.<a id="469c15" class="tk">ETSEL</a>.<a id="469c21" class="tk">all</a> = (<a id="469c28" class="tk">EPwm8Regs</a>.<a id="469c38" class="tk">ETSEL</a>.<a id="469c44" class="tk">all</a> <a id="469c48" class="tk">&amp;</a> <a id="469c50" class="tk">~</a>0xFF0F) <a id="469c59" class="tk">|</a> 0x1001;</td></tr>
<tr name="470" id="470">
<td>470</td><td>    <a id="470c5" class="tk">EPwm8Regs</a>.<a id="470c15" class="tk">ETPS</a>.<a id="470c20" class="tk">all</a> = (<a id="470c27" class="tk">EPwm8Regs</a>.<a id="470c37" class="tk">ETPS</a>.<a id="470c42" class="tk">all</a> <a id="470c46" class="tk">&amp;</a> <a id="470c48" class="tk">~</a>0x3303) <a id="470c57" class="tk">|</a> 0x1101;</td></tr>
<tr name="471" id="471">
<td>471</td><td></td></tr>
<tr name="472" id="472">
<td>472</td><td>    <span class="ct">/*-- Setup PWM-Chopper (PC) Submodule --*/</span></td></tr>
<tr name="473" id="473">
<td>473</td><td>    <span class="ct">/*	// PWM Chopper Control Register</span></td></tr>
<tr name="474" id="474">
<td>474</td><td><span class="ct">       EPwm8Regs.PCCTL.bit.CHPEN                = 0;          // PWM chopping enable</span></td></tr>
<tr name="475" id="475">
<td>475</td><td><span class="ct">       EPwm8Regs.PCCTL.bit.CHPFREQ              = 0;          // Chopping clock frequency</span></td></tr>
<tr name="476" id="476">
<td>476</td><td><span class="ct">       EPwm8Regs.PCCTL.bit.OSHTWTH              = 0;          // One-shot pulse width</span></td></tr>
<tr name="477" id="477">
<td>477</td><td><span class="ct">       EPwm8Regs.PCCTL.bit.CHPDUTY              = 0;          // Chopping clock Duty cycle</span></td></tr>
<tr name="478" id="478">
<td>478</td><td><span class="ct">     */</span></td></tr>
<tr name="479" id="479">
<td>479</td><td>    <a id="479c5" class="tk">EPwm8Regs</a>.<a id="479c15" class="tk">PCCTL</a>.<a id="479c21" class="tk">all</a> = (<a id="479c28" class="tk">EPwm8Regs</a>.<a id="479c38" class="tk">PCCTL</a>.<a id="479c44" class="tk">all</a> <a id="479c48" class="tk">&amp;</a> <a id="479c50" class="tk">~</a>0x7FF) <a id="479c58" class="tk">|</a> 0x0;</td></tr>
<tr name="480" id="480">
<td>480</td><td></td></tr>
<tr name="481" id="481">
<td>481</td><td>    <span class="ct">/*-- Set up Trip-Zone (TZ) Submodule --*/</span></td></tr>
<tr name="482" id="482">
<td>482</td><td>    <a id="482c5" class="tk">EALLOW</a>;</td></tr>
<tr name="483" id="483">
<td>483</td><td>    <a id="483c5" class="tk">EPwm8Regs</a>.<a id="483c15" class="tk">TZSEL</a>.<a id="483c21" class="tk">all</a> = 0;           <span class="ct">// Trip Zone Select Register</span></td></tr>
<tr name="484" id="484">
<td>484</td><td></td></tr>
<tr name="485" id="485">
<td>485</td><td>    <span class="ct">/*	// Trip Zone Control Register</span></td></tr>
<tr name="486" id="486">
<td>486</td><td><span class="ct">       EPwm8Regs.TZCTL.bit.TZA                  = 3;          // TZ1 to TZ6 Trip Action On EPWM8A</span></td></tr>
<tr name="487" id="487">
<td>487</td><td><span class="ct">       EPwm8Regs.TZCTL.bit.TZB                  = 3;          // TZ1 to TZ6 Trip Action On EPWM8B</span></td></tr>
<tr name="488" id="488">
<td>488</td><td><span class="ct">       EPwm8Regs.TZCTL.bit.DCAEVT1              = 3;          // EPWM8A action on DCAEVT1</span></td></tr>
<tr name="489" id="489">
<td>489</td><td><span class="ct">       EPwm8Regs.TZCTL.bit.DCAEVT2              = 3;          // EPWM8A action on DCAEVT2</span></td></tr>
<tr name="490" id="490">
<td>490</td><td><span class="ct">       EPwm8Regs.TZCTL.bit.DCBEVT1              = 3;          // EPWM8B action on DCBEVT1</span></td></tr>
<tr name="491" id="491">
<td>491</td><td><span class="ct">       EPwm8Regs.TZCTL.bit.DCBEVT2              = 3;          // EPWM8B action on DCBEVT2</span></td></tr>
<tr name="492" id="492">
<td>492</td><td><span class="ct">     */</span></td></tr>
<tr name="493" id="493">
<td>493</td><td>    <a id="493c5" class="tk">EPwm8Regs</a>.<a id="493c15" class="tk">TZCTL</a>.<a id="493c21" class="tk">all</a> = (<a id="493c28" class="tk">EPwm8Regs</a>.<a id="493c38" class="tk">TZCTL</a>.<a id="493c44" class="tk">all</a> <a id="493c48" class="tk">&amp;</a> <a id="493c50" class="tk">~</a>0xFFF) <a id="493c58" class="tk">|</a> 0xFFF;</td></tr>
<tr name="494" id="494">
<td>494</td><td></td></tr>
<tr name="495" id="495">
<td>495</td><td>    <span class="ct">/*	// Trip Zone Enable Interrupt Register</span></td></tr>
<tr name="496" id="496">
<td>496</td><td><span class="ct">       EPwm8Regs.TZEINT.bit.OST                 = 0;          // Trip Zones One Shot Int Enable</span></td></tr>
<tr name="497" id="497">
<td>497</td><td><span class="ct">       EPwm8Regs.TZEINT.bit.CBC                 = 0;          // Trip Zones Cycle By Cycle Int Enable</span></td></tr>
<tr name="498" id="498">
<td>498</td><td><span class="ct">       EPwm8Regs.TZEINT.bit.DCAEVT1             = 0;          // Digital Compare A Event 1 Int Enable</span></td></tr>
<tr name="499" id="499">
<td>499</td><td><span class="ct">       EPwm8Regs.TZEINT.bit.DCAEVT2             = 0;          // Digital Compare A Event 2 Int Enable</span></td></tr>
<tr name="500" id="500">
<td>500</td><td><span class="ct">       EPwm8Regs.TZEINT.bit.DCBEVT1             = 0;          // Digital Compare B Event 1 Int Enable</span></td></tr>
<tr name="501" id="501">
<td>501</td><td><span class="ct">       EPwm8Regs.TZEINT.bit.DCBEVT2             = 0;          // Digital Compare B Event 2 Int Enable</span></td></tr>
<tr name="502" id="502">
<td>502</td><td><span class="ct">     */</span></td></tr>
<tr name="503" id="503">
<td>503</td><td>    <a id="503c5" class="tk">EPwm8Regs</a>.<a id="503c15" class="tk">TZEINT</a>.<a id="503c22" class="tk">all</a> = (<a id="503c29" class="tk">EPwm8Regs</a>.<a id="503c39" class="tk">TZEINT</a>.<a id="503c46" class="tk">all</a> <a id="503c50" class="tk">&amp;</a> <a id="503c52" class="tk">~</a>0x7E) <a id="503c59" class="tk">|</a> 0x0;</td></tr>
<tr name="504" id="504">
<td>504</td><td></td></tr>
<tr name="505" id="505">
<td>505</td><td>    <span class="ct">/*	// Digital Compare A Control Register</span></td></tr>
<tr name="506" id="506">
<td>506</td><td><span class="ct">       EPwm8Regs.DCACTL.bit.EVT1SYNCE           = 0;          // DCAEVT1 SYNC Enable</span></td></tr>
<tr name="507" id="507">
<td>507</td><td><span class="ct">       EPwm8Regs.DCACTL.bit.EVT1SOCE            = 1;          // DCAEVT1 SOC Enable</span></td></tr>
<tr name="508" id="508">
<td>508</td><td><span class="ct">       EPwm8Regs.DCACTL.bit.EVT1FRCSYNCSEL      = 0;          // DCAEVT1 Force Sync Signal</span></td></tr>
<tr name="509" id="509">
<td>509</td><td><span class="ct">       EPwm8Regs.DCACTL.bit.EVT1SRCSEL          = 0;          // DCAEVT1 Source Signal</span></td></tr>
<tr name="510" id="510">
<td>510</td><td><span class="ct">       EPwm8Regs.DCACTL.bit.EVT2FRCSYNCSEL      = 0;          // DCAEVT2 Force Sync Signal</span></td></tr>
<tr name="511" id="511">
<td>511</td><td><span class="ct">       EPwm8Regs.DCACTL.bit.EVT2SRCSEL          = 0;          // DCAEVT2 Source Signal</span></td></tr>
<tr name="512" id="512">
<td>512</td><td><span class="ct">     */</span></td></tr>
<tr name="513" id="513">
<td>513</td><td>    <a id="513c5" class="tk">EPwm8Regs</a>.<a id="513c15" class="tk">DCACTL</a>.<a id="513c22" class="tk">all</a> = (<a id="513c29" class="tk">EPwm8Regs</a>.<a id="513c39" class="tk">DCACTL</a>.<a id="513c46" class="tk">all</a> <a id="513c50" class="tk">&amp;</a> <a id="513c52" class="tk">~</a>0x30F) <a id="513c60" class="tk">|</a> 0x4;</td></tr>
<tr name="514" id="514">
<td>514</td><td></td></tr>
<tr name="515" id="515">
<td>515</td><td>    <span class="ct">/*	// Digital Compare B Control Register</span></td></tr>
<tr name="516" id="516">
<td>516</td><td><span class="ct">       EPwm8Regs.DCBCTL.bit.EVT1SYNCE           = 0;          // DCBEVT1 SYNC Enable</span></td></tr>
<tr name="517" id="517">
<td>517</td><td><span class="ct">       EPwm8Regs.DCBCTL.bit.EVT1SOCE            = 0;          // DCBEVT1 SOC Enable</span></td></tr>
<tr name="518" id="518">
<td>518</td><td><span class="ct">       EPwm8Regs.DCBCTL.bit.EVT1FRCSYNCSEL      = 0;          // DCBEVT1 Force Sync Signal</span></td></tr>
<tr name="519" id="519">
<td>519</td><td><span class="ct">       EPwm8Regs.DCBCTL.bit.EVT1SRCSEL          = 0;          // DCBEVT1 Source Signal</span></td></tr>
<tr name="520" id="520">
<td>520</td><td><span class="ct">       EPwm8Regs.DCBCTL.bit.EVT2FRCSYNCSEL      = 0;          // DCBEVT2 Force Sync Signal</span></td></tr>
<tr name="521" id="521">
<td>521</td><td><span class="ct">       EPwm8Regs.DCBCTL.bit.EVT2SRCSEL          = 0;          // DCBEVT2 Source Signal</span></td></tr>
<tr name="522" id="522">
<td>522</td><td><span class="ct">     */</span></td></tr>
<tr name="523" id="523">
<td>523</td><td>    <a id="523c5" class="tk">EPwm8Regs</a>.<a id="523c15" class="tk">DCBCTL</a>.<a id="523c22" class="tk">all</a> = (<a id="523c29" class="tk">EPwm8Regs</a>.<a id="523c39" class="tk">DCBCTL</a>.<a id="523c46" class="tk">all</a> <a id="523c50" class="tk">&amp;</a> <a id="523c52" class="tk">~</a>0x30F) <a id="523c60" class="tk">|</a> 0x0;</td></tr>
<tr name="524" id="524">
<td>524</td><td></td></tr>
<tr name="525" id="525">
<td>525</td><td>    <span class="ct">/*	// Digital Compare Trip Select Register</span></td></tr>
<tr name="526" id="526">
<td>526</td><td><span class="ct">       EPwm8Regs.DCTRIPSEL.bit.DCAHCOMPSEL      = 0;          // Digital Compare A High COMP Input Select</span></td></tr>
<tr name="527" id="527">
<td>527</td><td><span class="ct"></span></td></tr>
<tr name="528" id="528">
<td>528</td><td><span class="ct">       EPwm8Regs.DCTRIPSEL.bit.DCALCOMPSEL      = 1;          // Digital Compare A Low COMP Input Select</span></td></tr>
<tr name="529" id="529">
<td>529</td><td><span class="ct">       EPwm8Regs.DCTRIPSEL.bit.DCBHCOMPSEL      = 0;          // Digital Compare B High COMP Input Select</span></td></tr>
<tr name="530" id="530">
<td>530</td><td><span class="ct">       EPwm8Regs.DCTRIPSEL.bit.DCBLCOMPSEL      = 1;          // Digital Compare B Low COMP Input Select</span></td></tr>
<tr name="531" id="531">
<td>531</td><td><span class="ct">     */</span></td></tr>
<tr name="532" id="532">
<td>532</td><td>    <a id="532c5" class="tk">EPwm8Regs</a>.<a id="532c15" class="tk">DCTRIPSEL</a>.<a id="532c25" class="tk">all</a> = (<a id="532c32" class="tk">EPwm8Regs</a>.<a id="532c42" class="tk">DCTRIPSEL</a>.<a id="532c52" class="tk">all</a> <a id="532c56" class="tk">&amp;</a> <a id="532c58" class="tk">~</a> 0xFFFF) <a id="532c68" class="tk">|</a> 0x1010;</td></tr>
<tr name="533" id="533">
<td>533</td><td></td></tr>
<tr name="534" id="534">
<td>534</td><td>    <span class="ct">/*	// Trip Zone Digital Comparator Select Register</span></td></tr>
<tr name="535" id="535">
<td>535</td><td><span class="ct">       EPwm8Regs.TZDCSEL.bit.DCAEVT1            = 0;          // Digital Compare Output A Event 1</span></td></tr>
<tr name="536" id="536">
<td>536</td><td><span class="ct">       EPwm8Regs.TZDCSEL.bit.DCAEVT2            = 0;          // Digital Compare Output A Event 2</span></td></tr>
<tr name="537" id="537">
<td>537</td><td><span class="ct">       EPwm8Regs.TZDCSEL.bit.DCBEVT1            = 0;          // Digital Compare Output B Event 1</span></td></tr>
<tr name="538" id="538">
<td>538</td><td><span class="ct">       EPwm8Regs.TZDCSEL.bit.DCBEVT2            = 0;          // Digital Compare Output B Event 2</span></td></tr>
<tr name="539" id="539">
<td>539</td><td><span class="ct">     */</span></td></tr>
<tr name="540" id="540">
<td>540</td><td>    <a id="540c5" class="tk">EPwm8Regs</a>.<a id="540c15" class="tk">TZDCSEL</a>.<a id="540c23" class="tk">all</a> = (<a id="540c30" class="tk">EPwm8Regs</a>.<a id="540c40" class="tk">TZDCSEL</a>.<a id="540c48" class="tk">all</a> <a id="540c52" class="tk">&amp;</a> <a id="540c54" class="tk">~</a>0xFFF) <a id="540c62" class="tk">|</a> 0x0;</td></tr>
<tr name="541" id="541">
<td>541</td><td></td></tr>
<tr name="542" id="542">
<td>542</td><td>    <span class="ct">/*	// Digital Compare Filter Control Register</span></td></tr>
<tr name="543" id="543">
<td>543</td><td><span class="ct">       EPwm8Regs.DCFCTL.bit.BLANKE              = 0;          // Blanking Enable/Disable</span></td></tr>
<tr name="544" id="544">
<td>544</td><td><span class="ct">       EPwm8Regs.DCFCTL.bit.PULSESEL            = 1;          // Pulse Select for Blanking &amp; Capture Alignment</span></td></tr>
<tr name="545" id="545">
<td>545</td><td><span class="ct">       EPwm8Regs.DCFCTL.bit.BLANKINV            = 0;          // Blanking Window Inversion</span></td></tr>
<tr name="546" id="546">
<td>546</td><td><span class="ct">       EPwm8Regs.DCFCTL.bit.SRCSEL              = 0;          // Filter Block Signal Source Select</span></td></tr>
<tr name="547" id="547">
<td>547</td><td><span class="ct">     */</span></td></tr>
<tr name="548" id="548">
<td>548</td><td>    <a id="548c5" class="tk">EPwm8Regs</a>.<a id="548c15" class="tk">DCFCTL</a>.<a id="548c22" class="tk">all</a> = (<a id="548c29" class="tk">EPwm8Regs</a>.<a id="548c39" class="tk">DCFCTL</a>.<a id="548c46" class="tk">all</a> <a id="548c50" class="tk">&amp;</a> <a id="548c52" class="tk">~</a>0x3F) <a id="548c59" class="tk">|</a> 0x10;</td></tr>
<tr name="549" id="549">
<td>549</td><td>    <a id="549c5" class="tk">EPwm8Regs</a>.<a id="549c15" class="tk">DCFOFFSET</a> = 0;           <span class="ct">// Digital Compare Filter Offset Register</span></td></tr>
<tr name="550" id="550">
<td>550</td><td>    <a id="550c5" class="tk">EPwm8Regs</a>.<a id="550c15" class="tk">DCFWINDOW</a> = 0;           <span class="ct">// Digital Compare Filter Window Register</span></td></tr>
<tr name="551" id="551">
<td>551</td><td></td></tr>
<tr name="552" id="552">
<td>552</td><td>    <span class="ct">/*	// Digital Compare Capture Control Register</span></td></tr>
<tr name="553" id="553">
<td>553</td><td><span class="ct">       EPwm8Regs.DCCAPCTL.bit.CAPE              = 0;          // Counter Capture Enable</span></td></tr>
<tr name="554" id="554">
<td>554</td><td><span class="ct">     */</span></td></tr>
<tr name="555" id="555">
<td>555</td><td>    <a id="555c5" class="tk">EPwm8Regs</a>.<a id="555c15" class="tk">DCCAPCTL</a>.<a id="555c24" class="tk">all</a> = (<a id="555c31" class="tk">EPwm8Regs</a>.<a id="555c41" class="tk">DCCAPCTL</a>.<a id="555c50" class="tk">all</a> <a id="555c54" class="tk">&amp;</a> <a id="555c56" class="tk">~</a>0x1) <a id="555c62" class="tk">|</a> 0x0;</td></tr>
<tr name="556" id="556">
<td>556</td><td></td></tr>
<tr name="557" id="557">
<td>557</td><td>    <span class="ct">/*	// HRPWM Configuration Register</span></td></tr>
<tr name="558" id="558">
<td>558</td><td><span class="ct">       EPwm8Regs.HRCNFG.bit.SWAPAB              = 0;          // Swap EPWMA and EPWMB Outputs Bit</span></td></tr>
<tr name="559" id="559">
<td>559</td><td><span class="ct">       EPwm8Regs.HRCNFG.bit.SELOUTB             = 0;          // EPWMB Output Selection Bit</span></td></tr>
<tr name="560" id="560">
<td>560</td><td><span class="ct">     */</span></td></tr>
<tr name="561" id="561">
<td>561</td><td>    <a id="561c5" class="tk">EPwm8Regs</a>.<a id="561c15" class="tk">HRCNFG</a>.<a id="561c22" class="tk">all</a> = (<a id="561c29" class="tk">EPwm8Regs</a>.<a id="561c39" class="tk">HRCNFG</a>.<a id="561c46" class="tk">all</a> <a id="561c50" class="tk">&amp;</a> <a id="561c52" class="tk">~</a>0xA0) <a id="561c59" class="tk">|</a> 0x0;</td></tr>
<tr name="562" id="562">
<td>562</td><td>    <a id="562c5" class="tk">EDIS</a>;</td></tr>
<tr name="563" id="563">
<td>563</td><td>  <span class="br">}</span></td></tr>
<tr name="564" id="564">
<td>564</td><td></td></tr>
<tr name="565" id="565">
<td>565</td><td>  <span class="ct">/* InitializeConditions for UnitDelay: '<a class="ct blk" blk_line="565">&lt;S1&gt;/Output</a>' */</span></td></tr>
<tr name="566" id="566">
<td>566</td><td>  <a id="566c3" class="tk">SignalGen4_DW</a>.<a id="566c17" class="tk">Output_DSTATE</a> = <a id="566c33" class="tk">SignalGen4_P</a>.<a id="566c46" class="tk">Output_InitialCondition</a>;</td></tr>
<tr name="567" id="567">
<td>567</td><td><span class="br">}</span></td></tr>
<tr name="568" id="568">
<td>568</td><td></td></tr>
<tr name="569" id="569">
<td>569</td><td><span class="ct">/* Model terminate function */</span></td></tr>
<tr name="570" id="570">
<td>570</td><td><span class="kw">void</span> <a id="570c6" class="tk">SignalGen4_terminate</a>(<span class="kw">void</span>)</td></tr>
<tr name="571" id="571">
<td>571</td><td><span class="br">{</span></td></tr>
<tr name="572" id="572">
<td>572</td><td>  <span class="ct">/* (no terminate code required) */</span></td></tr>
<tr name="573" id="573">
<td>573</td><td><span class="br">}</span></td></tr>
<tr name="574" id="574">
<td>574</td><td></td></tr>
<tr name="575" id="575">
<td>575</td><td><span class="ct">/*</span></td></tr>
<tr name="576" id="576">
<td>576</td><td><span class="ct"> * File trailer for generated code.</span></td></tr>
<tr name="577" id="577">
<td>577</td><td><span class="ct"> *</span></td></tr>
<tr name="578" id="578">
<td>578</td><td><span class="ct"> * [EOF]</span></td></tr>
<tr name="579" id="579">
<td>579</td><td><span class="ct"> */</span></td></tr>
<tr name="580" id="580">
<td>580</td><td></td></tr>
</table>
</pre>
</body>
</html>
