// Seed: 452308630
module module_0 (
    output uwire id_0
    , id_6,
    input uwire id_1,
    output supply0 id_2,
    output wire id_3,
    input wand id_4
);
  wire id_7, id_8;
  task id_9;
    input id_10;
  endtask
  wire id_11 = id_7;
endmodule
module module_1 (
    output supply1 id_0,
    input tri0 id_1,
    input wire id_2,
    input wire id_3,
    output uwire id_4,
    input supply0 id_5,
    input supply0 id_6,
    output wor id_7
);
  assign id_0 = id_3;
  wire id_9;
  supply0 id_10, id_11;
  assign id_11 = id_2;
  tri id_12 = 1, id_13 = id_3;
  module_0(
      id_11, id_11, id_7, id_4, id_11
  );
  assign id_12 = 1 ? id_13 + 1 : 1'b0;
endmodule
