<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
  <meta http-equiv="Content-Type" content="text/html;charset=utf-8"/>
  <title>Questa Coverage Report</title>
  <!-- original name: _tb_top_dut_u_dma_axi64_dma_axi64_dual_core_dma_axi64_core0_top_dma_axi64_core0_dma_axi64_core0_channels_dma_axi64_core0_ch0_dma_axi64_ch_regContentFrame2.htm -->
  <link rel="StyleSheet" media="print"  href="../css/ucdb2htmlP.css"/>
  <link rel="StyleSheet" media="screen" href="../css/ucdb2html.css"/>
  <link rel="StyleSheet" media="screen" href="../css/ucdb2html_newlook.css"/>
  <script type="text/javascript" src="../scripts/jquery.js"></script>
  <script type="text/javascript" src="../scripts/showhide.js"></script>
  
</head>
<body id="ucdb2html_detail" onload="showLast()">
  <h1><span class="strip">Questa</span> Branch Coverage Report</h1>
  <h3>Scope: /<a href="z000075.htm">tb_top</a>/<a href="z000076.htm">dut</a>/<a href="z000561.htm">u_dma_axi64</a>/<a href="z000834.htm">dma_axi64_dual_core</a>/<a href="z001731.htm">dma_axi64_core0_top</a>/<a href="z001975.htm">dma_axi64_core0</a>/<a href="z004612.htm">dma_axi64_core0_channels</a>/<a href="z005792.htm">dma_axi64_core0_ch0</a>/<a href="z006472.htm">dma_axi64_ch_reg</a></h3>
  <!-- use script block so buttons vanish when JavaScript is disabled -->
  <script type="text/javascript">
  <!--
  document.write(
    '<table class="buttons" cellspacing="2" cellpadding="2"><tr>' +
       '<td id="showAll" width="100" onclick="showAll()" class="button_on" ' +
           'title="Display all coverage scopes and bins.">Show All</td>' +
       '<td id="showCov" width="100" onclick="showCov()" class="button_off" ' +
           'title="Display only covered scopes and bins.">Show Covered</td>' +
       '<td id="showMis" width="100" onclick="showMis()" class="button_off" ' +
           'title="Display only uncovered scopes and bins.">Show Missing</td>' +
    '</tr></table>');
  //-->
  </script>
  <div><a name="cvg6473"/><hr/><table>
  <tr l="342" lnk="__HDL_srcfile_27.htm#342" z="     if (reset)" c="Y" p="75.00"/><tr/>
  <tr cr="c" t="I" l="342" lnk="__HDL_srcfile_27.htm#342" z="     if (reset)" h="3" c="g"/>
  <tr cr="m" t="T" l="346" lnk="__HDL_srcfile_27.htm#346" z="     else if (wr_cmd_line0)" h="0" c="r"/>
  <tr cr="c" t="T" l="350" lnk="__HDL_srcfile_27.htm#350" z="     else if (load_wr0)" h="1" c="g"/>
  <tr cr="c" t="A" l="342" lnk="__HDL_srcfile_27.htm#342" z="     if (reset)" h="997" c="g"/>
  </table>
  </div><div><a name="cvg6474"/><hr/><table>
  <tr l="356" lnk="__HDL_srcfile_27.htm#356" z="     if (reset)" c="Y" p="75.00"/><tr/>
  <tr cr="c" t="I" l="356" lnk="__HDL_srcfile_27.htm#356" z="     if (reset)" h="3" c="g"/>
  <tr cr="m" t="T" l="360" lnk="__HDL_srcfile_27.htm#360" z="     else if (wr_cmd_line1)" h="0" c="r"/>
  <tr cr="c" t="T" l="364" lnk="__HDL_srcfile_27.htm#364" z="     else if (load_wr1)" h="1" c="g"/>
  <tr cr="c" t="A" l="356" lnk="__HDL_srcfile_27.htm#356" z="     if (reset)" h="997" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg6475"/><hr/><table>
  <tr l="370" lnk="__HDL_srcfile_27.htm#370" z="     if (reset)" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="370" lnk="__HDL_srcfile_27.htm#370" z="     if (reset)" h="3" c="g"/>
  <tr cr="c" t="T" l="374" lnk="__HDL_srcfile_27.htm#374" z="     else if (wr_cmd_line2)" h="1" c="g"/>
  <tr cr="c" t="T" l="378" lnk="__HDL_srcfile_27.htm#378" z="     else if (load_wr2)" h="1" c="g"/>
  <tr cr="c" t="A" l="370" lnk="__HDL_srcfile_27.htm#370" z="     if (reset)" h="996" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg6476"/><hr/><table>
  <tr l="384" lnk="__HDL_srcfile_27.htm#384" z="     if (reset)" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="384" lnk="__HDL_srcfile_27.htm#384" z="     if (reset)" h="3" c="g"/>
  <tr cr="c" t="T" l="390" lnk="__HDL_srcfile_27.htm#390" z="     else if (wr_cmd_line3)" h="1" c="g"/>
  <tr cr="c" t="T" l="396" lnk="__HDL_srcfile_27.htm#396" z="     else if (load_wr3)" h="1" c="g"/>
  <tr cr="c" t="A" l="384" lnk="__HDL_srcfile_27.htm#384" z="     if (reset)" h="996" c="g"/>
  </table>
  </div><div><a name="cvg6477"/><hr/><table>
  <tr l="404" lnk="__HDL_srcfile_27.htm#404" z="     if (reset)" c="Y" p="75.00"/><tr/>
  <tr cr="c" t="I" l="404" lnk="__HDL_srcfile_27.htm#404" z="     if (reset)" h="3" c="g"/>
  <tr cr="c" t="T" l="406" lnk="__HDL_srcfile_27.htm#406" z="     else if (wr_ch_start)" h="2" c="g"/>
  <tr cr="m" t="T" l="408" lnk="__HDL_srcfile_27.htm#408" z="     else if (ch_end &amp; clken)" h="0" c="r"/>
  <tr cr="c" t="A" l="404" lnk="__HDL_srcfile_27.htm#404" z="     if (reset)" h="996" c="g"/>
  </table>
  </div><div><a name="cvg6478"/><hr/><table>
  <tr l="413" lnk="__HDL_srcfile_27.htm#413" z="     if (reset)" c="Y" p="75.00"/><tr/>
  <tr cr="c" t="I" l="413" lnk="__HDL_srcfile_27.htm#413" z="     if (reset)" h="3" c="g"/>
  <tr cr="c" t="T" l="415" lnk="__HDL_srcfile_27.htm#415" z="     else if (wr_ch_start)" h="2" c="g"/>
  <tr cr="m" t="T" l="417" lnk="__HDL_srcfile_27.htm#417" z="     else if ((ch_end_int &amp; clken) | ch_end_clear)" h="0" c="r"/>
  <tr cr="c" t="A" l="413" lnk="__HDL_srcfile_27.htm#413" z="     if (reset)" h="996" c="g"/>
  </table>
  </div><div><a name="cvg6479"/><hr/><table>
  <tr l="428" lnk="__HDL_srcfile_27.htm#428" z="   assign x_size = block ? {{10-`X_BITS{1'b0}}, buff_size[`X_BI..." c="Y" p="50.00"/><tr/>
  <tr cr="m" t="I" l="428" lnk="__HDL_srcfile_27.htm#428" z="   assign x_size = block ? {{10-`X_BITS{1'b0}}, buff_size[`X_BI..." h="0" c="r"/>
  <tr cr="c" t="E" l="428" lnk="__HDL_srcfile_27.htm#428" z="   assign x_size = block ? {{10-`X_BITS{1'b0}}, buff_size[`X_BI..." h="4" c="g"/>
  </table>
  </div><div><a name="cvg6480"/><hr/><table>
  <tr l="429" lnk="__HDL_srcfile_27.htm#429" z="   assign y_size = block ? buff_size[10-1:`X_BITS] : 'd1;" c="Y" p="50.00"/><tr/>
  <tr cr="m" t="I" l="429" lnk="__HDL_srcfile_27.htm#429" z="   assign y_size = block ? buff_size[10-1:`X_BITS] : 'd1;" h="0" c="r"/>
  <tr cr="c" t="E" l="429" lnk="__HDL_srcfile_27.htm#429" z="   assign y_size = block ? buff_size[10-1:`X_BITS] : 'd1;" h="4" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg6481"/><hr/><table>
  <tr l="433" lnk="__HDL_srcfile_27.htm#433" z="     if (reset)" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="433" lnk="__HDL_srcfile_27.htm#433" z="     if (reset)" h="3" c="g"/>
  <tr cr="c" t="T" l="440" lnk="__HDL_srcfile_27.htm#440" z="     else if (wr_static_line0)" h="1" c="g"/>
  <tr cr="c" t="A" l="433" lnk="__HDL_srcfile_27.htm#433" z="     if (reset)" h="997" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg6482"/><hr/><table>
  <tr l="450" lnk="__HDL_srcfile_27.htm#450" z="     if (reset)" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="450" lnk="__HDL_srcfile_27.htm#450" z="     if (reset)" h="3" c="g"/>
  <tr cr="c" t="T" l="457" lnk="__HDL_srcfile_27.htm#457" z="     else if (wr_static_line1)" h="1" c="g"/>
  <tr cr="c" t="A" l="450" lnk="__HDL_srcfile_27.htm#450" z="     if (reset)" h="997" c="g"/>
  </table>
  </div><div><a name="cvg6483"/><hr/><table>
  <tr l="474" lnk="__HDL_srcfile_27.htm#474" z="   assign wr_tokens = joint_mux ? rd_tokens_reg : wr_tokens_reg..." c="Y" p="50.00"/><tr/>
  <tr cr="m" t="I" l="474" lnk="__HDL_srcfile_27.htm#474" z="   assign wr_tokens = joint_mux ? rd_tokens_reg : wr_tokens_reg..." h="0" c="r"/>
  <tr cr="c" t="E" l="474" lnk="__HDL_srcfile_27.htm#474" z="   assign wr_tokens = joint_mux ? rd_tokens_reg : wr_tokens_reg..." h="3" c="g"/>
  </table>
  </div><div><a name="cvg6484"/><hr/><table>
  <tr l="477" lnk="__HDL_srcfile_27.htm#477" z="   assign wr_outs_max = joint_mux ? rd_outs_max_reg : wr_outs_m..." c="Y" p="50.00"/><tr/>
  <tr cr="m" t="I" l="477" lnk="__HDL_srcfile_27.htm#477" z="   assign wr_outs_max = joint_mux ? rd_outs_max_reg : wr_outs_m..." h="0" c="r"/>
  <tr cr="c" t="E" l="477" lnk="__HDL_srcfile_27.htm#477" z="   assign wr_outs_max = joint_mux ? rd_outs_max_reg : wr_outs_m..." h="3" c="g"/>
  </table>
  </div><div><a name="cvg6485"/><hr/><table>
  <tr l="486" lnk="__HDL_srcfile_27.htm#486" z="   assign wr_burst_max_size  = joint_mux ? rd_burst_max_size_pr..." c="Y" p="50.00"/><tr/>
  <tr cr="m" t="I" l="486" lnk="__HDL_srcfile_27.htm#486" z="   assign wr_burst_max_size  = joint_mux ? rd_burst_max_size_pr..." h="0" c="r"/>
  <tr cr="c" t="E" l="486" lnk="__HDL_srcfile_27.htm#486" z="   assign wr_burst_max_size  = joint_mux ? rd_burst_max_size_pr..." h="2" c="g"/>
  </table>
  </div><div><a name="cvg6486"/><hr/><table>
  <tr l="527" lnk="__HDL_srcfile_27.htm#527" z="     if (reset)" c="Y" p="66.66"/><tr/>
  <tr cr="c" t="I" l="527" lnk="__HDL_srcfile_27.htm#527" z="     if (reset)" h="3" c="g"/>
  <tr cr="m" t="T" l="532" lnk="__HDL_srcfile_27.htm#532" z="     else if (wr_static_line2)" h="0" c="r"/>
  <tr cr="c" t="A" l="527" lnk="__HDL_srcfile_27.htm#527" z="     if (reset)" h="998" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg6487"/><hr/><table>
  <tr l="540" lnk="__HDL_srcfile_27.htm#540" z="     if (reset)" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="540" lnk="__HDL_srcfile_27.htm#540" z="     if (reset)" h="3" c="g"/>
  <tr cr="c" t="T" l="542" lnk="__HDL_srcfile_27.htm#542" z="     else if (ch_update)" h="3" c="g"/>
  <tr cr="c" t="A" l="540" lnk="__HDL_srcfile_27.htm#540" z="     if (reset)" h="995" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg6488"/><hr/><table>
  <tr l="569" lnk="__HDL_srcfile_27.htm#569" z="     if (reset)" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="569" lnk="__HDL_srcfile_27.htm#569" z="     if (reset)" h="3" c="g"/>
  <tr cr="c" t="T" l="576" lnk="__HDL_srcfile_27.htm#576" z="     else if (wr_static_line4)" h="1" c="g"/>
  <tr cr="c" t="A" l="569" lnk="__HDL_srcfile_27.htm#569" z="     if (reset)" h="997" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg6489"/><hr/><table>
  <tr l="595" lnk="__HDL_srcfile_27.htm#595" z="     if (reset)" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="595" lnk="__HDL_srcfile_27.htm#595" z="     if (reset)" h="3" c="g"/>
  <tr cr="c" t="T" l="599" lnk="__HDL_srcfile_27.htm#599" z="     else if (wr_ch_enable)" h="1" c="g"/>
  <tr cr="c" t="A" l="595" lnk="__HDL_srcfile_27.htm#595" z="     if (reset)" h="997" c="g"/>
  </table>
  </div><div><a name="cvg6490"/><hr/><table>
  <tr l="605" lnk="__HDL_srcfile_27.htm#605" z="     if (reset)" c="Y" p="75.00"/><tr/>
  <tr cr="c" t="I" l="605" lnk="__HDL_srcfile_27.htm#605" z="     if (reset)" h="3" c="g"/>
  <tr cr="c" t="T" l="607" lnk="__HDL_srcfile_27.htm#607" z="     else if (ch_update)" h="3" c="g"/>
  <tr cr="m" t="T" l="609" lnk="__HDL_srcfile_27.htm#609" z="     else if (ch_end &amp; clken)" h="0" c="r"/>
  <tr cr="c" t="A" l="605" lnk="__HDL_srcfile_27.htm#605" z="     if (reset)" h="995" c="g"/>
  </table>
  </div><div><a name="cvg6491"/><hr/><table>
  <tr l="613" lnk="__HDL_srcfile_27.htm#613" z="     if (reset)" c="Y" p="60.00"/><tr/>
  <tr cr="c" t="I" l="613" lnk="__HDL_srcfile_27.htm#613" z="     if (reset)" h="3" c="g"/>
  <tr cr="c" t="T" l="615" lnk="__HDL_srcfile_27.htm#615" z="     else if (ch_update)" h="3" c="g"/>
  <tr cr="m" t="T" l="617" lnk="__HDL_srcfile_27.htm#617" z="     else if (fifo_underflow | fifo_overflow)" h="0" c="r"/>
  <tr cr="m" t="T" l="619" lnk="__HDL_srcfile_27.htm#619" z="     else if (rd_ch_end &amp; clken)" h="0" c="r"/>
  <tr cr="c" t="A" l="613" lnk="__HDL_srcfile_27.htm#613" z="     if (reset)" h="995" c="g"/>
  </table>
  </div><div><a name="cvg6492"/><hr/><table>
  <tr l="623" lnk="__HDL_srcfile_27.htm#623" z="     if (reset)" c="Y" p="60.00"/><tr/>
  <tr cr="c" t="I" l="623" lnk="__HDL_srcfile_27.htm#623" z="     if (reset)" h="3" c="g"/>
  <tr cr="c" t="T" l="625" lnk="__HDL_srcfile_27.htm#625" z="     else if (ch_update)" h="3" c="g"/>
  <tr cr="m" t="T" l="627" lnk="__HDL_srcfile_27.htm#627" z="     else if (fifo_underflow | fifo_overflow)" h="0" c="r"/>
  <tr cr="m" t="T" l="629" lnk="__HDL_srcfile_27.htm#629" z="     else if (wr_ch_end &amp; clken)" h="0" c="r"/>
  <tr cr="c" t="A" l="623" lnk="__HDL_srcfile_27.htm#623" z="     if (reset)" h="995" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg6493"/><hr/><table>
  <tr l="633" lnk="__HDL_srcfile_27.htm#633" z="     if (reset)" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="633" lnk="__HDL_srcfile_27.htm#633" z="     if (reset)" h="3" c="g"/>
  <tr cr="c" t="T" l="635" lnk="__HDL_srcfile_27.htm#635" z="     else if (load_req &amp; clken)" h="1" c="g"/>
  <tr cr="c" t="T" l="637" lnk="__HDL_srcfile_27.htm#637" z="     else if (ch_update &amp; clken)" h="2" c="g"/>
  <tr cr="c" t="A" l="633" lnk="__HDL_srcfile_27.htm#633" z="     if (reset)" h="995" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg6494"/><hr/><table>
  <tr l="641" lnk="__HDL_srcfile_27.htm#641" z="     if (reset)" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="641" lnk="__HDL_srcfile_27.htm#641" z="     if (reset)" h="3" c="g"/>
  <tr cr="c" t="T" l="643" lnk="__HDL_srcfile_27.htm#643" z="     else if (load_req &amp; clken)" h="1" c="g"/>
  <tr cr="c" t="T" l="645" lnk="__HDL_srcfile_27.htm#645" z="     else if (load_cmd &amp; clken)" h="1" c="g"/>
  <tr cr="c" t="A" l="641" lnk="__HDL_srcfile_27.htm#641" z="     if (reset)" h="996" c="g"/>
  </table>
  </div><div><a name="cvg6495"/><hr/><table>
  <tr l="658" lnk="__HDL_srcfile_27.htm#658" z="     if (reset)" c="Y" p="75.00"/><tr/>
  <tr cr="c" t="I" l="658" lnk="__HDL_srcfile_27.htm#658" z="     if (reset)" h="3" c="g"/>
  <tr cr="c" t="T" l="660" lnk="__HDL_srcfile_27.htm#660" z="     else if (ch_update_pre)" h="3" c="g"/>
  <tr cr="c" t="T" l="662" lnk="__HDL_srcfile_27.htm#662" z="     else if (clken)" h="995" c="g"/>
  <tr cr="m" t="A" l="658" lnk="__HDL_srcfile_27.htm#658" z="     if (reset)" h="0" c="r"/>
  </table>
  </div><div><a name="cvg6496"/><hr/><table>
  <tr l="715" lnk="__HDL_srcfile_27.htm#715" z="     if (reset)" c="Y" p="66.66"/><tr/>
  <tr cr="c" t="I" l="715" lnk="__HDL_srcfile_27.htm#715" z="     if (reset)" h="3" c="g"/>
  <tr cr="m" t="T" l="717" lnk="__HDL_srcfile_27.htm#717" z="     else if (wr_int_enable)" h="0" c="r"/>
  <tr cr="c" t="A" l="715" lnk="__HDL_srcfile_27.htm#715" z="     if (reset)" h="998" c="g"/>
  </table>
  </div><div><a name="cvg6497"/><hr/><table>
  <tr l="864" lnk="__HDL_srcfile_27.htm#864" z="    case (gpaddr)" c="R" p="39.13"/><tr/>
  <tr cr="m" t="T" l="865" lnk="__HDL_srcfile_27.htm#865" z="      CMD_LINE0                 : prdata_pre  = rd_cmd_line0;" h="0" c="r"/>
  <tr cr="m" t="T" l="866" lnk="__HDL_srcfile_27.htm#866" z="      CMD_LINE1                 : prdata_pre  = rd_cmd_line1;" h="0" c="r"/>
  <tr cr="c" t="T" l="867" lnk="__HDL_srcfile_27.htm#867" z="      CMD_LINE2                 : prdata_pre  = rd_cmd_line2;" h="2" c="g"/>
  <tr cr="c" t="T" l="868" lnk="__HDL_srcfile_27.htm#868" z="      CMD_LINE3                 : prdata_pre  = rd_cmd_line3;" h="2" c="g"/>
  <tr cr="c" t="T" l="870" lnk="__HDL_srcfile_27.htm#870" z="      STATIC_LINE0              : prdata_pre  = rd_static_line0..." h="3" c="g"/>
  <tr cr="c" t="T" l="871" lnk="__HDL_srcfile_27.htm#871" z="      STATIC_LINE1              : prdata_pre  = rd_static_line1..." h="5" c="g"/>
  <tr cr="m" t="T" l="872" lnk="__HDL_srcfile_27.htm#872" z="      STATIC_LINE2              : prdata_pre  = rd_static_line2..." h="0" c="r"/>
  <tr cr="m" t="T" l="873" lnk="__HDL_srcfile_27.htm#873" z="      STATIC_LINE3              : prdata_pre  = rd_static_line3..." h="0" c="r"/>
  <tr cr="c" t="T" l="874" lnk="__HDL_srcfile_27.htm#874" z="      STATIC_LINE4              : prdata_pre  = rd_static_line4..." h="2" c="g"/>
  <tr cr="m" t="T" l="876" lnk="__HDL_srcfile_27.htm#876" z="      RESTRICT                  : prdata_pre  = rd_restrict;" h="0" c="r"/>
  <tr cr="m" t="T" l="877" lnk="__HDL_srcfile_27.htm#877" z="      RD_OFFSETS                : prdata_pre  = rd_rd_offsets;" h="0" c="r"/>
  <tr cr="m" t="T" l="878" lnk="__HDL_srcfile_27.htm#878" z="      WR_OFFSETS                : prdata_pre  = rd_wr_offsets;" h="0" c="r"/>
  <tr cr="m" t="T" l="879" lnk="__HDL_srcfile_27.htm#879" z="      FIFO_FULLNESS             : prdata_pre  = rd_fifo_fullnes..." h="0" c="r"/>
  <tr cr="m" t="T" l="880" lnk="__HDL_srcfile_27.htm#880" z="      CMD_OUTS                  : prdata_pre  = rd_cmd_outs;" h="0" c="r"/>
  <tr cr="c" t="T" l="882" lnk="__HDL_srcfile_27.htm#882" z="      CH_ENABLE                 : prdata_pre  = rd_ch_enable;" h="1" c="g"/>
  <tr cr="c" t="T" l="883" lnk="__HDL_srcfile_27.htm#883" z="      CH_START                  : prdata_pre  = {32{1'b0}};" h="2" c="g"/>
  <tr cr="c" t="T" l="884" lnk="__HDL_srcfile_27.htm#884" z="      CH_ACTIVE                 : prdata_pre  = rd_ch_active;" h="2" c="g"/>
  <tr cr="m" t="T" l="885" lnk="__HDL_srcfile_27.htm#885" z="      CH_CMD_COUNTER            : prdata_pre  = rd_cmd_counter;..." h="0" c="r"/>
  <tr cr="m" t="T" l="887" lnk="__HDL_srcfile_27.htm#887" z="      INT_RAWSTAT               : prdata_pre  = rd_int_rawstat;..." h="0" c="r"/>
  <tr cr="m" t="T" l="888" lnk="__HDL_srcfile_27.htm#888" z="      INT_CLEAR                 : prdata_pre  = {32{1'b0}};" h="0" c="r"/>
  <tr cr="m" t="T" l="889" lnk="__HDL_srcfile_27.htm#889" z="      INT_ENABLE                : prdata_pre  = rd_int_enable;" h="0" c="r"/>
  <tr cr="m" t="T" l="890" lnk="__HDL_srcfile_27.htm#890" z="      INT_STATUS                : prdata_pre  = rd_int_status;" h="0" c="r"/>
  <tr cr="c" t="T" l="892" lnk="__HDL_srcfile_27.htm#892" z="      default                   : prdata_pre  = {32{1'b0}};" h="2" c="g"/>
  </table>
  </div><div><a name="cvg6498"/><hr/><table>
  <tr l="902" lnk="__HDL_srcfile_27.htm#902" z="    case (gpaddr)" c="R" p="39.13"/><tr/>
  <tr cr="m" t="T" l="903" lnk="__HDL_srcfile_27.htm#903" z="      CMD_LINE0                 : pslverr_pre = 1'b0;    //read..." h="0" c="r"/>
  <tr cr="m" t="T" l="904" lnk="__HDL_srcfile_27.htm#904" z="      CMD_LINE1                 : pslverr_pre = 1'b0;    //read..." h="0" c="r"/>
  <tr cr="c" t="T" l="905" lnk="__HDL_srcfile_27.htm#905" z="      CMD_LINE2                 : pslverr_pre = 1'b0;    //read..." h="5" c="g"/>
  <tr cr="c" t="T" l="906" lnk="__HDL_srcfile_27.htm#906" z="      CMD_LINE3                 : pslverr_pre = 1'b0;    //read..." h="5" c="g"/>
  <tr cr="c" t="T" l="908" lnk="__HDL_srcfile_27.htm#908" z="      STATIC_LINE0              : pslverr_pre = 1'b0;    //read..." h="5" c="g"/>
  <tr cr="c" t="T" l="909" lnk="__HDL_srcfile_27.htm#909" z="      STATIC_LINE1              : pslverr_pre = 1'b0;    //read..." h="5" c="g"/>
  <tr cr="m" t="T" l="910" lnk="__HDL_srcfile_27.htm#910" z="      STATIC_LINE2              : pslverr_pre = 1'b0;    //read..." h="0" c="r"/>
  <tr cr="m" t="T" l="911" lnk="__HDL_srcfile_27.htm#911" z="      STATIC_LINE3              : pslverr_pre = 1'b0;    //read..." h="0" c="r"/>
  <tr cr="c" t="T" l="912" lnk="__HDL_srcfile_27.htm#912" z="      STATIC_LINE4              : pslverr_pre = 1'b0;    //read..." h="5" c="g"/>
  <tr cr="m" t="T" l="914" lnk="__HDL_srcfile_27.htm#914" z="      RESTRICT                  : pslverr_pre = gpwrite; //read..." h="0" c="r"/>
  <tr cr="m" t="T" l="915" lnk="__HDL_srcfile_27.htm#915" z="      RD_OFFSETS                : pslverr_pre = gpwrite; //read..." h="0" c="r"/>
  <tr cr="m" t="T" l="916" lnk="__HDL_srcfile_27.htm#916" z="      WR_OFFSETS                : pslverr_pre = gpwrite; //read..." h="0" c="r"/>
  <tr cr="m" t="T" l="917" lnk="__HDL_srcfile_27.htm#917" z="      FIFO_FULLNESS             : pslverr_pre = gpwrite; //read..." h="0" c="r"/>
  <tr cr="m" t="T" l="918" lnk="__HDL_srcfile_27.htm#918" z="      CMD_OUTS                  : pslverr_pre = gpwrite; //read..." h="0" c="r"/>
  <tr cr="c" t="T" l="920" lnk="__HDL_srcfile_27.htm#920" z="      CH_ENABLE                 : pslverr_pre = 1'b0;    //read..." h="5" c="g"/>
  <tr cr="c" t="T" l="921" lnk="__HDL_srcfile_27.htm#921" z="      CH_START                  : pslverr_pre = gpread;  //writ..." h="5" c="g"/>
  <tr cr="c" t="T" l="922" lnk="__HDL_srcfile_27.htm#922" z="      CH_ACTIVE                 : pslverr_pre = gpwrite; //read..." h="1" c="g"/>
  <tr cr="m" t="T" l="923" lnk="__HDL_srcfile_27.htm#923" z="      CH_CMD_COUNTER            : pslverr_pre = gpwrite; //read..." h="0" c="r"/>
  <tr cr="m" t="T" l="925" lnk="__HDL_srcfile_27.htm#925" z="      INT_RAWSTAT               : pslverr_pre = 1'b0;    //read..." h="0" c="r"/>
  <tr cr="m" t="T" l="926" lnk="__HDL_srcfile_27.htm#926" z="      INT_CLEAR                 : pslverr_pre = gpread;  //writ..." h="0" c="r"/>
  <tr cr="m" t="T" l="927" lnk="__HDL_srcfile_27.htm#927" z="      INT_ENABLE                : pslverr_pre = 1'b0;    //read..." h="0" c="r"/>
  <tr cr="m" t="T" l="928" lnk="__HDL_srcfile_27.htm#928" z="      INT_STATUS                : pslverr_pre = gpwrite; //read..." h="0" c="r"/>
  <tr cr="c" t="T" l="930" lnk="__HDL_srcfile_27.htm#930" z="      default                   : pslverr_pre = psel;    //deco..." h="2" c="g"/>
  </table>
  </div><div><a name="cvg6499"/><hr/><table>
  <tr l="935" lnk="__HDL_srcfile_27.htm#935" z="     if (reset)" c="Y" p="50.00"/><tr/>
  <tr cr="c" t="I" l="935" lnk="__HDL_srcfile_27.htm#935" z="     if (reset)" h="3" c="g"/>
  <tr cr="m" t="T" l="937" lnk="__HDL_srcfile_27.htm#937" z="     else if (gpread &amp; pclken)" h="0" c="r"/>
  <tr cr="c" t="T" l="939" lnk="__HDL_srcfile_27.htm#939" z="     else if (pclken)" h="998" c="g"/>
  <tr cr="m" t="A" l="935" lnk="__HDL_srcfile_27.htm#935" z="     if (reset)" h="0" c="r"/>
  </table>
  </div><div><a name="cvg6500"/><hr/><table>
  <tr l="943" lnk="__HDL_srcfile_27.htm#943" z="     if (reset)" c="Y" p="75.00"/><tr/>
  <tr cr="c" t="I" l="943" lnk="__HDL_srcfile_27.htm#943" z="     if (reset)" h="3" c="g"/>
  <tr cr="c" t="T" l="945" lnk="__HDL_srcfile_27.htm#945" z="     else if ((gpread | gpwrite) &amp; pclken)" h="7" c="g"/>
  <tr cr="c" t="T" l="947" lnk="__HDL_srcfile_27.htm#947" z="     else if (pclken)" h="991" c="g"/>
  <tr cr="m" t="A" l="943" lnk="__HDL_srcfile_27.htm#943" z="     if (reset)" h="0" c="r"/>
  </table>
  </div><script type="text/javascript" src="../scripts/buildbranchpage.js"></script>
  <!-- make sure jumps to last few line nos work -->
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
  
</body>
</html>
