--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 25 project_r.ncd
project.pcf

Design file:              project_r.ncd
Physical constraint file: project.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report, limited to 25 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1618 paths analyzed, 142 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.960ns.
--------------------------------------------------------------------------------
Slack:                  4.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_23 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.783ns (Levels of Logic = 3)
  Clock Path Skew:      -0.142ns (1.574 - 1.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_23 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y93.DQ      Tcko                  0.518   df/count<23>
                                                       df/count_23
    SLICE_X75Y93.A2      net (fanout=2)        0.999   df/count<23>
    SLICE_X75Y93.A       Tilo                  0.124   df/count[31]_GND_5_o_equal_2_o<31>1
                                                       df/count[31]_GND_5_o_equal_2_o<31>2
    SLICE_X75Y91.C1      net (fanout=1)        0.810   df/count[31]_GND_5_o_equal_2_o<31>1
    SLICE_X75Y91.C       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X76Y91.A1      net (fanout=2)        0.824   df/count[31]_GND_5_o_equal_2_o
    SLICE_X76Y91.AMUX    Tilo                  0.366   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.184   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.783ns (1.966ns logic, 3.817ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack:                  4.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_11 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.754ns (Levels of Logic = 3)
  Clock Path Skew:      -0.140ns (1.574 - 1.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_11 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y90.DQ      Tcko                  0.518   df/count<11>
                                                       df/count_11
    SLICE_X75Y90.A2      net (fanout=2)        0.999   df/count<11>
    SLICE_X75Y90.A       Tilo                  0.124   df/count[31]_GND_5_o_equal_2_o<31>3
                                                       df/count[31]_GND_5_o_equal_2_o<31>4
    SLICE_X75Y91.C3      net (fanout=1)        0.781   df/count[31]_GND_5_o_equal_2_o<31>3
    SLICE_X75Y91.C       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X76Y91.A1      net (fanout=2)        0.824   df/count[31]_GND_5_o_equal_2_o
    SLICE_X76Y91.AMUX    Tilo                  0.366   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.184   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.754ns (1.966ns logic, 3.788ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack:                  4.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_28 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.724ns (Levels of Logic = 3)
  Clock Path Skew:      -0.142ns (1.574 - 1.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_28 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y95.AQ      Tcko                  0.518   df/count<31>
                                                       df/count_28
    SLICE_X75Y94.A2      net (fanout=2)        0.809   df/count<28>
    SLICE_X75Y94.A       Tilo                  0.124   df/count[31]_GND_5_o_equal_2_o<31>4
                                                       df/count[31]_GND_5_o_equal_2_o<31>5
    SLICE_X75Y91.C2      net (fanout=1)        0.941   df/count[31]_GND_5_o_equal_2_o<31>4
    SLICE_X75Y91.C       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X76Y91.A1      net (fanout=2)        0.824   df/count[31]_GND_5_o_equal_2_o
    SLICE_X76Y91.AMUX    Tilo                  0.366   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.184   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.724ns (1.966ns logic, 3.758ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack:                  4.215ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_25 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.608ns (Levels of Logic = 3)
  Clock Path Skew:      -0.142ns (1.574 - 1.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_25 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y94.BQ      Tcko                  0.518   df/count<27>
                                                       df/count_25
    SLICE_X75Y94.A3      net (fanout=2)        0.693   df/count<25>
    SLICE_X75Y94.A       Tilo                  0.124   df/count[31]_GND_5_o_equal_2_o<31>4
                                                       df/count[31]_GND_5_o_equal_2_o<31>5
    SLICE_X75Y91.C2      net (fanout=1)        0.941   df/count[31]_GND_5_o_equal_2_o<31>4
    SLICE_X75Y91.C       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X76Y91.A1      net (fanout=2)        0.824   df/count[31]_GND_5_o_equal_2_o
    SLICE_X76Y91.AMUX    Tilo                  0.366   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.184   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.608ns (1.966ns logic, 3.642ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack:                  4.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_19 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.601ns (Levels of Logic = 3)
  Clock Path Skew:      -0.141ns (1.574 - 1.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_19 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y92.DQ      Tcko                  0.518   df/count<19>
                                                       df/count_19
    SLICE_X75Y93.A1      net (fanout=2)        0.817   df/count<19>
    SLICE_X75Y93.A       Tilo                  0.124   df/count[31]_GND_5_o_equal_2_o<31>1
                                                       df/count[31]_GND_5_o_equal_2_o<31>2
    SLICE_X75Y91.C1      net (fanout=1)        0.810   df/count[31]_GND_5_o_equal_2_o<31>1
    SLICE_X75Y91.C       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X76Y91.A1      net (fanout=2)        0.824   df/count[31]_GND_5_o_equal_2_o
    SLICE_X76Y91.AMUX    Tilo                  0.366   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.184   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.601ns (1.966ns logic, 3.635ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack:                  4.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_27 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.591ns (Levels of Logic = 3)
  Clock Path Skew:      -0.142ns (1.574 - 1.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_27 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y94.DQ      Tcko                  0.518   df/count<27>
                                                       df/count_27
    SLICE_X75Y94.A1      net (fanout=2)        0.676   df/count<27>
    SLICE_X75Y94.A       Tilo                  0.124   df/count[31]_GND_5_o_equal_2_o<31>4
                                                       df/count[31]_GND_5_o_equal_2_o<31>5
    SLICE_X75Y91.C2      net (fanout=1)        0.941   df/count[31]_GND_5_o_equal_2_o<31>4
    SLICE_X75Y91.C       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X76Y91.A1      net (fanout=2)        0.824   df/count[31]_GND_5_o_equal_2_o
    SLICE_X76Y91.AMUX    Tilo                  0.366   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.184   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.591ns (1.966ns logic, 3.625ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack:                  4.253ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_7 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.572ns (Levels of Logic = 3)
  Clock Path Skew:      -0.140ns (1.574 - 1.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_7 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y89.DQ      Tcko                  0.518   df/count<7>
                                                       df/count_7
    SLICE_X75Y90.A1      net (fanout=2)        0.817   df/count<7>
    SLICE_X75Y90.A       Tilo                  0.124   df/count[31]_GND_5_o_equal_2_o<31>3
                                                       df/count[31]_GND_5_o_equal_2_o<31>4
    SLICE_X75Y91.C3      net (fanout=1)        0.781   df/count[31]_GND_5_o_equal_2_o<31>3
    SLICE_X75Y91.C       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X76Y91.A1      net (fanout=2)        0.824   df/count[31]_GND_5_o_equal_2_o
    SLICE_X76Y91.AMUX    Tilo                  0.366   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.184   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.572ns (1.966ns logic, 3.606ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack:                  4.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_2 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.514ns (Levels of Logic = 3)
  Clock Path Skew:      -0.139ns (1.574 - 1.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_2 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y88.CQ      Tcko                  0.518   df/count<3>
                                                       df/count_2
    SLICE_X74Y87.D1      net (fanout=2)        0.991   df/count<2>
    SLICE_X74Y87.D       Tilo                  0.124   df/count[31]_GND_5_o_equal_2_o<31>2
                                                       df/count[31]_GND_5_o_equal_2_o<31>3
    SLICE_X75Y91.C5      net (fanout=1)        0.549   df/count[31]_GND_5_o_equal_2_o<31>2
    SLICE_X75Y91.C       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X76Y91.A1      net (fanout=2)        0.824   df/count[31]_GND_5_o_equal_2_o
    SLICE_X76Y91.AMUX    Tilo                  0.366   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.184   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.514ns (1.966ns logic, 3.548ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack:                  4.323ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_29 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.500ns (Levels of Logic = 3)
  Clock Path Skew:      -0.142ns (1.574 - 1.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_29 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y95.BQ      Tcko                  0.518   df/count<31>
                                                       df/count_29
    SLICE_X75Y94.A4      net (fanout=2)        0.585   df/count<29>
    SLICE_X75Y94.A       Tilo                  0.124   df/count[31]_GND_5_o_equal_2_o<31>4
                                                       df/count[31]_GND_5_o_equal_2_o<31>5
    SLICE_X75Y91.C2      net (fanout=1)        0.941   df/count[31]_GND_5_o_equal_2_o<31>4
    SLICE_X75Y91.C       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X76Y91.A1      net (fanout=2)        0.824   df/count[31]_GND_5_o_equal_2_o
    SLICE_X76Y91.AMUX    Tilo                  0.366   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.184   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.500ns (1.966ns logic, 3.534ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack:                  4.385ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_22 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.438ns (Levels of Logic = 3)
  Clock Path Skew:      -0.142ns (1.574 - 1.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_22 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y93.CQ      Tcko                  0.518   df/count<23>
                                                       df/count_22
    SLICE_X75Y93.A3      net (fanout=2)        0.654   df/count<22>
    SLICE_X75Y93.A       Tilo                  0.124   df/count[31]_GND_5_o_equal_2_o<31>1
                                                       df/count[31]_GND_5_o_equal_2_o<31>2
    SLICE_X75Y91.C1      net (fanout=1)        0.810   df/count[31]_GND_5_o_equal_2_o<31>1
    SLICE_X75Y91.C       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X76Y91.A1      net (fanout=2)        0.824   df/count[31]_GND_5_o_equal_2_o
    SLICE_X76Y91.AMUX    Tilo                  0.366   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.184   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.438ns (1.966ns logic, 3.472ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack:                  4.416ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_10 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.409ns (Levels of Logic = 3)
  Clock Path Skew:      -0.140ns (1.574 - 1.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_10 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y90.CQ      Tcko                  0.518   df/count<11>
                                                       df/count_10
    SLICE_X75Y90.A3      net (fanout=2)        0.654   df/count<10>
    SLICE_X75Y90.A       Tilo                  0.124   df/count[31]_GND_5_o_equal_2_o<31>3
                                                       df/count[31]_GND_5_o_equal_2_o<31>4
    SLICE_X75Y91.C3      net (fanout=1)        0.781   df/count[31]_GND_5_o_equal_2_o<31>3
    SLICE_X75Y91.C       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X76Y91.A1      net (fanout=2)        0.824   df/count[31]_GND_5_o_equal_2_o
    SLICE_X76Y91.AMUX    Tilo                  0.366   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.184   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.409ns (1.966ns logic, 3.443ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack:                  4.472ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_17 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.352ns (Levels of Logic = 3)
  Clock Path Skew:      -0.141ns (1.574 - 1.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_17 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y92.BQ      Tcko                  0.518   df/count<19>
                                                       df/count_17
    SLICE_X75Y91.A2      net (fanout=2)        0.808   df/count<17>
    SLICE_X75Y91.A       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>1
    SLICE_X75Y91.C4      net (fanout=1)        0.570   df/count[31]_GND_5_o_equal_2_o<31>
    SLICE_X75Y91.C       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X76Y91.A1      net (fanout=2)        0.824   df/count[31]_GND_5_o_equal_2_o
    SLICE_X76Y91.AMUX    Tilo                  0.366   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.184   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.352ns (1.966ns logic, 3.386ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack:                  4.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_1 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.353ns (Levels of Logic = 3)
  Clock Path Skew:      -0.139ns (1.574 - 1.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_1 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y88.BQ      Tcko                  0.518   df/count<3>
                                                       df/count_1
    SLICE_X74Y87.D2      net (fanout=2)        0.830   df/count<1>
    SLICE_X74Y87.D       Tilo                  0.124   df/count[31]_GND_5_o_equal_2_o<31>2
                                                       df/count[31]_GND_5_o_equal_2_o<31>3
    SLICE_X75Y91.C5      net (fanout=1)        0.549   df/count[31]_GND_5_o_equal_2_o<31>2
    SLICE_X75Y91.C       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X76Y91.A1      net (fanout=2)        0.824   df/count[31]_GND_5_o_equal_2_o
    SLICE_X76Y91.AMUX    Tilo                  0.366   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.184   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.353ns (1.966ns logic, 3.387ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack:                  4.511ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_30 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.312ns (Levels of Logic = 3)
  Clock Path Skew:      -0.142ns (1.574 - 1.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_30 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y95.CQ      Tcko                  0.518   df/count<31>
                                                       df/count_30
    SLICE_X75Y91.D2      net (fanout=2)        0.952   df/count<30>
    SLICE_X75Y91.DMUX    Tilo                  0.358   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>6
    SLICE_X75Y91.C6      net (fanout=1)        0.152   df/count[31]_GND_5_o_equal_2_o<31>5
    SLICE_X75Y91.C       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X76Y91.A1      net (fanout=2)        0.824   df/count[31]_GND_5_o_equal_2_o
    SLICE_X76Y91.AMUX    Tilo                  0.366   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.184   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.312ns (2.200ns logic, 3.112ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack:                  4.595ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_21 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.228ns (Levels of Logic = 3)
  Clock Path Skew:      -0.142ns (1.574 - 1.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_21 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y93.BQ      Tcko                  0.518   df/count<23>
                                                       df/count_21
    SLICE_X75Y93.A4      net (fanout=2)        0.444   df/count<21>
    SLICE_X75Y93.A       Tilo                  0.124   df/count[31]_GND_5_o_equal_2_o<31>1
                                                       df/count[31]_GND_5_o_equal_2_o<31>2
    SLICE_X75Y91.C1      net (fanout=1)        0.810   df/count[31]_GND_5_o_equal_2_o<31>1
    SLICE_X75Y91.C       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X76Y91.A1      net (fanout=2)        0.824   df/count[31]_GND_5_o_equal_2_o
    SLICE_X76Y91.AMUX    Tilo                  0.366   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.184   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.228ns (1.966ns logic, 3.262ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack:                  4.604ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_15 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.220ns (Levels of Logic = 3)
  Clock Path Skew:      -0.141ns (1.574 - 1.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_15 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y91.DQ      Tcko                  0.518   df/count<15>
                                                       df/count_15
    SLICE_X75Y91.A1      net (fanout=2)        0.676   df/count<15>
    SLICE_X75Y91.A       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>1
    SLICE_X75Y91.C4      net (fanout=1)        0.570   df/count[31]_GND_5_o_equal_2_o<31>
    SLICE_X75Y91.C       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X76Y91.A1      net (fanout=2)        0.824   df/count[31]_GND_5_o_equal_2_o
    SLICE_X76Y91.AMUX    Tilo                  0.366   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.184   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.220ns (1.966ns logic, 3.254ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack:                  4.625ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_3 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.201ns (Levels of Logic = 3)
  Clock Path Skew:      -0.139ns (1.574 - 1.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_3 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y88.DQ      Tcko                  0.518   df/count<3>
                                                       df/count_3
    SLICE_X74Y87.D3      net (fanout=2)        0.678   df/count<3>
    SLICE_X74Y87.D       Tilo                  0.124   df/count[31]_GND_5_o_equal_2_o<31>2
                                                       df/count[31]_GND_5_o_equal_2_o<31>3
    SLICE_X75Y91.C5      net (fanout=1)        0.549   df/count[31]_GND_5_o_equal_2_o<31>2
    SLICE_X75Y91.C       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X76Y91.A1      net (fanout=2)        0.824   df/count[31]_GND_5_o_equal_2_o
    SLICE_X76Y91.AMUX    Tilo                  0.366   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.184   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.201ns (1.966ns logic, 3.235ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack:                  4.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_9 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.199ns (Levels of Logic = 3)
  Clock Path Skew:      -0.140ns (1.574 - 1.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_9 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y90.BQ      Tcko                  0.518   df/count<11>
                                                       df/count_9
    SLICE_X75Y90.A4      net (fanout=2)        0.444   df/count<9>
    SLICE_X75Y90.A       Tilo                  0.124   df/count[31]_GND_5_o_equal_2_o<31>3
                                                       df/count[31]_GND_5_o_equal_2_o<31>4
    SLICE_X75Y91.C3      net (fanout=1)        0.781   df/count[31]_GND_5_o_equal_2_o<31>3
    SLICE_X75Y91.C       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X76Y91.A1      net (fanout=2)        0.824   df/count[31]_GND_5_o_equal_2_o
    SLICE_X76Y91.AMUX    Tilo                  0.366   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.184   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.199ns (1.966ns logic, 3.233ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack:                  4.635ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_16 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.189ns (Levels of Logic = 3)
  Clock Path Skew:      -0.141ns (1.574 - 1.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_16 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y92.AQ      Tcko                  0.518   df/count<19>
                                                       df/count_16
    SLICE_X75Y91.A3      net (fanout=2)        0.645   df/count<16>
    SLICE_X75Y91.A       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>1
    SLICE_X75Y91.C4      net (fanout=1)        0.570   df/count[31]_GND_5_o_equal_2_o<31>
    SLICE_X75Y91.C       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X76Y91.A1      net (fanout=2)        0.824   df/count[31]_GND_5_o_equal_2_o
    SLICE_X76Y91.AMUX    Tilo                  0.366   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.184   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.189ns (1.966ns logic, 3.223ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack:                  4.636ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_24 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.187ns (Levels of Logic = 3)
  Clock Path Skew:      -0.142ns (1.574 - 1.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_24 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y94.AQ      Tcko                  0.518   df/count<27>
                                                       df/count_24
    SLICE_X75Y94.A5      net (fanout=2)        0.272   df/count<24>
    SLICE_X75Y94.A       Tilo                  0.124   df/count[31]_GND_5_o_equal_2_o<31>4
                                                       df/count[31]_GND_5_o_equal_2_o<31>5
    SLICE_X75Y91.C2      net (fanout=1)        0.941   df/count[31]_GND_5_o_equal_2_o<31>4
    SLICE_X75Y91.C       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X76Y91.A1      net (fanout=2)        0.824   df/count[31]_GND_5_o_equal_2_o
    SLICE_X76Y91.AMUX    Tilo                  0.366   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.184   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.187ns (1.966ns logic, 3.221ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack:                  4.684ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_0 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.142ns (Levels of Logic = 3)
  Clock Path Skew:      -0.139ns (1.574 - 1.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_0 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y88.AQ      Tcko                  0.518   df/count<3>
                                                       df/count_0
    SLICE_X74Y87.D4      net (fanout=2)        0.619   df/count<0>
    SLICE_X74Y87.D       Tilo                  0.124   df/count[31]_GND_5_o_equal_2_o<31>2
                                                       df/count[31]_GND_5_o_equal_2_o<31>3
    SLICE_X75Y91.C5      net (fanout=1)        0.549   df/count[31]_GND_5_o_equal_2_o<31>2
    SLICE_X75Y91.C       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X76Y91.A1      net (fanout=2)        0.824   df/count[31]_GND_5_o_equal_2_o
    SLICE_X76Y91.AMUX    Tilo                  0.366   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.184   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.142ns (1.966ns logic, 3.176ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack:                  4.734ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_18 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.090ns (Levels of Logic = 3)
  Clock Path Skew:      -0.141ns (1.574 - 1.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_18 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y92.CQ      Tcko                  0.518   df/count<19>
                                                       df/count_18
    SLICE_X75Y93.A6      net (fanout=2)        0.306   df/count<18>
    SLICE_X75Y93.A       Tilo                  0.124   df/count[31]_GND_5_o_equal_2_o<31>1
                                                       df/count[31]_GND_5_o_equal_2_o<31>2
    SLICE_X75Y91.C1      net (fanout=1)        0.810   df/count[31]_GND_5_o_equal_2_o<31>1
    SLICE_X75Y91.C       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X76Y91.A1      net (fanout=2)        0.824   df/count[31]_GND_5_o_equal_2_o
    SLICE_X76Y91.AMUX    Tilo                  0.366   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.184   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.090ns (1.966ns logic, 3.124ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack:                  4.743ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_26 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.080ns (Levels of Logic = 3)
  Clock Path Skew:      -0.142ns (1.574 - 1.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_26 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y94.CQ      Tcko                  0.518   df/count<27>
                                                       df/count_26
    SLICE_X75Y94.A6      net (fanout=2)        0.165   df/count<26>
    SLICE_X75Y94.A       Tilo                  0.124   df/count[31]_GND_5_o_equal_2_o<31>4
                                                       df/count[31]_GND_5_o_equal_2_o<31>5
    SLICE_X75Y91.C2      net (fanout=1)        0.941   df/count[31]_GND_5_o_equal_2_o<31>4
    SLICE_X75Y91.C       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X76Y91.A1      net (fanout=2)        0.824   df/count[31]_GND_5_o_equal_2_o
    SLICE_X76Y91.AMUX    Tilo                  0.366   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.184   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.080ns (1.966ns logic, 3.114ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack:                  4.764ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_6 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.061ns (Levels of Logic = 3)
  Clock Path Skew:      -0.140ns (1.574 - 1.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_6 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y89.CQ      Tcko                  0.518   df/count<7>
                                                       df/count_6
    SLICE_X75Y90.A6      net (fanout=2)        0.306   df/count<6>
    SLICE_X75Y90.A       Tilo                  0.124   df/count[31]_GND_5_o_equal_2_o<31>3
                                                       df/count[31]_GND_5_o_equal_2_o<31>4
    SLICE_X75Y91.C3      net (fanout=1)        0.781   df/count[31]_GND_5_o_equal_2_o<31>3
    SLICE_X75Y91.C       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X76Y91.A1      net (fanout=2)        0.824   df/count[31]_GND_5_o_equal_2_o
    SLICE_X76Y91.AMUX    Tilo                  0.366   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.184   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.061ns (1.966ns logic, 3.095ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack:                  4.767ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_20 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.056ns (Levels of Logic = 3)
  Clock Path Skew:      -0.142ns (1.574 - 1.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_20 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y93.AQ      Tcko                  0.518   df/count<23>
                                                       df/count_20
    SLICE_X75Y93.A5      net (fanout=2)        0.272   df/count<20>
    SLICE_X75Y93.A       Tilo                  0.124   df/count[31]_GND_5_o_equal_2_o<31>1
                                                       df/count[31]_GND_5_o_equal_2_o<31>2
    SLICE_X75Y91.C1      net (fanout=1)        0.810   df/count[31]_GND_5_o_equal_2_o<31>1
    SLICE_X75Y91.C       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X76Y91.A1      net (fanout=2)        0.824   df/count[31]_GND_5_o_equal_2_o
    SLICE_X76Y91.AMUX    Tilo                  0.366   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.184   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.056ns (1.966ns logic, 3.090ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.845ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 8.526ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.474ns (678.426MHz) (Tockper)
  Physical resource: df/clkout_1/CLK
  Logical resource: df/clkout_1/CK
  Location pin: OLOGIC_X1Y100.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.526ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.737ns (Tospwh)
  Physical resource: df/clkout_1/SR
  Logical resource: df/clkout_1/SR
  Location pin: OLOGIC_X1Y100.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------
Slack: 8.526ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.474ns (678.426MHz) (Tockper)
  Physical resource: df/led/CLK
  Logical resource: df/led/CK
  Location pin: OLOGIC_X1Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_0/CK
  Location pin: SLICE_X74Y88.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_0/CK
  Location pin: SLICE_X74Y88.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_0/CK
  Location pin: SLICE_X74Y88.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_1/CK
  Location pin: SLICE_X74Y88.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_1/CK
  Location pin: SLICE_X74Y88.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_1/CK
  Location pin: SLICE_X74Y88.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_2/CK
  Location pin: SLICE_X74Y88.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_2/CK
  Location pin: SLICE_X74Y88.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_2/CK
  Location pin: SLICE_X74Y88.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_3/CK
  Location pin: SLICE_X74Y88.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_3/CK
  Location pin: SLICE_X74Y88.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_3/CK
  Location pin: SLICE_X74Y88.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<7>/CLK
  Logical resource: df/count_5/CK
  Location pin: SLICE_X74Y89.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<7>/CLK
  Logical resource: df/count_5/CK
  Location pin: SLICE_X74Y89.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<7>/CLK
  Logical resource: df/count_5/CK
  Location pin: SLICE_X74Y89.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<7>/CLK
  Logical resource: df/count_6/CK
  Location pin: SLICE_X74Y89.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<7>/CLK
  Logical resource: df/count_6/CK
  Location pin: SLICE_X74Y89.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<7>/CLK
  Logical resource: df/count_6/CK
  Location pin: SLICE_X74Y89.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<7>/CLK
  Logical resource: df/count_7/CK
  Location pin: SLICE_X74Y89.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<7>/CLK
  Logical resource: df/count_7/CK
  Location pin: SLICE_X74Y89.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<7>/CLK
  Logical resource: df/count_7/CK
  Location pin: SLICE_X74Y89.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.960|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1618 paths, 0 nets, and 102 connections

Design statistics:
   Minimum period:   5.960ns{1}   (Maximum frequency: 167.785MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Nov 29 21:39:41 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 774 MB



