timestamp 1698871213
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use sky130_fd_pr__pfet_01v8_BH9SS5 sky130_fd_pr__pfet_01v8_BH9SS5_0 1 0 192 0 1 941
use sky130_fd_pr__nfet_01v8_53744R sky130_fd_pr__nfet_01v8_53744R_0 1 0 193 0 1 305
node "m1_272_214#" 3 213.639 272 214 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 29376 1704 0 0 0 0 0 0 0 0 0 0
node "m1_176_134#" 3 289.316 176 134 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 41496 2060 0 0 0 0 0 0 0 0 0 0
node "li_n18_256#" 40 78.7159 -18 256 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7200 396 0 0 0 0 0 0 0 0 0 0 0 0
node "li_n18_880#" 40 78.7159 -18 880 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7200 396 0 0 0 0 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "m1_272_214#" "m1_176_134#" 345.231
cap "m1_176_134#" "li_n18_256#" 7.83978
cap "m1_272_214#" "li_n18_256#" 0.515661
cap "m1_176_134#" "li_n18_880#" 7.83978
cap "m1_272_214#" "li_n18_880#" 0.515661
cap "li_n18_880#" "li_n18_256#" 6.33278
cap "sky130_fd_pr__pfet_01v8_BH9SS5_0/a_n108_n100#" "sky130_fd_pr__nfet_01v8_53744R_0/a_50_n100#" -19.0047
cap "sky130_fd_pr__nfet_01v8_53744R_0/a_n50_n188#" "sky130_fd_pr__nfet_01v8_53744R_0/a_50_n100#" 59.1845
cap "sky130_fd_pr__pfet_01v8_BH9SS5_0/a_n108_n100#" "sky130_fd_pr__nfet_01v8_53744R_0/a_n108_n100#" 103.254
cap "sky130_fd_pr__nfet_01v8_53744R_0/a_n50_n188#" "sky130_fd_pr__nfet_01v8_53744R_0/a_n108_n100#" 109.61
cap "sky130_fd_pr__pfet_01v8_BH9SS5_0/a_n108_n100#" "sky130_fd_pr__nfet_01v8_53744R_0/a_n50_n188#" 128.691
cap "sky130_fd_pr__nfet_01v8_53744R_0/a_50_n100#" "sky130_fd_pr__nfet_01v8_53744R_0/a_n108_n100#" -34.0416
merge "sky130_fd_pr__nfet_01v8_53744R_0/a_n108_n100#" "sky130_fd_pr__pfet_01v8_BH9SS5_0/VSUBS" -158.865 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3264 -328 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__pfet_01v8_BH9SS5_0/VSUBS" "VSUBS"
merge "VSUBS" "sky130_fd_pr__nfet_01v8_53744R_0/a_n210_n274#"
merge "sky130_fd_pr__nfet_01v8_53744R_0/a_n210_n274#" "li_n18_256#"
merge "sky130_fd_pr__pfet_01v8_BH9SS5_0/a_n108_n100#" "sky130_fd_pr__pfet_01v8_BH9SS5_0/w_n246_n319#" -176.084 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3264 -328 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__pfet_01v8_BH9SS5_0/w_n246_n319#" "li_n18_880#"
merge "sky130_fd_pr__nfet_01v8_53744R_0/a_50_n100#" "sky130_fd_pr__pfet_01v8_BH9SS5_0/a_50_n100#" -136.82 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8551 -850 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__pfet_01v8_BH9SS5_0/a_50_n100#" "m1_272_214#"
merge "sky130_fd_pr__nfet_01v8_53744R_0/a_n50_n188#" "sky130_fd_pr__pfet_01v8_BH9SS5_0/a_n50_n197#" -268.978 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7182 -678 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__pfet_01v8_BH9SS5_0/a_n50_n197#" "m1_176_134#"
