<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - mpc_ip_src_Subsystem_block.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
<SCRIPT type="text/javascript" language="JavaScript" src="slwebview.js"></SCRIPT>
<SCRIPT type="text/javascript" language="JavaScript" src="id_mapping.js"></SCRIPT>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../mpc_ip_src_Subsystem_block.vhd" target="rtwreport_document_frame" id="linkToText_plain">mpc_ip_src_Subsystem_block.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" id="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" id="3">    3   </a><span class="CT">-- File Name: hdl_prj\hdlsrc\test_RS_flipflop_statemachine\mpc_ip_src_Subsystem_block.vhd</span>
</span><span><a class="LN" id="4">    4   </a><span class="CT">-- Created: 2022-08-29 16:54:27</span>
</span><span><a class="LN" id="5">    5   </a><span class="CT">-- </span>
</span><span><a class="LN" id="6">    6   </a><span class="CT">-- Generated by MATLAB 9.10 and HDL Coder 3.18</span>
</span><span><a class="LN" id="7">    7   </a><span class="CT">-- </span>
</span><span><a class="LN" id="8">    8   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="9">    9   </a>
</span><span><a class="LN" id="10">   10   </a>
</span><span><a class="LN" id="11">   11   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="12">   12   </a><span class="CT">-- </span>
</span><span><a class="LN" id="13">   13   </a><span class="CT">-- Module: mpc_ip_src_Subsystem_block</span>
</span><span><a class="LN" id="14">   14   </a><span class="CT">-- Source Path: test_RS_flipflop_statemachine/mpc/predict/Subsystem</span>
</span><span><a class="LN" id="15">   15   </a><span class="CT">-- Hierarchy Level: 2</span>
</span><span><a class="LN" id="16">   16   </a><span class="CT">-- </span>
</span><span><a class="LN" id="17">   17   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="18">   18   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" id="19">   19   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">ALL</span>;
</span><span><a class="LN" id="20">   20   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" id="21">   21   </a>
</span><span><a class="LN" id="22">   22   </a><span class="KW">ENTITY</span> mpc_ip_src_Subsystem_block <span class="KW">IS</span>
</span><span><a class="LN" id="23">   23   </a>  <span class="KW">PORT</span>( clk                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="24">   24   </a>        reset                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="25">   25   </a>        enb                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="26">   26   </a>        Set                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="27">   27   </a>        Reset_1                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="28">   28   </a>        Q                                 :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" id="29">   29   </a>        );
</span><span><a class="LN" id="30">   30   </a><span class="KW">END</span> mpc_ip_src_Subsystem_block;
</span><span><a class="LN" id="31">   31   </a>
</span><span><a class="LN" id="32">   32   </a>
</span><span><a class="LN" id="33">   33   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> mpc_ip_src_Subsystem_block <span class="KW">IS</span>
</span><span><a class="LN" id="34">   34   </a>
</span><span><a class="LN" id="35">   35   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" id="36">   36   </a>  <span class="KW">SIGNAL</span> Constant1_out1                   : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" id="37">   37   </a>  <span class="KW">SIGNAL</span> switch_compare_1                 : std_logic;
</span><span><a class="LN" id="38">   38   </a>  <span class="KW">SIGNAL</span> Data_Type_Conversion1_out1       : std_logic;
</span><span><a class="LN" id="39">   39   </a>  <span class="KW">SIGNAL</span> Data_Type_Conversion2_out1       : std_logic;
</span><span><a class="LN" id="40">   40   </a>  <span class="KW">SIGNAL</span> Logical_Operator_out1            : std_logic;
</span><span><a class="LN" id="41">   41   </a>  <span class="KW">SIGNAL</span> Unit_Delay_out1                  : std_logic;
</span><span><a class="LN" id="42">   42   </a>  <span class="KW">SIGNAL</span> Logical_Operator5_out1           : std_logic;
</span><span><a class="LN" id="43">   43   </a>  <span class="KW">SIGNAL</span> Logical_Operator4_out1           : std_logic;
</span><span><a class="LN" id="44">   44   </a>  <span class="KW">SIGNAL</span> Switch1_out1                     : std_logic;
</span><span><a class="LN" id="45">   45   </a>  <span class="KW">SIGNAL</span> Logical_Operator2_out1           : std_logic;
</span><span><a class="LN" id="46">   46   </a>  <span class="KW">SIGNAL</span> Logical_Operator1_out1           : std_logic;
</span><span><a class="LN" id="47">   47   </a>
</span><span><a class="LN" id="48">   48   </a><span class="KW">BEGIN</span>
</span><span><a class="LN" id="49" href="matlab:coder.internal.code2model('test_RS_flipflop_statemachine:497')" name="code2model">   49   </a>  Constant1_out1 &lt;= to_unsigned(0, 32);
</span><span><a class="LN" id="50">   50   </a>
</span><span><a class="LN" id="51">   51   </a>
</span><span><a class="LN" id="52">   52   </a>  switch_compare_1 &lt;= '1' <span class="KW">WHEN</span> Constant1_out1 &gt; to_unsigned(1, 32) <span class="KW">ELSE</span>
</span><span><a class="LN" id="53">   53   </a>      '0';
</span><span><a class="LN" id="54">   54   </a>
</span><span><a class="LN" id="55">   55   </a>
</span><span><a class="LN" id="56" href="matlab:coder.internal.code2model('test_RS_flipflop_statemachine:498')" name="code2model">   56   </a>  Data_Type_Conversion1_out1 &lt;= '1' <span class="KW">WHEN</span> Set /= '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="57" href="matlab:coder.internal.code2model('test_RS_flipflop_statemachine:498')" name="code2model">   57   </a>      '0';
</span><span><a class="LN" id="58">   58   </a>
</span><span><a class="LN" id="59">   59   </a>
</span><span><a class="LN" id="60" href="matlab:coder.internal.code2model('test_RS_flipflop_statemachine:499')" name="code2model">   60   </a>  Data_Type_Conversion2_out1 &lt;= '1' <span class="KW">WHEN</span> Reset_1 /= '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="61" href="matlab:coder.internal.code2model('test_RS_flipflop_statemachine:499')" name="code2model">   61   </a>      '0';
</span><span><a class="LN" id="62">   62   </a>
</span><span><a class="LN" id="63" href="matlab:coder.internal.code2model('test_RS_flipflop_statemachine:500')" name="code2model">   63   </a>  Logical_Operator_out1 &lt;=  <span class="KW">NOT</span> Data_Type_Conversion2_out1;
</span><span><a class="LN" id="64">   64   </a>
</span><span><a class="LN" id="65" href="matlab:coder.internal.code2model('test_RS_flipflop_statemachine:505')" name="code2model">   65   </a>  Logical_Operator5_out1 &lt;= Logical_Operator_out1 <span class="KW">AND</span> Unit_Delay_out1;
</span><span><a class="LN" id="66">   66   </a>
</span><span><a class="LN" id="67" href="matlab:coder.internal.code2model('test_RS_flipflop_statemachine:504')" name="code2model">   67   </a>  Logical_Operator4_out1 &lt;= Data_Type_Conversion1_out1 <span class="KW">OR</span> Logical_Operator5_out1;
</span><span><a class="LN" id="68">   68   </a>
</span><span><a class="LN" id="69" href="matlab:coder.internal.code2model('test_RS_flipflop_statemachine:507')" name="code2model">   69   </a>  Unit_Delay_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="70" href="matlab:coder.internal.code2model('test_RS_flipflop_statemachine:507')" name="code2model">   70   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="71" href="matlab:coder.internal.code2model('test_RS_flipflop_statemachine:507')" name="code2model">   71   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="72" href="matlab:coder.internal.code2model('test_RS_flipflop_statemachine:507')" name="code2model">   72   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="73" href="matlab:coder.internal.code2model('test_RS_flipflop_statemachine:507')" name="code2model">   73   </a>        Unit_Delay_out1 &lt;= '0';
</span><span><a class="LN" id="74" href="matlab:coder.internal.code2model('test_RS_flipflop_statemachine:507')" name="code2model">   74   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="75" href="matlab:coder.internal.code2model('test_RS_flipflop_statemachine:507')" name="code2model">   75   </a>        Unit_Delay_out1 &lt;= Switch1_out1;
</span><span><a class="LN" id="76" href="matlab:coder.internal.code2model('test_RS_flipflop_statemachine:507')" name="code2model">   76   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="77" href="matlab:coder.internal.code2model('test_RS_flipflop_statemachine:507')" name="code2model">   77   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="78" href="matlab:coder.internal.code2model('test_RS_flipflop_statemachine:507')" name="code2model">   78   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Unit_Delay_process;
</span><span><a class="LN" id="79">   79   </a>
</span><span><a class="LN" id="80">   80   </a>
</span><span><a class="LN" id="81" href="matlab:coder.internal.code2model('test_RS_flipflop_statemachine:502')" name="code2model">   81   </a>  Logical_Operator2_out1 &lt;= Data_Type_Conversion1_out1 <span class="KW">OR</span> Unit_Delay_out1;
</span><span><a class="LN" id="82">   82   </a>
</span><span><a class="LN" id="83" href="matlab:coder.internal.code2model('test_RS_flipflop_statemachine:501')" name="code2model">   83   </a>  Logical_Operator1_out1 &lt;= Logical_Operator2_out1 <span class="KW">AND</span> Logical_Operator_out1;
</span><span><a class="LN" id="84">   84   </a>
</span><span><a class="LN" id="85">   85   </a>
</span><span><a class="LN" id="86" href="matlab:coder.internal.code2model('test_RS_flipflop_statemachine:506')" name="code2model">   86   </a>  Switch1_out1 &lt;= Logical_Operator1_out1 <span class="KW">WHEN</span> switch_compare_1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="87" href="matlab:coder.internal.code2model('test_RS_flipflop_statemachine:506')" name="code2model">   87   </a>      Logical_Operator4_out1;
</span><span><a class="LN" id="88">   88   </a>
</span><span><a class="LN" id="89">   89   </a>  Q &lt;= Switch1_out1;
</span><span><a class="LN" id="90">   90   </a>
</span><span><a class="LN" id="91">   91   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" id="92">   92   </a>
</span><span><a class="LN" id="93">   93   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>
