# Reading pref.tcl
# do run.do
# INFO: Simulation library presynth already exists
# Model Technology ModelSim Microsemi Pro vmap 2021.3 Lib Mapping Utility 2021.07 Jul 14 2021
# vmap presynth presynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi Pro vmap 2021.3 Lib Mapping Utility 2021.07 Jul 14 2021
# vmap PolarFire C:/Microsemi/Libero_SoC_v2022.1/Designer/lib/modelsimpro/precompiled/vlog/PolarFire 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 21:31:26 on Feb 08,2023
# vlog -reportprogress 300 -sv -work presynth C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_NstagesSync.v 
# -- Compiling module COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync
# 
# Top level modules:
# 	COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync
# End time: 21:31:26 on Feb 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 21:31:26 on Feb 08,2023
# vlog -reportprogress 300 -sv -work presynth C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_grayToBinConv.v 
# -- Compiling module COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv
# 
# Top level modules:
# 	COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv
# End time: 21:31:27 on Feb 08,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 21:31:27 on Feb 08,2023
# vlog -reportprogress 300 -sv -work presynth C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_async.v 
# -- Compiling module COREFIFO_C0_COREFIFO_C0_0_corefifo_async
# 
# Top level modules:
# 	COREFIFO_C0_COREFIFO_C0_0_corefifo_async
# End time: 21:31:27 on Feb 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 21:31:27 on Feb 08,2023
# vlog -reportprogress 300 -sv -work presynth C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_sync.v 
# -- Compiling module COREFIFO_C0_COREFIFO_C0_0_corefifo_sync
# 
# Top level modules:
# 	COREFIFO_C0_COREFIFO_C0_0_corefifo_sync
# End time: 21:31:27 on Feb 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 21:31:27 on Feb 08,2023
# vlog -reportprogress 300 -sv -work presynth C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_fwft.v 
# -- Compiling module COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft
# 
# Top level modules:
# 	COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft
# End time: 21:31:27 on Feb 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 21:31:27 on Feb 08,2023
# vlog -reportprogress 300 -sv -work presynth C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_sync_scntr.v 
# -- Compiling module COREFIFO_C0_COREFIFO_C0_0_corefifo_sync_scntr
# 
# Top level modules:
# 	COREFIFO_C0_COREFIFO_C0_0_corefifo_sync_scntr
# End time: 21:31:27 on Feb 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 21:31:27 on Feb 08,2023
# vlog -reportprogress 300 -sv -work presynth C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top.v 
# -- Compiling module COREFIFO_C0_COREFIFO_C0_0_LSRAM_top
# 
# Top level modules:
# 	COREFIFO_C0_COREFIFO_C0_0_LSRAM_top
# End time: 21:31:27 on Feb 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 21:31:27 on Feb 08,2023
# vlog -reportprogress 300 -sv -work presynth C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v 
# -- Compiling module COREFIFO_C0_COREFIFO_C0_0_ram_wrapper
# 
# Top level modules:
# 	COREFIFO_C0_COREFIFO_C0_0_ram_wrapper
# End time: 21:31:27 on Feb 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 21:31:27 on Feb 08,2023
# vlog -reportprogress 300 -sv -work presynth C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO.v 
# -- Compiling module COREFIFO_C0_COREFIFO_C0_0_COREFIFO
# 
# Top level modules:
# 	COREFIFO_C0_COREFIFO_C0_0_COREFIFO
# End time: 21:31:27 on Feb 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 21:31:27 on Feb 08,2023
# vlog -reportprogress 300 -sv -work presynth C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0.v 
# -- Compiling module COREFIFO_C0
# 
# Top level modules:
# 	COREFIFO_C0
# End time: 21:31:27 on Feb 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 21:31:27 on Feb 08,2023
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/hdl/UART_RX_Protocol.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UART_RX_Protocol
# -- Compiling architecture rtl of UART_RX_Protocol
# End time: 21:31:27 on Feb 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 21:31:27 on Feb 08,2023
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/hdl/UART_TX_Protocol.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UART_TX_Protocol
# -- Compiling architecture rtl of UART_TX_Protocol
# End time: 21:31:28 on Feb 08,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 21:31:28 on Feb 08,2023
# vlog -reportprogress 300 -sv -work presynth C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/UART_Protocol/UART_Protocol.v 
# -- Compiling module UART_Protocol
# 
# Top level modules:
# 	UART_Protocol
# End time: 21:31:28 on Feb 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 21:31:28 on Feb 08,2023
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/stimulus/tb_UART_Protocol.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_UART_Protocol
# -- Compiling architecture behavioral of tb_UART_Protocol
# End time: 21:31:28 on Feb 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L PolarFire -L presynth -t 1ps -pli "C:/Microsemi/Libero_SoC_v2022.1/Designer/lib/modelsimpro/pli/pf_crypto_win_me_pli.dll" presynth.tb_UART_Protocol -gSIM_PA5M300T=0 
# Start time: 21:31:28 on Feb 08,2023
# //  ModelSim Microsemi Pro 2021.3 Jul 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim Microsemi Pro and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading presynth.tb_uart_protocol(behavioral)
# Loading sv_std.std
# Loading presynth.UART_Protocol
# Loading presynth.COREFIFO_C0
# Loading presynth.COREFIFO_C0_COREFIFO_C0_0_COREFIFO
# Loading PolarFire.INV
# Loading presynth.COREFIFO_C0_COREFIFO_C0_0_corefifo_sync_scntr
# Loading presynth.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft
# Loading presynth.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper
# Loading presynth.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top
# Loading PolarFire.RAM1K20
# Loading PolarFire.RAM1K20_IP
# Loading PolarFire.RAM_DLY
# Loading PolarFire.ECC_PIPELINE
# Loading PolarFire.GND
# Loading PolarFire.VCC
# Loading PolarFire.SLE_Prim
# Loading ieee.numeric_std(body)
# Loading presynth.uart_rx_protocol(rtl)
# Loading presynth.uart_tx_protocol(rtl)
# Loading PolarFire.UDP_MUX2
# Loading PolarFire.UDP_DFF
# Loading PolarFire.UDP_DL
# Loading C:/Microsemi/Libero_SoC_v2022.1/Designer/lib/modelsimpro/pli/pf_crypto_win_me_pli.dll
# ** Warning: (vsim-3040) Command line generic/parameter "SIM_PA5M300T" not found in design.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Tomáš  Hostname: DESKTOP-TDPVUTD  ProcessID: 61208
#           Attempting to use alternate WLF file "./wlftnnwc4m".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftnnwc4m
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /tb_uart_protocol/UART_Protocol_0/UART_RX_Protocol_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /tb_uart_protocol/UART_Protocol_0/UART_RX_Protocol_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /tb_uart_protocol/UART_Protocol_0/UART_RX_Protocol_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /tb_uart_protocol/UART_Protocol_0/UART_RX_Protocol_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 230 ns  Iteration: 1  Instance: /tb_uart_protocol/UART_Protocol_0/UART_RX_Protocol_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 230 ns  Iteration: 1  Instance: /tb_uart_protocol/UART_Protocol_0/UART_RX_Protocol_0
run -all
# Break key hit
# Break in Module RAM1K20_IP at $MODEL_TECH/../../Designer/lib/modelsim/precompiled/vlog/src/polarfire.v line 8874
# Error opening C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/designer/lib/modelsim/precompiled/vlog/src/polarfire.v
# Path name 'C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/designer/lib/modelsim/precompiled/vlog/src/polarfire.v' doesn't exist.
# End time: 07:56:55 on Feb 09,2023, Elapsed time: 10:25:27
# Errors: 0, Warnings: 9
