Reading pref.tcl

# 2020.1

# vsim -c tb_core -do "run -all; quit -f" 
# Start time: 01:08:08 on Jan 19,2024
# Loading sv_std.std
# Loading work.tb_core
# Loading work.rv6_core
# Loading work.pc
# Loading work.bpu
# Loading work.imem
# Loading work.pd
# Loading work.regfile
# Loading work.br_alu
# Loading work.alu
# Loading work.dmem
# Loading work.csr
# Loading work.cmem
# Loading work.dba
# Loading work.cu
# Loading work.mem
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fgets'.
#    Time: 0 ps  Iteration: 0  Region: /tb_core/RiscvTestEnv::run File: /home/kiclu/projects/rv6/test/tb_core.sv Line: 382
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'u_cmem'.  Expected 21, found 20.
#    Time: 0 ps  Iteration: 0  Instance: /tb_core/dut/u_cmem File: /home/kiclu/projects/rv6/hdl/core/core.v Line: 492
# ** Warning: (vsim-3722) /home/kiclu/projects/rv6/hdl/core/core.v(492): [TFMPC] - Missing connection for port 'stall_cmem'.
# run -all
# Running riscv-tests...
# rv64ui-p-ma_data         : failed
# riscv-tests finished:           0 passed,           1 failed!
# ** Note: $stop    : /home/kiclu/projects/rv6/test/tb_core.sv(428)
#    Time: 23190 ns  Iteration: 1  Instance: /tb_core
# Break in Module tb_core at /home/kiclu/projects/rv6/test/tb_core.sv line 428
# Stopped at /home/kiclu/projects/rv6/test/tb_core.sv line 428
#  quit -f
# End time: 01:08:08 on Jan 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
