[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': "Give me information about the component of P2020NXN2MHC production of NXP SEMICONDUCTORS from the text:NXP Semiconductors\nData Sheet: Technical Data\n© 2011-2016 NXP B.V.NXP reserves the right to change the deta il specifications as may be required to permit improvements in the design of \nits products.The following list provides an overview of the P2020 feature \nset:\n• Dual high-performance Power Architecture® e500 cores. \n• 36-bit physical addressing \n– Double-precision floating-point support – 32-Kbyte L1 instruction cache and 32-Kbyte L1 data \ncache for each core \n– 800-MHz to 1.33-GHz clock frequency \n• 512 Kbyte L2 cache with E CC. Also configurable as \nSRAM and stashing memory. \n• Three 10/100/1000 Mbps enhanced three-speed Ethernet \ncontrollers (eTSECs) – TCP/IP acceleration, qual ity of service, and \nclassification capabilities \n– IEEE Std 1588™ support – Lossless flow control – R/G/MII, R/TBI, SGMII \n• High-speed interfaces supporting various multiplexing \noptions: – Four SerDes to 3.125 GHz multiplexed across \ncontrollers \n– Three PCI Express interfaces – Two Serial RapidIO interfaces – Two SGMII interfaces \n• High-Speed USB controller (USB 2.0) \n– Host and device support – Enhanced host controller interface (EHCI) – ULPI interface to PHY \n• Enhanced secure digital host controller (SD/MMC) \nEnhanced Serial peri pheral interface (eSPI) \n• Integrated security engine \n– Protocol support includes SNOW, ARC4, 3DES, AES, \nRSA/ECC, RNG, single -pass SSL/TLS, Kasumi \n– XOR acceleration \n• 64-bit DDR2/DDR3 SDRAM memory controller with \nECC support • Programmable interrupt controller (PIC) compliant with \nOpenPIC standard \n• Two four-channel DMA controllers •T w o  I\n2C controllers, DUART, timers \n• Enhanced local bus controller (eLBC) • 16 general-purpose I/O signals • Operating junction temperature•3 1 ×31 mm 689-pin WB-TePBGA II (wire bond \ntemperature-enhanced plastic BGA)P2020 QorIQ Integrated \nProcessor Hardware \nSpecificationsDocument Number: P2020EC\nRev. 3, 03/2016\nP2020\nWB-TePBGA–689\n31 mm ×31 mm\nP2020 QorIQ Integrated Processor Hardware Specifications, Rev. 3\nNXP Semiconductors 2Table of Contents\n1 Pinout Assignments and Reset States . . . . . . . . . . . . . . . . . . .4\n1.1 Ball Layout Diagrams  . . . . . . . . . . . . . . . . . . . . . . . . . . .41.2 Pinout List by Bus . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .9\n2 Electrical Characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . .29\n2.1 Overall DC Electrical Characteri stics  . . . . . . . . . . . . . .29\n2.2 Power Sequencing  . . . . . . . . . . . . . . . . . . . . . . . . . . . .33\n2.3 Power Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . .34\n2.4 Input Clocks  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .352.5 RESET Initialization  . . . . . . . . . . . . . . . . . . . . . . . . . . .39\n2.6 Power-on Ramp Rate . . . . . . . . . . . . . . . . . . . . . . . . . .40\n2.7 DDR2 and DDR3 SDRAM  . . . . . . . . . . . . . . . . . . . . . .402.8 eSPI  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .46\n2.9 DUART . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .48\n2.10 Ethernet: Enhanced Three-Speed Ethernet (eTSEC),\nMII Management . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .49\n2.11 USB. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .68\n2.12 Enhanced Local Bus . . . . . . . . . . . . . . . . . . . . . . . . . . .702.13 Enhanced Secure Digital Host Controller (eSDHC)  . . 77\n2.14 Programmable Interrupt Controller  . . . . . . . . . . . . . . . 792.15 JTAG . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80\n2.16 I\n2C . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 82\n2.17 GPIO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 852.18 High-Speed Serial Interfaces (HSSI). . . . . . . . . . . . . . 86\n2.19 PCI Express. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 93\n2.20 Serial RapidIO (SRIO). . . . . . . . . . . . . . . . . . . . . . . . . 97\n3 Thermal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 101\n3.1 Thermal Characteristics. . . . . . . . . . . . . . . . . . . . . . . 101\n3.2 Temperature Diode  . . . . . . . . . . . . . . . . . . . . . . . . . . 102\n4 Package Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 102\n4.1 Package Parameters for the P2020 WB-TePBGA . . . 102\n4.2 Ordering Information . . . . . . . . . . . . . . . . . . . . . . . . . 104\n5 Product Documentation. . . . . . . . . . . . . . . . . . . . . . . . . . . . 104\n6 Revision History  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 105\nP2020 QorIQ Integrated  Processor Hardware Specifications, Rev. 3\nNXP Semiconductors 3Figure 1  shows the major functional units within the device.\nFigure 1. P2020 Block DiagramP2020 e500 Core\n32-Kbyte\nD-Cache32-Kbyte\nI-Cache512-Kbyte\nL2\nCache\nEnhanced64-/32-Bit\nDDR2/DDR3\nSDRAM Local Bus\nControllerOpenPIC\nGigabit\nEthernetDMA Performance\nMonitor\nDUART\n2x I2C\nPEXCoherency\nModulee500e500 Core\n32-Kbyte\nD-Cache32-Kbyte\nI-Cache\nDMASD/MMC\nSerDesPower\nManagement\nUSB\nHost/Device\nULPISRIO/\nPEXRIO Msg Unit/PEXSRIO/\neSPI\nSGMII\nSGMIISecurity\nAcceleration\nwith XOR\nAcceleration\nP2020 QorIQ Integrated Processor Hardware Specifications, Rev. 3Pinout Assignments and Reset States\nNXP Semiconductors 41 Pinout Assignments and Reset States\n1.1 Ball Layout Diagrams\nFigure 2  shows the top view of the P2020 689-pin BGA ball map diagram.\nFigure 2. P2020 Top View BallmapW\nY\nAAAB\nAC\nAD\nAE\nAF\nAG\nAHA\nB\nCD\nE\nF\nG\nH\nJ\nK\nL\nM\nN\nP\nR\nT\nU\nVMDQ\n[43]MDQS\n[7]MDQ\n[63]\nMDQS\n[5]MDQ\n[42]GNDMDQ\n[57]MDQ\n[62]MDQ\n[58]\nMDQ\n[50]LA\n[22]\nMDQ\n[34]LAD\n[9]\nNC\n[1]\nMODT\n[2]\nMA\n[10]MDQ\n[44]\nMDQ\n[39]\nMODT\n[0]\nMCS\n[2]GND BVDD\nGVDDMCK\n[2]\nGVDD\nGVDDMODT\n[3]\nGND\nMBA\n[0]\nMA\n[0]GVDDGVDDVDD\nMA\n[2]MA\n[1]\nGVDDMA\n[7]\nMA\n[11]GVDDMA\n[9]\nMA\n[14]MA\n[12]\nMCK\n[0]GVDD\nMECC\n[7]GNDMCKE\n[3]\nNC\n[9]MECC\n[2]MDQ\n[27]\nMDQ\n[26]MECC\n[6]\nMDQS\n[8]GVDDMDM\n[8]\nMDQS\n[8]MDQS\n[3]\nMECC\n[1]MDM\n[3]MCK\n[4]\nGND\nNC\n[5]MDQ\n[29]MDQ\n[14]\nMDQ\n[22]NC\n[6]\nMDM\n[0]MDQ\n[2]MDQ\n[23]MDQS\n[3]\nMDQ\n[19]MECC\n[5]MECC\n[0]\nMDQ\n[18]MBA\n[2]\nMCKE\n[1]MA\n[8]\nMCKE\n[2]MCK\n[3]MDM\n[7]\nLGPL\n[3]MDQ\n[41]MDQ\n[61]\nMDM\n[5]MDQS\n[5]MDQ\n[60]\nLAD\n[13]MDQ\n[56]\nLWE\n[1]LAD\n[15]\nLAD\n[11]LCLK\n[1]\nLCLK\n[0]\nMCK\n[0]MDQS\n[7]\nLGPL\n[0]MDQ\n[46]\nMDQ\n[25]MCKE\n[0]MCK\n[3]MA\n[6]MCS\n[3]\nMA\n[13]MDQ\n[53]\nMDQ\n[5]MDQ\n[1]MDQS\n[1]MDQS\n[1]\nMDQ\n[6]MDQ\n[10]MDQ\n[28]MCK\n[1]\nMDQS\n[2]MDQ\n[15]MCK\n[1]MCASGVDD\nGVDD\nGNDMRAS\nDDRCLKMVREF\nMDQS\n[0]MDQ\n[7]MDQ\n[4]MDQ\n[0]MDQS\n[0]W\nYAAABACADAEAFAG\nAHA\nBCDEFGH\nJ\nKLMNPRTUV\nAJ AJGNDMDQ\n[47]MDQ\n[59]LSYNC_\nINLCS\n[1]LSYNC_\nOUTLAD\n[14]LCS\n[7]LAD\n[5]\nVDDVDDVDDVDDVDDVDDVDDGVDDGVDDLGPL\n[4]GND\nMDQ\n[40]MDQ\n[52]MDQ\n[48]GND GVDDMDIC\n[0]GND BVDDLGPL\n[1]\nMDQ\n[45]MCK\n[2]MDQS\n[6]MDQ\n[55]GVDD\nLCS\n[6]MDQS\n[6]LCS\n[5]\nGNDMDQ\n[35]MDQ\n[49]MDQ\n[54]MDQ\n[51]LA\n[20]NC\n[8]NC\n[7]Temp_\nCathode\nMDQ\n[38]MDQS\n[4]MDQS\n[4]MCK\n[5]MCK\n[5]GNDMDM\n[6]MDIC\n[1]LCS\n[4]LWE\n[0]NC AVDD_\nLBIUAVDD_\nCORE\n[0]\nGND GVDDMDM\n[4]MDQ\n[33]MDQ\n[32]GND\nGVDDGNDMDQ\n[37]MDQ\n[36]MODT\n[1]\nVDDVDDVDD\nVDDGND GND GND GND GND GND GND GND GND VDD\nVDDGND GND GND GND GND GND GND GND GND VDD\nVDDGND GND GND GND GND GND GND GND GND VDD\nVDDGND GND GND GND GND GND GND GND GND VDD\nVDDGND GND GND GND GND GND GND GND GND VDD\nVDDGND GND GND GND GND GND GND GND GND VDD\nVDDGND GND GND GND GND GND GND GND GND VDD\nVDDGND GND GND GND GND GND GND GND GND VDD\nVDDGND GND GND GND GND GND GND GND GND VDD\nVDDVDDGND GND VDDVDDVDDNC\n[4]NC\n[3]NC\n[2]AVDD_\nDDRMCS\n[0]MCS\n[1]\nMWE GVDDGND GVDD\nGND GVDDMBA\n[1]\nGND GNDMA\n[3]GND\nMA\n[4]GND GVDDMAPAR_\nERRGVDD\nMA\n[5]GND\nGNDMAPAR_\nOUT\nGND\nMA\n[15]\nMECC\n[3]GVDD\nGND GVDDGND\nGND\nGVDDGVDDGNDMDQ\n[31]GND\nGVDDGVDDGND\nMECC\n[4]MDQ\n[30]\nGNDMCK\n[4]\nMDQ\n[24]GVDDGND GVDDGND XVDDAVDD_\nSRDSAGND_ SD_TX\n[0]XGND\nGVDDMDQ\n[9]MDM\n[1]GND XVDDXGNDSD_PLL\n_TPD\nGVDDMDQ\n[8]MDQ\n[13]XGND XGND XVDDSD_REF\n_CLK\nSD_REF\n_CLKMDQS\n[2]GNDMDQ\n[11]GND GVDDGND GVDDMDQ\n[12]XGNDSD_\nIMP_CAL\n_RXSGND SGND SGND\nMDM\n[2]MDQ\n[17]MDQ\n[16]MDQ\n[20]GND SGNDSD_RX\n[0]SVDDSGND\nGND GVDDMDQ\n[3]MDQ\n[21]GND SVDDSGND SVDDLAD\n[2]LGPL\n[2]LA\n[21]LA\n[17]LA\n[28]GPIO\n[9]GPIO\n[10]USB_D\n[1]USB_D\n[2]USB_\nDIRGND\nLAD\n[10]LAD\n[6]LAD\n[0]LDP\n[1]LAD\n[3]LA\n[16]LA\n[26]LA\n[29]BVDDUSB_D\n[4]USB_\nNXTGNDUSB_D\n[5]USB_\nSTP\nBVDD LALE GNDLGPL\n[5]LAD\n[7]LA\n[18]BVDDLA\n[30]GNDUSB_D\n[6]USB_D\n[0]CVDDUSB_D\n[7]USB_\nPWR-\nFAULT\nBVDDGNDGNDLAD\n[12]BVDDLAD\n[4]LCS\n[0]LCS\n[3]GNDLA\n[31]GPIO\n[11]GNDUSB_D\n[3]USB_\nCLKSPI_\nCS0SPI_\nCLK\nTemp_\nAnodeLBCTLLDP\n[0]LCS\n[2]LAD\n[1]LA\n[25]LA\n[23]GPIO\n[13]GPIO\n[15]CVDDGND CVDDSPI_\nCS1SPI_\nCS3\nAVDD_\nCORE\n[1]GNDLA\n[24]LAD\n[8]LA\n[19]GPIO\n[8]GPIO\n[12]GPIO\n[14]SPI_\nMOSISDHC_\nCMDSDHC_\nDAT\n[1]SPI_\nMISOSPI_\nCS2\nUART_\nSIN\n[1]SDHC_\nDAT\n[2]SDHC_\nDAT\n[3]IIC1_\nSCLSDHC_\nDAT\n[0]SDHC_\nCLKLA\n[27]\nUART_\nCTS\n[1]IIC2_\nSCLIIC2_\nSDAGNDIIC1_\nSDAUART_\nSIN\n[0]\nGNDUART_\nRTS\n[1]UART_\nSOUT\n[1]UART_\nSOUT\n[0]UDE0UART_\nCTS\n[0]UART_\nRTS\n[0]\nOVDD RTC GNDIRQ\n[1]IRQ\n[6]UDE1IRQ\n[2]\nIRQ\n[0]\nSD_PLL\n_TPAXVDDXGNDEC_\nMDCTSEC1\n_RXD\n[1]TSEC1\n_TXD\n[6]TSEC1\n_TXD\n[5]TSEC1\n_TXD\n[0]TSEC2\n_CRSTSEC2\n_RXD\n[4]TSEC2\n_RXD\n[7]TSEC2\n_RXD\n[2]TSEC2\n_RX_DV\nXGND XVDDTSEC_\n1588_ALARM\n_OUT1TSEC1\n_TXD\n[4]TSEC1\n_RXD\n[2]LVDDTSEC1\n_RXD\n[4]TSEC1\n_TXD\n[1]TSEC2\n_TXD\n[7]TSEC2\n_COLTSEC2\n_RX_ERTSEC2\n_TX_ER\nXVDDXGNDSD_\nIMP_CAL\n_TXGND LVDDTSEC1\n_TXD\n[7]TSEC1\n_TX_EREC_\nGTX_CLK-\n125LVDDTSEC2\n_TXD\n[6]TSEC2\n_TXD\n[1]TSEC2\n_RXD\n[0]TSEC2\n_RXD\n[1]GND LVDD\nSVDDSGND SGND SGNDTSEC_\n1588_TRIG\n_IN[2]TSEC_\n1588_CLK\n_INTSEC_\n1588_CLK\n_OUTTSEC1\n_RXD\n[7]GND GNDTSEC1\n_GTX\n_CLKTSEC1\n_RX\n_CLKTSEC2\n_GTX\n_CLKTSEC2\n_TXD\n[3]\nSVDDSGNDTSEC_\n1588_TRIG\n_IN[1]TSEC_\n1588_PULSE\n_OUT1TSEC1\n_RXD\n[0]TSEC1\n_TXD\n[2]TSEC1\n_RX_ERTSEC1\n_RXD\n[6]TSEC1\n_TX_ENLVDDLVDDTSEC1\n_COL\nSGNDTSEC_\n1588_ALARM\n_OUT1EC_\nMDIOTSEC_\n1588_PULSE\n_OUT1TSEC1\n_RXD\n[5]TSEC1\n_TX\n_CLKTSEC1\n_TXD\n[3]TSEC1\n_RX_DVTSEC1\n_RXD\n[3]GNDTSEC1\n_CRSGNDGNDLVDD\nTSEC2\n_TX\n_CLKTSEC2\n_TXD\n[2]TSEC2\n_TX_EN\nLVDDTSEC2\n_RXD\n[5]LVDDGNDTSEC2\n_RX\n_CLKTSEC2\n_TXD\n[5]TSEC2\n_TXD\n[4]TSEC2\n_RXD\n[6]TSEC2\n_RXD\n[3]TRIG\n_INTEST\n_SELTSEC2\n_TXD\n[0]GND OVDDDMA1\n_DREQ\n[0]DMA2\n_DDONE\n[0]SRESET HRESETSCAN_\nMODEDMA2\n_DREQ\n[0]SYSCLKAVDD_\nPLATTRST GND TDO TCKHRESET\n_REQASLEEP TMS OVDDTRIG\n_OUTGPIO\n[4]CLK_\nOUTTDIDMA1\n_DDONE\n[0]GNDDMA1\n_DACK\n[0]DMA2\n_DACK\n[0]GPIO\n[5]GPIO\n[7]GPIO\n[1]MSRCID\n[1]GPIO\n[0]GPIO\n[6]GND OVDDMSRCID\n[3]MSRCID\n[2]MSRCID\n[0]GPIO\n[2]GPIO\n[3]IRQ\n[3]MSRCID\n[4]OVDDIRQ_\nOUTMDVAL MCP1VSS\nGNDBVDD\n_VSEL\n[1]BVDD\n_VSEL\n[0]LVDD\n_VSELOVDDIRQ\n[4]CVDD\n_VSEL\n[1]CVDD\n_VSEL\n[0]IRQ\n[5]\nSVDDCKSTP\nOUT0\nCKSTP\nOUT1\nCKSTP\nIN0\nCKSTP\nIN1READY\n_P1\nMCP01 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 18 19 20 21 22 23 24 25 26 27 28\n1 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 18 19 20 21 22 23 24 25 26 27 28 2929\nSEE DETAIL A SEE DETAIL B\nSEE DETAIL D SEE DETAIL C[12]\nNC\n[13]\nSRDS\nSD_RX\n[0]SD_RX\n[1]\nSD_RX\n[1]SD_RX\n[2]\nSD_RX\n[2]SD_RX\n[3]\nSD_RX\n[3]SD_TX\n[0]SD_TX\n[1]\nSD_TX\n[1]SD_TX\n[2]\nSD_TX\n[2]SD_TX\n[3]\nSD_TX\n[3]\nPinout Assignments and Reset States\nP2020 QorIQ Integrated  Processor Hardware Specifications, Rev. 3\nNXP Semiconductors 5Figure 3. P2020 Ball Map—Detail A1 14 13 12 11 10 9 8 7 6 5 4 3 2\nA\nB\nCD\nE\nF\nG\nH\nJ\nK\nL\nM\nN\nP\nDETAIL A15\nRMDQ\n[43]MDQS\n[7]MDQ\n[63]\nMDQS\n[5]MDQ\n[42]GNDMDQ\n[57]MDQ\n[62]MDQ\n[58]\nMDQ\n[50]LA\n[22]\nMDQ\n[34]LAD\n[9]\nNC\n[1]\nMODT\n[2]\nMA\n[10]MDQ\n[44]\nMDQ\n[39]\nMODT\n[0]\nMCS\n[2]GND BVDD\nGVDDMCK\n[2]\nGVDD\nGVDDMODT\n[3]\nGND\nMBA\n[0]\nMA\n[0]GVDDGVDDVDD\nMA\n[2]MA\n[1]\nGVDDMA\n[7]\nMA\n[11]GVDDMA\n[9]MA\n[8]MDM\n[7]\nLGPL\n[3]MDQ\n[41]MDQ\n[61]\nMDM\n[5]MDQS\n[5]MDQ\n[60]\nLAD\n[13]MDQ\n[56]\nLWE\n[1]LAD\n[15]\nLAD\n[11]LCLK\n[1]\nLCLK\n[0]MDQS\n[7]\nLGPL\n[0]MDQ\n[46]\nMA\n[6]MCS\n[3]\nMA\n[13]MDQ\n[53]\nMCASGVDD\nMRAS\nMVREFGNDMDQ\n[47]MDQ\n[59]LSYNC_\nINLCS\n[1]LSYNC_\nOUT\nVDDVDDVDDVDDVDDGVDD GVDDLGPL\n[4]GND\nMDQ\n[40]MDQ\n[52]MDQ\n[48]GND GVDDMDIC\n[0]GND BVDDLGPL\n[1]\nMDQ\n[45]MCK\n[2]MDQS\n[6]MDQ\n[55]GVDD\nLCS\n[6]MDQS\n[6]LCS\n[5]\nGNDMDQ\n[35]MDQ\n[49]MDQ\n[54]MDQ\n[51]LA\n[20]NC\n[8]NC\n[7]Temp_\nCathode\nMDQ\n[38]MDQS\n[4]MDQS\n[4]MCK\n[5]MCK\n[5]GNDMDM\n[6]MDIC\n[1]LCS\n[4]LWE\n[0]NC AVDD_\nLBIUAVDD_\nCORE\n[0]\nGND GVDDMDM\n[4]MDQ\n[33]MDQ\n[32]GND\nGVDDGNDMDQ\n[37]MDQ\n[36]MODT\n[1]\nVDDGND GND GND GND GND\nVDDGND GND GND GND GND\nVDDGND GND GND GND GND\nVDDGND GND GND GND GND\nVDDGND GND GND GND GNDMCS\n[0]MCS\n[1]\nMWE GVDDGND GVDD\nGND GVDDMBA\n[1]\nGND GNDMA\n[3]GND\nMA\n[4]GND GVDDMAPAR_\nERRGVDD\nMA\n[5]GND\nGNDMAPAR_\nOUT[12]\nNC\n[13]\nP2020 QorIQ Integrated Processor Hardware Specifications, Rev. 3Pinout Assignments and Reset States\nNXP Semiconductors 6Figure 4. P2020 Ball Map—Detail BLAD\n[14]LCS\n[7]LAD\n[5]\nVDDVDDVDDVDDVDD\nGND GND GND GND VDD\nGND GND GND GND VDD\nGND GND GND GND VDD\nGND GND GND GND VDD\nGND GND GND GND VDDLAD\n[2]LGPL\n[2]LA\n[21]LA\n[17]LA\n[28]GPIO\n[9]GPIO\n[10]USB_D\n[1]USB_D\n[2]USB_\nDIRGND\nLAD\n[10]LAD\n[6]LAD\n[0]LDP\n[1]LAD\n[3]LA\n[16]LA\n[26]LA\n[29]BVDDUSB_D\n[4]USB_\nNXTGNDUSB_D\n[5]USB_\nSTP\nBVDD LALE GNDLGPL\n[5]LAD\n[7]LA\n[18]BVDDLA\n[30]GNDUSB_D\n[6]USB_D\n[0]CVDDUSB_D\n[7]USB_\nPWR-\nFAULT\nBVDDGNDGNDLAD\n[12]BVDDLAD\n[4]LCS\n[0]LCS\n[3]GNDLA\n[31]GPIO\n[11]GNDUSB_D\n[3]USB_\nCLKSPI_\nCS0SPI_\nCLK\nTemp_\nAnodeLBCTLLDP\n[0]LCS\n[2]LAD\n[1]LA\n[25]LA\n[23]GPIO\n[13]GPIO\n[15]CVDDGND CVDDSPI_\nCS1SPI_\nCS3\nAVDD_\nCORE\n[1]GNDLA\n[24]LAD\n[8]LA\n[19]GPIO\n[8]GPIO\n[12]GPIO\n[14]SPI_\nMOSISDHC_\nCMDSDHC_\nDAT\n[1]SPI_\nMISOSPI_\nCS2\nUART_\nSIN\n[1]SDHC_\nDAT\n[2]SDHC_\nDAT\n[3]IIC1_\nSCLSDHC_\nDAT\n[0]SDHC_\nCLKLA\n[27]\nUART_\nCTS\n[1]IIC2_\nSCLIIC2_\nSDAGNDIIC1_\nSDAUART_\nSIN\n[0]\nGNDUART_\nRTS\n[1]UART_\nSOUT\n[1]UART_\nSOUT\n[0]UDE0UART_\nCTS\n[0]UART_\nRTS\n[0]\nOVDD RTC GNDIRQ\n[1]IRQ\n[6]UDE1IRQ\n[2]\nIRQ\n[0]\nGPIO\n[5]GPIO\n[7]GPIO\n[1]MSRCID\n[1]GPIO\n[0]GPIO\n[6]GND OVDDMSRCID\n[3]MSRCID\n[2]MSRCID\n[0]GPIO\n[2]GPIO\n[3]IRQ\n[3]MSRCID\n[4]OVDDIRQ_\nOUTMDVAL MCP1VSS\nGNDBVDD\n_VSEL\n[1]BVDD\n_VSEL\n[0]LVDD\n_VSELOVDDIRQ\n[4]CVDD\n_VSEL\n[1]CVDD\n_VSEL\n[0]IRQ\n[5]29 16 17 18 19 20 21 22 23 24 25 26 27 28\nA\nBC\nD\nEFG\nH\nJKL\nM\nN\nP\nDETAIL BR\nPinout Assignments and Reset States\nP2020 QorIQ Integrated  Processor Hardware Specifications, Rev. 3\nNXP Semiconductors 7Figure 5. P2020 Ball Map—Detail CMA\n[14]MA\n[12]\nMCK\n[0]GVDD\nMECC\n[7]GNDMCKE\n[3]\nNC\n[9]MECC\n[2]MDQ\n[27]\nMDQ\n[26]MECC\n[6]\nMDQS\n[8]GVDDMDM\n[8]\nMDQS\n[8]MDQS\n[3]\nMECC\n[1]MDM\n[3]MCK\n[4]\nGND\nNC\n[5]MDQ\n[29]MDQ\n[14]\nMDQ\n[22]NC\n[6]\nMDM\n[0]MDQ\n[2]MDQ\n[23]MDQS\n[3]\nMDQ\n[19]MECC\n[5]MECC\n[0]\nMDQ\n[18]MBA\n[2]\nMCKE\n[1]MCKE\n[2]MCK\n[3]\nMCK\n[0]\nMDQ\n[25]MCKE\n[0]MCK\n[3]\nMDQ\n[5]MDQ\n[1]MDQS\n[1]MDQS\n[1]\nMDQ\n[6]MDQ\n[10]MDQ\n[28]MCK\n[1]\nMDQS\n[2]MDQ\n[15]MCK\n[1]GVDD\nGND DDRCLK\nMDQS\n[0]MDQ\n[7]MDQ\n[4]MDQ\n[0]MDQS\n[0]VDDG N DG N DG N DG N DG N D\nVDDG N DG N DG N DG N DG N D\nVDDG N DG N DG N DG N DG N D\nVDDG N DG N DG N DG N DG N D\nVDDVDDGNDNC\n[3]NC\n[2]AVDD_\nDDRGND\nMA\n[15]\nMECC\n[3]GVDD\nGND GVDDGND\nGND\nGVDDGVDDGNDMDQ\n[31]GND\nGVDDGVDDGND\nMECC\n[4]MDQ\n[30]\nGNDMCK\n[4]\nMDQ\n[24]GVDDGND GVDDGND XVDDAVDD_\nSRDSAGND_ SD_TX\n[0]XGND\nGVDDMDQ\n[9]MDM\n[1]GND XVDDXGNDSD_PLL\n_TPD\nGVDDMDQ\n[8]MDQ\n[13]XGND XGND XVDDSD_REF\n_CLK\nSD_REF\n_CLKMDQS\n[2]GNDMDQ\n[11]GND GVDDGND GVDDMDQ\n[12]XGNDSD_\nIMP_CAL\n_RXSGND SGND SGND\nMDM\n[2]MDQ\n[17]MDQ\n[16]MDQ\n[20]GND SGNDSD_RX\n[0]SVDDSGND\nGND GVDDMDQ\n[3]MDQ\n[21]GND SGND SVDDSVDDSRDS\nSD_RX\n[0]SD_RX\n[1]\nSD_RX\n[1]SD_TX\n[0]SD_TX\n[1]\nSD_TX\n[1]\n1 14 13 12 11 10 9 8 7 6 5 4 3 2AJAHAGAFAEADACABAAYWVUTDETAIL C\n15\nP2020 QorIQ Integrated Processor Hardware Specifications, Rev. 3Pinout Assignments and Reset States\nNXP Semiconductors 8Figure 6. P2020 Ball Map—Detail D29 16 17 18 19 20 21 22 23 24 25 26 27 28AJAHAGAFAEADACABAAYWVUTDETAIL D\nVSSVSSVSSVSSVDD\nVSSVSSVSSVSSVDD\nVSSVSSVSSVSSVDD\nVSSVSSVSSVSSVDD\nVSSVDDVDDVDDNC\n[4]\nSD_\nTXF_N\n[3]\nSD_\nTXE_N\n[2]\nSVDDSD_PLL\n_TPAXVDDSD_\nTXA_P\n[3]XVSSEC_\nMDCTSEC1\n_RXD\n[1]TSEC1\n_TXD\n[6]TSEC1\n_TXD\n[5]TSEC1\n_TXD\n[0]TSEC2\n_CRSTSEC2\n_RXD\n[4]TSEC2\n_RXD\n[7]TSEC2\n_RXD\n[2]TSEC2\n_RX_DV\nXVSSSD_\nTXA_P\n[2]XVDDTSEC_\n1588_ALARM\n_OUTTSEC1\n_TXD\n[4]TSEC1\n_RXD\n[2]LVDDTSEC1\n_RXD\n[4]TSEC1\n_TXD\n[1]TSEC2\n_TXD\n[7]TSEC2\n_COLTSEC2\n_RX_ERTSEC2\n_TX_ER\nXVDDXVSSSD_\nIMP_CAL\n_TXVSSLVDDTSEC1\n_TXD\n[7]TSEC1\n_TX_EREC_\nGTX_CLK-\n125LVDDTSEC2\n_TXD\n[6]TSEC2\n_TXD\n[1]TSEC2\n_RXD\n[0]TSEC2\n_RXD\n[1]VSSLVDD\nSVDDSVSSSVSSSVSSTSEC_\n1588_TRIG\n_IN[2]TSEC_\n1588_CLK\n_INTSEC_\n1588_CLK\n_OUTTSEC1\n_RXD\n[7]VSSVSSTSEC1\n_GTX\n_CLKTSEC1\n_RX\n_CLKTSEC2\n_GTX\n_CLKTSEC2\n_TXD\n[3]\nSD_\nRXE_P\n[2]SVDDSD_\nRXF_P\n[3]SVSSTSEC_\n1588_TRIG\n_IN[1]TSEC_\n1588_PULSE\n_OUTTSEC1\n_RXD\n[0]TSEC1\n_TXD\n[2]TSEC1\n_RX_ERTSEC1\n_RXD\n[6]TSEC1\n_TX_ENLVDDLVDDTSEC1\n_COL\nSD_\nRXE_N\n[2]SVSSSD_\nRXF_N\n[3]TSEC_\n1588_ALARM\n_OUTEC_\nMDIOTSEC_\n1588_PULSE\n_OUTTSEC1\n_RXD\n[5]TSEC1\n_TX\n_CLKTSEC1\n_TXD\n[3]TSEC1\n_RX_DVTSEC1\n_RXD\n[3]VSSTSEC1\n_CRSVSSVSSLVDD\nTSEC2\n_TX\n_CLKTSEC2\n_TXD\n[2]TSEC2\n_TX_EN\nLVDDTSEC2\n_RXD\n[5]LVDDVSSTSEC2\n_RX\n_CLKTSEC2\n_TXD\n[5]TSEC2\n_TXD\n[4]TSEC2\n_RXD\n[6]TSEC2\n_RXD\n[3]TRIG\n_INTEST\n_SELTSEC2\n_TXD\n[0]VSSOVDDDMA1\n_DREQ\n[0]DMA2\n_DDONE\n[0]SRESET HRESETSCAN_\nMODEDMA2\n_DREQ\n[0]SYSCLKAVDD_\nPLATTRST VSS TDO TCKHRESET\n_REQASLEEP TMS OVDDTRIG\n_OUTGPIO\n[4]CLK_\nOUTTDIDMA1\n_DDONE\n[0]VSSDMA1\n_DACK\n[0]DMA2\n_DACK\n[0]\nCKSTP\nOUT0\nCKSTP\nOUT1\nCKSTP\nIN0\nCKSTP\nIN1READY\n_P1\nMCP0\nPinout Assignments and Reset States\nP2020 QorIQ Integrated  Processor Hardware Specifications, Rev. 3\nNXP Semiconductors 91.2 Pinout List by Bus\nTable 1  provides the pinout listing for the device.\nTable 1. P2020 Pinout Listing1\nSignal Signal Name Pack age Pin Number Pin TypePower \nSupplyNotes\nDDR SDRAM Memory Interface\nMDQ00 Data AJ8 IO GVDD —\nMDQ01 Data AH8 IO GVDD —\nMDQ02 Data AH5 IO GVDD —\nMDQ03 Data AJ4 IO GVDD —\nMDQ04 Data AJ9 IO GVDD —\nMDQ05 Data AH9 IO GVDD —\nMDQ06 Data AH6 IO GVDD —\nMDQ07 Data AJ5 IO GVDD —\nMDQ08 Data AF8 IO GVDD —\nMDQ09 Data AE8 IO GVDD —\nMDQ10 Data AF5 IO GVDD —\nMDQ11 Data AG4 IO GVDD —\nMDQ12 Data AG9 IO GVDD —\nMDQ13 Data AF9 IO GVDD —\nMDQ14 Data AE6 IO GVDD —\nMDQ15 Data AE5 IO GVDD —\nMDQ16 Data AH3 IO GVDD —\nMDQ17 Data AH2 IO GVDD —\nMDQ18 Data AE1 IO GVDD —\nMDQ19 Data AE2 IO GVDD —\nMDQ20 Data AH4 IO GVDD —\nMDQ21 Data AJ3 IO GVDD —\nMDQ22 Data AF2 IO GVDD —\nMDQ23 Data AF1 IO GVDD —\nMDQ24 Data AD4 IO GVDD —\nMDQ25 Data AC4 IO GVDD —\nMDQ26 Data Y5 IO GVDD —\nMDQ27 Data W5 IO GVDD —\nMDQ28 Data AF3 IO GVDD —\nP2020 QorIQ Integrated Processor Hardware Specifications, Rev. 3Pinout Assignments and Reset States\nNXP Semiconductors 10MDQ29 Data AE4 IO GVDD —\nMDQ30 Data AB5 IO GVDD —\nMDQ31 Data Y4 IO GVDD —\nMDQ32 Data G4 IO GVDD —\nMDQ33 Data G3 IO GVDD —\nMDQ34 Data E2 IO GVDD —\nMDQ35 Data E4 IO GVDD —\nMDQ36 Data H5 IO GVDD —\nMDQ37 Data H4 IO GVDD —\nMDQ38 Data F2 IO GVDD —\nMDQ39 Data E1 IO GVDD —\nMDQ40 Data C1 IO GVDD —\nMDQ41 Data C3 IO GVDD —\nMDQ42 Data B4 IO GVDD —\nMDQ43 Data A4 IO GVDD —\nMDQ44 Data D1 IO GVDD —\nMDQ45 Data D2 IO GVDD —\nMDQ46 Data B3 IO GVDD —\nMDQ47 Data A3 IO GVDD —\nMDQ48 Data C5 IO GVDD —\nMDQ49 Data E6 IO GVDD —\nMDQ50 Data D9 IO GVDD —\nMDQ51 Data E9 IO GVDD —\nMDQ52 Data C4 IO GVDD —\nMDQ53 Data E5 IO GVDD —\nMDQ54 Data E8 IO GVDD —\nMDQ55 Data D8 IO GVDD —\nMDQ56 Data A6 IO GVDD —\nMDQ57 Data B7 IO GVDD —\nMDQ58 Data B10 IO GVDD —\nMDQ59 Data A11 IO GVDD —\nMDQ60 Data A5 IO GVDD —Table 1. P2020 Pinout Listing (continued)1\nSignal Signal Name Pack age Pin Number Pin TypePower \nSupplyNotes\nPinout Assignments and Reset States\nP2020 QorIQ Integrated  Processor Hardware Specifications, Rev. 3\nNXP Semiconductors 11MDQ61 Data B6 IO GVDD —\nMDQ62 Data B9 IO GVDD —\nMDQ63 Data A10 IO GVDD —\nMECC[00] Error Correcting Code AD2 IO GVDD 36\nMECC[01] Error Correcting Code AC2 IO GVDD 36\nMECC[02] Error Correcting Code W1 IO GVDD 36\nMECC[03] Error Correcting Code V3 IO GVDD 36\nMECC[04] Error Correcting Code AB2 IO GVDD 36\nMECC[05] Error Correcting Code AD1 IO GVDD 36\nMECC[06] Error Correcting Code Y1 IO GVDD 36\nMECC[07] Error Correcting Code V6 IO GVDD 36\nMAPAR_ERR Address Parity Error N5 I GVDD 37\nMAPAR_OUT Address Parity Error R5 O GVDD —\nMDM[00] Data Mask AH7 O GVDD —\nMDM[01] Data Mask AE7 O GVDD —\nMDM[02] Data Mask AH1 O GVDD —\nMDM[03] Data Mask AC1 O GVDD —\nMDM[04] Data Mask G1 O GVDD —\nMDM[05] Data Mask C2 O GVDD —\nMDM[06] Data Mask F8 O GVDD —\nMDM[07] Data Mask A7 O GVDD —\nMDM[08] Data Mask AA4 O GVDD —\nMDQS[00] Data Strobe AJ6 IO GVDD —\nMDQS[01] Data Strobe AF6 IO GVDD —\nMDQS[02] Data Strobe AG2 IO GVDD —\nMDQS[03] Data Strobe AB3 IO GVDD —\nMDQS[04] Data Strobe F3 IO GVDD —\nMDQS[05] Data Strobe B2 IO GVDD —\nMDQS[06] Data Strobe D7 IO GVDD —\nMDQS[07] Data Strobe A9 IO GVDD —\nMDQS[08] Data Strobe AA1 IO GVDD —\nMDQS [00] Data Strobe AJ7 IO GVDD —Table 1. P2020 Pinout Listing (continued)1\nSignal Signal Name Pack age Pin Number Pin TypePower \nSupplyNotes\nP2020 QorIQ Integrated Processor Hardware Specifications, Rev. 3Pinout Assignments and Reset States\nNXP Semiconductors 12MDQS [01] Data Strobe AF7 IO GVDD —\nMDQS [02] Data Strobe AG1 IO GVDD —\nMDQS [03] Data Strobe AB4 IO GVDD —\nMDQS [04] Data Strobe F4 IO GVDD —\nMDQS [05] Data Strobe B1 IO GVDD —\nMDQS [06] Data Strobe D6 IO GVDD —\nMDQS [07] Data Strobe A8 IO GVDD —\nMDQS [08] Data Strobe AB1 IO GVDD —\nMBA[00] Bank Select K5 O GVDD —\nMBA[01] Bank Select L5 O GVDD —\nMBA[02] Bank Select T4 O GVDD —\nMA[00] Address L6 O GVDD —\nMA[01] Address M2 O GVDD —\nMA[02] Address M1 O GVDD —\nMA[03] Address M5 O GVDD —\nMA[04] Address N1 O GVDD —\nMA[05] Address P1 O GVDD —\nMA[06] Address N4 O GVDD —\nMA[07] Address P3 O GVDD —\nMA[08] Address P2 O GVDD —\nMA[09] Address R1 O GVDD —\nMA[10] Address K6 O GVDD —\nMA[11] Address R4 O GVDD —\nMA[12] Address T5 O GVDD —\nMA[13] Address J5 O GVDD —\nMA[14] Address T3 O GVDD —\nMA[15] Address U4 O GVDD —\nMWE Write Enable K2 O GVDD —\nMRAS Row Address Strobe K1 O GVDD —\nMCAS Column Address Strobe J3 O GVDD —\nMCS [00] Chip Select J2 O GVDD —\nMCS [01] Chip Select J6 O GVDD —Table 1. P2020 Pinout Listing (continued)1\nSignal Signal Name Pack age Pin Number Pin TypePower \nSupplyNotes\nPinout Assignments and Reset States\nP2020 QorIQ Integrated  Processor Hardware Specifications, Rev. 3\nNXP Semiconductors 13MCS [02] Chip Select J1 O GVDD —\nMCS [03] Chip Select G2 O GVDD —\nMCKE[00] Clock Enable U5 O GVDD 9\nMCKE[01] Clock Enable V1 O GVDD 9\nMCKE[02] Clock Enable U6 O GVDD 9\nMCKE[03] Clock Enable V2 O GVDD 9\nMCK[00] Clock U2 O GVDD 32\nMCK[01] Clock AD8 O GVDD 32\nMCK[02] Clock D4 O GVDD 32\nMCK[03] Clock T2 O GVDD 32\nMCK[04] Clock AC6 O GVDD 32\nMCK[05] Clock F5 O GVDD 32\nMCK [00] Clock Complements U1 O GVDD 32\nMCK [01] Clock Complements AD7 O GVDD 32\nMCK [02] Clock Complements D5 O GVDD 32\nMCK [03] Clock Complements T1 O GVDD 32\nMCK [04] Clock Complements AC5 O GVDD 32\nMCK [05] Clock Complements F6 O GVDD 32\nMODT[00] On Die Termination H1 O GVDD —\nMODT[01] On Die Termination H6 O GVDD —\nMODT[02] On Die Termination J4 O GVDD —\nMODT[03] On Die Termination F1 O GVDD —\nMDIC[00] Driver Impedance \nCalibrationC10 IO GVDD 18\nMDIC[01] Driver Impedance \nCalibrationF10 IO GVDD 18\nSerDes\nSD_TX[03] Transmit Data (positive) AD18 O XVDD —\nSD_TX[02] Transmit Data (positive) AE17 O XVDD —\nSD_TX[01] Transmit Data (positive) AE13 O XVDD —\nSD_TX[00] Transmit Data (positive) AD12 O XVDD —\nSD_TX [03] Transmit Data (negative) AE18 O XVDD —\nSD_TX [02] Transmit Data (negative) AF17 O XVDD —Table 1. P2020 Pinout Listing (continued)1\nSignal Signal Name Pack age Pin Number Pin TypePower \nSupplyNotes\nP2020 QorIQ Integrated Processor Hardware Specifications, Rev. 3Pinout Assignments and Reset States\nNXP Semiconductors 14SD_TX [01] Transmit Data (negative) AF13 O XVDD —\nSD_TX [00] Transmit Data (negative) AE12 O XVDD —\nSD_RX[03] Receive Data (positive) AH18 I XVDD —\nSD_RX[02] Receive Data (positive) AH16 I XVDD —\nSD_RX[01] Receive Data (positive) AH14 I XVDD —\nSD_RX[00] Receive Data (positive) AH12 I XVDD —\nSD_RX [03] Receive Data (negative) AJ18 I XVDD —\nSD_RX [02] Receive Data (negative) AJ16 I XVDD —\nSD_RX [01] Receive Data (negative) AJ14 I XVDD —\nSD_RX [00] Receive Data (negative) AJ12 I XVDD —\nSD_REF_CLK PLL Reference Clock AG15 I XVDD —\nSD_REF_CLK PLL Reference Clock \nComplementAF15 I XVDD —\nEnhanced Local Bus Co ntroller Interface\nLAD[00] Muxed Data/Address B18 IO BVDD 4, 23\nLAD[01] Muxed Data/Address E20 IO BVDD 4, 23\nLAD[02] Muxed Data/Address A19 IO BVDD 4, 23\nLAD[03] Muxed Data/Address B20 IO BVDD 4, 23\nLAD[04] Muxed Data/Address D19 IO BVDD 4, 23\nLAD[05] Muxed Data/Address A18 IO BVDD 4, 23\nLAD[06] Muxed Data/Address B17 IO BVDD 4, 23\nLAD[07] Muxed Data/Address C20 IO BVDD 4, 23\nLAD[08] Muxed Data/Address F19 IO BVDD 4, 23\nLAD[09] Muxed Data/Address E10 IO BVDD 4, 23\nLAD[10] Muxed Data/Address B16 IO BVDD 4, 23\nLAD[11] Muxed Data/Address D14 IO BVDD 4, 23\nLAD[12] Muxed Data/Address D17 IO BVDD 4, 23\nLAD[13] Muxed Data/Address E11 IO BVDD 4, 23\nLAD[14] Muxed Data/Address A16 IO BVDD 4, 23\nLAD[15] Muxed Data/Address C15 IO BVDD 4, 23\nLDP[00] Data Parity E18 IO BVDD —\nLDP[01] Data Parity B19 IO BVDD —Table 1. P2020 Pinout Listing (continued)1\nSignal Signal Name Pack age Pin Number Pin TypePower \nSupplyNotes\nPinout Assignments and Reset States\nP2020 QorIQ Integrated  Processor Hardware Specifications, Rev. 3\nNXP Semiconductors 15LA[16] Address B21 O BVDD 7, 25\nLA[17] Address A22 O BVDD 15\nLA[18] Address C21 O BVDD 4,7\nLA[19] Address F21 O BVDD 4,7\nLA[20] Address E12 O BVDD 4,7,21\nLA[21] Address A21 O BVDD 4,7,21\nLA[22] Address D11 O BVDD 4,7,21\nLA[23] Address E22 O BVDD 4,7\nLA[24] Address F20 O BVDD 4,7\nLA[25] Address E21 O BVDD 4,7\nLA[26] Address B22 O BVDD 4,7\nLA[27] Address F18 O BVDD 7,25\nLA[28] Address A23 O BVDD 4,7\nLA[29] Address B23 O BVDD 5,7\nLA[30] Address C23 O BVDD 5,7\nLA[31] Address D23 O BVDD 5,7\nLCS[ 00] Chip Selects D20 O BVDD 8\nLCS[ 01] Chip Selects A12 O BVDD 8\nLCS[ 02] Chip Selects E19 O BVDD 8\nLCS[ 03] Chip Selects D21 O BVDD 8\nLCS[ 04] Chip Selects F11 O BVDD 8\nLCS[ 05]/DMA2_DREQ[ 01] Chip Selects D15 O BVDD 8\nLCS[ 06]/DMA2_DACK[ 01] Chip Selects D13 O BVDD 8\nLCS[ 07]/DMA2_DDONE[ 01] Chip Selects A17 O BVDD 8\nLWE[ 00]/LBS [00] Write Enable F12 O BVDD 6, 7\nLWE[ 01]/LBS [01] Write Enable D12 O BVDD 4, 7\nLBCTL Buffer Control E17 O BVDD 6\nLALE Address Latch Enable C17 O BVDD 6\nLGPL[00]/LFCLE UPM General Purpose Line \n0/Flash Command Latch \nEnableB12 O BVDD 4\nLGPL[01]/LFALE UPM General Purpose Line \n1/Flash Addr Latch EnableC13 O BVDD 4Table 1. P2020 Pinout Listing (continued)1\nSignal Signal Name Pack age Pin Number Pin TypePower \nSupplyNotes\nP2020 QorIQ Integrated Processor Hardware Specifications, Rev. 3Pinout Assignments and Reset States\nNXP Semiconductors 16LGPL[02]/LOE /LFRE UPM General Purpose Line \n2/Output Enable/ Flash \nRead EnableA20 O BVDD 6\nLGPL[03]/LFWP UPM General Purpose Line \n3/Flash Write ProtectD10 O BVDD 4\nLGPL[04]/LGTA /LFRB/\nLUPWAIT/LPBSEUPM General Purpose Line \n4/Txn Termination/ \nWait/Flash Ready-BusyB13 O BVDD 34\nLGPL[05] UPM General Purpose Line \n5/Addr muxC19 O BVDD 4\nLCLK[00] Local Bus Clock B15 O BVDD —\nLCLK[01] Local Bus Clock A15 O BVDD —\nLSYNC_IN Local Bus DLL \nSynchronizationA13 I BVDD —\nLSYNC_OUT Local Bus DLL \nSynchronizationA14 O BVDD —\nDMA\nDMA1_DREQ DMA1 Channel 0 Request Y28 I OVDD —\nDMA2_DREQ DMA2 Channel 0 Request W28 I OVDD —\nDMA1_DACK DMA1 Channel 0 \nAcknowledgeT28 O OVDD  15\nDMA2_DACK DMA2 Channel 0 \nAcknowledgeT29 O OVDD 4, 7\nDMA1_DDONE DMA1 Channel 0 Done T26 O OVDD  7,21\nDMA2_DDONE DMA2 Channel 0 Done Y29 O OVDD 4, 7\nProgrammable Interrupt Controller\nUDE0 Unconditional Debug Event \nProc 0J27 I OVDD —\nUDE1 Unconditional Debug Event \nProc 1K28 I OVDD —\nMCP0 Machine Check Processor 0 AA27 I OVDD —\nMCP1 Machine Check Processor 1 M25 I OVDD —\nIRQ[00] External Interrupts L24 I OVDD —\nIRQ[01] External Interrupts K26 I OVDD —\nIRQ[02] External Interrupts K29 I OVDD —\nIRQ[03] External Interrupts N25 I OVDD —Table 1. P2020 Pinout Listing (continued)1\nSignal Signal Name Pack age Pin Number Pin TypePower \nSupplyNotes\nPinout Assignments and Reset States\nP2020 QorIQ Integrated  Processor Hardware Specifications, Rev. 3\nNXP Semiconductors 17IRQ[04] External Interrupts L26 I OVDD —\nIRQ[05] External Interrupts L29 I OVDD —\nIRQ[06] External Interrupts K27 I OVDD —\nIRQ_OUT Interrupt Output N29 O OVDD 2, 3\nVoltage Select\nLVDD_VSEL  Voltage Select M28 I OVDD 22\nBVDD_VSEL[00]  Voltage Select M29 I OVDD 22\nBVDD_VSEL[01]  Voltage Select M27 I OVDD 22\nCVDD_VSEL[00]  Voltage Select L28 I OVDD 22\nCVDD_VSEL[01]  Voltage Select L27 I OVDD 22\n1588\nTSEC_1588_CLK_IN Clock In AG21 I LVDD —\nTSEC_1588_TRIG_IN1 Trigger In 1 AH20 I LVDD —\nTSEC_1588_TRIG_IN2 Trigger In 2 AG20 I LVDD —\nTSEC_1588_ALARM_OUT01 Trigger Out 1 AE20 O LVDD 4, 7\nTSEC_1588_ALARM_OUT02 Trigger Out 2 AJ20 O LVDD 4, 7\nTSEC_1588_CLK_OUT Clock Out AG22 O LVDD  24\nTSEC_1588_PULSE_OUT[01] Pulse Out 1 AH21 O LVDD 24\nTSEC_1588_PULSE_OUT[02] Pulse Out 2 AJ22 O LVDD 24\nEthernet Management Interface\nEC_MDC Management Data Clock AD20 O LVDD 4, 7\nEC_MDIO Management Data In/Out AJ21 IO LVDD —\nGigabit Ethernet Reference Clock\nEC_GTX_CLK125 Reference Clock AF24 I LVDD 20\nThree Speed Ethernet Controller 1\nTSEC1_TXD[07]/\nTSEC3_TXD[03]Transmit Data AF22 O LVDD 4, 7\nTSEC1_TXD[06]/\nTSEC3_TXD[02]Transmit Data AD22 O LVDD 4, 7\nTSEC1_TXD[05]/\nTSEC3_TXD[01]Transmit Data AD23 O LVDD 4, 7\nTSEC1_TXD[04]/\nTSEC3_TXD[00]Transmit Data AE21 O LVDD 4, 7Table 1. P2020 Pinout Listing (continued)1\nSignal Signal Name Pack age Pin Number Pin TypePower \nSupplyNotes\nP2020 QorIQ Integrated Processor Hardware Specifications, Rev. 3Pinout Assignments and Reset States\nNXP Semiconductors 18TSEC1_TXD[03] Transmit Data AJ25 O LVDD 4, 7\nTSEC1_TXD[02] Transmit Data AH28 O LVDD 4, 7\nTSEC1_TXD[01] Transmit Data AE25 O LVDD 4, 7\nTSEC1_TXD[00] Transmit Data AD24 O LVDD 4, 7\nTSEC1_TX_EN Transmit Enable AH24 O LVDD 16\nTSEC1_TX_ER Transmit Error AF23 O LVDD 4,7\nTSEC1_TX_CLK Transmit Clock AJ24 I LVDD —\nTSEC1_GTX_CLK Transmit Clock Out AG25 O LVDD —\nTSEC1_CRS/TSEC3_RX_DV Carrier Sense AJ27 IO LVDD —\nTSEC1_COL/TSEC3_RX_CLK Collision Detect AH26 I LVDD —\nTSEC1_RXD[07]/\nTSEC3_RXD[03]Receive Data AG23 I LVDD —\nTSEC1_RXD[06]/\nTSEC3_RXD[02]Receive Data AH22 I LVDD —\nTSEC1_RXD[05]/\nTSEC3_RXD[01]Receive Data AJ23 I LVDD —\nTSEC1_RXD[04]/\nTSEC3_RXD[00]Receive Data AE24 I LVDD —\nTSEC1_RXD[03] Receive Data AJ28 I LVDD —\nTSEC1_RXD[02] Receive Data AE22 I LVDD —\nTSEC1_RXD[01] Receive Data AD21 I LVDD —\nTSEC1_RXD[00] Receive Data AH25 I LVDD —\nTSEC1_RX_DV Receive Data Valid AJ26 I LVDD —\nTSEC1_RX_ER Receive Error AH23 I LVDD —\nTSEC1_RX_CLK Receive Clock AG26 I LVDD —\nThree Speed Ethernet Controller 2\nTSEC2_TXD[07] Transmit Data AE26 O LVDD 4,7\nTSEC2_TXD[06] Transmit Data AF26 O LVDD 15\nTSEC2_TXD[05]/\nTSEC3_TX_ENTransmit Data AB24 O LVDD 4,7, \n16\nTSEC2_TXD[04]/\nTSEC3_GTX_CLKTransmit Data AB25 O LVDD 4,7\nTSEC2_TXD[03] Transmit Data AG29 O LVDD 4,7\nTSEC2_TXD[02] Transmit Data AA25 O LVDD 4,7Table 1. P2020 Pinout Listing (continued)1\nSignal Signal Name Pack age Pin Number Pin TypePower \nSupplyNotes\nPinout Assignments and Reset States\nP2020 QorIQ Integrated  Processor Hardware Specifications, Rev. 3\nNXP Semiconductors 19TSEC2_TXD[01] Transmit Data AF27 O LVDD 4,7\n17\nTSEC2_TXD[00] Transmit Data Y24 O LVDD 4,7\nTSEC2_TX_EN Transmit Enable AA26 O LVDD 16\nTSEC2_TX_ER Transmit Error AE29 O LVDD 4,7\nTSEC2_TX_CLK Transmit Clock In AA24 I LVDD —\nTSEC2_GTX_CLK Transmit Clock Out AG28 O LVDD —\nTSEC2_CRS/TSEC3_RX_ER Carrier Sense AD25 IO LVDD —\nTSEC2_COL/TSEC3_TX_CLK Collision Detect AE27 I LVDD —\nTSEC2_RXD[07] Receive Data AD27 I LVDD —\nTSEC2_RXD[06] Receive Data AB26 I LVDD —\nTSEC2_RXD[05] Receive Data AC26 I LVDD —\nTSEC2_RXD[04] Receive Data AD26 I LVDD —\nTSEC2_RXD[03] Receive Data AB27 I LVDD —\nTSEC2_RXD[02] Receive Data AD28 I LVDD —\nTSEC2_RXD[01] Receive Data AF29 I LVDD —\nTSEC2_RXD[00] Receive Data AF28 I LVDD —\nTSEC2_RX_DV Receive Data Valid AD29 I LVDD —\nTSEC2_RX_ER Receive Error AE28 I LVDD —\nTSEC2_RX_CLK Transmit Clock In AC29 I LVDD —\nDUART\nUART0_SOUT Transmit Data J26 O OVDD 21\nUART1_SOUT Transmit Data J25 O OVDD 6\nUART0_SIN Receive Data H29 I OVDD —\nUART1_SIN Receive Data G24 I OVDD —\nUART0_CTS Clear to Send J28 I OVDD —\nUART1_CTS Clear to Send H24 I OVDD —\nUART0_RTS Ready to Send J29 O OVDD 4\nUART1_RTS Ready to Send J24 O OVDD 4\nI2C\nIIC1_SDA Serial Data H28 IO OVDD 3,14\nIIC1_SCL Serial Clock G27 IO OVDD 3,14Table 1. P2020 Pinout Listing (continued)1\nSignal Signal Name Pack age Pin Number Pin TypePower \nSupplyNotes\nP2020 QorIQ Integrated Processor Hardware Specifications, Rev. 3Pinout Assignments and Reset States\nNXP Semiconductors 20IIC2_SDA Serial Data H26 IO OVDD 3,14\nIIC2_SCL Serial Clock H25 IO OVDD 3,14\neSDHC\nSDHC_DATA[00] Data G28 IO CVDD —\nSDHC_DATA[01] Data F27 IO CVDD —\nSDHC_DATA[02] Data G25 IO CVDD —\nSDHC_DATA[03] Data G26 IO CVDD —\nSDHC_CMD Command/Response F26 IO CVDD —\nSDHC_CLK Host to Card Clock G29 IO CVDD —\neSPI\nSPI_MISO Master In Slave Out F28 I CVDD —\nSPI_MOSI Master Out Slave In F25 IO CVDD —\nSPI_CS[ 00]/SDHC_DATA[04] eSPI chip select D28 IO CVDD —\nSPI_CS[ 01]/SDHC_DATA[05] eSPI chip select E26 IO CVDD —\nSPI_CS[ 02]/SDHC_DATA[06] eSPI chip select F29 IO CVDD —\nSPI_CS[ 03]/SDHC_DATA[07] eSPI chip select E29 IO CVDD —\nSPI_CLK eSPI clock D29 O CVDD —\nUSB\nUSB_NXT USB Next data B26 I CVDD —\nUSB_DIR USB Data Direction A28 I CVDD —\nUSB_STP USB Stop B29 O CVDD 15\nUSB_PWRFAULT Power Fault C29 I CVDD —\nUSB_CLK USB Bus Clock D27 I CVDD —\nUSB_D[07] USB Data Bits C28 I/O CVDD —\nUSB_D[06] USB Data Bits C25 I/O CVDD —\nUSB_D[05] USB Data Bits B28 I/O CVDD —\nUSB_D[04] USB Data Bits B25 I/O CVDD —\nUSB_D[03] USB Data Bits D26 I/O CVDD —\nUSB_D[02] USB Data Bits A27 I/O CVDD —\nUSB_D[01] USB Data Bits A26 I/O CVDD —\nUSB_D[00] USB Data Bits C26 I/O CVDD —Table 1. P2020 Pinout Listing (continued)1\nSignal Signal Name Pack age Pin Number Pin TypePower \nSupplyNotes\nPinout Assignments and Reset States\nP2020 QorIQ Integrated  Processor Hardware Specifications, Rev. 3\nNXP Semiconductors 21General-Purpose Input/Output\nGPIO[00]/IRQ[07] General-Purpose Input/ \nOutputR28 IO OVDD —\nGPIO[01]/IRQ[08] General-Purpose Input/ \nOutputR26 IO OVDD —\nGPIO[02]/IRQ[09] General-Purpose Input/ \nOutputP29 IO OVDD —\nGPIO[03]/IRQ[10] General-Purpose Input/ \nOutputN24 IO OVDD —\nGPIO[04]/IRQ[11] General-Purpose Input/ \nOutputU29 IO OVDD —\nGPIO[05] General-Purpose Input/ \nOutputR24 IO OVDD —\nGPIO[06] General-Purpose Input/ \nOutputR29 IO OVDD —\nGPIO[07] General-Purpose Input/ \nOutputR25 IO OVDD —\nGPIO[08]/SDHC_CD General-Purpose Input/ \nOutputF22 IO BVDD 31\nGPIO[09]/SDHC_WP General-Purpose Input/ \nOutputA24 IO BVDD —\nGPIO[10]/USB_PCTL0 General-Purpose Input/ \nOutputA25 IO BVDD —\nGPIO[11]/USB_PCTL1 General-Purpose Input/ \nOutputD24 IO BVDD —\nGPIO[12] General-Purpose Input/ \nOutputF23 IO BVDD —\nGPIO[13] General-Purpose Input/ \nOutputE23 IO BVDD —\nGPIO[14] General-Purpose Input/ \nOutputF24 IO BVDD —\nGPIO[15] General-Purpose Input/ \nOutputE24 IO BVDD —\nSystem Control\nHRESET Hard Reset W25 I OVDD —\nHRESET_REQ Reset Request U24 O OVDD 15\nSRESET Soft Reset W24 I OVDD —\nCKSTP_IN0 Checkstop In AA29 I OVDD 2Table 1. P2020 Pinout Listing (continued)1\nSignal Signal Name Pack age Pin Number Pin TypePower \nSupplyNotes\nP2020 QorIQ Integrated Processor Hardware Specifications, Rev. 3Pinout Assignments and Reset States\nNXP Semiconductors 22CKSTP_IN1 Checkstop In AB29 I OVDD 2\nCKSTP_OUT[00] Checkstop Out V25 O OVDD 2, 3\nCKSTP_OUT[01] Checkstop Out Y27 O OVDD 2, 3\nDebug\nTRIG_IN Trigger In AB28 I OVDD —\nTRIG_OUT Trigger Out U28 O OVDD 7\nREADY_P1 READY W26 O OVDD 6, 7\nMSRCID[00] Debug Source ID 0 P28 O OVDD 4\nMSRCID[01] Debug Source ID 1 R27 O OVDD 21\nMSRCID[02] Debug Source ID 2 P27 O OVDD 15\nMSRCID[03] Debug Source ID 3 P26 O OVDD 15\nMSRCID[04] Debug Source ID 4 N26 O OVDD 21\nMDVAL Debug Data Valid M24 O OVDD 15\nClocks\nCLK_OUT Clock Out T24 O OVDD —\nRTC Real Time Clock K24 I OVDD —\nDDRCLK DDR Clock AC9 I OVDD 19\nSYSCLK System Clock W29 I OVDD —\nDFT\nSCAN_MODE Scan Mode W27 I OVDD 33\nTEST_SEL Test Select AA28 I OVDD 29\nJTAG\nTCK Test Clock V29 I OVDD —\nTDI Test Data In T25 I OVDD 10\nTDO Test Data Out V28 O OVDD 9\nTMS Test Mode Select U26 I OVDD 10\nTRST Test Reset V26 I OVDD 10\nPower Management\nASLEEP Asleep U25 O OVDD 7, 11, \n15\nNo ConnectTable 1. P2020 Pinout Listing (continued)1\nSignal Signal Name Pack age Pin Number Pin TypePower \nSupplyNotes\nPinout Assignments and Reset States\nP2020 QorIQ Integrated  Processor Hardware Specifications, Rev. 3\nNXP Semiconductors 23NC1 No Connection  AE10 NC OVDD —\nNC2 No Connection  AF10 NC OVDD —\nNC3 No Connection E13 NC OVDD —\nNC4 No Connection  E14 NC OVDD —\nNC5 No Connection  W6 NC OVDD —\nNC6 No Connection  Y14 NC OVDD —\n NC7 No Connection Y15 NC OVDD —\nNC8 No Connection Y16 NC OVDD —\nNC9 No Connection G6 NC OVDD —\nNC12 No Connection F13 NC — —\n NC13 No Connection P6 NC — —\nPower and Ground Signals\nAGND_SRDS SerDes PLL GND AD15 — — —\nAVDD_CORE0 Core PLL0 Supply F15 — AVDD_core0 13, 26\nAVDD_CORE1 Core PLL1 Supply F16 — AVDD_core1 13, 26\nAVDD_DDR DDR PLL Supply Y10 — AVDD_DDR 13\nAVDD_LBIU Local Bus PLL Supply F14 — AVDD_LBIU 13\nAVDD_PLAT Platform PLL Supply V24 — AVDD_PLAT 13\nAVDD_SRDS SerDes PLL Supply AD14 — AVDD_SRDS 13\nBVDD Local Bus, GPIO Supply B24 — BVDD —\nBVDD Local Bus, GPIO Supply C12 — BVDD —\nBVDD Local Bus, GPIO Supply C14 — BVDD —\nBVDD Local Bus, GPIO Supply C16 — BVDD —\nBVDD Local Bus, GPIO Supply C22 — BVDD —\nBVDD Local Bus, GPIO Supply D18 — BVDD —\nBVDD Local Bus, GPIO Supply G20 — BVDD —\nCVDD SPI, eSDHC, USB Supply C27 — CVDD —\nCVDD SPI, eSDHC, USB Supply E25 — CVDD —\nCVDD SPI, eSDHC, USB Supply E27 — CVDD —\nGVDD DDR Supply A2 — GVDD —\nGVDD DDR Supply B8 — GVDD —\nGVDD DDR Supply B11 — GVDD —Table 1. P2020 Pinout Listing (continued)1\nSignal Signal Name Pack age Pin Number Pin TypePower \nSupplyNotes\nP2020 QorIQ Integrated Processor Hardware Specifications, Rev. 3Pinout Assignments and Reset States\nNXP Semiconductors 24GVDD DDR Supply C7 — GVDD —\nGVDD DDR Supply C9 — GVDD —\nGVDD DDR Supply D3 — GVDD —\nGVDD DDR Supply E7 — GVDD —\nGVDD DDR Supply F9 — GVDD —\nGVDD DDR Supply G10 — GVDD —\nGVDD DDR Supply H2 — GVDD —\nGVDD DDR Supply K3 — GVDD —\nGVDD DDR Supply K7 — GVDD —\nGVDD DDR Supply L2 — GVDD —\nGVDD DDR Supply L3 — GVDD —\nGVDD DDR Supply L4 — GVDD —\nGVDD DDR Supply N3 — GVDD —\nGVDD DDR Supply N6 — GVDD —\nGVDD DDR Supply P4 — GVDD —\nGVDD DDR Supply R2 — GVDD —\nGVDD DDR Supply U3 — GVDD —\nGVDD DDR Supply V5 — GVDD —\nGVDD DDR Supply W3 — GVDD —\nGVDD DDR Supply Y2 — GVDD —\nGVDD DDR Supply AA2 — GVDD —\nGVDD DDR Supply AA3 — GVDD —\nGVDD DDR Supply AA5 — GVDD —\nGVDD DDR Supply AA7 — GVDD —\nGVDD DDR Supply AB6 — GVDD —\nGVDD DDR Supply AD5 — GVDD —\nGVDD DDR Supply AD9 — GVDD —\nGVDD DDR Supply AE3 — GVDD —\nGVDD DDR Supply AF4 — GVDD —\nGVDD DDR Supply AG6 — GVDD —\nGVDD DDR Supply AG8 — GVDD —\nGVDD DDR Supply AJ2 — GVDD —Table 1. P2020 Pinout Listing (continued)1\nSignal Signal Name Pack age Pin Number Pin TypePower \nSupplyNotes\nPinout Assignments and Reset States\nP2020 QorIQ Integrated  Processor Hardware Specifications, Rev. 3\nNXP Semiconductors 25LVDD TSEC I/O Supply Y23 — LVDD —\nLVDD TSEC I/O Supply AC21 — LVDD —\nLVDD TSEC I/O Supply AC25 — LVDD —\nLVDD TSEC I/O Supply AC27 — LVDD —\nLVDD TSEC I/O Supply AE23 — LVDD —\nLVDD TSEC I/O Supply AF21 — LVDD —\nLVDD TSEC I/O Supply AF25 — LVDD —\nLVDD TSEC I/O Supply AH27 — LVDD —\nLVDD TSEC I/O Supply AH29 — LVDD —\nSVDD_SRDS SerDes Core Logic Supply AG16 — SVDD_SRDS —\nSVDD_SRDS SerDes Core Logic Supply AH13 — SVDD_SRDS —\nSVDD_SRDS SerDes Core Logic Supply AH17 — SVDD_SRDS —\nSVDD_SRDS SerDes Core Logic Supply AJ11 — SVDD_SRDS —\nSVDD_SRDS SerDes Core Logic Supply AJ15 — SVDD_SRDS —\nSVDD_SRDS SerDes Core Logic Supply AJ19 — SVDD_SRDS —\nSGND_SRDS SerDes Core Logic GND AG12 — — —SGND_SRDS SerDes Core Logic GND AG13 — — —SGND_SRDS SerDes Core Logic GND AG14 — — —SGND_SRDS SerDes Core Logic GND AG17 — — —SGND_SRDS SerDes Core Logic GND AG18 — — —SGND_SRDS SerDes Core Logic GND AG19 — — —SGND_SRDS SerDes Core Logic GND AH11 — — —SGND_SRDS SerDes Core Logic GND AH15 — — —SGND_SRDS SerDes Core Logic GND AH19 — — —SGND_SRDS SerDes Core Logic GND AJ13 — — —SGND_SRDS SerDes Core Logic GND AJ17 — — —\nXVDD_SRDS SerDes Transceiver Supply AD13 — XV\nDD_SRDS —\nXVDD_SRDS SerDes Transceiver Supply AD17 — XVDD_SRDS —\nXVDD_SRDS SerDes Transceiver Supply AE11 — XVDD_SRDS —\nXVDD_SRDS SerDes Transceiver Supply AE19 — XVDD_SRDS —\nXVDD_SRDS SerDes Transceiver Supply AF14 — XVDD_SRDS —\nXVDD_SRDS SerDes Transceiver Supply AF16 — XVDD_SRDS —Table 1. P2020 Pinout Listing (continued)1\nSignal Signal Name Pack age Pin Number Pin TypePower \nSupplyNotes\nP2020 QorIQ Integrated Processor Hardware Specifications, Rev. 3Pinout Assignments and Reset States\nNXP Semiconductors 26XGND_SRDS SerDes Transceiver GND AD11 — — —\nXGND_SRDS SerDes Transceiver GND AD19 — — —XGND_SRDS SerDes Transceiver GND AE14 — — —XGND_SRDS SerDes Transceiver GND AE16 — — —XGND_SRDS SerDes Transceiver GND AF11 — — —XGND_SRDS SerDes Transceiver GND AF12 — — —XGND_SRDS SerDes Transceiver GND AF18 — — —XGND_SRDS SerDes Transceiver GND AG10 — — —\nOVDD General I/O Supply K23 — — —OVDD General I/O Supply L25 — — —OVDD General I/O Supply N27 — — —OVDD General I/O Supply P25 — — —OVDD General I/O Supply U27 — — —OVDD General I/O Supply Y26 — — —\nVDD Core Supply K11, K13, K15, K17, K19, L10, \nK10, K12, K14, K16, L20, K18, \nK20, N10, N20, M10, M20, \nR10, R20, P10, P20, U10, \nU20, T10, T20, W10, V10, \nV20, W20, Y11,Y12, Y19, Y18, \nY20—— —Table 1. P2020 Pinout Listing (continued)1\nSignal Signal Name Pack age Pin Number Pin TypePower \nSupplyNotes\nPinout Assignments and Reset States\nP2020 QorIQ Integrated  Processor Hardware Specifications, Rev. 3\nNXP Semiconductors 27GND Ground A1, A29, B5, B14, B27, C6, \nC8, C11, C18, C24, D16, D22, \nD25, E3, E28, F7, G5, G9, \nG21, H3, H27, J7, J23, \nK4,F17, L12,L14, L16, L18, \nM11, K25, L1, L1 1, L13, L15, \nL17, L19, M3, M4, M6, M19, \nM12, M13, M14, M15, M16, \nM17, M18, P11, M26, N2, N11, \nN12, N13, N14, N15, N16, \nN17, N18, N19, N28, P5, P19, \nP12, P13, P14, P15, P16, P17, \nP18, T11, P24, R3, R11, R12, \nR13, R14, R15, R16, R17, \nR18, R19, T6, T 19, T12, T13, \nT14, T15, T16, T17, T18, V11, \nT27, U11, U12, U13, U14, \nU15, U16, U17, U18, U19, V4, \nV19, V12, V13, V14, V15, V16, \nV17, V18, W12, V27, W2, W4, \nW11, W13, W14, W15, W16, \nW17, W19, Y3, Y6, Y7, W18, \nY13, Y17, Y25, AA6, AA23, \nAC3, AC10, AC20, AC24, \nAC28, AD3, AD6, AE9, AF20, \nAG3, AG5, AG7, AG24, AG27, \nAJ1, AJ29, AH10, AJ10, AD10—— —\nAnalog\nSD_IMP_CAL_RX SerDes Rx Impedance \nCalibrationAG11 I XVDD 27\nSD_IMP_CAL_TX SerDes Tx Impedance \nCalibrationAF19 I XVDD 27\nSD_PLL_TPA SerDes PLL Test Point \nAnalogAD16 O XVDD 12\nSD_PLL_TPD SerDes PLL Test Point \nDigitalAE15 O XVDD 12\nMVREF SSTL_1.5/1.8 Reference \nVoltageR6 — GVDD÷2—\nTemp_Anode Temp_Anode E16 I Internal \nDiode35\nTemp_Cathode Temp_Cathode E15 O Internal \nDiode35Table 1. P2020 Pinout Listing (continued)1\nSignal Signal Name Pack age Pin Number Pin TypePower \nSupplyNotes\nP2020 QorIQ Integrated Processor Hardware Specifications, Rev. 3Pinout Assignments and Reset States\nNXP Semiconductors 28Note:\n1. All multiplexed signals are listed only once and do not reoccur. \n2. It is recommended that a weak pull-up resistor (2–10 K Ω) be placed on this pin to OVDD.\n3. Open drain signal. GPIO pins may be programmed to operate as open-drain outputs.4. This pin is a reset configuration pin. It has a weak internal  pull-up P-FET which is enabled on ly when the processor is in t he \nreset state. This pull-up is designed such that it can be overpowered by an external 4.7-k Ω pull-down resistor. If the signal is \nintended to be high after reset and if there is any device on t he net which might pull down the value of the net at reset, a pu llup \nor active driver is needed.\n5. The value of LA[29:31] during re set sets the CCB clock to SYSCLK PLL ratio. These pins require 4.7-k Ω pull-up or pull-down \nresistors. \n6. The value of LALE, LGPL[02] , LBCTL, LWE[00], UART_SOUT[01], and READY_P1, at reset set the e500 core0 clocks to CCB \nClock PLL ratios. These pins require 4.7-k Ω pull-up or pull-down resistors. \n7. Functionally, this pin is an output, but structurally it is an I/O because it either samples configuration input during rese t or \nbecause it has other manufacturing test functions. This  pin is therefore described as an I/O for boundary scan.\n8. If this pin is configured for local bus controller use, pull up with 2–10 K Ω resistor to BVDD to ensure there is no random chip \nselect assertion due to possible noise or other causes.\n9. This output is actively driven during reset rather than being three-stated during reset.\n10. These JTAG pins have weak internal pull-up P-FETs that are always enabled.11. If this pin is connected to a device that pulls down during reset, an external pull-up is required to drive this pin to a h igh state \nduring reset.\n12. Do not connect.\n13. Independent supply derived from board VDD.\n14. It is recommended that a pull-up resistor (~1 k Ω) be placed on this pin to OVDD.\n15. The following pins must NOT be pulled down during power-on reset: DMA1_DACK[00]\n, LA[17], USB_STP, TSEC2_TXD[06], \nHRESET_REQ , MSRCID[2:3], MDVAL, ASLEEP .\n16. TSEC2_TXD[05] is a POR co nfiguration pin for eSDHC card-detect (cfg_sdhc _cd_pol_sel), and it also has an alternate \nfunction of TSEC3_TX_EN. When eTSEC1 or eTSEC2 or eTSEC 3 are used as parallel interfaces, the TSECx_TX_EN pins \nrequire an external 4.7-k pull-down resistor to prevent PHY from  seeing a valid Transmit Enable before it is actively driven. \nHowever, the pull-down resistor on TSEC3_TX_EN causes t he eSDHC card-detect (cfg_sdhc_cd_sel) to be inverted; the \ninversion should be overridden from the SDHCDCR[CD_INV] debug cont rol register. If the device is  configured to boot from \nthe eSDHC interface, the SDHC_CD should be inverted on the board.\n17. TSEC2_TXD[01] is used as cfg_dram_t ype. It must be valid at power up. \n18. For DDR2 MDIC[00] is grounded through an 18.2- Ω (full-strength mode) or 36.4- Ω (half-strength mode) precision 1% resistor \nand MDIC[01] is connected to GVDD through an 18.2- Ω (full-strength mode) or 36.4- Ω (half-strength mode) precision 1% \nresistor. These pins are used for automatic calibration of t he DDR IOs. The calibration resistor value for DDR3 must be 20- Ω \n(full-strength mode), or 40.2- Ω (half-strength mode).Table 1. P2020 Pinout Listing (continued)1\nSignal Signal Name Pack age Pin Number Pin TypePower \nSupplyNotes\nElectrical Characteristics\nP2020 QorIQ Integrated  Processor Hardware Specifications, Rev. 3\nNXP Semiconductors 292 Electrical Characteristics\nThis section provides the AC and DC el ectrical specifications for th e device. The device is currently targeted to these \nspecifications. Some of these specifications are independent of the I/O cell, but are included for a more complete reference. \nThese are not purely I/O buffer design specifications.\n2.1 Overall DC Electrical Characteristics\nThis section covers the DC ratings, conditions, and other characteristics.19. DDRCLK input is only required when the P2 020 DDR controller is running in asynchronous mode. See Section 4.2.2, “Clock \nSignals”, Section 4.4.3.2, “DDR PLL Ratio” and Tabl e 4-10, “DDR Complex Clock PLL Ratio,” in the P2020 QorIQ Integrated \nCommunications Host Processor Family Reference Manual\n20. EC_GTX_CLK125 is a 125-MHz input clock shared among all eTSEC ports in the following modes: GMII, TBI, RGMII and \nRTBI. If none of the eTSEC ports is operating in these mo des, the EC_GTX_CLK125 input can be tied off to GND. The \nEC_GTX_CLK125 signal high level is nominally LVDD.\n21. These POR configuration inputs may be used in the future to control functionality. It is ad vised that boards  are built with  the \nability to pulldown these pins.LA[20:22], UART_SOUT[ 00], MSRCID[01], MSRCID[04], and DMA1_DDONE[00]  are reserved \nfor future reset configuration.\n22. Incorrect settings can lead to irreversible device damage.23. The value of LAD[0:15] during reset sets the upper  16 bits of the GPPORCR as a user option setting.\n24. Used to set the DDR clock PLL settings; requires a 4.7-k Ω pull-up or pull-down resistor. \n25. Used to determine CPU boot configuration; requires a 4.7-k Ω pull-up or pull-down resistor.\n26. Pin must be the same voltage as V\nDD.\n27. SD_IMP_CAL_RX is grounded through an 200- Ω precision ±1% resistor and SD _IMP_CAL_TX is grounded through an \n100- Ω precision ±1% resistor.\n29. Pull up with a 4.7 k Ω resistor to OVdd\n31. 100K pull down needed if this signal is used as a CD pin for SD cards. The pull down is not needed for MMC cards.32. All unused MCK pins must be disabled via DDRCLKDR register. \n33. This pin requires a 1 k Ω pull up to OV\nDD. \n34. For systems that boot from local bus (GPCM)-controlled NOR fl ash or (FCM)-controlled NAND flash, a pullup on LGPL4 is \nrequired. \n35. These pins may be connected to a ther mal diode monitoring device such as the ADT7461A. If a thermal diode monitoring \ndevice is not connected, these pins may be co nnected to test point or left as a no connect.\n36. This pin, if not used, must be pulled high or low via individual 2–10 k Ω resistor.\n37. This pin must be pulled high or low via a 2–10 k Ω resistor.Table 1. P2020 Pinout Listing (continued)1\nSignal Signal Name Pack age Pin Number Pin TypePower \nSupplyNotes\nP2020 QorIQ Integrated Processor Hardware Specifications, Rev. 3Electrical Characteristics\nNXP Semiconductors 302.1.1 Absolute Maximum Ratings\nTable 2  provides the absolute maximum ratings.\nTable 2. Absolute Maximum Ratings1\nParameter Symbol Max Value Unit Notes\nCore and platform supply voltage VDD –0.3 to 1.1 V —\nPLL supply voltage AVDD_CORE0\nAVDD_CORE1\nAVDD_DDR,\nAVDD_LBIU,\nAVDD_PLAT,\nAVDD_SRDS–0.3 to 1.1 V 2\nCore power supply for SerDes transceivers SVDD_SRDS –0.3 to 1.1 V —\nPad power supply for SerDes transceivers XVDD_SRDS –0.3 to 1.1 V —\nDDR2/3 DRAM I/O voltage GVDD –0.3 to 1.98\n–0.3 to 1.65V—\nThree-speed Ethernet I/O, MII management voltage LVDD(eTSEC) –0.3 to 3.63\n–0.3 to 2.75V—\nDUART, system control and power management, I2C, GPIOx8, \nand JTAG I/O voltageOVDD –0.3 to 3.63 V 3\nUSB, eSPI, eSDHC CVDD –0.3 to 3.63\n–0.3 to 2.75\n–0.3 to 1.98V3\nEnhanced local bus I/O voltage and GPIOx8 voltage BVDD –0.3 to 3.63\n–0.3 to 2.75\n–0.3 to 1.98V3\nInput voltage DDR2/DDR3 DRAM signals MVIN –0.3 to (GVDD + 0.3) V 3\nDDR2/DDR3 DRAM reference MVREF –0.3 to (GVDD/2 + 0.3) V 3\nThree-speed Ethernet signals LVIN –0.3 to (LVDD + 0.3) V 3, 4\nEnhanced local bus signals BVIN –0.3 to (BVDD + 0.3) V —\nDUART, SYSCLK, system control and power \nmanagement, I2C, and JTAG signalsOVIN –0.3 to (OVDD + 0.3) V 3\nSerDes XVIN –0.3 to (XVDD + 0.3) V —\nStorage temperature range TSTG –55 to 150 °C—\nNotes:  \n1. Functional operating conditions are given in Table 3 . Absolute maximum ratings are stress ratings only, and functional \noperation at the maximums is not guaranteed. Stresses beyond th ose listed may affect device reliability or cause permanent \ndamage to the device.\n2. AVDD is measured at the input to the filt er and not at the pin of the device.\n3. Caution:  (B,M,L,O,C, X)VIN must not exceed (B,G,L,O, C,X)VDD by more than 0.3 V. This limit may be exceeded for a \nmaximum of 20 ms during power-on reset and power-down sequences.\n4. (M,L,O)VIN and MVREF may overshoot/undershoot to a voltage and for a maximum duration as shown in Figure 7 . \nElectrical Characteristics\nP2020 QorIQ Integrated  Processor Hardware Specifications, Rev. 3\nNXP Semiconductors 312.1.2 Recommended Operating Conditions\nTable 3  provides the recommended operating conditions for this device. Note that the values in Table 3  are the recommended \nand tested operating conditions. Proper device operation outside these conditions is not guaranteed.\nTable 3. Recommended Operating Conditions\nParameter SymbolRecommended \nValueUnit Notes\nCore and platform supply voltage VDD 1.05 ± 50 mV V 1\nPLL supply voltage AVDD_CORE0\nAVDD_CORE1\nAVDD_DDR,\nAVDD_LBIU,\nAVDD_PLAT,\nAVDD_SRDS1.05 ± 50 mV V —\nCore power supply for SerDes transceivers SVDD _SRDS 1.05 ± 50 mV V —\nPad power supply for SerDes transceivers and PCI Express XVDD_SRDS 1.05 ± 50 mV V —\nDDR2 DRAM I/O voltage GVDD 1.8 V ± 100 mV V —\nDDR3 DRAM I/O voltage GVDD 1.5 V ± 75 mV V —\nThree-speed Ethernet I/O voltage (eTSEC) LVDD 3.3 V ± 165 mV\n2.5 V ± 125 mVV—\nDUART, system control and power management, I2C, GPIOx8, and \nJTAG I/O voltageOVDD 3.3 V ± 165 mV V —\nEnhanced local bus I/O and GPIOx8 voltage BVDD 3.3 V ± 165 mV\n2.5 V ± 125 mV\n1.8 V ± 90 mVV—\nUSB, eSPI, eSDHC I/O voltage CVDD 3.3 V ± 165 mV\n2.5 V ± 125 mV\n1.8 V ± 90 mVV4\nInput voltage DDR2/3 DRAM signals MVIN GND to GVDD V—\nDDR2 DRAM reference MVREF GVDD/2 V —\nDDR3 DRAM reference MVREF GVDD/2 V —\nThree-speed Ethernet signals LVIN GND to LVDD V—\n Enhanced local bus signals BVIN GND to BVDD V—\nDUART, SYSCLK, system  control and power \nmanagement, I2C, and JTAG signalsOVIN GND to OVDD V—\nUSB, eSPI, eSDHC CVIN GND to CVDD V—\nSerDes signals XVIN GND to XVDD V—\nP2020 QorIQ Integrated Processor Hardware Specifications, Rev. 3Electrical Characteristics\nNXP Semiconductors 32Figure 7  shows the undershoot and overshoot voltag es at the interfaces of the device\nFigure 7. Overshoot/Undershoot Voltage for BVDD/CVDD/GVDD/LVDD/XVDD/OVDD\nThe core voltage must always be provided at nominal 1.05 V (see Table 3  for actual recommended core  voltage.) V oltage to the \nprocessor interface I/Os ar e provided through separate sets  of supply pins and must be provided at the voltages shown in Table 3 . \nThe input voltage threshold scales with resp ect to the associated  I/O supply voltage. OVDD and LVDD based receivers are simple \nCMOS I/O circuits and satisfy appropri ate LVCMOS type specifications. The SDRA M interface uses a differential receiver \nreferenced the externally supplied MVREF signal (nominally set to GVDD÷2). The DDR DQS receivers cannot be operated in \nsingle-ended fashion. The complement signal must be properly driven and cannot be grounded.Operating\nTemperaturerangeCommercial T\nA\nTJTA= 0 (min) to \nTJ= 125 (max)°C3\nIndustrial TA\nTJTA= –40 (min) to \nTJ= 125 (max)°C3\nNotes:  \n1. Caution:  (B,M,L,O,C, X)VIN must not exceed (B,G,L,O, C,X)VDD by more than 0.3 V. This limit may be exceeded for a \nmaximum of 20 ms during power-on reset and power-down sequences.\n2.Caution: Until VDD reaches its recommended oper ating voltage, if L/C/B/G/OVDD exceeds VDD extra current may be drawn \nby the device.\n3. Minimum temperature is specified with TA; maximum temperature is specified with TJ.\n4. CVDD for eSDHC is limited for 3.3, 2.5, and 1.8 VTable 3. Recommended Operating Conditions (continued)\nParameter SymbolRecommended \nValueUnit Notes\nNote:GND\nGND – 0.3\nGND – 0.7\nNot to Exceed 10%B/C/G/L/X/OVDD + 20%\nB/C/G/L/X/OVDDB/C/G/L/X/OVDD + 5%\nof tCLOCK1\n1. tCLOCK  refers to the clock period associated with the respective interface:VIH\nVIL\nFor I2C and JTAG, tCLOCK  references SYSCLK.\nFor DDR, tCLOCK  references MCLK.\nFor eTSEC, tCLOCK  references EC_GTX_CLK125.\nFor eLBC, tCLOCK  references LCLK.\nFor SerDes XVDD, tCLOCK  references SD_REF_CLK.\nElectrical Characteristics\nP2020 QorIQ Integrated  Processor Hardware Specifications, Rev. 3\nNXP Semiconductors 332.1.3 Output Driver Characteristics\nTable 4  provides information on the characteristics of the output driver strengths. The values  are preliminary estimates.\n2.2 Power Sequencing\nThe device requires its power rails to be applied in a specifi c sequence in order to ensure proper device op eration. These \nrequirements are as follows for power up:\n1. VDD, AVDD, BVDD, LVDD, CVDD, OVDD, SVDD_SRDS , and XVDD_SRDS\n2. GVDD\nAll supplies must be at their stable values within 50 ms.\nItems on the same line have no ordering requirement with respect  to one another. Items on separate lines must be ordered \nsequentially such that voltage ra ils on a previous step must r each 90% of their value before th e voltage rails on the current s tep \nreach 10% of theirs.\nNOTE\nWhile VDD is ramping, current may be supplied from VDD through the device to GVDD. \nNevertheless, GVDD from an external supply should follow the sequencing described \nabove. \nFrom a system standpoint, if any of the I/O power supplies ramp prior to the VDD core \nsupply, the I/Os associated w ith that I/O supply may drive a logic one or zero during power \nup, and extra current may be drawn by the device.\nWARNING\nOnly 100,000 POR cycles are pe rmitted per lifetime of a device.Table 4. Output Drive Capability\nDriver TypeOutput Impedance\n(Ω)Supply\nVoltageNotes\nEnhanced local bus interface, GPIO[0:7] 45\n45\n45BVDD = 3.3 V\nBVDD = 2.5 V\nBVDD = 1.8 V—\nDDR2 signal (programmable) 18 (full-strength mode)\n36 (half-strength mode)GVDD = 1.8 V 1\nDDR 3 signal (programmable) 20 (full-strength mode)\n40 (half-strength mode)GVDD = 1.5 V 1\neTSEC signals 45 LVDD = 2.5/3.3 V —\nDUART, system control, JTAG 45 OVDD = 3.3 V —\nI2C4 5 O VDD = 3.3 V —\nUSB, eSPI, eSDHC 45 CVDD = 3.3 V\nCVDD = 2.5 V\nCVDD = 1.8 V—\nNote:\n1. The drive strength of the DDR2/3 inte rface in half-strength mode is at TJ = 105 °C and at GVDD (min).\nP2020 QorIQ Integrated Processor Hardware Specifications, Rev. 3Electrical Characteristics\nNXP Semiconductors 342.3 Power Characteristics\nThe estimated typical core power consumptio n for the core complex bus (CCB) versus the core frequency for this family of \nQorIQ devices is shown in Table 5 .\n2.3.1 I/O DC Power Supply Recommendation \nTable 6  provides estimated I/O power numbers for each block: DDR, PCI Express, eL BC, eTSEC, serial RapidIO, SGMII, \neSDHC, USB, eSPI, DUART, I2C and GPIO.Table 5. P2020 Core Power Consumption1\nPower ModeCore Frequency \n(MHz)Platform \nFrequency (MHz)VDD \n(V)Junction \nTemperature ( °C)Power\n(W)Notes\nThermal 800 400 1.05 125 5.0 2, 3\nMaximum 6.1 2, 4\nThermal 1000 500 1.05 125 5.3 2, 3Maximum 6.5 2, 4\nThermal 1200 600 1.05 125 5.6 2, 3Maximum 6.9 2, 4\nThermal 1333 667 1.05 125 5.8 2, 3Maximum 7.2 2, 4\nNotes:\n1. This table includes power numbers for the V\nDD and AVDD_n rails.\n2. These values specify the power consumption at nominal vo ltage and apply to all valid processor bus frequencies and \nconfigurations. The values do not include power dissipation for I/O supplies.\n3. Thermal power is the maximum power measured at nominal core voltage (VDD) and maximum operating junction temperature \n(see Table 3 ) while running the Dhrystone 2.1 benchmark and achiev ing 2.3 Dhrystone MIPs/MHz  with one core at 100% \nefficiency and the second core at 50% efficiency. \n4. Maximum power is the maximum power measured at nominal core voltage (VDD) and maximum operating junction \ntemperature (see Table 3 ) while running a test which includes an entirely L1-cache-resident, contrived sequence of \ninstructions which keep all the execution un its busy at with one core at 100% efficiency and the second core at 50% efficiency \nand a typical workload on platform interfaces.\nTable 6. I/O Power Supply Estimated Values\nInterface Parameter Symbol Typical Maximum Unit Notes\nDDR2 400 MHz data rate GVDD (1.8 V) 0.7 1.0 W 1, 2, 3\n533 MHz data rate GVDD (1.8 V) 0.9 1.25 W 1, 2, 3\n667 MHz data rate GVDD (1.8 V) 1.1 1.6 W 1, 2, 3\nDDR3 667 MHz data rate GVDD (1.5 V) 0.7 1.1 W 1, 2, 3\n800 MHz data rate GVDD (1.5 V) 0.8 1.2 W 1, 2, 3, 4\nPCI Express ×1, 2.5 G-baud XVDD (1.05 V) 0.15 0.15 W 1, 2, 3\n×2, 2.5 G-baud XVDD (1.05 V) 0.21 0.21 W 1, 2, 3\n×4, 2.5 G-baud XVDD (1.05 V) 0.32 0.32 W 1, 2, 3\nElectrical Characteristics\nP2020 QorIQ Integrated  Processor Hardware Specifications, Rev. 3\nNXP Semiconductors 352.4 Input Clocks\nThis section discusses the parameters for the input clocks.Serial RapidIO ×1, 2.5 G-baud XVDD (1.05 V) 0.18 0.18 W 1, 2, 3\n×4, 2.5 G-baud XVDD (1.05 V) 0.39 0.39 W 1, 2, 3\nSGMII ×1, 1.25G-baud XVDD (1.05 V) 0.1 0.2 W 1, 2, 3\neLBC 16-bit, 75 MHz BVDD (1.8 V) 0.05 0.09 W 1, 2, 3\nBVDD (2.5 V) 0.08 0.13 W 1, 2, 3\nBVDD (3.3 V) 0.11 0.20 W 1, 2, 3\neTSEC MII, GMII, RGMII, RTBI, \nRMII, TBI, 1588LVDD (2.5 V) 0.07 0.15 W 1, 2, 3, 5\nMII, GMII, TBI, RMII, \n1588LVDD (3.3 V) 0.11 0.20 W 1, 2, 3, 5\neSDHC — CVDD (3.3 V) 0.03 0.04 W 1, 2, 3\nCVDD (2.5 V) 0.02 0.03 W 1, 2, 3\nCVDD (1.8 V) 0.01 0.02 W 1, 2, 3\nUSB — CVDD (3.3 V) 0.05 0.06 W 1, 2, 3\nCVDD (2.5 V) 0.04 0.05 W 1, 2, 3\nCVDD (1.8 V) 0.02 0.03 W 1, 2, 3\neSPI — CVDD (3.3 V) 0.03 0.04 W 1, 2, 3\nCVDD (2.5 V) 0.02 0.03 W 1, 2, 3\nCVDD (1.8 V) 0.01 0.02 W 1, 2, 3\n I2C— O VDD (3.3 V) 0.01 0.02 W 1, 2, 3\nDUART — OVDD (3.3 V) 0.01 0.02 W 1, 2, 3\nGPIO [0:7] ×8 OVDD (3.3 V) 0.01 0.02 W 1, 2, 3, 6\nGPIO [8:15] ×8 BVDD (1.8 V) 0.01 0.02 W 1, 2, 3, 6\nBVDD (2.5 V) 0.01 0.02 W 1, 2, 3, 6\nBVDD (3.3 V) 0.01 0.02 W 1, 2, 3, 6\nNotes:  \n1.The maximum value is dependent on actual use case such as  what application, external components used, environmental \nconditions such as temperature voltage and frequency. Th is is not intended to be the maximum guaranteed current. \nDepending on use case different result is expected.\n2. The typical value are estimates based on simu lations at nominal recommended core voltage (VDD) and assuming 65 C \njunction temperature.\n3. The maximum value are estimates based on simulations at nominal recommended core voltage (VDD) and assuming 105 C \njunction temperature.\n4. 800 Mbps data rate only supported on DDR3.\n5. The current values are per each eTSEC used.6. GPIO ×8 support on OVDD and ×8 on BVDD rail supply.Table 6. I/O Power Supply Estimated Values (continued)\nInterface Parameter Symbol Typical Maximum Unit Notes\nP2020 QorIQ Integrated Processor Hardware Specifications, Rev. 3Electrical Characteristics\nNXP Semiconductors 362.4.1 System Clock Timing\nTable 7  provides the system clock (SYSCLK)  DC specifications for the device.\nTable 8  provides the system clock (SYSCLK) AC timing specifications for the device.\n2.4.2 SYSCLK and Spread Spectrum Source Recommendations\nSpread spectrum clock sources are an incr easingly popular way to control electroma gnetic interference  emissions (EMI) by \nspreading the emitted noi se to a wider spectrum and reducing the peak no ise magnitude in order to meet industry and \ngovernment requirements. These clock sources intentionally add l ong-term jitter in order to diff use the EMI spectral content. \nThe jitter specification given in Table 8  considers short-term (cycle-t o-cycle) jitter only and the clock generator’s cycle-to-cycle \noutput jitter should meet the device input cycle-to-cycle jitte r requirement. Frequency modulation and spread are separate Table 7. SYSCLK DC Electrical Characteristics (OVDD = 3.3 V ± 165 mV)\nParameter Symbol Min Typical Max Unit Notes\nHigh-level input voltage VIH 2.0 — — V1\nLow-level input voltage VIL —— 0 . 8 V 1\nInput capacitance CIN — 7 15 pf —\nInput current (VIN= 0 V or VIN = VDD) IIN —— ± 5 0 μA2\nNote:\n1. The max VIH, and min VIL values can be found in Table 3  \n2. The symbol VIN, in this case, represents the OVIN symbol referenced in Table 3\nTable 8. SYSCLK AC Ti ming Specifications\nAt recommended operating conditions (see Table 3 ) with OVDD = 3.3 V ± 165 mV.\nParameter/Condition Symbol Min Typ Max Unit Notes\nSYSCLK frequency fSYSCLK 64.00 — 100 MHz 1, 2\nSYSCLK cycle time tSYSCLK 10 — 15.6 ns 1, 2\nSYSCLK duty cycle tKHK/tSYSCLK 40 — 60 % 2\nSYSCLK slew rate — 1 — 4 V/ns 3SYSCLK peak period jitter — — — ±150 ps —SYSCLK jitter phase noise at –56 dBc — — — 500 KHz 4AC input swing limits at 3.3 V OV\nDD ΔVAC 1.9 — — V —\nNotes:\n1. Caution: The CCB_clk to SYSCLK ratio and e500 core to CCB_clk ratio settings must be chosen such that the resulting \nSYSCLK frequency, e500 core frequency, and CCB_clk frequen cy do not exceed their respective maximum or minimum \noperating frequencies.\n2. Measured at the rising edge and/or the falling edge at OVDD÷2. \n3. Slew rate as measured from ±0.3 ΔVAC at center of peak-to-peak voltage at clock input.\n4. Phase noise is calculated as FFT of TIE jitter.\nElectrical Characteristics\nP2020 QorIQ Integrated  Processor Hardware Specifications, Rev. 3\nNXP Semiconductors 37concerns, and the device is compatible with spread spectrum sources if the re commendations listed in Table 9  are observed.\nCAUTION\nThe processor’s minimum and maximum SYSCLK, core, and VCO frequencies must not \nbe exceeded regardless of the type of cloc k source. Therefore, systems in which the \nprocessor is operated at its maximum rated e5 00 core frequency should avoid violating the \nstated limits by using down-spreading only.\n2.4.3 Real Time Clock Timing\nThe RTC input is sampled by the platform cl ock (CCB clock). The output of the sampling la tch is then used as an input to the \ncounters of the PIC and the TimeBase unit of the e500. There is no jitter specificat ion. The minimum pulse width of the RTC \nsignal must be greater than 2 × the period of the CCB clock. That  is, minimum clock high time is 2 × tCCB, and minimum clock \nlow time is 2 × tCCB. There is no minimum RTC frequency; RTC may be grounded if not needed.\n2.4.4 eTSEC Gigabit Reference Clock Timing\nTable 10  provides the eTSEC gigabit reference clocks DC electrical characteristics for RGMII, GMII at LVDD = 2.5 V .Table 9. SYSCLK Spread Spectrum Clock Source Recommendations\nAt recommended operating conditions. See Table 3 .\nParameter Min Max Unit Notes\nFrequency modulation — 60 kHz —\nFrequency spread — 1.0 % 1, 2\nNote:  \n1. SYSCLK frequencies resulting from frequency spreading, and the resulting core and VCO frequencies, must meet the \nminimum and maximum specifications given in Table 8 .\n2. Maximum spread spectrum frequency may not result in exceeding any maximum operating frequency of the device\nTable 10. eTSEC Gigabit Reference Clock DC Electrical Characteristics RGMII, GMII at LVDD = 2.5 V\nParameter Symbol Min Max Unit Notes\nHigh-level input voltage VIH 1.70 — V 1\nLow-level input voltage VIL —0 . 7 0 V 1\nInput current (VIN = 0 V or VIN = VDD) IIN — ±40 μA2\nNote:\n1. The max VIH, and min VIL values can be found in Table 3 .\n2. The symbol VIN, in this case, represents the OVIN symbol referenced in Table 3 .\nP2020 QorIQ Integrated Processor Hardware Specifications, Rev. 3Electrical Characteristics\nNXP Semiconductors 38Table 11  provides the eTSEC gigabit reference clocks  DC electrical characteristics for GMII LVDD = 3.3 V .\nTable 12  provides the eTSEC gigabit reference clocks (EC_ GTX_CLK125) AC timing specifications for the device.\n2.4.5 DDR Clock Timing\nTable 7  provides the system clock (DDRCLK) DC specifications for the device.Table 11. eTSEC Gigabit Reference Clock DC Electrical Characteristics GMII LVDD = 3.3 V\nParameter Symbol Min Max Unit Notes\nHigh-level input voltage VIH 1.90 — V 1\nLow-level input voltage VIL —0 . 9 0V 1\nInput current (VIN = 0 or VIN = VDD)IIN —± 4 0 μA2\nNote:\n1. The max VIH, and min VIL values can be found in Table 3 .\n2. The symbol VIN, in this case, represents the OVIN symbol referenced in Table 3 .\nTable 12. EC_GTX_CLK125 AC Timing Specifications\nParameter/Condition Symbol Min Typical Max Unit Notes\nEC_GTX_CLK125 frequency tG125 125 - 100 \nppm125 125 + 100 \nppmMHz —\nEC_GTX_CLK125 cycle time tG125 —8 — n s —\nEC_GTX_CLK rise and fall time \nLVDD = 2.5 V\nLVDD = 3.3 VtG125R /tG125F ——\n0.75\n1.0ns 1\nEC_GTX_CLK125 duty cycle\nGMII, TBI\n1000Base-T for RGMII, RTBItG125H /tG125\n45\n47—\n55\n53%2\nEC_GTX_CLK125 jitter — — — ±150 ps 2\nNotes:\n1. Rise and fall times for EC_GTX_CLK125 are measured from 0.5 and 2.0 V for LVDD= 2.5 V, and from 0.6 and 2.7 V for \nLVDD=3 . 3V .\n2. EC_GTX_CLK125 is used to generate the GTX clock for the eTSEC transmitter with 2% degradation. EC_GTX_CLK125 duty \ncycle can be loosened from  47%/53% as long as the PHY device can to lerate the duty cycle ge nerated by the eTSEC \nGTX_CLK. See Section 2.10.2.5, “RGMII and RTBI AC Timing Specifications,”  for duty cycle for 10Base-T and 100Base-T \nreference clock.\nTable 13. DDRCLK DC Electric al Characteristics (OVDD = 3.3 V ± 165 mV)\nParameter Symbol Min Typical Max Unit Notes\nHigh-level input voltage VIH 2.0 — OVDD + 0.3 V —\nLow-level input voltage VIL –0.3 — 0.8 V —\nInput capacitance CIN —71 5 p f —\nInput current (VIN = 0 V or VIN = VDD) IIN —— ± 5 0 μA1\nNote:\n1. The symbol VIN, in this case, represents the OVIN symbol referenced in Table 2  and Table 3 .\nElectrical Characteristics\nP2020 QorIQ Integrated  Processor Hardware Specifications, Rev. 3\nNXP Semiconductors 39Table 14  provides the DDR clock (DDRCLK) AC  timing specifications for the device.\n2.4.6 Other Input Clocks\nFor information on the input clocks of other functional blocks of the platform such as SerDes  and eTSEC, see their specific \nsections in this document.\n2.5 RESET Initialization\nThis section describes the AC electrical specifications for the RESET initialization timing requirements of the device. Table 15  \nprovides the RESET initialization AC timing specifications.Table 14. DDRCLK AC Timing Spec ifications\nAt recommended operating conditions with OVDD of 3.3 V ± 5%.\nParameter/Condition Symbol Min Typical Max Unit Notes\nDDRCLK frequency fDDRCLK 66.7 — 100 MHz 1, 2\nDDRCLK cycle time tDDRCLK 10 — 15 ns 1, 2\nDDRCLK duty cycle tKHK/tDDRCLK 40 — 60 % 2\nDDRCLK slew rate — 1 — 4 V/ns 3DDRCLK peak period jitter — — — ±150 ps —DDRCLK jitter phase noise at –56 dBc — — — 500 KHz 4AC Input Swing Limits at 3.3 V OV\nDD ΔVAC 1 . 9 ——V —\nNotes:\n1.Caution: The DDR complex clock to DDRCLK ratio settings must be chosen such that the resulting DDR complex clock \nfrequency does not exceed the maximum or minimum operating frequencies. \n2. Measured at the rising edge and/or the falling edge at OVDD÷2. \n3. Slew rate as measured from ±0.3 ΔVAC at center of peak to p eak voltage at clock input.\n4. Phase noise is calculated as FFT of TIE jitter.\nTable 15. RESET Initializati on Timing Specifications\nParameter Min Max Unit Notes\nRequired assertion time of HREST 100 — μs—\nMinimum assertion time for SRESET 3 — SYSCLKs 1\nPLL input setup time  with stable SYSCLK before HRESET  negation 100 — μs—\nInput setup time for POR configuratio ns (other than PLL configuration) \nwith respect to negation of HRESET  4 — SYSCLKs 1\nInput hold time for all POR configurat ions (including PLL configuration) \nwith respect to negation of HRESET  2 — SYSCLKs 1\nMaximum valid-to-high impedance time for actively driven POR \nconfigurations with res pect to negation of HRESET  — 5 SYSCLKs 1, 2\nNote:\n1. SYSCLK is the primary clock input for the device .\n2. HRESET should have a rise time of no more than one SYSCLK cycle.\nP2020 QorIQ Integrated Processor Hardware Specifications, Rev. 3Electrical Characteristics\nNXP Semiconductors 40Table 16  provides the PLL lock times.\n2.6 Power-on Ramp Rate\nThis section describes the AC electrical  specifications for the power-on ramp ra te requirements. Controlling the maximum \nPower-On Ramp Rate is required to avoid falsely triggering the ESD circuitry. Table 17  provides the power supply ramp rate \nspecifications.\n2.7 DDR2 and DDR3 SDRAM\nThis section describes the DC and AC electrical specifications fo r the DDR SDRAM interface of the device. DDR2 and DDR3 \nshare the same AC timing specifications. Note that DDR2 SDRAM is GVDD(typ) = 1.8 V and DDR3 SDRAM is \nGVDD(typ) = 1.5 V . \n2.7.1 DDR2 and DDR3 SDRAM Interface  DC Electrical Characteristics\nTable 18  provides the recommended operating conditions for the DDR SDRAM controller when interfacing to DDR2 SDRAM.\n1Table 16. PLL Lock Times\nParameter Min Max Unit Notes\nCore PLL lock times — 100 μs—\nPlatform PLL lock time — 100 μs—\nDDR PLL lock times — 100 μs—\nEnhanced local bus PLL — 100 μs—\nTable 17. Power Supply Ramp Rate\nParameter Min Max Unit Notes\nRequired ramp rate for all voltage supplies (including OVDD/CVDD/ \nGVDD/BVDD/SVDD/LVDD, All VDD supplies, MVREF and all AVDD supplies.)— 36000 Volts/Sec 1, 2\nNote:\n1. Ramp rate is specified as a linear ramp from 10 to 90%. If non-linear (e.g. exponential), the maximum rate of change from \n200 to 500 mV is the most critical as this range might falsely trigger the ESD circuitry. \n2. Over full recommended operating temperature range Table 3 .\nTable 18. DDR2 SDRAM DC Electr ical Characteristics for GVDD(typ) = 1.8 V1\nParameter Symbol Min Max Unit Notes\nI/O reference voltage MVREF 0.49 ×GVDD 0.51 × GVDD V 2, 3, 4\nInput high voltage VIH MVREF + 0.125 — V 5\nInput low voltage VIL —M VREF–0 . 1 2 5 V 5\nOutput high current (VOUT = 1.370 V) IOH — –13.4 mA 6\nOutput low current (VOUT = 0.330 V) IOL 13.4 — mA 6\nElectrical Characteristics\nP2020 QorIQ Integrated  Processor Hardware Specifications, Rev. 3\nNXP Semiconductors 41Table 19  provides the recommended operating conditions for the DDR SDRAM controller when interfacing to DDR3 SDRAM.Output leakage current IOZ –50 50 μA7\nNotes:\n1. GVDD is expected to be within 50 mV of the DRAM GVDD at all times. The DRAM’s and memory controller’s voltage supply \nmay or may not be from the same source.\n2. MVREF is expected to be equal to 0.5 × GVDD and to track GVDD DC variations as measured at the receiver. Peak-to-peak \nnoise on MVREF may not exceed the MVREF DC level by more than ±1% of GVDD (for example, ±18 mV).\n3. VTT is not applied directly to the device. It is the supply to which far end signal termination is made and is expected to be \nequal to MVREF. This rail should track variations in the DC level of MVREF.\n4. The voltage regulator for MVREFn must be able to supply up to 1500 μA.\n5. Input capacitance load for DQ, DQS, and DQS  are available in the IBIS models.\n6. Refer to the IBIS model for the complete output IV curve characteristics.\n7. Output leakage is measured with all outputs disabled, 0 V ≤ VOUT ≤ GVDD.\nTable 19. DDR3 SDRAM Interface DC Electrical Characteristics for GVDD(typ) = 1.5 V1\nParameter/Condition Symbol Min Max Unit Note\nI/O reference voltage MVREF 0.49 ×GVDD 0.51 × GVDD V 2, 3, 4\nInput high voltage VIH MVREF+ 0.100 GVDD V5\nInput low voltage VIL GND MVREF–0 . 1 0 0 V 5\nI/O leakage current IOZ –50 50 μA6\nNotes:\n1. GVDD is expected to be within 50 mV of t he DRAM’s voltage supply at all times. The DRAM’s and memory controller’s voltage \nsupply may or may not be from the same source.\n2. MVREF is expected to be equal to 0.5 × GVDD and to track GVDD DC variations as measured at the receiver. Peak-to-peak \nnoise on MVREF may not exceed the MVREF DC level by more than ±1% of GVDD (for example, ±15 mV).\n3. VTT is not applied directly to the device. It is the supply to which far end signal termination is made, and it is expected to be \nequal to MVREFn  with a min value of  MVREFn – 0.04 and a max value of MVREFn + 0.04. VTT should track variations in the \nDC level of MVREFn. \n4. The voltage regulator for MVREFn must be able to supply up to125 μA current.\n5. Input capacitance load for DQ, DQS, and DQS  are available in the IBIS models.\n6. Output leakage is measured with all outputs disabled, 0 V ≤ VOUT ≤ GVDD.Table 18. DDR2 SDRAM DC Electr ical Characteristics for GVDD(typ) = 1.8 V1\nParameter Symbol Min Max Unit Notes\nP2020 QorIQ Integrated Processor Hardware Specifications, Rev. 3Electrical Characteristics\nNXP Semiconductors 42Table 20  provides the DDR Controller inte rface capacitance for DDR2 and DDR3.\nTable 21  provides the current dr aw characteristics for MVREF.\n2.7.2 DDR2 and DDR3 SDRAM Interf ace AC Timing Specifications\nThis section provides the AC timing specifications for the DD R SDRAM controller interface. The DDR controller supports both \nDDR2 and DDR3 memories. Note that the required GVDD(typ) voltage is 1.8 V or 1.5 V when interfacing to DDR2 or DDR3 \nSDRAM respectively.\n2.7.2.1 DDR2 and DDR3 SDRAM Interface Input AC Timing Specifications\nTable 22 , Table 23 , and Table 24  provide the input AC timing specifications for the DDR controller.Table 20. DDR2 DDR3 SDRAM Capacitance for GVDD(typ) = 1.8 V and 1.5 V\nParameter/Condition Symbol Min Max Unit Notes\nInput/output capacitance: DQ, DQS, DQS CIO 6 8 pF 1, 2\nDelta input/output capac itance: DQ, DQS, DQS CDIO — 0.5 pF 1, 2\nNote:\n1. This parameter is sampled. GVDD = 1.8 V ± 0.1 V (for DDR2), f = 1 MHz, TA =2 5° C ,  VOUT = GVDD÷2, VOUT \n(peak-to-peak) = 0.2 V.\n2. This parameter is sampled. GVDD = 1.5 V ± 0.075 V (for DDR3), f = 1 MHz, TA =2 5° C ,  VOUT = GVDD÷2, VOUT \n(peak-to-peak) = 0.150 V. \nTable 21. Current Draw Characteristics for MVREF\nParameter/Condition Symbol Min Max Unit Note\nCurrent draw for DDR2 SDRAM for MVREF MVREF — 1500 μA1\nCurrent draw for DDR3 SDRAM for MVREF MVREF — 1250 μA1\nNote:\n1. The voltage regulator for MVREF must be able to supply up to 1500 μA current.\nTable 22. DDR2 SDRAM Input AC Timing  Specifications fo r 1.8-V Interface\nAt recommended operating conditions (see Table 3 ).\nParameter Symbol Min Max Unit Notes\nAC input low voltage >533 Mbps data rate VILAC —M VREF – 0.20 V —\n≤533 Mbps data rate — MVREF – 0.25 —\nAC input high voltage >533 Mbps data rate VIHAC MVREF + 0.20 — V —\n≤533 Mbps data rate MVREF + 0.25 — —\nTable 23. DDR3 SDRAM Input AC Timing  Specifications fo r 1.5-V Interface\nAt recommended operating conditions (see Table 3 ).\nParameter Symbol Min Max Unit Notes\nAC input low voltage VIL —M VREF – 0.175 V —\nAC input high voltage VIH MVREF + 0.175 — V —\nElectrical Characteristics\nP2020 QorIQ Integrated  Processor Hardware Specifications, Rev. 3\nNXP Semiconductors 43Figure 8  shows the DDR2 and DDR3 SDRAM interface input ti ming diagram.\nFigure 8. DDR2 and DDR3 SDRAM Interface Input Timing DiagramTable 24. DDR2 and DDR3 SDRAM Interface Input AC Timing Specifications\nAt recommended operating conditions (see Table 3 ).\nParameter/Condition Symbol Min Max Unit Notes\nController Skew for MDQS—MDQ/MECC tCISKEW — — ps 1, 2\n800 Mbps data rate –350 350 ps 1, 2667 Mbps data rate –390 390 ps 1, 2\n533 Mbps data rate –450 450 ps 1, 2\n400 Mbps data rate –515 515 ps 1, 2\nTolerated Skew for MDQS—MDQ/MECC t\nDISKEW — — ps 1, 2\n800 Mbps data rate –275 275 ps 1, 2667 Mbps data rate –360 360 ps 1, 2533 Mbps data rate –488 488 ps 1, 2400 Mbps data rate –735 735 ps 1, 2\nNotes:\n1. t\nCISKEW  represents the total amount  of skew consumed by the controller between MDQS[ n] and any corresponding bit that \nis captured with MDQS[ n]. This must be subtracted from the total timing budget.\n2. The amount of skew that can be tolerated from MDQS to a corresponding MDQ signal is called tDISKEW .This can be \ndetermined by the following equation: tDISKEW  = ± (T ÷4 – abs(tCISKEW )) where T is the clock period and abs(tCISKEW ) is the \nabsolute value of tCISKEW . \nMCK [n]\nMCK[n]\ntMCK\nMDQ[x]MDQS[n]\ntDISKEWD1 D0\ntDISKEWtDISKEW\nP2020 QorIQ Integrated Processor Hardware Specifications, Rev. 3Electrical Characteristics\nNXP Semiconductors 442.7.2.2 DDR2 and DDR3 S DRAM Interface Output AC  Timing Specifications\nTable 25  contains the output AC timing ta rgets for the DDR SDRAM interface. \nTable 25. DDR2 and DDR3 SDRAM Ou tput AC Timing Specifications\nAt recommended operating conditions (see Table 3 ).\nParameter Symbol1Min Max Unit Notes\nMCK[ n] cycle time tMCK 2.5 5 ns 2\nADDR/CMD output setup with respect to MCK tDDKHAS ns\n800 Mbps data rate 0.767 — 3, 7\n667 Mbps data rate .950 — 3533 Mbps data rate 1.33 — 3, 4400 Mbps data rate 1.8 — 3, 4\nADDR/CMD output hold with respect to MCK t\nDDKHAX ns\n800 Mbps data rate 0.767 — 3, 7\n667 Mbps data rate .950 — 3533 Mbps data rate 1.33 — 3, 4400 Mbps data rate 1.8 — 3, 4\nMCS\n[n] output setup with respect to MCK tDDKHCS ns\n800 Mbps data rate 0.767 — 3, 7\n667 Mbps data rate .950 — 3533 Mbps data rate 1.33 — 3, 4400 Mbps data rate 1.8 — 3, 4\nMCS\n[n] output hold with respect to MCK tDDKHCX ns\n800 Mbps data rate 0.767 — 3, 7\n667 Mbps data rate .950 — 3533 Mbps data rate 1.33 — 3, 4400 Mbps data rate 1.8 — 3, 4\nMCK to MDQS Skew\n800 Mbps data rate\n667 Mbps data rate\n533 Mbps data rate400 Mbps data ratet\nDDKHMH\n–0.525\n–0.600\n–0.600–0.6000.525\n0.600\n0.6000.600ns\n5, 7\n5\n4, 54, 5\nMDQ/MECC/MDM output setup with respect \nto MDQSt\nDDKHDS ,\ntDDKLDSps\n800 Mbps data rate 225 — 6, 7\n667 Mbps data rate 300 — 6533 Mbps data rate 388 — 4, 6400 Mbps data rate 550 — 4, 6\nMDQ/MECC/MDM output hold with respect to \nMDQSt\nDDKHDX ,\ntDDKLDXps\n800 Mbps data rate 225 — 6, 7\n667 Mbps data rate 300 — 6533 Mbps data rate 388 — 4, 6400 Mbps data rate 550 — 4,6\nMDQS preamble t\nDDKHMP 0.9 × tMCK —n s —\nElectrical Characteristics\nP2020 QorIQ Integrated  Processor Hardware Specifications, Rev. 3\nNXP Semiconductors 45NOTE\nFor the ADDR/CMD setup and hold specifications in Table 25 , it is assumed that the clock \ncontrol register is set to adjust th e memory clocks by ½ applied cycle.\nFigure 9  shows the DDR2 and DDR3 SDRAM output timing  for the MCK to MDQS skew measurement (tDDKHMH ).\nFigure 9. Timing Diagram for tDDKHMHMDQS postamble tDDKHME 0.4 × tMCK 0.6 × tMCK ns —\nNotes:\n1. The symbols used for timing specifications follow the pattern of t(first two letters of functional block)(signal)(state)(reference)(state)  for \ninputs and t(first two letters of functional bl ock)(reference)(state)(signal)(state)  for outputs. Output hold time can be read as DDR timing \n(DD) from the rising or falling edge of the reference clock (KH or KL) until the output went invalid (AX or DX). For example, \ntDDKHAS  symbolizes DDR timing (DD) for the time tMCK memory clock reference (K) goes from the high (H) state until outputs \n(A) are setup (S) or output valid time. Also, tDDKLDX  symbolizes DDR timing (DD) for the time tMCK memory clock reference \n(K) goes low (L) until data outputs (D) are invalid (X) or data output hold time.\n2. All MCK/MCK  and MDQS/MDQS  referenced measurements are made fr om the crossing of the two signals.\n3. ADDR/CMD includes all DDR SDRAM output signals except MCK/MCK , MCS , and MDQ/MECC/MDM/MDQS.\n4. Note that minimum data rate for DDR3 is 667 MHz.\n5.  tDDKHMH follows the symbol conventions described in note 1. For example, tDDKHMH describes the DDR timing (DD) from the \nrising edge of the MCK[n] clock (KH) until the MDQS signal is valid (MH). tDDKHMH  can be modified through control of the \nMDQS override bits (called WR_DATA_DELAY) in the TIMING_CFG_2  register. This is typically set to the same delay as in \nDDR_SDRAM_CLK_CNTL[CLK_ADJUST]. The timing parameters lis ted in the table assume that these two parameters \nhave been set to the same adjustment value. See the P2020 QorIQ Reference Manual  for a description and understanding \nof the timing modifications enabled by use of these bits. \n6. Determined by maximum possible skew between a data st robe (MDQS) and any corresponding bit of data (MDQ), ECC \n(MECC), or data mask (MDM). The data strobe must be centered inside of the data ey e at the pins of the microprocessor.\n7. DDR3 only.Table 25. DDR2 and DDR3 SDRAM Output AC Timing Specifications (continued)\nAt recommended operating conditions (see Table 3 ).\nParameter Symbol1Min Max Unit Notes\nMDQSMCK[n]\nMCK[n]\ntMCK\ntDDKHMHmax) \ntDDKHMH(min) \nMDQS\nP2020 QorIQ Integrated Processor Hardware Specifications, Rev. 3Electrical Characteristics\nNXP Semiconductors 46Figure 10  shows the DDR SDRAM output timing diagram.\nFigure 10. DDR2 and DD3 SDRAM  Output Timing Diagram\nFigure 11  provides the AC test load for the DDR bus.\nFigure 11. DDR AC Test Load\n2.8 eSPI\nThis section describes the DC and AC electrical specificatio ns for the eSPI.\n2.8.1 eSPI DC Electrical Characteristics\nTable 26  provides the DC electrical characteristic s for the eSPI interface operating at CVDD = 3.3 V .\nTable 26. SPI DC Electrical Characteristics (3.3 V)\nParameter Symbol Min Max Unit Note\nHigh-level input voltage VIH 2— V1\nLow-level input voltage VIL —0 . 8V 1ADDR/CMDtDDKHAS , tDDKHCS\ntDDKLDStDDKHDS\nMDQ[x]MDQS[n]MCK [n]\nMCK[n]\ntMCK\ntDDKLDX\ntDDKHDXD1 D0tDDKHAX , tDDKHCX\nWrite A0 NOOP\ntDDKHMEtDDKHMHtDDKHMP\nOutput Z0 = 50 Ω GVDD/2\nRL = 50 Ω\nElectrical Characteristics\nP2020 QorIQ Integrated  Processor Hardware Specifications, Rev. 3\nNXP Semiconductors 47Table 27  provides the DC electrical characteristic s for the eSPI interface operating at CVDD = 2.5 V .\nTable 28  provides the DC electrical characteristic s for the eSPI interface operating at CVDD = 1.8 V .Input current (VIN = 0 V or VIN = CVDD) IIN —± 7 0 μA2\nHigh-level output voltage \n(CVDD = min, IOH = –2 mA)VOH 2.4 — V —\nLow-level output voltage \n(CVDD = min, IOL = 2 mA)VOL —0 . 4V—\nNote:\n1. The min VILand max VIH values are based on the respective min and max CVIN values found in Table 3 .\n2. The symbol VIN, in this case, represents the CVIN symbol referenced in Section 2.1.2, “Recommended Operating Conditions. ”\nTable 27. SPI DC Electrical Characteristics (2.5 V)\nParameter Symbol Min Max Unit Note\nHigh-level input voltage VIH 1.7 — V 1\nLow-level input voltage VIL —0 . 7V1\nInput current (VIN = 0 V or VIN = CVDD) IIN —± 7 0 μA2\nHigh-level output voltage (CVDD = min, IOH = –1 mA) VOH 2.0 — V —\nLow-level output voltage (CVDD = min, IOL = 1 mA) VOL —0 . 4V—\nNote:\n1. The min VILand max VIH values are based on the respective min and max CVIN values found in Table 3 .\n2. The symbol VIN, in this case, represents the CVIN symbol referenced in Section 2.1.2, “Recommended Operating Conditions.”\nTable 28. SPI DC Electrical Characteristics (1.8 V)\nParameter Symbol Min Max Unit Note\nHigh-level input voltage VIH 1.25 — V 1\nLow-level input voltage VIL —0 . 6V1\nInput current (VIN = 0 V or VIN = CVDD)IIN —± 7 0 μA2\nHigh-level output voltage (CVDD = min, IOH = –0.5 mA) VOH 1.35 — V —\nLow-level output voltage (CVDD = min, IOL = 0.5 mA) VOL —0 . 4V—\nNote:\n1. The min VILand max VIH values are based on the respective min and max CVIN values found in Table 3 .\n2. The symbol VIN, in this case, represents the CVIN symbol referenced in Section 2.1.2, “Recommended Operating Conditions”Table 26. SPI DC Electrical Characteristics (3.3 V) (continued)\nParameter Symbol Min Max Unit Note\nP2020 QorIQ Integrated Processor Hardware Specifications, Rev. 3Electrical Characteristics\nNXP Semiconductors 482.8.2 eSPI AC Timing Specifications\nTable 29  provides the eSPI input and output AC timing specifications.\nFigure 12  provides the AC test  load for the eSPI.\nFigure 12. eSPI AC Test Load\nFigure 13  represents the AC timing from Table 29 . Note that although the specifications generally reference the rising edge of \nthe clock, these AC timing diag rams also apply when the fall ing edge is the active edge.Table 29.  eSPI AC Timing Specifications1\nCharacteristic Symbol Min Max Unit Note\nSPI_MOSI output—Master data (internal clock) hold time tNIKHOX\ntNIKHOX0.5\n3.0—\n—ns 1, 2, 3\nSPI_MOSI output—Master data (internal clock) delay tNIKHOV\ntNIKHOV—6 . 0\n10ns 1, 2, 3\nSPI_CS outputs—Master data (internal clock) hold time tNIKHOX2 0 — ns 1, 2\nSPI_CS outputs—Master data (internal clock) delay tNIKHOV2 — 6.0 ns 1, 2\nSPI inputs—Master data (internal clock) input setup time tNIIVKH 5.75 — ns 4\nSPI inputs—Master data (internal clock) input hold time tNIIXKH 0— n s 4\nNotes:\n1. Output specifications are measured from the 50% level of t he CLK to the 50% level of the signal. Timings are measured at \nthe pin.\n2. The symbols used for timing specifications follow the pattern of t(first two letters of functional block)(signal)(state) (reference)(state)  for \ninputs and t(first two letters of functional bl ock)(reference)(state)(signal)(state)  for outputs. For example, tNIKHOV  symbolizes the NMSI \noutputs internal timing (NI) for the time tSPI memory clock reference (K) goes from the high state (H) until outputs (O) are \nvalid (V). \n3. The greater of the two output timings for tNIKHOX and tNIKHOV  are used when the SPCOM[RxDelay] bit of eSPI Command \nRegister is set. For example, the tNIKHOX is 3.0ns and tNIKHOV  is 10ns if SPCOM[RxDelay] is set.\n4. For Windbond Flash dual-output mode both SPI_MOSI and SPI_MISO are inputs.\nOutput Z0 = 50 Ω CDVDD/2\nRL = 50 Ω\nElectrical Characteristics\nP2020 QorIQ Integrated  Processor Hardware Specifications, Rev. 3\nNXP Semiconductors 49Figure 13  shows the eSPI timing in master mode (internal clock).\nFigure 13. eSPI AC Timing in Master Mode (Internal Clock) Diagram\n2.9 DUART\nThis section describes the DC and AC electrical specifications for the DUAR T interface of the device.\n2.9.1 DUART DC Electrical Characteristics\nTable 30  provides the DC electrical ch aracteristics for the DUART interface.\nTable 30. DUART DC Electrical Characteristics \nParameter Symbol Min Max Unit Note\nHigh-level input voltage VIH 2— V 1\nLow-level input voltage VIL —0 . 8 V 1\nInput current (OVIN = GND or OVIN = OVDD) IIN —± 4 0  μA2\nHigh-level output voltage (OVDD = min, IOH = –2 mA) VOH 2.4 — V —\nLow-level output voltage (OVDD = min, IOL = 2mA) VOL —0 . 4 V —\nNote:\n1. The min VILand max VIH values are based on the respective min and max OVIN values found in  Table 3.\n2. The symbol OVIN represents the input voltage of the supply. It is referenced in Table 2 and Table 3.SPICLK (output) \ntNIIXKH\ntNIKHOVInput Signals:\nSPIMISO\n(See Note)\nOutput Signals:\nSPIMOSI\n(See Note)tNIIVKH\nOutput Signals:\nSPI_CS[0:3]\n(See Note)tNIKHOV2 tNIKHOX2tNIKHOX\nNote:  The clock edge is selectable on eSPI.\nP2020 QorIQ Integrated Processor Hardware Specifications, Rev. 3Electrical Characteristics\nNXP Semiconductors 502.9.2 DUART AC Electrical Specifications\nTable 31  provides the AC timing para meters for the DUART interface.\n2.10 Ethernet: Enhanced Th ree-Speed Ethernet (eTSEC),\nMII Management\nThis section provides the AC and DC electrical characteristics for enhanced th ree-speed Ethernet controller, and MII \nmanagement.\n2.10.1 Enhanced Three-Speed Ethernet Controller (eTSEC) \n(10/100/1000 Mbps)— GMII/S GMII/MII/TBI/RGMII/RTBI/RMII \nElectrical Characteristics\nThe electrical characteristics  specified here apply to  the following interfaces:\n• All gigabit media independent interface (GMII)\n• Serial gigabit media inde pendent interface (SGMII)\n• Media independen t interface (MII)\n• Ten-bit interface (TBI)• Reduced gigabit media independent interface (RGMII)\n• Reduced ten-bit interface (RTBI)\n• Reduced media independent interface (R MII) signals except management data input/output (MDIO)  and management \ndata clock (MDC). \nThe RGMII and RTBI interfaces are defined for 2.5 V , while th e GMII, MII, RMII, and TBI inte rfaces can be operated at 3.3 \nor 2.5 V . Whether the GMII, MII, or TBI interface is operated at 3.3 or 2.5 V , th e timing is compliant with IEEE Std 802.3™. \nThe interfaces conform to specifications, as follows:\n• SGMII interfaces conform (with exceptions) to the Serial Gigabit Media-Independent Interface (SGMII) Specification, \nVersion 1.8 .\n• RGMII and RTBI interfaces conform to the Reduced Gigabit Media-Independent Interface (RGMII) Specification, \nVersion 1.3  (12/10/2000).\n• The RMII interface conforms to the RMII Consortium RMII Specification, Version 1.2  (3/20/1998).\nThe electrical characteristics for MDIO and MDC are specified in Section 2.10.7, “Ethernet Ma nagement Interface Electrical \nCharacteristics .”Table 31. DUART AC Timing Specifications\nParameter Value Unit Notes\nMinimum baud rate CCB clock/1,048,576 baud 1\nMaximum baud rate CCB clock/16 baud 1, 2Notes:\n1. CCB clock refers to the platform clock.\n2. The actual attainable baud rate is limit ed by the latency of interrupt processing.\nElectrical Characteristics\nP2020 QorIQ Integrated  Processor Hardware Specifications, Rev. 3\nNXP Semiconductors 512.10.1.1 IEEE 1588, GMII, MII, TBI, RGM II, RMII, and RTBI DC Electrical \nCharacteristics\nAll IEEE 1588, GMII, MII, TBI, RGMII, RM II, and RTBI drivers and receivers comply  with the DC parametric attributes \nspecified in Table 32  and Table 33 . The RGMII and RTBI signals are based on a 2.5-V CMOS interface voltage as defined by \nJEDEC EIA/JESD8-5.\n2.10.2 GMII,MII, TBI, RGMII, RMII, and RTBI AC Timing Specifications\nThe AC timing specifications for GMII, MII, TBI, RGMI I, RMII, and RTBI are pres ented in this section. \n2.10.2.1 GMII AC Timing Specifications\nThis section describes the GMII transm it and receive AC timing specifications.Table 32. IEEE 1588, GMII, MII, RMII, and TBI DC Electrical Characteristics at LVDD=3 . 3V\nParameter Symbol Min Max Unit Notes\nOutput high voltage (LVDD = min, IOH = –4.0 mA) VOH 2.40 — V —\nOutput low voltage (LVDD = min, IOL = 4.0 mA) VOL —0 . 4 0 V —\nInput high voltage (IEEE 15 88, MII, RMII and TBI) VIH 2.0 — V —\nInput high voltage (GMII) VIH 1.90 — V —\nInput low voltage VIL —0 . 9 0 V —\nInput high current (VIN = LVDD)IIH —4 0 μA1\nInput low current (VIN = GND) IIL –40 — μA1\nNote:\n1. The symbol VIN, in this case, represents the LVIN symbols referenced in Table 2  and Table 3 .\nTable 33. IEEE 1588, GMII, MII, RMII, RGMII, RTBI, and TBI DC Electrical Characteristics at LVDD=2 . 5V\nParameters Symbol Min Max Unit Notes\nOutput high voltage (LVDD = min, IOH = –1.0 mA) VOH 2.00 — V —\nOutput low voltage (LVDD = min, IOL = 1.0 mA) VOL —0 . 4 0 V —\nInput high voltage VIH 1.70 — V —\nInput low voltage VIL —0 . 7 0 V —\nInput high current (VIN = LVDD)IIH —4 0 μA—\nInput low current (VIN = GND) IIL –40 — μA1\nNote:\n1. The symbol VIN, in this case, represents the LVIN symbols referenced in Table 2  and Table 3 .\nP2020 QorIQ Integrated Processor Hardware Specifications, Rev. 3Electrical Characteristics\nNXP Semiconductors 522.10.2.1.1 GMII Transmit AC Timing Specifications\nTable 34  provides the GMII transmit AC timing specifications.\nFigure 14  shows the GMII transmit AC timing diagram.\nFigure 14. GMII Transmit AC Timing Diagram\n2.10.2.1.2 GMII Receive AC  Timing Specifications\nTable 35  provides the GMII receive  AC timing specifications.Table 34. GMII Transmit AC Timing Specifications\nParameter Symbol Min Typ Max Unit Note\nGTX_CLK clock period tGTX — 8 . 0 —n s—\nGMII data TXD[7:0], TX_ER, TX_EN setup time tGTKHDV 2 . 5 ——n s—\nGTX_CLK to GMII data TXD[7:0], TX_ER, TX_EN delay  tGTKHDX 0.5 — 5.5 ns 1\nGTX_CLK data clock rise time (20%–80%) tGTXR —— 1 . 0 n s—\nGTX_CLK data clock fall time (80%–20%) tGTXF —— 1 . 0 n s—\nNote:  \n1. Data valid minimum setup time, tgtkhdv , is a function of clock and maximum hold time (min setup = cycle time – max delay).\nTable 35. GMII Receive AC Timing Specifications\nParameter Symbol Min Typ Max Unit Note\nRX_CLK clock period tGRX 7.5 — — ns 1\nRX_CLK duty cycle tGRXH /tGRX 35 — 65 % 2\nRXD[7:0], RX_DV, RX_ER setup time to RX_CLK tGRDVKH 2.0 — — ns —\nRXD[7:0], RX_DV, RX_ER hold time to RX_CLK tGRDXKH 0—— n s —\nRX_CLK clock rise (20%–80%) tGRXR ——1 . 0 n s 2\nRX_CLK clock fall time (80%–20%) tGRXF ——1 . 0 n s 2\nNote:\n1. The frequency of RX_CLK should not exceed frequency of  gigabit Ethernet reference clock by more than 300 ppm.\n2. System/board must be designed to ensu re the input requirement to the device is achieved. Proper device operation is \nguaranteed for inputs meeting this requirement by desi gn, simulation, characterization, or functional testing.GTX_CLK\nTXD[7:0]\ntGTKHDXtGTX\ntGTXHtGTXR\ntGTXF\ntGTKHDVTX_EN\nTX_ER\nElectrical Characteristics\nP2020 QorIQ Integrated  Processor Hardware Specifications, Rev. 3\nNXP Semiconductors 53Figure 15  provides the AC test load for eTSEC.\nFigure 15. eTSEC AC Test Load\nFigure 16  shows the GMII receive AC timing diagram.\nFigure 16. GMII Receive AC Timing Diagram\n2.10.2.2 MII AC Timing Specifications\nThis section describes the MII transmit  and receive AC ti ming specifications.\n2.10.2.2.1 MII Transmit AC Timing Specifications\nTable 36  provides the MII transmit  AC timing specifications.\nTable 36. MII Transmit AC Timing Specifications\nParameter Symbol Min Typ Max Unit\nTX_CLK clock period 10 Mbps tMTX —4 0 0—n s\nTX_CLK clock period 100 Mbps tMTX —4 0— n s\nTX_CLK duty cycle tMTXH/ tMTX 35 — 65 %\nTX_CLK to MII data TXD[3:0], TX_ER, TX_EN delay tMTKHDX 1 5 15 ns\nTX_CLK data clock rise (20%–80%) tMTXR 1.0 — 4.0 ns\nTX_CLK data clock fall (80%–20%) tMTXF 1.0 — 4.0 nsOutput Z0 = 50 Ω LVDD/2\nRL = 50 Ω\nRX_CLK\nRXD[7:0]\ntGRDXKHtGRX\ntGRXHtGRXR\ntGRXF\ntGRDVKHRX_DV\nRX_ER\nP2020 QorIQ Integrated Processor Hardware Specifications, Rev. 3Electrical Characteristics\nNXP Semiconductors 54Figure 17  shows the MII transmit AC timing diagram.\nFigure 17. MII Transmit AC Timing Diagram\n2.10.2.2.2 MII Receive AC  Timing Specifications\nTable 37  provides the MII receive  AC timing specifications.\nFigure 18  provides the AC test load for eTSEC.\nFigure 18. eTSEC AC Test LoadTable 37. MII Receive AC Timing Specifications\nParameter/Condition Symbol Min Typ Max Unit Note\nRX_CLK clock period 10 Mbps tMRX — 400 — ns 1\nRX_CLK clock period 100 Mbps tMRX —4 0— n s 1\nRX_CLK duty cycle tMRXH /tMRX 35 — 65 % 2\nRXD[3:0], RX_DV, RX_ER setup time to RX_CLK tMRDVKH 10.0 — — ns —\nRXD[3:0], RX_DV, RX_ER hold time to RX_CLK tMRDXKH 10.0 — — ns —\nRX_CLK clock rise (20%–80%) tMRXR 1.0 — 4.0 ns 2\nRX_CLK clock fall time (80%–20%) tMRXF 1.0 — 4.0 ns 2\nNote:\n1. The frequency of RX_CLK should not exceed th e frequency of TX_CLK by more than 300 ppm.\n2. System/board must be designed to ensure  the input requirement to the device is  achieved. Proper device operation is \nguaranteed for inputs meeting this requirement by design,  simulation, characterization, or functional testing.TX_CLK\nTXD[3:0]\ntMTKHDXtMTX\ntMTXHtMTXR\ntMTXF\nTX_EN\nTX_ER\nOutput Z0 = 50 Ω LVDD/2\nRL = 50 Ω\nElectrical Characteristics\nP2020 QorIQ Integrated  Processor Hardware Specifications, Rev. 3\nNXP Semiconductors 55Figure 19  shows the MII receive AC timing diagram.\nFigure 19. MII Receive AC Timing Diagram\n2.10.2.3 TBI AC Timing Specifications\nThis section describes the TBI transmit  and receive AC timing specifications.\n2.10.2.3.1 TBI Transmit AC  Timing Specifications\nTable 38  provides the TBI transmit AC timing specifications.\nFigure 20  shows the TBI transmit AC timing diagram.\nFigure 20. TBI Transmit AC Timing DiagramTable 38. TBI Transmit AC Timing Specifications\nParameter Symbol Min Typ Max Unit Note\nGTX_CLK clock period tGTX —8 . 0— n s —\nTCG[9:0] setup time GTX_CLK going high tTTKHDV 2.0 — — ns —\nGTX_CLK to TCG[9:0] delay time tTTKHDX 1.0 — 5.0 ns 1\nGTX_CLK rise (20%–80%) tTTXZ 0.7 — 1.0 ns —\nGTX_CLK fall time (80%–20%) tTTXF 0.7 — 1.0 ns —\nNote:  \n1. Data valid tTTKHDV  to GTX_CLK minimum setup time is a function of clock and maximum hold time \n(min setup = cycle time – max delay).RX_CLK\nRXD[3:0]\ntMRDXKLtMRX\ntMRXHtMRXR\ntMRXF\nRX_DV\nRX_ER\ntMRDVKHValid Data\nGTX_CLK\nTCG[9:0]\ntTTXRtTTX\ntTTXHtTTXR\ntTTXF\ntTTKHDV\ntTTKHDXtTTXF\nP2020 QorIQ Integrated Processor Hardware Specifications, Rev. 3Electrical Characteristics\nNXP Semiconductors 562.10.2.3.2 TBI Receive AC  Timing Specifications\nTable 39  provides the TBI receive AC timing specifications.\nFigure 21  shows the TBI receive AC timing diagram.\nFigure 21. TBI Receive AC Timing Diagram\n2.10.2.4 TBI Single-Clock Mode AC Specifications\nWhen the eTSEC is configured for TBI mode s, all clocks are supplied from external sources to the relevant eTSEC interface. \nIn single-clock TBI mode, when a 125-MHz TBI receive clock is  supplied on the TSEC n pin (no receive clock is used in this \nmode, whereas for the dual-clock mode this  is the PMA1 receive clock). The 125-MH z transmit clock is applied in all TBI \nmodes.Table 39. TBI Receive AC Timing Specifications\nParameter/Condition Symbol Min Typ Max Unit Note\nTSEC n_RX_CLK[0:1] clock period tTRX —1 6 . 0—n s1\nTSEC n_RX_CLK[0:1] skew tSKTRX 7.5 — 8.5 ns —\nTSEC n_RX_CLK[0:1] duty cycle tTRXH /tTRX 40 — 60 % 2\nRCG[9:0] setup time to rising PMA_RX_CLK tTRDVKH 2.5 — — ns —\nRCG[9:0] hold time to rising PMA_RX_CLK tTRDXKH 1.5 — — ns —\nTSEC n_RX_CLK[0:1] clock rise time (20%–80%) tTRXR 0.7 — 2.4 ns 2\nTSEC n_RX_CLK[0:1] clock fall time (80%–20%) tTRXF 0.7 — 2.4 ns 2\nNote:\n1. The frequency of RX_CLK should not exceed the frequency of TX_CLK by more than 300 ppm.\n2. System/board must be designed to ensure  the input requirement to the device is  achieved. Proper device operation is \nguaranteed for inputs meeting this requ irement by design, simulation, characterization, or functional testing.\nTSEC n_RX_CLK1\nRCG[9:0]tTRX\ntTRXHtTRXR\ntTRXF\ntTRDVKH\nTSEC n_RX_CLK0tTRDXKH\ntTRDVKHtTRDXKHtSKTRX\ntTRXHValid Data Valid Data\nElectrical Characteristics\nP2020 QorIQ Integrated  Processor Hardware Specifications, Rev. 3\nNXP Semiconductors 57A summary of the single-clock TBI mode AC  specifications for receive is shown in Table 40 .\nA timing diagram for TB I receive appears in Figure 22 .\n.\nFigure 22. TBI Single-Clock Mode Receive AC Timing Diagram\n2.10.2.5 RGMII and RTBI AC Timing Specifications\nTable 41  presents the RGMII and RTBI AC timing specifications.Table 40. TBI Single-Clock Mode Receive AC Timing Specifications\nParameter/Condition Symbol Min Typ Max Unit Note\nRX_CLK clock period tTRR 7.5 8.0 8.5 ns 1\nRX_CLK duty cycle tTRRH 40 50 60 % 2\nRise time RX_CLK (20%–80%) tTRRR —— 1 . 0 n s —\nFall time RX_CLK (80%–20%) tTRRF —— 1 . 0 n s —\nRCG[9:0] setup time to RX_CLK rising edge tTRRDV 2.0 — — ns 2\nRCG[9:0] hold time to RX_CLK rising edge tTRRDX 1.0 — — ns 2\nNote:\n1. The frequency of RX_CLK should not exceed the frequency of TX_CLK by more than 300 ppm.\n2. System/board must be designed to ensure  the input requirement to the device is  achieved. Proper device operation is \nguaranteed for inputs meeting this requirement by desi gn, simulation, characterization, or functional testing.\nTable 41. RGMII and RTBI AC Timing Specifications\nParameter Symbol Min Typ Max Unit Note\nData to clock output skew (at transmitter) tSKRGT_TX –500 0 500 ps 5\nData to clock input skew (at receiver) tSKRGT_RX 1.0 — 2.8 ns 1\nClock period duration tRGT 7.2 8.0 8.8 ns 2\nDuty cycle for 10BASE-T and 100BASE-TX tRGTH /tRGT 40 50 60 % 2, 3\nDuty cycle for Gigabit tRGTH /tRGT 45 50 55 % —\nRise time (20%–80%) tRGTR — — 0.75 ns 4tTRR\ntTRRHtTRRFtTRRR\nRX_CLK\nRCG[9:0] Valid Data\ntTRRDX tTRRDV\nP2020 QorIQ Integrated Processor Hardware Specifications, Rev. 3Electrical Characteristics\nNXP Semiconductors 58Figure 23  shows the RGMII and RTBI AC timing and multiplexing diagrams.\nFigure 23. RGMII and RTBI AC Timing and Multiplexing Diagrams\n2.10.2.6 RMII AC Timing Specifications\nThis section describes the RMII trans mit and receive AC timing specifications.Fall time (20%–80%) tRGTF — — 0.75 ns 4\nNotes:\n1. This implies that PC board design requires clocks to be ro uted such that an additional trace delay of greater than \n1.5 ns is added to the associated clock signal.\n2. For 10 and 100 Mbps, tRGT scales to 400 ns ± 40 ns and 40 ns ± 4 ns, respectively.\n3. Duty cycle may be stretched/shrunk duri ng speed changes or  while transitioning to a rece ived packet's clock domain \nas long as the minimum duty cycle is  not violated and stre tching occurs for no more than three tRGT of the lowest \nspeed transitioned between.\n4. System/board must be designed to ensure the input require ment to the device is achieved. Proper device operation \nis guaranteed for inputs meeting this requirement by design, simulation, char acterization, or functional testing.\n5. The frequency of RX_CLK should not exceed the frequen cy of gigabit Ethernet reference clock by more than 300 \nppm.Table 41. RGMII and RTBI AC Timi ng Specifications (continued)\nParameter Symbol Min Typ Max Unit Note\nGTX_CLKtRGT\ntRGTH\ntSKRGT_TX\nTX_CTLTXD[8:5]\nTXD[7:4]\nTXD[9]\nTXERRTXD[4]\nTXENTXD[3:0](At MAC, output)\nTXD[8:5][3:0]\nTXD[7:4][3:0]\nTX_CLK\n(At PHY, input)\nRX_CTLRXD[8:5]\nRXD[7:4]\nRXD[9]\nRXERRRXD[4]\nRXDVRXD[3:0]\nRX_CLK\n(At MAC, input)tSKRGT_RXtRGTHtRGT\nRX_CLK\n(At PHY, output)\nRXD[8:5][3:0]\nRXD[7:4][3:0]\ntSKRGT_RXPHY equivalent to tSKRGT_TXtSKRGT_TX\nPHY equivalent to tSKRGT_RX PHY equivalent to tSKRGT_RX(At MAC, output)\n(At MAC, output)\n(At PHY, output)\n(At PHY, output)PHY equivalent to tSKRGT_TX\nElectrical Characteristics\nP2020 QorIQ Integrated  Processor Hardware Specifications, Rev. 3\nNXP Semiconductors 592.10.2.6.1 RMII Transmit AC  Timing Specifications\nThe RMII transmit AC timi ng specifications are in Table 42 .\nTable 42. RMII Transmit AC Timing Specifications\nParameter/Condition Symbol Min Typ Max Unit\nTSEC n_TX_CLK (reference clock) clock period tRMT 15.0 20.0 25.0 ns\nTSEC n_TX_CLK duty cycle tRMTH 35 50 65 %\nRise time TSEC n_TX_CLK (20%–80%) tRMTR 1.0 — 2.0 ns\nFall time TSEC n_TX_CLK (80%–20%) tRMTF 1.0 — 2.0 ns\nTSEC n_TX_CLK to RMII data TXD[1:0], TX_EN delay tRMTDX 2.0 — 10.0 ns\nP2020 QorIQ Integrated Processor Hardware Specifications, Rev. 3Electrical Characteristics\nNXP Semiconductors 60Figure 24  shows the RMII transmit AC timing diagram.\nFigure 24. RMII Transmit AC Timing Diagram\n2.10.2.6.2 RMII Receive AC  Timing Specifications\nTable 43  lists the RMII receive AC timing specifications.\nFigure 25  provides the AC test load for eTSEC.\nFigure 25. eTSEC AC Test LoadTable 43. RMII Receive AC Timing Specifications\nParameter Symbol Min Typ Max Unit Note\nTSEC n_TX_CLK (reference clock) clock period tRMR 15.0 20.0 25.0 ns —\nTSEC n_TX_CLK duty cycle tRMRH 35 50 65 % 1\nRise time TSEC n_TX_CLK (20%–80%) tRMRR 1.0 — 4.0 ns 1\nFall time TSEC n_TX_CLK (80%–20%) tRMRF 1.0 — 4.0 ns 1\nRXD[1:0], CRS_DV, RX_ER setup time to TSEC n_TX_CLK \nrising edgetRMRDV 4.0 — — ns —\nRXD[1:0], CRS_DV, RX_ER hold time to TSEC n_TX_CLK \nrising edgetRMRDX 2.0 — — ns —\nNote:\n1. System/board must be designed to ensure  the input requirement to the device is achieved. Proper device operation is \nguaranteed for inputs meeting this requirement by desi gn, simulation, characterization, or functional testing.TSEC n_TX_CLK\nTXD[1:0]\ntRMTDXtRMT\ntRMTHtRMTR\ntRMTF\nTX_EN\nTX_ER (reference clock)\nOutput Z0 = 50 Ω LVDD/2\nRL = 50 Ω\nElectrical Characteristics\nP2020 QorIQ Integrated  Processor Hardware Specifications, Rev. 3\nNXP Semiconductors 61Figure 26  shows the RMII receive AC timing diagram.\nFigure 26. RMII Receive AC Timing Diagram\n2.10.3 SGMII Interface Elec trical Characteristics\nEach SGMII port features a 4-wire AC-Coup led serial link from the SerDes interface of  device, as shown in Figure 27 , where \nCTX is the external (on board) AC-Coupled capacitor. Each output pin of the SerDes transmitter differential pair features 50- Ω \noutput impedance. Each input of the SerD es receiver differential pair features 50- Ω on-die termination to SGND_SRDS2 \n(xcorevss). The reference circuit of the Se rDes transmitter and receiver is shown in Figure 57 .\n2.10.3.1 DC Requirements for SGMII SD_REF_CLK and SD_REF_CLK\nThe characteristics and DC requirements of the se parate SerDes reference clock are described in Section 2.18.2.3, “DC Level \nRequirement for SerDes Reference Clocks .” \n2.10.3.2 AC Requirements for SGMII SD _REF_CLK and SD_REF_CLK\nNote that the SGMII clock requirem ents for SD_REF_CLK and SD_REF_CLK  are intended to be used within the clocking \nguidelines specified by Section 2.18.3, “AC Requirements for PCI Express SerDes Reference Clocks .”\n2.10.4 SGMII Transmitter Electrical Characteristics\n2.10.4.1 SGMII Transmit DC Timing Specifications\nTable 44  and Table 45  describe the SGMII SerDes transmitter and r eceiver AC-Coupled DC electrical characteristics. \nTransmitter DC characteristics are measured at  the transmitter outputs (SD_TX[n] and SD_TX [n]) as shown in Figure 28 . \nTable 44. SGMII DC Transmitter Electrical Characteristics\nParameter Symbol Min Typ Max Unit Notes\nOutput high voltage VOH —— X VDD_SRDS-Typ /2 + \n|VOD|-max/2mV 1\nOutput low voltage VOL XVDD_SRDS-Typ /2 – \n|VOD|-max/2—— m V 1TSEC n_TX_CLK\nRXD[1:0]\ntRMRDXtRMR\ntRMRHtRMRR\ntRMRF\nCRS_DV\nRX_ER\ntRMRDVValid Data\nP2020 QorIQ Integrated Processor Hardware Specifications, Rev. 3Electrical Characteristics\nNXP Semiconductors 62Figure 27. 4-Wire AC-Coupled SGMII Serial Link Connection ExampleOutput differential \nvoltage2, 3, 4\n(XVDD-Typ  at 1.05V)|VOD| 342 525 756 mV Equalization setting: 1.0 × \n313 481 693 Equalization setting: 1.09 ×\n285 437 630 Equalization setting: 1.2 ×\n257 394 568 Equalization setting: 1.33 ×\n228 350 504 Equalization setting: 1.5 ×\n200 307 442 Equalization setting: 1.71 ×\n171 262 378 Equalization setting: 2.0 ×\nOutput impedance \n(single-ended)RO 40 50 60 Ω —\nNote:\n1. This does not align to DC-coupled SGMII. XVDD_SRDS2-Typ =1 . 0 5V .\n2. |VOD| = |VSDn_TXn –VSDn_TXn|. |VOD| is also referred to as output differential peak voltage. VTX-DIFFp-p = 2×|VOD|.\n3. The |VOD| value shown in the table assumes the following transmit equalization setting in the TXEQ0/1 (for  SerDes lanes 0 \nand 1) or TXEQ2/3 (for SerDes lanes 2 and 3) bit field of device’s SerDes Control Register:\n \x81 The MSB (bit 0) of the above bit field is cleared (selecting the full VDD-DIFF-p-p amplitude – power up default).\n \x81 The LSB (bit [1:3]) of the above bit field is set based on the equalization setting shown in table.\n4. The |VOD| value shown in the Typ column is based on the condition of XVDD_SRDS-Typ = 1.05 V, no common mode offset \nvariation (VOS = 500 mV), SerDes transmitter is terminated with 100- Ω differential load between SD_TX[ n] and SD_TX[ n].Table 44. SGMII DC Transmitter Electrical Characteristics (continued)\nParameter Symbol Min Typ Max Unit Notes\nP2020 SGMII\nSerDes Interface50 Ω50 Ω\nTransmitterSD_TX SD_RX\nSD_TX SD_RX mReceiverCTX\nCTX\n50 Ω50 ΩSD_RX\nSD_RXReceiverTransmitterSD_TX m\nSD_TX mCTX\nCTX50 Ω\n50 Ω\n50 Ω\n50 Ω\nElectrical Characteristics\nP2020 QorIQ Integrated  Processor Hardware Specifications, Rev. 3\nNXP Semiconductors 63Figure 28. SGMII Transmitter DC Measurement Circuit\n2.10.4.2 SGMII DC Receiver Timing Specification\nTable 45  lists the SGMII DC receiver electrical  characteristics. Source s ynchronous clocking is not  supported. Clock is \nrecovered from the data.\nTable 45. SGMII DC Receiver Electrical Characteristics\n2.10.5 SGMII AC Timing Specifications\nThis section discusses the AC timing specifications for the SGMII interface.Parameter Symbol Min Typ Max Unit Notes\nDC Input voltage range — N/A — 1\nInput differential voltage LSTS = 001 VRX_DIFFp-p 100 — 1200 mV 2, 3\nLSTS = 100 175 —\nLoss of signal threshold LSTS = 001 VLOS 30 — 100 mV 3, 4\nLSTS = 100 65 — 175\nReceiver differential input impedance ZRX_DIFF 80 — 120 Ω —\nNote:  \n1. Input must be externally AC-coupled.2. V\nRX_DIFFp-p is also referred to as peak-to-peak input differential voltage.\n3. The LSTS shown in the table refers to the LSTS 2 or LSTS 3 bit field of device’s SerDes Control Register SRDSCR4.\n4. The concept of this parameter is equivalent  to the Electrical Idle De tect Threshold parameter in PCI Express. Refer to PCI \nExpress Differential Receiver (Rx) Input S pecifications section for further explanation.50 Ω\nTransmitter SD_TX n\nSD_TX n50 ΩVos VODP2020 SGMII\nSerDes Interface\n50 Ω\n50 Ω\nP2020 QorIQ Integrated Processor Hardware Specifications, Rev. 3Electrical Characteristics\nNXP Semiconductors 642.10.5.1 SGMII Transmit AC  Timing Specifications\nTable 46  provides the SGMII transmit AC timing specifications. A source synchronous clock is not supported. The AC timing \nspecifications do not include RefClk jitter. \n2.10.6 SGMII AC Measurement Details\nTransmitter and receiver AC characteristics are measur ed at the transmitter ou tputs (SD_TX[n] and SD_TX [n]) or at the \nreceiver inputs (SD_RX[n] and SD_RX [n]) as depicted in Figure 29 , respectively.\nFigure 29. SGMII AC Test/Measurement Load\n2.10.6.1 SGMII Receiver AC Timing Specification\nTable 47  provides the SGMII receiver AC timin g specifications. The AC timing specificat ions do not include RefClk jitter. Table 46. SGMII Transmit AC Timing Specifications\nAt recommended operating conditions with XVDD_SRDS2  = 1.1 V ± 5%.\nParameter Symbol Min Typ Max Unit Notes\nDeterministic Jitter JD — — 0.17 UI p-p —\nTotal Jitter JT — — 0.35 UI p-p 1Unit Interval UI 799.92 800 800.08 ps 2AC coupling capacitor C\nTX 10 100 200 nF 3\nNotes:\n1. See Figure 30  for single frequency sinusoidal jitter limits.\n2. Each UI is 800 ps ± 100 ppm.\n3. The external AC coupling capacitor is required. It is recommended that it be plac ed near the device transmitter outputs.\nTable 47. SGMII Receive AC Timing Specifications\nAt recommended operating conditions with XVDD_SRDS2  = 1.1 V ± 5%.\nParameter Symbol Min Typ Max Unit Notes\nDeterministic Jitter Tolerance JD 0.37 — — UI p-p 1, 2\nCombined Deterministic and Random Ji tter Tolerance JDR 0.55 — — UI p-p 1, 2\nTotal Jitter Tolerance JT 0.65 — — UI p-p 1, 2\nBit Error Ratio BER — — 10-12——TX\nSilicon\n+ PackageC = CTX\nC = CTX\nR = 50 Ω R = 50 ΩD+ Package\nPin\nD– Package\nPinD+ Package\nPin\nElectrical Characteristics\nP2020 QorIQ Integrated  Processor Hardware Specifications, Rev. 3\nNXP Semiconductors 65The sinusoidal jitter in the total jitter tolerance may have  any amplitude and frequency in the unshaded region of Figure 30 .\nFigure 30. Single Frequency Sinusoidal Jitter Limits\n2.10.7 Ethernet Management Interface Electrical Characteristics\nThe electrical characteristi cs specified here apply to MII management inte rface signals MDIO (managem ent data input/output) \nand MDC (management data clock). The el ectrical characteristics for GMII, RGMII, RMII, TBI, and RTBI are specified in \n“Section 2.10.1, “Enhanced Th ree-Speed Ethernet Controlle r (eTSEC) (10/100/1000 Mbps)— \nGMII/SGMII/MII/TBI/RGMII/RTBI/ RMII Electrical Characteristics .”Unit Interval UI 799.92 800.00 800.08 ps 3\nNotes:\n1. Measured at receiver.\n3.  Refer to RapidIO™ 1×/4× LP Serial Physical Layer Specification fo r interpretation of jitter specifications.\n2. Each UI is 800 ps ± 100 ppm.Table 47. SGMII Receive AC Timing Specifications (continued)\nAt recommended operating conditions with XVDD_SRDS2  = 1.1 V ± 5%.\nParameter Symbol Min Typ Max Unit Notes\n8.5 UI p-p\n0.10 UI p-pSinusoidal\nJitter\nAmplitude\n22.1 kHz 1.875 MHz 20 MHz Frequency\nP2020 QorIQ Integrated Processor Hardware Specifications, Rev. 3Electrical Characteristics\nNXP Semiconductors 662.10.7.1 MII Management DC Electrical Characteristics\nThe MDC and MDIO are defined to operate at a supply voltage of 3.3 V or 2.5 V . The DC elect rical characteristics for MDIO \nand MDC are provided in Table 48  and Table 49 . Table 48  provides the electrical characteristics at 3.3 V .\nTable 49  shows the electrical ch aracteristics at 2.5 V .\n2.10.7.2 MII Management AC Electrical Specifications\nTable 50  provides the MII management AC timing specifications.Table 48. MII Management DC Electrical Characteristics (LVDD= 3.3 V)\nParameter Symbol Min Max Unit Notes\nInput high voltage VIH 2.0 — V 1\nInput low voltage VIL —0 . 9 0 V 1\nInput high current (LVDD = Max, VIN = 2.1 V) IIH —4 0 μA2\nInput low current (LVDD = Max, VIN = 0.5 V) IIL –40 — μA—\nOutput high voltage (LVDD = Min, IOH = –1.0 mA) VOH 2.10 — V —\nOutput low voltage (LVDD = Min, IOL = 1.0 mA) VOL — 0.50 V —\nNote:\n1. The min VILand max VIH values are based on the respective min and max LVIN values found in Table 3 .\n2. The symbol VIN, in this case, represents the LVIN symbol referenced in Table 2 .\nTable 49. MII Management DC Electrical Characteristics (LVDD= 2.5 V)\nParameters Symbol Min Max Unit Notes\nInput high voltage VIH 1.70 — V 1\nInput low voltage VIL —0 . 7 0 V 1\nInput high current (VIN = LVDD)IIH —4 0 μA2\nInput low current (VIN = GND) IIL –40 — μA—\nOutput high voltage (LVDD = Min, IOH = –1.0 mA) VOH 2.00 — V —\nOutput low voltage (LVDD = Min, IOL = 1.0 mA) VOL —0 . 4 0 V —\nNote:\n1. The min VILand max VIH values are based on the respective min and max LVIN values found in Table 3 .\n2. The symbol VIN, in this case, represents the LVIN symbol referenced in Table 2 .\nTable 50. MII Management AC Timing Specifications\nParameter/Condition Symbol Min Typ Max Unit Notes\nMDC frequency fMDC —2 . 5— M H z 1\nMDC period tMDC —4 0 0—n s —\nMDC clock pulse width high tMDCH 160 — — ns —\nMDC to MDIO valid tMDKHDV 2×(tplb_clk ×8) — — ns 2\nMDC to MDIO delay tMDKHDX (16×tplb_clk ) – 3 — (16 ×tplb_clk ) + 3 ns 2, 3, 4\nElectrical Characteristics\nP2020 QorIQ Integrated  Processor Hardware Specifications, Rev. 3\nNXP Semiconductors 67Figure 31  shows the MII management interface timing diagram.\nFigure 31. MII Management Interface Timing Diagram\n2.10.8 eTSEC IEEE Std 1588 AC Specifications\nTable 51  provides the IEEE 1588 AC timing specifications.MDIO to MDC setup time tMDDVKH 5— — n s —\nMDIO to MDC hold time tMDDXKH 0— — n s —\nMDC rise time tMDCR — — 10 ns —\nMDC fall time tMDHF — — 10 ns —\nNotes:\n1. This parameter is dependent on the system clock speed. (T he maximum frequency is the maximum platform frequency \ndivided by 64.) \n2. tplb_clk  is the platform (CCB) clock.\n3. This parameter is dependent on the platform clock frequency. The delay is equal to 16 platform clock periods ±3 ns. For \nexample, with a platform clock of 333 MHz, the min/max delay is 48  ns ± 3 ns. Similarly, if the platform clock is 400 MHz, the \nmin/max delay is 40 ns ± 3 ns).\n4. MDC to MDIO Data valid tMDKHDV  is a function of clock period and max delay time (tMDKHDX ). \n(Min setup = cycle time – max delay)\nTable 51. eTSEC IEEE 1588 AC Timing Specifications\nParameter/Condition Sym bol Min Typ Max Unit Notes\nTSEC_1588_CLK clock period tT1588CLK 3.3 — TRX_CLK ×7n s 1 ,  2\nTSEC_1588_CLK duty cycle tT1588CLKH /\ntT1588CLK40 50 60 % 3\nTSEC_1588_CLK peak-to-peak jitter tT1588CLKINJ —— 2 5 0 p s —\nRise time eTSEC_1588_CLK (20%–80%) tT1588CLKINR 1.0 — 2.0 ns —\nFall time eTSEC_1588_CLK (80%–20%) tT1588CLKINF 1.0 — 2.0 ns —Table 50. MII Management AC Timing Specifications (continued)\nParameter/Condition Symbol Min Typ Max Unit Notes\nMDC\ntMDDXKHtMDC\ntMDCHtMDCR\ntMDCF\ntMDDVKH\ntMDKHDXMDIO\nMDIO(Input)\n(Output)\nP2020 QorIQ Integrated Processor Hardware Specifications, Rev. 3Electrical Characteristics\nNXP Semiconductors 68Figure 32  shows the data and command output AC timing diagram.\nFigure 32. eTSEC IEEE 1588 Input AC Timing\nFigure 33  shows the data and command input AC timing diagram.\nFigure 33. eTSEC IEEE 1588 Input AC TimingTSEC_1588_CLK_OUT clock period tT1588CLKOUT 2×tT1588CLK —— n s —\nTSEC_1588_CLK_OUT duty cycle tT1588CLKOTH /\ntT1588CLKOUT30 50 70 % —\nTSEC_1588_PULSE_OUT tT1588OV 0.5 — 3.0 ns —\nTSEC_1588_TRIG_IN pulse width tT1588TRIGH 2×tT1588CLK_MAX —— n s 2\nNotes:\n1.TRX_CLK  is the maximum clock period of eTSEC receiving clock selected by TMR_CTRL[CKSEL]. See the P2020QorIQ \nIntegrated Processor Reference Manual,  for a description of TMR_CTRL registers.\n2. The maximum value of tT1588CLK  is not only defined by the value of TRX_CLK , but also defined by the recovered clock. For \nexample, for 10/100/1000 Mbps modes, the maximum value of tT1588CLK  will be 2800, 280, and 56 ns, respectively.\n3. It needs to be at least two times the clock period of the clock selected by TMR_CTRL[CKSEL]. See the P2020 QorIQ \nIntegrated Processor Reference Manual,  for a description of TMR_CTRL registers.Table 51. eTSEC IEEE 1588 AC Ti ming Specifications (continued)\nParameter/Condition Sym bol Min Typ Max Unit Notes\nTSEC_1588_CLK_OUT\nTSEC_1588_PULSE_OUT\nTSEC_1588_TRIG_OUTtT1588OVtT1588CLKOUT\ntT1588CLKOUTH\nNote:  eTSEC IEEE 1588 Output AC timing: The output delay is counted starting at the rising edge if\ntT1588CLKOUT is noninverting. Otherwise, it is  counted starting at the falling edge.\nTSEC_1588_TRIG_IN\ntT1588TRIGHtT1588CLK\ntT1588CLKH\nTSEC_1588_CLK\nElectrical Characteristics\nP2020 QorIQ Integrated  Processor Hardware Specifications, Rev. 3\nNXP Semiconductors 692.11 USB\nThis section provides the AC a nd DC electrical specifications fo r the USB interface of the device.\n2.11.1 USB DC Electrical Characteristics\nTable 52 , Table 53 , and Table 54  provides the DC electrical char acteristics for the USB interface.\nTable 52. USB DC Electric al Characteristics ( CVDD = 3.3 V)\nParameter Symbol Min Max Unit Notes\nHigh-level input voltage1VIH 2.0 — V 1\nLow-level input voltage VIL —0 . 8 V 1\nInput current (VIN = 0 V or VIN = CVDD)IIN — ±70 μA2\nHigh-level output voltage (CVDD = min, IOH = –2 mA) VOH 2.8 — V 3\nLow-level output voltage (CVDD = min, IOL = 2 mA) VOL —0 . 3 V —\nNotes:\n1. The min VILand max VIH values are based on the respective min and max CVIN values found in Table 3 .\n2. The symbol VIN, in this case, represents the CVIN symbol referenced in Section 2.1.2, “Recommended Operating \nConditions .”\n3. Not applicable for open drain signals\nTable 53. USB DC Electric al Characteristics ( CVDD = 2.5 V)\nParameter Symbol Min Max Unit Notes\nHigh-level input voltage1VIH 1.7 — V 1\nLow-level input voltage VIL —0 . 7 V 1\nInput current (VIN = 0 V or VIN = CVDD)IIN — ±70 μA2\nHigh-level output voltage (CVDD = min, IOH = –1 mA) VOH 2.0 — V 3\nLow-level output voltage (CVDD = min, IOL = 1mA) VOL —0 . 4 V —\nNotes:\n1. The min VILand max VIH values are based on the respective min and max CVIN values found in Table 3 .\n2. The symbol VIN, in this case, represents the CVIN symbol referenced in Section 2.1.2, “Recommended Operating \nConditions .”\n3. Not applicable for open drain signals\nP2020 QorIQ Integrated Processor Hardware Specifications, Rev. 3Electrical Characteristics\nNXP Semiconductors 702.11.2 USB AC Electrical Specifications\nTable 55  describes the general timing paramete rs of the USB interface of the device.Table 54. USB DC Electrical Characteristics ( CVDD = 1.8V)\nParameter Symbol Min Max Unit Notes\nHigh-level input voltage1VIH 1.25 — V 1\nLow-level input voltage VIL —0 . 6 V 1\nInput current (VIN = 0 V or VIN = CVDD)IIN — ±70 μA2\nHigh-level output voltage (CVDD = min, IOH = –0.5 mA) VOH 1.35 — V 3\nLow-level output voltage (CVDD = min, IOL = 0.5 mA) VOL —0 . 4 V —\nNotes:\n1. The min VILand max VIH values are based on the respective min and max CVIN values found in Table 3 .\n2. The symbol VIN, in this case, represents the CVIN symbol referenced in Section 2.1.2, “Recommended Operating \nConditions .”\n3. Not applicable for open drain signals.\nTable 55. USB General Timing Parameters6 (ULPI Mode Only)\nParameter Symbol1Min Max Unit Note\nUSB clock cycle time tUSCK 15 — ns 2, 3, 4, 5\nInput setup to USB clock—all inputs tUSIVKH 4 — ns 2, 3, 4, 5\nInput hold to USB clock—all inputs tUSIXKH 1 — ns 2, 3, 4, 5\nUSB clock to output valid—all outputs tUSKHOV — 7 ns 2, 3, 4, 5\nOutput hold from USB clock—all outputs tUSKHOX 2 — ns 2, 3, 4, 5\nNotes:\n1. The symbols for timing specifications follow the pattern of t(First two letters of functional block)(signal)(state) (reference)(state)  for inputs \nand t(First two letters of functional block)(reference)(state)(signal)(state)  for outputs. For example, tUSIXKH  symbolizes USB timing (US) \nfor the input (I) to go invalid (X) with respect to the time the USB clock reference (K) goes high (H). Also, tUSKHOX  symbolizes \nUSB timing (US) for the USB clock referenc e (K) to go high (H) with respect to the output (O) going invalid (X) or output hold \ntime. \n2. All timings are in reference to USB clock.\n3. All signals are measured from CVDD ÷2 of the rising edge of the USB clock to 0.4 ×CVDD of the signal in question for 3.3 V \nsignaling levels.\n4. Input timings are measured at the pin.5. For active/float timing measurements, the high impedance or off state is defined to be when the total current delivered \nthrough the component pin is less than or equal to that of the leaka ge current specification.\n6. When switching the data pins from out puts to inputs using the USB_ DIR pin, the output timings is violated on that cycle \nbecause the output buffers are tristated asynchronously. Th is should not be a problem, because the PHY should not be \nfunctionally looking at thes e signals on that cycle as per ULPI specifications.\nElectrical Characteristics\nP2020 QorIQ Integrated  Processor Hardware Specifications, Rev. 3\nNXP Semiconductors 71Figure 34  and Figure 35  provide the AC test load and signals for the USB, respectively.\nFigure 34. USB AC Test Load\nFigure 35. USB Signals\nTable 56  provides the USB clock input (USB_CLK_IN) AC timing specifications.\n2.12 Enhanced Local Bus\nThis section describes the DC and AC electrical specifications for the enha nced local bus interface.\n2.12.1 Enhanced Local Bus DC Electrical Characteristics\nTable 57  provides the DC electrical ch aracteristics for the enhanced lo cal bus interface operating at BVDD= 3.3 V DC.Table 56. USB_CLK_IN AC Timing Specifications\nParameter Condition Symbol Min Typ Max Unit\nFrequency range Steady state fUSB_CLK_IN 59.97 60 60.03 MHz\nClock frequency tolerance — tCLK_TOL –0.05 0 0.05 %\nReference clock duty cycle Measured at 1.6 V tCLK_DUTY 40 50 60 %\nTotal input jitter/time \ninterval errorPeak-to-peak value measur ed with a second-order, \nhigh-pass filter of 500-kHz bandwidthtCLK_PJ —— 2 0 0 p s\nTable 57. Enhanced Local Bus DC Electrical Characteristics (3.3 V DC)\nFor recommended operating conditions, see Table 3.\nParameter Symbol Min Max Unit Note\nHigh-level input voltage VIH 2— V 1\nLow-level input voltage VIL —0 . 8 V 1Output Z0 = 50 Ω CVDD/2\nRL = 50 Ω\nOutput Signals:tUSKHOVUSB_CLK\nInput SignalstUSIXKHtUSIVKH\ntUSKHOX\nP2020 QorIQ Integrated Processor Hardware Specifications, Rev. 3Electrical Characteristics\nNXP Semiconductors 72Table 58  provides the DC electrical ch aracteristics for the enhanced lo cal bus interface operating at BVDD = 2.5 V DC.\nTable 59  provides the DC electrical ch aracteristics for the enhanced lo cal bus interface operating at BVDD = 1.8 V DC.\n2.12.2 Enhanced Local Bus AC Electrical Specifications\nThis section describes the AC timing specifi cations for the enhanced local bus interface.Input current (VIN1 = 0 V or VIN = BVDD)IIN — ±40 μA2\nHigh-level output voltage (BVDD = min, IOH = –2 mA) VOH 2.4 — V —\nLow-level output voltage (BVDD = min, IOL = 2 mA) VOL —0 . 4 V —\nNote:\n1. The min VILand max VIH values are based on the respective min and max BVIN values found in Table 3 .\n2. The symbol VIN, in this case, represents the BVIN symbol referenced in Section 2.1.2, “Recommended Operating Conditions.”\nTable 58. Enhanced Local Bus DC Electrical Characteristics (2.5 V DC)\nFor recommended operating conditions, see Table 3\nParameter Symbol Min Max Unit Note\nHigh-level input voltage VIH 1.70 — V 1\nLow-level input voltage VIL —0 . 7 V 1\nInput current (VIN = 0 V or VIN = BVDD)IIN —± 4 0 μA2\nHigh-level output voltage (BVDD = min, IOH = –1 mA) VOH 2.0 — V —\nLow-level output voltage (BVDD = min, IOL = 1 mA) VOL —0 . 4 V —\nNote:\n1. The min VILand max VIH values are based on the respective min and max BVIN values found in Table 3 .\n2. The symbol VIN, in this case, represents the BVIN symbol referenced in Section 2.1.2, “Recommended Operating Conditions.”\nTable 59. Enhanced Local Bus DC Electrical Characteristics (1.8 V DC)\nFor recommended operating conditions, see Table 3\nParameter Symbol Min Max Unit Note\nHigh-level input voltage VIH 1.25 — V 1\nLow-level input voltage VIL —0 . 6 V 1\nInput current (VIN = 0 V or VIN = BVDD)IIN —± 4 0 μA2\nHigh-level output voltage (BVDD = min, IOH = –0.5 mA) VOH 1.35 — V —\nLow-level output voltage (BVDD = min, IOL = 0.5 mA) VOL —0 . 4 V —\nNote:\n1. The min VILand max VIH values are based on the respective min and max BVIN values found in Table 3 .\n2. The symbol VIN, in this case, represents the BVIN symbol referenced in Section 2.1.2, “Recommended Operating Conditions.”Table 57. Enhanced Local Bus DC Electrical Characteristics (3.3 V DC) (continued)\nFor recommended operating conditions, see Table 3.\nParameter Symbol Min Max Unit Note\nElectrical Characteristics\nP2020 QorIQ Integrated  Processor Hardware Specifications, Rev. 3\nNXP Semiconductors 732.12.2.1 Test Condition\nFigure 36  provides the AC test load  for the enhanced local bus.\nFigure 36. Enhanced Local Bus AC Test Load\n2.12.2.2 Local Bus AC Timing Specifications for PLL Enable Mode\nFor PLL enable mode, all timings are relative to the rising edge of LSYNC_IN.\nTable 60  describes the general timing parameters  of the enhanced local bus interface.\nTable 60. Enhanced Local Bus Timing Specifications (BVDD= 3.3 V, 2.5 V, and 1.8 V)—PLL Enabled Mode1\nParameter Symbol Min Max Unit Notes\nLocal bus cycle time tLBK 6.67 12 ns —\nLocal bus duty cycle tLBKH/ tLBK 45 55 % —\nLCLK[n] skew to LCLK[m] or LSYNC_OUT tLBKSKEW — 150 ps 2\nInput setup tLBIVKH 2— n s —\nInput hold tLBIXKH 0.55 — ns —\nOutput delay\n(Except LALE)tLBKHOV —3 . 8n s—\nOutput hold\n(Except LALE)tLBKHOX 0.7 — ns —\nLocal bus clock to output high impedance for \nLAD/LDPtLBKHOZ —3 . 8n s 3\nLALE output negation to LAD/LDP output \ntransition (LATCH hold time)tLBONOT 1\n(LBCR[AHD] = 0)\n1/2\n(LBCR[AHD] = 1)— eLBC controller \nclock cycle\n(=1 platform clock \ncycles)4\nNote:\n1. All signals are measured from BVDD÷2 of the rising edge of LSYNC_IN to BVDD÷2 of the signal in question.\n2. Skew measured between different LCLK signals at BVDD÷2.\n3. For purposes of active/float timing measurements, the high impe dance or off state is defined to be when the total current \ndelivered through the component pin is less than  or equal to the leakage current specification.\n4. tLBONOT  is a measurement of the minimum time between th e negation of LALE and any change in LAD. tLBONOT  is determined \nby LBCR[AHD]. The unit is the eLBC controller clock cycle. The eLBC controller cloc k refers to the internal clock that runs the  \nlocal bus controller, not the external LC LK. LCLK cycle = eLBC controller clock cycle ×LCRR[CLKDIV]. After power on reset, \nLBCR[AHD] defaults to 0 and eLBC runs at maximum hold time.Output Z0 = 50 Ω BVDD/2\nRL = 50 Ω\nP2020 QorIQ Integrated Processor Hardware Specifications, Rev. 3Electrical Characteristics\nNXP Semiconductors 74Figure 37  shows the AC timing diagram for PLL-enabled mode.\nFigure 37. Local Bus AC Timing Diagram (PLL Enabled)\nFigure 37  applies to all three controllers that  eLBC supports: GPCM, UPM, and FCM. \nFor input signals, the AC timing data is used directly for all three controllers. tLBKHOXLSYNC_IN\nInput Signals\nOutput Signal\nLALEtLBIXKHtLBIVKH\ntLBONOTtLBKHOV\n(Except LALE)\nLAD\n(address phase)\nLAD/LDP\n(data phase)tLBKHOZ\nElectrical Characteristics\nP2020 QorIQ Integrated  Processor Hardware Specifications, Rev. 3\nNXP Semiconductors 75For output signals, each ty pe of controller provides its own unique method to  control the signal timing. The final signal delay  \nvalue for output signals is the programmed delay plus the AC  timing delay. For example, for GPCM, LCS can be programmed \nto delay by tacs (0, ¼, ½, 1, 1 + ¼, 1 + ½, 2, 3 cycles), so the final delay is tacs + tLBKHOV . \nFigure 38  shows how the AC timing diagram applies to GPCM. The same principle applies to UPM and FCM.\nFigure 38. GPCM Output Timing Diagram (PLL Enabled)\n2.12.2.3 Local Bus AC Timing Specifications for PLL Bypass Mode\nAll output signal timings are relative to the falling edge of a ny LCLKs. The external circuit must use the rising edge of the \nLCLKs to latch the data.\nAll input timings except LGTA/LUPWAIT/LFRB are relative to the rising edge of LCLKs. LGTA/LUPWAIT/LFRB are \nrelative to the falling edge of LCLKs.\nTable 61  describes the timing specifications of the local bus interface .\nTable 61. Enhanced Local Bus Timing Specifications (BVDD= 3.3 V, 2.5 V, and 1.8 V)-PLL Bypassed\nFor recommended operating conditions, see  Table 3\nParameter Symbol1Min Max Unit Notes\nLocal bus cycle time tLBK 12 — ns —\nLocal bus duty cycle tLBKH /tLBK 45 55 % —\nLCLK[n] skew to LCLK[m] tLBKSKEW — 150 ps 2\nInput setup \n(except LGTA/LUPWAIT/LFRB)tLBIVKH 6— n s —tarcs+tLBKHOVLSYNC_IN\nLAD[0:31]\nLBCTLtLBONOT\nLCS_B\nLGPL2/LOE_Baddresstaddr\ntaoe+tLBKHOV\nLWE_Btawcs+tLBKHOVtLBONOTaddresstaddr\ntawe+tLBKHOVtLBKHOX\ntrc\ntoenread data write data\ntwen\ntwc\nwrite readLALE\n1taddr is programmable and determined by LCRR[EADC] and ORx[EAD].\n2tarcs, tawcs, taoe, trc, toen, tawe, twc, twen are determined by ORx. See the P2020reference manual.\nP2020 QorIQ Integrated Processor Hardware Specifications, Rev. 3Electrical Characteristics\nNXP Semiconductors 76Input hold \n(except LGTA/LUPWAIT/LFRB)tLBIXKH 1— n s —\nInput setup\n(for LGTA/LUPWAIT/LFRB)tLBIVKL 6— n s —\nInput hold \n(for LGTA/LUPWAIT/LFRB)tLBIXKL 1— n s —\nOutput delay\n(Except LALE)tLBKLOV —1 . 5n s—\nOutput hold\n(Except LALE)tLBKLOX –3.5 — ns 3\nLocal bus clock to output high impedance for \nLAD/LDPtLBKLOZ —2n s4\nLALE output negation to LAD/LDP output \ntransition (LATCH hold time)tLBONOT 1\n(LBCR[AHD] = 0)\n1/2\n(LBCR[AHD] = 1)— eLBC controller \nclock cycle\n(= 1 platform \nclock cycles)5\nNote:\n1. All signals are measured from BVDD/2 of rising/falling edge of LCLK to BVDD/2 of the signal in question. \n2. Skew measured between different LCLK signals at BVDD/2.\n3.  Output hold is negative. This means that output transit ion happens earlier than the falling edge of LCLK.\n4. For purposes of active/float timing measurements, the high im pedance or off state is defined  to be when the total current \ndelivered through the component pin is less than or equal to the leakage current specification.\n5. tLBONOT  is a measurement of the minimum time between the negation of LALE and any change in LAD. tLBONOT  is determined \nby LBCR[AHD]. The unit is the eLBC  controller clock cycle, which is  the internal clock that runs  the local bus controller, not the \nexternal LCLK. LCLK cycle = eLBC controller clock cycle ×LCRR[CLKDIV]. After power on reset, LBCR[AHD] defaults to 0 and \neLBC runs at maximum hold time.Table 61. Enhanced Local Bus Timing Specifications (BVDD= 3.3 V, 2.5 V, and 1.8 V)-PLL Bypassed \n(continued)\nParameter Symbol1Min Max Unit Notes\nElectrical Characteristics\nP2020 QorIQ Integrated  Processor Hardware Specifications, Rev. 3\nNXP Semiconductors 77Figure 39  shows the enhanced local bus signals in PLL-bypass mode.\nFigure 39. Enhanced Local Bus Signals (PLL Bypass Mode)\nFigure 39  applies to all three controllers that  eLBC supports: GPCM, UPM, and FCM. \nFor input signals, the AC timing data is used directly for all three controllers. \nFor output signals, each ty pe of controller provides its own unique method to  control the signal timing. The final signal delay  \nvalue for output signals is the programmed delay plus the AC  timing delay. For example, for GPCM, LCS can be programmed \nto delay by tacs (0, ¼, ½, 1, 1 + ¼, 1 + ½, 2, 3 cycles), so the final delay is tacs + tLBKHOV .Output SignalstLBKLOX LCLK[m]\nInput Signals\nLALEtLBIXKHtLBIVKH\ntLBIVKL\ntLBIXKLInput Signal\ntLBONOT(LGTA/LUPWAIT/LFRB)(Except LGTA/LUPWAIT/LFRB)\n(Except LALE)\nLAD\n(address phase)\nLAD/LDP\n(data phase)tLBKLOZ tLBKLOV \nP2020 QorIQ Integrated Processor Hardware Specifications, Rev. 3Electrical Characteristics\nNXP Semiconductors 78Figure 40  shows how the AC timing diagram applies to GPCM. The same principle applies to UPM and FCM.\nFigure 40. GPCM Output Timing Diagram \n2.13 Enhanced Secure Digita l Host Controller (eSDHC)\nThis section describes the DC and AC electrical  specifications for the eSDHC (SDIO) interface.\n2.13.1 eSDHC  DC Electrical Characteristics\nTable 62  provides the DC electrical character istics for the eSDHC (SDIO) interface.\nTable 62. eSDHC Interface DC Electrical Characteristics (CVDD = 3.3 V)\nParameter Symbol Condition Min Max Unit Note\nInput high voltage VIH — 0.625 × CVDD —V 1\nInput low voltage VIL — — 0.25 × CVDD V1\nOutput high voltage VOH IOH = –100 uA at \nOVDDmin0.75 × CVDD —V —\nOutput low voltage VOL  IOL = 100uA at \nOVDDmin— 0.125 × CVDD V—\nOutput high voltage VOH IOH = –100 uA CVDD-0.2 — V 2tarcs+tLBKLOVLCLK\nLAD[0:31]\nLBCTLtLBONOT\nLCS_B\nLGPL2/LOE_Baddresstaddr\ntaoe+tLBKLOV\nLWE_Btawcs+tLBKLOVtLBONOTaddresstaddr\ntawe+tLBKLOVtLBKLOX\ntrc\ntoenread data write data\ntwen\ntwc\nwrite readLALE\n1taddr is programmable and determined by LCRR[EADC] and ORx[EAD].\n2tarcs, tawcs, taoe, trc, toen, tawe, twc, twen are determined by ORx. See the P2020reference manual.\nElectrical Characteristics\nP2020 QorIQ Integrated  Processor Hardware Specifications, Rev. 3\nNXP Semiconductors 79Note:\n1. Note that the min VILand max VIH values are based on the respective min and max OVIN values found in Table 3\n2. Open drain mode for MMC cards only.\n2.13.2 eSDHC  AC Timing Specifications\nThis section describes the AC electrical sp ecifications for the eS DHC (SDIO) interface. Table 63  provides the eSDHC AC \ntiming specifications for full speed mode as defined in Figure 41  and Figure 42 .Output low voltage VOL  IOL = 2 mA — 0.3 V 2\nInput leakage current IIN — –70 70 uA —\nTable 63. eSDHC AC Timing Specifications\nParameter Symbol1Min Max Unit Notes\nSD_CLK clock frequency\nSD Full-speed/High-speed mode\nMMC Full-speed/High-speed modefSHSCK 0\n25/5020/52MHz 2, 3\nSD_CLK clock low time—Full-speed mode/High-speed mode t\nSHSCKL 10/7 — ns 3\nSD_CLK clock high time—Full-speed mode/High-speed mode tSHSCKH 10/7 — ns 3\nSD_CLK clock rise and fall times tSHSCKR/\ntSHSCKF—3 n s 3\nInput setup times: SD_CMD, SD_DATX, SD_CD to SD_CLK tSHSIVKH 3.7 — ns 3, 4, 5\nInput hold times: SD_CMD, SD_DATX, SD_CD to SD_CLK tSHSIXKH 2.5 — ns 3\nOutput delay time: SD_CLK to SD_CMD, SD_DATx valid tSHSKHOV –3 3 ns 3, 5\nNotes:\n1. The symbols used for timing specifications herein follow the pattern of t(first three letters of functional block)(signal)(state) \n(reference)(state)  for inputs and t(first three letters of functional block)(reference)(state)(signal)(state)  for outputs. For example, tFHSKHOV  \nsymbolizes eSDHC high speed mode device timing (SHS) clock refe rence (K) going to the high (H) state, with respect to the \noutput (O) reaching the invalid state (X) or output hold time. Note that, in general, the clock reference symbol representation  \nis based on five letters representing the clock of a particular functional. For rise and fall times, the latter convention is u sed \nwith the appropriate letter: R (rise) or F (fall).\n2. In full speed mode, clock frequency value can be 0–25 MHz for a SD/SDIO card and 0–20 MHz for a MMC card. In high speed \nmode, clock frequency value can be 0–50 MHz for a SD/SDIO card and 0–52 MHz for a MMC card.\n3. CCARD  ≤ 10 pF , (1 card), and CL = CBUS + CHOST  + CCARD  ≤ 40 pF\n4. To satisfy setup timing, one way board routing delay between Host and Card, on SD_CLK, SD_CMD, and SD_DATx should \nnot exceed 0.65ns.\n5. The parameter values apply to both full speed and high speed modes.Table 62. eSDHC Interface DC Electrical Characteristics (continued)(CVDD = 3.3 V)\nParameter Symbol Condition Min Max Unit Note\nP2020 QorIQ Integrated Processor Hardware Specifications, Rev. 3Electrical Characteristics\nNXP Semiconductors 80This figure provides the eSDHC clock input timing diagram.\nFigure 41. eSDHC Clock Input Timing Diagram\nThis figure provides the data and command input/output timing diagram.\nFigure 42. eSDHC Data and Command Input/Out put Timing Diagram Referenced to Clock\n2.14 Programmable Interrupt Controller\nIn IRQ edge trigger mode, when an external interrupt signal is asserted (accord ing to the programmed polar ity), it must remain \nthe assertion for at least 3 sy stem clocks (SYSCLK periods).\n2.14.1 PIC DC Electrical Characteristics\nTable 66  provides the DC electrical ch aracteristics for the PIC interface.\nTable 64. PIC DC Electrical Characteristics\nParameter Symbol 1Min Max Unit Note\nHigh-level input voltage VIH 2— V 1\nLow-level input voltage VIL —0 . 8 V 1\nInput current (OVIN = 0 V or OVIN = OVDD)IIN —± 4 0 μA2\nHigh-level output voltage (OVDD = min, IOH = –2 mA) VOH 2.4 — V —\nLow-level output voltage (OVDD = min, IOL = 2 mA) VOL —0 . 4 V —\nNotes:\n1. Note that the min VILand max VIH values are based on the respective min and max OVIN values found in Table 3 .\n2. Note that the symbol OVIN represents the input voltage of the supply. It is referenced in Table 3 .eSDCH\ntSHSCKRExternal ClockVM VM VM\ntSHSCK\ntSHSCKFVM = Midpoint Voltage ( CVDD /2)operational mode tSHSCKL tSHSCKH\nVM = Midpoint Voltage (CVDD/2)SD_CK\nExternal Clock\nSD_DAT/CMDVM VM VM VM\nInputs\nSD_DAT/CMD\nOutputstSHSIVKH tSHSIXKH\ntSHSKHOV\nElectrical Characteristics\nP2020 QorIQ Integrated  Processor Hardware Specifications, Rev. 3\nNXP Semiconductors 812.14.2 PIC AC Electrical Characteristics\nTable 65  shows the PIC AC timing specifications.\n2.15 JTAG\nThis section discusses the JTAG interface.\n2.15.1 JTAG DC Electrical Characteristics\nTable 66  provides the DC electrical ch aracteristics for the JTAG interface.\n2.15.2 JTAG AC Electrical Specifications\nThis section describes the AC electri cal specifications for the IEEE Std 11 49.1™ (JTAG) interface of the device.\nThis table provides the JTAG AC timing specifications as defined in Figure 44  through Figure 46 .Table 65. PIC Input AC Timing Specifications\nParameter Symbol Min Max Unit Notes\nPIC inputs—minimum pulse width tPIWID 3 — SYSCLK 1\nNote:\n1. PIC inputs and outputs are asynchronous to any visible clock. PIC outputs must be synchronized before use by any external \nsynchronous logic. PIC inputs are required to be valid for at least  tPIWID ns to ensure proper operation when working in \nedge-triggered mode.\nTable 66. JTAG DC Electrical Characteristics\nParameter Symbol 1Min Max Unit Note\nHigh-level input voltage VIH 2— V 1\nLow-level input voltage VIL —0 . 8 V 1\nInput current\n(VIN1 = 0 V or VIN = OVDD)IIN —± 4 0 μA2\nHigh-level output voltage\n(OVDD = min, IOH = –2 mA)VOH 2.4 — V —\nLow-level output voltage\n(OVDD = min, IOL = 2 mA)VOL —0 . 4 V —\nNotes:\n1. Note that the min VILand max VIH values are based on the respective min and max OVIN values found in Table 3 .\n2. Note that the symbol VIN, in this case, represents the OVIN symbol found in Table 3.\nTable 67. JTAG AC Timing Speci fications (Independent of SYSCLK)\nAt recommended operating conditions (see Table 3 ).\nParameter Symbol1Min Max Unit Notes\nJTAG external clock frequency of operation fJTG 03 3 . 3 M H z —\nJTAG external clock cycle time t JTG 30 — ns —\nJTAG external clock pulse width measured at OVDD/2 tJTKHKL 15 — ns —\nP2020 QorIQ Integrated Processor Hardware Specifications, Rev. 3Electrical Characteristics\nNXP Semiconductors 82Figure 43  provides the AC test load for TDO and the boundary-scan outputs.\nFigure 43. AC Test Load for the JTAG Interface\nFigure 44  provides the JTAG clock input timing diagram.\nFigure 44. JTAG Clock Input Timing DiagramJTAG external clock rise and fall times tJTGR  & tJTGF 02 n s —\nTRST  assert time tTRST 25 — ns 2\nInput setup times tJTDVKH 4— n s —\nInput hold times tJTDXKH 10 — ns —\nOutput valid times tJTKLDV 01 0 n s 3\nOutput hold times tJTKLDX 0— n s 3\nNotes:\n1. The symbols used for timing spec ifications follow the pattern t(first two letters of functional block)(signal)(state)(reference)(state)  for inputs \nand t(first two letters of functional block)(reference)(state)(signal)(state)  for outputs. For example, tJTDVKH  symbolizes JTAG device timing \n(JT) with respect to the time data input signals (D ) reaching the valid state (V) relative to the tJTG clock reference (K) going \nto the high (H) state or setup time. Also, tJTDXKH  symbolizes JTAG timing (JT) with respec t to the time data input signals (D) \nreaching the invalid state (X) relative to the tJTG clock reference (K) going to the high (H) state. Note that in general, the clock \nreference symbol representation is based on three letters repr esenting the clock of a particular functional. For rise and fall \ntimes, the latter convention is used with th e appropriate letter: R (rise) or F (fall).\n2. TRST  is an asynchronous level sensitive signal. The setup time is for test purposes only.\n3. All outputs are measured from the midpoint  voltage of the falling/rising edge of tTCLK to the midpoint of the signal in question. \nThe output timings are m easured at the pins. All output ti mings assume a purely resistive 50- Ω load. Time-of-flight delays \nmust be added for trace lengths, vi as, and connectors in the system.Table 67. JTAG AC Timing Specifications (Independent of SYSCLK) (continued)\nAt recommended operating conditions (see Table 3 ).\nParameter Symbol1Min Max Unit Notes\nOutput Z0 = 50 Ω OVDD/2\nRL = 50 Ω\nJTAG\ntJTKHKL tJTGRExternal ClockVM VM VM\ntJTG tJTGF\nVM = Midpoint Voltage (OV DD/2)\nElectrical Characteristics\nP2020 QorIQ Integrated  Processor Hardware Specifications, Rev. 3\nNXP Semiconductors 83Figure 45  provides the TRST  timing diagram.\nFigure 45. TRST  Timing Diagram\nFigure 46  provides the boundary-scan timing diagram.\nFigure 46. Boundary-Scan Timing Diagram\n2.16 I2C \nThis section describes the DC and AC  electrical charact eristics for the I2C interfaces of the device.\n2.16.1 I2C DC Electrical Characteristics\nTable 68  provides the DC electrical  characteristics for the I2C interfaces.\nTable 68. I2C DC Electrical Characteristics\nParameter Symbol Min Max Unit Notes\nInput high voltage level VIH 2— V 1\nInput low voltage level VIL —0 . 8 V 1\nOutput Low voltage (OVDD = min, IOL = 2 mA) VOL 00 . 4  V 2\nPulse width of spikes which must be suppressed \nby the input filtertI2KHKL 05 0 n s 3\nInput current each I/O pin (input voltage is \nbetween 0.1 × OVDD and 0.9 × OVDD(max)II –40 40 μA4TRST\nVM = Midpoint Voltage (OV DD/2)VM VM\ntTRST\nVM = Midpoint Voltage (OV DD/2)VM VM\ntJTDVKH\ntJTDXKH\nBoundary\nData OutputsJTAG\nExternal Clock\nBoundary\nData Inputs\nOutput Data ValidtJTKLDXtJTKLDVInput\nData Valid\nP2020 QorIQ Integrated Processor Hardware Specifications, Rev. 3Electrical Characteristics\nNXP Semiconductors 842.16.2 I2C AC Electrical Specifications\nTable 69  provides the AC timing parameters for the I2C interfaces. Capacitance for each I/O pin CI —1 0 p F —\nNotes:\n1. Note that the min VILand max VIH values are based on the respective min and max OVIN values found in Table 3 .\n2. Output voltage (open drain or open co llector) condition = 3 mA sink current.\n3. See the P2020 QorIQ Integrated Communications Host Processor Family Reference Manual  for information on the digital \nfilter used.\n4. I/O pins obstruct the SDA and SCL lines if OVDD is switched off. \nTable 69. I2C AC Electrical Specifications\nAt recommended operating conditions with OVDD of 3.3 V ± 5%. All values refer to VIH (min) and VIL (max) levels (see Table 68 ).\nParameter Symbol1Min Max Unit Note\nSCL clock frequency fI2C 0 400 kHz42\nLow period of the SCL clock tI2CL 1.3 — μs—\nHigh period of the SCL clock tI2CH 0.6 — μs—\nSetup time for a repeated START \nconditiontI2SVKH 0.6 — μs—\nHold time (repeated) START condition \n(after this period, the first clock pulse is \ngenerated)tI2SXKL 0.6 — μs—\nData setup time tI2DVKH 100 — ns —\nData input hold time:\nCBUS compatible masters\nI2C bus devicestI2DXKL\n—\n0—\n—μs3\nData output delay time tI2OVKL —0 . 9  μs4\nSet-up time for STOP condition tI2PVKH 0.6 — μs—\nBus free time between a STOP and \nSTART conditiontI2KHDX 1.3 — μs—\nNoise margin at the LOW level for each \nconnected device (including hysteresis)VNL 0.1 × OVDD —V—\nNoise margin at the HIGH level for each \nconnected device (including hysteresis)VNH 0.2 × OVDD —V—Table 68. I2C DC Electrical Characteristics (continued)\nParameter Symbol Min Max Unit Notes\nElectrical Characteristics\nP2020 QorIQ Integrated  Processor Hardware Specifications, Rev. 3\nNXP Semiconductors 85Figure 47  provides the AC test load for the I2C.\nFigure 47. I2C AC Test Load\nFigure 48  shows the AC timing diagram for the I2C bus.\nFigure 48. I2C Bus AC Timing DiagramCapacitive load for each bus line Cb — 400 pF —\nNote:  \n1. The symbols used for timing specifications herein follow the pattern t(first two letters of functional bl ock)(signal)(state)(reference)(state)  for \ninputs and t(first two letters of functional bl ock)(reference)(state)(signal)(state)  for outputs. For example, tI2DVKH  symbolizes I2C timing (I2) \nwith respect to the time data input signals (D) reaching the valid state (V) relative to the tI2C clock reference (K) going to the \nhigh (H) state or setup time. Also, tI2SXKL  symbolizes I2C timing (I2) for the time that the data with respect to the START \ncondition (S) went invalid (X) relative to the tI2C clock reference (K) going to the low (L) state or hold time. Also, tI2PVKH  \nsymbolizes I2C timing (I2) for the time that the dat a with respect to the STOP condition (P ) reaches the valid state (V) relative \nto the tI2C clock reference (K) going to the high (H) state or setup time.\n2. The requirements for I2C frequency calculation must be followed. Refer to NXP application note AN2919, “Determining the \nI2C Frequency Divider Ratio for SCL.”\n3. As a transmitter, the device provides a delay time of at least 300 ns for the SDA signal (referred to as the VIHmin  of the SCL \nsignal) to bridge the undefined region of the falling edge of SCL to avoid unintended generation of a START or STOP \ncondition. When the device acts as the I2C bus master while transmitting, it drives  both SCL and SDA. As long as the load \non SCL and SDA are balanced, the device does not generate an unintended START or STOP cond ition. Therefore, the 300 \nns SDA output delay time is not a concern. If under some rare condition, the 300 ns SDA output delay time is required for the \ndevice as transmitter, application note AN2919,  referred to in note 2 above, is recommended.\n4. The maximum tI2OVKL  must be met only if the device does not stretch the LOW period (tI2CL) of the SCL signal.Table 69. I2C AC Electrical Specifications (continued)\nAt recommended operating conditions with OVDD of 3.3 V ± 5%. All values refer to VIH (min) and VIL (max) levels (see Table 68 ).\nParameter Symbol1Min Max Unit Note\nOutput Z0 = 50 Ω OVDD/2\nRL = 50 Ω\nSr SSDA\nSCL\ntI2SXKLtI2CL\ntI2CH\ntI2DXKL, tI2OVKLtI2DVKH\ntI2SXKL\ntI2SVKHtI2KHKL\ntI2PVKH\nPStI2KHDX\nP2020 QorIQ Integrated Processor Hardware Specifications, Rev. 3Electrical Characteristics\nNXP Semiconductors 862.17 GPIO\nThis section describes the DC and AC electrical specifi cations for the GPOUT and GP IN interface of the device.\n2.17.1 GPIO DC Electrical Characteristics\nTable 70  provides the DC electrical char acteristics for the GPIO interface.\nTable 70. PIO[0:7] DC Electrical Characteristics (3.3 V)\nParameter Symbol Min Max Unit Notes\nHigh-level input voltage VIH 2— V 1 ,  2\nLow-level input voltage VIL —0 . 8 V 1 ,  2\nInput current (VIN1 = 0 V or VIN = VDD)IIN — ±40 μA—\nHigh-level output voltage (OVDD = min, IOH = –2 mA) VOH 2.4 — V —\nLow-level output voltage (OVDD = min, IOL = 2mA) VOL —0 . 4 V —\nNote:\n1. The min VILand max VIH values are based on the min and max OVIN respective values found in Table 2 .\n2. The symbol OVIN represents the input voltage of the supply. It is referenced in Table 2 .\nTable 71. GPIO[8:15] DC Electrical Characteristics (3.3 V)\nParameter Symbol Min Max Unit Notes\nHigh-level input voltage VIH 2— V 1 ,  2\nLow-level input voltage VIL —0 . 8 V 1 ,  2\nInput current (VIN1 = 0 V or VIN = VDD)IIN — ±40 μA—\nHigh-level output voltage (BVDD = min, IOH = –2 mA) VOH 2.4 — V —\nLow-level output voltage (BVDD = min, IOL = 2mA) VOL —0 . 4 V —\nNote:\n1. The min VILand max VIH values are based on the min and max OVIN respective values found in Table 2 .\n2. The symbol OVIN represents the input voltage of the supply. It is referenced in Table 2 .\nTable 72. GPIO[8:15] DC Electrical Characteristics (2.5 V)\nParameter Symbol Min Max Unit Notes\nHigh-level input voltage VIH 1.7 — V 1, 2\nLow-level input voltage VIL —0 . 7 V 1 ,  2\nInput current (VIN1 = 0 V or VIN = VDD)IIN — ±40 μA—\nHigh-level output voltage (BVDD = mn, IOH = –1 mA) VOH 1.7 — V —\nLow-level output voltage (BVDD = min, IOL = 1 mA) VOL —0 . 7 V —\nNote:\n1. The min VILand max VIH values are based on the min and max OVIN respective values found in Table 2 .\n2. The symbol OVIN represents the input voltage of the supply. It is referenced in Table 2 .\nElectrical Characteristics\nP2020 QorIQ Integrated  Processor Hardware Specifications, Rev. 3\nNXP Semiconductors 87Table 73. GPIO[8:15] DC Electrical Characteristics (1.8 V)\n2.17.2 GPIO AC Electrical Specifications\nTable 74  provides the GPIO input and output AC timing specifications.\nFigure 49  provides the AC test load for the GPIO.\nFigure 49. GPIO AC Test Load\n2.18 High-Speed Serial Interfaces (HSSI)\nThe device features one Seri alizer/Deserializer (SerDes)  interfaces to be used for high-speed  serial interconn ect applications. \nThe SerDes interface can be used for PCI Express SGMII and/or Serial Rapi dIO data transfers.  \nThis section describes the common portion of SerDes DC electrical specifications, wh ich is the DC requirement for SerDes \nReference Clocks. The SerDes data lane’s transmit ter and receiver reference circuits are also shown.\n2.18.1 Signal Terms Definition\nThe SerDes utilizes differential signaling to  transfer data across the serial link. Th is section defines terms used in the desc ription \nand specification of di fferential signals. Parameter Symbol Min Max Unit Notes\nHigh-level input voltage VIH 1.2 — V 1, 2\nLow-level input voltage VIL —0 . 6 V 1 ,  2\nInput current (VIN1 = 0 V or VIN = VDD)IIN —± 4 0 μA—\nHigh-level output voltage (BVDD = mn, IOH = –0.5 mA) VOH 1.35 — V —\nLow-level output voltage (BVDD = min, IOL = 0.5 mA) VOL —0 . 4 V —\nNote:\n1.The min VILand max VIH values are based on the min and max OVIN respective values found in Table 2 .\n2. The symbol OVIN represents the input voltage of the supply. It is referenced in Table 2 .\nTable 74. GPIO Input and Output AC Timing Specifications1\nCharacteristic Symbol 2Min Unit Notes\nGPIO inputs—minimum pulse width tPIWID 1.5 × plat ÷2n s 1\nNotes:\n1.GPIO inputs and outputs are asynchronous to any visible cl ock. GPIO outputs must be synchronized before use by any \nexternal synchronous logic. GPIO inputs  are required to be valid for at least  tPIWID ns to ensure proper operation.\nOutput Z0 = 50 Ω OVDD/2\nRL = 50 Ω\nP2020 QorIQ Integrated Processor Hardware Specifications, Rev. 3Electrical Characteristics\nNXP Semiconductors 88Figure 50  shows how the signals are defined. For illustration pur poses, only one SerDes lane is used for description. Figure 50  \nshows the waveform for either a transmitter output (SD_TX and SD_TX ) or a receiver input (SD_RX and SD_RX ). Each signal \nswings between A V olts and B V olts where A > B.\nFigure 50. Differential Voltage Definitions for Transmitter or Receiver\nUsing this waveform, the definitions are as follows. To simpli fy the illustration, the following definitions assume that the \nSerDes transmitter and receiver op erate in a fully symmetrical di fferential signaling environment:\nSingle-Ended Swing\nThe transmitter output signals and th e receiver input sign als SD_TX, SD_TX , SD_RX and SD_RX  \neach have a peak-to-peak swing of A – B V olts.  This is also referred as each signal wire’s \nSingle-Ended Swing.\nDifferential Output Voltage, VOD (or Differential Output Swing ) \nThe Differential Output V oltage (or Swing) of the transmitter, VOD, is defined as the difference of \nthe two complimentary output voltages: VSDn_TX – VSDn_TX. The VOD value can be either positive \nor negative.\nDifferential Input Voltage, VID (or Differential Input Swing )\nThe Differential Input V oltage (or Swing) of the receiver, VID, is defined as the difference of the \ntwo complimentary input voltages: VSDn_RX – VSDn_RX . The VID value can be either positive or \nnegative.\nDifferential Peak Voltage , VDIFFp\nThe peak value of the differential  transmitter output signal or th e differential receiver input signal \nis defined as Differential Peak V oltage, VDIFFp = |A – B| V olts.\nDifferential Peak-to-Peak , VDIFFp-p\nSince the differential output  signal of the transmitter and the diff erential input signal of the receiver \neach range from A – B to –(A – B) V olts, the peak -to-peak value of the di fferential transmitter \noutput signal or the differentia l receiver input signal is define d as Differential Peak-to-Peak \nV oltage, VDIFFp-p  = 2×VDIFFp = 2×|(A - B)| V olts, which is twi ce of differential swing in \namplitude, or twice of the differen tial peak. For example, the output  differential peak-peak voltage \ncan also be calculated as VTX-DIFFp-p  = 2×|VOD|.\nDifferential Waveform\nThe differential waveform is constructed by subtracting the inverting signal (SD_TX , for example) \nfrom the non-inverting signal (SD_TX, for example) within a differential pair. There is only one signal trace curve in a differential  waveform. The voltage represente d in the differential waveform \nis not referenced to ground. Refer to Figure 50  as an example for differential waveform.Differential Swing, VID or VOD = A – BA Volts\nB VoltsSD_TX  or \nSD_RXSD_TX or SD_RX\nDifferential Peak Voltage, V\nDIFFp  = |A – B| \nDifferential Peak-Peak Voltage, VDIFFpp  = 2 × VDIFFp  (not shown)Vcm = (A + B) ÷2\nElectrical Characteristics\nP2020 QorIQ Integrated  Processor Hardware Specifications, Rev. 3\nNXP Semiconductors 89Common Mode Voltage, Vcm\nThe Common Mode V oltage is equal to one half of  the sum of the voltages between each conductor \nof a balanced interchange circuit and ground . In this example, for SerDes output, \nVcm_out =( VSDn_TX + VSDn_TX) ÷2 = (A + B) ÷2, which is the arithmetic mean of the two \ncomplimentary output voltages within a differential pair. In a system, the common mode voltage may often differ from one component’s output to the other’s input. It may be different between the receiver input and driver output circ uits within the same component. It is also referred to as the DC \noffset on some occasions.\nTo illustrate these definitions using real values, consider the case of a current mode logic (CML ) transmitter that has a commo n \nmode voltage of 2.25 V and each  of its outputs, TD and TD\n, has a swing that goes between 2.5 V and 2.0 V . Using these values, \nthe peak-to-peak voltage swi ng of each signal (TD or TD ) is 500 mV p-p, which is referred to as the single-ended swing for \neach signal. In this example, because th e differential signaling envi ronment is fully symmetrical , the transmitter output’s \ndifferential swing (VOD) has the same amplitude as each signal’s single-ende d swing. The differential  output signal ranges \nbetween 500 mV and –500 mV . In other words, VOD is 500 mV in one phase and –500 mV in the other phase. The peak \ndifferential voltage (VDIFFp ) is 500 mV . The peak-to-peak differential voltage (VDIFFp-p ) is 1000 mV p-p.\n2.18.2 SerDes Reference Clocks\nThe SerDes reference clock inputs are applied to an internal PLL whose output creates the clock used by the corresponding SerDes lanes. The SerDes reference cloc ks inputs are SD_REF_CLK and SD_REF_CLK\n for PCI Express and Serial RapidIO, \nor SD_REF_CLK and SD_REF_CLK  for the SGMII interface respectively.\nThe following sections describe the SerDes reference clock requirements and some  application information.\n2.18.2.1 SerDes Spread Spectrum  Clock Source Recommendations\nSD_REF_CLK/SD_REF_CLK  are designed to work with spread spectrum clock for PCI Express protocol only with the \nspreading specification defined in Table 75 . When using spread spectrum clocking fo r PCI Express, both ends of the link \npartners should use the same reference clock. For best resu lts, a source without significant unintended modulation should be \nused.\nThe spread spectrum clocking cannot be used if the same SerD es reference clock is shared with other non-spread spectrum \nsupported protocols. For example, if the spread spectrum cloc king is desired on a SerDes reference clock for PCI Express and \nthe same reference clock is used for any other protocol such as SGMII/SRIO due to the SerDes lane usage mapping option, spread spectrum clocking ca nnot be used at all. \nTable 75. SerDes Spread Spectrum Clock Source Recommendations\nAt recommended operating conditions. See Table 3 .\nParameter Min Max Unit Notes\nFrequency modulation 30 33 kHz —\nFrequency spread +0 –0.5 % 1Note:  \n1. Only down spreading is allowed.\nP2020 QorIQ Integrated Processor Hardware Specifications, Rev. 3Electrical Characteristics\nNXP Semiconductors 902.18.2.2 SerDes Reference Clock Receiver Characteristics\nFigure 51  shows a receiver reference diagram of the SerDes reference clocks. \nFigure 51. Receiver of SerDes Reference Clocks\nThe characteristics are as follows:\n• The supply voltage requirements for XVDD_SRDS 2 are specified in Table 2  and Table 3 .\n• The SerDes reference clock receiver refe rence circuit structure is as follows:\n—T h e  SD_REF_CLK and SD_REF_CLK  are internally AC-coupled di fferential inputs as shown in Figure 51 . Each \ndifferential clock input (SD_REF_CLK or SD_REF_CLK ) has on-chip 50- Ω termination to SGND_SRDS n \n(xcorevss)  followed by on-chip AC-coupling. \n— The external reference clock driver mu st be able to drive this termination.\n— The SerDes reference clock input can be either differen tial or single-ended. Refer to the Differential Mode and \nSingle-ended Mode description below for further detailed requirements.\n• The maximum average cu rrent requirement that also determines the common mode voltage range is the following:\n— When the SerDes reference clock differential inputs are DC coupled externally with the clock driver chip, the \nmaximum average current allowed for each input pin is 8 mA.  In this case, the exact common mode input voltage \nis not critical as long as it is with in the range allowed by the maximum av erage current of 8 mA (refer to the \nfollowing bullet for more detail), becau se the input is AC-coupled on-chip.\n— This current limitation sets the maximum common mode input voltage to be less than 0.4 V (0.4 V/50 = 8 mA) \nwhile the minimum common mode input level is 0.1 V above SGND_SRDS n (xcorevss). For example, a clock \nwith a 50/50 duty cycle can be produced by a clock driver with output driven by its current source from 0 mA to \n16 mA (0–0.8 V), such that each phase of  the differential input has a single-e nded swing from 0 V to 800 mV with \nthe common mode voltage at 400 mV .\n— If the device driving the SD_REF_CLK and SD_REF_CLK  inputs cannot drive 50 Ω to SGND_SRDS n \n(xcorevss)  DC, or it exceeds the maximum in put current limitations,  then it must be AC-coupled off-chip.\n• The input amplitude requirement is as follows:\n— This requirement is described in detail in the following sections.\n2.18.2.3 DC Level Requirement for SerDes Reference Clocks\nThe DC level requirement for the device SerDes reference clock inputs is different depending on the signaling mode used to \nconnect the clock driver chip and SerDes reference clock inputs as described below:\n• Differential Mode\n— The input amplitude of the differential clock must be between 400 mV and 1600 mV differential peak-peak (or \nbetween 200 mV and 800 mV differential p eak). In other words, each signal wire  of the differential pair must have Input\nAmp\n50 Ω50 Ω\nSD_REF_CLK\nSD_REF_CLK\nElectrical Characteristics\nP2020 QorIQ Integrated  Processor Hardware Specifications, Rev. 3\nNXP Semiconductors 91a single-ended swing less than 800 mV and greater than 200 mV . This requirement is the same for both external \nDC-coupled or AC-coupled connection.\n—F o r  external DC-coupled  connection, as described in Section 2.18.2.2, “SerDes Reference Clock Receiver \nCharacteristics ,” the maximum average current requirements sets the requirem ent for average voltage (common \nmode voltage) to be between 100 mV and 400 mV . Figure 52  shows the SerDes reference clock input requirement \nfor DC-coupled connection scheme.\nFigure 52. Differential Reference Clock Input DC Requirements (External DC-Coupled)\n—F o r  external AC-coupled  connection, there is no common mode voltage  requirement for the clock driver. Since \nthe external AC-coupling capacitor blocks the DC level, th e clock driver and the SerDes reference clock receiver \noperate in different command mode vol tages. The SerDes reference clock r eceiver in this connection scheme has \nits common mode voltage set to SGND_SRDS n. Each signal wire of the differen tial inputs is allowed to swing \nbelow and above the command mode voltage (SGND_SRDS n). Figure 53  shows the SerDes reference clock input \nrequirement for AC-coupled connection scheme.\n—\nFigure 53. Differential Reference Clock Input DC Requirements (External AC-Coupled)\n• Single-ended Mode\n— The reference clock can also be si ngle-ended. The SD_REF_CLK input amplitude (single-ended swing) must be \nbetween 400 mV and 800 mV peak-peak (from VMIN to VMAX) with SD_REF_CLK  either left unconnected or \ntied to ground. \n— The SD_REF_CLK input average voltage must be between 200 and 400 mV . Figure 54  shows the SerDes \nreference clock input requirement for single-ended signaling mode.\n— To meet the input amplitude requirement, the reference clock inputs might need to be DC or AC-coupled \nexternally. For the best noise performance, the reference of the clock could be DC or AC-coupled into the unused phase (SD_REF_CLK\n) through the same source impedance as the clock input (SD_REF_CLK) in use.SD_REF_CLK\nSD_REF_CLKVmax  < 800 mV\nVmin > 0V100 mV < Vcm < 400 mV200 mV < Input Amplitude or Differential Peak < 800 mV\nSD_REF_CLK\nSD_REF_CLKVcm200 mV < Input Amplitude or Differential Peak < 800 mV\nVmax < Vcm + 400 mV\nVmin > Vcm – 400\nP2020 QorIQ Integrated Processor Hardware Specifications, Rev. 3Electrical Characteristics\nNXP Semiconductors 92Figure 54. Single-Ended Reference Clock Input DC Requirements\n2.18.3 AC Requirements for PCI Express SerDes Reference Clocks\nTable 76  lists AC requirements for the PCI Express,  SGMII, and SRIO  SerDes reference clocks to be guaranteed by the \ncustomer’s application design.\nTable 76. SD_REF_CLK and SD_REF_CLK  Input Clock Requirements\nParameter Symbol Min Typical Max Unit Notes\nSD_REF_CLK/ SD_REF_CLK frequency range tCLK_REF — 100/125 — MHz 1\nSD_REF_CLK/ SD_REF_CLK clock frequency tolerance tCLK_TOL –350 — +350 ppm —\nSD_REF_CLK/ SD_REF_CLK reference clock duty cycle tCLK_DUTY 40  50  60 % 7\nSD_REF_CLK/ SD_REF_CLK max deterministic \npeak-peak Jitter @ 10-6 BERtCLK_DJ ——4 2p s 6\nSD_REF_CLK/ SD_REF_CLK  total reference clock jitter @ \n10-6 BER (Peak-to-peak jitter at refClk input)tCLK_TJ — — 86 ps 2, 6\nSD_REF_CLK/SD_REF_CLK  rising/falling edge rate tCLKRR/ tCLKFR 1—4 V / n s 3 ,  6\nDifferential input high voltage VIH 200 — — mV 3\nDifferential input low voltage VIL — — –200 mV 3SD_REF_CLK\nSD_REF_CLK400 mV  < SD_REF_CLK Input Amplitude  < 800 mV\n0V\nElectrical Characteristics\nP2020 QorIQ Integrated  Processor Hardware Specifications, Rev. 3\nNXP Semiconductors 93Figure 55  shows the differential measuremen t points for rise and fall time.\nFigure 55. Differential Measurement Points for Rise and Fall Time\nFigure 56  shows the single-ended measurement points for rise and fall time matching.\nFigure 56. Single-Ended Measurement Points for Rise and Fall Time MatchingRising edge rate (SD_REF_CLK) to falling edge rate \n(SD_REF_CLK) matchingRise-Fall Matching — — 20 % 4, 5, 6\nNotes:\n1.Caution: Only 100 and 125 have been tested. In-between values do not work co rrectly with the rest of the system.\n2. Limits from PCI Express CEM Rev 2.0\n3. Measured from –200 mV to +200 mV on the differentia l waveform (derived from SD_REF_CLK minus SD_REF_CLK ). The \nsignal must be monotonic through the measurement region  for rise and fall time. The 400 mV measurement window is \ncentered on the differential zero crossing. See Figure 55 .\n4. Measurement taken from single-ended waveform.\n5. Matching applies to rising edge for SD_REF_CLK and falling edge rate for SD_REF_CLK . It is measured using a 200 mV \nwindow centered on the median cross point w here SD_REF_CLK rising meets SD_REF_CLK  falling. The median cross point \nis used to calculate the voltage thresholds  that the oscilloscope uses for the edge ra te calculations. The rise edge rate of \nSD_REF_CLK must be compared to the fall edge rate of SD_REF_CLK , the maximum allowed difference should not exceed \n20% of the slowest edge rate. See Figure 56 .\n6. System/board must be designed to ensure the input requirement to the device is achieved. Proper device operation is \nguaranteed for inputs meeting this requi rement by design, simulation, characterization, or functional testing.\n7. Measurement taken from the differential waveform.Table 76. SD_REF_CLK and SD_REF_CLK  Input Clock Requirements (continued)\nParameter Symbol Min Typical Max Unit Notes\nVIH = +200 mV\nVIL = –200 mV0.0 V\nSD_REF_CLK  – \nSD_REF_CLKFall Edge Rate Rise Edge Rate\n\nP2020 QorIQ Integrated Processor Hardware Specifications, Rev. 3Electrical Characteristics\nNXP Semiconductors 942.18.4 SerDes Transmitter and Receiver Reference Circuits\nFigure 57  shows the reference circuits for SerDes  data lane’s transmitter and receiver.\nFigure 57. SerDes Transmitter a nd Receiver Reference Circuits\nThe DC and AC specification of SerDes data lanes are defined in each interface protocol secti on below (PCI Express, Serial \nRapid IO or SGMII) in this document based on the application usage:\n•Section 2.10.3, “SGMII Inte rface Electrical Characteristics ”\n•Section 2.19, “PCI Express ”\n•Section 2.20, “Ser ial RapidIO (SRIO) ”\nNote that external AC Coupling capacitor is  required for the above three serial tran smission protocols per the protocol’s stand ard \nrequirements.\n2.18.5 Clocking Dependencies\nThe ports on the two ends of a link must transmit data at a rate that is with in 600 parts per million (ppm) of each other at al l \ntimes. This is specified to allow bit rate  clock sources with a ± 300 ppm tolerance.\n2.19 PCI Express\nThis section describes the DC and AC electrical specifications for the PCI Express bus of the P2020.\n2.19.1 PCI Express DC Requirements  for SD_REF_CLK and SD_REF_CLK\nFor more information, see Section 2.18.2.3, “DC Level Requir ement for SerDes Reference Clocks .”\n2.19.2 PCI Express DC Physical Layer Specifications\nThis section contains the DC specifications for th e physical layer of PCI Express on this device. \n2.19.2.1 PCI Express DC Physical Layer Transmitter Specifications\nTable 77  defines the PCI Express (2.5 Gb/s) DC specifications fo r the differential output at all transmitters (TXs). The \nparameters are specified at the component pins.50 Ω50 ΩReceiver Transmitter\nSD_TX n SD_TX n SD_RX n \nSD_RX n 50 Ω\n50 Ω\nElectrical Characteristics\nP2020 QorIQ Integrated  Processor Hardware Specifications, Rev. 3\nNXP Semiconductors 95Table 79  defines the PCI Express (2.5 Gb/s) AC  specifications for the differential output at all transm itters (TXs). The \nparameters are specified at the component pins. The AC timing specifications do not include RefClk jitter. \n2.19.2.2 PCI Express DC Physical Layer Receiver Specifications\nTable 78  defines the DC specifications for the PC I Express (2.5 Gb/s) differ ential input at all receivers (RXs). The parameters \nare specified at the component pins.Table 77. PCI Express (2.5Gb/s) Differential  Transmitter (TX) Output DC Specifications\nParameter Symbol Min Typical Max Units Comments\nDifferential Peak-to-Peak \nOutput VoltageVTX-DIFFp-p 800 1000 1200 mV VTX-DIFFp-p  = 2 ÷|VTX-D+  – VTX-D– | See Note 1.\nDe-emphasized Differential \nOutput Voltage (Ratio)VTX-DE-RATIO 3.0 3.5 4.0 dB Ratio of the VTX-DIFFp-p  of the second and \nfollowing bits after a transition divided by the \nVTX-DIFFp-p of the first bit after a transition. See \nNote 1.\nDC Differential TX \nImpedanceZTX-DIFF-DC 80 100 120 Ω TX DC Differential mode low impedance\nTransmitter DC Impedance ZTX-DC 40 50 60 Ω Required TX D+ as well as D– DC impedance \nduring all states\nNote:\n1. Specified at the measurement point into a timing and voltage compliance test load as shown in Figure 58  and measured over \nany 250 consecutive Tx UIs.\nTable 78. PCI Express (2.5 Gb/s) Differential Receiver (RX) Input DC Specifications\nParameter Symbol Min Typical Max Units Comments\nDifferential Input \nPeak-to-Peak \nVoltageVRX-DIFFp-p 175 — 1200 mV VRX-DIFFp-p  = 2 ×|VRX-D+  – VRX-D–- | \nSee Note 1.\nDC Differential \nInput ImpedanceZRX-DIFF-DC 80 100 120 Ω RX DC Differential mode impedance. See \nNote 2\nDC Input \nImpedanceZRX-DC 40 50 60 Ω Required RX D+ as well as D– DC Impedance \n(50 ± 20% tolerance). See Notes 1 and 2.\nPowered Down \nDC Input ImpedanceZ\nRX-HIGH-IMP-DC 50 — — k Ω Required RX D+ as well as D– DC Impedance \nwhen the Receiver terminations do not have power. See Note 3.\nP2020 QorIQ Integrated Processor Hardware Specifications, Rev. 3Electrical Characteristics\nNXP Semiconductors 962.19.3 PCI Express AC Physical Layer Specifications\nThis section contains the DC specifications for th e physical layer of PCI Express on this device. \n2.19.3.1 PCI Express AC Physical Layer Transmitter Specifications\nThis section discusses the PCI Express AC physi cal layer transmitter sp ecification for 2.5 Gb/s.\nTable 79  defines the PCI Express (2.5 Gb/s) AC  specifications for the differential output at all transm itters (TXs). The \nparameters are specified at the component pins. The AC timing specifications do not include RefClk jitter.Electrical Idle \nDetect ThresholdVRX-IDLE-DET -DIF\nFp-p65 — 175 mV VRX-IDLE-DET -DIFFp-p  = 2 ×|VRX-D+ –VRX-D– | \nMeasured at the package pins of the Receiver \nNotes:\n1. Specified at the measurement point and measured over any 250 consecutive UIs. The test load in Figure 58  must be used as \nthe Rx device when taking measurements. If the clocks to the Rx and Tx are not derived from the same reference clock, the \nTx UI recovered from 3500 consecutive UI must  be used as a reference for the eye diagram.\n2. Impedance during all LTSSM states. When tr ansitioning from a fundamental reset to detect (the initial state of the LTSSM) \nthere is a 5 ms transition time before receiver terminati on values must be met on all unconfigured lanes of a port.\n3. The Rx DC common mode impedance that ex ists when no power is present or fundamental reset is asserted. This helps \nensure that the receiver detect circuit does not falsely assume a receiver is powered on when it is not. This term must be \nmeasured at 300 mV above the Rx ground.\nTable 79. PCI Express (2.5Gb/s) Differential Transmitter (TX) Output AC Specifications\nParameter Symbol Min Typical Max Units Comments\nUnit Interval UI 399.88 400.00 400.12 ps Each UI is 400 ps ± 300 ppm. UI does not account for \nspread spectrum clock dictated variations. See Note 1.\nMinimum TX \nEye WidthTTX-EYE 0.70 — — UI The maximum transmitter jitter can be derived as \nTTX-MAX-JITTER  = 1 – TTX-EYE = 0.3 UI.\nSee Notes 2 and 3.\nMaximum time \nbetween the \njitter median and maximum \ndeviation from \nthe median.T\nTX-EYE-MEDIAN-\nto-MAX-JITTER— — 0.15 UI Jitter is defined as th e measurement variation of the \ncrossing points (VTX-DIFFp-p  = 0 V) in relation to a recovered \nTX UI. A recovered TX UI is calculated over 3500 consecutive unit intervals of sample data. Jitter is \nmeasured using all edges of t he 250 consecutive UI in the \ncenter of the 3500 UI used for calculating the TX UI. See Notes 2 and 3.Table 78. PCI Express (2.5 Gb/s) Differential R eceiver (RX) Input DC Specifications (continued)\nParameter Symbol Min Typical Max Units Comments\nElectrical Characteristics\nP2020 QorIQ Integrated  Processor Hardware Specifications, Rev. 3\nNXP Semiconductors 972.19.3.2 Test and Measurement Load\nThe AC timing and voltage parameters must  be verified at the measur ement point. The package pi ns of the device must be \nconnected to the test/measurement load with in 0.2 inches of that load, as shown in Figure 58 .\nNOTE\nThe allowance of the measurement point to be within 0.2 inches of the package pins is \nmeant to acknowledge that package/board rout ing may benefit from D+ and D– not being \nexactly matched in length at the package pin boundary. If the vendor does not explicitly state where the measurement point  is located, the measurement point is assumed to be the \nD+ and D– package pins.\nFigure 58. Test/Measurement Load\n2.19.3.3 PCI Express AC Physical Layer Receiver Specifications\nThis section discusses the PCI Express AC phys ical layer receiver specifications for 2.5 Gb/s.AC Coupling \nCapacitorCTX 75 — 200 nF All transmitters are AC coupled. The AC coupling is \nrequired either within the media or within the transmitting \ncomponent itself. See Note 4.\nNotes:\n1. No test load is necessarily associated with this value.\n2. Specified at the measurement point into a timi ng and voltage compliance test load as shown in Figure 58  and measured over \nany 250 consecutive Tx UIs. \n3. A TTX-EYE  = 0.70 UI provides for a total sum of det erministic and random jitter budget of TTX-JITTER-MAX = 0.30 UI for the \nTransmitter collected over any 250 consecutive Tx UIs. The TTX-EYE-MEDIAN-to-MAX-JITTER  median is less than half of the total \nTx jitter budget collected over any 250 consecutive Tx UIs. It mu st be noted that the median is  not the same as the mean. The \njitter median describes the point in time where the number of jitt er points on either side is approximately equal as opposed to  \nthe averaged time value.\n4.P2020 SerDes transmitter does no t have CTX built-in. An external AC Coupling capacitor is requiredTable 79. PCI Express (2.5Gb/s) Differential Transmitter (TX) Output AC Specifications (continued)\nParameter Symbol Min Typical Max Units Comments\nTX\nSilicon\n+ PackageD+ Package\nPin\nD– Package\nPinC = CTX\nC = CTX\nR = 50 Ω R = 50 Ω\nP2020 QorIQ Integrated Processor Hardware Specifications, Rev. 3Electrical Characteristics\nNXP Semiconductors 98Table 80  defines the AC specifications for the PC I Express (2.5 Gb/s) differ ential input at all receivers. The parameters are \nspecified at the component pins. The AC timing specifications do not include RefClk jitter. \n2.20 Serial RapidIO (SRIO)\nThis section describes the DC and AC electrical specifications for the RapidIO interface for the LP-Serial physical layer. The \nelectrical specifications cover bo th single and multiple-lane links. Two transm itters (short run and long run) and a single \nreceiver are specified for each of three baud rates, 1.25, 2.50, and 3.125 GBaud.\nTwo transmitter specifications allow for solutions ranging from  simple board-to-board interconnect to driving two connectors \nacross a backplane. A single r eceiver specification is given that accepts signals from both the short r un and long run transmit ter \nspecifications.\nThe short run transmitter must be used mainly for chip-to-chip connections on either the same printed circuit board or across a  \nsingle connector. This covers the case where conn ections are made to a mezzanine (daught er) card. The minimum swings of the \nshort run specification reduce the overal l power used by the transceivers.\nThe long run transmitter specifications use larger voltage swin gs that are capable of driving signals across backplanes. This \nallows a user to drive signals across two connectors and a backplane. Th e specifications allow a dist ance of at least 50 cm at all \nbaud rates.Table 80. PCI Express (2.5 Gb/s) Differential Receiver (RX) Input AC Specifications\nParameter Symbol Min Typical Max Units Comments\nUnit Interval UI 399.88 400.00 400.12 ps Each UI is  400 ps ± 300 ppm. UI does not account for \nspread spectrum clock dictated variations. See Note \n1.\nMinimum Receiver \nEye WidthTRX-EYE 0.4 — — UI The maximum interconnect media and transmitter \njitter that can be tolerated by the receiver can be \nderived as TRX-MAX-JITTER  = 1 – TRX-EYE = 0.6 UI.\nSee Notes 2 and 3.\nMaximum time \nbetween the jitter \nmedian and maximum \ndeviation from the \nmedian.T\nRX-EYE-ME\nDIAN-to-MAX-\nJITTER— — 0.3 UI Jitter is defined as the measurement variation of the \ncrossing points (VRX-DIFFp-p  = 0 V) in relation to a \nrecovered TX UI. A recovered TX UI is calculated over 3500 consecutive unit intervals of sample data. Jitter \nis measured using all edges of the 250 consecutive UI \nin the center of the 3500 UI used for calculating the \nTX UI. See Notes 2, 3 and 4.\nNotes:\n1. No test load is necessarily associated with this value.\n2. Specified at the measurement point and measured  over any 250 consecutive UIs. The test load in Figure 58  must be used as \nthe Rx device when taking measurements. If  the clocks to the Rx and Tx are not der ived from the same reference clock, the \nTx UI recovered from 3500 consecutive UI must  be used as a reference for the eye diagram.\n3. A T\nRX-EYE  = 0.40 UI provides for a total sum of 0.60 UI dete rministic and random jitter budget for the Transmitter and \ninterconnect collected any 250 consecutive UIs. The TRX- EYE-MEDIAN-to-MAX-JITTER spec ification ensures a jitter \ndistribution in which the median and the maximum deviation from  the median is less than half of the total. UI jitter budget \ncollected over any 250 consecutive Tx UIs. It must be noted that the median is not the same as the mean. The jitter median \ndescribes the point in time where the number of jitter points  on either side is approximately equal as opposed to the averaged \ntime value. If the clocks to the Rx and Tx are not derived fr om the same reference clock, the Tx UI recovered from 3500 \nconsecutive UI must be used as the reference for the eye diagram. \n4. It is recommended that the recovered Tx UI is calculated using all edges in the 3500 consecutive UI interval with a fit algo rithm \nusing a minimization merit function. Least squares and median deviation fits have worked well with experimental and \nsimulated data.\nElectrical Characteristics\nP2020 QorIQ Integrated  Processor Hardware Specifications, Rev. 3\nNXP Semiconductors 99All unit intervals are specified with a tolerance of ±100 ppm. The worst case fr equency difference between any transmit and \nreceive clock is 200 ppm.\n2.20.1 Signal Definitions\nTo ensure interoperability between drivers and receivers of different vendors and technologi es, AC coupling at the receiver \ninput must be used.\nLP-Serial links use differential signaling. This section defines terms used in the description and specification of differentia l \nsignals. Figure 59  shows how the signals are defined. The figures show waveforms for either a transmitter output (TD and TD ) \nor a receiver input (RD and RD ). Each signal swings between A V olts and B V olts where A > B. \nFigure 59. Differential Peak-Peak Voltage of Transmitter or Receiver\nUsing these waveforms, the definitions are as follows:\n• The transmitter output signals an d the receiver input signals TD, TD , RD and RD  each have a peak-to-peak swing of \nA – B V olts.\n• The differential output signal of the transmitter, VOD, is defined as VTD – VTD\n• The differential input signal of the receiver, VID, is defined as VRD – VRD\n• The differential output sign al of the transmitter and the differential input signal of th e receiver each range from A – B \nto –(A – B) V olts\n• The peak value of the differential tr ansmitter output signal an d the differential receiver in put signal is A –B V olts.\n• The peak-to-peak value of the differ ential transmitter output signal and the differential receiver input signal is \n2×(A – B) V olts.\nTo illustrate these definitions using real values, consider the case of a CML (Current Mode Logic) transmitt er that has a commo n \nmode voltage of 2.25 V and each  of its outputs, TD and TD , has a swing that goes between 2.5 V and 2.0 V . Using these values, \nthe peak-to-peak voltage swin g of the signals TD and TD  is 500 mV p-p. The differential output signal ranges between 500 mV \nand –500 mV . The peak differential voltage is 500 mV . Th e peak-to-peak differential voltage is 1000 mV p-p.\n2.20.2 Equalization\nWith the use of high speed serial links, the interconnect media causes degradation of the signal at  the receiver. Effects such as \nInter-Symbol Interference (ISI) or data de pendent jitter are produced. This loss can be large enough to de grade the eye opening  \nat the receiver beyond what is allowed in the specification. To negate a portion of these effects, equalization can be used. Th e \nmost common equalization techniques that can be  used are as follows:\n• Pre-emphasis on the transmitter\n• A passive high pass filter network placed at the receiver. This is often referred to as passive equalization.\n• The use of active circuits in the receiver. Th is is often referred to as adaptive equalization.Differential Peak-Peak = 2*VDIFFpA VoltsTD or RD\nTD or RDB Volts\nP2020 QorIQ Integrated Processor Hardware Specifications, Rev. 3Electrical Characteristics\nNXP Semiconductors 1002.20.3 DC Requirements for Serial RapidIO\nThis section explains the DC require ments for the Serial RapidIO interface.\n2.20.3.1 DC Requirements for Serial RapidIO SD_REF_CLK and SD_REF_CLK  \nThe characteristics and DC requirements of  the separate SerDes reference clocks of  the Serial RapidIO interface are described \nin Section 2.18.2.3, “DC Level Requirem ent for SerDes Reference Clocks.”  \n2.20.4 DC Serial RapidIO Timing  Transmitter Specifications\nLP-Serial transmitter electrical and tim ing specifications are stated in the text and tables of this section.\nThe differential return loss, S11, of th e transmitter in each case is better than\n• –10 dB for (Baud Frequency)/10 < Freq(f) < 625 MHz, and\n• –10 dB + 10log(f/625 MHz) dB for 625 MHz ≤ Freq(f) ≤ Baud Frequency\nThe reference impedance for the differenti al return loss measurements is 100- Ω resistive. Differential return loss includes \ncontributions from on-chip circuitry, chip packaging and any off-chip components related to the driver. The output impedance \nrequirement applies to all valid output levels.\nIt is recommended that the 20%–80% rise/f all time of the transmitter, as measured at the transmitter output, have a minimum \nvalue 60 ps in each case.\nIt is recommended that the timing skew at  the output of an LP-Serial transmitter between the two signals that comprise a \ndifferential pair not exceed 25 ps at 1.25 GBaud, 20 ps at 2.50 GBaud a nd 15 ps at 3.125 GBaud.\nTable 81  defines the Transmitter DC specificatio ns for the Serial RapidIO interface.\n2.20.5 DC Serial RapidIO Receiver Specifications\nLP-Serial receiver electrical and timing specifications are stated in the text and tables of this section.\nReceiver input impedance results in a differ ential return loss better that 10 dB and a common mode return loss better than 6 dB  \nfrom 100 MHz to (0.8) × (Baud Frequency). This includes contributions fr om on-chip circuitry, th e chip package and any \noff-chip components related to the receiver. AC coupling comp onents are included in this requirement. The reference \nimpedance for return loss measurements is 100- Ω resistive for differential return loss and 25- Ω resistive for common mode.\nTable 82  defines the Receiver DC specificati ons for the Serial RapidIO interface.Table 81. SRIO Transmitter DC Timing Specifications—1.25 GBaud, 2.5 GBaud, 3.125 GBaud\nParameter Symbol Min Typical Max Unit Notes\nOutput Voltage, VO –0.40 — 2.30 V 1\nLong Run Differential Output Voltage VDIFFPP 800 — 1600 mV p-p —\nShort Run Differential Output Voltage VDIFFPP 500 — 1000 mV p-p —\nNote:  \n1. Voltage relative to COMMON of either signal comprising a differential pair.\nTable 82. SRIO Receiver DC Timing Specifications—1.25 GBaud, 2.5 GBaud, 3.125 GBaud\nCharacteristic Symbol Min Typical Max Unit Notes\nDifferential Input Voltage VIN 200 — 1600 mV p-p Measured at receiver\nElectrical Characteristics\nP2020 QorIQ Integrated  Processor Hardware Specifications, Rev. 3\nNXP Semiconductors 1012.20.6 AC Requirements for Serial RapidIO\nThis section explains the AC require ments for the Serial RapidIO interface.\n2.20.6.1 AC Requirements for Serial RapidIO SD_REF_CLK and SD_REF_CLK\nPlease note that the Serial RapidIO clock requirements for SD_REF_CLK and SD_REF_CLK  are intended to be used within \nthe clocking guidelines specified by Section 2.18.3, “AC Requir ements for PCI Express SerDes Reference Clocks.”\n2.20.6.2 AC Requirements for Serial  RapidIO Transmitter and Receiver\nTable 83  defines the transmitter AC specifications for the Serial Rapi dIO interface. The AC timing specifications do not include \nRefClk jitter. \nTable 84  defines the receiver AC specifications for the Serial RapidIO inte rface. The AC timing sp ecifications do not include \nRefClk jitter. Table 83. SRIO Transmitter AC Timing Specifications\nParameter Symbol Min Typical Max Unit\nDeterministic Jitter JD — — 0.17 UI p-p\nTotal Jitter JT — — 0.35 UI p-p\nUnit Interval: 1.25 GBaud UI 800–100ppm 800 800+100ppm psUnit Interval: 2.5 GBaud UI 400–100ppm 400 400+100ppm psUnit Interval: 3.125 GBaud UI 320–100ppm 320 320+100ppm ps\nTable 84. SRIO Receiver AC Timing Specifications\nParameter Symbol Min Typical Max Unit Notes\nDeterministic Jitter Tolerance JD 0.37 — — UI p-p Measured at \nreceiver\nCombined Deterministic and Random \nJitter ToleranceJDR 0.55 — — UI p-p Measured at \nreceiver\nTotal Jitter Tolerance1JT 0.65 — — UI p-p Measured at \nreceiver\nBit Error Rate BER — — 10–12——\nUnit Interval: 1.25 GBaud UI 800–100ppm 800 800+100ppm ps —Unit Interval: 2.5 GBaud UI 400–100ppm 400 400+100ppm ps —Unit Interval: 3.125 GBaud UI 320–100ppm 320 320+100ppm ps —Note:  \n1. Total jitter is composed of three components: deterministi c jitter, random jitter, and single frequency sinusoidal jitter. T he \nsinusoidal jitter may have any amplitude and frequency in the unshaded region of Figure 60 . The sinusoidal jitter component \nis included to ensure margin for low frequency jitter, wa nder, noise, crosstalk and other variable system effects.\nP2020 QorIQ Integrated Processor Hardware Specifications, Rev. 3Thermal\nNXP Semiconductors 102Figure 60  shows the single frequency sinusoidal jitter limits.\nFigure 60. Single Frequency Sinusoidal Jitter Limits\n3 Thermal\nThis section describes the thermal specifications of the device.\n3.1 Thermal Characteristics\nTable 85  provides the package thermal characteristics.\nTable 85. Package Thermal Characteristics\nCharacteristic JEDEC Board Symbol Value Unit Notes\nJunction-to-ambient Natural Convection Single layer board (1s) RθJA 21 °C/W 1, 2\nJunction-to-ambient Natural Convection Four layer board (2s2p) RθJA 14 °C/W 1, 2\nJunction-to-ambient (at 200 ft/min) Single layer board (1s) RθJA 16 °C/W 1, 2\nJunction-to-ambient (at 200 ft/min) Four layer board (2s2p) RθJA 12 °C/W 1, 2\nJunction-to-board thermal — RθJB 7 °C/W 38.5 UI p-p\n0.10 UI p-pSinusoidal\nJitter\nAmplitude\n22.1 kHz 1.875 MHz 20 MHz Frequency\nPackage Information\nP2020 QorIQ Integrated  Processor Hardware Specifications, Rev. 3\nNXP Semiconductors 1033.2 Temperature Diode\nThe device has a temperature diode on the microprocessor that can be used in c onjunction with other system temperature \nmonitoring devices. These devices use the ne gative temperature coefficient of a diod e operated at a co nstant current to \ndetermine the temperature of the microprocessor and its environment.\nThe following are the specifications of the P2020 on-board temperature diode:\nOperating range: 10 – 230 μA\nIdeality factor over 13.5 – 220 μA; n = 1.011 +/- 0.008\n4 Package Information\nThis section provides the package parameters and ordering information.\n4.1 Package Parameters for the P2020 WB-TePBGA\nThe package parameters are prov ided in the following list. The package type is 31 mm × 31 mm, 689 plastic ball grid array \n(WB-TePBGA).\nPackage outline 31 mm × 31 mm\nInterconnects 689 \nPitch 1.00 mm\nModule height (typical) 2.0 mm to 2.46 mm (Maximum)\nSolder Balls 3.5% Ag, 96.5% Sn\nBall diameter (typical) 0.60 mmJunction-to-case thermal (Top) — RθJC 5 °C/W 4\nNotes:\n1. Junction temperature is a function of  die size, on-chip power dissipation, package thermal resistance, mounting site (board)  \ntemperature, ambient temperature, air flow, power dissipa tion of other components on the board, and board thermal \nresistance.\n2. Per JEDEC JESD51-2 and JESD51-6 with the board (JESD51-9) horizontal.\n3. Thermal resistance between the die and the printed-circui t board per JEDEC JESD51-8. Board temperature is measured on \nthe top surface of the board near the package.\n4. Junction-to-case at the top of the pac kage determined using MIL-STD 883 Method 1012.1. The cold plate temperature is \nused for the case temperature. Reported value inclu des the thermal resistance of the interface layer.Table 85. Package Thermal Characteristics\nCharacteristic JEDEC Board Symbol Value Unit Notes\nP2020 QorIQ Integrated Processor Hardware Specifications, Rev. 3Package Information\nNXP Semiconductors 104Figure 61. P2020 Package\nNOTES for Figure 61 :\n1. All dimensions are in millimeters.\n2. Dimensioning and tolerancing per ASME Y14. 5M-1994.3. Maximum solder ball diameter measured parallel to Datum A.4. Datum A, the seating plane, is determined by  the spherical crowns of the solder balls.\n5. Parallelism measurement excludes any effe ct of mark on top surface of package.\n\nProduct Documentation\nP2020 QorIQ Integrated  Processor Hardware Specifications, Rev. 3\nNXP Semiconductors 1054.2 Ordering Information\nTable 86  provides the NXP part numbering nomenclature for the device. Note that the individual part numbers correspond to a \nmaximum processor core frequency. For av ailable frequencies, contact your local NX P sales office. Each part number also \ncontains a revision code which refers to the die mask revision number.\n4.2.1 Part Marking\nParts are marked as in the example shown in Figure 62 .\nFigure 62. Part Marking for WB-TePBGA Device\n5 Product Documentation\nThe following documents are required for a complete description of  the device and are needed to design properly with the part:\n•P2020 QorIQ Integrated Processor Reference Manual  (document number P2020RM)\n•e500 PowerPC Core Reference Manual  (E500CORERM)Table 86. Part Numbering Nomenclature\np2 0 2  o r  0 1 0 x t e n cd r\nGeneration PlatformNumber of \nCoresDerivativeQual\nStatusTemperature \nRangeEncryptionPackage \nTypeCPU\nFrequencyDDR\nSpeedDie \nRevision\nP = 45nm 1–5 01 = Single\ncore02 = Dual\ncore0–9 P = \nPrototypeN = \nQual’d to \nIndustrialTierS = Std Temp\nX = Ext. TempE = SEC \nPresent\nN = SEC \nNot Present2 = \nTEPBGA2 \nPb freeH = \n800 MHz\nK = \n1000 MHz\nM = \n1200 MHz\nN = \n1333 MHzF = \n667 MHz\nH =\n800 MHzA = Rev \n1.0\nB = Rev \n2.0\nC=R e v  \n2.1\nP2020xtencdr\nCore/DDR MHZ\nATWL YYWW\nCCCCC\nTePBGA II*MMMMM YWWLAZ\nNotes :\nATWL YYWW is the traceability code.\nCCCCC is the country code.MMMMM is the mask number.YWWLAZ is the assembly traceability code.\nP2020xtencdr is the orderable part number. See Table 86 for details.\n\nP2020 QorIQ Integrated Processor Hardware Specifications, Rev. 3Revision History\nNXP Semiconductors 1066 Revision History\nTable 87  provides a revision history for the this hardware specification.\nTable 87. Document Revision History\nRev. \nNumberDate Substantive Change(s)\n3 03/2016  \x81 In Table 1 , note 15, changed “USB1_STP” to “USB_STP”.\n \x81I n  Table 10 , updated the high-level input voltage min and the low-level input voltage max and \nadded “RGMII, GMII at LVDD = 2.5 V” to the title.\n \x81 Added Table 11  for GMII LVDD = 3.3 V.\n \x81I n  Table 12 , added the frequency min and max formulas and added a row with jitter data.\n2 08/2013  \x81 In the features list, removed “(Tj) range: 0-125 °C and -40 °C-125 °C (industrial standard)” from \nthe “Operating junction temperature” bullet point.\n \x81 In the features list, changed the 36-bit physica l addressing clock frequency from 1.2 GHz to 1.33 \nGHz.\n \x81I n  Table 1 , added overbar to the signal TEST_SEL. \n \x81I n  Table 3 , modified the recommended value for DDR2 and DDR3 DRAM reference input \nvoltages.\n \x81I n  Table 5 , added rows for core frequency = 1333.\n \x81I n  Table 18  and Table 19 , updated footnote 2.\n \x81I n  Table 86 , added CPU frequency N = 1333.\nRevision History\nP2020 QorIQ Integrated  Processor Hardware Specifications, Rev. 3\nNXP Semiconductors 1071 03/2012  \x81 In Table 1 , “P2020 Pinout Listing1,” updated the text corresponding to footnote 16 from: “When \neTSEC1 and eTSEC2 are used as parallel inte rfaces, pins TSEC1_TX_EN and TSEC2_TX_EN \nrequire an external 4.7-k Ω pull-down resistor to prevent PHY from seeing a valid Transmit \nEnable before it is actively driven. TSEC 2_TXD[05] is a POR configuration pin for eSDHC \ncard-detect (cfg_sdhc_cd_pol_sel) and also has  an alternate function as TSEC3_TX_EN. When \nusing eTSEC3 as a parallel interface, the TSEC3_TX_EN requires a pull down. However, \nbecause the pull-down resistor  on TSEC2_TXD[05]/TSEC3_TX_E N signal causes the eSDHC \ncard-detect (cfg_sdhc_cd_pol_sel) to be inverted, the inversion must be overridden from the SDHCDCR [CD_INV] debug control register.”\nto:\n“TSEC2_TXD[05] is a POR configuration pin fo r eSDHC card-detect (cfg_sdhc_cd_pol_sel), \nand it also has an alternate function of T SEC3_TX_EN. When eTSEC1 or eTSEC2 or eTSEC3 \nare used as parallel interfaces, the TSECx_TX_EN pins require an external 4.7-k pull-down \nresistor to prevent PHY from seeing a valid Transmit Enable before it is actively driven. However, the pull-down resistor on TSEC3_TX_EN causes  the eSDHC card-detect (cfg_sdhc_cd_sel) to \nbe inverted; the inversion should be overri dden from the SDHCDCR[CD_INV] debug control \nregister. If the device is configured to boot from the eSDHC interface, the SDHC_CD should be inverted on the board.”\n \x81I n  Table 2 , “Absolute Maximum Ratings\n1,” for DDR2/DDR3 DRAM signals and reference rows, \nupdated the value in the “Maximu m” column from “–0.3 to (GVDD + 0.3)” to “–0.3 to (GVDD + \n0.3)” and “–0.3 to (GVDD/2 + 0.3),” respectively.\n \x81I n  Table 2 , “Absolute Maximum Ratings1,” for the SerDes row, updated the value in the \n“Maximum” column from “–0.3 to (OVDD+ 0.3)” to “–0.3 to (XVDD+0 . 3 ) . ”\n \x81I n  Table 6 , I/O Power Supply Estimated Values ,” added “RMII” to the “Parameters” column for \nthe eTSEC row that corresponds to LVDD (2.5 V), and added “MII, GMII, TBI, RMII, and 1588” \nto the “Parameters” column for the eT SEC row that corresponds to LVDD (3.3 V).\n \x81I n  Section 2.10.1.1, “IEEE 1588, GMII, MII, TB I, RGMII, RMII, and RTBI DC Electrical \nCharacteristics ,” Table 32 , IEEE 1588, GMII, MII, RMII, and TBI DC Electrical Characteristics at \nLVDD=3 . 3V ,” and Table 33 , “IEEE 1588, GMII, MII, RMII, RGMII, RTBI, and TBI DC Electrical \nCharacteristics at LVDD=2 . 5V ,” added “IEEE 1588” to the title.\n \x81I n  Table 32 , IEEE 1588, GMII, MII, RMII, and TBI DC Electrical Characteristics at LVDD=3 . 3V ,” \nadded “IEEE 1588” to the cell containi ng the “Input high voltage” parameter.\n \x81I n  Table 43 , “RMII Receive AC Timing Specifications ,” updated the parameter “RXD[1:0], \nCRS_DV, RX_ER setup time to TSEC n_RX_CLK rising edge” to “RXD[1:0], CRS_DV, RX_ER \nsetup time to TSEC n_TX_CLK rising edge,” and the parameter “RXD[1:0], CRS_DV, RX_ER \nhold time to TSEC n_RX_CLK rising edge” to “RXD[1:0], CRS_DV, RX_ER hold time to \nTSEC n_TX_CLK rising edge.”\n \x81I n  Figure 26 , “RMII Receive AC Timing Diagram ,” changed “TSECn_RX_CLK” to \n“TSECn_TX_CLK.”\n \x81I n  Table 59 , “Enhanced Local Bus DC Electrical Characteristics (1.8 V DC) ,” in the “Parameters” \ncolumn, changed “Low-level output voltage (BVDD = min, IOH = –0.5 mA)”  to “Low-level output \nvoltage (BVDD = min, IOH = 0.5 mA).”\n \x81I n  Table 62 , “eSDHC Interface DC Electrical Characteristics (CVDD = 3.3 V) ,” changed the \nminimum value of parameter “Input leakage current” from “–40” to “–70.”\n \x81I n  Figure 42 , “eSDHC Data and Command Input/Output Timing Diagram Referenced to Clock,” \nchanged “ tHSIVKH ” to “tSHSIVKH ” and changed “ tHSIXKH ” to “tSHSIXKH .“\n \x81I n  Table 67 , “JTAG AC Timing Specifications (Independent of SYSCLK) ,” changed parameter \n“JTAG external clock pulse width measured at 1.4 V” to “JTAG external clock pulse width \nmeasured at OVDD/2.”Table 87. Document Revision History (continued)\nRev. \nNumberDate Substantive Change(s)\nP2020 QorIQ Integrated Processor Hardware Specifications, Rev. 3Revision History\nNXP Semiconductors 1081\ncontinued03/2012  \x81 In Table 76 , “SD_REF_CLK and SD_REF_CLK Input Clock Requirements ,” added the following \nfootnote to the table and added it to the “N otes” column of row “SD_REF_CLK/SD_REF_CLK  \nreference clock duty cycle”: “7. Measurement taken from the differential waveform.”\n \x81I n  Table 76 , “SD_REF_CLK and SD_REF_CLK Input Clock Requirements ,” removed “(Measure \nat 1.6 V)” from parameter “SD_REF_CLK/SD_REF_CLK  reference clock duty cycle.”\n \x81I n  Figure 59 , “Differential Peak-Peak Voltage of Transmitter or Receiver ,” changed “Differential \nPeak-Peak = 2 ℜ× (A‚Ä” to “Differential Peak-Peak = 2*VDIFFp .”\n \x81I n  Section 2.2, “Power Sequencing ,” added the following warnin g: “Only 100,000 POR cycles \nare permitted per lifetime of a device.”\n \x81I n  Table 46 , “SGMII Transmit AC Timing Specifications ,” updated the minimum value for the AC \ncoupling capacitor param eter from 5 to 10.\n \x81I n  Table 43 , “RMII Receive AC Timing Specifications ,” removed note from “TSECn_TX_CLK \n(reference clock) clock period” row.\n \x81I n  Table 59 , “Enhanced Local Bus DC Electrical Characteristics (1.8 V DC) ,” changed parameter \nfrom “Low-level output voltage (BVDD = min, IOH = 0.5 mA)” to “Low-level output voltage (BVDD \n= min, IOL = 0.5 mA).”\n \x81I n  Figure 42 , “eSDHC Data and Command Input/Output Timing Diagram Referenced to Clock ,” \nupdated text from “VM = Midpoint Voltage (OVDD/2)” to “VM = Midpoint Voltage (CVDD/2).”\n \x81I n  Figure 41 , “eSDHC Clock Input Timing Diagram ,” updated the text from “VM = Midpoint \nVoltage ( OVDD /2)” to “VM = Midpoint Voltage ( CVDD /2).”\n0 04/2011 Initial public releaseTable 87. Document Revision History (continued)\nRev. \nNumberDate Substantive Change(s)\nHow to Reach Us:\nHome Page:\nnxp.com\nWeb Support:\nnxp.com/supportInformation in this document is provid ed solely to enable system and software \nimplementers to use NXP products. There ar e no express or implied copyright licenses \ngranted hereunder to design or fabricat e any integrated circuits based on the \ninformation in this document. NXP reserves the right to make changes without further \nnotice to any products herein.\nNXP makes no warranty, representation, or guarantee regarding the suitability of its \nproducts for any particular purpose, nor does NXP assume any liability arising out of the \napplication or use of any produc t or circuit, and specifically disclaims any and all liability, \nincluding without limitation consequential or incidental damages. “Typical” parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including “typicals,” must be validated for each customer application by customer’s technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions. \n \nNXP , the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREENCHIP , HITAG, I2C BUS, ICODE,\nJCOP , LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, \nMIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorIQ, QorIQ Qonverge, Ready Play, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, and UMEMS are trademarks of NXP B.V. All other product or service names are the property of their respective owners.  . Oracle and\nJava are registered trademarks of Oracle and/or its affiliates. The Power Architecture \nand Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.\n© 2011-2016 NXP B.V.\nDocument Number: P2020EC\nRev. 3\n03/2016\n"}]
!==============================================================================!
### P2020NXN2MHC - NXP Semiconductors

#### Key Characteristics and Specifications

- **Voltage Ratings:**
  - Core Supply Voltage (VDD): 1.05 V
  - DDR2 I/O Voltage (GVDD): 1.8 V
  - DDR3 I/O Voltage (GVDD): 1.5 V
  - Three-speed Ethernet I/O Voltage (LVDD): 2.5 V / 3.3 V
  - USB, eSPI, eSDHC I/O Voltage (CVDD): 1.8 V / 2.5 V / 3.3 V
  - Enhanced Local Bus I/O Voltage (BVDD): 1.8 V / 2.5 V / 3.3 V

- **Current Ratings:**
  - Core Power Consumption: Up to 7.2 W at 1.05 V (1333 MHz)
  - I/O Power Consumption varies by interface (e.g., DDR2, PCI Express, USB).

- **Power Consumption:**
  - Typical core power consumption varies with frequency (e.g., 5.0 W at 800 MHz).
  - I/O power consumption varies by interface type (e.g., DDR2 at 667 MHz can consume up to 1.6 W).

- **Operating Temperature Range:**
  - Commercial: 0°C to 125°C
  - Industrial: -40°C to 125°C

- **Package Type:**
  - 689-pin WB-TePBGA II (31 mm x 31 mm)

- **Special Features:**
  - Dual high-performance Power Architecture® e500 cores.
  - Integrated security engine with support for various encryption protocols.
  - Multiple high-speed interfaces including PCI Express, USB 2.0, and enhanced three-speed Ethernet controllers.
  - 64-bit DDR2/DDR3 SDRAM memory controller with ECC support.
  - Programmable interrupt controller compliant with OpenPIC standard.
  - Enhanced local bus controller (eLBC) and multiple DMA controllers.

- **Moisture Sensitive Level (MSL):**
  - MSL Level: 3 (according to JEDEC J-STD-020E)

#### Description of the Component

The **P2020NXN2MHC** is a high-performance integrated processor from NXP Semiconductors, part of the QorIQ family. It features dual e500 cores based on the Power Architecture, designed for applications requiring robust processing capabilities and high-speed connectivity. The processor supports a wide range of interfaces and protocols, making it suitable for various embedded applications.

#### Typical Applications

The P2020 processor is typically used in:
- **Networking Equipment:** Routers, switches, and gateways that require high-speed data processing and communication.
- **Industrial Automation:** Control systems that benefit from real-time processing and connectivity.
- **Telecommunications:** Base stations and other telecom infrastructure requiring reliable and efficient processing.
- **Embedded Systems:** Applications in automotive, medical devices, and consumer electronics where performance and power efficiency are critical.

This processor is well-suited for applications that demand high throughput, low latency, and secure data handling, making it a versatile choice for modern embedded systems.