// ----------------------------------------------------------------------------
// User Testbench Interface Header
//
//    HLS version: 10.5c/896140 Production Release
//       HLS date: Sun Sep  6 22:45:38 PDT 2020
//  Flow Packages: HDL_Tcl 8.0a, SCVerify 10.4.1
//
//   Generated by: yl7897@newnano.poly.edu
// Generated date: Sun Jan 02 12:34:23 EST 2022
//
// ----------------------------------------------------------------------------

#ifndef CCS_TESTBENCH_H
#define CCS_TESTBENCH_H
#include <ac_int.h>
#include "mc_wait_ctrl.h"
#include <string.h>
#include <iostream>

class testbench
{
   public:
   int argc;
   char** argv;
   int main(); //CCS_MAIN
   static bool enable_idle_sync_mode;
   static unsigned short idle_sync_stable_cycles;
   static void set_enable_stalls(bool flag);
   static void reset_request();
   static bool a_ignore;
   static bool a_skip;
   static bool a_skip_quiet;
   static bool a_skip_once;
   static bool a_skip_noerr;
   static int  a_array_comp_first;
   static int  a_array_comp_last;
   static mc_wait_ctrl a_wait_ctrl;
   static bool b_ignore;
   static bool b_skip;
   static bool b_skip_quiet;
   static bool b_skip_once;
   static bool b_skip_noerr;
   static int  b_array_comp_first;
   static int  b_array_comp_last;
   static bool b_use_mask;
   static ac_int<32, false > b_output_mask;
   static mc_wait_ctrl b_wait_ctrl;
   #ifndef CCS_SCVERIFY_USE_CCS_BLOCK
   static void exec_axi_add( ac_int<32, false > a[16],  ac_int<32, false > b[16]);
   #endif
   explicit testbench(int _argc, const char* const *_argv)
      :argc(_argc), argv(const_cast<char**>(_argv))
   {
   }
   ~testbench()
   {
   }
   private:
   testbench() {}
};
extern void mc_testbench_reset_request();
extern void mc_testbench_a_skip(bool v);
extern void mc_testbench_b_skip(bool v);
#endif //CCS_TESTBENCH_H
