ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"mfd_io.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.initSpiDriver,"ax",%progbits
  16              		.align	1
  17              		.global	initSpiDriver
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	initSpiDriver:
  25              	.LFB832:
  26              		.file 1 "user/src/mfd_io.c"
   1:user/src/mfd_io.c **** /**
   2:user/src/mfd_io.c ****   ******************************************************************************
   3:user/src/mfd_io.c ****   * @file           : mfd_io.c
   4:user/src/mfd_io.c ****   * @brief          : Interface between STM32 and RNS MFD over SPI
   5:user/src/mfd_io.c ****   ******************************************************************************
   6:user/src/mfd_io.c ****   */
   7:user/src/mfd_io.c **** 
   8:user/src/mfd_io.c **** /* Includes ------------------------------------------------------------------*/
   9:user/src/mfd_io.c **** #include <stdbool.h>
  10:user/src/mfd_io.c **** 
  11:user/src/mfd_io.c **** #include "stm32l1xx_ll_spi.h"
  12:user/src/mfd_io.c **** #include "stm32l1xx_ll_gpio.h"
  13:user/src/mfd_io.c **** 
  14:user/src/mfd_io.c **** /* Private includes ----------------------------------------------------------*/
  15:user/src/mfd_io.c **** #include "main.h"
  16:user/src/mfd_io.c **** #include "spi.h"
  17:user/src/mfd_io.c **** 
  18:user/src/mfd_io.c **** #include "mfd_io.h"
  19:user/src/mfd_io.c **** #include "uart_print.h"
  20:user/src/mfd_io.c **** #include "io.h"
  21:user/src/mfd_io.c **** #include "bt.h"
  22:user/src/mfd_io.c **** #include "timers.h"
  23:user/src/mfd_io.c **** 
  24:user/src/mfd_io.c **** /* Private typedef -----------------------------------------------------------*/
  25:user/src/mfd_io.c **** /* Private define ------------------------------------------------------------*/
  26:user/src/mfd_io.c **** /* Private macro -------------------------------------------------------------*/
  27:user/src/mfd_io.c **** /* Private variables ---------------------------------------------------------*/
  28:user/src/mfd_io.c **** /* Private function prototypes -----------------------------------------------*/
  29:user/src/mfd_io.c **** void _spiSendData(uint8_t *data, uint8_t size);
  30:user/src/mfd_io.c **** 
  31:user/src/mfd_io.c **** void _handleMisoAction(uint8_t action);
  32:user/src/mfd_io.c **** void _IDLE_stateHandler(uint8_t currentPinState);
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 2


  33:user/src/mfd_io.c **** void _SOF_HIGH_stateHandler(uint8_t currentPinState);
  34:user/src/mfd_io.c **** void _SOF_LOW_stateHandler(uint8_t currentPinState);
  35:user/src/mfd_io.c **** void _DATA_stateHandler(uint8_t currentPinState);
  36:user/src/mfd_io.c **** 
  37:user/src/mfd_io.c **** void _reportMisoDataError(char *data);
  38:user/src/mfd_io.c **** 
  39:user/src/mfd_io.c **** uint8_t _getPacketByteData(uint8_t byteNum);
  40:user/src/mfd_io.c **** uint8_t _getCdNumber(void);
  41:user/src/mfd_io.c **** uint8_t _getTrackNumber(void);
  42:user/src/mfd_io.c **** uint8_t _getTimeMsbNumber(void);
  43:user/src/mfd_io.c **** uint8_t _getTimeLsbNumber(void);
  44:user/src/mfd_io.c **** uint8_t _getFrame1Number(void);
  45:user/src/mfd_io.c **** 
  46:user/src/mfd_io.c **** void _addBitToData(bool bit);
  47:user/src/mfd_io.c **** uint8_t _invertByte(uint8_t data);
  48:user/src/mfd_io.c **** /* Private user code ---------------------------------------------------------*/
  49:user/src/mfd_io.c **** 
  50:user/src/mfd_io.c **** /**************************************************************************************************
  51:user/src/mfd_io.c **** // MOSI handlers
  52:user/src/mfd_io.c **** /**************************************************************************************************
  53:user/src/mfd_io.c **** void initSpiDriver(void)
  54:user/src/mfd_io.c **** {
  27              		.loc 1 54 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 08B5     		push	{r3, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 3, -8
  35              		.cfi_offset 14, -4
  55:user/src/mfd_io.c **** 	NVIC_ClearPendingIRQ(SPI1_IRQn);
  36              		.loc 1 55 2 view .LVU1
  37              	.LVL0:
  38              	.LBB16:
  39              	.LBI16:
  40              		.file 2 "Drivers/CMSIS/Include/core_cm3.h"
   1:Drivers/CMSIS/Include/core_cm3.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/core_cm3.h ****  * @file     core_cm3.h
   3:Drivers/CMSIS/Include/core_cm3.h ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
   4:Drivers/CMSIS/Include/core_cm3.h ****  * @version  V5.0.8
   5:Drivers/CMSIS/Include/core_cm3.h ****  * @date     04. June 2018
   6:Drivers/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/core_cm3.h **** /*
   8:Drivers/CMSIS/Include/core_cm3.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/core_cm3.h ****  *
  10:Drivers/CMSIS/Include/core_cm3.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/core_cm3.h ****  *
  12:Drivers/CMSIS/Include/core_cm3.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/core_cm3.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/core_cm3.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/core_cm3.h ****  *
  16:Drivers/CMSIS/Include/core_cm3.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/core_cm3.h ****  *
  18:Drivers/CMSIS/Include/core_cm3.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/core_cm3.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/core_cm3.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 3


  21:Drivers/CMSIS/Include/core_cm3.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/core_cm3.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/core_cm3.h ****  */
  24:Drivers/CMSIS/Include/core_cm3.h **** 
  25:Drivers/CMSIS/Include/core_cm3.h **** #if   defined ( __ICCARM__ )
  26:Drivers/CMSIS/Include/core_cm3.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Drivers/CMSIS/Include/core_cm3.h **** #elif defined (__clang__)
  28:Drivers/CMSIS/Include/core_cm3.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Drivers/CMSIS/Include/core_cm3.h **** #endif
  30:Drivers/CMSIS/Include/core_cm3.h **** 
  31:Drivers/CMSIS/Include/core_cm3.h **** #ifndef __CORE_CM3_H_GENERIC
  32:Drivers/CMSIS/Include/core_cm3.h **** #define __CORE_CM3_H_GENERIC
  33:Drivers/CMSIS/Include/core_cm3.h **** 
  34:Drivers/CMSIS/Include/core_cm3.h **** #include <stdint.h>
  35:Drivers/CMSIS/Include/core_cm3.h **** 
  36:Drivers/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
  37:Drivers/CMSIS/Include/core_cm3.h ****  extern "C" {
  38:Drivers/CMSIS/Include/core_cm3.h **** #endif
  39:Drivers/CMSIS/Include/core_cm3.h **** 
  40:Drivers/CMSIS/Include/core_cm3.h **** /**
  41:Drivers/CMSIS/Include/core_cm3.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Drivers/CMSIS/Include/core_cm3.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Drivers/CMSIS/Include/core_cm3.h **** 
  44:Drivers/CMSIS/Include/core_cm3.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Drivers/CMSIS/Include/core_cm3.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Drivers/CMSIS/Include/core_cm3.h **** 
  47:Drivers/CMSIS/Include/core_cm3.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Drivers/CMSIS/Include/core_cm3.h ****      Unions are used for effective representation of core registers.
  49:Drivers/CMSIS/Include/core_cm3.h **** 
  50:Drivers/CMSIS/Include/core_cm3.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Drivers/CMSIS/Include/core_cm3.h ****      Function-like macros are used to allow more efficient code.
  52:Drivers/CMSIS/Include/core_cm3.h ****  */
  53:Drivers/CMSIS/Include/core_cm3.h **** 
  54:Drivers/CMSIS/Include/core_cm3.h **** 
  55:Drivers/CMSIS/Include/core_cm3.h **** /*******************************************************************************
  56:Drivers/CMSIS/Include/core_cm3.h ****  *                 CMSIS definitions
  57:Drivers/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
  58:Drivers/CMSIS/Include/core_cm3.h **** /**
  59:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup Cortex_M3
  60:Drivers/CMSIS/Include/core_cm3.h ****   @{
  61:Drivers/CMSIS/Include/core_cm3.h ****  */
  62:Drivers/CMSIS/Include/core_cm3.h **** 
  63:Drivers/CMSIS/Include/core_cm3.h **** #include "cmsis_version.h"
  64:Drivers/CMSIS/Include/core_cm3.h **** 
  65:Drivers/CMSIS/Include/core_cm3.h **** /*  CMSIS CM3 definitions */
  66:Drivers/CMSIS/Include/core_cm3.h **** #define __CM3_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:Drivers/CMSIS/Include/core_cm3.h **** #define __CM3_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:Drivers/CMSIS/Include/core_cm3.h **** #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16U) | \
  69:Drivers/CMSIS/Include/core_cm3.h ****                                     __CM3_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:Drivers/CMSIS/Include/core_cm3.h **** 
  71:Drivers/CMSIS/Include/core_cm3.h **** #define __CORTEX_M                (3U)                                   /*!< Cortex-M Core */
  72:Drivers/CMSIS/Include/core_cm3.h **** 
  73:Drivers/CMSIS/Include/core_cm3.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Drivers/CMSIS/Include/core_cm3.h ****     This core does not support an FPU at all
  75:Drivers/CMSIS/Include/core_cm3.h **** */
  76:Drivers/CMSIS/Include/core_cm3.h **** #define __FPU_USED       0U
  77:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 4


  78:Drivers/CMSIS/Include/core_cm3.h **** #if defined ( __CC_ARM )
  79:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __TARGET_FPU_VFP
  80:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  81:Drivers/CMSIS/Include/core_cm3.h ****   #endif
  82:Drivers/CMSIS/Include/core_cm3.h **** 
  83:Drivers/CMSIS/Include/core_cm3.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  84:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __ARM_PCS_VFP
  85:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  86:Drivers/CMSIS/Include/core_cm3.h ****   #endif
  87:Drivers/CMSIS/Include/core_cm3.h **** 
  88:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __GNUC__ )
  89:Drivers/CMSIS/Include/core_cm3.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
  90:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  91:Drivers/CMSIS/Include/core_cm3.h ****   #endif
  92:Drivers/CMSIS/Include/core_cm3.h **** 
  93:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __ICCARM__ )
  94:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __ARMVFP__
  95:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  96:Drivers/CMSIS/Include/core_cm3.h ****   #endif
  97:Drivers/CMSIS/Include/core_cm3.h **** 
  98:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __TI_ARM__ )
  99:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __TI_VFP_SUPPORT__
 100:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 101:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 102:Drivers/CMSIS/Include/core_cm3.h **** 
 103:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __TASKING__ )
 104:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __FPU_VFP__
 105:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 106:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 107:Drivers/CMSIS/Include/core_cm3.h **** 
 108:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __CSMC__ )
 109:Drivers/CMSIS/Include/core_cm3.h ****   #if ( __CSMC__ & 0x400U)
 110:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 111:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 112:Drivers/CMSIS/Include/core_cm3.h **** 
 113:Drivers/CMSIS/Include/core_cm3.h **** #endif
 114:Drivers/CMSIS/Include/core_cm3.h **** 
 115:Drivers/CMSIS/Include/core_cm3.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 116:Drivers/CMSIS/Include/core_cm3.h **** 
 117:Drivers/CMSIS/Include/core_cm3.h **** 
 118:Drivers/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
 119:Drivers/CMSIS/Include/core_cm3.h **** }
 120:Drivers/CMSIS/Include/core_cm3.h **** #endif
 121:Drivers/CMSIS/Include/core_cm3.h **** 
 122:Drivers/CMSIS/Include/core_cm3.h **** #endif /* __CORE_CM3_H_GENERIC */
 123:Drivers/CMSIS/Include/core_cm3.h **** 
 124:Drivers/CMSIS/Include/core_cm3.h **** #ifndef __CMSIS_GENERIC
 125:Drivers/CMSIS/Include/core_cm3.h **** 
 126:Drivers/CMSIS/Include/core_cm3.h **** #ifndef __CORE_CM3_H_DEPENDANT
 127:Drivers/CMSIS/Include/core_cm3.h **** #define __CORE_CM3_H_DEPENDANT
 128:Drivers/CMSIS/Include/core_cm3.h **** 
 129:Drivers/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
 130:Drivers/CMSIS/Include/core_cm3.h ****  extern "C" {
 131:Drivers/CMSIS/Include/core_cm3.h **** #endif
 132:Drivers/CMSIS/Include/core_cm3.h **** 
 133:Drivers/CMSIS/Include/core_cm3.h **** /* check device defines and use defaults */
 134:Drivers/CMSIS/Include/core_cm3.h **** #if defined __CHECK_DEVICE_DEFINES
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 5


 135:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef __CM3_REV
 136:Drivers/CMSIS/Include/core_cm3.h ****     #define __CM3_REV               0x0200U
 137:Drivers/CMSIS/Include/core_cm3.h ****     #warning "__CM3_REV not defined in device header file; using default!"
 138:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 139:Drivers/CMSIS/Include/core_cm3.h **** 
 140:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef __MPU_PRESENT
 141:Drivers/CMSIS/Include/core_cm3.h ****     #define __MPU_PRESENT             0U
 142:Drivers/CMSIS/Include/core_cm3.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 143:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 144:Drivers/CMSIS/Include/core_cm3.h **** 
 145:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef __NVIC_PRIO_BITS
 146:Drivers/CMSIS/Include/core_cm3.h ****     #define __NVIC_PRIO_BITS          3U
 147:Drivers/CMSIS/Include/core_cm3.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 148:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 149:Drivers/CMSIS/Include/core_cm3.h **** 
 150:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef __Vendor_SysTickConfig
 151:Drivers/CMSIS/Include/core_cm3.h ****     #define __Vendor_SysTickConfig    0U
 152:Drivers/CMSIS/Include/core_cm3.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 153:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 154:Drivers/CMSIS/Include/core_cm3.h **** #endif
 155:Drivers/CMSIS/Include/core_cm3.h **** 
 156:Drivers/CMSIS/Include/core_cm3.h **** /* IO definitions (access restrictions to peripheral registers) */
 157:Drivers/CMSIS/Include/core_cm3.h **** /**
 158:Drivers/CMSIS/Include/core_cm3.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 159:Drivers/CMSIS/Include/core_cm3.h **** 
 160:Drivers/CMSIS/Include/core_cm3.h ****     <strong>IO Type Qualifiers</strong> are used
 161:Drivers/CMSIS/Include/core_cm3.h ****     \li to specify the access to peripheral variables.
 162:Drivers/CMSIS/Include/core_cm3.h ****     \li for automatic generation of peripheral register debug information.
 163:Drivers/CMSIS/Include/core_cm3.h **** */
 164:Drivers/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
 165:Drivers/CMSIS/Include/core_cm3.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 166:Drivers/CMSIS/Include/core_cm3.h **** #else
 167:Drivers/CMSIS/Include/core_cm3.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 168:Drivers/CMSIS/Include/core_cm3.h **** #endif
 169:Drivers/CMSIS/Include/core_cm3.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 170:Drivers/CMSIS/Include/core_cm3.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 171:Drivers/CMSIS/Include/core_cm3.h **** 
 172:Drivers/CMSIS/Include/core_cm3.h **** /* following defines should be used for structure members */
 173:Drivers/CMSIS/Include/core_cm3.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 174:Drivers/CMSIS/Include/core_cm3.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 175:Drivers/CMSIS/Include/core_cm3.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 176:Drivers/CMSIS/Include/core_cm3.h **** 
 177:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group Cortex_M3 */
 178:Drivers/CMSIS/Include/core_cm3.h **** 
 179:Drivers/CMSIS/Include/core_cm3.h **** 
 180:Drivers/CMSIS/Include/core_cm3.h **** 
 181:Drivers/CMSIS/Include/core_cm3.h **** /*******************************************************************************
 182:Drivers/CMSIS/Include/core_cm3.h ****  *                 Register Abstraction
 183:Drivers/CMSIS/Include/core_cm3.h ****   Core Register contain:
 184:Drivers/CMSIS/Include/core_cm3.h ****   - Core Register
 185:Drivers/CMSIS/Include/core_cm3.h ****   - Core NVIC Register
 186:Drivers/CMSIS/Include/core_cm3.h ****   - Core SCB Register
 187:Drivers/CMSIS/Include/core_cm3.h ****   - Core SysTick Register
 188:Drivers/CMSIS/Include/core_cm3.h ****   - Core Debug Register
 189:Drivers/CMSIS/Include/core_cm3.h ****   - Core MPU Register
 190:Drivers/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
 191:Drivers/CMSIS/Include/core_cm3.h **** /**
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 6


 192:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 193:Drivers/CMSIS/Include/core_cm3.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 194:Drivers/CMSIS/Include/core_cm3.h **** */
 195:Drivers/CMSIS/Include/core_cm3.h **** 
 196:Drivers/CMSIS/Include/core_cm3.h **** /**
 197:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
 198:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 199:Drivers/CMSIS/Include/core_cm3.h ****   \brief      Core Register type definitions.
 200:Drivers/CMSIS/Include/core_cm3.h ****   @{
 201:Drivers/CMSIS/Include/core_cm3.h ****  */
 202:Drivers/CMSIS/Include/core_cm3.h **** 
 203:Drivers/CMSIS/Include/core_cm3.h **** /**
 204:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 205:Drivers/CMSIS/Include/core_cm3.h ****  */
 206:Drivers/CMSIS/Include/core_cm3.h **** typedef union
 207:Drivers/CMSIS/Include/core_cm3.h **** {
 208:Drivers/CMSIS/Include/core_cm3.h ****   struct
 209:Drivers/CMSIS/Include/core_cm3.h ****   {
 210:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved */
 211:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 212:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 213:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 214:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 215:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 216:Drivers/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 217:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 218:Drivers/CMSIS/Include/core_cm3.h **** } APSR_Type;
 219:Drivers/CMSIS/Include/core_cm3.h **** 
 220:Drivers/CMSIS/Include/core_cm3.h **** /* APSR Register Definitions */
 221:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 222:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 223:Drivers/CMSIS/Include/core_cm3.h **** 
 224:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 225:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 226:Drivers/CMSIS/Include/core_cm3.h **** 
 227:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 228:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 229:Drivers/CMSIS/Include/core_cm3.h **** 
 230:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 231:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 232:Drivers/CMSIS/Include/core_cm3.h **** 
 233:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 234:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 235:Drivers/CMSIS/Include/core_cm3.h **** 
 236:Drivers/CMSIS/Include/core_cm3.h **** 
 237:Drivers/CMSIS/Include/core_cm3.h **** /**
 238:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 239:Drivers/CMSIS/Include/core_cm3.h ****  */
 240:Drivers/CMSIS/Include/core_cm3.h **** typedef union
 241:Drivers/CMSIS/Include/core_cm3.h **** {
 242:Drivers/CMSIS/Include/core_cm3.h ****   struct
 243:Drivers/CMSIS/Include/core_cm3.h ****   {
 244:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 245:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 246:Drivers/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 247:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 248:Drivers/CMSIS/Include/core_cm3.h **** } IPSR_Type;
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 7


 249:Drivers/CMSIS/Include/core_cm3.h **** 
 250:Drivers/CMSIS/Include/core_cm3.h **** /* IPSR Register Definitions */
 251:Drivers/CMSIS/Include/core_cm3.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 252:Drivers/CMSIS/Include/core_cm3.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 253:Drivers/CMSIS/Include/core_cm3.h **** 
 254:Drivers/CMSIS/Include/core_cm3.h **** 
 255:Drivers/CMSIS/Include/core_cm3.h **** /**
 256:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 257:Drivers/CMSIS/Include/core_cm3.h ****  */
 258:Drivers/CMSIS/Include/core_cm3.h **** typedef union
 259:Drivers/CMSIS/Include/core_cm3.h **** {
 260:Drivers/CMSIS/Include/core_cm3.h ****   struct
 261:Drivers/CMSIS/Include/core_cm3.h ****   {
 262:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 263:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 264:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 265:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved1:8;               /*!< bit: 16..23  Reserved */
 266:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 267:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 268:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 269:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 270:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 271:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 272:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 273:Drivers/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 274:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 275:Drivers/CMSIS/Include/core_cm3.h **** } xPSR_Type;
 276:Drivers/CMSIS/Include/core_cm3.h **** 
 277:Drivers/CMSIS/Include/core_cm3.h **** /* xPSR Register Definitions */
 278:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 279:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 280:Drivers/CMSIS/Include/core_cm3.h **** 
 281:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 282:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 283:Drivers/CMSIS/Include/core_cm3.h **** 
 284:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 285:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 286:Drivers/CMSIS/Include/core_cm3.h **** 
 287:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 288:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 289:Drivers/CMSIS/Include/core_cm3.h **** 
 290:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 291:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 292:Drivers/CMSIS/Include/core_cm3.h **** 
 293:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 294:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 295:Drivers/CMSIS/Include/core_cm3.h **** 
 296:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 297:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 298:Drivers/CMSIS/Include/core_cm3.h **** 
 299:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 300:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 301:Drivers/CMSIS/Include/core_cm3.h **** 
 302:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 303:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 304:Drivers/CMSIS/Include/core_cm3.h **** 
 305:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 8


 306:Drivers/CMSIS/Include/core_cm3.h **** /**
 307:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Control Registers (CONTROL).
 308:Drivers/CMSIS/Include/core_cm3.h ****  */
 309:Drivers/CMSIS/Include/core_cm3.h **** typedef union
 310:Drivers/CMSIS/Include/core_cm3.h **** {
 311:Drivers/CMSIS/Include/core_cm3.h ****   struct
 312:Drivers/CMSIS/Include/core_cm3.h ****   {
 313:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 314:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 315:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
 316:Drivers/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 317:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 318:Drivers/CMSIS/Include/core_cm3.h **** } CONTROL_Type;
 319:Drivers/CMSIS/Include/core_cm3.h **** 
 320:Drivers/CMSIS/Include/core_cm3.h **** /* CONTROL Register Definitions */
 321:Drivers/CMSIS/Include/core_cm3.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 322:Drivers/CMSIS/Include/core_cm3.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 323:Drivers/CMSIS/Include/core_cm3.h **** 
 324:Drivers/CMSIS/Include/core_cm3.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 325:Drivers/CMSIS/Include/core_cm3.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 326:Drivers/CMSIS/Include/core_cm3.h **** 
 327:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_CORE */
 328:Drivers/CMSIS/Include/core_cm3.h **** 
 329:Drivers/CMSIS/Include/core_cm3.h **** 
 330:Drivers/CMSIS/Include/core_cm3.h **** /**
 331:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
 332:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 333:Drivers/CMSIS/Include/core_cm3.h ****   \brief      Type definitions for the NVIC Registers
 334:Drivers/CMSIS/Include/core_cm3.h ****   @{
 335:Drivers/CMSIS/Include/core_cm3.h ****  */
 336:Drivers/CMSIS/Include/core_cm3.h **** 
 337:Drivers/CMSIS/Include/core_cm3.h **** /**
 338:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 339:Drivers/CMSIS/Include/core_cm3.h ****  */
 340:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 341:Drivers/CMSIS/Include/core_cm3.h **** {
 342:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 343:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[24U];
 344:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 345:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RSERVED1[24U];
 346:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 347:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[24U];
 348:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 349:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED3[24U];
 350:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 351:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED4[56U];
 352:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 353:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED5[644U];
 354:Drivers/CMSIS/Include/core_cm3.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 355:Drivers/CMSIS/Include/core_cm3.h **** }  NVIC_Type;
 356:Drivers/CMSIS/Include/core_cm3.h **** 
 357:Drivers/CMSIS/Include/core_cm3.h **** /* Software Triggered Interrupt Register Definitions */
 358:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 359:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 360:Drivers/CMSIS/Include/core_cm3.h **** 
 361:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_NVIC */
 362:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 9


 363:Drivers/CMSIS/Include/core_cm3.h **** 
 364:Drivers/CMSIS/Include/core_cm3.h **** /**
 365:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 366:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 367:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the System Control Block Registers
 368:Drivers/CMSIS/Include/core_cm3.h ****   @{
 369:Drivers/CMSIS/Include/core_cm3.h ****  */
 370:Drivers/CMSIS/Include/core_cm3.h **** 
 371:Drivers/CMSIS/Include/core_cm3.h **** /**
 372:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the System Control Block (SCB).
 373:Drivers/CMSIS/Include/core_cm3.h ****  */
 374:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 375:Drivers/CMSIS/Include/core_cm3.h **** {
 376:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 377:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 378:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 379:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 380:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 381:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 382:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 383:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 384:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 385:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 386:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 387:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 388:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 389:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 390:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 391:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 392:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 393:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 394:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 395:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[5U];
 396:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 397:Drivers/CMSIS/Include/core_cm3.h **** } SCB_Type;
 398:Drivers/CMSIS/Include/core_cm3.h **** 
 399:Drivers/CMSIS/Include/core_cm3.h **** /* SCB CPUID Register Definitions */
 400:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 401:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 402:Drivers/CMSIS/Include/core_cm3.h **** 
 403:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 404:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 405:Drivers/CMSIS/Include/core_cm3.h **** 
 406:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 407:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 408:Drivers/CMSIS/Include/core_cm3.h **** 
 409:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 410:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 411:Drivers/CMSIS/Include/core_cm3.h **** 
 412:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 413:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 414:Drivers/CMSIS/Include/core_cm3.h **** 
 415:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 416:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 417:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 418:Drivers/CMSIS/Include/core_cm3.h **** 
 419:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 10


 420:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 421:Drivers/CMSIS/Include/core_cm3.h **** 
 422:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 423:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 424:Drivers/CMSIS/Include/core_cm3.h **** 
 425:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 426:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 427:Drivers/CMSIS/Include/core_cm3.h **** 
 428:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 429:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 430:Drivers/CMSIS/Include/core_cm3.h **** 
 431:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 432:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 433:Drivers/CMSIS/Include/core_cm3.h **** 
 434:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 435:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 436:Drivers/CMSIS/Include/core_cm3.h **** 
 437:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 438:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 439:Drivers/CMSIS/Include/core_cm3.h **** 
 440:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 441:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 442:Drivers/CMSIS/Include/core_cm3.h **** 
 443:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 444:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 445:Drivers/CMSIS/Include/core_cm3.h **** 
 446:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Vector Table Offset Register Definitions */
 447:Drivers/CMSIS/Include/core_cm3.h **** #if defined (__CM3_REV) && (__CM3_REV < 0x0201U)                   /* core r2p1 */
 448:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLBASE_Pos               29U                                            /*!< SCB 
 449:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLBASE_Msk               (1UL << SCB_VTOR_TBLBASE_Pos)                  /*!< SCB 
 450:Drivers/CMSIS/Include/core_cm3.h **** 
 451:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 452:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 453:Drivers/CMSIS/Include/core_cm3.h **** #else
 454:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 455:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 456:Drivers/CMSIS/Include/core_cm3.h **** #endif
 457:Drivers/CMSIS/Include/core_cm3.h **** 
 458:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 459:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 460:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 461:Drivers/CMSIS/Include/core_cm3.h **** 
 462:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 463:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 464:Drivers/CMSIS/Include/core_cm3.h **** 
 465:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 466:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 467:Drivers/CMSIS/Include/core_cm3.h **** 
 468:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 469:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 470:Drivers/CMSIS/Include/core_cm3.h **** 
 471:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 472:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 473:Drivers/CMSIS/Include/core_cm3.h **** 
 474:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 475:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 476:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 11


 477:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 478:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 479:Drivers/CMSIS/Include/core_cm3.h **** 
 480:Drivers/CMSIS/Include/core_cm3.h **** /* SCB System Control Register Definitions */
 481:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 482:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 483:Drivers/CMSIS/Include/core_cm3.h **** 
 484:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 485:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 486:Drivers/CMSIS/Include/core_cm3.h **** 
 487:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 488:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 489:Drivers/CMSIS/Include/core_cm3.h **** 
 490:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Configuration Control Register Definitions */
 491:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 492:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 493:Drivers/CMSIS/Include/core_cm3.h **** 
 494:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 495:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 496:Drivers/CMSIS/Include/core_cm3.h **** 
 497:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 498:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 499:Drivers/CMSIS/Include/core_cm3.h **** 
 500:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 501:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 502:Drivers/CMSIS/Include/core_cm3.h **** 
 503:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 504:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 505:Drivers/CMSIS/Include/core_cm3.h **** 
 506:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 507:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 508:Drivers/CMSIS/Include/core_cm3.h **** 
 509:Drivers/CMSIS/Include/core_cm3.h **** /* SCB System Handler Control and State Register Definitions */
 510:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 511:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 512:Drivers/CMSIS/Include/core_cm3.h **** 
 513:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 514:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 515:Drivers/CMSIS/Include/core_cm3.h **** 
 516:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 517:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 518:Drivers/CMSIS/Include/core_cm3.h **** 
 519:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 520:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 521:Drivers/CMSIS/Include/core_cm3.h **** 
 522:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 523:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 524:Drivers/CMSIS/Include/core_cm3.h **** 
 525:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 526:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 527:Drivers/CMSIS/Include/core_cm3.h **** 
 528:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 529:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 530:Drivers/CMSIS/Include/core_cm3.h **** 
 531:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 532:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 533:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 12


 534:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 535:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 536:Drivers/CMSIS/Include/core_cm3.h **** 
 537:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 538:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 539:Drivers/CMSIS/Include/core_cm3.h **** 
 540:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 541:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 542:Drivers/CMSIS/Include/core_cm3.h **** 
 543:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 544:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 545:Drivers/CMSIS/Include/core_cm3.h **** 
 546:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 547:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 548:Drivers/CMSIS/Include/core_cm3.h **** 
 549:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 550:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 551:Drivers/CMSIS/Include/core_cm3.h **** 
 552:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Configurable Fault Status Register Definitions */
 553:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 554:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 555:Drivers/CMSIS/Include/core_cm3.h **** 
 556:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 557:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 558:Drivers/CMSIS/Include/core_cm3.h **** 
 559:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 560:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 561:Drivers/CMSIS/Include/core_cm3.h **** 
 562:Drivers/CMSIS/Include/core_cm3.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 563:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 564:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 565:Drivers/CMSIS/Include/core_cm3.h **** 
 566:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 567:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 568:Drivers/CMSIS/Include/core_cm3.h **** 
 569:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 570:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 571:Drivers/CMSIS/Include/core_cm3.h **** 
 572:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 573:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 574:Drivers/CMSIS/Include/core_cm3.h **** 
 575:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 576:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 577:Drivers/CMSIS/Include/core_cm3.h **** 
 578:Drivers/CMSIS/Include/core_cm3.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 579:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 580:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 581:Drivers/CMSIS/Include/core_cm3.h **** 
 582:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 583:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 584:Drivers/CMSIS/Include/core_cm3.h **** 
 585:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 586:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 587:Drivers/CMSIS/Include/core_cm3.h **** 
 588:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 589:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 590:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 13


 591:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 592:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 593:Drivers/CMSIS/Include/core_cm3.h **** 
 594:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 595:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 596:Drivers/CMSIS/Include/core_cm3.h **** 
 597:Drivers/CMSIS/Include/core_cm3.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 598:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 599:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 600:Drivers/CMSIS/Include/core_cm3.h **** 
 601:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 602:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 603:Drivers/CMSIS/Include/core_cm3.h **** 
 604:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 605:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 606:Drivers/CMSIS/Include/core_cm3.h **** 
 607:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 608:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 609:Drivers/CMSIS/Include/core_cm3.h **** 
 610:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 611:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 612:Drivers/CMSIS/Include/core_cm3.h **** 
 613:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 614:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 615:Drivers/CMSIS/Include/core_cm3.h **** 
 616:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Hard Fault Status Register Definitions */
 617:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 618:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 619:Drivers/CMSIS/Include/core_cm3.h **** 
 620:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 621:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 622:Drivers/CMSIS/Include/core_cm3.h **** 
 623:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 624:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 625:Drivers/CMSIS/Include/core_cm3.h **** 
 626:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Debug Fault Status Register Definitions */
 627:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 628:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 629:Drivers/CMSIS/Include/core_cm3.h **** 
 630:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 631:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 632:Drivers/CMSIS/Include/core_cm3.h **** 
 633:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 634:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 635:Drivers/CMSIS/Include/core_cm3.h **** 
 636:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 637:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 638:Drivers/CMSIS/Include/core_cm3.h **** 
 639:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 640:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 641:Drivers/CMSIS/Include/core_cm3.h **** 
 642:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_SCB */
 643:Drivers/CMSIS/Include/core_cm3.h **** 
 644:Drivers/CMSIS/Include/core_cm3.h **** 
 645:Drivers/CMSIS/Include/core_cm3.h **** /**
 646:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 647:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 14


 648:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 649:Drivers/CMSIS/Include/core_cm3.h ****   @{
 650:Drivers/CMSIS/Include/core_cm3.h ****  */
 651:Drivers/CMSIS/Include/core_cm3.h **** 
 652:Drivers/CMSIS/Include/core_cm3.h **** /**
 653:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 654:Drivers/CMSIS/Include/core_cm3.h ****  */
 655:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 656:Drivers/CMSIS/Include/core_cm3.h **** {
 657:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[1U];
 658:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 659:Drivers/CMSIS/Include/core_cm3.h **** #if defined (__CM3_REV) && (__CM3_REV >= 0x200U)
 660:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 661:Drivers/CMSIS/Include/core_cm3.h **** #else
 662:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[1U];
 663:Drivers/CMSIS/Include/core_cm3.h **** #endif
 664:Drivers/CMSIS/Include/core_cm3.h **** } SCnSCB_Type;
 665:Drivers/CMSIS/Include/core_cm3.h **** 
 666:Drivers/CMSIS/Include/core_cm3.h **** /* Interrupt Controller Type Register Definitions */
 667:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 668:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 669:Drivers/CMSIS/Include/core_cm3.h **** 
 670:Drivers/CMSIS/Include/core_cm3.h **** /* Auxiliary Control Register Definitions */
 671:Drivers/CMSIS/Include/core_cm3.h **** 
 672:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 673:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 674:Drivers/CMSIS/Include/core_cm3.h **** 
 675:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 676:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 677:Drivers/CMSIS/Include/core_cm3.h **** 
 678:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 679:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 680:Drivers/CMSIS/Include/core_cm3.h **** 
 681:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_SCnotSCB */
 682:Drivers/CMSIS/Include/core_cm3.h **** 
 683:Drivers/CMSIS/Include/core_cm3.h **** 
 684:Drivers/CMSIS/Include/core_cm3.h **** /**
 685:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 686:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 687:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the System Timer Registers.
 688:Drivers/CMSIS/Include/core_cm3.h ****   @{
 689:Drivers/CMSIS/Include/core_cm3.h ****  */
 690:Drivers/CMSIS/Include/core_cm3.h **** 
 691:Drivers/CMSIS/Include/core_cm3.h **** /**
 692:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the System Timer (SysTick).
 693:Drivers/CMSIS/Include/core_cm3.h ****  */
 694:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 695:Drivers/CMSIS/Include/core_cm3.h **** {
 696:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 697:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 698:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 699:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 700:Drivers/CMSIS/Include/core_cm3.h **** } SysTick_Type;
 701:Drivers/CMSIS/Include/core_cm3.h **** 
 702:Drivers/CMSIS/Include/core_cm3.h **** /* SysTick Control / Status Register Definitions */
 703:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 704:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 15


 705:Drivers/CMSIS/Include/core_cm3.h **** 
 706:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 707:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 708:Drivers/CMSIS/Include/core_cm3.h **** 
 709:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 710:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 711:Drivers/CMSIS/Include/core_cm3.h **** 
 712:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 713:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 714:Drivers/CMSIS/Include/core_cm3.h **** 
 715:Drivers/CMSIS/Include/core_cm3.h **** /* SysTick Reload Register Definitions */
 716:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 717:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 718:Drivers/CMSIS/Include/core_cm3.h **** 
 719:Drivers/CMSIS/Include/core_cm3.h **** /* SysTick Current Register Definitions */
 720:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 721:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 722:Drivers/CMSIS/Include/core_cm3.h **** 
 723:Drivers/CMSIS/Include/core_cm3.h **** /* SysTick Calibration Register Definitions */
 724:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 725:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 726:Drivers/CMSIS/Include/core_cm3.h **** 
 727:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 728:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 729:Drivers/CMSIS/Include/core_cm3.h **** 
 730:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 731:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 732:Drivers/CMSIS/Include/core_cm3.h **** 
 733:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_SysTick */
 734:Drivers/CMSIS/Include/core_cm3.h **** 
 735:Drivers/CMSIS/Include/core_cm3.h **** 
 736:Drivers/CMSIS/Include/core_cm3.h **** /**
 737:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 738:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 739:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 740:Drivers/CMSIS/Include/core_cm3.h ****   @{
 741:Drivers/CMSIS/Include/core_cm3.h ****  */
 742:Drivers/CMSIS/Include/core_cm3.h **** 
 743:Drivers/CMSIS/Include/core_cm3.h **** /**
 744:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 745:Drivers/CMSIS/Include/core_cm3.h ****  */
 746:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 747:Drivers/CMSIS/Include/core_cm3.h **** {
 748:Drivers/CMSIS/Include/core_cm3.h ****   __OM  union
 749:Drivers/CMSIS/Include/core_cm3.h ****   {
 750:Drivers/CMSIS/Include/core_cm3.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 751:Drivers/CMSIS/Include/core_cm3.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 752:Drivers/CMSIS/Include/core_cm3.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 753:Drivers/CMSIS/Include/core_cm3.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 754:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[864U];
 755:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 756:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[15U];
 757:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 758:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[15U];
 759:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 760:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED3[29U];
 761:Drivers/CMSIS/Include/core_cm3.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 16


 762:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 763:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 764:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED4[43U];
 765:Drivers/CMSIS/Include/core_cm3.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 766:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 767:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED5[6U];
 768:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 769:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 770:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 771:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 772:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 773:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 774:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 775:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 776:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 777:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 778:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 779:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 780:Drivers/CMSIS/Include/core_cm3.h **** } ITM_Type;
 781:Drivers/CMSIS/Include/core_cm3.h **** 
 782:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Trace Privilege Register Definitions */
 783:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 784:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 785:Drivers/CMSIS/Include/core_cm3.h **** 
 786:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Trace Control Register Definitions */
 787:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 788:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 789:Drivers/CMSIS/Include/core_cm3.h **** 
 790:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 791:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 792:Drivers/CMSIS/Include/core_cm3.h **** 
 793:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 794:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 795:Drivers/CMSIS/Include/core_cm3.h **** 
 796:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 797:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 798:Drivers/CMSIS/Include/core_cm3.h **** 
 799:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 800:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 801:Drivers/CMSIS/Include/core_cm3.h **** 
 802:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 803:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 804:Drivers/CMSIS/Include/core_cm3.h **** 
 805:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 806:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 807:Drivers/CMSIS/Include/core_cm3.h **** 
 808:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 809:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 810:Drivers/CMSIS/Include/core_cm3.h **** 
 811:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 812:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 813:Drivers/CMSIS/Include/core_cm3.h **** 
 814:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Integration Write Register Definitions */
 815:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 816:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 817:Drivers/CMSIS/Include/core_cm3.h **** 
 818:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Integration Read Register Definitions */
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 17


 819:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 820:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 821:Drivers/CMSIS/Include/core_cm3.h **** 
 822:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Integration Mode Control Register Definitions */
 823:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 824:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 825:Drivers/CMSIS/Include/core_cm3.h **** 
 826:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Lock Status Register Definitions */
 827:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 828:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 829:Drivers/CMSIS/Include/core_cm3.h **** 
 830:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 831:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 832:Drivers/CMSIS/Include/core_cm3.h **** 
 833:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 834:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 835:Drivers/CMSIS/Include/core_cm3.h **** 
 836:Drivers/CMSIS/Include/core_cm3.h **** /*@}*/ /* end of group CMSIS_ITM */
 837:Drivers/CMSIS/Include/core_cm3.h **** 
 838:Drivers/CMSIS/Include/core_cm3.h **** 
 839:Drivers/CMSIS/Include/core_cm3.h **** /**
 840:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 841:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 842:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 843:Drivers/CMSIS/Include/core_cm3.h ****   @{
 844:Drivers/CMSIS/Include/core_cm3.h ****  */
 845:Drivers/CMSIS/Include/core_cm3.h **** 
 846:Drivers/CMSIS/Include/core_cm3.h **** /**
 847:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 848:Drivers/CMSIS/Include/core_cm3.h ****  */
 849:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 850:Drivers/CMSIS/Include/core_cm3.h **** {
 851:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 852:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 853:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 854:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 855:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 856:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 857:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 858:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 859:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 860:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 861:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 862:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[1U];
 863:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 864:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 865:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 866:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[1U];
 867:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 868:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 869:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 870:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[1U];
 871:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 872:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 873:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 874:Drivers/CMSIS/Include/core_cm3.h **** } DWT_Type;
 875:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 18


 876:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Control Register Definitions */
 877:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 878:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 879:Drivers/CMSIS/Include/core_cm3.h **** 
 880:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 881:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 882:Drivers/CMSIS/Include/core_cm3.h **** 
 883:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 884:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 885:Drivers/CMSIS/Include/core_cm3.h **** 
 886:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 887:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 888:Drivers/CMSIS/Include/core_cm3.h **** 
 889:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 890:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 891:Drivers/CMSIS/Include/core_cm3.h **** 
 892:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 893:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 894:Drivers/CMSIS/Include/core_cm3.h **** 
 895:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 896:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 897:Drivers/CMSIS/Include/core_cm3.h **** 
 898:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 899:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 900:Drivers/CMSIS/Include/core_cm3.h **** 
 901:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 902:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 903:Drivers/CMSIS/Include/core_cm3.h **** 
 904:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 905:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 906:Drivers/CMSIS/Include/core_cm3.h **** 
 907:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 908:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 909:Drivers/CMSIS/Include/core_cm3.h **** 
 910:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 911:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 912:Drivers/CMSIS/Include/core_cm3.h **** 
 913:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 914:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 915:Drivers/CMSIS/Include/core_cm3.h **** 
 916:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 917:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 918:Drivers/CMSIS/Include/core_cm3.h **** 
 919:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 920:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 921:Drivers/CMSIS/Include/core_cm3.h **** 
 922:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 923:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 924:Drivers/CMSIS/Include/core_cm3.h **** 
 925:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 926:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 927:Drivers/CMSIS/Include/core_cm3.h **** 
 928:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 929:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 930:Drivers/CMSIS/Include/core_cm3.h **** 
 931:Drivers/CMSIS/Include/core_cm3.h **** /* DWT CPI Count Register Definitions */
 932:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 19


 933:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 934:Drivers/CMSIS/Include/core_cm3.h **** 
 935:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Exception Overhead Count Register Definitions */
 936:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 937:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 938:Drivers/CMSIS/Include/core_cm3.h **** 
 939:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Sleep Count Register Definitions */
 940:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 941:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 942:Drivers/CMSIS/Include/core_cm3.h **** 
 943:Drivers/CMSIS/Include/core_cm3.h **** /* DWT LSU Count Register Definitions */
 944:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
 945:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 946:Drivers/CMSIS/Include/core_cm3.h **** 
 947:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Folded-instruction Count Register Definitions */
 948:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
 949:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
 950:Drivers/CMSIS/Include/core_cm3.h **** 
 951:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Comparator Mask Register Definitions */
 952:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
 953:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
 954:Drivers/CMSIS/Include/core_cm3.h **** 
 955:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Comparator Function Register Definitions */
 956:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
 957:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
 958:Drivers/CMSIS/Include/core_cm3.h **** 
 959:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
 960:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
 961:Drivers/CMSIS/Include/core_cm3.h **** 
 962:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
 963:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
 964:Drivers/CMSIS/Include/core_cm3.h **** 
 965:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
 966:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
 967:Drivers/CMSIS/Include/core_cm3.h **** 
 968:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
 969:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
 970:Drivers/CMSIS/Include/core_cm3.h **** 
 971:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
 972:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
 973:Drivers/CMSIS/Include/core_cm3.h **** 
 974:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
 975:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
 976:Drivers/CMSIS/Include/core_cm3.h **** 
 977:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
 978:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
 979:Drivers/CMSIS/Include/core_cm3.h **** 
 980:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
 981:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
 982:Drivers/CMSIS/Include/core_cm3.h **** 
 983:Drivers/CMSIS/Include/core_cm3.h **** /*@}*/ /* end of group CMSIS_DWT */
 984:Drivers/CMSIS/Include/core_cm3.h **** 
 985:Drivers/CMSIS/Include/core_cm3.h **** 
 986:Drivers/CMSIS/Include/core_cm3.h **** /**
 987:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 988:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
 989:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 20


 990:Drivers/CMSIS/Include/core_cm3.h ****   @{
 991:Drivers/CMSIS/Include/core_cm3.h ****  */
 992:Drivers/CMSIS/Include/core_cm3.h **** 
 993:Drivers/CMSIS/Include/core_cm3.h **** /**
 994:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
 995:Drivers/CMSIS/Include/core_cm3.h ****  */
 996:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 997:Drivers/CMSIS/Include/core_cm3.h **** {
 998:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
 999:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1000:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[2U];
1001:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1002:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[55U];
1003:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1004:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[131U];
1005:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1006:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1007:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1008:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED3[759U];
1009:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1010:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1011:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1012:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED4[1U];
1013:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1014:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1015:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1016:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED5[39U];
1017:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1018:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1019:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED7[8U];
1020:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1021:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1022:Drivers/CMSIS/Include/core_cm3.h **** } TPI_Type;
1023:Drivers/CMSIS/Include/core_cm3.h **** 
1024:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1025:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1026:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1027:Drivers/CMSIS/Include/core_cm3.h **** 
1028:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Selected Pin Protocol Register Definitions */
1029:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1030:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1031:Drivers/CMSIS/Include/core_cm3.h **** 
1032:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Formatter and Flush Status Register Definitions */
1033:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1034:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1035:Drivers/CMSIS/Include/core_cm3.h **** 
1036:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1037:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1038:Drivers/CMSIS/Include/core_cm3.h **** 
1039:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1040:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1041:Drivers/CMSIS/Include/core_cm3.h **** 
1042:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1043:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1044:Drivers/CMSIS/Include/core_cm3.h **** 
1045:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Formatter and Flush Control Register Definitions */
1046:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 21


1047:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1048:Drivers/CMSIS/Include/core_cm3.h **** 
1049:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1050:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1051:Drivers/CMSIS/Include/core_cm3.h **** 
1052:Drivers/CMSIS/Include/core_cm3.h **** /* TPI TRIGGER Register Definitions */
1053:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1054:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1055:Drivers/CMSIS/Include/core_cm3.h **** 
1056:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1057:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1058:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1059:Drivers/CMSIS/Include/core_cm3.h **** 
1060:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1061:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1062:Drivers/CMSIS/Include/core_cm3.h **** 
1063:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1064:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1065:Drivers/CMSIS/Include/core_cm3.h **** 
1066:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1067:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1068:Drivers/CMSIS/Include/core_cm3.h **** 
1069:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1070:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1071:Drivers/CMSIS/Include/core_cm3.h **** 
1072:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1073:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1074:Drivers/CMSIS/Include/core_cm3.h **** 
1075:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1076:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1077:Drivers/CMSIS/Include/core_cm3.h **** 
1078:Drivers/CMSIS/Include/core_cm3.h **** /* TPI ITATBCTR2 Register Definitions */
1079:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1080:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1081:Drivers/CMSIS/Include/core_cm3.h **** 
1082:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1083:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1084:Drivers/CMSIS/Include/core_cm3.h **** 
1085:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1086:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1087:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1088:Drivers/CMSIS/Include/core_cm3.h **** 
1089:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1090:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1091:Drivers/CMSIS/Include/core_cm3.h **** 
1092:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1093:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1094:Drivers/CMSIS/Include/core_cm3.h **** 
1095:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1096:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1097:Drivers/CMSIS/Include/core_cm3.h **** 
1098:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1099:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1100:Drivers/CMSIS/Include/core_cm3.h **** 
1101:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1102:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1103:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 22


1104:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1105:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1106:Drivers/CMSIS/Include/core_cm3.h **** 
1107:Drivers/CMSIS/Include/core_cm3.h **** /* TPI ITATBCTR0 Register Definitions */
1108:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1109:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1110:Drivers/CMSIS/Include/core_cm3.h **** 
1111:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1112:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1113:Drivers/CMSIS/Include/core_cm3.h **** 
1114:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Integration Mode Control Register Definitions */
1115:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1116:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1117:Drivers/CMSIS/Include/core_cm3.h **** 
1118:Drivers/CMSIS/Include/core_cm3.h **** /* TPI DEVID Register Definitions */
1119:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1120:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1121:Drivers/CMSIS/Include/core_cm3.h **** 
1122:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1123:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1124:Drivers/CMSIS/Include/core_cm3.h **** 
1125:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1126:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1127:Drivers/CMSIS/Include/core_cm3.h **** 
1128:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1129:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1130:Drivers/CMSIS/Include/core_cm3.h **** 
1131:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1132:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1133:Drivers/CMSIS/Include/core_cm3.h **** 
1134:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1135:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1136:Drivers/CMSIS/Include/core_cm3.h **** 
1137:Drivers/CMSIS/Include/core_cm3.h **** /* TPI DEVTYPE Register Definitions */
1138:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1139:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1140:Drivers/CMSIS/Include/core_cm3.h **** 
1141:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1142:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1143:Drivers/CMSIS/Include/core_cm3.h **** 
1144:Drivers/CMSIS/Include/core_cm3.h **** /*@}*/ /* end of group CMSIS_TPI */
1145:Drivers/CMSIS/Include/core_cm3.h **** 
1146:Drivers/CMSIS/Include/core_cm3.h **** 
1147:Drivers/CMSIS/Include/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1148:Drivers/CMSIS/Include/core_cm3.h **** /**
1149:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
1150:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1151:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1152:Drivers/CMSIS/Include/core_cm3.h ****   @{
1153:Drivers/CMSIS/Include/core_cm3.h ****  */
1154:Drivers/CMSIS/Include/core_cm3.h **** 
1155:Drivers/CMSIS/Include/core_cm3.h **** /**
1156:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1157:Drivers/CMSIS/Include/core_cm3.h ****  */
1158:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
1159:Drivers/CMSIS/Include/core_cm3.h **** {
1160:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 23


1161:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1162:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1163:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1164:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1165:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1166:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1167:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1168:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1169:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1170:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1171:Drivers/CMSIS/Include/core_cm3.h **** } MPU_Type;
1172:Drivers/CMSIS/Include/core_cm3.h **** 
1173:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_RALIASES                  4U
1174:Drivers/CMSIS/Include/core_cm3.h **** 
1175:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Type Register Definitions */
1176:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1177:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1178:Drivers/CMSIS/Include/core_cm3.h **** 
1179:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1180:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1181:Drivers/CMSIS/Include/core_cm3.h **** 
1182:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1183:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1184:Drivers/CMSIS/Include/core_cm3.h **** 
1185:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Control Register Definitions */
1186:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1187:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1188:Drivers/CMSIS/Include/core_cm3.h **** 
1189:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1190:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1191:Drivers/CMSIS/Include/core_cm3.h **** 
1192:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1193:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1194:Drivers/CMSIS/Include/core_cm3.h **** 
1195:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Region Number Register Definitions */
1196:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1197:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1198:Drivers/CMSIS/Include/core_cm3.h **** 
1199:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Region Base Address Register Definitions */
1200:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1201:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1202:Drivers/CMSIS/Include/core_cm3.h **** 
1203:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1204:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1205:Drivers/CMSIS/Include/core_cm3.h **** 
1206:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1207:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1208:Drivers/CMSIS/Include/core_cm3.h **** 
1209:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Region Attribute and Size Register Definitions */
1210:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1211:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1212:Drivers/CMSIS/Include/core_cm3.h **** 
1213:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1214:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1215:Drivers/CMSIS/Include/core_cm3.h **** 
1216:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1217:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 24


1218:Drivers/CMSIS/Include/core_cm3.h **** 
1219:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1220:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1221:Drivers/CMSIS/Include/core_cm3.h **** 
1222:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1223:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1224:Drivers/CMSIS/Include/core_cm3.h **** 
1225:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1226:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1227:Drivers/CMSIS/Include/core_cm3.h **** 
1228:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1229:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1230:Drivers/CMSIS/Include/core_cm3.h **** 
1231:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1232:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1233:Drivers/CMSIS/Include/core_cm3.h **** 
1234:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1235:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1236:Drivers/CMSIS/Include/core_cm3.h **** 
1237:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1238:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1239:Drivers/CMSIS/Include/core_cm3.h **** 
1240:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_MPU */
1241:Drivers/CMSIS/Include/core_cm3.h **** #endif
1242:Drivers/CMSIS/Include/core_cm3.h **** 
1243:Drivers/CMSIS/Include/core_cm3.h **** 
1244:Drivers/CMSIS/Include/core_cm3.h **** /**
1245:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
1246:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1247:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Core Debug Registers
1248:Drivers/CMSIS/Include/core_cm3.h ****   @{
1249:Drivers/CMSIS/Include/core_cm3.h ****  */
1250:Drivers/CMSIS/Include/core_cm3.h **** 
1251:Drivers/CMSIS/Include/core_cm3.h **** /**
1252:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1253:Drivers/CMSIS/Include/core_cm3.h ****  */
1254:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
1255:Drivers/CMSIS/Include/core_cm3.h **** {
1256:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1257:Drivers/CMSIS/Include/core_cm3.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1258:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1259:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1260:Drivers/CMSIS/Include/core_cm3.h **** } CoreDebug_Type;
1261:Drivers/CMSIS/Include/core_cm3.h **** 
1262:Drivers/CMSIS/Include/core_cm3.h **** /* Debug Halting Control and Status Register Definitions */
1263:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1264:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1265:Drivers/CMSIS/Include/core_cm3.h **** 
1266:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1267:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1268:Drivers/CMSIS/Include/core_cm3.h **** 
1269:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1270:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1271:Drivers/CMSIS/Include/core_cm3.h **** 
1272:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1273:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1274:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 25


1275:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1276:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1277:Drivers/CMSIS/Include/core_cm3.h **** 
1278:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1279:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1280:Drivers/CMSIS/Include/core_cm3.h **** 
1281:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1282:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1283:Drivers/CMSIS/Include/core_cm3.h **** 
1284:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1285:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1286:Drivers/CMSIS/Include/core_cm3.h **** 
1287:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1288:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1289:Drivers/CMSIS/Include/core_cm3.h **** 
1290:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1291:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1292:Drivers/CMSIS/Include/core_cm3.h **** 
1293:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1294:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1295:Drivers/CMSIS/Include/core_cm3.h **** 
1296:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1297:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1298:Drivers/CMSIS/Include/core_cm3.h **** 
1299:Drivers/CMSIS/Include/core_cm3.h **** /* Debug Core Register Selector Register Definitions */
1300:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1301:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1302:Drivers/CMSIS/Include/core_cm3.h **** 
1303:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1304:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1305:Drivers/CMSIS/Include/core_cm3.h **** 
1306:Drivers/CMSIS/Include/core_cm3.h **** /* Debug Exception and Monitor Control Register Definitions */
1307:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1308:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1309:Drivers/CMSIS/Include/core_cm3.h **** 
1310:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1311:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1312:Drivers/CMSIS/Include/core_cm3.h **** 
1313:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1314:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1315:Drivers/CMSIS/Include/core_cm3.h **** 
1316:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1317:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1318:Drivers/CMSIS/Include/core_cm3.h **** 
1319:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1320:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1321:Drivers/CMSIS/Include/core_cm3.h **** 
1322:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1323:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1324:Drivers/CMSIS/Include/core_cm3.h **** 
1325:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1326:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1327:Drivers/CMSIS/Include/core_cm3.h **** 
1328:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1329:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1330:Drivers/CMSIS/Include/core_cm3.h **** 
1331:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 26


1332:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1333:Drivers/CMSIS/Include/core_cm3.h **** 
1334:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1335:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1336:Drivers/CMSIS/Include/core_cm3.h **** 
1337:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1338:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1339:Drivers/CMSIS/Include/core_cm3.h **** 
1340:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1341:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1342:Drivers/CMSIS/Include/core_cm3.h **** 
1343:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1344:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1345:Drivers/CMSIS/Include/core_cm3.h **** 
1346:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_CoreDebug */
1347:Drivers/CMSIS/Include/core_cm3.h **** 
1348:Drivers/CMSIS/Include/core_cm3.h **** 
1349:Drivers/CMSIS/Include/core_cm3.h **** /**
1350:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
1351:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1352:Drivers/CMSIS/Include/core_cm3.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1353:Drivers/CMSIS/Include/core_cm3.h ****   @{
1354:Drivers/CMSIS/Include/core_cm3.h ****  */
1355:Drivers/CMSIS/Include/core_cm3.h **** 
1356:Drivers/CMSIS/Include/core_cm3.h **** /**
1357:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1358:Drivers/CMSIS/Include/core_cm3.h ****   \param[in] field  Name of the register bit field.
1359:Drivers/CMSIS/Include/core_cm3.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1360:Drivers/CMSIS/Include/core_cm3.h ****   \return           Masked and shifted value.
1361:Drivers/CMSIS/Include/core_cm3.h **** */
1362:Drivers/CMSIS/Include/core_cm3.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1363:Drivers/CMSIS/Include/core_cm3.h **** 
1364:Drivers/CMSIS/Include/core_cm3.h **** /**
1365:Drivers/CMSIS/Include/core_cm3.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1366:Drivers/CMSIS/Include/core_cm3.h ****   \param[in] field  Name of the register bit field.
1367:Drivers/CMSIS/Include/core_cm3.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1368:Drivers/CMSIS/Include/core_cm3.h ****   \return           Masked and shifted bit field value.
1369:Drivers/CMSIS/Include/core_cm3.h **** */
1370:Drivers/CMSIS/Include/core_cm3.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1371:Drivers/CMSIS/Include/core_cm3.h **** 
1372:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_core_bitfield */
1373:Drivers/CMSIS/Include/core_cm3.h **** 
1374:Drivers/CMSIS/Include/core_cm3.h **** 
1375:Drivers/CMSIS/Include/core_cm3.h **** /**
1376:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
1377:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_core_base     Core Definitions
1378:Drivers/CMSIS/Include/core_cm3.h ****   \brief      Definitions for base addresses, unions, and structures.
1379:Drivers/CMSIS/Include/core_cm3.h ****   @{
1380:Drivers/CMSIS/Include/core_cm3.h ****  */
1381:Drivers/CMSIS/Include/core_cm3.h **** 
1382:Drivers/CMSIS/Include/core_cm3.h **** /* Memory mapping of Core Hardware */
1383:Drivers/CMSIS/Include/core_cm3.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1384:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1385:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1386:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1387:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1388:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 27


1389:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1390:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1391:Drivers/CMSIS/Include/core_cm3.h **** 
1392:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1393:Drivers/CMSIS/Include/core_cm3.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1394:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1395:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1396:Drivers/CMSIS/Include/core_cm3.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1397:Drivers/CMSIS/Include/core_cm3.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1398:Drivers/CMSIS/Include/core_cm3.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1399:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1400:Drivers/CMSIS/Include/core_cm3.h **** 
1401:Drivers/CMSIS/Include/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1402:Drivers/CMSIS/Include/core_cm3.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1403:Drivers/CMSIS/Include/core_cm3.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1404:Drivers/CMSIS/Include/core_cm3.h **** #endif
1405:Drivers/CMSIS/Include/core_cm3.h **** 
1406:Drivers/CMSIS/Include/core_cm3.h **** /*@} */
1407:Drivers/CMSIS/Include/core_cm3.h **** 
1408:Drivers/CMSIS/Include/core_cm3.h **** 
1409:Drivers/CMSIS/Include/core_cm3.h **** 
1410:Drivers/CMSIS/Include/core_cm3.h **** /*******************************************************************************
1411:Drivers/CMSIS/Include/core_cm3.h ****  *                Hardware Abstraction Layer
1412:Drivers/CMSIS/Include/core_cm3.h ****   Core Function Interface contains:
1413:Drivers/CMSIS/Include/core_cm3.h ****   - Core NVIC Functions
1414:Drivers/CMSIS/Include/core_cm3.h ****   - Core SysTick Functions
1415:Drivers/CMSIS/Include/core_cm3.h ****   - Core Debug Functions
1416:Drivers/CMSIS/Include/core_cm3.h ****   - Core Register Access Functions
1417:Drivers/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
1418:Drivers/CMSIS/Include/core_cm3.h **** /**
1419:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1420:Drivers/CMSIS/Include/core_cm3.h **** */
1421:Drivers/CMSIS/Include/core_cm3.h **** 
1422:Drivers/CMSIS/Include/core_cm3.h **** 
1423:Drivers/CMSIS/Include/core_cm3.h **** 
1424:Drivers/CMSIS/Include/core_cm3.h **** /* ##########################   NVIC functions  #################################### */
1425:Drivers/CMSIS/Include/core_cm3.h **** /**
1426:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_Core_FunctionInterface
1427:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1428:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1429:Drivers/CMSIS/Include/core_cm3.h ****   @{
1430:Drivers/CMSIS/Include/core_cm3.h ****  */
1431:Drivers/CMSIS/Include/core_cm3.h **** 
1432:Drivers/CMSIS/Include/core_cm3.h **** #ifdef CMSIS_NVIC_VIRTUAL
1433:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1434:Drivers/CMSIS/Include/core_cm3.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1435:Drivers/CMSIS/Include/core_cm3.h ****   #endif
1436:Drivers/CMSIS/Include/core_cm3.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1437:Drivers/CMSIS/Include/core_cm3.h **** #else
1438:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1439:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1440:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1441:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1442:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1443:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1444:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1445:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 28


1446:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetActive              __NVIC_GetActive
1447:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1448:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1449:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1450:Drivers/CMSIS/Include/core_cm3.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1451:Drivers/CMSIS/Include/core_cm3.h **** 
1452:Drivers/CMSIS/Include/core_cm3.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1453:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1454:Drivers/CMSIS/Include/core_cm3.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1455:Drivers/CMSIS/Include/core_cm3.h ****   #endif
1456:Drivers/CMSIS/Include/core_cm3.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1457:Drivers/CMSIS/Include/core_cm3.h **** #else
1458:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SetVector              __NVIC_SetVector
1459:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetVector              __NVIC_GetVector
1460:Drivers/CMSIS/Include/core_cm3.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1461:Drivers/CMSIS/Include/core_cm3.h **** 
1462:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC_USER_IRQ_OFFSET          16
1463:Drivers/CMSIS/Include/core_cm3.h **** 
1464:Drivers/CMSIS/Include/core_cm3.h **** 
1465:Drivers/CMSIS/Include/core_cm3.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1466:Drivers/CMSIS/Include/core_cm3.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1467:Drivers/CMSIS/Include/core_cm3.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1468:Drivers/CMSIS/Include/core_cm3.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1469:Drivers/CMSIS/Include/core_cm3.h **** 
1470:Drivers/CMSIS/Include/core_cm3.h **** 
1471:Drivers/CMSIS/Include/core_cm3.h **** /**
1472:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Set Priority Grouping
1473:Drivers/CMSIS/Include/core_cm3.h ****   \details Sets the priority grouping field using the required unlock sequence.
1474:Drivers/CMSIS/Include/core_cm3.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1475:Drivers/CMSIS/Include/core_cm3.h ****            Only values from 0..7 are used.
1476:Drivers/CMSIS/Include/core_cm3.h ****            In case of a conflict between priority grouping and available
1477:Drivers/CMSIS/Include/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1478:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      PriorityGroup  Priority grouping field.
1479:Drivers/CMSIS/Include/core_cm3.h ****  */
1480:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1481:Drivers/CMSIS/Include/core_cm3.h **** {
1482:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t reg_value;
1483:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1484:Drivers/CMSIS/Include/core_cm3.h **** 
1485:Drivers/CMSIS/Include/core_cm3.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1486:Drivers/CMSIS/Include/core_cm3.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1487:Drivers/CMSIS/Include/core_cm3.h ****   reg_value  =  (reg_value                                   |
1488:Drivers/CMSIS/Include/core_cm3.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1489:Drivers/CMSIS/Include/core_cm3.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key a
1490:Drivers/CMSIS/Include/core_cm3.h ****   SCB->AIRCR =  reg_value;
1491:Drivers/CMSIS/Include/core_cm3.h **** }
1492:Drivers/CMSIS/Include/core_cm3.h **** 
1493:Drivers/CMSIS/Include/core_cm3.h **** 
1494:Drivers/CMSIS/Include/core_cm3.h **** /**
1495:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Priority Grouping
1496:Drivers/CMSIS/Include/core_cm3.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1497:Drivers/CMSIS/Include/core_cm3.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1498:Drivers/CMSIS/Include/core_cm3.h ****  */
1499:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1500:Drivers/CMSIS/Include/core_cm3.h **** {
1501:Drivers/CMSIS/Include/core_cm3.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1502:Drivers/CMSIS/Include/core_cm3.h **** }
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 29


1503:Drivers/CMSIS/Include/core_cm3.h **** 
1504:Drivers/CMSIS/Include/core_cm3.h **** 
1505:Drivers/CMSIS/Include/core_cm3.h **** /**
1506:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Enable Interrupt
1507:Drivers/CMSIS/Include/core_cm3.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1508:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1509:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1510:Drivers/CMSIS/Include/core_cm3.h ****  */
1511:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1512:Drivers/CMSIS/Include/core_cm3.h **** {
1513:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1514:Drivers/CMSIS/Include/core_cm3.h ****   {
1515:Drivers/CMSIS/Include/core_cm3.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1516:Drivers/CMSIS/Include/core_cm3.h ****   }
1517:Drivers/CMSIS/Include/core_cm3.h **** }
1518:Drivers/CMSIS/Include/core_cm3.h **** 
1519:Drivers/CMSIS/Include/core_cm3.h **** 
1520:Drivers/CMSIS/Include/core_cm3.h **** /**
1521:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Interrupt Enable status
1522:Drivers/CMSIS/Include/core_cm3.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1523:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1524:Drivers/CMSIS/Include/core_cm3.h ****   \return             0  Interrupt is not enabled.
1525:Drivers/CMSIS/Include/core_cm3.h ****   \return             1  Interrupt is enabled.
1526:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1527:Drivers/CMSIS/Include/core_cm3.h ****  */
1528:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1529:Drivers/CMSIS/Include/core_cm3.h **** {
1530:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1531:Drivers/CMSIS/Include/core_cm3.h ****   {
1532:Drivers/CMSIS/Include/core_cm3.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1533:Drivers/CMSIS/Include/core_cm3.h ****   }
1534:Drivers/CMSIS/Include/core_cm3.h ****   else
1535:Drivers/CMSIS/Include/core_cm3.h ****   {
1536:Drivers/CMSIS/Include/core_cm3.h ****     return(0U);
1537:Drivers/CMSIS/Include/core_cm3.h ****   }
1538:Drivers/CMSIS/Include/core_cm3.h **** }
1539:Drivers/CMSIS/Include/core_cm3.h **** 
1540:Drivers/CMSIS/Include/core_cm3.h **** 
1541:Drivers/CMSIS/Include/core_cm3.h **** /**
1542:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Disable Interrupt
1543:Drivers/CMSIS/Include/core_cm3.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1544:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1545:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1546:Drivers/CMSIS/Include/core_cm3.h ****  */
1547:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1548:Drivers/CMSIS/Include/core_cm3.h **** {
1549:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1550:Drivers/CMSIS/Include/core_cm3.h ****   {
1551:Drivers/CMSIS/Include/core_cm3.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1552:Drivers/CMSIS/Include/core_cm3.h ****     __DSB();
1553:Drivers/CMSIS/Include/core_cm3.h ****     __ISB();
1554:Drivers/CMSIS/Include/core_cm3.h ****   }
1555:Drivers/CMSIS/Include/core_cm3.h **** }
1556:Drivers/CMSIS/Include/core_cm3.h **** 
1557:Drivers/CMSIS/Include/core_cm3.h **** 
1558:Drivers/CMSIS/Include/core_cm3.h **** /**
1559:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Pending Interrupt
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 30


1560:Drivers/CMSIS/Include/core_cm3.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1561:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1562:Drivers/CMSIS/Include/core_cm3.h ****   \return             0  Interrupt status is not pending.
1563:Drivers/CMSIS/Include/core_cm3.h ****   \return             1  Interrupt status is pending.
1564:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1565:Drivers/CMSIS/Include/core_cm3.h ****  */
1566:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1567:Drivers/CMSIS/Include/core_cm3.h **** {
1568:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1569:Drivers/CMSIS/Include/core_cm3.h ****   {
1570:Drivers/CMSIS/Include/core_cm3.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1571:Drivers/CMSIS/Include/core_cm3.h ****   }
1572:Drivers/CMSIS/Include/core_cm3.h ****   else
1573:Drivers/CMSIS/Include/core_cm3.h ****   {
1574:Drivers/CMSIS/Include/core_cm3.h ****     return(0U);
1575:Drivers/CMSIS/Include/core_cm3.h ****   }
1576:Drivers/CMSIS/Include/core_cm3.h **** }
1577:Drivers/CMSIS/Include/core_cm3.h **** 
1578:Drivers/CMSIS/Include/core_cm3.h **** 
1579:Drivers/CMSIS/Include/core_cm3.h **** /**
1580:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Set Pending Interrupt
1581:Drivers/CMSIS/Include/core_cm3.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1582:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1583:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1584:Drivers/CMSIS/Include/core_cm3.h ****  */
1585:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1586:Drivers/CMSIS/Include/core_cm3.h **** {
1587:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1588:Drivers/CMSIS/Include/core_cm3.h ****   {
1589:Drivers/CMSIS/Include/core_cm3.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1590:Drivers/CMSIS/Include/core_cm3.h ****   }
1591:Drivers/CMSIS/Include/core_cm3.h **** }
1592:Drivers/CMSIS/Include/core_cm3.h **** 
1593:Drivers/CMSIS/Include/core_cm3.h **** 
1594:Drivers/CMSIS/Include/core_cm3.h **** /**
1595:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Clear Pending Interrupt
1596:Drivers/CMSIS/Include/core_cm3.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1597:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1598:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1599:Drivers/CMSIS/Include/core_cm3.h ****  */
1600:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
  41              		.loc 2 1600 22 view .LVU2
  42              	.LBB17:
1601:Drivers/CMSIS/Include/core_cm3.h **** {
1602:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
  43              		.loc 2 1602 3 view .LVU3
1603:Drivers/CMSIS/Include/core_cm3.h ****   {
1604:Drivers/CMSIS/Include/core_cm3.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  44              		.loc 2 1604 5 view .LVU4
  45              		.loc 2 1604 43 is_stmt 0 view .LVU5
  46 0002 064B     		ldr	r3, .L3
  47 0004 0822     		movs	r2, #8
  48 0006 C3F88421 		str	r2, [r3, #388]
  49              	.LVL1:
  50              		.loc 2 1604 43 view .LVU6
  51              	.LBE17:
  52              	.LBE16:
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 31


  56:user/src/mfd_io.c **** 
  57:user/src/mfd_io.c **** 	MX_SPI1_Init();
  53              		.loc 1 57 2 is_stmt 1 view .LVU7
  54 000a FFF7FEFF 		bl	MX_SPI1_Init
  55              	.LVL2:
  58:user/src/mfd_io.c **** 	LL_SPI_Enable(SPI_DRIVER);
  56              		.loc 1 58 2 view .LVU8
  57              	.LBB18:
  58              	.LBI18:
  59              		.file 3 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h"
   1:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /**
   2:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   ******************************************************************************
   3:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @file    stm32l1xx_ll_spi.h
   4:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @author  MCD Application Team
   5:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @brief   Header file of SPI LL module.
   6:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   ******************************************************************************
   7:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @attention
   8:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   *
   9:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * <h2><center>&copy; Copyright (c) 2016 STMicroelectronics.
  10:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * All rights reserved.</center></h2>
  11:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   *
  12:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * the "License"; You may not use this file except in compliance with the
  14:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * License. You may obtain a copy of the License at:
  15:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   *
  17:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   ******************************************************************************
  18:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
  19:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
  20:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  21:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** #ifndef STM32L1xx_LL_SPI_H
  22:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** #define STM32L1xx_LL_SPI_H
  23:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
  24:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** #ifdef __cplusplus
  25:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** extern "C" {
  26:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** #endif
  27:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
  28:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /* Includes ------------------------------------------------------------------*/
  29:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** #include "stm32l1xx.h"
  30:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
  31:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /** @addtogroup STM32L1xx_LL_Driver
  32:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @{
  33:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
  34:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
  35:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** #if defined (SPI1) || defined (SPI2) || defined (SPI3)
  36:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
  37:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /** @defgroup SPI_LL SPI
  38:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @{
  39:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
  40:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
  41:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /* Private types -------------------------------------------------------------*/
  42:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /* Private variables ---------------------------------------------------------*/
  43:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /* Private macros ------------------------------------------------------------*/
  44:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
  45:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /* Exported types ------------------------------------------------------------*/
  46:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** #if defined(USE_FULL_LL_DRIVER)
  47:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /** @defgroup SPI_LL_ES_INIT SPI Exported Init structure
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 32


  48:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @{
  49:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
  50:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
  51:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /**
  52:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @brief  SPI Init structures definition
  53:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
  54:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** typedef struct
  55:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** {
  56:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   uint32_t TransferDirection;       /*!< Specifies the SPI unidirectional or bidirectional data mod
  57:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****                                          This parameter can be a value of @ref SPI_LL_EC_TRANSFER_M
  58:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
  59:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****                                          This feature can be modified afterwards using unitary func
  60:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
  61:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   uint32_t Mode;                    /*!< Specifies the SPI mode (Master/Slave).
  62:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****                                          This parameter can be a value of @ref SPI_LL_EC_MODE.
  63:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
  64:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****                                          This feature can be modified afterwards using unitary func
  65:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
  66:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   uint32_t DataWidth;               /*!< Specifies the SPI data width.
  67:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****                                          This parameter can be a value of @ref SPI_LL_EC_DATAWIDTH.
  68:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
  69:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****                                          This feature can be modified afterwards using unitary func
  70:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
  71:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   uint32_t ClockPolarity;           /*!< Specifies the serial clock steady state.
  72:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****                                          This parameter can be a value of @ref SPI_LL_EC_POLARITY.
  73:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
  74:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****                                          This feature can be modified afterwards using unitary func
  75:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
  76:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   uint32_t ClockPhase;              /*!< Specifies the clock active edge for the bit capture.
  77:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****                                          This parameter can be a value of @ref SPI_LL_EC_PHASE.
  78:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
  79:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****                                          This feature can be modified afterwards using unitary func
  80:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
  81:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   uint32_t NSS;                     /*!< Specifies whether the NSS signal is managed by hardware (N
  82:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****                                          This parameter can be a value of @ref SPI_LL_EC_NSS_MODE.
  83:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
  84:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****                                          This feature can be modified afterwards using unitary func
  85:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
  86:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   uint32_t BaudRate;                /*!< Specifies the BaudRate prescaler value which will be used 
  87:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****                                          This parameter can be a value of @ref SPI_LL_EC_BAUDRATEPR
  88:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****                                          @note The communication clock is derived from the master c
  89:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
  90:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****                                          This feature can be modified afterwards using unitary func
  91:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
  92:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   uint32_t BitOrder;                /*!< Specifies whether data transfers start from MSB or LSB bit
  93:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****                                          This parameter can be a value of @ref SPI_LL_EC_BIT_ORDER.
  94:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
  95:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****                                          This feature can be modified afterwards using unitary func
  96:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
  97:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   uint32_t CRCCalculation;          /*!< Specifies if the CRC calculation is enabled or not.
  98:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****                                          This parameter can be a value of @ref SPI_LL_EC_CRC_CALCUL
  99:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
 100:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****                                          This feature can be modified afterwards using unitary func
 101:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
 102:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   uint32_t CRCPoly;                 /*!< Specifies the polynomial used for the CRC calculation.
 103:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****                                          This parameter must be a number between Min_Data = 0x00 an
 104:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 33


 105:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****                                          This feature can be modified afterwards using unitary func
 106:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
 107:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** } LL_SPI_InitTypeDef;
 108:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
 109:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /**
 110:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @}
 111:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 112:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** #endif /* USE_FULL_LL_DRIVER */
 113:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
 114:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /* Exported constants --------------------------------------------------------*/
 115:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /** @defgroup SPI_LL_Exported_Constants SPI Exported Constants
 116:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @{
 117:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 118:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
 119:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /** @defgroup SPI_LL_EC_GET_FLAG Get Flags Defines
 120:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @brief    Flags defines which can be used with LL_SPI_ReadReg function
 121:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @{
 122:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 123:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** #define LL_SPI_SR_RXNE                     SPI_SR_RXNE               /*!< Rx buffer not empty flag 
 124:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** #define LL_SPI_SR_TXE                      SPI_SR_TXE                /*!< Tx buffer empty flag     
 125:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** #define LL_SPI_SR_BSY                      SPI_SR_BSY                /*!< Busy flag                
 126:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** #define LL_SPI_SR_CRCERR                   SPI_SR_CRCERR             /*!< CRC error flag           
 127:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** #define LL_SPI_SR_MODF                     SPI_SR_MODF               /*!< Mode fault flag          
 128:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** #define LL_SPI_SR_OVR                      SPI_SR_OVR                /*!< Overrun flag             
 129:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** #define LL_SPI_SR_FRE                      SPI_SR_FRE                /*!< TI mode frame format erro
 130:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /**
 131:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @}
 132:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 133:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
 134:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /** @defgroup SPI_LL_EC_IT IT Defines
 135:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @brief    IT defines which can be used with LL_SPI_ReadReg and  LL_SPI_WriteReg functions
 136:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @{
 137:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 138:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** #define LL_SPI_CR2_RXNEIE                  SPI_CR2_RXNEIE            /*!< Rx buffer not empty inter
 139:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** #define LL_SPI_CR2_TXEIE                   SPI_CR2_TXEIE             /*!< Tx buffer empty interrupt
 140:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** #define LL_SPI_CR2_ERRIE                   SPI_CR2_ERRIE             /*!< Error interrupt enable   
 141:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /**
 142:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @}
 143:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 144:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
 145:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /** @defgroup SPI_LL_EC_MODE Operation Mode
 146:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @{
 147:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 148:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** #define LL_SPI_MODE_MASTER                 (SPI_CR1_MSTR | SPI_CR1_SSI)    /*!< Master configuratio
 149:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** #define LL_SPI_MODE_SLAVE                  0x00000000U                     /*!< Slave configuration
 150:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /**
 151:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @}
 152:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 153:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
 154:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /** @defgroup SPI_LL_EC_PROTOCOL Serial Protocol
 155:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @brief  SPI TI Mode not supported for Category 1 and 2
 156:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @{
 157:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 158:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** #define LL_SPI_PROTOCOL_MOTOROLA           0x00000000U               /*!< Motorola mode. Used as de
 159:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** #if defined(SPI_CR2_FRF)
 160:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** #define LL_SPI_PROTOCOL_TI                 (SPI_CR2_FRF)             /*!< TI mode                  
 161:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** #endif
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 34


 162:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /**
 163:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @}
 164:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 165:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
 166:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /** @defgroup SPI_LL_EC_PHASE Clock Phase
 167:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @{
 168:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 169:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** #define LL_SPI_PHASE_1EDGE                 0x00000000U               /*!< First clock transition is
 170:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** #define LL_SPI_PHASE_2EDGE                 (SPI_CR1_CPHA)            /*!< Second clock transition i
 171:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /**
 172:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @}
 173:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 174:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
 175:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /** @defgroup SPI_LL_EC_POLARITY Clock Polarity
 176:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @{
 177:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 178:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** #define LL_SPI_POLARITY_LOW                0x00000000U               /*!< Clock to 0 when idle */
 179:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** #define LL_SPI_POLARITY_HIGH               (SPI_CR1_CPOL)            /*!< Clock to 1 when idle */
 180:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /**
 181:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @}
 182:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 183:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
 184:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /** @defgroup SPI_LL_EC_BAUDRATEPRESCALER Baud Rate Prescaler
 185:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @{
 186:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 187:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** #define LL_SPI_BAUDRATEPRESCALER_DIV2      0x00000000U                                    /*!< Baud
 188:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** #define LL_SPI_BAUDRATEPRESCALER_DIV4      (SPI_CR1_BR_0)                                 /*!< Baud
 189:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** #define LL_SPI_BAUDRATEPRESCALER_DIV8      (SPI_CR1_BR_1)                                 /*!< Baud
 190:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** #define LL_SPI_BAUDRATEPRESCALER_DIV16     (SPI_CR1_BR_1 | SPI_CR1_BR_0)                  /*!< Baud
 191:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** #define LL_SPI_BAUDRATEPRESCALER_DIV32     (SPI_CR1_BR_2)                                 /*!< Baud
 192:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** #define LL_SPI_BAUDRATEPRESCALER_DIV64     (SPI_CR1_BR_2 | SPI_CR1_BR_0)                  /*!< Baud
 193:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** #define LL_SPI_BAUDRATEPRESCALER_DIV128    (SPI_CR1_BR_2 | SPI_CR1_BR_1)                  /*!< Baud
 194:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** #define LL_SPI_BAUDRATEPRESCALER_DIV256    (SPI_CR1_BR_2 | SPI_CR1_BR_1 | SPI_CR1_BR_0)   /*!< Baud
 195:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /**
 196:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @}
 197:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 198:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
 199:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /** @defgroup SPI_LL_EC_BIT_ORDER Transmission Bit Order
 200:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @{
 201:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 202:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** #define LL_SPI_LSB_FIRST                   (SPI_CR1_LSBFIRST)        /*!< Data is transmitted/recei
 203:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** #define LL_SPI_MSB_FIRST                   0x00000000U               /*!< Data is transmitted/recei
 204:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /**
 205:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @}
 206:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 207:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
 208:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /** @defgroup SPI_LL_EC_TRANSFER_MODE Transfer Mode
 209:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @{
 210:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 211:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** #define LL_SPI_FULL_DUPLEX                 0x00000000U                          /*!< Full-Duplex mo
 212:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** #define LL_SPI_SIMPLEX_RX                  (SPI_CR1_RXONLY)                     /*!< Simplex Rx mod
 213:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** #define LL_SPI_HALF_DUPLEX_RX              (SPI_CR1_BIDIMODE)                   /*!< Half-Duplex Rx
 214:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** #define LL_SPI_HALF_DUPLEX_TX              (SPI_CR1_BIDIMODE | SPI_CR1_BIDIOE)  /*!< Half-Duplex Tx
 215:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /**
 216:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @}
 217:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 218:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 35


 219:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /** @defgroup SPI_LL_EC_NSS_MODE Slave Select Pin Mode
 220:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @{
 221:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 222:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** #define LL_SPI_NSS_SOFT                    (SPI_CR1_SSM)                     /*!< NSS managed inter
 223:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** #define LL_SPI_NSS_HARD_INPUT              0x00000000U                       /*!< NSS pin used in I
 224:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** #define LL_SPI_NSS_HARD_OUTPUT             (((uint32_t)SPI_CR2_SSOE << 16U)) /*!< NSS pin used in O
 225:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /**
 226:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @}
 227:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 228:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
 229:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /** @defgroup SPI_LL_EC_DATAWIDTH Datawidth
 230:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @{
 231:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 232:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** #define LL_SPI_DATAWIDTH_8BIT              0x00000000U                       /*!< Data length for S
 233:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** #define LL_SPI_DATAWIDTH_16BIT             (SPI_CR1_DFF)                     /*!< Data length for S
 234:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /**
 235:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @}
 236:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 237:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** #if defined(USE_FULL_LL_DRIVER)
 238:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
 239:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /** @defgroup SPI_LL_EC_CRC_CALCULATION CRC Calculation
 240:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @{
 241:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 242:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** #define LL_SPI_CRCCALCULATION_DISABLE      0x00000000U               /*!< CRC calculation disabled 
 243:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** #define LL_SPI_CRCCALCULATION_ENABLE       (SPI_CR1_CRCEN)           /*!< CRC calculation enabled  
 244:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /**
 245:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @}
 246:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 247:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** #endif /* USE_FULL_LL_DRIVER */
 248:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
 249:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /**
 250:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @}
 251:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 252:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
 253:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /* Exported macro ------------------------------------------------------------*/
 254:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /** @defgroup SPI_LL_Exported_Macros SPI Exported Macros
 255:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @{
 256:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 257:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
 258:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /** @defgroup SPI_LL_EM_WRITE_READ Common Write and read registers Macros
 259:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @{
 260:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 261:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
 262:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /**
 263:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @brief  Write a value in SPI register
 264:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @param  __INSTANCE__ SPI Instance
 265:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @param  __REG__ Register to be written
 266:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @param  __VALUE__ Value to be written in the register
 267:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @retval None
 268:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 269:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** #define LL_SPI_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE
 270:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
 271:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /**
 272:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @brief  Read a value in SPI register
 273:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @param  __INSTANCE__ SPI Instance
 274:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @param  __REG__ Register to be read
 275:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @retval Register value
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 36


 276:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 277:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** #define LL_SPI_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
 278:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /**
 279:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @}
 280:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 281:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
 282:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /**
 283:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @}
 284:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 285:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
 286:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /* Exported functions --------------------------------------------------------*/
 287:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /** @defgroup SPI_LL_Exported_Functions SPI Exported Functions
 288:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @{
 289:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 290:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
 291:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /** @defgroup SPI_LL_EF_Configuration Configuration
 292:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @{
 293:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 294:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
 295:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /**
 296:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @brief  Enable SPI peripheral
 297:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @rmtoll CR1          SPE           LL_SPI_Enable
 298:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @param  SPIx SPI Instance
 299:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @retval None
 300:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 301:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** __STATIC_INLINE void LL_SPI_Enable(SPI_TypeDef *SPIx)
  60              		.loc 3 301 22 view .LVU9
  61              	.LBB19:
 302:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** {
 303:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   SET_BIT(SPIx->CR1, SPI_CR1_SPE);
  62              		.loc 3 303 3 view .LVU10
  63 000e 044A     		ldr	r2, .L3+4
  64 0010 1368     		ldr	r3, [r2]
  65 0012 43F04003 		orr	r3, r3, #64
  66 0016 1360     		str	r3, [r2]
  67              	.LVL3:
  68              		.loc 3 303 3 is_stmt 0 view .LVU11
  69              	.LBE19:
  70              	.LBE18:
  59:user/src/mfd_io.c **** }
  71              		.loc 1 59 1 view .LVU12
  72 0018 08BD     		pop	{r3, pc}
  73              	.L4:
  74 001a 00BF     		.align	2
  75              	.L3:
  76 001c 00E100E0 		.word	-536813312
  77 0020 00300140 		.word	1073819648
  78              		.cfi_endproc
  79              	.LFE832:
  81              		.section	.text.initMosiBuffer,"ax",%progbits
  82              		.align	1
  83              		.global	initMosiBuffer
  84              		.syntax unified
  85              		.thumb
  86              		.thumb_func
  87              		.fpu softvfp
  89              	initMosiBuffer:
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 37


  90              	.LFB833:
  60:user/src/mfd_io.c **** 
  61:user/src/mfd_io.c **** void initMosiBuffer(void)
  62:user/src/mfd_io.c **** {
  91              		.loc 1 62 1 is_stmt 1 view -0
  92              		.cfi_startproc
  93              		@ args = 0, pretend = 0, frame = 0
  94              		@ frame_needed = 0, uses_anonymous_args = 0
  95 0000 08B5     		push	{r3, lr}
  96              	.LCFI1:
  97              		.cfi_def_cfa_offset 8
  98              		.cfi_offset 3, -8
  99              		.cfi_offset 14, -4
  63:user/src/mfd_io.c **** 	if (ring_buffer_init(&mosiBuff, MOSI_DATA_BUFFER_SIZE) != RB_OK)
 100              		.loc 1 63 2 view .LVU14
 101              		.loc 1 63 6 is_stmt 0 view .LVU15
 102 0002 1021     		movs	r1, #16
 103 0004 0348     		ldr	r0, .L9
 104 0006 FFF7FEFF 		bl	ring_buffer_init
 105              	.LVL4:
 106              		.loc 1 63 5 view .LVU16
 107 000a 00B9     		cbnz	r0, .L8
 108              	.L5:
  64:user/src/mfd_io.c **** 	{
  65:user/src/mfd_io.c ****     Error_Handler();
  66:user/src/mfd_io.c **** 	}
  67:user/src/mfd_io.c **** }
 109              		.loc 1 67 1 view .LVU17
 110 000c 08BD     		pop	{r3, pc}
 111              	.L8:
  65:user/src/mfd_io.c **** 	}
 112              		.loc 1 65 5 is_stmt 1 view .LVU18
 113 000e FFF7FEFF 		bl	Error_Handler
 114              	.LVL5:
 115              		.loc 1 67 1 is_stmt 0 view .LVU19
 116 0012 FBE7     		b	.L5
 117              	.L10:
 118              		.align	2
 119              	.L9:
 120 0014 00000000 		.word	mosiBuff
 121              		.cfi_endproc
 122              	.LFE833:
 124              		.section	.text.initMosiData,"ax",%progbits
 125              		.align	1
 126              		.global	initMosiData
 127              		.syntax unified
 128              		.thumb
 129              		.thumb_func
 130              		.fpu softvfp
 132              	initMosiData:
 133              	.LFB834:
  68:user/src/mfd_io.c **** 
  69:user/src/mfd_io.c **** void initMosiData(void)
  70:user/src/mfd_io.c **** {
 134              		.loc 1 70 1 is_stmt 1 view -0
 135              		.cfi_startproc
 136              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 38


 137              		@ frame_needed = 0, uses_anonymous_args = 0
 138 0000 10B5     		push	{r4, lr}
 139              	.LCFI2:
 140              		.cfi_def_cfa_offset 8
 141              		.cfi_offset 4, -8
 142              		.cfi_offset 14, -4
  71:user/src/mfd_io.c **** 	mosiData.mode = CDC_MODE_IDLE;
 143              		.loc 1 71 2 view .LVU21
 144              		.loc 1 71 16 is_stmt 0 view .LVU22
 145 0002 0C4B     		ldr	r3, .L13
 146 0004 F422     		movs	r2, #244
 147 0006 1A70     		strb	r2, [r3]
  72:user/src/mfd_io.c **** 	mosiData.cd = CDC_DISPLAY_ENABLED_CD;
 148              		.loc 1 72 2 is_stmt 1 view .LVU23
 149              		.loc 1 72 14 is_stmt 0 view .LVU24
 150 0008 0122     		movs	r2, #1
 151 000a 5A70     		strb	r2, [r3, #1]
  73:user/src/mfd_io.c **** 	mosiData.track = CDC_DISPLAY_TRACK_NUMBER;
 152              		.loc 1 73 2 is_stmt 1 view .LVU25
 153              		.loc 1 73 17 is_stmt 0 view .LVU26
 154 000c 4221     		movs	r1, #66
 155 000e 9970     		strb	r1, [r3, #2]
  74:user/src/mfd_io.c **** 	mosiData.time = (CDC_DISPLAY_TIME_MIN << 8) | (CDC_DISPLAY_TIME_SEC);
 156              		.loc 1 74 2 is_stmt 1 view .LVU27
 157              		.loc 1 74 16 is_stmt 0 view .LVU28
 158 0010 42F20821 		movw	r1, #8712
 159 0014 9980     		strh	r1, [r3, #4]	@ movhi
  75:user/src/mfd_io.c **** 	
  76:user/src/mfd_io.c **** 	mosiData.isSendingDeckInfo = true;  //start sending DECK info at the very beginning
 160              		.loc 1 76 2 is_stmt 1 view .LVU29
 161              		.loc 1 76 29 is_stmt 0 view .LVU30
 162 0016 DA71     		strb	r2, [r3, #7]
  77:user/src/mfd_io.c **** 	mosiData.cdIndexCount = 0;
 163              		.loc 1 77 2 is_stmt 1 view .LVU31
 164              		.loc 1 77 24 is_stmt 0 view .LVU32
 165 0018 0024     		movs	r4, #0
 166 001a 1C72     		strb	r4, [r3, #8]
  78:user/src/mfd_io.c **** 	mosiData.state = CDC_STATE_SENDING_CD_INFO;
 167              		.loc 1 78 2 is_stmt 1 view .LVU33
 168              		.loc 1 78 17 is_stmt 0 view .LVU34
 169 001c FF22     		movs	r2, #255
 170 001e 9A71     		strb	r2, [r3, #6]
  79:user/src/mfd_io.c **** 
  80:user/src/mfd_io.c **** 	ring_buffer_flush(&mosiBuff);
 171              		.loc 1 80 2 is_stmt 1 view .LVU35
 172 0020 0548     		ldr	r0, .L13+4
 173 0022 FFF7FEFF 		bl	ring_buffer_flush
 174              	.LVL6:
  81:user/src/mfd_io.c **** 
  82:user/src/mfd_io.c **** 	mosiLowLevelData.isEnabled = false;
 175              		.loc 1 82 2 view .LVU36
 176              		.loc 1 82 29 is_stmt 0 view .LVU37
 177 0026 054B     		ldr	r3, .L13+8
 178 0028 1C70     		strb	r4, [r3]
  83:user/src/mfd_io.c **** 	mosiLowLevelData.isSendingPacket = false;
 179              		.loc 1 83 2 is_stmt 1 view .LVU38
 180              		.loc 1 83 35 is_stmt 0 view .LVU39
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 39


 181 002a 5C70     		strb	r4, [r3, #1]
  84:user/src/mfd_io.c **** 	mosiLowLevelData.currentByteNum = 0;
 182              		.loc 1 84 2 is_stmt 1 view .LVU40
 183              		.loc 1 84 34 is_stmt 0 view .LVU41
 184 002c 5C60     		str	r4, [r3, #4]
  85:user/src/mfd_io.c **** 	mosiLowLevelData.nextByteTimestamp = 0;
 185              		.loc 1 85 2 is_stmt 1 view .LVU42
 186              		.loc 1 85 37 is_stmt 0 view .LVU43
 187 002e 9C60     		str	r4, [r3, #8]
  86:user/src/mfd_io.c **** }
 188              		.loc 1 86 1 view .LVU44
 189 0030 10BD     		pop	{r4, pc}
 190              	.L14:
 191 0032 00BF     		.align	2
 192              	.L13:
 193 0034 00000000 		.word	mosiData
 194 0038 00000000 		.word	mosiBuff
 195 003c 00000000 		.word	mosiLowLevelData
 196              		.cfi_endproc
 197              	.LFE834:
 199              		.section	.text.enableMosiDataHandler,"ax",%progbits
 200              		.align	1
 201              		.global	enableMosiDataHandler
 202              		.syntax unified
 203              		.thumb
 204              		.thumb_func
 205              		.fpu softvfp
 207              	enableMosiDataHandler:
 208              	.LVL7:
 209              	.LFB836:
  87:user/src/mfd_io.c **** 
  88:user/src/mfd_io.c **** void mosiDataHandler(void)
  89:user/src/mfd_io.c **** {
  90:user/src/mfd_io.c **** 	uint8_t data = 0;
  91:user/src/mfd_io.c **** 
  92:user/src/mfd_io.c **** 	if (mosiLowLevelData.isEnabled)
  93:user/src/mfd_io.c **** 	{
  94:user/src/mfd_io.c **** 		uint32_t currentTime = getUsDelayTimerValue();
  95:user/src/mfd_io.c **** 
  96:user/src/mfd_io.c **** 		if (mosiLowLevelData.isSendingPacket)
  97:user/src/mfd_io.c **** 		{
  98:user/src/mfd_io.c **** 			if (currentTime >= mosiLowLevelData.nextByteTimestamp) // must be >=, so data is sent if nextByt
  99:user/src/mfd_io.c **** 			{
 100:user/src/mfd_io.c **** 				data = _getPacketByteData(mosiLowLevelData.currentByteNum);
 101:user/src/mfd_io.c **** 				_spiSendData(&data, 1);
 102:user/src/mfd_io.c **** 
 103:user/src/mfd_io.c **** 				mosiLowLevelData.currentByteNum++;
 104:user/src/mfd_io.c **** 				// check if this is the end of a packet?
 105:user/src/mfd_io.c **** 				if (mosiLowLevelData.currentByteNum == DOUT_PACKET_BYTES_NUMBER)
 106:user/src/mfd_io.c **** 				{ // end of a packet
 107:user/src/mfd_io.c **** 					mosiLowLevelData.currentByteNum = 0;
 108:user/src/mfd_io.c **** 					mosiLowLevelData.isSendingPacket = false;
 109:user/src/mfd_io.c **** 					
 110:user/src/mfd_io.c **** 					// if deck info is sending, increment cd index and/or stop sending deck info
 111:user/src/mfd_io.c **** 					if (mosiData.isSendingDeckInfo)
 112:user/src/mfd_io.c **** 					{
 113:user/src/mfd_io.c **** 						if (mosiData.cdIndexCount == 5){
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 40


 114:user/src/mfd_io.c **** 							mosiData.cdIndexCount = 0;
 115:user/src/mfd_io.c **** 							mosiData.isSendingDeckInfo = false;
 116:user/src/mfd_io.c **** 							mosiData.state = CDC_STATE_INITIALIZED;
 117:user/src/mfd_io.c **** 						}
 118:user/src/mfd_io.c **** 						else{
 119:user/src/mfd_io.c **** 							mosiData.cdIndexCount++;
 120:user/src/mfd_io.c **** 						}
 121:user/src/mfd_io.c **** 					}
 122:user/src/mfd_io.c **** 				}
 123:user/src/mfd_io.c **** 				else
 124:user/src/mfd_io.c **** 				{ // more bytes needs to be send in this packet
 125:user/src/mfd_io.c **** 					mosiLowLevelData.nextByteTimestamp = currentTime + DOUT_PACKET_BYTES_DELAY_US;
 126:user/src/mfd_io.c **** 				}
 127:user/src/mfd_io.c **** 			}
 128:user/src/mfd_io.c **** 		}
 129:user/src/mfd_io.c **** 		else
 130:user/src/mfd_io.c **** 		{
 131:user/src/mfd_io.c **** 			// currently not sending packet. Check if we should?
 132:user/src/mfd_io.c **** 			if (currentTime > DOUT_PACKET_DELAY_US)
 133:user/src/mfd_io.c **** 			{
 134:user/src/mfd_io.c **** 				mosiLowLevelData.isSendingPacket = true;
 135:user/src/mfd_io.c **** 				mosiLowLevelData.nextByteTimestamp = 0;
 136:user/src/mfd_io.c **** 				mosiLowLevelData.currentByteNum = 0;
 137:user/src/mfd_io.c **** 
 138:user/src/mfd_io.c **** 				// only change mode if something is in buffer, otherwise left unchanged
 139:user/src/mfd_io.c **** 				if (ring_buffer_size(&mosiBuff) > 0)
 140:user/src/mfd_io.c **** 				{
 141:user/src/mfd_io.c **** 					ring_buffer_get(&mosiBuff, &data, 1);
 142:user/src/mfd_io.c **** 					mosiData.mode = (cdcMode_t) data;
 143:user/src/mfd_io.c **** 				}
 144:user/src/mfd_io.c **** 				
 145:user/src/mfd_io.c **** 				resetUsDelayTimer();
 146:user/src/mfd_io.c **** 				// return immediately and send first byte of a packet on this function next entry
 147:user/src/mfd_io.c **** 			}
 148:user/src/mfd_io.c **** 		}
 149:user/src/mfd_io.c **** 	}
 150:user/src/mfd_io.c **** }
 151:user/src/mfd_io.c **** 
 152:user/src/mfd_io.c **** void enableMosiDataHandler(bool state)
 153:user/src/mfd_io.c **** {
 210              		.loc 1 153 1 is_stmt 1 view -0
 211              		.cfi_startproc
 212              		@ args = 0, pretend = 0, frame = 0
 213              		@ frame_needed = 0, uses_anonymous_args = 0
 214              		.loc 1 153 1 is_stmt 0 view .LVU46
 215 0000 08B5     		push	{r3, lr}
 216              	.LCFI3:
 217              		.cfi_def_cfa_offset 8
 218              		.cfi_offset 3, -8
 219              		.cfi_offset 14, -4
 154:user/src/mfd_io.c **** 	if (state)
 220              		.loc 1 154 2 is_stmt 1 view .LVU47
 221              		.loc 1 154 5 is_stmt 0 view .LVU48
 222 0002 50B1     		cbz	r0, .L16
 155:user/src/mfd_io.c **** 	{
 156:user/src/mfd_io.c **** 		initMosiData();
 223              		.loc 1 156 3 is_stmt 1 view .LVU49
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 41


 224 0004 FFF7FEFF 		bl	initMosiData
 225              	.LVL8:
 157:user/src/mfd_io.c **** 
 158:user/src/mfd_io.c **** 		mosiLowLevelData.isEnabled = true;
 226              		.loc 1 158 3 view .LVU50
 227              		.loc 1 158 30 is_stmt 0 view .LVU51
 228 0008 074B     		ldr	r3, .L19
 229 000a 0122     		movs	r2, #1
 230 000c 1A70     		strb	r2, [r3]
 159:user/src/mfd_io.c **** 		mosiLowLevelData.isSendingPacket = false;
 231              		.loc 1 159 3 is_stmt 1 view .LVU52
 232              		.loc 1 159 36 is_stmt 0 view .LVU53
 233 000e 0022     		movs	r2, #0
 234 0010 5A70     		strb	r2, [r3, #1]
 160:user/src/mfd_io.c **** 		mosiLowLevelData.currentByteNum = 0;
 235              		.loc 1 160 3 is_stmt 1 view .LVU54
 236              		.loc 1 160 35 is_stmt 0 view .LVU55
 237 0012 5A60     		str	r2, [r3, #4]
 161:user/src/mfd_io.c **** 
 162:user/src/mfd_io.c **** 		startUsDelayTimer();
 238              		.loc 1 162 3 is_stmt 1 view .LVU56
 239 0014 FFF7FEFF 		bl	startUsDelayTimer
 240              	.LVL9:
 241              	.L15:
 163:user/src/mfd_io.c **** 	}
 164:user/src/mfd_io.c **** 	else
 165:user/src/mfd_io.c **** 	{
 166:user/src/mfd_io.c **** 		mosiLowLevelData.isEnabled = false;
 167:user/src/mfd_io.c **** 		stopUsDelayTimer();
 168:user/src/mfd_io.c **** 	}
 169:user/src/mfd_io.c **** }
 242              		.loc 1 169 1 is_stmt 0 view .LVU57
 243 0018 08BD     		pop	{r3, pc}
 244              	.LVL10:
 245              	.L16:
 166:user/src/mfd_io.c **** 		stopUsDelayTimer();
 246              		.loc 1 166 3 is_stmt 1 view .LVU58
 166:user/src/mfd_io.c **** 		stopUsDelayTimer();
 247              		.loc 1 166 30 is_stmt 0 view .LVU59
 248 001a 034B     		ldr	r3, .L19
 249 001c 0022     		movs	r2, #0
 250 001e 1A70     		strb	r2, [r3]
 167:user/src/mfd_io.c **** 	}
 251              		.loc 1 167 3 is_stmt 1 view .LVU60
 252 0020 FFF7FEFF 		bl	stopUsDelayTimer
 253              	.LVL11:
 254              		.loc 1 169 1 is_stmt 0 view .LVU61
 255 0024 F8E7     		b	.L15
 256              	.L20:
 257 0026 00BF     		.align	2
 258              	.L19:
 259 0028 00000000 		.word	mosiLowLevelData
 260              		.cfi_endproc
 261              	.LFE836:
 263              		.section	.text._getCdNumber,"ax",%progbits
 264              		.align	1
 265              		.global	_getCdNumber
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 42


 266              		.syntax unified
 267              		.thumb
 268              		.thumb_func
 269              		.fpu softvfp
 271              	_getCdNumber:
 272              	.LFB838:
 170:user/src/mfd_io.c **** 
 171:user/src/mfd_io.c **** uint8_t _getPacketByteData(uint8_t byteNum)
 172:user/src/mfd_io.c **** {
 173:user/src/mfd_io.c **** 	uint8_t dataOut = 0xFF;
 174:user/src/mfd_io.c **** 
 175:user/src/mfd_io.c **** 	switch(byteNum)
 176:user/src/mfd_io.c **** 	{
 177:user/src/mfd_io.c **** 		case DOUT_BYTE_MODE_INDEX:
 178:user/src/mfd_io.c **** 			dataOut = mosiData.mode;	
 179:user/src/mfd_io.c **** 			break;
 180:user/src/mfd_io.c **** 
 181:user/src/mfd_io.c **** 		case DOUT_BYTE_CD_INDEX:
 182:user/src/mfd_io.c **** 			dataOut = _getCdNumber();
 183:user/src/mfd_io.c **** 			break;
 184:user/src/mfd_io.c **** 
 185:user/src/mfd_io.c **** 		case DOUT_BYTE_TRACK_INDEX:
 186:user/src/mfd_io.c **** 			dataOut = _getTrackNumber();
 187:user/src/mfd_io.c **** 			break;
 188:user/src/mfd_io.c **** 
 189:user/src/mfd_io.c **** 		case DOUT_BYTE_TIME_MSB_INDEX:
 190:user/src/mfd_io.c **** 			dataOut = _getTimeMsbNumber();
 191:user/src/mfd_io.c **** 			break;
 192:user/src/mfd_io.c **** 
 193:user/src/mfd_io.c **** 		case DOUT_BYTE_TIME_LSB_INDEX:
 194:user/src/mfd_io.c **** 			dataOut = _getTimeLsbNumber();
 195:user/src/mfd_io.c **** 			break;
 196:user/src/mfd_io.c **** 
 197:user/src/mfd_io.c **** 		case DOUT_BYTE_FRAME_1_INDEX:
 198:user/src/mfd_io.c **** 			dataOut = _getFrame1Number();
 199:user/src/mfd_io.c **** 			break;
 200:user/src/mfd_io.c **** 
 201:user/src/mfd_io.c **** 		case DOUT_BYTE_FRAME_2_INDEX:
 202:user/src/mfd_io.c **** 			dataOut = mosiData.state;
 203:user/src/mfd_io.c **** 			break;
 204:user/src/mfd_io.c **** 
 205:user/src/mfd_io.c **** 		case DOUT_BYTE_FRAME_3_INDEX:
 206:user/src/mfd_io.c **** 			// byte 0 and 7 (last) are always related
 207:user/src/mfd_io.c **** 			dataOut = mosiData.mode | 0x0C;
 208:user/src/mfd_io.c **** 			break;
 209:user/src/mfd_io.c **** 
 210:user/src/mfd_io.c **** 		default:
 211:user/src/mfd_io.c **** 			break;
 212:user/src/mfd_io.c **** 	}
 213:user/src/mfd_io.c **** 
 214:user/src/mfd_io.c **** 	return dataOut;
 215:user/src/mfd_io.c **** }
 216:user/src/mfd_io.c **** 
 217:user/src/mfd_io.c **** uint8_t _getCdNumber(void)
 218:user/src/mfd_io.c **** {
 273              		.loc 1 218 1 is_stmt 1 view -0
 274              		.cfi_startproc
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 43


 275              		@ args = 0, pretend = 0, frame = 0
 276              		@ frame_needed = 0, uses_anonymous_args = 0
 277              		@ link register save eliminated.
 219:user/src/mfd_io.c **** 	uint8_t dataOut = 0xFF - CDC_DISPLAY_ENABLED_CD;
 278              		.loc 1 219 2 view .LVU63
 279              	.LVL12:
 220:user/src/mfd_io.c **** 
 221:user/src/mfd_io.c **** 	if (mosiData.isSendingDeckInfo)
 280              		.loc 1 221 2 view .LVU64
 281              		.loc 1 221 14 is_stmt 0 view .LVU65
 282 0000 074B     		ldr	r3, .L26
 283 0002 DB79     		ldrb	r3, [r3, #7]	@ zero_extendqisi2
 284              		.loc 1 221 5 view .LVU66
 285 0004 53B1     		cbz	r3, .L24
 222:user/src/mfd_io.c **** 	{
 223:user/src/mfd_io.c **** 		dataOut = 0x6F;
 286              		.loc 1 223 3 is_stmt 1 view .LVU67
 287              	.LVL13:
 224:user/src/mfd_io.c **** 		if(mosiData.cdIndexCount == (CDC_DISPLAY_ENABLED_CD-1))
 288              		.loc 1 224 3 view .LVU68
 289              		.loc 1 224 14 is_stmt 0 view .LVU69
 290 0006 064B     		ldr	r3, .L26
 291 0008 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 292              		.loc 1 224 5 view .LVU70
 293 000a 2BB1     		cbz	r3, .L25
 223:user/src/mfd_io.c **** 		if(mosiData.cdIndexCount == (CDC_DISPLAY_ENABLED_CD-1))
 294              		.loc 1 223 11 view .LVU71
 295 000c 6F20     		movs	r0, #111
 296              	.L23:
 297              	.LVL14:
 225:user/src/mfd_io.c **** 		{
 226:user/src/mfd_io.c **** 			dataOut &= 0xBF; // 6 bit = 0 to enable chosen CD: ~(1 << 6)
 227:user/src/mfd_io.c **** 		}
 228:user/src/mfd_io.c **** 		dataOut -= (mosiData.cdIndexCount + 1);
 298              		.loc 1 228 3 is_stmt 1 view .LVU72
 299              		.loc 1 228 11 is_stmt 0 view .LVU73
 300 000e C01A     		subs	r0, r0, r3
 301              	.LVL15:
 302              		.loc 1 228 11 view .LVU74
 303 0010 C0B2     		uxtb	r0, r0
 304 0012 0138     		subs	r0, r0, #1
 305 0014 C0B2     		uxtb	r0, r0
 306              	.LVL16:
 307              		.loc 1 228 11 view .LVU75
 308 0016 7047     		bx	lr
 309              	.LVL17:
 310              	.L25:
 226:user/src/mfd_io.c **** 		}
 311              		.loc 1 226 12 view .LVU76
 312 0018 2F20     		movs	r0, #47
 313 001a F8E7     		b	.L23
 314              	.LVL18:
 315              	.L24:
 219:user/src/mfd_io.c **** 
 316              		.loc 1 219 10 view .LVU77
 317 001c FE20     		movs	r0, #254
 318              	.LVL19:
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 44


 229:user/src/mfd_io.c **** 	}
 230:user/src/mfd_io.c **** 	
 231:user/src/mfd_io.c **** 	return dataOut;
 319              		.loc 1 231 2 is_stmt 1 view .LVU78
 232:user/src/mfd_io.c **** }
 320              		.loc 1 232 1 is_stmt 0 view .LVU79
 321 001e 7047     		bx	lr
 322              	.L27:
 323              		.align	2
 324              	.L26:
 325 0020 00000000 		.word	mosiData
 326              		.cfi_endproc
 327              	.LFE838:
 329              		.section	.text._getTrackNumber,"ax",%progbits
 330              		.align	1
 331              		.global	_getTrackNumber
 332              		.syntax unified
 333              		.thumb
 334              		.thumb_func
 335              		.fpu softvfp
 337              	_getTrackNumber:
 338              	.LFB839:
 233:user/src/mfd_io.c **** 
 234:user/src/mfd_io.c **** uint8_t _getTrackNumber(void)
 235:user/src/mfd_io.c **** {
 339              		.loc 1 235 1 is_stmt 1 view -0
 340              		.cfi_startproc
 341              		@ args = 0, pretend = 0, frame = 0
 342              		@ frame_needed = 0, uses_anonymous_args = 0
 343              		@ link register save eliminated.
 236:user/src/mfd_io.c **** 	uint8_t dataOut = 0xFF - CDC_DISPLAY_TRACK_NUMBER;
 344              		.loc 1 236 2 view .LVU81
 345              	.LVL20:
 237:user/src/mfd_io.c **** 
 238:user/src/mfd_io.c **** 	if (mosiData.isSendingDeckInfo)
 346              		.loc 1 238 2 view .LVU82
 347              		.loc 1 238 14 is_stmt 0 view .LVU83
 348 0000 054B     		ldr	r3, .L33
 349 0002 DB79     		ldrb	r3, [r3, #7]	@ zero_extendqisi2
 350              		.loc 1 238 5 view .LVU84
 351 0004 33B1     		cbz	r3, .L30
 239:user/src/mfd_io.c **** 	{
 240:user/src/mfd_io.c **** 		if (mosiData.cdIndexCount == (CDC_DISPLAY_ENABLED_CD - 1))
 352              		.loc 1 240 3 is_stmt 1 view .LVU85
 353              		.loc 1 240 15 is_stmt 0 view .LVU86
 354 0006 044B     		ldr	r3, .L33
 355 0008 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 356              		.loc 1 240 6 view .LVU87
 357 000a 0BB1     		cbz	r3, .L32
 241:user/src/mfd_io.c **** 		{
 242:user/src/mfd_io.c **** 			dataOut = 0xCC;	
 243:user/src/mfd_io.c **** 		}
 244:user/src/mfd_io.c **** 		else
 245:user/src/mfd_io.c **** 		{
 246:user/src/mfd_io.c **** 			dataOut = 0x00;
 358              		.loc 1 246 12 view .LVU88
 359 000c 0020     		movs	r0, #0
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 45


 360              	.LVL21:
 247:user/src/mfd_io.c **** 		}
 248:user/src/mfd_io.c **** 	}
 249:user/src/mfd_io.c **** 
 250:user/src/mfd_io.c **** 	return dataOut;
 361              		.loc 1 250 2 is_stmt 1 view .LVU89
 251:user/src/mfd_io.c **** }
 362              		.loc 1 251 1 is_stmt 0 view .LVU90
 363 000e 7047     		bx	lr
 364              	.LVL22:
 365              	.L32:
 242:user/src/mfd_io.c **** 		}
 366              		.loc 1 242 12 view .LVU91
 367 0010 CC20     		movs	r0, #204
 368 0012 7047     		bx	lr
 369              	.L30:
 236:user/src/mfd_io.c **** 
 370              		.loc 1 236 10 view .LVU92
 371 0014 BD20     		movs	r0, #189
 372 0016 7047     		bx	lr
 373              	.L34:
 374              		.align	2
 375              	.L33:
 376 0018 00000000 		.word	mosiData
 377              		.cfi_endproc
 378              	.LFE839:
 380              		.section	.text._getTimeMsbNumber,"ax",%progbits
 381              		.align	1
 382              		.global	_getTimeMsbNumber
 383              		.syntax unified
 384              		.thumb
 385              		.thumb_func
 386              		.fpu softvfp
 388              	_getTimeMsbNumber:
 389              	.LFB840:
 252:user/src/mfd_io.c **** 
 253:user/src/mfd_io.c **** uint8_t _getTimeMsbNumber(void)
 254:user/src/mfd_io.c **** {
 390              		.loc 1 254 1 is_stmt 1 view -0
 391              		.cfi_startproc
 392              		@ args = 0, pretend = 0, frame = 0
 393              		@ frame_needed = 0, uses_anonymous_args = 0
 394              		@ link register save eliminated.
 255:user/src/mfd_io.c **** 	uint8_t dataOut = 0xFF - CDC_DISPLAY_TIME_MIN;
 395              		.loc 1 255 2 view .LVU94
 396              	.LVL23:
 256:user/src/mfd_io.c **** 
 257:user/src/mfd_io.c **** 	if (mosiData.isSendingDeckInfo)
 397              		.loc 1 257 2 view .LVU95
 398              		.loc 1 257 14 is_stmt 0 view .LVU96
 399 0000 054B     		ldr	r3, .L39
 400 0002 DB79     		ldrb	r3, [r3, #7]	@ zero_extendqisi2
 401              		.loc 1 257 5 view .LVU97
 402 0004 23B1     		cbz	r3, .L37
 258:user/src/mfd_io.c **** 	{
 259:user/src/mfd_io.c **** 		if (mosiData.cdIndexCount == (CDC_DISPLAY_ENABLED_CD - 1))
 403              		.loc 1 259 3 is_stmt 1 view .LVU98
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 46


 404              		.loc 1 259 15 is_stmt 0 view .LVU99
 405 0006 044B     		ldr	r3, .L39
 406 0008 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 407              		.loc 1 259 6 view .LVU100
 408 000a 1BB9     		cbnz	r3, .L38
 260:user/src/mfd_io.c **** 		{
 261:user/src/mfd_io.c **** 			dataOut = 0xCC;	
 409              		.loc 1 261 12 view .LVU101
 410 000c CC20     		movs	r0, #204
 411 000e 7047     		bx	lr
 412              	.L37:
 255:user/src/mfd_io.c **** 
 413              		.loc 1 255 10 view .LVU102
 414 0010 DD20     		movs	r0, #221
 415 0012 7047     		bx	lr
 416              	.L38:
 262:user/src/mfd_io.c **** 		}
 263:user/src/mfd_io.c **** 		else
 264:user/src/mfd_io.c **** 		{
 265:user/src/mfd_io.c **** 			dataOut = 0xFF;	
 417              		.loc 1 265 12 view .LVU103
 418 0014 FF20     		movs	r0, #255
 419              	.LVL24:
 266:user/src/mfd_io.c **** 		}
 267:user/src/mfd_io.c **** 	}
 268:user/src/mfd_io.c **** 	
 269:user/src/mfd_io.c **** 	return dataOut;
 420              		.loc 1 269 2 is_stmt 1 view .LVU104
 270:user/src/mfd_io.c **** }
 421              		.loc 1 270 1 is_stmt 0 view .LVU105
 422 0016 7047     		bx	lr
 423              	.L40:
 424              		.align	2
 425              	.L39:
 426 0018 00000000 		.word	mosiData
 427              		.cfi_endproc
 428              	.LFE840:
 430              		.section	.text._getTimeLsbNumber,"ax",%progbits
 431              		.align	1
 432              		.global	_getTimeLsbNumber
 433              		.syntax unified
 434              		.thumb
 435              		.thumb_func
 436              		.fpu softvfp
 438              	_getTimeLsbNumber:
 439              	.LFB841:
 271:user/src/mfd_io.c **** 
 272:user/src/mfd_io.c **** uint8_t _getTimeLsbNumber(void)
 273:user/src/mfd_io.c **** {
 440              		.loc 1 273 1 is_stmt 1 view -0
 441              		.cfi_startproc
 442              		@ args = 0, pretend = 0, frame = 0
 443              		@ frame_needed = 0, uses_anonymous_args = 0
 444              		@ link register save eliminated.
 274:user/src/mfd_io.c **** 	uint8_t dataOut = 0xFF - CDC_DISPLAY_TIME_SEC;
 445              		.loc 1 274 2 view .LVU107
 446              	.LVL25:
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 47


 275:user/src/mfd_io.c **** 
 276:user/src/mfd_io.c **** 	if (mosiData.isSendingDeckInfo)
 447              		.loc 1 276 2 view .LVU108
 448              		.loc 1 276 14 is_stmt 0 view .LVU109
 449 0000 054B     		ldr	r3, .L45
 450 0002 DB79     		ldrb	r3, [r3, #7]	@ zero_extendqisi2
 451              		.loc 1 276 5 view .LVU110
 452 0004 23B1     		cbz	r3, .L43
 277:user/src/mfd_io.c **** 	{
 278:user/src/mfd_io.c **** 		if (mosiData.cdIndexCount == (CDC_DISPLAY_ENABLED_CD - 1))
 453              		.loc 1 278 3 is_stmt 1 view .LVU111
 454              		.loc 1 278 15 is_stmt 0 view .LVU112
 455 0006 044B     		ldr	r3, .L45
 456 0008 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 457              		.loc 1 278 6 view .LVU113
 458 000a 1BB9     		cbnz	r3, .L44
 279:user/src/mfd_io.c **** 		{
 280:user/src/mfd_io.c **** 			dataOut = 0x86;	
 459              		.loc 1 280 12 view .LVU114
 460 000c 8620     		movs	r0, #134
 461 000e 7047     		bx	lr
 462              	.L43:
 274:user/src/mfd_io.c **** 
 463              		.loc 1 274 10 view .LVU115
 464 0010 F720     		movs	r0, #247
 465 0012 7047     		bx	lr
 466              	.L44:
 281:user/src/mfd_io.c **** 		}
 282:user/src/mfd_io.c **** 		else
 283:user/src/mfd_io.c **** 		{
 284:user/src/mfd_io.c **** 			dataOut = 0xFF;	
 467              		.loc 1 284 12 view .LVU116
 468 0014 FF20     		movs	r0, #255
 469              	.LVL26:
 285:user/src/mfd_io.c **** 		}
 286:user/src/mfd_io.c **** 	}
 287:user/src/mfd_io.c **** 	
 288:user/src/mfd_io.c **** 	return dataOut;
 470              		.loc 1 288 2 is_stmt 1 view .LVU117
 289:user/src/mfd_io.c **** }
 471              		.loc 1 289 1 is_stmt 0 view .LVU118
 472 0016 7047     		bx	lr
 473              	.L46:
 474              		.align	2
 475              	.L45:
 476 0018 00000000 		.word	mosiData
 477              		.cfi_endproc
 478              	.LFE841:
 480              		.section	.text._getFrame1Number,"ax",%progbits
 481              		.align	1
 482              		.global	_getFrame1Number
 483              		.syntax unified
 484              		.thumb
 485              		.thumb_func
 486              		.fpu softvfp
 488              	_getFrame1Number:
 489              	.LFB842:
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 48


 290:user/src/mfd_io.c **** 
 291:user/src/mfd_io.c **** 
 292:user/src/mfd_io.c **** uint8_t _getFrame1Number(void)
 293:user/src/mfd_io.c **** {
 490              		.loc 1 293 1 is_stmt 1 view -0
 491              		.cfi_startproc
 492              		@ args = 0, pretend = 0, frame = 0
 493              		@ frame_needed = 0, uses_anonymous_args = 0
 494              		@ link register save eliminated.
 294:user/src/mfd_io.c **** 	uint8_t dataOut = 0xFF;
 495              		.loc 1 294 2 view .LVU120
 496              	.LVL27:
 295:user/src/mfd_io.c **** 
 296:user/src/mfd_io.c **** 	if (mosiData.isSendingDeckInfo && (mosiData.cdIndexCount == (CDC_DISPLAY_ENABLED_CD-1)))
 497              		.loc 1 296 2 view .LVU121
 498              		.loc 1 296 14 is_stmt 0 view .LVU122
 499 0000 054B     		ldr	r3, .L51
 500 0002 DB79     		ldrb	r3, [r3, #7]	@ zero_extendqisi2
 501              		.loc 1 296 5 view .LVU123
 502 0004 23B1     		cbz	r3, .L49
 503              		.loc 1 296 45 discriminator 1 view .LVU124
 504 0006 044B     		ldr	r3, .L51
 505 0008 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 506              		.loc 1 296 33 discriminator 1 view .LVU125
 507 000a 1BB1     		cbz	r3, .L50
 294:user/src/mfd_io.c **** 	uint8_t dataOut = 0xFF;
 508              		.loc 1 294 10 view .LVU126
 509 000c FF20     		movs	r0, #255
 510 000e 7047     		bx	lr
 511              	.L49:
 512 0010 FF20     		movs	r0, #255
 513 0012 7047     		bx	lr
 514              	.L50:
 297:user/src/mfd_io.c **** 	{
 298:user/src/mfd_io.c **** 		dataOut = 0xB7;
 515              		.loc 1 298 11 view .LVU127
 516 0014 B720     		movs	r0, #183
 517              	.LVL28:
 299:user/src/mfd_io.c **** 	}
 300:user/src/mfd_io.c **** 	
 301:user/src/mfd_io.c **** 	return dataOut;
 518              		.loc 1 301 2 is_stmt 1 view .LVU128
 302:user/src/mfd_io.c **** }
 519              		.loc 1 302 1 is_stmt 0 view .LVU129
 520 0016 7047     		bx	lr
 521              	.L52:
 522              		.align	2
 523              	.L51:
 524 0018 00000000 		.word	mosiData
 525              		.cfi_endproc
 526              	.LFE842:
 528              		.section	.text._getPacketByteData,"ax",%progbits
 529              		.align	1
 530              		.global	_getPacketByteData
 531              		.syntax unified
 532              		.thumb
 533              		.thumb_func
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 49


 534              		.fpu softvfp
 536              	_getPacketByteData:
 537              	.LVL29:
 538              	.LFB837:
 172:user/src/mfd_io.c **** 	uint8_t dataOut = 0xFF;
 539              		.loc 1 172 1 is_stmt 1 view -0
 540              		.cfi_startproc
 541              		@ args = 0, pretend = 0, frame = 0
 542              		@ frame_needed = 0, uses_anonymous_args = 0
 172:user/src/mfd_io.c **** 	uint8_t dataOut = 0xFF;
 543              		.loc 1 172 1 is_stmt 0 view .LVU131
 544 0000 08B5     		push	{r3, lr}
 545              	.LCFI4:
 546              		.cfi_def_cfa_offset 8
 547              		.cfi_offset 3, -8
 548              		.cfi_offset 14, -4
 173:user/src/mfd_io.c **** 
 549              		.loc 1 173 2 is_stmt 1 view .LVU132
 550              	.LVL30:
 175:user/src/mfd_io.c **** 	{
 551              		.loc 1 175 2 view .LVU133
 552 0002 0728     		cmp	r0, #7
 553 0004 1FD8     		bhi	.L64
 554 0006 DFE800F0 		tbb	[pc, r0]
 555              	.L56:
 556 000a 04       		.byte	(.L63-.L56)/2
 557 000b 07       		.byte	(.L62-.L56)/2
 558 000c 0A       		.byte	(.L61-.L56)/2
 559 000d 0D       		.byte	(.L60-.L56)/2
 560 000e 10       		.byte	(.L59-.L56)/2
 561 000f 13       		.byte	(.L58-.L56)/2
 562 0010 16       		.byte	(.L57-.L56)/2
 563 0011 19       		.byte	(.L55-.L56)/2
 564              		.p2align 1
 565              	.L63:
 178:user/src/mfd_io.c **** 			break;
 566              		.loc 1 178 4 view .LVU134
 178:user/src/mfd_io.c **** 			break;
 567              		.loc 1 178 12 is_stmt 0 view .LVU135
 568 0012 0E4B     		ldr	r3, .L66
 569 0014 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 570              	.LVL31:
 179:user/src/mfd_io.c **** 
 571              		.loc 1 179 4 is_stmt 1 view .LVU136
 572              	.L54:
 214:user/src/mfd_io.c **** }
 573              		.loc 1 214 2 view .LVU137
 215:user/src/mfd_io.c **** 
 574              		.loc 1 215 1 is_stmt 0 view .LVU138
 575 0016 08BD     		pop	{r3, pc}
 576              	.LVL32:
 577              	.L62:
 182:user/src/mfd_io.c **** 			break;
 578              		.loc 1 182 4 is_stmt 1 view .LVU139
 182:user/src/mfd_io.c **** 			break;
 579              		.loc 1 182 14 is_stmt 0 view .LVU140
 580 0018 FFF7FEFF 		bl	_getCdNumber
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 50


 581              	.LVL33:
 183:user/src/mfd_io.c **** 
 582              		.loc 1 183 4 is_stmt 1 view .LVU141
 583 001c FBE7     		b	.L54
 584              	.LVL34:
 585              	.L61:
 186:user/src/mfd_io.c **** 			break;
 586              		.loc 1 186 4 view .LVU142
 186:user/src/mfd_io.c **** 			break;
 587              		.loc 1 186 14 is_stmt 0 view .LVU143
 588 001e FFF7FEFF 		bl	_getTrackNumber
 589              	.LVL35:
 187:user/src/mfd_io.c **** 
 590              		.loc 1 187 4 is_stmt 1 view .LVU144
 591 0022 F8E7     		b	.L54
 592              	.LVL36:
 593              	.L60:
 190:user/src/mfd_io.c **** 			break;
 594              		.loc 1 190 4 view .LVU145
 190:user/src/mfd_io.c **** 			break;
 595              		.loc 1 190 14 is_stmt 0 view .LVU146
 596 0024 FFF7FEFF 		bl	_getTimeMsbNumber
 597              	.LVL37:
 191:user/src/mfd_io.c **** 
 598              		.loc 1 191 4 is_stmt 1 view .LVU147
 599 0028 F5E7     		b	.L54
 600              	.LVL38:
 601              	.L59:
 194:user/src/mfd_io.c **** 			break;
 602              		.loc 1 194 4 view .LVU148
 194:user/src/mfd_io.c **** 			break;
 603              		.loc 1 194 14 is_stmt 0 view .LVU149
 604 002a FFF7FEFF 		bl	_getTimeLsbNumber
 605              	.LVL39:
 195:user/src/mfd_io.c **** 
 606              		.loc 1 195 4 is_stmt 1 view .LVU150
 607 002e F2E7     		b	.L54
 608              	.LVL40:
 609              	.L58:
 198:user/src/mfd_io.c **** 			break;
 610              		.loc 1 198 4 view .LVU151
 198:user/src/mfd_io.c **** 			break;
 611              		.loc 1 198 14 is_stmt 0 view .LVU152
 612 0030 FFF7FEFF 		bl	_getFrame1Number
 613              	.LVL41:
 199:user/src/mfd_io.c **** 
 614              		.loc 1 199 4 is_stmt 1 view .LVU153
 615 0034 EFE7     		b	.L54
 616              	.LVL42:
 617              	.L57:
 202:user/src/mfd_io.c **** 			break;
 618              		.loc 1 202 4 view .LVU154
 202:user/src/mfd_io.c **** 			break;
 619              		.loc 1 202 12 is_stmt 0 view .LVU155
 620 0036 054B     		ldr	r3, .L66
 621 0038 9879     		ldrb	r0, [r3, #6]	@ zero_extendqisi2
 622              	.LVL43:
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 51


 203:user/src/mfd_io.c **** 
 623              		.loc 1 203 4 is_stmt 1 view .LVU156
 624 003a ECE7     		b	.L54
 625              	.LVL44:
 626              	.L55:
 207:user/src/mfd_io.c **** 			break;
 627              		.loc 1 207 4 view .LVU157
 207:user/src/mfd_io.c **** 			break;
 628              		.loc 1 207 22 is_stmt 0 view .LVU158
 629 003c 034B     		ldr	r3, .L66
 630 003e 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 631              	.LVL45:
 207:user/src/mfd_io.c **** 			break;
 632              		.loc 1 207 12 view .LVU159
 633 0040 40F00C00 		orr	r0, r0, #12
 634              	.LVL46:
 208:user/src/mfd_io.c **** 
 635              		.loc 1 208 4 is_stmt 1 view .LVU160
 636 0044 E7E7     		b	.L54
 637              	.LVL47:
 638              	.L64:
 173:user/src/mfd_io.c **** 
 639              		.loc 1 173 10 is_stmt 0 view .LVU161
 640 0046 FF20     		movs	r0, #255
 641              	.LVL48:
 173:user/src/mfd_io.c **** 
 642              		.loc 1 173 10 view .LVU162
 643 0048 E5E7     		b	.L54
 644              	.L67:
 645 004a 00BF     		.align	2
 646              	.L66:
 647 004c 00000000 		.word	mosiData
 648              		.cfi_endproc
 649              	.LFE837:
 651              		.section	.text._spiSendData,"ax",%progbits
 652              		.align	1
 653              		.global	_spiSendData
 654              		.syntax unified
 655              		.thumb
 656              		.thumb_func
 657              		.fpu softvfp
 659              	_spiSendData:
 660              	.LVL49:
 661              	.LFB843:
 303:user/src/mfd_io.c **** 
 304:user/src/mfd_io.c **** void _spiSendData(uint8_t *data, uint8_t size)
 305:user/src/mfd_io.c **** {
 662              		.loc 1 305 1 is_stmt 1 view -0
 663              		.cfi_startproc
 664              		@ args = 0, pretend = 0, frame = 0
 665              		@ frame_needed = 0, uses_anonymous_args = 0
 666              		@ link register save eliminated.
 306:user/src/mfd_io.c **** 	uint8_t currentByte;
 667              		.loc 1 306 2 view .LVU164
 307:user/src/mfd_io.c **** 
 308:user/src/mfd_io.c **** 	for (currentByte = 0; currentByte < size; currentByte++)
 668              		.loc 1 308 2 view .LVU165
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 52


 669              		.loc 1 308 19 is_stmt 0 view .LVU166
 670 0000 0023     		movs	r3, #0
 671              	.LVL50:
 672              		.loc 1 308 2 view .LVU167
 673 0002 8B42     		cmp	r3, r1
 674 0004 13D2     		bcs	.L75
 305:user/src/mfd_io.c **** 	uint8_t currentByte;
 675              		.loc 1 305 1 view .LVU168
 676 0006 10B4     		push	{r4}
 677              	.LCFI5:
 678              		.cfi_def_cfa_offset 4
 679              		.cfi_offset 4, -4
 680              	.L70:
 309:user/src/mfd_io.c **** 	{
 310:user/src/mfd_io.c **** 		while (!LL_SPI_IsActiveFlag_TXE(SPI_DRIVER))
 311:user/src/mfd_io.c **** 		{
 312:user/src/mfd_io.c **** 		}
 681              		.loc 1 312 3 is_stmt 1 discriminator 1 view .LVU169
 682              	.LVL51:
 683              	.LBB20:
 684              	.LBI20:
 304:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** }
 305:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
 306:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /**
 307:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @brief  Disable SPI peripheral
 308:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @note   When disabling the SPI, follow the procedure described in the Reference Manual.
 309:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @rmtoll CR1          SPE           LL_SPI_Disable
 310:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @param  SPIx SPI Instance
 311:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @retval None
 312:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 313:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** __STATIC_INLINE void LL_SPI_Disable(SPI_TypeDef *SPIx)
 314:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** {
 315:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   CLEAR_BIT(SPIx->CR1, SPI_CR1_SPE);
 316:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** }
 317:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
 318:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /**
 319:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @brief  Check if SPI peripheral is enabled
 320:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @rmtoll CR1          SPE           LL_SPI_IsEnabled
 321:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @param  SPIx SPI Instance
 322:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @retval State of bit (1 or 0).
 323:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 324:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** __STATIC_INLINE uint32_t LL_SPI_IsEnabled(SPI_TypeDef *SPIx)
 325:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** {
 326:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 327:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** }
 328:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
 329:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /**
 330:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @brief  Set SPI operation mode to Master or Slave
 331:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @note   This bit should not be changed when communication is ongoing.
 332:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @rmtoll CR1          MSTR          LL_SPI_SetMode\n
 333:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   *         CR1          SSI           LL_SPI_SetMode
 334:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @param  SPIx SPI Instance
 335:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @param  Mode This parameter can be one of the following values:
 336:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   *         @arg @ref LL_SPI_MODE_MASTER
 337:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   *         @arg @ref LL_SPI_MODE_SLAVE
 338:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @retval None
 339:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 53


 340:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** __STATIC_INLINE void LL_SPI_SetMode(SPI_TypeDef *SPIx, uint32_t Mode)
 341:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** {
 342:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   MODIFY_REG(SPIx->CR1, SPI_CR1_MSTR | SPI_CR1_SSI, Mode);
 343:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** }
 344:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
 345:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /**
 346:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @brief  Get SPI operation mode (Master or Slave)
 347:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @rmtoll CR1          MSTR          LL_SPI_GetMode\n
 348:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   *         CR1          SSI           LL_SPI_GetMode
 349:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @param  SPIx SPI Instance
 350:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @retval Returned value can be one of the following values:
 351:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   *         @arg @ref LL_SPI_MODE_MASTER
 352:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   *         @arg @ref LL_SPI_MODE_SLAVE
 353:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 354:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** __STATIC_INLINE uint32_t LL_SPI_GetMode(SPI_TypeDef *SPIx)
 355:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** {
 356:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   return (uint32_t)(READ_BIT(SPIx->CR1, SPI_CR1_MSTR | SPI_CR1_SSI));
 357:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** }
 358:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
 359:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** #if defined(SPI_CR2_FRF)
 360:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /**
 361:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @brief  Set serial protocol used. TI Mode not supported for Category 1 and 2.
 362:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @note   This bit should be written only when SPI is disabled (SPE = 0) for correct operation.
 363:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @rmtoll CR2          FRF           LL_SPI_SetStandard
 364:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @param  SPIx SPI Instance
 365:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @param  Standard This parameter can be one of the following values:
 366:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   *         @arg @ref LL_SPI_PROTOCOL_MOTOROLA
 367:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   *         @arg @ref LL_SPI_PROTOCOL_TI
 368:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @retval None
 369:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 370:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** __STATIC_INLINE void LL_SPI_SetStandard(SPI_TypeDef *SPIx, uint32_t Standard)
 371:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** {
 372:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 373:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** }
 374:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
 375:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /**
 376:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @brief  Get serial protocol used
 377:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @rmtoll CR2          FRF           LL_SPI_GetStandard
 378:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @param  SPIx SPI Instance
 379:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @retval Returned value can be one of the following values:
 380:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   *         @arg @ref LL_SPI_PROTOCOL_MOTOROLA
 381:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   *         @arg @ref LL_SPI_PROTOCOL_TI
 382:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 383:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** __STATIC_INLINE uint32_t LL_SPI_GetStandard(SPI_TypeDef *SPIx)
 384:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** {
 385:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   return (uint32_t)(READ_BIT(SPIx->CR2, SPI_CR2_FRF));
 386:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** }
 387:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** #endif
 388:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
 389:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /**
 390:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @brief  Set clock phase
 391:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @note   This bit should not be changed when communication is ongoing.
 392:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   *         This bit is not used in SPI TI mode.
 393:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @rmtoll CR1          CPHA          LL_SPI_SetClockPhase
 394:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @param  SPIx SPI Instance
 395:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @param  ClockPhase This parameter can be one of the following values:
 396:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   *         @arg @ref LL_SPI_PHASE_1EDGE
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 54


 397:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   *         @arg @ref LL_SPI_PHASE_2EDGE
 398:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @retval None
 399:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 400:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** __STATIC_INLINE void LL_SPI_SetClockPhase(SPI_TypeDef *SPIx, uint32_t ClockPhase)
 401:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** {
 402:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   MODIFY_REG(SPIx->CR1, SPI_CR1_CPHA, ClockPhase);
 403:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** }
 404:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
 405:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /**
 406:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @brief  Get clock phase
 407:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @rmtoll CR1          CPHA          LL_SPI_GetClockPhase
 408:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @param  SPIx SPI Instance
 409:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @retval Returned value can be one of the following values:
 410:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   *         @arg @ref LL_SPI_PHASE_1EDGE
 411:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   *         @arg @ref LL_SPI_PHASE_2EDGE
 412:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 413:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** __STATIC_INLINE uint32_t LL_SPI_GetClockPhase(SPI_TypeDef *SPIx)
 414:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** {
 415:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   return (uint32_t)(READ_BIT(SPIx->CR1, SPI_CR1_CPHA));
 416:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** }
 417:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
 418:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /**
 419:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @brief  Set clock polarity
 420:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @note   This bit should not be changed when communication is ongoing.
 421:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   *         This bit is not used in SPI TI mode.
 422:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @rmtoll CR1          CPOL          LL_SPI_SetClockPolarity
 423:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @param  SPIx SPI Instance
 424:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @param  ClockPolarity This parameter can be one of the following values:
 425:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   *         @arg @ref LL_SPI_POLARITY_LOW
 426:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   *         @arg @ref LL_SPI_POLARITY_HIGH
 427:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @retval None
 428:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 429:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** __STATIC_INLINE void LL_SPI_SetClockPolarity(SPI_TypeDef *SPIx, uint32_t ClockPolarity)
 430:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** {
 431:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   MODIFY_REG(SPIx->CR1, SPI_CR1_CPOL, ClockPolarity);
 432:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** }
 433:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
 434:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /**
 435:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @brief  Get clock polarity
 436:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @rmtoll CR1          CPOL          LL_SPI_GetClockPolarity
 437:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @param  SPIx SPI Instance
 438:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @retval Returned value can be one of the following values:
 439:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   *         @arg @ref LL_SPI_POLARITY_LOW
 440:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   *         @arg @ref LL_SPI_POLARITY_HIGH
 441:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 442:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** __STATIC_INLINE uint32_t LL_SPI_GetClockPolarity(SPI_TypeDef *SPIx)
 443:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** {
 444:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   return (uint32_t)(READ_BIT(SPIx->CR1, SPI_CR1_CPOL));
 445:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** }
 446:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
 447:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /**
 448:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @brief  Set baud rate prescaler
 449:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @note   These bits should not be changed when communication is ongoing. SPI BaudRate = fPCLK/Pr
 450:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @rmtoll CR1          BR            LL_SPI_SetBaudRatePrescaler
 451:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @param  SPIx SPI Instance
 452:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @param  BaudRate This parameter can be one of the following values:
 453:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   *         @arg @ref LL_SPI_BAUDRATEPRESCALER_DIV2
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 55


 454:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   *         @arg @ref LL_SPI_BAUDRATEPRESCALER_DIV4
 455:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   *         @arg @ref LL_SPI_BAUDRATEPRESCALER_DIV8
 456:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   *         @arg @ref LL_SPI_BAUDRATEPRESCALER_DIV16
 457:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   *         @arg @ref LL_SPI_BAUDRATEPRESCALER_DIV32
 458:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   *         @arg @ref LL_SPI_BAUDRATEPRESCALER_DIV64
 459:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   *         @arg @ref LL_SPI_BAUDRATEPRESCALER_DIV128
 460:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   *         @arg @ref LL_SPI_BAUDRATEPRESCALER_DIV256
 461:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @retval None
 462:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 463:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** __STATIC_INLINE void LL_SPI_SetBaudRatePrescaler(SPI_TypeDef *SPIx, uint32_t BaudRate)
 464:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** {
 465:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   MODIFY_REG(SPIx->CR1, SPI_CR1_BR, BaudRate);
 466:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** }
 467:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
 468:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /**
 469:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @brief  Get baud rate prescaler
 470:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @rmtoll CR1          BR            LL_SPI_GetBaudRatePrescaler
 471:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @param  SPIx SPI Instance
 472:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @retval Returned value can be one of the following values:
 473:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   *         @arg @ref LL_SPI_BAUDRATEPRESCALER_DIV2
 474:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   *         @arg @ref LL_SPI_BAUDRATEPRESCALER_DIV4
 475:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   *         @arg @ref LL_SPI_BAUDRATEPRESCALER_DIV8
 476:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   *         @arg @ref LL_SPI_BAUDRATEPRESCALER_DIV16
 477:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   *         @arg @ref LL_SPI_BAUDRATEPRESCALER_DIV32
 478:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   *         @arg @ref LL_SPI_BAUDRATEPRESCALER_DIV64
 479:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   *         @arg @ref LL_SPI_BAUDRATEPRESCALER_DIV128
 480:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   *         @arg @ref LL_SPI_BAUDRATEPRESCALER_DIV256
 481:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 482:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** __STATIC_INLINE uint32_t LL_SPI_GetBaudRatePrescaler(SPI_TypeDef *SPIx)
 483:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** {
 484:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   return (uint32_t)(READ_BIT(SPIx->CR1, SPI_CR1_BR));
 485:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** }
 486:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
 487:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /**
 488:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @brief  Set transfer bit order
 489:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @note   This bit should not be changed when communication is ongoing. This bit is not used in S
 490:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @rmtoll CR1          LSBFIRST      LL_SPI_SetTransferBitOrder
 491:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @param  SPIx SPI Instance
 492:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @param  BitOrder This parameter can be one of the following values:
 493:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   *         @arg @ref LL_SPI_LSB_FIRST
 494:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   *         @arg @ref LL_SPI_MSB_FIRST
 495:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @retval None
 496:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 497:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** __STATIC_INLINE void LL_SPI_SetTransferBitOrder(SPI_TypeDef *SPIx, uint32_t BitOrder)
 498:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** {
 499:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   MODIFY_REG(SPIx->CR1, SPI_CR1_LSBFIRST, BitOrder);
 500:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** }
 501:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
 502:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /**
 503:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @brief  Get transfer bit order
 504:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @rmtoll CR1          LSBFIRST      LL_SPI_GetTransferBitOrder
 505:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @param  SPIx SPI Instance
 506:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @retval Returned value can be one of the following values:
 507:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   *         @arg @ref LL_SPI_LSB_FIRST
 508:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   *         @arg @ref LL_SPI_MSB_FIRST
 509:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 510:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** __STATIC_INLINE uint32_t LL_SPI_GetTransferBitOrder(SPI_TypeDef *SPIx)
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 56


 511:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** {
 512:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   return (uint32_t)(READ_BIT(SPIx->CR1, SPI_CR1_LSBFIRST));
 513:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** }
 514:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
 515:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /**
 516:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @brief  Set transfer direction mode
 517:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @note   For Half-Duplex mode, Rx Direction is set by default.
 518:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   *         In master mode, the MOSI pin is used and in slave mode, the MISO pin is used for Half-D
 519:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @rmtoll CR1          RXONLY        LL_SPI_SetTransferDirection\n
 520:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   *         CR1          BIDIMODE      LL_SPI_SetTransferDirection\n
 521:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   *         CR1          BIDIOE        LL_SPI_SetTransferDirection
 522:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @param  SPIx SPI Instance
 523:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @param  TransferDirection This parameter can be one of the following values:
 524:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   *         @arg @ref LL_SPI_FULL_DUPLEX
 525:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   *         @arg @ref LL_SPI_SIMPLEX_RX
 526:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   *         @arg @ref LL_SPI_HALF_DUPLEX_RX
 527:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   *         @arg @ref LL_SPI_HALF_DUPLEX_TX
 528:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @retval None
 529:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 530:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** __STATIC_INLINE void LL_SPI_SetTransferDirection(SPI_TypeDef *SPIx, uint32_t TransferDirection)
 531:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** {
 532:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   MODIFY_REG(SPIx->CR1, SPI_CR1_RXONLY | SPI_CR1_BIDIMODE | SPI_CR1_BIDIOE, TransferDirection);
 533:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** }
 534:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
 535:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /**
 536:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @brief  Get transfer direction mode
 537:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @rmtoll CR1          RXONLY        LL_SPI_GetTransferDirection\n
 538:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   *         CR1          BIDIMODE      LL_SPI_GetTransferDirection\n
 539:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   *         CR1          BIDIOE        LL_SPI_GetTransferDirection
 540:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @param  SPIx SPI Instance
 541:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @retval Returned value can be one of the following values:
 542:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   *         @arg @ref LL_SPI_FULL_DUPLEX
 543:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   *         @arg @ref LL_SPI_SIMPLEX_RX
 544:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   *         @arg @ref LL_SPI_HALF_DUPLEX_RX
 545:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   *         @arg @ref LL_SPI_HALF_DUPLEX_TX
 546:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 547:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** __STATIC_INLINE uint32_t LL_SPI_GetTransferDirection(SPI_TypeDef *SPIx)
 548:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** {
 549:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   return (uint32_t)(READ_BIT(SPIx->CR1, SPI_CR1_RXONLY | SPI_CR1_BIDIMODE | SPI_CR1_BIDIOE));
 550:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** }
 551:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
 552:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /**
 553:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @brief  Set frame data width
 554:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @rmtoll CR1          DFF           LL_SPI_SetDataWidth
 555:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @param  SPIx SPI Instance
 556:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @param  DataWidth This parameter can be one of the following values:
 557:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   *         @arg @ref LL_SPI_DATAWIDTH_8BIT
 558:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   *         @arg @ref LL_SPI_DATAWIDTH_16BIT
 559:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @retval None
 560:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 561:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** __STATIC_INLINE void LL_SPI_SetDataWidth(SPI_TypeDef *SPIx, uint32_t DataWidth)
 562:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** {
 563:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   MODIFY_REG(SPIx->CR1, SPI_CR1_DFF, DataWidth);
 564:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** }
 565:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
 566:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /**
 567:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @brief  Get frame data width
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 57


 568:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @rmtoll CR1          DFF           LL_SPI_GetDataWidth
 569:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @param  SPIx SPI Instance
 570:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @retval Returned value can be one of the following values:
 571:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   *         @arg @ref LL_SPI_DATAWIDTH_8BIT
 572:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   *         @arg @ref LL_SPI_DATAWIDTH_16BIT
 573:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 574:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** __STATIC_INLINE uint32_t LL_SPI_GetDataWidth(SPI_TypeDef *SPIx)
 575:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** {
 576:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   return (uint32_t)(READ_BIT(SPIx->CR1, SPI_CR1_DFF));
 577:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** }
 578:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
 579:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /**
 580:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @}
 581:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 582:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
 583:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /** @defgroup SPI_LL_EF_CRC_Management CRC Management
 584:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @{
 585:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 586:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
 587:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /**
 588:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @brief  Enable CRC
 589:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @note   This bit should be written only when SPI is disabled (SPE = 0) for correct operation.
 590:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @rmtoll CR1          CRCEN         LL_SPI_EnableCRC
 591:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @param  SPIx SPI Instance
 592:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @retval None
 593:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 594:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** __STATIC_INLINE void LL_SPI_EnableCRC(SPI_TypeDef *SPIx)
 595:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** {
 596:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   SET_BIT(SPIx->CR1, SPI_CR1_CRCEN);
 597:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** }
 598:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
 599:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /**
 600:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @brief  Disable CRC
 601:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @note   This bit should be written only when SPI is disabled (SPE = 0) for correct operation.
 602:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @rmtoll CR1          CRCEN         LL_SPI_DisableCRC
 603:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @param  SPIx SPI Instance
 604:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @retval None
 605:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 606:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** __STATIC_INLINE void LL_SPI_DisableCRC(SPI_TypeDef *SPIx)
 607:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** {
 608:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   CLEAR_BIT(SPIx->CR1, SPI_CR1_CRCEN);
 609:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** }
 610:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
 611:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /**
 612:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @brief  Check if CRC is enabled
 613:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @note   This bit should be written only when SPI is disabled (SPE = 0) for correct operation.
 614:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @rmtoll CR1          CRCEN         LL_SPI_IsEnabledCRC
 615:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @param  SPIx SPI Instance
 616:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @retval State of bit (1 or 0).
 617:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 618:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** __STATIC_INLINE uint32_t LL_SPI_IsEnabledCRC(SPI_TypeDef *SPIx)
 619:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** {
 620:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   return ((READ_BIT(SPIx->CR1, SPI_CR1_CRCEN) == (SPI_CR1_CRCEN)) ? 1UL : 0UL);
 621:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** }
 622:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
 623:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /**
 624:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @brief  Set CRCNext to transfer CRC on the line
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 58


 625:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @note   This bit has to be written as soon as the last data is written in the SPIx_DR register.
 626:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @rmtoll CR1          CRCNEXT       LL_SPI_SetCRCNext
 627:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @param  SPIx SPI Instance
 628:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @retval None
 629:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 630:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** __STATIC_INLINE void LL_SPI_SetCRCNext(SPI_TypeDef *SPIx)
 631:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** {
 632:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   SET_BIT(SPIx->CR1, SPI_CR1_CRCNEXT);
 633:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** }
 634:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
 635:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /**
 636:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @brief  Set polynomial for CRC calculation
 637:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @rmtoll CRCPR        CRCPOLY       LL_SPI_SetCRCPolynomial
 638:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @param  SPIx SPI Instance
 639:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @param  CRCPoly This parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFFFF
 640:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @retval None
 641:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 642:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** __STATIC_INLINE void LL_SPI_SetCRCPolynomial(SPI_TypeDef *SPIx, uint32_t CRCPoly)
 643:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** {
 644:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 645:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** }
 646:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
 647:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /**
 648:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @brief  Get polynomial for CRC calculation
 649:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @rmtoll CRCPR        CRCPOLY       LL_SPI_GetCRCPolynomial
 650:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @param  SPIx SPI Instance
 651:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @retval Returned value is a number between Min_Data = 0x00 and Max_Data = 0xFFFF
 652:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 653:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** __STATIC_INLINE uint32_t LL_SPI_GetCRCPolynomial(SPI_TypeDef *SPIx)
 654:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** {
 655:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   return (uint32_t)(READ_REG(SPIx->CRCPR));
 656:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** }
 657:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
 658:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /**
 659:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @brief  Get Rx CRC
 660:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @rmtoll RXCRCR       RXCRC         LL_SPI_GetRxCRC
 661:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @param  SPIx SPI Instance
 662:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @retval Returned value is a number between Min_Data = 0x00 and Max_Data = 0xFFFF
 663:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 664:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** __STATIC_INLINE uint32_t LL_SPI_GetRxCRC(SPI_TypeDef *SPIx)
 665:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** {
 666:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   return (uint32_t)(READ_REG(SPIx->RXCRCR));
 667:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** }
 668:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
 669:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /**
 670:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @brief  Get Tx CRC
 671:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @rmtoll TXCRCR       TXCRC         LL_SPI_GetTxCRC
 672:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @param  SPIx SPI Instance
 673:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @retval Returned value is a number between Min_Data = 0x00 and Max_Data = 0xFFFF
 674:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 675:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** __STATIC_INLINE uint32_t LL_SPI_GetTxCRC(SPI_TypeDef *SPIx)
 676:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** {
 677:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   return (uint32_t)(READ_REG(SPIx->TXCRCR));
 678:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** }
 679:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
 680:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /**
 681:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @}
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 59


 682:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 683:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
 684:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /** @defgroup SPI_LL_EF_NSS_Management Slave Select Pin Management
 685:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @{
 686:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 687:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
 688:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /**
 689:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @brief  Set NSS mode
 690:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @note   LL_SPI_NSS_SOFT Mode is not used in SPI TI mode.
 691:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @rmtoll CR1          SSM           LL_SPI_SetNSSMode\n
 692:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @rmtoll CR2          SSOE          LL_SPI_SetNSSMode
 693:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @param  SPIx SPI Instance
 694:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @param  NSS This parameter can be one of the following values:
 695:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   *         @arg @ref LL_SPI_NSS_SOFT
 696:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   *         @arg @ref LL_SPI_NSS_HARD_INPUT
 697:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   *         @arg @ref LL_SPI_NSS_HARD_OUTPUT
 698:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @retval None
 699:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 700:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** __STATIC_INLINE void LL_SPI_SetNSSMode(SPI_TypeDef *SPIx, uint32_t NSS)
 701:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** {
 702:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   MODIFY_REG(SPIx->CR1, SPI_CR1_SSM,  NSS);
 703:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   MODIFY_REG(SPIx->CR2, SPI_CR2_SSOE, ((uint32_t)(NSS >> 16U)));
 704:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** }
 705:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
 706:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /**
 707:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @brief  Get NSS mode
 708:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @rmtoll CR1          SSM           LL_SPI_GetNSSMode\n
 709:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @rmtoll CR2          SSOE          LL_SPI_GetNSSMode
 710:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @param  SPIx SPI Instance
 711:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @retval Returned value can be one of the following values:
 712:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   *         @arg @ref LL_SPI_NSS_SOFT
 713:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   *         @arg @ref LL_SPI_NSS_HARD_INPUT
 714:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   *         @arg @ref LL_SPI_NSS_HARD_OUTPUT
 715:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 716:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** __STATIC_INLINE uint32_t LL_SPI_GetNSSMode(SPI_TypeDef *SPIx)
 717:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** {
 718:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   register uint32_t Ssm  = (READ_BIT(SPIx->CR1, SPI_CR1_SSM));
 719:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   register uint32_t Ssoe = (READ_BIT(SPIx->CR2,  SPI_CR2_SSOE) << 16U);
 720:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   return (Ssm | Ssoe);
 721:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** }
 722:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
 723:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /**
 724:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @}
 725:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 726:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
 727:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /** @defgroup SPI_LL_EF_FLAG_Management FLAG Management
 728:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @{
 729:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 730:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
 731:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /**
 732:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @brief  Check if Rx buffer is not empty
 733:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @rmtoll SR           RXNE          LL_SPI_IsActiveFlag_RXNE
 734:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @param  SPIx SPI Instance
 735:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @retval State of bit (1 or 0).
 736:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 737:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** __STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_RXNE(SPI_TypeDef *SPIx)
 738:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** {
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 60


 739:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 740:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** }
 741:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
 742:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /**
 743:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @brief  Check if Tx buffer is empty
 744:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @rmtoll SR           TXE           LL_SPI_IsActiveFlag_TXE
 745:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @param  SPIx SPI Instance
 746:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @retval State of bit (1 or 0).
 747:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 748:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** __STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_TXE(SPI_TypeDef *SPIx)
 685              		.loc 3 748 26 discriminator 1 view .LVU170
 686              	.LBB21:
 749:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** {
 750:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 687              		.loc 3 750 3 discriminator 1 view .LVU171
 688              		.loc 3 750 12 is_stmt 0 discriminator 1 view .LVU172
 689 0008 094A     		ldr	r2, .L76
 690 000a 9268     		ldr	r2, [r2, #8]
 691              		.loc 3 750 66 discriminator 1 view .LVU173
 692 000c 12F0020F 		tst	r2, #2
 693 0010 FAD0     		beq	.L70
 694              	.LVL52:
 695              		.loc 3 750 66 discriminator 1 view .LVU174
 696              	.LBE21:
 697              	.LBE20:
 313:user/src/mfd_io.c **** 
 314:user/src/mfd_io.c **** 		LL_SPI_TransmitData8(SPI_DRIVER, *(data + currentByte));
 698              		.loc 1 314 3 is_stmt 1 view .LVU175
 699 0012 C45C     		ldrb	r4, [r0, r3]	@ zero_extendqisi2
 700              	.LVL53:
 701              	.LBB22:
 702              	.LBI22:
 751:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** }
 752:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
 753:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /**
 754:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @brief  Get CRC error flag
 755:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @rmtoll SR           CRCERR        LL_SPI_IsActiveFlag_CRCERR
 756:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @param  SPIx SPI Instance
 757:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @retval State of bit (1 or 0).
 758:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 759:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** __STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_CRCERR(SPI_TypeDef *SPIx)
 760:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** {
 761:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   return ((READ_BIT(SPIx->SR, SPI_SR_CRCERR) == (SPI_SR_CRCERR)) ? 1UL : 0UL);
 762:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** }
 763:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
 764:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /**
 765:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @brief  Get mode fault error flag
 766:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @rmtoll SR           MODF          LL_SPI_IsActiveFlag_MODF
 767:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @param  SPIx SPI Instance
 768:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @retval State of bit (1 or 0).
 769:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 770:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** __STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_MODF(SPI_TypeDef *SPIx)
 771:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** {
 772:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   return ((READ_BIT(SPIx->SR, SPI_SR_MODF) == (SPI_SR_MODF)) ? 1UL : 0UL);
 773:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** }
 774:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
 775:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /**
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 61


 776:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @brief  Get overrun error flag
 777:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @rmtoll SR           OVR           LL_SPI_IsActiveFlag_OVR
 778:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @param  SPIx SPI Instance
 779:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @retval State of bit (1 or 0).
 780:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 781:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** __STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_OVR(SPI_TypeDef *SPIx)
 782:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** {
 783:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   return ((READ_BIT(SPIx->SR, SPI_SR_OVR) == (SPI_SR_OVR)) ? 1UL : 0UL);
 784:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** }
 785:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
 786:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /**
 787:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @brief  Get busy flag
 788:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @note   The BSY flag is cleared under any one of the following conditions:
 789:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * -When the SPI is correctly disabled
 790:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * -When a fault is detected in Master mode (MODF bit set to 1)
 791:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * -In Master mode, when it finishes a data transmission and no new data is ready to be
 792:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * sent
 793:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * -In Slave mode, when the BSY flag is set to '0' for at least one SPI clock cycle between
 794:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * each data transfer.
 795:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @rmtoll SR           BSY           LL_SPI_IsActiveFlag_BSY
 796:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @param  SPIx SPI Instance
 797:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @retval State of bit (1 or 0).
 798:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 799:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** __STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_BSY(SPI_TypeDef *SPIx)
 800:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** {
 801:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 802:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** }
 803:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
 804:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /**
 805:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @brief  Get frame format error flag
 806:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @rmtoll SR           FRE           LL_SPI_IsActiveFlag_FRE
 807:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @param  SPIx SPI Instance
 808:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @retval State of bit (1 or 0).
 809:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 810:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** __STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_FRE(SPI_TypeDef *SPIx)
 811:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** {
 812:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   return ((READ_BIT(SPIx->SR, SPI_SR_FRE) == (SPI_SR_FRE)) ? 1UL : 0UL);
 813:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** }
 814:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
 815:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /**
 816:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @brief  Clear CRC error flag
 817:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @rmtoll SR           CRCERR        LL_SPI_ClearFlag_CRCERR
 818:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @param  SPIx SPI Instance
 819:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @retval None
 820:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 821:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** __STATIC_INLINE void LL_SPI_ClearFlag_CRCERR(SPI_TypeDef *SPIx)
 822:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** {
 823:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   CLEAR_BIT(SPIx->SR, SPI_SR_CRCERR);
 824:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** }
 825:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
 826:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /**
 827:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @brief  Clear mode fault error flag
 828:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @note   Clearing this flag is done by a read access to the SPIx_SR
 829:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   *         register followed by a write access to the SPIx_CR1 register
 830:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @rmtoll SR           MODF          LL_SPI_ClearFlag_MODF
 831:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @param  SPIx SPI Instance
 832:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @retval None
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 62


 833:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 834:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** __STATIC_INLINE void LL_SPI_ClearFlag_MODF(SPI_TypeDef *SPIx)
 835:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** {
 836:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   __IO uint32_t tmpreg_sr;
 837:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   tmpreg_sr = SPIx->SR;
 838:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   (void) tmpreg_sr;
 839:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   CLEAR_BIT(SPIx->CR1, SPI_CR1_SPE);
 840:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** }
 841:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
 842:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /**
 843:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @brief  Clear overrun error flag
 844:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @note   Clearing this flag is done by a read access to the SPIx_DR
 845:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   *         register followed by a read access to the SPIx_SR register
 846:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @rmtoll SR           OVR           LL_SPI_ClearFlag_OVR
 847:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @param  SPIx SPI Instance
 848:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @retval None
 849:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 850:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** __STATIC_INLINE void LL_SPI_ClearFlag_OVR(SPI_TypeDef *SPIx)
 851:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** {
 852:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   __IO uint32_t tmpreg;
 853:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   tmpreg = SPIx->DR;
 854:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   (void) tmpreg;
 855:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   tmpreg = SPIx->SR;
 856:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   (void) tmpreg;
 857:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** }
 858:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
 859:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /**
 860:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @brief  Clear frame format error flag
 861:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @note   Clearing this flag is done by reading SPIx_SR register
 862:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @rmtoll SR           FRE           LL_SPI_ClearFlag_FRE
 863:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @param  SPIx SPI Instance
 864:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @retval None
 865:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 866:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** __STATIC_INLINE void LL_SPI_ClearFlag_FRE(SPI_TypeDef *SPIx)
 867:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** {
 868:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   __IO uint32_t tmpreg;
 869:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   tmpreg = SPIx->SR;
 870:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   (void) tmpreg;
 871:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** }
 872:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
 873:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /**
 874:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @}
 875:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 876:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
 877:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /** @defgroup SPI_LL_EF_IT_Management Interrupt Management
 878:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @{
 879:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 880:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
 881:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /**
 882:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @brief  Enable error interrupt
 883:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @note   This bit controls the generation of an interrupt when an error condition occurs (CRCERR
 884:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @rmtoll CR2          ERRIE         LL_SPI_EnableIT_ERR
 885:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @param  SPIx SPI Instance
 886:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @retval None
 887:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 888:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** __STATIC_INLINE void LL_SPI_EnableIT_ERR(SPI_TypeDef *SPIx)
 889:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** {
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 63


 890:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   SET_BIT(SPIx->CR2, SPI_CR2_ERRIE);
 891:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** }
 892:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
 893:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /**
 894:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @brief  Enable Rx buffer not empty interrupt
 895:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @rmtoll CR2          RXNEIE        LL_SPI_EnableIT_RXNE
 896:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @param  SPIx SPI Instance
 897:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @retval None
 898:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 899:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** __STATIC_INLINE void LL_SPI_EnableIT_RXNE(SPI_TypeDef *SPIx)
 900:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** {
 901:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   SET_BIT(SPIx->CR2, SPI_CR2_RXNEIE);
 902:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** }
 903:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
 904:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /**
 905:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @brief  Enable Tx buffer empty interrupt
 906:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @rmtoll CR2          TXEIE         LL_SPI_EnableIT_TXE
 907:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @param  SPIx SPI Instance
 908:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @retval None
 909:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 910:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** __STATIC_INLINE void LL_SPI_EnableIT_TXE(SPI_TypeDef *SPIx)
 911:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** {
 912:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   SET_BIT(SPIx->CR2, SPI_CR2_TXEIE);
 913:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** }
 914:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
 915:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /**
 916:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @brief  Disable error interrupt
 917:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @note   This bit controls the generation of an interrupt when an error condition occurs (CRCERR
 918:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @rmtoll CR2          ERRIE         LL_SPI_DisableIT_ERR
 919:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @param  SPIx SPI Instance
 920:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @retval None
 921:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 922:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** __STATIC_INLINE void LL_SPI_DisableIT_ERR(SPI_TypeDef *SPIx)
 923:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** {
 924:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   CLEAR_BIT(SPIx->CR2, SPI_CR2_ERRIE);
 925:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** }
 926:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
 927:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /**
 928:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @brief  Disable Rx buffer not empty interrupt
 929:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @rmtoll CR2          RXNEIE        LL_SPI_DisableIT_RXNE
 930:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @param  SPIx SPI Instance
 931:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @retval None
 932:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 933:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** __STATIC_INLINE void LL_SPI_DisableIT_RXNE(SPI_TypeDef *SPIx)
 934:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** {
 935:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   CLEAR_BIT(SPIx->CR2, SPI_CR2_RXNEIE);
 936:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** }
 937:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
 938:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /**
 939:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @brief  Disable Tx buffer empty interrupt
 940:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @rmtoll CR2          TXEIE         LL_SPI_DisableIT_TXE
 941:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @param  SPIx SPI Instance
 942:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @retval None
 943:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 944:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** __STATIC_INLINE void LL_SPI_DisableIT_TXE(SPI_TypeDef *SPIx)
 945:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** {
 946:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   CLEAR_BIT(SPIx->CR2, SPI_CR2_TXEIE);
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 64


 947:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** }
 948:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
 949:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /**
 950:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @brief  Check if error interrupt is enabled
 951:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @rmtoll CR2          ERRIE         LL_SPI_IsEnabledIT_ERR
 952:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @param  SPIx SPI Instance
 953:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @retval State of bit (1 or 0).
 954:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 955:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** __STATIC_INLINE uint32_t LL_SPI_IsEnabledIT_ERR(SPI_TypeDef *SPIx)
 956:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** {
 957:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   return ((READ_BIT(SPIx->CR2, SPI_CR2_ERRIE) == (SPI_CR2_ERRIE)) ? 1UL : 0UL);
 958:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** }
 959:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
 960:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /**
 961:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @brief  Check if Rx buffer not empty interrupt is enabled
 962:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @rmtoll CR2          RXNEIE        LL_SPI_IsEnabledIT_RXNE
 963:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @param  SPIx SPI Instance
 964:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @retval State of bit (1 or 0).
 965:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 966:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** __STATIC_INLINE uint32_t LL_SPI_IsEnabledIT_RXNE(SPI_TypeDef *SPIx)
 967:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** {
 968:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   return ((READ_BIT(SPIx->CR2, SPI_CR2_RXNEIE) == (SPI_CR2_RXNEIE)) ? 1UL : 0UL);
 969:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** }
 970:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
 971:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /**
 972:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @brief  Check if Tx buffer empty interrupt
 973:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @rmtoll CR2          TXEIE         LL_SPI_IsEnabledIT_TXE
 974:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @param  SPIx SPI Instance
 975:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @retval State of bit (1 or 0).
 976:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 977:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** __STATIC_INLINE uint32_t LL_SPI_IsEnabledIT_TXE(SPI_TypeDef *SPIx)
 978:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** {
 979:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   return ((READ_BIT(SPIx->CR2, SPI_CR2_TXEIE) == (SPI_CR2_TXEIE)) ? 1UL : 0UL);
 980:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** }
 981:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
 982:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /**
 983:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @}
 984:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 985:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
 986:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /** @defgroup SPI_LL_EF_DMA_Management DMA Management
 987:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @{
 988:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 989:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
 990:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /**
 991:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @brief  Enable DMA Rx
 992:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @rmtoll CR2          RXDMAEN       LL_SPI_EnableDMAReq_RX
 993:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @param  SPIx SPI Instance
 994:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @retval None
 995:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
 996:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** __STATIC_INLINE void LL_SPI_EnableDMAReq_RX(SPI_TypeDef *SPIx)
 997:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** {
 998:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   SET_BIT(SPIx->CR2, SPI_CR2_RXDMAEN);
 999:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** }
1000:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
1001:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /**
1002:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @brief  Disable DMA Rx
1003:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @rmtoll CR2          RXDMAEN       LL_SPI_DisableDMAReq_RX
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 65


1004:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @param  SPIx SPI Instance
1005:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @retval None
1006:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
1007:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** __STATIC_INLINE void LL_SPI_DisableDMAReq_RX(SPI_TypeDef *SPIx)
1008:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** {
1009:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   CLEAR_BIT(SPIx->CR2, SPI_CR2_RXDMAEN);
1010:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** }
1011:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
1012:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /**
1013:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @brief  Check if DMA Rx is enabled
1014:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @rmtoll CR2          RXDMAEN       LL_SPI_IsEnabledDMAReq_RX
1015:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @param  SPIx SPI Instance
1016:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @retval State of bit (1 or 0).
1017:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
1018:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** __STATIC_INLINE uint32_t LL_SPI_IsEnabledDMAReq_RX(SPI_TypeDef *SPIx)
1019:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** {
1020:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   return ((READ_BIT(SPIx->CR2, SPI_CR2_RXDMAEN) == (SPI_CR2_RXDMAEN)) ? 1UL : 0UL);
1021:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** }
1022:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
1023:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /**
1024:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @brief  Enable DMA Tx
1025:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @rmtoll CR2          TXDMAEN       LL_SPI_EnableDMAReq_TX
1026:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @param  SPIx SPI Instance
1027:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @retval None
1028:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
1029:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** __STATIC_INLINE void LL_SPI_EnableDMAReq_TX(SPI_TypeDef *SPIx)
1030:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** {
1031:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   SET_BIT(SPIx->CR2, SPI_CR2_TXDMAEN);
1032:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** }
1033:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
1034:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /**
1035:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @brief  Disable DMA Tx
1036:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @rmtoll CR2          TXDMAEN       LL_SPI_DisableDMAReq_TX
1037:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @param  SPIx SPI Instance
1038:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @retval None
1039:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
1040:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** __STATIC_INLINE void LL_SPI_DisableDMAReq_TX(SPI_TypeDef *SPIx)
1041:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** {
1042:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   CLEAR_BIT(SPIx->CR2, SPI_CR2_TXDMAEN);
1043:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** }
1044:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
1045:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /**
1046:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @brief  Check if DMA Tx is enabled
1047:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @rmtoll CR2          TXDMAEN       LL_SPI_IsEnabledDMAReq_TX
1048:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @param  SPIx SPI Instance
1049:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @retval State of bit (1 or 0).
1050:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
1051:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** __STATIC_INLINE uint32_t LL_SPI_IsEnabledDMAReq_TX(SPI_TypeDef *SPIx)
1052:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** {
1053:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   return ((READ_BIT(SPIx->CR2, SPI_CR2_TXDMAEN) == (SPI_CR2_TXDMAEN)) ? 1UL : 0UL);
1054:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** }
1055:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
1056:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /**
1057:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @brief  Get the data register address used for DMA transfer
1058:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @rmtoll DR           DR            LL_SPI_DMA_GetRegAddr
1059:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @param  SPIx SPI Instance
1060:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @retval Address of data register
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 66


1061:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
1062:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** __STATIC_INLINE uint32_t LL_SPI_DMA_GetRegAddr(SPI_TypeDef *SPIx)
1063:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** {
1064:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   return (uint32_t) &(SPIx->DR);
1065:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** }
1066:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
1067:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /**
1068:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @}
1069:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
1070:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
1071:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /** @defgroup SPI_LL_EF_DATA_Management DATA Management
1072:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @{
1073:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
1074:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
1075:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /**
1076:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @brief  Read 8-Bits in the data register
1077:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @rmtoll DR           DR            LL_SPI_ReceiveData8
1078:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @param  SPIx SPI Instance
1079:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @retval RxData Value between Min_Data=0x00 and Max_Data=0xFF
1080:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
1081:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** __STATIC_INLINE uint8_t LL_SPI_ReceiveData8(SPI_TypeDef *SPIx)
1082:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** {
1083:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   return (uint8_t)(READ_REG(SPIx->DR));
1084:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** }
1085:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
1086:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /**
1087:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @brief  Read 16-Bits in the data register
1088:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @rmtoll DR           DR            LL_SPI_ReceiveData16
1089:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @param  SPIx SPI Instance
1090:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @retval RxData Value between Min_Data=0x00 and Max_Data=0xFFFF
1091:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
1092:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** __STATIC_INLINE uint16_t LL_SPI_ReceiveData16(SPI_TypeDef *SPIx)
1093:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** {
1094:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   return (uint16_t)(READ_REG(SPIx->DR));
1095:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** }
1096:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** 
1097:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** /**
1098:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @brief  Write 8-Bits in the data register
1099:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @rmtoll DR           DR            LL_SPI_TransmitData8
1100:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @param  SPIx SPI Instance
1101:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @param  TxData Value between Min_Data=0x00 and Max_Data=0xFF
1102:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   * @retval None
1103:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   */
1104:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** __STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData)
 703              		.loc 3 1104 22 view .LVU176
 704              	.LBB23:
1105:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** {
1106:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** #if defined (__GNUC__)
1107:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 705              		.loc 3 1107 3 view .LVU177
1108:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h ****   *spidr = TxData;
 706              		.loc 3 1108 3 view .LVU178
 707              		.loc 3 1108 10 is_stmt 0 view .LVU179
 708 0014 064A     		ldr	r2, .L76
 709 0016 1473     		strb	r4, [r2, #12]
 710              	.L71:
 711              		.loc 3 1108 10 view .LVU180
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 67


 712              	.LBE23:
 713              	.LBE22:
 315:user/src/mfd_io.c **** 
 316:user/src/mfd_io.c **** 		while (!LL_SPI_IsActiveFlag_TXE(SPI_DRIVER))
 317:user/src/mfd_io.c **** 		{
 318:user/src/mfd_io.c **** 		}
 714              		.loc 1 318 3 is_stmt 1 discriminator 1 view .LVU181
 715              	.LVL54:
 716              	.LBB24:
 717              	.LBI24:
 748:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** {
 718              		.loc 3 748 26 discriminator 1 view .LVU182
 719              	.LBB25:
 750:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** }
 720              		.loc 3 750 3 discriminator 1 view .LVU183
 750:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** }
 721              		.loc 3 750 12 is_stmt 0 discriminator 1 view .LVU184
 722 0018 054A     		ldr	r2, .L76
 723 001a 9268     		ldr	r2, [r2, #8]
 750:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** }
 724              		.loc 3 750 66 discriminator 1 view .LVU185
 725 001c 12F0020F 		tst	r2, #2
 726 0020 FAD0     		beq	.L71
 727              	.LVL55:
 750:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_spi.h **** }
 728              		.loc 3 750 66 discriminator 1 view .LVU186
 729              	.LBE25:
 730              	.LBE24:
 308:user/src/mfd_io.c **** 	{
 731              		.loc 1 308 55 view .LVU187
 732 0022 0133     		adds	r3, r3, #1
 733              	.LVL56:
 308:user/src/mfd_io.c **** 	{
 734              		.loc 1 308 55 view .LVU188
 735 0024 DBB2     		uxtb	r3, r3
 736              	.LVL57:
 308:user/src/mfd_io.c **** 	{
 737              		.loc 1 308 2 view .LVU189
 738 0026 8B42     		cmp	r3, r1
 739 0028 EED3     		bcc	.L70
 319:user/src/mfd_io.c **** 	}
 320:user/src/mfd_io.c **** }
 740              		.loc 1 320 1 view .LVU190
 741 002a 10BC     		pop	{r4}
 742              	.LCFI6:
 743              		.cfi_restore 4
 744              		.cfi_def_cfa_offset 0
 745              	.LVL58:
 746              		.loc 1 320 1 view .LVU191
 747 002c 7047     		bx	lr
 748              	.LVL59:
 749              	.L75:
 750              		.loc 1 320 1 view .LVU192
 751 002e 7047     		bx	lr
 752              	.L77:
 753              		.align	2
 754              	.L76:
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 68


 755 0030 00300140 		.word	1073819648
 756              		.cfi_endproc
 757              	.LFE843:
 759              		.section	.text.mosiDataHandler,"ax",%progbits
 760              		.align	1
 761              		.global	mosiDataHandler
 762              		.syntax unified
 763              		.thumb
 764              		.thumb_func
 765              		.fpu softvfp
 767              	mosiDataHandler:
 768              	.LFB835:
  89:user/src/mfd_io.c **** 	uint8_t data = 0;
 769              		.loc 1 89 1 is_stmt 1 view -0
 770              		.cfi_startproc
 771              		@ args = 0, pretend = 0, frame = 8
 772              		@ frame_needed = 0, uses_anonymous_args = 0
 773 0000 30B5     		push	{r4, r5, lr}
 774              	.LCFI7:
 775              		.cfi_def_cfa_offset 12
 776              		.cfi_offset 4, -12
 777              		.cfi_offset 5, -8
 778              		.cfi_offset 14, -4
 779 0002 83B0     		sub	sp, sp, #12
 780              	.LCFI8:
 781              		.cfi_def_cfa_offset 24
  90:user/src/mfd_io.c **** 
 782              		.loc 1 90 2 view .LVU194
  90:user/src/mfd_io.c **** 
 783              		.loc 1 90 10 is_stmt 0 view .LVU195
 784 0004 0023     		movs	r3, #0
 785 0006 8DF80730 		strb	r3, [sp, #7]
  92:user/src/mfd_io.c **** 	{
 786              		.loc 1 92 2 is_stmt 1 view .LVU196
  92:user/src/mfd_io.c **** 	{
 787              		.loc 1 92 22 is_stmt 0 view .LVU197
 788 000a 2A4B     		ldr	r3, .L89
 789 000c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
  92:user/src/mfd_io.c **** 	{
 790              		.loc 1 92 5 view .LVU198
 791 000e 0BB9     		cbnz	r3, .L85
 792              	.L78:
 150:user/src/mfd_io.c **** 
 793              		.loc 1 150 1 view .LVU199
 794 0010 03B0     		add	sp, sp, #12
 795              	.LCFI9:
 796              		.cfi_remember_state
 797              		.cfi_def_cfa_offset 12
 798              		@ sp needed
 799 0012 30BD     		pop	{r4, r5, pc}
 800              	.L85:
 801              	.LCFI10:
 802              		.cfi_restore_state
 803              	.LBB26:
  94:user/src/mfd_io.c **** 
 804              		.loc 1 94 3 is_stmt 1 view .LVU200
  94:user/src/mfd_io.c **** 
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 69


 805              		.loc 1 94 26 is_stmt 0 view .LVU201
 806 0014 FFF7FEFF 		bl	getUsDelayTimerValue
 807              	.LVL60:
 808 0018 0446     		mov	r4, r0
 809              	.LVL61:
  96:user/src/mfd_io.c **** 		{
 810              		.loc 1 96 3 is_stmt 1 view .LVU202
  96:user/src/mfd_io.c **** 		{
 811              		.loc 1 96 23 is_stmt 0 view .LVU203
 812 001a 264B     		ldr	r3, .L89
 813 001c 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
  96:user/src/mfd_io.c **** 		{
 814              		.loc 1 96 6 view .LVU204
 815 001e 6BB3     		cbz	r3, .L80
  98:user/src/mfd_io.c **** 			{
 816              		.loc 1 98 4 is_stmt 1 view .LVU205
  98:user/src/mfd_io.c **** 			{
 817              		.loc 1 98 39 is_stmt 0 view .LVU206
 818 0020 244B     		ldr	r3, .L89
 819 0022 9B68     		ldr	r3, [r3, #8]
  98:user/src/mfd_io.c **** 			{
 820              		.loc 1 98 7 view .LVU207
 821 0024 8342     		cmp	r3, r0
 822 0026 F3D8     		bhi	.L78
 100:user/src/mfd_io.c **** 				_spiSendData(&data, 1);
 823              		.loc 1 100 5 is_stmt 1 view .LVU208
 100:user/src/mfd_io.c **** 				_spiSendData(&data, 1);
 824              		.loc 1 100 47 is_stmt 0 view .LVU209
 825 0028 224D     		ldr	r5, .L89
 100:user/src/mfd_io.c **** 				_spiSendData(&data, 1);
 826              		.loc 1 100 12 view .LVU210
 827 002a 2879     		ldrb	r0, [r5, #4]	@ zero_extendqisi2
 828              	.LVL62:
 100:user/src/mfd_io.c **** 				_spiSendData(&data, 1);
 829              		.loc 1 100 12 view .LVU211
 830 002c FFF7FEFF 		bl	_getPacketByteData
 831              	.LVL63:
 100:user/src/mfd_io.c **** 				_spiSendData(&data, 1);
 832              		.loc 1 100 10 view .LVU212
 833 0030 8DF80700 		strb	r0, [sp, #7]
 101:user/src/mfd_io.c **** 
 834              		.loc 1 101 5 is_stmt 1 view .LVU213
 835 0034 0121     		movs	r1, #1
 836 0036 0DF10700 		add	r0, sp, #7
 837 003a FFF7FEFF 		bl	_spiSendData
 838              	.LVL64:
 103:user/src/mfd_io.c **** 				// check if this is the end of a packet?
 839              		.loc 1 103 5 view .LVU214
 103:user/src/mfd_io.c **** 				// check if this is the end of a packet?
 840              		.loc 1 103 21 is_stmt 0 view .LVU215
 841 003e 6B68     		ldr	r3, [r5, #4]
 103:user/src/mfd_io.c **** 				// check if this is the end of a packet?
 842              		.loc 1 103 36 view .LVU216
 843 0040 0133     		adds	r3, r3, #1
 844 0042 6B60     		str	r3, [r5, #4]
 105:user/src/mfd_io.c **** 				{ // end of a packet
 845              		.loc 1 105 5 is_stmt 1 view .LVU217
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 70


 105:user/src/mfd_io.c **** 				{ // end of a packet
 846              		.loc 1 105 8 is_stmt 0 view .LVU218
 847 0044 082B     		cmp	r3, #8
 848 0046 04D0     		beq	.L86
 125:user/src/mfd_io.c **** 				}
 849              		.loc 1 125 6 is_stmt 1 view .LVU219
 125:user/src/mfd_io.c **** 				}
 850              		.loc 1 125 55 is_stmt 0 view .LVU220
 851 0048 04F57874 		add	r4, r4, #992
 852              	.LVL65:
 125:user/src/mfd_io.c **** 				}
 853              		.loc 1 125 41 view .LVU221
 854 004c 194B     		ldr	r3, .L89
 855 004e 9C60     		str	r4, [r3, #8]
 856 0050 DEE7     		b	.L78
 857              	.LVL66:
 858              	.L86:
 107:user/src/mfd_io.c **** 					mosiLowLevelData.isSendingPacket = false;
 859              		.loc 1 107 6 is_stmt 1 view .LVU222
 107:user/src/mfd_io.c **** 					mosiLowLevelData.isSendingPacket = false;
 860              		.loc 1 107 38 is_stmt 0 view .LVU223
 861 0052 0022     		movs	r2, #0
 862 0054 6A60     		str	r2, [r5, #4]
 108:user/src/mfd_io.c **** 					
 863              		.loc 1 108 6 is_stmt 1 view .LVU224
 108:user/src/mfd_io.c **** 					
 864              		.loc 1 108 39 is_stmt 0 view .LVU225
 865 0056 6A70     		strb	r2, [r5, #1]
 111:user/src/mfd_io.c **** 					{
 866              		.loc 1 111 6 is_stmt 1 view .LVU226
 111:user/src/mfd_io.c **** 					{
 867              		.loc 1 111 18 is_stmt 0 view .LVU227
 868 0058 174B     		ldr	r3, .L89+4
 869 005a DB79     		ldrb	r3, [r3, #7]	@ zero_extendqisi2
 111:user/src/mfd_io.c **** 					{
 870              		.loc 1 111 9 view .LVU228
 871 005c 002B     		cmp	r3, #0
 872 005e D7D0     		beq	.L78
 113:user/src/mfd_io.c **** 							mosiData.cdIndexCount = 0;
 873              		.loc 1 113 7 is_stmt 1 view .LVU229
 113:user/src/mfd_io.c **** 							mosiData.cdIndexCount = 0;
 874              		.loc 1 113 19 is_stmt 0 view .LVU230
 875 0060 154B     		ldr	r3, .L89+4
 876 0062 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 113:user/src/mfd_io.c **** 							mosiData.cdIndexCount = 0;
 877              		.loc 1 113 10 view .LVU231
 878 0064 052B     		cmp	r3, #5
 879 0066 03D0     		beq	.L87
 119:user/src/mfd_io.c **** 						}
 880              		.loc 1 119 8 is_stmt 1 view .LVU232
 119:user/src/mfd_io.c **** 						}
 881              		.loc 1 119 29 is_stmt 0 view .LVU233
 882 0068 0133     		adds	r3, r3, #1
 883 006a 134A     		ldr	r2, .L89+4
 884 006c 1372     		strb	r3, [r2, #8]
 885 006e CFE7     		b	.L78
 886              	.L87:
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 71


 114:user/src/mfd_io.c **** 							mosiData.isSendingDeckInfo = false;
 887              		.loc 1 114 8 is_stmt 1 view .LVU234
 114:user/src/mfd_io.c **** 							mosiData.isSendingDeckInfo = false;
 888              		.loc 1 114 30 is_stmt 0 view .LVU235
 889 0070 114B     		ldr	r3, .L89+4
 890 0072 1A72     		strb	r2, [r3, #8]
 115:user/src/mfd_io.c **** 							mosiData.state = CDC_STATE_INITIALIZED;
 891              		.loc 1 115 8 is_stmt 1 view .LVU236
 115:user/src/mfd_io.c **** 							mosiData.state = CDC_STATE_INITIALIZED;
 892              		.loc 1 115 35 is_stmt 0 view .LVU237
 893 0074 DA71     		strb	r2, [r3, #7]
 116:user/src/mfd_io.c **** 						}
 894              		.loc 1 116 8 is_stmt 1 view .LVU238
 116:user/src/mfd_io.c **** 						}
 895              		.loc 1 116 23 is_stmt 0 view .LVU239
 896 0076 EF22     		movs	r2, #239
 897 0078 9A71     		strb	r2, [r3, #6]
 898 007a C9E7     		b	.L78
 899              	.LVL67:
 900              	.L80:
 132:user/src/mfd_io.c **** 			{
 901              		.loc 1 132 4 is_stmt 1 view .LVU240
 132:user/src/mfd_io.c **** 			{
 902              		.loc 1 132 7 is_stmt 0 view .LVU241
 903 007c 4CF25033 		movw	r3, #50000
 904 0080 9842     		cmp	r0, r3
 905 0082 C5D9     		bls	.L78
 134:user/src/mfd_io.c **** 				mosiLowLevelData.nextByteTimestamp = 0;
 906              		.loc 1 134 5 is_stmt 1 view .LVU242
 134:user/src/mfd_io.c **** 				mosiLowLevelData.nextByteTimestamp = 0;
 907              		.loc 1 134 38 is_stmt 0 view .LVU243
 908 0084 0B4B     		ldr	r3, .L89
 909 0086 0122     		movs	r2, #1
 910 0088 5A70     		strb	r2, [r3, #1]
 135:user/src/mfd_io.c **** 				mosiLowLevelData.currentByteNum = 0;
 911              		.loc 1 135 5 is_stmt 1 view .LVU244
 135:user/src/mfd_io.c **** 				mosiLowLevelData.currentByteNum = 0;
 912              		.loc 1 135 40 is_stmt 0 view .LVU245
 913 008a 0022     		movs	r2, #0
 914 008c 9A60     		str	r2, [r3, #8]
 136:user/src/mfd_io.c **** 
 915              		.loc 1 136 5 is_stmt 1 view .LVU246
 136:user/src/mfd_io.c **** 
 916              		.loc 1 136 37 is_stmt 0 view .LVU247
 917 008e 5A60     		str	r2, [r3, #4]
 139:user/src/mfd_io.c **** 				{
 918              		.loc 1 139 5 is_stmt 1 view .LVU248
 139:user/src/mfd_io.c **** 				{
 919              		.loc 1 139 9 is_stmt 0 view .LVU249
 920 0090 0A48     		ldr	r0, .L89+8
 921              	.LVL68:
 139:user/src/mfd_io.c **** 				{
 922              		.loc 1 139 9 view .LVU250
 923 0092 FFF7FEFF 		bl	ring_buffer_size
 924              	.LVL69:
 139:user/src/mfd_io.c **** 				{
 925              		.loc 1 139 8 view .LVU251
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 72


 926 0096 10B9     		cbnz	r0, .L88
 927              	.L83:
 145:user/src/mfd_io.c **** 				// return immediately and send first byte of a packet on this function next entry
 928              		.loc 1 145 5 is_stmt 1 view .LVU252
 929 0098 FFF7FEFF 		bl	resetUsDelayTimer
 930              	.LVL70:
 931              	.LBE26:
 150:user/src/mfd_io.c **** 
 932              		.loc 1 150 1 is_stmt 0 view .LVU253
 933 009c B8E7     		b	.L78
 934              	.L88:
 935              	.LBB27:
 141:user/src/mfd_io.c **** 					mosiData.mode = (cdcMode_t) data;
 936              		.loc 1 141 6 is_stmt 1 view .LVU254
 937 009e 0122     		movs	r2, #1
 938 00a0 0DF10701 		add	r1, sp, #7
 939 00a4 0548     		ldr	r0, .L89+8
 940 00a6 FFF7FEFF 		bl	ring_buffer_get
 941              	.LVL71:
 142:user/src/mfd_io.c **** 				}
 942              		.loc 1 142 6 view .LVU255
 142:user/src/mfd_io.c **** 				}
 943              		.loc 1 142 20 is_stmt 0 view .LVU256
 944 00aa 9DF80720 		ldrb	r2, [sp, #7]	@ zero_extendqisi2
 945 00ae 024B     		ldr	r3, .L89+4
 946 00b0 1A70     		strb	r2, [r3]
 947 00b2 F1E7     		b	.L83
 948              	.L90:
 949              		.align	2
 950              	.L89:
 951 00b4 00000000 		.word	mosiLowLevelData
 952 00b8 00000000 		.word	mosiData
 953 00bc 00000000 		.word	mosiBuff
 954              	.LBE27:
 955              		.cfi_endproc
 956              	.LFE835:
 958              		.section	.text.initMisoData,"ax",%progbits
 959              		.align	1
 960              		.global	initMisoData
 961              		.syntax unified
 962              		.thumb
 963              		.thumb_func
 964              		.fpu softvfp
 966              	initMisoData:
 967              	.LFB844:
 321:user/src/mfd_io.c **** 
 322:user/src/mfd_io.c **** /**************************************************************************************************
 323:user/src/mfd_io.c **** // MISO handlers
 324:user/src/mfd_io.c **** /**************************************************************************************************
 325:user/src/mfd_io.c **** void initMisoData(void)
 326:user/src/mfd_io.c **** {
 968              		.loc 1 326 1 is_stmt 1 view -0
 969              		.cfi_startproc
 970              		@ args = 0, pretend = 0, frame = 0
 971              		@ frame_needed = 0, uses_anonymous_args = 0
 972 0000 10B5     		push	{r4, lr}
 973              	.LCFI11:
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 73


 974              		.cfi_def_cfa_offset 8
 975              		.cfi_offset 4, -8
 976              		.cfi_offset 14, -4
 327:user/src/mfd_io.c **** 	misoData.isEnabled = false;
 977              		.loc 1 327 2 view .LVU258
 978              		.loc 1 327 21 is_stmt 0 view .LVU259
 979 0002 084B     		ldr	r3, .L93
 980 0004 0024     		movs	r4, #0
 981 0006 1C70     		strb	r4, [r3]
 328:user/src/mfd_io.c **** 	misoData.state = DIN_IDLE;
 982              		.loc 1 328 2 is_stmt 1 view .LVU260
 983              		.loc 1 328 17 is_stmt 0 view .LVU261
 984 0008 5C70     		strb	r4, [r3, #1]
 329:user/src/mfd_io.c **** 	misoData.data = 0;
 985              		.loc 1 329 2 is_stmt 1 view .LVU262
 986              		.loc 1 329 16 is_stmt 0 view .LVU263
 987 000a 5C60     		str	r4, [r3, #4]
 330:user/src/mfd_io.c **** 	misoData.capTime = 0;
 988              		.loc 1 330 2 is_stmt 1 view .LVU264
 989              		.loc 1 330 19 is_stmt 0 view .LVU265
 990 000c 9C60     		str	r4, [r3, #8]
 331:user/src/mfd_io.c **** 	misoData.lastPinState = LL_GPIO_IsInputPinSet(DIN_GPIO_Port, DIN_Pin);
 991              		.loc 1 331 2 is_stmt 1 view .LVU266
 992              	.LVL72:
 993              	.LBB28:
 994              	.LBI28:
 995              		.file 4 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h"
   1:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** /**
   2:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   ******************************************************************************
   3:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @file    stm32l1xx_ll_gpio.h
   4:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @author  MCD Application Team
   5:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @brief   Header file of GPIO LL module.
   6:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   ******************************************************************************
   7:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @attention
   8:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *
   9:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * <h2><center>&copy; Copyright (c) 2017 STMicroelectronics.
  10:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * All rights reserved.</center></h2>
  11:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *
  12:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * the "License"; You may not use this file except in compliance with the
  14:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * License. You may obtain a copy of the License at:
  15:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *
  17:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   ******************************************************************************
  18:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   */
  19:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** 
  20:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  21:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** #ifndef __STM32L1xx_LL_GPIO_H
  22:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** #define __STM32L1xx_LL_GPIO_H
  23:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** 
  24:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** #ifdef __cplusplus
  25:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** extern "C" {
  26:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** #endif
  27:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** 
  28:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** /* Includes ------------------------------------------------------------------*/
  29:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** #include "stm32l1xx.h"
  30:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** 
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 74


  31:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** /** @addtogroup STM32L1xx_LL_Driver
  32:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @{
  33:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   */
  34:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** 
  35:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** #if defined (GPIOA) || defined (GPIOB) || defined (GPIOC) || defined (GPIOD) || defined (GPIOE) || 
  36:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** 
  37:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** /** @defgroup GPIO_LL GPIO
  38:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @{
  39:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   */
  40:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** 
  41:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** /* Private types -------------------------------------------------------------*/
  42:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** /* Private variables ---------------------------------------------------------*/
  43:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** /* Private constants ---------------------------------------------------------*/
  44:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** /* Private macros ------------------------------------------------------------*/
  45:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** #if defined(USE_FULL_LL_DRIVER)
  46:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** /** @defgroup GPIO_LL_Private_Macros GPIO Private Macros
  47:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @{
  48:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   */
  49:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** 
  50:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** /**
  51:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @}
  52:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   */
  53:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** #endif /*USE_FULL_LL_DRIVER*/
  54:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** 
  55:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** /* Exported types ------------------------------------------------------------*/
  56:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** #if defined(USE_FULL_LL_DRIVER)
  57:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** /** @defgroup GPIO_LL_ES_INIT GPIO Exported Init structures
  58:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @{
  59:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   */
  60:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** 
  61:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** /**
  62:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @brief LL GPIO Init Structure definition
  63:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   */
  64:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** typedef struct
  65:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** {
  66:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   uint32_t Pin;          /*!< Specifies the GPIO pins to be configured.
  67:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****                               This parameter can be any value of @ref GPIO_LL_EC_PIN */
  68:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** 
  69:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   uint32_t Mode;         /*!< Specifies the operating mode for the selected pins.
  70:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_MODE.
  71:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** 
  72:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
  73:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** 
  74:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   uint32_t Speed;        /*!< Specifies the speed for the selected pins.
  75:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_SPEED.
  76:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** 
  77:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
  78:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** 
  79:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   uint32_t OutputType;   /*!< Specifies the operating output type for the selected pins.
  80:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_OUTPUT.
  81:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** 
  82:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
  83:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** 
  84:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   uint32_t Pull;         /*!< Specifies the operating Pull-up/Pull down for the selected pins.
  85:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_PULL.
  86:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** 
  87:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 75


  88:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** 
  89:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   uint32_t Alternate;    /*!< Specifies the Peripheral to be connected to the selected pins.
  90:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_AF.
  91:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** 
  92:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
  93:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** } LL_GPIO_InitTypeDef;
  94:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** 
  95:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** /**
  96:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @}
  97:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   */
  98:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** #endif /* USE_FULL_LL_DRIVER */
  99:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** 
 100:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** /* Exported constants --------------------------------------------------------*/
 101:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** /** @defgroup GPIO_LL_Exported_Constants GPIO Exported Constants
 102:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @{
 103:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   */
 104:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** 
 105:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_PIN PIN
 106:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @{
 107:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   */
 108:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** #define LL_GPIO_PIN_0                      GPIO_BSRR_BS_0 /*!< Select pin 0 */
 109:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** #define LL_GPIO_PIN_1                      GPIO_BSRR_BS_1 /*!< Select pin 1 */
 110:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** #define LL_GPIO_PIN_2                      GPIO_BSRR_BS_2 /*!< Select pin 2 */
 111:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** #define LL_GPIO_PIN_3                      GPIO_BSRR_BS_3 /*!< Select pin 3 */
 112:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** #define LL_GPIO_PIN_4                      GPIO_BSRR_BS_4 /*!< Select pin 4 */
 113:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** #define LL_GPIO_PIN_5                      GPIO_BSRR_BS_5 /*!< Select pin 5 */
 114:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** #define LL_GPIO_PIN_6                      GPIO_BSRR_BS_6 /*!< Select pin 6 */
 115:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** #define LL_GPIO_PIN_7                      GPIO_BSRR_BS_7 /*!< Select pin 7 */
 116:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** #define LL_GPIO_PIN_8                      GPIO_BSRR_BS_8 /*!< Select pin 8 */
 117:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** #define LL_GPIO_PIN_9                      GPIO_BSRR_BS_9 /*!< Select pin 9 */
 118:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** #define LL_GPIO_PIN_10                     GPIO_BSRR_BS_10 /*!< Select pin 10 */
 119:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** #define LL_GPIO_PIN_11                     GPIO_BSRR_BS_11 /*!< Select pin 11 */
 120:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** #define LL_GPIO_PIN_12                     GPIO_BSRR_BS_12 /*!< Select pin 12 */
 121:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** #define LL_GPIO_PIN_13                     GPIO_BSRR_BS_13 /*!< Select pin 13 */
 122:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** #define LL_GPIO_PIN_14                     GPIO_BSRR_BS_14 /*!< Select pin 14 */
 123:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** #define LL_GPIO_PIN_15                     GPIO_BSRR_BS_15 /*!< Select pin 15 */
 124:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** #define LL_GPIO_PIN_ALL                    (GPIO_BSRR_BS_0 | GPIO_BSRR_BS_1  | GPIO_BSRR_BS_2  | \
 125:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****                                            GPIO_BSRR_BS_3  | GPIO_BSRR_BS_4  | GPIO_BSRR_BS_5  | \
 126:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****                                            GPIO_BSRR_BS_6  | GPIO_BSRR_BS_7  | GPIO_BSRR_BS_8  | \
 127:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****                                            GPIO_BSRR_BS_9  | GPIO_BSRR_BS_10 | GPIO_BSRR_BS_11 | \
 128:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****                                            GPIO_BSRR_BS_12 | GPIO_BSRR_BS_13 | GPIO_BSRR_BS_14 | \
 129:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****                                            GPIO_BSRR_BS_15) /*!< Select all pins */
 130:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** /**
 131:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @}
 132:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   */
 133:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** 
 134:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_MODE Mode
 135:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @{
 136:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   */
 137:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** #define LL_GPIO_MODE_INPUT                 (0x00000000U) /*!< Select input mode */
 138:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** #define LL_GPIO_MODE_OUTPUT                GPIO_MODER_MODER0_0  /*!< Select output mode */
 139:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** #define LL_GPIO_MODE_ALTERNATE             GPIO_MODER_MODER0_1  /*!< Select alternate function mode
 140:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** #define LL_GPIO_MODE_ANALOG                GPIO_MODER_MODER0    /*!< Select analog mode */
 141:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** /**
 142:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @}
 143:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   */
 144:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** 
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 76


 145:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_OUTPUT Output Type
 146:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @{
 147:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   */
 148:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** #define LL_GPIO_OUTPUT_PUSHPULL            (0x00000000U) /*!< Select push-pull as output type */
 149:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** #define LL_GPIO_OUTPUT_OPENDRAIN           GPIO_OTYPER_OT_0 /*!< Select open-drain as output type *
 150:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** /**
 151:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @}
 152:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   */
 153:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** 
 154:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_SPEED Output Speed
 155:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @{
 156:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   */
 157:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** #define LL_GPIO_SPEED_FREQ_LOW             (0x00000000U) /*!< Select I/O low output speed    */
 158:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** #define LL_GPIO_SPEED_FREQ_MEDIUM          GPIO_OSPEEDER_OSPEEDR0_0 /*!< Select I/O medium output s
 159:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** #define LL_GPIO_SPEED_FREQ_HIGH            GPIO_OSPEEDER_OSPEEDR0_1 /*!< Select I/O fast output spe
 160:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** #define LL_GPIO_SPEED_FREQ_VERY_HIGH       GPIO_OSPEEDER_OSPEEDR0   /*!< Select I/O high output spe
 161:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** /**
 162:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @}
 163:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   */
 164:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** 
 165:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_PULL Pull Up Pull Down
 166:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @{
 167:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   */
 168:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** #define LL_GPIO_PULL_NO                    (0x00000000U) /*!< Select I/O no pull */
 169:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** #define LL_GPIO_PULL_UP                    GPIO_PUPDR_PUPDR0_0 /*!< Select I/O pull up */
 170:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** #define LL_GPIO_PULL_DOWN                  GPIO_PUPDR_PUPDR0_1 /*!< Select I/O pull down */
 171:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** /**
 172:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @}
 173:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   */
 174:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** 
 175:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_AF Alternate Function
 176:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @{
 177:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   */
 178:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** #define LL_GPIO_AF_0                       (0x0000000U) /*!< Select alternate function 0 */
 179:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** #define LL_GPIO_AF_1                       (0x0000001U) /*!< Select alternate function 1 */
 180:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** #define LL_GPIO_AF_2                       (0x0000002U) /*!< Select alternate function 2 */
 181:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** #define LL_GPIO_AF_3                       (0x0000003U) /*!< Select alternate function 3 */
 182:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** #define LL_GPIO_AF_4                       (0x0000004U) /*!< Select alternate function 4 */
 183:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** #define LL_GPIO_AF_5                       (0x0000005U) /*!< Select alternate function 5 */
 184:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** #define LL_GPIO_AF_6                       (0x0000006U) /*!< Select alternate function 6 */
 185:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** #define LL_GPIO_AF_7                       (0x0000007U) /*!< Select alternate function 7 */
 186:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** #define LL_GPIO_AF_8                       (0x0000008U) /*!< Select alternate function 8 */
 187:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** #define LL_GPIO_AF_9                       (0x0000009U) /*!< Select alternate function 9 */
 188:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** #define LL_GPIO_AF_10                      (0x000000AU) /*!< Select alternate function 10 */
 189:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** #define LL_GPIO_AF_11                      (0x000000BU) /*!< Select alternate function 11 */
 190:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** #define LL_GPIO_AF_12                      (0x000000CU) /*!< Select alternate function 12 */
 191:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** #define LL_GPIO_AF_13                      (0x000000DU) /*!< Select alternate function 13 */
 192:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** #define LL_GPIO_AF_14                      (0x000000EU) /*!< Select alternate function 14 */
 193:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** #define LL_GPIO_AF_15                      (0x000000FU) /*!< Select alternate function 15 */
 194:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** /**
 195:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @}
 196:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   */
 197:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** 
 198:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** /**
 199:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @}
 200:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   */
 201:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** 
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 77


 202:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** /* Exported macro ------------------------------------------------------------*/
 203:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** /** @defgroup GPIO_LL_Exported_Macros GPIO Exported Macros
 204:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @{
 205:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   */
 206:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** 
 207:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** /** @defgroup GPIO_LL_EM_WRITE_READ Common Write and read registers Macros
 208:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @{
 209:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   */
 210:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** 
 211:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** /**
 212:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @brief  Write a value in GPIO register
 213:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @param  __INSTANCE__ GPIO Instance
 214:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @param  __REG__ Register to be written
 215:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @param  __VALUE__ Value to be written in the register
 216:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @retval None
 217:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   */
 218:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** #define LL_GPIO_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALU
 219:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** 
 220:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** /**
 221:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @brief  Read a value in GPIO register
 222:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @param  __INSTANCE__ GPIO Instance
 223:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @param  __REG__ Register to be read
 224:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @retval Register value
 225:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   */
 226:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** #define LL_GPIO_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
 227:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** /**
 228:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @}
 229:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   */
 230:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** 
 231:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** /**
 232:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @}
 233:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   */
 234:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** 
 235:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** /* Exported functions --------------------------------------------------------*/
 236:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** /** @defgroup GPIO_LL_Exported_Functions GPIO Exported Functions
 237:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @{
 238:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   */
 239:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** 
 240:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** /** @defgroup GPIO_LL_EF_Port_Configuration Port Configuration
 241:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @{
 242:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   */
 243:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** 
 244:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** /**
 245:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @brief  Configure gpio mode for a dedicated pin on dedicated port.
 246:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @note   I/O mode can be Input mode, General purpose output, Alternate function mode or Analog.
 247:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 248:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @rmtoll MODER        MODEy         LL_GPIO_SetPinMode
 249:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 250:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 251:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 252:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 253:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 254:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 255:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 256:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 257:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 258:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 78


 259:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 260:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 261:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 262:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 263:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 264:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 265:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 266:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 267:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @param  Mode This parameter can be one of the following values:
 268:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_INPUT
 269:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_OUTPUT
 270:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_ALTERNATE
 271:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_ANALOG
 272:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @retval None
 273:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   */
 274:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
 275:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** {
 276:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(
 277:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** }
 278:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** 
 279:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** /**
 280:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @brief  Return gpio mode for a dedicated pin on dedicated port.
 281:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @note   I/O mode can be Input mode, General purpose output, Alternate function mode or Analog.
 282:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 283:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @rmtoll MODER        MODEy         LL_GPIO_GetPinMode
 284:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 285:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 286:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 287:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 288:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 289:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 290:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 291:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 292:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 293:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 294:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 295:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 296:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 297:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 298:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 299:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 300:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 301:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 302:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 303:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_INPUT
 304:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_OUTPUT
 305:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_ALTERNATE
 306:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_ANALOG
 307:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   */
 308:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin)
 309:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** {
 310:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->MODER,
 311:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****                              (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U))) >> (POSITION_VAL(Pin)
 312:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** }
 313:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** 
 314:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** /**
 315:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @brief  Configure gpio output type for several pins on dedicated port.
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 79


 316:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @note   Output type as to be set when gpio pin is in output or
 317:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         alternate modes. Possible type are Push-pull or Open-drain.
 318:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @rmtoll OTYPER       OTy           LL_GPIO_SetPinOutputType
 319:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 320:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 321:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 322:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 323:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 324:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 325:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 326:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 327:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 328:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 329:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 330:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 331:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 332:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 333:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 334:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 335:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 336:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 337:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 338:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @param  OutputType This parameter can be one of the following values:
 339:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
 340:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
 341:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @retval None
 342:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   */
 343:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t Outpu
 344:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** {
 345:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 346:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** }
 347:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** 
 348:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** /**
 349:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @brief  Return gpio output type for several pins on dedicated port.
 350:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @note   Output type as to be set when gpio pin is in output or
 351:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         alternate modes. Possible type are Push-pull or Open-drain.
 352:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 353:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @rmtoll OTYPER       OTy           LL_GPIO_GetPinOutputType
 354:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 355:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 356:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 357:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 358:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 359:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 360:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 361:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 362:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 363:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 364:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 365:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 366:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 367:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 368:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 369:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 370:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 371:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 372:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 80


 373:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 374:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
 375:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
 376:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   */
 377:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t Pin)
 378:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** {
 379:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->OTYPER, Pin) >> POSITION_VAL(Pin));
 380:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** }
 381:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** 
 382:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** /**
 383:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @brief  Configure gpio speed for a dedicated pin on dedicated port.
 384:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @note   I/O speed can be Low, Medium, Fast or High speed.
 385:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 386:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @note   Refer to datasheet for frequency specifications and the power
 387:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         supply and load conditions for each speed.
 388:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @rmtoll OSPEEDR      OSPEEDy       LL_GPIO_SetPinSpeed
 389:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 390:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 391:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 392:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 393:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 394:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 395:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 396:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 397:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 398:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 399:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 400:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 401:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 402:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 403:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 404:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 405:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 406:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 407:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @param  Speed This parameter can be one of the following values:
 408:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_LOW
 409:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM
 410:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
 411:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
 412:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @retval None
 413:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   */
 414:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
 415:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** {
 416:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 417:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****              (Speed << (POSITION_VAL(Pin) * 2U)));
 418:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** }
 419:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** 
 420:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** /**
 421:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @brief  Return gpio speed for a dedicated pin on dedicated port.
 422:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @note   I/O speed can be Low, Medium, Fast or High speed.
 423:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 424:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @note   Refer to datasheet for frequency specifications and the power
 425:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         supply and load conditions for each speed.
 426:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @rmtoll OSPEEDR      OSPEEDy       LL_GPIO_GetPinSpeed
 427:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 428:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 429:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 81


 430:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 431:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 432:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 433:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 434:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 435:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 436:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 437:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 438:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 439:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 440:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 441:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 442:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 443:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 444:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 445:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 446:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_LOW
 447:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM
 448:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
 449:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
 450:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   */
 451:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin)
 452:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** {
 453:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->OSPEEDR,
 454:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****                              (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U))) >> (POSITION_VAL
 455:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** }
 456:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** 
 457:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** /**
 458:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @brief  Configure gpio pull-up or pull-down for a dedicated pin on a dedicated port.
 459:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 460:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @rmtoll PUPDR        PUPDy         LL_GPIO_SetPinPull
 461:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 462:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 463:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 464:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 465:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 466:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 467:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 468:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 469:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 470:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 471:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 472:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 473:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 474:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 475:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 476:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 477:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 478:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 479:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @param  Pull This parameter can be one of the following values:
 480:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_NO
 481:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_UP
 482:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_DOWN
 483:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @retval None
 484:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   */
 485:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
 486:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** {
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 82


 487:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(
 488:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** }
 489:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** 
 490:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** /**
 491:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @brief  Return gpio pull-up or pull-down for a dedicated pin on a dedicated port
 492:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 493:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @rmtoll PUPDR        PUPDy         LL_GPIO_GetPinPull
 494:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 495:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 496:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 497:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 498:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 499:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 500:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 501:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 502:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 503:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 504:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 505:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 506:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 507:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 508:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 509:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 510:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 511:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 512:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 513:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_NO
 514:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_UP
 515:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_DOWN
 516:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   */
 517:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin)
 518:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** {
 519:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->PUPDR,
 520:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****                              (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U))) >> (POSITION_VAL(Pin)
 521:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** }
 522:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** 
 523:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** /**
 524:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @brief  Configure gpio alternate function of a dedicated pin from 0 to 7 for a dedicated port.
 525:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @note   Possible values are from AF0 to AF15 depending on target.
 526:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 527:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @rmtoll AFRL         AFSELy        LL_GPIO_SetAFPin_0_7
 528:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 529:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 530:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 531:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 532:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 533:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 534:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 535:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 536:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 537:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 538:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @param  Alternate This parameter can be one of the following values:
 539:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_0
 540:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_1
 541:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_2
 542:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_3
 543:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_4
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 83


 544:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_5
 545:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_6
 546:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_7
 547:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_8
 548:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_9
 549:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_10
 550:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_11
 551:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_12
 552:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_13
 553:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_14
 554:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_15
 555:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @retval None
 556:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   */
 557:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
 558:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** {
 559:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 560:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****              (Alternate << (POSITION_VAL(Pin) * 4U)));
 561:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** }
 562:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** 
 563:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** /**
 564:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @brief  Return gpio alternate function of a dedicated pin from 0 to 7 for a dedicated port.
 565:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @rmtoll AFRL         AFSELy        LL_GPIO_GetAFPin_0_7
 566:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 567:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 568:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 569:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 570:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 571:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 572:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 573:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 574:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 575:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 576:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 577:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_0
 578:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_1
 579:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_2
 580:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_3
 581:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_4
 582:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_5
 583:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_6
 584:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_7
 585:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_8
 586:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_9
 587:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_10
 588:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_11
 589:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_12
 590:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_13
 591:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_14
 592:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_15
 593:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   */
 594:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin)
 595:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** {
 596:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->AFR[0],
 597:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****                              (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U))) >> (POSITION_VAL(Pin) 
 598:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** }
 599:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** 
 600:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** /**
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 84


 601:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @brief  Configure gpio alternate function of a dedicated pin from 8 to 15 for a dedicated port.
 602:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @note   Possible values are from AF0 to AF15 depending on target.
 603:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 604:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @rmtoll AFRH         AFSELy        LL_GPIO_SetAFPin_8_15
 605:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 606:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 607:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 608:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 609:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 610:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 611:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 612:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 613:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 614:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 615:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @param  Alternate This parameter can be one of the following values:
 616:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_0
 617:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_1
 618:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_2
 619:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_3
 620:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_4
 621:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_5
 622:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_6
 623:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_7
 624:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_8
 625:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_9
 626:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_10
 627:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_11
 628:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_12
 629:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_13
 630:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_14
 631:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_15
 632:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @retval None
 633:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   */
 634:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
 635:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** {
 636:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 637:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****              (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
 638:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** }
 639:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** 
 640:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** /**
 641:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @brief  Return gpio alternate function of a dedicated pin from 8 to 15 for a dedicated port.
 642:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @note   Possible values are from AF0 to AF15 depending on target.
 643:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @rmtoll AFRH         AFSELy        LL_GPIO_GetAFPin_8_15
 644:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 645:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 646:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 647:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 648:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 649:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 650:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 651:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 652:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 653:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 654:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 655:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_0
 656:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_1
 657:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_2
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 85


 658:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_3
 659:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_4
 660:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_5
 661:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_6
 662:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_7
 663:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_8
 664:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_9
 665:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_10
 666:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_11
 667:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_12
 668:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_13
 669:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_14
 670:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_15
 671:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   */
 672:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin)
 673:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** {
 674:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->AFR[1],
 675:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****                              (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U))) >> (POSITION_VAL
 676:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** }
 677:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** 
 678:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** 
 679:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** /**
 680:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @brief  Lock configuration of several pins for a dedicated port.
 681:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @note   When the lock sequence has been applied on a port bit, the
 682:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         value of this port bit can no longer be modified until the
 683:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         next reset.
 684:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @note   Each lock bit freezes a specific configuration register
 685:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         (control and alternate function registers).
 686:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @rmtoll LCKR         LCKK          LL_GPIO_LockPin
 687:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 688:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 689:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 690:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 691:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 692:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 693:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 694:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 695:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 696:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 697:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 698:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 699:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 700:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 701:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 702:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 703:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 704:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 705:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 706:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @retval None
 707:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   */
 708:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_LockPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 709:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** {
 710:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   __IO uint32_t temp;
 711:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 712:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   WRITE_REG(GPIOx->LCKR, PinMask);
 713:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 714:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   /* Read LCKK register. This read is mandatory to complete key lock sequence */
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 86


 715:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   temp = READ_REG(GPIOx->LCKR);
 716:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   (void) temp;
 717:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** }
 718:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** 
 719:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** /**
 720:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @brief  Return 1 if all pins passed as parameter, of a dedicated port, are locked. else Return 
 721:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @rmtoll LCKR         LCKy          LL_GPIO_IsPinLocked
 722:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 723:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 724:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 725:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 726:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 727:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 728:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 729:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 730:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 731:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 732:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 733:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 734:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 735:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 736:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 737:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 738:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 739:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 740:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 741:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @retval State of bit (1 or 0).
 742:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   */
 743:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_IsPinLocked(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 744:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** {
 745:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   return (READ_BIT(GPIOx->LCKR, PinMask) == (PinMask));
 746:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** }
 747:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** 
 748:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** /**
 749:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @brief  Return 1 if one of the pin of a dedicated port is locked. else return 0.
 750:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @rmtoll LCKR         LCKK          LL_GPIO_IsAnyPinLocked
 751:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 752:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @retval State of bit (1 or 0).
 753:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   */
 754:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_IsAnyPinLocked(GPIO_TypeDef *GPIOx)
 755:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** {
 756:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   return (READ_BIT(GPIOx->LCKR, GPIO_LCKR_LCKK) == (GPIO_LCKR_LCKK));
 757:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** }
 758:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** 
 759:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** /**
 760:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @}
 761:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   */
 762:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** 
 763:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** /** @defgroup GPIO_LL_EF_Data_Access Data Access
 764:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @{
 765:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   */
 766:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** 
 767:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** /**
 768:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @brief  Return full input data register value for a dedicated port.
 769:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @rmtoll IDR          IDy           LL_GPIO_ReadInputPort
 770:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 771:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @retval Input data register value of port
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 87


 772:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   */
 773:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_ReadInputPort(GPIO_TypeDef *GPIOx)
 774:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** {
 775:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   return (uint32_t)(READ_REG(GPIOx->IDR));
 776:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** }
 777:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** 
 778:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** /**
 779:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @brief  Return if input data level for several pins of dedicated port is high or low.
 780:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @rmtoll IDR          IDy           LL_GPIO_IsInputPinSet
 781:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 782:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 783:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 784:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 785:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 786:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 787:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 788:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 789:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 790:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 791:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 792:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 793:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 794:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 795:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 796:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 797:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 798:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 799:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 800:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   * @retval State of bit (1 or 0).
 801:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   */
 802:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_IsInputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 996              		.loc 4 802 26 view .LVU267
 997              	.LBB29:
 803:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** {
 804:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h ****   return (READ_BIT(GPIOx->IDR, PinMask) == (PinMask));
 998              		.loc 4 804 3 view .LVU268
 999              		.loc 4 804 11 is_stmt 0 view .LVU269
 1000 000e 064A     		ldr	r2, .L93+4
 1001 0010 1269     		ldr	r2, [r2, #16]
 1002              		.loc 4 804 41 view .LVU270
 1003 0012 C2F30012 		ubfx	r2, r2, #4, #1
 1004              	.LVL73:
 1005              		.loc 4 804 41 view .LVU271
 1006              	.LBE29:
 1007              	.LBE28:
 1008              		.loc 1 331 24 view .LVU272
 1009 0016 1A73     		strb	r2, [r3, #12]
 332:user/src/mfd_io.c **** 
 333:user/src/mfd_io.c **** 	resetMisoStopwatch();
 1010              		.loc 1 333 2 is_stmt 1 view .LVU273
 1011 0018 FFF7FEFF 		bl	resetMisoStopwatch
 1012              	.LVL74:
 334:user/src/mfd_io.c **** 
 335:user/src/mfd_io.c **** 	misoPinChange = false;
 1013              		.loc 1 335 2 view .LVU274
 1014              		.loc 1 335 16 is_stmt 0 view .LVU275
 1015 001c 034B     		ldr	r3, .L93+8
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 88


 1016 001e 1C70     		strb	r4, [r3]
 336:user/src/mfd_io.c **** }
 1017              		.loc 1 336 1 view .LVU276
 1018 0020 10BD     		pop	{r4, pc}
 1019              	.L94:
 1020 0022 00BF     		.align	2
 1021              	.L93:
 1022 0024 00000000 		.word	misoData
 1023 0028 00040240 		.word	1073873920
 1024 002c 00000000 		.word	misoPinChange
 1025              		.cfi_endproc
 1026              	.LFE844:
 1028              		.section	.text.enableMisoDataHandler,"ax",%progbits
 1029              		.align	1
 1030              		.global	enableMisoDataHandler
 1031              		.syntax unified
 1032              		.thumb
 1033              		.thumb_func
 1034              		.fpu softvfp
 1036              	enableMisoDataHandler:
 1037              	.LVL75:
 1038              	.LFB847:
 337:user/src/mfd_io.c **** 
 338:user/src/mfd_io.c **** void misoDataHandler(void)
 339:user/src/mfd_io.c **** {
 340:user/src/mfd_io.c **** 	uint8_t data[DIN_PACKET_BYTES_NUMBER];
 341:user/src/mfd_io.c **** 	uint8_t packetDataToAdd[1];
 342:user/src/mfd_io.c **** 
 343:user/src/mfd_io.c **** 	if (misoData.isEnabled)
 344:user/src/mfd_io.c **** 	{
 345:user/src/mfd_io.c **** 		uint32_t currentTime = getMisoStopwatchTimerValue();
 346:user/src/mfd_io.c **** 		if (misoData.state == DIN_DATA_LOW)
 347:user/src/mfd_io.c **** 		{
 348:user/src/mfd_io.c **** 			if (currentTime > DIN_EOF_US)
 349:user/src/mfd_io.c **** 			{
 350:user/src/mfd_io.c **** 				stopMisoStopwatch();
 351:user/src/mfd_io.c **** 
 352:user/src/mfd_io.c **** 				data[0] = (uint8_t)((misoData.data) & 0xFFUL);
 353:user/src/mfd_io.c **** 				data[1] = (uint8_t)((misoData.data >> 8) & 0xFFUL);
 354:user/src/mfd_io.c **** 				data[2] = (uint8_t)((misoData.data >> 16) & 0xFFUL);
 355:user/src/mfd_io.c **** 				data[3] = (uint8_t)((misoData.data >> 24) & 0xFFUL);
 356:user/src/mfd_io.c **** 
 357:user/src/mfd_io.c **** 				initMisoData();
 358:user/src/mfd_io.c **** 				misoData.isEnabled = true;
 359:user/src/mfd_io.c **** 				
 360:user/src/mfd_io.c **** 				if ((data[0] == DIN_BYTE_0_VALUE) && (data[1] == DIN_BYTE_1_VALUE))
 361:user/src/mfd_io.c **** 				{
 362:user/src/mfd_io.c **** 					if (data[2] == _invertByte(data[3]))
 363:user/src/mfd_io.c **** 					{
 364:user/src/mfd_io.c **** 						packetDataToAdd[0] = CDC_MODE_ACK;
 365:user/src/mfd_io.c **** 						ring_buffer_put(&mosiBuff, packetDataToAdd, 1);
 366:user/src/mfd_io.c **** 
 367:user/src/mfd_io.c **** 						_handleMisoAction(data[2]);
 368:user/src/mfd_io.c **** 					}
 369:user/src/mfd_io.c **** 					else
 370:user/src/mfd_io.c **** 					{
 371:user/src/mfd_io.c **** 						_reportMisoDataError("ERROR: MISO data byte 3 and 4 are not inverted.");
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 89


 372:user/src/mfd_io.c **** 					}
 373:user/src/mfd_io.c **** 				}
 374:user/src/mfd_io.c **** 				else
 375:user/src/mfd_io.c **** 				{
 376:user/src/mfd_io.c **** 					_reportMisoDataError("ERROR: MISO data byte 1 and 2 are not as expected.");
 377:user/src/mfd_io.c **** 				}
 378:user/src/mfd_io.c **** 				
 379:user/src/mfd_io.c **** 			}
 380:user/src/mfd_io.c **** 		}
 381:user/src/mfd_io.c **** 		if (currentTime > 65500)
 382:user/src/mfd_io.c **** 		{
 383:user/src/mfd_io.c **** 			_reportMisoDataError("ERROR: misoStopwatch will overflow.");
 384:user/src/mfd_io.c **** 		}
 385:user/src/mfd_io.c **** 	}
 386:user/src/mfd_io.c **** }
 387:user/src/mfd_io.c **** 
 388:user/src/mfd_io.c **** void _handleMisoAction(uint8_t action)
 389:user/src/mfd_io.c **** {
 390:user/src/mfd_io.c **** 	uint8_t packetDataToAdd[1];
 391:user/src/mfd_io.c **** 	switch (action)
 392:user/src/mfd_io.c **** 	{
 393:user/src/mfd_io.c **** 	case RADIO_CMD_CONFIRM: // received after any command
 394:user/src/mfd_io.c **** 		printString("0");
 395:user/src/mfd_io.c **** 		packetDataToAdd[0] = mosiData.mode; // do not change mode, just put it back in buffer
 396:user/src/mfd_io.c **** 		ring_buffer_put(&mosiBuff, packetDataToAdd, 1);
 397:user/src/mfd_io.c **** 		break;
 398:user/src/mfd_io.c **** 	
 399:user/src/mfd_io.c **** 	case RADIO_CMD_INIT: 
 400:user/src/mfd_io.c **** 		printString("1");
 401:user/src/mfd_io.c **** 
 402:user/src/mfd_io.c **** 		if(mosiLowLevelData.isEnabled)
 403:user/src/mfd_io.c **** 		{ // "disable"
 404:user/src/mfd_io.c **** 			printString("O");
 405:user/src/mfd_io.c **** 			packetDataToAdd[0] = CDC_MODE_IDLE;
 406:user/src/mfd_io.c **** 			mosiData.state = CDC_STATE_NOT_INITIALIZED;
 407:user/src/mfd_io.c **** 		}
 408:user/src/mfd_io.c **** 		else
 409:user/src/mfd_io.c **** 		{ // "enable"
 410:user/src/mfd_io.c **** 			printString("i");
 411:user/src/mfd_io.c **** 			packetDataToAdd[0] = CDC_MODE_BUSY;
 412:user/src/mfd_io.c **** 			mosiData.state = CDC_STATE_INITIALIZED;
 413:user/src/mfd_io.c **** 		}
 414:user/src/mfd_io.c **** 		ring_buffer_put(&mosiBuff, packetDataToAdd, 1);
 415:user/src/mfd_io.c **** 		break;
 416:user/src/mfd_io.c **** 
 417:user/src/mfd_io.c **** 	case RADIO_CMD_PLAY:
 418:user/src/mfd_io.c **** 		printString("2");
 419:user/src/mfd_io.c **** 		packetDataToAdd[0] = CDC_MODE_PLAY;
 420:user/src/mfd_io.c **** 		ring_buffer_put(&mosiBuff, packetDataToAdd, 1);
 421:user/src/mfd_io.c **** 		mosiData.state = CDC_STATE_PLAYING;
 422:user/src/mfd_io.c **** 		break;
 423:user/src/mfd_io.c **** 
 424:user/src/mfd_io.c **** 	case RADIO_CMD_PAUSE_MUTE:
 425:user/src/mfd_io.c **** 		printString("3");
 426:user/src/mfd_io.c **** 		packetDataToAdd[0] = CDC_MODE_BUSY;
 427:user/src/mfd_io.c **** 		ring_buffer_put(&mosiBuff, packetDataToAdd, 1);
 428:user/src/mfd_io.c **** 		mosiData.state = CDC_STATE_BUSY;
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 90


 429:user/src/mfd_io.c **** 		break;
 430:user/src/mfd_io.c **** 
 431:user/src/mfd_io.c **** 	case RADIO_CMD_NEXT:
 432:user/src/mfd_io.c **** 		printString("4");
 433:user/src/mfd_io.c **** 		packetDataToAdd[0] = mosiData.mode; // do not change mode, just put it back in buffer
 434:user/src/mfd_io.c **** 		ring_buffer_put(&mosiBuff, packetDataToAdd, 1);
 435:user/src/mfd_io.c **** 		
 436:user/src/mfd_io.c **** 		addBluetoothAction(BT_ACT_NEXT);
 437:user/src/mfd_io.c **** 		break;
 438:user/src/mfd_io.c **** 
 439:user/src/mfd_io.c **** 	case RADIO_CMD_PREVIOUS:
 440:user/src/mfd_io.c **** 		printString("5");
 441:user/src/mfd_io.c **** 		packetDataToAdd[0] = mosiData.mode; // do not change mode, just put it back in buffer
 442:user/src/mfd_io.c **** 		ring_buffer_put(&mosiBuff, packetDataToAdd, 1);
 443:user/src/mfd_io.c **** 		
 444:user/src/mfd_io.c **** 		addBluetoothAction(BT_ACT_PREV);
 445:user/src/mfd_io.c **** 		break;
 446:user/src/mfd_io.c **** 
 447:user/src/mfd_io.c **** 	case RADIO_CMD_FFW:
 448:user/src/mfd_io.c **** 		printString("6");
 449:user/src/mfd_io.c **** 	
 450:user/src/mfd_io.c **** 		mosiData.isSendingDeckInfo = true;  //start sending DECK info at the very beginning
 451:user/src/mfd_io.c **** 		mosiData.cdIndexCount = 0;
 452:user/src/mfd_io.c **** 		mosiData.state = CDC_STATE_SENDING_CD_INFO;
 453:user/src/mfd_io.c **** 
 454:user/src/mfd_io.c **** 		addBluetoothAction(BT_ACT_PLAY_PAUSE);
 455:user/src/mfd_io.c **** 		break;
 456:user/src/mfd_io.c **** 
 457:user/src/mfd_io.c **** 	case RADIO_CMD_FBW:
 458:user/src/mfd_io.c **** 		printString("7");
 459:user/src/mfd_io.c **** 		break;
 460:user/src/mfd_io.c **** 
 461:user/src/mfd_io.c **** 	default:
 462:user/src/mfd_io.c **** 		// what about just plain ignore?
 463:user/src/mfd_io.c **** 		_reportMisoDataError("Unknown received MISO data.");
 464:user/src/mfd_io.c **** 		break;
 465:user/src/mfd_io.c **** 	}
 466:user/src/mfd_io.c **** }
 467:user/src/mfd_io.c **** 
 468:user/src/mfd_io.c **** void enableMisoDataHandler(bool state)
 469:user/src/mfd_io.c **** {
 1039              		.loc 1 469 1 is_stmt 1 view -0
 1040              		.cfi_startproc
 1041              		@ args = 0, pretend = 0, frame = 0
 1042              		@ frame_needed = 0, uses_anonymous_args = 0
 1043              		.loc 1 469 1 is_stmt 0 view .LVU278
 1044 0000 10B5     		push	{r4, lr}
 1045              	.LCFI12:
 1046              		.cfi_def_cfa_offset 8
 1047              		.cfi_offset 4, -8
 1048              		.cfi_offset 14, -4
 470:user/src/mfd_io.c **** 	if (state)
 1049              		.loc 1 470 2 is_stmt 1 view .LVU279
 1050              		.loc 1 470 5 is_stmt 0 view .LVU280
 1051 0002 0446     		mov	r4, r0
 1052 0004 38B1     		cbz	r0, .L96
 471:user/src/mfd_io.c **** 	{
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 91


 472:user/src/mfd_io.c **** 		initMisoData();
 1053              		.loc 1 472 3 is_stmt 1 view .LVU281
 1054 0006 FFF7FEFF 		bl	initMisoData
 1055              	.LVL76:
 1056              	.L97:
 473:user/src/mfd_io.c **** 	}
 474:user/src/mfd_io.c **** 	else
 475:user/src/mfd_io.c **** 	{
 476:user/src/mfd_io.c **** 		stopMisoStopwatch();
 477:user/src/mfd_io.c **** 	}
 478:user/src/mfd_io.c **** 	misoData.isEnabled = state;
 1057              		.loc 1 478 2 view .LVU282
 1058              		.loc 1 478 21 is_stmt 0 view .LVU283
 1059 000a 044B     		ldr	r3, .L99
 1060 000c 1C70     		strb	r4, [r3]
 479:user/src/mfd_io.c **** 	misoPinChange = false;
 1061              		.loc 1 479 2 is_stmt 1 view .LVU284
 1062              		.loc 1 479 16 is_stmt 0 view .LVU285
 1063 000e 044B     		ldr	r3, .L99+4
 1064 0010 0022     		movs	r2, #0
 1065 0012 1A70     		strb	r2, [r3]
 480:user/src/mfd_io.c **** }
 1066              		.loc 1 480 1 view .LVU286
 1067 0014 10BD     		pop	{r4, pc}
 1068              	.LVL77:
 1069              	.L96:
 476:user/src/mfd_io.c **** 	}
 1070              		.loc 1 476 3 is_stmt 1 view .LVU287
 1071 0016 FFF7FEFF 		bl	stopMisoStopwatch
 1072              	.LVL78:
 476:user/src/mfd_io.c **** 	}
 1073              		.loc 1 476 3 is_stmt 0 view .LVU288
 1074 001a F6E7     		b	.L97
 1075              	.L100:
 1076              		.align	2
 1077              	.L99:
 1078 001c 00000000 		.word	misoData
 1079 0020 00000000 		.word	misoPinChange
 1080              		.cfi_endproc
 1081              	.LFE847:
 1083              		.section	.text.notifyPinChange,"ax",%progbits
 1084              		.align	1
 1085              		.global	notifyPinChange
 1086              		.syntax unified
 1087              		.thumb
 1088              		.thumb_func
 1089              		.fpu softvfp
 1091              	notifyPinChange:
 1092              	.LFB848:
 481:user/src/mfd_io.c **** 
 482:user/src/mfd_io.c **** void notifyPinChange(void)
 483:user/src/mfd_io.c **** {
 1093              		.loc 1 483 1 is_stmt 1 view -0
 1094              		.cfi_startproc
 1095              		@ args = 0, pretend = 0, frame = 0
 1096              		@ frame_needed = 0, uses_anonymous_args = 0
 1097              		@ link register save eliminated.
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 92


 484:user/src/mfd_io.c **** 	// this code is executed in interrupt routine
 485:user/src/mfd_io.c **** 	misoPinChange = true;
 1098              		.loc 1 485 2 view .LVU290
 1099              		.loc 1 485 16 is_stmt 0 view .LVU291
 1100 0000 014B     		ldr	r3, .L102
 1101 0002 0122     		movs	r2, #1
 1102 0004 1A70     		strb	r2, [r3]
 486:user/src/mfd_io.c **** }
 1103              		.loc 1 486 1 view .LVU292
 1104 0006 7047     		bx	lr
 1105              	.L103:
 1106              		.align	2
 1107              	.L102:
 1108 0008 00000000 		.word	misoPinChange
 1109              		.cfi_endproc
 1110              	.LFE848:
 1112              		.section	.text._addBitToData,"ax",%progbits
 1113              		.align	1
 1114              		.global	_addBitToData
 1115              		.syntax unified
 1116              		.thumb
 1117              		.thumb_func
 1118              		.fpu softvfp
 1120              	_addBitToData:
 1121              	.LVL79:
 1122              	.LFB855:
 487:user/src/mfd_io.c **** 
 488:user/src/mfd_io.c **** void misoPinChangeChecker(void)
 489:user/src/mfd_io.c **** {
 490:user/src/mfd_io.c **** 	// why? because I get a lot of interrupts because of spikes on DIN line
 491:user/src/mfd_io.c **** 	// how: once interrupt set 'misoPinChange' variable to True, this function ensure that at majority
 492:user/src/mfd_io.c **** 	uint8_t i;
 493:user/src/mfd_io.c **** 	uint8_t readValue = 0;
 494:user/src/mfd_io.c **** 	uint32_t capTime;
 495:user/src/mfd_io.c **** 
 496:user/src/mfd_io.c **** 	//if (true)
 497:user/src/mfd_io.c **** 	if (misoData.isEnabled)
 498:user/src/mfd_io.c **** 	{
 499:user/src/mfd_io.c **** 		if (misoPinChange)
 500:user/src/mfd_io.c **** 		{
 501:user/src/mfd_io.c **** 			capTime = getMisoStopwatchTimerValue();
 502:user/src/mfd_io.c **** 
 503:user/src/mfd_io.c **** 			for (i = 0; i < DIN_CHANGE_NUM_OF_READS; i++)
 504:user/src/mfd_io.c **** 			{
 505:user/src/mfd_io.c **** 				readValue += LL_GPIO_IsInputPinSet(DIN_GPIO_Port, DIN_Pin);
 506:user/src/mfd_io.c **** 			}
 507:user/src/mfd_io.c **** 
 508:user/src/mfd_io.c **** 			if (readValue <= DIN_CHANGE_NUM_OF_READS_LOW_TRESHOLD)
 509:user/src/mfd_io.c **** 			{
 510:user/src/mfd_io.c **** 				if (misoData.lastPinState != 0)
 511:user/src/mfd_io.c **** 				{
 512:user/src/mfd_io.c **** 					misoData.capTime = capTime;
 513:user/src/mfd_io.c **** 					misoPinChangeHandler(0);
 514:user/src/mfd_io.c **** 				}
 515:user/src/mfd_io.c **** 				// else: stable low detected, but previous state is also low.
 516:user/src/mfd_io.c **** 			}
 517:user/src/mfd_io.c **** 			else if (readValue >= DIN_CHANGE_NUM_OF_READS_HIGH_TRESHOLD)
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 93


 518:user/src/mfd_io.c **** 			{
 519:user/src/mfd_io.c **** 				if (misoData.lastPinState != 1)
 520:user/src/mfd_io.c **** 				{
 521:user/src/mfd_io.c **** 					misoData.capTime = capTime;
 522:user/src/mfd_io.c **** 					misoPinChangeHandler(1);
 523:user/src/mfd_io.c **** 				}
 524:user/src/mfd_io.c **** 				// else: stable high detected, but previous state is also high.
 525:user/src/mfd_io.c **** 			}
 526:user/src/mfd_io.c **** 			misoPinChange = false;
 527:user/src/mfd_io.c **** 		}
 528:user/src/mfd_io.c **** 	}
 529:user/src/mfd_io.c **** }
 530:user/src/mfd_io.c **** 
 531:user/src/mfd_io.c **** void misoPinChangeHandler(uint8_t currentPinState)
 532:user/src/mfd_io.c **** {
 533:user/src/mfd_io.c **** 	// time that has passed since first pin change (stored in misoData.capTime in misoPinChangeChecker
 534:user/src/mfd_io.c **** 	switch (misoData.state)
 535:user/src/mfd_io.c **** 	{
 536:user/src/mfd_io.c **** 	case DIN_IDLE:
 537:user/src/mfd_io.c **** 		_IDLE_stateHandler(currentPinState);
 538:user/src/mfd_io.c **** 		break;
 539:user/src/mfd_io.c **** 
 540:user/src/mfd_io.c **** 	case DIN_SOF_HIGH:
 541:user/src/mfd_io.c **** 		_SOF_HIGH_stateHandler(currentPinState);
 542:user/src/mfd_io.c **** 		break;
 543:user/src/mfd_io.c **** 
 544:user/src/mfd_io.c **** 	case DIN_SOF_LOW:
 545:user/src/mfd_io.c **** 		_SOF_LOW_stateHandler(currentPinState);
 546:user/src/mfd_io.c **** 		break;
 547:user/src/mfd_io.c **** 
 548:user/src/mfd_io.c **** 	case DIN_DATA_HIGH:
 549:user/src/mfd_io.c **** 	case DIN_DATA_LOW:
 550:user/src/mfd_io.c **** 		_DATA_stateHandler(currentPinState);
 551:user/src/mfd_io.c **** 		break;
 552:user/src/mfd_io.c **** 
 553:user/src/mfd_io.c **** 	case DIN_EOF:
 554:user/src/mfd_io.c **** 		_reportMisoDataError("ERROR: DIN_EOF state should not occur.");
 555:user/src/mfd_io.c **** 		break;
 556:user/src/mfd_io.c **** 
 557:user/src/mfd_io.c **** 	default:
 558:user/src/mfd_io.c **** 		// invalid state!
 559:user/src/mfd_io.c **** 		_reportMisoDataError("ERROR: Invalid misoData state machine state.");
 560:user/src/mfd_io.c **** 		break;
 561:user/src/mfd_io.c **** 	}
 562:user/src/mfd_io.c **** 
 563:user/src/mfd_io.c **** 	misoData.lastPinState = currentPinState;
 564:user/src/mfd_io.c **** 	
 565:user/src/mfd_io.c **** 	// not completely accurate (processing time), but who cares.
 566:user/src/mfd_io.c **** 	resetMisoStopwatch();
 567:user/src/mfd_io.c **** }
 568:user/src/mfd_io.c **** 
 569:user/src/mfd_io.c **** void _IDLE_stateHandler(uint8_t currentPinState)
 570:user/src/mfd_io.c **** {
 571:user/src/mfd_io.c **** 	if (currentPinState == 1)
 572:user/src/mfd_io.c **** 	{
 573:user/src/mfd_io.c **** 		//printStringLn(" -> SOF_HIGH");
 574:user/src/mfd_io.c **** 		startMisoStopwatch();
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 94


 575:user/src/mfd_io.c **** 		misoData.state = DIN_SOF_HIGH;
 576:user/src/mfd_io.c **** 		misoData.data = 0;
 577:user/src/mfd_io.c **** 	}
 578:user/src/mfd_io.c **** 	else
 579:user/src/mfd_io.c **** 	{
 580:user/src/mfd_io.c **** 		_reportMisoDataError("ERROR: LOW transition at IDLE state: ");
 581:user/src/mfd_io.c **** 	}
 582:user/src/mfd_io.c **** }
 583:user/src/mfd_io.c **** 
 584:user/src/mfd_io.c **** void _SOF_HIGH_stateHandler(uint8_t currentPinState)
 585:user/src/mfd_io.c **** {
 586:user/src/mfd_io.c **** 	if (currentPinState == 0)
 587:user/src/mfd_io.c **** 	{
 588:user/src/mfd_io.c **** 		if ((misoData.capTime > DIN_START_FIELD_HIGH_PULSE_MIN_US) && (misoData.capTime < DIN_START_FIELD
 589:user/src/mfd_io.c **** 		{
 590:user/src/mfd_io.c **** 			// valid SOF HIGH pulse width
 591:user/src/mfd_io.c **** 			//printStringLn(" -> SOF_LOW");
 592:user/src/mfd_io.c **** 			misoData.state = DIN_SOF_LOW;
 593:user/src/mfd_io.c **** 		}
 594:user/src/mfd_io.c **** 		else
 595:user/src/mfd_io.c **** 		{
 596:user/src/mfd_io.c **** 			_reportMisoDataError("ERROR: invalid SOF HIGH pulse width: ");
 597:user/src/mfd_io.c **** 		}
 598:user/src/mfd_io.c **** 	}
 599:user/src/mfd_io.c **** 	else
 600:user/src/mfd_io.c **** 	{
 601:user/src/mfd_io.c **** 		_reportMisoDataError("ERROR: HIGH transition at START_SEQUENCE_HIGH state: ");
 602:user/src/mfd_io.c **** 	}
 603:user/src/mfd_io.c **** }
 604:user/src/mfd_io.c **** 
 605:user/src/mfd_io.c **** void _SOF_LOW_stateHandler(uint8_t currentPinState)
 606:user/src/mfd_io.c **** {
 607:user/src/mfd_io.c **** 	if (currentPinState == 1)
 608:user/src/mfd_io.c **** 	{
 609:user/src/mfd_io.c **** 		if ((misoData.capTime > DIN_START_FIELD_LOW_PULSE_MIN_US) && (misoData.capTime < DIN_START_FIELD_
 610:user/src/mfd_io.c **** 		{
 611:user/src/mfd_io.c **** 			// valid SOF LOW pulse width
 612:user/src/mfd_io.c **** 			//printStringLn(" -> DATA");
 613:user/src/mfd_io.c **** 			misoData.state = DIN_DATA_HIGH;
 614:user/src/mfd_io.c **** 		}
 615:user/src/mfd_io.c **** 		else
 616:user/src/mfd_io.c **** 		{
 617:user/src/mfd_io.c **** 			_reportMisoDataError("ERROR: invalid SOF LOW pulse width: ");
 618:user/src/mfd_io.c **** 		}
 619:user/src/mfd_io.c **** 	}
 620:user/src/mfd_io.c **** 	else
 621:user/src/mfd_io.c **** 	{
 622:user/src/mfd_io.c **** 		_reportMisoDataError("ERROR: HIGH transition at START_SEQUENCE_HIGH state: ");
 623:user/src/mfd_io.c **** 	}
 624:user/src/mfd_io.c **** }
 625:user/src/mfd_io.c **** 
 626:user/src/mfd_io.c **** void _DATA_stateHandler(uint8_t currentPinState)
 627:user/src/mfd_io.c **** {
 628:user/src/mfd_io.c **** 	if (currentPinState == 1)
 629:user/src/mfd_io.c **** 	{
 630:user/src/mfd_io.c **** 		if (misoData.state == DIN_DATA_LOW)
 631:user/src/mfd_io.c **** 		{
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 95


 632:user/src/mfd_io.c **** 			// pin HIGH state, but previous data was a low pulse.
 633:user/src/mfd_io.c **** 			// check timing of a previous low pulse and decide which logic bit value to add
 634:user/src/mfd_io.c **** 			if ((misoData.capTime > DIN_DATA_LOGIC_1_LOW_PULSE_MIN_US) && (misoData.capTime < DIN_DATA_LOGIC
 635:user/src/mfd_io.c **** 			{
 636:user/src/mfd_io.c **** 				_addBitToData(true);
 637:user/src/mfd_io.c **** 				misoData.state = DIN_DATA_HIGH;
 638:user/src/mfd_io.c **** 			}
 639:user/src/mfd_io.c **** 			else if ((misoData.capTime > DIN_DATA_LOGIC_0_LOW_PULSE_MIN_US) && (misoData.capTime < DIN_DATA_
 640:user/src/mfd_io.c **** 			{
 641:user/src/mfd_io.c **** 				_addBitToData(false);
 642:user/src/mfd_io.c **** 				misoData.state = DIN_DATA_HIGH;
 643:user/src/mfd_io.c **** 			}
 644:user/src/mfd_io.c **** 			else
 645:user/src/mfd_io.c **** 			{
 646:user/src/mfd_io.c **** 				_reportMisoDataError("ERROR: LOW pulse length not in range for logic 0 or 1: ");
 647:user/src/mfd_io.c **** 			}
 648:user/src/mfd_io.c **** 		}
 649:user/src/mfd_io.c **** 		else // if (misoData.state != DIN_DATA_LOW)
 650:user/src/mfd_io.c **** 		{
 651:user/src/mfd_io.c **** 			_reportMisoDataError("ERROR: HIGH transition and not DIN_DATA_LOW state is invalid combination: 
 652:user/src/mfd_io.c **** 		}
 653:user/src/mfd_io.c **** 	}
 654:user/src/mfd_io.c **** 	else // LOW pin state
 655:user/src/mfd_io.c **** 	{
 656:user/src/mfd_io.c **** 		if (misoData.state == DIN_DATA_HIGH)
 657:user/src/mfd_io.c **** 		{
 658:user/src/mfd_io.c **** 			if ((misoData.capTime > DIN_DATA_HIGH_PULSE_MIN_US) && (misoData.capTime < DIN_DATA_HIGH_PULSE_M
 659:user/src/mfd_io.c **** 			{
 660:user/src/mfd_io.c **** 				misoData.state = DIN_DATA_LOW;
 661:user/src/mfd_io.c **** 			}
 662:user/src/mfd_io.c **** 			else
 663:user/src/mfd_io.c **** 			{
 664:user/src/mfd_io.c **** 				_reportMisoDataError("ERROR: HIGH pulse length not in range for DATA_x state: ");
 665:user/src/mfd_io.c **** 			}
 666:user/src/mfd_io.c **** 		}
 667:user/src/mfd_io.c **** 		else
 668:user/src/mfd_io.c **** 		{
 669:user/src/mfd_io.c **** 			_reportMisoDataError("ERROR: LOW transition in not DIN_DATA_HIGH state is invalid combination: "
 670:user/src/mfd_io.c **** 		}
 671:user/src/mfd_io.c **** 	}
 672:user/src/mfd_io.c **** 	return;
 673:user/src/mfd_io.c **** }
 674:user/src/mfd_io.c **** 
 675:user/src/mfd_io.c **** void _addBitToData(bool bit)
 676:user/src/mfd_io.c **** {
 1123              		.loc 1 676 1 is_stmt 1 view -0
 1124              		.cfi_startproc
 1125              		@ args = 0, pretend = 0, frame = 0
 1126              		@ frame_needed = 0, uses_anonymous_args = 0
 1127              		@ link register save eliminated.
 677:user/src/mfd_io.c **** 	// append each new bit on the MSB place (LSB first)
 678:user/src/mfd_io.c **** 	misoData.data = (misoData.data >> 1);
 1128              		.loc 1 678 2 view .LVU294
 1129              		.loc 1 678 27 is_stmt 0 view .LVU295
 1130 0000 074A     		ldr	r2, .L107
 1131 0002 5368     		ldr	r3, [r2, #4]
 1132              		.loc 1 678 33 view .LVU296
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 96


 1133 0004 5B08     		lsrs	r3, r3, #1
 1134              		.loc 1 678 16 view .LVU297
 1135 0006 5360     		str	r3, [r2, #4]
 679:user/src/mfd_io.c **** 	if (bit == true)
 1136              		.loc 1 679 2 is_stmt 1 view .LVU298
 1137              		.loc 1 679 5 is_stmt 0 view .LVU299
 1138 0008 20B1     		cbz	r0, .L105
 680:user/src/mfd_io.c **** 	{
 681:user/src/mfd_io.c **** 		SET_BIT(misoData.data, (1 << 31));
 1139              		.loc 1 681 3 is_stmt 1 view .LVU300
 1140 000a 5368     		ldr	r3, [r2, #4]
 1141 000c 43F00043 		orr	r3, r3, #-2147483648
 1142 0010 5360     		str	r3, [r2, #4]
 1143 0012 7047     		bx	lr
 1144              	.L105:
 682:user/src/mfd_io.c **** 	}
 683:user/src/mfd_io.c **** 	else
 684:user/src/mfd_io.c **** 	{
 685:user/src/mfd_io.c **** 		CLEAR_BIT(misoData.data, (1 << 31));
 1145              		.loc 1 685 3 view .LVU301
 1146 0014 024A     		ldr	r2, .L107
 1147 0016 5368     		ldr	r3, [r2, #4]
 1148 0018 23F00043 		bic	r3, r3, #-2147483648
 1149 001c 5360     		str	r3, [r2, #4]
 686:user/src/mfd_io.c **** 	}
 687:user/src/mfd_io.c **** }
 1150              		.loc 1 687 1 is_stmt 0 view .LVU302
 1151 001e 7047     		bx	lr
 1152              	.L108:
 1153              		.align	2
 1154              	.L107:
 1155 0020 00000000 		.word	misoData
 1156              		.cfi_endproc
 1157              	.LFE855:
 1159              		.section	.text._reportMisoDataError,"ax",%progbits
 1160              		.align	1
 1161              		.global	_reportMisoDataError
 1162              		.syntax unified
 1163              		.thumb
 1164              		.thumb_func
 1165              		.fpu softvfp
 1167              	_reportMisoDataError:
 1168              	.LVL80:
 1169              	.LFB856:
 688:user/src/mfd_io.c **** 
 689:user/src/mfd_io.c **** void _reportMisoDataError(char *data)
 690:user/src/mfd_io.c **** {
 1170              		.loc 1 690 1 is_stmt 1 view -0
 1171              		.cfi_startproc
 1172              		@ args = 0, pretend = 0, frame = 0
 1173              		@ frame_needed = 0, uses_anonymous_args = 0
 1174              		.loc 1 690 1 is_stmt 0 view .LVU304
 1175 0000 38B5     		push	{r3, r4, r5, lr}
 1176              	.LCFI13:
 1177              		.cfi_def_cfa_offset 16
 1178              		.cfi_offset 3, -16
 1179              		.cfi_offset 4, -12
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 97


 1180              		.cfi_offset 5, -8
 1181              		.cfi_offset 14, -4
 1182 0002 0546     		mov	r5, r0
 691:user/src/mfd_io.c **** 	stopMisoStopwatch();
 1183              		.loc 1 691 2 is_stmt 1 view .LVU305
 1184 0004 FFF7FEFF 		bl	stopMisoStopwatch
 1185              	.LVL81:
 692:user/src/mfd_io.c **** 	misoData.state = DIN_IDLE;
 1186              		.loc 1 692 2 view .LVU306
 1187              		.loc 1 692 17 is_stmt 0 view .LVU307
 1188 0008 0A4C     		ldr	r4, .L111
 1189 000a 0023     		movs	r3, #0
 1190 000c 6370     		strb	r3, [r4, #1]
 693:user/src/mfd_io.c **** 	misoData.isEnabled = false;
 1191              		.loc 1 693 2 is_stmt 1 view .LVU308
 1192              		.loc 1 693 21 is_stmt 0 view .LVU309
 1193 000e 2370     		strb	r3, [r4]
 694:user/src/mfd_io.c **** 
 695:user/src/mfd_io.c **** 	ctrlErrorLed(true);
 1194              		.loc 1 695 2 is_stmt 1 view .LVU310
 1195 0010 0120     		movs	r0, #1
 1196 0012 FFF7FEFF 		bl	ctrlErrorLed
 1197              	.LVL82:
 696:user/src/mfd_io.c **** 	printStringLn(data);
 1198              		.loc 1 696 2 view .LVU311
 1199 0016 2846     		mov	r0, r5
 1200 0018 FFF7FEFF 		bl	printStringLn
 1201              	.LVL83:
 697:user/src/mfd_io.c **** 	printNumberLn(misoData.capTime, DEC);
 1202              		.loc 1 697 2 view .LVU312
 1203              		.loc 1 697 24 is_stmt 0 view .LVU313
 1204 001c A068     		ldr	r0, [r4, #8]
 1205              		.loc 1 697 2 view .LVU314
 1206 001e 0A21     		movs	r1, #10
 1207 0020 FFF7FEFF 		bl	printNumberLn
 1208              	.LVL84:
 698:user/src/mfd_io.c **** 	printNumberLn(misoData.data, BIN);
 1209              		.loc 1 698 2 is_stmt 1 view .LVU315
 1210              		.loc 1 698 24 is_stmt 0 view .LVU316
 1211 0024 6068     		ldr	r0, [r4, #4]
 1212              		.loc 1 698 2 view .LVU317
 1213 0026 0221     		movs	r1, #2
 1214 0028 FFF7FEFF 		bl	printNumberLn
 1215              	.LVL85:
 699:user/src/mfd_io.c **** 	printLn();
 1216              		.loc 1 699 2 is_stmt 1 view .LVU318
 1217 002c FFF7FEFF 		bl	printLn
 1218              	.LVL86:
 700:user/src/mfd_io.c **** }
 1219              		.loc 1 700 1 is_stmt 0 view .LVU319
 1220 0030 38BD     		pop	{r3, r4, r5, pc}
 1221              	.LVL87:
 1222              	.L112:
 1223              		.loc 1 700 1 view .LVU320
 1224 0032 00BF     		.align	2
 1225              	.L111:
 1226 0034 00000000 		.word	misoData
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 98


 1227              		.cfi_endproc
 1228              	.LFE856:
 1230              		.section	.text._handleMisoAction,"ax",%progbits
 1231              		.align	1
 1232              		.global	_handleMisoAction
 1233              		.syntax unified
 1234              		.thumb
 1235              		.thumb_func
 1236              		.fpu softvfp
 1238              	_handleMisoAction:
 1239              	.LVL88:
 1240              	.LFB846:
 389:user/src/mfd_io.c **** 	uint8_t packetDataToAdd[1];
 1241              		.loc 1 389 1 is_stmt 1 view -0
 1242              		.cfi_startproc
 1243              		@ args = 0, pretend = 0, frame = 8
 1244              		@ frame_needed = 0, uses_anonymous_args = 0
 389:user/src/mfd_io.c **** 	uint8_t packetDataToAdd[1];
 1245              		.loc 1 389 1 is_stmt 0 view .LVU322
 1246 0000 00B5     		push	{lr}
 1247              	.LCFI14:
 1248              		.cfi_def_cfa_offset 4
 1249              		.cfi_offset 14, -4
 1250 0002 83B0     		sub	sp, sp, #12
 1251              	.LCFI15:
 1252              		.cfi_def_cfa_offset 16
 390:user/src/mfd_io.c **** 	switch (action)
 1253              		.loc 1 390 2 is_stmt 1 view .LVU323
 391:user/src/mfd_io.c **** 	{
 1254              		.loc 1 391 2 view .LVU324
 1255 0004 0838     		subs	r0, r0, #8
 1256              	.LVL89:
 391:user/src/mfd_io.c **** 	{
 1257              		.loc 1 391 2 is_stmt 0 view .LVU325
 1258 0006 2028     		cmp	r0, #32
 1259 0008 00F29080 		bhi	.L114
 1260 000c DFE800F0 		tbb	[pc, r0]
 1261              	.L116:
 1262 0010 20       		.byte	(.L123-.L116)/2
 1263 0011 8E       		.byte	(.L114-.L116)/2
 1264 0012 8E       		.byte	(.L114-.L116)/2
 1265 0013 8E       		.byte	(.L114-.L116)/2
 1266 0014 4E       		.byte	(.L122-.L116)/2
 1267 0015 8E       		.byte	(.L114-.L116)/2
 1268 0016 8E       		.byte	(.L114-.L116)/2
 1269 0017 8E       		.byte	(.L114-.L116)/2
 1270 0018 8E       		.byte	(.L114-.L116)/2
 1271 0019 8E       		.byte	(.L114-.L116)/2
 1272 001a 8E       		.byte	(.L114-.L116)/2
 1273 001b 8E       		.byte	(.L114-.L116)/2
 1274 001c 8E       		.byte	(.L114-.L116)/2
 1275 001d 8E       		.byte	(.L114-.L116)/2
 1276 001e 8E       		.byte	(.L114-.L116)/2
 1277 001f 8E       		.byte	(.L114-.L116)/2
 1278 0020 8E       		.byte	(.L114-.L116)/2
 1279 0021 8E       		.byte	(.L114-.L116)/2
 1280 0022 8A       		.byte	(.L121-.L116)/2
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 99


 1281 0023 7D       		.byte	(.L120-.L116)/2
 1282 0024 8E       		.byte	(.L114-.L116)/2
 1283 0025 8E       		.byte	(.L114-.L116)/2
 1284 0026 6D       		.byte	(.L119-.L116)/2
 1285 0027 5D       		.byte	(.L118-.L116)/2
 1286 0028 8E       		.byte	(.L114-.L116)/2
 1287 0029 8E       		.byte	(.L114-.L116)/2
 1288 002a 8E       		.byte	(.L114-.L116)/2
 1289 002b 8E       		.byte	(.L114-.L116)/2
 1290 002c 8E       		.byte	(.L114-.L116)/2
 1291 002d 8E       		.byte	(.L114-.L116)/2
 1292 002e 8E       		.byte	(.L114-.L116)/2
 1293 002f 3F       		.byte	(.L117-.L116)/2
 1294 0030 11       		.byte	(.L115-.L116)/2
 1295 0031 00       		.p2align 1
 1296              	.L115:
 394:user/src/mfd_io.c **** 		packetDataToAdd[0] = mosiData.mode; // do not change mode, just put it back in buffer
 1297              		.loc 1 394 3 is_stmt 1 view .LVU326
 1298 0032 4048     		ldr	r0, .L128
 1299 0034 FFF7FEFF 		bl	printString
 1300              	.LVL90:
 395:user/src/mfd_io.c **** 		ring_buffer_put(&mosiBuff, packetDataToAdd, 1);
 1301              		.loc 1 395 3 view .LVU327
 395:user/src/mfd_io.c **** 		ring_buffer_put(&mosiBuff, packetDataToAdd, 1);
 1302              		.loc 1 395 32 is_stmt 0 view .LVU328
 1303 0038 3F4B     		ldr	r3, .L128+4
 1304 003a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 395:user/src/mfd_io.c **** 		ring_buffer_put(&mosiBuff, packetDataToAdd, 1);
 1305              		.loc 1 395 22 view .LVU329
 1306 003c 8DF80430 		strb	r3, [sp, #4]
 396:user/src/mfd_io.c **** 		break;
 1307              		.loc 1 396 3 is_stmt 1 view .LVU330
 1308 0040 0122     		movs	r2, #1
 1309 0042 01A9     		add	r1, sp, #4
 1310 0044 3D48     		ldr	r0, .L128+8
 1311 0046 FFF7FEFF 		bl	ring_buffer_put
 1312              	.LVL91:
 397:user/src/mfd_io.c **** 	
 1313              		.loc 1 397 3 view .LVU331
 1314              	.L113:
 466:user/src/mfd_io.c **** 
 1315              		.loc 1 466 1 is_stmt 0 view .LVU332
 1316 004a 03B0     		add	sp, sp, #12
 1317              	.LCFI16:
 1318              		.cfi_remember_state
 1319              		.cfi_def_cfa_offset 4
 1320              		@ sp needed
 1321 004c 5DF804FB 		ldr	pc, [sp], #4
 1322              	.L123:
 1323              	.LCFI17:
 1324              		.cfi_restore_state
 400:user/src/mfd_io.c **** 
 1325              		.loc 1 400 3 is_stmt 1 view .LVU333
 1326 0050 3B48     		ldr	r0, .L128+12
 1327 0052 FFF7FEFF 		bl	printString
 1328              	.LVL92:
 402:user/src/mfd_io.c **** 		{ // "disable"
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 100


 1329              		.loc 1 402 3 view .LVU334
 402:user/src/mfd_io.c **** 		{ // "disable"
 1330              		.loc 1 402 22 is_stmt 0 view .LVU335
 1331 0056 3B4B     		ldr	r3, .L128+16
 1332 0058 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 402:user/src/mfd_io.c **** 		{ // "disable"
 1333              		.loc 1 402 5 view .LVU336
 1334 005a 73B1     		cbz	r3, .L125
 404:user/src/mfd_io.c **** 			packetDataToAdd[0] = CDC_MODE_IDLE;
 1335              		.loc 1 404 4 is_stmt 1 view .LVU337
 1336 005c 3A48     		ldr	r0, .L128+20
 1337 005e FFF7FEFF 		bl	printString
 1338              	.LVL93:
 405:user/src/mfd_io.c **** 			mosiData.state = CDC_STATE_NOT_INITIALIZED;
 1339              		.loc 1 405 4 view .LVU338
 405:user/src/mfd_io.c **** 			mosiData.state = CDC_STATE_NOT_INITIALIZED;
 1340              		.loc 1 405 23 is_stmt 0 view .LVU339
 1341 0062 F423     		movs	r3, #244
 1342 0064 8DF80430 		strb	r3, [sp, #4]
 406:user/src/mfd_io.c **** 		}
 1343              		.loc 1 406 4 is_stmt 1 view .LVU340
 406:user/src/mfd_io.c **** 		}
 1344              		.loc 1 406 19 is_stmt 0 view .LVU341
 1345 0068 334B     		ldr	r3, .L128+4
 1346 006a 8F22     		movs	r2, #143
 1347 006c 9A71     		strb	r2, [r3, #6]
 1348              	.L126:
 414:user/src/mfd_io.c **** 		break;
 1349              		.loc 1 414 3 is_stmt 1 view .LVU342
 1350 006e 0122     		movs	r2, #1
 1351 0070 01A9     		add	r1, sp, #4
 1352 0072 3248     		ldr	r0, .L128+8
 1353 0074 FFF7FEFF 		bl	ring_buffer_put
 1354              	.LVL94:
 415:user/src/mfd_io.c **** 
 1355              		.loc 1 415 3 view .LVU343
 1356 0078 E7E7     		b	.L113
 1357              	.L125:
 410:user/src/mfd_io.c **** 			packetDataToAdd[0] = CDC_MODE_BUSY;
 1358              		.loc 1 410 4 view .LVU344
 1359 007a 3448     		ldr	r0, .L128+24
 1360 007c FFF7FEFF 		bl	printString
 1361              	.LVL95:
 411:user/src/mfd_io.c **** 			mosiData.state = CDC_STATE_INITIALIZED;
 1362              		.loc 1 411 4 view .LVU345
 411:user/src/mfd_io.c **** 			mosiData.state = CDC_STATE_INITIALIZED;
 1363              		.loc 1 411 23 is_stmt 0 view .LVU346
 1364 0080 B423     		movs	r3, #180
 1365 0082 8DF80430 		strb	r3, [sp, #4]
 412:user/src/mfd_io.c **** 		}
 1366              		.loc 1 412 4 is_stmt 1 view .LVU347
 412:user/src/mfd_io.c **** 		}
 1367              		.loc 1 412 19 is_stmt 0 view .LVU348
 1368 0086 2C4B     		ldr	r3, .L128+4
 1369 0088 EF22     		movs	r2, #239
 1370 008a 9A71     		strb	r2, [r3, #6]
 1371 008c EFE7     		b	.L126
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 101


 1372              	.L117:
 418:user/src/mfd_io.c **** 		packetDataToAdd[0] = CDC_MODE_PLAY;
 1373              		.loc 1 418 3 is_stmt 1 view .LVU349
 1374 008e 3048     		ldr	r0, .L128+28
 1375 0090 FFF7FEFF 		bl	printString
 1376              	.LVL96:
 419:user/src/mfd_io.c **** 		ring_buffer_put(&mosiBuff, packetDataToAdd, 1);
 1377              		.loc 1 419 3 view .LVU350
 419:user/src/mfd_io.c **** 		ring_buffer_put(&mosiBuff, packetDataToAdd, 1);
 1378              		.loc 1 419 22 is_stmt 0 view .LVU351
 1379 0094 3423     		movs	r3, #52
 1380 0096 8DF80430 		strb	r3, [sp, #4]
 420:user/src/mfd_io.c **** 		mosiData.state = CDC_STATE_PLAYING;
 1381              		.loc 1 420 3 is_stmt 1 view .LVU352
 1382 009a 0122     		movs	r2, #1
 1383 009c 01A9     		add	r1, sp, #4
 1384 009e 2748     		ldr	r0, .L128+8
 1385 00a0 FFF7FEFF 		bl	ring_buffer_put
 1386              	.LVL97:
 421:user/src/mfd_io.c **** 		break;
 1387              		.loc 1 421 3 view .LVU353
 421:user/src/mfd_io.c **** 		break;
 1388              		.loc 1 421 18 is_stmt 0 view .LVU354
 1389 00a4 244B     		ldr	r3, .L128+4
 1390 00a6 CF22     		movs	r2, #207
 1391 00a8 9A71     		strb	r2, [r3, #6]
 422:user/src/mfd_io.c **** 
 1392              		.loc 1 422 3 is_stmt 1 view .LVU355
 1393 00aa CEE7     		b	.L113
 1394              	.L122:
 425:user/src/mfd_io.c **** 		packetDataToAdd[0] = CDC_MODE_BUSY;
 1395              		.loc 1 425 3 view .LVU356
 1396 00ac 2948     		ldr	r0, .L128+32
 1397 00ae FFF7FEFF 		bl	printString
 1398              	.LVL98:
 426:user/src/mfd_io.c **** 		ring_buffer_put(&mosiBuff, packetDataToAdd, 1);
 1399              		.loc 1 426 3 view .LVU357
 426:user/src/mfd_io.c **** 		ring_buffer_put(&mosiBuff, packetDataToAdd, 1);
 1400              		.loc 1 426 22 is_stmt 0 view .LVU358
 1401 00b2 B423     		movs	r3, #180
 1402 00b4 8DF80430 		strb	r3, [sp, #4]
 427:user/src/mfd_io.c **** 		mosiData.state = CDC_STATE_BUSY;
 1403              		.loc 1 427 3 is_stmt 1 view .LVU359
 1404 00b8 0122     		movs	r2, #1
 1405 00ba 01A9     		add	r1, sp, #4
 1406 00bc 1F48     		ldr	r0, .L128+8
 1407 00be FFF7FEFF 		bl	ring_buffer_put
 1408              	.LVL99:
 428:user/src/mfd_io.c **** 		break;
 1409              		.loc 1 428 3 view .LVU360
 428:user/src/mfd_io.c **** 		break;
 1410              		.loc 1 428 18 is_stmt 0 view .LVU361
 1411 00c2 1D4B     		ldr	r3, .L128+4
 1412 00c4 AF22     		movs	r2, #175
 1413 00c6 9A71     		strb	r2, [r3, #6]
 429:user/src/mfd_io.c **** 
 1414              		.loc 1 429 3 is_stmt 1 view .LVU362
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 102


 1415 00c8 BFE7     		b	.L113
 1416              	.L118:
 432:user/src/mfd_io.c **** 		packetDataToAdd[0] = mosiData.mode; // do not change mode, just put it back in buffer
 1417              		.loc 1 432 3 view .LVU363
 1418 00ca 2348     		ldr	r0, .L128+36
 1419 00cc FFF7FEFF 		bl	printString
 1420              	.LVL100:
 433:user/src/mfd_io.c **** 		ring_buffer_put(&mosiBuff, packetDataToAdd, 1);
 1421              		.loc 1 433 3 view .LVU364
 433:user/src/mfd_io.c **** 		ring_buffer_put(&mosiBuff, packetDataToAdd, 1);
 1422              		.loc 1 433 32 is_stmt 0 view .LVU365
 1423 00d0 194B     		ldr	r3, .L128+4
 1424 00d2 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 433:user/src/mfd_io.c **** 		ring_buffer_put(&mosiBuff, packetDataToAdd, 1);
 1425              		.loc 1 433 22 view .LVU366
 1426 00d4 8DF80430 		strb	r3, [sp, #4]
 434:user/src/mfd_io.c **** 		
 1427              		.loc 1 434 3 is_stmt 1 view .LVU367
 1428 00d8 0122     		movs	r2, #1
 1429 00da 01A9     		add	r1, sp, #4
 1430 00dc 1748     		ldr	r0, .L128+8
 1431 00de FFF7FEFF 		bl	ring_buffer_put
 1432              	.LVL101:
 436:user/src/mfd_io.c **** 		break;
 1433              		.loc 1 436 3 view .LVU368
 1434 00e2 0220     		movs	r0, #2
 1435 00e4 FFF7FEFF 		bl	addBluetoothAction
 1436              	.LVL102:
 437:user/src/mfd_io.c **** 
 1437              		.loc 1 437 3 view .LVU369
 1438 00e8 AFE7     		b	.L113
 1439              	.L119:
 440:user/src/mfd_io.c **** 		packetDataToAdd[0] = mosiData.mode; // do not change mode, just put it back in buffer
 1440              		.loc 1 440 3 view .LVU370
 1441 00ea 1C48     		ldr	r0, .L128+40
 1442 00ec FFF7FEFF 		bl	printString
 1443              	.LVL103:
 441:user/src/mfd_io.c **** 		ring_buffer_put(&mosiBuff, packetDataToAdd, 1);
 1444              		.loc 1 441 3 view .LVU371
 441:user/src/mfd_io.c **** 		ring_buffer_put(&mosiBuff, packetDataToAdd, 1);
 1445              		.loc 1 441 32 is_stmt 0 view .LVU372
 1446 00f0 114B     		ldr	r3, .L128+4
 1447 00f2 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 441:user/src/mfd_io.c **** 		ring_buffer_put(&mosiBuff, packetDataToAdd, 1);
 1448              		.loc 1 441 22 view .LVU373
 1449 00f4 8DF80430 		strb	r3, [sp, #4]
 442:user/src/mfd_io.c **** 		
 1450              		.loc 1 442 3 is_stmt 1 view .LVU374
 1451 00f8 0122     		movs	r2, #1
 1452 00fa 01A9     		add	r1, sp, #4
 1453 00fc 0F48     		ldr	r0, .L128+8
 1454 00fe FFF7FEFF 		bl	ring_buffer_put
 1455              	.LVL104:
 444:user/src/mfd_io.c **** 		break;
 1456              		.loc 1 444 3 view .LVU375
 1457 0102 0320     		movs	r0, #3
 1458 0104 FFF7FEFF 		bl	addBluetoothAction
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 103


 1459              	.LVL105:
 445:user/src/mfd_io.c **** 
 1460              		.loc 1 445 3 view .LVU376
 1461 0108 9FE7     		b	.L113
 1462              	.L120:
 448:user/src/mfd_io.c **** 	
 1463              		.loc 1 448 3 view .LVU377
 1464 010a 1548     		ldr	r0, .L128+44
 1465 010c FFF7FEFF 		bl	printString
 1466              	.LVL106:
 450:user/src/mfd_io.c **** 		mosiData.cdIndexCount = 0;
 1467              		.loc 1 450 3 view .LVU378
 450:user/src/mfd_io.c **** 		mosiData.cdIndexCount = 0;
 1468              		.loc 1 450 30 is_stmt 0 view .LVU379
 1469 0110 094B     		ldr	r3, .L128+4
 1470 0112 0120     		movs	r0, #1
 1471 0114 D871     		strb	r0, [r3, #7]
 451:user/src/mfd_io.c **** 		mosiData.state = CDC_STATE_SENDING_CD_INFO;
 1472              		.loc 1 451 3 is_stmt 1 view .LVU380
 451:user/src/mfd_io.c **** 		mosiData.state = CDC_STATE_SENDING_CD_INFO;
 1473              		.loc 1 451 25 is_stmt 0 view .LVU381
 1474 0116 0022     		movs	r2, #0
 1475 0118 1A72     		strb	r2, [r3, #8]
 452:user/src/mfd_io.c **** 
 1476              		.loc 1 452 3 is_stmt 1 view .LVU382
 452:user/src/mfd_io.c **** 
 1477              		.loc 1 452 18 is_stmt 0 view .LVU383
 1478 011a FF22     		movs	r2, #255
 1479 011c 9A71     		strb	r2, [r3, #6]
 454:user/src/mfd_io.c **** 		break;
 1480              		.loc 1 454 3 is_stmt 1 view .LVU384
 1481 011e FFF7FEFF 		bl	addBluetoothAction
 1482              	.LVL107:
 455:user/src/mfd_io.c **** 
 1483              		.loc 1 455 3 view .LVU385
 1484 0122 92E7     		b	.L113
 1485              	.L121:
 458:user/src/mfd_io.c **** 		break;
 1486              		.loc 1 458 3 view .LVU386
 1487 0124 0F48     		ldr	r0, .L128+48
 1488 0126 FFF7FEFF 		bl	printString
 1489              	.LVL108:
 459:user/src/mfd_io.c **** 
 1490              		.loc 1 459 3 view .LVU387
 1491 012a 8EE7     		b	.L113
 1492              	.L114:
 463:user/src/mfd_io.c **** 		break;
 1493              		.loc 1 463 3 view .LVU388
 1494 012c 0E48     		ldr	r0, .L128+52
 1495 012e FFF7FEFF 		bl	_reportMisoDataError
 1496              	.LVL109:
 464:user/src/mfd_io.c **** 	}
 1497              		.loc 1 464 3 view .LVU389
 466:user/src/mfd_io.c **** 
 1498              		.loc 1 466 1 is_stmt 0 view .LVU390
 1499 0132 8AE7     		b	.L113
 1500              	.L129:
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 104


 1501              		.align	2
 1502              	.L128:
 1503 0134 00000000 		.word	.LC0
 1504 0138 00000000 		.word	mosiData
 1505 013c 00000000 		.word	mosiBuff
 1506 0140 04000000 		.word	.LC1
 1507 0144 00000000 		.word	mosiLowLevelData
 1508 0148 08000000 		.word	.LC2
 1509 014c 0C000000 		.word	.LC3
 1510 0150 10000000 		.word	.LC4
 1511 0154 14000000 		.word	.LC5
 1512 0158 18000000 		.word	.LC6
 1513 015c 1C000000 		.word	.LC7
 1514 0160 20000000 		.word	.LC8
 1515 0164 24000000 		.word	.LC9
 1516 0168 28000000 		.word	.LC10
 1517              		.cfi_endproc
 1518              	.LFE846:
 1520              		.section	.text._IDLE_stateHandler,"ax",%progbits
 1521              		.align	1
 1522              		.global	_IDLE_stateHandler
 1523              		.syntax unified
 1524              		.thumb
 1525              		.thumb_func
 1526              		.fpu softvfp
 1528              	_IDLE_stateHandler:
 1529              	.LVL110:
 1530              	.LFB851:
 570:user/src/mfd_io.c **** 	if (currentPinState == 1)
 1531              		.loc 1 570 1 is_stmt 1 view -0
 1532              		.cfi_startproc
 1533              		@ args = 0, pretend = 0, frame = 0
 1534              		@ frame_needed = 0, uses_anonymous_args = 0
 570:user/src/mfd_io.c **** 	if (currentPinState == 1)
 1535              		.loc 1 570 1 is_stmt 0 view .LVU392
 1536 0000 08B5     		push	{r3, lr}
 1537              	.LCFI18:
 1538              		.cfi_def_cfa_offset 8
 1539              		.cfi_offset 3, -8
 1540              		.cfi_offset 14, -4
 571:user/src/mfd_io.c **** 	{
 1541              		.loc 1 571 2 is_stmt 1 view .LVU393
 571:user/src/mfd_io.c **** 	{
 1542              		.loc 1 571 5 is_stmt 0 view .LVU394
 1543 0002 0128     		cmp	r0, #1
 1544 0004 03D0     		beq	.L134
 580:user/src/mfd_io.c **** 	}
 1545              		.loc 1 580 3 is_stmt 1 view .LVU395
 1546 0006 0648     		ldr	r0, .L135
 1547              	.LVL111:
 580:user/src/mfd_io.c **** 	}
 1548              		.loc 1 580 3 is_stmt 0 view .LVU396
 1549 0008 FFF7FEFF 		bl	_reportMisoDataError
 1550              	.LVL112:
 1551              	.L130:
 582:user/src/mfd_io.c **** 
 1552              		.loc 1 582 1 view .LVU397
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 105


 1553 000c 08BD     		pop	{r3, pc}
 1554              	.LVL113:
 1555              	.L134:
 574:user/src/mfd_io.c **** 		misoData.state = DIN_SOF_HIGH;
 1556              		.loc 1 574 3 is_stmt 1 view .LVU398
 1557 000e FFF7FEFF 		bl	startMisoStopwatch
 1558              	.LVL114:
 575:user/src/mfd_io.c **** 		misoData.data = 0;
 1559              		.loc 1 575 3 view .LVU399
 575:user/src/mfd_io.c **** 		misoData.data = 0;
 1560              		.loc 1 575 18 is_stmt 0 view .LVU400
 1561 0012 044B     		ldr	r3, .L135+4
 1562 0014 0122     		movs	r2, #1
 1563 0016 5A70     		strb	r2, [r3, #1]
 576:user/src/mfd_io.c **** 	}
 1564              		.loc 1 576 3 is_stmt 1 view .LVU401
 576:user/src/mfd_io.c **** 	}
 1565              		.loc 1 576 17 is_stmt 0 view .LVU402
 1566 0018 0022     		movs	r2, #0
 1567 001a 5A60     		str	r2, [r3, #4]
 1568 001c F6E7     		b	.L130
 1569              	.L136:
 1570 001e 00BF     		.align	2
 1571              	.L135:
 1572 0020 00000000 		.word	.LC11
 1573 0024 00000000 		.word	misoData
 1574              		.cfi_endproc
 1575              	.LFE851:
 1577              		.section	.text._SOF_HIGH_stateHandler,"ax",%progbits
 1578              		.align	1
 1579              		.global	_SOF_HIGH_stateHandler
 1580              		.syntax unified
 1581              		.thumb
 1582              		.thumb_func
 1583              		.fpu softvfp
 1585              	_SOF_HIGH_stateHandler:
 1586              	.LVL115:
 1587              	.LFB852:
 585:user/src/mfd_io.c **** 	if (currentPinState == 0)
 1588              		.loc 1 585 1 is_stmt 1 view -0
 1589              		.cfi_startproc
 1590              		@ args = 0, pretend = 0, frame = 0
 1591              		@ frame_needed = 0, uses_anonymous_args = 0
 585:user/src/mfd_io.c **** 	if (currentPinState == 0)
 1592              		.loc 1 585 1 is_stmt 0 view .LVU404
 1593 0000 08B5     		push	{r3, lr}
 1594              	.LCFI19:
 1595              		.cfi_def_cfa_offset 8
 1596              		.cfi_offset 3, -8
 1597              		.cfi_offset 14, -4
 586:user/src/mfd_io.c **** 	{
 1598              		.loc 1 586 2 is_stmt 1 view .LVU405
 586:user/src/mfd_io.c **** 	{
 1599              		.loc 1 586 5 is_stmt 0 view .LVU406
 1600 0002 98B9     		cbnz	r0, .L138
 588:user/src/mfd_io.c **** 		{
 1601              		.loc 1 588 3 is_stmt 1 view .LVU407
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 106


 588:user/src/mfd_io.c **** 		{
 1602              		.loc 1 588 16 is_stmt 0 view .LVU408
 1603 0004 0B4B     		ldr	r3, .L142
 1604 0006 9A68     		ldr	r2, [r3, #8]
 588:user/src/mfd_io.c **** 		{
 1605              		.loc 1 588 6 view .LVU409
 1606 0008 42F23413 		movw	r3, #8500
 1607 000c 9A42     		cmp	r2, r3
 1608 000e 09D9     		bls	.L139
 588:user/src/mfd_io.c **** 		{
 1609              		.loc 1 588 74 discriminator 1 view .LVU410
 1610 0010 084B     		ldr	r3, .L142
 1611 0012 9A68     		ldr	r2, [r3, #8]
 588:user/src/mfd_io.c **** 		{
 1612              		.loc 1 588 62 discriminator 1 view .LVU411
 1613 0014 42F21B53 		movw	r3, #9499
 1614 0018 9A42     		cmp	r2, r3
 1615 001a 03D8     		bhi	.L139
 592:user/src/mfd_io.c **** 		}
 1616              		.loc 1 592 4 is_stmt 1 view .LVU412
 592:user/src/mfd_io.c **** 		}
 1617              		.loc 1 592 19 is_stmt 0 view .LVU413
 1618 001c 054B     		ldr	r3, .L142
 1619 001e 0222     		movs	r2, #2
 1620 0020 5A70     		strb	r2, [r3, #1]
 1621 0022 02E0     		b	.L137
 1622              	.L139:
 596:user/src/mfd_io.c **** 		}
 1623              		.loc 1 596 4 is_stmt 1 view .LVU414
 1624 0024 0448     		ldr	r0, .L142+4
 1625              	.LVL116:
 596:user/src/mfd_io.c **** 		}
 1626              		.loc 1 596 4 is_stmt 0 view .LVU415
 1627 0026 FFF7FEFF 		bl	_reportMisoDataError
 1628              	.LVL117:
 1629              	.L137:
 603:user/src/mfd_io.c **** 
 1630              		.loc 1 603 1 view .LVU416
 1631 002a 08BD     		pop	{r3, pc}
 1632              	.LVL118:
 1633              	.L138:
 601:user/src/mfd_io.c **** 	}
 1634              		.loc 1 601 3 is_stmt 1 view .LVU417
 1635 002c 0348     		ldr	r0, .L142+8
 1636              	.LVL119:
 601:user/src/mfd_io.c **** 	}
 1637              		.loc 1 601 3 is_stmt 0 view .LVU418
 1638 002e FFF7FEFF 		bl	_reportMisoDataError
 1639              	.LVL120:
 603:user/src/mfd_io.c **** 
 1640              		.loc 1 603 1 view .LVU419
 1641 0032 FAE7     		b	.L137
 1642              	.L143:
 1643              		.align	2
 1644              	.L142:
 1645 0034 00000000 		.word	misoData
 1646 0038 00000000 		.word	.LC12
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 107


 1647 003c 28000000 		.word	.LC13
 1648              		.cfi_endproc
 1649              	.LFE852:
 1651              		.section	.text._SOF_LOW_stateHandler,"ax",%progbits
 1652              		.align	1
 1653              		.global	_SOF_LOW_stateHandler
 1654              		.syntax unified
 1655              		.thumb
 1656              		.thumb_func
 1657              		.fpu softvfp
 1659              	_SOF_LOW_stateHandler:
 1660              	.LVL121:
 1661              	.LFB853:
 606:user/src/mfd_io.c **** 	if (currentPinState == 1)
 1662              		.loc 1 606 1 is_stmt 1 view -0
 1663              		.cfi_startproc
 1664              		@ args = 0, pretend = 0, frame = 0
 1665              		@ frame_needed = 0, uses_anonymous_args = 0
 606:user/src/mfd_io.c **** 	if (currentPinState == 1)
 1666              		.loc 1 606 1 is_stmt 0 view .LVU421
 1667 0000 08B5     		push	{r3, lr}
 1668              	.LCFI20:
 1669              		.cfi_def_cfa_offset 8
 1670              		.cfi_offset 3, -8
 1671              		.cfi_offset 14, -4
 607:user/src/mfd_io.c **** 	{
 1672              		.loc 1 607 2 is_stmt 1 view .LVU422
 607:user/src/mfd_io.c **** 	{
 1673              		.loc 1 607 5 is_stmt 0 view .LVU423
 1674 0002 0128     		cmp	r0, #1
 1675 0004 12D1     		bne	.L145
 609:user/src/mfd_io.c **** 		{
 1676              		.loc 1 609 3 is_stmt 1 view .LVU424
 609:user/src/mfd_io.c **** 		{
 1677              		.loc 1 609 16 is_stmt 0 view .LVU425
 1678 0006 0B4B     		ldr	r3, .L149
 1679 0008 9B68     		ldr	r3, [r3, #8]
 609:user/src/mfd_io.c **** 		{
 1680              		.loc 1 609 6 view .LVU426
 1681 000a B3F57A6F 		cmp	r3, #4000
 1682 000e 09D9     		bls	.L146
 609:user/src/mfd_io.c **** 		{
 1683              		.loc 1 609 73 discriminator 1 view .LVU427
 1684 0010 084B     		ldr	r3, .L149
 1685 0012 9A68     		ldr	r2, [r3, #8]
 609:user/src/mfd_io.c **** 		{
 1686              		.loc 1 609 61 discriminator 1 view .LVU428
 1687 0014 41F28733 		movw	r3, #4999
 1688 0018 9A42     		cmp	r2, r3
 1689 001a 03D8     		bhi	.L146
 613:user/src/mfd_io.c **** 		}
 1690              		.loc 1 613 4 is_stmt 1 view .LVU429
 613:user/src/mfd_io.c **** 		}
 1691              		.loc 1 613 19 is_stmt 0 view .LVU430
 1692 001c 054B     		ldr	r3, .L149
 1693 001e 0322     		movs	r2, #3
 1694 0020 5A70     		strb	r2, [r3, #1]
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 108


 1695 0022 06E0     		b	.L144
 1696              	.L146:
 617:user/src/mfd_io.c **** 		}
 1697              		.loc 1 617 4 is_stmt 1 view .LVU431
 1698 0024 0448     		ldr	r0, .L149+4
 1699              	.LVL122:
 617:user/src/mfd_io.c **** 		}
 1700              		.loc 1 617 4 is_stmt 0 view .LVU432
 1701 0026 FFF7FEFF 		bl	_reportMisoDataError
 1702              	.LVL123:
 1703 002a 02E0     		b	.L144
 1704              	.LVL124:
 1705              	.L145:
 622:user/src/mfd_io.c **** 	}
 1706              		.loc 1 622 3 is_stmt 1 view .LVU433
 1707 002c 0348     		ldr	r0, .L149+8
 1708              	.LVL125:
 622:user/src/mfd_io.c **** 	}
 1709              		.loc 1 622 3 is_stmt 0 view .LVU434
 1710 002e FFF7FEFF 		bl	_reportMisoDataError
 1711              	.LVL126:
 1712              	.L144:
 624:user/src/mfd_io.c **** 
 1713              		.loc 1 624 1 view .LVU435
 1714 0032 08BD     		pop	{r3, pc}
 1715              	.L150:
 1716              		.align	2
 1717              	.L149:
 1718 0034 00000000 		.word	misoData
 1719 0038 00000000 		.word	.LC14
 1720 003c 28000000 		.word	.LC13
 1721              		.cfi_endproc
 1722              	.LFE853:
 1724              		.section	.text._DATA_stateHandler,"ax",%progbits
 1725              		.align	1
 1726              		.global	_DATA_stateHandler
 1727              		.syntax unified
 1728              		.thumb
 1729              		.thumb_func
 1730              		.fpu softvfp
 1732              	_DATA_stateHandler:
 1733              	.LVL127:
 1734              	.LFB854:
 627:user/src/mfd_io.c **** 	if (currentPinState == 1)
 1735              		.loc 1 627 1 is_stmt 1 view -0
 1736              		.cfi_startproc
 1737              		@ args = 0, pretend = 0, frame = 0
 1738              		@ frame_needed = 0, uses_anonymous_args = 0
 627:user/src/mfd_io.c **** 	if (currentPinState == 1)
 1739              		.loc 1 627 1 is_stmt 0 view .LVU437
 1740 0000 08B5     		push	{r3, lr}
 1741              	.LCFI21:
 1742              		.cfi_def_cfa_offset 8
 1743              		.cfi_offset 3, -8
 1744              		.cfi_offset 14, -4
 628:user/src/mfd_io.c **** 	{
 1745              		.loc 1 628 2 is_stmt 1 view .LVU438
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 109


 628:user/src/mfd_io.c **** 	{
 1746              		.loc 1 628 5 is_stmt 0 view .LVU439
 1747 0002 0128     		cmp	r0, #1
 1748 0004 12D0     		beq	.L160
 656:user/src/mfd_io.c **** 		{
 1749              		.loc 1 656 3 is_stmt 1 view .LVU440
 656:user/src/mfd_io.c **** 		{
 1750              		.loc 1 656 15 is_stmt 0 view .LVU441
 1751 0006 244B     		ldr	r3, .L163
 1752 0008 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 1753 000a DBB2     		uxtb	r3, r3
 656:user/src/mfd_io.c **** 		{
 1754              		.loc 1 656 6 view .LVU442
 1755 000c 032B     		cmp	r3, #3
 1756 000e 3FD1     		bne	.L157
 658:user/src/mfd_io.c **** 			{
 1757              		.loc 1 658 4 is_stmt 1 view .LVU443
 658:user/src/mfd_io.c **** 			{
 1758              		.loc 1 658 17 is_stmt 0 view .LVU444
 1759 0010 214B     		ldr	r3, .L163
 1760 0012 9B68     		ldr	r3, [r3, #8]
 658:user/src/mfd_io.c **** 			{
 1761              		.loc 1 658 7 view .LVU445
 1762 0014 B3F5F07F 		cmp	r3, #480
 1763 0018 36D9     		bls	.L158
 658:user/src/mfd_io.c **** 			{
 1764              		.loc 1 658 68 discriminator 1 view .LVU446
 1765 001a 1F4B     		ldr	r3, .L163
 1766 001c 9B68     		ldr	r3, [r3, #8]
 658:user/src/mfd_io.c **** 			{
 1767              		.loc 1 658 56 discriminator 1 view .LVU447
 1768 001e B3F5207F 		cmp	r3, #640
 1769 0022 31D2     		bcs	.L158
 660:user/src/mfd_io.c **** 			}
 1770              		.loc 1 660 5 is_stmt 1 view .LVU448
 660:user/src/mfd_io.c **** 			}
 1771              		.loc 1 660 20 is_stmt 0 view .LVU449
 1772 0024 1C4B     		ldr	r3, .L163
 1773 0026 0422     		movs	r2, #4
 1774 0028 5A70     		strb	r2, [r3, #1]
 1775 002a 34E0     		b	.L151
 1776              	.L160:
 630:user/src/mfd_io.c **** 		{
 1777              		.loc 1 630 3 is_stmt 1 view .LVU450
 630:user/src/mfd_io.c **** 		{
 1778              		.loc 1 630 15 is_stmt 0 view .LVU451
 1779 002c 1A4B     		ldr	r3, .L163
 1780 002e 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 1781 0030 DBB2     		uxtb	r3, r3
 630:user/src/mfd_io.c **** 		{
 1782              		.loc 1 630 6 view .LVU452
 1783 0032 042B     		cmp	r3, #4
 1784 0034 24D1     		bne	.L153
 634:user/src/mfd_io.c **** 			{
 1785              		.loc 1 634 4 is_stmt 1 view .LVU453
 634:user/src/mfd_io.c **** 			{
 1786              		.loc 1 634 17 is_stmt 0 view .LVU454
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 110


 1787 0036 184B     		ldr	r3, .L163
 1788 0038 9B68     		ldr	r3, [r3, #8]
 634:user/src/mfd_io.c **** 			{
 1789              		.loc 1 634 7 view .LVU455
 1790 003a B3F5C86F 		cmp	r3, #1600
 1791 003e 04D9     		bls	.L154
 634:user/src/mfd_io.c **** 			{
 1792              		.loc 1 634 75 discriminator 1 view .LVU456
 1793 0040 154B     		ldr	r3, .L163
 1794 0042 9B68     		ldr	r3, [r3, #8]
 634:user/src/mfd_io.c **** 			{
 1795              		.loc 1 634 63 discriminator 1 view .LVU457
 1796 0044 B3F5DC6F 		cmp	r3, #1760
 1797 0048 0DD3     		bcc	.L161
 1798              	.L154:
 639:user/src/mfd_io.c **** 			{
 1799              		.loc 1 639 9 is_stmt 1 view .LVU458
 639:user/src/mfd_io.c **** 			{
 1800              		.loc 1 639 22 is_stmt 0 view .LVU459
 1801 004a 134B     		ldr	r3, .L163
 1802 004c 9B68     		ldr	r3, [r3, #8]
 639:user/src/mfd_io.c **** 			{
 1803              		.loc 1 639 12 view .LVU460
 1804 004e B3F5F07F 		cmp	r3, #480
 1805 0052 04D9     		bls	.L156
 639:user/src/mfd_io.c **** 			{
 1806              		.loc 1 639 80 discriminator 1 view .LVU461
 1807 0054 104B     		ldr	r3, .L163
 1808 0056 9B68     		ldr	r3, [r3, #8]
 639:user/src/mfd_io.c **** 			{
 1809              		.loc 1 639 68 discriminator 1 view .LVU462
 1810 0058 B3F5207F 		cmp	r3, #640
 1811 005c 09D3     		bcc	.L162
 1812              	.L156:
 646:user/src/mfd_io.c **** 			}
 1813              		.loc 1 646 5 is_stmt 1 view .LVU463
 1814 005e 0F48     		ldr	r0, .L163+4
 1815              	.LVL128:
 646:user/src/mfd_io.c **** 			}
 1816              		.loc 1 646 5 is_stmt 0 view .LVU464
 1817 0060 FFF7FEFF 		bl	_reportMisoDataError
 1818              	.LVL129:
 1819 0064 17E0     		b	.L151
 1820              	.LVL130:
 1821              	.L161:
 636:user/src/mfd_io.c **** 				misoData.state = DIN_DATA_HIGH;
 1822              		.loc 1 636 5 is_stmt 1 view .LVU465
 1823 0066 FFF7FEFF 		bl	_addBitToData
 1824              	.LVL131:
 637:user/src/mfd_io.c **** 			}
 1825              		.loc 1 637 5 view .LVU466
 637:user/src/mfd_io.c **** 			}
 1826              		.loc 1 637 20 is_stmt 0 view .LVU467
 1827 006a 0B4B     		ldr	r3, .L163
 1828 006c 0322     		movs	r2, #3
 1829 006e 5A70     		strb	r2, [r3, #1]
 1830 0070 11E0     		b	.L151
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 111


 1831              	.LVL132:
 1832              	.L162:
 641:user/src/mfd_io.c **** 				misoData.state = DIN_DATA_HIGH;
 1833              		.loc 1 641 5 is_stmt 1 view .LVU468
 1834 0072 0020     		movs	r0, #0
 1835              	.LVL133:
 641:user/src/mfd_io.c **** 				misoData.state = DIN_DATA_HIGH;
 1836              		.loc 1 641 5 is_stmt 0 view .LVU469
 1837 0074 FFF7FEFF 		bl	_addBitToData
 1838              	.LVL134:
 642:user/src/mfd_io.c **** 			}
 1839              		.loc 1 642 5 is_stmt 1 view .LVU470
 642:user/src/mfd_io.c **** 			}
 1840              		.loc 1 642 20 is_stmt 0 view .LVU471
 1841 0078 074B     		ldr	r3, .L163
 1842 007a 0322     		movs	r2, #3
 1843 007c 5A70     		strb	r2, [r3, #1]
 1844 007e 0AE0     		b	.L151
 1845              	.LVL135:
 1846              	.L153:
 651:user/src/mfd_io.c **** 		}
 1847              		.loc 1 651 4 is_stmt 1 view .LVU472
 1848 0080 0748     		ldr	r0, .L163+8
 1849              	.LVL136:
 651:user/src/mfd_io.c **** 		}
 1850              		.loc 1 651 4 is_stmt 0 view .LVU473
 1851 0082 FFF7FEFF 		bl	_reportMisoDataError
 1852              	.LVL137:
 1853 0086 06E0     		b	.L151
 1854              	.LVL138:
 1855              	.L158:
 664:user/src/mfd_io.c **** 			}
 1856              		.loc 1 664 5 is_stmt 1 view .LVU474
 1857 0088 0648     		ldr	r0, .L163+12
 1858              	.LVL139:
 664:user/src/mfd_io.c **** 			}
 1859              		.loc 1 664 5 is_stmt 0 view .LVU475
 1860 008a FFF7FEFF 		bl	_reportMisoDataError
 1861              	.LVL140:
 1862 008e 02E0     		b	.L151
 1863              	.LVL141:
 1864              	.L157:
 669:user/src/mfd_io.c **** 		}
 1865              		.loc 1 669 4 is_stmt 1 view .LVU476
 1866 0090 0548     		ldr	r0, .L163+16
 1867              	.LVL142:
 669:user/src/mfd_io.c **** 		}
 1868              		.loc 1 669 4 is_stmt 0 view .LVU477
 1869 0092 FFF7FEFF 		bl	_reportMisoDataError
 1870              	.LVL143:
 672:user/src/mfd_io.c **** }
 1871              		.loc 1 672 2 is_stmt 1 view .LVU478
 1872              	.L151:
 673:user/src/mfd_io.c **** 
 1873              		.loc 1 673 1 is_stmt 0 view .LVU479
 1874 0096 08BD     		pop	{r3, pc}
 1875              	.L164:
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 112


 1876              		.align	2
 1877              	.L163:
 1878 0098 00000000 		.word	misoData
 1879 009c 00000000 		.word	.LC15
 1880 00a0 38000000 		.word	.LC16
 1881 00a4 84000000 		.word	.LC17
 1882 00a8 C0000000 		.word	.LC18
 1883              		.cfi_endproc
 1884              	.LFE854:
 1886              		.section	.text.misoPinChangeHandler,"ax",%progbits
 1887              		.align	1
 1888              		.global	misoPinChangeHandler
 1889              		.syntax unified
 1890              		.thumb
 1891              		.thumb_func
 1892              		.fpu softvfp
 1894              	misoPinChangeHandler:
 1895              	.LVL144:
 1896              	.LFB850:
 532:user/src/mfd_io.c **** 	// time that has passed since first pin change (stored in misoData.capTime in misoPinChangeChecker
 1897              		.loc 1 532 1 is_stmt 1 view -0
 1898              		.cfi_startproc
 1899              		@ args = 0, pretend = 0, frame = 0
 1900              		@ frame_needed = 0, uses_anonymous_args = 0
 532:user/src/mfd_io.c **** 	// time that has passed since first pin change (stored in misoData.capTime in misoPinChangeChecker
 1901              		.loc 1 532 1 is_stmt 0 view .LVU481
 1902 0000 10B5     		push	{r4, lr}
 1903              	.LCFI22:
 1904              		.cfi_def_cfa_offset 8
 1905              		.cfi_offset 4, -8
 1906              		.cfi_offset 14, -4
 1907 0002 0446     		mov	r4, r0
 534:user/src/mfd_io.c **** 	{
 1908              		.loc 1 534 2 is_stmt 1 view .LVU482
 534:user/src/mfd_io.c **** 	{
 1909              		.loc 1 534 18 is_stmt 0 view .LVU483
 1910 0004 104B     		ldr	r3, .L175
 1911 0006 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 1912 0008 DBB2     		uxtb	r3, r3
 534:user/src/mfd_io.c **** 	{
 1913              		.loc 1 534 2 view .LVU484
 1914 000a 052B     		cmp	r3, #5
 1915 000c 18D8     		bhi	.L166
 1916 000e DFE803F0 		tbb	[pc, r3]
 1917              	.L168:
 1918 0012 03       		.byte	(.L172-.L168)/2
 1919 0013 0A       		.byte	(.L171-.L168)/2
 1920 0014 0D       		.byte	(.L170-.L168)/2
 1921 0015 10       		.byte	(.L169-.L168)/2
 1922 0016 10       		.byte	(.L169-.L168)/2
 1923 0017 13       		.byte	(.L167-.L168)/2
 1924              		.p2align 1
 1925              	.L172:
 537:user/src/mfd_io.c **** 		break;
 1926              		.loc 1 537 3 is_stmt 1 view .LVU485
 1927 0018 FFF7FEFF 		bl	_IDLE_stateHandler
 1928              	.LVL145:
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 113


 538:user/src/mfd_io.c **** 
 1929              		.loc 1 538 3 view .LVU486
 1930              	.L173:
 563:user/src/mfd_io.c **** 	
 1931              		.loc 1 563 2 view .LVU487
 563:user/src/mfd_io.c **** 	
 1932              		.loc 1 563 24 is_stmt 0 view .LVU488
 1933 001c 0A4B     		ldr	r3, .L175
 1934 001e 1C73     		strb	r4, [r3, #12]
 566:user/src/mfd_io.c **** }
 1935              		.loc 1 566 2 is_stmt 1 view .LVU489
 1936 0020 FFF7FEFF 		bl	resetMisoStopwatch
 1937              	.LVL146:
 567:user/src/mfd_io.c **** 
 1938              		.loc 1 567 1 is_stmt 0 view .LVU490
 1939 0024 10BD     		pop	{r4, pc}
 1940              	.LVL147:
 1941              	.L171:
 541:user/src/mfd_io.c **** 		break;
 1942              		.loc 1 541 3 is_stmt 1 view .LVU491
 1943 0026 FFF7FEFF 		bl	_SOF_HIGH_stateHandler
 1944              	.LVL148:
 542:user/src/mfd_io.c **** 
 1945              		.loc 1 542 3 view .LVU492
 1946 002a F7E7     		b	.L173
 1947              	.LVL149:
 1948              	.L170:
 545:user/src/mfd_io.c **** 		break;
 1949              		.loc 1 545 3 view .LVU493
 1950 002c FFF7FEFF 		bl	_SOF_LOW_stateHandler
 1951              	.LVL150:
 546:user/src/mfd_io.c **** 
 1952              		.loc 1 546 3 view .LVU494
 1953 0030 F4E7     		b	.L173
 1954              	.LVL151:
 1955              	.L169:
 550:user/src/mfd_io.c **** 		break;
 1956              		.loc 1 550 3 view .LVU495
 1957 0032 FFF7FEFF 		bl	_DATA_stateHandler
 1958              	.LVL152:
 551:user/src/mfd_io.c **** 
 1959              		.loc 1 551 3 view .LVU496
 1960 0036 F1E7     		b	.L173
 1961              	.LVL153:
 1962              	.L167:
 554:user/src/mfd_io.c **** 		break;
 1963              		.loc 1 554 3 view .LVU497
 1964 0038 0448     		ldr	r0, .L175+4
 1965              	.LVL154:
 554:user/src/mfd_io.c **** 		break;
 1966              		.loc 1 554 3 is_stmt 0 view .LVU498
 1967 003a FFF7FEFF 		bl	_reportMisoDataError
 1968              	.LVL155:
 555:user/src/mfd_io.c **** 
 1969              		.loc 1 555 3 is_stmt 1 view .LVU499
 1970 003e EDE7     		b	.L173
 1971              	.LVL156:
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 114


 1972              	.L166:
 559:user/src/mfd_io.c **** 		break;
 1973              		.loc 1 559 3 view .LVU500
 1974 0040 0348     		ldr	r0, .L175+8
 1975              	.LVL157:
 559:user/src/mfd_io.c **** 		break;
 1976              		.loc 1 559 3 is_stmt 0 view .LVU501
 1977 0042 FFF7FEFF 		bl	_reportMisoDataError
 1978              	.LVL158:
 560:user/src/mfd_io.c **** 	}
 1979              		.loc 1 560 3 is_stmt 1 view .LVU502
 1980 0046 E9E7     		b	.L173
 1981              	.L176:
 1982              		.align	2
 1983              	.L175:
 1984 0048 00000000 		.word	misoData
 1985 004c 00000000 		.word	.LC19
 1986 0050 28000000 		.word	.LC20
 1987              		.cfi_endproc
 1988              	.LFE850:
 1990              		.section	.text.misoPinChangeChecker,"ax",%progbits
 1991              		.align	1
 1992              		.global	misoPinChangeChecker
 1993              		.syntax unified
 1994              		.thumb
 1995              		.thumb_func
 1996              		.fpu softvfp
 1998              	misoPinChangeChecker:
 1999              	.LFB849:
 489:user/src/mfd_io.c **** 	// why? because I get a lot of interrupts because of spikes on DIN line
 2000              		.loc 1 489 1 view -0
 2001              		.cfi_startproc
 2002              		@ args = 0, pretend = 0, frame = 0
 2003              		@ frame_needed = 0, uses_anonymous_args = 0
 2004 0000 08B5     		push	{r3, lr}
 2005              	.LCFI23:
 2006              		.cfi_def_cfa_offset 8
 2007              		.cfi_offset 3, -8
 2008              		.cfi_offset 14, -4
 492:user/src/mfd_io.c **** 	uint8_t readValue = 0;
 2009              		.loc 1 492 2 view .LVU504
 493:user/src/mfd_io.c **** 	uint32_t capTime;
 2010              		.loc 1 493 2 view .LVU505
 2011              	.LVL159:
 494:user/src/mfd_io.c **** 
 2012              		.loc 1 494 2 view .LVU506
 497:user/src/mfd_io.c **** 	{
 2013              		.loc 1 497 2 view .LVU507
 497:user/src/mfd_io.c **** 	{
 2014              		.loc 1 497 14 is_stmt 0 view .LVU508
 2015 0002 194B     		ldr	r3, .L188
 2016 0004 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 497:user/src/mfd_io.c **** 	{
 2017              		.loc 1 497 5 view .LVU509
 2018 0006 13B1     		cbz	r3, .L177
 499:user/src/mfd_io.c **** 		{
 2019              		.loc 1 499 3 is_stmt 1 view .LVU510
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 115


 499:user/src/mfd_io.c **** 		{
 2020              		.loc 1 499 7 is_stmt 0 view .LVU511
 2021 0008 184B     		ldr	r3, .L188+4
 2022 000a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 499:user/src/mfd_io.c **** 		{
 2023              		.loc 1 499 6 view .LVU512
 2024 000c 03B9     		cbnz	r3, .L184
 2025              	.LVL160:
 2026              	.L177:
 529:user/src/mfd_io.c **** 
 2027              		.loc 1 529 1 view .LVU513
 2028 000e 08BD     		pop	{r3, pc}
 2029              	.LVL161:
 2030              	.L184:
 501:user/src/mfd_io.c **** 
 2031              		.loc 1 501 4 is_stmt 1 view .LVU514
 501:user/src/mfd_io.c **** 
 2032              		.loc 1 501 14 is_stmt 0 view .LVU515
 2033 0010 FFF7FEFF 		bl	getMisoStopwatchTimerValue
 2034              	.LVL162:
 503:user/src/mfd_io.c **** 			{
 2035              		.loc 1 503 4 is_stmt 1 view .LVU516
 493:user/src/mfd_io.c **** 	uint32_t capTime;
 2036              		.loc 1 493 10 is_stmt 0 view .LVU517
 2037 0014 0022     		movs	r2, #0
 503:user/src/mfd_io.c **** 			{
 2038              		.loc 1 503 11 view .LVU518
 2039 0016 1346     		mov	r3, r2
 2040              	.LVL163:
 2041              	.L179:
 503:user/src/mfd_io.c **** 			{
 2042              		.loc 1 503 4 discriminator 1 view .LVU519
 2043 0018 052B     		cmp	r3, #5
 2044 001a 08D8     		bhi	.L185
 505:user/src/mfd_io.c **** 			}
 2045              		.loc 1 505 5 is_stmt 1 view .LVU520
 2046              	.LVL164:
 2047              	.LBB30:
 2048              	.LBI30:
 802:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h **** {
 2049              		.loc 4 802 26 view .LVU521
 2050              	.LBB31:
 2051              		.loc 4 804 3 view .LVU522
 2052              		.loc 4 804 11 is_stmt 0 view .LVU523
 2053 001c 1449     		ldr	r1, .L188+8
 2054 001e 0969     		ldr	r1, [r1, #16]
 2055              		.loc 4 804 41 view .LVU524
 2056 0020 C1F30011 		ubfx	r1, r1, #4, #1
 2057              	.LVL165:
 2058              		.loc 4 804 41 view .LVU525
 2059              	.LBE31:
 2060              	.LBE30:
 505:user/src/mfd_io.c **** 			}
 2061              		.loc 1 505 15 view .LVU526
 2062 0024 0A44     		add	r2, r2, r1
 2063              	.LVL166:
 505:user/src/mfd_io.c **** 			}
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 116


 2064              		.loc 1 505 15 view .LVU527
 2065 0026 D2B2     		uxtb	r2, r2
 2066              	.LVL167:
 503:user/src/mfd_io.c **** 			{
 2067              		.loc 1 503 46 view .LVU528
 2068 0028 0133     		adds	r3, r3, #1
 2069              	.LVL168:
 503:user/src/mfd_io.c **** 			{
 2070              		.loc 1 503 46 view .LVU529
 2071 002a DBB2     		uxtb	r3, r3
 2072              	.LVL169:
 503:user/src/mfd_io.c **** 			{
 2073              		.loc 1 503 46 view .LVU530
 2074 002c F4E7     		b	.L179
 2075              	.L185:
 508:user/src/mfd_io.c **** 			{
 2076              		.loc 1 508 4 is_stmt 1 view .LVU531
 508:user/src/mfd_io.c **** 			{
 2077              		.loc 1 508 7 is_stmt 0 view .LVU532
 2078 002e 012A     		cmp	r2, #1
 2079 0030 0CD9     		bls	.L186
 517:user/src/mfd_io.c **** 			{
 2080              		.loc 1 517 9 is_stmt 1 view .LVU533
 517:user/src/mfd_io.c **** 			{
 2081              		.loc 1 517 12 is_stmt 0 view .LVU534
 2082 0032 042A     		cmp	r2, #4
 2083 0034 0DD9     		bls	.L182
 519:user/src/mfd_io.c **** 				{
 2084              		.loc 1 519 5 is_stmt 1 view .LVU535
 519:user/src/mfd_io.c **** 				{
 2085              		.loc 1 519 17 is_stmt 0 view .LVU536
 2086 0036 0C4B     		ldr	r3, .L188
 2087              	.LVL170:
 519:user/src/mfd_io.c **** 				{
 2088              		.loc 1 519 17 view .LVU537
 2089 0038 1B7B     		ldrb	r3, [r3, #12]	@ zero_extendqisi2
 2090 003a DBB2     		uxtb	r3, r3
 519:user/src/mfd_io.c **** 				{
 2091              		.loc 1 519 8 view .LVU538
 2092 003c 012B     		cmp	r3, #1
 2093 003e 08D0     		beq	.L182
 521:user/src/mfd_io.c **** 					misoPinChangeHandler(1);
 2094              		.loc 1 521 6 is_stmt 1 view .LVU539
 521:user/src/mfd_io.c **** 					misoPinChangeHandler(1);
 2095              		.loc 1 521 23 is_stmt 0 view .LVU540
 2096 0040 094B     		ldr	r3, .L188
 2097 0042 9860     		str	r0, [r3, #8]
 522:user/src/mfd_io.c **** 				}
 2098              		.loc 1 522 6 is_stmt 1 view .LVU541
 2099 0044 0120     		movs	r0, #1
 2100              	.LVL171:
 522:user/src/mfd_io.c **** 				}
 2101              		.loc 1 522 6 is_stmt 0 view .LVU542
 2102 0046 FFF7FEFF 		bl	misoPinChangeHandler
 2103              	.LVL172:
 522:user/src/mfd_io.c **** 				}
 2104              		.loc 1 522 6 view .LVU543
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 117


 2105 004a 02E0     		b	.L182
 2106              	.LVL173:
 2107              	.L186:
 510:user/src/mfd_io.c **** 				{
 2108              		.loc 1 510 5 is_stmt 1 view .LVU544
 510:user/src/mfd_io.c **** 				{
 2109              		.loc 1 510 17 is_stmt 0 view .LVU545
 2110 004c 064B     		ldr	r3, .L188
 2111              	.LVL174:
 510:user/src/mfd_io.c **** 				{
 2112              		.loc 1 510 17 view .LVU546
 2113 004e 1B7B     		ldrb	r3, [r3, #12]	@ zero_extendqisi2
 510:user/src/mfd_io.c **** 				{
 2114              		.loc 1 510 8 view .LVU547
 2115 0050 1BB9     		cbnz	r3, .L187
 2116              	.LVL175:
 2117              	.L182:
 526:user/src/mfd_io.c **** 		}
 2118              		.loc 1 526 4 is_stmt 1 view .LVU548
 526:user/src/mfd_io.c **** 		}
 2119              		.loc 1 526 18 is_stmt 0 view .LVU549
 2120 0052 064B     		ldr	r3, .L188+4
 2121 0054 0022     		movs	r2, #0
 2122 0056 1A70     		strb	r2, [r3]
 529:user/src/mfd_io.c **** 
 2123              		.loc 1 529 1 view .LVU550
 2124 0058 D9E7     		b	.L177
 2125              	.LVL176:
 2126              	.L187:
 512:user/src/mfd_io.c **** 					misoPinChangeHandler(0);
 2127              		.loc 1 512 6 is_stmt 1 view .LVU551
 512:user/src/mfd_io.c **** 					misoPinChangeHandler(0);
 2128              		.loc 1 512 23 is_stmt 0 view .LVU552
 2129 005a 034B     		ldr	r3, .L188
 2130 005c 9860     		str	r0, [r3, #8]
 513:user/src/mfd_io.c **** 				}
 2131              		.loc 1 513 6 is_stmt 1 view .LVU553
 2132 005e 0020     		movs	r0, #0
 2133              	.LVL177:
 513:user/src/mfd_io.c **** 				}
 2134              		.loc 1 513 6 is_stmt 0 view .LVU554
 2135 0060 FFF7FEFF 		bl	misoPinChangeHandler
 2136              	.LVL178:
 513:user/src/mfd_io.c **** 				}
 2137              		.loc 1 513 6 view .LVU555
 2138 0064 F5E7     		b	.L182
 2139              	.L189:
 2140 0066 00BF     		.align	2
 2141              	.L188:
 2142 0068 00000000 		.word	misoData
 2143 006c 00000000 		.word	misoPinChange
 2144 0070 00040240 		.word	1073873920
 2145              		.cfi_endproc
 2146              	.LFE849:
 2148              		.section	.text._invertByte,"ax",%progbits
 2149              		.align	1
 2150              		.global	_invertByte
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 118


 2151              		.syntax unified
 2152              		.thumb
 2153              		.thumb_func
 2154              		.fpu softvfp
 2156              	_invertByte:
 2157              	.LVL179:
 2158              	.LFB857:
 701:user/src/mfd_io.c **** 
 702:user/src/mfd_io.c **** /**************************************************************************************************
 703:user/src/mfd_io.c **** // other utility functions
 704:user/src/mfd_io.c **** /**************************************************************************************************
 705:user/src/mfd_io.c **** uint8_t _invertByte(uint8_t data)
 706:user/src/mfd_io.c **** {
 2159              		.loc 1 706 1 is_stmt 1 view -0
 2160              		.cfi_startproc
 2161              		@ args = 0, pretend = 0, frame = 0
 2162              		@ frame_needed = 0, uses_anonymous_args = 0
 2163              		@ link register save eliminated.
 707:user/src/mfd_io.c **** 	data = ~data;
 2164              		.loc 1 707 2 view .LVU557
 2165              		.loc 1 707 7 is_stmt 0 view .LVU558
 2166 0000 C043     		mvns	r0, r0
 2167              	.LVL180:
 708:user/src/mfd_io.c **** 
 709:user/src/mfd_io.c **** 	return data;
 2168              		.loc 1 709 2 is_stmt 1 view .LVU559
 710:user/src/mfd_io.c **** }...
 2169              		.loc 1 710 1 is_stmt 0 view .LVU560
 2170 0002 C0B2     		uxtb	r0, r0
 2171              		.loc 1 710 1 view .LVU561
 2172 0004 7047     		bx	lr
 2173              		.cfi_endproc
 2174              	.LFE857:
 2176              		.section	.text.misoDataHandler,"ax",%progbits
 2177              		.align	1
 2178              		.global	misoDataHandler
 2179              		.syntax unified
 2180              		.thumb
 2181              		.thumb_func
 2182              		.fpu softvfp
 2184              	misoDataHandler:
 2185              	.LFB845:
 339:user/src/mfd_io.c **** {
 2186              		.loc 1 339 1 is_stmt 1 view -0
 2187              		.cfi_startproc
 2188              		@ args = 0, pretend = 0, frame = 8
 2189              		@ frame_needed = 0, uses_anonymous_args = 0
 340:user/src/mfd_io.c **** 	uint8_t data[DIN_PACKET_BYTES_NUMBER];
 2190              		.loc 1 340 2 view .LVU563
 341:user/src/mfd_io.c **** 	uint8_t packetDataToAdd[1];
 2191              		.loc 1 341 2 view .LVU564
 343:user/src/mfd_io.c **** 	if (misoData.isEnabled)
 2192              		.loc 1 343 2 view .LVU565
 343:user/src/mfd_io.c **** 	if (misoData.isEnabled)
 2193              		.loc 1 343 14 is_stmt 0 view .LVU566
 2194 0000 254B     		ldr	r3, .L205
 2195 0002 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 119


 343:user/src/mfd_io.c **** 	if (misoData.isEnabled)
 2196              		.loc 1 343 5 view .LVU567
 2197 0004 03B9     		cbnz	r3, .L200
 2198 0006 7047     		bx	lr
 2199              	.L200:
 339:user/src/mfd_io.c **** {
 2200              		.loc 1 339 1 view .LVU568
 2201 0008 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 2202              	.LCFI24:
 2203              		.cfi_def_cfa_offset 28
 2204              		.cfi_offset 4, -28
 2205              		.cfi_offset 5, -24
 2206              		.cfi_offset 6, -20
 2207              		.cfi_offset 7, -16
 2208              		.cfi_offset 8, -12
 2209              		.cfi_offset 9, -8
 2210              		.cfi_offset 14, -4
 2211 000c 83B0     		sub	sp, sp, #12
 2212              	.LCFI25:
 2213              		.cfi_def_cfa_offset 40
 2214              	.LBB32:
 345:user/src/mfd_io.c **** 		uint32_t currentTime = getMisoStopwatchTimerValue();
 2215              		.loc 1 345 3 is_stmt 1 view .LVU569
 345:user/src/mfd_io.c **** 		uint32_t currentTime = getMisoStopwatchTimerValue();
 2216              		.loc 1 345 26 is_stmt 0 view .LVU570
 2217 000e FFF7FEFF 		bl	getMisoStopwatchTimerValue
 2218              	.LVL181:
 2219 0012 0446     		mov	r4, r0
 2220              	.LVL182:
 346:user/src/mfd_io.c **** 		if (misoData.state == DIN_DATA_LOW)
 2221              		.loc 1 346 3 is_stmt 1 view .LVU571
 346:user/src/mfd_io.c **** 		if (misoData.state == DIN_DATA_LOW)
 2222              		.loc 1 346 15 is_stmt 0 view .LVU572
 2223 0014 204B     		ldr	r3, .L205
 2224 0016 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 2225 0018 DBB2     		uxtb	r3, r3
 346:user/src/mfd_io.c **** 		if (misoData.state == DIN_DATA_LOW)
 2226              		.loc 1 346 6 view .LVU573
 2227 001a 042B     		cmp	r3, #4
 2228 001c 06D0     		beq	.L201
 2229              	.LVL183:
 2230              	.L193:
 381:user/src/mfd_io.c **** 		if (currentTime > 65500)
 2231              		.loc 1 381 3 is_stmt 1 view .LVU574
 381:user/src/mfd_io.c **** 		if (currentTime > 65500)
 2232              		.loc 1 381 6 is_stmt 0 view .LVU575
 2233 001e 4FF6DC73 		movw	r3, #65500
 2234 0022 9C42     		cmp	r4, r3
 2235 0024 34D8     		bhi	.L202
 2236              	.L191:
 2237              	.LBE32:
 386:user/src/mfd_io.c **** }
 2238              		.loc 1 386 1 view .LVU576
 2239 0026 03B0     		add	sp, sp, #12
 2240              	.LCFI26:
 2241              		.cfi_remember_state
 2242              		.cfi_def_cfa_offset 28
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 120


 2243              		@ sp needed
 2244 0028 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 2245              	.LVL184:
 2246              	.L201:
 2247              	.LCFI27:
 2248              		.cfi_restore_state
 2249              	.LBB33:
 348:user/src/mfd_io.c **** 			if (currentTime > DIN_EOF_US)
 2250              		.loc 1 348 4 is_stmt 1 view .LVU577
 348:user/src/mfd_io.c **** 			if (currentTime > DIN_EOF_US)
 2251              		.loc 1 348 7 is_stmt 0 view .LVU578
 2252 002c B0F5DC6F 		cmp	r0, #1760
 2253 0030 F5D9     		bls	.L193
 350:user/src/mfd_io.c **** 				stopMisoStopwatch();
 2254              		.loc 1 350 5 is_stmt 1 view .LVU579
 2255 0032 FFF7FEFF 		bl	stopMisoStopwatch
 2256              	.LVL185:
 352:user/src/mfd_io.c **** 				data[0] = (uint8_t)((misoData.data) & 0xFFUL);
 2257              		.loc 1 352 5 view .LVU580
 352:user/src/mfd_io.c **** 				data[0] = (uint8_t)((misoData.data) & 0xFFUL);
 2258              		.loc 1 352 34 is_stmt 0 view .LVU581
 2259 0036 184D     		ldr	r5, .L205
 2260 0038 6E68     		ldr	r6, [r5, #4]
 352:user/src/mfd_io.c **** 				data[0] = (uint8_t)((misoData.data) & 0xFFUL);
 2261              		.loc 1 352 15 view .LVU582
 2262 003a F6B2     		uxtb	r6, r6
 353:user/src/mfd_io.c **** 				data[1] = (uint8_t)((misoData.data >> 8) & 0xFFUL);
 2263              		.loc 1 353 5 is_stmt 1 view .LVU583
 353:user/src/mfd_io.c **** 				data[1] = (uint8_t)((misoData.data >> 8) & 0xFFUL);
 2264              		.loc 1 353 34 is_stmt 0 view .LVU584
 2265 003c 6F68     		ldr	r7, [r5, #4]
 353:user/src/mfd_io.c **** 				data[1] = (uint8_t)((misoData.data >> 8) & 0xFFUL);
 2266              		.loc 1 353 15 view .LVU585
 2267 003e C7F30727 		ubfx	r7, r7, #8, #8
 354:user/src/mfd_io.c **** 				data[2] = (uint8_t)((misoData.data >> 16) & 0xFFUL);
 2268              		.loc 1 354 5 is_stmt 1 view .LVU586
 354:user/src/mfd_io.c **** 				data[2] = (uint8_t)((misoData.data >> 16) & 0xFFUL);
 2269              		.loc 1 354 34 is_stmt 0 view .LVU587
 2270 0042 6B68     		ldr	r3, [r5, #4]
 354:user/src/mfd_io.c **** 				data[2] = (uint8_t)((misoData.data >> 16) & 0xFFUL);
 2271              		.loc 1 354 15 view .LVU588
 2272 0044 C3F30749 		ubfx	r9, r3, #16, #8
 355:user/src/mfd_io.c **** 				data[3] = (uint8_t)((misoData.data >> 24) & 0xFFUL);
 2273              		.loc 1 355 5 is_stmt 1 view .LVU589
 355:user/src/mfd_io.c **** 				data[3] = (uint8_t)((misoData.data >> 24) & 0xFFUL);
 2274              		.loc 1 355 34 is_stmt 0 view .LVU590
 2275 0048 6B68     		ldr	r3, [r5, #4]
 355:user/src/mfd_io.c **** 				data[3] = (uint8_t)((misoData.data >> 24) & 0xFFUL);
 2276              		.loc 1 355 15 view .LVU591
 2277 004a 4FEA1368 		lsr	r8, r3, #24
 357:user/src/mfd_io.c **** 				initMisoData();
 2278              		.loc 1 357 5 is_stmt 1 view .LVU592
 2279 004e FFF7FEFF 		bl	initMisoData
 2280              	.LVL186:
 358:user/src/mfd_io.c **** 				misoData.isEnabled = true;
 2281              		.loc 1 358 5 view .LVU593
 358:user/src/mfd_io.c **** 				misoData.isEnabled = true;
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 121


 2282              		.loc 1 358 24 is_stmt 0 view .LVU594
 2283 0052 0123     		movs	r3, #1
 2284 0054 2B70     		strb	r3, [r5]
 360:user/src/mfd_io.c **** 				if ((data[0] == DIN_BYTE_0_VALUE) && (data[1] == DIN_BYTE_1_VALUE))
 2285              		.loc 1 360 5 is_stmt 1 view .LVU595
 360:user/src/mfd_io.c **** 				if ((data[0] == DIN_BYTE_0_VALUE) && (data[1] == DIN_BYTE_1_VALUE))
 2286              		.loc 1 360 8 is_stmt 0 view .LVU596
 2287 0056 CA2E     		cmp	r6, #202
 2288 0058 01D1     		bne	.L194
 360:user/src/mfd_io.c **** 				if ((data[0] == DIN_BYTE_0_VALUE) && (data[1] == DIN_BYTE_1_VALUE))
 2289              		.loc 1 360 39 discriminator 1 view .LVU597
 2290 005a 342F     		cmp	r7, #52
 2291 005c 03D0     		beq	.L203
 2292              	.L194:
 376:user/src/mfd_io.c **** 					_reportMisoDataError("ERROR: MISO data byte 1 and 2 are not as expected.");
 2293              		.loc 1 376 6 is_stmt 1 view .LVU598
 2294 005e 0F48     		ldr	r0, .L205+4
 2295 0060 FFF7FEFF 		bl	_reportMisoDataError
 2296              	.LVL187:
 2297 0064 DBE7     		b	.L193
 2298              	.L203:
 362:user/src/mfd_io.c **** 					if (data[2] == _invertByte(data[3]))
 2299              		.loc 1 362 6 view .LVU599
 362:user/src/mfd_io.c **** 					if (data[2] == _invertByte(data[3]))
 2300              		.loc 1 362 21 is_stmt 0 view .LVU600
 2301 0066 4046     		mov	r0, r8
 2302 0068 FFF7FEFF 		bl	_invertByte
 2303              	.LVL188:
 362:user/src/mfd_io.c **** 					if (data[2] == _invertByte(data[3]))
 2304              		.loc 1 362 9 view .LVU601
 2305 006c 8145     		cmp	r9, r0
 2306 006e 03D0     		beq	.L204
 371:user/src/mfd_io.c **** 						_reportMisoDataError("ERROR: MISO data byte 3 and 4 are not inverted.");
 2307              		.loc 1 371 7 is_stmt 1 view .LVU602
 2308 0070 0B48     		ldr	r0, .L205+8
 2309 0072 FFF7FEFF 		bl	_reportMisoDataError
 2310              	.LVL189:
 2311 0076 D2E7     		b	.L193
 2312              	.L204:
 364:user/src/mfd_io.c **** 						packetDataToAdd[0] = CDC_MODE_ACK;
 2313              		.loc 1 364 7 view .LVU603
 364:user/src/mfd_io.c **** 						packetDataToAdd[0] = CDC_MODE_ACK;
 2314              		.loc 1 364 26 is_stmt 0 view .LVU604
 2315 0078 9423     		movs	r3, #148
 2316 007a 8DF80430 		strb	r3, [sp, #4]
 365:user/src/mfd_io.c **** 						ring_buffer_put(&mosiBuff, packetDataToAdd, 1);
 2317              		.loc 1 365 7 is_stmt 1 view .LVU605
 2318 007e 0122     		movs	r2, #1
 2319 0080 01A9     		add	r1, sp, #4
 2320 0082 0848     		ldr	r0, .L205+12
 2321 0084 FFF7FEFF 		bl	ring_buffer_put
 2322              	.LVL190:
 367:user/src/mfd_io.c **** 						_handleMisoAction(data[2]);
 2323              		.loc 1 367 7 view .LVU606
 2324 0088 4846     		mov	r0, r9
 2325 008a FFF7FEFF 		bl	_handleMisoAction
 2326              	.LVL191:
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 122


 2327 008e C6E7     		b	.L193
 2328              	.L202:
 383:user/src/mfd_io.c **** 			_reportMisoDataError("ERROR: misoStopwatch will overflow.");
 2329              		.loc 1 383 4 view .LVU607
 2330 0090 0548     		ldr	r0, .L205+16
 2331 0092 FFF7FEFF 		bl	_reportMisoDataError
 2332              	.LVL192:
 2333              	.LBE33:
 386:user/src/mfd_io.c **** }
 2334              		.loc 1 386 1 is_stmt 0 view .LVU608
 2335 0096 C6E7     		b	.L191
 2336              	.L206:
 2337              		.align	2
 2338              	.L205:
 2339 0098 00000000 		.word	misoData
 2340 009c 30000000 		.word	.LC22
 2341 00a0 00000000 		.word	.LC21
 2342 00a4 00000000 		.word	mosiBuff
 2343 00a8 64000000 		.word	.LC23
 2344              		.cfi_endproc
 2345              	.LFE845:
 2347              		.comm	mosiLowLevelData,12,4
 2348              		.comm	mosiData,10,4
 2349              		.comm	mosiBuff,24,4
 2350              		.comm	misoData,16,4
 2351              		.comm	misoPinChange,1,1
 2352              		.section	.rodata._DATA_stateHandler.str1.4,"aMS",%progbits,1
 2353              		.align	2
 2354              	.LC15:
 2355 0000 4552524F 		.ascii	"ERROR: LOW pulse length not in range for logic 0 or"
 2355      523A204C 
 2355      4F572070 
 2355      756C7365 
 2355      206C656E 
 2356 0033 20313A20 		.ascii	" 1: \000"
 2356      00
 2357              	.LC16:
 2358 0038 4552524F 		.ascii	"ERROR: HIGH transition and not DIN_DATA_LOW state i"
 2358      523A2048 
 2358      49474820 
 2358      7472616E 
 2358      73697469 
 2359 006b 7320696E 		.ascii	"s invalid combination: \000"
 2359      76616C69 
 2359      6420636F 
 2359      6D62696E 
 2359      6174696F 
 2360 0083 00       		.space	1
 2361              	.LC17:
 2362 0084 4552524F 		.ascii	"ERROR: HIGH pulse length not in range for DATA_x st"
 2362      523A2048 
 2362      49474820 
 2362      70756C73 
 2362      65206C65 
 2363 00b7 6174653A 		.ascii	"ate: \000"
 2363      2000
 2364 00bd 000000   		.space	3
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 123


 2365              	.LC18:
 2366 00c0 4552524F 		.ascii	"ERROR: LOW transition in not DIN_DATA_HIGH state is"
 2366      523A204C 
 2366      4F572074 
 2366      72616E73 
 2366      6974696F 
 2367 00f3 20696E76 		.ascii	" invalid combination: \000"
 2367      616C6964 
 2367      20636F6D 
 2367      62696E61 
 2367      74696F6E 
 2368              		.section	.rodata._IDLE_stateHandler.str1.4,"aMS",%progbits,1
 2369              		.align	2
 2370              	.LC11:
 2371 0000 4552524F 		.ascii	"ERROR: LOW transition at IDLE state: \000"
 2371      523A204C 
 2371      4F572074 
 2371      72616E73 
 2371      6974696F 
 2372              		.section	.rodata._SOF_HIGH_stateHandler.str1.4,"aMS",%progbits,1
 2373              		.align	2
 2374              	.LC12:
 2375 0000 4552524F 		.ascii	"ERROR: invalid SOF HIGH pulse width: \000"
 2375      523A2069 
 2375      6E76616C 
 2375      69642053 
 2375      4F462048 
 2376 0026 0000     		.space	2
 2377              	.LC13:
 2378 0028 4552524F 		.ascii	"ERROR: HIGH transition at START_SEQUENCE_HIGH state"
 2378      523A2048 
 2378      49474820 
 2378      7472616E 
 2378      73697469 
 2379 005b 3A2000   		.ascii	": \000"
 2380              		.section	.rodata._SOF_LOW_stateHandler.str1.4,"aMS",%progbits,1
 2381              		.align	2
 2382              	.LC14:
 2383 0000 4552524F 		.ascii	"ERROR: invalid SOF LOW pulse width: \000"
 2383      523A2069 
 2383      6E76616C 
 2383      69642053 
 2383      4F46204C 
 2384              		.section	.rodata._handleMisoAction.str1.4,"aMS",%progbits,1
 2385              		.align	2
 2386              	.LC0:
 2387 0000 3000     		.ascii	"0\000"
 2388 0002 0000     		.space	2
 2389              	.LC1:
 2390 0004 3100     		.ascii	"1\000"
 2391 0006 0000     		.space	2
 2392              	.LC2:
 2393 0008 4F00     		.ascii	"O\000"
 2394 000a 0000     		.space	2
 2395              	.LC3:
 2396 000c 6900     		.ascii	"i\000"
 2397 000e 0000     		.space	2
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 124


 2398              	.LC4:
 2399 0010 3200     		.ascii	"2\000"
 2400 0012 0000     		.space	2
 2401              	.LC5:
 2402 0014 3300     		.ascii	"3\000"
 2403 0016 0000     		.space	2
 2404              	.LC6:
 2405 0018 3400     		.ascii	"4\000"
 2406 001a 0000     		.space	2
 2407              	.LC7:
 2408 001c 3500     		.ascii	"5\000"
 2409 001e 0000     		.space	2
 2410              	.LC8:
 2411 0020 3600     		.ascii	"6\000"
 2412 0022 0000     		.space	2
 2413              	.LC9:
 2414 0024 3700     		.ascii	"7\000"
 2415 0026 0000     		.space	2
 2416              	.LC10:
 2417 0028 556E6B6E 		.ascii	"Unknown received MISO data.\000"
 2417      6F776E20 
 2417      72656365 
 2417      69766564 
 2417      204D4953 
 2418              		.section	.rodata.misoDataHandler.str1.4,"aMS",%progbits,1
 2419              		.align	2
 2420              	.LC21:
 2421 0000 4552524F 		.ascii	"ERROR: MISO data byte 3 and 4 are not inverted.\000"
 2421      523A204D 
 2421      49534F20 
 2421      64617461 
 2421      20627974 
 2422              	.LC22:
 2423 0030 4552524F 		.ascii	"ERROR: MISO data byte 1 and 2 are not as expected.\000"
 2423      523A204D 
 2423      49534F20 
 2423      64617461 
 2423      20627974 
 2424 0063 00       		.space	1
 2425              	.LC23:
 2426 0064 4552524F 		.ascii	"ERROR: misoStopwatch will overflow.\000"
 2426      523A206D 
 2426      69736F53 
 2426      746F7077 
 2426      61746368 
 2427              		.section	.rodata.misoPinChangeHandler.str1.4,"aMS",%progbits,1
 2428              		.align	2
 2429              	.LC19:
 2430 0000 4552524F 		.ascii	"ERROR: DIN_EOF state should not occur.\000"
 2430      523A2044 
 2430      494E5F45 
 2430      4F462073 
 2430      74617465 
 2431 0027 00       		.space	1
 2432              	.LC20:
 2433 0028 4552524F 		.ascii	"ERROR: Invalid misoData state machine state.\000"
 2433      523A2049 
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 125


 2433      6E76616C 
 2433      6964206D 
 2433      69736F44 
 2434              		.text
 2435              	.Letext0:
 2436              		.file 5 "Drivers/CMSIS/Device/ST/STM32L1xx/Include/stm32l100xc.h"
 2437              		.file 6 "c:\\users\\domen\\appdata\\roaming\\gnu mcu eclipse\\arm embedded gcc\\8.3.1-1.1\\arm-non
 2438              		.file 7 "c:\\users\\domen\\appdata\\roaming\\gnu mcu eclipse\\arm embedded gcc\\8.3.1-1.1\\arm-non
 2439              		.file 8 "Drivers/CMSIS/Device/ST/STM32L1xx/Include/system_stm32l1xx.h"
 2440              		.file 9 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_dma.h"
 2441              		.file 10 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_tim.h"
 2442              		.file 11 "user/inc/ring_buffer.h"
 2443              		.file 12 "user/inc/cdcData.h"
 2444              		.file 13 "user/inc/mfd_io.h"
 2445              		.file 14 "user/inc/bt.h"
 2446              		.file 15 "user/inc/timers.h"
 2447              		.file 16 "user/inc/io.h"
 2448              		.file 17 "user/inc/uart_print.h"
 2449              		.file 18 "Core/Inc/main.h"
 2450              		.file 19 "Core/Inc/spi.h"
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 126


DEFINED SYMBOLS
                            *ABS*:0000000000000000 mfd_io.c
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:16     .text.initSpiDriver:0000000000000000 $t
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:24     .text.initSpiDriver:0000000000000000 initSpiDriver
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:76     .text.initSpiDriver:000000000000001c $d
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:82     .text.initMosiBuffer:0000000000000000 $t
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:89     .text.initMosiBuffer:0000000000000000 initMosiBuffer
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:120    .text.initMosiBuffer:0000000000000014 $d
                            *COM*:0000000000000018 mosiBuff
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:125    .text.initMosiData:0000000000000000 $t
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:132    .text.initMosiData:0000000000000000 initMosiData
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:193    .text.initMosiData:0000000000000034 $d
                            *COM*:000000000000000a mosiData
                            *COM*:000000000000000c mosiLowLevelData
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:200    .text.enableMosiDataHandler:0000000000000000 $t
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:207    .text.enableMosiDataHandler:0000000000000000 enableMosiDataHandler
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:259    .text.enableMosiDataHandler:0000000000000028 $d
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:264    .text._getCdNumber:0000000000000000 $t
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:271    .text._getCdNumber:0000000000000000 _getCdNumber
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:325    .text._getCdNumber:0000000000000020 $d
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:330    .text._getTrackNumber:0000000000000000 $t
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:337    .text._getTrackNumber:0000000000000000 _getTrackNumber
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:376    .text._getTrackNumber:0000000000000018 $d
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:381    .text._getTimeMsbNumber:0000000000000000 $t
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:388    .text._getTimeMsbNumber:0000000000000000 _getTimeMsbNumber
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:426    .text._getTimeMsbNumber:0000000000000018 $d
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:431    .text._getTimeLsbNumber:0000000000000000 $t
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:438    .text._getTimeLsbNumber:0000000000000000 _getTimeLsbNumber
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:476    .text._getTimeLsbNumber:0000000000000018 $d
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:481    .text._getFrame1Number:0000000000000000 $t
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:488    .text._getFrame1Number:0000000000000000 _getFrame1Number
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:524    .text._getFrame1Number:0000000000000018 $d
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:529    .text._getPacketByteData:0000000000000000 $t
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:536    .text._getPacketByteData:0000000000000000 _getPacketByteData
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:556    .text._getPacketByteData:000000000000000a $d
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:564    .text._getPacketByteData:0000000000000012 $t
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:647    .text._getPacketByteData:000000000000004c $d
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:652    .text._spiSendData:0000000000000000 $t
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:659    .text._spiSendData:0000000000000000 _spiSendData
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:755    .text._spiSendData:0000000000000030 $d
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:760    .text.mosiDataHandler:0000000000000000 $t
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:767    .text.mosiDataHandler:0000000000000000 mosiDataHandler
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:951    .text.mosiDataHandler:00000000000000b4 $d
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:959    .text.initMisoData:0000000000000000 $t
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:966    .text.initMisoData:0000000000000000 initMisoData
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:1022   .text.initMisoData:0000000000000024 $d
                            *COM*:0000000000000010 misoData
                            *COM*:0000000000000001 misoPinChange
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:1029   .text.enableMisoDataHandler:0000000000000000 $t
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:1036   .text.enableMisoDataHandler:0000000000000000 enableMisoDataHandler
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:1078   .text.enableMisoDataHandler:000000000000001c $d
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:1084   .text.notifyPinChange:0000000000000000 $t
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:1091   .text.notifyPinChange:0000000000000000 notifyPinChange
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:1108   .text.notifyPinChange:0000000000000008 $d
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:1113   .text._addBitToData:0000000000000000 $t
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:1120   .text._addBitToData:0000000000000000 _addBitToData
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:1155   .text._addBitToData:0000000000000020 $d
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 127


C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:1160   .text._reportMisoDataError:0000000000000000 $t
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:1167   .text._reportMisoDataError:0000000000000000 _reportMisoDataError
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:1226   .text._reportMisoDataError:0000000000000034 $d
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:1231   .text._handleMisoAction:0000000000000000 $t
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:1238   .text._handleMisoAction:0000000000000000 _handleMisoAction
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:1262   .text._handleMisoAction:0000000000000010 $d
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:1503   .text._handleMisoAction:0000000000000134 $d
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:1521   .text._IDLE_stateHandler:0000000000000000 $t
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:1528   .text._IDLE_stateHandler:0000000000000000 _IDLE_stateHandler
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:1572   .text._IDLE_stateHandler:0000000000000020 $d
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:1578   .text._SOF_HIGH_stateHandler:0000000000000000 $t
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:1585   .text._SOF_HIGH_stateHandler:0000000000000000 _SOF_HIGH_stateHandler
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:1645   .text._SOF_HIGH_stateHandler:0000000000000034 $d
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:1652   .text._SOF_LOW_stateHandler:0000000000000000 $t
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:1659   .text._SOF_LOW_stateHandler:0000000000000000 _SOF_LOW_stateHandler
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:1718   .text._SOF_LOW_stateHandler:0000000000000034 $d
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:1725   .text._DATA_stateHandler:0000000000000000 $t
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:1732   .text._DATA_stateHandler:0000000000000000 _DATA_stateHandler
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:1878   .text._DATA_stateHandler:0000000000000098 $d
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:1887   .text.misoPinChangeHandler:0000000000000000 $t
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:1894   .text.misoPinChangeHandler:0000000000000000 misoPinChangeHandler
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:1918   .text.misoPinChangeHandler:0000000000000012 $d
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:1924   .text.misoPinChangeHandler:0000000000000018 $t
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:1984   .text.misoPinChangeHandler:0000000000000048 $d
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:1991   .text.misoPinChangeChecker:0000000000000000 $t
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:1998   .text.misoPinChangeChecker:0000000000000000 misoPinChangeChecker
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:2142   .text.misoPinChangeChecker:0000000000000068 $d
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:2149   .text._invertByte:0000000000000000 $t
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:2156   .text._invertByte:0000000000000000 _invertByte
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:2177   .text.misoDataHandler:0000000000000000 $t
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:2184   .text.misoDataHandler:0000000000000000 misoDataHandler
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:2339   .text.misoDataHandler:0000000000000098 $d
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:2353   .rodata._DATA_stateHandler.str1.4:0000000000000000 $d
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:2369   .rodata._IDLE_stateHandler.str1.4:0000000000000000 $d
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:2373   .rodata._SOF_HIGH_stateHandler.str1.4:0000000000000000 $d
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:2381   .rodata._SOF_LOW_stateHandler.str1.4:0000000000000000 $d
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:2385   .rodata._handleMisoAction.str1.4:0000000000000000 $d
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:2419   .rodata.misoDataHandler.str1.4:0000000000000000 $d
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:2428   .rodata.misoPinChangeHandler.str1.4:0000000000000000 $d
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:1295   .text._handleMisoAction:0000000000000031 $d
C:\Users\domen\AppData\Local\Temp\cczN7dtW.s:1295   .text._handleMisoAction:0000000000000032 $t

UNDEFINED SYMBOLS
MX_SPI1_Init
ring_buffer_init
Error_Handler
ring_buffer_flush
startUsDelayTimer
stopUsDelayTimer
getUsDelayTimerValue
ring_buffer_size
resetUsDelayTimer
ring_buffer_get
resetMisoStopwatch
stopMisoStopwatch
ctrlErrorLed
printStringLn
ARM GAS  C:\Users\domen\AppData\Local\Temp\cczN7dtW.s 			page 128


printNumberLn
printLn
printString
ring_buffer_put
addBluetoothAction
startMisoStopwatch
getMisoStopwatchTimerValue
