// Seed: 1340489495
module module_0;
  logic id_1;
  always id_1 <= -1;
  assign id_1 = id_1;
  parameter id_2 = {1, -1, !1 * 1'b0, 1, 1, 1};
  assign module_1.id_22 = 0;
  assign id_1 = id_2;
endmodule
module module_1 #(
    parameter id_22 = 32'd83,
    parameter id_4  = 32'd14
) (
    input wire id_0,
    input supply1 id_1,
    input tri id_2,
    input uwire id_3
    , id_21,
    output wire _id_4,
    output tri1 id_5,
    output tri0 id_6[1 : ~  -1],
    output tri0 id_7,
    output supply1 id_8,
    input wand id_9,
    output wor id_10,
    input wire id_11,
    input wor id_12,
    input tri id_13
    , _id_22, id_23,
    input supply0 id_14,
    output wire id_15,
    output wor id_16[id_4  *  id_22 : -1],
    input supply0 id_17,
    input supply0 id_18,
    input supply0 id_19
);
  assign id_16 = 1;
  module_0 modCall_1 ();
  assign id_15 = -1 + id_23;
endmodule
