SERNO,END_INSTANCE,END_CLOCK,START_CLOCK,START_INSTANCE,CDC_TYPE,SYNCHRONIZER,NUMBER_OF_SYNCHRONIZER_FFs,SAFE_CDC,DESCRIPTION
1,osc_counter_0.resetb,top|SYS_CLK,top|DBUG_HEADER10,osc_counter_0.cntr_trig,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
2,osc_counter_0.startb,top|SYS_CLK,top|DBUG_HEADER10,osc_counter_0.cntr_trig,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
3,osc_counter_0.cntr_trig,top|DBUG_HEADER10,top|SYS_CLK,osc_counter_0.startb,Different Clock Domains,NO,0,NO,Divergence detected in the crossover path.
4,osc_counter_0.counter.count[15:0],top|SYS_CLK,top|DBUG_HEADER10,DBUG_HEADER10,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.