
---------- Begin Simulation Statistics ----------
final_tick                               132269909000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 375969                       # Simulator instruction rate (inst/s)
host_mem_usage                                 659068                       # Number of bytes of host memory used
host_op_rate                                   411430                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   265.98                       # Real time elapsed on the host
host_tick_rate                              497293988                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109431833                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.132270                       # Number of seconds simulated
sim_ticks                                132269909000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109431833                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.322699                       # CPI: cycles per instruction
system.cpu.discardedOps                        704477                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        16397350                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.756030                       # IPC: instructions per cycle
system.cpu.numCycles                        132269909                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72954902     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568365      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241244      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154714      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120622      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44543      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166460      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20646336     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534647     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431833                       # Class of committed instruction
system.cpu.tickCycles                       115872559                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    86                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        14838                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         31771                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       134112                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           75                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       995163                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         3256                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1990683                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           3331                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                20730464                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16622975                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            150989                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8824935                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8734246                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             98.972355                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1050528                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                319                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          434056                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             300032                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           134024                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1119                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     35474467                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35474467                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35477831                       # number of overall hits
system.cpu.dcache.overall_hits::total        35477831                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        32120                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          32120                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        32129                       # number of overall misses
system.cpu.dcache.overall_misses::total         32129                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2848992000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2848992000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2848992000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2848992000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35506587                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35506587                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35509960                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35509960                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000905                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000905                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000905                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000905                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 88698.381071                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 88698.381071                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 88673.534813                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 88673.534813                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        24394                       # number of writebacks
system.cpu.dcache.writebacks::total             24394                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         5639                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         5639                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         5639                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         5639                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        26481                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        26481                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        26486                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        26486                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2300441000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2300441000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2301091000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2301091000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000746                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000746                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000746                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000746                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 86871.379480                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 86871.379480                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 86879.521257                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 86879.521257                       # average overall mshr miss latency
system.cpu.dcache.replacements                  26230                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21233736                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21233736                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        18268                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         18268                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1198023000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1198023000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21252004                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21252004                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000860                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000860                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 65580.413838                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 65580.413838                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1503                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1503                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        16765                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        16765                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1082368000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1082368000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000789                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000789                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 64561.169102                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64561.169102                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14240731                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14240731                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        13852                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        13852                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1650969000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1650969000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14254583                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14254583                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000972                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000972                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 119186.326884                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 119186.326884                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         4136                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4136                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         9716                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9716                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1218073000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1218073000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000682                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000682                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 125367.743928                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 125367.743928                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3364                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3364                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3373                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3373                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.002668                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.002668                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       650000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       650000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.001482                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.001482                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       130000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       130000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89081                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89081                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89081                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89081                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 132269909000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.588806                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35682478                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             26486                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1347.220343                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            285000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.588806                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998394                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998394                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          136                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           77                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           25                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         142778970                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        142778970                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 132269909000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 132269909000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 132269909000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49816949                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17251171                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          10043889                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     24995079                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         24995079                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     24995079                       # number of overall hits
system.cpu.icache.overall_hits::total        24995079                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       969040                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         969040                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       969040                       # number of overall misses
system.cpu.icache.overall_misses::total        969040                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  27575814000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  27575814000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  27575814000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  27575814000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     25964119                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     25964119                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     25964119                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     25964119                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.037322                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.037322                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.037322                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.037322                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 28456.837695                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 28456.837695                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 28456.837695                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 28456.837695                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       968927                       # number of writebacks
system.cpu.icache.writebacks::total            968927                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       969040                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       969040                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       969040                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       969040                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  25637736000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  25637736000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  25637736000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  25637736000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.037322                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.037322                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.037322                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.037322                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 26456.839759                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 26456.839759                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 26456.839759                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 26456.839759                       # average overall mshr miss latency
system.cpu.icache.replacements                 968927                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     24995079                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        24995079                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       969040                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        969040                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  27575814000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  27575814000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     25964119                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     25964119                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.037322                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.037322                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 28456.837695                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 28456.837695                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       969040                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       969040                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  25637736000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  25637736000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.037322                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.037322                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 26456.839759                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 26456.839759                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 132269909000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           111.984408                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            25964118                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            969039                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             26.793677                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   111.984408                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.874878                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.874878                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          112                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           94                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          26933158                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         26933158                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 132269909000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 132269909000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 132269909000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 132269909000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  109431833                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               968317                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                10193                       # number of demand (read+write) hits
system.l2.demand_hits::total                   978510                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              968317                       # number of overall hits
system.l2.overall_hits::.cpu.data               10193                       # number of overall hits
system.l2.overall_hits::total                  978510                       # number of overall hits
system.l2.demand_misses::.cpu.inst                723                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              16293                       # number of demand (read+write) misses
system.l2.demand_misses::total                  17016                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               723                       # number of overall misses
system.l2.overall_misses::.cpu.data             16293                       # number of overall misses
system.l2.overall_misses::total                 17016                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     90011000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   2007530000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2097541000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     90011000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   2007530000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2097541000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           969040                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            26486                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               995526                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          969040                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           26486                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              995526                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.000746                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.615155                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.017092                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.000746                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.615155                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.017092                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 124496.542185                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 123214.263794                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 123268.747062                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 124496.542185                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 123214.263794                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 123268.747062                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               13845                       # number of writebacks
system.l2.writebacks::total                     13845                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           723                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         16288                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             17011                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          723                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        16288                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            17011                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     75551000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1681225000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1756776000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     75551000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1681225000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1756776000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.000746                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.614966                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.017087                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.000746                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.614966                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.017087                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 104496.542185                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 103218.627210                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 103272.941038                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 104496.542185                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 103218.627210                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 103272.941038                       # average overall mshr miss latency
system.l2.replacements                          17828                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        24394                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            24394                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        24394                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        24394                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       834825                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           834825                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       834825                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       834825                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          263                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           263                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.cpu.data            9716                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9716                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   1188919000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1188919000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          9716                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9716                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 122367.126389                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 122367.126389                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         9716                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           9716                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    994599000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    994599000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 102367.126389                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 102367.126389                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         968317                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             968317                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          723                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              723                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     90011000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     90011000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       969040                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         969040                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.000746                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000746                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 124496.542185                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 124496.542185                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          723                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          723                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     75551000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     75551000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.000746                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000746                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 104496.542185                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 104496.542185                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         10193                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             10193                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         6577                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6577                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    818611000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    818611000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        16770                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         16770                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.392188                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.392188                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 124465.713851                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 124465.713851                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         6572                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6572                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    686626000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    686626000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.391890                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.391890                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 104477.480219                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 104477.480219                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 132269909000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2005.119211                       # Cycle average of tags in use
system.l2.tags.total_refs                     1856303                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     19876                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     93.394194                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    102000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     162.964014                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        25.239204                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1816.915992                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.079572                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.012324                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.887166                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.979062                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           74                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          711                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1256                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1876447                       # Number of tag accesses
system.l2.tags.data_accesses                  1876447                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 132269909000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     55372.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2892.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     64997.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005317672750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2737                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2737                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              132112                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              52667                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       17011                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      13845                       # Number of write requests accepted
system.mem_ctrls.readBursts                     68044                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    55380                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    155                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     8                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       4.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.64                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 68044                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                55380                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   16169                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   16166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   16549                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   16549                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     805                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     803                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     420                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     422                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         2737                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.804165                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.050385                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    102.165663                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2733     99.85%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            2      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            1      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2737                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2737                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      20.225429                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     20.182239                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.362068                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               56      2.05%      2.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               19      0.69%      2.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                4      0.15%      2.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               19      0.69%      3.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2419     88.38%     91.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.04%     92.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              208      7.60%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               10      0.37%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2737                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    9920                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 4354816                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3544320                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     32.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     26.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  132250438000                       # Total gap between requests
system.mem_ctrls.avgGap                    4286052.57                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       185088                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      4159808                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      3542848                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 1399320.536313365214                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 31449390.352268256247                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 26784988.564557038248                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2892                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        65152                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        55380                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    130893000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   2880340250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2987547693000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     45260.37                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     44209.54                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  53946328.87                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       185088                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      4169728                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       4354816                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       185088                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       185088                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      3544320                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      3544320                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          723                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        16288                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          17011                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        13845                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         13845                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      1399321                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     31524389                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         32923709                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      1399321                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      1399321                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     26796117                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        26796117                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     26796117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      1399321                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     31524389                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        59719826                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                67889                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               55357                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         4136                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         4200                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         3880                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         4640                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         5000                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         3768                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         4009                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         5458                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         4153                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         4373                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         4152                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         3968                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         4264                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         3800                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         4196                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         3892                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         3224                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         3416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         3332                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         3261                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         3568                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         3256                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         3508                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         4120                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         3400                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         3616                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         3560                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         3348                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         3656                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         3212                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         3564                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         3316                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              1738314500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             339445000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         3011233250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                25605.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           44355.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               52247                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              44986                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            76.96                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           81.27                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        26013                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   303.223158                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   271.004906                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   171.128869                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1181      4.54%      4.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          993      3.82%      8.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        20097     77.26%     85.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          319      1.23%     86.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1990      7.65%     94.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          163      0.63%     95.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          444      1.71%     96.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          154      0.59%     97.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          672      2.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        26013                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               4344896                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            3542848                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               32.848711                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               26.784989                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.47                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.26                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.21                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               78.89                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 132269909000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        95576040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        50799870                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      250549740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     144515700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 10440889680.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  15163161660                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  38022667200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   64168159890                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   485.130446                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  98683465750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   4416620000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  29169823250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        90156780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        47919465                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      234177720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     144447840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 10440889680.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  14622245910                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  38478175200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   64058012595                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   484.297699                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  99875107000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   4416620000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  27978182000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 132269909000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               7295                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        13845                       # Transaction distribution
system.membus.trans_dist::CleanEvict              915                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9716                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9716                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7295                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        48782                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  48782                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      7899136                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 7899136                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             17011                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   17011    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               17011                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 132269909000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           253291000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          297352500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            985809                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        38239                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       968927                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            5819                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9716                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9716                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        969040                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        16770                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      2907006                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        79202                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2986208                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    496119296                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     13025280                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              509144576                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           17828                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3544320                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1013354                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.135712                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.342698                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 875905     86.44%     86.44% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 137374     13.56%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     75      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1013354                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 132269909000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         9937251000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        8721351000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             6.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         238379994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
