head	1.2;
access;
symbols
	OPENBSD_6_2:1.2.0.50
	OPENBSD_6_2_BASE:1.2
	OPENBSD_6_1:1.2.0.52
	OPENBSD_6_1_BASE:1.2
	OPENBSD_6_0:1.2.0.48
	OPENBSD_6_0_BASE:1.2
	OPENBSD_5_9:1.2.0.38
	OPENBSD_5_9_BASE:1.2
	OPENBSD_5_8:1.2.0.46
	OPENBSD_5_8_BASE:1.2
	OPENBSD_5_7:1.2.0.44
	OPENBSD_5_7_BASE:1.2
	OPENBSD_5_6:1.2.0.42
	OPENBSD_5_6_BASE:1.2
	OPENBSD_5_5:1.2.0.40
	OPENBSD_5_5_BASE:1.2
	OPENBSD_5_4:1.2.0.36
	OPENBSD_5_4_BASE:1.2
	OPENBSD_5_3:1.2.0.34
	OPENBSD_5_3_BASE:1.2
	OPENBSD_5_2:1.2.0.32
	OPENBSD_5_2_BASE:1.2
	OPENBSD_5_1_BASE:1.2
	OPENBSD_5_1:1.2.0.30
	OPENBSD_5_0:1.2.0.28
	OPENBSD_5_0_BASE:1.2
	OPENBSD_4_9:1.2.0.26
	OPENBSD_4_9_BASE:1.2
	OPENBSD_4_8:1.2.0.24
	OPENBSD_4_8_BASE:1.2
	OPENBSD_4_7:1.2.0.20
	OPENBSD_4_7_BASE:1.2
	OPENBSD_4_6:1.2.0.22
	OPENBSD_4_6_BASE:1.2
	OPENBSD_4_5:1.2.0.18
	OPENBSD_4_5_BASE:1.2
	OPENBSD_4_4:1.2.0.16
	OPENBSD_4_4_BASE:1.2
	OPENBSD_4_3:1.2.0.14
	OPENBSD_4_3_BASE:1.2
	OPENBSD_4_2:1.2.0.12
	OPENBSD_4_2_BASE:1.2
	OPENBSD_4_1:1.2.0.10
	OPENBSD_4_1_BASE:1.2
	OPENBSD_4_0:1.2.0.8
	OPENBSD_4_0_BASE:1.2
	OPENBSD_3_9:1.2.0.6
	OPENBSD_3_9_BASE:1.2
	OPENBSD_3_8:1.2.0.4
	OPENBSD_3_8_BASE:1.2
	OPENBSD_3_7:1.2.0.2
	OPENBSD_3_7_BASE:1.2
	OPENBSD_3_6:1.1.0.8
	OPENBSD_3_6_BASE:1.1
	SMP_SYNC_A:1.1
	SMP_SYNC_B:1.1
	OPENBSD_3_5:1.1.0.6
	OPENBSD_3_5_BASE:1.1
	SMP:1.1.0.4
	OPENBSD_3_4:1.1.0.2
	OPENBSD_3_4_BASE:1.1;
locks; strict;
comment	@ * @;


1.2
date	2004.10.01.04.08.45;	author jsg;	state Exp;
branches;
next	1.1;

1.1
date	2003.08.12.19.42.37;	author mickey;	state Exp;
branches
	1.1.4.1;
next	;

1.1.4.1
date	2004.02.19.10.56.24;	author niklas;	state Exp;
branches;
next	;


desc
@@


1.2
log
@add some missing $, ok djm@@ 'That looks fine to me' millert@@
@
text
@/*	$OpenBSD$	*/
/*	$NetBSD: acphyreg.h,v 1.1 2001/08/24 17:54:33 thorpej Exp $	*/

/*
 * Copyright 2001 Wasabi Systems, Inc.
 * All rights reserved.
 *
 * Written by Jason R. Thorpe for Wasabi Systems, Inc.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 * 3. All advertising materials mentioning features or use of this software
 *    must display the following acknowledgement:
 *	This product includes software developed for the NetBSD Project by
 *	Wasabi Systems, Inc.
 * 4. The name of Wasabi Systems, Inc. may not be used to endorse
 *    or promote products derived from this software without specific prior
 *    written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY WASABI SYSTEMS, INC. ``AS IS'' AND
 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
 * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
 * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL WASABI SYSTEMS, INC
 * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGE.
 */

#ifndef _DEV_MII_ACPHYREG_H_
#define	_DEV_MII_ACPHYREG_H_

/*
 * Altima AC101 PHY registers.
 *
 * Note the AC101 and the AMD Ac79c874 are the same PHY core.  There
 * are some registers documented in the AC101 manual that are not in
 * the Am79c874 manual, and vice-versa.  I have no idea how to tell
 * the two apart, but we don't really use the registers that fall into
 * this category, anyhow.
 */

#define	MII_ACPHY_PILR		0x10	/* polarity and interrupt control */
#define	PILR_REPEATER		0x8000	/* repeater mode */
#define	PILR_INTR_LEVL		0x4000	/* 1 = active high, 0 = active low */
#define	PILR_SQE_INHIBIT	0x0800	/* disable 10T SQE testing */
#define	PILR_10T_LOOP		0x0400	/* enable loopback in 10T */
#define	PILR_GPIO1_DATA		0x0200	/* GPIO1 pin */
#define	PILR_GPIO1_DIR		0x0100	/* 1 = input */
#define	PILR_GPIO0_DATA		0x0080	/* GPIO0 pin */
#define	PILR_GPIO0_DIR		0x0040	/* 1 = input */
#define	PILR_AUTO_POL_DIS	0x0020	/* disable auto-polarity */
#define	PILR_REVERSE_POL	0x0010	/* 1 = reverse, 0 = normal */
#define	PILR_RXCLK_CTRL		0x0001	/* disable RX_CLK when idle */


#define	MII_ACPHY_ICSR		0x11	/* interrupt control/status */
#define	ICSR_JABBER_IE		0x8000	/* jabber interrupt enable */
#define	ICSR_RX_ER_IE		0x4000	/* Rx error interrupt enable */
#define	ICSR_PAGE_RX_IE		0x2000	/* page received interrupt enable */
#define	ICSR_PD_FAULT_IE	0x1000	/* parallel detection fault int en */
#define	ICSR_LP_ACK_IE		0x0800	/* link partner ACK interrupt en */
#define	ICSR_LNK_NOT_OK_IE	0x0400	/* link not okay interrupt enable */
#define	ICSR_R_FAULT_IE		0x0200	/* remote fault interrupt enable */
#define	ICSR_ANEG_COMP_IE	0x0100	/* autonegotiation complete int en */
#define	ICSR_JABBER_INT		0x0080	/* jabber interrupt */
#define	ICSR_RX_ER_INT		0x0040	/* Rx error interrupt */
#define	ICSR_PAGE_RX_INT	0x0020	/* page received interrupt */
#define	ICSR_PD_FAULT_INT	0x0010	/* parallel detection fault interrupt */
#define	ICSR_LP_ACK_INT		0x0008	/* link partner ACK interrupt */
#define	ICSR_LNK_NOT_OK_INT	0x0004	/* link not okay interrupt */
#define	ICSR_R_FAULT_INT	0x0002	/* remote fault interrupt */
#define	ICSR_ANEG_COMP_INT	0x0001	/* autonegotiation complete interrupt */


#define	MII_ACPHY_DR		0x12	/* diagnostic register */
#define	DR_DPLX			0x0800	/* full-duplex resolved */
#define	DR_SPEED		0x0400	/* 100BASE-TX resolved */
#define	DR_RX_PASS		0x0200	/* manchester/signal received */
#define	DR_RX_LOCK		0x0100	/* PLL signal has been locked */


#define	MII_ACPHY_PLR		0x13	/* power/loopback register */
#define	PLR_TB125		0x0040	/* Tx transformer ratio 1.25:1 */
#define	PLR_LOW_POWER_MODE	0x0020	/* enable advanced power saving mode */
#define	PLR_TEST_LOOPBACK	0x0010	/* enable test loopback */
#define	PLR_DIGITAL_LOOPBACK	0x0008	/* enable loopback */
#define	PLR_LP_LPBK		0x0004	/* enable link pulse loopback */
#define	PLR_NLP_LINK_INT_TEST	0x0002	/* send NLP instead of FLP */
#define	PLR_REDUCE_TIMER	0x0001	/* reduce time constant for aneg */


/*	AC101 only	*/
#define	MII_ACPHY_CMR		0x14	/* cable measurement register */
#define	CMR_MASK		0x00f0	/* cable measurement mask */


#define	MII_ACPHY_MCR		0x15	/* mode control register */
#define	MCR_NLP_DISABLE		0x4000	/* force good 10BASE-T link */
#define	MCR_FORCE_LINK_UP	0x2000	/* force good 100BASE-TX link */
#define	MCR_JABBER_DISABLE	0x1000	/* disable jabber function */
#define	MCR_10BT_SEL		0x0800	/* enable 7-wire 10T operation */
#define	MCR_CONF_ALED		0x0400	/* 1 = ALED only Rx, 0 = ALED Rx/Tx */
#define	MCR_LED_SEL		0x0200	/* 1 = tqphy-compat LED config */
#define	MCR_FEF_DIS		0x0100	/* disable far-end-fault insertion */
#define	MCR_FORCE_FEF_TX	0x0080	/* force FEF transmission */
#define	MCR_RX_ER_CNT_FULL	0x0040	/* Rx error counter full */
#define	MCR_DIS_RX_ER_CNT	0x0020	/* disable Rx error counter */
#define	MCR_DIS_WDT		0x0010	/* disable the watchdog timer */
#define	MCR_EN_RPBK		0x0008	/* enable remote loopback */
#define	MCR_DIS_SCRM		0x0004	/* enable 100M data scrambling */
#define	MCR_PCSBP		0x0002	/* bypass PCS */
#define	MCR_FX_SEL		0x0001	/* FX mode selected */


/*	Am79c874 only	*/
#define	MII_ACPHY_DCR		0x17	/* disconnect counter register */


#define	MII_ACPHY_RECR		0x18	/* receive error counter register */


#endif /* _DEV_MII_ACPHYREG_H_ */
@


1.1
log
@altima 101/101L phy from netbsd via freebsd; hugh@@ testing
@
text
@d1 1
@


1.1.4.1
log
@Merge of current from two weeks agointo the SMP branch
@
text
@@

