RAX = 0
RCX = 1
RDX = 2
RBX = 3
RSP = 4
RBP = 5
RSI = 6
RDI = 7
R8 = 8
R9 = 9
R10 = 10
R11 = 11
R12 = 12
R13 = 13
R14 = 14
R15 = 15

class Reg:
	def __init__(self, idx, bit):
		self.idx = idx
		self.bit = bit
	def __str__(self):
		if self.bit == 64:
			tbl = ["rax", "rcx", "rdx", "rbx", "rsp", "rbp", "rsi", "rdi", "r8", "r9", "r10",  "r11", "r12", "r13", "r14", "r15"]
		elif self.bit == 32:
			tbl = ["eax", "ecx", "edx", "ebx", "esp", "ebp", "esi", "edi", "r8d", "r9d", "r10d",  "r11d", "r12d", "r13d", "r14d", "r15d"]
		elif self.bit == 8:
			tbl = ["al", "cl", "dl", "bl", "ah", "ch", "dh", "bh", "r8b", "r9b", "r10b",  "r11b", "r12b", "r13b", "r14b", "r15b"]
		else:
			raise Exception('bad bit', self.bit)
		return tbl[self.idx]
	def __mul__(self, scale):
		if type(scale) == int:
			if scale not in [1, 2, 4, 8]:
				raise Exception('bad scale', scale)
			return RegExp(None, self, scale)
		raise Exception('bad scale type', scale)
	def __add__(self, rhs):
		if type(rhs) == Reg:
			return RegExp(self, rhs)
		if type(rhs) == int:
			return RegExp(self, None, 1, rhs)
		if type(rhs) == RegExp:
			return RegExp(self, rhs.index, rhs.scale, rhs.offset)
		raise Exception('bad add type', rhs)
	def __sub__(self, rhs):
		if type(rhs) == int:
			return RegExp(self, None, 1, -rhs)
		raise Exception('bad sub type', rhs)

class RegExp:
	def __init__(self, reg, index = None, scale = 1, offset = 0):
		self.base = reg
		self.index = index
		self.scale = scale
		self.offset = offset
	def __add__(self, rhs):
		if type(rhs) == int:
			return RegExp(self.base, self.index, self.scale, self.offset + rhs)
		if type(rhs) == Reg:
			if self.index:
				raise Exception('already index exists', self.index, rhs)
			return RegExp(self.base, rhs.base, rhs.scale, self.offset + rhs.offset)
		raise Exception(f'bad add self={self} rhs={rhs}')
	def __sub__(self, rhs):
		if type(rhs) == int:
			return RegExp(self.base, self.index, self.scale, self.offset - rhs)
		raise Exception(f'bad sub self={self} rhs={rhs}')
	def __str__(self):
		s = ''
		if self.base:
			s += str(self.base)
		if self.index:
			if s:
				s += '+'
			s += str(self.index)
			if self.scale > 1:
				s += '*' + str(self.scale)
		if self.offset:
			if self.offset > 0:
				s += '+'
			s += str(self.offset)
		return s

def ptr(exp):
	return '[' + str(exp) + ']'

rax = Reg(RAX, 64)
rcx = Reg(RCX, 64)
rdx = Reg(RDX, 64)
rbx = Reg(RBX, 64)
rsp = Reg(RSP, 64)
rbp = Reg(RBP, 64)
rsi = Reg(RSI, 64)
rdi = Reg(RDI, 64)
r8 = Reg(R8, 64)
r9 = Reg(R9, 64)
r10 = Reg(R10, 64)
r11 = Reg(R11, 64)
r12 = Reg(R12, 64)
r13 = Reg(R13, 64)
r14 = Reg(R14, 64)
r15 = Reg(R15, 64)

eax = Reg(RAX, 32)
ecx = Reg(RCX, 32)
edx = Reg(RDX, 32)
ebx = Reg(RBX, 32)
esp = Reg(RSP, 32)
ebp = Reg(RBP, 32)
esi = Reg(RSI, 32)
edi = Reg(RDI, 32)
r8d = Reg(R8, 32)
r9d = Reg(R9, 32)
r10d = Reg(R10, 32)
r11d = Reg(R11, 32)
r12d = Reg(R12, 32)
r13d = Reg(R13, 32)
r14d = Reg(R14, 32)
r15d = Reg(R15, 32)

al = Reg(RAX, 8)
cl = Reg(RCX, 8)
dl = Reg(RDX, 8)
bl = Reg(RBX, 8)
ah = Reg(RSP, 8)
ch = Reg(RBP, 8)
dh = Reg(RSI, 8)
bh = Reg(RDI, 8)
r8d = Reg(R8, 8)
r9d = Reg(R9, 8)
r10b = Reg(R10, 8)
r11b = Reg(R11, 8)
r12b = Reg(R12, 8)
r13b = Reg(R13, 8)
r14b = Reg(R14, 8)
r15b = Reg(R15, 8)

win64ABI = False

def setWin64ABI(win64):
	global win64ABI
	win64ABI = win64

win64Regs = [rcx, rdx, r8, r9, r10, r11, rdi, rsi, rbx, rbp, r12, r13, r14, r15]
linuxRegs = [rdi, rsi, rdx, rcx, r8, r9, r10, r11, rbx, rbp, r12, r13, r14, r15]

def getRegTbl():
	if win64ABI:
		return win64Regs
	else:
		return linuxRegs

def getReg(pos):
	return getRegTbl()[pos]

def getRcxPos():
	return 0 if win64ABI else 3

def getRdxPos():
	return 1 if win64ABI else 2

def getNoSaveNum():
	return 6 if win64ABI else 8

class StackFrame:
	def __init__(self, pNum, tNum = 0, useRDX=False, useRCX=False):
		self.pos = 0
		self.useRDX = useRDX
		self.useRCX = useRCX
		self.p = []
		self.t = []
		allRegNum = pNum + tNum + (1 if useRDX else 0) + (1 if useRCX else 0)
		noSaveNum = getNoSaveNum()
		self.saveNum = max(0, allRegNum - noSaveNum)
		tbl = getRegTbl()[noSaveNum:]
		for i in range(self.saveNum):
			push(tbl[i])
		for i in range(pNum):
			self.p.append(self.getRegIdx())
		for i in range(tNum):
			self.t.append(self.getRegIdx())
		if self.useRCX and getRcxPos() < pNum:
			mov(r10, rcx)
		if self.useRDX and getRdxPos() < pNum:
			mov(r11, rdx)
	def close(self, callRet = True):
		noSaveNum = getNoSaveNum()
		tbl = getRegTbl()[noSaveNum:]
		for i in range(self.saveNum-1,-1,-1):
			pop(tbl[i])
		if callRet:
			ret()
	def __enter__(self):
		return self
	def __exit__(self, ex_type, ex_value, trace):
		self.close()

	def getRegIdx(self):
		r = getReg(self.pos)
		self.pos += 1
		if self.useRCX:
			if r == rcx:
				return r10
			if r == r10:
				r = getReg(self.pos)
				self.pos += 1
		if self.useRDX:
			if r == rdx:
				return r11
			if r == r11:
				r = getReg(self.pos)
				self.pos += 1
				return r
		return r

def proc(name):
	align(16)
	print(name + ':')
	print('_' + name + ':')

def genFunc(name):
	def f(*args):
		s = ''
		for arg in args:
			if s != '':
				s += ', '
			s += str(arg)
		return print(name + ' ' + s)
	return f

def genAllFunc():
	tbl = [
		'ret',
		'inc', 'dec', 'setc', 'push', 'pop', 'align',
		'mov', 'add', 'adc', 'sub', 'sbb', 'adox', 'adcx', 'mul', 'xor_', 'and_', 'movzx',
		'mulx',
	]
	for name in tbl:
		asmName = name.strip('_')
		globals()[name] = genFunc(asmName)

genAllFunc()
