Loading plugins phase: Elapsed time ==> 0s.111ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\info\Desktop\Spring 2019 Classes\6.115\6.115-final\PSoCCreator\Final Project\FinalEmulator.cydsn\FinalEmulator.cyprj -d CY8C5888LTI-LP097 -s C:\Users\info\Desktop\Spring 2019 Classes\6.115\6.115-final\PSoCCreator\Final Project\FinalEmulator.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.513ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.060ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  FinalEmulator.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\info\Desktop\Spring 2019 Classes\6.115\6.115-final\PSoCCreator\Final Project\FinalEmulator.cydsn\FinalEmulator.cyprj -dcpsoc3 FinalEmulator.v -verilog
======================================================================

======================================================================
Compiling:  FinalEmulator.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\info\Desktop\Spring 2019 Classes\6.115\6.115-final\PSoCCreator\Final Project\FinalEmulator.cydsn\FinalEmulator.cyprj -dcpsoc3 FinalEmulator.v -verilog
======================================================================

======================================================================
Compiling:  FinalEmulator.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\info\Desktop\Spring 2019 Classes\6.115\6.115-final\PSoCCreator\Final Project\FinalEmulator.cydsn\FinalEmulator.cyprj -dcpsoc3 -verilog FinalEmulator.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed May 08 22:25:21 2019


======================================================================
Compiling:  FinalEmulator.v
Program  :   vpp
Options  :    -yv2 -q10 FinalEmulator.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed May 08 22:25:21 2019

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\PRS_v2_40\PRS_v2_40.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'FinalEmulator.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  FinalEmulator.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\info\Desktop\Spring 2019 Classes\6.115\6.115-final\PSoCCreator\Final Project\FinalEmulator.cydsn\FinalEmulator.cyprj -dcpsoc3 -verilog FinalEmulator.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed May 08 22:25:21 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\info\Desktop\Spring 2019 Classes\6.115\6.115-final\PSoCCreator\Final Project\FinalEmulator.cydsn\codegentemp\FinalEmulator.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\PRS_v2_40\PRS_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\info\Desktop\Spring 2019 Classes\6.115\6.115-final\PSoCCreator\Final Project\FinalEmulator.cydsn\codegentemp\FinalEmulator.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  FinalEmulator.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\info\Desktop\Spring 2019 Classes\6.115\6.115-final\PSoCCreator\Final Project\FinalEmulator.cydsn\FinalEmulator.cyprj -dcpsoc3 -verilog FinalEmulator.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed May 08 22:25:23 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\info\Desktop\Spring 2019 Classes\6.115\6.115-final\PSoCCreator\Final Project\FinalEmulator.cydsn\codegentemp\FinalEmulator.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\PRS_v2_40\PRS_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\info\Desktop\Spring 2019 Classes\6.115\6.115-final\PSoCCreator\Final Project\FinalEmulator.cydsn\codegentemp\FinalEmulator.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_9
	\random:ctrl_api_clock\
	\random:ctrl_reset_common\
	\random:ctrl_reset_ci\
	\random:ctrl_reset_si\
	\random:ctrl_reset_so\
	\random:ctrl_reset_state_1\
	\random:ctrl_reset_state_0\
	\random:status_2\
	\random:status_1\
	\random:status_0\
	\random:status_3\
	\random:status_4\
	\random:status_5\
	\random:status_6\
	\random:status_7\
	\random:reset_final\
	\HORIZ:PWMUDB:km_run\
	\HORIZ:PWMUDB:ctrl_cmpmode2_2\
	\HORIZ:PWMUDB:ctrl_cmpmode2_1\
	\HORIZ:PWMUDB:ctrl_cmpmode2_0\
	\HORIZ:PWMUDB:ctrl_cmpmode1_2\
	\HORIZ:PWMUDB:ctrl_cmpmode1_1\
	\HORIZ:PWMUDB:ctrl_cmpmode1_0\
	\HORIZ:PWMUDB:capt_rising\
	\HORIZ:PWMUDB:capt_falling\
	\HORIZ:PWMUDB:trig_rise\
	\HORIZ:PWMUDB:trig_fall\
	\HORIZ:PWMUDB:sc_kill\
	\HORIZ:PWMUDB:min_kill\
	\HORIZ:PWMUDB:km_tc\
	\HORIZ:PWMUDB:db_tc\
	\HORIZ:PWMUDB:dith_sel\
	\HORIZ:Net_101\
	\HORIZ:Net_96\
	\HORIZ:PWMUDB:MODULE_1:b_31\
	\HORIZ:PWMUDB:MODULE_1:b_30\
	\HORIZ:PWMUDB:MODULE_1:b_29\
	\HORIZ:PWMUDB:MODULE_1:b_28\
	\HORIZ:PWMUDB:MODULE_1:b_27\
	\HORIZ:PWMUDB:MODULE_1:b_26\
	\HORIZ:PWMUDB:MODULE_1:b_25\
	\HORIZ:PWMUDB:MODULE_1:b_24\
	\HORIZ:PWMUDB:MODULE_1:b_23\
	\HORIZ:PWMUDB:MODULE_1:b_22\
	\HORIZ:PWMUDB:MODULE_1:b_21\
	\HORIZ:PWMUDB:MODULE_1:b_20\
	\HORIZ:PWMUDB:MODULE_1:b_19\
	\HORIZ:PWMUDB:MODULE_1:b_18\
	\HORIZ:PWMUDB:MODULE_1:b_17\
	\HORIZ:PWMUDB:MODULE_1:b_16\
	\HORIZ:PWMUDB:MODULE_1:b_15\
	\HORIZ:PWMUDB:MODULE_1:b_14\
	\HORIZ:PWMUDB:MODULE_1:b_13\
	\HORIZ:PWMUDB:MODULE_1:b_12\
	\HORIZ:PWMUDB:MODULE_1:b_11\
	\HORIZ:PWMUDB:MODULE_1:b_10\
	\HORIZ:PWMUDB:MODULE_1:b_9\
	\HORIZ:PWMUDB:MODULE_1:b_8\
	\HORIZ:PWMUDB:MODULE_1:b_7\
	\HORIZ:PWMUDB:MODULE_1:b_6\
	\HORIZ:PWMUDB:MODULE_1:b_5\
	\HORIZ:PWMUDB:MODULE_1:b_4\
	\HORIZ:PWMUDB:MODULE_1:b_3\
	\HORIZ:PWMUDB:MODULE_1:b_2\
	\HORIZ:PWMUDB:MODULE_1:b_1\
	\HORIZ:PWMUDB:MODULE_1:b_0\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:a_31\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:a_30\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:a_29\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:a_28\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:a_27\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:a_26\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:a_25\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:a_24\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:b_31\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:b_30\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:b_29\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:b_28\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:b_27\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:b_26\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:b_25\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:b_24\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:b_23\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:b_22\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:b_21\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:b_20\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:b_19\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:b_18\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:b_17\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:b_16\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:b_15\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:b_14\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:b_13\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:b_12\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:b_11\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:b_10\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:b_9\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:b_8\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:b_7\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:b_6\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:b_5\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:b_4\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:b_3\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:b_2\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:b_1\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:b_0\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:s_31\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:s_30\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:s_29\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:s_28\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:s_27\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:s_26\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:s_25\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:s_24\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:s_23\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:s_22\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:s_21\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:s_20\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:s_19\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:s_18\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:s_17\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:s_16\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:s_15\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:s_14\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:s_13\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:s_12\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:s_11\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:s_10\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:s_9\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:s_8\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:s_7\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:s_6\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:s_5\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:s_4\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:s_3\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:s_2\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_15929
	Net_15923
	Net_15922
	\HORIZ:Net_113\
	\HORIZ:Net_107\
	\HORIZ:Net_114\
	\VERT:PWMUDB:km_run\
	\VERT:PWMUDB:ctrl_cmpmode2_2\
	\VERT:PWMUDB:ctrl_cmpmode2_1\
	\VERT:PWMUDB:ctrl_cmpmode2_0\
	\VERT:PWMUDB:ctrl_cmpmode1_2\
	\VERT:PWMUDB:ctrl_cmpmode1_1\
	\VERT:PWMUDB:ctrl_cmpmode1_0\
	\VERT:PWMUDB:capt_rising\
	\VERT:PWMUDB:capt_falling\
	\VERT:PWMUDB:trig_rise\
	\VERT:PWMUDB:trig_fall\
	\VERT:PWMUDB:sc_kill\
	\VERT:PWMUDB:min_kill\
	\VERT:PWMUDB:km_tc\
	\VERT:PWMUDB:db_tc\
	\VERT:PWMUDB:dith_sel\
	\VERT:PWMUDB:compare2\
	\VERT:Net_101\
	Net_15934
	Net_15935
	\VERT:PWMUDB:cmp2\
	\VERT:PWMUDB:MODULE_2:b_31\
	\VERT:PWMUDB:MODULE_2:b_30\
	\VERT:PWMUDB:MODULE_2:b_29\
	\VERT:PWMUDB:MODULE_2:b_28\
	\VERT:PWMUDB:MODULE_2:b_27\
	\VERT:PWMUDB:MODULE_2:b_26\
	\VERT:PWMUDB:MODULE_2:b_25\
	\VERT:PWMUDB:MODULE_2:b_24\
	\VERT:PWMUDB:MODULE_2:b_23\
	\VERT:PWMUDB:MODULE_2:b_22\
	\VERT:PWMUDB:MODULE_2:b_21\
	\VERT:PWMUDB:MODULE_2:b_20\
	\VERT:PWMUDB:MODULE_2:b_19\
	\VERT:PWMUDB:MODULE_2:b_18\
	\VERT:PWMUDB:MODULE_2:b_17\
	\VERT:PWMUDB:MODULE_2:b_16\
	\VERT:PWMUDB:MODULE_2:b_15\
	\VERT:PWMUDB:MODULE_2:b_14\
	\VERT:PWMUDB:MODULE_2:b_13\
	\VERT:PWMUDB:MODULE_2:b_12\
	\VERT:PWMUDB:MODULE_2:b_11\
	\VERT:PWMUDB:MODULE_2:b_10\
	\VERT:PWMUDB:MODULE_2:b_9\
	\VERT:PWMUDB:MODULE_2:b_8\
	\VERT:PWMUDB:MODULE_2:b_7\
	\VERT:PWMUDB:MODULE_2:b_6\
	\VERT:PWMUDB:MODULE_2:b_5\
	\VERT:PWMUDB:MODULE_2:b_4\
	\VERT:PWMUDB:MODULE_2:b_3\
	\VERT:PWMUDB:MODULE_2:b_2\
	\VERT:PWMUDB:MODULE_2:b_1\
	\VERT:PWMUDB:MODULE_2:b_0\
	\VERT:PWMUDB:MODULE_2:g2:a0:a_31\
	\VERT:PWMUDB:MODULE_2:g2:a0:a_30\
	\VERT:PWMUDB:MODULE_2:g2:a0:a_29\
	\VERT:PWMUDB:MODULE_2:g2:a0:a_28\
	\VERT:PWMUDB:MODULE_2:g2:a0:a_27\
	\VERT:PWMUDB:MODULE_2:g2:a0:a_26\
	\VERT:PWMUDB:MODULE_2:g2:a0:a_25\
	\VERT:PWMUDB:MODULE_2:g2:a0:a_24\
	\VERT:PWMUDB:MODULE_2:g2:a0:b_31\
	\VERT:PWMUDB:MODULE_2:g2:a0:b_30\
	\VERT:PWMUDB:MODULE_2:g2:a0:b_29\
	\VERT:PWMUDB:MODULE_2:g2:a0:b_28\
	\VERT:PWMUDB:MODULE_2:g2:a0:b_27\
	\VERT:PWMUDB:MODULE_2:g2:a0:b_26\
	\VERT:PWMUDB:MODULE_2:g2:a0:b_25\
	\VERT:PWMUDB:MODULE_2:g2:a0:b_24\
	\VERT:PWMUDB:MODULE_2:g2:a0:b_23\
	\VERT:PWMUDB:MODULE_2:g2:a0:b_22\
	\VERT:PWMUDB:MODULE_2:g2:a0:b_21\
	\VERT:PWMUDB:MODULE_2:g2:a0:b_20\
	\VERT:PWMUDB:MODULE_2:g2:a0:b_19\
	\VERT:PWMUDB:MODULE_2:g2:a0:b_18\
	\VERT:PWMUDB:MODULE_2:g2:a0:b_17\
	\VERT:PWMUDB:MODULE_2:g2:a0:b_16\
	\VERT:PWMUDB:MODULE_2:g2:a0:b_15\
	\VERT:PWMUDB:MODULE_2:g2:a0:b_14\
	\VERT:PWMUDB:MODULE_2:g2:a0:b_13\
	\VERT:PWMUDB:MODULE_2:g2:a0:b_12\
	\VERT:PWMUDB:MODULE_2:g2:a0:b_11\
	\VERT:PWMUDB:MODULE_2:g2:a0:b_10\
	\VERT:PWMUDB:MODULE_2:g2:a0:b_9\
	\VERT:PWMUDB:MODULE_2:g2:a0:b_8\
	\VERT:PWMUDB:MODULE_2:g2:a0:b_7\
	\VERT:PWMUDB:MODULE_2:g2:a0:b_6\
	\VERT:PWMUDB:MODULE_2:g2:a0:b_5\
	\VERT:PWMUDB:MODULE_2:g2:a0:b_4\
	\VERT:PWMUDB:MODULE_2:g2:a0:b_3\
	\VERT:PWMUDB:MODULE_2:g2:a0:b_2\
	\VERT:PWMUDB:MODULE_2:g2:a0:b_1\
	\VERT:PWMUDB:MODULE_2:g2:a0:b_0\
	\VERT:PWMUDB:MODULE_2:g2:a0:s_31\
	\VERT:PWMUDB:MODULE_2:g2:a0:s_30\
	\VERT:PWMUDB:MODULE_2:g2:a0:s_29\
	\VERT:PWMUDB:MODULE_2:g2:a0:s_28\
	\VERT:PWMUDB:MODULE_2:g2:a0:s_27\
	\VERT:PWMUDB:MODULE_2:g2:a0:s_26\
	\VERT:PWMUDB:MODULE_2:g2:a0:s_25\
	\VERT:PWMUDB:MODULE_2:g2:a0:s_24\
	\VERT:PWMUDB:MODULE_2:g2:a0:s_23\
	\VERT:PWMUDB:MODULE_2:g2:a0:s_22\
	\VERT:PWMUDB:MODULE_2:g2:a0:s_21\
	\VERT:PWMUDB:MODULE_2:g2:a0:s_20\
	\VERT:PWMUDB:MODULE_2:g2:a0:s_19\
	\VERT:PWMUDB:MODULE_2:g2:a0:s_18\
	\VERT:PWMUDB:MODULE_2:g2:a0:s_17\
	\VERT:PWMUDB:MODULE_2:g2:a0:s_16\
	\VERT:PWMUDB:MODULE_2:g2:a0:s_15\
	\VERT:PWMUDB:MODULE_2:g2:a0:s_14\
	\VERT:PWMUDB:MODULE_2:g2:a0:s_13\
	\VERT:PWMUDB:MODULE_2:g2:a0:s_12\
	\VERT:PWMUDB:MODULE_2:g2:a0:s_11\
	\VERT:PWMUDB:MODULE_2:g2:a0:s_10\
	\VERT:PWMUDB:MODULE_2:g2:a0:s_9\
	\VERT:PWMUDB:MODULE_2:g2:a0:s_8\
	\VERT:PWMUDB:MODULE_2:g2:a0:s_7\
	\VERT:PWMUDB:MODULE_2:g2:a0:s_6\
	\VERT:PWMUDB:MODULE_2:g2:a0:s_5\
	\VERT:PWMUDB:MODULE_2:g2:a0:s_4\
	\VERT:PWMUDB:MODULE_2:g2:a0:s_3\
	\VERT:PWMUDB:MODULE_2:g2:a0:s_2\
	\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_15936
	Net_15933
	\VERT:Net_113\
	\VERT:Net_107\
	\VERT:Net_114\
	\VSYNC:PWMUDB:km_run\
	\VSYNC:PWMUDB:ctrl_cmpmode2_2\
	\VSYNC:PWMUDB:ctrl_cmpmode2_1\
	\VSYNC:PWMUDB:ctrl_cmpmode2_0\
	\VSYNC:PWMUDB:ctrl_cmpmode1_2\
	\VSYNC:PWMUDB:ctrl_cmpmode1_1\
	\VSYNC:PWMUDB:ctrl_cmpmode1_0\
	\VSYNC:PWMUDB:capt_rising\
	\VSYNC:PWMUDB:capt_falling\
	\VSYNC:PWMUDB:trig_fall\
	\VSYNC:PWMUDB:sc_kill\
	\VSYNC:PWMUDB:min_kill\
	\VSYNC:PWMUDB:km_tc\
	\VSYNC:PWMUDB:db_tc\
	\VSYNC:PWMUDB:dith_sel\
	\VSYNC:PWMUDB:compare2\
	\VSYNC:Net_101\
	Net_15946
	Net_15947
	\VSYNC:PWMUDB:cmp2\
	\VSYNC:PWMUDB:MODULE_3:b_31\
	\VSYNC:PWMUDB:MODULE_3:b_30\
	\VSYNC:PWMUDB:MODULE_3:b_29\
	\VSYNC:PWMUDB:MODULE_3:b_28\
	\VSYNC:PWMUDB:MODULE_3:b_27\
	\VSYNC:PWMUDB:MODULE_3:b_26\
	\VSYNC:PWMUDB:MODULE_3:b_25\
	\VSYNC:PWMUDB:MODULE_3:b_24\
	\VSYNC:PWMUDB:MODULE_3:b_23\
	\VSYNC:PWMUDB:MODULE_3:b_22\
	\VSYNC:PWMUDB:MODULE_3:b_21\
	\VSYNC:PWMUDB:MODULE_3:b_20\
	\VSYNC:PWMUDB:MODULE_3:b_19\
	\VSYNC:PWMUDB:MODULE_3:b_18\
	\VSYNC:PWMUDB:MODULE_3:b_17\
	\VSYNC:PWMUDB:MODULE_3:b_16\
	\VSYNC:PWMUDB:MODULE_3:b_15\
	\VSYNC:PWMUDB:MODULE_3:b_14\
	\VSYNC:PWMUDB:MODULE_3:b_13\
	\VSYNC:PWMUDB:MODULE_3:b_12\
	\VSYNC:PWMUDB:MODULE_3:b_11\
	\VSYNC:PWMUDB:MODULE_3:b_10\
	\VSYNC:PWMUDB:MODULE_3:b_9\
	\VSYNC:PWMUDB:MODULE_3:b_8\
	\VSYNC:PWMUDB:MODULE_3:b_7\
	\VSYNC:PWMUDB:MODULE_3:b_6\
	\VSYNC:PWMUDB:MODULE_3:b_5\
	\VSYNC:PWMUDB:MODULE_3:b_4\
	\VSYNC:PWMUDB:MODULE_3:b_3\
	\VSYNC:PWMUDB:MODULE_3:b_2\
	\VSYNC:PWMUDB:MODULE_3:b_1\
	\VSYNC:PWMUDB:MODULE_3:b_0\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:a_31\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:a_30\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:a_29\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:a_28\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:a_27\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:a_26\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:a_25\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:a_24\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_31\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_30\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_29\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_28\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_27\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_26\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_25\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_24\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_23\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_22\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_21\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_20\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_19\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_18\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_17\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_16\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_15\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_14\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_13\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_12\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_11\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_10\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_9\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_8\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_7\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_6\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_5\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_4\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_3\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_2\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_1\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_0\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_31\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_30\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_29\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_28\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_27\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_26\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_25\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_24\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_23\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_22\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_21\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_20\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_19\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_18\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_17\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_16\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_15\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_14\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_13\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_12\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_11\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_10\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_9\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_8\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_7\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_6\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_5\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_4\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_3\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_2\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_15948
	Net_15945
	\VSYNC:Net_113\
	\VSYNC:Net_107\
	\VSYNC:Net_114\
	\HSYNC:PWMUDB:km_run\
	\HSYNC:PWMUDB:ctrl_cmpmode2_2\
	\HSYNC:PWMUDB:ctrl_cmpmode2_1\
	\HSYNC:PWMUDB:ctrl_cmpmode2_0\
	\HSYNC:PWMUDB:ctrl_cmpmode1_2\
	\HSYNC:PWMUDB:ctrl_cmpmode1_1\
	\HSYNC:PWMUDB:ctrl_cmpmode1_0\
	\HSYNC:PWMUDB:capt_rising\
	\HSYNC:PWMUDB:capt_falling\
	\HSYNC:PWMUDB:trig_fall\
	\HSYNC:PWMUDB:sc_kill\
	\HSYNC:PWMUDB:min_kill\
	\HSYNC:PWMUDB:km_tc\
	\HSYNC:PWMUDB:db_tc\
	\HSYNC:PWMUDB:dith_sel\
	\HSYNC:PWMUDB:compare2\
	\HSYNC:Net_101\
	Net_15957
	Net_15958
	\HSYNC:PWMUDB:cmp2\
	\HSYNC:PWMUDB:MODULE_4:b_31\
	\HSYNC:PWMUDB:MODULE_4:b_30\
	\HSYNC:PWMUDB:MODULE_4:b_29\
	\HSYNC:PWMUDB:MODULE_4:b_28\
	\HSYNC:PWMUDB:MODULE_4:b_27\
	\HSYNC:PWMUDB:MODULE_4:b_26\
	\HSYNC:PWMUDB:MODULE_4:b_25\
	\HSYNC:PWMUDB:MODULE_4:b_24\
	\HSYNC:PWMUDB:MODULE_4:b_23\
	\HSYNC:PWMUDB:MODULE_4:b_22\
	\HSYNC:PWMUDB:MODULE_4:b_21\
	\HSYNC:PWMUDB:MODULE_4:b_20\
	\HSYNC:PWMUDB:MODULE_4:b_19\
	\HSYNC:PWMUDB:MODULE_4:b_18\
	\HSYNC:PWMUDB:MODULE_4:b_17\
	\HSYNC:PWMUDB:MODULE_4:b_16\
	\HSYNC:PWMUDB:MODULE_4:b_15\
	\HSYNC:PWMUDB:MODULE_4:b_14\
	\HSYNC:PWMUDB:MODULE_4:b_13\
	\HSYNC:PWMUDB:MODULE_4:b_12\
	\HSYNC:PWMUDB:MODULE_4:b_11\
	\HSYNC:PWMUDB:MODULE_4:b_10\
	\HSYNC:PWMUDB:MODULE_4:b_9\
	\HSYNC:PWMUDB:MODULE_4:b_8\
	\HSYNC:PWMUDB:MODULE_4:b_7\
	\HSYNC:PWMUDB:MODULE_4:b_6\
	\HSYNC:PWMUDB:MODULE_4:b_5\
	\HSYNC:PWMUDB:MODULE_4:b_4\
	\HSYNC:PWMUDB:MODULE_4:b_3\
	\HSYNC:PWMUDB:MODULE_4:b_2\
	\HSYNC:PWMUDB:MODULE_4:b_1\
	\HSYNC:PWMUDB:MODULE_4:b_0\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:a_31\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:a_30\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:a_29\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:a_28\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:a_27\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:a_26\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:a_25\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:a_24\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_31\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_30\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_29\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_28\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_27\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_26\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_25\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_24\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_23\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_22\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_21\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_20\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_19\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_18\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_17\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_16\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_15\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_14\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_13\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_12\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_11\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_10\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_9\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_8\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_7\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_6\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_5\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_4\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_3\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_2\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_1\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_0\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_31\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_30\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_29\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_28\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_27\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_26\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_25\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_24\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_23\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_22\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_21\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_20\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_19\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_18\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_17\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_16\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_15\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_14\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_13\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_12\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_11\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_10\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_9\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_8\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_7\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_6\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_5\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_4\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_3\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_2\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_31\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_30\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_29\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_28\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_27\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_26\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_15959
	Net_15956
	\HSYNC:Net_113\
	\HSYNC:Net_107\
	\HSYNC:Net_114\
	Net_66
	Net_67
	Net_68
	Net_70
	Net_71
	Net_72
	Net_73
	\spi_oled:BSPIM:mosi_after_ld\
	\spi_oled:BSPIM:so_send\
	\spi_oled:BSPIM:mosi_fin\
	\spi_oled:BSPIM:mosi_cpha_0\
	\spi_oled:BSPIM:mosi_cpha_1\
	\spi_oled:BSPIM:pre_mosi\
	\spi_oled:BSPIM:dpcounter_zero\
	\spi_oled:BSPIM:control_7\
	\spi_oled:BSPIM:control_6\
	\spi_oled:BSPIM:control_5\
	\spi_oled:BSPIM:control_4\
	\spi_oled:BSPIM:control_3\
	\spi_oled:BSPIM:control_2\
	\spi_oled:BSPIM:control_1\
	\spi_oled:BSPIM:control_0\
	\spi_oled:Net_294\
	Net_16006
	\usb_uart:dma_complete_0\
	\usb_uart:Net_1922\
	\usb_uart:dma_complete_1\
	\usb_uart:Net_1921\
	\usb_uart:dma_complete_2\
	\usb_uart:Net_1920\
	\usb_uart:dma_complete_3\
	\usb_uart:Net_1919\
	\usb_uart:dma_complete_4\
	\usb_uart:Net_1918\
	\usb_uart:dma_complete_5\
	\usb_uart:Net_1917\
	\usb_uart:dma_complete_6\
	\usb_uart:Net_1916\
	\usb_uart:dma_complete_7\
	\usb_uart:Net_1915\
	\pwm_snd:PWMUDB:km_run\
	\pwm_snd:PWMUDB:ctrl_cmpmode2_2\
	\pwm_snd:PWMUDB:ctrl_cmpmode2_1\
	\pwm_snd:PWMUDB:ctrl_cmpmode2_0\
	\pwm_snd:PWMUDB:ctrl_cmpmode1_2\
	\pwm_snd:PWMUDB:ctrl_cmpmode1_1\
	\pwm_snd:PWMUDB:ctrl_cmpmode1_0\
	\pwm_snd:PWMUDB:capt_rising\
	\pwm_snd:PWMUDB:capt_falling\
	\pwm_snd:PWMUDB:trig_rise\
	\pwm_snd:PWMUDB:trig_fall\
	\pwm_snd:PWMUDB:sc_kill\
	\pwm_snd:PWMUDB:min_kill\
	\pwm_snd:PWMUDB:km_tc\
	\pwm_snd:PWMUDB:db_tc\
	\pwm_snd:PWMUDB:dith_sel\
	\pwm_snd:PWMUDB:compare2\
	\pwm_snd:Net_101\
	Net_16085
	Net_16086
	\pwm_snd:PWMUDB:MODULE_5:b_31\
	\pwm_snd:PWMUDB:MODULE_5:b_30\
	\pwm_snd:PWMUDB:MODULE_5:b_29\
	\pwm_snd:PWMUDB:MODULE_5:b_28\
	\pwm_snd:PWMUDB:MODULE_5:b_27\
	\pwm_snd:PWMUDB:MODULE_5:b_26\
	\pwm_snd:PWMUDB:MODULE_5:b_25\
	\pwm_snd:PWMUDB:MODULE_5:b_24\
	\pwm_snd:PWMUDB:MODULE_5:b_23\
	\pwm_snd:PWMUDB:MODULE_5:b_22\
	\pwm_snd:PWMUDB:MODULE_5:b_21\
	\pwm_snd:PWMUDB:MODULE_5:b_20\
	\pwm_snd:PWMUDB:MODULE_5:b_19\
	\pwm_snd:PWMUDB:MODULE_5:b_18\
	\pwm_snd:PWMUDB:MODULE_5:b_17\
	\pwm_snd:PWMUDB:MODULE_5:b_16\
	\pwm_snd:PWMUDB:MODULE_5:b_15\
	\pwm_snd:PWMUDB:MODULE_5:b_14\
	\pwm_snd:PWMUDB:MODULE_5:b_13\
	\pwm_snd:PWMUDB:MODULE_5:b_12\
	\pwm_snd:PWMUDB:MODULE_5:b_11\
	\pwm_snd:PWMUDB:MODULE_5:b_10\
	\pwm_snd:PWMUDB:MODULE_5:b_9\
	\pwm_snd:PWMUDB:MODULE_5:b_8\
	\pwm_snd:PWMUDB:MODULE_5:b_7\
	\pwm_snd:PWMUDB:MODULE_5:b_6\
	\pwm_snd:PWMUDB:MODULE_5:b_5\
	\pwm_snd:PWMUDB:MODULE_5:b_4\
	\pwm_snd:PWMUDB:MODULE_5:b_3\
	\pwm_snd:PWMUDB:MODULE_5:b_2\
	\pwm_snd:PWMUDB:MODULE_5:b_1\
	\pwm_snd:PWMUDB:MODULE_5:b_0\
	\pwm_snd:PWMUDB:MODULE_5:g2:a0:a_31\
	\pwm_snd:PWMUDB:MODULE_5:g2:a0:a_30\
	\pwm_snd:PWMUDB:MODULE_5:g2:a0:a_29\
	\pwm_snd:PWMUDB:MODULE_5:g2:a0:a_28\
	\pwm_snd:PWMUDB:MODULE_5:g2:a0:a_27\
	\pwm_snd:PWMUDB:MODULE_5:g2:a0:a_26\
	\pwm_snd:PWMUDB:MODULE_5:g2:a0:a_25\
	\pwm_snd:PWMUDB:MODULE_5:g2:a0:a_24\
	\pwm_snd:PWMUDB:MODULE_5:g2:a0:b_31\
	\pwm_snd:PWMUDB:MODULE_5:g2:a0:b_30\
	\pwm_snd:PWMUDB:MODULE_5:g2:a0:b_29\
	\pwm_snd:PWMUDB:MODULE_5:g2:a0:b_28\
	\pwm_snd:PWMUDB:MODULE_5:g2:a0:b_27\
	\pwm_snd:PWMUDB:MODULE_5:g2:a0:b_26\
	\pwm_snd:PWMUDB:MODULE_5:g2:a0:b_25\
	\pwm_snd:PWMUDB:MODULE_5:g2:a0:b_24\
	\pwm_snd:PWMUDB:MODULE_5:g2:a0:b_23\
	\pwm_snd:PWMUDB:MODULE_5:g2:a0:b_22\
	\pwm_snd:PWMUDB:MODULE_5:g2:a0:b_21\
	\pwm_snd:PWMUDB:MODULE_5:g2:a0:b_20\
	\pwm_snd:PWMUDB:MODULE_5:g2:a0:b_19\
	\pwm_snd:PWMUDB:MODULE_5:g2:a0:b_18\
	\pwm_snd:PWMUDB:MODULE_5:g2:a0:b_17\
	\pwm_snd:PWMUDB:MODULE_5:g2:a0:b_16\
	\pwm_snd:PWMUDB:MODULE_5:g2:a0:b_15\
	\pwm_snd:PWMUDB:MODULE_5:g2:a0:b_14\
	\pwm_snd:PWMUDB:MODULE_5:g2:a0:b_13\
	\pwm_snd:PWMUDB:MODULE_5:g2:a0:b_12\
	\pwm_snd:PWMUDB:MODULE_5:g2:a0:b_11\
	\pwm_snd:PWMUDB:MODULE_5:g2:a0:b_10\
	\pwm_snd:PWMUDB:MODULE_5:g2:a0:b_9\
	\pwm_snd:PWMUDB:MODULE_5:g2:a0:b_8\
	\pwm_snd:PWMUDB:MODULE_5:g2:a0:b_7\
	\pwm_snd:PWMUDB:MODULE_5:g2:a0:b_6\
	\pwm_snd:PWMUDB:MODULE_5:g2:a0:b_5\
	\pwm_snd:PWMUDB:MODULE_5:g2:a0:b_4\
	\pwm_snd:PWMUDB:MODULE_5:g2:a0:b_3\
	\pwm_snd:PWMUDB:MODULE_5:g2:a0:b_2\
	\pwm_snd:PWMUDB:MODULE_5:g2:a0:b_1\
	\pwm_snd:PWMUDB:MODULE_5:g2:a0:b_0\
	\pwm_snd:PWMUDB:MODULE_5:g2:a0:s_31\
	\pwm_snd:PWMUDB:MODULE_5:g2:a0:s_30\
	\pwm_snd:PWMUDB:MODULE_5:g2:a0:s_29\
	\pwm_snd:PWMUDB:MODULE_5:g2:a0:s_28\
	\pwm_snd:PWMUDB:MODULE_5:g2:a0:s_27\
	\pwm_snd:PWMUDB:MODULE_5:g2:a0:s_26\
	\pwm_snd:PWMUDB:MODULE_5:g2:a0:s_25\
	\pwm_snd:PWMUDB:MODULE_5:g2:a0:s_24\
	\pwm_snd:PWMUDB:MODULE_5:g2:a0:s_23\
	\pwm_snd:PWMUDB:MODULE_5:g2:a0:s_22\
	\pwm_snd:PWMUDB:MODULE_5:g2:a0:s_21\
	\pwm_snd:PWMUDB:MODULE_5:g2:a0:s_20\
	\pwm_snd:PWMUDB:MODULE_5:g2:a0:s_19\
	\pwm_snd:PWMUDB:MODULE_5:g2:a0:s_18\
	\pwm_snd:PWMUDB:MODULE_5:g2:a0:s_17\
	\pwm_snd:PWMUDB:MODULE_5:g2:a0:s_16\
	\pwm_snd:PWMUDB:MODULE_5:g2:a0:s_15\
	\pwm_snd:PWMUDB:MODULE_5:g2:a0:s_14\
	\pwm_snd:PWMUDB:MODULE_5:g2:a0:s_13\
	\pwm_snd:PWMUDB:MODULE_5:g2:a0:s_12\
	\pwm_snd:PWMUDB:MODULE_5:g2:a0:s_11\
	\pwm_snd:PWMUDB:MODULE_5:g2:a0:s_10\
	\pwm_snd:PWMUDB:MODULE_5:g2:a0:s_9\
	\pwm_snd:PWMUDB:MODULE_5:g2:a0:s_8\
	\pwm_snd:PWMUDB:MODULE_5:g2:a0:s_7\
	\pwm_snd:PWMUDB:MODULE_5:g2:a0:s_6\
	\pwm_snd:PWMUDB:MODULE_5:g2:a0:s_5\
	\pwm_snd:PWMUDB:MODULE_5:g2:a0:s_4\
	\pwm_snd:PWMUDB:MODULE_5:g2:a0:s_3\
	\pwm_snd:PWMUDB:MODULE_5:g2:a0:s_2\
	\pwm_snd:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_31\
	\pwm_snd:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_30\
	\pwm_snd:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_29\
	\pwm_snd:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_28\
	\pwm_snd:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_27\
	\pwm_snd:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_26\
	\pwm_snd:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_16087
	Net_16084
	\pwm_snd:Net_113\
	\pwm_snd:Net_107\
	\pwm_snd:Net_114\
	Net_16108
	Net_16109
	Net_16110
	Net_16112
	Net_16113
	Net_16114
	Net_16115

    Synthesized names
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_1_31\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_1_30\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_1_29\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_1_28\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_1_27\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_1_26\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_1_25\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_1_24\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_1_23\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_1_22\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_1_21\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_1_20\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_1_19\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_1_18\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_1_17\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_1_16\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_1_15\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_1_14\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_1_13\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_1_12\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_1_11\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_1_10\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_1_9\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_1_8\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_1_7\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_1_6\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_1_5\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_1_4\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_1_3\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_1_2\
	\VERT:PWMUDB:add_vi_vv_MODGEN_2_31\
	\VERT:PWMUDB:add_vi_vv_MODGEN_2_30\
	\VERT:PWMUDB:add_vi_vv_MODGEN_2_29\
	\VERT:PWMUDB:add_vi_vv_MODGEN_2_28\
	\VERT:PWMUDB:add_vi_vv_MODGEN_2_27\
	\VERT:PWMUDB:add_vi_vv_MODGEN_2_26\
	\VERT:PWMUDB:add_vi_vv_MODGEN_2_25\
	\VERT:PWMUDB:add_vi_vv_MODGEN_2_24\
	\VERT:PWMUDB:add_vi_vv_MODGEN_2_23\
	\VERT:PWMUDB:add_vi_vv_MODGEN_2_22\
	\VERT:PWMUDB:add_vi_vv_MODGEN_2_21\
	\VERT:PWMUDB:add_vi_vv_MODGEN_2_20\
	\VERT:PWMUDB:add_vi_vv_MODGEN_2_19\
	\VERT:PWMUDB:add_vi_vv_MODGEN_2_18\
	\VERT:PWMUDB:add_vi_vv_MODGEN_2_17\
	\VERT:PWMUDB:add_vi_vv_MODGEN_2_16\
	\VERT:PWMUDB:add_vi_vv_MODGEN_2_15\
	\VERT:PWMUDB:add_vi_vv_MODGEN_2_14\
	\VERT:PWMUDB:add_vi_vv_MODGEN_2_13\
	\VERT:PWMUDB:add_vi_vv_MODGEN_2_12\
	\VERT:PWMUDB:add_vi_vv_MODGEN_2_11\
	\VERT:PWMUDB:add_vi_vv_MODGEN_2_10\
	\VERT:PWMUDB:add_vi_vv_MODGEN_2_9\
	\VERT:PWMUDB:add_vi_vv_MODGEN_2_8\
	\VERT:PWMUDB:add_vi_vv_MODGEN_2_7\
	\VERT:PWMUDB:add_vi_vv_MODGEN_2_6\
	\VERT:PWMUDB:add_vi_vv_MODGEN_2_5\
	\VERT:PWMUDB:add_vi_vv_MODGEN_2_4\
	\VERT:PWMUDB:add_vi_vv_MODGEN_2_3\
	\VERT:PWMUDB:add_vi_vv_MODGEN_2_2\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_31\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_30\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_29\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_28\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_27\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_26\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_25\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_24\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_23\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_22\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_21\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_20\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_19\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_18\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_17\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_16\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_15\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_14\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_13\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_12\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_11\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_10\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_9\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_8\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_7\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_6\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_5\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_4\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_3\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_2\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_31\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_30\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_29\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_28\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_27\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_26\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_25\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_24\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_23\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_22\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_21\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_20\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_19\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_18\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_17\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_16\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_15\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_14\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_13\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_12\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_11\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_10\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_9\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_8\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_7\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_6\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_5\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_4\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_3\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_2\
	\pwm_snd:PWMUDB:add_vi_vv_MODGEN_5_31\
	\pwm_snd:PWMUDB:add_vi_vv_MODGEN_5_30\
	\pwm_snd:PWMUDB:add_vi_vv_MODGEN_5_29\
	\pwm_snd:PWMUDB:add_vi_vv_MODGEN_5_28\
	\pwm_snd:PWMUDB:add_vi_vv_MODGEN_5_27\
	\pwm_snd:PWMUDB:add_vi_vv_MODGEN_5_26\
	\pwm_snd:PWMUDB:add_vi_vv_MODGEN_5_25\
	\pwm_snd:PWMUDB:add_vi_vv_MODGEN_5_24\
	\pwm_snd:PWMUDB:add_vi_vv_MODGEN_5_23\
	\pwm_snd:PWMUDB:add_vi_vv_MODGEN_5_22\
	\pwm_snd:PWMUDB:add_vi_vv_MODGEN_5_21\
	\pwm_snd:PWMUDB:add_vi_vv_MODGEN_5_20\
	\pwm_snd:PWMUDB:add_vi_vv_MODGEN_5_19\
	\pwm_snd:PWMUDB:add_vi_vv_MODGEN_5_18\
	\pwm_snd:PWMUDB:add_vi_vv_MODGEN_5_17\
	\pwm_snd:PWMUDB:add_vi_vv_MODGEN_5_16\
	\pwm_snd:PWMUDB:add_vi_vv_MODGEN_5_15\
	\pwm_snd:PWMUDB:add_vi_vv_MODGEN_5_14\
	\pwm_snd:PWMUDB:add_vi_vv_MODGEN_5_13\
	\pwm_snd:PWMUDB:add_vi_vv_MODGEN_5_12\
	\pwm_snd:PWMUDB:add_vi_vv_MODGEN_5_11\
	\pwm_snd:PWMUDB:add_vi_vv_MODGEN_5_10\
	\pwm_snd:PWMUDB:add_vi_vv_MODGEN_5_9\
	\pwm_snd:PWMUDB:add_vi_vv_MODGEN_5_8\
	\pwm_snd:PWMUDB:add_vi_vv_MODGEN_5_7\
	\pwm_snd:PWMUDB:add_vi_vv_MODGEN_5_6\
	\pwm_snd:PWMUDB:add_vi_vv_MODGEN_5_5\
	\pwm_snd:PWMUDB:add_vi_vv_MODGEN_5_4\
	\pwm_snd:PWMUDB:add_vi_vv_MODGEN_5_3\
	\pwm_snd:PWMUDB:add_vi_vv_MODGEN_5_2\

Deleted 734 User equations/components.
Deleted 150 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__pin_led_net_0
Aliasing \random:cs_addr_1\ to zero
Aliasing Net_6 to zero
Aliasing Net_3 to tmpOE__pin_led_net_0
Aliasing tmpOE__pin_snd_ext_net_0 to tmpOE__pin_led_net_0
Aliasing \HORIZ:PWMUDB:hwCapture\ to zero
Aliasing \HORIZ:PWMUDB:trig_out\ to tmpOE__pin_led_net_0
Aliasing \HORIZ:PWMUDB:runmode_enable\\R\ to zero
Aliasing \HORIZ:PWMUDB:runmode_enable\\S\ to zero
Aliasing \HORIZ:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \HORIZ:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \HORIZ:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \HORIZ:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \HORIZ:PWMUDB:final_kill\ to tmpOE__pin_led_net_0
Aliasing \HORIZ:PWMUDB:dith_count_1\\R\ to zero
Aliasing \HORIZ:PWMUDB:dith_count_1\\S\ to zero
Aliasing \HORIZ:PWMUDB:dith_count_0\\R\ to zero
Aliasing \HORIZ:PWMUDB:dith_count_0\\S\ to zero
Aliasing \HORIZ:PWMUDB:cs_addr_0\ to zero
Aliasing \HORIZ:PWMUDB:pwm_temp\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__pin_led_net_0
Aliasing tmpOE__VGA_net_0 to tmpOE__pin_led_net_0
Aliasing \VERT:PWMUDB:hwCapture\ to zero
Aliasing \VERT:PWMUDB:trig_out\ to tmpOE__pin_led_net_0
Aliasing \VERT:PWMUDB:runmode_enable\\R\ to zero
Aliasing \VERT:PWMUDB:runmode_enable\\S\ to zero
Aliasing \VERT:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \VERT:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \VERT:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \VERT:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \VERT:PWMUDB:final_kill\ to tmpOE__pin_led_net_0
Aliasing \VERT:PWMUDB:dith_count_1\\R\ to zero
Aliasing \VERT:PWMUDB:dith_count_1\\S\ to zero
Aliasing \VERT:PWMUDB:dith_count_0\\R\ to zero
Aliasing \VERT:PWMUDB:dith_count_0\\S\ to zero
Aliasing \VERT:PWMUDB:cs_addr_0\ to zero
Aliasing \VERT:PWMUDB:pwm1_i\ to zero
Aliasing \VERT:PWMUDB:pwm2_i\ to zero
Aliasing \VERT:PWMUDB:MODULE_2:g2:a0:a_23\ to zero
Aliasing \VERT:PWMUDB:MODULE_2:g2:a0:a_22\ to zero
Aliasing \VERT:PWMUDB:MODULE_2:g2:a0:a_21\ to zero
Aliasing \VERT:PWMUDB:MODULE_2:g2:a0:a_20\ to zero
Aliasing \VERT:PWMUDB:MODULE_2:g2:a0:a_19\ to zero
Aliasing \VERT:PWMUDB:MODULE_2:g2:a0:a_18\ to zero
Aliasing \VERT:PWMUDB:MODULE_2:g2:a0:a_17\ to zero
Aliasing \VERT:PWMUDB:MODULE_2:g2:a0:a_16\ to zero
Aliasing \VERT:PWMUDB:MODULE_2:g2:a0:a_15\ to zero
Aliasing \VERT:PWMUDB:MODULE_2:g2:a0:a_14\ to zero
Aliasing \VERT:PWMUDB:MODULE_2:g2:a0:a_13\ to zero
Aliasing \VERT:PWMUDB:MODULE_2:g2:a0:a_12\ to zero
Aliasing \VERT:PWMUDB:MODULE_2:g2:a0:a_11\ to zero
Aliasing \VERT:PWMUDB:MODULE_2:g2:a0:a_10\ to zero
Aliasing \VERT:PWMUDB:MODULE_2:g2:a0:a_9\ to zero
Aliasing \VERT:PWMUDB:MODULE_2:g2:a0:a_8\ to zero
Aliasing \VERT:PWMUDB:MODULE_2:g2:a0:a_7\ to zero
Aliasing \VERT:PWMUDB:MODULE_2:g2:a0:a_6\ to zero
Aliasing \VERT:PWMUDB:MODULE_2:g2:a0:a_5\ to zero
Aliasing \VERT:PWMUDB:MODULE_2:g2:a0:a_4\ to zero
Aliasing \VERT:PWMUDB:MODULE_2:g2:a0:a_3\ to zero
Aliasing \VERT:PWMUDB:MODULE_2:g2:a0:a_2\ to zero
Aliasing \VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__pin_led_net_0
Aliasing \VSYNC:PWMUDB:hwCapture\ to zero
Aliasing \VSYNC:PWMUDB:runmode_enable\\R\ to zero
Aliasing \VSYNC:PWMUDB:runmode_enable\\S\ to zero
Aliasing \VSYNC:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \VSYNC:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \VSYNC:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \VSYNC:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \VSYNC:PWMUDB:final_kill\ to tmpOE__pin_led_net_0
Aliasing \VSYNC:PWMUDB:dith_count_1\\R\ to zero
Aliasing \VSYNC:PWMUDB:dith_count_1\\S\ to zero
Aliasing \VSYNC:PWMUDB:dith_count_0\\R\ to zero
Aliasing \VSYNC:PWMUDB:dith_count_0\\S\ to zero
Aliasing \VSYNC:PWMUDB:cs_addr_0\ to zero
Aliasing \VSYNC:PWMUDB:pwm1_i\ to zero
Aliasing \VSYNC:PWMUDB:pwm2_i\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:a_23\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:a_22\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:a_21\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:a_20\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:a_19\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:a_18\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:a_17\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:a_16\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:a_15\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:a_14\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:a_13\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:a_12\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:a_11\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:a_10\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:a_9\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:a_8\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:a_7\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:a_6\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:a_5\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:a_4\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:a_3\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:a_2\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__pin_led_net_0
Aliasing \HSYNC:PWMUDB:hwCapture\ to zero
Aliasing \HSYNC:PWMUDB:runmode_enable\\R\ to zero
Aliasing \HSYNC:PWMUDB:runmode_enable\\S\ to zero
Aliasing \HSYNC:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \HSYNC:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \HSYNC:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \HSYNC:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \HSYNC:PWMUDB:final_kill\ to tmpOE__pin_led_net_0
Aliasing \HSYNC:PWMUDB:dith_count_1\\R\ to zero
Aliasing \HSYNC:PWMUDB:dith_count_1\\S\ to zero
Aliasing \HSYNC:PWMUDB:dith_count_0\\R\ to zero
Aliasing \HSYNC:PWMUDB:dith_count_0\\S\ to zero
Aliasing \HSYNC:PWMUDB:cs_addr_0\ to zero
Aliasing \HSYNC:PWMUDB:pwm1_i\ to zero
Aliasing \HSYNC:PWMUDB:pwm2_i\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:a_23\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:a_22\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:a_21\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:a_20\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:a_19\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:a_18\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:a_17\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:a_16\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:a_15\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:a_14\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:a_13\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:a_12\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:a_11\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:a_10\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:a_9\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:a_8\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:a_7\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:a_6\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:a_5\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:a_4\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:a_3\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:a_2\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__pin_led_net_0
Aliasing \PIXEL:clk\ to zero
Aliasing \PIXEL:rst\ to zero
Aliasing Net_725 to zero
Aliasing tmpOE__HSYNC_OUT_net_0 to tmpOE__pin_led_net_0
Aliasing tmpOE__VSYNC_OUT_net_0 to tmpOE__pin_led_net_0
Aliasing tmpOE__Row_1_net_0 to tmpOE__pin_led_net_0
Aliasing tmpOE__Row_4_net_0 to tmpOE__pin_led_net_0
Aliasing tmpOE__Row_2_net_0 to tmpOE__pin_led_net_0
Aliasing tmpOE__Row_3_net_0 to tmpOE__pin_led_net_0
Aliasing tmpOE__Col_1_net_0 to tmpOE__pin_led_net_0
Aliasing tmpOE__Col_2_net_0 to tmpOE__pin_led_net_0
Aliasing tmpOE__Col_3_net_0 to tmpOE__pin_led_net_0
Aliasing tmpOE__Col_4_net_0 to tmpOE__pin_led_net_0
Aliasing tmpOE__pin_oled_mosi_net_0 to tmpOE__pin_led_net_0
Aliasing tmpOE__pin_oled_clk_net_0 to tmpOE__pin_led_net_0
Aliasing tmpOE__pin_oled_cs_net_0 to tmpOE__pin_led_net_0
Aliasing tmpOE__pin_oled_dc_net_0 to tmpOE__pin_led_net_0
Aliasing tmpOE__pin_oled_rst_net_0 to tmpOE__pin_led_net_0
Aliasing \spi_oled:BSPIM:pol_supprt\ to zero
Aliasing \spi_oled:BSPIM:tx_status_3\ to \spi_oled:BSPIM:load_rx_data\
Aliasing \spi_oled:BSPIM:tx_status_6\ to zero
Aliasing \spi_oled:BSPIM:tx_status_5\ to zero
Aliasing \spi_oled:BSPIM:rx_status_3\ to zero
Aliasing \spi_oled:BSPIM:rx_status_2\ to zero
Aliasing \spi_oled:BSPIM:rx_status_1\ to zero
Aliasing \spi_oled:BSPIM:rx_status_0\ to zero
Aliasing Net_16004 to zero
Aliasing \spi_oled:Net_289\ to zero
Aliasing tmpOE__pin_prog_net_0 to tmpOE__pin_led_net_0
Aliasing \usb_uart:tmpOE__Dm_net_0\ to tmpOE__pin_led_net_0
Aliasing \usb_uart:tmpOE__Dp_net_0\ to tmpOE__pin_led_net_0
Aliasing \pwm_snd:PWMUDB:hwCapture\ to zero
Aliasing \pwm_snd:PWMUDB:trig_out\ to tmpOE__pin_led_net_0
Aliasing Net_16082 to zero
Aliasing \pwm_snd:PWMUDB:runmode_enable\\S\ to zero
Aliasing \pwm_snd:PWMUDB:ltch_kill_reg\\R\ to \pwm_snd:PWMUDB:runmode_enable\\R\
Aliasing \pwm_snd:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \pwm_snd:PWMUDB:min_kill_reg\\R\ to \pwm_snd:PWMUDB:runmode_enable\\R\
Aliasing \pwm_snd:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \pwm_snd:PWMUDB:final_kill\ to tmpOE__pin_led_net_0
Aliasing \pwm_snd:PWMUDB:dith_count_1\\R\ to \pwm_snd:PWMUDB:runmode_enable\\R\
Aliasing \pwm_snd:PWMUDB:dith_count_1\\S\ to zero
Aliasing \pwm_snd:PWMUDB:dith_count_0\\R\ to \pwm_snd:PWMUDB:runmode_enable\\R\
Aliasing \pwm_snd:PWMUDB:dith_count_0\\S\ to zero
Aliasing \pwm_snd:PWMUDB:status_6\ to zero
Aliasing \pwm_snd:PWMUDB:status_4\ to zero
Aliasing \pwm_snd:PWMUDB:cmp2\ to zero
Aliasing \pwm_snd:PWMUDB:cmp1_status_reg\\R\ to \pwm_snd:PWMUDB:runmode_enable\\R\
Aliasing \pwm_snd:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \pwm_snd:PWMUDB:cmp2_status_reg\\R\ to \pwm_snd:PWMUDB:runmode_enable\\R\
Aliasing \pwm_snd:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \pwm_snd:PWMUDB:final_kill_reg\\R\ to \pwm_snd:PWMUDB:runmode_enable\\R\
Aliasing \pwm_snd:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \pwm_snd:PWMUDB:cs_addr_0\ to \pwm_snd:PWMUDB:runmode_enable\\R\
Aliasing \pwm_snd:PWMUDB:pwm1_i\ to zero
Aliasing \pwm_snd:PWMUDB:pwm2_i\ to zero
Aliasing \pwm_snd:PWMUDB:MODULE_5:g2:a0:a_23\ to zero
Aliasing \pwm_snd:PWMUDB:MODULE_5:g2:a0:a_22\ to zero
Aliasing \pwm_snd:PWMUDB:MODULE_5:g2:a0:a_21\ to zero
Aliasing \pwm_snd:PWMUDB:MODULE_5:g2:a0:a_20\ to zero
Aliasing \pwm_snd:PWMUDB:MODULE_5:g2:a0:a_19\ to zero
Aliasing \pwm_snd:PWMUDB:MODULE_5:g2:a0:a_18\ to zero
Aliasing \pwm_snd:PWMUDB:MODULE_5:g2:a0:a_17\ to zero
Aliasing \pwm_snd:PWMUDB:MODULE_5:g2:a0:a_16\ to zero
Aliasing \pwm_snd:PWMUDB:MODULE_5:g2:a0:a_15\ to zero
Aliasing \pwm_snd:PWMUDB:MODULE_5:g2:a0:a_14\ to zero
Aliasing \pwm_snd:PWMUDB:MODULE_5:g2:a0:a_13\ to zero
Aliasing \pwm_snd:PWMUDB:MODULE_5:g2:a0:a_12\ to zero
Aliasing \pwm_snd:PWMUDB:MODULE_5:g2:a0:a_11\ to zero
Aliasing \pwm_snd:PWMUDB:MODULE_5:g2:a0:a_10\ to zero
Aliasing \pwm_snd:PWMUDB:MODULE_5:g2:a0:a_9\ to zero
Aliasing \pwm_snd:PWMUDB:MODULE_5:g2:a0:a_8\ to zero
Aliasing \pwm_snd:PWMUDB:MODULE_5:g2:a0:a_7\ to zero
Aliasing \pwm_snd:PWMUDB:MODULE_5:g2:a0:a_6\ to zero
Aliasing \pwm_snd:PWMUDB:MODULE_5:g2:a0:a_5\ to zero
Aliasing \pwm_snd:PWMUDB:MODULE_5:g2:a0:a_4\ to zero
Aliasing \pwm_snd:PWMUDB:MODULE_5:g2:a0:a_3\ to zero
Aliasing \pwm_snd:PWMUDB:MODULE_5:g2:a0:a_2\ to zero
Aliasing \pwm_snd:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__pin_led_net_0
Aliasing \ctrl_snd:clk\ to zero
Aliasing \ctrl_snd:rst\ to zero
Aliasing \HORIZ:PWMUDB:min_kill_reg\\D\ to tmpOE__pin_led_net_0
Aliasing \HORIZ:PWMUDB:prevCapture\\D\ to zero
Aliasing \HORIZ:PWMUDB:trig_last\\D\ to zero
Aliasing \HORIZ:PWMUDB:ltch_kill_reg\\D\ to tmpOE__pin_led_net_0
Aliasing \VERT:PWMUDB:min_kill_reg\\D\ to tmpOE__pin_led_net_0
Aliasing \VERT:PWMUDB:prevCapture\\D\ to zero
Aliasing \VERT:PWMUDB:trig_last\\D\ to zero
Aliasing \VERT:PWMUDB:ltch_kill_reg\\D\ to tmpOE__pin_led_net_0
Aliasing \VSYNC:PWMUDB:min_kill_reg\\D\ to tmpOE__pin_led_net_0
Aliasing \VSYNC:PWMUDB:prevCapture\\D\ to zero
Aliasing \VSYNC:PWMUDB:ltch_kill_reg\\D\ to tmpOE__pin_led_net_0
Aliasing \HSYNC:PWMUDB:min_kill_reg\\D\ to tmpOE__pin_led_net_0
Aliasing \HSYNC:PWMUDB:prevCapture\\D\ to zero
Aliasing \HSYNC:PWMUDB:ltch_kill_reg\\D\ to tmpOE__pin_led_net_0
Aliasing \spi_oled:BSPIM:so_send_reg\\D\ to zero
Aliasing \spi_oled:BSPIM:mosi_pre_reg\\D\ to zero
Aliasing \spi_oled:BSPIM:dpcounter_one_reg\\D\ to \spi_oled:BSPIM:load_rx_data\
Aliasing \pwm_snd:PWMUDB:min_kill_reg\\D\ to tmpOE__pin_led_net_0
Aliasing \pwm_snd:PWMUDB:prevCapture\\D\ to zero
Aliasing \pwm_snd:PWMUDB:trig_last\\D\ to zero
Aliasing \pwm_snd:PWMUDB:ltch_kill_reg\\D\ to tmpOE__pin_led_net_0
Aliasing \pwm_snd:PWMUDB:prevCompare1\\D\ to \pwm_snd:PWMUDB:pwm_temp\
Aliasing \pwm_snd:PWMUDB:tc_i_reg\\D\ to \pwm_snd:PWMUDB:status_2\
Removing Lhs of wire one[6] = tmpOE__pin_led_net_0[1]
Removing Lhs of wire \random:cs_addr_2\[24] = zero[2]
Removing Lhs of wire \random:cs_addr_1\[25] = zero[2]
Removing Lhs of wire \random:cs_addr_0\[26] = \random:enable_final\[10]
Removing Lhs of wire Net_6[59] = zero[2]
Removing Lhs of wire \random:ctrl_enable\[61] = \random:control_0\[22]
Removing Lhs of wire Net_3[82] = tmpOE__pin_led_net_0[1]
Removing Lhs of wire tmpOE__pin_snd_ext_net_0[89] = tmpOE__pin_led_net_0[1]
Removing Lhs of wire \HORIZ:PWMUDB:ctrl_enable\[109] = \HORIZ:PWMUDB:control_7\[101]
Removing Lhs of wire \HORIZ:PWMUDB:hwCapture\[119] = zero[2]
Removing Lhs of wire \HORIZ:PWMUDB:hwEnable\[120] = \HORIZ:PWMUDB:control_7\[101]
Removing Lhs of wire \HORIZ:PWMUDB:trig_out\[124] = tmpOE__pin_led_net_0[1]
Removing Lhs of wire \HORIZ:PWMUDB:runmode_enable\\R\[126] = zero[2]
Removing Lhs of wire \HORIZ:PWMUDB:runmode_enable\\S\[127] = zero[2]
Removing Lhs of wire \HORIZ:PWMUDB:final_enable\[128] = \HORIZ:PWMUDB:runmode_enable\[125]
Removing Lhs of wire \HORIZ:PWMUDB:ltch_kill_reg\\R\[132] = zero[2]
Removing Lhs of wire \HORIZ:PWMUDB:ltch_kill_reg\\S\[133] = zero[2]
Removing Lhs of wire \HORIZ:PWMUDB:min_kill_reg\\R\[134] = zero[2]
Removing Lhs of wire \HORIZ:PWMUDB:min_kill_reg\\S\[135] = zero[2]
Removing Lhs of wire \HORIZ:PWMUDB:final_kill\[138] = tmpOE__pin_led_net_0[1]
Removing Lhs of wire \HORIZ:PWMUDB:add_vi_vv_MODGEN_1_1\[142] = \HORIZ:PWMUDB:MODULE_1:g2:a0:s_1\[360]
Removing Lhs of wire \HORIZ:PWMUDB:add_vi_vv_MODGEN_1_0\[144] = \HORIZ:PWMUDB:MODULE_1:g2:a0:s_0\[361]
Removing Lhs of wire \HORIZ:PWMUDB:dith_count_1\\R\[145] = zero[2]
Removing Lhs of wire \HORIZ:PWMUDB:dith_count_1\\S\[146] = zero[2]
Removing Lhs of wire \HORIZ:PWMUDB:dith_count_0\\R\[147] = zero[2]
Removing Lhs of wire \HORIZ:PWMUDB:dith_count_0\\S\[148] = zero[2]
Removing Lhs of wire \HORIZ:PWMUDB:cs_addr_2\[150] = \HORIZ:PWMUDB:tc_i\[130]
Removing Lhs of wire \HORIZ:PWMUDB:cs_addr_1\[151] = \HORIZ:PWMUDB:runmode_enable\[125]
Removing Lhs of wire \HORIZ:PWMUDB:cs_addr_0\[152] = zero[2]
Removing Lhs of wire \HORIZ:PWMUDB:compare2\[187] = \HORIZ:PWMUDB:cmp2_less\[159]
Removing Rhs of wire Net_1700[197] = \HORIZ:PWMUDB:pwm1_i_reg\[190]
Removing Rhs of wire Net_584[198] = \HORIZ:PWMUDB:pwm2_i_reg\[192]
Removing Lhs of wire \HORIZ:PWMUDB:pwm_temp\[199] = zero[2]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_1:g2:a0:a_23\[242] = zero[2]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_1:g2:a0:a_22\[243] = zero[2]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_1:g2:a0:a_21\[244] = zero[2]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_1:g2:a0:a_20\[245] = zero[2]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_1:g2:a0:a_19\[246] = zero[2]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_1:g2:a0:a_18\[247] = zero[2]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_1:g2:a0:a_17\[248] = zero[2]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_1:g2:a0:a_16\[249] = zero[2]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_1:g2:a0:a_15\[250] = zero[2]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_1:g2:a0:a_14\[251] = zero[2]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_1:g2:a0:a_13\[252] = zero[2]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_1:g2:a0:a_12\[253] = zero[2]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_1:g2:a0:a_11\[254] = zero[2]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_1:g2:a0:a_10\[255] = zero[2]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_1:g2:a0:a_9\[256] = zero[2]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_1:g2:a0:a_8\[257] = zero[2]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_1:g2:a0:a_7\[258] = zero[2]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_1:g2:a0:a_6\[259] = zero[2]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_1:g2:a0:a_5\[260] = zero[2]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_1:g2:a0:a_4\[261] = zero[2]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_1:g2:a0:a_3\[262] = zero[2]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_1:g2:a0:a_2\[263] = zero[2]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_1:g2:a0:a_1\[264] = \HORIZ:PWMUDB:MODIN1_1\[265]
Removing Lhs of wire \HORIZ:PWMUDB:MODIN1_1\[265] = \HORIZ:PWMUDB:dith_count_1\[141]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_1:g2:a0:a_0\[266] = \HORIZ:PWMUDB:MODIN1_0\[267]
Removing Lhs of wire \HORIZ:PWMUDB:MODIN1_0\[267] = \HORIZ:PWMUDB:dith_count_0\[143]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[399] = tmpOE__pin_led_net_0[1]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[400] = tmpOE__pin_led_net_0[1]
Removing Lhs of wire tmpOE__VGA_net_0[409] = tmpOE__pin_led_net_0[1]
Removing Rhs of wire Net_5860[410] = \mux_1:tmp__mux_1_reg\[1431]
Removing Lhs of wire \VERT:PWMUDB:ctrl_enable\[428] = \VERT:PWMUDB:control_7\[420]
Removing Lhs of wire \VERT:PWMUDB:hwCapture\[438] = zero[2]
Removing Lhs of wire \VERT:PWMUDB:hwEnable\[439] = \VERT:PWMUDB:control_7\[420]
Removing Lhs of wire \VERT:PWMUDB:trig_out\[443] = tmpOE__pin_led_net_0[1]
Removing Lhs of wire \VERT:PWMUDB:runmode_enable\\R\[445] = zero[2]
Removing Lhs of wire \VERT:PWMUDB:runmode_enable\\S\[446] = zero[2]
Removing Lhs of wire \VERT:PWMUDB:final_enable\[447] = \VERT:PWMUDB:runmode_enable\[444]
Removing Lhs of wire \VERT:PWMUDB:ltch_kill_reg\\R\[451] = zero[2]
Removing Lhs of wire \VERT:PWMUDB:ltch_kill_reg\\S\[452] = zero[2]
Removing Lhs of wire \VERT:PWMUDB:min_kill_reg\\R\[453] = zero[2]
Removing Lhs of wire \VERT:PWMUDB:min_kill_reg\\S\[454] = zero[2]
Removing Lhs of wire \VERT:PWMUDB:final_kill\[457] = tmpOE__pin_led_net_0[1]
Removing Lhs of wire \VERT:PWMUDB:add_vi_vv_MODGEN_2_1\[461] = \VERT:PWMUDB:MODULE_2:g2:a0:s_1\[727]
Removing Lhs of wire \VERT:PWMUDB:add_vi_vv_MODGEN_2_0\[463] = \VERT:PWMUDB:MODULE_2:g2:a0:s_0\[728]
Removing Lhs of wire \VERT:PWMUDB:dith_count_1\\R\[464] = zero[2]
Removing Lhs of wire \VERT:PWMUDB:dith_count_1\\S\[465] = zero[2]
Removing Lhs of wire \VERT:PWMUDB:dith_count_0\\R\[466] = zero[2]
Removing Lhs of wire \VERT:PWMUDB:dith_count_0\\S\[467] = zero[2]
Removing Lhs of wire \VERT:PWMUDB:cs_addr_2\[469] = \VERT:PWMUDB:tc_i\[449]
Removing Lhs of wire \VERT:PWMUDB:cs_addr_1\[470] = \VERT:PWMUDB:runmode_enable\[444]
Removing Lhs of wire \VERT:PWMUDB:cs_addr_0\[471] = zero[2]
Removing Lhs of wire \VERT:PWMUDB:compare1\[553] = \VERT:PWMUDB:cmp1_less\[523]
Removing Lhs of wire \VERT:PWMUDB:pwm1_i\[558] = zero[2]
Removing Lhs of wire \VERT:PWMUDB:pwm2_i\[560] = zero[2]
Removing Rhs of wire \VERT:Net_96\[563] = \VERT:PWMUDB:pwm_i_reg\[555]
Removing Rhs of wire \VERT:PWMUDB:pwm_temp\[566] = \VERT:PWMUDB:cmp1\[567]
Removing Lhs of wire \VERT:PWMUDB:MODULE_2:g2:a0:a_23\[609] = zero[2]
Removing Lhs of wire \VERT:PWMUDB:MODULE_2:g2:a0:a_22\[610] = zero[2]
Removing Lhs of wire \VERT:PWMUDB:MODULE_2:g2:a0:a_21\[611] = zero[2]
Removing Lhs of wire \VERT:PWMUDB:MODULE_2:g2:a0:a_20\[612] = zero[2]
Removing Lhs of wire \VERT:PWMUDB:MODULE_2:g2:a0:a_19\[613] = zero[2]
Removing Lhs of wire \VERT:PWMUDB:MODULE_2:g2:a0:a_18\[614] = zero[2]
Removing Lhs of wire \VERT:PWMUDB:MODULE_2:g2:a0:a_17\[615] = zero[2]
Removing Lhs of wire \VERT:PWMUDB:MODULE_2:g2:a0:a_16\[616] = zero[2]
Removing Lhs of wire \VERT:PWMUDB:MODULE_2:g2:a0:a_15\[617] = zero[2]
Removing Lhs of wire \VERT:PWMUDB:MODULE_2:g2:a0:a_14\[618] = zero[2]
Removing Lhs of wire \VERT:PWMUDB:MODULE_2:g2:a0:a_13\[619] = zero[2]
Removing Lhs of wire \VERT:PWMUDB:MODULE_2:g2:a0:a_12\[620] = zero[2]
Removing Lhs of wire \VERT:PWMUDB:MODULE_2:g2:a0:a_11\[621] = zero[2]
Removing Lhs of wire \VERT:PWMUDB:MODULE_2:g2:a0:a_10\[622] = zero[2]
Removing Lhs of wire \VERT:PWMUDB:MODULE_2:g2:a0:a_9\[623] = zero[2]
Removing Lhs of wire \VERT:PWMUDB:MODULE_2:g2:a0:a_8\[624] = zero[2]
Removing Lhs of wire \VERT:PWMUDB:MODULE_2:g2:a0:a_7\[625] = zero[2]
Removing Lhs of wire \VERT:PWMUDB:MODULE_2:g2:a0:a_6\[626] = zero[2]
Removing Lhs of wire \VERT:PWMUDB:MODULE_2:g2:a0:a_5\[627] = zero[2]
Removing Lhs of wire \VERT:PWMUDB:MODULE_2:g2:a0:a_4\[628] = zero[2]
Removing Lhs of wire \VERT:PWMUDB:MODULE_2:g2:a0:a_3\[629] = zero[2]
Removing Lhs of wire \VERT:PWMUDB:MODULE_2:g2:a0:a_2\[630] = zero[2]
Removing Lhs of wire \VERT:PWMUDB:MODULE_2:g2:a0:a_1\[631] = \VERT:PWMUDB:MODIN2_1\[632]
Removing Lhs of wire \VERT:PWMUDB:MODIN2_1\[632] = \VERT:PWMUDB:dith_count_1\[460]
Removing Lhs of wire \VERT:PWMUDB:MODULE_2:g2:a0:a_0\[633] = \VERT:PWMUDB:MODIN2_0\[634]
Removing Lhs of wire \VERT:PWMUDB:MODIN2_0\[634] = \VERT:PWMUDB:dith_count_0\[462]
Removing Lhs of wire \VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[766] = tmpOE__pin_led_net_0[1]
Removing Lhs of wire \VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[767] = tmpOE__pin_led_net_0[1]
Removing Rhs of wire Net_923[768] = \VERT:Net_96\[563]
Removing Lhs of wire \VSYNC:PWMUDB:ctrl_enable\[788] = \VSYNC:PWMUDB:control_7\[780]
Removing Lhs of wire \VSYNC:PWMUDB:hwCapture\[798] = zero[2]
Removing Lhs of wire \VSYNC:PWMUDB:hwEnable\[799] = \VSYNC:PWMUDB:control_7\[780]
Removing Lhs of wire \VSYNC:PWMUDB:trig_out\[803] = \VSYNC:PWMUDB:trig_rise\[801]
Removing Lhs of wire \VSYNC:PWMUDB:runmode_enable\\R\[806] = zero[2]
Removing Lhs of wire \VSYNC:PWMUDB:runmode_enable\\S\[807] = zero[2]
Removing Lhs of wire \VSYNC:PWMUDB:final_enable\[808] = \VSYNC:PWMUDB:runmode_enable\[804]
Removing Lhs of wire \VSYNC:PWMUDB:ltch_kill_reg\\R\[811] = zero[2]
Removing Lhs of wire \VSYNC:PWMUDB:ltch_kill_reg\\S\[812] = zero[2]
Removing Lhs of wire \VSYNC:PWMUDB:min_kill_reg\\R\[813] = zero[2]
Removing Lhs of wire \VSYNC:PWMUDB:min_kill_reg\\S\[814] = zero[2]
Removing Lhs of wire \VSYNC:PWMUDB:final_kill\[817] = tmpOE__pin_led_net_0[1]
Removing Lhs of wire \VSYNC:PWMUDB:add_vi_vv_MODGEN_3_1\[821] = \VSYNC:PWMUDB:MODULE_3:g2:a0:s_1\[1039]
Removing Lhs of wire \VSYNC:PWMUDB:add_vi_vv_MODGEN_3_0\[823] = \VSYNC:PWMUDB:MODULE_3:g2:a0:s_0\[1040]
Removing Lhs of wire \VSYNC:PWMUDB:dith_count_1\\R\[824] = zero[2]
Removing Lhs of wire \VSYNC:PWMUDB:dith_count_1\\S\[825] = zero[2]
Removing Lhs of wire \VSYNC:PWMUDB:dith_count_0\\R\[826] = zero[2]
Removing Lhs of wire \VSYNC:PWMUDB:dith_count_0\\S\[827] = zero[2]
Removing Lhs of wire \VSYNC:PWMUDB:cs_addr_2\[829] = \VSYNC:PWMUDB:tc_i\[805]
Removing Lhs of wire \VSYNC:PWMUDB:cs_addr_1\[830] = \VSYNC:PWMUDB:runmode_enable\[804]
Removing Lhs of wire \VSYNC:PWMUDB:cs_addr_0\[831] = zero[2]
Removing Lhs of wire \VSYNC:PWMUDB:compare1\[865] = \VSYNC:PWMUDB:cmp1_eq\[834]
Removing Lhs of wire \VSYNC:PWMUDB:pwm1_i\[870] = zero[2]
Removing Lhs of wire \VSYNC:PWMUDB:pwm2_i\[872] = zero[2]
Removing Rhs of wire \VSYNC:Net_96\[875] = \VSYNC:PWMUDB:pwm_i_reg\[867]
Removing Rhs of wire \VSYNC:PWMUDB:pwm_temp\[878] = \VSYNC:PWMUDB:cmp1\[879]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_23\[921] = zero[2]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_22\[922] = zero[2]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_21\[923] = zero[2]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_20\[924] = zero[2]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_19\[925] = zero[2]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_18\[926] = zero[2]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_17\[927] = zero[2]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_16\[928] = zero[2]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_15\[929] = zero[2]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_14\[930] = zero[2]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_13\[931] = zero[2]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_12\[932] = zero[2]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_11\[933] = zero[2]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_10\[934] = zero[2]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_9\[935] = zero[2]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_8\[936] = zero[2]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_7\[937] = zero[2]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_6\[938] = zero[2]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_5\[939] = zero[2]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_4\[940] = zero[2]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_3\[941] = zero[2]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_2\[942] = zero[2]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_1\[943] = \VSYNC:PWMUDB:MODIN3_1\[944]
Removing Lhs of wire \VSYNC:PWMUDB:MODIN3_1\[944] = \VSYNC:PWMUDB:dith_count_1\[820]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_0\[945] = \VSYNC:PWMUDB:MODIN3_0\[946]
Removing Lhs of wire \VSYNC:PWMUDB:MODIN3_0\[946] = \VSYNC:PWMUDB:dith_count_0\[822]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[1078] = tmpOE__pin_led_net_0[1]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[1079] = tmpOE__pin_led_net_0[1]
Removing Rhs of wire Net_1730[1080] = \VSYNC:Net_96\[875]
Removing Lhs of wire \HSYNC:PWMUDB:ctrl_enable\[1100] = \HSYNC:PWMUDB:control_7\[1092]
Removing Lhs of wire \HSYNC:PWMUDB:hwCapture\[1110] = zero[2]
Removing Lhs of wire \HSYNC:PWMUDB:hwEnable\[1111] = \HSYNC:PWMUDB:control_7\[1092]
Removing Lhs of wire \HSYNC:PWMUDB:trig_out\[1115] = \HSYNC:PWMUDB:trig_rise\[1113]
Removing Lhs of wire \HSYNC:PWMUDB:runmode_enable\\R\[1118] = zero[2]
Removing Lhs of wire \HSYNC:PWMUDB:runmode_enable\\S\[1119] = zero[2]
Removing Lhs of wire \HSYNC:PWMUDB:final_enable\[1120] = \HSYNC:PWMUDB:runmode_enable\[1116]
Removing Lhs of wire \HSYNC:PWMUDB:ltch_kill_reg\\R\[1123] = zero[2]
Removing Lhs of wire \HSYNC:PWMUDB:ltch_kill_reg\\S\[1124] = zero[2]
Removing Lhs of wire \HSYNC:PWMUDB:min_kill_reg\\R\[1125] = zero[2]
Removing Lhs of wire \HSYNC:PWMUDB:min_kill_reg\\S\[1126] = zero[2]
Removing Lhs of wire \HSYNC:PWMUDB:final_kill\[1129] = tmpOE__pin_led_net_0[1]
Removing Lhs of wire \HSYNC:PWMUDB:add_vi_vv_MODGEN_4_1\[1133] = \HSYNC:PWMUDB:MODULE_4:g2:a0:s_1\[1351]
Removing Lhs of wire \HSYNC:PWMUDB:add_vi_vv_MODGEN_4_0\[1135] = \HSYNC:PWMUDB:MODULE_4:g2:a0:s_0\[1352]
Removing Lhs of wire \HSYNC:PWMUDB:dith_count_1\\R\[1136] = zero[2]
Removing Lhs of wire \HSYNC:PWMUDB:dith_count_1\\S\[1137] = zero[2]
Removing Lhs of wire \HSYNC:PWMUDB:dith_count_0\\R\[1138] = zero[2]
Removing Lhs of wire \HSYNC:PWMUDB:dith_count_0\\S\[1139] = zero[2]
Removing Lhs of wire \HSYNC:PWMUDB:cs_addr_2\[1141] = \HSYNC:PWMUDB:tc_i\[1117]
Removing Lhs of wire \HSYNC:PWMUDB:cs_addr_1\[1142] = \HSYNC:PWMUDB:runmode_enable\[1116]
Removing Lhs of wire \HSYNC:PWMUDB:cs_addr_0\[1143] = zero[2]
Removing Lhs of wire \HSYNC:PWMUDB:compare1\[1177] = \HSYNC:PWMUDB:cmp1_eq\[1146]
Removing Lhs of wire \HSYNC:PWMUDB:pwm1_i\[1182] = zero[2]
Removing Lhs of wire \HSYNC:PWMUDB:pwm2_i\[1184] = zero[2]
Removing Rhs of wire \HSYNC:Net_96\[1187] = \HSYNC:PWMUDB:pwm_i_reg\[1179]
Removing Rhs of wire \HSYNC:PWMUDB:pwm_temp\[1190] = \HSYNC:PWMUDB:cmp1\[1191]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_23\[1233] = zero[2]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_22\[1234] = zero[2]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_21\[1235] = zero[2]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_20\[1236] = zero[2]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_19\[1237] = zero[2]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_18\[1238] = zero[2]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_17\[1239] = zero[2]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_16\[1240] = zero[2]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_15\[1241] = zero[2]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_14\[1242] = zero[2]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_13\[1243] = zero[2]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_12\[1244] = zero[2]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_11\[1245] = zero[2]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_10\[1246] = zero[2]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_9\[1247] = zero[2]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_8\[1248] = zero[2]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_7\[1249] = zero[2]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_6\[1250] = zero[2]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_5\[1251] = zero[2]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_4\[1252] = zero[2]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_3\[1253] = zero[2]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_2\[1254] = zero[2]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_1\[1255] = \HSYNC:PWMUDB:MODIN4_1\[1256]
Removing Lhs of wire \HSYNC:PWMUDB:MODIN4_1\[1256] = \HSYNC:PWMUDB:dith_count_1\[1132]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_0\[1257] = \HSYNC:PWMUDB:MODIN4_0\[1258]
Removing Lhs of wire \HSYNC:PWMUDB:MODIN4_0\[1258] = \HSYNC:PWMUDB:dith_count_0\[1134]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\[1390] = tmpOE__pin_led_net_0[1]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\[1391] = tmpOE__pin_led_net_0[1]
Removing Rhs of wire Net_1731[1392] = \HSYNC:Net_96\[1187]
Removing Lhs of wire \PIXEL:clk\[1401] = zero[2]
Removing Lhs of wire \PIXEL:rst\[1402] = zero[2]
Removing Rhs of wire Net_69[1403] = \PIXEL:control_out_0\[1404]
Removing Rhs of wire Net_69[1403] = \PIXEL:control_0\[1427]
Removing Lhs of wire Net_1725[1429] = cydff_1[1428]
Removing Lhs of wire Net_725[1432] = zero[2]
Removing Lhs of wire tmpOE__HSYNC_OUT_net_0[1435] = tmpOE__pin_led_net_0[1]
Removing Lhs of wire tmpOE__VSYNC_OUT_net_0[1441] = tmpOE__pin_led_net_0[1]
Removing Lhs of wire tmpOE__Row_1_net_0[1448] = tmpOE__pin_led_net_0[1]
Removing Lhs of wire tmpOE__Row_4_net_0[1454] = tmpOE__pin_led_net_0[1]
Removing Lhs of wire tmpOE__Row_2_net_0[1460] = tmpOE__pin_led_net_0[1]
Removing Lhs of wire tmpOE__Row_3_net_0[1466] = tmpOE__pin_led_net_0[1]
Removing Lhs of wire tmpOE__Col_1_net_0[1472] = tmpOE__pin_led_net_0[1]
Removing Lhs of wire tmpOE__Col_2_net_0[1478] = tmpOE__pin_led_net_0[1]
Removing Lhs of wire tmpOE__Col_3_net_0[1484] = tmpOE__pin_led_net_0[1]
Removing Lhs of wire tmpOE__Col_4_net_0[1490] = tmpOE__pin_led_net_0[1]
Removing Lhs of wire tmpOE__pin_oled_mosi_net_0[1496] = tmpOE__pin_led_net_0[1]
Removing Rhs of wire Net_16001[1497] = \spi_oled:BSPIM:mosi_reg\[1541]
Removing Lhs of wire tmpOE__pin_oled_clk_net_0[1503] = tmpOE__pin_led_net_0[1]
Removing Lhs of wire tmpOE__pin_oled_cs_net_0[1510] = tmpOE__pin_led_net_0[1]
Removing Lhs of wire tmpOE__pin_oled_dc_net_0[1517] = tmpOE__pin_led_net_0[1]
Removing Lhs of wire tmpOE__pin_oled_rst_net_0[1523] = tmpOE__pin_led_net_0[1]
Removing Rhs of wire \spi_oled:Net_276\[1528] = \spi_oled:Net_288\[1529]
Removing Rhs of wire \spi_oled:BSPIM:load_rx_data\[1533] = \spi_oled:BSPIM:dpcounter_one\[1534]
Removing Lhs of wire \spi_oled:BSPIM:pol_supprt\[1535] = zero[2]
Removing Lhs of wire \spi_oled:BSPIM:miso_to_dp\[1536] = \spi_oled:Net_244\[1537]
Removing Lhs of wire \spi_oled:Net_244\[1537] = zero[2]
Removing Rhs of wire \spi_oled:BSPIM:tx_status_1\[1562] = \spi_oled:BSPIM:dpMOSI_fifo_empty\[1563]
Removing Rhs of wire \spi_oled:BSPIM:tx_status_2\[1564] = \spi_oled:BSPIM:dpMOSI_fifo_not_full\[1565]
Removing Lhs of wire \spi_oled:BSPIM:tx_status_3\[1566] = \spi_oled:BSPIM:load_rx_data\[1533]
Removing Rhs of wire \spi_oled:BSPIM:rx_status_4\[1568] = \spi_oled:BSPIM:dpMISO_fifo_full\[1569]
Removing Rhs of wire \spi_oled:BSPIM:rx_status_5\[1570] = \spi_oled:BSPIM:dpMISO_fifo_not_empty\[1571]
Removing Lhs of wire \spi_oled:BSPIM:tx_status_6\[1573] = zero[2]
Removing Lhs of wire \spi_oled:BSPIM:tx_status_5\[1574] = zero[2]
Removing Lhs of wire \spi_oled:BSPIM:rx_status_3\[1575] = zero[2]
Removing Lhs of wire \spi_oled:BSPIM:rx_status_2\[1576] = zero[2]
Removing Lhs of wire \spi_oled:BSPIM:rx_status_1\[1577] = zero[2]
Removing Lhs of wire \spi_oled:BSPIM:rx_status_0\[1578] = zero[2]
Removing Lhs of wire \spi_oled:Net_273\[1588] = zero[2]
Removing Lhs of wire Net_16004[1627] = zero[2]
Removing Lhs of wire \spi_oled:Net_289\[1628] = zero[2]
Removing Lhs of wire tmpOE__pin_prog_net_0[1631] = tmpOE__pin_led_net_0[1]
Removing Lhs of wire \usb_uart:tmpOE__Dm_net_0\[1639] = tmpOE__pin_led_net_0[1]
Removing Lhs of wire \usb_uart:tmpOE__Dp_net_0\[1646] = tmpOE__pin_led_net_0[1]
Removing Lhs of wire \pwm_snd:PWMUDB:ctrl_enable\[1711] = \pwm_snd:PWMUDB:control_7\[1703]
Removing Lhs of wire \pwm_snd:PWMUDB:hwCapture\[1721] = zero[2]
Removing Lhs of wire \pwm_snd:PWMUDB:hwEnable\[1722] = \pwm_snd:PWMUDB:control_7\[1703]
Removing Lhs of wire \pwm_snd:PWMUDB:trig_out\[1726] = tmpOE__pin_led_net_0[1]
Removing Lhs of wire \pwm_snd:PWMUDB:runmode_enable\\R\[1728] = zero[2]
Removing Lhs of wire Net_16082[1729] = zero[2]
Removing Lhs of wire \pwm_snd:PWMUDB:runmode_enable\\S\[1730] = zero[2]
Removing Lhs of wire \pwm_snd:PWMUDB:final_enable\[1731] = \pwm_snd:PWMUDB:runmode_enable\[1727]
Removing Lhs of wire \pwm_snd:PWMUDB:ltch_kill_reg\\R\[1735] = zero[2]
Removing Lhs of wire \pwm_snd:PWMUDB:ltch_kill_reg\\S\[1736] = zero[2]
Removing Lhs of wire \pwm_snd:PWMUDB:min_kill_reg\\R\[1737] = zero[2]
Removing Lhs of wire \pwm_snd:PWMUDB:min_kill_reg\\S\[1738] = zero[2]
Removing Lhs of wire \pwm_snd:PWMUDB:final_kill\[1741] = tmpOE__pin_led_net_0[1]
Removing Lhs of wire \pwm_snd:PWMUDB:add_vi_vv_MODGEN_5_1\[1745] = \pwm_snd:PWMUDB:MODULE_5:g2:a0:s_1\[1984]
Removing Lhs of wire \pwm_snd:PWMUDB:add_vi_vv_MODGEN_5_0\[1747] = \pwm_snd:PWMUDB:MODULE_5:g2:a0:s_0\[1985]
Removing Lhs of wire \pwm_snd:PWMUDB:dith_count_1\\R\[1748] = zero[2]
Removing Lhs of wire \pwm_snd:PWMUDB:dith_count_1\\S\[1749] = zero[2]
Removing Lhs of wire \pwm_snd:PWMUDB:dith_count_0\\R\[1750] = zero[2]
Removing Lhs of wire \pwm_snd:PWMUDB:dith_count_0\\S\[1751] = zero[2]
Removing Lhs of wire \pwm_snd:PWMUDB:status_6\[1754] = zero[2]
Removing Rhs of wire \pwm_snd:PWMUDB:status_5\[1755] = \pwm_snd:PWMUDB:final_kill_reg\[1769]
Removing Lhs of wire \pwm_snd:PWMUDB:status_4\[1756] = zero[2]
Removing Rhs of wire \pwm_snd:PWMUDB:status_3\[1757] = \pwm_snd:PWMUDB:fifo_full\[1776]
Removing Rhs of wire \pwm_snd:PWMUDB:status_1\[1759] = \pwm_snd:PWMUDB:cmp2_status_reg\[1768]
Removing Rhs of wire \pwm_snd:PWMUDB:status_0\[1760] = \pwm_snd:PWMUDB:cmp1_status_reg\[1767]
Removing Lhs of wire \pwm_snd:PWMUDB:cmp2_status\[1765] = zero[2]
Removing Lhs of wire \pwm_snd:PWMUDB:cmp2\[1766] = zero[2]
Removing Lhs of wire \pwm_snd:PWMUDB:cmp1_status_reg\\R\[1770] = zero[2]
Removing Lhs of wire \pwm_snd:PWMUDB:cmp1_status_reg\\S\[1771] = zero[2]
Removing Lhs of wire \pwm_snd:PWMUDB:cmp2_status_reg\\R\[1772] = zero[2]
Removing Lhs of wire \pwm_snd:PWMUDB:cmp2_status_reg\\S\[1773] = zero[2]
Removing Lhs of wire \pwm_snd:PWMUDB:final_kill_reg\\R\[1774] = zero[2]
Removing Lhs of wire \pwm_snd:PWMUDB:final_kill_reg\\S\[1775] = zero[2]
Removing Lhs of wire \pwm_snd:PWMUDB:cs_addr_2\[1777] = \pwm_snd:PWMUDB:tc_i\[1733]
Removing Lhs of wire \pwm_snd:PWMUDB:cs_addr_1\[1778] = \pwm_snd:PWMUDB:runmode_enable\[1727]
Removing Lhs of wire \pwm_snd:PWMUDB:cs_addr_0\[1779] = zero[2]
Removing Lhs of wire \pwm_snd:PWMUDB:pwm1_i\[1817] = zero[2]
Removing Lhs of wire \pwm_snd:PWMUDB:pwm2_i\[1819] = zero[2]
Removing Rhs of wire \pwm_snd:Net_96\[1822] = \pwm_snd:PWMUDB:pwm_i_reg\[1814]
Removing Lhs of wire \pwm_snd:PWMUDB:pwm_temp\[1825] = \pwm_snd:PWMUDB:cmp1\[1763]
Removing Lhs of wire \pwm_snd:PWMUDB:MODULE_5:g2:a0:a_23\[1866] = zero[2]
Removing Lhs of wire \pwm_snd:PWMUDB:MODULE_5:g2:a0:a_22\[1867] = zero[2]
Removing Lhs of wire \pwm_snd:PWMUDB:MODULE_5:g2:a0:a_21\[1868] = zero[2]
Removing Lhs of wire \pwm_snd:PWMUDB:MODULE_5:g2:a0:a_20\[1869] = zero[2]
Removing Lhs of wire \pwm_snd:PWMUDB:MODULE_5:g2:a0:a_19\[1870] = zero[2]
Removing Lhs of wire \pwm_snd:PWMUDB:MODULE_5:g2:a0:a_18\[1871] = zero[2]
Removing Lhs of wire \pwm_snd:PWMUDB:MODULE_5:g2:a0:a_17\[1872] = zero[2]
Removing Lhs of wire \pwm_snd:PWMUDB:MODULE_5:g2:a0:a_16\[1873] = zero[2]
Removing Lhs of wire \pwm_snd:PWMUDB:MODULE_5:g2:a0:a_15\[1874] = zero[2]
Removing Lhs of wire \pwm_snd:PWMUDB:MODULE_5:g2:a0:a_14\[1875] = zero[2]
Removing Lhs of wire \pwm_snd:PWMUDB:MODULE_5:g2:a0:a_13\[1876] = zero[2]
Removing Lhs of wire \pwm_snd:PWMUDB:MODULE_5:g2:a0:a_12\[1877] = zero[2]
Removing Lhs of wire \pwm_snd:PWMUDB:MODULE_5:g2:a0:a_11\[1878] = zero[2]
Removing Lhs of wire \pwm_snd:PWMUDB:MODULE_5:g2:a0:a_10\[1879] = zero[2]
Removing Lhs of wire \pwm_snd:PWMUDB:MODULE_5:g2:a0:a_9\[1880] = zero[2]
Removing Lhs of wire \pwm_snd:PWMUDB:MODULE_5:g2:a0:a_8\[1881] = zero[2]
Removing Lhs of wire \pwm_snd:PWMUDB:MODULE_5:g2:a0:a_7\[1882] = zero[2]
Removing Lhs of wire \pwm_snd:PWMUDB:MODULE_5:g2:a0:a_6\[1883] = zero[2]
Removing Lhs of wire \pwm_snd:PWMUDB:MODULE_5:g2:a0:a_5\[1884] = zero[2]
Removing Lhs of wire \pwm_snd:PWMUDB:MODULE_5:g2:a0:a_4\[1885] = zero[2]
Removing Lhs of wire \pwm_snd:PWMUDB:MODULE_5:g2:a0:a_3\[1886] = zero[2]
Removing Lhs of wire \pwm_snd:PWMUDB:MODULE_5:g2:a0:a_2\[1887] = zero[2]
Removing Lhs of wire \pwm_snd:PWMUDB:MODULE_5:g2:a0:a_1\[1888] = \pwm_snd:PWMUDB:MODIN5_1\[1889]
Removing Lhs of wire \pwm_snd:PWMUDB:MODIN5_1\[1889] = \pwm_snd:PWMUDB:dith_count_1\[1744]
Removing Lhs of wire \pwm_snd:PWMUDB:MODULE_5:g2:a0:a_0\[1890] = \pwm_snd:PWMUDB:MODIN5_0\[1891]
Removing Lhs of wire \pwm_snd:PWMUDB:MODIN5_0\[1891] = \pwm_snd:PWMUDB:dith_count_0\[1746]
Removing Lhs of wire \pwm_snd:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_0\[2023] = tmpOE__pin_led_net_0[1]
Removing Lhs of wire \pwm_snd:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\[2024] = tmpOE__pin_led_net_0[1]
Removing Rhs of wire Net_16102[2025] = \pwm_snd:Net_96\[1822]
Removing Rhs of wire Net_16126[2032] = \ctrl_snd:control_out_0\[2035]
Removing Rhs of wire Net_16126[2032] = \ctrl_snd:control_0\[2058]
Removing Lhs of wire \ctrl_snd:clk\[2033] = zero[2]
Removing Lhs of wire \ctrl_snd:rst\[2034] = zero[2]
Removing Lhs of wire \HORIZ:PWMUDB:min_kill_reg\\D\[2059] = tmpOE__pin_led_net_0[1]
Removing Lhs of wire \HORIZ:PWMUDB:prevCapture\\D\[2060] = zero[2]
Removing Lhs of wire \HORIZ:PWMUDB:trig_last\\D\[2061] = zero[2]
Removing Lhs of wire \HORIZ:PWMUDB:ltch_kill_reg\\D\[2064] = tmpOE__pin_led_net_0[1]
Removing Lhs of wire \HORIZ:PWMUDB:pwm_i_reg\\D\[2067] = \HORIZ:PWMUDB:pwm_i\[189]
Removing Lhs of wire \HORIZ:PWMUDB:pwm1_i_reg\\D\[2068] = \HORIZ:PWMUDB:pwm1_i\[191]
Removing Lhs of wire \HORIZ:PWMUDB:pwm2_i_reg\\D\[2069] = \HORIZ:PWMUDB:pwm2_i\[193]
Removing Lhs of wire \VERT:PWMUDB:min_kill_reg\\D\[2071] = tmpOE__pin_led_net_0[1]
Removing Lhs of wire \VERT:PWMUDB:prevCapture\\D\[2072] = zero[2]
Removing Lhs of wire \VERT:PWMUDB:trig_last\\D\[2073] = zero[2]
Removing Lhs of wire \VERT:PWMUDB:ltch_kill_reg\\D\[2076] = tmpOE__pin_led_net_0[1]
Removing Lhs of wire \VERT:PWMUDB:pwm_i_reg\\D\[2079] = \VERT:PWMUDB:pwm_i\[556]
Removing Lhs of wire \VERT:PWMUDB:pwm1_i_reg\\D\[2080] = zero[2]
Removing Lhs of wire \VERT:PWMUDB:pwm2_i_reg\\D\[2081] = zero[2]
Removing Lhs of wire \VSYNC:PWMUDB:min_kill_reg\\D\[2083] = tmpOE__pin_led_net_0[1]
Removing Lhs of wire \VSYNC:PWMUDB:prevCapture\\D\[2084] = zero[2]
Removing Lhs of wire \VSYNC:PWMUDB:trig_last\\D\[2085] = Net_923[768]
Removing Lhs of wire \VSYNC:PWMUDB:ltch_kill_reg\\D\[2088] = tmpOE__pin_led_net_0[1]
Removing Lhs of wire \VSYNC:PWMUDB:pwm_i_reg\\D\[2091] = \VSYNC:PWMUDB:pwm_i\[868]
Removing Lhs of wire \VSYNC:PWMUDB:pwm1_i_reg\\D\[2092] = zero[2]
Removing Lhs of wire \VSYNC:PWMUDB:pwm2_i_reg\\D\[2093] = zero[2]
Removing Lhs of wire \HSYNC:PWMUDB:min_kill_reg\\D\[2095] = tmpOE__pin_led_net_0[1]
Removing Lhs of wire \HSYNC:PWMUDB:prevCapture\\D\[2096] = zero[2]
Removing Lhs of wire \HSYNC:PWMUDB:trig_last\\D\[2097] = Net_584[198]
Removing Lhs of wire \HSYNC:PWMUDB:ltch_kill_reg\\D\[2100] = tmpOE__pin_led_net_0[1]
Removing Lhs of wire \HSYNC:PWMUDB:pwm_i_reg\\D\[2103] = \HSYNC:PWMUDB:pwm_i\[1180]
Removing Lhs of wire \HSYNC:PWMUDB:pwm1_i_reg\\D\[2104] = zero[2]
Removing Lhs of wire \HSYNC:PWMUDB:pwm2_i_reg\\D\[2105] = zero[2]
Removing Lhs of wire cydff_1D[2107] = Net_69[1403]
Removing Lhs of wire \spi_oled:BSPIM:so_send_reg\\D\[2110] = zero[2]
Removing Lhs of wire \spi_oled:BSPIM:mosi_pre_reg\\D\[2115] = zero[2]
Removing Lhs of wire \spi_oled:BSPIM:dpcounter_one_reg\\D\[2117] = \spi_oled:BSPIM:load_rx_data\[1533]
Removing Lhs of wire \spi_oled:BSPIM:mosi_from_dp_reg\\D\[2118] = \spi_oled:BSPIM:mosi_from_dp\[1547]
Removing Lhs of wire \pwm_snd:PWMUDB:min_kill_reg\\D\[2121] = tmpOE__pin_led_net_0[1]
Removing Lhs of wire \pwm_snd:PWMUDB:prevCapture\\D\[2122] = zero[2]
Removing Lhs of wire \pwm_snd:PWMUDB:trig_last\\D\[2123] = zero[2]
Removing Lhs of wire \pwm_snd:PWMUDB:ltch_kill_reg\\D\[2126] = tmpOE__pin_led_net_0[1]
Removing Lhs of wire \pwm_snd:PWMUDB:prevCompare1\\D\[2129] = \pwm_snd:PWMUDB:cmp1\[1763]
Removing Lhs of wire \pwm_snd:PWMUDB:cmp1_status_reg\\D\[2130] = \pwm_snd:PWMUDB:cmp1_status\[1764]
Removing Lhs of wire \pwm_snd:PWMUDB:cmp2_status_reg\\D\[2131] = zero[2]
Removing Lhs of wire \pwm_snd:PWMUDB:pwm_i_reg\\D\[2133] = \pwm_snd:PWMUDB:pwm_i\[1815]
Removing Lhs of wire \pwm_snd:PWMUDB:pwm1_i_reg\\D\[2134] = zero[2]
Removing Lhs of wire \pwm_snd:PWMUDB:pwm2_i_reg\\D\[2135] = zero[2]
Removing Lhs of wire \pwm_snd:PWMUDB:tc_i_reg\\D\[2136] = \pwm_snd:PWMUDB:status_2\[1758]

------------------------------------------------------
Aliased 0 equations, 389 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__pin_led_net_0' (cost = 0):
tmpOE__pin_led_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:compare1\' (cost = 2):
\HORIZ:PWMUDB:compare1\ <= (\HORIZ:PWMUDB:cmp1_less\
	OR \HORIZ:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:cmp1\' (cost = 2):
\HORIZ:PWMUDB:cmp1\ <= (\HORIZ:PWMUDB:cmp1_less\
	OR \HORIZ:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:cmp2\' (cost = 0):
\HORIZ:PWMUDB:cmp2\ <= (\HORIZ:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\HORIZ:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\HORIZ:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \HORIZ:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\HORIZ:PWMUDB:dith_count_1\ and \HORIZ:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for 'Net_1515' (cost = 1):
Net_1515 <= (Net_923
	OR Net_584);

Note:  Expanding virtual equation for '\VERT:PWMUDB:pwm_temp\' (cost = 0):
\VERT:PWMUDB:pwm_temp\ <= (\VERT:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\VERT:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\VERT:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \VERT:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\VERT:PWMUDB:dith_count_1\ and \VERT:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:trig_rise\' (cost = 1):
\VSYNC:PWMUDB:trig_rise\ <= ((not \VSYNC:PWMUDB:trig_last\ and Net_923));

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:pwm_temp\' (cost = 0):
\VSYNC:PWMUDB:pwm_temp\ <= (\VSYNC:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\VSYNC:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:s_0\' (cost = 0):
\VSYNC:PWMUDB:MODULE_3:g2:a0:s_0\ <= (not \VSYNC:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\VSYNC:PWMUDB:dith_count_1\ and \VSYNC:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:trig_rise\' (cost = 1):
\HSYNC:PWMUDB:trig_rise\ <= ((not \HSYNC:PWMUDB:trig_last\ and Net_584));

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:pwm_temp\' (cost = 0):
\HSYNC:PWMUDB:pwm_temp\ <= (\HSYNC:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\HSYNC:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:s_0\' (cost = 0):
\HSYNC:PWMUDB:MODULE_4:g2:a0:s_0\ <= (not \HSYNC:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\HSYNC:PWMUDB:dith_count_1\ and \HSYNC:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\spi_oled:BSPIM:load_rx_data\' (cost = 1):
\spi_oled:BSPIM:load_rx_data\ <= ((not \spi_oled:BSPIM:count_4\ and not \spi_oled:BSPIM:count_3\ and not \spi_oled:BSPIM:count_2\ and not \spi_oled:BSPIM:count_1\ and \spi_oled:BSPIM:count_0\));

Note:  Expanding virtual equation for '\pwm_snd:PWMUDB:compare1\' (cost = 2):
\pwm_snd:PWMUDB:compare1\ <= (\pwm_snd:PWMUDB:cmp1_less\
	OR \pwm_snd:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\pwm_snd:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\pwm_snd:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\pwm_snd:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\pwm_snd:PWMUDB:MODULE_5:g2:a0:s_0\' (cost = 0):
\pwm_snd:PWMUDB:MODULE_5:g2:a0:s_0\ <= (not \pwm_snd:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\pwm_snd:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\pwm_snd:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwm_snd:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\pwm_snd:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwm_snd:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\pwm_snd:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\pwm_snd:PWMUDB:dith_count_1\ and \pwm_snd:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\HORIZ:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \HORIZ:PWMUDB:dith_count_0\ and \HORIZ:PWMUDB:dith_count_1\)
	OR (not \HORIZ:PWMUDB:dith_count_1\ and \HORIZ:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\VERT:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \VERT:PWMUDB:dith_count_0\ and \VERT:PWMUDB:dith_count_1\)
	OR (not \VERT:PWMUDB:dith_count_1\ and \VERT:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:s_1\' (cost = 2):
\VSYNC:PWMUDB:MODULE_3:g2:a0:s_1\ <= ((not \VSYNC:PWMUDB:dith_count_0\ and \VSYNC:PWMUDB:dith_count_1\)
	OR (not \VSYNC:PWMUDB:dith_count_1\ and \VSYNC:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:s_1\' (cost = 2):
\HSYNC:PWMUDB:MODULE_4:g2:a0:s_1\ <= ((not \HSYNC:PWMUDB:dith_count_0\ and \HSYNC:PWMUDB:dith_count_1\)
	OR (not \HSYNC:PWMUDB:dith_count_1\ and \HSYNC:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwm_snd:PWMUDB:cmp1\' (cost = 4):
\pwm_snd:PWMUDB:cmp1\ <= (\pwm_snd:PWMUDB:cmp1_less\
	OR \pwm_snd:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\pwm_snd:PWMUDB:MODULE_5:g2:a0:s_1\' (cost = 2):
\pwm_snd:PWMUDB:MODULE_5:g2:a0:s_1\ <= ((not \pwm_snd:PWMUDB:dith_count_0\ and \pwm_snd:PWMUDB:dith_count_1\)
	OR (not \pwm_snd:PWMUDB:dith_count_1\ and \pwm_snd:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\pwm_snd:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\pwm_snd:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwm_snd:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\pwm_snd:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwm_snd:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\pwm_snd:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwm_snd:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\pwm_snd:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwm_snd:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\pwm_snd:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwm_snd:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\pwm_snd:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwm_snd:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\pwm_snd:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwm_snd:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\pwm_snd:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwm_snd:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\pwm_snd:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwm_snd:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\pwm_snd:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwm_snd:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\pwm_snd:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwm_snd:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\pwm_snd:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwm_snd:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\pwm_snd:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwm_snd:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\pwm_snd:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwm_snd:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\pwm_snd:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwm_snd:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\pwm_snd:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwm_snd:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\pwm_snd:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 129 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \HORIZ:PWMUDB:final_capture\ to zero
Aliasing \HORIZ:PWMUDB:pwm_i\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \VERT:PWMUDB:final_capture\ to zero
Aliasing \VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \VSYNC:PWMUDB:final_capture\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \HSYNC:PWMUDB:final_capture\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \pwm_snd:PWMUDB:final_capture\ to zero
Aliasing \pwm_snd:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \pwm_snd:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \pwm_snd:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \pwm_snd:PWMUDB:final_kill_reg\\D\ to zero
Removing Rhs of wire \random:enable_final\[10] = \random:control_0\[22]
Removing Lhs of wire \HORIZ:PWMUDB:final_capture\[154] = zero[2]
Removing Lhs of wire \HORIZ:PWMUDB:pwm_i\[189] = zero[2]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[370] = zero[2]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[380] = zero[2]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[390] = zero[2]
Removing Lhs of wire \VERT:PWMUDB:final_capture\[473] = zero[2]
Removing Lhs of wire \VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[737] = zero[2]
Removing Lhs of wire \VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[747] = zero[2]
Removing Lhs of wire \VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[757] = zero[2]
Removing Lhs of wire \VSYNC:PWMUDB:final_capture\[833] = zero[2]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\[1049] = zero[2]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\[1059] = zero[2]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\[1069] = zero[2]
Removing Lhs of wire \HSYNC:PWMUDB:final_capture\[1145] = zero[2]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\[1361] = zero[2]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\[1371] = zero[2]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\[1381] = zero[2]
Removing Lhs of wire \pwm_snd:PWMUDB:final_capture\[1781] = zero[2]
Removing Lhs of wire \pwm_snd:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\[1994] = zero[2]
Removing Lhs of wire \pwm_snd:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\[2004] = zero[2]
Removing Lhs of wire \pwm_snd:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\[2014] = zero[2]
Removing Lhs of wire \HORIZ:PWMUDB:runmode_enable\\D\[2062] = \HORIZ:PWMUDB:control_7\[101]
Removing Lhs of wire \VERT:PWMUDB:runmode_enable\\D\[2074] = \VERT:PWMUDB:control_7\[420]
Removing Lhs of wire \pwm_snd:PWMUDB:runmode_enable\\D\[2124] = \pwm_snd:PWMUDB:control_7\[1703]
Removing Lhs of wire \pwm_snd:PWMUDB:final_kill_reg\\D\[2132] = zero[2]

------------------------------------------------------
Aliased 0 equations, 26 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\info\Desktop\Spring 2019 Classes\6.115\6.115-final\PSoCCreator\Final Project\FinalEmulator.cydsn\FinalEmulator.cyprj" -dcpsoc3 FinalEmulator.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.186ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Wednesday, 08 May 2019 22:25:23
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\info\Desktop\Spring 2019 Classes\6.115\6.115-final\PSoCCreator\Final Project\FinalEmulator.cydsn\FinalEmulator.cyprj -d CY8C5888LTI-LP097 FinalEmulator.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.023ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \pwm_snd:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \pwm_snd:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \pwm_snd:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \HORIZ:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \HORIZ:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \HORIZ:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \VERT:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \VERT:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \VERT:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \VERT:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \VSYNC:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \VSYNC:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \VSYNC:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \HSYNC:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \HSYNC:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \HSYNC:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \spi_oled:BSPIM:so_send_reg\ from registered to combinatorial
    Converted constant MacroCell: \spi_oled:BSPIM:mosi_pre_reg\ from registered to combinatorial
    Converted constant MacroCell: \pwm_snd:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \pwm_snd:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \pwm_snd:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \pwm_snd:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \pwm_snd:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \pwm_snd:PWMUDB:pwm2_i_reg\ from registered to combinatorial
Assigning clock clk_prng to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'VGA_CLK'. Fanout=3, Signal=Net_1241
    Digital Clock 1: Automatic-assigning  clock 'spi_oled_IntClock'. Fanout=1, Signal=\spi_oled:Net_276\
    Digital Clock 2: Automatic-assigning  clock 'clk_timer'. Fanout=1, Signal=Net_16044
    Digital Clock 3: Automatic-assigning  clock 'clk_snd'. Fanout=1, Signal=Net_16083
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \random:genblk2:Sync1\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: \random:ClkSp:CtrlReg\:controlcell.control_0 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: \random:ClkSp:CtrlReg\:controlcell.control_0
    UDB Clk/Enable \random:genblk2:Sync2\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \HORIZ:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: VGA_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: VGA_CLK, EnableOut: Constant 1
    UDB Clk/Enable \VERT:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Net_1700:macrocell.q was determined to be a routed clock that is synchronous to VGA_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: VGA_CLK, EnableOut: Net_1700:macrocell.q
    UDB Clk/Enable \VSYNC:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Net_1700:macrocell.q was determined to be a routed clock that is synchronous to VGA_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: VGA_CLK, EnableOut: Net_1700:macrocell.q
    UDB Clk/Enable \HSYNC:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: VGA_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: VGA_CLK, EnableOut: Constant 1
    UDB Clk/Enable \spi_oled:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: spi_oled_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: spi_oled_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \pwm_snd:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: clk_snd was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: clk_snd, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = pin_led(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => pin_led(0)__PA ,
            pad => pin_led(0)_PAD );
        Properties:
        {
        }

    Pin : Name = pin_snd_ext(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => pin_snd_ext(0)__PA ,
            pin_input => Net_16120 ,
            pad => pin_snd_ext(0)_PAD );
        Properties:
        {
        }

    Pin : Name = VGA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VGA(0)__PA ,
            pin_input => Net_5860 ,
            pad => VGA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = HSYNC_OUT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HSYNC_OUT(0)__PA ,
            pin_input => Net_1731 ,
            pad => HSYNC_OUT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = VSYNC_OUT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VSYNC_OUT(0)__PA ,
            pin_input => Net_1730 ,
            pad => VSYNC_OUT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Row_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Row_1(0)__PA ,
            pad => Row_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Row_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Row_4(0)__PA ,
            pad => Row_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Row_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Row_2(0)__PA ,
            pad => Row_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Row_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Row_3(0)__PA ,
            pad => Row_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Col_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Col_1(0)__PA ,
            pad => Col_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Col_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Col_2(0)__PA ,
            pad => Col_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Col_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Col_3(0)__PA ,
            pad => Col_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Col_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Col_4(0)__PA ,
            pad => Col_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = pin_oled_mosi(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => pin_oled_mosi(0)__PA ,
            pin_input => Net_16001 ,
            pad => pin_oled_mosi(0)_PAD );
        Properties:
        {
        }

    Pin : Name = pin_oled_clk(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => pin_oled_clk(0)__PA ,
            pin_input => Net_16002 ,
            pad => pin_oled_clk(0)_PAD );
        Properties:
        {
        }

    Pin : Name = pin_oled_cs(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => pin_oled_cs(0)__PA ,
            pin_input => Net_16003 ,
            pad => pin_oled_cs(0)_PAD );
        Properties:
        {
        }

    Pin : Name = pin_oled_dc(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => pin_oled_dc(0)__PA ,
            pad => pin_oled_dc(0)_PAD );
        Properties:
        {
        }

    Pin : Name = pin_oled_rst(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => pin_oled_rst(0)__PA ,
            pad => pin_oled_rst(0)_PAD );
        Properties:
        {
        }

    Pin : Name = pin_prog(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => pin_prog(0)__PA ,
            pad => pin_prog(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \usb_uart:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \usb_uart:Dm(0)\__PA ,
            analog_term => \usb_uart:Net_597\ ,
            pad => \usb_uart:Dm(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \usb_uart:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \usb_uart:Dp(0)\__PA ,
            analog_term => \usb_uart:Net_1000\ ,
            pad => \usb_uart:Dp(0)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_5860, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_584 * !Net_923 * cydff_1
        );
        Output = Net_5860 (fanout=1)

    MacroCell: Name=\spi_oled:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\spi_oled:BSPIM:count_4\ * !\spi_oled:BSPIM:count_3\ * 
              !\spi_oled:BSPIM:count_2\ * !\spi_oled:BSPIM:count_1\ * 
              \spi_oled:BSPIM:count_0\
        );
        Output = \spi_oled:BSPIM:load_rx_data\ (fanout=2)

    MacroCell: Name=\spi_oled:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \spi_oled:BSPIM:state_2\ * !\spi_oled:BSPIM:state_1\ * 
              \spi_oled:BSPIM:state_0\
        );
        Output = \spi_oled:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\spi_oled:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\spi_oled:BSPIM:state_2\ * !\spi_oled:BSPIM:state_1\ * 
              !\spi_oled:BSPIM:state_0\
        );
        Output = \spi_oled:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=\spi_oled:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\spi_oled:BSPIM:count_4\ * !\spi_oled:BSPIM:count_3\ * 
              !\spi_oled:BSPIM:count_2\ * !\spi_oled:BSPIM:count_1\ * 
              \spi_oled:BSPIM:count_0\ * \spi_oled:BSPIM:rx_status_4\
        );
        Output = \spi_oled:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=\pwm_snd:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pwm_snd:PWMUDB:runmode_enable\ * \pwm_snd:PWMUDB:tc_i\
        );
        Output = \pwm_snd:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=Net_16120, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_16102 * Net_16126
        );
        Output = Net_16120 (fanout=1)

    MacroCell: Name=\HORIZ:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \HORIZ:PWMUDB:control_7\
        );
        Output = \HORIZ:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=Net_1700, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \HORIZ:PWMUDB:runmode_enable\ * \HORIZ:PWMUDB:cmp1_eq\
            + \HORIZ:PWMUDB:runmode_enable\ * \HORIZ:PWMUDB:cmp1_less\
        );
        Output = Net_1700 (fanout=11)

    MacroCell: Name=Net_584, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \HORIZ:PWMUDB:runmode_enable\ * \HORIZ:PWMUDB:cmp2_less\
        );
        Output = Net_584 (fanout=3)

    MacroCell: Name=\VERT:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: PosEdge(Net_1700)
        Main Equation            : 1 pterm
        (
              \VERT:PWMUDB:control_7\
        );
        Output = \VERT:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=Net_923, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: PosEdge(Net_1700)
        Main Equation            : 1 pterm
        (
              \VERT:PWMUDB:runmode_enable\ * \VERT:PWMUDB:cmp1_less\
        );
        Output = Net_923 (fanout=3)

    MacroCell: Name=\VSYNC:PWMUDB:trig_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: PosEdge(Net_1700)
        Main Equation            : 1 pterm
        (
              Net_923
        );
        Output = \VSYNC:PWMUDB:trig_last\ (fanout=1)

    MacroCell: Name=\VSYNC:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: PosEdge(Net_1700)
        Main Equation            : 2 pterms
        (
              Net_923 * \VSYNC:PWMUDB:control_7\ * !\VSYNC:PWMUDB:trig_last\
            + \VSYNC:PWMUDB:control_7\ * \VSYNC:PWMUDB:runmode_enable\ * 
              !\VSYNC:PWMUDB:tc_i\
        );
        Output = \VSYNC:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=Net_1730, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: PosEdge(Net_1700)
        Main Equation            : 1 pterm
        (
              \VSYNC:PWMUDB:runmode_enable\ * \VSYNC:PWMUDB:cmp1_eq\
        );
        Output = Net_1730 (fanout=1)

    MacroCell: Name=\HSYNC:PWMUDB:trig_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_584
        );
        Output = \HSYNC:PWMUDB:trig_last\ (fanout=1)

    MacroCell: Name=\HSYNC:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_584 * \HSYNC:PWMUDB:control_7\ * !\HSYNC:PWMUDB:trig_last\
            + \HSYNC:PWMUDB:control_7\ * \HSYNC:PWMUDB:runmode_enable\ * 
              !\HSYNC:PWMUDB:tc_i\
        );
        Output = \HSYNC:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=Net_1731, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \HSYNC:PWMUDB:runmode_enable\ * \HSYNC:PWMUDB:cmp1_eq\
        );
        Output = Net_1731 (fanout=1)

    MacroCell: Name=cydff_1, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_69
        );
        Output = cydff_1 (fanout=1)

    MacroCell: Name=Net_16002, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\spi_oled:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_16002 * \spi_oled:BSPIM:state_1\ * \spi_oled:BSPIM:state_0\
            + !\spi_oled:BSPIM:state_2\ * \spi_oled:BSPIM:state_1\ * 
              \spi_oled:BSPIM:state_0\
        );
        Output = Net_16002 (fanout=2)

    MacroCell: Name=Net_16003, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\spi_oled:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !Net_16003 * !\spi_oled:BSPIM:state_2\ * 
              \spi_oled:BSPIM:state_1\
            + !Net_16003 * \spi_oled:BSPIM:state_2\ * 
              !\spi_oled:BSPIM:state_1\ * !\spi_oled:BSPIM:state_0\
            + !Net_16003 * \spi_oled:BSPIM:state_1\ * 
              \spi_oled:BSPIM:state_0\
            + !\spi_oled:BSPIM:state_2\ * !\spi_oled:BSPIM:state_1\ * 
              \spi_oled:BSPIM:state_0\
        );
        Output = Net_16003 (fanout=2)

    MacroCell: Name=Net_16001, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\spi_oled:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_16001 * !\spi_oled:BSPIM:state_2\ * 
              \spi_oled:BSPIM:state_0\
            + !\spi_oled:BSPIM:state_2\ * !\spi_oled:BSPIM:state_1\ * 
              !\spi_oled:BSPIM:state_0\
            + !\spi_oled:BSPIM:state_2\ * !\spi_oled:BSPIM:state_0\ * 
              !\spi_oled:BSPIM:count_4\ * !\spi_oled:BSPIM:count_3\ * 
              !\spi_oled:BSPIM:count_2\ * \spi_oled:BSPIM:count_1\ * 
              !\spi_oled:BSPIM:count_0\ * !\spi_oled:BSPIM:ld_ident\
            + \spi_oled:BSPIM:state_2\ * !\spi_oled:BSPIM:state_1\ * 
              \spi_oled:BSPIM:state_0\
            + \spi_oled:BSPIM:state_2\ * \spi_oled:BSPIM:state_1\ * 
              !\spi_oled:BSPIM:state_0\
            + \spi_oled:BSPIM:state_2\ * !\spi_oled:BSPIM:mosi_from_dp\
            + !\spi_oled:BSPIM:state_0\ * !\spi_oled:BSPIM:mosi_from_dp\
        );
        Output = Net_16001 (fanout=2)

    MacroCell: Name=\spi_oled:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\spi_oled:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\spi_oled:BSPIM:state_2\ * !\spi_oled:BSPIM:state_1\ * 
              \spi_oled:BSPIM:state_0\
            + !\spi_oled:BSPIM:state_2\ * \spi_oled:BSPIM:state_1\ * 
              !\spi_oled:BSPIM:state_0\ * !\spi_oled:BSPIM:count_4\ * 
              !\spi_oled:BSPIM:count_3\ * !\spi_oled:BSPIM:count_2\ * 
              \spi_oled:BSPIM:count_1\ * !\spi_oled:BSPIM:count_0\ * 
              !\spi_oled:BSPIM:ld_ident\
            + !\spi_oled:BSPIM:state_2\ * \spi_oled:BSPIM:state_0\ * 
              !\spi_oled:BSPIM:count_4\ * !\spi_oled:BSPIM:count_3\ * 
              \spi_oled:BSPIM:count_2\ * !\spi_oled:BSPIM:count_1\ * 
              \spi_oled:BSPIM:count_0\ * !\spi_oled:BSPIM:tx_status_1\
        );
        Output = \spi_oled:BSPIM:state_2\ (fanout=12)

    MacroCell: Name=\spi_oled:BSPIM:state_1\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\spi_oled:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\spi_oled:BSPIM:state_2\ * !\spi_oled:BSPIM:state_1\ * 
              \spi_oled:BSPIM:state_0\
            + !\spi_oled:BSPIM:state_2\ * \spi_oled:BSPIM:state_0\ * 
              !\spi_oled:BSPIM:count_4\ * !\spi_oled:BSPIM:count_3\ * 
              \spi_oled:BSPIM:count_2\ * !\spi_oled:BSPIM:count_1\ * 
              \spi_oled:BSPIM:count_0\ * !\spi_oled:BSPIM:tx_status_1\
            + \spi_oled:BSPIM:state_2\ * !\spi_oled:BSPIM:state_0\
            + \spi_oled:BSPIM:state_1\ * !\spi_oled:BSPIM:state_0\ * 
              !\spi_oled:BSPIM:count_4\ * !\spi_oled:BSPIM:count_3\ * 
              !\spi_oled:BSPIM:count_2\ * \spi_oled:BSPIM:count_1\ * 
              !\spi_oled:BSPIM:count_0\ * !\spi_oled:BSPIM:ld_ident\
        );
        Output = \spi_oled:BSPIM:state_1\ (fanout=12)

    MacroCell: Name=\spi_oled:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\spi_oled:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\spi_oled:BSPIM:state_2\ * \spi_oled:BSPIM:state_1\
            + \spi_oled:BSPIM:state_2\ * !\spi_oled:BSPIM:state_1\
            + !\spi_oled:BSPIM:state_1\ * !\spi_oled:BSPIM:state_0\ * 
              !\spi_oled:BSPIM:tx_status_1\
        );
        Output = \spi_oled:BSPIM:state_0\ (fanout=12)

    MacroCell: Name=\spi_oled:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\spi_oled:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\spi_oled:BSPIM:state_2\ * !\spi_oled:BSPIM:count_4\ * 
              !\spi_oled:BSPIM:count_3\ * !\spi_oled:BSPIM:count_2\ * 
              !\spi_oled:BSPIM:count_1\ * !\spi_oled:BSPIM:count_0\ * 
              \spi_oled:BSPIM:load_cond\
            + \spi_oled:BSPIM:state_2\ * !\spi_oled:BSPIM:state_1\ * 
              !\spi_oled:BSPIM:state_0\ * !\spi_oled:BSPIM:load_cond\
            + \spi_oled:BSPIM:state_1\ * !\spi_oled:BSPIM:count_4\ * 
              !\spi_oled:BSPIM:count_3\ * !\spi_oled:BSPIM:count_2\ * 
              !\spi_oled:BSPIM:count_1\ * !\spi_oled:BSPIM:count_0\ * 
              \spi_oled:BSPIM:load_cond\
            + \spi_oled:BSPIM:state_0\ * !\spi_oled:BSPIM:count_4\ * 
              !\spi_oled:BSPIM:count_3\ * !\spi_oled:BSPIM:count_2\ * 
              !\spi_oled:BSPIM:count_1\ * !\spi_oled:BSPIM:count_0\ * 
              \spi_oled:BSPIM:load_cond\
        );
        Output = \spi_oled:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\spi_oled:BSPIM:ld_ident\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\spi_oled:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \spi_oled:BSPIM:state_2\ * !\spi_oled:BSPIM:state_1\ * 
              !\spi_oled:BSPIM:state_0\ * !\spi_oled:BSPIM:ld_ident\
            + \spi_oled:BSPIM:state_2\ * \spi_oled:BSPIM:state_1\ * 
              !\spi_oled:BSPIM:state_0\ * \spi_oled:BSPIM:ld_ident\
            + \spi_oled:BSPIM:state_1\ * !\spi_oled:BSPIM:state_0\ * 
              !\spi_oled:BSPIM:count_4\ * !\spi_oled:BSPIM:count_3\ * 
              !\spi_oled:BSPIM:count_2\ * \spi_oled:BSPIM:count_1\ * 
              !\spi_oled:BSPIM:count_0\ * \spi_oled:BSPIM:ld_ident\
        );
        Output = \spi_oled:BSPIM:ld_ident\ (fanout=4)

    MacroCell: Name=\spi_oled:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\spi_oled:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\spi_oled:BSPIM:state_2\ * !\spi_oled:BSPIM:state_1\ * 
              !\spi_oled:BSPIM:state_0\ * \spi_oled:BSPIM:cnt_enable\
            + !\spi_oled:BSPIM:state_2\ * \spi_oled:BSPIM:state_1\ * 
              \spi_oled:BSPIM:state_0\ * !\spi_oled:BSPIM:cnt_enable\
            + \spi_oled:BSPIM:state_2\ * !\spi_oled:BSPIM:state_1\ * 
              \spi_oled:BSPIM:state_0\ * \spi_oled:BSPIM:cnt_enable\
            + \spi_oled:BSPIM:state_2\ * \spi_oled:BSPIM:state_1\ * 
              !\spi_oled:BSPIM:state_0\ * \spi_oled:BSPIM:cnt_enable\
        );
        Output = \spi_oled:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=\pwm_snd:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16083) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pwm_snd:PWMUDB:control_7\
        );
        Output = \pwm_snd:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\pwm_snd:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16083) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\pwm_snd:PWMUDB:cmp1_eq\ * !\pwm_snd:PWMUDB:cmp1_less\
        );
        Output = \pwm_snd:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\pwm_snd:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_16083) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\pwm_snd:PWMUDB:prevCompare1\ * \pwm_snd:PWMUDB:cmp1_eq\
            + !\pwm_snd:PWMUDB:prevCompare1\ * \pwm_snd:PWMUDB:cmp1_less\
        );
        Output = \pwm_snd:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_16102, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_16083) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \pwm_snd:PWMUDB:runmode_enable\ * \pwm_snd:PWMUDB:cmp1_eq\
            + \pwm_snd:PWMUDB:runmode_enable\ * \pwm_snd:PWMUDB:cmp1_less\
        );
        Output = Net_16102 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\random:sC8:PRSdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_0 => \random:enable_final\ ,
            clk_en => \random:enable_final\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000000000000001000000000111100000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\random:enable_final\)

    datapathcell: Name =\HORIZ:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_1241 ,
            cs_addr_2 => \HORIZ:PWMUDB:tc_i\ ,
            cs_addr_1 => \HORIZ:PWMUDB:runmode_enable\ ,
            ce0_comb => \HORIZ:PWMUDB:cmp1_eq\ ,
            cl0_comb => \HORIZ:PWMUDB:cmp1_less\ ,
            z0_comb => \HORIZ:PWMUDB:tc_i\ ,
            cl1_comb => \HORIZ:PWMUDB:cmp2_less\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\VERT:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_1241 ,
            cs_addr_2 => \VERT:PWMUDB:tc_i\ ,
            cs_addr_1 => \VERT:PWMUDB:runmode_enable\ ,
            chain_out => \VERT:PWMUDB:sP16:pwmdp:carry\ ,
            clk_en => Net_1700 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_1700)
        Next in chain : \VERT:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\VERT:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_1241 ,
            cs_addr_2 => \VERT:PWMUDB:tc_i\ ,
            cs_addr_1 => \VERT:PWMUDB:runmode_enable\ ,
            cl0_comb => \VERT:PWMUDB:cmp1_less\ ,
            z0_comb => \VERT:PWMUDB:tc_i\ ,
            chain_in => \VERT:PWMUDB:sP16:pwmdp:carry\ ,
            clk_en => Net_1700 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_1700)
        Previous in chain : \VERT:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\VSYNC:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_1241 ,
            cs_addr_2 => \VSYNC:PWMUDB:tc_i\ ,
            cs_addr_1 => \VSYNC:PWMUDB:runmode_enable\ ,
            ce0_comb => \VSYNC:PWMUDB:cmp1_eq\ ,
            z0_comb => \VSYNC:PWMUDB:tc_i\ ,
            clk_en => Net_1700 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_1700)

    datapathcell: Name =\HSYNC:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_1241 ,
            cs_addr_2 => \HSYNC:PWMUDB:tc_i\ ,
            cs_addr_1 => \HSYNC:PWMUDB:runmode_enable\ ,
            ce0_comb => \HSYNC:PWMUDB:cmp1_eq\ ,
            z0_comb => \HSYNC:PWMUDB:tc_i\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\spi_oled:BSPIM:sR8:Dp:u0\
        PORT MAP (
            clock => \spi_oled:Net_276\ ,
            cs_addr_2 => \spi_oled:BSPIM:state_2\ ,
            cs_addr_1 => \spi_oled:BSPIM:state_1\ ,
            cs_addr_0 => \spi_oled:BSPIM:state_0\ ,
            f1_load => \spi_oled:BSPIM:load_rx_data\ ,
            so_comb => \spi_oled:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \spi_oled:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \spi_oled:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \spi_oled:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \spi_oled:BSPIM:rx_status_4\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\pwm_snd:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_16083 ,
            cs_addr_2 => \pwm_snd:PWMUDB:tc_i\ ,
            cs_addr_1 => \pwm_snd:PWMUDB:runmode_enable\ ,
            ce0_comb => \pwm_snd:PWMUDB:cmp1_eq\ ,
            cl0_comb => \pwm_snd:PWMUDB:cmp1_less\ ,
            z0_comb => \pwm_snd:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \pwm_snd:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\spi_oled:BSPIM:TxStsReg\
        PORT MAP (
            clock => \spi_oled:Net_276\ ,
            status_4 => \spi_oled:BSPIM:tx_status_4\ ,
            status_3 => \spi_oled:BSPIM:load_rx_data\ ,
            status_2 => \spi_oled:BSPIM:tx_status_2\ ,
            status_1 => \spi_oled:BSPIM:tx_status_1\ ,
            status_0 => \spi_oled:BSPIM:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\spi_oled:BSPIM:RxStsReg\
        PORT MAP (
            clock => \spi_oled:Net_276\ ,
            status_6 => \spi_oled:BSPIM:rx_status_6\ ,
            status_5 => \spi_oled:BSPIM:rx_status_5\ ,
            status_4 => \spi_oled:BSPIM:rx_status_4\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\pwm_snd:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_16083 ,
            status_3 => \pwm_snd:PWMUDB:status_3\ ,
            status_2 => \pwm_snd:PWMUDB:status_2\ ,
            status_0 => \pwm_snd:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\random:ClkSp:CtrlReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \random:control_7\ ,
            control_6 => \random:control_6\ ,
            control_5 => \random:control_5\ ,
            control_4 => \random:control_4\ ,
            control_3 => \random:control_3\ ,
            control_2 => \random:control_2\ ,
            control_1 => \random:control_1\ ,
            control_0 => \random:enable_final\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000110"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\HORIZ:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_1241 ,
            control_7 => \HORIZ:PWMUDB:control_7\ ,
            control_6 => \HORIZ:PWMUDB:control_6\ ,
            control_5 => \HORIZ:PWMUDB:control_5\ ,
            control_4 => \HORIZ:PWMUDB:control_4\ ,
            control_3 => \HORIZ:PWMUDB:control_3\ ,
            control_2 => \HORIZ:PWMUDB:control_2\ ,
            control_1 => \HORIZ:PWMUDB:control_1\ ,
            control_0 => \HORIZ:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\VERT:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_1241 ,
            control_7 => \VERT:PWMUDB:control_7\ ,
            control_6 => \VERT:PWMUDB:control_6\ ,
            control_5 => \VERT:PWMUDB:control_5\ ,
            control_4 => \VERT:PWMUDB:control_4\ ,
            control_3 => \VERT:PWMUDB:control_3\ ,
            control_2 => \VERT:PWMUDB:control_2\ ,
            control_1 => \VERT:PWMUDB:control_1\ ,
            control_0 => \VERT:PWMUDB:control_0\ ,
            clk_en => Net_1700 );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_1700)

    controlcell: Name =\VSYNC:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_1241 ,
            control_7 => \VSYNC:PWMUDB:control_7\ ,
            control_6 => \VSYNC:PWMUDB:control_6\ ,
            control_5 => \VSYNC:PWMUDB:control_5\ ,
            control_4 => \VSYNC:PWMUDB:control_4\ ,
            control_3 => \VSYNC:PWMUDB:control_3\ ,
            control_2 => \VSYNC:PWMUDB:control_2\ ,
            control_1 => \VSYNC:PWMUDB:control_1\ ,
            control_0 => \VSYNC:PWMUDB:control_0\ ,
            clk_en => Net_1700 );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_1700)

    controlcell: Name =\HSYNC:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_1241 ,
            control_7 => \HSYNC:PWMUDB:control_7\ ,
            control_6 => \HSYNC:PWMUDB:control_6\ ,
            control_5 => \HSYNC:PWMUDB:control_5\ ,
            control_4 => \HSYNC:PWMUDB:control_4\ ,
            control_3 => \HSYNC:PWMUDB:control_3\ ,
            control_2 => \HSYNC:PWMUDB:control_2\ ,
            control_1 => \HSYNC:PWMUDB:control_1\ ,
            control_0 => \HSYNC:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PIXEL:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \PIXEL:control_7\ ,
            control_6 => \PIXEL:control_6\ ,
            control_5 => \PIXEL:control_5\ ,
            control_4 => \PIXEL:control_4\ ,
            control_3 => \PIXEL:control_3\ ,
            control_2 => \PIXEL:control_2\ ,
            control_1 => \PIXEL:control_1\ ,
            control_0 => Net_69 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\pwm_snd:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_16083 ,
            control_7 => \pwm_snd:PWMUDB:control_7\ ,
            control_6 => \pwm_snd:PWMUDB:control_6\ ,
            control_5 => \pwm_snd:PWMUDB:control_5\ ,
            control_4 => \pwm_snd:PWMUDB:control_4\ ,
            control_3 => \pwm_snd:PWMUDB:control_3\ ,
            control_2 => \pwm_snd:PWMUDB:control_2\ ,
            control_1 => \pwm_snd:PWMUDB:control_1\ ,
            control_0 => \pwm_snd:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\ctrl_snd:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \ctrl_snd:control_7\ ,
            control_6 => \ctrl_snd:control_6\ ,
            control_5 => \ctrl_snd:control_5\ ,
            control_4 => \ctrl_snd:control_4\ ,
            control_3 => \ctrl_snd:control_3\ ,
            control_2 => \ctrl_snd:control_2\ ,
            control_1 => \ctrl_snd:control_1\ ,
            control_0 => Net_16126 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\spi_oled:BSPIM:BitCounter\
        PORT MAP (
            clock => \spi_oled:Net_276\ ,
            enable => \spi_oled:BSPIM:cnt_enable\ ,
            count_6 => \spi_oled:BSPIM:count_6\ ,
            count_5 => \spi_oled:BSPIM:count_5\ ,
            count_4 => \spi_oled:BSPIM:count_4\ ,
            count_3 => \spi_oled:BSPIM:count_3\ ,
            count_2 => \spi_oled:BSPIM:count_2\ ,
            count_1 => \spi_oled:BSPIM:count_1\ ,
            count_0 => \spi_oled:BSPIM:count_0\ ,
            tc => \spi_oled:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0001111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =DMA
        PORT MAP (
            dmareq => Net_1700 ,
            termin => zero ,
            termout => Net_1534 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =isr_timer
        PORT MAP (
            interrupt => Net_16044_local );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =NEWLINE
        PORT MAP (
            interrupt => Net_1534 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\usb_uart:dp_int\
        PORT MAP (
            interrupt => \usb_uart:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\usb_uart:ep_3\
        PORT MAP (
            interrupt => \usb_uart:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\usb_uart:ep_2\
        PORT MAP (
            interrupt => \usb_uart:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\usb_uart:ep_1\
        PORT MAP (
            interrupt => \usb_uart:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\usb_uart:ep_0\
        PORT MAP (
            interrupt => \usb_uart:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\usb_uart:bus_reset\
        PORT MAP (
            interrupt => \usb_uart:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\usb_uart:arb_int\
        PORT MAP (
            interrupt => \usb_uart:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\usb_uart:sof_int\
        PORT MAP (
            interrupt => Net_16127 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    4 :    4 :    8 : 50.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :   10 :   22 :   32 : 31.25 %
IO                            :   24 :   24 :   48 : 50.00 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    1 :   23 :   24 :  4.17 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   32 :  160 :  192 : 16.67 %
  Unique P-terms              :   57 :  327 :  384 : 14.84 %
  Total P-terms               :   62 :      :      :        
  Datapath Cells              :    8 :   16 :   24 : 33.33 %
  Status Cells                :    4 :   20 :   24 : 16.67 %
    StatusI Registers         :    3 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    9 :   15 :   24 : 37.50 %
    Control Registers         :    8 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.150ms
Tech Mapping phase: Elapsed time ==> 0s.209ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_2@[IOP=(3)][IoId=(2)] : Col_1(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : Col_2(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : Col_3(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : Col_4(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : HSYNC_OUT(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : Row_1(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : Row_2(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : Row_3(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : Row_4(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : VGA(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : VSYNC_OUT(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \usb_uart:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \usb_uart:Dp(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : pin_led(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : pin_oled_clk(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : pin_oled_cs(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : pin_oled_dc(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : pin_oled_mosi(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : pin_oled_rst(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : pin_prog(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : pin_snd_ext(0) (fixed)
USB[0]@[FFB(USB,0)] : \usb_uart:USB\
Analog Placement phase: Elapsed time ==> 0s.029ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.211ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.7 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   19 :   29 :   48 :  39.58%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            5.68
                   Pterms :            3.26
               Macrocells :            1.68
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.064ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         10 :       7.70 :       3.20
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\pwm_snd:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pwm_snd:PWMUDB:runmode_enable\ * \pwm_snd:PWMUDB:tc_i\
        );
        Output = \pwm_snd:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=4, #inputs=5, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\pwm_snd:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_16083) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\pwm_snd:PWMUDB:prevCompare1\ * \pwm_snd:PWMUDB:cmp1_eq\
            + !\pwm_snd:PWMUDB:prevCompare1\ * \pwm_snd:PWMUDB:cmp1_less\
        );
        Output = \pwm_snd:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\pwm_snd:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16083) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pwm_snd:PWMUDB:control_7\
        );
        Output = \pwm_snd:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\pwm_snd:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16083) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\pwm_snd:PWMUDB:cmp1_eq\ * !\pwm_snd:PWMUDB:cmp1_less\
        );
        Output = \pwm_snd:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_16102, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_16083) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \pwm_snd:PWMUDB:runmode_enable\ * \pwm_snd:PWMUDB:cmp1_eq\
            + \pwm_snd:PWMUDB:runmode_enable\ * \pwm_snd:PWMUDB:cmp1_less\
        );
        Output = Net_16102 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\pwm_snd:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_16083 ,
        cs_addr_2 => \pwm_snd:PWMUDB:tc_i\ ,
        cs_addr_1 => \pwm_snd:PWMUDB:runmode_enable\ ,
        ce0_comb => \pwm_snd:PWMUDB:cmp1_eq\ ,
        cl0_comb => \pwm_snd:PWMUDB:cmp1_less\ ,
        z0_comb => \pwm_snd:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \pwm_snd:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\pwm_snd:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_16083 ,
        status_3 => \pwm_snd:PWMUDB:status_3\ ,
        status_2 => \pwm_snd:PWMUDB:status_2\ ,
        status_0 => \pwm_snd:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\pwm_snd:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_16083 ,
        control_7 => \pwm_snd:PWMUDB:control_7\ ,
        control_6 => \pwm_snd:PWMUDB:control_6\ ,
        control_5 => \pwm_snd:PWMUDB:control_5\ ,
        control_4 => \pwm_snd:PWMUDB:control_4\ ,
        control_3 => \pwm_snd:PWMUDB:control_3\ ,
        control_2 => \pwm_snd:PWMUDB:control_2\ ,
        control_1 => \pwm_snd:PWMUDB:control_1\ ,
        control_0 => \pwm_snd:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\spi_oled:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\spi_oled:BSPIM:state_2\ * !\spi_oled:BSPIM:state_1\ * 
              !\spi_oled:BSPIM:state_0\
        );
        Output = \spi_oled:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=2, #inputs=5, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\spi_oled:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \spi_oled:BSPIM:state_2\ * !\spi_oled:BSPIM:state_1\ * 
              \spi_oled:BSPIM:state_0\
        );
        Output = \spi_oled:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_16120, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_16102 * Net_16126
        );
        Output = Net_16120 (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\spi_oled:BSPIM:TxStsReg\
    PORT MAP (
        clock => \spi_oled:Net_276\ ,
        status_4 => \spi_oled:BSPIM:tx_status_4\ ,
        status_3 => \spi_oled:BSPIM:load_rx_data\ ,
        status_2 => \spi_oled:BSPIM:tx_status_2\ ,
        status_1 => \spi_oled:BSPIM:tx_status_1\ ,
        status_0 => \spi_oled:BSPIM:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\ctrl_snd:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \ctrl_snd:control_7\ ,
        control_6 => \ctrl_snd:control_6\ ,
        control_5 => \ctrl_snd:control_5\ ,
        control_4 => \ctrl_snd:control_4\ ,
        control_3 => \ctrl_snd:control_3\ ,
        control_2 => \ctrl_snd:control_2\ ,
        control_1 => \ctrl_snd:control_1\ ,
        control_0 => Net_16126 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=1, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_16001, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\spi_oled:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_16001 * !\spi_oled:BSPIM:state_2\ * 
              \spi_oled:BSPIM:state_0\
            + !\spi_oled:BSPIM:state_2\ * !\spi_oled:BSPIM:state_1\ * 
              !\spi_oled:BSPIM:state_0\
            + !\spi_oled:BSPIM:state_2\ * !\spi_oled:BSPIM:state_0\ * 
              !\spi_oled:BSPIM:count_4\ * !\spi_oled:BSPIM:count_3\ * 
              !\spi_oled:BSPIM:count_2\ * \spi_oled:BSPIM:count_1\ * 
              !\spi_oled:BSPIM:count_0\ * !\spi_oled:BSPIM:ld_ident\
            + \spi_oled:BSPIM:state_2\ * !\spi_oled:BSPIM:state_1\ * 
              \spi_oled:BSPIM:state_0\
            + \spi_oled:BSPIM:state_2\ * \spi_oled:BSPIM:state_1\ * 
              !\spi_oled:BSPIM:state_0\
            + \spi_oled:BSPIM:state_2\ * !\spi_oled:BSPIM:mosi_from_dp\
            + !\spi_oled:BSPIM:state_0\ * !\spi_oled:BSPIM:mosi_from_dp\
        );
        Output = Net_16001 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=2, #inputs=11, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\spi_oled:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\spi_oled:BSPIM:count_4\ * !\spi_oled:BSPIM:count_3\ * 
              !\spi_oled:BSPIM:count_2\ * !\spi_oled:BSPIM:count_1\ * 
              \spi_oled:BSPIM:count_0\ * \spi_oled:BSPIM:rx_status_4\
        );
        Output = \spi_oled:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\spi_oled:BSPIM:state_1\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\spi_oled:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\spi_oled:BSPIM:state_2\ * !\spi_oled:BSPIM:state_1\ * 
              \spi_oled:BSPIM:state_0\
            + !\spi_oled:BSPIM:state_2\ * \spi_oled:BSPIM:state_0\ * 
              !\spi_oled:BSPIM:count_4\ * !\spi_oled:BSPIM:count_3\ * 
              \spi_oled:BSPIM:count_2\ * !\spi_oled:BSPIM:count_1\ * 
              \spi_oled:BSPIM:count_0\ * !\spi_oled:BSPIM:tx_status_1\
            + \spi_oled:BSPIM:state_2\ * !\spi_oled:BSPIM:state_0\
            + \spi_oled:BSPIM:state_1\ * !\spi_oled:BSPIM:state_0\ * 
              !\spi_oled:BSPIM:count_4\ * !\spi_oled:BSPIM:count_3\ * 
              !\spi_oled:BSPIM:count_2\ * \spi_oled:BSPIM:count_1\ * 
              !\spi_oled:BSPIM:count_0\ * !\spi_oled:BSPIM:ld_ident\
        );
        Output = \spi_oled:BSPIM:state_1\ (fanout=12)
        Properties               : 
        {
        }
}

datapathcell: Name =\spi_oled:BSPIM:sR8:Dp:u0\
    PORT MAP (
        clock => \spi_oled:Net_276\ ,
        cs_addr_2 => \spi_oled:BSPIM:state_2\ ,
        cs_addr_1 => \spi_oled:BSPIM:state_1\ ,
        cs_addr_0 => \spi_oled:BSPIM:state_0\ ,
        f1_load => \spi_oled:BSPIM:load_rx_data\ ,
        so_comb => \spi_oled:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \spi_oled:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \spi_oled:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \spi_oled:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \spi_oled:BSPIM:rx_status_4\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\spi_oled:BSPIM:RxStsReg\
    PORT MAP (
        clock => \spi_oled:Net_276\ ,
        status_6 => \spi_oled:BSPIM:rx_status_6\ ,
        status_5 => \spi_oled:BSPIM:rx_status_5\ ,
        status_4 => \spi_oled:BSPIM:rx_status_4\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=2, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\spi_oled:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\spi_oled:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\spi_oled:BSPIM:state_2\ * !\spi_oled:BSPIM:state_1\ * 
              !\spi_oled:BSPIM:state_0\ * \spi_oled:BSPIM:cnt_enable\
            + !\spi_oled:BSPIM:state_2\ * \spi_oled:BSPIM:state_1\ * 
              \spi_oled:BSPIM:state_0\ * !\spi_oled:BSPIM:cnt_enable\
            + \spi_oled:BSPIM:state_2\ * !\spi_oled:BSPIM:state_1\ * 
              \spi_oled:BSPIM:state_0\ * \spi_oled:BSPIM:cnt_enable\
            + \spi_oled:BSPIM:state_2\ * \spi_oled:BSPIM:state_1\ * 
              !\spi_oled:BSPIM:state_0\ * \spi_oled:BSPIM:cnt_enable\
        );
        Output = \spi_oled:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\spi_oled:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\spi_oled:BSPIM:count_4\ * !\spi_oled:BSPIM:count_3\ * 
              !\spi_oled:BSPIM:count_2\ * !\spi_oled:BSPIM:count_1\ * 
              \spi_oled:BSPIM:count_0\
        );
        Output = \spi_oled:BSPIM:load_rx_data\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=1, #inputs=10, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\spi_oled:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\spi_oled:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\spi_oled:BSPIM:state_2\ * !\spi_oled:BSPIM:state_1\ * 
              \spi_oled:BSPIM:state_0\
            + !\spi_oled:BSPIM:state_2\ * \spi_oled:BSPIM:state_1\ * 
              !\spi_oled:BSPIM:state_0\ * !\spi_oled:BSPIM:count_4\ * 
              !\spi_oled:BSPIM:count_3\ * !\spi_oled:BSPIM:count_2\ * 
              \spi_oled:BSPIM:count_1\ * !\spi_oled:BSPIM:count_0\ * 
              !\spi_oled:BSPIM:ld_ident\
            + !\spi_oled:BSPIM:state_2\ * \spi_oled:BSPIM:state_0\ * 
              !\spi_oled:BSPIM:count_4\ * !\spi_oled:BSPIM:count_3\ * 
              \spi_oled:BSPIM:count_2\ * !\spi_oled:BSPIM:count_1\ * 
              \spi_oled:BSPIM:count_0\ * !\spi_oled:BSPIM:tx_status_1\
        );
        Output = \spi_oled:BSPIM:state_2\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\VERT:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_1241 ,
        cs_addr_2 => \VERT:PWMUDB:tc_i\ ,
        cs_addr_1 => \VERT:PWMUDB:runmode_enable\ ,
        chain_out => \VERT:PWMUDB:sP16:pwmdp:carry\ ,
        clk_en => Net_1700 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_1700)
    Next in chain : \VERT:PWMUDB:sP16:pwmdp:u1\

count7cell: Name =\spi_oled:BSPIM:BitCounter\
    PORT MAP (
        clock => \spi_oled:Net_276\ ,
        enable => \spi_oled:BSPIM:cnt_enable\ ,
        count_6 => \spi_oled:BSPIM:count_6\ ,
        count_5 => \spi_oled:BSPIM:count_5\ ,
        count_4 => \spi_oled:BSPIM:count_4\ ,
        count_3 => \spi_oled:BSPIM:count_3\ ,
        count_2 => \spi_oled:BSPIM:count_2\ ,
        count_1 => \spi_oled:BSPIM:count_1\ ,
        count_0 => \spi_oled:BSPIM:count_0\ ,
        tc => \spi_oled:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0001111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=1, #inputs=9, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\spi_oled:BSPIM:ld_ident\, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\spi_oled:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \spi_oled:BSPIM:state_2\ * !\spi_oled:BSPIM:state_1\ * 
              !\spi_oled:BSPIM:state_0\ * !\spi_oled:BSPIM:ld_ident\
            + \spi_oled:BSPIM:state_2\ * \spi_oled:BSPIM:state_1\ * 
              !\spi_oled:BSPIM:state_0\ * \spi_oled:BSPIM:ld_ident\
            + \spi_oled:BSPIM:state_1\ * !\spi_oled:BSPIM:state_0\ * 
              !\spi_oled:BSPIM:count_4\ * !\spi_oled:BSPIM:count_3\ * 
              !\spi_oled:BSPIM:count_2\ * \spi_oled:BSPIM:count_1\ * 
              !\spi_oled:BSPIM:count_0\ * \spi_oled:BSPIM:ld_ident\
        );
        Output = \spi_oled:BSPIM:ld_ident\ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=2, #inputs=10, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\spi_oled:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\spi_oled:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\spi_oled:BSPIM:state_2\ * !\spi_oled:BSPIM:count_4\ * 
              !\spi_oled:BSPIM:count_3\ * !\spi_oled:BSPIM:count_2\ * 
              !\spi_oled:BSPIM:count_1\ * !\spi_oled:BSPIM:count_0\ * 
              \spi_oled:BSPIM:load_cond\
            + \spi_oled:BSPIM:state_2\ * !\spi_oled:BSPIM:state_1\ * 
              !\spi_oled:BSPIM:state_0\ * !\spi_oled:BSPIM:load_cond\
            + \spi_oled:BSPIM:state_1\ * !\spi_oled:BSPIM:count_4\ * 
              !\spi_oled:BSPIM:count_3\ * !\spi_oled:BSPIM:count_2\ * 
              !\spi_oled:BSPIM:count_1\ * !\spi_oled:BSPIM:count_0\ * 
              \spi_oled:BSPIM:load_cond\
            + \spi_oled:BSPIM:state_0\ * !\spi_oled:BSPIM:count_4\ * 
              !\spi_oled:BSPIM:count_3\ * !\spi_oled:BSPIM:count_2\ * 
              !\spi_oled:BSPIM:count_1\ * !\spi_oled:BSPIM:count_0\ * 
              \spi_oled:BSPIM:load_cond\
        );
        Output = \spi_oled:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_16003, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\spi_oled:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !Net_16003 * !\spi_oled:BSPIM:state_2\ * 
              \spi_oled:BSPIM:state_1\
            + !Net_16003 * \spi_oled:BSPIM:state_2\ * 
              !\spi_oled:BSPIM:state_1\ * !\spi_oled:BSPIM:state_0\
            + !Net_16003 * \spi_oled:BSPIM:state_1\ * 
              \spi_oled:BSPIM:state_0\
            + !\spi_oled:BSPIM:state_2\ * !\spi_oled:BSPIM:state_1\ * 
              \spi_oled:BSPIM:state_0\
        );
        Output = Net_16003 (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\random:sC8:PRSdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_0 => \random:enable_final\ ,
        clk_en => \random:enable_final\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000000000000001000000000111100000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\random:enable_final\)

controlcell: Name =\random:ClkSp:CtrlReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \random:control_7\ ,
        control_6 => \random:control_6\ ,
        control_5 => \random:control_5\ ,
        control_4 => \random:control_4\ ,
        control_3 => \random:control_3\ ,
        control_2 => \random:control_2\ ,
        control_1 => \random:control_1\ ,
        control_0 => \random:enable_final\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000110"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=2, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_1730, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: PosEdge(Net_1700)
        Main Equation            : 1 pterm
        (
              \VSYNC:PWMUDB:runmode_enable\ * \VSYNC:PWMUDB:cmp1_eq\
        );
        Output = Net_1730 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\VSYNC:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: PosEdge(Net_1700)
        Main Equation            : 2 pterms
        (
              Net_923 * \VSYNC:PWMUDB:control_7\ * !\VSYNC:PWMUDB:trig_last\
            + \VSYNC:PWMUDB:control_7\ * \VSYNC:PWMUDB:runmode_enable\ * 
              !\VSYNC:PWMUDB:tc_i\
        );
        Output = \VSYNC:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\VSYNC:PWMUDB:trig_last\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: PosEdge(Net_1700)
        Main Equation            : 1 pterm
        (
              Net_923
        );
        Output = \VSYNC:PWMUDB:trig_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\VSYNC:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_1241 ,
        cs_addr_2 => \VSYNC:PWMUDB:tc_i\ ,
        cs_addr_1 => \VSYNC:PWMUDB:runmode_enable\ ,
        ce0_comb => \VSYNC:PWMUDB:cmp1_eq\ ,
        z0_comb => \VSYNC:PWMUDB:tc_i\ ,
        clk_en => Net_1700 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_1700)

controlcell: Name =\VSYNC:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_1241 ,
        control_7 => \VSYNC:PWMUDB:control_7\ ,
        control_6 => \VSYNC:PWMUDB:control_6\ ,
        control_5 => \VSYNC:PWMUDB:control_5\ ,
        control_4 => \VSYNC:PWMUDB:control_4\ ,
        control_3 => \VSYNC:PWMUDB:control_3\ ,
        control_2 => \VSYNC:PWMUDB:control_2\ ,
        control_1 => \VSYNC:PWMUDB:control_1\ ,
        control_0 => \VSYNC:PWMUDB:control_0\ ,
        clk_en => Net_1700 );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_1700)

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_1731, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \HSYNC:PWMUDB:runmode_enable\ * \HSYNC:PWMUDB:cmp1_eq\
        );
        Output = Net_1731 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=4, #inputs=8, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_5860, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_584 * !Net_923 * cydff_1
        );
        Output = Net_5860 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=cydff_1, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_69
        );
        Output = cydff_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\HSYNC:PWMUDB:trig_last\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_584
        );
        Output = \HSYNC:PWMUDB:trig_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\HSYNC:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_584 * \HSYNC:PWMUDB:control_7\ * !\HSYNC:PWMUDB:trig_last\
            + \HSYNC:PWMUDB:control_7\ * \HSYNC:PWMUDB:runmode_enable\ * 
              !\HSYNC:PWMUDB:tc_i\
        );
        Output = \HSYNC:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\HSYNC:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_1241 ,
        cs_addr_2 => \HSYNC:PWMUDB:tc_i\ ,
        cs_addr_1 => \HSYNC:PWMUDB:runmode_enable\ ,
        ce0_comb => \HSYNC:PWMUDB:cmp1_eq\ ,
        z0_comb => \HSYNC:PWMUDB:tc_i\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PIXEL:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \PIXEL:control_7\ ,
        control_6 => \PIXEL:control_6\ ,
        control_5 => \PIXEL:control_5\ ,
        control_4 => \PIXEL:control_4\ ,
        control_3 => \PIXEL:control_3\ ,
        control_2 => \PIXEL:control_2\ ,
        control_1 => \PIXEL:control_1\ ,
        control_0 => Net_69 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=1] #macrocells=1, #inputs=4, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\spi_oled:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\spi_oled:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\spi_oled:BSPIM:state_2\ * \spi_oled:BSPIM:state_1\
            + \spi_oled:BSPIM:state_2\ * !\spi_oled:BSPIM:state_1\
            + !\spi_oled:BSPIM:state_1\ * !\spi_oled:BSPIM:state_0\ * 
              !\spi_oled:BSPIM:tx_status_1\
        );
        Output = \spi_oled:BSPIM:state_0\ (fanout=12)
        Properties               : 
        {
        }
}

controlcell: Name =\HSYNC:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_1241 ,
        control_7 => \HSYNC:PWMUDB:control_7\ ,
        control_6 => \HSYNC:PWMUDB:control_6\ ,
        control_5 => \HSYNC:PWMUDB:control_5\ ,
        control_4 => \HSYNC:PWMUDB:control_4\ ,
        control_3 => \HSYNC:PWMUDB:control_3\ ,
        control_2 => \HSYNC:PWMUDB:control_2\ ,
        control_1 => \HSYNC:PWMUDB:control_1\ ,
        control_0 => \HSYNC:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\VERT:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: PosEdge(Net_1700)
        Main Equation            : 1 pterm
        (
              \VERT:PWMUDB:control_7\
        );
        Output = \VERT:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_923, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: PosEdge(Net_1700)
        Main Equation            : 1 pterm
        (
              \VERT:PWMUDB:runmode_enable\ * \VERT:PWMUDB:cmp1_less\
        );
        Output = Net_923 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\VERT:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_1241 ,
        cs_addr_2 => \VERT:PWMUDB:tc_i\ ,
        cs_addr_1 => \VERT:PWMUDB:runmode_enable\ ,
        cl0_comb => \VERT:PWMUDB:cmp1_less\ ,
        z0_comb => \VERT:PWMUDB:tc_i\ ,
        chain_in => \VERT:PWMUDB:sP16:pwmdp:carry\ ,
        clk_en => Net_1700 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_1700)
    Previous in chain : \VERT:PWMUDB:sP16:pwmdp:u0\

controlcell: Name =\VERT:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_1241 ,
        control_7 => \VERT:PWMUDB:control_7\ ,
        control_6 => \VERT:PWMUDB:control_6\ ,
        control_5 => \VERT:PWMUDB:control_5\ ,
        control_4 => \VERT:PWMUDB:control_4\ ,
        control_3 => \VERT:PWMUDB:control_3\ ,
        control_2 => \VERT:PWMUDB:control_2\ ,
        control_1 => \VERT:PWMUDB:control_1\ ,
        control_0 => \VERT:PWMUDB:control_0\ ,
        clk_en => Net_1700 );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_1700)

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=3, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_1700, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \HORIZ:PWMUDB:runmode_enable\ * \HORIZ:PWMUDB:cmp1_eq\
            + \HORIZ:PWMUDB:runmode_enable\ * \HORIZ:PWMUDB:cmp1_less\
        );
        Output = Net_1700 (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\HORIZ:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \HORIZ:PWMUDB:control_7\
        );
        Output = \HORIZ:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_584, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \HORIZ:PWMUDB:runmode_enable\ * \HORIZ:PWMUDB:cmp2_less\
        );
        Output = Net_584 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_16002, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\spi_oled:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_16002 * \spi_oled:BSPIM:state_1\ * \spi_oled:BSPIM:state_0\
            + !\spi_oled:BSPIM:state_2\ * \spi_oled:BSPIM:state_1\ * 
              \spi_oled:BSPIM:state_0\
        );
        Output = Net_16002 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\HORIZ:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_1241 ,
        cs_addr_2 => \HORIZ:PWMUDB:tc_i\ ,
        cs_addr_1 => \HORIZ:PWMUDB:runmode_enable\ ,
        ce0_comb => \HORIZ:PWMUDB:cmp1_eq\ ,
        cl0_comb => \HORIZ:PWMUDB:cmp1_less\ ,
        z0_comb => \HORIZ:PWMUDB:tc_i\ ,
        cl1_comb => \HORIZ:PWMUDB:cmp2_less\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\HORIZ:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_1241 ,
        control_7 => \HORIZ:PWMUDB:control_7\ ,
        control_6 => \HORIZ:PWMUDB:control_6\ ,
        control_5 => \HORIZ:PWMUDB:control_5\ ,
        control_4 => \HORIZ:PWMUDB:control_4\ ,
        control_3 => \HORIZ:PWMUDB:control_3\ ,
        control_2 => \HORIZ:PWMUDB:control_2\ ,
        control_1 => \HORIZ:PWMUDB:control_1\ ,
        control_0 => \HORIZ:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =NEWLINE
        PORT MAP (
            interrupt => Net_1534 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\usb_uart:ep_1\
        PORT MAP (
            interrupt => \usb_uart:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\usb_uart:ep_2\
        PORT MAP (
            interrupt => \usb_uart:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\usb_uart:ep_3\
        PORT MAP (
            interrupt => \usb_uart:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =isr_timer
        PORT MAP (
            interrupt => Net_16044_local );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\usb_uart:dp_int\
        PORT MAP (
            interrupt => \usb_uart:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(21)] 
    interrupt: Name =\usb_uart:sof_int\
        PORT MAP (
            interrupt => Net_16127 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\usb_uart:arb_int\
        PORT MAP (
            interrupt => \usb_uart:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\usb_uart:bus_reset\
        PORT MAP (
            interrupt => \usb_uart:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\usb_uart:ep_0\
        PORT MAP (
            interrupt => \usb_uart:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =DMA
        PORT MAP (
            dmareq => Net_1700 ,
            termin => zero ,
            termout => Net_1534 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = pin_prog(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => pin_prog(0)__PA ,
        pad => pin_prog(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = pin_snd_ext(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => pin_snd_ext(0)__PA ,
        pin_input => Net_16120 ,
        pad => pin_snd_ext(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = pin_led(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => pin_led(0)__PA ,
        pad => pin_led(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = VGA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VGA(0)__PA ,
        pin_input => Net_5860 ,
        pad => VGA(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = VSYNC_OUT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VSYNC_OUT(0)__PA ,
        pin_input => Net_1730 ,
        pad => VSYNC_OUT(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = HSYNC_OUT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HSYNC_OUT(0)__PA ,
        pin_input => Net_1731 ,
        pad => HSYNC_OUT(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = Row_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Row_2(0)__PA ,
        pad => Row_2(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Row_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Row_3(0)__PA ,
        pad => Row_3(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Col_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Col_1(0)__PA ,
        pad => Col_1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Row_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Row_4(0)__PA ,
        pad => Row_4(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Col_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Col_2(0)__PA ,
        pad => Col_2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Col_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Col_3(0)__PA ,
        pad => Col_3(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Col_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Col_4(0)__PA ,
        pad => Col_4(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Row_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Row_1(0)__PA ,
        pad => Row_1(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = pin_oled_clk(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => pin_oled_clk(0)__PA ,
        pin_input => Net_16002 ,
        pad => pin_oled_clk(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = pin_oled_mosi(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => pin_oled_mosi(0)__PA ,
        pin_input => Net_16001 ,
        pad => pin_oled_mosi(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = pin_oled_rst(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => pin_oled_rst(0)__PA ,
        pad => pin_oled_rst(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = pin_oled_dc(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => pin_oled_dc(0)__PA ,
        pad => pin_oled_dc(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = pin_oled_cs(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => pin_oled_cs(0)__PA ,
        pin_input => Net_16003 ,
        pad => pin_oled_cs(0)_PAD );
    Properties:
    {
    }

Port 15 generates interrupt for logical port:
    logicalport: Name =\usb_uart:Dp\
        PORT MAP (
            in_clock_en => tmpOE__pin_led_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__pin_led_net_0 ,
            out_reset => zero ,
            interrupt => \usb_uart:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "beca5e2d-f70f-4900-a4db-7eca1ed3126e/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=6]: 
Pin : Name = \usb_uart:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \usb_uart:Dp(0)\__PA ,
        analog_term => \usb_uart:Net_1000\ ,
        pad => \usb_uart:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \usb_uart:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \usb_uart:Dm(0)\__PA ,
        analog_term => \usb_uart:Net_597\ ,
        pad => \usb_uart:Dm(0)_PAD\ );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_1241 ,
            dclk_0 => Net_1241_local ,
            dclk_glb_1 => \spi_oled:Net_276\ ,
            dclk_1 => \spi_oled:Net_276_local\ ,
            dclk_glb_2 => Net_16044 ,
            dclk_2 => Net_16044_local ,
            dclk_glb_3 => Net_16083 ,
            dclk_3 => Net_16083_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\usb_uart:USB\
        PORT MAP (
            dp => \usb_uart:Net_1000\ ,
            dm => \usb_uart:Net_597\ ,
            sof_int => Net_16127 ,
            arb_int => \usb_uart:Net_1889\ ,
            usb_int => \usb_uart:Net_1876\ ,
            ept_int_8 => \usb_uart:ep_int_8\ ,
            ept_int_7 => \usb_uart:ep_int_7\ ,
            ept_int_6 => \usb_uart:ep_int_6\ ,
            ept_int_5 => \usb_uart:ep_int_5\ ,
            ept_int_4 => \usb_uart:ep_int_4\ ,
            ept_int_3 => \usb_uart:ep_int_3\ ,
            ept_int_2 => \usb_uart:ep_int_2\ ,
            ept_int_1 => \usb_uart:ep_int_1\ ,
            ept_int_0 => \usb_uart:ep_int_0\ ,
            ord_int => \usb_uart:Net_95\ ,
            dma_req_7 => \usb_uart:dma_request_7\ ,
            dma_req_6 => \usb_uart:dma_request_6\ ,
            dma_req_5 => \usb_uart:dma_request_5\ ,
            dma_req_4 => \usb_uart:dma_request_4\ ,
            dma_req_3 => \usb_uart:dma_request_3\ ,
            dma_req_2 => \usb_uart:dma_request_2\ ,
            dma_req_1 => \usb_uart:dma_request_1\ ,
            dma_req_0 => \usb_uart:dma_request_0\ ,
            dma_termin => \usb_uart:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                  | 
Port | Pin | Fixed |      Type |       Drive Mode |             Name | Connections
-----+-----+-------+-----------+------------------+------------------+----------------------------
   0 |   0 |     * |      NONE |     HI_Z_DIGITAL |      pin_prog(0) | 
-----+-----+-------+-----------+------------------+------------------+----------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT |   pin_snd_ext(0) | In(Net_16120)
     |   1 |     * |      NONE |         CMOS_OUT |       pin_led(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |           VGA(0) | In(Net_5860)
     |   3 |     * |      NONE |         CMOS_OUT |     VSYNC_OUT(0) | In(Net_1730)
     |   4 |     * |      NONE |         CMOS_OUT |     HSYNC_OUT(0) | In(Net_1731)
-----+-----+-------+-----------+------------------+------------------+----------------------------
   3 |   0 |     * |      NONE |    RES_PULL_DOWN |         Row_2(0) | 
     |   1 |     * |      NONE |    RES_PULL_DOWN |         Row_3(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |         Col_1(0) | 
     |   3 |     * |      NONE |    RES_PULL_DOWN |         Row_4(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |         Col_2(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |         Col_3(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |         Col_4(0) | 
     |   7 |     * |      NONE |    RES_PULL_DOWN |         Row_1(0) | 
-----+-----+-------+-----------+------------------+------------------+----------------------------
  12 |   0 |     * |      NONE |         CMOS_OUT |  pin_oled_clk(0) | In(Net_16002)
     |   1 |     * |      NONE |         CMOS_OUT | pin_oled_mosi(0) | In(Net_16001)
     |   2 |     * |      NONE |         CMOS_OUT |  pin_oled_rst(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |   pin_oled_dc(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |   pin_oled_cs(0) | In(Net_16003)
-----+-----+-------+-----------+------------------+------------------+----------------------------
  15 |   6 |     * |   FALLING |      HI_Z_ANALOG | \usb_uart:Dp(0)\ | Analog(\usb_uart:Net_1000\)
     |   7 |     * |      NONE |      HI_Z_ANALOG | \usb_uart:Dm(0)\ | Analog(\usb_uart:Net_597\)
--------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.079ms
Digital Placement phase: Elapsed time ==> 1s.362ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Users\info\Documents\PSoC Creator\4.2\Devices\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "FinalEmulator_r.vh2" --pcf-path "FinalEmulator.pco" --des-name "FinalEmulator" --dsf-path "FinalEmulator.dsf" --sdc-path "FinalEmulator.sdc" --lib-path "FinalEmulator_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.341ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.123ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.029ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in FinalEmulator_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.313ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.160ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 3s.819ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 3s.821ms
API generation phase: Elapsed time ==> 1s.660ms
Dependency generation phase: Elapsed time ==> 0s.008ms
Cleanup phase: Elapsed time ==> 0s.000ms
