Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Oct 15 13:57:49 2024
| Host         : COMSYS01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mycount32_timing_summary_routed.rpt -pb mycount32_timing_summary_routed.pb -rpx mycount32_timing_summary_routed.rpx -warn_on_violation
| Design       : mycount32
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  32          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (64)
5. checking no_input_delay (2)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (32)
-------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (64)
-------------------------------------------------
 There are 64 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   71          inf        0.000                      0                   71           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            71 Endpoints
Min Delay            71 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.600ns  (logic 4.484ns (59.000%)  route 3.116ns (41.000%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE                         0.000     0.000 r  count_reg[27]/C
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  count_reg[27]/Q
                         net (fo=9, routed)           0.849     1.367    SW[0]
    SLICE_X43Y32         LUT4 (Prop_lut4_I1_O)        0.152     1.519 r  LED_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.268     3.786    LED_OBUF[4]
    T10                  OBUF (Prop_obuf_I_O)         3.814     7.600 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.600    LED[4]
    T10                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.470ns  (logic 4.173ns (55.859%)  route 3.298ns (44.141%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE                         0.000     0.000 r  count_reg[27]/C
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  count_reg[27]/Q
                         net (fo=9, routed)           0.849     1.367    SW[0]
    SLICE_X43Y32         LUT4 (Prop_lut4_I0_O)        0.124     1.491 r  LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.449     3.940    LED_OBUF[2]
    W16                  OBUF (Prop_obuf_I_O)         3.531     7.470 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.470    LED[2]
    W16                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.367ns  (logic 4.262ns (57.855%)  route 3.105ns (42.145%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE                         0.000     0.000 r  count_reg[27]/C
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  count_reg[27]/Q
                         net (fo=9, routed)           0.848     1.366    SW[0]
    SLICE_X43Y32         LUT4 (Prop_lut4_I0_O)        0.124     1.490 r  LED_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.257     3.747    LED_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.620     7.367 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.367    LED[5]
    T11                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.316ns  (logic 4.168ns (56.966%)  route 3.149ns (43.034%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE                         0.000     0.000 r  count_reg[30]/C
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  count_reg[30]/Q
                         net (fo=9, routed)           0.858     1.376    SW[3]
    SLICE_X43Y31         LUT4 (Prop_lut4_I3_O)        0.124     1.500 r  LED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.291     3.791    LED_OBUF[3]
    V16                  OBUF (Prop_obuf_I_O)         3.526     7.316 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.316    LED[3]
    V16                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.234ns  (logic 4.457ns (61.620%)  route 2.776ns (38.380%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE                         0.000     0.000 r  count_reg[30]/C
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  count_reg[30]/Q
                         net (fo=9, routed)           0.858     1.376    SW[3]
    SLICE_X43Y31         LUT4 (Prop_lut4_I1_O)        0.150     1.526 r  LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.919     3.444    LED_OBUF[1]
    V12                  OBUF (Prop_obuf_I_O)         3.789     7.234 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.234    LED[1]
    V12                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.032ns  (logic 4.518ns (64.249%)  route 2.514ns (35.751%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE                         0.000     0.000 r  count_reg[27]/C
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  count_reg[27]/Q
                         net (fo=9, routed)           0.848     1.366    SW[0]
    SLICE_X43Y32         LUT4 (Prop_lut4_I0_O)        0.152     1.518 r  LED_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.667     3.184    LED_OBUF[6]
    Y14                  OBUF (Prop_obuf_I_O)         3.848     7.032 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.032    LED[6]
    Y14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.932ns  (logic 4.280ns (61.739%)  route 2.652ns (38.261%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE                         0.000     0.000 r  count_reg[27]/C
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  count_reg[27]/Q
                         net (fo=9, routed)           0.849     1.367    SW[0]
    SLICE_X43Y32         LUT4 (Prop_lut4_I1_O)        0.124     1.491 r  LED_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.804     3.294    LED_OBUF[7]
    W14                  OBUF (Prop_obuf_I_O)         3.638     6.932 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.932    LED[7]
    W14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIR
                            (input port)
  Destination:            count_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.315ns  (logic 3.242ns (60.998%)  route 2.073ns (39.002%))
  Logic Levels:           10  (CARRY4=8 IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 f  DIR (IN)
                         net (fo=0)                   0.000     0.000    DIR
    Y18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 f  DIR_IBUF_inst/O
                         net (fo=64, routed)          1.529     3.028    DIR_IBUF
    SLICE_X43Y25         LUT1 (Prop_lut1_I0_O)        0.124     3.152 r  count[0]_i_5/O
                         net (fo=1, routed)           0.544     3.695    count[0]_i_5_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.290 r  count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.290    count_reg[0]_i_2_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.407 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.407    count_reg[4]_i_1_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.524 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.524    count_reg[8]_i_1_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.641 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.641    count_reg[12]_i_1_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.758 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.758    count_reg[16]_i_1_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.875 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.875    count_reg[20]_i_1_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.992 r  count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.992    count_reg[24]_i_1_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.315 r  count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.315    count_reg[28]_i_1_n_6
    SLICE_X42Y32         FDRE                                         r  count_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIR
                            (input port)
  Destination:            count_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.307ns  (logic 3.234ns (60.939%)  route 2.073ns (39.061%))
  Logic Levels:           10  (CARRY4=8 IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 f  DIR (IN)
                         net (fo=0)                   0.000     0.000    DIR
    Y18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 f  DIR_IBUF_inst/O
                         net (fo=64, routed)          1.529     3.028    DIR_IBUF
    SLICE_X43Y25         LUT1 (Prop_lut1_I0_O)        0.124     3.152 r  count[0]_i_5/O
                         net (fo=1, routed)           0.544     3.695    count[0]_i_5_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.290 r  count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.290    count_reg[0]_i_2_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.407 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.407    count_reg[4]_i_1_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.524 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.524    count_reg[8]_i_1_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.641 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.641    count_reg[12]_i_1_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.758 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.758    count_reg[16]_i_1_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.875 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.875    count_reg[20]_i_1_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.992 r  count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.992    count_reg[24]_i_1_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.307 r  count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.307    count_reg[28]_i_1_n_4
    SLICE_X42Y32         FDRE                                         r  count_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIR
                            (input port)
  Destination:            count_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.231ns  (logic 3.158ns (60.372%)  route 2.073ns (39.628%))
  Logic Levels:           10  (CARRY4=8 IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 f  DIR (IN)
                         net (fo=0)                   0.000     0.000    DIR
    Y18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 f  DIR_IBUF_inst/O
                         net (fo=64, routed)          1.529     3.028    DIR_IBUF
    SLICE_X43Y25         LUT1 (Prop_lut1_I0_O)        0.124     3.152 r  count[0]_i_5/O
                         net (fo=1, routed)           0.544     3.695    count[0]_i_5_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.290 r  count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.290    count_reg[0]_i_2_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.407 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.407    count_reg[4]_i_1_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.524 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.524    count_reg[8]_i_1_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.641 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.641    count_reg[12]_i_1_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.758 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.758    count_reg[16]_i_1_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.875 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.875    count_reg[20]_i_1_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.992 r  count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.992    count_reg[24]_i_1_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.231 r  count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.231    count_reg[28]_i_1_n_5
    SLICE_X42Y32         FDRE                                         r  count_reg[30]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE                         0.000     0.000 r  count_reg[11]/C
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  count_reg[11]/Q
                         net (fo=2, routed)           0.148     0.312    count_reg_n_0_[11]
    SLICE_X42Y27         LUT2 (Prop_lut2_I1_O)        0.045     0.357 r  count[8]_i_6/O
                         net (fo=1, routed)           0.000     0.357    count[8]_i_6_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.421 r  count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.421    count_reg[8]_i_1_n_4
    SLICE_X42Y27         FDRE                                         r  count_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE                         0.000     0.000 r  count_reg[15]/C
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  count_reg[15]/Q
                         net (fo=2, routed)           0.148     0.312    count_reg_n_0_[15]
    SLICE_X42Y28         LUT2 (Prop_lut2_I1_O)        0.045     0.357 r  count[12]_i_6/O
                         net (fo=1, routed)           0.000     0.357    count[12]_i_6_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.421 r  count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.421    count_reg[12]_i_1_n_4
    SLICE_X42Y28         FDRE                                         r  count_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE                         0.000     0.000 r  count_reg[23]/C
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  count_reg[23]/Q
                         net (fo=2, routed)           0.148     0.312    count_reg_n_0_[23]
    SLICE_X42Y30         LUT2 (Prop_lut2_I1_O)        0.045     0.357 r  count[20]_i_6/O
                         net (fo=1, routed)           0.000     0.357    count[20]_i_6_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.421 r  count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.421    count_reg[20]_i_1_n_4
    SLICE_X42Y30         FDRE                                         r  count_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE                         0.000     0.000 r  count_reg[3]/C
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  count_reg[3]/Q
                         net (fo=2, routed)           0.148     0.312    count_reg_n_0_[3]
    SLICE_X42Y25         LUT2 (Prop_lut2_I1_O)        0.045     0.357 r  count[0]_i_9/O
                         net (fo=1, routed)           0.000     0.357    count[0]_i_9_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.421 r  count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.421    count_reg[0]_i_2_n_4
    SLICE_X42Y25         FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDRE                         0.000     0.000 r  count_reg[19]/C
    SLICE_X42Y29         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  count_reg[19]/Q
                         net (fo=2, routed)           0.149     0.313    count_reg_n_0_[19]
    SLICE_X42Y29         LUT2 (Prop_lut2_I1_O)        0.045     0.358 r  count[16]_i_6/O
                         net (fo=1, routed)           0.000     0.358    count[16]_i_6_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.422 r  count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.422    count_reg[16]_i_1_n_4
    SLICE_X42Y29         FDRE                                         r  count_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE                         0.000     0.000 r  count_reg[31]/C
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  count_reg[31]/Q
                         net (fo=2, routed)           0.149     0.313    count_reg_n_0_[31]
    SLICE_X42Y32         LUT2 (Prop_lut2_I1_O)        0.045     0.358 r  count[28]_i_5/O
                         net (fo=1, routed)           0.000     0.358    count[28]_i_5_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.422 r  count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.422    count_reg[28]_i_1_n_4
    SLICE_X42Y32         FDRE                                         r  count_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.273ns (64.441%)  route 0.151ns (35.559%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y26         FDRE                         0.000     0.000 r  count_reg[7]/C
    SLICE_X42Y26         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  count_reg[7]/Q
                         net (fo=2, routed)           0.151     0.315    count_reg_n_0_[7]
    SLICE_X42Y26         LUT2 (Prop_lut2_I1_O)        0.045     0.360 r  count[4]_i_6/O
                         net (fo=1, routed)           0.000     0.360    count[4]_i_6_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.424 r  count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.424    count_reg[4]_i_1_n_4
    SLICE_X42Y26         FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.444ns  (logic 0.273ns (61.425%)  route 0.171ns (38.575%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE                         0.000     0.000 r  count_reg[27]/C
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  count_reg[27]/Q
                         net (fo=9, routed)           0.171     0.335    SW[0]
    SLICE_X42Y31         LUT2 (Prop_lut2_I1_O)        0.045     0.380 r  count[24]_i_6/O
                         net (fo=1, routed)           0.000     0.380    count[24]_i_6_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.444 r  count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.444    count_reg[24]_i_1_n_4
    SLICE_X42Y31         FDRE                                         r  count_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.453ns  (logic 0.279ns (61.589%)  route 0.174ns (38.411%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE                         0.000     0.000 r  count_reg[8]/C
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  count_reg[8]/Q
                         net (fo=2, routed)           0.174     0.338    count_reg_n_0_[8]
    SLICE_X42Y27         LUT2 (Prop_lut2_I1_O)        0.045     0.383 r  count[8]_i_9/O
                         net (fo=1, routed)           0.000     0.383    count[8]_i_9_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.453 r  count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.453    count_reg[8]_i_1_n_7
    SLICE_X42Y27         FDRE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.453ns  (logic 0.279ns (61.561%)  route 0.174ns (38.439%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE                         0.000     0.000 r  count_reg[0]/C
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  count_reg[0]/Q
                         net (fo=2, routed)           0.174     0.338    count_reg_n_0_[0]
    SLICE_X42Y25         LUT2 (Prop_lut2_I1_O)        0.045     0.383 r  count[0]_i_12/O
                         net (fo=1, routed)           0.000     0.383    count[0]_i_12_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.453 r  count_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     0.453    count_reg[0]_i_2_n_7
    SLICE_X42Y25         FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------





