\hypertarget{structaxi__dma_1_1mm2s__dmasr__t}{}\doxysection{axi\+\_\+dma\+::mm2s\+\_\+dmasr\+\_\+t Struct Reference}
\label{structaxi__dma_1_1mm2s__dmasr__t}\index{axi\_dma::mm2s\_dmasr\_t@{axi\_dma::mm2s\_dmasr\_t}}


{\ttfamily \#include $<$Axi\+Dma.\+hpp$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
bool \mbox{\hyperlink{structaxi__dma_1_1mm2s__dmasr__t_adb593de3d6cecf47f9bd5f0c85e77d3a}{halted}}\+: 1
\begin{DoxyCompactList}\small\item\em DMA Channel Halted. Indicates the run/stop state of the DMA channel. 0 -\/ DMA channel running. 1 -\/ DMA channel halted. For Scatter / Gather Mode this bit gets set when DMACR.\+RS = 0 and DMA and SG operations have halted. For Direct Register mode (C\+\_\+\+INCLUDE\+\_\+\+SG = 0) this bit gets set when DMACR.\+RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.\+RS = 0 and when DMASR.\+Halted = 1 Note\+: When halted (RS= 0 and Halted = 1), writing to CURDESC\+\_\+\+PTR or TAILDESC\+\_\+\+PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations. \end{DoxyCompactList}\item 
bool \mbox{\hyperlink{structaxi__dma_1_1mm2s__dmasr__t_aa2d36bcedd3e9ebc795b28619a075594}{idle}}\+: 1
\item 
uint8\+\_\+t \mbox{\hyperlink{structaxi__dma_1_1mm2s__dmasr__t_a6aa16e98955b3352a4bc8231152a498a}{rsvd\+\_\+2\+\_\+2}}\+: 1
\item 
bool \mbox{\hyperlink{structaxi__dma_1_1mm2s__dmasr__t_af439749d2d5e2774f656ac147b48ca9c}{sg\+\_\+incld}}\+: 1
\item 
bool \mbox{\hyperlink{structaxi__dma_1_1mm2s__dmasr__t_a2948bd39ad73c12fc5d3d86f76f6f98d}{dma\+\_\+int\+\_\+err}}\+: 1
\begin{DoxyCompactList}\small\item\em DMA Internal Error. Internal error occurs if the buffer length specified in the fetched descriptor is set to 0. This error condition causes the AXI DMA to halt gracefully. The DMACR.\+RS bit is set to 0, and when the engine has completely shut down, the DMASR.\+Halted bit is set to 1. 0 -\/ No DMA Internal Errors 1 -\/ DMA Internal Error detected. DMA Engine halts. \end{DoxyCompactList}\item 
bool \mbox{\hyperlink{structaxi__dma_1_1mm2s__dmasr__t_a3c543682d2de34cfd7256bba6ead28a9}{dma\+\_\+slv\+\_\+err}}\+: 1
\begin{DoxyCompactList}\small\item\em DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.\+RS bit is set to 0, and when the engine has completely shut down, the DMASR.\+Halted bit is set to 1. 0 -\/ No DMA Slave Errors. 1 -\/ DMA Slave Error detected. DMA Engine halts. \end{DoxyCompactList}\item 
bool \mbox{\hyperlink{structaxi__dma_1_1mm2s__dmasr__t_ae5ad7717bccc9225b9e2a1735fff4a80}{dma\+\_\+dec\+\_\+err}}\+: 1
\begin{DoxyCompactList}\small\item\em DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.\+RS bit is set to 0, and when the engine has completely shut down, the DMASR.\+Halted bit is set to 1. 0 -\/ No DMA Decode Errors. 1 -\/ DMA Decode Error detected. DMA Engine halts. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{structaxi__dma_1_1mm2s__dmasr__t_ad486c4fac81edb2fd336bf38eadd52a2}{rsvd\+\_\+7\+\_\+7}}\+: 1
\item 
bool \mbox{\hyperlink{structaxi__dma_1_1mm2s__dmasr__t_ab385aaaf1985398b44bcc42c705e4769}{sg\+\_\+int\+\_\+err}}\+: 1
\begin{DoxyCompactList}\small\item\em Scatter Gather Internal Error. This error occurs if a descriptor with the “\+Complete bit” already set is fetched. Refer to the Scatter Gather Descriptor section for more information.\+This indicates to the SG Engine that the descriptor is a stale descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.\+RS bit is set to 0, and when the engine has completely shut down, the DMASR.\+Halted bit is set to 1. 0 -\/ No SG Internal Errors. 1 -\/ SG Internal Error detected. DMA Engine halts. Note\+: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. \end{DoxyCompactList}\item 
bool \mbox{\hyperlink{structaxi__dma_1_1mm2s__dmasr__t_ac1f432a2417e8c442ced9fc049f296c6}{sg\+\_\+slv\+\_\+err}}\+: 1
\begin{DoxyCompactList}\small\item\em Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.\+RS bit is set to 0, and when the engine has completely shut down, the DMASR.\+Halted bit is set to 1. 0 -\/ No SG Slave Errors. 1 -\/ SG Slave Error detected. DMA Engine halts. Note\+: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. \end{DoxyCompactList}\item 
bool \mbox{\hyperlink{structaxi__dma_1_1mm2s__dmasr__t_afeac67244b15cd7cc853fac17e01712a}{sg\+\_\+dec\+\_\+err}}\+: 1
\begin{DoxyCompactList}\small\item\em Scatter Gather Decode Error. This error occurs if CURDESC\+\_\+\+PTR and/or NXTDESC\+\_\+\+PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.\+RS bit is set to 0, and when the engine has completely shut down, the DMASR.\+Halted bit is set to 1. 0 -\/ No SG Decode Errors. 1 -\/ SG Decode Error detected. DMA Engine halts. Note\+: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{structaxi__dma_1_1mm2s__dmasr__t_a3fbd5fc295c607e5f6f767d4ae4e9543}{rsvd\+\_\+11\+\_\+11}}\+: 1
\item 
bool \mbox{\hyperlink{structaxi__dma_1_1mm2s__dmasr__t_a6abf8273e3f2567e7cb21e24db7e276a}{ioc\+\_\+irq}}\+: 1
\begin{DoxyCompactList}\small\item\em Interrupt on Complete. When set to 1 for Scatter/\+Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit is enabled in the MM2\+S\+\_\+\+DMACR (IOC\+\_\+\+Irq\+En = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA. 0 -\/ No IOC Interrupt. 1 -\/ IOC Interrupt detected. Writing a 1 to this bit will clear it. \end{DoxyCompactList}\item 
bool \mbox{\hyperlink{structaxi__dma_1_1mm2s__dmasr__t_a7f53133591f057f9c4dd528e1b94381c}{dly\+\_\+irq}}\+: 1
\begin{DoxyCompactList}\small\item\em Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the MM2\+S\+\_\+\+DMACR (Dly\+\_\+\+Irq\+En = 1), an interrupt out is generated from the AXI DMA. 0 -\/ No Delay Interrupt. 1 -\/ Delay Interrupt detected. Note\+: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. \end{DoxyCompactList}\item 
bool \mbox{\hyperlink{structaxi__dma_1_1mm2s__dmasr__t_a852e46ae6f81b3499d5c1960c6bdac96}{err\+\_\+irq}}\+: 1
\item 
uint8\+\_\+t \mbox{\hyperlink{structaxi__dma_1_1mm2s__dmasr__t_a75d4bf329337c9420cb3314ea5564725}{rsvd\+\_\+15\+\_\+15}}\+: 1
\item 
uint8\+\_\+t \mbox{\hyperlink{structaxi__dma_1_1mm2s__dmasr__t_ae1f52d83d9c033ddb75f4ddfbf445e04}{irq\+\_\+threshold\+\_\+sts}}
\item 
uint8\+\_\+t \mbox{\hyperlink{structaxi__dma_1_1mm2s__dmasr__t_a150f161709173bc328c9c3e963a099d7}{irq\+\_\+delay\+\_\+sts}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
MM2S DMA Status Register

MM2S DMA Status Register 

\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{structaxi__dma_1_1mm2s__dmasr__t_a7f53133591f057f9c4dd528e1b94381c}\label{structaxi__dma_1_1mm2s__dmasr__t_a7f53133591f057f9c4dd528e1b94381c}} 
\index{axi\_dma::mm2s\_dmasr\_t@{axi\_dma::mm2s\_dmasr\_t}!dly\_irq@{dly\_irq}}
\index{dly\_irq@{dly\_irq}!axi\_dma::mm2s\_dmasr\_t@{axi\_dma::mm2s\_dmasr\_t}}
\doxysubsubsection{\texorpdfstring{dly\_irq}{dly\_irq}}
{\footnotesize\ttfamily bool axi\+\_\+dma\+::mm2s\+\_\+dmasr\+\_\+t\+::dly\+\_\+irq}



Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the MM2\+S\+\_\+\+DMACR (Dly\+\_\+\+Irq\+En = 1), an interrupt out is generated from the AXI DMA. 0 -\/ No Delay Interrupt. 1 -\/ Delay Interrupt detected. Note\+: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 

\mbox{\Hypertarget{structaxi__dma_1_1mm2s__dmasr__t_ae5ad7717bccc9225b9e2a1735fff4a80}\label{structaxi__dma_1_1mm2s__dmasr__t_ae5ad7717bccc9225b9e2a1735fff4a80}} 
\index{axi\_dma::mm2s\_dmasr\_t@{axi\_dma::mm2s\_dmasr\_t}!dma\_dec\_err@{dma\_dec\_err}}
\index{dma\_dec\_err@{dma\_dec\_err}!axi\_dma::mm2s\_dmasr\_t@{axi\_dma::mm2s\_dmasr\_t}}
\doxysubsubsection{\texorpdfstring{dma\_dec\_err}{dma\_dec\_err}}
{\footnotesize\ttfamily bool axi\+\_\+dma\+::mm2s\+\_\+dmasr\+\_\+t\+::dma\+\_\+dec\+\_\+err}



DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.\+RS bit is set to 0, and when the engine has completely shut down, the DMASR.\+Halted bit is set to 1. 0 -\/ No DMA Decode Errors. 1 -\/ DMA Decode Error detected. DMA Engine halts. 

\mbox{\Hypertarget{structaxi__dma_1_1mm2s__dmasr__t_a2948bd39ad73c12fc5d3d86f76f6f98d}\label{structaxi__dma_1_1mm2s__dmasr__t_a2948bd39ad73c12fc5d3d86f76f6f98d}} 
\index{axi\_dma::mm2s\_dmasr\_t@{axi\_dma::mm2s\_dmasr\_t}!dma\_int\_err@{dma\_int\_err}}
\index{dma\_int\_err@{dma\_int\_err}!axi\_dma::mm2s\_dmasr\_t@{axi\_dma::mm2s\_dmasr\_t}}
\doxysubsubsection{\texorpdfstring{dma\_int\_err}{dma\_int\_err}}
{\footnotesize\ttfamily bool axi\+\_\+dma\+::mm2s\+\_\+dmasr\+\_\+t\+::dma\+\_\+int\+\_\+err}



DMA Internal Error. Internal error occurs if the buffer length specified in the fetched descriptor is set to 0. This error condition causes the AXI DMA to halt gracefully. The DMACR.\+RS bit is set to 0, and when the engine has completely shut down, the DMASR.\+Halted bit is set to 1. 0 -\/ No DMA Internal Errors 1 -\/ DMA Internal Error detected. DMA Engine halts. 

\mbox{\Hypertarget{structaxi__dma_1_1mm2s__dmasr__t_a3c543682d2de34cfd7256bba6ead28a9}\label{structaxi__dma_1_1mm2s__dmasr__t_a3c543682d2de34cfd7256bba6ead28a9}} 
\index{axi\_dma::mm2s\_dmasr\_t@{axi\_dma::mm2s\_dmasr\_t}!dma\_slv\_err@{dma\_slv\_err}}
\index{dma\_slv\_err@{dma\_slv\_err}!axi\_dma::mm2s\_dmasr\_t@{axi\_dma::mm2s\_dmasr\_t}}
\doxysubsubsection{\texorpdfstring{dma\_slv\_err}{dma\_slv\_err}}
{\footnotesize\ttfamily bool axi\+\_\+dma\+::mm2s\+\_\+dmasr\+\_\+t\+::dma\+\_\+slv\+\_\+err}



DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.\+RS bit is set to 0, and when the engine has completely shut down, the DMASR.\+Halted bit is set to 1. 0 -\/ No DMA Slave Errors. 1 -\/ DMA Slave Error detected. DMA Engine halts. 

\mbox{\Hypertarget{structaxi__dma_1_1mm2s__dmasr__t_a852e46ae6f81b3499d5c1960c6bdac96}\label{structaxi__dma_1_1mm2s__dmasr__t_a852e46ae6f81b3499d5c1960c6bdac96}} 
\index{axi\_dma::mm2s\_dmasr\_t@{axi\_dma::mm2s\_dmasr\_t}!err\_irq@{err\_irq}}
\index{err\_irq@{err\_irq}!axi\_dma::mm2s\_dmasr\_t@{axi\_dma::mm2s\_dmasr\_t}}
\doxysubsubsection{\texorpdfstring{err\_irq}{err\_irq}}
{\footnotesize\ttfamily bool axi\+\_\+dma\+::mm2s\+\_\+dmasr\+\_\+t\+::err\+\_\+irq}

Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the MM2\+S\+\_\+\+DMACR (Err\+\_\+\+Irq\+En = 1), an interrupt out is generated from the AXI DMA. Writing a 1 to this bit will clear it. 0 -\/ No error Interrupt. 1 -\/ Error interrupt detected. \mbox{\Hypertarget{structaxi__dma_1_1mm2s__dmasr__t_adb593de3d6cecf47f9bd5f0c85e77d3a}\label{structaxi__dma_1_1mm2s__dmasr__t_adb593de3d6cecf47f9bd5f0c85e77d3a}} 
\index{axi\_dma::mm2s\_dmasr\_t@{axi\_dma::mm2s\_dmasr\_t}!halted@{halted}}
\index{halted@{halted}!axi\_dma::mm2s\_dmasr\_t@{axi\_dma::mm2s\_dmasr\_t}}
\doxysubsubsection{\texorpdfstring{halted}{halted}}
{\footnotesize\ttfamily bool axi\+\_\+dma\+::mm2s\+\_\+dmasr\+\_\+t\+::halted}



DMA Channel Halted. Indicates the run/stop state of the DMA channel. 0 -\/ DMA channel running. 1 -\/ DMA channel halted. For Scatter / Gather Mode this bit gets set when DMACR.\+RS = 0 and DMA and SG operations have halted. For Direct Register mode (C\+\_\+\+INCLUDE\+\_\+\+SG = 0) this bit gets set when DMACR.\+RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.\+RS = 0 and when DMASR.\+Halted = 1 Note\+: When halted (RS= 0 and Halted = 1), writing to CURDESC\+\_\+\+PTR or TAILDESC\+\_\+\+PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations. 

\mbox{\Hypertarget{structaxi__dma_1_1mm2s__dmasr__t_aa2d36bcedd3e9ebc795b28619a075594}\label{structaxi__dma_1_1mm2s__dmasr__t_aa2d36bcedd3e9ebc795b28619a075594}} 
\index{axi\_dma::mm2s\_dmasr\_t@{axi\_dma::mm2s\_dmasr\_t}!idle@{idle}}
\index{idle@{idle}!axi\_dma::mm2s\_dmasr\_t@{axi\_dma::mm2s\_dmasr\_t}}
\doxysubsubsection{\texorpdfstring{idle}{idle}}
{\footnotesize\ttfamily bool axi\+\_\+dma\+::mm2s\+\_\+dmasr\+\_\+t\+::idle}

DMA Channel Idle. Indicates the state of AXI DMA operations. For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations. For Direct Register Mode when IDLE indicates the current transfer has completed. 0 -\/ Not Idle. For Scatter / Gather Mode, SG has not reached tail descriptor pointer and/or DMA operations in progress. For Direct Register Mode, transfer is not complete. 1 -\/ Idle. For Scatter / Gather Mode, SG has reached tail descriptor pointer and DMA operation paused. for Direct Register Mode, DMA transfer has completed and controller is paused. Note\+: This bit is 0 when channel is halted (DMASR.\+Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode. \mbox{\Hypertarget{structaxi__dma_1_1mm2s__dmasr__t_a6abf8273e3f2567e7cb21e24db7e276a}\label{structaxi__dma_1_1mm2s__dmasr__t_a6abf8273e3f2567e7cb21e24db7e276a}} 
\index{axi\_dma::mm2s\_dmasr\_t@{axi\_dma::mm2s\_dmasr\_t}!ioc\_irq@{ioc\_irq}}
\index{ioc\_irq@{ioc\_irq}!axi\_dma::mm2s\_dmasr\_t@{axi\_dma::mm2s\_dmasr\_t}}
\doxysubsubsection{\texorpdfstring{ioc\_irq}{ioc\_irq}}
{\footnotesize\ttfamily bool axi\+\_\+dma\+::mm2s\+\_\+dmasr\+\_\+t\+::ioc\+\_\+irq}



Interrupt on Complete. When set to 1 for Scatter/\+Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit is enabled in the MM2\+S\+\_\+\+DMACR (IOC\+\_\+\+Irq\+En = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA. 0 -\/ No IOC Interrupt. 1 -\/ IOC Interrupt detected. Writing a 1 to this bit will clear it. 

\mbox{\Hypertarget{structaxi__dma_1_1mm2s__dmasr__t_a150f161709173bc328c9c3e963a099d7}\label{structaxi__dma_1_1mm2s__dmasr__t_a150f161709173bc328c9c3e963a099d7}} 
\index{axi\_dma::mm2s\_dmasr\_t@{axi\_dma::mm2s\_dmasr\_t}!irq\_delay\_sts@{irq\_delay\_sts}}
\index{irq\_delay\_sts@{irq\_delay\_sts}!axi\_dma::mm2s\_dmasr\_t@{axi\_dma::mm2s\_dmasr\_t}}
\doxysubsubsection{\texorpdfstring{irq\_delay\_sts}{irq\_delay\_sts}}
{\footnotesize\ttfamily uint8\+\_\+t axi\+\_\+dma\+::mm2s\+\_\+dmasr\+\_\+t\+::irq\+\_\+delay\+\_\+sts}

Interrupt Delay Time Status. Indicates current interrupt delay time value. Note\+: Applicable only when Scatter Gather is enabled. \mbox{\Hypertarget{structaxi__dma_1_1mm2s__dmasr__t_ae1f52d83d9c033ddb75f4ddfbf445e04}\label{structaxi__dma_1_1mm2s__dmasr__t_ae1f52d83d9c033ddb75f4ddfbf445e04}} 
\index{axi\_dma::mm2s\_dmasr\_t@{axi\_dma::mm2s\_dmasr\_t}!irq\_threshold\_sts@{irq\_threshold\_sts}}
\index{irq\_threshold\_sts@{irq\_threshold\_sts}!axi\_dma::mm2s\_dmasr\_t@{axi\_dma::mm2s\_dmasr\_t}}
\doxysubsubsection{\texorpdfstring{irq\_threshold\_sts}{irq\_threshold\_sts}}
{\footnotesize\ttfamily uint8\+\_\+t axi\+\_\+dma\+::mm2s\+\_\+dmasr\+\_\+t\+::irq\+\_\+threshold\+\_\+sts}

Interrupt Threshold Status. Indicates current interrupt threshold value. Note\+: Applicable only when Scatter Gather is enabled. \mbox{\Hypertarget{structaxi__dma_1_1mm2s__dmasr__t_a3fbd5fc295c607e5f6f767d4ae4e9543}\label{structaxi__dma_1_1mm2s__dmasr__t_a3fbd5fc295c607e5f6f767d4ae4e9543}} 
\index{axi\_dma::mm2s\_dmasr\_t@{axi\_dma::mm2s\_dmasr\_t}!rsvd\_11\_11@{rsvd\_11\_11}}
\index{rsvd\_11\_11@{rsvd\_11\_11}!axi\_dma::mm2s\_dmasr\_t@{axi\_dma::mm2s\_dmasr\_t}}
\doxysubsubsection{\texorpdfstring{rsvd\_11\_11}{rsvd\_11\_11}}
{\footnotesize\ttfamily uint8\+\_\+t axi\+\_\+dma\+::mm2s\+\_\+dmasr\+\_\+t\+::rsvd\+\_\+11\+\_\+11}

\mbox{\Hypertarget{structaxi__dma_1_1mm2s__dmasr__t_a75d4bf329337c9420cb3314ea5564725}\label{structaxi__dma_1_1mm2s__dmasr__t_a75d4bf329337c9420cb3314ea5564725}} 
\index{axi\_dma::mm2s\_dmasr\_t@{axi\_dma::mm2s\_dmasr\_t}!rsvd\_15\_15@{rsvd\_15\_15}}
\index{rsvd\_15\_15@{rsvd\_15\_15}!axi\_dma::mm2s\_dmasr\_t@{axi\_dma::mm2s\_dmasr\_t}}
\doxysubsubsection{\texorpdfstring{rsvd\_15\_15}{rsvd\_15\_15}}
{\footnotesize\ttfamily uint8\+\_\+t axi\+\_\+dma\+::mm2s\+\_\+dmasr\+\_\+t\+::rsvd\+\_\+15\+\_\+15}

\mbox{\Hypertarget{structaxi__dma_1_1mm2s__dmasr__t_a6aa16e98955b3352a4bc8231152a498a}\label{structaxi__dma_1_1mm2s__dmasr__t_a6aa16e98955b3352a4bc8231152a498a}} 
\index{axi\_dma::mm2s\_dmasr\_t@{axi\_dma::mm2s\_dmasr\_t}!rsvd\_2\_2@{rsvd\_2\_2}}
\index{rsvd\_2\_2@{rsvd\_2\_2}!axi\_dma::mm2s\_dmasr\_t@{axi\_dma::mm2s\_dmasr\_t}}
\doxysubsubsection{\texorpdfstring{rsvd\_2\_2}{rsvd\_2\_2}}
{\footnotesize\ttfamily uint8\+\_\+t axi\+\_\+dma\+::mm2s\+\_\+dmasr\+\_\+t\+::rsvd\+\_\+2\+\_\+2}

\mbox{\Hypertarget{structaxi__dma_1_1mm2s__dmasr__t_ad486c4fac81edb2fd336bf38eadd52a2}\label{structaxi__dma_1_1mm2s__dmasr__t_ad486c4fac81edb2fd336bf38eadd52a2}} 
\index{axi\_dma::mm2s\_dmasr\_t@{axi\_dma::mm2s\_dmasr\_t}!rsvd\_7\_7@{rsvd\_7\_7}}
\index{rsvd\_7\_7@{rsvd\_7\_7}!axi\_dma::mm2s\_dmasr\_t@{axi\_dma::mm2s\_dmasr\_t}}
\doxysubsubsection{\texorpdfstring{rsvd\_7\_7}{rsvd\_7\_7}}
{\footnotesize\ttfamily uint8\+\_\+t axi\+\_\+dma\+::mm2s\+\_\+dmasr\+\_\+t\+::rsvd\+\_\+7\+\_\+7}

\mbox{\Hypertarget{structaxi__dma_1_1mm2s__dmasr__t_afeac67244b15cd7cc853fac17e01712a}\label{structaxi__dma_1_1mm2s__dmasr__t_afeac67244b15cd7cc853fac17e01712a}} 
\index{axi\_dma::mm2s\_dmasr\_t@{axi\_dma::mm2s\_dmasr\_t}!sg\_dec\_err@{sg\_dec\_err}}
\index{sg\_dec\_err@{sg\_dec\_err}!axi\_dma::mm2s\_dmasr\_t@{axi\_dma::mm2s\_dmasr\_t}}
\doxysubsubsection{\texorpdfstring{sg\_dec\_err}{sg\_dec\_err}}
{\footnotesize\ttfamily bool axi\+\_\+dma\+::mm2s\+\_\+dmasr\+\_\+t\+::sg\+\_\+dec\+\_\+err}



Scatter Gather Decode Error. This error occurs if CURDESC\+\_\+\+PTR and/or NXTDESC\+\_\+\+PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.\+RS bit is set to 0, and when the engine has completely shut down, the DMASR.\+Halted bit is set to 1. 0 -\/ No SG Decode Errors. 1 -\/ SG Decode Error detected. DMA Engine halts. Note\+: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 

\mbox{\Hypertarget{structaxi__dma_1_1mm2s__dmasr__t_af439749d2d5e2774f656ac147b48ca9c}\label{structaxi__dma_1_1mm2s__dmasr__t_af439749d2d5e2774f656ac147b48ca9c}} 
\index{axi\_dma::mm2s\_dmasr\_t@{axi\_dma::mm2s\_dmasr\_t}!sg\_incld@{sg\_incld}}
\index{sg\_incld@{sg\_incld}!axi\_dma::mm2s\_dmasr\_t@{axi\_dma::mm2s\_dmasr\_t}}
\doxysubsubsection{\texorpdfstring{sg\_incld}{sg\_incld}}
{\footnotesize\ttfamily bool axi\+\_\+dma\+::mm2s\+\_\+dmasr\+\_\+t\+::sg\+\_\+incld}

1 -\/ Scatter Gather Enabled 0 -\/ Scatter Gather not enabled \mbox{\Hypertarget{structaxi__dma_1_1mm2s__dmasr__t_ab385aaaf1985398b44bcc42c705e4769}\label{structaxi__dma_1_1mm2s__dmasr__t_ab385aaaf1985398b44bcc42c705e4769}} 
\index{axi\_dma::mm2s\_dmasr\_t@{axi\_dma::mm2s\_dmasr\_t}!sg\_int\_err@{sg\_int\_err}}
\index{sg\_int\_err@{sg\_int\_err}!axi\_dma::mm2s\_dmasr\_t@{axi\_dma::mm2s\_dmasr\_t}}
\doxysubsubsection{\texorpdfstring{sg\_int\_err}{sg\_int\_err}}
{\footnotesize\ttfamily bool axi\+\_\+dma\+::mm2s\+\_\+dmasr\+\_\+t\+::sg\+\_\+int\+\_\+err}



Scatter Gather Internal Error. This error occurs if a descriptor with the “\+Complete bit” already set is fetched. Refer to the Scatter Gather Descriptor section for more information.\+This indicates to the SG Engine that the descriptor is a stale descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.\+RS bit is set to 0, and when the engine has completely shut down, the DMASR.\+Halted bit is set to 1. 0 -\/ No SG Internal Errors. 1 -\/ SG Internal Error detected. DMA Engine halts. Note\+: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 

\mbox{\Hypertarget{structaxi__dma_1_1mm2s__dmasr__t_ac1f432a2417e8c442ced9fc049f296c6}\label{structaxi__dma_1_1mm2s__dmasr__t_ac1f432a2417e8c442ced9fc049f296c6}} 
\index{axi\_dma::mm2s\_dmasr\_t@{axi\_dma::mm2s\_dmasr\_t}!sg\_slv\_err@{sg\_slv\_err}}
\index{sg\_slv\_err@{sg\_slv\_err}!axi\_dma::mm2s\_dmasr\_t@{axi\_dma::mm2s\_dmasr\_t}}
\doxysubsubsection{\texorpdfstring{sg\_slv\_err}{sg\_slv\_err}}
{\footnotesize\ttfamily bool axi\+\_\+dma\+::mm2s\+\_\+dmasr\+\_\+t\+::sg\+\_\+slv\+\_\+err}



Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.\+RS bit is set to 0, and when the engine has completely shut down, the DMASR.\+Halted bit is set to 1. 0 -\/ No SG Slave Errors. 1 -\/ SG Slave Error detected. DMA Engine halts. Note\+: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{_axi_dma_8hpp}{Axi\+Dma.\+hpp}}\end{DoxyCompactItemize}
