Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto c6f39e4197d249b2a08a2010b9805e96 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_main_LUT_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_main_LUT xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_main_LUT_time_impl.sdf", for root module "tb_main_LUT/main_i".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_main_LUT_time_impl.sdf", for root module "tb_main_LUT/main_i".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module simprims_ver.RAMB18E1(DOA_REG=1,DOB_REG=1,INI...
Compiling module xil_defaultlib.LUT_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.LUT_blk_mem_gen_prim_width
Compiling module xil_defaultlib.LUT_blk_mem_gen_generic_cstr
Compiling module xil_defaultlib.LUT_blk_mem_gen_top
Compiling module xil_defaultlib.LUT_blk_mem_gen_v8_4_1_synth
Compiling module xil_defaultlib.LUT_blk_mem_gen_v8_4_1
Compiling module xil_defaultlib.LUT
Compiling module xil_defaultlib.main_LUT
Compiling module xil_defaultlib.tb_main_LUT
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_main_LUT_time_impl
