// Seed: 4146132923
module module_0 (
    output wand id_0,
    input tri id_1,
    input wand id_2,
    output wor id_3,
    input wire id_4,
    input wire id_5,
    input supply0 id_6,
    output tri1 id_7,
    input supply1 id_8,
    input tri1 id_9,
    input wire id_10,
    input wire id_11
);
  wire id_13;
  wire id_14;
  assign id_3 = -1;
  assign id_7 = -1;
  assign id_7 = id_11;
endmodule
module module_1 (
    input wand id_0,
    output tri id_1,
    input tri1 id_2,
    id_9,
    output tri0 id_3,
    output supply1 id_4,
    input supply0 id_5,
    output tri id_6,
    id_10,
    input uwire id_7
);
  assign id_9 = 1'b0;
  wire \id_11 , id_12;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_7,
      id_4,
      id_5,
      id_7,
      id_2,
      id_6,
      id_0,
      id_7,
      id_2,
      id_0
  );
  assign modCall_1.type_6 = 0;
endmodule
