INFO-FLOW: Workspace C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1 opened at Tue Jul 09 10:59:36 -0400 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/Virtex-7/Virtex-7 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     ap_family_info -name Virtex-7 -data parts 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command     ap_family_info done; 1.164 sec.
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/Virtex-7/Virtex-7_fpv7 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute         config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_library_info -library virtexuplus_slow 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcvu11p:-flga2577:-1-e 
Execute         import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.139 sec.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.172 sec.
Execute     ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute     config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.782 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute       config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_library_info -library virtexuplus_slow 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcvu11p:-flga2577:-1-e 
Execute       import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.147 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.215 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./PartitionAcceleratorHLS/solution1/directives.tcl 
Execute     set_directive_top -name system_top system_top 
INFO: [HLS 200-1510] Running: set_directive_top -name system_top system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
WARNING: [HLS 200-40] Cannot find source file file_reader.cpp; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 191.750 MB.
INFO: [HLS 200-10] Analyzing design file 'PartitionAcceleratorHLS/src/types.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling PartitionAcceleratorHLS/src/types.cpp as C++
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang PartitionAcceleratorHLS/src/types.cpp -foptimization-record-file=C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/clang.types.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -IPartitionAcceleratorHLS/include -Wno-unknown-pragmas -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/types.pp.0.cpp > C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/clang.types.cpp.out.log 2> C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/clang.types.cpp.err.log 
Command       ap_eval done; 0.537 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.5 seconds per iteration
Execute       set_directive_top system_top -name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/types.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/types.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.587 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/types.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/types.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.354 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/types.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/types.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.448 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/types.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/clang-tidy.types.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/types.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/clang-tidy.types.pp.0.cpp.out.log 2> C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/clang-tidy.types.pp.0.cpp.err.log 
Command         ap_eval done; 1.066 sec.
Execute         source C:/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command       clang_tidy done; 1.09 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.types.pp.0.cpp.diag.yml C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/types.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.types.pp.0.cpp.out.log 2> C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.types.pp.0.cpp.err.log 
Command       ap_eval done; 0.645 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/clang.types.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/types.pp.0.cpp -IPartitionAcceleratorHLS/include -Wno-unknown-pragmas -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/types.bc > C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/clang.types.pp.0.cpp.out.log 2> C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/clang.types.pp.0.cpp.err.log 
Command       ap_eval done; 0.564 sec.
INFO: [HLS 200-10] Analyzing design file 'PartitionAcceleratorHLS/src/system.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling PartitionAcceleratorHLS/src/system.cpp as C++
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang PartitionAcceleratorHLS/src/system.cpp -foptimization-record-file=C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/clang.system.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -IPartitionAcceleratorHLS/include -Wno-unknown-pragmas -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system.pp.0.cpp > C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/clang.system.cpp.out.log 2> C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/clang.system.cpp.err.log 
Command       ap_eval done; 0.183 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top system_top -name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.668 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.956 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.263 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/clang-tidy.system.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/clang-tidy.system.pp.0.cpp.out.log 2> C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/clang-tidy.system.pp.0.cpp.err.log 
Command         ap_eval done; 1.359 sec.
Command       clang_tidy done; 1.416 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.system.pp.0.cpp.diag.yml C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.system.pp.0.cpp.out.log 2> C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.system.pp.0.cpp.err.log 
Command       ap_eval done; 0.697 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/clang.system.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system.pp.0.cpp -IPartitionAcceleratorHLS/include -Wno-unknown-pragmas -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system.bc > C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/clang.system.pp.0.cpp.out.log 2> C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/clang.system.pp.0.cpp.err.log 
Command       ap_eval done; 0.867 sec.
WARNING: [HLS 207-5301] unused parameter 'patch_buffer': PartitionAcceleratorHLS/src/system.cpp:164:36
WARNING: [HLS 207-5301] unused parameter 'num_patches': PartitionAcceleratorHLS/src/system.cpp:164:99
WARNING: [HLS 207-5301] unused parameter 'pSlope': PartitionAcceleratorHLS/src/system.cpp:164:126
WARNING: [HLS 207-5301] unused parameter 'patch_stream': PartitionAcceleratorHLS/src/system.cpp:164:585
WARNING: [HLS 207-5301] unused parameter 'patch_buffer': PartitionAcceleratorHLS/src/system.cpp:365:40
WARNING: [HLS 207-5301] unused parameter 'latest_patch_index': PartitionAcceleratorHLS/src/system.cpp:365:74
WARNING: [HLS 207-5301] unused parameter 'num_patches': PartitionAcceleratorHLS/src/system.cpp:365:103
WARNING: [HLS 207-5301] unused parameter 'pSlope': PartitionAcceleratorHLS/src/system.cpp:365:130
WARNING: [HLS 207-5301] unused parameter 'shadow_bottomL_jR': PartitionAcceleratorHLS/src/system.cpp:365:158
WARNING: [HLS 207-5301] unused parameter 'shadow_bottomR_jR': PartitionAcceleratorHLS/src/system.cpp:365:197
WARNING: [HLS 207-5301] unused parameter 'shadow_bottomL_jL': PartitionAcceleratorHLS/src/system.cpp:365:236
WARNING: [HLS 207-5301] unused parameter 'shadow_bottomR_jL': PartitionAcceleratorHLS/src/system.cpp:365:275
WARNING: [HLS 207-5301] unused parameter 'z1_min': PartitionAcceleratorHLS/src/system.cpp:365:314
WARNING: [HLS 207-5301] unused parameter 'z1_max': PartitionAcceleratorHLS/src/system.cpp:365:342
WARNING: [HLS 207-5301] unused parameter 'a_corner': PartitionAcceleratorHLS/src/system.cpp:365:370
WARNING: [HLS 207-5301] unused parameter 'b_corner': PartitionAcceleratorHLS/src/system.cpp:365:400
WARNING: [HLS 207-5301] unused parameter 'c_corner': PartitionAcceleratorHLS/src/system.cpp:365:430
WARNING: [HLS 207-5301] unused parameter 'd_corner': PartitionAcceleratorHLS/src/system.cpp:365:460
WARNING: [HLS 207-5301] unused parameter 'squareAcceptance': PartitionAcceleratorHLS/src/system.cpp:365:481
WARNING: [HLS 207-5301] unused parameter 'flatTop': PartitionAcceleratorHLS/src/system.cpp:365:507
WARNING: [HLS 207-5301] unused parameter 'flatBottom': PartitionAcceleratorHLS/src/system.cpp:365:524
WARNING: [HLS 207-5301] unused parameter 'triangleAcceptance': PartitionAcceleratorHLS/src/system.cpp:365:544
WARNING: [HLS 207-5301] unused parameter 'patch_stream': PartitionAcceleratorHLS/src/system.cpp:365:589
WARNING: [HLS 207-5301] unused parameter 'patch_buffer': PartitionAcceleratorHLS/src/system.cpp:551:53
WARNING: [HLS 207-5301] unused parameter 'latest_patch_index': PartitionAcceleratorHLS/src/system.cpp:551:87
WARNING: [HLS 207-5301] unused parameter 'num_patches': PartitionAcceleratorHLS/src/system.cpp:551:116
WARNING: [HLS 207-5301] unused parameter 'pSlope': PartitionAcceleratorHLS/src/system.cpp:551:143
WARNING: [HLS 207-5301] unused parameter 'shadow_bottomL_jR': PartitionAcceleratorHLS/src/system.cpp:551:171
WARNING: [HLS 207-5301] unused parameter 'shadow_bottomR_jR': PartitionAcceleratorHLS/src/system.cpp:551:210
WARNING: [HLS 207-5301] unused parameter 'shadow_bottomL_jL': PartitionAcceleratorHLS/src/system.cpp:551:249
WARNING: [HLS 207-5301] unused parameter 'shadow_bottomR_jL': PartitionAcceleratorHLS/src/system.cpp:551:288
WARNING: [HLS 207-5301] unused parameter 'z1_min': PartitionAcceleratorHLS/src/system.cpp:551:327
WARNING: [HLS 207-5301] unused parameter 'z1_max': PartitionAcceleratorHLS/src/system.cpp:551:355
WARNING: [HLS 207-5301] unused parameter 'a_corner': PartitionAcceleratorHLS/src/system.cpp:551:383
WARNING: [HLS 207-5301] unused parameter 'b_corner': PartitionAcceleratorHLS/src/system.cpp:551:413
WARNING: [HLS 207-5301] unused parameter 'c_corner': PartitionAcceleratorHLS/src/system.cpp:551:443
WARNING: [HLS 207-5301] unused parameter 'd_corner': PartitionAcceleratorHLS/src/system.cpp:551:473
WARNING: [HLS 207-5301] unused parameter 'squareAcceptance': PartitionAcceleratorHLS/src/system.cpp:551:494
WARNING: [HLS 207-5301] unused parameter 'flatTop': PartitionAcceleratorHLS/src/system.cpp:551:520
WARNING: [HLS 207-5301] unused parameter 'flatBottom': PartitionAcceleratorHLS/src/system.cpp:551:537
WARNING: [HLS 207-5301] unused parameter 'triangleAcceptance': PartitionAcceleratorHLS/src/system.cpp:551:557
WARNING: [HLS 207-5301] unused parameter 'patch_stream': PartitionAcceleratorHLS/src/system.cpp:551:602
WARNING: [HLS 207-4586] operator '<<' has lower precedence than '-'; '-' will be evaluated first: PartitionAcceleratorHLS/src/system.cpp:588:43
INFO: [HLS 207-4423] place parentheses around the '-' expression to silence this warning: PartitionAcceleratorHLS/src/system.cpp:588:43
INFO: [HLS 200-10] Analyzing design file 'PartitionAcceleratorHLS/src/patch_buffer.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling PartitionAcceleratorHLS/src/patch_buffer.cpp as C++
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang PartitionAcceleratorHLS/src/patch_buffer.cpp -foptimization-record-file=C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/clang.patch_buffer.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -IPartitionAcceleratorHLS/include -Wno-unknown-pragmas -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/patch_buffer.pp.0.cpp > C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/clang.patch_buffer.cpp.out.log 2> C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/clang.patch_buffer.cpp.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top system_top -name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/patch_buffer.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/patch_buffer.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.239 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/patch_buffer.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/patch_buffer.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.225 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/patch_buffer.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/patch_buffer.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.316 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/patch_buffer.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/clang-tidy.patch_buffer.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/patch_buffer.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/clang-tidy.patch_buffer.pp.0.cpp.out.log 2> C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/clang-tidy.patch_buffer.pp.0.cpp.err.log 
Command         ap_eval done; 0.662 sec.
Command       clang_tidy done; 0.686 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.patch_buffer.pp.0.cpp.diag.yml C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/patch_buffer.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.patch_buffer.pp.0.cpp.out.log 2> C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.patch_buffer.pp.0.cpp.err.log 
Command       ap_eval done; 0.337 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/clang.patch_buffer.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/patch_buffer.pp.0.cpp -IPartitionAcceleratorHLS/include -Wno-unknown-pragmas -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/patch_buffer.bc > C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/clang.patch_buffer.pp.0.cpp.out.log 2> C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/clang.patch_buffer.pp.0.cpp.err.log 
Command       ap_eval done; 0.246 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 13.39 seconds; current allocated memory: 193.858 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/types.g.bc" "C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system.g.bc" "C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/patch_buffer.g.bc"  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/types.g.bc C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system.g.bc C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/patch_buffer.g.bc -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/a.g.ld.0.bc > C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
Command         ap_eval done; 0.188 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.189 sec.
Execute       run_link_or_opt -opt -out C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
Command         ap_eval done; 0.267 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.272 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2020.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2020.2/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2020.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2020.2/win64/lib/libhlsmc++_39.bc -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 1.978 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.981 sec.
Execute       run_link_or_opt -opt -out C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=system_top -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=system_top -reflow-float-conversion -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.849 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.853 sec.
Execute       run_link_or_opt -out C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2020.2/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2020.2/win64/lib/libfloatconversion_39.bc -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command         ap_eval done; 0.313 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.318 sec.
Execute       run_link_or_opt -opt -out C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=system_top 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=system_top -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
Command         ap_eval done; 0.135 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.137 sec.
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=system_top -mllvm -hls-db-dir -mllvm C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/a.g.lto.bc > C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 2.968 sec.
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:341)
INFO: [HLS 214-131] Inlining function 'ap_int<65>::ap_int<65, true>(ap_int_base<65, true> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<64, true>(ap_int_base<64, true> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base(long)' into 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1463:1548)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' into 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1463:1546)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, true>::ap_int_base<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:341)
INFO: [HLS 214-131] Inlining function 'ap_int<55>::ap_int<55, true>(ap_int_base<55, true> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, true>::ap_int_base<54, true>(ap_int_base<54, true> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<54, true>::operator-() const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:746:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' into 'ap_int_base<54, true>::operator-() const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:746:37)
INFO: [HLS 214-131] Inlining function 'doubleToRawBits(double)' into 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:556:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, true>& ap_int_base<54, true>::operator=<55, true>(ap_int_base<55, true> const&)' into 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:570:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, true>::operator-() const' into 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:570:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>& ap_int_base<12, true>::operator=<65, true>(ap_int_base<65, true> const&)' into 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:563:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' into 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:563:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(float)' into 'ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(float)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:190:61)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(unsigned long)' into 'ap_int_base<32, false>::countLeadingZeros()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1047:30)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::countLeadingZeros()' into 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float() const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:942:17)
INFO: [HLS 214-131] Inlining function 'rawBitsToFloat(unsigned long)' into 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float() const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:971:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float() const' into 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator float() const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1026:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:541:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:183:59)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<64, 64, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<64, 64, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(unsigned long long)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:546:162)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(unsigned long long)' into 'ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(unsigned long long)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:188:64)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<52, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<52, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<52, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<52, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<52, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<52, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'bool ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1495:367)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator<<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:10565)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'bool operator<<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:10554)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator float() const' into '_shadowquilt_column_loop_get_cond(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, bool&)' (PartitionAcceleratorHLS/src/system.cpp:544:14)
INFO: [HLS 214-131] Inlining function 'bool operator<<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' into '_shadowquilt_column_loop_get_cond(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, bool&)' (PartitionAcceleratorHLS/src/system.cpp:545:46)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<32, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:730:16)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:731:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>& ap_int_base<32, true>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<32, true>::operator++(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:730:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 12, true>::minus ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:332)
INFO: [HLS 214-131] Inlining function 'ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 12, true>::minus ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:384)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 12, true>::minus ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:344)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<53, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<53, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<53, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<53, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<53, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<53, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<53, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<53, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 32, true>::minus ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:332)
INFO: [HLS 214-131] Inlining function 'ap_fixed<53, 33, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<53, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 32, true>::minus ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:384)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 32, true>::minus ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:344)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::minus operator-<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:1168)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 32, true>::minus ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::minus operator-<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:1157)
INFO: [HLS 214-131] Inlining function 'ap_fixed<86, 46, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<86, 46, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<86, 46, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<53, 33, true>::mult ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<53, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1119:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<86, 46, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<106, 46, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<106, 46, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<86, 46, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<86, 46, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<106, 46, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<106, 46, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<86, 46, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<86, 46, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<106, 46, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<86, 46, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<86, 46, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<106, 46, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<86, 46, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<86, 46, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<86, 46, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<53, 33, true>::div ap_fixed_base<86, 46, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<53, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1144:97)
INFO: [HLS 214-131] Inlining function 'ap_fixed<107, 67, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<107, 67, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<107, 67, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<86, 46, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<53, 33, true>::div ap_fixed_base<86, 46, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<53, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1177:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<107, 67, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<108, 68, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<108, 68, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<107, 67, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<107, 67, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<108, 68, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<108, 68, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<107, 67, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<107, 67, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<108, 68, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<107, 67, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<107, 67, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<108, 68, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<108, 68, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<108, 68, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<108, 68, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<108, 68, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<108, 68, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<107, 67, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<107, 67, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<107, 67, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 12, true>::plus ap_fixed_base<107, 67, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:330)
INFO: [HLS 214-131] Inlining function 'ap_fixed<108, 68, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<108, 68, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<108, 68, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<107, 67, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 12, true>::plus ap_fixed_base<107, 67, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<108, 68, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<107, 67, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 12, true>::plus ap_fixed_base<107, 67, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:342)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<108, 68, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<108, 68, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<108, 68, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<108, 68, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<108, 68, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<108, 68, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<108, 68, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<108, 68, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<108, 68, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<108, 68, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<108, 68, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into '_cal_projection_to_row(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>)' (PartitionAcceleratorHLS/src/system.cpp:283:35)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<108, 68, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<108, 68, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into '_cal_projection_to_row(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>)' (PartitionAcceleratorHLS/src/system.cpp:285:7)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<107, 67, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 12, true>::plus ap_fixed_base<107, 67, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into '_cal_projection_to_row(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>)' (PartitionAcceleratorHLS/src/system.cpp:285:70)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<86, 46, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<53, 33, true>::div ap_fixed_base<86, 46, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<53, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into '_cal_projection_to_row(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>)' (PartitionAcceleratorHLS/src/system.cpp:285:45)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::minus operator-<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' into '_cal_projection_to_row(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>)' (PartitionAcceleratorHLS/src/system.cpp:285:54)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 12, true>::minus ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into '_cal_projection_to_row(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>)' (PartitionAcceleratorHLS/src/system.cpp:285:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<53, 33, true>::mult ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<53, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into '_cal_projection_to_row(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>)' (PartitionAcceleratorHLS/src/system.cpp:285:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::minus operator-<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' into '_cal_projection_to_row(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>)' (PartitionAcceleratorHLS/src/system.cpp:285:29)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<96, false>::ap_range_ref(ap_int_base<96, false>*, int, int)' into 'ap_int_base<96, false>::range(int, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:899:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<96, false>::get() const' into 'ap_int_base<32, false>::ap_int_base<96, false>(ap_range_ref<96, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:358:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<96, false>(ap_range_ref<96, false> const&)' into 'ap_uint<32>::ap_uint<96, false>(ap_range_ref<96, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int.h:237:92)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::ap_range_ref(ap_int_base<32, false>*, int, int)' into 'ap_int_base<32, false>::range(int, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:899:12)
INFO: [HLS 214-131] Inlining function 'af_range_ref<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1591:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::get() const' into 'ap_int_base<32, false>::ap_int_base<32, false>(ap_range_ref<32, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:358:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<32, false>(ap_range_ref<32, false> const&)' into 'af_range_ref<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, false>(ap_range_ref<32, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_ref.h:347:38)
INFO: [HLS 214-131] Inlining function 'af_range_ref<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, false>(ap_int_base<32, false> const&)' into 'af_range_ref<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, false>(ap_range_ref<32, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_ref.h:348:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<96, false>::range(int, int)' into 'point_get_z(ap_uint<96>)' (PartitionAcceleratorHLS/src/types.cpp:27:26)
INFO: [HLS 214-131] Inlining function 'af_range_ref<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, false>(ap_range_ref<32, false> const&)' into 'point_get_z(ap_uint<96>)' (PartitionAcceleratorHLS/src/types.cpp:29:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'point_get_z(ap_uint<96>)' (PartitionAcceleratorHLS/src/types.cpp:29:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::range(int, int)' into 'point_get_z(ap_uint<96>)' (PartitionAcceleratorHLS/src/types.cpp:29:31)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint<96, false>(ap_range_ref<96, false> const&)' into 'point_get_z(ap_uint<96>)' (PartitionAcceleratorHLS/src/types.cpp:27:24)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, false>::ap_bit_ref(ap_int_base<32, false>*, int)' into 'ap_int_base<32, false>::operator[](int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:934:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false>*, int)' into 'ap_int_base<1, false>::operator[](int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:934:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, false>::operator bool() const' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<32, false>(ap_bit_ref<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:38)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::operator=(unsigned long long)' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<32, false>(ap_bit_ref<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::range(int, int)' into 'ap_int_base<32, false>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:890:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>::ap_range_ref(ap_int_base<8, false>*, int, int)' into 'ap_int_base<8, false>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:853:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::range(int, int)' into 'ap_int_base<8, false>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:890:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_int_base<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<32, false>(ap_range_ref<32, false> const&)' into 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_range_ref<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_int_base<32, false> const&)' into 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_range_ref<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>::ap_range_ref(ap_int_base<23, false>*, int, int)' into 'ap_int_base<23, false>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:853:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::range(int, int)' into 'ap_int_base<23, false>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:890:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_int_base<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<32, false>(ap_range_ref<32, false> const&)' into 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_range_ref<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_int_base<32, false> const&)' into 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_range_ref<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(unsigned int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:312:28)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_range_ref<32, false> const&)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:320:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:320:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:320:20)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_range_ref<32, false> const&)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:319:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:319:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:319:19)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<32, false>(ap_bit_ref<32, false> const&)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:318:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:318:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator[](int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:318:19)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false> const*, int)' into 'ap_int_base<1, false>::operator[](int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:950:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::to_bool() const' into 'ap_int_base<1, false>::operator[](int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:951:15)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>::ap_range_ref(ap_int_base<8, false>*, int, int)' into 'ap_int_base<8, false>::range(int, int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:860:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::range(int, int) const' into 'ap_int_base<8, false>::operator()(int, int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:894:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>::get() const' into 'ap_int_base<8, false>::ap_int_base<8, false>(ap_range_ref<8, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:312:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<8, false>(ap_int_base<8, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base<8, false>(ap_range_ref<8, false> const&)' into 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<8, false>(ap_range_ref<8, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<8, false>(ap_int_base<8, false> const&)' into 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<8, false>(ap_range_ref<8, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>::ap_range_ref(ap_int_base<23, false>*, int, int)' into 'ap_int_base<23, false>::range(int, int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:860:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::range(int, int) const' into 'ap_int_base<23, false>::operator()(int, int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:894:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>::get() const' into 'ap_int_base<23, false>::ap_int_base<23, false>(ap_range_ref<23, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:312:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<23, false>(ap_int_base<23, false> const&)' into 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<23, false>(ap_int_base<23, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::ap_int_base<23, false>(ap_range_ref<23, false> const&)' into 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<23, false>(ap_range_ref<23, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<23, false>(ap_int_base<23, false> const&)' into 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<23, false>(ap_range_ref<23, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int) const' into 'fp_struct<float>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:335:17)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<23, false>(ap_range_ref<23, false> const&)' into 'fp_struct<float>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:337:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'fp_struct<float>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:337:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::operator()(int, int) const' into 'fp_struct<float>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:337:19)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<8, false>(ap_range_ref<8, false> const&)' into 'fp_struct<float>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:336:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'fp_struct<float>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:336:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator()(int, int) const' into 'fp_struct<float>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:336:20)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, false>::operator=(bool)' into 'fp_struct<float>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:335:15)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator[](int)' into 'fp_struct<float>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:335:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::to_uint() const' into 'fp_struct<float>::to_float() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:350:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float() const' into '_find_left_and_right_boundaries(unsigned int*, ap_uint<96> (*) [512], ap_int<32>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_int<32>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, int)' (PartitionAcceleratorHLS/src/system.cpp:316:29)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(float)' into '_find_left_and_right_boundaries(unsigned int*, ap_uint<96> (*) [512], ap_int<32>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_int<32>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, int)' (PartitionAcceleratorHLS/src/system.cpp:332:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float() const' into '_find_left_and_right_boundaries(unsigned int*, ap_uint<96> (*) [512], ap_int<32>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_int<32>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, int)' (PartitionAcceleratorHLS/src/system.cpp:318:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(float)' into '_find_left_and_right_boundaries(unsigned int*, ap_uint<96> (*) [512], ap_int<32>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_int<32>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, int)' (PartitionAcceleratorHLS/src/system.cpp:316:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float() const' into '_find_left_and_right_boundaries(unsigned int*, ap_uint<96> (*) [512], ap_int<32>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_int<32>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, int)' (PartitionAcceleratorHLS/src/system.cpp:320:29)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float() const' into '_find_left_and_right_boundaries(unsigned int*, ap_uint<96> (*) [512], ap_int<32>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_int<32>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, int)' (PartitionAcceleratorHLS/src/system.cpp:322:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float() const' into '_find_left_and_right_boundaries(unsigned int*, ap_uint<96> (*) [512], ap_int<32>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_int<32>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, int)' (PartitionAcceleratorHLS/src/system.cpp:332:35)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into '_find_left_and_right_boundaries(unsigned int*, ap_uint<96> (*) [512], ap_int<32>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_int<32>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, int)' (PartitionAcceleratorHLS/src/system.cpp:331:21)
INFO: [HLS 214-131] Inlining function 'bool operator<<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' into '_find_left_and_right_boundaries(unsigned int*, ap_uint<96> (*) [512], ap_int<32>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_int<32>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, int)' (PartitionAcceleratorHLS/src/system.cpp:330:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(float)' into '_find_left_and_right_boundaries(unsigned int*, ap_uint<96> (*) [512], ap_int<32>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_int<32>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, int)' (PartitionAcceleratorHLS/src/system.cpp:326:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(float)' into '_find_left_and_right_boundaries(unsigned int*, ap_uint<96> (*) [512], ap_int<32>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_int<32>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, int)' (PartitionAcceleratorHLS/src/system.cpp:320:9)
INFO: [HLS 214-131] Inlining function 'bool operator<<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' into '_find_left_and_right_boundaries(unsigned int*, ap_uint<96> (*) [512], ap_int<32>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_int<32>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, int)' (PartitionAcceleratorHLS/src/system.cpp:324:16)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into '_find_left_and_right_boundaries(unsigned int*, ap_uint<96> (*) [512], ap_int<32>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_int<32>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, int)' (PartitionAcceleratorHLS/src/system.cpp:325:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float() const' into '_find_left_and_right_boundaries(unsigned int*, ap_uint<96> (*) [512], ap_int<32>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_int<32>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, int)' (PartitionAcceleratorHLS/src/system.cpp:326:35)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float() const' into '_find_starting_index_and_value(unsigned int*, ap_uint<96> (*) [512], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_int<32>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, int)' (PartitionAcceleratorHLS/src/system.cpp:298:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into '_find_starting_index_and_value(unsigned int*, ap_uint<96> (*) [512], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_int<32>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, int)' (PartitionAcceleratorHLS/src/system.cpp:301:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 12, true>::minus ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into '_find_starting_index_and_value(unsigned int*, ap_uint<96> (*) [512], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_int<32>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, int)' (PartitionAcceleratorHLS/src/system.cpp:301:32)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into '_find_starting_index_and_value(unsigned int*, ap_uint<96> (*) [512], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_int<32>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, int)' (PartitionAcceleratorHLS/src/system.cpp:300:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float() const' into '_find_starting_index_and_value(unsigned int*, ap_uint<96> (*) [512], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_int<32>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, int)' (PartitionAcceleratorHLS/src/system.cpp:298:53)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float() const' into '_find_starting_index_and_value(unsigned int*, ap_uint<96> (*) [512], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_int<32>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, int)' (PartitionAcceleratorHLS/src/system.cpp:299:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator!=<32, true>(ap_int_base<32, true> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1616:2233)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator!=<32, true>(ap_int_base<32, true> const&) const' into 'bool operator!=<32, true>(ap_int_base<32, true> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1616:2230)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::countLeadingZeros()' into 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double() const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:892:17)
INFO: [HLS 214-131] Inlining function 'rawBitsToDouble(unsigned long long)' into 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double() const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:924:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double() const' into 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>(double) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1505:82)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<32, true>& operator-=<32, true>(ap_int_base<32, true>&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1555:373)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>& ap_int_base<32, true>::operator-=<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>& operator-=<32, true>(ap_int_base<32, true>&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1555:370)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<32, true>::plus operator+<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:339)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<32, true>::RType<32, true>::plus operator+<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<32, true>::plus operator+<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<($_0)32, true>::plus operator+<32, true>(ap_int_base<32, true> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1461:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::plus operator+<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<($_0)32, true>::plus operator+<32, true>(ap_int_base<32, true> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1461:1004)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<33, true>::RType<32, true>::minus operator-<33, true, 32, true>(ap_int_base<33, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:341)
INFO: [HLS 214-131] Inlining function 'ap_int<34>::ap_int<34, true>(ap_int_base<34, true> const&)' into 'ap_int_base<33, true>::RType<32, true>::minus operator-<33, true, 32, true>(ap_int_base<33, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<33, true>::RType<32, true>::minus operator-<33, true, 32, true>(ap_int_base<33, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<33, true>::RType<($_0)32, true>::minus operator-<33, true>(ap_int_base<33, true> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1461:1531)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::RType<32, true>::minus operator-<33, true, 32, true>(ap_int_base<33, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<33, true>::RType<($_0)32, true>::minus operator-<33, true>(ap_int_base<33, true> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1461:1529)
INFO: [HLS 214-131] Inlining function 'ap_int_base<35, true>::ap_int_base<34, true>(ap_int_base<34, true> const&)' into 'ap_int_base<34, true>::RType<32, true>::plus operator+<34, true, 32, true>(ap_int_base<34, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:339)
INFO: [HLS 214-131] Inlining function 'ap_int<35>::ap_int<35, true>(ap_int_base<35, true> const&)' into 'ap_int_base<34, true>::RType<32, true>::plus operator+<34, true, 32, true>(ap_int_base<34, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<35, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<34, true>::RType<32, true>::plus operator+<34, true, 32, true>(ap_int_base<34, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<34, true>::RType<($_0)32, true>::plus operator+<34, true>(ap_int_base<34, true> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1461:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::RType<32, true>::plus operator+<34, true, 32, true>(ap_int_base<34, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<34, true>::RType<($_0)32, true>::plus operator+<34, true>(ap_int_base<34, true> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1461:1004)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(unsigned int)' into 'bool operator!=<32, true>(ap_int_base<32, true> const&, unsigned int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1617:2352)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator!=<32, false>(ap_int_base<32, false> const&) const' into 'bool operator!=<32, true>(ap_int_base<32, true> const&, unsigned int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1617:2349)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double() const' into 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<(double) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1506:82)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<32, true>& operator+=<32, true>(ap_int_base<32, true>&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1555:167)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>& ap_int_base<32, true>::operator+=<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>& operator+=<32, true>(ap_int_base<32, true>&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1555:164)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:341)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<($_0)32, true>::minus operator-<32, true>(ap_int_base<32, true> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1461:1531)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<($_0)32, true>::minus operator-<32, true>(ap_int_base<32, true> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1461:1529)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<33, true>::RType<32, true>::plus operator+<33, true, 32, true>(ap_int_base<33, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:339)
INFO: [HLS 214-131] Inlining function 'ap_int<34>::ap_int<34, true>(ap_int_base<34, true> const&)' into 'ap_int_base<33, true>::RType<32, true>::plus operator+<33, true, 32, true>(ap_int_base<33, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<33, true>::RType<32, true>::plus operator+<33, true, 32, true>(ap_int_base<33, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<33, true>::RType<($_0)32, true>::plus operator+<33, true>(ap_int_base<33, true> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1461:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::RType<32, true>::plus operator+<33, true, 32, true>(ap_int_base<33, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<33, true>::RType<($_0)32, true>::plus operator+<33, true>(ap_int_base<33, true> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1461:1004)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'alignedtoline_per_layer_loop(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, bool, ap_uint<96> (*) [512], unsigned int*, ap_uint<96> (*) [16], ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&, int)' (PartitionAcceleratorHLS/src/system.cpp:367:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<35, true>::operator long long() const' into 'alignedtoline_per_layer_loop(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, bool, ap_uint<96> (*) [512], unsigned int*, ap_uint<96> (*) [16], ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&, int)' (PartitionAcceleratorHLS/src/system.cpp:471:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::RType<($_0)32, true>::plus operator+<34, true>(ap_int_base<34, true> const&, int)' into 'alignedtoline_per_layer_loop(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, bool, ap_uint<96> (*) [512], unsigned int*, ap_uint<96> (*) [16], ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&, int)' (PartitionAcceleratorHLS/src/system.cpp:471:52)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::RType<($_0)32, true>::plus operator+<33, true>(ap_int_base<33, true> const&, int)' into 'alignedtoline_per_layer_loop(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, bool, ap_uint<96> (*) [512], unsigned int*, ap_uint<96> (*) [16], ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&, int)' (PartitionAcceleratorHLS/src/system.cpp:471:48)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<($_0)32, true>::minus operator-<32, true>(ap_int_base<32, true> const&, int)' into 'alignedtoline_per_layer_loop(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, bool, ap_uint<96> (*) [512], unsigned int*, ap_uint<96> (*) [16], ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&, int)' (PartitionAcceleratorHLS/src/system.cpp:471:43)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<34, true>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'alignedtoline_per_layer_loop(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, bool, ap_uint<96> (*) [512], unsigned int*, ap_uint<96> (*) [16], ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&, int)' (PartitionAcceleratorHLS/src/system.cpp:463:32)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::RType<($_0)32, true>::plus operator+<33, true>(ap_int_base<33, true> const&, int)' into 'alignedtoline_per_layer_loop(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, bool, ap_uint<96> (*) [512], unsigned int*, ap_uint<96> (*) [16], ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&, int)' (PartitionAcceleratorHLS/src/system.cpp:463:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<($_0)32, true>::minus operator-<32, true>(ap_int_base<32, true> const&, int)' into 'alignedtoline_per_layer_loop(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, bool, ap_uint<96> (*) [512], unsigned int*, ap_uint<96> (*) [16], ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&, int)' (PartitionAcceleratorHLS/src/system.cpp:463:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'alignedtoline_per_layer_loop(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, bool, ap_uint<96> (*) [512], unsigned int*, ap_uint<96> (*) [16], ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&, int)' (PartitionAcceleratorHLS/src/system.cpp:451:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 12, true>::minus ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'alignedtoline_per_layer_loop(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, bool, ap_uint<96> (*) [512], unsigned int*, ap_uint<96> (*) [16], ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&, int)' (PartitionAcceleratorHLS/src/system.cpp:451:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>& operator+=<32, true>(ap_int_base<32, true>&, int)' into 'alignedtoline_per_layer_loop(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, bool, ap_uint<96> (*) [512], unsigned int*, ap_uint<96> (*) [16], ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&, int)' (PartitionAcceleratorHLS/src/system.cpp:450:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'alignedtoline_per_layer_loop(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, bool, ap_uint<96> (*) [512], unsigned int*, ap_uint<96> (*) [16], ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&, int)' (PartitionAcceleratorHLS/src/system.cpp:368:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'alignedtoline_per_layer_loop(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, bool, ap_uint<96> (*) [512], unsigned int*, ap_uint<96> (*) [16], ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&, int)' (PartitionAcceleratorHLS/src/system.cpp:449:57)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<(double) const' into 'alignedtoline_per_layer_loop(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, bool, ap_uint<96> (*) [512], unsigned int*, ap_uint<96> (*) [16], ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&, int)' (PartitionAcceleratorHLS/src/system.cpp:447:23)
INFO: [HLS 214-131] Inlining function 'bool operator!=<32, true>(ap_int_base<32, true> const&, unsigned int)' into 'alignedtoline_per_layer_loop(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, bool, ap_uint<96> (*) [512], unsigned int*, ap_uint<96> (*) [16], ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&, int)' (PartitionAcceleratorHLS/src/system.cpp:442:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'alignedtoline_per_layer_loop(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, bool, ap_uint<96> (*) [512], unsigned int*, ap_uint<96> (*) [16], ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&, int)' (PartitionAcceleratorHLS/src/system.cpp:432:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<($_0)32, true>::plus operator+<32, true>(ap_int_base<32, true> const&, int)' into 'alignedtoline_per_layer_loop(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, bool, ap_uint<96> (*) [512], unsigned int*, ap_uint<96> (*) [16], ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&, int)' (PartitionAcceleratorHLS/src/system.cpp:432:43)
INFO: [HLS 214-131] Inlining function 'ap_int_base<35, true>::operator long long() const' into 'alignedtoline_per_layer_loop(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, bool, ap_uint<96> (*) [512], unsigned int*, ap_uint<96> (*) [16], ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&, int)' (PartitionAcceleratorHLS/src/system.cpp:424:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::RType<($_0)32, true>::plus operator+<34, true>(ap_int_base<34, true> const&, int)' into 'alignedtoline_per_layer_loop(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, bool, ap_uint<96> (*) [512], unsigned int*, ap_uint<96> (*) [16], ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&, int)' (PartitionAcceleratorHLS/src/system.cpp:424:52)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::RType<($_0)32, true>::minus operator-<33, true>(ap_int_base<33, true> const&, int)' into 'alignedtoline_per_layer_loop(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, bool, ap_uint<96> (*) [512], unsigned int*, ap_uint<96> (*) [16], ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&, int)' (PartitionAcceleratorHLS/src/system.cpp:424:47)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<($_0)32, true>::plus operator+<32, true>(ap_int_base<32, true> const&, int)' into 'alignedtoline_per_layer_loop(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, bool, ap_uint<96> (*) [512], unsigned int*, ap_uint<96> (*) [16], ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&, int)' (PartitionAcceleratorHLS/src/system.cpp:424:43)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<33, true>::operator><33, true>(ap_int_base<33, true> const&) const' into 'alignedtoline_per_layer_loop(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, bool, ap_uint<96> (*) [512], unsigned int*, ap_uint<96> (*) [16], ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&, int)' (PartitionAcceleratorHLS/src/system.cpp:418:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<($_0)32, true>::plus operator+<32, true>(ap_int_base<32, true> const&, int)' into 'alignedtoline_per_layer_loop(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, bool, ap_uint<96> (*) [512], unsigned int*, ap_uint<96> (*) [16], ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&, int)' (PartitionAcceleratorHLS/src/system.cpp:418:43)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<($_0)32, true>::plus operator+<32, true>(ap_int_base<32, true> const&, int)' into 'alignedtoline_per_layer_loop(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, bool, ap_uint<96> (*) [512], unsigned int*, ap_uint<96> (*) [16], ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&, int)' (PartitionAcceleratorHLS/src/system.cpp:418:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>& operator-=<32, true>(ap_int_base<32, true>&, int)' into 'alignedtoline_per_layer_loop(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, bool, ap_uint<96> (*) [512], unsigned int*, ap_uint<96> (*) [16], ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&, int)' (PartitionAcceleratorHLS/src/system.cpp:412:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>(double) const' into 'alignedtoline_per_layer_loop(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, bool, ap_uint<96> (*) [512], unsigned int*, ap_uint<96> (*) [16], ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&, int)' (PartitionAcceleratorHLS/src/system.cpp:411:23)
INFO: [HLS 214-131] Inlining function 'bool operator!=<32, true>(ap_int_base<32, true> const&, int)' into 'alignedtoline_per_layer_loop(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, bool, ap_uint<96> (*) [512], unsigned int*, ap_uint<96> (*) [16], ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&, int)' (PartitionAcceleratorHLS/src/system.cpp:410:21)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'alignedtoline_per_layer_loop(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, bool, ap_uint<96> (*) [512], unsigned int*, ap_uint<96> (*) [16], ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&, int)' (PartitionAcceleratorHLS/src/system.cpp:373:29)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(unsigned long long)' into 'alignedtoline_per_layer_loop(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, bool, ap_uint<96> (*) [512], unsigned int*, ap_uint<96> (*) [16], ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&, int)' (PartitionAcceleratorHLS/src/system.cpp:380:25)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'alignedtoline_per_layer_loop(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, bool, ap_uint<96> (*) [512], unsigned int*, ap_uint<96> (*) [16], ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&, int)' (PartitionAcceleratorHLS/src/system.cpp:379:29)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(unsigned long long)' into 'alignedtoline_per_layer_loop(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, bool, ap_uint<96> (*) [512], unsigned int*, ap_uint<96> (*) [16], ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&, int)' (PartitionAcceleratorHLS/src/system.cpp:378:25)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'alignedtoline_per_layer_loop(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, bool, ap_uint<96> (*) [512], unsigned int*, ap_uint<96> (*) [16], ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&, int)' (PartitionAcceleratorHLS/src/system.cpp:377:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(unsigned long long)' into 'alignedtoline_per_layer_loop(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, bool, ap_uint<96> (*) [512], unsigned int*, ap_uint<96> (*) [16], ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&, int)' (PartitionAcceleratorHLS/src/system.cpp:374:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<96>, 0>::write(ap_uint<96> const&)' into 'write_patch_stream(hls::stream<ap_uint<96>, 0>&, ap_uint<96> (*) [16])' (PartitionAcceleratorHLS/src/patch_buffer.cpp:40:20)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'makePatch_alignedToLine(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, bool, ap_uint<96> (*) [512], unsigned int*, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:490:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(double)' into 'makePatch_alignedToLine(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, bool, ap_uint<96> (*) [512], unsigned int*, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:491:37)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(unsigned long long)' into 'get_superpoint_min_z(ap_uint<96>*)' (PartitionAcceleratorHLS/src/system.cpp:46:21)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'get_superpoint_min_z(ap_uint<96>*)' (PartitionAcceleratorHLS/src/system.cpp:51:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'get_superpoint_max_z(ap_uint<96>*)' (PartitionAcceleratorHLS/src/system.cpp:60:21)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator><32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'get_superpoint_max_z(ap_uint<96>*)' (PartitionAcceleratorHLS/src/system.cpp:65:11)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> const& std::max<ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> const&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/stl_algobase.h:224:15)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> const& std::min<ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> const&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/stl_algobase.h:200:15)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<32, true>(ap_int_base<32, true> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1616:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<32, true>(ap_int_base<32, true> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1616:1850)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<53, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<53, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<53, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<53, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<33, 13, true>::div ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1144:97)
INFO: [HLS 214-131] Inlining function 'ap_fixed<54, 34, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<54, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<54, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<33, 13, true>::div ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1177:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<54, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<54, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<54, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<54, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<54, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<54, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<54, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<54, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<54, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<54, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<54, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<65, 25, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<65, 25, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 25, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 12, true>::mult ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1119:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<66, 26, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<66, 26, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<66, 26, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<66, 26, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<66, 26, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 25, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<66, 26, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<66, 26, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<65, 25, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 25, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<66, 26, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<66, 26, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<65, 25, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 25, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<66, 26, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<65, 25, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 25, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<66, 26, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<65, 25, true>::plus ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<65, 25, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 25, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:330)
INFO: [HLS 214-131] Inlining function 'ap_fixed<66, 26, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<66, 26, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<66, 26, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<65, 25, true>::plus ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<65, 25, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 25, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<66, 26, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<65, 25, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 25, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<65, 25, true>::plus ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<65, 25, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 25, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:342)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<66, 26, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<66, 26, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<66, 26, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<66, 26, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<66, 26, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<66, 26, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<66, 26, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<66, 26, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<66, 26, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<66, 26, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<66, 26, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'straightLineProjectorFromLayerIJtoK(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_int<32>, ap_int<32>, ap_int<32>)' (PartitionAcceleratorHLS/src/system.cpp:19:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<66, 26, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<66, 26, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'straightLineProjectorFromLayerIJtoK(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_int<32>, ap_int<32>, ap_int<32>)' (PartitionAcceleratorHLS/src/system.cpp:41:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<65, 25, true>::plus ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<65, 25, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 25, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'straightLineProjectorFromLayerIJtoK(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_int<32>, ap_int<32>, ap_int<32>)' (PartitionAcceleratorHLS/src/system.cpp:41:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 12, true>::mult ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'straightLineProjectorFromLayerIJtoK(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_int<32>, ap_int<32>, ap_int<32>)' (PartitionAcceleratorHLS/src/system.cpp:41:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 12, true>::minus ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'straightLineProjectorFromLayerIJtoK(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_int<32>, ap_int<32>, ap_int<32>)' (PartitionAcceleratorHLS/src/system.cpp:41:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<54, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<54, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'straightLineProjectorFromLayerIJtoK(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_int<32>, ap_int<32>, ap_int<32>)' (PartitionAcceleratorHLS/src/system.cpp:39:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<33, 13, true>::div ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'straightLineProjectorFromLayerIJtoK(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_int<32>, ap_int<32>, ap_int<32>)' (PartitionAcceleratorHLS/src/system.cpp:39:56)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 12, true>::minus ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'straightLineProjectorFromLayerIJtoK(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_int<32>, ap_int<32>, ap_int<32>)' (PartitionAcceleratorHLS/src/system.cpp:39:68)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 12, true>::minus ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'straightLineProjectorFromLayerIJtoK(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_int<32>, ap_int<32>, ap_int<32>)' (PartitionAcceleratorHLS/src/system.cpp:39:44)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'straightLineProjectorFromLayerIJtoK(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_int<32>, ap_int<32>, ap_int<32>)' (PartitionAcceleratorHLS/src/system.cpp:36:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'straightLineProjectorFromLayerIJtoK(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_int<32>, ap_int<32>, ap_int<32>)' (PartitionAcceleratorHLS/src/system.cpp:20:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'straightLineProjectorFromLayerIJtoK(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_int<32>, ap_int<32>, ap_int<32>)' (PartitionAcceleratorHLS/src/system.cpp:36:26)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<($_0)32, true>::minus operator-<32, true>(ap_int_base<32, true> const&, int)' into 'straightLineProjectorFromLayerIJtoK(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_int<32>, ap_int<32>, ap_int<32>)' (PartitionAcceleratorHLS/src/system.cpp:36:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'straightLineProjectorFromLayerIJtoK(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_int<32>, ap_int<32>, ap_int<32>)' (PartitionAcceleratorHLS/src/system.cpp:34:16)
INFO: [HLS 214-131] Inlining function 'bool operator==<32, true>(ap_int_base<32, true> const&, int)' into 'straightLineProjectorFromLayerIJtoK(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_int<32>, ap_int<32>, ap_int<32>)' (PartitionAcceleratorHLS/src/system.cpp:33:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'straightLineProjectorFromLayerIJtoK(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_int<32>, ap_int<32>, ap_int<32>)' (PartitionAcceleratorHLS/src/system.cpp:31:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'straightLineProjectorFromLayerIJtoK(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_int<32>, ap_int<32>, ap_int<32>)' (PartitionAcceleratorHLS/src/system.cpp:21:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'straightLineProjectorFromLayerIJtoK(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_int<32>, ap_int<32>, ap_int<32>)' (PartitionAcceleratorHLS/src/system.cpp:31:26)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<($_0)32, true>::minus operator-<32, true>(ap_int_base<32, true> const&, int)' into 'straightLineProjectorFromLayerIJtoK(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_int<32>, ap_int<32>, ap_int<32>)' (PartitionAcceleratorHLS/src/system.cpp:31:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'straightLineProjectorFromLayerIJtoK(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_int<32>, ap_int<32>, ap_int<32>)' (PartitionAcceleratorHLS/src/system.cpp:29:16)
INFO: [HLS 214-131] Inlining function 'bool operator==<32, true>(ap_int_base<32, true> const&, int)' into 'straightLineProjectorFromLayerIJtoK(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_int<32>, ap_int<32>, ap_int<32>)' (PartitionAcceleratorHLS/src/system.cpp:28:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'straightLineProjectorFromLayerIJtoK(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_int<32>, ap_int<32>, ap_int<32>)' (PartitionAcceleratorHLS/src/system.cpp:26:16)
INFO: [HLS 214-131] Inlining function 'bool operator==<32, true>(ap_int_base<32, true> const&, int)' into 'straightLineProjectorFromLayerIJtoK(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_int<32>, ap_int<32>, ap_int<32>)' (PartitionAcceleratorHLS/src/system.cpp:23:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'straightLineProjectorFromLayerIJtoK(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_int<32>, ap_int<32>, ap_int<32>)' (PartitionAcceleratorHLS/src/system.cpp:26:26)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<($_0)32, true>::minus operator-<32, true>(ap_int_base<32, true> const&, int)' into 'straightLineProjectorFromLayerIJtoK(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_int<32>, ap_int<32>, ap_int<32>)' (PartitionAcceleratorHLS/src/system.cpp:26:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'straightLineProjectorFromLayerIJtoK(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_int<32>, ap_int<32>, ap_int<32>)' (PartitionAcceleratorHLS/src/system.cpp:24:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'getParallelograms(ap_uint<96> (*) [16], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (PartitionAcceleratorHLS/src/system.cpp:82:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(unsigned long long)' into 'getParallelograms(ap_uint<96> (*) [16], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (PartitionAcceleratorHLS/src/system.cpp:123:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(float)' into 'getParallelograms(ap_uint<96> (*) [16], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (PartitionAcceleratorHLS/src/system.cpp:121:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(float)' into 'getParallelograms(ap_uint<96> (*) [16], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (PartitionAcceleratorHLS/src/system.cpp:87:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(float)' into 'getParallelograms(ap_uint<96> (*) [16], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (PartitionAcceleratorHLS/src/system.cpp:88:22)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator><32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'getParallelograms(ap_uint<96> (*) [16], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (PartitionAcceleratorHLS/src/system.cpp:93:18)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(float)' into 'getParallelograms(ap_uint<96> (*) [16], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (PartitionAcceleratorHLS/src/system.cpp:94:18)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'getParallelograms(ap_uint<96> (*) [16], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (PartitionAcceleratorHLS/src/system.cpp:106:59)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'getParallelograms(ap_uint<96> (*) [16], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (PartitionAcceleratorHLS/src/system.cpp:106:62)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'getParallelograms(ap_uint<96> (*) [16], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (PartitionAcceleratorHLS/src/system.cpp:112:65)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'getParallelograms(ap_uint<96> (*) [16], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (PartitionAcceleratorHLS/src/system.cpp:112:62)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'getParallelograms(ap_uint<96> (*) [16], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (PartitionAcceleratorHLS/src/system.cpp:112:59)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'getParallelograms(ap_uint<96> (*) [16], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (PartitionAcceleratorHLS/src/system.cpp:106:65)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'getParallelograms(ap_uint<96> (*) [16], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (PartitionAcceleratorHLS/src/system.cpp:110:65)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'getParallelograms(ap_uint<96> (*) [16], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (PartitionAcceleratorHLS/src/system.cpp:110:62)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'getParallelograms(ap_uint<96> (*) [16], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (PartitionAcceleratorHLS/src/system.cpp:110:59)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'getParallelograms(ap_uint<96> (*) [16], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (PartitionAcceleratorHLS/src/system.cpp:108:59)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'getParallelograms(ap_uint<96> (*) [16], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (PartitionAcceleratorHLS/src/system.cpp:108:65)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'getParallelograms(ap_uint<96> (*) [16], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (PartitionAcceleratorHLS/src/system.cpp:108:62)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'get_acceptanceCorners(ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:189:33)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'get_acceptanceCorners(ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:260:39)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator><32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'get_acceptanceCorners(ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:254:39)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!=<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'get_acceptanceCorners(ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:246:20)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!=<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'get_acceptanceCorners(ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:241:20)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!=<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'get_acceptanceCorners(ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:236:20)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!=<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'get_acceptanceCorners(ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:231:20)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator><32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'get_acceptanceCorners(ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:206:26)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator><32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'get_acceptanceCorners(ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:203:26)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'get_acceptanceCorners(ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:200:26)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'get_acceptanceCorners(ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:197:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'get_acceptanceCorners(ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:192:33)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'get_acceptanceCorners(ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:191:33)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'get_acceptanceCorners(ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:190:33)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0> const& std::max<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0> const&, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/stl_algobase.h:224:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<52, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'bool ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1497:370)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator<=<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:11803)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'bool operator<=<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:11791)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<52, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'bool ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1496:370)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator>=<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:11183)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'bool operator>=<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:11171)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double() const' into 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator double() const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1024:74)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::ap_bit_ref(ap_int_base<64, false>*, int)' into 'ap_int_base<64, false>::operator[](int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:934:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator bool() const' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:38)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::operator=(unsigned long long)' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::ap_range_ref(ap_int_base<64, false>*, int, int)' into 'ap_int_base<64, false>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:853:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::range(int, int)' into 'ap_int_base<64, false>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:890:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:853:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int)' into 'ap_int_base<11, false>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:890:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::get() const' into 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:312:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:853:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int)' into 'ap_int_base<52, false>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:890:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint(unsigned long long)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483:28)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:21)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:21)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:19)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:860:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int) const' into 'ap_int_base<11, false>::operator()(int, int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:894:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::get() const' into 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:312:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:860:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int) const' into 'ap_int_base<52, false>::operator()(int, int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:894:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::get() const' into 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:312:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int) const' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:36)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:27)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:43)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator=(bool)' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::to_uint64() const' into 'fp_struct<double>::to_double() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:520:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<52, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'bool ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator><32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1494:367)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator><32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:9949)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator><32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'bool operator><32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:9938)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(unsigned int)' into 'bool operator<<32, true>(ap_int_base<32, true> const&, unsigned int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1617:752)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator<<32, false>(ap_int_base<32, false> const&) const' into 'bool operator<<32, true>(ap_int_base<32, true> const&, unsigned int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1617:750)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'get_index_from_z(int, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<96> (*) [512], unsigned int*, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:552:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(float)' into 'get_index_from_z(int, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<96> (*) [512], unsigned int*, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:566:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator float() const' into 'get_index_from_z(int, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<96> (*) [512], unsigned int*, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:564:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator float() const' into 'get_index_from_z(int, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<96> (*) [512], unsigned int*, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:564:64)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator float() const' into 'get_index_from_z(int, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<96> (*) [512], unsigned int*, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:567:47)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator float() const' into 'get_index_from_z(int, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<96> (*) [512], unsigned int*, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:566:47)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator float() const' into 'get_index_from_z(int, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<96> (*) [512], unsigned int*, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:565:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 32, true>::plus ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:330)
INFO: [HLS 214-131] Inlining function 'ap_fixed<53, 33, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<53, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 32, true>::plus ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 32, true>::plus ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:342)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::plus operator+<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:347)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 32, true>::plus ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::plus operator+<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:336)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<53, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<53, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<53, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<53, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<53, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<32, true>::operator--(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:735:16)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::operator--(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:736:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>& ap_int_base<32, true>::operator-=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<32, true>::operator--(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:735:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<12, true>::operator++()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:717:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>& ap_int_base<12, true>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<12, true>::operator++()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:717:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::operator++()' into 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:853:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' into 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:869:69)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::to_int() const' into 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:869:86)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' into 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator int() const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1042:71)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base(unsigned long long)' into 'ap_int_base<33, false>::countLeadingZeros()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1052:30)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::countLeadingZeros()' into 'ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float() const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:942:17)
INFO: [HLS 214-131] Inlining function 'rawBitsToFloat(unsigned long)' into 'ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float() const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:971:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float() const' into 'ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator float() const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1026:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<72, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<72, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<72, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<72, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<72, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<72, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'bool ap_fixed_base<65, 25, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1495:367)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator<<65, 25, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 25, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:10565)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<65, 25, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'bool operator<<65, 25, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 25, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:10554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator><32, true>(int, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1616:144)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator><32, true>(ap_int_base<32, true> const&) const' into 'bool operator><32, true>(int, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1616:182)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:586:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:587:40)
INFO: [HLS 214-131] Inlining function 'bool operator><32, true>(int, ap_int_base<32, true> const&)' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:1090:35)
INFO: [HLS 214-131] Inlining function 'bool operator<<65, 25, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 25, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:1065:69)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 12, true>::mult ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:1065:45)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 12, true>::minus ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:1065:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(unsigned long long)' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:588:32)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:1062:47)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:589:33)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator float() const' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:1060:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 12, true>::minus ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:1060:38)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:590:29)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:1057:47)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:591:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator float() const' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:1055:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 12, true>::minus ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:1055:38)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:592:44)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:1052:47)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator++(int)' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:615:2)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator float() const' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:1050:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 12, true>::minus ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:1050:38)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(float)' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:1031:15)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:694:9)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:694:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator float() const' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:1031:57)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator float() const' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:1031:31)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:1029:64)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(float)' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:1028:13)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:694:15)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator><32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:697:42)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator float() const' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:1029:44)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator float() const' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:1028:44)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:1025:34)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator><32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:698:42)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:1015:57)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:1015:50)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:1015:47)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:1011:42)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator><32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:702:42)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator int() const' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:1004:49)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:1001:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(float)' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:998:28)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(unsigned int)' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:710:38)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator float() const' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:740:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator float() const' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:998:44)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(float)' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:989:13)
INFO: [HLS 214-131] Inlining function 'bool operator<<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:742:48)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator float() const' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:770:29)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator float() const' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:989:29)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:985:29)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(float)' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:769:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 12, true>::minus ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:879:29)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:985:43)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<53, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:975:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::plus operator+<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:975:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator++(int)' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:972:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator++(int)' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:971:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<53, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:968:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::minus operator-<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:968:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator--(int)' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:961:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator++(int)' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:960:9)
INFO: [HLS 214-131] Inlining function 'bool operator<<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:959:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<53, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:953:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::plus operator+<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:953:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator++(int)' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:951:9)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:950:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:935:32)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 12, true>::minus ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:879:59)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:879:9)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:933:52)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:933:49)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:933:46)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:928:42)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:927:46)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:913:29)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:880:49)
INFO: [HLS 214-131] Inlining function 'bool operator<<32, true>(ap_int_base<32, true> const&, unsigned int)' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:895:32)
INFO: [HLS 214-131] Inlining function 'bool operator><32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:894:32)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator><32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:892:45)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(float)' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:893:13)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:881:27)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:882:34)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:883:39)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator double() const' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:891:29)
INFO: [HLS 214-131] Inlining function 'bool operator>=<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:890:67)
INFO: [HLS 214-131] Inlining function 'bool operator<=<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:890:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:884:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(float)' into 'makePatches_ShadowQuilt_fromEdges(ap_uint<96> (*) [512], unsigned int*, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:1127:22)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'makePatches_ShadowQuilt_fromEdges(ap_uint<96> (*) [512], unsigned int*, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:1131:33)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator float() const' into 'makePatches_ShadowQuilt_fromEdges(ap_uint<96> (*) [512], unsigned int*, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:1134:17)
INFO: [HLS 214-186] Unrolling loop 'loop_copy_points_to_init_patch0' (PartitionAcceleratorHLS/src/system.cpp:422:7) in function 'alignedtoline_per_layer_loop' completely with a factor of 16 (PartitionAcceleratorHLS/src/system.cpp:422:7)
INFO: [HLS 214-186] Unrolling loop 'loop_copy_points_to_init_patch1' (PartitionAcceleratorHLS/src/system.cpp:430:7) in function 'alignedtoline_per_layer_loop' completely with a factor of 16 (PartitionAcceleratorHLS/src/system.cpp:430:7)
INFO: [HLS 214-186] Unrolling loop 'loop_copy_points_to_init_patch2' (PartitionAcceleratorHLS/src/system.cpp:469:7) in function 'alignedtoline_per_layer_loop' completely with a factor of 16 (PartitionAcceleratorHLS/src/system.cpp:469:7)
INFO: [HLS 214-186] Unrolling loop 'loop_copy_patch_buffer_layer' (PartitionAcceleratorHLS/src/patch_buffer.cpp:20:3) in function 'patch_buffer_add_patch' completely with a factor of 5 (PartitionAcceleratorHLS/src/patch_buffer.cpp:20:3)
INFO: [HLS 214-186] Unrolling loop 'loop_copy_patch_buffer_superpoint' (PartitionAcceleratorHLS/src/patch_buffer.cpp:23:5) in function 'patch_buffer_add_patch' completely with a factor of 16 (PartitionAcceleratorHLS/src/patch_buffer.cpp:23:5)
INFO: [HLS 214-186] Unrolling loop 'loop_copy_patch_buffer_superpoint' (PartitionAcceleratorHLS/src/patch_buffer.cpp:23:5) in function 'patch_buffer_add_patch' completely with a factor of 16 (PartitionAcceleratorHLS/src/patch_buffer.cpp:23:5)
INFO: [HLS 214-186] Unrolling loop 'loop_copy_patch_buffer_superpoint' (PartitionAcceleratorHLS/src/patch_buffer.cpp:23:5) in function 'patch_buffer_add_patch' completely with a factor of 16 (PartitionAcceleratorHLS/src/patch_buffer.cpp:23:5)
INFO: [HLS 214-186] Unrolling loop 'loop_copy_patch_buffer_superpoint' (PartitionAcceleratorHLS/src/patch_buffer.cpp:23:5) in function 'patch_buffer_add_patch' completely with a factor of 16 (PartitionAcceleratorHLS/src/patch_buffer.cpp:23:5)
INFO: [HLS 214-186] Unrolling loop 'loop_copy_patch_buffer_superpoint' (PartitionAcceleratorHLS/src/patch_buffer.cpp:23:5) in function 'patch_buffer_add_patch' completely with a factor of 16 (PartitionAcceleratorHLS/src/patch_buffer.cpp:23:5)
INFO: [HLS 214-186] Unrolling loop 'loop_copy_points_to_init_patch0' (PartitionAcceleratorHLS/src/system.cpp:422:7) in function 'alignedtoline_per_layer_loop' completely with a factor of 16 (PartitionAcceleratorHLS/src/system.cpp:422:7)
INFO: [HLS 214-186] Unrolling loop 'loop_copy_points_to_init_patch1' (PartitionAcceleratorHLS/src/system.cpp:430:7) in function 'alignedtoline_per_layer_loop' completely with a factor of 16 (PartitionAcceleratorHLS/src/system.cpp:430:7)
INFO: [HLS 214-186] Unrolling loop 'loop_copy_points_to_init_patch2' (PartitionAcceleratorHLS/src/system.cpp:469:7) in function 'alignedtoline_per_layer_loop' completely with a factor of 16 (PartitionAcceleratorHLS/src/system.cpp:469:7)
INFO: [HLS 214-186] Unrolling loop 'loop_init_acceptance_corners_from_parallelograms' (PartitionAcceleratorHLS/src/system.cpp:172:3) in function 'get_acceptanceCorners' completely with a factor of 4 (PartitionAcceleratorHLS/src/system.cpp:172:3)
INFO: [HLS 214-186] Unrolling loop 'alignedtoline_layer_loop' (PartitionAcceleratorHLS/src/system.cpp:494:3) in function 'makePatch_alignedToLine' completely with a factor of 5 (PartitionAcceleratorHLS/src/system.cpp:494:3)
INFO: [HLS 214-186] Unrolling loop 'loop_copy_patch_buffer_layer' (PartitionAcceleratorHLS/src/patch_buffer.cpp:20:3) in function 'patch_buffer_add_patch' completely with a factor of 5 (PartitionAcceleratorHLS/src/patch_buffer.cpp:20:3)
INFO: [HLS 214-186] Unrolling loop 'loop_copy_patch_buffer_superpoint' (PartitionAcceleratorHLS/src/patch_buffer.cpp:23:5) in function 'patch_buffer_add_patch' completely with a factor of 16 (PartitionAcceleratorHLS/src/patch_buffer.cpp:23:5)
INFO: [HLS 214-186] Unrolling loop 'loop_copy_patch_buffer_superpoint' (PartitionAcceleratorHLS/src/patch_buffer.cpp:23:5) in function 'patch_buffer_add_patch' completely with a factor of 16 (PartitionAcceleratorHLS/src/patch_buffer.cpp:23:5)
INFO: [HLS 214-186] Unrolling loop 'loop_copy_patch_buffer_superpoint' (PartitionAcceleratorHLS/src/patch_buffer.cpp:23:5) in function 'patch_buffer_add_patch' completely with a factor of 16 (PartitionAcceleratorHLS/src/patch_buffer.cpp:23:5)
INFO: [HLS 214-186] Unrolling loop 'loop_copy_patch_buffer_superpoint' (PartitionAcceleratorHLS/src/patch_buffer.cpp:23:5) in function 'patch_buffer_add_patch' completely with a factor of 16 (PartitionAcceleratorHLS/src/patch_buffer.cpp:23:5)
INFO: [HLS 214-186] Unrolling loop 'loop_copy_patch_buffer_superpoint' (PartitionAcceleratorHLS/src/patch_buffer.cpp:23:5) in function 'patch_buffer_add_patch' completely with a factor of 16 (PartitionAcceleratorHLS/src/patch_buffer.cpp:23:5)
INFO: [HLS 214-178] Inlining function 'get_trapezoid_edges(int)' into '_shadowquilt_column_loop_get_cond(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, bool&)' (PartitionAcceleratorHLS/src/system.cpp:542:0)
INFO: [HLS 214-178] Inlining function 'get_radii(int)' into '_cal_projection_to_row(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>)' (PartitionAcceleratorHLS/src/system.cpp:282:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const' into 'fp_struct<float>::to_float() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const' into 'fp_struct<float>::to_ieee() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:370:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'fabsf' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/fabsfloat.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fabsf' into 'std::abs(float)' (C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:92:0)
INFO: [HLS 214-178] Inlining function 'get_trapezoid_edges(int)' into '_find_left_and_right_boundaries(unsigned int*, ap_uint<96> (*) [512], ap_int<32>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_int<32>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, int)' (PartitionAcceleratorHLS/src/system.cpp:311:0)
INFO: [HLS 214-178] Inlining function 'point_get_z(ap_uint<96>)' into '_find_left_and_right_boundaries(unsigned int*, ap_uint<96> (*) [512], ap_int<32>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_int<32>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, int)' (PartitionAcceleratorHLS/src/system.cpp:311:0)
INFO: [HLS 214-178] Inlining function 'point_get_z(ap_uint<96>)' into '_find_starting_index_and_value(unsigned int*, ap_uint<96> (*) [512], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_int<32>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, int)' (PartitionAcceleratorHLS/src/system.cpp:294:0)
INFO: [HLS 214-178] Inlining function 'std::abs(float)' into '_find_starting_index_and_value(unsigned int*, ap_uint<96> (*) [512], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_int<32>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, int)' (PartitionAcceleratorHLS/src/system.cpp:294:0)
INFO: [HLS 214-178] Inlining function 'get_radii(int)' into 'alignedtoline_per_layer_loop(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, bool, ap_uint<96> (*) [512], unsigned int*, ap_uint<96> (*) [16], ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&, int) (.543.549.555)' (PartitionAcceleratorHLS/src/system.cpp:366:0)
INFO: [HLS 214-178] Inlining function '_cal_projection_to_row(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'alignedtoline_per_layer_loop(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, bool, ap_uint<96> (*) [512], unsigned int*, ap_uint<96> (*) [16], ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&, int) (.543.549.555)' (PartitionAcceleratorHLS/src/system.cpp:366:0)
INFO: [HLS 214-178] Inlining function 'point_get_z(ap_uint<96>)' into 'alignedtoline_per_layer_loop(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, bool, ap_uint<96> (*) [512], unsigned int*, ap_uint<96> (*) [16], ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&, int) (.543.549.555)' (PartitionAcceleratorHLS/src/system.cpp:366:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' into 'makePatch_alignedToLine(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, bool, ap_uint<96> (*) [512], unsigned int*, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:487:0)
INFO: [HLS 214-178] Inlining function 'write_patch_stream(hls::stream<ap_uint<96>, 0>&, ap_uint<96> (*) [16])' into 'makePatch_alignedToLine(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, bool, ap_uint<96> (*) [512], unsigned int*, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:487:0)
INFO: [HLS 214-178] Inlining function 'point_get_z(ap_uint<96>)' into 'get_superpoint_min_z(ap_uint<96>*) (.862.887.912)'
INFO: [HLS 214-178] Inlining function 'point_get_z(ap_uint<96>)' into 'get_superpoint_max_z(ap_uint<96>*) (.859.884.909)'
INFO: [HLS 214-178] Inlining function 'point_get_z(ap_uint<96>)' into 'get_superpoint_min_z(ap_uint<96>*) (.307.310.489.850.881.900)' (PartitionAcceleratorHLS/src/system.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'point_get_z(ap_uint<96>)' into 'get_superpoint_max_z(ap_uint<96>*) (.298.856.878.906)' (PartitionAcceleratorHLS/src/system.cpp:59:0)
INFO: [HLS 214-178] Inlining function 'get_radii(int)' into 'straightLineProjectorFromLayerIJtoK(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_int<32>, ap_int<32>, ap_int<32>)' (PartitionAcceleratorHLS/src/system.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'get_superpoint_min_z(ap_uint<96>*) (.862.887.912)' into 'getParallelograms(ap_uint<96> (*) [16], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (PartitionAcceleratorHLS/src/system.cpp:80:0)
INFO: [HLS 214-178] Inlining function 'get_superpoint_max_z(ap_uint<96>*) (.859.884.909)' into 'getParallelograms(ap_uint<96> (*) [16], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (PartitionAcceleratorHLS/src/system.cpp:80:0)
INFO: [HLS 214-178] Inlining function 'get_trapezoid_edges(int)' into 'getParallelograms(ap_uint<96> (*) [16], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (PartitionAcceleratorHLS/src/system.cpp:80:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> const& std::max<ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> const&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'getParallelograms(ap_uint<96> (*) [16], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (PartitionAcceleratorHLS/src/system.cpp:80:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> const& std::min<ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> const&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'getParallelograms(ap_uint<96> (*) [16], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (PartitionAcceleratorHLS/src/system.cpp:80:0)
INFO: [HLS 214-178] Inlining function 'get_superpoint_min_z(ap_uint<96>*) (.307.310.489.850.881.900)' into 'getParallelograms(ap_uint<96> (*) [16], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (PartitionAcceleratorHLS/src/system.cpp:80:0)
INFO: [HLS 214-178] Inlining function 'get_superpoint_max_z(ap_uint<96>*) (.298.856.878.906)' into 'getParallelograms(ap_uint<96> (*) [16], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (PartitionAcceleratorHLS/src/system.cpp:80:0)
INFO: [HLS 214-178] Inlining function 'get_parallelogram_slopes(int)' into 'getParallelograms(ap_uint<96> (*) [16], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (PartitionAcceleratorHLS/src/system.cpp:80:0)
INFO: [HLS 214-178] Inlining function 'point_get_z(ap_uint<96>)' into 'get_index_from_z(int, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<96> (*) [512], unsigned int*, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:551:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' into 'get_index_from_z(int, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<96> (*) [512], unsigned int*, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:551:0)
INFO: [HLS 214-178] Inlining function '_shadowquilt_column_loop_get_cond(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, bool&)' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:584:0)
INFO: [HLS 214-178] Inlining function 'makePatch_alignedToLine(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, bool, ap_uint<96> (*) [512], unsigned int*, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:584:0)
INFO: [HLS 214-178] Inlining function 'get_trapezoid_edges(int)' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:584:0)
INFO: [HLS 214-178] Inlining function 'get_superpoint_min_z(ap_uint<96>*) (.307.310.489.850.881.900)' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:584:0)
INFO: [HLS 214-178] Inlining function 'float const& std::max<float>(float const&, float const&)' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:584:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0> const& std::max<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0> const&, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:584:0)
INFO: [HLS 214-178] Inlining function 'int const& std::min<int>(int const&, int const&)' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:584:0)
INFO: [HLS 214-178] Inlining function 'float const& std::min<float>(float const&, float const&)' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:584:0)
INFO: [HLS 214-178] Inlining function 'point_get_z(ap_uint<96>)' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:584:0)
INFO: [HLS 214-178] Inlining function 'get_trapezoid_edges(int)' into 'makePatches_ShadowQuilt_fromEdges(ap_uint<96> (*) [512], unsigned int*, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:1124:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' into 'makePatches_ShadowQuilt_fromEdges(ap_uint<96> (*) [512], unsigned int*, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:1124:0)
INFO: [HLS 214-178] Inlining function 'makePatches_ShadowQuilt_fromEdges(ap_uint<96> (*) [512], unsigned int*, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&)' into 'system_top(ap_uint<96> (*) [512], unsigned int*, hls::stream<ap_uint<96>, 0>&)' (PartitionAcceleratorHLS/src/system.cpp:1149:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.s_struct.ap_uints' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&) (.1)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.s_struct.ap_uints' into '_shadowquilt_main_loop_make_verticle_strip(ap_uint<96> (*) [512], unsigned int*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_uint<96> (*) [5][16], unsigned int&, unsigned int&, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], bool*, bool*, bool*, bool*, hls::stream<ap_uint<96>, 0>&) (.1)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 22.407 seconds; current allocated memory: 209.018 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 209.019 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top system_top -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/a.g.0.bc -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.549 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.657 seconds; current allocated memory: 258.997 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/a.g.1.bc -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'std::abs' into '_find_left_and_right_boundaries18' (PartitionAcceleratorHLS/src/system.cpp:316) automatically.
INFO: [XFORM 203-602] Inlining function 'std::abs' into 'get_index_from_z' (PartitionAcceleratorHLS/src/system.cpp:564) automatically.
INFO: [XFORM 203-602] Inlining function 'std::abs' into '_shadowquilt_main_loop_make_verticle_strip' (PartitionAcceleratorHLS/src/system.cpp:1028) automatically.
Command         transform done; 1.198 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:947: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command         transform done; 0.34 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.659 seconds; current allocated memory: 341.192 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/a.g.1.bc to C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/a.o.1.bc -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'loop_find_left_and_right_boundaries' (PartitionAcceleratorHLS/src/system.cpp:314) in function '_find_left_and_right_boundaries' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_find_starting_index_and_value' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:334) in function '_find_starting_index_and_value' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_find_minimum_z_values_from_layer_with_index' (PartitionAcceleratorHLS/src/types.cpp:28) in function 'get_index_from_z' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_get_superpoint_min_z' (PartitionAcceleratorHLS/src/types.cpp:28) in function 'getParallelograms' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_get_superpoint_max_z' (PartitionAcceleratorHLS/src/types.cpp:28) in function 'getParallelograms' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_compute_parallelogram' (PartitionAcceleratorHLS/src/types.cpp:28) in function 'getParallelograms' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_write_patch_stream_superpoint' (PartitionAcceleratorHLS/src/patch_buffer.cpp:39) in function '_shadowquilt_main_loop_make_verticle_strip' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_get_superpoint_min_z' (PartitionAcceleratorHLS/src/system.cpp:46) in function '_shadowquilt_main_loop_make_verticle_strip' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_get_superpoint_min_z' (PartitionAcceleratorHLS/src/system.cpp:46) in function '_shadowquilt_main_loop_make_verticle_strip' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_write_patch_stream_superpoint' (PartitionAcceleratorHLS/src/patch_buffer.cpp:39) in function '_shadowquilt_main_loop_make_verticle_strip' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_952_1' (PartitionAcceleratorHLS/src/system.cpp:952) in function '_shadowquilt_main_loop_make_verticle_strip' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_967_2' (PartitionAcceleratorHLS/src/system.cpp:967) in function '_shadowquilt_main_loop_make_verticle_strip' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_974_3' (PartitionAcceleratorHLS/src/system.cpp:974) in function '_shadowquilt_main_loop_make_verticle_strip' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_987_4' (PartitionAcceleratorHLS/src/system.cpp:987) in function '_shadowquilt_main_loop_make_verticle_strip' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_997_5' (PartitionAcceleratorHLS/src/system.cpp:997) in function '_shadowquilt_main_loop_make_verticle_strip' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1003_6' (PartitionAcceleratorHLS/src/types.cpp:28) in function '_shadowquilt_main_loop_make_verticle_strip' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1013_7' (PartitionAcceleratorHLS/src/system.cpp:1013) in function '_shadowquilt_main_loop_make_verticle_strip' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1027_8' (PartitionAcceleratorHLS/src/system.cpp:1025) in function '_shadowquilt_main_loop_make_verticle_strip' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'system_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'system_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'system_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'system_top' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_compute_parallelogram' (PartitionAcceleratorHLS/src/types.cpp:28) in function 'getParallelograms' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loop_get_superpoint_min_z' (PartitionAcceleratorHLS/src/system.cpp:102) in function 'getParallelograms' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'loop_get_superpoint_max_z' (PartitionAcceleratorHLS/src/system.cpp:103) in function 'getParallelograms' completely with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 'a_corner' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'b_corner' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'c_corner' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'd_corner' in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'std::abs' into '_find_left_and_right_boundaries' (PartitionAcceleratorHLS/src/system.cpp:316) automatically.
INFO: [XFORM 203-602] Inlining function 'std::abs' into 'get_index_from_z' (PartitionAcceleratorHLS/src/system.cpp:564) automatically.
INFO: [XFORM 203-602] Inlining function 'std::abs' into '_shadowquilt_main_loop_make_verticle_strip' (PartitionAcceleratorHLS/src/system.cpp:1028) automatically.
INFO: [HLS 200-778] Automatically marking array 'num_points' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'num_points' to function '_find_left_and_right_boundaries' (PartitionAcceleratorHLS/src/system.cpp:82:5) 
INFO: [HLS 200-755] Binding port 1 of memory 'num_points' to function '_find_starting_index_and_value' (PartitionAcceleratorHLS/src/system.cpp:294:39) 
INFO: [HLS 200-778] Automatically marking array 'points' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'points' to function '_find_left_and_right_boundaries' (PartitionAcceleratorHLS/src/system.cpp:82:5) 
INFO: [HLS 200-755] Binding port 1 of memory 'points' to function '_find_starting_index_and_value' (PartitionAcceleratorHLS/src/system.cpp:294:39) 
INFO: [XFORM 203-712] Applying dataflow to function '_find_boundaries_and_starting_index_and_value' (PartitionAcceleratorHLS/src/system.cpp:342:3), detected/extracted 3 process function(s): 
	 '_find_boundaries_and_starting_index_and_value.entry25'
	 '_find_left_and_right_boundaries'
	 '_find_starting_index_and_value'.
Command         transform done; 3.64 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (PartitionAcceleratorHLS/src/system.cpp:41:3) in function 'straightLineProjectorFromLayerIJtoK'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (PartitionAcceleratorHLS/src/types.cpp:28:13) in function 'get_index_from_z'... converting 50 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (PartitionAcceleratorHLS/src/types.cpp:28:13) in function 'getParallelograms'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (PartitionAcceleratorHLS/src/system.cpp:411:11) in function 'alignedtoline_per_layer_loop'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (PartitionAcceleratorHLS/src/system.cpp:447:11) in function 'alignedtoline_per_layer_loop'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (PartitionAcceleratorHLS/src/system.cpp:987:34) in function '_shadowquilt_main_loop_make_verticle_strip'... converting 18 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (PartitionAcceleratorHLS/src/system.cpp:997:34) in function '_shadowquilt_main_loop_make_verticle_strip'... converting 18 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (PartitionAcceleratorHLS/src/types.cpp:28:13) in function '_shadowquilt_main_loop_make_verticle_strip'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (PartitionAcceleratorHLS/src/system.cpp:1025:21) in function '_shadowquilt_main_loop_make_verticle_strip'... converting 51 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function '_shadowquilt_main_loop_make_verticle_strip'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function '_shadowquilt_main_loop_make_verticle_strip'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function '_shadowquilt_main_loop_make_verticle_strip'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (PartitionAcceleratorHLS/src/system.cpp:624:36) to (PartitionAcceleratorHLS/src/system.cpp:739:41) in function '_shadowquilt_main_loop_make_verticle_strip'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (PartitionAcceleratorHLS/src/system.cpp:741:58) in function '_shadowquilt_main_loop_make_verticle_strip'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function '_shadowquilt_main_loop_make_verticle_strip'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:334:21) to (PartitionAcceleratorHLS/src/system.cpp:298:9) in function '_find_starting_index_and_value'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (PartitionAcceleratorHLS/src/system.cpp:314:15) to (PartitionAcceleratorHLS/src/system.cpp:324:9) in function '_find_left_and_right_boundaries'... converting 51 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (PartitionAcceleratorHLS/src/system.cpp:325:18) to (PartitionAcceleratorHLS/src/system.cpp:328:5) in function '_find_left_and_right_boundaries'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (PartitionAcceleratorHLS/src/system.cpp:331:19) to (PartitionAcceleratorHLS/src/system.cpp:334:5) in function '_find_left_and_right_boundaries'... converting 17 basic blocks.
Command         transform done; 1.903 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.627 seconds; current allocated memory: 452.517 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/a.o.2.bc -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'loop_write_patch_stream_layer' (PartitionAcceleratorHLS/src/patch_buffer.cpp:37:16) in function '_shadowquilt_main_loop_make_verticle_strip'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_write_patch_stream_layer' (PartitionAcceleratorHLS/src/patch_buffer.cpp:37:16) in function '_shadowquilt_main_loop_make_verticle_strip'.
WARNING: [HLS 200-960] Cannot flatten loop 'loop_adjust_complementary_patch' (PartitionAcceleratorHLS/src/types.cpp:28:13) in function '_shadowquilt_main_loop_make_verticle_strip' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'squareAcceptance' 
INFO: [HLS 200-472] Inferring partial write operation for 'flatTop' 
INFO: [HLS 200-472] Inferring partial write operation for 'flatBottom' 
INFO: [HLS 200-472] Inferring partial write operation for 'triangleAcceptance' 
INFO: [HLS 200-472] Inferring partial write operation for 'patch_buffer' (PartitionAcceleratorHLS/src/patch_buffer.cpp:25:49)
INFO: [HLS 200-472] Inferring partial write operation for 'a_corner_list.V' (PartitionAcceleratorHLS/src/system.cpp:174:19)
INFO: [HLS 200-472] Inferring partial write operation for 'b_corner_list.V' (PartitionAcceleratorHLS/src/system.cpp:175:22)
INFO: [HLS 200-472] Inferring partial write operation for 'c_corner_list.V' (PartitionAcceleratorHLS/src/system.cpp:176:22)
INFO: [HLS 200-472] Inferring partial write operation for 'd_corner_list.V' (PartitionAcceleratorHLS/src/system.cpp:177:22)
INFO: [HLS 200-472] Inferring partial write operation for 'a_corner.0' (PartitionAcceleratorHLS/src/system.cpp:211:35)
INFO: [HLS 200-472] Inferring partial write operation for 'a_corner.1' (PartitionAcceleratorHLS/src/system.cpp:212:35)
INFO: [HLS 200-472] Inferring partial write operation for 'b_corner.0' (PartitionAcceleratorHLS/src/system.cpp:213:35)
INFO: [HLS 200-472] Inferring partial write operation for 'b_corner.1' (PartitionAcceleratorHLS/src/system.cpp:214:35)
INFO: [HLS 200-472] Inferring partial write operation for 'c_corner.0' (PartitionAcceleratorHLS/src/system.cpp:215:35)
INFO: [HLS 200-472] Inferring partial write operation for 'c_corner.1' (PartitionAcceleratorHLS/src/system.cpp:216:35)
INFO: [HLS 200-472] Inferring partial write operation for 'd_corner.0' (PartitionAcceleratorHLS/src/system.cpp:217:35)
INFO: [HLS 200-472] Inferring partial write operation for 'd_corner.1' (PartitionAcceleratorHLS/src/system.cpp:218:35)
INFO: [HLS 200-472] Inferring partial write operation for 'squareAcceptance' (PartitionAcceleratorHLS/src/system.cpp:232:42)
INFO: [HLS 200-472] Inferring partial write operation for 'flatTop' (PartitionAcceleratorHLS/src/system.cpp:233:33)
INFO: [HLS 200-472] Inferring partial write operation for 'squareAcceptance' (PartitionAcceleratorHLS/src/system.cpp:237:42)
INFO: [HLS 200-472] Inferring partial write operation for 'flatTop' (PartitionAcceleratorHLS/src/system.cpp:238:33)
INFO: [HLS 200-472] Inferring partial write operation for 'squareAcceptance' (PartitionAcceleratorHLS/src/system.cpp:242:42)
INFO: [HLS 200-472] Inferring partial write operation for 'flatBottom' (PartitionAcceleratorHLS/src/system.cpp:243:36)
INFO: [HLS 200-472] Inferring partial write operation for 'squareAcceptance' (PartitionAcceleratorHLS/src/system.cpp:247:42)
INFO: [HLS 200-472] Inferring partial write operation for 'flatBottom' (PartitionAcceleratorHLS/src/system.cpp:248:36)
INFO: [HLS 200-472] Inferring partial write operation for 'triangleAcceptance' (PartitionAcceleratorHLS/src/system.cpp:255:44)
INFO: [HLS 200-472] Inferring partial write operation for 'c_corner.1' (PartitionAcceleratorHLS/src/system.cpp:256:37)
INFO: [HLS 200-472] Inferring partial write operation for 'a_corner.1' (PartitionAcceleratorHLS/src/system.cpp:257:37)
INFO: [HLS 200-472] Inferring partial write operation for 'triangleAcceptance' (PartitionAcceleratorHLS/src/system.cpp:261:44)
INFO: [HLS 200-472] Inferring partial write operation for 'b_corner.1' (PartitionAcceleratorHLS/src/system.cpp:262:37)
INFO: [HLS 200-472] Inferring partial write operation for 'd_corner.1' (PartitionAcceleratorHLS/src/system.cpp:263:37)
INFO: [HLS 200-472] Inferring partial write operation for 'pSlope' (PartitionAcceleratorHLS/src/system.cpp:130:33)
INFO: [HLS 200-472] Inferring partial write operation for 'z1_min' (PartitionAcceleratorHLS/src/system.cpp:132:33)
INFO: [HLS 200-472] Inferring partial write operation for 'z1_max' (PartitionAcceleratorHLS/src/system.cpp:133:33)
INFO: [HLS 200-472] Inferring partial write operation for 'shadow_bottomL_jR' (PartitionAcceleratorHLS/src/system.cpp:135:44)
INFO: [HLS 200-472] Inferring partial write operation for 'shadow_bottomR_jR' (PartitionAcceleratorHLS/src/system.cpp:136:44)
INFO: [HLS 200-472] Inferring partial write operation for 'shadow_bottomL_jL' (PartitionAcceleratorHLS/src/system.cpp:137:44)
INFO: [HLS 200-472] Inferring partial write operation for 'shadow_bottomR_jL' (PartitionAcceleratorHLS/src/system.cpp:138:44)
INFO: [HLS 200-472] Inferring partial write operation for 'init_patch' (PartitionAcceleratorHLS/src/system.cpp:424:19)
INFO: [HLS 200-472] Inferring partial write operation for 'init_patch' (PartitionAcceleratorHLS/src/system.cpp:432:19)
INFO: [HLS 200-472] Inferring partial write operation for 'init_patch' (PartitionAcceleratorHLS/src/system.cpp:471:19)
INFO: [HLS 200-472] Inferring partial write operation for 'current_z_i_index.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'current_z_i_index.V' (PartitionAcceleratorHLS/src/system.cpp:935:30)
INFO: [HLS 200-472] Inferring partial write operation for 'new_z_i_index.V' (PartitionAcceleratorHLS/src/system.cpp:953:28)
INFO: [HLS 200-472] Inferring partial write operation for 'new_z_i_index.V' (PartitionAcceleratorHLS/src/system.cpp:968:28)
INFO: [HLS 200-472] Inferring partial write operation for 'new_z_i_index.V' (PartitionAcceleratorHLS/src/system.cpp:975:28)
INFO: [HLS 200-472] Inferring partial write operation for 'new_z_i_index.V' (PartitionAcceleratorHLS/src/system.cpp:988:26)
INFO: [HLS 200-472] Inferring partial write operation for 'new_z_i_index.V' (PartitionAcceleratorHLS/src/system.cpp:998:26)
INFO: [HLS 200-472] Inferring partial write operation for 'new_z_i.V' (PartitionAcceleratorHLS/src/system.cpp:1004:20)
INFO: [HLS 200-472] Inferring partial write operation for 'new_z_i_atTop.V' (PartitionAcceleratorHLS/src/system.cpp:1014:30)
INFO: [HLS 200-634] Sharing array num_points among processes _find_left_and_right_boundaries9 and _find_starting_index_and_value8
INFO: [HLS 200-634] Sharing array points among processes _find_left_and_right_boundaries9 and _find_starting_index_and_value8
WARNING: [HLS 200-1449] Process _find_left_and_right_boundaries9 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process _find_starting_index_and_value8 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
Command         transform done; 5.454 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.549 seconds; current allocated memory: 604.194 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 13.539 sec.
Command     elaborate done; 49.535 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'system_top' ...
Execute       ap_set_top_model system_top 
WARNING: [SYN 201-103] Legalizing function name '_find_boundaries_and_starting_index_and_value.entry25' to 'p_find_boundaries_and_starting_index_and_value_entry25'.
WARNING: [SYN 201-103] Legalizing function name '_find_left_and_right_boundaries9' to 'p_find_left_and_right_boundaries9'.
WARNING: [SYN 201-103] Legalizing function name '_find_starting_index_and_value8' to 'p_find_starting_index_and_value8'.
WARNING: [SYN 201-103] Legalizing function name '_find_boundaries_and_starting_index_and_value7' to 'p_find_boundaries_and_starting_index_and_value7'.
WARNING: [SYN 201-103] Legalizing function name '_shadowquilt_main_loop_make_verticle_strip' to 'p_shadowquilt_main_loop_make_verticle_strip'.
Command       ap_set_top_model done; 0.163 sec.
Execute       get_model_list system_top -filter all-wo-channel -topdown 
Execute       preproc_iomode -model system_top 
Execute       preproc_iomode -model _shadowquilt_main_loop_make_verticle_strip 
Execute       preproc_iomode -model get_index_from_z 
Execute       preproc_iomode -model get_acceptanceCorners 
Execute       preproc_iomode -model getParallelograms 
Execute       preproc_iomode -model straightLineProjectorFromLayerIJtoK 
Execute       preproc_iomode -model patch_buffer_add_patch2 
Execute       preproc_iomode -model alignedtoline_per_layer_loop3 
Execute       preproc_iomode -model _find_boundaries_and_starting_index_and_value7 
Execute       preproc_iomode -model _find_starting_index_and_value8 
Execute       preproc_iomode -model _find_left_and_right_boundaries9 
Execute       preproc_iomode -model _find_boundaries_and_starting_index_and_value.entry25 
Execute       get_model_list system_top -filter all-wo-channel 
INFO-FLOW: Model list for configure: _find_boundaries_and_starting_index_and_value.entry25 _find_left_and_right_boundaries9 _find_starting_index_and_value8 _find_boundaries_and_starting_index_and_value7 alignedtoline_per_layer_loop3 patch_buffer_add_patch2 straightLineProjectorFromLayerIJtoK getParallelograms get_acceptanceCorners get_index_from_z _shadowquilt_main_loop_make_verticle_strip system_top
INFO-FLOW: Configuring Module : _find_boundaries_and_starting_index_and_value.entry25 ...
Execute       set_default_model _find_boundaries_and_starting_index_and_value.entry25 
Execute       apply_spec_resource_limit _find_boundaries_and_starting_index_and_value.entry25 
INFO-FLOW: Configuring Module : _find_left_and_right_boundaries9 ...
Execute       set_default_model _find_left_and_right_boundaries9 
Execute       apply_spec_resource_limit _find_left_and_right_boundaries9 
INFO-FLOW: Configuring Module : _find_starting_index_and_value8 ...
Execute       set_default_model _find_starting_index_and_value8 
Execute       apply_spec_resource_limit _find_starting_index_and_value8 
INFO-FLOW: Configuring Module : _find_boundaries_and_starting_index_and_value7 ...
Execute       set_default_model _find_boundaries_and_starting_index_and_value7 
Execute       apply_spec_resource_limit _find_boundaries_and_starting_index_and_value7 
INFO-FLOW: Configuring Module : alignedtoline_per_layer_loop3 ...
Execute       set_default_model alignedtoline_per_layer_loop3 
Execute       apply_spec_resource_limit alignedtoline_per_layer_loop3 
INFO-FLOW: Configuring Module : patch_buffer_add_patch2 ...
Execute       set_default_model patch_buffer_add_patch2 
Execute       apply_spec_resource_limit patch_buffer_add_patch2 
INFO-FLOW: Configuring Module : straightLineProjectorFromLayerIJtoK ...
Execute       set_default_model straightLineProjectorFromLayerIJtoK 
Execute       apply_spec_resource_limit straightLineProjectorFromLayerIJtoK 
INFO-FLOW: Configuring Module : getParallelograms ...
Execute       set_default_model getParallelograms 
Execute       apply_spec_resource_limit getParallelograms 
INFO-FLOW: Configuring Module : get_acceptanceCorners ...
Execute       set_default_model get_acceptanceCorners 
Execute       apply_spec_resource_limit get_acceptanceCorners 
INFO-FLOW: Configuring Module : get_index_from_z ...
Execute       set_default_model get_index_from_z 
Execute       apply_spec_resource_limit get_index_from_z 
INFO-FLOW: Configuring Module : _shadowquilt_main_loop_make_verticle_strip ...
Execute       set_default_model _shadowquilt_main_loop_make_verticle_strip 
Execute       apply_spec_resource_limit _shadowquilt_main_loop_make_verticle_strip 
INFO-FLOW: Configuring Module : system_top ...
Execute       set_default_model system_top 
Execute       apply_spec_resource_limit system_top 
INFO-FLOW: Model list for preprocess: _find_boundaries_and_starting_index_and_value.entry25 _find_left_and_right_boundaries9 _find_starting_index_and_value8 _find_boundaries_and_starting_index_and_value7 alignedtoline_per_layer_loop3 patch_buffer_add_patch2 straightLineProjectorFromLayerIJtoK getParallelograms get_acceptanceCorners get_index_from_z _shadowquilt_main_loop_make_verticle_strip system_top
INFO-FLOW: Preprocessing Module: _find_boundaries_and_starting_index_and_value.entry25 ...
Execute       set_default_model _find_boundaries_and_starting_index_and_value.entry25 
Execute       cdfg_preprocess -model _find_boundaries_and_starting_index_and_value.entry25 
Execute       rtl_gen_preprocess _find_boundaries_and_starting_index_and_value.entry25 
INFO-FLOW: Preprocessing Module: _find_left_and_right_boundaries9 ...
Execute       set_default_model _find_left_and_right_boundaries9 
Execute       cdfg_preprocess -model _find_left_and_right_boundaries9 
Execute       rtl_gen_preprocess _find_left_and_right_boundaries9 
INFO-FLOW: Preprocessing Module: _find_starting_index_and_value8 ...
Execute       set_default_model _find_starting_index_and_value8 
Execute       cdfg_preprocess -model _find_starting_index_and_value8 
Execute       rtl_gen_preprocess _find_starting_index_and_value8 
INFO-FLOW: Preprocessing Module: _find_boundaries_and_starting_index_and_value7 ...
Execute       set_default_model _find_boundaries_and_starting_index_and_value7 
Execute       cdfg_preprocess -model _find_boundaries_and_starting_index_and_value7 
Execute       rtl_gen_preprocess _find_boundaries_and_starting_index_and_value7 
INFO-FLOW: Preprocessing Module: alignedtoline_per_layer_loop3 ...
Execute       set_default_model alignedtoline_per_layer_loop3 
Execute       cdfg_preprocess -model alignedtoline_per_layer_loop3 
Execute       rtl_gen_preprocess alignedtoline_per_layer_loop3 
INFO-FLOW: Preprocessing Module: patch_buffer_add_patch2 ...
Execute       set_default_model patch_buffer_add_patch2 
Execute       cdfg_preprocess -model patch_buffer_add_patch2 
Execute       rtl_gen_preprocess patch_buffer_add_patch2 
INFO-FLOW: Preprocessing Module: straightLineProjectorFromLayerIJtoK ...
Execute       set_default_model straightLineProjectorFromLayerIJtoK 
Execute       cdfg_preprocess -model straightLineProjectorFromLayerIJtoK 
Execute       rtl_gen_preprocess straightLineProjectorFromLayerIJtoK 
INFO-FLOW: Preprocessing Module: getParallelograms ...
Execute       set_default_model getParallelograms 
Execute       cdfg_preprocess -model getParallelograms 
Execute       rtl_gen_preprocess getParallelograms 
INFO-FLOW: Preprocessing Module: get_acceptanceCorners ...
Execute       set_default_model get_acceptanceCorners 
Execute       cdfg_preprocess -model get_acceptanceCorners 
Execute       rtl_gen_preprocess get_acceptanceCorners 
INFO-FLOW: Preprocessing Module: get_index_from_z ...
Execute       set_default_model get_index_from_z 
Execute       cdfg_preprocess -model get_index_from_z 
Execute       rtl_gen_preprocess get_index_from_z 
INFO-FLOW: Preprocessing Module: _shadowquilt_main_loop_make_verticle_strip ...
Execute       set_default_model _shadowquilt_main_loop_make_verticle_strip 
Execute       cdfg_preprocess -model _shadowquilt_main_loop_make_verticle_strip 
Execute       rtl_gen_preprocess _shadowquilt_main_loop_make_verticle_strip 
INFO-FLOW: Preprocessing Module: system_top ...
Execute       set_default_model system_top 
Execute       cdfg_preprocess -model system_top 
Execute       rtl_gen_preprocess system_top 
INFO-FLOW: Model list for synthesis: _find_boundaries_and_starting_index_and_value.entry25 _find_left_and_right_boundaries9 _find_starting_index_and_value8 _find_boundaries_and_starting_index_and_value7 alignedtoline_per_layer_loop3 patch_buffer_add_patch2 straightLineProjectorFromLayerIJtoK getParallelograms get_acceptanceCorners get_index_from_z _shadowquilt_main_loop_make_verticle_strip system_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_find_boundaries_and_starting_index_and_value_entry25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model _find_boundaries_and_starting_index_and_value.entry25 
Execute       schedule -model _find_boundaries_and_starting_index_and_value.entry25 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.535 seconds; current allocated memory: 604.868 MB.
Execute       syn_report -verbosereport -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_find_boundaries_and_starting_index_and_value_entry25.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_find_boundaries_and_starting_index_and_value_entry25.sched.adb -f 
INFO-FLOW: Finish scheduling _find_boundaries_and_starting_index_and_value.entry25.
Execute       set_default_model _find_boundaries_and_starting_index_and_value.entry25 
Execute       bind -model _find_boundaries_and_starting_index_and_value.entry25 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.202 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.318 seconds; current allocated memory: 604.943 MB.
Execute       syn_report -verbosereport -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_find_boundaries_and_starting_index_and_value_entry25.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_find_boundaries_and_starting_index_and_value_entry25.bind.adb -f 
INFO-FLOW: Finish binding _find_boundaries_and_starting_index_and_value.entry25.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_find_left_and_right_boundaries9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model _find_left_and_right_boundaries9 
Execute       schedule -model _find_left_and_right_boundaries9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_find_left_and_right_boundaries'.
WARNING: [HLS 200-880] The II Violation in module 'p_find_left_and_right_boundaries9' (loop 'loop_find_left_and_right_boundaries'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('lbVal_constprop_write_ln326', PartitionAcceleratorHLS/src/system.cpp:326->PartitionAcceleratorHLS/src/system.cpp:342) of variable 'select_ln585_7' on static variable 'lbVal_constprop' and 'load' operation ('__Val2__') on static variable 'lbVal_constprop'.
WARNING: [HLS 200-880] The II Violation in module 'p_find_left_and_right_boundaries9' (loop 'loop_find_left_and_right_boundaries'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('lbVal_constprop_write_ln326', PartitionAcceleratorHLS/src/system.cpp:326->PartitionAcceleratorHLS/src/system.cpp:342) of variable 'select_ln585_7' on static variable 'lbVal_constprop' and 'load' operation ('__Val2__') on static variable 'lbVal_constprop'.
WARNING: [HLS 200-880] The II Violation in module 'p_find_left_and_right_boundaries9' (loop 'loop_find_left_and_right_boundaries'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('lbVal_constprop_write_ln326', PartitionAcceleratorHLS/src/system.cpp:326->PartitionAcceleratorHLS/src/system.cpp:342) of variable 'select_ln585_7' on static variable 'lbVal_constprop' and 'load' operation ('__Val2__') on static variable 'lbVal_constprop'.
WARNING: [HLS 200-880] The II Violation in module 'p_find_left_and_right_boundaries9' (loop 'loop_find_left_and_right_boundaries'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('lbVal_constprop_write_ln326', PartitionAcceleratorHLS/src/system.cpp:326->PartitionAcceleratorHLS/src/system.cpp:342) of variable 'select_ln585_7' on static variable 'lbVal_constprop' and 'load' operation ('__Val2__') on static variable 'lbVal_constprop'.
WARNING: [HLS 200-880] The II Violation in module 'p_find_left_and_right_boundaries9' (loop 'loop_find_left_and_right_boundaries'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 0) between 'store' operation ('lbVal_constprop_write_ln326', PartitionAcceleratorHLS/src/system.cpp:326->PartitionAcceleratorHLS/src/system.cpp:342) of variable 'select_ln585_7' on static variable 'lbVal_constprop' and 'load' operation ('__Val2__') on static variable 'lbVal_constprop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 16, loop 'loop_find_left_and_right_boundaries'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.501 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.732 seconds; current allocated memory: 606.084 MB.
Execute       syn_report -verbosereport -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_find_left_and_right_boundaries9.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.131 sec.
Execute       db_write -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_find_left_and_right_boundaries9.sched.adb -f 
INFO-FLOW: Finish scheduling _find_left_and_right_boundaries9.
Execute       set_default_model _find_left_and_right_boundaries9 
Execute       bind -model _find_left_and_right_boundaries9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.279 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.555 seconds; current allocated memory: 607.351 MB.
Execute       syn_report -verbosereport -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_find_left_and_right_boundaries9.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.419 sec.
Execute       db_write -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_find_left_and_right_boundaries9.bind.adb -f 
INFO-FLOW: Finish binding _find_left_and_right_boundaries9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_find_starting_index_and_value8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model _find_starting_index_and_value8 
Execute       schedule -model _find_starting_index_and_value8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_find_starting_index_and_value'.
WARNING: [HLS 200-880] The II Violation in module 'p_find_starting_index_and_value8' (loop 'loop_find_starting_index_and_value'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between wire write on port 'start_value' (PartitionAcceleratorHLS/src/system.cpp:301->PartitionAcceleratorHLS/src/system.cpp:342) and wire read on port 'start_value'.
WARNING: [HLS 200-880] The II Violation in module 'p_find_starting_index_and_value8' (loop 'loop_find_starting_index_and_value'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between wire write on port 'start_value' (PartitionAcceleratorHLS/src/system.cpp:301->PartitionAcceleratorHLS/src/system.cpp:342) and wire read on port 'start_value'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 8, loop 'loop_find_starting_index_and_value'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.288 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.954 seconds; current allocated memory: 607.950 MB.
Execute       syn_report -verbosereport -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_find_starting_index_and_value8.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_find_starting_index_and_value8.sched.adb -f 
INFO-FLOW: Finish scheduling _find_starting_index_and_value8.
Execute       set_default_model _find_starting_index_and_value8 
Execute       bind -model _find_starting_index_and_value8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.209 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.408 seconds; current allocated memory: 608.657 MB.
Execute       syn_report -verbosereport -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_find_starting_index_and_value8.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.186 sec.
Execute       db_write -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_find_starting_index_and_value8.bind.adb -f 
INFO-FLOW: Finish binding _find_starting_index_and_value8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_find_boundaries_and_starting_index_and_value7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model _find_boundaries_and_starting_index_and_value7 
Execute       schedule -model _find_boundaries_and_starting_index_and_value7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.549 seconds; current allocated memory: 608.730 MB.
Execute       syn_report -verbosereport -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_find_boundaries_and_starting_index_and_value7.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_find_boundaries_and_starting_index_and_value7.sched.adb -f 
INFO-FLOW: Finish scheduling _find_boundaries_and_starting_index_and_value7.
Execute       set_default_model _find_boundaries_and_starting_index_and_value7 
Execute       bind -model _find_boundaries_and_starting_index_and_value7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.712 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.829 seconds; current allocated memory: 608.864 MB.
Execute       syn_report -verbosereport -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_find_boundaries_and_starting_index_and_value7.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.45 sec.
Execute       db_write -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_find_boundaries_and_starting_index_and_value7.bind.adb -f 
INFO-FLOW: Finish binding _find_boundaries_and_starting_index_and_value7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'alignedtoline_per_layer_loop3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model alignedtoline_per_layer_loop3 
Execute       schedule -model alignedtoline_per_layer_loop3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.415 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.07 seconds; current allocated memory: 610.822 MB.
Execute       syn_report -verbosereport -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/alignedtoline_per_layer_loop3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.205 sec.
Execute       db_write -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/alignedtoline_per_layer_loop3.sched.adb -f 
INFO-FLOW: Finish scheduling alignedtoline_per_layer_loop3.
Execute       set_default_model alignedtoline_per_layer_loop3 
Execute       bind -model alignedtoline_per_layer_loop3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.473 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.864 seconds; current allocated memory: 613.147 MB.
Execute       syn_report -verbosereport -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/alignedtoline_per_layer_loop3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.876 sec.
Execute       db_write -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/alignedtoline_per_layer_loop3.bind.adb -f 
Command       db_write done; 0.101 sec.
INFO-FLOW: Finish binding alignedtoline_per_layer_loop3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'patch_buffer_add_patch2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model patch_buffer_add_patch2 
Execute       schedule -model patch_buffer_add_patch2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.28 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.443 seconds; current allocated memory: 614.619 MB.
Execute       syn_report -verbosereport -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/patch_buffer_add_patch2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.242 sec.
Execute       db_write -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/patch_buffer_add_patch2.sched.adb -f 
INFO-FLOW: Finish scheduling patch_buffer_add_patch2.
Execute       set_default_model patch_buffer_add_patch2 
Execute       bind -model patch_buffer_add_patch2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.23 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.654 seconds; current allocated memory: 616.136 MB.
Execute       syn_report -verbosereport -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/patch_buffer_add_patch2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.197 sec.
Execute       db_write -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/patch_buffer_add_patch2.bind.adb -f 
INFO-FLOW: Finish binding patch_buffer_add_patch2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'straightLineProjectorFromLayerIJtoK' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model straightLineProjectorFromLayerIJtoK 
Execute       schedule -model straightLineProjectorFromLayerIJtoK 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'straightLineProjectorFromLayerIJtoK'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 51, function 'straightLineProjectorFromLayerIJtoK'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.217 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.665 seconds; current allocated memory: 616.334 MB.
Execute       syn_report -verbosereport -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/straightLineProjectorFromLayerIJtoK.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/straightLineProjectorFromLayerIJtoK.sched.adb -f 
INFO-FLOW: Finish scheduling straightLineProjectorFromLayerIJtoK.
Execute       set_default_model straightLineProjectorFromLayerIJtoK 
Execute       bind -model straightLineProjectorFromLayerIJtoK 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.238 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.455 seconds; current allocated memory: 616.514 MB.
Execute       syn_report -verbosereport -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/straightLineProjectorFromLayerIJtoK.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/straightLineProjectorFromLayerIJtoK.bind.adb -f 
INFO-FLOW: Finish binding straightLineProjectorFromLayerIJtoK.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getParallelograms' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model getParallelograms 
Execute       schedule -model getParallelograms 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_get_superpoint_min_z'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'loop_get_superpoint_min_z'
INFO: [SCHED 204-61] Pipelining loop 'loop_get_superpoint_max_z'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'loop_get_superpoint_max_z'
INFO: [SCHED 204-61] Pipelining loop 'loop_compute_parallelogram'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('superpoints_load_2', PartitionAcceleratorHLS/src/system.cpp:50) on array 'superpoints' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'superpoints'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 63, loop 'loop_compute_parallelogram'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.564 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.834 seconds; current allocated memory: 617.659 MB.
Execute       syn_report -verbosereport -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/getParallelograms.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.196 sec.
Execute       db_write -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/getParallelograms.sched.adb -f 
INFO-FLOW: Finish scheduling getParallelograms.
Execute       set_default_model getParallelograms 
Execute       bind -model getParallelograms 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.278 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.624 seconds; current allocated memory: 619.131 MB.
Execute       syn_report -verbosereport -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/getParallelograms.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.31 sec.
Execute       db_write -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/getParallelograms.bind.adb -f 
INFO-FLOW: Finish binding getParallelograms.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_acceptanceCorners' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model get_acceptanceCorners 
Execute       schedule -model get_acceptanceCorners 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_calculate_min_max_element_of_corner_lists'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'loop_calculate_min_max_element_of_corner_lists'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.19 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.755 seconds; current allocated memory: 619.620 MB.
Execute       syn_report -verbosereport -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/get_acceptanceCorners.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/get_acceptanceCorners.sched.adb -f 
INFO-FLOW: Finish scheduling get_acceptanceCorners.
Execute       set_default_model get_acceptanceCorners 
Execute       bind -model get_acceptanceCorners 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.166 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.341 seconds; current allocated memory: 620.196 MB.
Execute       syn_report -verbosereport -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/get_acceptanceCorners.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/get_acceptanceCorners.bind.adb -f 
INFO-FLOW: Finish binding get_acceptanceCorners.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_index_from_z' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model get_index_from_z 
Execute       schedule -model get_index_from_z 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_find_minimum_z_values_from_layer_with_index'.
WARNING: [HLS 200-880] The II Violation in module 'get_index_from_z' (loop 'loop_find_minimum_z_values_from_layer_with_index'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'select' operation ('minVal.V') and 'bitselect' operation ('__Result__').
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 9, loop 'loop_find_minimum_z_values_from_layer_with_index'
WARNING: [HLS 200-871] Estimated clock period (12.1199ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'get_index_from_z' consists of the following:	'fcmp' operation ('tmp_1', PartitionAcceleratorHLS/src/system.cpp:564) [192]  (1.91 ns)
	'and' operation ('and_ln564_1', PartitionAcceleratorHLS/src/system.cpp:564) [193]  (0.148 ns)
	'and' operation ('and_ln571') [223]  (0.148 ns)
	'and' operation ('and_ln582_1') [227]  (0.148 ns)
	'and' operation ('and_ln581') [228]  (0.148 ns)
	'and' operation ('and_ln585') [229]  (0 ns)
	'select' operation ('select_ln585') [230]  (1.35 ns)
	'select' operation ('select_ln603') [234]  (0 ns)
	'select' operation ('select_ln564', PartitionAcceleratorHLS/src/system.cpp:564) [235]  (1.28 ns)
	'select' operation ('minVal.V') [240]  (0.286 ns)
	'phi' operation ('minVal.V') with incoming values : ('minVal.V') [22]  (0 ns)
	'sub' operation ('tmp.V') [135]  (1.14 ns)
	'select' operation ('m') [136]  (0.286 ns)
	'cttz' operation ('l') [138]  (0 ns)
	'sub' operation ('sub_ln944_2') [139]  (1.14 ns)
	'add' operation ('lsb_index') [140]  (1.14 ns)
	'shl' operation ('shl_ln949_2') [147]  (0 ns)
	'or' operation ('or_ln949_4') [148]  (0 ns)
	'and' operation ('and_ln949_4') [149]  (0 ns)
	'icmp' operation ('icmp_ln949_2') [150]  (1.28 ns)
	'select' operation ('select_ln946_2') [160]  (0 ns)
	'select' operation ('select_ln958_4') [164]  (0.345 ns)
	'add' operation ('m') [167]  (1.36 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.51 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.818 seconds; current allocated memory: 620.940 MB.
Execute       syn_report -verbosereport -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/get_index_from_z.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/get_index_from_z.sched.adb -f 
INFO-FLOW: Finish scheduling get_index_from_z.
Execute       set_default_model get_index_from_z 
Execute       bind -model get_index_from_z 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.229 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.444 seconds; current allocated memory: 621.737 MB.
Execute       syn_report -verbosereport -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/get_index_from_z.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.265 sec.
Execute       db_write -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/get_index_from_z.bind.adb -f 
INFO-FLOW: Finish binding get_index_from_z.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_shadowquilt_main_loop_make_verticle_strip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model _shadowquilt_main_loop_make_verticle_strip 
Execute       schedule -model _shadowquilt_main_loop_make_verticle_strip 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_write_patch_stream_layer_loop_write_patch_stream_superpoint'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'loop_write_patch_stream_layer_loop_write_patch_stream_superpoint'
INFO: [SCHED 204-61] Pipelining loop 'loop_get_superpoint_min_z'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'loop_get_superpoint_min_z'
INFO: [SCHED 204-61] Pipelining loop 'loop_get_superpoint_min_z'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'loop_get_superpoint_min_z'
INFO: [SCHED 204-61] Pipelining loop 'loop_write_patch_stream_layer_loop_write_patch_stream_superpoint'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'loop_write_patch_stream_layer_loop_write_patch_stream_superpoint'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_952_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_952_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_974_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_974_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_967_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_967_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_987_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'VITIS_LOOP_987_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_997_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_997_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1003_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1003_6'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1013_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 52, loop 'VITIS_LOOP_1013_7'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1027_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'VITIS_LOOP_1027_8'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.748 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.253 seconds; current allocated memory: 625.105 MB.
Execute       syn_report -verbosereport -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_shadowquilt_main_loop_make_verticle_strip.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.537 sec.
Execute       db_write -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_shadowquilt_main_loop_make_verticle_strip.sched.adb -f 
Command       db_write done; 0.144 sec.
INFO-FLOW: Finish scheduling _shadowquilt_main_loop_make_verticle_strip.
Execute       set_default_model _shadowquilt_main_loop_make_verticle_strip 
Execute       bind -model _shadowquilt_main_loop_make_verticle_strip 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 3.29 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.125 seconds; current allocated memory: 629.153 MB.
Execute       syn_report -verbosereport -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_shadowquilt_main_loop_make_verticle_strip.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 2.141 sec.
Execute       db_write -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_shadowquilt_main_loop_make_verticle_strip.bind.adb -f 
Command       db_write done; 0.147 sec.
INFO-FLOW: Finish binding _shadowquilt_main_loop_make_verticle_strip.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'system_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model system_top 
Execute       schedule -model system_top 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 4'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.358 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.872 seconds; current allocated memory: 629.363 MB.
Execute       syn_report -verbosereport -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.sched.adb -f 
INFO-FLOW: Finish scheduling system_top.
Execute       set_default_model system_top 
Execute       bind -model system_top 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.826 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.983 seconds; current allocated memory: 629.664 MB.
Execute       syn_report -verbosereport -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.919 sec.
Execute       db_write -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.bind.adb -f 
INFO-FLOW: Finish binding system_top.
Execute       get_model_list system_top -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess _find_boundaries_and_starting_index_and_value.entry25 
Execute       rtl_gen_preprocess _find_left_and_right_boundaries9 
Execute       rtl_gen_preprocess _find_starting_index_and_value8 
Execute       rtl_gen_preprocess _find_boundaries_and_starting_index_and_value7 
Execute       rtl_gen_preprocess alignedtoline_per_layer_loop3 
Execute       rtl_gen_preprocess patch_buffer_add_patch2 
Execute       rtl_gen_preprocess straightLineProjectorFromLayerIJtoK 
Execute       rtl_gen_preprocess getParallelograms 
Execute       rtl_gen_preprocess get_acceptanceCorners 
Execute       rtl_gen_preprocess get_index_from_z 
Execute       rtl_gen_preprocess _shadowquilt_main_loop_make_verticle_strip 
Execute       rtl_gen_preprocess system_top 
INFO-FLOW: Model list for RTL generation: _find_boundaries_and_starting_index_and_value.entry25 _find_left_and_right_boundaries9 _find_starting_index_and_value8 _find_boundaries_and_starting_index_and_value7 alignedtoline_per_layer_loop3 patch_buffer_add_patch2 straightLineProjectorFromLayerIJtoK getParallelograms get_acceptanceCorners get_index_from_z _shadowquilt_main_loop_make_verticle_strip system_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_find_boundaries_and_starting_index_and_value_entry25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model _find_boundaries_and_starting_index_and_value.entry25 -top_prefix system_top_ -sub_prefix system_top_ -mg_file C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_find_boundaries_and_starting_index_and_value_entry25.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_find_boundaries_and_starting_index_and_value_entry25'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.202 seconds; current allocated memory: 629.824 MB.
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl _find_boundaries_and_starting_index_and_value.entry25 -style xilinx -f -lang vhdl -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/syn/vhdl/system_top_p_find_boundaries_and_starting_index_and_value_entry25 
Execute       gen_rtl _find_boundaries_and_starting_index_and_value.entry25 -style xilinx -f -lang vlog -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/syn/verilog/system_top_p_find_boundaries_and_starting_index_and_value_entry25 
Execute       syn_report -csynth -model _find_boundaries_and_starting_index_and_value.entry25 -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/syn/report/p_find_boundaries_and_starting_index_and_value_entry25_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model _find_boundaries_and_starting_index_and_value.entry25 -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/syn/report/p_find_boundaries_and_starting_index_and_value_entry25_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model _find_boundaries_and_starting_index_and_value.entry25 -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_find_boundaries_and_starting_index_and_value_entry25.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model _find_boundaries_and_starting_index_and_value.entry25 -f -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_find_boundaries_and_starting_index_and_value_entry25.adb 
Execute       gen_tb_info _find_boundaries_and_starting_index_and_value.entry25 -p C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_find_boundaries_and_starting_index_and_value_entry25 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_find_left_and_right_boundaries9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model _find_left_and_right_boundaries9 -top_prefix system_top_ -sub_prefix system_top_ -mg_file C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_find_left_and_right_boundaries9.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_find_left_and_right_boundaries9'.
Command       create_rtl_model done; 0.167 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.502 seconds; current allocated memory: 632.467 MB.
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl _find_left_and_right_boundaries9 -style xilinx -f -lang vhdl -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/syn/vhdl/system_top_p_find_left_and_right_boundaries9 
Execute       gen_rtl _find_left_and_right_boundaries9 -style xilinx -f -lang vlog -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/syn/verilog/system_top_p_find_left_and_right_boundaries9 
Execute       syn_report -csynth -model _find_left_and_right_boundaries9 -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/syn/report/p_find_left_and_right_boundaries9_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.253 sec.
Execute       syn_report -rtlxml -model _find_left_and_right_boundaries9 -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/syn/report/p_find_left_and_right_boundaries9_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.112 sec.
Execute       syn_report -verbosereport -model _find_left_and_right_boundaries9 -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_find_left_and_right_boundaries9.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.494 sec.
Execute       db_write -model _find_left_and_right_boundaries9 -f -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_find_left_and_right_boundaries9.adb 
Command       db_write done; 0.168 sec.
Execute       gen_tb_info _find_left_and_right_boundaries9 -p C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_find_left_and_right_boundaries9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_find_starting_index_and_value8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model _find_starting_index_and_value8 -top_prefix system_top_ -sub_prefix system_top_ -mg_file C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_find_starting_index_and_value8.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_find_starting_index_and_value8'.
Command       create_rtl_model done; 0.139 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.651 seconds; current allocated memory: 638.615 MB.
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl _find_starting_index_and_value8 -style xilinx -f -lang vhdl -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/syn/vhdl/system_top_p_find_starting_index_and_value8 
Execute       gen_rtl _find_starting_index_and_value8 -style xilinx -f -lang vlog -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/syn/verilog/system_top_p_find_starting_index_and_value8 
Execute       syn_report -csynth -model _find_starting_index_and_value8 -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/syn/report/p_find_starting_index_and_value8_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.115 sec.
Execute       syn_report -rtlxml -model _find_starting_index_and_value8 -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/syn/report/p_find_starting_index_and_value8_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model _find_starting_index_and_value8 -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_find_starting_index_and_value8.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.232 sec.
Execute       db_write -model _find_starting_index_and_value8 -f -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_find_starting_index_and_value8.adb 
Execute       gen_tb_info _find_starting_index_and_value8 -p C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_find_starting_index_and_value8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_find_boundaries_and_starting_index_and_value7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model _find_boundaries_and_starting_index_and_value7 -top_prefix system_top_ -sub_prefix system_top_ -mg_file C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_find_boundaries_and_starting_index_and_value7.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_find_boundaries_and_starting_index_and_value7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.901 seconds; current allocated memory: 641.500 MB.
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl _find_boundaries_and_starting_index_and_value7 -style xilinx -f -lang vhdl -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/syn/vhdl/system_top_p_find_boundaries_and_starting_index_and_value7 
Execute       gen_rtl _find_boundaries_and_starting_index_and_value7 -style xilinx -f -lang vlog -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/syn/verilog/system_top_p_find_boundaries_and_starting_index_and_value7 
Execute       syn_report -csynth -model _find_boundaries_and_starting_index_and_value7 -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/syn/report/p_find_boundaries_and_starting_index_and_value7_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model _find_boundaries_and_starting_index_and_value7 -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/syn/report/p_find_boundaries_and_starting_index_and_value7_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model _find_boundaries_and_starting_index_and_value7 -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_find_boundaries_and_starting_index_and_value7.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.505 sec.
Execute       db_write -model _find_boundaries_and_starting_index_and_value7 -f -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_find_boundaries_and_starting_index_and_value7.adb 
Execute       gen_tb_info _find_boundaries_and_starting_index_and_value7 -p C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_find_boundaries_and_starting_index_and_value7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'alignedtoline_per_layer_loop3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model alignedtoline_per_layer_loop3 -top_prefix system_top_ -sub_prefix system_top_ -mg_file C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/alignedtoline_per_layer_loop3.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'lbVal_constprop' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rbVal_constprop' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_33s_25ns_58_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_78s_108ns_185_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'alignedtoline_per_layer_loop3'.
Command       create_rtl_model done; 0.374 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.175 seconds; current allocated memory: 646.057 MB.
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl alignedtoline_per_layer_loop3 -style xilinx -f -lang vhdl -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/syn/vhdl/system_top_alignedtoline_per_layer_loop3 
Execute       gen_rtl alignedtoline_per_layer_loop3 -style xilinx -f -lang vlog -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/syn/verilog/system_top_alignedtoline_per_layer_loop3 
Execute       syn_report -csynth -model alignedtoline_per_layer_loop3 -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/syn/report/alignedtoline_per_layer_loop3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.245 sec.
Execute       syn_report -rtlxml -model alignedtoline_per_layer_loop3 -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/syn/report/alignedtoline_per_layer_loop3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.141 sec.
Execute       syn_report -verbosereport -model alignedtoline_per_layer_loop3 -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/alignedtoline_per_layer_loop3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.056 sec.
Execute       db_write -model alignedtoline_per_layer_loop3 -f -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/alignedtoline_per_layer_loop3.adb 
Command       db_write done; 0.238 sec.
Execute       gen_tb_info alignedtoline_per_layer_loop3 -p C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/alignedtoline_per_layer_loop3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'patch_buffer_add_patch2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model patch_buffer_add_patch2 -top_prefix system_top_ -sub_prefix system_top_ -mg_file C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/patch_buffer_add_patch2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'patch_buffer_add_patch2'.
Command       create_rtl_model done; 0.107 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.528 seconds; current allocated memory: 657.170 MB.
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl patch_buffer_add_patch2 -style xilinx -f -lang vhdl -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/syn/vhdl/system_top_patch_buffer_add_patch2 
Execute       gen_rtl patch_buffer_add_patch2 -style xilinx -f -lang vlog -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/syn/verilog/system_top_patch_buffer_add_patch2 
Execute       syn_report -csynth -model patch_buffer_add_patch2 -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/syn/report/patch_buffer_add_patch2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.113 sec.
Execute       syn_report -rtlxml -model patch_buffer_add_patch2 -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/syn/report/patch_buffer_add_patch2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model patch_buffer_add_patch2 -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/patch_buffer_add_patch2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.28 sec.
Execute       db_write -model patch_buffer_add_patch2 -f -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/patch_buffer_add_patch2.adb 
Command       db_write done; 0.14 sec.
Execute       gen_tb_info patch_buffer_add_patch2 -p C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/patch_buffer_add_patch2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'straightLineProjectorFromLayerIJtoK' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model straightLineProjectorFromLayerIJtoK -top_prefix system_top_ -sub_prefix system_top_ -mg_file C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/straightLineProjectorFromLayerIJtoK.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_33s_32s_52_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_46ns_26s_32_50_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'straightLineProjectorFromLayerIJtoK'.
Command       create_rtl_model done; 0.121 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.445 seconds; current allocated memory: 664.154 MB.
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl straightLineProjectorFromLayerIJtoK -style xilinx -f -lang vhdl -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/syn/vhdl/system_top_straightLineProjectorFromLayerIJtoK 
Execute       gen_rtl straightLineProjectorFromLayerIJtoK -style xilinx -f -lang vlog -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/syn/verilog/system_top_straightLineProjectorFromLayerIJtoK 
Execute       syn_report -csynth -model straightLineProjectorFromLayerIJtoK -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/syn/report/straightLineProjectorFromLayerIJtoK_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model straightLineProjectorFromLayerIJtoK -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/syn/report/straightLineProjectorFromLayerIJtoK_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model straightLineProjectorFromLayerIJtoK -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/straightLineProjectorFromLayerIJtoK.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model straightLineProjectorFromLayerIJtoK -f -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/straightLineProjectorFromLayerIJtoK.adb 
Execute       gen_tb_info straightLineProjectorFromLayerIJtoK -p C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/straightLineProjectorFromLayerIJtoK 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getParallelograms' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model getParallelograms -top_prefix system_top_ -sub_prefix system_top_ -mg_file C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/getParallelograms.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'getParallelograms'.
Command       create_rtl_model done; 0.127 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 667.050 MB.
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl getParallelograms -style xilinx -f -lang vhdl -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/syn/vhdl/system_top_getParallelograms 
Execute       gen_rtl getParallelograms -style xilinx -f -lang vlog -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/syn/verilog/system_top_getParallelograms 
Execute       syn_report -csynth -model getParallelograms -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/syn/report/getParallelograms_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.199 sec.
Execute       syn_report -rtlxml -model getParallelograms -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/syn/report/getParallelograms_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.13 sec.
Execute       syn_report -verbosereport -model getParallelograms -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/getParallelograms.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.336 sec.
Execute       db_write -model getParallelograms -f -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/getParallelograms.adb 
Command       db_write done; 0.138 sec.
Execute       gen_tb_info getParallelograms -p C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/getParallelograms 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_acceptanceCorners' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model get_acceptanceCorners -top_prefix system_top_ -sub_prefix system_top_ -mg_file C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/get_acceptanceCorners.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_acceptanceCorners'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.341 seconds; current allocated memory: 672.219 MB.
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl get_acceptanceCorners -style xilinx -f -lang vhdl -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/syn/vhdl/system_top_get_acceptanceCorners 
Execute       gen_rtl get_acceptanceCorners -style xilinx -f -lang vlog -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/syn/verilog/system_top_get_acceptanceCorners 
Execute       syn_report -csynth -model get_acceptanceCorners -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/syn/report/get_acceptanceCorners_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model get_acceptanceCorners -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/syn/report/get_acceptanceCorners_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model get_acceptanceCorners -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/get_acceptanceCorners.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model get_acceptanceCorners -f -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/get_acceptanceCorners.adb 
Execute       gen_tb_info get_acceptanceCorners -p C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/get_acceptanceCorners 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_index_from_z' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model get_index_from_z -top_prefix system_top_ -sub_prefix system_top_ -mg_file C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/get_index_from_z.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_index_from_z'.
Command       create_rtl_model done; 0.189 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.788 seconds; current allocated memory: 676.048 MB.
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl get_index_from_z -style xilinx -f -lang vhdl -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/syn/vhdl/system_top_get_index_from_z 
Execute       gen_rtl get_index_from_z -style xilinx -f -lang vlog -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/syn/verilog/system_top_get_index_from_z 
Execute       syn_report -csynth -model get_index_from_z -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/syn/report/get_index_from_z_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.195 sec.
Execute       syn_report -rtlxml -model get_index_from_z -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/syn/report/get_index_from_z_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model get_index_from_z -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/get_index_from_z.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.269 sec.
Execute       db_write -model get_index_from_z -f -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/get_index_from_z.adb 
Command       db_write done; 0.101 sec.
Execute       gen_tb_info get_index_from_z -p C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/get_index_from_z 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_shadowquilt_main_loop_make_verticle_strip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model _shadowquilt_main_loop_make_verticle_strip -top_prefix system_top_ -sub_prefix system_top_ -mg_file C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_shadowquilt_main_loop_make_verticle_strip.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_33s_24s_52_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_33s_32s_52_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_33s_32s_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_46s_55ns_100_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_46ns_26s_32_50_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_shadowquilt_main_loop_make_verticle_strip'.
Command       create_rtl_model done; 0.797 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.893 seconds; current allocated memory: 687.793 MB.
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl _shadowquilt_main_loop_make_verticle_strip -style xilinx -f -lang vhdl -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/syn/vhdl/system_top_p_shadowquilt_main_loop_make_verticle_strip 
Execute       gen_rtl _shadowquilt_main_loop_make_verticle_strip -style xilinx -f -lang vlog -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/syn/verilog/system_top_p_shadowquilt_main_loop_make_verticle_strip 
Execute       syn_report -csynth -model _shadowquilt_main_loop_make_verticle_strip -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/syn/report/p_shadowquilt_main_loop_make_verticle_strip_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.533 sec.
Execute       syn_report -rtlxml -model _shadowquilt_main_loop_make_verticle_strip -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/syn/report/p_shadowquilt_main_loop_make_verticle_strip_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.271 sec.
Execute       syn_report -verbosereport -model _shadowquilt_main_loop_make_verticle_strip -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_shadowquilt_main_loop_make_verticle_strip.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 2.397 sec.
Execute       db_write -model _shadowquilt_main_loop_make_verticle_strip -f -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_shadowquilt_main_loop_make_verticle_strip.adb 
Command       db_write done; 0.436 sec.
Execute       gen_tb_info _shadowquilt_main_loop_make_verticle_strip -p C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_shadowquilt_main_loop_make_verticle_strip 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'system_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model system_top -top_prefix  -sub_prefix system_top_ -mg_file C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'system_top/points' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'system_top/num_points' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'system_top/patch_stream_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'system_top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'latest_patch_index_constprop' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'num_patches_constprop' is power-on initialization.
WARNING: [RTGEN 206-101] Global array 'system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_squareAcceptance' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_flatTop' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_flatBottom' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'get_radiiradii' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'get_trapezoid_edgestrapezoid_edges' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'get_parallelogram_slopesparallelogram_slopes' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Finished creating RTL model for 'system_top'.
Command       create_rtl_model done; 0.609 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 5.28 seconds; current allocated memory: 704.215 MB.
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl system_top -istop -style xilinx -f -lang vhdl -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/syn/vhdl/system_top 
Execute       gen_rtl system_top -istop -style xilinx -f -lang vlog -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/syn/verilog/system_top 
Execute       syn_report -csynth -model system_top -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/syn/report/system_top_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model system_top -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/syn/report/system_top_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model system_top -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.909 sec.
Execute       db_write -model system_top -f -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.adb 
Execute       gen_tb_info system_top -p C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top 
Execute       export_constraint_db -f -tool general -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.constraint.tcl 
Execute       syn_report -designview -model system_top -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.design.xml 
Command       syn_report done; 1.539 sec.
Execute       syn_report -csynthDesign -model system_top -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model system_top -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model system_top -o C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks system_top 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain system_top 
INFO-FLOW: Model list for RTL component generation: _find_boundaries_and_starting_index_and_value.entry25 _find_left_and_right_boundaries9 _find_starting_index_and_value8 _find_boundaries_and_starting_index_and_value7 alignedtoline_per_layer_loop3 patch_buffer_add_patch2 straightLineProjectorFromLayerIJtoK getParallelograms get_acceptanceCorners get_index_from_z _shadowquilt_main_loop_make_verticle_strip system_top
INFO-FLOW: Handling components in module [p_find_boundaries_and_starting_index_and_value_entry25] ... 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_find_boundaries_and_starting_index_and_value_entry25.compgen.tcl 
INFO-FLOW: Handling components in module [p_find_left_and_right_boundaries9] ... 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_find_left_and_right_boundaries9.compgen.tcl 
INFO-FLOW: Found component system_top_faddfsub_32ns_32ns_32_3_full_dsp_1.
INFO-FLOW: Append model system_top_faddfsub_32ns_32ns_32_3_full_dsp_1
INFO-FLOW: Found component system_top_fpext_32ns_64_2_no_dsp_1.
INFO-FLOW: Append model system_top_fpext_32ns_64_2_no_dsp_1
INFO-FLOW: Found component system_top_p_find_left_and_right_boundaries9_get_trapezoid_edgestrapezoid_edges.
INFO-FLOW: Append model system_top_p_find_left_and_right_boundaries9_get_trapezoid_edgestrapezoid_edges
INFO-FLOW: Handling components in module [p_find_starting_index_and_value8] ... 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_find_starting_index_and_value8.compgen.tcl 
INFO-FLOW: Found component system_top_fsub_32ns_32ns_32_3_full_dsp_1.
INFO-FLOW: Append model system_top_fsub_32ns_32ns_32_3_full_dsp_1
INFO-FLOW: Found component system_top_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model system_top_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Handling components in module [p_find_boundaries_and_starting_index_and_value7] ... 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_find_boundaries_and_starting_index_and_value7.compgen.tcl 
INFO-FLOW: Found component system_top_fifo_w32_d2_S.
INFO-FLOW: Append model system_top_fifo_w32_d2_S
INFO-FLOW: Found component system_top_fifo_w3_d2_S.
INFO-FLOW: Append model system_top_fifo_w3_d2_S
INFO-FLOW: Found component system_top_fifo_w3_d2_S.
INFO-FLOW: Append model system_top_fifo_w3_d2_S
INFO-FLOW: Handling components in module [alignedtoline_per_layer_loop3] ... 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/alignedtoline_per_layer_loop3.compgen.tcl 
INFO-FLOW: Found component system_top_dcmp_64ns_64ns_1_2_no_dsp_1.
INFO-FLOW: Append model system_top_dcmp_64ns_64ns_1_2_no_dsp_1
INFO-FLOW: Found component system_top_mul_33s_25ns_58_1_1.
INFO-FLOW: Append model system_top_mul_33s_25ns_58_1_1
INFO-FLOW: Found component system_top_mul_78s_108ns_185_1_1.
INFO-FLOW: Append model system_top_mul_78s_108ns_185_1_1
INFO-FLOW: Found component system_top_alignedtoline_per_layer_loop3_get_radiiradii.
INFO-FLOW: Append model system_top_alignedtoline_per_layer_loop3_get_radiiradii
INFO-FLOW: Handling components in module [patch_buffer_add_patch2] ... 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/patch_buffer_add_patch2.compgen.tcl 
INFO-FLOW: Handling components in module [straightLineProjectorFromLayerIJtoK] ... 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/straightLineProjectorFromLayerIJtoK.compgen.tcl 
INFO-FLOW: Found component system_top_sdiv_46ns_26s_32_50_1.
INFO-FLOW: Append model system_top_sdiv_46ns_26s_32_50_1
INFO-FLOW: Found component system_top_mul_33s_32s_52_1_1.
INFO-FLOW: Append model system_top_mul_33s_32s_52_1_1
INFO-FLOW: Handling components in module [getParallelograms] ... 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/getParallelograms.compgen.tcl 
INFO-FLOW: Found component system_top_fpext_32ns_64_1_no_dsp_1.
INFO-FLOW: Append model system_top_fpext_32ns_64_1_no_dsp_1
INFO-FLOW: Found component system_top_getParallelograms_get_parallelogram_slopesparallelogram_slopes.
INFO-FLOW: Append model system_top_getParallelograms_get_parallelogram_slopesparallelogram_slopes
INFO-FLOW: Handling components in module [get_acceptanceCorners] ... 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/get_acceptanceCorners.compgen.tcl 
INFO-FLOW: Found component system_top_get_acceptanceCorners_a_corner_list_V.
INFO-FLOW: Append model system_top_get_acceptanceCorners_a_corner_list_V
INFO-FLOW: Handling components in module [get_index_from_z] ... 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/get_index_from_z.compgen.tcl 
INFO-FLOW: Handling components in module [p_shadowquilt_main_loop_make_verticle_strip] ... 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_shadowquilt_main_loop_make_verticle_strip.compgen.tcl 
INFO-FLOW: Found component system_top_uitofp_32ns_32_2_no_dsp_1.
INFO-FLOW: Append model system_top_uitofp_32ns_32_2_no_dsp_1
INFO-FLOW: Found component system_top_mul_46s_55ns_100_1_1.
INFO-FLOW: Append model system_top_mul_46s_55ns_100_1_1
INFO-FLOW: Found component system_top_mul_33s_24s_52_1_1.
INFO-FLOW: Append model system_top_mul_33s_24s_52_1_1
INFO-FLOW: Found component system_top_mul_33s_32s_64_1_1.
INFO-FLOW: Append model system_top_mul_33s_32s_64_1_1
INFO-FLOW: Found component system_top_p_shadowquilt_main_loop_make_verticle_strip_init_patch_V.
INFO-FLOW: Append model system_top_p_shadowquilt_main_loop_make_verticle_strip_init_patch_V
INFO-FLOW: Found component system_top_p_shadowquilt_main_loop_make_verticle_strip_current_z_i_index_V.
INFO-FLOW: Append model system_top_p_shadowquilt_main_loop_make_verticle_strip_current_z_i_index_V
INFO-FLOW: Found component system_top_p_shadowquilt_main_loop_make_verticle_strip_new_z_i_index_V.
INFO-FLOW: Append model system_top_p_shadowquilt_main_loop_make_verticle_strip_new_z_i_index_V
INFO-FLOW: Handling components in module [system_top] ... 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.compgen.tcl 
INFO-FLOW: Found component system_top_system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_squareAcceptance.
INFO-FLOW: Append model system_top_system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_squareAcceptance
INFO-FLOW: Found component system_top_patch_buffer.
INFO-FLOW: Append model system_top_patch_buffer
INFO-FLOW: Found component system_top_pSlope.
INFO-FLOW: Append model system_top_pSlope
INFO-FLOW: Found component system_top_shadow_bottomL_jR.
INFO-FLOW: Append model system_top_shadow_bottomL_jR
INFO-FLOW: Found component system_top_z1_min.
INFO-FLOW: Append model system_top_z1_min
INFO-FLOW: Found component system_top_a_corner_0.
INFO-FLOW: Append model system_top_a_corner_0
INFO-FLOW: Found component system_top_a_corner_1.
INFO-FLOW: Append model system_top_a_corner_1
INFO-FLOW: Found component system_top_c_corner_0.
INFO-FLOW: Append model system_top_c_corner_0
INFO-FLOW: Found component system_top_squareAcceptance.
INFO-FLOW: Append model system_top_squareAcceptance
INFO-FLOW: Found component system_top_flatTop.
INFO-FLOW: Append model system_top_flatTop
INFO-FLOW: Append model p_find_boundaries_and_starting_index_and_value_entry25
INFO-FLOW: Append model p_find_left_and_right_boundaries9
INFO-FLOW: Append model p_find_starting_index_and_value8
INFO-FLOW: Append model p_find_boundaries_and_starting_index_and_value7
INFO-FLOW: Append model alignedtoline_per_layer_loop3
INFO-FLOW: Append model patch_buffer_add_patch2
INFO-FLOW: Append model straightLineProjectorFromLayerIJtoK
INFO-FLOW: Append model getParallelograms
INFO-FLOW: Append model get_acceptanceCorners
INFO-FLOW: Append model get_index_from_z
INFO-FLOW: Append model p_shadowquilt_main_loop_make_verticle_strip
INFO-FLOW: Append model system_top
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: system_top_faddfsub_32ns_32ns_32_3_full_dsp_1 system_top_fpext_32ns_64_2_no_dsp_1 system_top_p_find_left_and_right_boundaries9_get_trapezoid_edgestrapezoid_edges system_top_fsub_32ns_32ns_32_3_full_dsp_1 system_top_fcmp_32ns_32ns_1_2_no_dsp_1 system_top_fifo_w32_d2_S system_top_fifo_w3_d2_S system_top_fifo_w3_d2_S system_top_dcmp_64ns_64ns_1_2_no_dsp_1 system_top_mul_33s_25ns_58_1_1 system_top_mul_78s_108ns_185_1_1 system_top_alignedtoline_per_layer_loop3_get_radiiradii system_top_sdiv_46ns_26s_32_50_1 system_top_mul_33s_32s_52_1_1 system_top_fpext_32ns_64_1_no_dsp_1 system_top_getParallelograms_get_parallelogram_slopesparallelogram_slopes system_top_get_acceptanceCorners_a_corner_list_V system_top_uitofp_32ns_32_2_no_dsp_1 system_top_mul_46s_55ns_100_1_1 system_top_mul_33s_24s_52_1_1 system_top_mul_33s_32s_64_1_1 system_top_p_shadowquilt_main_loop_make_verticle_strip_init_patch_V system_top_p_shadowquilt_main_loop_make_verticle_strip_current_z_i_index_V system_top_p_shadowquilt_main_loop_make_verticle_strip_new_z_i_index_V system_top_system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_squareAcceptance system_top_patch_buffer system_top_pSlope system_top_shadow_bottomL_jR system_top_z1_min system_top_a_corner_0 system_top_a_corner_1 system_top_c_corner_0 system_top_squareAcceptance system_top_flatTop p_find_boundaries_and_starting_index_and_value_entry25 p_find_left_and_right_boundaries9 p_find_starting_index_and_value8 p_find_boundaries_and_starting_index_and_value7 alignedtoline_per_layer_loop3 patch_buffer_add_patch2 straightLineProjectorFromLayerIJtoK getParallelograms get_acceptanceCorners get_index_from_z p_shadowquilt_main_loop_make_verticle_strip system_top
INFO-FLOW: To file: write model system_top_faddfsub_32ns_32ns_32_3_full_dsp_1
INFO-FLOW: To file: write model system_top_fpext_32ns_64_2_no_dsp_1
INFO-FLOW: To file: write model system_top_p_find_left_and_right_boundaries9_get_trapezoid_edgestrapezoid_edges
INFO-FLOW: To file: write model system_top_fsub_32ns_32ns_32_3_full_dsp_1
INFO-FLOW: To file: write model system_top_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model system_top_fifo_w32_d2_S
INFO-FLOW: To file: write model system_top_fifo_w3_d2_S
INFO-FLOW: To file: write model system_top_fifo_w3_d2_S
INFO-FLOW: To file: write model system_top_dcmp_64ns_64ns_1_2_no_dsp_1
INFO-FLOW: To file: write model system_top_mul_33s_25ns_58_1_1
INFO-FLOW: To file: write model system_top_mul_78s_108ns_185_1_1
INFO-FLOW: To file: write model system_top_alignedtoline_per_layer_loop3_get_radiiradii
INFO-FLOW: To file: write model system_top_sdiv_46ns_26s_32_50_1
INFO-FLOW: To file: write model system_top_mul_33s_32s_52_1_1
INFO-FLOW: To file: write model system_top_fpext_32ns_64_1_no_dsp_1
INFO-FLOW: To file: write model system_top_getParallelograms_get_parallelogram_slopesparallelogram_slopes
INFO-FLOW: To file: write model system_top_get_acceptanceCorners_a_corner_list_V
INFO-FLOW: To file: write model system_top_uitofp_32ns_32_2_no_dsp_1
INFO-FLOW: To file: write model system_top_mul_46s_55ns_100_1_1
INFO-FLOW: To file: write model system_top_mul_33s_24s_52_1_1
INFO-FLOW: To file: write model system_top_mul_33s_32s_64_1_1
INFO-FLOW: To file: write model system_top_p_shadowquilt_main_loop_make_verticle_strip_init_patch_V
INFO-FLOW: To file: write model system_top_p_shadowquilt_main_loop_make_verticle_strip_current_z_i_index_V
INFO-FLOW: To file: write model system_top_p_shadowquilt_main_loop_make_verticle_strip_new_z_i_index_V
INFO-FLOW: To file: write model system_top_system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_squareAcceptance
INFO-FLOW: To file: write model system_top_patch_buffer
INFO-FLOW: To file: write model system_top_pSlope
INFO-FLOW: To file: write model system_top_shadow_bottomL_jR
INFO-FLOW: To file: write model system_top_z1_min
INFO-FLOW: To file: write model system_top_a_corner_0
INFO-FLOW: To file: write model system_top_a_corner_1
INFO-FLOW: To file: write model system_top_c_corner_0
INFO-FLOW: To file: write model system_top_squareAcceptance
INFO-FLOW: To file: write model system_top_flatTop
INFO-FLOW: To file: write model p_find_boundaries_and_starting_index_and_value_entry25
INFO-FLOW: To file: write model p_find_left_and_right_boundaries9
INFO-FLOW: To file: write model p_find_starting_index_and_value8
INFO-FLOW: To file: write model p_find_boundaries_and_starting_index_and_value7
INFO-FLOW: To file: write model alignedtoline_per_layer_loop3
INFO-FLOW: To file: write model patch_buffer_add_patch2
INFO-FLOW: To file: write model straightLineProjectorFromLayerIJtoK
INFO-FLOW: To file: write model getParallelograms
INFO-FLOW: To file: write model get_acceptanceCorners
INFO-FLOW: To file: write model get_index_from_z
INFO-FLOW: To file: write model p_shadowquilt_main_loop_make_verticle_strip
INFO-FLOW: To file: write model system_top
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): system_top
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_family_info -name Virtex-7 -data parts 
Execute       ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.129 sec.
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_find_boundaries_and_starting_index_and_value_entry25.compgen.tcl 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_find_left_and_right_boundaries9.compgen.tcl 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'system_top_p_find_left_and_right_boundaries9_get_trapezoid_edgestrapezoid_edges_rom' using auto ROMs.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Command       ap_source done; 0.458 sec.
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_find_starting_index_and_value8.compgen.tcl 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Command       ap_source done; 0.285 sec.
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_find_boundaries_and_starting_index_and_value7.compgen.tcl 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'projectionToRow_c_U(system_top_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'i_c_U(system_top_fifo_w3_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'i_c7_U(system_top_fifo_w3_d2_S)' using Shift Registers.
Command       ap_source done; 0.137 sec.
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/alignedtoline_per_layer_loop3.compgen.tcl 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'system_top_mul_33s_25ns_58_1_1_Multiplier_0'
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'system_top_mul_78s_108ns_185_1_1_Multiplier_1'
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'system_top_alignedtoline_per_layer_loop3_get_radiiradii_rom' using auto ROMs.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Command       ap_source done; 0.476 sec.
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/patch_buffer_add_patch2.compgen.tcl 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/straightLineProjectorFromLayerIJtoK.compgen.tcl 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'system_top_sdiv_46ns_26s_32_50_1_div'
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'system_top_mul_33s_32s_52_1_1_Multiplier_2'
Command       ap_source done; 0.183 sec.
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/getParallelograms.compgen.tcl 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'system_top_getParallelograms_get_parallelogram_slopesparallelogram_slopes_rom' using auto ROMs.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Command       ap_source done; 0.295 sec.
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/get_acceptanceCorners.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'system_top_get_acceptanceCorners_a_corner_list_V_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/get_index_from_z.compgen.tcl 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_shadowquilt_main_loop_make_verticle_strip.compgen.tcl 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'system_top_mul_46s_55ns_100_1_1_Multiplier_3'
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'system_top_mul_33s_24s_52_1_1_Multiplier_4'
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'system_top_mul_33s_32s_64_1_1_Multiplier_5'
INFO: [RTMG 210-278] Implementing memory 'system_top_p_shadowquilt_main_loop_make_verticle_strip_init_patch_V_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'system_top_p_shadowquilt_main_loop_make_verticle_strip_current_z_i_index_V_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'system_top_p_shadowquilt_main_loop_make_verticle_strip_new_z_i_index_V_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Command       ap_source done; 0.56 sec.
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.compgen.tcl 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'system_top_system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_squareAcceptance_rom' using auto ROMs.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'system_top_patch_buffer_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'system_top_pSlope_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'system_top_shadow_bottomL_jR_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'system_top_z1_min_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'system_top_a_corner_0_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'system_top_a_corner_1_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'system_top_c_corner_0_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'system_top_squareAcceptance_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'system_top_flatTop_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Command       ap_source done; 0.665 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_family_info -name Virtex-7 -data parts 
Execute       ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.101 sec.
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=system_top xml_exists=0
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.rtl_wrap.cfg.tcl 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.rtl_wrap.cfg.tcl 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.rtl_wrap.cfg.tcl 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.tbgen.tcl 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_find_boundaries_and_starting_index_and_value_entry25.compgen.tcl 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_find_left_and_right_boundaries9.compgen.tcl 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_find_starting_index_and_value8.compgen.tcl 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_find_boundaries_and_starting_index_and_value7.compgen.tcl 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/alignedtoline_per_layer_loop3.compgen.tcl 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/patch_buffer_add_patch2.compgen.tcl 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/straightLineProjectorFromLayerIJtoK.compgen.tcl 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/getParallelograms.compgen.tcl 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/get_acceptanceCorners.compgen.tcl 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/get_index_from_z.compgen.tcl 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_shadowquilt_main_loop_make_verticle_strip.compgen.tcl 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_find_boundaries_and_starting_index_and_value_entry25.compgen.tcl 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_find_left_and_right_boundaries9.compgen.tcl 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_find_starting_index_and_value8.compgen.tcl 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_find_boundaries_and_starting_index_and_value7.compgen.tcl 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/alignedtoline_per_layer_loop3.compgen.tcl 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/patch_buffer_add_patch2.compgen.tcl 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/straightLineProjectorFromLayerIJtoK.compgen.tcl 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/getParallelograms.compgen.tcl 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/get_acceptanceCorners.compgen.tcl 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/get_index_from_z.compgen.tcl 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_shadowquilt_main_loop_make_verticle_strip.compgen.tcl 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.compgen.tcl 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.tbgen.tcl 
Execute         source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.tbgen.tcl 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Command       ap_source done; 0.202 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_find_boundaries_and_starting_index_and_value_entry25.compgen.tcl 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_find_left_and_right_boundaries9.compgen.tcl 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_find_starting_index_and_value8.compgen.tcl 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_find_boundaries_and_starting_index_and_value7.compgen.tcl 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/alignedtoline_per_layer_loop3.compgen.tcl 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/patch_buffer_add_patch2.compgen.tcl 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/straightLineProjectorFromLayerIJtoK.compgen.tcl 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/getParallelograms.compgen.tcl 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/get_acceptanceCorners.compgen.tcl 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/get_index_from_z.compgen.tcl 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_shadowquilt_main_loop_make_verticle_strip.compgen.tcl 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.compgen.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.constraint.tcl 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=3
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=46 #gSsdmPorts=8
Execute       source C:/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.tbgen.tcl 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.rtl_wrap.cfg.tcl 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_find_boundaries_and_starting_index_and_value_entry25.tbgen.tcl 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_find_left_and_right_boundaries9.tbgen.tcl 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_find_starting_index_and_value8.tbgen.tcl 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_find_boundaries_and_starting_index_and_value7.tbgen.tcl 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/alignedtoline_per_layer_loop3.tbgen.tcl 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/patch_buffer_add_patch2.tbgen.tcl 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/straightLineProjectorFromLayerIJtoK.tbgen.tcl 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/getParallelograms.tbgen.tcl 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/get_acceptanceCorners.tbgen.tcl 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/get_index_from_z.tbgen.tcl 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_shadowquilt_main_loop_make_verticle_strip.tbgen.tcl 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.tbgen.tcl 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.constraint.tcl 
Execute       sc_get_clocks system_top 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/impl/misc/system_top_ap_dcmp_0_no_dsp_64_ip.tcl 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/impl/misc/system_top_ap_faddfsub_1_full_dsp_32_ip.tcl 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/impl/misc/system_top_ap_fcmp_0_no_dsp_32_ip.tcl 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/impl/misc/system_top_ap_fpext_0_no_dsp_32_ip.tcl 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/impl/misc/system_top_ap_fsub_1_full_dsp_32_ip.tcl 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/impl/misc/system_top_ap_uitofp_0_no_dsp_32_ip.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 11.586 seconds; current allocated memory: 709.981 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for system_top.
INFO: [VLOG 209-307] Generating Verilog RTL for system_top.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model system_top -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 82.51 MHz
Command     autosyn done; 56.82 sec.
Command   csynth_design done; 106.365 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 30 seconds. CPU system time: 3 seconds. Elapsed time: 106.501 seconds; current allocated memory: 711.840 MB.
Command ap_source done; 108.785 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1 opened at Tue Jul 09 11:01:40 -0400 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/Virtex-7/Virtex-7 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     ap_family_info -name Virtex-7 -data parts 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command     ap_family_info done; 1.129 sec.
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.102 sec.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/Virtex-7/Virtex-7_fpv7 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute         config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_library_info -library virtexuplus_slow 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcvu11p:-flga2577:-1-e 
Execute         import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.109 sec.
Command       add_library done; 0.181 sec.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.225 sec.
Execute     ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute     config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.793 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute       config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_library_info -library virtexuplus_slow 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcvu11p:-flga2577:-1-e 
Execute       import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.105 sec.
Command     add_library done; 0.145 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.202 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./PartitionAcceleratorHLS/solution1/directives.tcl 
Execute     set_directive_top -name system_top system_top 
INFO: [HLS 200-1510] Running: set_directive_top -name system_top system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
Execute   export_design -rtl verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -library 
Execute     get_config_export -output 
Execute     get_config_export -qor_test 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_export -ipname 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): system_top
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -rtl verilog
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_family_info -name Virtex-7 -data parts 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.119 sec.
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=system_top xml_exists=1
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.rtl_wrap.cfg.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.rtl_wrap.cfg.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.rtl_wrap.cfg.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.tbgen.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_find_boundaries_and_starting_index_and_value_entry25.compgen.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_find_left_and_right_boundaries9.compgen.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_find_starting_index_and_value8.compgen.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_find_boundaries_and_starting_index_and_value7.compgen.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/alignedtoline_per_layer_loop3.compgen.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/patch_buffer_add_patch2.compgen.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/straightLineProjectorFromLayerIJtoK.compgen.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/getParallelograms.compgen.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/get_acceptanceCorners.compgen.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/get_index_from_z.compgen.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_shadowquilt_main_loop_make_verticle_strip.compgen.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.compgen.tcl 
Execute     get_config_export -disable_deadlock_detection 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:CMD:       cosim_export_main adding deadlock detection to system_top
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_find_boundaries_and_starting_index_and_value_entry25.compgen.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_find_left_and_right_boundaries9.compgen.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_find_starting_index_and_value8.compgen.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_find_boundaries_and_starting_index_and_value7.compgen.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/alignedtoline_per_layer_loop3.compgen.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/patch_buffer_add_patch2.compgen.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/straightLineProjectorFromLayerIJtoK.compgen.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/getParallelograms.compgen.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/get_acceptanceCorners.compgen.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/get_index_from_z.compgen.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_shadowquilt_main_loop_make_verticle_strip.compgen.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.compgen.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.tbgen.tcl 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.tbgen.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Command     ap_source done; 0.136 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_find_boundaries_and_starting_index_and_value_entry25.compgen.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_find_left_and_right_boundaries9.compgen.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_find_starting_index_and_value8.compgen.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_find_boundaries_and_starting_index_and_value7.compgen.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/alignedtoline_per_layer_loop3.compgen.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/patch_buffer_add_patch2.compgen.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/straightLineProjectorFromLayerIJtoK.compgen.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/getParallelograms.compgen.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/get_acceptanceCorners.compgen.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/get_index_from_z.compgen.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_shadowquilt_main_loop_make_verticle_strip.compgen.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.compgen.tcl 
Execute     get_config_export -disable_deadlock_detection 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:CMD:       cosim_export_main adding deadlock detection to system_top
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.constraint.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD:       copying IP vlog from C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/impl/vhdl
Execute     get_config_export -format 
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=8 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.tbgen.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.tbgen.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=system_top
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.rtl_wrap.cfg.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.rtl_wrap.cfg.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.rtl_wrap.cfg.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.tbgen.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.tbgen.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=system_top
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.rtl_wrap.cfg.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.rtl_wrap.cfg.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.rtl_wrap.cfg.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.tbgen.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.tbgen.tcl 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.tbgen.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.constraint.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_family_info -name Virtex-7 -data parts 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.104 sec.
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO-FLOW: DBG:CMD:     exec C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:CMD:     exec C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/impl/ip/pack.bat failed 1
ERROR: [IMPL 213-28] Failed to generate IP.
Command   export_design done; error code: 2; 15.255 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 15.376 seconds; current allocated memory: 200.694 MB.
Command ap_source done; error code: 1; 17.595 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1 opened at Tue Jul 09 11:04:10 -0400 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/Virtex-7/Virtex-7 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     ap_family_info -name Virtex-7 -data parts 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command     ap_family_info done; 1.153 sec.
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.101 sec.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/Virtex-7/Virtex-7_fpv7 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute         config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_library_info -library virtexuplus_slow 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcvu11p:-flga2577:-1-e 
Execute         import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.156 sec.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.208 sec.
Execute     ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute     config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.774 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data single -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu11p:-flga2577:-1-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcvu11p-flga2577-1-e 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data resources 
Execute       config_chip_info -resource {SLICE 162000} {LUT 1296000} {FF 2592000} {DSP 9216} {BRAM 4032} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_library_info -library virtexuplus_slow 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcvu11p:-flga2577:-1-e 
Execute       import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.143 sec.
Command     add_library done; 0.183 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.236 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./PartitionAcceleratorHLS/solution1/directives.tcl 
Execute     set_directive_top -name system_top system_top 
INFO: [HLS 200-1510] Running: set_directive_top -name system_top system_top 
INFO-FLOW: Setting directive 'TOP' name=system_top 
Execute   export_design -flow syn -rtl verilog -format ip_catalog -output C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/system_top.zip 
INFO: [HLS 200-1510] Running: export_design -flow syn -rtl verilog -format ip_catalog -output C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/system_top.zip 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -output=C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/system_top.zip -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -flow syn -rtl verilog
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_export -ipname 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): system_top
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -rtl verilog
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_family_info -name Virtex-7 -data parts 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=system_top xml_exists=1
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.rtl_wrap.cfg.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.rtl_wrap.cfg.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.rtl_wrap.cfg.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.tbgen.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_find_boundaries_and_starting_index_and_value_entry25.compgen.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_find_left_and_right_boundaries9.compgen.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_find_starting_index_and_value8.compgen.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_find_boundaries_and_starting_index_and_value7.compgen.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/alignedtoline_per_layer_loop3.compgen.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/patch_buffer_add_patch2.compgen.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/straightLineProjectorFromLayerIJtoK.compgen.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/getParallelograms.compgen.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/get_acceptanceCorners.compgen.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/get_index_from_z.compgen.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_shadowquilt_main_loop_make_verticle_strip.compgen.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.compgen.tcl 
Execute     get_config_export -disable_deadlock_detection 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:CMD:       cosim_export_main adding deadlock detection to system_top
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_find_boundaries_and_starting_index_and_value_entry25.compgen.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_find_left_and_right_boundaries9.compgen.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_find_starting_index_and_value8.compgen.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_find_boundaries_and_starting_index_and_value7.compgen.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/alignedtoline_per_layer_loop3.compgen.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/patch_buffer_add_patch2.compgen.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/straightLineProjectorFromLayerIJtoK.compgen.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/getParallelograms.compgen.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/get_acceptanceCorners.compgen.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/get_index_from_z.compgen.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_shadowquilt_main_loop_make_verticle_strip.compgen.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.compgen.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.tbgen.tcl 
Execute       source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.tbgen.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Command     ap_source done; 0.15 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_find_boundaries_and_starting_index_and_value_entry25.compgen.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_find_left_and_right_boundaries9.compgen.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_find_starting_index_and_value8.compgen.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_find_boundaries_and_starting_index_and_value7.compgen.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/alignedtoline_per_layer_loop3.compgen.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/patch_buffer_add_patch2.compgen.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/straightLineProjectorFromLayerIJtoK.compgen.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/getParallelograms.compgen.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/get_acceptanceCorners.compgen.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/get_index_from_z.compgen.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/p_shadowquilt_main_loop_make_verticle_strip.compgen.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.compgen.tcl 
Execute     get_config_export -disable_deadlock_detection 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:CMD:       cosim_export_main adding deadlock detection to system_top
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.constraint.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD:       copying IP vlog from C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/impl/vhdl
Execute     get_config_export -format 
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=8 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.tbgen.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.tbgen.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=system_top
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.rtl_wrap.cfg.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.rtl_wrap.cfg.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.rtl_wrap.cfg.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.tbgen.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.tbgen.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=system_top
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.rtl_wrap.cfg.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.rtl_wrap.cfg.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.rtl_wrap.cfg.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.tbgen.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.tbgen.tcl 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.tbgen.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.constraint.tcl 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/system_top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_family_info -name Virtex-7 -data parts 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO-FLOW: DBG:CMD:     exec C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:CMD:     exec C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/solution1/impl/ip/pack.bat failed 1
ERROR: [IMPL 213-28] Failed to generate IP.
Command   export_design done; error code: 2; 14.341 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 14.437 seconds; current allocated memory: 200.701 MB.
Command ap_source done; error code: 1; 16.623 sec.
Execute cleanup_all 
