---
layout: default
---
<!-- The SoC picture -->
<div style="float:right; padding-left:15px">
<a href="images/Celerity.png"><img src="images/Celerity-sub.png" title="SoC Architecture"></a>
</br> <small> <font color="gray"> click to see full figure </font> </small>
</div>

Celerity is an accelerator-centric system-on-chip (SoC) which uses a tiered accelerator 
fabric to improve energy efficiency in the context of high-performance embedded systems. 

The SoC is a 5 Ã— 5 mm 385 M-transistor chip in TSMC 16 nm designed and 
implemented by a modest team of over 20 students and faculty from the University 
of Michigan, Cornell University, and the <a href="http://darksilicon.net/group_news">Bespoke Silicon Group</a>  
(now at U. Washington) as part of the DARPA Circuit Realization At Faster Timescales (CRAFT) program.

Celerity currently holds the world record for RISC-V performance; 500B RISC-V instructions per second,
beating prior records by 100X.

<a href="https://docs.google.com/document/d/1Sg6TLo4kOI072pgjI43fMVsh7a3-P9shqQdkxhORrCk/view>
         Here is tutorial for running Celerity</a>
         
<div style="clear:right;margin-top:20px">
    <div style="display:inline-block"> 
        <img src="images/bsg.jpg" style="float:left; padding:0px; margin:0px">  
        <strong> SoC Top </strong>: <a href="https://bitbucket.org/taylor-bsg/bsg_designs/src/a69e490dc4e823d74ef9ad43083c46f143b6d3d4/toplevels/bsg_three_coyote_5_manycore_xy_16_31_bnn_v1p5_sneakpath_pll_3_ldo_manycore_xy_2_5/?at=master"> bsg_design </a>
    </div>  
    <div style="display:inline-block;float:right"> 
        <img src="images/bjump.png" style="float:left; padding:0px; margin:0px">  
        <strong> Package &amp PCB </strong>: <a href="http://bjump.org"> http://bjump.org </a>
   </div> 
</div>

<!-- Description for  different tiers -->
<div align="center" style="margin-top:40px; border-top:solid 1px gray" > 

<!-- Description for general  tiers -->
<div style="width:210px; position:relative; display:inline-block; margin-left:3px; float:left">
<img src="images/General-tier.png">
<p align="left"> <strong> General Purpose Tier </strong></p>
<p align="left">A few fully featured RISC-V processors 
capable of running general-purpose software including an operating system.
Modified version of Berkeley Rocket core.
</p>

</br>

<!-- Source code -->
<ul align="left">
    <li>Rocket  : <a href="https://bitbucket.org/taylor-bsg/bsg_rocket">bsg_rocket</a>  </li>
    <li>RoCC Doc: <a href="https://docs.google.com/document/d/1CH2ep4YcL_ojsa3BVHEW-uwcKh1FlFTjH_kg5v8bxVw/edit">RoCC Doc V2</a>  </li>
</ul>

</div>

<div style="width:210px; position:relative; display:inline-block; margin-left:3px; float:left" >
<img src="images/Massive-tier.png">
<p align="left"> <strong> Massive Parallel Tier </strong> </p>
<p align="left">A manycore comprising hundreds of lightweight RISC-V processors, 
a distributed shared memory system, and a mesh-based interconnect. 
</p>

<!-- Source code -->
<ul align="left">
    <li>BaseJump Manycore: <a href="https://bitbucket.org/taylor-bsg/bsg_manycore">bsg_manycore</a>  </li>
    <li>BaseJump STL: <a href="https://bitbucket.org/taylor-bsg/bsg_ip_cores">bsg_ip_cores</a>  </li>
</ul>

</div>

<div style="width:210px; position:relative; display:inline-block; margin-left:3px; float:left">
<img src="images/Specialization-tier.png">
<p align="left"> <strong> Specialization Tier </strong> </p>
<p align="left"> Application-specific accelerators (possibly 
generated using high-level synthesis). 
</p>


<!-- Source code -->
</br>
</br>
<ul align="left">
    <li>BNN FPGA: <a href="https://github.com/cornell-zhang/bnn-fpga">bnn-fpga</a>  </li>
</ul>

</div>

</div> <!-- end of the content -->

<div style="clear:left"> </div>

