#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x56f7c66dc5a0 .scope module, "logic_unit_tb" "logic_unit_tb" 2 2;
 .timescale -9 -11;
v0x56f7c6713bf0_0 .var "test_A", 3 0;
v0x56f7c6713cd0_0 .var "test_B", 3 0;
v0x56f7c6713da0_0 .net "test_Out", 3 0, L_0x56f7c6715530;  1 drivers
v0x56f7c6713ea0_0 .var "test_S", 1 0;
S_0x56f7c66ac490 .scope module, "ul4_1" "ul4" 2 6, 3 1 0, S_0x56f7c66dc5a0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Out";
    .port_info 1 /INPUT 4 "A";
    .port_info 2 /INPUT 4 "B";
    .port_info 3 /INPUT 2 "S";
v0x56f7c6713800_0 .net "A", 3 0, v0x56f7c6713bf0_0;  1 drivers
v0x56f7c67138e0_0 .net "B", 3 0, v0x56f7c6713cd0_0;  1 drivers
v0x56f7c67139c0_0 .net "Out", 3 0, L_0x56f7c6715530;  alias, 1 drivers
v0x56f7c6713a80_0 .net "S", 1 0, v0x56f7c6713ea0_0;  1 drivers
L_0x56f7c6714380 .part v0x56f7c6713bf0_0, 0, 1;
L_0x56f7c6714420 .part v0x56f7c6713cd0_0, 0, 1;
L_0x56f7c6714950 .part v0x56f7c6713bf0_0, 1, 1;
L_0x56f7c67149f0 .part v0x56f7c6713cd0_0, 1, 1;
L_0x56f7c6714ed0 .part v0x56f7c6713bf0_0, 2, 1;
L_0x56f7c6715000 .part v0x56f7c6713cd0_0, 2, 1;
L_0x56f7c6715530 .concat8 [ 1 1 1 1], v0x56f7c670fbd0_0, v0x56f7c6710c60_0, v0x56f7c6711da0_0, v0x56f7c6712fa0_0;
L_0x56f7c6715710 .part v0x56f7c6713bf0_0, 3, 1;
L_0x56f7c6715800 .part v0x56f7c6713cd0_0, 3, 1;
S_0x56f7c66ac6e0 .scope module, "log_cell1" "logic_cell" 3 2, 4 1 0, S_0x56f7c66ac490;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 2 "S";
L_0x56f7c6713f40 .functor AND 1, L_0x56f7c6714380, L_0x56f7c6714420, C4<1>, C4<1>;
L_0x56f7c6714030 .functor OR 1, L_0x56f7c6714380, L_0x56f7c6714420, C4<0>, C4<0>;
L_0x56f7c6714190 .functor XOR 1, L_0x56f7c6714380, L_0x56f7c6714420, C4<0>, C4<0>;
L_0x56f7c6714270 .functor NOT 1, L_0x56f7c6714380, C4<0>, C4<0>, C4<0>;
v0x56f7c670fd50_0 .net "S", 1 0, v0x56f7c6713ea0_0;  alias, 1 drivers
v0x56f7c670fe30_0 .net "a", 0 0, L_0x56f7c6714380;  1 drivers
v0x56f7c670fed0_0 .net "b", 0 0, L_0x56f7c6714420;  1 drivers
v0x56f7c670ff70_0 .net "out", 0 0, v0x56f7c670fbd0_0;  1 drivers
v0x56f7c6710010_0 .net "result1", 0 0, L_0x56f7c6713f40;  1 drivers
v0x56f7c6710100_0 .net "result2", 0 0, L_0x56f7c6714030;  1 drivers
v0x56f7c67101a0_0 .net "result3", 0 0, L_0x56f7c6714190;  1 drivers
v0x56f7c6710240_0 .net "result4", 0 0, L_0x56f7c6714270;  1 drivers
S_0x56f7c66ed970 .scope module, "mux4_11" "mux4_1" 4 7, 5 1 0, S_0x56f7c66ac6e0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
    .port_info 4 /INPUT 1 "d";
    .port_info 5 /INPUT 2 "S";
v0x56f7c66dbe50_0 .net "S", 1 0, v0x56f7c6713ea0_0;  alias, 1 drivers
v0x56f7c670f8a0_0 .net "a", 0 0, L_0x56f7c6713f40;  alias, 1 drivers
v0x56f7c670f960_0 .net "b", 0 0, L_0x56f7c6714030;  alias, 1 drivers
v0x56f7c670fa00_0 .net "c", 0 0, L_0x56f7c6714190;  alias, 1 drivers
v0x56f7c670fac0_0 .net "d", 0 0, L_0x56f7c6714270;  alias, 1 drivers
v0x56f7c670fbd0_0 .var "out", 0 0;
E_0x56f7c66ec3a0/0 .event anyedge, v0x56f7c66dbe50_0, v0x56f7c670fac0_0, v0x56f7c670fa00_0, v0x56f7c670f960_0;
E_0x56f7c66ec3a0/1 .event anyedge, v0x56f7c670f8a0_0;
E_0x56f7c66ec3a0 .event/or E_0x56f7c66ec3a0/0, E_0x56f7c66ec3a0/1;
S_0x56f7c67102e0 .scope module, "log_cell2" "logic_cell" 3 3, 4 1 0, S_0x56f7c66ac490;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 2 "S";
L_0x56f7c67144c0 .functor AND 1, L_0x56f7c6714950, L_0x56f7c67149f0, C4<1>, C4<1>;
L_0x56f7c67145a0 .functor OR 1, L_0x56f7c6714950, L_0x56f7c67149f0, C4<0>, C4<0>;
L_0x56f7c6714700 .functor XOR 1, L_0x56f7c6714950, L_0x56f7c67149f0, C4<0>, C4<0>;
L_0x56f7c67147e0 .functor NOT 1, L_0x56f7c6714950, C4<0>, C4<0>, C4<0>;
v0x56f7c6710de0_0 .net "S", 1 0, v0x56f7c6713ea0_0;  alias, 1 drivers
v0x56f7c6710ec0_0 .net "a", 0 0, L_0x56f7c6714950;  1 drivers
v0x56f7c6710f80_0 .net "b", 0 0, L_0x56f7c67149f0;  1 drivers
v0x56f7c6711020_0 .net "out", 0 0, v0x56f7c6710c60_0;  1 drivers
v0x56f7c67110f0_0 .net "result1", 0 0, L_0x56f7c67144c0;  1 drivers
v0x56f7c67111e0_0 .net "result2", 0 0, L_0x56f7c67145a0;  1 drivers
v0x56f7c67112b0_0 .net "result3", 0 0, L_0x56f7c6714700;  1 drivers
v0x56f7c6711380_0 .net "result4", 0 0, L_0x56f7c67147e0;  1 drivers
S_0x56f7c6710530 .scope module, "mux4_11" "mux4_1" 4 7, 5 1 0, S_0x56f7c67102e0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
    .port_info 4 /INPUT 1 "d";
    .port_info 5 /INPUT 2 "S";
v0x56f7c6710800_0 .net "S", 1 0, v0x56f7c6713ea0_0;  alias, 1 drivers
v0x56f7c6710930_0 .net "a", 0 0, L_0x56f7c67144c0;  alias, 1 drivers
v0x56f7c67109f0_0 .net "b", 0 0, L_0x56f7c67145a0;  alias, 1 drivers
v0x56f7c6710a90_0 .net "c", 0 0, L_0x56f7c6714700;  alias, 1 drivers
v0x56f7c6710b50_0 .net "d", 0 0, L_0x56f7c67147e0;  alias, 1 drivers
v0x56f7c6710c60_0 .var "out", 0 0;
E_0x56f7c66ec660/0 .event anyedge, v0x56f7c66dbe50_0, v0x56f7c6710b50_0, v0x56f7c6710a90_0, v0x56f7c67109f0_0;
E_0x56f7c66ec660/1 .event anyedge, v0x56f7c6710930_0;
E_0x56f7c66ec660 .event/or E_0x56f7c66ec660/0, E_0x56f7c66ec660/1;
S_0x56f7c6711480 .scope module, "log_cell3" "logic_cell" 3 4, 4 1 0, S_0x56f7c66ac490;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 2 "S";
L_0x56f7c6714b20 .functor AND 1, L_0x56f7c6714ed0, L_0x56f7c6715000, C4<1>, C4<1>;
L_0x56f7c6714b90 .functor OR 1, L_0x56f7c6714ed0, L_0x56f7c6715000, C4<0>, C4<0>;
L_0x56f7c6714ca0 .functor XOR 1, L_0x56f7c6714ed0, L_0x56f7c6715000, C4<0>, C4<0>;
L_0x56f7c6714d60 .functor NOT 1, L_0x56f7c6714ed0, C4<0>, C4<0>, C4<0>;
v0x56f7c6711f60_0 .net "S", 1 0, v0x56f7c6713ea0_0;  alias, 1 drivers
v0x56f7c6712040_0 .net "a", 0 0, L_0x56f7c6714ed0;  1 drivers
v0x56f7c6712100_0 .net "b", 0 0, L_0x56f7c6715000;  1 drivers
v0x56f7c67121a0_0 .net "out", 0 0, v0x56f7c6711da0_0;  1 drivers
v0x56f7c6712270_0 .net "result1", 0 0, L_0x56f7c6714b20;  1 drivers
v0x56f7c6712360_0 .net "result2", 0 0, L_0x56f7c6714b90;  1 drivers
v0x56f7c6712430_0 .net "result3", 0 0, L_0x56f7c6714ca0;  1 drivers
v0x56f7c6712500_0 .net "result4", 0 0, L_0x56f7c6714d60;  1 drivers
S_0x56f7c6711700 .scope module, "mux4_11" "mux4_1" 4 7, 5 1 0, S_0x56f7c6711480;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
    .port_info 4 /INPUT 1 "d";
    .port_info 5 /INPUT 2 "S";
v0x56f7c67119b0_0 .net "S", 1 0, v0x56f7c6713ea0_0;  alias, 1 drivers
v0x56f7c6711a90_0 .net "a", 0 0, L_0x56f7c6714b20;  alias, 1 drivers
v0x56f7c6711b50_0 .net "b", 0 0, L_0x56f7c6714b90;  alias, 1 drivers
v0x56f7c6711c20_0 .net "c", 0 0, L_0x56f7c6714ca0;  alias, 1 drivers
v0x56f7c6711ce0_0 .net "d", 0 0, L_0x56f7c6714d60;  alias, 1 drivers
v0x56f7c6711da0_0 .var "out", 0 0;
E_0x56f7c66f0790/0 .event anyedge, v0x56f7c66dbe50_0, v0x56f7c6711ce0_0, v0x56f7c6711c20_0, v0x56f7c6711b50_0;
E_0x56f7c66f0790/1 .event anyedge, v0x56f7c6711a90_0;
E_0x56f7c66f0790 .event/or E_0x56f7c66f0790/0, E_0x56f7c66f0790/1;
S_0x56f7c6712600 .scope module, "log_cell4" "logic_cell" 3 5, 4 1 0, S_0x56f7c66ac490;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 2 "S";
L_0x56f7c6715200 .functor AND 1, L_0x56f7c6715710, L_0x56f7c6715800, C4<1>, C4<1>;
L_0x56f7c6715270 .functor OR 1, L_0x56f7c6715710, L_0x56f7c6715800, C4<0>, C4<0>;
L_0x56f7c67152e0 .functor XOR 1, L_0x56f7c6715710, L_0x56f7c6715800, C4<0>, C4<0>;
L_0x56f7c67153c0 .functor NOT 1, L_0x56f7c6715710, C4<0>, C4<0>, C4<0>;
v0x56f7c6713160_0 .net "S", 1 0, v0x56f7c6713ea0_0;  alias, 1 drivers
v0x56f7c6713240_0 .net "a", 0 0, L_0x56f7c6715710;  1 drivers
v0x56f7c6713300_0 .net "b", 0 0, L_0x56f7c6715800;  1 drivers
v0x56f7c67133a0_0 .net "out", 0 0, v0x56f7c6712fa0_0;  1 drivers
v0x56f7c6713470_0 .net "result1", 0 0, L_0x56f7c6715200;  1 drivers
v0x56f7c6713560_0 .net "result2", 0 0, L_0x56f7c6715270;  1 drivers
v0x56f7c6713630_0 .net "result3", 0 0, L_0x56f7c67152e0;  1 drivers
v0x56f7c6713700_0 .net "result4", 0 0, L_0x56f7c67153c0;  1 drivers
S_0x56f7c6712850 .scope module, "mux4_11" "mux4_1" 4 7, 5 1 0, S_0x56f7c6712600;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
    .port_info 4 /INPUT 1 "d";
    .port_info 5 /INPUT 2 "S";
v0x56f7c6712b60_0 .net "S", 1 0, v0x56f7c6713ea0_0;  alias, 1 drivers
v0x56f7c6712c40_0 .net "a", 0 0, L_0x56f7c6715200;  alias, 1 drivers
v0x56f7c6712d00_0 .net "b", 0 0, L_0x56f7c6715270;  alias, 1 drivers
v0x56f7c6712dd0_0 .net "c", 0 0, L_0x56f7c67152e0;  alias, 1 drivers
v0x56f7c6712e90_0 .net "d", 0 0, L_0x56f7c67153c0;  alias, 1 drivers
v0x56f7c6712fa0_0 .var "out", 0 0;
E_0x56f7c6712ad0/0 .event anyedge, v0x56f7c66dbe50_0, v0x56f7c6712e90_0, v0x56f7c6712dd0_0, v0x56f7c6712d00_0;
E_0x56f7c6712ad0/1 .event anyedge, v0x56f7c6712c40_0;
E_0x56f7c6712ad0 .event/or E_0x56f7c6712ad0/0, E_0x56f7c6712ad0/1;
    .scope S_0x56f7c66ed970;
T_0 ;
    %wait E_0x56f7c66ec3a0;
    %load/vec4 v0x56f7c66dbe50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56f7c670fbd0_0, 0, 1;
    %jmp T_0.5;
T_0.0 ;
    %load/vec4 v0x56f7c670f8a0_0;
    %store/vec4 v0x56f7c670fbd0_0, 0, 1;
    %jmp T_0.5;
T_0.1 ;
    %load/vec4 v0x56f7c670f960_0;
    %store/vec4 v0x56f7c670fbd0_0, 0, 1;
    %jmp T_0.5;
T_0.2 ;
    %load/vec4 v0x56f7c670fa00_0;
    %store/vec4 v0x56f7c670fbd0_0, 0, 1;
    %jmp T_0.5;
T_0.3 ;
    %load/vec4 v0x56f7c670fac0_0;
    %store/vec4 v0x56f7c670fbd0_0, 0, 1;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x56f7c6710530;
T_1 ;
    %wait E_0x56f7c66ec660;
    %load/vec4 v0x56f7c6710800_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56f7c6710c60_0, 0, 1;
    %jmp T_1.5;
T_1.0 ;
    %load/vec4 v0x56f7c6710930_0;
    %store/vec4 v0x56f7c6710c60_0, 0, 1;
    %jmp T_1.5;
T_1.1 ;
    %load/vec4 v0x56f7c67109f0_0;
    %store/vec4 v0x56f7c6710c60_0, 0, 1;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v0x56f7c6710a90_0;
    %store/vec4 v0x56f7c6710c60_0, 0, 1;
    %jmp T_1.5;
T_1.3 ;
    %load/vec4 v0x56f7c6710b50_0;
    %store/vec4 v0x56f7c6710c60_0, 0, 1;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x56f7c6711700;
T_2 ;
    %wait E_0x56f7c66f0790;
    %load/vec4 v0x56f7c67119b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56f7c6711da0_0, 0, 1;
    %jmp T_2.5;
T_2.0 ;
    %load/vec4 v0x56f7c6711a90_0;
    %store/vec4 v0x56f7c6711da0_0, 0, 1;
    %jmp T_2.5;
T_2.1 ;
    %load/vec4 v0x56f7c6711b50_0;
    %store/vec4 v0x56f7c6711da0_0, 0, 1;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v0x56f7c6711c20_0;
    %store/vec4 v0x56f7c6711da0_0, 0, 1;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v0x56f7c6711ce0_0;
    %store/vec4 v0x56f7c6711da0_0, 0, 1;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x56f7c6712850;
T_3 ;
    %wait E_0x56f7c6712ad0;
    %load/vec4 v0x56f7c6712b60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56f7c6712fa0_0, 0, 1;
    %jmp T_3.5;
T_3.0 ;
    %load/vec4 v0x56f7c6712c40_0;
    %store/vec4 v0x56f7c6712fa0_0, 0, 1;
    %jmp T_3.5;
T_3.1 ;
    %load/vec4 v0x56f7c6712d00_0;
    %store/vec4 v0x56f7c6712fa0_0, 0, 1;
    %jmp T_3.5;
T_3.2 ;
    %load/vec4 v0x56f7c6712dd0_0;
    %store/vec4 v0x56f7c6712fa0_0, 0, 1;
    %jmp T_3.5;
T_3.3 ;
    %load/vec4 v0x56f7c6712e90_0;
    %store/vec4 v0x56f7c6712fa0_0, 0, 1;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x56f7c66dc5a0;
T_4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56f7c6713bf0_0, 0, 4;
T_4.0 ;
    %load/vec4 v0x56f7c6713bf0_0;
    %cmpi/u 15, 0, 4;
    %flag_or 5, 4;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56f7c6713cd0_0, 0, 4;
T_4.2 ;
    %load/vec4 v0x56f7c6713cd0_0;
    %cmpi/u 15, 0, 4;
    %flag_or 5, 4;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56f7c6713ea0_0, 0, 2;
T_4.4 ;
    %load/vec4 v0x56f7c6713ea0_0;
    %cmpi/u 1, 0, 2;
    %flag_or 5, 4;
    %jmp/0xz T_4.5, 5;
    %delay 2000, 0;
    %load/vec4 v0x56f7c6713ea0_0;
    %addi 1, 0, 2;
    %store/vec4 v0x56f7c6713ea0_0, 0, 2;
    %jmp T_4.4;
T_4.5 ;
    %load/vec4 v0x56f7c6713cd0_0;
    %addi 1, 0, 4;
    %store/vec4 v0x56f7c6713cd0_0, 0, 4;
    %jmp T_4.2;
T_4.3 ;
    %load/vec4 v0x56f7c6713bf0_0;
    %addi 1, 0, 4;
    %store/vec4 v0x56f7c6713bf0_0, 0, 4;
    %jmp T_4.0;
T_4.1 ;
    %vpi_call 2 17 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x56f7c66dc5a0;
T_5 ;
    %vpi_call 2 22 "$monitor", "tiempo =%d, A=%b, B=%b, S=%b, Out=%b", $time, v0x56f7c6713bf0_0, v0x56f7c6713cd0_0, v0x56f7c6713ea0_0, v0x56f7c6713da0_0 {0 0 0};
    %vpi_call 2 23 "$dumpfile", "data/logic_unit_tb.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "testbenchs/logic_unit_tb.v";
    "src/logic_unit.v";
    "src/logic-cell/src/logic_cell.v";
    "src/logic-cell/src/mux4_1.v";
