
SAME70.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000d84  00400000  00400000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00400d84  00400d84  00010d84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000a94  20400000  00400d8c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000000b0  20400a94  00401820  00020a94  2**2
                  ALLOC
  4 .stack        00002004  20400b44  004018d0  00020a94  2**0
                  ALLOC
  5 .heap         00000200  20402b48  004038d4  00020a94  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  00020a94  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  00020ac2  2**0
                  CONTENTS, READONLY
  8 .debug_info   0000b0a0  00000000  00000000  00020b1b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00001887  00000000  00000000  0002bbbb  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000239f  00000000  00000000  0002d442  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000560  00000000  00000000  0002f7e1  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000628  00000000  00000000  0002fd41  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0001c2b1  00000000  00000000  00030369  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   000068a6  00000000  00000000  0004c61a  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0008951c  00000000  00000000  00052ec0  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00000d04  00000000  00000000  000dc3dc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	48 2b 40 20 dd 04 40 00 d9 04 40 00 d9 04 40 00     H+@ ..@...@...@.
  400010:	d9 04 40 00 d9 04 40 00 d9 04 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	d9 04 40 00 d9 04 40 00 00 00 00 00 d9 04 40 00     ..@...@.......@.
  40003c:	d9 04 40 00 d9 04 40 00 d9 04 40 00 d9 04 40 00     ..@...@...@...@.
  40004c:	d9 04 40 00 d9 04 40 00 d9 04 40 00 d9 04 40 00     ..@...@...@...@.
  40005c:	d9 04 40 00 d9 04 40 00 00 00 00 00 01 03 40 00     ..@...@.......@.
  40006c:	15 03 40 00 29 03 40 00 d9 04 40 00 d9 04 40 00     ..@.).@...@...@.
  40007c:	d9 04 40 00 3d 03 40 00 51 03 40 00 d9 04 40 00     ..@.=.@.Q.@...@.
  40008c:	d9 04 40 00 d9 04 40 00 d9 04 40 00 d9 04 40 00     ..@...@...@...@.
  40009c:	d9 04 40 00 d9 04 40 00 d9 04 40 00 d9 04 40 00     ..@...@...@...@.
  4000ac:	d9 04 40 00 d9 04 40 00 d9 04 40 00 d9 04 40 00     ..@...@...@...@.
  4000bc:	d9 04 40 00 d9 04 40 00 d9 04 40 00 d9 04 40 00     ..@...@...@...@.
  4000cc:	d9 04 40 00 00 00 00 00 d9 04 40 00 00 00 00 00     ..@.......@.....
  4000dc:	d9 04 40 00 d9 04 40 00 d9 04 40 00 d9 04 40 00     ..@...@...@...@.
  4000ec:	d9 04 40 00 d9 04 40 00 d9 04 40 00 d9 04 40 00     ..@...@...@...@.
  4000fc:	d9 04 40 00 d9 04 40 00 d9 04 40 00 d9 04 40 00     ..@...@...@...@.
  40010c:	d9 04 40 00 d9 04 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 d9 04 40 00 d9 04 40 00 d9 04 40 00     ......@...@...@.
  40012c:	d9 04 40 00 d9 04 40 00 00 00 00 00 d9 04 40 00     ..@...@.......@.
  40013c:	d9 04 40 00                                         ..@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	20400a94 	.word	0x20400a94
  40015c:	00000000 	.word	0x00000000
  400160:	00400d8c 	.word	0x00400d8c

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	00400d8c 	.word	0x00400d8c
  4001a0:	20400a98 	.word	0x20400a98
  4001a4:	00400d8c 	.word	0x00400d8c
  4001a8:	00000000 	.word	0x00000000

004001ac <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4001ac:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4001ae:	4810      	ldr	r0, [pc, #64]	; (4001f0 <sysclk_init+0x44>)
  4001b0:	4b10      	ldr	r3, [pc, #64]	; (4001f4 <sysclk_init+0x48>)
  4001b2:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4001b4:	213e      	movs	r1, #62	; 0x3e
  4001b6:	2000      	movs	r0, #0
  4001b8:	4b0f      	ldr	r3, [pc, #60]	; (4001f8 <sysclk_init+0x4c>)
  4001ba:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  4001bc:	4c0f      	ldr	r4, [pc, #60]	; (4001fc <sysclk_init+0x50>)
  4001be:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  4001c0:	2800      	cmp	r0, #0
  4001c2:	d0fc      	beq.n	4001be <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  4001c4:	4b0e      	ldr	r3, [pc, #56]	; (400200 <sysclk_init+0x54>)
  4001c6:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4001c8:	4a0e      	ldr	r2, [pc, #56]	; (400204 <sysclk_init+0x58>)
  4001ca:	4b0f      	ldr	r3, [pc, #60]	; (400208 <sysclk_init+0x5c>)
  4001cc:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  4001ce:	4c0f      	ldr	r4, [pc, #60]	; (40020c <sysclk_init+0x60>)
  4001d0:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  4001d2:	2800      	cmp	r0, #0
  4001d4:	d0fc      	beq.n	4001d0 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4001d6:	2002      	movs	r0, #2
  4001d8:	4b0d      	ldr	r3, [pc, #52]	; (400210 <sysclk_init+0x64>)
  4001da:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4001dc:	2000      	movs	r0, #0
  4001de:	4b0d      	ldr	r3, [pc, #52]	; (400214 <sysclk_init+0x68>)
  4001e0:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4001e2:	4b0d      	ldr	r3, [pc, #52]	; (400218 <sysclk_init+0x6c>)
  4001e4:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4001e6:	4802      	ldr	r0, [pc, #8]	; (4001f0 <sysclk_init+0x44>)
  4001e8:	4b02      	ldr	r3, [pc, #8]	; (4001f4 <sysclk_init+0x48>)
  4001ea:	4798      	blx	r3
  4001ec:	bd10      	pop	{r4, pc}
  4001ee:	bf00      	nop
  4001f0:	11e1a300 	.word	0x11e1a300
  4001f4:	004006b1 	.word	0x004006b1
  4001f8:	00400401 	.word	0x00400401
  4001fc:	00400455 	.word	0x00400455
  400200:	00400465 	.word	0x00400465
  400204:	20183f01 	.word	0x20183f01
  400208:	400e0600 	.word	0x400e0600
  40020c:	00400475 	.word	0x00400475
  400210:	00400365 	.word	0x00400365
  400214:	0040039d 	.word	0x0040039d
  400218:	004005a5 	.word	0x004005a5

0040021c <pio_pull_up>:
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40021c:	b90a      	cbnz	r2, 400222 <pio_pull_up+0x6>
		p_pio->PIO_PUER = ul_mask;
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40021e:	6601      	str	r1, [r0, #96]	; 0x60
  400220:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  400222:	6641      	str	r1, [r0, #100]	; 0x64
  400224:	4770      	bx	lr

00400226 <pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
  400226:	6301      	str	r1, [r0, #48]	; 0x30
  400228:	4770      	bx	lr

0040022a <pio_clear>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_CODR = ul_mask;
  40022a:	6341      	str	r1, [r0, #52]	; 0x34
  40022c:	4770      	bx	lr

0040022e <pio_get>:
uint32_t pio_get(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
	uint32_t ul_reg;

	if ((ul_type == PIO_OUTPUT_0) || (ul_type == PIO_OUTPUT_1)) {
  40022e:	f021 6100 	bic.w	r1, r1, #134217728	; 0x8000000
  400232:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400236:	d105      	bne.n	400244 <pio_get+0x16>
		ul_reg = p_pio->PIO_ODSR;
  400238:	6b83      	ldr	r3, [r0, #56]	; 0x38
	} else {
		ul_reg = p_pio->PIO_PDSR;
	}

	if ((ul_reg & ul_mask) == 0) {
  40023a:	4213      	tst	r3, r2
		return 0;
	} else {
		return 1;
	}
}
  40023c:	bf14      	ite	ne
  40023e:	2001      	movne	r0, #1
  400240:	2000      	moveq	r0, #0
  400242:	4770      	bx	lr
		ul_reg = p_pio->PIO_PDSR;
  400244:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
  400246:	e7f8      	b.n	40023a <pio_get+0xc>

00400248 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400248:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  40024a:	f012 0f01 	tst.w	r2, #1
  40024e:	d10d      	bne.n	40026c <pio_set_input+0x24>
		p_pio->PIO_PUDR = ul_mask;
  400250:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400252:	f012 0f0a 	tst.w	r2, #10
  400256:	d00b      	beq.n	400270 <pio_set_input+0x28>
		p_pio->PIO_IFER = ul_mask;
  400258:	6201      	str	r1, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  40025a:	f012 0f02 	tst.w	r2, #2
  40025e:	d109      	bne.n	400274 <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  400260:	f012 0f08 	tst.w	r2, #8
  400264:	d008      	beq.n	400278 <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  400266:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  40026a:	e005      	b.n	400278 <pio_set_input+0x30>
		p_pio->PIO_PUER = ul_mask;
  40026c:	6641      	str	r1, [r0, #100]	; 0x64
  40026e:	e7f0      	b.n	400252 <pio_set_input+0xa>
		p_pio->PIO_IFDR = ul_mask;
  400270:	6241      	str	r1, [r0, #36]	; 0x24
  400272:	e7f2      	b.n	40025a <pio_set_input+0x12>
		p_pio->PIO_IFSCDR = ul_mask;
  400274:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  400278:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  40027a:	6001      	str	r1, [r0, #0]
  40027c:	4770      	bx	lr

0040027e <pio_set_output>:
{
  40027e:	b410      	push	{r4}
  400280:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  400282:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400284:	b94c      	cbnz	r4, 40029a <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  400286:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  400288:	b14b      	cbz	r3, 40029e <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  40028a:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  40028c:	b94a      	cbnz	r2, 4002a2 <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  40028e:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  400290:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400292:	6001      	str	r1, [r0, #0]
}
  400294:	f85d 4b04 	ldr.w	r4, [sp], #4
  400298:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  40029a:	6641      	str	r1, [r0, #100]	; 0x64
  40029c:	e7f4      	b.n	400288 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  40029e:	6541      	str	r1, [r0, #84]	; 0x54
  4002a0:	e7f4      	b.n	40028c <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  4002a2:	6301      	str	r1, [r0, #48]	; 0x30
  4002a4:	e7f4      	b.n	400290 <pio_set_output+0x12>

004002a6 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  4002a6:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  4002a8:	4770      	bx	lr

004002aa <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  4002aa:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  4002ac:	4770      	bx	lr
	...

004002b0 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  4002b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4002b4:	4604      	mov	r4, r0
  4002b6:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  4002b8:	4b0e      	ldr	r3, [pc, #56]	; (4002f4 <pio_handler_process+0x44>)
  4002ba:	4798      	blx	r3
  4002bc:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  4002be:	4620      	mov	r0, r4
  4002c0:	4b0d      	ldr	r3, [pc, #52]	; (4002f8 <pio_handler_process+0x48>)
  4002c2:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  4002c4:	4005      	ands	r5, r0
  4002c6:	d013      	beq.n	4002f0 <pio_handler_process+0x40>
  4002c8:	4c0c      	ldr	r4, [pc, #48]	; (4002fc <pio_handler_process+0x4c>)
  4002ca:	f104 0660 	add.w	r6, r4, #96	; 0x60
  4002ce:	e003      	b.n	4002d8 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  4002d0:	42b4      	cmp	r4, r6
  4002d2:	d00d      	beq.n	4002f0 <pio_handler_process+0x40>
  4002d4:	3410      	adds	r4, #16
		while (status != 0) {
  4002d6:	b15d      	cbz	r5, 4002f0 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  4002d8:	6820      	ldr	r0, [r4, #0]
  4002da:	4540      	cmp	r0, r8
  4002dc:	d1f8      	bne.n	4002d0 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4002de:	6861      	ldr	r1, [r4, #4]
  4002e0:	4229      	tst	r1, r5
  4002e2:	d0f5      	beq.n	4002d0 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4002e4:	68e3      	ldr	r3, [r4, #12]
  4002e6:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  4002e8:	6863      	ldr	r3, [r4, #4]
  4002ea:	ea25 0503 	bic.w	r5, r5, r3
  4002ee:	e7ef      	b.n	4002d0 <pio_handler_process+0x20>
  4002f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4002f4:	004002a7 	.word	0x004002a7
  4002f8:	004002ab 	.word	0x004002ab
  4002fc:	20400ab0 	.word	0x20400ab0

00400300 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400300:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  400302:	210a      	movs	r1, #10
  400304:	4801      	ldr	r0, [pc, #4]	; (40030c <PIOA_Handler+0xc>)
  400306:	4b02      	ldr	r3, [pc, #8]	; (400310 <PIOA_Handler+0x10>)
  400308:	4798      	blx	r3
  40030a:	bd08      	pop	{r3, pc}
  40030c:	400e0e00 	.word	0x400e0e00
  400310:	004002b1 	.word	0x004002b1

00400314 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400314:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400316:	210b      	movs	r1, #11
  400318:	4801      	ldr	r0, [pc, #4]	; (400320 <PIOB_Handler+0xc>)
  40031a:	4b02      	ldr	r3, [pc, #8]	; (400324 <PIOB_Handler+0x10>)
  40031c:	4798      	blx	r3
  40031e:	bd08      	pop	{r3, pc}
  400320:	400e1000 	.word	0x400e1000
  400324:	004002b1 	.word	0x004002b1

00400328 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400328:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  40032a:	210c      	movs	r1, #12
  40032c:	4801      	ldr	r0, [pc, #4]	; (400334 <PIOC_Handler+0xc>)
  40032e:	4b02      	ldr	r3, [pc, #8]	; (400338 <PIOC_Handler+0x10>)
  400330:	4798      	blx	r3
  400332:	bd08      	pop	{r3, pc}
  400334:	400e1200 	.word	0x400e1200
  400338:	004002b1 	.word	0x004002b1

0040033c <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  40033c:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  40033e:	2110      	movs	r1, #16
  400340:	4801      	ldr	r0, [pc, #4]	; (400348 <PIOD_Handler+0xc>)
  400342:	4b02      	ldr	r3, [pc, #8]	; (40034c <PIOD_Handler+0x10>)
  400344:	4798      	blx	r3
  400346:	bd08      	pop	{r3, pc}
  400348:	400e1400 	.word	0x400e1400
  40034c:	004002b1 	.word	0x004002b1

00400350 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400350:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  400352:	2111      	movs	r1, #17
  400354:	4801      	ldr	r0, [pc, #4]	; (40035c <PIOE_Handler+0xc>)
  400356:	4b02      	ldr	r3, [pc, #8]	; (400360 <PIOE_Handler+0x10>)
  400358:	4798      	blx	r3
  40035a:	bd08      	pop	{r3, pc}
  40035c:	400e1600 	.word	0x400e1600
  400360:	004002b1 	.word	0x004002b1

00400364 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  400364:	2803      	cmp	r0, #3
  400366:	d011      	beq.n	40038c <pmc_mck_set_division+0x28>
  400368:	2804      	cmp	r0, #4
  40036a:	d012      	beq.n	400392 <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  40036c:	2802      	cmp	r0, #2
  40036e:	bf0c      	ite	eq
  400370:	f44f 7180 	moveq.w	r1, #256	; 0x100
  400374:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400376:	4a08      	ldr	r2, [pc, #32]	; (400398 <pmc_mck_set_division+0x34>)
  400378:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40037a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  40037e:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  400380:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400382:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400384:	f013 0f08 	tst.w	r3, #8
  400388:	d0fb      	beq.n	400382 <pmc_mck_set_division+0x1e>
}
  40038a:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  40038c:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  400390:	e7f1      	b.n	400376 <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400392:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  400396:	e7ee      	b.n	400376 <pmc_mck_set_division+0x12>
  400398:	400e0600 	.word	0x400e0600

0040039c <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  40039c:	4a17      	ldr	r2, [pc, #92]	; (4003fc <pmc_switch_mck_to_pllack+0x60>)
  40039e:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4003a0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  4003a4:	4318      	orrs	r0, r3
  4003a6:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4003a8:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4003aa:	f013 0f08 	tst.w	r3, #8
  4003ae:	d10a      	bne.n	4003c6 <pmc_switch_mck_to_pllack+0x2a>
  4003b0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4003b4:	4911      	ldr	r1, [pc, #68]	; (4003fc <pmc_switch_mck_to_pllack+0x60>)
  4003b6:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4003b8:	f012 0f08 	tst.w	r2, #8
  4003bc:	d103      	bne.n	4003c6 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4003be:	3b01      	subs	r3, #1
  4003c0:	d1f9      	bne.n	4003b6 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  4003c2:	2001      	movs	r0, #1
  4003c4:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  4003c6:	4a0d      	ldr	r2, [pc, #52]	; (4003fc <pmc_switch_mck_to_pllack+0x60>)
  4003c8:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4003ca:	f023 0303 	bic.w	r3, r3, #3
  4003ce:	f043 0302 	orr.w	r3, r3, #2
  4003d2:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4003d4:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4003d6:	f013 0f08 	tst.w	r3, #8
  4003da:	d10a      	bne.n	4003f2 <pmc_switch_mck_to_pllack+0x56>
  4003dc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4003e0:	4906      	ldr	r1, [pc, #24]	; (4003fc <pmc_switch_mck_to_pllack+0x60>)
  4003e2:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4003e4:	f012 0f08 	tst.w	r2, #8
  4003e8:	d105      	bne.n	4003f6 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4003ea:	3b01      	subs	r3, #1
  4003ec:	d1f9      	bne.n	4003e2 <pmc_switch_mck_to_pllack+0x46>
			return 1;
  4003ee:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  4003f0:	4770      	bx	lr
	return 0;
  4003f2:	2000      	movs	r0, #0
  4003f4:	4770      	bx	lr
  4003f6:	2000      	movs	r0, #0
  4003f8:	4770      	bx	lr
  4003fa:	bf00      	nop
  4003fc:	400e0600 	.word	0x400e0600

00400400 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400400:	b9a0      	cbnz	r0, 40042c <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400402:	480e      	ldr	r0, [pc, #56]	; (40043c <pmc_switch_mainck_to_xtal+0x3c>)
  400404:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400406:	0209      	lsls	r1, r1, #8
  400408:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  40040a:	4a0d      	ldr	r2, [pc, #52]	; (400440 <pmc_switch_mainck_to_xtal+0x40>)
  40040c:	401a      	ands	r2, r3
  40040e:	4b0d      	ldr	r3, [pc, #52]	; (400444 <pmc_switch_mainck_to_xtal+0x44>)
  400410:	4313      	orrs	r3, r2
  400412:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400414:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400416:	4602      	mov	r2, r0
  400418:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40041a:	f013 0f01 	tst.w	r3, #1
  40041e:	d0fb      	beq.n	400418 <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400420:	4a06      	ldr	r2, [pc, #24]	; (40043c <pmc_switch_mainck_to_xtal+0x3c>)
  400422:	6a11      	ldr	r1, [r2, #32]
  400424:	4b08      	ldr	r3, [pc, #32]	; (400448 <pmc_switch_mainck_to_xtal+0x48>)
  400426:	430b      	orrs	r3, r1
  400428:	6213      	str	r3, [r2, #32]
  40042a:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40042c:	4903      	ldr	r1, [pc, #12]	; (40043c <pmc_switch_mainck_to_xtal+0x3c>)
  40042e:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400430:	4a06      	ldr	r2, [pc, #24]	; (40044c <pmc_switch_mainck_to_xtal+0x4c>)
  400432:	401a      	ands	r2, r3
  400434:	4b06      	ldr	r3, [pc, #24]	; (400450 <pmc_switch_mainck_to_xtal+0x50>)
  400436:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400438:	620b      	str	r3, [r1, #32]
  40043a:	4770      	bx	lr
  40043c:	400e0600 	.word	0x400e0600
  400440:	ffc8fffc 	.word	0xffc8fffc
  400444:	00370001 	.word	0x00370001
  400448:	01370000 	.word	0x01370000
  40044c:	fec8fffc 	.word	0xfec8fffc
  400450:	01370002 	.word	0x01370002

00400454 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400454:	4b02      	ldr	r3, [pc, #8]	; (400460 <pmc_osc_is_ready_mainck+0xc>)
  400456:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400458:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  40045c:	4770      	bx	lr
  40045e:	bf00      	nop
  400460:	400e0600 	.word	0x400e0600

00400464 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400464:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400468:	4b01      	ldr	r3, [pc, #4]	; (400470 <pmc_disable_pllack+0xc>)
  40046a:	629a      	str	r2, [r3, #40]	; 0x28
  40046c:	4770      	bx	lr
  40046e:	bf00      	nop
  400470:	400e0600 	.word	0x400e0600

00400474 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400474:	4b02      	ldr	r3, [pc, #8]	; (400480 <pmc_is_locked_pllack+0xc>)
  400476:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400478:	f000 0002 	and.w	r0, r0, #2
  40047c:	4770      	bx	lr
  40047e:	bf00      	nop
  400480:	400e0600 	.word	0x400e0600

00400484 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  400484:	283f      	cmp	r0, #63	; 0x3f
  400486:	d81e      	bhi.n	4004c6 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  400488:	281f      	cmp	r0, #31
  40048a:	d80c      	bhi.n	4004a6 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  40048c:	4b11      	ldr	r3, [pc, #68]	; (4004d4 <pmc_enable_periph_clk+0x50>)
  40048e:	699a      	ldr	r2, [r3, #24]
  400490:	2301      	movs	r3, #1
  400492:	4083      	lsls	r3, r0
  400494:	4393      	bics	r3, r2
  400496:	d018      	beq.n	4004ca <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  400498:	2301      	movs	r3, #1
  40049a:	fa03 f000 	lsl.w	r0, r3, r0
  40049e:	4b0d      	ldr	r3, [pc, #52]	; (4004d4 <pmc_enable_periph_clk+0x50>)
  4004a0:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  4004a2:	2000      	movs	r0, #0
  4004a4:	4770      	bx	lr
		ul_id -= 32;
  4004a6:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  4004a8:	4b0a      	ldr	r3, [pc, #40]	; (4004d4 <pmc_enable_periph_clk+0x50>)
  4004aa:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  4004ae:	2301      	movs	r3, #1
  4004b0:	4083      	lsls	r3, r0
  4004b2:	4393      	bics	r3, r2
  4004b4:	d00b      	beq.n	4004ce <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  4004b6:	2301      	movs	r3, #1
  4004b8:	fa03 f000 	lsl.w	r0, r3, r0
  4004bc:	4b05      	ldr	r3, [pc, #20]	; (4004d4 <pmc_enable_periph_clk+0x50>)
  4004be:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  4004c2:	2000      	movs	r0, #0
  4004c4:	4770      	bx	lr
		return 1;
  4004c6:	2001      	movs	r0, #1
  4004c8:	4770      	bx	lr
	return 0;
  4004ca:	2000      	movs	r0, #0
  4004cc:	4770      	bx	lr
  4004ce:	2000      	movs	r0, #0
}
  4004d0:	4770      	bx	lr
  4004d2:	bf00      	nop
  4004d4:	400e0600 	.word	0x400e0600

004004d8 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4004d8:	e7fe      	b.n	4004d8 <Dummy_Handler>
	...

004004dc <Reset_Handler>:
{
  4004dc:	b500      	push	{lr}
  4004de:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  4004e0:	4b25      	ldr	r3, [pc, #148]	; (400578 <Reset_Handler+0x9c>)
  4004e2:	4a26      	ldr	r2, [pc, #152]	; (40057c <Reset_Handler+0xa0>)
  4004e4:	429a      	cmp	r2, r3
  4004e6:	d010      	beq.n	40050a <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  4004e8:	4b25      	ldr	r3, [pc, #148]	; (400580 <Reset_Handler+0xa4>)
  4004ea:	4a23      	ldr	r2, [pc, #140]	; (400578 <Reset_Handler+0x9c>)
  4004ec:	429a      	cmp	r2, r3
  4004ee:	d20c      	bcs.n	40050a <Reset_Handler+0x2e>
  4004f0:	3b01      	subs	r3, #1
  4004f2:	1a9b      	subs	r3, r3, r2
  4004f4:	f023 0303 	bic.w	r3, r3, #3
  4004f8:	3304      	adds	r3, #4
  4004fa:	4413      	add	r3, r2
  4004fc:	491f      	ldr	r1, [pc, #124]	; (40057c <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  4004fe:	f851 0b04 	ldr.w	r0, [r1], #4
  400502:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  400506:	429a      	cmp	r2, r3
  400508:	d1f9      	bne.n	4004fe <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  40050a:	4b1e      	ldr	r3, [pc, #120]	; (400584 <Reset_Handler+0xa8>)
  40050c:	4a1e      	ldr	r2, [pc, #120]	; (400588 <Reset_Handler+0xac>)
  40050e:	429a      	cmp	r2, r3
  400510:	d20a      	bcs.n	400528 <Reset_Handler+0x4c>
  400512:	3b01      	subs	r3, #1
  400514:	1a9b      	subs	r3, r3, r2
  400516:	f023 0303 	bic.w	r3, r3, #3
  40051a:	3304      	adds	r3, #4
  40051c:	4413      	add	r3, r2
                *pDest++ = 0;
  40051e:	2100      	movs	r1, #0
  400520:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  400524:	4293      	cmp	r3, r2
  400526:	d1fb      	bne.n	400520 <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  400528:	4a18      	ldr	r2, [pc, #96]	; (40058c <Reset_Handler+0xb0>)
  40052a:	4b19      	ldr	r3, [pc, #100]	; (400590 <Reset_Handler+0xb4>)
  40052c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  400530:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  400532:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  400536:	fab3 f383 	clz	r3, r3
  40053a:	095b      	lsrs	r3, r3, #5
  40053c:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  40053e:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  400540:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400544:	2200      	movs	r2, #0
  400546:	4b13      	ldr	r3, [pc, #76]	; (400594 <Reset_Handler+0xb8>)
  400548:	701a      	strb	r2, [r3, #0]
	return flags;
  40054a:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  40054c:	4a12      	ldr	r2, [pc, #72]	; (400598 <Reset_Handler+0xbc>)
  40054e:	6813      	ldr	r3, [r2, #0]
  400550:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  400554:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  400556:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40055a:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  40055e:	b129      	cbz	r1, 40056c <Reset_Handler+0x90>
		cpu_irq_enable();
  400560:	2201      	movs	r2, #1
  400562:	4b0c      	ldr	r3, [pc, #48]	; (400594 <Reset_Handler+0xb8>)
  400564:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  400566:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  40056a:	b662      	cpsie	i
        __libc_init_array();
  40056c:	4b0b      	ldr	r3, [pc, #44]	; (40059c <Reset_Handler+0xc0>)
  40056e:	4798      	blx	r3
        main();
  400570:	4b0b      	ldr	r3, [pc, #44]	; (4005a0 <Reset_Handler+0xc4>)
  400572:	4798      	blx	r3
  400574:	e7fe      	b.n	400574 <Reset_Handler+0x98>
  400576:	bf00      	nop
  400578:	20400000 	.word	0x20400000
  40057c:	00400d8c 	.word	0x00400d8c
  400580:	20400a94 	.word	0x20400a94
  400584:	20400b44 	.word	0x20400b44
  400588:	20400a94 	.word	0x20400a94
  40058c:	e000ed00 	.word	0xe000ed00
  400590:	00400000 	.word	0x00400000
  400594:	2040000a 	.word	0x2040000a
  400598:	e000ed88 	.word	0xe000ed88
  40059c:	00400bed 	.word	0x00400bed
  4005a0:	004007b9 	.word	0x004007b9

004005a4 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  4005a4:	4b3b      	ldr	r3, [pc, #236]	; (400694 <SystemCoreClockUpdate+0xf0>)
  4005a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4005a8:	f003 0303 	and.w	r3, r3, #3
  4005ac:	2b01      	cmp	r3, #1
  4005ae:	d01d      	beq.n	4005ec <SystemCoreClockUpdate+0x48>
  4005b0:	b183      	cbz	r3, 4005d4 <SystemCoreClockUpdate+0x30>
  4005b2:	2b02      	cmp	r3, #2
  4005b4:	d036      	beq.n	400624 <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  4005b6:	4b37      	ldr	r3, [pc, #220]	; (400694 <SystemCoreClockUpdate+0xf0>)
  4005b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4005ba:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4005be:	2b70      	cmp	r3, #112	; 0x70
  4005c0:	d05f      	beq.n	400682 <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4005c2:	4b34      	ldr	r3, [pc, #208]	; (400694 <SystemCoreClockUpdate+0xf0>)
  4005c4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4005c6:	4934      	ldr	r1, [pc, #208]	; (400698 <SystemCoreClockUpdate+0xf4>)
  4005c8:	f3c2 1202 	ubfx	r2, r2, #4, #3
  4005cc:	680b      	ldr	r3, [r1, #0]
  4005ce:	40d3      	lsrs	r3, r2
  4005d0:	600b      	str	r3, [r1, #0]
  4005d2:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  4005d4:	4b31      	ldr	r3, [pc, #196]	; (40069c <SystemCoreClockUpdate+0xf8>)
  4005d6:	695b      	ldr	r3, [r3, #20]
  4005d8:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4005dc:	bf14      	ite	ne
  4005de:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4005e2:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  4005e6:	4b2c      	ldr	r3, [pc, #176]	; (400698 <SystemCoreClockUpdate+0xf4>)
  4005e8:	601a      	str	r2, [r3, #0]
  4005ea:	e7e4      	b.n	4005b6 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4005ec:	4b29      	ldr	r3, [pc, #164]	; (400694 <SystemCoreClockUpdate+0xf0>)
  4005ee:	6a1b      	ldr	r3, [r3, #32]
  4005f0:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4005f4:	d003      	beq.n	4005fe <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  4005f6:	4a2a      	ldr	r2, [pc, #168]	; (4006a0 <SystemCoreClockUpdate+0xfc>)
  4005f8:	4b27      	ldr	r3, [pc, #156]	; (400698 <SystemCoreClockUpdate+0xf4>)
  4005fa:	601a      	str	r2, [r3, #0]
  4005fc:	e7db      	b.n	4005b6 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4005fe:	4a29      	ldr	r2, [pc, #164]	; (4006a4 <SystemCoreClockUpdate+0x100>)
  400600:	4b25      	ldr	r3, [pc, #148]	; (400698 <SystemCoreClockUpdate+0xf4>)
  400602:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  400604:	4b23      	ldr	r3, [pc, #140]	; (400694 <SystemCoreClockUpdate+0xf0>)
  400606:	6a1b      	ldr	r3, [r3, #32]
  400608:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40060c:	2b10      	cmp	r3, #16
  40060e:	d005      	beq.n	40061c <SystemCoreClockUpdate+0x78>
  400610:	2b20      	cmp	r3, #32
  400612:	d1d0      	bne.n	4005b6 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  400614:	4a22      	ldr	r2, [pc, #136]	; (4006a0 <SystemCoreClockUpdate+0xfc>)
  400616:	4b20      	ldr	r3, [pc, #128]	; (400698 <SystemCoreClockUpdate+0xf4>)
  400618:	601a      	str	r2, [r3, #0]
          break;
  40061a:	e7cc      	b.n	4005b6 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  40061c:	4a22      	ldr	r2, [pc, #136]	; (4006a8 <SystemCoreClockUpdate+0x104>)
  40061e:	4b1e      	ldr	r3, [pc, #120]	; (400698 <SystemCoreClockUpdate+0xf4>)
  400620:	601a      	str	r2, [r3, #0]
          break;
  400622:	e7c8      	b.n	4005b6 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  400624:	4b1b      	ldr	r3, [pc, #108]	; (400694 <SystemCoreClockUpdate+0xf0>)
  400626:	6a1b      	ldr	r3, [r3, #32]
  400628:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  40062c:	d016      	beq.n	40065c <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  40062e:	4a1c      	ldr	r2, [pc, #112]	; (4006a0 <SystemCoreClockUpdate+0xfc>)
  400630:	4b19      	ldr	r3, [pc, #100]	; (400698 <SystemCoreClockUpdate+0xf4>)
  400632:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  400634:	4b17      	ldr	r3, [pc, #92]	; (400694 <SystemCoreClockUpdate+0xf0>)
  400636:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400638:	f003 0303 	and.w	r3, r3, #3
  40063c:	2b02      	cmp	r3, #2
  40063e:	d1ba      	bne.n	4005b6 <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  400640:	4a14      	ldr	r2, [pc, #80]	; (400694 <SystemCoreClockUpdate+0xf0>)
  400642:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  400644:	6a92      	ldr	r2, [r2, #40]	; 0x28
  400646:	4814      	ldr	r0, [pc, #80]	; (400698 <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  400648:	f3c1 410a 	ubfx	r1, r1, #16, #11
  40064c:	6803      	ldr	r3, [r0, #0]
  40064e:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  400652:	b2d2      	uxtb	r2, r2
  400654:	fbb3 f3f2 	udiv	r3, r3, r2
  400658:	6003      	str	r3, [r0, #0]
  40065a:	e7ac      	b.n	4005b6 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40065c:	4a11      	ldr	r2, [pc, #68]	; (4006a4 <SystemCoreClockUpdate+0x100>)
  40065e:	4b0e      	ldr	r3, [pc, #56]	; (400698 <SystemCoreClockUpdate+0xf4>)
  400660:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  400662:	4b0c      	ldr	r3, [pc, #48]	; (400694 <SystemCoreClockUpdate+0xf0>)
  400664:	6a1b      	ldr	r3, [r3, #32]
  400666:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40066a:	2b10      	cmp	r3, #16
  40066c:	d005      	beq.n	40067a <SystemCoreClockUpdate+0xd6>
  40066e:	2b20      	cmp	r3, #32
  400670:	d1e0      	bne.n	400634 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  400672:	4a0b      	ldr	r2, [pc, #44]	; (4006a0 <SystemCoreClockUpdate+0xfc>)
  400674:	4b08      	ldr	r3, [pc, #32]	; (400698 <SystemCoreClockUpdate+0xf4>)
  400676:	601a      	str	r2, [r3, #0]
          break;
  400678:	e7dc      	b.n	400634 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  40067a:	4a0b      	ldr	r2, [pc, #44]	; (4006a8 <SystemCoreClockUpdate+0x104>)
  40067c:	4b06      	ldr	r3, [pc, #24]	; (400698 <SystemCoreClockUpdate+0xf4>)
  40067e:	601a      	str	r2, [r3, #0]
          break;
  400680:	e7d8      	b.n	400634 <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  400682:	4a05      	ldr	r2, [pc, #20]	; (400698 <SystemCoreClockUpdate+0xf4>)
  400684:	6813      	ldr	r3, [r2, #0]
  400686:	4909      	ldr	r1, [pc, #36]	; (4006ac <SystemCoreClockUpdate+0x108>)
  400688:	fba1 1303 	umull	r1, r3, r1, r3
  40068c:	085b      	lsrs	r3, r3, #1
  40068e:	6013      	str	r3, [r2, #0]
  400690:	4770      	bx	lr
  400692:	bf00      	nop
  400694:	400e0600 	.word	0x400e0600
  400698:	2040000c 	.word	0x2040000c
  40069c:	400e1810 	.word	0x400e1810
  4006a0:	00b71b00 	.word	0x00b71b00
  4006a4:	003d0900 	.word	0x003d0900
  4006a8:	007a1200 	.word	0x007a1200
  4006ac:	aaaaaaab 	.word	0xaaaaaaab

004006b0 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  4006b0:	4b12      	ldr	r3, [pc, #72]	; (4006fc <system_init_flash+0x4c>)
  4006b2:	4298      	cmp	r0, r3
  4006b4:	d911      	bls.n	4006da <system_init_flash+0x2a>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  4006b6:	4b12      	ldr	r3, [pc, #72]	; (400700 <system_init_flash+0x50>)
  4006b8:	4298      	cmp	r0, r3
  4006ba:	d913      	bls.n	4006e4 <system_init_flash+0x34>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  4006bc:	4b11      	ldr	r3, [pc, #68]	; (400704 <system_init_flash+0x54>)
  4006be:	4298      	cmp	r0, r3
  4006c0:	d914      	bls.n	4006ec <system_init_flash+0x3c>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  4006c2:	4b11      	ldr	r3, [pc, #68]	; (400708 <system_init_flash+0x58>)
  4006c4:	4298      	cmp	r0, r3
  4006c6:	d915      	bls.n	4006f4 <system_init_flash+0x44>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  4006c8:	4b10      	ldr	r3, [pc, #64]	; (40070c <system_init_flash+0x5c>)
  4006ca:	4298      	cmp	r0, r3
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  4006cc:	bf94      	ite	ls
  4006ce:	f04f 2204 	movls.w	r2, #67109888	; 0x4000400
          }
          else
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4006d2:	4a0f      	ldrhi	r2, [pc, #60]	; (400710 <system_init_flash+0x60>)
  4006d4:	4b0f      	ldr	r3, [pc, #60]	; (400714 <system_init_flash+0x64>)
  4006d6:	601a      	str	r2, [r3, #0]
  4006d8:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4006da:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  4006de:	4b0d      	ldr	r3, [pc, #52]	; (400714 <system_init_flash+0x64>)
  4006e0:	601a      	str	r2, [r3, #0]
  4006e2:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4006e4:	4a0c      	ldr	r2, [pc, #48]	; (400718 <system_init_flash+0x68>)
  4006e6:	4b0b      	ldr	r3, [pc, #44]	; (400714 <system_init_flash+0x64>)
  4006e8:	601a      	str	r2, [r3, #0]
  4006ea:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4006ec:	4a0b      	ldr	r2, [pc, #44]	; (40071c <system_init_flash+0x6c>)
  4006ee:	4b09      	ldr	r3, [pc, #36]	; (400714 <system_init_flash+0x64>)
  4006f0:	601a      	str	r2, [r3, #0]
  4006f2:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4006f4:	4a0a      	ldr	r2, [pc, #40]	; (400720 <system_init_flash+0x70>)
  4006f6:	4b07      	ldr	r3, [pc, #28]	; (400714 <system_init_flash+0x64>)
  4006f8:	601a      	str	r2, [r3, #0]
  4006fa:	4770      	bx	lr
  4006fc:	01312cff 	.word	0x01312cff
  400700:	026259ff 	.word	0x026259ff
  400704:	039386ff 	.word	0x039386ff
  400708:	04c4b3ff 	.word	0x04c4b3ff
  40070c:	05f5e0ff 	.word	0x05f5e0ff
  400710:	04000500 	.word	0x04000500
  400714:	400e0c00 	.word	0x400e0c00
  400718:	04000100 	.word	0x04000100
  40071c:	04000200 	.word	0x04000200
  400720:	04000300 	.word	0x04000300

00400724 <init>:
/************************/
/* funções */                               
/************************/

// Função de inicialização do uC
void init(void){
  400724:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400728:	b082      	sub	sp, #8
// Initialize the board clock
sysclk_init();
  40072a:	4b1a      	ldr	r3, [pc, #104]	; (400794 <init+0x70>)
  40072c:	4798      	blx	r3

//Inicializa PC8 como saída
pio_set_output(LED_PIO, LED_PIO_IDX_MASK, 0, 0, 0);
  40072e:	2400      	movs	r4, #0
  400730:	9400      	str	r4, [sp, #0]
  400732:	4623      	mov	r3, r4
  400734:	4622      	mov	r2, r4
  400736:	f44f 7180 	mov.w	r1, #256	; 0x100
  40073a:	4817      	ldr	r0, [pc, #92]	; (400798 <init+0x74>)
  40073c:	4f17      	ldr	r7, [pc, #92]	; (40079c <init+0x78>)
  40073e:	47b8      	blx	r7

// Desativa WatchDog Timer
WDT->WDT_MR = WDT_MR_WDDIS;
  400740:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400744:	4b16      	ldr	r3, [pc, #88]	; (4007a0 <init+0x7c>)
  400746:	605a      	str	r2, [r3, #4]

// Inicializa PIO do botao
pmc_enable_periph_clk(BUT_PIO_ID);
  400748:	200a      	movs	r0, #10
  40074a:	4d16      	ldr	r5, [pc, #88]	; (4007a4 <init+0x80>)
  40074c:	47a8      	blx	r5

// configura pino ligado ao botão como entrada com um pull-up.
pio_set_input(BUT_PIO,BUT_PIO_IDX_MASK, PIO_DEFAULT);
  40074e:	4e16      	ldr	r6, [pc, #88]	; (4007a8 <init+0x84>)
  400750:	4622      	mov	r2, r4
  400752:	f44f 6100 	mov.w	r1, #2048	; 0x800
  400756:	4630      	mov	r0, r6
  400758:	f8df 8058 	ldr.w	r8, [pc, #88]	; 4007b4 <init+0x90>
  40075c:	47c0      	blx	r8

// resistor alimenta o VCC
 pio_pull_up(BUT_PIO, BUT_PIO_IDX_MASK, 1);
  40075e:	2201      	movs	r2, #1
  400760:	f44f 6100 	mov.w	r1, #2048	; 0x800
  400764:	4630      	mov	r0, r6
  400766:	4b11      	ldr	r3, [pc, #68]	; (4007ac <init+0x88>)
  400768:	4798      	blx	r3
// Ativa o PIO na qual o LED foi conectado
// para que possamos controlar o LED.
pmc_enable_periph_clk(LED_PIO_ID);
  40076a:	200c      	movs	r0, #12
  40076c:	47a8      	blx	r5

// Inicializa PIO do botao
pmc_enable_periph_clk(BUT2_PIO_ID);
  40076e:	2010      	movs	r0, #16
  400770:	47a8      	blx	r5
pio_set_input(BUT2_PIO, BUT2_PIO_IDX_MASK, PIO_PULLUP);
  400772:	2201      	movs	r2, #1
  400774:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  400778:	480d      	ldr	r0, [pc, #52]	; (4007b0 <init+0x8c>)
  40077a:	47c0      	blx	r8

pmc_enable_periph_clk(BUZZER_PIO_ID);
  40077c:	200a      	movs	r0, #10
  40077e:	47a8      	blx	r5
pio_set_output(BUZZER_PIO, BUZZER_PIO_IDX_MASK, 0, 0, 0);
  400780:	9400      	str	r4, [sp, #0]
  400782:	4623      	mov	r3, r4
  400784:	4622      	mov	r2, r4
  400786:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  40078a:	4630      	mov	r0, r6
  40078c:	47b8      	blx	r7

}
  40078e:	b002      	add	sp, #8
  400790:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400794:	004001ad 	.word	0x004001ad
  400798:	400e1200 	.word	0x400e1200
  40079c:	0040027f 	.word	0x0040027f
  4007a0:	400e1850 	.word	0x400e1850
  4007a4:	00400485 	.word	0x00400485
  4007a8:	400e0e00 	.word	0x400e0e00
  4007ac:	0040021d 	.word	0x0040021d
  4007b0:	400e1400 	.word	0x400e1400
  4007b4:	00400249 	.word	0x00400249

004007b8 <main>:
/* Main                                                                 */
/************************/

// Funcao principal chamada na inicalizacao do uC.
int main(void)
{
  4007b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4007bc:	b083      	sub	sp, #12
int status;
  init();
  4007be:	4b38      	ldr	r3, [pc, #224]	; (4008a0 <main+0xe8>)
  4007c0:	4798      	blx	r3
		  int size = sizeof(pirate_notes)/sizeof(pirate_notes[0]);
		  for (int nota = 0; nota < size; nota++) {
			  for(int i=0; i<pirate_tempo[nota]; i++){
				  //double delay = 1000000.0*(double)pirate_notes[nota]/2.0;
				  pio_set(BUZZER_PIO, BUZZER_PIO_IDX_MASK);      // Coloca 1 no pino LED
				  delay_us(1000000/pirate_notes[nota]/2);
  4007c2:	f8df a10c 	ldr.w	sl, [pc, #268]	; 4008d0 <main+0x118>
	  status = pio_get(BUT2_PIO, PIO_INPUT, BUT2_PIO_IDX_MASK);
  4007c6:	4e37      	ldr	r6, [pc, #220]	; (4008a4 <main+0xec>)
  4007c8:	f04f 4580 	mov.w	r5, #1073741824	; 0x40000000
  4007cc:	4c36      	ldr	r4, [pc, #216]	; (4008a8 <main+0xf0>)
  4007ce:	462a      	mov	r2, r5
  4007d0:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  4007d4:	4630      	mov	r0, r6
  4007d6:	47a0      	blx	r4
	  if (status == 0){
  4007d8:	2800      	cmp	r0, #0
  4007da:	d1f8      	bne.n	4007ce <main+0x16>
  4007dc:	4b33      	ldr	r3, [pc, #204]	; (4008ac <main+0xf4>)
  4007de:	9301      	str	r3, [sp, #4]
  4007e0:	4d33      	ldr	r5, [pc, #204]	; (4008b0 <main+0xf8>)
				  pio_set(BUZZER_PIO, BUZZER_PIO_IDX_MASK);      // Coloca 1 no pino LED
  4007e2:	4f34      	ldr	r7, [pc, #208]	; (4008b4 <main+0xfc>)
  4007e4:	e054      	b.n	400890 <main+0xd8>
				  delay_us(1000000/pirate_notes[nota]/2);
  4007e6:	2033      	movs	r0, #51	; 0x33
  4007e8:	4b33      	ldr	r3, [pc, #204]	; (4008b8 <main+0x100>)
  4007ea:	4798      	blx	r3
  4007ec:	e027      	b.n	40083e <main+0x86>
				  pio_clear(BUZZER_PIO, BUZZER_PIO_IDX_MASK);    // Coloca 0 no pino do LED
				  delay_us(1000000/pirate_notes[nota]/2);
  4007ee:	2033      	movs	r0, #51	; 0x33
  4007f0:	4b31      	ldr	r3, [pc, #196]	; (4008b8 <main+0x100>)
  4007f2:	4798      	blx	r3
			  for(int i=0; i<pirate_tempo[nota]; i++){
  4007f4:	3401      	adds	r4, #1
  4007f6:	f8d9 3000 	ldr.w	r3, [r9]
  4007fa:	42a3      	cmp	r3, r4
  4007fc:	dd41      	ble.n	400882 <main+0xca>
				  pio_set(BUZZER_PIO, BUZZER_PIO_IDX_MASK);      // Coloca 1 no pino LED
  4007fe:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  400802:	482e      	ldr	r0, [pc, #184]	; (4008bc <main+0x104>)
  400804:	47b8      	blx	r7
  400806:	46a8      	mov	r8, r5
				  delay_us(1000000/pirate_notes[nota]/2);
  400808:	6828      	ldr	r0, [r5, #0]
  40080a:	fb96 f0f0 	sdiv	r0, r6, r0
  40080e:	2800      	cmp	r0, #0
  400810:	d0e9      	beq.n	4007e6 <main+0x2e>
  400812:	17c3      	asrs	r3, r0, #31
  400814:	fba0 010a 	umull	r0, r1, r0, sl
  400818:	fb0a 1103 	mla	r1, sl, r3, r1
  40081c:	4a28      	ldr	r2, [pc, #160]	; (4008c0 <main+0x108>)
  40081e:	2300      	movs	r3, #0
  400820:	f8df b0b0 	ldr.w	fp, [pc, #176]	; 4008d4 <main+0x11c>
  400824:	f04f 0c00 	mov.w	ip, #0
  400828:	eb1b 0b00 	adds.w	fp, fp, r0
  40082c:	eb4c 0c01 	adc.w	ip, ip, r1
  400830:	4658      	mov	r0, fp
  400832:	4661      	mov	r1, ip
  400834:	f8df b0a0 	ldr.w	fp, [pc, #160]	; 4008d8 <main+0x120>
  400838:	47d8      	blx	fp
  40083a:	4b1f      	ldr	r3, [pc, #124]	; (4008b8 <main+0x100>)
  40083c:	4798      	blx	r3
				  pio_clear(BUZZER_PIO, BUZZER_PIO_IDX_MASK);    // Coloca 0 no pino do LED
  40083e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  400842:	481e      	ldr	r0, [pc, #120]	; (4008bc <main+0x104>)
  400844:	4b1f      	ldr	r3, [pc, #124]	; (4008c4 <main+0x10c>)
  400846:	4798      	blx	r3
				  delay_us(1000000/pirate_notes[nota]/2);
  400848:	f8d8 0000 	ldr.w	r0, [r8]
  40084c:	fb96 f0f0 	sdiv	r0, r6, r0
  400850:	2800      	cmp	r0, #0
  400852:	d0cc      	beq.n	4007ee <main+0x36>
  400854:	17c3      	asrs	r3, r0, #31
  400856:	fba0 010a 	umull	r0, r1, r0, sl
  40085a:	fb0a 1103 	mla	r1, sl, r3, r1
  40085e:	4a18      	ldr	r2, [pc, #96]	; (4008c0 <main+0x108>)
  400860:	2300      	movs	r3, #0
  400862:	f8df b070 	ldr.w	fp, [pc, #112]	; 4008d4 <main+0x11c>
  400866:	f04f 0c00 	mov.w	ip, #0
  40086a:	eb1b 0b00 	adds.w	fp, fp, r0
  40086e:	eb4c 0c01 	adc.w	ip, ip, r1
  400872:	4658      	mov	r0, fp
  400874:	4661      	mov	r1, ip
  400876:	f8df 8060 	ldr.w	r8, [pc, #96]	; 4008d8 <main+0x120>
  40087a:	47c0      	blx	r8
  40087c:	4b0e      	ldr	r3, [pc, #56]	; (4008b8 <main+0x100>)
  40087e:	4798      	blx	r3
  400880:	e7b8      	b.n	4007f4 <main+0x3c>
  400882:	9b01      	ldr	r3, [sp, #4]
  400884:	3304      	adds	r3, #4
  400886:	9301      	str	r3, [sp, #4]
  400888:	3504      	adds	r5, #4
		  for (int nota = 0; nota < size; nota++) {
  40088a:	4a0f      	ldr	r2, [pc, #60]	; (4008c8 <main+0x110>)
  40088c:	429a      	cmp	r2, r3
  40088e:	d09a      	beq.n	4007c6 <main+0xe>
  400890:	9b01      	ldr	r3, [sp, #4]
  400892:	4699      	mov	r9, r3
			  for(int i=0; i<pirate_tempo[nota]; i++){
  400894:	681b      	ldr	r3, [r3, #0]
  400896:	2b00      	cmp	r3, #0
  400898:	ddf3      	ble.n	400882 <main+0xca>
  40089a:	2400      	movs	r4, #0
				  delay_us(1000000/pirate_notes[nota]/2);
  40089c:	4e0b      	ldr	r6, [pc, #44]	; (4008cc <main+0x114>)
  40089e:	e7ae      	b.n	4007fe <main+0x46>
  4008a0:	00400725 	.word	0x00400725
  4008a4:	400e1400 	.word	0x400e1400
  4008a8:	0040022f 	.word	0x0040022f
  4008ac:	2040033c 	.word	0x2040033c
  4008b0:	20400010 	.word	0x20400010
  4008b4:	00400227 	.word	0x00400227
  4008b8:	20400001 	.word	0x20400001
  4008bc:	400e0e00 	.word	0x400e0e00
  4008c0:	005a83e0 	.word	0x005a83e0
  4008c4:	0040022b 	.word	0x0040022b
  4008c8:	20400668 	.word	0x20400668
  4008cc:	0007a120 	.word	0x0007a120
  4008d0:	11e1a300 	.word	0x11e1a300
  4008d4:	005a83df 	.word	0x005a83df
  4008d8:	004008dd 	.word	0x004008dd

004008dc <__aeabi_uldivmod>:
  4008dc:	b953      	cbnz	r3, 4008f4 <__aeabi_uldivmod+0x18>
  4008de:	b94a      	cbnz	r2, 4008f4 <__aeabi_uldivmod+0x18>
  4008e0:	2900      	cmp	r1, #0
  4008e2:	bf08      	it	eq
  4008e4:	2800      	cmpeq	r0, #0
  4008e6:	bf1c      	itt	ne
  4008e8:	f04f 31ff 	movne.w	r1, #4294967295
  4008ec:	f04f 30ff 	movne.w	r0, #4294967295
  4008f0:	f000 b97a 	b.w	400be8 <__aeabi_idiv0>
  4008f4:	f1ad 0c08 	sub.w	ip, sp, #8
  4008f8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  4008fc:	f000 f806 	bl	40090c <__udivmoddi4>
  400900:	f8dd e004 	ldr.w	lr, [sp, #4]
  400904:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  400908:	b004      	add	sp, #16
  40090a:	4770      	bx	lr

0040090c <__udivmoddi4>:
  40090c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  400910:	468c      	mov	ip, r1
  400912:	460d      	mov	r5, r1
  400914:	4604      	mov	r4, r0
  400916:	9e08      	ldr	r6, [sp, #32]
  400918:	2b00      	cmp	r3, #0
  40091a:	d151      	bne.n	4009c0 <__udivmoddi4+0xb4>
  40091c:	428a      	cmp	r2, r1
  40091e:	4617      	mov	r7, r2
  400920:	d96d      	bls.n	4009fe <__udivmoddi4+0xf2>
  400922:	fab2 fe82 	clz	lr, r2
  400926:	f1be 0f00 	cmp.w	lr, #0
  40092a:	d00b      	beq.n	400944 <__udivmoddi4+0x38>
  40092c:	f1ce 0c20 	rsb	ip, lr, #32
  400930:	fa01 f50e 	lsl.w	r5, r1, lr
  400934:	fa20 fc0c 	lsr.w	ip, r0, ip
  400938:	fa02 f70e 	lsl.w	r7, r2, lr
  40093c:	ea4c 0c05 	orr.w	ip, ip, r5
  400940:	fa00 f40e 	lsl.w	r4, r0, lr
  400944:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  400948:	0c25      	lsrs	r5, r4, #16
  40094a:	fbbc f8fa 	udiv	r8, ip, sl
  40094e:	fa1f f987 	uxth.w	r9, r7
  400952:	fb0a cc18 	mls	ip, sl, r8, ip
  400956:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  40095a:	fb08 f309 	mul.w	r3, r8, r9
  40095e:	42ab      	cmp	r3, r5
  400960:	d90a      	bls.n	400978 <__udivmoddi4+0x6c>
  400962:	19ed      	adds	r5, r5, r7
  400964:	f108 32ff 	add.w	r2, r8, #4294967295
  400968:	f080 8123 	bcs.w	400bb2 <__udivmoddi4+0x2a6>
  40096c:	42ab      	cmp	r3, r5
  40096e:	f240 8120 	bls.w	400bb2 <__udivmoddi4+0x2a6>
  400972:	f1a8 0802 	sub.w	r8, r8, #2
  400976:	443d      	add	r5, r7
  400978:	1aed      	subs	r5, r5, r3
  40097a:	b2a4      	uxth	r4, r4
  40097c:	fbb5 f0fa 	udiv	r0, r5, sl
  400980:	fb0a 5510 	mls	r5, sl, r0, r5
  400984:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  400988:	fb00 f909 	mul.w	r9, r0, r9
  40098c:	45a1      	cmp	r9, r4
  40098e:	d909      	bls.n	4009a4 <__udivmoddi4+0x98>
  400990:	19e4      	adds	r4, r4, r7
  400992:	f100 33ff 	add.w	r3, r0, #4294967295
  400996:	f080 810a 	bcs.w	400bae <__udivmoddi4+0x2a2>
  40099a:	45a1      	cmp	r9, r4
  40099c:	f240 8107 	bls.w	400bae <__udivmoddi4+0x2a2>
  4009a0:	3802      	subs	r0, #2
  4009a2:	443c      	add	r4, r7
  4009a4:	eba4 0409 	sub.w	r4, r4, r9
  4009a8:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  4009ac:	2100      	movs	r1, #0
  4009ae:	2e00      	cmp	r6, #0
  4009b0:	d061      	beq.n	400a76 <__udivmoddi4+0x16a>
  4009b2:	fa24 f40e 	lsr.w	r4, r4, lr
  4009b6:	2300      	movs	r3, #0
  4009b8:	6034      	str	r4, [r6, #0]
  4009ba:	6073      	str	r3, [r6, #4]
  4009bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4009c0:	428b      	cmp	r3, r1
  4009c2:	d907      	bls.n	4009d4 <__udivmoddi4+0xc8>
  4009c4:	2e00      	cmp	r6, #0
  4009c6:	d054      	beq.n	400a72 <__udivmoddi4+0x166>
  4009c8:	2100      	movs	r1, #0
  4009ca:	e886 0021 	stmia.w	r6, {r0, r5}
  4009ce:	4608      	mov	r0, r1
  4009d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4009d4:	fab3 f183 	clz	r1, r3
  4009d8:	2900      	cmp	r1, #0
  4009da:	f040 808e 	bne.w	400afa <__udivmoddi4+0x1ee>
  4009de:	42ab      	cmp	r3, r5
  4009e0:	d302      	bcc.n	4009e8 <__udivmoddi4+0xdc>
  4009e2:	4282      	cmp	r2, r0
  4009e4:	f200 80fa 	bhi.w	400bdc <__udivmoddi4+0x2d0>
  4009e8:	1a84      	subs	r4, r0, r2
  4009ea:	eb65 0503 	sbc.w	r5, r5, r3
  4009ee:	2001      	movs	r0, #1
  4009f0:	46ac      	mov	ip, r5
  4009f2:	2e00      	cmp	r6, #0
  4009f4:	d03f      	beq.n	400a76 <__udivmoddi4+0x16a>
  4009f6:	e886 1010 	stmia.w	r6, {r4, ip}
  4009fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4009fe:	b912      	cbnz	r2, 400a06 <__udivmoddi4+0xfa>
  400a00:	2701      	movs	r7, #1
  400a02:	fbb7 f7f2 	udiv	r7, r7, r2
  400a06:	fab7 fe87 	clz	lr, r7
  400a0a:	f1be 0f00 	cmp.w	lr, #0
  400a0e:	d134      	bne.n	400a7a <__udivmoddi4+0x16e>
  400a10:	1beb      	subs	r3, r5, r7
  400a12:	0c3a      	lsrs	r2, r7, #16
  400a14:	fa1f fc87 	uxth.w	ip, r7
  400a18:	2101      	movs	r1, #1
  400a1a:	fbb3 f8f2 	udiv	r8, r3, r2
  400a1e:	0c25      	lsrs	r5, r4, #16
  400a20:	fb02 3318 	mls	r3, r2, r8, r3
  400a24:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  400a28:	fb0c f308 	mul.w	r3, ip, r8
  400a2c:	42ab      	cmp	r3, r5
  400a2e:	d907      	bls.n	400a40 <__udivmoddi4+0x134>
  400a30:	19ed      	adds	r5, r5, r7
  400a32:	f108 30ff 	add.w	r0, r8, #4294967295
  400a36:	d202      	bcs.n	400a3e <__udivmoddi4+0x132>
  400a38:	42ab      	cmp	r3, r5
  400a3a:	f200 80d1 	bhi.w	400be0 <__udivmoddi4+0x2d4>
  400a3e:	4680      	mov	r8, r0
  400a40:	1aed      	subs	r5, r5, r3
  400a42:	b2a3      	uxth	r3, r4
  400a44:	fbb5 f0f2 	udiv	r0, r5, r2
  400a48:	fb02 5510 	mls	r5, r2, r0, r5
  400a4c:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  400a50:	fb0c fc00 	mul.w	ip, ip, r0
  400a54:	45a4      	cmp	ip, r4
  400a56:	d907      	bls.n	400a68 <__udivmoddi4+0x15c>
  400a58:	19e4      	adds	r4, r4, r7
  400a5a:	f100 33ff 	add.w	r3, r0, #4294967295
  400a5e:	d202      	bcs.n	400a66 <__udivmoddi4+0x15a>
  400a60:	45a4      	cmp	ip, r4
  400a62:	f200 80b8 	bhi.w	400bd6 <__udivmoddi4+0x2ca>
  400a66:	4618      	mov	r0, r3
  400a68:	eba4 040c 	sub.w	r4, r4, ip
  400a6c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  400a70:	e79d      	b.n	4009ae <__udivmoddi4+0xa2>
  400a72:	4631      	mov	r1, r6
  400a74:	4630      	mov	r0, r6
  400a76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  400a7a:	f1ce 0420 	rsb	r4, lr, #32
  400a7e:	fa05 f30e 	lsl.w	r3, r5, lr
  400a82:	fa07 f70e 	lsl.w	r7, r7, lr
  400a86:	fa20 f804 	lsr.w	r8, r0, r4
  400a8a:	0c3a      	lsrs	r2, r7, #16
  400a8c:	fa25 f404 	lsr.w	r4, r5, r4
  400a90:	ea48 0803 	orr.w	r8, r8, r3
  400a94:	fbb4 f1f2 	udiv	r1, r4, r2
  400a98:	ea4f 4518 	mov.w	r5, r8, lsr #16
  400a9c:	fb02 4411 	mls	r4, r2, r1, r4
  400aa0:	fa1f fc87 	uxth.w	ip, r7
  400aa4:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  400aa8:	fb01 f30c 	mul.w	r3, r1, ip
  400aac:	42ab      	cmp	r3, r5
  400aae:	fa00 f40e 	lsl.w	r4, r0, lr
  400ab2:	d909      	bls.n	400ac8 <__udivmoddi4+0x1bc>
  400ab4:	19ed      	adds	r5, r5, r7
  400ab6:	f101 30ff 	add.w	r0, r1, #4294967295
  400aba:	f080 808a 	bcs.w	400bd2 <__udivmoddi4+0x2c6>
  400abe:	42ab      	cmp	r3, r5
  400ac0:	f240 8087 	bls.w	400bd2 <__udivmoddi4+0x2c6>
  400ac4:	3902      	subs	r1, #2
  400ac6:	443d      	add	r5, r7
  400ac8:	1aeb      	subs	r3, r5, r3
  400aca:	fa1f f588 	uxth.w	r5, r8
  400ace:	fbb3 f0f2 	udiv	r0, r3, r2
  400ad2:	fb02 3310 	mls	r3, r2, r0, r3
  400ad6:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  400ada:	fb00 f30c 	mul.w	r3, r0, ip
  400ade:	42ab      	cmp	r3, r5
  400ae0:	d907      	bls.n	400af2 <__udivmoddi4+0x1e6>
  400ae2:	19ed      	adds	r5, r5, r7
  400ae4:	f100 38ff 	add.w	r8, r0, #4294967295
  400ae8:	d26f      	bcs.n	400bca <__udivmoddi4+0x2be>
  400aea:	42ab      	cmp	r3, r5
  400aec:	d96d      	bls.n	400bca <__udivmoddi4+0x2be>
  400aee:	3802      	subs	r0, #2
  400af0:	443d      	add	r5, r7
  400af2:	1aeb      	subs	r3, r5, r3
  400af4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  400af8:	e78f      	b.n	400a1a <__udivmoddi4+0x10e>
  400afa:	f1c1 0720 	rsb	r7, r1, #32
  400afe:	fa22 f807 	lsr.w	r8, r2, r7
  400b02:	408b      	lsls	r3, r1
  400b04:	fa05 f401 	lsl.w	r4, r5, r1
  400b08:	ea48 0303 	orr.w	r3, r8, r3
  400b0c:	fa20 fe07 	lsr.w	lr, r0, r7
  400b10:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  400b14:	40fd      	lsrs	r5, r7
  400b16:	ea4e 0e04 	orr.w	lr, lr, r4
  400b1a:	fbb5 f9fc 	udiv	r9, r5, ip
  400b1e:	ea4f 441e 	mov.w	r4, lr, lsr #16
  400b22:	fb0c 5519 	mls	r5, ip, r9, r5
  400b26:	fa1f f883 	uxth.w	r8, r3
  400b2a:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  400b2e:	fb09 f408 	mul.w	r4, r9, r8
  400b32:	42ac      	cmp	r4, r5
  400b34:	fa02 f201 	lsl.w	r2, r2, r1
  400b38:	fa00 fa01 	lsl.w	sl, r0, r1
  400b3c:	d908      	bls.n	400b50 <__udivmoddi4+0x244>
  400b3e:	18ed      	adds	r5, r5, r3
  400b40:	f109 30ff 	add.w	r0, r9, #4294967295
  400b44:	d243      	bcs.n	400bce <__udivmoddi4+0x2c2>
  400b46:	42ac      	cmp	r4, r5
  400b48:	d941      	bls.n	400bce <__udivmoddi4+0x2c2>
  400b4a:	f1a9 0902 	sub.w	r9, r9, #2
  400b4e:	441d      	add	r5, r3
  400b50:	1b2d      	subs	r5, r5, r4
  400b52:	fa1f fe8e 	uxth.w	lr, lr
  400b56:	fbb5 f0fc 	udiv	r0, r5, ip
  400b5a:	fb0c 5510 	mls	r5, ip, r0, r5
  400b5e:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  400b62:	fb00 f808 	mul.w	r8, r0, r8
  400b66:	45a0      	cmp	r8, r4
  400b68:	d907      	bls.n	400b7a <__udivmoddi4+0x26e>
  400b6a:	18e4      	adds	r4, r4, r3
  400b6c:	f100 35ff 	add.w	r5, r0, #4294967295
  400b70:	d229      	bcs.n	400bc6 <__udivmoddi4+0x2ba>
  400b72:	45a0      	cmp	r8, r4
  400b74:	d927      	bls.n	400bc6 <__udivmoddi4+0x2ba>
  400b76:	3802      	subs	r0, #2
  400b78:	441c      	add	r4, r3
  400b7a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  400b7e:	eba4 0408 	sub.w	r4, r4, r8
  400b82:	fba0 8902 	umull	r8, r9, r0, r2
  400b86:	454c      	cmp	r4, r9
  400b88:	46c6      	mov	lr, r8
  400b8a:	464d      	mov	r5, r9
  400b8c:	d315      	bcc.n	400bba <__udivmoddi4+0x2ae>
  400b8e:	d012      	beq.n	400bb6 <__udivmoddi4+0x2aa>
  400b90:	b156      	cbz	r6, 400ba8 <__udivmoddi4+0x29c>
  400b92:	ebba 030e 	subs.w	r3, sl, lr
  400b96:	eb64 0405 	sbc.w	r4, r4, r5
  400b9a:	fa04 f707 	lsl.w	r7, r4, r7
  400b9e:	40cb      	lsrs	r3, r1
  400ba0:	431f      	orrs	r7, r3
  400ba2:	40cc      	lsrs	r4, r1
  400ba4:	6037      	str	r7, [r6, #0]
  400ba6:	6074      	str	r4, [r6, #4]
  400ba8:	2100      	movs	r1, #0
  400baa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  400bae:	4618      	mov	r0, r3
  400bb0:	e6f8      	b.n	4009a4 <__udivmoddi4+0x98>
  400bb2:	4690      	mov	r8, r2
  400bb4:	e6e0      	b.n	400978 <__udivmoddi4+0x6c>
  400bb6:	45c2      	cmp	sl, r8
  400bb8:	d2ea      	bcs.n	400b90 <__udivmoddi4+0x284>
  400bba:	ebb8 0e02 	subs.w	lr, r8, r2
  400bbe:	eb69 0503 	sbc.w	r5, r9, r3
  400bc2:	3801      	subs	r0, #1
  400bc4:	e7e4      	b.n	400b90 <__udivmoddi4+0x284>
  400bc6:	4628      	mov	r0, r5
  400bc8:	e7d7      	b.n	400b7a <__udivmoddi4+0x26e>
  400bca:	4640      	mov	r0, r8
  400bcc:	e791      	b.n	400af2 <__udivmoddi4+0x1e6>
  400bce:	4681      	mov	r9, r0
  400bd0:	e7be      	b.n	400b50 <__udivmoddi4+0x244>
  400bd2:	4601      	mov	r1, r0
  400bd4:	e778      	b.n	400ac8 <__udivmoddi4+0x1bc>
  400bd6:	3802      	subs	r0, #2
  400bd8:	443c      	add	r4, r7
  400bda:	e745      	b.n	400a68 <__udivmoddi4+0x15c>
  400bdc:	4608      	mov	r0, r1
  400bde:	e708      	b.n	4009f2 <__udivmoddi4+0xe6>
  400be0:	f1a8 0802 	sub.w	r8, r8, #2
  400be4:	443d      	add	r5, r7
  400be6:	e72b      	b.n	400a40 <__udivmoddi4+0x134>

00400be8 <__aeabi_idiv0>:
  400be8:	4770      	bx	lr
  400bea:	bf00      	nop

00400bec <__libc_init_array>:
  400bec:	b570      	push	{r4, r5, r6, lr}
  400bee:	4e0f      	ldr	r6, [pc, #60]	; (400c2c <__libc_init_array+0x40>)
  400bf0:	4d0f      	ldr	r5, [pc, #60]	; (400c30 <__libc_init_array+0x44>)
  400bf2:	1b76      	subs	r6, r6, r5
  400bf4:	10b6      	asrs	r6, r6, #2
  400bf6:	bf18      	it	ne
  400bf8:	2400      	movne	r4, #0
  400bfa:	d005      	beq.n	400c08 <__libc_init_array+0x1c>
  400bfc:	3401      	adds	r4, #1
  400bfe:	f855 3b04 	ldr.w	r3, [r5], #4
  400c02:	4798      	blx	r3
  400c04:	42a6      	cmp	r6, r4
  400c06:	d1f9      	bne.n	400bfc <__libc_init_array+0x10>
  400c08:	4e0a      	ldr	r6, [pc, #40]	; (400c34 <__libc_init_array+0x48>)
  400c0a:	4d0b      	ldr	r5, [pc, #44]	; (400c38 <__libc_init_array+0x4c>)
  400c0c:	1b76      	subs	r6, r6, r5
  400c0e:	f000 f8a7 	bl	400d60 <_init>
  400c12:	10b6      	asrs	r6, r6, #2
  400c14:	bf18      	it	ne
  400c16:	2400      	movne	r4, #0
  400c18:	d006      	beq.n	400c28 <__libc_init_array+0x3c>
  400c1a:	3401      	adds	r4, #1
  400c1c:	f855 3b04 	ldr.w	r3, [r5], #4
  400c20:	4798      	blx	r3
  400c22:	42a6      	cmp	r6, r4
  400c24:	d1f9      	bne.n	400c1a <__libc_init_array+0x2e>
  400c26:	bd70      	pop	{r4, r5, r6, pc}
  400c28:	bd70      	pop	{r4, r5, r6, pc}
  400c2a:	bf00      	nop
  400c2c:	00400d6c 	.word	0x00400d6c
  400c30:	00400d6c 	.word	0x00400d6c
  400c34:	00400d74 	.word	0x00400d74
  400c38:	00400d6c 	.word	0x00400d6c

00400c3c <register_fini>:
  400c3c:	4b02      	ldr	r3, [pc, #8]	; (400c48 <register_fini+0xc>)
  400c3e:	b113      	cbz	r3, 400c46 <register_fini+0xa>
  400c40:	4802      	ldr	r0, [pc, #8]	; (400c4c <register_fini+0x10>)
  400c42:	f000 b805 	b.w	400c50 <atexit>
  400c46:	4770      	bx	lr
  400c48:	00000000 	.word	0x00000000
  400c4c:	00400c5d 	.word	0x00400c5d

00400c50 <atexit>:
  400c50:	2300      	movs	r3, #0
  400c52:	4601      	mov	r1, r0
  400c54:	461a      	mov	r2, r3
  400c56:	4618      	mov	r0, r3
  400c58:	f000 b81e 	b.w	400c98 <__register_exitproc>

00400c5c <__libc_fini_array>:
  400c5c:	b538      	push	{r3, r4, r5, lr}
  400c5e:	4c0a      	ldr	r4, [pc, #40]	; (400c88 <__libc_fini_array+0x2c>)
  400c60:	4d0a      	ldr	r5, [pc, #40]	; (400c8c <__libc_fini_array+0x30>)
  400c62:	1b64      	subs	r4, r4, r5
  400c64:	10a4      	asrs	r4, r4, #2
  400c66:	d00a      	beq.n	400c7e <__libc_fini_array+0x22>
  400c68:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  400c6c:	3b01      	subs	r3, #1
  400c6e:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  400c72:	3c01      	subs	r4, #1
  400c74:	f855 3904 	ldr.w	r3, [r5], #-4
  400c78:	4798      	blx	r3
  400c7a:	2c00      	cmp	r4, #0
  400c7c:	d1f9      	bne.n	400c72 <__libc_fini_array+0x16>
  400c7e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  400c82:	f000 b877 	b.w	400d74 <_fini>
  400c86:	bf00      	nop
  400c88:	00400d84 	.word	0x00400d84
  400c8c:	00400d80 	.word	0x00400d80

00400c90 <__retarget_lock_acquire_recursive>:
  400c90:	4770      	bx	lr
  400c92:	bf00      	nop

00400c94 <__retarget_lock_release_recursive>:
  400c94:	4770      	bx	lr
  400c96:	bf00      	nop

00400c98 <__register_exitproc>:
  400c98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400c9c:	4d2c      	ldr	r5, [pc, #176]	; (400d50 <__register_exitproc+0xb8>)
  400c9e:	4606      	mov	r6, r0
  400ca0:	6828      	ldr	r0, [r5, #0]
  400ca2:	4698      	mov	r8, r3
  400ca4:	460f      	mov	r7, r1
  400ca6:	4691      	mov	r9, r2
  400ca8:	f7ff fff2 	bl	400c90 <__retarget_lock_acquire_recursive>
  400cac:	4b29      	ldr	r3, [pc, #164]	; (400d54 <__register_exitproc+0xbc>)
  400cae:	681c      	ldr	r4, [r3, #0]
  400cb0:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  400cb4:	2b00      	cmp	r3, #0
  400cb6:	d03e      	beq.n	400d36 <__register_exitproc+0x9e>
  400cb8:	685a      	ldr	r2, [r3, #4]
  400cba:	2a1f      	cmp	r2, #31
  400cbc:	dc1c      	bgt.n	400cf8 <__register_exitproc+0x60>
  400cbe:	f102 0e01 	add.w	lr, r2, #1
  400cc2:	b176      	cbz	r6, 400ce2 <__register_exitproc+0x4a>
  400cc4:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  400cc8:	2401      	movs	r4, #1
  400cca:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  400cce:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  400cd2:	4094      	lsls	r4, r2
  400cd4:	4320      	orrs	r0, r4
  400cd6:	2e02      	cmp	r6, #2
  400cd8:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  400cdc:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  400ce0:	d023      	beq.n	400d2a <__register_exitproc+0x92>
  400ce2:	3202      	adds	r2, #2
  400ce4:	f8c3 e004 	str.w	lr, [r3, #4]
  400ce8:	6828      	ldr	r0, [r5, #0]
  400cea:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  400cee:	f7ff ffd1 	bl	400c94 <__retarget_lock_release_recursive>
  400cf2:	2000      	movs	r0, #0
  400cf4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400cf8:	4b17      	ldr	r3, [pc, #92]	; (400d58 <__register_exitproc+0xc0>)
  400cfa:	b30b      	cbz	r3, 400d40 <__register_exitproc+0xa8>
  400cfc:	f44f 70c8 	mov.w	r0, #400	; 0x190
  400d00:	f3af 8000 	nop.w
  400d04:	4603      	mov	r3, r0
  400d06:	b1d8      	cbz	r0, 400d40 <__register_exitproc+0xa8>
  400d08:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  400d0c:	6002      	str	r2, [r0, #0]
  400d0e:	2100      	movs	r1, #0
  400d10:	6041      	str	r1, [r0, #4]
  400d12:	460a      	mov	r2, r1
  400d14:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  400d18:	f04f 0e01 	mov.w	lr, #1
  400d1c:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  400d20:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  400d24:	2e00      	cmp	r6, #0
  400d26:	d0dc      	beq.n	400ce2 <__register_exitproc+0x4a>
  400d28:	e7cc      	b.n	400cc4 <__register_exitproc+0x2c>
  400d2a:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  400d2e:	430c      	orrs	r4, r1
  400d30:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  400d34:	e7d5      	b.n	400ce2 <__register_exitproc+0x4a>
  400d36:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  400d3a:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  400d3e:	e7bb      	b.n	400cb8 <__register_exitproc+0x20>
  400d40:	6828      	ldr	r0, [r5, #0]
  400d42:	f7ff ffa7 	bl	400c94 <__retarget_lock_release_recursive>
  400d46:	f04f 30ff 	mov.w	r0, #4294967295
  400d4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400d4e:	bf00      	nop
  400d50:	20400a90 	.word	0x20400a90
  400d54:	00400d5c 	.word	0x00400d5c
  400d58:	00000000 	.word	0x00000000

00400d5c <_global_impure_ptr>:
  400d5c:	20400668                                h.@ 

00400d60 <_init>:
  400d60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  400d62:	bf00      	nop
  400d64:	bcf8      	pop	{r3, r4, r5, r6, r7}
  400d66:	bc08      	pop	{r3}
  400d68:	469e      	mov	lr, r3
  400d6a:	4770      	bx	lr

00400d6c <__init_array_start>:
  400d6c:	00400c3d 	.word	0x00400c3d

00400d70 <__frame_dummy_init_array_entry>:
  400d70:	00400165                                e.@.

00400d74 <_fini>:
  400d74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  400d76:	bf00      	nop
  400d78:	bcf8      	pop	{r3, r4, r5, r6, r7}
  400d7a:	bc08      	pop	{r3}
  400d7c:	469e      	mov	lr, r3
  400d7e:	4770      	bx	lr

00400d80 <__fini_array_start>:
  400d80:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr

2040000a <g_interrupt_enabled>:
2040000a:	0001                                        ..

2040000c <SystemCoreClock>:
2040000c:	0900 003d                                   ..=.

20400010 <pirate_notes>:
20400010:	014a 0000 0188 0000 01b8 0000 01b8 0000     J...............
20400020:	0000 0000 01b8 0000 01ee 0000 020b 0000     ................
20400030:	020b 0000 0000 0000 020b 0000 024b 0000     ............K...
20400040:	01ee 0000 01ee 0000 0000 0000 01b8 0000     ................
20400050:	0188 0000 01b8 0000 0000 0000 014a 0000     ............J...
20400060:	0188 0000 01b8 0000 01b8 0000 0000 0000     ................
20400070:	01b8 0000 01ee 0000 020b 0000 020b 0000     ................
20400080:	0000 0000 020b 0000 024b 0000 01ee 0000     ........K.......
20400090:	01ee 0000 0000 0000 01b8 0000 0188 0000     ................
204000a0:	01b8 0000 0000 0000 014a 0000 0188 0000     ........J.......
204000b0:	01b8 0000 01b8 0000 0000 0000 01b8 0000     ................
204000c0:	020b 0000 024b 0000 024b 0000 0000 0000     ....K...K.......
204000d0:	024b 0000 0293 0000 02ba 0000 02ba 0000     K...............
204000e0:	0000 0000 0293 0000 024b 0000 0293 0000     ........K.......
204000f0:	01b8 0000 0000 0000 01b8 0000 01ee 0000     ................
20400100:	020b 0000 020b 0000 0000 0000 024b 0000     ............K...
20400110:	0293 0000 01b8 0000 0000 0000 01b8 0000     ................
20400120:	020b 0000 01ee 0000 01ee 0000 0000 0000     ................
20400130:	020b 0000 01b8 0000 01ee 0000 0000 0000     ................
20400140:	01b8 0000 01b8 0000 01b8 0000 01ee 0000     ................
20400150:	020b 0000 020b 0000 0000 0000 020b 0000     ................
20400160:	024b 0000 01ee 0000 01ee 0000 0000 0000     K...............
20400170:	01b8 0000 0188 0000 01b8 0000 0000 0000     ................
20400180:	014a 0000 0188 0000 01b8 0000 01b8 0000     J...............
20400190:	0000 0000 01b8 0000 01ee 0000 020b 0000     ................
204001a0:	020b 0000 0000 0000 020b 0000 024b 0000     ............K...
204001b0:	01ee 0000 01ee 0000 0000 0000 01b8 0000     ................
204001c0:	0188 0000 01b8 0000 0000 0000 014a 0000     ............J...
204001d0:	0188 0000 01b8 0000 01b8 0000 0000 0000     ................
204001e0:	01b8 0000 020b 0000 024b 0000 024b 0000     ........K...K...
204001f0:	0000 0000 024b 0000 0293 0000 02ba 0000     ....K...........
20400200:	02ba 0000 0000 0000 0293 0000 024b 0000     ............K...
20400210:	0293 0000 01b8 0000 0000 0000 01b8 0000     ................
20400220:	01ee 0000 020b 0000 020b 0000 0000 0000     ................
20400230:	024b 0000 0293 0000 01b8 0000 0000 0000     K...............
20400240:	01b8 0000 020b 0000 01ee 0000 01ee 0000     ................
20400250:	0000 0000 020b 0000 01b8 0000 01ee 0000     ................
20400260:	0000 0000 0293 0000 0000 0000 0000 0000     ................
20400270:	02ba 0000 0000 0000 0000 0000 0293 0000     ................
20400280:	0293 0000 0000 0000 0310 0000 0000 0000     ................
20400290:	0293 0000 024b 0000 0000 0000 0000 0000     ....K...........
204002a0:	024b 0000 0000 0000 0000 0000 020b 0000     K...............
	...
204002b8:	01ee 0000 020b 0000 0000 0000 01ee 0000     ................
204002c8:	0000 0000 01b8 0000 0293 0000 0000 0000     ................
204002d8:	0000 0000 02ba 0000 0000 0000 0000 0000     ................
204002e8:	0293 0000 0293 0000 0000 0000 0310 0000     ................
204002f8:	0000 0000 0293 0000 024b 0000 0000 0000     ........K.......
20400308:	0000 0000 024b 0000 0000 0000 0000 0000     ....K...........
20400318:	020b 0000 0000 0000 0000 0000 01ee 0000     ................
20400328:	020b 0000 0000 0000 01ee 0000 0000 0000     ................
20400338:	01b8 0000                                   ....

2040033c <pirate_tempo>:
2040033c:	007d 0000 007d 0000 00fa 0000 007d 0000     }...}.......}...
2040034c:	007d 0000 007d 0000 007d 0000 00fa 0000     }...}...}.......
2040035c:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
2040036c:	00fa 0000 007d 0000 007d 0000 007d 0000     ....}...}...}...
2040037c:	007d 0000 0177 0000 007d 0000 007d 0000     }...w...}...}...
2040038c:	007d 0000 00fa 0000 007d 0000 007d 0000     }.......}...}...
2040039c:	007d 0000 007d 0000 00fa 0000 007d 0000     }...}.......}...
204003ac:	007d 0000 007d 0000 007d 0000 00fa 0000     }...}...}.......
204003bc:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
204003cc:	0177 0000 007d 0000 007d 0000 007d 0000     w...}...}...}...
204003dc:	00fa 0000 007d 0000 007d 0000 007d 0000     ....}...}...}...
204003ec:	007d 0000 00fa 0000 007d 0000 007d 0000     }.......}...}...
204003fc:	007d 0000 007d 0000 00fa 0000 007d 0000     }...}.......}...
2040040c:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
2040041c:	00fa 0000 007d 0000 007d 0000 007d 0000     ....}...}...}...
2040042c:	00fa 0000 007d 0000 007d 0000 00fa 0000     ....}...}.......
2040043c:	007d 0000 00fa 0000 007d 0000 007d 0000     }.......}...}...
2040044c:	007d 0000 00fa 0000 007d 0000 007d 0000     }.......}...}...
2040045c:	007d 0000 007d 0000 0177 0000 0177 0000     }...}...w...w...
2040046c:	00fa 0000 007d 0000 007d 0000 007d 0000     ....}...}...}...
2040047c:	00fa 0000 007d 0000 007d 0000 007d 0000     ....}...}...}...
2040048c:	007d 0000 00fa 0000 007d 0000 007d 0000     }.......}...}...
2040049c:	007d 0000 007d 0000 0177 0000 007d 0000     }...}...w...}...
204004ac:	007d 0000 007d 0000 00fa 0000 007d 0000     }...}.......}...
204004bc:	007d 0000 007d 0000 007d 0000 00fa 0000     }...}...}.......
204004cc:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
204004dc:	00fa 0000 007d 0000 007d 0000 007d 0000     ....}...}...}...
204004ec:	007d 0000 0177 0000 007d 0000 007d 0000     }...w...}...}...
204004fc:	007d 0000 00fa 0000 007d 0000 007d 0000     }.......}...}...
2040050c:	007d 0000 007d 0000 00fa 0000 007d 0000     }...}.......}...
2040051c:	007d 0000 007d 0000 007d 0000 00fa 0000     }...}...}.......
2040052c:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
2040053c:	007d 0000 00fa 0000 007d 0000 007d 0000     }.......}...}...
2040054c:	007d 0000 00fa 0000 007d 0000 007d 0000     }.......}...}...
2040055c:	00fa 0000 007d 0000 00fa 0000 007d 0000     ....}.......}...
2040056c:	007d 0000 007d 0000 00fa 0000 007d 0000     }...}.......}...
2040057c:	007d 0000 007d 0000 007d 0000 0177 0000     }...}...}...w...
2040058c:	0177 0000 00fa 0000 007d 0000 0177 0000     w.......}...w...
2040059c:	00fa 0000 007d 0000 0177 0000 007d 0000     ....}...w...}...
204005ac:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
204005bc:	007d 0000 007d 0000 007d 0000 0177 0000     }...}...}...w...
204005cc:	00fa 0000 007d 0000 0177 0000 00fa 0000     ....}...w.......
204005dc:	007d 0000 0177 0000 007d 0000 007d 0000     }...w...}...}...
204005ec:	007d 0000 007d 0000 007d 0000 01f4 0000     }...}...}.......
204005fc:	00fa 0000 007d 0000 0177 0000 00fa 0000     ....}...w.......
2040060c:	007d 0000 0177 0000 007d 0000 007d 0000     }...w...}...}...
2040061c:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
2040062c:	007d 0000 007d 0000 0177 0000 00fa 0000     }...}...w.......
2040063c:	007d 0000 0177 0000 00fa 0000 007d 0000     }...w.......}...
2040064c:	0177 0000 007d 0000 007d 0000 007d 0000     w...}...}...}...
2040065c:	007d 0000 007d 0000 01f4 0000               }...}.......

20400668 <impure_data>:
20400668:	0000 0000 0954 2040 09bc 2040 0a24 2040     ....T.@ ..@ $.@ 
	...
20400710:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
20400720:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400a90 <__atexit_recursive_mutex>:
20400a90:	0b20 2040                                    .@ 
