import{_ as e,a as i,b as a}from"./iRT_tcl-047f976d.js";import{_ as t}from"./plugin-vue_export-helper-c27b6911.js";import{o as r,c as o,f as n}from"./app-1ed3f6c2.js";const l={},s=n('<h1 id="introduction-of-irt" tabindex="-1"><a class="header-anchor" href="#introduction-of-irt" aria-hidden="true">#</a> Introduction of iRT</h1><h2 id="background" tabindex="-1"><a class="header-anchor" href="#background" aria-hidden="true">#</a> Background</h2><img src="'+e+'" width="100%" alt="iPower-structure"><p>Wiring is an important physical implementation task after layout and clock tree synthesis. Its content is to interconnect the modules, standard cells, and input/output interface units distributed in the chip core according to the logical relationship, and optimize to meet various constraint conditions. iRT is a wire router designed for the wiring stage by the iEDA research group, and it integrates global wiring and detailed wiring internally.</p><h2 id="software-structure" tabindex="-1"><a class="header-anchor" href="#software-structure" aria-hidden="true">#</a> Software Structure</h2><img src="'+i+'" width="80%" alt="iPower-structure"><h3 id="api-irt-interfaces-in-multiple-languages" tabindex="-1"><a class="header-anchor" href="#api-irt-interfaces-in-multiple-languages" aria-hidden="true">#</a> API: iRT interfaces in multiple languages</h3><img src="'+a+'" width="80%" alt="iPower-structure"><h3 id="data-manager-top-level-data-manager" tabindex="-1"><a class="header-anchor" href="#data-manager-top-level-data-manager" aria-hidden="true">#</a> Data Manager: Top-level data manager</h3><h3 id="module-main-algorithm-modules" tabindex="-1"><a class="header-anchor" href="#module-main-algorithm-modules" aria-hidden="true">#</a> Module: Main algorithm modules</h3><ul><li><p>Pin_accessor: Allocates access points for all pins and finds accessible points on the port</p></li><li><p>Global_router: Global router, in units of GCell, performs global wiring on a three-dimensional grid</p></li><li><p>Track_assigner: Wire track assignment, modeled as a wiring problem for track assignment</p></li><li><p>Detailed_router: Detailed router, a DRC-driven detailed router based on a three-dimensional track grid</p></li></ul><h3 id="solver-solvers-that-can-be-used-during-wiring" tabindex="-1"><a class="header-anchor" href="#solver-solvers-that-can-be-used-during-wiring" aria-hidden="true">#</a> Solver: Solvers that can be used during wiring</h3><ul><li><p>Flute: Generates fast Steiner trees in the form of lookup tables</p></li><li><p>A*: Three-dimensional path search algorithm</p></li></ul><h3 id="utility-tool-modules" tabindex="-1"><a class="header-anchor" href="#utility-tool-modules" aria-hidden="true">#</a> Utility: Tool modules</h3><ul><li><p>Logger: Log module</p></li><li><p>Monitor: Runtime status monitor</p></li><li><p>Report: Reporter</p></li><li><p>Util: Utility functions</p></li><li><p>Plotter: Debug visualization module</p></li></ul>',15),d=[s];function u(c,h){return r(),o("div",null,d)}const f=t(l,[["render",u],["__file","irt.html.vue"]]);export{f as default};
