FIRRTL version 1.2.0
circuit FreeRTOSTestTop :
  module Memory :
    input clock : Clock
    input reset : UInt<1>
    input io_bundle_address : UInt<32> @[src/main/scala/peripheral/Memory.scala 60:14]
    input io_bundle_write_data : UInt<32> @[src/main/scala/peripheral/Memory.scala 60:14]
    input io_bundle_write_enable : UInt<1> @[src/main/scala/peripheral/Memory.scala 60:14]
    input io_bundle_write_strobe_0 : UInt<1> @[src/main/scala/peripheral/Memory.scala 60:14]
    input io_bundle_write_strobe_1 : UInt<1> @[src/main/scala/peripheral/Memory.scala 60:14]
    input io_bundle_write_strobe_2 : UInt<1> @[src/main/scala/peripheral/Memory.scala 60:14]
    input io_bundle_write_strobe_3 : UInt<1> @[src/main/scala/peripheral/Memory.scala 60:14]
    output io_bundle_read_data : UInt<32> @[src/main/scala/peripheral/Memory.scala 60:14]
    output io_instruction : UInt<32> @[src/main/scala/peripheral/Memory.scala 60:14]
    input io_instruction_address : UInt<32> @[src/main/scala/peripheral/Memory.scala 60:14]
    input io_debug_read_address : UInt<32> @[src/main/scala/peripheral/Memory.scala 60:14]
    output io_debug_read_data : UInt<32> @[src/main/scala/peripheral/Memory.scala 60:14]

    mem mem_0 : @[src/main/scala/peripheral/Memory.scala 70:24]
      data-type => UInt<8>
      depth => 8192
      read-latency => 1
      write-latency => 1
      reader => io_bundle_read_data_MPORT
      reader => io_debug_read_data_MPORT
      reader => io_instruction_MPORT
      writer => MPORT
      read-under-write => undefined
    mem mem_1 : @[src/main/scala/peripheral/Memory.scala 70:24]
      data-type => UInt<8>
      depth => 8192
      read-latency => 1
      write-latency => 1
      reader => io_bundle_read_data_MPORT
      reader => io_debug_read_data_MPORT
      reader => io_instruction_MPORT
      writer => MPORT
      read-under-write => undefined
    mem mem_2 : @[src/main/scala/peripheral/Memory.scala 70:24]
      data-type => UInt<8>
      depth => 8192
      read-latency => 1
      write-latency => 1
      reader => io_bundle_read_data_MPORT
      reader => io_debug_read_data_MPORT
      reader => io_instruction_MPORT
      writer => MPORT
      read-under-write => undefined
    mem mem_3 : @[src/main/scala/peripheral/Memory.scala 70:24]
      data-type => UInt<8>
      depth => 8192
      read-latency => 1
      write-latency => 1
      reader => io_bundle_read_data_MPORT
      reader => io_debug_read_data_MPORT
      reader => io_instruction_MPORT
      writer => MPORT
      read-under-write => undefined
    node _write_data_vec_0_T = bits(io_bundle_write_data, 7, 0) @[src/main/scala/peripheral/Memory.scala 75:48]
    node _write_data_vec_1_T = bits(io_bundle_write_data, 15, 8) @[src/main/scala/peripheral/Memory.scala 75:48]
    node _write_data_vec_2_T = bits(io_bundle_write_data, 23, 16) @[src/main/scala/peripheral/Memory.scala 75:48]
    node _write_data_vec_3_T = bits(io_bundle_write_data, 31, 24) @[src/main/scala/peripheral/Memory.scala 75:48]
    node _T = dshr(io_bundle_address, UInt<2>("h2")) @[src/main/scala/peripheral/Memory.scala 77:34]
    node _T_1 = bits(_T, 12, 0)
    node write_data_vec_0 = _write_data_vec_0_T @[src/main/scala/peripheral/Memory.scala 73:30 75:25]
    node _GEN_0 = validif(io_bundle_write_strobe_0, write_data_vec_0)
    node _GEN_1 = mux(io_bundle_write_strobe_0, UInt<1>("h1"), UInt<1>("h0"))
    node write_data_vec_1 = _write_data_vec_1_T @[src/main/scala/peripheral/Memory.scala 73:30 75:25]
    node _GEN_2 = validif(io_bundle_write_strobe_1, write_data_vec_1)
    node _GEN_3 = mux(io_bundle_write_strobe_1, UInt<1>("h1"), UInt<1>("h0"))
    node write_data_vec_2 = _write_data_vec_2_T @[src/main/scala/peripheral/Memory.scala 73:30 75:25]
    node _GEN_4 = validif(io_bundle_write_strobe_2, write_data_vec_2)
    node _GEN_5 = mux(io_bundle_write_strobe_2, UInt<1>("h1"), UInt<1>("h0"))
    node write_data_vec_3 = _write_data_vec_3_T @[src/main/scala/peripheral/Memory.scala 73:30 75:25]
    node _GEN_6 = validif(io_bundle_write_strobe_3, write_data_vec_3)
    node _GEN_7 = mux(io_bundle_write_strobe_3, UInt<1>("h1"), UInt<1>("h0"))
    node _GEN_8 = validif(io_bundle_write_enable, _T_1) @[src/main/scala/peripheral/Memory.scala 72:32]
    node _GEN_9 = validif(io_bundle_write_enable, clock) @[src/main/scala/peripheral/Memory.scala 72:32]
    node _GEN_10 = mux(io_bundle_write_enable, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/peripheral/Memory.scala 70:24 72:32]
    node _GEN_11 = validif(io_bundle_write_enable, _GEN_1) @[src/main/scala/peripheral/Memory.scala 72:32]
    node _GEN_12 = validif(io_bundle_write_enable, _GEN_3) @[src/main/scala/peripheral/Memory.scala 72:32]
    node _GEN_13 = validif(io_bundle_write_enable, _GEN_5) @[src/main/scala/peripheral/Memory.scala 72:32]
    node _GEN_14 = validif(io_bundle_write_enable, _GEN_7) @[src/main/scala/peripheral/Memory.scala 72:32]
    node _GEN_15 = validif(io_bundle_write_enable, _GEN_0) @[src/main/scala/peripheral/Memory.scala 72:32]
    node _GEN_16 = validif(io_bundle_write_enable, _GEN_2) @[src/main/scala/peripheral/Memory.scala 72:32]
    node _GEN_17 = validif(io_bundle_write_enable, _GEN_4) @[src/main/scala/peripheral/Memory.scala 72:32]
    node _GEN_18 = validif(io_bundle_write_enable, _GEN_6) @[src/main/scala/peripheral/Memory.scala 72:32]
    node _io_bundle_read_data_T = dshr(io_bundle_address, UInt<2>("h2")) @[src/main/scala/peripheral/Memory.scala 80:54]
    node _GEN_19 = validif(UInt<1>("h1"), _io_bundle_read_data_T) @[src/main/scala/peripheral/Memory.scala 80:{34,34}]
    node _io_bundle_read_data_WIRE = _GEN_19 @[src/main/scala/peripheral/Memory.scala 80:34]
    node _io_bundle_read_data_T_1 = or(_io_bundle_read_data_WIRE, UInt<13>("h0")) @[src/main/scala/peripheral/Memory.scala 80:34]
    node _io_bundle_read_data_T_2 = bits(_io_bundle_read_data_T_1, 12, 0) @[src/main/scala/peripheral/Memory.scala 80:34]
    node _GEN_20 = mux(UInt<1>("h1"), UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/peripheral/Memory.scala 70:24 80:{34,34}]
    node _GEN_21 = validif(UInt<1>("h1"), _io_bundle_read_data_T_2) @[src/main/scala/peripheral/Memory.scala 80:{34,34}]
    node _GEN_22 = validif(UInt<1>("h1"), clock) @[src/main/scala/peripheral/Memory.scala 80:{34,34}]
    node io_bundle_read_data_lo = cat(mem_1.io_bundle_read_data_MPORT.data, mem_0.io_bundle_read_data_MPORT.data) @[src/main/scala/peripheral/Memory.scala 80:78]
    node io_bundle_read_data_hi = cat(mem_3.io_bundle_read_data_MPORT.data, mem_2.io_bundle_read_data_MPORT.data) @[src/main/scala/peripheral/Memory.scala 80:78]
    node _io_bundle_read_data_T_3 = cat(io_bundle_read_data_hi, io_bundle_read_data_lo) @[src/main/scala/peripheral/Memory.scala 80:78]
    node _io_debug_read_data_T = dshr(io_debug_read_address, UInt<2>("h2")) @[src/main/scala/peripheral/Memory.scala 81:58]
    node _GEN_23 = validif(UInt<1>("h1"), _io_debug_read_data_T) @[src/main/scala/peripheral/Memory.scala 81:{34,34}]
    node _io_debug_read_data_WIRE = _GEN_23 @[src/main/scala/peripheral/Memory.scala 81:34]
    node _io_debug_read_data_T_1 = or(_io_debug_read_data_WIRE, UInt<13>("h0")) @[src/main/scala/peripheral/Memory.scala 81:34]
    node _io_debug_read_data_T_2 = bits(_io_debug_read_data_T_1, 12, 0) @[src/main/scala/peripheral/Memory.scala 81:34]
    node _GEN_24 = validif(UInt<1>("h1"), _io_debug_read_data_T_2) @[src/main/scala/peripheral/Memory.scala 81:{34,34}]
    node io_debug_read_data_lo = cat(mem_1.io_debug_read_data_MPORT.data, mem_0.io_debug_read_data_MPORT.data) @[src/main/scala/peripheral/Memory.scala 81:82]
    node io_debug_read_data_hi = cat(mem_3.io_debug_read_data_MPORT.data, mem_2.io_debug_read_data_MPORT.data) @[src/main/scala/peripheral/Memory.scala 81:82]
    node _io_debug_read_data_T_3 = cat(io_debug_read_data_hi, io_debug_read_data_lo) @[src/main/scala/peripheral/Memory.scala 81:82]
    node _io_instruction_T = dshr(io_instruction_address, UInt<2>("h2")) @[src/main/scala/peripheral/Memory.scala 82:59]
    node _GEN_25 = validif(UInt<1>("h1"), _io_instruction_T) @[src/main/scala/peripheral/Memory.scala 82:{34,34}]
    node _io_instruction_WIRE = _GEN_25 @[src/main/scala/peripheral/Memory.scala 82:34]
    node _io_instruction_T_1 = or(_io_instruction_WIRE, UInt<13>("h0")) @[src/main/scala/peripheral/Memory.scala 82:34]
    node _io_instruction_T_2 = bits(_io_instruction_T_1, 12, 0) @[src/main/scala/peripheral/Memory.scala 82:34]
    node _GEN_26 = validif(UInt<1>("h1"), _io_instruction_T_2) @[src/main/scala/peripheral/Memory.scala 82:{34,34}]
    node io_instruction_lo = cat(mem_1.io_instruction_MPORT.data, mem_0.io_instruction_MPORT.data) @[src/main/scala/peripheral/Memory.scala 82:83]
    node io_instruction_hi = cat(mem_3.io_instruction_MPORT.data, mem_2.io_instruction_MPORT.data) @[src/main/scala/peripheral/Memory.scala 82:83]
    node _io_instruction_T_3 = cat(io_instruction_hi, io_instruction_lo) @[src/main/scala/peripheral/Memory.scala 82:83]
    io_bundle_read_data <= _io_bundle_read_data_T_3 @[src/main/scala/peripheral/Memory.scala 80:23]
    io_instruction <= _io_instruction_T_3 @[src/main/scala/peripheral/Memory.scala 82:23]
    io_debug_read_data <= _io_debug_read_data_T_3 @[src/main/scala/peripheral/Memory.scala 81:23]
    mem_0.io_bundle_read_data_MPORT.addr <= _GEN_21
    mem_1.io_bundle_read_data_MPORT.addr <= _GEN_21
    mem_2.io_bundle_read_data_MPORT.addr <= _GEN_21
    mem_3.io_bundle_read_data_MPORT.addr <= _GEN_21
    mem_0.io_bundle_read_data_MPORT.en <= _GEN_20
    mem_1.io_bundle_read_data_MPORT.en <= _GEN_20
    mem_2.io_bundle_read_data_MPORT.en <= _GEN_20
    mem_3.io_bundle_read_data_MPORT.en <= _GEN_20
    mem_0.io_bundle_read_data_MPORT.clk <= _GEN_22
    mem_1.io_bundle_read_data_MPORT.clk <= _GEN_22
    mem_2.io_bundle_read_data_MPORT.clk <= _GEN_22
    mem_3.io_bundle_read_data_MPORT.clk <= _GEN_22
    mem_0.io_debug_read_data_MPORT.addr <= _GEN_24
    mem_1.io_debug_read_data_MPORT.addr <= _GEN_24
    mem_2.io_debug_read_data_MPORT.addr <= _GEN_24
    mem_3.io_debug_read_data_MPORT.addr <= _GEN_24
    mem_0.io_debug_read_data_MPORT.en <= _GEN_20
    mem_1.io_debug_read_data_MPORT.en <= _GEN_20
    mem_2.io_debug_read_data_MPORT.en <= _GEN_20
    mem_3.io_debug_read_data_MPORT.en <= _GEN_20
    mem_0.io_debug_read_data_MPORT.clk <= _GEN_22
    mem_1.io_debug_read_data_MPORT.clk <= _GEN_22
    mem_2.io_debug_read_data_MPORT.clk <= _GEN_22
    mem_3.io_debug_read_data_MPORT.clk <= _GEN_22
    mem_0.io_instruction_MPORT.addr <= _GEN_26
    mem_1.io_instruction_MPORT.addr <= _GEN_26
    mem_2.io_instruction_MPORT.addr <= _GEN_26
    mem_3.io_instruction_MPORT.addr <= _GEN_26
    mem_0.io_instruction_MPORT.en <= _GEN_20
    mem_1.io_instruction_MPORT.en <= _GEN_20
    mem_2.io_instruction_MPORT.en <= _GEN_20
    mem_3.io_instruction_MPORT.en <= _GEN_20
    mem_0.io_instruction_MPORT.clk <= _GEN_22
    mem_1.io_instruction_MPORT.clk <= _GEN_22
    mem_2.io_instruction_MPORT.clk <= _GEN_22
    mem_3.io_instruction_MPORT.clk <= _GEN_22
    mem_0.MPORT.addr <= _GEN_8
    mem_1.MPORT.addr <= _GEN_8
    mem_2.MPORT.addr <= _GEN_8
    mem_3.MPORT.addr <= _GEN_8
    mem_0.MPORT.en <= _GEN_10
    mem_1.MPORT.en <= _GEN_10
    mem_2.MPORT.en <= _GEN_10
    mem_3.MPORT.en <= _GEN_10
    mem_0.MPORT.clk <= _GEN_9
    mem_1.MPORT.clk <= _GEN_9
    mem_2.MPORT.clk <= _GEN_9
    mem_3.MPORT.clk <= _GEN_9
    mem_0.MPORT.data <= _GEN_15
    mem_1.MPORT.data <= _GEN_16
    mem_2.MPORT.data <= _GEN_17
    mem_3.MPORT.data <= _GEN_18
    mem_0.MPORT.mask <= _GEN_11
    mem_1.MPORT.mask <= _GEN_12
    mem_2.MPORT.mask <= _GEN_13
    mem_3.MPORT.mask <= _GEN_14

  module InstructionROM :
    input clock : Clock
    input reset : UInt<1>
    input io_address : UInt<32> @[src/main/scala/peripheral/InstructionROM.scala 18:14]
    output io_data : UInt<32> @[src/main/scala/peripheral/InstructionROM.scala 18:14]

    mem mem : @[src/main/scala/peripheral/InstructionROM.scala 24:45]
      data-type => UInt<32>
      depth => 5396
      read-latency => 0
      write-latency => 1
      reader => io_data_MPORT
      read-under-write => undefined
    node _wordAddress_T = sub(io_address, UInt<32>("h1000")) @[src/main/scala/peripheral/InstructionROM.scala 29:33]
    node _wordAddress_T_1 = tail(_wordAddress_T, 1) @[src/main/scala/peripheral/InstructionROM.scala 29:33]
    node wordAddress = shr(_wordAddress_T_1, 2) @[src/main/scala/peripheral/InstructionROM.scala 29:60]
    node _io_data_T = bits(wordAddress, 12, 0) @[src/main/scala/peripheral/InstructionROM.scala 30:17]
    io_data <= mem.io_data_MPORT.data @[src/main/scala/peripheral/InstructionROM.scala 30:11]
    mem.io_data_MPORT.addr <= _io_data_T @[src/main/scala/peripheral/InstructionROM.scala 30:17]
    mem.io_data_MPORT.en <= UInt<1>("h1") @[src/main/scala/peripheral/InstructionROM.scala 30:17]
    mem.io_data_MPORT.clk <= clock @[src/main/scala/peripheral/InstructionROM.scala 30:17]

  module ROMLoader :
    input clock : Clock
    input reset : UInt<1>
    output io_bundle_address : UInt<32> @[src/main/scala/peripheral/ROMLoader.scala 11:14]
    output io_bundle_write_data : UInt<32> @[src/main/scala/peripheral/ROMLoader.scala 11:14]
    output io_bundle_write_enable : UInt<1> @[src/main/scala/peripheral/ROMLoader.scala 11:14]
    output io_bundle_write_strobe_0 : UInt<1> @[src/main/scala/peripheral/ROMLoader.scala 11:14]
    output io_bundle_write_strobe_1 : UInt<1> @[src/main/scala/peripheral/ROMLoader.scala 11:14]
    output io_bundle_write_strobe_2 : UInt<1> @[src/main/scala/peripheral/ROMLoader.scala 11:14]
    output io_bundle_write_strobe_3 : UInt<1> @[src/main/scala/peripheral/ROMLoader.scala 11:14]
    input io_bundle_read_data : UInt<32> @[src/main/scala/peripheral/ROMLoader.scala 11:14]
    output io_rom_address : UInt<32> @[src/main/scala/peripheral/ROMLoader.scala 11:14]
    input io_rom_data : UInt<32> @[src/main/scala/peripheral/ROMLoader.scala 11:14]
    input io_load_address : UInt<32> @[src/main/scala/peripheral/ROMLoader.scala 11:14]
    output io_load_finished : UInt<1> @[src/main/scala/peripheral/ROMLoader.scala 11:14]

    reg address : UInt<32>, clock with :
      reset => (UInt<1>("h0"), address) @[src/main/scala/peripheral/ROMLoader.scala 21:24]
    reg valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), valid) @[src/main/scala/peripheral/ROMLoader.scala 22:24]
    node _T = leq(address, UInt<13>("h1513")) @[src/main/scala/peripheral/ROMLoader.scala 28:16]
    node _io_bundle_address_T = dshl(address, UInt<2>("h2")) @[src/main/scala/peripheral/ROMLoader.scala 31:40]
    node _io_bundle_address_T_1 = add(_io_bundle_address_T, io_load_address) @[src/main/scala/peripheral/ROMLoader.scala 31:55]
    node _io_bundle_address_T_2 = tail(_io_bundle_address_T_1, 1) @[src/main/scala/peripheral/ROMLoader.scala 31:55]
    node _address_T = add(address, UInt<1>("h1")) @[src/main/scala/peripheral/ROMLoader.scala 33:39]
    node _address_T_1 = tail(_address_T, 1) @[src/main/scala/peripheral/ROMLoader.scala 33:39]
    node _T_1 = eq(address, UInt<13>("h1513")) @[src/main/scala/peripheral/ROMLoader.scala 34:18]
    node _GEN_0 = mux(_T_1, UInt<1>("h1"), valid) @[src/main/scala/peripheral/ROMLoader.scala 34:40 35:13 22:24]
    node _GEN_1 = mux(_T, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/peripheral/ROMLoader.scala 27:26 28:37 29:28]
    node _GEN_2 = mux(_T, io_rom_data, UInt<1>("h0")) @[src/main/scala/peripheral/ROMLoader.scala 26:26 28:37 30:28]
    node _GEN_3 = mux(_T, _io_bundle_address_T_2, UInt<1>("h0")) @[src/main/scala/peripheral/ROMLoader.scala 25:26 28:37 31:28]
    node _WIRE_1_0 = UInt<1>("h1") @[src/main/scala/peripheral/ROMLoader.scala 32:{38,38}]
    node _WIRE__0 = UInt<1>("h0") @[src/main/scala/peripheral/ROMLoader.scala 24:{36,36}]
    node _GEN_4 = mux(_T, _WIRE_1_0, _WIRE__0) @[src/main/scala/peripheral/ROMLoader.scala 24:26 28:37 32:28]
    node _WIRE_1_1 = UInt<1>("h1") @[src/main/scala/peripheral/ROMLoader.scala 32:{38,38}]
    node _WIRE__1 = UInt<1>("h0") @[src/main/scala/peripheral/ROMLoader.scala 24:{36,36}]
    node _GEN_5 = mux(_T, _WIRE_1_1, _WIRE__1) @[src/main/scala/peripheral/ROMLoader.scala 24:26 28:37 32:28]
    node _WIRE_1_2 = UInt<1>("h1") @[src/main/scala/peripheral/ROMLoader.scala 32:{38,38}]
    node _WIRE__2 = UInt<1>("h0") @[src/main/scala/peripheral/ROMLoader.scala 24:{36,36}]
    node _GEN_6 = mux(_T, _WIRE_1_2, _WIRE__2) @[src/main/scala/peripheral/ROMLoader.scala 24:26 28:37 32:28]
    node _WIRE_1_3 = UInt<1>("h1") @[src/main/scala/peripheral/ROMLoader.scala 32:{38,38}]
    node _WIRE__3 = UInt<1>("h0") @[src/main/scala/peripheral/ROMLoader.scala 24:{36,36}]
    node _GEN_7 = mux(_T, _WIRE_1_3, _WIRE__3) @[src/main/scala/peripheral/ROMLoader.scala 24:26 28:37 32:28]
    node _GEN_8 = mux(_T, _address_T_1, address) @[src/main/scala/peripheral/ROMLoader.scala 21:24 28:37 33:28]
    node _GEN_9 = mux(_T, _GEN_0, valid) @[src/main/scala/peripheral/ROMLoader.scala 22:24 28:37]
    node _io_rom_address_T = dshl(address, UInt<2>("h2")) @[src/main/scala/peripheral/ROMLoader.scala 41:30]
    node _io_rom_address_T_1 = add(_io_rom_address_T, io_load_address) @[src/main/scala/peripheral/ROMLoader.scala 41:38]
    node _io_rom_address_T_2 = tail(_io_rom_address_T_1, 1) @[src/main/scala/peripheral/ROMLoader.scala 41:38]
    io_bundle_address <= bits(_GEN_3, 31, 0)
    io_bundle_write_data <= _GEN_2
    io_bundle_write_enable <= _GEN_1
    io_bundle_write_strobe_0 <= _GEN_4
    io_bundle_write_strobe_1 <= _GEN_5
    io_bundle_write_strobe_2 <= _GEN_6
    io_bundle_write_strobe_3 <= _GEN_7
    io_rom_address <= bits(_io_rom_address_T_2, 31, 0) @[src/main/scala/peripheral/ROMLoader.scala 41:18]
    io_load_finished <= valid @[src/main/scala/peripheral/ROMLoader.scala 38:20]
    address <= mux(reset, UInt<32>("h0"), _GEN_8) @[src/main/scala/peripheral/ROMLoader.scala 21:{24,24}]
    valid <= mux(reset, UInt<1>("h0"), _GEN_9) @[src/main/scala/peripheral/ROMLoader.scala 22:{24,24}]

  module AXI4LiteSlave :
    input clock : Clock
    input reset : UInt<1>
    input io_channels_write_address_channel_AWVALID : UInt<1> @[src/main/scala/bus/AXI4Lite.scala 131:14]
    output io_channels_write_address_channel_AWREADY : UInt<1> @[src/main/scala/bus/AXI4Lite.scala 131:14]
    input io_channels_write_address_channel_AWADDR : UInt<32> @[src/main/scala/bus/AXI4Lite.scala 131:14]
    input io_channels_write_address_channel_AWPROT : UInt<3> @[src/main/scala/bus/AXI4Lite.scala 131:14]
    input io_channels_write_data_channel_WVALID : UInt<1> @[src/main/scala/bus/AXI4Lite.scala 131:14]
    output io_channels_write_data_channel_WREADY : UInt<1> @[src/main/scala/bus/AXI4Lite.scala 131:14]
    input io_channels_write_data_channel_WDATA : UInt<32> @[src/main/scala/bus/AXI4Lite.scala 131:14]
    input io_channels_write_data_channel_WSTRB : UInt<4> @[src/main/scala/bus/AXI4Lite.scala 131:14]
    output io_channels_write_response_channel_BVALID : UInt<1> @[src/main/scala/bus/AXI4Lite.scala 131:14]
    input io_channels_write_response_channel_BREADY : UInt<1> @[src/main/scala/bus/AXI4Lite.scala 131:14]
    output io_channels_write_response_channel_BRESP : UInt<2> @[src/main/scala/bus/AXI4Lite.scala 131:14]
    input io_channels_read_address_channel_ARVALID : UInt<1> @[src/main/scala/bus/AXI4Lite.scala 131:14]
    output io_channels_read_address_channel_ARREADY : UInt<1> @[src/main/scala/bus/AXI4Lite.scala 131:14]
    input io_channels_read_address_channel_ARADDR : UInt<32> @[src/main/scala/bus/AXI4Lite.scala 131:14]
    input io_channels_read_address_channel_ARPROT : UInt<3> @[src/main/scala/bus/AXI4Lite.scala 131:14]
    output io_channels_read_data_channel_RVALID : UInt<1> @[src/main/scala/bus/AXI4Lite.scala 131:14]
    input io_channels_read_data_channel_RREADY : UInt<1> @[src/main/scala/bus/AXI4Lite.scala 131:14]
    output io_channels_read_data_channel_RDATA : UInt<32> @[src/main/scala/bus/AXI4Lite.scala 131:14]
    output io_channels_read_data_channel_RRESP : UInt<2> @[src/main/scala/bus/AXI4Lite.scala 131:14]
    output io_bundle_address : UInt<32> @[src/main/scala/bus/AXI4Lite.scala 131:14]
    output io_bundle_read : UInt<1> @[src/main/scala/bus/AXI4Lite.scala 131:14]
    input io_bundle_read_data : UInt<32> @[src/main/scala/bus/AXI4Lite.scala 131:14]
    input io_bundle_read_valid : UInt<1> @[src/main/scala/bus/AXI4Lite.scala 131:14]
    output io_bundle_write : UInt<1> @[src/main/scala/bus/AXI4Lite.scala 131:14]
    output io_bundle_write_data : UInt<32> @[src/main/scala/bus/AXI4Lite.scala 131:14]
    output io_bundle_write_strobe_0 : UInt<1> @[src/main/scala/bus/AXI4Lite.scala 131:14]
    output io_bundle_write_strobe_1 : UInt<1> @[src/main/scala/bus/AXI4Lite.scala 131:14]
    output io_bundle_write_strobe_2 : UInt<1> @[src/main/scala/bus/AXI4Lite.scala 131:14]
    output io_bundle_write_strobe_3 : UInt<1> @[src/main/scala/bus/AXI4Lite.scala 131:14]

    reg state : UInt<3>, clock with :
      reset => (UInt<1>("h0"), state) @[src/main/scala/bus/AXI4Lite.scala 136:22]
    reg addr : UInt<32>, clock with :
      reset => (UInt<1>("h0"), addr) @[src/main/scala/bus/AXI4Lite.scala 138:21]
    reg read : UInt<1>, clock with :
      reset => (UInt<1>("h0"), read) @[src/main/scala/bus/AXI4Lite.scala 142:21]
    reg read_data : UInt<32>, clock with :
      reset => (UInt<1>("h0"), read_data) @[src/main/scala/bus/AXI4Lite.scala 144:26]
    reg ARREADY : UInt<1>, clock with :
      reset => (UInt<1>("h0"), ARREADY) @[src/main/scala/bus/AXI4Lite.scala 147:24]
    reg RVALID : UInt<1>, clock with :
      reset => (UInt<1>("h0"), RVALID) @[src/main/scala/bus/AXI4Lite.scala 149:23]
    reg RRESP : UInt<2>, clock with :
      reset => (UInt<1>("h0"), RRESP) @[src/main/scala/bus/AXI4Lite.scala 151:22]
    reg write : UInt<1>, clock with :
      reset => (UInt<1>("h0"), write) @[src/main/scala/bus/AXI4Lite.scala 155:22]
    reg write_data : UInt<32>, clock with :
      reset => (UInt<1>("h0"), write_data) @[src/main/scala/bus/AXI4Lite.scala 157:27]
    reg write_strobe_0 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), write_strobe_0) @[src/main/scala/bus/AXI4Lite.scala 159:29]
    reg write_strobe_1 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), write_strobe_1) @[src/main/scala/bus/AXI4Lite.scala 159:29]
    reg write_strobe_2 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), write_strobe_2) @[src/main/scala/bus/AXI4Lite.scala 159:29]
    reg write_strobe_3 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), write_strobe_3) @[src/main/scala/bus/AXI4Lite.scala 159:29]
    reg AWREADY : UInt<1>, clock with :
      reset => (UInt<1>("h0"), AWREADY) @[src/main/scala/bus/AXI4Lite.scala 162:24]
    reg WREADY : UInt<1>, clock with :
      reset => (UInt<1>("h0"), WREADY) @[src/main/scala/bus/AXI4Lite.scala 164:23]
    reg BVALID : UInt<1>, clock with :
      reset => (UInt<1>("h0"), BVALID) @[src/main/scala/bus/AXI4Lite.scala 166:23]
    node _T = asUInt(UInt<1>("h0")) @[src/main/scala/bus/AXI4Lite.scala 171:17]
    node _T_1 = asUInt(state) @[src/main/scala/bus/AXI4Lite.scala 171:17]
    node _T_2 = eq(_T, _T_1) @[src/main/scala/bus/AXI4Lite.scala 171:17]
    node _GEN_0 = mux(io_channels_write_address_channel_AWVALID, UInt<2>("h3"), state) @[src/main/scala/bus/AXI4Lite.scala 180:61 182:17 136:22]
    node _GEN_1 = mux(io_channels_write_address_channel_AWVALID, UInt<1>("h1"), AWREADY) @[src/main/scala/bus/AXI4Lite.scala 180:61 183:17 162:24]
    node _GEN_2 = mux(io_channels_read_address_channel_ARVALID, UInt<1>("h1"), _GEN_0) @[src/main/scala/bus/AXI4Lite.scala 176:54 178:17]
    node _GEN_3 = mux(io_channels_read_address_channel_ARVALID, UInt<1>("h1"), ARREADY) @[src/main/scala/bus/AXI4Lite.scala 176:54 179:17 147:24]
    node _GEN_4 = mux(io_channels_read_address_channel_ARVALID, AWREADY, _GEN_1) @[src/main/scala/bus/AXI4Lite.scala 162:24 176:54]
    node _T_3 = asUInt(UInt<1>("h1")) @[src/main/scala/bus/AXI4Lite.scala 171:17]
    node _T_4 = asUInt(state) @[src/main/scala/bus/AXI4Lite.scala 171:17]
    node _T_5 = eq(_T_3, _T_4) @[src/main/scala/bus/AXI4Lite.scala 171:17]
    node _T_6 = and(io_channels_read_address_channel_ARVALID, ARREADY) @[src/main/scala/bus/AXI4Lite.scala 188:53]
    node _GEN_5 = mux(_T_6, io_channels_read_address_channel_ARADDR, addr) @[src/main/scala/bus/AXI4Lite.scala 188:65 190:17 138:21]
    node _GEN_6 = mux(_T_6, UInt<1>("h0"), ARREADY) @[src/main/scala/bus/AXI4Lite.scala 188:65 191:17 147:24]
    node _GEN_7 = mux(_T_6, UInt<1>("h1"), read) @[src/main/scala/bus/AXI4Lite.scala 188:65 192:17 142:21]
    node _GEN_8 = mux(_T_6, UInt<2>("h2"), state) @[src/main/scala/bus/AXI4Lite.scala 188:65 193:17 136:22]
    node _T_7 = asUInt(UInt<2>("h2")) @[src/main/scala/bus/AXI4Lite.scala 171:17]
    node _T_8 = asUInt(state) @[src/main/scala/bus/AXI4Lite.scala 171:17]
    node _T_9 = eq(_T_7, _T_8) @[src/main/scala/bus/AXI4Lite.scala 171:17]
    node _GEN_9 = mux(io_bundle_read_valid, io_bundle_read_data, read_data) @[src/main/scala/bus/AXI4Lite.scala 198:34 200:19 144:26]
    node _GEN_10 = mux(io_bundle_read_valid, UInt<1>("h1"), RVALID) @[src/main/scala/bus/AXI4Lite.scala 198:34 201:19 149:23]
    node _GEN_11 = mux(io_bundle_read_valid, UInt<1>("h0"), RRESP) @[src/main/scala/bus/AXI4Lite.scala 198:34 202:19 151:22]
    node _GEN_12 = mux(io_bundle_read_valid, UInt<1>("h0"), read) @[src/main/scala/bus/AXI4Lite.scala 198:34 203:19 142:21]
    node _T_10 = and(RVALID, io_channels_read_data_channel_RREADY) @[src/main/scala/bus/AXI4Lite.scala 206:19]
    node _GEN_13 = mux(_T_10, UInt<1>("h0"), _GEN_10) @[src/main/scala/bus/AXI4Lite.scala 206:60 208:16]
    node _GEN_14 = mux(_T_10, UInt<1>("h0"), state) @[src/main/scala/bus/AXI4Lite.scala 206:60 209:16 136:22]
    node _T_11 = asUInt(UInt<2>("h3")) @[src/main/scala/bus/AXI4Lite.scala 171:17]
    node _T_12 = asUInt(state) @[src/main/scala/bus/AXI4Lite.scala 171:17]
    node _T_13 = eq(_T_11, _T_12) @[src/main/scala/bus/AXI4Lite.scala 171:17]
    node _T_14 = and(io_channels_write_address_channel_AWVALID, AWREADY) @[src/main/scala/bus/AXI4Lite.scala 214:54]
    node _GEN_15 = mux(_T_14, io_channels_write_address_channel_AWADDR, addr) @[src/main/scala/bus/AXI4Lite.scala 214:66 216:17 138:21]
    node _GEN_16 = mux(_T_14, UInt<1>("h0"), AWREADY) @[src/main/scala/bus/AXI4Lite.scala 214:66 217:17 162:24]
    node _GEN_17 = mux(_T_14, UInt<1>("h1"), WREADY) @[src/main/scala/bus/AXI4Lite.scala 214:66 218:17 164:23]
    node _GEN_18 = mux(_T_14, UInt<3>("h4"), state) @[src/main/scala/bus/AXI4Lite.scala 214:66 219:17 136:22]
    node _T_15 = asUInt(UInt<3>("h4")) @[src/main/scala/bus/AXI4Lite.scala 171:17]
    node _T_16 = asUInt(state) @[src/main/scala/bus/AXI4Lite.scala 171:17]
    node _T_17 = eq(_T_15, _T_16) @[src/main/scala/bus/AXI4Lite.scala 171:17]
    node _T_18 = and(io_channels_write_data_channel_WVALID, WREADY) @[src/main/scala/bus/AXI4Lite.scala 224:50]
    node _T_19 = bits(io_channels_write_data_channel_WSTRB, 0, 0) @[src/main/scala/bus/AXI4Lite.scala 227:70]
    node _T_20 = bits(io_channels_write_data_channel_WSTRB, 1, 1) @[src/main/scala/bus/AXI4Lite.scala 227:70]
    node _T_21 = bits(io_channels_write_data_channel_WSTRB, 2, 2) @[src/main/scala/bus/AXI4Lite.scala 227:70]
    node _T_22 = bits(io_channels_write_data_channel_WSTRB, 3, 3) @[src/main/scala/bus/AXI4Lite.scala 227:70]
    node _GEN_19 = mux(_T_18, io_channels_write_data_channel_WDATA, write_data) @[src/main/scala/bus/AXI4Lite.scala 224:61 226:22 157:27]
    node _WIRE_0 = _T_19 @[src/main/scala/bus/AXI4Lite.scala 227:{32,32}]
    node _GEN_20 = mux(_T_18, _WIRE_0, write_strobe_0) @[src/main/scala/bus/AXI4Lite.scala 224:61 227:22 159:29]
    node _WIRE_1 = _T_20 @[src/main/scala/bus/AXI4Lite.scala 227:{32,32}]
    node _GEN_21 = mux(_T_18, _WIRE_1, write_strobe_1) @[src/main/scala/bus/AXI4Lite.scala 224:61 227:22 159:29]
    node _WIRE_2 = _T_21 @[src/main/scala/bus/AXI4Lite.scala 227:{32,32}]
    node _GEN_22 = mux(_T_18, _WIRE_2, write_strobe_2) @[src/main/scala/bus/AXI4Lite.scala 224:61 227:22 159:29]
    node _WIRE_3 = _T_22 @[src/main/scala/bus/AXI4Lite.scala 227:{32,32}]
    node _GEN_23 = mux(_T_18, _WIRE_3, write_strobe_3) @[src/main/scala/bus/AXI4Lite.scala 224:61 227:22 159:29]
    node _GEN_24 = mux(_T_18, UInt<1>("h0"), WREADY) @[src/main/scala/bus/AXI4Lite.scala 224:61 228:22 164:23]
    node _GEN_25 = mux(_T_18, UInt<1>("h1"), write) @[src/main/scala/bus/AXI4Lite.scala 155:22 224:61 229:22]
    node _GEN_26 = mux(_T_18, UInt<3>("h5"), state) @[src/main/scala/bus/AXI4Lite.scala 136:22 224:61 230:22]
    node _T_23 = asUInt(UInt<3>("h5")) @[src/main/scala/bus/AXI4Lite.scala 171:17]
    node _T_24 = asUInt(state) @[src/main/scala/bus/AXI4Lite.scala 171:17]
    node _T_25 = eq(_T_23, _T_24) @[src/main/scala/bus/AXI4Lite.scala 171:17]
    node _T_26 = and(BVALID, io_channels_write_response_channel_BREADY) @[src/main/scala/bus/AXI4Lite.scala 239:19]
    node _GEN_27 = mux(_T_26, UInt<1>("h0"), UInt<1>("h1")) @[src/main/scala/bus/AXI4Lite.scala 236:14 239:65 241:16]
    node _GEN_28 = mux(_T_26, UInt<1>("h0"), state) @[src/main/scala/bus/AXI4Lite.scala 239:65 242:16 136:22]
    node _GEN_29 = mux(_T_25, UInt<1>("h0"), write) @[src/main/scala/bus/AXI4Lite.scala 171:17 235:14 155:22]
    node _GEN_30 = mux(_T_25, _GEN_27, BVALID) @[src/main/scala/bus/AXI4Lite.scala 171:17 166:23]
    node _GEN_31 = mux(_T_25, UInt<1>("h0"), UInt<2>("h0")) @[src/main/scala/bus/AXI4Lite.scala 171:17 237:14 168:23]
    node _GEN_32 = mux(_T_25, _GEN_28, state) @[src/main/scala/bus/AXI4Lite.scala 171:17 136:22]
    node _GEN_33 = mux(_T_17, _GEN_19, write_data) @[src/main/scala/bus/AXI4Lite.scala 171:17 157:27]
    node _GEN_34 = mux(_T_17, _GEN_20, write_strobe_0) @[src/main/scala/bus/AXI4Lite.scala 171:17 159:29]
    node _GEN_35 = mux(_T_17, _GEN_21, write_strobe_1) @[src/main/scala/bus/AXI4Lite.scala 171:17 159:29]
    node _GEN_36 = mux(_T_17, _GEN_22, write_strobe_2) @[src/main/scala/bus/AXI4Lite.scala 171:17 159:29]
    node _GEN_37 = mux(_T_17, _GEN_23, write_strobe_3) @[src/main/scala/bus/AXI4Lite.scala 171:17 159:29]
    node _GEN_38 = mux(_T_17, _GEN_24, WREADY) @[src/main/scala/bus/AXI4Lite.scala 171:17 164:23]
    node _GEN_39 = mux(_T_17, _GEN_25, _GEN_29) @[src/main/scala/bus/AXI4Lite.scala 171:17]
    node _GEN_40 = mux(_T_17, _GEN_26, _GEN_32) @[src/main/scala/bus/AXI4Lite.scala 171:17]
    node _GEN_41 = mux(_T_17, BVALID, _GEN_30) @[src/main/scala/bus/AXI4Lite.scala 171:17 166:23]
    node _GEN_42 = mux(_T_17, UInt<2>("h0"), _GEN_31) @[src/main/scala/bus/AXI4Lite.scala 171:17 168:23]
    node _GEN_43 = mux(_T_13, _GEN_15, addr) @[src/main/scala/bus/AXI4Lite.scala 171:17 138:21]
    node _GEN_44 = mux(_T_13, _GEN_16, AWREADY) @[src/main/scala/bus/AXI4Lite.scala 171:17 162:24]
    node _GEN_45 = mux(_T_13, _GEN_17, _GEN_38) @[src/main/scala/bus/AXI4Lite.scala 171:17]
    node _GEN_46 = mux(_T_13, _GEN_18, _GEN_40) @[src/main/scala/bus/AXI4Lite.scala 171:17]
    node _GEN_47 = mux(_T_13, write_data, _GEN_33) @[src/main/scala/bus/AXI4Lite.scala 171:17 157:27]
    node _GEN_48 = mux(_T_13, write_strobe_0, _GEN_34) @[src/main/scala/bus/AXI4Lite.scala 171:17 159:29]
    node _GEN_49 = mux(_T_13, write_strobe_1, _GEN_35) @[src/main/scala/bus/AXI4Lite.scala 171:17 159:29]
    node _GEN_50 = mux(_T_13, write_strobe_2, _GEN_36) @[src/main/scala/bus/AXI4Lite.scala 171:17 159:29]
    node _GEN_51 = mux(_T_13, write_strobe_3, _GEN_37) @[src/main/scala/bus/AXI4Lite.scala 171:17 159:29]
    node _GEN_52 = mux(_T_13, write, _GEN_39) @[src/main/scala/bus/AXI4Lite.scala 171:17 155:22]
    node _GEN_53 = mux(_T_13, BVALID, _GEN_41) @[src/main/scala/bus/AXI4Lite.scala 171:17 166:23]
    node _GEN_54 = mux(_T_13, UInt<2>("h0"), _GEN_42) @[src/main/scala/bus/AXI4Lite.scala 171:17 168:23]
    node _GEN_55 = mux(_T_9, _GEN_9, read_data) @[src/main/scala/bus/AXI4Lite.scala 171:17 144:26]
    node _GEN_56 = mux(_T_9, _GEN_13, RVALID) @[src/main/scala/bus/AXI4Lite.scala 171:17 149:23]
    node _GEN_57 = mux(_T_9, _GEN_11, RRESP) @[src/main/scala/bus/AXI4Lite.scala 171:17 151:22]
    node _GEN_58 = mux(_T_9, _GEN_12, read) @[src/main/scala/bus/AXI4Lite.scala 171:17 142:21]
    node _GEN_59 = mux(_T_9, _GEN_14, _GEN_46) @[src/main/scala/bus/AXI4Lite.scala 171:17]
    node _GEN_60 = mux(_T_9, addr, _GEN_43) @[src/main/scala/bus/AXI4Lite.scala 171:17 138:21]
    node _GEN_61 = mux(_T_9, AWREADY, _GEN_44) @[src/main/scala/bus/AXI4Lite.scala 171:17 162:24]
    node _GEN_62 = mux(_T_9, WREADY, _GEN_45) @[src/main/scala/bus/AXI4Lite.scala 171:17 164:23]
    node _GEN_63 = mux(_T_9, write_data, _GEN_47) @[src/main/scala/bus/AXI4Lite.scala 171:17 157:27]
    node _GEN_64 = mux(_T_9, write_strobe_0, _GEN_48) @[src/main/scala/bus/AXI4Lite.scala 171:17 159:29]
    node _GEN_65 = mux(_T_9, write_strobe_1, _GEN_49) @[src/main/scala/bus/AXI4Lite.scala 171:17 159:29]
    node _GEN_66 = mux(_T_9, write_strobe_2, _GEN_50) @[src/main/scala/bus/AXI4Lite.scala 171:17 159:29]
    node _GEN_67 = mux(_T_9, write_strobe_3, _GEN_51) @[src/main/scala/bus/AXI4Lite.scala 171:17 159:29]
    node _GEN_68 = mux(_T_9, write, _GEN_52) @[src/main/scala/bus/AXI4Lite.scala 171:17 155:22]
    node _GEN_69 = mux(_T_9, BVALID, _GEN_53) @[src/main/scala/bus/AXI4Lite.scala 171:17 166:23]
    node _GEN_70 = mux(_T_9, UInt<2>("h0"), _GEN_54) @[src/main/scala/bus/AXI4Lite.scala 171:17 168:23]
    node _GEN_71 = mux(_T_5, _GEN_5, _GEN_60) @[src/main/scala/bus/AXI4Lite.scala 171:17]
    node _GEN_72 = mux(_T_5, _GEN_6, ARREADY) @[src/main/scala/bus/AXI4Lite.scala 171:17 147:24]
    node _GEN_73 = mux(_T_5, _GEN_7, _GEN_58) @[src/main/scala/bus/AXI4Lite.scala 171:17]
    node _GEN_74 = mux(_T_5, _GEN_8, _GEN_59) @[src/main/scala/bus/AXI4Lite.scala 171:17]
    node _GEN_75 = mux(_T_5, read_data, _GEN_55) @[src/main/scala/bus/AXI4Lite.scala 171:17 144:26]
    node _GEN_76 = mux(_T_5, RVALID, _GEN_56) @[src/main/scala/bus/AXI4Lite.scala 171:17 149:23]
    node _GEN_77 = mux(_T_5, RRESP, _GEN_57) @[src/main/scala/bus/AXI4Lite.scala 171:17 151:22]
    node _GEN_78 = mux(_T_5, AWREADY, _GEN_61) @[src/main/scala/bus/AXI4Lite.scala 171:17 162:24]
    node _GEN_79 = mux(_T_5, WREADY, _GEN_62) @[src/main/scala/bus/AXI4Lite.scala 171:17 164:23]
    node _GEN_80 = mux(_T_5, write_data, _GEN_63) @[src/main/scala/bus/AXI4Lite.scala 171:17 157:27]
    node _GEN_81 = mux(_T_5, write_strobe_0, _GEN_64) @[src/main/scala/bus/AXI4Lite.scala 171:17 159:29]
    node _GEN_82 = mux(_T_5, write_strobe_1, _GEN_65) @[src/main/scala/bus/AXI4Lite.scala 171:17 159:29]
    node _GEN_83 = mux(_T_5, write_strobe_2, _GEN_66) @[src/main/scala/bus/AXI4Lite.scala 171:17 159:29]
    node _GEN_84 = mux(_T_5, write_strobe_3, _GEN_67) @[src/main/scala/bus/AXI4Lite.scala 171:17 159:29]
    node _GEN_85 = mux(_T_5, write, _GEN_68) @[src/main/scala/bus/AXI4Lite.scala 171:17 155:22]
    node _GEN_86 = mux(_T_5, BVALID, _GEN_69) @[src/main/scala/bus/AXI4Lite.scala 171:17 166:23]
    node _GEN_87 = mux(_T_5, UInt<2>("h0"), _GEN_70) @[src/main/scala/bus/AXI4Lite.scala 171:17 168:23]
    node _GEN_88 = mux(_T_2, UInt<1>("h0"), _GEN_73) @[src/main/scala/bus/AXI4Lite.scala 171:17 173:13]
    node _GEN_89 = mux(_T_2, UInt<1>("h0"), _GEN_85) @[src/main/scala/bus/AXI4Lite.scala 171:17 174:13]
    node _GEN_90 = mux(_T_2, _GEN_2, _GEN_74) @[src/main/scala/bus/AXI4Lite.scala 171:17]
    node _GEN_91 = mux(_T_2, _GEN_3, _GEN_72) @[src/main/scala/bus/AXI4Lite.scala 171:17]
    node _GEN_92 = mux(_T_2, _GEN_4, _GEN_78) @[src/main/scala/bus/AXI4Lite.scala 171:17]
    node _GEN_93 = mux(_T_2, addr, _GEN_71) @[src/main/scala/bus/AXI4Lite.scala 171:17 138:21]
    node _GEN_94 = mux(_T_2, read_data, _GEN_75) @[src/main/scala/bus/AXI4Lite.scala 171:17 144:26]
    node _GEN_95 = mux(_T_2, RVALID, _GEN_76) @[src/main/scala/bus/AXI4Lite.scala 171:17 149:23]
    node _GEN_96 = mux(_T_2, RRESP, _GEN_77) @[src/main/scala/bus/AXI4Lite.scala 171:17 151:22]
    node _GEN_97 = mux(_T_2, WREADY, _GEN_79) @[src/main/scala/bus/AXI4Lite.scala 171:17 164:23]
    node _GEN_98 = mux(_T_2, write_data, _GEN_80) @[src/main/scala/bus/AXI4Lite.scala 171:17 157:27]
    node _GEN_99 = mux(_T_2, write_strobe_0, _GEN_81) @[src/main/scala/bus/AXI4Lite.scala 171:17 159:29]
    node _GEN_100 = mux(_T_2, write_strobe_1, _GEN_82) @[src/main/scala/bus/AXI4Lite.scala 171:17 159:29]
    node _GEN_101 = mux(_T_2, write_strobe_2, _GEN_83) @[src/main/scala/bus/AXI4Lite.scala 171:17 159:29]
    node _GEN_102 = mux(_T_2, write_strobe_3, _GEN_84) @[src/main/scala/bus/AXI4Lite.scala 171:17 159:29]
    node _GEN_103 = mux(_T_2, BVALID, _GEN_86) @[src/main/scala/bus/AXI4Lite.scala 171:17 166:23]
    node _GEN_104 = mux(_T_2, UInt<2>("h0"), _GEN_87) @[src/main/scala/bus/AXI4Lite.scala 171:17 168:23]
    node _write_strobe_WIRE_0 = UInt<1>("h0") @[src/main/scala/bus/AXI4Lite.scala 159:{37,37}]
    node _write_strobe_WIRE_1 = UInt<1>("h0") @[src/main/scala/bus/AXI4Lite.scala 159:{37,37}]
    node _write_strobe_WIRE_2 = UInt<1>("h0") @[src/main/scala/bus/AXI4Lite.scala 159:{37,37}]
    node _write_strobe_WIRE_3 = UInt<1>("h0") @[src/main/scala/bus/AXI4Lite.scala 159:{37,37}]
    node BRESP = _GEN_104 @[src/main/scala/bus/AXI4Lite.scala 168:23]
    io_channels_write_address_channel_AWREADY <= AWREADY @[src/main/scala/bus/AXI4Lite.scala 163:45]
    io_channels_write_data_channel_WREADY <= WREADY @[src/main/scala/bus/AXI4Lite.scala 165:41]
    io_channels_write_response_channel_BVALID <= BVALID @[src/main/scala/bus/AXI4Lite.scala 167:45]
    io_channels_write_response_channel_BRESP <= BRESP @[src/main/scala/bus/AXI4Lite.scala 169:44]
    io_channels_read_address_channel_ARREADY <= ARREADY @[src/main/scala/bus/AXI4Lite.scala 148:44]
    io_channels_read_data_channel_RVALID <= RVALID @[src/main/scala/bus/AXI4Lite.scala 150:40]
    io_channels_read_data_channel_RDATA <= read_data @[src/main/scala/bus/AXI4Lite.scala 145:39]
    io_channels_read_data_channel_RRESP <= RRESP @[src/main/scala/bus/AXI4Lite.scala 152:39]
    io_bundle_address <= addr @[src/main/scala/bus/AXI4Lite.scala 139:21]
    io_bundle_read <= read @[src/main/scala/bus/AXI4Lite.scala 143:18]
    io_bundle_write <= write @[src/main/scala/bus/AXI4Lite.scala 156:19]
    io_bundle_write_data <= write_data @[src/main/scala/bus/AXI4Lite.scala 158:24]
    io_bundle_write_strobe_0 <= write_strobe_0 @[src/main/scala/bus/AXI4Lite.scala 160:26]
    io_bundle_write_strobe_1 <= write_strobe_1 @[src/main/scala/bus/AXI4Lite.scala 160:26]
    io_bundle_write_strobe_2 <= write_strobe_2 @[src/main/scala/bus/AXI4Lite.scala 160:26]
    io_bundle_write_strobe_3 <= write_strobe_3 @[src/main/scala/bus/AXI4Lite.scala 160:26]
    state <= mux(reset, UInt<1>("h0"), _GEN_90) @[src/main/scala/bus/AXI4Lite.scala 136:{22,22}]
    addr <= mux(reset, UInt<32>("h0"), _GEN_93) @[src/main/scala/bus/AXI4Lite.scala 138:{21,21}]
    read <= mux(reset, UInt<1>("h0"), _GEN_88) @[src/main/scala/bus/AXI4Lite.scala 142:{21,21}]
    read_data <= mux(reset, UInt<32>("h0"), _GEN_94) @[src/main/scala/bus/AXI4Lite.scala 144:{26,26}]
    ARREADY <= mux(reset, UInt<1>("h0"), _GEN_91) @[src/main/scala/bus/AXI4Lite.scala 147:{24,24}]
    RVALID <= mux(reset, UInt<1>("h0"), _GEN_95) @[src/main/scala/bus/AXI4Lite.scala 149:{23,23}]
    RRESP <= mux(reset, UInt<2>("h0"), _GEN_96) @[src/main/scala/bus/AXI4Lite.scala 151:{22,22}]
    write <= mux(reset, UInt<1>("h0"), _GEN_89) @[src/main/scala/bus/AXI4Lite.scala 155:{22,22}]
    write_data <= mux(reset, UInt<32>("h0"), _GEN_98) @[src/main/scala/bus/AXI4Lite.scala 157:{27,27}]
    write_strobe_0 <= mux(reset, _write_strobe_WIRE_0, _GEN_99) @[src/main/scala/bus/AXI4Lite.scala 159:{29,29}]
    write_strobe_1 <= mux(reset, _write_strobe_WIRE_1, _GEN_100) @[src/main/scala/bus/AXI4Lite.scala 159:{29,29}]
    write_strobe_2 <= mux(reset, _write_strobe_WIRE_2, _GEN_101) @[src/main/scala/bus/AXI4Lite.scala 159:{29,29}]
    write_strobe_3 <= mux(reset, _write_strobe_WIRE_3, _GEN_102) @[src/main/scala/bus/AXI4Lite.scala 159:{29,29}]
    AWREADY <= mux(reset, UInt<1>("h0"), _GEN_92) @[src/main/scala/bus/AXI4Lite.scala 162:{24,24}]
    WREADY <= mux(reset, UInt<1>("h0"), _GEN_97) @[src/main/scala/bus/AXI4Lite.scala 164:{23,23}]
    BVALID <= mux(reset, UInt<1>("h0"), _GEN_103) @[src/main/scala/bus/AXI4Lite.scala 166:{23,23}]

  module MachineTimer :
    input clock : Clock
    input reset : UInt<1>
    input io_channels_write_address_channel_AWVALID : UInt<1> @[src/main/scala/peripheral/MachineTimer.scala 23:14]
    output io_channels_write_address_channel_AWREADY : UInt<1> @[src/main/scala/peripheral/MachineTimer.scala 23:14]
    input io_channels_write_address_channel_AWADDR : UInt<32> @[src/main/scala/peripheral/MachineTimer.scala 23:14]
    input io_channels_write_address_channel_AWPROT : UInt<3> @[src/main/scala/peripheral/MachineTimer.scala 23:14]
    input io_channels_write_data_channel_WVALID : UInt<1> @[src/main/scala/peripheral/MachineTimer.scala 23:14]
    output io_channels_write_data_channel_WREADY : UInt<1> @[src/main/scala/peripheral/MachineTimer.scala 23:14]
    input io_channels_write_data_channel_WDATA : UInt<32> @[src/main/scala/peripheral/MachineTimer.scala 23:14]
    input io_channels_write_data_channel_WSTRB : UInt<4> @[src/main/scala/peripheral/MachineTimer.scala 23:14]
    output io_channels_write_response_channel_BVALID : UInt<1> @[src/main/scala/peripheral/MachineTimer.scala 23:14]
    input io_channels_write_response_channel_BREADY : UInt<1> @[src/main/scala/peripheral/MachineTimer.scala 23:14]
    output io_channels_write_response_channel_BRESP : UInt<2> @[src/main/scala/peripheral/MachineTimer.scala 23:14]
    input io_channels_read_address_channel_ARVALID : UInt<1> @[src/main/scala/peripheral/MachineTimer.scala 23:14]
    output io_channels_read_address_channel_ARREADY : UInt<1> @[src/main/scala/peripheral/MachineTimer.scala 23:14]
    input io_channels_read_address_channel_ARADDR : UInt<32> @[src/main/scala/peripheral/MachineTimer.scala 23:14]
    input io_channels_read_address_channel_ARPROT : UInt<3> @[src/main/scala/peripheral/MachineTimer.scala 23:14]
    output io_channels_read_data_channel_RVALID : UInt<1> @[src/main/scala/peripheral/MachineTimer.scala 23:14]
    input io_channels_read_data_channel_RREADY : UInt<1> @[src/main/scala/peripheral/MachineTimer.scala 23:14]
    output io_channels_read_data_channel_RDATA : UInt<32> @[src/main/scala/peripheral/MachineTimer.scala 23:14]
    output io_channels_read_data_channel_RRESP : UInt<2> @[src/main/scala/peripheral/MachineTimer.scala 23:14]
    output io_mtip : UInt<1> @[src/main/scala/peripheral/MachineTimer.scala 23:14]
    output io_debug_mtime : UInt<64> @[src/main/scala/peripheral/MachineTimer.scala 23:14]
    output io_debug_mtimecmp : UInt<64> @[src/main/scala/peripheral/MachineTimer.scala 23:14]

    inst slave of AXI4LiteSlave @[src/main/scala/peripheral/MachineTimer.scala 46:21]
    reg mtime : UInt<64>, clock with :
      reset => (UInt<1>("h0"), mtime) @[src/main/scala/peripheral/MachineTimer.scala 32:25]
    reg mtimecmp : UInt<64>, clock with :
      reset => (UInt<1>("h0"), mtimecmp) @[src/main/scala/peripheral/MachineTimer.scala 34:25]
    node _mtime_T = add(mtime, UInt<1>("h1")) @[src/main/scala/peripheral/MachineTimer.scala 40:18]
    node _mtime_T_1 = tail(_mtime_T, 1) @[src/main/scala/peripheral/MachineTimer.scala 40:18]
    node _io_mtip_T = geq(mtime, mtimecmp) @[src/main/scala/peripheral/MachineTimer.scala 43:20]
    node addr = and(slave.io_bundle_address, UInt<4>("hf")) @[src/main/scala/peripheral/MachineTimer.scala 50:38]
    node _slave_io_bundle_read_data_T = bits(mtime, 31, 0) @[src/main/scala/peripheral/MachineTimer.scala 56:21]
    node _slave_io_bundle_read_data_T_1 = bits(mtime, 63, 32) @[src/main/scala/peripheral/MachineTimer.scala 57:21]
    node _slave_io_bundle_read_data_T_2 = bits(mtimecmp, 31, 0) @[src/main/scala/peripheral/MachineTimer.scala 58:24]
    node _slave_io_bundle_read_data_T_3 = bits(mtimecmp, 63, 32) @[src/main/scala/peripheral/MachineTimer.scala 59:24]
    node _slave_io_bundle_read_data_T_4 = eq(UInt<1>("h0"), addr) @[src/main/scala/peripheral/MachineTimer.scala 54:52]
    node _slave_io_bundle_read_data_T_5 = mux(_slave_io_bundle_read_data_T_4, _slave_io_bundle_read_data_T, UInt<1>("h0")) @[src/main/scala/peripheral/MachineTimer.scala 54:52]
    node _slave_io_bundle_read_data_T_6 = eq(UInt<3>("h4"), addr) @[src/main/scala/peripheral/MachineTimer.scala 54:52]
    node _slave_io_bundle_read_data_T_7 = mux(_slave_io_bundle_read_data_T_6, _slave_io_bundle_read_data_T_1, _slave_io_bundle_read_data_T_5) @[src/main/scala/peripheral/MachineTimer.scala 54:52]
    node _slave_io_bundle_read_data_T_8 = eq(UInt<4>("h8"), addr) @[src/main/scala/peripheral/MachineTimer.scala 54:52]
    node _slave_io_bundle_read_data_T_9 = mux(_slave_io_bundle_read_data_T_8, _slave_io_bundle_read_data_T_2, _slave_io_bundle_read_data_T_7) @[src/main/scala/peripheral/MachineTimer.scala 54:52]
    node _slave_io_bundle_read_data_T_10 = eq(UInt<4>("hc"), addr) @[src/main/scala/peripheral/MachineTimer.scala 54:52]
    node _slave_io_bundle_read_data_T_11 = mux(_slave_io_bundle_read_data_T_10, _slave_io_bundle_read_data_T_3, _slave_io_bundle_read_data_T_9) @[src/main/scala/peripheral/MachineTimer.scala 54:52]
    node _T = eq(UInt<1>("h0"), addr) @[src/main/scala/peripheral/MachineTimer.scala 65:18]
    node _mtime_T_2 = bits(mtime, 63, 32) @[src/main/scala/peripheral/MachineTimer.scala 66:37]
    node _mtime_T_3 = cat(_mtime_T_2, slave.io_bundle_write_data) @[src/main/scala/peripheral/MachineTimer.scala 66:31]
    node _T_1 = eq(UInt<3>("h4"), addr) @[src/main/scala/peripheral/MachineTimer.scala 65:18]
    node _mtime_T_4 = bits(mtime, 31, 0) @[src/main/scala/peripheral/MachineTimer.scala 67:65]
    node _mtime_T_5 = cat(slave.io_bundle_write_data, _mtime_T_4) @[src/main/scala/peripheral/MachineTimer.scala 67:31]
    node _T_2 = eq(UInt<4>("h8"), addr) @[src/main/scala/peripheral/MachineTimer.scala 65:18]
    node _mtimecmp_T = bits(mtimecmp, 63, 32) @[src/main/scala/peripheral/MachineTimer.scala 68:43]
    node _mtimecmp_T_1 = cat(_mtimecmp_T, slave.io_bundle_write_data) @[src/main/scala/peripheral/MachineTimer.scala 68:34]
    node _T_3 = eq(UInt<4>("hc"), addr) @[src/main/scala/peripheral/MachineTimer.scala 65:18]
    node _mtimecmp_T_2 = bits(mtimecmp, 31, 0) @[src/main/scala/peripheral/MachineTimer.scala 69:71]
    node _mtimecmp_T_3 = cat(slave.io_bundle_write_data, _mtimecmp_T_2) @[src/main/scala/peripheral/MachineTimer.scala 69:34]
    node _GEN_0 = mux(_T_3, _mtimecmp_T_3, mtimecmp) @[src/main/scala/peripheral/MachineTimer.scala 65:18 34:25 69:28]
    node _GEN_1 = mux(_T_2, _mtimecmp_T_1, _GEN_0) @[src/main/scala/peripheral/MachineTimer.scala 65:18 68:28]
    node _GEN_2 = mux(_T_1, _mtime_T_5, _mtime_T_1) @[src/main/scala/peripheral/MachineTimer.scala 65:18 67:25 40:9]
    node _GEN_3 = mux(_T_1, mtimecmp, _GEN_1) @[src/main/scala/peripheral/MachineTimer.scala 65:18 34:25]
    node _GEN_4 = mux(_T, _mtime_T_3, _GEN_2) @[src/main/scala/peripheral/MachineTimer.scala 65:18 66:25]
    node _GEN_5 = mux(_T, mtimecmp, _GEN_3) @[src/main/scala/peripheral/MachineTimer.scala 65:18 34:25]
    node _GEN_6 = mux(slave.io_bundle_write, _GEN_4, _mtime_T_1) @[src/main/scala/peripheral/MachineTimer.scala 64:31 40:9]
    node _GEN_7 = mux(slave.io_bundle_write, _GEN_5, mtimecmp) @[src/main/scala/peripheral/MachineTimer.scala 34:25 64:31]
    io_channels_write_address_channel_AWREADY <= slave.io_channels_write_address_channel_AWREADY @[src/main/scala/peripheral/MachineTimer.scala 47:21]
    io_channels_write_data_channel_WREADY <= slave.io_channels_write_data_channel_WREADY @[src/main/scala/peripheral/MachineTimer.scala 47:21]
    io_channels_write_response_channel_BVALID <= slave.io_channels_write_response_channel_BVALID @[src/main/scala/peripheral/MachineTimer.scala 47:21]
    io_channels_write_response_channel_BRESP <= slave.io_channels_write_response_channel_BRESP @[src/main/scala/peripheral/MachineTimer.scala 47:21]
    io_channels_read_address_channel_ARREADY <= slave.io_channels_read_address_channel_ARREADY @[src/main/scala/peripheral/MachineTimer.scala 47:21]
    io_channels_read_data_channel_RVALID <= slave.io_channels_read_data_channel_RVALID @[src/main/scala/peripheral/MachineTimer.scala 47:21]
    io_channels_read_data_channel_RDATA <= slave.io_channels_read_data_channel_RDATA @[src/main/scala/peripheral/MachineTimer.scala 47:21]
    io_channels_read_data_channel_RRESP <= slave.io_channels_read_data_channel_RRESP @[src/main/scala/peripheral/MachineTimer.scala 47:21]
    io_mtip <= _io_mtip_T @[src/main/scala/peripheral/MachineTimer.scala 43:11]
    io_debug_mtime <= mtime @[src/main/scala/peripheral/MachineTimer.scala 73:21]
    io_debug_mtimecmp <= mtimecmp @[src/main/scala/peripheral/MachineTimer.scala 74:21]
    mtime <= mux(reset, UInt<64>("h0"), _GEN_6) @[src/main/scala/peripheral/MachineTimer.scala 32:{25,25}]
    mtimecmp <= mux(reset, UInt<64>("hffffffffffffffff"), _GEN_7) @[src/main/scala/peripheral/MachineTimer.scala 34:{25,25}]
    slave.clock <= clock
    slave.reset <= reset
    slave.io_channels_write_address_channel_AWVALID <= io_channels_write_address_channel_AWVALID @[src/main/scala/peripheral/MachineTimer.scala 47:21]
    slave.io_channels_write_address_channel_AWADDR <= io_channels_write_address_channel_AWADDR @[src/main/scala/peripheral/MachineTimer.scala 47:21]
    slave.io_channels_write_address_channel_AWPROT <= io_channels_write_address_channel_AWPROT @[src/main/scala/peripheral/MachineTimer.scala 47:21]
    slave.io_channels_write_data_channel_WVALID <= io_channels_write_data_channel_WVALID @[src/main/scala/peripheral/MachineTimer.scala 47:21]
    slave.io_channels_write_data_channel_WDATA <= io_channels_write_data_channel_WDATA @[src/main/scala/peripheral/MachineTimer.scala 47:21]
    slave.io_channels_write_data_channel_WSTRB <= io_channels_write_data_channel_WSTRB @[src/main/scala/peripheral/MachineTimer.scala 47:21]
    slave.io_channels_write_response_channel_BREADY <= io_channels_write_response_channel_BREADY @[src/main/scala/peripheral/MachineTimer.scala 47:21]
    slave.io_channels_read_address_channel_ARVALID <= io_channels_read_address_channel_ARVALID @[src/main/scala/peripheral/MachineTimer.scala 47:21]
    slave.io_channels_read_address_channel_ARADDR <= io_channels_read_address_channel_ARADDR @[src/main/scala/peripheral/MachineTimer.scala 47:21]
    slave.io_channels_read_address_channel_ARPROT <= io_channels_read_address_channel_ARPROT @[src/main/scala/peripheral/MachineTimer.scala 47:21]
    slave.io_channels_read_data_channel_RREADY <= io_channels_read_data_channel_RREADY @[src/main/scala/peripheral/MachineTimer.scala 47:21]
    slave.io_bundle_read_data <= _slave_io_bundle_read_data_T_11 @[src/main/scala/peripheral/MachineTimer.scala 54:29]
    slave.io_bundle_read_valid <= UInt<1>("h1") @[src/main/scala/peripheral/MachineTimer.scala 53:30]

  module AXI4LiteSlave_1 :
    input clock : Clock
    input reset : UInt<1>
    input io_channels_write_address_channel_AWVALID : UInt<1> @[src/main/scala/bus/AXI4Lite.scala 131:14]
    output io_channels_write_address_channel_AWREADY : UInt<1> @[src/main/scala/bus/AXI4Lite.scala 131:14]
    input io_channels_write_address_channel_AWADDR : UInt<8> @[src/main/scala/bus/AXI4Lite.scala 131:14]
    input io_channels_write_address_channel_AWPROT : UInt<3> @[src/main/scala/bus/AXI4Lite.scala 131:14]
    input io_channels_write_data_channel_WVALID : UInt<1> @[src/main/scala/bus/AXI4Lite.scala 131:14]
    output io_channels_write_data_channel_WREADY : UInt<1> @[src/main/scala/bus/AXI4Lite.scala 131:14]
    input io_channels_write_data_channel_WDATA : UInt<32> @[src/main/scala/bus/AXI4Lite.scala 131:14]
    input io_channels_write_data_channel_WSTRB : UInt<4> @[src/main/scala/bus/AXI4Lite.scala 131:14]
    output io_channels_write_response_channel_BVALID : UInt<1> @[src/main/scala/bus/AXI4Lite.scala 131:14]
    input io_channels_write_response_channel_BREADY : UInt<1> @[src/main/scala/bus/AXI4Lite.scala 131:14]
    output io_channels_write_response_channel_BRESP : UInt<2> @[src/main/scala/bus/AXI4Lite.scala 131:14]
    input io_channels_read_address_channel_ARVALID : UInt<1> @[src/main/scala/bus/AXI4Lite.scala 131:14]
    output io_channels_read_address_channel_ARREADY : UInt<1> @[src/main/scala/bus/AXI4Lite.scala 131:14]
    input io_channels_read_address_channel_ARADDR : UInt<8> @[src/main/scala/bus/AXI4Lite.scala 131:14]
    input io_channels_read_address_channel_ARPROT : UInt<3> @[src/main/scala/bus/AXI4Lite.scala 131:14]
    output io_channels_read_data_channel_RVALID : UInt<1> @[src/main/scala/bus/AXI4Lite.scala 131:14]
    input io_channels_read_data_channel_RREADY : UInt<1> @[src/main/scala/bus/AXI4Lite.scala 131:14]
    output io_channels_read_data_channel_RDATA : UInt<32> @[src/main/scala/bus/AXI4Lite.scala 131:14]
    output io_channels_read_data_channel_RRESP : UInt<2> @[src/main/scala/bus/AXI4Lite.scala 131:14]
    output io_bundle_address : UInt<8> @[src/main/scala/bus/AXI4Lite.scala 131:14]
    output io_bundle_read : UInt<1> @[src/main/scala/bus/AXI4Lite.scala 131:14]
    input io_bundle_read_data : UInt<32> @[src/main/scala/bus/AXI4Lite.scala 131:14]
    input io_bundle_read_valid : UInt<1> @[src/main/scala/bus/AXI4Lite.scala 131:14]
    output io_bundle_write : UInt<1> @[src/main/scala/bus/AXI4Lite.scala 131:14]
    output io_bundle_write_data : UInt<32> @[src/main/scala/bus/AXI4Lite.scala 131:14]
    output io_bundle_write_strobe_0 : UInt<1> @[src/main/scala/bus/AXI4Lite.scala 131:14]
    output io_bundle_write_strobe_1 : UInt<1> @[src/main/scala/bus/AXI4Lite.scala 131:14]
    output io_bundle_write_strobe_2 : UInt<1> @[src/main/scala/bus/AXI4Lite.scala 131:14]
    output io_bundle_write_strobe_3 : UInt<1> @[src/main/scala/bus/AXI4Lite.scala 131:14]

    reg state : UInt<3>, clock with :
      reset => (UInt<1>("h0"), state) @[src/main/scala/bus/AXI4Lite.scala 136:22]
    reg addr : UInt<8>, clock with :
      reset => (UInt<1>("h0"), addr) @[src/main/scala/bus/AXI4Lite.scala 138:21]
    reg read : UInt<1>, clock with :
      reset => (UInt<1>("h0"), read) @[src/main/scala/bus/AXI4Lite.scala 142:21]
    reg read_data : UInt<32>, clock with :
      reset => (UInt<1>("h0"), read_data) @[src/main/scala/bus/AXI4Lite.scala 144:26]
    reg ARREADY : UInt<1>, clock with :
      reset => (UInt<1>("h0"), ARREADY) @[src/main/scala/bus/AXI4Lite.scala 147:24]
    reg RVALID : UInt<1>, clock with :
      reset => (UInt<1>("h0"), RVALID) @[src/main/scala/bus/AXI4Lite.scala 149:23]
    reg RRESP : UInt<2>, clock with :
      reset => (UInt<1>("h0"), RRESP) @[src/main/scala/bus/AXI4Lite.scala 151:22]
    reg write : UInt<1>, clock with :
      reset => (UInt<1>("h0"), write) @[src/main/scala/bus/AXI4Lite.scala 155:22]
    reg write_data : UInt<32>, clock with :
      reset => (UInt<1>("h0"), write_data) @[src/main/scala/bus/AXI4Lite.scala 157:27]
    reg write_strobe_0 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), write_strobe_0) @[src/main/scala/bus/AXI4Lite.scala 159:29]
    reg write_strobe_1 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), write_strobe_1) @[src/main/scala/bus/AXI4Lite.scala 159:29]
    reg write_strobe_2 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), write_strobe_2) @[src/main/scala/bus/AXI4Lite.scala 159:29]
    reg write_strobe_3 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), write_strobe_3) @[src/main/scala/bus/AXI4Lite.scala 159:29]
    reg AWREADY : UInt<1>, clock with :
      reset => (UInt<1>("h0"), AWREADY) @[src/main/scala/bus/AXI4Lite.scala 162:24]
    reg WREADY : UInt<1>, clock with :
      reset => (UInt<1>("h0"), WREADY) @[src/main/scala/bus/AXI4Lite.scala 164:23]
    reg BVALID : UInt<1>, clock with :
      reset => (UInt<1>("h0"), BVALID) @[src/main/scala/bus/AXI4Lite.scala 166:23]
    node _T = asUInt(UInt<1>("h0")) @[src/main/scala/bus/AXI4Lite.scala 171:17]
    node _T_1 = asUInt(state) @[src/main/scala/bus/AXI4Lite.scala 171:17]
    node _T_2 = eq(_T, _T_1) @[src/main/scala/bus/AXI4Lite.scala 171:17]
    node _GEN_0 = mux(io_channels_write_address_channel_AWVALID, UInt<2>("h3"), state) @[src/main/scala/bus/AXI4Lite.scala 180:61 182:17 136:22]
    node _GEN_1 = mux(io_channels_write_address_channel_AWVALID, UInt<1>("h1"), AWREADY) @[src/main/scala/bus/AXI4Lite.scala 180:61 183:17 162:24]
    node _GEN_2 = mux(io_channels_read_address_channel_ARVALID, UInt<1>("h1"), _GEN_0) @[src/main/scala/bus/AXI4Lite.scala 176:54 178:17]
    node _GEN_3 = mux(io_channels_read_address_channel_ARVALID, UInt<1>("h1"), ARREADY) @[src/main/scala/bus/AXI4Lite.scala 176:54 179:17 147:24]
    node _GEN_4 = mux(io_channels_read_address_channel_ARVALID, AWREADY, _GEN_1) @[src/main/scala/bus/AXI4Lite.scala 162:24 176:54]
    node _T_3 = asUInt(UInt<1>("h1")) @[src/main/scala/bus/AXI4Lite.scala 171:17]
    node _T_4 = asUInt(state) @[src/main/scala/bus/AXI4Lite.scala 171:17]
    node _T_5 = eq(_T_3, _T_4) @[src/main/scala/bus/AXI4Lite.scala 171:17]
    node _T_6 = and(io_channels_read_address_channel_ARVALID, ARREADY) @[src/main/scala/bus/AXI4Lite.scala 188:53]
    node _GEN_5 = mux(_T_6, io_channels_read_address_channel_ARADDR, addr) @[src/main/scala/bus/AXI4Lite.scala 188:65 190:17 138:21]
    node _GEN_6 = mux(_T_6, UInt<1>("h0"), ARREADY) @[src/main/scala/bus/AXI4Lite.scala 188:65 191:17 147:24]
    node _GEN_7 = mux(_T_6, UInt<1>("h1"), read) @[src/main/scala/bus/AXI4Lite.scala 188:65 192:17 142:21]
    node _GEN_8 = mux(_T_6, UInt<2>("h2"), state) @[src/main/scala/bus/AXI4Lite.scala 188:65 193:17 136:22]
    node _T_7 = asUInt(UInt<2>("h2")) @[src/main/scala/bus/AXI4Lite.scala 171:17]
    node _T_8 = asUInt(state) @[src/main/scala/bus/AXI4Lite.scala 171:17]
    node _T_9 = eq(_T_7, _T_8) @[src/main/scala/bus/AXI4Lite.scala 171:17]
    node _GEN_9 = mux(io_bundle_read_valid, io_bundle_read_data, read_data) @[src/main/scala/bus/AXI4Lite.scala 198:34 200:19 144:26]
    node _GEN_10 = mux(io_bundle_read_valid, UInt<1>("h1"), RVALID) @[src/main/scala/bus/AXI4Lite.scala 198:34 201:19 149:23]
    node _GEN_11 = mux(io_bundle_read_valid, UInt<1>("h0"), RRESP) @[src/main/scala/bus/AXI4Lite.scala 198:34 202:19 151:22]
    node _GEN_12 = mux(io_bundle_read_valid, UInt<1>("h0"), read) @[src/main/scala/bus/AXI4Lite.scala 198:34 203:19 142:21]
    node _T_10 = and(RVALID, io_channels_read_data_channel_RREADY) @[src/main/scala/bus/AXI4Lite.scala 206:19]
    node _GEN_13 = mux(_T_10, UInt<1>("h0"), _GEN_10) @[src/main/scala/bus/AXI4Lite.scala 206:60 208:16]
    node _GEN_14 = mux(_T_10, UInt<1>("h0"), state) @[src/main/scala/bus/AXI4Lite.scala 206:60 209:16 136:22]
    node _T_11 = asUInt(UInt<2>("h3")) @[src/main/scala/bus/AXI4Lite.scala 171:17]
    node _T_12 = asUInt(state) @[src/main/scala/bus/AXI4Lite.scala 171:17]
    node _T_13 = eq(_T_11, _T_12) @[src/main/scala/bus/AXI4Lite.scala 171:17]
    node _T_14 = and(io_channels_write_address_channel_AWVALID, AWREADY) @[src/main/scala/bus/AXI4Lite.scala 214:54]
    node _GEN_15 = mux(_T_14, io_channels_write_address_channel_AWADDR, addr) @[src/main/scala/bus/AXI4Lite.scala 214:66 216:17 138:21]
    node _GEN_16 = mux(_T_14, UInt<1>("h0"), AWREADY) @[src/main/scala/bus/AXI4Lite.scala 214:66 217:17 162:24]
    node _GEN_17 = mux(_T_14, UInt<1>("h1"), WREADY) @[src/main/scala/bus/AXI4Lite.scala 214:66 218:17 164:23]
    node _GEN_18 = mux(_T_14, UInt<3>("h4"), state) @[src/main/scala/bus/AXI4Lite.scala 214:66 219:17 136:22]
    node _T_15 = asUInt(UInt<3>("h4")) @[src/main/scala/bus/AXI4Lite.scala 171:17]
    node _T_16 = asUInt(state) @[src/main/scala/bus/AXI4Lite.scala 171:17]
    node _T_17 = eq(_T_15, _T_16) @[src/main/scala/bus/AXI4Lite.scala 171:17]
    node _T_18 = and(io_channels_write_data_channel_WVALID, WREADY) @[src/main/scala/bus/AXI4Lite.scala 224:50]
    node _T_19 = bits(io_channels_write_data_channel_WSTRB, 0, 0) @[src/main/scala/bus/AXI4Lite.scala 227:70]
    node _T_20 = bits(io_channels_write_data_channel_WSTRB, 1, 1) @[src/main/scala/bus/AXI4Lite.scala 227:70]
    node _T_21 = bits(io_channels_write_data_channel_WSTRB, 2, 2) @[src/main/scala/bus/AXI4Lite.scala 227:70]
    node _T_22 = bits(io_channels_write_data_channel_WSTRB, 3, 3) @[src/main/scala/bus/AXI4Lite.scala 227:70]
    node _GEN_19 = mux(_T_18, io_channels_write_data_channel_WDATA, write_data) @[src/main/scala/bus/AXI4Lite.scala 224:61 226:22 157:27]
    node _WIRE_0 = _T_19 @[src/main/scala/bus/AXI4Lite.scala 227:{32,32}]
    node _GEN_20 = mux(_T_18, _WIRE_0, write_strobe_0) @[src/main/scala/bus/AXI4Lite.scala 224:61 227:22 159:29]
    node _WIRE_1 = _T_20 @[src/main/scala/bus/AXI4Lite.scala 227:{32,32}]
    node _GEN_21 = mux(_T_18, _WIRE_1, write_strobe_1) @[src/main/scala/bus/AXI4Lite.scala 224:61 227:22 159:29]
    node _WIRE_2 = _T_21 @[src/main/scala/bus/AXI4Lite.scala 227:{32,32}]
    node _GEN_22 = mux(_T_18, _WIRE_2, write_strobe_2) @[src/main/scala/bus/AXI4Lite.scala 224:61 227:22 159:29]
    node _WIRE_3 = _T_22 @[src/main/scala/bus/AXI4Lite.scala 227:{32,32}]
    node _GEN_23 = mux(_T_18, _WIRE_3, write_strobe_3) @[src/main/scala/bus/AXI4Lite.scala 224:61 227:22 159:29]
    node _GEN_24 = mux(_T_18, UInt<1>("h0"), WREADY) @[src/main/scala/bus/AXI4Lite.scala 224:61 228:22 164:23]
    node _GEN_25 = mux(_T_18, UInt<1>("h1"), write) @[src/main/scala/bus/AXI4Lite.scala 155:22 224:61 229:22]
    node _GEN_26 = mux(_T_18, UInt<3>("h5"), state) @[src/main/scala/bus/AXI4Lite.scala 136:22 224:61 230:22]
    node _T_23 = asUInt(UInt<3>("h5")) @[src/main/scala/bus/AXI4Lite.scala 171:17]
    node _T_24 = asUInt(state) @[src/main/scala/bus/AXI4Lite.scala 171:17]
    node _T_25 = eq(_T_23, _T_24) @[src/main/scala/bus/AXI4Lite.scala 171:17]
    node _T_26 = and(BVALID, io_channels_write_response_channel_BREADY) @[src/main/scala/bus/AXI4Lite.scala 239:19]
    node _GEN_27 = mux(_T_26, UInt<1>("h0"), UInt<1>("h1")) @[src/main/scala/bus/AXI4Lite.scala 236:14 239:65 241:16]
    node _GEN_28 = mux(_T_26, UInt<1>("h0"), state) @[src/main/scala/bus/AXI4Lite.scala 239:65 242:16 136:22]
    node _GEN_29 = mux(_T_25, UInt<1>("h0"), write) @[src/main/scala/bus/AXI4Lite.scala 171:17 235:14 155:22]
    node _GEN_30 = mux(_T_25, _GEN_27, BVALID) @[src/main/scala/bus/AXI4Lite.scala 171:17 166:23]
    node _GEN_31 = mux(_T_25, UInt<1>("h0"), UInt<2>("h0")) @[src/main/scala/bus/AXI4Lite.scala 171:17 237:14 168:23]
    node _GEN_32 = mux(_T_25, _GEN_28, state) @[src/main/scala/bus/AXI4Lite.scala 171:17 136:22]
    node _GEN_33 = mux(_T_17, _GEN_19, write_data) @[src/main/scala/bus/AXI4Lite.scala 171:17 157:27]
    node _GEN_34 = mux(_T_17, _GEN_20, write_strobe_0) @[src/main/scala/bus/AXI4Lite.scala 171:17 159:29]
    node _GEN_35 = mux(_T_17, _GEN_21, write_strobe_1) @[src/main/scala/bus/AXI4Lite.scala 171:17 159:29]
    node _GEN_36 = mux(_T_17, _GEN_22, write_strobe_2) @[src/main/scala/bus/AXI4Lite.scala 171:17 159:29]
    node _GEN_37 = mux(_T_17, _GEN_23, write_strobe_3) @[src/main/scala/bus/AXI4Lite.scala 171:17 159:29]
    node _GEN_38 = mux(_T_17, _GEN_24, WREADY) @[src/main/scala/bus/AXI4Lite.scala 171:17 164:23]
    node _GEN_39 = mux(_T_17, _GEN_25, _GEN_29) @[src/main/scala/bus/AXI4Lite.scala 171:17]
    node _GEN_40 = mux(_T_17, _GEN_26, _GEN_32) @[src/main/scala/bus/AXI4Lite.scala 171:17]
    node _GEN_41 = mux(_T_17, BVALID, _GEN_30) @[src/main/scala/bus/AXI4Lite.scala 171:17 166:23]
    node _GEN_42 = mux(_T_17, UInt<2>("h0"), _GEN_31) @[src/main/scala/bus/AXI4Lite.scala 171:17 168:23]
    node _GEN_43 = mux(_T_13, _GEN_15, addr) @[src/main/scala/bus/AXI4Lite.scala 171:17 138:21]
    node _GEN_44 = mux(_T_13, _GEN_16, AWREADY) @[src/main/scala/bus/AXI4Lite.scala 171:17 162:24]
    node _GEN_45 = mux(_T_13, _GEN_17, _GEN_38) @[src/main/scala/bus/AXI4Lite.scala 171:17]
    node _GEN_46 = mux(_T_13, _GEN_18, _GEN_40) @[src/main/scala/bus/AXI4Lite.scala 171:17]
    node _GEN_47 = mux(_T_13, write_data, _GEN_33) @[src/main/scala/bus/AXI4Lite.scala 171:17 157:27]
    node _GEN_48 = mux(_T_13, write_strobe_0, _GEN_34) @[src/main/scala/bus/AXI4Lite.scala 171:17 159:29]
    node _GEN_49 = mux(_T_13, write_strobe_1, _GEN_35) @[src/main/scala/bus/AXI4Lite.scala 171:17 159:29]
    node _GEN_50 = mux(_T_13, write_strobe_2, _GEN_36) @[src/main/scala/bus/AXI4Lite.scala 171:17 159:29]
    node _GEN_51 = mux(_T_13, write_strobe_3, _GEN_37) @[src/main/scala/bus/AXI4Lite.scala 171:17 159:29]
    node _GEN_52 = mux(_T_13, write, _GEN_39) @[src/main/scala/bus/AXI4Lite.scala 171:17 155:22]
    node _GEN_53 = mux(_T_13, BVALID, _GEN_41) @[src/main/scala/bus/AXI4Lite.scala 171:17 166:23]
    node _GEN_54 = mux(_T_13, UInt<2>("h0"), _GEN_42) @[src/main/scala/bus/AXI4Lite.scala 171:17 168:23]
    node _GEN_55 = mux(_T_9, _GEN_9, read_data) @[src/main/scala/bus/AXI4Lite.scala 171:17 144:26]
    node _GEN_56 = mux(_T_9, _GEN_13, RVALID) @[src/main/scala/bus/AXI4Lite.scala 171:17 149:23]
    node _GEN_57 = mux(_T_9, _GEN_11, RRESP) @[src/main/scala/bus/AXI4Lite.scala 171:17 151:22]
    node _GEN_58 = mux(_T_9, _GEN_12, read) @[src/main/scala/bus/AXI4Lite.scala 171:17 142:21]
    node _GEN_59 = mux(_T_9, _GEN_14, _GEN_46) @[src/main/scala/bus/AXI4Lite.scala 171:17]
    node _GEN_60 = mux(_T_9, addr, _GEN_43) @[src/main/scala/bus/AXI4Lite.scala 171:17 138:21]
    node _GEN_61 = mux(_T_9, AWREADY, _GEN_44) @[src/main/scala/bus/AXI4Lite.scala 171:17 162:24]
    node _GEN_62 = mux(_T_9, WREADY, _GEN_45) @[src/main/scala/bus/AXI4Lite.scala 171:17 164:23]
    node _GEN_63 = mux(_T_9, write_data, _GEN_47) @[src/main/scala/bus/AXI4Lite.scala 171:17 157:27]
    node _GEN_64 = mux(_T_9, write_strobe_0, _GEN_48) @[src/main/scala/bus/AXI4Lite.scala 171:17 159:29]
    node _GEN_65 = mux(_T_9, write_strobe_1, _GEN_49) @[src/main/scala/bus/AXI4Lite.scala 171:17 159:29]
    node _GEN_66 = mux(_T_9, write_strobe_2, _GEN_50) @[src/main/scala/bus/AXI4Lite.scala 171:17 159:29]
    node _GEN_67 = mux(_T_9, write_strobe_3, _GEN_51) @[src/main/scala/bus/AXI4Lite.scala 171:17 159:29]
    node _GEN_68 = mux(_T_9, write, _GEN_52) @[src/main/scala/bus/AXI4Lite.scala 171:17 155:22]
    node _GEN_69 = mux(_T_9, BVALID, _GEN_53) @[src/main/scala/bus/AXI4Lite.scala 171:17 166:23]
    node _GEN_70 = mux(_T_9, UInt<2>("h0"), _GEN_54) @[src/main/scala/bus/AXI4Lite.scala 171:17 168:23]
    node _GEN_71 = mux(_T_5, _GEN_5, _GEN_60) @[src/main/scala/bus/AXI4Lite.scala 171:17]
    node _GEN_72 = mux(_T_5, _GEN_6, ARREADY) @[src/main/scala/bus/AXI4Lite.scala 171:17 147:24]
    node _GEN_73 = mux(_T_5, _GEN_7, _GEN_58) @[src/main/scala/bus/AXI4Lite.scala 171:17]
    node _GEN_74 = mux(_T_5, _GEN_8, _GEN_59) @[src/main/scala/bus/AXI4Lite.scala 171:17]
    node _GEN_75 = mux(_T_5, read_data, _GEN_55) @[src/main/scala/bus/AXI4Lite.scala 171:17 144:26]
    node _GEN_76 = mux(_T_5, RVALID, _GEN_56) @[src/main/scala/bus/AXI4Lite.scala 171:17 149:23]
    node _GEN_77 = mux(_T_5, RRESP, _GEN_57) @[src/main/scala/bus/AXI4Lite.scala 171:17 151:22]
    node _GEN_78 = mux(_T_5, AWREADY, _GEN_61) @[src/main/scala/bus/AXI4Lite.scala 171:17 162:24]
    node _GEN_79 = mux(_T_5, WREADY, _GEN_62) @[src/main/scala/bus/AXI4Lite.scala 171:17 164:23]
    node _GEN_80 = mux(_T_5, write_data, _GEN_63) @[src/main/scala/bus/AXI4Lite.scala 171:17 157:27]
    node _GEN_81 = mux(_T_5, write_strobe_0, _GEN_64) @[src/main/scala/bus/AXI4Lite.scala 171:17 159:29]
    node _GEN_82 = mux(_T_5, write_strobe_1, _GEN_65) @[src/main/scala/bus/AXI4Lite.scala 171:17 159:29]
    node _GEN_83 = mux(_T_5, write_strobe_2, _GEN_66) @[src/main/scala/bus/AXI4Lite.scala 171:17 159:29]
    node _GEN_84 = mux(_T_5, write_strobe_3, _GEN_67) @[src/main/scala/bus/AXI4Lite.scala 171:17 159:29]
    node _GEN_85 = mux(_T_5, write, _GEN_68) @[src/main/scala/bus/AXI4Lite.scala 171:17 155:22]
    node _GEN_86 = mux(_T_5, BVALID, _GEN_69) @[src/main/scala/bus/AXI4Lite.scala 171:17 166:23]
    node _GEN_87 = mux(_T_5, UInt<2>("h0"), _GEN_70) @[src/main/scala/bus/AXI4Lite.scala 171:17 168:23]
    node _GEN_88 = mux(_T_2, UInt<1>("h0"), _GEN_73) @[src/main/scala/bus/AXI4Lite.scala 171:17 173:13]
    node _GEN_89 = mux(_T_2, UInt<1>("h0"), _GEN_85) @[src/main/scala/bus/AXI4Lite.scala 171:17 174:13]
    node _GEN_90 = mux(_T_2, _GEN_2, _GEN_74) @[src/main/scala/bus/AXI4Lite.scala 171:17]
    node _GEN_91 = mux(_T_2, _GEN_3, _GEN_72) @[src/main/scala/bus/AXI4Lite.scala 171:17]
    node _GEN_92 = mux(_T_2, _GEN_4, _GEN_78) @[src/main/scala/bus/AXI4Lite.scala 171:17]
    node _GEN_93 = mux(_T_2, addr, _GEN_71) @[src/main/scala/bus/AXI4Lite.scala 171:17 138:21]
    node _GEN_94 = mux(_T_2, read_data, _GEN_75) @[src/main/scala/bus/AXI4Lite.scala 171:17 144:26]
    node _GEN_95 = mux(_T_2, RVALID, _GEN_76) @[src/main/scala/bus/AXI4Lite.scala 171:17 149:23]
    node _GEN_96 = mux(_T_2, RRESP, _GEN_77) @[src/main/scala/bus/AXI4Lite.scala 171:17 151:22]
    node _GEN_97 = mux(_T_2, WREADY, _GEN_79) @[src/main/scala/bus/AXI4Lite.scala 171:17 164:23]
    node _GEN_98 = mux(_T_2, write_data, _GEN_80) @[src/main/scala/bus/AXI4Lite.scala 171:17 157:27]
    node _GEN_99 = mux(_T_2, write_strobe_0, _GEN_81) @[src/main/scala/bus/AXI4Lite.scala 171:17 159:29]
    node _GEN_100 = mux(_T_2, write_strobe_1, _GEN_82) @[src/main/scala/bus/AXI4Lite.scala 171:17 159:29]
    node _GEN_101 = mux(_T_2, write_strobe_2, _GEN_83) @[src/main/scala/bus/AXI4Lite.scala 171:17 159:29]
    node _GEN_102 = mux(_T_2, write_strobe_3, _GEN_84) @[src/main/scala/bus/AXI4Lite.scala 171:17 159:29]
    node _GEN_103 = mux(_T_2, BVALID, _GEN_86) @[src/main/scala/bus/AXI4Lite.scala 171:17 166:23]
    node _GEN_104 = mux(_T_2, UInt<2>("h0"), _GEN_87) @[src/main/scala/bus/AXI4Lite.scala 171:17 168:23]
    node _write_strobe_WIRE_0 = UInt<1>("h0") @[src/main/scala/bus/AXI4Lite.scala 159:{37,37}]
    node _write_strobe_WIRE_1 = UInt<1>("h0") @[src/main/scala/bus/AXI4Lite.scala 159:{37,37}]
    node _write_strobe_WIRE_2 = UInt<1>("h0") @[src/main/scala/bus/AXI4Lite.scala 159:{37,37}]
    node _write_strobe_WIRE_3 = UInt<1>("h0") @[src/main/scala/bus/AXI4Lite.scala 159:{37,37}]
    node BRESP = _GEN_104 @[src/main/scala/bus/AXI4Lite.scala 168:23]
    io_channels_write_address_channel_AWREADY <= AWREADY @[src/main/scala/bus/AXI4Lite.scala 163:45]
    io_channels_write_data_channel_WREADY <= WREADY @[src/main/scala/bus/AXI4Lite.scala 165:41]
    io_channels_write_response_channel_BVALID <= BVALID @[src/main/scala/bus/AXI4Lite.scala 167:45]
    io_channels_write_response_channel_BRESP <= BRESP @[src/main/scala/bus/AXI4Lite.scala 169:44]
    io_channels_read_address_channel_ARREADY <= ARREADY @[src/main/scala/bus/AXI4Lite.scala 148:44]
    io_channels_read_data_channel_RVALID <= RVALID @[src/main/scala/bus/AXI4Lite.scala 150:40]
    io_channels_read_data_channel_RDATA <= read_data @[src/main/scala/bus/AXI4Lite.scala 145:39]
    io_channels_read_data_channel_RRESP <= RRESP @[src/main/scala/bus/AXI4Lite.scala 152:39]
    io_bundle_address <= addr @[src/main/scala/bus/AXI4Lite.scala 139:21]
    io_bundle_read <= read @[src/main/scala/bus/AXI4Lite.scala 143:18]
    io_bundle_write <= write @[src/main/scala/bus/AXI4Lite.scala 156:19]
    io_bundle_write_data <= write_data @[src/main/scala/bus/AXI4Lite.scala 158:24]
    io_bundle_write_strobe_0 <= write_strobe_0 @[src/main/scala/bus/AXI4Lite.scala 160:26]
    io_bundle_write_strobe_1 <= write_strobe_1 @[src/main/scala/bus/AXI4Lite.scala 160:26]
    io_bundle_write_strobe_2 <= write_strobe_2 @[src/main/scala/bus/AXI4Lite.scala 160:26]
    io_bundle_write_strobe_3 <= write_strobe_3 @[src/main/scala/bus/AXI4Lite.scala 160:26]
    state <= mux(reset, UInt<1>("h0"), _GEN_90) @[src/main/scala/bus/AXI4Lite.scala 136:{22,22}]
    addr <= mux(reset, UInt<8>("h0"), _GEN_93) @[src/main/scala/bus/AXI4Lite.scala 138:{21,21}]
    read <= mux(reset, UInt<1>("h0"), _GEN_88) @[src/main/scala/bus/AXI4Lite.scala 142:{21,21}]
    read_data <= mux(reset, UInt<32>("h0"), _GEN_94) @[src/main/scala/bus/AXI4Lite.scala 144:{26,26}]
    ARREADY <= mux(reset, UInt<1>("h0"), _GEN_91) @[src/main/scala/bus/AXI4Lite.scala 147:{24,24}]
    RVALID <= mux(reset, UInt<1>("h0"), _GEN_95) @[src/main/scala/bus/AXI4Lite.scala 149:{23,23}]
    RRESP <= mux(reset, UInt<2>("h0"), _GEN_96) @[src/main/scala/bus/AXI4Lite.scala 151:{22,22}]
    write <= mux(reset, UInt<1>("h0"), _GEN_89) @[src/main/scala/bus/AXI4Lite.scala 155:{22,22}]
    write_data <= mux(reset, UInt<32>("h0"), _GEN_98) @[src/main/scala/bus/AXI4Lite.scala 157:{27,27}]
    write_strobe_0 <= mux(reset, _write_strobe_WIRE_0, _GEN_99) @[src/main/scala/bus/AXI4Lite.scala 159:{29,29}]
    write_strobe_1 <= mux(reset, _write_strobe_WIRE_1, _GEN_100) @[src/main/scala/bus/AXI4Lite.scala 159:{29,29}]
    write_strobe_2 <= mux(reset, _write_strobe_WIRE_2, _GEN_101) @[src/main/scala/bus/AXI4Lite.scala 159:{29,29}]
    write_strobe_3 <= mux(reset, _write_strobe_WIRE_3, _GEN_102) @[src/main/scala/bus/AXI4Lite.scala 159:{29,29}]
    AWREADY <= mux(reset, UInt<1>("h0"), _GEN_92) @[src/main/scala/bus/AXI4Lite.scala 162:{24,24}]
    WREADY <= mux(reset, UInt<1>("h0"), _GEN_97) @[src/main/scala/bus/AXI4Lite.scala 164:{23,23}]
    BVALID <= mux(reset, UInt<1>("h0"), _GEN_103) @[src/main/scala/bus/AXI4Lite.scala 166:{23,23}]

  module Tx :
    input clock : Clock
    input reset : UInt<1>
    output io_txd : UInt<1> @[src/main/scala/peripheral/UART.scala 44:14]
    output io_channel_ready : UInt<1> @[src/main/scala/peripheral/UART.scala 44:14]
    input io_channel_valid : UInt<1> @[src/main/scala/peripheral/UART.scala 44:14]
    input io_channel_bits : UInt<8> @[src/main/scala/peripheral/UART.scala 44:14]

    reg shiftReg : UInt<11>, clock with :
      reset => (UInt<1>("h0"), shiftReg) @[src/main/scala/peripheral/UART.scala 52:25]
    reg cntReg : UInt<16>, clock with :
      reset => (UInt<1>("h0"), cntReg) @[src/main/scala/peripheral/UART.scala 53:25]
    reg bitsReg : UInt<4>, clock with :
      reset => (UInt<1>("h0"), bitsReg) @[src/main/scala/peripheral/UART.scala 54:25]
    node _io_channel_ready_T = eq(cntReg, UInt<1>("h0")) @[src/main/scala/peripheral/UART.scala 56:31]
    node _io_channel_ready_T_1 = eq(bitsReg, UInt<1>("h0")) @[src/main/scala/peripheral/UART.scala 56:52]
    node _io_channel_ready_T_2 = and(_io_channel_ready_T, _io_channel_ready_T_1) @[src/main/scala/peripheral/UART.scala 56:40]
    node _io_txd_T = bits(shiftReg, 0, 0) @[src/main/scala/peripheral/UART.scala 57:31]
    node _T = eq(cntReg, UInt<1>("h0")) @[src/main/scala/peripheral/UART.scala 59:15]
    node _T_1 = neq(bitsReg, UInt<1>("h0")) @[src/main/scala/peripheral/UART.scala 61:18]
    node shift = shr(shiftReg, 1) @[src/main/scala/peripheral/UART.scala 62:28]
    node _shiftReg_T = bits(shift, 9, 0) @[src/main/scala/peripheral/UART.scala 63:33]
    node _shiftReg_T_1 = cat(UInt<1>("h1"), _shiftReg_T) @[src/main/scala/peripheral/UART.scala 63:22]
    node _bitsReg_T = sub(bitsReg, UInt<1>("h1")) @[src/main/scala/peripheral/UART.scala 64:27]
    node _bitsReg_T_1 = tail(_bitsReg_T, 1) @[src/main/scala/peripheral/UART.scala 64:27]
    node _shiftReg_T_2 = cat(UInt<2>("h3"), io_channel_bits) @[src/main/scala/peripheral/UART.scala 69:28]
    node _shiftReg_T_3 = cat(_shiftReg_T_2, UInt<1>("h0")) @[src/main/scala/peripheral/UART.scala 69:24]
    node _GEN_0 = mux(io_channel_valid, _shiftReg_T_3, UInt<11>("h7ff")) @[src/main/scala/peripheral/UART.scala 66:30 69:18 72:18]
    node _GEN_1 = mux(io_channel_valid, UInt<4>("hb"), bitsReg) @[src/main/scala/peripheral/UART.scala 66:30 70:18 54:25]
    node _GEN_2 = mux(_T_1, _shiftReg_T_1, _GEN_0) @[src/main/scala/peripheral/UART.scala 61:27 63:16]
    node _GEN_3 = mux(_T_1, _bitsReg_T_1, _GEN_1) @[src/main/scala/peripheral/UART.scala 61:27 64:16]
    node _cntReg_T = sub(cntReg, UInt<1>("h1")) @[src/main/scala/peripheral/UART.scala 76:22]
    node _cntReg_T_1 = tail(_cntReg_T, 1) @[src/main/scala/peripheral/UART.scala 76:22]
    node _GEN_4 = mux(_T, UInt<9>("h1b1"), _cntReg_T_1) @[src/main/scala/peripheral/UART.scala 59:24 60:12 76:12]
    node _GEN_5 = mux(_T, _GEN_2, shiftReg) @[src/main/scala/peripheral/UART.scala 59:24 52:25]
    node _GEN_6 = mux(_T, _GEN_3, bitsReg) @[src/main/scala/peripheral/UART.scala 59:24 54:25]
    io_txd <= _io_txd_T @[src/main/scala/peripheral/UART.scala 57:20]
    io_channel_ready <= _io_channel_ready_T_2 @[src/main/scala/peripheral/UART.scala 56:20]
    shiftReg <= mux(reset, UInt<11>("h7ff"), _GEN_5) @[src/main/scala/peripheral/UART.scala 52:{25,25}]
    cntReg <= mux(reset, UInt<16>("h0"), _GEN_4) @[src/main/scala/peripheral/UART.scala 53:{25,25}]
    bitsReg <= mux(reset, UInt<4>("h0"), _GEN_6) @[src/main/scala/peripheral/UART.scala 54:{25,25}]

  module Buffer :
    input clock : Clock
    input reset : UInt<1>
    output io_in_ready : UInt<1> @[src/main/scala/peripheral/UART.scala 134:14]
    input io_in_valid : UInt<1> @[src/main/scala/peripheral/UART.scala 134:14]
    input io_in_bits : UInt<8> @[src/main/scala/peripheral/UART.scala 134:14]
    input io_out_ready : UInt<1> @[src/main/scala/peripheral/UART.scala 134:14]
    output io_out_valid : UInt<1> @[src/main/scala/peripheral/UART.scala 134:14]
    output io_out_bits : UInt<8> @[src/main/scala/peripheral/UART.scala 134:14]

    reg stateReg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), stateReg) @[src/main/scala/peripheral/UART.scala 140:37]
    reg dataReg : UInt<8>, clock with :
      reset => (UInt<1>("h0"), dataReg) @[src/main/scala/peripheral/UART.scala 141:37]
    node _io_in_ready_T = eq(stateReg, UInt<1>("h0")) @[src/main/scala/peripheral/UART.scala 143:28]
    node _io_out_valid_T = eq(stateReg, UInt<1>("h1")) @[src/main/scala/peripheral/UART.scala 144:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[src/main/scala/peripheral/UART.scala 146:17]
    node _GEN_0 = mux(io_in_valid, io_in_bits, dataReg) @[src/main/scala/peripheral/UART.scala 147:23 148:16 141:37]
    node _GEN_1 = mux(io_in_valid, UInt<1>("h1"), stateReg) @[src/main/scala/peripheral/UART.scala 147:23 149:16 140:37]
    node _GEN_2 = mux(io_out_ready, UInt<1>("h0"), stateReg) @[src/main/scala/peripheral/UART.scala 152:24 153:16 140:37]
    node _GEN_3 = mux(_T, _GEN_0, dataReg) @[src/main/scala/peripheral/UART.scala 146:28 141:37]
    node _GEN_4 = mux(_T, _GEN_1, _GEN_2) @[src/main/scala/peripheral/UART.scala 146:28]
    io_in_ready <= _io_in_ready_T @[src/main/scala/peripheral/UART.scala 143:16]
    io_out_valid <= _io_out_valid_T @[src/main/scala/peripheral/UART.scala 144:16]
    io_out_bits <= dataReg @[src/main/scala/peripheral/UART.scala 156:15]
    stateReg <= mux(reset, UInt<1>("h0"), _GEN_4) @[src/main/scala/peripheral/UART.scala 140:{37,37}]
    dataReg <= mux(reset, UInt<8>("h0"), _GEN_3) @[src/main/scala/peripheral/UART.scala 141:{37,37}]

  module BufferedTx :
    input clock : Clock
    input reset : UInt<1>
    output io_txd : UInt<1> @[src/main/scala/peripheral/UART.scala 163:14]
    output io_channel_ready : UInt<1> @[src/main/scala/peripheral/UART.scala 163:14]
    input io_channel_valid : UInt<1> @[src/main/scala/peripheral/UART.scala 163:14]
    input io_channel_bits : UInt<8> @[src/main/scala/peripheral/UART.scala 163:14]

    inst tx of Tx @[src/main/scala/peripheral/UART.scala 167:19]
    inst buf of Buffer @[src/main/scala/peripheral/UART.scala 168:19]
    io_txd <= tx.io_txd @[src/main/scala/peripheral/UART.scala 172:10]
    io_channel_ready <= buf.io_in_ready @[src/main/scala/peripheral/UART.scala 170:13]
    tx.clock <= clock
    tx.reset <= reset
    tx.io_channel_valid <= buf.io_out_valid @[src/main/scala/peripheral/UART.scala 171:17]
    tx.io_channel_bits <= buf.io_out_bits @[src/main/scala/peripheral/UART.scala 171:17]
    buf.clock <= clock
    buf.reset <= reset
    buf.io_in_valid <= io_channel_valid @[src/main/scala/peripheral/UART.scala 170:13]
    buf.io_in_bits <= io_channel_bits @[src/main/scala/peripheral/UART.scala 170:13]
    buf.io_out_ready <= tx.io_channel_ready @[src/main/scala/peripheral/UART.scala 171:17]

  module Rx :
    input clock : Clock
    input reset : UInt<1>
    input io_rxd : UInt<1> @[src/main/scala/peripheral/UART.scala 88:14]
    input io_channel_ready : UInt<1> @[src/main/scala/peripheral/UART.scala 88:14]
    output io_channel_valid : UInt<1> @[src/main/scala/peripheral/UART.scala 88:14]
    output io_channel_bits : UInt<8> @[src/main/scala/peripheral/UART.scala 88:14]

    reg rxReg_REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), rxReg_REG) @[src/main/scala/peripheral/UART.scala 99:30]
    reg rxReg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), rxReg) @[src/main/scala/peripheral/UART.scala 99:22]
    reg shiftReg : UInt<8>, clock with :
      reset => (UInt<1>("h0"), shiftReg) @[src/main/scala/peripheral/UART.scala 101:25]
    reg cntReg : UInt<16>, clock with :
      reset => (UInt<1>("h0"), cntReg) @[src/main/scala/peripheral/UART.scala 102:25]
    reg bitsReg : UInt<4>, clock with :
      reset => (UInt<1>("h0"), bitsReg) @[src/main/scala/peripheral/UART.scala 103:25]
    reg valReg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), valReg) @[src/main/scala/peripheral/UART.scala 104:25]
    node _T = neq(cntReg, UInt<1>("h0")) @[src/main/scala/peripheral/UART.scala 106:15]
    node _cntReg_T = sub(cntReg, UInt<1>("h1")) @[src/main/scala/peripheral/UART.scala 107:22]
    node _cntReg_T_1 = tail(_cntReg_T, 1) @[src/main/scala/peripheral/UART.scala 107:22]
    node _T_1 = neq(bitsReg, UInt<1>("h0")) @[src/main/scala/peripheral/UART.scala 108:22]
    node _shiftReg_T = shr(shiftReg, 1) @[src/main/scala/peripheral/UART.scala 110:37]
    node _shiftReg_T_1 = cat(rxReg, _shiftReg_T) @[src/main/scala/peripheral/UART.scala 110:20]
    node _bitsReg_T = sub(bitsReg, UInt<1>("h1")) @[src/main/scala/peripheral/UART.scala 111:25]
    node _bitsReg_T_1 = tail(_bitsReg_T, 1) @[src/main/scala/peripheral/UART.scala 111:25]
    node _T_2 = eq(bitsReg, UInt<1>("h1")) @[src/main/scala/peripheral/UART.scala 112:18]
    node _GEN_0 = mux(_T_2, UInt<1>("h1"), valReg) @[src/main/scala/peripheral/UART.scala 112:27 113:14 104:25]
    node _T_3 = eq(rxReg, UInt<1>("h0")) @[src/main/scala/peripheral/UART.scala 115:20]
    node _T_4 = eq(valReg, UInt<1>("h0")) @[src/main/scala/peripheral/UART.scala 115:31]
    node _T_5 = and(_T_3, _T_4) @[src/main/scala/peripheral/UART.scala 115:28]
    node _GEN_1 = mux(_T_5, UInt<10>("h28a"), cntReg) @[src/main/scala/peripheral/UART.scala 115:40 118:13 102:25]
    node _GEN_2 = mux(_T_5, UInt<4>("h8"), bitsReg) @[src/main/scala/peripheral/UART.scala 115:40 119:13 103:25]
    node _GEN_3 = mux(_T_1, UInt<9>("h1b1"), _GEN_1) @[src/main/scala/peripheral/UART.scala 108:31 109:14]
    node _GEN_4 = mux(_T_1, _shiftReg_T_1, shiftReg) @[src/main/scala/peripheral/UART.scala 108:31 110:14 101:25]
    node _GEN_5 = mux(_T_1, _bitsReg_T_1, _GEN_2) @[src/main/scala/peripheral/UART.scala 108:31 111:14]
    node _GEN_6 = mux(_T_1, _GEN_0, valReg) @[src/main/scala/peripheral/UART.scala 104:25 108:31]
    node _GEN_7 = mux(_T, _cntReg_T_1, _GEN_3) @[src/main/scala/peripheral/UART.scala 106:24 107:12]
    node _GEN_8 = mux(_T, shiftReg, _GEN_4) @[src/main/scala/peripheral/UART.scala 106:24 101:25]
    node _GEN_9 = mux(_T, bitsReg, _GEN_5) @[src/main/scala/peripheral/UART.scala 106:24 103:25]
    node _GEN_10 = mux(_T, valReg, _GEN_6) @[src/main/scala/peripheral/UART.scala 106:24 104:25]
    node _T_6 = and(valReg, io_channel_ready) @[src/main/scala/peripheral/UART.scala 122:15]
    node _GEN_11 = mux(_T_6, UInt<1>("h0"), _GEN_10) @[src/main/scala/peripheral/UART.scala 122:36 123:12]
    io_channel_valid <= valReg @[src/main/scala/peripheral/UART.scala 127:20]
    io_channel_bits <= shiftReg @[src/main/scala/peripheral/UART.scala 126:20]
    rxReg_REG <= mux(reset, UInt<1>("h1"), io_rxd) @[src/main/scala/peripheral/UART.scala 99:{30,30,30}]
    rxReg <= mux(reset, UInt<1>("h1"), rxReg_REG) @[src/main/scala/peripheral/UART.scala 99:{22,22,22}]
    shiftReg <= mux(reset, UInt<8>("h0"), _GEN_8) @[src/main/scala/peripheral/UART.scala 101:{25,25}]
    cntReg <= mux(reset, UInt<16>("h0"), _GEN_7) @[src/main/scala/peripheral/UART.scala 102:{25,25}]
    bitsReg <= mux(reset, UInt<4>("h0"), _GEN_9) @[src/main/scala/peripheral/UART.scala 103:{25,25}]
    valReg <= mux(reset, UInt<1>("h0"), _GEN_11) @[src/main/scala/peripheral/UART.scala 104:{25,25}]

  module Queue :
    input clock : Clock
    input reset : UInt<1>
    output io_enq_ready : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 278:14]
    input io_enq_valid : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 278:14]
    input io_enq_bits : UInt<8> @[src/main/scala/chisel3/util/Decoupled.scala 278:14]
    input io_deq_ready : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 278:14]
    output io_deq_valid : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 278:14]
    output io_deq_bits : UInt<8> @[src/main/scala/chisel3/util/Decoupled.scala 278:14]
    output io_count : UInt<3> @[src/main/scala/chisel3/util/Decoupled.scala 278:14]

    mem ram : @[src/main/scala/chisel3/util/Decoupled.scala 279:95]
      data-type => UInt<8>
      depth => 4
      read-latency => 0
      write-latency => 1
      reader => io_deq_bits_MPORT
      writer => MPORT
      read-under-write => undefined
    reg enq_ptr_value : UInt<2>, clock with :
      reset => (UInt<1>("h0"), enq_ptr_value) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg deq_ptr_value : UInt<2>, clock with :
      reset => (UInt<1>("h0"), deq_ptr_value) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (UInt<1>("h0"), maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 283:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 284:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 284:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 285:24]
    node _do_enq_T = and(io_enq_ready, io_enq_valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _do_deq_T = and(io_deq_ready, io_deq_valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node wrap = eq(enq_ptr_value, UInt<2>("h3")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
    node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node _value_T_1 = tail(_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node do_enq = _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 286:{27,27}]
    node _GEN_0 = validif(do_enq, enq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 292:16 293:8]
    node _GEN_1 = validif(do_enq, clock) @[src/main/scala/chisel3/util/Decoupled.scala 292:16 293:8]
    node _GEN_2 = mux(do_enq, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 292:16 293:8 279:95]
    node _GEN_3 = validif(do_enq, UInt<1>("h1")) @[src/main/scala/chisel3/util/Decoupled.scala 292:16 293:24]
    node _GEN_4 = validif(do_enq, io_enq_bits) @[src/main/scala/chisel3/util/Decoupled.scala 292:16 293:24]
    node _GEN_5 = mux(do_enq, _value_T_1, enq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 292:16 src/main/scala/chisel3/util/Counter.scala 77:15 61:40]
    node wrap_1 = eq(deq_ptr_value, UInt<2>("h3")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
    node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node _value_T_3 = tail(_value_T_2, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node do_deq = _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 287:{27,27}]
    node _GEN_6 = mux(do_deq, _value_T_3, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 296:16 src/main/scala/chisel3/util/Counter.scala 77:15 61:40]
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 299:15]
    node _GEN_7 = mux(_T, do_enq, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 299:27 300:16 282:27]
    node _GEN_8 = mux(UInt<1>("h0"), UInt<1>("h0"), _GEN_5) @[src/main/scala/chisel3/util/Decoupled.scala 302:15 src/main/scala/chisel3/util/Counter.scala 98:11]
    node _GEN_9 = mux(UInt<1>("h0"), UInt<1>("h0"), _GEN_6) @[src/main/scala/chisel3/util/Decoupled.scala 302:15 src/main/scala/chisel3/util/Counter.scala 98:11]
    node _GEN_10 = mux(UInt<1>("h0"), UInt<1>("h0"), _GEN_7) @[src/main/scala/chisel3/util/Decoupled.scala 302:15 305:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 308:19]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 309:19]
    node _GEN_11 = mux(io_deq_ready, UInt<1>("h1"), _io_enq_ready_T) @[src/main/scala/chisel3/util/Decoupled.scala 309:16 329:{24,39}]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 332:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 332:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 335:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<3>("h4"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 335:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 335:62]
    io_enq_ready <= _GEN_11
    io_deq_valid <= _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 308:16]
    io_deq_bits <= ram.io_deq_bits_MPORT.data @[src/main/scala/chisel3/util/Decoupled.scala 316:17]
    io_count <= _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 335:14]
    ram.io_deq_bits_MPORT.addr <= deq_ptr_value @[src/main/scala/chisel3/util/Decoupled.scala 316:23]
    ram.io_deq_bits_MPORT.en <= UInt<1>("h1") @[src/main/scala/chisel3/util/Decoupled.scala 316:23]
    ram.io_deq_bits_MPORT.clk <= clock @[src/main/scala/chisel3/util/Decoupled.scala 316:23]
    ram.MPORT.addr <= _GEN_0
    ram.MPORT.en <= _GEN_2
    ram.MPORT.clk <= _GEN_1
    ram.MPORT.data <= _GEN_4
    ram.MPORT.mask <= _GEN_3
    enq_ptr_value <= mux(reset, UInt<2>("h0"), _GEN_8) @[src/main/scala/chisel3/util/Counter.scala 61:{40,40}]
    deq_ptr_value <= mux(reset, UInt<2>("h0"), _GEN_9) @[src/main/scala/chisel3/util/Counter.scala 61:{40,40}]
    maybe_full <= mux(reset, UInt<1>("h0"), _GEN_10) @[src/main/scala/chisel3/util/Decoupled.scala 282:{27,27}]

  module Uart :
    input clock : Clock
    input reset : UInt<1>
    input io_channels_write_address_channel_AWVALID : UInt<1> @[src/main/scala/peripheral/UART.scala 201:14]
    output io_channels_write_address_channel_AWREADY : UInt<1> @[src/main/scala/peripheral/UART.scala 201:14]
    input io_channels_write_address_channel_AWADDR : UInt<8> @[src/main/scala/peripheral/UART.scala 201:14]
    input io_channels_write_address_channel_AWPROT : UInt<3> @[src/main/scala/peripheral/UART.scala 201:14]
    input io_channels_write_data_channel_WVALID : UInt<1> @[src/main/scala/peripheral/UART.scala 201:14]
    output io_channels_write_data_channel_WREADY : UInt<1> @[src/main/scala/peripheral/UART.scala 201:14]
    input io_channels_write_data_channel_WDATA : UInt<32> @[src/main/scala/peripheral/UART.scala 201:14]
    input io_channels_write_data_channel_WSTRB : UInt<4> @[src/main/scala/peripheral/UART.scala 201:14]
    output io_channels_write_response_channel_BVALID : UInt<1> @[src/main/scala/peripheral/UART.scala 201:14]
    input io_channels_write_response_channel_BREADY : UInt<1> @[src/main/scala/peripheral/UART.scala 201:14]
    output io_channels_write_response_channel_BRESP : UInt<2> @[src/main/scala/peripheral/UART.scala 201:14]
    input io_channels_read_address_channel_ARVALID : UInt<1> @[src/main/scala/peripheral/UART.scala 201:14]
    output io_channels_read_address_channel_ARREADY : UInt<1> @[src/main/scala/peripheral/UART.scala 201:14]
    input io_channels_read_address_channel_ARADDR : UInt<8> @[src/main/scala/peripheral/UART.scala 201:14]
    input io_channels_read_address_channel_ARPROT : UInt<3> @[src/main/scala/peripheral/UART.scala 201:14]
    output io_channels_read_data_channel_RVALID : UInt<1> @[src/main/scala/peripheral/UART.scala 201:14]
    input io_channels_read_data_channel_RREADY : UInt<1> @[src/main/scala/peripheral/UART.scala 201:14]
    output io_channels_read_data_channel_RDATA : UInt<32> @[src/main/scala/peripheral/UART.scala 201:14]
    output io_channels_read_data_channel_RRESP : UInt<2> @[src/main/scala/peripheral/UART.scala 201:14]
    input io_rxd : UInt<1> @[src/main/scala/peripheral/UART.scala 201:14]
    output io_txd : UInt<1> @[src/main/scala/peripheral/UART.scala 201:14]
    output io_signal_interrupt : UInt<1> @[src/main/scala/peripheral/UART.scala 201:14]

    inst slave of AXI4LiteSlave_1 @[src/main/scala/peripheral/UART.scala 209:25]
    inst tx of BufferedTx @[src/main/scala/peripheral/UART.scala 212:18]
    inst rx of Rx @[src/main/scala/peripheral/UART.scala 213:18]
    inst rxFifo of Queue @[src/main/scala/peripheral/UART.scala 217:22]
    reg interrupt : UInt<1>, clock with :
      reset => (UInt<1>("h0"), interrupt) @[src/main/scala/peripheral/UART.scala 208:26]
    node addr = and(slave.io_bundle_address, UInt<8>("hff")) @[src/main/scala/peripheral/UART.scala 221:48]
    node addr_status = eq(addr, UInt<1>("h0")) @[src/main/scala/peripheral/UART.scala 222:29]
    node addr_baud_rate = eq(addr, UInt<3>("h4")) @[src/main/scala/peripheral/UART.scala 223:29]
    node addr_interrupt = eq(addr, UInt<4>("h8")) @[src/main/scala/peripheral/UART.scala 224:29]
    node addr_rx_data = eq(addr, UInt<4>("hc")) @[src/main/scala/peripheral/UART.scala 225:29]
    node addr_tx_data = eq(addr, UInt<5>("h10")) @[src/main/scala/peripheral/UART.scala 226:29]
    node read_data_prepared_hi = cat(UInt<30>("h0"), rxFifo.io_deq_valid) @[src/main/scala/peripheral/UART.scala 236:30]
    node _read_data_prepared_T = cat(read_data_prepared_hi, tx.io_channel_ready) @[src/main/scala/peripheral/UART.scala 236:30]
    node _GEN_0 = mux(addr_rx_data, rxFifo.io_deq_bits, UInt<32>("h0")) @[src/main/scala/peripheral/UART.scala 239:28 240:24 230:39]
    node _GEN_1 = mux(addr_baud_rate, UInt<17>("h1c200"), _GEN_0) @[src/main/scala/peripheral/UART.scala 237:30 238:24]
    node _GEN_2 = mux(addr_status, _read_data_prepared_T, _GEN_1) @[src/main/scala/peripheral/UART.scala 234:21 236:24]
    node _rxFifo_io_deq_ready_T = and(slave.io_bundle_read, addr_rx_data) @[src/main/scala/peripheral/UART.scala 246:47]
    node _T = and(slave.io_bundle_write, addr_interrupt) @[src/main/scala/peripheral/UART.scala 252:30]
    node _interrupt_T = neq(slave.io_bundle_write_data, UInt<1>("h0")) @[src/main/scala/peripheral/UART.scala 254:45]
    node _T_1 = and(rxFifo.io_enq_ready, rxFifo.io_enq_valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _T_2 = and(slave.io_bundle_read, addr_rx_data) @[src/main/scala/peripheral/UART.scala 258:35]
    node _T_3 = and(_T_2, rxFifo.io_deq_valid) @[src/main/scala/peripheral/UART.scala 258:51]
    node _T_4 = eq(rxFifo.io_count, UInt<1>("h1")) @[src/main/scala/peripheral/UART.scala 261:26]
    node _GEN_3 = mux(_T_4, UInt<1>("h0"), interrupt) @[src/main/scala/peripheral/UART.scala 261:35 262:17 208:26]
    node _GEN_4 = mux(_T_3, _GEN_3, interrupt) @[src/main/scala/peripheral/UART.scala 208:26 258:75]
    node _GEN_5 = mux(_T_1, UInt<1>("h1"), _GEN_4) @[src/main/scala/peripheral/UART.scala 255:34 257:15]
    node _GEN_6 = mux(_T, _interrupt_T, _GEN_5) @[src/main/scala/peripheral/UART.scala 252:49 254:15]
    node _T_5 = and(addr_tx_data, tx.io_channel_ready) @[src/main/scala/peripheral/UART.scala 270:23]
    node _tx_io_channel_bits_T = bits(slave.io_bundle_write_data, 7, 0) @[src/main/scala/peripheral/UART.scala 275:55]
    node _GEN_7 = mux(_T_5, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/peripheral/UART.scala 267:23 270:47 272:27]
    node _GEN_8 = mux(_T_5, _tx_io_channel_bits_T, UInt<1>("h0")) @[src/main/scala/peripheral/UART.scala 268:23 270:47 275:26]
    node _GEN_9 = mux(slave.io_bundle_write, _GEN_7, UInt<1>("h0")) @[src/main/scala/peripheral/UART.scala 267:23 269:31]
    node _GEN_10 = mux(slave.io_bundle_write, _GEN_8, UInt<1>("h0")) @[src/main/scala/peripheral/UART.scala 268:23 269:31]
    node read_data_prepared = _GEN_2 @[src/main/scala/peripheral/UART.scala 230:39]
    io_channels_write_address_channel_AWREADY <= slave.io_channels_write_address_channel_AWREADY @[src/main/scala/peripheral/UART.scala 210:21]
    io_channels_write_data_channel_WREADY <= slave.io_channels_write_data_channel_WREADY @[src/main/scala/peripheral/UART.scala 210:21]
    io_channels_write_response_channel_BVALID <= slave.io_channels_write_response_channel_BVALID @[src/main/scala/peripheral/UART.scala 210:21]
    io_channels_write_response_channel_BRESP <= slave.io_channels_write_response_channel_BRESP @[src/main/scala/peripheral/UART.scala 210:21]
    io_channels_read_address_channel_ARREADY <= slave.io_channels_read_address_channel_ARREADY @[src/main/scala/peripheral/UART.scala 210:21]
    io_channels_read_data_channel_RVALID <= slave.io_channels_read_data_channel_RVALID @[src/main/scala/peripheral/UART.scala 210:21]
    io_channels_read_data_channel_RDATA <= slave.io_channels_read_data_channel_RDATA @[src/main/scala/peripheral/UART.scala 210:21]
    io_channels_read_data_channel_RRESP <= slave.io_channels_read_data_channel_RRESP @[src/main/scala/peripheral/UART.scala 210:21]
    io_txd <= tx.io_txd @[src/main/scala/peripheral/UART.scala 281:23]
    io_signal_interrupt <= interrupt @[src/main/scala/peripheral/UART.scala 283:23]
    interrupt <= mux(reset, UInt<1>("h0"), _GEN_6) @[src/main/scala/peripheral/UART.scala 208:{26,26}]
    slave.clock <= clock
    slave.reset <= reset
    slave.io_channels_write_address_channel_AWVALID <= io_channels_write_address_channel_AWVALID @[src/main/scala/peripheral/UART.scala 210:21]
    slave.io_channels_write_address_channel_AWADDR <= io_channels_write_address_channel_AWADDR @[src/main/scala/peripheral/UART.scala 210:21]
    slave.io_channels_write_address_channel_AWPROT <= io_channels_write_address_channel_AWPROT @[src/main/scala/peripheral/UART.scala 210:21]
    slave.io_channels_write_data_channel_WVALID <= io_channels_write_data_channel_WVALID @[src/main/scala/peripheral/UART.scala 210:21]
    slave.io_channels_write_data_channel_WDATA <= io_channels_write_data_channel_WDATA @[src/main/scala/peripheral/UART.scala 210:21]
    slave.io_channels_write_data_channel_WSTRB <= io_channels_write_data_channel_WSTRB @[src/main/scala/peripheral/UART.scala 210:21]
    slave.io_channels_write_response_channel_BREADY <= io_channels_write_response_channel_BREADY @[src/main/scala/peripheral/UART.scala 210:21]
    slave.io_channels_read_address_channel_ARVALID <= io_channels_read_address_channel_ARVALID @[src/main/scala/peripheral/UART.scala 210:21]
    slave.io_channels_read_address_channel_ARADDR <= io_channels_read_address_channel_ARADDR @[src/main/scala/peripheral/UART.scala 210:21]
    slave.io_channels_read_address_channel_ARPROT <= io_channels_read_address_channel_ARPROT @[src/main/scala/peripheral/UART.scala 210:21]
    slave.io_channels_read_data_channel_RREADY <= io_channels_read_data_channel_RREADY @[src/main/scala/peripheral/UART.scala 210:21]
    slave.io_bundle_read_data <= read_data_prepared @[src/main/scala/peripheral/UART.scala 232:30]
    slave.io_bundle_read_valid <= slave.io_bundle_read @[src/main/scala/peripheral/UART.scala 231:30]
    tx.clock <= clock
    tx.reset <= reset
    tx.io_channel_valid <= _GEN_9
    tx.io_channel_bits <= _GEN_10
    rx.clock <= clock
    rx.reset <= reset
    rx.io_rxd <= io_rxd @[src/main/scala/peripheral/UART.scala 282:23]
    rx.io_channel_ready <= rxFifo.io_enq_ready @[src/main/scala/peripheral/UART.scala 244:17]
    rxFifo.clock <= clock
    rxFifo.reset <= reset
    rxFifo.io_enq_valid <= rx.io_channel_valid @[src/main/scala/peripheral/UART.scala 244:17]
    rxFifo.io_enq_bits <= rx.io_channel_bits @[src/main/scala/peripheral/UART.scala 244:17]
    rxFifo.io_deq_ready <= _rxFifo_io_deq_ready_T @[src/main/scala/peripheral/UART.scala 246:23]

  module DummySlave :
    input clock : Clock
    input reset : UInt<1>
    input io_channels_write_address_channel_AWVALID : UInt<1> @[src/main/scala/peripheral/DummySlave.scala 26:14]
    output io_channels_write_address_channel_AWREADY : UInt<1> @[src/main/scala/peripheral/DummySlave.scala 26:14]
    input io_channels_write_address_channel_AWADDR : UInt<4> @[src/main/scala/peripheral/DummySlave.scala 26:14]
    input io_channels_write_address_channel_AWPROT : UInt<3> @[src/main/scala/peripheral/DummySlave.scala 26:14]
    input io_channels_write_data_channel_WVALID : UInt<1> @[src/main/scala/peripheral/DummySlave.scala 26:14]
    output io_channels_write_data_channel_WREADY : UInt<1> @[src/main/scala/peripheral/DummySlave.scala 26:14]
    input io_channels_write_data_channel_WDATA : UInt<32> @[src/main/scala/peripheral/DummySlave.scala 26:14]
    input io_channels_write_data_channel_WSTRB : UInt<4> @[src/main/scala/peripheral/DummySlave.scala 26:14]
    output io_channels_write_response_channel_BVALID : UInt<1> @[src/main/scala/peripheral/DummySlave.scala 26:14]
    input io_channels_write_response_channel_BREADY : UInt<1> @[src/main/scala/peripheral/DummySlave.scala 26:14]
    output io_channels_write_response_channel_BRESP : UInt<2> @[src/main/scala/peripheral/DummySlave.scala 26:14]
    input io_channels_read_address_channel_ARVALID : UInt<1> @[src/main/scala/peripheral/DummySlave.scala 26:14]
    output io_channels_read_address_channel_ARREADY : UInt<1> @[src/main/scala/peripheral/DummySlave.scala 26:14]
    input io_channels_read_address_channel_ARADDR : UInt<4> @[src/main/scala/peripheral/DummySlave.scala 26:14]
    input io_channels_read_address_channel_ARPROT : UInt<3> @[src/main/scala/peripheral/DummySlave.scala 26:14]
    output io_channels_read_data_channel_RVALID : UInt<1> @[src/main/scala/peripheral/DummySlave.scala 26:14]
    input io_channels_read_data_channel_RREADY : UInt<1> @[src/main/scala/peripheral/DummySlave.scala 26:14]
    output io_channels_read_data_channel_RDATA : UInt<32> @[src/main/scala/peripheral/DummySlave.scala 26:14]
    output io_channels_read_data_channel_RRESP : UInt<2> @[src/main/scala/peripheral/DummySlave.scala 26:14]

    reg read_pending : UInt<1>, clock with :
      reset => (UInt<1>("h0"), read_pending) @[src/main/scala/peripheral/DummySlave.scala 33:30]
    reg write_pending : UInt<1>, clock with :
      reset => (UInt<1>("h0"), write_pending) @[src/main/scala/peripheral/DummySlave.scala 34:30]
    reg write_data_ok : UInt<1>, clock with :
      reset => (UInt<1>("h0"), write_data_ok) @[src/main/scala/peripheral/DummySlave.scala 35:30]
    node _io_channels_read_address_channel_ARREADY_T = eq(read_pending, UInt<1>("h0")) @[src/main/scala/peripheral/DummySlave.scala 38:47]
    node _T = and(io_channels_read_address_channel_ARVALID, io_channels_read_address_channel_ARREADY) @[src/main/scala/peripheral/DummySlave.scala 40:49]
    node _GEN_0 = mux(_T, UInt<1>("h1"), read_pending) @[src/main/scala/peripheral/DummySlave.scala 40:94 41:18 33:30]
    node _T_1 = and(read_pending, io_channels_read_data_channel_RREADY) @[src/main/scala/peripheral/DummySlave.scala 49:21]
    node _GEN_1 = mux(_T_1, UInt<1>("h0"), _GEN_0) @[src/main/scala/peripheral/DummySlave.scala 49:62 50:18]
    node _io_channels_write_address_channel_AWREADY_T = eq(write_pending, UInt<1>("h0")) @[src/main/scala/peripheral/DummySlave.scala 54:48]
    node _T_2 = and(io_channels_write_address_channel_AWVALID, io_channels_write_address_channel_AWREADY) @[src/main/scala/peripheral/DummySlave.scala 56:50]
    node _GEN_2 = mux(_T_2, UInt<1>("h1"), write_pending) @[src/main/scala/peripheral/DummySlave.scala 56:96 57:19 34:30]
    node _io_channels_write_data_channel_WREADY_T = eq(write_data_ok, UInt<1>("h0")) @[src/main/scala/peripheral/DummySlave.scala 61:61]
    node _io_channels_write_data_channel_WREADY_T_1 = and(write_pending, _io_channels_write_data_channel_WREADY_T) @[src/main/scala/peripheral/DummySlave.scala 61:58]
    node _T_3 = and(write_pending, io_channels_write_data_channel_WVALID) @[src/main/scala/peripheral/DummySlave.scala 63:22]
    node _T_4 = and(_T_3, io_channels_write_data_channel_WREADY) @[src/main/scala/peripheral/DummySlave.scala 63:63]
    node _GEN_3 = mux(_T_4, UInt<1>("h1"), write_data_ok) @[src/main/scala/peripheral/DummySlave.scala 63:105 64:19 35:30]
    node _T_5 = and(write_data_ok, io_channels_write_response_channel_BREADY) @[src/main/scala/peripheral/DummySlave.scala 71:22]
    node _GEN_4 = mux(_T_5, UInt<1>("h0"), _GEN_2) @[src/main/scala/peripheral/DummySlave.scala 71:68 72:19]
    node _GEN_5 = mux(_T_5, UInt<1>("h0"), _GEN_3) @[src/main/scala/peripheral/DummySlave.scala 71:68 73:19]
    io_channels_write_address_channel_AWREADY <= _io_channels_write_address_channel_AWREADY_T @[src/main/scala/peripheral/DummySlave.scala 54:45]
    io_channels_write_data_channel_WREADY <= _io_channels_write_data_channel_WREADY_T_1 @[src/main/scala/peripheral/DummySlave.scala 61:41]
    io_channels_write_response_channel_BVALID <= write_data_ok @[src/main/scala/peripheral/DummySlave.scala 68:45]
    io_channels_write_response_channel_BRESP <= UInt<2>("h3") @[src/main/scala/peripheral/DummySlave.scala 69:45]
    io_channels_read_address_channel_ARREADY <= _io_channels_read_address_channel_ARREADY_T @[src/main/scala/peripheral/DummySlave.scala 38:44]
    io_channels_read_data_channel_RVALID <= read_pending @[src/main/scala/peripheral/DummySlave.scala 45:40]
    io_channels_read_data_channel_RDATA <= UInt<32>("hdeadbeef") @[src/main/scala/peripheral/DummySlave.scala 46:40]
    io_channels_read_data_channel_RRESP <= UInt<2>("h3") @[src/main/scala/peripheral/DummySlave.scala 47:40]
    read_pending <= mux(reset, UInt<1>("h0"), _GEN_1) @[src/main/scala/peripheral/DummySlave.scala 33:{30,30}]
    write_pending <= mux(reset, UInt<1>("h0"), _GEN_4) @[src/main/scala/peripheral/DummySlave.scala 34:{30,30}]
    write_data_ok <= mux(reset, UInt<1>("h0"), _GEN_5) @[src/main/scala/peripheral/DummySlave.scala 35:{30,30}]

  module Control :
    input clock : Clock
    input reset : UInt<1>
    input io_jump_flag : UInt<1> @[src/main/scala/riscv/core/Control.scala 217:14]
    input io_jump_instruction_id : UInt<1> @[src/main/scala/riscv/core/Control.scala 217:14]
    input io_rs1_id : UInt<5> @[src/main/scala/riscv/core/Control.scala 217:14]
    input io_rs2_id : UInt<5> @[src/main/scala/riscv/core/Control.scala 217:14]
    input io_memory_read_enable_ex : UInt<1> @[src/main/scala/riscv/core/Control.scala 217:14]
    input io_rd_ex : UInt<5> @[src/main/scala/riscv/core/Control.scala 217:14]
    input io_memory_read_enable_mem : UInt<1> @[src/main/scala/riscv/core/Control.scala 217:14]
    input io_rd_mem : UInt<5> @[src/main/scala/riscv/core/Control.scala 217:14]
    input io_memory_write_enable_ex : UInt<1> @[src/main/scala/riscv/core/Control.scala 217:14]
    input io_memory_write_enable_mem : UInt<1> @[src/main/scala/riscv/core/Control.scala 217:14]
    input io_regs_write_enable_ex : UInt<1> @[src/main/scala/riscv/core/Control.scala 217:14]
    input io_regs_write_source_ex : UInt<2> @[src/main/scala/riscv/core/Control.scala 217:14]
    input io_regs_write_source_mem : UInt<2> @[src/main/scala/riscv/core/Control.scala 217:14]
    input io_regs_write_source_wb : UInt<2> @[src/main/scala/riscv/core/Control.scala 217:14]
    input io_rd_wb : UInt<5> @[src/main/scala/riscv/core/Control.scala 217:14]
    output io_if_flush : UInt<1> @[src/main/scala/riscv/core/Control.scala 217:14]
    output io_id_flush : UInt<1> @[src/main/scala/riscv/core/Control.scala 217:14]
    output io_pc_stall : UInt<1> @[src/main/scala/riscv/core/Control.scala 217:14]
    output io_if_stall : UInt<1> @[src/main/scala/riscv/core/Control.scala 217:14]
    output io_branch_hazard : UInt<1> @[src/main/scala/riscv/core/Control.scala 217:14]
    output io_jal_jalr_hazard : UInt<1> @[src/main/scala/riscv/core/Control.scala 217:14]

    node _ex_hazard_for_branch_T = neq(io_rd_ex, UInt<1>("h0")) @[src/main/scala/riscv/core/Control.scala 258:14]
    node _ex_hazard_for_branch_T_1 = and(io_jump_instruction_id, _ex_hazard_for_branch_T) @[src/main/scala/riscv/core/Control.scala 257:53]
    node _ex_hazard_for_branch_T_2 = eq(io_rd_ex, io_rs1_id) @[src/main/scala/riscv/core/Control.scala 259:15]
    node _ex_hazard_for_branch_T_3 = eq(io_rd_ex, io_rs2_id) @[src/main/scala/riscv/core/Control.scala 259:41]
    node _ex_hazard_for_branch_T_4 = or(_ex_hazard_for_branch_T_2, _ex_hazard_for_branch_T_3) @[src/main/scala/riscv/core/Control.scala 259:29]
    node ex_hazard_for_branch = and(_ex_hazard_for_branch_T_1, _ex_hazard_for_branch_T_4) @[src/main/scala/riscv/core/Control.scala 258:22]
    node store_load_hazard = and(io_memory_write_enable_mem, io_memory_read_enable_ex) @[src/main/scala/riscv/core/Control.scala 273:54]
    node _jal_jalr_hazard_ex_T = eq(io_regs_write_source_ex, UInt<2>("h3")) @[src/main/scala/riscv/core/Control.scala 287:53]
    node _jal_jalr_hazard_ex_T_1 = neq(io_rd_ex, UInt<1>("h0")) @[src/main/scala/riscv/core/Control.scala 288:14]
    node _jal_jalr_hazard_ex_T_2 = and(_jal_jalr_hazard_ex_T, _jal_jalr_hazard_ex_T_1) @[src/main/scala/riscv/core/Control.scala 287:96]
    node _jal_jalr_hazard_ex_T_3 = eq(io_rd_ex, io_rs1_id) @[src/main/scala/riscv/core/Control.scala 289:15]
    node _jal_jalr_hazard_ex_T_4 = eq(io_rd_ex, io_rs2_id) @[src/main/scala/riscv/core/Control.scala 289:41]
    node _jal_jalr_hazard_ex_T_5 = or(_jal_jalr_hazard_ex_T_3, _jal_jalr_hazard_ex_T_4) @[src/main/scala/riscv/core/Control.scala 289:29]
    node jal_jalr_hazard_ex = and(_jal_jalr_hazard_ex_T_2, _jal_jalr_hazard_ex_T_5) @[src/main/scala/riscv/core/Control.scala 288:22]
    node _jal_jalr_hazard_mem_T = eq(io_regs_write_source_mem, UInt<2>("h3")) @[src/main/scala/riscv/core/Control.scala 301:55]
    node _jal_jalr_hazard_mem_T_1 = neq(io_rd_mem, UInt<1>("h0")) @[src/main/scala/riscv/core/Control.scala 302:15]
    node _jal_jalr_hazard_mem_T_2 = and(_jal_jalr_hazard_mem_T, _jal_jalr_hazard_mem_T_1) @[src/main/scala/riscv/core/Control.scala 301:98]
    node _jal_jalr_hazard_mem_T_3 = eq(io_rd_mem, io_rs1_id) @[src/main/scala/riscv/core/Control.scala 303:16]
    node _jal_jalr_hazard_mem_T_4 = eq(io_rd_mem, io_rs2_id) @[src/main/scala/riscv/core/Control.scala 303:43]
    node _jal_jalr_hazard_mem_T_5 = or(_jal_jalr_hazard_mem_T_3, _jal_jalr_hazard_mem_T_4) @[src/main/scala/riscv/core/Control.scala 303:30]
    node jal_jalr_hazard_mem = and(_jal_jalr_hazard_mem_T_2, _jal_jalr_hazard_mem_T_5) @[src/main/scala/riscv/core/Control.scala 302:23]
    node _jal_jalr_hazard_wb_T = eq(io_regs_write_source_wb, UInt<2>("h3")) @[src/main/scala/riscv/core/Control.scala 318:53]
    node _jal_jalr_hazard_wb_T_1 = neq(io_rd_wb, UInt<1>("h0")) @[src/main/scala/riscv/core/Control.scala 319:14]
    node _jal_jalr_hazard_wb_T_2 = and(_jal_jalr_hazard_wb_T, _jal_jalr_hazard_wb_T_1) @[src/main/scala/riscv/core/Control.scala 318:96]
    node _jal_jalr_hazard_wb_T_3 = eq(io_rd_wb, io_rs1_id) @[src/main/scala/riscv/core/Control.scala 320:15]
    node _jal_jalr_hazard_wb_T_4 = eq(io_rd_wb, io_rs2_id) @[src/main/scala/riscv/core/Control.scala 320:41]
    node _jal_jalr_hazard_wb_T_5 = or(_jal_jalr_hazard_wb_T_3, _jal_jalr_hazard_wb_T_4) @[src/main/scala/riscv/core/Control.scala 320:29]
    node jal_jalr_hazard_wb = and(_jal_jalr_hazard_wb_T_2, _jal_jalr_hazard_wb_T_5) @[src/main/scala/riscv/core/Control.scala 319:22]
    node _T = or(io_jump_instruction_id, io_memory_read_enable_ex) @[src/main/scala/riscv/core/Control.scala 328:30]
    node _T_1 = neq(io_rd_ex, UInt<1>("h0")) @[src/main/scala/riscv/core/Control.scala 331:16]
    node _T_2 = and(_T, _T_1) @[src/main/scala/riscv/core/Control.scala 328:59]
    node _T_3 = eq(io_rd_ex, io_rs1_id) @[src/main/scala/riscv/core/Control.scala 332:17]
    node _T_4 = eq(io_rd_ex, io_rs2_id) @[src/main/scala/riscv/core/Control.scala 332:43]
    node _T_5 = or(_T_3, _T_4) @[src/main/scala/riscv/core/Control.scala 332:31]
    node _T_6 = and(_T_2, _T_5) @[src/main/scala/riscv/core/Control.scala 331:24]
    node _T_7 = and(io_jump_instruction_id, io_memory_read_enable_mem) @[src/main/scala/riscv/core/Control.scala 342:33]
    node _T_8 = neq(io_rd_mem, UInt<1>("h0")) @[src/main/scala/riscv/core/Control.scala 344:21]
    node _T_9 = and(_T_7, _T_8) @[src/main/scala/riscv/core/Control.scala 343:37]
    node _T_10 = eq(io_rd_mem, io_rs1_id) @[src/main/scala/riscv/core/Control.scala 345:22]
    node _T_11 = eq(io_rd_mem, io_rs2_id) @[src/main/scala/riscv/core/Control.scala 345:49]
    node _T_12 = or(_T_10, _T_11) @[src/main/scala/riscv/core/Control.scala 345:36]
    node _T_13 = and(_T_9, _T_12) @[src/main/scala/riscv/core/Control.scala 344:29]
    node _T_14 = or(_T_6, _T_13) @[src/main/scala/riscv/core/Control.scala 339:7]
    node _T_15 = or(_T_14, store_load_hazard) @[src/main/scala/riscv/core/Control.scala 351:9]
    node _T_16 = or(_T_15, jal_jalr_hazard_ex) @[src/main/scala/riscv/core/Control.scala 357:9]
    node _T_17 = or(_T_16, jal_jalr_hazard_mem) @[src/main/scala/riscv/core/Control.scala 363:9]
    node _T_18 = or(_T_17, jal_jalr_hazard_wb) @[src/main/scala/riscv/core/Control.scala 369:9]
    node _is_load_use_hazard_T = neq(io_rd_ex, UInt<1>("h0")) @[src/main/scala/riscv/core/Control.scala 390:16]
    node _is_load_use_hazard_T_1 = and(io_memory_read_enable_ex, _is_load_use_hazard_T) @[src/main/scala/riscv/core/Control.scala 389:55]
    node _is_load_use_hazard_T_2 = eq(io_rd_ex, io_rs1_id) @[src/main/scala/riscv/core/Control.scala 391:17]
    node _is_load_use_hazard_T_3 = eq(io_rd_ex, io_rs2_id) @[src/main/scala/riscv/core/Control.scala 391:43]
    node _is_load_use_hazard_T_4 = or(_is_load_use_hazard_T_2, _is_load_use_hazard_T_3) @[src/main/scala/riscv/core/Control.scala 391:31]
    node is_load_use_hazard = and(_is_load_use_hazard_T_1, _is_load_use_hazard_T_4) @[src/main/scala/riscv/core/Control.scala 390:24]
    node _is_jal_jalr_hazard_T = or(jal_jalr_hazard_ex, jal_jalr_hazard_mem) @[src/main/scala/riscv/core/Control.scala 394:49]
    node is_jal_jalr_hazard = or(_is_jal_jalr_hazard_T, jal_jalr_hazard_wb) @[src/main/scala/riscv/core/Control.scala 394:72]
    node _io_id_flush_T = or(is_load_use_hazard, is_jal_jalr_hazard) @[src/main/scala/riscv/core/Control.scala 395:39]
    node _mem_hazard_for_branch_T = and(io_jump_instruction_id, io_memory_read_enable_mem) @[src/main/scala/riscv/core/Control.scala 401:56]
    node _mem_hazard_for_branch_T_1 = neq(io_rd_mem, UInt<1>("h0")) @[src/main/scala/riscv/core/Control.scala 403:17]
    node _mem_hazard_for_branch_T_2 = and(_mem_hazard_for_branch_T, _mem_hazard_for_branch_T_1) @[src/main/scala/riscv/core/Control.scala 402:33]
    node _mem_hazard_for_branch_T_3 = eq(io_rd_mem, io_rs1_id) @[src/main/scala/riscv/core/Control.scala 404:18]
    node _mem_hazard_for_branch_T_4 = eq(io_rd_mem, io_rs2_id) @[src/main/scala/riscv/core/Control.scala 404:45]
    node _mem_hazard_for_branch_T_5 = or(_mem_hazard_for_branch_T_3, _mem_hazard_for_branch_T_4) @[src/main/scala/riscv/core/Control.scala 404:32]
    node mem_hazard_for_branch = and(_mem_hazard_for_branch_T_2, _mem_hazard_for_branch_T_5) @[src/main/scala/riscv/core/Control.scala 403:25]
    node _io_branch_hazard_T = or(ex_hazard_for_branch, mem_hazard_for_branch) @[src/main/scala/riscv/core/Control.scala 405:46]
    node _GEN_0 = mux(io_jump_flag, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/riscv/core/Control.scala 409:28 413:17 248:22]
    node _GEN_1 = mux(_T_18, _io_id_flush_T, UInt<1>("h0")) @[src/main/scala/riscv/core/Control.scala 374:5 395:17 249:22]
    node _GEN_2 = mux(_T_18, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/riscv/core/Control.scala 374:5 396:17 250:22]
    node _GEN_3 = mux(_T_18, _io_branch_hazard_T, UInt<1>("h0")) @[src/main/scala/riscv/core/Control.scala 252:22 374:5 405:22]
    node _GEN_4 = mux(_T_18, is_jal_jalr_hazard, UInt<1>("h0")) @[src/main/scala/riscv/core/Control.scala 253:22 374:5 407:24]
    node _GEN_5 = mux(_T_18, UInt<1>("h0"), _GEN_0) @[src/main/scala/riscv/core/Control.scala 248:22 374:5]
    io_if_flush <= _GEN_5
    io_id_flush <= _GEN_1
    io_pc_stall <= _GEN_2
    io_if_stall <= _GEN_2
    io_branch_hazard <= _GEN_3
    io_jal_jalr_hazard <= _GEN_4

  module RegisterFile :
    input clock : Clock
    input reset : UInt<1>
    input io_write_enable : UInt<1> @[src/main/scala/riscv/core/RegisterFile.scala 22:14]
    input io_write_address : UInt<5> @[src/main/scala/riscv/core/RegisterFile.scala 22:14]
    input io_write_data : UInt<32> @[src/main/scala/riscv/core/RegisterFile.scala 22:14]
    input io_read_address1 : UInt<5> @[src/main/scala/riscv/core/RegisterFile.scala 22:14]
    input io_read_address2 : UInt<5> @[src/main/scala/riscv/core/RegisterFile.scala 22:14]
    output io_read_data1 : UInt<32> @[src/main/scala/riscv/core/RegisterFile.scala 22:14]
    output io_read_data2 : UInt<32> @[src/main/scala/riscv/core/RegisterFile.scala 22:14]
    input io_debug_read_address : UInt<5> @[src/main/scala/riscv/core/RegisterFile.scala 22:14]
    output io_debug_read_data : UInt<32> @[src/main/scala/riscv/core/RegisterFile.scala 22:14]

    reg registers_0 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_0) @[src/main/scala/riscv/core/RegisterFile.scala 37:22]
    reg registers_1 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_1) @[src/main/scala/riscv/core/RegisterFile.scala 37:22]
    reg registers_2 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_2) @[src/main/scala/riscv/core/RegisterFile.scala 37:22]
    reg registers_3 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_3) @[src/main/scala/riscv/core/RegisterFile.scala 37:22]
    reg registers_4 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_4) @[src/main/scala/riscv/core/RegisterFile.scala 37:22]
    reg registers_5 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_5) @[src/main/scala/riscv/core/RegisterFile.scala 37:22]
    reg registers_6 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_6) @[src/main/scala/riscv/core/RegisterFile.scala 37:22]
    reg registers_7 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_7) @[src/main/scala/riscv/core/RegisterFile.scala 37:22]
    reg registers_8 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_8) @[src/main/scala/riscv/core/RegisterFile.scala 37:22]
    reg registers_9 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_9) @[src/main/scala/riscv/core/RegisterFile.scala 37:22]
    reg registers_10 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_10) @[src/main/scala/riscv/core/RegisterFile.scala 37:22]
    reg registers_11 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_11) @[src/main/scala/riscv/core/RegisterFile.scala 37:22]
    reg registers_12 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_12) @[src/main/scala/riscv/core/RegisterFile.scala 37:22]
    reg registers_13 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_13) @[src/main/scala/riscv/core/RegisterFile.scala 37:22]
    reg registers_14 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_14) @[src/main/scala/riscv/core/RegisterFile.scala 37:22]
    reg registers_15 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_15) @[src/main/scala/riscv/core/RegisterFile.scala 37:22]
    reg registers_16 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_16) @[src/main/scala/riscv/core/RegisterFile.scala 37:22]
    reg registers_17 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_17) @[src/main/scala/riscv/core/RegisterFile.scala 37:22]
    reg registers_18 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_18) @[src/main/scala/riscv/core/RegisterFile.scala 37:22]
    reg registers_19 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_19) @[src/main/scala/riscv/core/RegisterFile.scala 37:22]
    reg registers_20 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_20) @[src/main/scala/riscv/core/RegisterFile.scala 37:22]
    reg registers_21 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_21) @[src/main/scala/riscv/core/RegisterFile.scala 37:22]
    reg registers_22 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_22) @[src/main/scala/riscv/core/RegisterFile.scala 37:22]
    reg registers_23 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_23) @[src/main/scala/riscv/core/RegisterFile.scala 37:22]
    reg registers_24 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_24) @[src/main/scala/riscv/core/RegisterFile.scala 37:22]
    reg registers_25 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_25) @[src/main/scala/riscv/core/RegisterFile.scala 37:22]
    reg registers_26 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_26) @[src/main/scala/riscv/core/RegisterFile.scala 37:22]
    reg registers_27 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_27) @[src/main/scala/riscv/core/RegisterFile.scala 37:22]
    reg registers_28 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_28) @[src/main/scala/riscv/core/RegisterFile.scala 37:22]
    reg registers_29 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_29) @[src/main/scala/riscv/core/RegisterFile.scala 37:22]
    reg registers_30 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_30) @[src/main/scala/riscv/core/RegisterFile.scala 37:22]
    node _T = asUInt(reset) @[src/main/scala/riscv/core/RegisterFile.scala 39:15]
    node _T_1 = eq(_T, UInt<1>("h0")) @[src/main/scala/riscv/core/RegisterFile.scala 39:8]
    node _T_2 = neq(io_write_address, UInt<1>("h0")) @[src/main/scala/riscv/core/RegisterFile.scala 40:46]
    node _T_3 = and(io_write_enable, _T_2) @[src/main/scala/riscv/core/RegisterFile.scala 40:26]
    node _T_4 = sub(io_write_address, UInt<1>("h1")) @[src/main/scala/riscv/core/RegisterFile.scala 42:34]
    node _T_5 = tail(_T_4, 1) @[src/main/scala/riscv/core/RegisterFile.scala 42:34]
    node _registers_T_5 = io_write_data @[src/main/scala/riscv/core/RegisterFile.scala 42:{41,41}]
    node _GEN_0 = mux(eq(UInt<1>("h0"), _T_5), _registers_T_5, registers_0) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 42:{41,41}]
    node _GEN_1 = mux(eq(UInt<1>("h1"), _T_5), _registers_T_5, registers_1) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 42:{41,41}]
    node _GEN_2 = mux(eq(UInt<2>("h2"), _T_5), _registers_T_5, registers_2) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 42:{41,41}]
    node _GEN_3 = mux(eq(UInt<2>("h3"), _T_5), _registers_T_5, registers_3) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 42:{41,41}]
    node _GEN_4 = mux(eq(UInt<3>("h4"), _T_5), _registers_T_5, registers_4) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 42:{41,41}]
    node _GEN_5 = mux(eq(UInt<3>("h5"), _T_5), _registers_T_5, registers_5) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 42:{41,41}]
    node _GEN_6 = mux(eq(UInt<3>("h6"), _T_5), _registers_T_5, registers_6) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 42:{41,41}]
    node _GEN_7 = mux(eq(UInt<3>("h7"), _T_5), _registers_T_5, registers_7) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 42:{41,41}]
    node _GEN_8 = mux(eq(UInt<4>("h8"), _T_5), _registers_T_5, registers_8) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 42:{41,41}]
    node _GEN_9 = mux(eq(UInt<4>("h9"), _T_5), _registers_T_5, registers_9) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 42:{41,41}]
    node _GEN_10 = mux(eq(UInt<4>("ha"), _T_5), _registers_T_5, registers_10) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 42:{41,41}]
    node _GEN_11 = mux(eq(UInt<4>("hb"), _T_5), _registers_T_5, registers_11) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 42:{41,41}]
    node _GEN_12 = mux(eq(UInt<4>("hc"), _T_5), _registers_T_5, registers_12) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 42:{41,41}]
    node _GEN_13 = mux(eq(UInt<4>("hd"), _T_5), _registers_T_5, registers_13) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 42:{41,41}]
    node _GEN_14 = mux(eq(UInt<4>("he"), _T_5), _registers_T_5, registers_14) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 42:{41,41}]
    node _GEN_15 = mux(eq(UInt<4>("hf"), _T_5), _registers_T_5, registers_15) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 42:{41,41}]
    node _GEN_16 = mux(eq(UInt<5>("h10"), _T_5), _registers_T_5, registers_16) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 42:{41,41}]
    node _GEN_17 = mux(eq(UInt<5>("h11"), _T_5), _registers_T_5, registers_17) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 42:{41,41}]
    node _GEN_18 = mux(eq(UInt<5>("h12"), _T_5), _registers_T_5, registers_18) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 42:{41,41}]
    node _GEN_19 = mux(eq(UInt<5>("h13"), _T_5), _registers_T_5, registers_19) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 42:{41,41}]
    node _GEN_20 = mux(eq(UInt<5>("h14"), _T_5), _registers_T_5, registers_20) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 42:{41,41}]
    node _GEN_21 = mux(eq(UInt<5>("h15"), _T_5), _registers_T_5, registers_21) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 42:{41,41}]
    node _GEN_22 = mux(eq(UInt<5>("h16"), _T_5), _registers_T_5, registers_22) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 42:{41,41}]
    node _GEN_23 = mux(eq(UInt<5>("h17"), _T_5), _registers_T_5, registers_23) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 42:{41,41}]
    node _GEN_24 = mux(eq(UInt<5>("h18"), _T_5), _registers_T_5, registers_24) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 42:{41,41}]
    node _GEN_25 = mux(eq(UInt<5>("h19"), _T_5), _registers_T_5, registers_25) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 42:{41,41}]
    node _GEN_26 = mux(eq(UInt<5>("h1a"), _T_5), _registers_T_5, registers_26) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 42:{41,41}]
    node _GEN_27 = mux(eq(UInt<5>("h1b"), _T_5), _registers_T_5, registers_27) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 42:{41,41}]
    node _GEN_28 = mux(eq(UInt<5>("h1c"), _T_5), _registers_T_5, registers_28) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 42:{41,41}]
    node _GEN_29 = mux(eq(UInt<5>("h1d"), _T_5), _registers_T_5, registers_29) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 42:{41,41}]
    node _GEN_30 = mux(eq(UInt<5>("h1e"), _T_5), _registers_T_5, registers_30) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 42:{41,41}]
    node _GEN_31 = mux(_T_3, _GEN_0, registers_0) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 40:55]
    node _GEN_32 = mux(_T_3, _GEN_1, registers_1) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 40:55]
    node _GEN_33 = mux(_T_3, _GEN_2, registers_2) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 40:55]
    node _GEN_34 = mux(_T_3, _GEN_3, registers_3) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 40:55]
    node _GEN_35 = mux(_T_3, _GEN_4, registers_4) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 40:55]
    node _GEN_36 = mux(_T_3, _GEN_5, registers_5) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 40:55]
    node _GEN_37 = mux(_T_3, _GEN_6, registers_6) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 40:55]
    node _GEN_38 = mux(_T_3, _GEN_7, registers_7) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 40:55]
    node _GEN_39 = mux(_T_3, _GEN_8, registers_8) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 40:55]
    node _GEN_40 = mux(_T_3, _GEN_9, registers_9) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 40:55]
    node _GEN_41 = mux(_T_3, _GEN_10, registers_10) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 40:55]
    node _GEN_42 = mux(_T_3, _GEN_11, registers_11) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 40:55]
    node _GEN_43 = mux(_T_3, _GEN_12, registers_12) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 40:55]
    node _GEN_44 = mux(_T_3, _GEN_13, registers_13) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 40:55]
    node _GEN_45 = mux(_T_3, _GEN_14, registers_14) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 40:55]
    node _GEN_46 = mux(_T_3, _GEN_15, registers_15) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 40:55]
    node _GEN_47 = mux(_T_3, _GEN_16, registers_16) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 40:55]
    node _GEN_48 = mux(_T_3, _GEN_17, registers_17) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 40:55]
    node _GEN_49 = mux(_T_3, _GEN_18, registers_18) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 40:55]
    node _GEN_50 = mux(_T_3, _GEN_19, registers_19) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 40:55]
    node _GEN_51 = mux(_T_3, _GEN_20, registers_20) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 40:55]
    node _GEN_52 = mux(_T_3, _GEN_21, registers_21) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 40:55]
    node _GEN_53 = mux(_T_3, _GEN_22, registers_22) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 40:55]
    node _GEN_54 = mux(_T_3, _GEN_23, registers_23) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 40:55]
    node _GEN_55 = mux(_T_3, _GEN_24, registers_24) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 40:55]
    node _GEN_56 = mux(_T_3, _GEN_25, registers_25) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 40:55]
    node _GEN_57 = mux(_T_3, _GEN_26, registers_26) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 40:55]
    node _GEN_58 = mux(_T_3, _GEN_27, registers_27) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 40:55]
    node _GEN_59 = mux(_T_3, _GEN_28, registers_28) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 40:55]
    node _GEN_60 = mux(_T_3, _GEN_29, registers_29) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 40:55]
    node _GEN_61 = mux(_T_3, _GEN_30, registers_30) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 40:55]
    node _GEN_62 = mux(_T_1, _GEN_31, registers_0) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 39:23]
    node _GEN_63 = mux(_T_1, _GEN_32, registers_1) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 39:23]
    node _GEN_64 = mux(_T_1, _GEN_33, registers_2) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 39:23]
    node _GEN_65 = mux(_T_1, _GEN_34, registers_3) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 39:23]
    node _GEN_66 = mux(_T_1, _GEN_35, registers_4) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 39:23]
    node _GEN_67 = mux(_T_1, _GEN_36, registers_5) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 39:23]
    node _GEN_68 = mux(_T_1, _GEN_37, registers_6) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 39:23]
    node _GEN_69 = mux(_T_1, _GEN_38, registers_7) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 39:23]
    node _GEN_70 = mux(_T_1, _GEN_39, registers_8) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 39:23]
    node _GEN_71 = mux(_T_1, _GEN_40, registers_9) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 39:23]
    node _GEN_72 = mux(_T_1, _GEN_41, registers_10) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 39:23]
    node _GEN_73 = mux(_T_1, _GEN_42, registers_11) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 39:23]
    node _GEN_74 = mux(_T_1, _GEN_43, registers_12) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 39:23]
    node _GEN_75 = mux(_T_1, _GEN_44, registers_13) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 39:23]
    node _GEN_76 = mux(_T_1, _GEN_45, registers_14) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 39:23]
    node _GEN_77 = mux(_T_1, _GEN_46, registers_15) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 39:23]
    node _GEN_78 = mux(_T_1, _GEN_47, registers_16) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 39:23]
    node _GEN_79 = mux(_T_1, _GEN_48, registers_17) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 39:23]
    node _GEN_80 = mux(_T_1, _GEN_49, registers_18) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 39:23]
    node _GEN_81 = mux(_T_1, _GEN_50, registers_19) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 39:23]
    node _GEN_82 = mux(_T_1, _GEN_51, registers_20) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 39:23]
    node _GEN_83 = mux(_T_1, _GEN_52, registers_21) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 39:23]
    node _GEN_84 = mux(_T_1, _GEN_53, registers_22) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 39:23]
    node _GEN_85 = mux(_T_1, _GEN_54, registers_23) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 39:23]
    node _GEN_86 = mux(_T_1, _GEN_55, registers_24) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 39:23]
    node _GEN_87 = mux(_T_1, _GEN_56, registers_25) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 39:23]
    node _GEN_88 = mux(_T_1, _GEN_57, registers_26) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 39:23]
    node _GEN_89 = mux(_T_1, _GEN_58, registers_27) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 39:23]
    node _GEN_90 = mux(_T_1, _GEN_59, registers_28) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 39:23]
    node _GEN_91 = mux(_T_1, _GEN_60, registers_29) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 39:23]
    node _GEN_92 = mux(_T_1, _GEN_61, registers_30) @[src/main/scala/riscv/core/RegisterFile.scala 37:22 39:23]
    node _io_read_data1_T = eq(io_read_address1, UInt<1>("h0")) @[src/main/scala/riscv/core/RegisterFile.scala 50:22]
    node _io_read_data1_T_1 = eq(io_write_address, io_read_address1) @[src/main/scala/riscv/core/RegisterFile.scala 53:43]
    node _io_read_data1_T_2 = and(io_write_enable, _io_read_data1_T_1) @[src/main/scala/riscv/core/RegisterFile.scala 53:23]
    node _io_read_data1_T_3 = sub(io_read_address1, UInt<1>("h1")) @[src/main/scala/riscv/core/RegisterFile.scala 55:34]
    node _io_read_data1_T_4 = tail(_io_read_data1_T_3, 1) @[src/main/scala/riscv/core/RegisterFile.scala 55:34]
    node _GEN_93 = validif(eq(UInt<1>("h0"), _io_read_data1_T_4), registers_0) @[src/main/scala/riscv/core/RegisterFile.scala 52:{8,8}]
    node _GEN_94 = mux(eq(UInt<1>("h1"), _io_read_data1_T_4), registers_1, _GEN_93) @[src/main/scala/riscv/core/RegisterFile.scala 52:{8,8}]
    node _GEN_95 = mux(eq(UInt<2>("h2"), _io_read_data1_T_4), registers_2, _GEN_94) @[src/main/scala/riscv/core/RegisterFile.scala 52:{8,8}]
    node _GEN_96 = mux(eq(UInt<2>("h3"), _io_read_data1_T_4), registers_3, _GEN_95) @[src/main/scala/riscv/core/RegisterFile.scala 52:{8,8}]
    node _GEN_97 = mux(eq(UInt<3>("h4"), _io_read_data1_T_4), registers_4, _GEN_96) @[src/main/scala/riscv/core/RegisterFile.scala 52:{8,8}]
    node _GEN_98 = mux(eq(UInt<3>("h5"), _io_read_data1_T_4), registers_5, _GEN_97) @[src/main/scala/riscv/core/RegisterFile.scala 52:{8,8}]
    node _GEN_99 = mux(eq(UInt<3>("h6"), _io_read_data1_T_4), registers_6, _GEN_98) @[src/main/scala/riscv/core/RegisterFile.scala 52:{8,8}]
    node _GEN_100 = mux(eq(UInt<3>("h7"), _io_read_data1_T_4), registers_7, _GEN_99) @[src/main/scala/riscv/core/RegisterFile.scala 52:{8,8}]
    node _GEN_101 = mux(eq(UInt<4>("h8"), _io_read_data1_T_4), registers_8, _GEN_100) @[src/main/scala/riscv/core/RegisterFile.scala 52:{8,8}]
    node _GEN_102 = mux(eq(UInt<4>("h9"), _io_read_data1_T_4), registers_9, _GEN_101) @[src/main/scala/riscv/core/RegisterFile.scala 52:{8,8}]
    node _GEN_103 = mux(eq(UInt<4>("ha"), _io_read_data1_T_4), registers_10, _GEN_102) @[src/main/scala/riscv/core/RegisterFile.scala 52:{8,8}]
    node _GEN_104 = mux(eq(UInt<4>("hb"), _io_read_data1_T_4), registers_11, _GEN_103) @[src/main/scala/riscv/core/RegisterFile.scala 52:{8,8}]
    node _GEN_105 = mux(eq(UInt<4>("hc"), _io_read_data1_T_4), registers_12, _GEN_104) @[src/main/scala/riscv/core/RegisterFile.scala 52:{8,8}]
    node _GEN_106 = mux(eq(UInt<4>("hd"), _io_read_data1_T_4), registers_13, _GEN_105) @[src/main/scala/riscv/core/RegisterFile.scala 52:{8,8}]
    node _GEN_107 = mux(eq(UInt<4>("he"), _io_read_data1_T_4), registers_14, _GEN_106) @[src/main/scala/riscv/core/RegisterFile.scala 52:{8,8}]
    node _GEN_108 = mux(eq(UInt<4>("hf"), _io_read_data1_T_4), registers_15, _GEN_107) @[src/main/scala/riscv/core/RegisterFile.scala 52:{8,8}]
    node _GEN_109 = mux(eq(UInt<5>("h10"), _io_read_data1_T_4), registers_16, _GEN_108) @[src/main/scala/riscv/core/RegisterFile.scala 52:{8,8}]
    node _GEN_110 = mux(eq(UInt<5>("h11"), _io_read_data1_T_4), registers_17, _GEN_109) @[src/main/scala/riscv/core/RegisterFile.scala 52:{8,8}]
    node _GEN_111 = mux(eq(UInt<5>("h12"), _io_read_data1_T_4), registers_18, _GEN_110) @[src/main/scala/riscv/core/RegisterFile.scala 52:{8,8}]
    node _GEN_112 = mux(eq(UInt<5>("h13"), _io_read_data1_T_4), registers_19, _GEN_111) @[src/main/scala/riscv/core/RegisterFile.scala 52:{8,8}]
    node _GEN_113 = mux(eq(UInt<5>("h14"), _io_read_data1_T_4), registers_20, _GEN_112) @[src/main/scala/riscv/core/RegisterFile.scala 52:{8,8}]
    node _GEN_114 = mux(eq(UInt<5>("h15"), _io_read_data1_T_4), registers_21, _GEN_113) @[src/main/scala/riscv/core/RegisterFile.scala 52:{8,8}]
    node _GEN_115 = mux(eq(UInt<5>("h16"), _io_read_data1_T_4), registers_22, _GEN_114) @[src/main/scala/riscv/core/RegisterFile.scala 52:{8,8}]
    node _GEN_116 = mux(eq(UInt<5>("h17"), _io_read_data1_T_4), registers_23, _GEN_115) @[src/main/scala/riscv/core/RegisterFile.scala 52:{8,8}]
    node _GEN_117 = mux(eq(UInt<5>("h18"), _io_read_data1_T_4), registers_24, _GEN_116) @[src/main/scala/riscv/core/RegisterFile.scala 52:{8,8}]
    node _GEN_118 = mux(eq(UInt<5>("h19"), _io_read_data1_T_4), registers_25, _GEN_117) @[src/main/scala/riscv/core/RegisterFile.scala 52:{8,8}]
    node _GEN_119 = mux(eq(UInt<5>("h1a"), _io_read_data1_T_4), registers_26, _GEN_118) @[src/main/scala/riscv/core/RegisterFile.scala 52:{8,8}]
    node _GEN_120 = mux(eq(UInt<5>("h1b"), _io_read_data1_T_4), registers_27, _GEN_119) @[src/main/scala/riscv/core/RegisterFile.scala 52:{8,8}]
    node _GEN_121 = mux(eq(UInt<5>("h1c"), _io_read_data1_T_4), registers_28, _GEN_120) @[src/main/scala/riscv/core/RegisterFile.scala 52:{8,8}]
    node _GEN_122 = mux(eq(UInt<5>("h1d"), _io_read_data1_T_4), registers_29, _GEN_121) @[src/main/scala/riscv/core/RegisterFile.scala 52:{8,8}]
    node _GEN_123 = mux(eq(UInt<5>("h1e"), _io_read_data1_T_4), registers_30, _GEN_122) @[src/main/scala/riscv/core/RegisterFile.scala 52:{8,8}]
    node _registers_io_read_data1_T_4 = _GEN_123 @[src/main/scala/riscv/core/RegisterFile.scala 52:8]
    node _io_read_data1_T_5 = mux(_io_read_data1_T_2, io_write_data, _registers_io_read_data1_T_4) @[src/main/scala/riscv/core/RegisterFile.scala 52:8]
    node _io_read_data1_T_6 = mux(_io_read_data1_T, UInt<1>("h0"), _io_read_data1_T_5) @[src/main/scala/riscv/core/RegisterFile.scala 49:23]
    node _io_read_data2_T = eq(io_read_address2, UInt<1>("h0")) @[src/main/scala/riscv/core/RegisterFile.scala 60:22]
    node _io_read_data2_T_1 = eq(io_write_address, io_read_address2) @[src/main/scala/riscv/core/RegisterFile.scala 63:43]
    node _io_read_data2_T_2 = and(io_write_enable, _io_read_data2_T_1) @[src/main/scala/riscv/core/RegisterFile.scala 63:23]
    node _io_read_data2_T_3 = sub(io_read_address2, UInt<1>("h1")) @[src/main/scala/riscv/core/RegisterFile.scala 65:34]
    node _io_read_data2_T_4 = tail(_io_read_data2_T_3, 1) @[src/main/scala/riscv/core/RegisterFile.scala 65:34]
    node _GEN_124 = validif(eq(UInt<1>("h0"), _io_read_data2_T_4), registers_0) @[src/main/scala/riscv/core/RegisterFile.scala 62:{8,8}]
    node _GEN_125 = mux(eq(UInt<1>("h1"), _io_read_data2_T_4), registers_1, _GEN_124) @[src/main/scala/riscv/core/RegisterFile.scala 62:{8,8}]
    node _GEN_126 = mux(eq(UInt<2>("h2"), _io_read_data2_T_4), registers_2, _GEN_125) @[src/main/scala/riscv/core/RegisterFile.scala 62:{8,8}]
    node _GEN_127 = mux(eq(UInt<2>("h3"), _io_read_data2_T_4), registers_3, _GEN_126) @[src/main/scala/riscv/core/RegisterFile.scala 62:{8,8}]
    node _GEN_128 = mux(eq(UInt<3>("h4"), _io_read_data2_T_4), registers_4, _GEN_127) @[src/main/scala/riscv/core/RegisterFile.scala 62:{8,8}]
    node _GEN_129 = mux(eq(UInt<3>("h5"), _io_read_data2_T_4), registers_5, _GEN_128) @[src/main/scala/riscv/core/RegisterFile.scala 62:{8,8}]
    node _GEN_130 = mux(eq(UInt<3>("h6"), _io_read_data2_T_4), registers_6, _GEN_129) @[src/main/scala/riscv/core/RegisterFile.scala 62:{8,8}]
    node _GEN_131 = mux(eq(UInt<3>("h7"), _io_read_data2_T_4), registers_7, _GEN_130) @[src/main/scala/riscv/core/RegisterFile.scala 62:{8,8}]
    node _GEN_132 = mux(eq(UInt<4>("h8"), _io_read_data2_T_4), registers_8, _GEN_131) @[src/main/scala/riscv/core/RegisterFile.scala 62:{8,8}]
    node _GEN_133 = mux(eq(UInt<4>("h9"), _io_read_data2_T_4), registers_9, _GEN_132) @[src/main/scala/riscv/core/RegisterFile.scala 62:{8,8}]
    node _GEN_134 = mux(eq(UInt<4>("ha"), _io_read_data2_T_4), registers_10, _GEN_133) @[src/main/scala/riscv/core/RegisterFile.scala 62:{8,8}]
    node _GEN_135 = mux(eq(UInt<4>("hb"), _io_read_data2_T_4), registers_11, _GEN_134) @[src/main/scala/riscv/core/RegisterFile.scala 62:{8,8}]
    node _GEN_136 = mux(eq(UInt<4>("hc"), _io_read_data2_T_4), registers_12, _GEN_135) @[src/main/scala/riscv/core/RegisterFile.scala 62:{8,8}]
    node _GEN_137 = mux(eq(UInt<4>("hd"), _io_read_data2_T_4), registers_13, _GEN_136) @[src/main/scala/riscv/core/RegisterFile.scala 62:{8,8}]
    node _GEN_138 = mux(eq(UInt<4>("he"), _io_read_data2_T_4), registers_14, _GEN_137) @[src/main/scala/riscv/core/RegisterFile.scala 62:{8,8}]
    node _GEN_139 = mux(eq(UInt<4>("hf"), _io_read_data2_T_4), registers_15, _GEN_138) @[src/main/scala/riscv/core/RegisterFile.scala 62:{8,8}]
    node _GEN_140 = mux(eq(UInt<5>("h10"), _io_read_data2_T_4), registers_16, _GEN_139) @[src/main/scala/riscv/core/RegisterFile.scala 62:{8,8}]
    node _GEN_141 = mux(eq(UInt<5>("h11"), _io_read_data2_T_4), registers_17, _GEN_140) @[src/main/scala/riscv/core/RegisterFile.scala 62:{8,8}]
    node _GEN_142 = mux(eq(UInt<5>("h12"), _io_read_data2_T_4), registers_18, _GEN_141) @[src/main/scala/riscv/core/RegisterFile.scala 62:{8,8}]
    node _GEN_143 = mux(eq(UInt<5>("h13"), _io_read_data2_T_4), registers_19, _GEN_142) @[src/main/scala/riscv/core/RegisterFile.scala 62:{8,8}]
    node _GEN_144 = mux(eq(UInt<5>("h14"), _io_read_data2_T_4), registers_20, _GEN_143) @[src/main/scala/riscv/core/RegisterFile.scala 62:{8,8}]
    node _GEN_145 = mux(eq(UInt<5>("h15"), _io_read_data2_T_4), registers_21, _GEN_144) @[src/main/scala/riscv/core/RegisterFile.scala 62:{8,8}]
    node _GEN_146 = mux(eq(UInt<5>("h16"), _io_read_data2_T_4), registers_22, _GEN_145) @[src/main/scala/riscv/core/RegisterFile.scala 62:{8,8}]
    node _GEN_147 = mux(eq(UInt<5>("h17"), _io_read_data2_T_4), registers_23, _GEN_146) @[src/main/scala/riscv/core/RegisterFile.scala 62:{8,8}]
    node _GEN_148 = mux(eq(UInt<5>("h18"), _io_read_data2_T_4), registers_24, _GEN_147) @[src/main/scala/riscv/core/RegisterFile.scala 62:{8,8}]
    node _GEN_149 = mux(eq(UInt<5>("h19"), _io_read_data2_T_4), registers_25, _GEN_148) @[src/main/scala/riscv/core/RegisterFile.scala 62:{8,8}]
    node _GEN_150 = mux(eq(UInt<5>("h1a"), _io_read_data2_T_4), registers_26, _GEN_149) @[src/main/scala/riscv/core/RegisterFile.scala 62:{8,8}]
    node _GEN_151 = mux(eq(UInt<5>("h1b"), _io_read_data2_T_4), registers_27, _GEN_150) @[src/main/scala/riscv/core/RegisterFile.scala 62:{8,8}]
    node _GEN_152 = mux(eq(UInt<5>("h1c"), _io_read_data2_T_4), registers_28, _GEN_151) @[src/main/scala/riscv/core/RegisterFile.scala 62:{8,8}]
    node _GEN_153 = mux(eq(UInt<5>("h1d"), _io_read_data2_T_4), registers_29, _GEN_152) @[src/main/scala/riscv/core/RegisterFile.scala 62:{8,8}]
    node _GEN_154 = mux(eq(UInt<5>("h1e"), _io_read_data2_T_4), registers_30, _GEN_153) @[src/main/scala/riscv/core/RegisterFile.scala 62:{8,8}]
    node _registers_io_read_data2_T_4 = _GEN_154 @[src/main/scala/riscv/core/RegisterFile.scala 62:8]
    node _io_read_data2_T_5 = mux(_io_read_data2_T_2, io_write_data, _registers_io_read_data2_T_4) @[src/main/scala/riscv/core/RegisterFile.scala 62:8]
    node _io_read_data2_T_6 = mux(_io_read_data2_T, UInt<1>("h0"), _io_read_data2_T_5) @[src/main/scala/riscv/core/RegisterFile.scala 59:23]
    node _io_debug_read_data_T = eq(io_debug_read_address, UInt<1>("h0")) @[src/main/scala/riscv/core/RegisterFile.scala 70:27]
    node _io_debug_read_data_T_1 = eq(io_write_address, io_debug_read_address) @[src/main/scala/riscv/core/RegisterFile.scala 73:43]
    node _io_debug_read_data_T_2 = and(io_write_enable, _io_debug_read_data_T_1) @[src/main/scala/riscv/core/RegisterFile.scala 73:23]
    node _io_debug_read_data_T_3 = sub(io_debug_read_address, UInt<1>("h1")) @[src/main/scala/riscv/core/RegisterFile.scala 75:39]
    node _io_debug_read_data_T_4 = tail(_io_debug_read_data_T_3, 1) @[src/main/scala/riscv/core/RegisterFile.scala 75:39]
    node _GEN_155 = validif(eq(UInt<1>("h0"), _io_debug_read_data_T_4), registers_0) @[src/main/scala/riscv/core/RegisterFile.scala 72:{8,8}]
    node _GEN_156 = mux(eq(UInt<1>("h1"), _io_debug_read_data_T_4), registers_1, _GEN_155) @[src/main/scala/riscv/core/RegisterFile.scala 72:{8,8}]
    node _GEN_157 = mux(eq(UInt<2>("h2"), _io_debug_read_data_T_4), registers_2, _GEN_156) @[src/main/scala/riscv/core/RegisterFile.scala 72:{8,8}]
    node _GEN_158 = mux(eq(UInt<2>("h3"), _io_debug_read_data_T_4), registers_3, _GEN_157) @[src/main/scala/riscv/core/RegisterFile.scala 72:{8,8}]
    node _GEN_159 = mux(eq(UInt<3>("h4"), _io_debug_read_data_T_4), registers_4, _GEN_158) @[src/main/scala/riscv/core/RegisterFile.scala 72:{8,8}]
    node _GEN_160 = mux(eq(UInt<3>("h5"), _io_debug_read_data_T_4), registers_5, _GEN_159) @[src/main/scala/riscv/core/RegisterFile.scala 72:{8,8}]
    node _GEN_161 = mux(eq(UInt<3>("h6"), _io_debug_read_data_T_4), registers_6, _GEN_160) @[src/main/scala/riscv/core/RegisterFile.scala 72:{8,8}]
    node _GEN_162 = mux(eq(UInt<3>("h7"), _io_debug_read_data_T_4), registers_7, _GEN_161) @[src/main/scala/riscv/core/RegisterFile.scala 72:{8,8}]
    node _GEN_163 = mux(eq(UInt<4>("h8"), _io_debug_read_data_T_4), registers_8, _GEN_162) @[src/main/scala/riscv/core/RegisterFile.scala 72:{8,8}]
    node _GEN_164 = mux(eq(UInt<4>("h9"), _io_debug_read_data_T_4), registers_9, _GEN_163) @[src/main/scala/riscv/core/RegisterFile.scala 72:{8,8}]
    node _GEN_165 = mux(eq(UInt<4>("ha"), _io_debug_read_data_T_4), registers_10, _GEN_164) @[src/main/scala/riscv/core/RegisterFile.scala 72:{8,8}]
    node _GEN_166 = mux(eq(UInt<4>("hb"), _io_debug_read_data_T_4), registers_11, _GEN_165) @[src/main/scala/riscv/core/RegisterFile.scala 72:{8,8}]
    node _GEN_167 = mux(eq(UInt<4>("hc"), _io_debug_read_data_T_4), registers_12, _GEN_166) @[src/main/scala/riscv/core/RegisterFile.scala 72:{8,8}]
    node _GEN_168 = mux(eq(UInt<4>("hd"), _io_debug_read_data_T_4), registers_13, _GEN_167) @[src/main/scala/riscv/core/RegisterFile.scala 72:{8,8}]
    node _GEN_169 = mux(eq(UInt<4>("he"), _io_debug_read_data_T_4), registers_14, _GEN_168) @[src/main/scala/riscv/core/RegisterFile.scala 72:{8,8}]
    node _GEN_170 = mux(eq(UInt<4>("hf"), _io_debug_read_data_T_4), registers_15, _GEN_169) @[src/main/scala/riscv/core/RegisterFile.scala 72:{8,8}]
    node _GEN_171 = mux(eq(UInt<5>("h10"), _io_debug_read_data_T_4), registers_16, _GEN_170) @[src/main/scala/riscv/core/RegisterFile.scala 72:{8,8}]
    node _GEN_172 = mux(eq(UInt<5>("h11"), _io_debug_read_data_T_4), registers_17, _GEN_171) @[src/main/scala/riscv/core/RegisterFile.scala 72:{8,8}]
    node _GEN_173 = mux(eq(UInt<5>("h12"), _io_debug_read_data_T_4), registers_18, _GEN_172) @[src/main/scala/riscv/core/RegisterFile.scala 72:{8,8}]
    node _GEN_174 = mux(eq(UInt<5>("h13"), _io_debug_read_data_T_4), registers_19, _GEN_173) @[src/main/scala/riscv/core/RegisterFile.scala 72:{8,8}]
    node _GEN_175 = mux(eq(UInt<5>("h14"), _io_debug_read_data_T_4), registers_20, _GEN_174) @[src/main/scala/riscv/core/RegisterFile.scala 72:{8,8}]
    node _GEN_176 = mux(eq(UInt<5>("h15"), _io_debug_read_data_T_4), registers_21, _GEN_175) @[src/main/scala/riscv/core/RegisterFile.scala 72:{8,8}]
    node _GEN_177 = mux(eq(UInt<5>("h16"), _io_debug_read_data_T_4), registers_22, _GEN_176) @[src/main/scala/riscv/core/RegisterFile.scala 72:{8,8}]
    node _GEN_178 = mux(eq(UInt<5>("h17"), _io_debug_read_data_T_4), registers_23, _GEN_177) @[src/main/scala/riscv/core/RegisterFile.scala 72:{8,8}]
    node _GEN_179 = mux(eq(UInt<5>("h18"), _io_debug_read_data_T_4), registers_24, _GEN_178) @[src/main/scala/riscv/core/RegisterFile.scala 72:{8,8}]
    node _GEN_180 = mux(eq(UInt<5>("h19"), _io_debug_read_data_T_4), registers_25, _GEN_179) @[src/main/scala/riscv/core/RegisterFile.scala 72:{8,8}]
    node _GEN_181 = mux(eq(UInt<5>("h1a"), _io_debug_read_data_T_4), registers_26, _GEN_180) @[src/main/scala/riscv/core/RegisterFile.scala 72:{8,8}]
    node _GEN_182 = mux(eq(UInt<5>("h1b"), _io_debug_read_data_T_4), registers_27, _GEN_181) @[src/main/scala/riscv/core/RegisterFile.scala 72:{8,8}]
    node _GEN_183 = mux(eq(UInt<5>("h1c"), _io_debug_read_data_T_4), registers_28, _GEN_182) @[src/main/scala/riscv/core/RegisterFile.scala 72:{8,8}]
    node _GEN_184 = mux(eq(UInt<5>("h1d"), _io_debug_read_data_T_4), registers_29, _GEN_183) @[src/main/scala/riscv/core/RegisterFile.scala 72:{8,8}]
    node _GEN_185 = mux(eq(UInt<5>("h1e"), _io_debug_read_data_T_4), registers_30, _GEN_184) @[src/main/scala/riscv/core/RegisterFile.scala 72:{8,8}]
    node _registers_io_debug_read_data_T_4 = _GEN_185 @[src/main/scala/riscv/core/RegisterFile.scala 72:8]
    node _io_debug_read_data_T_5 = mux(_io_debug_read_data_T_2, io_write_data, _registers_io_debug_read_data_T_4) @[src/main/scala/riscv/core/RegisterFile.scala 72:8]
    node _io_debug_read_data_T_6 = mux(_io_debug_read_data_T, UInt<1>("h0"), _io_debug_read_data_T_5) @[src/main/scala/riscv/core/RegisterFile.scala 69:28]
    io_read_data1 <= _io_read_data1_T_6 @[src/main/scala/riscv/core/RegisterFile.scala 49:17]
    io_read_data2 <= _io_read_data2_T_6 @[src/main/scala/riscv/core/RegisterFile.scala 59:17]
    io_debug_read_data <= _io_debug_read_data_T_6 @[src/main/scala/riscv/core/RegisterFile.scala 69:22]
    registers_0 <= _GEN_62
    registers_1 <= _GEN_63
    registers_2 <= _GEN_64
    registers_3 <= _GEN_65
    registers_4 <= _GEN_66
    registers_5 <= _GEN_67
    registers_6 <= _GEN_68
    registers_7 <= _GEN_69
    registers_8 <= _GEN_70
    registers_9 <= _GEN_71
    registers_10 <= _GEN_72
    registers_11 <= _GEN_73
    registers_12 <= _GEN_74
    registers_13 <= _GEN_75
    registers_14 <= _GEN_76
    registers_15 <= _GEN_77
    registers_16 <= _GEN_78
    registers_17 <= _GEN_79
    registers_18 <= _GEN_80
    registers_19 <= _GEN_81
    registers_20 <= _GEN_82
    registers_21 <= _GEN_83
    registers_22 <= _GEN_84
    registers_23 <= _GEN_85
    registers_24 <= _GEN_86
    registers_25 <= _GEN_87
    registers_26 <= _GEN_88
    registers_27 <= _GEN_89
    registers_28 <= _GEN_90
    registers_29 <= _GEN_91
    registers_30 <= _GEN_92

  module BranchTargetBuffer :
    input clock : Clock
    input reset : UInt<1>
    input io_pc : UInt<32> @[src/main/scala/riscv/core/BranchTargetBuffer.scala 46:14]
    output io_predicted_pc : UInt<32> @[src/main/scala/riscv/core/BranchTargetBuffer.scala 46:14]
    output io_predicted_taken : UInt<1> @[src/main/scala/riscv/core/BranchTargetBuffer.scala 46:14]
    input io_update_valid : UInt<1> @[src/main/scala/riscv/core/BranchTargetBuffer.scala 46:14]
    input io_update_pc : UInt<32> @[src/main/scala/riscv/core/BranchTargetBuffer.scala 46:14]
    input io_update_target : UInt<32> @[src/main/scala/riscv/core/BranchTargetBuffer.scala 46:14]
    input io_update_taken : UInt<1> @[src/main/scala/riscv/core/BranchTargetBuffer.scala 46:14]

    reg valid_0 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), valid_0) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24]
    reg valid_1 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), valid_1) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24]
    reg valid_2 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), valid_2) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24]
    reg valid_3 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), valid_3) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24]
    reg valid_4 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), valid_4) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24]
    reg valid_5 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), valid_5) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24]
    reg valid_6 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), valid_6) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24]
    reg valid_7 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), valid_7) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24]
    reg valid_8 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), valid_8) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24]
    reg valid_9 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), valid_9) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24]
    reg valid_10 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), valid_10) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24]
    reg valid_11 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), valid_11) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24]
    reg valid_12 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), valid_12) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24]
    reg valid_13 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), valid_13) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24]
    reg valid_14 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), valid_14) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24]
    reg valid_15 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), valid_15) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24]
    reg valid_16 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), valid_16) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24]
    reg valid_17 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), valid_17) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24]
    reg valid_18 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), valid_18) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24]
    reg valid_19 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), valid_19) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24]
    reg valid_20 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), valid_20) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24]
    reg valid_21 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), valid_21) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24]
    reg valid_22 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), valid_22) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24]
    reg valid_23 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), valid_23) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24]
    reg valid_24 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), valid_24) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24]
    reg valid_25 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), valid_25) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24]
    reg valid_26 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), valid_26) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24]
    reg valid_27 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), valid_27) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24]
    reg valid_28 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), valid_28) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24]
    reg valid_29 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), valid_29) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24]
    reg valid_30 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), valid_30) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24]
    reg valid_31 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), valid_31) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24]
    reg tags_0 : UInt<25>, clock with :
      reset => (UInt<1>("h0"), tags_0) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20]
    reg tags_1 : UInt<25>, clock with :
      reset => (UInt<1>("h0"), tags_1) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20]
    reg tags_2 : UInt<25>, clock with :
      reset => (UInt<1>("h0"), tags_2) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20]
    reg tags_3 : UInt<25>, clock with :
      reset => (UInt<1>("h0"), tags_3) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20]
    reg tags_4 : UInt<25>, clock with :
      reset => (UInt<1>("h0"), tags_4) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20]
    reg tags_5 : UInt<25>, clock with :
      reset => (UInt<1>("h0"), tags_5) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20]
    reg tags_6 : UInt<25>, clock with :
      reset => (UInt<1>("h0"), tags_6) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20]
    reg tags_7 : UInt<25>, clock with :
      reset => (UInt<1>("h0"), tags_7) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20]
    reg tags_8 : UInt<25>, clock with :
      reset => (UInt<1>("h0"), tags_8) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20]
    reg tags_9 : UInt<25>, clock with :
      reset => (UInt<1>("h0"), tags_9) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20]
    reg tags_10 : UInt<25>, clock with :
      reset => (UInt<1>("h0"), tags_10) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20]
    reg tags_11 : UInt<25>, clock with :
      reset => (UInt<1>("h0"), tags_11) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20]
    reg tags_12 : UInt<25>, clock with :
      reset => (UInt<1>("h0"), tags_12) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20]
    reg tags_13 : UInt<25>, clock with :
      reset => (UInt<1>("h0"), tags_13) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20]
    reg tags_14 : UInt<25>, clock with :
      reset => (UInt<1>("h0"), tags_14) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20]
    reg tags_15 : UInt<25>, clock with :
      reset => (UInt<1>("h0"), tags_15) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20]
    reg tags_16 : UInt<25>, clock with :
      reset => (UInt<1>("h0"), tags_16) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20]
    reg tags_17 : UInt<25>, clock with :
      reset => (UInt<1>("h0"), tags_17) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20]
    reg tags_18 : UInt<25>, clock with :
      reset => (UInt<1>("h0"), tags_18) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20]
    reg tags_19 : UInt<25>, clock with :
      reset => (UInt<1>("h0"), tags_19) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20]
    reg tags_20 : UInt<25>, clock with :
      reset => (UInt<1>("h0"), tags_20) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20]
    reg tags_21 : UInt<25>, clock with :
      reset => (UInt<1>("h0"), tags_21) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20]
    reg tags_22 : UInt<25>, clock with :
      reset => (UInt<1>("h0"), tags_22) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20]
    reg tags_23 : UInt<25>, clock with :
      reset => (UInt<1>("h0"), tags_23) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20]
    reg tags_24 : UInt<25>, clock with :
      reset => (UInt<1>("h0"), tags_24) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20]
    reg tags_25 : UInt<25>, clock with :
      reset => (UInt<1>("h0"), tags_25) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20]
    reg tags_26 : UInt<25>, clock with :
      reset => (UInt<1>("h0"), tags_26) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20]
    reg tags_27 : UInt<25>, clock with :
      reset => (UInt<1>("h0"), tags_27) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20]
    reg tags_28 : UInt<25>, clock with :
      reset => (UInt<1>("h0"), tags_28) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20]
    reg tags_29 : UInt<25>, clock with :
      reset => (UInt<1>("h0"), tags_29) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20]
    reg tags_30 : UInt<25>, clock with :
      reset => (UInt<1>("h0"), tags_30) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20]
    reg tags_31 : UInt<25>, clock with :
      reset => (UInt<1>("h0"), tags_31) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20]
    reg targets_0 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), targets_0) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20]
    reg targets_1 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), targets_1) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20]
    reg targets_2 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), targets_2) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20]
    reg targets_3 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), targets_3) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20]
    reg targets_4 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), targets_4) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20]
    reg targets_5 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), targets_5) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20]
    reg targets_6 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), targets_6) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20]
    reg targets_7 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), targets_7) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20]
    reg targets_8 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), targets_8) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20]
    reg targets_9 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), targets_9) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20]
    reg targets_10 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), targets_10) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20]
    reg targets_11 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), targets_11) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20]
    reg targets_12 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), targets_12) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20]
    reg targets_13 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), targets_13) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20]
    reg targets_14 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), targets_14) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20]
    reg targets_15 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), targets_15) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20]
    reg targets_16 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), targets_16) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20]
    reg targets_17 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), targets_17) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20]
    reg targets_18 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), targets_18) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20]
    reg targets_19 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), targets_19) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20]
    reg targets_20 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), targets_20) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20]
    reg targets_21 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), targets_21) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20]
    reg targets_22 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), targets_22) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20]
    reg targets_23 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), targets_23) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20]
    reg targets_24 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), targets_24) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20]
    reg targets_25 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), targets_25) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20]
    reg targets_26 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), targets_26) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20]
    reg targets_27 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), targets_27) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20]
    reg targets_28 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), targets_28) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20]
    reg targets_29 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), targets_29) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20]
    reg targets_30 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), targets_30) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20]
    reg targets_31 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), targets_31) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20]
    reg counters_0 : UInt<2>, clock with :
      reset => (UInt<1>("h0"), counters_0) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25]
    reg counters_1 : UInt<2>, clock with :
      reset => (UInt<1>("h0"), counters_1) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25]
    reg counters_2 : UInt<2>, clock with :
      reset => (UInt<1>("h0"), counters_2) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25]
    reg counters_3 : UInt<2>, clock with :
      reset => (UInt<1>("h0"), counters_3) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25]
    reg counters_4 : UInt<2>, clock with :
      reset => (UInt<1>("h0"), counters_4) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25]
    reg counters_5 : UInt<2>, clock with :
      reset => (UInt<1>("h0"), counters_5) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25]
    reg counters_6 : UInt<2>, clock with :
      reset => (UInt<1>("h0"), counters_6) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25]
    reg counters_7 : UInt<2>, clock with :
      reset => (UInt<1>("h0"), counters_7) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25]
    reg counters_8 : UInt<2>, clock with :
      reset => (UInt<1>("h0"), counters_8) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25]
    reg counters_9 : UInt<2>, clock with :
      reset => (UInt<1>("h0"), counters_9) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25]
    reg counters_10 : UInt<2>, clock with :
      reset => (UInt<1>("h0"), counters_10) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25]
    reg counters_11 : UInt<2>, clock with :
      reset => (UInt<1>("h0"), counters_11) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25]
    reg counters_12 : UInt<2>, clock with :
      reset => (UInt<1>("h0"), counters_12) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25]
    reg counters_13 : UInt<2>, clock with :
      reset => (UInt<1>("h0"), counters_13) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25]
    reg counters_14 : UInt<2>, clock with :
      reset => (UInt<1>("h0"), counters_14) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25]
    reg counters_15 : UInt<2>, clock with :
      reset => (UInt<1>("h0"), counters_15) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25]
    reg counters_16 : UInt<2>, clock with :
      reset => (UInt<1>("h0"), counters_16) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25]
    reg counters_17 : UInt<2>, clock with :
      reset => (UInt<1>("h0"), counters_17) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25]
    reg counters_18 : UInt<2>, clock with :
      reset => (UInt<1>("h0"), counters_18) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25]
    reg counters_19 : UInt<2>, clock with :
      reset => (UInt<1>("h0"), counters_19) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25]
    reg counters_20 : UInt<2>, clock with :
      reset => (UInt<1>("h0"), counters_20) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25]
    reg counters_21 : UInt<2>, clock with :
      reset => (UInt<1>("h0"), counters_21) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25]
    reg counters_22 : UInt<2>, clock with :
      reset => (UInt<1>("h0"), counters_22) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25]
    reg counters_23 : UInt<2>, clock with :
      reset => (UInt<1>("h0"), counters_23) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25]
    reg counters_24 : UInt<2>, clock with :
      reset => (UInt<1>("h0"), counters_24) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25]
    reg counters_25 : UInt<2>, clock with :
      reset => (UInt<1>("h0"), counters_25) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25]
    reg counters_26 : UInt<2>, clock with :
      reset => (UInt<1>("h0"), counters_26) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25]
    reg counters_27 : UInt<2>, clock with :
      reset => (UInt<1>("h0"), counters_27) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25]
    reg counters_28 : UInt<2>, clock with :
      reset => (UInt<1>("h0"), counters_28) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25]
    reg counters_29 : UInt<2>, clock with :
      reset => (UInt<1>("h0"), counters_29) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25]
    reg counters_30 : UInt<2>, clock with :
      reset => (UInt<1>("h0"), counters_30) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25]
    reg counters_31 : UInt<2>, clock with :
      reset => (UInt<1>("h0"), counters_31) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25]
    node pred_index = bits(io_pc, 6, 2) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 69:36]
    node pred_tag = bits(io_pc, 31, 7) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 70:36]
    node _GEN_0 = validif(eq(UInt<1>("h0"), pred_index), tags_0) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 75:{59,59}]
    node _GEN_1 = mux(eq(UInt<1>("h1"), pred_index), tags_1, _GEN_0) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 75:{59,59}]
    node _GEN_2 = mux(eq(UInt<2>("h2"), pred_index), tags_2, _GEN_1) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 75:{59,59}]
    node _GEN_3 = mux(eq(UInt<2>("h3"), pred_index), tags_3, _GEN_2) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 75:{59,59}]
    node _GEN_4 = mux(eq(UInt<3>("h4"), pred_index), tags_4, _GEN_3) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 75:{59,59}]
    node _GEN_5 = mux(eq(UInt<3>("h5"), pred_index), tags_5, _GEN_4) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 75:{59,59}]
    node _GEN_6 = mux(eq(UInt<3>("h6"), pred_index), tags_6, _GEN_5) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 75:{59,59}]
    node _GEN_7 = mux(eq(UInt<3>("h7"), pred_index), tags_7, _GEN_6) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 75:{59,59}]
    node _GEN_8 = mux(eq(UInt<4>("h8"), pred_index), tags_8, _GEN_7) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 75:{59,59}]
    node _GEN_9 = mux(eq(UInt<4>("h9"), pred_index), tags_9, _GEN_8) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 75:{59,59}]
    node _GEN_10 = mux(eq(UInt<4>("ha"), pred_index), tags_10, _GEN_9) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 75:{59,59}]
    node _GEN_11 = mux(eq(UInt<4>("hb"), pred_index), tags_11, _GEN_10) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 75:{59,59}]
    node _GEN_12 = mux(eq(UInt<4>("hc"), pred_index), tags_12, _GEN_11) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 75:{59,59}]
    node _GEN_13 = mux(eq(UInt<4>("hd"), pred_index), tags_13, _GEN_12) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 75:{59,59}]
    node _GEN_14 = mux(eq(UInt<4>("he"), pred_index), tags_14, _GEN_13) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 75:{59,59}]
    node _GEN_15 = mux(eq(UInt<4>("hf"), pred_index), tags_15, _GEN_14) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 75:{59,59}]
    node _GEN_16 = mux(eq(UInt<5>("h10"), pred_index), tags_16, _GEN_15) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 75:{59,59}]
    node _GEN_17 = mux(eq(UInt<5>("h11"), pred_index), tags_17, _GEN_16) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 75:{59,59}]
    node _GEN_18 = mux(eq(UInt<5>("h12"), pred_index), tags_18, _GEN_17) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 75:{59,59}]
    node _GEN_19 = mux(eq(UInt<5>("h13"), pred_index), tags_19, _GEN_18) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 75:{59,59}]
    node _GEN_20 = mux(eq(UInt<5>("h14"), pred_index), tags_20, _GEN_19) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 75:{59,59}]
    node _GEN_21 = mux(eq(UInt<5>("h15"), pred_index), tags_21, _GEN_20) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 75:{59,59}]
    node _GEN_22 = mux(eq(UInt<5>("h16"), pred_index), tags_22, _GEN_21) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 75:{59,59}]
    node _GEN_23 = mux(eq(UInt<5>("h17"), pred_index), tags_23, _GEN_22) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 75:{59,59}]
    node _GEN_24 = mux(eq(UInt<5>("h18"), pred_index), tags_24, _GEN_23) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 75:{59,59}]
    node _GEN_25 = mux(eq(UInt<5>("h19"), pred_index), tags_25, _GEN_24) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 75:{59,59}]
    node _GEN_26 = mux(eq(UInt<5>("h1a"), pred_index), tags_26, _GEN_25) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 75:{59,59}]
    node _GEN_27 = mux(eq(UInt<5>("h1b"), pred_index), tags_27, _GEN_26) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 75:{59,59}]
    node _GEN_28 = mux(eq(UInt<5>("h1c"), pred_index), tags_28, _GEN_27) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 75:{59,59}]
    node _GEN_29 = mux(eq(UInt<5>("h1d"), pred_index), tags_29, _GEN_28) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 75:{59,59}]
    node _GEN_30 = mux(eq(UInt<5>("h1e"), pred_index), tags_30, _GEN_29) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 75:{59,59}]
    node _GEN_31 = mux(eq(UInt<5>("h1f"), pred_index), tags_31, _GEN_30) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 75:{59,59}]
    node _tags_pred_index = _GEN_31 @[src/main/scala/riscv/core/BranchTargetBuffer.scala 75:59]
    node _hit_T = eq(_tags_pred_index, pred_tag) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 75:59]
    node _GEN_32 = validif(eq(UInt<1>("h0"), pred_index), valid_0) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 75:{38,38}]
    node _GEN_33 = mux(eq(UInt<1>("h1"), pred_index), valid_1, _GEN_32) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 75:{38,38}]
    node _GEN_34 = mux(eq(UInt<2>("h2"), pred_index), valid_2, _GEN_33) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 75:{38,38}]
    node _GEN_35 = mux(eq(UInt<2>("h3"), pred_index), valid_3, _GEN_34) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 75:{38,38}]
    node _GEN_36 = mux(eq(UInt<3>("h4"), pred_index), valid_4, _GEN_35) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 75:{38,38}]
    node _GEN_37 = mux(eq(UInt<3>("h5"), pred_index), valid_5, _GEN_36) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 75:{38,38}]
    node _GEN_38 = mux(eq(UInt<3>("h6"), pred_index), valid_6, _GEN_37) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 75:{38,38}]
    node _GEN_39 = mux(eq(UInt<3>("h7"), pred_index), valid_7, _GEN_38) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 75:{38,38}]
    node _GEN_40 = mux(eq(UInt<4>("h8"), pred_index), valid_8, _GEN_39) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 75:{38,38}]
    node _GEN_41 = mux(eq(UInt<4>("h9"), pred_index), valid_9, _GEN_40) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 75:{38,38}]
    node _GEN_42 = mux(eq(UInt<4>("ha"), pred_index), valid_10, _GEN_41) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 75:{38,38}]
    node _GEN_43 = mux(eq(UInt<4>("hb"), pred_index), valid_11, _GEN_42) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 75:{38,38}]
    node _GEN_44 = mux(eq(UInt<4>("hc"), pred_index), valid_12, _GEN_43) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 75:{38,38}]
    node _GEN_45 = mux(eq(UInt<4>("hd"), pred_index), valid_13, _GEN_44) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 75:{38,38}]
    node _GEN_46 = mux(eq(UInt<4>("he"), pred_index), valid_14, _GEN_45) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 75:{38,38}]
    node _GEN_47 = mux(eq(UInt<4>("hf"), pred_index), valid_15, _GEN_46) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 75:{38,38}]
    node _GEN_48 = mux(eq(UInt<5>("h10"), pred_index), valid_16, _GEN_47) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 75:{38,38}]
    node _GEN_49 = mux(eq(UInt<5>("h11"), pred_index), valid_17, _GEN_48) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 75:{38,38}]
    node _GEN_50 = mux(eq(UInt<5>("h12"), pred_index), valid_18, _GEN_49) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 75:{38,38}]
    node _GEN_51 = mux(eq(UInt<5>("h13"), pred_index), valid_19, _GEN_50) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 75:{38,38}]
    node _GEN_52 = mux(eq(UInt<5>("h14"), pred_index), valid_20, _GEN_51) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 75:{38,38}]
    node _GEN_53 = mux(eq(UInt<5>("h15"), pred_index), valid_21, _GEN_52) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 75:{38,38}]
    node _GEN_54 = mux(eq(UInt<5>("h16"), pred_index), valid_22, _GEN_53) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 75:{38,38}]
    node _GEN_55 = mux(eq(UInt<5>("h17"), pred_index), valid_23, _GEN_54) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 75:{38,38}]
    node _GEN_56 = mux(eq(UInt<5>("h18"), pred_index), valid_24, _GEN_55) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 75:{38,38}]
    node _GEN_57 = mux(eq(UInt<5>("h19"), pred_index), valid_25, _GEN_56) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 75:{38,38}]
    node _GEN_58 = mux(eq(UInt<5>("h1a"), pred_index), valid_26, _GEN_57) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 75:{38,38}]
    node _GEN_59 = mux(eq(UInt<5>("h1b"), pred_index), valid_27, _GEN_58) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 75:{38,38}]
    node _GEN_60 = mux(eq(UInt<5>("h1c"), pred_index), valid_28, _GEN_59) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 75:{38,38}]
    node _GEN_61 = mux(eq(UInt<5>("h1d"), pred_index), valid_29, _GEN_60) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 75:{38,38}]
    node _GEN_62 = mux(eq(UInt<5>("h1e"), pred_index), valid_30, _GEN_61) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 75:{38,38}]
    node _GEN_63 = mux(eq(UInt<5>("h1f"), pred_index), valid_31, _GEN_62) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 75:{38,38}]
    node _valid_pred_index = _GEN_63 @[src/main/scala/riscv/core/BranchTargetBuffer.scala 75:38]
    node hit = and(_valid_pred_index, _hit_T) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 75:38]
    node _GEN_64 = validif(eq(UInt<1>("h0"), pred_index), counters_0) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 78:{52,52}]
    node _GEN_65 = mux(eq(UInt<1>("h1"), pred_index), counters_1, _GEN_64) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 78:{52,52}]
    node _GEN_66 = mux(eq(UInt<2>("h2"), pred_index), counters_2, _GEN_65) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 78:{52,52}]
    node _GEN_67 = mux(eq(UInt<2>("h3"), pred_index), counters_3, _GEN_66) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 78:{52,52}]
    node _GEN_68 = mux(eq(UInt<3>("h4"), pred_index), counters_4, _GEN_67) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 78:{52,52}]
    node _GEN_69 = mux(eq(UInt<3>("h5"), pred_index), counters_5, _GEN_68) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 78:{52,52}]
    node _GEN_70 = mux(eq(UInt<3>("h6"), pred_index), counters_6, _GEN_69) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 78:{52,52}]
    node _GEN_71 = mux(eq(UInt<3>("h7"), pred_index), counters_7, _GEN_70) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 78:{52,52}]
    node _GEN_72 = mux(eq(UInt<4>("h8"), pred_index), counters_8, _GEN_71) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 78:{52,52}]
    node _GEN_73 = mux(eq(UInt<4>("h9"), pred_index), counters_9, _GEN_72) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 78:{52,52}]
    node _GEN_74 = mux(eq(UInt<4>("ha"), pred_index), counters_10, _GEN_73) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 78:{52,52}]
    node _GEN_75 = mux(eq(UInt<4>("hb"), pred_index), counters_11, _GEN_74) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 78:{52,52}]
    node _GEN_76 = mux(eq(UInt<4>("hc"), pred_index), counters_12, _GEN_75) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 78:{52,52}]
    node _GEN_77 = mux(eq(UInt<4>("hd"), pred_index), counters_13, _GEN_76) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 78:{52,52}]
    node _GEN_78 = mux(eq(UInt<4>("he"), pred_index), counters_14, _GEN_77) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 78:{52,52}]
    node _GEN_79 = mux(eq(UInt<4>("hf"), pred_index), counters_15, _GEN_78) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 78:{52,52}]
    node _GEN_80 = mux(eq(UInt<5>("h10"), pred_index), counters_16, _GEN_79) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 78:{52,52}]
    node _GEN_81 = mux(eq(UInt<5>("h11"), pred_index), counters_17, _GEN_80) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 78:{52,52}]
    node _GEN_82 = mux(eq(UInt<5>("h12"), pred_index), counters_18, _GEN_81) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 78:{52,52}]
    node _GEN_83 = mux(eq(UInt<5>("h13"), pred_index), counters_19, _GEN_82) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 78:{52,52}]
    node _GEN_84 = mux(eq(UInt<5>("h14"), pred_index), counters_20, _GEN_83) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 78:{52,52}]
    node _GEN_85 = mux(eq(UInt<5>("h15"), pred_index), counters_21, _GEN_84) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 78:{52,52}]
    node _GEN_86 = mux(eq(UInt<5>("h16"), pred_index), counters_22, _GEN_85) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 78:{52,52}]
    node _GEN_87 = mux(eq(UInt<5>("h17"), pred_index), counters_23, _GEN_86) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 78:{52,52}]
    node _GEN_88 = mux(eq(UInt<5>("h18"), pred_index), counters_24, _GEN_87) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 78:{52,52}]
    node _GEN_89 = mux(eq(UInt<5>("h19"), pred_index), counters_25, _GEN_88) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 78:{52,52}]
    node _GEN_90 = mux(eq(UInt<5>("h1a"), pred_index), counters_26, _GEN_89) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 78:{52,52}]
    node _GEN_91 = mux(eq(UInt<5>("h1b"), pred_index), counters_27, _GEN_90) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 78:{52,52}]
    node _GEN_92 = mux(eq(UInt<5>("h1c"), pred_index), counters_28, _GEN_91) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 78:{52,52}]
    node _GEN_93 = mux(eq(UInt<5>("h1d"), pred_index), counters_29, _GEN_92) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 78:{52,52}]
    node _GEN_94 = mux(eq(UInt<5>("h1e"), pred_index), counters_30, _GEN_93) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 78:{52,52}]
    node _GEN_95 = mux(eq(UInt<5>("h1f"), pred_index), counters_31, _GEN_94) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 78:{52,52}]
    node _counters_pred_index = _GEN_95 @[src/main/scala/riscv/core/BranchTargetBuffer.scala 78:52]
    node _predict_taken_T = geq(_counters_pred_index, UInt<2>("h2")) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 78:52]
    node predict_taken = and(hit, _predict_taken_T) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 78:27]
    node _io_predicted_pc_T = add(io_pc, UInt<3>("h4")) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 81:68]
    node _io_predicted_pc_T_1 = tail(_io_predicted_pc_T, 1) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 81:68]
    node _GEN_96 = validif(eq(UInt<1>("h0"), pred_index), targets_0) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 81:{25,25}]
    node _GEN_97 = mux(eq(UInt<1>("h1"), pred_index), targets_1, _GEN_96) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 81:{25,25}]
    node _GEN_98 = mux(eq(UInt<2>("h2"), pred_index), targets_2, _GEN_97) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 81:{25,25}]
    node _GEN_99 = mux(eq(UInt<2>("h3"), pred_index), targets_3, _GEN_98) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 81:{25,25}]
    node _GEN_100 = mux(eq(UInt<3>("h4"), pred_index), targets_4, _GEN_99) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 81:{25,25}]
    node _GEN_101 = mux(eq(UInt<3>("h5"), pred_index), targets_5, _GEN_100) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 81:{25,25}]
    node _GEN_102 = mux(eq(UInt<3>("h6"), pred_index), targets_6, _GEN_101) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 81:{25,25}]
    node _GEN_103 = mux(eq(UInt<3>("h7"), pred_index), targets_7, _GEN_102) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 81:{25,25}]
    node _GEN_104 = mux(eq(UInt<4>("h8"), pred_index), targets_8, _GEN_103) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 81:{25,25}]
    node _GEN_105 = mux(eq(UInt<4>("h9"), pred_index), targets_9, _GEN_104) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 81:{25,25}]
    node _GEN_106 = mux(eq(UInt<4>("ha"), pred_index), targets_10, _GEN_105) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 81:{25,25}]
    node _GEN_107 = mux(eq(UInt<4>("hb"), pred_index), targets_11, _GEN_106) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 81:{25,25}]
    node _GEN_108 = mux(eq(UInt<4>("hc"), pred_index), targets_12, _GEN_107) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 81:{25,25}]
    node _GEN_109 = mux(eq(UInt<4>("hd"), pred_index), targets_13, _GEN_108) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 81:{25,25}]
    node _GEN_110 = mux(eq(UInt<4>("he"), pred_index), targets_14, _GEN_109) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 81:{25,25}]
    node _GEN_111 = mux(eq(UInt<4>("hf"), pred_index), targets_15, _GEN_110) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 81:{25,25}]
    node _GEN_112 = mux(eq(UInt<5>("h10"), pred_index), targets_16, _GEN_111) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 81:{25,25}]
    node _GEN_113 = mux(eq(UInt<5>("h11"), pred_index), targets_17, _GEN_112) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 81:{25,25}]
    node _GEN_114 = mux(eq(UInt<5>("h12"), pred_index), targets_18, _GEN_113) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 81:{25,25}]
    node _GEN_115 = mux(eq(UInt<5>("h13"), pred_index), targets_19, _GEN_114) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 81:{25,25}]
    node _GEN_116 = mux(eq(UInt<5>("h14"), pred_index), targets_20, _GEN_115) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 81:{25,25}]
    node _GEN_117 = mux(eq(UInt<5>("h15"), pred_index), targets_21, _GEN_116) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 81:{25,25}]
    node _GEN_118 = mux(eq(UInt<5>("h16"), pred_index), targets_22, _GEN_117) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 81:{25,25}]
    node _GEN_119 = mux(eq(UInt<5>("h17"), pred_index), targets_23, _GEN_118) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 81:{25,25}]
    node _GEN_120 = mux(eq(UInt<5>("h18"), pred_index), targets_24, _GEN_119) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 81:{25,25}]
    node _GEN_121 = mux(eq(UInt<5>("h19"), pred_index), targets_25, _GEN_120) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 81:{25,25}]
    node _GEN_122 = mux(eq(UInt<5>("h1a"), pred_index), targets_26, _GEN_121) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 81:{25,25}]
    node _GEN_123 = mux(eq(UInt<5>("h1b"), pred_index), targets_27, _GEN_122) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 81:{25,25}]
    node _GEN_124 = mux(eq(UInt<5>("h1c"), pred_index), targets_28, _GEN_123) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 81:{25,25}]
    node _GEN_125 = mux(eq(UInt<5>("h1d"), pred_index), targets_29, _GEN_124) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 81:{25,25}]
    node _GEN_126 = mux(eq(UInt<5>("h1e"), pred_index), targets_30, _GEN_125) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 81:{25,25}]
    node _GEN_127 = mux(eq(UInt<5>("h1f"), pred_index), targets_31, _GEN_126) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 81:{25,25}]
    node _targets_pred_index = _GEN_127 @[src/main/scala/riscv/core/BranchTargetBuffer.scala 81:25]
    node _io_predicted_pc_T_2 = mux(predict_taken, _targets_pred_index, _io_predicted_pc_T_1) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 81:25]
    node upd_index = bits(io_update_pc, 6, 2) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 69:36]
    node upd_tag = bits(io_update_pc, 31, 7) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 70:36]
    node _GEN_128 = validif(eq(UInt<1>("h0"), upd_index), tags_0) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 87:{58,58}]
    node _GEN_129 = mux(eq(UInt<1>("h1"), upd_index), tags_1, _GEN_128) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 87:{58,58}]
    node _GEN_130 = mux(eq(UInt<2>("h2"), upd_index), tags_2, _GEN_129) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 87:{58,58}]
    node _GEN_131 = mux(eq(UInt<2>("h3"), upd_index), tags_3, _GEN_130) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 87:{58,58}]
    node _GEN_132 = mux(eq(UInt<3>("h4"), upd_index), tags_4, _GEN_131) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 87:{58,58}]
    node _GEN_133 = mux(eq(UInt<3>("h5"), upd_index), tags_5, _GEN_132) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 87:{58,58}]
    node _GEN_134 = mux(eq(UInt<3>("h6"), upd_index), tags_6, _GEN_133) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 87:{58,58}]
    node _GEN_135 = mux(eq(UInt<3>("h7"), upd_index), tags_7, _GEN_134) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 87:{58,58}]
    node _GEN_136 = mux(eq(UInt<4>("h8"), upd_index), tags_8, _GEN_135) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 87:{58,58}]
    node _GEN_137 = mux(eq(UInt<4>("h9"), upd_index), tags_9, _GEN_136) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 87:{58,58}]
    node _GEN_138 = mux(eq(UInt<4>("ha"), upd_index), tags_10, _GEN_137) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 87:{58,58}]
    node _GEN_139 = mux(eq(UInt<4>("hb"), upd_index), tags_11, _GEN_138) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 87:{58,58}]
    node _GEN_140 = mux(eq(UInt<4>("hc"), upd_index), tags_12, _GEN_139) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 87:{58,58}]
    node _GEN_141 = mux(eq(UInt<4>("hd"), upd_index), tags_13, _GEN_140) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 87:{58,58}]
    node _GEN_142 = mux(eq(UInt<4>("he"), upd_index), tags_14, _GEN_141) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 87:{58,58}]
    node _GEN_143 = mux(eq(UInt<4>("hf"), upd_index), tags_15, _GEN_142) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 87:{58,58}]
    node _GEN_144 = mux(eq(UInt<5>("h10"), upd_index), tags_16, _GEN_143) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 87:{58,58}]
    node _GEN_145 = mux(eq(UInt<5>("h11"), upd_index), tags_17, _GEN_144) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 87:{58,58}]
    node _GEN_146 = mux(eq(UInt<5>("h12"), upd_index), tags_18, _GEN_145) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 87:{58,58}]
    node _GEN_147 = mux(eq(UInt<5>("h13"), upd_index), tags_19, _GEN_146) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 87:{58,58}]
    node _GEN_148 = mux(eq(UInt<5>("h14"), upd_index), tags_20, _GEN_147) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 87:{58,58}]
    node _GEN_149 = mux(eq(UInt<5>("h15"), upd_index), tags_21, _GEN_148) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 87:{58,58}]
    node _GEN_150 = mux(eq(UInt<5>("h16"), upd_index), tags_22, _GEN_149) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 87:{58,58}]
    node _GEN_151 = mux(eq(UInt<5>("h17"), upd_index), tags_23, _GEN_150) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 87:{58,58}]
    node _GEN_152 = mux(eq(UInt<5>("h18"), upd_index), tags_24, _GEN_151) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 87:{58,58}]
    node _GEN_153 = mux(eq(UInt<5>("h19"), upd_index), tags_25, _GEN_152) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 87:{58,58}]
    node _GEN_154 = mux(eq(UInt<5>("h1a"), upd_index), tags_26, _GEN_153) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 87:{58,58}]
    node _GEN_155 = mux(eq(UInt<5>("h1b"), upd_index), tags_27, _GEN_154) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 87:{58,58}]
    node _GEN_156 = mux(eq(UInt<5>("h1c"), upd_index), tags_28, _GEN_155) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 87:{58,58}]
    node _GEN_157 = mux(eq(UInt<5>("h1d"), upd_index), tags_29, _GEN_156) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 87:{58,58}]
    node _GEN_158 = mux(eq(UInt<5>("h1e"), upd_index), tags_30, _GEN_157) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 87:{58,58}]
    node _GEN_159 = mux(eq(UInt<5>("h1f"), upd_index), tags_31, _GEN_158) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 87:{58,58}]
    node _tags_upd_index = _GEN_159 @[src/main/scala/riscv/core/BranchTargetBuffer.scala 87:58]
    node _entry_hit_T = eq(_tags_upd_index, upd_tag) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 87:58]
    node _GEN_160 = validif(eq(UInt<1>("h0"), upd_index), valid_0) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 87:{38,38}]
    node _GEN_161 = mux(eq(UInt<1>("h1"), upd_index), valid_1, _GEN_160) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 87:{38,38}]
    node _GEN_162 = mux(eq(UInt<2>("h2"), upd_index), valid_2, _GEN_161) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 87:{38,38}]
    node _GEN_163 = mux(eq(UInt<2>("h3"), upd_index), valid_3, _GEN_162) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 87:{38,38}]
    node _GEN_164 = mux(eq(UInt<3>("h4"), upd_index), valid_4, _GEN_163) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 87:{38,38}]
    node _GEN_165 = mux(eq(UInt<3>("h5"), upd_index), valid_5, _GEN_164) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 87:{38,38}]
    node _GEN_166 = mux(eq(UInt<3>("h6"), upd_index), valid_6, _GEN_165) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 87:{38,38}]
    node _GEN_167 = mux(eq(UInt<3>("h7"), upd_index), valid_7, _GEN_166) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 87:{38,38}]
    node _GEN_168 = mux(eq(UInt<4>("h8"), upd_index), valid_8, _GEN_167) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 87:{38,38}]
    node _GEN_169 = mux(eq(UInt<4>("h9"), upd_index), valid_9, _GEN_168) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 87:{38,38}]
    node _GEN_170 = mux(eq(UInt<4>("ha"), upd_index), valid_10, _GEN_169) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 87:{38,38}]
    node _GEN_171 = mux(eq(UInt<4>("hb"), upd_index), valid_11, _GEN_170) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 87:{38,38}]
    node _GEN_172 = mux(eq(UInt<4>("hc"), upd_index), valid_12, _GEN_171) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 87:{38,38}]
    node _GEN_173 = mux(eq(UInt<4>("hd"), upd_index), valid_13, _GEN_172) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 87:{38,38}]
    node _GEN_174 = mux(eq(UInt<4>("he"), upd_index), valid_14, _GEN_173) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 87:{38,38}]
    node _GEN_175 = mux(eq(UInt<4>("hf"), upd_index), valid_15, _GEN_174) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 87:{38,38}]
    node _GEN_176 = mux(eq(UInt<5>("h10"), upd_index), valid_16, _GEN_175) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 87:{38,38}]
    node _GEN_177 = mux(eq(UInt<5>("h11"), upd_index), valid_17, _GEN_176) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 87:{38,38}]
    node _GEN_178 = mux(eq(UInt<5>("h12"), upd_index), valid_18, _GEN_177) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 87:{38,38}]
    node _GEN_179 = mux(eq(UInt<5>("h13"), upd_index), valid_19, _GEN_178) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 87:{38,38}]
    node _GEN_180 = mux(eq(UInt<5>("h14"), upd_index), valid_20, _GEN_179) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 87:{38,38}]
    node _GEN_181 = mux(eq(UInt<5>("h15"), upd_index), valid_21, _GEN_180) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 87:{38,38}]
    node _GEN_182 = mux(eq(UInt<5>("h16"), upd_index), valid_22, _GEN_181) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 87:{38,38}]
    node _GEN_183 = mux(eq(UInt<5>("h17"), upd_index), valid_23, _GEN_182) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 87:{38,38}]
    node _GEN_184 = mux(eq(UInt<5>("h18"), upd_index), valid_24, _GEN_183) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 87:{38,38}]
    node _GEN_185 = mux(eq(UInt<5>("h19"), upd_index), valid_25, _GEN_184) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 87:{38,38}]
    node _GEN_186 = mux(eq(UInt<5>("h1a"), upd_index), valid_26, _GEN_185) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 87:{38,38}]
    node _GEN_187 = mux(eq(UInt<5>("h1b"), upd_index), valid_27, _GEN_186) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 87:{38,38}]
    node _GEN_188 = mux(eq(UInt<5>("h1c"), upd_index), valid_28, _GEN_187) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 87:{38,38}]
    node _GEN_189 = mux(eq(UInt<5>("h1d"), upd_index), valid_29, _GEN_188) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 87:{38,38}]
    node _GEN_190 = mux(eq(UInt<5>("h1e"), upd_index), valid_30, _GEN_189) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 87:{38,38}]
    node _GEN_191 = mux(eq(UInt<5>("h1f"), upd_index), valid_31, _GEN_190) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 87:{38,38}]
    node _valid_upd_index = _GEN_191 @[src/main/scala/riscv/core/BranchTargetBuffer.scala 87:38]
    node entry_hit = and(_valid_upd_index, _entry_hit_T) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 87:38]
    node _valid_upd_index_0 = UInt<1>("h1") @[src/main/scala/riscv/core/BranchTargetBuffer.scala 91:{26,26}]
    node _GEN_192 = mux(eq(UInt<1>("h0"), upd_index), _valid_upd_index_0, valid_0) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24 91:{26,26}]
    node _GEN_193 = mux(eq(UInt<1>("h1"), upd_index), _valid_upd_index_0, valid_1) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24 91:{26,26}]
    node _GEN_194 = mux(eq(UInt<2>("h2"), upd_index), _valid_upd_index_0, valid_2) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24 91:{26,26}]
    node _GEN_195 = mux(eq(UInt<2>("h3"), upd_index), _valid_upd_index_0, valid_3) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24 91:{26,26}]
    node _GEN_196 = mux(eq(UInt<3>("h4"), upd_index), _valid_upd_index_0, valid_4) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24 91:{26,26}]
    node _GEN_197 = mux(eq(UInt<3>("h5"), upd_index), _valid_upd_index_0, valid_5) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24 91:{26,26}]
    node _GEN_198 = mux(eq(UInt<3>("h6"), upd_index), _valid_upd_index_0, valid_6) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24 91:{26,26}]
    node _GEN_199 = mux(eq(UInt<3>("h7"), upd_index), _valid_upd_index_0, valid_7) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24 91:{26,26}]
    node _GEN_200 = mux(eq(UInt<4>("h8"), upd_index), _valid_upd_index_0, valid_8) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24 91:{26,26}]
    node _GEN_201 = mux(eq(UInt<4>("h9"), upd_index), _valid_upd_index_0, valid_9) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24 91:{26,26}]
    node _GEN_202 = mux(eq(UInt<4>("ha"), upd_index), _valid_upd_index_0, valid_10) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24 91:{26,26}]
    node _GEN_203 = mux(eq(UInt<4>("hb"), upd_index), _valid_upd_index_0, valid_11) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24 91:{26,26}]
    node _GEN_204 = mux(eq(UInt<4>("hc"), upd_index), _valid_upd_index_0, valid_12) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24 91:{26,26}]
    node _GEN_205 = mux(eq(UInt<4>("hd"), upd_index), _valid_upd_index_0, valid_13) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24 91:{26,26}]
    node _GEN_206 = mux(eq(UInt<4>("he"), upd_index), _valid_upd_index_0, valid_14) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24 91:{26,26}]
    node _GEN_207 = mux(eq(UInt<4>("hf"), upd_index), _valid_upd_index_0, valid_15) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24 91:{26,26}]
    node _GEN_208 = mux(eq(UInt<5>("h10"), upd_index), _valid_upd_index_0, valid_16) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24 91:{26,26}]
    node _GEN_209 = mux(eq(UInt<5>("h11"), upd_index), _valid_upd_index_0, valid_17) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24 91:{26,26}]
    node _GEN_210 = mux(eq(UInt<5>("h12"), upd_index), _valid_upd_index_0, valid_18) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24 91:{26,26}]
    node _GEN_211 = mux(eq(UInt<5>("h13"), upd_index), _valid_upd_index_0, valid_19) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24 91:{26,26}]
    node _GEN_212 = mux(eq(UInt<5>("h14"), upd_index), _valid_upd_index_0, valid_20) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24 91:{26,26}]
    node _GEN_213 = mux(eq(UInt<5>("h15"), upd_index), _valid_upd_index_0, valid_21) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24 91:{26,26}]
    node _GEN_214 = mux(eq(UInt<5>("h16"), upd_index), _valid_upd_index_0, valid_22) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24 91:{26,26}]
    node _GEN_215 = mux(eq(UInt<5>("h17"), upd_index), _valid_upd_index_0, valid_23) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24 91:{26,26}]
    node _GEN_216 = mux(eq(UInt<5>("h18"), upd_index), _valid_upd_index_0, valid_24) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24 91:{26,26}]
    node _GEN_217 = mux(eq(UInt<5>("h19"), upd_index), _valid_upd_index_0, valid_25) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24 91:{26,26}]
    node _GEN_218 = mux(eq(UInt<5>("h1a"), upd_index), _valid_upd_index_0, valid_26) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24 91:{26,26}]
    node _GEN_219 = mux(eq(UInt<5>("h1b"), upd_index), _valid_upd_index_0, valid_27) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24 91:{26,26}]
    node _GEN_220 = mux(eq(UInt<5>("h1c"), upd_index), _valid_upd_index_0, valid_28) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24 91:{26,26}]
    node _GEN_221 = mux(eq(UInt<5>("h1d"), upd_index), _valid_upd_index_0, valid_29) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24 91:{26,26}]
    node _GEN_222 = mux(eq(UInt<5>("h1e"), upd_index), _valid_upd_index_0, valid_30) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24 91:{26,26}]
    node _GEN_223 = mux(eq(UInt<5>("h1f"), upd_index), _valid_upd_index_0, valid_31) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24 91:{26,26}]
    node _tags_upd_index_0 = upd_tag @[src/main/scala/riscv/core/BranchTargetBuffer.scala 92:{26,26}]
    node _GEN_224 = mux(eq(UInt<1>("h0"), upd_index), _tags_upd_index_0, tags_0) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 92:{26,26}]
    node _GEN_225 = mux(eq(UInt<1>("h1"), upd_index), _tags_upd_index_0, tags_1) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 92:{26,26}]
    node _GEN_226 = mux(eq(UInt<2>("h2"), upd_index), _tags_upd_index_0, tags_2) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 92:{26,26}]
    node _GEN_227 = mux(eq(UInt<2>("h3"), upd_index), _tags_upd_index_0, tags_3) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 92:{26,26}]
    node _GEN_228 = mux(eq(UInt<3>("h4"), upd_index), _tags_upd_index_0, tags_4) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 92:{26,26}]
    node _GEN_229 = mux(eq(UInt<3>("h5"), upd_index), _tags_upd_index_0, tags_5) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 92:{26,26}]
    node _GEN_230 = mux(eq(UInt<3>("h6"), upd_index), _tags_upd_index_0, tags_6) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 92:{26,26}]
    node _GEN_231 = mux(eq(UInt<3>("h7"), upd_index), _tags_upd_index_0, tags_7) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 92:{26,26}]
    node _GEN_232 = mux(eq(UInt<4>("h8"), upd_index), _tags_upd_index_0, tags_8) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 92:{26,26}]
    node _GEN_233 = mux(eq(UInt<4>("h9"), upd_index), _tags_upd_index_0, tags_9) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 92:{26,26}]
    node _GEN_234 = mux(eq(UInt<4>("ha"), upd_index), _tags_upd_index_0, tags_10) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 92:{26,26}]
    node _GEN_235 = mux(eq(UInt<4>("hb"), upd_index), _tags_upd_index_0, tags_11) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 92:{26,26}]
    node _GEN_236 = mux(eq(UInt<4>("hc"), upd_index), _tags_upd_index_0, tags_12) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 92:{26,26}]
    node _GEN_237 = mux(eq(UInt<4>("hd"), upd_index), _tags_upd_index_0, tags_13) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 92:{26,26}]
    node _GEN_238 = mux(eq(UInt<4>("he"), upd_index), _tags_upd_index_0, tags_14) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 92:{26,26}]
    node _GEN_239 = mux(eq(UInt<4>("hf"), upd_index), _tags_upd_index_0, tags_15) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 92:{26,26}]
    node _GEN_240 = mux(eq(UInt<5>("h10"), upd_index), _tags_upd_index_0, tags_16) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 92:{26,26}]
    node _GEN_241 = mux(eq(UInt<5>("h11"), upd_index), _tags_upd_index_0, tags_17) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 92:{26,26}]
    node _GEN_242 = mux(eq(UInt<5>("h12"), upd_index), _tags_upd_index_0, tags_18) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 92:{26,26}]
    node _GEN_243 = mux(eq(UInt<5>("h13"), upd_index), _tags_upd_index_0, tags_19) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 92:{26,26}]
    node _GEN_244 = mux(eq(UInt<5>("h14"), upd_index), _tags_upd_index_0, tags_20) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 92:{26,26}]
    node _GEN_245 = mux(eq(UInt<5>("h15"), upd_index), _tags_upd_index_0, tags_21) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 92:{26,26}]
    node _GEN_246 = mux(eq(UInt<5>("h16"), upd_index), _tags_upd_index_0, tags_22) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 92:{26,26}]
    node _GEN_247 = mux(eq(UInt<5>("h17"), upd_index), _tags_upd_index_0, tags_23) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 92:{26,26}]
    node _GEN_248 = mux(eq(UInt<5>("h18"), upd_index), _tags_upd_index_0, tags_24) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 92:{26,26}]
    node _GEN_249 = mux(eq(UInt<5>("h19"), upd_index), _tags_upd_index_0, tags_25) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 92:{26,26}]
    node _GEN_250 = mux(eq(UInt<5>("h1a"), upd_index), _tags_upd_index_0, tags_26) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 92:{26,26}]
    node _GEN_251 = mux(eq(UInt<5>("h1b"), upd_index), _tags_upd_index_0, tags_27) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 92:{26,26}]
    node _GEN_252 = mux(eq(UInt<5>("h1c"), upd_index), _tags_upd_index_0, tags_28) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 92:{26,26}]
    node _GEN_253 = mux(eq(UInt<5>("h1d"), upd_index), _tags_upd_index_0, tags_29) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 92:{26,26}]
    node _GEN_254 = mux(eq(UInt<5>("h1e"), upd_index), _tags_upd_index_0, tags_30) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 92:{26,26}]
    node _GEN_255 = mux(eq(UInt<5>("h1f"), upd_index), _tags_upd_index_0, tags_31) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 92:{26,26}]
    node _targets_upd_index = io_update_target @[src/main/scala/riscv/core/BranchTargetBuffer.scala 93:{26,26}]
    node _GEN_256 = mux(eq(UInt<1>("h0"), upd_index), _targets_upd_index, targets_0) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 93:{26,26}]
    node _GEN_257 = mux(eq(UInt<1>("h1"), upd_index), _targets_upd_index, targets_1) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 93:{26,26}]
    node _GEN_258 = mux(eq(UInt<2>("h2"), upd_index), _targets_upd_index, targets_2) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 93:{26,26}]
    node _GEN_259 = mux(eq(UInt<2>("h3"), upd_index), _targets_upd_index, targets_3) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 93:{26,26}]
    node _GEN_260 = mux(eq(UInt<3>("h4"), upd_index), _targets_upd_index, targets_4) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 93:{26,26}]
    node _GEN_261 = mux(eq(UInt<3>("h5"), upd_index), _targets_upd_index, targets_5) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 93:{26,26}]
    node _GEN_262 = mux(eq(UInt<3>("h6"), upd_index), _targets_upd_index, targets_6) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 93:{26,26}]
    node _GEN_263 = mux(eq(UInt<3>("h7"), upd_index), _targets_upd_index, targets_7) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 93:{26,26}]
    node _GEN_264 = mux(eq(UInt<4>("h8"), upd_index), _targets_upd_index, targets_8) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 93:{26,26}]
    node _GEN_265 = mux(eq(UInt<4>("h9"), upd_index), _targets_upd_index, targets_9) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 93:{26,26}]
    node _GEN_266 = mux(eq(UInt<4>("ha"), upd_index), _targets_upd_index, targets_10) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 93:{26,26}]
    node _GEN_267 = mux(eq(UInt<4>("hb"), upd_index), _targets_upd_index, targets_11) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 93:{26,26}]
    node _GEN_268 = mux(eq(UInt<4>("hc"), upd_index), _targets_upd_index, targets_12) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 93:{26,26}]
    node _GEN_269 = mux(eq(UInt<4>("hd"), upd_index), _targets_upd_index, targets_13) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 93:{26,26}]
    node _GEN_270 = mux(eq(UInt<4>("he"), upd_index), _targets_upd_index, targets_14) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 93:{26,26}]
    node _GEN_271 = mux(eq(UInt<4>("hf"), upd_index), _targets_upd_index, targets_15) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 93:{26,26}]
    node _GEN_272 = mux(eq(UInt<5>("h10"), upd_index), _targets_upd_index, targets_16) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 93:{26,26}]
    node _GEN_273 = mux(eq(UInt<5>("h11"), upd_index), _targets_upd_index, targets_17) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 93:{26,26}]
    node _GEN_274 = mux(eq(UInt<5>("h12"), upd_index), _targets_upd_index, targets_18) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 93:{26,26}]
    node _GEN_275 = mux(eq(UInt<5>("h13"), upd_index), _targets_upd_index, targets_19) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 93:{26,26}]
    node _GEN_276 = mux(eq(UInt<5>("h14"), upd_index), _targets_upd_index, targets_20) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 93:{26,26}]
    node _GEN_277 = mux(eq(UInt<5>("h15"), upd_index), _targets_upd_index, targets_21) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 93:{26,26}]
    node _GEN_278 = mux(eq(UInt<5>("h16"), upd_index), _targets_upd_index, targets_22) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 93:{26,26}]
    node _GEN_279 = mux(eq(UInt<5>("h17"), upd_index), _targets_upd_index, targets_23) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 93:{26,26}]
    node _GEN_280 = mux(eq(UInt<5>("h18"), upd_index), _targets_upd_index, targets_24) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 93:{26,26}]
    node _GEN_281 = mux(eq(UInt<5>("h19"), upd_index), _targets_upd_index, targets_25) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 93:{26,26}]
    node _GEN_282 = mux(eq(UInt<5>("h1a"), upd_index), _targets_upd_index, targets_26) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 93:{26,26}]
    node _GEN_283 = mux(eq(UInt<5>("h1b"), upd_index), _targets_upd_index, targets_27) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 93:{26,26}]
    node _GEN_284 = mux(eq(UInt<5>("h1c"), upd_index), _targets_upd_index, targets_28) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 93:{26,26}]
    node _GEN_285 = mux(eq(UInt<5>("h1d"), upd_index), _targets_upd_index, targets_29) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 93:{26,26}]
    node _GEN_286 = mux(eq(UInt<5>("h1e"), upd_index), _targets_upd_index, targets_30) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 93:{26,26}]
    node _GEN_287 = mux(eq(UInt<5>("h1f"), upd_index), _targets_upd_index, targets_31) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 93:{26,26}]
    node _GEN_288 = validif(eq(UInt<1>("h0"), upd_index), counters_0) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 96:{56,56}]
    node _GEN_289 = mux(eq(UInt<1>("h1"), upd_index), counters_1, _GEN_288) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 96:{56,56}]
    node _GEN_290 = mux(eq(UInt<2>("h2"), upd_index), counters_2, _GEN_289) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 96:{56,56}]
    node _GEN_291 = mux(eq(UInt<2>("h3"), upd_index), counters_3, _GEN_290) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 96:{56,56}]
    node _GEN_292 = mux(eq(UInt<3>("h4"), upd_index), counters_4, _GEN_291) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 96:{56,56}]
    node _GEN_293 = mux(eq(UInt<3>("h5"), upd_index), counters_5, _GEN_292) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 96:{56,56}]
    node _GEN_294 = mux(eq(UInt<3>("h6"), upd_index), counters_6, _GEN_293) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 96:{56,56}]
    node _GEN_295 = mux(eq(UInt<3>("h7"), upd_index), counters_7, _GEN_294) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 96:{56,56}]
    node _GEN_296 = mux(eq(UInt<4>("h8"), upd_index), counters_8, _GEN_295) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 96:{56,56}]
    node _GEN_297 = mux(eq(UInt<4>("h9"), upd_index), counters_9, _GEN_296) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 96:{56,56}]
    node _GEN_298 = mux(eq(UInt<4>("ha"), upd_index), counters_10, _GEN_297) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 96:{56,56}]
    node _GEN_299 = mux(eq(UInt<4>("hb"), upd_index), counters_11, _GEN_298) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 96:{56,56}]
    node _GEN_300 = mux(eq(UInt<4>("hc"), upd_index), counters_12, _GEN_299) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 96:{56,56}]
    node _GEN_301 = mux(eq(UInt<4>("hd"), upd_index), counters_13, _GEN_300) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 96:{56,56}]
    node _GEN_302 = mux(eq(UInt<4>("he"), upd_index), counters_14, _GEN_301) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 96:{56,56}]
    node _GEN_303 = mux(eq(UInt<4>("hf"), upd_index), counters_15, _GEN_302) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 96:{56,56}]
    node _GEN_304 = mux(eq(UInt<5>("h10"), upd_index), counters_16, _GEN_303) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 96:{56,56}]
    node _GEN_305 = mux(eq(UInt<5>("h11"), upd_index), counters_17, _GEN_304) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 96:{56,56}]
    node _GEN_306 = mux(eq(UInt<5>("h12"), upd_index), counters_18, _GEN_305) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 96:{56,56}]
    node _GEN_307 = mux(eq(UInt<5>("h13"), upd_index), counters_19, _GEN_306) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 96:{56,56}]
    node _GEN_308 = mux(eq(UInt<5>("h14"), upd_index), counters_20, _GEN_307) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 96:{56,56}]
    node _GEN_309 = mux(eq(UInt<5>("h15"), upd_index), counters_21, _GEN_308) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 96:{56,56}]
    node _GEN_310 = mux(eq(UInt<5>("h16"), upd_index), counters_22, _GEN_309) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 96:{56,56}]
    node _GEN_311 = mux(eq(UInt<5>("h17"), upd_index), counters_23, _GEN_310) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 96:{56,56}]
    node _GEN_312 = mux(eq(UInt<5>("h18"), upd_index), counters_24, _GEN_311) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 96:{56,56}]
    node _GEN_313 = mux(eq(UInt<5>("h19"), upd_index), counters_25, _GEN_312) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 96:{56,56}]
    node _GEN_314 = mux(eq(UInt<5>("h1a"), upd_index), counters_26, _GEN_313) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 96:{56,56}]
    node _GEN_315 = mux(eq(UInt<5>("h1b"), upd_index), counters_27, _GEN_314) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 96:{56,56}]
    node _GEN_316 = mux(eq(UInt<5>("h1c"), upd_index), counters_28, _GEN_315) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 96:{56,56}]
    node _GEN_317 = mux(eq(UInt<5>("h1d"), upd_index), counters_29, _GEN_316) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 96:{56,56}]
    node _GEN_318 = mux(eq(UInt<5>("h1e"), upd_index), counters_30, _GEN_317) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 96:{56,56}]
    node _GEN_319 = mux(eq(UInt<5>("h1f"), upd_index), counters_31, _GEN_318) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 96:{56,56}]
    node _counters_upd_index = _GEN_319 @[src/main/scala/riscv/core/BranchTargetBuffer.scala 96:56]
    node _counters_T = eq(_counters_upd_index, UInt<2>("h3")) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 96:56]
    node _counters_upd_index_0 = _GEN_319 @[src/main/scala/riscv/core/BranchTargetBuffer.scala 96:90]
    node _counters_T_1 = add(_counters_upd_index_0, UInt<1>("h1")) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 96:90]
    node _counters_T_2 = tail(_counters_T_1, 1) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 96:90]
    node _counters_T_3 = mux(_counters_T, UInt<2>("h3"), _counters_T_2) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 96:35]
    node _counters_upd_index_1 = _counters_T_3 @[src/main/scala/riscv/core/BranchTargetBuffer.scala 96:{29,29}]
    node _GEN_320 = mux(eq(UInt<1>("h0"), upd_index), _counters_upd_index_1, counters_0) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 96:{29,29}]
    node _GEN_321 = mux(eq(UInt<1>("h1"), upd_index), _counters_upd_index_1, counters_1) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 96:{29,29}]
    node _GEN_322 = mux(eq(UInt<2>("h2"), upd_index), _counters_upd_index_1, counters_2) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 96:{29,29}]
    node _GEN_323 = mux(eq(UInt<2>("h3"), upd_index), _counters_upd_index_1, counters_3) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 96:{29,29}]
    node _GEN_324 = mux(eq(UInt<3>("h4"), upd_index), _counters_upd_index_1, counters_4) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 96:{29,29}]
    node _GEN_325 = mux(eq(UInt<3>("h5"), upd_index), _counters_upd_index_1, counters_5) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 96:{29,29}]
    node _GEN_326 = mux(eq(UInt<3>("h6"), upd_index), _counters_upd_index_1, counters_6) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 96:{29,29}]
    node _GEN_327 = mux(eq(UInt<3>("h7"), upd_index), _counters_upd_index_1, counters_7) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 96:{29,29}]
    node _GEN_328 = mux(eq(UInt<4>("h8"), upd_index), _counters_upd_index_1, counters_8) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 96:{29,29}]
    node _GEN_329 = mux(eq(UInt<4>("h9"), upd_index), _counters_upd_index_1, counters_9) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 96:{29,29}]
    node _GEN_330 = mux(eq(UInt<4>("ha"), upd_index), _counters_upd_index_1, counters_10) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 96:{29,29}]
    node _GEN_331 = mux(eq(UInt<4>("hb"), upd_index), _counters_upd_index_1, counters_11) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 96:{29,29}]
    node _GEN_332 = mux(eq(UInt<4>("hc"), upd_index), _counters_upd_index_1, counters_12) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 96:{29,29}]
    node _GEN_333 = mux(eq(UInt<4>("hd"), upd_index), _counters_upd_index_1, counters_13) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 96:{29,29}]
    node _GEN_334 = mux(eq(UInt<4>("he"), upd_index), _counters_upd_index_1, counters_14) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 96:{29,29}]
    node _GEN_335 = mux(eq(UInt<4>("hf"), upd_index), _counters_upd_index_1, counters_15) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 96:{29,29}]
    node _GEN_336 = mux(eq(UInt<5>("h10"), upd_index), _counters_upd_index_1, counters_16) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 96:{29,29}]
    node _GEN_337 = mux(eq(UInt<5>("h11"), upd_index), _counters_upd_index_1, counters_17) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 96:{29,29}]
    node _GEN_338 = mux(eq(UInt<5>("h12"), upd_index), _counters_upd_index_1, counters_18) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 96:{29,29}]
    node _GEN_339 = mux(eq(UInt<5>("h13"), upd_index), _counters_upd_index_1, counters_19) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 96:{29,29}]
    node _GEN_340 = mux(eq(UInt<5>("h14"), upd_index), _counters_upd_index_1, counters_20) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 96:{29,29}]
    node _GEN_341 = mux(eq(UInt<5>("h15"), upd_index), _counters_upd_index_1, counters_21) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 96:{29,29}]
    node _GEN_342 = mux(eq(UInt<5>("h16"), upd_index), _counters_upd_index_1, counters_22) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 96:{29,29}]
    node _GEN_343 = mux(eq(UInt<5>("h17"), upd_index), _counters_upd_index_1, counters_23) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 96:{29,29}]
    node _GEN_344 = mux(eq(UInt<5>("h18"), upd_index), _counters_upd_index_1, counters_24) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 96:{29,29}]
    node _GEN_345 = mux(eq(UInt<5>("h19"), upd_index), _counters_upd_index_1, counters_25) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 96:{29,29}]
    node _GEN_346 = mux(eq(UInt<5>("h1a"), upd_index), _counters_upd_index_1, counters_26) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 96:{29,29}]
    node _GEN_347 = mux(eq(UInt<5>("h1b"), upd_index), _counters_upd_index_1, counters_27) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 96:{29,29}]
    node _GEN_348 = mux(eq(UInt<5>("h1c"), upd_index), _counters_upd_index_1, counters_28) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 96:{29,29}]
    node _GEN_349 = mux(eq(UInt<5>("h1d"), upd_index), _counters_upd_index_1, counters_29) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 96:{29,29}]
    node _GEN_350 = mux(eq(UInt<5>("h1e"), upd_index), _counters_upd_index_1, counters_30) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 96:{29,29}]
    node _GEN_351 = mux(eq(UInt<5>("h1f"), upd_index), _counters_upd_index_1, counters_31) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 96:{29,29}]
    node _counters_upd_index_2 = UInt<2>("h2") @[src/main/scala/riscv/core/BranchTargetBuffer.scala 99:{29,29}]
    node _GEN_352 = mux(eq(UInt<1>("h0"), upd_index), _counters_upd_index_2, counters_0) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 99:{29,29}]
    node _GEN_353 = mux(eq(UInt<1>("h1"), upd_index), _counters_upd_index_2, counters_1) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 99:{29,29}]
    node _GEN_354 = mux(eq(UInt<2>("h2"), upd_index), _counters_upd_index_2, counters_2) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 99:{29,29}]
    node _GEN_355 = mux(eq(UInt<2>("h3"), upd_index), _counters_upd_index_2, counters_3) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 99:{29,29}]
    node _GEN_356 = mux(eq(UInt<3>("h4"), upd_index), _counters_upd_index_2, counters_4) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 99:{29,29}]
    node _GEN_357 = mux(eq(UInt<3>("h5"), upd_index), _counters_upd_index_2, counters_5) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 99:{29,29}]
    node _GEN_358 = mux(eq(UInt<3>("h6"), upd_index), _counters_upd_index_2, counters_6) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 99:{29,29}]
    node _GEN_359 = mux(eq(UInt<3>("h7"), upd_index), _counters_upd_index_2, counters_7) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 99:{29,29}]
    node _GEN_360 = mux(eq(UInt<4>("h8"), upd_index), _counters_upd_index_2, counters_8) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 99:{29,29}]
    node _GEN_361 = mux(eq(UInt<4>("h9"), upd_index), _counters_upd_index_2, counters_9) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 99:{29,29}]
    node _GEN_362 = mux(eq(UInt<4>("ha"), upd_index), _counters_upd_index_2, counters_10) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 99:{29,29}]
    node _GEN_363 = mux(eq(UInt<4>("hb"), upd_index), _counters_upd_index_2, counters_11) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 99:{29,29}]
    node _GEN_364 = mux(eq(UInt<4>("hc"), upd_index), _counters_upd_index_2, counters_12) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 99:{29,29}]
    node _GEN_365 = mux(eq(UInt<4>("hd"), upd_index), _counters_upd_index_2, counters_13) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 99:{29,29}]
    node _GEN_366 = mux(eq(UInt<4>("he"), upd_index), _counters_upd_index_2, counters_14) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 99:{29,29}]
    node _GEN_367 = mux(eq(UInt<4>("hf"), upd_index), _counters_upd_index_2, counters_15) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 99:{29,29}]
    node _GEN_368 = mux(eq(UInt<5>("h10"), upd_index), _counters_upd_index_2, counters_16) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 99:{29,29}]
    node _GEN_369 = mux(eq(UInt<5>("h11"), upd_index), _counters_upd_index_2, counters_17) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 99:{29,29}]
    node _GEN_370 = mux(eq(UInt<5>("h12"), upd_index), _counters_upd_index_2, counters_18) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 99:{29,29}]
    node _GEN_371 = mux(eq(UInt<5>("h13"), upd_index), _counters_upd_index_2, counters_19) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 99:{29,29}]
    node _GEN_372 = mux(eq(UInt<5>("h14"), upd_index), _counters_upd_index_2, counters_20) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 99:{29,29}]
    node _GEN_373 = mux(eq(UInt<5>("h15"), upd_index), _counters_upd_index_2, counters_21) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 99:{29,29}]
    node _GEN_374 = mux(eq(UInt<5>("h16"), upd_index), _counters_upd_index_2, counters_22) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 99:{29,29}]
    node _GEN_375 = mux(eq(UInt<5>("h17"), upd_index), _counters_upd_index_2, counters_23) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 99:{29,29}]
    node _GEN_376 = mux(eq(UInt<5>("h18"), upd_index), _counters_upd_index_2, counters_24) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 99:{29,29}]
    node _GEN_377 = mux(eq(UInt<5>("h19"), upd_index), _counters_upd_index_2, counters_25) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 99:{29,29}]
    node _GEN_378 = mux(eq(UInt<5>("h1a"), upd_index), _counters_upd_index_2, counters_26) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 99:{29,29}]
    node _GEN_379 = mux(eq(UInt<5>("h1b"), upd_index), _counters_upd_index_2, counters_27) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 99:{29,29}]
    node _GEN_380 = mux(eq(UInt<5>("h1c"), upd_index), _counters_upd_index_2, counters_28) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 99:{29,29}]
    node _GEN_381 = mux(eq(UInt<5>("h1d"), upd_index), _counters_upd_index_2, counters_29) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 99:{29,29}]
    node _GEN_382 = mux(eq(UInt<5>("h1e"), upd_index), _counters_upd_index_2, counters_30) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 99:{29,29}]
    node _GEN_383 = mux(eq(UInt<5>("h1f"), upd_index), _counters_upd_index_2, counters_31) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 99:{29,29}]
    node _GEN_384 = mux(entry_hit, _GEN_320, _GEN_352) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 95:23]
    node _GEN_385 = mux(entry_hit, _GEN_321, _GEN_353) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 95:23]
    node _GEN_386 = mux(entry_hit, _GEN_322, _GEN_354) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 95:23]
    node _GEN_387 = mux(entry_hit, _GEN_323, _GEN_355) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 95:23]
    node _GEN_388 = mux(entry_hit, _GEN_324, _GEN_356) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 95:23]
    node _GEN_389 = mux(entry_hit, _GEN_325, _GEN_357) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 95:23]
    node _GEN_390 = mux(entry_hit, _GEN_326, _GEN_358) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 95:23]
    node _GEN_391 = mux(entry_hit, _GEN_327, _GEN_359) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 95:23]
    node _GEN_392 = mux(entry_hit, _GEN_328, _GEN_360) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 95:23]
    node _GEN_393 = mux(entry_hit, _GEN_329, _GEN_361) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 95:23]
    node _GEN_394 = mux(entry_hit, _GEN_330, _GEN_362) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 95:23]
    node _GEN_395 = mux(entry_hit, _GEN_331, _GEN_363) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 95:23]
    node _GEN_396 = mux(entry_hit, _GEN_332, _GEN_364) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 95:23]
    node _GEN_397 = mux(entry_hit, _GEN_333, _GEN_365) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 95:23]
    node _GEN_398 = mux(entry_hit, _GEN_334, _GEN_366) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 95:23]
    node _GEN_399 = mux(entry_hit, _GEN_335, _GEN_367) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 95:23]
    node _GEN_400 = mux(entry_hit, _GEN_336, _GEN_368) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 95:23]
    node _GEN_401 = mux(entry_hit, _GEN_337, _GEN_369) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 95:23]
    node _GEN_402 = mux(entry_hit, _GEN_338, _GEN_370) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 95:23]
    node _GEN_403 = mux(entry_hit, _GEN_339, _GEN_371) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 95:23]
    node _GEN_404 = mux(entry_hit, _GEN_340, _GEN_372) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 95:23]
    node _GEN_405 = mux(entry_hit, _GEN_341, _GEN_373) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 95:23]
    node _GEN_406 = mux(entry_hit, _GEN_342, _GEN_374) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 95:23]
    node _GEN_407 = mux(entry_hit, _GEN_343, _GEN_375) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 95:23]
    node _GEN_408 = mux(entry_hit, _GEN_344, _GEN_376) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 95:23]
    node _GEN_409 = mux(entry_hit, _GEN_345, _GEN_377) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 95:23]
    node _GEN_410 = mux(entry_hit, _GEN_346, _GEN_378) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 95:23]
    node _GEN_411 = mux(entry_hit, _GEN_347, _GEN_379) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 95:23]
    node _GEN_412 = mux(entry_hit, _GEN_348, _GEN_380) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 95:23]
    node _GEN_413 = mux(entry_hit, _GEN_349, _GEN_381) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 95:23]
    node _GEN_414 = mux(entry_hit, _GEN_350, _GEN_382) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 95:23]
    node _GEN_415 = mux(entry_hit, _GEN_351, _GEN_383) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 95:23]
    node _counters_upd_index_3 = _GEN_319 @[src/main/scala/riscv/core/BranchTargetBuffer.scala 105:34]
    node _T = eq(_counters_upd_index_3, UInt<1>("h1")) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 105:34]
    node _valid_upd_index_1 = UInt<1>("h0") @[src/main/scala/riscv/core/BranchTargetBuffer.scala 107:{28,28}]
    node _GEN_416 = mux(eq(UInt<1>("h0"), upd_index), _valid_upd_index_1, valid_0) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 107:{28,28} 60:24]
    node _GEN_417 = mux(eq(UInt<1>("h1"), upd_index), _valid_upd_index_1, valid_1) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 107:{28,28} 60:24]
    node _GEN_418 = mux(eq(UInt<2>("h2"), upd_index), _valid_upd_index_1, valid_2) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 107:{28,28} 60:24]
    node _GEN_419 = mux(eq(UInt<2>("h3"), upd_index), _valid_upd_index_1, valid_3) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 107:{28,28} 60:24]
    node _GEN_420 = mux(eq(UInt<3>("h4"), upd_index), _valid_upd_index_1, valid_4) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 107:{28,28} 60:24]
    node _GEN_421 = mux(eq(UInt<3>("h5"), upd_index), _valid_upd_index_1, valid_5) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 107:{28,28} 60:24]
    node _GEN_422 = mux(eq(UInt<3>("h6"), upd_index), _valid_upd_index_1, valid_6) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 107:{28,28} 60:24]
    node _GEN_423 = mux(eq(UInt<3>("h7"), upd_index), _valid_upd_index_1, valid_7) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 107:{28,28} 60:24]
    node _GEN_424 = mux(eq(UInt<4>("h8"), upd_index), _valid_upd_index_1, valid_8) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 107:{28,28} 60:24]
    node _GEN_425 = mux(eq(UInt<4>("h9"), upd_index), _valid_upd_index_1, valid_9) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 107:{28,28} 60:24]
    node _GEN_426 = mux(eq(UInt<4>("ha"), upd_index), _valid_upd_index_1, valid_10) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 107:{28,28} 60:24]
    node _GEN_427 = mux(eq(UInt<4>("hb"), upd_index), _valid_upd_index_1, valid_11) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 107:{28,28} 60:24]
    node _GEN_428 = mux(eq(UInt<4>("hc"), upd_index), _valid_upd_index_1, valid_12) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 107:{28,28} 60:24]
    node _GEN_429 = mux(eq(UInt<4>("hd"), upd_index), _valid_upd_index_1, valid_13) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 107:{28,28} 60:24]
    node _GEN_430 = mux(eq(UInt<4>("he"), upd_index), _valid_upd_index_1, valid_14) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 107:{28,28} 60:24]
    node _GEN_431 = mux(eq(UInt<4>("hf"), upd_index), _valid_upd_index_1, valid_15) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 107:{28,28} 60:24]
    node _GEN_432 = mux(eq(UInt<5>("h10"), upd_index), _valid_upd_index_1, valid_16) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 107:{28,28} 60:24]
    node _GEN_433 = mux(eq(UInt<5>("h11"), upd_index), _valid_upd_index_1, valid_17) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 107:{28,28} 60:24]
    node _GEN_434 = mux(eq(UInt<5>("h12"), upd_index), _valid_upd_index_1, valid_18) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 107:{28,28} 60:24]
    node _GEN_435 = mux(eq(UInt<5>("h13"), upd_index), _valid_upd_index_1, valid_19) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 107:{28,28} 60:24]
    node _GEN_436 = mux(eq(UInt<5>("h14"), upd_index), _valid_upd_index_1, valid_20) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 107:{28,28} 60:24]
    node _GEN_437 = mux(eq(UInt<5>("h15"), upd_index), _valid_upd_index_1, valid_21) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 107:{28,28} 60:24]
    node _GEN_438 = mux(eq(UInt<5>("h16"), upd_index), _valid_upd_index_1, valid_22) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 107:{28,28} 60:24]
    node _GEN_439 = mux(eq(UInt<5>("h17"), upd_index), _valid_upd_index_1, valid_23) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 107:{28,28} 60:24]
    node _GEN_440 = mux(eq(UInt<5>("h18"), upd_index), _valid_upd_index_1, valid_24) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 107:{28,28} 60:24]
    node _GEN_441 = mux(eq(UInt<5>("h19"), upd_index), _valid_upd_index_1, valid_25) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 107:{28,28} 60:24]
    node _GEN_442 = mux(eq(UInt<5>("h1a"), upd_index), _valid_upd_index_1, valid_26) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 107:{28,28} 60:24]
    node _GEN_443 = mux(eq(UInt<5>("h1b"), upd_index), _valid_upd_index_1, valid_27) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 107:{28,28} 60:24]
    node _GEN_444 = mux(eq(UInt<5>("h1c"), upd_index), _valid_upd_index_1, valid_28) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 107:{28,28} 60:24]
    node _GEN_445 = mux(eq(UInt<5>("h1d"), upd_index), _valid_upd_index_1, valid_29) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 107:{28,28} 60:24]
    node _GEN_446 = mux(eq(UInt<5>("h1e"), upd_index), _valid_upd_index_1, valid_30) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 107:{28,28} 60:24]
    node _GEN_447 = mux(eq(UInt<5>("h1f"), upd_index), _valid_upd_index_1, valid_31) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 107:{28,28} 60:24]
    node _counters_upd_index_4 = _GEN_319 @[src/main/scala/riscv/core/BranchTargetBuffer.scala 108:40]
    node _T_1 = gt(_counters_upd_index_4, UInt<1>("h1")) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 108:40]
    node _counters_upd_index_5 = _GEN_319 @[src/main/scala/riscv/core/BranchTargetBuffer.scala 109:54]
    node _counters_T_4 = sub(_counters_upd_index_5, UInt<1>("h1")) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 109:54]
    node _counters_T_5 = tail(_counters_T_4, 1) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 109:54]
    node _counters_upd_index_6 = _counters_T_5 @[src/main/scala/riscv/core/BranchTargetBuffer.scala 109:{31,31}]
    node _GEN_448 = mux(eq(UInt<1>("h0"), upd_index), _counters_upd_index_6, counters_0) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 109:{31,31} 66:25]
    node _GEN_449 = mux(eq(UInt<1>("h1"), upd_index), _counters_upd_index_6, counters_1) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 109:{31,31} 66:25]
    node _GEN_450 = mux(eq(UInt<2>("h2"), upd_index), _counters_upd_index_6, counters_2) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 109:{31,31} 66:25]
    node _GEN_451 = mux(eq(UInt<2>("h3"), upd_index), _counters_upd_index_6, counters_3) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 109:{31,31} 66:25]
    node _GEN_452 = mux(eq(UInt<3>("h4"), upd_index), _counters_upd_index_6, counters_4) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 109:{31,31} 66:25]
    node _GEN_453 = mux(eq(UInt<3>("h5"), upd_index), _counters_upd_index_6, counters_5) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 109:{31,31} 66:25]
    node _GEN_454 = mux(eq(UInt<3>("h6"), upd_index), _counters_upd_index_6, counters_6) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 109:{31,31} 66:25]
    node _GEN_455 = mux(eq(UInt<3>("h7"), upd_index), _counters_upd_index_6, counters_7) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 109:{31,31} 66:25]
    node _GEN_456 = mux(eq(UInt<4>("h8"), upd_index), _counters_upd_index_6, counters_8) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 109:{31,31} 66:25]
    node _GEN_457 = mux(eq(UInt<4>("h9"), upd_index), _counters_upd_index_6, counters_9) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 109:{31,31} 66:25]
    node _GEN_458 = mux(eq(UInt<4>("ha"), upd_index), _counters_upd_index_6, counters_10) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 109:{31,31} 66:25]
    node _GEN_459 = mux(eq(UInt<4>("hb"), upd_index), _counters_upd_index_6, counters_11) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 109:{31,31} 66:25]
    node _GEN_460 = mux(eq(UInt<4>("hc"), upd_index), _counters_upd_index_6, counters_12) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 109:{31,31} 66:25]
    node _GEN_461 = mux(eq(UInt<4>("hd"), upd_index), _counters_upd_index_6, counters_13) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 109:{31,31} 66:25]
    node _GEN_462 = mux(eq(UInt<4>("he"), upd_index), _counters_upd_index_6, counters_14) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 109:{31,31} 66:25]
    node _GEN_463 = mux(eq(UInt<4>("hf"), upd_index), _counters_upd_index_6, counters_15) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 109:{31,31} 66:25]
    node _GEN_464 = mux(eq(UInt<5>("h10"), upd_index), _counters_upd_index_6, counters_16) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 109:{31,31} 66:25]
    node _GEN_465 = mux(eq(UInt<5>("h11"), upd_index), _counters_upd_index_6, counters_17) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 109:{31,31} 66:25]
    node _GEN_466 = mux(eq(UInt<5>("h12"), upd_index), _counters_upd_index_6, counters_18) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 109:{31,31} 66:25]
    node _GEN_467 = mux(eq(UInt<5>("h13"), upd_index), _counters_upd_index_6, counters_19) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 109:{31,31} 66:25]
    node _GEN_468 = mux(eq(UInt<5>("h14"), upd_index), _counters_upd_index_6, counters_20) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 109:{31,31} 66:25]
    node _GEN_469 = mux(eq(UInt<5>("h15"), upd_index), _counters_upd_index_6, counters_21) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 109:{31,31} 66:25]
    node _GEN_470 = mux(eq(UInt<5>("h16"), upd_index), _counters_upd_index_6, counters_22) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 109:{31,31} 66:25]
    node _GEN_471 = mux(eq(UInt<5>("h17"), upd_index), _counters_upd_index_6, counters_23) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 109:{31,31} 66:25]
    node _GEN_472 = mux(eq(UInt<5>("h18"), upd_index), _counters_upd_index_6, counters_24) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 109:{31,31} 66:25]
    node _GEN_473 = mux(eq(UInt<5>("h19"), upd_index), _counters_upd_index_6, counters_25) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 109:{31,31} 66:25]
    node _GEN_474 = mux(eq(UInt<5>("h1a"), upd_index), _counters_upd_index_6, counters_26) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 109:{31,31} 66:25]
    node _GEN_475 = mux(eq(UInt<5>("h1b"), upd_index), _counters_upd_index_6, counters_27) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 109:{31,31} 66:25]
    node _GEN_476 = mux(eq(UInt<5>("h1c"), upd_index), _counters_upd_index_6, counters_28) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 109:{31,31} 66:25]
    node _GEN_477 = mux(eq(UInt<5>("h1d"), upd_index), _counters_upd_index_6, counters_29) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 109:{31,31} 66:25]
    node _GEN_478 = mux(eq(UInt<5>("h1e"), upd_index), _counters_upd_index_6, counters_30) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 109:{31,31} 66:25]
    node _GEN_479 = mux(eq(UInt<5>("h1f"), upd_index), _counters_upd_index_6, counters_31) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 109:{31,31} 66:25]
    node _GEN_480 = mux(_T_1, _GEN_448, counters_0) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 108:47 66:25]
    node _GEN_481 = mux(_T_1, _GEN_449, counters_1) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 108:47 66:25]
    node _GEN_482 = mux(_T_1, _GEN_450, counters_2) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 108:47 66:25]
    node _GEN_483 = mux(_T_1, _GEN_451, counters_3) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 108:47 66:25]
    node _GEN_484 = mux(_T_1, _GEN_452, counters_4) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 108:47 66:25]
    node _GEN_485 = mux(_T_1, _GEN_453, counters_5) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 108:47 66:25]
    node _GEN_486 = mux(_T_1, _GEN_454, counters_6) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 108:47 66:25]
    node _GEN_487 = mux(_T_1, _GEN_455, counters_7) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 108:47 66:25]
    node _GEN_488 = mux(_T_1, _GEN_456, counters_8) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 108:47 66:25]
    node _GEN_489 = mux(_T_1, _GEN_457, counters_9) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 108:47 66:25]
    node _GEN_490 = mux(_T_1, _GEN_458, counters_10) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 108:47 66:25]
    node _GEN_491 = mux(_T_1, _GEN_459, counters_11) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 108:47 66:25]
    node _GEN_492 = mux(_T_1, _GEN_460, counters_12) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 108:47 66:25]
    node _GEN_493 = mux(_T_1, _GEN_461, counters_13) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 108:47 66:25]
    node _GEN_494 = mux(_T_1, _GEN_462, counters_14) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 108:47 66:25]
    node _GEN_495 = mux(_T_1, _GEN_463, counters_15) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 108:47 66:25]
    node _GEN_496 = mux(_T_1, _GEN_464, counters_16) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 108:47 66:25]
    node _GEN_497 = mux(_T_1, _GEN_465, counters_17) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 108:47 66:25]
    node _GEN_498 = mux(_T_1, _GEN_466, counters_18) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 108:47 66:25]
    node _GEN_499 = mux(_T_1, _GEN_467, counters_19) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 108:47 66:25]
    node _GEN_500 = mux(_T_1, _GEN_468, counters_20) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 108:47 66:25]
    node _GEN_501 = mux(_T_1, _GEN_469, counters_21) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 108:47 66:25]
    node _GEN_502 = mux(_T_1, _GEN_470, counters_22) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 108:47 66:25]
    node _GEN_503 = mux(_T_1, _GEN_471, counters_23) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 108:47 66:25]
    node _GEN_504 = mux(_T_1, _GEN_472, counters_24) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 108:47 66:25]
    node _GEN_505 = mux(_T_1, _GEN_473, counters_25) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 108:47 66:25]
    node _GEN_506 = mux(_T_1, _GEN_474, counters_26) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 108:47 66:25]
    node _GEN_507 = mux(_T_1, _GEN_475, counters_27) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 108:47 66:25]
    node _GEN_508 = mux(_T_1, _GEN_476, counters_28) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 108:47 66:25]
    node _GEN_509 = mux(_T_1, _GEN_477, counters_29) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 108:47 66:25]
    node _GEN_510 = mux(_T_1, _GEN_478, counters_30) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 108:47 66:25]
    node _GEN_511 = mux(_T_1, _GEN_479, counters_31) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 108:47 66:25]
    node _GEN_512 = mux(_T, _GEN_416, valid_0) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 105:43 60:24]
    node _GEN_513 = mux(_T, _GEN_417, valid_1) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 105:43 60:24]
    node _GEN_514 = mux(_T, _GEN_418, valid_2) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 105:43 60:24]
    node _GEN_515 = mux(_T, _GEN_419, valid_3) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 105:43 60:24]
    node _GEN_516 = mux(_T, _GEN_420, valid_4) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 105:43 60:24]
    node _GEN_517 = mux(_T, _GEN_421, valid_5) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 105:43 60:24]
    node _GEN_518 = mux(_T, _GEN_422, valid_6) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 105:43 60:24]
    node _GEN_519 = mux(_T, _GEN_423, valid_7) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 105:43 60:24]
    node _GEN_520 = mux(_T, _GEN_424, valid_8) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 105:43 60:24]
    node _GEN_521 = mux(_T, _GEN_425, valid_9) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 105:43 60:24]
    node _GEN_522 = mux(_T, _GEN_426, valid_10) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 105:43 60:24]
    node _GEN_523 = mux(_T, _GEN_427, valid_11) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 105:43 60:24]
    node _GEN_524 = mux(_T, _GEN_428, valid_12) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 105:43 60:24]
    node _GEN_525 = mux(_T, _GEN_429, valid_13) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 105:43 60:24]
    node _GEN_526 = mux(_T, _GEN_430, valid_14) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 105:43 60:24]
    node _GEN_527 = mux(_T, _GEN_431, valid_15) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 105:43 60:24]
    node _GEN_528 = mux(_T, _GEN_432, valid_16) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 105:43 60:24]
    node _GEN_529 = mux(_T, _GEN_433, valid_17) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 105:43 60:24]
    node _GEN_530 = mux(_T, _GEN_434, valid_18) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 105:43 60:24]
    node _GEN_531 = mux(_T, _GEN_435, valid_19) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 105:43 60:24]
    node _GEN_532 = mux(_T, _GEN_436, valid_20) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 105:43 60:24]
    node _GEN_533 = mux(_T, _GEN_437, valid_21) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 105:43 60:24]
    node _GEN_534 = mux(_T, _GEN_438, valid_22) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 105:43 60:24]
    node _GEN_535 = mux(_T, _GEN_439, valid_23) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 105:43 60:24]
    node _GEN_536 = mux(_T, _GEN_440, valid_24) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 105:43 60:24]
    node _GEN_537 = mux(_T, _GEN_441, valid_25) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 105:43 60:24]
    node _GEN_538 = mux(_T, _GEN_442, valid_26) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 105:43 60:24]
    node _GEN_539 = mux(_T, _GEN_443, valid_27) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 105:43 60:24]
    node _GEN_540 = mux(_T, _GEN_444, valid_28) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 105:43 60:24]
    node _GEN_541 = mux(_T, _GEN_445, valid_29) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 105:43 60:24]
    node _GEN_542 = mux(_T, _GEN_446, valid_30) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 105:43 60:24]
    node _GEN_543 = mux(_T, _GEN_447, valid_31) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 105:43 60:24]
    node _GEN_544 = mux(_T, counters_0, _GEN_480) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 105:43 66:25]
    node _GEN_545 = mux(_T, counters_1, _GEN_481) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 105:43 66:25]
    node _GEN_546 = mux(_T, counters_2, _GEN_482) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 105:43 66:25]
    node _GEN_547 = mux(_T, counters_3, _GEN_483) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 105:43 66:25]
    node _GEN_548 = mux(_T, counters_4, _GEN_484) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 105:43 66:25]
    node _GEN_549 = mux(_T, counters_5, _GEN_485) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 105:43 66:25]
    node _GEN_550 = mux(_T, counters_6, _GEN_486) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 105:43 66:25]
    node _GEN_551 = mux(_T, counters_7, _GEN_487) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 105:43 66:25]
    node _GEN_552 = mux(_T, counters_8, _GEN_488) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 105:43 66:25]
    node _GEN_553 = mux(_T, counters_9, _GEN_489) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 105:43 66:25]
    node _GEN_554 = mux(_T, counters_10, _GEN_490) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 105:43 66:25]
    node _GEN_555 = mux(_T, counters_11, _GEN_491) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 105:43 66:25]
    node _GEN_556 = mux(_T, counters_12, _GEN_492) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 105:43 66:25]
    node _GEN_557 = mux(_T, counters_13, _GEN_493) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 105:43 66:25]
    node _GEN_558 = mux(_T, counters_14, _GEN_494) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 105:43 66:25]
    node _GEN_559 = mux(_T, counters_15, _GEN_495) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 105:43 66:25]
    node _GEN_560 = mux(_T, counters_16, _GEN_496) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 105:43 66:25]
    node _GEN_561 = mux(_T, counters_17, _GEN_497) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 105:43 66:25]
    node _GEN_562 = mux(_T, counters_18, _GEN_498) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 105:43 66:25]
    node _GEN_563 = mux(_T, counters_19, _GEN_499) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 105:43 66:25]
    node _GEN_564 = mux(_T, counters_20, _GEN_500) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 105:43 66:25]
    node _GEN_565 = mux(_T, counters_21, _GEN_501) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 105:43 66:25]
    node _GEN_566 = mux(_T, counters_22, _GEN_502) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 105:43 66:25]
    node _GEN_567 = mux(_T, counters_23, _GEN_503) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 105:43 66:25]
    node _GEN_568 = mux(_T, counters_24, _GEN_504) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 105:43 66:25]
    node _GEN_569 = mux(_T, counters_25, _GEN_505) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 105:43 66:25]
    node _GEN_570 = mux(_T, counters_26, _GEN_506) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 105:43 66:25]
    node _GEN_571 = mux(_T, counters_27, _GEN_507) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 105:43 66:25]
    node _GEN_572 = mux(_T, counters_28, _GEN_508) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 105:43 66:25]
    node _GEN_573 = mux(_T, counters_29, _GEN_509) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 105:43 66:25]
    node _GEN_574 = mux(_T, counters_30, _GEN_510) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 105:43 66:25]
    node _GEN_575 = mux(_T, counters_31, _GEN_511) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 105:43 66:25]
    node _GEN_576 = mux(entry_hit, _GEN_512, valid_0) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 104:23 60:24]
    node _GEN_577 = mux(entry_hit, _GEN_513, valid_1) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 104:23 60:24]
    node _GEN_578 = mux(entry_hit, _GEN_514, valid_2) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 104:23 60:24]
    node _GEN_579 = mux(entry_hit, _GEN_515, valid_3) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 104:23 60:24]
    node _GEN_580 = mux(entry_hit, _GEN_516, valid_4) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 104:23 60:24]
    node _GEN_581 = mux(entry_hit, _GEN_517, valid_5) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 104:23 60:24]
    node _GEN_582 = mux(entry_hit, _GEN_518, valid_6) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 104:23 60:24]
    node _GEN_583 = mux(entry_hit, _GEN_519, valid_7) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 104:23 60:24]
    node _GEN_584 = mux(entry_hit, _GEN_520, valid_8) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 104:23 60:24]
    node _GEN_585 = mux(entry_hit, _GEN_521, valid_9) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 104:23 60:24]
    node _GEN_586 = mux(entry_hit, _GEN_522, valid_10) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 104:23 60:24]
    node _GEN_587 = mux(entry_hit, _GEN_523, valid_11) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 104:23 60:24]
    node _GEN_588 = mux(entry_hit, _GEN_524, valid_12) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 104:23 60:24]
    node _GEN_589 = mux(entry_hit, _GEN_525, valid_13) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 104:23 60:24]
    node _GEN_590 = mux(entry_hit, _GEN_526, valid_14) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 104:23 60:24]
    node _GEN_591 = mux(entry_hit, _GEN_527, valid_15) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 104:23 60:24]
    node _GEN_592 = mux(entry_hit, _GEN_528, valid_16) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 104:23 60:24]
    node _GEN_593 = mux(entry_hit, _GEN_529, valid_17) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 104:23 60:24]
    node _GEN_594 = mux(entry_hit, _GEN_530, valid_18) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 104:23 60:24]
    node _GEN_595 = mux(entry_hit, _GEN_531, valid_19) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 104:23 60:24]
    node _GEN_596 = mux(entry_hit, _GEN_532, valid_20) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 104:23 60:24]
    node _GEN_597 = mux(entry_hit, _GEN_533, valid_21) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 104:23 60:24]
    node _GEN_598 = mux(entry_hit, _GEN_534, valid_22) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 104:23 60:24]
    node _GEN_599 = mux(entry_hit, _GEN_535, valid_23) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 104:23 60:24]
    node _GEN_600 = mux(entry_hit, _GEN_536, valid_24) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 104:23 60:24]
    node _GEN_601 = mux(entry_hit, _GEN_537, valid_25) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 104:23 60:24]
    node _GEN_602 = mux(entry_hit, _GEN_538, valid_26) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 104:23 60:24]
    node _GEN_603 = mux(entry_hit, _GEN_539, valid_27) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 104:23 60:24]
    node _GEN_604 = mux(entry_hit, _GEN_540, valid_28) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 104:23 60:24]
    node _GEN_605 = mux(entry_hit, _GEN_541, valid_29) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 104:23 60:24]
    node _GEN_606 = mux(entry_hit, _GEN_542, valid_30) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 104:23 60:24]
    node _GEN_607 = mux(entry_hit, _GEN_543, valid_31) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 104:23 60:24]
    node _GEN_608 = mux(entry_hit, _GEN_544, counters_0) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 104:23 66:25]
    node _GEN_609 = mux(entry_hit, _GEN_545, counters_1) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 104:23 66:25]
    node _GEN_610 = mux(entry_hit, _GEN_546, counters_2) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 104:23 66:25]
    node _GEN_611 = mux(entry_hit, _GEN_547, counters_3) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 104:23 66:25]
    node _GEN_612 = mux(entry_hit, _GEN_548, counters_4) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 104:23 66:25]
    node _GEN_613 = mux(entry_hit, _GEN_549, counters_5) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 104:23 66:25]
    node _GEN_614 = mux(entry_hit, _GEN_550, counters_6) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 104:23 66:25]
    node _GEN_615 = mux(entry_hit, _GEN_551, counters_7) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 104:23 66:25]
    node _GEN_616 = mux(entry_hit, _GEN_552, counters_8) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 104:23 66:25]
    node _GEN_617 = mux(entry_hit, _GEN_553, counters_9) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 104:23 66:25]
    node _GEN_618 = mux(entry_hit, _GEN_554, counters_10) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 104:23 66:25]
    node _GEN_619 = mux(entry_hit, _GEN_555, counters_11) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 104:23 66:25]
    node _GEN_620 = mux(entry_hit, _GEN_556, counters_12) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 104:23 66:25]
    node _GEN_621 = mux(entry_hit, _GEN_557, counters_13) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 104:23 66:25]
    node _GEN_622 = mux(entry_hit, _GEN_558, counters_14) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 104:23 66:25]
    node _GEN_623 = mux(entry_hit, _GEN_559, counters_15) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 104:23 66:25]
    node _GEN_624 = mux(entry_hit, _GEN_560, counters_16) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 104:23 66:25]
    node _GEN_625 = mux(entry_hit, _GEN_561, counters_17) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 104:23 66:25]
    node _GEN_626 = mux(entry_hit, _GEN_562, counters_18) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 104:23 66:25]
    node _GEN_627 = mux(entry_hit, _GEN_563, counters_19) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 104:23 66:25]
    node _GEN_628 = mux(entry_hit, _GEN_564, counters_20) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 104:23 66:25]
    node _GEN_629 = mux(entry_hit, _GEN_565, counters_21) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 104:23 66:25]
    node _GEN_630 = mux(entry_hit, _GEN_566, counters_22) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 104:23 66:25]
    node _GEN_631 = mux(entry_hit, _GEN_567, counters_23) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 104:23 66:25]
    node _GEN_632 = mux(entry_hit, _GEN_568, counters_24) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 104:23 66:25]
    node _GEN_633 = mux(entry_hit, _GEN_569, counters_25) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 104:23 66:25]
    node _GEN_634 = mux(entry_hit, _GEN_570, counters_26) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 104:23 66:25]
    node _GEN_635 = mux(entry_hit, _GEN_571, counters_27) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 104:23 66:25]
    node _GEN_636 = mux(entry_hit, _GEN_572, counters_28) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 104:23 66:25]
    node _GEN_637 = mux(entry_hit, _GEN_573, counters_29) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 104:23 66:25]
    node _GEN_638 = mux(entry_hit, _GEN_574, counters_30) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 104:23 66:25]
    node _GEN_639 = mux(entry_hit, _GEN_575, counters_31) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 104:23 66:25]
    node _GEN_640 = mux(io_update_taken, _GEN_192, _GEN_576) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 89:27]
    node _GEN_641 = mux(io_update_taken, _GEN_193, _GEN_577) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 89:27]
    node _GEN_642 = mux(io_update_taken, _GEN_194, _GEN_578) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 89:27]
    node _GEN_643 = mux(io_update_taken, _GEN_195, _GEN_579) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 89:27]
    node _GEN_644 = mux(io_update_taken, _GEN_196, _GEN_580) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 89:27]
    node _GEN_645 = mux(io_update_taken, _GEN_197, _GEN_581) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 89:27]
    node _GEN_646 = mux(io_update_taken, _GEN_198, _GEN_582) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 89:27]
    node _GEN_647 = mux(io_update_taken, _GEN_199, _GEN_583) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 89:27]
    node _GEN_648 = mux(io_update_taken, _GEN_200, _GEN_584) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 89:27]
    node _GEN_649 = mux(io_update_taken, _GEN_201, _GEN_585) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 89:27]
    node _GEN_650 = mux(io_update_taken, _GEN_202, _GEN_586) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 89:27]
    node _GEN_651 = mux(io_update_taken, _GEN_203, _GEN_587) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 89:27]
    node _GEN_652 = mux(io_update_taken, _GEN_204, _GEN_588) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 89:27]
    node _GEN_653 = mux(io_update_taken, _GEN_205, _GEN_589) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 89:27]
    node _GEN_654 = mux(io_update_taken, _GEN_206, _GEN_590) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 89:27]
    node _GEN_655 = mux(io_update_taken, _GEN_207, _GEN_591) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 89:27]
    node _GEN_656 = mux(io_update_taken, _GEN_208, _GEN_592) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 89:27]
    node _GEN_657 = mux(io_update_taken, _GEN_209, _GEN_593) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 89:27]
    node _GEN_658 = mux(io_update_taken, _GEN_210, _GEN_594) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 89:27]
    node _GEN_659 = mux(io_update_taken, _GEN_211, _GEN_595) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 89:27]
    node _GEN_660 = mux(io_update_taken, _GEN_212, _GEN_596) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 89:27]
    node _GEN_661 = mux(io_update_taken, _GEN_213, _GEN_597) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 89:27]
    node _GEN_662 = mux(io_update_taken, _GEN_214, _GEN_598) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 89:27]
    node _GEN_663 = mux(io_update_taken, _GEN_215, _GEN_599) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 89:27]
    node _GEN_664 = mux(io_update_taken, _GEN_216, _GEN_600) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 89:27]
    node _GEN_665 = mux(io_update_taken, _GEN_217, _GEN_601) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 89:27]
    node _GEN_666 = mux(io_update_taken, _GEN_218, _GEN_602) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 89:27]
    node _GEN_667 = mux(io_update_taken, _GEN_219, _GEN_603) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 89:27]
    node _GEN_668 = mux(io_update_taken, _GEN_220, _GEN_604) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 89:27]
    node _GEN_669 = mux(io_update_taken, _GEN_221, _GEN_605) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 89:27]
    node _GEN_670 = mux(io_update_taken, _GEN_222, _GEN_606) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 89:27]
    node _GEN_671 = mux(io_update_taken, _GEN_223, _GEN_607) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 89:27]
    node _GEN_672 = mux(io_update_taken, _GEN_224, tags_0) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 89:27]
    node _GEN_673 = mux(io_update_taken, _GEN_225, tags_1) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 89:27]
    node _GEN_674 = mux(io_update_taken, _GEN_226, tags_2) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 89:27]
    node _GEN_675 = mux(io_update_taken, _GEN_227, tags_3) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 89:27]
    node _GEN_676 = mux(io_update_taken, _GEN_228, tags_4) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 89:27]
    node _GEN_677 = mux(io_update_taken, _GEN_229, tags_5) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 89:27]
    node _GEN_678 = mux(io_update_taken, _GEN_230, tags_6) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 89:27]
    node _GEN_679 = mux(io_update_taken, _GEN_231, tags_7) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 89:27]
    node _GEN_680 = mux(io_update_taken, _GEN_232, tags_8) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 89:27]
    node _GEN_681 = mux(io_update_taken, _GEN_233, tags_9) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 89:27]
    node _GEN_682 = mux(io_update_taken, _GEN_234, tags_10) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 89:27]
    node _GEN_683 = mux(io_update_taken, _GEN_235, tags_11) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 89:27]
    node _GEN_684 = mux(io_update_taken, _GEN_236, tags_12) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 89:27]
    node _GEN_685 = mux(io_update_taken, _GEN_237, tags_13) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 89:27]
    node _GEN_686 = mux(io_update_taken, _GEN_238, tags_14) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 89:27]
    node _GEN_687 = mux(io_update_taken, _GEN_239, tags_15) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 89:27]
    node _GEN_688 = mux(io_update_taken, _GEN_240, tags_16) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 89:27]
    node _GEN_689 = mux(io_update_taken, _GEN_241, tags_17) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 89:27]
    node _GEN_690 = mux(io_update_taken, _GEN_242, tags_18) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 89:27]
    node _GEN_691 = mux(io_update_taken, _GEN_243, tags_19) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 89:27]
    node _GEN_692 = mux(io_update_taken, _GEN_244, tags_20) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 89:27]
    node _GEN_693 = mux(io_update_taken, _GEN_245, tags_21) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 89:27]
    node _GEN_694 = mux(io_update_taken, _GEN_246, tags_22) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 89:27]
    node _GEN_695 = mux(io_update_taken, _GEN_247, tags_23) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 89:27]
    node _GEN_696 = mux(io_update_taken, _GEN_248, tags_24) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 89:27]
    node _GEN_697 = mux(io_update_taken, _GEN_249, tags_25) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 89:27]
    node _GEN_698 = mux(io_update_taken, _GEN_250, tags_26) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 89:27]
    node _GEN_699 = mux(io_update_taken, _GEN_251, tags_27) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 89:27]
    node _GEN_700 = mux(io_update_taken, _GEN_252, tags_28) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 89:27]
    node _GEN_701 = mux(io_update_taken, _GEN_253, tags_29) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 89:27]
    node _GEN_702 = mux(io_update_taken, _GEN_254, tags_30) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 89:27]
    node _GEN_703 = mux(io_update_taken, _GEN_255, tags_31) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 89:27]
    node _GEN_704 = mux(io_update_taken, _GEN_256, targets_0) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 89:27]
    node _GEN_705 = mux(io_update_taken, _GEN_257, targets_1) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 89:27]
    node _GEN_706 = mux(io_update_taken, _GEN_258, targets_2) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 89:27]
    node _GEN_707 = mux(io_update_taken, _GEN_259, targets_3) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 89:27]
    node _GEN_708 = mux(io_update_taken, _GEN_260, targets_4) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 89:27]
    node _GEN_709 = mux(io_update_taken, _GEN_261, targets_5) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 89:27]
    node _GEN_710 = mux(io_update_taken, _GEN_262, targets_6) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 89:27]
    node _GEN_711 = mux(io_update_taken, _GEN_263, targets_7) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 89:27]
    node _GEN_712 = mux(io_update_taken, _GEN_264, targets_8) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 89:27]
    node _GEN_713 = mux(io_update_taken, _GEN_265, targets_9) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 89:27]
    node _GEN_714 = mux(io_update_taken, _GEN_266, targets_10) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 89:27]
    node _GEN_715 = mux(io_update_taken, _GEN_267, targets_11) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 89:27]
    node _GEN_716 = mux(io_update_taken, _GEN_268, targets_12) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 89:27]
    node _GEN_717 = mux(io_update_taken, _GEN_269, targets_13) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 89:27]
    node _GEN_718 = mux(io_update_taken, _GEN_270, targets_14) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 89:27]
    node _GEN_719 = mux(io_update_taken, _GEN_271, targets_15) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 89:27]
    node _GEN_720 = mux(io_update_taken, _GEN_272, targets_16) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 89:27]
    node _GEN_721 = mux(io_update_taken, _GEN_273, targets_17) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 89:27]
    node _GEN_722 = mux(io_update_taken, _GEN_274, targets_18) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 89:27]
    node _GEN_723 = mux(io_update_taken, _GEN_275, targets_19) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 89:27]
    node _GEN_724 = mux(io_update_taken, _GEN_276, targets_20) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 89:27]
    node _GEN_725 = mux(io_update_taken, _GEN_277, targets_21) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 89:27]
    node _GEN_726 = mux(io_update_taken, _GEN_278, targets_22) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 89:27]
    node _GEN_727 = mux(io_update_taken, _GEN_279, targets_23) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 89:27]
    node _GEN_728 = mux(io_update_taken, _GEN_280, targets_24) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 89:27]
    node _GEN_729 = mux(io_update_taken, _GEN_281, targets_25) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 89:27]
    node _GEN_730 = mux(io_update_taken, _GEN_282, targets_26) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 89:27]
    node _GEN_731 = mux(io_update_taken, _GEN_283, targets_27) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 89:27]
    node _GEN_732 = mux(io_update_taken, _GEN_284, targets_28) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 89:27]
    node _GEN_733 = mux(io_update_taken, _GEN_285, targets_29) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 89:27]
    node _GEN_734 = mux(io_update_taken, _GEN_286, targets_30) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 89:27]
    node _GEN_735 = mux(io_update_taken, _GEN_287, targets_31) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 89:27]
    node _GEN_736 = mux(io_update_taken, _GEN_384, _GEN_608) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 89:27]
    node _GEN_737 = mux(io_update_taken, _GEN_385, _GEN_609) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 89:27]
    node _GEN_738 = mux(io_update_taken, _GEN_386, _GEN_610) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 89:27]
    node _GEN_739 = mux(io_update_taken, _GEN_387, _GEN_611) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 89:27]
    node _GEN_740 = mux(io_update_taken, _GEN_388, _GEN_612) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 89:27]
    node _GEN_741 = mux(io_update_taken, _GEN_389, _GEN_613) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 89:27]
    node _GEN_742 = mux(io_update_taken, _GEN_390, _GEN_614) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 89:27]
    node _GEN_743 = mux(io_update_taken, _GEN_391, _GEN_615) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 89:27]
    node _GEN_744 = mux(io_update_taken, _GEN_392, _GEN_616) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 89:27]
    node _GEN_745 = mux(io_update_taken, _GEN_393, _GEN_617) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 89:27]
    node _GEN_746 = mux(io_update_taken, _GEN_394, _GEN_618) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 89:27]
    node _GEN_747 = mux(io_update_taken, _GEN_395, _GEN_619) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 89:27]
    node _GEN_748 = mux(io_update_taken, _GEN_396, _GEN_620) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 89:27]
    node _GEN_749 = mux(io_update_taken, _GEN_397, _GEN_621) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 89:27]
    node _GEN_750 = mux(io_update_taken, _GEN_398, _GEN_622) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 89:27]
    node _GEN_751 = mux(io_update_taken, _GEN_399, _GEN_623) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 89:27]
    node _GEN_752 = mux(io_update_taken, _GEN_400, _GEN_624) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 89:27]
    node _GEN_753 = mux(io_update_taken, _GEN_401, _GEN_625) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 89:27]
    node _GEN_754 = mux(io_update_taken, _GEN_402, _GEN_626) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 89:27]
    node _GEN_755 = mux(io_update_taken, _GEN_403, _GEN_627) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 89:27]
    node _GEN_756 = mux(io_update_taken, _GEN_404, _GEN_628) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 89:27]
    node _GEN_757 = mux(io_update_taken, _GEN_405, _GEN_629) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 89:27]
    node _GEN_758 = mux(io_update_taken, _GEN_406, _GEN_630) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 89:27]
    node _GEN_759 = mux(io_update_taken, _GEN_407, _GEN_631) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 89:27]
    node _GEN_760 = mux(io_update_taken, _GEN_408, _GEN_632) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 89:27]
    node _GEN_761 = mux(io_update_taken, _GEN_409, _GEN_633) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 89:27]
    node _GEN_762 = mux(io_update_taken, _GEN_410, _GEN_634) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 89:27]
    node _GEN_763 = mux(io_update_taken, _GEN_411, _GEN_635) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 89:27]
    node _GEN_764 = mux(io_update_taken, _GEN_412, _GEN_636) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 89:27]
    node _GEN_765 = mux(io_update_taken, _GEN_413, _GEN_637) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 89:27]
    node _GEN_766 = mux(io_update_taken, _GEN_414, _GEN_638) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 89:27]
    node _GEN_767 = mux(io_update_taken, _GEN_415, _GEN_639) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 89:27]
    node _GEN_768 = mux(io_update_valid, _GEN_640, valid_0) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24 84:25]
    node _GEN_769 = mux(io_update_valid, _GEN_641, valid_1) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24 84:25]
    node _GEN_770 = mux(io_update_valid, _GEN_642, valid_2) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24 84:25]
    node _GEN_771 = mux(io_update_valid, _GEN_643, valid_3) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24 84:25]
    node _GEN_772 = mux(io_update_valid, _GEN_644, valid_4) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24 84:25]
    node _GEN_773 = mux(io_update_valid, _GEN_645, valid_5) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24 84:25]
    node _GEN_774 = mux(io_update_valid, _GEN_646, valid_6) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24 84:25]
    node _GEN_775 = mux(io_update_valid, _GEN_647, valid_7) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24 84:25]
    node _GEN_776 = mux(io_update_valid, _GEN_648, valid_8) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24 84:25]
    node _GEN_777 = mux(io_update_valid, _GEN_649, valid_9) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24 84:25]
    node _GEN_778 = mux(io_update_valid, _GEN_650, valid_10) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24 84:25]
    node _GEN_779 = mux(io_update_valid, _GEN_651, valid_11) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24 84:25]
    node _GEN_780 = mux(io_update_valid, _GEN_652, valid_12) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24 84:25]
    node _GEN_781 = mux(io_update_valid, _GEN_653, valid_13) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24 84:25]
    node _GEN_782 = mux(io_update_valid, _GEN_654, valid_14) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24 84:25]
    node _GEN_783 = mux(io_update_valid, _GEN_655, valid_15) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24 84:25]
    node _GEN_784 = mux(io_update_valid, _GEN_656, valid_16) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24 84:25]
    node _GEN_785 = mux(io_update_valid, _GEN_657, valid_17) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24 84:25]
    node _GEN_786 = mux(io_update_valid, _GEN_658, valid_18) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24 84:25]
    node _GEN_787 = mux(io_update_valid, _GEN_659, valid_19) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24 84:25]
    node _GEN_788 = mux(io_update_valid, _GEN_660, valid_20) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24 84:25]
    node _GEN_789 = mux(io_update_valid, _GEN_661, valid_21) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24 84:25]
    node _GEN_790 = mux(io_update_valid, _GEN_662, valid_22) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24 84:25]
    node _GEN_791 = mux(io_update_valid, _GEN_663, valid_23) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24 84:25]
    node _GEN_792 = mux(io_update_valid, _GEN_664, valid_24) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24 84:25]
    node _GEN_793 = mux(io_update_valid, _GEN_665, valid_25) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24 84:25]
    node _GEN_794 = mux(io_update_valid, _GEN_666, valid_26) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24 84:25]
    node _GEN_795 = mux(io_update_valid, _GEN_667, valid_27) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24 84:25]
    node _GEN_796 = mux(io_update_valid, _GEN_668, valid_28) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24 84:25]
    node _GEN_797 = mux(io_update_valid, _GEN_669, valid_29) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24 84:25]
    node _GEN_798 = mux(io_update_valid, _GEN_670, valid_30) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24 84:25]
    node _GEN_799 = mux(io_update_valid, _GEN_671, valid_31) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24 84:25]
    node _GEN_800 = mux(io_update_valid, _GEN_672, tags_0) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 84:25]
    node _GEN_801 = mux(io_update_valid, _GEN_673, tags_1) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 84:25]
    node _GEN_802 = mux(io_update_valid, _GEN_674, tags_2) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 84:25]
    node _GEN_803 = mux(io_update_valid, _GEN_675, tags_3) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 84:25]
    node _GEN_804 = mux(io_update_valid, _GEN_676, tags_4) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 84:25]
    node _GEN_805 = mux(io_update_valid, _GEN_677, tags_5) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 84:25]
    node _GEN_806 = mux(io_update_valid, _GEN_678, tags_6) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 84:25]
    node _GEN_807 = mux(io_update_valid, _GEN_679, tags_7) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 84:25]
    node _GEN_808 = mux(io_update_valid, _GEN_680, tags_8) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 84:25]
    node _GEN_809 = mux(io_update_valid, _GEN_681, tags_9) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 84:25]
    node _GEN_810 = mux(io_update_valid, _GEN_682, tags_10) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 84:25]
    node _GEN_811 = mux(io_update_valid, _GEN_683, tags_11) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 84:25]
    node _GEN_812 = mux(io_update_valid, _GEN_684, tags_12) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 84:25]
    node _GEN_813 = mux(io_update_valid, _GEN_685, tags_13) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 84:25]
    node _GEN_814 = mux(io_update_valid, _GEN_686, tags_14) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 84:25]
    node _GEN_815 = mux(io_update_valid, _GEN_687, tags_15) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 84:25]
    node _GEN_816 = mux(io_update_valid, _GEN_688, tags_16) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 84:25]
    node _GEN_817 = mux(io_update_valid, _GEN_689, tags_17) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 84:25]
    node _GEN_818 = mux(io_update_valid, _GEN_690, tags_18) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 84:25]
    node _GEN_819 = mux(io_update_valid, _GEN_691, tags_19) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 84:25]
    node _GEN_820 = mux(io_update_valid, _GEN_692, tags_20) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 84:25]
    node _GEN_821 = mux(io_update_valid, _GEN_693, tags_21) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 84:25]
    node _GEN_822 = mux(io_update_valid, _GEN_694, tags_22) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 84:25]
    node _GEN_823 = mux(io_update_valid, _GEN_695, tags_23) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 84:25]
    node _GEN_824 = mux(io_update_valid, _GEN_696, tags_24) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 84:25]
    node _GEN_825 = mux(io_update_valid, _GEN_697, tags_25) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 84:25]
    node _GEN_826 = mux(io_update_valid, _GEN_698, tags_26) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 84:25]
    node _GEN_827 = mux(io_update_valid, _GEN_699, tags_27) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 84:25]
    node _GEN_828 = mux(io_update_valid, _GEN_700, tags_28) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 84:25]
    node _GEN_829 = mux(io_update_valid, _GEN_701, tags_29) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 84:25]
    node _GEN_830 = mux(io_update_valid, _GEN_702, tags_30) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 84:25]
    node _GEN_831 = mux(io_update_valid, _GEN_703, tags_31) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20 84:25]
    node _GEN_832 = mux(io_update_valid, _GEN_704, targets_0) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 84:25]
    node _GEN_833 = mux(io_update_valid, _GEN_705, targets_1) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 84:25]
    node _GEN_834 = mux(io_update_valid, _GEN_706, targets_2) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 84:25]
    node _GEN_835 = mux(io_update_valid, _GEN_707, targets_3) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 84:25]
    node _GEN_836 = mux(io_update_valid, _GEN_708, targets_4) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 84:25]
    node _GEN_837 = mux(io_update_valid, _GEN_709, targets_5) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 84:25]
    node _GEN_838 = mux(io_update_valid, _GEN_710, targets_6) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 84:25]
    node _GEN_839 = mux(io_update_valid, _GEN_711, targets_7) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 84:25]
    node _GEN_840 = mux(io_update_valid, _GEN_712, targets_8) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 84:25]
    node _GEN_841 = mux(io_update_valid, _GEN_713, targets_9) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 84:25]
    node _GEN_842 = mux(io_update_valid, _GEN_714, targets_10) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 84:25]
    node _GEN_843 = mux(io_update_valid, _GEN_715, targets_11) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 84:25]
    node _GEN_844 = mux(io_update_valid, _GEN_716, targets_12) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 84:25]
    node _GEN_845 = mux(io_update_valid, _GEN_717, targets_13) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 84:25]
    node _GEN_846 = mux(io_update_valid, _GEN_718, targets_14) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 84:25]
    node _GEN_847 = mux(io_update_valid, _GEN_719, targets_15) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 84:25]
    node _GEN_848 = mux(io_update_valid, _GEN_720, targets_16) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 84:25]
    node _GEN_849 = mux(io_update_valid, _GEN_721, targets_17) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 84:25]
    node _GEN_850 = mux(io_update_valid, _GEN_722, targets_18) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 84:25]
    node _GEN_851 = mux(io_update_valid, _GEN_723, targets_19) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 84:25]
    node _GEN_852 = mux(io_update_valid, _GEN_724, targets_20) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 84:25]
    node _GEN_853 = mux(io_update_valid, _GEN_725, targets_21) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 84:25]
    node _GEN_854 = mux(io_update_valid, _GEN_726, targets_22) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 84:25]
    node _GEN_855 = mux(io_update_valid, _GEN_727, targets_23) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 84:25]
    node _GEN_856 = mux(io_update_valid, _GEN_728, targets_24) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 84:25]
    node _GEN_857 = mux(io_update_valid, _GEN_729, targets_25) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 84:25]
    node _GEN_858 = mux(io_update_valid, _GEN_730, targets_26) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 84:25]
    node _GEN_859 = mux(io_update_valid, _GEN_731, targets_27) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 84:25]
    node _GEN_860 = mux(io_update_valid, _GEN_732, targets_28) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 84:25]
    node _GEN_861 = mux(io_update_valid, _GEN_733, targets_29) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 84:25]
    node _GEN_862 = mux(io_update_valid, _GEN_734, targets_30) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 84:25]
    node _GEN_863 = mux(io_update_valid, _GEN_735, targets_31) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20 84:25]
    node _GEN_864 = mux(io_update_valid, _GEN_736, counters_0) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 84:25]
    node _GEN_865 = mux(io_update_valid, _GEN_737, counters_1) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 84:25]
    node _GEN_866 = mux(io_update_valid, _GEN_738, counters_2) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 84:25]
    node _GEN_867 = mux(io_update_valid, _GEN_739, counters_3) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 84:25]
    node _GEN_868 = mux(io_update_valid, _GEN_740, counters_4) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 84:25]
    node _GEN_869 = mux(io_update_valid, _GEN_741, counters_5) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 84:25]
    node _GEN_870 = mux(io_update_valid, _GEN_742, counters_6) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 84:25]
    node _GEN_871 = mux(io_update_valid, _GEN_743, counters_7) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 84:25]
    node _GEN_872 = mux(io_update_valid, _GEN_744, counters_8) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 84:25]
    node _GEN_873 = mux(io_update_valid, _GEN_745, counters_9) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 84:25]
    node _GEN_874 = mux(io_update_valid, _GEN_746, counters_10) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 84:25]
    node _GEN_875 = mux(io_update_valid, _GEN_747, counters_11) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 84:25]
    node _GEN_876 = mux(io_update_valid, _GEN_748, counters_12) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 84:25]
    node _GEN_877 = mux(io_update_valid, _GEN_749, counters_13) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 84:25]
    node _GEN_878 = mux(io_update_valid, _GEN_750, counters_14) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 84:25]
    node _GEN_879 = mux(io_update_valid, _GEN_751, counters_15) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 84:25]
    node _GEN_880 = mux(io_update_valid, _GEN_752, counters_16) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 84:25]
    node _GEN_881 = mux(io_update_valid, _GEN_753, counters_17) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 84:25]
    node _GEN_882 = mux(io_update_valid, _GEN_754, counters_18) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 84:25]
    node _GEN_883 = mux(io_update_valid, _GEN_755, counters_19) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 84:25]
    node _GEN_884 = mux(io_update_valid, _GEN_756, counters_20) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 84:25]
    node _GEN_885 = mux(io_update_valid, _GEN_757, counters_21) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 84:25]
    node _GEN_886 = mux(io_update_valid, _GEN_758, counters_22) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 84:25]
    node _GEN_887 = mux(io_update_valid, _GEN_759, counters_23) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 84:25]
    node _GEN_888 = mux(io_update_valid, _GEN_760, counters_24) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 84:25]
    node _GEN_889 = mux(io_update_valid, _GEN_761, counters_25) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 84:25]
    node _GEN_890 = mux(io_update_valid, _GEN_762, counters_26) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 84:25]
    node _GEN_891 = mux(io_update_valid, _GEN_763, counters_27) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 84:25]
    node _GEN_892 = mux(io_update_valid, _GEN_764, counters_28) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 84:25]
    node _GEN_893 = mux(io_update_valid, _GEN_765, counters_29) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 84:25]
    node _GEN_894 = mux(io_update_valid, _GEN_766, counters_30) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 84:25]
    node _GEN_895 = mux(io_update_valid, _GEN_767, counters_31) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25 84:25]
    node _valid_WIRE_0 = UInt<1>("h0") @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:{32,32}]
    node _valid_WIRE_1 = UInt<1>("h0") @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:{32,32}]
    node _valid_WIRE_2 = UInt<1>("h0") @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:{32,32}]
    node _valid_WIRE_3 = UInt<1>("h0") @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:{32,32}]
    node _valid_WIRE_4 = UInt<1>("h0") @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:{32,32}]
    node _valid_WIRE_5 = UInt<1>("h0") @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:{32,32}]
    node _valid_WIRE_6 = UInt<1>("h0") @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:{32,32}]
    node _valid_WIRE_7 = UInt<1>("h0") @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:{32,32}]
    node _valid_WIRE_8 = UInt<1>("h0") @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:{32,32}]
    node _valid_WIRE_9 = UInt<1>("h0") @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:{32,32}]
    node _valid_WIRE_10 = UInt<1>("h0") @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:{32,32}]
    node _valid_WIRE_11 = UInt<1>("h0") @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:{32,32}]
    node _valid_WIRE_12 = UInt<1>("h0") @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:{32,32}]
    node _valid_WIRE_13 = UInt<1>("h0") @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:{32,32}]
    node _valid_WIRE_14 = UInt<1>("h0") @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:{32,32}]
    node _valid_WIRE_15 = UInt<1>("h0") @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:{32,32}]
    node _valid_WIRE_16 = UInt<1>("h0") @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:{32,32}]
    node _valid_WIRE_17 = UInt<1>("h0") @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:{32,32}]
    node _valid_WIRE_18 = UInt<1>("h0") @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:{32,32}]
    node _valid_WIRE_19 = UInt<1>("h0") @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:{32,32}]
    node _valid_WIRE_20 = UInt<1>("h0") @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:{32,32}]
    node _valid_WIRE_21 = UInt<1>("h0") @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:{32,32}]
    node _valid_WIRE_22 = UInt<1>("h0") @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:{32,32}]
    node _valid_WIRE_23 = UInt<1>("h0") @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:{32,32}]
    node _valid_WIRE_24 = UInt<1>("h0") @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:{32,32}]
    node _valid_WIRE_25 = UInt<1>("h0") @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:{32,32}]
    node _valid_WIRE_26 = UInt<1>("h0") @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:{32,32}]
    node _valid_WIRE_27 = UInt<1>("h0") @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:{32,32}]
    node _valid_WIRE_28 = UInt<1>("h0") @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:{32,32}]
    node _valid_WIRE_29 = UInt<1>("h0") @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:{32,32}]
    node _valid_WIRE_30 = UInt<1>("h0") @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:{32,32}]
    node _valid_WIRE_31 = UInt<1>("h0") @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:{32,32}]
    node _counters_WIRE_0 = UInt<2>("h2") @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:{33,33}]
    node _counters_WIRE_1 = UInt<2>("h2") @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:{33,33}]
    node _counters_WIRE_2 = UInt<2>("h2") @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:{33,33}]
    node _counters_WIRE_3 = UInt<2>("h2") @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:{33,33}]
    node _counters_WIRE_4 = UInt<2>("h2") @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:{33,33}]
    node _counters_WIRE_5 = UInt<2>("h2") @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:{33,33}]
    node _counters_WIRE_6 = UInt<2>("h2") @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:{33,33}]
    node _counters_WIRE_7 = UInt<2>("h2") @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:{33,33}]
    node _counters_WIRE_8 = UInt<2>("h2") @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:{33,33}]
    node _counters_WIRE_9 = UInt<2>("h2") @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:{33,33}]
    node _counters_WIRE_10 = UInt<2>("h2") @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:{33,33}]
    node _counters_WIRE_11 = UInt<2>("h2") @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:{33,33}]
    node _counters_WIRE_12 = UInt<2>("h2") @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:{33,33}]
    node _counters_WIRE_13 = UInt<2>("h2") @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:{33,33}]
    node _counters_WIRE_14 = UInt<2>("h2") @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:{33,33}]
    node _counters_WIRE_15 = UInt<2>("h2") @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:{33,33}]
    node _counters_WIRE_16 = UInt<2>("h2") @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:{33,33}]
    node _counters_WIRE_17 = UInt<2>("h2") @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:{33,33}]
    node _counters_WIRE_18 = UInt<2>("h2") @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:{33,33}]
    node _counters_WIRE_19 = UInt<2>("h2") @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:{33,33}]
    node _counters_WIRE_20 = UInt<2>("h2") @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:{33,33}]
    node _counters_WIRE_21 = UInt<2>("h2") @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:{33,33}]
    node _counters_WIRE_22 = UInt<2>("h2") @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:{33,33}]
    node _counters_WIRE_23 = UInt<2>("h2") @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:{33,33}]
    node _counters_WIRE_24 = UInt<2>("h2") @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:{33,33}]
    node _counters_WIRE_25 = UInt<2>("h2") @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:{33,33}]
    node _counters_WIRE_26 = UInt<2>("h2") @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:{33,33}]
    node _counters_WIRE_27 = UInt<2>("h2") @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:{33,33}]
    node _counters_WIRE_28 = UInt<2>("h2") @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:{33,33}]
    node _counters_WIRE_29 = UInt<2>("h2") @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:{33,33}]
    node _counters_WIRE_30 = UInt<2>("h2") @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:{33,33}]
    node _counters_WIRE_31 = UInt<2>("h2") @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:{33,33}]
    io_predicted_pc <= _io_predicted_pc_T_2 @[src/main/scala/riscv/core/BranchTargetBuffer.scala 81:19]
    io_predicted_taken <= predict_taken @[src/main/scala/riscv/core/BranchTargetBuffer.scala 79:22]
    valid_0 <= mux(reset, _valid_WIRE_0, _GEN_768) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:{24,24}]
    valid_1 <= mux(reset, _valid_WIRE_1, _GEN_769) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:{24,24}]
    valid_2 <= mux(reset, _valid_WIRE_2, _GEN_770) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:{24,24}]
    valid_3 <= mux(reset, _valid_WIRE_3, _GEN_771) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:{24,24}]
    valid_4 <= mux(reset, _valid_WIRE_4, _GEN_772) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:{24,24}]
    valid_5 <= mux(reset, _valid_WIRE_5, _GEN_773) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:{24,24}]
    valid_6 <= mux(reset, _valid_WIRE_6, _GEN_774) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:{24,24}]
    valid_7 <= mux(reset, _valid_WIRE_7, _GEN_775) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:{24,24}]
    valid_8 <= mux(reset, _valid_WIRE_8, _GEN_776) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:{24,24}]
    valid_9 <= mux(reset, _valid_WIRE_9, _GEN_777) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:{24,24}]
    valid_10 <= mux(reset, _valid_WIRE_10, _GEN_778) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:{24,24}]
    valid_11 <= mux(reset, _valid_WIRE_11, _GEN_779) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:{24,24}]
    valid_12 <= mux(reset, _valid_WIRE_12, _GEN_780) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:{24,24}]
    valid_13 <= mux(reset, _valid_WIRE_13, _GEN_781) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:{24,24}]
    valid_14 <= mux(reset, _valid_WIRE_14, _GEN_782) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:{24,24}]
    valid_15 <= mux(reset, _valid_WIRE_15, _GEN_783) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:{24,24}]
    valid_16 <= mux(reset, _valid_WIRE_16, _GEN_784) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:{24,24}]
    valid_17 <= mux(reset, _valid_WIRE_17, _GEN_785) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:{24,24}]
    valid_18 <= mux(reset, _valid_WIRE_18, _GEN_786) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:{24,24}]
    valid_19 <= mux(reset, _valid_WIRE_19, _GEN_787) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:{24,24}]
    valid_20 <= mux(reset, _valid_WIRE_20, _GEN_788) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:{24,24}]
    valid_21 <= mux(reset, _valid_WIRE_21, _GEN_789) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:{24,24}]
    valid_22 <= mux(reset, _valid_WIRE_22, _GEN_790) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:{24,24}]
    valid_23 <= mux(reset, _valid_WIRE_23, _GEN_791) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:{24,24}]
    valid_24 <= mux(reset, _valid_WIRE_24, _GEN_792) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:{24,24}]
    valid_25 <= mux(reset, _valid_WIRE_25, _GEN_793) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:{24,24}]
    valid_26 <= mux(reset, _valid_WIRE_26, _GEN_794) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:{24,24}]
    valid_27 <= mux(reset, _valid_WIRE_27, _GEN_795) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:{24,24}]
    valid_28 <= mux(reset, _valid_WIRE_28, _GEN_796) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:{24,24}]
    valid_29 <= mux(reset, _valid_WIRE_29, _GEN_797) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:{24,24}]
    valid_30 <= mux(reset, _valid_WIRE_30, _GEN_798) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:{24,24}]
    valid_31 <= mux(reset, _valid_WIRE_31, _GEN_799) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 60:{24,24}]
    tags_0 <= _GEN_800
    tags_1 <= _GEN_801
    tags_2 <= _GEN_802
    tags_3 <= _GEN_803
    tags_4 <= _GEN_804
    tags_5 <= _GEN_805
    tags_6 <= _GEN_806
    tags_7 <= _GEN_807
    tags_8 <= _GEN_808
    tags_9 <= _GEN_809
    tags_10 <= _GEN_810
    tags_11 <= _GEN_811
    tags_12 <= _GEN_812
    tags_13 <= _GEN_813
    tags_14 <= _GEN_814
    tags_15 <= _GEN_815
    tags_16 <= _GEN_816
    tags_17 <= _GEN_817
    tags_18 <= _GEN_818
    tags_19 <= _GEN_819
    tags_20 <= _GEN_820
    tags_21 <= _GEN_821
    tags_22 <= _GEN_822
    tags_23 <= _GEN_823
    tags_24 <= _GEN_824
    tags_25 <= _GEN_825
    tags_26 <= _GEN_826
    tags_27 <= _GEN_827
    tags_28 <= _GEN_828
    tags_29 <= _GEN_829
    tags_30 <= _GEN_830
    tags_31 <= _GEN_831
    targets_0 <= _GEN_832
    targets_1 <= _GEN_833
    targets_2 <= _GEN_834
    targets_3 <= _GEN_835
    targets_4 <= _GEN_836
    targets_5 <= _GEN_837
    targets_6 <= _GEN_838
    targets_7 <= _GEN_839
    targets_8 <= _GEN_840
    targets_9 <= _GEN_841
    targets_10 <= _GEN_842
    targets_11 <= _GEN_843
    targets_12 <= _GEN_844
    targets_13 <= _GEN_845
    targets_14 <= _GEN_846
    targets_15 <= _GEN_847
    targets_16 <= _GEN_848
    targets_17 <= _GEN_849
    targets_18 <= _GEN_850
    targets_19 <= _GEN_851
    targets_20 <= _GEN_852
    targets_21 <= _GEN_853
    targets_22 <= _GEN_854
    targets_23 <= _GEN_855
    targets_24 <= _GEN_856
    targets_25 <= _GEN_857
    targets_26 <= _GEN_858
    targets_27 <= _GEN_859
    targets_28 <= _GEN_860
    targets_29 <= _GEN_861
    targets_30 <= _GEN_862
    targets_31 <= _GEN_863
    counters_0 <= mux(reset, _counters_WIRE_0, _GEN_864) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:{25,25}]
    counters_1 <= mux(reset, _counters_WIRE_1, _GEN_865) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:{25,25}]
    counters_2 <= mux(reset, _counters_WIRE_2, _GEN_866) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:{25,25}]
    counters_3 <= mux(reset, _counters_WIRE_3, _GEN_867) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:{25,25}]
    counters_4 <= mux(reset, _counters_WIRE_4, _GEN_868) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:{25,25}]
    counters_5 <= mux(reset, _counters_WIRE_5, _GEN_869) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:{25,25}]
    counters_6 <= mux(reset, _counters_WIRE_6, _GEN_870) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:{25,25}]
    counters_7 <= mux(reset, _counters_WIRE_7, _GEN_871) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:{25,25}]
    counters_8 <= mux(reset, _counters_WIRE_8, _GEN_872) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:{25,25}]
    counters_9 <= mux(reset, _counters_WIRE_9, _GEN_873) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:{25,25}]
    counters_10 <= mux(reset, _counters_WIRE_10, _GEN_874) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:{25,25}]
    counters_11 <= mux(reset, _counters_WIRE_11, _GEN_875) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:{25,25}]
    counters_12 <= mux(reset, _counters_WIRE_12, _GEN_876) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:{25,25}]
    counters_13 <= mux(reset, _counters_WIRE_13, _GEN_877) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:{25,25}]
    counters_14 <= mux(reset, _counters_WIRE_14, _GEN_878) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:{25,25}]
    counters_15 <= mux(reset, _counters_WIRE_15, _GEN_879) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:{25,25}]
    counters_16 <= mux(reset, _counters_WIRE_16, _GEN_880) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:{25,25}]
    counters_17 <= mux(reset, _counters_WIRE_17, _GEN_881) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:{25,25}]
    counters_18 <= mux(reset, _counters_WIRE_18, _GEN_882) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:{25,25}]
    counters_19 <= mux(reset, _counters_WIRE_19, _GEN_883) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:{25,25}]
    counters_20 <= mux(reset, _counters_WIRE_20, _GEN_884) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:{25,25}]
    counters_21 <= mux(reset, _counters_WIRE_21, _GEN_885) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:{25,25}]
    counters_22 <= mux(reset, _counters_WIRE_22, _GEN_886) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:{25,25}]
    counters_23 <= mux(reset, _counters_WIRE_23, _GEN_887) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:{25,25}]
    counters_24 <= mux(reset, _counters_WIRE_24, _GEN_888) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:{25,25}]
    counters_25 <= mux(reset, _counters_WIRE_25, _GEN_889) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:{25,25}]
    counters_26 <= mux(reset, _counters_WIRE_26, _GEN_890) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:{25,25}]
    counters_27 <= mux(reset, _counters_WIRE_27, _GEN_891) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:{25,25}]
    counters_28 <= mux(reset, _counters_WIRE_28, _GEN_892) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:{25,25}]
    counters_29 <= mux(reset, _counters_WIRE_29, _GEN_893) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:{25,25}]
    counters_30 <= mux(reset, _counters_WIRE_30, _GEN_894) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:{25,25}]
    counters_31 <= mux(reset, _counters_WIRE_31, _GEN_895) @[src/main/scala/riscv/core/BranchTargetBuffer.scala 66:{25,25}]

  module ReturnAddressStack :
    input clock : Clock
    input reset : UInt<1>
    input io_push : UInt<1> @[src/main/scala/riscv/core/ReturnAddressStack.scala 44:14]
    input io_push_addr : UInt<32> @[src/main/scala/riscv/core/ReturnAddressStack.scala 44:14]
    input io_pop : UInt<1> @[src/main/scala/riscv/core/ReturnAddressStack.scala 44:14]
    output io_predicted_addr : UInt<32> @[src/main/scala/riscv/core/ReturnAddressStack.scala 44:14]
    output io_valid : UInt<1> @[src/main/scala/riscv/core/ReturnAddressStack.scala 44:14]
    input io_restore : UInt<1> @[src/main/scala/riscv/core/ReturnAddressStack.scala 44:14]
    input io_restore_addr : UInt<32> @[src/main/scala/riscv/core/ReturnAddressStack.scala 44:14]
    input io_restore_valid : UInt<1> @[src/main/scala/riscv/core/ReturnAddressStack.scala 44:14]

    reg stack_0 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), stack_0) @[src/main/scala/riscv/core/ReturnAddressStack.scala 64:18]
    reg stack_1 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), stack_1) @[src/main/scala/riscv/core/ReturnAddressStack.scala 64:18]
    reg stack_2 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), stack_2) @[src/main/scala/riscv/core/ReturnAddressStack.scala 64:18]
    reg stack_3 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), stack_3) @[src/main/scala/riscv/core/ReturnAddressStack.scala 64:18]
    reg sp : UInt<3>, clock with :
      reset => (UInt<1>("h0"), sp) @[src/main/scala/riscv/core/ReturnAddressStack.scala 65:22]
    node _tos_index_T = sub(sp, UInt<1>("h1")) @[src/main/scala/riscv/core/ReturnAddressStack.scala 68:23]
    node _tos_index_T_1 = tail(_tos_index_T, 1) @[src/main/scala/riscv/core/ReturnAddressStack.scala 68:23]
    node tos_index = bits(_tos_index_T_1, 1, 0) @[src/main/scala/riscv/core/ReturnAddressStack.scala 68:29]
    node _io_valid_T = gt(sp, UInt<1>("h0")) @[src/main/scala/riscv/core/ReturnAddressStack.scala 71:27]
    node _GEN_0 = validif(eq(UInt<1>("h0"), tos_index), stack_0) @[src/main/scala/riscv/core/ReturnAddressStack.scala 72:{27,27}]
    node _GEN_1 = mux(eq(UInt<1>("h1"), tos_index), stack_1, _GEN_0) @[src/main/scala/riscv/core/ReturnAddressStack.scala 72:{27,27}]
    node _GEN_2 = mux(eq(UInt<2>("h2"), tos_index), stack_2, _GEN_1) @[src/main/scala/riscv/core/ReturnAddressStack.scala 72:{27,27}]
    node _GEN_3 = mux(eq(UInt<2>("h3"), tos_index), stack_3, _GEN_2) @[src/main/scala/riscv/core/ReturnAddressStack.scala 72:{27,27}]
    node _stack_tos_index = _GEN_3 @[src/main/scala/riscv/core/ReturnAddressStack.scala 72:27]
    node _io_predicted_addr_T = mux(io_valid, _stack_tos_index, UInt<1>("h0")) @[src/main/scala/riscv/core/ReturnAddressStack.scala 72:27]
    node _T = lt(sp, UInt<3>("h4")) @[src/main/scala/riscv/core/ReturnAddressStack.scala 77:33]
    node _T_1 = and(io_restore_valid, _T) @[src/main/scala/riscv/core/ReturnAddressStack.scala 77:27]
    node _T_2 = bits(sp, 1, 0) @[src/main/scala/riscv/core/ReturnAddressStack.scala 78:15]
    node _stack_T_2 = io_restore_addr @[src/main/scala/riscv/core/ReturnAddressStack.scala 78:{41,41}]
    node _GEN_4 = mux(eq(UInt<1>("h0"), _T_2), _stack_T_2, stack_0) @[src/main/scala/riscv/core/ReturnAddressStack.scala 64:18 78:{41,41}]
    node _GEN_5 = mux(eq(UInt<1>("h1"), _T_2), _stack_T_2, stack_1) @[src/main/scala/riscv/core/ReturnAddressStack.scala 64:18 78:{41,41}]
    node _GEN_6 = mux(eq(UInt<2>("h2"), _T_2), _stack_T_2, stack_2) @[src/main/scala/riscv/core/ReturnAddressStack.scala 64:18 78:{41,41}]
    node _GEN_7 = mux(eq(UInt<2>("h3"), _T_2), _stack_T_2, stack_3) @[src/main/scala/riscv/core/ReturnAddressStack.scala 64:18 78:{41,41}]
    node _sp_T = add(sp, UInt<1>("h1")) @[src/main/scala/riscv/core/ReturnAddressStack.scala 79:47]
    node _sp_T_1 = tail(_sp_T, 1) @[src/main/scala/riscv/core/ReturnAddressStack.scala 79:47]
    node _GEN_8 = mux(_T_1, _GEN_4, stack_0) @[src/main/scala/riscv/core/ReturnAddressStack.scala 64:18 77:44]
    node _GEN_9 = mux(_T_1, _GEN_5, stack_1) @[src/main/scala/riscv/core/ReturnAddressStack.scala 64:18 77:44]
    node _GEN_10 = mux(_T_1, _GEN_6, stack_2) @[src/main/scala/riscv/core/ReturnAddressStack.scala 64:18 77:44]
    node _GEN_11 = mux(_T_1, _GEN_7, stack_3) @[src/main/scala/riscv/core/ReturnAddressStack.scala 64:18 77:44]
    node _GEN_12 = mux(_T_1, _sp_T_1, sp) @[src/main/scala/riscv/core/ReturnAddressStack.scala 65:22 77:44 79:41]
    node _T_3 = and(io_push, io_pop) @[src/main/scala/riscv/core/ReturnAddressStack.scala 81:22]
    node _stack_tos_index_0 = io_push_addr @[src/main/scala/riscv/core/ReturnAddressStack.scala 84:{22,22}]
    node _GEN_13 = mux(eq(UInt<1>("h0"), tos_index), _stack_tos_index_0, stack_0) @[src/main/scala/riscv/core/ReturnAddressStack.scala 64:18 84:{22,22}]
    node _GEN_14 = mux(eq(UInt<1>("h1"), tos_index), _stack_tos_index_0, stack_1) @[src/main/scala/riscv/core/ReturnAddressStack.scala 64:18 84:{22,22}]
    node _GEN_15 = mux(eq(UInt<2>("h2"), tos_index), _stack_tos_index_0, stack_2) @[src/main/scala/riscv/core/ReturnAddressStack.scala 64:18 84:{22,22}]
    node _GEN_16 = mux(eq(UInt<2>("h3"), tos_index), _stack_tos_index_0, stack_3) @[src/main/scala/riscv/core/ReturnAddressStack.scala 64:18 84:{22,22}]
    node _T_4 = lt(sp, UInt<3>("h4")) @[src/main/scala/riscv/core/ReturnAddressStack.scala 87:13]
    node _T_5 = bits(sp, 1, 0) @[src/main/scala/riscv/core/ReturnAddressStack.scala 88:15]
    node _stack_T_5 = io_push_addr @[src/main/scala/riscv/core/ReturnAddressStack.scala 88:{41,41}]
    node _GEN_17 = mux(eq(UInt<1>("h0"), _T_5), _stack_T_5, stack_0) @[src/main/scala/riscv/core/ReturnAddressStack.scala 64:18 88:{41,41}]
    node _GEN_18 = mux(eq(UInt<1>("h1"), _T_5), _stack_T_5, stack_1) @[src/main/scala/riscv/core/ReturnAddressStack.scala 64:18 88:{41,41}]
    node _GEN_19 = mux(eq(UInt<2>("h2"), _T_5), _stack_T_5, stack_2) @[src/main/scala/riscv/core/ReturnAddressStack.scala 64:18 88:{41,41}]
    node _GEN_20 = mux(eq(UInt<2>("h3"), _T_5), _stack_T_5, stack_3) @[src/main/scala/riscv/core/ReturnAddressStack.scala 64:18 88:{41,41}]
    node _sp_T_2 = add(sp, UInt<1>("h1")) @[src/main/scala/riscv/core/ReturnAddressStack.scala 89:47]
    node _sp_T_3 = tail(_sp_T_2, 1) @[src/main/scala/riscv/core/ReturnAddressStack.scala 89:47]
    node _GEN_21 = mux(_T_4, _GEN_17, stack_1) @[src/main/scala/riscv/core/ReturnAddressStack.scala 87:24 93:18]
    node _GEN_22 = mux(_T_4, _GEN_18, stack_2) @[src/main/scala/riscv/core/ReturnAddressStack.scala 87:24 93:18]
    node _GEN_23 = mux(_T_4, _GEN_19, stack_3) @[src/main/scala/riscv/core/ReturnAddressStack.scala 87:24 93:18]
    node _GEN_24 = mux(_T_4, _GEN_20, io_push_addr) @[src/main/scala/riscv/core/ReturnAddressStack.scala 87:24 95:24]
    node _GEN_25 = mux(_T_4, _sp_T_3, sp) @[src/main/scala/riscv/core/ReturnAddressStack.scala 65:22 87:24 89:41]
    node _T_6 = gt(sp, UInt<1>("h0")) @[src/main/scala/riscv/core/ReturnAddressStack.scala 100:13]
    node _sp_T_4 = sub(sp, UInt<1>("h1")) @[src/main/scala/riscv/core/ReturnAddressStack.scala 101:16]
    node _sp_T_5 = tail(_sp_T_4, 1) @[src/main/scala/riscv/core/ReturnAddressStack.scala 101:16]
    node _GEN_26 = mux(_T_6, _sp_T_5, sp) @[src/main/scala/riscv/core/ReturnAddressStack.scala 100:20 101:10 65:22]
    node _GEN_27 = mux(io_pop, _GEN_26, sp) @[src/main/scala/riscv/core/ReturnAddressStack.scala 65:22 98:22]
    node _GEN_28 = mux(io_push, _GEN_21, stack_0) @[src/main/scala/riscv/core/ReturnAddressStack.scala 64:18 85:23]
    node _GEN_29 = mux(io_push, _GEN_22, stack_1) @[src/main/scala/riscv/core/ReturnAddressStack.scala 64:18 85:23]
    node _GEN_30 = mux(io_push, _GEN_23, stack_2) @[src/main/scala/riscv/core/ReturnAddressStack.scala 64:18 85:23]
    node _GEN_31 = mux(io_push, _GEN_24, stack_3) @[src/main/scala/riscv/core/ReturnAddressStack.scala 64:18 85:23]
    node _GEN_32 = mux(io_push, _GEN_25, _GEN_27) @[src/main/scala/riscv/core/ReturnAddressStack.scala 85:23]
    node _GEN_33 = mux(_T_3, _GEN_13, _GEN_28) @[src/main/scala/riscv/core/ReturnAddressStack.scala 81:33]
    node _GEN_34 = mux(_T_3, _GEN_14, _GEN_29) @[src/main/scala/riscv/core/ReturnAddressStack.scala 81:33]
    node _GEN_35 = mux(_T_3, _GEN_15, _GEN_30) @[src/main/scala/riscv/core/ReturnAddressStack.scala 81:33]
    node _GEN_36 = mux(_T_3, _GEN_16, _GEN_31) @[src/main/scala/riscv/core/ReturnAddressStack.scala 81:33]
    node _GEN_37 = mux(_T_3, sp, _GEN_32) @[src/main/scala/riscv/core/ReturnAddressStack.scala 65:22 81:33]
    node _GEN_38 = mux(io_restore, _GEN_8, _GEN_33) @[src/main/scala/riscv/core/ReturnAddressStack.scala 75:20]
    node _GEN_39 = mux(io_restore, _GEN_9, _GEN_34) @[src/main/scala/riscv/core/ReturnAddressStack.scala 75:20]
    node _GEN_40 = mux(io_restore, _GEN_10, _GEN_35) @[src/main/scala/riscv/core/ReturnAddressStack.scala 75:20]
    node _GEN_41 = mux(io_restore, _GEN_11, _GEN_36) @[src/main/scala/riscv/core/ReturnAddressStack.scala 75:20]
    node _GEN_42 = mux(io_restore, _GEN_12, _GEN_37) @[src/main/scala/riscv/core/ReturnAddressStack.scala 75:20]
    io_predicted_addr <= _io_predicted_addr_T @[src/main/scala/riscv/core/ReturnAddressStack.scala 72:21]
    io_valid <= _io_valid_T @[src/main/scala/riscv/core/ReturnAddressStack.scala 71:21]
    stack_0 <= _GEN_38
    stack_1 <= _GEN_39
    stack_2 <= _GEN_40
    stack_3 <= _GEN_41
    sp <= mux(reset, UInt<3>("h0"), _GEN_42) @[src/main/scala/riscv/core/ReturnAddressStack.scala 65:{22,22}]

  module IndirectBTB :
    input clock : Clock
    input reset : UInt<1>
    input io_pc : UInt<32> @[src/main/scala/riscv/core/IndirectBTB.scala 59:14]
    output io_predicted_target : UInt<32> @[src/main/scala/riscv/core/IndirectBTB.scala 59:14]
    output io_hit : UInt<1> @[src/main/scala/riscv/core/IndirectBTB.scala 59:14]
    input io_update_valid : UInt<1> @[src/main/scala/riscv/core/IndirectBTB.scala 59:14]
    input io_update_pc : UInt<32> @[src/main/scala/riscv/core/IndirectBTB.scala 59:14]
    input io_update_rs1_hash : UInt<8> @[src/main/scala/riscv/core/IndirectBTB.scala 59:14]
    input io_update_target : UInt<32> @[src/main/scala/riscv/core/IndirectBTB.scala 59:14]

    reg valid_0 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), valid_0) @[src/main/scala/riscv/core/IndirectBTB.scala 77:26]
    reg valid_1 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), valid_1) @[src/main/scala/riscv/core/IndirectBTB.scala 77:26]
    reg valid_2 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), valid_2) @[src/main/scala/riscv/core/IndirectBTB.scala 77:26]
    reg valid_3 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), valid_3) @[src/main/scala/riscv/core/IndirectBTB.scala 77:26]
    reg valid_4 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), valid_4) @[src/main/scala/riscv/core/IndirectBTB.scala 77:26]
    reg valid_5 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), valid_5) @[src/main/scala/riscv/core/IndirectBTB.scala 77:26]
    reg valid_6 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), valid_6) @[src/main/scala/riscv/core/IndirectBTB.scala 77:26]
    reg valid_7 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), valid_7) @[src/main/scala/riscv/core/IndirectBTB.scala 77:26]
    reg pc_tags_0 : UInt<30>, clock with :
      reset => (UInt<1>("h0"), pc_tags_0) @[src/main/scala/riscv/core/IndirectBTB.scala 78:22]
    reg pc_tags_1 : UInt<30>, clock with :
      reset => (UInt<1>("h0"), pc_tags_1) @[src/main/scala/riscv/core/IndirectBTB.scala 78:22]
    reg pc_tags_2 : UInt<30>, clock with :
      reset => (UInt<1>("h0"), pc_tags_2) @[src/main/scala/riscv/core/IndirectBTB.scala 78:22]
    reg pc_tags_3 : UInt<30>, clock with :
      reset => (UInt<1>("h0"), pc_tags_3) @[src/main/scala/riscv/core/IndirectBTB.scala 78:22]
    reg pc_tags_4 : UInt<30>, clock with :
      reset => (UInt<1>("h0"), pc_tags_4) @[src/main/scala/riscv/core/IndirectBTB.scala 78:22]
    reg pc_tags_5 : UInt<30>, clock with :
      reset => (UInt<1>("h0"), pc_tags_5) @[src/main/scala/riscv/core/IndirectBTB.scala 78:22]
    reg pc_tags_6 : UInt<30>, clock with :
      reset => (UInt<1>("h0"), pc_tags_6) @[src/main/scala/riscv/core/IndirectBTB.scala 78:22]
    reg pc_tags_7 : UInt<30>, clock with :
      reset => (UInt<1>("h0"), pc_tags_7) @[src/main/scala/riscv/core/IndirectBTB.scala 78:22]
    reg rs1_hashs_0 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), rs1_hashs_0) @[src/main/scala/riscv/core/IndirectBTB.scala 79:22]
    reg rs1_hashs_1 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), rs1_hashs_1) @[src/main/scala/riscv/core/IndirectBTB.scala 79:22]
    reg rs1_hashs_2 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), rs1_hashs_2) @[src/main/scala/riscv/core/IndirectBTB.scala 79:22]
    reg rs1_hashs_3 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), rs1_hashs_3) @[src/main/scala/riscv/core/IndirectBTB.scala 79:22]
    reg rs1_hashs_4 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), rs1_hashs_4) @[src/main/scala/riscv/core/IndirectBTB.scala 79:22]
    reg rs1_hashs_5 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), rs1_hashs_5) @[src/main/scala/riscv/core/IndirectBTB.scala 79:22]
    reg rs1_hashs_6 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), rs1_hashs_6) @[src/main/scala/riscv/core/IndirectBTB.scala 79:22]
    reg rs1_hashs_7 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), rs1_hashs_7) @[src/main/scala/riscv/core/IndirectBTB.scala 79:22]
    reg targets_0 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), targets_0) @[src/main/scala/riscv/core/IndirectBTB.scala 80:22]
    reg targets_1 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), targets_1) @[src/main/scala/riscv/core/IndirectBTB.scala 80:22]
    reg targets_2 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), targets_2) @[src/main/scala/riscv/core/IndirectBTB.scala 80:22]
    reg targets_3 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), targets_3) @[src/main/scala/riscv/core/IndirectBTB.scala 80:22]
    reg targets_4 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), targets_4) @[src/main/scala/riscv/core/IndirectBTB.scala 80:22]
    reg targets_5 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), targets_5) @[src/main/scala/riscv/core/IndirectBTB.scala 80:22]
    reg targets_6 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), targets_6) @[src/main/scala/riscv/core/IndirectBTB.scala 80:22]
    reg targets_7 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), targets_7) @[src/main/scala/riscv/core/IndirectBTB.scala 80:22]
    reg ages_0 : UInt<3>, clock with :
      reset => (UInt<1>("h0"), ages_0) @[src/main/scala/riscv/core/IndirectBTB.scala 81:26]
    reg ages_1 : UInt<3>, clock with :
      reset => (UInt<1>("h0"), ages_1) @[src/main/scala/riscv/core/IndirectBTB.scala 81:26]
    reg ages_2 : UInt<3>, clock with :
      reset => (UInt<1>("h0"), ages_2) @[src/main/scala/riscv/core/IndirectBTB.scala 81:26]
    reg ages_3 : UInt<3>, clock with :
      reset => (UInt<1>("h0"), ages_3) @[src/main/scala/riscv/core/IndirectBTB.scala 81:26]
    reg ages_4 : UInt<3>, clock with :
      reset => (UInt<1>("h0"), ages_4) @[src/main/scala/riscv/core/IndirectBTB.scala 81:26]
    reg ages_5 : UInt<3>, clock with :
      reset => (UInt<1>("h0"), ages_5) @[src/main/scala/riscv/core/IndirectBTB.scala 81:26]
    reg ages_6 : UInt<3>, clock with :
      reset => (UInt<1>("h0"), ages_6) @[src/main/scala/riscv/core/IndirectBTB.scala 81:26]
    reg ages_7 : UInt<3>, clock with :
      reset => (UInt<1>("h0"), ages_7) @[src/main/scala/riscv/core/IndirectBTB.scala 81:26]
    node pred_pc_tag = bits(io_pc, 31, 2) @[src/main/scala/riscv/core/IndirectBTB.scala 84:36]
    node _pc_hit_vec_T = eq(pc_tags_0, pred_pc_tag) @[src/main/scala/riscv/core/IndirectBTB.scala 93:29]
    node _pc_hit_vec_T_1 = and(valid_0, _pc_hit_vec_T) @[src/main/scala/riscv/core/IndirectBTB.scala 93:14]
    node _pc_hit_vec_T_2 = eq(pc_tags_1, pred_pc_tag) @[src/main/scala/riscv/core/IndirectBTB.scala 93:29]
    node _pc_hit_vec_T_3 = and(valid_1, _pc_hit_vec_T_2) @[src/main/scala/riscv/core/IndirectBTB.scala 93:14]
    node _pc_hit_vec_T_4 = eq(pc_tags_2, pred_pc_tag) @[src/main/scala/riscv/core/IndirectBTB.scala 93:29]
    node _pc_hit_vec_T_5 = and(valid_2, _pc_hit_vec_T_4) @[src/main/scala/riscv/core/IndirectBTB.scala 93:14]
    node _pc_hit_vec_T_6 = eq(pc_tags_3, pred_pc_tag) @[src/main/scala/riscv/core/IndirectBTB.scala 93:29]
    node _pc_hit_vec_T_7 = and(valid_3, _pc_hit_vec_T_6) @[src/main/scala/riscv/core/IndirectBTB.scala 93:14]
    node _pc_hit_vec_T_8 = eq(pc_tags_4, pred_pc_tag) @[src/main/scala/riscv/core/IndirectBTB.scala 93:29]
    node _pc_hit_vec_T_9 = and(valid_4, _pc_hit_vec_T_8) @[src/main/scala/riscv/core/IndirectBTB.scala 93:14]
    node _pc_hit_vec_T_10 = eq(pc_tags_5, pred_pc_tag) @[src/main/scala/riscv/core/IndirectBTB.scala 93:29]
    node _pc_hit_vec_T_11 = and(valid_5, _pc_hit_vec_T_10) @[src/main/scala/riscv/core/IndirectBTB.scala 93:14]
    node _pc_hit_vec_T_12 = eq(pc_tags_6, pred_pc_tag) @[src/main/scala/riscv/core/IndirectBTB.scala 93:29]
    node _pc_hit_vec_T_13 = and(valid_6, _pc_hit_vec_T_12) @[src/main/scala/riscv/core/IndirectBTB.scala 93:14]
    node _pc_hit_vec_T_14 = eq(pc_tags_7, pred_pc_tag) @[src/main/scala/riscv/core/IndirectBTB.scala 93:29]
    node _pc_hit_vec_T_15 = and(valid_7, _pc_hit_vec_T_14) @[src/main/scala/riscv/core/IndirectBTB.scala 93:14]
    node pc_hit_vec_1 = _pc_hit_vec_T_3 @[src/main/scala/riscv/core/IndirectBTB.scala 92:{27,27}]
    node pc_hit_vec_0 = _pc_hit_vec_T_1 @[src/main/scala/riscv/core/IndirectBTB.scala 92:{27,27}]
    node hit_any_lo_lo = cat(pc_hit_vec_1, pc_hit_vec_0) @[src/main/scala/riscv/core/IndirectBTB.scala 95:28]
    node pc_hit_vec_3 = _pc_hit_vec_T_7 @[src/main/scala/riscv/core/IndirectBTB.scala 92:{27,27}]
    node pc_hit_vec_2 = _pc_hit_vec_T_5 @[src/main/scala/riscv/core/IndirectBTB.scala 92:{27,27}]
    node hit_any_lo_hi = cat(pc_hit_vec_3, pc_hit_vec_2) @[src/main/scala/riscv/core/IndirectBTB.scala 95:28]
    node hit_any_lo = cat(hit_any_lo_hi, hit_any_lo_lo) @[src/main/scala/riscv/core/IndirectBTB.scala 95:28]
    node pc_hit_vec_5 = _pc_hit_vec_T_11 @[src/main/scala/riscv/core/IndirectBTB.scala 92:{27,27}]
    node pc_hit_vec_4 = _pc_hit_vec_T_9 @[src/main/scala/riscv/core/IndirectBTB.scala 92:{27,27}]
    node hit_any_hi_lo = cat(pc_hit_vec_5, pc_hit_vec_4) @[src/main/scala/riscv/core/IndirectBTB.scala 95:28]
    node pc_hit_vec_7 = _pc_hit_vec_T_15 @[src/main/scala/riscv/core/IndirectBTB.scala 92:{27,27}]
    node pc_hit_vec_6 = _pc_hit_vec_T_13 @[src/main/scala/riscv/core/IndirectBTB.scala 92:{27,27}]
    node hit_any_hi_hi = cat(pc_hit_vec_7, pc_hit_vec_6) @[src/main/scala/riscv/core/IndirectBTB.scala 95:28]
    node hit_any_hi = cat(hit_any_hi_hi, hit_any_hi_lo) @[src/main/scala/riscv/core/IndirectBTB.scala 95:28]
    node _hit_any_T = cat(hit_any_hi, hit_any_lo) @[src/main/scala/riscv/core/IndirectBTB.scala 95:28]
    node hit_any = orr(_hit_any_T) @[src/main/scala/riscv/core/IndirectBTB.scala 95:35]
    node _hit_ages_T = mux(pc_hit_vec_0, ages_0, UInt<3>("h7")) @[src/main/scala/riscv/core/IndirectBTB.scala 100:8]
    node _hit_ages_T_1 = mux(pc_hit_vec_1, ages_1, UInt<3>("h7")) @[src/main/scala/riscv/core/IndirectBTB.scala 100:8]
    node _hit_ages_T_2 = mux(pc_hit_vec_2, ages_2, UInt<3>("h7")) @[src/main/scala/riscv/core/IndirectBTB.scala 100:8]
    node _hit_ages_T_3 = mux(pc_hit_vec_3, ages_3, UInt<3>("h7")) @[src/main/scala/riscv/core/IndirectBTB.scala 100:8]
    node _hit_ages_T_4 = mux(pc_hit_vec_4, ages_4, UInt<3>("h7")) @[src/main/scala/riscv/core/IndirectBTB.scala 100:8]
    node _hit_ages_T_5 = mux(pc_hit_vec_5, ages_5, UInt<3>("h7")) @[src/main/scala/riscv/core/IndirectBTB.scala 100:8]
    node _hit_ages_T_6 = mux(pc_hit_vec_6, ages_6, UInt<3>("h7")) @[src/main/scala/riscv/core/IndirectBTB.scala 100:8]
    node _hit_ages_T_7 = mux(pc_hit_vec_7, ages_7, UInt<3>("h7")) @[src/main/scala/riscv/core/IndirectBTB.scala 100:8]
    node hit_ages_0 = _hit_ages_T @[src/main/scala/riscv/core/IndirectBTB.scala 99:{25,25}]
    node hit_ages_1 = _hit_ages_T_1 @[src/main/scala/riscv/core/IndirectBTB.scala 99:{25,25}]
    node _min_age_T = lt(hit_ages_0, hit_ages_1) @[src/main/scala/riscv/core/IndirectBTB.scala 102:51]
    node _min_age_T_1 = mux(_min_age_T, hit_ages_0, hit_ages_1) @[src/main/scala/riscv/core/IndirectBTB.scala 102:48]
    node hit_ages_2 = _hit_ages_T_2 @[src/main/scala/riscv/core/IndirectBTB.scala 99:{25,25}]
    node _min_age_T_2 = lt(_min_age_T_1, hit_ages_2) @[src/main/scala/riscv/core/IndirectBTB.scala 102:51]
    node _min_age_T_3 = mux(_min_age_T_2, _min_age_T_1, hit_ages_2) @[src/main/scala/riscv/core/IndirectBTB.scala 102:48]
    node hit_ages_3 = _hit_ages_T_3 @[src/main/scala/riscv/core/IndirectBTB.scala 99:{25,25}]
    node _min_age_T_4 = lt(_min_age_T_3, hit_ages_3) @[src/main/scala/riscv/core/IndirectBTB.scala 102:51]
    node _min_age_T_5 = mux(_min_age_T_4, _min_age_T_3, hit_ages_3) @[src/main/scala/riscv/core/IndirectBTB.scala 102:48]
    node hit_ages_4 = _hit_ages_T_4 @[src/main/scala/riscv/core/IndirectBTB.scala 99:{25,25}]
    node _min_age_T_6 = lt(_min_age_T_5, hit_ages_4) @[src/main/scala/riscv/core/IndirectBTB.scala 102:51]
    node _min_age_T_7 = mux(_min_age_T_6, _min_age_T_5, hit_ages_4) @[src/main/scala/riscv/core/IndirectBTB.scala 102:48]
    node hit_ages_5 = _hit_ages_T_5 @[src/main/scala/riscv/core/IndirectBTB.scala 99:{25,25}]
    node _min_age_T_8 = lt(_min_age_T_7, hit_ages_5) @[src/main/scala/riscv/core/IndirectBTB.scala 102:51]
    node _min_age_T_9 = mux(_min_age_T_8, _min_age_T_7, hit_ages_5) @[src/main/scala/riscv/core/IndirectBTB.scala 102:48]
    node hit_ages_6 = _hit_ages_T_6 @[src/main/scala/riscv/core/IndirectBTB.scala 99:{25,25}]
    node _min_age_T_10 = lt(_min_age_T_9, hit_ages_6) @[src/main/scala/riscv/core/IndirectBTB.scala 102:51]
    node _min_age_T_11 = mux(_min_age_T_10, _min_age_T_9, hit_ages_6) @[src/main/scala/riscv/core/IndirectBTB.scala 102:48]
    node hit_ages_7 = _hit_ages_T_7 @[src/main/scala/riscv/core/IndirectBTB.scala 99:{25,25}]
    node _min_age_T_12 = lt(_min_age_T_11, hit_ages_7) @[src/main/scala/riscv/core/IndirectBTB.scala 102:51]
    node min_age = mux(_min_age_T_12, _min_age_T_11, hit_ages_7) @[src/main/scala/riscv/core/IndirectBTB.scala 102:48]
    node _mru_vec_T = eq(ages_0, min_age) @[src/main/scala/riscv/core/IndirectBTB.scala 103:80]
    node _mru_vec_T_1 = and(pc_hit_vec_0, _mru_vec_T) @[src/main/scala/riscv/core/IndirectBTB.scala 103:68]
    node _mru_vec_T_2 = eq(ages_1, min_age) @[src/main/scala/riscv/core/IndirectBTB.scala 103:80]
    node _mru_vec_T_3 = and(pc_hit_vec_1, _mru_vec_T_2) @[src/main/scala/riscv/core/IndirectBTB.scala 103:68]
    node _mru_vec_T_4 = eq(ages_2, min_age) @[src/main/scala/riscv/core/IndirectBTB.scala 103:80]
    node _mru_vec_T_5 = and(pc_hit_vec_2, _mru_vec_T_4) @[src/main/scala/riscv/core/IndirectBTB.scala 103:68]
    node _mru_vec_T_6 = eq(ages_3, min_age) @[src/main/scala/riscv/core/IndirectBTB.scala 103:80]
    node _mru_vec_T_7 = and(pc_hit_vec_3, _mru_vec_T_6) @[src/main/scala/riscv/core/IndirectBTB.scala 103:68]
    node _mru_vec_T_8 = eq(ages_4, min_age) @[src/main/scala/riscv/core/IndirectBTB.scala 103:80]
    node _mru_vec_T_9 = and(pc_hit_vec_4, _mru_vec_T_8) @[src/main/scala/riscv/core/IndirectBTB.scala 103:68]
    node _mru_vec_T_10 = eq(ages_5, min_age) @[src/main/scala/riscv/core/IndirectBTB.scala 103:80]
    node _mru_vec_T_11 = and(pc_hit_vec_5, _mru_vec_T_10) @[src/main/scala/riscv/core/IndirectBTB.scala 103:68]
    node _mru_vec_T_12 = eq(ages_6, min_age) @[src/main/scala/riscv/core/IndirectBTB.scala 103:80]
    node _mru_vec_T_13 = and(pc_hit_vec_6, _mru_vec_T_12) @[src/main/scala/riscv/core/IndirectBTB.scala 103:68]
    node _mru_vec_T_14 = eq(ages_7, min_age) @[src/main/scala/riscv/core/IndirectBTB.scala 103:80]
    node _mru_vec_T_15 = and(pc_hit_vec_7, _mru_vec_T_14) @[src/main/scala/riscv/core/IndirectBTB.scala 103:68]
    node mru_vec_1 = _mru_vec_T_3 @[src/main/scala/riscv/core/IndirectBTB.scala 103:{26,26}]
    node mru_vec_0 = _mru_vec_T_1 @[src/main/scala/riscv/core/IndirectBTB.scala 103:{26,26}]
    node hit_index_lo_lo = cat(mru_vec_1, mru_vec_0) @[src/main/scala/riscv/core/IndirectBTB.scala 104:43]
    node mru_vec_3 = _mru_vec_T_7 @[src/main/scala/riscv/core/IndirectBTB.scala 103:{26,26}]
    node mru_vec_2 = _mru_vec_T_5 @[src/main/scala/riscv/core/IndirectBTB.scala 103:{26,26}]
    node hit_index_lo_hi = cat(mru_vec_3, mru_vec_2) @[src/main/scala/riscv/core/IndirectBTB.scala 104:43]
    node hit_index_lo = cat(hit_index_lo_hi, hit_index_lo_lo) @[src/main/scala/riscv/core/IndirectBTB.scala 104:43]
    node mru_vec_5 = _mru_vec_T_11 @[src/main/scala/riscv/core/IndirectBTB.scala 103:{26,26}]
    node mru_vec_4 = _mru_vec_T_9 @[src/main/scala/riscv/core/IndirectBTB.scala 103:{26,26}]
    node hit_index_hi_lo = cat(mru_vec_5, mru_vec_4) @[src/main/scala/riscv/core/IndirectBTB.scala 104:43]
    node mru_vec_7 = _mru_vec_T_15 @[src/main/scala/riscv/core/IndirectBTB.scala 103:{26,26}]
    node mru_vec_6 = _mru_vec_T_13 @[src/main/scala/riscv/core/IndirectBTB.scala 103:{26,26}]
    node hit_index_hi_hi = cat(mru_vec_7, mru_vec_6) @[src/main/scala/riscv/core/IndirectBTB.scala 104:43]
    node hit_index_hi = cat(hit_index_hi_hi, hit_index_hi_lo) @[src/main/scala/riscv/core/IndirectBTB.scala 104:43]
    node _hit_index_T = cat(hit_index_hi, hit_index_lo) @[src/main/scala/riscv/core/IndirectBTB.scala 104:43]
    node _hit_index_T_1 = bits(_hit_index_T, 0, 0) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _hit_index_T_2 = bits(_hit_index_T, 1, 1) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _hit_index_T_3 = bits(_hit_index_T, 2, 2) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _hit_index_T_4 = bits(_hit_index_T, 3, 3) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _hit_index_T_5 = bits(_hit_index_T, 4, 4) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _hit_index_T_6 = bits(_hit_index_T, 5, 5) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _hit_index_T_7 = bits(_hit_index_T, 6, 6) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _hit_index_T_8 = bits(_hit_index_T, 7, 7) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _hit_index_T_9 = mux(_hit_index_T_7, UInt<3>("h6"), UInt<3>("h7")) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _hit_index_T_10 = mux(_hit_index_T_6, UInt<3>("h5"), _hit_index_T_9) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _hit_index_T_11 = mux(_hit_index_T_5, UInt<3>("h4"), _hit_index_T_10) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _hit_index_T_12 = mux(_hit_index_T_4, UInt<2>("h3"), _hit_index_T_11) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _hit_index_T_13 = mux(_hit_index_T_3, UInt<2>("h2"), _hit_index_T_12) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _hit_index_T_14 = mux(_hit_index_T_2, UInt<1>("h1"), _hit_index_T_13) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node hit_index = mux(_hit_index_T_1, UInt<1>("h0"), _hit_index_T_14) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _GEN_0 = validif(eq(UInt<1>("h0"), hit_index), targets_0) @[src/main/scala/riscv/core/IndirectBTB.scala 107:{29,29}]
    node _GEN_1 = mux(eq(UInt<1>("h1"), hit_index), targets_1, _GEN_0) @[src/main/scala/riscv/core/IndirectBTB.scala 107:{29,29}]
    node _GEN_2 = mux(eq(UInt<2>("h2"), hit_index), targets_2, _GEN_1) @[src/main/scala/riscv/core/IndirectBTB.scala 107:{29,29}]
    node _GEN_3 = mux(eq(UInt<2>("h3"), hit_index), targets_3, _GEN_2) @[src/main/scala/riscv/core/IndirectBTB.scala 107:{29,29}]
    node _GEN_4 = mux(eq(UInt<3>("h4"), hit_index), targets_4, _GEN_3) @[src/main/scala/riscv/core/IndirectBTB.scala 107:{29,29}]
    node _GEN_5 = mux(eq(UInt<3>("h5"), hit_index), targets_5, _GEN_4) @[src/main/scala/riscv/core/IndirectBTB.scala 107:{29,29}]
    node _GEN_6 = mux(eq(UInt<3>("h6"), hit_index), targets_6, _GEN_5) @[src/main/scala/riscv/core/IndirectBTB.scala 107:{29,29}]
    node _GEN_7 = mux(eq(UInt<3>("h7"), hit_index), targets_7, _GEN_6) @[src/main/scala/riscv/core/IndirectBTB.scala 107:{29,29}]
    node _targets_hit_index = _GEN_7 @[src/main/scala/riscv/core/IndirectBTB.scala 107:29]
    node _io_predicted_target_T = mux(hit_any, _targets_hit_index, UInt<1>("h0")) @[src/main/scala/riscv/core/IndirectBTB.scala 107:29]
    node _T = eq(io_update_valid, UInt<1>("h0")) @[src/main/scala/riscv/core/IndirectBTB.scala 111:19]
    node _T_1 = and(hit_any, _T) @[src/main/scala/riscv/core/IndirectBTB.scala 111:16]
    node _T_2 = lt(ages_0, UInt<3>("h7")) @[src/main/scala/riscv/core/IndirectBTB.scala 116:38]
    node _T_3 = and(valid_0, _T_2) @[src/main/scala/riscv/core/IndirectBTB.scala 116:27]
    node _ages_0_T = add(ages_0, UInt<1>("h1")) @[src/main/scala/riscv/core/IndirectBTB.scala 117:28]
    node _ages_0_T_1 = tail(_ages_0_T, 1) @[src/main/scala/riscv/core/IndirectBTB.scala 117:28]
    node _GEN_8 = mux(_T_3, _ages_0_T_1, ages_0) @[src/main/scala/riscv/core/IndirectBTB.scala 116:57 117:17 81:26]
    node _GEN_9 = mux(mru_vec_0, UInt<1>("h0"), _GEN_8) @[src/main/scala/riscv/core/IndirectBTB.scala 114:24 115:17]
    node _T_4 = lt(ages_1, UInt<3>("h7")) @[src/main/scala/riscv/core/IndirectBTB.scala 116:38]
    node _T_5 = and(valid_1, _T_4) @[src/main/scala/riscv/core/IndirectBTB.scala 116:27]
    node _ages_1_T = add(ages_1, UInt<1>("h1")) @[src/main/scala/riscv/core/IndirectBTB.scala 117:28]
    node _ages_1_T_1 = tail(_ages_1_T, 1) @[src/main/scala/riscv/core/IndirectBTB.scala 117:28]
    node _GEN_10 = mux(_T_5, _ages_1_T_1, ages_1) @[src/main/scala/riscv/core/IndirectBTB.scala 116:57 117:17 81:26]
    node _GEN_11 = mux(mru_vec_1, UInt<1>("h0"), _GEN_10) @[src/main/scala/riscv/core/IndirectBTB.scala 114:24 115:17]
    node _T_6 = lt(ages_2, UInt<3>("h7")) @[src/main/scala/riscv/core/IndirectBTB.scala 116:38]
    node _T_7 = and(valid_2, _T_6) @[src/main/scala/riscv/core/IndirectBTB.scala 116:27]
    node _ages_2_T = add(ages_2, UInt<1>("h1")) @[src/main/scala/riscv/core/IndirectBTB.scala 117:28]
    node _ages_2_T_1 = tail(_ages_2_T, 1) @[src/main/scala/riscv/core/IndirectBTB.scala 117:28]
    node _GEN_12 = mux(_T_7, _ages_2_T_1, ages_2) @[src/main/scala/riscv/core/IndirectBTB.scala 116:57 117:17 81:26]
    node _GEN_13 = mux(mru_vec_2, UInt<1>("h0"), _GEN_12) @[src/main/scala/riscv/core/IndirectBTB.scala 114:24 115:17]
    node _T_8 = lt(ages_3, UInt<3>("h7")) @[src/main/scala/riscv/core/IndirectBTB.scala 116:38]
    node _T_9 = and(valid_3, _T_8) @[src/main/scala/riscv/core/IndirectBTB.scala 116:27]
    node _ages_3_T = add(ages_3, UInt<1>("h1")) @[src/main/scala/riscv/core/IndirectBTB.scala 117:28]
    node _ages_3_T_1 = tail(_ages_3_T, 1) @[src/main/scala/riscv/core/IndirectBTB.scala 117:28]
    node _GEN_14 = mux(_T_9, _ages_3_T_1, ages_3) @[src/main/scala/riscv/core/IndirectBTB.scala 116:57 117:17 81:26]
    node _GEN_15 = mux(mru_vec_3, UInt<1>("h0"), _GEN_14) @[src/main/scala/riscv/core/IndirectBTB.scala 114:24 115:17]
    node _T_10 = lt(ages_4, UInt<3>("h7")) @[src/main/scala/riscv/core/IndirectBTB.scala 116:38]
    node _T_11 = and(valid_4, _T_10) @[src/main/scala/riscv/core/IndirectBTB.scala 116:27]
    node _ages_4_T = add(ages_4, UInt<1>("h1")) @[src/main/scala/riscv/core/IndirectBTB.scala 117:28]
    node _ages_4_T_1 = tail(_ages_4_T, 1) @[src/main/scala/riscv/core/IndirectBTB.scala 117:28]
    node _GEN_16 = mux(_T_11, _ages_4_T_1, ages_4) @[src/main/scala/riscv/core/IndirectBTB.scala 116:57 117:17 81:26]
    node _GEN_17 = mux(mru_vec_4, UInt<1>("h0"), _GEN_16) @[src/main/scala/riscv/core/IndirectBTB.scala 114:24 115:17]
    node _T_12 = lt(ages_5, UInt<3>("h7")) @[src/main/scala/riscv/core/IndirectBTB.scala 116:38]
    node _T_13 = and(valid_5, _T_12) @[src/main/scala/riscv/core/IndirectBTB.scala 116:27]
    node _ages_5_T = add(ages_5, UInt<1>("h1")) @[src/main/scala/riscv/core/IndirectBTB.scala 117:28]
    node _ages_5_T_1 = tail(_ages_5_T, 1) @[src/main/scala/riscv/core/IndirectBTB.scala 117:28]
    node _GEN_18 = mux(_T_13, _ages_5_T_1, ages_5) @[src/main/scala/riscv/core/IndirectBTB.scala 116:57 117:17 81:26]
    node _GEN_19 = mux(mru_vec_5, UInt<1>("h0"), _GEN_18) @[src/main/scala/riscv/core/IndirectBTB.scala 114:24 115:17]
    node _T_14 = lt(ages_6, UInt<3>("h7")) @[src/main/scala/riscv/core/IndirectBTB.scala 116:38]
    node _T_15 = and(valid_6, _T_14) @[src/main/scala/riscv/core/IndirectBTB.scala 116:27]
    node _ages_6_T = add(ages_6, UInt<1>("h1")) @[src/main/scala/riscv/core/IndirectBTB.scala 117:28]
    node _ages_6_T_1 = tail(_ages_6_T, 1) @[src/main/scala/riscv/core/IndirectBTB.scala 117:28]
    node _GEN_20 = mux(_T_15, _ages_6_T_1, ages_6) @[src/main/scala/riscv/core/IndirectBTB.scala 116:57 117:17 81:26]
    node _GEN_21 = mux(mru_vec_6, UInt<1>("h0"), _GEN_20) @[src/main/scala/riscv/core/IndirectBTB.scala 114:24 115:17]
    node _T_16 = lt(ages_7, UInt<3>("h7")) @[src/main/scala/riscv/core/IndirectBTB.scala 116:38]
    node _T_17 = and(valid_7, _T_16) @[src/main/scala/riscv/core/IndirectBTB.scala 116:27]
    node _ages_7_T = add(ages_7, UInt<1>("h1")) @[src/main/scala/riscv/core/IndirectBTB.scala 117:28]
    node _ages_7_T_1 = tail(_ages_7_T, 1) @[src/main/scala/riscv/core/IndirectBTB.scala 117:28]
    node _GEN_22 = mux(_T_17, _ages_7_T_1, ages_7) @[src/main/scala/riscv/core/IndirectBTB.scala 116:57 117:17 81:26]
    node _GEN_23 = mux(mru_vec_7, UInt<1>("h0"), _GEN_22) @[src/main/scala/riscv/core/IndirectBTB.scala 114:24 115:17]
    node _GEN_24 = mux(_T_1, _GEN_9, ages_0) @[src/main/scala/riscv/core/IndirectBTB.scala 111:37 81:26]
    node _GEN_25 = mux(_T_1, _GEN_11, ages_1) @[src/main/scala/riscv/core/IndirectBTB.scala 111:37 81:26]
    node _GEN_26 = mux(_T_1, _GEN_13, ages_2) @[src/main/scala/riscv/core/IndirectBTB.scala 111:37 81:26]
    node _GEN_27 = mux(_T_1, _GEN_15, ages_3) @[src/main/scala/riscv/core/IndirectBTB.scala 111:37 81:26]
    node _GEN_28 = mux(_T_1, _GEN_17, ages_4) @[src/main/scala/riscv/core/IndirectBTB.scala 111:37 81:26]
    node _GEN_29 = mux(_T_1, _GEN_19, ages_5) @[src/main/scala/riscv/core/IndirectBTB.scala 111:37 81:26]
    node _GEN_30 = mux(_T_1, _GEN_21, ages_6) @[src/main/scala/riscv/core/IndirectBTB.scala 111:37 81:26]
    node _GEN_31 = mux(_T_1, _GEN_23, ages_7) @[src/main/scala/riscv/core/IndirectBTB.scala 111:37 81:26]
    node upd_pc_tag = bits(io_update_pc, 31, 2) @[src/main/scala/riscv/core/IndirectBTB.scala 84:36]
    node _existing_vec_T = eq(pc_tags_0, upd_pc_tag) @[src/main/scala/riscv/core/IndirectBTB.scala 128:31]
    node _existing_vec_T_1 = and(valid_0, _existing_vec_T) @[src/main/scala/riscv/core/IndirectBTB.scala 128:16]
    node _existing_vec_T_2 = eq(rs1_hashs_0, io_update_rs1_hash) @[src/main/scala/riscv/core/IndirectBTB.scala 128:64]
    node _existing_vec_T_3 = and(_existing_vec_T_1, _existing_vec_T_2) @[src/main/scala/riscv/core/IndirectBTB.scala 128:47]
    node _existing_vec_T_4 = eq(pc_tags_1, upd_pc_tag) @[src/main/scala/riscv/core/IndirectBTB.scala 128:31]
    node _existing_vec_T_5 = and(valid_1, _existing_vec_T_4) @[src/main/scala/riscv/core/IndirectBTB.scala 128:16]
    node _existing_vec_T_6 = eq(rs1_hashs_1, io_update_rs1_hash) @[src/main/scala/riscv/core/IndirectBTB.scala 128:64]
    node _existing_vec_T_7 = and(_existing_vec_T_5, _existing_vec_T_6) @[src/main/scala/riscv/core/IndirectBTB.scala 128:47]
    node _existing_vec_T_8 = eq(pc_tags_2, upd_pc_tag) @[src/main/scala/riscv/core/IndirectBTB.scala 128:31]
    node _existing_vec_T_9 = and(valid_2, _existing_vec_T_8) @[src/main/scala/riscv/core/IndirectBTB.scala 128:16]
    node _existing_vec_T_10 = eq(rs1_hashs_2, io_update_rs1_hash) @[src/main/scala/riscv/core/IndirectBTB.scala 128:64]
    node _existing_vec_T_11 = and(_existing_vec_T_9, _existing_vec_T_10) @[src/main/scala/riscv/core/IndirectBTB.scala 128:47]
    node _existing_vec_T_12 = eq(pc_tags_3, upd_pc_tag) @[src/main/scala/riscv/core/IndirectBTB.scala 128:31]
    node _existing_vec_T_13 = and(valid_3, _existing_vec_T_12) @[src/main/scala/riscv/core/IndirectBTB.scala 128:16]
    node _existing_vec_T_14 = eq(rs1_hashs_3, io_update_rs1_hash) @[src/main/scala/riscv/core/IndirectBTB.scala 128:64]
    node _existing_vec_T_15 = and(_existing_vec_T_13, _existing_vec_T_14) @[src/main/scala/riscv/core/IndirectBTB.scala 128:47]
    node _existing_vec_T_16 = eq(pc_tags_4, upd_pc_tag) @[src/main/scala/riscv/core/IndirectBTB.scala 128:31]
    node _existing_vec_T_17 = and(valid_4, _existing_vec_T_16) @[src/main/scala/riscv/core/IndirectBTB.scala 128:16]
    node _existing_vec_T_18 = eq(rs1_hashs_4, io_update_rs1_hash) @[src/main/scala/riscv/core/IndirectBTB.scala 128:64]
    node _existing_vec_T_19 = and(_existing_vec_T_17, _existing_vec_T_18) @[src/main/scala/riscv/core/IndirectBTB.scala 128:47]
    node _existing_vec_T_20 = eq(pc_tags_5, upd_pc_tag) @[src/main/scala/riscv/core/IndirectBTB.scala 128:31]
    node _existing_vec_T_21 = and(valid_5, _existing_vec_T_20) @[src/main/scala/riscv/core/IndirectBTB.scala 128:16]
    node _existing_vec_T_22 = eq(rs1_hashs_5, io_update_rs1_hash) @[src/main/scala/riscv/core/IndirectBTB.scala 128:64]
    node _existing_vec_T_23 = and(_existing_vec_T_21, _existing_vec_T_22) @[src/main/scala/riscv/core/IndirectBTB.scala 128:47]
    node _existing_vec_T_24 = eq(pc_tags_6, upd_pc_tag) @[src/main/scala/riscv/core/IndirectBTB.scala 128:31]
    node _existing_vec_T_25 = and(valid_6, _existing_vec_T_24) @[src/main/scala/riscv/core/IndirectBTB.scala 128:16]
    node _existing_vec_T_26 = eq(rs1_hashs_6, io_update_rs1_hash) @[src/main/scala/riscv/core/IndirectBTB.scala 128:64]
    node _existing_vec_T_27 = and(_existing_vec_T_25, _existing_vec_T_26) @[src/main/scala/riscv/core/IndirectBTB.scala 128:47]
    node _existing_vec_T_28 = eq(pc_tags_7, upd_pc_tag) @[src/main/scala/riscv/core/IndirectBTB.scala 128:31]
    node _existing_vec_T_29 = and(valid_7, _existing_vec_T_28) @[src/main/scala/riscv/core/IndirectBTB.scala 128:16]
    node _existing_vec_T_30 = eq(rs1_hashs_7, io_update_rs1_hash) @[src/main/scala/riscv/core/IndirectBTB.scala 128:64]
    node _existing_vec_T_31 = and(_existing_vec_T_29, _existing_vec_T_30) @[src/main/scala/riscv/core/IndirectBTB.scala 128:47]
    node existing_vec_1 = _existing_vec_T_7 @[src/main/scala/riscv/core/IndirectBTB.scala 127:{31,31}]
    node existing_vec_0 = _existing_vec_T_3 @[src/main/scala/riscv/core/IndirectBTB.scala 127:{31,31}]
    node existing_any_lo_lo = cat(existing_vec_1, existing_vec_0) @[src/main/scala/riscv/core/IndirectBTB.scala 130:39]
    node existing_vec_3 = _existing_vec_T_15 @[src/main/scala/riscv/core/IndirectBTB.scala 127:{31,31}]
    node existing_vec_2 = _existing_vec_T_11 @[src/main/scala/riscv/core/IndirectBTB.scala 127:{31,31}]
    node existing_any_lo_hi = cat(existing_vec_3, existing_vec_2) @[src/main/scala/riscv/core/IndirectBTB.scala 130:39]
    node existing_any_lo = cat(existing_any_lo_hi, existing_any_lo_lo) @[src/main/scala/riscv/core/IndirectBTB.scala 130:39]
    node existing_vec_5 = _existing_vec_T_23 @[src/main/scala/riscv/core/IndirectBTB.scala 127:{31,31}]
    node existing_vec_4 = _existing_vec_T_19 @[src/main/scala/riscv/core/IndirectBTB.scala 127:{31,31}]
    node existing_any_hi_lo = cat(existing_vec_5, existing_vec_4) @[src/main/scala/riscv/core/IndirectBTB.scala 130:39]
    node existing_vec_7 = _existing_vec_T_31 @[src/main/scala/riscv/core/IndirectBTB.scala 127:{31,31}]
    node existing_vec_6 = _existing_vec_T_27 @[src/main/scala/riscv/core/IndirectBTB.scala 127:{31,31}]
    node existing_any_hi_hi = cat(existing_vec_7, existing_vec_6) @[src/main/scala/riscv/core/IndirectBTB.scala 130:39]
    node existing_any_hi = cat(existing_any_hi_hi, existing_any_hi_lo) @[src/main/scala/riscv/core/IndirectBTB.scala 130:39]
    node _existing_any_T = cat(existing_any_hi, existing_any_lo) @[src/main/scala/riscv/core/IndirectBTB.scala 130:39]
    node existing_any = orr(_existing_any_T) @[src/main/scala/riscv/core/IndirectBTB.scala 130:46]
    node existing_index_lo_lo = cat(existing_vec_1, existing_vec_0) @[src/main/scala/riscv/core/IndirectBTB.scala 131:55]
    node existing_index_lo_hi = cat(existing_vec_3, existing_vec_2) @[src/main/scala/riscv/core/IndirectBTB.scala 131:55]
    node existing_index_lo = cat(existing_index_lo_hi, existing_index_lo_lo) @[src/main/scala/riscv/core/IndirectBTB.scala 131:55]
    node existing_index_hi_lo = cat(existing_vec_5, existing_vec_4) @[src/main/scala/riscv/core/IndirectBTB.scala 131:55]
    node existing_index_hi_hi = cat(existing_vec_7, existing_vec_6) @[src/main/scala/riscv/core/IndirectBTB.scala 131:55]
    node existing_index_hi = cat(existing_index_hi_hi, existing_index_hi_lo) @[src/main/scala/riscv/core/IndirectBTB.scala 131:55]
    node _existing_index_T = cat(existing_index_hi, existing_index_lo) @[src/main/scala/riscv/core/IndirectBTB.scala 131:55]
    node _existing_index_T_1 = bits(_existing_index_T, 0, 0) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _existing_index_T_2 = bits(_existing_index_T, 1, 1) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _existing_index_T_3 = bits(_existing_index_T, 2, 2) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _existing_index_T_4 = bits(_existing_index_T, 3, 3) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _existing_index_T_5 = bits(_existing_index_T, 4, 4) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _existing_index_T_6 = bits(_existing_index_T, 5, 5) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _existing_index_T_7 = bits(_existing_index_T, 6, 6) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _existing_index_T_8 = bits(_existing_index_T, 7, 7) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _existing_index_T_9 = mux(_existing_index_T_7, UInt<3>("h6"), UInt<3>("h7")) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _existing_index_T_10 = mux(_existing_index_T_6, UInt<3>("h5"), _existing_index_T_9) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _existing_index_T_11 = mux(_existing_index_T_5, UInt<3>("h4"), _existing_index_T_10) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _existing_index_T_12 = mux(_existing_index_T_4, UInt<2>("h3"), _existing_index_T_11) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _existing_index_T_13 = mux(_existing_index_T_3, UInt<2>("h2"), _existing_index_T_12) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _existing_index_T_14 = mux(_existing_index_T_2, UInt<1>("h1"), _existing_index_T_13) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node existing_index = mux(_existing_index_T_1, UInt<1>("h0"), _existing_index_T_14) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _invalid_vec_T = eq(valid_0, UInt<1>("h0")) @[src/main/scala/riscv/core/IndirectBTB.scala 134:60]
    node _invalid_vec_T_1 = eq(valid_1, UInt<1>("h0")) @[src/main/scala/riscv/core/IndirectBTB.scala 134:60]
    node _invalid_vec_T_2 = eq(valid_2, UInt<1>("h0")) @[src/main/scala/riscv/core/IndirectBTB.scala 134:60]
    node _invalid_vec_T_3 = eq(valid_3, UInt<1>("h0")) @[src/main/scala/riscv/core/IndirectBTB.scala 134:60]
    node _invalid_vec_T_4 = eq(valid_4, UInt<1>("h0")) @[src/main/scala/riscv/core/IndirectBTB.scala 134:60]
    node _invalid_vec_T_5 = eq(valid_5, UInt<1>("h0")) @[src/main/scala/riscv/core/IndirectBTB.scala 134:60]
    node _invalid_vec_T_6 = eq(valid_6, UInt<1>("h0")) @[src/main/scala/riscv/core/IndirectBTB.scala 134:60]
    node _invalid_vec_T_7 = eq(valid_7, UInt<1>("h0")) @[src/main/scala/riscv/core/IndirectBTB.scala 134:60]
    node invalid_vec_1 = _invalid_vec_T_1 @[src/main/scala/riscv/core/IndirectBTB.scala 134:{32,32}]
    node invalid_vec_0 = _invalid_vec_T @[src/main/scala/riscv/core/IndirectBTB.scala 134:{32,32}]
    node invalid_any_lo_lo = cat(invalid_vec_1, invalid_vec_0) @[src/main/scala/riscv/core/IndirectBTB.scala 135:37]
    node invalid_vec_3 = _invalid_vec_T_3 @[src/main/scala/riscv/core/IndirectBTB.scala 134:{32,32}]
    node invalid_vec_2 = _invalid_vec_T_2 @[src/main/scala/riscv/core/IndirectBTB.scala 134:{32,32}]
    node invalid_any_lo_hi = cat(invalid_vec_3, invalid_vec_2) @[src/main/scala/riscv/core/IndirectBTB.scala 135:37]
    node invalid_any_lo = cat(invalid_any_lo_hi, invalid_any_lo_lo) @[src/main/scala/riscv/core/IndirectBTB.scala 135:37]
    node invalid_vec_5 = _invalid_vec_T_5 @[src/main/scala/riscv/core/IndirectBTB.scala 134:{32,32}]
    node invalid_vec_4 = _invalid_vec_T_4 @[src/main/scala/riscv/core/IndirectBTB.scala 134:{32,32}]
    node invalid_any_hi_lo = cat(invalid_vec_5, invalid_vec_4) @[src/main/scala/riscv/core/IndirectBTB.scala 135:37]
    node invalid_vec_7 = _invalid_vec_T_7 @[src/main/scala/riscv/core/IndirectBTB.scala 134:{32,32}]
    node invalid_vec_6 = _invalid_vec_T_6 @[src/main/scala/riscv/core/IndirectBTB.scala 134:{32,32}]
    node invalid_any_hi_hi = cat(invalid_vec_7, invalid_vec_6) @[src/main/scala/riscv/core/IndirectBTB.scala 135:37]
    node invalid_any_hi = cat(invalid_any_hi_hi, invalid_any_hi_lo) @[src/main/scala/riscv/core/IndirectBTB.scala 135:37]
    node _invalid_any_T = cat(invalid_any_hi, invalid_any_lo) @[src/main/scala/riscv/core/IndirectBTB.scala 135:37]
    node invalid_any = orr(_invalid_any_T) @[src/main/scala/riscv/core/IndirectBTB.scala 135:44]
    node invalid_index_lo_lo = cat(invalid_vec_1, invalid_vec_0) @[src/main/scala/riscv/core/IndirectBTB.scala 136:53]
    node invalid_index_lo_hi = cat(invalid_vec_3, invalid_vec_2) @[src/main/scala/riscv/core/IndirectBTB.scala 136:53]
    node invalid_index_lo = cat(invalid_index_lo_hi, invalid_index_lo_lo) @[src/main/scala/riscv/core/IndirectBTB.scala 136:53]
    node invalid_index_hi_lo = cat(invalid_vec_5, invalid_vec_4) @[src/main/scala/riscv/core/IndirectBTB.scala 136:53]
    node invalid_index_hi_hi = cat(invalid_vec_7, invalid_vec_6) @[src/main/scala/riscv/core/IndirectBTB.scala 136:53]
    node invalid_index_hi = cat(invalid_index_hi_hi, invalid_index_hi_lo) @[src/main/scala/riscv/core/IndirectBTB.scala 136:53]
    node _invalid_index_T = cat(invalid_index_hi, invalid_index_lo) @[src/main/scala/riscv/core/IndirectBTB.scala 136:53]
    node _invalid_index_T_1 = bits(_invalid_index_T, 0, 0) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _invalid_index_T_2 = bits(_invalid_index_T, 1, 1) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _invalid_index_T_3 = bits(_invalid_index_T, 2, 2) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _invalid_index_T_4 = bits(_invalid_index_T, 3, 3) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _invalid_index_T_5 = bits(_invalid_index_T, 4, 4) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _invalid_index_T_6 = bits(_invalid_index_T, 5, 5) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _invalid_index_T_7 = bits(_invalid_index_T, 6, 6) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _invalid_index_T_8 = bits(_invalid_index_T, 7, 7) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _invalid_index_T_9 = mux(_invalid_index_T_7, UInt<3>("h6"), UInt<3>("h7")) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _invalid_index_T_10 = mux(_invalid_index_T_6, UInt<3>("h5"), _invalid_index_T_9) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _invalid_index_T_11 = mux(_invalid_index_T_5, UInt<3>("h4"), _invalid_index_T_10) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _invalid_index_T_12 = mux(_invalid_index_T_4, UInt<2>("h3"), _invalid_index_T_11) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _invalid_index_T_13 = mux(_invalid_index_T_3, UInt<2>("h2"), _invalid_index_T_12) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _invalid_index_T_14 = mux(_invalid_index_T_2, UInt<1>("h1"), _invalid_index_T_13) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node invalid_index = mux(_invalid_index_T_1, UInt<1>("h0"), _invalid_index_T_14) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _oldest_age_T = gt(ages_0, ages_1) @[src/main/scala/riscv/core/IndirectBTB.scala 139:52]
    node _oldest_age_T_1 = mux(_oldest_age_T, ages_0, ages_1) @[src/main/scala/riscv/core/IndirectBTB.scala 139:49]
    node _oldest_age_T_2 = gt(_oldest_age_T_1, ages_2) @[src/main/scala/riscv/core/IndirectBTB.scala 139:52]
    node _oldest_age_T_3 = mux(_oldest_age_T_2, _oldest_age_T_1, ages_2) @[src/main/scala/riscv/core/IndirectBTB.scala 139:49]
    node _oldest_age_T_4 = gt(_oldest_age_T_3, ages_3) @[src/main/scala/riscv/core/IndirectBTB.scala 139:52]
    node _oldest_age_T_5 = mux(_oldest_age_T_4, _oldest_age_T_3, ages_3) @[src/main/scala/riscv/core/IndirectBTB.scala 139:49]
    node _oldest_age_T_6 = gt(_oldest_age_T_5, ages_4) @[src/main/scala/riscv/core/IndirectBTB.scala 139:52]
    node _oldest_age_T_7 = mux(_oldest_age_T_6, _oldest_age_T_5, ages_4) @[src/main/scala/riscv/core/IndirectBTB.scala 139:49]
    node _oldest_age_T_8 = gt(_oldest_age_T_7, ages_5) @[src/main/scala/riscv/core/IndirectBTB.scala 139:52]
    node _oldest_age_T_9 = mux(_oldest_age_T_8, _oldest_age_T_7, ages_5) @[src/main/scala/riscv/core/IndirectBTB.scala 139:49]
    node _oldest_age_T_10 = gt(_oldest_age_T_9, ages_6) @[src/main/scala/riscv/core/IndirectBTB.scala 139:52]
    node _oldest_age_T_11 = mux(_oldest_age_T_10, _oldest_age_T_9, ages_6) @[src/main/scala/riscv/core/IndirectBTB.scala 139:49]
    node _oldest_age_T_12 = gt(_oldest_age_T_11, ages_7) @[src/main/scala/riscv/core/IndirectBTB.scala 139:52]
    node oldest_age = mux(_oldest_age_T_12, _oldest_age_T_11, ages_7) @[src/main/scala/riscv/core/IndirectBTB.scala 139:49]
    node _oldest_vec_T = eq(ages_0, oldest_age) @[src/main/scala/riscv/core/IndirectBTB.scala 140:80]
    node _oldest_vec_T_1 = and(valid_0, _oldest_vec_T) @[src/main/scala/riscv/core/IndirectBTB.scala 140:68]
    node _oldest_vec_T_2 = eq(ages_1, oldest_age) @[src/main/scala/riscv/core/IndirectBTB.scala 140:80]
    node _oldest_vec_T_3 = and(valid_1, _oldest_vec_T_2) @[src/main/scala/riscv/core/IndirectBTB.scala 140:68]
    node _oldest_vec_T_4 = eq(ages_2, oldest_age) @[src/main/scala/riscv/core/IndirectBTB.scala 140:80]
    node _oldest_vec_T_5 = and(valid_2, _oldest_vec_T_4) @[src/main/scala/riscv/core/IndirectBTB.scala 140:68]
    node _oldest_vec_T_6 = eq(ages_3, oldest_age) @[src/main/scala/riscv/core/IndirectBTB.scala 140:80]
    node _oldest_vec_T_7 = and(valid_3, _oldest_vec_T_6) @[src/main/scala/riscv/core/IndirectBTB.scala 140:68]
    node _oldest_vec_T_8 = eq(ages_4, oldest_age) @[src/main/scala/riscv/core/IndirectBTB.scala 140:80]
    node _oldest_vec_T_9 = and(valid_4, _oldest_vec_T_8) @[src/main/scala/riscv/core/IndirectBTB.scala 140:68]
    node _oldest_vec_T_10 = eq(ages_5, oldest_age) @[src/main/scala/riscv/core/IndirectBTB.scala 140:80]
    node _oldest_vec_T_11 = and(valid_5, _oldest_vec_T_10) @[src/main/scala/riscv/core/IndirectBTB.scala 140:68]
    node _oldest_vec_T_12 = eq(ages_6, oldest_age) @[src/main/scala/riscv/core/IndirectBTB.scala 140:80]
    node _oldest_vec_T_13 = and(valid_6, _oldest_vec_T_12) @[src/main/scala/riscv/core/IndirectBTB.scala 140:68]
    node _oldest_vec_T_14 = eq(ages_7, oldest_age) @[src/main/scala/riscv/core/IndirectBTB.scala 140:80]
    node _oldest_vec_T_15 = and(valid_7, _oldest_vec_T_14) @[src/main/scala/riscv/core/IndirectBTB.scala 140:68]
    node oldest_vec_1 = _oldest_vec_T_3 @[src/main/scala/riscv/core/IndirectBTB.scala 140:{31,31}]
    node oldest_vec_0 = _oldest_vec_T_1 @[src/main/scala/riscv/core/IndirectBTB.scala 140:{31,31}]
    node oldest_index_lo_lo = cat(oldest_vec_1, oldest_vec_0) @[src/main/scala/riscv/core/IndirectBTB.scala 141:51]
    node oldest_vec_3 = _oldest_vec_T_7 @[src/main/scala/riscv/core/IndirectBTB.scala 140:{31,31}]
    node oldest_vec_2 = _oldest_vec_T_5 @[src/main/scala/riscv/core/IndirectBTB.scala 140:{31,31}]
    node oldest_index_lo_hi = cat(oldest_vec_3, oldest_vec_2) @[src/main/scala/riscv/core/IndirectBTB.scala 141:51]
    node oldest_index_lo = cat(oldest_index_lo_hi, oldest_index_lo_lo) @[src/main/scala/riscv/core/IndirectBTB.scala 141:51]
    node oldest_vec_5 = _oldest_vec_T_11 @[src/main/scala/riscv/core/IndirectBTB.scala 140:{31,31}]
    node oldest_vec_4 = _oldest_vec_T_9 @[src/main/scala/riscv/core/IndirectBTB.scala 140:{31,31}]
    node oldest_index_hi_lo = cat(oldest_vec_5, oldest_vec_4) @[src/main/scala/riscv/core/IndirectBTB.scala 141:51]
    node oldest_vec_7 = _oldest_vec_T_15 @[src/main/scala/riscv/core/IndirectBTB.scala 140:{31,31}]
    node oldest_vec_6 = _oldest_vec_T_13 @[src/main/scala/riscv/core/IndirectBTB.scala 140:{31,31}]
    node oldest_index_hi_hi = cat(oldest_vec_7, oldest_vec_6) @[src/main/scala/riscv/core/IndirectBTB.scala 141:51]
    node oldest_index_hi = cat(oldest_index_hi_hi, oldest_index_hi_lo) @[src/main/scala/riscv/core/IndirectBTB.scala 141:51]
    node _oldest_index_T = cat(oldest_index_hi, oldest_index_lo) @[src/main/scala/riscv/core/IndirectBTB.scala 141:51]
    node _oldest_index_T_1 = bits(_oldest_index_T, 0, 0) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _oldest_index_T_2 = bits(_oldest_index_T, 1, 1) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _oldest_index_T_3 = bits(_oldest_index_T, 2, 2) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _oldest_index_T_4 = bits(_oldest_index_T, 3, 3) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _oldest_index_T_5 = bits(_oldest_index_T, 4, 4) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _oldest_index_T_6 = bits(_oldest_index_T, 5, 5) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _oldest_index_T_7 = bits(_oldest_index_T, 6, 6) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _oldest_index_T_8 = bits(_oldest_index_T, 7, 7) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _oldest_index_T_9 = mux(_oldest_index_T_7, UInt<3>("h6"), UInt<3>("h7")) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _oldest_index_T_10 = mux(_oldest_index_T_6, UInt<3>("h5"), _oldest_index_T_9) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _oldest_index_T_11 = mux(_oldest_index_T_5, UInt<3>("h4"), _oldest_index_T_10) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _oldest_index_T_12 = mux(_oldest_index_T_4, UInt<2>("h3"), _oldest_index_T_11) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _oldest_index_T_13 = mux(_oldest_index_T_3, UInt<2>("h2"), _oldest_index_T_12) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _oldest_index_T_14 = mux(_oldest_index_T_2, UInt<1>("h1"), _oldest_index_T_13) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node oldest_index = mux(_oldest_index_T_1, UInt<1>("h0"), _oldest_index_T_14) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _target_index_T = mux(invalid_any, invalid_index, oldest_index) @[src/main/scala/riscv/core/IndirectBTB.scala 147:10]
    node target_index = mux(existing_any, existing_index, _target_index_T) @[src/main/scala/riscv/core/IndirectBTB.scala 144:27]
    node _valid_target_index = UInt<1>("h1") @[src/main/scala/riscv/core/IndirectBTB.scala 151:{29,29}]
    node _GEN_32 = mux(eq(UInt<1>("h0"), target_index), _valid_target_index, valid_0) @[src/main/scala/riscv/core/IndirectBTB.scala 151:{29,29} 77:26]
    node _GEN_33 = mux(eq(UInt<1>("h1"), target_index), _valid_target_index, valid_1) @[src/main/scala/riscv/core/IndirectBTB.scala 151:{29,29} 77:26]
    node _GEN_34 = mux(eq(UInt<2>("h2"), target_index), _valid_target_index, valid_2) @[src/main/scala/riscv/core/IndirectBTB.scala 151:{29,29} 77:26]
    node _GEN_35 = mux(eq(UInt<2>("h3"), target_index), _valid_target_index, valid_3) @[src/main/scala/riscv/core/IndirectBTB.scala 151:{29,29} 77:26]
    node _GEN_36 = mux(eq(UInt<3>("h4"), target_index), _valid_target_index, valid_4) @[src/main/scala/riscv/core/IndirectBTB.scala 151:{29,29} 77:26]
    node _GEN_37 = mux(eq(UInt<3>("h5"), target_index), _valid_target_index, valid_5) @[src/main/scala/riscv/core/IndirectBTB.scala 151:{29,29} 77:26]
    node _GEN_38 = mux(eq(UInt<3>("h6"), target_index), _valid_target_index, valid_6) @[src/main/scala/riscv/core/IndirectBTB.scala 151:{29,29} 77:26]
    node _GEN_39 = mux(eq(UInt<3>("h7"), target_index), _valid_target_index, valid_7) @[src/main/scala/riscv/core/IndirectBTB.scala 151:{29,29} 77:26]
    node _pc_tags_target_index = upd_pc_tag @[src/main/scala/riscv/core/IndirectBTB.scala 152:{29,29}]
    node _GEN_40 = mux(eq(UInt<1>("h0"), target_index), _pc_tags_target_index, pc_tags_0) @[src/main/scala/riscv/core/IndirectBTB.scala 152:{29,29} 78:22]
    node _GEN_41 = mux(eq(UInt<1>("h1"), target_index), _pc_tags_target_index, pc_tags_1) @[src/main/scala/riscv/core/IndirectBTB.scala 152:{29,29} 78:22]
    node _GEN_42 = mux(eq(UInt<2>("h2"), target_index), _pc_tags_target_index, pc_tags_2) @[src/main/scala/riscv/core/IndirectBTB.scala 152:{29,29} 78:22]
    node _GEN_43 = mux(eq(UInt<2>("h3"), target_index), _pc_tags_target_index, pc_tags_3) @[src/main/scala/riscv/core/IndirectBTB.scala 152:{29,29} 78:22]
    node _GEN_44 = mux(eq(UInt<3>("h4"), target_index), _pc_tags_target_index, pc_tags_4) @[src/main/scala/riscv/core/IndirectBTB.scala 152:{29,29} 78:22]
    node _GEN_45 = mux(eq(UInt<3>("h5"), target_index), _pc_tags_target_index, pc_tags_5) @[src/main/scala/riscv/core/IndirectBTB.scala 152:{29,29} 78:22]
    node _GEN_46 = mux(eq(UInt<3>("h6"), target_index), _pc_tags_target_index, pc_tags_6) @[src/main/scala/riscv/core/IndirectBTB.scala 152:{29,29} 78:22]
    node _GEN_47 = mux(eq(UInt<3>("h7"), target_index), _pc_tags_target_index, pc_tags_7) @[src/main/scala/riscv/core/IndirectBTB.scala 152:{29,29} 78:22]
    node _rs1_hashs_target_index = io_update_rs1_hash @[src/main/scala/riscv/core/IndirectBTB.scala 153:{29,29}]
    node _GEN_48 = mux(eq(UInt<1>("h0"), target_index), _rs1_hashs_target_index, rs1_hashs_0) @[src/main/scala/riscv/core/IndirectBTB.scala 153:{29,29} 79:22]
    node _GEN_49 = mux(eq(UInt<1>("h1"), target_index), _rs1_hashs_target_index, rs1_hashs_1) @[src/main/scala/riscv/core/IndirectBTB.scala 153:{29,29} 79:22]
    node _GEN_50 = mux(eq(UInt<2>("h2"), target_index), _rs1_hashs_target_index, rs1_hashs_2) @[src/main/scala/riscv/core/IndirectBTB.scala 153:{29,29} 79:22]
    node _GEN_51 = mux(eq(UInt<2>("h3"), target_index), _rs1_hashs_target_index, rs1_hashs_3) @[src/main/scala/riscv/core/IndirectBTB.scala 153:{29,29} 79:22]
    node _GEN_52 = mux(eq(UInt<3>("h4"), target_index), _rs1_hashs_target_index, rs1_hashs_4) @[src/main/scala/riscv/core/IndirectBTB.scala 153:{29,29} 79:22]
    node _GEN_53 = mux(eq(UInt<3>("h5"), target_index), _rs1_hashs_target_index, rs1_hashs_5) @[src/main/scala/riscv/core/IndirectBTB.scala 153:{29,29} 79:22]
    node _GEN_54 = mux(eq(UInt<3>("h6"), target_index), _rs1_hashs_target_index, rs1_hashs_6) @[src/main/scala/riscv/core/IndirectBTB.scala 153:{29,29} 79:22]
    node _GEN_55 = mux(eq(UInt<3>("h7"), target_index), _rs1_hashs_target_index, rs1_hashs_7) @[src/main/scala/riscv/core/IndirectBTB.scala 153:{29,29} 79:22]
    node _targets_target_index = io_update_target @[src/main/scala/riscv/core/IndirectBTB.scala 154:{29,29}]
    node _GEN_56 = mux(eq(UInt<1>("h0"), target_index), _targets_target_index, targets_0) @[src/main/scala/riscv/core/IndirectBTB.scala 154:{29,29} 80:22]
    node _GEN_57 = mux(eq(UInt<1>("h1"), target_index), _targets_target_index, targets_1) @[src/main/scala/riscv/core/IndirectBTB.scala 154:{29,29} 80:22]
    node _GEN_58 = mux(eq(UInt<2>("h2"), target_index), _targets_target_index, targets_2) @[src/main/scala/riscv/core/IndirectBTB.scala 154:{29,29} 80:22]
    node _GEN_59 = mux(eq(UInt<2>("h3"), target_index), _targets_target_index, targets_3) @[src/main/scala/riscv/core/IndirectBTB.scala 154:{29,29} 80:22]
    node _GEN_60 = mux(eq(UInt<3>("h4"), target_index), _targets_target_index, targets_4) @[src/main/scala/riscv/core/IndirectBTB.scala 154:{29,29} 80:22]
    node _GEN_61 = mux(eq(UInt<3>("h5"), target_index), _targets_target_index, targets_5) @[src/main/scala/riscv/core/IndirectBTB.scala 154:{29,29} 80:22]
    node _GEN_62 = mux(eq(UInt<3>("h6"), target_index), _targets_target_index, targets_6) @[src/main/scala/riscv/core/IndirectBTB.scala 154:{29,29} 80:22]
    node _GEN_63 = mux(eq(UInt<3>("h7"), target_index), _targets_target_index, targets_7) @[src/main/scala/riscv/core/IndirectBTB.scala 154:{29,29} 80:22]
    node _T_18 = eq(UInt<1>("h0"), target_index) @[src/main/scala/riscv/core/IndirectBTB.scala 158:16]
    node _T_19 = lt(ages_0, UInt<3>("h7")) @[src/main/scala/riscv/core/IndirectBTB.scala 160:38]
    node _T_20 = and(valid_0, _T_19) @[src/main/scala/riscv/core/IndirectBTB.scala 160:27]
    node _ages_0_T_2 = add(ages_0, UInt<1>("h1")) @[src/main/scala/riscv/core/IndirectBTB.scala 161:28]
    node _ages_0_T_3 = tail(_ages_0_T_2, 1) @[src/main/scala/riscv/core/IndirectBTB.scala 161:28]
    node _GEN_64 = mux(_T_20, _ages_0_T_3, _GEN_24) @[src/main/scala/riscv/core/IndirectBTB.scala 160:57 161:17]
    node _GEN_65 = mux(_T_18, UInt<1>("h0"), _GEN_64) @[src/main/scala/riscv/core/IndirectBTB.scala 158:34 159:17]
    node _T_21 = eq(UInt<1>("h1"), target_index) @[src/main/scala/riscv/core/IndirectBTB.scala 158:16]
    node _T_22 = lt(ages_1, UInt<3>("h7")) @[src/main/scala/riscv/core/IndirectBTB.scala 160:38]
    node _T_23 = and(valid_1, _T_22) @[src/main/scala/riscv/core/IndirectBTB.scala 160:27]
    node _ages_1_T_2 = add(ages_1, UInt<1>("h1")) @[src/main/scala/riscv/core/IndirectBTB.scala 161:28]
    node _ages_1_T_3 = tail(_ages_1_T_2, 1) @[src/main/scala/riscv/core/IndirectBTB.scala 161:28]
    node _GEN_66 = mux(_T_23, _ages_1_T_3, _GEN_25) @[src/main/scala/riscv/core/IndirectBTB.scala 160:57 161:17]
    node _GEN_67 = mux(_T_21, UInt<1>("h0"), _GEN_66) @[src/main/scala/riscv/core/IndirectBTB.scala 158:34 159:17]
    node _T_24 = eq(UInt<2>("h2"), target_index) @[src/main/scala/riscv/core/IndirectBTB.scala 158:16]
    node _T_25 = lt(ages_2, UInt<3>("h7")) @[src/main/scala/riscv/core/IndirectBTB.scala 160:38]
    node _T_26 = and(valid_2, _T_25) @[src/main/scala/riscv/core/IndirectBTB.scala 160:27]
    node _ages_2_T_2 = add(ages_2, UInt<1>("h1")) @[src/main/scala/riscv/core/IndirectBTB.scala 161:28]
    node _ages_2_T_3 = tail(_ages_2_T_2, 1) @[src/main/scala/riscv/core/IndirectBTB.scala 161:28]
    node _GEN_68 = mux(_T_26, _ages_2_T_3, _GEN_26) @[src/main/scala/riscv/core/IndirectBTB.scala 160:57 161:17]
    node _GEN_69 = mux(_T_24, UInt<1>("h0"), _GEN_68) @[src/main/scala/riscv/core/IndirectBTB.scala 158:34 159:17]
    node _T_27 = eq(UInt<2>("h3"), target_index) @[src/main/scala/riscv/core/IndirectBTB.scala 158:16]
    node _T_28 = lt(ages_3, UInt<3>("h7")) @[src/main/scala/riscv/core/IndirectBTB.scala 160:38]
    node _T_29 = and(valid_3, _T_28) @[src/main/scala/riscv/core/IndirectBTB.scala 160:27]
    node _ages_3_T_2 = add(ages_3, UInt<1>("h1")) @[src/main/scala/riscv/core/IndirectBTB.scala 161:28]
    node _ages_3_T_3 = tail(_ages_3_T_2, 1) @[src/main/scala/riscv/core/IndirectBTB.scala 161:28]
    node _GEN_70 = mux(_T_29, _ages_3_T_3, _GEN_27) @[src/main/scala/riscv/core/IndirectBTB.scala 160:57 161:17]
    node _GEN_71 = mux(_T_27, UInt<1>("h0"), _GEN_70) @[src/main/scala/riscv/core/IndirectBTB.scala 158:34 159:17]
    node _T_30 = eq(UInt<3>("h4"), target_index) @[src/main/scala/riscv/core/IndirectBTB.scala 158:16]
    node _T_31 = lt(ages_4, UInt<3>("h7")) @[src/main/scala/riscv/core/IndirectBTB.scala 160:38]
    node _T_32 = and(valid_4, _T_31) @[src/main/scala/riscv/core/IndirectBTB.scala 160:27]
    node _ages_4_T_2 = add(ages_4, UInt<1>("h1")) @[src/main/scala/riscv/core/IndirectBTB.scala 161:28]
    node _ages_4_T_3 = tail(_ages_4_T_2, 1) @[src/main/scala/riscv/core/IndirectBTB.scala 161:28]
    node _GEN_72 = mux(_T_32, _ages_4_T_3, _GEN_28) @[src/main/scala/riscv/core/IndirectBTB.scala 160:57 161:17]
    node _GEN_73 = mux(_T_30, UInt<1>("h0"), _GEN_72) @[src/main/scala/riscv/core/IndirectBTB.scala 158:34 159:17]
    node _T_33 = eq(UInt<3>("h5"), target_index) @[src/main/scala/riscv/core/IndirectBTB.scala 158:16]
    node _T_34 = lt(ages_5, UInt<3>("h7")) @[src/main/scala/riscv/core/IndirectBTB.scala 160:38]
    node _T_35 = and(valid_5, _T_34) @[src/main/scala/riscv/core/IndirectBTB.scala 160:27]
    node _ages_5_T_2 = add(ages_5, UInt<1>("h1")) @[src/main/scala/riscv/core/IndirectBTB.scala 161:28]
    node _ages_5_T_3 = tail(_ages_5_T_2, 1) @[src/main/scala/riscv/core/IndirectBTB.scala 161:28]
    node _GEN_74 = mux(_T_35, _ages_5_T_3, _GEN_29) @[src/main/scala/riscv/core/IndirectBTB.scala 160:57 161:17]
    node _GEN_75 = mux(_T_33, UInt<1>("h0"), _GEN_74) @[src/main/scala/riscv/core/IndirectBTB.scala 158:34 159:17]
    node _T_36 = eq(UInt<3>("h6"), target_index) @[src/main/scala/riscv/core/IndirectBTB.scala 158:16]
    node _T_37 = lt(ages_6, UInt<3>("h7")) @[src/main/scala/riscv/core/IndirectBTB.scala 160:38]
    node _T_38 = and(valid_6, _T_37) @[src/main/scala/riscv/core/IndirectBTB.scala 160:27]
    node _ages_6_T_2 = add(ages_6, UInt<1>("h1")) @[src/main/scala/riscv/core/IndirectBTB.scala 161:28]
    node _ages_6_T_3 = tail(_ages_6_T_2, 1) @[src/main/scala/riscv/core/IndirectBTB.scala 161:28]
    node _GEN_76 = mux(_T_38, _ages_6_T_3, _GEN_30) @[src/main/scala/riscv/core/IndirectBTB.scala 160:57 161:17]
    node _GEN_77 = mux(_T_36, UInt<1>("h0"), _GEN_76) @[src/main/scala/riscv/core/IndirectBTB.scala 158:34 159:17]
    node _T_39 = eq(UInt<3>("h7"), target_index) @[src/main/scala/riscv/core/IndirectBTB.scala 158:16]
    node _T_40 = lt(ages_7, UInt<3>("h7")) @[src/main/scala/riscv/core/IndirectBTB.scala 160:38]
    node _T_41 = and(valid_7, _T_40) @[src/main/scala/riscv/core/IndirectBTB.scala 160:27]
    node _ages_7_T_2 = add(ages_7, UInt<1>("h1")) @[src/main/scala/riscv/core/IndirectBTB.scala 161:28]
    node _ages_7_T_3 = tail(_ages_7_T_2, 1) @[src/main/scala/riscv/core/IndirectBTB.scala 161:28]
    node _GEN_78 = mux(_T_41, _ages_7_T_3, _GEN_31) @[src/main/scala/riscv/core/IndirectBTB.scala 160:57 161:17]
    node _GEN_79 = mux(_T_39, UInt<1>("h0"), _GEN_78) @[src/main/scala/riscv/core/IndirectBTB.scala 158:34 159:17]
    node _GEN_80 = mux(io_update_valid, _GEN_32, valid_0) @[src/main/scala/riscv/core/IndirectBTB.scala 123:25 77:26]
    node _GEN_81 = mux(io_update_valid, _GEN_33, valid_1) @[src/main/scala/riscv/core/IndirectBTB.scala 123:25 77:26]
    node _GEN_82 = mux(io_update_valid, _GEN_34, valid_2) @[src/main/scala/riscv/core/IndirectBTB.scala 123:25 77:26]
    node _GEN_83 = mux(io_update_valid, _GEN_35, valid_3) @[src/main/scala/riscv/core/IndirectBTB.scala 123:25 77:26]
    node _GEN_84 = mux(io_update_valid, _GEN_36, valid_4) @[src/main/scala/riscv/core/IndirectBTB.scala 123:25 77:26]
    node _GEN_85 = mux(io_update_valid, _GEN_37, valid_5) @[src/main/scala/riscv/core/IndirectBTB.scala 123:25 77:26]
    node _GEN_86 = mux(io_update_valid, _GEN_38, valid_6) @[src/main/scala/riscv/core/IndirectBTB.scala 123:25 77:26]
    node _GEN_87 = mux(io_update_valid, _GEN_39, valid_7) @[src/main/scala/riscv/core/IndirectBTB.scala 123:25 77:26]
    node _GEN_88 = mux(io_update_valid, _GEN_40, pc_tags_0) @[src/main/scala/riscv/core/IndirectBTB.scala 123:25 78:22]
    node _GEN_89 = mux(io_update_valid, _GEN_41, pc_tags_1) @[src/main/scala/riscv/core/IndirectBTB.scala 123:25 78:22]
    node _GEN_90 = mux(io_update_valid, _GEN_42, pc_tags_2) @[src/main/scala/riscv/core/IndirectBTB.scala 123:25 78:22]
    node _GEN_91 = mux(io_update_valid, _GEN_43, pc_tags_3) @[src/main/scala/riscv/core/IndirectBTB.scala 123:25 78:22]
    node _GEN_92 = mux(io_update_valid, _GEN_44, pc_tags_4) @[src/main/scala/riscv/core/IndirectBTB.scala 123:25 78:22]
    node _GEN_93 = mux(io_update_valid, _GEN_45, pc_tags_5) @[src/main/scala/riscv/core/IndirectBTB.scala 123:25 78:22]
    node _GEN_94 = mux(io_update_valid, _GEN_46, pc_tags_6) @[src/main/scala/riscv/core/IndirectBTB.scala 123:25 78:22]
    node _GEN_95 = mux(io_update_valid, _GEN_47, pc_tags_7) @[src/main/scala/riscv/core/IndirectBTB.scala 123:25 78:22]
    node _GEN_96 = mux(io_update_valid, _GEN_48, rs1_hashs_0) @[src/main/scala/riscv/core/IndirectBTB.scala 123:25 79:22]
    node _GEN_97 = mux(io_update_valid, _GEN_49, rs1_hashs_1) @[src/main/scala/riscv/core/IndirectBTB.scala 123:25 79:22]
    node _GEN_98 = mux(io_update_valid, _GEN_50, rs1_hashs_2) @[src/main/scala/riscv/core/IndirectBTB.scala 123:25 79:22]
    node _GEN_99 = mux(io_update_valid, _GEN_51, rs1_hashs_3) @[src/main/scala/riscv/core/IndirectBTB.scala 123:25 79:22]
    node _GEN_100 = mux(io_update_valid, _GEN_52, rs1_hashs_4) @[src/main/scala/riscv/core/IndirectBTB.scala 123:25 79:22]
    node _GEN_101 = mux(io_update_valid, _GEN_53, rs1_hashs_5) @[src/main/scala/riscv/core/IndirectBTB.scala 123:25 79:22]
    node _GEN_102 = mux(io_update_valid, _GEN_54, rs1_hashs_6) @[src/main/scala/riscv/core/IndirectBTB.scala 123:25 79:22]
    node _GEN_103 = mux(io_update_valid, _GEN_55, rs1_hashs_7) @[src/main/scala/riscv/core/IndirectBTB.scala 123:25 79:22]
    node _GEN_104 = mux(io_update_valid, _GEN_56, targets_0) @[src/main/scala/riscv/core/IndirectBTB.scala 123:25 80:22]
    node _GEN_105 = mux(io_update_valid, _GEN_57, targets_1) @[src/main/scala/riscv/core/IndirectBTB.scala 123:25 80:22]
    node _GEN_106 = mux(io_update_valid, _GEN_58, targets_2) @[src/main/scala/riscv/core/IndirectBTB.scala 123:25 80:22]
    node _GEN_107 = mux(io_update_valid, _GEN_59, targets_3) @[src/main/scala/riscv/core/IndirectBTB.scala 123:25 80:22]
    node _GEN_108 = mux(io_update_valid, _GEN_60, targets_4) @[src/main/scala/riscv/core/IndirectBTB.scala 123:25 80:22]
    node _GEN_109 = mux(io_update_valid, _GEN_61, targets_5) @[src/main/scala/riscv/core/IndirectBTB.scala 123:25 80:22]
    node _GEN_110 = mux(io_update_valid, _GEN_62, targets_6) @[src/main/scala/riscv/core/IndirectBTB.scala 123:25 80:22]
    node _GEN_111 = mux(io_update_valid, _GEN_63, targets_7) @[src/main/scala/riscv/core/IndirectBTB.scala 123:25 80:22]
    node _GEN_112 = mux(io_update_valid, _GEN_65, _GEN_24) @[src/main/scala/riscv/core/IndirectBTB.scala 123:25]
    node _GEN_113 = mux(io_update_valid, _GEN_67, _GEN_25) @[src/main/scala/riscv/core/IndirectBTB.scala 123:25]
    node _GEN_114 = mux(io_update_valid, _GEN_69, _GEN_26) @[src/main/scala/riscv/core/IndirectBTB.scala 123:25]
    node _GEN_115 = mux(io_update_valid, _GEN_71, _GEN_27) @[src/main/scala/riscv/core/IndirectBTB.scala 123:25]
    node _GEN_116 = mux(io_update_valid, _GEN_73, _GEN_28) @[src/main/scala/riscv/core/IndirectBTB.scala 123:25]
    node _GEN_117 = mux(io_update_valid, _GEN_75, _GEN_29) @[src/main/scala/riscv/core/IndirectBTB.scala 123:25]
    node _GEN_118 = mux(io_update_valid, _GEN_77, _GEN_30) @[src/main/scala/riscv/core/IndirectBTB.scala 123:25]
    node _GEN_119 = mux(io_update_valid, _GEN_79, _GEN_31) @[src/main/scala/riscv/core/IndirectBTB.scala 123:25]
    node _valid_WIRE_0 = UInt<1>("h0") @[src/main/scala/riscv/core/IndirectBTB.scala 77:{34,34}]
    node _valid_WIRE_1 = UInt<1>("h0") @[src/main/scala/riscv/core/IndirectBTB.scala 77:{34,34}]
    node _valid_WIRE_2 = UInt<1>("h0") @[src/main/scala/riscv/core/IndirectBTB.scala 77:{34,34}]
    node _valid_WIRE_3 = UInt<1>("h0") @[src/main/scala/riscv/core/IndirectBTB.scala 77:{34,34}]
    node _valid_WIRE_4 = UInt<1>("h0") @[src/main/scala/riscv/core/IndirectBTB.scala 77:{34,34}]
    node _valid_WIRE_5 = UInt<1>("h0") @[src/main/scala/riscv/core/IndirectBTB.scala 77:{34,34}]
    node _valid_WIRE_6 = UInt<1>("h0") @[src/main/scala/riscv/core/IndirectBTB.scala 77:{34,34}]
    node _valid_WIRE_7 = UInt<1>("h0") @[src/main/scala/riscv/core/IndirectBTB.scala 77:{34,34}]
    node _ages_WIRE_0 = UInt<3>("h0") @[src/main/scala/riscv/core/IndirectBTB.scala 81:{34,34}]
    node _ages_WIRE_1 = UInt<3>("h0") @[src/main/scala/riscv/core/IndirectBTB.scala 81:{34,34}]
    node _ages_WIRE_2 = UInt<3>("h0") @[src/main/scala/riscv/core/IndirectBTB.scala 81:{34,34}]
    node _ages_WIRE_3 = UInt<3>("h0") @[src/main/scala/riscv/core/IndirectBTB.scala 81:{34,34}]
    node _ages_WIRE_4 = UInt<3>("h0") @[src/main/scala/riscv/core/IndirectBTB.scala 81:{34,34}]
    node _ages_WIRE_5 = UInt<3>("h0") @[src/main/scala/riscv/core/IndirectBTB.scala 81:{34,34}]
    node _ages_WIRE_6 = UInt<3>("h0") @[src/main/scala/riscv/core/IndirectBTB.scala 81:{34,34}]
    node _ages_WIRE_7 = UInt<3>("h0") @[src/main/scala/riscv/core/IndirectBTB.scala 81:{34,34}]
    io_predicted_target <= _io_predicted_target_T @[src/main/scala/riscv/core/IndirectBTB.scala 107:23]
    io_hit <= hit_any @[src/main/scala/riscv/core/IndirectBTB.scala 106:23]
    valid_0 <= mux(reset, _valid_WIRE_0, _GEN_80) @[src/main/scala/riscv/core/IndirectBTB.scala 77:{26,26}]
    valid_1 <= mux(reset, _valid_WIRE_1, _GEN_81) @[src/main/scala/riscv/core/IndirectBTB.scala 77:{26,26}]
    valid_2 <= mux(reset, _valid_WIRE_2, _GEN_82) @[src/main/scala/riscv/core/IndirectBTB.scala 77:{26,26}]
    valid_3 <= mux(reset, _valid_WIRE_3, _GEN_83) @[src/main/scala/riscv/core/IndirectBTB.scala 77:{26,26}]
    valid_4 <= mux(reset, _valid_WIRE_4, _GEN_84) @[src/main/scala/riscv/core/IndirectBTB.scala 77:{26,26}]
    valid_5 <= mux(reset, _valid_WIRE_5, _GEN_85) @[src/main/scala/riscv/core/IndirectBTB.scala 77:{26,26}]
    valid_6 <= mux(reset, _valid_WIRE_6, _GEN_86) @[src/main/scala/riscv/core/IndirectBTB.scala 77:{26,26}]
    valid_7 <= mux(reset, _valid_WIRE_7, _GEN_87) @[src/main/scala/riscv/core/IndirectBTB.scala 77:{26,26}]
    pc_tags_0 <= _GEN_88
    pc_tags_1 <= _GEN_89
    pc_tags_2 <= _GEN_90
    pc_tags_3 <= _GEN_91
    pc_tags_4 <= _GEN_92
    pc_tags_5 <= _GEN_93
    pc_tags_6 <= _GEN_94
    pc_tags_7 <= _GEN_95
    rs1_hashs_0 <= _GEN_96
    rs1_hashs_1 <= _GEN_97
    rs1_hashs_2 <= _GEN_98
    rs1_hashs_3 <= _GEN_99
    rs1_hashs_4 <= _GEN_100
    rs1_hashs_5 <= _GEN_101
    rs1_hashs_6 <= _GEN_102
    rs1_hashs_7 <= _GEN_103
    targets_0 <= _GEN_104
    targets_1 <= _GEN_105
    targets_2 <= _GEN_106
    targets_3 <= _GEN_107
    targets_4 <= _GEN_108
    targets_5 <= _GEN_109
    targets_6 <= _GEN_110
    targets_7 <= _GEN_111
    ages_0 <= mux(reset, _ages_WIRE_0, _GEN_112) @[src/main/scala/riscv/core/IndirectBTB.scala 81:{26,26}]
    ages_1 <= mux(reset, _ages_WIRE_1, _GEN_113) @[src/main/scala/riscv/core/IndirectBTB.scala 81:{26,26}]
    ages_2 <= mux(reset, _ages_WIRE_2, _GEN_114) @[src/main/scala/riscv/core/IndirectBTB.scala 81:{26,26}]
    ages_3 <= mux(reset, _ages_WIRE_3, _GEN_115) @[src/main/scala/riscv/core/IndirectBTB.scala 81:{26,26}]
    ages_4 <= mux(reset, _ages_WIRE_4, _GEN_116) @[src/main/scala/riscv/core/IndirectBTB.scala 81:{26,26}]
    ages_5 <= mux(reset, _ages_WIRE_5, _GEN_117) @[src/main/scala/riscv/core/IndirectBTB.scala 81:{26,26}]
    ages_6 <= mux(reset, _ages_WIRE_6, _GEN_118) @[src/main/scala/riscv/core/IndirectBTB.scala 81:{26,26}]
    ages_7 <= mux(reset, _ages_WIRE_7, _GEN_119) @[src/main/scala/riscv/core/IndirectBTB.scala 81:{26,26}]

  module InstructionFetch :
    input clock : Clock
    input reset : UInt<1>
    input io_stall_flag_ctrl : UInt<1> @[src/main/scala/riscv/core/InstructionFetch.scala 67:14]
    input io_jump_flag_id : UInt<1> @[src/main/scala/riscv/core/InstructionFetch.scala 67:14]
    input io_jump_address_id : UInt<32> @[src/main/scala/riscv/core/InstructionFetch.scala 67:14]
    input io_rom_instruction : UInt<32> @[src/main/scala/riscv/core/InstructionFetch.scala 67:14]
    input io_instruction_valid : UInt<1> @[src/main/scala/riscv/core/InstructionFetch.scala 67:14]
    input io_btb_mispredict : UInt<1> @[src/main/scala/riscv/core/InstructionFetch.scala 67:14]
    input io_btb_correction_addr : UInt<32> @[src/main/scala/riscv/core/InstructionFetch.scala 67:14]
    input io_btb_correct_prediction : UInt<1> @[src/main/scala/riscv/core/InstructionFetch.scala 67:14]
    output io_instruction_address : UInt<32> @[src/main/scala/riscv/core/InstructionFetch.scala 67:14]
    output io_id_instruction : UInt<32> @[src/main/scala/riscv/core/InstructionFetch.scala 67:14]
    output io_btb_predicted_taken : UInt<1> @[src/main/scala/riscv/core/InstructionFetch.scala 67:14]
    output io_btb_predicted_target : UInt<32> @[src/main/scala/riscv/core/InstructionFetch.scala 67:14]
    input io_btb_update_valid : UInt<1> @[src/main/scala/riscv/core/InstructionFetch.scala 67:14]
    input io_btb_update_pc : UInt<32> @[src/main/scala/riscv/core/InstructionFetch.scala 67:14]
    input io_btb_update_target : UInt<32> @[src/main/scala/riscv/core/InstructionFetch.scala 67:14]
    input io_btb_update_taken : UInt<1> @[src/main/scala/riscv/core/InstructionFetch.scala 67:14]
    output io_ras_predicted_valid : UInt<1> @[src/main/scala/riscv/core/InstructionFetch.scala 67:14]
    output io_ras_predicted_target : UInt<32> @[src/main/scala/riscv/core/InstructionFetch.scala 67:14]
    input io_ras_push : UInt<1> @[src/main/scala/riscv/core/InstructionFetch.scala 67:14]
    input io_ras_push_addr : UInt<32> @[src/main/scala/riscv/core/InstructionFetch.scala 67:14]
    input io_ras_pop : UInt<1> @[src/main/scala/riscv/core/InstructionFetch.scala 67:14]
    input io_ras_restore : UInt<1> @[src/main/scala/riscv/core/InstructionFetch.scala 67:14]
    input io_ras_restore_addr : UInt<32> @[src/main/scala/riscv/core/InstructionFetch.scala 67:14]
    input io_ras_restore_valid : UInt<1> @[src/main/scala/riscv/core/InstructionFetch.scala 67:14]
    output io_ibtb_predicted_valid : UInt<1> @[src/main/scala/riscv/core/InstructionFetch.scala 67:14]
    output io_ibtb_predicted_target : UInt<32> @[src/main/scala/riscv/core/InstructionFetch.scala 67:14]
    input io_ibtb_update_valid : UInt<1> @[src/main/scala/riscv/core/InstructionFetch.scala 67:14]
    input io_ibtb_update_pc : UInt<32> @[src/main/scala/riscv/core/InstructionFetch.scala 67:14]
    input io_ibtb_update_rs1_hash : UInt<8> @[src/main/scala/riscv/core/InstructionFetch.scala 67:14]
    input io_ibtb_update_target : UInt<32> @[src/main/scala/riscv/core/InstructionFetch.scala 67:14]

    inst btb of BranchTargetBuffer @[src/main/scala/riscv/core/InstructionFetch.scala 119:19]
    inst ras of ReturnAddressStack @[src/main/scala/riscv/core/InstructionFetch.scala 128:19]
    inst ibtb of IndirectBTB @[src/main/scala/riscv/core/InstructionFetch.scala 132:20]
    reg pc : UInt<32>, clock with :
      reset => (UInt<1>("h0"), pc) @[src/main/scala/riscv/core/InstructionFetch.scala 116:19]
    node _is_jalr_T = bits(io_rom_instruction, 6, 0) @[src/main/scala/riscv/core/InstructionFetch.scala 138:25]
    node is_jalr = eq(_is_jalr_T, UInt<7>("h67")) @[src/main/scala/riscv/core/InstructionFetch.scala 138:32]
    node jalr_rs1 = bits(io_rom_instruction, 19, 15) @[src/main/scala/riscv/core/InstructionFetch.scala 139:25]
    node jalr_rd = bits(io_rom_instruction, 11, 7) @[src/main/scala/riscv/core/InstructionFetch.scala 140:25]
    node _is_ra_or_t0_T = eq(jalr_rs1, UInt<1>("h1")) @[src/main/scala/riscv/core/InstructionFetch.scala 141:30]
    node _is_ra_or_t0_T_1 = eq(jalr_rs1, UInt<3>("h5")) @[src/main/scala/riscv/core/InstructionFetch.scala 141:50]
    node is_ra_or_t0 = or(_is_ra_or_t0_T, _is_ra_or_t0_T_1) @[src/main/scala/riscv/core/InstructionFetch.scala 141:38]
    node _is_return_T = and(is_jalr, is_ra_or_t0) @[src/main/scala/riscv/core/InstructionFetch.scala 142:29]
    node _is_return_T_1 = eq(jalr_rd, UInt<1>("h0")) @[src/main/scala/riscv/core/InstructionFetch.scala 142:56]
    node is_return = and(_is_return_T, _is_return_T_1) @[src/main/scala/riscv/core/InstructionFetch.scala 142:44]
    node _speculative_ras_pop_T = and(is_return, io_instruction_valid) @[src/main/scala/riscv/core/InstructionFetch.scala 145:39]
    node _speculative_ras_pop_T_1 = eq(io_stall_flag_ctrl, UInt<1>("h0")) @[src/main/scala/riscv/core/InstructionFetch.scala 145:66]
    node speculative_ras_pop = and(_speculative_ras_pop_T, _speculative_ras_pop_T_1) @[src/main/scala/riscv/core/InstructionFetch.scala 145:63]
    node _ras_io_pop_T = or(speculative_ras_pop, io_ras_pop) @[src/main/scala/riscv/core/InstructionFetch.scala 150:47]
    node _io_ras_predicted_valid_T = and(ras.io_valid, speculative_ras_pop) @[src/main/scala/riscv/core/InstructionFetch.scala 156:43]
    node _is_indirect_jalr_T = eq(is_return, UInt<1>("h0")) @[src/main/scala/riscv/core/InstructionFetch.scala 161:40]
    node _is_indirect_jalr_T_1 = and(is_jalr, _is_indirect_jalr_T) @[src/main/scala/riscv/core/InstructionFetch.scala 161:37]
    node _is_indirect_jalr_T_2 = and(_is_indirect_jalr_T_1, io_instruction_valid) @[src/main/scala/riscv/core/InstructionFetch.scala 161:51]
    node _is_indirect_jalr_T_3 = eq(io_stall_flag_ctrl, UInt<1>("h0")) @[src/main/scala/riscv/core/InstructionFetch.scala 161:78]
    node is_indirect_jalr = and(_is_indirect_jalr_T_2, _is_indirect_jalr_T_3) @[src/main/scala/riscv/core/InstructionFetch.scala 161:75]
    node ibtb_prediction_hit = and(ibtb.io_hit, is_indirect_jalr) @[src/main/scala/riscv/core/InstructionFetch.scala 162:41]
    reg pending_jump : UInt<1>, clock with :
      reset => (UInt<1>("h0"), pending_jump) @[src/main/scala/riscv/core/InstructionFetch.scala 172:34]
    reg pending_jump_addr : UInt<32>, clock with :
      reset => (UInt<1>("h0"), pending_jump_addr) @[src/main/scala/riscv/core/InstructionFetch.scala 173:34]
    reg prev_jump_flag : UInt<1>, clock with :
      reset => (UInt<1>("h0"), prev_jump_flag) @[src/main/scala/riscv/core/InstructionFetch.scala 181:31]
    reg prev_jump_addr : UInt<32>, clock with :
      reset => (UInt<1>("h0"), prev_jump_addr) @[src/main/scala/riscv/core/InstructionFetch.scala 182:31]
    node _T = or(io_jump_flag_id, prev_jump_flag) @[src/main/scala/riscv/core/InstructionFetch.scala 186:47]
    node _T_1 = and(io_stall_flag_ctrl, _T) @[src/main/scala/riscv/core/InstructionFetch.scala 186:27]
    node _pending_jump_addr_T = mux(io_jump_flag_id, io_jump_address_id, prev_jump_addr) @[src/main/scala/riscv/core/InstructionFetch.scala 188:29]
    node _T_2 = eq(io_stall_flag_ctrl, UInt<1>("h0")) @[src/main/scala/riscv/core/InstructionFetch.scala 189:14]
    node _GEN_0 = mux(_T_2, UInt<1>("h0"), pending_jump) @[src/main/scala/riscv/core/InstructionFetch.scala 189:35 191:18 172:34]
    node _GEN_1 = mux(_T_1, UInt<1>("h1"), _GEN_0) @[src/main/scala/riscv/core/InstructionFetch.scala 186:67 187:23]
    node _GEN_2 = mux(_T_1, _pending_jump_addr_T, pending_jump_addr) @[src/main/scala/riscv/core/InstructionFetch.scala 186:67 188:23 173:34]
    node _take_pending_T = eq(io_stall_flag_ctrl, UInt<1>("h0")) @[src/main/scala/riscv/core/InstructionFetch.scala 195:38]
    node take_pending = and(pending_jump, _take_pending_T) @[src/main/scala/riscv/core/InstructionFetch.scala 195:35]
    node _take_current_T = eq(io_stall_flag_ctrl, UInt<1>("h0")) @[src/main/scala/riscv/core/InstructionFetch.scala 197:41]
    node _take_current_T_1 = and(io_jump_flag_id, _take_current_T) @[src/main/scala/riscv/core/InstructionFetch.scala 197:38]
    node _take_current_T_2 = eq(pending_jump, UInt<1>("h0")) @[src/main/scala/riscv/core/InstructionFetch.scala 197:64]
    node _take_current_T_3 = and(_take_current_T_1, _take_current_T_2) @[src/main/scala/riscv/core/InstructionFetch.scala 197:61]
    node _take_current_T_4 = eq(io_btb_correct_prediction, UInt<1>("h0")) @[src/main/scala/riscv/core/InstructionFetch.scala 197:81]
    node take_current = and(_take_current_T_3, _take_current_T_4) @[src/main/scala/riscv/core/InstructionFetch.scala 197:78]
    node _take_btb_correction_T = eq(io_stall_flag_ctrl, UInt<1>("h0")) @[src/main/scala/riscv/core/InstructionFetch.scala 199:50]
    node take_btb_correction = and(io_btb_mispredict, _take_btb_correction_T) @[src/main/scala/riscv/core/InstructionFetch.scala 199:47]
    node _default_next_pc_T = add(pc, UInt<3>("h4")) @[src/main/scala/riscv/core/InstructionFetch.scala 215:51]
    node _default_next_pc_T_1 = tail(_default_next_pc_T, 1) @[src/main/scala/riscv/core/InstructionFetch.scala 215:51]
    node _default_next_pc_T_2 = mux(btb.io_predicted_taken, btb.io_predicted_pc, _default_next_pc_T_1) @[src/main/scala/riscv/core/InstructionFetch.scala 215:10]
    node _default_next_pc_T_3 = mux(ibtb_prediction_hit, ibtb.io_predicted_target, _default_next_pc_T_2) @[src/main/scala/riscv/core/InstructionFetch.scala 212:8]
    node default_next_pc = mux(io_ras_predicted_valid, ras.io_predicted_addr, _default_next_pc_T_3) @[src/main/scala/riscv/core/InstructionFetch.scala 209:28]
    node _next_pc_T = eq(io_instruction_valid, UInt<1>("h0")) @[src/main/scala/riscv/core/InstructionFetch.scala 232:30]
    node _next_pc_T_1 = or(io_stall_flag_ctrl, _next_pc_T) @[src/main/scala/riscv/core/InstructionFetch.scala 232:27]
    node _next_pc_T_2 = mux(_next_pc_T_1, pc, default_next_pc) @[src/main/scala/chisel3/util/Mux.scala 141:16]
    node _next_pc_T_3 = mux(take_current, io_jump_address_id, _next_pc_T_2) @[src/main/scala/chisel3/util/Mux.scala 141:16]
    node _next_pc_T_4 = mux(take_btb_correction, io_btb_correction_addr, _next_pc_T_3) @[src/main/scala/chisel3/util/Mux.scala 141:16]
    node next_pc = mux(take_pending, pending_jump_addr, _next_pc_T_4) @[src/main/scala/chisel3/util/Mux.scala 141:16]
    node _io_id_instruction_T = mux(io_instruction_valid, io_rom_instruction, UInt<32>("h13")) @[src/main/scala/riscv/core/InstructionFetch.scala 239:32]
    io_instruction_address <= pc @[src/main/scala/riscv/core/InstructionFetch.scala 238:26]
    io_id_instruction <= _io_id_instruction_T @[src/main/scala/riscv/core/InstructionFetch.scala 239:26]
    io_btb_predicted_taken <= btb.io_predicted_taken @[src/main/scala/riscv/core/InstructionFetch.scala 124:27]
    io_btb_predicted_target <= btb.io_predicted_pc @[src/main/scala/riscv/core/InstructionFetch.scala 125:27]
    io_ras_predicted_valid <= _io_ras_predicted_valid_T @[src/main/scala/riscv/core/InstructionFetch.scala 156:27]
    io_ras_predicted_target <= ras.io_predicted_addr @[src/main/scala/riscv/core/InstructionFetch.scala 157:27]
    io_ibtb_predicted_valid <= ibtb_prediction_hit @[src/main/scala/riscv/core/InstructionFetch.scala 165:28]
    io_ibtb_predicted_target <= ibtb.io_predicted_target @[src/main/scala/riscv/core/InstructionFetch.scala 166:28]
    pc <= mux(reset, UInt<32>("h1000"), next_pc) @[src/main/scala/riscv/core/InstructionFetch.scala 116:{19,19} 236:6]
    btb.clock <= clock
    btb.reset <= reset
    btb.io_pc <= pc @[src/main/scala/riscv/core/InstructionFetch.scala 120:13]
    btb.io_update_valid <= io_btb_update_valid @[src/main/scala/riscv/core/InstructionFetch.scala 242:24]
    btb.io_update_pc <= io_btb_update_pc @[src/main/scala/riscv/core/InstructionFetch.scala 243:24]
    btb.io_update_target <= io_btb_update_target @[src/main/scala/riscv/core/InstructionFetch.scala 244:24]
    btb.io_update_taken <= io_btb_update_taken @[src/main/scala/riscv/core/InstructionFetch.scala 245:24]
    ras.clock <= clock
    ras.reset <= reset
    ras.io_push <= io_ras_push @[src/main/scala/riscv/core/InstructionFetch.scala 148:24]
    ras.io_push_addr <= io_ras_push_addr @[src/main/scala/riscv/core/InstructionFetch.scala 149:24]
    ras.io_pop <= _ras_io_pop_T @[src/main/scala/riscv/core/InstructionFetch.scala 150:24]
    ras.io_restore <= io_ras_restore @[src/main/scala/riscv/core/InstructionFetch.scala 151:24]
    ras.io_restore_addr <= io_ras_restore_addr @[src/main/scala/riscv/core/InstructionFetch.scala 152:24]
    ras.io_restore_valid <= io_ras_restore_valid @[src/main/scala/riscv/core/InstructionFetch.scala 153:24]
    ibtb.clock <= clock
    ibtb.reset <= reset
    ibtb.io_pc <= pc @[src/main/scala/riscv/core/InstructionFetch.scala 133:14]
    ibtb.io_update_valid <= io_ibtb_update_valid @[src/main/scala/riscv/core/InstructionFetch.scala 248:27]
    ibtb.io_update_pc <= io_ibtb_update_pc @[src/main/scala/riscv/core/InstructionFetch.scala 249:27]
    ibtb.io_update_rs1_hash <= io_ibtb_update_rs1_hash @[src/main/scala/riscv/core/InstructionFetch.scala 250:27]
    ibtb.io_update_target <= io_ibtb_update_target @[src/main/scala/riscv/core/InstructionFetch.scala 251:27]
    pending_jump <= mux(reset, UInt<1>("h0"), _GEN_1) @[src/main/scala/riscv/core/InstructionFetch.scala 172:{34,34}]
    pending_jump_addr <= mux(reset, UInt<32>("h0"), _GEN_2) @[src/main/scala/riscv/core/InstructionFetch.scala 173:{34,34}]
    prev_jump_flag <= mux(reset, UInt<1>("h0"), io_jump_flag_id) @[src/main/scala/riscv/core/InstructionFetch.scala 181:{31,31,31}]
    prev_jump_addr <= mux(reset, UInt<1>("h0"), io_jump_address_id) @[src/main/scala/riscv/core/InstructionFetch.scala 182:{31,31,31}]

  module PipelineRegister :
    input clock : Clock
    input reset : UInt<1>
    input io_stall : UInt<1> @[src/main/scala/riscv/core/PipelineRegister.scala 24:14]
    input io_flush : UInt<1> @[src/main/scala/riscv/core/PipelineRegister.scala 24:14]
    input io_in : UInt<32> @[src/main/scala/riscv/core/PipelineRegister.scala 24:14]
    output io_out : UInt<32> @[src/main/scala/riscv/core/PipelineRegister.scala 24:14]

    reg reg : UInt<32>, clock with :
      reset => (UInt<1>("h0"), reg) @[src/main/scala/riscv/core/PipelineRegister.scala 31:20]
    node _T = eq(io_stall, UInt<1>("h0")) @[src/main/scala/riscv/core/PipelineRegister.scala 35:14]
    node _GEN_0 = mux(_T, io_in, reg) @[src/main/scala/riscv/core/PipelineRegister.scala 31:20 35:25 36:9]
    node _GEN_1 = mux(io_flush, UInt<32>("h13"), _GEN_0) @[src/main/scala/riscv/core/PipelineRegister.scala 33:18 34:9]
    io_out <= reg @[src/main/scala/riscv/core/PipelineRegister.scala 40:10]
    reg <= mux(reset, UInt<32>("h13"), _GEN_1) @[src/main/scala/riscv/core/PipelineRegister.scala 31:{20,20}]

  module PipelineRegister_1 :
    input clock : Clock
    input reset : UInt<1>
    input io_stall : UInt<1> @[src/main/scala/riscv/core/PipelineRegister.scala 24:14]
    input io_flush : UInt<1> @[src/main/scala/riscv/core/PipelineRegister.scala 24:14]
    input io_in : UInt<32> @[src/main/scala/riscv/core/PipelineRegister.scala 24:14]
    output io_out : UInt<32> @[src/main/scala/riscv/core/PipelineRegister.scala 24:14]

    reg reg : UInt<32>, clock with :
      reset => (UInt<1>("h0"), reg) @[src/main/scala/riscv/core/PipelineRegister.scala 31:20]
    node _T = eq(io_stall, UInt<1>("h0")) @[src/main/scala/riscv/core/PipelineRegister.scala 35:14]
    node _GEN_0 = mux(_T, io_in, reg) @[src/main/scala/riscv/core/PipelineRegister.scala 31:20 35:25 36:9]
    node _GEN_1 = mux(io_flush, UInt<32>("h1000"), _GEN_0) @[src/main/scala/riscv/core/PipelineRegister.scala 33:18 34:9]
    io_out <= reg @[src/main/scala/riscv/core/PipelineRegister.scala 40:10]
    reg <= mux(reset, UInt<32>("h1000"), _GEN_1) @[src/main/scala/riscv/core/PipelineRegister.scala 31:{20,20}]

  module PipelineRegister_2 :
    input clock : Clock
    input reset : UInt<1>
    input io_stall : UInt<1> @[src/main/scala/riscv/core/PipelineRegister.scala 24:14]
    input io_flush : UInt<1> @[src/main/scala/riscv/core/PipelineRegister.scala 24:14]
    input io_in : UInt<32> @[src/main/scala/riscv/core/PipelineRegister.scala 24:14]
    output io_out : UInt<32> @[src/main/scala/riscv/core/PipelineRegister.scala 24:14]

    reg reg : UInt<32>, clock with :
      reset => (UInt<1>("h0"), reg) @[src/main/scala/riscv/core/PipelineRegister.scala 31:20]
    node _T = eq(io_stall, UInt<1>("h0")) @[src/main/scala/riscv/core/PipelineRegister.scala 35:14]
    node _GEN_0 = mux(_T, io_in, reg) @[src/main/scala/riscv/core/PipelineRegister.scala 31:20 35:25 36:9]
    node _GEN_1 = mux(io_flush, UInt<1>("h0"), _GEN_0) @[src/main/scala/riscv/core/PipelineRegister.scala 33:18 34:9]
    io_out <= reg @[src/main/scala/riscv/core/PipelineRegister.scala 40:10]
    reg <= mux(reset, UInt<1>("h0"), _GEN_1) @[src/main/scala/riscv/core/PipelineRegister.scala 31:{20,20}]

  module PipelineRegister_3 :
    input clock : Clock
    input reset : UInt<1>
    input io_stall : UInt<1> @[src/main/scala/riscv/core/PipelineRegister.scala 24:14]
    input io_flush : UInt<1> @[src/main/scala/riscv/core/PipelineRegister.scala 24:14]
    input io_in : UInt<1> @[src/main/scala/riscv/core/PipelineRegister.scala 24:14]
    output io_out : UInt<1> @[src/main/scala/riscv/core/PipelineRegister.scala 24:14]

    reg reg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), reg) @[src/main/scala/riscv/core/PipelineRegister.scala 31:20]
    node _T = eq(io_stall, UInt<1>("h0")) @[src/main/scala/riscv/core/PipelineRegister.scala 35:14]
    node _GEN_0 = mux(_T, io_in, reg) @[src/main/scala/riscv/core/PipelineRegister.scala 31:20 35:25 36:9]
    node _GEN_1 = mux(io_flush, UInt<1>("h0"), _GEN_0) @[src/main/scala/riscv/core/PipelineRegister.scala 33:18 34:9]
    io_out <= reg @[src/main/scala/riscv/core/PipelineRegister.scala 40:10]
    reg <= mux(reset, UInt<1>("h0"), _GEN_1) @[src/main/scala/riscv/core/PipelineRegister.scala 31:{20,20}]

  module IF2ID :
    input clock : Clock
    input reset : UInt<1>
    input io_stall : UInt<1> @[src/main/scala/riscv/core/IF2ID.scala 26:14]
    input io_flush : UInt<1> @[src/main/scala/riscv/core/IF2ID.scala 26:14]
    input io_instruction : UInt<32> @[src/main/scala/riscv/core/IF2ID.scala 26:14]
    input io_instruction_address : UInt<32> @[src/main/scala/riscv/core/IF2ID.scala 26:14]
    input io_interrupt_flag : UInt<32> @[src/main/scala/riscv/core/IF2ID.scala 26:14]
    input io_btb_predicted_taken : UInt<1> @[src/main/scala/riscv/core/IF2ID.scala 26:14]
    input io_btb_predicted_target : UInt<32> @[src/main/scala/riscv/core/IF2ID.scala 26:14]
    input io_ras_predicted_valid : UInt<1> @[src/main/scala/riscv/core/IF2ID.scala 26:14]
    input io_ras_predicted_target : UInt<32> @[src/main/scala/riscv/core/IF2ID.scala 26:14]
    input io_ibtb_predicted_valid : UInt<1> @[src/main/scala/riscv/core/IF2ID.scala 26:14]
    input io_ibtb_predicted_target : UInt<32> @[src/main/scala/riscv/core/IF2ID.scala 26:14]
    output io_output_instruction : UInt<32> @[src/main/scala/riscv/core/IF2ID.scala 26:14]
    output io_output_instruction_address : UInt<32> @[src/main/scala/riscv/core/IF2ID.scala 26:14]
    output io_output_interrupt_flag : UInt<32> @[src/main/scala/riscv/core/IF2ID.scala 26:14]
    output io_output_btb_predicted_taken : UInt<1> @[src/main/scala/riscv/core/IF2ID.scala 26:14]
    output io_output_btb_predicted_target : UInt<32> @[src/main/scala/riscv/core/IF2ID.scala 26:14]
    output io_output_ras_predicted_valid : UInt<1> @[src/main/scala/riscv/core/IF2ID.scala 26:14]
    output io_output_ras_predicted_target : UInt<32> @[src/main/scala/riscv/core/IF2ID.scala 26:14]
    output io_output_ibtb_predicted_valid : UInt<1> @[src/main/scala/riscv/core/IF2ID.scala 26:14]
    output io_output_ibtb_predicted_target : UInt<32> @[src/main/scala/riscv/core/IF2ID.scala 26:14]

    inst instruction of PipelineRegister @[src/main/scala/riscv/core/IF2ID.scala 50:27]
    inst instruction_address of PipelineRegister_1 @[src/main/scala/riscv/core/IF2ID.scala 56:35]
    inst interrupt_flag of PipelineRegister_2 @[src/main/scala/riscv/core/IF2ID.scala 62:30]
    inst btb_predicted_taken of PipelineRegister_3 @[src/main/scala/riscv/core/IF2ID.scala 69:35]
    inst btb_predicted_target of PipelineRegister_2 @[src/main/scala/riscv/core/IF2ID.scala 75:36]
    inst ras_predicted_valid of PipelineRegister_3 @[src/main/scala/riscv/core/IF2ID.scala 82:35]
    inst ras_predicted_target of PipelineRegister_2 @[src/main/scala/riscv/core/IF2ID.scala 88:36]
    inst ibtb_predicted_valid of PipelineRegister_3 @[src/main/scala/riscv/core/IF2ID.scala 95:36]
    inst ibtb_predicted_target of PipelineRegister_2 @[src/main/scala/riscv/core/IF2ID.scala 101:37]
    node _io_output_btb_predicted_taken_T = bits(btb_predicted_taken.io_out, 0, 0) @[src/main/scala/riscv/core/IF2ID.scala 73:63]
    node _io_output_ras_predicted_valid_T = bits(ras_predicted_valid.io_out, 0, 0) @[src/main/scala/riscv/core/IF2ID.scala 86:63]
    node _io_output_ibtb_predicted_valid_T = bits(ibtb_predicted_valid.io_out, 0, 0) @[src/main/scala/riscv/core/IF2ID.scala 99:65]
    io_output_instruction <= instruction.io_out @[src/main/scala/riscv/core/IF2ID.scala 54:25]
    io_output_instruction_address <= instruction_address.io_out @[src/main/scala/riscv/core/IF2ID.scala 60:33]
    io_output_interrupt_flag <= interrupt_flag.io_out @[src/main/scala/riscv/core/IF2ID.scala 66:28]
    io_output_btb_predicted_taken <= _io_output_btb_predicted_taken_T @[src/main/scala/riscv/core/IF2ID.scala 73:33]
    io_output_btb_predicted_target <= btb_predicted_target.io_out @[src/main/scala/riscv/core/IF2ID.scala 79:34]
    io_output_ras_predicted_valid <= _io_output_ras_predicted_valid_T @[src/main/scala/riscv/core/IF2ID.scala 86:33]
    io_output_ras_predicted_target <= ras_predicted_target.io_out @[src/main/scala/riscv/core/IF2ID.scala 92:34]
    io_output_ibtb_predicted_valid <= _io_output_ibtb_predicted_valid_T @[src/main/scala/riscv/core/IF2ID.scala 99:34]
    io_output_ibtb_predicted_target <= ibtb_predicted_target.io_out @[src/main/scala/riscv/core/IF2ID.scala 105:35]
    instruction.clock <= clock
    instruction.reset <= reset
    instruction.io_stall <= io_stall @[src/main/scala/riscv/core/IF2ID.scala 52:25]
    instruction.io_flush <= io_flush @[src/main/scala/riscv/core/IF2ID.scala 53:25]
    instruction.io_in <= io_instruction @[src/main/scala/riscv/core/IF2ID.scala 51:25]
    instruction_address.clock <= clock
    instruction_address.reset <= reset
    instruction_address.io_stall <= io_stall @[src/main/scala/riscv/core/IF2ID.scala 58:33]
    instruction_address.io_flush <= io_flush @[src/main/scala/riscv/core/IF2ID.scala 59:33]
    instruction_address.io_in <= io_instruction_address @[src/main/scala/riscv/core/IF2ID.scala 57:33]
    interrupt_flag.clock <= clock
    interrupt_flag.reset <= reset
    interrupt_flag.io_stall <= io_stall @[src/main/scala/riscv/core/IF2ID.scala 64:28]
    interrupt_flag.io_flush <= io_flush @[src/main/scala/riscv/core/IF2ID.scala 65:28]
    interrupt_flag.io_in <= io_interrupt_flag @[src/main/scala/riscv/core/IF2ID.scala 63:28]
    btb_predicted_taken.clock <= clock
    btb_predicted_taken.reset <= reset
    btb_predicted_taken.io_stall <= io_stall @[src/main/scala/riscv/core/IF2ID.scala 71:33]
    btb_predicted_taken.io_flush <= io_flush @[src/main/scala/riscv/core/IF2ID.scala 72:33]
    btb_predicted_taken.io_in <= io_btb_predicted_taken @[src/main/scala/riscv/core/IF2ID.scala 70:33]
    btb_predicted_target.clock <= clock
    btb_predicted_target.reset <= reset
    btb_predicted_target.io_stall <= io_stall @[src/main/scala/riscv/core/IF2ID.scala 77:34]
    btb_predicted_target.io_flush <= io_flush @[src/main/scala/riscv/core/IF2ID.scala 78:34]
    btb_predicted_target.io_in <= io_btb_predicted_target @[src/main/scala/riscv/core/IF2ID.scala 76:34]
    ras_predicted_valid.clock <= clock
    ras_predicted_valid.reset <= reset
    ras_predicted_valid.io_stall <= io_stall @[src/main/scala/riscv/core/IF2ID.scala 84:33]
    ras_predicted_valid.io_flush <= io_flush @[src/main/scala/riscv/core/IF2ID.scala 85:33]
    ras_predicted_valid.io_in <= io_ras_predicted_valid @[src/main/scala/riscv/core/IF2ID.scala 83:33]
    ras_predicted_target.clock <= clock
    ras_predicted_target.reset <= reset
    ras_predicted_target.io_stall <= io_stall @[src/main/scala/riscv/core/IF2ID.scala 90:34]
    ras_predicted_target.io_flush <= io_flush @[src/main/scala/riscv/core/IF2ID.scala 91:34]
    ras_predicted_target.io_in <= io_ras_predicted_target @[src/main/scala/riscv/core/IF2ID.scala 89:34]
    ibtb_predicted_valid.clock <= clock
    ibtb_predicted_valid.reset <= reset
    ibtb_predicted_valid.io_stall <= io_stall @[src/main/scala/riscv/core/IF2ID.scala 97:34]
    ibtb_predicted_valid.io_flush <= io_flush @[src/main/scala/riscv/core/IF2ID.scala 98:34]
    ibtb_predicted_valid.io_in <= io_ibtb_predicted_valid @[src/main/scala/riscv/core/IF2ID.scala 96:34]
    ibtb_predicted_target.clock <= clock
    ibtb_predicted_target.reset <= reset
    ibtb_predicted_target.io_stall <= io_stall @[src/main/scala/riscv/core/IF2ID.scala 103:35]
    ibtb_predicted_target.io_flush <= io_flush @[src/main/scala/riscv/core/IF2ID.scala 104:35]
    ibtb_predicted_target.io_in <= io_ibtb_predicted_target @[src/main/scala/riscv/core/IF2ID.scala 102:35]

  module InstructionDecode :
    input clock : Clock
    input reset : UInt<1>
    input io_instruction : UInt<32> @[src/main/scala/riscv/core/InstructionDecode.scala 12:14]
    input io_instruction_address : UInt<32> @[src/main/scala/riscv/core/InstructionDecode.scala 12:14]
    input io_reg1_data : UInt<32> @[src/main/scala/riscv/core/InstructionDecode.scala 12:14]
    input io_reg2_data : UInt<32> @[src/main/scala/riscv/core/InstructionDecode.scala 12:14]
    input io_forward_from_mem : UInt<32> @[src/main/scala/riscv/core/InstructionDecode.scala 12:14]
    input io_forward_from_wb : UInt<32> @[src/main/scala/riscv/core/InstructionDecode.scala 12:14]
    input io_reg1_forward : UInt<2> @[src/main/scala/riscv/core/InstructionDecode.scala 12:14]
    input io_reg2_forward : UInt<2> @[src/main/scala/riscv/core/InstructionDecode.scala 12:14]
    input io_interrupt_assert : UInt<1> @[src/main/scala/riscv/core/InstructionDecode.scala 12:14]
    input io_interrupt_handler_address : UInt<32> @[src/main/scala/riscv/core/InstructionDecode.scala 12:14]
    input io_branch_hazard : UInt<1> @[src/main/scala/riscv/core/InstructionDecode.scala 12:14]
    output io_regs_reg1_read_address : UInt<5> @[src/main/scala/riscv/core/InstructionDecode.scala 12:14]
    output io_regs_reg2_read_address : UInt<5> @[src/main/scala/riscv/core/InstructionDecode.scala 12:14]
    output io_ex_immediate : UInt<32> @[src/main/scala/riscv/core/InstructionDecode.scala 12:14]
    output io_ex_aluop1_source : UInt<1> @[src/main/scala/riscv/core/InstructionDecode.scala 12:14]
    output io_ex_aluop2_source : UInt<1> @[src/main/scala/riscv/core/InstructionDecode.scala 12:14]
    output io_ex_memory_read_enable : UInt<1> @[src/main/scala/riscv/core/InstructionDecode.scala 12:14]
    output io_ex_memory_write_enable : UInt<1> @[src/main/scala/riscv/core/InstructionDecode.scala 12:14]
    output io_ex_reg_write_source : UInt<2> @[src/main/scala/riscv/core/InstructionDecode.scala 12:14]
    output io_ex_reg_write_enable : UInt<1> @[src/main/scala/riscv/core/InstructionDecode.scala 12:14]
    output io_ex_reg_write_address : UInt<5> @[src/main/scala/riscv/core/InstructionDecode.scala 12:14]
    output io_ex_csr_address : UInt<12> @[src/main/scala/riscv/core/InstructionDecode.scala 12:14]
    output io_ex_csr_write_enable : UInt<1> @[src/main/scala/riscv/core/InstructionDecode.scala 12:14]
    output io_ctrl_jump_instruction : UInt<1> @[src/main/scala/riscv/core/InstructionDecode.scala 12:14]
    output io_clint_jump_flag : UInt<1> @[src/main/scala/riscv/core/InstructionDecode.scala 12:14]
    output io_clint_jump_address : UInt<32> @[src/main/scala/riscv/core/InstructionDecode.scala 12:14]
    output io_if_jump_flag : UInt<1> @[src/main/scala/riscv/core/InstructionDecode.scala 12:14]
    output io_if_jump_address : UInt<32> @[src/main/scala/riscv/core/InstructionDecode.scala 12:14]

    node opcode = bits(io_instruction, 6, 0) @[src/main/scala/riscv/core/InstructionDecode.scala 45:30]
    node funct3 = bits(io_instruction, 14, 12) @[src/main/scala/riscv/core/InstructionDecode.scala 46:30]
    node funct7 = bits(io_instruction, 31, 25) @[src/main/scala/riscv/core/InstructionDecode.scala 47:30]
    node rd = bits(io_instruction, 11, 7) @[src/main/scala/riscv/core/InstructionDecode.scala 48:30]
    node rs1 = bits(io_instruction, 19, 15) @[src/main/scala/riscv/core/InstructionDecode.scala 49:30]
    node rs2 = bits(io_instruction, 24, 20) @[src/main/scala/riscv/core/InstructionDecode.scala 50:30]
    node _csr_uses_uimm_T = eq(opcode, UInt<7>("h73")) @[src/main/scala/riscv/core/InstructionDecode.scala 54:30]
    node _csr_uses_uimm_T_1 = eq(funct3, UInt<3>("h5")) @[src/main/scala/riscv/core/InstructionDecode.scala 55:12]
    node _csr_uses_uimm_T_2 = eq(funct3, UInt<3>("h7")) @[src/main/scala/riscv/core/InstructionDecode.scala 56:14]
    node _csr_uses_uimm_T_3 = or(_csr_uses_uimm_T_1, _csr_uses_uimm_T_2) @[src/main/scala/riscv/core/InstructionDecode.scala 55:43]
    node _csr_uses_uimm_T_4 = eq(funct3, UInt<3>("h6")) @[src/main/scala/riscv/core/InstructionDecode.scala 57:14]
    node _csr_uses_uimm_T_5 = or(_csr_uses_uimm_T_3, _csr_uses_uimm_T_4) @[src/main/scala/riscv/core/InstructionDecode.scala 56:45]
    node csr_uses_uimm = and(_csr_uses_uimm_T, _csr_uses_uimm_T_5) @[src/main/scala/riscv/core/InstructionDecode.scala 54:51]
    node _uses_rs1_T = eq(opcode, UInt<6>("h33")) @[src/main/scala/riscv/core/InstructionDecode.scala 59:26]
    node _uses_rs1_T_1 = eq(opcode, UInt<5>("h13")) @[src/main/scala/riscv/core/InstructionDecode.scala 59:62]
    node _uses_rs1_T_2 = or(_uses_rs1_T, _uses_rs1_T_1) @[src/main/scala/riscv/core/InstructionDecode.scala 59:51]
    node _uses_rs1_T_3 = eq(opcode, UInt<2>("h3")) @[src/main/scala/riscv/core/InstructionDecode.scala 60:13]
    node _uses_rs1_T_4 = or(_uses_rs1_T_2, _uses_rs1_T_3) @[src/main/scala/riscv/core/InstructionDecode.scala 59:86]
    node _uses_rs1_T_5 = eq(opcode, UInt<6>("h23")) @[src/main/scala/riscv/core/InstructionDecode.scala 60:48]
    node _uses_rs1_T_6 = or(_uses_rs1_T_4, _uses_rs1_T_5) @[src/main/scala/riscv/core/InstructionDecode.scala 60:37]
    node _uses_rs1_T_7 = eq(opcode, UInt<7>("h63")) @[src/main/scala/riscv/core/InstructionDecode.scala 60:83]
    node _uses_rs1_T_8 = or(_uses_rs1_T_6, _uses_rs1_T_7) @[src/main/scala/riscv/core/InstructionDecode.scala 60:72]
    node _uses_rs1_T_9 = eq(opcode, UInt<7>("h67")) @[src/main/scala/riscv/core/InstructionDecode.scala 61:13]
    node _uses_rs1_T_10 = or(_uses_rs1_T_8, _uses_rs1_T_9) @[src/main/scala/riscv/core/InstructionDecode.scala 60:107]
    node _uses_rs1_T_11 = eq(opcode, UInt<7>("h73")) @[src/main/scala/riscv/core/InstructionDecode.scala 61:47]
    node _uses_rs1_T_12 = eq(csr_uses_uimm, UInt<1>("h0")) @[src/main/scala/riscv/core/InstructionDecode.scala 61:71]
    node _uses_rs1_T_13 = and(_uses_rs1_T_11, _uses_rs1_T_12) @[src/main/scala/riscv/core/InstructionDecode.scala 61:68]
    node uses_rs1 = or(_uses_rs1_T_10, _uses_rs1_T_13) @[src/main/scala/riscv/core/InstructionDecode.scala 61:36]
    node _uses_rs2_T = eq(opcode, UInt<6>("h33")) @[src/main/scala/riscv/core/InstructionDecode.scala 62:26]
    node _uses_rs2_T_1 = eq(opcode, UInt<6>("h23")) @[src/main/scala/riscv/core/InstructionDecode.scala 62:62]
    node _uses_rs2_T_2 = or(_uses_rs2_T, _uses_rs2_T_1) @[src/main/scala/riscv/core/InstructionDecode.scala 62:51]
    node _uses_rs2_T_3 = eq(opcode, UInt<7>("h63")) @[src/main/scala/riscv/core/InstructionDecode.scala 62:97]
    node uses_rs2 = or(_uses_rs2_T_2, _uses_rs2_T_3) @[src/main/scala/riscv/core/InstructionDecode.scala 62:86]
    node _io_regs_reg1_read_address_T = mux(uses_rs1, rs1, UInt<5>("h0")) @[src/main/scala/riscv/core/InstructionDecode.scala 64:35]
    node _io_regs_reg2_read_address_T = mux(uses_rs2, rs2, UInt<5>("h0")) @[src/main/scala/riscv/core/InstructionDecode.scala 65:35]
    node _io_ex_immediate_T = bits(io_instruction, 31, 31) @[src/main/scala/riscv/core/InstructionDecode.scala 68:32]
    node _io_ex_immediate_T_1 = mux(_io_ex_immediate_T, UInt<20>("hfffff"), UInt<20>("h0")) @[src/main/scala/riscv/core/InstructionDecode.scala 68:13]
    node _io_ex_immediate_T_2 = bits(io_instruction, 31, 20) @[src/main/scala/riscv/core/InstructionDecode.scala 68:53]
    node _io_ex_immediate_T_3 = cat(_io_ex_immediate_T_1, _io_ex_immediate_T_2) @[src/main/scala/riscv/core/InstructionDecode.scala 68:8]
    node _io_ex_immediate_T_4 = bits(io_instruction, 31, 31) @[src/main/scala/riscv/core/InstructionDecode.scala 71:56]
    node _io_ex_immediate_T_5 = mux(_io_ex_immediate_T_4, UInt<21>("h1fffff"), UInt<21>("h0")) @[src/main/scala/riscv/core/InstructionDecode.scala 71:37]
    node _io_ex_immediate_T_6 = bits(io_instruction, 30, 20) @[src/main/scala/riscv/core/InstructionDecode.scala 71:77]
    node _io_ex_immediate_T_7 = cat(_io_ex_immediate_T_5, _io_ex_immediate_T_6) @[src/main/scala/riscv/core/InstructionDecode.scala 71:32]
    node _io_ex_immediate_T_8 = bits(io_instruction, 31, 31) @[src/main/scala/riscv/core/InstructionDecode.scala 72:56]
    node _io_ex_immediate_T_9 = mux(_io_ex_immediate_T_8, UInt<21>("h1fffff"), UInt<21>("h0")) @[src/main/scala/riscv/core/InstructionDecode.scala 72:37]
    node _io_ex_immediate_T_10 = bits(io_instruction, 30, 20) @[src/main/scala/riscv/core/InstructionDecode.scala 72:77]
    node _io_ex_immediate_T_11 = cat(_io_ex_immediate_T_9, _io_ex_immediate_T_10) @[src/main/scala/riscv/core/InstructionDecode.scala 72:32]
    node _io_ex_immediate_T_12 = bits(io_instruction, 31, 31) @[src/main/scala/riscv/core/InstructionDecode.scala 73:56]
    node _io_ex_immediate_T_13 = mux(_io_ex_immediate_T_12, UInt<21>("h1fffff"), UInt<21>("h0")) @[src/main/scala/riscv/core/InstructionDecode.scala 73:37]
    node _io_ex_immediate_T_14 = bits(io_instruction, 30, 20) @[src/main/scala/riscv/core/InstructionDecode.scala 73:77]
    node _io_ex_immediate_T_15 = cat(_io_ex_immediate_T_13, _io_ex_immediate_T_14) @[src/main/scala/riscv/core/InstructionDecode.scala 73:32]
    node _io_ex_immediate_T_16 = bits(io_instruction, 31, 31) @[src/main/scala/riscv/core/InstructionDecode.scala 74:56]
    node _io_ex_immediate_T_17 = mux(_io_ex_immediate_T_16, UInt<21>("h1fffff"), UInt<21>("h0")) @[src/main/scala/riscv/core/InstructionDecode.scala 74:37]
    node _io_ex_immediate_T_18 = bits(io_instruction, 30, 25) @[src/main/scala/riscv/core/InstructionDecode.scala 74:77]
    node _io_ex_immediate_T_19 = bits(io_instruction, 11, 7) @[src/main/scala/riscv/core/InstructionDecode.scala 74:101]
    node io_ex_immediate_hi = cat(_io_ex_immediate_T_17, _io_ex_immediate_T_18) @[src/main/scala/riscv/core/InstructionDecode.scala 74:32]
    node _io_ex_immediate_T_20 = cat(io_ex_immediate_hi, _io_ex_immediate_T_19) @[src/main/scala/riscv/core/InstructionDecode.scala 74:32]
    node _io_ex_immediate_T_21 = bits(io_instruction, 31, 31) @[src/main/scala/riscv/core/InstructionDecode.scala 76:32]
    node _io_ex_immediate_T_22 = mux(_io_ex_immediate_T_21, UInt<20>("hfffff"), UInt<20>("h0")) @[src/main/scala/riscv/core/InstructionDecode.scala 76:13]
    node _io_ex_immediate_T_23 = bits(io_instruction, 7, 7) @[src/main/scala/riscv/core/InstructionDecode.scala 77:23]
    node _io_ex_immediate_T_24 = bits(io_instruction, 30, 25) @[src/main/scala/riscv/core/InstructionDecode.scala 78:23]
    node _io_ex_immediate_T_25 = bits(io_instruction, 11, 8) @[src/main/scala/riscv/core/InstructionDecode.scala 79:23]
    node io_ex_immediate_lo = cat(_io_ex_immediate_T_25, UInt<1>("h0")) @[src/main/scala/riscv/core/InstructionDecode.scala 75:32]
    node io_ex_immediate_hi_hi = cat(_io_ex_immediate_T_22, _io_ex_immediate_T_23) @[src/main/scala/riscv/core/InstructionDecode.scala 75:32]
    node io_ex_immediate_hi_1 = cat(io_ex_immediate_hi_hi, _io_ex_immediate_T_24) @[src/main/scala/riscv/core/InstructionDecode.scala 75:32]
    node _io_ex_immediate_T_26 = cat(io_ex_immediate_hi_1, io_ex_immediate_lo) @[src/main/scala/riscv/core/InstructionDecode.scala 75:32]
    node _io_ex_immediate_T_27 = bits(io_instruction, 31, 12) @[src/main/scala/riscv/core/InstructionDecode.scala 82:47]
    node _io_ex_immediate_T_28 = cat(_io_ex_immediate_T_27, UInt<12>("h0")) @[src/main/scala/riscv/core/InstructionDecode.scala 82:32]
    node _io_ex_immediate_T_29 = bits(io_instruction, 31, 12) @[src/main/scala/riscv/core/InstructionDecode.scala 83:47]
    node _io_ex_immediate_T_30 = cat(_io_ex_immediate_T_29, UInt<12>("h0")) @[src/main/scala/riscv/core/InstructionDecode.scala 83:32]
    node _io_ex_immediate_T_31 = bits(io_instruction, 31, 31) @[src/main/scala/riscv/core/InstructionDecode.scala 85:32]
    node _io_ex_immediate_T_32 = mux(_io_ex_immediate_T_31, UInt<12>("hfff"), UInt<12>("h0")) @[src/main/scala/riscv/core/InstructionDecode.scala 85:13]
    node _io_ex_immediate_T_33 = bits(io_instruction, 19, 12) @[src/main/scala/riscv/core/InstructionDecode.scala 86:23]
    node _io_ex_immediate_T_34 = bits(io_instruction, 20, 20) @[src/main/scala/riscv/core/InstructionDecode.scala 87:23]
    node _io_ex_immediate_T_35 = bits(io_instruction, 30, 21) @[src/main/scala/riscv/core/InstructionDecode.scala 88:23]
    node io_ex_immediate_lo_1 = cat(_io_ex_immediate_T_35, UInt<1>("h0")) @[src/main/scala/riscv/core/InstructionDecode.scala 84:30]
    node io_ex_immediate_hi_hi_1 = cat(_io_ex_immediate_T_32, _io_ex_immediate_T_33) @[src/main/scala/riscv/core/InstructionDecode.scala 84:30]
    node io_ex_immediate_hi_2 = cat(io_ex_immediate_hi_hi_1, _io_ex_immediate_T_34) @[src/main/scala/riscv/core/InstructionDecode.scala 84:30]
    node _io_ex_immediate_T_36 = cat(io_ex_immediate_hi_2, io_ex_immediate_lo_1) @[src/main/scala/riscv/core/InstructionDecode.scala 84:30]
    node _io_ex_immediate_T_37 = eq(UInt<5>("h13"), opcode) @[src/main/scala/riscv/core/InstructionDecode.scala 69:4]
    node _io_ex_immediate_T_38 = mux(_io_ex_immediate_T_37, _io_ex_immediate_T_7, _io_ex_immediate_T_3) @[src/main/scala/riscv/core/InstructionDecode.scala 69:4]
    node _io_ex_immediate_T_39 = eq(UInt<2>("h3"), opcode) @[src/main/scala/riscv/core/InstructionDecode.scala 69:4]
    node _io_ex_immediate_T_40 = mux(_io_ex_immediate_T_39, _io_ex_immediate_T_11, _io_ex_immediate_T_38) @[src/main/scala/riscv/core/InstructionDecode.scala 69:4]
    node _io_ex_immediate_T_41 = eq(UInt<7>("h67"), opcode) @[src/main/scala/riscv/core/InstructionDecode.scala 69:4]
    node _io_ex_immediate_T_42 = mux(_io_ex_immediate_T_41, _io_ex_immediate_T_15, _io_ex_immediate_T_40) @[src/main/scala/riscv/core/InstructionDecode.scala 69:4]
    node _io_ex_immediate_T_43 = eq(UInt<6>("h23"), opcode) @[src/main/scala/riscv/core/InstructionDecode.scala 69:4]
    node _io_ex_immediate_T_44 = mux(_io_ex_immediate_T_43, _io_ex_immediate_T_20, _io_ex_immediate_T_42) @[src/main/scala/riscv/core/InstructionDecode.scala 69:4]
    node _io_ex_immediate_T_45 = eq(UInt<7>("h63"), opcode) @[src/main/scala/riscv/core/InstructionDecode.scala 69:4]
    node _io_ex_immediate_T_46 = mux(_io_ex_immediate_T_45, _io_ex_immediate_T_26, _io_ex_immediate_T_44) @[src/main/scala/riscv/core/InstructionDecode.scala 69:4]
    node _io_ex_immediate_T_47 = eq(UInt<6>("h37"), opcode) @[src/main/scala/riscv/core/InstructionDecode.scala 69:4]
    node _io_ex_immediate_T_48 = mux(_io_ex_immediate_T_47, _io_ex_immediate_T_28, _io_ex_immediate_T_46) @[src/main/scala/riscv/core/InstructionDecode.scala 69:4]
    node _io_ex_immediate_T_49 = eq(UInt<5>("h17"), opcode) @[src/main/scala/riscv/core/InstructionDecode.scala 69:4]
    node _io_ex_immediate_T_50 = mux(_io_ex_immediate_T_49, _io_ex_immediate_T_30, _io_ex_immediate_T_48) @[src/main/scala/riscv/core/InstructionDecode.scala 69:4]
    node _io_ex_immediate_T_51 = eq(UInt<7>("h6f"), opcode) @[src/main/scala/riscv/core/InstructionDecode.scala 69:4]
    node _io_ex_immediate_T_52 = mux(_io_ex_immediate_T_51, _io_ex_immediate_T_36, _io_ex_immediate_T_50) @[src/main/scala/riscv/core/InstructionDecode.scala 69:4]
    node _io_ex_aluop1_source_T = eq(opcode, UInt<5>("h17")) @[src/main/scala/riscv/core/InstructionDecode.scala 94:12]
    node _io_ex_aluop1_source_T_1 = eq(opcode, UInt<7>("h63")) @[src/main/scala/riscv/core/InstructionDecode.scala 94:45]
    node _io_ex_aluop1_source_T_2 = or(_io_ex_aluop1_source_T, _io_ex_aluop1_source_T_1) @[src/main/scala/riscv/core/InstructionDecode.scala 94:35]
    node _io_ex_aluop1_source_T_3 = eq(opcode, UInt<7>("h6f")) @[src/main/scala/riscv/core/InstructionDecode.scala 94:78]
    node _io_ex_aluop1_source_T_4 = or(_io_ex_aluop1_source_T_2, _io_ex_aluop1_source_T_3) @[src/main/scala/riscv/core/InstructionDecode.scala 94:68]
    node _io_ex_aluop1_source_T_5 = mux(_io_ex_aluop1_source_T_4, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/riscv/core/InstructionDecode.scala 93:29]
    node _io_ex_aluop2_source_T = eq(opcode, UInt<6>("h33")) @[src/main/scala/riscv/core/InstructionDecode.scala 99:12]
    node _io_ex_aluop2_source_T_1 = mux(_io_ex_aluop2_source_T, UInt<1>("h0"), UInt<1>("h1")) @[src/main/scala/riscv/core/InstructionDecode.scala 98:29]
    node _io_ex_memory_read_enable_T = eq(opcode, UInt<2>("h3")) @[src/main/scala/riscv/core/InstructionDecode.scala 103:39]
    node _io_ex_memory_write_enable_T = eq(opcode, UInt<6>("h23")) @[src/main/scala/riscv/core/InstructionDecode.scala 104:39]
    node _io_ex_reg_write_source_T = eq(UInt<2>("h3"), opcode) @[src/main/scala/riscv/core/InstructionDecode.scala 108:4]
    node _io_ex_reg_write_source_T_1 = mux(_io_ex_reg_write_source_T, UInt<2>("h1"), UInt<2>("h0")) @[src/main/scala/riscv/core/InstructionDecode.scala 108:4]
    node _io_ex_reg_write_source_T_2 = eq(UInt<7>("h73"), opcode) @[src/main/scala/riscv/core/InstructionDecode.scala 108:4]
    node _io_ex_reg_write_source_T_3 = mux(_io_ex_reg_write_source_T_2, UInt<2>("h2"), _io_ex_reg_write_source_T_1) @[src/main/scala/riscv/core/InstructionDecode.scala 108:4]
    node _io_ex_reg_write_source_T_4 = eq(UInt<7>("h6f"), opcode) @[src/main/scala/riscv/core/InstructionDecode.scala 108:4]
    node _io_ex_reg_write_source_T_5 = mux(_io_ex_reg_write_source_T_4, UInt<2>("h3"), _io_ex_reg_write_source_T_3) @[src/main/scala/riscv/core/InstructionDecode.scala 108:4]
    node _io_ex_reg_write_source_T_6 = eq(UInt<7>("h67"), opcode) @[src/main/scala/riscv/core/InstructionDecode.scala 108:4]
    node _io_ex_reg_write_source_T_7 = mux(_io_ex_reg_write_source_T_6, UInt<2>("h3"), _io_ex_reg_write_source_T_5) @[src/main/scala/riscv/core/InstructionDecode.scala 108:4]
    node _io_ex_reg_write_enable_T = eq(opcode, UInt<6>("h33")) @[src/main/scala/riscv/core/InstructionDecode.scala 116:37]
    node _io_ex_reg_write_enable_T_1 = eq(opcode, UInt<5>("h13")) @[src/main/scala/riscv/core/InstructionDecode.scala 116:73]
    node _io_ex_reg_write_enable_T_2 = or(_io_ex_reg_write_enable_T, _io_ex_reg_write_enable_T_1) @[src/main/scala/riscv/core/InstructionDecode.scala 116:62]
    node _io_ex_reg_write_enable_T_3 = eq(opcode, UInt<2>("h3")) @[src/main/scala/riscv/core/InstructionDecode.scala 117:13]
    node _io_ex_reg_write_enable_T_4 = or(_io_ex_reg_write_enable_T_2, _io_ex_reg_write_enable_T_3) @[src/main/scala/riscv/core/InstructionDecode.scala 116:97]
    node _io_ex_reg_write_enable_T_5 = eq(opcode, UInt<5>("h17")) @[src/main/scala/riscv/core/InstructionDecode.scala 117:48]
    node _io_ex_reg_write_enable_T_6 = or(_io_ex_reg_write_enable_T_4, _io_ex_reg_write_enable_T_5) @[src/main/scala/riscv/core/InstructionDecode.scala 117:37]
    node _io_ex_reg_write_enable_T_7 = eq(opcode, UInt<6>("h37")) @[src/main/scala/riscv/core/InstructionDecode.scala 117:83]
    node _io_ex_reg_write_enable_T_8 = or(_io_ex_reg_write_enable_T_6, _io_ex_reg_write_enable_T_7) @[src/main/scala/riscv/core/InstructionDecode.scala 117:72]
    node _io_ex_reg_write_enable_T_9 = eq(opcode, UInt<7>("h6f")) @[src/main/scala/riscv/core/InstructionDecode.scala 118:13]
    node _io_ex_reg_write_enable_T_10 = or(_io_ex_reg_write_enable_T_8, _io_ex_reg_write_enable_T_9) @[src/main/scala/riscv/core/InstructionDecode.scala 117:105]
    node _io_ex_reg_write_enable_T_11 = eq(opcode, UInt<7>("h67")) @[src/main/scala/riscv/core/InstructionDecode.scala 118:46]
    node _io_ex_reg_write_enable_T_12 = or(_io_ex_reg_write_enable_T_10, _io_ex_reg_write_enable_T_11) @[src/main/scala/riscv/core/InstructionDecode.scala 118:35]
    node _io_ex_reg_write_enable_T_13 = eq(opcode, UInt<7>("h73")) @[src/main/scala/riscv/core/InstructionDecode.scala 118:80]
    node _io_ex_reg_write_enable_T_14 = or(_io_ex_reg_write_enable_T_12, _io_ex_reg_write_enable_T_13) @[src/main/scala/riscv/core/InstructionDecode.scala 118:69]
    node _io_ex_reg_write_address_T = bits(io_instruction, 11, 7) @[src/main/scala/riscv/core/InstructionDecode.scala 119:44]
    node _io_ex_csr_address_T = bits(io_instruction, 31, 20) @[src/main/scala/riscv/core/InstructionDecode.scala 120:44]
    node _io_ex_csr_write_enable_T = eq(opcode, UInt<7>("h73")) @[src/main/scala/riscv/core/InstructionDecode.scala 121:37]
    node _io_ex_csr_write_enable_T_1 = eq(funct3, UInt<1>("h1")) @[src/main/scala/riscv/core/InstructionDecode.scala 122:12]
    node _io_ex_csr_write_enable_T_2 = eq(funct3, UInt<3>("h5")) @[src/main/scala/riscv/core/InstructionDecode.scala 122:52]
    node _io_ex_csr_write_enable_T_3 = or(_io_ex_csr_write_enable_T_1, _io_ex_csr_write_enable_T_2) @[src/main/scala/riscv/core/InstructionDecode.scala 122:42]
    node _io_ex_csr_write_enable_T_4 = eq(funct3, UInt<2>("h2")) @[src/main/scala/riscv/core/InstructionDecode.scala 123:14]
    node _io_ex_csr_write_enable_T_5 = or(_io_ex_csr_write_enable_T_3, _io_ex_csr_write_enable_T_4) @[src/main/scala/riscv/core/InstructionDecode.scala 122:83]
    node _io_ex_csr_write_enable_T_6 = eq(funct3, UInt<3>("h6")) @[src/main/scala/riscv/core/InstructionDecode.scala 123:54]
    node _io_ex_csr_write_enable_T_7 = or(_io_ex_csr_write_enable_T_5, _io_ex_csr_write_enable_T_6) @[src/main/scala/riscv/core/InstructionDecode.scala 123:44]
    node _io_ex_csr_write_enable_T_8 = eq(funct3, UInt<2>("h3")) @[src/main/scala/riscv/core/InstructionDecode.scala 124:14]
    node _io_ex_csr_write_enable_T_9 = or(_io_ex_csr_write_enable_T_7, _io_ex_csr_write_enable_T_8) @[src/main/scala/riscv/core/InstructionDecode.scala 123:85]
    node _io_ex_csr_write_enable_T_10 = eq(funct3, UInt<3>("h7")) @[src/main/scala/riscv/core/InstructionDecode.scala 124:54]
    node _io_ex_csr_write_enable_T_11 = or(_io_ex_csr_write_enable_T_9, _io_ex_csr_write_enable_T_10) @[src/main/scala/riscv/core/InstructionDecode.scala 124:44]
    node _io_ex_csr_write_enable_T_12 = and(_io_ex_csr_write_enable_T, _io_ex_csr_write_enable_T_11) @[src/main/scala/riscv/core/InstructionDecode.scala 121:59]
    node _reg1_data_forwarded_T = eq(UInt<2>("h0"), io_reg1_forward) @[src/main/scala/riscv/core/InstructionDecode.scala 129:60]
    node _reg1_data_forwarded_T_1 = mux(_reg1_data_forwarded_T, io_reg1_data, UInt<1>("h0")) @[src/main/scala/riscv/core/InstructionDecode.scala 129:60]
    node _reg1_data_forwarded_T_2 = eq(UInt<2>("h2"), io_reg1_forward) @[src/main/scala/riscv/core/InstructionDecode.scala 129:60]
    node _reg1_data_forwarded_T_3 = mux(_reg1_data_forwarded_T_2, io_forward_from_wb, _reg1_data_forwarded_T_1) @[src/main/scala/riscv/core/InstructionDecode.scala 129:60]
    node _reg1_data_forwarded_T_4 = eq(UInt<2>("h1"), io_reg1_forward) @[src/main/scala/riscv/core/InstructionDecode.scala 129:60]
    node reg1_data_forwarded = mux(_reg1_data_forwarded_T_4, io_forward_from_mem, _reg1_data_forwarded_T_3) @[src/main/scala/riscv/core/InstructionDecode.scala 129:60]
    node _reg2_data_forwarded_T = eq(UInt<2>("h0"), io_reg2_forward) @[src/main/scala/riscv/core/InstructionDecode.scala 136:60]
    node _reg2_data_forwarded_T_1 = mux(_reg2_data_forwarded_T, io_reg2_data, UInt<1>("h0")) @[src/main/scala/riscv/core/InstructionDecode.scala 136:60]
    node _reg2_data_forwarded_T_2 = eq(UInt<2>("h2"), io_reg2_forward) @[src/main/scala/riscv/core/InstructionDecode.scala 136:60]
    node _reg2_data_forwarded_T_3 = mux(_reg2_data_forwarded_T_2, io_forward_from_wb, _reg2_data_forwarded_T_1) @[src/main/scala/riscv/core/InstructionDecode.scala 136:60]
    node _reg2_data_forwarded_T_4 = eq(UInt<2>("h1"), io_reg2_forward) @[src/main/scala/riscv/core/InstructionDecode.scala 136:60]
    node reg2_data_forwarded = mux(_reg2_data_forwarded_T_4, io_forward_from_mem, _reg2_data_forwarded_T_3) @[src/main/scala/riscv/core/InstructionDecode.scala 136:60]
    node reg1_data = mux(uses_rs1, reg1_data_forwarded, UInt<1>("h0")) @[src/main/scala/riscv/core/InstructionDecode.scala 143:22]
    node reg2_data = mux(uses_rs2, reg2_data_forwarded, UInt<1>("h0")) @[src/main/scala/riscv/core/InstructionDecode.scala 144:22]
    node _io_ctrl_jump_instruction_T = eq(opcode, UInt<7>("h6f")) @[src/main/scala/riscv/core/InstructionDecode.scala 145:38]
    node _io_ctrl_jump_instruction_T_1 = eq(opcode, UInt<7>("h67")) @[src/main/scala/riscv/core/InstructionDecode.scala 146:13]
    node _io_ctrl_jump_instruction_T_2 = or(_io_ctrl_jump_instruction_T, _io_ctrl_jump_instruction_T_1) @[src/main/scala/riscv/core/InstructionDecode.scala 145:59]
    node _io_ctrl_jump_instruction_T_3 = eq(opcode, UInt<7>("h63")) @[src/main/scala/riscv/core/InstructionDecode.scala 147:13]
    node _io_ctrl_jump_instruction_T_4 = or(_io_ctrl_jump_instruction_T_2, _io_ctrl_jump_instruction_T_3) @[src/main/scala/riscv/core/InstructionDecode.scala 146:36]
    node _branch_taken_T = eq(io_branch_hazard, UInt<1>("h0")) @[src/main/scala/riscv/core/InstructionDecode.scala 154:22]
    node _branch_taken_T_1 = eq(opcode, UInt<7>("h6f")) @[src/main/scala/riscv/core/InstructionDecode.scala 155:12]
    node _branch_taken_T_2 = eq(opcode, UInt<7>("h67")) @[src/main/scala/riscv/core/InstructionDecode.scala 156:15]
    node _branch_taken_T_3 = or(_branch_taken_T_1, _branch_taken_T_2) @[src/main/scala/riscv/core/InstructionDecode.scala 155:33]
    node _branch_taken_T_4 = eq(opcode, UInt<7>("h63")) @[src/main/scala/riscv/core/InstructionDecode.scala 157:15]
    node _branch_taken_T_5 = eq(reg1_data, reg2_data) @[src/main/scala/riscv/core/InstructionDecode.scala 162:48]
    node _branch_taken_T_6 = neq(reg1_data, reg2_data) @[src/main/scala/riscv/core/InstructionDecode.scala 163:48]
    node _branch_taken_T_7 = asSInt(reg1_data) @[src/main/scala/riscv/core/InstructionDecode.scala 164:48]
    node _branch_taken_T_8 = asSInt(reg2_data) @[src/main/scala/riscv/core/InstructionDecode.scala 164:67]
    node _branch_taken_T_9 = lt(_branch_taken_T_7, _branch_taken_T_8) @[src/main/scala/riscv/core/InstructionDecode.scala 164:55]
    node _branch_taken_T_10 = asSInt(reg1_data) @[src/main/scala/riscv/core/InstructionDecode.scala 165:48]
    node _branch_taken_T_11 = asSInt(reg2_data) @[src/main/scala/riscv/core/InstructionDecode.scala 165:68]
    node _branch_taken_T_12 = geq(_branch_taken_T_10, _branch_taken_T_11) @[src/main/scala/riscv/core/InstructionDecode.scala 165:55]
    node _branch_taken_T_13 = lt(reg1_data, reg2_data) @[src/main/scala/riscv/core/InstructionDecode.scala 166:55]
    node _branch_taken_T_14 = geq(reg1_data, reg2_data) @[src/main/scala/riscv/core/InstructionDecode.scala 167:55]
    node _branch_taken_T_15 = eq(UInt<1>("h0"), funct3) @[src/main/scala/riscv/core/InstructionDecode.scala 160:8]
    node _branch_taken_T_16 = mux(_branch_taken_T_15, _branch_taken_T_5, UInt<1>("h0")) @[src/main/scala/riscv/core/InstructionDecode.scala 160:8]
    node _branch_taken_T_17 = eq(UInt<1>("h1"), funct3) @[src/main/scala/riscv/core/InstructionDecode.scala 160:8]
    node _branch_taken_T_18 = mux(_branch_taken_T_17, _branch_taken_T_6, _branch_taken_T_16) @[src/main/scala/riscv/core/InstructionDecode.scala 160:8]
    node _branch_taken_T_19 = eq(UInt<3>("h4"), funct3) @[src/main/scala/riscv/core/InstructionDecode.scala 160:8]
    node _branch_taken_T_20 = mux(_branch_taken_T_19, _branch_taken_T_9, _branch_taken_T_18) @[src/main/scala/riscv/core/InstructionDecode.scala 160:8]
    node _branch_taken_T_21 = eq(UInt<3>("h5"), funct3) @[src/main/scala/riscv/core/InstructionDecode.scala 160:8]
    node _branch_taken_T_22 = mux(_branch_taken_T_21, _branch_taken_T_12, _branch_taken_T_20) @[src/main/scala/riscv/core/InstructionDecode.scala 160:8]
    node _branch_taken_T_23 = eq(UInt<3>("h6"), funct3) @[src/main/scala/riscv/core/InstructionDecode.scala 160:8]
    node _branch_taken_T_24 = mux(_branch_taken_T_23, _branch_taken_T_13, _branch_taken_T_22) @[src/main/scala/riscv/core/InstructionDecode.scala 160:8]
    node _branch_taken_T_25 = eq(UInt<3>("h7"), funct3) @[src/main/scala/riscv/core/InstructionDecode.scala 160:8]
    node _branch_taken_T_26 = mux(_branch_taken_T_25, _branch_taken_T_14, _branch_taken_T_24) @[src/main/scala/riscv/core/InstructionDecode.scala 160:8]
    node _branch_taken_T_27 = and(_branch_taken_T_4, _branch_taken_T_26) @[src/main/scala/riscv/core/InstructionDecode.scala 157:39]
    node _branch_taken_T_28 = or(_branch_taken_T_3, _branch_taken_T_27) @[src/main/scala/riscv/core/InstructionDecode.scala 156:38]
    node branch_taken = and(_branch_taken_T, _branch_taken_T_28) @[src/main/scala/riscv/core/InstructionDecode.scala 154:40]
    node _io_if_jump_flag_T = or(branch_taken, io_interrupt_assert) @[src/main/scala/riscv/core/InstructionDecode.scala 172:35]
    node _jalr_target_T = add(reg1_data, io_ex_immediate) @[src/main/scala/riscv/core/InstructionDecode.scala 174:36]
    node _jalr_target_T_1 = tail(_jalr_target_T, 1) @[src/main/scala/riscv/core/InstructionDecode.scala 174:36]
    node _jalr_target_T_2 = bits(_jalr_target_T_1, 31, 1) @[src/main/scala/riscv/core/InstructionDecode.scala 174:54]
    node jalr_target = cat(_jalr_target_T_2, UInt<1>("h0")) @[src/main/scala/riscv/core/InstructionDecode.scala 174:24]
    node _io_if_jump_address_T = add(io_instruction_address, io_ex_immediate) @[src/main/scala/riscv/core/InstructionDecode.scala 181:55]
    node _io_if_jump_address_T_1 = tail(_io_if_jump_address_T, 1) @[src/main/scala/riscv/core/InstructionDecode.scala 181:55]
    node _io_if_jump_address_T_2 = add(io_instruction_address, io_ex_immediate) @[src/main/scala/riscv/core/InstructionDecode.scala 182:55]
    node _io_if_jump_address_T_3 = tail(_io_if_jump_address_T_2, 1) @[src/main/scala/riscv/core/InstructionDecode.scala 182:55]
    node _io_if_jump_address_T_4 = eq(UInt<7>("h63"), opcode) @[src/main/scala/riscv/core/InstructionDecode.scala 179:27]
    node _io_if_jump_address_T_5 = mux(_io_if_jump_address_T_4, _io_if_jump_address_T_1, UInt<1>("h0")) @[src/main/scala/riscv/core/InstructionDecode.scala 179:27]
    node _io_if_jump_address_T_6 = eq(UInt<7>("h6f"), opcode) @[src/main/scala/riscv/core/InstructionDecode.scala 179:27]
    node _io_if_jump_address_T_7 = mux(_io_if_jump_address_T_6, _io_if_jump_address_T_3, _io_if_jump_address_T_5) @[src/main/scala/riscv/core/InstructionDecode.scala 179:27]
    node _io_if_jump_address_T_8 = eq(UInt<7>("h67"), opcode) @[src/main/scala/riscv/core/InstructionDecode.scala 179:27]
    node _io_if_jump_address_T_9 = mux(_io_if_jump_address_T_8, jalr_target, _io_if_jump_address_T_7) @[src/main/scala/riscv/core/InstructionDecode.scala 179:27]
    node _io_if_jump_address_T_10 = mux(io_interrupt_assert, io_interrupt_handler_address, _io_if_jump_address_T_9) @[src/main/scala/riscv/core/InstructionDecode.scala 176:28]
    node _io_clint_jump_address_T = add(io_instruction_address, io_ex_immediate) @[src/main/scala/riscv/core/InstructionDecode.scala 193:53]
    node _io_clint_jump_address_T_1 = tail(_io_clint_jump_address_T, 1) @[src/main/scala/riscv/core/InstructionDecode.scala 193:53]
    node _io_clint_jump_address_T_2 = add(io_instruction_address, io_ex_immediate) @[src/main/scala/riscv/core/InstructionDecode.scala 194:53]
    node _io_clint_jump_address_T_3 = tail(_io_clint_jump_address_T_2, 1) @[src/main/scala/riscv/core/InstructionDecode.scala 194:53]
    node _io_clint_jump_address_T_4 = eq(UInt<7>("h63"), opcode) @[src/main/scala/riscv/core/InstructionDecode.scala 191:4]
    node _io_clint_jump_address_T_5 = mux(_io_clint_jump_address_T_4, _io_clint_jump_address_T_1, UInt<1>("h0")) @[src/main/scala/riscv/core/InstructionDecode.scala 191:4]
    node _io_clint_jump_address_T_6 = eq(UInt<7>("h6f"), opcode) @[src/main/scala/riscv/core/InstructionDecode.scala 191:4]
    node _io_clint_jump_address_T_7 = mux(_io_clint_jump_address_T_6, _io_clint_jump_address_T_3, _io_clint_jump_address_T_5) @[src/main/scala/riscv/core/InstructionDecode.scala 191:4]
    node _io_clint_jump_address_T_8 = eq(UInt<7>("h67"), opcode) @[src/main/scala/riscv/core/InstructionDecode.scala 191:4]
    node _io_clint_jump_address_T_9 = mux(_io_clint_jump_address_T_8, jalr_target, _io_clint_jump_address_T_7) @[src/main/scala/riscv/core/InstructionDecode.scala 191:4]
    io_regs_reg1_read_address <= _io_regs_reg1_read_address_T @[src/main/scala/riscv/core/InstructionDecode.scala 64:29]
    io_regs_reg2_read_address <= _io_regs_reg2_read_address_T @[src/main/scala/riscv/core/InstructionDecode.scala 65:29]
    io_ex_immediate <= _io_ex_immediate_T_52 @[src/main/scala/riscv/core/InstructionDecode.scala 66:19]
    io_ex_aluop1_source <= _io_ex_aluop1_source_T_5 @[src/main/scala/riscv/core/InstructionDecode.scala 93:23]
    io_ex_aluop2_source <= _io_ex_aluop2_source_T_1 @[src/main/scala/riscv/core/InstructionDecode.scala 98:23]
    io_ex_memory_read_enable <= _io_ex_memory_read_enable_T @[src/main/scala/riscv/core/InstructionDecode.scala 103:29]
    io_ex_memory_write_enable <= _io_ex_memory_write_enable_T @[src/main/scala/riscv/core/InstructionDecode.scala 104:29]
    io_ex_reg_write_source <= _io_ex_reg_write_source_T_7 @[src/main/scala/riscv/core/InstructionDecode.scala 105:26]
    io_ex_reg_write_enable <= _io_ex_reg_write_enable_T_14 @[src/main/scala/riscv/core/InstructionDecode.scala 116:26]
    io_ex_reg_write_address <= _io_ex_reg_write_address_T @[src/main/scala/riscv/core/InstructionDecode.scala 119:27]
    io_ex_csr_address <= _io_ex_csr_address_T @[src/main/scala/riscv/core/InstructionDecode.scala 120:27]
    io_ex_csr_write_enable <= _io_ex_csr_write_enable_T_12 @[src/main/scala/riscv/core/InstructionDecode.scala 121:26]
    io_ctrl_jump_instruction <= _io_ctrl_jump_instruction_T_4 @[src/main/scala/riscv/core/InstructionDecode.scala 145:28]
    io_clint_jump_flag <= io_ctrl_jump_instruction @[src/main/scala/riscv/core/InstructionDecode.scala 187:22]
    io_clint_jump_address <= _io_clint_jump_address_T_9 @[src/main/scala/riscv/core/InstructionDecode.scala 188:25]
    io_if_jump_flag <= _io_if_jump_flag_T @[src/main/scala/riscv/core/InstructionDecode.scala 172:19]
    io_if_jump_address <= _io_if_jump_address_T_10 @[src/main/scala/riscv/core/InstructionDecode.scala 176:22]

  module PipelineRegister_11 :
    input clock : Clock
    input reset : UInt<1>
    input io_stall : UInt<1> @[src/main/scala/riscv/core/PipelineRegister.scala 24:14]
    input io_flush : UInt<1> @[src/main/scala/riscv/core/PipelineRegister.scala 24:14]
    input io_in : UInt<5> @[src/main/scala/riscv/core/PipelineRegister.scala 24:14]
    output io_out : UInt<5> @[src/main/scala/riscv/core/PipelineRegister.scala 24:14]

    reg reg : UInt<5>, clock with :
      reset => (UInt<1>("h0"), reg) @[src/main/scala/riscv/core/PipelineRegister.scala 31:20]
    node _T = eq(io_stall, UInt<1>("h0")) @[src/main/scala/riscv/core/PipelineRegister.scala 35:14]
    node _GEN_0 = mux(_T, io_in, reg) @[src/main/scala/riscv/core/PipelineRegister.scala 31:20 35:25 36:9]
    node _GEN_1 = mux(io_flush, UInt<1>("h0"), _GEN_0) @[src/main/scala/riscv/core/PipelineRegister.scala 33:18 34:9]
    io_out <= reg @[src/main/scala/riscv/core/PipelineRegister.scala 40:10]
    reg <= mux(reset, UInt<1>("h0"), _GEN_1) @[src/main/scala/riscv/core/PipelineRegister.scala 31:{20,20}]

  module PipelineRegister_15 :
    input clock : Clock
    input reset : UInt<1>
    input io_stall : UInt<1> @[src/main/scala/riscv/core/PipelineRegister.scala 24:14]
    input io_flush : UInt<1> @[src/main/scala/riscv/core/PipelineRegister.scala 24:14]
    input io_in : UInt<2> @[src/main/scala/riscv/core/PipelineRegister.scala 24:14]
    output io_out : UInt<2> @[src/main/scala/riscv/core/PipelineRegister.scala 24:14]

    reg reg : UInt<2>, clock with :
      reset => (UInt<1>("h0"), reg) @[src/main/scala/riscv/core/PipelineRegister.scala 31:20]
    node _T = eq(io_stall, UInt<1>("h0")) @[src/main/scala/riscv/core/PipelineRegister.scala 35:14]
    node _GEN_0 = mux(_T, io_in, reg) @[src/main/scala/riscv/core/PipelineRegister.scala 31:20 35:25 36:9]
    node _GEN_1 = mux(io_flush, UInt<1>("h0"), _GEN_0) @[src/main/scala/riscv/core/PipelineRegister.scala 33:18 34:9]
    io_out <= reg @[src/main/scala/riscv/core/PipelineRegister.scala 40:10]
    reg <= mux(reset, UInt<1>("h0"), _GEN_1) @[src/main/scala/riscv/core/PipelineRegister.scala 31:{20,20}]

  module PipelineRegister_22 :
    input clock : Clock
    input reset : UInt<1>
    input io_stall : UInt<1> @[src/main/scala/riscv/core/PipelineRegister.scala 24:14]
    input io_flush : UInt<1> @[src/main/scala/riscv/core/PipelineRegister.scala 24:14]
    input io_in : UInt<12> @[src/main/scala/riscv/core/PipelineRegister.scala 24:14]
    output io_out : UInt<12> @[src/main/scala/riscv/core/PipelineRegister.scala 24:14]

    reg reg : UInt<12>, clock with :
      reset => (UInt<1>("h0"), reg) @[src/main/scala/riscv/core/PipelineRegister.scala 31:20]
    node _T = eq(io_stall, UInt<1>("h0")) @[src/main/scala/riscv/core/PipelineRegister.scala 35:14]
    node _GEN_0 = mux(_T, io_in, reg) @[src/main/scala/riscv/core/PipelineRegister.scala 31:20 35:25 36:9]
    node _GEN_1 = mux(io_flush, UInt<1>("h0"), _GEN_0) @[src/main/scala/riscv/core/PipelineRegister.scala 33:18 34:9]
    io_out <= reg @[src/main/scala/riscv/core/PipelineRegister.scala 40:10]
    reg <= mux(reset, UInt<1>("h0"), _GEN_1) @[src/main/scala/riscv/core/PipelineRegister.scala 31:{20,20}]

  module ID2EX :
    input clock : Clock
    input reset : UInt<1>
    input io_stall : UInt<1> @[src/main/scala/riscv/core/ID2EX.scala 30:14]
    input io_flush : UInt<1> @[src/main/scala/riscv/core/ID2EX.scala 30:14]
    input io_instruction : UInt<32> @[src/main/scala/riscv/core/ID2EX.scala 30:14]
    input io_instruction_address : UInt<32> @[src/main/scala/riscv/core/ID2EX.scala 30:14]
    input io_regs_reg1_read_address : UInt<5> @[src/main/scala/riscv/core/ID2EX.scala 30:14]
    input io_regs_reg2_read_address : UInt<5> @[src/main/scala/riscv/core/ID2EX.scala 30:14]
    input io_regs_write_enable : UInt<1> @[src/main/scala/riscv/core/ID2EX.scala 30:14]
    input io_regs_write_address : UInt<5> @[src/main/scala/riscv/core/ID2EX.scala 30:14]
    input io_regs_write_source : UInt<2> @[src/main/scala/riscv/core/ID2EX.scala 30:14]
    input io_reg1_data : UInt<32> @[src/main/scala/riscv/core/ID2EX.scala 30:14]
    input io_reg2_data : UInt<32> @[src/main/scala/riscv/core/ID2EX.scala 30:14]
    input io_immediate : UInt<32> @[src/main/scala/riscv/core/ID2EX.scala 30:14]
    input io_aluop1_source : UInt<1> @[src/main/scala/riscv/core/ID2EX.scala 30:14]
    input io_aluop2_source : UInt<1> @[src/main/scala/riscv/core/ID2EX.scala 30:14]
    input io_csr_write_enable : UInt<1> @[src/main/scala/riscv/core/ID2EX.scala 30:14]
    input io_csr_address : UInt<12> @[src/main/scala/riscv/core/ID2EX.scala 30:14]
    input io_memory_read_enable : UInt<1> @[src/main/scala/riscv/core/ID2EX.scala 30:14]
    input io_memory_write_enable : UInt<1> @[src/main/scala/riscv/core/ID2EX.scala 30:14]
    input io_csr_read_data : UInt<32> @[src/main/scala/riscv/core/ID2EX.scala 30:14]
    output io_output_instruction : UInt<32> @[src/main/scala/riscv/core/ID2EX.scala 30:14]
    output io_output_instruction_address : UInt<32> @[src/main/scala/riscv/core/ID2EX.scala 30:14]
    output io_output_regs_reg1_read_address : UInt<5> @[src/main/scala/riscv/core/ID2EX.scala 30:14]
    output io_output_regs_reg2_read_address : UInt<5> @[src/main/scala/riscv/core/ID2EX.scala 30:14]
    output io_output_regs_write_enable : UInt<1> @[src/main/scala/riscv/core/ID2EX.scala 30:14]
    output io_output_regs_write_address : UInt<5> @[src/main/scala/riscv/core/ID2EX.scala 30:14]
    output io_output_regs_write_source : UInt<2> @[src/main/scala/riscv/core/ID2EX.scala 30:14]
    output io_output_reg1_data : UInt<32> @[src/main/scala/riscv/core/ID2EX.scala 30:14]
    output io_output_reg2_data : UInt<32> @[src/main/scala/riscv/core/ID2EX.scala 30:14]
    output io_output_immediate : UInt<32> @[src/main/scala/riscv/core/ID2EX.scala 30:14]
    output io_output_aluop1_source : UInt<1> @[src/main/scala/riscv/core/ID2EX.scala 30:14]
    output io_output_aluop2_source : UInt<1> @[src/main/scala/riscv/core/ID2EX.scala 30:14]
    output io_output_csr_write_enable : UInt<1> @[src/main/scala/riscv/core/ID2EX.scala 30:14]
    output io_output_csr_address : UInt<12> @[src/main/scala/riscv/core/ID2EX.scala 30:14]
    output io_output_memory_read_enable : UInt<1> @[src/main/scala/riscv/core/ID2EX.scala 30:14]
    output io_output_memory_write_enable : UInt<1> @[src/main/scala/riscv/core/ID2EX.scala 30:14]
    output io_output_csr_read_data : UInt<32> @[src/main/scala/riscv/core/ID2EX.scala 30:14]

    inst instruction of PipelineRegister @[src/main/scala/riscv/core/ID2EX.scala 71:27]
    inst instruction_address of PipelineRegister_1 @[src/main/scala/riscv/core/ID2EX.scala 77:35]
    inst regs_reg1_read_address of PipelineRegister_11 @[src/main/scala/riscv/core/ID2EX.scala 83:38]
    inst regs_reg2_read_address of PipelineRegister_11 @[src/main/scala/riscv/core/ID2EX.scala 89:38]
    inst regs_write_enable of PipelineRegister_3 @[src/main/scala/riscv/core/ID2EX.scala 95:33]
    inst regs_write_address of PipelineRegister_11 @[src/main/scala/riscv/core/ID2EX.scala 101:34]
    inst regs_write_source of PipelineRegister_15 @[src/main/scala/riscv/core/ID2EX.scala 107:33]
    inst reg1_data of PipelineRegister_2 @[src/main/scala/riscv/core/ID2EX.scala 113:25]
    inst reg2_data of PipelineRegister_2 @[src/main/scala/riscv/core/ID2EX.scala 119:25]
    inst immediate of PipelineRegister_2 @[src/main/scala/riscv/core/ID2EX.scala 125:25]
    inst aluop1_source of PipelineRegister_3 @[src/main/scala/riscv/core/ID2EX.scala 131:29]
    inst aluop2_source of PipelineRegister_3 @[src/main/scala/riscv/core/ID2EX.scala 137:29]
    inst csr_write_enable of PipelineRegister_3 @[src/main/scala/riscv/core/ID2EX.scala 143:32]
    inst csr_address of PipelineRegister_22 @[src/main/scala/riscv/core/ID2EX.scala 149:27]
    inst memory_read_enable of PipelineRegister_3 @[src/main/scala/riscv/core/ID2EX.scala 155:34]
    inst memory_write_enable of PipelineRegister_3 @[src/main/scala/riscv/core/ID2EX.scala 161:35]
    inst csr_read_data of PipelineRegister_2 @[src/main/scala/riscv/core/ID2EX.scala 167:29]
    io_output_instruction <= instruction.io_out @[src/main/scala/riscv/core/ID2EX.scala 75:25]
    io_output_instruction_address <= instruction_address.io_out @[src/main/scala/riscv/core/ID2EX.scala 81:33]
    io_output_regs_reg1_read_address <= regs_reg1_read_address.io_out @[src/main/scala/riscv/core/ID2EX.scala 87:36]
    io_output_regs_reg2_read_address <= regs_reg2_read_address.io_out @[src/main/scala/riscv/core/ID2EX.scala 93:36]
    io_output_regs_write_enable <= regs_write_enable.io_out @[src/main/scala/riscv/core/ID2EX.scala 99:31]
    io_output_regs_write_address <= regs_write_address.io_out @[src/main/scala/riscv/core/ID2EX.scala 105:32]
    io_output_regs_write_source <= regs_write_source.io_out @[src/main/scala/riscv/core/ID2EX.scala 111:31]
    io_output_reg1_data <= reg1_data.io_out @[src/main/scala/riscv/core/ID2EX.scala 117:23]
    io_output_reg2_data <= reg2_data.io_out @[src/main/scala/riscv/core/ID2EX.scala 123:23]
    io_output_immediate <= immediate.io_out @[src/main/scala/riscv/core/ID2EX.scala 129:23]
    io_output_aluop1_source <= aluop1_source.io_out @[src/main/scala/riscv/core/ID2EX.scala 135:27]
    io_output_aluop2_source <= aluop2_source.io_out @[src/main/scala/riscv/core/ID2EX.scala 141:27]
    io_output_csr_write_enable <= csr_write_enable.io_out @[src/main/scala/riscv/core/ID2EX.scala 147:30]
    io_output_csr_address <= csr_address.io_out @[src/main/scala/riscv/core/ID2EX.scala 153:25]
    io_output_memory_read_enable <= memory_read_enable.io_out @[src/main/scala/riscv/core/ID2EX.scala 159:32]
    io_output_memory_write_enable <= memory_write_enable.io_out @[src/main/scala/riscv/core/ID2EX.scala 165:33]
    io_output_csr_read_data <= csr_read_data.io_out @[src/main/scala/riscv/core/ID2EX.scala 171:27]
    instruction.clock <= clock
    instruction.reset <= reset
    instruction.io_stall <= io_stall @[src/main/scala/riscv/core/ID2EX.scala 73:25]
    instruction.io_flush <= io_flush @[src/main/scala/riscv/core/ID2EX.scala 74:25]
    instruction.io_in <= io_instruction @[src/main/scala/riscv/core/ID2EX.scala 72:25]
    instruction_address.clock <= clock
    instruction_address.reset <= reset
    instruction_address.io_stall <= io_stall @[src/main/scala/riscv/core/ID2EX.scala 79:33]
    instruction_address.io_flush <= io_flush @[src/main/scala/riscv/core/ID2EX.scala 80:33]
    instruction_address.io_in <= io_instruction_address @[src/main/scala/riscv/core/ID2EX.scala 78:33]
    regs_reg1_read_address.clock <= clock
    regs_reg1_read_address.reset <= reset
    regs_reg1_read_address.io_stall <= io_stall @[src/main/scala/riscv/core/ID2EX.scala 85:36]
    regs_reg1_read_address.io_flush <= io_flush @[src/main/scala/riscv/core/ID2EX.scala 86:36]
    regs_reg1_read_address.io_in <= io_regs_reg1_read_address @[src/main/scala/riscv/core/ID2EX.scala 84:36]
    regs_reg2_read_address.clock <= clock
    regs_reg2_read_address.reset <= reset
    regs_reg2_read_address.io_stall <= io_stall @[src/main/scala/riscv/core/ID2EX.scala 91:36]
    regs_reg2_read_address.io_flush <= io_flush @[src/main/scala/riscv/core/ID2EX.scala 92:36]
    regs_reg2_read_address.io_in <= io_regs_reg2_read_address @[src/main/scala/riscv/core/ID2EX.scala 90:36]
    regs_write_enable.clock <= clock
    regs_write_enable.reset <= reset
    regs_write_enable.io_stall <= io_stall @[src/main/scala/riscv/core/ID2EX.scala 97:31]
    regs_write_enable.io_flush <= io_flush @[src/main/scala/riscv/core/ID2EX.scala 98:31]
    regs_write_enable.io_in <= io_regs_write_enable @[src/main/scala/riscv/core/ID2EX.scala 96:31]
    regs_write_address.clock <= clock
    regs_write_address.reset <= reset
    regs_write_address.io_stall <= io_stall @[src/main/scala/riscv/core/ID2EX.scala 103:32]
    regs_write_address.io_flush <= io_flush @[src/main/scala/riscv/core/ID2EX.scala 104:32]
    regs_write_address.io_in <= io_regs_write_address @[src/main/scala/riscv/core/ID2EX.scala 102:32]
    regs_write_source.clock <= clock
    regs_write_source.reset <= reset
    regs_write_source.io_stall <= io_stall @[src/main/scala/riscv/core/ID2EX.scala 109:31]
    regs_write_source.io_flush <= io_flush @[src/main/scala/riscv/core/ID2EX.scala 110:31]
    regs_write_source.io_in <= io_regs_write_source @[src/main/scala/riscv/core/ID2EX.scala 108:31]
    reg1_data.clock <= clock
    reg1_data.reset <= reset
    reg1_data.io_stall <= io_stall @[src/main/scala/riscv/core/ID2EX.scala 115:23]
    reg1_data.io_flush <= io_flush @[src/main/scala/riscv/core/ID2EX.scala 116:23]
    reg1_data.io_in <= io_reg1_data @[src/main/scala/riscv/core/ID2EX.scala 114:23]
    reg2_data.clock <= clock
    reg2_data.reset <= reset
    reg2_data.io_stall <= io_stall @[src/main/scala/riscv/core/ID2EX.scala 121:23]
    reg2_data.io_flush <= io_flush @[src/main/scala/riscv/core/ID2EX.scala 122:23]
    reg2_data.io_in <= io_reg2_data @[src/main/scala/riscv/core/ID2EX.scala 120:23]
    immediate.clock <= clock
    immediate.reset <= reset
    immediate.io_stall <= io_stall @[src/main/scala/riscv/core/ID2EX.scala 127:23]
    immediate.io_flush <= io_flush @[src/main/scala/riscv/core/ID2EX.scala 128:23]
    immediate.io_in <= io_immediate @[src/main/scala/riscv/core/ID2EX.scala 126:23]
    aluop1_source.clock <= clock
    aluop1_source.reset <= reset
    aluop1_source.io_stall <= io_stall @[src/main/scala/riscv/core/ID2EX.scala 133:27]
    aluop1_source.io_flush <= io_flush @[src/main/scala/riscv/core/ID2EX.scala 134:27]
    aluop1_source.io_in <= io_aluop1_source @[src/main/scala/riscv/core/ID2EX.scala 132:27]
    aluop2_source.clock <= clock
    aluop2_source.reset <= reset
    aluop2_source.io_stall <= io_stall @[src/main/scala/riscv/core/ID2EX.scala 139:27]
    aluop2_source.io_flush <= io_flush @[src/main/scala/riscv/core/ID2EX.scala 140:27]
    aluop2_source.io_in <= io_aluop2_source @[src/main/scala/riscv/core/ID2EX.scala 138:27]
    csr_write_enable.clock <= clock
    csr_write_enable.reset <= reset
    csr_write_enable.io_stall <= io_stall @[src/main/scala/riscv/core/ID2EX.scala 145:30]
    csr_write_enable.io_flush <= io_flush @[src/main/scala/riscv/core/ID2EX.scala 146:30]
    csr_write_enable.io_in <= io_csr_write_enable @[src/main/scala/riscv/core/ID2EX.scala 144:30]
    csr_address.clock <= clock
    csr_address.reset <= reset
    csr_address.io_stall <= io_stall @[src/main/scala/riscv/core/ID2EX.scala 151:25]
    csr_address.io_flush <= io_flush @[src/main/scala/riscv/core/ID2EX.scala 152:25]
    csr_address.io_in <= io_csr_address @[src/main/scala/riscv/core/ID2EX.scala 150:25]
    memory_read_enable.clock <= clock
    memory_read_enable.reset <= reset
    memory_read_enable.io_stall <= io_stall @[src/main/scala/riscv/core/ID2EX.scala 157:32]
    memory_read_enable.io_flush <= io_flush @[src/main/scala/riscv/core/ID2EX.scala 158:32]
    memory_read_enable.io_in <= io_memory_read_enable @[src/main/scala/riscv/core/ID2EX.scala 156:32]
    memory_write_enable.clock <= clock
    memory_write_enable.reset <= reset
    memory_write_enable.io_stall <= io_stall @[src/main/scala/riscv/core/ID2EX.scala 163:33]
    memory_write_enable.io_flush <= io_flush @[src/main/scala/riscv/core/ID2EX.scala 164:33]
    memory_write_enable.io_in <= io_memory_write_enable @[src/main/scala/riscv/core/ID2EX.scala 162:33]
    csr_read_data.clock <= clock
    csr_read_data.reset <= reset
    csr_read_data.io_stall <= io_stall @[src/main/scala/riscv/core/ID2EX.scala 169:27]
    csr_read_data.io_flush <= io_flush @[src/main/scala/riscv/core/ID2EX.scala 170:27]
    csr_read_data.io_in <= io_csr_read_data @[src/main/scala/riscv/core/ID2EX.scala 168:27]

  module ALU :
    input clock : Clock
    input reset : UInt<1>
    input io_func : UInt<4> @[src/main/scala/riscv/core/ALU.scala 38:14]
    input io_op1 : UInt<32> @[src/main/scala/riscv/core/ALU.scala 38:14]
    input io_op2 : UInt<32> @[src/main/scala/riscv/core/ALU.scala 38:14]
    output io_result : UInt<32> @[src/main/scala/riscv/core/ALU.scala 38:14]

    node _T = asUInt(UInt<1>("h1")) @[src/main/scala/riscv/core/ALU.scala 48:19]
    node _T_1 = asUInt(io_func) @[src/main/scala/riscv/core/ALU.scala 48:19]
    node _T_2 = eq(_T, _T_1) @[src/main/scala/riscv/core/ALU.scala 48:19]
    node _io_result_T = add(io_op1, io_op2) @[src/main/scala/riscv/core/ALU.scala 50:27]
    node _io_result_T_1 = tail(_io_result_T, 1) @[src/main/scala/riscv/core/ALU.scala 50:27]
    node _T_3 = asUInt(UInt<2>("h2")) @[src/main/scala/riscv/core/ALU.scala 48:19]
    node _T_4 = asUInt(io_func) @[src/main/scala/riscv/core/ALU.scala 48:19]
    node _T_5 = eq(_T_3, _T_4) @[src/main/scala/riscv/core/ALU.scala 48:19]
    node _io_result_T_2 = sub(io_op1, io_op2) @[src/main/scala/riscv/core/ALU.scala 53:27]
    node _io_result_T_3 = tail(_io_result_T_2, 1) @[src/main/scala/riscv/core/ALU.scala 53:27]
    node _T_6 = asUInt(UInt<2>("h3")) @[src/main/scala/riscv/core/ALU.scala 48:19]
    node _T_7 = asUInt(io_func) @[src/main/scala/riscv/core/ALU.scala 48:19]
    node _T_8 = eq(_T_6, _T_7) @[src/main/scala/riscv/core/ALU.scala 48:19]
    node _io_result_T_4 = bits(io_op2, 4, 0) @[src/main/scala/riscv/core/ALU.scala 56:36]
    node _io_result_T_5 = dshl(io_op1, _io_result_T_4) @[src/main/scala/riscv/core/ALU.scala 56:27]
    node _T_9 = asUInt(UInt<3>("h4")) @[src/main/scala/riscv/core/ALU.scala 48:19]
    node _T_10 = asUInt(io_func) @[src/main/scala/riscv/core/ALU.scala 48:19]
    node _T_11 = eq(_T_9, _T_10) @[src/main/scala/riscv/core/ALU.scala 48:19]
    node _io_result_T_6 = asSInt(io_op1) @[src/main/scala/riscv/core/ALU.scala 59:27]
    node _io_result_T_7 = asSInt(io_op2) @[src/main/scala/riscv/core/ALU.scala 59:43]
    node _io_result_T_8 = lt(_io_result_T_6, _io_result_T_7) @[src/main/scala/riscv/core/ALU.scala 59:34]
    node _T_12 = asUInt(UInt<3>("h5")) @[src/main/scala/riscv/core/ALU.scala 48:19]
    node _T_13 = asUInt(io_func) @[src/main/scala/riscv/core/ALU.scala 48:19]
    node _T_14 = eq(_T_12, _T_13) @[src/main/scala/riscv/core/ALU.scala 48:19]
    node _io_result_T_9 = xor(io_op1, io_op2) @[src/main/scala/riscv/core/ALU.scala 62:27]
    node _T_15 = asUInt(UInt<3>("h6")) @[src/main/scala/riscv/core/ALU.scala 48:19]
    node _T_16 = asUInt(io_func) @[src/main/scala/riscv/core/ALU.scala 48:19]
    node _T_17 = eq(_T_15, _T_16) @[src/main/scala/riscv/core/ALU.scala 48:19]
    node _io_result_T_10 = or(io_op1, io_op2) @[src/main/scala/riscv/core/ALU.scala 65:27]
    node _T_18 = asUInt(UInt<3>("h7")) @[src/main/scala/riscv/core/ALU.scala 48:19]
    node _T_19 = asUInt(io_func) @[src/main/scala/riscv/core/ALU.scala 48:19]
    node _T_20 = eq(_T_18, _T_19) @[src/main/scala/riscv/core/ALU.scala 48:19]
    node _io_result_T_11 = and(io_op1, io_op2) @[src/main/scala/riscv/core/ALU.scala 68:27]
    node _T_21 = asUInt(UInt<4>("h8")) @[src/main/scala/riscv/core/ALU.scala 48:19]
    node _T_22 = asUInt(io_func) @[src/main/scala/riscv/core/ALU.scala 48:19]
    node _T_23 = eq(_T_21, _T_22) @[src/main/scala/riscv/core/ALU.scala 48:19]
    node _io_result_T_12 = bits(io_op2, 4, 0) @[src/main/scala/riscv/core/ALU.scala 71:36]
    node _io_result_T_13 = dshr(io_op1, _io_result_T_12) @[src/main/scala/riscv/core/ALU.scala 71:27]
    node _T_24 = asUInt(UInt<4>("h9")) @[src/main/scala/riscv/core/ALU.scala 48:19]
    node _T_25 = asUInt(io_func) @[src/main/scala/riscv/core/ALU.scala 48:19]
    node _T_26 = eq(_T_24, _T_25) @[src/main/scala/riscv/core/ALU.scala 48:19]
    node _io_result_T_14 = asSInt(io_op1) @[src/main/scala/riscv/core/ALU.scala 74:28]
    node _io_result_T_15 = bits(io_op2, 4, 0) @[src/main/scala/riscv/core/ALU.scala 74:44]
    node _io_result_T_16 = dshr(_io_result_T_14, _io_result_T_15) @[src/main/scala/riscv/core/ALU.scala 74:35]
    node _io_result_T_17 = asUInt(_io_result_T_16) @[src/main/scala/riscv/core/ALU.scala 74:52]
    node _T_27 = asUInt(UInt<4>("ha")) @[src/main/scala/riscv/core/ALU.scala 48:19]
    node _T_28 = asUInt(io_func) @[src/main/scala/riscv/core/ALU.scala 48:19]
    node _T_29 = eq(_T_27, _T_28) @[src/main/scala/riscv/core/ALU.scala 48:19]
    node _io_result_T_18 = lt(io_op1, io_op2) @[src/main/scala/riscv/core/ALU.scala 77:27]
    node _GEN_0 = mux(_T_29, _io_result_T_18, UInt<1>("h0")) @[src/main/scala/riscv/core/ALU.scala 47:13 48:19 77:17]
    node _GEN_1 = mux(_T_26, _io_result_T_17, _GEN_0) @[src/main/scala/riscv/core/ALU.scala 48:19 74:17]
    node _GEN_2 = mux(_T_23, _io_result_T_13, _GEN_1) @[src/main/scala/riscv/core/ALU.scala 48:19 71:17]
    node _GEN_3 = mux(_T_20, _io_result_T_11, _GEN_2) @[src/main/scala/riscv/core/ALU.scala 48:19 68:17]
    node _GEN_4 = mux(_T_17, _io_result_T_10, _GEN_3) @[src/main/scala/riscv/core/ALU.scala 48:19 65:17]
    node _GEN_5 = mux(_T_14, _io_result_T_9, _GEN_4) @[src/main/scala/riscv/core/ALU.scala 48:19 62:17]
    node _GEN_6 = mux(_T_11, _io_result_T_8, _GEN_5) @[src/main/scala/riscv/core/ALU.scala 48:19 59:17]
    node _GEN_7 = mux(_T_8, _io_result_T_5, _GEN_6) @[src/main/scala/riscv/core/ALU.scala 48:19 56:17]
    node _GEN_8 = mux(_T_5, _io_result_T_3, _GEN_7) @[src/main/scala/riscv/core/ALU.scala 48:19 53:17]
    node _GEN_9 = mux(_T_2, _io_result_T_1, _GEN_8) @[src/main/scala/riscv/core/ALU.scala 48:19 50:17]
    io_result <= bits(_GEN_9, 31, 0)

  module ALUControl :
    input clock : Clock
    input reset : UInt<1>
    input io_opcode : UInt<7> @[src/main/scala/riscv/core/ALUControl.scala 15:14]
    input io_funct3 : UInt<3> @[src/main/scala/riscv/core/ALUControl.scala 15:14]
    input io_funct7 : UInt<7> @[src/main/scala/riscv/core/ALUControl.scala 15:14]
    output io_alu_funct : UInt<4> @[src/main/scala/riscv/core/ALUControl.scala 15:14]

    node _T = eq(UInt<5>("h13"), io_opcode) @[src/main/scala/riscv/core/ALUControl.scala 25:21]
    node _io_alu_funct_T = bits(io_funct7, 5, 5) @[src/main/scala/riscv/core/ALUControl.scala 39:51]
    node _io_alu_funct_T_1 = mux(_io_alu_funct_T, UInt<4>("h9"), UInt<4>("h8")) @[src/main/scala/riscv/core/ALUControl.scala 39:41]
    node _io_alu_funct_T_2 = eq(UInt<1>("h1"), io_funct3) @[src/main/scala/riscv/core/ALUControl.scala 30:8]
    node _io_alu_funct_T_3 = mux(_io_alu_funct_T_2, UInt<2>("h3"), UInt<1>("h1")) @[src/main/scala/riscv/core/ALUControl.scala 30:8]
    node _io_alu_funct_T_4 = eq(UInt<2>("h2"), io_funct3) @[src/main/scala/riscv/core/ALUControl.scala 30:8]
    node _io_alu_funct_T_5 = mux(_io_alu_funct_T_4, UInt<3>("h4"), _io_alu_funct_T_3) @[src/main/scala/riscv/core/ALUControl.scala 30:8]
    node _io_alu_funct_T_6 = eq(UInt<2>("h3"), io_funct3) @[src/main/scala/riscv/core/ALUControl.scala 30:8]
    node _io_alu_funct_T_7 = mux(_io_alu_funct_T_6, UInt<4>("ha"), _io_alu_funct_T_5) @[src/main/scala/riscv/core/ALUControl.scala 30:8]
    node _io_alu_funct_T_8 = eq(UInt<3>("h4"), io_funct3) @[src/main/scala/riscv/core/ALUControl.scala 30:8]
    node _io_alu_funct_T_9 = mux(_io_alu_funct_T_8, UInt<3>("h5"), _io_alu_funct_T_7) @[src/main/scala/riscv/core/ALUControl.scala 30:8]
    node _io_alu_funct_T_10 = eq(UInt<3>("h6"), io_funct3) @[src/main/scala/riscv/core/ALUControl.scala 30:8]
    node _io_alu_funct_T_11 = mux(_io_alu_funct_T_10, UInt<3>("h6"), _io_alu_funct_T_9) @[src/main/scala/riscv/core/ALUControl.scala 30:8]
    node _io_alu_funct_T_12 = eq(UInt<3>("h7"), io_funct3) @[src/main/scala/riscv/core/ALUControl.scala 30:8]
    node _io_alu_funct_T_13 = mux(_io_alu_funct_T_12, UInt<3>("h7"), _io_alu_funct_T_11) @[src/main/scala/riscv/core/ALUControl.scala 30:8]
    node _io_alu_funct_T_14 = eq(UInt<3>("h5"), io_funct3) @[src/main/scala/riscv/core/ALUControl.scala 30:8]
    node _io_alu_funct_T_15 = mux(_io_alu_funct_T_14, _io_alu_funct_T_1, _io_alu_funct_T_13) @[src/main/scala/riscv/core/ALUControl.scala 30:8]
    node _T_1 = eq(UInt<6>("h33"), io_opcode) @[src/main/scala/riscv/core/ALUControl.scala 25:21]
    node _io_alu_funct_T_16 = bits(io_funct7, 5, 5) @[src/main/scala/riscv/core/ALUControl.scala 49:53]
    node _io_alu_funct_T_17 = mux(_io_alu_funct_T_16, UInt<2>("h2"), UInt<1>("h1")) @[src/main/scala/riscv/core/ALUControl.scala 49:43]
    node _io_alu_funct_T_18 = bits(io_funct7, 5, 5) @[src/main/scala/riscv/core/ALUControl.scala 56:53]
    node _io_alu_funct_T_19 = mux(_io_alu_funct_T_18, UInt<4>("h9"), UInt<4>("h8")) @[src/main/scala/riscv/core/ALUControl.scala 56:43]
    node _io_alu_funct_T_20 = eq(UInt<1>("h1"), io_funct3) @[src/main/scala/riscv/core/ALUControl.scala 47:8]
    node _io_alu_funct_T_21 = mux(_io_alu_funct_T_20, UInt<2>("h3"), _io_alu_funct_T_17) @[src/main/scala/riscv/core/ALUControl.scala 47:8]
    node _io_alu_funct_T_22 = eq(UInt<2>("h2"), io_funct3) @[src/main/scala/riscv/core/ALUControl.scala 47:8]
    node _io_alu_funct_T_23 = mux(_io_alu_funct_T_22, UInt<3>("h4"), _io_alu_funct_T_21) @[src/main/scala/riscv/core/ALUControl.scala 47:8]
    node _io_alu_funct_T_24 = eq(UInt<2>("h3"), io_funct3) @[src/main/scala/riscv/core/ALUControl.scala 47:8]
    node _io_alu_funct_T_25 = mux(_io_alu_funct_T_24, UInt<4>("ha"), _io_alu_funct_T_23) @[src/main/scala/riscv/core/ALUControl.scala 47:8]
    node _io_alu_funct_T_26 = eq(UInt<3>("h4"), io_funct3) @[src/main/scala/riscv/core/ALUControl.scala 47:8]
    node _io_alu_funct_T_27 = mux(_io_alu_funct_T_26, UInt<3>("h5"), _io_alu_funct_T_25) @[src/main/scala/riscv/core/ALUControl.scala 47:8]
    node _io_alu_funct_T_28 = eq(UInt<3>("h6"), io_funct3) @[src/main/scala/riscv/core/ALUControl.scala 47:8]
    node _io_alu_funct_T_29 = mux(_io_alu_funct_T_28, UInt<3>("h6"), _io_alu_funct_T_27) @[src/main/scala/riscv/core/ALUControl.scala 47:8]
    node _io_alu_funct_T_30 = eq(UInt<3>("h7"), io_funct3) @[src/main/scala/riscv/core/ALUControl.scala 47:8]
    node _io_alu_funct_T_31 = mux(_io_alu_funct_T_30, UInt<3>("h7"), _io_alu_funct_T_29) @[src/main/scala/riscv/core/ALUControl.scala 47:8]
    node _io_alu_funct_T_32 = eq(UInt<3>("h5"), io_funct3) @[src/main/scala/riscv/core/ALUControl.scala 47:8]
    node _io_alu_funct_T_33 = mux(_io_alu_funct_T_32, _io_alu_funct_T_19, _io_alu_funct_T_31) @[src/main/scala/riscv/core/ALUControl.scala 47:8]
    node _T_2 = eq(UInt<7>("h63"), io_opcode) @[src/main/scala/riscv/core/ALUControl.scala 25:21]
    node _T_3 = eq(UInt<2>("h3"), io_opcode) @[src/main/scala/riscv/core/ALUControl.scala 25:21]
    node _T_4 = eq(UInt<6>("h23"), io_opcode) @[src/main/scala/riscv/core/ALUControl.scala 25:21]
    node _T_5 = eq(UInt<7>("h6f"), io_opcode) @[src/main/scala/riscv/core/ALUControl.scala 25:21]
    node _T_6 = eq(UInt<7>("h67"), io_opcode) @[src/main/scala/riscv/core/ALUControl.scala 25:21]
    node _T_7 = eq(UInt<6>("h37"), io_opcode) @[src/main/scala/riscv/core/ALUControl.scala 25:21]
    node _T_8 = eq(UInt<5>("h17"), io_opcode) @[src/main/scala/riscv/core/ALUControl.scala 25:21]
    node _GEN_0 = mux(_T_8, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/riscv/core/ALUControl.scala 23:16 25:21 79:20]
    node _GEN_1 = mux(_T_7, UInt<1>("h1"), _GEN_0) @[src/main/scala/riscv/core/ALUControl.scala 25:21 76:20]
    node _GEN_2 = mux(_T_6, UInt<1>("h1"), _GEN_1) @[src/main/scala/riscv/core/ALUControl.scala 25:21 73:20]
    node _GEN_3 = mux(_T_5, UInt<1>("h1"), _GEN_2) @[src/main/scala/riscv/core/ALUControl.scala 25:21 70:20]
    node _GEN_4 = mux(_T_4, UInt<1>("h1"), _GEN_3) @[src/main/scala/riscv/core/ALUControl.scala 25:21 67:20]
    node _GEN_5 = mux(_T_3, UInt<1>("h1"), _GEN_4) @[src/main/scala/riscv/core/ALUControl.scala 25:21 64:20]
    node _GEN_6 = mux(_T_2, UInt<1>("h1"), _GEN_5) @[src/main/scala/riscv/core/ALUControl.scala 25:21 61:20]
    node _GEN_7 = mux(_T_1, _io_alu_funct_T_33, _GEN_6) @[src/main/scala/riscv/core/ALUControl.scala 25:21 44:20]
    node _GEN_8 = mux(_T, _io_alu_funct_T_15, _GEN_7) @[src/main/scala/riscv/core/ALUControl.scala 25:21 27:20]
    io_alu_funct <= _GEN_8

  module Execute :
    input clock : Clock
    input reset : UInt<1>
    input io_instruction : UInt<32> @[src/main/scala/riscv/core/Execute.scala 14:14]
    input io_instruction_address : UInt<32> @[src/main/scala/riscv/core/Execute.scala 14:14]
    input io_reg1_data : UInt<32> @[src/main/scala/riscv/core/Execute.scala 14:14]
    input io_reg2_data : UInt<32> @[src/main/scala/riscv/core/Execute.scala 14:14]
    input io_immediate : UInt<32> @[src/main/scala/riscv/core/Execute.scala 14:14]
    input io_aluop1_source : UInt<1> @[src/main/scala/riscv/core/Execute.scala 14:14]
    input io_aluop2_source : UInt<1> @[src/main/scala/riscv/core/Execute.scala 14:14]
    input io_csr_read_data : UInt<32> @[src/main/scala/riscv/core/Execute.scala 14:14]
    input io_forward_from_mem : UInt<32> @[src/main/scala/riscv/core/Execute.scala 14:14]
    input io_forward_from_wb : UInt<32> @[src/main/scala/riscv/core/Execute.scala 14:14]
    input io_reg1_forward : UInt<2> @[src/main/scala/riscv/core/Execute.scala 14:14]
    input io_reg2_forward : UInt<2> @[src/main/scala/riscv/core/Execute.scala 14:14]
    output io_mem_alu_result : UInt<32> @[src/main/scala/riscv/core/Execute.scala 14:14]
    output io_mem_reg2_data : UInt<32> @[src/main/scala/riscv/core/Execute.scala 14:14]
    output io_csr_write_data : UInt<32> @[src/main/scala/riscv/core/Execute.scala 14:14]

    inst alu of ALU @[src/main/scala/riscv/core/Execute.scala 38:24]
    inst alu_ctrl of ALUControl @[src/main/scala/riscv/core/Execute.scala 39:24]
    node opcode = bits(io_instruction, 6, 0) @[src/main/scala/riscv/core/Execute.scala 33:30]
    node funct3 = bits(io_instruction, 14, 12) @[src/main/scala/riscv/core/Execute.scala 34:30]
    node funct7 = bits(io_instruction, 31, 25) @[src/main/scala/riscv/core/Execute.scala 35:30]
    node uimm = bits(io_instruction, 19, 15) @[src/main/scala/riscv/core/Execute.scala 36:30]
    node _reg1_data_T = eq(UInt<2>("h1"), io_reg1_forward) @[src/main/scala/riscv/core/Execute.scala 49:4]
    node _reg1_data_T_1 = mux(_reg1_data_T, io_forward_from_mem, io_reg1_data) @[src/main/scala/riscv/core/Execute.scala 49:4]
    node _reg1_data_T_2 = eq(UInt<2>("h2"), io_reg1_forward) @[src/main/scala/riscv/core/Execute.scala 49:4]
    node reg1_data = mux(_reg1_data_T_2, io_forward_from_wb, _reg1_data_T_1) @[src/main/scala/riscv/core/Execute.scala 49:4]
    node _alu_io_op1_T = eq(io_aluop1_source, UInt<1>("h1")) @[src/main/scala/riscv/core/Execute.scala 56:22]
    node _alu_io_op1_T_1 = mux(_alu_io_op1_T, io_instruction_address, reg1_data) @[src/main/scala/riscv/core/Execute.scala 55:20]
    node _reg2_data_T = eq(UInt<2>("h1"), io_reg2_forward) @[src/main/scala/riscv/core/Execute.scala 64:4]
    node _reg2_data_T_1 = mux(_reg2_data_T, io_forward_from_mem, io_reg2_data) @[src/main/scala/riscv/core/Execute.scala 64:4]
    node _reg2_data_T_2 = eq(UInt<2>("h2"), io_reg2_forward) @[src/main/scala/riscv/core/Execute.scala 64:4]
    node reg2_data = mux(_reg2_data_T_2, io_forward_from_wb, _reg2_data_T_1) @[src/main/scala/riscv/core/Execute.scala 64:4]
    node _alu_io_op2_T = eq(io_aluop2_source, UInt<1>("h1")) @[src/main/scala/riscv/core/Execute.scala 71:22]
    node _alu_io_op2_T_1 = mux(_alu_io_op2_T, io_immediate, reg2_data) @[src/main/scala/riscv/core/Execute.scala 70:20]
    node _io_csr_write_data_T = not(reg1_data) @[src/main/scala/riscv/core/Execute.scala 83:57]
    node _io_csr_write_data_T_1 = and(io_csr_read_data, _io_csr_write_data_T) @[src/main/scala/riscv/core/Execute.scala 83:55]
    node _io_csr_write_data_T_2 = or(io_csr_read_data, reg1_data) @[src/main/scala/riscv/core/Execute.scala 84:55]
    node _io_csr_write_data_T_3 = cat(UInt<27>("h0"), uimm) @[src/main/scala/riscv/core/Execute.scala 85:40]
    node _io_csr_write_data_T_4 = cat(UInt<27>("h0"), uimm) @[src/main/scala/riscv/core/Execute.scala 86:61]
    node _io_csr_write_data_T_5 = not(_io_csr_write_data_T_4) @[src/main/scala/riscv/core/Execute.scala 86:57]
    node _io_csr_write_data_T_6 = and(io_csr_read_data, _io_csr_write_data_T_5) @[src/main/scala/riscv/core/Execute.scala 86:55]
    node _io_csr_write_data_T_7 = cat(UInt<27>("h0"), uimm) @[src/main/scala/riscv/core/Execute.scala 87:59]
    node _io_csr_write_data_T_8 = or(io_csr_read_data, _io_csr_write_data_T_7) @[src/main/scala/riscv/core/Execute.scala 87:55]
    node _io_csr_write_data_T_9 = eq(UInt<1>("h1"), funct3) @[src/main/scala/riscv/core/Execute.scala 80:4]
    node _io_csr_write_data_T_10 = mux(_io_csr_write_data_T_9, reg1_data, UInt<1>("h0")) @[src/main/scala/riscv/core/Execute.scala 80:4]
    node _io_csr_write_data_T_11 = eq(UInt<2>("h3"), funct3) @[src/main/scala/riscv/core/Execute.scala 80:4]
    node _io_csr_write_data_T_12 = mux(_io_csr_write_data_T_11, _io_csr_write_data_T_1, _io_csr_write_data_T_10) @[src/main/scala/riscv/core/Execute.scala 80:4]
    node _io_csr_write_data_T_13 = eq(UInt<2>("h2"), funct3) @[src/main/scala/riscv/core/Execute.scala 80:4]
    node _io_csr_write_data_T_14 = mux(_io_csr_write_data_T_13, _io_csr_write_data_T_2, _io_csr_write_data_T_12) @[src/main/scala/riscv/core/Execute.scala 80:4]
    node _io_csr_write_data_T_15 = eq(UInt<3>("h5"), funct3) @[src/main/scala/riscv/core/Execute.scala 80:4]
    node _io_csr_write_data_T_16 = mux(_io_csr_write_data_T_15, _io_csr_write_data_T_3, _io_csr_write_data_T_14) @[src/main/scala/riscv/core/Execute.scala 80:4]
    node _io_csr_write_data_T_17 = eq(UInt<3>("h7"), funct3) @[src/main/scala/riscv/core/Execute.scala 80:4]
    node _io_csr_write_data_T_18 = mux(_io_csr_write_data_T_17, _io_csr_write_data_T_6, _io_csr_write_data_T_16) @[src/main/scala/riscv/core/Execute.scala 80:4]
    node _io_csr_write_data_T_19 = eq(UInt<3>("h6"), funct3) @[src/main/scala/riscv/core/Execute.scala 80:4]
    node _io_csr_write_data_T_20 = mux(_io_csr_write_data_T_19, _io_csr_write_data_T_8, _io_csr_write_data_T_18) @[src/main/scala/riscv/core/Execute.scala 80:4]
    io_mem_alu_result <= alu.io_result @[src/main/scala/riscv/core/Execute.scala 75:21]
    io_mem_reg2_data <= reg2_data @[src/main/scala/riscv/core/Execute.scala 76:21]
    io_csr_write_data <= _io_csr_write_data_T_20 @[src/main/scala/riscv/core/Execute.scala 77:21]
    alu.clock <= clock
    alu.reset <= reset
    alu.io_func <= alu_ctrl.io_alu_funct @[src/main/scala/riscv/core/Execute.scala 44:22]
    alu.io_op1 <= _alu_io_op1_T_1 @[src/main/scala/riscv/core/Execute.scala 55:14]
    alu.io_op2 <= _alu_io_op2_T_1 @[src/main/scala/riscv/core/Execute.scala 70:14]
    alu_ctrl.clock <= clock
    alu_ctrl.reset <= reset
    alu_ctrl.io_opcode <= opcode @[src/main/scala/riscv/core/Execute.scala 41:22]
    alu_ctrl.io_funct3 <= funct3 @[src/main/scala/riscv/core/Execute.scala 42:22]
    alu_ctrl.io_funct7 <= funct7 @[src/main/scala/riscv/core/Execute.scala 43:22]

  module PipelineRegister_30 :
    input clock : Clock
    input reset : UInt<1>
    input io_stall : UInt<1> @[src/main/scala/riscv/core/PipelineRegister.scala 24:14]
    input io_flush : UInt<1> @[src/main/scala/riscv/core/PipelineRegister.scala 24:14]
    input io_in : UInt<3> @[src/main/scala/riscv/core/PipelineRegister.scala 24:14]
    output io_out : UInt<3> @[src/main/scala/riscv/core/PipelineRegister.scala 24:14]

    reg reg : UInt<3>, clock with :
      reset => (UInt<1>("h0"), reg) @[src/main/scala/riscv/core/PipelineRegister.scala 31:20]
    node _T = eq(io_stall, UInt<1>("h0")) @[src/main/scala/riscv/core/PipelineRegister.scala 35:14]
    node _GEN_0 = mux(_T, io_in, reg) @[src/main/scala/riscv/core/PipelineRegister.scala 31:20 35:25 36:9]
    node _GEN_1 = mux(io_flush, UInt<1>("h0"), _GEN_0) @[src/main/scala/riscv/core/PipelineRegister.scala 33:18 34:9]
    io_out <= reg @[src/main/scala/riscv/core/PipelineRegister.scala 40:10]
    reg <= mux(reset, UInt<1>("h0"), _GEN_1) @[src/main/scala/riscv/core/PipelineRegister.scala 31:{20,20}]

  module EX2MEM :
    input clock : Clock
    input reset : UInt<1>
    input io_stall : UInt<1> @[src/main/scala/riscv/core/EX2MEM.scala 29:14]
    input io_regs_write_enable : UInt<1> @[src/main/scala/riscv/core/EX2MEM.scala 29:14]
    input io_regs_write_source : UInt<2> @[src/main/scala/riscv/core/EX2MEM.scala 29:14]
    input io_regs_write_address : UInt<32> @[src/main/scala/riscv/core/EX2MEM.scala 29:14]
    input io_instruction_address : UInt<32> @[src/main/scala/riscv/core/EX2MEM.scala 29:14]
    input io_funct3 : UInt<3> @[src/main/scala/riscv/core/EX2MEM.scala 29:14]
    input io_reg2_data : UInt<32> @[src/main/scala/riscv/core/EX2MEM.scala 29:14]
    input io_memory_read_enable : UInt<1> @[src/main/scala/riscv/core/EX2MEM.scala 29:14]
    input io_memory_write_enable : UInt<1> @[src/main/scala/riscv/core/EX2MEM.scala 29:14]
    input io_alu_result : UInt<32> @[src/main/scala/riscv/core/EX2MEM.scala 29:14]
    input io_csr_read_data : UInt<32> @[src/main/scala/riscv/core/EX2MEM.scala 29:14]
    output io_output_regs_write_enable : UInt<1> @[src/main/scala/riscv/core/EX2MEM.scala 29:14]
    output io_output_regs_write_source : UInt<2> @[src/main/scala/riscv/core/EX2MEM.scala 29:14]
    output io_output_regs_write_address : UInt<32> @[src/main/scala/riscv/core/EX2MEM.scala 29:14]
    output io_output_instruction_address : UInt<32> @[src/main/scala/riscv/core/EX2MEM.scala 29:14]
    output io_output_funct3 : UInt<32> @[src/main/scala/riscv/core/EX2MEM.scala 29:14]
    output io_output_reg2_data : UInt<32> @[src/main/scala/riscv/core/EX2MEM.scala 29:14]
    output io_output_memory_read_enable : UInt<1> @[src/main/scala/riscv/core/EX2MEM.scala 29:14]
    output io_output_memory_write_enable : UInt<1> @[src/main/scala/riscv/core/EX2MEM.scala 29:14]
    output io_output_alu_result : UInt<32> @[src/main/scala/riscv/core/EX2MEM.scala 29:14]
    output io_output_csr_read_data : UInt<32> @[src/main/scala/riscv/core/EX2MEM.scala 29:14]

    inst regs_write_enable of PipelineRegister_3 @[src/main/scala/riscv/core/EX2MEM.scala 57:33]
    inst regs_write_source of PipelineRegister_15 @[src/main/scala/riscv/core/EX2MEM.scala 63:33]
    inst regs_write_address of PipelineRegister_11 @[src/main/scala/riscv/core/EX2MEM.scala 69:34]
    inst instruction_address of PipelineRegister_2 @[src/main/scala/riscv/core/EX2MEM.scala 75:35]
    inst funct3 of PipelineRegister_30 @[src/main/scala/riscv/core/EX2MEM.scala 81:22]
    inst reg2_data of PipelineRegister_2 @[src/main/scala/riscv/core/EX2MEM.scala 87:25]
    inst alu_result of PipelineRegister_2 @[src/main/scala/riscv/core/EX2MEM.scala 93:26]
    inst memory_read_enable of PipelineRegister_3 @[src/main/scala/riscv/core/EX2MEM.scala 99:34]
    inst memory_write_enable of PipelineRegister_3 @[src/main/scala/riscv/core/EX2MEM.scala 105:35]
    inst csr_read_data of PipelineRegister_2 @[src/main/scala/riscv/core/EX2MEM.scala 111:29]
    io_output_regs_write_enable <= regs_write_enable.io_out @[src/main/scala/riscv/core/EX2MEM.scala 61:31]
    io_output_regs_write_source <= regs_write_source.io_out @[src/main/scala/riscv/core/EX2MEM.scala 67:31]
    io_output_regs_write_address <= pad(regs_write_address.io_out, 32) @[src/main/scala/riscv/core/EX2MEM.scala 73:32]
    io_output_instruction_address <= instruction_address.io_out @[src/main/scala/riscv/core/EX2MEM.scala 79:33]
    io_output_funct3 <= pad(funct3.io_out, 32) @[src/main/scala/riscv/core/EX2MEM.scala 85:20]
    io_output_reg2_data <= reg2_data.io_out @[src/main/scala/riscv/core/EX2MEM.scala 91:23]
    io_output_memory_read_enable <= memory_read_enable.io_out @[src/main/scala/riscv/core/EX2MEM.scala 103:32]
    io_output_memory_write_enable <= memory_write_enable.io_out @[src/main/scala/riscv/core/EX2MEM.scala 109:33]
    io_output_alu_result <= alu_result.io_out @[src/main/scala/riscv/core/EX2MEM.scala 97:24]
    io_output_csr_read_data <= csr_read_data.io_out @[src/main/scala/riscv/core/EX2MEM.scala 115:27]
    regs_write_enable.clock <= clock
    regs_write_enable.reset <= reset
    regs_write_enable.io_stall <= io_stall @[src/main/scala/riscv/core/EX2MEM.scala 59:31]
    regs_write_enable.io_flush <= UInt<1>("h0") @[src/main/scala/riscv/core/EX2MEM.scala 60:31]
    regs_write_enable.io_in <= io_regs_write_enable @[src/main/scala/riscv/core/EX2MEM.scala 58:31]
    regs_write_source.clock <= clock
    regs_write_source.reset <= reset
    regs_write_source.io_stall <= io_stall @[src/main/scala/riscv/core/EX2MEM.scala 65:31]
    regs_write_source.io_flush <= UInt<1>("h0") @[src/main/scala/riscv/core/EX2MEM.scala 66:31]
    regs_write_source.io_in <= io_regs_write_source @[src/main/scala/riscv/core/EX2MEM.scala 64:31]
    regs_write_address.clock <= clock
    regs_write_address.reset <= reset
    regs_write_address.io_stall <= io_stall @[src/main/scala/riscv/core/EX2MEM.scala 71:32]
    regs_write_address.io_flush <= UInt<1>("h0") @[src/main/scala/riscv/core/EX2MEM.scala 72:32]
    regs_write_address.io_in <= bits(io_regs_write_address, 4, 0) @[src/main/scala/riscv/core/EX2MEM.scala 70:32]
    instruction_address.clock <= clock
    instruction_address.reset <= reset
    instruction_address.io_stall <= io_stall @[src/main/scala/riscv/core/EX2MEM.scala 77:33]
    instruction_address.io_flush <= UInt<1>("h0") @[src/main/scala/riscv/core/EX2MEM.scala 78:33]
    instruction_address.io_in <= io_instruction_address @[src/main/scala/riscv/core/EX2MEM.scala 76:33]
    funct3.clock <= clock
    funct3.reset <= reset
    funct3.io_stall <= io_stall @[src/main/scala/riscv/core/EX2MEM.scala 83:20]
    funct3.io_flush <= UInt<1>("h0") @[src/main/scala/riscv/core/EX2MEM.scala 84:20]
    funct3.io_in <= io_funct3 @[src/main/scala/riscv/core/EX2MEM.scala 82:20]
    reg2_data.clock <= clock
    reg2_data.reset <= reset
    reg2_data.io_stall <= io_stall @[src/main/scala/riscv/core/EX2MEM.scala 89:23]
    reg2_data.io_flush <= UInt<1>("h0") @[src/main/scala/riscv/core/EX2MEM.scala 90:23]
    reg2_data.io_in <= io_reg2_data @[src/main/scala/riscv/core/EX2MEM.scala 88:23]
    alu_result.clock <= clock
    alu_result.reset <= reset
    alu_result.io_stall <= io_stall @[src/main/scala/riscv/core/EX2MEM.scala 95:24]
    alu_result.io_flush <= UInt<1>("h0") @[src/main/scala/riscv/core/EX2MEM.scala 96:24]
    alu_result.io_in <= io_alu_result @[src/main/scala/riscv/core/EX2MEM.scala 94:24]
    memory_read_enable.clock <= clock
    memory_read_enable.reset <= reset
    memory_read_enable.io_stall <= io_stall @[src/main/scala/riscv/core/EX2MEM.scala 101:32]
    memory_read_enable.io_flush <= UInt<1>("h0") @[src/main/scala/riscv/core/EX2MEM.scala 102:32]
    memory_read_enable.io_in <= io_memory_read_enable @[src/main/scala/riscv/core/EX2MEM.scala 100:32]
    memory_write_enable.clock <= clock
    memory_write_enable.reset <= reset
    memory_write_enable.io_stall <= io_stall @[src/main/scala/riscv/core/EX2MEM.scala 107:33]
    memory_write_enable.io_flush <= UInt<1>("h0") @[src/main/scala/riscv/core/EX2MEM.scala 108:33]
    memory_write_enable.io_in <= io_memory_write_enable @[src/main/scala/riscv/core/EX2MEM.scala 106:33]
    csr_read_data.clock <= clock
    csr_read_data.reset <= reset
    csr_read_data.io_stall <= io_stall @[src/main/scala/riscv/core/EX2MEM.scala 113:27]
    csr_read_data.io_flush <= UInt<1>("h0") @[src/main/scala/riscv/core/EX2MEM.scala 114:27]
    csr_read_data.io_in <= io_csr_read_data @[src/main/scala/riscv/core/EX2MEM.scala 112:27]

  module MemoryAccess :
    input clock : Clock
    input reset : UInt<1>
    input io_alu_result : UInt<32> @[src/main/scala/riscv/core/MemoryAccess.scala 44:14]
    input io_reg2_data : UInt<32> @[src/main/scala/riscv/core/MemoryAccess.scala 44:14]
    input io_memory_read_enable : UInt<1> @[src/main/scala/riscv/core/MemoryAccess.scala 44:14]
    input io_memory_write_enable : UInt<1> @[src/main/scala/riscv/core/MemoryAccess.scala 44:14]
    input io_funct3 : UInt<3> @[src/main/scala/riscv/core/MemoryAccess.scala 44:14]
    input io_regs_write_source : UInt<2> @[src/main/scala/riscv/core/MemoryAccess.scala 44:14]
    input io_regs_write_address : UInt<5> @[src/main/scala/riscv/core/MemoryAccess.scala 44:14]
    input io_regs_write_enable : UInt<1> @[src/main/scala/riscv/core/MemoryAccess.scala 44:14]
    input io_csr_read_data : UInt<32> @[src/main/scala/riscv/core/MemoryAccess.scala 44:14]
    input io_instruction_address : UInt<32> @[src/main/scala/riscv/core/MemoryAccess.scala 44:14]
    output io_wb_memory_read_data : UInt<32> @[src/main/scala/riscv/core/MemoryAccess.scala 44:14]
    output io_forward_to_ex : UInt<32> @[src/main/scala/riscv/core/MemoryAccess.scala 44:14]
    output io_ctrl_stall_flag : UInt<1> @[src/main/scala/riscv/core/MemoryAccess.scala 44:14]
    output io_wb_regs_write_source : UInt<2> @[src/main/scala/riscv/core/MemoryAccess.scala 44:14]
    output io_wb_regs_write_address : UInt<5> @[src/main/scala/riscv/core/MemoryAccess.scala 44:14]
    output io_wb_regs_write_enable : UInt<1> @[src/main/scala/riscv/core/MemoryAccess.scala 44:14]
    output io_bus_address : UInt<32> @[src/main/scala/riscv/core/MemoryAccess.scala 44:14]
    output io_bus_read : UInt<1> @[src/main/scala/riscv/core/MemoryAccess.scala 44:14]
    input io_bus_read_data : UInt<32> @[src/main/scala/riscv/core/MemoryAccess.scala 44:14]
    input io_bus_read_valid : UInt<1> @[src/main/scala/riscv/core/MemoryAccess.scala 44:14]
    output io_bus_write : UInt<1> @[src/main/scala/riscv/core/MemoryAccess.scala 44:14]
    output io_bus_write_data : UInt<32> @[src/main/scala/riscv/core/MemoryAccess.scala 44:14]
    output io_bus_write_strobe_0 : UInt<1> @[src/main/scala/riscv/core/MemoryAccess.scala 44:14]
    output io_bus_write_strobe_1 : UInt<1> @[src/main/scala/riscv/core/MemoryAccess.scala 44:14]
    output io_bus_write_strobe_2 : UInt<1> @[src/main/scala/riscv/core/MemoryAccess.scala 44:14]
    output io_bus_write_strobe_3 : UInt<1> @[src/main/scala/riscv/core/MemoryAccess.scala 44:14]
    input io_bus_write_valid : UInt<1> @[src/main/scala/riscv/core/MemoryAccess.scala 44:14]
    input io_bus_write_data_accepted : UInt<1> @[src/main/scala/riscv/core/MemoryAccess.scala 44:14]
    input io_bus_busy : UInt<1> @[src/main/scala/riscv/core/MemoryAccess.scala 44:14]
    output io_bus_request : UInt<1> @[src/main/scala/riscv/core/MemoryAccess.scala 44:14]
    input io_bus_granted : UInt<1> @[src/main/scala/riscv/core/MemoryAccess.scala 44:14]

    node mem_address_index = bits(io_alu_result, 1, 0) @[src/main/scala/riscv/core/MemoryAccess.scala 67:40]
    reg mem_access_state : UInt<2>, clock with :
      reset => (UInt<1>("h0"), mem_access_state) @[src/main/scala/riscv/core/MemoryAccess.scala 68:34]
    reg latched_memory_read_data : UInt<32>, clock with :
      reset => (UInt<1>("h0"), latched_memory_read_data) @[src/main/scala/riscv/core/MemoryAccess.scala 72:41]
    reg latched_regs_write_source : UInt<2>, clock with :
      reset => (UInt<1>("h0"), latched_regs_write_source) @[src/main/scala/riscv/core/MemoryAccess.scala 79:43]
    reg latched_regs_write_address : UInt<5>, clock with :
      reset => (UInt<1>("h0"), latched_regs_write_address) @[src/main/scala/riscv/core/MemoryAccess.scala 80:43]
    reg latched_regs_write_enable : UInt<1>, clock with :
      reset => (UInt<1>("h0"), latched_regs_write_enable) @[src/main/scala/riscv/core/MemoryAccess.scala 81:43]
    reg read_just_completed : UInt<1>, clock with :
      reset => (UInt<1>("h0"), read_just_completed) @[src/main/scala/riscv/core/MemoryAccess.scala 90:36]
    node _GEN_0 = mux(read_just_completed, UInt<1>("h0"), read_just_completed) @[src/main/scala/riscv/core/MemoryAccess.scala 105:29 106:25 90:36]
    node _io_bus_address_T = bits(io_alu_result, 31, 2) @[src/main/scala/riscv/core/MemoryAccess.scala 111:34]
    node _io_bus_address_T_1 = cat(_io_bus_address_T, UInt<2>("h0")) @[src/main/scala/riscv/core/MemoryAccess.scala 111:89]
    node _T = eq(mem_access_state, UInt<1>("h1")) @[src/main/scala/riscv/core/MemoryAccess.scala 134:25]
    node _processed_data_T = bits(io_bus_read_data, 31, 31) @[src/main/scala/riscv/core/MemoryAccess.scala 150:30]
    node _processed_data_T_1 = mux(_processed_data_T, UInt<24>("hffffff"), UInt<24>("h0")) @[src/main/scala/riscv/core/MemoryAccess.scala 150:21]
    node _processed_data_T_2 = bits(io_bus_read_data, 31, 24) @[src/main/scala/riscv/core/MemoryAccess.scala 150:41]
    node _processed_data_T_3 = cat(_processed_data_T_1, _processed_data_T_2) @[src/main/scala/riscv/core/MemoryAccess.scala 150:16]
    node _processed_data_T_4 = bits(io_bus_read_data, 7, 7) @[src/main/scala/riscv/core/MemoryAccess.scala 152:39]
    node _processed_data_T_5 = mux(_processed_data_T_4, UInt<24>("hffffff"), UInt<24>("h0")) @[src/main/scala/riscv/core/MemoryAccess.scala 152:30]
    node _processed_data_T_6 = bits(io_bus_read_data, 7, 0) @[src/main/scala/riscv/core/MemoryAccess.scala 152:49]
    node _processed_data_T_7 = cat(_processed_data_T_5, _processed_data_T_6) @[src/main/scala/riscv/core/MemoryAccess.scala 152:25]
    node _processed_data_T_8 = bits(io_bus_read_data, 15, 15) @[src/main/scala/riscv/core/MemoryAccess.scala 153:39]
    node _processed_data_T_9 = mux(_processed_data_T_8, UInt<24>("hffffff"), UInt<24>("h0")) @[src/main/scala/riscv/core/MemoryAccess.scala 153:30]
    node _processed_data_T_10 = bits(io_bus_read_data, 15, 8) @[src/main/scala/riscv/core/MemoryAccess.scala 153:50]
    node _processed_data_T_11 = cat(_processed_data_T_9, _processed_data_T_10) @[src/main/scala/riscv/core/MemoryAccess.scala 153:25]
    node _processed_data_T_12 = bits(io_bus_read_data, 23, 23) @[src/main/scala/riscv/core/MemoryAccess.scala 154:39]
    node _processed_data_T_13 = mux(_processed_data_T_12, UInt<24>("hffffff"), UInt<24>("h0")) @[src/main/scala/riscv/core/MemoryAccess.scala 154:30]
    node _processed_data_T_14 = bits(io_bus_read_data, 23, 16) @[src/main/scala/riscv/core/MemoryAccess.scala 154:50]
    node _processed_data_T_15 = cat(_processed_data_T_13, _processed_data_T_14) @[src/main/scala/riscv/core/MemoryAccess.scala 154:25]
    node _processed_data_T_16 = eq(UInt<1>("h0"), mem_address_index) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _processed_data_T_17 = mux(_processed_data_T_16, _processed_data_T_7, _processed_data_T_3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _processed_data_T_18 = eq(UInt<1>("h1"), mem_address_index) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _processed_data_T_19 = mux(_processed_data_T_18, _processed_data_T_11, _processed_data_T_17) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _processed_data_T_20 = eq(UInt<2>("h2"), mem_address_index) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _processed_data_T_21 = mux(_processed_data_T_20, _processed_data_T_15, _processed_data_T_19) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _processed_data_T_22 = mux(UInt<1>("h0"), UInt<24>("hffffff"), UInt<24>("h0")) @[src/main/scala/riscv/core/MemoryAccess.scala 159:21]
    node _processed_data_T_23 = bits(io_bus_read_data, 31, 24) @[src/main/scala/riscv/core/MemoryAccess.scala 159:36]
    node _processed_data_T_24 = cat(_processed_data_T_22, _processed_data_T_23) @[src/main/scala/riscv/core/MemoryAccess.scala 159:16]
    node _processed_data_T_25 = mux(UInt<1>("h0"), UInt<24>("hffffff"), UInt<24>("h0")) @[src/main/scala/riscv/core/MemoryAccess.scala 161:30]
    node _processed_data_T_26 = bits(io_bus_read_data, 7, 0) @[src/main/scala/riscv/core/MemoryAccess.scala 161:45]
    node _processed_data_T_27 = cat(_processed_data_T_25, _processed_data_T_26) @[src/main/scala/riscv/core/MemoryAccess.scala 161:25]
    node _processed_data_T_28 = mux(UInt<1>("h0"), UInt<24>("hffffff"), UInt<24>("h0")) @[src/main/scala/riscv/core/MemoryAccess.scala 162:30]
    node _processed_data_T_29 = bits(io_bus_read_data, 15, 8) @[src/main/scala/riscv/core/MemoryAccess.scala 162:45]
    node _processed_data_T_30 = cat(_processed_data_T_28, _processed_data_T_29) @[src/main/scala/riscv/core/MemoryAccess.scala 162:25]
    node _processed_data_T_31 = mux(UInt<1>("h0"), UInt<24>("hffffff"), UInt<24>("h0")) @[src/main/scala/riscv/core/MemoryAccess.scala 163:30]
    node _processed_data_T_32 = bits(io_bus_read_data, 23, 16) @[src/main/scala/riscv/core/MemoryAccess.scala 163:45]
    node _processed_data_T_33 = cat(_processed_data_T_31, _processed_data_T_32) @[src/main/scala/riscv/core/MemoryAccess.scala 163:25]
    node _processed_data_T_34 = eq(UInt<1>("h0"), mem_address_index) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _processed_data_T_35 = mux(_processed_data_T_34, _processed_data_T_27, _processed_data_T_24) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _processed_data_T_36 = eq(UInt<1>("h1"), mem_address_index) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _processed_data_T_37 = mux(_processed_data_T_36, _processed_data_T_30, _processed_data_T_35) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _processed_data_T_38 = eq(UInt<2>("h2"), mem_address_index) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _processed_data_T_39 = mux(_processed_data_T_38, _processed_data_T_33, _processed_data_T_37) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _processed_data_T_40 = bits(io_bus_read_data, 31, 31) @[src/main/scala/riscv/core/MemoryAccess.scala 168:30]
    node _processed_data_T_41 = mux(_processed_data_T_40, UInt<16>("hffff"), UInt<16>("h0")) @[src/main/scala/riscv/core/MemoryAccess.scala 168:21]
    node _processed_data_T_42 = bits(io_bus_read_data, 31, 16) @[src/main/scala/riscv/core/MemoryAccess.scala 168:41]
    node _processed_data_T_43 = cat(_processed_data_T_41, _processed_data_T_42) @[src/main/scala/riscv/core/MemoryAccess.scala 168:16]
    node _processed_data_T_44 = bits(io_bus_read_data, 15, 15) @[src/main/scala/riscv/core/MemoryAccess.scala 170:39]
    node _processed_data_T_45 = mux(_processed_data_T_44, UInt<16>("hffff"), UInt<16>("h0")) @[src/main/scala/riscv/core/MemoryAccess.scala 170:30]
    node _processed_data_T_46 = bits(io_bus_read_data, 15, 0) @[src/main/scala/riscv/core/MemoryAccess.scala 170:50]
    node _processed_data_T_47 = cat(_processed_data_T_45, _processed_data_T_46) @[src/main/scala/riscv/core/MemoryAccess.scala 170:25]
    node _processed_data_T_48 = bits(io_bus_read_data, 23, 23) @[src/main/scala/riscv/core/MemoryAccess.scala 171:39]
    node _processed_data_T_49 = mux(_processed_data_T_48, UInt<16>("hffff"), UInt<16>("h0")) @[src/main/scala/riscv/core/MemoryAccess.scala 171:30]
    node _processed_data_T_50 = bits(io_bus_read_data, 23, 8) @[src/main/scala/riscv/core/MemoryAccess.scala 171:50]
    node _processed_data_T_51 = cat(_processed_data_T_49, _processed_data_T_50) @[src/main/scala/riscv/core/MemoryAccess.scala 171:25]
    node _processed_data_T_52 = bits(io_bus_read_data, 31, 31) @[src/main/scala/riscv/core/MemoryAccess.scala 172:39]
    node _processed_data_T_53 = mux(_processed_data_T_52, UInt<16>("hffff"), UInt<16>("h0")) @[src/main/scala/riscv/core/MemoryAccess.scala 172:30]
    node _processed_data_T_54 = bits(io_bus_read_data, 31, 16) @[src/main/scala/riscv/core/MemoryAccess.scala 172:50]
    node _processed_data_T_55 = cat(_processed_data_T_53, _processed_data_T_54) @[src/main/scala/riscv/core/MemoryAccess.scala 172:25]
    node _processed_data_T_56 = eq(UInt<1>("h0"), mem_address_index) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _processed_data_T_57 = mux(_processed_data_T_56, _processed_data_T_47, _processed_data_T_43) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _processed_data_T_58 = eq(UInt<1>("h1"), mem_address_index) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _processed_data_T_59 = mux(_processed_data_T_58, _processed_data_T_51, _processed_data_T_57) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _processed_data_T_60 = eq(UInt<2>("h2"), mem_address_index) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _processed_data_T_61 = mux(_processed_data_T_60, _processed_data_T_55, _processed_data_T_59) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _processed_data_T_62 = mux(UInt<1>("h0"), UInt<16>("hffff"), UInt<16>("h0")) @[src/main/scala/riscv/core/MemoryAccess.scala 177:21]
    node _processed_data_T_63 = bits(io_bus_read_data, 31, 16) @[src/main/scala/riscv/core/MemoryAccess.scala 177:36]
    node _processed_data_T_64 = cat(_processed_data_T_62, _processed_data_T_63) @[src/main/scala/riscv/core/MemoryAccess.scala 177:16]
    node _processed_data_T_65 = mux(UInt<1>("h0"), UInt<16>("hffff"), UInt<16>("h0")) @[src/main/scala/riscv/core/MemoryAccess.scala 179:30]
    node _processed_data_T_66 = bits(io_bus_read_data, 15, 0) @[src/main/scala/riscv/core/MemoryAccess.scala 179:45]
    node _processed_data_T_67 = cat(_processed_data_T_65, _processed_data_T_66) @[src/main/scala/riscv/core/MemoryAccess.scala 179:25]
    node _processed_data_T_68 = mux(UInt<1>("h0"), UInt<16>("hffff"), UInt<16>("h0")) @[src/main/scala/riscv/core/MemoryAccess.scala 180:30]
    node _processed_data_T_69 = bits(io_bus_read_data, 23, 8) @[src/main/scala/riscv/core/MemoryAccess.scala 180:45]
    node _processed_data_T_70 = cat(_processed_data_T_68, _processed_data_T_69) @[src/main/scala/riscv/core/MemoryAccess.scala 180:25]
    node _processed_data_T_71 = mux(UInt<1>("h0"), UInt<16>("hffff"), UInt<16>("h0")) @[src/main/scala/riscv/core/MemoryAccess.scala 181:30]
    node _processed_data_T_72 = bits(io_bus_read_data, 31, 16) @[src/main/scala/riscv/core/MemoryAccess.scala 181:45]
    node _processed_data_T_73 = cat(_processed_data_T_71, _processed_data_T_72) @[src/main/scala/riscv/core/MemoryAccess.scala 181:25]
    node _processed_data_T_74 = eq(UInt<1>("h0"), mem_address_index) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _processed_data_T_75 = mux(_processed_data_T_74, _processed_data_T_67, _processed_data_T_64) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _processed_data_T_76 = eq(UInt<1>("h1"), mem_address_index) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _processed_data_T_77 = mux(_processed_data_T_76, _processed_data_T_70, _processed_data_T_75) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _processed_data_T_78 = eq(UInt<2>("h2"), mem_address_index) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _processed_data_T_79 = mux(_processed_data_T_78, _processed_data_T_73, _processed_data_T_77) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _processed_data_T_80 = eq(UInt<1>("h0"), io_funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _processed_data_T_81 = mux(_processed_data_T_80, _processed_data_T_21, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _processed_data_T_82 = eq(UInt<3>("h4"), io_funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _processed_data_T_83 = mux(_processed_data_T_82, _processed_data_T_39, _processed_data_T_81) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _processed_data_T_84 = eq(UInt<1>("h1"), io_funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _processed_data_T_85 = mux(_processed_data_T_84, _processed_data_T_61, _processed_data_T_83) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _processed_data_T_86 = eq(UInt<3>("h5"), io_funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _processed_data_T_87 = mux(_processed_data_T_86, _processed_data_T_79, _processed_data_T_85) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _processed_data_T_88 = eq(UInt<2>("h2"), io_funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node processed_data = mux(_processed_data_T_88, io_bus_read_data, _processed_data_T_87) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _GEN_1 = mux(io_bus_read_valid, processed_data, latched_memory_read_data) @[src/main/scala/riscv/core/MemoryAccess.scala 138:29 188:32 72:41]
    node _GEN_2 = mux(io_bus_read_valid, UInt<1>("h1"), _GEN_0) @[src/main/scala/riscv/core/MemoryAccess.scala 138:29 194:27]
    node _GEN_3 = mux(io_bus_read_valid, UInt<1>("h0"), mem_access_state) @[src/main/scala/riscv/core/MemoryAccess.scala 138:29 94:24 68:34]
    node _GEN_4 = mux(io_bus_read_valid, UInt<1>("h0"), UInt<1>("h1")) @[src/main/scala/riscv/core/MemoryAccess.scala 137:24 138:29 95:24]
    node _T_1 = eq(mem_access_state, UInt<2>("h2")) @[src/main/scala/riscv/core/MemoryAccess.scala 197:31]
    node _GEN_5 = mux(io_bus_write_valid, UInt<1>("h0"), mem_access_state) @[src/main/scala/riscv/core/MemoryAccess.scala 208:30 94:24 68:34]
    node _GEN_6 = mux(io_bus_write_valid, UInt<1>("h0"), UInt<1>("h1")) @[src/main/scala/riscv/core/MemoryAccess.scala 206:24 208:30 95:24]
    node _GEN_7 = mux(io_bus_granted, UInt<1>("h1"), mem_access_state) @[src/main/scala/riscv/core/MemoryAccess.scala 224:28 225:26 68:34]
    node _T_2 = eq(io_funct3, UInt<1>("h0")) @[src/main/scala/riscv/core/MemoryAccess.scala 233:22]
    node _io_bus_write_strobe_mem_address_index = UInt<1>("h1") @[src/main/scala/riscv/core/MemoryAccess.scala 234:{48,48}]
    node _WIRE_1_0 = UInt<1>("h0") @[src/main/scala/riscv/core/MemoryAccess.scala 232:{37,37}]
    node _GEN_8 = mux(eq(UInt<1>("h0"), mem_address_index), _io_bus_write_strobe_mem_address_index, _WIRE_1_0) @[src/main/scala/riscv/core/MemoryAccess.scala 232:27 234:{48,48}]
    node _WIRE_1_1 = UInt<1>("h0") @[src/main/scala/riscv/core/MemoryAccess.scala 232:{37,37}]
    node _GEN_9 = mux(eq(UInt<1>("h1"), mem_address_index), _io_bus_write_strobe_mem_address_index, _WIRE_1_1) @[src/main/scala/riscv/core/MemoryAccess.scala 232:27 234:{48,48}]
    node _WIRE_1_2 = UInt<1>("h0") @[src/main/scala/riscv/core/MemoryAccess.scala 232:{37,37}]
    node _GEN_10 = mux(eq(UInt<2>("h2"), mem_address_index), _io_bus_write_strobe_mem_address_index, _WIRE_1_2) @[src/main/scala/riscv/core/MemoryAccess.scala 232:27 234:{48,48}]
    node _WIRE_1_3 = UInt<1>("h0") @[src/main/scala/riscv/core/MemoryAccess.scala 232:{37,37}]
    node _GEN_11 = mux(eq(UInt<2>("h3"), mem_address_index), _io_bus_write_strobe_mem_address_index, _WIRE_1_3) @[src/main/scala/riscv/core/MemoryAccess.scala 232:27 234:{48,48}]
    node _io_bus_write_data_T = bits(io_reg2_data, 7, 0) @[src/main/scala/riscv/core/MemoryAccess.scala 236:42]
    node _io_bus_write_data_T_1 = dshl(mem_address_index, UInt<2>("h3")) @[src/main/scala/riscv/core/MemoryAccess.scala 236:93]
    node _io_bus_write_data_T_2 = dshl(_io_bus_write_data_T, _io_bus_write_data_T_1) @[src/main/scala/riscv/core/MemoryAccess.scala 236:71]
    node _T_3 = eq(io_funct3, UInt<1>("h1")) @[src/main/scala/riscv/core/MemoryAccess.scala 239:28]
    node _T_4 = eq(mem_address_index, UInt<1>("h0")) @[src/main/scala/riscv/core/MemoryAccess.scala 240:32]
    node _io_bus_write_data_T_3 = bits(io_reg2_data, 15, 0) @[src/main/scala/riscv/core/MemoryAccess.scala 244:49]
    node _T_5 = eq(mem_address_index, UInt<1>("h1")) @[src/main/scala/riscv/core/MemoryAccess.scala 245:38]
    node _io_bus_write_data_T_4 = bits(io_reg2_data, 15, 0) @[src/main/scala/riscv/core/MemoryAccess.scala 249:49]
    node _io_bus_write_data_T_5 = dshl(_io_bus_write_data_T_4, UInt<4>("h8")) @[src/main/scala/riscv/core/MemoryAccess.scala 249:57]
    node _T_6 = eq(mem_address_index, UInt<2>("h2")) @[src/main/scala/riscv/core/MemoryAccess.scala 250:38]
    node _io_bus_write_data_T_6 = bits(io_reg2_data, 15, 0) @[src/main/scala/riscv/core/MemoryAccess.scala 254:49]
    node _io_bus_write_data_T_7 = dshl(_io_bus_write_data_T_6, UInt<5>("h10")) @[src/main/scala/riscv/core/MemoryAccess.scala 254:57]
    node _io_bus_write_data_T_8 = bits(io_reg2_data, 15, 0) @[src/main/scala/riscv/core/MemoryAccess.scala 259:49]
    node _io_bus_write_data_T_9 = dshl(_io_bus_write_data_T_8, UInt<5>("h10")) @[src/main/scala/riscv/core/MemoryAccess.scala 259:57]
    node _GEN_12 = mux(_T_6, UInt<1>("h1"), UInt<1>("h1")) @[src/main/scala/riscv/core/MemoryAccess.scala 250:47 252:34 257:34]
    node _GEN_13 = mux(_T_6, _io_bus_write_data_T_7, _io_bus_write_data_T_9) @[src/main/scala/riscv/core/MemoryAccess.scala 250:47 254:34 259:34]
    node _GEN_14 = mux(_T_5, UInt<1>("h1"), _WIRE_1_1) @[src/main/scala/riscv/core/MemoryAccess.scala 232:27 245:47 247:34]
    node _GEN_15 = mux(_T_5, UInt<1>("h1"), _GEN_12) @[src/main/scala/riscv/core/MemoryAccess.scala 245:47 248:34]
    node _GEN_16 = mux(_T_5, _io_bus_write_data_T_5, _GEN_13) @[src/main/scala/riscv/core/MemoryAccess.scala 245:47 249:34]
    node _GEN_17 = mux(_T_5, _WIRE_1_3, _GEN_12) @[src/main/scala/riscv/core/MemoryAccess.scala 232:27 245:47]
    node _GEN_18 = mux(_T_4, UInt<1>("h1"), _WIRE_1_0) @[src/main/scala/riscv/core/MemoryAccess.scala 232:27 240:41 242:34]
    node _GEN_19 = mux(_T_4, UInt<1>("h1"), _GEN_14) @[src/main/scala/riscv/core/MemoryAccess.scala 240:41 243:34]
    node _GEN_20 = mux(_T_4, _io_bus_write_data_T_3, _GEN_16) @[src/main/scala/riscv/core/MemoryAccess.scala 240:41 244:34]
    node _GEN_21 = mux(_T_4, _WIRE_1_2, _GEN_15) @[src/main/scala/riscv/core/MemoryAccess.scala 232:27 240:41]
    node _GEN_22 = mux(_T_4, _WIRE_1_3, _GEN_17) @[src/main/scala/riscv/core/MemoryAccess.scala 232:27 240:41]
    node _T_7 = eq(io_funct3, UInt<2>("h2")) @[src/main/scala/riscv/core/MemoryAccess.scala 261:28]
    node _GEN_23 = mux(_T_7, UInt<1>("h1"), _WIRE_1_0) @[src/main/scala/riscv/core/MemoryAccess.scala 232:27 261:54 263:34]
    node _GEN_24 = mux(_T_7, UInt<1>("h1"), _WIRE_1_1) @[src/main/scala/riscv/core/MemoryAccess.scala 232:27 261:54 263:34]
    node _GEN_25 = mux(_T_7, UInt<1>("h1"), _WIRE_1_2) @[src/main/scala/riscv/core/MemoryAccess.scala 232:27 261:54 263:34]
    node _GEN_26 = mux(_T_7, UInt<1>("h1"), _WIRE_1_3) @[src/main/scala/riscv/core/MemoryAccess.scala 232:27 261:54 263:34]
    node _GEN_27 = mux(_T_3, _GEN_18, _GEN_23) @[src/main/scala/riscv/core/MemoryAccess.scala 239:54]
    node _GEN_28 = mux(_T_3, _GEN_19, _GEN_24) @[src/main/scala/riscv/core/MemoryAccess.scala 239:54]
    node _GEN_29 = mux(_T_3, _GEN_20, io_reg2_data) @[src/main/scala/riscv/core/MemoryAccess.scala 230:27 239:54]
    node _GEN_30 = mux(_T_3, _GEN_21, _GEN_25) @[src/main/scala/riscv/core/MemoryAccess.scala 239:54]
    node _GEN_31 = mux(_T_3, _GEN_22, _GEN_26) @[src/main/scala/riscv/core/MemoryAccess.scala 239:54]
    node _GEN_32 = mux(_T_2, _GEN_8, _GEN_27) @[src/main/scala/riscv/core/MemoryAccess.scala 233:48]
    node _GEN_33 = mux(_T_2, _GEN_9, _GEN_28) @[src/main/scala/riscv/core/MemoryAccess.scala 233:48]
    node _GEN_34 = mux(_T_2, _GEN_10, _GEN_30) @[src/main/scala/riscv/core/MemoryAccess.scala 233:48]
    node _GEN_35 = mux(_T_2, _GEN_11, _GEN_31) @[src/main/scala/riscv/core/MemoryAccess.scala 233:48]
    node _GEN_36 = mux(_T_2, _io_bus_write_data_T_2, _GEN_29) @[src/main/scala/riscv/core/MemoryAccess.scala 233:48 236:27]
    node _GEN_37 = mux(io_bus_granted, UInt<2>("h2"), mem_access_state) @[src/main/scala/riscv/core/MemoryAccess.scala 267:28 268:26 68:34]
    node _GEN_38 = mux(io_memory_write_enable, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/riscv/core/MemoryAccess.scala 118:26 227:40 229:27]
    node _GEN_39 = mux(io_memory_write_enable, _GEN_36, UInt<1>("h0")) @[src/main/scala/riscv/core/MemoryAccess.scala 114:26 227:40]
    node _WIRE__0 = UInt<1>("h0") @[src/main/scala/riscv/core/MemoryAccess.scala 115:{36,36}]
    node _GEN_40 = mux(io_memory_write_enable, _GEN_32, _WIRE__0) @[src/main/scala/riscv/core/MemoryAccess.scala 115:26 227:40]
    node _WIRE__1 = UInt<1>("h0") @[src/main/scala/riscv/core/MemoryAccess.scala 115:{36,36}]
    node _GEN_41 = mux(io_memory_write_enable, _GEN_33, _WIRE__1) @[src/main/scala/riscv/core/MemoryAccess.scala 115:26 227:40]
    node _WIRE__2 = UInt<1>("h0") @[src/main/scala/riscv/core/MemoryAccess.scala 115:{36,36}]
    node _GEN_42 = mux(io_memory_write_enable, _GEN_34, _WIRE__2) @[src/main/scala/riscv/core/MemoryAccess.scala 115:26 227:40]
    node _WIRE__3 = UInt<1>("h0") @[src/main/scala/riscv/core/MemoryAccess.scala 115:{36,36}]
    node _GEN_43 = mux(io_memory_write_enable, _GEN_35, _WIRE__3) @[src/main/scala/riscv/core/MemoryAccess.scala 115:26 227:40]
    node _GEN_44 = mux(io_memory_write_enable, _GEN_37, mem_access_state) @[src/main/scala/riscv/core/MemoryAccess.scala 227:40 68:34]
    node _GEN_45 = mux(io_memory_read_enable, UInt<1>("h1"), _GEN_38) @[src/main/scala/riscv/core/MemoryAccess.scala 213:33 215:26]
    node _GEN_46 = mux(io_memory_read_enable, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/riscv/core/MemoryAccess.scala 110:18 213:33 216:26]
    node _GEN_47 = mux(io_memory_read_enable, io_regs_write_source, latched_regs_write_source) @[src/main/scala/riscv/core/MemoryAccess.scala 213:33 221:34 79:43]
    node _GEN_48 = mux(io_memory_read_enable, io_regs_write_address, latched_regs_write_address) @[src/main/scala/riscv/core/MemoryAccess.scala 213:33 222:34 80:43]
    node _GEN_49 = mux(io_memory_read_enable, io_regs_write_enable, latched_regs_write_enable) @[src/main/scala/riscv/core/MemoryAccess.scala 213:33 223:34 81:43]
    node _GEN_50 = mux(io_memory_read_enable, _GEN_7, _GEN_44) @[src/main/scala/riscv/core/MemoryAccess.scala 213:33]
    node _GEN_51 = mux(io_memory_read_enable, UInt<1>("h0"), _GEN_39) @[src/main/scala/riscv/core/MemoryAccess.scala 114:26 213:33]
    node _GEN_52 = mux(io_memory_read_enable, UInt<1>("h0"), _GEN_38) @[src/main/scala/riscv/core/MemoryAccess.scala 116:26 213:33]
    node _GEN_53 = mux(io_memory_read_enable, _WIRE__0, _GEN_40) @[src/main/scala/riscv/core/MemoryAccess.scala 115:26 213:33]
    node _GEN_54 = mux(io_memory_read_enable, _WIRE__1, _GEN_41) @[src/main/scala/riscv/core/MemoryAccess.scala 115:26 213:33]
    node _GEN_55 = mux(io_memory_read_enable, _WIRE__2, _GEN_42) @[src/main/scala/riscv/core/MemoryAccess.scala 115:26 213:33]
    node _GEN_56 = mux(io_memory_read_enable, _WIRE__3, _GEN_43) @[src/main/scala/riscv/core/MemoryAccess.scala 115:26 213:33]
    node _GEN_57 = mux(_T_1, UInt<1>("h1"), _GEN_45) @[src/main/scala/riscv/core/MemoryAccess.scala 197:61 205:24]
    node _GEN_58 = mux(_T_1, _GEN_6, _GEN_45) @[src/main/scala/riscv/core/MemoryAccess.scala 197:61]
    node _GEN_59 = mux(_T_1, _GEN_5, _GEN_50) @[src/main/scala/riscv/core/MemoryAccess.scala 197:61]
    node _GEN_60 = mux(_T_1, UInt<1>("h0"), _GEN_46) @[src/main/scala/riscv/core/MemoryAccess.scala 110:18 197:61]
    node _GEN_61 = mux(_T_1, latched_regs_write_source, _GEN_47) @[src/main/scala/riscv/core/MemoryAccess.scala 197:61 79:43]
    node _GEN_62 = mux(_T_1, latched_regs_write_address, _GEN_48) @[src/main/scala/riscv/core/MemoryAccess.scala 197:61 80:43]
    node _GEN_63 = mux(_T_1, latched_regs_write_enable, _GEN_49) @[src/main/scala/riscv/core/MemoryAccess.scala 197:61 81:43]
    node _GEN_64 = mux(_T_1, UInt<1>("h0"), _GEN_51) @[src/main/scala/riscv/core/MemoryAccess.scala 114:26 197:61]
    node _GEN_65 = mux(_T_1, UInt<1>("h0"), _GEN_52) @[src/main/scala/riscv/core/MemoryAccess.scala 116:26 197:61]
    node _GEN_66 = mux(_T_1, _WIRE__0, _GEN_53) @[src/main/scala/riscv/core/MemoryAccess.scala 115:26 197:61]
    node _GEN_67 = mux(_T_1, _WIRE__1, _GEN_54) @[src/main/scala/riscv/core/MemoryAccess.scala 115:26 197:61]
    node _GEN_68 = mux(_T_1, _WIRE__2, _GEN_55) @[src/main/scala/riscv/core/MemoryAccess.scala 115:26 197:61]
    node _GEN_69 = mux(_T_1, _WIRE__3, _GEN_56) @[src/main/scala/riscv/core/MemoryAccess.scala 115:26 197:61]
    node _GEN_70 = mux(_T, UInt<1>("h1"), _GEN_57) @[src/main/scala/riscv/core/MemoryAccess.scala 134:54 136:24]
    node _GEN_71 = mux(_T, _GEN_4, _GEN_58) @[src/main/scala/riscv/core/MemoryAccess.scala 134:54]
    node _GEN_72 = mux(_T, _GEN_1, latched_memory_read_data) @[src/main/scala/riscv/core/MemoryAccess.scala 134:54 72:41]
    node _GEN_73 = mux(_T, _GEN_2, _GEN_0) @[src/main/scala/riscv/core/MemoryAccess.scala 134:54]
    node _GEN_74 = mux(_T, _GEN_3, _GEN_59) @[src/main/scala/riscv/core/MemoryAccess.scala 134:54]
    node _GEN_75 = mux(_T, UInt<1>("h0"), _GEN_60) @[src/main/scala/riscv/core/MemoryAccess.scala 110:18 134:54]
    node _GEN_76 = mux(_T, latched_regs_write_source, _GEN_61) @[src/main/scala/riscv/core/MemoryAccess.scala 134:54 79:43]
    node _GEN_77 = mux(_T, latched_regs_write_address, _GEN_62) @[src/main/scala/riscv/core/MemoryAccess.scala 134:54 80:43]
    node _GEN_78 = mux(_T, latched_regs_write_enable, _GEN_63) @[src/main/scala/riscv/core/MemoryAccess.scala 134:54 81:43]
    node _GEN_79 = mux(_T, UInt<1>("h0"), _GEN_64) @[src/main/scala/riscv/core/MemoryAccess.scala 114:26 134:54]
    node _GEN_80 = mux(_T, UInt<1>("h0"), _GEN_65) @[src/main/scala/riscv/core/MemoryAccess.scala 116:26 134:54]
    node _GEN_81 = mux(_T, _WIRE__0, _GEN_66) @[src/main/scala/riscv/core/MemoryAccess.scala 115:26 134:54]
    node _GEN_82 = mux(_T, _WIRE__1, _GEN_67) @[src/main/scala/riscv/core/MemoryAccess.scala 115:26 134:54]
    node _GEN_83 = mux(_T, _WIRE__2, _GEN_68) @[src/main/scala/riscv/core/MemoryAccess.scala 115:26 134:54]
    node _GEN_84 = mux(_T, _WIRE__3, _GEN_69) @[src/main/scala/riscv/core/MemoryAccess.scala 115:26 134:54]
    node _in_active_read_T = eq(mem_access_state, UInt<1>("h1")) @[src/main/scala/riscv/core/MemoryAccess.scala 301:41]
    node _in_active_read_T_1 = eq(io_bus_read_valid, UInt<1>("h0")) @[src/main/scala/riscv/core/MemoryAccess.scala 301:72]
    node in_active_read = and(_in_active_read_T, _in_active_read_T_1) @[src/main/scala/riscv/core/MemoryAccess.scala 301:69]
    node forward_regs_write_source = mux(in_active_read, latched_regs_write_source, io_regs_write_source) @[src/main/scala/riscv/core/MemoryAccess.scala 304:38]
    node wb_effective_regs_write_source = mux(in_active_read, latched_regs_write_source, io_regs_write_source) @[src/main/scala/riscv/core/MemoryAccess.scala 310:43]
    node wb_effective_regs_write_address = mux(in_active_read, latched_regs_write_address, io_regs_write_address) @[src/main/scala/riscv/core/MemoryAccess.scala 315:44]
    node wb_effective_regs_write_enable = mux(in_active_read, latched_regs_write_enable, io_regs_write_enable) @[src/main/scala/riscv/core/MemoryAccess.scala 320:43]
    node _io_forward_to_ex_T = add(io_instruction_address, UInt<3>("h4")) @[src/main/scala/riscv/core/MemoryAccess.scala 335:72]
    node _io_forward_to_ex_T_1 = tail(_io_forward_to_ex_T, 1) @[src/main/scala/riscv/core/MemoryAccess.scala 335:72]
    node _io_forward_to_ex_T_2 = eq(UInt<2>("h1"), forward_regs_write_source) @[src/main/scala/riscv/core/MemoryAccess.scala 331:74]
    node _io_forward_to_ex_T_3 = mux(_io_forward_to_ex_T_2, io_wb_memory_read_data, io_alu_result) @[src/main/scala/riscv/core/MemoryAccess.scala 331:74]
    node _io_forward_to_ex_T_4 = eq(UInt<2>("h2"), forward_regs_write_source) @[src/main/scala/riscv/core/MemoryAccess.scala 331:74]
    node _io_forward_to_ex_T_5 = mux(_io_forward_to_ex_T_4, io_csr_read_data, _io_forward_to_ex_T_3) @[src/main/scala/riscv/core/MemoryAccess.scala 331:74]
    node _io_forward_to_ex_T_6 = eq(UInt<2>("h3"), forward_regs_write_source) @[src/main/scala/riscv/core/MemoryAccess.scala 331:74]
    node _io_forward_to_ex_T_7 = mux(_io_forward_to_ex_T_6, _io_forward_to_ex_T_1, _io_forward_to_ex_T_5) @[src/main/scala/riscv/core/MemoryAccess.scala 331:74]
    io_wb_memory_read_data <= _GEN_72
    io_forward_to_ex <= _io_forward_to_ex_T_7 @[src/main/scala/riscv/core/MemoryAccess.scala 331:20]
    io_ctrl_stall_flag <= _GEN_71
    io_wb_regs_write_source <= wb_effective_regs_write_source @[src/main/scala/riscv/core/MemoryAccess.scala 340:28]
    io_wb_regs_write_address <= wb_effective_regs_write_address @[src/main/scala/riscv/core/MemoryAccess.scala 341:28]
    io_wb_regs_write_enable <= wb_effective_regs_write_enable @[src/main/scala/riscv/core/MemoryAccess.scala 342:28]
    io_bus_address <= _io_bus_address_T_1 @[src/main/scala/riscv/core/MemoryAccess.scala 111:18]
    io_bus_read <= _GEN_75
    io_bus_write <= _GEN_80
    io_bus_write_data <= bits(_GEN_79, 31, 0)
    io_bus_write_strobe_0 <= _GEN_81
    io_bus_write_strobe_1 <= _GEN_82
    io_bus_write_strobe_2 <= _GEN_83
    io_bus_write_strobe_3 <= _GEN_84
    io_bus_request <= _GEN_70
    mem_access_state <= mux(reset, UInt<1>("h0"), _GEN_74) @[src/main/scala/riscv/core/MemoryAccess.scala 68:{34,34}]
    latched_memory_read_data <= mux(reset, UInt<32>("h0"), _GEN_72) @[src/main/scala/riscv/core/MemoryAccess.scala 72:{41,41}]
    latched_regs_write_source <= mux(reset, UInt<2>("h0"), _GEN_76) @[src/main/scala/riscv/core/MemoryAccess.scala 79:{43,43}]
    latched_regs_write_address <= mux(reset, UInt<5>("h0"), _GEN_77) @[src/main/scala/riscv/core/MemoryAccess.scala 80:{43,43}]
    latched_regs_write_enable <= mux(reset, UInt<1>("h0"), _GEN_78) @[src/main/scala/riscv/core/MemoryAccess.scala 81:{43,43}]
    read_just_completed <= mux(reset, UInt<1>("h0"), _GEN_73) @[src/main/scala/riscv/core/MemoryAccess.scala 90:{36,36}]

  module MEM2WB :
    input clock : Clock
    input reset : UInt<1>
    input io_stall : UInt<1> @[src/main/scala/riscv/core/MEM2WB.scala 29:14]
    input io_instruction_address : UInt<32> @[src/main/scala/riscv/core/MEM2WB.scala 29:14]
    input io_alu_result : UInt<32> @[src/main/scala/riscv/core/MEM2WB.scala 29:14]
    input io_regs_write_enable : UInt<1> @[src/main/scala/riscv/core/MEM2WB.scala 29:14]
    input io_regs_write_source : UInt<2> @[src/main/scala/riscv/core/MEM2WB.scala 29:14]
    input io_regs_write_address : UInt<32> @[src/main/scala/riscv/core/MEM2WB.scala 29:14]
    input io_memory_read_data : UInt<32> @[src/main/scala/riscv/core/MEM2WB.scala 29:14]
    input io_csr_read_data : UInt<32> @[src/main/scala/riscv/core/MEM2WB.scala 29:14]
    output io_output_instruction_address : UInt<32> @[src/main/scala/riscv/core/MEM2WB.scala 29:14]
    output io_output_alu_result : UInt<32> @[src/main/scala/riscv/core/MEM2WB.scala 29:14]
    output io_output_regs_write_enable : UInt<1> @[src/main/scala/riscv/core/MEM2WB.scala 29:14]
    output io_output_regs_write_source : UInt<2> @[src/main/scala/riscv/core/MEM2WB.scala 29:14]
    output io_output_regs_write_address : UInt<32> @[src/main/scala/riscv/core/MEM2WB.scala 29:14]
    output io_output_memory_read_data : UInt<32> @[src/main/scala/riscv/core/MEM2WB.scala 29:14]
    output io_output_csr_read_data : UInt<32> @[src/main/scala/riscv/core/MEM2WB.scala 29:14]

    inst alu_result of PipelineRegister_2 @[src/main/scala/riscv/core/MEM2WB.scala 50:26]
    inst memory_read_data of PipelineRegister_2 @[src/main/scala/riscv/core/MEM2WB.scala 56:32]
    inst regs_write_enable of PipelineRegister_3 @[src/main/scala/riscv/core/MEM2WB.scala 62:33]
    inst regs_write_source of PipelineRegister_15 @[src/main/scala/riscv/core/MEM2WB.scala 68:33]
    inst regs_write_address of PipelineRegister_11 @[src/main/scala/riscv/core/MEM2WB.scala 74:34]
    inst instruction_address of PipelineRegister_2 @[src/main/scala/riscv/core/MEM2WB.scala 80:35]
    inst csr_read_data of PipelineRegister_2 @[src/main/scala/riscv/core/MEM2WB.scala 86:29]
    io_output_instruction_address <= instruction_address.io_out @[src/main/scala/riscv/core/MEM2WB.scala 84:33]
    io_output_alu_result <= alu_result.io_out @[src/main/scala/riscv/core/MEM2WB.scala 54:24]
    io_output_regs_write_enable <= regs_write_enable.io_out @[src/main/scala/riscv/core/MEM2WB.scala 66:31]
    io_output_regs_write_source <= regs_write_source.io_out @[src/main/scala/riscv/core/MEM2WB.scala 72:31]
    io_output_regs_write_address <= pad(regs_write_address.io_out, 32) @[src/main/scala/riscv/core/MEM2WB.scala 78:32]
    io_output_memory_read_data <= memory_read_data.io_out @[src/main/scala/riscv/core/MEM2WB.scala 60:30]
    io_output_csr_read_data <= csr_read_data.io_out @[src/main/scala/riscv/core/MEM2WB.scala 90:27]
    alu_result.clock <= clock
    alu_result.reset <= reset
    alu_result.io_stall <= io_stall @[src/main/scala/riscv/core/MEM2WB.scala 52:24]
    alu_result.io_flush <= UInt<1>("h0") @[src/main/scala/riscv/core/MEM2WB.scala 53:24]
    alu_result.io_in <= io_alu_result @[src/main/scala/riscv/core/MEM2WB.scala 51:24]
    memory_read_data.clock <= clock
    memory_read_data.reset <= reset
    memory_read_data.io_stall <= io_stall @[src/main/scala/riscv/core/MEM2WB.scala 58:30]
    memory_read_data.io_flush <= UInt<1>("h0") @[src/main/scala/riscv/core/MEM2WB.scala 59:30]
    memory_read_data.io_in <= io_memory_read_data @[src/main/scala/riscv/core/MEM2WB.scala 57:30]
    regs_write_enable.clock <= clock
    regs_write_enable.reset <= reset
    regs_write_enable.io_stall <= io_stall @[src/main/scala/riscv/core/MEM2WB.scala 64:31]
    regs_write_enable.io_flush <= UInt<1>("h0") @[src/main/scala/riscv/core/MEM2WB.scala 65:31]
    regs_write_enable.io_in <= io_regs_write_enable @[src/main/scala/riscv/core/MEM2WB.scala 63:31]
    regs_write_source.clock <= clock
    regs_write_source.reset <= reset
    regs_write_source.io_stall <= io_stall @[src/main/scala/riscv/core/MEM2WB.scala 70:31]
    regs_write_source.io_flush <= UInt<1>("h0") @[src/main/scala/riscv/core/MEM2WB.scala 71:31]
    regs_write_source.io_in <= io_regs_write_source @[src/main/scala/riscv/core/MEM2WB.scala 69:31]
    regs_write_address.clock <= clock
    regs_write_address.reset <= reset
    regs_write_address.io_stall <= io_stall @[src/main/scala/riscv/core/MEM2WB.scala 76:32]
    regs_write_address.io_flush <= UInt<1>("h0") @[src/main/scala/riscv/core/MEM2WB.scala 77:32]
    regs_write_address.io_in <= bits(io_regs_write_address, 4, 0) @[src/main/scala/riscv/core/MEM2WB.scala 75:32]
    instruction_address.clock <= clock
    instruction_address.reset <= reset
    instruction_address.io_stall <= io_stall @[src/main/scala/riscv/core/MEM2WB.scala 82:33]
    instruction_address.io_flush <= UInt<1>("h0") @[src/main/scala/riscv/core/MEM2WB.scala 83:33]
    instruction_address.io_in <= io_instruction_address @[src/main/scala/riscv/core/MEM2WB.scala 81:33]
    csr_read_data.clock <= clock
    csr_read_data.reset <= reset
    csr_read_data.io_stall <= io_stall @[src/main/scala/riscv/core/MEM2WB.scala 88:27]
    csr_read_data.io_flush <= UInt<1>("h0") @[src/main/scala/riscv/core/MEM2WB.scala 89:27]
    csr_read_data.io_in <= io_csr_read_data @[src/main/scala/riscv/core/MEM2WB.scala 87:27]

  module WriteBack :
    input clock : Clock
    input reset : UInt<1>
    input io_instruction_address : UInt<32> @[src/main/scala/riscv/core/WriteBack.scala 12:14]
    input io_alu_result : UInt<32> @[src/main/scala/riscv/core/WriteBack.scala 12:14]
    input io_memory_read_data : UInt<32> @[src/main/scala/riscv/core/WriteBack.scala 12:14]
    input io_regs_write_source : UInt<2> @[src/main/scala/riscv/core/WriteBack.scala 12:14]
    input io_csr_read_data : UInt<32> @[src/main/scala/riscv/core/WriteBack.scala 12:14]
    output io_regs_write_data : UInt<32> @[src/main/scala/riscv/core/WriteBack.scala 12:14]

    node _io_regs_write_data_T = add(io_instruction_address, UInt<3>("h4")) @[src/main/scala/riscv/core/WriteBack.scala 28:72]
    node _io_regs_write_data_T_1 = tail(_io_regs_write_data_T, 1) @[src/main/scala/riscv/core/WriteBack.scala 28:72]
    node _io_regs_write_data_T_2 = eq(UInt<2>("h1"), io_regs_write_source) @[src/main/scala/riscv/core/WriteBack.scala 24:4]
    node _io_regs_write_data_T_3 = mux(_io_regs_write_data_T_2, io_memory_read_data, io_alu_result) @[src/main/scala/riscv/core/WriteBack.scala 24:4]
    node _io_regs_write_data_T_4 = eq(UInt<2>("h2"), io_regs_write_source) @[src/main/scala/riscv/core/WriteBack.scala 24:4]
    node _io_regs_write_data_T_5 = mux(_io_regs_write_data_T_4, io_csr_read_data, _io_regs_write_data_T_3) @[src/main/scala/riscv/core/WriteBack.scala 24:4]
    node _io_regs_write_data_T_6 = eq(UInt<2>("h3"), io_regs_write_source) @[src/main/scala/riscv/core/WriteBack.scala 24:4]
    node _io_regs_write_data_T_7 = mux(_io_regs_write_data_T_6, _io_regs_write_data_T_1, _io_regs_write_data_T_5) @[src/main/scala/riscv/core/WriteBack.scala 24:4]
    io_regs_write_data <= _io_regs_write_data_T_7 @[src/main/scala/riscv/core/WriteBack.scala 21:22]

  module Forwarding :
    input clock : Clock
    input reset : UInt<1>
    input io_rs1_id : UInt<5> @[src/main/scala/riscv/core/Forwarding.scala 60:14]
    input io_rs2_id : UInt<5> @[src/main/scala/riscv/core/Forwarding.scala 60:14]
    input io_rs1_ex : UInt<5> @[src/main/scala/riscv/core/Forwarding.scala 60:14]
    input io_rs2_ex : UInt<5> @[src/main/scala/riscv/core/Forwarding.scala 60:14]
    input io_rd_mem : UInt<5> @[src/main/scala/riscv/core/Forwarding.scala 60:14]
    input io_reg_write_enable_mem : UInt<1> @[src/main/scala/riscv/core/Forwarding.scala 60:14]
    input io_rd_wb : UInt<5> @[src/main/scala/riscv/core/Forwarding.scala 60:14]
    input io_reg_write_enable_wb : UInt<1> @[src/main/scala/riscv/core/Forwarding.scala 60:14]
    output io_reg1_forward_id : UInt<2> @[src/main/scala/riscv/core/Forwarding.scala 60:14]
    output io_reg2_forward_id : UInt<2> @[src/main/scala/riscv/core/Forwarding.scala 60:14]
    output io_reg1_forward_ex : UInt<2> @[src/main/scala/riscv/core/Forwarding.scala 60:14]
    output io_reg2_forward_ex : UInt<2> @[src/main/scala/riscv/core/Forwarding.scala 60:14]

    node _T = eq(io_rs1_ex, io_rd_mem) @[src/main/scala/riscv/core/Forwarding.scala 80:45]
    node _T_1 = and(io_reg_write_enable_mem, _T) @[src/main/scala/riscv/core/Forwarding.scala 80:32]
    node _T_2 = neq(io_rd_mem, UInt<1>("h0")) @[src/main/scala/riscv/core/Forwarding.scala 80:72]
    node _T_3 = and(_T_1, _T_2) @[src/main/scala/riscv/core/Forwarding.scala 80:59]
    node _T_4 = eq(io_rs1_ex, io_rd_wb) @[src/main/scala/riscv/core/Forwarding.scala 84:50]
    node _T_5 = and(io_reg_write_enable_wb, _T_4) @[src/main/scala/riscv/core/Forwarding.scala 84:37]
    node _T_6 = neq(io_rd_wb, UInt<1>("h0")) @[src/main/scala/riscv/core/Forwarding.scala 84:75]
    node _T_7 = and(_T_5, _T_6) @[src/main/scala/riscv/core/Forwarding.scala 84:63]
    node _GEN_0 = mux(_T_7, UInt<2>("h2"), UInt<2>("h0")) @[src/main/scala/riscv/core/Forwarding.scala 84:84 87:24 90:24]
    node _GEN_1 = mux(_T_3, UInt<2>("h1"), _GEN_0) @[src/main/scala/riscv/core/Forwarding.scala 80:81 83:24]
    node _T_8 = eq(io_rs2_ex, io_rd_mem) @[src/main/scala/riscv/core/Forwarding.scala 94:45]
    node _T_9 = and(io_reg_write_enable_mem, _T_8) @[src/main/scala/riscv/core/Forwarding.scala 94:32]
    node _T_10 = neq(io_rd_mem, UInt<1>("h0")) @[src/main/scala/riscv/core/Forwarding.scala 94:72]
    node _T_11 = and(_T_9, _T_10) @[src/main/scala/riscv/core/Forwarding.scala 94:59]
    node _T_12 = eq(io_rs2_ex, io_rd_wb) @[src/main/scala/riscv/core/Forwarding.scala 98:50]
    node _T_13 = and(io_reg_write_enable_wb, _T_12) @[src/main/scala/riscv/core/Forwarding.scala 98:37]
    node _T_14 = neq(io_rd_wb, UInt<1>("h0")) @[src/main/scala/riscv/core/Forwarding.scala 98:75]
    node _T_15 = and(_T_13, _T_14) @[src/main/scala/riscv/core/Forwarding.scala 98:63]
    node _GEN_2 = mux(_T_15, UInt<2>("h2"), UInt<2>("h0")) @[src/main/scala/riscv/core/Forwarding.scala 100:24 103:24 98:84]
    node _GEN_3 = mux(_T_11, UInt<2>("h1"), _GEN_2) @[src/main/scala/riscv/core/Forwarding.scala 94:81 97:24]
    node _T_16 = eq(io_rs1_id, io_rd_mem) @[src/main/scala/riscv/core/Forwarding.scala 111:45]
    node _T_17 = and(io_reg_write_enable_mem, _T_16) @[src/main/scala/riscv/core/Forwarding.scala 111:32]
    node _T_18 = neq(io_rd_mem, UInt<1>("h0")) @[src/main/scala/riscv/core/Forwarding.scala 111:72]
    node _T_19 = and(_T_17, _T_18) @[src/main/scala/riscv/core/Forwarding.scala 111:59]
    node _T_20 = eq(io_rs1_id, io_rd_wb) @[src/main/scala/riscv/core/Forwarding.scala 117:50]
    node _T_21 = and(io_reg_write_enable_wb, _T_20) @[src/main/scala/riscv/core/Forwarding.scala 117:37]
    node _T_22 = neq(io_rd_wb, UInt<1>("h0")) @[src/main/scala/riscv/core/Forwarding.scala 117:75]
    node _T_23 = and(_T_21, _T_22) @[src/main/scala/riscv/core/Forwarding.scala 117:63]
    node _GEN_4 = mux(_T_23, UInt<2>("h2"), UInt<2>("h0")) @[src/main/scala/riscv/core/Forwarding.scala 117:84 119:24 122:24]
    node _GEN_5 = mux(_T_19, UInt<2>("h1"), _GEN_4) @[src/main/scala/riscv/core/Forwarding.scala 111:81 116:24]
    node _T_24 = eq(io_rs2_id, io_rd_mem) @[src/main/scala/riscv/core/Forwarding.scala 126:45]
    node _T_25 = and(io_reg_write_enable_mem, _T_24) @[src/main/scala/riscv/core/Forwarding.scala 126:32]
    node _T_26 = neq(io_rd_mem, UInt<1>("h0")) @[src/main/scala/riscv/core/Forwarding.scala 126:72]
    node _T_27 = and(_T_25, _T_26) @[src/main/scala/riscv/core/Forwarding.scala 126:59]
    node _T_28 = eq(io_rs2_id, io_rd_wb) @[src/main/scala/riscv/core/Forwarding.scala 131:50]
    node _T_29 = and(io_reg_write_enable_wb, _T_28) @[src/main/scala/riscv/core/Forwarding.scala 131:37]
    node _T_30 = neq(io_rd_wb, UInt<1>("h0")) @[src/main/scala/riscv/core/Forwarding.scala 131:75]
    node _T_31 = and(_T_29, _T_30) @[src/main/scala/riscv/core/Forwarding.scala 131:63]
    node _GEN_6 = mux(_T_31, UInt<2>("h2"), UInt<2>("h0")) @[src/main/scala/riscv/core/Forwarding.scala 131:84 133:24 136:24]
    node _GEN_7 = mux(_T_27, UInt<2>("h1"), _GEN_6) @[src/main/scala/riscv/core/Forwarding.scala 126:81 130:24]
    io_reg1_forward_id <= _GEN_5
    io_reg2_forward_id <= _GEN_7
    io_reg1_forward_ex <= _GEN_1
    io_reg2_forward_ex <= _GEN_3

  module CLINT :
    input clock : Clock
    input reset : UInt<1>
    input io_interrupt_flag : UInt<32> @[src/main/scala/riscv/core/CLINT.scala 20:14]
    input io_instruction_id : UInt<32> @[src/main/scala/riscv/core/CLINT.scala 20:14]
    input io_instruction_address_if : UInt<32> @[src/main/scala/riscv/core/CLINT.scala 20:14]
    input io_jump_flag : UInt<1> @[src/main/scala/riscv/core/CLINT.scala 20:14]
    input io_jump_address : UInt<32> @[src/main/scala/riscv/core/CLINT.scala 20:14]
    output io_id_interrupt_handler_address : UInt<32> @[src/main/scala/riscv/core/CLINT.scala 20:14]
    output io_id_interrupt_assert : UInt<1> @[src/main/scala/riscv/core/CLINT.scala 20:14]
    input io_csr_bundle_mstatus : UInt<32> @[src/main/scala/riscv/core/CLINT.scala 20:14]
    input io_csr_bundle_mepc : UInt<32> @[src/main/scala/riscv/core/CLINT.scala 20:14]
    input io_csr_bundle_mcause : UInt<32> @[src/main/scala/riscv/core/CLINT.scala 20:14]
    input io_csr_bundle_mtvec : UInt<32> @[src/main/scala/riscv/core/CLINT.scala 20:14]
    input io_csr_bundle_mie : UInt<32> @[src/main/scala/riscv/core/CLINT.scala 20:14]
    output io_csr_bundle_mstatus_write_data : UInt<32> @[src/main/scala/riscv/core/CLINT.scala 20:14]
    output io_csr_bundle_mepc_write_data : UInt<32> @[src/main/scala/riscv/core/CLINT.scala 20:14]
    output io_csr_bundle_mcause_write_data : UInt<32> @[src/main/scala/riscv/core/CLINT.scala 20:14]
    output io_csr_bundle_direct_write_enable : UInt<1> @[src/main/scala/riscv/core/CLINT.scala 20:14]

    node interrupt_enable_global = bits(io_csr_bundle_mstatus, 3, 3) @[src/main/scala/riscv/core/CLINT.scala 34:56]
    node interrupt_enable_timer = bits(io_csr_bundle_mie, 7, 7) @[src/main/scala/riscv/core/CLINT.scala 35:52]
    node interrupt_enable_external = bits(io_csr_bundle_mie, 11, 11) @[src/main/scala/riscv/core/CLINT.scala 36:52]
    node instruction_address = mux(io_jump_flag, io_jump_address, io_instruction_address_if) @[src/main/scala/riscv/core/CLINT.scala 38:32]
    node _mstatus_disable_interrupt_T = bits(io_csr_bundle_mstatus, 31, 8) @[src/main/scala/riscv/core/CLINT.scala 45:26]
    node _mstatus_disable_interrupt_T_1 = bits(io_csr_bundle_mstatus, 3, 3) @[src/main/scala/riscv/core/CLINT.scala 45:58]
    node _mstatus_disable_interrupt_T_2 = cat(_mstatus_disable_interrupt_T, _mstatus_disable_interrupt_T_1) @[src/main/scala/riscv/core/CLINT.scala 45:34]
    node _mstatus_disable_interrupt_T_3 = bits(io_csr_bundle_mstatus, 6, 4) @[src/main/scala/riscv/core/CLINT.scala 45:86]
    node _mstatus_disable_interrupt_T_4 = cat(_mstatus_disable_interrupt_T_2, _mstatus_disable_interrupt_T_3) @[src/main/scala/riscv/core/CLINT.scala 45:62]
    node _mstatus_disable_interrupt_T_5 = cat(_mstatus_disable_interrupt_T_4, UInt<1>("h0")) @[src/main/scala/riscv/core/CLINT.scala 45:93]
    node _mstatus_disable_interrupt_T_6 = bits(io_csr_bundle_mstatus, 2, 0) @[src/main/scala/riscv/core/CLINT.scala 46:15]
    node mstatus_disable_interrupt = cat(_mstatus_disable_interrupt_T_5, _mstatus_disable_interrupt_T_6) @[src/main/scala/riscv/core/CLINT.scala 45:105]
    node _mstatus_recover_interrupt_T = bits(io_csr_bundle_mstatus, 31, 8) @[src/main/scala/riscv/core/CLINT.scala 49:26]
    node _mstatus_recover_interrupt_T_1 = cat(_mstatus_recover_interrupt_T, UInt<1>("h1")) @[src/main/scala/riscv/core/CLINT.scala 49:34]
    node _mstatus_recover_interrupt_T_2 = bits(io_csr_bundle_mstatus, 6, 4) @[src/main/scala/riscv/core/CLINT.scala 49:70]
    node _mstatus_recover_interrupt_T_3 = cat(_mstatus_recover_interrupt_T_1, _mstatus_recover_interrupt_T_2) @[src/main/scala/riscv/core/CLINT.scala 49:46]
    node _mstatus_recover_interrupt_T_4 = bits(io_csr_bundle_mstatus, 7, 7) @[src/main/scala/riscv/core/CLINT.scala 49:101]
    node _mstatus_recover_interrupt_T_5 = cat(_mstatus_recover_interrupt_T_3, _mstatus_recover_interrupt_T_4) @[src/main/scala/riscv/core/CLINT.scala 49:77]
    node _mstatus_recover_interrupt_T_6 = bits(io_csr_bundle_mstatus, 2, 0) @[src/main/scala/riscv/core/CLINT.scala 50:15]
    node mstatus_recover_interrupt = cat(_mstatus_recover_interrupt_T_5, _mstatus_recover_interrupt_T_6) @[src/main/scala/riscv/core/CLINT.scala 49:105]
    node _interrupt_source_enabled_T = bits(io_interrupt_flag, 0, 0) @[src/main/scala/riscv/core/CLINT.scala 54:22]
    node interrupt_source_enabled = mux(_interrupt_source_enabled_T, interrupt_enable_timer, interrupt_enable_external) @[src/main/scala/riscv/core/CLINT.scala 53:37]
    node _T = eq(io_instruction_id, UInt<32>("h73")) @[src/main/scala/riscv/core/CLINT.scala 59:26]
    node _T_1 = eq(io_instruction_id, UInt<32>("h100073")) @[src/main/scala/riscv/core/CLINT.scala 59:73]
    node _T_2 = or(_T, _T_1) @[src/main/scala/riscv/core/CLINT.scala 59:52]
    node _io_csr_bundle_mcause_write_data_T = eq(UInt<32>("h73"), io_instruction_id) @[src/main/scala/riscv/core/CLINT.scala 65:6]
    node _io_csr_bundle_mcause_write_data_T_1 = mux(_io_csr_bundle_mcause_write_data_T, UInt<4>("hb"), UInt<4>("ha")) @[src/main/scala/riscv/core/CLINT.scala 65:6]
    node _io_csr_bundle_mcause_write_data_T_2 = eq(UInt<32>("h100073"), io_instruction_id) @[src/main/scala/riscv/core/CLINT.scala 65:6]
    node _io_csr_bundle_mcause_write_data_T_3 = mux(_io_csr_bundle_mcause_write_data_T_2, UInt<2>("h3"), _io_csr_bundle_mcause_write_data_T_1) @[src/main/scala/riscv/core/CLINT.scala 65:6]
    node _T_3 = neq(io_interrupt_flag, UInt<8>("h0")) @[src/main/scala/riscv/core/CLINT.scala 74:32]
    node _T_4 = and(_T_3, interrupt_enable_global) @[src/main/scala/riscv/core/CLINT.scala 74:57]
    node _T_5 = and(_T_4, interrupt_source_enabled) @[src/main/scala/riscv/core/CLINT.scala 74:84]
    node _io_csr_bundle_mcause_write_data_T_4 = bits(io_interrupt_flag, 0, 0) @[src/main/scala/riscv/core/CLINT.scala 77:63]
    node _io_csr_bundle_mcause_write_data_T_5 = mux(_io_csr_bundle_mcause_write_data_T_4, UInt<32>("h80000007"), UInt<32>("h8000000b")) @[src/main/scala/riscv/core/CLINT.scala 77:45]
    node _T_6 = eq(io_instruction_id, UInt<32>("h30200073")) @[src/main/scala/riscv/core/CLINT.scala 81:32]
    node _GEN_0 = mux(_T_6, mstatus_recover_interrupt, io_csr_bundle_mstatus) @[src/main/scala/riscv/core/CLINT.scala 81:58 82:39 89:39]
    node _GEN_1 = mux(_T_6, io_csr_bundle_mepc, io_csr_bundle_mepc) @[src/main/scala/riscv/core/CLINT.scala 81:58 83:39 90:39]
    node _GEN_2 = mux(_T_6, io_csr_bundle_mcause, io_csr_bundle_mcause) @[src/main/scala/riscv/core/CLINT.scala 81:58 84:39 91:39]
    node _GEN_3 = mux(_T_6, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/riscv/core/CLINT.scala 81:58 85:39 92:39]
    node _GEN_4 = mux(_T_6, io_csr_bundle_mepc, UInt<1>("h0")) @[src/main/scala/riscv/core/CLINT.scala 81:58 87:39 94:39]
    node _GEN_5 = mux(_T_5, mstatus_disable_interrupt, _GEN_0) @[src/main/scala/riscv/core/CLINT.scala 74:113 75:39]
    node _GEN_6 = mux(_T_5, instruction_address, _GEN_1) @[src/main/scala/riscv/core/CLINT.scala 74:113 76:39]
    node _GEN_7 = mux(_T_5, _io_csr_bundle_mcause_write_data_T_5, _GEN_2) @[src/main/scala/riscv/core/CLINT.scala 74:113 77:39]
    node _GEN_8 = mux(_T_5, UInt<1>("h1"), _GEN_3) @[src/main/scala/riscv/core/CLINT.scala 74:113 78:39]
    node _GEN_9 = mux(_T_5, io_csr_bundle_mtvec, _GEN_4) @[src/main/scala/riscv/core/CLINT.scala 74:113 80:39]
    node _GEN_10 = mux(_T_2, mstatus_disable_interrupt, _GEN_5) @[src/main/scala/riscv/core/CLINT.scala 59:101 60:38]
    node _GEN_11 = mux(_T_2, instruction_address, _GEN_6) @[src/main/scala/riscv/core/CLINT.scala 59:101 61:38]
    node _GEN_12 = mux(_T_2, _io_csr_bundle_mcause_write_data_T_3, _GEN_7) @[src/main/scala/riscv/core/CLINT.scala 59:101 62:37]
    node _GEN_13 = mux(_T_2, UInt<1>("h1"), _GEN_8) @[src/main/scala/riscv/core/CLINT.scala 59:101 71:39]
    node _GEN_14 = mux(_T_2, io_csr_bundle_mtvec, _GEN_9) @[src/main/scala/riscv/core/CLINT.scala 59:101 73:39]
    io_id_interrupt_handler_address <= _GEN_14
    io_id_interrupt_assert <= _GEN_13
    io_csr_bundle_mstatus_write_data <= _GEN_10
    io_csr_bundle_mepc_write_data <= _GEN_11
    io_csr_bundle_mcause_write_data <= _GEN_12
    io_csr_bundle_direct_write_enable <= _GEN_13

  module CSR :
    input clock : Clock
    input reset : UInt<1>
    input io_reg_read_address_id : UInt<12> @[src/main/scala/riscv/core/CSR.scala 136:14]
    input io_reg_write_enable_ex : UInt<1> @[src/main/scala/riscv/core/CSR.scala 136:14]
    input io_reg_write_address_ex : UInt<12> @[src/main/scala/riscv/core/CSR.scala 136:14]
    input io_reg_write_data_ex : UInt<32> @[src/main/scala/riscv/core/CSR.scala 136:14]
    input io_debug_reg_read_address : UInt<12> @[src/main/scala/riscv/core/CSR.scala 136:14]
    output io_id_reg_read_data : UInt<32> @[src/main/scala/riscv/core/CSR.scala 136:14]
    output io_debug_reg_read_data : UInt<32> @[src/main/scala/riscv/core/CSR.scala 136:14]
    output io_clint_access_bundle_mstatus : UInt<32> @[src/main/scala/riscv/core/CSR.scala 136:14]
    output io_clint_access_bundle_mepc : UInt<32> @[src/main/scala/riscv/core/CSR.scala 136:14]
    output io_clint_access_bundle_mcause : UInt<32> @[src/main/scala/riscv/core/CSR.scala 136:14]
    output io_clint_access_bundle_mtvec : UInt<32> @[src/main/scala/riscv/core/CSR.scala 136:14]
    output io_clint_access_bundle_mie : UInt<32> @[src/main/scala/riscv/core/CSR.scala 136:14]
    input io_clint_access_bundle_mstatus_write_data : UInt<32> @[src/main/scala/riscv/core/CSR.scala 136:14]
    input io_clint_access_bundle_mepc_write_data : UInt<32> @[src/main/scala/riscv/core/CSR.scala 136:14]
    input io_clint_access_bundle_mcause_write_data : UInt<32> @[src/main/scala/riscv/core/CSR.scala 136:14]
    input io_clint_access_bundle_direct_write_enable : UInt<1> @[src/main/scala/riscv/core/CSR.scala 136:14]
    input io_interrupt_flag : UInt<32> @[src/main/scala/riscv/core/CSR.scala 136:14]
    input io_instruction_retired : UInt<1> @[src/main/scala/riscv/core/CSR.scala 136:14]
    input io_branch_misprediction : UInt<1> @[src/main/scala/riscv/core/CSR.scala 136:14]
    input io_hazard_stall : UInt<1> @[src/main/scala/riscv/core/CSR.scala 136:14]
    input io_memory_stall : UInt<1> @[src/main/scala/riscv/core/CSR.scala 136:14]
    input io_control_stall : UInt<1> @[src/main/scala/riscv/core/CSR.scala 136:14]
    input io_btb_miss_taken : UInt<1> @[src/main/scala/riscv/core/CSR.scala 136:14]
    input io_branch_resolved : UInt<1> @[src/main/scala/riscv/core/CSR.scala 136:14]
    input io_btb_predicted : UInt<1> @[src/main/scala/riscv/core/CSR.scala 136:14]

    reg mstatus : UInt<32>, clock with :
      reset => (UInt<1>("h0"), mstatus) @[src/main/scala/riscv/core/CSR.scala 163:25]
    reg mie : UInt<32>, clock with :
      reset => (UInt<1>("h0"), mie) @[src/main/scala/riscv/core/CSR.scala 164:25]
    reg mtvec : UInt<32>, clock with :
      reset => (UInt<1>("h0"), mtvec) @[src/main/scala/riscv/core/CSR.scala 165:25]
    reg mscratch : UInt<32>, clock with :
      reset => (UInt<1>("h0"), mscratch) @[src/main/scala/riscv/core/CSR.scala 166:25]
    reg mepc : UInt<32>, clock with :
      reset => (UInt<1>("h0"), mepc) @[src/main/scala/riscv/core/CSR.scala 167:25]
    reg mcause : UInt<32>, clock with :
      reset => (UInt<1>("h0"), mcause) @[src/main/scala/riscv/core/CSR.scala 168:25]
    reg mcountinhibit : UInt<32>, clock with :
      reset => (UInt<1>("h0"), mcountinhibit) @[src/main/scala/riscv/core/CSR.scala 179:30]
    reg mcycle : UInt<64>, clock with :
      reset => (UInt<1>("h0"), mcycle) @[src/main/scala/riscv/core/CSR.scala 182:29]
    reg minstret : UInt<64>, clock with :
      reset => (UInt<1>("h0"), minstret) @[src/main/scala/riscv/core/CSR.scala 183:29]
    reg mhpmcounter3 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), mhpmcounter3) @[src/main/scala/riscv/core/CSR.scala 184:29]
    reg mhpmcounter4 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), mhpmcounter4) @[src/main/scala/riscv/core/CSR.scala 185:29]
    reg mhpmcounter5 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), mhpmcounter5) @[src/main/scala/riscv/core/CSR.scala 186:29]
    reg mhpmcounter6 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), mhpmcounter6) @[src/main/scala/riscv/core/CSR.scala 187:29]
    reg mhpmcounter7 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), mhpmcounter7) @[src/main/scala/riscv/core/CSR.scala 188:29]
    reg mhpmcounter8 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), mhpmcounter8) @[src/main/scala/riscv/core/CSR.scala 189:29]
    reg mhpmcounter9 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), mhpmcounter9) @[src/main/scala/riscv/core/CSR.scala 190:29]
    reg mcycle_shadow : UInt<32>, clock with :
      reset => (UInt<1>("h0"), mcycle_shadow) @[src/main/scala/riscv/core/CSR.scala 196:36]
    reg minstret_shadow : UInt<32>, clock with :
      reset => (UInt<1>("h0"), minstret_shadow) @[src/main/scala/riscv/core/CSR.scala 197:36]
    reg mhpmcounter3_shadow : UInt<32>, clock with :
      reset => (UInt<1>("h0"), mhpmcounter3_shadow) @[src/main/scala/riscv/core/CSR.scala 198:36]
    reg mhpmcounter4_shadow : UInt<32>, clock with :
      reset => (UInt<1>("h0"), mhpmcounter4_shadow) @[src/main/scala/riscv/core/CSR.scala 199:36]
    reg mhpmcounter5_shadow : UInt<32>, clock with :
      reset => (UInt<1>("h0"), mhpmcounter5_shadow) @[src/main/scala/riscv/core/CSR.scala 200:36]
    reg mhpmcounter6_shadow : UInt<32>, clock with :
      reset => (UInt<1>("h0"), mhpmcounter6_shadow) @[src/main/scala/riscv/core/CSR.scala 201:36]
    reg mhpmcounter7_shadow : UInt<32>, clock with :
      reset => (UInt<1>("h0"), mhpmcounter7_shadow) @[src/main/scala/riscv/core/CSR.scala 202:36]
    reg mhpmcounter8_shadow : UInt<32>, clock with :
      reset => (UInt<1>("h0"), mhpmcounter8_shadow) @[src/main/scala/riscv/core/CSR.scala 203:36]
    reg mhpmcounter9_shadow : UInt<32>, clock with :
      reset => (UInt<1>("h0"), mhpmcounter9_shadow) @[src/main/scala/riscv/core/CSR.scala 204:36]
    node _reading_cycle_low_T = eq(io_reg_read_address_id, UInt<12>("hc00")) @[src/main/scala/riscv/core/CSR.scala 208:28]
    node _reading_cycle_low_T_1 = eq(io_reg_read_address_id, UInt<12>("hb00")) @[src/main/scala/riscv/core/CSR.scala 208:77]
    node reading_cycle_low = or(_reading_cycle_low_T, _reading_cycle_low_T_1) @[src/main/scala/riscv/core/CSR.scala 208:51]
    node _reading_instret_low_T = eq(io_reg_read_address_id, UInt<12>("hc02")) @[src/main/scala/riscv/core/CSR.scala 210:28]
    node _reading_instret_low_T_1 = eq(io_reg_read_address_id, UInt<12>("hb02")) @[src/main/scala/riscv/core/CSR.scala 210:79]
    node reading_instret_low = or(_reading_instret_low_T, _reading_instret_low_T_1) @[src/main/scala/riscv/core/CSR.scala 210:53]
    node reading_hpm3_low = eq(io_reg_read_address_id, UInt<12>("hb03")) @[src/main/scala/riscv/core/CSR.scala 211:49]
    node reading_hpm4_low = eq(io_reg_read_address_id, UInt<12>("hb04")) @[src/main/scala/riscv/core/CSR.scala 212:49]
    node reading_hpm5_low = eq(io_reg_read_address_id, UInt<12>("hb05")) @[src/main/scala/riscv/core/CSR.scala 213:49]
    node reading_hpm6_low = eq(io_reg_read_address_id, UInt<12>("hb06")) @[src/main/scala/riscv/core/CSR.scala 214:49]
    node reading_hpm7_low = eq(io_reg_read_address_id, UInt<12>("hb07")) @[src/main/scala/riscv/core/CSR.scala 215:49]
    node reading_hpm8_low = eq(io_reg_read_address_id, UInt<12>("hb08")) @[src/main/scala/riscv/core/CSR.scala 216:49]
    node reading_hpm9_low = eq(io_reg_read_address_id, UInt<12>("hb09")) @[src/main/scala/riscv/core/CSR.scala 217:49]
    node _mcycle_shadow_T = bits(mcycle, 63, 32) @[src/main/scala/riscv/core/CSR.scala 220:28]
    node _GEN_0 = mux(reading_cycle_low, _mcycle_shadow_T, mcycle_shadow) @[src/main/scala/riscv/core/CSR.scala 219:27 220:19 196:36]
    node _minstret_shadow_T = bits(minstret, 63, 32) @[src/main/scala/riscv/core/CSR.scala 223:32]
    node _GEN_1 = mux(reading_instret_low, _minstret_shadow_T, minstret_shadow) @[src/main/scala/riscv/core/CSR.scala 222:29 223:21 197:36]
    node _mhpmcounter3_shadow_T = bits(mhpmcounter3, 63, 32) @[src/main/scala/riscv/core/CSR.scala 226:40]
    node _GEN_2 = mux(reading_hpm3_low, _mhpmcounter3_shadow_T, mhpmcounter3_shadow) @[src/main/scala/riscv/core/CSR.scala 225:26 226:25 198:36]
    node _mhpmcounter4_shadow_T = bits(mhpmcounter4, 63, 32) @[src/main/scala/riscv/core/CSR.scala 229:40]
    node _GEN_3 = mux(reading_hpm4_low, _mhpmcounter4_shadow_T, mhpmcounter4_shadow) @[src/main/scala/riscv/core/CSR.scala 228:26 229:25 199:36]
    node _mhpmcounter5_shadow_T = bits(mhpmcounter5, 63, 32) @[src/main/scala/riscv/core/CSR.scala 232:40]
    node _GEN_4 = mux(reading_hpm5_low, _mhpmcounter5_shadow_T, mhpmcounter5_shadow) @[src/main/scala/riscv/core/CSR.scala 231:26 232:25 200:36]
    node _mhpmcounter6_shadow_T = bits(mhpmcounter6, 63, 32) @[src/main/scala/riscv/core/CSR.scala 235:40]
    node _GEN_5 = mux(reading_hpm6_low, _mhpmcounter6_shadow_T, mhpmcounter6_shadow) @[src/main/scala/riscv/core/CSR.scala 234:26 235:25 201:36]
    node _mhpmcounter7_shadow_T = bits(mhpmcounter7, 63, 32) @[src/main/scala/riscv/core/CSR.scala 238:40]
    node _GEN_6 = mux(reading_hpm7_low, _mhpmcounter7_shadow_T, mhpmcounter7_shadow) @[src/main/scala/riscv/core/CSR.scala 237:26 238:25 202:36]
    node _mhpmcounter8_shadow_T = bits(mhpmcounter8, 63, 32) @[src/main/scala/riscv/core/CSR.scala 241:40]
    node _GEN_7 = mux(reading_hpm8_low, _mhpmcounter8_shadow_T, mhpmcounter8_shadow) @[src/main/scala/riscv/core/CSR.scala 240:26 241:25 203:36]
    node _mhpmcounter9_shadow_T = bits(mhpmcounter9, 63, 32) @[src/main/scala/riscv/core/CSR.scala 244:40]
    node _GEN_8 = mux(reading_hpm9_low, _mhpmcounter9_shadow_T, mhpmcounter9_shadow) @[src/main/scala/riscv/core/CSR.scala 243:26 244:25 204:36]
    node inhibit_cy = bits(mcountinhibit, 0, 0) @[src/main/scala/riscv/core/CSR.scala 248:35]
    node inhibit_ir = bits(mcountinhibit, 2, 2) @[src/main/scala/riscv/core/CSR.scala 249:35]
    node inhibit_hpm3 = bits(mcountinhibit, 3, 3) @[src/main/scala/riscv/core/CSR.scala 250:35]
    node inhibit_hpm4 = bits(mcountinhibit, 4, 4) @[src/main/scala/riscv/core/CSR.scala 251:35]
    node inhibit_hpm5 = bits(mcountinhibit, 5, 5) @[src/main/scala/riscv/core/CSR.scala 252:35]
    node inhibit_hpm6 = bits(mcountinhibit, 6, 6) @[src/main/scala/riscv/core/CSR.scala 253:35]
    node inhibit_hpm7 = bits(mcountinhibit, 7, 7) @[src/main/scala/riscv/core/CSR.scala 254:35]
    node inhibit_hpm8 = bits(mcountinhibit, 8, 8) @[src/main/scala/riscv/core/CSR.scala 255:35]
    node inhibit_hpm9 = bits(mcountinhibit, 9, 9) @[src/main/scala/riscv/core/CSR.scala 256:35]
    node _T = eq(inhibit_cy, UInt<1>("h0")) @[src/main/scala/riscv/core/CSR.scala 260:8]
    node _mcycle_T = add(mcycle, UInt<1>("h1")) @[src/main/scala/riscv/core/CSR.scala 261:22]
    node _mcycle_T_1 = tail(_mcycle_T, 1) @[src/main/scala/riscv/core/CSR.scala 261:22]
    node _GEN_9 = mux(_T, _mcycle_T_1, mcycle) @[src/main/scala/riscv/core/CSR.scala 260:21 261:12 182:29]
    node _T_1 = eq(inhibit_ir, UInt<1>("h0")) @[src/main/scala/riscv/core/CSR.scala 263:34]
    node _T_2 = and(io_instruction_retired, _T_1) @[src/main/scala/riscv/core/CSR.scala 263:31]
    node _minstret_T = add(minstret, UInt<1>("h1")) @[src/main/scala/riscv/core/CSR.scala 264:26]
    node _minstret_T_1 = tail(_minstret_T, 1) @[src/main/scala/riscv/core/CSR.scala 264:26]
    node _GEN_10 = mux(_T_2, _minstret_T_1, minstret) @[src/main/scala/riscv/core/CSR.scala 263:47 264:14 183:29]
    node _T_3 = eq(inhibit_hpm3, UInt<1>("h0")) @[src/main/scala/riscv/core/CSR.scala 266:35]
    node _T_4 = and(io_branch_misprediction, _T_3) @[src/main/scala/riscv/core/CSR.scala 266:32]
    node _mhpmcounter3_T = add(mhpmcounter3, UInt<1>("h1")) @[src/main/scala/riscv/core/CSR.scala 267:34]
    node _mhpmcounter3_T_1 = tail(_mhpmcounter3_T, 1) @[src/main/scala/riscv/core/CSR.scala 267:34]
    node _GEN_11 = mux(_T_4, _mhpmcounter3_T_1, mhpmcounter3) @[src/main/scala/riscv/core/CSR.scala 266:50 267:18 184:29]
    node _T_5 = eq(inhibit_hpm4, UInt<1>("h0")) @[src/main/scala/riscv/core/CSR.scala 269:27]
    node _T_6 = and(io_hazard_stall, _T_5) @[src/main/scala/riscv/core/CSR.scala 269:24]
    node _mhpmcounter4_T = add(mhpmcounter4, UInt<1>("h1")) @[src/main/scala/riscv/core/CSR.scala 270:34]
    node _mhpmcounter4_T_1 = tail(_mhpmcounter4_T, 1) @[src/main/scala/riscv/core/CSR.scala 270:34]
    node _GEN_12 = mux(_T_6, _mhpmcounter4_T_1, mhpmcounter4) @[src/main/scala/riscv/core/CSR.scala 269:42 270:18 185:29]
    node _T_7 = eq(inhibit_hpm5, UInt<1>("h0")) @[src/main/scala/riscv/core/CSR.scala 272:27]
    node _T_8 = and(io_memory_stall, _T_7) @[src/main/scala/riscv/core/CSR.scala 272:24]
    node _mhpmcounter5_T = add(mhpmcounter5, UInt<1>("h1")) @[src/main/scala/riscv/core/CSR.scala 273:34]
    node _mhpmcounter5_T_1 = tail(_mhpmcounter5_T, 1) @[src/main/scala/riscv/core/CSR.scala 273:34]
    node _GEN_13 = mux(_T_8, _mhpmcounter5_T_1, mhpmcounter5) @[src/main/scala/riscv/core/CSR.scala 272:42 273:18 186:29]
    node _T_9 = eq(inhibit_hpm6, UInt<1>("h0")) @[src/main/scala/riscv/core/CSR.scala 275:28]
    node _T_10 = and(io_control_stall, _T_9) @[src/main/scala/riscv/core/CSR.scala 275:25]
    node _mhpmcounter6_T = add(mhpmcounter6, UInt<1>("h1")) @[src/main/scala/riscv/core/CSR.scala 276:34]
    node _mhpmcounter6_T_1 = tail(_mhpmcounter6_T, 1) @[src/main/scala/riscv/core/CSR.scala 276:34]
    node _GEN_14 = mux(_T_10, _mhpmcounter6_T_1, mhpmcounter6) @[src/main/scala/riscv/core/CSR.scala 275:43 276:18 187:29]
    node _T_11 = eq(inhibit_hpm7, UInt<1>("h0")) @[src/main/scala/riscv/core/CSR.scala 278:29]
    node _T_12 = and(io_btb_miss_taken, _T_11) @[src/main/scala/riscv/core/CSR.scala 278:26]
    node _mhpmcounter7_T = add(mhpmcounter7, UInt<1>("h1")) @[src/main/scala/riscv/core/CSR.scala 279:34]
    node _mhpmcounter7_T_1 = tail(_mhpmcounter7_T, 1) @[src/main/scala/riscv/core/CSR.scala 279:34]
    node _GEN_15 = mux(_T_12, _mhpmcounter7_T_1, mhpmcounter7) @[src/main/scala/riscv/core/CSR.scala 278:44 279:18 188:29]
    node _T_13 = eq(inhibit_hpm8, UInt<1>("h0")) @[src/main/scala/riscv/core/CSR.scala 281:30]
    node _T_14 = and(io_branch_resolved, _T_13) @[src/main/scala/riscv/core/CSR.scala 281:27]
    node _mhpmcounter8_T = add(mhpmcounter8, UInt<1>("h1")) @[src/main/scala/riscv/core/CSR.scala 282:34]
    node _mhpmcounter8_T_1 = tail(_mhpmcounter8_T, 1) @[src/main/scala/riscv/core/CSR.scala 282:34]
    node _GEN_16 = mux(_T_14, _mhpmcounter8_T_1, mhpmcounter8) @[src/main/scala/riscv/core/CSR.scala 281:45 282:18 189:29]
    node _T_15 = eq(inhibit_hpm9, UInt<1>("h0")) @[src/main/scala/riscv/core/CSR.scala 284:28]
    node _T_16 = and(io_btb_predicted, _T_15) @[src/main/scala/riscv/core/CSR.scala 284:25]
    node _mhpmcounter9_T = add(mhpmcounter9, UInt<1>("h1")) @[src/main/scala/riscv/core/CSR.scala 285:34]
    node _mhpmcounter9_T_1 = tail(_mhpmcounter9_T, 1) @[src/main/scala/riscv/core/CSR.scala 285:34]
    node _GEN_17 = mux(_T_16, _mhpmcounter9_T_1, mhpmcounter9) @[src/main/scala/riscv/core/CSR.scala 284:43 285:18 190:29]
    node _T_17 = bits(mcycle, 31, 0) @[src/main/scala/riscv/core/CSR.scala 304:37]
    node _T_18 = bits(minstret, 31, 0) @[src/main/scala/riscv/core/CSR.scala 306:39]
    node _T_19 = bits(mcycle, 31, 0) @[src/main/scala/riscv/core/CSR.scala 309:38]
    node _T_20 = bits(minstret, 31, 0) @[src/main/scala/riscv/core/CSR.scala 311:40]
    node _T_21 = bits(mhpmcounter3, 31, 0) @[src/main/scala/riscv/core/CSR.scala 314:48]
    node _T_22 = bits(mhpmcounter4, 31, 0) @[src/main/scala/riscv/core/CSR.scala 316:48]
    node _T_23 = bits(mhpmcounter5, 31, 0) @[src/main/scala/riscv/core/CSR.scala 318:48]
    node _T_24 = bits(mhpmcounter6, 31, 0) @[src/main/scala/riscv/core/CSR.scala 320:48]
    node _T_25 = bits(mhpmcounter7, 31, 0) @[src/main/scala/riscv/core/CSR.scala 322:48]
    node _T_26 = bits(mhpmcounter8, 31, 0) @[src/main/scala/riscv/core/CSR.scala 324:48]
    node _T_27 = bits(mhpmcounter9, 31, 0) @[src/main/scala/riscv/core/CSR.scala 326:48]
    node _io_id_reg_read_data_T = eq(UInt<12>("h300"), io_reg_read_address_id) @[src/main/scala/riscv/core/CSR.scala 332:67]
    node _io_id_reg_read_data_T_1 = mux(_io_id_reg_read_data_T, mstatus, UInt<1>("h0")) @[src/main/scala/riscv/core/CSR.scala 332:67]
    node _io_id_reg_read_data_T_2 = eq(UInt<12>("h304"), io_reg_read_address_id) @[src/main/scala/riscv/core/CSR.scala 332:67]
    node _io_id_reg_read_data_T_3 = mux(_io_id_reg_read_data_T_2, mie, _io_id_reg_read_data_T_1) @[src/main/scala/riscv/core/CSR.scala 332:67]
    node _io_id_reg_read_data_T_4 = eq(UInt<12>("h305"), io_reg_read_address_id) @[src/main/scala/riscv/core/CSR.scala 332:67]
    node _io_id_reg_read_data_T_5 = mux(_io_id_reg_read_data_T_4, mtvec, _io_id_reg_read_data_T_3) @[src/main/scala/riscv/core/CSR.scala 332:67]
    node _io_id_reg_read_data_T_6 = eq(UInt<12>("h344"), io_reg_read_address_id) @[src/main/scala/riscv/core/CSR.scala 332:67]
    node mip = io_interrupt_flag @[src/main/scala/riscv/core/CSR.scala 174:{24,24}]
    node _io_id_reg_read_data_T_7 = mux(_io_id_reg_read_data_T_6, mip, _io_id_reg_read_data_T_5) @[src/main/scala/riscv/core/CSR.scala 332:67]
    node _io_id_reg_read_data_T_8 = eq(UInt<12>("h340"), io_reg_read_address_id) @[src/main/scala/riscv/core/CSR.scala 332:67]
    node _io_id_reg_read_data_T_9 = mux(_io_id_reg_read_data_T_8, mscratch, _io_id_reg_read_data_T_7) @[src/main/scala/riscv/core/CSR.scala 332:67]
    node _io_id_reg_read_data_T_10 = eq(UInt<12>("h341"), io_reg_read_address_id) @[src/main/scala/riscv/core/CSR.scala 332:67]
    node _io_id_reg_read_data_T_11 = mux(_io_id_reg_read_data_T_10, mepc, _io_id_reg_read_data_T_9) @[src/main/scala/riscv/core/CSR.scala 332:67]
    node _io_id_reg_read_data_T_12 = eq(UInt<12>("h342"), io_reg_read_address_id) @[src/main/scala/riscv/core/CSR.scala 332:67]
    node _io_id_reg_read_data_T_13 = mux(_io_id_reg_read_data_T_12, mcause, _io_id_reg_read_data_T_11) @[src/main/scala/riscv/core/CSR.scala 332:67]
    node _io_id_reg_read_data_T_14 = eq(UInt<12>("h320"), io_reg_read_address_id) @[src/main/scala/riscv/core/CSR.scala 332:67]
    node _io_id_reg_read_data_T_15 = mux(_io_id_reg_read_data_T_14, mcountinhibit, _io_id_reg_read_data_T_13) @[src/main/scala/riscv/core/CSR.scala 332:67]
    node _io_id_reg_read_data_T_16 = eq(UInt<12>("hc00"), io_reg_read_address_id) @[src/main/scala/riscv/core/CSR.scala 332:67]
    node _io_id_reg_read_data_T_17 = mux(_io_id_reg_read_data_T_16, _T_17, _io_id_reg_read_data_T_15) @[src/main/scala/riscv/core/CSR.scala 332:67]
    node _io_id_reg_read_data_T_18 = eq(UInt<12>("hc80"), io_reg_read_address_id) @[src/main/scala/riscv/core/CSR.scala 332:67]
    node _io_id_reg_read_data_T_19 = mux(_io_id_reg_read_data_T_18, mcycle_shadow, _io_id_reg_read_data_T_17) @[src/main/scala/riscv/core/CSR.scala 332:67]
    node _io_id_reg_read_data_T_20 = eq(UInt<12>("hc02"), io_reg_read_address_id) @[src/main/scala/riscv/core/CSR.scala 332:67]
    node _io_id_reg_read_data_T_21 = mux(_io_id_reg_read_data_T_20, _T_18, _io_id_reg_read_data_T_19) @[src/main/scala/riscv/core/CSR.scala 332:67]
    node _io_id_reg_read_data_T_22 = eq(UInt<12>("hc82"), io_reg_read_address_id) @[src/main/scala/riscv/core/CSR.scala 332:67]
    node _io_id_reg_read_data_T_23 = mux(_io_id_reg_read_data_T_22, minstret_shadow, _io_id_reg_read_data_T_21) @[src/main/scala/riscv/core/CSR.scala 332:67]
    node _io_id_reg_read_data_T_24 = eq(UInt<12>("hb00"), io_reg_read_address_id) @[src/main/scala/riscv/core/CSR.scala 332:67]
    node _io_id_reg_read_data_T_25 = mux(_io_id_reg_read_data_T_24, _T_19, _io_id_reg_read_data_T_23) @[src/main/scala/riscv/core/CSR.scala 332:67]
    node _io_id_reg_read_data_T_26 = eq(UInt<12>("hb80"), io_reg_read_address_id) @[src/main/scala/riscv/core/CSR.scala 332:67]
    node _io_id_reg_read_data_T_27 = mux(_io_id_reg_read_data_T_26, mcycle_shadow, _io_id_reg_read_data_T_25) @[src/main/scala/riscv/core/CSR.scala 332:67]
    node _io_id_reg_read_data_T_28 = eq(UInt<12>("hb02"), io_reg_read_address_id) @[src/main/scala/riscv/core/CSR.scala 332:67]
    node _io_id_reg_read_data_T_29 = mux(_io_id_reg_read_data_T_28, _T_20, _io_id_reg_read_data_T_27) @[src/main/scala/riscv/core/CSR.scala 332:67]
    node _io_id_reg_read_data_T_30 = eq(UInt<12>("hb82"), io_reg_read_address_id) @[src/main/scala/riscv/core/CSR.scala 332:67]
    node _io_id_reg_read_data_T_31 = mux(_io_id_reg_read_data_T_30, minstret_shadow, _io_id_reg_read_data_T_29) @[src/main/scala/riscv/core/CSR.scala 332:67]
    node _io_id_reg_read_data_T_32 = eq(UInt<12>("hb03"), io_reg_read_address_id) @[src/main/scala/riscv/core/CSR.scala 332:67]
    node _io_id_reg_read_data_T_33 = mux(_io_id_reg_read_data_T_32, _T_21, _io_id_reg_read_data_T_31) @[src/main/scala/riscv/core/CSR.scala 332:67]
    node _io_id_reg_read_data_T_34 = eq(UInt<12>("hb83"), io_reg_read_address_id) @[src/main/scala/riscv/core/CSR.scala 332:67]
    node _io_id_reg_read_data_T_35 = mux(_io_id_reg_read_data_T_34, mhpmcounter3_shadow, _io_id_reg_read_data_T_33) @[src/main/scala/riscv/core/CSR.scala 332:67]
    node _io_id_reg_read_data_T_36 = eq(UInt<12>("hb04"), io_reg_read_address_id) @[src/main/scala/riscv/core/CSR.scala 332:67]
    node _io_id_reg_read_data_T_37 = mux(_io_id_reg_read_data_T_36, _T_22, _io_id_reg_read_data_T_35) @[src/main/scala/riscv/core/CSR.scala 332:67]
    node _io_id_reg_read_data_T_38 = eq(UInt<12>("hb84"), io_reg_read_address_id) @[src/main/scala/riscv/core/CSR.scala 332:67]
    node _io_id_reg_read_data_T_39 = mux(_io_id_reg_read_data_T_38, mhpmcounter4_shadow, _io_id_reg_read_data_T_37) @[src/main/scala/riscv/core/CSR.scala 332:67]
    node _io_id_reg_read_data_T_40 = eq(UInt<12>("hb05"), io_reg_read_address_id) @[src/main/scala/riscv/core/CSR.scala 332:67]
    node _io_id_reg_read_data_T_41 = mux(_io_id_reg_read_data_T_40, _T_23, _io_id_reg_read_data_T_39) @[src/main/scala/riscv/core/CSR.scala 332:67]
    node _io_id_reg_read_data_T_42 = eq(UInt<12>("hb85"), io_reg_read_address_id) @[src/main/scala/riscv/core/CSR.scala 332:67]
    node _io_id_reg_read_data_T_43 = mux(_io_id_reg_read_data_T_42, mhpmcounter5_shadow, _io_id_reg_read_data_T_41) @[src/main/scala/riscv/core/CSR.scala 332:67]
    node _io_id_reg_read_data_T_44 = eq(UInt<12>("hb06"), io_reg_read_address_id) @[src/main/scala/riscv/core/CSR.scala 332:67]
    node _io_id_reg_read_data_T_45 = mux(_io_id_reg_read_data_T_44, _T_24, _io_id_reg_read_data_T_43) @[src/main/scala/riscv/core/CSR.scala 332:67]
    node _io_id_reg_read_data_T_46 = eq(UInt<12>("hb86"), io_reg_read_address_id) @[src/main/scala/riscv/core/CSR.scala 332:67]
    node _io_id_reg_read_data_T_47 = mux(_io_id_reg_read_data_T_46, mhpmcounter6_shadow, _io_id_reg_read_data_T_45) @[src/main/scala/riscv/core/CSR.scala 332:67]
    node _io_id_reg_read_data_T_48 = eq(UInt<12>("hb07"), io_reg_read_address_id) @[src/main/scala/riscv/core/CSR.scala 332:67]
    node _io_id_reg_read_data_T_49 = mux(_io_id_reg_read_data_T_48, _T_25, _io_id_reg_read_data_T_47) @[src/main/scala/riscv/core/CSR.scala 332:67]
    node _io_id_reg_read_data_T_50 = eq(UInt<12>("hb87"), io_reg_read_address_id) @[src/main/scala/riscv/core/CSR.scala 332:67]
    node _io_id_reg_read_data_T_51 = mux(_io_id_reg_read_data_T_50, mhpmcounter7_shadow, _io_id_reg_read_data_T_49) @[src/main/scala/riscv/core/CSR.scala 332:67]
    node _io_id_reg_read_data_T_52 = eq(UInt<12>("hb08"), io_reg_read_address_id) @[src/main/scala/riscv/core/CSR.scala 332:67]
    node _io_id_reg_read_data_T_53 = mux(_io_id_reg_read_data_T_52, _T_26, _io_id_reg_read_data_T_51) @[src/main/scala/riscv/core/CSR.scala 332:67]
    node _io_id_reg_read_data_T_54 = eq(UInt<12>("hb88"), io_reg_read_address_id) @[src/main/scala/riscv/core/CSR.scala 332:67]
    node _io_id_reg_read_data_T_55 = mux(_io_id_reg_read_data_T_54, mhpmcounter8_shadow, _io_id_reg_read_data_T_53) @[src/main/scala/riscv/core/CSR.scala 332:67]
    node _io_id_reg_read_data_T_56 = eq(UInt<12>("hb09"), io_reg_read_address_id) @[src/main/scala/riscv/core/CSR.scala 332:67]
    node _io_id_reg_read_data_T_57 = mux(_io_id_reg_read_data_T_56, _T_27, _io_id_reg_read_data_T_55) @[src/main/scala/riscv/core/CSR.scala 332:67]
    node _io_id_reg_read_data_T_58 = eq(UInt<12>("hb89"), io_reg_read_address_id) @[src/main/scala/riscv/core/CSR.scala 332:67]
    node _io_id_reg_read_data_T_59 = mux(_io_id_reg_read_data_T_58, mhpmcounter9_shadow, _io_id_reg_read_data_T_57) @[src/main/scala/riscv/core/CSR.scala 332:67]
    node _io_debug_reg_read_data_T = eq(UInt<12>("h300"), io_debug_reg_read_address) @[src/main/scala/riscv/core/CSR.scala 333:70]
    node _io_debug_reg_read_data_T_1 = mux(_io_debug_reg_read_data_T, mstatus, UInt<1>("h0")) @[src/main/scala/riscv/core/CSR.scala 333:70]
    node _io_debug_reg_read_data_T_2 = eq(UInt<12>("h304"), io_debug_reg_read_address) @[src/main/scala/riscv/core/CSR.scala 333:70]
    node _io_debug_reg_read_data_T_3 = mux(_io_debug_reg_read_data_T_2, mie, _io_debug_reg_read_data_T_1) @[src/main/scala/riscv/core/CSR.scala 333:70]
    node _io_debug_reg_read_data_T_4 = eq(UInt<12>("h305"), io_debug_reg_read_address) @[src/main/scala/riscv/core/CSR.scala 333:70]
    node _io_debug_reg_read_data_T_5 = mux(_io_debug_reg_read_data_T_4, mtvec, _io_debug_reg_read_data_T_3) @[src/main/scala/riscv/core/CSR.scala 333:70]
    node _io_debug_reg_read_data_T_6 = eq(UInt<12>("h344"), io_debug_reg_read_address) @[src/main/scala/riscv/core/CSR.scala 333:70]
    node _io_debug_reg_read_data_T_7 = mux(_io_debug_reg_read_data_T_6, mip, _io_debug_reg_read_data_T_5) @[src/main/scala/riscv/core/CSR.scala 333:70]
    node _io_debug_reg_read_data_T_8 = eq(UInt<12>("h340"), io_debug_reg_read_address) @[src/main/scala/riscv/core/CSR.scala 333:70]
    node _io_debug_reg_read_data_T_9 = mux(_io_debug_reg_read_data_T_8, mscratch, _io_debug_reg_read_data_T_7) @[src/main/scala/riscv/core/CSR.scala 333:70]
    node _io_debug_reg_read_data_T_10 = eq(UInt<12>("h341"), io_debug_reg_read_address) @[src/main/scala/riscv/core/CSR.scala 333:70]
    node _io_debug_reg_read_data_T_11 = mux(_io_debug_reg_read_data_T_10, mepc, _io_debug_reg_read_data_T_9) @[src/main/scala/riscv/core/CSR.scala 333:70]
    node _io_debug_reg_read_data_T_12 = eq(UInt<12>("h342"), io_debug_reg_read_address) @[src/main/scala/riscv/core/CSR.scala 333:70]
    node _io_debug_reg_read_data_T_13 = mux(_io_debug_reg_read_data_T_12, mcause, _io_debug_reg_read_data_T_11) @[src/main/scala/riscv/core/CSR.scala 333:70]
    node _io_debug_reg_read_data_T_14 = eq(UInt<12>("h320"), io_debug_reg_read_address) @[src/main/scala/riscv/core/CSR.scala 333:70]
    node _io_debug_reg_read_data_T_15 = mux(_io_debug_reg_read_data_T_14, mcountinhibit, _io_debug_reg_read_data_T_13) @[src/main/scala/riscv/core/CSR.scala 333:70]
    node _io_debug_reg_read_data_T_16 = eq(UInt<12>("hc00"), io_debug_reg_read_address) @[src/main/scala/riscv/core/CSR.scala 333:70]
    node _io_debug_reg_read_data_T_17 = mux(_io_debug_reg_read_data_T_16, _T_17, _io_debug_reg_read_data_T_15) @[src/main/scala/riscv/core/CSR.scala 333:70]
    node _io_debug_reg_read_data_T_18 = eq(UInt<12>("hc80"), io_debug_reg_read_address) @[src/main/scala/riscv/core/CSR.scala 333:70]
    node _io_debug_reg_read_data_T_19 = mux(_io_debug_reg_read_data_T_18, mcycle_shadow, _io_debug_reg_read_data_T_17) @[src/main/scala/riscv/core/CSR.scala 333:70]
    node _io_debug_reg_read_data_T_20 = eq(UInt<12>("hc02"), io_debug_reg_read_address) @[src/main/scala/riscv/core/CSR.scala 333:70]
    node _io_debug_reg_read_data_T_21 = mux(_io_debug_reg_read_data_T_20, _T_18, _io_debug_reg_read_data_T_19) @[src/main/scala/riscv/core/CSR.scala 333:70]
    node _io_debug_reg_read_data_T_22 = eq(UInt<12>("hc82"), io_debug_reg_read_address) @[src/main/scala/riscv/core/CSR.scala 333:70]
    node _io_debug_reg_read_data_T_23 = mux(_io_debug_reg_read_data_T_22, minstret_shadow, _io_debug_reg_read_data_T_21) @[src/main/scala/riscv/core/CSR.scala 333:70]
    node _io_debug_reg_read_data_T_24 = eq(UInt<12>("hb00"), io_debug_reg_read_address) @[src/main/scala/riscv/core/CSR.scala 333:70]
    node _io_debug_reg_read_data_T_25 = mux(_io_debug_reg_read_data_T_24, _T_19, _io_debug_reg_read_data_T_23) @[src/main/scala/riscv/core/CSR.scala 333:70]
    node _io_debug_reg_read_data_T_26 = eq(UInt<12>("hb80"), io_debug_reg_read_address) @[src/main/scala/riscv/core/CSR.scala 333:70]
    node _io_debug_reg_read_data_T_27 = mux(_io_debug_reg_read_data_T_26, mcycle_shadow, _io_debug_reg_read_data_T_25) @[src/main/scala/riscv/core/CSR.scala 333:70]
    node _io_debug_reg_read_data_T_28 = eq(UInt<12>("hb02"), io_debug_reg_read_address) @[src/main/scala/riscv/core/CSR.scala 333:70]
    node _io_debug_reg_read_data_T_29 = mux(_io_debug_reg_read_data_T_28, _T_20, _io_debug_reg_read_data_T_27) @[src/main/scala/riscv/core/CSR.scala 333:70]
    node _io_debug_reg_read_data_T_30 = eq(UInt<12>("hb82"), io_debug_reg_read_address) @[src/main/scala/riscv/core/CSR.scala 333:70]
    node _io_debug_reg_read_data_T_31 = mux(_io_debug_reg_read_data_T_30, minstret_shadow, _io_debug_reg_read_data_T_29) @[src/main/scala/riscv/core/CSR.scala 333:70]
    node _io_debug_reg_read_data_T_32 = eq(UInt<12>("hb03"), io_debug_reg_read_address) @[src/main/scala/riscv/core/CSR.scala 333:70]
    node _io_debug_reg_read_data_T_33 = mux(_io_debug_reg_read_data_T_32, _T_21, _io_debug_reg_read_data_T_31) @[src/main/scala/riscv/core/CSR.scala 333:70]
    node _io_debug_reg_read_data_T_34 = eq(UInt<12>("hb83"), io_debug_reg_read_address) @[src/main/scala/riscv/core/CSR.scala 333:70]
    node _io_debug_reg_read_data_T_35 = mux(_io_debug_reg_read_data_T_34, mhpmcounter3_shadow, _io_debug_reg_read_data_T_33) @[src/main/scala/riscv/core/CSR.scala 333:70]
    node _io_debug_reg_read_data_T_36 = eq(UInt<12>("hb04"), io_debug_reg_read_address) @[src/main/scala/riscv/core/CSR.scala 333:70]
    node _io_debug_reg_read_data_T_37 = mux(_io_debug_reg_read_data_T_36, _T_22, _io_debug_reg_read_data_T_35) @[src/main/scala/riscv/core/CSR.scala 333:70]
    node _io_debug_reg_read_data_T_38 = eq(UInt<12>("hb84"), io_debug_reg_read_address) @[src/main/scala/riscv/core/CSR.scala 333:70]
    node _io_debug_reg_read_data_T_39 = mux(_io_debug_reg_read_data_T_38, mhpmcounter4_shadow, _io_debug_reg_read_data_T_37) @[src/main/scala/riscv/core/CSR.scala 333:70]
    node _io_debug_reg_read_data_T_40 = eq(UInt<12>("hb05"), io_debug_reg_read_address) @[src/main/scala/riscv/core/CSR.scala 333:70]
    node _io_debug_reg_read_data_T_41 = mux(_io_debug_reg_read_data_T_40, _T_23, _io_debug_reg_read_data_T_39) @[src/main/scala/riscv/core/CSR.scala 333:70]
    node _io_debug_reg_read_data_T_42 = eq(UInt<12>("hb85"), io_debug_reg_read_address) @[src/main/scala/riscv/core/CSR.scala 333:70]
    node _io_debug_reg_read_data_T_43 = mux(_io_debug_reg_read_data_T_42, mhpmcounter5_shadow, _io_debug_reg_read_data_T_41) @[src/main/scala/riscv/core/CSR.scala 333:70]
    node _io_debug_reg_read_data_T_44 = eq(UInt<12>("hb06"), io_debug_reg_read_address) @[src/main/scala/riscv/core/CSR.scala 333:70]
    node _io_debug_reg_read_data_T_45 = mux(_io_debug_reg_read_data_T_44, _T_24, _io_debug_reg_read_data_T_43) @[src/main/scala/riscv/core/CSR.scala 333:70]
    node _io_debug_reg_read_data_T_46 = eq(UInt<12>("hb86"), io_debug_reg_read_address) @[src/main/scala/riscv/core/CSR.scala 333:70]
    node _io_debug_reg_read_data_T_47 = mux(_io_debug_reg_read_data_T_46, mhpmcounter6_shadow, _io_debug_reg_read_data_T_45) @[src/main/scala/riscv/core/CSR.scala 333:70]
    node _io_debug_reg_read_data_T_48 = eq(UInt<12>("hb07"), io_debug_reg_read_address) @[src/main/scala/riscv/core/CSR.scala 333:70]
    node _io_debug_reg_read_data_T_49 = mux(_io_debug_reg_read_data_T_48, _T_25, _io_debug_reg_read_data_T_47) @[src/main/scala/riscv/core/CSR.scala 333:70]
    node _io_debug_reg_read_data_T_50 = eq(UInt<12>("hb87"), io_debug_reg_read_address) @[src/main/scala/riscv/core/CSR.scala 333:70]
    node _io_debug_reg_read_data_T_51 = mux(_io_debug_reg_read_data_T_50, mhpmcounter7_shadow, _io_debug_reg_read_data_T_49) @[src/main/scala/riscv/core/CSR.scala 333:70]
    node _io_debug_reg_read_data_T_52 = eq(UInt<12>("hb08"), io_debug_reg_read_address) @[src/main/scala/riscv/core/CSR.scala 333:70]
    node _io_debug_reg_read_data_T_53 = mux(_io_debug_reg_read_data_T_52, _T_26, _io_debug_reg_read_data_T_51) @[src/main/scala/riscv/core/CSR.scala 333:70]
    node _io_debug_reg_read_data_T_54 = eq(UInt<12>("hb88"), io_debug_reg_read_address) @[src/main/scala/riscv/core/CSR.scala 333:70]
    node _io_debug_reg_read_data_T_55 = mux(_io_debug_reg_read_data_T_54, mhpmcounter8_shadow, _io_debug_reg_read_data_T_53) @[src/main/scala/riscv/core/CSR.scala 333:70]
    node _io_debug_reg_read_data_T_56 = eq(UInt<12>("hb09"), io_debug_reg_read_address) @[src/main/scala/riscv/core/CSR.scala 333:70]
    node _io_debug_reg_read_data_T_57 = mux(_io_debug_reg_read_data_T_56, _T_27, _io_debug_reg_read_data_T_55) @[src/main/scala/riscv/core/CSR.scala 333:70]
    node _io_debug_reg_read_data_T_58 = eq(UInt<12>("hb89"), io_debug_reg_read_address) @[src/main/scala/riscv/core/CSR.scala 333:70]
    node _io_debug_reg_read_data_T_59 = mux(_io_debug_reg_read_data_T_58, mhpmcounter9_shadow, _io_debug_reg_read_data_T_57) @[src/main/scala/riscv/core/CSR.scala 333:70]
    node _io_clint_access_bundle_mstatus_T = eq(io_reg_write_address_ex, UInt<12>("h300")) @[src/main/scala/riscv/core/CSR.scala 336:55]
    node _io_clint_access_bundle_mstatus_T_1 = and(io_reg_write_enable_ex, _io_clint_access_bundle_mstatus_T) @[src/main/scala/riscv/core/CSR.scala 336:28]
    node _io_clint_access_bundle_mstatus_T_2 = mux(_io_clint_access_bundle_mstatus_T_1, io_reg_write_data_ex, mstatus) @[src/main/scala/riscv/core/CSR.scala 335:40]
    node _io_clint_access_bundle_mtvec_T = eq(io_reg_write_address_ex, UInt<12>("h305")) @[src/main/scala/riscv/core/CSR.scala 341:55]
    node _io_clint_access_bundle_mtvec_T_1 = and(io_reg_write_enable_ex, _io_clint_access_bundle_mtvec_T) @[src/main/scala/riscv/core/CSR.scala 341:28]
    node _io_clint_access_bundle_mtvec_T_2 = mux(_io_clint_access_bundle_mtvec_T_1, io_reg_write_data_ex, mtvec) @[src/main/scala/riscv/core/CSR.scala 340:38]
    node _io_clint_access_bundle_mcause_T = eq(io_reg_write_address_ex, UInt<12>("h342")) @[src/main/scala/riscv/core/CSR.scala 346:55]
    node _io_clint_access_bundle_mcause_T_1 = and(io_reg_write_enable_ex, _io_clint_access_bundle_mcause_T) @[src/main/scala/riscv/core/CSR.scala 346:28]
    node _io_clint_access_bundle_mcause_T_2 = mux(_io_clint_access_bundle_mcause_T_1, io_reg_write_data_ex, mcause) @[src/main/scala/riscv/core/CSR.scala 345:39]
    node _io_clint_access_bundle_mepc_T = eq(io_reg_write_address_ex, UInt<12>("h341")) @[src/main/scala/riscv/core/CSR.scala 351:55]
    node _io_clint_access_bundle_mepc_T_1 = and(io_reg_write_enable_ex, _io_clint_access_bundle_mepc_T) @[src/main/scala/riscv/core/CSR.scala 351:28]
    node _io_clint_access_bundle_mepc_T_2 = mux(_io_clint_access_bundle_mepc_T_1, io_reg_write_data_ex, mepc) @[src/main/scala/riscv/core/CSR.scala 350:37]
    node _io_clint_access_bundle_mie_T = eq(io_reg_write_address_ex, UInt<12>("h304")) @[src/main/scala/riscv/core/CSR.scala 356:55]
    node _io_clint_access_bundle_mie_T_1 = and(io_reg_write_enable_ex, _io_clint_access_bundle_mie_T) @[src/main/scala/riscv/core/CSR.scala 356:28]
    node _io_clint_access_bundle_mie_T_2 = mux(_io_clint_access_bundle_mie_T_1, io_reg_write_data_ex, mie) @[src/main/scala/riscv/core/CSR.scala 355:36]
    node _T_28 = eq(io_reg_write_address_ex, UInt<12>("h300")) @[src/main/scala/riscv/core/CSR.scala 366:34]
    node _T_29 = eq(io_reg_write_address_ex, UInt<12>("h341")) @[src/main/scala/riscv/core/CSR.scala 368:40]
    node _T_30 = eq(io_reg_write_address_ex, UInt<12>("h342")) @[src/main/scala/riscv/core/CSR.scala 370:40]
    node _GEN_18 = mux(_T_30, io_reg_write_data_ex, mcause) @[src/main/scala/riscv/core/CSR.scala 370:64 371:14 168:25]
    node _GEN_19 = mux(_T_29, io_reg_write_data_ex, mepc) @[src/main/scala/riscv/core/CSR.scala 368:62 369:12 167:25]
    node _GEN_20 = mux(_T_29, mcause, _GEN_18) @[src/main/scala/riscv/core/CSR.scala 168:25 368:62]
    node _GEN_21 = mux(_T_28, io_reg_write_data_ex, mstatus) @[src/main/scala/riscv/core/CSR.scala 366:59 367:15 163:25]
    node _GEN_22 = mux(_T_28, mepc, _GEN_19) @[src/main/scala/riscv/core/CSR.scala 167:25 366:59]
    node _GEN_23 = mux(_T_28, mcause, _GEN_20) @[src/main/scala/riscv/core/CSR.scala 168:25 366:59]
    node _GEN_24 = mux(io_reg_write_enable_ex, _GEN_21, mstatus) @[src/main/scala/riscv/core/CSR.scala 163:25 365:38]
    node _GEN_25 = mux(io_reg_write_enable_ex, _GEN_22, mepc) @[src/main/scala/riscv/core/CSR.scala 167:25 365:38]
    node _GEN_26 = mux(io_reg_write_enable_ex, _GEN_23, mcause) @[src/main/scala/riscv/core/CSR.scala 168:25 365:38]
    node _GEN_27 = mux(io_clint_access_bundle_direct_write_enable, io_clint_access_bundle_mstatus_write_data, _GEN_24) @[src/main/scala/riscv/core/CSR.scala 361:52 362:13]
    node _GEN_28 = mux(io_clint_access_bundle_direct_write_enable, io_clint_access_bundle_mepc_write_data, _GEN_25) @[src/main/scala/riscv/core/CSR.scala 361:52 363:13]
    node _GEN_29 = mux(io_clint_access_bundle_direct_write_enable, io_clint_access_bundle_mcause_write_data, _GEN_26) @[src/main/scala/riscv/core/CSR.scala 361:52 364:13]
    node _T_31 = eq(io_reg_write_address_ex, UInt<12>("h304")) @[src/main/scala/riscv/core/CSR.scala 376:34]
    node _T_32 = eq(io_reg_write_address_ex, UInt<12>("h305")) @[src/main/scala/riscv/core/CSR.scala 378:40]
    node _T_33 = eq(io_reg_write_address_ex, UInt<12>("h340")) @[src/main/scala/riscv/core/CSR.scala 380:40]
    node _T_34 = eq(io_reg_write_address_ex, UInt<12>("h320")) @[src/main/scala/riscv/core/CSR.scala 382:40]
    node _mcountinhibit_T = and(io_reg_write_data_ex, UInt<10>("h3fd")) @[src/main/scala/riscv/core/CSR.scala 385:45]
    node _GEN_30 = mux(_T_34, _mcountinhibit_T, mcountinhibit) @[src/main/scala/riscv/core/CSR.scala 382:71 385:21 179:30]
    node _GEN_31 = mux(_T_33, io_reg_write_data_ex, mscratch) @[src/main/scala/riscv/core/CSR.scala 380:66 381:16 166:25]
    node _GEN_32 = mux(_T_33, mcountinhibit, _GEN_30) @[src/main/scala/riscv/core/CSR.scala 179:30 380:66]
    node _GEN_33 = mux(_T_32, io_reg_write_data_ex, mtvec) @[src/main/scala/riscv/core/CSR.scala 378:63 379:13 165:25]
    node _GEN_34 = mux(_T_32, mscratch, _GEN_31) @[src/main/scala/riscv/core/CSR.scala 166:25 378:63]
    node _GEN_35 = mux(_T_32, mcountinhibit, _GEN_32) @[src/main/scala/riscv/core/CSR.scala 179:30 378:63]
    node _GEN_36 = mux(_T_31, io_reg_write_data_ex, mie) @[src/main/scala/riscv/core/CSR.scala 376:55 377:11 164:25]
    node _GEN_37 = mux(_T_31, mtvec, _GEN_33) @[src/main/scala/riscv/core/CSR.scala 165:25 376:55]
    node _GEN_38 = mux(_T_31, mscratch, _GEN_34) @[src/main/scala/riscv/core/CSR.scala 166:25 376:55]
    node _GEN_39 = mux(_T_31, mcountinhibit, _GEN_35) @[src/main/scala/riscv/core/CSR.scala 179:30 376:55]
    node _GEN_40 = mux(io_reg_write_enable_ex, _GEN_36, mie) @[src/main/scala/riscv/core/CSR.scala 164:25 375:32]
    node _GEN_41 = mux(io_reg_write_enable_ex, _GEN_37, mtvec) @[src/main/scala/riscv/core/CSR.scala 165:25 375:32]
    node _GEN_42 = mux(io_reg_write_enable_ex, _GEN_38, mscratch) @[src/main/scala/riscv/core/CSR.scala 166:25 375:32]
    node _GEN_43 = mux(io_reg_write_enable_ex, _GEN_39, mcountinhibit) @[src/main/scala/riscv/core/CSR.scala 179:30 375:32]
    node _T_35 = eq(io_reg_write_address_ex, UInt<12>("hb00")) @[src/main/scala/riscv/core/CSR.scala 393:34]
    node _mcycle_T_2 = bits(mcycle, 63, 32) @[src/main/scala/riscv/core/CSR.scala 394:27]
    node _mcycle_T_3 = cat(_mcycle_T_2, io_reg_write_data_ex) @[src/main/scala/riscv/core/CSR.scala 394:20]
    node _T_36 = eq(io_reg_write_address_ex, UInt<12>("hb80")) @[src/main/scala/riscv/core/CSR.scala 395:40]
    node _mcycle_T_4 = bits(mcycle, 31, 0) @[src/main/scala/riscv/core/CSR.scala 396:49]
    node _mcycle_T_5 = cat(io_reg_write_data_ex, _mcycle_T_4) @[src/main/scala/riscv/core/CSR.scala 396:20]
    node _T_37 = eq(io_reg_write_address_ex, UInt<12>("hb02")) @[src/main/scala/riscv/core/CSR.scala 397:40]
    node _minstret_T_2 = bits(minstret, 63, 32) @[src/main/scala/riscv/core/CSR.scala 398:31]
    node _minstret_T_3 = cat(_minstret_T_2, io_reg_write_data_ex) @[src/main/scala/riscv/core/CSR.scala 398:22]
    node _T_38 = eq(io_reg_write_address_ex, UInt<12>("hb82")) @[src/main/scala/riscv/core/CSR.scala 399:40]
    node _minstret_T_4 = bits(minstret, 31, 0) @[src/main/scala/riscv/core/CSR.scala 400:53]
    node _minstret_T_5 = cat(io_reg_write_data_ex, _minstret_T_4) @[src/main/scala/riscv/core/CSR.scala 400:22]
    node _T_39 = eq(io_reg_write_address_ex, UInt<12>("hb03")) @[src/main/scala/riscv/core/CSR.scala 401:40]
    node _mhpmcounter3_T_2 = bits(mhpmcounter3, 63, 32) @[src/main/scala/riscv/core/CSR.scala 402:39]
    node _mhpmcounter3_T_3 = cat(_mhpmcounter3_T_2, io_reg_write_data_ex) @[src/main/scala/riscv/core/CSR.scala 402:26]
    node _T_40 = eq(io_reg_write_address_ex, UInt<12>("hb83")) @[src/main/scala/riscv/core/CSR.scala 403:40]
    node _mhpmcounter3_T_4 = bits(mhpmcounter3, 31, 0) @[src/main/scala/riscv/core/CSR.scala 404:61]
    node _mhpmcounter3_T_5 = cat(io_reg_write_data_ex, _mhpmcounter3_T_4) @[src/main/scala/riscv/core/CSR.scala 404:26]
    node _T_41 = eq(io_reg_write_address_ex, UInt<12>("hb04")) @[src/main/scala/riscv/core/CSR.scala 405:40]
    node _mhpmcounter4_T_2 = bits(mhpmcounter4, 63, 32) @[src/main/scala/riscv/core/CSR.scala 406:39]
    node _mhpmcounter4_T_3 = cat(_mhpmcounter4_T_2, io_reg_write_data_ex) @[src/main/scala/riscv/core/CSR.scala 406:26]
    node _T_42 = eq(io_reg_write_address_ex, UInt<12>("hb84")) @[src/main/scala/riscv/core/CSR.scala 407:40]
    node _mhpmcounter4_T_4 = bits(mhpmcounter4, 31, 0) @[src/main/scala/riscv/core/CSR.scala 408:61]
    node _mhpmcounter4_T_5 = cat(io_reg_write_data_ex, _mhpmcounter4_T_4) @[src/main/scala/riscv/core/CSR.scala 408:26]
    node _T_43 = eq(io_reg_write_address_ex, UInt<12>("hb05")) @[src/main/scala/riscv/core/CSR.scala 409:40]
    node _mhpmcounter5_T_2 = bits(mhpmcounter5, 63, 32) @[src/main/scala/riscv/core/CSR.scala 410:39]
    node _mhpmcounter5_T_3 = cat(_mhpmcounter5_T_2, io_reg_write_data_ex) @[src/main/scala/riscv/core/CSR.scala 410:26]
    node _T_44 = eq(io_reg_write_address_ex, UInt<12>("hb85")) @[src/main/scala/riscv/core/CSR.scala 411:40]
    node _mhpmcounter5_T_4 = bits(mhpmcounter5, 31, 0) @[src/main/scala/riscv/core/CSR.scala 412:61]
    node _mhpmcounter5_T_5 = cat(io_reg_write_data_ex, _mhpmcounter5_T_4) @[src/main/scala/riscv/core/CSR.scala 412:26]
    node _T_45 = eq(io_reg_write_address_ex, UInt<12>("hb06")) @[src/main/scala/riscv/core/CSR.scala 413:40]
    node _mhpmcounter6_T_2 = bits(mhpmcounter6, 63, 32) @[src/main/scala/riscv/core/CSR.scala 414:39]
    node _mhpmcounter6_T_3 = cat(_mhpmcounter6_T_2, io_reg_write_data_ex) @[src/main/scala/riscv/core/CSR.scala 414:26]
    node _T_46 = eq(io_reg_write_address_ex, UInt<12>("hb86")) @[src/main/scala/riscv/core/CSR.scala 415:40]
    node _mhpmcounter6_T_4 = bits(mhpmcounter6, 31, 0) @[src/main/scala/riscv/core/CSR.scala 416:61]
    node _mhpmcounter6_T_5 = cat(io_reg_write_data_ex, _mhpmcounter6_T_4) @[src/main/scala/riscv/core/CSR.scala 416:26]
    node _T_47 = eq(io_reg_write_address_ex, UInt<12>("hb07")) @[src/main/scala/riscv/core/CSR.scala 417:40]
    node _mhpmcounter7_T_2 = bits(mhpmcounter7, 63, 32) @[src/main/scala/riscv/core/CSR.scala 418:39]
    node _mhpmcounter7_T_3 = cat(_mhpmcounter7_T_2, io_reg_write_data_ex) @[src/main/scala/riscv/core/CSR.scala 418:26]
    node _T_48 = eq(io_reg_write_address_ex, UInt<12>("hb87")) @[src/main/scala/riscv/core/CSR.scala 419:40]
    node _mhpmcounter7_T_4 = bits(mhpmcounter7, 31, 0) @[src/main/scala/riscv/core/CSR.scala 420:61]
    node _mhpmcounter7_T_5 = cat(io_reg_write_data_ex, _mhpmcounter7_T_4) @[src/main/scala/riscv/core/CSR.scala 420:26]
    node _T_49 = eq(io_reg_write_address_ex, UInt<12>("hb08")) @[src/main/scala/riscv/core/CSR.scala 421:40]
    node _mhpmcounter8_T_2 = bits(mhpmcounter8, 63, 32) @[src/main/scala/riscv/core/CSR.scala 422:39]
    node _mhpmcounter8_T_3 = cat(_mhpmcounter8_T_2, io_reg_write_data_ex) @[src/main/scala/riscv/core/CSR.scala 422:26]
    node _T_50 = eq(io_reg_write_address_ex, UInt<12>("hb88")) @[src/main/scala/riscv/core/CSR.scala 423:40]
    node _mhpmcounter8_T_4 = bits(mhpmcounter8, 31, 0) @[src/main/scala/riscv/core/CSR.scala 424:61]
    node _mhpmcounter8_T_5 = cat(io_reg_write_data_ex, _mhpmcounter8_T_4) @[src/main/scala/riscv/core/CSR.scala 424:26]
    node _T_51 = eq(io_reg_write_address_ex, UInt<12>("hb09")) @[src/main/scala/riscv/core/CSR.scala 425:40]
    node _mhpmcounter9_T_2 = bits(mhpmcounter9, 63, 32) @[src/main/scala/riscv/core/CSR.scala 426:39]
    node _mhpmcounter9_T_3 = cat(_mhpmcounter9_T_2, io_reg_write_data_ex) @[src/main/scala/riscv/core/CSR.scala 426:26]
    node _T_52 = eq(io_reg_write_address_ex, UInt<12>("hb89")) @[src/main/scala/riscv/core/CSR.scala 427:40]
    node _mhpmcounter9_T_4 = bits(mhpmcounter9, 31, 0) @[src/main/scala/riscv/core/CSR.scala 428:61]
    node _mhpmcounter9_T_5 = cat(io_reg_write_data_ex, _mhpmcounter9_T_4) @[src/main/scala/riscv/core/CSR.scala 428:26]
    node _GEN_44 = mux(_T_52, _mhpmcounter9_T_5, _GEN_17) @[src/main/scala/riscv/core/CSR.scala 427:71 428:20]
    node _GEN_45 = mux(_T_51, _mhpmcounter9_T_3, _GEN_44) @[src/main/scala/riscv/core/CSR.scala 425:71 426:20]
    node _GEN_46 = mux(_T_50, _mhpmcounter8_T_5, _GEN_16) @[src/main/scala/riscv/core/CSR.scala 423:71 424:20]
    node _GEN_47 = mux(_T_50, _GEN_17, _GEN_45) @[src/main/scala/riscv/core/CSR.scala 423:71]
    node _GEN_48 = mux(_T_49, _mhpmcounter8_T_3, _GEN_46) @[src/main/scala/riscv/core/CSR.scala 421:71 422:20]
    node _GEN_49 = mux(_T_49, _GEN_17, _GEN_47) @[src/main/scala/riscv/core/CSR.scala 421:71]
    node _GEN_50 = mux(_T_48, _mhpmcounter7_T_5, _GEN_15) @[src/main/scala/riscv/core/CSR.scala 419:71 420:20]
    node _GEN_51 = mux(_T_48, _GEN_16, _GEN_48) @[src/main/scala/riscv/core/CSR.scala 419:71]
    node _GEN_52 = mux(_T_48, _GEN_17, _GEN_49) @[src/main/scala/riscv/core/CSR.scala 419:71]
    node _GEN_53 = mux(_T_47, _mhpmcounter7_T_3, _GEN_50) @[src/main/scala/riscv/core/CSR.scala 417:71 418:20]
    node _GEN_54 = mux(_T_47, _GEN_16, _GEN_51) @[src/main/scala/riscv/core/CSR.scala 417:71]
    node _GEN_55 = mux(_T_47, _GEN_17, _GEN_52) @[src/main/scala/riscv/core/CSR.scala 417:71]
    node _GEN_56 = mux(_T_46, _mhpmcounter6_T_5, _GEN_14) @[src/main/scala/riscv/core/CSR.scala 415:71 416:20]
    node _GEN_57 = mux(_T_46, _GEN_15, _GEN_53) @[src/main/scala/riscv/core/CSR.scala 415:71]
    node _GEN_58 = mux(_T_46, _GEN_16, _GEN_54) @[src/main/scala/riscv/core/CSR.scala 415:71]
    node _GEN_59 = mux(_T_46, _GEN_17, _GEN_55) @[src/main/scala/riscv/core/CSR.scala 415:71]
    node _GEN_60 = mux(_T_45, _mhpmcounter6_T_3, _GEN_56) @[src/main/scala/riscv/core/CSR.scala 413:71 414:20]
    node _GEN_61 = mux(_T_45, _GEN_15, _GEN_57) @[src/main/scala/riscv/core/CSR.scala 413:71]
    node _GEN_62 = mux(_T_45, _GEN_16, _GEN_58) @[src/main/scala/riscv/core/CSR.scala 413:71]
    node _GEN_63 = mux(_T_45, _GEN_17, _GEN_59) @[src/main/scala/riscv/core/CSR.scala 413:71]
    node _GEN_64 = mux(_T_44, _mhpmcounter5_T_5, _GEN_13) @[src/main/scala/riscv/core/CSR.scala 411:71 412:20]
    node _GEN_65 = mux(_T_44, _GEN_14, _GEN_60) @[src/main/scala/riscv/core/CSR.scala 411:71]
    node _GEN_66 = mux(_T_44, _GEN_15, _GEN_61) @[src/main/scala/riscv/core/CSR.scala 411:71]
    node _GEN_67 = mux(_T_44, _GEN_16, _GEN_62) @[src/main/scala/riscv/core/CSR.scala 411:71]
    node _GEN_68 = mux(_T_44, _GEN_17, _GEN_63) @[src/main/scala/riscv/core/CSR.scala 411:71]
    node _GEN_69 = mux(_T_43, _mhpmcounter5_T_3, _GEN_64) @[src/main/scala/riscv/core/CSR.scala 409:71 410:20]
    node _GEN_70 = mux(_T_43, _GEN_14, _GEN_65) @[src/main/scala/riscv/core/CSR.scala 409:71]
    node _GEN_71 = mux(_T_43, _GEN_15, _GEN_66) @[src/main/scala/riscv/core/CSR.scala 409:71]
    node _GEN_72 = mux(_T_43, _GEN_16, _GEN_67) @[src/main/scala/riscv/core/CSR.scala 409:71]
    node _GEN_73 = mux(_T_43, _GEN_17, _GEN_68) @[src/main/scala/riscv/core/CSR.scala 409:71]
    node _GEN_74 = mux(_T_42, _mhpmcounter4_T_5, _GEN_12) @[src/main/scala/riscv/core/CSR.scala 407:71 408:20]
    node _GEN_75 = mux(_T_42, _GEN_13, _GEN_69) @[src/main/scala/riscv/core/CSR.scala 407:71]
    node _GEN_76 = mux(_T_42, _GEN_14, _GEN_70) @[src/main/scala/riscv/core/CSR.scala 407:71]
    node _GEN_77 = mux(_T_42, _GEN_15, _GEN_71) @[src/main/scala/riscv/core/CSR.scala 407:71]
    node _GEN_78 = mux(_T_42, _GEN_16, _GEN_72) @[src/main/scala/riscv/core/CSR.scala 407:71]
    node _GEN_79 = mux(_T_42, _GEN_17, _GEN_73) @[src/main/scala/riscv/core/CSR.scala 407:71]
    node _GEN_80 = mux(_T_41, _mhpmcounter4_T_3, _GEN_74) @[src/main/scala/riscv/core/CSR.scala 405:71 406:20]
    node _GEN_81 = mux(_T_41, _GEN_13, _GEN_75) @[src/main/scala/riscv/core/CSR.scala 405:71]
    node _GEN_82 = mux(_T_41, _GEN_14, _GEN_76) @[src/main/scala/riscv/core/CSR.scala 405:71]
    node _GEN_83 = mux(_T_41, _GEN_15, _GEN_77) @[src/main/scala/riscv/core/CSR.scala 405:71]
    node _GEN_84 = mux(_T_41, _GEN_16, _GEN_78) @[src/main/scala/riscv/core/CSR.scala 405:71]
    node _GEN_85 = mux(_T_41, _GEN_17, _GEN_79) @[src/main/scala/riscv/core/CSR.scala 405:71]
    node _GEN_86 = mux(_T_40, _mhpmcounter3_T_5, _GEN_11) @[src/main/scala/riscv/core/CSR.scala 403:71 404:20]
    node _GEN_87 = mux(_T_40, _GEN_12, _GEN_80) @[src/main/scala/riscv/core/CSR.scala 403:71]
    node _GEN_88 = mux(_T_40, _GEN_13, _GEN_81) @[src/main/scala/riscv/core/CSR.scala 403:71]
    node _GEN_89 = mux(_T_40, _GEN_14, _GEN_82) @[src/main/scala/riscv/core/CSR.scala 403:71]
    node _GEN_90 = mux(_T_40, _GEN_15, _GEN_83) @[src/main/scala/riscv/core/CSR.scala 403:71]
    node _GEN_91 = mux(_T_40, _GEN_16, _GEN_84) @[src/main/scala/riscv/core/CSR.scala 403:71]
    node _GEN_92 = mux(_T_40, _GEN_17, _GEN_85) @[src/main/scala/riscv/core/CSR.scala 403:71]
    node _GEN_93 = mux(_T_39, _mhpmcounter3_T_3, _GEN_86) @[src/main/scala/riscv/core/CSR.scala 401:71 402:20]
    node _GEN_94 = mux(_T_39, _GEN_12, _GEN_87) @[src/main/scala/riscv/core/CSR.scala 401:71]
    node _GEN_95 = mux(_T_39, _GEN_13, _GEN_88) @[src/main/scala/riscv/core/CSR.scala 401:71]
    node _GEN_96 = mux(_T_39, _GEN_14, _GEN_89) @[src/main/scala/riscv/core/CSR.scala 401:71]
    node _GEN_97 = mux(_T_39, _GEN_15, _GEN_90) @[src/main/scala/riscv/core/CSR.scala 401:71]
    node _GEN_98 = mux(_T_39, _GEN_16, _GEN_91) @[src/main/scala/riscv/core/CSR.scala 401:71]
    node _GEN_99 = mux(_T_39, _GEN_17, _GEN_92) @[src/main/scala/riscv/core/CSR.scala 401:71]
    node _GEN_100 = mux(_T_38, _minstret_T_5, _GEN_10) @[src/main/scala/riscv/core/CSR.scala 399:67 400:16]
    node _GEN_101 = mux(_T_38, _GEN_11, _GEN_93) @[src/main/scala/riscv/core/CSR.scala 399:67]
    node _GEN_102 = mux(_T_38, _GEN_12, _GEN_94) @[src/main/scala/riscv/core/CSR.scala 399:67]
    node _GEN_103 = mux(_T_38, _GEN_13, _GEN_95) @[src/main/scala/riscv/core/CSR.scala 399:67]
    node _GEN_104 = mux(_T_38, _GEN_14, _GEN_96) @[src/main/scala/riscv/core/CSR.scala 399:67]
    node _GEN_105 = mux(_T_38, _GEN_15, _GEN_97) @[src/main/scala/riscv/core/CSR.scala 399:67]
    node _GEN_106 = mux(_T_38, _GEN_16, _GEN_98) @[src/main/scala/riscv/core/CSR.scala 399:67]
    node _GEN_107 = mux(_T_38, _GEN_17, _GEN_99) @[src/main/scala/riscv/core/CSR.scala 399:67]
    node _GEN_108 = mux(_T_37, _minstret_T_3, _GEN_100) @[src/main/scala/riscv/core/CSR.scala 397:67 398:16]
    node _GEN_109 = mux(_T_37, _GEN_11, _GEN_101) @[src/main/scala/riscv/core/CSR.scala 397:67]
    node _GEN_110 = mux(_T_37, _GEN_12, _GEN_102) @[src/main/scala/riscv/core/CSR.scala 397:67]
    node _GEN_111 = mux(_T_37, _GEN_13, _GEN_103) @[src/main/scala/riscv/core/CSR.scala 397:67]
    node _GEN_112 = mux(_T_37, _GEN_14, _GEN_104) @[src/main/scala/riscv/core/CSR.scala 397:67]
    node _GEN_113 = mux(_T_37, _GEN_15, _GEN_105) @[src/main/scala/riscv/core/CSR.scala 397:67]
    node _GEN_114 = mux(_T_37, _GEN_16, _GEN_106) @[src/main/scala/riscv/core/CSR.scala 397:67]
    node _GEN_115 = mux(_T_37, _GEN_17, _GEN_107) @[src/main/scala/riscv/core/CSR.scala 397:67]
    node _GEN_116 = mux(_T_36, _mcycle_T_5, _GEN_9) @[src/main/scala/riscv/core/CSR.scala 395:65 396:14]
    node _GEN_117 = mux(_T_36, _GEN_10, _GEN_108) @[src/main/scala/riscv/core/CSR.scala 395:65]
    node _GEN_118 = mux(_T_36, _GEN_11, _GEN_109) @[src/main/scala/riscv/core/CSR.scala 395:65]
    node _GEN_119 = mux(_T_36, _GEN_12, _GEN_110) @[src/main/scala/riscv/core/CSR.scala 395:65]
    node _GEN_120 = mux(_T_36, _GEN_13, _GEN_111) @[src/main/scala/riscv/core/CSR.scala 395:65]
    node _GEN_121 = mux(_T_36, _GEN_14, _GEN_112) @[src/main/scala/riscv/core/CSR.scala 395:65]
    node _GEN_122 = mux(_T_36, _GEN_15, _GEN_113) @[src/main/scala/riscv/core/CSR.scala 395:65]
    node _GEN_123 = mux(_T_36, _GEN_16, _GEN_114) @[src/main/scala/riscv/core/CSR.scala 395:65]
    node _GEN_124 = mux(_T_36, _GEN_17, _GEN_115) @[src/main/scala/riscv/core/CSR.scala 395:65]
    node _GEN_125 = mux(_T_35, _mcycle_T_3, _GEN_116) @[src/main/scala/riscv/core/CSR.scala 393:59 394:14]
    node _GEN_126 = mux(_T_35, _GEN_10, _GEN_117) @[src/main/scala/riscv/core/CSR.scala 393:59]
    node _GEN_127 = mux(_T_35, _GEN_11, _GEN_118) @[src/main/scala/riscv/core/CSR.scala 393:59]
    node _GEN_128 = mux(_T_35, _GEN_12, _GEN_119) @[src/main/scala/riscv/core/CSR.scala 393:59]
    node _GEN_129 = mux(_T_35, _GEN_13, _GEN_120) @[src/main/scala/riscv/core/CSR.scala 393:59]
    node _GEN_130 = mux(_T_35, _GEN_14, _GEN_121) @[src/main/scala/riscv/core/CSR.scala 393:59]
    node _GEN_131 = mux(_T_35, _GEN_15, _GEN_122) @[src/main/scala/riscv/core/CSR.scala 393:59]
    node _GEN_132 = mux(_T_35, _GEN_16, _GEN_123) @[src/main/scala/riscv/core/CSR.scala 393:59]
    node _GEN_133 = mux(_T_35, _GEN_17, _GEN_124) @[src/main/scala/riscv/core/CSR.scala 393:59]
    node _GEN_134 = mux(io_reg_write_enable_ex, _GEN_125, _GEN_9) @[src/main/scala/riscv/core/CSR.scala 392:32]
    node _GEN_135 = mux(io_reg_write_enable_ex, _GEN_126, _GEN_10) @[src/main/scala/riscv/core/CSR.scala 392:32]
    node _GEN_136 = mux(io_reg_write_enable_ex, _GEN_127, _GEN_11) @[src/main/scala/riscv/core/CSR.scala 392:32]
    node _GEN_137 = mux(io_reg_write_enable_ex, _GEN_128, _GEN_12) @[src/main/scala/riscv/core/CSR.scala 392:32]
    node _GEN_138 = mux(io_reg_write_enable_ex, _GEN_129, _GEN_13) @[src/main/scala/riscv/core/CSR.scala 392:32]
    node _GEN_139 = mux(io_reg_write_enable_ex, _GEN_130, _GEN_14) @[src/main/scala/riscv/core/CSR.scala 392:32]
    node _GEN_140 = mux(io_reg_write_enable_ex, _GEN_131, _GEN_15) @[src/main/scala/riscv/core/CSR.scala 392:32]
    node _GEN_141 = mux(io_reg_write_enable_ex, _GEN_132, _GEN_16) @[src/main/scala/riscv/core/CSR.scala 392:32]
    node _GEN_142 = mux(io_reg_write_enable_ex, _GEN_133, _GEN_17) @[src/main/scala/riscv/core/CSR.scala 392:32]
    io_id_reg_read_data <= _io_id_reg_read_data_T_59 @[src/main/scala/riscv/core/CSR.scala 332:26]
    io_debug_reg_read_data <= _io_debug_reg_read_data_T_59 @[src/main/scala/riscv/core/CSR.scala 333:26]
    io_clint_access_bundle_mstatus <= _io_clint_access_bundle_mstatus_T_2 @[src/main/scala/riscv/core/CSR.scala 335:34]
    io_clint_access_bundle_mepc <= _io_clint_access_bundle_mepc_T_2 @[src/main/scala/riscv/core/CSR.scala 350:31]
    io_clint_access_bundle_mcause <= _io_clint_access_bundle_mcause_T_2 @[src/main/scala/riscv/core/CSR.scala 345:33]
    io_clint_access_bundle_mtvec <= _io_clint_access_bundle_mtvec_T_2 @[src/main/scala/riscv/core/CSR.scala 340:32]
    io_clint_access_bundle_mie <= _io_clint_access_bundle_mie_T_2 @[src/main/scala/riscv/core/CSR.scala 355:30]
    mstatus <= mux(reset, UInt<1>("h0"), _GEN_27) @[src/main/scala/riscv/core/CSR.scala 163:{25,25}]
    mie <= mux(reset, UInt<1>("h0"), _GEN_40) @[src/main/scala/riscv/core/CSR.scala 164:{25,25}]
    mtvec <= mux(reset, UInt<1>("h0"), _GEN_41) @[src/main/scala/riscv/core/CSR.scala 165:{25,25}]
    mscratch <= mux(reset, UInt<1>("h0"), _GEN_42) @[src/main/scala/riscv/core/CSR.scala 166:{25,25}]
    mepc <= mux(reset, UInt<1>("h0"), _GEN_28) @[src/main/scala/riscv/core/CSR.scala 167:{25,25}]
    mcause <= mux(reset, UInt<1>("h0"), _GEN_29) @[src/main/scala/riscv/core/CSR.scala 168:{25,25}]
    mcountinhibit <= mux(reset, UInt<32>("h0"), _GEN_43) @[src/main/scala/riscv/core/CSR.scala 179:{30,30}]
    mcycle <= mux(reset, UInt<64>("h0"), _GEN_134) @[src/main/scala/riscv/core/CSR.scala 182:{29,29}]
    minstret <= mux(reset, UInt<64>("h0"), _GEN_135) @[src/main/scala/riscv/core/CSR.scala 183:{29,29}]
    mhpmcounter3 <= mux(reset, UInt<64>("h0"), _GEN_136) @[src/main/scala/riscv/core/CSR.scala 184:{29,29}]
    mhpmcounter4 <= mux(reset, UInt<64>("h0"), _GEN_137) @[src/main/scala/riscv/core/CSR.scala 185:{29,29}]
    mhpmcounter5 <= mux(reset, UInt<64>("h0"), _GEN_138) @[src/main/scala/riscv/core/CSR.scala 186:{29,29}]
    mhpmcounter6 <= mux(reset, UInt<64>("h0"), _GEN_139) @[src/main/scala/riscv/core/CSR.scala 187:{29,29}]
    mhpmcounter7 <= mux(reset, UInt<64>("h0"), _GEN_140) @[src/main/scala/riscv/core/CSR.scala 188:{29,29}]
    mhpmcounter8 <= mux(reset, UInt<64>("h0"), _GEN_141) @[src/main/scala/riscv/core/CSR.scala 189:{29,29}]
    mhpmcounter9 <= mux(reset, UInt<64>("h0"), _GEN_142) @[src/main/scala/riscv/core/CSR.scala 190:{29,29}]
    mcycle_shadow <= mux(reset, UInt<32>("h0"), _GEN_0) @[src/main/scala/riscv/core/CSR.scala 196:{36,36}]
    minstret_shadow <= mux(reset, UInt<32>("h0"), _GEN_1) @[src/main/scala/riscv/core/CSR.scala 197:{36,36}]
    mhpmcounter3_shadow <= mux(reset, UInt<32>("h0"), _GEN_2) @[src/main/scala/riscv/core/CSR.scala 198:{36,36}]
    mhpmcounter4_shadow <= mux(reset, UInt<32>("h0"), _GEN_3) @[src/main/scala/riscv/core/CSR.scala 199:{36,36}]
    mhpmcounter5_shadow <= mux(reset, UInt<32>("h0"), _GEN_4) @[src/main/scala/riscv/core/CSR.scala 200:{36,36}]
    mhpmcounter6_shadow <= mux(reset, UInt<32>("h0"), _GEN_5) @[src/main/scala/riscv/core/CSR.scala 201:{36,36}]
    mhpmcounter7_shadow <= mux(reset, UInt<32>("h0"), _GEN_6) @[src/main/scala/riscv/core/CSR.scala 202:{36,36}]
    mhpmcounter8_shadow <= mux(reset, UInt<32>("h0"), _GEN_7) @[src/main/scala/riscv/core/CSR.scala 203:{36,36}]
    mhpmcounter9_shadow <= mux(reset, UInt<32>("h0"), _GEN_8) @[src/main/scala/riscv/core/CSR.scala 204:{36,36}]

  module PipelinedCPU :
    input clock : Clock
    input reset : UInt<1>
    output io_instruction_address : UInt<32> @[src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    input io_instruction : UInt<32> @[src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    input io_instruction_valid : UInt<1> @[src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    output io_memory_bundle_address : UInt<32> @[src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    output io_memory_bundle_read : UInt<1> @[src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    input io_memory_bundle_read_data : UInt<32> @[src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    input io_memory_bundle_read_valid : UInt<1> @[src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    output io_memory_bundle_write : UInt<1> @[src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    output io_memory_bundle_write_data : UInt<32> @[src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    output io_memory_bundle_write_strobe_0 : UInt<1> @[src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    output io_memory_bundle_write_strobe_1 : UInt<1> @[src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    output io_memory_bundle_write_strobe_2 : UInt<1> @[src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    output io_memory_bundle_write_strobe_3 : UInt<1> @[src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    input io_memory_bundle_write_valid : UInt<1> @[src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    input io_memory_bundle_write_data_accepted : UInt<1> @[src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    input io_memory_bundle_busy : UInt<1> @[src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    output io_memory_bundle_request : UInt<1> @[src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    input io_memory_bundle_granted : UInt<1> @[src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    output io_device_select : UInt<3> @[src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    output io_axi4_channels_write_address_channel_AWVALID : UInt<1> @[src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    input io_axi4_channels_write_address_channel_AWREADY : UInt<1> @[src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    output io_axi4_channels_write_address_channel_AWADDR : UInt<32> @[src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    output io_axi4_channels_write_address_channel_AWPROT : UInt<3> @[src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    output io_axi4_channels_write_data_channel_WVALID : UInt<1> @[src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    input io_axi4_channels_write_data_channel_WREADY : UInt<1> @[src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    output io_axi4_channels_write_data_channel_WDATA : UInt<32> @[src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    output io_axi4_channels_write_data_channel_WSTRB : UInt<4> @[src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    input io_axi4_channels_write_response_channel_BVALID : UInt<1> @[src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    output io_axi4_channels_write_response_channel_BREADY : UInt<1> @[src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    input io_axi4_channels_write_response_channel_BRESP : UInt<2> @[src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    output io_axi4_channels_read_address_channel_ARVALID : UInt<1> @[src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    input io_axi4_channels_read_address_channel_ARREADY : UInt<1> @[src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    output io_axi4_channels_read_address_channel_ARADDR : UInt<32> @[src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    output io_axi4_channels_read_address_channel_ARPROT : UInt<3> @[src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    input io_axi4_channels_read_data_channel_RVALID : UInt<1> @[src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    output io_axi4_channels_read_data_channel_RREADY : UInt<1> @[src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    input io_axi4_channels_read_data_channel_RDATA : UInt<32> @[src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    input io_axi4_channels_read_data_channel_RRESP : UInt<2> @[src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    input io_interrupt_flag : UInt<32> @[src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    input io_debug_read_address : UInt<5> @[src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    output io_debug_read_data : UInt<32> @[src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    input io_csr_debug_read_address : UInt<12> @[src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    output io_csr_debug_read_data : UInt<32> @[src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    output io_bus_address : UInt<32> @[src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    output io_debug_bus_write_enable : UInt<1> @[src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    output io_debug_bus_write_data : UInt<32> @[src/main/scala/riscv/core/PipelinedCPU.scala 116:14]

    inst ctrl of Control @[src/main/scala/riscv/core/PipelinedCPU.scala 118:26]
    inst regs of RegisterFile @[src/main/scala/riscv/core/PipelinedCPU.scala 119:26]
    inst inst_fetch of InstructionFetch @[src/main/scala/riscv/core/PipelinedCPU.scala 120:26]
    inst if2id of IF2ID @[src/main/scala/riscv/core/PipelinedCPU.scala 121:26]
    inst id of InstructionDecode @[src/main/scala/riscv/core/PipelinedCPU.scala 122:26]
    inst id2ex of ID2EX @[src/main/scala/riscv/core/PipelinedCPU.scala 123:26]
    inst ex of Execute @[src/main/scala/riscv/core/PipelinedCPU.scala 124:26]
    inst ex2mem of EX2MEM @[src/main/scala/riscv/core/PipelinedCPU.scala 125:26]
    inst mem of MemoryAccess @[src/main/scala/riscv/core/PipelinedCPU.scala 126:26]
    inst mem2wb of MEM2WB @[src/main/scala/riscv/core/PipelinedCPU.scala 127:26]
    inst wb of WriteBack @[src/main/scala/riscv/core/PipelinedCPU.scala 128:26]
    inst forwarding of Forwarding @[src/main/scala/riscv/core/PipelinedCPU.scala 129:26]
    inst clint of CLINT @[src/main/scala/riscv/core/PipelinedCPU.scala 130:26]
    inst csr_regs of CSR @[src/main/scala/riscv/core/PipelinedCPU.scala 131:26]
    node _inst_fetch_io_stall_flag_ctrl_T = or(ctrl.io_pc_stall, mem.io_ctrl_stall_flag) @[src/main/scala/riscv/core/PipelinedCPU.scala 164:55]
    node _btb_wrong_direction_T = and(if2id.io_output_btb_predicted_taken, id.io_ctrl_jump_instruction) @[src/main/scala/riscv/core/PipelinedCPU.scala 191:43]
    node _btb_wrong_direction_T_1 = eq(id.io_if_jump_flag, UInt<1>("h0")) @[src/main/scala/riscv/core/PipelinedCPU.scala 191:67]
    node btb_wrong_direction = and(_btb_wrong_direction_T, _btb_wrong_direction_T_1) @[src/main/scala/riscv/core/PipelinedCPU.scala 191:64]
    node _btb_non_branch_T = eq(id.io_ctrl_jump_instruction, UInt<1>("h0")) @[src/main/scala/riscv/core/PipelinedCPU.scala 195:41]
    node btb_non_branch = and(if2id.io_output_btb_predicted_taken, _btb_non_branch_T) @[src/main/scala/riscv/core/PipelinedCPU.scala 195:38]
    node _btb_actually_used_T = eq(if2id.io_output_ras_predicted_valid, UInt<1>("h0")) @[src/main/scala/riscv/core/PipelinedCPU.scala 200:44]
    node _btb_actually_used_T_1 = and(if2id.io_output_btb_predicted_taken, _btb_actually_used_T) @[src/main/scala/riscv/core/PipelinedCPU.scala 200:41]
    node _btb_actually_used_T_2 = eq(if2id.io_output_ibtb_predicted_valid, UInt<1>("h0")) @[src/main/scala/riscv/core/PipelinedCPU.scala 200:62]
    node btb_actually_used = and(_btb_actually_used_T_1, _btb_actually_used_T_2) @[src/main/scala/riscv/core/PipelinedCPU.scala 200:59]
    node _btb_wrong_target_T = and(btb_actually_used, id.io_if_jump_flag) @[src/main/scala/riscv/core/PipelinedCPU.scala 203:44]
    node _btb_wrong_target_T_1 = neq(if2id.io_output_btb_predicted_target, id.io_if_jump_address) @[src/main/scala/riscv/core/PipelinedCPU.scala 203:80]
    node btb_wrong_target = and(_btb_wrong_target_T, _btb_wrong_target_T_1) @[src/main/scala/riscv/core/PipelinedCPU.scala 203:60]
    node _btb_correct_prediction_T = and(btb_actually_used, id.io_if_jump_flag) @[src/main/scala/riscv/core/PipelinedCPU.scala 206:50]
    node _btb_correct_prediction_T_1 = eq(if2id.io_output_btb_predicted_target, id.io_if_jump_address) @[src/main/scala/riscv/core/PipelinedCPU.scala 206:86]
    node btb_correct_prediction = and(_btb_correct_prediction_T, _btb_correct_prediction_T_1) @[src/main/scala/riscv/core/PipelinedCPU.scala 206:66]
    node _btb_mispredict_raw_T = or(btb_wrong_direction, btb_non_branch) @[src/main/scala/riscv/core/PipelinedCPU.scala 209:49]
    node _btb_mispredict_raw_T_1 = or(_btb_mispredict_raw_T, btb_wrong_target) @[src/main/scala/riscv/core/PipelinedCPU.scala 209:67]
    node _btb_mispredict_raw_T_2 = eq(id.io_branch_hazard, UInt<1>("h0")) @[src/main/scala/riscv/core/PipelinedCPU.scala 209:91]
    node btb_mispredict_raw = and(_btb_mispredict_raw_T_1, _btb_mispredict_raw_T_2) @[src/main/scala/riscv/core/PipelinedCPU.scala 209:88]
    node _btb_correction_addr_raw_T = add(if2id.io_output_instruction_address, UInt<3>("h4")) @[src/main/scala/riscv/core/PipelinedCPU.scala 214:106]
    node _btb_correction_addr_raw_T_1 = tail(_btb_correction_addr_raw_T, 1) @[src/main/scala/riscv/core/PipelinedCPU.scala 214:106]
    node btb_correction_addr_raw = mux(btb_wrong_target, id.io_if_jump_address, _btb_correction_addr_raw_T_1) @[src/main/scala/riscv/core/PipelinedCPU.scala 214:36]
    reg btb_mispredict_pending : UInt<1>, clock with :
      reset => (UInt<1>("h0"), btb_mispredict_pending) @[src/main/scala/riscv/core/PipelinedCPU.scala 218:44]
    reg btb_correction_addr_pending : UInt<32>, clock with :
      reset => (UInt<1>("h0"), btb_correction_addr_pending) @[src/main/scala/riscv/core/PipelinedCPU.scala 219:44]
    node _T = and(mem.io_ctrl_stall_flag, btb_mispredict_raw) @[src/main/scala/riscv/core/PipelinedCPU.scala 221:18]
    node _T_1 = eq(mem.io_ctrl_stall_flag, UInt<1>("h0")) @[src/main/scala/riscv/core/PipelinedCPU.scala 224:40]
    node _T_2 = and(btb_mispredict_pending, _T_1) @[src/main/scala/riscv/core/PipelinedCPU.scala 224:37]
    node _GEN_0 = mux(_T_2, UInt<1>("h0"), btb_mispredict_pending) @[src/main/scala/riscv/core/PipelinedCPU.scala 224:52 225:28 218:44]
    node _GEN_1 = mux(_T, UInt<1>("h1"), _GEN_0) @[src/main/scala/riscv/core/PipelinedCPU.scala 221:41 222:33]
    node _GEN_2 = mux(_T, btb_correction_addr_raw, btb_correction_addr_pending) @[src/main/scala/riscv/core/PipelinedCPU.scala 221:41 223:33 219:44]
    node _btb_mispredict_T = eq(mem.io_ctrl_stall_flag, UInt<1>("h0")) @[src/main/scala/riscv/core/PipelinedCPU.scala 228:73]
    node _btb_mispredict_T_1 = and(btb_mispredict_pending, _btb_mispredict_T) @[src/main/scala/riscv/core/PipelinedCPU.scala 228:70]
    node btb_mispredict = or(btb_mispredict_raw, _btb_mispredict_T_1) @[src/main/scala/riscv/core/PipelinedCPU.scala 228:43]
    node _btb_correction_addr_effective_T = eq(mem.io_ctrl_stall_flag, UInt<1>("h0")) @[src/main/scala/riscv/core/PipelinedCPU.scala 230:31]
    node _btb_correction_addr_effective_T_1 = and(btb_mispredict_pending, _btb_correction_addr_effective_T) @[src/main/scala/riscv/core/PipelinedCPU.scala 230:28]
    node btb_correction_addr_effective = mux(_btb_correction_addr_effective_T_1, btb_correction_addr_pending, btb_correction_addr_raw) @[src/main/scala/riscv/core/PipelinedCPU.scala 229:42]
    node _btb_should_update_T = or(id.io_ctrl_jump_instruction, btb_non_branch) @[src/main/scala/riscv/core/PipelinedCPU.scala 242:52]
    node _btb_should_update_T_1 = eq(id.io_branch_hazard, UInt<1>("h0")) @[src/main/scala/riscv/core/PipelinedCPU.scala 242:74]
    node _btb_should_update_T_2 = and(_btb_should_update_T, _btb_should_update_T_1) @[src/main/scala/riscv/core/PipelinedCPU.scala 242:71]
    node _btb_should_update_T_3 = eq(mem.io_ctrl_stall_flag, UInt<1>("h0")) @[src/main/scala/riscv/core/PipelinedCPU.scala 242:98]
    node btb_should_update = and(_btb_should_update_T_2, _btb_should_update_T_3) @[src/main/scala/riscv/core/PipelinedCPU.scala 242:95]
    node _inst_fetch_io_btb_update_taken_T = and(id.io_if_jump_flag, id.io_ctrl_jump_instruction) @[src/main/scala/riscv/core/PipelinedCPU.scala 246:57]
    node id_opcode = bits(if2id.io_output_instruction, 6, 0) @[src/main/scala/riscv/core/PipelinedCPU.scala 251:38]
    node id_rd = bits(if2id.io_output_instruction, 11, 7) @[src/main/scala/riscv/core/PipelinedCPU.scala 252:38]
    node id_rs1 = bits(if2id.io_output_instruction, 19, 15) @[src/main/scala/riscv/core/PipelinedCPU.scala 253:38]
    node is_jal = eq(id_opcode, UInt<7>("h6f")) @[src/main/scala/riscv/core/PipelinedCPU.scala 257:31]
    node is_jalr = eq(id_opcode, UInt<7>("h67")) @[src/main/scala/riscv/core/PipelinedCPU.scala 258:31]
    node _rd_is_link_T = eq(id_rd, UInt<1>("h1")) @[src/main/scala/riscv/core/PipelinedCPU.scala 259:27]
    node _rd_is_link_T_1 = eq(id_rd, UInt<3>("h5")) @[src/main/scala/riscv/core/PipelinedCPU.scala 259:44]
    node rd_is_link = or(_rd_is_link_T, _rd_is_link_T_1) @[src/main/scala/riscv/core/PipelinedCPU.scala 259:35]
    node _rs1_is_link_T = eq(id_rs1, UInt<1>("h1")) @[src/main/scala/riscv/core/PipelinedCPU.scala 260:28]
    node _rs1_is_link_T_1 = eq(id_rs1, UInt<3>("h5")) @[src/main/scala/riscv/core/PipelinedCPU.scala 260:46]
    node rs1_is_link = or(_rs1_is_link_T, _rs1_is_link_T_1) @[src/main/scala/riscv/core/PipelinedCPU.scala 260:36]
    node _ras_push_trigger_T = or(is_jal, is_jalr) @[src/main/scala/riscv/core/PipelinedCPU.scala 264:34]
    node _ras_push_trigger_T_1 = and(_ras_push_trigger_T, rd_is_link) @[src/main/scala/riscv/core/PipelinedCPU.scala 264:46]
    node _ras_push_trigger_T_2 = eq(id.io_branch_hazard, UInt<1>("h0")) @[src/main/scala/riscv/core/PipelinedCPU.scala 264:63]
    node _ras_push_trigger_T_3 = and(_ras_push_trigger_T_1, _ras_push_trigger_T_2) @[src/main/scala/riscv/core/PipelinedCPU.scala 264:60]
    node _ras_push_trigger_T_4 = eq(mem.io_ctrl_stall_flag, UInt<1>("h0")) @[src/main/scala/riscv/core/PipelinedCPU.scala 264:87]
    node ras_push_trigger = and(_ras_push_trigger_T_3, _ras_push_trigger_T_4) @[src/main/scala/riscv/core/PipelinedCPU.scala 264:84]
    node _ras_push_addr_T = add(if2id.io_output_instruction_address, UInt<3>("h4")) @[src/main/scala/riscv/core/PipelinedCPU.scala 265:62]
    node ras_push_addr = tail(_ras_push_addr_T, 1) @[src/main/scala/riscv/core/PipelinedCPU.scala 265:62]
    node _is_return_T = and(is_jalr, rs1_is_link) @[src/main/scala/riscv/core/PipelinedCPU.scala 273:37]
    node _is_return_T_1 = eq(id_rd, UInt<1>("h0")) @[src/main/scala/riscv/core/PipelinedCPU.scala 273:62]
    node is_return = and(_is_return_T, _is_return_T_1) @[src/main/scala/riscv/core/PipelinedCPU.scala 273:52]
    node _ras_wrong_target_T = and(if2id.io_output_ras_predicted_valid, is_return) @[src/main/scala/riscv/core/PipelinedCPU.scala 274:43]
    node _ras_wrong_target_T_1 = neq(if2id.io_output_ras_predicted_target, id.io_if_jump_address) @[src/main/scala/riscv/core/PipelinedCPU.scala 274:76]
    node _ras_wrong_target_T_2 = and(_ras_wrong_target_T, _ras_wrong_target_T_1) @[src/main/scala/riscv/core/PipelinedCPU.scala 274:56]
    node _ras_wrong_target_T_3 = eq(id.io_branch_hazard, UInt<1>("h0")) @[src/main/scala/riscv/core/PipelinedCPU.scala 274:98]
    node ras_wrong_target = and(_ras_wrong_target_T_2, _ras_wrong_target_T_3) @[src/main/scala/riscv/core/PipelinedCPU.scala 274:95]
    node _ras_correct_predict_T = and(if2id.io_output_ras_predicted_valid, is_return) @[src/main/scala/riscv/core/PipelinedCPU.scala 275:43]
    node _ras_correct_predict_T_1 = eq(if2id.io_output_ras_predicted_target, id.io_if_jump_address) @[src/main/scala/riscv/core/PipelinedCPU.scala 275:76]
    node ras_correct_predict = and(_ras_correct_predict_T, _ras_correct_predict_T_1) @[src/main/scala/riscv/core/PipelinedCPU.scala 275:56]
    node _is_indirect_jalr_T = eq(is_return, UInt<1>("h0")) @[src/main/scala/riscv/core/PipelinedCPU.scala 279:37]
    node is_indirect_jalr = and(is_jalr, _is_indirect_jalr_T) @[src/main/scala/riscv/core/PipelinedCPU.scala 279:34]
    node _ibtb_wrong_target_T = and(if2id.io_output_ibtb_predicted_valid, is_indirect_jalr) @[src/main/scala/riscv/core/PipelinedCPU.scala 281:20]
    node _ibtb_wrong_target_T_1 = neq(if2id.io_output_ibtb_predicted_target, id.io_if_jump_address) @[src/main/scala/riscv/core/PipelinedCPU.scala 281:61]
    node _ibtb_wrong_target_T_2 = and(_ibtb_wrong_target_T, _ibtb_wrong_target_T_1) @[src/main/scala/riscv/core/PipelinedCPU.scala 281:40]
    node _ibtb_wrong_target_T_3 = eq(id.io_branch_hazard, UInt<1>("h0")) @[src/main/scala/riscv/core/PipelinedCPU.scala 281:83]
    node ibtb_wrong_target = and(_ibtb_wrong_target_T_2, _ibtb_wrong_target_T_3) @[src/main/scala/riscv/core/PipelinedCPU.scala 281:80]
    node _ibtb_correct_predict_T = and(if2id.io_output_ibtb_predicted_valid, is_indirect_jalr) @[src/main/scala/riscv/core/PipelinedCPU.scala 282:45]
    node _ibtb_correct_predict_T_1 = eq(if2id.io_output_ibtb_predicted_target, id.io_if_jump_address) @[src/main/scala/riscv/core/PipelinedCPU.scala 282:86]
    node ibtb_correct_predict = and(_ibtb_correct_predict_T, _ibtb_correct_predict_T_1) @[src/main/scala/riscv/core/PipelinedCPU.scala 282:65]
    node _id_reg1_data_forwarded_T = eq(UInt<2>("h1"), forwarding.io_reg1_forward_id) @[src/main/scala/riscv/core/PipelinedCPU.scala 308:92]
    node _id_reg1_data_forwarded_T_1 = mux(_id_reg1_data_forwarded_T, mem.io_forward_to_ex, regs.io_read_data1) @[src/main/scala/riscv/core/PipelinedCPU.scala 308:92]
    node _id_reg1_data_forwarded_T_2 = eq(UInt<2>("h2"), forwarding.io_reg1_forward_id) @[src/main/scala/riscv/core/PipelinedCPU.scala 308:92]
    node id_reg1_data_forwarded = mux(_id_reg1_data_forwarded_T_2, wb.io_regs_write_data, _id_reg1_data_forwarded_T_1) @[src/main/scala/riscv/core/PipelinedCPU.scala 308:92]
    node _id_reg2_data_forwarded_T = eq(UInt<2>("h1"), forwarding.io_reg2_forward_id) @[src/main/scala/riscv/core/PipelinedCPU.scala 314:92]
    node _id_reg2_data_forwarded_T_1 = mux(_id_reg2_data_forwarded_T, mem.io_forward_to_ex, regs.io_read_data2) @[src/main/scala/riscv/core/PipelinedCPU.scala 314:92]
    node _id_reg2_data_forwarded_T_2 = eq(UInt<2>("h2"), forwarding.io_reg2_forward_id) @[src/main/scala/riscv/core/PipelinedCPU.scala 314:92]
    node id_reg2_data_forwarded = mux(_id_reg2_data_forwarded_T_2, wb.io_regs_write_data, _id_reg2_data_forwarded_T_1) @[src/main/scala/riscv/core/PipelinedCPU.scala 314:92]
    node ibtb_rs1_hash_b0 = bits(id_reg1_data_forwarded, 7, 0) @[src/main/scala/riscv/core/IndirectBTB.scala 176:19]
    node ibtb_rs1_hash_b1 = bits(id_reg1_data_forwarded, 15, 8) @[src/main/scala/riscv/core/IndirectBTB.scala 177:19]
    node ibtb_rs1_hash_b2 = bits(id_reg1_data_forwarded, 23, 16) @[src/main/scala/riscv/core/IndirectBTB.scala 178:19]
    node ibtb_rs1_hash_b3 = bits(id_reg1_data_forwarded, 31, 24) @[src/main/scala/riscv/core/IndirectBTB.scala 179:19]
    node _ibtb_rs1_hash_T = xor(ibtb_rs1_hash_b0, ibtb_rs1_hash_b1) @[src/main/scala/riscv/core/IndirectBTB.scala 180:8]
    node _ibtb_rs1_hash_T_1 = xor(_ibtb_rs1_hash_T, ibtb_rs1_hash_b2) @[src/main/scala/riscv/core/IndirectBTB.scala 180:13]
    node ibtb_rs1_hash = xor(_ibtb_rs1_hash_T_1, ibtb_rs1_hash_b3) @[src/main/scala/riscv/core/IndirectBTB.scala 180:18]
    node _ibtb_should_update_T = eq(id.io_branch_hazard, UInt<1>("h0")) @[src/main/scala/riscv/core/PipelinedCPU.scala 325:48]
    node _ibtb_should_update_T_1 = and(is_indirect_jalr, _ibtb_should_update_T) @[src/main/scala/riscv/core/PipelinedCPU.scala 325:45]
    node _ibtb_should_update_T_2 = eq(mem.io_ctrl_stall_flag, UInt<1>("h0")) @[src/main/scala/riscv/core/PipelinedCPU.scala 325:72]
    node ibtb_should_update = and(_ibtb_should_update_T_1, _ibtb_should_update_T_2) @[src/main/scala/riscv/core/PipelinedCPU.scala 325:69]
    node _if2id_io_stall_T = or(ctrl.io_if_stall, mem.io_ctrl_stall_flag) @[src/main/scala/riscv/core/PipelinedCPU.scala 331:38]
    node _prediction_correct_T = or(btb_correct_prediction, ras_correct_predict) @[src/main/scala/riscv/core/PipelinedCPU.scala 358:51]
    node prediction_correct = or(_prediction_correct_T, ibtb_correct_predict) @[src/main/scala/riscv/core/PipelinedCPU.scala 358:74]
    node _need_if_flush_T = eq(prediction_correct, UInt<1>("h0")) @[src/main/scala/riscv/core/PipelinedCPU.scala 360:26]
    node _need_if_flush_T_1 = and(ctrl.io_if_flush, _need_if_flush_T) @[src/main/scala/riscv/core/PipelinedCPU.scala 360:23]
    node _need_if_flush_T_2 = or(_need_if_flush_T_1, btb_mispredict) @[src/main/scala/riscv/core/PipelinedCPU.scala 360:47]
    node _need_if_flush_T_3 = or(_need_if_flush_T_2, ras_wrong_target) @[src/main/scala/riscv/core/PipelinedCPU.scala 360:65]
    node need_if_flush = or(_need_if_flush_T_3, ibtb_wrong_target) @[src/main/scala/riscv/core/PipelinedCPU.scala 360:85]
    node _if2id_io_flush_T = eq(mem.io_ctrl_stall_flag, UInt<1>("h0")) @[src/main/scala/riscv/core/PipelinedCPU.scala 361:54]
    node _if2id_io_flush_T_1 = and(need_if_flush, _if2id_io_flush_T) @[src/main/scala/riscv/core/PipelinedCPU.scala 361:51]
    node _id2ex_io_flush_T = eq(mem.io_ctrl_stall_flag, UInt<1>("h0")) @[src/main/scala/riscv/core/PipelinedCPU.scala 394:56]
    node _id2ex_io_flush_T_1 = or(_id2ex_io_flush_T, ctrl.io_jal_jalr_hazard) @[src/main/scala/riscv/core/PipelinedCPU.scala 394:67]
    node _id2ex_io_flush_T_2 = and(ctrl.io_id_flush, _id2ex_io_flush_T_1) @[src/main/scala/riscv/core/PipelinedCPU.scala 394:52]
    node _ex2mem_io_funct3_T = bits(id2ex.io_output_instruction, 14, 12) @[src/main/scala/riscv/core/PipelinedCPU.scala 433:63]
    node _io_device_select_T = bits(mem.io_bus_address, 31, 29) @[src/main/scala/riscv/core/PipelinedCPU.scala 451:13]
    node _io_memory_bundle_address_T = bits(mem.io_bus_address, 28, 0) @[src/main/scala/riscv/core/PipelinedCPU.scala 454:13]
    node _io_memory_bundle_address_T_1 = cat(UInt<3>("h0"), _io_memory_bundle_address_T) @[src/main/scala/riscv/core/PipelinedCPU.scala 453:70]
    node store_completed = and(mem.io_bus_write, mem.io_bus_write_valid) @[src/main/scala/riscv/core/PipelinedCPU.scala 526:47]
    node _csr_regs_io_instruction_retired_T = or(mem2wb.io_output_regs_write_enable, store_completed) @[src/main/scala/riscv/core/PipelinedCPU.scala 527:60]
    node _csr_regs_io_instruction_retired_T_1 = eq(mem.io_ctrl_stall_flag, UInt<1>("h0")) @[src/main/scala/riscv/core/PipelinedCPU.scala 527:83]
    node _csr_regs_io_instruction_retired_T_2 = and(_csr_regs_io_instruction_retired_T, _csr_regs_io_instruction_retired_T_1) @[src/main/scala/riscv/core/PipelinedCPU.scala 527:80]
    node _csr_regs_io_branch_misprediction_T = or(btb_mispredict, ras_wrong_target) @[src/main/scala/riscv/core/PipelinedCPU.scala 533:55]
    node _csr_regs_io_branch_misprediction_T_1 = or(_csr_regs_io_branch_misprediction_T, ibtb_wrong_target) @[src/main/scala/riscv/core/PipelinedCPU.scala 533:75]
    node _csr_regs_io_branch_misprediction_T_2 = eq(mem.io_ctrl_stall_flag, UInt<1>("h0")) @[src/main/scala/riscv/core/PipelinedCPU.scala 533:100]
    node _csr_regs_io_branch_misprediction_T_3 = and(_csr_regs_io_branch_misprediction_T_1, _csr_regs_io_branch_misprediction_T_2) @[src/main/scala/riscv/core/PipelinedCPU.scala 533:97]
    node _control_flush_event_T = or(need_if_flush, btb_mispredict) @[src/main/scala/riscv/core/PipelinedCPU.scala 557:44]
    node _control_flush_event_T_1 = or(_control_flush_event_T, ras_wrong_target) @[src/main/scala/riscv/core/PipelinedCPU.scala 557:62]
    node _control_flush_event_T_2 = or(_control_flush_event_T_1, ibtb_wrong_target) @[src/main/scala/riscv/core/PipelinedCPU.scala 557:82]
    node _control_flush_event_T_3 = eq(mem.io_ctrl_stall_flag, UInt<1>("h0")) @[src/main/scala/riscv/core/PipelinedCPU.scala 557:107]
    node control_flush_event = and(_control_flush_event_T_2, _control_flush_event_T_3) @[src/main/scala/riscv/core/PipelinedCPU.scala 557:104]
    node _csr_regs_io_hazard_stall_T = eq(mem.io_ctrl_stall_flag, UInt<1>("h0")) @[src/main/scala/riscv/core/PipelinedCPU.scala 565:51]
    node _csr_regs_io_hazard_stall_T_1 = and(ctrl.io_pc_stall, _csr_regs_io_hazard_stall_T) @[src/main/scala/riscv/core/PipelinedCPU.scala 565:48]
    node _csr_regs_io_hazard_stall_T_2 = eq(control_flush_event, UInt<1>("h0")) @[src/main/scala/riscv/core/PipelinedCPU.scala 565:65]
    node _csr_regs_io_hazard_stall_T_3 = and(_csr_regs_io_hazard_stall_T_1, _csr_regs_io_hazard_stall_T_2) @[src/main/scala/riscv/core/PipelinedCPU.scala 565:62]
    node _btb_miss_penalty_T = eq(if2id.io_output_btb_predicted_taken, UInt<1>("h0")) @[src/main/scala/riscv/core/PipelinedCPU.scala 576:6]
    node _btb_miss_penalty_T_1 = and(_btb_miss_penalty_T, id.io_ctrl_jump_instruction) @[src/main/scala/riscv/core/PipelinedCPU.scala 576:21]
    node _btb_miss_penalty_T_2 = and(_btb_miss_penalty_T_1, id.io_if_jump_flag) @[src/main/scala/riscv/core/PipelinedCPU.scala 576:42]
    node _btb_miss_penalty_T_3 = or(_btb_miss_penalty_T_2, btb_wrong_target) @[src/main/scala/riscv/core/PipelinedCPU.scala 576:59]
    node _btb_miss_penalty_T_4 = eq(id.io_branch_hazard, UInt<1>("h0")) @[src/main/scala/riscv/core/PipelinedCPU.scala 578:8]
    node _btb_miss_penalty_T_5 = and(_btb_miss_penalty_T_3, _btb_miss_penalty_T_4) @[src/main/scala/riscv/core/PipelinedCPU.scala 578:5]
    node _btb_miss_penalty_T_6 = eq(mem.io_ctrl_stall_flag, UInt<1>("h0")) @[src/main/scala/riscv/core/PipelinedCPU.scala 578:32]
    node btb_miss_penalty = and(_btb_miss_penalty_T_5, _btb_miss_penalty_T_6) @[src/main/scala/riscv/core/PipelinedCPU.scala 578:29]
    node _csr_regs_io_branch_resolved_T = eq(id.io_branch_hazard, UInt<1>("h0")) @[src/main/scala/riscv/core/PipelinedCPU.scala 588:55]
    node _csr_regs_io_branch_resolved_T_1 = and(id.io_ctrl_jump_instruction, _csr_regs_io_branch_resolved_T) @[src/main/scala/riscv/core/PipelinedCPU.scala 588:52]
    node _csr_regs_io_branch_resolved_T_2 = eq(mem.io_ctrl_stall_flag, UInt<1>("h0")) @[src/main/scala/riscv/core/PipelinedCPU.scala 588:79]
    node _csr_regs_io_branch_resolved_T_3 = and(_csr_regs_io_branch_resolved_T_1, _csr_regs_io_branch_resolved_T_2) @[src/main/scala/riscv/core/PipelinedCPU.scala 588:76]
    node _csr_regs_io_btb_predicted_T = and(if2id.io_output_btb_predicted_taken, id.io_ctrl_jump_instruction) @[src/main/scala/riscv/core/PipelinedCPU.scala 596:46]
    node _csr_regs_io_btb_predicted_T_1 = eq(id.io_branch_hazard, UInt<1>("h0")) @[src/main/scala/riscv/core/PipelinedCPU.scala 596:70]
    node _csr_regs_io_btb_predicted_T_2 = and(_csr_regs_io_btb_predicted_T, _csr_regs_io_btb_predicted_T_1) @[src/main/scala/riscv/core/PipelinedCPU.scala 596:67]
    node _csr_regs_io_btb_predicted_T_3 = eq(mem.io_ctrl_stall_flag, UInt<1>("h0")) @[src/main/scala/riscv/core/PipelinedCPU.scala 596:94]
    node _csr_regs_io_btb_predicted_T_4 = and(_csr_regs_io_btb_predicted_T_2, _csr_regs_io_btb_predicted_T_3) @[src/main/scala/riscv/core/PipelinedCPU.scala 596:91]
    io_instruction_address <= inst_fetch.io_instruction_address @[src/main/scala/riscv/core/PipelinedCPU.scala 163:35]
    io_memory_bundle_address <= _io_memory_bundle_address_T_1 @[src/main/scala/riscv/core/PipelinedCPU.scala 453:28]
    io_memory_bundle_read <= mem.io_bus_read @[src/main/scala/riscv/core/PipelinedCPU.scala 452:20]
    io_memory_bundle_write <= mem.io_bus_write @[src/main/scala/riscv/core/PipelinedCPU.scala 452:20]
    io_memory_bundle_write_data <= mem.io_bus_write_data @[src/main/scala/riscv/core/PipelinedCPU.scala 452:20]
    io_memory_bundle_write_strobe_0 <= mem.io_bus_write_strobe_0 @[src/main/scala/riscv/core/PipelinedCPU.scala 452:20]
    io_memory_bundle_write_strobe_1 <= mem.io_bus_write_strobe_1 @[src/main/scala/riscv/core/PipelinedCPU.scala 452:20]
    io_memory_bundle_write_strobe_2 <= mem.io_bus_write_strobe_2 @[src/main/scala/riscv/core/PipelinedCPU.scala 452:20]
    io_memory_bundle_write_strobe_3 <= mem.io_bus_write_strobe_3 @[src/main/scala/riscv/core/PipelinedCPU.scala 452:20]
    io_memory_bundle_request <= mem.io_bus_request @[src/main/scala/riscv/core/PipelinedCPU.scala 452:20]
    io_device_select <= _io_device_select_T @[src/main/scala/riscv/core/PipelinedCPU.scala 450:20]
    io_axi4_channels_write_address_channel_AWVALID <= UInt<1>("h0") @[src/main/scala/riscv/core/PipelinedCPU.scala 606:50]
    io_axi4_channels_write_address_channel_AWADDR <= UInt<32>("h0") @[src/main/scala/riscv/core/PipelinedCPU.scala 604:50]
    io_axi4_channels_write_address_channel_AWPROT <= UInt<3>("h0") @[src/main/scala/riscv/core/PipelinedCPU.scala 605:50]
    io_axi4_channels_write_data_channel_WVALID <= UInt<1>("h0") @[src/main/scala/riscv/core/PipelinedCPU.scala 609:50]
    io_axi4_channels_write_data_channel_WDATA <= UInt<32>("h0") @[src/main/scala/riscv/core/PipelinedCPU.scala 607:50]
    io_axi4_channels_write_data_channel_WSTRB <= UInt<4>("h0") @[src/main/scala/riscv/core/PipelinedCPU.scala 608:50]
    io_axi4_channels_write_response_channel_BREADY <= UInt<1>("h0") @[src/main/scala/riscv/core/PipelinedCPU.scala 610:50]
    io_axi4_channels_read_address_channel_ARVALID <= UInt<1>("h0") @[src/main/scala/riscv/core/PipelinedCPU.scala 602:50]
    io_axi4_channels_read_address_channel_ARADDR <= UInt<32>("h0") @[src/main/scala/riscv/core/PipelinedCPU.scala 600:50]
    io_axi4_channels_read_address_channel_ARPROT <= UInt<3>("h0") @[src/main/scala/riscv/core/PipelinedCPU.scala 601:50]
    io_axi4_channels_read_data_channel_RREADY <= UInt<1>("h0") @[src/main/scala/riscv/core/PipelinedCPU.scala 603:50]
    io_debug_read_data <= regs.io_debug_read_data @[src/main/scala/riscv/core/PipelinedCPU.scala 157:30]
    io_csr_debug_read_data <= csr_regs.io_debug_reg_read_data @[src/main/scala/riscv/core/PipelinedCPU.scala 498:38]
    io_bus_address <= UInt<32>("h0") @[src/main/scala/riscv/core/PipelinedCPU.scala 599:50]
    io_debug_bus_write_enable <= UInt<1>("h0") @[src/main/scala/riscv/core/PipelinedCPU.scala 611:50]
    io_debug_bus_write_data <= UInt<32>("h0") @[src/main/scala/riscv/core/PipelinedCPU.scala 612:50]
    ctrl.clock <= clock
    ctrl.reset <= reset
    ctrl.io_jump_flag <= id.io_if_jump_flag @[src/main/scala/riscv/core/PipelinedCPU.scala 133:35]
    ctrl.io_jump_instruction_id <= id.io_ctrl_jump_instruction @[src/main/scala/riscv/core/PipelinedCPU.scala 134:35]
    ctrl.io_rs1_id <= id.io_regs_reg1_read_address @[src/main/scala/riscv/core/PipelinedCPU.scala 135:35]
    ctrl.io_rs2_id <= id.io_regs_reg2_read_address @[src/main/scala/riscv/core/PipelinedCPU.scala 136:35]
    ctrl.io_memory_read_enable_ex <= id2ex.io_output_memory_read_enable @[src/main/scala/riscv/core/PipelinedCPU.scala 137:35]
    ctrl.io_rd_ex <= id2ex.io_output_regs_write_address @[src/main/scala/riscv/core/PipelinedCPU.scala 138:35]
    ctrl.io_memory_read_enable_mem <= ex2mem.io_output_memory_read_enable @[src/main/scala/riscv/core/PipelinedCPU.scala 139:35]
    ctrl.io_rd_mem <= bits(ex2mem.io_output_regs_write_address, 4, 0) @[src/main/scala/riscv/core/PipelinedCPU.scala 140:35]
    ctrl.io_memory_write_enable_ex <= id2ex.io_output_memory_write_enable @[src/main/scala/riscv/core/PipelinedCPU.scala 141:35]
    ctrl.io_memory_write_enable_mem <= ex2mem.io_output_memory_write_enable @[src/main/scala/riscv/core/PipelinedCPU.scala 142:35]
    ctrl.io_regs_write_enable_ex <= id2ex.io_output_regs_write_enable @[src/main/scala/riscv/core/PipelinedCPU.scala 143:35]
    ctrl.io_regs_write_source_ex <= id2ex.io_output_regs_write_source @[src/main/scala/riscv/core/PipelinedCPU.scala 144:35]
    ctrl.io_regs_write_source_mem <= ex2mem.io_output_regs_write_source @[src/main/scala/riscv/core/PipelinedCPU.scala 145:35]
    ctrl.io_regs_write_source_wb <= mem2wb.io_output_regs_write_source @[src/main/scala/riscv/core/PipelinedCPU.scala 147:32]
    ctrl.io_rd_wb <= bits(mem2wb.io_output_regs_write_address, 4, 0) @[src/main/scala/riscv/core/PipelinedCPU.scala 148:32]
    regs.clock <= clock
    regs.reset <= reset
    regs.io_write_enable <= mem2wb.io_output_regs_write_enable @[src/main/scala/riscv/core/PipelinedCPU.scala 150:25]
    regs.io_write_address <= bits(mem2wb.io_output_regs_write_address, 4, 0) @[src/main/scala/riscv/core/PipelinedCPU.scala 151:25]
    regs.io_write_data <= wb.io_regs_write_data @[src/main/scala/riscv/core/PipelinedCPU.scala 152:25]
    regs.io_read_address1 <= id.io_regs_reg1_read_address @[src/main/scala/riscv/core/PipelinedCPU.scala 153:25]
    regs.io_read_address2 <= id.io_regs_reg2_read_address @[src/main/scala/riscv/core/PipelinedCPU.scala 154:25]
    regs.io_debug_read_address <= io_debug_read_address @[src/main/scala/riscv/core/PipelinedCPU.scala 156:30]
    inst_fetch.clock <= clock
    inst_fetch.reset <= reset
    inst_fetch.io_stall_flag_ctrl <= _inst_fetch_io_stall_flag_ctrl_T @[src/main/scala/riscv/core/PipelinedCPU.scala 164:35]
    inst_fetch.io_jump_flag_id <= id.io_if_jump_flag @[src/main/scala/riscv/core/PipelinedCPU.scala 165:35]
    inst_fetch.io_jump_address_id <= id.io_if_jump_address @[src/main/scala/riscv/core/PipelinedCPU.scala 166:35]
    inst_fetch.io_rom_instruction <= io_instruction @[src/main/scala/riscv/core/PipelinedCPU.scala 167:35]
    inst_fetch.io_instruction_valid <= io_instruction_valid @[src/main/scala/riscv/core/PipelinedCPU.scala 168:35]
    inst_fetch.io_btb_mispredict <= btb_mispredict @[src/main/scala/riscv/core/PipelinedCPU.scala 235:40]
    inst_fetch.io_btb_correction_addr <= btb_correction_addr_effective @[src/main/scala/riscv/core/PipelinedCPU.scala 236:40]
    inst_fetch.io_btb_correct_prediction <= btb_correct_prediction @[src/main/scala/riscv/core/PipelinedCPU.scala 237:40]
    inst_fetch.io_btb_update_valid <= btb_should_update @[src/main/scala/riscv/core/PipelinedCPU.scala 243:35]
    inst_fetch.io_btb_update_pc <= if2id.io_output_instruction_address @[src/main/scala/riscv/core/PipelinedCPU.scala 244:35]
    inst_fetch.io_btb_update_target <= id.io_if_jump_address @[src/main/scala/riscv/core/PipelinedCPU.scala 245:35]
    inst_fetch.io_btb_update_taken <= _inst_fetch_io_btb_update_taken_T @[src/main/scala/riscv/core/PipelinedCPU.scala 246:35]
    inst_fetch.io_ras_push <= ras_push_trigger @[src/main/scala/riscv/core/PipelinedCPU.scala 267:31]
    inst_fetch.io_ras_push_addr <= ras_push_addr @[src/main/scala/riscv/core/PipelinedCPU.scala 268:31]
    inst_fetch.io_ras_pop <= UInt<1>("h0") @[src/main/scala/riscv/core/PipelinedCPU.scala 287:25]
    inst_fetch.io_ras_restore <= UInt<1>("h0") @[src/main/scala/riscv/core/PipelinedCPU.scala 299:35]
    inst_fetch.io_ras_restore_addr <= UInt<32>("h0") @[src/main/scala/riscv/core/PipelinedCPU.scala 300:35]
    inst_fetch.io_ras_restore_valid <= UInt<1>("h0") @[src/main/scala/riscv/core/PipelinedCPU.scala 301:35]
    inst_fetch.io_ibtb_update_valid <= ibtb_should_update @[src/main/scala/riscv/core/PipelinedCPU.scala 326:38]
    inst_fetch.io_ibtb_update_pc <= if2id.io_output_instruction_address @[src/main/scala/riscv/core/PipelinedCPU.scala 327:38]
    inst_fetch.io_ibtb_update_rs1_hash <= ibtb_rs1_hash @[src/main/scala/riscv/core/PipelinedCPU.scala 328:38]
    inst_fetch.io_ibtb_update_target <= id.io_if_jump_address @[src/main/scala/riscv/core/PipelinedCPU.scala 329:38]
    if2id.clock <= clock
    if2id.reset <= reset
    if2id.io_stall <= _if2id_io_stall_T @[src/main/scala/riscv/core/PipelinedCPU.scala 331:18]
    if2id.io_flush <= _if2id_io_flush_T_1 @[src/main/scala/riscv/core/PipelinedCPU.scala 361:34]
    if2id.io_instruction <= inst_fetch.io_id_instruction @[src/main/scala/riscv/core/PipelinedCPU.scala 362:34]
    if2id.io_instruction_address <= inst_fetch.io_instruction_address @[src/main/scala/riscv/core/PipelinedCPU.scala 363:34]
    if2id.io_interrupt_flag <= io_interrupt_flag @[src/main/scala/riscv/core/PipelinedCPU.scala 364:34]
    if2id.io_btb_predicted_taken <= inst_fetch.io_btb_predicted_taken @[src/main/scala/riscv/core/PipelinedCPU.scala 365:34]
    if2id.io_btb_predicted_target <= inst_fetch.io_btb_predicted_target @[src/main/scala/riscv/core/PipelinedCPU.scala 366:34]
    if2id.io_ras_predicted_valid <= inst_fetch.io_ras_predicted_valid @[src/main/scala/riscv/core/PipelinedCPU.scala 367:34]
    if2id.io_ras_predicted_target <= inst_fetch.io_ras_predicted_target @[src/main/scala/riscv/core/PipelinedCPU.scala 368:34]
    if2id.io_ibtb_predicted_valid <= inst_fetch.io_ibtb_predicted_valid @[src/main/scala/riscv/core/PipelinedCPU.scala 369:34]
    if2id.io_ibtb_predicted_target <= inst_fetch.io_ibtb_predicted_target @[src/main/scala/riscv/core/PipelinedCPU.scala 370:34]
    id.clock <= clock
    id.reset <= reset
    id.io_instruction <= if2id.io_output_instruction @[src/main/scala/riscv/core/PipelinedCPU.scala 372:35]
    id.io_instruction_address <= if2id.io_output_instruction_address @[src/main/scala/riscv/core/PipelinedCPU.scala 373:35]
    id.io_reg1_data <= regs.io_read_data1 @[src/main/scala/riscv/core/PipelinedCPU.scala 374:35]
    id.io_reg2_data <= regs.io_read_data2 @[src/main/scala/riscv/core/PipelinedCPU.scala 375:35]
    id.io_forward_from_mem <= mem.io_forward_to_ex @[src/main/scala/riscv/core/PipelinedCPU.scala 376:35]
    id.io_forward_from_wb <= wb.io_regs_write_data @[src/main/scala/riscv/core/PipelinedCPU.scala 377:35]
    id.io_reg1_forward <= forwarding.io_reg1_forward_id @[src/main/scala/riscv/core/PipelinedCPU.scala 378:35]
    id.io_reg2_forward <= forwarding.io_reg2_forward_id @[src/main/scala/riscv/core/PipelinedCPU.scala 379:35]
    id.io_interrupt_assert <= clint.io_id_interrupt_assert @[src/main/scala/riscv/core/PipelinedCPU.scala 380:35]
    id.io_interrupt_handler_address <= clint.io_id_interrupt_handler_address @[src/main/scala/riscv/core/PipelinedCPU.scala 381:35]
    id.io_branch_hazard <= ctrl.io_branch_hazard @[src/main/scala/riscv/core/PipelinedCPU.scala 382:35]
    id2ex.clock <= clock
    id2ex.reset <= reset
    id2ex.io_stall <= mem.io_ctrl_stall_flag @[src/main/scala/riscv/core/PipelinedCPU.scala 384:18]
    id2ex.io_flush <= _id2ex_io_flush_T_2 @[src/main/scala/riscv/core/PipelinedCPU.scala 394:32]
    id2ex.io_instruction <= if2id.io_output_instruction @[src/main/scala/riscv/core/PipelinedCPU.scala 395:32]
    id2ex.io_instruction_address <= if2id.io_output_instruction_address @[src/main/scala/riscv/core/PipelinedCPU.scala 396:32]
    id2ex.io_regs_reg1_read_address <= id.io_regs_reg1_read_address @[src/main/scala/riscv/core/PipelinedCPU.scala 401:35]
    id2ex.io_regs_reg2_read_address <= id.io_regs_reg2_read_address @[src/main/scala/riscv/core/PipelinedCPU.scala 402:35]
    id2ex.io_regs_write_enable <= id.io_ex_reg_write_enable @[src/main/scala/riscv/core/PipelinedCPU.scala 403:35]
    id2ex.io_regs_write_address <= id.io_ex_reg_write_address @[src/main/scala/riscv/core/PipelinedCPU.scala 404:35]
    id2ex.io_regs_write_source <= id.io_ex_reg_write_source @[src/main/scala/riscv/core/PipelinedCPU.scala 405:35]
    id2ex.io_reg1_data <= id_reg1_data_forwarded @[src/main/scala/riscv/core/PipelinedCPU.scala 399:35]
    id2ex.io_reg2_data <= id_reg2_data_forwarded @[src/main/scala/riscv/core/PipelinedCPU.scala 400:35]
    id2ex.io_immediate <= id.io_ex_immediate @[src/main/scala/riscv/core/PipelinedCPU.scala 406:35]
    id2ex.io_aluop1_source <= id.io_ex_aluop1_source @[src/main/scala/riscv/core/PipelinedCPU.scala 407:35]
    id2ex.io_aluop2_source <= id.io_ex_aluop2_source @[src/main/scala/riscv/core/PipelinedCPU.scala 408:35]
    id2ex.io_csr_write_enable <= id.io_ex_csr_write_enable @[src/main/scala/riscv/core/PipelinedCPU.scala 409:35]
    id2ex.io_csr_address <= id.io_ex_csr_address @[src/main/scala/riscv/core/PipelinedCPU.scala 410:35]
    id2ex.io_memory_read_enable <= id.io_ex_memory_read_enable @[src/main/scala/riscv/core/PipelinedCPU.scala 411:35]
    id2ex.io_memory_write_enable <= id.io_ex_memory_write_enable @[src/main/scala/riscv/core/PipelinedCPU.scala 412:35]
    id2ex.io_csr_read_data <= csr_regs.io_id_reg_read_data @[src/main/scala/riscv/core/PipelinedCPU.scala 413:35]
    ex.clock <= clock
    ex.reset <= reset
    ex.io_instruction <= id2ex.io_output_instruction @[src/main/scala/riscv/core/PipelinedCPU.scala 415:29]
    ex.io_instruction_address <= id2ex.io_output_instruction_address @[src/main/scala/riscv/core/PipelinedCPU.scala 416:29]
    ex.io_reg1_data <= id2ex.io_output_reg1_data @[src/main/scala/riscv/core/PipelinedCPU.scala 417:29]
    ex.io_reg2_data <= id2ex.io_output_reg2_data @[src/main/scala/riscv/core/PipelinedCPU.scala 418:29]
    ex.io_immediate <= id2ex.io_output_immediate @[src/main/scala/riscv/core/PipelinedCPU.scala 419:29]
    ex.io_aluop1_source <= id2ex.io_output_aluop1_source @[src/main/scala/riscv/core/PipelinedCPU.scala 420:29]
    ex.io_aluop2_source <= id2ex.io_output_aluop2_source @[src/main/scala/riscv/core/PipelinedCPU.scala 421:29]
    ex.io_csr_read_data <= id2ex.io_output_csr_read_data @[src/main/scala/riscv/core/PipelinedCPU.scala 422:29]
    ex.io_forward_from_mem <= mem.io_forward_to_ex @[src/main/scala/riscv/core/PipelinedCPU.scala 423:29]
    ex.io_forward_from_wb <= wb.io_regs_write_data @[src/main/scala/riscv/core/PipelinedCPU.scala 424:29]
    ex.io_reg1_forward <= forwarding.io_reg1_forward_ex @[src/main/scala/riscv/core/PipelinedCPU.scala 425:29]
    ex.io_reg2_forward <= forwarding.io_reg2_forward_ex @[src/main/scala/riscv/core/PipelinedCPU.scala 426:29]
    ex2mem.clock <= clock
    ex2mem.reset <= reset
    ex2mem.io_stall <= mem.io_ctrl_stall_flag @[src/main/scala/riscv/core/PipelinedCPU.scala 428:33]
    ex2mem.io_regs_write_enable <= id2ex.io_output_regs_write_enable @[src/main/scala/riscv/core/PipelinedCPU.scala 429:33]
    ex2mem.io_regs_write_source <= id2ex.io_output_regs_write_source @[src/main/scala/riscv/core/PipelinedCPU.scala 430:33]
    ex2mem.io_regs_write_address <= pad(id2ex.io_output_regs_write_address, 32) @[src/main/scala/riscv/core/PipelinedCPU.scala 431:33]
    ex2mem.io_instruction_address <= id2ex.io_output_instruction_address @[src/main/scala/riscv/core/PipelinedCPU.scala 432:33]
    ex2mem.io_funct3 <= _ex2mem_io_funct3_T @[src/main/scala/riscv/core/PipelinedCPU.scala 433:33]
    ex2mem.io_reg2_data <= ex.io_mem_reg2_data @[src/main/scala/riscv/core/PipelinedCPU.scala 434:33]
    ex2mem.io_memory_read_enable <= id2ex.io_output_memory_read_enable @[src/main/scala/riscv/core/PipelinedCPU.scala 435:33]
    ex2mem.io_memory_write_enable <= id2ex.io_output_memory_write_enable @[src/main/scala/riscv/core/PipelinedCPU.scala 436:33]
    ex2mem.io_alu_result <= ex.io_mem_alu_result @[src/main/scala/riscv/core/PipelinedCPU.scala 437:33]
    ex2mem.io_csr_read_data <= id2ex.io_output_csr_read_data @[src/main/scala/riscv/core/PipelinedCPU.scala 438:33]
    mem.clock <= clock
    mem.reset <= reset
    mem.io_alu_result <= ex2mem.io_output_alu_result @[src/main/scala/riscv/core/PipelinedCPU.scala 440:30]
    mem.io_reg2_data <= ex2mem.io_output_reg2_data @[src/main/scala/riscv/core/PipelinedCPU.scala 441:30]
    mem.io_memory_read_enable <= ex2mem.io_output_memory_read_enable @[src/main/scala/riscv/core/PipelinedCPU.scala 442:30]
    mem.io_memory_write_enable <= ex2mem.io_output_memory_write_enable @[src/main/scala/riscv/core/PipelinedCPU.scala 443:30]
    mem.io_funct3 <= bits(ex2mem.io_output_funct3, 2, 0) @[src/main/scala/riscv/core/PipelinedCPU.scala 444:30]
    mem.io_regs_write_source <= ex2mem.io_output_regs_write_source @[src/main/scala/riscv/core/PipelinedCPU.scala 445:30]
    mem.io_regs_write_address <= bits(ex2mem.io_output_regs_write_address, 4, 0) @[src/main/scala/riscv/core/PipelinedCPU.scala 446:30]
    mem.io_regs_write_enable <= ex2mem.io_output_regs_write_enable @[src/main/scala/riscv/core/PipelinedCPU.scala 447:30]
    mem.io_csr_read_data <= ex2mem.io_output_csr_read_data @[src/main/scala/riscv/core/PipelinedCPU.scala 448:30]
    mem.io_instruction_address <= ex2mem.io_output_instruction_address @[src/main/scala/riscv/core/PipelinedCPU.scala 449:30]
    mem.io_bus_read_data <= io_memory_bundle_read_data @[src/main/scala/riscv/core/PipelinedCPU.scala 452:20]
    mem.io_bus_read_valid <= io_memory_bundle_read_valid @[src/main/scala/riscv/core/PipelinedCPU.scala 452:20]
    mem.io_bus_write_valid <= io_memory_bundle_write_valid @[src/main/scala/riscv/core/PipelinedCPU.scala 452:20]
    mem.io_bus_write_data_accepted <= io_memory_bundle_write_data_accepted @[src/main/scala/riscv/core/PipelinedCPU.scala 452:20]
    mem.io_bus_busy <= io_memory_bundle_busy @[src/main/scala/riscv/core/PipelinedCPU.scala 452:20]
    mem.io_bus_granted <= io_memory_bundle_granted @[src/main/scala/riscv/core/PipelinedCPU.scala 452:20]
    mem2wb.clock <= clock
    mem2wb.reset <= reset
    mem2wb.io_stall <= mem.io_ctrl_stall_flag @[src/main/scala/riscv/core/PipelinedCPU.scala 456:33]
    mem2wb.io_instruction_address <= ex2mem.io_output_instruction_address @[src/main/scala/riscv/core/PipelinedCPU.scala 457:33]
    mem2wb.io_alu_result <= ex2mem.io_output_alu_result @[src/main/scala/riscv/core/PipelinedCPU.scala 458:33]
    mem2wb.io_regs_write_enable <= mem.io_wb_regs_write_enable @[src/main/scala/riscv/core/PipelinedCPU.scala 462:32]
    mem2wb.io_regs_write_source <= mem.io_wb_regs_write_source @[src/main/scala/riscv/core/PipelinedCPU.scala 463:32]
    mem2wb.io_regs_write_address <= pad(mem.io_wb_regs_write_address, 32) @[src/main/scala/riscv/core/PipelinedCPU.scala 464:32]
    mem2wb.io_memory_read_data <= mem.io_wb_memory_read_data @[src/main/scala/riscv/core/PipelinedCPU.scala 465:32]
    mem2wb.io_csr_read_data <= ex2mem.io_output_csr_read_data @[src/main/scala/riscv/core/PipelinedCPU.scala 466:32]
    wb.clock <= clock
    wb.reset <= reset
    wb.io_instruction_address <= mem2wb.io_output_instruction_address @[src/main/scala/riscv/core/PipelinedCPU.scala 468:29]
    wb.io_alu_result <= mem2wb.io_output_alu_result @[src/main/scala/riscv/core/PipelinedCPU.scala 469:29]
    wb.io_memory_read_data <= mem2wb.io_output_memory_read_data @[src/main/scala/riscv/core/PipelinedCPU.scala 470:29]
    wb.io_regs_write_source <= mem2wb.io_output_regs_write_source @[src/main/scala/riscv/core/PipelinedCPU.scala 471:29]
    wb.io_csr_read_data <= mem2wb.io_output_csr_read_data @[src/main/scala/riscv/core/PipelinedCPU.scala 472:29]
    forwarding.clock <= clock
    forwarding.reset <= reset
    forwarding.io_rs1_id <= id.io_regs_reg1_read_address @[src/main/scala/riscv/core/PipelinedCPU.scala 474:38]
    forwarding.io_rs2_id <= id.io_regs_reg2_read_address @[src/main/scala/riscv/core/PipelinedCPU.scala 475:38]
    forwarding.io_rs1_ex <= id2ex.io_output_regs_reg1_read_address @[src/main/scala/riscv/core/PipelinedCPU.scala 476:38]
    forwarding.io_rs2_ex <= id2ex.io_output_regs_reg2_read_address @[src/main/scala/riscv/core/PipelinedCPU.scala 477:38]
    forwarding.io_rd_mem <= bits(ex2mem.io_output_regs_write_address, 4, 0) @[src/main/scala/riscv/core/PipelinedCPU.scala 478:38]
    forwarding.io_reg_write_enable_mem <= ex2mem.io_output_regs_write_enable @[src/main/scala/riscv/core/PipelinedCPU.scala 479:38]
    forwarding.io_rd_wb <= bits(mem2wb.io_output_regs_write_address, 4, 0) @[src/main/scala/riscv/core/PipelinedCPU.scala 480:38]
    forwarding.io_reg_write_enable_wb <= mem2wb.io_output_regs_write_enable @[src/main/scala/riscv/core/PipelinedCPU.scala 481:38]
    clint.clock <= clock
    clint.reset <= reset
    clint.io_interrupt_flag <= io_interrupt_flag @[src/main/scala/riscv/core/PipelinedCPU.scala 487:35]
    clint.io_instruction_id <= if2id.io_output_instruction @[src/main/scala/riscv/core/PipelinedCPU.scala 484:35]
    clint.io_instruction_address_if <= inst_fetch.io_instruction_address @[src/main/scala/riscv/core/PipelinedCPU.scala 483:35]
    clint.io_jump_flag <= id.io_clint_jump_flag @[src/main/scala/riscv/core/PipelinedCPU.scala 485:35]
    clint.io_jump_address <= id.io_clint_jump_address @[src/main/scala/riscv/core/PipelinedCPU.scala 486:35]
    clint.io_csr_bundle_mstatus <= csr_regs.io_clint_access_bundle_mstatus @[src/main/scala/riscv/core/PipelinedCPU.scala 488:23]
    clint.io_csr_bundle_mepc <= csr_regs.io_clint_access_bundle_mepc @[src/main/scala/riscv/core/PipelinedCPU.scala 488:23]
    clint.io_csr_bundle_mcause <= csr_regs.io_clint_access_bundle_mcause @[src/main/scala/riscv/core/PipelinedCPU.scala 488:23]
    clint.io_csr_bundle_mtvec <= csr_regs.io_clint_access_bundle_mtvec @[src/main/scala/riscv/core/PipelinedCPU.scala 488:23]
    clint.io_csr_bundle_mie <= csr_regs.io_clint_access_bundle_mie @[src/main/scala/riscv/core/PipelinedCPU.scala 488:23]
    csr_regs.clock <= clock
    csr_regs.reset <= reset
    csr_regs.io_reg_read_address_id <= id.io_ex_csr_address @[src/main/scala/riscv/core/PipelinedCPU.scala 493:38]
    csr_regs.io_reg_write_enable_ex <= id2ex.io_output_csr_write_enable @[src/main/scala/riscv/core/PipelinedCPU.scala 494:38]
    csr_regs.io_reg_write_address_ex <= id2ex.io_output_csr_address @[src/main/scala/riscv/core/PipelinedCPU.scala 495:38]
    csr_regs.io_reg_write_data_ex <= ex.io_csr_write_data @[src/main/scala/riscv/core/PipelinedCPU.scala 496:38]
    csr_regs.io_debug_reg_read_address <= io_csr_debug_read_address @[src/main/scala/riscv/core/PipelinedCPU.scala 497:38]
    csr_regs.io_clint_access_bundle_mstatus_write_data <= clint.io_csr_bundle_mstatus_write_data @[src/main/scala/riscv/core/PipelinedCPU.scala 488:23]
    csr_regs.io_clint_access_bundle_mepc_write_data <= clint.io_csr_bundle_mepc_write_data @[src/main/scala/riscv/core/PipelinedCPU.scala 488:23]
    csr_regs.io_clint_access_bundle_mcause_write_data <= clint.io_csr_bundle_mcause_write_data @[src/main/scala/riscv/core/PipelinedCPU.scala 488:23]
    csr_regs.io_clint_access_bundle_direct_write_enable <= clint.io_csr_bundle_direct_write_enable @[src/main/scala/riscv/core/PipelinedCPU.scala 488:23]
    csr_regs.io_interrupt_flag <= io_interrupt_flag @[src/main/scala/riscv/core/PipelinedCPU.scala 491:30]
    csr_regs.io_instruction_retired <= _csr_regs_io_instruction_retired_T_2 @[src/main/scala/riscv/core/PipelinedCPU.scala 527:35]
    csr_regs.io_branch_misprediction <= _csr_regs_io_branch_misprediction_T_3 @[src/main/scala/riscv/core/PipelinedCPU.scala 533:36]
    csr_regs.io_hazard_stall <= _csr_regs_io_hazard_stall_T_3 @[src/main/scala/riscv/core/PipelinedCPU.scala 565:28]
    csr_regs.io_memory_stall <= mem.io_ctrl_stall_flag @[src/main/scala/riscv/core/PipelinedCPU.scala 543:28]
    csr_regs.io_control_stall <= control_flush_event @[src/main/scala/riscv/core/PipelinedCPU.scala 558:29]
    csr_regs.io_btb_miss_taken <= btb_miss_penalty @[src/main/scala/riscv/core/PipelinedCPU.scala 579:30]
    csr_regs.io_branch_resolved <= _csr_regs_io_branch_resolved_T_3 @[src/main/scala/riscv/core/PipelinedCPU.scala 588:31]
    csr_regs.io_btb_predicted <= _csr_regs_io_btb_predicted_T_4 @[src/main/scala/riscv/core/PipelinedCPU.scala 596:29]
    btb_mispredict_pending <= mux(reset, UInt<1>("h0"), _GEN_1) @[src/main/scala/riscv/core/PipelinedCPU.scala 218:{44,44}]
    btb_correction_addr_pending <= mux(reset, UInt<32>("h0"), _GEN_2) @[src/main/scala/riscv/core/PipelinedCPU.scala 219:{44,44}]

  module AXI4LiteMaster :
    input clock : Clock
    input reset : UInt<1>
    output io_channels_write_address_channel_AWVALID : UInt<1> @[src/main/scala/bus/AXI4Lite.scala 249:14]
    input io_channels_write_address_channel_AWREADY : UInt<1> @[src/main/scala/bus/AXI4Lite.scala 249:14]
    output io_channels_write_address_channel_AWADDR : UInt<32> @[src/main/scala/bus/AXI4Lite.scala 249:14]
    output io_channels_write_address_channel_AWPROT : UInt<3> @[src/main/scala/bus/AXI4Lite.scala 249:14]
    output io_channels_write_data_channel_WVALID : UInt<1> @[src/main/scala/bus/AXI4Lite.scala 249:14]
    input io_channels_write_data_channel_WREADY : UInt<1> @[src/main/scala/bus/AXI4Lite.scala 249:14]
    output io_channels_write_data_channel_WDATA : UInt<32> @[src/main/scala/bus/AXI4Lite.scala 249:14]
    output io_channels_write_data_channel_WSTRB : UInt<4> @[src/main/scala/bus/AXI4Lite.scala 249:14]
    input io_channels_write_response_channel_BVALID : UInt<1> @[src/main/scala/bus/AXI4Lite.scala 249:14]
    output io_channels_write_response_channel_BREADY : UInt<1> @[src/main/scala/bus/AXI4Lite.scala 249:14]
    input io_channels_write_response_channel_BRESP : UInt<2> @[src/main/scala/bus/AXI4Lite.scala 249:14]
    output io_channels_read_address_channel_ARVALID : UInt<1> @[src/main/scala/bus/AXI4Lite.scala 249:14]
    input io_channels_read_address_channel_ARREADY : UInt<1> @[src/main/scala/bus/AXI4Lite.scala 249:14]
    output io_channels_read_address_channel_ARADDR : UInt<32> @[src/main/scala/bus/AXI4Lite.scala 249:14]
    output io_channels_read_address_channel_ARPROT : UInt<3> @[src/main/scala/bus/AXI4Lite.scala 249:14]
    input io_channels_read_data_channel_RVALID : UInt<1> @[src/main/scala/bus/AXI4Lite.scala 249:14]
    output io_channels_read_data_channel_RREADY : UInt<1> @[src/main/scala/bus/AXI4Lite.scala 249:14]
    input io_channels_read_data_channel_RDATA : UInt<32> @[src/main/scala/bus/AXI4Lite.scala 249:14]
    input io_channels_read_data_channel_RRESP : UInt<2> @[src/main/scala/bus/AXI4Lite.scala 249:14]
    input io_bundle_address : UInt<32> @[src/main/scala/bus/AXI4Lite.scala 249:14]
    input io_bundle_read : UInt<1> @[src/main/scala/bus/AXI4Lite.scala 249:14]
    input io_bundle_write : UInt<1> @[src/main/scala/bus/AXI4Lite.scala 249:14]
    output io_bundle_read_data : UInt<32> @[src/main/scala/bus/AXI4Lite.scala 249:14]
    input io_bundle_write_data : UInt<32> @[src/main/scala/bus/AXI4Lite.scala 249:14]
    input io_bundle_write_strobe_0 : UInt<1> @[src/main/scala/bus/AXI4Lite.scala 249:14]
    input io_bundle_write_strobe_1 : UInt<1> @[src/main/scala/bus/AXI4Lite.scala 249:14]
    input io_bundle_write_strobe_2 : UInt<1> @[src/main/scala/bus/AXI4Lite.scala 249:14]
    input io_bundle_write_strobe_3 : UInt<1> @[src/main/scala/bus/AXI4Lite.scala 249:14]
    output io_bundle_busy : UInt<1> @[src/main/scala/bus/AXI4Lite.scala 249:14]
    output io_bundle_read_valid : UInt<1> @[src/main/scala/bus/AXI4Lite.scala 249:14]
    output io_bundle_write_valid : UInt<1> @[src/main/scala/bus/AXI4Lite.scala 249:14]
    output io_bundle_write_data_accepted : UInt<1> @[src/main/scala/bus/AXI4Lite.scala 249:14]

    reg state : UInt<3>, clock with :
      reset => (UInt<1>("h0"), state) @[src/main/scala/bus/AXI4Lite.scala 254:22]
    node _io_bundle_busy_T = neq(state, UInt<1>("h0")) @[src/main/scala/bus/AXI4Lite.scala 255:27]
    reg addr : UInt<32>, clock with :
      reset => (UInt<1>("h0"), addr) @[src/main/scala/bus/AXI4Lite.scala 257:21]
    reg read_valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), read_valid) @[src/main/scala/bus/AXI4Lite.scala 262:27]
    reg read_data : UInt<32>, clock with :
      reset => (UInt<1>("h0"), read_data) @[src/main/scala/bus/AXI4Lite.scala 264:26]
    reg ARVALID : UInt<1>, clock with :
      reset => (UInt<1>("h0"), ARVALID) @[src/main/scala/bus/AXI4Lite.scala 267:24]
    reg RREADY : UInt<1>, clock with :
      reset => (UInt<1>("h0"), RREADY) @[src/main/scala/bus/AXI4Lite.scala 269:23]
    reg write_valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), write_valid) @[src/main/scala/bus/AXI4Lite.scala 275:28]
    reg write_data : UInt<32>, clock with :
      reset => (UInt<1>("h0"), write_data) @[src/main/scala/bus/AXI4Lite.scala 277:27]
    reg write_strobe_0 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), write_strobe_0) @[src/main/scala/bus/AXI4Lite.scala 279:29]
    reg write_strobe_1 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), write_strobe_1) @[src/main/scala/bus/AXI4Lite.scala 279:29]
    reg write_strobe_2 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), write_strobe_2) @[src/main/scala/bus/AXI4Lite.scala 279:29]
    reg write_strobe_3 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), write_strobe_3) @[src/main/scala/bus/AXI4Lite.scala 279:29]
    node io_channels_write_data_channel_WSTRB_lo = cat(write_strobe_1, write_strobe_0) @[src/main/scala/bus/AXI4Lite.scala 280:56]
    node io_channels_write_data_channel_WSTRB_hi = cat(write_strobe_3, write_strobe_2) @[src/main/scala/bus/AXI4Lite.scala 280:56]
    node _io_channels_write_data_channel_WSTRB_T = cat(io_channels_write_data_channel_WSTRB_hi, io_channels_write_data_channel_WSTRB_lo) @[src/main/scala/bus/AXI4Lite.scala 280:56]
    reg AWVALID : UInt<1>, clock with :
      reset => (UInt<1>("h0"), AWVALID) @[src/main/scala/bus/AXI4Lite.scala 282:24]
    reg WVALID : UInt<1>, clock with :
      reset => (UInt<1>("h0"), WVALID) @[src/main/scala/bus/AXI4Lite.scala 284:23]
    reg BREADY : UInt<1>, clock with :
      reset => (UInt<1>("h0"), BREADY) @[src/main/scala/bus/AXI4Lite.scala 286:23]
    reg write_data_accepted : UInt<1>, clock with :
      reset => (UInt<1>("h0"), write_data_accepted) @[src/main/scala/bus/AXI4Lite.scala 290:36]
    node _T = asUInt(UInt<1>("h0")) @[src/main/scala/bus/AXI4Lite.scala 299:17]
    node _T_1 = asUInt(state) @[src/main/scala/bus/AXI4Lite.scala 299:17]
    node _T_2 = eq(_T, _T_1) @[src/main/scala/bus/AXI4Lite.scala 299:17]
    node _T_3 = eq(io_bundle_write, UInt<1>("h0")) @[src/main/scala/bus/AXI4Lite.scala 305:30]
    node _T_4 = and(io_bundle_read, _T_3) @[src/main/scala/bus/AXI4Lite.scala 305:27]
    node _GEN_0 = mux(io_bundle_write, io_bundle_address, addr) @[src/main/scala/bus/AXI4Lite.scala 257:21 311:35 313:22]
    node _GEN_1 = mux(io_bundle_write, io_bundle_write_data, write_data) @[src/main/scala/bus/AXI4Lite.scala 311:35 314:22 277:27]
    node _GEN_2 = mux(io_bundle_write, io_bundle_write_strobe_0, write_strobe_0) @[src/main/scala/bus/AXI4Lite.scala 311:35 315:22 279:29]
    node _GEN_3 = mux(io_bundle_write, io_bundle_write_strobe_1, write_strobe_1) @[src/main/scala/bus/AXI4Lite.scala 311:35 315:22 279:29]
    node _GEN_4 = mux(io_bundle_write, io_bundle_write_strobe_2, write_strobe_2) @[src/main/scala/bus/AXI4Lite.scala 311:35 315:22 279:29]
    node _GEN_5 = mux(io_bundle_write, io_bundle_write_strobe_3, write_strobe_3) @[src/main/scala/bus/AXI4Lite.scala 311:35 315:22 279:29]
    node _GEN_6 = mux(io_bundle_write, UInt<1>("h1"), AWVALID) @[src/main/scala/bus/AXI4Lite.scala 311:35 316:22 282:24]
    node _GEN_7 = mux(io_bundle_write, UInt<1>("h1"), WVALID) @[src/main/scala/bus/AXI4Lite.scala 311:35 317:22 284:23]
    node _GEN_8 = mux(io_bundle_write, UInt<3>("h4"), state) @[src/main/scala/bus/AXI4Lite.scala 254:22 311:35 318:22]
    node _GEN_9 = mux(_T_4, io_bundle_address, _GEN_0) @[src/main/scala/bus/AXI4Lite.scala 305:48 307:17]
    node _GEN_10 = mux(_T_4, UInt<1>("h1"), ARVALID) @[src/main/scala/bus/AXI4Lite.scala 305:48 308:17 267:24]
    node _GEN_11 = mux(_T_4, UInt<1>("h1"), RREADY) @[src/main/scala/bus/AXI4Lite.scala 305:48 309:17 269:23]
    node _GEN_12 = mux(_T_4, UInt<2>("h2"), _GEN_8) @[src/main/scala/bus/AXI4Lite.scala 305:48 310:17]
    node _GEN_13 = mux(_T_4, write_data, _GEN_1) @[src/main/scala/bus/AXI4Lite.scala 277:27 305:48]
    node _GEN_14 = mux(_T_4, write_strobe_0, _GEN_2) @[src/main/scala/bus/AXI4Lite.scala 279:29 305:48]
    node _GEN_15 = mux(_T_4, write_strobe_1, _GEN_3) @[src/main/scala/bus/AXI4Lite.scala 279:29 305:48]
    node _GEN_16 = mux(_T_4, write_strobe_2, _GEN_4) @[src/main/scala/bus/AXI4Lite.scala 279:29 305:48]
    node _GEN_17 = mux(_T_4, write_strobe_3, _GEN_5) @[src/main/scala/bus/AXI4Lite.scala 279:29 305:48]
    node _GEN_18 = mux(_T_4, AWVALID, _GEN_6) @[src/main/scala/bus/AXI4Lite.scala 282:24 305:48]
    node _GEN_19 = mux(_T_4, WVALID, _GEN_7) @[src/main/scala/bus/AXI4Lite.scala 284:23 305:48]
    node _T_5 = asUInt(UInt<2>("h2")) @[src/main/scala/bus/AXI4Lite.scala 299:17]
    node _T_6 = asUInt(state) @[src/main/scala/bus/AXI4Lite.scala 299:17]
    node _T_7 = eq(_T_5, _T_6) @[src/main/scala/bus/AXI4Lite.scala 299:17]
    node _T_8 = and(ARVALID, io_channels_read_address_channel_ARREADY) @[src/main/scala/bus/AXI4Lite.scala 324:20]
    node _GEN_20 = mux(_T_8, UInt<1>("h0"), ARVALID) @[src/main/scala/bus/AXI4Lite.scala 324:65 325:17 267:24]
    node _T_9 = and(io_channels_read_data_channel_RVALID, RREADY) @[src/main/scala/bus/AXI4Lite.scala 328:49]
    node _GEN_21 = mux(_T_9, io_channels_read_data_channel_RDATA, read_data) @[src/main/scala/bus/AXI4Lite.scala 328:60 330:20 264:26]
    node _GEN_22 = mux(_T_9, UInt<1>("h0"), RREADY) @[src/main/scala/bus/AXI4Lite.scala 328:60 331:20 269:23]
    node _GEN_23 = mux(_T_9, UInt<1>("h1"), read_valid) @[src/main/scala/bus/AXI4Lite.scala 328:60 332:20 262:27]
    node _GEN_24 = mux(_T_9, UInt<1>("h0"), state) @[src/main/scala/bus/AXI4Lite.scala 328:60 333:20 254:22]
    node _T_10 = asUInt(UInt<3>("h4")) @[src/main/scala/bus/AXI4Lite.scala 299:17]
    node _T_11 = asUInt(state) @[src/main/scala/bus/AXI4Lite.scala 299:17]
    node _T_12 = eq(_T_10, _T_11) @[src/main/scala/bus/AXI4Lite.scala 299:17]
    node _T_13 = and(AWVALID, io_channels_write_address_channel_AWREADY) @[src/main/scala/bus/AXI4Lite.scala 339:20]
    node _GEN_25 = mux(_T_13, UInt<1>("h0"), AWVALID) @[src/main/scala/bus/AXI4Lite.scala 339:66 340:17 282:24]
    node _T_14 = and(WVALID, io_channels_write_data_channel_WREADY) @[src/main/scala/bus/AXI4Lite.scala 343:19]
    node _GEN_26 = mux(_T_14, UInt<1>("h0"), WVALID) @[src/main/scala/bus/AXI4Lite.scala 284:23 343:61 345:29]
    node _GEN_27 = mux(_T_14, UInt<1>("h1"), BREADY) @[src/main/scala/bus/AXI4Lite.scala 286:23 343:61 346:29]
    node _GEN_28 = mux(_T_14, UInt<1>("h1"), write_data_accepted) @[src/main/scala/bus/AXI4Lite.scala 343:61 347:29 290:36]
    node _GEN_29 = mux(_T_14, UInt<3>("h5"), state) @[src/main/scala/bus/AXI4Lite.scala 254:22 343:61 348:29]
    node _T_15 = asUInt(UInt<3>("h5")) @[src/main/scala/bus/AXI4Lite.scala 299:17]
    node _T_16 = asUInt(state) @[src/main/scala/bus/AXI4Lite.scala 299:17]
    node _T_17 = eq(_T_15, _T_16) @[src/main/scala/bus/AXI4Lite.scala 299:17]
    node _T_18 = and(AWVALID, io_channels_write_address_channel_AWREADY) @[src/main/scala/bus/AXI4Lite.scala 355:20]
    node _GEN_30 = mux(_T_18, UInt<1>("h0"), AWVALID) @[src/main/scala/bus/AXI4Lite.scala 355:66 356:17 282:24]
    node _T_19 = and(io_channels_write_response_channel_BVALID, BREADY) @[src/main/scala/bus/AXI4Lite.scala 359:54]
    node _GEN_31 = mux(_T_19, UInt<1>("h0"), BREADY) @[src/main/scala/bus/AXI4Lite.scala 359:65 361:21 286:23]
    node _GEN_32 = mux(_T_19, UInt<1>("h1"), write_valid) @[src/main/scala/bus/AXI4Lite.scala 359:65 362:21 275:28]
    node _GEN_33 = mux(_T_19, UInt<1>("h0"), state) @[src/main/scala/bus/AXI4Lite.scala 359:65 363:21 254:22]
    node _GEN_34 = mux(_T_17, _GEN_30, AWVALID) @[src/main/scala/bus/AXI4Lite.scala 299:17 282:24]
    node _GEN_35 = mux(_T_17, _GEN_31, BREADY) @[src/main/scala/bus/AXI4Lite.scala 299:17 286:23]
    node _GEN_36 = mux(_T_17, _GEN_32, write_valid) @[src/main/scala/bus/AXI4Lite.scala 299:17 275:28]
    node _GEN_37 = mux(_T_17, _GEN_33, state) @[src/main/scala/bus/AXI4Lite.scala 299:17 254:22]
    node _GEN_38 = mux(_T_12, _GEN_25, _GEN_34) @[src/main/scala/bus/AXI4Lite.scala 299:17]
    node _GEN_39 = mux(_T_12, _GEN_26, WVALID) @[src/main/scala/bus/AXI4Lite.scala 299:17 284:23]
    node _GEN_40 = mux(_T_12, _GEN_27, _GEN_35) @[src/main/scala/bus/AXI4Lite.scala 299:17]
    node _GEN_41 = mux(_T_12, _GEN_28, write_data_accepted) @[src/main/scala/bus/AXI4Lite.scala 299:17 290:36]
    node _GEN_42 = mux(_T_12, _GEN_29, _GEN_37) @[src/main/scala/bus/AXI4Lite.scala 299:17]
    node _GEN_43 = mux(_T_12, write_valid, _GEN_36) @[src/main/scala/bus/AXI4Lite.scala 299:17 275:28]
    node _GEN_44 = mux(_T_7, _GEN_20, ARVALID) @[src/main/scala/bus/AXI4Lite.scala 299:17 267:24]
    node _GEN_45 = mux(_T_7, _GEN_21, read_data) @[src/main/scala/bus/AXI4Lite.scala 299:17 264:26]
    node _GEN_46 = mux(_T_7, _GEN_22, RREADY) @[src/main/scala/bus/AXI4Lite.scala 299:17 269:23]
    node _GEN_47 = mux(_T_7, _GEN_23, read_valid) @[src/main/scala/bus/AXI4Lite.scala 299:17 262:27]
    node _GEN_48 = mux(_T_7, _GEN_24, _GEN_42) @[src/main/scala/bus/AXI4Lite.scala 299:17]
    node _GEN_49 = mux(_T_7, AWVALID, _GEN_38) @[src/main/scala/bus/AXI4Lite.scala 299:17 282:24]
    node _GEN_50 = mux(_T_7, WVALID, _GEN_39) @[src/main/scala/bus/AXI4Lite.scala 299:17 284:23]
    node _GEN_51 = mux(_T_7, BREADY, _GEN_40) @[src/main/scala/bus/AXI4Lite.scala 299:17 286:23]
    node _GEN_52 = mux(_T_7, write_data_accepted, _GEN_41) @[src/main/scala/bus/AXI4Lite.scala 299:17 290:36]
    node _GEN_53 = mux(_T_7, write_valid, _GEN_43) @[src/main/scala/bus/AXI4Lite.scala 299:17 275:28]
    node _GEN_54 = mux(_T_2, UInt<1>("h0"), _GEN_47) @[src/main/scala/bus/AXI4Lite.scala 299:17 301:27]
    node _GEN_55 = mux(_T_2, UInt<1>("h0"), _GEN_53) @[src/main/scala/bus/AXI4Lite.scala 299:17 302:27]
    node _GEN_56 = mux(_T_2, UInt<1>("h0"), _GEN_52) @[src/main/scala/bus/AXI4Lite.scala 299:17 303:27]
    node _GEN_57 = mux(_T_2, _GEN_9, addr) @[src/main/scala/bus/AXI4Lite.scala 299:17 257:21]
    node _GEN_58 = mux(_T_2, _GEN_10, _GEN_44) @[src/main/scala/bus/AXI4Lite.scala 299:17]
    node _GEN_59 = mux(_T_2, _GEN_11, _GEN_46) @[src/main/scala/bus/AXI4Lite.scala 299:17]
    node _GEN_60 = mux(_T_2, _GEN_12, _GEN_48) @[src/main/scala/bus/AXI4Lite.scala 299:17]
    node _GEN_61 = mux(_T_2, _GEN_13, write_data) @[src/main/scala/bus/AXI4Lite.scala 299:17 277:27]
    node _GEN_62 = mux(_T_2, _GEN_14, write_strobe_0) @[src/main/scala/bus/AXI4Lite.scala 299:17 279:29]
    node _GEN_63 = mux(_T_2, _GEN_15, write_strobe_1) @[src/main/scala/bus/AXI4Lite.scala 299:17 279:29]
    node _GEN_64 = mux(_T_2, _GEN_16, write_strobe_2) @[src/main/scala/bus/AXI4Lite.scala 299:17 279:29]
    node _GEN_65 = mux(_T_2, _GEN_17, write_strobe_3) @[src/main/scala/bus/AXI4Lite.scala 299:17 279:29]
    node _GEN_66 = mux(_T_2, _GEN_18, _GEN_49) @[src/main/scala/bus/AXI4Lite.scala 299:17]
    node _GEN_67 = mux(_T_2, _GEN_19, _GEN_50) @[src/main/scala/bus/AXI4Lite.scala 299:17]
    node _GEN_68 = mux(_T_2, read_data, _GEN_45) @[src/main/scala/bus/AXI4Lite.scala 299:17 264:26]
    node _GEN_69 = mux(_T_2, BREADY, _GEN_51) @[src/main/scala/bus/AXI4Lite.scala 299:17 286:23]
    node _write_strobe_WIRE_0 = UInt<1>("h0") @[src/main/scala/bus/AXI4Lite.scala 279:{37,37}]
    node _write_strobe_WIRE_1 = UInt<1>("h0") @[src/main/scala/bus/AXI4Lite.scala 279:{37,37}]
    node _write_strobe_WIRE_2 = UInt<1>("h0") @[src/main/scala/bus/AXI4Lite.scala 279:{37,37}]
    node _write_strobe_WIRE_3 = UInt<1>("h0") @[src/main/scala/bus/AXI4Lite.scala 279:{37,37}]
    io_channels_write_address_channel_AWVALID <= AWVALID @[src/main/scala/bus/AXI4Lite.scala 283:45]
    io_channels_write_address_channel_AWADDR <= addr @[src/main/scala/bus/AXI4Lite.scala 259:44]
    io_channels_write_address_channel_AWPROT <= UInt<3>("h0") @[src/main/scala/bus/AXI4Lite.scala 293:44]
    io_channels_write_data_channel_WVALID <= WVALID @[src/main/scala/bus/AXI4Lite.scala 285:41]
    io_channels_write_data_channel_WDATA <= write_data @[src/main/scala/bus/AXI4Lite.scala 278:40]
    io_channels_write_data_channel_WSTRB <= _io_channels_write_data_channel_WSTRB_T @[src/main/scala/bus/AXI4Lite.scala 280:40]
    io_channels_write_response_channel_BREADY <= BREADY @[src/main/scala/bus/AXI4Lite.scala 287:45]
    io_channels_read_address_channel_ARVALID <= ARVALID @[src/main/scala/bus/AXI4Lite.scala 268:44]
    io_channels_read_address_channel_ARADDR <= addr @[src/main/scala/bus/AXI4Lite.scala 258:44]
    io_channels_read_address_channel_ARPROT <= UInt<3>("h0") @[src/main/scala/bus/AXI4Lite.scala 272:43]
    io_channels_read_data_channel_RREADY <= RREADY @[src/main/scala/bus/AXI4Lite.scala 270:40]
    io_bundle_read_data <= read_data @[src/main/scala/bus/AXI4Lite.scala 265:23]
    io_bundle_busy <= _io_bundle_busy_T @[src/main/scala/bus/AXI4Lite.scala 255:18]
    io_bundle_read_valid <= read_valid @[src/main/scala/bus/AXI4Lite.scala 263:24]
    io_bundle_write_valid <= write_valid @[src/main/scala/bus/AXI4Lite.scala 276:25]
    io_bundle_write_data_accepted <= write_data_accepted @[src/main/scala/bus/AXI4Lite.scala 291:33]
    state <= mux(reset, UInt<1>("h0"), _GEN_60) @[src/main/scala/bus/AXI4Lite.scala 254:{22,22}]
    addr <= mux(reset, UInt<32>("h0"), _GEN_57) @[src/main/scala/bus/AXI4Lite.scala 257:{21,21}]
    read_valid <= mux(reset, UInt<1>("h0"), _GEN_54) @[src/main/scala/bus/AXI4Lite.scala 262:{27,27}]
    read_data <= mux(reset, UInt<32>("h0"), _GEN_68) @[src/main/scala/bus/AXI4Lite.scala 264:{26,26}]
    ARVALID <= mux(reset, UInt<1>("h0"), _GEN_58) @[src/main/scala/bus/AXI4Lite.scala 267:{24,24}]
    RREADY <= mux(reset, UInt<1>("h0"), _GEN_59) @[src/main/scala/bus/AXI4Lite.scala 269:{23,23}]
    write_valid <= mux(reset, UInt<1>("h0"), _GEN_55) @[src/main/scala/bus/AXI4Lite.scala 275:{28,28}]
    write_data <= mux(reset, UInt<32>("h0"), _GEN_61) @[src/main/scala/bus/AXI4Lite.scala 277:{27,27}]
    write_strobe_0 <= mux(reset, _write_strobe_WIRE_0, _GEN_62) @[src/main/scala/bus/AXI4Lite.scala 279:{29,29}]
    write_strobe_1 <= mux(reset, _write_strobe_WIRE_1, _GEN_63) @[src/main/scala/bus/AXI4Lite.scala 279:{29,29}]
    write_strobe_2 <= mux(reset, _write_strobe_WIRE_2, _GEN_64) @[src/main/scala/bus/AXI4Lite.scala 279:{29,29}]
    write_strobe_3 <= mux(reset, _write_strobe_WIRE_3, _GEN_65) @[src/main/scala/bus/AXI4Lite.scala 279:{29,29}]
    AWVALID <= mux(reset, UInt<1>("h0"), _GEN_66) @[src/main/scala/bus/AXI4Lite.scala 282:{24,24}]
    WVALID <= mux(reset, UInt<1>("h0"), _GEN_67) @[src/main/scala/bus/AXI4Lite.scala 284:{23,23}]
    BREADY <= mux(reset, UInt<1>("h0"), _GEN_69) @[src/main/scala/bus/AXI4Lite.scala 286:{23,23}]
    write_data_accepted <= mux(reset, UInt<1>("h0"), _GEN_56) @[src/main/scala/bus/AXI4Lite.scala 290:{36,36}]

  module CPU :
    input clock : Clock
    input reset : UInt<1>
    output io_instruction_address : UInt<32> @[src/main/scala/riscv/core/CPU.scala 14:14]
    input io_instruction : UInt<32> @[src/main/scala/riscv/core/CPU.scala 14:14]
    input io_instruction_valid : UInt<1> @[src/main/scala/riscv/core/CPU.scala 14:14]
    output io_memory_bundle_address : UInt<32> @[src/main/scala/riscv/core/CPU.scala 14:14]
    output io_memory_bundle_read : UInt<1> @[src/main/scala/riscv/core/CPU.scala 14:14]
    input io_memory_bundle_read_data : UInt<32> @[src/main/scala/riscv/core/CPU.scala 14:14]
    input io_memory_bundle_read_valid : UInt<1> @[src/main/scala/riscv/core/CPU.scala 14:14]
    output io_memory_bundle_write : UInt<1> @[src/main/scala/riscv/core/CPU.scala 14:14]
    output io_memory_bundle_write_data : UInt<32> @[src/main/scala/riscv/core/CPU.scala 14:14]
    output io_memory_bundle_write_strobe_0 : UInt<1> @[src/main/scala/riscv/core/CPU.scala 14:14]
    output io_memory_bundle_write_strobe_1 : UInt<1> @[src/main/scala/riscv/core/CPU.scala 14:14]
    output io_memory_bundle_write_strobe_2 : UInt<1> @[src/main/scala/riscv/core/CPU.scala 14:14]
    output io_memory_bundle_write_strobe_3 : UInt<1> @[src/main/scala/riscv/core/CPU.scala 14:14]
    input io_memory_bundle_write_valid : UInt<1> @[src/main/scala/riscv/core/CPU.scala 14:14]
    input io_memory_bundle_write_data_accepted : UInt<1> @[src/main/scala/riscv/core/CPU.scala 14:14]
    input io_memory_bundle_busy : UInt<1> @[src/main/scala/riscv/core/CPU.scala 14:14]
    output io_memory_bundle_request : UInt<1> @[src/main/scala/riscv/core/CPU.scala 14:14]
    input io_memory_bundle_granted : UInt<1> @[src/main/scala/riscv/core/CPU.scala 14:14]
    output io_device_select : UInt<3> @[src/main/scala/riscv/core/CPU.scala 14:14]
    output io_axi4_channels_write_address_channel_AWVALID : UInt<1> @[src/main/scala/riscv/core/CPU.scala 14:14]
    input io_axi4_channels_write_address_channel_AWREADY : UInt<1> @[src/main/scala/riscv/core/CPU.scala 14:14]
    output io_axi4_channels_write_address_channel_AWADDR : UInt<32> @[src/main/scala/riscv/core/CPU.scala 14:14]
    output io_axi4_channels_write_address_channel_AWPROT : UInt<3> @[src/main/scala/riscv/core/CPU.scala 14:14]
    output io_axi4_channels_write_data_channel_WVALID : UInt<1> @[src/main/scala/riscv/core/CPU.scala 14:14]
    input io_axi4_channels_write_data_channel_WREADY : UInt<1> @[src/main/scala/riscv/core/CPU.scala 14:14]
    output io_axi4_channels_write_data_channel_WDATA : UInt<32> @[src/main/scala/riscv/core/CPU.scala 14:14]
    output io_axi4_channels_write_data_channel_WSTRB : UInt<4> @[src/main/scala/riscv/core/CPU.scala 14:14]
    input io_axi4_channels_write_response_channel_BVALID : UInt<1> @[src/main/scala/riscv/core/CPU.scala 14:14]
    output io_axi4_channels_write_response_channel_BREADY : UInt<1> @[src/main/scala/riscv/core/CPU.scala 14:14]
    input io_axi4_channels_write_response_channel_BRESP : UInt<2> @[src/main/scala/riscv/core/CPU.scala 14:14]
    output io_axi4_channels_read_address_channel_ARVALID : UInt<1> @[src/main/scala/riscv/core/CPU.scala 14:14]
    input io_axi4_channels_read_address_channel_ARREADY : UInt<1> @[src/main/scala/riscv/core/CPU.scala 14:14]
    output io_axi4_channels_read_address_channel_ARADDR : UInt<32> @[src/main/scala/riscv/core/CPU.scala 14:14]
    output io_axi4_channels_read_address_channel_ARPROT : UInt<3> @[src/main/scala/riscv/core/CPU.scala 14:14]
    input io_axi4_channels_read_data_channel_RVALID : UInt<1> @[src/main/scala/riscv/core/CPU.scala 14:14]
    output io_axi4_channels_read_data_channel_RREADY : UInt<1> @[src/main/scala/riscv/core/CPU.scala 14:14]
    input io_axi4_channels_read_data_channel_RDATA : UInt<32> @[src/main/scala/riscv/core/CPU.scala 14:14]
    input io_axi4_channels_read_data_channel_RRESP : UInt<2> @[src/main/scala/riscv/core/CPU.scala 14:14]
    input io_interrupt_flag : UInt<32> @[src/main/scala/riscv/core/CPU.scala 14:14]
    input io_debug_read_address : UInt<5> @[src/main/scala/riscv/core/CPU.scala 14:14]
    output io_debug_read_data : UInt<32> @[src/main/scala/riscv/core/CPU.scala 14:14]
    input io_csr_debug_read_address : UInt<12> @[src/main/scala/riscv/core/CPU.scala 14:14]
    output io_csr_debug_read_data : UInt<32> @[src/main/scala/riscv/core/CPU.scala 14:14]
    output io_bus_address : UInt<32> @[src/main/scala/riscv/core/CPU.scala 14:14]
    output io_debug_bus_write_enable : UInt<1> @[src/main/scala/riscv/core/CPU.scala 14:14]
    output io_debug_bus_write_data : UInt<32> @[src/main/scala/riscv/core/CPU.scala 14:14]

    inst cpu of PipelinedCPU @[src/main/scala/riscv/core/CPU.scala 18:23]
    inst axi_master of AXI4LiteMaster @[src/main/scala/riscv/core/CPU.scala 26:30]
    node _full_bus_address_T = bits(cpu.io_memory_bundle_address, 28, 0) @[src/main/scala/riscv/core/CPU.scala 30:17]
    node full_bus_address = cat(cpu.io_device_select, _full_bus_address_T) @[src/main/scala/riscv/core/CPU.scala 29:51]
    node _axi_master_io_bundle_read_T = and(cpu.io_memory_bundle_request, cpu.io_memory_bundle_read) @[src/main/scala/riscv/core/CPU.scala 34:73]
    node _axi_master_io_bundle_write_T = and(cpu.io_memory_bundle_request, cpu.io_memory_bundle_write) @[src/main/scala/riscv/core/CPU.scala 35:73]
    node _cpu_io_memory_bundle_granted_T = eq(axi_master.io_bundle_busy, UInt<1>("h0")) @[src/main/scala/riscv/core/CPU.scala 44:51]
    reg bus_address_reg : UInt<32>, clock with :
      reset => (UInt<1>("h0"), bus_address_reg) @[src/main/scala/riscv/core/CPU.scala 69:37]
    node _start_bus_transaction_T = eq(axi_master.io_bundle_busy, UInt<1>("h0")) @[src/main/scala/riscv/core/CPU.scala 75:9]
    node _start_bus_transaction_T_1 = and(_start_bus_transaction_T, cpu.io_memory_bundle_request) @[src/main/scala/riscv/core/CPU.scala 75:36]
    node _start_bus_transaction_T_2 = or(cpu.io_memory_bundle_read, cpu.io_memory_bundle_write) @[src/main/scala/riscv/core/CPU.scala 77:38]
    node start_bus_transaction = and(_start_bus_transaction_T_1, _start_bus_transaction_T_2) @[src/main/scala/riscv/core/CPU.scala 76:40]
    node _GEN_0 = mux(start_bus_transaction, full_bus_address, bus_address_reg) @[src/main/scala/riscv/core/CPU.scala 79:35 80:25 69:37]
    io_instruction_address <= cpu.io_instruction_address @[src/main/scala/riscv/core/CPU.scala 21:32]
    io_memory_bundle_address <= cpu.io_memory_bundle_address @[src/main/scala/riscv/core/CPU.scala 86:37]
    io_memory_bundle_read <= cpu.io_memory_bundle_read @[src/main/scala/riscv/core/CPU.scala 87:37]
    io_memory_bundle_write <= cpu.io_memory_bundle_write @[src/main/scala/riscv/core/CPU.scala 88:37]
    io_memory_bundle_write_data <= cpu.io_memory_bundle_write_data @[src/main/scala/riscv/core/CPU.scala 89:37]
    io_memory_bundle_write_strobe_0 <= cpu.io_memory_bundle_write_strobe_0 @[src/main/scala/riscv/core/CPU.scala 90:37]
    io_memory_bundle_write_strobe_1 <= cpu.io_memory_bundle_write_strobe_1 @[src/main/scala/riscv/core/CPU.scala 90:37]
    io_memory_bundle_write_strobe_2 <= cpu.io_memory_bundle_write_strobe_2 @[src/main/scala/riscv/core/CPU.scala 90:37]
    io_memory_bundle_write_strobe_3 <= cpu.io_memory_bundle_write_strobe_3 @[src/main/scala/riscv/core/CPU.scala 90:37]
    io_memory_bundle_request <= cpu.io_memory_bundle_request @[src/main/scala/riscv/core/CPU.scala 91:37]
    io_device_select <= cpu.io_device_select @[src/main/scala/riscv/core/CPU.scala 60:24]
    io_axi4_channels_write_address_channel_AWVALID <= axi_master.io_channels_write_address_channel_AWVALID @[src/main/scala/riscv/core/CPU.scala 47:24]
    io_axi4_channels_write_address_channel_AWADDR <= axi_master.io_channels_write_address_channel_AWADDR @[src/main/scala/riscv/core/CPU.scala 47:24]
    io_axi4_channels_write_address_channel_AWPROT <= axi_master.io_channels_write_address_channel_AWPROT @[src/main/scala/riscv/core/CPU.scala 47:24]
    io_axi4_channels_write_data_channel_WVALID <= axi_master.io_channels_write_data_channel_WVALID @[src/main/scala/riscv/core/CPU.scala 47:24]
    io_axi4_channels_write_data_channel_WDATA <= axi_master.io_channels_write_data_channel_WDATA @[src/main/scala/riscv/core/CPU.scala 47:24]
    io_axi4_channels_write_data_channel_WSTRB <= axi_master.io_channels_write_data_channel_WSTRB @[src/main/scala/riscv/core/CPU.scala 47:24]
    io_axi4_channels_write_response_channel_BREADY <= axi_master.io_channels_write_response_channel_BREADY @[src/main/scala/riscv/core/CPU.scala 47:24]
    io_axi4_channels_read_address_channel_ARVALID <= axi_master.io_channels_read_address_channel_ARVALID @[src/main/scala/riscv/core/CPU.scala 47:24]
    io_axi4_channels_read_address_channel_ARADDR <= axi_master.io_channels_read_address_channel_ARADDR @[src/main/scala/riscv/core/CPU.scala 47:24]
    io_axi4_channels_read_address_channel_ARPROT <= axi_master.io_channels_read_address_channel_ARPROT @[src/main/scala/riscv/core/CPU.scala 47:24]
    io_axi4_channels_read_data_channel_RREADY <= axi_master.io_channels_read_data_channel_RREADY @[src/main/scala/riscv/core/CPU.scala 47:24]
    io_debug_read_data <= cpu.io_debug_read_data @[src/main/scala/riscv/core/CPU.scala 102:33]
    io_csr_debug_read_data <= cpu.io_csr_debug_read_data @[src/main/scala/riscv/core/CPU.scala 105:37]
    io_bus_address <= bus_address_reg @[src/main/scala/riscv/core/CPU.scala 83:22]
    io_debug_bus_write_enable <= cpu.io_memory_bundle_write @[src/main/scala/riscv/core/CPU.scala 108:33]
    io_debug_bus_write_data <= cpu.io_memory_bundle_write_data @[src/main/scala/riscv/core/CPU.scala 109:33]
    cpu.clock <= clock
    cpu.reset <= reset
    cpu.io_instruction <= io_instruction @[src/main/scala/riscv/core/CPU.scala 22:32]
    cpu.io_instruction_valid <= io_instruction_valid @[src/main/scala/riscv/core/CPU.scala 23:32]
    cpu.io_memory_bundle_read_data <= axi_master.io_bundle_read_data @[src/main/scala/riscv/core/CPU.scala 39:48]
    cpu.io_memory_bundle_read_valid <= axi_master.io_bundle_read_valid @[src/main/scala/riscv/core/CPU.scala 40:48]
    cpu.io_memory_bundle_write_valid <= axi_master.io_bundle_write_valid @[src/main/scala/riscv/core/CPU.scala 41:48]
    cpu.io_memory_bundle_write_data_accepted <= axi_master.io_bundle_write_data_accepted @[src/main/scala/riscv/core/CPU.scala 42:48]
    cpu.io_memory_bundle_busy <= axi_master.io_bundle_busy @[src/main/scala/riscv/core/CPU.scala 43:48]
    cpu.io_memory_bundle_granted <= _cpu_io_memory_bundle_granted_T @[src/main/scala/riscv/core/CPU.scala 44:48]
    cpu.io_axi4_channels_write_address_channel_AWREADY <= UInt<1>("h0") @[src/main/scala/riscv/core/CPU.scala 54:58]
    cpu.io_axi4_channels_write_data_channel_WREADY <= UInt<1>("h0") @[src/main/scala/riscv/core/CPU.scala 55:58]
    cpu.io_axi4_channels_write_response_channel_BVALID <= UInt<1>("h0") @[src/main/scala/riscv/core/CPU.scala 56:58]
    cpu.io_axi4_channels_write_response_channel_BRESP <= UInt<2>("h0") @[src/main/scala/riscv/core/CPU.scala 57:58]
    cpu.io_axi4_channels_read_address_channel_ARREADY <= UInt<1>("h0") @[src/main/scala/riscv/core/CPU.scala 50:58]
    cpu.io_axi4_channels_read_data_channel_RVALID <= UInt<1>("h0") @[src/main/scala/riscv/core/CPU.scala 51:58]
    cpu.io_axi4_channels_read_data_channel_RDATA <= UInt<32>("h0") @[src/main/scala/riscv/core/CPU.scala 52:58]
    cpu.io_axi4_channels_read_data_channel_RRESP <= UInt<2>("h0") @[src/main/scala/riscv/core/CPU.scala 53:58]
    cpu.io_interrupt_flag <= io_interrupt_flag @[src/main/scala/riscv/core/CPU.scala 98:29]
    cpu.io_debug_read_address <= io_debug_read_address @[src/main/scala/riscv/core/CPU.scala 101:33]
    cpu.io_csr_debug_read_address <= io_csr_debug_read_address @[src/main/scala/riscv/core/CPU.scala 104:37]
    axi_master.clock <= clock
    axi_master.reset <= reset
    axi_master.io_channels_write_address_channel_AWREADY <= io_axi4_channels_write_address_channel_AWREADY @[src/main/scala/riscv/core/CPU.scala 47:24]
    axi_master.io_channels_write_data_channel_WREADY <= io_axi4_channels_write_data_channel_WREADY @[src/main/scala/riscv/core/CPU.scala 47:24]
    axi_master.io_channels_write_response_channel_BVALID <= io_axi4_channels_write_response_channel_BVALID @[src/main/scala/riscv/core/CPU.scala 47:24]
    axi_master.io_channels_write_response_channel_BRESP <= io_axi4_channels_write_response_channel_BRESP @[src/main/scala/riscv/core/CPU.scala 47:24]
    axi_master.io_channels_read_address_channel_ARREADY <= io_axi4_channels_read_address_channel_ARREADY @[src/main/scala/riscv/core/CPU.scala 47:24]
    axi_master.io_channels_read_data_channel_RVALID <= io_axi4_channels_read_data_channel_RVALID @[src/main/scala/riscv/core/CPU.scala 47:24]
    axi_master.io_channels_read_data_channel_RDATA <= io_axi4_channels_read_data_channel_RDATA @[src/main/scala/riscv/core/CPU.scala 47:24]
    axi_master.io_channels_read_data_channel_RRESP <= io_axi4_channels_read_data_channel_RRESP @[src/main/scala/riscv/core/CPU.scala 47:24]
    axi_master.io_bundle_address <= full_bus_address @[src/main/scala/riscv/core/CPU.scala 33:41]
    axi_master.io_bundle_read <= _axi_master_io_bundle_read_T @[src/main/scala/riscv/core/CPU.scala 34:41]
    axi_master.io_bundle_write <= _axi_master_io_bundle_write_T @[src/main/scala/riscv/core/CPU.scala 35:41]
    axi_master.io_bundle_write_data <= cpu.io_memory_bundle_write_data @[src/main/scala/riscv/core/CPU.scala 36:41]
    axi_master.io_bundle_write_strobe_0 <= cpu.io_memory_bundle_write_strobe_0 @[src/main/scala/riscv/core/CPU.scala 37:41]
    axi_master.io_bundle_write_strobe_1 <= cpu.io_memory_bundle_write_strobe_1 @[src/main/scala/riscv/core/CPU.scala 37:41]
    axi_master.io_bundle_write_strobe_2 <= cpu.io_memory_bundle_write_strobe_2 @[src/main/scala/riscv/core/CPU.scala 37:41]
    axi_master.io_bundle_write_strobe_3 <= cpu.io_memory_bundle_write_strobe_3 @[src/main/scala/riscv/core/CPU.scala 37:41]
    bus_address_reg <= mux(reset, UInt<32>("h0"), _GEN_0) @[src/main/scala/riscv/core/CPU.scala 69:{37,37}]

  module BusSwitch :
    input clock : Clock
    input reset : UInt<1>
    input io_address : UInt<32> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_slaves_0_write_address_channel_AWVALID : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    input io_slaves_0_write_address_channel_AWREADY : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_slaves_0_write_address_channel_AWADDR : UInt<32> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_slaves_0_write_address_channel_AWPROT : UInt<3> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_slaves_0_write_data_channel_WVALID : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    input io_slaves_0_write_data_channel_WREADY : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_slaves_0_write_data_channel_WDATA : UInt<32> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_slaves_0_write_data_channel_WSTRB : UInt<4> @[src/main/scala/bus/BusSwitch.scala 43:14]
    input io_slaves_0_write_response_channel_BVALID : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_slaves_0_write_response_channel_BREADY : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    input io_slaves_0_write_response_channel_BRESP : UInt<2> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_slaves_0_read_address_channel_ARVALID : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    input io_slaves_0_read_address_channel_ARREADY : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_slaves_0_read_address_channel_ARADDR : UInt<32> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_slaves_0_read_address_channel_ARPROT : UInt<3> @[src/main/scala/bus/BusSwitch.scala 43:14]
    input io_slaves_0_read_data_channel_RVALID : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_slaves_0_read_data_channel_RREADY : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    input io_slaves_0_read_data_channel_RDATA : UInt<32> @[src/main/scala/bus/BusSwitch.scala 43:14]
    input io_slaves_0_read_data_channel_RRESP : UInt<2> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_slaves_1_write_address_channel_AWVALID : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    input io_slaves_1_write_address_channel_AWREADY : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_slaves_1_write_address_channel_AWADDR : UInt<32> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_slaves_1_write_address_channel_AWPROT : UInt<3> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_slaves_1_write_data_channel_WVALID : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    input io_slaves_1_write_data_channel_WREADY : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_slaves_1_write_data_channel_WDATA : UInt<32> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_slaves_1_write_data_channel_WSTRB : UInt<4> @[src/main/scala/bus/BusSwitch.scala 43:14]
    input io_slaves_1_write_response_channel_BVALID : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_slaves_1_write_response_channel_BREADY : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    input io_slaves_1_write_response_channel_BRESP : UInt<2> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_slaves_1_read_address_channel_ARVALID : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    input io_slaves_1_read_address_channel_ARREADY : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_slaves_1_read_address_channel_ARADDR : UInt<32> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_slaves_1_read_address_channel_ARPROT : UInt<3> @[src/main/scala/bus/BusSwitch.scala 43:14]
    input io_slaves_1_read_data_channel_RVALID : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_slaves_1_read_data_channel_RREADY : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    input io_slaves_1_read_data_channel_RDATA : UInt<32> @[src/main/scala/bus/BusSwitch.scala 43:14]
    input io_slaves_1_read_data_channel_RRESP : UInt<2> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_slaves_2_write_address_channel_AWVALID : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    input io_slaves_2_write_address_channel_AWREADY : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_slaves_2_write_address_channel_AWADDR : UInt<32> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_slaves_2_write_address_channel_AWPROT : UInt<3> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_slaves_2_write_data_channel_WVALID : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    input io_slaves_2_write_data_channel_WREADY : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_slaves_2_write_data_channel_WDATA : UInt<32> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_slaves_2_write_data_channel_WSTRB : UInt<4> @[src/main/scala/bus/BusSwitch.scala 43:14]
    input io_slaves_2_write_response_channel_BVALID : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_slaves_2_write_response_channel_BREADY : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    input io_slaves_2_write_response_channel_BRESP : UInt<2> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_slaves_2_read_address_channel_ARVALID : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    input io_slaves_2_read_address_channel_ARREADY : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_slaves_2_read_address_channel_ARADDR : UInt<32> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_slaves_2_read_address_channel_ARPROT : UInt<3> @[src/main/scala/bus/BusSwitch.scala 43:14]
    input io_slaves_2_read_data_channel_RVALID : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_slaves_2_read_data_channel_RREADY : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    input io_slaves_2_read_data_channel_RDATA : UInt<32> @[src/main/scala/bus/BusSwitch.scala 43:14]
    input io_slaves_2_read_data_channel_RRESP : UInt<2> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_slaves_3_write_address_channel_AWVALID : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    input io_slaves_3_write_address_channel_AWREADY : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_slaves_3_write_address_channel_AWADDR : UInt<32> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_slaves_3_write_address_channel_AWPROT : UInt<3> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_slaves_3_write_data_channel_WVALID : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    input io_slaves_3_write_data_channel_WREADY : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_slaves_3_write_data_channel_WDATA : UInt<32> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_slaves_3_write_data_channel_WSTRB : UInt<4> @[src/main/scala/bus/BusSwitch.scala 43:14]
    input io_slaves_3_write_response_channel_BVALID : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_slaves_3_write_response_channel_BREADY : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    input io_slaves_3_write_response_channel_BRESP : UInt<2> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_slaves_3_read_address_channel_ARVALID : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    input io_slaves_3_read_address_channel_ARREADY : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_slaves_3_read_address_channel_ARADDR : UInt<32> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_slaves_3_read_address_channel_ARPROT : UInt<3> @[src/main/scala/bus/BusSwitch.scala 43:14]
    input io_slaves_3_read_data_channel_RVALID : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_slaves_3_read_data_channel_RREADY : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    input io_slaves_3_read_data_channel_RDATA : UInt<32> @[src/main/scala/bus/BusSwitch.scala 43:14]
    input io_slaves_3_read_data_channel_RRESP : UInt<2> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_slaves_4_write_address_channel_AWVALID : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    input io_slaves_4_write_address_channel_AWREADY : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_slaves_4_write_address_channel_AWADDR : UInt<32> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_slaves_4_write_address_channel_AWPROT : UInt<3> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_slaves_4_write_data_channel_WVALID : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    input io_slaves_4_write_data_channel_WREADY : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_slaves_4_write_data_channel_WDATA : UInt<32> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_slaves_4_write_data_channel_WSTRB : UInt<4> @[src/main/scala/bus/BusSwitch.scala 43:14]
    input io_slaves_4_write_response_channel_BVALID : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_slaves_4_write_response_channel_BREADY : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    input io_slaves_4_write_response_channel_BRESP : UInt<2> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_slaves_4_read_address_channel_ARVALID : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    input io_slaves_4_read_address_channel_ARREADY : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_slaves_4_read_address_channel_ARADDR : UInt<32> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_slaves_4_read_address_channel_ARPROT : UInt<3> @[src/main/scala/bus/BusSwitch.scala 43:14]
    input io_slaves_4_read_data_channel_RVALID : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_slaves_4_read_data_channel_RREADY : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    input io_slaves_4_read_data_channel_RDATA : UInt<32> @[src/main/scala/bus/BusSwitch.scala 43:14]
    input io_slaves_4_read_data_channel_RRESP : UInt<2> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_slaves_5_write_address_channel_AWVALID : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    input io_slaves_5_write_address_channel_AWREADY : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_slaves_5_write_address_channel_AWADDR : UInt<32> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_slaves_5_write_address_channel_AWPROT : UInt<3> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_slaves_5_write_data_channel_WVALID : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    input io_slaves_5_write_data_channel_WREADY : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_slaves_5_write_data_channel_WDATA : UInt<32> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_slaves_5_write_data_channel_WSTRB : UInt<4> @[src/main/scala/bus/BusSwitch.scala 43:14]
    input io_slaves_5_write_response_channel_BVALID : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_slaves_5_write_response_channel_BREADY : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    input io_slaves_5_write_response_channel_BRESP : UInt<2> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_slaves_5_read_address_channel_ARVALID : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    input io_slaves_5_read_address_channel_ARREADY : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_slaves_5_read_address_channel_ARADDR : UInt<32> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_slaves_5_read_address_channel_ARPROT : UInt<3> @[src/main/scala/bus/BusSwitch.scala 43:14]
    input io_slaves_5_read_data_channel_RVALID : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_slaves_5_read_data_channel_RREADY : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    input io_slaves_5_read_data_channel_RDATA : UInt<32> @[src/main/scala/bus/BusSwitch.scala 43:14]
    input io_slaves_5_read_data_channel_RRESP : UInt<2> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_slaves_6_write_address_channel_AWVALID : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    input io_slaves_6_write_address_channel_AWREADY : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_slaves_6_write_address_channel_AWADDR : UInt<32> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_slaves_6_write_address_channel_AWPROT : UInt<3> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_slaves_6_write_data_channel_WVALID : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    input io_slaves_6_write_data_channel_WREADY : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_slaves_6_write_data_channel_WDATA : UInt<32> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_slaves_6_write_data_channel_WSTRB : UInt<4> @[src/main/scala/bus/BusSwitch.scala 43:14]
    input io_slaves_6_write_response_channel_BVALID : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_slaves_6_write_response_channel_BREADY : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    input io_slaves_6_write_response_channel_BRESP : UInt<2> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_slaves_6_read_address_channel_ARVALID : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    input io_slaves_6_read_address_channel_ARREADY : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_slaves_6_read_address_channel_ARADDR : UInt<32> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_slaves_6_read_address_channel_ARPROT : UInt<3> @[src/main/scala/bus/BusSwitch.scala 43:14]
    input io_slaves_6_read_data_channel_RVALID : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_slaves_6_read_data_channel_RREADY : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    input io_slaves_6_read_data_channel_RDATA : UInt<32> @[src/main/scala/bus/BusSwitch.scala 43:14]
    input io_slaves_6_read_data_channel_RRESP : UInt<2> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_slaves_7_write_address_channel_AWVALID : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    input io_slaves_7_write_address_channel_AWREADY : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_slaves_7_write_address_channel_AWADDR : UInt<32> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_slaves_7_write_address_channel_AWPROT : UInt<3> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_slaves_7_write_data_channel_WVALID : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    input io_slaves_7_write_data_channel_WREADY : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_slaves_7_write_data_channel_WDATA : UInt<32> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_slaves_7_write_data_channel_WSTRB : UInt<4> @[src/main/scala/bus/BusSwitch.scala 43:14]
    input io_slaves_7_write_response_channel_BVALID : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_slaves_7_write_response_channel_BREADY : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    input io_slaves_7_write_response_channel_BRESP : UInt<2> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_slaves_7_read_address_channel_ARVALID : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    input io_slaves_7_read_address_channel_ARREADY : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_slaves_7_read_address_channel_ARADDR : UInt<32> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_slaves_7_read_address_channel_ARPROT : UInt<3> @[src/main/scala/bus/BusSwitch.scala 43:14]
    input io_slaves_7_read_data_channel_RVALID : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_slaves_7_read_data_channel_RREADY : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    input io_slaves_7_read_data_channel_RDATA : UInt<32> @[src/main/scala/bus/BusSwitch.scala 43:14]
    input io_slaves_7_read_data_channel_RRESP : UInt<2> @[src/main/scala/bus/BusSwitch.scala 43:14]
    input io_master_write_address_channel_AWVALID : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_master_write_address_channel_AWREADY : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    input io_master_write_address_channel_AWADDR : UInt<32> @[src/main/scala/bus/BusSwitch.scala 43:14]
    input io_master_write_address_channel_AWPROT : UInt<3> @[src/main/scala/bus/BusSwitch.scala 43:14]
    input io_master_write_data_channel_WVALID : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_master_write_data_channel_WREADY : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    input io_master_write_data_channel_WDATA : UInt<32> @[src/main/scala/bus/BusSwitch.scala 43:14]
    input io_master_write_data_channel_WSTRB : UInt<4> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_master_write_response_channel_BVALID : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    input io_master_write_response_channel_BREADY : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_master_write_response_channel_BRESP : UInt<2> @[src/main/scala/bus/BusSwitch.scala 43:14]
    input io_master_read_address_channel_ARVALID : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_master_read_address_channel_ARREADY : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    input io_master_read_address_channel_ARADDR : UInt<32> @[src/main/scala/bus/BusSwitch.scala 43:14]
    input io_master_read_address_channel_ARPROT : UInt<3> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_master_read_data_channel_RVALID : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    input io_master_read_data_channel_RREADY : UInt<1> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_master_read_data_channel_RDATA : UInt<32> @[src/main/scala/bus/BusSwitch.scala 43:14]
    output io_master_read_data_channel_RRESP : UInt<2> @[src/main/scala/bus/BusSwitch.scala 43:14]

    node index = bits(io_address, 31, 29) @[src/main/scala/bus/BusSwitch.scala 49:25]
    node sel_shiftAmount = bits(index, 2, 0) @[src/main/scala/chisel3/util/OneHot.scala 64:49]
    node _sel_T = dshl(UInt<1>("h1"), sel_shiftAmount) @[src/main/scala/chisel3/util/OneHot.scala 65:12]
    node sel = bits(_sel_T, 7, 0) @[src/main/scala/chisel3/util/OneHot.scala 65:27]
    reg read_sel : UInt<8>, clock with :
      reset => (UInt<1>("h0"), read_sel) @[src/main/scala/bus/BusSwitch.scala 55:26]
    reg write_sel : UInt<8>, clock with :
      reset => (UInt<1>("h0"), write_sel) @[src/main/scala/bus/BusSwitch.scala 56:26]
    node _T = and(io_master_read_data_channel_RVALID, io_master_read_data_channel_RREADY) @[src/main/scala/bus/BusSwitch.scala 63:49]
    node _GEN_0 = mux(_T, UInt<1>("h0"), read_sel) @[src/main/scala/bus/BusSwitch.scala 63:88 64:14 55:26]
    node _GEN_1 = mux(io_master_read_address_channel_ARVALID, sel, _GEN_0) @[src/main/scala/bus/BusSwitch.scala 61:48 62:14]
    node _T_1 = or(io_master_write_address_channel_AWVALID, io_master_write_data_channel_WVALID) @[src/main/scala/bus/BusSwitch.scala 69:48]
    node _T_2 = and(io_master_write_response_channel_BVALID, io_master_write_response_channel_BREADY) @[src/main/scala/bus/BusSwitch.scala 71:54]
    node _GEN_2 = mux(_T_2, UInt<1>("h0"), write_sel) @[src/main/scala/bus/BusSwitch.scala 71:98 72:15 56:26]
    node _GEN_3 = mux(_T_1, sel, _GEN_2) @[src/main/scala/bus/BusSwitch.scala 69:88 70:15]
    node hit = bits(sel, 0, 0) @[src/main/scala/bus/BusSwitch.scala 78:18]
    node _io_slaves_0_write_address_channel_AWVALID_T = and(io_master_write_address_channel_AWVALID, hit) @[src/main/scala/bus/BusSwitch.scala 81:91]
    node _io_slaves_0_write_data_channel_WVALID_T = and(io_master_write_data_channel_WVALID, hit) @[src/main/scala/bus/BusSwitch.scala 86:83]
    node _io_slaves_0_write_response_channel_BREADY_T = bits(write_sel, 0, 0) @[src/main/scala/bus/BusSwitch.scala 91:103]
    node _io_slaves_0_write_response_channel_BREADY_T_1 = and(io_master_write_response_channel_BREADY, _io_slaves_0_write_response_channel_BREADY_T) @[src/main/scala/bus/BusSwitch.scala 91:91]
    node _io_slaves_0_read_address_channel_ARVALID_T = and(io_master_read_address_channel_ARVALID, hit) @[src/main/scala/bus/BusSwitch.scala 94:89]
    node _io_slaves_0_read_data_channel_RREADY_T = bits(read_sel, 0, 0) @[src/main/scala/bus/BusSwitch.scala 99:92]
    node _io_slaves_0_read_data_channel_RREADY_T_1 = and(io_master_read_data_channel_RREADY, _io_slaves_0_read_data_channel_RREADY_T) @[src/main/scala/bus/BusSwitch.scala 99:81]
    node hit_1 = bits(sel, 1, 1) @[src/main/scala/bus/BusSwitch.scala 78:18]
    node _io_slaves_1_write_address_channel_AWVALID_T = and(io_master_write_address_channel_AWVALID, hit_1) @[src/main/scala/bus/BusSwitch.scala 81:91]
    node _io_slaves_1_write_data_channel_WVALID_T = and(io_master_write_data_channel_WVALID, hit_1) @[src/main/scala/bus/BusSwitch.scala 86:83]
    node _io_slaves_1_write_response_channel_BREADY_T = bits(write_sel, 1, 1) @[src/main/scala/bus/BusSwitch.scala 91:103]
    node _io_slaves_1_write_response_channel_BREADY_T_1 = and(io_master_write_response_channel_BREADY, _io_slaves_1_write_response_channel_BREADY_T) @[src/main/scala/bus/BusSwitch.scala 91:91]
    node _io_slaves_1_read_address_channel_ARVALID_T = and(io_master_read_address_channel_ARVALID, hit_1) @[src/main/scala/bus/BusSwitch.scala 94:89]
    node _io_slaves_1_read_data_channel_RREADY_T = bits(read_sel, 1, 1) @[src/main/scala/bus/BusSwitch.scala 99:92]
    node _io_slaves_1_read_data_channel_RREADY_T_1 = and(io_master_read_data_channel_RREADY, _io_slaves_1_read_data_channel_RREADY_T) @[src/main/scala/bus/BusSwitch.scala 99:81]
    node hit_2 = bits(sel, 2, 2) @[src/main/scala/bus/BusSwitch.scala 78:18]
    node _io_slaves_2_write_address_channel_AWVALID_T = and(io_master_write_address_channel_AWVALID, hit_2) @[src/main/scala/bus/BusSwitch.scala 81:91]
    node _io_slaves_2_write_data_channel_WVALID_T = and(io_master_write_data_channel_WVALID, hit_2) @[src/main/scala/bus/BusSwitch.scala 86:83]
    node _io_slaves_2_write_response_channel_BREADY_T = bits(write_sel, 2, 2) @[src/main/scala/bus/BusSwitch.scala 91:103]
    node _io_slaves_2_write_response_channel_BREADY_T_1 = and(io_master_write_response_channel_BREADY, _io_slaves_2_write_response_channel_BREADY_T) @[src/main/scala/bus/BusSwitch.scala 91:91]
    node _io_slaves_2_read_address_channel_ARVALID_T = and(io_master_read_address_channel_ARVALID, hit_2) @[src/main/scala/bus/BusSwitch.scala 94:89]
    node _io_slaves_2_read_data_channel_RREADY_T = bits(read_sel, 2, 2) @[src/main/scala/bus/BusSwitch.scala 99:92]
    node _io_slaves_2_read_data_channel_RREADY_T_1 = and(io_master_read_data_channel_RREADY, _io_slaves_2_read_data_channel_RREADY_T) @[src/main/scala/bus/BusSwitch.scala 99:81]
    node hit_3 = bits(sel, 3, 3) @[src/main/scala/bus/BusSwitch.scala 78:18]
    node _io_slaves_3_write_address_channel_AWVALID_T = and(io_master_write_address_channel_AWVALID, hit_3) @[src/main/scala/bus/BusSwitch.scala 81:91]
    node _io_slaves_3_write_data_channel_WVALID_T = and(io_master_write_data_channel_WVALID, hit_3) @[src/main/scala/bus/BusSwitch.scala 86:83]
    node _io_slaves_3_write_response_channel_BREADY_T = bits(write_sel, 3, 3) @[src/main/scala/bus/BusSwitch.scala 91:103]
    node _io_slaves_3_write_response_channel_BREADY_T_1 = and(io_master_write_response_channel_BREADY, _io_slaves_3_write_response_channel_BREADY_T) @[src/main/scala/bus/BusSwitch.scala 91:91]
    node _io_slaves_3_read_address_channel_ARVALID_T = and(io_master_read_address_channel_ARVALID, hit_3) @[src/main/scala/bus/BusSwitch.scala 94:89]
    node _io_slaves_3_read_data_channel_RREADY_T = bits(read_sel, 3, 3) @[src/main/scala/bus/BusSwitch.scala 99:92]
    node _io_slaves_3_read_data_channel_RREADY_T_1 = and(io_master_read_data_channel_RREADY, _io_slaves_3_read_data_channel_RREADY_T) @[src/main/scala/bus/BusSwitch.scala 99:81]
    node hit_4 = bits(sel, 4, 4) @[src/main/scala/bus/BusSwitch.scala 78:18]
    node _io_slaves_4_write_address_channel_AWVALID_T = and(io_master_write_address_channel_AWVALID, hit_4) @[src/main/scala/bus/BusSwitch.scala 81:91]
    node _io_slaves_4_write_data_channel_WVALID_T = and(io_master_write_data_channel_WVALID, hit_4) @[src/main/scala/bus/BusSwitch.scala 86:83]
    node _io_slaves_4_write_response_channel_BREADY_T = bits(write_sel, 4, 4) @[src/main/scala/bus/BusSwitch.scala 91:103]
    node _io_slaves_4_write_response_channel_BREADY_T_1 = and(io_master_write_response_channel_BREADY, _io_slaves_4_write_response_channel_BREADY_T) @[src/main/scala/bus/BusSwitch.scala 91:91]
    node _io_slaves_4_read_address_channel_ARVALID_T = and(io_master_read_address_channel_ARVALID, hit_4) @[src/main/scala/bus/BusSwitch.scala 94:89]
    node _io_slaves_4_read_data_channel_RREADY_T = bits(read_sel, 4, 4) @[src/main/scala/bus/BusSwitch.scala 99:92]
    node _io_slaves_4_read_data_channel_RREADY_T_1 = and(io_master_read_data_channel_RREADY, _io_slaves_4_read_data_channel_RREADY_T) @[src/main/scala/bus/BusSwitch.scala 99:81]
    node hit_5 = bits(sel, 5, 5) @[src/main/scala/bus/BusSwitch.scala 78:18]
    node _io_slaves_5_write_address_channel_AWVALID_T = and(io_master_write_address_channel_AWVALID, hit_5) @[src/main/scala/bus/BusSwitch.scala 81:91]
    node _io_slaves_5_write_data_channel_WVALID_T = and(io_master_write_data_channel_WVALID, hit_5) @[src/main/scala/bus/BusSwitch.scala 86:83]
    node _io_slaves_5_write_response_channel_BREADY_T = bits(write_sel, 5, 5) @[src/main/scala/bus/BusSwitch.scala 91:103]
    node _io_slaves_5_write_response_channel_BREADY_T_1 = and(io_master_write_response_channel_BREADY, _io_slaves_5_write_response_channel_BREADY_T) @[src/main/scala/bus/BusSwitch.scala 91:91]
    node _io_slaves_5_read_address_channel_ARVALID_T = and(io_master_read_address_channel_ARVALID, hit_5) @[src/main/scala/bus/BusSwitch.scala 94:89]
    node _io_slaves_5_read_data_channel_RREADY_T = bits(read_sel, 5, 5) @[src/main/scala/bus/BusSwitch.scala 99:92]
    node _io_slaves_5_read_data_channel_RREADY_T_1 = and(io_master_read_data_channel_RREADY, _io_slaves_5_read_data_channel_RREADY_T) @[src/main/scala/bus/BusSwitch.scala 99:81]
    node hit_6 = bits(sel, 6, 6) @[src/main/scala/bus/BusSwitch.scala 78:18]
    node _io_slaves_6_write_address_channel_AWVALID_T = and(io_master_write_address_channel_AWVALID, hit_6) @[src/main/scala/bus/BusSwitch.scala 81:91]
    node _io_slaves_6_write_data_channel_WVALID_T = and(io_master_write_data_channel_WVALID, hit_6) @[src/main/scala/bus/BusSwitch.scala 86:83]
    node _io_slaves_6_write_response_channel_BREADY_T = bits(write_sel, 6, 6) @[src/main/scala/bus/BusSwitch.scala 91:103]
    node _io_slaves_6_write_response_channel_BREADY_T_1 = and(io_master_write_response_channel_BREADY, _io_slaves_6_write_response_channel_BREADY_T) @[src/main/scala/bus/BusSwitch.scala 91:91]
    node _io_slaves_6_read_address_channel_ARVALID_T = and(io_master_read_address_channel_ARVALID, hit_6) @[src/main/scala/bus/BusSwitch.scala 94:89]
    node _io_slaves_6_read_data_channel_RREADY_T = bits(read_sel, 6, 6) @[src/main/scala/bus/BusSwitch.scala 99:92]
    node _io_slaves_6_read_data_channel_RREADY_T_1 = and(io_master_read_data_channel_RREADY, _io_slaves_6_read_data_channel_RREADY_T) @[src/main/scala/bus/BusSwitch.scala 99:81]
    node hit_7 = bits(sel, 7, 7) @[src/main/scala/bus/BusSwitch.scala 78:18]
    node _io_slaves_7_write_address_channel_AWVALID_T = and(io_master_write_address_channel_AWVALID, hit_7) @[src/main/scala/bus/BusSwitch.scala 81:91]
    node _io_slaves_7_write_data_channel_WVALID_T = and(io_master_write_data_channel_WVALID, hit_7) @[src/main/scala/bus/BusSwitch.scala 86:83]
    node _io_slaves_7_write_response_channel_BREADY_T = bits(write_sel, 7, 7) @[src/main/scala/bus/BusSwitch.scala 91:103]
    node _io_slaves_7_write_response_channel_BREADY_T_1 = and(io_master_write_response_channel_BREADY, _io_slaves_7_write_response_channel_BREADY_T) @[src/main/scala/bus/BusSwitch.scala 91:91]
    node _io_slaves_7_read_address_channel_ARVALID_T = and(io_master_read_address_channel_ARVALID, hit_7) @[src/main/scala/bus/BusSwitch.scala 94:89]
    node _io_slaves_7_read_data_channel_RREADY_T = bits(read_sel, 7, 7) @[src/main/scala/bus/BusSwitch.scala 99:92]
    node _io_slaves_7_read_data_channel_RREADY_T_1 = and(io_master_read_data_channel_RREADY, _io_slaves_7_read_data_channel_RREADY_T) @[src/main/scala/bus/BusSwitch.scala 99:81]
    node _io_master_write_address_channel_AWREADY_T = bits(sel, 0, 0) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_write_address_channel_AWREADY_T_1 = bits(sel, 1, 1) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_write_address_channel_AWREADY_T_2 = bits(sel, 2, 2) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_write_address_channel_AWREADY_T_3 = bits(sel, 3, 3) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_write_address_channel_AWREADY_T_4 = bits(sel, 4, 4) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_write_address_channel_AWREADY_T_5 = bits(sel, 5, 5) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_write_address_channel_AWREADY_T_6 = bits(sel, 6, 6) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_write_address_channel_AWREADY_T_7 = bits(sel, 7, 7) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_write_address_channel_AWREADY_T_8 = mux(_io_master_write_address_channel_AWREADY_T, io_slaves_0_write_address_channel_AWREADY, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_address_channel_AWREADY_T_9 = mux(_io_master_write_address_channel_AWREADY_T_1, io_slaves_1_write_address_channel_AWREADY, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_address_channel_AWREADY_T_10 = mux(_io_master_write_address_channel_AWREADY_T_2, io_slaves_2_write_address_channel_AWREADY, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_address_channel_AWREADY_T_11 = mux(_io_master_write_address_channel_AWREADY_T_3, io_slaves_3_write_address_channel_AWREADY, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_address_channel_AWREADY_T_12 = mux(_io_master_write_address_channel_AWREADY_T_4, io_slaves_4_write_address_channel_AWREADY, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_address_channel_AWREADY_T_13 = mux(_io_master_write_address_channel_AWREADY_T_5, io_slaves_5_write_address_channel_AWREADY, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_address_channel_AWREADY_T_14 = mux(_io_master_write_address_channel_AWREADY_T_6, io_slaves_6_write_address_channel_AWREADY, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_address_channel_AWREADY_T_15 = mux(_io_master_write_address_channel_AWREADY_T_7, io_slaves_7_write_address_channel_AWREADY, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_address_channel_AWREADY_T_16 = or(_io_master_write_address_channel_AWREADY_T_8, _io_master_write_address_channel_AWREADY_T_9) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_address_channel_AWREADY_T_17 = or(_io_master_write_address_channel_AWREADY_T_16, _io_master_write_address_channel_AWREADY_T_10) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_address_channel_AWREADY_T_18 = or(_io_master_write_address_channel_AWREADY_T_17, _io_master_write_address_channel_AWREADY_T_11) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_address_channel_AWREADY_T_19 = or(_io_master_write_address_channel_AWREADY_T_18, _io_master_write_address_channel_AWREADY_T_12) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_address_channel_AWREADY_T_20 = or(_io_master_write_address_channel_AWREADY_T_19, _io_master_write_address_channel_AWREADY_T_13) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_address_channel_AWREADY_T_21 = or(_io_master_write_address_channel_AWREADY_T_20, _io_master_write_address_channel_AWREADY_T_14) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_address_channel_AWREADY_T_22 = or(_io_master_write_address_channel_AWREADY_T_21, _io_master_write_address_channel_AWREADY_T_15) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_data_channel_WREADY_T = bits(sel, 0, 0) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_write_data_channel_WREADY_T_1 = bits(sel, 1, 1) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_write_data_channel_WREADY_T_2 = bits(sel, 2, 2) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_write_data_channel_WREADY_T_3 = bits(sel, 3, 3) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_write_data_channel_WREADY_T_4 = bits(sel, 4, 4) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_write_data_channel_WREADY_T_5 = bits(sel, 5, 5) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_write_data_channel_WREADY_T_6 = bits(sel, 6, 6) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_write_data_channel_WREADY_T_7 = bits(sel, 7, 7) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_write_data_channel_WREADY_T_8 = mux(_io_master_write_data_channel_WREADY_T, io_slaves_0_write_data_channel_WREADY, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_data_channel_WREADY_T_9 = mux(_io_master_write_data_channel_WREADY_T_1, io_slaves_1_write_data_channel_WREADY, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_data_channel_WREADY_T_10 = mux(_io_master_write_data_channel_WREADY_T_2, io_slaves_2_write_data_channel_WREADY, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_data_channel_WREADY_T_11 = mux(_io_master_write_data_channel_WREADY_T_3, io_slaves_3_write_data_channel_WREADY, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_data_channel_WREADY_T_12 = mux(_io_master_write_data_channel_WREADY_T_4, io_slaves_4_write_data_channel_WREADY, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_data_channel_WREADY_T_13 = mux(_io_master_write_data_channel_WREADY_T_5, io_slaves_5_write_data_channel_WREADY, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_data_channel_WREADY_T_14 = mux(_io_master_write_data_channel_WREADY_T_6, io_slaves_6_write_data_channel_WREADY, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_data_channel_WREADY_T_15 = mux(_io_master_write_data_channel_WREADY_T_7, io_slaves_7_write_data_channel_WREADY, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_data_channel_WREADY_T_16 = or(_io_master_write_data_channel_WREADY_T_8, _io_master_write_data_channel_WREADY_T_9) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_data_channel_WREADY_T_17 = or(_io_master_write_data_channel_WREADY_T_16, _io_master_write_data_channel_WREADY_T_10) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_data_channel_WREADY_T_18 = or(_io_master_write_data_channel_WREADY_T_17, _io_master_write_data_channel_WREADY_T_11) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_data_channel_WREADY_T_19 = or(_io_master_write_data_channel_WREADY_T_18, _io_master_write_data_channel_WREADY_T_12) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_data_channel_WREADY_T_20 = or(_io_master_write_data_channel_WREADY_T_19, _io_master_write_data_channel_WREADY_T_13) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_data_channel_WREADY_T_21 = or(_io_master_write_data_channel_WREADY_T_20, _io_master_write_data_channel_WREADY_T_14) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_data_channel_WREADY_T_22 = or(_io_master_write_data_channel_WREADY_T_21, _io_master_write_data_channel_WREADY_T_15) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_response_channel_BVALID_T = bits(write_sel, 0, 0) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_write_response_channel_BVALID_T_1 = bits(write_sel, 1, 1) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_write_response_channel_BVALID_T_2 = bits(write_sel, 2, 2) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_write_response_channel_BVALID_T_3 = bits(write_sel, 3, 3) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_write_response_channel_BVALID_T_4 = bits(write_sel, 4, 4) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_write_response_channel_BVALID_T_5 = bits(write_sel, 5, 5) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_write_response_channel_BVALID_T_6 = bits(write_sel, 6, 6) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_write_response_channel_BVALID_T_7 = bits(write_sel, 7, 7) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_write_response_channel_BVALID_T_8 = mux(_io_master_write_response_channel_BVALID_T, io_slaves_0_write_response_channel_BVALID, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_response_channel_BVALID_T_9 = mux(_io_master_write_response_channel_BVALID_T_1, io_slaves_1_write_response_channel_BVALID, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_response_channel_BVALID_T_10 = mux(_io_master_write_response_channel_BVALID_T_2, io_slaves_2_write_response_channel_BVALID, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_response_channel_BVALID_T_11 = mux(_io_master_write_response_channel_BVALID_T_3, io_slaves_3_write_response_channel_BVALID, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_response_channel_BVALID_T_12 = mux(_io_master_write_response_channel_BVALID_T_4, io_slaves_4_write_response_channel_BVALID, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_response_channel_BVALID_T_13 = mux(_io_master_write_response_channel_BVALID_T_5, io_slaves_5_write_response_channel_BVALID, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_response_channel_BVALID_T_14 = mux(_io_master_write_response_channel_BVALID_T_6, io_slaves_6_write_response_channel_BVALID, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_response_channel_BVALID_T_15 = mux(_io_master_write_response_channel_BVALID_T_7, io_slaves_7_write_response_channel_BVALID, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_response_channel_BVALID_T_16 = or(_io_master_write_response_channel_BVALID_T_8, _io_master_write_response_channel_BVALID_T_9) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_response_channel_BVALID_T_17 = or(_io_master_write_response_channel_BVALID_T_16, _io_master_write_response_channel_BVALID_T_10) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_response_channel_BVALID_T_18 = or(_io_master_write_response_channel_BVALID_T_17, _io_master_write_response_channel_BVALID_T_11) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_response_channel_BVALID_T_19 = or(_io_master_write_response_channel_BVALID_T_18, _io_master_write_response_channel_BVALID_T_12) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_response_channel_BVALID_T_20 = or(_io_master_write_response_channel_BVALID_T_19, _io_master_write_response_channel_BVALID_T_13) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_response_channel_BVALID_T_21 = or(_io_master_write_response_channel_BVALID_T_20, _io_master_write_response_channel_BVALID_T_14) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_response_channel_BVALID_T_22 = or(_io_master_write_response_channel_BVALID_T_21, _io_master_write_response_channel_BVALID_T_15) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_response_channel_BRESP_T = bits(write_sel, 0, 0) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_write_response_channel_BRESP_T_1 = bits(write_sel, 1, 1) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_write_response_channel_BRESP_T_2 = bits(write_sel, 2, 2) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_write_response_channel_BRESP_T_3 = bits(write_sel, 3, 3) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_write_response_channel_BRESP_T_4 = bits(write_sel, 4, 4) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_write_response_channel_BRESP_T_5 = bits(write_sel, 5, 5) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_write_response_channel_BRESP_T_6 = bits(write_sel, 6, 6) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_write_response_channel_BRESP_T_7 = bits(write_sel, 7, 7) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_write_response_channel_BRESP_T_8 = mux(_io_master_write_response_channel_BRESP_T, io_slaves_0_write_response_channel_BRESP, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_response_channel_BRESP_T_9 = mux(_io_master_write_response_channel_BRESP_T_1, io_slaves_1_write_response_channel_BRESP, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_response_channel_BRESP_T_10 = mux(_io_master_write_response_channel_BRESP_T_2, io_slaves_2_write_response_channel_BRESP, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_response_channel_BRESP_T_11 = mux(_io_master_write_response_channel_BRESP_T_3, io_slaves_3_write_response_channel_BRESP, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_response_channel_BRESP_T_12 = mux(_io_master_write_response_channel_BRESP_T_4, io_slaves_4_write_response_channel_BRESP, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_response_channel_BRESP_T_13 = mux(_io_master_write_response_channel_BRESP_T_5, io_slaves_5_write_response_channel_BRESP, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_response_channel_BRESP_T_14 = mux(_io_master_write_response_channel_BRESP_T_6, io_slaves_6_write_response_channel_BRESP, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_response_channel_BRESP_T_15 = mux(_io_master_write_response_channel_BRESP_T_7, io_slaves_7_write_response_channel_BRESP, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_response_channel_BRESP_T_16 = or(_io_master_write_response_channel_BRESP_T_8, _io_master_write_response_channel_BRESP_T_9) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_response_channel_BRESP_T_17 = or(_io_master_write_response_channel_BRESP_T_16, _io_master_write_response_channel_BRESP_T_10) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_response_channel_BRESP_T_18 = or(_io_master_write_response_channel_BRESP_T_17, _io_master_write_response_channel_BRESP_T_11) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_response_channel_BRESP_T_19 = or(_io_master_write_response_channel_BRESP_T_18, _io_master_write_response_channel_BRESP_T_12) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_response_channel_BRESP_T_20 = or(_io_master_write_response_channel_BRESP_T_19, _io_master_write_response_channel_BRESP_T_13) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_response_channel_BRESP_T_21 = or(_io_master_write_response_channel_BRESP_T_20, _io_master_write_response_channel_BRESP_T_14) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_response_channel_BRESP_T_22 = or(_io_master_write_response_channel_BRESP_T_21, _io_master_write_response_channel_BRESP_T_15) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_address_channel_ARREADY_T = bits(sel, 0, 0) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_read_address_channel_ARREADY_T_1 = bits(sel, 1, 1) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_read_address_channel_ARREADY_T_2 = bits(sel, 2, 2) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_read_address_channel_ARREADY_T_3 = bits(sel, 3, 3) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_read_address_channel_ARREADY_T_4 = bits(sel, 4, 4) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_read_address_channel_ARREADY_T_5 = bits(sel, 5, 5) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_read_address_channel_ARREADY_T_6 = bits(sel, 6, 6) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_read_address_channel_ARREADY_T_7 = bits(sel, 7, 7) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_read_address_channel_ARREADY_T_8 = mux(_io_master_read_address_channel_ARREADY_T, io_slaves_0_read_address_channel_ARREADY, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_address_channel_ARREADY_T_9 = mux(_io_master_read_address_channel_ARREADY_T_1, io_slaves_1_read_address_channel_ARREADY, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_address_channel_ARREADY_T_10 = mux(_io_master_read_address_channel_ARREADY_T_2, io_slaves_2_read_address_channel_ARREADY, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_address_channel_ARREADY_T_11 = mux(_io_master_read_address_channel_ARREADY_T_3, io_slaves_3_read_address_channel_ARREADY, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_address_channel_ARREADY_T_12 = mux(_io_master_read_address_channel_ARREADY_T_4, io_slaves_4_read_address_channel_ARREADY, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_address_channel_ARREADY_T_13 = mux(_io_master_read_address_channel_ARREADY_T_5, io_slaves_5_read_address_channel_ARREADY, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_address_channel_ARREADY_T_14 = mux(_io_master_read_address_channel_ARREADY_T_6, io_slaves_6_read_address_channel_ARREADY, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_address_channel_ARREADY_T_15 = mux(_io_master_read_address_channel_ARREADY_T_7, io_slaves_7_read_address_channel_ARREADY, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_address_channel_ARREADY_T_16 = or(_io_master_read_address_channel_ARREADY_T_8, _io_master_read_address_channel_ARREADY_T_9) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_address_channel_ARREADY_T_17 = or(_io_master_read_address_channel_ARREADY_T_16, _io_master_read_address_channel_ARREADY_T_10) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_address_channel_ARREADY_T_18 = or(_io_master_read_address_channel_ARREADY_T_17, _io_master_read_address_channel_ARREADY_T_11) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_address_channel_ARREADY_T_19 = or(_io_master_read_address_channel_ARREADY_T_18, _io_master_read_address_channel_ARREADY_T_12) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_address_channel_ARREADY_T_20 = or(_io_master_read_address_channel_ARREADY_T_19, _io_master_read_address_channel_ARREADY_T_13) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_address_channel_ARREADY_T_21 = or(_io_master_read_address_channel_ARREADY_T_20, _io_master_read_address_channel_ARREADY_T_14) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_address_channel_ARREADY_T_22 = or(_io_master_read_address_channel_ARREADY_T_21, _io_master_read_address_channel_ARREADY_T_15) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_data_channel_RVALID_T = bits(read_sel, 0, 0) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_read_data_channel_RVALID_T_1 = bits(read_sel, 1, 1) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_read_data_channel_RVALID_T_2 = bits(read_sel, 2, 2) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_read_data_channel_RVALID_T_3 = bits(read_sel, 3, 3) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_read_data_channel_RVALID_T_4 = bits(read_sel, 4, 4) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_read_data_channel_RVALID_T_5 = bits(read_sel, 5, 5) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_read_data_channel_RVALID_T_6 = bits(read_sel, 6, 6) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_read_data_channel_RVALID_T_7 = bits(read_sel, 7, 7) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_read_data_channel_RVALID_T_8 = mux(_io_master_read_data_channel_RVALID_T, io_slaves_0_read_data_channel_RVALID, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_data_channel_RVALID_T_9 = mux(_io_master_read_data_channel_RVALID_T_1, io_slaves_1_read_data_channel_RVALID, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_data_channel_RVALID_T_10 = mux(_io_master_read_data_channel_RVALID_T_2, io_slaves_2_read_data_channel_RVALID, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_data_channel_RVALID_T_11 = mux(_io_master_read_data_channel_RVALID_T_3, io_slaves_3_read_data_channel_RVALID, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_data_channel_RVALID_T_12 = mux(_io_master_read_data_channel_RVALID_T_4, io_slaves_4_read_data_channel_RVALID, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_data_channel_RVALID_T_13 = mux(_io_master_read_data_channel_RVALID_T_5, io_slaves_5_read_data_channel_RVALID, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_data_channel_RVALID_T_14 = mux(_io_master_read_data_channel_RVALID_T_6, io_slaves_6_read_data_channel_RVALID, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_data_channel_RVALID_T_15 = mux(_io_master_read_data_channel_RVALID_T_7, io_slaves_7_read_data_channel_RVALID, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_data_channel_RVALID_T_16 = or(_io_master_read_data_channel_RVALID_T_8, _io_master_read_data_channel_RVALID_T_9) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_data_channel_RVALID_T_17 = or(_io_master_read_data_channel_RVALID_T_16, _io_master_read_data_channel_RVALID_T_10) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_data_channel_RVALID_T_18 = or(_io_master_read_data_channel_RVALID_T_17, _io_master_read_data_channel_RVALID_T_11) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_data_channel_RVALID_T_19 = or(_io_master_read_data_channel_RVALID_T_18, _io_master_read_data_channel_RVALID_T_12) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_data_channel_RVALID_T_20 = or(_io_master_read_data_channel_RVALID_T_19, _io_master_read_data_channel_RVALID_T_13) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_data_channel_RVALID_T_21 = or(_io_master_read_data_channel_RVALID_T_20, _io_master_read_data_channel_RVALID_T_14) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_data_channel_RVALID_T_22 = or(_io_master_read_data_channel_RVALID_T_21, _io_master_read_data_channel_RVALID_T_15) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_data_channel_RDATA_T = bits(read_sel, 0, 0) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_read_data_channel_RDATA_T_1 = bits(read_sel, 1, 1) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_read_data_channel_RDATA_T_2 = bits(read_sel, 2, 2) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_read_data_channel_RDATA_T_3 = bits(read_sel, 3, 3) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_read_data_channel_RDATA_T_4 = bits(read_sel, 4, 4) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_read_data_channel_RDATA_T_5 = bits(read_sel, 5, 5) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_read_data_channel_RDATA_T_6 = bits(read_sel, 6, 6) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_read_data_channel_RDATA_T_7 = bits(read_sel, 7, 7) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_read_data_channel_RDATA_T_8 = mux(_io_master_read_data_channel_RDATA_T, io_slaves_0_read_data_channel_RDATA, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_data_channel_RDATA_T_9 = mux(_io_master_read_data_channel_RDATA_T_1, io_slaves_1_read_data_channel_RDATA, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_data_channel_RDATA_T_10 = mux(_io_master_read_data_channel_RDATA_T_2, io_slaves_2_read_data_channel_RDATA, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_data_channel_RDATA_T_11 = mux(_io_master_read_data_channel_RDATA_T_3, io_slaves_3_read_data_channel_RDATA, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_data_channel_RDATA_T_12 = mux(_io_master_read_data_channel_RDATA_T_4, io_slaves_4_read_data_channel_RDATA, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_data_channel_RDATA_T_13 = mux(_io_master_read_data_channel_RDATA_T_5, io_slaves_5_read_data_channel_RDATA, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_data_channel_RDATA_T_14 = mux(_io_master_read_data_channel_RDATA_T_6, io_slaves_6_read_data_channel_RDATA, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_data_channel_RDATA_T_15 = mux(_io_master_read_data_channel_RDATA_T_7, io_slaves_7_read_data_channel_RDATA, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_data_channel_RDATA_T_16 = or(_io_master_read_data_channel_RDATA_T_8, _io_master_read_data_channel_RDATA_T_9) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_data_channel_RDATA_T_17 = or(_io_master_read_data_channel_RDATA_T_16, _io_master_read_data_channel_RDATA_T_10) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_data_channel_RDATA_T_18 = or(_io_master_read_data_channel_RDATA_T_17, _io_master_read_data_channel_RDATA_T_11) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_data_channel_RDATA_T_19 = or(_io_master_read_data_channel_RDATA_T_18, _io_master_read_data_channel_RDATA_T_12) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_data_channel_RDATA_T_20 = or(_io_master_read_data_channel_RDATA_T_19, _io_master_read_data_channel_RDATA_T_13) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_data_channel_RDATA_T_21 = or(_io_master_read_data_channel_RDATA_T_20, _io_master_read_data_channel_RDATA_T_14) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_data_channel_RDATA_T_22 = or(_io_master_read_data_channel_RDATA_T_21, _io_master_read_data_channel_RDATA_T_15) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_data_channel_RRESP_T = bits(read_sel, 0, 0) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_read_data_channel_RRESP_T_1 = bits(read_sel, 1, 1) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_read_data_channel_RRESP_T_2 = bits(read_sel, 2, 2) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_read_data_channel_RRESP_T_3 = bits(read_sel, 3, 3) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_read_data_channel_RRESP_T_4 = bits(read_sel, 4, 4) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_read_data_channel_RRESP_T_5 = bits(read_sel, 5, 5) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_read_data_channel_RRESP_T_6 = bits(read_sel, 6, 6) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_read_data_channel_RRESP_T_7 = bits(read_sel, 7, 7) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_read_data_channel_RRESP_T_8 = mux(_io_master_read_data_channel_RRESP_T, io_slaves_0_read_data_channel_RRESP, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_data_channel_RRESP_T_9 = mux(_io_master_read_data_channel_RRESP_T_1, io_slaves_1_read_data_channel_RRESP, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_data_channel_RRESP_T_10 = mux(_io_master_read_data_channel_RRESP_T_2, io_slaves_2_read_data_channel_RRESP, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_data_channel_RRESP_T_11 = mux(_io_master_read_data_channel_RRESP_T_3, io_slaves_3_read_data_channel_RRESP, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_data_channel_RRESP_T_12 = mux(_io_master_read_data_channel_RRESP_T_4, io_slaves_4_read_data_channel_RRESP, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_data_channel_RRESP_T_13 = mux(_io_master_read_data_channel_RRESP_T_5, io_slaves_5_read_data_channel_RRESP, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_data_channel_RRESP_T_14 = mux(_io_master_read_data_channel_RRESP_T_6, io_slaves_6_read_data_channel_RRESP, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_data_channel_RRESP_T_15 = mux(_io_master_read_data_channel_RRESP_T_7, io_slaves_7_read_data_channel_RRESP, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_data_channel_RRESP_T_16 = or(_io_master_read_data_channel_RRESP_T_8, _io_master_read_data_channel_RRESP_T_9) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_data_channel_RRESP_T_17 = or(_io_master_read_data_channel_RRESP_T_16, _io_master_read_data_channel_RRESP_T_10) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_data_channel_RRESP_T_18 = or(_io_master_read_data_channel_RRESP_T_17, _io_master_read_data_channel_RRESP_T_11) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_data_channel_RRESP_T_19 = or(_io_master_read_data_channel_RRESP_T_18, _io_master_read_data_channel_RRESP_T_12) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_data_channel_RRESP_T_20 = or(_io_master_read_data_channel_RRESP_T_19, _io_master_read_data_channel_RRESP_T_13) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_data_channel_RRESP_T_21 = or(_io_master_read_data_channel_RRESP_T_20, _io_master_read_data_channel_RRESP_T_14) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_data_channel_RRESP_T_22 = or(_io_master_read_data_channel_RRESP_T_21, _io_master_read_data_channel_RRESP_T_15) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_address_channel_AWREADY_WIRE = _io_master_write_address_channel_AWREADY_T_22 @[src/main/scala/chisel3/util/Mux.scala 30:{73,73}]
    node _io_master_write_data_channel_WREADY_WIRE = _io_master_write_data_channel_WREADY_T_22 @[src/main/scala/chisel3/util/Mux.scala 30:{73,73}]
    node _io_master_write_response_channel_BVALID_WIRE = _io_master_write_response_channel_BVALID_T_22 @[src/main/scala/chisel3/util/Mux.scala 30:{73,73}]
    node _io_master_write_response_channel_BRESP_WIRE = _io_master_write_response_channel_BRESP_T_22 @[src/main/scala/chisel3/util/Mux.scala 30:{73,73}]
    node _io_master_read_address_channel_ARREADY_WIRE = _io_master_read_address_channel_ARREADY_T_22 @[src/main/scala/chisel3/util/Mux.scala 30:{73,73}]
    node _io_master_read_data_channel_RVALID_WIRE = _io_master_read_data_channel_RVALID_T_22 @[src/main/scala/chisel3/util/Mux.scala 30:{73,73}]
    node _io_master_read_data_channel_RDATA_WIRE = _io_master_read_data_channel_RDATA_T_22 @[src/main/scala/chisel3/util/Mux.scala 30:{73,73}]
    node _io_master_read_data_channel_RRESP_WIRE = _io_master_read_data_channel_RRESP_T_22 @[src/main/scala/chisel3/util/Mux.scala 30:{73,73}]
    io_slaves_0_write_address_channel_AWVALID <= _io_slaves_0_write_address_channel_AWVALID_T @[src/main/scala/bus/BusSwitch.scala 81:48]
    io_slaves_0_write_address_channel_AWADDR <= io_master_write_address_channel_AWADDR @[src/main/scala/bus/BusSwitch.scala 82:48]
    io_slaves_0_write_address_channel_AWPROT <= io_master_write_address_channel_AWPROT @[src/main/scala/bus/BusSwitch.scala 83:48]
    io_slaves_0_write_data_channel_WVALID <= _io_slaves_0_write_data_channel_WVALID_T @[src/main/scala/bus/BusSwitch.scala 86:44]
    io_slaves_0_write_data_channel_WDATA <= io_master_write_data_channel_WDATA @[src/main/scala/bus/BusSwitch.scala 87:44]
    io_slaves_0_write_data_channel_WSTRB <= io_master_write_data_channel_WSTRB @[src/main/scala/bus/BusSwitch.scala 88:44]
    io_slaves_0_write_response_channel_BREADY <= _io_slaves_0_write_response_channel_BREADY_T_1 @[src/main/scala/bus/BusSwitch.scala 91:48]
    io_slaves_0_read_address_channel_ARVALID <= _io_slaves_0_read_address_channel_ARVALID_T @[src/main/scala/bus/BusSwitch.scala 94:47]
    io_slaves_0_read_address_channel_ARADDR <= io_master_read_address_channel_ARADDR @[src/main/scala/bus/BusSwitch.scala 95:47]
    io_slaves_0_read_address_channel_ARPROT <= io_master_read_address_channel_ARPROT @[src/main/scala/bus/BusSwitch.scala 96:47]
    io_slaves_0_read_data_channel_RREADY <= _io_slaves_0_read_data_channel_RREADY_T_1 @[src/main/scala/bus/BusSwitch.scala 99:43]
    io_slaves_1_write_address_channel_AWVALID <= _io_slaves_1_write_address_channel_AWVALID_T @[src/main/scala/bus/BusSwitch.scala 81:48]
    io_slaves_1_write_address_channel_AWADDR <= io_master_write_address_channel_AWADDR @[src/main/scala/bus/BusSwitch.scala 82:48]
    io_slaves_1_write_address_channel_AWPROT <= io_master_write_address_channel_AWPROT @[src/main/scala/bus/BusSwitch.scala 83:48]
    io_slaves_1_write_data_channel_WVALID <= _io_slaves_1_write_data_channel_WVALID_T @[src/main/scala/bus/BusSwitch.scala 86:44]
    io_slaves_1_write_data_channel_WDATA <= io_master_write_data_channel_WDATA @[src/main/scala/bus/BusSwitch.scala 87:44]
    io_slaves_1_write_data_channel_WSTRB <= io_master_write_data_channel_WSTRB @[src/main/scala/bus/BusSwitch.scala 88:44]
    io_slaves_1_write_response_channel_BREADY <= _io_slaves_1_write_response_channel_BREADY_T_1 @[src/main/scala/bus/BusSwitch.scala 91:48]
    io_slaves_1_read_address_channel_ARVALID <= _io_slaves_1_read_address_channel_ARVALID_T @[src/main/scala/bus/BusSwitch.scala 94:47]
    io_slaves_1_read_address_channel_ARADDR <= io_master_read_address_channel_ARADDR @[src/main/scala/bus/BusSwitch.scala 95:47]
    io_slaves_1_read_address_channel_ARPROT <= io_master_read_address_channel_ARPROT @[src/main/scala/bus/BusSwitch.scala 96:47]
    io_slaves_1_read_data_channel_RREADY <= _io_slaves_1_read_data_channel_RREADY_T_1 @[src/main/scala/bus/BusSwitch.scala 99:43]
    io_slaves_2_write_address_channel_AWVALID <= _io_slaves_2_write_address_channel_AWVALID_T @[src/main/scala/bus/BusSwitch.scala 81:48]
    io_slaves_2_write_address_channel_AWADDR <= io_master_write_address_channel_AWADDR @[src/main/scala/bus/BusSwitch.scala 82:48]
    io_slaves_2_write_address_channel_AWPROT <= io_master_write_address_channel_AWPROT @[src/main/scala/bus/BusSwitch.scala 83:48]
    io_slaves_2_write_data_channel_WVALID <= _io_slaves_2_write_data_channel_WVALID_T @[src/main/scala/bus/BusSwitch.scala 86:44]
    io_slaves_2_write_data_channel_WDATA <= io_master_write_data_channel_WDATA @[src/main/scala/bus/BusSwitch.scala 87:44]
    io_slaves_2_write_data_channel_WSTRB <= io_master_write_data_channel_WSTRB @[src/main/scala/bus/BusSwitch.scala 88:44]
    io_slaves_2_write_response_channel_BREADY <= _io_slaves_2_write_response_channel_BREADY_T_1 @[src/main/scala/bus/BusSwitch.scala 91:48]
    io_slaves_2_read_address_channel_ARVALID <= _io_slaves_2_read_address_channel_ARVALID_T @[src/main/scala/bus/BusSwitch.scala 94:47]
    io_slaves_2_read_address_channel_ARADDR <= io_master_read_address_channel_ARADDR @[src/main/scala/bus/BusSwitch.scala 95:47]
    io_slaves_2_read_address_channel_ARPROT <= io_master_read_address_channel_ARPROT @[src/main/scala/bus/BusSwitch.scala 96:47]
    io_slaves_2_read_data_channel_RREADY <= _io_slaves_2_read_data_channel_RREADY_T_1 @[src/main/scala/bus/BusSwitch.scala 99:43]
    io_slaves_3_write_address_channel_AWVALID <= _io_slaves_3_write_address_channel_AWVALID_T @[src/main/scala/bus/BusSwitch.scala 81:48]
    io_slaves_3_write_address_channel_AWADDR <= io_master_write_address_channel_AWADDR @[src/main/scala/bus/BusSwitch.scala 82:48]
    io_slaves_3_write_address_channel_AWPROT <= io_master_write_address_channel_AWPROT @[src/main/scala/bus/BusSwitch.scala 83:48]
    io_slaves_3_write_data_channel_WVALID <= _io_slaves_3_write_data_channel_WVALID_T @[src/main/scala/bus/BusSwitch.scala 86:44]
    io_slaves_3_write_data_channel_WDATA <= io_master_write_data_channel_WDATA @[src/main/scala/bus/BusSwitch.scala 87:44]
    io_slaves_3_write_data_channel_WSTRB <= io_master_write_data_channel_WSTRB @[src/main/scala/bus/BusSwitch.scala 88:44]
    io_slaves_3_write_response_channel_BREADY <= _io_slaves_3_write_response_channel_BREADY_T_1 @[src/main/scala/bus/BusSwitch.scala 91:48]
    io_slaves_3_read_address_channel_ARVALID <= _io_slaves_3_read_address_channel_ARVALID_T @[src/main/scala/bus/BusSwitch.scala 94:47]
    io_slaves_3_read_address_channel_ARADDR <= io_master_read_address_channel_ARADDR @[src/main/scala/bus/BusSwitch.scala 95:47]
    io_slaves_3_read_address_channel_ARPROT <= io_master_read_address_channel_ARPROT @[src/main/scala/bus/BusSwitch.scala 96:47]
    io_slaves_3_read_data_channel_RREADY <= _io_slaves_3_read_data_channel_RREADY_T_1 @[src/main/scala/bus/BusSwitch.scala 99:43]
    io_slaves_4_write_address_channel_AWVALID <= _io_slaves_4_write_address_channel_AWVALID_T @[src/main/scala/bus/BusSwitch.scala 81:48]
    io_slaves_4_write_address_channel_AWADDR <= io_master_write_address_channel_AWADDR @[src/main/scala/bus/BusSwitch.scala 82:48]
    io_slaves_4_write_address_channel_AWPROT <= io_master_write_address_channel_AWPROT @[src/main/scala/bus/BusSwitch.scala 83:48]
    io_slaves_4_write_data_channel_WVALID <= _io_slaves_4_write_data_channel_WVALID_T @[src/main/scala/bus/BusSwitch.scala 86:44]
    io_slaves_4_write_data_channel_WDATA <= io_master_write_data_channel_WDATA @[src/main/scala/bus/BusSwitch.scala 87:44]
    io_slaves_4_write_data_channel_WSTRB <= io_master_write_data_channel_WSTRB @[src/main/scala/bus/BusSwitch.scala 88:44]
    io_slaves_4_write_response_channel_BREADY <= _io_slaves_4_write_response_channel_BREADY_T_1 @[src/main/scala/bus/BusSwitch.scala 91:48]
    io_slaves_4_read_address_channel_ARVALID <= _io_slaves_4_read_address_channel_ARVALID_T @[src/main/scala/bus/BusSwitch.scala 94:47]
    io_slaves_4_read_address_channel_ARADDR <= io_master_read_address_channel_ARADDR @[src/main/scala/bus/BusSwitch.scala 95:47]
    io_slaves_4_read_address_channel_ARPROT <= io_master_read_address_channel_ARPROT @[src/main/scala/bus/BusSwitch.scala 96:47]
    io_slaves_4_read_data_channel_RREADY <= _io_slaves_4_read_data_channel_RREADY_T_1 @[src/main/scala/bus/BusSwitch.scala 99:43]
    io_slaves_5_write_address_channel_AWVALID <= _io_slaves_5_write_address_channel_AWVALID_T @[src/main/scala/bus/BusSwitch.scala 81:48]
    io_slaves_5_write_address_channel_AWADDR <= io_master_write_address_channel_AWADDR @[src/main/scala/bus/BusSwitch.scala 82:48]
    io_slaves_5_write_address_channel_AWPROT <= io_master_write_address_channel_AWPROT @[src/main/scala/bus/BusSwitch.scala 83:48]
    io_slaves_5_write_data_channel_WVALID <= _io_slaves_5_write_data_channel_WVALID_T @[src/main/scala/bus/BusSwitch.scala 86:44]
    io_slaves_5_write_data_channel_WDATA <= io_master_write_data_channel_WDATA @[src/main/scala/bus/BusSwitch.scala 87:44]
    io_slaves_5_write_data_channel_WSTRB <= io_master_write_data_channel_WSTRB @[src/main/scala/bus/BusSwitch.scala 88:44]
    io_slaves_5_write_response_channel_BREADY <= _io_slaves_5_write_response_channel_BREADY_T_1 @[src/main/scala/bus/BusSwitch.scala 91:48]
    io_slaves_5_read_address_channel_ARVALID <= _io_slaves_5_read_address_channel_ARVALID_T @[src/main/scala/bus/BusSwitch.scala 94:47]
    io_slaves_5_read_address_channel_ARADDR <= io_master_read_address_channel_ARADDR @[src/main/scala/bus/BusSwitch.scala 95:47]
    io_slaves_5_read_address_channel_ARPROT <= io_master_read_address_channel_ARPROT @[src/main/scala/bus/BusSwitch.scala 96:47]
    io_slaves_5_read_data_channel_RREADY <= _io_slaves_5_read_data_channel_RREADY_T_1 @[src/main/scala/bus/BusSwitch.scala 99:43]
    io_slaves_6_write_address_channel_AWVALID <= _io_slaves_6_write_address_channel_AWVALID_T @[src/main/scala/bus/BusSwitch.scala 81:48]
    io_slaves_6_write_address_channel_AWADDR <= io_master_write_address_channel_AWADDR @[src/main/scala/bus/BusSwitch.scala 82:48]
    io_slaves_6_write_address_channel_AWPROT <= io_master_write_address_channel_AWPROT @[src/main/scala/bus/BusSwitch.scala 83:48]
    io_slaves_6_write_data_channel_WVALID <= _io_slaves_6_write_data_channel_WVALID_T @[src/main/scala/bus/BusSwitch.scala 86:44]
    io_slaves_6_write_data_channel_WDATA <= io_master_write_data_channel_WDATA @[src/main/scala/bus/BusSwitch.scala 87:44]
    io_slaves_6_write_data_channel_WSTRB <= io_master_write_data_channel_WSTRB @[src/main/scala/bus/BusSwitch.scala 88:44]
    io_slaves_6_write_response_channel_BREADY <= _io_slaves_6_write_response_channel_BREADY_T_1 @[src/main/scala/bus/BusSwitch.scala 91:48]
    io_slaves_6_read_address_channel_ARVALID <= _io_slaves_6_read_address_channel_ARVALID_T @[src/main/scala/bus/BusSwitch.scala 94:47]
    io_slaves_6_read_address_channel_ARADDR <= io_master_read_address_channel_ARADDR @[src/main/scala/bus/BusSwitch.scala 95:47]
    io_slaves_6_read_address_channel_ARPROT <= io_master_read_address_channel_ARPROT @[src/main/scala/bus/BusSwitch.scala 96:47]
    io_slaves_6_read_data_channel_RREADY <= _io_slaves_6_read_data_channel_RREADY_T_1 @[src/main/scala/bus/BusSwitch.scala 99:43]
    io_slaves_7_write_address_channel_AWVALID <= _io_slaves_7_write_address_channel_AWVALID_T @[src/main/scala/bus/BusSwitch.scala 81:48]
    io_slaves_7_write_address_channel_AWADDR <= io_master_write_address_channel_AWADDR @[src/main/scala/bus/BusSwitch.scala 82:48]
    io_slaves_7_write_address_channel_AWPROT <= io_master_write_address_channel_AWPROT @[src/main/scala/bus/BusSwitch.scala 83:48]
    io_slaves_7_write_data_channel_WVALID <= _io_slaves_7_write_data_channel_WVALID_T @[src/main/scala/bus/BusSwitch.scala 86:44]
    io_slaves_7_write_data_channel_WDATA <= io_master_write_data_channel_WDATA @[src/main/scala/bus/BusSwitch.scala 87:44]
    io_slaves_7_write_data_channel_WSTRB <= io_master_write_data_channel_WSTRB @[src/main/scala/bus/BusSwitch.scala 88:44]
    io_slaves_7_write_response_channel_BREADY <= _io_slaves_7_write_response_channel_BREADY_T_1 @[src/main/scala/bus/BusSwitch.scala 91:48]
    io_slaves_7_read_address_channel_ARVALID <= _io_slaves_7_read_address_channel_ARVALID_T @[src/main/scala/bus/BusSwitch.scala 94:47]
    io_slaves_7_read_address_channel_ARADDR <= io_master_read_address_channel_ARADDR @[src/main/scala/bus/BusSwitch.scala 95:47]
    io_slaves_7_read_address_channel_ARPROT <= io_master_read_address_channel_ARPROT @[src/main/scala/bus/BusSwitch.scala 96:47]
    io_slaves_7_read_data_channel_RREADY <= _io_slaves_7_read_data_channel_RREADY_T_1 @[src/main/scala/bus/BusSwitch.scala 99:43]
    io_master_write_address_channel_AWREADY <= _io_master_write_address_channel_AWREADY_WIRE @[src/main/scala/bus/BusSwitch.scala 105:43]
    io_master_write_data_channel_WREADY <= _io_master_write_data_channel_WREADY_WIRE @[src/main/scala/bus/BusSwitch.scala 106:43]
    io_master_write_response_channel_BVALID <= _io_master_write_response_channel_BVALID_WIRE @[src/main/scala/bus/BusSwitch.scala 107:43]
    io_master_write_response_channel_BRESP <= _io_master_write_response_channel_BRESP_WIRE @[src/main/scala/bus/BusSwitch.scala 108:43]
    io_master_read_address_channel_ARREADY <= _io_master_read_address_channel_ARREADY_WIRE @[src/main/scala/bus/BusSwitch.scala 110:42]
    io_master_read_data_channel_RVALID <= _io_master_read_data_channel_RVALID_WIRE @[src/main/scala/bus/BusSwitch.scala 111:42]
    io_master_read_data_channel_RDATA <= _io_master_read_data_channel_RDATA_WIRE @[src/main/scala/bus/BusSwitch.scala 112:42]
    io_master_read_data_channel_RRESP <= _io_master_read_data_channel_RRESP_WIRE @[src/main/scala/bus/BusSwitch.scala 113:42]
    read_sel <= mux(reset, UInt<8>("h0"), _GEN_1) @[src/main/scala/bus/BusSwitch.scala 55:{26,26}]
    write_sel <= mux(reset, UInt<8>("h0"), _GEN_3) @[src/main/scala/bus/BusSwitch.scala 56:{26,26}]

  module FreeRTOSTestTop :
    input clock : Clock
    input reset : UInt<1>
    input io_regs_debug_read_address : UInt<5> @[src/test/scala/riscv/FreeRTOSTestTop.scala 28:14]
    input io_mem_debug_read_address : UInt<32> @[src/test/scala/riscv/FreeRTOSTestTop.scala 28:14]
    output io_regs_debug_read_data : UInt<32> @[src/test/scala/riscv/FreeRTOSTestTop.scala 28:14]
    output io_mem_debug_read_data : UInt<32> @[src/test/scala/riscv/FreeRTOSTestTop.scala 28:14]
    input io_csr_debug_read_address : UInt<12> @[src/test/scala/riscv/FreeRTOSTestTop.scala 28:14]
    output io_csr_debug_read_data : UInt<32> @[src/test/scala/riscv/FreeRTOSTestTop.scala 28:14]
    output io_timer_mtime : UInt<64> @[src/test/scala/riscv/FreeRTOSTestTop.scala 28:14]
    output io_timer_mtimecmp : UInt<64> @[src/test/scala/riscv/FreeRTOSTestTop.scala 28:14]
    output io_timer_mtip : UInt<1> @[src/test/scala/riscv/FreeRTOSTestTop.scala 28:14]
    output io_uart_txd : UInt<1> @[src/test/scala/riscv/FreeRTOSTestTop.scala 28:14]
    input io_external_interrupt : UInt<1> @[src/test/scala/riscv/FreeRTOSTestTop.scala 28:14]

    inst mem of Memory @[src/test/scala/riscv/FreeRTOSTestTop.scala 50:31]
    inst instruction_rom of InstructionROM @[src/test/scala/riscv/FreeRTOSTestTop.scala 51:31]
    inst rom_loader of ROMLoader @[src/test/scala/riscv/FreeRTOSTestTop.scala 52:31]
    inst machine_timer of MachineTimer @[src/test/scala/riscv/FreeRTOSTestTop.scala 53:31]
    inst uart of Uart @[src/test/scala/riscv/FreeRTOSTestTop.scala 54:31]
    inst dummy of DummySlave @[src/test/scala/riscv/FreeRTOSTestTop.scala 55:31]
    inst cpu of CPU @[src/test/scala/riscv/FreeRTOSTestTop.scala 56:31]
    inst bus_switch of BusSwitch @[src/test/scala/riscv/FreeRTOSTestTop.scala 57:31]
    inst mem_slave of AXI4LiteSlave @[src/test/scala/riscv/FreeRTOSTestTop.scala 58:31]
    node interrupt_vector_lo = cat(UInt<10>("h0"), machine_timer.io_mtip) @[src/test/scala/riscv/FreeRTOSTestTop.scala 73:26]
    node interrupt_vector_hi = cat(UInt<20>("h0"), io_external_interrupt) @[src/test/scala/riscv/FreeRTOSTestTop.scala 73:26]
    node _interrupt_vector_T = cat(interrupt_vector_hi, interrupt_vector_lo) @[src/test/scala/riscv/FreeRTOSTestTop.scala 73:26]
    node loading = eq(rom_loader.io_load_finished, UInt<1>("h0")) @[src/test/scala/riscv/FreeRTOSTestTop.scala 118:17]
    node _mem_io_bundle_address_T = mux(loading, rom_loader.io_bundle_address, mem_slave.io_bundle_address) @[src/test/scala/riscv/FreeRTOSTestTop.scala 120:36]
    node _mem_io_bundle_write_data_T = mux(loading, rom_loader.io_bundle_write_data, mem_slave.io_bundle_write_data) @[src/test/scala/riscv/FreeRTOSTestTop.scala 121:36]
    node _mem_io_bundle_write_enable_T = mux(loading, rom_loader.io_bundle_write_enable, mem_slave.io_bundle_write) @[src/test/scala/riscv/FreeRTOSTestTop.scala 122:36]
    node _T_0 = mux(loading, rom_loader.io_bundle_write_strobe_0, mem_slave.io_bundle_write_strobe_0) @[src/test/scala/riscv/FreeRTOSTestTop.scala 123:36]
    node _T_1 = mux(loading, rom_loader.io_bundle_write_strobe_1, mem_slave.io_bundle_write_strobe_1) @[src/test/scala/riscv/FreeRTOSTestTop.scala 123:36]
    node _T_2 = mux(loading, rom_loader.io_bundle_write_strobe_2, mem_slave.io_bundle_write_strobe_2) @[src/test/scala/riscv/FreeRTOSTestTop.scala 123:36]
    node _T_3 = mux(loading, rom_loader.io_bundle_write_strobe_3, mem_slave.io_bundle_write_strobe_3) @[src/test/scala/riscv/FreeRTOSTestTop.scala 123:36]
    node _read_pending_T = eq(loading, UInt<1>("h0")) @[src/test/scala/riscv/FreeRTOSTestTop.scala 128:58]
    node _read_pending_T_1 = and(mem_slave.io_bundle_read, _read_pending_T) @[src/test/scala/riscv/FreeRTOSTestTop.scala 128:55]
    reg read_pending : UInt<1>, clock with :
      reset => (UInt<1>("h0"), read_pending) @[src/test/scala/riscv/FreeRTOSTestTop.scala 128:29]
    node interrupt_vector = _interrupt_vector_T @[src/test/scala/riscv/FreeRTOSTestTop.scala 72:37 73:20]
    io_regs_debug_read_data <= cpu.io_debug_read_data @[src/test/scala/riscv/FreeRTOSTestTop.scala 91:33]
    io_mem_debug_read_data <= mem.io_debug_read_data @[src/test/scala/riscv/FreeRTOSTestTop.scala 136:29]
    io_csr_debug_read_data <= cpu.io_csr_debug_read_data @[src/test/scala/riscv/FreeRTOSTestTop.scala 93:33]
    io_timer_mtime <= machine_timer.io_debug_mtime @[src/test/scala/riscv/FreeRTOSTestTop.scala 144:21]
    io_timer_mtimecmp <= machine_timer.io_debug_mtimecmp @[src/test/scala/riscv/FreeRTOSTestTop.scala 145:21]
    io_timer_mtip <= machine_timer.io_mtip @[src/test/scala/riscv/FreeRTOSTestTop.scala 146:21]
    io_uart_txd <= uart.io_txd @[src/test/scala/riscv/FreeRTOSTestTop.scala 141:16]
    mem.clock <= clock
    mem.reset <= reset
    mem.io_bundle_address <= _mem_io_bundle_address_T @[src/test/scala/riscv/FreeRTOSTestTop.scala 120:30]
    mem.io_bundle_write_data <= _mem_io_bundle_write_data_T @[src/test/scala/riscv/FreeRTOSTestTop.scala 121:30]
    mem.io_bundle_write_enable <= _mem_io_bundle_write_enable_T @[src/test/scala/riscv/FreeRTOSTestTop.scala 122:30]
    mem.io_bundle_write_strobe_0 <= _T_0 @[src/test/scala/riscv/FreeRTOSTestTop.scala 123:30]
    mem.io_bundle_write_strobe_1 <= _T_1 @[src/test/scala/riscv/FreeRTOSTestTop.scala 123:30]
    mem.io_bundle_write_strobe_2 <= _T_2 @[src/test/scala/riscv/FreeRTOSTestTop.scala 123:30]
    mem.io_bundle_write_strobe_3 <= _T_3 @[src/test/scala/riscv/FreeRTOSTestTop.scala 123:30]
    mem.io_instruction_address <= cpu.io_instruction_address @[src/test/scala/riscv/FreeRTOSTestTop.scala 67:30]
    mem.io_debug_read_address <= io_mem_debug_read_address @[src/test/scala/riscv/FreeRTOSTestTop.scala 135:29]
    instruction_rom.clock <= clock
    instruction_rom.reset <= reset
    instruction_rom.io_address <= rom_loader.io_rom_address @[src/test/scala/riscv/FreeRTOSTestTop.scala 63:30]
    rom_loader.clock <= clock
    rom_loader.reset <= reset
    rom_loader.io_bundle_read_data <= mem.io_bundle_read_data @[src/test/scala/riscv/FreeRTOSTestTop.scala 125:34]
    rom_loader.io_rom_data <= instruction_rom.io_data @[src/test/scala/riscv/FreeRTOSTestTop.scala 61:30]
    rom_loader.io_load_address <= UInt<32>("h1000") @[src/test/scala/riscv/FreeRTOSTestTop.scala 62:30]
    machine_timer.clock <= clock
    machine_timer.reset <= reset
    machine_timer.io_channels_write_address_channel_AWVALID <= bus_switch.io_slaves_3_write_address_channel_AWVALID @[src/test/scala/riscv/FreeRTOSTestTop.scala 110:27]
    machine_timer.io_channels_write_address_channel_AWADDR <= bus_switch.io_slaves_3_write_address_channel_AWADDR @[src/test/scala/riscv/FreeRTOSTestTop.scala 110:27]
    machine_timer.io_channels_write_address_channel_AWPROT <= bus_switch.io_slaves_3_write_address_channel_AWPROT @[src/test/scala/riscv/FreeRTOSTestTop.scala 110:27]
    machine_timer.io_channels_write_data_channel_WVALID <= bus_switch.io_slaves_3_write_data_channel_WVALID @[src/test/scala/riscv/FreeRTOSTestTop.scala 110:27]
    machine_timer.io_channels_write_data_channel_WDATA <= bus_switch.io_slaves_3_write_data_channel_WDATA @[src/test/scala/riscv/FreeRTOSTestTop.scala 110:27]
    machine_timer.io_channels_write_data_channel_WSTRB <= bus_switch.io_slaves_3_write_data_channel_WSTRB @[src/test/scala/riscv/FreeRTOSTestTop.scala 110:27]
    machine_timer.io_channels_write_response_channel_BREADY <= bus_switch.io_slaves_3_write_response_channel_BREADY @[src/test/scala/riscv/FreeRTOSTestTop.scala 110:27]
    machine_timer.io_channels_read_address_channel_ARVALID <= bus_switch.io_slaves_3_read_address_channel_ARVALID @[src/test/scala/riscv/FreeRTOSTestTop.scala 110:27]
    machine_timer.io_channels_read_address_channel_ARADDR <= bus_switch.io_slaves_3_read_address_channel_ARADDR @[src/test/scala/riscv/FreeRTOSTestTop.scala 110:27]
    machine_timer.io_channels_read_address_channel_ARPROT <= bus_switch.io_slaves_3_read_address_channel_ARPROT @[src/test/scala/riscv/FreeRTOSTestTop.scala 110:27]
    machine_timer.io_channels_read_data_channel_RREADY <= bus_switch.io_slaves_3_read_data_channel_RREADY @[src/test/scala/riscv/FreeRTOSTestTop.scala 110:27]
    uart.clock <= clock
    uart.reset <= reset
    uart.io_channels_write_address_channel_AWVALID <= bus_switch.io_slaves_2_write_address_channel_AWVALID @[src/test/scala/riscv/FreeRTOSTestTop.scala 107:27]
    uart.io_channels_write_address_channel_AWADDR <= bits(bus_switch.io_slaves_2_write_address_channel_AWADDR, 7, 0) @[src/test/scala/riscv/FreeRTOSTestTop.scala 107:27]
    uart.io_channels_write_address_channel_AWPROT <= bus_switch.io_slaves_2_write_address_channel_AWPROT @[src/test/scala/riscv/FreeRTOSTestTop.scala 107:27]
    uart.io_channels_write_data_channel_WVALID <= bus_switch.io_slaves_2_write_data_channel_WVALID @[src/test/scala/riscv/FreeRTOSTestTop.scala 107:27]
    uart.io_channels_write_data_channel_WDATA <= bus_switch.io_slaves_2_write_data_channel_WDATA @[src/test/scala/riscv/FreeRTOSTestTop.scala 107:27]
    uart.io_channels_write_data_channel_WSTRB <= bus_switch.io_slaves_2_write_data_channel_WSTRB @[src/test/scala/riscv/FreeRTOSTestTop.scala 107:27]
    uart.io_channels_write_response_channel_BREADY <= bus_switch.io_slaves_2_write_response_channel_BREADY @[src/test/scala/riscv/FreeRTOSTestTop.scala 107:27]
    uart.io_channels_read_address_channel_ARVALID <= bus_switch.io_slaves_2_read_address_channel_ARVALID @[src/test/scala/riscv/FreeRTOSTestTop.scala 107:27]
    uart.io_channels_read_address_channel_ARADDR <= bits(bus_switch.io_slaves_2_read_address_channel_ARADDR, 7, 0) @[src/test/scala/riscv/FreeRTOSTestTop.scala 107:27]
    uart.io_channels_read_address_channel_ARPROT <= bus_switch.io_slaves_2_read_address_channel_ARPROT @[src/test/scala/riscv/FreeRTOSTestTop.scala 107:27]
    uart.io_channels_read_data_channel_RREADY <= bus_switch.io_slaves_2_read_data_channel_RREADY @[src/test/scala/riscv/FreeRTOSTestTop.scala 107:27]
    uart.io_rxd <= UInt<1>("h1") @[src/test/scala/riscv/FreeRTOSTestTop.scala 140:16]
    dummy.clock <= clock
    dummy.reset <= reset
    dummy.io_channels_write_address_channel_AWVALID <= bus_switch.io_slaves_7_write_address_channel_AWVALID @[src/test/scala/riscv/FreeRTOSTestTop.scala 114:29]
    dummy.io_channels_write_address_channel_AWADDR <= bits(bus_switch.io_slaves_7_write_address_channel_AWADDR, 3, 0) @[src/test/scala/riscv/FreeRTOSTestTop.scala 114:29]
    dummy.io_channels_write_address_channel_AWPROT <= bus_switch.io_slaves_7_write_address_channel_AWPROT @[src/test/scala/riscv/FreeRTOSTestTop.scala 114:29]
    dummy.io_channels_write_data_channel_WVALID <= bus_switch.io_slaves_7_write_data_channel_WVALID @[src/test/scala/riscv/FreeRTOSTestTop.scala 114:29]
    dummy.io_channels_write_data_channel_WDATA <= bus_switch.io_slaves_7_write_data_channel_WDATA @[src/test/scala/riscv/FreeRTOSTestTop.scala 114:29]
    dummy.io_channels_write_data_channel_WSTRB <= bus_switch.io_slaves_7_write_data_channel_WSTRB @[src/test/scala/riscv/FreeRTOSTestTop.scala 114:29]
    dummy.io_channels_write_response_channel_BREADY <= bus_switch.io_slaves_7_write_response_channel_BREADY @[src/test/scala/riscv/FreeRTOSTestTop.scala 114:29]
    dummy.io_channels_read_address_channel_ARVALID <= bus_switch.io_slaves_7_read_address_channel_ARVALID @[src/test/scala/riscv/FreeRTOSTestTop.scala 114:29]
    dummy.io_channels_read_address_channel_ARADDR <= bits(bus_switch.io_slaves_7_read_address_channel_ARADDR, 3, 0) @[src/test/scala/riscv/FreeRTOSTestTop.scala 114:29]
    dummy.io_channels_read_address_channel_ARPROT <= bus_switch.io_slaves_7_read_address_channel_ARPROT @[src/test/scala/riscv/FreeRTOSTestTop.scala 114:29]
    dummy.io_channels_read_data_channel_RREADY <= bus_switch.io_slaves_7_read_data_channel_RREADY @[src/test/scala/riscv/FreeRTOSTestTop.scala 114:29]
    cpu.clock <= clock
    cpu.reset <= reset
    cpu.io_instruction <= mem.io_instruction @[src/test/scala/riscv/FreeRTOSTestTop.scala 68:30]
    cpu.io_instruction_valid <= rom_loader.io_load_finished @[src/test/scala/riscv/FreeRTOSTestTop.scala 69:30]
    cpu.io_memory_bundle_read_data <= UInt<32>("h0") @[src/test/scala/riscv/FreeRTOSTestTop.scala 82:44]
    cpu.io_memory_bundle_read_valid <= UInt<1>("h0") @[src/test/scala/riscv/FreeRTOSTestTop.scala 83:44]
    cpu.io_memory_bundle_write_valid <= UInt<1>("h0") @[src/test/scala/riscv/FreeRTOSTestTop.scala 84:44]
    cpu.io_memory_bundle_write_data_accepted <= UInt<1>("h0") @[src/test/scala/riscv/FreeRTOSTestTop.scala 85:44]
    cpu.io_memory_bundle_busy <= UInt<1>("h0") @[src/test/scala/riscv/FreeRTOSTestTop.scala 86:44]
    cpu.io_memory_bundle_granted <= UInt<1>("h0") @[src/test/scala/riscv/FreeRTOSTestTop.scala 87:44]
    cpu.io_axi4_channels_write_address_channel_AWREADY <= bus_switch.io_master_write_address_channel_AWREADY @[src/test/scala/riscv/FreeRTOSTestTop.scala 97:25]
    cpu.io_axi4_channels_write_data_channel_WREADY <= bus_switch.io_master_write_data_channel_WREADY @[src/test/scala/riscv/FreeRTOSTestTop.scala 97:25]
    cpu.io_axi4_channels_write_response_channel_BVALID <= bus_switch.io_master_write_response_channel_BVALID @[src/test/scala/riscv/FreeRTOSTestTop.scala 97:25]
    cpu.io_axi4_channels_write_response_channel_BRESP <= bus_switch.io_master_write_response_channel_BRESP @[src/test/scala/riscv/FreeRTOSTestTop.scala 97:25]
    cpu.io_axi4_channels_read_address_channel_ARREADY <= bus_switch.io_master_read_address_channel_ARREADY @[src/test/scala/riscv/FreeRTOSTestTop.scala 97:25]
    cpu.io_axi4_channels_read_data_channel_RVALID <= bus_switch.io_master_read_data_channel_RVALID @[src/test/scala/riscv/FreeRTOSTestTop.scala 97:25]
    cpu.io_axi4_channels_read_data_channel_RDATA <= bus_switch.io_master_read_data_channel_RDATA @[src/test/scala/riscv/FreeRTOSTestTop.scala 97:25]
    cpu.io_axi4_channels_read_data_channel_RRESP <= bus_switch.io_master_read_data_channel_RRESP @[src/test/scala/riscv/FreeRTOSTestTop.scala 97:25]
    cpu.io_interrupt_flag <= interrupt_vector @[src/test/scala/riscv/FreeRTOSTestTop.scala 79:25]
    cpu.io_debug_read_address <= io_regs_debug_read_address @[src/test/scala/riscv/FreeRTOSTestTop.scala 90:33]
    cpu.io_csr_debug_read_address <= io_csr_debug_read_address @[src/test/scala/riscv/FreeRTOSTestTop.scala 92:33]
    bus_switch.clock <= clock
    bus_switch.reset <= reset
    bus_switch.io_address <= cpu.io_bus_address @[src/test/scala/riscv/FreeRTOSTestTop.scala 98:25]
    bus_switch.io_slaves_0_write_address_channel_AWREADY <= mem_slave.io_channels_write_address_channel_AWREADY @[src/test/scala/riscv/FreeRTOSTestTop.scala 101:27]
    bus_switch.io_slaves_0_write_data_channel_WREADY <= mem_slave.io_channels_write_data_channel_WREADY @[src/test/scala/riscv/FreeRTOSTestTop.scala 101:27]
    bus_switch.io_slaves_0_write_response_channel_BVALID <= mem_slave.io_channels_write_response_channel_BVALID @[src/test/scala/riscv/FreeRTOSTestTop.scala 101:27]
    bus_switch.io_slaves_0_write_response_channel_BRESP <= mem_slave.io_channels_write_response_channel_BRESP @[src/test/scala/riscv/FreeRTOSTestTop.scala 101:27]
    bus_switch.io_slaves_0_read_address_channel_ARREADY <= mem_slave.io_channels_read_address_channel_ARREADY @[src/test/scala/riscv/FreeRTOSTestTop.scala 101:27]
    bus_switch.io_slaves_0_read_data_channel_RVALID <= mem_slave.io_channels_read_data_channel_RVALID @[src/test/scala/riscv/FreeRTOSTestTop.scala 101:27]
    bus_switch.io_slaves_0_read_data_channel_RDATA <= mem_slave.io_channels_read_data_channel_RDATA @[src/test/scala/riscv/FreeRTOSTestTop.scala 101:27]
    bus_switch.io_slaves_0_read_data_channel_RRESP <= mem_slave.io_channels_read_data_channel_RRESP @[src/test/scala/riscv/FreeRTOSTestTop.scala 101:27]
    bus_switch.io_slaves_1_write_address_channel_AWREADY <= dummy.io_channels_write_address_channel_AWREADY @[src/test/scala/riscv/FreeRTOSTestTop.scala 104:27]
    bus_switch.io_slaves_1_write_data_channel_WREADY <= dummy.io_channels_write_data_channel_WREADY @[src/test/scala/riscv/FreeRTOSTestTop.scala 104:27]
    bus_switch.io_slaves_1_write_response_channel_BVALID <= dummy.io_channels_write_response_channel_BVALID @[src/test/scala/riscv/FreeRTOSTestTop.scala 104:27]
    bus_switch.io_slaves_1_write_response_channel_BRESP <= dummy.io_channels_write_response_channel_BRESP @[src/test/scala/riscv/FreeRTOSTestTop.scala 104:27]
    bus_switch.io_slaves_1_read_address_channel_ARREADY <= dummy.io_channels_read_address_channel_ARREADY @[src/test/scala/riscv/FreeRTOSTestTop.scala 104:27]
    bus_switch.io_slaves_1_read_data_channel_RVALID <= dummy.io_channels_read_data_channel_RVALID @[src/test/scala/riscv/FreeRTOSTestTop.scala 104:27]
    bus_switch.io_slaves_1_read_data_channel_RDATA <= dummy.io_channels_read_data_channel_RDATA @[src/test/scala/riscv/FreeRTOSTestTop.scala 104:27]
    bus_switch.io_slaves_1_read_data_channel_RRESP <= dummy.io_channels_read_data_channel_RRESP @[src/test/scala/riscv/FreeRTOSTestTop.scala 104:27]
    bus_switch.io_slaves_2_write_address_channel_AWREADY <= uart.io_channels_write_address_channel_AWREADY @[src/test/scala/riscv/FreeRTOSTestTop.scala 107:27]
    bus_switch.io_slaves_2_write_data_channel_WREADY <= uart.io_channels_write_data_channel_WREADY @[src/test/scala/riscv/FreeRTOSTestTop.scala 107:27]
    bus_switch.io_slaves_2_write_response_channel_BVALID <= uart.io_channels_write_response_channel_BVALID @[src/test/scala/riscv/FreeRTOSTestTop.scala 107:27]
    bus_switch.io_slaves_2_write_response_channel_BRESP <= uart.io_channels_write_response_channel_BRESP @[src/test/scala/riscv/FreeRTOSTestTop.scala 107:27]
    bus_switch.io_slaves_2_read_address_channel_ARREADY <= uart.io_channels_read_address_channel_ARREADY @[src/test/scala/riscv/FreeRTOSTestTop.scala 107:27]
    bus_switch.io_slaves_2_read_data_channel_RVALID <= uart.io_channels_read_data_channel_RVALID @[src/test/scala/riscv/FreeRTOSTestTop.scala 107:27]
    bus_switch.io_slaves_2_read_data_channel_RDATA <= uart.io_channels_read_data_channel_RDATA @[src/test/scala/riscv/FreeRTOSTestTop.scala 107:27]
    bus_switch.io_slaves_2_read_data_channel_RRESP <= uart.io_channels_read_data_channel_RRESP @[src/test/scala/riscv/FreeRTOSTestTop.scala 107:27]
    bus_switch.io_slaves_3_write_address_channel_AWREADY <= machine_timer.io_channels_write_address_channel_AWREADY @[src/test/scala/riscv/FreeRTOSTestTop.scala 110:27]
    bus_switch.io_slaves_3_write_data_channel_WREADY <= machine_timer.io_channels_write_data_channel_WREADY @[src/test/scala/riscv/FreeRTOSTestTop.scala 110:27]
    bus_switch.io_slaves_3_write_response_channel_BVALID <= machine_timer.io_channels_write_response_channel_BVALID @[src/test/scala/riscv/FreeRTOSTestTop.scala 110:27]
    bus_switch.io_slaves_3_write_response_channel_BRESP <= machine_timer.io_channels_write_response_channel_BRESP @[src/test/scala/riscv/FreeRTOSTestTop.scala 110:27]
    bus_switch.io_slaves_3_read_address_channel_ARREADY <= machine_timer.io_channels_read_address_channel_ARREADY @[src/test/scala/riscv/FreeRTOSTestTop.scala 110:27]
    bus_switch.io_slaves_3_read_data_channel_RVALID <= machine_timer.io_channels_read_data_channel_RVALID @[src/test/scala/riscv/FreeRTOSTestTop.scala 110:27]
    bus_switch.io_slaves_3_read_data_channel_RDATA <= machine_timer.io_channels_read_data_channel_RDATA @[src/test/scala/riscv/FreeRTOSTestTop.scala 110:27]
    bus_switch.io_slaves_3_read_data_channel_RRESP <= machine_timer.io_channels_read_data_channel_RRESP @[src/test/scala/riscv/FreeRTOSTestTop.scala 110:27]
    bus_switch.io_slaves_4_write_address_channel_AWREADY <= dummy.io_channels_write_address_channel_AWREADY @[src/test/scala/riscv/FreeRTOSTestTop.scala 114:29]
    bus_switch.io_slaves_4_write_data_channel_WREADY <= dummy.io_channels_write_data_channel_WREADY @[src/test/scala/riscv/FreeRTOSTestTop.scala 114:29]
    bus_switch.io_slaves_4_write_response_channel_BVALID <= dummy.io_channels_write_response_channel_BVALID @[src/test/scala/riscv/FreeRTOSTestTop.scala 114:29]
    bus_switch.io_slaves_4_write_response_channel_BRESP <= dummy.io_channels_write_response_channel_BRESP @[src/test/scala/riscv/FreeRTOSTestTop.scala 114:29]
    bus_switch.io_slaves_4_read_address_channel_ARREADY <= dummy.io_channels_read_address_channel_ARREADY @[src/test/scala/riscv/FreeRTOSTestTop.scala 114:29]
    bus_switch.io_slaves_4_read_data_channel_RVALID <= dummy.io_channels_read_data_channel_RVALID @[src/test/scala/riscv/FreeRTOSTestTop.scala 114:29]
    bus_switch.io_slaves_4_read_data_channel_RDATA <= dummy.io_channels_read_data_channel_RDATA @[src/test/scala/riscv/FreeRTOSTestTop.scala 114:29]
    bus_switch.io_slaves_4_read_data_channel_RRESP <= dummy.io_channels_read_data_channel_RRESP @[src/test/scala/riscv/FreeRTOSTestTop.scala 114:29]
    bus_switch.io_slaves_5_write_address_channel_AWREADY <= dummy.io_channels_write_address_channel_AWREADY @[src/test/scala/riscv/FreeRTOSTestTop.scala 114:29]
    bus_switch.io_slaves_5_write_data_channel_WREADY <= dummy.io_channels_write_data_channel_WREADY @[src/test/scala/riscv/FreeRTOSTestTop.scala 114:29]
    bus_switch.io_slaves_5_write_response_channel_BVALID <= dummy.io_channels_write_response_channel_BVALID @[src/test/scala/riscv/FreeRTOSTestTop.scala 114:29]
    bus_switch.io_slaves_5_write_response_channel_BRESP <= dummy.io_channels_write_response_channel_BRESP @[src/test/scala/riscv/FreeRTOSTestTop.scala 114:29]
    bus_switch.io_slaves_5_read_address_channel_ARREADY <= dummy.io_channels_read_address_channel_ARREADY @[src/test/scala/riscv/FreeRTOSTestTop.scala 114:29]
    bus_switch.io_slaves_5_read_data_channel_RVALID <= dummy.io_channels_read_data_channel_RVALID @[src/test/scala/riscv/FreeRTOSTestTop.scala 114:29]
    bus_switch.io_slaves_5_read_data_channel_RDATA <= dummy.io_channels_read_data_channel_RDATA @[src/test/scala/riscv/FreeRTOSTestTop.scala 114:29]
    bus_switch.io_slaves_5_read_data_channel_RRESP <= dummy.io_channels_read_data_channel_RRESP @[src/test/scala/riscv/FreeRTOSTestTop.scala 114:29]
    bus_switch.io_slaves_6_write_address_channel_AWREADY <= dummy.io_channels_write_address_channel_AWREADY @[src/test/scala/riscv/FreeRTOSTestTop.scala 114:29]
    bus_switch.io_slaves_6_write_data_channel_WREADY <= dummy.io_channels_write_data_channel_WREADY @[src/test/scala/riscv/FreeRTOSTestTop.scala 114:29]
    bus_switch.io_slaves_6_write_response_channel_BVALID <= dummy.io_channels_write_response_channel_BVALID @[src/test/scala/riscv/FreeRTOSTestTop.scala 114:29]
    bus_switch.io_slaves_6_write_response_channel_BRESP <= dummy.io_channels_write_response_channel_BRESP @[src/test/scala/riscv/FreeRTOSTestTop.scala 114:29]
    bus_switch.io_slaves_6_read_address_channel_ARREADY <= dummy.io_channels_read_address_channel_ARREADY @[src/test/scala/riscv/FreeRTOSTestTop.scala 114:29]
    bus_switch.io_slaves_6_read_data_channel_RVALID <= dummy.io_channels_read_data_channel_RVALID @[src/test/scala/riscv/FreeRTOSTestTop.scala 114:29]
    bus_switch.io_slaves_6_read_data_channel_RDATA <= dummy.io_channels_read_data_channel_RDATA @[src/test/scala/riscv/FreeRTOSTestTop.scala 114:29]
    bus_switch.io_slaves_6_read_data_channel_RRESP <= dummy.io_channels_read_data_channel_RRESP @[src/test/scala/riscv/FreeRTOSTestTop.scala 114:29]
    bus_switch.io_slaves_7_write_address_channel_AWREADY <= dummy.io_channels_write_address_channel_AWREADY @[src/test/scala/riscv/FreeRTOSTestTop.scala 114:29]
    bus_switch.io_slaves_7_write_data_channel_WREADY <= dummy.io_channels_write_data_channel_WREADY @[src/test/scala/riscv/FreeRTOSTestTop.scala 114:29]
    bus_switch.io_slaves_7_write_response_channel_BVALID <= dummy.io_channels_write_response_channel_BVALID @[src/test/scala/riscv/FreeRTOSTestTop.scala 114:29]
    bus_switch.io_slaves_7_write_response_channel_BRESP <= dummy.io_channels_write_response_channel_BRESP @[src/test/scala/riscv/FreeRTOSTestTop.scala 114:29]
    bus_switch.io_slaves_7_read_address_channel_ARREADY <= dummy.io_channels_read_address_channel_ARREADY @[src/test/scala/riscv/FreeRTOSTestTop.scala 114:29]
    bus_switch.io_slaves_7_read_data_channel_RVALID <= dummy.io_channels_read_data_channel_RVALID @[src/test/scala/riscv/FreeRTOSTestTop.scala 114:29]
    bus_switch.io_slaves_7_read_data_channel_RDATA <= dummy.io_channels_read_data_channel_RDATA @[src/test/scala/riscv/FreeRTOSTestTop.scala 114:29]
    bus_switch.io_slaves_7_read_data_channel_RRESP <= dummy.io_channels_read_data_channel_RRESP @[src/test/scala/riscv/FreeRTOSTestTop.scala 114:29]
    bus_switch.io_master_write_address_channel_AWVALID <= cpu.io_axi4_channels_write_address_channel_AWVALID @[src/test/scala/riscv/FreeRTOSTestTop.scala 97:25]
    bus_switch.io_master_write_address_channel_AWADDR <= cpu.io_axi4_channels_write_address_channel_AWADDR @[src/test/scala/riscv/FreeRTOSTestTop.scala 97:25]
    bus_switch.io_master_write_address_channel_AWPROT <= cpu.io_axi4_channels_write_address_channel_AWPROT @[src/test/scala/riscv/FreeRTOSTestTop.scala 97:25]
    bus_switch.io_master_write_data_channel_WVALID <= cpu.io_axi4_channels_write_data_channel_WVALID @[src/test/scala/riscv/FreeRTOSTestTop.scala 97:25]
    bus_switch.io_master_write_data_channel_WDATA <= cpu.io_axi4_channels_write_data_channel_WDATA @[src/test/scala/riscv/FreeRTOSTestTop.scala 97:25]
    bus_switch.io_master_write_data_channel_WSTRB <= cpu.io_axi4_channels_write_data_channel_WSTRB @[src/test/scala/riscv/FreeRTOSTestTop.scala 97:25]
    bus_switch.io_master_write_response_channel_BREADY <= cpu.io_axi4_channels_write_response_channel_BREADY @[src/test/scala/riscv/FreeRTOSTestTop.scala 97:25]
    bus_switch.io_master_read_address_channel_ARVALID <= cpu.io_axi4_channels_read_address_channel_ARVALID @[src/test/scala/riscv/FreeRTOSTestTop.scala 97:25]
    bus_switch.io_master_read_address_channel_ARADDR <= cpu.io_axi4_channels_read_address_channel_ARADDR @[src/test/scala/riscv/FreeRTOSTestTop.scala 97:25]
    bus_switch.io_master_read_address_channel_ARPROT <= cpu.io_axi4_channels_read_address_channel_ARPROT @[src/test/scala/riscv/FreeRTOSTestTop.scala 97:25]
    bus_switch.io_master_read_data_channel_RREADY <= cpu.io_axi4_channels_read_data_channel_RREADY @[src/test/scala/riscv/FreeRTOSTestTop.scala 97:25]
    mem_slave.clock <= clock
    mem_slave.reset <= reset
    mem_slave.io_channels_write_address_channel_AWVALID <= bus_switch.io_slaves_0_write_address_channel_AWVALID @[src/test/scala/riscv/FreeRTOSTestTop.scala 101:27]
    mem_slave.io_channels_write_address_channel_AWADDR <= bus_switch.io_slaves_0_write_address_channel_AWADDR @[src/test/scala/riscv/FreeRTOSTestTop.scala 101:27]
    mem_slave.io_channels_write_address_channel_AWPROT <= bus_switch.io_slaves_0_write_address_channel_AWPROT @[src/test/scala/riscv/FreeRTOSTestTop.scala 101:27]
    mem_slave.io_channels_write_data_channel_WVALID <= bus_switch.io_slaves_0_write_data_channel_WVALID @[src/test/scala/riscv/FreeRTOSTestTop.scala 101:27]
    mem_slave.io_channels_write_data_channel_WDATA <= bus_switch.io_slaves_0_write_data_channel_WDATA @[src/test/scala/riscv/FreeRTOSTestTop.scala 101:27]
    mem_slave.io_channels_write_data_channel_WSTRB <= bus_switch.io_slaves_0_write_data_channel_WSTRB @[src/test/scala/riscv/FreeRTOSTestTop.scala 101:27]
    mem_slave.io_channels_write_response_channel_BREADY <= bus_switch.io_slaves_0_write_response_channel_BREADY @[src/test/scala/riscv/FreeRTOSTestTop.scala 101:27]
    mem_slave.io_channels_read_address_channel_ARVALID <= bus_switch.io_slaves_0_read_address_channel_ARVALID @[src/test/scala/riscv/FreeRTOSTestTop.scala 101:27]
    mem_slave.io_channels_read_address_channel_ARADDR <= bus_switch.io_slaves_0_read_address_channel_ARADDR @[src/test/scala/riscv/FreeRTOSTestTop.scala 101:27]
    mem_slave.io_channels_read_address_channel_ARPROT <= bus_switch.io_slaves_0_read_address_channel_ARPROT @[src/test/scala/riscv/FreeRTOSTestTop.scala 101:27]
    mem_slave.io_channels_read_data_channel_RREADY <= bus_switch.io_slaves_0_read_data_channel_RREADY @[src/test/scala/riscv/FreeRTOSTestTop.scala 101:27]
    mem_slave.io_bundle_read_data <= mem.io_bundle_read_data @[src/test/scala/riscv/FreeRTOSTestTop.scala 129:34]
    mem_slave.io_bundle_read_valid <= read_pending @[src/test/scala/riscv/FreeRTOSTestTop.scala 130:34]
    read_pending <= mux(reset, UInt<1>("h0"), _read_pending_T_1) @[src/test/scala/riscv/FreeRTOSTestTop.scala 128:{29,29,29}]
