\doxysection{Pwr\+Mod\+Ctl\+\_\+\+Type Struct Reference}
\hypertarget{struct_pwr_mod_ctl___type}{}\label{struct_pwr_mod_ctl___type}\index{PwrModCtl\_Type@{PwrModCtl\_Type}}


Structure type to access the Power Mode Control Registers (PWRMODCTL).  




{\ttfamily \#include $<$core\+\_\+cm55.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac78e610d52240c82fab16be25c28b60a}{CPDLPSTATE}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gab736d9570b990c71f211a5d74af7fa8f}{DPDLPSTATE}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Structure type to access the Power Mode Control Registers (PWRMODCTL). 

The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{core__cm55_8h}{core\+\_\+cm55.\+h}}\item 
Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{core__cm85_8h}{core\+\_\+cm85.\+h}}\end{DoxyCompactItemize}
