
Node_Muster.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000030e  00800100  000029f0  00002aa4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000029f0  00000000  00000000  000000b4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000013f  0080040e  0080040e  00002db2  2**0
                  ALLOC
  3 .eeprom       00000008  00810000  00810000  00002db2  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  4 .comment      00000030  00000000  00000000  00002dba  2**0
                  CONTENTS, READONLY
  5 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00002dec  2**2
                  CONTENTS, READONLY
  6 .debug_aranges 00000628  00000000  00000000  00002e2c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00012608  00000000  00000000  00003454  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 0000300f  00000000  00000000  00015a5c  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00003867  00000000  00000000  00018a6b  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000013bc  00000000  00000000  0001c2d4  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000030e0  00000000  00000000  0001d690  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000066b1  00000000  00000000  00020770  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000005f8  00000000  00000000  00026e21  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 a0 00 	jmp	0x140	; 0x140 <__dtors_end>
       4:	0c 94 1b 12 	jmp	0x2436	; 0x2436 <__vector_1>
       8:	0c 94 42 12 	jmp	0x2484	; 0x2484 <__vector_2>
       c:	0c 94 c8 00 	jmp	0x190	; 0x190 <__bad_interrupt>
      10:	0c 94 c8 00 	jmp	0x190	; 0x190 <__bad_interrupt>
      14:	0c 94 c8 00 	jmp	0x190	; 0x190 <__bad_interrupt>
      18:	0c 94 c8 00 	jmp	0x190	; 0x190 <__bad_interrupt>
      1c:	0c 94 c8 00 	jmp	0x190	; 0x190 <__bad_interrupt>
      20:	0c 94 c8 00 	jmp	0x190	; 0x190 <__bad_interrupt>
      24:	0c 94 c8 00 	jmp	0x190	; 0x190 <__bad_interrupt>
      28:	0c 94 c8 00 	jmp	0x190	; 0x190 <__bad_interrupt>
      2c:	0c 94 c8 00 	jmp	0x190	; 0x190 <__bad_interrupt>
      30:	0c 94 c8 00 	jmp	0x190	; 0x190 <__bad_interrupt>
      34:	0c 94 c8 00 	jmp	0x190	; 0x190 <__bad_interrupt>
      38:	0c 94 c8 00 	jmp	0x190	; 0x190 <__bad_interrupt>
      3c:	0c 94 c8 00 	jmp	0x190	; 0x190 <__bad_interrupt>
      40:	0c 94 69 12 	jmp	0x24d2	; 0x24d2 <__vector_16>
      44:	0c 94 c8 00 	jmp	0x190	; 0x190 <__bad_interrupt>
      48:	0c 94 bd 0f 	jmp	0x1f7a	; 0x1f7a <__vector_18>
      4c:	0c 94 ef 0f 	jmp	0x1fde	; 0x1fde <__vector_19>
      50:	0c 94 c8 00 	jmp	0x190	; 0x190 <__bad_interrupt>
      54:	0c 94 c8 00 	jmp	0x190	; 0x190 <__bad_interrupt>
      58:	0c 94 c8 00 	jmp	0x190	; 0x190 <__bad_interrupt>
      5c:	0c 94 c8 00 	jmp	0x190	; 0x190 <__bad_interrupt>
      60:	0c 94 c8 00 	jmp	0x190	; 0x190 <__bad_interrupt>
      64:	0c 94 c8 00 	jmp	0x190	; 0x190 <__bad_interrupt>
      68:	07 63       	ori	r16, 0x37	; 55
      6a:	42 36       	cpi	r20, 0x62	; 98
      6c:	b7 9b       	sbis	0x16, 7	; 22
      6e:	d8 a7       	std	Y+40, r29	; 0x28
      70:	1a 39       	cpi	r17, 0x9A	; 154
      72:	68 56       	subi	r22, 0x68	; 104
      74:	18 ae       	std	Y+56, r1	; 0x38
      76:	ba ab       	std	Y+50, r27	; 0x32
      78:	55 8c       	ldd	r5, Z+29	; 0x1d
      7a:	1d 3c       	cpi	r17, 0xCD	; 205
      7c:	b7 cc       	rjmp	.-1682   	; 0xfffff9ec <__eeprom_end+0xff7ef9e4>
      7e:	57 63       	ori	r21, 0x37	; 55
      80:	bd 6d       	ori	r27, 0xDD	; 221
      82:	ed fd       	.word	0xfded	; ????
      84:	75 3e       	cpi	r23, 0xE5	; 229
      86:	f6 17       	cp	r31, r22
      88:	72 31       	cpi	r23, 0x12	; 18
      8a:	bf 00       	.word	0x00bf	; ????
      8c:	00 00       	nop
      8e:	80 3f       	cpi	r24, 0xF0	; 240
      90:	08 00       	.word	0x0008	; ????
      92:	00 00       	nop
      94:	be 92       	st	-X, r11
      96:	24 49       	sbci	r18, 0x94	; 148
      98:	12 3e       	cpi	r17, 0xE2	; 226
      9a:	ab aa       	std	Y+51, r10	; 0x33
      9c:	aa 2a       	or	r10, r26
      9e:	be cd       	rjmp	.-1156   	; 0xfffffc1c <__eeprom_end+0xff7efc14>
      a0:	cc cc       	rjmp	.-1640   	; 0xfffffa3a <__eeprom_end+0xff7efa32>
      a2:	4c 3e       	cpi	r20, 0xEC	; 236
      a4:	00 00       	nop
      a6:	00 80       	ld	r0, Z
      a8:	be ab       	std	Y+54, r27	; 0x36
      aa:	aa aa       	std	Y+50, r10	; 0x32
      ac:	aa 3e       	cpi	r26, 0xEA	; 234
      ae:	00 00       	nop
      b0:	00 00       	nop
      b2:	bf 00       	.word	0x00bf	; ????
      b4:	00 00       	nop
      b6:	80 3f       	cpi	r24, 0xF0	; 240
      b8:	00 00       	nop
      ba:	00 00       	nop
      bc:	00 08       	sbc	r0, r0
      be:	41 78       	andi	r20, 0x81	; 129
      c0:	d3 bb       	out	0x13, r29	; 19
      c2:	43 87       	std	Z+11, r20	; 0x0b
      c4:	d1 13       	cpse	r29, r17
      c6:	3d 19       	sub	r19, r13
      c8:	0e 3c       	cpi	r16, 0xCE	; 206
      ca:	c3 bd       	out	0x23, r28	; 35
      cc:	42 82       	std	Z+2, r4	; 0x02
      ce:	ad 2b       	or	r26, r29
      d0:	3e 68       	ori	r19, 0x8E	; 142
      d2:	ec 82       	std	Y+4, r14	; 0x04
      d4:	76 be       	out	0x36, r7	; 54
      d6:	d9 8f       	std	Y+25, r29	; 0x19
      d8:	e1 a9       	ldd	r30, Z+49	; 0x31
      da:	3e 4c       	sbci	r19, 0xCE	; 206
      dc:	80 ef       	ldi	r24, 0xF0	; 240
      de:	ff be       	out	0x3f, r15	; 63
      e0:	01 c4       	rjmp	.+2050   	; 0x8e4 <_ZN18CANControllerClass14packetExtendedEv+0x4>
      e2:	ff 7f       	andi	r31, 0xFF	; 255
      e4:	3f 00       	.word	0x003f	; ????
      e6:	00 00       	nop
	...

000000ea <__trampolines_end>:
      ea:	00 00       	nop
      ec:	00 08       	sbc	r0, r0
      ee:	00 02       	muls	r16, r16
      f0:	01 00       	.word	0x0001	; ????
      f2:	00 03       	mulsu	r16, r16
      f4:	04 07       	cpc	r16, r20
	...

000000fe <digital_pin_to_bit_mask_PGM>:
      fe:	01 02 04 08 10 20 40 80 01 02 04 08 10 20 01 02     ..... @...... ..
     10e:	04 08 10 20                                         ... 

00000112 <digital_pin_to_port_PGM>:
     112:	04 04 04 04 04 04 04 04 02 02 02 02 02 02 03 03     ................
     122:	03 03 03 03                                         ....

00000126 <port_to_output_PGM>:
     126:	00 00 00 00 25 00 28 00 2b 00                       ....%.(.+.

00000130 <port_to_mode_PGM>:
     130:	00 00 00 00 24 00 27 00 2a 00                       ....$.'.*.

0000013a <__ctors_start>:
     13a:	ec 08       	sbc	r14, r12
     13c:	1f 10       	cpse	r1, r15

0000013e <__ctors_end>:
     13e:	f0 08       	sbc	r15, r0

00000140 <__dtors_end>:
     140:	11 24       	eor	r1, r1
     142:	1f be       	out	0x3f, r1	; 63
     144:	cf ef       	ldi	r28, 0xFF	; 255
     146:	d8 e0       	ldi	r29, 0x08	; 8
     148:	de bf       	out	0x3e, r29	; 62
     14a:	cd bf       	out	0x3d, r28	; 61

0000014c <__do_copy_data>:
     14c:	14 e0       	ldi	r17, 0x04	; 4
     14e:	a0 e0       	ldi	r26, 0x00	; 0
     150:	b1 e0       	ldi	r27, 0x01	; 1
     152:	e0 ef       	ldi	r30, 0xF0	; 240
     154:	f9 e2       	ldi	r31, 0x29	; 41
     156:	02 c0       	rjmp	.+4      	; 0x15c <__do_copy_data+0x10>
     158:	05 90       	lpm	r0, Z+
     15a:	0d 92       	st	X+, r0
     15c:	ae 30       	cpi	r26, 0x0E	; 14
     15e:	b1 07       	cpc	r27, r17
     160:	d9 f7       	brne	.-10     	; 0x158 <__do_copy_data+0xc>

00000162 <__do_clear_bss>:
     162:	25 e0       	ldi	r18, 0x05	; 5
     164:	ae e0       	ldi	r26, 0x0E	; 14
     166:	b4 e0       	ldi	r27, 0x04	; 4
     168:	01 c0       	rjmp	.+2      	; 0x16c <.do_clear_bss_start>

0000016a <.do_clear_bss_loop>:
     16a:	1d 92       	st	X+, r1

0000016c <.do_clear_bss_start>:
     16c:	ad 34       	cpi	r26, 0x4D	; 77
     16e:	b2 07       	cpc	r27, r18
     170:	e1 f7       	brne	.-8      	; 0x16a <.do_clear_bss_loop>

00000172 <__do_global_ctors>:
     172:	10 e0       	ldi	r17, 0x00	; 0
     174:	cf e9       	ldi	r28, 0x9F	; 159
     176:	d0 e0       	ldi	r29, 0x00	; 0
     178:	04 c0       	rjmp	.+8      	; 0x182 <__do_global_ctors+0x10>
     17a:	21 97       	sbiw	r28, 0x01	; 1
     17c:	fe 01       	movw	r30, r28
     17e:	0e 94 bb 13 	call	0x2776	; 0x2776 <__tablejump2__>
     182:	cd 39       	cpi	r28, 0x9D	; 157
     184:	d1 07       	cpc	r29, r17
     186:	c9 f7       	brne	.-14     	; 0x17a <__do_global_ctors+0x8>
     188:	0e 94 4e 10 	call	0x209c	; 0x209c <main>
     18c:	0c 94 eb 14 	jmp	0x29d6	; 0x29d6 <__do_global_dtors>

00000190 <__bad_interrupt>:
     190:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000194 <_ZN14HardwareSerial5writeEi>:
    virtual void flush(void);
    virtual size_t write(uint8_t);
    inline size_t write(unsigned long n) { return write((uint8_t)n); }
    inline size_t write(long n) { return write((uint8_t)n); }
    inline size_t write(unsigned int n) { return write((uint8_t)n); }
    inline size_t write(int n) { return write((uint8_t)n); }
     194:	dc 01       	movw	r26, r24
     196:	ed 91       	ld	r30, X+
     198:	fc 91       	ld	r31, X
     19a:	01 90       	ld	r0, Z+
     19c:	f0 81       	ld	r31, Z
     19e:	e0 2d       	mov	r30, r0
     1a0:	09 94       	ijmp

000001a2 <_Z17ID_ZusammensetzenPh>:
Ausgabe:
00001111101010101100110011111111
Version 0.1		30.12.2018
*/
uint32_t ID_Zusammensetzen (uint8_t *_8Bit_array/*, uint32_t *Zeiger*/)
{
     1a2:	cf 92       	push	r12
     1a4:	df 92       	push	r13
     1a6:	ef 92       	push	r14
     1a8:	ff 92       	push	r15
     1aa:	cf 93       	push	r28
     1ac:	df 93       	push	r29
     1ae:	fc 01       	movw	r30, r24
     1b0:	ec 01       	movw	r28, r24
     1b2:	28 e1       	ldi	r18, 0x18	; 24
     1b4:	30 e0       	ldi	r19, 0x00	; 0
		ID = ID + (_8Bit_array[i] << (8*(3-i))); 
		Serial.println(ID, BIN);
	}
	return Zeiger;
	*/
			uint32_t ID = 0;
     1b6:	60 e0       	ldi	r22, 0x00	; 0
     1b8:	70 e0       	ldi	r23, 0x00	; 0
     1ba:	cb 01       	movw	r24, r22
			uint32_t temp = 0;
				for (int i=0; i<4; i++)
				{
					temp = _8Bit_array[i];
     1bc:	49 91       	ld	r20, Y+
					ID = ID + (temp << (8*(3-i)));
     1be:	c4 2e       	mov	r12, r20
     1c0:	d1 2c       	mov	r13, r1
     1c2:	e1 2c       	mov	r14, r1
     1c4:	f1 2c       	mov	r15, r1
     1c6:	02 2e       	mov	r0, r18
     1c8:	04 c0       	rjmp	.+8      	; 0x1d2 <_Z17ID_ZusammensetzenPh+0x30>
     1ca:	cc 0c       	add	r12, r12
     1cc:	dd 1c       	adc	r13, r13
     1ce:	ee 1c       	adc	r14, r14
     1d0:	ff 1c       	adc	r15, r15
     1d2:	0a 94       	dec	r0
     1d4:	d2 f7       	brpl	.-12     	; 0x1ca <_Z17ID_ZusammensetzenPh+0x28>
     1d6:	6c 0d       	add	r22, r12
     1d8:	7d 1d       	adc	r23, r13
     1da:	8e 1d       	adc	r24, r14
     1dc:	9f 1d       	adc	r25, r15
     1de:	28 50       	subi	r18, 0x08	; 8
     1e0:	31 09       	sbc	r19, r1
	}
	return Zeiger;
	*/
			uint32_t ID = 0;
			uint32_t temp = 0;
				for (int i=0; i<4; i++)
     1e2:	28 3f       	cpi	r18, 0xF8	; 248
     1e4:	4f ef       	ldi	r20, 0xFF	; 255
     1e6:	34 07       	cpc	r19, r20
     1e8:	49 f7       	brne	.-46     	; 0x1bc <_Z17ID_ZusammensetzenPh+0x1a>
				{
					temp = _8Bit_array[i];
					ID = ID + (temp << (8*(3-i)));
				}
				_8Bit_array[0] = 0;
     1ea:	10 82       	st	Z, r1
				_8Bit_array[1] = 0;
     1ec:	11 82       	std	Z+1, r1	; 0x01
				_8Bit_array[2] = 0;
     1ee:	12 82       	std	Z+2, r1	; 0x02
				_8Bit_array[3] = 0;
     1f0:	13 82       	std	Z+3, r1	; 0x03
				return ID;
}
     1f2:	df 91       	pop	r29
     1f4:	cf 91       	pop	r28
     1f6:	ff 90       	pop	r15
     1f8:	ef 90       	pop	r14
     1fa:	df 90       	pop	r13
     1fc:	cf 90       	pop	r12
     1fe:	08 95       	ret

00000200 <_Z18ID_Maske_berechnenPmh>:

uint32_t ID_Maske_berechnen (uint32_t *_ID_Liste, uint8_t ID_list_lenght)
{
     200:	cf 92       	push	r12
     202:	df 92       	push	r13
     204:	ef 92       	push	r14
     206:	ff 92       	push	r15
     208:	36 2f       	mov	r19, r22
     20a:	fc 01       	movw	r30, r24
	//ODER-Verknüfung aller IDs der Reihe nach
	uint32_t Maske = 0;
	for (uint8_t i=0; i<ID_list_lenght; i++ )
     20c:	20 e0       	ldi	r18, 0x00	; 0
}

uint32_t ID_Maske_berechnen (uint32_t *_ID_Liste, uint8_t ID_list_lenght)
{
	//ODER-Verknüfung aller IDs der Reihe nach
	uint32_t Maske = 0;
     20e:	60 e0       	ldi	r22, 0x00	; 0
     210:	70 e0       	ldi	r23, 0x00	; 0
     212:	cb 01       	movw	r24, r22
	for (uint8_t i=0; i<ID_list_lenght; i++ )
     214:	23 17       	cp	r18, r19
     216:	51 f0       	breq	.+20     	; 0x22c <_Z18ID_Maske_berechnenPmh+0x2c>
	{
		Maske = Maske | _ID_Liste[i];
     218:	c1 90       	ld	r12, Z+
     21a:	d1 90       	ld	r13, Z+
     21c:	e1 90       	ld	r14, Z+
     21e:	f1 90       	ld	r15, Z+
     220:	6c 29       	or	r22, r12
     222:	7d 29       	or	r23, r13
     224:	8e 29       	or	r24, r14
     226:	9f 29       	or	r25, r15

uint32_t ID_Maske_berechnen (uint32_t *_ID_Liste, uint8_t ID_list_lenght)
{
	//ODER-Verknüfung aller IDs der Reihe nach
	uint32_t Maske = 0;
	for (uint8_t i=0; i<ID_list_lenght; i++ )
     228:	2f 5f       	subi	r18, 0xFF	; 255
     22a:	f4 cf       	rjmp	.-24     	; 0x214 <_Z18ID_Maske_berechnenPmh+0x14>
	{
		Maske = Maske | _ID_Liste[i];
	}
	return Maske;
}
     22c:	ff 90       	pop	r15
     22e:	ef 90       	pop	r14
     230:	df 90       	pop	r13
     232:	cf 90       	pop	r12
     234:	08 95       	ret

00000236 <_Z11ID_Ausgebenm>:

//Die Funktion ist nötig zum Debugging, da eine Serielle Datenausgabe der ID mittels Serial.println(ID, BIN); keine führende Nullen ausgibt
void ID_Ausgeben(uint32_t ID)
{
     236:	4f 92       	push	r4
     238:	5f 92       	push	r5
     23a:	6f 92       	push	r6
     23c:	7f 92       	push	r7
     23e:	8f 92       	push	r8
     240:	9f 92       	push	r9
     242:	af 92       	push	r10
     244:	bf 92       	push	r11
     246:	cf 92       	push	r12
     248:	df 92       	push	r13
     24a:	ef 92       	push	r14
     24c:	ff 92       	push	r15
     24e:	cf 93       	push	r28
     250:	df 93       	push	r29
     252:	6b 01       	movw	r12, r22
     254:	7c 01       	movw	r14, r24
	uint32_t rest = ID;
	for (int i=31; i>=0; i--)
     256:	cf e1       	ldi	r28, 0x1F	; 31
     258:	d0 e0       	ldi	r29, 0x00	; 0
	{
		if (i==0)
     25a:	20 97       	sbiw	r28, 0x00	; 0
     25c:	49 f4       	brne	.+18     	; 0x270 <_Z11ID_Ausgebenm+0x3a>
		{
			if (rest ==1)
     25e:	81 e0       	ldi	r24, 0x01	; 1
     260:	c8 16       	cp	r12, r24
     262:	d1 04       	cpc	r13, r1
     264:	e1 04       	cpc	r14, r1
     266:	f1 04       	cpc	r15, r1
     268:	99 f5       	brne	.+102    	; 0x2d0 <_Z11ID_Ausgebenm+0x9a>
			{
				Serial.write('1');
     26a:	61 e3       	ldi	r22, 0x31	; 49
     26c:	70 e0       	ldi	r23, 0x00	; 0
     26e:	32 c0       	rjmp	.+100    	; 0x2d4 <_Z11ID_Ausgebenm+0x9e>
				Serial.write('0');
			}
		} 
		else
		{
			if (rest >= pow(2, i))
     270:	c7 01       	movw	r24, r14
     272:	b6 01       	movw	r22, r12
     274:	0e 94 65 0b 	call	0x16ca	; 0x16ca <__floatunsisf>
     278:	4b 01       	movw	r8, r22
     27a:	5c 01       	movw	r10, r24
     27c:	be 01       	movw	r22, r28
     27e:	0d 2e       	mov	r0, r29
     280:	00 0c       	add	r0, r0
     282:	88 0b       	sbc	r24, r24
     284:	99 0b       	sbc	r25, r25
     286:	0e 94 67 0b 	call	0x16ce	; 0x16ce <__floatsisf>
     28a:	9b 01       	movw	r18, r22
     28c:	ac 01       	movw	r20, r24
     28e:	60 e0       	ldi	r22, 0x00	; 0
     290:	70 e0       	ldi	r23, 0x00	; 0
     292:	80 e0       	ldi	r24, 0x00	; 0
     294:	90 e4       	ldi	r25, 0x40	; 64
     296:	0e 94 f8 0b 	call	0x17f0	; 0x17f0 <pow>
     29a:	2b 01       	movw	r4, r22
     29c:	3c 01       	movw	r6, r24
     29e:	9b 01       	movw	r18, r22
     2a0:	ac 01       	movw	r20, r24
     2a2:	c5 01       	movw	r24, r10
     2a4:	b4 01       	movw	r22, r8
     2a6:	0e 94 f3 0b 	call	0x17e6	; 0x17e6 <__gesf2>
     2aa:	87 fd       	sbrc	r24, 7
     2ac:	11 c0       	rjmp	.+34     	; 0x2d0 <_Z11ID_Ausgebenm+0x9a>
			{
				Serial.write('1');
     2ae:	61 e3       	ldi	r22, 0x31	; 49
     2b0:	70 e0       	ldi	r23, 0x00	; 0
     2b2:	83 ea       	ldi	r24, 0xA3	; 163
     2b4:	94 e0       	ldi	r25, 0x04	; 4
     2b6:	0e 94 ca 00 	call	0x194	; 0x194 <_ZN14HardwareSerial5writeEi>
				rest = rest - pow(2,i);
     2ba:	a3 01       	movw	r20, r6
     2bc:	92 01       	movw	r18, r4
     2be:	c5 01       	movw	r24, r10
     2c0:	b4 01       	movw	r22, r8
     2c2:	0e 94 c9 0a 	call	0x1592	; 0x1592 <__subsf3>
     2c6:	0e 94 36 0b 	call	0x166c	; 0x166c <__fixunssfsi>
     2ca:	6b 01       	movw	r12, r22
     2cc:	7c 01       	movw	r14, r24
     2ce:	06 c0       	rjmp	.+12     	; 0x2dc <_Z11ID_Ausgebenm+0xa6>
			}
			else
			{
				Serial.write('0');
     2d0:	60 e3       	ldi	r22, 0x30	; 48
     2d2:	70 e0       	ldi	r23, 0x00	; 0
     2d4:	83 ea       	ldi	r24, 0xA3	; 163
     2d6:	94 e0       	ldi	r25, 0x04	; 4
     2d8:	0e 94 ca 00 	call	0x194	; 0x194 <_ZN14HardwareSerial5writeEi>

//Die Funktion ist nötig zum Debugging, da eine Serielle Datenausgabe der ID mittels Serial.println(ID, BIN); keine führende Nullen ausgibt
void ID_Ausgeben(uint32_t ID)
{
	uint32_t rest = ID;
	for (int i=31; i>=0; i--)
     2dc:	21 97       	sbiw	r28, 0x01	; 1
     2de:	08 f0       	brcs	.+2      	; 0x2e2 <_Z11ID_Ausgebenm+0xac>
     2e0:	bc cf       	rjmp	.-136    	; 0x25a <_Z11ID_Ausgebenm+0x24>
			}
			
		}

	}
     2e2:	df 91       	pop	r29
     2e4:	cf 91       	pop	r28
     2e6:	ff 90       	pop	r15
     2e8:	ef 90       	pop	r14
     2ea:	df 90       	pop	r13
     2ec:	cf 90       	pop	r12
     2ee:	bf 90       	pop	r11
     2f0:	af 90       	pop	r10
     2f2:	9f 90       	pop	r9
     2f4:	8f 90       	pop	r8
     2f6:	7f 90       	pop	r7
     2f8:	6f 90       	pop	r6
     2fa:	5f 90       	pop	r5
     2fc:	4f 90       	pop	r4
     2fe:	08 95       	ret

00000300 <setup>:

bool CAN_Message_detected = false;



void setup() {
     300:	8f 92       	push	r8
     302:	9f 92       	push	r9
     304:	af 92       	push	r10
     306:	bf 92       	push	r11
     308:	cf 92       	push	r12
     30a:	df 92       	push	r13
     30c:	ef 92       	push	r14
     30e:	ff 92       	push	r15
     310:	0f 93       	push	r16
     312:	1f 93       	push	r17
     314:	cf 93       	push	r28
     316:	df 93       	push	r29
     318:	00 d0       	rcall	.+0      	; 0x31a <setup+0x1a>
     31a:	00 d0       	rcall	.+0      	; 0x31c <setup+0x1c>
     31c:	cd b7       	in	r28, 0x3d	; 61
     31e:	de b7       	in	r29, 0x3e	; 62
  // put your setup code here, to run once:
  int packetSize = 0;
	  Serial.begin(9600);
     320:	40 e8       	ldi	r20, 0x80	; 128
     322:	55 e2       	ldi	r21, 0x25	; 37
     324:	60 e0       	ldi	r22, 0x00	; 0
     326:	70 e0       	ldi	r23, 0x00	; 0
     328:	83 ea       	ldi	r24, 0xA3	; 163
     32a:	94 e0       	ldi	r25, 0x04	; 4
     32c:	0e 94 ba 0f 	call	0x1f74	; 0x1f74 <_ZN14HardwareSerial5beginEm>
	  while (!Serial);

	  Serial.println("CAN Node");
     330:	62 e1       	ldi	r22, 0x12	; 18
     332:	72 e0       	ldi	r23, 0x02	; 2
     334:	83 ea       	ldi	r24, 0xA3	; 163
     336:	94 e0       	ldi	r25, 0x04	; 4
     338:	0e 94 ab 10 	call	0x2156	; 0x2156 <_ZN5Print7printlnEPKc>

	  // start the CAN bus at 500 kbps
	  if (!CAN.begin(500E3)) {
     33c:	40 e2       	ldi	r20, 0x20	; 32
     33e:	51 ea       	ldi	r21, 0xA1	; 161
     340:	67 e0       	ldi	r22, 0x07	; 7
     342:	70 e0       	ldi	r23, 0x00	; 0
     344:	80 e6       	ldi	r24, 0x60	; 96
     346:	94 e0       	ldi	r25, 0x04	; 4
     348:	0e 94 f4 08 	call	0x11e8	; 0x11e8 <_ZN12MCP2515Class5beginEl>
     34c:	89 2b       	or	r24, r25
     34e:	39 f4       	brne	.+14     	; 0x35e <setup+0x5e>
		  Serial.println("Starting CAN failed!");
     350:	6b e1       	ldi	r22, 0x1B	; 27
     352:	72 e0       	ldi	r23, 0x02	; 2
     354:	83 ea       	ldi	r24, 0xA3	; 163
     356:	94 e0       	ldi	r25, 0x04	; 4
     358:	0e 94 ab 10 	call	0x2156	; 0x2156 <_ZN5Print7printlnEPKc>
     35c:	ff cf       	rjmp	.-2      	; 0x35c <setup+0x5c>
		  while (1);
	  }
	  Serial.println("Can Nachricht wird gesendet");
     35e:	60 e3       	ldi	r22, 0x30	; 48
     360:	72 e0       	ldi	r23, 0x02	; 2
     362:	83 ea       	ldi	r24, 0xA3	; 163
     364:	94 e0       	ldi	r25, 0x04	; 4
     366:	0e 94 ab 10 	call	0x2156	; 0x2156 <_ZN5Print7printlnEPKc>
	  CAN.filterExtended(UID_KELLER_HUB, UID_MASK_ZERO);
     36a:	00 e0       	ldi	r16, 0x00	; 0
     36c:	10 e0       	ldi	r17, 0x00	; 0
     36e:	98 01       	movw	r18, r16
     370:	40 e0       	ldi	r20, 0x00	; 0
     372:	50 e0       	ldi	r21, 0x00	; 0
     374:	60 e9       	ldi	r22, 0x90	; 144
     376:	70 e0       	ldi	r23, 0x00	; 0
     378:	80 e6       	ldi	r24, 0x60	; 96
     37a:	94 e0       	ldi	r25, 0x04	; 4
     37c:	0e 94 f6 06 	call	0xdec	; 0xdec <_ZN12MCP2515Class14filterExtendedEll>
	  CAN.beginExtendedPacket(UID_NODE);
     380:	2f ef       	ldi	r18, 0xFF	; 255
     382:	3f ef       	ldi	r19, 0xFF	; 255
     384:	40 e0       	ldi	r20, 0x00	; 0
     386:	50 ec       	ldi	r21, 0xC0	; 192
     388:	62 e9       	ldi	r22, 0x92	; 146
     38a:	70 e0       	ldi	r23, 0x00	; 0
     38c:	80 e6       	ldi	r24, 0x60	; 96
     38e:	94 e0       	ldi	r25, 0x04	; 4
     390:	0e 94 46 04 	call	0x88c	; 0x88c <_ZN18CANControllerClass19beginExtendedPacketElib>
	  CAN.write(Kommando_Get_HUB_ID);
     394:	61 e0       	ldi	r22, 0x01	; 1
     396:	80 e6       	ldi	r24, 0x60	; 96
     398:	94 e0       	ldi	r25, 0x04	; 4
     39a:	0e 94 76 03 	call	0x6ec	; 0x6ec <_ZN18CANControllerClass5writeEh>
	  CAN.endPacket();
     39e:	80 e6       	ldi	r24, 0x60	; 96
     3a0:	94 e0       	ldi	r25, 0x04	; 4
     3a2:	0e 94 31 09 	call	0x1262	; 0x1262 <_ZN12MCP2515Class9endPacketEv>
	  Serial.println("Can Nachricht wurde gesendet");
     3a6:	6c e4       	ldi	r22, 0x4C	; 76
     3a8:	72 e0       	ldi	r23, 0x02	; 2
     3aa:	83 ea       	ldi	r24, 0xA3	; 163
     3ac:	94 e0       	ldi	r25, 0x04	; 4
     3ae:	0e 94 ab 10 	call	0x2156	; 0x2156 <_ZN5Print7printlnEPKc>
	  while(CAN.parsePacket() == 0)
     3b2:	80 e6       	ldi	r24, 0x60	; 96
     3b4:	94 e0       	ldi	r25, 0x04	; 4
     3b6:	0e 94 69 05 	call	0xad2	; 0xad2 <_ZN12MCP2515Class11parsePacketEv>
     3ba:	89 2b       	or	r24, r25
     3bc:	d1 f3       	breq	.-12     	; 0x3b2 <setup+0xb2>
	  {
		  //Endlosschleife bis die UID vom HUB empfangen wurde
	  }
	  if (CAN.packetId() == UID_KELLER_HUB)
     3be:	80 e6       	ldi	r24, 0x60	; 96
     3c0:	94 e0       	ldi	r25, 0x04	; 4
     3c2:	0e 94 6a 04 	call	0x8d4	; 0x8d4 <_ZN18CANControllerClass8packetIdEv>
     3c6:	61 15       	cp	r22, r1
     3c8:	71 05       	cpc	r23, r1
     3ca:	80 49       	sbci	r24, 0x90	; 144
     3cc:	91 05       	cpc	r25, r1
     3ce:	29 f4       	brne	.+10     	; 0x3da <setup+0xda>
	  {
		  if (CAN.read() == UID_KELLER_HUB)
     3d0:	80 e6       	ldi	r24, 0x60	; 96
     3d2:	94 e0       	ldi	r25, 0x04	; 4
     3d4:	0e 94 94 03 	call	0x728	; 0x728 <_ZN18CANControllerClass4readEv>
     3d8:	06 c0       	rjmp	.+12     	; 0x3e6 <setup+0xe6>
			  //es wurde eine neue HUB ID empfangen
		  }
	  } 
	  else //Das empfangene Packet hat eine nicht erwartete ID
	  {
		  Serial.println("Das Paket hat eine falsche ID");
     3da:	69 e6       	ldi	r22, 0x69	; 105
     3dc:	72 e0       	ldi	r23, 0x02	; 2
     3de:	83 ea       	ldi	r24, 0xA3	; 163
     3e0:	94 e0       	ldi	r25, 0x04	; 4
     3e2:	0e 94 ab 10 	call	0x2156	; 0x2156 <_ZN5Print7printlnEPKc>
	  }
	  CAN_Message_detected = false;
     3e6:	10 92 0e 04 	sts	0x040E, r1	; 0x80040e <__data_end>
	  while (CAN.parsePacket() != 0)
     3ea:	80 e6       	ldi	r24, 0x60	; 96
     3ec:	94 e0       	ldi	r25, 0x04	; 4
     3ee:	0e 94 69 05 	call	0xad2	; 0xad2 <_ZN12MCP2515Class11parsePacketEv>
     3f2:	89 2b       	or	r24, r25
     3f4:	59 f0       	breq	.+22     	; 0x40c <__LOCK_REGION_LENGTH__+0xc>
	  {
		  CAN.read();
     3f6:	80 e6       	ldi	r24, 0x60	; 96
     3f8:	94 e0       	ldi	r25, 0x04	; 4
     3fa:	0e 94 94 03 	call	0x728	; 0x728 <_ZN18CANControllerClass4readEv>
		  Serial.println("Dummy Nachricht weglesen");
     3fe:	67 e8       	ldi	r22, 0x87	; 135
     400:	72 e0       	ldi	r23, 0x02	; 2
     402:	83 ea       	ldi	r24, 0xA3	; 163
     404:	94 e0       	ldi	r25, 0x04	; 4
     406:	0e 94 ab 10 	call	0x2156	; 0x2156 <_ZN5Print7printlnEPKc>
	  else //Das empfangene Packet hat eine nicht erwartete ID
	  {
		  Serial.println("Das Paket hat eine falsche ID");
	  }
	  CAN_Message_detected = false;
	  while (CAN.parsePacket() != 0)
     40a:	ef cf       	rjmp	.-34     	; 0x3ea <setup+0xea>
		  CAN.read();
		  Serial.println("Dummy Nachricht weglesen");
	  }
	  
	  //Eine Liste der IDs vom HUB anfordern, auf die gelauscht werden soll
	  CAN.beginExtendedPacket(UID_NODE);
     40c:	00 e0       	ldi	r16, 0x00	; 0
     40e:	2f ef       	ldi	r18, 0xFF	; 255
     410:	3f ef       	ldi	r19, 0xFF	; 255
     412:	40 e0       	ldi	r20, 0x00	; 0
     414:	50 ec       	ldi	r21, 0xC0	; 192
     416:	62 e9       	ldi	r22, 0x92	; 146
     418:	70 e0       	ldi	r23, 0x00	; 0
     41a:	80 e6       	ldi	r24, 0x60	; 96
     41c:	94 e0       	ldi	r25, 0x04	; 4
     41e:	0e 94 46 04 	call	0x88c	; 0x88c <_ZN18CANControllerClass19beginExtendedPacketElib>
	  CAN.write(Kommando_Get_ID_LIST_FROM_HUB);
     422:	62 e0       	ldi	r22, 0x02	; 2
     424:	80 e6       	ldi	r24, 0x60	; 96
     426:	94 e0       	ldi	r25, 0x04	; 4
     428:	0e 94 76 03 	call	0x6ec	; 0x6ec <_ZN18CANControllerClass5writeEh>
	  CAN.endPacket();
     42c:	80 e6       	ldi	r24, 0x60	; 96
     42e:	94 e0       	ldi	r25, 0x04	; 4
     430:	0e 94 31 09 	call	0x1262	; 0x1262 <_ZN12MCP2515Class9endPacketEv>
	  
	  Serial.println("Die Liste aller zu belauschenden IDs");
     434:	60 ea       	ldi	r22, 0xA0	; 160
     436:	72 e0       	ldi	r23, 0x02	; 2
     438:	83 ea       	ldi	r24, 0xA3	; 163
     43a:	94 e0       	ldi	r25, 0x04	; 4
     43c:	0e 94 ab 10 	call	0x2156	; 0x2156 <_ZN5Print7printlnEPKc>
	  //_delay_ms(1000);
		uint8_t buffer[4];
		uint8_t ID_List_numerator = 0;
     440:	10 e0       	ldi	r17, 0x00	; 0
				ID = ID_Zusammensetzen(buffer);
				//ID_Ausgeben(ID);
				//Serial.println("ID fertig");
				if (ID == 0) //Falls in der CAN Nachricht eine 0x0000 steht, zeigt das an, dass die UID Liste komplett Ã¼bertragen wurde
				{
					CAN_UID_LIST_Complete = true;
     442:	01 e0       	ldi	r16, 0x01	; 1
	  //_delay_ms(1000);
		uint8_t buffer[4];
		uint8_t ID_List_numerator = 0;
		uint32_t ID = 0;
		uint32_t temp = 0;
		while((CAN_UID_LIST_Complete == false) && (ID_List_numerator < ID_LIST_MAXIMUM))
     444:	80 91 0f 04 	lds	r24, 0x040F	; 0x80040f <CAN_UID_LIST_Complete>
     448:	81 11       	cpse	r24, r1
     44a:	2f c0       	rjmp	.+94     	; 0x4aa <__LOCK_REGION_LENGTH__+0xaa>
     44c:	14 31       	cpi	r17, 0x14	; 20
     44e:	68 f5       	brcc	.+90     	; 0x4aa <__LOCK_REGION_LENGTH__+0xaa>
		{
				while(CAN.parsePacket() == 0)
     450:	80 e6       	ldi	r24, 0x60	; 96
     452:	94 e0       	ldi	r25, 0x04	; 4
     454:	0e 94 69 05 	call	0xad2	; 0xad2 <_ZN12MCP2515Class11parsePacketEv>
     458:	89 2b       	or	r24, r25
     45a:	d1 f3       	breq	.-12     	; 0x450 <__LOCK_REGION_LENGTH__+0x50>

  float parseFloat(LookaheadMode lookahead = SKIP_ALL, char ignore = NO_IGNORE_CHAR);
  // float version of parseInt

  size_t readBytes( char *buffer, size_t length); // read chars from stream into buffer
  size_t readBytes( uint8_t *buffer, size_t length) { return readBytes((char *)buffer, length); }
     45c:	44 e0       	ldi	r20, 0x04	; 4
     45e:	50 e0       	ldi	r21, 0x00	; 0
     460:	be 01       	movw	r22, r28
     462:	6f 5f       	subi	r22, 0xFF	; 255
     464:	7f 4f       	sbci	r23, 0xFF	; 255
     466:	80 e6       	ldi	r24, 0x60	; 96
     468:	94 e0       	ldi	r25, 0x04	; 4
     46a:	0e 94 c3 11 	call	0x2386	; 0x2386 <_ZN6Stream9readBytesEPcj>
				buffer[0] = 0;
				buffer[1] = 0;
				buffer[2] = 0;
				buffer[3] = 0;
				*/
				ID = ID_Zusammensetzen(buffer);
     46e:	ce 01       	movw	r24, r28
     470:	01 96       	adiw	r24, 0x01	; 1
     472:	0e 94 d1 00 	call	0x1a2	; 0x1a2 <_Z17ID_ZusammensetzenPh>
				//ID_Ausgeben(ID);
				//Serial.println("ID fertig");
				if (ID == 0) //Falls in der CAN Nachricht eine 0x0000 steht, zeigt das an, dass die UID Liste komplett Ã¼bertragen wurde
     476:	61 15       	cp	r22, r1
     478:	71 05       	cpc	r23, r1
     47a:	81 05       	cpc	r24, r1
     47c:	91 05       	cpc	r25, r1
     47e:	49 f4       	brne	.+18     	; 0x492 <__LOCK_REGION_LENGTH__+0x92>
				{
					CAN_UID_LIST_Complete = true;
     480:	00 93 0f 04 	sts	0x040F, r16	; 0x80040f <CAN_UID_LIST_Complete>
					Serial.println("Uebertragung der UID Liste beendet");
     484:	65 ec       	ldi	r22, 0xC5	; 197
     486:	72 e0       	ldi	r23, 0x02	; 2
     488:	83 ea       	ldi	r24, 0xA3	; 163
     48a:	94 e0       	ldi	r25, 0x04	; 4
     48c:	0e 94 ab 10 	call	0x2156	; 0x2156 <_ZN5Print7printlnEPKc>
     490:	d9 cf       	rjmp	.-78     	; 0x444 <__LOCK_REGION_LENGTH__+0x44>
				}
				else
				{
					CAN_UID_List[ID_List_numerator] = ID;
     492:	24 e0       	ldi	r18, 0x04	; 4
     494:	12 9f       	mul	r17, r18
     496:	f0 01       	movw	r30, r0
     498:	11 24       	eor	r1, r1
     49a:	e0 5f       	subi	r30, 0xF0	; 240
     49c:	fb 4f       	sbci	r31, 0xFB	; 251
     49e:	60 83       	st	Z, r22
     4a0:	71 83       	std	Z+1, r23	; 0x01
     4a2:	82 83       	std	Z+2, r24	; 0x02
     4a4:	93 83       	std	Z+3, r25	; 0x03
					ID_List_numerator++;
     4a6:	1f 5f       	subi	r17, 0xFF	; 255
     4a8:	cd cf       	rjmp	.-102    	; 0x444 <__LOCK_REGION_LENGTH__+0x44>
     4aa:	80 e1       	ldi	r24, 0x10	; 16
     4ac:	c8 2e       	mov	r12, r24
     4ae:	84 e0       	ldi	r24, 0x04	; 4
     4b0:	d8 2e       	mov	r13, r24
	  CAN.endPacket();
	  
	  Serial.println("Die Liste aller zu belauschenden IDs");
	  //_delay_ms(1000);
		uint8_t buffer[4];
		uint8_t ID_List_numerator = 0;
     4b2:	e1 2c       	mov	r14, r1
     4b4:	f1 2c       	mov	r15, r1
				}
				ID = 0;
			
		}
				//Testausgaben aller UIDs
				for (int i=0; i<=ID_List_numerator; i++)
     4b6:	a1 2e       	mov	r10, r17
     4b8:	b1 2c       	mov	r11, r1
     4ba:	ae 14       	cp	r10, r14
     4bc:	bf 04       	cpc	r11, r15
     4be:	54 f1       	brlt	.+84     	; 0x514 <__LOCK_REGION_LENGTH__+0x114>
				{
					Serial.print("Ausgabe Arduino: ");
     4c0:	68 ee       	ldi	r22, 0xE8	; 232
     4c2:	72 e0       	ldi	r23, 0x02	; 2
     4c4:	83 ea       	ldi	r24, 0xA3	; 163
     4c6:	94 e0       	ldi	r25, 0x04	; 4
     4c8:	0e 94 9e 10 	call	0x213c	; 0x213c <_ZN5Print5printEPKc>
     4cc:	46 01       	movw	r8, r12
					Serial.println(CAN_UID_List[i], BIN);
     4ce:	f6 01       	movw	r30, r12
     4d0:	41 91       	ld	r20, Z+
     4d2:	51 91       	ld	r21, Z+
     4d4:	61 91       	ld	r22, Z+
     4d6:	71 91       	ld	r23, Z+
     4d8:	6f 01       	movw	r12, r30
     4da:	22 e0       	ldi	r18, 0x02	; 2
     4dc:	30 e0       	ldi	r19, 0x00	; 0
     4de:	83 ea       	ldi	r24, 0xA3	; 163
     4e0:	94 e0       	ldi	r25, 0x04	; 4
     4e2:	0e 94 1a 11 	call	0x2234	; 0x2234 <_ZN5Print7printlnEmi>
					Serial.print("Ausgabe eigene Funktion: ");
     4e6:	6a ef       	ldi	r22, 0xFA	; 250
     4e8:	72 e0       	ldi	r23, 0x02	; 2
     4ea:	83 ea       	ldi	r24, 0xA3	; 163
     4ec:	94 e0       	ldi	r25, 0x04	; 4
     4ee:	0e 94 9e 10 	call	0x213c	; 0x213c <_ZN5Print5printEPKc>
					ID_Ausgeben(CAN_UID_List[i]);
     4f2:	f4 01       	movw	r30, r8
     4f4:	60 81       	ld	r22, Z
     4f6:	71 81       	ldd	r23, Z+1	; 0x01
     4f8:	82 81       	ldd	r24, Z+2	; 0x02
     4fa:	93 81       	ldd	r25, Z+3	; 0x03
     4fc:	0e 94 1b 01 	call	0x236	; 0x236 <_Z11ID_Ausgebenm>
					Serial.println(" ");
     500:	6b e3       	ldi	r22, 0x3B	; 59
     502:	73 e0       	ldi	r23, 0x03	; 3
     504:	83 ea       	ldi	r24, 0xA3	; 163
     506:	94 e0       	ldi	r25, 0x04	; 4
     508:	0e 94 ab 10 	call	0x2156	; 0x2156 <_ZN5Print7printlnEPKc>
				}
				ID = 0;
			
		}
				//Testausgaben aller UIDs
				for (int i=0; i<=ID_List_numerator; i++)
     50c:	ff ef       	ldi	r31, 0xFF	; 255
     50e:	ef 1a       	sub	r14, r31
     510:	ff 0a       	sbc	r15, r31
     512:	d3 cf       	rjmp	.-90     	; 0x4ba <__LOCK_REGION_LENGTH__+0xba>
					Serial.println(CAN_UID_List[i], BIN);
					Serial.print("Ausgabe eigene Funktion: ");
					ID_Ausgeben(CAN_UID_List[i]);
					Serial.println(" ");
				}
				Serial.print("Es wurden insgesammt ");
     514:	64 e1       	ldi	r22, 0x14	; 20
     516:	73 e0       	ldi	r23, 0x03	; 3
     518:	83 ea       	ldi	r24, 0xA3	; 163
     51a:	94 e0       	ldi	r25, 0x04	; 4
     51c:	0e 94 9e 10 	call	0x213c	; 0x213c <_ZN5Print5printEPKc>
				Serial.print(ID_List_numerator);
     520:	4a e0       	ldi	r20, 0x0A	; 10
     522:	50 e0       	ldi	r21, 0x00	; 0
     524:	61 2f       	mov	r22, r17
     526:	83 ea       	ldi	r24, 0xA3	; 163
     528:	94 e0       	ldi	r25, 0x04	; 4
     52a:	0e 94 13 11 	call	0x2226	; 0x2226 <_ZN5Print5printEhi>
				Serial.print(" IDs uebertragen. ");
     52e:	6a e2       	ldi	r22, 0x2A	; 42
     530:	73 e0       	ldi	r23, 0x03	; 3
     532:	83 ea       	ldi	r24, 0xA3	; 163
     534:	94 e0       	ldi	r25, 0x04	; 4
     536:	0e 94 9e 10 	call	0x213c	; 0x213c <_ZN5Print5printEPKc>
				Serial.println();
     53a:	83 ea       	ldi	r24, 0xA3	; 163
     53c:	94 e0       	ldi	r25, 0x04	; 4
     53e:	0e 94 a7 10 	call	0x214e	; 0x214e <_ZN5Print7printlnEv>
				
				
	//Nachdem alle zu belauschenden IDs empfangen wurde, wird die Maske berechnet und auf den CAN Controller angewandt
	//ID_Maske_berechnen(CAN_UID_List);
	CAN.filterExtended(ID_Maske_berechnen(CAN_UID_List, 2), UID_MASK_ONE);
     542:	62 e0       	ldi	r22, 0x02	; 2
     544:	80 e1       	ldi	r24, 0x10	; 16
     546:	94 e0       	ldi	r25, 0x04	; 4
     548:	0e 94 00 01 	call	0x200	; 0x200 <_Z18ID_Maske_berechnenPmh>
     54c:	ab 01       	movw	r20, r22
     54e:	bc 01       	movw	r22, r24
     550:	0f ef       	ldi	r16, 0xFF	; 255
     552:	1f ef       	ldi	r17, 0xFF	; 255
     554:	2f ef       	ldi	r18, 0xFF	; 255
     556:	33 e0       	ldi	r19, 0x03	; 3
     558:	80 e6       	ldi	r24, 0x60	; 96
     55a:	94 e0       	ldi	r25, 0x04	; 4
     55c:	0e 94 f6 06 	call	0xdec	; 0xdec <_ZN12MCP2515Class14filterExtendedEll>
	
				
	
}
     560:	0f 90       	pop	r0
     562:	0f 90       	pop	r0
     564:	0f 90       	pop	r0
     566:	0f 90       	pop	r0
     568:	df 91       	pop	r29
     56a:	cf 91       	pop	r28
     56c:	1f 91       	pop	r17
     56e:	0f 91       	pop	r16
     570:	ff 90       	pop	r15
     572:	ef 90       	pop	r14
     574:	df 90       	pop	r13
     576:	cf 90       	pop	r12
     578:	bf 90       	pop	r11
     57a:	af 90       	pop	r10
     57c:	9f 90       	pop	r9
     57e:	8f 90       	pop	r8
     580:	08 95       	ret

00000582 <loop>:



void loop() {
     582:	cf 93       	push	r28
     584:	df 93       	push	r29
  // put your main code here, to run repeatedly:
  // try to parse packet
  int packetSize = CAN.parsePacket();
     586:	80 e6       	ldi	r24, 0x60	; 96
     588:	94 e0       	ldi	r25, 0x04	; 4
     58a:	0e 94 69 05 	call	0xad2	; 0xad2 <_ZN12MCP2515Class11parsePacketEv>
     58e:	ec 01       	movw	r28, r24

  if (packetSize) {
     590:	89 2b       	or	r24, r25
     592:	09 f4       	brne	.+2      	; 0x596 <loop+0x14>
     594:	6f c0       	rjmp	.+222    	; 0x674 <loop+0xf2>
	  // received a packet
	  Serial.print("Received ");
     596:	6d e3       	ldi	r22, 0x3D	; 61
     598:	73 e0       	ldi	r23, 0x03	; 3
     59a:	83 ea       	ldi	r24, 0xA3	; 163
     59c:	94 e0       	ldi	r25, 0x04	; 4
     59e:	0e 94 9e 10 	call	0x213c	; 0x213c <_ZN5Print5printEPKc>

	  if (CAN.packetExtended()) {
     5a2:	80 e6       	ldi	r24, 0x60	; 96
     5a4:	94 e0       	ldi	r25, 0x04	; 4
     5a6:	0e 94 70 04 	call	0x8e0	; 0x8e0 <_ZN18CANControllerClass14packetExtendedEv>
     5aa:	88 23       	and	r24, r24
     5ac:	31 f0       	breq	.+12     	; 0x5ba <loop+0x38>
		  Serial.print("extended ");
     5ae:	67 e4       	ldi	r22, 0x47	; 71
     5b0:	73 e0       	ldi	r23, 0x03	; 3
     5b2:	83 ea       	ldi	r24, 0xA3	; 163
     5b4:	94 e0       	ldi	r25, 0x04	; 4
     5b6:	0e 94 9e 10 	call	0x213c	; 0x213c <_ZN5Print5printEPKc>
	  }

	  if (CAN.packetRtr()) {
     5ba:	80 e6       	ldi	r24, 0x60	; 96
     5bc:	94 e0       	ldi	r25, 0x04	; 4
     5be:	0e 94 73 04 	call	0x8e6	; 0x8e6 <_ZN18CANControllerClass9packetRtrEv>
     5c2:	88 23       	and	r24, r24
     5c4:	31 f0       	breq	.+12     	; 0x5d2 <loop+0x50>
		  // Remote transmission request, packet contains no data
		  Serial.print("RTR ");
     5c6:	61 e5       	ldi	r22, 0x51	; 81
     5c8:	73 e0       	ldi	r23, 0x03	; 3
     5ca:	83 ea       	ldi	r24, 0xA3	; 163
     5cc:	94 e0       	ldi	r25, 0x04	; 4
     5ce:	0e 94 9e 10 	call	0x213c	; 0x213c <_ZN5Print5printEPKc>
	  }

	  Serial.print("packet with id 0x");
     5d2:	66 e5       	ldi	r22, 0x56	; 86
     5d4:	73 e0       	ldi	r23, 0x03	; 3
     5d6:	83 ea       	ldi	r24, 0xA3	; 163
     5d8:	94 e0       	ldi	r25, 0x04	; 4
     5da:	0e 94 9e 10 	call	0x213c	; 0x213c <_ZN5Print5printEPKc>
	  Serial.print(CAN.packetId(), HEX);
     5de:	80 e6       	ldi	r24, 0x60	; 96
     5e0:	94 e0       	ldi	r25, 0x04	; 4
     5e2:	0e 94 6a 04 	call	0x8d4	; 0x8d4 <_ZN18CANControllerClass8packetIdEv>
     5e6:	ab 01       	movw	r20, r22
     5e8:	bc 01       	movw	r22, r24
     5ea:	20 e1       	ldi	r18, 0x10	; 16
     5ec:	30 e0       	ldi	r19, 0x00	; 0
     5ee:	83 ea       	ldi	r24, 0xA3	; 163
     5f0:	94 e0       	ldi	r25, 0x04	; 4
     5f2:	0e 94 2c 11 	call	0x2258	; 0x2258 <_ZN5Print5printEli>

	  if (CAN.packetRtr()) {
     5f6:	80 e6       	ldi	r24, 0x60	; 96
     5f8:	94 e0       	ldi	r25, 0x04	; 4
     5fa:	0e 94 73 04 	call	0x8e6	; 0x8e6 <_ZN18CANControllerClass9packetRtrEv>
     5fe:	88 23       	and	r24, r24
     600:	91 f0       	breq	.+36     	; 0x626 <loop+0xa4>
		  Serial.print(" and requested length ");
     602:	68 e6       	ldi	r22, 0x68	; 104
     604:	73 e0       	ldi	r23, 0x03	; 3
     606:	83 ea       	ldi	r24, 0xA3	; 163
     608:	94 e0       	ldi	r25, 0x04	; 4
     60a:	0e 94 9e 10 	call	0x213c	; 0x213c <_ZN5Print5printEPKc>
		  Serial.println(CAN.packetDlc());
     60e:	80 e6       	ldi	r24, 0x60	; 96
     610:	94 e0       	ldi	r25, 0x04	; 4
     612:	0e 94 76 04 	call	0x8ec	; 0x8ec <_ZN18CANControllerClass9packetDlcEv>
     616:	4a e0       	ldi	r20, 0x0A	; 10
     618:	50 e0       	ldi	r21, 0x00	; 0
     61a:	bc 01       	movw	r22, r24
     61c:	83 ea       	ldi	r24, 0xA3	; 163
     61e:	94 e0       	ldi	r25, 0x04	; 4
     620:	0e 94 7b 11 	call	0x22f6	; 0x22f6 <_ZN5Print7printlnEii>
     624:	21 c0       	rjmp	.+66     	; 0x668 <loop+0xe6>
		  } else {
		  Serial.print(" and length ");
     626:	6f e7       	ldi	r22, 0x7F	; 127
     628:	73 e0       	ldi	r23, 0x03	; 3
     62a:	83 ea       	ldi	r24, 0xA3	; 163
     62c:	94 e0       	ldi	r25, 0x04	; 4
     62e:	0e 94 9e 10 	call	0x213c	; 0x213c <_ZN5Print5printEPKc>
		  Serial.println(packetSize);
     632:	4a e0       	ldi	r20, 0x0A	; 10
     634:	50 e0       	ldi	r21, 0x00	; 0
     636:	be 01       	movw	r22, r28
     638:	83 ea       	ldi	r24, 0xA3	; 163
     63a:	94 e0       	ldi	r25, 0x04	; 4
     63c:	0e 94 7b 11 	call	0x22f6	; 0x22f6 <_ZN5Print7printlnEii>

		  // only print packet data for non-RTR packets
		  while (CAN.available()) {
     640:	80 e6       	ldi	r24, 0x60	; 96
     642:	94 e0       	ldi	r25, 0x04	; 4
     644:	0e 94 8c 03 	call	0x718	; 0x718 <_ZN18CANControllerClass9availableEv>
     648:	89 2b       	or	r24, r25
     64a:	51 f0       	breq	.+20     	; 0x660 <loop+0xde>
			  Serial.print((char)CAN.read());
     64c:	80 e6       	ldi	r24, 0x60	; 96
     64e:	94 e0       	ldi	r25, 0x04	; 4
     650:	0e 94 94 03 	call	0x728	; 0x728 <_ZN18CANControllerClass4readEv>
     654:	68 2f       	mov	r22, r24
     656:	83 ea       	ldi	r24, 0xA3	; 163
     658:	94 e0       	ldi	r25, 0x04	; 4
     65a:	0e 94 a0 10 	call	0x2140	; 0x2140 <_ZN5Print5printEc>
		  } else {
		  Serial.print(" and length ");
		  Serial.println(packetSize);

		  // only print packet data for non-RTR packets
		  while (CAN.available()) {
     65e:	f0 cf       	rjmp	.-32     	; 0x640 <loop+0xbe>
			  Serial.print((char)CAN.read());
		  }
		  Serial.println();
     660:	83 ea       	ldi	r24, 0xA3	; 163
     662:	94 e0       	ldi	r25, 0x04	; 4
     664:	0e 94 a7 10 	call	0x214e	; 0x214e <_ZN5Print7printlnEv>
	  }

	  Serial.println();
     668:	83 ea       	ldi	r24, 0xA3	; 163
     66a:	94 e0       	ldi	r25, 0x04	; 4
  }
}
     66c:	df 91       	pop	r29
     66e:	cf 91       	pop	r28
			  Serial.print((char)CAN.read());
		  }
		  Serial.println();
	  }

	  Serial.println();
     670:	0c 94 a7 10 	jmp	0x214e	; 0x214e <_ZN5Print7printlnEv>
  }
}
     674:	df 91       	pop	r29
     676:	cf 91       	pop	r28
     678:	08 95       	ret

0000067a <_ZN5Print17availableForWriteEv>:
  _txLength = 0;

  memset(_txData, 0x00, sizeof(_txData));

  return 1;
}
     67a:	80 e0       	ldi	r24, 0x00	; 0
     67c:	90 e0       	ldi	r25, 0x00	; 0
     67e:	08 95       	ret

00000680 <_ZN18CANControllerClass6filterEi>:
     680:	dc 01       	movw	r26, r24
     682:	ed 91       	ld	r30, X+
     684:	fc 91       	ld	r31, X
     686:	02 8c       	ldd	r0, Z+26	; 0x1a
     688:	f3 8d       	ldd	r31, Z+27	; 0x1b
     68a:	e0 2d       	mov	r30, r0
     68c:	4f ef       	ldi	r20, 0xFF	; 255
     68e:	57 e0       	ldi	r21, 0x07	; 7
     690:	09 94       	ijmp

00000692 <_ZN18CANControllerClass14filterExtendedEl>:
     692:	0f 93       	push	r16
     694:	1f 93       	push	r17
     696:	dc 01       	movw	r26, r24
     698:	ed 91       	ld	r30, X+
     69a:	fc 91       	ld	r31, X
     69c:	06 8c       	ldd	r0, Z+30	; 0x1e
     69e:	f7 8d       	ldd	r31, Z+31	; 0x1f
     6a0:	e0 2d       	mov	r30, r0
     6a2:	0f ef       	ldi	r16, 0xFF	; 255
     6a4:	1f ef       	ldi	r17, 0xFF	; 255
     6a6:	2f ef       	ldi	r18, 0xFF	; 255
     6a8:	3f e1       	ldi	r19, 0x1F	; 31
     6aa:	09 95       	icall
     6ac:	1f 91       	pop	r17
     6ae:	0f 91       	pop	r16
     6b0:	08 95       	ret

000006b2 <_ZN18CANControllerClassD1Ev>:
     6b2:	08 95       	ret

000006b4 <_ZN18CANControllerClass5beginEl>:
     6b4:	fc 01       	movw	r30, r24
     6b6:	16 86       	std	Z+14, r1	; 0x0e
     6b8:	8f ef       	ldi	r24, 0xFF	; 255
     6ba:	9f ef       	ldi	r25, 0xFF	; 255
     6bc:	dc 01       	movw	r26, r24
     6be:	87 87       	std	Z+15, r24	; 0x0f
     6c0:	90 8b       	std	Z+16, r25	; 0x10
     6c2:	a1 8b       	std	Z+17, r26	; 0x11
     6c4:	b2 8b       	std	Z+18, r27	; 0x12
     6c6:	14 8a       	std	Z+20, r1	; 0x14
     6c8:	16 8a       	std	Z+22, r1	; 0x16
     6ca:	15 8a       	std	Z+21, r1	; 0x15
     6cc:	10 8e       	std	Z+24, r1	; 0x18
     6ce:	17 8a       	std	Z+23, r1	; 0x17
     6d0:	81 a3       	std	Z+33, r24	; 0x21
     6d2:	92 a3       	std	Z+34, r25	; 0x22
     6d4:	a3 a3       	std	Z+35, r26	; 0x23
     6d6:	b4 a3       	std	Z+36, r27	; 0x24
     6d8:	16 a2       	std	Z+38, r1	; 0x26
     6da:	10 a6       	std	Z+40, r1	; 0x28
     6dc:	17 a2       	std	Z+39, r1	; 0x27
     6de:	12 a6       	std	Z+42, r1	; 0x2a
     6e0:	11 a6       	std	Z+41, r1	; 0x29
     6e2:	14 a6       	std	Z+44, r1	; 0x2c
     6e4:	13 a6       	std	Z+43, r1	; 0x2b
     6e6:	81 e0       	ldi	r24, 0x01	; 1
     6e8:	90 e0       	ldi	r25, 0x00	; 0
     6ea:	08 95       	ret

000006ec <_ZN18CANControllerClass5writeEh>:
     6ec:	cf 93       	push	r28
     6ee:	df 93       	push	r29
     6f0:	1f 92       	push	r1
     6f2:	cd b7       	in	r28, 0x3d	; 61
     6f4:	de b7       	in	r29, 0x3e	; 62
     6f6:	69 83       	std	Y+1, r22	; 0x01
     6f8:	dc 01       	movw	r26, r24
     6fa:	ed 91       	ld	r30, X+
     6fc:	fc 91       	ld	r31, X
     6fe:	02 80       	ldd	r0, Z+2	; 0x02
     700:	f3 81       	ldd	r31, Z+3	; 0x03
     702:	e0 2d       	mov	r30, r0
     704:	41 e0       	ldi	r20, 0x01	; 1
     706:	50 e0       	ldi	r21, 0x00	; 0
     708:	be 01       	movw	r22, r28
     70a:	6f 5f       	subi	r22, 0xFF	; 255
     70c:	7f 4f       	sbci	r23, 0xFF	; 255
     70e:	09 95       	icall
     710:	0f 90       	pop	r0
     712:	df 91       	pop	r29
     714:	cf 91       	pop	r28
     716:	08 95       	ret

00000718 <_ZN18CANControllerClass9availableEv>:
     718:	fc 01       	movw	r30, r24
     71a:	81 a5       	ldd	r24, Z+41	; 0x29
     71c:	92 a5       	ldd	r25, Z+42	; 0x2a
     71e:	23 a5       	ldd	r18, Z+43	; 0x2b
     720:	34 a5       	ldd	r19, Z+44	; 0x2c
     722:	82 1b       	sub	r24, r18
     724:	93 0b       	sbc	r25, r19
     726:	08 95       	ret

00000728 <_ZN18CANControllerClass4readEv>:
     728:	cf 93       	push	r28
     72a:	df 93       	push	r29
     72c:	ec 01       	movw	r28, r24
     72e:	e8 81       	ld	r30, Y
     730:	f9 81       	ldd	r31, Y+1	; 0x01
     732:	00 84       	ldd	r0, Z+8	; 0x08
     734:	f1 85       	ldd	r31, Z+9	; 0x09
     736:	e0 2d       	mov	r30, r0
     738:	09 95       	icall
     73a:	89 2b       	or	r24, r25
     73c:	61 f0       	breq	.+24     	; 0x756 <_ZN18CANControllerClass4readEv+0x2e>
     73e:	8b a5       	ldd	r24, Y+43	; 0x2b
     740:	9c a5       	ldd	r25, Y+44	; 0x2c
     742:	9c 01       	movw	r18, r24
     744:	2f 5f       	subi	r18, 0xFF	; 255
     746:	3f 4f       	sbci	r19, 0xFF	; 255
     748:	3c a7       	std	Y+44, r19	; 0x2c
     74a:	2b a7       	std	Y+43, r18	; 0x2b
     74c:	c8 0f       	add	r28, r24
     74e:	d9 1f       	adc	r29, r25
     750:	8d a5       	ldd	r24, Y+45	; 0x2d
     752:	90 e0       	ldi	r25, 0x00	; 0
     754:	02 c0       	rjmp	.+4      	; 0x75a <_ZN18CANControllerClass4readEv+0x32>
     756:	8f ef       	ldi	r24, 0xFF	; 255
     758:	9f ef       	ldi	r25, 0xFF	; 255
     75a:	df 91       	pop	r29
     75c:	cf 91       	pop	r28
     75e:	08 95       	ret

00000760 <_ZN18CANControllerClass4peekEv>:
     760:	cf 93       	push	r28
     762:	df 93       	push	r29
     764:	ec 01       	movw	r28, r24
     766:	e8 81       	ld	r30, Y
     768:	f9 81       	ldd	r31, Y+1	; 0x01
     76a:	00 84       	ldd	r0, Z+8	; 0x08
     76c:	f1 85       	ldd	r31, Z+9	; 0x09
     76e:	e0 2d       	mov	r30, r0
     770:	09 95       	icall
     772:	89 2b       	or	r24, r25
     774:	39 f0       	breq	.+14     	; 0x784 <_ZN18CANControllerClass4peekEv+0x24>
     776:	8b a5       	ldd	r24, Y+43	; 0x2b
     778:	9c a5       	ldd	r25, Y+44	; 0x2c
     77a:	c8 0f       	add	r28, r24
     77c:	d9 1f       	adc	r29, r25
     77e:	8d a5       	ldd	r24, Y+45	; 0x2d
     780:	90 e0       	ldi	r25, 0x00	; 0
     782:	02 c0       	rjmp	.+4      	; 0x788 <_ZN18CANControllerClass4peekEv+0x28>
     784:	8f ef       	ldi	r24, 0xFF	; 255
     786:	9f ef       	ldi	r25, 0xFF	; 255
     788:	df 91       	pop	r29
     78a:	cf 91       	pop	r28
     78c:	08 95       	ret

0000078e <_ZN18CANControllerClass3endEv>:
     78e:	08 95       	ret

00000790 <_ZN18CANControllerClass9onReceiveEPFviE>:
     790:	fc 01       	movw	r30, r24
     792:	75 87       	std	Z+13, r23	; 0x0d
     794:	64 87       	std	Z+12, r22	; 0x0c
     796:	08 95       	ret

00000798 <_ZN18CANControllerClass6filterEii>:
     798:	80 e0       	ldi	r24, 0x00	; 0
     79a:	90 e0       	ldi	r25, 0x00	; 0
     79c:	08 95       	ret

0000079e <_ZN18CANControllerClass14filterExtendedEll>:
     79e:	80 e0       	ldi	r24, 0x00	; 0
     7a0:	90 e0       	ldi	r25, 0x00	; 0
     7a2:	08 95       	ret

000007a4 <_ZN18CANControllerClass11parsePacketEv>:
     7a4:	80 e0       	ldi	r24, 0x00	; 0
     7a6:	90 e0       	ldi	r25, 0x00	; 0
     7a8:	08 95       	ret

000007aa <_ZN18CANControllerClassD0Ev>:
     7aa:	0c 94 5d 10 	jmp	0x20ba	; 0x20ba <_ZdlPv>

000007ae <_ZN18CANControllerClass5writeEPKhj>:
     7ae:	0f 93       	push	r16
     7b0:	1f 93       	push	r17
     7b2:	cf 93       	push	r28
     7b4:	df 93       	push	r29
     7b6:	fc 01       	movw	r30, r24
     7b8:	26 85       	ldd	r18, Z+14	; 0x0e
     7ba:	22 23       	and	r18, r18
     7bc:	e1 f0       	breq	.+56     	; 0x7f6 <_ZN18CANControllerClass5writeEPKhj+0x48>
     7be:	27 89       	ldd	r18, Z+23	; 0x17
     7c0:	30 8d       	ldd	r19, Z+24	; 0x18
     7c2:	e8 e0       	ldi	r30, 0x08	; 8
     7c4:	f0 e0       	ldi	r31, 0x00	; 0
     7c6:	e2 1b       	sub	r30, r18
     7c8:	f3 0b       	sbc	r31, r19
     7ca:	ea 01       	movw	r28, r20
     7cc:	e4 17       	cp	r30, r20
     7ce:	f5 07       	cpc	r31, r21
     7d0:	08 f4       	brcc	.+2      	; 0x7d4 <_ZN18CANControllerClass5writeEPKhj+0x26>
     7d2:	ef 01       	movw	r28, r30
     7d4:	8c 01       	movw	r16, r24
     7d6:	c9 01       	movw	r24, r18
     7d8:	49 96       	adiw	r24, 0x19	; 25
     7da:	ae 01       	movw	r20, r28
     7dc:	80 0f       	add	r24, r16
     7de:	91 1f       	adc	r25, r17
     7e0:	0e 94 e2 14 	call	0x29c4	; 0x29c4 <memcpy>
     7e4:	f8 01       	movw	r30, r16
     7e6:	87 89       	ldd	r24, Z+23	; 0x17
     7e8:	90 8d       	ldd	r25, Z+24	; 0x18
     7ea:	8c 0f       	add	r24, r28
     7ec:	9d 1f       	adc	r25, r29
     7ee:	90 8f       	std	Z+24, r25	; 0x18
     7f0:	87 8b       	std	Z+23, r24	; 0x17
     7f2:	ce 01       	movw	r24, r28
     7f4:	02 c0       	rjmp	.+4      	; 0x7fa <_ZN18CANControllerClass5writeEPKhj+0x4c>
     7f6:	80 e0       	ldi	r24, 0x00	; 0
     7f8:	90 e0       	ldi	r25, 0x00	; 0
     7fa:	df 91       	pop	r29
     7fc:	cf 91       	pop	r28
     7fe:	1f 91       	pop	r17
     800:	0f 91       	pop	r16
     802:	08 95       	ret

00000804 <_ZN18CANControllerClass9endPacketEv>:
     804:	fc 01       	movw	r30, r24
     806:	86 85       	ldd	r24, Z+14	; 0x0e
     808:	88 23       	and	r24, r24
     80a:	41 f0       	breq	.+16     	; 0x81c <_ZN18CANControllerClass9endPacketEv+0x18>
     80c:	16 86       	std	Z+14, r1	; 0x0e
     80e:	85 89       	ldd	r24, Z+21	; 0x15
     810:	96 89       	ldd	r25, Z+22	; 0x16
     812:	97 fd       	sbrc	r25, 7
     814:	06 c0       	rjmp	.+12     	; 0x822 <_ZN18CANControllerClass9endPacketEv+0x1e>
     816:	90 8f       	std	Z+24, r25	; 0x18
     818:	87 8b       	std	Z+23, r24	; 0x17
     81a:	03 c0       	rjmp	.+6      	; 0x822 <_ZN18CANControllerClass9endPacketEv+0x1e>
     81c:	80 e0       	ldi	r24, 0x00	; 0
     81e:	90 e0       	ldi	r25, 0x00	; 0
     820:	08 95       	ret
     822:	81 e0       	ldi	r24, 0x01	; 1
     824:	90 e0       	ldi	r25, 0x00	; 0
     826:	08 95       	ret

00000828 <_ZN18CANControllerClassC1Ev>:
     828:	fc 01       	movw	r30, r24
     82a:	13 82       	std	Z+3, r1	; 0x03
     82c:	12 82       	std	Z+2, r1	; 0x02
     82e:	88 ee       	ldi	r24, 0xE8	; 232
     830:	93 e0       	ldi	r25, 0x03	; 3
     832:	a0 e0       	ldi	r26, 0x00	; 0
     834:	b0 e0       	ldi	r27, 0x00	; 0
     836:	84 83       	std	Z+4, r24	; 0x04
     838:	95 83       	std	Z+5, r25	; 0x05
     83a:	a6 83       	std	Z+6, r26	; 0x06
     83c:	b7 83       	std	Z+7, r27	; 0x07
     83e:	80 e9       	ldi	r24, 0x90	; 144
     840:	93 e0       	ldi	r25, 0x03	; 3
     842:	91 83       	std	Z+1, r25	; 0x01
     844:	80 83       	st	Z, r24
     846:	15 86       	std	Z+13, r1	; 0x0d
     848:	14 86       	std	Z+12, r1	; 0x0c
     84a:	16 86       	std	Z+14, r1	; 0x0e
     84c:	8f ef       	ldi	r24, 0xFF	; 255
     84e:	9f ef       	ldi	r25, 0xFF	; 255
     850:	dc 01       	movw	r26, r24
     852:	87 87       	std	Z+15, r24	; 0x0f
     854:	90 8b       	std	Z+16, r25	; 0x10
     856:	a1 8b       	std	Z+17, r26	; 0x11
     858:	b2 8b       	std	Z+18, r27	; 0x12
     85a:	21 e0       	ldi	r18, 0x01	; 1
     85c:	23 8b       	std	Z+19, r18	; 0x13
     85e:	14 8a       	std	Z+20, r1	; 0x14
     860:	16 8a       	std	Z+22, r1	; 0x16
     862:	15 8a       	std	Z+21, r1	; 0x15
     864:	10 8e       	std	Z+24, r1	; 0x18
     866:	17 8a       	std	Z+23, r1	; 0x17
     868:	81 a3       	std	Z+33, r24	; 0x21
     86a:	92 a3       	std	Z+34, r25	; 0x22
     86c:	a3 a3       	std	Z+35, r26	; 0x23
     86e:	b4 a3       	std	Z+36, r27	; 0x24
     870:	15 a2       	std	Z+37, r1	; 0x25
     872:	16 a2       	std	Z+38, r1	; 0x26
     874:	10 a6       	std	Z+40, r1	; 0x28
     876:	17 a2       	std	Z+39, r1	; 0x27
     878:	12 a6       	std	Z+42, r1	; 0x2a
     87a:	11 a6       	std	Z+41, r1	; 0x29
     87c:	14 a6       	std	Z+44, r1	; 0x2c
     87e:	13 a6       	std	Z+43, r1	; 0x2b
     880:	40 e0       	ldi	r20, 0x00	; 0
     882:	50 e0       	ldi	r21, 0x00	; 0
     884:	ba 01       	movw	r22, r20
     886:	cf 01       	movw	r24, r30
     888:	0c 94 bd 11 	jmp	0x237a	; 0x237a <_ZN6Stream10setTimeoutEm>

0000088c <_ZN18CANControllerClass19beginExtendedPacketElib>:

int CANControllerClass::beginExtendedPacket(long id, int dlc, bool rtr)
{
     88c:	0f 93       	push	r16
     88e:	fc 01       	movw	r30, r24
  if (id < 0 || id > 0x1FFFFFFF) {
     890:	41 15       	cp	r20, r1
     892:	51 05       	cpc	r21, r1
     894:	61 05       	cpc	r22, r1
     896:	80 e2       	ldi	r24, 0x20	; 32
     898:	78 07       	cpc	r23, r24
     89a:	c0 f4       	brcc	.+48     	; 0x8cc <_ZN18CANControllerClass19beginExtendedPacketElib+0x40>
    return 0;
  }

  if (dlc > 8) {
     89c:	29 30       	cpi	r18, 0x09	; 9
     89e:	31 05       	cpc	r19, r1
     8a0:	ac f4       	brge	.+42     	; 0x8cc <_ZN18CANControllerClass19beginExtendedPacketElib+0x40>
    return 0;
  }

  _packetBegun = true;
     8a2:	81 e0       	ldi	r24, 0x01	; 1
     8a4:	86 87       	std	Z+14, r24	; 0x0e
  _txId = id;
     8a6:	47 87       	std	Z+15, r20	; 0x0f
     8a8:	50 8b       	std	Z+16, r21	; 0x10
     8aa:	61 8b       	std	Z+17, r22	; 0x11
     8ac:	72 8b       	std	Z+18, r23	; 0x12
  _txExtended = true;
     8ae:	83 8b       	std	Z+19, r24	; 0x13
  _txRtr = rtr;
     8b0:	04 8b       	std	Z+20, r16	; 0x14
  _txDlc = dlc;
     8b2:	36 8b       	std	Z+22, r19	; 0x16
     8b4:	25 8b       	std	Z+21, r18	; 0x15
  _txLength = 0;
     8b6:	10 8e       	std	Z+24, r1	; 0x18
     8b8:	17 8a       	std	Z+23, r1	; 0x17

  memset(_txData, 0x00, sizeof(_txData));
     8ba:	79 96       	adiw	r30, 0x19	; 25
     8bc:	88 e0       	ldi	r24, 0x08	; 8
     8be:	df 01       	movw	r26, r30
     8c0:	1d 92       	st	X+, r1
     8c2:	8a 95       	dec	r24
     8c4:	e9 f7       	brne	.-6      	; 0x8c0 <_ZN18CANControllerClass19beginExtendedPacketElib+0x34>

  return 1;
     8c6:	81 e0       	ldi	r24, 0x01	; 1
     8c8:	90 e0       	ldi	r25, 0x00	; 0
     8ca:	02 c0       	rjmp	.+4      	; 0x8d0 <_ZN18CANControllerClass19beginExtendedPacketElib+0x44>
}

int CANControllerClass::beginExtendedPacket(long id, int dlc, bool rtr)
{
  if (id < 0 || id > 0x1FFFFFFF) {
    return 0;
     8cc:	80 e0       	ldi	r24, 0x00	; 0
     8ce:	90 e0       	ldi	r25, 0x00	; 0
  _txLength = 0;

  memset(_txData, 0x00, sizeof(_txData));

  return 1;
}
     8d0:	0f 91       	pop	r16
     8d2:	08 95       	ret

000008d4 <_ZN18CANControllerClass8packetIdEv>:
  return 0;
}

long CANControllerClass::packetId()
{
  return _rxId;
     8d4:	fc 01       	movw	r30, r24
     8d6:	61 a1       	ldd	r22, Z+33	; 0x21
     8d8:	72 a1       	ldd	r23, Z+34	; 0x22
     8da:	83 a1       	ldd	r24, Z+35	; 0x23
     8dc:	94 a1       	ldd	r25, Z+36	; 0x24
}
     8de:	08 95       	ret

000008e0 <_ZN18CANControllerClass14packetExtendedEv>:

bool CANControllerClass::packetExtended()
{
  return _rxExtended;
}
     8e0:	fc 01       	movw	r30, r24
     8e2:	85 a1       	ldd	r24, Z+37	; 0x25
     8e4:	08 95       	ret

000008e6 <_ZN18CANControllerClass9packetRtrEv>:

bool CANControllerClass::packetRtr()
{
  return _rxRtr;
}
     8e6:	fc 01       	movw	r30, r24
     8e8:	86 a1       	ldd	r24, Z+38	; 0x26
     8ea:	08 95       	ret

000008ec <_ZN18CANControllerClass9packetDlcEv>:

int CANControllerClass::packetDlc()
{
  return _rxDlc;
}
     8ec:	fc 01       	movw	r30, r24
     8ee:	87 a1       	ldd	r24, Z+39	; 0x27
     8f0:	90 a5       	ldd	r25, Z+40	; 0x28
     8f2:	08 95       	ret

000008f4 <_ZN12MCP2515ClassD1Ev>:
    if (b < 16) {
      out.print('0');
    }
    out.println(b, HEX);
  }
}
     8f4:	20 ec       	ldi	r18, 0xC0	; 192
     8f6:	33 e0       	ldi	r19, 0x03	; 3
     8f8:	fc 01       	movw	r30, r24
     8fa:	31 83       	std	Z+1, r19	; 0x01
     8fc:	20 83       	st	Z, r18
     8fe:	0c 94 59 03 	jmp	0x6b2	; 0x6b2 <_ZN18CANControllerClassD1Ev>

00000902 <_ZN12MCP2515ClassD0Ev>:
     902:	cf 93       	push	r28
     904:	df 93       	push	r29
     906:	ec 01       	movw	r28, r24
     908:	0e 94 7a 04 	call	0x8f4	; 0x8f4 <_ZN12MCP2515ClassD1Ev>
     90c:	ce 01       	movw	r24, r28
     90e:	df 91       	pop	r29
     910:	cf 91       	pop	r28
     912:	0c 94 5d 10 	jmp	0x20ba	; 0x20ba <_ZdlPv>

00000916 <_ZN8SPIClass16beginTransactionE11SPISettings>:
     916:	20 91 a1 04 	lds	r18, 0x04A1	; 0x8004a1 <_ZN8SPIClass13interruptModeE>
     91a:	22 23       	and	r18, r18
     91c:	99 f0       	breq	.+38     	; 0x944 <_ZN8SPIClass16beginTransactionE11SPISettings+0x2e>
     91e:	4f b7       	in	r20, 0x3f	; 63
     920:	f8 94       	cli
     922:	20 91 a1 04 	lds	r18, 0x04A1	; 0x8004a1 <_ZN8SPIClass13interruptModeE>
     926:	21 30       	cpi	r18, 0x01	; 1
     928:	59 f4       	brne	.+22     	; 0x940 <_ZN8SPIClass16beginTransactionE11SPISettings+0x2a>
     92a:	2d b3       	in	r18, 0x1d	; 29
     92c:	20 93 9f 04 	sts	0x049F, r18	; 0x80049f <_ZN8SPIClass13interruptSaveE>
     930:	3d b3       	in	r19, 0x1d	; 29
     932:	20 91 a0 04 	lds	r18, 0x04A0	; 0x8004a0 <_ZN8SPIClass13interruptMaskE>
     936:	20 95       	com	r18
     938:	23 23       	and	r18, r19
     93a:	2d bb       	out	0x1d, r18	; 29
     93c:	4f bf       	out	0x3f, r20	; 63
     93e:	02 c0       	rjmp	.+4      	; 0x944 <_ZN8SPIClass16beginTransactionE11SPISettings+0x2e>
     940:	40 93 9f 04 	sts	0x049F, r20	; 0x80049f <_ZN8SPIClass13interruptSaveE>
     944:	8c bd       	out	0x2c, r24	; 44
     946:	9d bd       	out	0x2d, r25	; 45
     948:	08 95       	ret

0000094a <_ZN8SPIClass8transferEh>:
     94a:	8e bd       	out	0x2e, r24	; 46
     94c:	00 00       	nop
     94e:	0d b4       	in	r0, 0x2d	; 45
     950:	07 fe       	sbrs	r0, 7
     952:	fd cf       	rjmp	.-6      	; 0x94e <_ZN8SPIClass8transferEh+0x4>
     954:	8e b5       	in	r24, 0x2e	; 46
     956:	08 95       	ret

00000958 <_ZN8SPIClass14endTransactionEv>:
     958:	80 91 a1 04 	lds	r24, 0x04A1	; 0x8004a1 <_ZN8SPIClass13interruptModeE>
     95c:	88 23       	and	r24, r24
     95e:	61 f0       	breq	.+24     	; 0x978 <_ZN8SPIClass14endTransactionEv+0x20>
     960:	9f b7       	in	r25, 0x3f	; 63
     962:	f8 94       	cli
     964:	20 91 a1 04 	lds	r18, 0x04A1	; 0x8004a1 <_ZN8SPIClass13interruptModeE>
     968:	80 91 9f 04 	lds	r24, 0x049F	; 0x80049f <_ZN8SPIClass13interruptSaveE>
     96c:	21 30       	cpi	r18, 0x01	; 1
     96e:	19 f4       	brne	.+6      	; 0x976 <_ZN8SPIClass14endTransactionEv+0x1e>
     970:	8d bb       	out	0x1d, r24	; 29
     972:	9f bf       	out	0x3f, r25	; 63
     974:	08 95       	ret
     976:	8f bf       	out	0x3f, r24	; 63
     978:	08 95       	ret

0000097a <_ZN12MCP2515ClassC1Ev>:
     97a:	cf 93       	push	r28
     97c:	df 93       	push	r29
     97e:	ec 01       	movw	r28, r24
     980:	0e 94 14 04 	call	0x828	; 0x828 <_ZN18CANControllerClassC1Ev>
     984:	80 ec       	ldi	r24, 0xC0	; 192
     986:	93 e0       	ldi	r25, 0x03	; 3
     988:	99 83       	std	Y+1, r25	; 0x01
     98a:	88 83       	st	Y, r24
     98c:	80 e5       	ldi	r24, 0x50	; 80
     98e:	8d ab       	std	Y+53, r24	; 0x35
     990:	81 e0       	ldi	r24, 0x01	; 1
     992:	8e ab       	std	Y+54, r24	; 0x36
     994:	8a e0       	ldi	r24, 0x0A	; 10
     996:	90 e0       	ldi	r25, 0x00	; 0
     998:	98 af       	std	Y+56, r25	; 0x38
     99a:	8f ab       	std	Y+55, r24	; 0x37
     99c:	82 e0       	ldi	r24, 0x02	; 2
     99e:	90 e0       	ldi	r25, 0x00	; 0
     9a0:	9a af       	std	Y+58, r25	; 0x3a
     9a2:	89 af       	std	Y+57, r24	; 0x39
     9a4:	80 e0       	ldi	r24, 0x00	; 0
     9a6:	94 e2       	ldi	r25, 0x24	; 36
     9a8:	a4 ef       	ldi	r26, 0xF4	; 244
     9aa:	b0 e0       	ldi	r27, 0x00	; 0
     9ac:	8b af       	std	Y+59, r24	; 0x3b
     9ae:	9c af       	std	Y+60, r25	; 0x3c
     9b0:	ad af       	std	Y+61, r26	; 0x3d
     9b2:	be af       	std	Y+62, r27	; 0x3e
     9b4:	df 91       	pop	r29
     9b6:	cf 91       	pop	r28
     9b8:	08 95       	ret

000009ba <_ZN12MCP2515Class5resetEv>:
     9ba:	cf 93       	push	r28
     9bc:	df 93       	push	r29
     9be:	ec 01       	movw	r28, r24
     9c0:	8d a9       	ldd	r24, Y+53	; 0x35
     9c2:	9e a9       	ldd	r25, Y+54	; 0x36
     9c4:	0e 94 8b 04 	call	0x916	; 0x916 <_ZN8SPIClass16beginTransactionE11SPISettings>
     9c8:	60 e0       	ldi	r22, 0x00	; 0
     9ca:	8f a9       	ldd	r24, Y+55	; 0x37
     9cc:	0e 94 6a 13 	call	0x26d4	; 0x26d4 <digitalWrite>
     9d0:	80 ec       	ldi	r24, 0xC0	; 192
     9d2:	0e 94 a5 04 	call	0x94a	; 0x94a <_ZN8SPIClass8transferEh>
     9d6:	61 e0       	ldi	r22, 0x01	; 1
     9d8:	8f a9       	ldd	r24, Y+55	; 0x37
     9da:	0e 94 6a 13 	call	0x26d4	; 0x26d4 <digitalWrite>
     9de:	0e 94 ac 04 	call	0x958	; 0x958 <_ZN8SPIClass14endTransactionEv>
     9e2:	8a e0       	ldi	r24, 0x0A	; 10
     9e4:	90 e0       	ldi	r25, 0x00	; 0
     9e6:	df 91       	pop	r29
     9e8:	cf 91       	pop	r28
     9ea:	0c 94 bf 12 	jmp	0x257e	; 0x257e <delayMicroseconds>

000009ee <_ZN12MCP2515Class12readRegisterEh>:
     9ee:	1f 93       	push	r17
     9f0:	cf 93       	push	r28
     9f2:	df 93       	push	r29
     9f4:	ec 01       	movw	r28, r24
     9f6:	16 2f       	mov	r17, r22
     9f8:	8d a9       	ldd	r24, Y+53	; 0x35
     9fa:	9e a9       	ldd	r25, Y+54	; 0x36
     9fc:	0e 94 8b 04 	call	0x916	; 0x916 <_ZN8SPIClass16beginTransactionE11SPISettings>
     a00:	60 e0       	ldi	r22, 0x00	; 0
     a02:	8f a9       	ldd	r24, Y+55	; 0x37
     a04:	0e 94 6a 13 	call	0x26d4	; 0x26d4 <digitalWrite>
     a08:	83 e0       	ldi	r24, 0x03	; 3
     a0a:	0e 94 a5 04 	call	0x94a	; 0x94a <_ZN8SPIClass8transferEh>
     a0e:	81 2f       	mov	r24, r17
     a10:	0e 94 a5 04 	call	0x94a	; 0x94a <_ZN8SPIClass8transferEh>
     a14:	80 e0       	ldi	r24, 0x00	; 0
     a16:	0e 94 a5 04 	call	0x94a	; 0x94a <_ZN8SPIClass8transferEh>
     a1a:	18 2f       	mov	r17, r24
     a1c:	61 e0       	ldi	r22, 0x01	; 1
     a1e:	8f a9       	ldd	r24, Y+55	; 0x37
     a20:	0e 94 6a 13 	call	0x26d4	; 0x26d4 <digitalWrite>
     a24:	0e 94 ac 04 	call	0x958	; 0x958 <_ZN8SPIClass14endTransactionEv>
     a28:	81 2f       	mov	r24, r17
     a2a:	df 91       	pop	r29
     a2c:	cf 91       	pop	r28
     a2e:	1f 91       	pop	r17
     a30:	08 95       	ret

00000a32 <_ZN12MCP2515Class15handleInterruptEv>:

  delayMicroseconds(10);
}

void MCP2515Class::handleInterrupt()
{
     a32:	0f 93       	push	r16
     a34:	1f 93       	push	r17
     a36:	cf 93       	push	r28
     a38:	df 93       	push	r29
     a3a:	ec 01       	movw	r28, r24
  if (readRegister(REG_CANINTF) == 0) {
     a3c:	6c e2       	ldi	r22, 0x2C	; 44
     a3e:	0e 94 f7 04 	call	0x9ee	; 0x9ee <_ZN12MCP2515Class12readRegisterEh>
     a42:	88 23       	and	r24, r24
     a44:	a9 f0       	breq	.+42     	; 0xa70 <_ZN12MCP2515Class15handleInterruptEv+0x3e>
    return;
  }

  while (parsePacket()) {
     a46:	e8 81       	ld	r30, Y
     a48:	f9 81       	ldd	r31, Y+1	; 0x01
     a4a:	04 88       	ldd	r0, Z+20	; 0x14
     a4c:	f5 89       	ldd	r31, Z+21	; 0x15
     a4e:	e0 2d       	mov	r30, r0
     a50:	ce 01       	movw	r24, r28
     a52:	09 95       	icall
     a54:	89 2b       	or	r24, r25
     a56:	61 f0       	breq	.+24     	; 0xa70 <_ZN12MCP2515Class15handleInterruptEv+0x3e>
    _onReceive(available());
     a58:	0c 85       	ldd	r16, Y+12	; 0x0c
     a5a:	1d 85       	ldd	r17, Y+13	; 0x0d
     a5c:	e8 81       	ld	r30, Y
     a5e:	f9 81       	ldd	r31, Y+1	; 0x01
     a60:	00 84       	ldd	r0, Z+8	; 0x08
     a62:	f1 85       	ldd	r31, Z+9	; 0x09
     a64:	e0 2d       	mov	r30, r0
     a66:	ce 01       	movw	r24, r28
     a68:	09 95       	icall
     a6a:	f8 01       	movw	r30, r16
     a6c:	09 95       	icall
     a6e:	eb cf       	rjmp	.-42     	; 0xa46 <_ZN12MCP2515Class15handleInterruptEv+0x14>
  }
}
     a70:	df 91       	pop	r29
     a72:	cf 91       	pop	r28
     a74:	1f 91       	pop	r17
     a76:	0f 91       	pop	r16
     a78:	08 95       	ret

00000a7a <_ZN12MCP2515Class11onInterruptEv>:
  SPI.endTransaction();
}

void MCP2515Class::onInterrupt()
{
  CAN.handleInterrupt();
     a7a:	80 e6       	ldi	r24, 0x60	; 96
     a7c:	94 e0       	ldi	r25, 0x04	; 4
     a7e:	0c 94 19 05 	jmp	0xa32	; 0xa32 <_ZN12MCP2515Class15handleInterruptEv>

00000a82 <_ZN12MCP2515Class14modifyRegisterEhhh>:

  return value;
}

void MCP2515Class::modifyRegister(uint8_t address, uint8_t mask, uint8_t value)
{
     a82:	ff 92       	push	r15
     a84:	0f 93       	push	r16
     a86:	1f 93       	push	r17
     a88:	cf 93       	push	r28
     a8a:	df 93       	push	r29
     a8c:	ec 01       	movw	r28, r24
     a8e:	f6 2e       	mov	r15, r22
     a90:	04 2f       	mov	r16, r20
     a92:	12 2f       	mov	r17, r18
  SPI.beginTransaction(_spiSettings);
     a94:	8d a9       	ldd	r24, Y+53	; 0x35
     a96:	9e a9       	ldd	r25, Y+54	; 0x36
     a98:	0e 94 8b 04 	call	0x916	; 0x916 <_ZN8SPIClass16beginTransactionE11SPISettings>
  digitalWrite(_csPin, LOW);
     a9c:	60 e0       	ldi	r22, 0x00	; 0
     a9e:	8f a9       	ldd	r24, Y+55	; 0x37
     aa0:	0e 94 6a 13 	call	0x26d4	; 0x26d4 <digitalWrite>
  SPI.transfer(0x05);
     aa4:	85 e0       	ldi	r24, 0x05	; 5
     aa6:	0e 94 a5 04 	call	0x94a	; 0x94a <_ZN8SPIClass8transferEh>
  SPI.transfer(address);
     aaa:	8f 2d       	mov	r24, r15
     aac:	0e 94 a5 04 	call	0x94a	; 0x94a <_ZN8SPIClass8transferEh>
  SPI.transfer(mask);
     ab0:	80 2f       	mov	r24, r16
     ab2:	0e 94 a5 04 	call	0x94a	; 0x94a <_ZN8SPIClass8transferEh>
  SPI.transfer(value);
     ab6:	81 2f       	mov	r24, r17
     ab8:	0e 94 a5 04 	call	0x94a	; 0x94a <_ZN8SPIClass8transferEh>
  digitalWrite(_csPin, HIGH);
     abc:	61 e0       	ldi	r22, 0x01	; 1
     abe:	8f a9       	ldd	r24, Y+55	; 0x37
     ac0:	0e 94 6a 13 	call	0x26d4	; 0x26d4 <digitalWrite>
  SPI.endTransaction();
}
     ac4:	df 91       	pop	r29
     ac6:	cf 91       	pop	r28
     ac8:	1f 91       	pop	r17
     aca:	0f 91       	pop	r16
     acc:	ff 90       	pop	r15
  SPI.transfer(0x05);
  SPI.transfer(address);
  SPI.transfer(mask);
  SPI.transfer(value);
  digitalWrite(_csPin, HIGH);
  SPI.endTransaction();
     ace:	0c 94 ac 04 	jmp	0x958	; 0x958 <_ZN8SPIClass14endTransactionEv>

00000ad2 <_ZN12MCP2515Class11parsePacketEv>:

  return (readRegister(REG_TXBnCTRL(n)) & 0x70) ? 0 : 1;
}

int MCP2515Class::parsePacket()
{
     ad2:	9f 92       	push	r9
     ad4:	af 92       	push	r10
     ad6:	bf 92       	push	r11
     ad8:	cf 92       	push	r12
     ada:	df 92       	push	r13
     adc:	ef 92       	push	r14
     ade:	ff 92       	push	r15
     ae0:	0f 93       	push	r16
     ae2:	1f 93       	push	r17
     ae4:	cf 93       	push	r28
     ae6:	df 93       	push	r29
     ae8:	ec 01       	movw	r28, r24
  int n;

  uint8_t intf = readRegister(REG_CANINTF);
     aea:	6c e2       	ldi	r22, 0x2C	; 44
     aec:	0e 94 f7 04 	call	0x9ee	; 0x9ee <_ZN12MCP2515Class12readRegisterEh>

  if (intf & FLAG_RXnIF(0)) {
     af0:	80 fd       	sbrc	r24, 0
     af2:	10 c0       	rjmp	.+32     	; 0xb14 <_ZN12MCP2515Class11parsePacketEv+0x42>
    n = 0;
  } else if (intf & FLAG_RXnIF(1)) {
     af4:	81 fd       	sbrc	r24, 1
     af6:	10 c0       	rjmp	.+32     	; 0xb18 <_ZN12MCP2515Class11parsePacketEv+0x46>
    n = 1;
  } else {
    _rxId = -1;
     af8:	8f ef       	ldi	r24, 0xFF	; 255
     afa:	9f ef       	ldi	r25, 0xFF	; 255
     afc:	dc 01       	movw	r26, r24
     afe:	89 a3       	std	Y+33, r24	; 0x21
     b00:	9a a3       	std	Y+34, r25	; 0x22
     b02:	ab a3       	std	Y+35, r26	; 0x23
     b04:	bc a3       	std	Y+36, r27	; 0x24
    _rxExtended = false;
     b06:	1d a2       	std	Y+37, r1	; 0x25
    _rxRtr = false;
     b08:	1e a2       	std	Y+38, r1	; 0x26
    _rxLength = 0;
     b0a:	1a a6       	std	Y+42, r1	; 0x2a
     b0c:	19 a6       	std	Y+41, r1	; 0x29
    return 0;
     b0e:	80 e0       	ldi	r24, 0x00	; 0
     b10:	90 e0       	ldi	r25, 0x00	; 0
     b12:	a0 c0       	rjmp	.+320    	; 0xc54 <_ZN12MCP2515Class11parsePacketEv+0x182>
  int n;

  uint8_t intf = readRegister(REG_CANINTF);

  if (intf & FLAG_RXnIF(0)) {
    n = 0;
     b14:	00 e0       	ldi	r16, 0x00	; 0
     b16:	01 c0       	rjmp	.+2      	; 0xb1a <_ZN12MCP2515Class11parsePacketEv+0x48>
  } else if (intf & FLAG_RXnIF(1)) {
    n = 1;
     b18:	01 e0       	ldi	r16, 0x01	; 1
    _rxRtr = false;
    _rxLength = 0;
    return 0;
  }

  _rxExtended = (readRegister(REG_RXBnSIDL(n)) & FLAG_IDE) ? true : false;
     b1a:	10 2f       	mov	r17, r16
     b1c:	12 95       	swap	r17
     b1e:	10 7f       	andi	r17, 0xF0	; 240
     b20:	42 e6       	ldi	r20, 0x62	; 98
     b22:	a4 2e       	mov	r10, r20
     b24:	a1 0e       	add	r10, r17
     b26:	6a 2d       	mov	r22, r10
     b28:	ce 01       	movw	r24, r28
     b2a:	0e 94 f7 04 	call	0x9ee	; 0x9ee <_ZN12MCP2515Class12readRegisterEh>
     b2e:	83 fb       	bst	r24, 3
     b30:	88 27       	eor	r24, r24
     b32:	80 f9       	bld	r24, 0
     b34:	8d a3       	std	Y+37, r24	; 0x25

  uint32_t idA = ((readRegister(REG_RXBnSIDH(n)) << 3) & 0x07f8) | ((readRegister(REG_RXBnSIDL(n)) >> 5) & 0x07);
     b36:	61 e6       	ldi	r22, 0x61	; 97
     b38:	61 0f       	add	r22, r17
     b3a:	ce 01       	movw	r24, r28
     b3c:	0e 94 f7 04 	call	0x9ee	; 0x9ee <_ZN12MCP2515Class12readRegisterEh>
     b40:	c8 2e       	mov	r12, r24
     b42:	6a 2d       	mov	r22, r10
     b44:	ce 01       	movw	r24, r28
     b46:	0e 94 f7 04 	call	0x9ee	; 0x9ee <_ZN12MCP2515Class12readRegisterEh>
     b4a:	98 e0       	ldi	r25, 0x08	; 8
     b4c:	c9 9e       	mul	r12, r25
     b4e:	60 01       	movw	r12, r0
     b50:	11 24       	eor	r1, r1
     b52:	82 95       	swap	r24
     b54:	86 95       	lsr	r24
     b56:	87 70       	andi	r24, 0x07	; 7
     b58:	c8 2a       	or	r12, r24
  if (_rxExtended) {
     b5a:	8d a1       	ldd	r24, Y+37	; 0x25
     b5c:	0d 2c       	mov	r0, r13
     b5e:	00 0c       	add	r0, r0
     b60:	ee 08       	sbc	r14, r14
     b62:	ff 08       	sbc	r15, r15
     b64:	55 e6       	ldi	r21, 0x65	; 101
     b66:	b5 2e       	mov	r11, r21
     b68:	b1 0e       	add	r11, r17
     b6a:	88 23       	and	r24, r24
     b6c:	89 f1       	breq	.+98     	; 0xbd0 <_ZN12MCP2515Class11parsePacketEv+0xfe>
    uint32_t idB = (((uint32_t)(readRegister(REG_RXBnSIDL(n)) & 0x03) << 16) & 0x30000) | ((readRegister(REG_RXBnEID8(n)) << 8) & 0xff00) | readRegister(REG_RXBnEID0(n));
     b6e:	6a 2d       	mov	r22, r10
     b70:	ce 01       	movw	r24, r28
     b72:	0e 94 f7 04 	call	0x9ee	; 0x9ee <_ZN12MCP2515Class12readRegisterEh>
     b76:	98 2e       	mov	r9, r24
     b78:	63 e6       	ldi	r22, 0x63	; 99
     b7a:	61 0f       	add	r22, r17
     b7c:	ce 01       	movw	r24, r28
     b7e:	0e 94 f7 04 	call	0x9ee	; 0x9ee <_ZN12MCP2515Class12readRegisterEh>
     b82:	a8 2e       	mov	r10, r24
     b84:	64 e6       	ldi	r22, 0x64	; 100
     b86:	61 0f       	add	r22, r17
     b88:	ce 01       	movw	r24, r28
     b8a:	0e 94 f7 04 	call	0x9ee	; 0x9ee <_ZN12MCP2515Class12readRegisterEh>

    _rxId = (idA << 18) | idB;
     b8e:	99 2d       	mov	r25, r9
     b90:	93 70       	andi	r25, 0x03	; 3
     b92:	22 e1       	ldi	r18, 0x12	; 18
     b94:	cc 0c       	add	r12, r12
     b96:	dd 1c       	adc	r13, r13
     b98:	ee 1c       	adc	r14, r14
     b9a:	ff 1c       	adc	r15, r15
     b9c:	2a 95       	dec	r18
     b9e:	d1 f7       	brne	.-12     	; 0xb94 <_ZN12MCP2515Class11parsePacketEv+0xc2>
     ba0:	c8 2a       	or	r12, r24
     ba2:	e9 2a       	or	r14, r25
     ba4:	8a 2d       	mov	r24, r10
     ba6:	90 e0       	ldi	r25, 0x00	; 0
     ba8:	98 2f       	mov	r25, r24
     baa:	88 27       	eor	r24, r24
     bac:	a0 e0       	ldi	r26, 0x00	; 0
     bae:	b0 e0       	ldi	r27, 0x00	; 0
     bb0:	c8 2a       	or	r12, r24
     bb2:	d9 2a       	or	r13, r25
     bb4:	ea 2a       	or	r14, r26
     bb6:	fb 2a       	or	r15, r27
     bb8:	c9 a2       	std	Y+33, r12	; 0x21
     bba:	da a2       	std	Y+34, r13	; 0x22
     bbc:	eb a2       	std	Y+35, r14	; 0x23
     bbe:	fc a2       	std	Y+36, r15	; 0x24
    _rxRtr = (readRegister(REG_RXBnDLC(n)) & FLAG_RTR) ? true : false;
     bc0:	6b 2d       	mov	r22, r11
     bc2:	ce 01       	movw	r24, r28
     bc4:	0e 94 f7 04 	call	0x9ee	; 0x9ee <_ZN12MCP2515Class12readRegisterEh>
     bc8:	86 fb       	bst	r24, 6
     bca:	88 27       	eor	r24, r24
     bcc:	80 f9       	bld	r24, 0
     bce:	0a c0       	rjmp	.+20     	; 0xbe4 <_ZN12MCP2515Class11parsePacketEv+0x112>
  } else {
    _rxId = idA;
     bd0:	c9 a2       	std	Y+33, r12	; 0x21
     bd2:	da a2       	std	Y+34, r13	; 0x22
     bd4:	eb a2       	std	Y+35, r14	; 0x23
     bd6:	fc a2       	std	Y+36, r15	; 0x24
    _rxRtr = (readRegister(REG_RXBnSIDL(n)) & FLAG_SRR) ? true : false;
     bd8:	6a 2d       	mov	r22, r10
     bda:	ce 01       	movw	r24, r28
     bdc:	0e 94 f7 04 	call	0x9ee	; 0x9ee <_ZN12MCP2515Class12readRegisterEh>
     be0:	82 95       	swap	r24
     be2:	81 70       	andi	r24, 0x01	; 1
     be4:	8e a3       	std	Y+38, r24	; 0x26
  }
  _rxDlc = readRegister(REG_RXBnDLC(n)) & 0x0f;
     be6:	6b 2d       	mov	r22, r11
     be8:	ce 01       	movw	r24, r28
     bea:	0e 94 f7 04 	call	0x9ee	; 0x9ee <_ZN12MCP2515Class12readRegisterEh>
     bee:	8f 70       	andi	r24, 0x0F	; 15
     bf0:	90 e0       	ldi	r25, 0x00	; 0
     bf2:	98 a7       	std	Y+40, r25	; 0x28
     bf4:	8f a3       	std	Y+39, r24	; 0x27
  _rxIndex = 0;
     bf6:	1c a6       	std	Y+44, r1	; 0x2c
     bf8:	1b a6       	std	Y+43, r1	; 0x2b

  if (_rxRtr) {
     bfa:	2e a1       	ldd	r18, Y+38	; 0x26
     bfc:	22 23       	and	r18, r18
     bfe:	19 f0       	breq	.+6      	; 0xc06 <_ZN12MCP2515Class11parsePacketEv+0x134>
    _rxLength = 0;
     c00:	1a a6       	std	Y+42, r1	; 0x2a
     c02:	19 a6       	std	Y+41, r1	; 0x29
     c04:	1a c0       	rjmp	.+52     	; 0xc3a <_ZN12MCP2515Class11parsePacketEv+0x168>
  } else {
    _rxLength = _rxDlc;
     c06:	9a a7       	std	Y+42, r25	; 0x2a
     c08:	89 a7       	std	Y+41, r24	; 0x29
     c0a:	1a 59       	subi	r17, 0x9A	; 154
     c0c:	6e 01       	movw	r12, r28
     c0e:	ed e2       	ldi	r30, 0x2D	; 45
     c10:	ce 0e       	add	r12, r30
     c12:	d1 1c       	adc	r13, r1

    for (int i = 0; i < _rxLength; i++) {
     c14:	e1 2c       	mov	r14, r1
     c16:	f1 2c       	mov	r15, r1
     c18:	89 a5       	ldd	r24, Y+41	; 0x29
     c1a:	9a a5       	ldd	r25, Y+42	; 0x2a
     c1c:	e8 16       	cp	r14, r24
     c1e:	f9 06       	cpc	r15, r25
     c20:	64 f4       	brge	.+24     	; 0xc3a <_ZN12MCP2515Class11parsePacketEv+0x168>
      _rxData[i] = readRegister(REG_RXBnD0(n) + i);
     c22:	61 2f       	mov	r22, r17
     c24:	ce 01       	movw	r24, r28
     c26:	0e 94 f7 04 	call	0x9ee	; 0x9ee <_ZN12MCP2515Class12readRegisterEh>
     c2a:	f6 01       	movw	r30, r12
     c2c:	81 93       	st	Z+, r24
     c2e:	6f 01       	movw	r12, r30
  if (_rxRtr) {
    _rxLength = 0;
  } else {
    _rxLength = _rxDlc;

    for (int i = 0; i < _rxLength; i++) {
     c30:	ff ef       	ldi	r31, 0xFF	; 255
     c32:	ef 1a       	sub	r14, r31
     c34:	ff 0a       	sbc	r15, r31
     c36:	1f 5f       	subi	r17, 0xFF	; 255
     c38:	ef cf       	rjmp	.-34     	; 0xc18 <_ZN12MCP2515Class11parsePacketEv+0x146>
      _rxData[i] = readRegister(REG_RXBnD0(n) + i);
    }
  }

  modifyRegister(REG_CANINTF, FLAG_RXnIF(n), 0x00);
     c3a:	41 e0       	ldi	r20, 0x01	; 1
     c3c:	50 e0       	ldi	r21, 0x00	; 0
     c3e:	01 c0       	rjmp	.+2      	; 0xc42 <_ZN12MCP2515Class11parsePacketEv+0x170>
     c40:	44 0f       	add	r20, r20
     c42:	0a 95       	dec	r16
     c44:	ea f7       	brpl	.-6      	; 0xc40 <_ZN12MCP2515Class11parsePacketEv+0x16e>
     c46:	20 e0       	ldi	r18, 0x00	; 0
     c48:	6c e2       	ldi	r22, 0x2C	; 44
     c4a:	ce 01       	movw	r24, r28
     c4c:	0e 94 41 05 	call	0xa82	; 0xa82 <_ZN12MCP2515Class14modifyRegisterEhhh>

  return _rxDlc;
     c50:	8f a1       	ldd	r24, Y+39	; 0x27
     c52:	98 a5       	ldd	r25, Y+40	; 0x28
}
     c54:	df 91       	pop	r29
     c56:	cf 91       	pop	r28
     c58:	1f 91       	pop	r17
     c5a:	0f 91       	pop	r16
     c5c:	ff 90       	pop	r15
     c5e:	ef 90       	pop	r14
     c60:	df 90       	pop	r13
     c62:	cf 90       	pop	r12
     c64:	bf 90       	pop	r11
     c66:	af 90       	pop	r10
     c68:	9f 90       	pop	r9
     c6a:	08 95       	ret

00000c6c <_ZN12MCP2515Class13writeRegisterEhh>:
  digitalWrite(_csPin, HIGH);
  SPI.endTransaction();
}

void MCP2515Class::writeRegister(uint8_t address, uint8_t value)
{
     c6c:	0f 93       	push	r16
     c6e:	1f 93       	push	r17
     c70:	cf 93       	push	r28
     c72:	df 93       	push	r29
     c74:	ec 01       	movw	r28, r24
     c76:	06 2f       	mov	r16, r22
     c78:	14 2f       	mov	r17, r20
  SPI.beginTransaction(_spiSettings);
     c7a:	8d a9       	ldd	r24, Y+53	; 0x35
     c7c:	9e a9       	ldd	r25, Y+54	; 0x36
     c7e:	0e 94 8b 04 	call	0x916	; 0x916 <_ZN8SPIClass16beginTransactionE11SPISettings>
  digitalWrite(_csPin, LOW);
     c82:	60 e0       	ldi	r22, 0x00	; 0
     c84:	8f a9       	ldd	r24, Y+55	; 0x37
     c86:	0e 94 6a 13 	call	0x26d4	; 0x26d4 <digitalWrite>
  SPI.transfer(0x02);
     c8a:	82 e0       	ldi	r24, 0x02	; 2
     c8c:	0e 94 a5 04 	call	0x94a	; 0x94a <_ZN8SPIClass8transferEh>
  SPI.transfer(address);
     c90:	80 2f       	mov	r24, r16
     c92:	0e 94 a5 04 	call	0x94a	; 0x94a <_ZN8SPIClass8transferEh>
  SPI.transfer(value);
     c96:	81 2f       	mov	r24, r17
     c98:	0e 94 a5 04 	call	0x94a	; 0x94a <_ZN8SPIClass8transferEh>
  digitalWrite(_csPin, HIGH);
     c9c:	61 e0       	ldi	r22, 0x01	; 1
     c9e:	8f a9       	ldd	r24, Y+55	; 0x37
     ca0:	0e 94 6a 13 	call	0x26d4	; 0x26d4 <digitalWrite>
  SPI.endTransaction();
}
     ca4:	df 91       	pop	r29
     ca6:	cf 91       	pop	r28
     ca8:	1f 91       	pop	r17
     caa:	0f 91       	pop	r16
  digitalWrite(_csPin, LOW);
  SPI.transfer(0x02);
  SPI.transfer(address);
  SPI.transfer(value);
  digitalWrite(_csPin, HIGH);
  SPI.endTransaction();
     cac:	0c 94 ac 04 	jmp	0x958	; 0x958 <_ZN8SPIClass14endTransactionEv>

00000cb0 <_ZN12MCP2515Class6filterEii>:
#endif
  }
}

int MCP2515Class::filter(int id, int mask)
{
     cb0:	cf 92       	push	r12
     cb2:	df 92       	push	r13
     cb4:	ef 92       	push	r14
     cb6:	ff 92       	push	r15
     cb8:	0f 93       	push	r16
     cba:	1f 93       	push	r17
     cbc:	cf 93       	push	r28
     cbe:	df 93       	push	r29
     cc0:	ec 01       	movw	r28, r24
     cc2:	7b 01       	movw	r14, r22
     cc4:	8a 01       	movw	r16, r20
  id &= 0x7ff;
  mask &= 0x7ff;

  // config mode
  writeRegister(REG_CANCTRL, 0x80);
     cc6:	40 e8       	ldi	r20, 0x80	; 128
     cc8:	6f e0       	ldi	r22, 0x0F	; 15
     cca:	0e 94 36 06 	call	0xc6c	; 0xc6c <_ZN12MCP2515Class13writeRegisterEhh>
  if (readRegister(REG_CANCTRL) != 0x80) {
     cce:	6f e0       	ldi	r22, 0x0F	; 15
     cd0:	ce 01       	movw	r24, r28
     cd2:	0e 94 f7 04 	call	0x9ee	; 0x9ee <_ZN12MCP2515Class12readRegisterEh>
     cd6:	80 38       	cpi	r24, 0x80	; 128
     cd8:	09 f0       	breq	.+2      	; 0xcdc <_ZN12MCP2515Class6filterEii+0x2c>
     cda:	7d c0       	rjmp	.+250    	; 0xdd6 <_ZN12MCP2515Class6filterEii+0x126>
  }
}

int MCP2515Class::filter(int id, int mask)
{
  id &= 0x7ff;
     cdc:	87 e0       	ldi	r24, 0x07	; 7
     cde:	f8 22       	and	r15, r24
  mask &= 0x7ff;
     ce0:	17 70       	andi	r17, 0x07	; 7
    return 0;
  }

  for (int n = 0; n < 2; n++) {
    // standard only
    writeRegister(REG_RXBnCTRL(n), FLAG_RXM0);
     ce2:	40 e2       	ldi	r20, 0x20	; 32
     ce4:	60 e6       	ldi	r22, 0x60	; 96
     ce6:	ce 01       	movw	r24, r28
     ce8:	0e 94 36 06 	call	0xc6c	; 0xc6c <_ZN12MCP2515Class13writeRegisterEhh>
    writeRegister(REG_RXBnCTRL(n), FLAG_RXM0);
     cec:	40 e2       	ldi	r20, 0x20	; 32
     cee:	60 e6       	ldi	r22, 0x60	; 96
     cf0:	ce 01       	movw	r24, r28
     cf2:	0e 94 36 06 	call	0xc6c	; 0xc6c <_ZN12MCP2515Class13writeRegisterEhh>

    writeRegister(REG_RXMnSIDH(n), mask >> 3);
     cf6:	68 01       	movw	r12, r16
     cf8:	83 e0       	ldi	r24, 0x03	; 3
     cfa:	d5 94       	asr	r13
     cfc:	c7 94       	ror	r12
     cfe:	8a 95       	dec	r24
     d00:	e1 f7       	brne	.-8      	; 0xcfa <_ZN12MCP2515Class6filterEii+0x4a>
     d02:	4c 2d       	mov	r20, r12
     d04:	60 e2       	ldi	r22, 0x20	; 32
     d06:	ce 01       	movw	r24, r28
     d08:	0e 94 36 06 	call	0xc6c	; 0xc6c <_ZN12MCP2515Class13writeRegisterEhh>
    writeRegister(REG_RXMnSIDL(n), mask << 5);
     d0c:	02 95       	swap	r16
     d0e:	00 0f       	add	r16, r16
     d10:	00 7e       	andi	r16, 0xE0	; 224
     d12:	40 2f       	mov	r20, r16
     d14:	61 e2       	ldi	r22, 0x21	; 33
     d16:	ce 01       	movw	r24, r28
     d18:	0e 94 36 06 	call	0xc6c	; 0xc6c <_ZN12MCP2515Class13writeRegisterEhh>
    writeRegister(REG_RXMnEID8(n), 0);
     d1c:	40 e0       	ldi	r20, 0x00	; 0
     d1e:	62 e2       	ldi	r22, 0x22	; 34
     d20:	ce 01       	movw	r24, r28
     d22:	0e 94 36 06 	call	0xc6c	; 0xc6c <_ZN12MCP2515Class13writeRegisterEhh>
    writeRegister(REG_RXMnEID0(n), 0);
     d26:	40 e0       	ldi	r20, 0x00	; 0
     d28:	63 e2       	ldi	r22, 0x23	; 35
     d2a:	ce 01       	movw	r24, r28
     d2c:	0e 94 36 06 	call	0xc6c	; 0xc6c <_ZN12MCP2515Class13writeRegisterEhh>
    return 0;
  }

  for (int n = 0; n < 2; n++) {
    // standard only
    writeRegister(REG_RXBnCTRL(n), FLAG_RXM0);
     d30:	40 e2       	ldi	r20, 0x20	; 32
     d32:	60 e7       	ldi	r22, 0x70	; 112
     d34:	ce 01       	movw	r24, r28
     d36:	0e 94 36 06 	call	0xc6c	; 0xc6c <_ZN12MCP2515Class13writeRegisterEhh>
    writeRegister(REG_RXBnCTRL(n), FLAG_RXM0);
     d3a:	40 e2       	ldi	r20, 0x20	; 32
     d3c:	60 e7       	ldi	r22, 0x70	; 112
     d3e:	ce 01       	movw	r24, r28
     d40:	0e 94 36 06 	call	0xc6c	; 0xc6c <_ZN12MCP2515Class13writeRegisterEhh>

    writeRegister(REG_RXMnSIDH(n), mask >> 3);
     d44:	4c 2d       	mov	r20, r12
     d46:	64 e2       	ldi	r22, 0x24	; 36
     d48:	ce 01       	movw	r24, r28
     d4a:	0e 94 36 06 	call	0xc6c	; 0xc6c <_ZN12MCP2515Class13writeRegisterEhh>
    writeRegister(REG_RXMnSIDL(n), mask << 5);
     d4e:	40 2f       	mov	r20, r16
     d50:	65 e2       	ldi	r22, 0x25	; 37
     d52:	ce 01       	movw	r24, r28
     d54:	0e 94 36 06 	call	0xc6c	; 0xc6c <_ZN12MCP2515Class13writeRegisterEhh>
    writeRegister(REG_RXMnEID8(n), 0);
     d58:	40 e0       	ldi	r20, 0x00	; 0
     d5a:	66 e2       	ldi	r22, 0x26	; 38
     d5c:	ce 01       	movw	r24, r28
     d5e:	0e 94 36 06 	call	0xc6c	; 0xc6c <_ZN12MCP2515Class13writeRegisterEhh>
    writeRegister(REG_RXMnEID0(n), 0);
     d62:	40 e0       	ldi	r20, 0x00	; 0
     d64:	67 e2       	ldi	r22, 0x27	; 39
     d66:	ce 01       	movw	r24, r28
     d68:	0e 94 36 06 	call	0xc6c	; 0xc6c <_ZN12MCP2515Class13writeRegisterEhh>
  }

  for (int n = 0; n < 6; n++) {
    writeRegister(REG_RXFnSIDH(n), id >> 3);
     d6c:	a7 01       	movw	r20, r14
     d6e:	93 e0       	ldi	r25, 0x03	; 3
     d70:	55 95       	asr	r21
     d72:	47 95       	ror	r20
     d74:	9a 95       	dec	r25
     d76:	e1 f7       	brne	.-8      	; 0xd70 <_ZN12MCP2515Class6filterEii+0xc0>
     d78:	04 2f       	mov	r16, r20
    writeRegister(REG_RXFnSIDL(n), id << 5);
     d7a:	e2 94       	swap	r14
     d7c:	ee 0c       	add	r14, r14
     d7e:	20 ee       	ldi	r18, 0xE0	; 224
     d80:	e2 22       	and	r14, r18
     d82:	10 e0       	ldi	r17, 0x00	; 0
    writeRegister(REG_RXMnEID8(n), 0);
    writeRegister(REG_RXMnEID0(n), 0);
  }

  for (int n = 0; n < 6; n++) {
    writeRegister(REG_RXFnSIDH(n), id >> 3);
     d84:	40 2f       	mov	r20, r16
     d86:	61 2f       	mov	r22, r17
     d88:	ce 01       	movw	r24, r28
     d8a:	0e 94 36 06 	call	0xc6c	; 0xc6c <_ZN12MCP2515Class13writeRegisterEhh>
    writeRegister(REG_RXFnSIDL(n), id << 5);
     d8e:	61 e0       	ldi	r22, 0x01	; 1
     d90:	61 0f       	add	r22, r17
     d92:	4e 2d       	mov	r20, r14
     d94:	ce 01       	movw	r24, r28
     d96:	0e 94 36 06 	call	0xc6c	; 0xc6c <_ZN12MCP2515Class13writeRegisterEhh>
    writeRegister(REG_RXFnEID8(n), 0);
     d9a:	62 e0       	ldi	r22, 0x02	; 2
     d9c:	61 0f       	add	r22, r17
     d9e:	40 e0       	ldi	r20, 0x00	; 0
     da0:	ce 01       	movw	r24, r28
     da2:	0e 94 36 06 	call	0xc6c	; 0xc6c <_ZN12MCP2515Class13writeRegisterEhh>
    writeRegister(REG_RXFnEID0(n), 0);
     da6:	63 e0       	ldi	r22, 0x03	; 3
     da8:	61 0f       	add	r22, r17
     daa:	40 e0       	ldi	r20, 0x00	; 0
     dac:	ce 01       	movw	r24, r28
     dae:	0e 94 36 06 	call	0xc6c	; 0xc6c <_ZN12MCP2515Class13writeRegisterEhh>
     db2:	1c 5f       	subi	r17, 0xFC	; 252
    writeRegister(REG_RXMnSIDL(n), mask << 5);
    writeRegister(REG_RXMnEID8(n), 0);
    writeRegister(REG_RXMnEID0(n), 0);
  }

  for (int n = 0; n < 6; n++) {
     db4:	18 31       	cpi	r17, 0x18	; 24
     db6:	31 f7       	brne	.-52     	; 0xd84 <_ZN12MCP2515Class6filterEii+0xd4>
    writeRegister(REG_RXFnEID8(n), 0);
    writeRegister(REG_RXFnEID0(n), 0);
  }

  // normal mode
  writeRegister(REG_CANCTRL, 0x00);
     db8:	40 e0       	ldi	r20, 0x00	; 0
     dba:	6f e0       	ldi	r22, 0x0F	; 15
     dbc:	ce 01       	movw	r24, r28
     dbe:	0e 94 36 06 	call	0xc6c	; 0xc6c <_ZN12MCP2515Class13writeRegisterEhh>
  if (readRegister(REG_CANCTRL) != 0x00) {
     dc2:	6f e0       	ldi	r22, 0x0F	; 15
     dc4:	ce 01       	movw	r24, r28
     dc6:	0e 94 f7 04 	call	0x9ee	; 0x9ee <_ZN12MCP2515Class12readRegisterEh>
  mask &= 0x7ff;

  // config mode
  writeRegister(REG_CANCTRL, 0x80);
  if (readRegister(REG_CANCTRL) != 0x80) {
    return 0;
     dca:	21 e0       	ldi	r18, 0x01	; 1
     dcc:	90 e0       	ldi	r25, 0x00	; 0
     dce:	81 11       	cpse	r24, r1
     dd0:	20 e0       	ldi	r18, 0x00	; 0
     dd2:	82 2f       	mov	r24, r18
     dd4:	02 c0       	rjmp	.+4      	; 0xdda <_ZN12MCP2515Class6filterEii+0x12a>
     dd6:	80 e0       	ldi	r24, 0x00	; 0
     dd8:	90 e0       	ldi	r25, 0x00	; 0
  if (readRegister(REG_CANCTRL) != 0x00) {
    return 0;
  }

  return 1;
}
     dda:	df 91       	pop	r29
     ddc:	cf 91       	pop	r28
     dde:	1f 91       	pop	r17
     de0:	0f 91       	pop	r16
     de2:	ff 90       	pop	r15
     de4:	ef 90       	pop	r14
     de6:	df 90       	pop	r13
     de8:	cf 90       	pop	r12
     dea:	08 95       	ret

00000dec <_ZN12MCP2515Class14filterExtendedEll>:

int MCP2515Class::filterExtended(long id, long mask)
{
     dec:	4f 92       	push	r4
     dee:	5f 92       	push	r5
     df0:	6f 92       	push	r6
     df2:	7f 92       	push	r7
     df4:	8f 92       	push	r8
     df6:	9f 92       	push	r9
     df8:	af 92       	push	r10
     dfa:	bf 92       	push	r11
     dfc:	cf 92       	push	r12
     dfe:	df 92       	push	r13
     e00:	ef 92       	push	r14
     e02:	ff 92       	push	r15
     e04:	0f 93       	push	r16
     e06:	1f 93       	push	r17
     e08:	cf 93       	push	r28
     e0a:	df 93       	push	r29
     e0c:	00 d0       	rcall	.+0      	; 0xe0e <_ZN12MCP2515Class14filterExtendedEll+0x22>
     e0e:	00 d0       	rcall	.+0      	; 0xe10 <_ZN12MCP2515Class14filterExtendedEll+0x24>
     e10:	00 d0       	rcall	.+0      	; 0xe12 <_ZN12MCP2515Class14filterExtendedEll+0x26>
     e12:	cd b7       	in	r28, 0x3d	; 61
     e14:	de b7       	in	r29, 0x3e	; 62
     e16:	9e 83       	std	Y+6, r25	; 0x06
     e18:	8d 83       	std	Y+5, r24	; 0x05
     e1a:	4a 01       	movw	r8, r20
     e1c:	5b 01       	movw	r10, r22
     e1e:	68 01       	movw	r12, r16
     e20:	79 01       	movw	r14, r18
  id &= 0x1FFFFFFF;
  mask &= 0x1FFFFFFF;

  // config mode
  writeRegister(REG_CANCTRL, 0x80);
     e22:	40 e8       	ldi	r20, 0x80	; 128
     e24:	6f e0       	ldi	r22, 0x0F	; 15
     e26:	0e 94 36 06 	call	0xc6c	; 0xc6c <_ZN12MCP2515Class13writeRegisterEhh>
  if (readRegister(REG_CANCTRL) != 0x80) {
     e2a:	6f e0       	ldi	r22, 0x0F	; 15
     e2c:	8d 81       	ldd	r24, Y+5	; 0x05
     e2e:	9e 81       	ldd	r25, Y+6	; 0x06
     e30:	0e 94 f7 04 	call	0x9ee	; 0x9ee <_ZN12MCP2515Class12readRegisterEh>
     e34:	80 38       	cpi	r24, 0x80	; 128
     e36:	09 f0       	breq	.+2      	; 0xe3a <_ZN12MCP2515Class14filterExtendedEll+0x4e>
     e38:	be c0       	rjmp	.+380    	; 0xfb6 <_ZN12MCP2515Class14filterExtendedEll+0x1ca>
}

int MCP2515Class::filterExtended(long id, long mask)
{
  id &= 0x1FFFFFFF;
  mask &= 0x1FFFFFFF;
     e3a:	8f e1       	ldi	r24, 0x1F	; 31
     e3c:	f8 22       	and	r15, r24
  for (int n = 0; n < 2; n++) {
    // extended only
    writeRegister(REG_RXBnCTRL(n), FLAG_RXM1);
    writeRegister(REG_RXBnCTRL(n), FLAG_RXM1);

    writeRegister(REG_RXMnSIDH(n), mask >> 21);
     e3e:	d7 01       	movw	r26, r14
     e40:	c6 01       	movw	r24, r12
     e42:	25 e1       	ldi	r18, 0x15	; 21
     e44:	b5 95       	asr	r27
     e46:	a7 95       	ror	r26
     e48:	97 95       	ror	r25
     e4a:	87 95       	ror	r24
     e4c:	2a 95       	dec	r18
     e4e:	d1 f7       	brne	.-12     	; 0xe44 <_ZN12MCP2515Class14filterExtendedEll+0x58>
     e50:	89 83       	std	Y+1, r24	; 0x01
     e52:	9a 83       	std	Y+2, r25	; 0x02
     e54:	ab 83       	std	Y+3, r26	; 0x03
     e56:	bc 83       	std	Y+4, r27	; 0x04
    writeRegister(REG_RXMnSIDL(n), (((mask >> 18) & 0x03) << 5) | FLAG_EXIDE | ((mask >> 16) & 0x03));
     e58:	d7 01       	movw	r26, r14
     e5a:	c6 01       	movw	r24, r12
     e5c:	3d e0       	ldi	r19, 0x0D	; 13
     e5e:	b6 95       	lsr	r27
     e60:	a7 95       	ror	r26
     e62:	97 95       	ror	r25
     e64:	87 95       	ror	r24
     e66:	3a 95       	dec	r19
     e68:	d1 f7       	brne	.-12     	; 0xe5e <_ZN12MCP2515Class14filterExtendedEll+0x72>
     e6a:	80 76       	andi	r24, 0x60	; 96
     e6c:	99 27       	eor	r25, r25
     e6e:	aa 27       	eor	r26, r26
     e70:	bb 27       	eor	r27, r27
     e72:	1e 2d       	mov	r17, r14
     e74:	13 70       	andi	r17, 0x03	; 3
     e76:	18 60       	ori	r17, 0x08	; 8
     e78:	18 2b       	or	r17, r24
    writeRegister(REG_RXMnEID8(n), (mask >> 8) & 0xff);
     e7a:	4d 2c       	mov	r4, r13
     e7c:	5e 2c       	mov	r5, r14
     e7e:	6f 2c       	mov	r6, r15
     e80:	77 24       	eor	r7, r7
     e82:	67 fc       	sbrc	r6, 7
     e84:	7a 94       	dec	r7
    return 0;
  }

  for (int n = 0; n < 2; n++) {
    // extended only
    writeRegister(REG_RXBnCTRL(n), FLAG_RXM1);
     e86:	40 e4       	ldi	r20, 0x40	; 64
     e88:	60 e6       	ldi	r22, 0x60	; 96
     e8a:	8d 81       	ldd	r24, Y+5	; 0x05
     e8c:	9e 81       	ldd	r25, Y+6	; 0x06
     e8e:	0e 94 36 06 	call	0xc6c	; 0xc6c <_ZN12MCP2515Class13writeRegisterEhh>
    writeRegister(REG_RXBnCTRL(n), FLAG_RXM1);
     e92:	40 e4       	ldi	r20, 0x40	; 64
     e94:	60 e6       	ldi	r22, 0x60	; 96
     e96:	8d 81       	ldd	r24, Y+5	; 0x05
     e98:	9e 81       	ldd	r25, Y+6	; 0x06
     e9a:	0e 94 36 06 	call	0xc6c	; 0xc6c <_ZN12MCP2515Class13writeRegisterEhh>

    writeRegister(REG_RXMnSIDH(n), mask >> 21);
     e9e:	49 81       	ldd	r20, Y+1	; 0x01
     ea0:	60 e2       	ldi	r22, 0x20	; 32
     ea2:	8d 81       	ldd	r24, Y+5	; 0x05
     ea4:	9e 81       	ldd	r25, Y+6	; 0x06
     ea6:	0e 94 36 06 	call	0xc6c	; 0xc6c <_ZN12MCP2515Class13writeRegisterEhh>
    writeRegister(REG_RXMnSIDL(n), (((mask >> 18) & 0x03) << 5) | FLAG_EXIDE | ((mask >> 16) & 0x03));
     eaa:	41 2f       	mov	r20, r17
     eac:	61 e2       	ldi	r22, 0x21	; 33
     eae:	8d 81       	ldd	r24, Y+5	; 0x05
     eb0:	9e 81       	ldd	r25, Y+6	; 0x06
     eb2:	0e 94 36 06 	call	0xc6c	; 0xc6c <_ZN12MCP2515Class13writeRegisterEhh>
    writeRegister(REG_RXMnEID8(n), (mask >> 8) & 0xff);
     eb6:	44 2d       	mov	r20, r4
     eb8:	62 e2       	ldi	r22, 0x22	; 34
     eba:	8d 81       	ldd	r24, Y+5	; 0x05
     ebc:	9e 81       	ldd	r25, Y+6	; 0x06
     ebe:	0e 94 36 06 	call	0xc6c	; 0xc6c <_ZN12MCP2515Class13writeRegisterEhh>
    writeRegister(REG_RXMnEID0(n), mask & 0xff);
     ec2:	4c 2d       	mov	r20, r12
     ec4:	63 e2       	ldi	r22, 0x23	; 35
     ec6:	8d 81       	ldd	r24, Y+5	; 0x05
     ec8:	9e 81       	ldd	r25, Y+6	; 0x06
     eca:	0e 94 36 06 	call	0xc6c	; 0xc6c <_ZN12MCP2515Class13writeRegisterEhh>
    return 0;
  }

  for (int n = 0; n < 2; n++) {
    // extended only
    writeRegister(REG_RXBnCTRL(n), FLAG_RXM1);
     ece:	40 e4       	ldi	r20, 0x40	; 64
     ed0:	60 e7       	ldi	r22, 0x70	; 112
     ed2:	8d 81       	ldd	r24, Y+5	; 0x05
     ed4:	9e 81       	ldd	r25, Y+6	; 0x06
     ed6:	0e 94 36 06 	call	0xc6c	; 0xc6c <_ZN12MCP2515Class13writeRegisterEhh>
    writeRegister(REG_RXBnCTRL(n), FLAG_RXM1);
     eda:	40 e4       	ldi	r20, 0x40	; 64
     edc:	60 e7       	ldi	r22, 0x70	; 112
     ede:	8d 81       	ldd	r24, Y+5	; 0x05
     ee0:	9e 81       	ldd	r25, Y+6	; 0x06
     ee2:	0e 94 36 06 	call	0xc6c	; 0xc6c <_ZN12MCP2515Class13writeRegisterEhh>

    writeRegister(REG_RXMnSIDH(n), mask >> 21);
     ee6:	49 81       	ldd	r20, Y+1	; 0x01
     ee8:	64 e2       	ldi	r22, 0x24	; 36
     eea:	8d 81       	ldd	r24, Y+5	; 0x05
     eec:	9e 81       	ldd	r25, Y+6	; 0x06
     eee:	0e 94 36 06 	call	0xc6c	; 0xc6c <_ZN12MCP2515Class13writeRegisterEhh>
    writeRegister(REG_RXMnSIDL(n), (((mask >> 18) & 0x03) << 5) | FLAG_EXIDE | ((mask >> 16) & 0x03));
     ef2:	41 2f       	mov	r20, r17
     ef4:	65 e2       	ldi	r22, 0x25	; 37
     ef6:	8d 81       	ldd	r24, Y+5	; 0x05
     ef8:	9e 81       	ldd	r25, Y+6	; 0x06
     efa:	0e 94 36 06 	call	0xc6c	; 0xc6c <_ZN12MCP2515Class13writeRegisterEhh>
    writeRegister(REG_RXMnEID8(n), (mask >> 8) & 0xff);
     efe:	44 2d       	mov	r20, r4
     f00:	66 e2       	ldi	r22, 0x26	; 38
     f02:	8d 81       	ldd	r24, Y+5	; 0x05
     f04:	9e 81       	ldd	r25, Y+6	; 0x06
     f06:	0e 94 36 06 	call	0xc6c	; 0xc6c <_ZN12MCP2515Class13writeRegisterEhh>
    writeRegister(REG_RXMnEID0(n), mask & 0xff);
     f0a:	4c 2d       	mov	r20, r12
     f0c:	67 e2       	ldi	r22, 0x27	; 39
     f0e:	8d 81       	ldd	r24, Y+5	; 0x05
     f10:	9e 81       	ldd	r25, Y+6	; 0x06
     f12:	0e 94 36 06 	call	0xc6c	; 0xc6c <_ZN12MCP2515Class13writeRegisterEhh>
  return 1;
}

int MCP2515Class::filterExtended(long id, long mask)
{
  id &= 0x1FFFFFFF;
     f16:	9f e1       	ldi	r25, 0x1F	; 31
     f18:	b9 22       	and	r11, r25
    writeRegister(REG_RXMnEID8(n), (mask >> 8) & 0xff);
    writeRegister(REG_RXMnEID0(n), mask & 0xff);
  }

  for (int n = 0; n < 6; n++) {
    writeRegister(REG_RXFnSIDH(n), id >> 21);
     f1a:	d5 01       	movw	r26, r10
     f1c:	c4 01       	movw	r24, r8
     f1e:	55 e1       	ldi	r21, 0x15	; 21
     f20:	b5 95       	asr	r27
     f22:	a7 95       	ror	r26
     f24:	97 95       	ror	r25
     f26:	87 95       	ror	r24
     f28:	5a 95       	dec	r21
     f2a:	d1 f7       	brne	.-12     	; 0xf20 <_ZN12MCP2515Class14filterExtendedEll+0x134>
     f2c:	e8 2e       	mov	r14, r24
    writeRegister(REG_RXFnSIDL(n), (((id >> 18) & 0x03) << 5) | FLAG_EXIDE | ((id >> 16) & 0x03));
     f2e:	8a 2d       	mov	r24, r10
     f30:	83 70       	andi	r24, 0x03	; 3
     f32:	28 2f       	mov	r18, r24
     f34:	28 60       	ori	r18, 0x08	; 8
     f36:	d5 01       	movw	r26, r10
     f38:	c4 01       	movw	r24, r8
     f3a:	6d e0       	ldi	r22, 0x0D	; 13
     f3c:	b6 95       	lsr	r27
     f3e:	a7 95       	ror	r26
     f40:	97 95       	ror	r25
     f42:	87 95       	ror	r24
     f44:	6a 95       	dec	r22
     f46:	d1 f7       	brne	.-12     	; 0xf3c <_ZN12MCP2515Class14filterExtendedEll+0x150>
     f48:	80 76       	andi	r24, 0x60	; 96
     f4a:	99 27       	eor	r25, r25
     f4c:	aa 27       	eor	r26, r26
     f4e:	bb 27       	eor	r27, r27
     f50:	f2 2e       	mov	r15, r18
     f52:	f8 2a       	or	r15, r24
    writeRegister(REG_RXFnEID8(n), (id >> 8) & 0xff);
     f54:	d9 2c       	mov	r13, r9
     f56:	10 e0       	ldi	r17, 0x00	; 0
    writeRegister(REG_RXMnEID8(n), (mask >> 8) & 0xff);
    writeRegister(REG_RXMnEID0(n), mask & 0xff);
  }

  for (int n = 0; n < 6; n++) {
    writeRegister(REG_RXFnSIDH(n), id >> 21);
     f58:	4e 2d       	mov	r20, r14
     f5a:	61 2f       	mov	r22, r17
     f5c:	8d 81       	ldd	r24, Y+5	; 0x05
     f5e:	9e 81       	ldd	r25, Y+6	; 0x06
     f60:	0e 94 36 06 	call	0xc6c	; 0xc6c <_ZN12MCP2515Class13writeRegisterEhh>
    writeRegister(REG_RXFnSIDL(n), (((id >> 18) & 0x03) << 5) | FLAG_EXIDE | ((id >> 16) & 0x03));
     f64:	61 e0       	ldi	r22, 0x01	; 1
     f66:	61 0f       	add	r22, r17
     f68:	4f 2d       	mov	r20, r15
     f6a:	8d 81       	ldd	r24, Y+5	; 0x05
     f6c:	9e 81       	ldd	r25, Y+6	; 0x06
     f6e:	0e 94 36 06 	call	0xc6c	; 0xc6c <_ZN12MCP2515Class13writeRegisterEhh>
    writeRegister(REG_RXFnEID8(n), (id >> 8) & 0xff);
     f72:	62 e0       	ldi	r22, 0x02	; 2
     f74:	61 0f       	add	r22, r17
     f76:	4d 2d       	mov	r20, r13
     f78:	8d 81       	ldd	r24, Y+5	; 0x05
     f7a:	9e 81       	ldd	r25, Y+6	; 0x06
     f7c:	0e 94 36 06 	call	0xc6c	; 0xc6c <_ZN12MCP2515Class13writeRegisterEhh>
    writeRegister(REG_RXFnEID0(n), id & 0xff);
     f80:	63 e0       	ldi	r22, 0x03	; 3
     f82:	61 0f       	add	r22, r17
     f84:	48 2d       	mov	r20, r8
     f86:	8d 81       	ldd	r24, Y+5	; 0x05
     f88:	9e 81       	ldd	r25, Y+6	; 0x06
     f8a:	0e 94 36 06 	call	0xc6c	; 0xc6c <_ZN12MCP2515Class13writeRegisterEhh>
     f8e:	1c 5f       	subi	r17, 0xFC	; 252
    writeRegister(REG_RXMnSIDL(n), (((mask >> 18) & 0x03) << 5) | FLAG_EXIDE | ((mask >> 16) & 0x03));
    writeRegister(REG_RXMnEID8(n), (mask >> 8) & 0xff);
    writeRegister(REG_RXMnEID0(n), mask & 0xff);
  }

  for (int n = 0; n < 6; n++) {
     f90:	18 31       	cpi	r17, 0x18	; 24
     f92:	11 f7       	brne	.-60     	; 0xf58 <_ZN12MCP2515Class14filterExtendedEll+0x16c>
    writeRegister(REG_RXFnEID8(n), (id >> 8) & 0xff);
    writeRegister(REG_RXFnEID0(n), id & 0xff);
  }

  // normal mode
  writeRegister(REG_CANCTRL, 0x00);
     f94:	40 e0       	ldi	r20, 0x00	; 0
     f96:	6f e0       	ldi	r22, 0x0F	; 15
     f98:	8d 81       	ldd	r24, Y+5	; 0x05
     f9a:	9e 81       	ldd	r25, Y+6	; 0x06
     f9c:	0e 94 36 06 	call	0xc6c	; 0xc6c <_ZN12MCP2515Class13writeRegisterEhh>
  if (readRegister(REG_CANCTRL) != 0x00) {
     fa0:	6f e0       	ldi	r22, 0x0F	; 15
     fa2:	8d 81       	ldd	r24, Y+5	; 0x05
     fa4:	9e 81       	ldd	r25, Y+6	; 0x06
     fa6:	0e 94 f7 04 	call	0x9ee	; 0x9ee <_ZN12MCP2515Class12readRegisterEh>
  mask &= 0x1FFFFFFF;

  // config mode
  writeRegister(REG_CANCTRL, 0x80);
  if (readRegister(REG_CANCTRL) != 0x80) {
    return 0;
     faa:	21 e0       	ldi	r18, 0x01	; 1
     fac:	90 e0       	ldi	r25, 0x00	; 0
     fae:	81 11       	cpse	r24, r1
     fb0:	20 e0       	ldi	r18, 0x00	; 0
     fb2:	82 2f       	mov	r24, r18
     fb4:	02 c0       	rjmp	.+4      	; 0xfba <_ZN12MCP2515Class14filterExtendedEll+0x1ce>
     fb6:	80 e0       	ldi	r24, 0x00	; 0
     fb8:	90 e0       	ldi	r25, 0x00	; 0
  if (readRegister(REG_CANCTRL) != 0x00) {
    return 0;
  }

  return 1;
}
     fba:	26 96       	adiw	r28, 0x06	; 6
     fbc:	0f b6       	in	r0, 0x3f	; 63
     fbe:	f8 94       	cli
     fc0:	de bf       	out	0x3e, r29	; 62
     fc2:	0f be       	out	0x3f, r0	; 63
     fc4:	cd bf       	out	0x3d, r28	; 61
     fc6:	df 91       	pop	r29
     fc8:	cf 91       	pop	r28
     fca:	1f 91       	pop	r17
     fcc:	0f 91       	pop	r16
     fce:	ff 90       	pop	r15
     fd0:	ef 90       	pop	r14
     fd2:	df 90       	pop	r13
     fd4:	cf 90       	pop	r12
     fd6:	bf 90       	pop	r11
     fd8:	af 90       	pop	r10
     fda:	9f 90       	pop	r9
     fdc:	8f 90       	pop	r8
     fde:	7f 90       	pop	r7
     fe0:	6f 90       	pop	r6
     fe2:	5f 90       	pop	r5
     fe4:	4f 90       	pop	r4
     fe6:	08 95       	ret

00000fe8 <_ZN12MCP2515Class7observeEv>:

int MCP2515Class::observe()
{
     fe8:	cf 93       	push	r28
     fea:	df 93       	push	r29
     fec:	ec 01       	movw	r28, r24
  writeRegister(REG_CANCTRL, 0x80);
     fee:	40 e8       	ldi	r20, 0x80	; 128
     ff0:	6f e0       	ldi	r22, 0x0F	; 15
     ff2:	0e 94 36 06 	call	0xc6c	; 0xc6c <_ZN12MCP2515Class13writeRegisterEhh>
  if (readRegister(REG_CANCTRL) != 0x80) {
     ff6:	6f e0       	ldi	r22, 0x0F	; 15
     ff8:	ce 01       	movw	r24, r28
     ffa:	0e 94 f7 04 	call	0x9ee	; 0x9ee <_ZN12MCP2515Class12readRegisterEh>
     ffe:	21 e0       	ldi	r18, 0x01	; 1
    1000:	30 e0       	ldi	r19, 0x00	; 0
    1002:	80 38       	cpi	r24, 0x80	; 128
    1004:	11 f0       	breq	.+4      	; 0x100a <_ZN12MCP2515Class7observeEv+0x22>
    1006:	20 e0       	ldi	r18, 0x00	; 0
    1008:	30 e0       	ldi	r19, 0x00	; 0
    return 0;
  }

  return 1;
}
    100a:	c9 01       	movw	r24, r18
    100c:	df 91       	pop	r29
    100e:	cf 91       	pop	r28
    1010:	08 95       	ret

00001012 <_ZN12MCP2515Class8loopbackEv>:

int MCP2515Class::loopback()
{
    1012:	cf 93       	push	r28
    1014:	df 93       	push	r29
    1016:	ec 01       	movw	r28, r24
  writeRegister(REG_CANCTRL, 0x40);
    1018:	40 e4       	ldi	r20, 0x40	; 64
    101a:	6f e0       	ldi	r22, 0x0F	; 15
    101c:	0e 94 36 06 	call	0xc6c	; 0xc6c <_ZN12MCP2515Class13writeRegisterEhh>
  if (readRegister(REG_CANCTRL) != 0x40) {
    1020:	6f e0       	ldi	r22, 0x0F	; 15
    1022:	ce 01       	movw	r24, r28
    1024:	0e 94 f7 04 	call	0x9ee	; 0x9ee <_ZN12MCP2515Class12readRegisterEh>
    1028:	21 e0       	ldi	r18, 0x01	; 1
    102a:	30 e0       	ldi	r19, 0x00	; 0
    102c:	80 34       	cpi	r24, 0x40	; 64
    102e:	11 f0       	breq	.+4      	; 0x1034 <_ZN12MCP2515Class8loopbackEv+0x22>
    1030:	20 e0       	ldi	r18, 0x00	; 0
    1032:	30 e0       	ldi	r19, 0x00	; 0
    return 0;
  }

  return 1;
}
    1034:	c9 01       	movw	r24, r18
    1036:	df 91       	pop	r29
    1038:	cf 91       	pop	r28
    103a:	08 95       	ret

0000103c <_ZN12MCP2515Class5sleepEv>:

int MCP2515Class::sleep()
{
    103c:	cf 93       	push	r28
    103e:	df 93       	push	r29
    1040:	ec 01       	movw	r28, r24
  writeRegister(REG_CANCTRL, 0x01);
    1042:	41 e0       	ldi	r20, 0x01	; 1
    1044:	6f e0       	ldi	r22, 0x0F	; 15
    1046:	0e 94 36 06 	call	0xc6c	; 0xc6c <_ZN12MCP2515Class13writeRegisterEhh>
  if (readRegister(REG_CANCTRL) != 0x01) {
    104a:	6f e0       	ldi	r22, 0x0F	; 15
    104c:	ce 01       	movw	r24, r28
    104e:	0e 94 f7 04 	call	0x9ee	; 0x9ee <_ZN12MCP2515Class12readRegisterEh>
    1052:	21 e0       	ldi	r18, 0x01	; 1
    1054:	30 e0       	ldi	r19, 0x00	; 0
    1056:	81 30       	cpi	r24, 0x01	; 1
    1058:	11 f0       	breq	.+4      	; 0x105e <_ZN12MCP2515Class5sleepEv+0x22>
    105a:	20 e0       	ldi	r18, 0x00	; 0
    105c:	30 e0       	ldi	r19, 0x00	; 0
    return 0;
  }

  return 1;
}
    105e:	c9 01       	movw	r24, r18
    1060:	df 91       	pop	r29
    1062:	cf 91       	pop	r28
    1064:	08 95       	ret

00001066 <_ZN12MCP2515Class6wakeupEv>:

int MCP2515Class::wakeup()
{
    1066:	cf 93       	push	r28
    1068:	df 93       	push	r29
    106a:	ec 01       	movw	r28, r24
  writeRegister(REG_CANCTRL, 0x00);
    106c:	40 e0       	ldi	r20, 0x00	; 0
    106e:	6f e0       	ldi	r22, 0x0F	; 15
    1070:	0e 94 36 06 	call	0xc6c	; 0xc6c <_ZN12MCP2515Class13writeRegisterEhh>
  if (readRegister(REG_CANCTRL) != 0x00) {
    1074:	6f e0       	ldi	r22, 0x0F	; 15
    1076:	ce 01       	movw	r24, r28
    1078:	0e 94 f7 04 	call	0x9ee	; 0x9ee <_ZN12MCP2515Class12readRegisterEh>
    107c:	21 e0       	ldi	r18, 0x01	; 1
    107e:	30 e0       	ldi	r19, 0x00	; 0
    1080:	88 23       	and	r24, r24
    1082:	11 f0       	breq	.+4      	; 0x1088 <_ZN12MCP2515Class6wakeupEv+0x22>
    1084:	20 e0       	ldi	r18, 0x00	; 0
    1086:	30 e0       	ldi	r19, 0x00	; 0
    return 0;
  }

  return 1;
}
    1088:	c9 01       	movw	r24, r18
    108a:	df 91       	pop	r29
    108c:	cf 91       	pop	r28
    108e:	08 95       	ret

00001090 <_ZN12MCP2515Class5beginEl.part.3.constprop.6>:

MCP2515Class::~MCP2515Class()
{
}

int MCP2515Class::begin(long baudRate)
    1090:	8f 92       	push	r8
    1092:	9f 92       	push	r9
    1094:	af 92       	push	r10
    1096:	bf 92       	push	r11
    1098:	cf 92       	push	r12
    109a:	df 92       	push	r13
    109c:	ef 92       	push	r14
    109e:	ff 92       	push	r15
    10a0:	0f 93       	push	r16
    10a2:	1f 93       	push	r17
    10a4:	cf 93       	push	r28
    10a6:	df 93       	push	r29
    10a8:	cd b7       	in	r28, 0x3d	; 61
    10aa:	de b7       	in	r29, 0x3e	; 62
    10ac:	c8 50       	subi	r28, 0x08	; 8
    10ae:	d1 40       	sbci	r29, 0x01	; 1
    10b0:	0f b6       	in	r0, 0x3f	; 63
    10b2:	f8 94       	cli
    10b4:	de bf       	out	0x3e, r29	; 62
    10b6:	0f be       	out	0x3f, r0	; 63
    10b8:	cd bf       	out	0x3d, r28	; 61
    { (long)16E6,   (long)50E3, { 0x07, 0xfa, 0x87 } },
    { (long)16E6,   (long)40E3, { 0x07, 0xff, 0x87 } },
    { (long)16E6,   (long)20E3, { 0x0f, 0xff, 0x87 } },
    { (long)16E6,   (long)10E3, { 0x1f, 0xff, 0x87 } },
    { (long)16E6,    (long)5E3, { 0x3f, 0xff, 0x87 } },
  };
    10ba:	28 e0       	ldi	r18, 0x08	; 8
    10bc:	31 e0       	ldi	r19, 0x01	; 1
    10be:	ea e0       	ldi	r30, 0x0A	; 10
    10c0:	f1 e0       	ldi	r31, 0x01	; 1
    10c2:	de 01       	movw	r26, r28
    10c4:	11 96       	adiw	r26, 0x01	; 1
    10c6:	01 90       	ld	r0, Z+
    10c8:	0d 92       	st	X+, r0
    10ca:	21 50       	subi	r18, 0x01	; 1
    10cc:	30 40       	sbci	r19, 0x00	; 0
    10ce:	d9 f7       	brne	.-10     	; 0x10c6 <_ZN12MCP2515Class5beginEl.part.3.constprop.6+0x36>

  const uint8_t* cnf = NULL;

  for (unsigned int i = 0; i < (sizeof(CNF_MAPPER) / sizeof(CNF_MAPPER[0])); i++) {
    if (CNF_MAPPER[i].clockFrequency == _clockFrequency && CNF_MAPPER[i].baudRate == baudRate) {
    10d0:	fc 01       	movw	r30, r24
    10d2:	c3 ac       	ldd	r12, Z+59	; 0x3b
    10d4:	d4 ac       	ldd	r13, Z+60	; 0x3c
    10d6:	e5 ac       	ldd	r14, Z+61	; 0x3d
    10d8:	f6 ac       	ldd	r15, Z+62	; 0x3e
    10da:	fe 01       	movw	r30, r28
    10dc:	31 96       	adiw	r30, 0x01	; 1
    { (long)16E6,    (long)5E3, { 0x3f, 0xff, 0x87 } },
  };

  const uint8_t* cnf = NULL;

  for (unsigned int i = 0; i < (sizeof(CNF_MAPPER) / sizeof(CNF_MAPPER[0])); i++) {
    10de:	20 e0       	ldi	r18, 0x00	; 0
    10e0:	30 e0       	ldi	r19, 0x00	; 0
    if (CNF_MAPPER[i].clockFrequency == _clockFrequency && CNF_MAPPER[i].baudRate == baudRate) {
    10e2:	80 80       	ld	r8, Z
    10e4:	91 80       	ldd	r9, Z+1	; 0x01
    10e6:	a2 80       	ldd	r10, Z+2	; 0x02
    10e8:	b3 80       	ldd	r11, Z+3	; 0x03
    10ea:	8c 14       	cp	r8, r12
    10ec:	9d 04       	cpc	r9, r13
    10ee:	ae 04       	cpc	r10, r14
    10f0:	bf 04       	cpc	r11, r15
    10f2:	09 f0       	breq	.+2      	; 0x10f6 <_ZN12MCP2515Class5beginEl.part.3.constprop.6+0x66>
    10f4:	54 c0       	rjmp	.+168    	; 0x119e <_ZN12MCP2515Class5beginEl.part.3.constprop.6+0x10e>
    10f6:	84 80       	ldd	r8, Z+4	; 0x04
    10f8:	95 80       	ldd	r9, Z+5	; 0x05
    10fa:	a6 80       	ldd	r10, Z+6	; 0x06
    10fc:	b7 80       	ldd	r11, Z+7	; 0x07
    10fe:	84 16       	cp	r8, r20
    1100:	95 06       	cpc	r9, r21
    1102:	a6 06       	cpc	r10, r22
    1104:	b7 06       	cpc	r11, r23
    1106:	09 f0       	breq	.+2      	; 0x110a <_ZN12MCP2515Class5beginEl.part.3.constprop.6+0x7a>
    1108:	4a c0       	rjmp	.+148    	; 0x119e <_ZN12MCP2515Class5beginEl.part.3.constprop.6+0x10e>
    110a:	8c 01       	movw	r16, r24
      cnf = CNF_MAPPER[i].cnf;
    110c:	8b e0       	ldi	r24, 0x0B	; 11
    110e:	82 9f       	mul	r24, r18
    1110:	70 01       	movw	r14, r0
    1112:	83 9f       	mul	r24, r19
    1114:	f0 0c       	add	r15, r0
    1116:	11 24       	eor	r1, r1
    1118:	f8 e0       	ldi	r31, 0x08	; 8
    111a:	ef 0e       	add	r14, r31
    111c:	f1 1c       	adc	r15, r1
    111e:	81 e0       	ldi	r24, 0x01	; 1
    1120:	90 e0       	ldi	r25, 0x00	; 0
    1122:	8c 0f       	add	r24, r28
    1124:	9d 1f       	adc	r25, r29
    1126:	e8 0e       	add	r14, r24
    1128:	f9 1e       	adc	r15, r25

  if (cnf == NULL) {
    return 0;
  }

  writeRegister(REG_CNF1, cnf[0]);
    112a:	f7 01       	movw	r30, r14
    112c:	40 81       	ld	r20, Z
    112e:	6a e2       	ldi	r22, 0x2A	; 42
    1130:	c8 01       	movw	r24, r16
    1132:	0e 94 36 06 	call	0xc6c	; 0xc6c <_ZN12MCP2515Class13writeRegisterEhh>
  writeRegister(REG_CNF2, cnf[1]);
    1136:	f7 01       	movw	r30, r14
    1138:	41 81       	ldd	r20, Z+1	; 0x01
    113a:	69 e2       	ldi	r22, 0x29	; 41
    113c:	c8 01       	movw	r24, r16
    113e:	0e 94 36 06 	call	0xc6c	; 0xc6c <_ZN12MCP2515Class13writeRegisterEhh>
  writeRegister(REG_CNF3, cnf[2]);
    1142:	f7 01       	movw	r30, r14
    1144:	42 81       	ldd	r20, Z+2	; 0x02
    1146:	68 e2       	ldi	r22, 0x28	; 40
    1148:	c8 01       	movw	r24, r16
    114a:	0e 94 36 06 	call	0xc6c	; 0xc6c <_ZN12MCP2515Class13writeRegisterEhh>

  writeRegister(REG_CANINTE, FLAG_RXnIE(1) | FLAG_RXnIE(0));
    114e:	43 e0       	ldi	r20, 0x03	; 3
    1150:	6b e2       	ldi	r22, 0x2B	; 43
    1152:	c8 01       	movw	r24, r16
    1154:	0e 94 36 06 	call	0xc6c	; 0xc6c <_ZN12MCP2515Class13writeRegisterEhh>
  writeRegister(REG_BFPCTRL, 0x00);
    1158:	40 e0       	ldi	r20, 0x00	; 0
    115a:	6c e0       	ldi	r22, 0x0C	; 12
    115c:	c8 01       	movw	r24, r16
    115e:	0e 94 36 06 	call	0xc6c	; 0xc6c <_ZN12MCP2515Class13writeRegisterEhh>
  writeRegister(REG_TXRTSCTRL, 0x00);
    1162:	40 e0       	ldi	r20, 0x00	; 0
    1164:	6d e0       	ldi	r22, 0x0D	; 13
    1166:	c8 01       	movw	r24, r16
    1168:	0e 94 36 06 	call	0xc6c	; 0xc6c <_ZN12MCP2515Class13writeRegisterEhh>
  writeRegister(REG_RXBnCTRL(0), FLAG_RXM1 | FLAG_RXM0);
    116c:	40 e6       	ldi	r20, 0x60	; 96
    116e:	60 e6       	ldi	r22, 0x60	; 96
    1170:	c8 01       	movw	r24, r16
    1172:	0e 94 36 06 	call	0xc6c	; 0xc6c <_ZN12MCP2515Class13writeRegisterEhh>
  writeRegister(REG_RXBnCTRL(1), FLAG_RXM1 | FLAG_RXM0);
    1176:	40 e6       	ldi	r20, 0x60	; 96
    1178:	60 e7       	ldi	r22, 0x70	; 112
    117a:	c8 01       	movw	r24, r16
    117c:	0e 94 36 06 	call	0xc6c	; 0xc6c <_ZN12MCP2515Class13writeRegisterEhh>

  writeRegister(REG_CANCTRL, 0x00);
    1180:	40 e0       	ldi	r20, 0x00	; 0
    1182:	6f e0       	ldi	r22, 0x0F	; 15
    1184:	c8 01       	movw	r24, r16
    1186:	0e 94 36 06 	call	0xc6c	; 0xc6c <_ZN12MCP2515Class13writeRegisterEhh>
  if (readRegister(REG_CANCTRL) != 0x00) {
    118a:	6f e0       	ldi	r22, 0x0F	; 15
    118c:	c8 01       	movw	r24, r16
    118e:	0e 94 f7 04 	call	0x9ee	; 0x9ee <_ZN12MCP2515Class12readRegisterEh>
      break;
    }
  }

  if (cnf == NULL) {
    return 0;
    1192:	21 e0       	ldi	r18, 0x01	; 1
    1194:	90 e0       	ldi	r25, 0x00	; 0
    1196:	81 11       	cpse	r24, r1
    1198:	20 e0       	ldi	r18, 0x00	; 0
    119a:	82 2f       	mov	r24, r18
    119c:	09 c0       	rjmp	.+18     	; 0x11b0 <_ZN12MCP2515Class5beginEl.part.3.constprop.6+0x120>
    { (long)16E6,    (long)5E3, { 0x3f, 0xff, 0x87 } },
  };

  const uint8_t* cnf = NULL;

  for (unsigned int i = 0; i < (sizeof(CNF_MAPPER) / sizeof(CNF_MAPPER[0])); i++) {
    119e:	2f 5f       	subi	r18, 0xFF	; 255
    11a0:	3f 4f       	sbci	r19, 0xFF	; 255
    11a2:	3b 96       	adiw	r30, 0x0b	; 11
    11a4:	28 31       	cpi	r18, 0x18	; 24
    11a6:	31 05       	cpc	r19, r1
    11a8:	09 f0       	breq	.+2      	; 0x11ac <_ZN12MCP2515Class5beginEl.part.3.constprop.6+0x11c>
    11aa:	9b cf       	rjmp	.-202    	; 0x10e2 <_ZN12MCP2515Class5beginEl.part.3.constprop.6+0x52>
      break;
    }
  }

  if (cnf == NULL) {
    return 0;
    11ac:	80 e0       	ldi	r24, 0x00	; 0
    11ae:	90 e0       	ldi	r25, 0x00	; 0
  if (readRegister(REG_CANCTRL) != 0x00) {
    return 0;
  }

  return 1;
}
    11b0:	c8 5f       	subi	r28, 0xF8	; 248
    11b2:	de 4f       	sbci	r29, 0xFE	; 254
    11b4:	0f b6       	in	r0, 0x3f	; 63
    11b6:	f8 94       	cli
    11b8:	de bf       	out	0x3e, r29	; 62
    11ba:	0f be       	out	0x3f, r0	; 63
    11bc:	cd bf       	out	0x3d, r28	; 61
    11be:	df 91       	pop	r29
    11c0:	cf 91       	pop	r28
    11c2:	1f 91       	pop	r17
    11c4:	0f 91       	pop	r16
    11c6:	ff 90       	pop	r15
    11c8:	ef 90       	pop	r14
    11ca:	df 90       	pop	r13
    11cc:	cf 90       	pop	r12
    11ce:	bf 90       	pop	r11
    11d0:	af 90       	pop	r10
    11d2:	9f 90       	pop	r9
    11d4:	8f 90       	pop	r8
    11d6:	08 95       	ret

000011d8 <_GLOBAL__sub_I__ZN12MCP2515ClassC2Ev>:
void MCP2515Class::onInterrupt()
{
  CAN.handleInterrupt();
}

MCP2515Class CAN;
    11d8:	80 e6       	ldi	r24, 0x60	; 96
    11da:	94 e0       	ldi	r25, 0x04	; 4
    11dc:	0c 94 bd 04 	jmp	0x97a	; 0x97a <_ZN12MCP2515ClassC1Ev>

000011e0 <_GLOBAL__sub_D__ZN12MCP2515ClassC2Ev>:
    11e0:	80 e6       	ldi	r24, 0x60	; 96
    11e2:	94 e0       	ldi	r25, 0x04	; 4
    11e4:	0c 94 7a 04 	jmp	0x8f4	; 0x8f4 <_ZN12MCP2515ClassD1Ev>

000011e8 <_ZN12MCP2515Class5beginEl>:
MCP2515Class::~MCP2515Class()
{
}

int MCP2515Class::begin(long baudRate)
{
    11e8:	cf 92       	push	r12
    11ea:	df 92       	push	r13
    11ec:	ef 92       	push	r14
    11ee:	ff 92       	push	r15
    11f0:	cf 93       	push	r28
    11f2:	df 93       	push	r29
    11f4:	ec 01       	movw	r28, r24
    11f6:	6a 01       	movw	r12, r20
    11f8:	7b 01       	movw	r14, r22
  CANControllerClass::begin(baudRate);
    11fa:	0e 94 5a 03 	call	0x6b4	; 0x6b4 <_ZN18CANControllerClass5beginEl>

  pinMode(_csPin, OUTPUT);
    11fe:	61 e0       	ldi	r22, 0x01	; 1
    1200:	8f a9       	ldd	r24, Y+55	; 0x37
    1202:	0e 94 2e 13 	call	0x265c	; 0x265c <pinMode>

  // start SPI
  SPI.begin();
    1206:	0e 94 48 0a 	call	0x1490	; 0x1490 <_ZN8SPIClass5beginEv>

  reset();
    120a:	ce 01       	movw	r24, r28
    120c:	0e 94 dd 04 	call	0x9ba	; 0x9ba <_ZN12MCP2515Class5resetEv>

  writeRegister(REG_CANCTRL, 0x80);
    1210:	40 e8       	ldi	r20, 0x80	; 128
    1212:	6f e0       	ldi	r22, 0x0F	; 15
    1214:	ce 01       	movw	r24, r28
    1216:	0e 94 36 06 	call	0xc6c	; 0xc6c <_ZN12MCP2515Class13writeRegisterEhh>
  if (readRegister(REG_CANCTRL) != 0x80) {
    121a:	6f e0       	ldi	r22, 0x0F	; 15
    121c:	ce 01       	movw	r24, r28
    121e:	0e 94 f7 04 	call	0x9ee	; 0x9ee <_ZN12MCP2515Class12readRegisterEh>
    1222:	80 38       	cpi	r24, 0x80	; 128
    1224:	59 f4       	brne	.+22     	; 0x123c <_ZN12MCP2515Class5beginEl+0x54>
    1226:	b7 01       	movw	r22, r14
    1228:	a6 01       	movw	r20, r12
    122a:	ce 01       	movw	r24, r28
  if (readRegister(REG_CANCTRL) != 0x00) {
    return 0;
  }

  return 1;
}
    122c:	df 91       	pop	r29
    122e:	cf 91       	pop	r28
    1230:	ff 90       	pop	r15
    1232:	ef 90       	pop	r14
    1234:	df 90       	pop	r13
    1236:	cf 90       	pop	r12
    1238:	0c 94 48 08 	jmp	0x1090	; 0x1090 <_ZN12MCP2515Class5beginEl.part.3.constprop.6>
    123c:	80 e0       	ldi	r24, 0x00	; 0
    123e:	90 e0       	ldi	r25, 0x00	; 0
    1240:	df 91       	pop	r29
    1242:	cf 91       	pop	r28
    1244:	ff 90       	pop	r15
    1246:	ef 90       	pop	r14
    1248:	df 90       	pop	r13
    124a:	cf 90       	pop	r12
    124c:	08 95       	ret

0000124e <_ZN12MCP2515Class3endEv>:

void MCP2515Class::end()
{
    124e:	cf 93       	push	r28
    1250:	df 93       	push	r29
    1252:	ec 01       	movw	r28, r24
  SPI.end();
    1254:	0e 94 7e 0a 	call	0x14fc	; 0x14fc <_ZN8SPIClass3endEv>

  CANControllerClass::end();
    1258:	ce 01       	movw	r24, r28
}
    125a:	df 91       	pop	r29
    125c:	cf 91       	pop	r28

void MCP2515Class::end()
{
  SPI.end();

  CANControllerClass::end();
    125e:	0c 94 c7 03 	jmp	0x78e	; 0x78e <_ZN18CANControllerClass3endEv>

00001262 <_ZN12MCP2515Class9endPacketEv>:
}

int MCP2515Class::endPacket()
{
    1262:	ef 92       	push	r14
    1264:	ff 92       	push	r15
    1266:	0f 93       	push	r16
    1268:	1f 93       	push	r17
    126a:	cf 93       	push	r28
    126c:	df 93       	push	r29
    126e:	ec 01       	movw	r28, r24
  if (!CANControllerClass::endPacket()) {
    1270:	0e 94 02 04 	call	0x804	; 0x804 <_ZN18CANControllerClass9endPacketEv>
    1274:	00 97       	sbiw	r24, 0x00	; 0
    1276:	09 f4       	brne	.+2      	; 0x127a <_ZN12MCP2515Class9endPacketEv+0x18>
    1278:	b4 c0       	rjmp	.+360    	; 0x13e2 <_ZN12MCP2515Class9endPacketEv+0x180>
    return 0;
  }

  int n = 0;

  if (_txExtended) {
    127a:	8b 89       	ldd	r24, Y+19	; 0x13
    127c:	4f 85       	ldd	r20, Y+15	; 0x0f
    127e:	58 89       	ldd	r21, Y+16	; 0x10
    1280:	69 89       	ldd	r22, Y+17	; 0x11
    1282:	7a 89       	ldd	r23, Y+18	; 0x12
    1284:	88 23       	and	r24, r24
    1286:	b9 f1       	breq	.+110    	; 0x12f6 <_ZN12MCP2515Class9endPacketEv+0x94>
    writeRegister(REG_TXBnSIDH(n), _txId >> 21);
    1288:	95 e1       	ldi	r25, 0x15	; 21
    128a:	75 95       	asr	r23
    128c:	67 95       	ror	r22
    128e:	57 95       	ror	r21
    1290:	47 95       	ror	r20
    1292:	9a 95       	dec	r25
    1294:	d1 f7       	brne	.-12     	; 0x128a <_ZN12MCP2515Class9endPacketEv+0x28>
    1296:	61 e3       	ldi	r22, 0x31	; 49
    1298:	ce 01       	movw	r24, r28
    129a:	0e 94 36 06 	call	0xc6c	; 0xc6c <_ZN12MCP2515Class13writeRegisterEhh>
    writeRegister(REG_TXBnSIDL(n), (((_txId >> 18) & 0x07) << 5) | FLAG_EXIDE | ((_txId >> 16) & 0x03));
    129e:	8f 85       	ldd	r24, Y+15	; 0x0f
    12a0:	98 89       	ldd	r25, Y+16	; 0x10
    12a2:	a9 89       	ldd	r26, Y+17	; 0x11
    12a4:	ba 89       	ldd	r27, Y+18	; 0x12
    12a6:	ac 01       	movw	r20, r24
    12a8:	bd 01       	movw	r22, r26
    12aa:	22 e1       	ldi	r18, 0x12	; 18
    12ac:	75 95       	asr	r23
    12ae:	67 95       	ror	r22
    12b0:	57 95       	ror	r21
    12b2:	47 95       	ror	r20
    12b4:	2a 95       	dec	r18
    12b6:	d1 f7       	brne	.-12     	; 0x12ac <_ZN12MCP2515Class9endPacketEv+0x4a>
    12b8:	35 e0       	ldi	r19, 0x05	; 5
    12ba:	44 0f       	add	r20, r20
    12bc:	55 1f       	adc	r21, r21
    12be:	66 1f       	adc	r22, r22
    12c0:	77 1f       	adc	r23, r23
    12c2:	3a 95       	dec	r19
    12c4:	d1 f7       	brne	.-12     	; 0x12ba <_ZN12MCP2515Class9endPacketEv+0x58>
    12c6:	8a 2f       	mov	r24, r26
    12c8:	83 70       	andi	r24, 0x03	; 3
    12ca:	48 2b       	or	r20, r24
    12cc:	48 60       	ori	r20, 0x08	; 8
    12ce:	62 e3       	ldi	r22, 0x32	; 50
    12d0:	ce 01       	movw	r24, r28
    12d2:	0e 94 36 06 	call	0xc6c	; 0xc6c <_ZN12MCP2515Class13writeRegisterEhh>
    writeRegister(REG_TXBnEID8(n), (_txId >> 8) & 0xff);
    12d6:	4f 85       	ldd	r20, Y+15	; 0x0f
    12d8:	58 89       	ldd	r21, Y+16	; 0x10
    12da:	69 89       	ldd	r22, Y+17	; 0x11
    12dc:	7a 89       	ldd	r23, Y+18	; 0x12
    12de:	45 2f       	mov	r20, r21
    12e0:	56 2f       	mov	r21, r22
    12e2:	67 2f       	mov	r22, r23
    12e4:	77 27       	eor	r23, r23
    12e6:	67 fd       	sbrc	r22, 7
    12e8:	7a 95       	dec	r23
    12ea:	63 e3       	ldi	r22, 0x33	; 51
    12ec:	ce 01       	movw	r24, r28
    12ee:	0e 94 36 06 	call	0xc6c	; 0xc6c <_ZN12MCP2515Class13writeRegisterEhh>
    writeRegister(REG_TXBnEID0(n), _txId & 0xff);
    12f2:	4f 85       	ldd	r20, Y+15	; 0x0f
    12f4:	19 c0       	rjmp	.+50     	; 0x1328 <_ZN12MCP2515Class9endPacketEv+0xc6>
  } else {
    writeRegister(REG_TXBnSIDH(n), _txId >> 3);
    12f6:	83 e0       	ldi	r24, 0x03	; 3
    12f8:	75 95       	asr	r23
    12fa:	67 95       	ror	r22
    12fc:	57 95       	ror	r21
    12fe:	47 95       	ror	r20
    1300:	8a 95       	dec	r24
    1302:	d1 f7       	brne	.-12     	; 0x12f8 <_ZN12MCP2515Class9endPacketEv+0x96>
    1304:	61 e3       	ldi	r22, 0x31	; 49
    1306:	ce 01       	movw	r24, r28
    1308:	0e 94 36 06 	call	0xc6c	; 0xc6c <_ZN12MCP2515Class13writeRegisterEhh>
    writeRegister(REG_TXBnSIDL(n), _txId << 5);
    130c:	4f 85       	ldd	r20, Y+15	; 0x0f
    130e:	42 95       	swap	r20
    1310:	44 0f       	add	r20, r20
    1312:	40 7e       	andi	r20, 0xE0	; 224
    1314:	62 e3       	ldi	r22, 0x32	; 50
    1316:	ce 01       	movw	r24, r28
    1318:	0e 94 36 06 	call	0xc6c	; 0xc6c <_ZN12MCP2515Class13writeRegisterEhh>
    writeRegister(REG_TXBnEID8(n), 0x00);
    131c:	40 e0       	ldi	r20, 0x00	; 0
    131e:	63 e3       	ldi	r22, 0x33	; 51
    1320:	ce 01       	movw	r24, r28
    1322:	0e 94 36 06 	call	0xc6c	; 0xc6c <_ZN12MCP2515Class13writeRegisterEhh>
    writeRegister(REG_TXBnEID0(n), 0x00);
    1326:	40 e0       	ldi	r20, 0x00	; 0
    1328:	64 e3       	ldi	r22, 0x34	; 52
    132a:	ce 01       	movw	r24, r28
    132c:	0e 94 36 06 	call	0xc6c	; 0xc6c <_ZN12MCP2515Class13writeRegisterEhh>
  }

  if (_txRtr) {
    1330:	8c 89       	ldd	r24, Y+20	; 0x14
    writeRegister(REG_TXBnDLC(n), 0x40 | _txLength);
    1332:	4f 89       	ldd	r20, Y+23	; 0x17
    writeRegister(REG_TXBnSIDL(n), _txId << 5);
    writeRegister(REG_TXBnEID8(n), 0x00);
    writeRegister(REG_TXBnEID0(n), 0x00);
  }

  if (_txRtr) {
    1334:	88 23       	and	r24, r24
    1336:	31 f0       	breq	.+12     	; 0x1344 <_ZN12MCP2515Class9endPacketEv+0xe2>
    writeRegister(REG_TXBnDLC(n), 0x40 | _txLength);
    1338:	40 64       	ori	r20, 0x40	; 64
    133a:	65 e3       	ldi	r22, 0x35	; 53
    133c:	ce 01       	movw	r24, r28
    133e:	0e 94 36 06 	call	0xc6c	; 0xc6c <_ZN12MCP2515Class13writeRegisterEhh>
    1342:	1a c0       	rjmp	.+52     	; 0x1378 <_ZN12MCP2515Class9endPacketEv+0x116>
  } else {
    writeRegister(REG_TXBnDLC(n), _txLength);
    1344:	65 e3       	ldi	r22, 0x35	; 53
    1346:	ce 01       	movw	r24, r28
    1348:	0e 94 36 06 	call	0xc6c	; 0xc6c <_ZN12MCP2515Class13writeRegisterEhh>
    134c:	7e 01       	movw	r14, r28
    134e:	89 e1       	ldi	r24, 0x19	; 25
    1350:	e8 0e       	add	r14, r24
    1352:	f1 1c       	adc	r15, r1

    for (int i = 0; i < _txLength; i++) {
    1354:	00 e0       	ldi	r16, 0x00	; 0
    1356:	10 e0       	ldi	r17, 0x00	; 0
    1358:	8f 89       	ldd	r24, Y+23	; 0x17
    135a:	98 8d       	ldd	r25, Y+24	; 0x18
    135c:	08 17       	cp	r16, r24
    135e:	19 07       	cpc	r17, r25
    1360:	5c f4       	brge	.+22     	; 0x1378 <_ZN12MCP2515Class9endPacketEv+0x116>
      writeRegister(REG_TXBnD0(n) + i, _txData[i]);
    1362:	f7 01       	movw	r30, r14
    1364:	41 91       	ld	r20, Z+
    1366:	7f 01       	movw	r14, r30
    1368:	66 e3       	ldi	r22, 0x36	; 54
    136a:	60 0f       	add	r22, r16
    136c:	ce 01       	movw	r24, r28
    136e:	0e 94 36 06 	call	0xc6c	; 0xc6c <_ZN12MCP2515Class13writeRegisterEhh>
  if (_txRtr) {
    writeRegister(REG_TXBnDLC(n), 0x40 | _txLength);
  } else {
    writeRegister(REG_TXBnDLC(n), _txLength);

    for (int i = 0; i < _txLength; i++) {
    1372:	0f 5f       	subi	r16, 0xFF	; 255
    1374:	1f 4f       	sbci	r17, 0xFF	; 255
    1376:	f0 cf       	rjmp	.-32     	; 0x1358 <_ZN12MCP2515Class9endPacketEv+0xf6>
      writeRegister(REG_TXBnD0(n) + i, _txData[i]);
    }
  }

  writeRegister(REG_TXBnCTRL(n), 0x08);
    1378:	48 e0       	ldi	r20, 0x08	; 8
    137a:	60 e3       	ldi	r22, 0x30	; 48
    137c:	ce 01       	movw	r24, r28
    137e:	0e 94 36 06 	call	0xc6c	; 0xc6c <_ZN12MCP2515Class13writeRegisterEhh>

  bool aborted = false;
    1382:	10 e0       	ldi	r17, 0x00	; 0

  while (readRegister(REG_TXBnCTRL(n)) & 0x08) {
    1384:	60 e3       	ldi	r22, 0x30	; 48
    1386:	ce 01       	movw	r24, r28
    1388:	0e 94 f7 04 	call	0x9ee	; 0x9ee <_ZN12MCP2515Class12readRegisterEh>
    138c:	83 ff       	sbrs	r24, 3
    138e:	10 c0       	rjmp	.+32     	; 0x13b0 <_ZN12MCP2515Class9endPacketEv+0x14e>
    if (readRegister(REG_TXBnCTRL(n)) & 0x10) {
    1390:	60 e3       	ldi	r22, 0x30	; 48
    1392:	ce 01       	movw	r24, r28
    1394:	0e 94 f7 04 	call	0x9ee	; 0x9ee <_ZN12MCP2515Class12readRegisterEh>
    1398:	84 ff       	sbrs	r24, 4
    139a:	07 c0       	rjmp	.+14     	; 0x13aa <_ZN12MCP2515Class9endPacketEv+0x148>
      // abort
      aborted = true;

      modifyRegister(REG_CANCTRL, 0x10, 0x10);
    139c:	20 e1       	ldi	r18, 0x10	; 16
    139e:	40 e1       	ldi	r20, 0x10	; 16
    13a0:	6f e0       	ldi	r22, 0x0F	; 15
    13a2:	ce 01       	movw	r24, r28
    13a4:	0e 94 41 05 	call	0xa82	; 0xa82 <_ZN12MCP2515Class14modifyRegisterEhhh>
  bool aborted = false;

  while (readRegister(REG_TXBnCTRL(n)) & 0x08) {
    if (readRegister(REG_TXBnCTRL(n)) & 0x10) {
      // abort
      aborted = true;
    13a8:	11 e0       	ldi	r17, 0x01	; 1

      modifyRegister(REG_CANCTRL, 0x10, 0x10);
    }

    yield();
    13aa:	0e 94 4c 10 	call	0x2098	; 0x2098 <yield>
    13ae:	ea cf       	rjmp	.-44     	; 0x1384 <_ZN12MCP2515Class9endPacketEv+0x122>
  }

  if (aborted) {
    13b0:	11 23       	and	r17, r17
    13b2:	31 f0       	breq	.+12     	; 0x13c0 <_ZN12MCP2515Class9endPacketEv+0x15e>
    // clear abort command
    modifyRegister(REG_CANCTRL, 0x10, 0x00);
    13b4:	20 e0       	ldi	r18, 0x00	; 0
    13b6:	40 e1       	ldi	r20, 0x10	; 16
    13b8:	6f e0       	ldi	r22, 0x0F	; 15
    13ba:	ce 01       	movw	r24, r28
    13bc:	0e 94 41 05 	call	0xa82	; 0xa82 <_ZN12MCP2515Class14modifyRegisterEhhh>
  }

  modifyRegister(REG_CANINTF, FLAG_TXnIF(n), 0x00);
    13c0:	20 e0       	ldi	r18, 0x00	; 0
    13c2:	44 e0       	ldi	r20, 0x04	; 4
    13c4:	6c e2       	ldi	r22, 0x2C	; 44
    13c6:	ce 01       	movw	r24, r28
    13c8:	0e 94 41 05 	call	0xa82	; 0xa82 <_ZN12MCP2515Class14modifyRegisterEhhh>

  return (readRegister(REG_TXBnCTRL(n)) & 0x70) ? 0 : 1;
    13cc:	60 e3       	ldi	r22, 0x30	; 48
    13ce:	ce 01       	movw	r24, r28
    13d0:	0e 94 f7 04 	call	0x9ee	; 0x9ee <_ZN12MCP2515Class12readRegisterEh>
    13d4:	80 77       	andi	r24, 0x70	; 112
    13d6:	31 e0       	ldi	r19, 0x01	; 1
    13d8:	20 e0       	ldi	r18, 0x00	; 0
    13da:	09 f0       	breq	.+2      	; 0x13de <_ZN12MCP2515Class9endPacketEv+0x17c>
    13dc:	30 e0       	ldi	r19, 0x00	; 0
    13de:	83 2f       	mov	r24, r19
    13e0:	92 2f       	mov	r25, r18
}
    13e2:	df 91       	pop	r29
    13e4:	cf 91       	pop	r28
    13e6:	1f 91       	pop	r17
    13e8:	0f 91       	pop	r16
    13ea:	ff 90       	pop	r15
    13ec:	ef 90       	pop	r14
    13ee:	08 95       	ret

000013f0 <_ZN12MCP2515Class9onReceiveEPFviE>:

  return _rxDlc;
}

void MCP2515Class::onReceive(void(*callback)(int))
{
    13f0:	0f 93       	push	r16
    13f2:	1f 93       	push	r17
    13f4:	cf 93       	push	r28
    13f6:	df 93       	push	r29
    13f8:	ec 01       	movw	r28, r24
    13fa:	8b 01       	movw	r16, r22
  CANControllerClass::onReceive(callback);
    13fc:	0e 94 c8 03 	call	0x790	; 0x790 <_ZN18CANControllerClass9onReceiveEPFviE>

  pinMode(_intPin, INPUT);
    1400:	60 e0       	ldi	r22, 0x00	; 0
    1402:	89 ad       	ldd	r24, Y+57	; 0x39
    1404:	0e 94 2e 13 	call	0x265c	; 0x265c <pinMode>
    1408:	89 ad       	ldd	r24, Y+57	; 0x39
    140a:	9a ad       	ldd	r25, Y+58	; 0x3a

  if (callback) {
    140c:	01 2b       	or	r16, r17
    140e:	11 f1       	breq	.+68     	; 0x1454 <_ZN12MCP2515Class9onReceiveEPFviE+0x64>
    SPI.usingInterrupt(digitalPinToInterrupt(_intPin));
    1410:	82 30       	cpi	r24, 0x02	; 2
    1412:	91 05       	cpc	r25, r1
    1414:	21 f0       	breq	.+8      	; 0x141e <_ZN12MCP2515Class9onReceiveEPFviE+0x2e>
    1416:	03 97       	sbiw	r24, 0x03	; 3
    1418:	21 f0       	breq	.+8      	; 0x1422 <_ZN12MCP2515Class9onReceiveEPFviE+0x32>
    141a:	8f ef       	ldi	r24, 0xFF	; 255
    141c:	03 c0       	rjmp	.+6      	; 0x1424 <_ZN12MCP2515Class9onReceiveEPFviE+0x34>
    141e:	80 e0       	ldi	r24, 0x00	; 0
    1420:	01 c0       	rjmp	.+2      	; 0x1424 <_ZN12MCP2515Class9onReceiveEPFviE+0x34>
    1422:	81 e0       	ldi	r24, 0x01	; 1
    1424:	0e 94 92 0a 	call	0x1524	; 0x1524 <_ZN8SPIClass14usingInterruptEh>
    attachInterrupt(digitalPinToInterrupt(_intPin), MCP2515Class::onInterrupt, LOW);
    1428:	89 ad       	ldd	r24, Y+57	; 0x39
    142a:	9a ad       	ldd	r25, Y+58	; 0x3a
    142c:	82 30       	cpi	r24, 0x02	; 2
    142e:	91 05       	cpc	r25, r1
    1430:	21 f0       	breq	.+8      	; 0x143a <_ZN12MCP2515Class9onReceiveEPFviE+0x4a>
    1432:	03 97       	sbiw	r24, 0x03	; 3
    1434:	21 f0       	breq	.+8      	; 0x143e <_ZN12MCP2515Class9onReceiveEPFviE+0x4e>
    1436:	8f ef       	ldi	r24, 0xFF	; 255
    1438:	03 c0       	rjmp	.+6      	; 0x1440 <_ZN12MCP2515Class9onReceiveEPFviE+0x50>
    143a:	80 e0       	ldi	r24, 0x00	; 0
    143c:	01 c0       	rjmp	.+2      	; 0x1440 <_ZN12MCP2515Class9onReceiveEPFviE+0x50>
    143e:	81 e0       	ldi	r24, 0x01	; 1
    1440:	40 e0       	ldi	r20, 0x00	; 0
    1442:	50 e0       	ldi	r21, 0x00	; 0
    1444:	6d e3       	ldi	r22, 0x3D	; 61
    1446:	75 e0       	ldi	r23, 0x05	; 5
    detachInterrupt(digitalPinToInterrupt(_intPin));
#ifdef SPI_HAS_NOTUSINGINTERRUPT
    SPI.notUsingInterrupt(digitalPinToInterrupt(_intPin));
#endif
  }
}
    1448:	df 91       	pop	r29
    144a:	cf 91       	pop	r28
    144c:	1f 91       	pop	r17
    144e:	0f 91       	pop	r16

  pinMode(_intPin, INPUT);

  if (callback) {
    SPI.usingInterrupt(digitalPinToInterrupt(_intPin));
    attachInterrupt(digitalPinToInterrupt(_intPin), MCP2515Class::onInterrupt, LOW);
    1450:	0c 94 e9 11 	jmp	0x23d2	; 0x23d2 <attachInterrupt>
  } else {
    detachInterrupt(digitalPinToInterrupt(_intPin));
    1454:	82 30       	cpi	r24, 0x02	; 2
    1456:	91 05       	cpc	r25, r1
    1458:	21 f0       	breq	.+8      	; 0x1462 <_ZN12MCP2515Class9onReceiveEPFviE+0x72>
    145a:	03 97       	sbiw	r24, 0x03	; 3
    145c:	21 f0       	breq	.+8      	; 0x1466 <_ZN12MCP2515Class9onReceiveEPFviE+0x76>
    145e:	8f ef       	ldi	r24, 0xFF	; 255
    1460:	03 c0       	rjmp	.+6      	; 0x1468 <_ZN12MCP2515Class9onReceiveEPFviE+0x78>
    1462:	80 e0       	ldi	r24, 0x00	; 0
    1464:	01 c0       	rjmp	.+2      	; 0x1468 <_ZN12MCP2515Class9onReceiveEPFviE+0x78>
    1466:	81 e0       	ldi	r24, 0x01	; 1
    1468:	0e 94 09 12 	call	0x2412	; 0x2412 <detachInterrupt>
#ifdef SPI_HAS_NOTUSINGINTERRUPT
    SPI.notUsingInterrupt(digitalPinToInterrupt(_intPin));
    146c:	89 ad       	ldd	r24, Y+57	; 0x39
    146e:	9a ad       	ldd	r25, Y+58	; 0x3a
    1470:	82 30       	cpi	r24, 0x02	; 2
    1472:	91 05       	cpc	r25, r1
    1474:	21 f0       	breq	.+8      	; 0x147e <_ZN12MCP2515Class9onReceiveEPFviE+0x8e>
    1476:	03 97       	sbiw	r24, 0x03	; 3
    1478:	21 f0       	breq	.+8      	; 0x1482 <_ZN12MCP2515Class9onReceiveEPFviE+0x92>
    147a:	8f ef       	ldi	r24, 0xFF	; 255
    147c:	03 c0       	rjmp	.+6      	; 0x1484 <_ZN12MCP2515Class9onReceiveEPFviE+0x94>
    147e:	80 e0       	ldi	r24, 0x00	; 0
    1480:	01 c0       	rjmp	.+2      	; 0x1484 <_ZN12MCP2515Class9onReceiveEPFviE+0x94>
    1482:	81 e0       	ldi	r24, 0x01	; 1
#endif
  }
}
    1484:	df 91       	pop	r29
    1486:	cf 91       	pop	r28
    1488:	1f 91       	pop	r17
    148a:	0f 91       	pop	r16
    SPI.usingInterrupt(digitalPinToInterrupt(_intPin));
    attachInterrupt(digitalPinToInterrupt(_intPin), MCP2515Class::onInterrupt, LOW);
  } else {
    detachInterrupt(digitalPinToInterrupt(_intPin));
#ifdef SPI_HAS_NOTUSINGINTERRUPT
    SPI.notUsingInterrupt(digitalPinToInterrupt(_intPin));
    148c:	0c 94 ae 0a 	jmp	0x155c	; 0x155c <_ZN8SPIClass17notUsingInterruptEh>

00001490 <_ZN8SPIClass5beginEv>:
#ifdef SPI_TRANSACTION_MISMATCH_LED
uint8_t SPIClass::inTransactionFlag = 0;
#endif

void SPIClass::begin()
{
    1490:	cf 93       	push	r28
  uint8_t sreg = SREG;
    1492:	cf b7       	in	r28, 0x3f	; 63
  noInterrupts(); // Protect from a scheduler and prevent transactionBegin
    1494:	f8 94       	cli
  if (!initialized) {
    1496:	80 91 a2 04 	lds	r24, 0x04A2	; 0x8004a2 <_ZN8SPIClass11initializedE>
    149a:	81 11       	cpse	r24, r1
    149c:	27 c0       	rjmp	.+78     	; 0x14ec <_ZN8SPIClass5beginEv+0x5c>
    // Set SS to high so a connected chip will be "deselected" by default
    uint8_t port = digitalPinToPort(SS);
    149e:	ec e1       	ldi	r30, 0x1C	; 28
    14a0:	f1 e0       	ldi	r31, 0x01	; 1
    14a2:	84 91       	lpm	r24, Z
    uint8_t bit = digitalPinToBitMask(SS);
    14a4:	e8 e0       	ldi	r30, 0x08	; 8
    14a6:	f1 e0       	ldi	r31, 0x01	; 1
    14a8:	94 91       	lpm	r25, Z
    volatile uint8_t *reg = portModeRegister(port);
    14aa:	e8 2f       	mov	r30, r24
    14ac:	f0 e0       	ldi	r31, 0x00	; 0
    14ae:	ee 0f       	add	r30, r30
    14b0:	ff 1f       	adc	r31, r31
    14b2:	e0 5d       	subi	r30, 0xD0	; 208
    14b4:	fe 4f       	sbci	r31, 0xFE	; 254
    14b6:	a5 91       	lpm	r26, Z+
    14b8:	b4 91       	lpm	r27, Z

    // if the SS pin is not already configured as an output
    // then set it high (to enable the internal pull-up resistor)
    if(!(*reg & bit)){
    14ba:	ec 91       	ld	r30, X
    14bc:	e9 23       	and	r30, r25
    14be:	21 f4       	brne	.+8      	; 0x14c8 <_ZN8SPIClass5beginEv+0x38>
      digitalWrite(SS, HIGH);
    14c0:	61 e0       	ldi	r22, 0x01	; 1
    14c2:	8a e0       	ldi	r24, 0x0A	; 10
    14c4:	0e 94 6a 13 	call	0x26d4	; 0x26d4 <digitalWrite>
    }

    // When the SS pin is set as OUTPUT, it can be used as
    // a general purpose output port (it doesn't influence
    // SPI operations).
    pinMode(SS, OUTPUT);
    14c8:	61 e0       	ldi	r22, 0x01	; 1
    14ca:	8a e0       	ldi	r24, 0x0A	; 10
    14cc:	0e 94 2e 13 	call	0x265c	; 0x265c <pinMode>

    // Warning: if the SS pin ever becomes a LOW INPUT then SPI
    // automatically switches to Slave, so the data direction of
    // the SS pin MUST be kept as OUTPUT.
    SPCR |= _BV(MSTR);
    14d0:	8c b5       	in	r24, 0x2c	; 44
    14d2:	80 61       	ori	r24, 0x10	; 16
    14d4:	8c bd       	out	0x2c, r24	; 44
    SPCR |= _BV(SPE);
    14d6:	8c b5       	in	r24, 0x2c	; 44
    14d8:	80 64       	ori	r24, 0x40	; 64
    14da:	8c bd       	out	0x2c, r24	; 44
    // MISO pin automatically overrides to INPUT.
    // By doing this AFTER enabling SPI, we avoid accidentally
    // clocking in a single bit since the lines go directly
    // from "input" to SPI control.
    // http://code.google.com/p/arduino/issues/detail?id=888
    pinMode(SCK, OUTPUT);
    14dc:	61 e0       	ldi	r22, 0x01	; 1
    14de:	8d e0       	ldi	r24, 0x0D	; 13
    14e0:	0e 94 2e 13 	call	0x265c	; 0x265c <pinMode>
    pinMode(MOSI, OUTPUT);
    14e4:	61 e0       	ldi	r22, 0x01	; 1
    14e6:	8b e0       	ldi	r24, 0x0B	; 11
    14e8:	0e 94 2e 13 	call	0x265c	; 0x265c <pinMode>
  }
  initialized++; // reference count
    14ec:	80 91 a2 04 	lds	r24, 0x04A2	; 0x8004a2 <_ZN8SPIClass11initializedE>
    14f0:	8f 5f       	subi	r24, 0xFF	; 255
    14f2:	80 93 a2 04 	sts	0x04A2, r24	; 0x8004a2 <_ZN8SPIClass11initializedE>
  SREG = sreg;
    14f6:	cf bf       	out	0x3f, r28	; 63
}
    14f8:	cf 91       	pop	r28
    14fa:	08 95       	ret

000014fc <_ZN8SPIClass3endEv>:

void SPIClass::end() {
  uint8_t sreg = SREG;
    14fc:	9f b7       	in	r25, 0x3f	; 63
  noInterrupts(); // Protect from a scheduler and prevent transactionBegin
    14fe:	f8 94       	cli
  // Decrease the reference counter
  if (initialized)
    1500:	80 91 a2 04 	lds	r24, 0x04A2	; 0x8004a2 <_ZN8SPIClass11initializedE>
    1504:	88 23       	and	r24, r24
    1506:	19 f0       	breq	.+6      	; 0x150e <_ZN8SPIClass3endEv+0x12>
    initialized--;
    1508:	81 50       	subi	r24, 0x01	; 1
    150a:	80 93 a2 04 	sts	0x04A2, r24	; 0x8004a2 <_ZN8SPIClass11initializedE>
  // If there are no more references disable SPI
  if (!initialized) {
    150e:	80 91 a2 04 	lds	r24, 0x04A2	; 0x8004a2 <_ZN8SPIClass11initializedE>
    1512:	81 11       	cpse	r24, r1
    1514:	05 c0       	rjmp	.+10     	; 0x1520 <_ZN8SPIClass3endEv+0x24>
    SPCR &= ~_BV(SPE);
    1516:	8c b5       	in	r24, 0x2c	; 44
    1518:	8f 7b       	andi	r24, 0xBF	; 191
    151a:	8c bd       	out	0x2c, r24	; 44
    interruptMode = 0;
    151c:	10 92 a1 04 	sts	0x04A1, r1	; 0x8004a1 <_ZN8SPIClass13interruptModeE>
    #ifdef SPI_TRANSACTION_MISMATCH_LED
    inTransactionFlag = 0;
    #endif
  }
  SREG = sreg;
    1520:	9f bf       	out	0x3f, r25	; 63
    1522:	08 95       	ret

00001524 <_ZN8SPIClass14usingInterruptEh>:
#endif

void SPIClass::usingInterrupt(uint8_t interruptNumber)
{
  uint8_t mask = 0;
  uint8_t sreg = SREG;
    1524:	9f b7       	in	r25, 0x3f	; 63
  noInterrupts(); // Protect from a scheduler and prevent transactionBegin
    1526:	f8 94       	cli
  switch (interruptNumber) {
    1528:	88 23       	and	r24, r24
    152a:	49 f0       	breq	.+18     	; 0x153e <_ZN8SPIClass14usingInterruptEh+0x1a>
    152c:	81 30       	cpi	r24, 0x01	; 1
    152e:	11 f4       	brne	.+4      	; 0x1534 <_ZN8SPIClass14usingInterruptEh+0x10>
  #ifdef SPI_INT0_MASK
  case 0: mask = SPI_INT0_MASK; break;
  #endif
  #ifdef SPI_INT1_MASK
  case 1: mask = SPI_INT1_MASK; break;
    1530:	82 e0       	ldi	r24, 0x02	; 2
    1532:	06 c0       	rjmp	.+12     	; 0x1540 <_ZN8SPIClass14usingInterruptEh+0x1c>
  #endif
  #ifdef SPI_INT7_MASK
  case 7: mask = SPI_INT7_MASK; break;
  #endif
  default:
    interruptMode = 2;
    1534:	82 e0       	ldi	r24, 0x02	; 2
    1536:	80 93 a1 04 	sts	0x04A1, r24	; 0x8004a1 <_ZN8SPIClass13interruptModeE>
  #endif
#endif

void SPIClass::usingInterrupt(uint8_t interruptNumber)
{
  uint8_t mask = 0;
    153a:	80 e0       	ldi	r24, 0x00	; 0
  #ifdef SPI_INT7_MASK
  case 7: mask = SPI_INT7_MASK; break;
  #endif
  default:
    interruptMode = 2;
    break;
    153c:	01 c0       	rjmp	.+2      	; 0x1540 <_ZN8SPIClass14usingInterruptEh+0x1c>
  uint8_t mask = 0;
  uint8_t sreg = SREG;
  noInterrupts(); // Protect from a scheduler and prevent transactionBegin
  switch (interruptNumber) {
  #ifdef SPI_INT0_MASK
  case 0: mask = SPI_INT0_MASK; break;
    153e:	81 e0       	ldi	r24, 0x01	; 1
  #endif
  default:
    interruptMode = 2;
    break;
  }
  interruptMask |= mask;
    1540:	20 91 a0 04 	lds	r18, 0x04A0	; 0x8004a0 <_ZN8SPIClass13interruptMaskE>
    1544:	82 2b       	or	r24, r18
    1546:	80 93 a0 04 	sts	0x04A0, r24	; 0x8004a0 <_ZN8SPIClass13interruptMaskE>
  if (!interruptMode)
    154a:	80 91 a1 04 	lds	r24, 0x04A1	; 0x8004a1 <_ZN8SPIClass13interruptModeE>
    154e:	81 11       	cpse	r24, r1
    1550:	03 c0       	rjmp	.+6      	; 0x1558 <_ZN8SPIClass14usingInterruptEh+0x34>
    interruptMode = 1;
    1552:	81 e0       	ldi	r24, 0x01	; 1
    1554:	80 93 a1 04 	sts	0x04A1, r24	; 0x8004a1 <_ZN8SPIClass13interruptModeE>
  SREG = sreg;
    1558:	9f bf       	out	0x3f, r25	; 63
    155a:	08 95       	ret

0000155c <_ZN8SPIClass17notUsingInterruptEh>:
}

void SPIClass::notUsingInterrupt(uint8_t interruptNumber)
{
  // Once in mode 2 we can't go back to 0 without a proper reference count
  if (interruptMode == 2)
    155c:	90 91 a1 04 	lds	r25, 0x04A1	; 0x8004a1 <_ZN8SPIClass13interruptModeE>
    1560:	92 30       	cpi	r25, 0x02	; 2
    1562:	b1 f0       	breq	.+44     	; 0x1590 <_ZN8SPIClass17notUsingInterruptEh+0x34>
    return;
  uint8_t mask = 0;
  uint8_t sreg = SREG;
    1564:	2f b7       	in	r18, 0x3f	; 63
  noInterrupts(); // Protect from a scheduler and prevent transactionBegin
    1566:	f8 94       	cli
  switch (interruptNumber) {
    1568:	88 23       	and	r24, r24
    156a:	21 f0       	breq	.+8      	; 0x1574 <_ZN8SPIClass17notUsingInterruptEh+0x18>
    156c:	81 30       	cpi	r24, 0x01	; 1
    156e:	21 f4       	brne	.+8      	; 0x1578 <_ZN8SPIClass17notUsingInterruptEh+0x1c>
  #ifdef SPI_INT0_MASK
  case 0: mask = SPI_INT0_MASK; break;
  #endif
  #ifdef SPI_INT1_MASK
  case 1: mask = SPI_INT1_MASK; break;
    1570:	82 e0       	ldi	r24, 0x02	; 2
    1572:	03 c0       	rjmp	.+6      	; 0x157a <_ZN8SPIClass17notUsingInterruptEh+0x1e>
  uint8_t mask = 0;
  uint8_t sreg = SREG;
  noInterrupts(); // Protect from a scheduler and prevent transactionBegin
  switch (interruptNumber) {
  #ifdef SPI_INT0_MASK
  case 0: mask = SPI_INT0_MASK; break;
    1574:	81 e0       	ldi	r24, 0x01	; 1
    1576:	01 c0       	rjmp	.+2      	; 0x157a <_ZN8SPIClass17notUsingInterruptEh+0x1e>
void SPIClass::notUsingInterrupt(uint8_t interruptNumber)
{
  // Once in mode 2 we can't go back to 0 without a proper reference count
  if (interruptMode == 2)
    return;
  uint8_t mask = 0;
    1578:	80 e0       	ldi	r24, 0x00	; 0
  #endif
  default:
    break;
    // this case can't be reached
  }
  interruptMask &= ~mask;
    157a:	80 95       	com	r24
    157c:	90 91 a0 04 	lds	r25, 0x04A0	; 0x8004a0 <_ZN8SPIClass13interruptMaskE>
    1580:	89 23       	and	r24, r25
    1582:	80 93 a0 04 	sts	0x04A0, r24	; 0x8004a0 <_ZN8SPIClass13interruptMaskE>
  if (!interruptMask)
    1586:	81 11       	cpse	r24, r1
    1588:	02 c0       	rjmp	.+4      	; 0x158e <_ZN8SPIClass17notUsingInterruptEh+0x32>
    interruptMode = 0;
    158a:	10 92 a1 04 	sts	0x04A1, r1	; 0x8004a1 <_ZN8SPIClass13interruptModeE>
  SREG = sreg;
    158e:	2f bf       	out	0x3f, r18	; 63
    1590:	08 95       	ret

00001592 <__subsf3>:
    1592:	50 58       	subi	r21, 0x80	; 128

00001594 <__addsf3>:
    1594:	bb 27       	eor	r27, r27
    1596:	aa 27       	eor	r26, r26
    1598:	0e 94 e1 0a 	call	0x15c2	; 0x15c2 <__addsf3x>
    159c:	0c 94 b9 0b 	jmp	0x1772	; 0x1772 <__fp_round>
    15a0:	0e 94 ab 0b 	call	0x1756	; 0x1756 <__fp_pscA>
    15a4:	38 f0       	brcs	.+14     	; 0x15b4 <__addsf3+0x20>
    15a6:	0e 94 b2 0b 	call	0x1764	; 0x1764 <__fp_pscB>
    15aa:	20 f0       	brcs	.+8      	; 0x15b4 <__addsf3+0x20>
    15ac:	39 f4       	brne	.+14     	; 0x15bc <__addsf3+0x28>
    15ae:	9f 3f       	cpi	r25, 0xFF	; 255
    15b0:	19 f4       	brne	.+6      	; 0x15b8 <__addsf3+0x24>
    15b2:	26 f4       	brtc	.+8      	; 0x15bc <__addsf3+0x28>
    15b4:	0c 94 a8 0b 	jmp	0x1750	; 0x1750 <__fp_nan>
    15b8:	0e f4       	brtc	.+2      	; 0x15bc <__addsf3+0x28>
    15ba:	e0 95       	com	r30
    15bc:	e7 fb       	bst	r30, 7
    15be:	0c 94 a2 0b 	jmp	0x1744	; 0x1744 <__fp_inf>

000015c2 <__addsf3x>:
    15c2:	e9 2f       	mov	r30, r25
    15c4:	0e 94 ca 0b 	call	0x1794	; 0x1794 <__fp_split3>
    15c8:	58 f3       	brcs	.-42     	; 0x15a0 <__addsf3+0xc>
    15ca:	ba 17       	cp	r27, r26
    15cc:	62 07       	cpc	r22, r18
    15ce:	73 07       	cpc	r23, r19
    15d0:	84 07       	cpc	r24, r20
    15d2:	95 07       	cpc	r25, r21
    15d4:	20 f0       	brcs	.+8      	; 0x15de <__addsf3x+0x1c>
    15d6:	79 f4       	brne	.+30     	; 0x15f6 <__addsf3x+0x34>
    15d8:	a6 f5       	brtc	.+104    	; 0x1642 <__addsf3x+0x80>
    15da:	0c 94 ec 0b 	jmp	0x17d8	; 0x17d8 <__fp_zero>
    15de:	0e f4       	brtc	.+2      	; 0x15e2 <__addsf3x+0x20>
    15e0:	e0 95       	com	r30
    15e2:	0b 2e       	mov	r0, r27
    15e4:	ba 2f       	mov	r27, r26
    15e6:	a0 2d       	mov	r26, r0
    15e8:	0b 01       	movw	r0, r22
    15ea:	b9 01       	movw	r22, r18
    15ec:	90 01       	movw	r18, r0
    15ee:	0c 01       	movw	r0, r24
    15f0:	ca 01       	movw	r24, r20
    15f2:	a0 01       	movw	r20, r0
    15f4:	11 24       	eor	r1, r1
    15f6:	ff 27       	eor	r31, r31
    15f8:	59 1b       	sub	r21, r25
    15fa:	99 f0       	breq	.+38     	; 0x1622 <__addsf3x+0x60>
    15fc:	59 3f       	cpi	r21, 0xF9	; 249
    15fe:	50 f4       	brcc	.+20     	; 0x1614 <__addsf3x+0x52>
    1600:	50 3e       	cpi	r21, 0xE0	; 224
    1602:	68 f1       	brcs	.+90     	; 0x165e <__addsf3x+0x9c>
    1604:	1a 16       	cp	r1, r26
    1606:	f0 40       	sbci	r31, 0x00	; 0
    1608:	a2 2f       	mov	r26, r18
    160a:	23 2f       	mov	r18, r19
    160c:	34 2f       	mov	r19, r20
    160e:	44 27       	eor	r20, r20
    1610:	58 5f       	subi	r21, 0xF8	; 248
    1612:	f3 cf       	rjmp	.-26     	; 0x15fa <__addsf3x+0x38>
    1614:	46 95       	lsr	r20
    1616:	37 95       	ror	r19
    1618:	27 95       	ror	r18
    161a:	a7 95       	ror	r26
    161c:	f0 40       	sbci	r31, 0x00	; 0
    161e:	53 95       	inc	r21
    1620:	c9 f7       	brne	.-14     	; 0x1614 <__addsf3x+0x52>
    1622:	7e f4       	brtc	.+30     	; 0x1642 <__addsf3x+0x80>
    1624:	1f 16       	cp	r1, r31
    1626:	ba 0b       	sbc	r27, r26
    1628:	62 0b       	sbc	r22, r18
    162a:	73 0b       	sbc	r23, r19
    162c:	84 0b       	sbc	r24, r20
    162e:	ba f0       	brmi	.+46     	; 0x165e <__addsf3x+0x9c>
    1630:	91 50       	subi	r25, 0x01	; 1
    1632:	a1 f0       	breq	.+40     	; 0x165c <__addsf3x+0x9a>
    1634:	ff 0f       	add	r31, r31
    1636:	bb 1f       	adc	r27, r27
    1638:	66 1f       	adc	r22, r22
    163a:	77 1f       	adc	r23, r23
    163c:	88 1f       	adc	r24, r24
    163e:	c2 f7       	brpl	.-16     	; 0x1630 <__addsf3x+0x6e>
    1640:	0e c0       	rjmp	.+28     	; 0x165e <__addsf3x+0x9c>
    1642:	ba 0f       	add	r27, r26
    1644:	62 1f       	adc	r22, r18
    1646:	73 1f       	adc	r23, r19
    1648:	84 1f       	adc	r24, r20
    164a:	48 f4       	brcc	.+18     	; 0x165e <__addsf3x+0x9c>
    164c:	87 95       	ror	r24
    164e:	77 95       	ror	r23
    1650:	67 95       	ror	r22
    1652:	b7 95       	ror	r27
    1654:	f7 95       	ror	r31
    1656:	9e 3f       	cpi	r25, 0xFE	; 254
    1658:	08 f0       	brcs	.+2      	; 0x165c <__addsf3x+0x9a>
    165a:	b0 cf       	rjmp	.-160    	; 0x15bc <__addsf3+0x28>
    165c:	93 95       	inc	r25
    165e:	88 0f       	add	r24, r24
    1660:	08 f0       	brcs	.+2      	; 0x1664 <__addsf3x+0xa2>
    1662:	99 27       	eor	r25, r25
    1664:	ee 0f       	add	r30, r30
    1666:	97 95       	ror	r25
    1668:	87 95       	ror	r24
    166a:	08 95       	ret

0000166c <__fixunssfsi>:
    166c:	0e 94 d2 0b 	call	0x17a4	; 0x17a4 <__fp_splitA>
    1670:	88 f0       	brcs	.+34     	; 0x1694 <__fixunssfsi+0x28>
    1672:	9f 57       	subi	r25, 0x7F	; 127
    1674:	98 f0       	brcs	.+38     	; 0x169c <__fixunssfsi+0x30>
    1676:	b9 2f       	mov	r27, r25
    1678:	99 27       	eor	r25, r25
    167a:	b7 51       	subi	r27, 0x17	; 23
    167c:	b0 f0       	brcs	.+44     	; 0x16aa <__fixunssfsi+0x3e>
    167e:	e1 f0       	breq	.+56     	; 0x16b8 <__fixunssfsi+0x4c>
    1680:	66 0f       	add	r22, r22
    1682:	77 1f       	adc	r23, r23
    1684:	88 1f       	adc	r24, r24
    1686:	99 1f       	adc	r25, r25
    1688:	1a f0       	brmi	.+6      	; 0x1690 <__fixunssfsi+0x24>
    168a:	ba 95       	dec	r27
    168c:	c9 f7       	brne	.-14     	; 0x1680 <__fixunssfsi+0x14>
    168e:	14 c0       	rjmp	.+40     	; 0x16b8 <__fixunssfsi+0x4c>
    1690:	b1 30       	cpi	r27, 0x01	; 1
    1692:	91 f0       	breq	.+36     	; 0x16b8 <__fixunssfsi+0x4c>
    1694:	0e 94 ec 0b 	call	0x17d8	; 0x17d8 <__fp_zero>
    1698:	b1 e0       	ldi	r27, 0x01	; 1
    169a:	08 95       	ret
    169c:	0c 94 ec 0b 	jmp	0x17d8	; 0x17d8 <__fp_zero>
    16a0:	67 2f       	mov	r22, r23
    16a2:	78 2f       	mov	r23, r24
    16a4:	88 27       	eor	r24, r24
    16a6:	b8 5f       	subi	r27, 0xF8	; 248
    16a8:	39 f0       	breq	.+14     	; 0x16b8 <__fixunssfsi+0x4c>
    16aa:	b9 3f       	cpi	r27, 0xF9	; 249
    16ac:	cc f3       	brlt	.-14     	; 0x16a0 <__fixunssfsi+0x34>
    16ae:	86 95       	lsr	r24
    16b0:	77 95       	ror	r23
    16b2:	67 95       	ror	r22
    16b4:	b3 95       	inc	r27
    16b6:	d9 f7       	brne	.-10     	; 0x16ae <__fixunssfsi+0x42>
    16b8:	3e f4       	brtc	.+14     	; 0x16c8 <__fixunssfsi+0x5c>
    16ba:	90 95       	com	r25
    16bc:	80 95       	com	r24
    16be:	70 95       	com	r23
    16c0:	61 95       	neg	r22
    16c2:	7f 4f       	sbci	r23, 0xFF	; 255
    16c4:	8f 4f       	sbci	r24, 0xFF	; 255
    16c6:	9f 4f       	sbci	r25, 0xFF	; 255
    16c8:	08 95       	ret

000016ca <__floatunsisf>:
    16ca:	e8 94       	clt
    16cc:	09 c0       	rjmp	.+18     	; 0x16e0 <__floatsisf+0x12>

000016ce <__floatsisf>:
    16ce:	97 fb       	bst	r25, 7
    16d0:	3e f4       	brtc	.+14     	; 0x16e0 <__floatsisf+0x12>
    16d2:	90 95       	com	r25
    16d4:	80 95       	com	r24
    16d6:	70 95       	com	r23
    16d8:	61 95       	neg	r22
    16da:	7f 4f       	sbci	r23, 0xFF	; 255
    16dc:	8f 4f       	sbci	r24, 0xFF	; 255
    16de:	9f 4f       	sbci	r25, 0xFF	; 255
    16e0:	99 23       	and	r25, r25
    16e2:	a9 f0       	breq	.+42     	; 0x170e <__floatsisf+0x40>
    16e4:	f9 2f       	mov	r31, r25
    16e6:	96 e9       	ldi	r25, 0x96	; 150
    16e8:	bb 27       	eor	r27, r27
    16ea:	93 95       	inc	r25
    16ec:	f6 95       	lsr	r31
    16ee:	87 95       	ror	r24
    16f0:	77 95       	ror	r23
    16f2:	67 95       	ror	r22
    16f4:	b7 95       	ror	r27
    16f6:	f1 11       	cpse	r31, r1
    16f8:	f8 cf       	rjmp	.-16     	; 0x16ea <__floatsisf+0x1c>
    16fa:	fa f4       	brpl	.+62     	; 0x173a <__floatsisf+0x6c>
    16fc:	bb 0f       	add	r27, r27
    16fe:	11 f4       	brne	.+4      	; 0x1704 <__floatsisf+0x36>
    1700:	60 ff       	sbrs	r22, 0
    1702:	1b c0       	rjmp	.+54     	; 0x173a <__floatsisf+0x6c>
    1704:	6f 5f       	subi	r22, 0xFF	; 255
    1706:	7f 4f       	sbci	r23, 0xFF	; 255
    1708:	8f 4f       	sbci	r24, 0xFF	; 255
    170a:	9f 4f       	sbci	r25, 0xFF	; 255
    170c:	16 c0       	rjmp	.+44     	; 0x173a <__floatsisf+0x6c>
    170e:	88 23       	and	r24, r24
    1710:	11 f0       	breq	.+4      	; 0x1716 <__floatsisf+0x48>
    1712:	96 e9       	ldi	r25, 0x96	; 150
    1714:	11 c0       	rjmp	.+34     	; 0x1738 <__floatsisf+0x6a>
    1716:	77 23       	and	r23, r23
    1718:	21 f0       	breq	.+8      	; 0x1722 <__floatsisf+0x54>
    171a:	9e e8       	ldi	r25, 0x8E	; 142
    171c:	87 2f       	mov	r24, r23
    171e:	76 2f       	mov	r23, r22
    1720:	05 c0       	rjmp	.+10     	; 0x172c <__floatsisf+0x5e>
    1722:	66 23       	and	r22, r22
    1724:	71 f0       	breq	.+28     	; 0x1742 <__floatsisf+0x74>
    1726:	96 e8       	ldi	r25, 0x86	; 134
    1728:	86 2f       	mov	r24, r22
    172a:	70 e0       	ldi	r23, 0x00	; 0
    172c:	60 e0       	ldi	r22, 0x00	; 0
    172e:	2a f0       	brmi	.+10     	; 0x173a <__floatsisf+0x6c>
    1730:	9a 95       	dec	r25
    1732:	66 0f       	add	r22, r22
    1734:	77 1f       	adc	r23, r23
    1736:	88 1f       	adc	r24, r24
    1738:	da f7       	brpl	.-10     	; 0x1730 <__floatsisf+0x62>
    173a:	88 0f       	add	r24, r24
    173c:	96 95       	lsr	r25
    173e:	87 95       	ror	r24
    1740:	97 f9       	bld	r25, 7
    1742:	08 95       	ret

00001744 <__fp_inf>:
    1744:	97 f9       	bld	r25, 7
    1746:	9f 67       	ori	r25, 0x7F	; 127
    1748:	80 e8       	ldi	r24, 0x80	; 128
    174a:	70 e0       	ldi	r23, 0x00	; 0
    174c:	60 e0       	ldi	r22, 0x00	; 0
    174e:	08 95       	ret

00001750 <__fp_nan>:
    1750:	9f ef       	ldi	r25, 0xFF	; 255
    1752:	80 ec       	ldi	r24, 0xC0	; 192
    1754:	08 95       	ret

00001756 <__fp_pscA>:
    1756:	00 24       	eor	r0, r0
    1758:	0a 94       	dec	r0
    175a:	16 16       	cp	r1, r22
    175c:	17 06       	cpc	r1, r23
    175e:	18 06       	cpc	r1, r24
    1760:	09 06       	cpc	r0, r25
    1762:	08 95       	ret

00001764 <__fp_pscB>:
    1764:	00 24       	eor	r0, r0
    1766:	0a 94       	dec	r0
    1768:	12 16       	cp	r1, r18
    176a:	13 06       	cpc	r1, r19
    176c:	14 06       	cpc	r1, r20
    176e:	05 06       	cpc	r0, r21
    1770:	08 95       	ret

00001772 <__fp_round>:
    1772:	09 2e       	mov	r0, r25
    1774:	03 94       	inc	r0
    1776:	00 0c       	add	r0, r0
    1778:	11 f4       	brne	.+4      	; 0x177e <__fp_round+0xc>
    177a:	88 23       	and	r24, r24
    177c:	52 f0       	brmi	.+20     	; 0x1792 <__fp_round+0x20>
    177e:	bb 0f       	add	r27, r27
    1780:	40 f4       	brcc	.+16     	; 0x1792 <__fp_round+0x20>
    1782:	bf 2b       	or	r27, r31
    1784:	11 f4       	brne	.+4      	; 0x178a <__fp_round+0x18>
    1786:	60 ff       	sbrs	r22, 0
    1788:	04 c0       	rjmp	.+8      	; 0x1792 <__fp_round+0x20>
    178a:	6f 5f       	subi	r22, 0xFF	; 255
    178c:	7f 4f       	sbci	r23, 0xFF	; 255
    178e:	8f 4f       	sbci	r24, 0xFF	; 255
    1790:	9f 4f       	sbci	r25, 0xFF	; 255
    1792:	08 95       	ret

00001794 <__fp_split3>:
    1794:	57 fd       	sbrc	r21, 7
    1796:	90 58       	subi	r25, 0x80	; 128
    1798:	44 0f       	add	r20, r20
    179a:	55 1f       	adc	r21, r21
    179c:	59 f0       	breq	.+22     	; 0x17b4 <__fp_splitA+0x10>
    179e:	5f 3f       	cpi	r21, 0xFF	; 255
    17a0:	71 f0       	breq	.+28     	; 0x17be <__fp_splitA+0x1a>
    17a2:	47 95       	ror	r20

000017a4 <__fp_splitA>:
    17a4:	88 0f       	add	r24, r24
    17a6:	97 fb       	bst	r25, 7
    17a8:	99 1f       	adc	r25, r25
    17aa:	61 f0       	breq	.+24     	; 0x17c4 <__fp_splitA+0x20>
    17ac:	9f 3f       	cpi	r25, 0xFF	; 255
    17ae:	79 f0       	breq	.+30     	; 0x17ce <__fp_splitA+0x2a>
    17b0:	87 95       	ror	r24
    17b2:	08 95       	ret
    17b4:	12 16       	cp	r1, r18
    17b6:	13 06       	cpc	r1, r19
    17b8:	14 06       	cpc	r1, r20
    17ba:	55 1f       	adc	r21, r21
    17bc:	f2 cf       	rjmp	.-28     	; 0x17a2 <__fp_split3+0xe>
    17be:	46 95       	lsr	r20
    17c0:	f1 df       	rcall	.-30     	; 0x17a4 <__fp_splitA>
    17c2:	08 c0       	rjmp	.+16     	; 0x17d4 <__fp_splitA+0x30>
    17c4:	16 16       	cp	r1, r22
    17c6:	17 06       	cpc	r1, r23
    17c8:	18 06       	cpc	r1, r24
    17ca:	99 1f       	adc	r25, r25
    17cc:	f1 cf       	rjmp	.-30     	; 0x17b0 <__fp_splitA+0xc>
    17ce:	86 95       	lsr	r24
    17d0:	71 05       	cpc	r23, r1
    17d2:	61 05       	cpc	r22, r1
    17d4:	08 94       	sec
    17d6:	08 95       	ret

000017d8 <__fp_zero>:
    17d8:	e8 94       	clt

000017da <__fp_szero>:
    17da:	bb 27       	eor	r27, r27
    17dc:	66 27       	eor	r22, r22
    17de:	77 27       	eor	r23, r23
    17e0:	cb 01       	movw	r24, r22
    17e2:	97 f9       	bld	r25, 7
    17e4:	08 95       	ret

000017e6 <__gesf2>:
    17e6:	0e 94 82 0c 	call	0x1904	; 0x1904 <__fp_cmp>
    17ea:	08 f4       	brcc	.+2      	; 0x17ee <__gesf2+0x8>
    17ec:	8f ef       	ldi	r24, 0xFF	; 255
    17ee:	08 95       	ret

000017f0 <pow>:
    17f0:	fa 01       	movw	r30, r20
    17f2:	ee 0f       	add	r30, r30
    17f4:	ff 1f       	adc	r31, r31
    17f6:	30 96       	adiw	r30, 0x00	; 0
    17f8:	21 05       	cpc	r18, r1
    17fa:	31 05       	cpc	r19, r1
    17fc:	a1 f1       	breq	.+104    	; 0x1866 <pow+0x76>
    17fe:	61 15       	cp	r22, r1
    1800:	71 05       	cpc	r23, r1
    1802:	61 f4       	brne	.+24     	; 0x181c <pow+0x2c>
    1804:	80 38       	cpi	r24, 0x80	; 128
    1806:	bf e3       	ldi	r27, 0x3F	; 63
    1808:	9b 07       	cpc	r25, r27
    180a:	49 f1       	breq	.+82     	; 0x185e <pow+0x6e>
    180c:	68 94       	set
    180e:	90 38       	cpi	r25, 0x80	; 128
    1810:	81 05       	cpc	r24, r1
    1812:	61 f0       	breq	.+24     	; 0x182c <pow+0x3c>
    1814:	80 38       	cpi	r24, 0x80	; 128
    1816:	bf ef       	ldi	r27, 0xFF	; 255
    1818:	9b 07       	cpc	r25, r27
    181a:	41 f0       	breq	.+16     	; 0x182c <pow+0x3c>
    181c:	99 23       	and	r25, r25
    181e:	4a f5       	brpl	.+82     	; 0x1872 <pow+0x82>
    1820:	ff 3f       	cpi	r31, 0xFF	; 255
    1822:	e1 05       	cpc	r30, r1
    1824:	31 05       	cpc	r19, r1
    1826:	21 05       	cpc	r18, r1
    1828:	19 f1       	breq	.+70     	; 0x1870 <pow+0x80>
    182a:	e8 94       	clt
    182c:	08 94       	sec
    182e:	e7 95       	ror	r30
    1830:	d9 01       	movw	r26, r18
    1832:	aa 23       	and	r26, r26
    1834:	29 f4       	brne	.+10     	; 0x1840 <pow+0x50>
    1836:	ab 2f       	mov	r26, r27
    1838:	be 2f       	mov	r27, r30
    183a:	f8 5f       	subi	r31, 0xF8	; 248
    183c:	d0 f3       	brcs	.-12     	; 0x1832 <pow+0x42>
    183e:	10 c0       	rjmp	.+32     	; 0x1860 <pow+0x70>
    1840:	ff 5f       	subi	r31, 0xFF	; 255
    1842:	70 f4       	brcc	.+28     	; 0x1860 <pow+0x70>
    1844:	a6 95       	lsr	r26
    1846:	e0 f7       	brcc	.-8      	; 0x1840 <pow+0x50>
    1848:	f7 39       	cpi	r31, 0x97	; 151
    184a:	50 f0       	brcs	.+20     	; 0x1860 <pow+0x70>
    184c:	19 f0       	breq	.+6      	; 0x1854 <pow+0x64>
    184e:	ff 3a       	cpi	r31, 0xAF	; 175
    1850:	38 f4       	brcc	.+14     	; 0x1860 <pow+0x70>
    1852:	9f 77       	andi	r25, 0x7F	; 127
    1854:	9f 93       	push	r25
    1856:	0d d0       	rcall	.+26     	; 0x1872 <pow+0x82>
    1858:	0f 90       	pop	r0
    185a:	07 fc       	sbrc	r0, 7
    185c:	90 58       	subi	r25, 0x80	; 128
    185e:	08 95       	ret
    1860:	46 f0       	brts	.+16     	; 0x1872 <pow+0x82>
    1862:	0c 94 a8 0b 	jmp	0x1750	; 0x1750 <__fp_nan>
    1866:	60 e0       	ldi	r22, 0x00	; 0
    1868:	70 e0       	ldi	r23, 0x00	; 0
    186a:	80 e8       	ldi	r24, 0x80	; 128
    186c:	9f e3       	ldi	r25, 0x3F	; 63
    186e:	08 95       	ret
    1870:	4f e7       	ldi	r20, 0x7F	; 127
    1872:	9f 77       	andi	r25, 0x7F	; 127
    1874:	5f 93       	push	r21
    1876:	4f 93       	push	r20
    1878:	3f 93       	push	r19
    187a:	2f 93       	push	r18
    187c:	0e 94 17 0d 	call	0x1a2e	; 0x1a2e <log>
    1880:	2f 91       	pop	r18
    1882:	3f 91       	pop	r19
    1884:	4f 91       	pop	r20
    1886:	5f 91       	pop	r21
    1888:	0e 94 93 0d 	call	0x1b26	; 0x1b26 <__mulsf3>
    188c:	0c 94 50 0c 	jmp	0x18a0	; 0x18a0 <exp>
    1890:	29 f4       	brne	.+10     	; 0x189c <pow+0xac>
    1892:	16 f0       	brts	.+4      	; 0x1898 <pow+0xa8>
    1894:	0c 94 a2 0b 	jmp	0x1744	; 0x1744 <__fp_inf>
    1898:	0c 94 ec 0b 	jmp	0x17d8	; 0x17d8 <__fp_zero>
    189c:	0c 94 a8 0b 	jmp	0x1750	; 0x1750 <__fp_nan>

000018a0 <exp>:
    18a0:	0e 94 d2 0b 	call	0x17a4	; 0x17a4 <__fp_splitA>
    18a4:	a8 f3       	brcs	.-22     	; 0x1890 <pow+0xa0>
    18a6:	96 38       	cpi	r25, 0x86	; 134
    18a8:	a0 f7       	brcc	.-24     	; 0x1892 <pow+0xa2>
    18aa:	07 f8       	bld	r0, 7
    18ac:	0f 92       	push	r0
    18ae:	e8 94       	clt
    18b0:	2b e3       	ldi	r18, 0x3B	; 59
    18b2:	3a ea       	ldi	r19, 0xAA	; 170
    18b4:	48 eb       	ldi	r20, 0xB8	; 184
    18b6:	5f e7       	ldi	r21, 0x7F	; 127
    18b8:	0e 94 a9 0d 	call	0x1b52	; 0x1b52 <__mulsf3_pse>
    18bc:	0f 92       	push	r0
    18be:	0f 92       	push	r0
    18c0:	0f 92       	push	r0
    18c2:	4d b7       	in	r20, 0x3d	; 61
    18c4:	5e b7       	in	r21, 0x3e	; 62
    18c6:	0f 92       	push	r0
    18c8:	0e 94 5f 0d 	call	0x1abe	; 0x1abe <modf>
    18cc:	e8 e6       	ldi	r30, 0x68	; 104
    18ce:	f0 e0       	ldi	r31, 0x00	; 0
    18d0:	0e 94 a6 0c 	call	0x194c	; 0x194c <__fp_powser>
    18d4:	4f 91       	pop	r20
    18d6:	5f 91       	pop	r21
    18d8:	ef 91       	pop	r30
    18da:	ff 91       	pop	r31
    18dc:	e5 95       	asr	r30
    18de:	ee 1f       	adc	r30, r30
    18e0:	ff 1f       	adc	r31, r31
    18e2:	49 f0       	breq	.+18     	; 0x18f6 <exp+0x56>
    18e4:	fe 57       	subi	r31, 0x7E	; 126
    18e6:	e0 68       	ori	r30, 0x80	; 128
    18e8:	44 27       	eor	r20, r20
    18ea:	ee 0f       	add	r30, r30
    18ec:	44 1f       	adc	r20, r20
    18ee:	fa 95       	dec	r31
    18f0:	e1 f7       	brne	.-8      	; 0x18ea <exp+0x4a>
    18f2:	41 95       	neg	r20
    18f4:	55 0b       	sbc	r21, r21
    18f6:	0e 94 d9 0c 	call	0x19b2	; 0x19b2 <ldexp>
    18fa:	0f 90       	pop	r0
    18fc:	07 fe       	sbrs	r0, 7
    18fe:	0c 94 cd 0c 	jmp	0x199a	; 0x199a <inverse>
    1902:	08 95       	ret

00001904 <__fp_cmp>:
    1904:	99 0f       	add	r25, r25
    1906:	00 08       	sbc	r0, r0
    1908:	55 0f       	add	r21, r21
    190a:	aa 0b       	sbc	r26, r26
    190c:	e0 e8       	ldi	r30, 0x80	; 128
    190e:	fe ef       	ldi	r31, 0xFE	; 254
    1910:	16 16       	cp	r1, r22
    1912:	17 06       	cpc	r1, r23
    1914:	e8 07       	cpc	r30, r24
    1916:	f9 07       	cpc	r31, r25
    1918:	c0 f0       	brcs	.+48     	; 0x194a <__fp_cmp+0x46>
    191a:	12 16       	cp	r1, r18
    191c:	13 06       	cpc	r1, r19
    191e:	e4 07       	cpc	r30, r20
    1920:	f5 07       	cpc	r31, r21
    1922:	98 f0       	brcs	.+38     	; 0x194a <__fp_cmp+0x46>
    1924:	62 1b       	sub	r22, r18
    1926:	73 0b       	sbc	r23, r19
    1928:	84 0b       	sbc	r24, r20
    192a:	95 0b       	sbc	r25, r21
    192c:	39 f4       	brne	.+14     	; 0x193c <__fp_cmp+0x38>
    192e:	0a 26       	eor	r0, r26
    1930:	61 f0       	breq	.+24     	; 0x194a <__fp_cmp+0x46>
    1932:	23 2b       	or	r18, r19
    1934:	24 2b       	or	r18, r20
    1936:	25 2b       	or	r18, r21
    1938:	21 f4       	brne	.+8      	; 0x1942 <__fp_cmp+0x3e>
    193a:	08 95       	ret
    193c:	0a 26       	eor	r0, r26
    193e:	09 f4       	brne	.+2      	; 0x1942 <__fp_cmp+0x3e>
    1940:	a1 40       	sbci	r26, 0x01	; 1
    1942:	a6 95       	lsr	r26
    1944:	8f ef       	ldi	r24, 0xFF	; 255
    1946:	81 1d       	adc	r24, r1
    1948:	81 1d       	adc	r24, r1
    194a:	08 95       	ret

0000194c <__fp_powser>:
    194c:	df 93       	push	r29
    194e:	cf 93       	push	r28
    1950:	1f 93       	push	r17
    1952:	0f 93       	push	r16
    1954:	ff 92       	push	r15
    1956:	ef 92       	push	r14
    1958:	df 92       	push	r13
    195a:	7b 01       	movw	r14, r22
    195c:	8c 01       	movw	r16, r24
    195e:	68 94       	set
    1960:	06 c0       	rjmp	.+12     	; 0x196e <__fp_powser+0x22>
    1962:	da 2e       	mov	r13, r26
    1964:	ef 01       	movw	r28, r30
    1966:	0e 94 a6 0d 	call	0x1b4c	; 0x1b4c <__mulsf3x>
    196a:	fe 01       	movw	r30, r28
    196c:	e8 94       	clt
    196e:	a5 91       	lpm	r26, Z+
    1970:	25 91       	lpm	r18, Z+
    1972:	35 91       	lpm	r19, Z+
    1974:	45 91       	lpm	r20, Z+
    1976:	55 91       	lpm	r21, Z+
    1978:	a6 f3       	brts	.-24     	; 0x1962 <__fp_powser+0x16>
    197a:	ef 01       	movw	r28, r30
    197c:	0e 94 e1 0a 	call	0x15c2	; 0x15c2 <__addsf3x>
    1980:	fe 01       	movw	r30, r28
    1982:	97 01       	movw	r18, r14
    1984:	a8 01       	movw	r20, r16
    1986:	da 94       	dec	r13
    1988:	69 f7       	brne	.-38     	; 0x1964 <__fp_powser+0x18>
    198a:	df 90       	pop	r13
    198c:	ef 90       	pop	r14
    198e:	ff 90       	pop	r15
    1990:	0f 91       	pop	r16
    1992:	1f 91       	pop	r17
    1994:	cf 91       	pop	r28
    1996:	df 91       	pop	r29
    1998:	08 95       	ret

0000199a <inverse>:
    199a:	9b 01       	movw	r18, r22
    199c:	ac 01       	movw	r20, r24
    199e:	60 e0       	ldi	r22, 0x00	; 0
    19a0:	70 e0       	ldi	r23, 0x00	; 0
    19a2:	80 e8       	ldi	r24, 0x80	; 128
    19a4:	9f e3       	ldi	r25, 0x3F	; 63
    19a6:	0c 94 00 0e 	jmp	0x1c00	; 0x1c00 <__divsf3>
    19aa:	0c 94 a2 0b 	jmp	0x1744	; 0x1744 <__fp_inf>
    19ae:	0c 94 72 0e 	jmp	0x1ce4	; 0x1ce4 <__fp_mpack>

000019b2 <ldexp>:
    19b2:	0e 94 d2 0b 	call	0x17a4	; 0x17a4 <__fp_splitA>
    19b6:	d8 f3       	brcs	.-10     	; 0x19ae <inverse+0x14>
    19b8:	99 23       	and	r25, r25
    19ba:	c9 f3       	breq	.-14     	; 0x19ae <inverse+0x14>
    19bc:	94 0f       	add	r25, r20
    19be:	51 1d       	adc	r21, r1
    19c0:	a3 f3       	brvs	.-24     	; 0x19aa <inverse+0x10>
    19c2:	91 50       	subi	r25, 0x01	; 1
    19c4:	50 40       	sbci	r21, 0x00	; 0
    19c6:	94 f0       	brlt	.+36     	; 0x19ec <ldexp+0x3a>
    19c8:	59 f0       	breq	.+22     	; 0x19e0 <ldexp+0x2e>
    19ca:	88 23       	and	r24, r24
    19cc:	32 f0       	brmi	.+12     	; 0x19da <ldexp+0x28>
    19ce:	66 0f       	add	r22, r22
    19d0:	77 1f       	adc	r23, r23
    19d2:	88 1f       	adc	r24, r24
    19d4:	91 50       	subi	r25, 0x01	; 1
    19d6:	50 40       	sbci	r21, 0x00	; 0
    19d8:	c1 f7       	brne	.-16     	; 0x19ca <ldexp+0x18>
    19da:	9e 3f       	cpi	r25, 0xFE	; 254
    19dc:	51 05       	cpc	r21, r1
    19de:	2c f7       	brge	.-54     	; 0x19aa <inverse+0x10>
    19e0:	88 0f       	add	r24, r24
    19e2:	91 1d       	adc	r25, r1
    19e4:	96 95       	lsr	r25
    19e6:	87 95       	ror	r24
    19e8:	97 f9       	bld	r25, 7
    19ea:	08 95       	ret
    19ec:	5f 3f       	cpi	r21, 0xFF	; 255
    19ee:	ac f0       	brlt	.+42     	; 0x1a1a <ldexp+0x68>
    19f0:	98 3e       	cpi	r25, 0xE8	; 232
    19f2:	9c f0       	brlt	.+38     	; 0x1a1a <ldexp+0x68>
    19f4:	bb 27       	eor	r27, r27
    19f6:	86 95       	lsr	r24
    19f8:	77 95       	ror	r23
    19fa:	67 95       	ror	r22
    19fc:	b7 95       	ror	r27
    19fe:	08 f4       	brcc	.+2      	; 0x1a02 <ldexp+0x50>
    1a00:	b1 60       	ori	r27, 0x01	; 1
    1a02:	93 95       	inc	r25
    1a04:	c1 f7       	brne	.-16     	; 0x19f6 <ldexp+0x44>
    1a06:	bb 0f       	add	r27, r27
    1a08:	58 f7       	brcc	.-42     	; 0x19e0 <ldexp+0x2e>
    1a0a:	11 f4       	brne	.+4      	; 0x1a10 <ldexp+0x5e>
    1a0c:	60 ff       	sbrs	r22, 0
    1a0e:	e8 cf       	rjmp	.-48     	; 0x19e0 <ldexp+0x2e>
    1a10:	6f 5f       	subi	r22, 0xFF	; 255
    1a12:	7f 4f       	sbci	r23, 0xFF	; 255
    1a14:	8f 4f       	sbci	r24, 0xFF	; 255
    1a16:	9f 4f       	sbci	r25, 0xFF	; 255
    1a18:	e3 cf       	rjmp	.-58     	; 0x19e0 <ldexp+0x2e>
    1a1a:	0c 94 ed 0b 	jmp	0x17da	; 0x17da <__fp_szero>
    1a1e:	16 f0       	brts	.+4      	; 0x1a24 <ldexp+0x72>
    1a20:	0c 94 72 0e 	jmp	0x1ce4	; 0x1ce4 <__fp_mpack>
    1a24:	0c 94 a8 0b 	jmp	0x1750	; 0x1750 <__fp_nan>
    1a28:	68 94       	set
    1a2a:	0c 94 a2 0b 	jmp	0x1744	; 0x1744 <__fp_inf>

00001a2e <log>:
    1a2e:	0e 94 d2 0b 	call	0x17a4	; 0x17a4 <__fp_splitA>
    1a32:	a8 f3       	brcs	.-22     	; 0x1a1e <ldexp+0x6c>
    1a34:	99 23       	and	r25, r25
    1a36:	c1 f3       	breq	.-16     	; 0x1a28 <ldexp+0x76>
    1a38:	ae f3       	brts	.-22     	; 0x1a24 <ldexp+0x72>
    1a3a:	df 93       	push	r29
    1a3c:	cf 93       	push	r28
    1a3e:	1f 93       	push	r17
    1a40:	0f 93       	push	r16
    1a42:	ff 92       	push	r15
    1a44:	c9 2f       	mov	r28, r25
    1a46:	dd 27       	eor	r29, r29
    1a48:	88 23       	and	r24, r24
    1a4a:	2a f0       	brmi	.+10     	; 0x1a56 <log+0x28>
    1a4c:	21 97       	sbiw	r28, 0x01	; 1
    1a4e:	66 0f       	add	r22, r22
    1a50:	77 1f       	adc	r23, r23
    1a52:	88 1f       	adc	r24, r24
    1a54:	da f7       	brpl	.-10     	; 0x1a4c <log+0x1e>
    1a56:	20 e0       	ldi	r18, 0x00	; 0
    1a58:	30 e0       	ldi	r19, 0x00	; 0
    1a5a:	40 e8       	ldi	r20, 0x80	; 128
    1a5c:	5f eb       	ldi	r21, 0xBF	; 191
    1a5e:	9f e3       	ldi	r25, 0x3F	; 63
    1a60:	88 39       	cpi	r24, 0x98	; 152
    1a62:	20 f0       	brcs	.+8      	; 0x1a6c <log+0x3e>
    1a64:	80 3e       	cpi	r24, 0xE0	; 224
    1a66:	38 f0       	brcs	.+14     	; 0x1a76 <log+0x48>
    1a68:	21 96       	adiw	r28, 0x01	; 1
    1a6a:	8f 77       	andi	r24, 0x7F	; 127
    1a6c:	0e 94 ca 0a 	call	0x1594	; 0x1594 <__addsf3>
    1a70:	e0 e9       	ldi	r30, 0x90	; 144
    1a72:	f0 e0       	ldi	r31, 0x00	; 0
    1a74:	04 c0       	rjmp	.+8      	; 0x1a7e <log+0x50>
    1a76:	0e 94 ca 0a 	call	0x1594	; 0x1594 <__addsf3>
    1a7a:	ed eb       	ldi	r30, 0xBD	; 189
    1a7c:	f0 e0       	ldi	r31, 0x00	; 0
    1a7e:	0e 94 a6 0c 	call	0x194c	; 0x194c <__fp_powser>
    1a82:	8b 01       	movw	r16, r22
    1a84:	be 01       	movw	r22, r28
    1a86:	ec 01       	movw	r28, r24
    1a88:	fb 2e       	mov	r15, r27
    1a8a:	6f 57       	subi	r22, 0x7F	; 127
    1a8c:	71 09       	sbc	r23, r1
    1a8e:	75 95       	asr	r23
    1a90:	77 1f       	adc	r23, r23
    1a92:	88 0b       	sbc	r24, r24
    1a94:	99 0b       	sbc	r25, r25
    1a96:	0e 94 67 0b 	call	0x16ce	; 0x16ce <__floatsisf>
    1a9a:	28 e1       	ldi	r18, 0x18	; 24
    1a9c:	32 e7       	ldi	r19, 0x72	; 114
    1a9e:	41 e3       	ldi	r20, 0x31	; 49
    1aa0:	5f e3       	ldi	r21, 0x3F	; 63
    1aa2:	0e 94 a6 0d 	call	0x1b4c	; 0x1b4c <__mulsf3x>
    1aa6:	af 2d       	mov	r26, r15
    1aa8:	98 01       	movw	r18, r16
    1aaa:	ae 01       	movw	r20, r28
    1aac:	ff 90       	pop	r15
    1aae:	0f 91       	pop	r16
    1ab0:	1f 91       	pop	r17
    1ab2:	cf 91       	pop	r28
    1ab4:	df 91       	pop	r29
    1ab6:	0e 94 e1 0a 	call	0x15c2	; 0x15c2 <__addsf3x>
    1aba:	0c 94 b9 0b 	jmp	0x1772	; 0x1772 <__fp_round>

00001abe <modf>:
    1abe:	fa 01       	movw	r30, r20
    1ac0:	dc 01       	movw	r26, r24
    1ac2:	aa 0f       	add	r26, r26
    1ac4:	bb 1f       	adc	r27, r27
    1ac6:	9b 01       	movw	r18, r22
    1ac8:	ac 01       	movw	r20, r24
    1aca:	bf 57       	subi	r27, 0x7F	; 127
    1acc:	28 f4       	brcc	.+10     	; 0x1ad8 <modf+0x1a>
    1ace:	22 27       	eor	r18, r18
    1ad0:	33 27       	eor	r19, r19
    1ad2:	44 27       	eor	r20, r20
    1ad4:	50 78       	andi	r21, 0x80	; 128
    1ad6:	20 c0       	rjmp	.+64     	; 0x1b18 <modf+0x5a>
    1ad8:	b7 51       	subi	r27, 0x17	; 23
    1ada:	90 f4       	brcc	.+36     	; 0x1b00 <modf+0x42>
    1adc:	ab 2f       	mov	r26, r27
    1ade:	00 24       	eor	r0, r0
    1ae0:	46 95       	lsr	r20
    1ae2:	37 95       	ror	r19
    1ae4:	27 95       	ror	r18
    1ae6:	01 1c       	adc	r0, r1
    1ae8:	a3 95       	inc	r26
    1aea:	d2 f3       	brmi	.-12     	; 0x1ae0 <modf+0x22>
    1aec:	00 20       	and	r0, r0
    1aee:	71 f0       	breq	.+28     	; 0x1b0c <modf+0x4e>
    1af0:	22 0f       	add	r18, r18
    1af2:	33 1f       	adc	r19, r19
    1af4:	44 1f       	adc	r20, r20
    1af6:	b3 95       	inc	r27
    1af8:	da f3       	brmi	.-10     	; 0x1af0 <modf+0x32>
    1afa:	0e d0       	rcall	.+28     	; 0x1b18 <modf+0x5a>
    1afc:	0c 94 c9 0a 	jmp	0x1592	; 0x1592 <__subsf3>
    1b00:	61 30       	cpi	r22, 0x01	; 1
    1b02:	71 05       	cpc	r23, r1
    1b04:	a0 e8       	ldi	r26, 0x80	; 128
    1b06:	8a 07       	cpc	r24, r26
    1b08:	b9 46       	sbci	r27, 0x69	; 105
    1b0a:	30 f4       	brcc	.+12     	; 0x1b18 <modf+0x5a>
    1b0c:	9b 01       	movw	r18, r22
    1b0e:	ac 01       	movw	r20, r24
    1b10:	66 27       	eor	r22, r22
    1b12:	77 27       	eor	r23, r23
    1b14:	88 27       	eor	r24, r24
    1b16:	90 78       	andi	r25, 0x80	; 128
    1b18:	30 96       	adiw	r30, 0x00	; 0
    1b1a:	21 f0       	breq	.+8      	; 0x1b24 <modf+0x66>
    1b1c:	20 83       	st	Z, r18
    1b1e:	31 83       	std	Z+1, r19	; 0x01
    1b20:	42 83       	std	Z+2, r20	; 0x02
    1b22:	53 83       	std	Z+3, r21	; 0x03
    1b24:	08 95       	ret

00001b26 <__mulsf3>:
    1b26:	0e 94 a6 0d 	call	0x1b4c	; 0x1b4c <__mulsf3x>
    1b2a:	0c 94 b9 0b 	jmp	0x1772	; 0x1772 <__fp_round>
    1b2e:	0e 94 ab 0b 	call	0x1756	; 0x1756 <__fp_pscA>
    1b32:	38 f0       	brcs	.+14     	; 0x1b42 <__mulsf3+0x1c>
    1b34:	0e 94 b2 0b 	call	0x1764	; 0x1764 <__fp_pscB>
    1b38:	20 f0       	brcs	.+8      	; 0x1b42 <__mulsf3+0x1c>
    1b3a:	95 23       	and	r25, r21
    1b3c:	11 f0       	breq	.+4      	; 0x1b42 <__mulsf3+0x1c>
    1b3e:	0c 94 a2 0b 	jmp	0x1744	; 0x1744 <__fp_inf>
    1b42:	0c 94 a8 0b 	jmp	0x1750	; 0x1750 <__fp_nan>
    1b46:	11 24       	eor	r1, r1
    1b48:	0c 94 ed 0b 	jmp	0x17da	; 0x17da <__fp_szero>

00001b4c <__mulsf3x>:
    1b4c:	0e 94 ca 0b 	call	0x1794	; 0x1794 <__fp_split3>
    1b50:	70 f3       	brcs	.-36     	; 0x1b2e <__mulsf3+0x8>

00001b52 <__mulsf3_pse>:
    1b52:	95 9f       	mul	r25, r21
    1b54:	c1 f3       	breq	.-16     	; 0x1b46 <__mulsf3+0x20>
    1b56:	95 0f       	add	r25, r21
    1b58:	50 e0       	ldi	r21, 0x00	; 0
    1b5a:	55 1f       	adc	r21, r21
    1b5c:	62 9f       	mul	r22, r18
    1b5e:	f0 01       	movw	r30, r0
    1b60:	72 9f       	mul	r23, r18
    1b62:	bb 27       	eor	r27, r27
    1b64:	f0 0d       	add	r31, r0
    1b66:	b1 1d       	adc	r27, r1
    1b68:	63 9f       	mul	r22, r19
    1b6a:	aa 27       	eor	r26, r26
    1b6c:	f0 0d       	add	r31, r0
    1b6e:	b1 1d       	adc	r27, r1
    1b70:	aa 1f       	adc	r26, r26
    1b72:	64 9f       	mul	r22, r20
    1b74:	66 27       	eor	r22, r22
    1b76:	b0 0d       	add	r27, r0
    1b78:	a1 1d       	adc	r26, r1
    1b7a:	66 1f       	adc	r22, r22
    1b7c:	82 9f       	mul	r24, r18
    1b7e:	22 27       	eor	r18, r18
    1b80:	b0 0d       	add	r27, r0
    1b82:	a1 1d       	adc	r26, r1
    1b84:	62 1f       	adc	r22, r18
    1b86:	73 9f       	mul	r23, r19
    1b88:	b0 0d       	add	r27, r0
    1b8a:	a1 1d       	adc	r26, r1
    1b8c:	62 1f       	adc	r22, r18
    1b8e:	83 9f       	mul	r24, r19
    1b90:	a0 0d       	add	r26, r0
    1b92:	61 1d       	adc	r22, r1
    1b94:	22 1f       	adc	r18, r18
    1b96:	74 9f       	mul	r23, r20
    1b98:	33 27       	eor	r19, r19
    1b9a:	a0 0d       	add	r26, r0
    1b9c:	61 1d       	adc	r22, r1
    1b9e:	23 1f       	adc	r18, r19
    1ba0:	84 9f       	mul	r24, r20
    1ba2:	60 0d       	add	r22, r0
    1ba4:	21 1d       	adc	r18, r1
    1ba6:	82 2f       	mov	r24, r18
    1ba8:	76 2f       	mov	r23, r22
    1baa:	6a 2f       	mov	r22, r26
    1bac:	11 24       	eor	r1, r1
    1bae:	9f 57       	subi	r25, 0x7F	; 127
    1bb0:	50 40       	sbci	r21, 0x00	; 0
    1bb2:	9a f0       	brmi	.+38     	; 0x1bda <__mulsf3_pse+0x88>
    1bb4:	f1 f0       	breq	.+60     	; 0x1bf2 <__mulsf3_pse+0xa0>
    1bb6:	88 23       	and	r24, r24
    1bb8:	4a f0       	brmi	.+18     	; 0x1bcc <__mulsf3_pse+0x7a>
    1bba:	ee 0f       	add	r30, r30
    1bbc:	ff 1f       	adc	r31, r31
    1bbe:	bb 1f       	adc	r27, r27
    1bc0:	66 1f       	adc	r22, r22
    1bc2:	77 1f       	adc	r23, r23
    1bc4:	88 1f       	adc	r24, r24
    1bc6:	91 50       	subi	r25, 0x01	; 1
    1bc8:	50 40       	sbci	r21, 0x00	; 0
    1bca:	a9 f7       	brne	.-22     	; 0x1bb6 <__mulsf3_pse+0x64>
    1bcc:	9e 3f       	cpi	r25, 0xFE	; 254
    1bce:	51 05       	cpc	r21, r1
    1bd0:	80 f0       	brcs	.+32     	; 0x1bf2 <__mulsf3_pse+0xa0>
    1bd2:	0c 94 a2 0b 	jmp	0x1744	; 0x1744 <__fp_inf>
    1bd6:	0c 94 ed 0b 	jmp	0x17da	; 0x17da <__fp_szero>
    1bda:	5f 3f       	cpi	r21, 0xFF	; 255
    1bdc:	e4 f3       	brlt	.-8      	; 0x1bd6 <__mulsf3_pse+0x84>
    1bde:	98 3e       	cpi	r25, 0xE8	; 232
    1be0:	d4 f3       	brlt	.-12     	; 0x1bd6 <__mulsf3_pse+0x84>
    1be2:	86 95       	lsr	r24
    1be4:	77 95       	ror	r23
    1be6:	67 95       	ror	r22
    1be8:	b7 95       	ror	r27
    1bea:	f7 95       	ror	r31
    1bec:	e7 95       	ror	r30
    1bee:	9f 5f       	subi	r25, 0xFF	; 255
    1bf0:	c1 f7       	brne	.-16     	; 0x1be2 <__mulsf3_pse+0x90>
    1bf2:	fe 2b       	or	r31, r30
    1bf4:	88 0f       	add	r24, r24
    1bf6:	91 1d       	adc	r25, r1
    1bf8:	96 95       	lsr	r25
    1bfa:	87 95       	ror	r24
    1bfc:	97 f9       	bld	r25, 7
    1bfe:	08 95       	ret

00001c00 <__divsf3>:
    1c00:	0e 94 14 0e 	call	0x1c28	; 0x1c28 <__divsf3x>
    1c04:	0c 94 b9 0b 	jmp	0x1772	; 0x1772 <__fp_round>
    1c08:	0e 94 b2 0b 	call	0x1764	; 0x1764 <__fp_pscB>
    1c0c:	58 f0       	brcs	.+22     	; 0x1c24 <__divsf3+0x24>
    1c0e:	0e 94 ab 0b 	call	0x1756	; 0x1756 <__fp_pscA>
    1c12:	40 f0       	brcs	.+16     	; 0x1c24 <__divsf3+0x24>
    1c14:	29 f4       	brne	.+10     	; 0x1c20 <__divsf3+0x20>
    1c16:	5f 3f       	cpi	r21, 0xFF	; 255
    1c18:	29 f0       	breq	.+10     	; 0x1c24 <__divsf3+0x24>
    1c1a:	0c 94 a2 0b 	jmp	0x1744	; 0x1744 <__fp_inf>
    1c1e:	51 11       	cpse	r21, r1
    1c20:	0c 94 ed 0b 	jmp	0x17da	; 0x17da <__fp_szero>
    1c24:	0c 94 a8 0b 	jmp	0x1750	; 0x1750 <__fp_nan>

00001c28 <__divsf3x>:
    1c28:	0e 94 ca 0b 	call	0x1794	; 0x1794 <__fp_split3>
    1c2c:	68 f3       	brcs	.-38     	; 0x1c08 <__divsf3+0x8>

00001c2e <__divsf3_pse>:
    1c2e:	99 23       	and	r25, r25
    1c30:	b1 f3       	breq	.-20     	; 0x1c1e <__divsf3+0x1e>
    1c32:	55 23       	and	r21, r21
    1c34:	91 f3       	breq	.-28     	; 0x1c1a <__divsf3+0x1a>
    1c36:	95 1b       	sub	r25, r21
    1c38:	55 0b       	sbc	r21, r21
    1c3a:	bb 27       	eor	r27, r27
    1c3c:	aa 27       	eor	r26, r26
    1c3e:	62 17       	cp	r22, r18
    1c40:	73 07       	cpc	r23, r19
    1c42:	84 07       	cpc	r24, r20
    1c44:	38 f0       	brcs	.+14     	; 0x1c54 <__divsf3_pse+0x26>
    1c46:	9f 5f       	subi	r25, 0xFF	; 255
    1c48:	5f 4f       	sbci	r21, 0xFF	; 255
    1c4a:	22 0f       	add	r18, r18
    1c4c:	33 1f       	adc	r19, r19
    1c4e:	44 1f       	adc	r20, r20
    1c50:	aa 1f       	adc	r26, r26
    1c52:	a9 f3       	breq	.-22     	; 0x1c3e <__divsf3_pse+0x10>
    1c54:	35 d0       	rcall	.+106    	; 0x1cc0 <__divsf3_pse+0x92>
    1c56:	0e 2e       	mov	r0, r30
    1c58:	3a f0       	brmi	.+14     	; 0x1c68 <__divsf3_pse+0x3a>
    1c5a:	e0 e8       	ldi	r30, 0x80	; 128
    1c5c:	32 d0       	rcall	.+100    	; 0x1cc2 <__divsf3_pse+0x94>
    1c5e:	91 50       	subi	r25, 0x01	; 1
    1c60:	50 40       	sbci	r21, 0x00	; 0
    1c62:	e6 95       	lsr	r30
    1c64:	00 1c       	adc	r0, r0
    1c66:	ca f7       	brpl	.-14     	; 0x1c5a <__divsf3_pse+0x2c>
    1c68:	2b d0       	rcall	.+86     	; 0x1cc0 <__divsf3_pse+0x92>
    1c6a:	fe 2f       	mov	r31, r30
    1c6c:	29 d0       	rcall	.+82     	; 0x1cc0 <__divsf3_pse+0x92>
    1c6e:	66 0f       	add	r22, r22
    1c70:	77 1f       	adc	r23, r23
    1c72:	88 1f       	adc	r24, r24
    1c74:	bb 1f       	adc	r27, r27
    1c76:	26 17       	cp	r18, r22
    1c78:	37 07       	cpc	r19, r23
    1c7a:	48 07       	cpc	r20, r24
    1c7c:	ab 07       	cpc	r26, r27
    1c7e:	b0 e8       	ldi	r27, 0x80	; 128
    1c80:	09 f0       	breq	.+2      	; 0x1c84 <__divsf3_pse+0x56>
    1c82:	bb 0b       	sbc	r27, r27
    1c84:	80 2d       	mov	r24, r0
    1c86:	bf 01       	movw	r22, r30
    1c88:	ff 27       	eor	r31, r31
    1c8a:	93 58       	subi	r25, 0x83	; 131
    1c8c:	5f 4f       	sbci	r21, 0xFF	; 255
    1c8e:	3a f0       	brmi	.+14     	; 0x1c9e <__divsf3_pse+0x70>
    1c90:	9e 3f       	cpi	r25, 0xFE	; 254
    1c92:	51 05       	cpc	r21, r1
    1c94:	78 f0       	brcs	.+30     	; 0x1cb4 <__divsf3_pse+0x86>
    1c96:	0c 94 a2 0b 	jmp	0x1744	; 0x1744 <__fp_inf>
    1c9a:	0c 94 ed 0b 	jmp	0x17da	; 0x17da <__fp_szero>
    1c9e:	5f 3f       	cpi	r21, 0xFF	; 255
    1ca0:	e4 f3       	brlt	.-8      	; 0x1c9a <__divsf3_pse+0x6c>
    1ca2:	98 3e       	cpi	r25, 0xE8	; 232
    1ca4:	d4 f3       	brlt	.-12     	; 0x1c9a <__divsf3_pse+0x6c>
    1ca6:	86 95       	lsr	r24
    1ca8:	77 95       	ror	r23
    1caa:	67 95       	ror	r22
    1cac:	b7 95       	ror	r27
    1cae:	f7 95       	ror	r31
    1cb0:	9f 5f       	subi	r25, 0xFF	; 255
    1cb2:	c9 f7       	brne	.-14     	; 0x1ca6 <__divsf3_pse+0x78>
    1cb4:	88 0f       	add	r24, r24
    1cb6:	91 1d       	adc	r25, r1
    1cb8:	96 95       	lsr	r25
    1cba:	87 95       	ror	r24
    1cbc:	97 f9       	bld	r25, 7
    1cbe:	08 95       	ret
    1cc0:	e1 e0       	ldi	r30, 0x01	; 1
    1cc2:	66 0f       	add	r22, r22
    1cc4:	77 1f       	adc	r23, r23
    1cc6:	88 1f       	adc	r24, r24
    1cc8:	bb 1f       	adc	r27, r27
    1cca:	62 17       	cp	r22, r18
    1ccc:	73 07       	cpc	r23, r19
    1cce:	84 07       	cpc	r24, r20
    1cd0:	ba 07       	cpc	r27, r26
    1cd2:	20 f0       	brcs	.+8      	; 0x1cdc <__divsf3_pse+0xae>
    1cd4:	62 1b       	sub	r22, r18
    1cd6:	73 0b       	sbc	r23, r19
    1cd8:	84 0b       	sbc	r24, r20
    1cda:	ba 0b       	sbc	r27, r26
    1cdc:	ee 1f       	adc	r30, r30
    1cde:	88 f7       	brcc	.-30     	; 0x1cc2 <__divsf3_pse+0x94>
    1ce0:	e0 95       	com	r30
    1ce2:	08 95       	ret

00001ce4 <__fp_mpack>:
    1ce4:	9f 3f       	cpi	r25, 0xFF	; 255
    1ce6:	31 f0       	breq	.+12     	; 0x1cf4 <__fp_mpack_finite+0xc>

00001ce8 <__fp_mpack_finite>:
    1ce8:	91 50       	subi	r25, 0x01	; 1
    1cea:	20 f4       	brcc	.+8      	; 0x1cf4 <__fp_mpack_finite+0xc>
    1cec:	87 95       	ror	r24
    1cee:	77 95       	ror	r23
    1cf0:	67 95       	ror	r22
    1cf2:	b7 95       	ror	r27
    1cf4:	88 0f       	add	r24, r24
    1cf6:	91 1d       	adc	r25, r1
    1cf8:	96 95       	lsr	r25
    1cfa:	87 95       	ror	r24
    1cfc:	97 f9       	bld	r25, 7
    1cfe:	08 95       	ret

00001d00 <_ZN14HardwareSerial9availableEv>:
  // clear any received data
  _rx_buffer_head = _rx_buffer_tail;
}

int HardwareSerial::available(void)
{
    1d00:	fc 01       	movw	r30, r24
  return ((unsigned int)(SERIAL_RX_BUFFER_SIZE + _rx_buffer_head - _rx_buffer_tail)) % SERIAL_RX_BUFFER_SIZE;
    1d02:	91 8d       	ldd	r25, Z+25	; 0x19
    1d04:	22 8d       	ldd	r18, Z+26	; 0x1a
    1d06:	89 2f       	mov	r24, r25
    1d08:	90 e0       	ldi	r25, 0x00	; 0
    1d0a:	80 5c       	subi	r24, 0xC0	; 192
    1d0c:	9f 4f       	sbci	r25, 0xFF	; 255
    1d0e:	82 1b       	sub	r24, r18
    1d10:	91 09       	sbc	r25, r1
}
    1d12:	8f 73       	andi	r24, 0x3F	; 63
    1d14:	99 27       	eor	r25, r25
    1d16:	08 95       	ret

00001d18 <_ZN14HardwareSerial4peekEv>:

int HardwareSerial::peek(void)
{
    1d18:	fc 01       	movw	r30, r24
  if (_rx_buffer_head == _rx_buffer_tail) {
    1d1a:	91 8d       	ldd	r25, Z+25	; 0x19
    1d1c:	82 8d       	ldd	r24, Z+26	; 0x1a
    1d1e:	98 17       	cp	r25, r24
    1d20:	31 f0       	breq	.+12     	; 0x1d2e <_ZN14HardwareSerial4peekEv+0x16>
    return -1;
  } else {
    return _rx_buffer[_rx_buffer_tail];
    1d22:	82 8d       	ldd	r24, Z+26	; 0x1a
    1d24:	e8 0f       	add	r30, r24
    1d26:	f1 1d       	adc	r31, r1
    1d28:	85 8d       	ldd	r24, Z+29	; 0x1d
    1d2a:	90 e0       	ldi	r25, 0x00	; 0
    1d2c:	08 95       	ret
}

int HardwareSerial::peek(void)
{
  if (_rx_buffer_head == _rx_buffer_tail) {
    return -1;
    1d2e:	8f ef       	ldi	r24, 0xFF	; 255
    1d30:	9f ef       	ldi	r25, 0xFF	; 255
  } else {
    return _rx_buffer[_rx_buffer_tail];
  }
}
    1d32:	08 95       	ret

00001d34 <_ZN14HardwareSerial4readEv>:

int HardwareSerial::read(void)
{
    1d34:	fc 01       	movw	r30, r24
  // if the head isn't ahead of the tail, we don't have any characters
  if (_rx_buffer_head == _rx_buffer_tail) {
    1d36:	91 8d       	ldd	r25, Z+25	; 0x19
    1d38:	82 8d       	ldd	r24, Z+26	; 0x1a
    1d3a:	98 17       	cp	r25, r24
    1d3c:	61 f0       	breq	.+24     	; 0x1d56 <_ZN14HardwareSerial4readEv+0x22>
    return -1;
  } else {
    unsigned char c = _rx_buffer[_rx_buffer_tail];
    1d3e:	82 8d       	ldd	r24, Z+26	; 0x1a
    1d40:	df 01       	movw	r26, r30
    1d42:	a8 0f       	add	r26, r24
    1d44:	b1 1d       	adc	r27, r1
    1d46:	5d 96       	adiw	r26, 0x1d	; 29
    1d48:	8c 91       	ld	r24, X
    _rx_buffer_tail = (rx_buffer_index_t)(_rx_buffer_tail + 1) % SERIAL_RX_BUFFER_SIZE;
    1d4a:	92 8d       	ldd	r25, Z+26	; 0x1a
    1d4c:	9f 5f       	subi	r25, 0xFF	; 255
    1d4e:	9f 73       	andi	r25, 0x3F	; 63
    1d50:	92 8f       	std	Z+26, r25	; 0x1a
    return c;
    1d52:	90 e0       	ldi	r25, 0x00	; 0
    1d54:	08 95       	ret

int HardwareSerial::read(void)
{
  // if the head isn't ahead of the tail, we don't have any characters
  if (_rx_buffer_head == _rx_buffer_tail) {
    return -1;
    1d56:	8f ef       	ldi	r24, 0xFF	; 255
    1d58:	9f ef       	ldi	r25, 0xFF	; 255
  } else {
    unsigned char c = _rx_buffer[_rx_buffer_tail];
    _rx_buffer_tail = (rx_buffer_index_t)(_rx_buffer_tail + 1) % SERIAL_RX_BUFFER_SIZE;
    return c;
  }
}
    1d5a:	08 95       	ret

00001d5c <_ZN14HardwareSerial17availableForWriteEv>:
{
#if (SERIAL_TX_BUFFER_SIZE>256)
  uint8_t oldSREG = SREG;
  cli();
#endif
  tx_buffer_index_t head = _tx_buffer_head;
    1d5c:	fc 01       	movw	r30, r24
    1d5e:	53 8d       	ldd	r21, Z+27	; 0x1b
  tx_buffer_index_t tail = _tx_buffer_tail;
    1d60:	44 8d       	ldd	r20, Z+28	; 0x1c
    1d62:	25 2f       	mov	r18, r21
    1d64:	30 e0       	ldi	r19, 0x00	; 0
    1d66:	84 2f       	mov	r24, r20
    1d68:	90 e0       	ldi	r25, 0x00	; 0
#if (SERIAL_TX_BUFFER_SIZE>256)
  SREG = oldSREG;
#endif
  if (head >= tail) return SERIAL_TX_BUFFER_SIZE - 1 - head + tail;
    1d6a:	82 1b       	sub	r24, r18
    1d6c:	93 0b       	sbc	r25, r19
    1d6e:	54 17       	cp	r21, r20
    1d70:	10 f0       	brcs	.+4      	; 0x1d76 <_ZN14HardwareSerial17availableForWriteEv+0x1a>
    1d72:	cf 96       	adiw	r24, 0x3f	; 63
    1d74:	08 95       	ret
  return tail - head - 1;
    1d76:	01 97       	sbiw	r24, 0x01	; 1
}
    1d78:	08 95       	ret

00001d7a <_Z14serialEventRunv>:
#endif

void serialEventRun(void)
{
#if defined(HAVE_HWSERIAL0)
  if (Serial0_available && serialEvent && Serial0_available()) serialEvent();
    1d7a:	85 e1       	ldi	r24, 0x15	; 21
    1d7c:	90 e1       	ldi	r25, 0x10	; 16
    1d7e:	89 2b       	or	r24, r25
    1d80:	49 f0       	breq	.+18     	; 0x1d94 <_Z14serialEventRunv+0x1a>
    1d82:	80 e0       	ldi	r24, 0x00	; 0
    1d84:	90 e0       	ldi	r25, 0x00	; 0
    1d86:	89 2b       	or	r24, r25
    1d88:	29 f0       	breq	.+10     	; 0x1d94 <_Z14serialEventRunv+0x1a>
    1d8a:	0e 94 15 10 	call	0x202a	; 0x202a <_Z17Serial0_availablev>
    1d8e:	81 11       	cpse	r24, r1
    1d90:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>
    1d94:	08 95       	ret

00001d96 <_ZN14HardwareSerial17_tx_udr_empty_irqEv>:
}

// Actual interrupt handlers //////////////////////////////////////////////////////////////

void HardwareSerial::_tx_udr_empty_irq(void)
{
    1d96:	fc 01       	movw	r30, r24
  // If interrupts are enabled, there must be more data in the output
  // buffer. Send the next byte
  unsigned char c = _tx_buffer[_tx_buffer_tail];
    1d98:	84 8d       	ldd	r24, Z+28	; 0x1c
    1d9a:	df 01       	movw	r26, r30
    1d9c:	a8 0f       	add	r26, r24
    1d9e:	b1 1d       	adc	r27, r1
    1da0:	a3 5a       	subi	r26, 0xA3	; 163
    1da2:	bf 4f       	sbci	r27, 0xFF	; 255
    1da4:	2c 91       	ld	r18, X
  _tx_buffer_tail = (_tx_buffer_tail + 1) % SERIAL_TX_BUFFER_SIZE;
    1da6:	84 8d       	ldd	r24, Z+28	; 0x1c
    1da8:	90 e0       	ldi	r25, 0x00	; 0
    1daa:	01 96       	adiw	r24, 0x01	; 1
    1dac:	8f 73       	andi	r24, 0x3F	; 63
    1dae:	99 27       	eor	r25, r25
    1db0:	84 8f       	std	Z+28, r24	; 0x1c

  *_udr = c;
    1db2:	a6 89       	ldd	r26, Z+22	; 0x16
    1db4:	b7 89       	ldd	r27, Z+23	; 0x17
    1db6:	2c 93       	st	X, r18

  // clear the TXC bit -- "can be cleared by writing a one to its bit
  // location". This makes sure flush() won't return until the bytes
  // actually got written
  sbi(*_ucsra, TXC0);
    1db8:	a0 89       	ldd	r26, Z+16	; 0x10
    1dba:	b1 89       	ldd	r27, Z+17	; 0x11
    1dbc:	8c 91       	ld	r24, X
    1dbe:	80 64       	ori	r24, 0x40	; 64
    1dc0:	8c 93       	st	X, r24

  if (_tx_buffer_head == _tx_buffer_tail) {
    1dc2:	93 8d       	ldd	r25, Z+27	; 0x1b
    1dc4:	84 8d       	ldd	r24, Z+28	; 0x1c
    1dc6:	98 13       	cpse	r25, r24
    1dc8:	06 c0       	rjmp	.+12     	; 0x1dd6 <_ZN14HardwareSerial17_tx_udr_empty_irqEv+0x40>
    // Buffer empty, so disable interrupts
    cbi(*_ucsrb, UDRIE0);
    1dca:	02 88       	ldd	r0, Z+18	; 0x12
    1dcc:	f3 89       	ldd	r31, Z+19	; 0x13
    1dce:	e0 2d       	mov	r30, r0
    1dd0:	80 81       	ld	r24, Z
    1dd2:	8f 7d       	andi	r24, 0xDF	; 223
    1dd4:	80 83       	st	Z, r24
    1dd6:	08 95       	ret

00001dd8 <_ZN14HardwareSerial5writeEh>:
  // If we get here, nothing is queued anymore (DRIE is disabled) and
  // the hardware finished tranmission (TXC is set).
}

size_t HardwareSerial::write(uint8_t c)
{
    1dd8:	ef 92       	push	r14
    1dda:	ff 92       	push	r15
    1ddc:	0f 93       	push	r16
    1dde:	1f 93       	push	r17
    1de0:	cf 93       	push	r28
    1de2:	df 93       	push	r29
    1de4:	ec 01       	movw	r28, r24
  _written = true;
    1de6:	81 e0       	ldi	r24, 0x01	; 1
    1de8:	88 8f       	std	Y+24, r24	; 0x18
  // If the buffer and the data register is empty, just write the byte
  // to the data register and be done. This shortcut helps
  // significantly improve the effective datarate at high (>
  // 500kbit/s) bitrates, where interrupt overhead becomes a slowdown.
  if (_tx_buffer_head == _tx_buffer_tail && bit_is_set(*_ucsra, UDRE0)) {
    1dea:	9b 8d       	ldd	r25, Y+27	; 0x1b
    1dec:	8c 8d       	ldd	r24, Y+28	; 0x1c
    1dee:	98 13       	cpse	r25, r24
    1df0:	05 c0       	rjmp	.+10     	; 0x1dfc <_ZN14HardwareSerial5writeEh+0x24>
    1df2:	e8 89       	ldd	r30, Y+16	; 0x10
    1df4:	f9 89       	ldd	r31, Y+17	; 0x11
    1df6:	80 81       	ld	r24, Z
    1df8:	85 fd       	sbrc	r24, 5
    1dfa:	24 c0       	rjmp	.+72     	; 0x1e44 <_ZN14HardwareSerial5writeEh+0x6c>
    1dfc:	f6 2e       	mov	r15, r22
    *_udr = c;
    sbi(*_ucsra, TXC0);
    return 1;
  }
  tx_buffer_index_t i = (_tx_buffer_head + 1) % SERIAL_TX_BUFFER_SIZE;
    1dfe:	0b 8d       	ldd	r16, Y+27	; 0x1b
    1e00:	10 e0       	ldi	r17, 0x00	; 0
    1e02:	0f 5f       	subi	r16, 0xFF	; 255
    1e04:	1f 4f       	sbci	r17, 0xFF	; 255
    1e06:	0f 73       	andi	r16, 0x3F	; 63
    1e08:	11 27       	eor	r17, r17
    1e0a:	e0 2e       	mov	r14, r16
	
  // If the output buffer is full, there's nothing for it other than to 
  // wait for the interrupt handler to empty it a bit
  while (i == _tx_buffer_tail) {
    1e0c:	8c 8d       	ldd	r24, Y+28	; 0x1c
    1e0e:	e8 12       	cpse	r14, r24
    1e10:	0c c0       	rjmp	.+24     	; 0x1e2a <_ZN14HardwareSerial5writeEh+0x52>
    if (bit_is_clear(SREG, SREG_I)) {
    1e12:	0f b6       	in	r0, 0x3f	; 63
    1e14:	07 fc       	sbrc	r0, 7
    1e16:	fa cf       	rjmp	.-12     	; 0x1e0c <_ZN14HardwareSerial5writeEh+0x34>
      // Interrupts are disabled, so we'll have to poll the data
      // register empty flag ourselves. If it is set, pretend an
      // interrupt has happened and call the handler to free up
      // space for us.
      if(bit_is_set(*_ucsra, UDRE0))
    1e18:	e8 89       	ldd	r30, Y+16	; 0x10
    1e1a:	f9 89       	ldd	r31, Y+17	; 0x11
    1e1c:	80 81       	ld	r24, Z
    1e1e:	85 ff       	sbrs	r24, 5
    1e20:	f5 cf       	rjmp	.-22     	; 0x1e0c <_ZN14HardwareSerial5writeEh+0x34>
	_tx_udr_empty_irq();
    1e22:	ce 01       	movw	r24, r28
    1e24:	0e 94 cb 0e 	call	0x1d96	; 0x1d96 <_ZN14HardwareSerial17_tx_udr_empty_irqEv>
    1e28:	f1 cf       	rjmp	.-30     	; 0x1e0c <_ZN14HardwareSerial5writeEh+0x34>
    } else {
      // nop, the interrupt handler will free up space for us
    }
  }

  _tx_buffer[_tx_buffer_head] = c;
    1e2a:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1e2c:	fe 01       	movw	r30, r28
    1e2e:	e8 0f       	add	r30, r24
    1e30:	f1 1d       	adc	r31, r1
    1e32:	e3 5a       	subi	r30, 0xA3	; 163
    1e34:	ff 4f       	sbci	r31, 0xFF	; 255
    1e36:	f0 82       	st	Z, r15
  _tx_buffer_head = i;
    1e38:	0b 8f       	std	Y+27, r16	; 0x1b
	
  sbi(*_ucsrb, UDRIE0);
    1e3a:	ea 89       	ldd	r30, Y+18	; 0x12
    1e3c:	fb 89       	ldd	r31, Y+19	; 0x13
    1e3e:	80 81       	ld	r24, Z
    1e40:	80 62       	ori	r24, 0x20	; 32
    1e42:	07 c0       	rjmp	.+14     	; 0x1e52 <_ZN14HardwareSerial5writeEh+0x7a>
  // If the buffer and the data register is empty, just write the byte
  // to the data register and be done. This shortcut helps
  // significantly improve the effective datarate at high (>
  // 500kbit/s) bitrates, where interrupt overhead becomes a slowdown.
  if (_tx_buffer_head == _tx_buffer_tail && bit_is_set(*_ucsra, UDRE0)) {
    *_udr = c;
    1e44:	ee 89       	ldd	r30, Y+22	; 0x16
    1e46:	ff 89       	ldd	r31, Y+23	; 0x17
    1e48:	60 83       	st	Z, r22
    sbi(*_ucsra, TXC0);
    1e4a:	e8 89       	ldd	r30, Y+16	; 0x10
    1e4c:	f9 89       	ldd	r31, Y+17	; 0x11
    1e4e:	80 81       	ld	r24, Z
    1e50:	80 64       	ori	r24, 0x40	; 64
    1e52:	80 83       	st	Z, r24
  _tx_buffer_head = i;
	
  sbi(*_ucsrb, UDRIE0);
  
  return 1;
}
    1e54:	81 e0       	ldi	r24, 0x01	; 1
    1e56:	90 e0       	ldi	r25, 0x00	; 0
    1e58:	df 91       	pop	r29
    1e5a:	cf 91       	pop	r28
    1e5c:	1f 91       	pop	r17
    1e5e:	0f 91       	pop	r16
    1e60:	ff 90       	pop	r15
    1e62:	ef 90       	pop	r14
    1e64:	08 95       	ret

00001e66 <_ZN14HardwareSerial5flushEv>:
  if (head >= tail) return SERIAL_TX_BUFFER_SIZE - 1 - head + tail;
  return tail - head - 1;
}

void HardwareSerial::flush()
{
    1e66:	cf 93       	push	r28
    1e68:	df 93       	push	r29
    1e6a:	ec 01       	movw	r28, r24
  // If we have never written a byte, no need to flush. This special
  // case is needed since there is no way to force the TXC (transmit
  // complete) bit to 1 during initialization
  if (!_written)
    1e6c:	88 8d       	ldd	r24, Y+24	; 0x18
    1e6e:	88 23       	and	r24, r24
    1e70:	c9 f0       	breq	.+50     	; 0x1ea4 <_ZN14HardwareSerial5flushEv+0x3e>
    return;

  while (bit_is_set(*_ucsrb, UDRIE0) || bit_is_clear(*_ucsra, TXC0)) {
    1e72:	ea 89       	ldd	r30, Y+18	; 0x12
    1e74:	fb 89       	ldd	r31, Y+19	; 0x13
    1e76:	80 81       	ld	r24, Z
    1e78:	85 fd       	sbrc	r24, 5
    1e7a:	05 c0       	rjmp	.+10     	; 0x1e86 <_ZN14HardwareSerial5flushEv+0x20>
    1e7c:	a8 89       	ldd	r26, Y+16	; 0x10
    1e7e:	b9 89       	ldd	r27, Y+17	; 0x11
    1e80:	8c 91       	ld	r24, X
    1e82:	86 fd       	sbrc	r24, 6
    1e84:	0f c0       	rjmp	.+30     	; 0x1ea4 <_ZN14HardwareSerial5flushEv+0x3e>
    if (bit_is_clear(SREG, SREG_I) && bit_is_set(*_ucsrb, UDRIE0))
    1e86:	0f b6       	in	r0, 0x3f	; 63
    1e88:	07 fc       	sbrc	r0, 7
    1e8a:	f5 cf       	rjmp	.-22     	; 0x1e76 <_ZN14HardwareSerial5flushEv+0x10>
    1e8c:	80 81       	ld	r24, Z
    1e8e:	85 ff       	sbrs	r24, 5
    1e90:	f2 cf       	rjmp	.-28     	; 0x1e76 <_ZN14HardwareSerial5flushEv+0x10>
	// Interrupts are globally disabled, but the DR empty
	// interrupt should be enabled, so poll the DR empty flag to
	// prevent deadlock
	if (bit_is_set(*_ucsra, UDRE0))
    1e92:	a8 89       	ldd	r26, Y+16	; 0x10
    1e94:	b9 89       	ldd	r27, Y+17	; 0x11
    1e96:	8c 91       	ld	r24, X
    1e98:	85 ff       	sbrs	r24, 5
    1e9a:	ed cf       	rjmp	.-38     	; 0x1e76 <_ZN14HardwareSerial5flushEv+0x10>
	  _tx_udr_empty_irq();
    1e9c:	ce 01       	movw	r24, r28
    1e9e:	0e 94 cb 0e 	call	0x1d96	; 0x1d96 <_ZN14HardwareSerial17_tx_udr_empty_irqEv>
    1ea2:	e7 cf       	rjmp	.-50     	; 0x1e72 <_ZN14HardwareSerial5flushEv+0xc>
  }
  // If we get here, nothing is queued anymore (DRIE is disabled) and
  // the hardware finished tranmission (TXC is set).
}
    1ea4:	df 91       	pop	r29
    1ea6:	cf 91       	pop	r28
    1ea8:	08 95       	ret

00001eaa <_ZN14HardwareSerial5beginEmh>:
	begin(baud, SERIAL_8N1); 
}


void HardwareSerial::begin(unsigned long baud, byte config)
{
    1eaa:	cf 92       	push	r12
    1eac:	df 92       	push	r13
    1eae:	ef 92       	push	r14
    1eb0:	ff 92       	push	r15
    1eb2:	1f 93       	push	r17
    1eb4:	cf 93       	push	r28
    1eb6:	df 93       	push	r29
    1eb8:	ec 01       	movw	r28, r24
    1eba:	6a 01       	movw	r12, r20
    1ebc:	7b 01       	movw	r14, r22
    1ebe:	12 2f       	mov	r17, r18
  // Try u2x mode first
  uint16_t baud_setting = (F_CPU / 4 / baud - 1) / 2;
  *_ucsra = 1 << U2X0;
    1ec0:	e8 89       	ldd	r30, Y+16	; 0x10
    1ec2:	f9 89       	ldd	r31, Y+17	; 0x11
    1ec4:	82 e0       	ldi	r24, 0x02	; 2
    1ec6:	80 83       	st	Z, r24
  // hardcoded exception for 57600 for compatibility with the bootloader
  // shipped with the Duemilanove and previous boards and the firmware
  // on the 8U2 on the Uno and Mega 2560. Also, The baud_setting cannot
  // be > 4095, so switch back to non-u2x mode if the baud rate is too
  // low.
  if (((F_CPU == 16000000UL) && (baud == 57600)) || (baud_setting >4095))
    1ec8:	41 15       	cp	r20, r1
    1eca:	51 4e       	sbci	r21, 0xE1	; 225
    1ecc:	61 05       	cpc	r22, r1
    1ece:	71 05       	cpc	r23, r1
    1ed0:	b1 f0       	breq	.+44     	; 0x1efe <_ZN14HardwareSerial5beginEmh+0x54>


void HardwareSerial::begin(unsigned long baud, byte config)
{
  // Try u2x mode first
  uint16_t baud_setting = (F_CPU / 4 / baud - 1) / 2;
    1ed2:	60 e0       	ldi	r22, 0x00	; 0
    1ed4:	79 e0       	ldi	r23, 0x09	; 9
    1ed6:	8d e3       	ldi	r24, 0x3D	; 61
    1ed8:	90 e0       	ldi	r25, 0x00	; 0
    1eda:	a7 01       	movw	r20, r14
    1edc:	96 01       	movw	r18, r12
    1ede:	0e 94 99 13 	call	0x2732	; 0x2732 <__udivmodsi4>
    1ee2:	da 01       	movw	r26, r20
    1ee4:	c9 01       	movw	r24, r18
    1ee6:	01 97       	sbiw	r24, 0x01	; 1
    1ee8:	a1 09       	sbc	r26, r1
    1eea:	b1 09       	sbc	r27, r1
    1eec:	b6 95       	lsr	r27
    1eee:	a7 95       	ror	r26
    1ef0:	97 95       	ror	r25
    1ef2:	87 95       	ror	r24
    1ef4:	9c 01       	movw	r18, r24
  // hardcoded exception for 57600 for compatibility with the bootloader
  // shipped with the Duemilanove and previous boards and the firmware
  // on the 8U2 on the Uno and Mega 2560. Also, The baud_setting cannot
  // be > 4095, so switch back to non-u2x mode if the baud rate is too
  // low.
  if (((F_CPU == 16000000UL) && (baud == 57600)) || (baud_setting >4095))
    1ef6:	21 15       	cp	r18, r1
    1ef8:	80 e1       	ldi	r24, 0x10	; 16
    1efa:	38 07       	cpc	r19, r24
    1efc:	a8 f0       	brcs	.+42     	; 0x1f28 <_ZN14HardwareSerial5beginEmh+0x7e>
  {
    *_ucsra = 0;
    1efe:	e8 89       	ldd	r30, Y+16	; 0x10
    1f00:	f9 89       	ldd	r31, Y+17	; 0x11
    1f02:	10 82       	st	Z, r1
    baud_setting = (F_CPU / 8 / baud - 1) / 2;
    1f04:	60 e8       	ldi	r22, 0x80	; 128
    1f06:	74 e8       	ldi	r23, 0x84	; 132
    1f08:	8e e1       	ldi	r24, 0x1E	; 30
    1f0a:	90 e0       	ldi	r25, 0x00	; 0
    1f0c:	a7 01       	movw	r20, r14
    1f0e:	96 01       	movw	r18, r12
    1f10:	0e 94 99 13 	call	0x2732	; 0x2732 <__udivmodsi4>
    1f14:	da 01       	movw	r26, r20
    1f16:	c9 01       	movw	r24, r18
    1f18:	01 97       	sbiw	r24, 0x01	; 1
    1f1a:	a1 09       	sbc	r26, r1
    1f1c:	b1 09       	sbc	r27, r1
    1f1e:	b6 95       	lsr	r27
    1f20:	a7 95       	ror	r26
    1f22:	97 95       	ror	r25
    1f24:	87 95       	ror	r24
    1f26:	9c 01       	movw	r18, r24
  }

  // assign the baud_setting, a.k.a. ubrr (USART Baud Rate Register)
  *_ubrrh = baud_setting >> 8;
    1f28:	ec 85       	ldd	r30, Y+12	; 0x0c
    1f2a:	fd 85       	ldd	r31, Y+13	; 0x0d
    1f2c:	30 83       	st	Z, r19
  *_ubrrl = baud_setting;
    1f2e:	ee 85       	ldd	r30, Y+14	; 0x0e
    1f30:	ff 85       	ldd	r31, Y+15	; 0x0f
    1f32:	20 83       	st	Z, r18

  _written = false;
    1f34:	18 8e       	std	Y+24, r1	; 0x18

  //set the data bits, parity, and stop bits
#if defined(__AVR_ATmega8__)
  config |= 0x80; // select UCSRC register (shared with UBRRH)
#endif
  *_ucsrc = config;
    1f36:	ec 89       	ldd	r30, Y+20	; 0x14
    1f38:	fd 89       	ldd	r31, Y+21	; 0x15
    1f3a:	10 83       	st	Z, r17
  
  sbi(*_ucsrb, RXEN0);
    1f3c:	ea 89       	ldd	r30, Y+18	; 0x12
    1f3e:	fb 89       	ldd	r31, Y+19	; 0x13
    1f40:	80 81       	ld	r24, Z
    1f42:	80 61       	ori	r24, 0x10	; 16
    1f44:	80 83       	st	Z, r24
  sbi(*_ucsrb, TXEN0);
    1f46:	ea 89       	ldd	r30, Y+18	; 0x12
    1f48:	fb 89       	ldd	r31, Y+19	; 0x13
    1f4a:	80 81       	ld	r24, Z
    1f4c:	88 60       	ori	r24, 0x08	; 8
    1f4e:	80 83       	st	Z, r24
  sbi(*_ucsrb, RXCIE0);
    1f50:	ea 89       	ldd	r30, Y+18	; 0x12
    1f52:	fb 89       	ldd	r31, Y+19	; 0x13
    1f54:	80 81       	ld	r24, Z
    1f56:	80 68       	ori	r24, 0x80	; 128
    1f58:	80 83       	st	Z, r24
  cbi(*_ucsrb, UDRIE0);
    1f5a:	ea 89       	ldd	r30, Y+18	; 0x12
    1f5c:	fb 89       	ldd	r31, Y+19	; 0x13
    1f5e:	80 81       	ld	r24, Z
    1f60:	8f 7d       	andi	r24, 0xDF	; 223
    1f62:	80 83       	st	Z, r24
}
    1f64:	df 91       	pop	r29
    1f66:	cf 91       	pop	r28
    1f68:	1f 91       	pop	r17
    1f6a:	ff 90       	pop	r15
    1f6c:	ef 90       	pop	r14
    1f6e:	df 90       	pop	r13
    1f70:	cf 90       	pop	r12
    1f72:	08 95       	ret

00001f74 <_ZN14HardwareSerial5beginEm>:

// Public Methods //////////////////////////////////////////////////////////////
//selbst erstellt da inline Methoden irgendwie nicht immer funktionieren
void HardwareSerial::begin(unsigned long baud) 
{ 
	begin(baud, SERIAL_8N1); 
    1f74:	26 e0       	ldi	r18, 0x06	; 6
    1f76:	0c 94 55 0f 	jmp	0x1eaa	; 0x1eaa <_ZN14HardwareSerial5beginEmh>

00001f7a <__vector_18>:
#elif defined(USART_RXC_vect)
  ISR(USART_RXC_vect) // ATmega8
#else
  #error "Don't know what the Data Received vector is called for Serial"
#endif
  {
    1f7a:	1f 92       	push	r1
    1f7c:	0f 92       	push	r0
    1f7e:	0f b6       	in	r0, 0x3f	; 63
    1f80:	0f 92       	push	r0
    1f82:	11 24       	eor	r1, r1
    1f84:	2f 93       	push	r18
    1f86:	8f 93       	push	r24
    1f88:	9f 93       	push	r25
    1f8a:	ef 93       	push	r30
    1f8c:	ff 93       	push	r31

// Actual interrupt handlers //////////////////////////////////////////////////////////////

void HardwareSerial::_rx_complete_irq(void)
{
  if (bit_is_clear(*_ucsra, UPE0)) {
    1f8e:	e0 91 b3 04 	lds	r30, 0x04B3	; 0x8004b3 <Serial+0x10>
    1f92:	f0 91 b4 04 	lds	r31, 0x04B4	; 0x8004b4 <Serial+0x11>
    1f96:	80 81       	ld	r24, Z
    1f98:	e0 91 b9 04 	lds	r30, 0x04B9	; 0x8004b9 <Serial+0x16>
    1f9c:	f0 91 ba 04 	lds	r31, 0x04BA	; 0x8004ba <Serial+0x17>
    1fa0:	82 fd       	sbrc	r24, 2
    1fa2:	12 c0       	rjmp	.+36     	; 0x1fc8 <__vector_18+0x4e>
    // No Parity error, read byte and store it in the buffer if there is
    // room
    unsigned char c = *_udr;
    1fa4:	90 81       	ld	r25, Z
    rx_buffer_index_t i = (unsigned int)(_rx_buffer_head + 1) % SERIAL_RX_BUFFER_SIZE;
    1fa6:	80 91 bc 04 	lds	r24, 0x04BC	; 0x8004bc <Serial+0x19>
    1faa:	8f 5f       	subi	r24, 0xFF	; 255
    1fac:	8f 73       	andi	r24, 0x3F	; 63

    // if we should be storing the received character into the location
    // just before the tail (meaning that the head would advance to the
    // current location of the tail), we're about to overflow the buffer
    // and so we don't write the character or advance the head.
    if (i != _rx_buffer_tail) {
    1fae:	20 91 bd 04 	lds	r18, 0x04BD	; 0x8004bd <Serial+0x1a>
    1fb2:	82 17       	cp	r24, r18
    1fb4:	51 f0       	breq	.+20     	; 0x1fca <__vector_18+0x50>
      _rx_buffer[_rx_buffer_head] = c;
    1fb6:	e0 91 bc 04 	lds	r30, 0x04BC	; 0x8004bc <Serial+0x19>
    1fba:	f0 e0       	ldi	r31, 0x00	; 0
    1fbc:	ed 55       	subi	r30, 0x5D	; 93
    1fbe:	fb 4f       	sbci	r31, 0xFB	; 251
    1fc0:	95 8f       	std	Z+29, r25	; 0x1d
      _rx_buffer_head = i;
    1fc2:	80 93 bc 04 	sts	0x04BC, r24	; 0x8004bc <Serial+0x19>
    1fc6:	01 c0       	rjmp	.+2      	; 0x1fca <__vector_18+0x50>
    }
  } else {
    // Parity error, read byte but discard it
    *_udr;
    1fc8:	80 81       	ld	r24, Z
    Serial._rx_complete_irq();
  }
    1fca:	ff 91       	pop	r31
    1fcc:	ef 91       	pop	r30
    1fce:	9f 91       	pop	r25
    1fd0:	8f 91       	pop	r24
    1fd2:	2f 91       	pop	r18
    1fd4:	0f 90       	pop	r0
    1fd6:	0f be       	out	0x3f, r0	; 63
    1fd8:	0f 90       	pop	r0
    1fda:	1f 90       	pop	r1
    1fdc:	18 95       	reti

00001fde <__vector_19>:
#elif defined(USART_UDRE_vect)
ISR(USART_UDRE_vect)
#else
  #error "Don't know what the Data Register Empty vector is called for Serial"
#endif
{
    1fde:	1f 92       	push	r1
    1fe0:	0f 92       	push	r0
    1fe2:	0f b6       	in	r0, 0x3f	; 63
    1fe4:	0f 92       	push	r0
    1fe6:	11 24       	eor	r1, r1
    1fe8:	2f 93       	push	r18
    1fea:	3f 93       	push	r19
    1fec:	4f 93       	push	r20
    1fee:	5f 93       	push	r21
    1ff0:	6f 93       	push	r22
    1ff2:	7f 93       	push	r23
    1ff4:	8f 93       	push	r24
    1ff6:	9f 93       	push	r25
    1ff8:	af 93       	push	r26
    1ffa:	bf 93       	push	r27
    1ffc:	ef 93       	push	r30
    1ffe:	ff 93       	push	r31
  Serial._tx_udr_empty_irq();
    2000:	83 ea       	ldi	r24, 0xA3	; 163
    2002:	94 e0       	ldi	r25, 0x04	; 4
    2004:	0e 94 cb 0e 	call	0x1d96	; 0x1d96 <_ZN14HardwareSerial17_tx_udr_empty_irqEv>
}
    2008:	ff 91       	pop	r31
    200a:	ef 91       	pop	r30
    200c:	bf 91       	pop	r27
    200e:	af 91       	pop	r26
    2010:	9f 91       	pop	r25
    2012:	8f 91       	pop	r24
    2014:	7f 91       	pop	r23
    2016:	6f 91       	pop	r22
    2018:	5f 91       	pop	r21
    201a:	4f 91       	pop	r20
    201c:	3f 91       	pop	r19
    201e:	2f 91       	pop	r18
    2020:	0f 90       	pop	r0
    2022:	0f be       	out	0x3f, r0	; 63
    2024:	0f 90       	pop	r0
    2026:	1f 90       	pop	r1
    2028:	18 95       	reti

0000202a <_Z17Serial0_availablev>:
#endif

// Function that can be weakly referenced by serialEventRun to prevent
// pulling in this file if it's not otherwise used.
bool Serial0_available() {
  return Serial.available();
    202a:	83 ea       	ldi	r24, 0xA3	; 163
    202c:	94 e0       	ldi	r25, 0x04	; 4
    202e:	0e 94 80 0e 	call	0x1d00	; 0x1d00 <_ZN14HardwareSerial9availableEv>
    2032:	21 e0       	ldi	r18, 0x01	; 1
    2034:	89 2b       	or	r24, r25
    2036:	09 f4       	brne	.+2      	; 0x203a <_Z17Serial0_availablev+0x10>
    2038:	20 e0       	ldi	r18, 0x00	; 0
}
    203a:	82 2f       	mov	r24, r18
    203c:	08 95       	ret

0000203e <_GLOBAL__sub_I___vector_18>:
    size_t printNumber(unsigned long, uint8_t);
    size_t printFloat(double, uint8_t);
  protected:
    void setWriteError(int err = 1) { write_error = err; }
  public:
    Print() : write_error(0) {}
    203e:	e3 ea       	ldi	r30, 0xA3	; 163
    2040:	f4 e0       	ldi	r31, 0x04	; 4
    2042:	13 82       	std	Z+3, r1	; 0x03
    2044:	12 82       	std	Z+2, r1	; 0x02
  public:
    virtual int available() = 0;
    virtual int read() = 0;
    virtual int peek() = 0;

    Stream() {_timeout=1000;}
    2046:	88 ee       	ldi	r24, 0xE8	; 232
    2048:	93 e0       	ldi	r25, 0x03	; 3
    204a:	a0 e0       	ldi	r26, 0x00	; 0
    204c:	b0 e0       	ldi	r27, 0x00	; 0
    204e:	84 83       	std	Z+4, r24	; 0x04
    2050:	95 83       	std	Z+5, r25	; 0x05
    2052:	a6 83       	std	Z+6, r26	; 0x06
    2054:	b7 83       	std	Z+7, r27	; 0x07
  volatile uint8_t *ucsrc, volatile uint8_t *udr) :
    _ubrrh(ubrrh), _ubrrl(ubrrl),
    _ucsra(ucsra), _ucsrb(ucsrb), _ucsrc(ucsrc),
    _udr(udr),
    _rx_buffer_head(0), _rx_buffer_tail(0),
    _tx_buffer_head(0), _tx_buffer_tail(0)
    2056:	80 ef       	ldi	r24, 0xF0	; 240
    2058:	93 e0       	ldi	r25, 0x03	; 3
    205a:	91 83       	std	Z+1, r25	; 0x01
    205c:	80 83       	st	Z, r24
    205e:	85 ec       	ldi	r24, 0xC5	; 197
    2060:	90 e0       	ldi	r25, 0x00	; 0
    2062:	95 87       	std	Z+13, r25	; 0x0d
    2064:	84 87       	std	Z+12, r24	; 0x0c
    2066:	84 ec       	ldi	r24, 0xC4	; 196
    2068:	90 e0       	ldi	r25, 0x00	; 0
    206a:	97 87       	std	Z+15, r25	; 0x0f
    206c:	86 87       	std	Z+14, r24	; 0x0e
    206e:	80 ec       	ldi	r24, 0xC0	; 192
    2070:	90 e0       	ldi	r25, 0x00	; 0
    2072:	91 8b       	std	Z+17, r25	; 0x11
    2074:	80 8b       	std	Z+16, r24	; 0x10
    2076:	81 ec       	ldi	r24, 0xC1	; 193
    2078:	90 e0       	ldi	r25, 0x00	; 0
    207a:	93 8b       	std	Z+19, r25	; 0x13
    207c:	82 8b       	std	Z+18, r24	; 0x12
    207e:	82 ec       	ldi	r24, 0xC2	; 194
    2080:	90 e0       	ldi	r25, 0x00	; 0
    2082:	95 8b       	std	Z+21, r25	; 0x15
    2084:	84 8b       	std	Z+20, r24	; 0x14
    2086:	86 ec       	ldi	r24, 0xC6	; 198
    2088:	90 e0       	ldi	r25, 0x00	; 0
    208a:	97 8b       	std	Z+23, r25	; 0x17
    208c:	86 8b       	std	Z+22, r24	; 0x16
    208e:	11 8e       	std	Z+25, r1	; 0x19
    2090:	12 8e       	std	Z+26, r1	; 0x1a
    2092:	13 8e       	std	Z+27, r1	; 0x1b
    2094:	14 8e       	std	Z+28, r1	; 0x1c
    2096:	08 95       	ret

00002098 <yield>:
    2098:	08 95       	ret

0000209a <initVariant>:
    209a:	08 95       	ret

0000209c <main>:
void setupUSB() __attribute__((weak));
void setupUSB() { }

int main(void)
{
	init();
    209c:	0e 94 ca 12 	call	0x2594	; 0x2594 <init>

	initVariant();
    20a0:	0e 94 4d 10 	call	0x209a	; 0x209a <initVariant>

#if defined(USBCON)
	USBDevice.attach();
#endif
	
	setup();
    20a4:	0e 94 80 01 	call	0x300	; 0x300 <setup>
    
	for (;;) {
		loop();
		if (serialEventRun) serialEventRun();
    20a8:	cd eb       	ldi	r28, 0xBD	; 189
    20aa:	de e0       	ldi	r29, 0x0E	; 14
#endif
	
	setup();
    
	for (;;) {
		loop();
    20ac:	0e 94 c1 02 	call	0x582	; 0x582 <loop>
		if (serialEventRun) serialEventRun();
    20b0:	20 97       	sbiw	r28, 0x00	; 0
    20b2:	e1 f3       	breq	.-8      	; 0x20ac <main+0x10>
    20b4:	0e 94 bd 0e 	call	0x1d7a	; 0x1d7a <_Z14serialEventRunv>
    20b8:	f9 cf       	rjmp	.-14     	; 0x20ac <main+0x10>

000020ba <_ZdlPv>:
    20ba:	0c 94 59 14 	jmp	0x28b2	; 0x28b2 <free>

000020be <_ZN5Print5writeEPKhj>:
size_t Print::println(unsigned int num, int base)
{
  size_t n = print(num, base);
  n += println();
  return n;
}
    20be:	cf 92       	push	r12
    20c0:	df 92       	push	r13
    20c2:	ef 92       	push	r14
    20c4:	ff 92       	push	r15
    20c6:	0f 93       	push	r16
    20c8:	1f 93       	push	r17
    20ca:	cf 93       	push	r28
    20cc:	df 93       	push	r29
    20ce:	6c 01       	movw	r12, r24
    20d0:	7a 01       	movw	r14, r20
    20d2:	8b 01       	movw	r16, r22
    20d4:	c0 e0       	ldi	r28, 0x00	; 0
    20d6:	d0 e0       	ldi	r29, 0x00	; 0
    20d8:	ce 15       	cp	r28, r14
    20da:	df 05       	cpc	r29, r15
    20dc:	81 f0       	breq	.+32     	; 0x20fe <_ZN5Print5writeEPKhj+0x40>
    20de:	d8 01       	movw	r26, r16
    20e0:	6d 91       	ld	r22, X+
    20e2:	8d 01       	movw	r16, r26
    20e4:	d6 01       	movw	r26, r12
    20e6:	ed 91       	ld	r30, X+
    20e8:	fc 91       	ld	r31, X
    20ea:	01 90       	ld	r0, Z+
    20ec:	f0 81       	ld	r31, Z
    20ee:	e0 2d       	mov	r30, r0
    20f0:	c6 01       	movw	r24, r12
    20f2:	09 95       	icall
    20f4:	89 2b       	or	r24, r25
    20f6:	11 f0       	breq	.+4      	; 0x20fc <_ZN5Print5writeEPKhj+0x3e>
    20f8:	21 96       	adiw	r28, 0x01	; 1
    20fa:	ee cf       	rjmp	.-36     	; 0x20d8 <_ZN5Print5writeEPKhj+0x1a>
    20fc:	7e 01       	movw	r14, r28
    20fe:	c7 01       	movw	r24, r14
    2100:	df 91       	pop	r29
    2102:	cf 91       	pop	r28
    2104:	1f 91       	pop	r17
    2106:	0f 91       	pop	r16
    2108:	ff 90       	pop	r15
    210a:	ef 90       	pop	r14
    210c:	df 90       	pop	r13
    210e:	cf 90       	pop	r12
    2110:	08 95       	ret

00002112 <_ZN5Print5writeEPKc>:
    2112:	61 15       	cp	r22, r1
    2114:	71 05       	cpc	r23, r1
    2116:	79 f0       	breq	.+30     	; 0x2136 <_ZN5Print5writeEPKc+0x24>
    2118:	fb 01       	movw	r30, r22
    211a:	01 90       	ld	r0, Z+
    211c:	00 20       	and	r0, r0
    211e:	e9 f7       	brne	.-6      	; 0x211a <_ZN5Print5writeEPKc+0x8>
    2120:	31 97       	sbiw	r30, 0x01	; 1
    2122:	af 01       	movw	r20, r30
    2124:	46 1b       	sub	r20, r22
    2126:	57 0b       	sbc	r21, r23
    2128:	dc 01       	movw	r26, r24
    212a:	ed 91       	ld	r30, X+
    212c:	fc 91       	ld	r31, X
    212e:	02 80       	ldd	r0, Z+2	; 0x02
    2130:	f3 81       	ldd	r31, Z+3	; 0x03
    2132:	e0 2d       	mov	r30, r0
    2134:	09 94       	ijmp
    2136:	80 e0       	ldi	r24, 0x00	; 0
    2138:	90 e0       	ldi	r25, 0x00	; 0
    213a:	08 95       	ret

0000213c <_ZN5Print5printEPKc>:
    213c:	0c 94 89 10 	jmp	0x2112	; 0x2112 <_ZN5Print5writeEPKc>

00002140 <_ZN5Print5printEc>:
    2140:	dc 01       	movw	r26, r24
    2142:	ed 91       	ld	r30, X+
    2144:	fc 91       	ld	r31, X
    2146:	01 90       	ld	r0, Z+
    2148:	f0 81       	ld	r31, Z
    214a:	e0 2d       	mov	r30, r0
    214c:	09 94       	ijmp

0000214e <_ZN5Print7printlnEv>:
    214e:	6e ef       	ldi	r22, 0xFE	; 254
    2150:	73 e0       	ldi	r23, 0x03	; 3
    2152:	0c 94 89 10 	jmp	0x2112	; 0x2112 <_ZN5Print5writeEPKc>

00002156 <_ZN5Print7printlnEPKc>:
    2156:	0f 93       	push	r16
    2158:	1f 93       	push	r17
    215a:	cf 93       	push	r28
    215c:	df 93       	push	r29
    215e:	ec 01       	movw	r28, r24
    2160:	0e 94 89 10 	call	0x2112	; 0x2112 <_ZN5Print5writeEPKc>
    2164:	8c 01       	movw	r16, r24
    2166:	ce 01       	movw	r24, r28
    2168:	0e 94 a7 10 	call	0x214e	; 0x214e <_ZN5Print7printlnEv>
    216c:	80 0f       	add	r24, r16
    216e:	91 1f       	adc	r25, r17
    2170:	df 91       	pop	r29
    2172:	cf 91       	pop	r28
    2174:	1f 91       	pop	r17
    2176:	0f 91       	pop	r16
    2178:	08 95       	ret

0000217a <_ZN5Print11printNumberEmh>:
    217a:	8f 92       	push	r8
    217c:	9f 92       	push	r9
    217e:	af 92       	push	r10
    2180:	bf 92       	push	r11
    2182:	ef 92       	push	r14
    2184:	ff 92       	push	r15
    2186:	0f 93       	push	r16
    2188:	1f 93       	push	r17
    218a:	cf 93       	push	r28
    218c:	df 93       	push	r29
    218e:	cd b7       	in	r28, 0x3d	; 61
    2190:	de b7       	in	r29, 0x3e	; 62
    2192:	a1 97       	sbiw	r28, 0x21	; 33
    2194:	0f b6       	in	r0, 0x3f	; 63
    2196:	f8 94       	cli
    2198:	de bf       	out	0x3e, r29	; 62
    219a:	0f be       	out	0x3f, r0	; 63
    219c:	cd bf       	out	0x3d, r28	; 61
    219e:	7c 01       	movw	r14, r24
    21a0:	fa 01       	movw	r30, r20
    21a2:	cb 01       	movw	r24, r22
    21a4:	19 a2       	std	Y+33, r1	; 0x21
    21a6:	22 30       	cpi	r18, 0x02	; 2
    21a8:	08 f4       	brcc	.+2      	; 0x21ac <_ZN5Print11printNumberEmh+0x32>
    21aa:	2a e0       	ldi	r18, 0x0A	; 10
    21ac:	8e 01       	movw	r16, r28
    21ae:	0f 5d       	subi	r16, 0xDF	; 223
    21b0:	1f 4f       	sbci	r17, 0xFF	; 255
    21b2:	82 2e       	mov	r8, r18
    21b4:	91 2c       	mov	r9, r1
    21b6:	a1 2c       	mov	r10, r1
    21b8:	b1 2c       	mov	r11, r1
    21ba:	bf 01       	movw	r22, r30
    21bc:	a5 01       	movw	r20, r10
    21be:	94 01       	movw	r18, r8
    21c0:	0e 94 99 13 	call	0x2732	; 0x2732 <__udivmodsi4>
    21c4:	f9 01       	movw	r30, r18
    21c6:	ca 01       	movw	r24, r20
    21c8:	01 50       	subi	r16, 0x01	; 1
    21ca:	11 09       	sbc	r17, r1
    21cc:	6a 30       	cpi	r22, 0x0A	; 10
    21ce:	10 f4       	brcc	.+4      	; 0x21d4 <_ZN5Print11printNumberEmh+0x5a>
    21d0:	60 5d       	subi	r22, 0xD0	; 208
    21d2:	01 c0       	rjmp	.+2      	; 0x21d6 <_ZN5Print11printNumberEmh+0x5c>
    21d4:	69 5c       	subi	r22, 0xC9	; 201
    21d6:	d8 01       	movw	r26, r16
    21d8:	6c 93       	st	X, r22
    21da:	23 2b       	or	r18, r19
    21dc:	24 2b       	or	r18, r20
    21de:	25 2b       	or	r18, r21
    21e0:	61 f7       	brne	.-40     	; 0x21ba <_ZN5Print11printNumberEmh+0x40>
    21e2:	b8 01       	movw	r22, r16
    21e4:	c7 01       	movw	r24, r14
    21e6:	0e 94 89 10 	call	0x2112	; 0x2112 <_ZN5Print5writeEPKc>
    21ea:	a1 96       	adiw	r28, 0x21	; 33
    21ec:	0f b6       	in	r0, 0x3f	; 63
    21ee:	f8 94       	cli
    21f0:	de bf       	out	0x3e, r29	; 62
    21f2:	0f be       	out	0x3f, r0	; 63
    21f4:	cd bf       	out	0x3d, r28	; 61
    21f6:	df 91       	pop	r29
    21f8:	cf 91       	pop	r28
    21fa:	1f 91       	pop	r17
    21fc:	0f 91       	pop	r16
    21fe:	ff 90       	pop	r15
    2200:	ef 90       	pop	r14
    2202:	bf 90       	pop	r11
    2204:	af 90       	pop	r10
    2206:	9f 90       	pop	r9
    2208:	8f 90       	pop	r8
    220a:	08 95       	ret

0000220c <_ZN5Print5printEmi>:
    220c:	21 15       	cp	r18, r1
    220e:	31 05       	cpc	r19, r1
    2210:	41 f4       	brne	.+16     	; 0x2222 <_ZN5Print5printEmi+0x16>
    2212:	dc 01       	movw	r26, r24
    2214:	ed 91       	ld	r30, X+
    2216:	fc 91       	ld	r31, X
    2218:	01 90       	ld	r0, Z+
    221a:	f0 81       	ld	r31, Z
    221c:	e0 2d       	mov	r30, r0
    221e:	64 2f       	mov	r22, r20
    2220:	09 94       	ijmp
    2222:	0c 94 bd 10 	jmp	0x217a	; 0x217a <_ZN5Print11printNumberEmh>

00002226 <_ZN5Print5printEhi>:
    2226:	9a 01       	movw	r18, r20
    2228:	46 2f       	mov	r20, r22
    222a:	50 e0       	ldi	r21, 0x00	; 0
    222c:	60 e0       	ldi	r22, 0x00	; 0
    222e:	70 e0       	ldi	r23, 0x00	; 0
    2230:	0c 94 06 11 	jmp	0x220c	; 0x220c <_ZN5Print5printEmi>

00002234 <_ZN5Print7printlnEmi>:
  n += println();
  return n;
}

size_t Print::println(unsigned long num, int base)
{
    2234:	0f 93       	push	r16
    2236:	1f 93       	push	r17
    2238:	cf 93       	push	r28
    223a:	df 93       	push	r29
    223c:	ec 01       	movw	r28, r24
  size_t n = print(num, base);
    223e:	0e 94 06 11 	call	0x220c	; 0x220c <_ZN5Print5printEmi>
    2242:	8c 01       	movw	r16, r24
  n += println();
    2244:	ce 01       	movw	r24, r28
    2246:	0e 94 a7 10 	call	0x214e	; 0x214e <_ZN5Print7printlnEv>
  return n;
}
    224a:	80 0f       	add	r24, r16
    224c:	91 1f       	adc	r25, r17
    224e:	df 91       	pop	r29
    2250:	cf 91       	pop	r28
    2252:	1f 91       	pop	r17
    2254:	0f 91       	pop	r16
    2256:	08 95       	ret

00002258 <_ZN5Print5printEli>:
{
  return print((unsigned long) n, base);
}

size_t Print::print(long n, int base)
{
    2258:	cf 92       	push	r12
    225a:	df 92       	push	r13
    225c:	ef 92       	push	r14
    225e:	ff 92       	push	r15
    2260:	0f 93       	push	r16
    2262:	1f 93       	push	r17
    2264:	cf 93       	push	r28
    2266:	df 93       	push	r29
  if (base == 0) {
    2268:	21 15       	cp	r18, r1
    226a:	31 05       	cpc	r19, r1
    226c:	81 f4       	brne	.+32     	; 0x228e <_ZN5Print5printEli+0x36>
    return write(n);
    226e:	dc 01       	movw	r26, r24
    2270:	ed 91       	ld	r30, X+
    2272:	fc 91       	ld	r31, X
    2274:	01 90       	ld	r0, Z+
    2276:	f0 81       	ld	r31, Z
    2278:	e0 2d       	mov	r30, r0
    227a:	64 2f       	mov	r22, r20
    }
    return printNumber(n, 10);
  } else {
    return printNumber(n, base);
  }
}
    227c:	df 91       	pop	r29
    227e:	cf 91       	pop	r28
    2280:	1f 91       	pop	r17
    2282:	0f 91       	pop	r16
    2284:	ff 90       	pop	r15
    2286:	ef 90       	pop	r14
    2288:	df 90       	pop	r13
    228a:	cf 90       	pop	r12
}

size_t Print::print(long n, int base)
{
  if (base == 0) {
    return write(n);
    228c:	09 94       	ijmp
  } else if (base == 10) {
    228e:	2a 30       	cpi	r18, 0x0A	; 10
    2290:	31 05       	cpc	r19, r1
    2292:	01 f5       	brne	.+64     	; 0x22d4 <_ZN5Print5printEli+0x7c>
    if (n < 0) {
    2294:	77 ff       	sbrs	r23, 7
    2296:	1d c0       	rjmp	.+58     	; 0x22d2 <_ZN5Print5printEli+0x7a>
    2298:	6a 01       	movw	r12, r20
    229a:	7b 01       	movw	r14, r22
    229c:	ec 01       	movw	r28, r24
      int t = print('-');
    229e:	6d e2       	ldi	r22, 0x2D	; 45
    22a0:	0e 94 a0 10 	call	0x2140	; 0x2140 <_ZN5Print5printEc>
    22a4:	8c 01       	movw	r16, r24
      n = -n;
      return printNumber(n, 10) + t;
    22a6:	44 27       	eor	r20, r20
    22a8:	55 27       	eor	r21, r21
    22aa:	ba 01       	movw	r22, r20
    22ac:	4c 19       	sub	r20, r12
    22ae:	5d 09       	sbc	r21, r13
    22b0:	6e 09       	sbc	r22, r14
    22b2:	7f 09       	sbc	r23, r15
    22b4:	2a e0       	ldi	r18, 0x0A	; 10
    22b6:	ce 01       	movw	r24, r28
    22b8:	0e 94 bd 10 	call	0x217a	; 0x217a <_ZN5Print11printNumberEmh>
    22bc:	80 0f       	add	r24, r16
    22be:	91 1f       	adc	r25, r17
    }
    return printNumber(n, 10);
  } else {
    return printNumber(n, base);
  }
}
    22c0:	df 91       	pop	r29
    22c2:	cf 91       	pop	r28
    22c4:	1f 91       	pop	r17
    22c6:	0f 91       	pop	r16
    22c8:	ff 90       	pop	r15
    22ca:	ef 90       	pop	r14
    22cc:	df 90       	pop	r13
    22ce:	cf 90       	pop	r12
    22d0:	08 95       	ret
    if (n < 0) {
      int t = print('-');
      n = -n;
      return printNumber(n, 10) + t;
    }
    return printNumber(n, 10);
    22d2:	2a e0       	ldi	r18, 0x0A	; 10
  } else {
    return printNumber(n, base);
  }
}
    22d4:	df 91       	pop	r29
    22d6:	cf 91       	pop	r28
    22d8:	1f 91       	pop	r17
    22da:	0f 91       	pop	r16
    22dc:	ff 90       	pop	r15
    22de:	ef 90       	pop	r14
    22e0:	df 90       	pop	r13
    22e2:	cf 90       	pop	r12
      n = -n;
      return printNumber(n, 10) + t;
    }
    return printNumber(n, 10);
  } else {
    return printNumber(n, base);
    22e4:	0c 94 bd 10 	jmp	0x217a	; 0x217a <_ZN5Print11printNumberEmh>

000022e8 <_ZN5Print5printEii>:
{
  return print((unsigned long) b, base);
}

size_t Print::print(int n, int base)
{
    22e8:	9a 01       	movw	r18, r20
  return print((long) n, base);
    22ea:	ab 01       	movw	r20, r22
    22ec:	77 0f       	add	r23, r23
    22ee:	66 0b       	sbc	r22, r22
    22f0:	77 0b       	sbc	r23, r23
    22f2:	0c 94 2c 11 	jmp	0x2258	; 0x2258 <_ZN5Print5printEli>

000022f6 <_ZN5Print7printlnEii>:
  n += println();
  return n;
}

size_t Print::println(int num, int base)
{
    22f6:	0f 93       	push	r16
    22f8:	1f 93       	push	r17
    22fa:	cf 93       	push	r28
    22fc:	df 93       	push	r29
    22fe:	ec 01       	movw	r28, r24
  size_t n = print(num, base);
    2300:	0e 94 74 11 	call	0x22e8	; 0x22e8 <_ZN5Print5printEii>
    2304:	8c 01       	movw	r16, r24
  n += println();
    2306:	ce 01       	movw	r24, r28
    2308:	0e 94 a7 10 	call	0x214e	; 0x214e <_ZN5Print7printlnEv>
  return n;
}
    230c:	80 0f       	add	r24, r16
    230e:	91 1f       	adc	r25, r17
    2310:	df 91       	pop	r29
    2312:	cf 91       	pop	r28
    2314:	1f 91       	pop	r17
    2316:	0f 91       	pop	r16
    2318:	08 95       	ret

0000231a <_ZN6Stream9timedReadEv>:
    value = -value;
  if(isFraction)
    return value * fraction;
  else
    return value;
}
    231a:	0f 93       	push	r16
    231c:	1f 93       	push	r17
    231e:	cf 93       	push	r28
    2320:	df 93       	push	r29
    2322:	ec 01       	movw	r28, r24
    2324:	0e 94 b3 12 	call	0x2566	; 0x2566 <millis>
    2328:	68 87       	std	Y+8, r22	; 0x08
    232a:	79 87       	std	Y+9, r23	; 0x09
    232c:	8a 87       	std	Y+10, r24	; 0x0a
    232e:	9b 87       	std	Y+11, r25	; 0x0b
    2330:	e8 81       	ld	r30, Y
    2332:	f9 81       	ldd	r31, Y+1	; 0x01
    2334:	02 84       	ldd	r0, Z+10	; 0x0a
    2336:	f3 85       	ldd	r31, Z+11	; 0x0b
    2338:	e0 2d       	mov	r30, r0
    233a:	ce 01       	movw	r24, r28
    233c:	09 95       	icall
    233e:	97 ff       	sbrs	r25, 7
    2340:	17 c0       	rjmp	.+46     	; 0x2370 <_ZN6Stream9timedReadEv+0x56>
    2342:	0e 94 b3 12 	call	0x2566	; 0x2566 <millis>
    2346:	08 85       	ldd	r16, Y+8	; 0x08
    2348:	19 85       	ldd	r17, Y+9	; 0x09
    234a:	2a 85       	ldd	r18, Y+10	; 0x0a
    234c:	3b 85       	ldd	r19, Y+11	; 0x0b
    234e:	dc 01       	movw	r26, r24
    2350:	cb 01       	movw	r24, r22
    2352:	80 1b       	sub	r24, r16
    2354:	91 0b       	sbc	r25, r17
    2356:	a2 0b       	sbc	r26, r18
    2358:	b3 0b       	sbc	r27, r19
    235a:	0c 81       	ldd	r16, Y+4	; 0x04
    235c:	1d 81       	ldd	r17, Y+5	; 0x05
    235e:	2e 81       	ldd	r18, Y+6	; 0x06
    2360:	3f 81       	ldd	r19, Y+7	; 0x07
    2362:	80 17       	cp	r24, r16
    2364:	91 07       	cpc	r25, r17
    2366:	a2 07       	cpc	r26, r18
    2368:	b3 07       	cpc	r27, r19
    236a:	10 f3       	brcs	.-60     	; 0x2330 <_ZN6Stream9timedReadEv+0x16>
    236c:	8f ef       	ldi	r24, 0xFF	; 255
    236e:	9f ef       	ldi	r25, 0xFF	; 255
    2370:	df 91       	pop	r29
    2372:	cf 91       	pop	r28
    2374:	1f 91       	pop	r17
    2376:	0f 91       	pop	r16
    2378:	08 95       	ret

0000237a <_ZN6Stream10setTimeoutEm>:
    237a:	fc 01       	movw	r30, r24
    237c:	44 83       	std	Z+4, r20	; 0x04
    237e:	55 83       	std	Z+5, r21	; 0x05
    2380:	66 83       	std	Z+6, r22	; 0x06
    2382:	77 83       	std	Z+7, r23	; 0x07
    2384:	08 95       	ret

00002386 <_ZN6Stream9readBytesEPcj>:
// terminates if length characters have been read, or timeout (see setTimeout)
// returns the number of characters placed in the buffer
// the buffer is NOT null terminated.
//
size_t Stream::readBytes(char *buffer, size_t length)
{
    2386:	cf 92       	push	r12
    2388:	df 92       	push	r13
    238a:	ef 92       	push	r14
    238c:	ff 92       	push	r15
    238e:	0f 93       	push	r16
    2390:	1f 93       	push	r17
    2392:	cf 93       	push	r28
    2394:	df 93       	push	r29
    2396:	6c 01       	movw	r12, r24
    2398:	7a 01       	movw	r14, r20
    239a:	8b 01       	movw	r16, r22
  size_t count = 0;
    239c:	c0 e0       	ldi	r28, 0x00	; 0
    239e:	d0 e0       	ldi	r29, 0x00	; 0
  while (count < length) {
    23a0:	ce 15       	cp	r28, r14
    23a2:	df 05       	cpc	r29, r15
    23a4:	59 f0       	breq	.+22     	; 0x23bc <_ZN6Stream9readBytesEPcj+0x36>
    int c = timedRead();
    23a6:	c6 01       	movw	r24, r12
    23a8:	0e 94 8d 11 	call	0x231a	; 0x231a <_ZN6Stream9timedReadEv>
    if (c < 0) break;
    23ac:	97 fd       	sbrc	r25, 7
    23ae:	05 c0       	rjmp	.+10     	; 0x23ba <_ZN6Stream9readBytesEPcj+0x34>
    *buffer++ = (char)c;
    23b0:	f8 01       	movw	r30, r16
    23b2:	81 93       	st	Z+, r24
    23b4:	8f 01       	movw	r16, r30
    count++;
    23b6:	21 96       	adiw	r28, 0x01	; 1
// the buffer is NOT null terminated.
//
size_t Stream::readBytes(char *buffer, size_t length)
{
  size_t count = 0;
  while (count < length) {
    23b8:	f3 cf       	rjmp	.-26     	; 0x23a0 <_ZN6Stream9readBytesEPcj+0x1a>
    23ba:	7e 01       	movw	r14, r28
    if (c < 0) break;
    *buffer++ = (char)c;
    count++;
  }
  return count;
}
    23bc:	c7 01       	movw	r24, r14
    23be:	df 91       	pop	r29
    23c0:	cf 91       	pop	r28
    23c2:	1f 91       	pop	r17
    23c4:	0f 91       	pop	r16
    23c6:	ff 90       	pop	r15
    23c8:	ef 90       	pop	r14
    23ca:	df 90       	pop	r13
    23cc:	cf 90       	pop	r12
    23ce:	08 95       	ret

000023d0 <nothing>:
#include <avr/pgmspace.h>
#include <stdio.h>

#include "wiring_private.h"

static void nothing(void) {
    23d0:	08 95       	ret

000023d2 <attachInterrupt>:
#endif
};
// volatile static voidFuncPtr twiIntFunc;

void attachInterrupt(uint8_t interruptNum, void (*userFunc)(void), int mode) {
  if(interruptNum < EXTERNAL_NUM_INTERRUPTS) {
    23d2:	82 30       	cpi	r24, 0x02	; 2
    23d4:	e8 f4       	brcc	.+58     	; 0x2410 <attachInterrupt+0x3e>
    intFunc[interruptNum] = userFunc;
    23d6:	e8 2f       	mov	r30, r24
    23d8:	f0 e0       	ldi	r31, 0x00	; 0
    23da:	ee 0f       	add	r30, r30
    23dc:	ff 1f       	adc	r31, r31
    23de:	ea 5f       	subi	r30, 0xFA	; 250
    23e0:	fe 4f       	sbci	r31, 0xFE	; 254
    23e2:	71 83       	std	Z+1, r23	; 0x01
    23e4:	60 83       	st	Z, r22
    // to the configuration bits in the hardware register, so we simply shift
    // the mode into place.
      
    // Enable the interrupt.
      
    switch (interruptNum) {
    23e6:	81 30       	cpi	r24, 0x01	; 1
    23e8:	41 f0       	breq	.+16     	; 0x23fa <attachInterrupt+0x28>
      EIMSK |= (1 << INT7);
      break;
#else		
    case 0:
    #if defined(EICRA) && defined(ISC00) && defined(EIMSK)
      EICRA = (EICRA & ~((1 << ISC00) | (1 << ISC01))) | (mode << ISC00);
    23ea:	80 91 69 00 	lds	r24, 0x0069	; 0x800069 <__TEXT_REGION_LENGTH__+0x7e0069>
    23ee:	8c 7f       	andi	r24, 0xFC	; 252
    23f0:	48 2b       	or	r20, r24
    23f2:	40 93 69 00 	sts	0x0069, r20	; 0x800069 <__TEXT_REGION_LENGTH__+0x7e0069>
      EIMSK |= (1 << INT0);
    23f6:	e8 9a       	sbi	0x1d, 0	; 29
      MCUCR = (MCUCR & ~((1 << ISC00) | (1 << ISC01))) | (mode << ISC00);
      GIMSK |= (1 << INT0);
    #else
      #error attachInterrupt not finished for this CPU (case 0)
    #endif
      break;
    23f8:	08 95       	ret

    case 1:
    #if defined(EICRA) && defined(ISC10) && defined(ISC11) && defined(EIMSK)
      EICRA = (EICRA & ~((1 << ISC10) | (1 << ISC11))) | (mode << ISC10);
    23fa:	80 91 69 00 	lds	r24, 0x0069	; 0x800069 <__TEXT_REGION_LENGTH__+0x7e0069>
    23fe:	83 7f       	andi	r24, 0xF3	; 243
    2400:	44 0f       	add	r20, r20
    2402:	55 1f       	adc	r21, r21
    2404:	44 0f       	add	r20, r20
    2406:	55 1f       	adc	r21, r21
    2408:	48 2b       	or	r20, r24
    240a:	40 93 69 00 	sts	0x0069, r20	; 0x800069 <__TEXT_REGION_LENGTH__+0x7e0069>
      EIMSK |= (1 << INT1);
    240e:	e9 9a       	sbi	0x1d, 1	; 29
    2410:	08 95       	ret

00002412 <detachInterrupt>:
    }
  }
}

void detachInterrupt(uint8_t interruptNum) {
  if(interruptNum < EXTERNAL_NUM_INTERRUPTS) {
    2412:	82 30       	cpi	r24, 0x02	; 2
    2414:	78 f4       	brcc	.+30     	; 0x2434 <detachInterrupt+0x22>
    // Disable the interrupt.  (We can't assume that interruptNum is equal
    // to the number of the EIMSK bit to clear, as this isn't true on the 
    // ATmega8.  There, INT0 is 6 and INT1 is 7.)
    switch (interruptNum) {
    2416:	81 30       	cpi	r24, 0x01	; 1
    2418:	11 f0       	breq	.+4      	; 0x241e <detachInterrupt+0xc>
      EIMSK &= ~(1 << INT7);
      break;
#else
    case 0:
    #if defined(EIMSK) && defined(INT0)
      EIMSK &= ~(1 << INT0);
    241a:	e8 98       	cbi	0x1d, 0	; 29
    #elif defined(GIMSK) && defined(INT0)
      GIMSK &= ~(1 << INT0);
    #else
      #error detachInterrupt not finished for this cpu
    #endif
      break;
    241c:	01 c0       	rjmp	.+2      	; 0x2420 <detachInterrupt+0xe>

    case 1:
    #if defined(EIMSK) && defined(INT1)
      EIMSK &= ~(1 << INT1);
    241e:	e9 98       	cbi	0x1d, 1	; 29
    #endif
      break;       
#endif
    }
      
    intFunc[interruptNum] = nothing;
    2420:	e8 2f       	mov	r30, r24
    2422:	f0 e0       	ldi	r31, 0x00	; 0
    2424:	ee 0f       	add	r30, r30
    2426:	ff 1f       	adc	r31, r31
    2428:	ea 5f       	subi	r30, 0xFA	; 250
    242a:	fe 4f       	sbci	r31, 0xFE	; 254
    242c:	88 ee       	ldi	r24, 0xE8	; 232
    242e:	91 e1       	ldi	r25, 0x11	; 17
    2430:	91 83       	std	Z+1, r25	; 0x01
    2432:	80 83       	st	Z, r24
    2434:	08 95       	ret

00002436 <__vector_1>:
IMPLEMENT_ISR(INT6_vect, EXTERNAL_INT_6)
IMPLEMENT_ISR(INT7_vect, EXTERNAL_INT_7)

#else

IMPLEMENT_ISR(INT0_vect, EXTERNAL_INT_0)
    2436:	1f 92       	push	r1
    2438:	0f 92       	push	r0
    243a:	0f b6       	in	r0, 0x3f	; 63
    243c:	0f 92       	push	r0
    243e:	11 24       	eor	r1, r1
    2440:	2f 93       	push	r18
    2442:	3f 93       	push	r19
    2444:	4f 93       	push	r20
    2446:	5f 93       	push	r21
    2448:	6f 93       	push	r22
    244a:	7f 93       	push	r23
    244c:	8f 93       	push	r24
    244e:	9f 93       	push	r25
    2450:	af 93       	push	r26
    2452:	bf 93       	push	r27
    2454:	ef 93       	push	r30
    2456:	ff 93       	push	r31
    2458:	e0 91 06 01 	lds	r30, 0x0106	; 0x800106 <intFunc>
    245c:	f0 91 07 01 	lds	r31, 0x0107	; 0x800107 <intFunc+0x1>
    2460:	09 95       	icall
    2462:	ff 91       	pop	r31
    2464:	ef 91       	pop	r30
    2466:	bf 91       	pop	r27
    2468:	af 91       	pop	r26
    246a:	9f 91       	pop	r25
    246c:	8f 91       	pop	r24
    246e:	7f 91       	pop	r23
    2470:	6f 91       	pop	r22
    2472:	5f 91       	pop	r21
    2474:	4f 91       	pop	r20
    2476:	3f 91       	pop	r19
    2478:	2f 91       	pop	r18
    247a:	0f 90       	pop	r0
    247c:	0f be       	out	0x3f, r0	; 63
    247e:	0f 90       	pop	r0
    2480:	1f 90       	pop	r1
    2482:	18 95       	reti

00002484 <__vector_2>:
IMPLEMENT_ISR(INT1_vect, EXTERNAL_INT_1)
    2484:	1f 92       	push	r1
    2486:	0f 92       	push	r0
    2488:	0f b6       	in	r0, 0x3f	; 63
    248a:	0f 92       	push	r0
    248c:	11 24       	eor	r1, r1
    248e:	2f 93       	push	r18
    2490:	3f 93       	push	r19
    2492:	4f 93       	push	r20
    2494:	5f 93       	push	r21
    2496:	6f 93       	push	r22
    2498:	7f 93       	push	r23
    249a:	8f 93       	push	r24
    249c:	9f 93       	push	r25
    249e:	af 93       	push	r26
    24a0:	bf 93       	push	r27
    24a2:	ef 93       	push	r30
    24a4:	ff 93       	push	r31
    24a6:	e0 91 08 01 	lds	r30, 0x0108	; 0x800108 <intFunc+0x2>
    24aa:	f0 91 09 01 	lds	r31, 0x0109	; 0x800109 <intFunc+0x3>
    24ae:	09 95       	icall
    24b0:	ff 91       	pop	r31
    24b2:	ef 91       	pop	r30
    24b4:	bf 91       	pop	r27
    24b6:	af 91       	pop	r26
    24b8:	9f 91       	pop	r25
    24ba:	8f 91       	pop	r24
    24bc:	7f 91       	pop	r23
    24be:	6f 91       	pop	r22
    24c0:	5f 91       	pop	r21
    24c2:	4f 91       	pop	r20
    24c4:	3f 91       	pop	r19
    24c6:	2f 91       	pop	r18
    24c8:	0f 90       	pop	r0
    24ca:	0f be       	out	0x3f, r0	; 63
    24cc:	0f 90       	pop	r0
    24ce:	1f 90       	pop	r1
    24d0:	18 95       	reti

000024d2 <__vector_16>:
		while ( ms > 0 && (micros() - start) >= 1000) {
			ms--;
			start += 1000;
		}
	}
}
    24d2:	1f 92       	push	r1
    24d4:	0f 92       	push	r0
    24d6:	0f b6       	in	r0, 0x3f	; 63
    24d8:	0f 92       	push	r0
    24da:	11 24       	eor	r1, r1
    24dc:	2f 93       	push	r18
    24de:	3f 93       	push	r19
    24e0:	8f 93       	push	r24
    24e2:	9f 93       	push	r25
    24e4:	af 93       	push	r26
    24e6:	bf 93       	push	r27
    24e8:	80 91 41 05 	lds	r24, 0x0541	; 0x800541 <timer0_millis>
    24ec:	90 91 42 05 	lds	r25, 0x0542	; 0x800542 <timer0_millis+0x1>
    24f0:	a0 91 43 05 	lds	r26, 0x0543	; 0x800543 <timer0_millis+0x2>
    24f4:	b0 91 44 05 	lds	r27, 0x0544	; 0x800544 <timer0_millis+0x3>
    24f8:	30 91 40 05 	lds	r19, 0x0540	; 0x800540 <timer0_fract>
    24fc:	23 e0       	ldi	r18, 0x03	; 3
    24fe:	23 0f       	add	r18, r19
    2500:	2d 37       	cpi	r18, 0x7D	; 125
    2502:	20 f4       	brcc	.+8      	; 0x250c <__vector_16+0x3a>
    2504:	01 96       	adiw	r24, 0x01	; 1
    2506:	a1 1d       	adc	r26, r1
    2508:	b1 1d       	adc	r27, r1
    250a:	05 c0       	rjmp	.+10     	; 0x2516 <__vector_16+0x44>
    250c:	26 e8       	ldi	r18, 0x86	; 134
    250e:	23 0f       	add	r18, r19
    2510:	02 96       	adiw	r24, 0x02	; 2
    2512:	a1 1d       	adc	r26, r1
    2514:	b1 1d       	adc	r27, r1
    2516:	20 93 40 05 	sts	0x0540, r18	; 0x800540 <timer0_fract>
    251a:	80 93 41 05 	sts	0x0541, r24	; 0x800541 <timer0_millis>
    251e:	90 93 42 05 	sts	0x0542, r25	; 0x800542 <timer0_millis+0x1>
    2522:	a0 93 43 05 	sts	0x0543, r26	; 0x800543 <timer0_millis+0x2>
    2526:	b0 93 44 05 	sts	0x0544, r27	; 0x800544 <timer0_millis+0x3>
    252a:	80 91 45 05 	lds	r24, 0x0545	; 0x800545 <timer0_overflow_count>
    252e:	90 91 46 05 	lds	r25, 0x0546	; 0x800546 <timer0_overflow_count+0x1>
    2532:	a0 91 47 05 	lds	r26, 0x0547	; 0x800547 <timer0_overflow_count+0x2>
    2536:	b0 91 48 05 	lds	r27, 0x0548	; 0x800548 <timer0_overflow_count+0x3>
    253a:	01 96       	adiw	r24, 0x01	; 1
    253c:	a1 1d       	adc	r26, r1
    253e:	b1 1d       	adc	r27, r1
    2540:	80 93 45 05 	sts	0x0545, r24	; 0x800545 <timer0_overflow_count>
    2544:	90 93 46 05 	sts	0x0546, r25	; 0x800546 <timer0_overflow_count+0x1>
    2548:	a0 93 47 05 	sts	0x0547, r26	; 0x800547 <timer0_overflow_count+0x2>
    254c:	b0 93 48 05 	sts	0x0548, r27	; 0x800548 <timer0_overflow_count+0x3>
    2550:	bf 91       	pop	r27
    2552:	af 91       	pop	r26
    2554:	9f 91       	pop	r25
    2556:	8f 91       	pop	r24
    2558:	3f 91       	pop	r19
    255a:	2f 91       	pop	r18
    255c:	0f 90       	pop	r0
    255e:	0f be       	out	0x3f, r0	; 63
    2560:	0f 90       	pop	r0
    2562:	1f 90       	pop	r1
    2564:	18 95       	reti

00002566 <millis>:
    2566:	2f b7       	in	r18, 0x3f	; 63
    2568:	f8 94       	cli
    256a:	60 91 41 05 	lds	r22, 0x0541	; 0x800541 <timer0_millis>
    256e:	70 91 42 05 	lds	r23, 0x0542	; 0x800542 <timer0_millis+0x1>
    2572:	80 91 43 05 	lds	r24, 0x0543	; 0x800543 <timer0_millis+0x2>
    2576:	90 91 44 05 	lds	r25, 0x0544	; 0x800544 <timer0_millis+0x3>
    257a:	2f bf       	out	0x3f, r18	; 63
    257c:	08 95       	ret

0000257e <delayMicroseconds>:
#elif F_CPU >= 16000000L
	// for the 16 MHz clock on most Arduino boards

	// for a one-microsecond delay, simply return.  the overhead
	// of the function call takes 14 (16) cycles, which is 1us
	if (us <= 1) return; //  = 3 cycles, (4 when true)
    257e:	82 30       	cpi	r24, 0x02	; 2
    2580:	91 05       	cpc	r25, r1
    2582:	38 f0       	brcs	.+14     	; 0x2592 <delayMicroseconds+0x14>

	// the following loop takes 1/4 of a microsecond (4 cycles)
	// per iteration, so execute it four times for each microsecond of
	// delay requested.
	us <<= 2; // x4 us, = 4 cycles
    2584:	88 0f       	add	r24, r24
    2586:	99 1f       	adc	r25, r25
    2588:	88 0f       	add	r24, r24
    258a:	99 1f       	adc	r25, r25

	// account for the time taken in the preceeding commands.
	// we just burned 19 (21) cycles above, remove 5, (5*4=20)
	// us is at least 8 so we can substract 5
	us -= 5; // = 2 cycles,
    258c:	05 97       	sbiw	r24, 0x05	; 5
	

#endif

	// busy wait
	__asm__ __volatile__ (
    258e:	01 97       	sbiw	r24, 0x01	; 1
    2590:	f1 f7       	brne	.-4      	; 0x258e <delayMicroseconds+0x10>
    2592:	08 95       	ret

00002594 <init>:

void init()
{
	// this needs to be called before setup() or some functions won't
	// work there
	sei();
    2594:	78 94       	sei
	
	// on the ATmega168, timer 0 is also used for fast hardware pwm
	// (using phase-correct PWM would mean that timer 0 overflowed half as often
	// resulting in different millis() behavior on the ATmega8 and ATmega168)
#if defined(TCCR0A) && defined(WGM01)
	sbi(TCCR0A, WGM01);
    2596:	84 b5       	in	r24, 0x24	; 36
    2598:	82 60       	ori	r24, 0x02	; 2
    259a:	84 bd       	out	0x24, r24	; 36
	sbi(TCCR0A, WGM00);
    259c:	84 b5       	in	r24, 0x24	; 36
    259e:	81 60       	ori	r24, 0x01	; 1
    25a0:	84 bd       	out	0x24, r24	; 36
	// this combination is for the standard atmega8
	sbi(TCCR0, CS01);
	sbi(TCCR0, CS00);
#elif defined(TCCR0B) && defined(CS01) && defined(CS00)
	// this combination is for the standard 168/328/1280/2560
	sbi(TCCR0B, CS01);
    25a2:	85 b5       	in	r24, 0x25	; 37
    25a4:	82 60       	ori	r24, 0x02	; 2
    25a6:	85 bd       	out	0x25, r24	; 37
	sbi(TCCR0B, CS00);
    25a8:	85 b5       	in	r24, 0x25	; 37
    25aa:	81 60       	ori	r24, 0x01	; 1
    25ac:	85 bd       	out	0x25, r24	; 37

	// enable timer 0 overflow interrupt
#if defined(TIMSK) && defined(TOIE0)
	sbi(TIMSK, TOIE0);
#elif defined(TIMSK0) && defined(TOIE0)
	sbi(TIMSK0, TOIE0);
    25ae:	ee e6       	ldi	r30, 0x6E	; 110
    25b0:	f0 e0       	ldi	r31, 0x00	; 0
    25b2:	80 81       	ld	r24, Z
    25b4:	81 60       	ori	r24, 0x01	; 1
    25b6:	80 83       	st	Z, r24
	// this is better for motors as it ensures an even waveform
	// note, however, that fast pwm mode can achieve a frequency of up
	// 8 MHz (with a 16 MHz clock) at 50% duty cycle

#if defined(TCCR1B) && defined(CS11) && defined(CS10)
	TCCR1B = 0;
    25b8:	e1 e8       	ldi	r30, 0x81	; 129
    25ba:	f0 e0       	ldi	r31, 0x00	; 0
    25bc:	10 82       	st	Z, r1

	// set timer 1 prescale factor to 64
	sbi(TCCR1B, CS11);
    25be:	80 81       	ld	r24, Z
    25c0:	82 60       	ori	r24, 0x02	; 2
    25c2:	80 83       	st	Z, r24
#if F_CPU >= 8000000L
	sbi(TCCR1B, CS10);
    25c4:	80 81       	ld	r24, Z
    25c6:	81 60       	ori	r24, 0x01	; 1
    25c8:	80 83       	st	Z, r24
	sbi(TCCR1, CS10);
#endif
#endif
	// put timer 1 in 8-bit phase correct pwm mode
#if defined(TCCR1A) && defined(WGM10)
	sbi(TCCR1A, WGM10);
    25ca:	e0 e8       	ldi	r30, 0x80	; 128
    25cc:	f0 e0       	ldi	r31, 0x00	; 0
    25ce:	80 81       	ld	r24, Z
    25d0:	81 60       	ori	r24, 0x01	; 1
    25d2:	80 83       	st	Z, r24

	// set timer 2 prescale factor to 64
#if defined(TCCR2) && defined(CS22)
	sbi(TCCR2, CS22);
#elif defined(TCCR2B) && defined(CS22)
	sbi(TCCR2B, CS22);
    25d4:	e1 eb       	ldi	r30, 0xB1	; 177
    25d6:	f0 e0       	ldi	r31, 0x00	; 0
    25d8:	80 81       	ld	r24, Z
    25da:	84 60       	ori	r24, 0x04	; 4
    25dc:	80 83       	st	Z, r24

	// configure timer 2 for phase correct pwm (8-bit)
#if defined(TCCR2) && defined(WGM20)
	sbi(TCCR2, WGM20);
#elif defined(TCCR2A) && defined(WGM20)
	sbi(TCCR2A, WGM20);
    25de:	e0 eb       	ldi	r30, 0xB0	; 176
    25e0:	f0 e0       	ldi	r31, 0x00	; 0
    25e2:	80 81       	ld	r24, Z
    25e4:	81 60       	ori	r24, 0x01	; 1
    25e6:	80 83       	st	Z, r24
#endif

#if defined(ADCSRA)
	// set a2d prescaler so we are inside the desired 50-200 KHz range.
	#if F_CPU >= 16000000 // 16 MHz / 128 = 125 KHz
		sbi(ADCSRA, ADPS2);
    25e8:	ea e7       	ldi	r30, 0x7A	; 122
    25ea:	f0 e0       	ldi	r31, 0x00	; 0
    25ec:	80 81       	ld	r24, Z
    25ee:	84 60       	ori	r24, 0x04	; 4
    25f0:	80 83       	st	Z, r24
		sbi(ADCSRA, ADPS1);
    25f2:	80 81       	ld	r24, Z
    25f4:	82 60       	ori	r24, 0x02	; 2
    25f6:	80 83       	st	Z, r24
		sbi(ADCSRA, ADPS0);
    25f8:	80 81       	ld	r24, Z
    25fa:	81 60       	ori	r24, 0x01	; 1
    25fc:	80 83       	st	Z, r24
		cbi(ADCSRA, ADPS2);
		cbi(ADCSRA, ADPS1);
		sbi(ADCSRA, ADPS0);
	#endif
	// enable a2d conversions
	sbi(ADCSRA, ADEN);
    25fe:	80 81       	ld	r24, Z
    2600:	80 68       	ori	r24, 0x80	; 128
    2602:	80 83       	st	Z, r24
	// here so they can be used as normal digital i/o; they will be
	// reconnected in Serial.begin()
#if defined(UCSRB)
	UCSRB = 0;
#elif defined(UCSR0B)
	UCSR0B = 0;
    2604:	10 92 c1 00 	sts	0x00C1, r1	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
    2608:	08 95       	ret

0000260a <turnOffPWM>:
//
//static inline void turnOffPWM(uint8_t timer) __attribute__ ((always_inline));
//static inline void turnOffPWM(uint8_t timer)
static void turnOffPWM(uint8_t timer)
{
	switch (timer)
    260a:	83 30       	cpi	r24, 0x03	; 3
    260c:	81 f0       	breq	.+32     	; 0x262e <turnOffPWM+0x24>
    260e:	28 f4       	brcc	.+10     	; 0x261a <turnOffPWM+0x10>
    2610:	81 30       	cpi	r24, 0x01	; 1
    2612:	99 f0       	breq	.+38     	; 0x263a <turnOffPWM+0x30>
    2614:	82 30       	cpi	r24, 0x02	; 2
    2616:	a1 f0       	breq	.+40     	; 0x2640 <turnOffPWM+0x36>
    2618:	08 95       	ret
    261a:	87 30       	cpi	r24, 0x07	; 7
    261c:	a9 f0       	breq	.+42     	; 0x2648 <turnOffPWM+0x3e>
    261e:	88 30       	cpi	r24, 0x08	; 8
    2620:	b9 f0       	breq	.+46     	; 0x2650 <turnOffPWM+0x46>
    2622:	84 30       	cpi	r24, 0x04	; 4
    2624:	d1 f4       	brne	.+52     	; 0x265a <turnOffPWM+0x50>
	{
		#if defined(TCCR1A) && defined(COM1A1)
		case TIMER1A:   cbi(TCCR1A, COM1A1);    break;
		#endif
		#if defined(TCCR1A) && defined(COM1B1)
		case TIMER1B:   cbi(TCCR1A, COM1B1);    break;
    2626:	80 91 80 00 	lds	r24, 0x0080	; 0x800080 <__TEXT_REGION_LENGTH__+0x7e0080>
    262a:	8f 7d       	andi	r24, 0xDF	; 223
    262c:	03 c0       	rjmp	.+6      	; 0x2634 <turnOffPWM+0x2a>
static void turnOffPWM(uint8_t timer)
{
	switch (timer)
	{
		#if defined(TCCR1A) && defined(COM1A1)
		case TIMER1A:   cbi(TCCR1A, COM1A1);    break;
    262e:	80 91 80 00 	lds	r24, 0x0080	; 0x800080 <__TEXT_REGION_LENGTH__+0x7e0080>
    2632:	8f 77       	andi	r24, 0x7F	; 127
		#endif
		#if defined(TCCR1A) && defined(COM1B1)
		case TIMER1B:   cbi(TCCR1A, COM1B1);    break;
    2634:	80 93 80 00 	sts	0x0080, r24	; 0x800080 <__TEXT_REGION_LENGTH__+0x7e0080>
    2638:	08 95       	ret
		#if defined(TCCR2) && defined(COM21)
		case  TIMER2:   cbi(TCCR2, COM21);      break;
		#endif
		
		#if defined(TCCR0A) && defined(COM0A1)
		case  TIMER0A:  cbi(TCCR0A, COM0A1);    break;
    263a:	84 b5       	in	r24, 0x24	; 36
    263c:	8f 77       	andi	r24, 0x7F	; 127
    263e:	02 c0       	rjmp	.+4      	; 0x2644 <turnOffPWM+0x3a>
		#endif
		
		#if defined(TCCR0A) && defined(COM0B1)
		case  TIMER0B:  cbi(TCCR0A, COM0B1);    break;
    2640:	84 b5       	in	r24, 0x24	; 36
    2642:	8f 7d       	andi	r24, 0xDF	; 223
    2644:	84 bd       	out	0x24, r24	; 36
    2646:	08 95       	ret
		#endif
		#if defined(TCCR2A) && defined(COM2A1)
		case  TIMER2A:  cbi(TCCR2A, COM2A1);    break;
    2648:	80 91 b0 00 	lds	r24, 0x00B0	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7e00b0>
    264c:	8f 77       	andi	r24, 0x7F	; 127
    264e:	03 c0       	rjmp	.+6      	; 0x2656 <turnOffPWM+0x4c>
		#endif
		#if defined(TCCR2A) && defined(COM2B1)
		case  TIMER2B:  cbi(TCCR2A, COM2B1);    break;
    2650:	80 91 b0 00 	lds	r24, 0x00B0	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7e00b0>
    2654:	8f 7d       	andi	r24, 0xDF	; 223
    2656:	80 93 b0 00 	sts	0x00B0, r24	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7e00b0>
    265a:	08 95       	ret

0000265c <pinMode>:
#define ARDUINO_MAIN
#include "wiring_private.h"
#include "pins_arduino.h"

void pinMode(uint8_t pin, uint8_t mode)
{
    265c:	cf 93       	push	r28
    265e:	df 93       	push	r29
	uint8_t bit = digitalPinToBitMask(pin);
    2660:	90 e0       	ldi	r25, 0x00	; 0
    2662:	fc 01       	movw	r30, r24
    2664:	e2 50       	subi	r30, 0x02	; 2
    2666:	ff 4f       	sbci	r31, 0xFF	; 255
    2668:	24 91       	lpm	r18, Z
	uint8_t port = digitalPinToPort(pin);
    266a:	fc 01       	movw	r30, r24
    266c:	ee 5e       	subi	r30, 0xEE	; 238
    266e:	fe 4f       	sbci	r31, 0xFE	; 254
    2670:	84 91       	lpm	r24, Z
	volatile uint8_t *reg, *out;

	if (port == NOT_A_PIN) return;
    2672:	88 23       	and	r24, r24
    2674:	61 f1       	breq	.+88     	; 0x26ce <pinMode+0x72>

	// JWS: can I let the optimizer do this?
	reg = portModeRegister(port);
    2676:	90 e0       	ldi	r25, 0x00	; 0
    2678:	88 0f       	add	r24, r24
    267a:	99 1f       	adc	r25, r25
    267c:	fc 01       	movw	r30, r24
    267e:	e0 5d       	subi	r30, 0xD0	; 208
    2680:	fe 4f       	sbci	r31, 0xFE	; 254
    2682:	c5 91       	lpm	r28, Z+
    2684:	d4 91       	lpm	r29, Z
	out = portOutputRegister(port);
    2686:	fc 01       	movw	r30, r24
    2688:	ea 5d       	subi	r30, 0xDA	; 218
    268a:	fe 4f       	sbci	r31, 0xFE	; 254
    268c:	a5 91       	lpm	r26, Z+
    268e:	b4 91       	lpm	r27, Z

	if (mode == INPUT) { 
    2690:	61 11       	cpse	r22, r1
    2692:	09 c0       	rjmp	.+18     	; 0x26a6 <pinMode+0x4a>
		uint8_t oldSREG = SREG;
    2694:	9f b7       	in	r25, 0x3f	; 63
                cli();
    2696:	f8 94       	cli
		*reg &= ~bit;
    2698:	88 81       	ld	r24, Y
    269a:	20 95       	com	r18
    269c:	82 23       	and	r24, r18
    269e:	88 83       	st	Y, r24
		*out &= ~bit;
    26a0:	ec 91       	ld	r30, X
    26a2:	2e 23       	and	r18, r30
    26a4:	0b c0       	rjmp	.+22     	; 0x26bc <pinMode+0x60>
		SREG = oldSREG;
	} else if (mode == INPUT_PULLUP) {
    26a6:	62 30       	cpi	r22, 0x02	; 2
    26a8:	61 f4       	brne	.+24     	; 0x26c2 <pinMode+0x66>
		uint8_t oldSREG = SREG;
    26aa:	9f b7       	in	r25, 0x3f	; 63
                cli();
    26ac:	f8 94       	cli
		*reg &= ~bit;
    26ae:	88 81       	ld	r24, Y
    26b0:	32 2f       	mov	r19, r18
    26b2:	30 95       	com	r19
    26b4:	83 23       	and	r24, r19
    26b6:	88 83       	st	Y, r24
		*out |= bit;
    26b8:	ec 91       	ld	r30, X
    26ba:	2e 2b       	or	r18, r30
    26bc:	2c 93       	st	X, r18
		SREG = oldSREG;
    26be:	9f bf       	out	0x3f, r25	; 63
    26c0:	06 c0       	rjmp	.+12     	; 0x26ce <pinMode+0x72>
	} else {
		uint8_t oldSREG = SREG;
    26c2:	8f b7       	in	r24, 0x3f	; 63
                cli();
    26c4:	f8 94       	cli
		*reg |= bit;
    26c6:	e8 81       	ld	r30, Y
    26c8:	2e 2b       	or	r18, r30
    26ca:	28 83       	st	Y, r18
		SREG = oldSREG;
    26cc:	8f bf       	out	0x3f, r24	; 63
	}
}
    26ce:	df 91       	pop	r29
    26d0:	cf 91       	pop	r28
    26d2:	08 95       	ret

000026d4 <digitalWrite>:
		#endif
	}
}

void digitalWrite(uint8_t pin, uint8_t val)
{
    26d4:	1f 93       	push	r17
    26d6:	cf 93       	push	r28
    26d8:	df 93       	push	r29
	uint8_t timer = digitalPinToTimer(pin);
    26da:	28 2f       	mov	r18, r24
    26dc:	30 e0       	ldi	r19, 0x00	; 0
    26de:	f9 01       	movw	r30, r18
    26e0:	e6 51       	subi	r30, 0x16	; 22
    26e2:	ff 4f       	sbci	r31, 0xFF	; 255
    26e4:	84 91       	lpm	r24, Z
	uint8_t bit = digitalPinToBitMask(pin);
    26e6:	f9 01       	movw	r30, r18
    26e8:	e2 50       	subi	r30, 0x02	; 2
    26ea:	ff 4f       	sbci	r31, 0xFF	; 255
    26ec:	d4 91       	lpm	r29, Z
	uint8_t port = digitalPinToPort(pin);
    26ee:	f9 01       	movw	r30, r18
    26f0:	ee 5e       	subi	r30, 0xEE	; 238
    26f2:	fe 4f       	sbci	r31, 0xFE	; 254
    26f4:	c4 91       	lpm	r28, Z
	volatile uint8_t *out;

	if (port == NOT_A_PIN) return;
    26f6:	cc 23       	and	r28, r28
    26f8:	c1 f0       	breq	.+48     	; 0x272a <digitalWrite+0x56>
    26fa:	16 2f       	mov	r17, r22

	// If the pin that support PWM output, we need to turn it off
	// before doing a digital write.
	if (timer != NOT_ON_TIMER) turnOffPWM(timer);
    26fc:	81 11       	cpse	r24, r1
    26fe:	0e 94 05 13 	call	0x260a	; 0x260a <turnOffPWM>

	out = portOutputRegister(port);
    2702:	ec 2f       	mov	r30, r28
    2704:	f0 e0       	ldi	r31, 0x00	; 0
    2706:	ee 0f       	add	r30, r30
    2708:	ff 1f       	adc	r31, r31
    270a:	ea 5d       	subi	r30, 0xDA	; 218
    270c:	fe 4f       	sbci	r31, 0xFE	; 254
    270e:	a5 91       	lpm	r26, Z+
    2710:	b4 91       	lpm	r27, Z

	uint8_t oldSREG = SREG;
    2712:	9f b7       	in	r25, 0x3f	; 63
	cli();
    2714:	f8 94       	cli

	if (val == LOW) {
    2716:	11 11       	cpse	r17, r1
    2718:	04 c0       	rjmp	.+8      	; 0x2722 <digitalWrite+0x4e>
		*out &= ~bit;
    271a:	8c 91       	ld	r24, X
    271c:	d0 95       	com	r29
    271e:	d8 23       	and	r29, r24
    2720:	02 c0       	rjmp	.+4      	; 0x2726 <digitalWrite+0x52>
	} else {
		*out |= bit;
    2722:	ec 91       	ld	r30, X
    2724:	de 2b       	or	r29, r30
    2726:	dc 93       	st	X, r29
	}

	SREG = oldSREG;
    2728:	9f bf       	out	0x3f, r25	; 63
}
    272a:	df 91       	pop	r29
    272c:	cf 91       	pop	r28
    272e:	1f 91       	pop	r17
    2730:	08 95       	ret

00002732 <__udivmodsi4>:
    2732:	a1 e2       	ldi	r26, 0x21	; 33
    2734:	1a 2e       	mov	r1, r26
    2736:	aa 1b       	sub	r26, r26
    2738:	bb 1b       	sub	r27, r27
    273a:	fd 01       	movw	r30, r26
    273c:	0d c0       	rjmp	.+26     	; 0x2758 <__udivmodsi4_ep>

0000273e <__udivmodsi4_loop>:
    273e:	aa 1f       	adc	r26, r26
    2740:	bb 1f       	adc	r27, r27
    2742:	ee 1f       	adc	r30, r30
    2744:	ff 1f       	adc	r31, r31
    2746:	a2 17       	cp	r26, r18
    2748:	b3 07       	cpc	r27, r19
    274a:	e4 07       	cpc	r30, r20
    274c:	f5 07       	cpc	r31, r21
    274e:	20 f0       	brcs	.+8      	; 0x2758 <__udivmodsi4_ep>
    2750:	a2 1b       	sub	r26, r18
    2752:	b3 0b       	sbc	r27, r19
    2754:	e4 0b       	sbc	r30, r20
    2756:	f5 0b       	sbc	r31, r21

00002758 <__udivmodsi4_ep>:
    2758:	66 1f       	adc	r22, r22
    275a:	77 1f       	adc	r23, r23
    275c:	88 1f       	adc	r24, r24
    275e:	99 1f       	adc	r25, r25
    2760:	1a 94       	dec	r1
    2762:	69 f7       	brne	.-38     	; 0x273e <__udivmodsi4_loop>
    2764:	60 95       	com	r22
    2766:	70 95       	com	r23
    2768:	80 95       	com	r24
    276a:	90 95       	com	r25
    276c:	9b 01       	movw	r18, r22
    276e:	ac 01       	movw	r20, r24
    2770:	bd 01       	movw	r22, r26
    2772:	cf 01       	movw	r24, r30
    2774:	08 95       	ret

00002776 <__tablejump2__>:
    2776:	ee 0f       	add	r30, r30
    2778:	ff 1f       	adc	r31, r31
    277a:	05 90       	lpm	r0, Z+
    277c:	f4 91       	lpm	r31, Z
    277e:	e0 2d       	mov	r30, r0
    2780:	09 94       	ijmp

00002782 <malloc>:
    2782:	0f 93       	push	r16
    2784:	1f 93       	push	r17
    2786:	cf 93       	push	r28
    2788:	df 93       	push	r29
    278a:	82 30       	cpi	r24, 0x02	; 2
    278c:	91 05       	cpc	r25, r1
    278e:	10 f4       	brcc	.+4      	; 0x2794 <malloc+0x12>
    2790:	82 e0       	ldi	r24, 0x02	; 2
    2792:	90 e0       	ldi	r25, 0x00	; 0
    2794:	e0 91 4b 05 	lds	r30, 0x054B	; 0x80054b <__flp>
    2798:	f0 91 4c 05 	lds	r31, 0x054C	; 0x80054c <__flp+0x1>
    279c:	20 e0       	ldi	r18, 0x00	; 0
    279e:	30 e0       	ldi	r19, 0x00	; 0
    27a0:	a0 e0       	ldi	r26, 0x00	; 0
    27a2:	b0 e0       	ldi	r27, 0x00	; 0
    27a4:	30 97       	sbiw	r30, 0x00	; 0
    27a6:	19 f1       	breq	.+70     	; 0x27ee <malloc+0x6c>
    27a8:	40 81       	ld	r20, Z
    27aa:	51 81       	ldd	r21, Z+1	; 0x01
    27ac:	02 81       	ldd	r16, Z+2	; 0x02
    27ae:	13 81       	ldd	r17, Z+3	; 0x03
    27b0:	48 17       	cp	r20, r24
    27b2:	59 07       	cpc	r21, r25
    27b4:	c8 f0       	brcs	.+50     	; 0x27e8 <malloc+0x66>
    27b6:	84 17       	cp	r24, r20
    27b8:	95 07       	cpc	r25, r21
    27ba:	69 f4       	brne	.+26     	; 0x27d6 <malloc+0x54>
    27bc:	10 97       	sbiw	r26, 0x00	; 0
    27be:	31 f0       	breq	.+12     	; 0x27cc <malloc+0x4a>
    27c0:	12 96       	adiw	r26, 0x02	; 2
    27c2:	0c 93       	st	X, r16
    27c4:	12 97       	sbiw	r26, 0x02	; 2
    27c6:	13 96       	adiw	r26, 0x03	; 3
    27c8:	1c 93       	st	X, r17
    27ca:	27 c0       	rjmp	.+78     	; 0x281a <malloc+0x98>
    27cc:	00 93 4b 05 	sts	0x054B, r16	; 0x80054b <__flp>
    27d0:	10 93 4c 05 	sts	0x054C, r17	; 0x80054c <__flp+0x1>
    27d4:	22 c0       	rjmp	.+68     	; 0x281a <malloc+0x98>
    27d6:	21 15       	cp	r18, r1
    27d8:	31 05       	cpc	r19, r1
    27da:	19 f0       	breq	.+6      	; 0x27e2 <malloc+0x60>
    27dc:	42 17       	cp	r20, r18
    27de:	53 07       	cpc	r21, r19
    27e0:	18 f4       	brcc	.+6      	; 0x27e8 <malloc+0x66>
    27e2:	9a 01       	movw	r18, r20
    27e4:	bd 01       	movw	r22, r26
    27e6:	ef 01       	movw	r28, r30
    27e8:	df 01       	movw	r26, r30
    27ea:	f8 01       	movw	r30, r16
    27ec:	db cf       	rjmp	.-74     	; 0x27a4 <malloc+0x22>
    27ee:	21 15       	cp	r18, r1
    27f0:	31 05       	cpc	r19, r1
    27f2:	f9 f0       	breq	.+62     	; 0x2832 <malloc+0xb0>
    27f4:	28 1b       	sub	r18, r24
    27f6:	39 0b       	sbc	r19, r25
    27f8:	24 30       	cpi	r18, 0x04	; 4
    27fa:	31 05       	cpc	r19, r1
    27fc:	80 f4       	brcc	.+32     	; 0x281e <malloc+0x9c>
    27fe:	8a 81       	ldd	r24, Y+2	; 0x02
    2800:	9b 81       	ldd	r25, Y+3	; 0x03
    2802:	61 15       	cp	r22, r1
    2804:	71 05       	cpc	r23, r1
    2806:	21 f0       	breq	.+8      	; 0x2810 <malloc+0x8e>
    2808:	fb 01       	movw	r30, r22
    280a:	93 83       	std	Z+3, r25	; 0x03
    280c:	82 83       	std	Z+2, r24	; 0x02
    280e:	04 c0       	rjmp	.+8      	; 0x2818 <malloc+0x96>
    2810:	90 93 4c 05 	sts	0x054C, r25	; 0x80054c <__flp+0x1>
    2814:	80 93 4b 05 	sts	0x054B, r24	; 0x80054b <__flp>
    2818:	fe 01       	movw	r30, r28
    281a:	32 96       	adiw	r30, 0x02	; 2
    281c:	44 c0       	rjmp	.+136    	; 0x28a6 <malloc+0x124>
    281e:	fe 01       	movw	r30, r28
    2820:	e2 0f       	add	r30, r18
    2822:	f3 1f       	adc	r31, r19
    2824:	81 93       	st	Z+, r24
    2826:	91 93       	st	Z+, r25
    2828:	22 50       	subi	r18, 0x02	; 2
    282a:	31 09       	sbc	r19, r1
    282c:	39 83       	std	Y+1, r19	; 0x01
    282e:	28 83       	st	Y, r18
    2830:	3a c0       	rjmp	.+116    	; 0x28a6 <malloc+0x124>
    2832:	20 91 49 05 	lds	r18, 0x0549	; 0x800549 <__brkval>
    2836:	30 91 4a 05 	lds	r19, 0x054A	; 0x80054a <__brkval+0x1>
    283a:	23 2b       	or	r18, r19
    283c:	41 f4       	brne	.+16     	; 0x284e <malloc+0xcc>
    283e:	20 91 02 01 	lds	r18, 0x0102	; 0x800102 <__malloc_heap_start>
    2842:	30 91 03 01 	lds	r19, 0x0103	; 0x800103 <__malloc_heap_start+0x1>
    2846:	30 93 4a 05 	sts	0x054A, r19	; 0x80054a <__brkval+0x1>
    284a:	20 93 49 05 	sts	0x0549, r18	; 0x800549 <__brkval>
    284e:	20 91 00 01 	lds	r18, 0x0100	; 0x800100 <__data_start>
    2852:	30 91 01 01 	lds	r19, 0x0101	; 0x800101 <__data_start+0x1>
    2856:	21 15       	cp	r18, r1
    2858:	31 05       	cpc	r19, r1
    285a:	41 f4       	brne	.+16     	; 0x286c <malloc+0xea>
    285c:	2d b7       	in	r18, 0x3d	; 61
    285e:	3e b7       	in	r19, 0x3e	; 62
    2860:	40 91 04 01 	lds	r20, 0x0104	; 0x800104 <__malloc_margin>
    2864:	50 91 05 01 	lds	r21, 0x0105	; 0x800105 <__malloc_margin+0x1>
    2868:	24 1b       	sub	r18, r20
    286a:	35 0b       	sbc	r19, r21
    286c:	e0 91 49 05 	lds	r30, 0x0549	; 0x800549 <__brkval>
    2870:	f0 91 4a 05 	lds	r31, 0x054A	; 0x80054a <__brkval+0x1>
    2874:	e2 17       	cp	r30, r18
    2876:	f3 07       	cpc	r31, r19
    2878:	a0 f4       	brcc	.+40     	; 0x28a2 <malloc+0x120>
    287a:	2e 1b       	sub	r18, r30
    287c:	3f 0b       	sbc	r19, r31
    287e:	28 17       	cp	r18, r24
    2880:	39 07       	cpc	r19, r25
    2882:	78 f0       	brcs	.+30     	; 0x28a2 <malloc+0x120>
    2884:	ac 01       	movw	r20, r24
    2886:	4e 5f       	subi	r20, 0xFE	; 254
    2888:	5f 4f       	sbci	r21, 0xFF	; 255
    288a:	24 17       	cp	r18, r20
    288c:	35 07       	cpc	r19, r21
    288e:	48 f0       	brcs	.+18     	; 0x28a2 <malloc+0x120>
    2890:	4e 0f       	add	r20, r30
    2892:	5f 1f       	adc	r21, r31
    2894:	50 93 4a 05 	sts	0x054A, r21	; 0x80054a <__brkval+0x1>
    2898:	40 93 49 05 	sts	0x0549, r20	; 0x800549 <__brkval>
    289c:	81 93       	st	Z+, r24
    289e:	91 93       	st	Z+, r25
    28a0:	02 c0       	rjmp	.+4      	; 0x28a6 <malloc+0x124>
    28a2:	e0 e0       	ldi	r30, 0x00	; 0
    28a4:	f0 e0       	ldi	r31, 0x00	; 0
    28a6:	cf 01       	movw	r24, r30
    28a8:	df 91       	pop	r29
    28aa:	cf 91       	pop	r28
    28ac:	1f 91       	pop	r17
    28ae:	0f 91       	pop	r16
    28b0:	08 95       	ret

000028b2 <free>:
    28b2:	cf 93       	push	r28
    28b4:	df 93       	push	r29
    28b6:	00 97       	sbiw	r24, 0x00	; 0
    28b8:	09 f4       	brne	.+2      	; 0x28bc <free+0xa>
    28ba:	81 c0       	rjmp	.+258    	; 0x29be <free+0x10c>
    28bc:	fc 01       	movw	r30, r24
    28be:	32 97       	sbiw	r30, 0x02	; 2
    28c0:	13 82       	std	Z+3, r1	; 0x03
    28c2:	12 82       	std	Z+2, r1	; 0x02
    28c4:	a0 91 4b 05 	lds	r26, 0x054B	; 0x80054b <__flp>
    28c8:	b0 91 4c 05 	lds	r27, 0x054C	; 0x80054c <__flp+0x1>
    28cc:	10 97       	sbiw	r26, 0x00	; 0
    28ce:	81 f4       	brne	.+32     	; 0x28f0 <free+0x3e>
    28d0:	20 81       	ld	r18, Z
    28d2:	31 81       	ldd	r19, Z+1	; 0x01
    28d4:	82 0f       	add	r24, r18
    28d6:	93 1f       	adc	r25, r19
    28d8:	20 91 49 05 	lds	r18, 0x0549	; 0x800549 <__brkval>
    28dc:	30 91 4a 05 	lds	r19, 0x054A	; 0x80054a <__brkval+0x1>
    28e0:	28 17       	cp	r18, r24
    28e2:	39 07       	cpc	r19, r25
    28e4:	51 f5       	brne	.+84     	; 0x293a <free+0x88>
    28e6:	f0 93 4a 05 	sts	0x054A, r31	; 0x80054a <__brkval+0x1>
    28ea:	e0 93 49 05 	sts	0x0549, r30	; 0x800549 <__brkval>
    28ee:	67 c0       	rjmp	.+206    	; 0x29be <free+0x10c>
    28f0:	ed 01       	movw	r28, r26
    28f2:	20 e0       	ldi	r18, 0x00	; 0
    28f4:	30 e0       	ldi	r19, 0x00	; 0
    28f6:	ce 17       	cp	r28, r30
    28f8:	df 07       	cpc	r29, r31
    28fa:	40 f4       	brcc	.+16     	; 0x290c <free+0x5a>
    28fc:	4a 81       	ldd	r20, Y+2	; 0x02
    28fe:	5b 81       	ldd	r21, Y+3	; 0x03
    2900:	9e 01       	movw	r18, r28
    2902:	41 15       	cp	r20, r1
    2904:	51 05       	cpc	r21, r1
    2906:	f1 f0       	breq	.+60     	; 0x2944 <free+0x92>
    2908:	ea 01       	movw	r28, r20
    290a:	f5 cf       	rjmp	.-22     	; 0x28f6 <free+0x44>
    290c:	d3 83       	std	Z+3, r29	; 0x03
    290e:	c2 83       	std	Z+2, r28	; 0x02
    2910:	40 81       	ld	r20, Z
    2912:	51 81       	ldd	r21, Z+1	; 0x01
    2914:	84 0f       	add	r24, r20
    2916:	95 1f       	adc	r25, r21
    2918:	c8 17       	cp	r28, r24
    291a:	d9 07       	cpc	r29, r25
    291c:	59 f4       	brne	.+22     	; 0x2934 <free+0x82>
    291e:	88 81       	ld	r24, Y
    2920:	99 81       	ldd	r25, Y+1	; 0x01
    2922:	84 0f       	add	r24, r20
    2924:	95 1f       	adc	r25, r21
    2926:	02 96       	adiw	r24, 0x02	; 2
    2928:	91 83       	std	Z+1, r25	; 0x01
    292a:	80 83       	st	Z, r24
    292c:	8a 81       	ldd	r24, Y+2	; 0x02
    292e:	9b 81       	ldd	r25, Y+3	; 0x03
    2930:	93 83       	std	Z+3, r25	; 0x03
    2932:	82 83       	std	Z+2, r24	; 0x02
    2934:	21 15       	cp	r18, r1
    2936:	31 05       	cpc	r19, r1
    2938:	29 f4       	brne	.+10     	; 0x2944 <free+0x92>
    293a:	f0 93 4c 05 	sts	0x054C, r31	; 0x80054c <__flp+0x1>
    293e:	e0 93 4b 05 	sts	0x054B, r30	; 0x80054b <__flp>
    2942:	3d c0       	rjmp	.+122    	; 0x29be <free+0x10c>
    2944:	e9 01       	movw	r28, r18
    2946:	fb 83       	std	Y+3, r31	; 0x03
    2948:	ea 83       	std	Y+2, r30	; 0x02
    294a:	49 91       	ld	r20, Y+
    294c:	59 91       	ld	r21, Y+
    294e:	c4 0f       	add	r28, r20
    2950:	d5 1f       	adc	r29, r21
    2952:	ec 17       	cp	r30, r28
    2954:	fd 07       	cpc	r31, r29
    2956:	61 f4       	brne	.+24     	; 0x2970 <free+0xbe>
    2958:	80 81       	ld	r24, Z
    295a:	91 81       	ldd	r25, Z+1	; 0x01
    295c:	84 0f       	add	r24, r20
    295e:	95 1f       	adc	r25, r21
    2960:	02 96       	adiw	r24, 0x02	; 2
    2962:	e9 01       	movw	r28, r18
    2964:	99 83       	std	Y+1, r25	; 0x01
    2966:	88 83       	st	Y, r24
    2968:	82 81       	ldd	r24, Z+2	; 0x02
    296a:	93 81       	ldd	r25, Z+3	; 0x03
    296c:	9b 83       	std	Y+3, r25	; 0x03
    296e:	8a 83       	std	Y+2, r24	; 0x02
    2970:	e0 e0       	ldi	r30, 0x00	; 0
    2972:	f0 e0       	ldi	r31, 0x00	; 0
    2974:	12 96       	adiw	r26, 0x02	; 2
    2976:	8d 91       	ld	r24, X+
    2978:	9c 91       	ld	r25, X
    297a:	13 97       	sbiw	r26, 0x03	; 3
    297c:	00 97       	sbiw	r24, 0x00	; 0
    297e:	19 f0       	breq	.+6      	; 0x2986 <free+0xd4>
    2980:	fd 01       	movw	r30, r26
    2982:	dc 01       	movw	r26, r24
    2984:	f7 cf       	rjmp	.-18     	; 0x2974 <free+0xc2>
    2986:	8d 91       	ld	r24, X+
    2988:	9c 91       	ld	r25, X
    298a:	11 97       	sbiw	r26, 0x01	; 1
    298c:	9d 01       	movw	r18, r26
    298e:	2e 5f       	subi	r18, 0xFE	; 254
    2990:	3f 4f       	sbci	r19, 0xFF	; 255
    2992:	82 0f       	add	r24, r18
    2994:	93 1f       	adc	r25, r19
    2996:	20 91 49 05 	lds	r18, 0x0549	; 0x800549 <__brkval>
    299a:	30 91 4a 05 	lds	r19, 0x054A	; 0x80054a <__brkval+0x1>
    299e:	28 17       	cp	r18, r24
    29a0:	39 07       	cpc	r19, r25
    29a2:	69 f4       	brne	.+26     	; 0x29be <free+0x10c>
    29a4:	30 97       	sbiw	r30, 0x00	; 0
    29a6:	29 f4       	brne	.+10     	; 0x29b2 <free+0x100>
    29a8:	10 92 4c 05 	sts	0x054C, r1	; 0x80054c <__flp+0x1>
    29ac:	10 92 4b 05 	sts	0x054B, r1	; 0x80054b <__flp>
    29b0:	02 c0       	rjmp	.+4      	; 0x29b6 <free+0x104>
    29b2:	13 82       	std	Z+3, r1	; 0x03
    29b4:	12 82       	std	Z+2, r1	; 0x02
    29b6:	b0 93 4a 05 	sts	0x054A, r27	; 0x80054a <__brkval+0x1>
    29ba:	a0 93 49 05 	sts	0x0549, r26	; 0x800549 <__brkval>
    29be:	df 91       	pop	r29
    29c0:	cf 91       	pop	r28
    29c2:	08 95       	ret

000029c4 <memcpy>:
    29c4:	fb 01       	movw	r30, r22
    29c6:	dc 01       	movw	r26, r24
    29c8:	02 c0       	rjmp	.+4      	; 0x29ce <memcpy+0xa>
    29ca:	01 90       	ld	r0, Z+
    29cc:	0d 92       	st	X+, r0
    29ce:	41 50       	subi	r20, 0x01	; 1
    29d0:	50 40       	sbci	r21, 0x00	; 0
    29d2:	d8 f7       	brcc	.-10     	; 0x29ca <memcpy+0x6>
    29d4:	08 95       	ret

000029d6 <__do_global_dtors>:
    29d6:	10 e0       	ldi	r17, 0x00	; 0
    29d8:	cf e9       	ldi	r28, 0x9F	; 159
    29da:	d0 e0       	ldi	r29, 0x00	; 0
    29dc:	04 c0       	rjmp	.+8      	; 0x29e6 <__do_global_dtors+0x10>
    29de:	fe 01       	movw	r30, r28
    29e0:	0e 94 bb 13 	call	0x2776	; 0x2776 <__tablejump2__>
    29e4:	21 96       	adiw	r28, 0x01	; 1
    29e6:	c0 3a       	cpi	r28, 0xA0	; 160
    29e8:	d1 07       	cpc	r29, r17
    29ea:	c9 f7       	brne	.-14     	; 0x29de <__do_global_dtors+0x8>
    29ec:	f8 94       	cli

000029ee <__stop_program>:
    29ee:	ff cf       	rjmp	.-2      	; 0x29ee <__stop_program>
