# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
# File: C:\embeded\elevator_simulator\elevator_simulator.csv
# Generated on: Thu Jun 19 16:59:04 2014

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Differential Pair
clk_in,Input,PIN_N1,2,B2_N1,PIN_N1,,,,
dot_col[9],Output,PIN_AF13,8,B8_N0,PIN_AF13,,,,
dot_col[8],Output,PIN_AF10,8,B8_N0,PIN_AF10,,,,
dot_col[7],Output,PIN_AF9,8,B8_N0,PIN_AF9,,,,
dot_col[6],Output,PIN_AF8,8,B8_N0,PIN_AF8,,,,
dot_col[5],Output,PIN_AF7,8,B8_N1,PIN_AF7,,,,
dot_col[4],Output,PIN_AD12,8,B8_N0,PIN_AD12,,,,
dot_col[3],Output,PIN_AD11,8,B8_N0,PIN_AD11,,,,
dot_col[2],Output,PIN_AD10,8,B8_N0,PIN_AD10,,,,
dot_col[1],Output,PIN_AD8,8,B8_N1,PIN_AD8,,,,
dot_col[0],Output,PIN_AD7,8,B8_N1,PIN_AD7,,,,
dot_raw[13],Output,PIN_Y10,8,B8_N1,PIN_Y10,,,,
dot_raw[12],Output,PIN_W10,8,B8_N1,PIN_W10,,,,
dot_raw[11],Output,PIN_W12,8,B8_N0,PIN_W12,,,,
dot_raw[10],Output,PIN_W11,8,B8_N0,PIN_W11,,,,
dot_raw[9],Output,PIN_W8,8,B8_N1,PIN_W8,,,,
dot_raw[8],Output,PIN_V14,8,B8_N0,PIN_V14,,,,
dot_raw[7],Output,PIN_V13,8,B8_N0,PIN_V13,,,,
dot_raw[6],Output,PIN_AE21,7,B7_N0,PIN_AE21,,,,
dot_raw[5],Output,PIN_AE20,7,B7_N0,PIN_AE20,,,,
dot_raw[4],Output,PIN_AE19,7,B7_N1,PIN_AE19,,,,
dot_raw[3],Output,PIN_AE18,7,B7_N1,PIN_AE18,,,,
dot_raw[2],Output,PIN_AE17,7,B7_N1,PIN_AE17,,,,
dot_raw[1],Output,PIN_AE16,7,B7_N1,PIN_AE16,,,,
dot_raw[0],Output,PIN_AE15,7,B7_N1,PIN_AE15,,,,
lcd_data[7],Output,PIN_AC11,8,B8_N0,PIN_B21,,,,
lcd_data[6],Output,PIN_AC10,8,B8_N0,PIN_F23,,,,
lcd_data[5],Output,PIN_AC9,8,B8_N0,PIN_AD15,,,,
lcd_data[4],Output,PIN_AC8,8,B8_N1,PIN_U21,,,,
lcd_data[3],Output,PIN_AC6,8,B8_N1,PIN_AA11,,,,
lcd_data[2],Output,PIN_AC5,8,B8_N1,PIN_L3,,,,
lcd_data[1],Output,PIN_AB12,8,B8_N0,PIN_J6,,,,
lcd_data[0],Output,PIN_AB10,8,B8_N1,PIN_AE5,,,,
lcd_en,Output,PIN_AA9,8,B8_N1,PIN_D5,,,,
lcd_rs,Output,PIN_Y11,8,B8_N1,PIN_H1,,,,
lcd_rw,Output,PIN_Y12,8,B8_N0,PIN_B7,,,,
resetn,Input,PIN_P6,1,B1_N0,PIN_P6,,,,
segcom[7],Output,PIN_AB20,7,B7_N0,PIN_G11,,,,
segcom[6],Output,PIN_AB21,7,B7_N0,PIN_H25,,,,
segcom[5],Output,PIN_AC14,7,B7_N1,PIN_T6,,,,
segcom[4],Output,PIN_AC15,7,B7_N1,PIN_AE4,,,,
segcom[3],Output,PIN_AC17,7,B7_N1,PIN_T4,,,,
segcom[2],Output,PIN_AC18,7,B7_N0,PIN_C19,,,,
segcom[1],Output,PIN_AC19,7,B7_N0,PIN_L21,,,,
segcom[0],Output,PIN_AC20,7,B7_N0,PIN_T7,,,,
segout[7],Output,PIN_AA14,7,B7_N1,PIN_P3,,,,
segout[6],Output,PIN_AA15,7,B7_N1,PIN_D25,,,,
segout[5],Output,PIN_AA16,7,B7_N1,PIN_B15,,,,
segout[4],Output,PIN_AA17,7,B7_N0,PIN_G6,,,,
segout[3],Output,PIN_AA18,7,B7_N0,PIN_V21,,,,
segout[2],Output,PIN_AA20,7,B7_N0,PIN_F17,,,,
segout[1],Output,PIN_AB15,7,B7_N1,PIN_B6,,,,
segout[0],Output,PIN_AB18,7,B7_N0,PIN_N18,,,,
