---
title: "verilog-defun-keywords"
layout: doc
---
<strong>verilog-defun-keywords</strong> is a variable defined in `<code>verilog-mode.el</code>'.</br>
Its value is <pre></br>
("always" "always_comb" "always_ff" "always_latch" "assign" "begin" "end" "generate" "endgenerate" "module" "endmodule" "specify" "endspecify" "function" "endfunction" "initial" "final" "task" "endtask" "primitive" "endprimitive" "and" "buf" "bufif0" "bufif1" "cmos" "defparam" "inout" "input" "integer" "localparam" "logic" "mailbox" "nand" "nmos" "nor" "not" "notif0" "notif1" "or" "output" "parameter" "pmos" "pull0" "pull1" "pulldown" "pullup" "rcmos" "real" "realtime" "reg" "rnmos" "rpmos" "rtran" "rtranif0" "rtranif1" "semaphore" "time" "tran" "tranif0" "tranif1" "tri" "tri0" "tri1" "triand" "trior" "trireg" "wand" "wire" "wor" "xnor" "xor")
</pre></br>
</br>
<strong id="documentation">Documentation:</strong></br>
Keywords to complete when at first word of a line in declarative scope.</br>
(initial, always, begin, assign...)</br>
The procedures and variables defined within the Verilog program</br>
will be completed at runtime and should not be added to this list.
