#! /foss/tools/iverilog/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-66-gd67d3323-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/foss/tools/iverilog/lib/ivl/system.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/vhdl_sys.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/vhdl_textio.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/v2005_math.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/va_math.vpi";
S_0x55d96fb18fb0 .scope module, "alu_tb" "alu_tb" 2 9;
 .timescale -9 -12;
P_0x55d96fb1a3c0 .param/l "ALU_BIT_WIDTH" 1 2 11, +C4<00000000000000000000000000000100>;
P_0x55d96fb1a400 .param/l "OPERATION_CODE_WIDTH" 1 2 12, +C4<00000000000000000000000000000011>;
v0x55d96fb41b70_0 .var "a_tb", 3 0;
v0x55d96fb41c50_0 .var "b_tb", 3 0;
v0x55d96fb41d10_0 .net "carry_tb", 0 0, L_0x55d96fb44aa0;  1 drivers
v0x55d96fb41e00_0 .var "oc_tb", 2 0;
v0x55d96fb41ea0_0 .net "result_tb", 3 0, v0x55d96fb41810_0;  1 drivers
S_0x55d96fb129d0 .scope module, "dut" "alu" 2 23, 3 1 0, S_0x55d96fb18fb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a_i";
    .port_info 1 /INPUT 4 "b_i";
    .port_info 2 /INPUT 3 "oc_i";
    .port_info 3 /OUTPUT 4 "result_o";
    .port_info 4 /OUTPUT 1 "carry_o";
P_0x55d96fb1a330 .param/l "ALU_BIT_WIDTH" 0 3 2, +C4<00000000000000000000000000000100>;
P_0x55d96fb1a370 .param/l "OPERATION_CODE_WIDTH" 0 3 3, +C4<00000000000000000000000000000011>;
L_0x7f536a808018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55d96fb420d0 .functor XNOR 1, L_0x55d96fb41f90, L_0x7f536a808018, C4<0>, C4<0>;
L_0x55d96fb42190 .functor NOT 4, v0x55d96fb41c50_0, C4<0000>, C4<0000>, C4<0000>;
L_0x55d96fb42400 .functor XOR 4, v0x55d96fb41b70_0, v0x55d96fb41c50_0, C4<0000>, C4<0000>;
L_0x55d96fb42520 .functor AND 4, v0x55d96fb41b70_0, v0x55d96fb41c50_0, C4<1111>, C4<1111>;
L_0x55d96fb42650 .functor OR 4, v0x55d96fb41b70_0, v0x55d96fb41c50_0, C4<0000>, C4<0000>;
v0x55d96fb40e60_0 .net/2u *"_ivl_2", 0 0, L_0x7f536a808018;  1 drivers
v0x55d96fb40f60_0 .net *"_ivl_4", 0 0, L_0x55d96fb420d0;  1 drivers
v0x55d96fb41020_0 .net *"_ivl_6", 3 0, L_0x55d96fb42190;  1 drivers
v0x55d96fb410e0_0 .net "a_i", 3 0, v0x55d96fb41b70_0;  1 drivers
v0x55d96fb411d0_0 .net "add_sub", 0 0, L_0x55d96fb41f90;  1 drivers
v0x55d96fb412c0_0 .net "and_result", 3 0, L_0x55d96fb42520;  1 drivers
v0x55d96fb41360_0 .net "b_add_sub", 3 0, L_0x55d96fb42270;  1 drivers
v0x55d96fb41450_0 .net "b_i", 3 0, v0x55d96fb41c50_0;  1 drivers
v0x55d96fb41510_0 .net "carry_o", 0 0, L_0x55d96fb44aa0;  alias, 1 drivers
v0x55d96fb41670_0 .net "oc_i", 2 0, v0x55d96fb41e00_0;  1 drivers
v0x55d96fb41730_0 .net "or_result", 3 0, L_0x55d96fb42650;  1 drivers
v0x55d96fb41810_0 .var "result_o", 3 0;
v0x55d96fb418f0_0 .net "sum", 3 0, L_0x55d96fb447e0;  1 drivers
v0x55d96fb419e0_0 .net "xor_result", 3 0, L_0x55d96fb42400;  1 drivers
E_0x55d96fb03f80/0 .event anyedge, v0x55d96fb41670_0, v0x55d96fb41730_0, v0x55d96fb412c0_0, v0x55d96fb419e0_0;
E_0x55d96fb03f80/1 .event anyedge, v0x55d96fb40ce0_0;
E_0x55d96fb03f80 .event/or E_0x55d96fb03f80/0, E_0x55d96fb03f80/1;
L_0x55d96fb41f90 .part v0x55d96fb41e00_0, 1, 1;
L_0x55d96fb42270 .functor MUXZ 4, L_0x55d96fb42190, v0x55d96fb41c50_0, L_0x55d96fb420d0, C4<>;
S_0x55d96fb13e60 .scope module, "cra" "carry_ripple_adder" 3 47, 4 1 0, S_0x55d96fb129d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a_i";
    .port_info 1 /INPUT 4 "b_i";
    .port_info 2 /INPUT 1 "carry_i";
    .port_info 3 /OUTPUT 4 "sum_o";
    .port_info 4 /OUTPUT 1 "carry_o";
P_0x55d96fb16320 .param/l "CRA_BIT_NUMB" 0 4 2, +C4<00000000000000000000000000000100>;
L_0x55d96fb44770 .functor BUFZ 1, L_0x55d96fb41f90, C4<0>, C4<0>, C4<0>;
v0x55d96fb407b0_0 .net *"_ivl_33", 0 0, L_0x55d96fb44770;  1 drivers
v0x55d96fb40890_0 .net "a_i", 3 0, v0x55d96fb41b70_0;  alias, 1 drivers
v0x55d96fb40970_0 .net "b_i", 3 0, L_0x55d96fb42270;  alias, 1 drivers
v0x55d96fb40a30_0 .net "carry", 4 0, L_0x55d96fb44880;  1 drivers
v0x55d96fb40b10_0 .net "carry_i", 0 0, L_0x55d96fb41f90;  alias, 1 drivers
v0x55d96fb40c20_0 .net "carry_o", 0 0, L_0x55d96fb44aa0;  alias, 1 drivers
v0x55d96fb40ce0_0 .net "sum_o", 3 0, L_0x55d96fb447e0;  alias, 1 drivers
L_0x55d96fb42b10 .part v0x55d96fb41b70_0, 0, 1;
L_0x55d96fb42c60 .part L_0x55d96fb42270, 0, 1;
L_0x55d96fb42d90 .part L_0x55d96fb44880, 0, 1;
L_0x55d96fb432e0 .part v0x55d96fb41b70_0, 1, 1;
L_0x55d96fb43410 .part L_0x55d96fb42270, 1, 1;
L_0x55d96fb435d0 .part L_0x55d96fb44880, 1, 1;
L_0x55d96fb43b60 .part v0x55d96fb41b70_0, 2, 1;
L_0x55d96fb43c90 .part L_0x55d96fb42270, 2, 1;
L_0x55d96fb43d80 .part L_0x55d96fb44880, 2, 1;
L_0x55d96fb442f0 .part v0x55d96fb41b70_0, 3, 1;
L_0x55d96fb44480 .part L_0x55d96fb42270, 3, 1;
L_0x55d96fb445b0 .part L_0x55d96fb44880, 3, 1;
L_0x55d96fb447e0 .concat8 [ 1 1 1 1], L_0x55d96fb42810, L_0x55d96fb42fe0, L_0x55d96fb43860, L_0x55d96fb43ff0;
LS_0x55d96fb44880_0_0 .concat8 [ 1 1 1 1], L_0x55d96fb44770, L_0x55d96fb42a80, L_0x55d96fb43250, L_0x55d96fb43ad0;
LS_0x55d96fb44880_0_4 .concat8 [ 1 0 0 0], L_0x55d96fb44260;
L_0x55d96fb44880 .concat8 [ 4 1 0 0], LS_0x55d96fb44880_0_0, LS_0x55d96fb44880_0_4;
L_0x55d96fb44aa0 .part L_0x55d96fb44880, 4, 1;
S_0x55d96fb148b0 .scope generate, "adder_stage[0]" "adder_stage[0]" 4 19, 4 19 0, S_0x55d96fb13e60;
 .timescale -9 -12;
P_0x55d96fb131c0 .param/l "i" 1 4 19, +C4<00>;
S_0x55d96fb151a0 .scope module, "fa" "full_adder" 4 20, 5 1 0, S_0x55d96fb148b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "carry_i";
    .port_info 3 /OUTPUT 1 "sum_o";
    .port_info 4 /OUTPUT 1 "carry_o";
L_0x55d96fb42a80 .functor OR 1, L_0x55d96fb42730, L_0x55d96fb429a0, C4<0>, C4<0>;
v0x55d96fb3b7e0_0 .net "a_i", 0 0, L_0x55d96fb42b10;  1 drivers
v0x55d96fb3b8a0_0 .net "b_i", 0 0, L_0x55d96fb42c60;  1 drivers
v0x55d96fb3b970_0 .net "carry_ha_0", 0 0, L_0x55d96fb42730;  1 drivers
v0x55d96fb3ba70_0 .net "carry_ha_1", 0 0, L_0x55d96fb429a0;  1 drivers
v0x55d96fb3bb40_0 .net "carry_i", 0 0, L_0x55d96fb42d90;  1 drivers
v0x55d96fb3bc30_0 .net "carry_o", 0 0, L_0x55d96fb42a80;  1 drivers
v0x55d96fb3bcd0_0 .net "sum_ab", 0 0, L_0x55d96fb426c0;  1 drivers
v0x55d96fb3bdc0_0 .net "sum_o", 0 0, L_0x55d96fb42810;  1 drivers
S_0x55d96fb166c0 .scope module, "ha0" "half_adder" 5 17, 6 2 0, S_0x55d96fb151a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
L_0x55d96fb426c0 .functor XOR 1, L_0x55d96fb42b10, L_0x55d96fb42c60, C4<0>, C4<0>;
L_0x55d96fb42730 .functor AND 1, L_0x55d96fb42b10, L_0x55d96fb42c60, C4<1>, C4<1>;
v0x55d96fb01e20_0 .net "a_i", 0 0, L_0x55d96fb42b10;  alias, 1 drivers
v0x55d96faffc70_0 .net "b_i", 0 0, L_0x55d96fb42c60;  alias, 1 drivers
v0x55d96fb111c0_0 .net "carry_o", 0 0, L_0x55d96fb42730;  alias, 1 drivers
v0x55d96fb3b220_0 .net "sum_o", 0 0, L_0x55d96fb426c0;  alias, 1 drivers
S_0x55d96fb17110 .scope module, "ha1" "half_adder" 5 25, 6 2 0, S_0x55d96fb151a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
L_0x55d96fb42810 .functor XOR 1, L_0x55d96fb426c0, L_0x55d96fb42d90, C4<0>, C4<0>;
L_0x55d96fb429a0 .functor AND 1, L_0x55d96fb426c0, L_0x55d96fb42d90, C4<1>, C4<1>;
v0x55d96fb3b460_0 .net "a_i", 0 0, L_0x55d96fb426c0;  alias, 1 drivers
v0x55d96fb3b500_0 .net "b_i", 0 0, L_0x55d96fb42d90;  alias, 1 drivers
v0x55d96fb3b5a0_0 .net "carry_o", 0 0, L_0x55d96fb429a0;  alias, 1 drivers
v0x55d96fb3b670_0 .net "sum_o", 0 0, L_0x55d96fb42810;  alias, 1 drivers
S_0x55d96fb17a90 .scope generate, "adder_stage[1]" "adder_stage[1]" 4 19, 4 19 0, S_0x55d96fb13e60;
 .timescale -9 -12;
P_0x55d96fb3bf00 .param/l "i" 1 4 19, +C4<01>;
S_0x55d96fb3bfc0 .scope module, "fa" "full_adder" 4 20, 5 1 0, S_0x55d96fb17a90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "carry_i";
    .port_info 3 /OUTPUT 1 "sum_o";
    .port_info 4 /OUTPUT 1 "carry_o";
L_0x55d96fb43250 .functor OR 1, L_0x55d96fb42f50, L_0x55d96fb43170, C4<0>, C4<0>;
v0x55d96fb3cf30_0 .net "a_i", 0 0, L_0x55d96fb432e0;  1 drivers
v0x55d96fb3cff0_0 .net "b_i", 0 0, L_0x55d96fb43410;  1 drivers
v0x55d96fb3d0c0_0 .net "carry_ha_0", 0 0, L_0x55d96fb42f50;  1 drivers
v0x55d96fb3d1c0_0 .net "carry_ha_1", 0 0, L_0x55d96fb43170;  1 drivers
v0x55d96fb3d290_0 .net "carry_i", 0 0, L_0x55d96fb435d0;  1 drivers
v0x55d96fb3d380_0 .net "carry_o", 0 0, L_0x55d96fb43250;  1 drivers
v0x55d96fb3d420_0 .net "sum_ab", 0 0, L_0x55d96fb42ec0;  1 drivers
v0x55d96fb3d510_0 .net "sum_o", 0 0, L_0x55d96fb42fe0;  1 drivers
S_0x55d96fb3c250 .scope module, "ha0" "half_adder" 5 17, 6 2 0, S_0x55d96fb3bfc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
L_0x55d96fb42ec0 .functor XOR 1, L_0x55d96fb432e0, L_0x55d96fb43410, C4<0>, C4<0>;
L_0x55d96fb42f50 .functor AND 1, L_0x55d96fb432e0, L_0x55d96fb43410, C4<1>, C4<1>;
v0x55d96fb3c510_0 .net "a_i", 0 0, L_0x55d96fb432e0;  alias, 1 drivers
v0x55d96fb3c5f0_0 .net "b_i", 0 0, L_0x55d96fb43410;  alias, 1 drivers
v0x55d96fb3c6b0_0 .net "carry_o", 0 0, L_0x55d96fb42f50;  alias, 1 drivers
v0x55d96fb3c780_0 .net "sum_o", 0 0, L_0x55d96fb42ec0;  alias, 1 drivers
S_0x55d96fb3c8f0 .scope module, "ha1" "half_adder" 5 25, 6 2 0, S_0x55d96fb3bfc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
L_0x55d96fb42fe0 .functor XOR 1, L_0x55d96fb42ec0, L_0x55d96fb435d0, C4<0>, C4<0>;
L_0x55d96fb43170 .functor AND 1, L_0x55d96fb42ec0, L_0x55d96fb435d0, C4<1>, C4<1>;
v0x55d96fb3cb80_0 .net "a_i", 0 0, L_0x55d96fb42ec0;  alias, 1 drivers
v0x55d96fb3cc50_0 .net "b_i", 0 0, L_0x55d96fb435d0;  alias, 1 drivers
v0x55d96fb3ccf0_0 .net "carry_o", 0 0, L_0x55d96fb43170;  alias, 1 drivers
v0x55d96fb3cdc0_0 .net "sum_o", 0 0, L_0x55d96fb42fe0;  alias, 1 drivers
S_0x55d96fb3d5e0 .scope generate, "adder_stage[2]" "adder_stage[2]" 4 19, 4 19 0, S_0x55d96fb13e60;
 .timescale -9 -12;
P_0x55d96fb3d7c0 .param/l "i" 1 4 19, +C4<010>;
S_0x55d96fb3d880 .scope module, "fa" "full_adder" 4 20, 5 1 0, S_0x55d96fb3d5e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "carry_i";
    .port_info 3 /OUTPUT 1 "sum_o";
    .port_info 4 /OUTPUT 1 "carry_o";
L_0x55d96fb43ad0 .functor OR 1, L_0x55d96fb437d0, L_0x55d96fb439f0, C4<0>, C4<0>;
v0x55d96fb3e820_0 .net "a_i", 0 0, L_0x55d96fb43b60;  1 drivers
v0x55d96fb3e8e0_0 .net "b_i", 0 0, L_0x55d96fb43c90;  1 drivers
v0x55d96fb3e9b0_0 .net "carry_ha_0", 0 0, L_0x55d96fb437d0;  1 drivers
v0x55d96fb3eab0_0 .net "carry_ha_1", 0 0, L_0x55d96fb439f0;  1 drivers
v0x55d96fb3eb80_0 .net "carry_i", 0 0, L_0x55d96fb43d80;  1 drivers
v0x55d96fb3ec70_0 .net "carry_o", 0 0, L_0x55d96fb43ad0;  1 drivers
v0x55d96fb3ed10_0 .net "sum_ab", 0 0, L_0x55d96fb43740;  1 drivers
v0x55d96fb3ee00_0 .net "sum_o", 0 0, L_0x55d96fb43860;  1 drivers
S_0x55d96fb3db40 .scope module, "ha0" "half_adder" 5 17, 6 2 0, S_0x55d96fb3d880;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
L_0x55d96fb43740 .functor XOR 1, L_0x55d96fb43b60, L_0x55d96fb43c90, C4<0>, C4<0>;
L_0x55d96fb437d0 .functor AND 1, L_0x55d96fb43b60, L_0x55d96fb43c90, C4<1>, C4<1>;
v0x55d96fb3de00_0 .net "a_i", 0 0, L_0x55d96fb43b60;  alias, 1 drivers
v0x55d96fb3dee0_0 .net "b_i", 0 0, L_0x55d96fb43c90;  alias, 1 drivers
v0x55d96fb3dfa0_0 .net "carry_o", 0 0, L_0x55d96fb437d0;  alias, 1 drivers
v0x55d96fb3e070_0 .net "sum_o", 0 0, L_0x55d96fb43740;  alias, 1 drivers
S_0x55d96fb3e1e0 .scope module, "ha1" "half_adder" 5 25, 6 2 0, S_0x55d96fb3d880;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
L_0x55d96fb43860 .functor XOR 1, L_0x55d96fb43740, L_0x55d96fb43d80, C4<0>, C4<0>;
L_0x55d96fb439f0 .functor AND 1, L_0x55d96fb43740, L_0x55d96fb43d80, C4<1>, C4<1>;
v0x55d96fb3e470_0 .net "a_i", 0 0, L_0x55d96fb43740;  alias, 1 drivers
v0x55d96fb3e540_0 .net "b_i", 0 0, L_0x55d96fb43d80;  alias, 1 drivers
v0x55d96fb3e5e0_0 .net "carry_o", 0 0, L_0x55d96fb439f0;  alias, 1 drivers
v0x55d96fb3e6b0_0 .net "sum_o", 0 0, L_0x55d96fb43860;  alias, 1 drivers
S_0x55d96fb3eed0 .scope generate, "adder_stage[3]" "adder_stage[3]" 4 19, 4 19 0, S_0x55d96fb13e60;
 .timescale -9 -12;
P_0x55d96fb3f0b0 .param/l "i" 1 4 19, +C4<011>;
S_0x55d96fb3f190 .scope module, "fa" "full_adder" 4 20, 5 1 0, S_0x55d96fb3eed0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "carry_i";
    .port_info 3 /OUTPUT 1 "sum_o";
    .port_info 4 /OUTPUT 1 "carry_o";
L_0x55d96fb44260 .functor OR 1, L_0x55d96fb43f60, L_0x55d96fb44180, C4<0>, C4<0>;
v0x55d96fb40100_0 .net "a_i", 0 0, L_0x55d96fb442f0;  1 drivers
v0x55d96fb401c0_0 .net "b_i", 0 0, L_0x55d96fb44480;  1 drivers
v0x55d96fb40290_0 .net "carry_ha_0", 0 0, L_0x55d96fb43f60;  1 drivers
v0x55d96fb40390_0 .net "carry_ha_1", 0 0, L_0x55d96fb44180;  1 drivers
v0x55d96fb40460_0 .net "carry_i", 0 0, L_0x55d96fb445b0;  1 drivers
v0x55d96fb40550_0 .net "carry_o", 0 0, L_0x55d96fb44260;  1 drivers
v0x55d96fb405f0_0 .net "sum_ab", 0 0, L_0x55d96fb43eb0;  1 drivers
v0x55d96fb406e0_0 .net "sum_o", 0 0, L_0x55d96fb43ff0;  1 drivers
S_0x55d96fb3f420 .scope module, "ha0" "half_adder" 5 17, 6 2 0, S_0x55d96fb3f190;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
L_0x55d96fb43eb0 .functor XOR 1, L_0x55d96fb442f0, L_0x55d96fb44480, C4<0>, C4<0>;
L_0x55d96fb43f60 .functor AND 1, L_0x55d96fb442f0, L_0x55d96fb44480, C4<1>, C4<1>;
v0x55d96fb3f6e0_0 .net "a_i", 0 0, L_0x55d96fb442f0;  alias, 1 drivers
v0x55d96fb3f7c0_0 .net "b_i", 0 0, L_0x55d96fb44480;  alias, 1 drivers
v0x55d96fb3f880_0 .net "carry_o", 0 0, L_0x55d96fb43f60;  alias, 1 drivers
v0x55d96fb3f950_0 .net "sum_o", 0 0, L_0x55d96fb43eb0;  alias, 1 drivers
S_0x55d96fb3fac0 .scope module, "ha1" "half_adder" 5 25, 6 2 0, S_0x55d96fb3f190;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
L_0x55d96fb43ff0 .functor XOR 1, L_0x55d96fb43eb0, L_0x55d96fb445b0, C4<0>, C4<0>;
L_0x55d96fb44180 .functor AND 1, L_0x55d96fb43eb0, L_0x55d96fb445b0, C4<1>, C4<1>;
v0x55d96fb3fd50_0 .net "a_i", 0 0, L_0x55d96fb43eb0;  alias, 1 drivers
v0x55d96fb3fe20_0 .net "b_i", 0 0, L_0x55d96fb445b0;  alias, 1 drivers
v0x55d96fb3fec0_0 .net "carry_o", 0 0, L_0x55d96fb44180;  alias, 1 drivers
v0x55d96fb3ff90_0 .net "sum_o", 0 0, L_0x55d96fb43ff0;  alias, 1 drivers
    .scope S_0x55d96fb129d0;
T_0 ;
    %wait E_0x55d96fb03f80;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55d96fb41810_0, 0, 4;
    %load/vec4 v0x55d96fb41670_0;
    %parti/s 1, 2, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x55d96fb418f0_0;
    %store/vec4 v0x55d96fb41810_0, 0, 4;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55d96fb41670_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55d96fb41810_0, 0, 4;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v0x55d96fb419e0_0;
    %store/vec4 v0x55d96fb41810_0, 0, 4;
    %jmp T_0.6;
T_0.3 ;
    %load/vec4 v0x55d96fb412c0_0;
    %store/vec4 v0x55d96fb41810_0, 0, 4;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v0x55d96fb41730_0;
    %store/vec4 v0x55d96fb41810_0, 0, 4;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55d96fb18fb0;
T_1 ;
    %vpi_call 2 34 "$dumpfile", "sim/alu_tb.vcd" {0 0 0};
    %vpi_call 2 35 "$dumpvars" {0 0 0};
    %vpi_call 2 37 "$display", "  a  |   b  |     oc    | result | carry" {0 0 0};
    %vpi_call 2 38 "$display", "---------------------------------------------------" {0 0 0};
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55d96fb41b70_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55d96fb41c50_0, 0, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55d96fb41e00_0, 0, 3;
    %delay 10000, 0;
    %vpi_call 2 42 "$display", "%b | %b |    %b    |  %b  |    %b", v0x55d96fb41b70_0, v0x55d96fb41c50_0, v0x55d96fb41e00_0, v0x55d96fb41ea0_0, v0x55d96fb41d10_0 {0 0 0};
    %delay 5000, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55d96fb41b70_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55d96fb41c50_0, 0, 4;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55d96fb41e00_0, 0, 3;
    %delay 10000, 0;
    %vpi_call 2 46 "$display", "%b | %b |    %b    |  %b  |    %b", v0x55d96fb41b70_0, v0x55d96fb41c50_0, v0x55d96fb41e00_0, v0x55d96fb41ea0_0, v0x55d96fb41d10_0 {0 0 0};
    %delay 5000, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55d96fb41b70_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55d96fb41c50_0, 0, 4;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x55d96fb41e00_0, 0, 3;
    %delay 10000, 0;
    %vpi_call 2 50 "$display", "%b | %b |    %b    |  %b  |    %b", v0x55d96fb41b70_0, v0x55d96fb41c50_0, v0x55d96fb41e00_0, v0x55d96fb41ea0_0, v0x55d96fb41d10_0 {0 0 0};
    %delay 5000, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55d96fb41b70_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55d96fb41c50_0, 0, 4;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x55d96fb41e00_0, 0, 3;
    %delay 10000, 0;
    %vpi_call 2 54 "$display", "%b | %b |    %b    |  %b  |    %b", v0x55d96fb41b70_0, v0x55d96fb41c50_0, v0x55d96fb41e00_0, v0x55d96fb41ea0_0, v0x55d96fb41d10_0 {0 0 0};
    %delay 5000, 0;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55d96fb41b70_0, 0, 4;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x55d96fb41c50_0, 0, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55d96fb41e00_0, 0, 3;
    %delay 10000, 0;
    %vpi_call 2 58 "$display", "%b | %b |    %b    |  %b  |    %b", v0x55d96fb41b70_0, v0x55d96fb41c50_0, v0x55d96fb41e00_0, v0x55d96fb41ea0_0, v0x55d96fb41d10_0 {0 0 0};
    %delay 5000, 0;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55d96fb41b70_0, 0, 4;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x55d96fb41c50_0, 0, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55d96fb41e00_0, 0, 3;
    %delay 10000, 0;
    %vpi_call 2 62 "$display", "%b | %b |    %b    |  %b  |    %b", v0x55d96fb41b70_0, v0x55d96fb41c50_0, v0x55d96fb41e00_0, v0x55d96fb41ea0_0, v0x55d96fb41d10_0 {0 0 0};
    %delay 5000, 0;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55d96fb41b70_0, 0, 4;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x55d96fb41c50_0, 0, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55d96fb41e00_0, 0, 3;
    %delay 10000, 0;
    %vpi_call 2 66 "$display", "%b | %b |    %b    |  %b  |    %b", v0x55d96fb41b70_0, v0x55d96fb41c50_0, v0x55d96fb41e00_0, v0x55d96fb41ea0_0, v0x55d96fb41d10_0 {0 0 0};
    %delay 5000, 0;
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "tb/alu_tb.v";
    "./src/alu.v";
    "./src/carry_ripple_adder.v";
    "./src/full_adder.v";
    "./src/half_adder.v";
