Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Apr 28 10:28:10 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing -max_paths 10 -file ./report/fn1_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
----------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.266ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.727ns  (logic 2.874ns (42.722%)  route 3.853ns (57.278%))
  Logic Levels:           16  (CARRY4=14 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=742, unset)          0.973     0.973    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X35Y74         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=104, routed)         2.160     3.589    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X30Y81         LUT2 (Prop_lut2_I1_O)        0.124     3.713 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_i_3/O
                         net (fo=1, routed)           0.000     3.713    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_i_3_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.089 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.089    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.206 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.206    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.323 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.323    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.440 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.440    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.557 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.557    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.674 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.674    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.791 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.791    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.908 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.908    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X30Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.025 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.025    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.142 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.142    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.259 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.259    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.376 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.376    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.493 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.493    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.712 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.693     7.405    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/p_0_in
    SLICE_X32Y78         LUT4 (Prop_lut4_I2_O)        0.295     7.700 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp[1]_i_1__0/O
                         net (fo=1, routed)           0.000     7.700    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp[1]_i_1__0_n_0
    SLICE_X32Y78         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=742, unset)          0.924    10.924    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X32Y78         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y78         FDRE (Setup_fdre_C_D)        0.077    10.966    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -7.700    
  -------------------------------------------------------------------
                         slack                                  3.266    

Slack (MET) :             3.272ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.723ns  (logic 2.874ns (42.751%)  route 3.849ns (57.249%))
  Logic Levels:           16  (CARRY4=14 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=742, unset)          0.973     0.973    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X35Y74         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=104, routed)         2.160     3.589    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X30Y81         LUT2 (Prop_lut2_I1_O)        0.124     3.713 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_i_3/O
                         net (fo=1, routed)           0.000     3.713    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_i_3_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.089 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.089    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.206 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.206    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.323 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.323    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.440 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.440    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.557 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.557    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.674 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.674    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.791 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.791    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.908 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.908    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X30Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.025 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.025    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.142 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.142    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.259 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.259    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.376 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.376    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.493 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.493    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.712 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.689     7.401    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/p_0_in
    SLICE_X32Y78         LUT5 (Prop_lut5_I3_O)        0.295     7.696 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp[0]_i_1__0/O
                         net (fo=1, routed)           0.000     7.696    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp[0]_i_1__0_n_0
    SLICE_X32Y78         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=742, unset)          0.924    10.924    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X32Y78         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y78         FDRE (Setup_fdre_C_D)        0.079    10.968    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                         10.968    
                         arrival time                          -7.696    
  -------------------------------------------------------------------
                         slack                                  3.272    

Slack (MET) :             3.273ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.724ns  (logic 2.874ns (42.741%)  route 3.850ns (57.259%))
  Logic Levels:           16  (CARRY4=14 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=742, unset)          0.973     0.973    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X35Y74         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=104, routed)         2.160     3.589    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X30Y81         LUT2 (Prop_lut2_I1_O)        0.124     3.713 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_i_3/O
                         net (fo=1, routed)           0.000     3.713    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_i_3_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.089 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.089    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.206 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.206    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.323 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.323    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.440 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.440    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.557 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.557    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.674 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.674    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.791 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.791    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.908 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.908    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X30Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.025 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.025    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.142 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.142    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.259 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.259    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.376 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.376    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.493 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.493    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.712 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.690     7.402    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/p_0_in
    SLICE_X32Y78         LUT4 (Prop_lut4_I2_O)        0.295     7.697 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp[2]_i_1__0/O
                         net (fo=1, routed)           0.000     7.697    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp[2]_i_1__0_n_0
    SLICE_X32Y78         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=742, unset)          0.924    10.924    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X32Y78         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp_reg[2]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y78         FDRE (Setup_fdre_C_D)        0.081    10.970    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         10.970    
                         arrival time                          -7.697    
  -------------------------------------------------------------------
                         slack                                  3.273    

Slack (MET) :             3.276ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.719ns  (logic 2.874ns (42.776%)  route 3.845ns (57.224%))
  Logic Levels:           16  (CARRY4=14 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=742, unset)          0.973     0.973    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X35Y74         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=104, routed)         2.160     3.589    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X30Y81         LUT2 (Prop_lut2_I1_O)        0.124     3.713 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_i_3/O
                         net (fo=1, routed)           0.000     3.713    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_i_3_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.089 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.089    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.206 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.206    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.323 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.323    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.440 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.440    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.557 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.557    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.674 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.674    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.791 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.791    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.908 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.908    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X30Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.025 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.025    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.142 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.142    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.259 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.259    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.376 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.376    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.493 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.493    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.712 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.685     7.397    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/p_0_in
    SLICE_X32Y78         LUT4 (Prop_lut4_I2_O)        0.295     7.692 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp[3]_i_1__0/O
                         net (fo=1, routed)           0.000     7.692    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp[3]_i_1__0_n_0
    SLICE_X32Y78         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=742, unset)          0.924    10.924    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X32Y78         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp_reg[3]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y78         FDRE (Setup_fdre_C_D)        0.079    10.968    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp_reg[3]
  -------------------------------------------------------------------
                         required time                         10.968    
                         arrival time                          -7.692    
  -------------------------------------------------------------------
                         slack                                  3.276    

Slack (MET) :             3.442ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.505ns  (logic 2.874ns (44.182%)  route 3.631ns (55.818%))
  Logic Levels:           16  (CARRY4=14 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=742, unset)          0.973     0.973    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X35Y74         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=104, routed)         2.160     3.589    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X30Y81         LUT2 (Prop_lut2_I1_O)        0.124     3.713 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_i_3/O
                         net (fo=1, routed)           0.000     3.713    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_i_3_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.089 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.089    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.206 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.206    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.323 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.323    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.440 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.440    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.557 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.557    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.674 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.674    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.791 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.791    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.908 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.908    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X30Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.025 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.025    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.142 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.142    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.259 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.259    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.376 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.376    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.493 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.493    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.712 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.471     7.183    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/p_0_in
    SLICE_X31Y84         LUT4 (Prop_lut4_I2_O)        0.295     7.478 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp[26]_i_1/O
                         net (fo=1, routed)           0.000     7.478    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp[26]_i_1_n_0
    SLICE_X31Y84         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=742, unset)          0.924    10.924    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X31Y84         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp_reg[26]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X31Y84         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp_reg[26]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -7.478    
  -------------------------------------------------------------------
                         slack                                  3.442    

Slack (MET) :             3.477ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.471ns  (logic 2.874ns (44.414%)  route 3.597ns (55.586%))
  Logic Levels:           16  (CARRY4=14 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=742, unset)          0.973     0.973    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X35Y74         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=104, routed)         2.160     3.589    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X30Y81         LUT2 (Prop_lut2_I1_O)        0.124     3.713 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_i_3/O
                         net (fo=1, routed)           0.000     3.713    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_i_3_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.089 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.089    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.206 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.206    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.323 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.323    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.440 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.440    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.557 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.557    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.674 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.674    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.791 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.791    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.908 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.908    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X30Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.025 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.025    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.142 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.142    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.259 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.259    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.376 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.376    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.493 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.493    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.712 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.437     7.149    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/p_0_in
    SLICE_X31Y79         LUT4 (Prop_lut4_I2_O)        0.295     7.444 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp[7]_i_1__0/O
                         net (fo=1, routed)           0.000     7.444    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp[7]_i_1__0_n_0
    SLICE_X31Y79         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=742, unset)          0.924    10.924    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X31Y79         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp_reg[7]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X31Y79         FDRE (Setup_fdre_C_D)        0.032    10.921    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp_reg[7]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -7.444    
  -------------------------------------------------------------------
                         slack                                  3.477    

Slack (MET) :             3.479ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.468ns  (logic 2.874ns (44.434%)  route 3.594ns (55.565%))
  Logic Levels:           16  (CARRY4=14 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=742, unset)          0.973     0.973    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X35Y74         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=104, routed)         2.160     3.589    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X30Y81         LUT2 (Prop_lut2_I1_O)        0.124     3.713 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_i_3/O
                         net (fo=1, routed)           0.000     3.713    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_i_3_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.089 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.089    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.206 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.206    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.323 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.323    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.440 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.440    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.557 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.557    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.674 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.674    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.791 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.791    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.908 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.908    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X30Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.025 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.025    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.142 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.142    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.259 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.259    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.376 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.376    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.493 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.493    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.712 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.434     7.146    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/p_0_in
    SLICE_X31Y79         LUT4 (Prop_lut4_I2_O)        0.295     7.441 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp[6]_i_1__0/O
                         net (fo=1, routed)           0.000     7.441    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp[6]_i_1__0_n_0
    SLICE_X31Y79         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=742, unset)          0.924    10.924    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X31Y79         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp_reg[6]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X31Y79         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp_reg[6]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -7.441    
  -------------------------------------------------------------------
                         slack                                  3.479    

Slack (MET) :             3.498ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.450ns  (logic 2.874ns (44.559%)  route 3.576ns (55.441%))
  Logic Levels:           16  (CARRY4=14 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=742, unset)          0.973     0.973    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X35Y74         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=104, routed)         2.160     3.589    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X30Y81         LUT2 (Prop_lut2_I1_O)        0.124     3.713 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_i_3/O
                         net (fo=1, routed)           0.000     3.713    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_i_3_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.089 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.089    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.206 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.206    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.323 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.323    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.440 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.440    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.557 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.557    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.674 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.674    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.791 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.791    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.908 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.908    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X30Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.025 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.025    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.142 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.142    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.259 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.259    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.376 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.376    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.493 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.493    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.712 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.416     7.128    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/p_0_in
    SLICE_X31Y82         LUT4 (Prop_lut4_I2_O)        0.295     7.423 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp[19]_i_1/O
                         net (fo=1, routed)           0.000     7.423    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp[19]_i_1_n_0
    SLICE_X31Y82         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=742, unset)          0.924    10.924    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X31Y82         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp_reg[19]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X31Y82         FDRE (Setup_fdre_C_D)        0.032    10.921    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp_reg[19]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -7.423    
  -------------------------------------------------------------------
                         slack                                  3.498    

Slack (MET) :             3.499ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.449ns  (logic 2.874ns (44.564%)  route 3.575ns (55.436%))
  Logic Levels:           16  (CARRY4=14 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=742, unset)          0.973     0.973    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X35Y74         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=104, routed)         2.160     3.589    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X30Y81         LUT2 (Prop_lut2_I1_O)        0.124     3.713 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_i_3/O
                         net (fo=1, routed)           0.000     3.713    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_i_3_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.089 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.089    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.206 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.206    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.323 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.323    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.440 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.440    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.557 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.557    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.674 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.674    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.791 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.791    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.908 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.908    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X30Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.025 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.025    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.142 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.142    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.259 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.259    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.376 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.376    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.493 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.493    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.712 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.415     7.127    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/p_0_in
    SLICE_X31Y83         LUT4 (Prop_lut4_I2_O)        0.295     7.422 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp[23]_i_1/O
                         net (fo=1, routed)           0.000     7.422    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp[23]_i_1_n_0
    SLICE_X31Y83         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=742, unset)          0.924    10.924    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X31Y83         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp_reg[23]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X31Y83         FDRE (Setup_fdre_C_D)        0.032    10.921    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp_reg[23]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -7.422    
  -------------------------------------------------------------------
                         slack                                  3.499    

Slack (MET) :             3.500ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.447ns  (logic 2.874ns (44.580%)  route 3.573ns (55.420%))
  Logic Levels:           16  (CARRY4=14 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=742, unset)          0.973     0.973    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X35Y74         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=104, routed)         2.160     3.589    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X30Y81         LUT2 (Prop_lut2_I1_O)        0.124     3.713 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_i_3/O
                         net (fo=1, routed)           0.000     3.713    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_i_3_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.089 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.089    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.206 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.206    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.323 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.323    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.440 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.440    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.557 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.557    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.674 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.674    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.791 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.791    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.908 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.908    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X30Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.025 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.025    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.142 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.142    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.259 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.259    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.376 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.376    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.493 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.493    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.712 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.413     7.125    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/p_0_in
    SLICE_X31Y82         LUT4 (Prop_lut4_I2_O)        0.295     7.420 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp[18]_i_1/O
                         net (fo=1, routed)           0.000     7.420    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp[18]_i_1_n_0
    SLICE_X31Y82         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=742, unset)          0.924    10.924    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X31Y82         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp_reg[18]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X31Y82         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp_reg[18]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -7.420    
  -------------------------------------------------------------------
                         slack                                  3.500    




