<!-- IBM_PROLOG_BEGIN_TAG                                                   -->
<!-- This is an automatically generated prolog.                             -->
<!--                                                                        -->
<!-- $Source: public/src/import/public/common/generic/fapi2/xml/attribute_info/sbe_common_attribute.xml $ -->
<!--                                                                        -->
<!-- OpenPOWER sbe Project                                                  -->
<!--                                                                        -->
<!-- Contributors Listed Below - COPYRIGHT 2022,2023                        -->
<!-- [+] International Business Machines Corp.                              -->
<!--                                                                        -->
<!--                                                                        -->
<!-- Licensed under the Apache License, Version 2.0 (the "License");        -->
<!-- you may not use this file except in compliance with the License.       -->
<!-- You may obtain a copy of the License at                                -->
<!--                                                                        -->
<!--     http://www.apache.org/licenses/LICENSE-2.0                         -->
<!--                                                                        -->
<!-- Unless required by applicable law or agreed to in writing, software    -->
<!-- distributed under the License is distributed on an "AS IS" BASIS,      -->
<!-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        -->
<!-- implied. See the License for the specific language governing           -->
<!-- permissions and limitations under the License.                         -->
<!--                                                                        -->
<!-- IBM_PROLOG_END_TAG                                                     -->
<!-- sbe_common_attributes.xml -->
<!--    This file defines the subset of attributes from the larger pool of  -->
<!--    defined attributes that will be included in the all image of SBE    -->
<!--    platform. Additionally, build time initial values can also be       -->
<!--    optionally defined. This xml along with xmls defined for individual -->
<!--    images (like Odyssey, P11 SPPE etc) will determine final list of    -->
<!--    attributes and its initial values                                   -->
<!-- Path to odyssey specific sbe xml:                                      -->
<!--    public/hwp/odyssey/xml/attribute_info/sbe_ody_attribute.xml         -->
<entries>
  <!-- static: chip type and EC -->
  <entry name="ATTR_IS_SIMULATION">
    <value>0x0</value>
  </entry>
  <entry name="ATTR_NAME">
    <virtual/>
  </entry>
  <entry name="ATTR_EC">
    <virtual/>
  </entry>
  <entry name="ATTR_CHIP_UNIT_POS">
    <virtual/>
  </entry>
  <entry name="ATTR_REL_POS">
    <virtual/>
  </entry>
  <entry name="ATTR_HOTPLUG">
    <value>0x0</value>
  </entry>
  <entry name="ATTR_HOTPLUG_MASK">
    <value>0x0</value>
  </entry>
  <entry name="ATTR_PG">
    <value>0xFFFFFFFF</value>
  </entry>
  <entry name="ATTR_CLOCKSTOP_ON_XSTOP">
    <value>0x00</value>
  </entry>
  <entry name="ATTR_ENABLE_LBIST">
    <value>0x00</value>
  </entry>
  <entry name="ATTR_ENABLE_ABIST">
    <value>0x00</value>
  </entry>
  <entry name="ATTR_SPI_BUS_DIV_REF">
    <value>0x0041</value>
  </entry>
  <entry name="ATTR_IO_TANK_PLL_BYPASS">
    <value>0x00</value>
  </entry>
  <entry name="ATTR_BUS_POS">
    <value>0xFF</value>
  </entry>
  <entry name="ATTR_SIM_CHIPLET_MASK">
    <value>0xFFFFFFFFFFFFFFFF</value>
  </entry>
  <entry name="ATTR_SCAN0_SCAN_RATIO">
    <value>0x0</value>
  </entry>
  <entry name="ATTR_DYNAMIC_INIT_FEATURE_VEC">
    <value>0x0</value>
    <value>0x0</value>
  </entry>
  <entry name="ATTR_IS_SIMICS">
    <value>0x0</value>
  </entry>
  <entry name="ATTR_CHIP_EC_FEATURE_PERV_NET_REGION_3_NOT_4">
    <virtual/>
  </entry>
  <entry name="ATTR_CHIP_EC_FEATURE_CONT_SCAN_SHORT_WAIT">
    <virtual/>
  </entry>
  <entry name="ATTR_CHIP_EC_FEATURE_EX_ZIGZAG_STAGGER">
    <virtual/>
  </entry>
  <entry name="ATTR_CHIP_EC_FEATURE_NO_REPR_LBIST">
    <virtual/>
  </entry>
  <entry name="ATTR_CHIP_EC_FEATURE_PCIE_CLK_EN">
    <virtual/>
  </entry>
  <entry name="ATTR_SPPE_BOOT_SIDE">
    <value>0x0</value>
  </entry>
  <entry name="ATTR_SECURITY_LEVEL">
    <!-- Use the strictest possible default while there is no platform code -->
    <!-- in place to read the hardware state and update this accordingly. -->
    <value>0x2</value>
  </entry>
</entries>
