[INF:CM0023] Creating log file ../../build/tests/StructVarImp/slpp_all/surelog.log.

[INF:CM0024] Executing with 1 threads.

Running: cd ../../build/tests/StructVarImp/slpp_all/;${SURELOG_DIR}/build/bin/surelog -nostdout -batch pp_batch.txt
Surelog preproc status: 0
Running: cd ../../build/tests/StructVarImp/slpp_all/;${SURELOG_DIR}/build/bin/surelog -nostdout -batch parser_batch.txt
Surelog parsing status: 0
LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<201> s<200> l<1:1>
n<flash_ctrl_reg_pkg> u<1> t<StringConst> p<158> s<16> l<1:9> el<1:27>
n<> u<2> t<IntegerAtomType_Int> p<3> l<4:13> el<4:16>
n<> u<3> t<Data_type> p<4> c<2> l<4:13> el<4:16>
n<> u<4> t<Data_type_or_implicit> p<14> c<3> s<13> l<4:13> el<4:16>
n<NBanks> u<5> t<StringConst> p<12> s<11> l<4:17> el<4:23>
n<2> u<6> t<IntConst> p<7> l<4:26> el<4:27>
n<> u<7> t<Primary_literal> p<8> c<6> l<4:26> el<4:27>
n<> u<8> t<Constant_primary> p<9> c<7> l<4:26> el<4:27>
n<> u<9> t<Constant_expression> p<10> c<8> l<4:26> el<4:27>
n<> u<10> t<Constant_mintypmax_expression> p<11> c<9> l<4:26> el<4:27>
n<> u<11> t<Constant_param_expression> p<12> c<10> l<4:26> el<4:27>
n<> u<12> t<Param_assignment> p<13> c<5> l<4:17> el<4:27>
n<> u<13> t<List_of_param_assignments> p<14> c<12> l<4:17> el<4:27>
n<> u<14> t<Parameter_declaration> p<15> c<4> l<4:3> el<4:27>
n<> u<15> t<Package_or_generate_item_declaration> p<16> c<14> l<4:3> el<4:28>
n<> u<16> t<Package_item> p<158> c<15> s<31> l<4:3> el<4:28>
n<> u<17> t<IntegerAtomType_Int> p<18> l<5:13> el<5:16>
n<> u<18> t<Data_type> p<19> c<17> l<5:13> el<5:16>
n<> u<19> t<Data_type_or_implicit> p<29> c<18> s<28> l<5:13> el<5:16>
n<NumRegions> u<20> t<StringConst> p<27> s<26> l<5:17> el<5:27>
n<8> u<21> t<IntConst> p<22> l<5:30> el<5:31>
n<> u<22> t<Primary_literal> p<23> c<21> l<5:30> el<5:31>
n<> u<23> t<Constant_primary> p<24> c<22> l<5:30> el<5:31>
n<> u<24> t<Constant_expression> p<25> c<23> l<5:30> el<5:31>
n<> u<25> t<Constant_mintypmax_expression> p<26> c<24> l<5:30> el<5:31>
n<> u<26> t<Constant_param_expression> p<27> c<25> l<5:30> el<5:31>
n<> u<27> t<Param_assignment> p<28> c<20> l<5:17> el<5:31>
n<> u<28> t<List_of_param_assignments> p<29> c<27> l<5:17> el<5:31>
n<> u<29> t<Parameter_declaration> p<30> c<19> l<5:3> el<5:31>
n<> u<30> t<Package_or_generate_item_declaration> p<31> c<29> l<5:3> el<5:32>
n<> u<31> t<Package_item> p<158> c<30> s<156> l<5:3> el<5:32>
n<> u<32> t<Struct_keyword> p<33> l<7:11> el<7:17>
n<> u<33> t<Struct_union> p<151> c<32> s<34> l<7:11> el<7:17>
n<> u<34> t<Packed_keyword> p<151> s<50> l<7:18> el<7:24>
n<> u<35> t<Struct_keyword> p<36> l<8:5> el<8:11>
n<> u<36> t<Struct_union> p<45> c<35> s<37> l<8:5> el<8:11>
n<> u<37> t<Packed_keyword> p<45> s<44> l<8:12> el<8:18>
n<> u<38> t<IntVec_TypeLogic> p<39> l<9:7> el<9:12>
n<> u<39> t<Data_type> p<40> c<38> l<9:7> el<9:12>
n<> u<40> t<Data_type_or_void> p<44> c<39> s<43> l<9:7> el<9:12>
n<q> u<41> t<StringConst> p<42> l<9:20> el<9:21>
n<> u<42> t<Variable_decl_assignment> p<43> c<41> l<9:20> el<9:21>
n<> u<43> t<List_of_variable_decl_assignments> p<44> c<42> l<9:20> el<9:21>
n<> u<44> t<Struct_union_member> p<45> c<40> l<9:7> el<9:22>
n<> u<45> t<Data_type> p<46> c<36> l<8:5> el<10:6>
n<> u<46> t<Data_type_or_void> p<50> c<45> s<49> l<8:5> el<10:6>
n<en> u<47> t<StringConst> p<48> l<10:7> el<10:9>
n<> u<48> t<Variable_decl_assignment> p<49> c<47> l<10:7> el<10:9>
n<> u<49> t<List_of_variable_decl_assignments> p<50> c<48> l<10:7> el<10:9>
n<> u<50> t<Struct_union_member> p<151> c<46> s<66> l<8:5> el<10:10>
n<> u<51> t<Struct_keyword> p<52> l<11:5> el<11:11>
n<> u<52> t<Struct_union> p<61> c<51> s<53> l<11:5> el<11:11>
n<> u<53> t<Packed_keyword> p<61> s<60> l<11:12> el<11:18>
n<> u<54> t<IntVec_TypeLogic> p<55> l<12:7> el<12:12>
n<> u<55> t<Data_type> p<56> c<54> l<12:7> el<12:12>
n<> u<56> t<Data_type_or_void> p<60> c<55> s<59> l<12:7> el<12:12>
n<q> u<57> t<StringConst> p<58> l<12:20> el<12:21>
n<> u<58> t<Variable_decl_assignment> p<59> c<57> l<12:20> el<12:21>
n<> u<59> t<List_of_variable_decl_assignments> p<60> c<58> l<12:20> el<12:21>
n<> u<60> t<Struct_union_member> p<61> c<56> l<12:7> el<12:22>
n<> u<61> t<Data_type> p<62> c<52> l<11:5> el<13:6>
n<> u<62> t<Data_type_or_void> p<66> c<61> s<65> l<11:5> el<13:6>
n<rd_en> u<63> t<StringConst> p<64> l<13:7> el<13:12>
n<> u<64> t<Variable_decl_assignment> p<65> c<63> l<13:7> el<13:12>
n<> u<65> t<List_of_variable_decl_assignments> p<66> c<64> l<13:7> el<13:12>
n<> u<66> t<Struct_union_member> p<151> c<62> s<82> l<11:5> el<13:13>
n<> u<67> t<Struct_keyword> p<68> l<14:5> el<14:11>
n<> u<68> t<Struct_union> p<77> c<67> s<69> l<14:5> el<14:11>
n<> u<69> t<Packed_keyword> p<77> s<76> l<14:12> el<14:18>
n<> u<70> t<IntVec_TypeLogic> p<71> l<15:7> el<15:12>
n<> u<71> t<Data_type> p<72> c<70> l<15:7> el<15:12>
n<> u<72> t<Data_type_or_void> p<76> c<71> s<75> l<15:7> el<15:12>
n<q> u<73> t<StringConst> p<74> l<15:20> el<15:21>
n<> u<74> t<Variable_decl_assignment> p<75> c<73> l<15:20> el<15:21>
n<> u<75> t<List_of_variable_decl_assignments> p<76> c<74> l<15:20> el<15:21>
n<> u<76> t<Struct_union_member> p<77> c<72> l<15:7> el<15:22>
n<> u<77> t<Data_type> p<78> c<68> l<14:5> el<16:6>
n<> u<78> t<Data_type_or_void> p<82> c<77> s<81> l<14:5> el<16:6>
n<prog_en> u<79> t<StringConst> p<80> l<16:7> el<16:14>
n<> u<80> t<Variable_decl_assignment> p<81> c<79> l<16:7> el<16:14>
n<> u<81> t<List_of_variable_decl_assignments> p<82> c<80> l<16:7> el<16:14>
n<> u<82> t<Struct_union_member> p<151> c<78> s<98> l<14:5> el<16:15>
n<> u<83> t<Struct_keyword> p<84> l<17:5> el<17:11>
n<> u<84> t<Struct_union> p<93> c<83> s<85> l<17:5> el<17:11>
n<> u<85> t<Packed_keyword> p<93> s<92> l<17:12> el<17:18>
n<> u<86> t<IntVec_TypeLogic> p<87> l<18:7> el<18:12>
n<> u<87> t<Data_type> p<88> c<86> l<18:7> el<18:12>
n<> u<88> t<Data_type_or_void> p<92> c<87> s<91> l<18:7> el<18:12>
n<q> u<89> t<StringConst> p<90> l<18:20> el<18:21>
n<> u<90> t<Variable_decl_assignment> p<91> c<89> l<18:20> el<18:21>
n<> u<91> t<List_of_variable_decl_assignments> p<92> c<90> l<18:20> el<18:21>
n<> u<92> t<Struct_union_member> p<93> c<88> l<18:7> el<18:22>
n<> u<93> t<Data_type> p<94> c<84> l<17:5> el<19:6>
n<> u<94> t<Data_type_or_void> p<98> c<93> s<97> l<17:5> el<19:6>
n<erase_en> u<95> t<StringConst> p<96> l<19:7> el<19:15>
n<> u<96> t<Variable_decl_assignment> p<97> c<95> l<19:7> el<19:15>
n<> u<97> t<List_of_variable_decl_assignments> p<98> c<96> l<19:7> el<19:15>
n<> u<98> t<Struct_union_member> p<151> c<94> s<124> l<17:5> el<19:16>
n<> u<99> t<Struct_keyword> p<100> l<20:5> el<20:11>
n<> u<100> t<Struct_union> p<119> c<99> s<101> l<20:5> el<20:11>
n<> u<101> t<Packed_keyword> p<119> s<118> l<20:12> el<20:18>
n<> u<102> t<IntVec_TypeLogic> p<113> s<112> l<21:7> el<21:12>
n<8> u<103> t<IntConst> p<104> l<21:14> el<21:15>
n<> u<104> t<Primary_literal> p<105> c<103> l<21:14> el<21:15>
n<> u<105> t<Constant_primary> p<106> c<104> l<21:14> el<21:15>
n<> u<106> t<Constant_expression> p<111> c<105> s<110> l<21:14> el<21:15>
n<0> u<107> t<IntConst> p<108> l<21:16> el<21:17>
n<> u<108> t<Primary_literal> p<109> c<107> l<21:16> el<21:17>
n<> u<109> t<Constant_primary> p<110> c<108> l<21:16> el<21:17>
n<> u<110> t<Constant_expression> p<111> c<109> l<21:16> el<21:17>
n<> u<111> t<Constant_range> p<112> c<106> l<21:14> el<21:17>
n<> u<112> t<Packed_dimension> p<113> c<111> l<21:13> el<21:18>
n<> u<113> t<Data_type> p<114> c<102> l<21:7> el<21:18>
n<> u<114> t<Data_type_or_void> p<118> c<113> s<117> l<21:7> el<21:18>
n<q> u<115> t<StringConst> p<116> l<21:20> el<21:21>
n<> u<116> t<Variable_decl_assignment> p<117> c<115> l<21:20> el<21:21>
n<> u<117> t<List_of_variable_decl_assignments> p<118> c<116> l<21:20> el<21:21>
n<> u<118> t<Struct_union_member> p<119> c<114> l<21:7> el<21:22>
n<> u<119> t<Data_type> p<120> c<100> l<20:5> el<22:6>
n<> u<120> t<Data_type_or_void> p<124> c<119> s<123> l<20:5> el<22:6>
n<base> u<121> t<StringConst> p<122> l<22:7> el<22:11>
n<> u<122> t<Variable_decl_assignment> p<123> c<121> l<22:7> el<22:11>
n<> u<123> t<List_of_variable_decl_assignments> p<124> c<122> l<22:7> el<22:11>
n<> u<124> t<Struct_union_member> p<151> c<120> s<150> l<20:5> el<22:12>
n<> u<125> t<Struct_keyword> p<126> l<23:5> el<23:11>
n<> u<126> t<Struct_union> p<145> c<125> s<127> l<23:5> el<23:11>
n<> u<127> t<Packed_keyword> p<145> s<144> l<23:12> el<23:18>
n<> u<128> t<IntVec_TypeLogic> p<139> s<138> l<24:7> el<24:12>
n<8> u<129> t<IntConst> p<130> l<24:14> el<24:15>
n<> u<130> t<Primary_literal> p<131> c<129> l<24:14> el<24:15>
n<> u<131> t<Constant_primary> p<132> c<130> l<24:14> el<24:15>
n<> u<132> t<Constant_expression> p<137> c<131> s<136> l<24:14> el<24:15>
n<0> u<133> t<IntConst> p<134> l<24:16> el<24:17>
n<> u<134> t<Primary_literal> p<135> c<133> l<24:16> el<24:17>
n<> u<135> t<Constant_primary> p<136> c<134> l<24:16> el<24:17>
n<> u<136> t<Constant_expression> p<137> c<135> l<24:16> el<24:17>
n<> u<137> t<Constant_range> p<138> c<132> l<24:14> el<24:17>
n<> u<138> t<Packed_dimension> p<139> c<137> l<24:13> el<24:18>
n<> u<139> t<Data_type> p<140> c<128> l<24:7> el<24:18>
n<> u<140> t<Data_type_or_void> p<144> c<139> s<143> l<24:7> el<24:18>
n<q> u<141> t<StringConst> p<142> l<24:20> el<24:21>
n<> u<142> t<Variable_decl_assignment> p<143> c<141> l<24:20> el<24:21>
n<> u<143> t<List_of_variable_decl_assignments> p<144> c<142> l<24:20> el<24:21>
n<> u<144> t<Struct_union_member> p<145> c<140> l<24:7> el<24:22>
n<> u<145> t<Data_type> p<146> c<126> l<23:5> el<25:6>
n<> u<146> t<Data_type_or_void> p<150> c<145> s<149> l<23:5> el<25:6>
n<size> u<147> t<StringConst> p<148> l<25:7> el<25:11>
n<> u<148> t<Variable_decl_assignment> p<149> c<147> l<25:7> el<25:11>
n<> u<149> t<List_of_variable_decl_assignments> p<150> c<148> l<25:7> el<25:11>
n<> u<150> t<Struct_union_member> p<151> c<146> l<23:5> el<25:12>
n<> u<151> t<Data_type> p<153> c<33> s<152> l<7:11> el<26:4>
n<flash_ctrl_reg2hw_mp_region_cfg_mreg_t> u<152> t<StringConst> p<153> l<26:5> el<26:43>
n<> u<153> t<Type_declaration> p<154> c<151> l<7:3> el<26:44>
n<> u<154> t<Data_declaration> p<155> c<153> l<7:3> el<26:44>
n<> u<155> t<Package_or_generate_item_declaration> p<156> c<154> l<7:3> el<26:44>
n<> u<156> t<Package_item> p<158> c<155> s<157> l<7:3> el<26:44>
n<> u<157> t<Endpackage> p<158> l<29:1> el<29:11>
n<> u<158> t<Package_declaration> p<159> c<1> l<1:1> el<29:11>
n<> u<159> t<Description> p<200> c<158> s<199> l<1:1> el<29:11>
n<> u<160> t<Module_keyword> p<164> s<161> l<33:1> el<33:7>
n<top> u<161> t<StringConst> p<164> s<163> l<33:8> el<33:11>
n<> u<162> t<Port> p<163> l<33:13> el<33:13>
n<> u<163> t<List_of_ports> p<164> c<162> l<33:12> el<33:14>
n<> u<164> t<Module_nonansi_header> p<198> c<160> s<174> l<33:1> el<33:15>
n<flash_ctrl_reg_pkg> u<165> t<StringConst> p<166> l<34:10> el<34:28>
n<> u<166> t<Package_import_item> p<167> c<165> l<34:10> el<34:31>
n<> u<167> t<Package_import_declaration> p<168> c<166> l<34:3> el<34:32>
n<> u<168> t<Data_declaration> p<169> c<167> l<34:3> el<34:32>
n<> u<169> t<Package_or_generate_item_declaration> p<170> c<168> l<34:3> el<34:32>
n<> u<170> t<Module_or_generate_item_declaration> p<171> c<169> l<34:3> el<34:32>
n<> u<171> t<Module_common_item> p<172> c<170> l<34:3> el<34:32>
n<> u<172> t<Module_or_generate_item> p<173> c<171> l<34:3> el<34:32>
n<> u<173> t<Non_port_module_item> p<174> c<172> l<34:3> el<34:32>
n<> u<174> t<Module_item> p<198> c<173> s<197> l<34:3> el<34:32>
n<flash_ctrl_reg2hw_mp_region_cfg_mreg_t> u<175> t<StringConst> p<186> s<185> l<36:3> el<36:41>
n<MpRegions> u<176> t<StringConst> p<177> l<36:43> el<36:52>
n<> u<177> t<Primary_literal> p<178> c<176> l<36:43> el<36:52>
n<> u<178> t<Constant_primary> p<179> c<177> l<36:43> el<36:52>
n<> u<179> t<Constant_expression> p<184> c<178> s<183> l<36:43> el<36:52>
n<0> u<180> t<IntConst> p<181> l<36:53> el<36:54>
n<> u<181> t<Primary_literal> p<182> c<180> l<36:53> el<36:54>
n<> u<182> t<Constant_primary> p<183> c<181> l<36:53> el<36:54>
n<> u<183> t<Constant_expression> p<184> c<182> l<36:53> el<36:54>
n<> u<184> t<Constant_range> p<185> c<179> l<36:43> el<36:54>
n<> u<185> t<Packed_dimension> p<186> c<184> l<36:42> el<36:55>
n<> u<186> t<Data_type> p<190> c<175> s<189> l<36:3> el<36:55>
n<region_cfgs> u<187> t<StringConst> p<188> l<36:56> el<36:67>
n<> u<188> t<Variable_decl_assignment> p<189> c<187> l<36:56> el<36:67>
n<> u<189> t<List_of_variable_decl_assignments> p<190> c<188> l<36:56> el<36:67>
n<> u<190> t<Variable_declaration> p<191> c<186> l<36:3> el<36:68>
n<> u<191> t<Data_declaration> p<192> c<190> l<36:3> el<36:68>
n<> u<192> t<Package_or_generate_item_declaration> p<193> c<191> l<36:3> el<36:68>
n<> u<193> t<Module_or_generate_item_declaration> p<194> c<192> l<36:3> el<36:68>
n<> u<194> t<Module_common_item> p<195> c<193> l<36:3> el<36:68>
n<> u<195> t<Module_or_generate_item> p<196> c<194> l<36:3> el<36:68>
n<> u<196> t<Non_port_module_item> p<197> c<195> l<36:3> el<36:68>
n<> u<197> t<Module_item> p<198> c<196> l<36:3> el<36:68>
n<> u<198> t<Module_declaration> p<199> c<164> l<33:1> el<38:10>
n<> u<199> t<Description> p<200> c<198> l<33:1> el<38:10>
n<> u<200> t<Source_text> p<201> c<159> l<1:1> el<38:10>
n<> u<201> t<Top_level_rule> l<1:1> el<39:1>
[WRN:PA0205] dut.sv:1: No timescale set for "flash_ctrl_reg_pkg".

[WRN:PA0205] dut.sv:33: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0301] dut.sv:1: Compile package "flash_ctrl_reg_pkg".

[INF:CP0303] dut.sv:33: Compile module "work@top".

[INF:CP0302] builtin.sv:4: Compile class "work@mailbox".

[INF:CP0302] builtin.sv:33: Compile class "work@process".

[INF:CP0302] builtin.sv:58: Compile class "work@semaphore".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:33: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/tests/StructVarImp/slpp_all//surelog.uhdm...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/tests/StructVarImp/slpp_all//surelog.uhdm.chk.html...

[INF:UH0710] Loading UHDM DB: ../../build/tests/StructVarImp/slpp_all//surelog.uhdm...

[INF:UH0711] Decompling UHDM...

====== UHDM =======
design: (work@top)
|vpiName:work@top
|vpiElaborated:1
|uhdmallPackages:
\_package: builtin (builtin::), parent:work@top
  |vpiDefName:builtin
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiClassDefn:
  \_class_defn: (builtin::array), parent:builtin::
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue), parent:builtin::
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string), parent:builtin::
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system), parent:builtin::
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallPackages:
\_package: flash_ctrl_reg_pkg (flash_ctrl_reg_pkg::) dut.sv:1:1: , endln:29:11, parent:work@top
  |vpiDefName:flash_ctrl_reg_pkg
  |vpiName:flash_ctrl_reg_pkg
  |vpiFullName:flash_ctrl_reg_pkg::
  |vpiTypedef:
  \_struct_typespec: (flash_ctrl_reg_pkg::flash_ctrl_reg2hw_mp_region_cfg_mreg_t), line:7:11, endln:7:17
    |vpiPacked:1
    |vpiName:flash_ctrl_reg_pkg::flash_ctrl_reg2hw_mp_region_cfg_mreg_t
    |vpiTypespecMember:
    \_typespec_member: (en), line:10:7, endln:10:9
      |vpiName:en
      |vpiTypespec:
      \_struct_typespec: , line:8:5, endln:8:11
        |vpiPacked:1
        |vpiTypespecMember:
        \_typespec_member: (q), line:9:20, endln:9:21
          |vpiName:q
          |vpiTypespec:
          \_logic_typespec: , line:9:7, endln:9:12
            |vpiInstance:
            \_package: flash_ctrl_reg_pkg (flash_ctrl_reg_pkg::) dut.sv:1:1: , endln:29:11, parent:work@top
        |vpiInstance:
        \_package: flash_ctrl_reg_pkg (flash_ctrl_reg_pkg::) dut.sv:1:1: , endln:29:11, parent:work@top
    |vpiTypespecMember:
    \_typespec_member: (rd_en), line:13:7, endln:13:12
      |vpiName:rd_en
      |vpiTypespec:
      \_struct_typespec: , line:11:5, endln:11:11
        |vpiPacked:1
        |vpiTypespecMember:
        \_typespec_member: (q), line:12:20, endln:12:21
          |vpiName:q
          |vpiTypespec:
          \_logic_typespec: , line:12:7, endln:12:12
            |vpiInstance:
            \_package: flash_ctrl_reg_pkg (flash_ctrl_reg_pkg::) dut.sv:1:1: , endln:29:11, parent:work@top
        |vpiInstance:
        \_package: flash_ctrl_reg_pkg (flash_ctrl_reg_pkg::) dut.sv:1:1: , endln:29:11, parent:work@top
    |vpiTypespecMember:
    \_typespec_member: (prog_en), line:16:7, endln:16:14
      |vpiName:prog_en
      |vpiTypespec:
      \_struct_typespec: , line:14:5, endln:14:11
        |vpiPacked:1
        |vpiTypespecMember:
        \_typespec_member: (q), line:15:20, endln:15:21
          |vpiName:q
          |vpiTypespec:
          \_logic_typespec: , line:15:7, endln:15:12
            |vpiInstance:
            \_package: flash_ctrl_reg_pkg (flash_ctrl_reg_pkg::) dut.sv:1:1: , endln:29:11, parent:work@top
        |vpiInstance:
        \_package: flash_ctrl_reg_pkg (flash_ctrl_reg_pkg::) dut.sv:1:1: , endln:29:11, parent:work@top
    |vpiTypespecMember:
    \_typespec_member: (erase_en), line:19:7, endln:19:15
      |vpiName:erase_en
      |vpiTypespec:
      \_struct_typespec: , line:17:5, endln:17:11
        |vpiPacked:1
        |vpiTypespecMember:
        \_typespec_member: (q), line:18:20, endln:18:21
          |vpiName:q
          |vpiTypespec:
          \_logic_typespec: , line:18:7, endln:18:12
            |vpiInstance:
            \_package: flash_ctrl_reg_pkg (flash_ctrl_reg_pkg::) dut.sv:1:1: , endln:29:11, parent:work@top
        |vpiInstance:
        \_package: flash_ctrl_reg_pkg (flash_ctrl_reg_pkg::) dut.sv:1:1: , endln:29:11, parent:work@top
    |vpiTypespecMember:
    \_typespec_member: (base), line:22:7, endln:22:11
      |vpiName:base
      |vpiTypespec:
      \_struct_typespec: , line:20:5, endln:20:11
        |vpiPacked:1
        |vpiTypespecMember:
        \_typespec_member: (q), line:21:20, endln:21:21
          |vpiName:q
          |vpiTypespec:
          \_logic_typespec: , line:21:7, endln:21:12
            |vpiRange:
            \_range: , line:21:14, endln:21:17
              |vpiLeftRange:
              \_constant: , line:21:14, endln:21:15
                |vpiConstType:9
                |vpiDecompile:8
                |vpiSize:64
                |UINT:8
              |vpiRightRange:
              \_constant: , line:21:16, endln:21:17
                |vpiConstType:9
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
            |vpiInstance:
            \_package: flash_ctrl_reg_pkg (flash_ctrl_reg_pkg::) dut.sv:1:1: , endln:29:11, parent:work@top
        |vpiInstance:
        \_package: flash_ctrl_reg_pkg (flash_ctrl_reg_pkg::) dut.sv:1:1: , endln:29:11, parent:work@top
    |vpiTypespecMember:
    \_typespec_member: (size), line:25:7, endln:25:11
      |vpiName:size
      |vpiTypespec:
      \_struct_typespec: , line:23:5, endln:23:11
        |vpiPacked:1
        |vpiTypespecMember:
        \_typespec_member: (q), line:24:20, endln:24:21
          |vpiName:q
          |vpiTypespec:
          \_logic_typespec: , line:24:7, endln:24:12
            |vpiRange:
            \_range: , line:24:14, endln:24:17
              |vpiLeftRange:
              \_constant: , line:24:14, endln:24:15
                |vpiConstType:9
                |vpiDecompile:8
                |vpiSize:64
                |UINT:8
              |vpiRightRange:
              \_constant: , line:24:16, endln:24:17
                |vpiConstType:9
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
            |vpiInstance:
            \_package: flash_ctrl_reg_pkg (flash_ctrl_reg_pkg::) dut.sv:1:1: , endln:29:11, parent:work@top
        |vpiInstance:
        \_package: flash_ctrl_reg_pkg (flash_ctrl_reg_pkg::) dut.sv:1:1: , endln:29:11, parent:work@top
    |vpiInstance:
    \_package: flash_ctrl_reg_pkg (flash_ctrl_reg_pkg::) dut.sv:1:1: , endln:29:11, parent:work@top
  |vpiParamAssign:
  \_param_assign: , line:4:17, endln:4:27, parent:flash_ctrl_reg_pkg::
    |vpiRhs:
    \_constant: , line:4:26, endln:4:27
      |vpiConstType:9
      |vpiDecompile:2
      |vpiSize:64
      |UINT:2
    |vpiLhs:
    \_parameter: (flash_ctrl_reg_pkg::NBanks), line:4:17, endln:4:27, parent:flash_ctrl_reg_pkg::
      |vpiName:NBanks
      |vpiFullName:flash_ctrl_reg_pkg::NBanks
      |UINT:2
      |vpiTypespec:
      \_int_typespec: (NBanks), line:4:13, endln:4:16, parent:flash_ctrl_reg_pkg::NBanks
        |vpiName:NBanks
        |vpiInstance:
        \_package: flash_ctrl_reg_pkg (flash_ctrl_reg_pkg::) dut.sv:1:1: , endln:29:11, parent:work@top
  |vpiParamAssign:
  \_param_assign: , line:5:17, endln:5:31, parent:flash_ctrl_reg_pkg::
    |vpiRhs:
    \_constant: , line:5:30, endln:5:31
      |vpiConstType:9
      |vpiDecompile:8
      |vpiSize:64
      |UINT:8
    |vpiLhs:
    \_parameter: (flash_ctrl_reg_pkg::NumRegions), line:5:17, endln:5:31, parent:flash_ctrl_reg_pkg::
      |vpiName:NumRegions
      |vpiFullName:flash_ctrl_reg_pkg::NumRegions
      |UINT:8
      |vpiTypespec:
      \_int_typespec: (NumRegions), line:5:13, endln:5:16, parent:flash_ctrl_reg_pkg::NumRegions
        |vpiName:NumRegions
        |vpiInstance:
        \_package: flash_ctrl_reg_pkg (flash_ctrl_reg_pkg::) dut.sv:1:1: , endln:29:11, parent:work@top
  |vpiParameter:
  \_parameter: (flash_ctrl_reg_pkg::NBanks), line:4:17, endln:4:27, parent:flash_ctrl_reg_pkg::
  |vpiParameter:
  \_parameter: (flash_ctrl_reg_pkg::NumRegions), line:5:17, endln:5:31, parent:flash_ctrl_reg_pkg::
|uhdmallClasses:
\_class_defn: (work@mailbox) ${SURELOG_DIR}/build/bin/sv/builtin.sv:4:1: , endln:30:9, parent:work@top
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new), line:6:3, endln:7:14, parent:work@mailbox
    |vpiMethod:1
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@mailbox) ${SURELOG_DIR}/build/bin/sv/builtin.sv:4:1: , endln:30:9, parent:work@top
    |vpiIODecl:
    \_io_decl: (bound)
      |vpiName:bound
      |vpiDirection:1
      |vpiTypedef:
      \_int_typespec: , line:6:17, endln:6:20
      |vpiExpr:
      \_constant: , line:6:29, endln:6:30
        |vpiConstType:9
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
  |vpiMethod:
  \_function: (work@mailbox::num), line:9:3, endln:10:14, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiReturn:
    \_int_var: , line:9:12, endln:9:15
  |vpiMethod:
  \_task: (work@mailbox::put), line:12:3, endln:13:10, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::put
      |vpiName:message
      |vpiDirection:1
  |vpiMethod:
  \_function: (work@mailbox::try_put), line:15:3, endln:16:14, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiReturn:
    \_logic_var: 
    |vpiIODecl:
    \_io_decl: (message)
      |vpiName:message
      |vpiDirection:1
  |vpiMethod:
  \_task: (work@mailbox::get), line:18:3, endln:19:10, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::get
      |vpiName:message
      |vpiDirection:6
  |vpiMethod:
  \_function: (work@mailbox::try_get), line:21:3, endln:22:14, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiReturn:
    \_int_var: , line:21:12, endln:21:15
    |vpiIODecl:
    \_io_decl: (message)
      |vpiName:message
      |vpiDirection:6
  |vpiMethod:
  \_task: (work@mailbox::peek), line:24:3, endln:25:10, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::peek
      |vpiName:message
      |vpiDirection:6
  |vpiMethod:
  \_function: (work@mailbox::try_peek), line:27:3, endln:28:14, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiReturn:
    \_int_var: , line:27:12, endln:27:15
    |vpiIODecl:
    \_io_decl: (message)
      |vpiName:message
      |vpiDirection:6
|uhdmallClasses:
\_class_defn: (work@process) ${SURELOG_DIR}/build/bin/sv/builtin.sv:33:1: , endln:55:9, parent:work@top
  |vpiName:work@process
  |vpiMethod:
  \_function: (work@process::self), line:37:3, endln:37:9, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiReturn:
    \_logic_var: 
  |vpiMethod:
  \_function: (work@process::status), line:40:3, endln:41:14, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiReturn:
    \_int_var: , line:40:12, endln:40:17
      |vpiTypespec:
      \_enum_typespec: (state), line:35:66, endln:35:71
        |vpiName:state
        |vpiEnumConst:
        \_enum_const: (FINISHED), line:35:18, endln:35:26
          |vpiName:FINISHED
          |vpiDecompile:0
          |INT:0
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (RUNNING), line:35:28, endln:35:35
          |vpiName:RUNNING
          |vpiDecompile:1
          |INT:1
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (WAITING), line:35:37, endln:35:44
          |vpiName:WAITING
          |vpiDecompile:2
          |INT:2
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (SUSPENDED), line:35:46, endln:35:55
          |vpiName:SUSPENDED
          |vpiDecompile:3
          |INT:3
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (KILLED), line:35:57, endln:35:63
          |vpiName:KILLED
          |vpiDecompile:4
          |INT:4
          |vpiSize:64
  |vpiMethod:
  \_task: (work@process::kill), line:43:3, endln:44:10, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiStmt:
    \_begin: (work@process::kill), parent:work@process::kill
      |vpiFullName:work@process::kill
  |vpiMethod:
  \_task: (work@process::await), line:46:3, endln:47:10, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiStmt:
    \_begin: (work@process::await), parent:work@process::await
      |vpiFullName:work@process::await
  |vpiMethod:
  \_task: (work@process::suspend), line:49:3, endln:50:10, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiStmt:
    \_begin: (work@process::suspend), parent:work@process::suspend
      |vpiFullName:work@process::suspend
  |vpiMethod:
  \_task: (work@process::resume), line:52:3, endln:53:10, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiStmt:
    \_begin: (work@process::resume), parent:work@process::resume
      |vpiFullName:work@process::resume
  |vpiTypedef:
  \_enum_typespec: (state), line:35:66, endln:35:71, parent:work@process
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED), line:35:18, endln:35:26, parent:state
      |vpiName:FINISHED
      |vpiDecompile:0
      |INT:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (RUNNING), line:35:28, endln:35:35, parent:state
      |vpiName:RUNNING
      |vpiDecompile:1
      |INT:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (WAITING), line:35:37, endln:35:44, parent:state
      |vpiName:WAITING
      |vpiDecompile:2
      |INT:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SUSPENDED), line:35:46, endln:35:55, parent:state
      |vpiName:SUSPENDED
      |vpiDecompile:3
      |INT:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (KILLED), line:35:57, endln:35:63, parent:state
      |vpiName:KILLED
      |vpiDecompile:4
      |INT:4
      |vpiSize:64
|uhdmallClasses:
\_class_defn: (work@semaphore) ${SURELOG_DIR}/build/bin/sv/builtin.sv:58:1: , endln:72:9, parent:work@top
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new), line:60:3, endln:61:14, parent:work@semaphore
    |vpiMethod:1
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@semaphore) ${SURELOG_DIR}/build/bin/sv/builtin.sv:58:1: , endln:72:9, parent:work@top
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiName:keyCount
      |vpiDirection:1
      |vpiTypedef:
      \_int_typespec: , line:60:16, endln:60:19
      |vpiExpr:
      \_constant: , line:60:31, endln:60:32
        |vpiConstType:9
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
  |vpiMethod:
  \_task: (work@semaphore::put), line:63:3, endln:64:10, parent:work@semaphore
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiIODecl:
    \_io_decl: (keyCount), parent:work@semaphore::put
      |vpiName:keyCount
      |vpiDirection:1
      |vpiTypedef:
      \_int_typespec: , line:63:12, endln:63:15
      |vpiExpr:
      \_constant: , line:63:27, endln:63:28
        |vpiConstType:9
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
  |vpiMethod:
  \_task: (work@semaphore::get), line:66:3, endln:67:10, parent:work@semaphore
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiIODecl:
    \_io_decl: (keyCount), parent:work@semaphore::get
      |vpiName:keyCount
      |vpiDirection:1
      |vpiTypedef:
      \_int_typespec: , line:66:12, endln:66:15
      |vpiExpr:
      \_constant: , line:66:27, endln:66:28
        |vpiConstType:9
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
  |vpiMethod:
  \_function: (work@semaphore::try_get), line:69:3, endln:70:14, parent:work@semaphore
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiReturn:
    \_int_var: , line:69:12, endln:69:15
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiName:keyCount
      |vpiDirection:1
      |vpiTypedef:
      \_int_typespec: , line:69:24, endln:69:27
      |vpiExpr:
      \_constant: , line:69:39, endln:69:40
        |vpiConstType:9
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
|uhdmallModules:
\_module: work@top (work@top) dut.sv:33:1: , endln:38:10, parent:work@top
  |vpiDefName:work@top
  |vpiFullName:work@top
  |vpiNet:
  \_logic_net: (work@top.region_cfgs), line:36:56, parent:work@top
    |vpiName:region_cfgs
    |vpiFullName:work@top.region_cfgs
  |vpiTypedef:
  \_struct_typespec: (flash_ctrl_reg_pkg::flash_ctrl_reg2hw_mp_region_cfg_mreg_t), line:7:11, endln:7:17
    |vpiPacked:1
    |vpiName:flash_ctrl_reg_pkg::flash_ctrl_reg2hw_mp_region_cfg_mreg_t
    |vpiTypespecMember:
    \_typespec_member: (en), line:10:7, endln:10:9
      |vpiName:en
      |vpiTypespec:
      \_struct_typespec: , line:8:5, endln:8:11
        |vpiPacked:1
        |vpiTypespecMember:
        \_typespec_member: (q), line:9:20, endln:9:21
          |vpiName:q
          |vpiTypespec:
          \_logic_typespec: , line:9:7, endln:9:12
            |vpiInstance:
            \_package: flash_ctrl_reg_pkg (flash_ctrl_reg_pkg::) dut.sv:1:1: , endln:29:11, parent:work@top
              |vpiDefName:flash_ctrl_reg_pkg
              |vpiName:flash_ctrl_reg_pkg
              |vpiFullName:flash_ctrl_reg_pkg::
              |vpiTypedef:
              \_struct_typespec: (flash_ctrl_reg_pkg::flash_ctrl_reg2hw_mp_region_cfg_mreg_t), line:7:11, endln:7:17
              |vpiParamAssign:
              \_param_assign: , line:4:17, endln:4:27, parent:flash_ctrl_reg_pkg::
                |vpiRhs:
                \_constant: , line:4:26, endln:4:27
                  |vpiConstType:9
                  |vpiDecompile:2
                  |vpiSize:64
                  |UINT:2
                |vpiLhs:
                \_parameter: (flash_ctrl_reg_pkg::NBanks), line:4:17, endln:4:27, parent:flash_ctrl_reg_pkg::
                  |vpiName:NBanks
                  |vpiFullName:flash_ctrl_reg_pkg::NBanks
                  |UINT:2
                  |vpiTypespec:
                  \_int_typespec: (NBanks), line:4:13, endln:4:16, parent:flash_ctrl_reg_pkg::NBanks
                    |vpiName:NBanks
                    |vpiInstance:
                    \_package: flash_ctrl_reg_pkg (flash_ctrl_reg_pkg::) dut.sv:1:1: , endln:29:11, parent:work@top
              |vpiParamAssign:
              \_param_assign: , line:5:17, endln:5:31, parent:flash_ctrl_reg_pkg::
                |vpiRhs:
                \_constant: , line:5:30, endln:5:31
                  |vpiConstType:9
                  |vpiDecompile:8
                  |vpiSize:64
                  |UINT:8
                |vpiLhs:
                \_parameter: (flash_ctrl_reg_pkg::NumRegions), line:5:17, endln:5:31, parent:flash_ctrl_reg_pkg::
                  |vpiName:NumRegions
                  |vpiFullName:flash_ctrl_reg_pkg::NumRegions
                  |UINT:8
                  |vpiTypespec:
                  \_int_typespec: (NumRegions), line:5:13, endln:5:16, parent:flash_ctrl_reg_pkg::NumRegions
                    |vpiName:NumRegions
                    |vpiInstance:
                    \_package: flash_ctrl_reg_pkg (flash_ctrl_reg_pkg::) dut.sv:1:1: , endln:29:11, parent:work@top
              |vpiParameter:
              \_parameter: (flash_ctrl_reg_pkg::NBanks), line:4:17, endln:4:27, parent:flash_ctrl_reg_pkg::
              |vpiParameter:
              \_parameter: (flash_ctrl_reg_pkg::NumRegions), line:5:17, endln:5:31, parent:flash_ctrl_reg_pkg::
        |vpiInstance:
        \_package: flash_ctrl_reg_pkg (flash_ctrl_reg_pkg::) dut.sv:1:1: , endln:29:11, parent:work@top
    |vpiTypespecMember:
    \_typespec_member: (rd_en), line:13:7, endln:13:12
      |vpiName:rd_en
      |vpiTypespec:
      \_struct_typespec: , line:11:5, endln:11:11
        |vpiPacked:1
        |vpiTypespecMember:
        \_typespec_member: (q), line:12:20, endln:12:21
          |vpiName:q
          |vpiTypespec:
          \_logic_typespec: , line:12:7, endln:12:12
            |vpiInstance:
            \_package: flash_ctrl_reg_pkg (flash_ctrl_reg_pkg::) dut.sv:1:1: , endln:29:11, parent:work@top
        |vpiInstance:
        \_package: flash_ctrl_reg_pkg (flash_ctrl_reg_pkg::) dut.sv:1:1: , endln:29:11, parent:work@top
    |vpiTypespecMember:
    \_typespec_member: (prog_en), line:16:7, endln:16:14
      |vpiName:prog_en
      |vpiTypespec:
      \_struct_typespec: , line:14:5, endln:14:11
        |vpiPacked:1
        |vpiTypespecMember:
        \_typespec_member: (q), line:15:20, endln:15:21
          |vpiName:q
          |vpiTypespec:
          \_logic_typespec: , line:15:7, endln:15:12
            |vpiInstance:
            \_package: flash_ctrl_reg_pkg (flash_ctrl_reg_pkg::) dut.sv:1:1: , endln:29:11, parent:work@top
        |vpiInstance:
        \_package: flash_ctrl_reg_pkg (flash_ctrl_reg_pkg::) dut.sv:1:1: , endln:29:11, parent:work@top
    |vpiTypespecMember:
    \_typespec_member: (erase_en), line:19:7, endln:19:15
      |vpiName:erase_en
      |vpiTypespec:
      \_struct_typespec: , line:17:5, endln:17:11
        |vpiPacked:1
        |vpiTypespecMember:
        \_typespec_member: (q), line:18:20, endln:18:21
          |vpiName:q
          |vpiTypespec:
          \_logic_typespec: , line:18:7, endln:18:12
            |vpiInstance:
            \_package: flash_ctrl_reg_pkg (flash_ctrl_reg_pkg::) dut.sv:1:1: , endln:29:11, parent:work@top
        |vpiInstance:
        \_package: flash_ctrl_reg_pkg (flash_ctrl_reg_pkg::) dut.sv:1:1: , endln:29:11, parent:work@top
    |vpiTypespecMember:
    \_typespec_member: (base), line:22:7, endln:22:11
      |vpiName:base
      |vpiTypespec:
      \_struct_typespec: , line:20:5, endln:20:11
        |vpiPacked:1
        |vpiTypespecMember:
        \_typespec_member: (q), line:21:20, endln:21:21
          |vpiName:q
          |vpiTypespec:
          \_logic_typespec: , line:21:7, endln:21:12
            |vpiRange:
            \_range: , line:21:14, endln:21:17
              |vpiLeftRange:
              \_constant: , line:21:14, endln:21:15
                |vpiConstType:9
                |vpiDecompile:8
                |vpiSize:64
                |UINT:8
              |vpiRightRange:
              \_constant: , line:21:16, endln:21:17
                |vpiConstType:9
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
            |vpiInstance:
            \_package: flash_ctrl_reg_pkg (flash_ctrl_reg_pkg::) dut.sv:1:1: , endln:29:11, parent:work@top
        |vpiInstance:
        \_package: flash_ctrl_reg_pkg (flash_ctrl_reg_pkg::) dut.sv:1:1: , endln:29:11, parent:work@top
    |vpiTypespecMember:
    \_typespec_member: (size), line:25:7, endln:25:11
      |vpiName:size
      |vpiTypespec:
      \_struct_typespec: , line:23:5, endln:23:11
        |vpiPacked:1
        |vpiTypespecMember:
        \_typespec_member: (q), line:24:20, endln:24:21
          |vpiName:q
          |vpiTypespec:
          \_logic_typespec: , line:24:7, endln:24:12
            |vpiRange:
            \_range: , line:24:14, endln:24:17
              |vpiLeftRange:
              \_constant: , line:24:14, endln:24:15
                |vpiConstType:9
                |vpiDecompile:8
                |vpiSize:64
                |UINT:8
              |vpiRightRange:
              \_constant: , line:24:16, endln:24:17
                |vpiConstType:9
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
            |vpiInstance:
            \_package: flash_ctrl_reg_pkg (flash_ctrl_reg_pkg::) dut.sv:1:1: , endln:29:11, parent:work@top
        |vpiInstance:
        \_package: flash_ctrl_reg_pkg (flash_ctrl_reg_pkg::) dut.sv:1:1: , endln:29:11, parent:work@top
    |vpiInstance:
    \_package: flash_ctrl_reg_pkg (flash_ctrl_reg_pkg::) dut.sv:1:1: , endln:29:11, parent:work@top
  |vpiTypedef:
  \_import: (flash_ctrl_reg_pkg), line:34:10, endln:34:31
  |vpiParamAssign:
  \_param_assign: , line:4:17, endln:4:27, parent:work@top
    |vpiRhs:
    \_constant: , line:4:26, endln:4:27
      |vpiConstType:9
      |vpiDecompile:2
      |vpiSize:64
      |UINT:2
    |vpiLhs:
    \_parameter: (work@top.NBanks), line:4:17, endln:4:27
      |vpiName:NBanks
      |vpiFullName:work@top.NBanks
      |vpiImported:flash_ctrl_reg_pkg
      |UINT:2
      |vpiTypespec:
      \_int_typespec: (NBanks), line:4:13, endln:4:16, parent:work@top.NBanks
        |vpiName:NBanks
        |vpiInstance:
        \_package: flash_ctrl_reg_pkg (flash_ctrl_reg_pkg::) dut.sv:1:1: , endln:29:11, parent:work@top
  |vpiParamAssign:
  \_param_assign: , line:5:17, endln:5:31, parent:work@top
    |vpiRhs:
    \_constant: , line:5:30, endln:5:31
      |vpiConstType:9
      |vpiDecompile:8
      |vpiSize:64
      |UINT:8
    |vpiLhs:
    \_parameter: (work@top.NumRegions), line:5:17, endln:5:31
      |vpiName:NumRegions
      |vpiFullName:work@top.NumRegions
      |vpiImported:flash_ctrl_reg_pkg
      |UINT:8
      |vpiTypespec:
      \_int_typespec: (NumRegions), line:5:13, endln:5:16, parent:work@top.NumRegions
        |vpiName:NumRegions
        |vpiInstance:
        \_package: flash_ctrl_reg_pkg (flash_ctrl_reg_pkg::) dut.sv:1:1: , endln:29:11, parent:work@top
  |vpiParameter:
  \_parameter: (work@top.NBanks), line:4:17, endln:4:27, parent:work@top
    |vpiName:NBanks
    |vpiFullName:work@top.NBanks
    |vpiImported:flash_ctrl_reg_pkg
    |UINT:2
    |vpiTypespec:
    \_int_typespec: (NBanks), line:4:13, endln:4:16, parent:work@top.NBanks
      |vpiName:NBanks
      |vpiInstance:
      \_package: flash_ctrl_reg_pkg (flash_ctrl_reg_pkg::) dut.sv:1:1: , endln:29:11, parent:work@top
  |vpiParameter:
  \_parameter: (work@top.NumRegions), line:5:17, endln:5:31, parent:work@top
    |vpiName:NumRegions
    |vpiFullName:work@top.NumRegions
    |vpiImported:flash_ctrl_reg_pkg
    |UINT:8
    |vpiTypespec:
    \_int_typespec: (NumRegions), line:5:13, endln:5:16, parent:work@top.NumRegions
      |vpiName:NumRegions
      |vpiInstance:
      \_package: flash_ctrl_reg_pkg (flash_ctrl_reg_pkg::) dut.sv:1:1: , endln:29:11, parent:work@top
|uhdmtopModules:
\_module: work@top (work@top) dut.sv:33:1: , endln:38:10
  |vpiDefName:work@top
  |vpiName:work@top
  |vpiVariables:
  \_packed_array_var: (work@top.region_cfgs), line:36:56, endln:36:67, parent:work@top
    |vpiName:region_cfgs
    |vpiFullName:work@top.region_cfgs
    |vpiAutomatic:1
    |vpiVisibility:1
    |vpiRange:
    \_range: , line:36:43, endln:36:54
      |vpiLeftRange:
      \_ref_obj: (MpRegions), line:36:43, endln:36:52
        |vpiName:MpRegions
      |vpiRightRange:
      \_constant: , line:36:53, endln:36:54
        |vpiConstType:9
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
    |vpiElement:
    \_struct_var: (work@top.region_cfgs), parent:work@top.region_cfgs
      |vpiFullName:work@top.region_cfgs
      |vpiTypespec:
      \_struct_typespec: (flash_ctrl_reg_pkg::flash_ctrl_reg2hw_mp_region_cfg_mreg_t), line:7:11, endln:7:17
        |vpiPacked:1
        |vpiName:flash_ctrl_reg_pkg::flash_ctrl_reg2hw_mp_region_cfg_mreg_t
        |vpiTypespecMember:
        \_typespec_member: (en), line:10:7, endln:10:9
          |vpiName:en
          |vpiTypespec:
          \_struct_typespec: , line:8:5, endln:8:11
            |vpiPacked:1
            |vpiTypespecMember:
            \_typespec_member: (q), line:9:20, endln:9:21
              |vpiName:q
              |vpiTypespec:
              \_logic_typespec: , line:9:7, endln:9:12
                |vpiInstance:
                \_package: flash_ctrl_reg_pkg (flash_ctrl_reg_pkg::) dut.sv:1:1: , endln:29:11, parent:work@top
                  |vpiDefName:flash_ctrl_reg_pkg
                  |vpiName:flash_ctrl_reg_pkg
                  |vpiFullName:flash_ctrl_reg_pkg::
                  |vpiTypedef:
                  \_struct_typespec: (flash_ctrl_reg_pkg::flash_ctrl_reg2hw_mp_region_cfg_mreg_t), line:7:11, endln:7:17
                  |vpiParamAssign:
                  \_param_assign: , line:4:17, endln:4:27, parent:flash_ctrl_reg_pkg::
                    |vpiRhs:
                    \_constant: , line:4:26, endln:4:27
                      |vpiConstType:9
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                    |vpiLhs:
                    \_parameter: (flash_ctrl_reg_pkg::NBanks), line:4:17, endln:4:27, parent:flash_ctrl_reg_pkg::
                      |vpiName:NBanks
                      |vpiFullName:flash_ctrl_reg_pkg::NBanks
                      |UINT:2
                      |vpiTypespec:
                      \_int_typespec: (NBanks), line:4:13, endln:4:16, parent:flash_ctrl_reg_pkg::NBanks
                        |vpiName:NBanks
                        |vpiInstance:
                        \_package: flash_ctrl_reg_pkg (flash_ctrl_reg_pkg::) dut.sv:1:1: , endln:29:11, parent:work@top
                  |vpiParamAssign:
                  \_param_assign: , line:5:17, endln:5:31, parent:flash_ctrl_reg_pkg::
                    |vpiRhs:
                    \_constant: , line:5:30, endln:5:31
                      |vpiConstType:9
                      |vpiDecompile:8
                      |vpiSize:64
                      |UINT:8
                    |vpiLhs:
                    \_parameter: (flash_ctrl_reg_pkg::NumRegions), line:5:17, endln:5:31, parent:flash_ctrl_reg_pkg::
                      |vpiName:NumRegions
                      |vpiFullName:flash_ctrl_reg_pkg::NumRegions
                      |UINT:8
                      |vpiTypespec:
                      \_int_typespec: (NumRegions), line:5:13, endln:5:16, parent:flash_ctrl_reg_pkg::NumRegions
                        |vpiName:NumRegions
                        |vpiInstance:
                        \_package: flash_ctrl_reg_pkg (flash_ctrl_reg_pkg::) dut.sv:1:1: , endln:29:11, parent:work@top
                  |vpiParameter:
                  \_parameter: (flash_ctrl_reg_pkg::NBanks), line:4:17, endln:4:27, parent:flash_ctrl_reg_pkg::
                  |vpiParameter:
                  \_parameter: (flash_ctrl_reg_pkg::NumRegions), line:5:17, endln:5:31, parent:flash_ctrl_reg_pkg::
            |vpiInstance:
            \_package: flash_ctrl_reg_pkg (flash_ctrl_reg_pkg::) dut.sv:1:1: , endln:29:11, parent:work@top
        |vpiTypespecMember:
        \_typespec_member: (rd_en), line:13:7, endln:13:12
          |vpiName:rd_en
          |vpiTypespec:
          \_struct_typespec: , line:11:5, endln:11:11
            |vpiPacked:1
            |vpiTypespecMember:
            \_typespec_member: (q), line:12:20, endln:12:21
              |vpiName:q
              |vpiTypespec:
              \_logic_typespec: , line:12:7, endln:12:12
                |vpiInstance:
                \_package: flash_ctrl_reg_pkg (flash_ctrl_reg_pkg::) dut.sv:1:1: , endln:29:11, parent:work@top
            |vpiInstance:
            \_package: flash_ctrl_reg_pkg (flash_ctrl_reg_pkg::) dut.sv:1:1: , endln:29:11, parent:work@top
        |vpiTypespecMember:
        \_typespec_member: (prog_en), line:16:7, endln:16:14
          |vpiName:prog_en
          |vpiTypespec:
          \_struct_typespec: , line:14:5, endln:14:11
            |vpiPacked:1
            |vpiTypespecMember:
            \_typespec_member: (q), line:15:20, endln:15:21
              |vpiName:q
              |vpiTypespec:
              \_logic_typespec: , line:15:7, endln:15:12
                |vpiInstance:
                \_package: flash_ctrl_reg_pkg (flash_ctrl_reg_pkg::) dut.sv:1:1: , endln:29:11, parent:work@top
            |vpiInstance:
            \_package: flash_ctrl_reg_pkg (flash_ctrl_reg_pkg::) dut.sv:1:1: , endln:29:11, parent:work@top
        |vpiTypespecMember:
        \_typespec_member: (erase_en), line:19:7, endln:19:15
          |vpiName:erase_en
          |vpiTypespec:
          \_struct_typespec: , line:17:5, endln:17:11
            |vpiPacked:1
            |vpiTypespecMember:
            \_typespec_member: (q), line:18:20, endln:18:21
              |vpiName:q
              |vpiTypespec:
              \_logic_typespec: , line:18:7, endln:18:12
                |vpiInstance:
                \_package: flash_ctrl_reg_pkg (flash_ctrl_reg_pkg::) dut.sv:1:1: , endln:29:11, parent:work@top
            |vpiInstance:
            \_package: flash_ctrl_reg_pkg (flash_ctrl_reg_pkg::) dut.sv:1:1: , endln:29:11, parent:work@top
        |vpiTypespecMember:
        \_typespec_member: (base), line:22:7, endln:22:11
          |vpiName:base
          |vpiTypespec:
          \_struct_typespec: , line:20:5, endln:20:11
            |vpiPacked:1
            |vpiTypespecMember:
            \_typespec_member: (q), line:21:20, endln:21:21
              |vpiName:q
              |vpiTypespec:
              \_logic_typespec: , line:21:7, endln:21:12
                |vpiRange:
                \_range: , line:21:14, endln:21:17
                  |vpiLeftRange:
                  \_constant: , line:21:14, endln:21:15
                    |vpiConstType:9
                    |vpiDecompile:8
                    |vpiSize:64
                    |UINT:8
                  |vpiRightRange:
                  \_constant: , line:21:16, endln:21:17
                    |vpiConstType:9
                    |vpiDecompile:0
                    |vpiSize:64
                    |UINT:0
                |vpiInstance:
                \_package: flash_ctrl_reg_pkg (flash_ctrl_reg_pkg::) dut.sv:1:1: , endln:29:11, parent:work@top
            |vpiInstance:
            \_package: flash_ctrl_reg_pkg (flash_ctrl_reg_pkg::) dut.sv:1:1: , endln:29:11, parent:work@top
        |vpiTypespecMember:
        \_typespec_member: (size), line:25:7, endln:25:11
          |vpiName:size
          |vpiTypespec:
          \_struct_typespec: , line:23:5, endln:23:11
            |vpiPacked:1
            |vpiTypespecMember:
            \_typespec_member: (q), line:24:20, endln:24:21
              |vpiName:q
              |vpiTypespec:
              \_logic_typespec: , line:24:7, endln:24:12
                |vpiRange:
                \_range: , line:24:14, endln:24:17
                  |vpiLeftRange:
                  \_constant: , line:24:14, endln:24:15
                    |vpiConstType:9
                    |vpiDecompile:8
                    |vpiSize:64
                    |UINT:8
                  |vpiRightRange:
                  \_constant: , line:24:16, endln:24:17
                    |vpiConstType:9
                    |vpiDecompile:0
                    |vpiSize:64
                    |UINT:0
                |vpiInstance:
                \_package: flash_ctrl_reg_pkg (flash_ctrl_reg_pkg::) dut.sv:1:1: , endln:29:11, parent:work@top
            |vpiInstance:
            \_package: flash_ctrl_reg_pkg (flash_ctrl_reg_pkg::) dut.sv:1:1: , endln:29:11, parent:work@top
        |vpiInstance:
        \_package: flash_ctrl_reg_pkg (flash_ctrl_reg_pkg::) dut.sv:1:1: , endln:29:11, parent:work@top
  |vpiTypedef:
  \_struct_typespec: (flash_ctrl_reg_pkg::flash_ctrl_reg2hw_mp_region_cfg_mreg_t), line:7:11, endln:7:17
  |vpiTypedef:
  \_import: (flash_ctrl_reg_pkg), line:34:10, endln:34:31
  |vpiParamAssign:
  \_param_assign: , line:4:17, endln:4:27, parent:work@top
    |vpiRhs:
    \_constant: , line:4:26, endln:4:27
      |vpiConstType:9
      |vpiDecompile:2
      |vpiSize:64
      |UINT:2
    |vpiLhs:
    \_parameter: (work@top.NBanks), line:4:17, endln:4:27, parent:work@top
      |vpiName:NBanks
      |vpiFullName:work@top.NBanks
      |vpiImported:flash_ctrl_reg_pkg
      |UINT:2
      |vpiTypespec:
      \_int_typespec: (NBanks), line:4:13, endln:4:16, parent:work@top.NBanks
        |vpiName:NBanks
        |vpiInstance:
        \_package: flash_ctrl_reg_pkg (flash_ctrl_reg_pkg::) dut.sv:1:1: , endln:29:11, parent:work@top
  |vpiParamAssign:
  \_param_assign: , line:5:17, endln:5:31, parent:work@top
    |vpiRhs:
    \_constant: , line:5:30, endln:5:31
      |vpiConstType:9
      |vpiDecompile:8
      |vpiSize:64
      |UINT:8
    |vpiLhs:
    \_parameter: (work@top.NumRegions), line:5:17, endln:5:31, parent:work@top
      |vpiName:NumRegions
      |vpiFullName:work@top.NumRegions
      |vpiImported:flash_ctrl_reg_pkg
      |UINT:8
      |vpiTypespec:
      \_int_typespec: (NumRegions), line:5:13, endln:5:16, parent:work@top.NumRegions
        |vpiName:NumRegions
        |vpiInstance:
        \_package: flash_ctrl_reg_pkg (flash_ctrl_reg_pkg::) dut.sv:1:1: , endln:29:11, parent:work@top
  |vpiParameter:
  \_parameter: (work@top.NBanks), line:4:17, endln:4:27, parent:work@top
  |vpiParameter:
  \_parameter: (work@top.NumRegions), line:5:17, endln:5:31, parent:work@top
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5

