|Tibrary TEEE; _
Library ieee;
use IEEE. STD_LOGIC_1164. ALL;

entity registroIns is
Port (clk : in std_logic
reset : in std_ ai
data_in : in std_ ogicivector (1 downto 0);

data_out : out std_logic_vector (1 downto 0);
ena:in std_logic);

end registroIns;
architecture Behavioral of registroIns is
signal internal_value : std_logic_vector (1 downto 0)

constant alta impedancia: std_lo:
constant zero: std_logic_vector

begin
process (clk, reset, data_in)
egin
if reset = '0"' then
internal_value <= zero;
elsif rising_edge (clk) then
internal_value <= data_in;
end if;
end process;

rocess Cinternal_value,ena)
egin
if ena ='1" then |
data_out <= alta_impedancia;
else
data_out <= internal_value;
end if ;
end proces:
lend Behaviora'

