// Seed: 4251744681
module module_0 (
    input tri1 id_0,
    output tri id_1,
    input tri0 id_2,
    output wor id_3,
    output wand id_4,
    input supply1 id_5,
    input wire id_6,
    output uwire id_7
    , id_14, id_15,
    output wor id_8,
    output tri0 id_9
    , id_16,
    input tri id_10,
    input supply1 id_11,
    input tri id_12
);
  assign id_4 = 1;
  always @(posedge -1) disable id_17;
endmodule
module module_1 (
    input  tri0 id_0,
    output tri1 id_1,
    input  tri  id_2,
    input  tri  id_3,
    input  wire id_4,
    input  wire id_5
);
  wire  id_7;
  logic id_8 = 1'd0;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_5,
      id_1,
      id_1,
      id_4,
      id_5,
      id_1,
      id_1,
      id_1,
      id_0,
      id_5,
      id_5
  );
  assign id_1 = -1;
endmodule
