============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.14-s037_1
  Generated on:           Oct 29 2025  08:45:55 am
  Module:                 DNN
  Operating conditions:   typical 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (6156 ps) Setup Check with Pin L1/n_2_r_addr_reg[9]/CK->D
          Group: s_axi_aclk
     Startpoint: (F) axis_in_data_valid
          Clock: (R) s_axi_aclk
       Endpoint: (F) L1/n_2_r_addr_reg[9]/D
          Clock: (R) s_axi_aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      43                  
       Uncertainty:-     500                  
     Required Time:=    9457                  
      Launch Clock:-       0                  
       Input Delay:-    3000                  
         Data Path:-     302                  
             Slack:=    6156                  

Exceptions/Constraints:
  input_delay             3000            DNN.sdc_line_16 

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  axis_in_data_valid     -       -      F     (arrival)      1  1.0     0     0    3000    (-,-) 
  drc_buf_sp/Z           -       A->Z   F     CLKBUF_X1      3  5.2    15    35    3035    (-,-) 
  L1/g47287/ZN           -       A->ZN  R     INV_X1         2  3.9    12    21    3057    (-,-) 
  L1/g47286/ZN           -       A->ZN  F     INV_X1         1  3.2     6    11    3067    (-,-) 
  L1/drc_bufs719404/ZN   -       A->ZN  R     INV_X2        20 49.9    60    68    3135    (-,-) 
  L1/drc_bufs719399/ZN   -       A->ZN  F     INV_X2        19 36.5    29    47    3182    (-,-) 
  L1/drc_bufs720365/ZN   -       A->ZN  R     INV_X1         3  5.9    19    33    3215    (-,-) 
  L1/drc_bufs720363/ZN   -       A->ZN  F     INV_X1        11 20.6    23    36    3251    (-,-) 
  L1/g695911/ZN          -       A1->ZN R     AOI22_X1       1  2.0    26    39    3289    (-,-) 
  L1/g695814/ZN          -       A2->ZN F     NOR2_X1        1  1.4     9    12    3302    (-,-) 
  L1/n_2_r_addr_reg[9]/D <<<     -      F     DFF_X2         1    -     -     0    3302    (-,-) 
#------------------------------------------------------------------------------------------------

