# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab1.srcs/sources_1/imports/SourceCode/ALU.v" \
"../../../../Lab1.srcs/sources_1/new/BTB.v" \
"../../../../Lab1.srcs/sources_1/imports/SourceCode/BranchDecisionMaking.v" \
"../../../../Lab1.srcs/sources_1/new/CSR.v" \
"../../../../Lab1.srcs/sources_1/new/CSR_ALU.v" \
"../../../../Lab1.srcs/sources_1/imports/SourceCode/ControlUnit.v" \
"../../../../Lab1.srcs/sources_1/imports/SourceCode/DataExt.v" \
"../../../../Lab1.srcs/sources_1/imports/SourceCode/EXSegReg.v" \
"../../../../Lab1.srcs/sources_1/imports/SourceCode/HarzardUnit.v" \
"../../../../Lab1.srcs/sources_1/imports/SourceCode/IDSegReg.v" \
"../../../../Lab1.srcs/sources_1/imports/SourceCode/IFSegReg.v" \
"../../../../Lab1.srcs/sources_1/imports/SourceCode/ImmOperandUnit.v" \
"../../../../Lab1.srcs/sources_1/imports/SourceCode/MEMSegReg.v" \
"../../../../Lab1.srcs/sources_1/imports/SourceCode/NPC_Generator.v" \
"../../../../Lab1.srcs/sources_1/imports/SourceCode/RV32Core.v" \
"../../../../Lab1.srcs/sources_1/imports/SourceCode/RegisterFile.v" \
"../../../../Lab1.srcs/sources_1/imports/SourceCode/WBSegReg.v" \
"../../../../Lab1.srcs/sources_1/imports/generate_inst/bht_inst.v" \

sv xil_defaultlib  \
"../../../../Lab1.srcs/sources_1/imports/CacheSrcCode/cache.sv" \
"../../../../Lab1.srcs/sources_1/imports/CacheSrcCode/main_mem.sv" \
"../../../../Lab1.srcs/sources_1/imports/CacheSrcCode/mem.sv" \

verilog xil_defaultlib  \
"../../../../Lab1.srcs/sim_1/imports/Testbench/cpu_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
