{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668517050554 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668517050554 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 15 13:57:30 2022 " "Processing started: Tue Nov 15 13:57:30 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668517050554 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668517050554 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simple_1 -c simple_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off simple_1 -c simple_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668517050554 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668517051138 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668517051138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signed_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signed_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signed_adder-rtl " "Found design unit 1: signed_adder-rtl" {  } { { "signed_adder.vhd" "" { Text "/home/jm/github/captronic_formation_fpga_img_proc/quartus_proj/simple_1/signed_adder.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668517058047 ""} { "Info" "ISGN_ENTITY_NAME" "1 signed_adder " "Found entity 1: signed_adder" {  } { { "signed_adder.vhd" "" { Text "/home/jm/github/captronic_formation_fpga_img_proc/quartus_proj/simple_1/signed_adder.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668517058047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668517058047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file simple_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 simple_1 " "Found entity 1: simple_1" {  } { { "simple_1.bdf" "" { Schematic "/home/jm/github/captronic_formation_fpga_img_proc/quartus_proj/simple_1/simple_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668517058068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668517058068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signed_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signed_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signed_sub-rtl " "Found design unit 1: signed_sub-rtl" {  } { { "signed_sub.vhd" "" { Text "/home/jm/github/captronic_formation_fpga_img_proc/quartus_proj/simple_1/signed_sub.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668517058069 ""} { "Info" "ISGN_ENTITY_NAME" "1 signed_sub " "Found entity 1: signed_sub" {  } { { "signed_sub.vhd" "" { Text "/home/jm/github/captronic_formation_fpga_img_proc/quartus_proj/simple_1/signed_sub.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668517058069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668517058069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file simple_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 simple_2 " "Found entity 1: simple_2" {  } { { "simple_2.bdf" "" { Schematic "/home/jm/github/captronic_formation_fpga_img_proc/quartus_proj/simple_1/simple_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668517058078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668517058078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file simple_3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 simple_3 " "Found entity 1: simple_3" {  } { { "simple_3.bdf" "" { Schematic "/home/jm/github/captronic_formation_fpga_img_proc/quartus_proj/simple_1/simple_3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668517058079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668517058079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file simple_4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 simple_4 " "Found entity 1: simple_4" {  } { { "simple_4.bdf" "" { Schematic "/home/jm/github/captronic_formation_fpga_img_proc/quartus_proj/simple_1/simple_4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668517058079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668517058079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_signed8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add_signed8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_signed8-rtl " "Found design unit 1: add_signed8-rtl" {  } { { "add_signed8.vhd" "" { Text "/home/jm/github/captronic_formation_fpga_img_proc/quartus_proj/simple_1/add_signed8.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668517058080 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_signed8 " "Found entity 1: add_signed8" {  } { { "add_signed8.vhd" "" { Text "/home/jm/github/captronic_formation_fpga_img_proc/quartus_proj/simple_1/add_signed8.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668517058080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668517058080 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "simple_3 " "Elaborating entity \"simple_3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1668517058205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_1 simple_1:inst " "Elaborating entity \"simple_1\" for hierarchy \"simple_1:inst\"" {  } { { "simple_3.bdf" "inst" { Schematic "/home/jm/github/captronic_formation_fpga_img_proc/quartus_proj/simple_1/simple_3.bdf" { { 120 352 552 248 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668517058233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signed_sub simple_1:inst\|signed_sub:inst3 " "Elaborating entity \"signed_sub\" for hierarchy \"simple_1:inst\|signed_sub:inst3\"" {  } { { "simple_1.bdf" "inst3" { Schematic "/home/jm/github/captronic_formation_fpga_img_proc/quartus_proj/simple_1/simple_1.bdf" { { 272 784 1040 352 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668517058252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signed_adder simple_1:inst\|signed_adder:inst2 " "Elaborating entity \"signed_adder\" for hierarchy \"simple_1:inst\|signed_adder:inst2\"" {  } { { "simple_1.bdf" "inst2" { Schematic "/home/jm/github/captronic_formation_fpga_img_proc/quartus_proj/simple_1/simple_1.bdf" { { 288 376 632 368 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668517058257 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1668517059494 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1668517060090 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668517060090 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "153 " "Implemented 153 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Implemented 33 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1668517060791 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1668517060791 ""} { "Info" "ICUT_CUT_TM_LCELLS" "88 " "Implemented 88 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1668517060791 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1668517060791 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "503 " "Peak virtual memory: 503 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668517060797 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 15 13:57:40 2022 " "Processing ended: Tue Nov 15 13:57:40 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668517060797 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668517060797 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668517060797 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668517060797 ""}
