// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.1
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="FFT_DIT4_FUNC,hls_ip_2016_1,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7k325tffg900-2,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=14.856200,HLS_SYN_LAT=144,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=30,HLS_SYN_FF=3699,HLS_SYN_LUT=3325}" *)

module FFT_DIT4_FUNC (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        xcr_address0,
        xcr_ce0,
        xcr_we0,
        xcr_d0,
        xcr_q0,
        xcr_address1,
        xcr_ce1,
        xcr_we1,
        xcr_d1,
        xcr_q1,
        xci_address0,
        xci_ce0,
        xci_we0,
        xci_d0,
        xci_q0,
        xci_address1,
        xci_ce1,
        xci_we1,
        xci_d1,
        xci_q1
);

parameter    ap_ST_st1_fsm_0 = 73'b1;
parameter    ap_ST_st2_fsm_1 = 73'b10;
parameter    ap_ST_st3_fsm_2 = 73'b100;
parameter    ap_ST_st4_fsm_3 = 73'b1000;
parameter    ap_ST_st5_fsm_4 = 73'b10000;
parameter    ap_ST_st6_fsm_5 = 73'b100000;
parameter    ap_ST_st7_fsm_6 = 73'b1000000;
parameter    ap_ST_st8_fsm_7 = 73'b10000000;
parameter    ap_ST_st9_fsm_8 = 73'b100000000;
parameter    ap_ST_st10_fsm_9 = 73'b1000000000;
parameter    ap_ST_st11_fsm_10 = 73'b10000000000;
parameter    ap_ST_st12_fsm_11 = 73'b100000000000;
parameter    ap_ST_st13_fsm_12 = 73'b1000000000000;
parameter    ap_ST_st14_fsm_13 = 73'b10000000000000;
parameter    ap_ST_st15_fsm_14 = 73'b100000000000000;
parameter    ap_ST_st16_fsm_15 = 73'b1000000000000000;
parameter    ap_ST_st17_fsm_16 = 73'b10000000000000000;
parameter    ap_ST_st18_fsm_17 = 73'b100000000000000000;
parameter    ap_ST_st19_fsm_18 = 73'b1000000000000000000;
parameter    ap_ST_st20_fsm_19 = 73'b10000000000000000000;
parameter    ap_ST_st21_fsm_20 = 73'b100000000000000000000;
parameter    ap_ST_st22_fsm_21 = 73'b1000000000000000000000;
parameter    ap_ST_st23_fsm_22 = 73'b10000000000000000000000;
parameter    ap_ST_st24_fsm_23 = 73'b100000000000000000000000;
parameter    ap_ST_st25_fsm_24 = 73'b1000000000000000000000000;
parameter    ap_ST_st26_fsm_25 = 73'b10000000000000000000000000;
parameter    ap_ST_st27_fsm_26 = 73'b100000000000000000000000000;
parameter    ap_ST_st28_fsm_27 = 73'b1000000000000000000000000000;
parameter    ap_ST_st29_fsm_28 = 73'b10000000000000000000000000000;
parameter    ap_ST_st30_fsm_29 = 73'b100000000000000000000000000000;
parameter    ap_ST_st31_fsm_30 = 73'b1000000000000000000000000000000;
parameter    ap_ST_st32_fsm_31 = 73'b10000000000000000000000000000000;
parameter    ap_ST_st33_fsm_32 = 73'b100000000000000000000000000000000;
parameter    ap_ST_st34_fsm_33 = 73'b1000000000000000000000000000000000;
parameter    ap_ST_st35_fsm_34 = 73'b10000000000000000000000000000000000;
parameter    ap_ST_st36_fsm_35 = 73'b100000000000000000000000000000000000;
parameter    ap_ST_st37_fsm_36 = 73'b1000000000000000000000000000000000000;
parameter    ap_ST_st38_fsm_37 = 73'b10000000000000000000000000000000000000;
parameter    ap_ST_st39_fsm_38 = 73'b100000000000000000000000000000000000000;
parameter    ap_ST_st40_fsm_39 = 73'b1000000000000000000000000000000000000000;
parameter    ap_ST_st41_fsm_40 = 73'b10000000000000000000000000000000000000000;
parameter    ap_ST_st42_fsm_41 = 73'b100000000000000000000000000000000000000000;
parameter    ap_ST_st43_fsm_42 = 73'b1000000000000000000000000000000000000000000;
parameter    ap_ST_st44_fsm_43 = 73'b10000000000000000000000000000000000000000000;
parameter    ap_ST_st45_fsm_44 = 73'b100000000000000000000000000000000000000000000;
parameter    ap_ST_st46_fsm_45 = 73'b1000000000000000000000000000000000000000000000;
parameter    ap_ST_st47_fsm_46 = 73'b10000000000000000000000000000000000000000000000;
parameter    ap_ST_st48_fsm_47 = 73'b100000000000000000000000000000000000000000000000;
parameter    ap_ST_st49_fsm_48 = 73'b1000000000000000000000000000000000000000000000000;
parameter    ap_ST_st50_fsm_49 = 73'b10000000000000000000000000000000000000000000000000;
parameter    ap_ST_st51_fsm_50 = 73'b100000000000000000000000000000000000000000000000000;
parameter    ap_ST_st52_fsm_51 = 73'b1000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st53_fsm_52 = 73'b10000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st54_fsm_53 = 73'b100000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st55_fsm_54 = 73'b1000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st56_fsm_55 = 73'b10000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st57_fsm_56 = 73'b100000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st58_fsm_57 = 73'b1000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st59_fsm_58 = 73'b10000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st60_fsm_59 = 73'b100000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st61_fsm_60 = 73'b1000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st62_fsm_61 = 73'b10000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st63_fsm_62 = 73'b100000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st64_fsm_63 = 73'b1000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st65_fsm_64 = 73'b10000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st66_fsm_65 = 73'b100000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st67_fsm_66 = 73'b1000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st68_fsm_67 = 73'b10000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st69_fsm_68 = 73'b100000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st70_fsm_69 = 73'b1000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st71_fsm_70 = 73'b10000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st72_fsm_71 = 73'b100000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st73_fsm_72 = 73'b1000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_13 = 32'b10011;
parameter    ap_const_lv32_14 = 32'b10100;
parameter    ap_const_lv32_25 = 32'b100101;
parameter    ap_const_lv32_26 = 32'b100110;
parameter    ap_const_lv32_37 = 32'b110111;
parameter    ap_const_lv32_38 = 32'b111000;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_15 = 32'b10101;
parameter    ap_const_lv32_27 = 32'b100111;
parameter    ap_const_lv32_39 = 32'b111001;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_16 = 32'b10110;
parameter    ap_const_lv32_28 = 32'b101000;
parameter    ap_const_lv32_3A = 32'b111010;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv32_1B = 32'b11011;
parameter    ap_const_lv32_1E = 32'b11110;
parameter    ap_const_lv32_29 = 32'b101001;
parameter    ap_const_lv32_2D = 32'b101101;
parameter    ap_const_lv32_30 = 32'b110000;
parameter    ap_const_lv32_3B = 32'b111011;
parameter    ap_const_lv32_3F = 32'b111111;
parameter    ap_const_lv32_42 = 32'b1000010;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv32_19 = 32'b11001;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv32_2B = 32'b101011;
parameter    ap_const_lv32_31 = 32'b110001;
parameter    ap_const_lv32_3D = 32'b111101;
parameter    ap_const_lv32_43 = 32'b1000011;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_1A = 32'b11010;
parameter    ap_const_lv32_2C = 32'b101100;
parameter    ap_const_lv32_3E = 32'b111110;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv32_1D = 32'b11101;
parameter    ap_const_lv32_2F = 32'b101111;
parameter    ap_const_lv32_41 = 32'b1000001;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_12 = 32'b10010;
parameter    ap_const_lv32_24 = 32'b100100;
parameter    ap_const_lv32_36 = 32'b110110;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv32_47 = 32'b1000111;
parameter    ap_const_lv64_0 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_20 = 32'b100000;
parameter    ap_const_lv32_22 = 32'b100010;
parameter    ap_const_lv32_32 = 32'b110010;
parameter    ap_const_lv32_34 = 32'b110100;
parameter    ap_const_lv32_44 = 32'b1000100;
parameter    ap_const_lv32_46 = 32'b1000110;
parameter    ap_const_lv32_11 = 32'b10001;
parameter    ap_const_lv32_21 = 32'b100001;
parameter    ap_const_lv32_23 = 32'b100011;
parameter    ap_const_lv32_33 = 32'b110011;
parameter    ap_const_lv32_35 = 32'b110101;
parameter    ap_const_lv32_45 = 32'b1000101;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_const_lv32_1C = 32'b11100;
parameter    ap_const_lv32_2A = 32'b101010;
parameter    ap_const_lv32_2E = 32'b101110;
parameter    ap_const_lv32_3C = 32'b111100;
parameter    ap_const_lv32_40 = 32'b1000000;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv5_2 = 5'b10;
parameter    ap_const_lv4_2 = 4'b10;
parameter    ap_const_lv5_1 = 5'b1;
parameter    ap_const_lv5_3 = 5'b11;
parameter    ap_const_lv32_48 = 32'b1001000;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [3:0] xcr_address0;
output   xcr_ce0;
output   xcr_we0;
output  [31:0] xcr_d0;
input  [31:0] xcr_q0;
output  [3:0] xcr_address1;
output   xcr_ce1;
output   xcr_we1;
output  [31:0] xcr_d1;
input  [31:0] xcr_q1;
output  [3:0] xci_address0;
output   xci_ce0;
output   xci_we0;
output  [31:0] xci_d0;
input  [31:0] xci_q0;
output  [3:0] xci_address1;
output   xci_ce1;
output   xci_we1;
output  [31:0] xci_d1;
input  [31:0] xci_q1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[3:0] xcr_address0;
reg xcr_ce0;
reg xcr_we0;
reg[31:0] xcr_d0;
reg[3:0] xcr_address1;
reg xcr_ce1;
reg xcr_we1;
reg[3:0] xci_address0;
reg xci_ce0;
reg xci_we0;
reg[31:0] xci_d0;
reg[3:0] xci_address1;
reg xci_ce1;
reg xci_we1;

(* fsm_encoding = "none" *) reg   [72:0] ap_CS_fsm;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_88;
reg   [3:0] wnr_address0;
reg    wnr_ce0;
wire   [31:0] wnr_q0;
reg   [3:0] wni_address0;
reg    wni_ce0;
wire   [31:0] wni_q0;
reg   [31:0] reg_567;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_141;
reg    ap_sig_cseq_ST_st20_fsm_19;
reg    ap_sig_148;
reg    ap_sig_cseq_ST_st21_fsm_20;
reg    ap_sig_156;
reg    ap_sig_cseq_ST_st38_fsm_37;
reg    ap_sig_164;
reg    ap_sig_cseq_ST_st39_fsm_38;
reg    ap_sig_172;
reg    ap_sig_cseq_ST_st56_fsm_55;
reg    ap_sig_180;
reg    ap_sig_cseq_ST_st57_fsm_56;
reg    ap_sig_188;
reg   [31:0] reg_577;
reg   [31:0] reg_588;
reg   [31:0] reg_596;
reg   [31:0] reg_604;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_202;
reg   [31:0] reg_614;
wire   [31:0] grp_fu_537_p2;
wire   [31:0] grp_fu_544_p2;
reg   [31:0] reg_636;
reg    ap_sig_cseq_ST_st5_fsm_4;
reg    ap_sig_220;
reg    ap_sig_cseq_ST_st22_fsm_21;
reg    ap_sig_227;
reg    ap_sig_cseq_ST_st40_fsm_39;
reg    ap_sig_235;
reg    ap_sig_cseq_ST_st58_fsm_57;
reg    ap_sig_243;
reg   [31:0] reg_642;
reg   [31:0] reg_648;
reg    ap_sig_cseq_ST_st6_fsm_5;
reg    ap_sig_253;
reg    ap_sig_cseq_ST_st23_fsm_22;
reg    ap_sig_260;
reg    ap_sig_cseq_ST_st41_fsm_40;
reg    ap_sig_268;
reg    ap_sig_cseq_ST_st59_fsm_58;
reg    ap_sig_276;
reg   [31:0] reg_654;
wire   [31:0] grp_fu_499_p2;
reg   [31:0] reg_660;
reg    ap_sig_cseq_ST_st7_fsm_6;
reg    ap_sig_287;
reg    ap_sig_cseq_ST_st11_fsm_10;
reg    ap_sig_294;
reg    ap_sig_cseq_ST_st14_fsm_13;
reg    ap_sig_302;
reg    ap_sig_cseq_ST_st24_fsm_23;
reg    ap_sig_310;
reg    ap_sig_cseq_ST_st28_fsm_27;
reg    ap_sig_318;
reg    ap_sig_cseq_ST_st31_fsm_30;
reg    ap_sig_326;
reg    ap_sig_cseq_ST_st42_fsm_41;
reg    ap_sig_334;
reg    ap_sig_cseq_ST_st46_fsm_45;
reg    ap_sig_342;
reg    ap_sig_cseq_ST_st49_fsm_48;
reg    ap_sig_350;
reg    ap_sig_cseq_ST_st60_fsm_59;
reg    ap_sig_358;
reg    ap_sig_cseq_ST_st64_fsm_63;
reg    ap_sig_366;
reg    ap_sig_cseq_ST_st67_fsm_66;
reg    ap_sig_374;
wire   [31:0] grp_fu_503_p2;
reg   [31:0] reg_668;
reg   [31:0] reg_676;
reg    ap_sig_cseq_ST_st9_fsm_8;
reg    ap_sig_385;
reg    ap_sig_cseq_ST_st15_fsm_14;
reg    ap_sig_392;
reg    ap_sig_cseq_ST_st26_fsm_25;
reg    ap_sig_400;
reg    ap_sig_cseq_ST_st32_fsm_31;
reg    ap_sig_408;
reg    ap_sig_cseq_ST_st44_fsm_43;
reg    ap_sig_416;
reg    ap_sig_cseq_ST_st50_fsm_49;
reg    ap_sig_424;
reg    ap_sig_cseq_ST_st62_fsm_61;
reg    ap_sig_432;
reg    ap_sig_cseq_ST_st68_fsm_67;
reg    ap_sig_440;
reg   [31:0] reg_683;
reg   [31:0] reg_690;
reg    ap_sig_cseq_ST_st10_fsm_9;
reg    ap_sig_450;
reg    ap_sig_cseq_ST_st27_fsm_26;
reg    ap_sig_457;
reg    ap_sig_cseq_ST_st45_fsm_44;
reg    ap_sig_465;
reg    ap_sig_cseq_ST_st63_fsm_62;
reg    ap_sig_473;
reg   [31:0] reg_697;
wire   [31:0] grp_fu_507_p2;
reg   [31:0] reg_704;
wire   [31:0] grp_fu_512_p2;
reg   [31:0] reg_710;
reg   [31:0] reg_716;
reg   [31:0] reg_722;
wire   [31:0] grp_fu_517_p2;
reg   [31:0] reg_728;
wire   [31:0] grp_fu_521_p2;
reg   [31:0] reg_734;
reg    ap_sig_cseq_ST_st13_fsm_12;
reg    ap_sig_503;
reg    ap_sig_cseq_ST_st30_fsm_29;
reg    ap_sig_510;
reg    ap_sig_cseq_ST_st48_fsm_47;
reg    ap_sig_518;
reg    ap_sig_cseq_ST_st66_fsm_65;
reg    ap_sig_526;
wire   [31:0] grp_fu_555_p2;
wire   [31:0] grp_fu_561_p2;
reg   [31:0] reg_760;
reg   [31:0] reg_765;
reg   [31:0] reg_770;
reg   [31:0] reg_775;
wire   [1:0] m_fu_786_p2;
reg   [1:0] m_reg_1389;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_556;
wire   [2:0] tmp_2_i_fu_812_p2;
reg   [2:0] tmp_2_i_reg_1396;
wire   [0:0] exitcond1_fu_780_p2;
wire   [2:0] tmp_2_i_i_fu_832_p2;
reg   [2:0] tmp_2_i_i_reg_1401;
reg   [3:0] xcr_addr_1_reg_1410;
reg   [3:0] xci_addr_1_reg_1416;
wire   [3:0] tmp_8_i_fu_844_p3;
reg   [3:0] tmp_8_i_reg_1422;
reg   [3:0] xcr_addr_2_reg_1429;
reg   [3:0] xci_addr_2_reg_1435;
wire   [1:0] tmp_fu_858_p1;
reg   [1:0] tmp_reg_1441;
wire   [4:0] y_assign_cast_fu_862_p1;
reg   [4:0] y_assign_cast_reg_1446;
wire   [4:0] tmp_2_i1_fu_881_p2;
reg   [4:0] tmp_2_i1_reg_1452;
wire   [4:0] tmp_8_i1_fu_897_p2;
reg   [4:0] tmp_8_i1_reg_1459;
reg   [3:0] xcr_addr_3_reg_1466;
reg   [3:0] xci_addr_3_reg_1471;
wire   [1:0] tmp_5_i_cast_fu_909_p2;
reg   [1:0] tmp_5_i_cast_reg_1476;
wire   [1:0] tmp_6_i_fu_914_p2;
reg   [1:0] tmp_6_i_reg_1481;
wire   [4:0] q_1_fu_924_p2;
reg   [4:0] q_1_reg_1486;
wire   [2:0] tmp_40_fu_930_p1;
reg   [2:0] tmp_40_reg_1492;
wire   [1:0] tmp_6_i1_fu_940_p2;
reg   [1:0] tmp_6_i1_reg_1508;
reg   [31:0] xcr_load_3_reg_1514;
reg   [31:0] xci_load_3_reg_1520;
wire   [6:0] l_assign_fu_967_p2;
reg   [6:0] l_assign_reg_1526;
reg   [31:0] wnr_load_reg_1534;
reg   [31:0] wni_load_reg_1540;
wire   [1:0] tmp_6_i2_fu_986_p2;
reg   [1:0] tmp_6_i2_reg_1556;
reg   [31:0] wnr_load_1_reg_1562;
reg   [31:0] wni_load_1_reg_1568;
wire   [4:0] q_2_fu_1022_p2;
reg   [4:0] q_2_reg_1584;
wire   [3:0] tmp_42_fu_1027_p1;
reg   [3:0] tmp_42_reg_1591;
reg   [31:0] wnr_load_2_reg_1597;
reg   [31:0] wni_load_2_reg_1603;
wire   [7:0] l_assign_1_fu_1052_p2;
reg   [7:0] l_assign_1_reg_1609;
reg   [31:0] wnr_load_4_reg_1627;
reg   [31:0] wni_load_4_reg_1633;
wire   [6:0] tmp_36_2_fu_1088_p2;
reg   [6:0] tmp_36_2_reg_1649;
wire   [4:0] q_3_fu_1097_p2;
reg   [4:0] q_3_reg_1654;
wire   [3:0] tmp_44_fu_1102_p1;
reg   [3:0] tmp_44_reg_1662;
reg   [31:0] wnr_load_5_reg_1667;
reg    ap_sig_cseq_ST_st8_fsm_7;
reg    ap_sig_650;
reg   [31:0] wni_load_5_reg_1673;
wire   [8:0] l_assign_2_fu_1136_p2;
reg   [8:0] l_assign_2_reg_1689;
reg   [31:0] wnr_load_6_reg_1697;
reg   [31:0] wni_load_6_reg_1703;
reg   [31:0] wnr_load_3_reg_1719;
reg   [31:0] wni_load_3_reg_1725;
wire   [6:0] tmp_36_3_fu_1172_p2;
reg   [6:0] tmp_36_3_reg_1741;
reg   [31:0] wnr_load_7_reg_1746;
reg   [31:0] wni_load_7_reg_1752;
reg   [31:0] wnr_load_8_reg_1768;
reg    ap_sig_cseq_ST_st12_fsm_11;
reg    ap_sig_685;
reg   [31:0] wni_load_8_reg_1774;
reg   [3:0] xcr_addr_5_reg_1780;
reg    ap_sig_cseq_ST_st19_fsm_18;
reg    ap_sig_695;
reg   [3:0] xci_addr_5_reg_1786;
reg   [3:0] xcr_addr_6_reg_1792;
reg   [3:0] xci_addr_6_reg_1798;
reg   [3:0] xcr_addr_4_reg_1804;
reg   [3:0] xci_addr_4_reg_1809;
reg   [3:0] xcr_addr_7_reg_1814;
reg   [3:0] xci_addr_7_reg_1819;
reg   [3:0] xcr_addr_9_reg_1824;
reg    ap_sig_cseq_ST_st37_fsm_36;
reg    ap_sig_718;
reg   [3:0] xci_addr_9_reg_1830;
reg   [3:0] xcr_addr_10_reg_1836;
reg   [3:0] xci_addr_10_reg_1842;
reg   [3:0] xcr_addr_8_reg_1848;
reg   [3:0] xci_addr_8_reg_1853;
reg   [3:0] xcr_addr_11_reg_1858;
reg   [3:0] xci_addr_11_reg_1863;
reg   [3:0] xcr_addr_13_reg_1868;
reg    ap_sig_cseq_ST_st55_fsm_54;
reg    ap_sig_741;
reg   [3:0] xci_addr_13_reg_1874;
reg   [3:0] xcr_addr_14_reg_1880;
reg   [3:0] xci_addr_14_reg_1886;
reg   [3:0] xcr_addr_12_reg_1892;
reg   [3:0] xci_addr_12_reg_1897;
reg   [3:0] xcr_addr_15_reg_1902;
reg   [3:0] xci_addr_15_reg_1907;
reg   [1:0] m_assign_reg_488;
reg    ap_sig_cseq_ST_st72_fsm_71;
reg    ap_sig_765;
wire   [63:0] tmp_7_fu_838_p1;
wire   [63:0] tmp_3_fu_852_p1;
wire   [63:0] tmp_6_fu_903_p1;
wire   [63:0] tmp_8_1_fu_934_p1;
wire   [63:0] tmp_23_1_fu_980_p1;
wire   [63:0] tmp_37_1_fu_1013_p1;
wire   [63:0] tmp_8_2_fu_1058_p1;
wire   [63:0] tmp_23_2_fu_1071_p1;
wire   [63:0] tmp_37_2_fu_1109_p1;
wire   [63:0] tmp_8_3_fu_1142_p1;
wire   [63:0] tmp_23_3_fu_1155_p1;
wire   [63:0] tmp_37_3_fu_1181_p1;
wire   [63:0] tmp_7_1_fu_1202_p1;
wire   [63:0] tmp_20_1_fu_1217_p1;
wire   [63:0] tmp_5_1_fu_1229_p1;
wire   [63:0] tmp_35_1_fu_1244_p1;
wire   [63:0] tmp_7_2_fu_1265_p1;
wire   [63:0] tmp_20_2_fu_1280_p1;
wire   [63:0] tmp_5_2_fu_1292_p1;
wire   [63:0] tmp_35_2_fu_1307_p1;
wire   [63:0] tmp_7_3_fu_1328_p1;
wire   [63:0] tmp_20_3_fu_1343_p1;
wire   [63:0] tmp_5_3_fu_1355_p1;
wire   [63:0] tmp_35_3_fu_1370_p1;
reg    ap_sig_cseq_ST_st16_fsm_15;
reg    ap_sig_798;
reg    ap_sig_cseq_ST_st17_fsm_16;
reg    ap_sig_805;
reg    ap_sig_cseq_ST_st33_fsm_32;
reg    ap_sig_815;
reg    ap_sig_cseq_ST_st35_fsm_34;
reg    ap_sig_824;
reg    ap_sig_cseq_ST_st51_fsm_50;
reg    ap_sig_835;
reg    ap_sig_cseq_ST_st53_fsm_52;
reg    ap_sig_844;
reg    ap_sig_cseq_ST_st69_fsm_68;
reg    ap_sig_855;
reg    ap_sig_cseq_ST_st71_fsm_70;
reg    ap_sig_864;
reg    ap_sig_cseq_ST_st18_fsm_17;
reg    ap_sig_882;
reg    ap_sig_cseq_ST_st34_fsm_33;
reg    ap_sig_890;
reg    ap_sig_cseq_ST_st36_fsm_35;
reg    ap_sig_898;
reg    ap_sig_cseq_ST_st52_fsm_51;
reg    ap_sig_906;
reg    ap_sig_cseq_ST_st54_fsm_53;
reg    ap_sig_914;
reg    ap_sig_cseq_ST_st70_fsm_69;
reg    ap_sig_922;
reg   [31:0] grp_fu_499_p0;
reg   [31:0] grp_fu_499_p1;
reg    ap_sig_cseq_ST_st25_fsm_24;
reg    ap_sig_952;
reg    ap_sig_cseq_ST_st29_fsm_28;
reg    ap_sig_961;
reg    ap_sig_cseq_ST_st43_fsm_42;
reg    ap_sig_972;
reg    ap_sig_cseq_ST_st47_fsm_46;
reg    ap_sig_981;
reg    ap_sig_cseq_ST_st61_fsm_60;
reg    ap_sig_994;
reg    ap_sig_cseq_ST_st65_fsm_64;
reg    ap_sig_1003;
reg   [31:0] grp_fu_503_p0;
reg   [31:0] grp_fu_503_p1;
reg   [31:0] grp_fu_507_p0;
reg   [31:0] grp_fu_507_p1;
reg   [31:0] grp_fu_512_p0;
reg   [31:0] grp_fu_512_p1;
reg   [31:0] grp_fu_517_p0;
reg   [31:0] grp_fu_521_p0;
reg   [31:0] grp_fu_537_p0;
reg   [31:0] grp_fu_537_p1;
reg   [31:0] grp_fu_544_p0;
reg   [31:0] grp_fu_544_p1;
reg   [31:0] grp_fu_555_p0;
reg   [31:0] grp_fu_555_p1;
reg   [31:0] grp_fu_561_p0;
reg   [31:0] grp_fu_561_p1;
wire   [1:0] x_assign_fu_792_p2;
wire   [1:0] tmp_1_i_fu_802_p2;
wire   [2:0] tmp_1_i_cast_fu_808_p1;
wire   [2:0] tmp_i_cast_fu_798_p1;
wire   [1:0] tmp_1_i_i_fu_822_p2;
wire   [2:0] tmp_1_i_i_cast_fu_828_p1;
wire   [2:0] tmp_i_i_cast_fu_818_p1;
wire   [2:0] tmp_i1_cast_fu_868_p1;
wire   [2:0] tmp_1_i1_fu_871_p2;
wire   [4:0] tmp_1_i1_cast_fu_877_p1;
wire   [4:0] tmp_i1_cast1_fu_865_p1;
wire   [4:0] p_shl_fu_890_p3;
wire   [4:0] tmp_3_i_i_cast4_fu_887_p1;
wire   [2:0] q_1_fu_924_p0;
wire   [1:0] q_1_fu_924_p1;
wire   [2:0] tmp_1_1_fu_949_p2;
wire   [4:0] tmp_3_1_cast_fu_961_p0;
wire  signed [2:0] tmp_3_1_cast_fu_961_p1;
wire   [6:0] tmp_7_i_cast_fu_946_p1;
wire   [6:0] tmp_3_1_cast_fu_961_p2;
wire   [3:0] tmp_22_1_fu_973_p3;
wire   [4:0] tmp_41_fu_994_p2;
wire   [5:0] p_shl_1_cast_fu_999_p1;
wire   [5:0] tmp_21_1_cast6_fu_991_p1;
wire   [5:0] tmp_36_1_fu_1003_p2;
wire  signed [31:0] tmp_36_1_cast_fu_1009_p1;
wire   [2:0] q_2_fu_1022_p0;
wire   [1:0] q_2_fu_1022_p1;
wire   [3:0] tmp_1_2_fu_1034_p2;
wire   [4:0] tmp_3_2_cast_fu_1046_p0;
wire  signed [3:0] tmp_3_2_cast_fu_1046_p1;
wire   [7:0] tmp_7_i1_cast_fu_1031_p1;
wire   [7:0] tmp_3_2_cast_fu_1046_p2;
wire   [4:0] tmp_43_fu_1066_p2;
wire   [5:0] p_shl_2_fu_1077_p3;
wire   [6:0] p_shl_2_cast_fu_1084_p1;
wire   [6:0] tmp_21_2_cast4_fu_1063_p1;
wire   [2:0] q_3_fu_1097_p0;
wire   [1:0] q_3_fu_1097_p1;
wire  signed [31:0] tmp_36_2_cast_fu_1106_p1;
wire   [4:0] tmp_1_3_fu_1118_p2;
wire   [4:0] tmp_3_3_cast_fu_1130_p0;
wire  signed [4:0] tmp_3_3_cast_fu_1130_p1;
wire   [8:0] tmp_7_i2_cast_fu_1115_p1;
wire   [8:0] tmp_3_3_cast_fu_1130_p2;
wire   [4:0] tmp_45_fu_1150_p2;
wire   [5:0] p_shl_3_fu_1161_p3;
wire   [6:0] p_shl_3_cast_fu_1168_p1;
wire   [6:0] tmp_21_3_cast2_fu_1147_p1;
wire  signed [31:0] tmp_36_3_cast_fu_1178_p1;
wire   [6:0] tmp_3_i_i_cast3_fu_1187_p1;
wire   [6:0] tmp_9_i_fu_1193_p2;
wire  signed [15:0] tmp_9_i_cast_fu_1198_p1;
wire   [6:0] tmp_8_i_cast2_fu_1190_p1;
wire   [6:0] tmp_9_i1_fu_1208_p2;
wire  signed [15:0] tmp_9_i1_cast_fu_1213_p1;
wire  signed [15:0] l_assign_cast_fu_1226_p1;
wire   [6:0] tmp_8_i1_cast7_fu_1223_p1;
wire   [6:0] tmp_9_i2_fu_1235_p2;
wire  signed [15:0] tmp_9_i2_cast_fu_1240_p1;
wire   [7:0] tmp_3_i_i_cast2_fu_1250_p1;
wire   [7:0] tmp_9_i3_fu_1256_p2;
wire  signed [15:0] tmp_9_i3_cast_fu_1261_p1;
wire   [7:0] tmp_8_i_cast1_fu_1253_p1;
wire   [7:0] tmp_9_i4_fu_1271_p2;
wire  signed [15:0] tmp_9_i4_cast_fu_1276_p1;
wire  signed [15:0] l_assign_1_cast_fu_1289_p1;
wire   [7:0] tmp_8_i1_cast8_fu_1286_p1;
wire   [7:0] tmp_9_i5_fu_1298_p2;
wire  signed [15:0] tmp_9_i5_cast_fu_1303_p1;
wire   [8:0] tmp_3_i_i_cast1_fu_1313_p1;
wire   [8:0] tmp_9_i6_fu_1319_p2;
wire  signed [15:0] tmp_9_i6_cast_fu_1324_p1;
wire   [8:0] tmp_8_i_cast_fu_1316_p1;
wire   [8:0] tmp_9_i7_fu_1334_p2;
wire  signed [15:0] tmp_9_i7_cast_fu_1339_p1;
wire  signed [15:0] l_assign_2_cast_fu_1352_p1;
wire   [8:0] tmp_8_i1_cast9_fu_1349_p1;
wire   [8:0] tmp_9_i8_fu_1361_p2;
wire  signed [15:0] tmp_9_i8_cast_fu_1366_p1;
reg   [1:0] grp_fu_499_opcode;
reg   [1:0] grp_fu_503_opcode;
reg   [1:0] grp_fu_507_opcode;
reg   [1:0] grp_fu_512_opcode;
reg    ap_sig_cseq_ST_st73_fsm_72;
reg    ap_sig_1575;
reg   [72:0] ap_NS_fsm;
wire   [4:0] q_1_fu_924_p00;
wire   [4:0] q_1_fu_924_p10;
wire   [4:0] q_2_fu_1022_p10;
wire   [4:0] q_3_fu_1097_p10;
wire   [6:0] tmp_3_1_cast_fu_961_p00;
wire   [7:0] tmp_3_2_cast_fu_1046_p00;
wire   [8:0] tmp_3_3_cast_fu_1130_p00;

// power-on initialization
initial begin
#0 ap_CS_fsm = 73'b1;
end

FFT_DIT4_FUNC_wnr #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
wnr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(wnr_address0),
    .ce0(wnr_ce0),
    .q0(wnr_q0)
);

FFT_DIT4_FUNC_wni #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
wni_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(wni_address0),
    .ce0(wni_ce0),
    .q0(wni_q0)
);

FFT_DIT4_FUNC_faddfsub_32ns_32ns_32_4_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
FFT_DIT4_FUNC_faddfsub_32ns_32ns_32_4_full_dsp_U0(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_499_p0),
    .din1(grp_fu_499_p1),
    .opcode(grp_fu_499_opcode),
    .ce(1'b1),
    .dout(grp_fu_499_p2)
);

FFT_DIT4_FUNC_faddfsub_32ns_32ns_32_4_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
FFT_DIT4_FUNC_faddfsub_32ns_32ns_32_4_full_dsp_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_503_p0),
    .din1(grp_fu_503_p1),
    .opcode(grp_fu_503_opcode),
    .ce(1'b1),
    .dout(grp_fu_503_p2)
);

FFT_DIT4_FUNC_faddfsub_32ns_32ns_32_4_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
FFT_DIT4_FUNC_faddfsub_32ns_32ns_32_4_full_dsp_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_507_p0),
    .din1(grp_fu_507_p1),
    .opcode(grp_fu_507_opcode),
    .ce(1'b1),
    .dout(grp_fu_507_p2)
);

FFT_DIT4_FUNC_faddfsub_32ns_32ns_32_4_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
FFT_DIT4_FUNC_faddfsub_32ns_32ns_32_4_full_dsp_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_512_p0),
    .din1(grp_fu_512_p1),
    .opcode(grp_fu_512_opcode),
    .ce(1'b1),
    .dout(grp_fu_512_p2)
);

FFT_DIT4_FUNC_fsub_32ns_32ns_32_4_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
FFT_DIT4_FUNC_fsub_32ns_32ns_32_4_full_dsp_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_517_p0),
    .din1(reg_668),
    .ce(1'b1),
    .dout(grp_fu_517_p2)
);

FFT_DIT4_FUNC_fadd_32ns_32ns_32_4_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
FFT_DIT4_FUNC_fadd_32ns_32ns_32_4_full_dsp_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_521_p0),
    .din1(reg_660),
    .ce(1'b1),
    .dout(grp_fu_521_p2)
);

FFT_DIT4_FUNC_fmul_32ns_32ns_32_2_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
FFT_DIT4_FUNC_fmul_32ns_32ns_32_2_max_dsp_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_537_p0),
    .din1(grp_fu_537_p1),
    .ce(1'b1),
    .dout(grp_fu_537_p2)
);

FFT_DIT4_FUNC_fmul_32ns_32ns_32_2_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
FFT_DIT4_FUNC_fmul_32ns_32ns_32_2_max_dsp_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_544_p0),
    .din1(grp_fu_544_p1),
    .ce(1'b1),
    .dout(grp_fu_544_p2)
);

FFT_DIT4_FUNC_fmul_32ns_32ns_32_2_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
FFT_DIT4_FUNC_fmul_32ns_32ns_32_2_max_dsp_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_555_p0),
    .din1(grp_fu_555_p1),
    .ce(1'b1),
    .dout(grp_fu_555_p2)
);

FFT_DIT4_FUNC_fmul_32ns_32ns_32_2_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
FFT_DIT4_FUNC_fmul_32ns_32ns_32_2_max_dsp_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_561_p0),
    .din1(grp_fu_561_p1),
    .ce(1'b1),
    .dout(grp_fu_561_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st72_fsm_71)) begin
        m_assign_reg_488 <= m_reg_1389;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        m_assign_reg_488 <= ap_const_lv2_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st21_fsm_20) | (1'b1 == ap_sig_cseq_ST_st39_fsm_38) | (1'b1 == ap_sig_cseq_ST_st57_fsm_56))) begin
        reg_604 <= xcr_q1;
    end else if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        reg_604 <= xcr_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st21_fsm_20) | (1'b1 == ap_sig_cseq_ST_st39_fsm_38) | (1'b1 == ap_sig_cseq_ST_st57_fsm_56))) begin
        reg_614 <= xci_q1;
    end else if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        reg_614 <= xci_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        l_assign_1_reg_1609 <= l_assign_1_fu_1052_p2;
        wni_load_2_reg_1603 <= wni_q0;
        wnr_load_2_reg_1597 <= wnr_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        l_assign_2_reg_1689 <= l_assign_2_fu_1136_p2;
        wni_load_5_reg_1673 <= wni_q0;
        wnr_load_5_reg_1667 <= wnr_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        l_assign_reg_1526 <= l_assign_fu_967_p2;
        tmp_6_i2_reg_1556 <= tmp_6_i2_fu_986_p2;
        wni_load_reg_1540 <= wni_q0;
        wnr_load_reg_1534 <= wnr_q0;
        xci_load_3_reg_1520 <= xci_q1;
        xcr_load_3_reg_1514 <= xcr_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        m_reg_1389 <= m_fu_786_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        q_1_reg_1486 <= q_1_fu_924_p2;
        tmp_2_i1_reg_1452 <= tmp_2_i1_fu_881_p2;
        tmp_40_reg_1492 <= tmp_40_fu_930_p1;
        tmp_5_i_cast_reg_1476 <= tmp_5_i_cast_fu_909_p2;
        tmp_6_i1_reg_1508 <= tmp_6_i1_fu_940_p2;
        tmp_6_i_reg_1481 <= tmp_6_i_fu_914_p2;
        tmp_8_i1_reg_1459 <= tmp_8_i1_fu_897_p2;
        xci_addr_3_reg_1471 <= tmp_6_fu_903_p1;
        xcr_addr_3_reg_1466 <= tmp_6_fu_903_p1;
        y_assign_cast_reg_1446[2 : 0] <= y_assign_cast_fu_862_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        q_2_reg_1584 <= q_2_fu_1022_p2;
        tmp_42_reg_1591 <= tmp_42_fu_1027_p1;
        wni_load_1_reg_1568 <= wni_q0;
        wnr_load_1_reg_1562 <= wnr_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        q_3_reg_1654 <= q_3_fu_1097_p2;
        tmp_36_2_reg_1649 <= tmp_36_2_fu_1088_p2;
        tmp_44_reg_1662 <= tmp_44_fu_1102_p1;
        wni_load_4_reg_1633 <= wni_q0;
        wnr_load_4_reg_1627 <= wnr_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) | (1'b1 == ap_sig_cseq_ST_st20_fsm_19) | (1'b1 == ap_sig_cseq_ST_st21_fsm_20) | (1'b1 == ap_sig_cseq_ST_st38_fsm_37) | (1'b1 == ap_sig_cseq_ST_st39_fsm_38) | (1'b1 == ap_sig_cseq_ST_st56_fsm_55) | (1'b1 == ap_sig_cseq_ST_st57_fsm_56))) begin
        reg_567 <= xcr_q0;
        reg_577 <= xci_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) | (1'b1 == ap_sig_cseq_ST_st20_fsm_19) | (1'b1 == ap_sig_cseq_ST_st38_fsm_37) | (1'b1 == ap_sig_cseq_ST_st56_fsm_55))) begin
        reg_588 <= xcr_q1;
        reg_596 <= xci_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st5_fsm_4) | (1'b1 == ap_sig_cseq_ST_st22_fsm_21) | (1'b1 == ap_sig_cseq_ST_st40_fsm_39) | (1'b1 == ap_sig_cseq_ST_st58_fsm_57))) begin
        reg_636 <= grp_fu_537_p2;
        reg_642 <= grp_fu_544_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st6_fsm_5) | (1'b1 == ap_sig_cseq_ST_st23_fsm_22) | (1'b1 == ap_sig_cseq_ST_st41_fsm_40) | (1'b1 == ap_sig_cseq_ST_st59_fsm_58))) begin
        reg_648 <= grp_fu_537_p2;
        reg_654 <= grp_fu_544_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st7_fsm_6) | (1'b1 == ap_sig_cseq_ST_st11_fsm_10) | (1'b1 == ap_sig_cseq_ST_st14_fsm_13) | (1'b1 == ap_sig_cseq_ST_st24_fsm_23) | (1'b1 == ap_sig_cseq_ST_st28_fsm_27) | (1'b1 == ap_sig_cseq_ST_st31_fsm_30) | (1'b1 == ap_sig_cseq_ST_st42_fsm_41) | (1'b1 == ap_sig_cseq_ST_st46_fsm_45) | (1'b1 == ap_sig_cseq_ST_st49_fsm_48) | (1'b1 == ap_sig_cseq_ST_st60_fsm_59) | (1'b1 == ap_sig_cseq_ST_st64_fsm_63) | (1'b1 == ap_sig_cseq_ST_st67_fsm_66))) begin
        reg_660 <= grp_fu_499_p2;
        reg_668 <= grp_fu_503_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st9_fsm_8) | (1'b1 == ap_sig_cseq_ST_st15_fsm_14) | (1'b1 == ap_sig_cseq_ST_st26_fsm_25) | (1'b1 == ap_sig_cseq_ST_st32_fsm_31) | (1'b1 == ap_sig_cseq_ST_st44_fsm_43) | (1'b1 == ap_sig_cseq_ST_st50_fsm_49) | (1'b1 == ap_sig_cseq_ST_st62_fsm_61) | (1'b1 == ap_sig_cseq_ST_st68_fsm_67))) begin
        reg_676 <= grp_fu_499_p2;
        reg_683 <= grp_fu_503_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st10_fsm_9) | (1'b1 == ap_sig_cseq_ST_st27_fsm_26) | (1'b1 == ap_sig_cseq_ST_st45_fsm_44) | (1'b1 == ap_sig_cseq_ST_st63_fsm_62))) begin
        reg_690 <= grp_fu_499_p2;
        reg_697 <= grp_fu_503_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st14_fsm_13) | (1'b1 == ap_sig_cseq_ST_st32_fsm_31) | (1'b1 == ap_sig_cseq_ST_st50_fsm_49) | (1'b1 == ap_sig_cseq_ST_st68_fsm_67) | (1'b1 == ap_sig_cseq_ST_st10_fsm_9) | (1'b1 == ap_sig_cseq_ST_st27_fsm_26) | (1'b1 == ap_sig_cseq_ST_st45_fsm_44) | (1'b1 == ap_sig_cseq_ST_st63_fsm_62))) begin
        reg_704 <= grp_fu_507_p2;
        reg_710 <= grp_fu_512_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st11_fsm_10) | (1'b1 == ap_sig_cseq_ST_st28_fsm_27) | (1'b1 == ap_sig_cseq_ST_st46_fsm_45) | (1'b1 == ap_sig_cseq_ST_st64_fsm_63))) begin
        reg_716 <= grp_fu_507_p2;
        reg_722 <= grp_fu_512_p2;
        reg_728 <= grp_fu_517_p2;
        reg_734 <= grp_fu_521_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st22_fsm_21) | (1'b1 == ap_sig_cseq_ST_st40_fsm_39) | (1'b1 == ap_sig_cseq_ST_st58_fsm_57))) begin
        reg_760 <= grp_fu_555_p2;
        reg_765 <= grp_fu_561_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st23_fsm_22) | (1'b1 == ap_sig_cseq_ST_st41_fsm_40) | (1'b1 == ap_sig_cseq_ST_st59_fsm_58))) begin
        reg_770 <= grp_fu_555_p2;
        reg_775 <= grp_fu_561_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond1_fu_780_p2 == 1'b0))) begin
        tmp_2_i_i_reg_1401 <= tmp_2_i_i_fu_832_p2;
        tmp_2_i_reg_1396 <= tmp_2_i_fu_812_p2;
        tmp_8_i_reg_1422[3 : 1] <= tmp_8_i_fu_844_p3[3 : 1];
        tmp_reg_1441 <= tmp_fu_858_p1;
        xci_addr_1_reg_1416[2 : 0] <= tmp_7_fu_838_p1[2 : 0];
        xci_addr_2_reg_1435[3 : 1] <= tmp_3_fu_852_p1[3 : 1];
        xcr_addr_1_reg_1410[2 : 0] <= tmp_7_fu_838_p1[2 : 0];
        xcr_addr_2_reg_1429[3 : 1] <= tmp_3_fu_852_p1[3 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        tmp_36_3_reg_1741 <= tmp_36_3_fu_1172_p2;
        wni_load_3_reg_1725 <= wni_q0;
        wnr_load_3_reg_1719 <= wnr_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        wni_load_6_reg_1703 <= wni_q0;
        wnr_load_6_reg_1697 <= wnr_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st11_fsm_10)) begin
        wni_load_7_reg_1752 <= wni_q0;
        wnr_load_7_reg_1746 <= wnr_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        wni_load_8_reg_1774 <= wni_q0;
        wnr_load_8_reg_1768 <= wnr_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st37_fsm_36)) begin
        xci_addr_10_reg_1842 <= tmp_20_2_fu_1280_p1;
        xci_addr_9_reg_1830 <= tmp_7_2_fu_1265_p1;
        xcr_addr_10_reg_1836 <= tmp_20_2_fu_1280_p1;
        xcr_addr_9_reg_1824 <= tmp_7_2_fu_1265_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st38_fsm_37)) begin
        xci_addr_11_reg_1863 <= tmp_35_2_fu_1307_p1;
        xci_addr_8_reg_1853 <= tmp_5_2_fu_1292_p1;
        xcr_addr_11_reg_1858 <= tmp_35_2_fu_1307_p1;
        xcr_addr_8_reg_1848 <= tmp_5_2_fu_1292_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st56_fsm_55)) begin
        xci_addr_12_reg_1897 <= tmp_5_3_fu_1355_p1;
        xci_addr_15_reg_1907 <= tmp_35_3_fu_1370_p1;
        xcr_addr_12_reg_1892 <= tmp_5_3_fu_1355_p1;
        xcr_addr_15_reg_1902 <= tmp_35_3_fu_1370_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st55_fsm_54)) begin
        xci_addr_13_reg_1874 <= tmp_7_3_fu_1328_p1;
        xci_addr_14_reg_1886 <= tmp_20_3_fu_1343_p1;
        xcr_addr_13_reg_1868 <= tmp_7_3_fu_1328_p1;
        xcr_addr_14_reg_1880 <= tmp_20_3_fu_1343_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st20_fsm_19)) begin
        xci_addr_4_reg_1809 <= tmp_5_1_fu_1229_p1;
        xci_addr_7_reg_1819 <= tmp_35_1_fu_1244_p1;
        xcr_addr_4_reg_1804 <= tmp_5_1_fu_1229_p1;
        xcr_addr_7_reg_1814 <= tmp_35_1_fu_1244_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st19_fsm_18)) begin
        xci_addr_5_reg_1786 <= tmp_7_1_fu_1202_p1;
        xci_addr_6_reg_1798 <= tmp_20_1_fu_1217_p1;
        xcr_addr_5_reg_1780 <= tmp_7_1_fu_1202_p1;
        xcr_addr_6_reg_1792 <= tmp_20_1_fu_1217_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st73_fsm_72)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st73_fsm_72)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_450) begin
        ap_sig_cseq_ST_st10_fsm_9 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st10_fsm_9 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_294) begin
        ap_sig_cseq_ST_st11_fsm_10 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st11_fsm_10 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_685) begin
        ap_sig_cseq_ST_st12_fsm_11 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st12_fsm_11 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_503) begin
        ap_sig_cseq_ST_st13_fsm_12 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st13_fsm_12 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_302) begin
        ap_sig_cseq_ST_st14_fsm_13 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st14_fsm_13 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_392) begin
        ap_sig_cseq_ST_st15_fsm_14 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st15_fsm_14 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_798) begin
        ap_sig_cseq_ST_st16_fsm_15 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st16_fsm_15 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_805) begin
        ap_sig_cseq_ST_st17_fsm_16 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st17_fsm_16 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_882) begin
        ap_sig_cseq_ST_st18_fsm_17 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st18_fsm_17 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_695) begin
        ap_sig_cseq_ST_st19_fsm_18 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st19_fsm_18 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_88) begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_148) begin
        ap_sig_cseq_ST_st20_fsm_19 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st20_fsm_19 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_156) begin
        ap_sig_cseq_ST_st21_fsm_20 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st21_fsm_20 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_227) begin
        ap_sig_cseq_ST_st22_fsm_21 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st22_fsm_21 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_260) begin
        ap_sig_cseq_ST_st23_fsm_22 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st23_fsm_22 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_310) begin
        ap_sig_cseq_ST_st24_fsm_23 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st24_fsm_23 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_952) begin
        ap_sig_cseq_ST_st25_fsm_24 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st25_fsm_24 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_400) begin
        ap_sig_cseq_ST_st26_fsm_25 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st26_fsm_25 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_457) begin
        ap_sig_cseq_ST_st27_fsm_26 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st27_fsm_26 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_318) begin
        ap_sig_cseq_ST_st28_fsm_27 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st28_fsm_27 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_961) begin
        ap_sig_cseq_ST_st29_fsm_28 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st29_fsm_28 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_556) begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_510) begin
        ap_sig_cseq_ST_st30_fsm_29 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st30_fsm_29 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_326) begin
        ap_sig_cseq_ST_st31_fsm_30 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st31_fsm_30 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_408) begin
        ap_sig_cseq_ST_st32_fsm_31 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st32_fsm_31 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_815) begin
        ap_sig_cseq_ST_st33_fsm_32 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st33_fsm_32 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_890) begin
        ap_sig_cseq_ST_st34_fsm_33 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st34_fsm_33 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_824) begin
        ap_sig_cseq_ST_st35_fsm_34 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st35_fsm_34 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_898) begin
        ap_sig_cseq_ST_st36_fsm_35 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st36_fsm_35 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_718) begin
        ap_sig_cseq_ST_st37_fsm_36 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st37_fsm_36 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_164) begin
        ap_sig_cseq_ST_st38_fsm_37 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st38_fsm_37 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_172) begin
        ap_sig_cseq_ST_st39_fsm_38 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st39_fsm_38 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_141) begin
        ap_sig_cseq_ST_st3_fsm_2 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_235) begin
        ap_sig_cseq_ST_st40_fsm_39 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st40_fsm_39 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_268) begin
        ap_sig_cseq_ST_st41_fsm_40 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st41_fsm_40 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_334) begin
        ap_sig_cseq_ST_st42_fsm_41 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st42_fsm_41 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_972) begin
        ap_sig_cseq_ST_st43_fsm_42 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st43_fsm_42 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_416) begin
        ap_sig_cseq_ST_st44_fsm_43 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st44_fsm_43 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_465) begin
        ap_sig_cseq_ST_st45_fsm_44 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st45_fsm_44 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_342) begin
        ap_sig_cseq_ST_st46_fsm_45 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st46_fsm_45 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_981) begin
        ap_sig_cseq_ST_st47_fsm_46 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st47_fsm_46 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_518) begin
        ap_sig_cseq_ST_st48_fsm_47 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st48_fsm_47 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_350) begin
        ap_sig_cseq_ST_st49_fsm_48 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st49_fsm_48 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_202) begin
        ap_sig_cseq_ST_st4_fsm_3 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_424) begin
        ap_sig_cseq_ST_st50_fsm_49 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st50_fsm_49 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_835) begin
        ap_sig_cseq_ST_st51_fsm_50 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st51_fsm_50 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_906) begin
        ap_sig_cseq_ST_st52_fsm_51 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st52_fsm_51 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_844) begin
        ap_sig_cseq_ST_st53_fsm_52 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st53_fsm_52 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_914) begin
        ap_sig_cseq_ST_st54_fsm_53 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st54_fsm_53 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_741) begin
        ap_sig_cseq_ST_st55_fsm_54 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st55_fsm_54 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_180) begin
        ap_sig_cseq_ST_st56_fsm_55 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st56_fsm_55 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_188) begin
        ap_sig_cseq_ST_st57_fsm_56 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st57_fsm_56 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_243) begin
        ap_sig_cseq_ST_st58_fsm_57 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st58_fsm_57 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_276) begin
        ap_sig_cseq_ST_st59_fsm_58 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st59_fsm_58 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_220) begin
        ap_sig_cseq_ST_st5_fsm_4 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st5_fsm_4 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_358) begin
        ap_sig_cseq_ST_st60_fsm_59 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st60_fsm_59 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_994) begin
        ap_sig_cseq_ST_st61_fsm_60 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st61_fsm_60 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_432) begin
        ap_sig_cseq_ST_st62_fsm_61 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st62_fsm_61 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_473) begin
        ap_sig_cseq_ST_st63_fsm_62 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st63_fsm_62 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_366) begin
        ap_sig_cseq_ST_st64_fsm_63 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st64_fsm_63 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1003) begin
        ap_sig_cseq_ST_st65_fsm_64 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st65_fsm_64 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_526) begin
        ap_sig_cseq_ST_st66_fsm_65 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st66_fsm_65 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_374) begin
        ap_sig_cseq_ST_st67_fsm_66 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st67_fsm_66 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_440) begin
        ap_sig_cseq_ST_st68_fsm_67 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st68_fsm_67 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_855) begin
        ap_sig_cseq_ST_st69_fsm_68 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st69_fsm_68 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_253) begin
        ap_sig_cseq_ST_st6_fsm_5 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st6_fsm_5 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_922) begin
        ap_sig_cseq_ST_st70_fsm_69 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st70_fsm_69 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_864) begin
        ap_sig_cseq_ST_st71_fsm_70 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st71_fsm_70 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_765) begin
        ap_sig_cseq_ST_st72_fsm_71 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st72_fsm_71 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1575) begin
        ap_sig_cseq_ST_st73_fsm_72 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st73_fsm_72 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_287) begin
        ap_sig_cseq_ST_st7_fsm_6 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st7_fsm_6 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_650) begin
        ap_sig_cseq_ST_st8_fsm_7 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st8_fsm_7 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_385) begin
        ap_sig_cseq_ST_st9_fsm_8 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st9_fsm_8 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st21_fsm_20) | (1'b1 == ap_sig_cseq_ST_st39_fsm_38) | (1'b1 == ap_sig_cseq_ST_st57_fsm_56) | (1'b1 == ap_sig_cseq_ST_st4_fsm_3) | (1'b1 == ap_sig_cseq_ST_st6_fsm_5) | (1'b1 == ap_sig_cseq_ST_st23_fsm_22) | (1'b1 == ap_sig_cseq_ST_st41_fsm_40) | (1'b1 == ap_sig_cseq_ST_st59_fsm_58) | (1'b1 == ap_sig_cseq_ST_st7_fsm_6) | (1'b1 == ap_sig_cseq_ST_st11_fsm_10) | (1'b1 == ap_sig_cseq_ST_st14_fsm_13) | (1'b1 == ap_sig_cseq_ST_st24_fsm_23) | (1'b1 == ap_sig_cseq_ST_st28_fsm_27) | (1'b1 == ap_sig_cseq_ST_st31_fsm_30) | (1'b1 == ap_sig_cseq_ST_st42_fsm_41) | (1'b1 == ap_sig_cseq_ST_st46_fsm_45) | (1'b1 == ap_sig_cseq_ST_st49_fsm_48) | (1'b1 == ap_sig_cseq_ST_st60_fsm_59) | (1'b1 == ap_sig_cseq_ST_st64_fsm_63) | (1'b1 == ap_sig_cseq_ST_st67_fsm_66) | (1'b1 == ap_sig_cseq_ST_st32_fsm_31) | (1'b1 == ap_sig_cseq_ST_st50_fsm_49) | (1'b1 == ap_sig_cseq_ST_st68_fsm_67) | (1'b1 == ap_sig_cseq_ST_st12_fsm_11))) begin
        grp_fu_499_opcode = ap_const_lv2_1;
    end else if (((1'b1 == ap_sig_cseq_ST_st15_fsm_14) | (1'b1 == ap_sig_cseq_ST_st10_fsm_9) | (1'b1 == ap_sig_cseq_ST_st27_fsm_26) | (1'b1 == ap_sig_cseq_ST_st45_fsm_44) | (1'b1 == ap_sig_cseq_ST_st63_fsm_62) | (1'b1 == ap_sig_cseq_ST_st13_fsm_12) | (1'b1 == ap_sig_cseq_ST_st30_fsm_29) | (1'b1 == ap_sig_cseq_ST_st48_fsm_47) | (1'b1 == ap_sig_cseq_ST_st66_fsm_65) | (1'b1 == ap_sig_cseq_ST_st8_fsm_7) | (1'b1 == ap_sig_cseq_ST_st33_fsm_32) | (1'b1 == ap_sig_cseq_ST_st51_fsm_50) | (1'b1 == ap_sig_cseq_ST_st69_fsm_68) | (1'b1 == ap_sig_cseq_ST_st25_fsm_24) | (1'b1 == ap_sig_cseq_ST_st29_fsm_28) | (1'b1 == ap_sig_cseq_ST_st43_fsm_42) | (1'b1 == ap_sig_cseq_ST_st47_fsm_46) | (1'b1 == ap_sig_cseq_ST_st61_fsm_60) | (1'b1 == ap_sig_cseq_ST_st65_fsm_64))) begin
        grp_fu_499_opcode = ap_const_lv2_0;
    end else begin
        grp_fu_499_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st33_fsm_32) | (1'b1 == ap_sig_cseq_ST_st51_fsm_50) | (1'b1 == ap_sig_cseq_ST_st69_fsm_68))) begin
        grp_fu_499_p0 = reg_704;
    end else if (((1'b1 == ap_sig_cseq_ST_st29_fsm_28) | (1'b1 == ap_sig_cseq_ST_st47_fsm_46) | (1'b1 == ap_sig_cseq_ST_st65_fsm_64))) begin
        grp_fu_499_p0 = reg_716;
    end else if (((1'b1 == ap_sig_cseq_ST_st24_fsm_23) | (1'b1 == ap_sig_cseq_ST_st42_fsm_41) | (1'b1 == ap_sig_cseq_ST_st60_fsm_59))) begin
        grp_fu_499_p0 = reg_648;
    end else if (((1'b1 == ap_sig_cseq_ST_st23_fsm_22) | (1'b1 == ap_sig_cseq_ST_st41_fsm_40) | (1'b1 == ap_sig_cseq_ST_st59_fsm_58))) begin
        grp_fu_499_p0 = reg_636;
    end else if (((1'b1 == ap_sig_cseq_ST_st21_fsm_20) | (1'b1 == ap_sig_cseq_ST_st39_fsm_38) | (1'b1 == ap_sig_cseq_ST_st57_fsm_56))) begin
        grp_fu_499_p0 = grp_fu_537_p2;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        grp_fu_499_p0 = reg_728;
    end else if (((1'b1 == ap_sig_cseq_ST_st11_fsm_10) | (1'b1 == ap_sig_cseq_ST_st14_fsm_13) | (1'b1 == ap_sig_cseq_ST_st28_fsm_27) | (1'b1 == ap_sig_cseq_ST_st31_fsm_30) | (1'b1 == ap_sig_cseq_ST_st46_fsm_45) | (1'b1 == ap_sig_cseq_ST_st49_fsm_48) | (1'b1 == ap_sig_cseq_ST_st64_fsm_63) | (1'b1 == ap_sig_cseq_ST_st67_fsm_66) | (1'b1 == ap_sig_cseq_ST_st15_fsm_14) | (1'b1 == ap_sig_cseq_ST_st32_fsm_31) | (1'b1 == ap_sig_cseq_ST_st50_fsm_49) | (1'b1 == ap_sig_cseq_ST_st68_fsm_67) | (1'b1 == ap_sig_cseq_ST_st13_fsm_12) | (1'b1 == ap_sig_cseq_ST_st30_fsm_29) | (1'b1 == ap_sig_cseq_ST_st48_fsm_47) | (1'b1 == ap_sig_cseq_ST_st66_fsm_65))) begin
        grp_fu_499_p0 = grp_fu_499_p2;
    end else if (((1'b1 == ap_sig_cseq_ST_st10_fsm_9) | (1'b1 == ap_sig_cseq_ST_st27_fsm_26) | (1'b1 == ap_sig_cseq_ST_st45_fsm_44) | (1'b1 == ap_sig_cseq_ST_st63_fsm_62))) begin
        grp_fu_499_p0 = grp_fu_507_p2;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        grp_fu_499_p0 = reg_604;
    end else if ((1'b1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        grp_fu_499_p0 = xcr_load_3_reg_1514;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        grp_fu_499_p0 = reg_588;
    end else if (((1'b1 == ap_sig_cseq_ST_st4_fsm_3) | (1'b1 == ap_sig_cseq_ST_st25_fsm_24) | (1'b1 == ap_sig_cseq_ST_st43_fsm_42) | (1'b1 == ap_sig_cseq_ST_st61_fsm_60))) begin
        grp_fu_499_p0 = reg_567;
    end else begin
        grp_fu_499_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st24_fsm_23) | (1'b1 == ap_sig_cseq_ST_st42_fsm_41) | (1'b1 == ap_sig_cseq_ST_st60_fsm_59))) begin
        grp_fu_499_p1 = reg_654;
    end else if (((1'b1 == ap_sig_cseq_ST_st23_fsm_22) | (1'b1 == ap_sig_cseq_ST_st41_fsm_40) | (1'b1 == ap_sig_cseq_ST_st59_fsm_58))) begin
        grp_fu_499_p1 = reg_642;
    end else if (((1'b1 == ap_sig_cseq_ST_st21_fsm_20) | (1'b1 == ap_sig_cseq_ST_st39_fsm_38) | (1'b1 == ap_sig_cseq_ST_st57_fsm_56))) begin
        grp_fu_499_p1 = grp_fu_544_p2;
    end else if (((1'b1 == ap_sig_cseq_ST_st14_fsm_13) | (1'b1 == ap_sig_cseq_ST_st31_fsm_30) | (1'b1 == ap_sig_cseq_ST_st49_fsm_48) | (1'b1 == ap_sig_cseq_ST_st67_fsm_66) | (1'b1 == ap_sig_cseq_ST_st15_fsm_14) | (1'b1 == ap_sig_cseq_ST_st33_fsm_32) | (1'b1 == ap_sig_cseq_ST_st51_fsm_50) | (1'b1 == ap_sig_cseq_ST_st69_fsm_68))) begin
        grp_fu_499_p1 = reg_697;
    end else if (((1'b1 == ap_sig_cseq_ST_st32_fsm_31) | (1'b1 == ap_sig_cseq_ST_st50_fsm_49) | (1'b1 == ap_sig_cseq_ST_st68_fsm_67) | (1'b1 == ap_sig_cseq_ST_st13_fsm_12) | (1'b1 == ap_sig_cseq_ST_st30_fsm_29) | (1'b1 == ap_sig_cseq_ST_st48_fsm_47) | (1'b1 == ap_sig_cseq_ST_st66_fsm_65))) begin
        grp_fu_499_p1 = reg_690;
    end else if (((1'b1 == ap_sig_cseq_ST_st11_fsm_10) | (1'b1 == ap_sig_cseq_ST_st28_fsm_27) | (1'b1 == ap_sig_cseq_ST_st46_fsm_45) | (1'b1 == ap_sig_cseq_ST_st64_fsm_63) | (1'b1 == ap_sig_cseq_ST_st10_fsm_9) | (1'b1 == ap_sig_cseq_ST_st27_fsm_26) | (1'b1 == ap_sig_cseq_ST_st45_fsm_44) | (1'b1 == ap_sig_cseq_ST_st63_fsm_62) | (1'b1 == ap_sig_cseq_ST_st12_fsm_11) | (1'b1 == ap_sig_cseq_ST_st29_fsm_28) | (1'b1 == ap_sig_cseq_ST_st47_fsm_46) | (1'b1 == ap_sig_cseq_ST_st65_fsm_64))) begin
        grp_fu_499_p1 = reg_676;
    end else if (((1'b1 == ap_sig_cseq_ST_st8_fsm_7) | (1'b1 == ap_sig_cseq_ST_st25_fsm_24) | (1'b1 == ap_sig_cseq_ST_st43_fsm_42) | (1'b1 == ap_sig_cseq_ST_st61_fsm_60))) begin
        grp_fu_499_p1 = reg_668;
    end else if ((1'b1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        grp_fu_499_p1 = reg_648;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        grp_fu_499_p1 = reg_636;
    end else if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        grp_fu_499_p1 = grp_fu_537_p2;
    end else begin
        grp_fu_499_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st11_fsm_10) | (1'b1 == ap_sig_cseq_ST_st28_fsm_27) | (1'b1 == ap_sig_cseq_ST_st46_fsm_45) | (1'b1 == ap_sig_cseq_ST_st64_fsm_63) | (1'b1 == ap_sig_cseq_ST_st15_fsm_14) | (1'b1 == ap_sig_cseq_ST_st32_fsm_31) | (1'b1 == ap_sig_cseq_ST_st50_fsm_49) | (1'b1 == ap_sig_cseq_ST_st68_fsm_67) | (1'b1 == ap_sig_cseq_ST_st8_fsm_7) | (1'b1 == ap_sig_cseq_ST_st12_fsm_11) | (1'b1 == ap_sig_cseq_ST_st33_fsm_32) | (1'b1 == ap_sig_cseq_ST_st51_fsm_50) | (1'b1 == ap_sig_cseq_ST_st69_fsm_68) | (1'b1 == ap_sig_cseq_ST_st25_fsm_24) | (1'b1 == ap_sig_cseq_ST_st43_fsm_42) | (1'b1 == ap_sig_cseq_ST_st61_fsm_60))) begin
        grp_fu_503_opcode = ap_const_lv2_1;
    end else if (((1'b1 == ap_sig_cseq_ST_st21_fsm_20) | (1'b1 == ap_sig_cseq_ST_st39_fsm_38) | (1'b1 == ap_sig_cseq_ST_st57_fsm_56) | (1'b1 == ap_sig_cseq_ST_st4_fsm_3) | (1'b1 == ap_sig_cseq_ST_st6_fsm_5) | (1'b1 == ap_sig_cseq_ST_st23_fsm_22) | (1'b1 == ap_sig_cseq_ST_st41_fsm_40) | (1'b1 == ap_sig_cseq_ST_st59_fsm_58) | (1'b1 == ap_sig_cseq_ST_st7_fsm_6) | (1'b1 == ap_sig_cseq_ST_st14_fsm_13) | (1'b1 == ap_sig_cseq_ST_st24_fsm_23) | (1'b1 == ap_sig_cseq_ST_st31_fsm_30) | (1'b1 == ap_sig_cseq_ST_st42_fsm_41) | (1'b1 == ap_sig_cseq_ST_st49_fsm_48) | (1'b1 == ap_sig_cseq_ST_st60_fsm_59) | (1'b1 == ap_sig_cseq_ST_st67_fsm_66) | (1'b1 == ap_sig_cseq_ST_st10_fsm_9) | (1'b1 == ap_sig_cseq_ST_st27_fsm_26) | (1'b1 == ap_sig_cseq_ST_st45_fsm_44) | (1'b1 == ap_sig_cseq_ST_st63_fsm_62) | (1'b1 == ap_sig_cseq_ST_st13_fsm_12) | (1'b1 == ap_sig_cseq_ST_st30_fsm_29) | (1'b1 == ap_sig_cseq_ST_st48_fsm_47) | (1'b1 == ap_sig_cseq_ST_st66_fsm_65) | (1'b1 == ap_sig_cseq_ST_st29_fsm_28) | (1'b1 == ap_sig_cseq_ST_st47_fsm_46) | (1'b1 == ap_sig_cseq_ST_st65_fsm_64))) begin
        grp_fu_503_opcode = ap_const_lv2_0;
    end else begin
        grp_fu_503_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st33_fsm_32) | (1'b1 == ap_sig_cseq_ST_st51_fsm_50) | (1'b1 == ap_sig_cseq_ST_st69_fsm_68))) begin
        grp_fu_503_p0 = reg_710;
    end else if (((1'b1 == ap_sig_cseq_ST_st29_fsm_28) | (1'b1 == ap_sig_cseq_ST_st47_fsm_46) | (1'b1 == ap_sig_cseq_ST_st65_fsm_64))) begin
        grp_fu_503_p0 = reg_722;
    end else if (((1'b1 == ap_sig_cseq_ST_st25_fsm_24) | (1'b1 == ap_sig_cseq_ST_st43_fsm_42) | (1'b1 == ap_sig_cseq_ST_st61_fsm_60))) begin
        grp_fu_503_p0 = reg_577;
    end else if (((1'b1 == ap_sig_cseq_ST_st24_fsm_23) | (1'b1 == ap_sig_cseq_ST_st42_fsm_41) | (1'b1 == ap_sig_cseq_ST_st60_fsm_59))) begin
        grp_fu_503_p0 = reg_770;
    end else if (((1'b1 == ap_sig_cseq_ST_st23_fsm_22) | (1'b1 == ap_sig_cseq_ST_st41_fsm_40) | (1'b1 == ap_sig_cseq_ST_st59_fsm_58))) begin
        grp_fu_503_p0 = reg_760;
    end else if (((1'b1 == ap_sig_cseq_ST_st21_fsm_20) | (1'b1 == ap_sig_cseq_ST_st39_fsm_38) | (1'b1 == ap_sig_cseq_ST_st57_fsm_56))) begin
        grp_fu_503_p0 = grp_fu_555_p2;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        grp_fu_503_p0 = reg_734;
    end else if (((1'b1 == ap_sig_cseq_ST_st11_fsm_10) | (1'b1 == ap_sig_cseq_ST_st14_fsm_13) | (1'b1 == ap_sig_cseq_ST_st28_fsm_27) | (1'b1 == ap_sig_cseq_ST_st31_fsm_30) | (1'b1 == ap_sig_cseq_ST_st46_fsm_45) | (1'b1 == ap_sig_cseq_ST_st49_fsm_48) | (1'b1 == ap_sig_cseq_ST_st64_fsm_63) | (1'b1 == ap_sig_cseq_ST_st67_fsm_66) | (1'b1 == ap_sig_cseq_ST_st15_fsm_14) | (1'b1 == ap_sig_cseq_ST_st32_fsm_31) | (1'b1 == ap_sig_cseq_ST_st50_fsm_49) | (1'b1 == ap_sig_cseq_ST_st68_fsm_67) | (1'b1 == ap_sig_cseq_ST_st13_fsm_12) | (1'b1 == ap_sig_cseq_ST_st30_fsm_29) | (1'b1 == ap_sig_cseq_ST_st48_fsm_47) | (1'b1 == ap_sig_cseq_ST_st66_fsm_65))) begin
        grp_fu_503_p0 = grp_fu_503_p2;
    end else if (((1'b1 == ap_sig_cseq_ST_st10_fsm_9) | (1'b1 == ap_sig_cseq_ST_st27_fsm_26) | (1'b1 == ap_sig_cseq_ST_st45_fsm_44) | (1'b1 == ap_sig_cseq_ST_st63_fsm_62))) begin
        grp_fu_503_p0 = grp_fu_512_p2;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        grp_fu_503_p0 = reg_614;
    end else if ((1'b1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        grp_fu_503_p0 = reg_654;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        grp_fu_503_p0 = reg_642;
    end else if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        grp_fu_503_p0 = grp_fu_544_p2;
    end else begin
        grp_fu_503_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st24_fsm_23) | (1'b1 == ap_sig_cseq_ST_st42_fsm_41) | (1'b1 == ap_sig_cseq_ST_st60_fsm_59))) begin
        grp_fu_503_p1 = reg_775;
    end else if (((1'b1 == ap_sig_cseq_ST_st23_fsm_22) | (1'b1 == ap_sig_cseq_ST_st41_fsm_40) | (1'b1 == ap_sig_cseq_ST_st59_fsm_58))) begin
        grp_fu_503_p1 = reg_765;
    end else if (((1'b1 == ap_sig_cseq_ST_st21_fsm_20) | (1'b1 == ap_sig_cseq_ST_st39_fsm_38) | (1'b1 == ap_sig_cseq_ST_st57_fsm_56))) begin
        grp_fu_503_p1 = grp_fu_561_p2;
    end else if (((1'b1 == ap_sig_cseq_ST_st14_fsm_13) | (1'b1 == ap_sig_cseq_ST_st31_fsm_30) | (1'b1 == ap_sig_cseq_ST_st49_fsm_48) | (1'b1 == ap_sig_cseq_ST_st67_fsm_66) | (1'b1 == ap_sig_cseq_ST_st15_fsm_14) | (1'b1 == ap_sig_cseq_ST_st33_fsm_32) | (1'b1 == ap_sig_cseq_ST_st51_fsm_50) | (1'b1 == ap_sig_cseq_ST_st69_fsm_68))) begin
        grp_fu_503_p1 = reg_690;
    end else if (((1'b1 == ap_sig_cseq_ST_st32_fsm_31) | (1'b1 == ap_sig_cseq_ST_st50_fsm_49) | (1'b1 == ap_sig_cseq_ST_st68_fsm_67) | (1'b1 == ap_sig_cseq_ST_st13_fsm_12) | (1'b1 == ap_sig_cseq_ST_st30_fsm_29) | (1'b1 == ap_sig_cseq_ST_st48_fsm_47) | (1'b1 == ap_sig_cseq_ST_st66_fsm_65))) begin
        grp_fu_503_p1 = reg_697;
    end else if (((1'b1 == ap_sig_cseq_ST_st11_fsm_10) | (1'b1 == ap_sig_cseq_ST_st28_fsm_27) | (1'b1 == ap_sig_cseq_ST_st46_fsm_45) | (1'b1 == ap_sig_cseq_ST_st64_fsm_63) | (1'b1 == ap_sig_cseq_ST_st10_fsm_9) | (1'b1 == ap_sig_cseq_ST_st27_fsm_26) | (1'b1 == ap_sig_cseq_ST_st45_fsm_44) | (1'b1 == ap_sig_cseq_ST_st63_fsm_62) | (1'b1 == ap_sig_cseq_ST_st12_fsm_11) | (1'b1 == ap_sig_cseq_ST_st29_fsm_28) | (1'b1 == ap_sig_cseq_ST_st47_fsm_46) | (1'b1 == ap_sig_cseq_ST_st65_fsm_64))) begin
        grp_fu_503_p1 = reg_683;
    end else if (((1'b1 == ap_sig_cseq_ST_st8_fsm_7) | (1'b1 == ap_sig_cseq_ST_st25_fsm_24) | (1'b1 == ap_sig_cseq_ST_st43_fsm_42) | (1'b1 == ap_sig_cseq_ST_st61_fsm_60))) begin
        grp_fu_503_p1 = reg_660;
    end else if ((1'b1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        grp_fu_503_p1 = xci_load_3_reg_1520;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        grp_fu_503_p1 = reg_596;
    end else if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        grp_fu_503_p1 = reg_577;
    end else begin
        grp_fu_503_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st14_fsm_13) | (1'b1 == ap_sig_cseq_ST_st8_fsm_7) | (1'b1 == ap_sig_cseq_ST_st25_fsm_24) | (1'b1 == ap_sig_cseq_ST_st29_fsm_28) | (1'b1 == ap_sig_cseq_ST_st43_fsm_42) | (1'b1 == ap_sig_cseq_ST_st47_fsm_46) | (1'b1 == ap_sig_cseq_ST_st61_fsm_60) | (1'b1 == ap_sig_cseq_ST_st65_fsm_64))) begin
        grp_fu_507_opcode = ap_const_lv2_1;
    end else if (((1'b1 == ap_sig_cseq_ST_st7_fsm_6) | (1'b1 == ap_sig_cseq_ST_st11_fsm_10) | (1'b1 == ap_sig_cseq_ST_st24_fsm_23) | (1'b1 == ap_sig_cseq_ST_st42_fsm_41) | (1'b1 == ap_sig_cseq_ST_st60_fsm_59))) begin
        grp_fu_507_opcode = ap_const_lv2_0;
    end else begin
        grp_fu_507_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st29_fsm_28) | (1'b1 == ap_sig_cseq_ST_st47_fsm_46) | (1'b1 == ap_sig_cseq_ST_st65_fsm_64))) begin
        grp_fu_507_p0 = reg_728;
    end else if (((1'b1 == ap_sig_cseq_ST_st24_fsm_23) | (1'b1 == ap_sig_cseq_ST_st42_fsm_41) | (1'b1 == ap_sig_cseq_ST_st60_fsm_59) | (1'b1 == ap_sig_cseq_ST_st25_fsm_24) | (1'b1 == ap_sig_cseq_ST_st43_fsm_42) | (1'b1 == ap_sig_cseq_ST_st61_fsm_60))) begin
        grp_fu_507_p0 = reg_567;
    end else if (((1'b1 == ap_sig_cseq_ST_st11_fsm_10) | (1'b1 == ap_sig_cseq_ST_st14_fsm_13))) begin
        grp_fu_507_p0 = grp_fu_507_p2;
    end else if (((1'b1 == ap_sig_cseq_ST_st7_fsm_6) | (1'b1 == ap_sig_cseq_ST_st8_fsm_7))) begin
        grp_fu_507_p0 = reg_604;
    end else begin
        grp_fu_507_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        grp_fu_507_p1 = reg_690;
    end else if (((1'b1 == ap_sig_cseq_ST_st11_fsm_10) | (1'b1 == ap_sig_cseq_ST_st29_fsm_28) | (1'b1 == ap_sig_cseq_ST_st47_fsm_46) | (1'b1 == ap_sig_cseq_ST_st65_fsm_64))) begin
        grp_fu_507_p1 = reg_676;
    end else if (((1'b1 == ap_sig_cseq_ST_st8_fsm_7) | (1'b1 == ap_sig_cseq_ST_st25_fsm_24) | (1'b1 == ap_sig_cseq_ST_st43_fsm_42) | (1'b1 == ap_sig_cseq_ST_st61_fsm_60))) begin
        grp_fu_507_p1 = reg_660;
    end else if (((1'b1 == ap_sig_cseq_ST_st7_fsm_6) | (1'b1 == ap_sig_cseq_ST_st24_fsm_23) | (1'b1 == ap_sig_cseq_ST_st42_fsm_41) | (1'b1 == ap_sig_cseq_ST_st60_fsm_59))) begin
        grp_fu_507_p1 = grp_fu_499_p2;
    end else begin
        grp_fu_507_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st14_fsm_13) | (1'b1 == ap_sig_cseq_ST_st8_fsm_7) | (1'b1 == ap_sig_cseq_ST_st25_fsm_24) | (1'b1 == ap_sig_cseq_ST_st29_fsm_28) | (1'b1 == ap_sig_cseq_ST_st43_fsm_42) | (1'b1 == ap_sig_cseq_ST_st47_fsm_46) | (1'b1 == ap_sig_cseq_ST_st61_fsm_60) | (1'b1 == ap_sig_cseq_ST_st65_fsm_64))) begin
        grp_fu_512_opcode = ap_const_lv2_1;
    end else if (((1'b1 == ap_sig_cseq_ST_st7_fsm_6) | (1'b1 == ap_sig_cseq_ST_st11_fsm_10) | (1'b1 == ap_sig_cseq_ST_st24_fsm_23) | (1'b1 == ap_sig_cseq_ST_st42_fsm_41) | (1'b1 == ap_sig_cseq_ST_st60_fsm_59))) begin
        grp_fu_512_opcode = ap_const_lv2_0;
    end else begin
        grp_fu_512_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st29_fsm_28) | (1'b1 == ap_sig_cseq_ST_st47_fsm_46) | (1'b1 == ap_sig_cseq_ST_st65_fsm_64))) begin
        grp_fu_512_p0 = reg_734;
    end else if (((1'b1 == ap_sig_cseq_ST_st24_fsm_23) | (1'b1 == ap_sig_cseq_ST_st42_fsm_41) | (1'b1 == ap_sig_cseq_ST_st60_fsm_59) | (1'b1 == ap_sig_cseq_ST_st25_fsm_24) | (1'b1 == ap_sig_cseq_ST_st43_fsm_42) | (1'b1 == ap_sig_cseq_ST_st61_fsm_60))) begin
        grp_fu_512_p0 = reg_577;
    end else if (((1'b1 == ap_sig_cseq_ST_st11_fsm_10) | (1'b1 == ap_sig_cseq_ST_st14_fsm_13))) begin
        grp_fu_512_p0 = grp_fu_512_p2;
    end else if (((1'b1 == ap_sig_cseq_ST_st7_fsm_6) | (1'b1 == ap_sig_cseq_ST_st8_fsm_7))) begin
        grp_fu_512_p0 = reg_614;
    end else begin
        grp_fu_512_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        grp_fu_512_p1 = reg_697;
    end else if (((1'b1 == ap_sig_cseq_ST_st11_fsm_10) | (1'b1 == ap_sig_cseq_ST_st29_fsm_28) | (1'b1 == ap_sig_cseq_ST_st47_fsm_46) | (1'b1 == ap_sig_cseq_ST_st65_fsm_64))) begin
        grp_fu_512_p1 = reg_683;
    end else if (((1'b1 == ap_sig_cseq_ST_st8_fsm_7) | (1'b1 == ap_sig_cseq_ST_st25_fsm_24) | (1'b1 == ap_sig_cseq_ST_st43_fsm_42) | (1'b1 == ap_sig_cseq_ST_st61_fsm_60))) begin
        grp_fu_512_p1 = reg_668;
    end else if (((1'b1 == ap_sig_cseq_ST_st7_fsm_6) | (1'b1 == ap_sig_cseq_ST_st24_fsm_23) | (1'b1 == ap_sig_cseq_ST_st42_fsm_41) | (1'b1 == ap_sig_cseq_ST_st60_fsm_59))) begin
        grp_fu_512_p1 = grp_fu_503_p2;
    end else begin
        grp_fu_512_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st25_fsm_24) | (1'b1 == ap_sig_cseq_ST_st43_fsm_42) | (1'b1 == ap_sig_cseq_ST_st61_fsm_60))) begin
        grp_fu_517_p0 = reg_567;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        grp_fu_517_p0 = reg_604;
    end else begin
        grp_fu_517_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st25_fsm_24) | (1'b1 == ap_sig_cseq_ST_st43_fsm_42) | (1'b1 == ap_sig_cseq_ST_st61_fsm_60))) begin
        grp_fu_521_p0 = reg_577;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        grp_fu_521_p0 = reg_614;
    end else begin
        grp_fu_521_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st22_fsm_21) | (1'b1 == ap_sig_cseq_ST_st40_fsm_39) | (1'b1 == ap_sig_cseq_ST_st58_fsm_57))) begin
        grp_fu_537_p0 = reg_604;
    end else if (((1'b1 == ap_sig_cseq_ST_st21_fsm_20) | (1'b1 == ap_sig_cseq_ST_st39_fsm_38) | (1'b1 == ap_sig_cseq_ST_st57_fsm_56))) begin
        grp_fu_537_p0 = reg_588;
    end else if (((1'b1 == ap_sig_cseq_ST_st20_fsm_19) | (1'b1 == ap_sig_cseq_ST_st38_fsm_37) | (1'b1 == ap_sig_cseq_ST_st56_fsm_55))) begin
        grp_fu_537_p0 = xcr_q0;
    end else if ((1'b1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        grp_fu_537_p0 = xci_load_3_reg_1520;
    end else if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        grp_fu_537_p0 = reg_596;
    end else if ((1'b1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        grp_fu_537_p0 = xci_q0;
    end else begin
        grp_fu_537_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st58_fsm_57)) begin
        grp_fu_537_p1 = wnr_load_8_reg_1768;
    end else if ((1'b1 == ap_sig_cseq_ST_st57_fsm_56)) begin
        grp_fu_537_p1 = wnr_load_7_reg_1746;
    end else if ((1'b1 == ap_sig_cseq_ST_st56_fsm_55)) begin
        grp_fu_537_p1 = wnr_load_3_reg_1719;
    end else if ((1'b1 == ap_sig_cseq_ST_st40_fsm_39)) begin
        grp_fu_537_p1 = wnr_load_6_reg_1697;
    end else if ((1'b1 == ap_sig_cseq_ST_st39_fsm_38)) begin
        grp_fu_537_p1 = wnr_load_5_reg_1667;
    end else if ((1'b1 == ap_sig_cseq_ST_st38_fsm_37)) begin
        grp_fu_537_p1 = wnr_load_4_reg_1627;
    end else if ((1'b1 == ap_sig_cseq_ST_st22_fsm_21)) begin
        grp_fu_537_p1 = wnr_load_2_reg_1597;
    end else if ((1'b1 == ap_sig_cseq_ST_st21_fsm_20)) begin
        grp_fu_537_p1 = wnr_load_1_reg_1562;
    end else if ((1'b1 == ap_sig_cseq_ST_st20_fsm_19)) begin
        grp_fu_537_p1 = wnr_load_reg_1534;
    end else if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) | (1'b1 == ap_sig_cseq_ST_st4_fsm_3) | (1'b1 == ap_sig_cseq_ST_st5_fsm_4))) begin
        grp_fu_537_p1 = ap_const_lv32_0;
    end else begin
        grp_fu_537_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st22_fsm_21) | (1'b1 == ap_sig_cseq_ST_st40_fsm_39) | (1'b1 == ap_sig_cseq_ST_st58_fsm_57))) begin
        grp_fu_544_p0 = reg_614;
    end else if (((1'b1 == ap_sig_cseq_ST_st21_fsm_20) | (1'b1 == ap_sig_cseq_ST_st39_fsm_38) | (1'b1 == ap_sig_cseq_ST_st57_fsm_56))) begin
        grp_fu_544_p0 = reg_596;
    end else if (((1'b1 == ap_sig_cseq_ST_st20_fsm_19) | (1'b1 == ap_sig_cseq_ST_st38_fsm_37) | (1'b1 == ap_sig_cseq_ST_st56_fsm_55))) begin
        grp_fu_544_p0 = xci_q0;
    end else if ((1'b1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        grp_fu_544_p0 = xcr_load_3_reg_1514;
    end else if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        grp_fu_544_p0 = reg_588;
    end else if ((1'b1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        grp_fu_544_p0 = xcr_q0;
    end else begin
        grp_fu_544_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st58_fsm_57)) begin
        grp_fu_544_p1 = wni_load_8_reg_1774;
    end else if ((1'b1 == ap_sig_cseq_ST_st57_fsm_56)) begin
        grp_fu_544_p1 = wni_load_7_reg_1752;
    end else if ((1'b1 == ap_sig_cseq_ST_st56_fsm_55)) begin
        grp_fu_544_p1 = wni_load_3_reg_1725;
    end else if ((1'b1 == ap_sig_cseq_ST_st40_fsm_39)) begin
        grp_fu_544_p1 = wni_load_6_reg_1703;
    end else if ((1'b1 == ap_sig_cseq_ST_st39_fsm_38)) begin
        grp_fu_544_p1 = wni_load_5_reg_1673;
    end else if ((1'b1 == ap_sig_cseq_ST_st38_fsm_37)) begin
        grp_fu_544_p1 = wni_load_4_reg_1633;
    end else if ((1'b1 == ap_sig_cseq_ST_st22_fsm_21)) begin
        grp_fu_544_p1 = wni_load_2_reg_1603;
    end else if ((1'b1 == ap_sig_cseq_ST_st21_fsm_20)) begin
        grp_fu_544_p1 = wni_load_1_reg_1568;
    end else if ((1'b1 == ap_sig_cseq_ST_st20_fsm_19)) begin
        grp_fu_544_p1 = wni_load_reg_1540;
    end else if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) | (1'b1 == ap_sig_cseq_ST_st4_fsm_3) | (1'b1 == ap_sig_cseq_ST_st5_fsm_4))) begin
        grp_fu_544_p1 = ap_const_lv32_0;
    end else begin
        grp_fu_544_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st22_fsm_21) | (1'b1 == ap_sig_cseq_ST_st40_fsm_39) | (1'b1 == ap_sig_cseq_ST_st58_fsm_57))) begin
        grp_fu_555_p0 = reg_604;
    end else if (((1'b1 == ap_sig_cseq_ST_st21_fsm_20) | (1'b1 == ap_sig_cseq_ST_st39_fsm_38) | (1'b1 == ap_sig_cseq_ST_st57_fsm_56))) begin
        grp_fu_555_p0 = reg_588;
    end else if (((1'b1 == ap_sig_cseq_ST_st20_fsm_19) | (1'b1 == ap_sig_cseq_ST_st38_fsm_37) | (1'b1 == ap_sig_cseq_ST_st56_fsm_55))) begin
        grp_fu_555_p0 = xcr_q0;
    end else begin
        grp_fu_555_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st58_fsm_57)) begin
        grp_fu_555_p1 = wni_load_8_reg_1774;
    end else if ((1'b1 == ap_sig_cseq_ST_st57_fsm_56)) begin
        grp_fu_555_p1 = wni_load_7_reg_1752;
    end else if ((1'b1 == ap_sig_cseq_ST_st56_fsm_55)) begin
        grp_fu_555_p1 = wni_load_3_reg_1725;
    end else if ((1'b1 == ap_sig_cseq_ST_st40_fsm_39)) begin
        grp_fu_555_p1 = wni_load_6_reg_1703;
    end else if ((1'b1 == ap_sig_cseq_ST_st39_fsm_38)) begin
        grp_fu_555_p1 = wni_load_5_reg_1673;
    end else if ((1'b1 == ap_sig_cseq_ST_st38_fsm_37)) begin
        grp_fu_555_p1 = wni_load_4_reg_1633;
    end else if ((1'b1 == ap_sig_cseq_ST_st22_fsm_21)) begin
        grp_fu_555_p1 = wni_load_2_reg_1603;
    end else if ((1'b1 == ap_sig_cseq_ST_st21_fsm_20)) begin
        grp_fu_555_p1 = wni_load_1_reg_1568;
    end else if ((1'b1 == ap_sig_cseq_ST_st20_fsm_19)) begin
        grp_fu_555_p1 = wni_load_reg_1540;
    end else begin
        grp_fu_555_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st22_fsm_21) | (1'b1 == ap_sig_cseq_ST_st40_fsm_39) | (1'b1 == ap_sig_cseq_ST_st58_fsm_57))) begin
        grp_fu_561_p0 = reg_614;
    end else if (((1'b1 == ap_sig_cseq_ST_st21_fsm_20) | (1'b1 == ap_sig_cseq_ST_st39_fsm_38) | (1'b1 == ap_sig_cseq_ST_st57_fsm_56))) begin
        grp_fu_561_p0 = reg_596;
    end else if (((1'b1 == ap_sig_cseq_ST_st20_fsm_19) | (1'b1 == ap_sig_cseq_ST_st38_fsm_37) | (1'b1 == ap_sig_cseq_ST_st56_fsm_55))) begin
        grp_fu_561_p0 = xci_q0;
    end else begin
        grp_fu_561_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st58_fsm_57)) begin
        grp_fu_561_p1 = wnr_load_8_reg_1768;
    end else if ((1'b1 == ap_sig_cseq_ST_st57_fsm_56)) begin
        grp_fu_561_p1 = wnr_load_7_reg_1746;
    end else if ((1'b1 == ap_sig_cseq_ST_st56_fsm_55)) begin
        grp_fu_561_p1 = wnr_load_3_reg_1719;
    end else if ((1'b1 == ap_sig_cseq_ST_st40_fsm_39)) begin
        grp_fu_561_p1 = wnr_load_6_reg_1697;
    end else if ((1'b1 == ap_sig_cseq_ST_st39_fsm_38)) begin
        grp_fu_561_p1 = wnr_load_5_reg_1667;
    end else if ((1'b1 == ap_sig_cseq_ST_st38_fsm_37)) begin
        grp_fu_561_p1 = wnr_load_4_reg_1627;
    end else if ((1'b1 == ap_sig_cseq_ST_st22_fsm_21)) begin
        grp_fu_561_p1 = wnr_load_2_reg_1597;
    end else if ((1'b1 == ap_sig_cseq_ST_st21_fsm_20)) begin
        grp_fu_561_p1 = wnr_load_1_reg_1562;
    end else if ((1'b1 == ap_sig_cseq_ST_st20_fsm_19)) begin
        grp_fu_561_p1 = wnr_load_reg_1534;
    end else begin
        grp_fu_561_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st11_fsm_10)) begin
        wni_address0 = tmp_37_3_fu_1181_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        wni_address0 = tmp_23_3_fu_1155_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        wni_address0 = tmp_8_3_fu_1142_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        wni_address0 = tmp_37_2_fu_1109_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        wni_address0 = tmp_23_2_fu_1071_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        wni_address0 = tmp_8_2_fu_1058_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        wni_address0 = tmp_37_1_fu_1013_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        wni_address0 = tmp_23_1_fu_980_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        wni_address0 = tmp_8_1_fu_934_p1;
    end else begin
        wni_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) | (1'b1 == ap_sig_cseq_ST_st4_fsm_3) | (1'b1 == ap_sig_cseq_ST_st5_fsm_4) | (1'b1 == ap_sig_cseq_ST_st6_fsm_5) | (1'b1 == ap_sig_cseq_ST_st7_fsm_6) | (1'b1 == ap_sig_cseq_ST_st11_fsm_10) | (1'b1 == ap_sig_cseq_ST_st9_fsm_8) | (1'b1 == ap_sig_cseq_ST_st10_fsm_9) | (1'b1 == ap_sig_cseq_ST_st8_fsm_7))) begin
        wni_ce0 = 1'b1;
    end else begin
        wni_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st11_fsm_10)) begin
        wnr_address0 = tmp_37_3_fu_1181_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        wnr_address0 = tmp_23_3_fu_1155_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        wnr_address0 = tmp_8_3_fu_1142_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        wnr_address0 = tmp_37_2_fu_1109_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        wnr_address0 = tmp_23_2_fu_1071_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        wnr_address0 = tmp_8_2_fu_1058_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        wnr_address0 = tmp_37_1_fu_1013_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        wnr_address0 = tmp_23_1_fu_980_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        wnr_address0 = tmp_8_1_fu_934_p1;
    end else begin
        wnr_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) | (1'b1 == ap_sig_cseq_ST_st4_fsm_3) | (1'b1 == ap_sig_cseq_ST_st5_fsm_4) | (1'b1 == ap_sig_cseq_ST_st6_fsm_5) | (1'b1 == ap_sig_cseq_ST_st7_fsm_6) | (1'b1 == ap_sig_cseq_ST_st11_fsm_10) | (1'b1 == ap_sig_cseq_ST_st9_fsm_8) | (1'b1 == ap_sig_cseq_ST_st10_fsm_9) | (1'b1 == ap_sig_cseq_ST_st8_fsm_7))) begin
        wnr_ce0 = 1'b1;
    end else begin
        wnr_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st71_fsm_70)) begin
        xci_address0 = xci_addr_14_reg_1886;
    end else if ((1'b1 == ap_sig_cseq_ST_st69_fsm_68)) begin
        xci_address0 = xci_addr_12_reg_1897;
    end else if ((1'b1 == ap_sig_cseq_ST_st53_fsm_52)) begin
        xci_address0 = xci_addr_10_reg_1842;
    end else if ((1'b1 == ap_sig_cseq_ST_st51_fsm_50)) begin
        xci_address0 = xci_addr_8_reg_1853;
    end else if ((1'b1 == ap_sig_cseq_ST_st35_fsm_34)) begin
        xci_address0 = xci_addr_6_reg_1798;
    end else if ((1'b1 == ap_sig_cseq_ST_st33_fsm_32)) begin
        xci_address0 = xci_addr_4_reg_1809;
    end else if ((1'b1 == ap_sig_cseq_ST_st17_fsm_16)) begin
        xci_address0 = xci_addr_2_reg_1435;
    end else if ((1'b1 == ap_sig_cseq_ST_st56_fsm_55)) begin
        xci_address0 = tmp_5_3_fu_1355_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st55_fsm_54)) begin
        xci_address0 = tmp_7_3_fu_1328_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st38_fsm_37)) begin
        xci_address0 = tmp_5_2_fu_1292_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st37_fsm_36)) begin
        xci_address0 = tmp_7_2_fu_1265_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st20_fsm_19)) begin
        xci_address0 = tmp_5_1_fu_1229_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st19_fsm_18)) begin
        xci_address0 = tmp_7_1_fu_1202_p1;
    end else if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) | (1'b1 == ap_sig_cseq_ST_st16_fsm_15))) begin
        xci_address0 = ap_const_lv64_0;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        xci_address0 = tmp_7_fu_838_p1;
    end else begin
        xci_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st72_fsm_71)) begin
        xci_address1 = xci_addr_15_reg_1907;
    end else if ((1'b1 == ap_sig_cseq_ST_st70_fsm_69)) begin
        xci_address1 = xci_addr_13_reg_1874;
    end else if ((1'b1 == ap_sig_cseq_ST_st54_fsm_53)) begin
        xci_address1 = xci_addr_11_reg_1863;
    end else if ((1'b1 == ap_sig_cseq_ST_st52_fsm_51)) begin
        xci_address1 = xci_addr_9_reg_1830;
    end else if ((1'b1 == ap_sig_cseq_ST_st36_fsm_35)) begin
        xci_address1 = xci_addr_7_reg_1819;
    end else if ((1'b1 == ap_sig_cseq_ST_st34_fsm_33)) begin
        xci_address1 = xci_addr_5_reg_1786;
    end else if ((1'b1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        xci_address1 = xci_addr_3_reg_1471;
    end else if ((1'b1 == ap_sig_cseq_ST_st17_fsm_16)) begin
        xci_address1 = xci_addr_1_reg_1416;
    end else if ((1'b1 == ap_sig_cseq_ST_st56_fsm_55)) begin
        xci_address1 = tmp_35_3_fu_1370_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st55_fsm_54)) begin
        xci_address1 = tmp_20_3_fu_1343_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st38_fsm_37)) begin
        xci_address1 = tmp_35_2_fu_1307_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st37_fsm_36)) begin
        xci_address1 = tmp_20_2_fu_1280_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st20_fsm_19)) begin
        xci_address1 = tmp_35_1_fu_1244_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st19_fsm_18)) begin
        xci_address1 = tmp_20_1_fu_1217_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        xci_address1 = tmp_6_fu_903_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        xci_address1 = tmp_3_fu_852_p1;
    end else begin
        xci_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) | (1'b1 == ap_sig_cseq_ST_st20_fsm_19) | (1'b1 == ap_sig_cseq_ST_st38_fsm_37) | (1'b1 == ap_sig_cseq_ST_st56_fsm_55) | (1'b1 == ap_sig_cseq_ST_st2_fsm_1) | (1'b1 == ap_sig_cseq_ST_st19_fsm_18) | (1'b1 == ap_sig_cseq_ST_st37_fsm_36) | (1'b1 == ap_sig_cseq_ST_st55_fsm_54) | (1'b1 == ap_sig_cseq_ST_st16_fsm_15) | (1'b1 == ap_sig_cseq_ST_st17_fsm_16) | (1'b1 == ap_sig_cseq_ST_st33_fsm_32) | (1'b1 == ap_sig_cseq_ST_st35_fsm_34) | (1'b1 == ap_sig_cseq_ST_st51_fsm_50) | (1'b1 == ap_sig_cseq_ST_st53_fsm_52) | (1'b1 == ap_sig_cseq_ST_st69_fsm_68) | (1'b1 == ap_sig_cseq_ST_st71_fsm_70))) begin
        xci_ce0 = 1'b1;
    end else begin
        xci_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) | (1'b1 == ap_sig_cseq_ST_st20_fsm_19) | (1'b1 == ap_sig_cseq_ST_st38_fsm_37) | (1'b1 == ap_sig_cseq_ST_st56_fsm_55) | (1'b1 == ap_sig_cseq_ST_st2_fsm_1) | (1'b1 == ap_sig_cseq_ST_st19_fsm_18) | (1'b1 == ap_sig_cseq_ST_st37_fsm_36) | (1'b1 == ap_sig_cseq_ST_st55_fsm_54) | (1'b1 == ap_sig_cseq_ST_st72_fsm_71) | (1'b1 == ap_sig_cseq_ST_st17_fsm_16) | (1'b1 == ap_sig_cseq_ST_st18_fsm_17) | (1'b1 == ap_sig_cseq_ST_st34_fsm_33) | (1'b1 == ap_sig_cseq_ST_st36_fsm_35) | (1'b1 == ap_sig_cseq_ST_st52_fsm_51) | (1'b1 == ap_sig_cseq_ST_st54_fsm_53) | (1'b1 == ap_sig_cseq_ST_st70_fsm_69))) begin
        xci_ce1 = 1'b1;
    end else begin
        xci_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st17_fsm_16)) begin
        xci_d0 = grp_fu_512_p2;
    end else if (((1'b1 == ap_sig_cseq_ST_st16_fsm_15) | (1'b1 == ap_sig_cseq_ST_st33_fsm_32) | (1'b1 == ap_sig_cseq_ST_st35_fsm_34) | (1'b1 == ap_sig_cseq_ST_st51_fsm_50) | (1'b1 == ap_sig_cseq_ST_st53_fsm_52) | (1'b1 == ap_sig_cseq_ST_st69_fsm_68) | (1'b1 == ap_sig_cseq_ST_st71_fsm_70))) begin
        xci_d0 = grp_fu_503_p2;
    end else begin
        xci_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st16_fsm_15) | (1'b1 == ap_sig_cseq_ST_st17_fsm_16) | (1'b1 == ap_sig_cseq_ST_st33_fsm_32) | (1'b1 == ap_sig_cseq_ST_st35_fsm_34) | (1'b1 == ap_sig_cseq_ST_st51_fsm_50) | (1'b1 == ap_sig_cseq_ST_st53_fsm_52) | (1'b1 == ap_sig_cseq_ST_st69_fsm_68) | (1'b1 == ap_sig_cseq_ST_st71_fsm_70))) begin
        xci_we0 = 1'b1;
    end else begin
        xci_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st72_fsm_71) | (1'b1 == ap_sig_cseq_ST_st17_fsm_16) | (1'b1 == ap_sig_cseq_ST_st18_fsm_17) | (1'b1 == ap_sig_cseq_ST_st34_fsm_33) | (1'b1 == ap_sig_cseq_ST_st36_fsm_35) | (1'b1 == ap_sig_cseq_ST_st52_fsm_51) | (1'b1 == ap_sig_cseq_ST_st54_fsm_53) | (1'b1 == ap_sig_cseq_ST_st70_fsm_69))) begin
        xci_we1 = 1'b1;
    end else begin
        xci_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st71_fsm_70)) begin
        xcr_address0 = xcr_addr_14_reg_1880;
    end else if ((1'b1 == ap_sig_cseq_ST_st69_fsm_68)) begin
        xcr_address0 = xcr_addr_12_reg_1892;
    end else if ((1'b1 == ap_sig_cseq_ST_st53_fsm_52)) begin
        xcr_address0 = xcr_addr_10_reg_1836;
    end else if ((1'b1 == ap_sig_cseq_ST_st51_fsm_50)) begin
        xcr_address0 = xcr_addr_8_reg_1848;
    end else if ((1'b1 == ap_sig_cseq_ST_st35_fsm_34)) begin
        xcr_address0 = xcr_addr_6_reg_1792;
    end else if ((1'b1 == ap_sig_cseq_ST_st33_fsm_32)) begin
        xcr_address0 = xcr_addr_4_reg_1804;
    end else if ((1'b1 == ap_sig_cseq_ST_st17_fsm_16)) begin
        xcr_address0 = xcr_addr_2_reg_1429;
    end else if ((1'b1 == ap_sig_cseq_ST_st56_fsm_55)) begin
        xcr_address0 = tmp_5_3_fu_1355_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st55_fsm_54)) begin
        xcr_address0 = tmp_7_3_fu_1328_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st38_fsm_37)) begin
        xcr_address0 = tmp_5_2_fu_1292_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st37_fsm_36)) begin
        xcr_address0 = tmp_7_2_fu_1265_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st20_fsm_19)) begin
        xcr_address0 = tmp_5_1_fu_1229_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st19_fsm_18)) begin
        xcr_address0 = tmp_7_1_fu_1202_p1;
    end else if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) | (1'b1 == ap_sig_cseq_ST_st16_fsm_15))) begin
        xcr_address0 = ap_const_lv64_0;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        xcr_address0 = tmp_7_fu_838_p1;
    end else begin
        xcr_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st72_fsm_71)) begin
        xcr_address1 = xcr_addr_15_reg_1902;
    end else if ((1'b1 == ap_sig_cseq_ST_st70_fsm_69)) begin
        xcr_address1 = xcr_addr_13_reg_1868;
    end else if ((1'b1 == ap_sig_cseq_ST_st54_fsm_53)) begin
        xcr_address1 = xcr_addr_11_reg_1858;
    end else if ((1'b1 == ap_sig_cseq_ST_st52_fsm_51)) begin
        xcr_address1 = xcr_addr_9_reg_1824;
    end else if ((1'b1 == ap_sig_cseq_ST_st36_fsm_35)) begin
        xcr_address1 = xcr_addr_7_reg_1814;
    end else if ((1'b1 == ap_sig_cseq_ST_st34_fsm_33)) begin
        xcr_address1 = xcr_addr_5_reg_1780;
    end else if ((1'b1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        xcr_address1 = xcr_addr_3_reg_1466;
    end else if ((1'b1 == ap_sig_cseq_ST_st17_fsm_16)) begin
        xcr_address1 = xcr_addr_1_reg_1410;
    end else if ((1'b1 == ap_sig_cseq_ST_st56_fsm_55)) begin
        xcr_address1 = tmp_35_3_fu_1370_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st55_fsm_54)) begin
        xcr_address1 = tmp_20_3_fu_1343_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st38_fsm_37)) begin
        xcr_address1 = tmp_35_2_fu_1307_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st37_fsm_36)) begin
        xcr_address1 = tmp_20_2_fu_1280_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st20_fsm_19)) begin
        xcr_address1 = tmp_35_1_fu_1244_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st19_fsm_18)) begin
        xcr_address1 = tmp_20_1_fu_1217_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        xcr_address1 = tmp_6_fu_903_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        xcr_address1 = tmp_3_fu_852_p1;
    end else begin
        xcr_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) | (1'b1 == ap_sig_cseq_ST_st20_fsm_19) | (1'b1 == ap_sig_cseq_ST_st38_fsm_37) | (1'b1 == ap_sig_cseq_ST_st56_fsm_55) | (1'b1 == ap_sig_cseq_ST_st2_fsm_1) | (1'b1 == ap_sig_cseq_ST_st19_fsm_18) | (1'b1 == ap_sig_cseq_ST_st37_fsm_36) | (1'b1 == ap_sig_cseq_ST_st55_fsm_54) | (1'b1 == ap_sig_cseq_ST_st16_fsm_15) | (1'b1 == ap_sig_cseq_ST_st17_fsm_16) | (1'b1 == ap_sig_cseq_ST_st33_fsm_32) | (1'b1 == ap_sig_cseq_ST_st35_fsm_34) | (1'b1 == ap_sig_cseq_ST_st51_fsm_50) | (1'b1 == ap_sig_cseq_ST_st53_fsm_52) | (1'b1 == ap_sig_cseq_ST_st69_fsm_68) | (1'b1 == ap_sig_cseq_ST_st71_fsm_70))) begin
        xcr_ce0 = 1'b1;
    end else begin
        xcr_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) | (1'b1 == ap_sig_cseq_ST_st20_fsm_19) | (1'b1 == ap_sig_cseq_ST_st38_fsm_37) | (1'b1 == ap_sig_cseq_ST_st56_fsm_55) | (1'b1 == ap_sig_cseq_ST_st2_fsm_1) | (1'b1 == ap_sig_cseq_ST_st19_fsm_18) | (1'b1 == ap_sig_cseq_ST_st37_fsm_36) | (1'b1 == ap_sig_cseq_ST_st55_fsm_54) | (1'b1 == ap_sig_cseq_ST_st72_fsm_71) | (1'b1 == ap_sig_cseq_ST_st17_fsm_16) | (1'b1 == ap_sig_cseq_ST_st18_fsm_17) | (1'b1 == ap_sig_cseq_ST_st34_fsm_33) | (1'b1 == ap_sig_cseq_ST_st36_fsm_35) | (1'b1 == ap_sig_cseq_ST_st52_fsm_51) | (1'b1 == ap_sig_cseq_ST_st54_fsm_53) | (1'b1 == ap_sig_cseq_ST_st70_fsm_69))) begin
        xcr_ce1 = 1'b1;
    end else begin
        xcr_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st17_fsm_16)) begin
        xcr_d0 = grp_fu_507_p2;
    end else if (((1'b1 == ap_sig_cseq_ST_st16_fsm_15) | (1'b1 == ap_sig_cseq_ST_st33_fsm_32) | (1'b1 == ap_sig_cseq_ST_st35_fsm_34) | (1'b1 == ap_sig_cseq_ST_st51_fsm_50) | (1'b1 == ap_sig_cseq_ST_st53_fsm_52) | (1'b1 == ap_sig_cseq_ST_st69_fsm_68) | (1'b1 == ap_sig_cseq_ST_st71_fsm_70))) begin
        xcr_d0 = grp_fu_499_p2;
    end else begin
        xcr_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st16_fsm_15) | (1'b1 == ap_sig_cseq_ST_st17_fsm_16) | (1'b1 == ap_sig_cseq_ST_st33_fsm_32) | (1'b1 == ap_sig_cseq_ST_st35_fsm_34) | (1'b1 == ap_sig_cseq_ST_st51_fsm_50) | (1'b1 == ap_sig_cseq_ST_st53_fsm_52) | (1'b1 == ap_sig_cseq_ST_st69_fsm_68) | (1'b1 == ap_sig_cseq_ST_st71_fsm_70))) begin
        xcr_we0 = 1'b1;
    end else begin
        xcr_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st72_fsm_71) | (1'b1 == ap_sig_cseq_ST_st17_fsm_16) | (1'b1 == ap_sig_cseq_ST_st18_fsm_17) | (1'b1 == ap_sig_cseq_ST_st34_fsm_33) | (1'b1 == ap_sig_cseq_ST_st36_fsm_35) | (1'b1 == ap_sig_cseq_ST_st52_fsm_51) | (1'b1 == ap_sig_cseq_ST_st54_fsm_53) | (1'b1 == ap_sig_cseq_ST_st70_fsm_69))) begin
        xcr_we1 = 1'b1;
    end else begin
        xcr_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : begin
            if ((exitcond1_fu_780_p2 == 1'b0)) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st73_fsm_72;
            end
        end
        ap_ST_st3_fsm_2 : begin
            ap_NS_fsm = ap_ST_st4_fsm_3;
        end
        ap_ST_st4_fsm_3 : begin
            ap_NS_fsm = ap_ST_st5_fsm_4;
        end
        ap_ST_st5_fsm_4 : begin
            ap_NS_fsm = ap_ST_st6_fsm_5;
        end
        ap_ST_st6_fsm_5 : begin
            ap_NS_fsm = ap_ST_st7_fsm_6;
        end
        ap_ST_st7_fsm_6 : begin
            ap_NS_fsm = ap_ST_st8_fsm_7;
        end
        ap_ST_st8_fsm_7 : begin
            ap_NS_fsm = ap_ST_st9_fsm_8;
        end
        ap_ST_st9_fsm_8 : begin
            ap_NS_fsm = ap_ST_st10_fsm_9;
        end
        ap_ST_st10_fsm_9 : begin
            ap_NS_fsm = ap_ST_st11_fsm_10;
        end
        ap_ST_st11_fsm_10 : begin
            ap_NS_fsm = ap_ST_st12_fsm_11;
        end
        ap_ST_st12_fsm_11 : begin
            ap_NS_fsm = ap_ST_st13_fsm_12;
        end
        ap_ST_st13_fsm_12 : begin
            ap_NS_fsm = ap_ST_st14_fsm_13;
        end
        ap_ST_st14_fsm_13 : begin
            ap_NS_fsm = ap_ST_st15_fsm_14;
        end
        ap_ST_st15_fsm_14 : begin
            ap_NS_fsm = ap_ST_st16_fsm_15;
        end
        ap_ST_st16_fsm_15 : begin
            ap_NS_fsm = ap_ST_st17_fsm_16;
        end
        ap_ST_st17_fsm_16 : begin
            ap_NS_fsm = ap_ST_st18_fsm_17;
        end
        ap_ST_st18_fsm_17 : begin
            ap_NS_fsm = ap_ST_st19_fsm_18;
        end
        ap_ST_st19_fsm_18 : begin
            ap_NS_fsm = ap_ST_st20_fsm_19;
        end
        ap_ST_st20_fsm_19 : begin
            ap_NS_fsm = ap_ST_st21_fsm_20;
        end
        ap_ST_st21_fsm_20 : begin
            ap_NS_fsm = ap_ST_st22_fsm_21;
        end
        ap_ST_st22_fsm_21 : begin
            ap_NS_fsm = ap_ST_st23_fsm_22;
        end
        ap_ST_st23_fsm_22 : begin
            ap_NS_fsm = ap_ST_st24_fsm_23;
        end
        ap_ST_st24_fsm_23 : begin
            ap_NS_fsm = ap_ST_st25_fsm_24;
        end
        ap_ST_st25_fsm_24 : begin
            ap_NS_fsm = ap_ST_st26_fsm_25;
        end
        ap_ST_st26_fsm_25 : begin
            ap_NS_fsm = ap_ST_st27_fsm_26;
        end
        ap_ST_st27_fsm_26 : begin
            ap_NS_fsm = ap_ST_st28_fsm_27;
        end
        ap_ST_st28_fsm_27 : begin
            ap_NS_fsm = ap_ST_st29_fsm_28;
        end
        ap_ST_st29_fsm_28 : begin
            ap_NS_fsm = ap_ST_st30_fsm_29;
        end
        ap_ST_st30_fsm_29 : begin
            ap_NS_fsm = ap_ST_st31_fsm_30;
        end
        ap_ST_st31_fsm_30 : begin
            ap_NS_fsm = ap_ST_st32_fsm_31;
        end
        ap_ST_st32_fsm_31 : begin
            ap_NS_fsm = ap_ST_st33_fsm_32;
        end
        ap_ST_st33_fsm_32 : begin
            ap_NS_fsm = ap_ST_st34_fsm_33;
        end
        ap_ST_st34_fsm_33 : begin
            ap_NS_fsm = ap_ST_st35_fsm_34;
        end
        ap_ST_st35_fsm_34 : begin
            ap_NS_fsm = ap_ST_st36_fsm_35;
        end
        ap_ST_st36_fsm_35 : begin
            ap_NS_fsm = ap_ST_st37_fsm_36;
        end
        ap_ST_st37_fsm_36 : begin
            ap_NS_fsm = ap_ST_st38_fsm_37;
        end
        ap_ST_st38_fsm_37 : begin
            ap_NS_fsm = ap_ST_st39_fsm_38;
        end
        ap_ST_st39_fsm_38 : begin
            ap_NS_fsm = ap_ST_st40_fsm_39;
        end
        ap_ST_st40_fsm_39 : begin
            ap_NS_fsm = ap_ST_st41_fsm_40;
        end
        ap_ST_st41_fsm_40 : begin
            ap_NS_fsm = ap_ST_st42_fsm_41;
        end
        ap_ST_st42_fsm_41 : begin
            ap_NS_fsm = ap_ST_st43_fsm_42;
        end
        ap_ST_st43_fsm_42 : begin
            ap_NS_fsm = ap_ST_st44_fsm_43;
        end
        ap_ST_st44_fsm_43 : begin
            ap_NS_fsm = ap_ST_st45_fsm_44;
        end
        ap_ST_st45_fsm_44 : begin
            ap_NS_fsm = ap_ST_st46_fsm_45;
        end
        ap_ST_st46_fsm_45 : begin
            ap_NS_fsm = ap_ST_st47_fsm_46;
        end
        ap_ST_st47_fsm_46 : begin
            ap_NS_fsm = ap_ST_st48_fsm_47;
        end
        ap_ST_st48_fsm_47 : begin
            ap_NS_fsm = ap_ST_st49_fsm_48;
        end
        ap_ST_st49_fsm_48 : begin
            ap_NS_fsm = ap_ST_st50_fsm_49;
        end
        ap_ST_st50_fsm_49 : begin
            ap_NS_fsm = ap_ST_st51_fsm_50;
        end
        ap_ST_st51_fsm_50 : begin
            ap_NS_fsm = ap_ST_st52_fsm_51;
        end
        ap_ST_st52_fsm_51 : begin
            ap_NS_fsm = ap_ST_st53_fsm_52;
        end
        ap_ST_st53_fsm_52 : begin
            ap_NS_fsm = ap_ST_st54_fsm_53;
        end
        ap_ST_st54_fsm_53 : begin
            ap_NS_fsm = ap_ST_st55_fsm_54;
        end
        ap_ST_st55_fsm_54 : begin
            ap_NS_fsm = ap_ST_st56_fsm_55;
        end
        ap_ST_st56_fsm_55 : begin
            ap_NS_fsm = ap_ST_st57_fsm_56;
        end
        ap_ST_st57_fsm_56 : begin
            ap_NS_fsm = ap_ST_st58_fsm_57;
        end
        ap_ST_st58_fsm_57 : begin
            ap_NS_fsm = ap_ST_st59_fsm_58;
        end
        ap_ST_st59_fsm_58 : begin
            ap_NS_fsm = ap_ST_st60_fsm_59;
        end
        ap_ST_st60_fsm_59 : begin
            ap_NS_fsm = ap_ST_st61_fsm_60;
        end
        ap_ST_st61_fsm_60 : begin
            ap_NS_fsm = ap_ST_st62_fsm_61;
        end
        ap_ST_st62_fsm_61 : begin
            ap_NS_fsm = ap_ST_st63_fsm_62;
        end
        ap_ST_st63_fsm_62 : begin
            ap_NS_fsm = ap_ST_st64_fsm_63;
        end
        ap_ST_st64_fsm_63 : begin
            ap_NS_fsm = ap_ST_st65_fsm_64;
        end
        ap_ST_st65_fsm_64 : begin
            ap_NS_fsm = ap_ST_st66_fsm_65;
        end
        ap_ST_st66_fsm_65 : begin
            ap_NS_fsm = ap_ST_st67_fsm_66;
        end
        ap_ST_st67_fsm_66 : begin
            ap_NS_fsm = ap_ST_st68_fsm_67;
        end
        ap_ST_st68_fsm_67 : begin
            ap_NS_fsm = ap_ST_st69_fsm_68;
        end
        ap_ST_st69_fsm_68 : begin
            ap_NS_fsm = ap_ST_st70_fsm_69;
        end
        ap_ST_st70_fsm_69 : begin
            ap_NS_fsm = ap_ST_st71_fsm_70;
        end
        ap_ST_st71_fsm_70 : begin
            ap_NS_fsm = ap_ST_st72_fsm_71;
        end
        ap_ST_st72_fsm_71 : begin
            ap_NS_fsm = ap_ST_st2_fsm_1;
        end
        ap_ST_st73_fsm_72 : begin
            ap_NS_fsm = ap_ST_st1_fsm_0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    ap_sig_1003 = (1'b1 == ap_CS_fsm[ap_const_lv32_40]);
end

always @ (*) begin
    ap_sig_141 = (1'b1 == ap_CS_fsm[ap_const_lv32_2]);
end

always @ (*) begin
    ap_sig_148 = (1'b1 == ap_CS_fsm[ap_const_lv32_13]);
end

always @ (*) begin
    ap_sig_156 = (1'b1 == ap_CS_fsm[ap_const_lv32_14]);
end

always @ (*) begin
    ap_sig_1575 = (1'b1 == ap_CS_fsm[ap_const_lv32_48]);
end

always @ (*) begin
    ap_sig_164 = (1'b1 == ap_CS_fsm[ap_const_lv32_25]);
end

always @ (*) begin
    ap_sig_172 = (1'b1 == ap_CS_fsm[ap_const_lv32_26]);
end

always @ (*) begin
    ap_sig_180 = (1'b1 == ap_CS_fsm[ap_const_lv32_37]);
end

always @ (*) begin
    ap_sig_188 = (1'b1 == ap_CS_fsm[ap_const_lv32_38]);
end

always @ (*) begin
    ap_sig_202 = (1'b1 == ap_CS_fsm[ap_const_lv32_3]);
end

always @ (*) begin
    ap_sig_220 = (1'b1 == ap_CS_fsm[ap_const_lv32_4]);
end

always @ (*) begin
    ap_sig_227 = (1'b1 == ap_CS_fsm[ap_const_lv32_15]);
end

always @ (*) begin
    ap_sig_235 = (1'b1 == ap_CS_fsm[ap_const_lv32_27]);
end

always @ (*) begin
    ap_sig_243 = (1'b1 == ap_CS_fsm[ap_const_lv32_39]);
end

always @ (*) begin
    ap_sig_253 = (1'b1 == ap_CS_fsm[ap_const_lv32_5]);
end

always @ (*) begin
    ap_sig_260 = (1'b1 == ap_CS_fsm[ap_const_lv32_16]);
end

always @ (*) begin
    ap_sig_268 = (1'b1 == ap_CS_fsm[ap_const_lv32_28]);
end

always @ (*) begin
    ap_sig_276 = (1'b1 == ap_CS_fsm[ap_const_lv32_3A]);
end

always @ (*) begin
    ap_sig_287 = (1'b1 == ap_CS_fsm[ap_const_lv32_6]);
end

always @ (*) begin
    ap_sig_294 = (1'b1 == ap_CS_fsm[ap_const_lv32_A]);
end

always @ (*) begin
    ap_sig_302 = (1'b1 == ap_CS_fsm[ap_const_lv32_D]);
end

always @ (*) begin
    ap_sig_310 = (1'b1 == ap_CS_fsm[ap_const_lv32_17]);
end

always @ (*) begin
    ap_sig_318 = (1'b1 == ap_CS_fsm[ap_const_lv32_1B]);
end

always @ (*) begin
    ap_sig_326 = (1'b1 == ap_CS_fsm[ap_const_lv32_1E]);
end

always @ (*) begin
    ap_sig_334 = (1'b1 == ap_CS_fsm[ap_const_lv32_29]);
end

always @ (*) begin
    ap_sig_342 = (1'b1 == ap_CS_fsm[ap_const_lv32_2D]);
end

always @ (*) begin
    ap_sig_350 = (1'b1 == ap_CS_fsm[ap_const_lv32_30]);
end

always @ (*) begin
    ap_sig_358 = (1'b1 == ap_CS_fsm[ap_const_lv32_3B]);
end

always @ (*) begin
    ap_sig_366 = (1'b1 == ap_CS_fsm[ap_const_lv32_3F]);
end

always @ (*) begin
    ap_sig_374 = (1'b1 == ap_CS_fsm[ap_const_lv32_42]);
end

always @ (*) begin
    ap_sig_385 = (1'b1 == ap_CS_fsm[ap_const_lv32_8]);
end

always @ (*) begin
    ap_sig_392 = (1'b1 == ap_CS_fsm[ap_const_lv32_E]);
end

always @ (*) begin
    ap_sig_400 = (1'b1 == ap_CS_fsm[ap_const_lv32_19]);
end

always @ (*) begin
    ap_sig_408 = (1'b1 == ap_CS_fsm[ap_const_lv32_1F]);
end

always @ (*) begin
    ap_sig_416 = (1'b1 == ap_CS_fsm[ap_const_lv32_2B]);
end

always @ (*) begin
    ap_sig_424 = (1'b1 == ap_CS_fsm[ap_const_lv32_31]);
end

always @ (*) begin
    ap_sig_432 = (1'b1 == ap_CS_fsm[ap_const_lv32_3D]);
end

always @ (*) begin
    ap_sig_440 = (1'b1 == ap_CS_fsm[ap_const_lv32_43]);
end

always @ (*) begin
    ap_sig_450 = (1'b1 == ap_CS_fsm[ap_const_lv32_9]);
end

always @ (*) begin
    ap_sig_457 = (1'b1 == ap_CS_fsm[ap_const_lv32_1A]);
end

always @ (*) begin
    ap_sig_465 = (1'b1 == ap_CS_fsm[ap_const_lv32_2C]);
end

always @ (*) begin
    ap_sig_473 = (1'b1 == ap_CS_fsm[ap_const_lv32_3E]);
end

always @ (*) begin
    ap_sig_503 = (1'b1 == ap_CS_fsm[ap_const_lv32_C]);
end

always @ (*) begin
    ap_sig_510 = (1'b1 == ap_CS_fsm[ap_const_lv32_1D]);
end

always @ (*) begin
    ap_sig_518 = (1'b1 == ap_CS_fsm[ap_const_lv32_2F]);
end

always @ (*) begin
    ap_sig_526 = (1'b1 == ap_CS_fsm[ap_const_lv32_41]);
end

always @ (*) begin
    ap_sig_556 = (1'b1 == ap_CS_fsm[ap_const_lv32_1]);
end

always @ (*) begin
    ap_sig_650 = (1'b1 == ap_CS_fsm[ap_const_lv32_7]);
end

always @ (*) begin
    ap_sig_685 = (1'b1 == ap_CS_fsm[ap_const_lv32_B]);
end

always @ (*) begin
    ap_sig_695 = (1'b1 == ap_CS_fsm[ap_const_lv32_12]);
end

always @ (*) begin
    ap_sig_718 = (1'b1 == ap_CS_fsm[ap_const_lv32_24]);
end

always @ (*) begin
    ap_sig_741 = (1'b1 == ap_CS_fsm[ap_const_lv32_36]);
end

always @ (*) begin
    ap_sig_765 = (1'b1 == ap_CS_fsm[ap_const_lv32_47]);
end

always @ (*) begin
    ap_sig_798 = (1'b1 == ap_CS_fsm[ap_const_lv32_F]);
end

always @ (*) begin
    ap_sig_805 = (1'b1 == ap_CS_fsm[ap_const_lv32_10]);
end

always @ (*) begin
    ap_sig_815 = (1'b1 == ap_CS_fsm[ap_const_lv32_20]);
end

always @ (*) begin
    ap_sig_824 = (1'b1 == ap_CS_fsm[ap_const_lv32_22]);
end

always @ (*) begin
    ap_sig_835 = (1'b1 == ap_CS_fsm[ap_const_lv32_32]);
end

always @ (*) begin
    ap_sig_844 = (1'b1 == ap_CS_fsm[ap_const_lv32_34]);
end

always @ (*) begin
    ap_sig_855 = (1'b1 == ap_CS_fsm[ap_const_lv32_44]);
end

always @ (*) begin
    ap_sig_864 = (1'b1 == ap_CS_fsm[ap_const_lv32_46]);
end

always @ (*) begin
    ap_sig_88 = (ap_CS_fsm[ap_const_lv32_0] == 1'b1);
end

always @ (*) begin
    ap_sig_882 = (1'b1 == ap_CS_fsm[ap_const_lv32_11]);
end

always @ (*) begin
    ap_sig_890 = (1'b1 == ap_CS_fsm[ap_const_lv32_21]);
end

always @ (*) begin
    ap_sig_898 = (1'b1 == ap_CS_fsm[ap_const_lv32_23]);
end

always @ (*) begin
    ap_sig_906 = (1'b1 == ap_CS_fsm[ap_const_lv32_33]);
end

always @ (*) begin
    ap_sig_914 = (1'b1 == ap_CS_fsm[ap_const_lv32_35]);
end

always @ (*) begin
    ap_sig_922 = (1'b1 == ap_CS_fsm[ap_const_lv32_45]);
end

always @ (*) begin
    ap_sig_952 = (1'b1 == ap_CS_fsm[ap_const_lv32_18]);
end

always @ (*) begin
    ap_sig_961 = (1'b1 == ap_CS_fsm[ap_const_lv32_1C]);
end

always @ (*) begin
    ap_sig_972 = (1'b1 == ap_CS_fsm[ap_const_lv32_2A]);
end

always @ (*) begin
    ap_sig_981 = (1'b1 == ap_CS_fsm[ap_const_lv32_2E]);
end

always @ (*) begin
    ap_sig_994 = (1'b1 == ap_CS_fsm[ap_const_lv32_3C]);
end

assign exitcond1_fu_780_p2 = ((m_assign_reg_488 == ap_const_lv2_2) ? 1'b1 : 1'b0);

assign l_assign_1_cast_fu_1289_p1 = $signed(l_assign_1_reg_1609);

assign l_assign_1_fu_1052_p2 = (tmp_7_i1_cast_fu_1031_p1 + tmp_3_2_cast_fu_1046_p2);

assign l_assign_2_cast_fu_1352_p1 = $signed(l_assign_2_reg_1689);

assign l_assign_2_fu_1136_p2 = (tmp_7_i2_cast_fu_1115_p1 + tmp_3_3_cast_fu_1130_p2);

assign l_assign_cast_fu_1226_p1 = $signed(l_assign_reg_1526);

assign l_assign_fu_967_p2 = (tmp_7_i_cast_fu_946_p1 + tmp_3_1_cast_fu_961_p2);

assign m_fu_786_p2 = (m_assign_reg_488 + ap_const_lv2_1);

assign p_shl_1_cast_fu_999_p1 = tmp_41_fu_994_p2;

assign p_shl_2_cast_fu_1084_p1 = p_shl_2_fu_1077_p3;

assign p_shl_2_fu_1077_p3 = {{tmp_42_reg_1591}, {ap_const_lv2_0}};

assign p_shl_3_cast_fu_1168_p1 = p_shl_3_fu_1161_p3;

assign p_shl_3_fu_1161_p3 = {{tmp_44_reg_1662}, {ap_const_lv2_0}};

assign p_shl_fu_890_p3 = {{tmp_2_i_i_reg_1401}, {ap_const_lv2_0}};

assign q_1_fu_924_p0 = q_1_fu_924_p00;

assign q_1_fu_924_p00 = tmp_2_i_reg_1396;

assign q_1_fu_924_p1 = q_1_fu_924_p10;

assign q_1_fu_924_p10 = tmp_6_i_fu_914_p2;

assign q_1_fu_924_p2 = (q_1_fu_924_p0 * q_1_fu_924_p1);

assign q_2_fu_1022_p0 = y_assign_cast_reg_1446;

assign q_2_fu_1022_p1 = q_2_fu_1022_p10;

assign q_2_fu_1022_p10 = tmp_6_i1_reg_1508;

assign q_2_fu_1022_p2 = (q_2_fu_1022_p0 * q_2_fu_1022_p1);

assign q_3_fu_1097_p0 = y_assign_cast_reg_1446;

assign q_3_fu_1097_p1 = q_3_fu_1097_p10;

assign q_3_fu_1097_p10 = tmp_6_i2_reg_1556;

assign q_3_fu_1097_p2 = (q_3_fu_1097_p0 * q_3_fu_1097_p1);

assign tmp_1_1_fu_949_p2 = (ap_const_lv3_1 - tmp_40_reg_1492);

assign tmp_1_2_fu_1034_p2 = (ap_const_lv4_2 - tmp_42_reg_1591);

assign tmp_1_3_fu_1118_p2 = (ap_const_lv5_3 - q_3_reg_1654);

assign tmp_1_i1_cast_fu_877_p1 = tmp_1_i1_fu_871_p2;

assign tmp_1_i1_fu_871_p2 = ap_const_lv3_1 << tmp_i1_cast_fu_868_p1;

assign tmp_1_i_cast_fu_808_p1 = tmp_1_i_fu_802_p2;

assign tmp_1_i_fu_802_p2 = ap_const_lv2_1 << x_assign_fu_792_p2;

assign tmp_1_i_i_cast_fu_828_p1 = tmp_1_i_i_fu_822_p2;

assign tmp_1_i_i_fu_822_p2 = ap_const_lv2_1 << m_assign_reg_488;

assign tmp_20_1_fu_1217_p1 = $unsigned(tmp_9_i1_cast_fu_1213_p1);

assign tmp_20_2_fu_1280_p1 = $unsigned(tmp_9_i4_cast_fu_1276_p1);

assign tmp_20_3_fu_1343_p1 = $unsigned(tmp_9_i7_cast_fu_1339_p1);

assign tmp_21_1_cast6_fu_991_p1 = q_1_reg_1486;

assign tmp_21_2_cast4_fu_1063_p1 = q_2_reg_1584;

assign tmp_21_3_cast2_fu_1147_p1 = q_3_reg_1654;

assign tmp_22_1_fu_973_p3 = {{tmp_40_reg_1492}, {1'b0}};

assign tmp_23_1_fu_980_p1 = tmp_22_1_fu_973_p3;

assign tmp_23_2_fu_1071_p1 = tmp_43_fu_1066_p2;

assign tmp_23_3_fu_1155_p1 = tmp_45_fu_1150_p2;

assign tmp_2_i1_fu_881_p2 = tmp_1_i1_cast_fu_877_p1 << tmp_i1_cast1_fu_865_p1;

assign tmp_2_i_fu_812_p2 = tmp_1_i_cast_fu_808_p1 << tmp_i_cast_fu_798_p1;

assign tmp_2_i_i_fu_832_p2 = tmp_1_i_i_cast_fu_828_p1 << tmp_i_i_cast_fu_818_p1;

assign tmp_35_1_fu_1244_p1 = $unsigned(tmp_9_i2_cast_fu_1240_p1);

assign tmp_35_2_fu_1307_p1 = $unsigned(tmp_9_i5_cast_fu_1303_p1);

assign tmp_35_3_fu_1370_p1 = $unsigned(tmp_9_i8_cast_fu_1366_p1);

assign tmp_36_1_cast_fu_1009_p1 = $signed(tmp_36_1_fu_1003_p2);

assign tmp_36_1_fu_1003_p2 = (p_shl_1_cast_fu_999_p1 - tmp_21_1_cast6_fu_991_p1);

assign tmp_36_2_cast_fu_1106_p1 = $signed(tmp_36_2_reg_1649);

assign tmp_36_2_fu_1088_p2 = (p_shl_2_cast_fu_1084_p1 - tmp_21_2_cast4_fu_1063_p1);

assign tmp_36_3_cast_fu_1178_p1 = $signed(tmp_36_3_reg_1741);

assign tmp_36_3_fu_1172_p2 = (p_shl_3_cast_fu_1168_p1 - tmp_21_3_cast2_fu_1147_p1);

assign tmp_37_1_fu_1013_p1 = $unsigned(tmp_36_1_cast_fu_1009_p1);

assign tmp_37_2_fu_1109_p1 = $unsigned(tmp_36_2_cast_fu_1106_p1);

assign tmp_37_3_fu_1181_p1 = $unsigned(tmp_36_3_cast_fu_1178_p1);

assign tmp_3_1_cast_fu_961_p0 = tmp_3_1_cast_fu_961_p00;

assign tmp_3_1_cast_fu_961_p00 = tmp_2_i1_reg_1452;

assign tmp_3_1_cast_fu_961_p1 = tmp_1_1_fu_949_p2;

assign tmp_3_1_cast_fu_961_p2 = ($signed({{1'b0}, {tmp_3_1_cast_fu_961_p0}}) * $signed(tmp_3_1_cast_fu_961_p1));

assign tmp_3_2_cast_fu_1046_p0 = tmp_3_2_cast_fu_1046_p00;

assign tmp_3_2_cast_fu_1046_p00 = tmp_2_i1_reg_1452;

assign tmp_3_2_cast_fu_1046_p1 = tmp_1_2_fu_1034_p2;

assign tmp_3_2_cast_fu_1046_p2 = ($signed({{1'b0}, {tmp_3_2_cast_fu_1046_p0}}) * $signed(tmp_3_2_cast_fu_1046_p1));

assign tmp_3_3_cast_fu_1130_p0 = tmp_3_3_cast_fu_1130_p00;

assign tmp_3_3_cast_fu_1130_p00 = tmp_2_i1_reg_1452;

assign tmp_3_3_cast_fu_1130_p1 = tmp_1_3_fu_1118_p2;

assign tmp_3_3_cast_fu_1130_p2 = ($signed({{1'b0}, {tmp_3_3_cast_fu_1130_p0}}) * $signed(tmp_3_3_cast_fu_1130_p1));

assign tmp_3_fu_852_p1 = tmp_8_i_fu_844_p3;

assign tmp_3_i_i_cast1_fu_1313_p1 = tmp_2_i_i_reg_1401;

assign tmp_3_i_i_cast2_fu_1250_p1 = tmp_2_i_i_reg_1401;

assign tmp_3_i_i_cast3_fu_1187_p1 = tmp_2_i_i_reg_1401;

assign tmp_3_i_i_cast4_fu_887_p1 = tmp_2_i_i_reg_1401;

assign tmp_40_fu_930_p1 = q_1_fu_924_p2[2:0];

assign tmp_41_fu_994_p2 = q_1_reg_1486 << ap_const_lv5_2;

assign tmp_42_fu_1027_p1 = q_2_fu_1022_p2[3:0];

assign tmp_43_fu_1066_p2 = q_2_reg_1584 << ap_const_lv5_1;

assign tmp_44_fu_1102_p1 = q_3_fu_1097_p2[3:0];

assign tmp_45_fu_1150_p2 = q_3_reg_1654 << ap_const_lv5_1;

assign tmp_5_1_fu_1229_p1 = $unsigned(l_assign_cast_fu_1226_p1);

assign tmp_5_2_fu_1292_p1 = $unsigned(l_assign_1_cast_fu_1289_p1);

assign tmp_5_3_fu_1355_p1 = $unsigned(l_assign_2_cast_fu_1352_p1);

assign tmp_5_i_cast_fu_909_p2 = ($signed(ap_const_lv2_3) + $signed(tmp_reg_1441));

assign tmp_6_fu_903_p1 = tmp_8_i1_fu_897_p2;

assign tmp_6_i1_fu_940_p2 = ap_const_lv2_2 >> tmp_5_i_cast_fu_909_p2;

assign tmp_6_i2_fu_986_p2 = ap_const_lv2_3 >> tmp_5_i_cast_reg_1476;

assign tmp_6_i_fu_914_p2 = ap_const_lv2_1 >> tmp_5_i_cast_fu_909_p2;

assign tmp_7_1_fu_1202_p1 = $unsigned(tmp_9_i_cast_fu_1198_p1);

assign tmp_7_2_fu_1265_p1 = $unsigned(tmp_9_i3_cast_fu_1261_p1);

assign tmp_7_3_fu_1328_p1 = $unsigned(tmp_9_i6_cast_fu_1324_p1);

assign tmp_7_fu_838_p1 = tmp_2_i_i_fu_832_p2;

assign tmp_7_i1_cast_fu_1031_p1 = tmp_6_i1_reg_1508;

assign tmp_7_i2_cast_fu_1115_p1 = tmp_6_i2_reg_1556;

assign tmp_7_i_cast_fu_946_p1 = tmp_6_i_reg_1481;

assign tmp_8_1_fu_934_p1 = q_1_fu_924_p2;

assign tmp_8_2_fu_1058_p1 = q_2_reg_1584;

assign tmp_8_3_fu_1142_p1 = q_3_reg_1654;

assign tmp_8_i1_cast7_fu_1223_p1 = tmp_8_i1_reg_1459;

assign tmp_8_i1_cast8_fu_1286_p1 = tmp_8_i1_reg_1459;

assign tmp_8_i1_cast9_fu_1349_p1 = tmp_8_i1_reg_1459;

assign tmp_8_i1_fu_897_p2 = (p_shl_fu_890_p3 - tmp_3_i_i_cast4_fu_887_p1);

assign tmp_8_i_cast1_fu_1253_p1 = tmp_8_i_reg_1422;

assign tmp_8_i_cast2_fu_1190_p1 = tmp_8_i_reg_1422;

assign tmp_8_i_cast_fu_1316_p1 = tmp_8_i_reg_1422;

assign tmp_8_i_fu_844_p3 = {{tmp_2_i_i_fu_832_p2}, {1'b0}};

assign tmp_9_i1_cast_fu_1213_p1 = $signed(tmp_9_i1_fu_1208_p2);

assign tmp_9_i1_fu_1208_p2 = (tmp_8_i_cast2_fu_1190_p1 + l_assign_reg_1526);

assign tmp_9_i2_cast_fu_1240_p1 = $signed(tmp_9_i2_fu_1235_p2);

assign tmp_9_i2_fu_1235_p2 = (tmp_8_i1_cast7_fu_1223_p1 + l_assign_reg_1526);

assign tmp_9_i3_cast_fu_1261_p1 = $signed(tmp_9_i3_fu_1256_p2);

assign tmp_9_i3_fu_1256_p2 = (tmp_3_i_i_cast2_fu_1250_p1 + l_assign_1_reg_1609);

assign tmp_9_i4_cast_fu_1276_p1 = $signed(tmp_9_i4_fu_1271_p2);

assign tmp_9_i4_fu_1271_p2 = (tmp_8_i_cast1_fu_1253_p1 + l_assign_1_reg_1609);

assign tmp_9_i5_cast_fu_1303_p1 = $signed(tmp_9_i5_fu_1298_p2);

assign tmp_9_i5_fu_1298_p2 = (tmp_8_i1_cast8_fu_1286_p1 + l_assign_1_reg_1609);

assign tmp_9_i6_cast_fu_1324_p1 = $signed(tmp_9_i6_fu_1319_p2);

assign tmp_9_i6_fu_1319_p2 = (tmp_3_i_i_cast1_fu_1313_p1 + l_assign_2_reg_1689);

assign tmp_9_i7_cast_fu_1339_p1 = $signed(tmp_9_i7_fu_1334_p2);

assign tmp_9_i7_fu_1334_p2 = (tmp_8_i_cast_fu_1316_p1 + l_assign_2_reg_1689);

assign tmp_9_i8_cast_fu_1366_p1 = $signed(tmp_9_i8_fu_1361_p2);

assign tmp_9_i8_fu_1361_p2 = (tmp_8_i1_cast9_fu_1349_p1 + l_assign_2_reg_1689);

assign tmp_9_i_cast_fu_1198_p1 = $signed(tmp_9_i_fu_1193_p2);

assign tmp_9_i_fu_1193_p2 = (tmp_3_i_i_cast3_fu_1187_p1 + l_assign_reg_1526);

assign tmp_fu_858_p1 = tmp_2_i_fu_812_p2[1:0];

assign tmp_i1_cast1_fu_865_p1 = m_reg_1389;

assign tmp_i1_cast_fu_868_p1 = m_reg_1389;

assign tmp_i_cast_fu_798_p1 = x_assign_fu_792_p2;

assign tmp_i_i_cast_fu_818_p1 = m_assign_reg_488;

assign x_assign_fu_792_p2 = (ap_const_lv2_1 - m_assign_reg_488);

assign xci_d1 = grp_fu_503_p2;

assign xcr_d1 = grp_fu_499_p2;

assign y_assign_cast_fu_862_p1 = tmp_2_i_reg_1396;

always @ (posedge ap_clk) begin
    xcr_addr_1_reg_1410[3] <= 1'b0;
    xci_addr_1_reg_1416[3] <= 1'b0;
    tmp_8_i_reg_1422[0] <= 1'b0;
    xcr_addr_2_reg_1429[0] <= 1'b0;
    xci_addr_2_reg_1435[0] <= 1'b0;
    y_assign_cast_reg_1446[4:3] <= 2'b00;
end

endmodule //FFT_DIT4_FUNC
