(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param9 = (((^~(~&(8'ha1))) ? (((8'ha6) ? (8'ha3) : (8'hac)) ? {(8'ha1)} : ((8'ha8) ? (8'ha8) : (8'ha9))) : (-(~(8'ha9)))) != (((&(8'ha5)) ? ((8'hac) ? (8'ha1) : (8'had)) : {(8'h9d)}) <<< ((-(8'ha0)) ? ((8'h9f) ? (8'had) : (8'hab)) : ((8'hab) ? (8'h9f) : (8'ha4))))))
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h23):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(2'h3):(1'h0)] wire3;
  input wire signed [(4'ha):(1'h0)] wire2;
  input wire [(2'h3):(1'h0)] wire1;
  input wire [(3'h4):(1'h0)] wire0;
  wire [(4'h9):(1'h0)] wire8;
  wire signed [(3'h6):(1'h0)] wire7;
  wire [(4'h8):(1'h0)] wire6;
  wire signed [(2'h2):(1'h0)] wire5;
  wire [(4'h9):(1'h0)] wire4;
  assign y = {wire8, wire7, wire6, wire5, wire4, (1'h0)};
  assign wire4 = $signed((|({(8'hac)} < (wire2 ? wire1 : wire0))));
  assign wire5 = (wire4 ? (wire0[(3'h4):(1'h0)] ^~ {$signed(wire4)}) : wire0);
  assign wire6 = $signed(wire5);
  assign wire7 = (wire0 ?
                     ($signed(wire2) - $unsigned((wire6 ?
                         wire2 : wire6))) : $signed((~^(wire5 >> wire6))));
  assign wire8 = (8'h9e);
endmodule