
Cadence Innovus(TM) Implementation System.
Copyright 2016 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v16.26-s040_1, built Wed Mar 14 00:26:06 PDT 2018
Options:	-execute setLimitedAccessFeature legacy_fects 1 -execute win -init /cad/cadence/digital_ic_design/innovus/etc/innovus/enc.tcl 
Date:		Sat Oct 16 19:36:37 2021
Host:		raman1 (x86_64 w/Linux 4.9.0-4-amd64) (1core*120cpus*AMD EPYC 7452 32-Core Processor 512KB)
OS:		Unsupported OS as /etc does not have release info

License:
		invs	Innovus Implementation System	16.2	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Sourcing startup file /cad/cadence/digital_ic_design/innovus/etc/innovus/enc.tcl
<CMD> setLayerPreference rve_0 -color green -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
<CMD> setLayerPreference rve_1 -color darkblue -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
<CMD> setLayerPreference rve_2 -color slateblue -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
<CMD> setLayerPreference rve_3 -color turquoise -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
<CMD> setLayerPreference rve_4 -color lightgray -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
<CMD> setLayerPreference rve_5 -color wheat -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
<CMD> setLayerPreference rve_6 -color goldenrod -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
<CMD> setLayerPreference rve_7 -color yellow -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
<CMD> setLayerPreference rve_8 -color sandybrown -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
<CMD> setLayerPreference rve_9 -color coral -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
<CMD> setLayerPreference rve_10 -color red -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
<CMD> setLayerPreference rve_11 -color tomato -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
<CMD> setLayerPreference rve_12 -color firebrick -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
<CMD> setLayerPreference rve_13 -color purple -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
<CMD> setLayerPreference rve_14 -color violet -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
<CMD> setLayerPreference rve_15 -color tan -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
<CMD> ::getVersion

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
Executing cmd 'win' ...
<CMD> win
Sourcing file "/cad/cadence/digital_ic_design/innovus/etc/innovus/enc.tcl" ...
<CMD> set init_gnd_net VSS
<CMD> set init_lef_file ../../LEF_file/trial_gcd.lef
<CMD> set init_design_settop 0
<CMD> set init_verilog ../synthesis/typical/counter_netlist.v
<CMD> set init_mmmc_file Default.view
<CMD> set init_pwr_net VDD
<CMD> init_design
#- Begin Load MMMC data ... (date=10/16 19:37:36, mem=504.6M)
#- End Load MMMC data ... (date=10/16 19:37:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=56.8M, current mem=504.6M)
Default_rc_corner

Loading LEF file ../../LEF_file/trial_gcd.lef ...
**WARN: (IMPLF-108):	There is no overlap layer defined in any LEF file
so you are unable to create rectilinear partition in a hierarchical flow.
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTR' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Sat Oct 16 19:37:36 2021
viaInitial ends at Sat Oct 16 19:37:36 2021
Loading view definition file from Default.view
Reading max_timing_library timing library '/afs/iitd.ac.in/user/e/ee/eey217523/counter_physical/timing_lib/uk65lscllmvbbr_090c125_wc_ccs.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'AD42M2RA' is not defined in the library. (File /afs/iitd.ac.in/user/e/ee/eey217523/counter_physical/timing_lib/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ICO' of cell 'AD42M2RA' is not defined in the library. (File /afs/iitd.ac.in/user/e/ee/eey217523/counter_physical/timing_lib/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-1365):	The ccsn_last_stage output_voltage_rise vector group for total_output_net_capacitance (0.017974) and input_net_transition (0.001702)  has a duplicate definition (line '292888') on pin 'S' and cell 'AD42M2RA'. The duplicate definition will be ignored. (File /afs/iitd.ac.in/user/e/ee/eey217523/counter_physical/timing_lib/uk65lscllmvbbr_090c125_wc_ccs.lib, Line 292879)
**WARN: (TECHLIB-1365):	The ccsn_last_stage output_voltage_rise vector group for total_output_net_capacitance (0.017974) and input_net_transition (0.008867)  has a duplicate definition (line '292906') on pin 'S' and cell 'AD42M2RA'. The duplicate definition will be ignored. (File /afs/iitd.ac.in/user/e/ee/eey217523/counter_physical/timing_lib/uk65lscllmvbbr_090c125_wc_ccs.lib, Line 292897)
**WARN: (TECHLIB-1365):	The ccsn_last_stage output_voltage_rise vector group for total_output_net_capacitance (0.181120) and input_net_transition (0.001702)  has a duplicate definition (line '292924') on pin 'S' and cell 'AD42M2RA'. The duplicate definition will be ignored. (File /afs/iitd.ac.in/user/e/ee/eey217523/counter_physical/timing_lib/uk65lscllmvbbr_090c125_wc_ccs.lib, Line 292915)
**WARN: (TECHLIB-1365):	The ccsn_last_stage output_voltage_rise vector group for total_output_net_capacitance (0.181120) and input_net_transition (0.008867)  has a duplicate definition (line '292942') on pin 'S' and cell 'AD42M2RA'. The duplicate definition will be ignored. (File /afs/iitd.ac.in/user/e/ee/eey217523/counter_physical/timing_lib/uk65lscllmvbbr_090c125_wc_ccs.lib, Line 292933)
**WARN: (TECHLIB-1365):	The ccsn_last_stage output_voltage_fall vector group for total_output_net_capacitance (0.017974) and input_net_transition (0.001702)  has a duplicate definition (line '292813') on pin 'S' and cell 'AD42M2RA'. The duplicate definition will be ignored. (File /afs/iitd.ac.in/user/e/ee/eey217523/counter_physical/timing_lib/uk65lscllmvbbr_090c125_wc_ccs.lib, Line 292804)
**WARN: (TECHLIB-1365):	The ccsn_last_stage output_voltage_fall vector group for total_output_net_capacitance (0.017974) and input_net_transition (0.008867)  has a duplicate definition (line '292831') on pin 'S' and cell 'AD42M2RA'. The duplicate definition will be ignored. (File /afs/iitd.ac.in/user/e/ee/eey217523/counter_physical/timing_lib/uk65lscllmvbbr_090c125_wc_ccs.lib, Line 292822)
**WARN: (TECHLIB-1365):	The ccsn_last_stage output_voltage_fall vector group for total_output_net_capacitance (0.181120) and input_net_transition (0.001702)  has a duplicate definition (line '292849') on pin 'S' and cell 'AD42M2RA'. The duplicate definition will be ignored. (File /afs/iitd.ac.in/user/e/ee/eey217523/counter_physical/timing_lib/uk65lscllmvbbr_090c125_wc_ccs.lib, Line 292840)
**WARN: (TECHLIB-1365):	The ccsn_last_stage output_voltage_fall vector group for total_output_net_capacitance (0.181120) and input_net_transition (0.008867)  has a duplicate definition (line '292867') on pin 'S' and cell 'AD42M2RA'. The duplicate definition will be ignored. (File /afs/iitd.ac.in/user/e/ee/eey217523/counter_physical/timing_lib/uk65lscllmvbbr_090c125_wc_ccs.lib, Line 292858)
**WARN: (TECHLIB-1365):	The ccsn_last_stage output_voltage_rise vector group for total_output_net_capacitance (0.017974) and input_net_transition (0.001702)  has a duplicate definition (line '293463') on pin 'S' and cell 'AD42M2RA'. The duplicate definition will be ignored. (File /afs/iitd.ac.in/user/e/ee/eey217523/counter_physical/timing_lib/uk65lscllmvbbr_090c125_wc_ccs.lib, Line 293454)
**WARN: (TECHLIB-1365):	The ccsn_last_stage output_voltage_rise vector group for total_output_net_capacitance (0.017974) and input_net_transition (0.008867)  has a duplicate definition (line '293481') on pin 'S' and cell 'AD42M2RA'. The duplicate definition will be ignored. (File /afs/iitd.ac.in/user/e/ee/eey217523/counter_physical/timing_lib/uk65lscllmvbbr_090c125_wc_ccs.lib, Line 293472)
**WARN: (TECHLIB-1365):	The ccsn_last_stage output_voltage_rise vector group for total_output_net_capacitance (0.181120) and input_net_transition (0.001702)  has a duplicate definition (line '293499') on pin 'S' and cell 'AD42M2RA'. The duplicate definition will be ignored. (File /afs/iitd.ac.in/user/e/ee/eey217523/counter_physical/timing_lib/uk65lscllmvbbr_090c125_wc_ccs.lib, Line 293490)
**WARN: (TECHLIB-1365):	The ccsn_last_stage output_voltage_rise vector group for total_output_net_capacitance (0.181120) and input_net_transition (0.008867)  has a duplicate definition (line '293517') on pin 'S' and cell 'AD42M2RA'. The duplicate definition will be ignored. (File /afs/iitd.ac.in/user/e/ee/eey217523/counter_physical/timing_lib/uk65lscllmvbbr_090c125_wc_ccs.lib, Line 293508)
**WARN: (TECHLIB-1365):	The ccsn_last_stage output_voltage_fall vector group for total_output_net_capacitance (0.017974) and input_net_transition (0.001702)  has a duplicate definition (line '293388') on pin 'S' and cell 'AD42M2RA'. The duplicate definition will be ignored. (File /afs/iitd.ac.in/user/e/ee/eey217523/counter_physical/timing_lib/uk65lscllmvbbr_090c125_wc_ccs.lib, Line 293379)
**WARN: (TECHLIB-1365):	The ccsn_last_stage output_voltage_fall vector group for total_output_net_capacitance (0.017974) and input_net_transition (0.008867)  has a duplicate definition (line '293406') on pin 'S' and cell 'AD42M2RA'. The duplicate definition will be ignored. (File /afs/iitd.ac.in/user/e/ee/eey217523/counter_physical/timing_lib/uk65lscllmvbbr_090c125_wc_ccs.lib, Line 293397)
**WARN: (TECHLIB-1365):	The ccsn_last_stage output_voltage_fall vector group for total_output_net_capacitance (0.181120) and input_net_transition (0.001702)  has a duplicate definition (line '293424') on pin 'S' and cell 'AD42M2RA'. The duplicate definition will be ignored. (File /afs/iitd.ac.in/user/e/ee/eey217523/counter_physical/timing_lib/uk65lscllmvbbr_090c125_wc_ccs.lib, Line 293415)
**WARN: (TECHLIB-1365):	The ccsn_last_stage output_voltage_fall vector group for total_output_net_capacitance (0.181120) and input_net_transition (0.008867)  has a duplicate definition (line '293442') on pin 'S' and cell 'AD42M2RA'. The duplicate definition will be ignored. (File /afs/iitd.ac.in/user/e/ee/eey217523/counter_physical/timing_lib/uk65lscllmvbbr_090c125_wc_ccs.lib, Line 293433)
**WARN: (TECHLIB-1365):	The ccsn_last_stage output_voltage_rise vector group for total_output_net_capacitance (0.017974) and input_net_transition (0.001702)  has a duplicate definition (line '294038') on pin 'S' and cell 'AD42M2RA'. The duplicate definition will be ignored. (File /afs/iitd.ac.in/user/e/ee/eey217523/counter_physical/timing_lib/uk65lscllmvbbr_090c125_wc_ccs.lib, Line 294029)
**WARN: (TECHLIB-1365):	The ccsn_last_stage output_voltage_rise vector group for total_output_net_capacitance (0.017974) and input_net_transition (0.008867)  has a duplicate definition (line '294056') on pin 'S' and cell 'AD42M2RA'. The duplicate definition will be ignored. (File /afs/iitd.ac.in/user/e/ee/eey217523/counter_physical/timing_lib/uk65lscllmvbbr_090c125_wc_ccs.lib, Line 294047)
**WARN: (TECHLIB-1365):	The ccsn_last_stage output_voltage_rise vector group for total_output_net_capacitance (0.181120) and input_net_transition (0.001702)  has a duplicate definition (line '294074') on pin 'S' and cell 'AD42M2RA'. The duplicate definition will be ignored. (File /afs/iitd.ac.in/user/e/ee/eey217523/counter_physical/timing_lib/uk65lscllmvbbr_090c125_wc_ccs.lib, Line 294065)
**WARN: (TECHLIB-1365):	The ccsn_last_stage output_voltage_rise vector group for total_output_net_capacitance (0.181120) and input_net_transition (0.008867)  has a duplicate definition (line '294092') on pin 'S' and cell 'AD42M2RA'. The duplicate definition will be ignored. (File /afs/iitd.ac.in/user/e/ee/eey217523/counter_physical/timing_lib/uk65lscllmvbbr_090c125_wc_ccs.lib, Line 294083)
Message <TECHLIB-1365> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'AD42M2RA' is not defined in the library. (File /afs/iitd.ac.in/user/e/ee/eey217523/counter_physical/timing_lib/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'AD42M4RA' is not defined in the library. (File /afs/iitd.ac.in/user/e/ee/eey217523/counter_physical/timing_lib/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ICO' of cell 'AD42M4RA' is not defined in the library. (File /afs/iitd.ac.in/user/e/ee/eey217523/counter_physical/timing_lib/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'AD42M4RA' is not defined in the library. (File /afs/iitd.ac.in/user/e/ee/eey217523/counter_physical/timing_lib/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0' of cell 'ADCSCM2R' is not defined in the library. (File /afs/iitd.ac.in/user/e/ee/eey217523/counter_physical/timing_lib/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1' of cell 'ADCSCM2R' is not defined in the library. (File /afs/iitd.ac.in/user/e/ee/eey217523/counter_physical/timing_lib/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0' of cell 'ADCSCM4R' is not defined in the library. (File /afs/iitd.ac.in/user/e/ee/eey217523/counter_physical/timing_lib/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1' of cell 'ADCSCM4R' is not defined in the library. (File /afs/iitd.ac.in/user/e/ee/eey217523/counter_physical/timing_lib/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0B' of cell 'ADCSIOM2R' is not defined in the library. (File /afs/iitd.ac.in/user/e/ee/eey217523/counter_physical/timing_lib/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1B' of cell 'ADCSIOM2R' is not defined in the library. (File /afs/iitd.ac.in/user/e/ee/eey217523/counter_physical/timing_lib/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0B' of cell 'ADCSIOM4R' is not defined in the library. (File /afs/iitd.ac.in/user/e/ee/eey217523/counter_physical/timing_lib/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1B' of cell 'ADCSIOM4R' is not defined in the library. (File /afs/iitd.ac.in/user/e/ee/eey217523/counter_physical/timing_lib/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0B' of cell 'ADCSOM2R' is not defined in the library. (File /afs/iitd.ac.in/user/e/ee/eey217523/counter_physical/timing_lib/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1B' of cell 'ADCSOM2R' is not defined in the library. (File /afs/iitd.ac.in/user/e/ee/eey217523/counter_physical/timing_lib/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0B' of cell 'ADCSOM4R' is not defined in the library. (File /afs/iitd.ac.in/user/e/ee/eey217523/counter_physical/timing_lib/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1B' of cell 'ADCSOM4R' is not defined in the library. (File /afs/iitd.ac.in/user/e/ee/eey217523/counter_physical/timing_lib/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADFCGCM2RA' is not defined in the library. (File /afs/iitd.ac.in/user/e/ee/eey217523/counter_physical/timing_lib/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADFCGCM4RA' is not defined in the library. (File /afs/iitd.ac.in/user/e/ee/eey217523/counter_physical/timing_lib/uk65lscllmvbbr_090c125_wc_ccs.lib)
Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
**WARN: (TECHLIB-302):	No function defined for cell 'FILEP8R'. The cell will only be used for analysis. (File /afs/iitd.ac.in/user/e/ee/eey217523/counter_physical/timing_lib/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILEP64R'. The cell will only be used for analysis. (File /afs/iitd.ac.in/user/e/ee/eey217523/counter_physical/timing_lib/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILEP32R'. The cell will only be used for analysis. (File /afs/iitd.ac.in/user/e/ee/eey217523/counter_physical/timing_lib/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILEP16R'. The cell will only be used for analysis. (File /afs/iitd.ac.in/user/e/ee/eey217523/counter_physical/timing_lib/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILE8R'. The cell will only be used for analysis. (File /afs/iitd.ac.in/user/e/ee/eey217523/counter_physical/timing_lib/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILE6R'. The cell will only be used for analysis. (File /afs/iitd.ac.in/user/e/ee/eey217523/counter_physical/timing_lib/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILE64R'. The cell will only be used for analysis. (File /afs/iitd.ac.in/user/e/ee/eey217523/counter_physical/timing_lib/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILE4R'. The cell will only be used for analysis. (File /afs/iitd.ac.in/user/e/ee/eey217523/counter_physical/timing_lib/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILE3R'. The cell will only be used for analysis. (File /afs/iitd.ac.in/user/e/ee/eey217523/counter_physical/timing_lib/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILE32R'. The cell will only be used for analysis. (File /afs/iitd.ac.in/user/e/ee/eey217523/counter_physical/timing_lib/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILE16R'. The cell will only be used for analysis. (File /afs/iitd.ac.in/user/e/ee/eey217523/counter_physical/timing_lib/uk65lscllmvbbr_090c125_wc_ccs.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'ANTR'. The cell will only be used for analysis. (File /afs/iitd.ac.in/user/e/ee/eey217523/counter_physical/timing_lib/uk65lscllmvbbr_090c125_wc_ccs.lib)
Read 1077 cells in library 'uk65lscllmvbbr_090c125_wc' 
Reading min_timing_library timing library '/afs/iitd.ac.in/user/e/ee/eey217523/counter_physical/timing_lib/uk65lscllmvbbr_110c-40_bc_ccs.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'FILEP8R'. The cell will only be used for analysis. (File /afs/iitd.ac.in/user/e/ee/eey217523/counter_physical/timing_lib/uk65lscllmvbbr_110c-40_bc_ccs.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILEP64R'. The cell will only be used for analysis. (File /afs/iitd.ac.in/user/e/ee/eey217523/counter_physical/timing_lib/uk65lscllmvbbr_110c-40_bc_ccs.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILEP32R'. The cell will only be used for analysis. (File /afs/iitd.ac.in/user/e/ee/eey217523/counter_physical/timing_lib/uk65lscllmvbbr_110c-40_bc_ccs.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILEP16R'. The cell will only be used for analysis. (File /afs/iitd.ac.in/user/e/ee/eey217523/counter_physical/timing_lib/uk65lscllmvbbr_110c-40_bc_ccs.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILE8R'. The cell will only be used for analysis. (File /afs/iitd.ac.in/user/e/ee/eey217523/counter_physical/timing_lib/uk65lscllmvbbr_110c-40_bc_ccs.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILE6R'. The cell will only be used for analysis. (File /afs/iitd.ac.in/user/e/ee/eey217523/counter_physical/timing_lib/uk65lscllmvbbr_110c-40_bc_ccs.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILE64R'. The cell will only be used for analysis. (File /afs/iitd.ac.in/user/e/ee/eey217523/counter_physical/timing_lib/uk65lscllmvbbr_110c-40_bc_ccs.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILE4R'. The cell will only be used for analysis. (File /afs/iitd.ac.in/user/e/ee/eey217523/counter_physical/timing_lib/uk65lscllmvbbr_110c-40_bc_ccs.lib)
Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 1077 cells in library 'uk65lscllmvbbr_110c-40_bc' 
*** End library_loading (cpu=0.61min, real=0.60min, mem=433.8M, fe_cpu=0.85min, fe_real=1.58min, fe_mem=951.7M) ***
#- Begin Load netlist data ... (date=10/16 19:38:12, mem=951.7M)
*** Begin netlist parsing (mem=951.7M) ***
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4M8RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4M8RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4M4RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4M4RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4M2RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4M2RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4M1RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4M1RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M8RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M8RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M6RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M6RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M4RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M4RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M2RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M2RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M1RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M1RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M0RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M0RA' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 1077 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../synthesis/typical/counter_netlist.v'

*** Memory Usage v#1 (Current mem = 951.691M, initial mem = 176.438M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=951.7M) ***
#- End Load netlist data ... (date=10/16 19:38:12, total cpu=0:00:00.1, real=0:00:00.0, peak res=245.1M, current mem=951.7M)
Top level cell is counter.
Hooked 2154 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell counter ...
*** Netlist is unique.
** info: there are 2166 modules.
** info: there are 8 stdCell insts.

*** Memory Usage v#1 (Current mem = 1000.926M, initial mem = 176.438M) ***
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
*Info: initialize multi-corner CTS.
Reading timing constraints file '../synthesis/typical/counter.sdc' ...
Current (total cpu=0:00:53.2, real=0:01:37, peak res=447.8M, current mem=1118.5M)
counter
INFO (CTE): Constraints read successfully.
WARNING (CTE-25): Line: 9, 10 of File ../synthesis/typical/counter.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=465.2M, current mem=1136.7M)
Current (total cpu=0:00:53.4, real=0:01:37, peak res=465.2M, current mem=1136.7M)
Total number of combinational cells: 668
Total number of sequential cells: 394
Total number of tristate cells: 15
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFM10R BUFM12R BUFM14R BUFM16R BUFM18R BUFM22RA BUFM20R BUFM24R BUFM26RA BUFM2R BUFM3R BUFM32RA BUFM40RA BUFM48RA BUFM4R BUFM5R CKBUFM1R BUFM6R BUFM8R CKBUFM12R CKBUFM16R CKBUFM20R CKBUFM22RA CKBUFM24R CKBUFM26RA CKBUFM2R CKBUFM3R CKBUFM32R CKBUFM40R CKBUFM48R CKBUFM4R CKBUFM6R CKBUFM8R
Total number of usable buffers: 33
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CKINVM1R CKINVM12R CKINVM16R CKINVM20R CKINVM22RA CKINVM24R CKINVM26RA CKINVM2R CKINVM3R CKINVM32R CKINVM40R CKINVM48R CKINVM4R CKINVM6R CKINVM8R INVM1R INVM10R INVM12R INVM14R INVM16R INVM18R INVM20R INVM22RA INVM24R INVM26RA INVM2R INVM3R INVM32R INVM40R INVM48R INVM4R INVM6R INVM5R INVM8R
Total number of usable inverters: 34
List of unusable inverters: REGKM2R REGKM1R REGKM4R INVM0R
Total number of unusable inverters: 4
List of identified usable delay cells: DEL1M1R DEL1M4R DEL2M1R DEL2M4R DEL3M1R DEL3M4R DEL4M1R DEL4M4R
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
Importing multi-corner technology file(s) for preRoute extraction...
../../TechFile/qrcTechFile.tch
Completed (cpu: 0:00:05.0 real: 0:00:07.0)
Set Shrink Factor to 1.00000
Summary of Active RC-Corners : 
 
 Analysis View: worst_Case
    RC-Corner Name        : Default_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '../../TechFile/qrcTechFile.tch'
 
 Analysis View: best_case
    RC-Corner Name        : Default_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '../../TechFile/qrcTechFile.tch'
Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPLF-108            1  There is no overlap layer defined in any...
WARNING   IMPVL-159         2154  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   TECHLIB-302         20  No function defined for cell '%s'. The c...
WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
WARNING   TECHLIB-1365        20  The %s vector group for %s has a duplica...
*** Message Summary: 2216 warning(s), 0 error(s)

<CMD> setDrawView fplan
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -coreMarginsBy die -site CORE -r 1 0.699774 2.6 2.6 2.5 2.5
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site CORE -r 0.6 0.688889 2.4 2.4 2.4 2.4
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site CORE -r 1 0.683824 2.4 2.4 2.4 2.4
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer AL_RDL -stacked_via_bottom_layer ME1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top ME7 bottom ME7 left ME8 right ME8} -width {top 0.7 bottom 0.7 left 0.7 right 0.7} -spacing {top 0.4 bottom 0.4 left 0.4 right 0.4} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

**WARN: (IMPPP-193):	The currently specified top spacing 0.4000  might create min enclosed area violation. The required min enclosed area for layer ME7 is 0.8700. If violation happens, increase the spacing to around 0.9827. The recommended spacing is the square root of min enclosure area.
**WARN: (IMPPP-193):	The currently specified bottom spacing 0.4000  might create min enclosed area violation. The required min enclosed area for layer ME7 is 0.8700. If violation happens, increase the spacing to around 0.9827. The recommended spacing is the square root of min enclosure area.
**WARN: (IMPPP-193):	The currently specified left spacing 0.4000  might create min enclosed area violation. The required min enclosed area for layer ME8 is 0.8700. If violation happens, increase the spacing to around 0.9827. The recommended spacing is the square root of min enclosure area.
**WARN: (IMPPP-193):	The currently specified right spacing 0.4000  might create min enclosed area violation. The required min enclosed area for layer ME8 is 0.8700. If violation happens, increase the spacing to around 0.9827. The recommended spacing is the square root of min enclosure area.
**WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
**WARN: (IMPPP-4051):	Fail to add rings. Gaps among IO cells may exist. Execute command addIoFiller to fill gaps among cells before addRing.
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer AL_RDL -stacked_via_bottom_layer ME1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top ME7 bottom ME7 left ME8 right ME8} -width {top 0.7 bottom 0.7 left 0.7 right 0.7} -spacing {top 0.4 bottom 0.4 left 0.4 right 0.4} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

**WARN: (IMPPP-193):	The currently specified top spacing 0.4000  might create min enclosed area violation. The required min enclosed area for layer ME7 is 0.8700. If violation happens, increase the spacing to around 0.9827. The recommended spacing is the square root of min enclosure area.
**WARN: (IMPPP-193):	The currently specified bottom spacing 0.4000  might create min enclosed area violation. The required min enclosed area for layer ME7 is 0.8700. If violation happens, increase the spacing to around 0.9827. The recommended spacing is the square root of min enclosure area.
**WARN: (IMPPP-193):	The currently specified left spacing 0.4000  might create min enclosed area violation. The required min enclosed area for layer ME8 is 0.8700. If violation happens, increase the spacing to around 0.9827. The recommended spacing is the square root of min enclosure area.
**WARN: (IMPPP-193):	The currently specified right spacing 0.4000  might create min enclosed area violation. The required min enclosed area for layer ME8 is 0.8700. If violation happens, increase the spacing to around 0.9827. The recommended spacing is the square root of min enclosure area.
**WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
**WARN: (IMPPP-4051):	Fail to add rings. Gaps among IO cells may exist. Execute command addIoFiller to fill gaps among cells before addRing.
<CMD> addIoFiller

Usage: addIoFiller [-help] -cell {name list} [-fillAnyGap] [-fillerOrient <R0|R90|R180|R270|MX|MX90|MY|MY90>] [-from <coord>] [-prefix <string>]
                   [-side <top|bottom|left|right>] [-to <coord>] [-useSmallIoHeight] [-row <num> ] [-logic [ -deriveConnectivity ]]

**ERROR: (IMPTCM-32):	Wrong number of arguments specified for command "addIoFiller".

<CMD> addIoFiller --fillAnyGap

Usage: addIoFiller [-help] -cell {name list} [-fillAnyGap] [-fillerOrient <R0|R90|R180|R270|MX|MX90|MY|MY90>] [-from <coord>] [-prefix <string>]
                   [-side <top|bottom|left|right>] [-to <coord>] [-useSmallIoHeight] [-row <num> ] [-logic [ -deriveConnectivity ]]

**ERROR: (IMPTCM-48):	"--fillAnyGap" is not a legal option for command "addIoFiller". Either the current option or an option prior to it is not specified correctly.

<CMD> addIoFiller -fillAnyGap

Usage: addIoFiller [-help] -cell {name list} [-fillAnyGap] [-fillerOrient <R0|R90|R180|R270|MX|MX90|MY|MY90>] [-from <coord>] [-prefix <string>]
                   [-side <top|bottom|left|right>] [-to <coord>] [-useSmallIoHeight] [-row <num> ] [-logic [ -deriveConnectivity ]]

**ERROR: (IMPTCM-46):	Argument "-cell" is required for command "addIoFiller", either this option is not specified or an option prior to it is not specified correctly.

g196 g198 out_reg[0] g200 g201 g203 out_reg[1] out_reg[2]
<CMD> addIoFiller -fillAnyGap -cells [get_cells]

Usage: addIoFiller [-help] -cell {name list} [-fillAnyGap] [-fillerOrient <R0|R90|R180|R270|MX|MX90|MY|MY90>] [-from <coord>] [-prefix <string>]
                   [-side <top|bottom|left|right>] [-to <coord>] [-useSmallIoHeight] [-row <num> ] [-logic [ -deriveConnectivity ]]

**ERROR: (IMPTCM-48):	"-cells" is not a legal option for command "addIoFiller". Either the current option or an option prior to it is not specified correctly.

<CMD> addIoFiller -fillAnyGap -cell [get_cells]
**ERROR: (IMPFP-3352):	Cell 0xe not found.

Usage: addIoFiller [-help] -cell {name list} [-fillAnyGap] [-fillerOrient <R0|R90|R180|R270|MX|MX90|MY|MY90>] [-from <coord>] [-prefix <string>]
                   [-side <top|bottom|left|right>] [-to <coord>] [-useSmallIoHeight] [-row <num> ] [-logic [ -deriveConnectivity ]]

-help                             # Prints out the command usage
-cell {name list}                 # name list of IO filler cell (list, required)
-deriveConnectivity               # derive connectivity for io Filler (bool, optional)
-fillAnyGap                       # fill smaller gap by overlapping filler cell (bool, optional)
-fillerOrient <R0|R90|R180|R270|MX|MX90|MY|MY90>
                                  # orientation of new filler instances (string, optional)
-from <coord>                     # staring offset from edge for adding fillers (float, optional)
-logic                            # this option will omit physical only attribute of IO filler instances which newly added. (bool, optional)
-prefix <string>                  # prefix for new filler instances (string, optional)
-row <num>                        # row number in multiple io row design (int, optional, min=0, max=1)
-side <top|bottom|left|right>     # which side of io (string, optional)
-to <coord>                       # ending offset from edge for adding fillers (float, optional)
-useSmallIoHeight                 # match site before adding filler (bool, optional)



*** End loading floorplan (cpu = 0:00:00.0, mem = 1565.4M) ***
<CMD> setDrawView fplan
<CMD> fit
<CMD> selectWire 5.7000 1.1050 6.0000 13.4950 6 VSS
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddStripeMode -reset
<CMD> deselectAll
<CMD> saveFPlan counter.fp
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst *
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst *
<CMD> globalNetConnect VDD -type tiehi
<CMD> globalNetConnect VSS -type tielo
<CMD> globalNetConnect VDD -type tiehi -pin VDD -inst *
<CMD> globalNetConnect VSS -type tielo -pin VSS -inst *
<CMD> setSrouteMode -viaConnectToShape { noshape }
<CMD> sroute -connect { corePin } -layerChangeRange { ME1(1) AL_RDL(9) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { ME1(1) AL_RDL(9) } -nets { VDD VSS } -allowLayerChange 1 -targetViaLayerRange { ME1(1) AL_RDL(9) }
**WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
*** Begin SPECIAL ROUTE on Sat Oct 16 19:47:47 2021 ***
SPECIAL ROUTE ran on directory: /afs/iitd.ac.in/user/e/ee/eey217523/counter_physical/Counter/physical_design
SPECIAL ROUTE ran on machine: raman1 (Linux 4.9.0-4-amd64 x86_64 2.35Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectBlockPin set to false
srouteConnectConverterPin set to false
srouteConnectPadPin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 9
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 9
srouteTopTargetLayerLimit set to 9
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1980.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
**WARN: (IMPSR-4302):	Cap-table is found in the design, so the same information from the technology file will be ignored.
Read in 18 layers, 9 routing layers, 0 overlap layer
Read in 2165 macros, 10 used
Read in 8 components
  8 core components: 8 unplaced, 0 placed, 0 fixed
Read in 5 logical pins
Read in 5 nets
Read in 2 special nets, 2 routed
Read in 16 terminals
2 nets selected.

Begin power routing ...
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of Core ports routed: 8
  Number of Followpin connections: 4
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1986.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...
sroute created 12 wires.
ViaGen created 56 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   ME1  |       12       |       NA       |
|   VI1  |        8       |        0       |
|   VI2  |        8       |        0       |
|   VI3  |        8       |        0       |
|   VI4  |        8       |        0       |
|   VI5  |        8       |        0       |
|   VI6  |        8       |        0       |
|   VI7  |        8       |        0       |
+--------+----------------+----------------+
<CMD> timeDesign
**ERROR: (IMPOPT-624):	No option provided for timeDesign. Use either -reportOnly or -prePlace | -preCTS | -postCTS | -postRoute| -signoff

Usage: timeDesign [-help] [-drvReports] [-expandReg2Reg] [-expandedViews] [-hold] [-idealClock] [-numPaths <integer>] [-outDir <string>] [-pathreports]
                  [-prefix <string>] [-proto] [-reportOnly] [-slackReports] [-timingDebugReport] [-useTransitionFiles] [ -prePlace | -preCTS | -postCTS | -postRoute | -signOff ]

-help                # Prints out the command usage
-drvReports          # Generate DRV Report option  (bool, optional)
-expandReg2Reg       # Expand reg2reg PathGroup option  (bool, optional)
-expandedViews       # Expand View option  (bool, optional)
-hold                # Hold Timing Report option  (bool, optional)
-idealClock          # Ideal Clock option  (bool, optional)
-numPaths <integer>  # Number of Path option  (int, optional)
-outDir <string>     # Output Directory option  (string, optional)
-pathreports         # Generate Path Report option  (bool, optional)
-postCTS             # postCTS option  (bool, optional)
-postRoute           # postRoute option  (bool, optional)
-preCTS              # preCTS option  (bool, optional)
-prePlace            # prePlace option (bool, optional)
-prefix <string>     # File Name Prefix option  (string, optional)
-proto               # to support flexmodel  (bool, optional)
-reportOnly          # reportOnly option  (bool, optional)
-signOff             # signOff option  (bool, optional)
-slackReports        # Generate Slack Report option  (bool, optional)
-timingDebugReport   # Timing Debug Report option  (bool, optional)
-useTransitionFiles  # Use Transistion Files option  (bool, optional)


<CMD> report_timing
#################################################################################
# Design Stage: PreRoute
# Design Name: counter
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
AAE DB initialization (MEM=1295.26 CPU=0:00:00.1 REAL=0:00:00.0) 
Total number of fetched objects 12
End delay calculation. (MEM=1927.75 CPU=0:00:00.0 REAL=0:00:00.0)
Path 1: MET Late External Delay Assertion 
Endpoint:   out[2]       (v) checked with  leading edge of 'clk'
Beginpoint: out_reg[2]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: worst_Case
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                  10.000
= Required Time                 9.000
- Arrival Time                  0.358
= Slack Time                    8.642
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------+ 
     |  Instance  |     Arc     |  Cell  | Delay | Arrival | Required | 
     |            |             |        |       |  Time   |   Time   | 
     |------------+-------------+--------+-------+---------+----------| 
     | out_reg[2] | CK ^        |        |       |   0.000 |    8.642 | 
     | out_reg[2] | CK ^ -> Q v | DFM2RA | 0.358 |   0.358 |    9.000 | 
     |            | out[2] v    |        | 0.000 |   0.358 |    9.000 | 
     +----------------------------------------------------------------+ 

<CMD> place_opt_design
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**INFO: user set placement options
**INFO: user set opt options
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.0) ***
Deleted 0 physical inst  (cell - / prefix -).
No user setting net weight.
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=8 (0 fixed + 8 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=12 #term=37 #term/net=3.08, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=5
stdCell: 8 single + 0 double + 0 multi
Total standard cell length = 0.0186 (mm), area = 0.0000 (mm^2)
Estimated cell power/ground rail width = 0.338 um
Average module density = 0.660.
Density for the design = 0.660.
       = stdcell_area 93 sites (33 um^2) / alloc_area 141 sites (51 um^2).
Pin Density = 0.2624.
            = total # of pins 37 / total area 141.
=== lastAutoLevel = 3 
=== macro end level: 6 ===
Total number of fetched objects 12
End delay calculation. (MEM=1946.83 CPU=0:00:00.0 REAL=0:00:00.0)
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
              Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1880.5M
Iteration  2: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
              Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1880.5M
Total number of fetched objects 12
End delay calculation. (MEM=2035.57 CPU=0:00:00.0 REAL=0:00:00.0)
Iteration  3: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
              Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
              cpu = 0:00:02.5 real = 0:00:02.0 mem = 1982.9M
Iteration  4: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
              Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1982.9M
Iteration  5: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
              Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1982.9M
Iteration  6: Total net bbox = 9.910e+01 (5.91e+01 4.00e+01)
              Est.  stn bbox = 1.043e+02 (6.21e+01 4.22e+01)
              cpu = 0:00:02.6 real = 0:00:03.0 mem = 1982.9M
Finished Global Placement (cpu=0:00:02.6, real=0:00:03.0, mem=1982.9M)
Info: 0 clock gating cells identified, 0 (on average) moved
counter
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:02:07 mem=1509.6M) ***
Total net bbox length = 9.910e+01 (5.910e+01 4.000e+01) (ext = 7.750e+01)
Move report: Detail placement moves 8 insts, mean move: 2.06 um, max move: 4.00 um
	Max move on inst (out_reg[0]): (7.40, 6.40) --> (5.20, 4.60)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1509.6MB
Summary Report:
Instances move: 8 (out of 8 movable)
Instances flipped: 0
Mean displacement: 2.06 um
Max displacement: 4.00 um (Instance: out_reg[0]) (7.4, 6.4) -> (5.2, 4.6)
	Length: 19 sites, height: 1 rows, site name: CORE, cell type: DFQM2RA
Total net bbox length = 1.171e+02 (6.510e+01 5.200e+01) (ext = 6.710e+01)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1509.6MB
*** Finished refinePlace (0:02:07 mem=1509.6M) ***
*** Finished Initial Placement (cpu=0:00:04.6, real=0:00:06.0, mem=1509.6M) ***
Starting congestion repair ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] Layer9 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=168 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=12  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 12 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=800  L6=800  L7=1600  L8=1600  L9=12000
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 12 net(s) in layer range [2, 9]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.220000e+01um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Layer1(ME1)(F) length: 0.000000e+00um, number of vias: 32
[NR-eGR] Layer2(ME2)(V) length: 2.040000e+01um, number of vias: 35
[NR-eGR] Layer3(ME3)(H) length: 2.900000e+01um, number of vias: 3
[NR-eGR] Layer4(ME4)(V) length: 3.600000e+00um, number of vias: 0
[NR-eGR] Layer5(ME5)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer6(ME6)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer7(ME7)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer8(ME8)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer9(AL_RDL)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 5.300000e+01um, number of vias: 70
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
**placeDesign ... cpu = 0: 0: 5, real = 0: 0: 6, mem = 1510.6M **
**WARN: (IMPOPT-576):	5 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	rst : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1532.6M, totSessionCpu=0:02:09 **
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1532.6M)
Extraction called for design 'counter' of instances=8 and nets=14 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design counter.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1526.602M)
#################################################################################
# Design Stage: PreRoute
# Design Name: counter
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
AAE DB initialization (MEM=1585.43 CPU=0:00:00.1 REAL=0:00:00.0) 
Total number of fetched objects 12
End delay calculation. (MEM=2149.61 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:03.6 real=0:00:03.0 totSessionCpu=0:02:13 mem=2149.6M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 worst_Case 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  8.637  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|    7    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.957%
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 2094.4M, totSessionCpu=0:02:13 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 2094.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2094.4M) ***
The useful skew maximum allowed delay is: 0.3
Info: 1 clock net  excluded from IPO operation.
*info: There are 23 candidate Buffer cells
*info: There are 20 candidate Inverter cells

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+----------+---------+---------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|   End Point   |
+--------+--------+----------+------------+--------+----------+---------+---------------+
|   0.000|   0.000|    65.96%|   0:00:00.0| 2330.3M|worst_Case|       NA| NA            |
+--------+--------+----------+------------+--------+----------+---------+---------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2330.3M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2330.3M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
End: GigaOpt Global Optimization

Active setup views:
 worst_Case
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0404
real setup target slack: 0.0404
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 2176.8 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] Layer9 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=168 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=12  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 12 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=800  L6=800  L7=1600  L8=1600  L9=12000
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 12 net(s) in layer range [2, 9]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.220000e+01um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] End Peak syMemory usage = 2176.8 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.01 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** Starting refinePlace (0:02:23 mem=2176.8M) ***
incr SKP is on..., with optDC mode
Move report: Timing Driven Placement moves 8 insts, mean move: 2.05 um, max move: 4.00 um
	Max move on inst (out_reg[0]): (5.20, 4.60) --> (7.40, 6.40)
	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 2177.8MB
Move report: Detail placement moves 8 insts, mean move: 2.05 um, max move: 4.00 um
	Max move on inst (out_reg[0]): (7.40, 6.40) --> (5.20, 4.60)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2177.8MB
Summary Report:
Instances move: 0 (out of 8 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 2177.8MB
*** Finished refinePlace (0:02:24 mem=2177.8M) ***
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] Layer9 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=168 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=12  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 12 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=800  L6=800  L7=1600  L8=1600  L9=12000
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 12 net(s) in layer range [2, 9]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.220000e+01um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Layer1(ME1)(F) length: 0.000000e+00um, number of vias: 32
[NR-eGR] Layer2(ME2)(V) length: 2.040000e+01um, number of vias: 35
[NR-eGR] Layer3(ME3)(H) length: 2.900000e+01um, number of vias: 3
[NR-eGR] Layer4(ME4)(V) length: 3.600000e+00um, number of vias: 0
[NR-eGR] Layer5(ME5)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer6(ME6)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer7(ME7)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer8(ME8)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer9(AL_RDL)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 5.300000e+01um, number of vias: 70
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2128.6M)
Extraction called for design 'counter' of instances=8 and nets=14 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design counter.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2128.559M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:15, real = 0:00:16, mem = 2128.6M, totSessionCpu=0:02:24 **
#################################################################################
# Design Stage: PreRoute
# Design Name: counter
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Total number of fetched objects 12
End delay calculation. (MEM=2235.98 CPU=0:00:00.0 REAL=0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 65.96
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    65.96%|        -|   0.000|   0.000|   0:00:00.0| 2332.3M|
|    65.96%|        0|   0.000|   0.000|   0:00:00.0| 2332.3M|
|    65.96%|        0|   0.000|   0.000|   0:00:00.0| 2332.3M|
|    65.96%|        0|   0.000|   0.000|   0:00:00.0| 2332.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 65.96
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:01.5) (real = 0:00:01.0) **
*** Starting refinePlace (0:02:26 mem=2332.3M) ***
Total net bbox length = 1.171e+02 (6.510e+01 5.200e+01) (ext = 6.710e+01)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2332.3MB
Summary Report:
Instances move: 0 (out of 8 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.171e+02 (6.510e+01 5.200e+01) (ext = 6.710e+01)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2332.3MB
*** Finished refinePlace (0:02:26 mem=2332.3M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2332.3M) ***

*** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=2332.3M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:02, real=0:00:01, mem=2182.76M, totSessionCpu=0:02:26).
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] Layer9 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=168 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=12  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 12 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=800  L6=800  L7=1600  L8=1600  L9=12000
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 12 net(s) in layer range [2, 9]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.220000e+01um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Layer1(ME1)(F) length: 0.000000e+00um, number of vias: 32
[NR-eGR] Layer2(ME2)(V) length: 2.040000e+01um, number of vias: 35
[NR-eGR] Layer3(ME3)(H) length: 2.900000e+01um, number of vias: 3
[NR-eGR] Layer4(ME4)(V) length: 3.600000e+00um, number of vias: 0
[NR-eGR] Layer5(ME5)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer6(ME6)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer7(ME7)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer8(ME8)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer9(AL_RDL)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 5.300000e+01um, number of vias: 70
[NR-eGR] End Peak syMemory usage = 2135.6 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.04 seconds
Extraction called for design 'counter' of instances=8 and nets=14 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design counter.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2135.582M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: counter
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Total number of fetched objects 12
End delay calculation. (MEM=2250.03 CPU=0:00:00.0 REAL=0:00:00.0)
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran                  |      max-cap                   |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |    wViol   |  nets   |  terms  |    wViol   |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0.00   |     0   |      0  |     0.00   |     0   |     0   |     0   |     0   | 8.64 |          0|          0|          0|  65.96  |            |           |
|     0   |     0   |     0.00   |     0   |      0  |     0.00   |     0   |     0   |     0   |     0   | 8.64 |          0|          0|          0|  65.96  |   0:00:00.0|    2326.3M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2326.3M) ***

End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2307.3M)
Compute RC Scale Done ...
doiPBLastSyncSlave
Extraction called for design 'counter' of instances=8 and nets=14 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design counter.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:01.0  MEM: 2157.574M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
#################################################################################
# Design Stage: PreRoute
# Design Name: counter
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Total number of fetched objects 12
End delay calculation. (MEM=2241.5 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:02:27 mem=2241.5M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:18, real = 0:00:19, mem = 2186.3M, totSessionCpu=0:02:27 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 worst_Case 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  8.637  |  9.150  |  8.637  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|    7    |    3    |    6    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.957%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:18, real = 0:00:19, mem = 2184.3M, totSessionCpu=0:02:27 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
*** Free Virtual Timing Model ...(mem=2184.3M)
**place_opt_design ... cpu = 0:00:26, real = 0:00:27, mem = 2114.4M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          4  The process node is not set. Use the com...
WARNING   IMPSP-9025           2  No scan chain specified/traced.          
WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
WARNING   IMPOPT-665           5  %s : Net has unplaced terms or is connec...
*** Message Summary: 14 warning(s), 0 error(s)

<CMD> place_opt_design > placeOpt.log
*** Starting GigaPlace ***
**INFO: user set placement options
**INFO: user set opt options
setOptMode -activeHoldViews { best_case } -activeSetupViews { worst_Case } -autoSetupViews { worst_Case} -drcMargin 0 -effort high -fixDrc true -optimizeFF true -setupTargetSlack 0
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.1) ***
Deleted 0 physical inst  (cell - / prefix -).
No user setting net weight.
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=8 (0 fixed + 8 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=12 #term=37 #term/net=3.08, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=5
stdCell: 8 single + 0 double + 0 multi
Total standard cell length = 0.0186 (mm), area = 0.0000 (mm^2)
Average module density = 0.660.
Density for the design = 0.660.
       = stdcell_area 93 sites (33 um^2) / alloc_area 141 sites (51 um^2).
Pin Density = 0.2624.
            = total # of pins 37 / total area 141.
=== lastAutoLevel = 3 
=== macro end level: 6 ===
Total number of fetched objects 12
End delay calculation. (MEM=2171.67 CPU=0:00:00.0 REAL=0:00:00.0)
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
              Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2114.4M
Iteration  2: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
              Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2114.4M
Total number of fetched objects 12
End delay calculation. (MEM=2179.67 CPU=0:00:00.0 REAL=0:00:00.0)
Iteration  3: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
              Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
              cpu = 0:00:02.6 real = 0:00:02.0 mem = 2122.4M
Iteration  4: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
              Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2122.4M
Iteration  5: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
              Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2122.4M
Iteration  6: Total net bbox = 9.910e+01 (5.91e+01 4.00e+01)
              Est.  stn bbox = 1.043e+02 (6.21e+01 4.22e+01)
              cpu = 0:00:02.6 real = 0:00:02.0 mem = 2122.4M
Finished Global Placement (cpu=0:00:02.6, real=0:00:02.0, mem=2122.4M)
Info: 0 clock gating cells identified, 0 (on average) moved
counter
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:02:34 mem=1645.1M) ***
Total net bbox length = 9.910e+01 (5.910e+01 4.000e+01) (ext = 7.750e+01)
Move report: Detail placement moves 8 insts, mean move: 2.06 um, max move: 4.00 um
	Max move on inst (out_reg[0]): (7.40, 6.40) --> (5.20, 4.60)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1645.1MB
Summary Report:
Instances move: 8 (out of 8 movable)
Instances flipped: 0
Mean displacement: 2.06 um
Max displacement: 4.00 um (Instance: out_reg[0]) (7.4, 6.4) -> (5.2, 4.6)
	Length: 19 sites, height: 1 rows, site name: CORE, cell type: DFQM2RA
Total net bbox length = 1.171e+02 (6.510e+01 5.200e+01) (ext = 6.710e+01)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1645.1MB
*** Finished refinePlace (0:02:34 mem=1645.1M) ***
*** Finished Initial Placement (cpu=0:00:04.6, real=0:00:05.0, mem=1645.1M) ***
Starting congestion repair ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] Layer9 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=168 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=12  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 12 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=800  L6=800  L7=1600  L8=1600  L9=12000
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 12 net(s) in layer range [2, 9]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.220000e+01um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Layer1(ME1)(F) length: 0.000000e+00um, number of vias: 32
[NR-eGR] Layer2(ME2)(V) length: 2.040000e+01um, number of vias: 35
[NR-eGR] Layer3(ME3)(H) length: 2.900000e+01um, number of vias: 3
[NR-eGR] Layer4(ME4)(V) length: 3.600000e+00um, number of vias: 0
[NR-eGR] Layer5(ME5)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer6(ME6)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer7(ME7)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer8(ME8)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer9(AL_RDL)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 5.300000e+01um, number of vias: 70
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
**placeDesign ... cpu = 0: 0: 5, real = 0: 0: 6, mem = 1645.1M **
**WARN: (IMPOPT-576):	5 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	rst : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1667.1M, totSessionCpu=0:02:36 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1667.1M)
Extraction called for design 'counter' of instances=8 and nets=14 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design counter.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1661.121M)
#################################################################################
# Design Stage: PreRoute
# Design Name: counter
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
AAE DB initialization (MEM=1719.95 CPU=0:00:00.1 REAL=0:00:00.0) 
Total number of fetched objects 12
End delay calculation. (MEM=2284.12 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:03.7 real=0:00:03.0 totSessionCpu=0:02:40 mem=2284.1M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 worst_Case 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  8.637  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|    7    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.957%
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:03, mem = 2228.9M, totSessionCpu=0:02:40 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 2228.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2228.9M) ***
The useful skew maximum allowed delay is: 0.3
Info: 1 clock net  excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+----------+---------+---------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|   End Point   |
+--------+--------+----------+------------+--------+----------+---------+---------------+
|   0.000|   0.000|    65.96%|   0:00:00.0| 2456.3M|worst_Case|       NA| NA            |
+--------+--------+----------+------------+--------+----------+---------+---------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2456.3M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2456.3M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
End: GigaOpt Global Optimization

Active setup views:
 worst_Case
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0404
real setup target slack: 0.0404
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 2302.7 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] Layer9 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=168 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=12  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 12 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=800  L6=800  L7=1600  L8=1600  L9=12000
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 12 net(s) in layer range [2, 9]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.220000e+01um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] End Peak syMemory usage = 2302.7 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.00 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** Starting refinePlace (0:02:50 mem=2302.7M) ***
incr SKP is on..., with optDC mode
Move report: Timing Driven Placement moves 8 insts, mean move: 2.05 um, max move: 4.00 um
	Max move on inst (out_reg[0]): (5.20, 4.60) --> (7.40, 6.40)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2302.7MB
Move report: Detail placement moves 8 insts, mean move: 2.05 um, max move: 4.00 um
	Max move on inst (out_reg[0]): (7.40, 6.40) --> (5.20, 4.60)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2302.7MB
Summary Report:
Instances move: 0 (out of 8 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2302.7MB
*** Finished refinePlace (0:02:51 mem=2302.7M) ***
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] Layer9 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=168 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=12  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 12 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=800  L6=800  L7=1600  L8=1600  L9=12000
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 12 net(s) in layer range [2, 9]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.220000e+01um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Layer1(ME1)(F) length: 0.000000e+00um, number of vias: 32
[NR-eGR] Layer2(ME2)(V) length: 2.040000e+01um, number of vias: 35
[NR-eGR] Layer3(ME3)(H) length: 2.900000e+01um, number of vias: 3
[NR-eGR] Layer4(ME4)(V) length: 3.600000e+00um, number of vias: 0
[NR-eGR] Layer5(ME5)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer6(ME6)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer7(ME7)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer8(ME8)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer9(AL_RDL)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 5.300000e+01um, number of vias: 70
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2253.0M)
Extraction called for design 'counter' of instances=8 and nets=14 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design counter.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2253.016M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:15, real = 0:00:14, mem = 2253.0M, totSessionCpu=0:02:51 **
#################################################################################
# Design Stage: PreRoute
# Design Name: counter
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Total number of fetched objects 12
End delay calculation. (MEM=2358.43 CPU=0:00:00.0 REAL=0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 65.96
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    65.96%|        -|   0.000|   0.000|   0:00:00.0| 2454.8M|
|    65.96%|        0|   0.000|   0.000|   0:00:00.0| 2454.8M|
|    65.96%|        0|   0.000|   0.000|   0:00:00.0| 2454.8M|
|    65.96%|        0|   0.000|   0.000|   0:00:00.0| 2454.8M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 65.96
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:01.4) (real = 0:00:01.0) **
*** Starting refinePlace (0:02:53 mem=2454.8M) ***
Total net bbox length = 1.171e+02 (6.510e+01 5.200e+01) (ext = 6.710e+01)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2454.8MB
Summary Report:
Instances move: 0 (out of 8 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.171e+02 (6.510e+01 5.200e+01) (ext = 6.710e+01)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2454.8MB
*** Finished refinePlace (0:02:53 mem=2454.8M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2454.8M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2454.8M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:02, real=0:00:01, mem=2305.21M, totSessionCpu=0:02:53).
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] Layer9 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=168 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=12  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 12 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=800  L6=800  L7=1600  L8=1600  L9=12000
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 12 net(s) in layer range [2, 9]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.220000e+01um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Layer1(ME1)(F) length: 0.000000e+00um, number of vias: 32
[NR-eGR] Layer2(ME2)(V) length: 2.040000e+01um, number of vias: 35
[NR-eGR] Layer3(ME3)(H) length: 2.900000e+01um, number of vias: 3
[NR-eGR] Layer4(ME4)(V) length: 3.600000e+00um, number of vias: 0
[NR-eGR] Layer5(ME5)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer6(ME6)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer7(ME7)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer8(ME8)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer9(AL_RDL)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 5.300000e+01um, number of vias: 70
[NR-eGR] End Peak syMemory usage = 2261.0 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.02 seconds
Extraction called for design 'counter' of instances=8 and nets=14 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design counter.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2261.047M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: counter
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Total number of fetched objects 12
End delay calculation. (MEM=2375.49 CPU=0:00:00.0 REAL=0:00:00.0)
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran                  |      max-cap                   |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |    wViol   |  nets   |  terms  |    wViol   |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0.00   |     0   |      0  |     0.00   |     0   |     0   |     0   |     0   | 8.64 |          0|          0|          0|  65.96  |            |           |
|     0   |     0   |     0.00   |     0   |      0  |     0.00   |     0   |     0   |     0   |     0   | 8.64 |          0|          0|          0|  65.96  |   0:00:00.0|    2451.8M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2451.8M) ***

End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2432.7M)
Compute RC Scale Done ...
doiPBLastSyncSlave
Extraction called for design 'counter' of instances=8 and nets=14 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design counter.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2283.039M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
#################################################################################
# Design Stage: PreRoute
# Design Name: counter
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Total number of fetched objects 12
End delay calculation. (MEM=2364.45 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:02:54 mem=2364.4M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:18, real = 0:00:17, mem = 2309.2M, totSessionCpu=0:02:54 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 worst_Case 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  8.637  |  9.150  |  8.637  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|    7    |    3    |    6    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.957%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:18, real = 0:00:17, mem = 2307.2M, totSessionCpu=0:02:54 **
*** Finished optDesign ***
*** Free Virtual Timing Model ...(mem=2307.2M)
**place_opt_design ... cpu = 0:00:25, real = 0:00:26, mem = 2240.2M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3493          1  The design extraction status has been re...
WARNING   IMPEXT-3530          4  The process node is not set. Use the com...
WARNING   IMPSP-9025           2  No scan chain specified/traced.          
WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
WARNING   IMPOPT-665           5  %s : Net has unplaced terms or is connec...
*** Message Summary: 13 warning(s), 0 error(s)

<CMD> report_timing -summary > report_timing_placeOpt.rpt
**WARN: (TCLCMD-566):	Option '-summary' for command 'report_timing' is obsolete and has been replaced by '-path_type end'. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use '-path_type end'.
<CMD> report_timing -summar
**WARN: (TCLCMD-566):	Option '-summary' for command 'report_timing' is obsolete and has been replaced by '-path_type end'. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use '-path_type end'.
     +-------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |  Path |      Pin | Cause                             | Slack | Arrival | Required |                 Phase |            Other Phase |       View | 
     |   No. |          |                                   |       |         |          |                       |                        |            | 
     |-------+----------+-----------------------------------+-------+---------+----------+-----------------------+------------------------+------------| 
     |     1 | out[2] v | MET Late External Delay Assertion | 8.637 |   0.363 |    9.000 | clk(D)(P)(worst_Case) | clk(C)(P)(worst_Case)* | worst_Case | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------+ 

<CMD> timeDesign -preCTS
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2240.2M)
Total number of fetched objects 12
End delay calculation. (MEM=2297.39 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 worst_Case 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  8.637  |  9.150  |  8.637  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|    7    |    3    |    6    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.957%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.3 sec
Total Real time: 1.0 sec
Total Memory Usage: 2235.125 Mbytes
<CMD> timeDesign -preCTS -hold
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2217.0M)
Extraction called for design 'counter' of instances=8 and nets=14 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design counter.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2216.977M)
#################################################################################
# Design Stage: PreRoute
# Design Name: counter
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for min_timing_library libraries using the default operating condition of each library.
Total number of fetched objects 12
End delay calculation. (MEM=2292.36 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:02:58 mem=2292.4M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 best_case 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.099  |  0.099  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|    3    |    3    |    0    |
+--------------------+---------+---------+---------+

Density: 65.957%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.35 sec
Total Real time: 1.0 sec
Total Memory Usage: 2214.976562 Mbytes
<CMD> timeDesign -preCTS > timeDesign_preCTS.rpt
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2219.0M)
#################################################################################
# Design Stage: PreRoute
# Design Name: counter
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for max_timing_library libraries using the default operating condition of each library.
Total number of fetched objects 12
End delay calculation. (MEM=2292.36 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:03:00 mem=2292.4M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 worst_Case 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  8.637  |  9.150  |  8.637  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|    7    |    3    |    6    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.957%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.28 sec
Total Real time: 1.0 sec
Total Memory Usage: 2235.125 Mbytes
<CMD> timeDesign -preCTS -hold > timeDesign_hold_preCTS.rpt
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2217.0M)
Extraction called for design 'counter' of instances=8 and nets=14 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design counter.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2216.977M)
#################################################################################
# Design Stage: PreRoute
# Design Name: counter
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for min_timing_library libraries using the default operating condition of each library.
Total number of fetched objects 12
End delay calculation. (MEM=2292.36 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:03:02 mem=2292.4M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 best_case 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.099  |  0.099  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|    3    |    3    |    0    |
+--------------------+---------+---------+---------+

Density: 65.957%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.28 sec
Total Real time: 0.0 sec
Total Memory Usage: 2214.976562 Mbytes
<CMD> report_power

Power Net Detected:
    Voltage	    Name
    0.00V	    VSS
    0.90V	    VDD
#################################################################################
# Design Stage: PreRoute
# Design Name: counter
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
*** Calculating scaling factor for max_timing_library libraries using the default operating condition of each library.
Total number of fetched objects 12
End delay calculation. (MEM=2292.36 CPU=0:00:00.0 REAL=0:00:00.0)

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1209.11MB/1209.11MB)

Begin Processing Timing Window Data for Power Calculation

clk(100MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1209.11MB/1209.11MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1209.11MB/1209.11MB)

Begin Processing Signal Activity


Starting Levelizing
2021-Oct-16 19:52:14 (2021-Oct-16 14:22:14 GMT)
2021-Oct-16 19:52:14 (2021-Oct-16 14:22:14 GMT): 13%
2021-Oct-16 19:52:14 (2021-Oct-16 14:22:14 GMT): 25%
2021-Oct-16 19:52:14 (2021-Oct-16 14:22:14 GMT): 38%
2021-Oct-16 19:52:14 (2021-Oct-16 14:22:14 GMT): 50%
2021-Oct-16 19:52:14 (2021-Oct-16 14:22:14 GMT): 63%
2021-Oct-16 19:52:14 (2021-Oct-16 14:22:14 GMT): 75%
2021-Oct-16 19:52:14 (2021-Oct-16 14:22:14 GMT): 88%

Finished Levelizing
2021-Oct-16 19:52:14 (2021-Oct-16 14:22:14 GMT)

Starting Activity Propagation
2021-Oct-16 19:52:14 (2021-Oct-16 14:22:14 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2021-Oct-16 19:52:14 (2021-Oct-16 14:22:14 GMT): 10%
2021-Oct-16 19:52:14 (2021-Oct-16 14:22:14 GMT): 20%

Finished Activity Propagation
2021-Oct-16 19:52:14 (2021-Oct-16 14:22:14 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1209.34MB/1209.34MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2021-Oct-16 19:52:14 (2021-Oct-16 14:22:14 GMT)
 ... Calculating switching power
2021-Oct-16 19:52:14 (2021-Oct-16 14:22:14 GMT): 10%
2021-Oct-16 19:52:14 (2021-Oct-16 14:22:14 GMT): 20%
2021-Oct-16 19:52:14 (2021-Oct-16 14:22:14 GMT): 30%
2021-Oct-16 19:52:14 (2021-Oct-16 14:22:14 GMT): 40%
2021-Oct-16 19:52:14 (2021-Oct-16 14:22:14 GMT): 50%
2021-Oct-16 19:52:14 (2021-Oct-16 14:22:14 GMT): 60%
 ... Calculating internal and leakage power
2021-Oct-16 19:52:14 (2021-Oct-16 14:22:14 GMT): 70%
2021-Oct-16 19:52:14 (2021-Oct-16 14:22:14 GMT): 80%
2021-Oct-16 19:52:14 (2021-Oct-16 14:22:14 GMT): 90%

Finished Calculating power
2021-Oct-16 19:52:14 (2021-Oct-16 14:22:14 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1209.54MB/1209.54MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1209.54MB/1209.54MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=1209.54MB/1209.54MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 16.26-s040_1 (64bit) 03/14/2018 00:26 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2021-Oct-16 19:52:14 (2021-Oct-16 14:22:14 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: counter
*
*	Liberty Libraries used:
*	        worst_Case: ../../timing_lib/uk65lscllmvbbr_090c125_wc_ccs.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.00166863 	   90.1141%
Total Switching Power:       0.00017643 	    9.5279%
Total Leakage Power:         0.00000663 	    0.3581%
Total Power:                 0.00185168
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                      0.001549   0.0001049   5.003e-06    0.001659       89.61
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                  0.0001192   7.153e-05   1.628e-06   0.0001924       10.39
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                           0.001669   0.0001764    6.63e-06    0.001852         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9   0.001669   0.0001764    6.63e-06    0.001852         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:                out_reg[1] (DFZRM2RA): 	 0.0005683
* 		Highest Leakage Power:                out_reg[2] (DFM2RA): 	 1.868e-06
* 		Total Cap: 	2.0317e-14 F
* 		Total instances in design:     8
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1209.54MB/1209.54MB)

<CMD> report_power > report_power > report_power_preCTS.rpt

Usage: report_power [-help] [-cap] [-cell <string>] [-cell_type <string>] [-clock_domain <string>] [-clock_gating_efficiency] [-clock_network <string>]
                    [-cluster_gating_efficiency] [-comb_seq_power] [-count_seq_elements_in_clock_network] [-format <string>] [-hierarchy <string>] [-instances <string>]
                    [-leakage] [-net] [-no_wrap] [-nworst <string>] [-o <string>] [-outfile <string>] [-output <string>] [-pg_net <string>] [-pg_pin]
                    [-power_domain <string>] [-rail_analysis_format <string>] [-register_gating_efficiency] [-report_prefix <string>] [-sort <string>]
                    [-thermal_conductivity_inputs <string>] [-thermal_leakage_temp <string>] [-thermal_power_map_file <string>] [-thermal_power_map_format <string>]
                    [-thermal_power_map_tile <string>] [-threshold <string>] [-threshold_voltage_group <string>] [-toggle_rate] [-view <string>]

**ERROR: (IMPTCM-48):	">" is not a legal option for command "report_power". Either the current option or an option prior to it is not specified correctly.

<CMD> report_area
<CMD> report_area > report_area_preCTS.rpt
<CMD> setDrawView place
<CMD> saveDesign placeOptDesign
#- Begin Save netlist data ... (date=10/16 19:53:23, mem=2292.4M)
Writing Binary DB to placeOptDesign.dat/counter.v.bin ...
#- End Save netlist data ... (date=10/16 19:53:23, total cpu=0:00:00.1, real=0:00:00.0, peak res=645.8M, current mem=2814.4M)
#- Begin Save AAE data ... (date=10/16 19:53:23, mem=2814.4M)
Saving AAE Data ...
#- End Save AAE data ... (date=10/16 19:53:24, total cpu=0:00:00.1, real=0:00:00.0, peak res=645.9M, current mem=2814.4M)
#- Begin Save clock tree data ... (date=10/16 19:53:24, mem=2814.4M)
#- End Save clock tree data ... (date=10/16 19:53:24, total cpu=0:00:00.1, real=0:00:00.0, peak res=646.0M, current mem=2814.4M)
Saving preference file placeOptDesign.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
#- Begin Save floorplan data ... (date=10/16 19:53:24, mem=2814.4M)
Saving floorplan file ...
#- End Save floorplan data ... (date=10/16 19:53:24, total cpu=0:00:00.1, real=0:00:00.0, peak res=646.5M, current mem=2814.4M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
#- Begin Save placement data ... (date=10/16 19:53:24, mem=2814.4M)
** Saving stdCellPlacement_binary (version# 1) ...
#- End Save placement data ... (date=10/16 19:53:24, total cpu=0:00:00.1, real=0:00:00.0, peak res=646.5M, current mem=2814.4M)
#- Begin Save routing data ... (date=10/16 19:53:24, mem=2814.4M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2814.4M) ***
#- End Save routing data ... (date=10/16 19:53:25, total cpu=0:00:00.1, real=0:00:00.0, peak res=647.5M, current mem=2814.4M)
Saving property file placeOptDesign.dat/counter.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2814.4M) ***
#- Begin Save power constraints data ... (date=10/16 19:53:25, mem=2814.4M)
#- End Save power constraints data ... (date=10/16 19:53:25, total cpu=0:00:00.1, real=0:00:00.0, peak res=647.5M, current mem=2814.4M)
Saving preRoute extracted patterns in file 'placeOptDesign.dat/counter.techData.gz' ...
No integration constraint in the design.
Default_rc_corner
Default_rc_corner
Default_rc_corner
Generated self-contained design placeOptDesign.dat
*** Message Summary: 0 warning(s), 0 error(s)

invalid command name "create_clock_tree_spec"
invalid command name "create_ccopt_tree_spec"
<CMD> create_ccopt_clock_tree_spec > create_ccopt_clock_tree_spec.log
Creating clock tree spec for modes (timing configs): counter_constraints
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk...
  clock_tree clk contains 3 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
Checking clock tree convergence...
Checking clock tree convergence done.
<CMD> ccopt_design > ccopt_design.log
Runtime...
(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Preferred extra space for top nets is 0
Preferred extra space for trunk nets is 1
Preferred extra space for leaf nets is 1
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=2277.9M, init mem=2277.9M)
*info: Placed = 8             
*info: Unplaced = 0           
Placement Density:65.96%(33/51)
Placement Density (including fixed std cells):65.96%(33/51)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=2277.9M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration...
Non-default CCOpt properties:
preferred_extra_space is set for at least one key
route_type is set for at least one key
target_max_trans_sdc is set for at least one key
Using cell based legalization.
Route type trimming info:
  No route type modifications were made.
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties for clock tree clk:
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
Library Trimming...
  Rebuilding timing graph...
  Rebuilding timing graph done.
  Library trimming buffers in power domain auto-default and half-corner max_delay_corner:setup.late removed 1 of 15 cells
  Library trimming inverters in power domain auto-default and half-corner max_delay_corner:setup.late removed 1 of 15 cells
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     {CKBUFM48R CKBUFM40R CKBUFM32R CKBUFM26RA CKBUFM24R CKBUFM22RA CKBUFM20R CKBUFM16R CKBUFM12R CKBUFM8R CKBUFM6R CKBUFM4R CKBUFM2R CKBUFM1R}
    Inverters:   {CKINVM48R CKINVM40R CKINVM32R CKINVM26RA CKINVM24R CKINVM22RA CKINVM20R CKINVM16R CKINVM12R CKINVM8R CKINVM6R CKINVM4R CKINVM2R CKINVM1R}
    Clock gates: LAGCEPM20R LAGCEPM16R LAGCEPM12R LAGCEPM8R LAGCEPM6R LAGCEPM4R LAGCEPM3R LAGCEPM2R 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 271.560um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: ME4/ME3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: ME4/ME3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: ME4/ME3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  For timing_corner max_delay_corner:setup, late:
    Slew time target (leaf):    0.100ns
    Slew time target (trunk):   0.100ns
    Slew time target (top):     0.100ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.108ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 388.718um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBUFM48R, fastest_considered_half_corner=max_delay_corner:setup.late, optimalDrivingDistance=388.718um, saturatedSlew=0.079ns, speed=2739.380um per ns, cellArea=35.193um^2 per 1000um}
    Inverter  : {lib_cell:CKINVM48R, fastest_considered_half_corner=max_delay_corner:setup.late, optimalDrivingDistance=355.325um, saturatedSlew=0.079ns, speed=4237.627um per ns, cellArea=29.382um^2 per 1000um}
    Clock gate: {lib_cell:LAGCEPM20R, fastest_considered_half_corner=max_delay_corner:setup.late, optimalDrivingDistance=180.552um, saturatedSlew=0.078ns, speed=393.017um per ns, cellArea=83.743um^2 per 1000um}
  To disable library trimming, set_ccopt_property library_trimming false.
Library Trimming done.

Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/counter_constraints:
  Sources:                     pin clk
  Total number of sinks:       3
  Delay constrained sinks:     3
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner max_delay_corner:setup.late:
  Skew target:                 0.108ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew group is skew_group clk/counter_constraints with 3 clock sinks.

Via Selection for Estimated Routes (rule default):

------------------------------------------------------------
Layer    Via Cell    Res.     Cap.     RC       Top of Stack
Range                (Ohm)    (fF)     (fs)     Only
------------------------------------------------------------
M1-M2    V12_VV      0.600    0.021    0.012    false
M2-M3    VIA23       0.600    0.016    0.010    false
M3-M4    VIA34       0.600    0.016    0.010    false
M4-M5    V45_HH      0.150    0.033    0.005    false
M5-M6    VIA56       0.150    0.021    0.003    false
M6-M7    VIA67       0.050    0.050    0.003    false
M7-M8    VIA78       0.068    0.020    0.001    false
M8-M9    VIA_TMV     0.005    0.656    0.003    false
------------------------------------------------------------

No ideal nets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:01.5 real=0:00:01.5)
Innovus will update I/O latencies
All good
Check Prerequisites done. (took cpu=0:00:01.5 real=0:00:01.5)
CCOpt::Phase::Initialization done. (took cpu=0:00:01.5 real=0:00:01.5)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] Layer9 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=168 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=12  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 12 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=800  L6=800  L7=1600  L8=1600  L9=12000
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 12 net(s) in layer range [2, 9]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.220000e+01um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Layer1(ME1)(F) length: 0.000000e+00um, number of vias: 32
[NR-eGR] Layer2(ME2)(V) length: 2.040000e+01um, number of vias: 35
[NR-eGR] Layer3(ME3)(H) length: 2.900000e+01um, number of vias: 3
[NR-eGR] Layer4(ME4)(V) length: 3.600000e+00um, number of vias: 0
[NR-eGR] Layer5(ME5)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer6(ME6)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer7(ME7)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer8(ME8)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer9(AL_RDL)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 5.300000e+01um, number of vias: 70
[NR-eGR] End Peak syMemory usage = 2246.9 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.01 seconds
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.0 real=0:00:00.0)
Using cell based legalization.
Validating CTS configuration...
Non-default CCOpt properties:
cts_merge_clock_gates is set for at least one key
cts_merge_clock_logic is set for at least one key
preferred_extra_space is set for at least one key
route_type is set for at least one key
target_max_trans_sdc is set for at least one key
Route type trimming info:
  No route type modifications were made.
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties for clock tree clk:
  cts_merge_clock_gates: true (default: false)
  cts_merge_clock_logic: true (default: false)
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
Library Trimming...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
  Rebuilding timing graph...
  Rebuilding timing graph done.
  Library trimming buffers in power domain auto-default and half-corner max_delay_corner:setup.late removed 1 of 15 cells
  Library trimming inverters in power domain auto-default and half-corner max_delay_corner:setup.late removed 1 of 15 cells
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     {CKBUFM48R CKBUFM40R CKBUFM32R CKBUFM26RA CKBUFM24R CKBUFM22RA CKBUFM20R CKBUFM16R CKBUFM12R CKBUFM8R CKBUFM6R CKBUFM4R CKBUFM2R CKBUFM1R}
    Inverters:   {CKINVM48R CKINVM40R CKINVM32R CKINVM26RA CKINVM24R CKINVM22RA CKINVM20R CKINVM16R CKINVM12R CKINVM8R CKINVM6R CKINVM4R CKINVM2R CKINVM1R}
    Clock gates: LAGCEPM20R LAGCEPM16R LAGCEPM12R LAGCEPM8R LAGCEPM6R LAGCEPM4R LAGCEPM3R LAGCEPM2R 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 271.560um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: ME4/ME3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: ME4/ME3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: ME4/ME3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  For timing_corner max_delay_corner:setup, late:
    Slew time target (leaf):    0.100ns
    Slew time target (trunk):   0.100ns
    Slew time target (top):     0.100ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.108ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 388.718um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBUFM48R, fastest_considered_half_corner=max_delay_corner:setup.late, optimalDrivingDistance=388.718um, saturatedSlew=0.079ns, speed=2739.380um per ns, cellArea=35.193um^2 per 1000um}
    Inverter  : {lib_cell:CKINVM48R, fastest_considered_half_corner=max_delay_corner:setup.late, optimalDrivingDistance=355.325um, saturatedSlew=0.079ns, speed=4237.627um per ns, cellArea=29.382um^2 per 1000um}
    Clock gate: {lib_cell:LAGCEPM20R, fastest_considered_half_corner=max_delay_corner:setup.late, optimalDrivingDistance=180.552um, saturatedSlew=0.078ns, speed=393.017um per ns, cellArea=83.743um^2 per 1000um}
  To disable library trimming, set_ccopt_property library_trimming false.
Library Trimming done.

Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/counter_constraints:
  Sources:                     pin clk
  Total number of sinks:       3
  Delay constrained sinks:     3
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner max_delay_corner:setup.late:
  Skew target:                 0.108ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew group is skew_group clk/counter_constraints with 3 clock sinks.

Via Selection for Estimated Routes (rule default):

------------------------------------------------------------
Layer    Via Cell    Res.     Cap.     RC       Top of Stack
Range                (Ohm)    (fF)     (fs)     Only
------------------------------------------------------------
M1-M2    V12_VV      0.600    0.021    0.012    false
M2-M3    VIA23       0.600    0.016    0.010    false
M3-M4    VIA34       0.600    0.016    0.010    false
M4-M5    V45_HH      0.150    0.033    0.005    false
M5-M6    VIA56       0.150    0.021    0.003    false
M6-M7    VIA67       0.050    0.050    0.003    false
M7-M8    VIA78       0.068    0.020    0.001    false
M8-M9    VIA_TMV     0.005    0.656    0.003    false
------------------------------------------------------------

No ideal nets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:01.4 real=0:00:01.4)
Adding exclusion drivers (these will be instances of the smallest area library cells).
No exclusion drivers are needed.
Adding driver cell for primary IO roots...
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.

Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Synthesizing clock trees...
  Preparing To Balance...
  Merging duplicate siblings in DAG...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Summary of the merge of duplicate siblings
    
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::Clustering...
  Stage::DRV Fixing...
  Clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Clustering clock_tree clk...
      Creating channel graph for ccopt_3_9...
      Creating channel graph for ccopt_3_9 done.
      Creating channel graph for ccopt_3_4_available_3_9...
      Creating channel graph for ccopt_3_4_available_3_9 done.
      Rebuilding timing graph...
      Rebuilding timing graph done.
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    Legalizing clock trees...
      Resynthesising clock tree into netlist...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
      Resynthesising clock tree into netlist done.
      Leaving CCOpt scope - RefinePlacement...
*** Starting refinePlace (0:03:21 mem=2312.1M) ***
Total net bbox length = 1.171e+02 (6.510e+01 5.200e+01) (ext = 6.710e+01)
Density distribution unevenness ratio = 0.000%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2312.1MB
Summary Report:
Instances move: 0 (out of 8 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.171e+02 (6.510e+01 5.200e+01) (ext = 6.710e+01)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2312.1MB
*** Finished refinePlace (0:03:21 mem=2312.1M) ***
      Leaving CCOpt scope - RefinePlacement done. (took cpu=0:00:00.1 real=0:00:00.1)
      Disconnecting clock tree from netlist...
      Disconnecting clock tree from netlist done.
      Rebuilding timing graph...
      Rebuilding timing graph done.
      
      Clock tree legalization - Histogram:
      ====================================
      
      --------------------------------
      Movement (um)    Number of cells
      --------------------------------
        (empty table)
      --------------------------------
      
      
      Clock tree legalization - There are no Movements:
      =================================================
      
      ---------------------------------------------
      Movement (um)    Desired     Achieved    Node
                       location    location    
      ---------------------------------------------
        (empty table)
      ---------------------------------------------
      
    Legalizing clock trees done.
    Clock DAG stats after 'Clustering':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.001pF, total=0.001pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
    Primary reporting skew group after 'Clustering':
      skew_group clk/counter_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Clustering':
      skew_group clk/counter_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Clustering done. (took cpu=0:00:00.1 real=0:00:00.1)
  
  Post-Clustering Statistics Report
  =================================
  
  Fanout Statistics:
  
  ----------------------------------------------------------------------------
  Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
                       Fanout    Fanout    Fanout    Fanout       Distribution
  ----------------------------------------------------------------------------
  Trunk         1      1.000       1         1         0.000      {1 <= 2}
  Leaf          1      3.000       3         3         0.000      {1 <= 4}
  ----------------------------------------------------------------------------
  
  Clustering Failure Statistics:
  
  --------------------------------
  Net Type    Clusters    Clusters
              Tried       Failed
  --------------------------------
    (empty table)
  --------------------------------
  
  
  Resynthesising clock tree into netlist...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree...
    Routing unrouted datapath nets connected to clock instances...
      Routed 0 unrouted datapath nets connected to clock instances
    Routing unrouted datapath nets connected to clock instances done.
    Leaving CCOpt scope...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'counter' of instances=8 and nets=14 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design counter.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2242.867M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist...
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph...
  Rebuilding timing graph done.
  Clock DAG stats After congestion update:
    cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.001pF, total=0.001pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
  Clock DAG net violations After congestion update: none
  Clock DAG primary half-corner transition distribution After congestion update:
    Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
  Primary reporting skew group After congestion update:
    skew_group clk/counter_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Skew group summary After congestion update:
    skew_group clk/counter_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.001pF, total=0.001pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
    Primary reporting skew group after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/counter_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/counter_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.001pF, total=0.001pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
    Primary reporting skew group after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/counter_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/counter_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::DRV Fixing done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.001pF, total=0.001pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
    Primary reporting skew group after 'Removing unnecessary root buffering':
      skew_group clk/counter_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/counter_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.001pF, total=0.001pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
    Primary reporting skew group after 'Removing unconstrained drivers':
      skew_group clk/counter_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/counter_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.001pF, total=0.001pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
    Primary reporting skew group after 'Reducing insertion delay 1':
      skew_group clk/counter_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/counter_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Legalizer calls during this step: 14 succeeded with DRC/Color checks: 14 succeeded without DRC/Color checks: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.001pF, total=0.001pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
    Primary reporting skew group after 'Removing longest path buffering':
      skew_group clk/counter_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/counter_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 2...
    Path optimization required 0 stage delay updates 
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.001pF, total=0.001pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
    Primary reporting skew group after 'Reducing insertion delay 2':
      skew_group clk/counter_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/counter_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Reducing insertion delay 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::Clustering done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Reducing clock tree power 1...
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.001pF, total=0.001pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
    Primary reporting skew group after 'Reducing clock tree power 1':
      skew_group clk/counter_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/counter_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 2...
    Path optimization required 0 stage delay updates 
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.001pF, total=0.001pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
    Primary reporting skew group after 'Reducing clock tree power 2':
      skew_group clk/counter_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/counter_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Reducing Power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing fragments...
      Approximately balancing fragments bottom up...
        bottom up balancing: 
        bottom up balancing: .
        bottom up balancing: ..
        bottom up balancing: ...
        bottom up balancing: ... 20% 
        bottom up balancing: ... 20% .
        bottom up balancing: ... 20% ..
        bottom up balancing: ... 20% ...
        bottom up balancing: ... 20% ... 40% 
        bottom up balancing: ... 20% ... 40% .
        bottom up balancing: ... 20% ... 40% ..
        bottom up balancing: ... 20% ... 40% ...
        bottom up balancing: ... 20% ... 40% ... 60% 
        bottom up balancing: ... 20% ... 40% ... 60% .
        bottom up balancing: ... 20% ... 40% ... 60% ..
        bottom up balancing: ... 20% ... 40% ... 60% ...
        bottom up balancing: ... 20% ... 40% ... 60% ... 80% 
        bottom up balancing: ... 20% ... 40% ... 60% ... 80% .
        bottom up balancing: ... 20% ... 40% ... 60% ... 80% ..
        bottom up balancing: ... 20% ... 40% ... 60% ... 80% ...
        bottom up balancing: ... 20% ... 40% ... 60% ... 80% ... 100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.001pF, total=0.001pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
        Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
        Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.001pF, total=0.001pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.001pF, total=0.001pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.001pF, total=0.001pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
  Primary reporting skew group after Approximately balancing fragments:
    skew_group clk/counter_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Skew group summary after Approximately balancing fragments:
    skew_group clk/counter_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.001pF, total=0.001pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
    Primary reporting skew group after 'Improving fragments clock skew':
      skew_group clk/counter_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/counter_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing step...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.001pF, total=0.001pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
      Approximately balancing, wire and cell delays, iteration 1 done.
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.001pF, total=0.001pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
    Primary reporting skew group after 'Approximately balancing step':
      skew_group clk/counter_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Approximately balancing step':
      skew_group clk/counter_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree overload...
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.001pF, total=0.001pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
    Primary reporting skew group after 'Fixing clock tree overload':
      skew_group clk/counter_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/counter_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.001pF, total=0.001pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
    Primary reporting skew group after 'Approximately balancing paths':
      skew_group clk/counter_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/counter_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Resynthesising clock tree into netlist...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree...
    Routing unrouted datapath nets connected to clock instances...
      Routed 0 unrouted datapath nets connected to clock instances
    Routing unrouted datapath nets connected to clock instances done.
    Leaving CCOpt scope...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'counter' of instances=8 and nets=14 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design counter.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2246.891M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist...
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph...
  Rebuilding timing graph done.
  Clock DAG stats After congestion update:
    cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.001pF, total=0.001pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
  Clock DAG net violations After congestion update: none
  Clock DAG primary half-corner transition distribution After congestion update:
    Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
  Primary reporting skew group After congestion update:
    skew_group clk/counter_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Skew group summary After congestion update:
    skew_group clk/counter_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
  Stage::Polishing...
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.001pF, total=0.001pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
    Primary reporting skew group after 'Improving clock skew':
      skew_group clk/counter_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Improving clock skew':
      skew_group clk/counter_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 3...
    Initial gate capacitance is (rise=0.002pF fall=0.002pF).
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.001pF, total=0.001pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
    Primary reporting skew group after 'Reducing clock tree power 3':
      skew_group clk/counter_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/counter_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.001pF, total=0.001pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
    Primary reporting skew group after 'Improving insertion delay':
      skew_group clk/counter_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/counter_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Polishing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Total capacitance is (rise=0.003pF fall=0.003pF), of which (rise=0.001pF fall=0.001pF) is wire, and (rise=0.002pF fall=0.002pF) is gate.
  Legalizer releasing space for clock trees...
  Legalizer releasing space for clock trees done.
  Updating netlist...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Stage::Routing...
    Setting non-default rules before calling refine place.
    normal call to refinePlace
    Leaving CCOpt scope - ClockRefiner...

*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (0:03:21 mem=2312.1M) ***
Total net bbox length = 1.171e+02 (6.510e+01 5.200e+01) (ext = 6.710e+01)
Density distribution unevenness ratio = 0.000%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2312.1MB
Summary Report:
Instances move: 0 (out of 5 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.171e+02 (6.510e+01 5.200e+01) (ext = 6.710e+01)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2312.1MB
*** Finished refinePlace (0:03:21 mem=2312.1M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (0:03:21 mem=2312.1M) ***
Total net bbox length = 1.171e+02 (6.510e+01 5.200e+01) (ext = 6.710e+01)
Density distribution unevenness ratio = 0.000%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2312.1MB
Summary Report:
Instances move: 0 (out of 8 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.171e+02 (6.510e+01 5.200e+01) (ext = 6.710e+01)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2312.1MB
*** Finished refinePlace (0:03:21 mem=2312.1M) ***
*
* No clock instances moved during refinement.
*
* Finished with clock placement refinement.
*
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
    Rebuilding timing graph...
    Rebuilding timing graph done.
    Clock implementation routing...
      Leaving CCOpt scope - NanoRouter...
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1)
  Non-clock:    11 (unrouted=0, trialRouted=11, noStatus=0, routed=0, fixed=0)
(Not counting 2 nets with <2 term connections)
      Routing using NR in Eagl->NR Step...

CCOPT: Preparing to route 1 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 1 nets.
  Preferred NanoRoute mode settings: Current
setNanoRouteMode -grouteExpTdStdDelay 40.4
        Clock detailed routing...

globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Sat Oct 16 19:54:30 2021
#
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst of net rst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/out[2] of net out[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/out[1] of net out[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/out[0] of net out[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#NanoRoute Version 16.26-s040_1 NR180308-1140/16_26-UB
#Start routing data preparation.
#WARNING (NRDB-2077) The below via enclosure for LAYER ME1 is not specified for width 0.0900.
#WARNING (NRDB-2078) The above via enclosure for LAYER ME2 is not specified for width 0.1000.
#WARNING (NRDB-2077) The below via enclosure for LAYER ME1 is not specified for width 0.0900.
#WARNING (NRDB-2078) The above via enclosure for LAYER ME2 is not specified for width 0.1000.
#WARNING (NRDB-2077) The below via enclosure for LAYER ME2 is not specified for width 0.1000.
#WARNING (NRDB-2078) The above via enclosure for LAYER ME3 is not specified for width 0.1000.
#WARNING (NRDB-2077) The below via enclosure for LAYER ME2 is not specified for width 0.1000.
#WARNING (NRDB-2078) The above via enclosure for LAYER ME3 is not specified for width 0.1000.
#WARNING (NRDB-2077) The below via enclosure for LAYER ME3 is not specified for width 0.1000.
#WARNING (NRDB-2078) The above via enclosure for LAYER ME4 is not specified for width 0.1000.
#WARNING (NRDB-2077) The below via enclosure for LAYER ME3 is not specified for width 0.1000.
#WARNING (NRDB-2078) The above via enclosure for LAYER ME4 is not specified for width 0.1000.
#WARNING (NRDB-2077) The below via enclosure for LAYER ME4 is not specified for width 0.1000.
#WARNING (NRDB-2078) The above via enclosure for LAYER ME5 is not specified for width 0.2000.
#WARNING (NRDB-2077) The below via enclosure for LAYER ME4 is not specified for width 0.1000.
#WARNING (NRDB-2078) The above via enclosure for LAYER ME5 is not specified for width 0.2000.
#WARNING (NRDB-2077) The below via enclosure for LAYER ME5 is not specified for width 0.2000.
#WARNING (NRDB-2078) The above via enclosure for LAYER ME6 is not specified for width 0.2000.
#WARNING (NRDB-2077) The below via enclosure for LAYER ME5 is not specified for width 0.2000.
#WARNING (NRDB-2078) The above via enclosure for LAYER ME6 is not specified for width 0.2000.
#WARNING (NRDB-2077) The below via enclosure for LAYER ME6 is not specified for width 0.2000.
#WARNING (NRDB-2078) The above via enclosure for LAYER ME7 is not specified for width 0.4000.
#WARNING (NRDB-2077) The below via enclosure for LAYER ME6 is not specified for width 0.2000.
#WARNING (NRDB-2078) The above via enclosure for LAYER ME7 is not specified for width 0.4000.
#WARNING (NRDB-2077) The below via enclosure for LAYER ME7 is not specified for width 0.4000.
#WARNING (NRDB-2078) The above via enclosure for LAYER ME8 is not specified for width 0.4000.
#WARNING (NRDB-2077) The below via enclosure for LAYER ME7 is not specified for width 0.4000.
#WARNING (NRDB-2078) The above via enclosure for LAYER ME8 is not specified for width 0.4000.
#WARNING (NRDB-2077) The below via enclosure for LAYER ME8 is not specified for width 0.4000.
#WARNING (NRDB-2078) The above via enclosure for LAYER AL_RDL is not specified for width 2.7000.
#WARNING (NRDB-2077) The below via enclosure for LAYER ME8 is not specified for width 0.4000.
#WARNING (NRDB-2078) The above via enclosure for LAYER AL_RDL is not specified for width 2.7000.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 12 nets.
# ME1          H   Track-Pitch = 0.2000    Line-2-Via Pitch = 0.1850
# ME2          V   Track-Pitch = 0.2000    Line-2-Via Pitch = 0.2000
# ME3          H   Track-Pitch = 0.2000    Line-2-Via Pitch = 0.2000
# ME4          V   Track-Pitch = 0.2000    Line-2-Via Pitch = 0.2000
# ME5          H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# ME6          V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# ME7          H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
# ME8          V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
# AL_RDL       H   Track-Pitch = 6.0000    Line-2-Via Pitch = 5.4500
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer ME3's pitch = 0.2000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1243.50 (MB), peak = 1704.38 (MB)
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Sat Oct 16 19:54:30 2021
#
#Analyzing routing resource...
#Routing resource analysis is done on Sat Oct 16 19:54:30 2021
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H          72           0          30     6.67%
#  Metal 2        V          93           0          30     0.00%
#  Metal 3        H          72           0          30     0.00%
#  Metal 4        V          93           0          30     0.00%
#  Metal 5        H          36           0          30     0.00%
#  Metal 6        V          46           0          30     0.00%
#  Metal 7        H          13           5          30    26.67%
#  Metal 8        V          13           9          30    26.67%
#  Metal 9        H           2           0          30    60.00%
#  --------------------------------------------------------------
#  Total                    440       7.38%         270    13.33%
#
#  1 nets (7.14%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1243.82 (MB), peak = 1704.38 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1243.82 (MB), peak = 1704.38 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1243.82 (MB), peak = 1704.38 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of selected nets for routing = 1.
#Total number of unselected nets (but routable) for routing = 11 (skipped).
#Total number of nets in the design = 14.
#
#11 skipped nets do not have any wires.
#1 routable net has only global wires.
#1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  1               0  
#------------------------------------------------
#        Total                  1               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  1              11  
#------------------------------------------------
#        Total                  1              11  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#   Metal 9      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 12 um.
#Total half perimeter of net bounding box = 8 um.
#Total wire length on LAYER ME1 = 0 um.
#Total wire length on LAYER ME2 = 0 um.
#Total wire length on LAYER ME3 = 6 um.
#Total wire length on LAYER ME4 = 6 um.
#Total wire length on LAYER ME5 = 0 um.
#Total wire length on LAYER ME6 = 0 um.
#Total wire length on LAYER ME7 = 0 um.
#Total wire length on LAYER ME8 = 0 um.
#Total wire length on LAYER AL_RDL = 0 um.
#Total number of vias = 8
#Up-Via Summary (total 8):
#           
#-----------------------
#  Metal 1            3
#  Metal 2            3
#  Metal 3            2
#-----------------------
#                     8 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1244.71 (MB), peak = 1704.38 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1244.31 (MB), peak = 1704.38 (MB)
#Start Track Assignment.
#Done with 2 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 13 um.
#Total half perimeter of net bounding box = 8 um.
#Total wire length on LAYER ME1 = 1 um.
#Total wire length on LAYER ME2 = 0 um.
#Total wire length on LAYER ME3 = 7 um.
#Total wire length on LAYER ME4 = 5 um.
#Total wire length on LAYER ME5 = 0 um.
#Total wire length on LAYER ME6 = 0 um.
#Total wire length on LAYER ME7 = 0 um.
#Total wire length on LAYER ME8 = 0 um.
#Total wire length on LAYER AL_RDL = 0 um.
#Total number of vias = 8
#Up-Via Summary (total 8):
#           
#-----------------------
#  Metal 1            3
#  Metal 2            3
#  Metal 3            2
#-----------------------
#                     8 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1244.98 (MB), peak = 1704.38 (MB)
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.80 (MB)
#Total memory = 1244.98 (MB)
#Peak memory = 1704.38 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 100.0% required routing.
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1259.56 (MB), peak = 1704.38 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1262.65 (MB), peak = 1704.38 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 8 um.
#Total half perimeter of net bounding box = 8 um.
#Total wire length on LAYER ME1 = 0 um.
#Total wire length on LAYER ME2 = 0 um.
#Total wire length on LAYER ME3 = 4 um.
#Total wire length on LAYER ME4 = 4 um.
#Total wire length on LAYER ME5 = 0 um.
#Total wire length on LAYER ME6 = 0 um.
#Total wire length on LAYER ME7 = 0 um.
#Total wire length on LAYER ME8 = 0 um.
#Total wire length on LAYER AL_RDL = 0 um.
#Total number of vias = 9
#Up-Via Summary (total 9):
#           
#-----------------------
#  Metal 1            3
#  Metal 2            3
#  Metal 3            3
#-----------------------
#                     9 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.14 (MB)
#Total memory = 1251.11 (MB)
#Peak memory = 1704.38 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.14 (MB)
#Total memory = 1251.11 (MB)
#Peak memory = 1704.38 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 51.72 (MB)
#Total memory = 1261.98 (MB)
#Peak memory = 1704.38 (MB)
#Number of warnings = 38
#Total number of warnings = 38
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Oct 16 19:54:31 2021
#
        Clock detailed routing done.
Checking guided vs. routed lengths for 1 nets...

**ERROR: (IMPCCOPT-5054):	Net clk is not completely connected after routing.
        
        Guided max path lengths
        =======================
        
        ---------------------------------------
        From (um)    To (um)    Number of paths
        ---------------------------------------
          5.000       6.000            1
        ---------------------------------------
        
        Deviation of routing from guided max path lengths
        =================================================
        
        -------------------------------------
        From (%)    To (%)    Number of paths
        -------------------------------------
        below       0.000            1
         0.000      1.000            0
        -------------------------------------
        
Set FIXED routing status on 1 net(s)
      Routing using NR in Eagl->NR Step done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1)
  Non-clock:    11 (unrouted=11, trialRouted=0, noStatus=0, routed=0, fixed=0)
(Not counting 2 nets with <2 term connections)

CCOPT: Done with clock implementation routing.


CCOpt: Starting congestion repair using flow wrapper.
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] Layer9 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=168 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 1  numPreroutedWires = 10
[NR-eGR] Read numTotalNets=12  numIgnoredNets=1
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 0 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eGR] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=1600  L6=1600  L7=3200  L8=3200  L9=17200
[NR-eGR] Rule id 1. Nets 11 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=800  L6=800  L7=1600  L8=1600  L9=12000
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 11 net(s) in layer range [2, 9]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.500000e+01um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Layer1(ME1)(F) length: 0.000000e+00um, number of vias: 32
[NR-eGR] Layer2(ME2)(V) length: 2.020000e+01um, number of vias: 35
[NR-eGR] Layer3(ME3)(H) length: 2.900000e+01um, number of vias: 3
[NR-eGR] Layer4(ME4)(V) length: 3.800000e+00um, number of vias: 0
[NR-eGR] Layer5(ME5)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer6(ME6)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer7(ME7)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer8(ME8)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer9(AL_RDL)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 5.300000e+01um, number of vias: 70
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)

CCOpt: Done with congestion repair using flow wrapper.

Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1)
  Non-clock:    11 (unrouted=0, trialRouted=11, noStatus=0, routed=0, fixed=0)
(Not counting 2 nets with <2 term connections)
      Leaving CCOpt scope - NanoRouter done. (took cpu=0:00:01.4 real=0:00:01.2)
    Clock implementation routing done.
    Leaving CCOpt scope...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'counter' of instances=8 and nets=14 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design counter.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2330.602M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
    Rebuilding timing graph...
    Rebuilding timing graph done.
There was no routing performed, so no routing correlation information will be displayed.
    
    Routing Correlation Report
    ==========================
    
    No data available
    
    
    Clock DAG stats after routing clock trees:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.001pF, total=0.001pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
    Clock DAG net violations after routing clock trees: none
    Clock DAG primary half-corner transition distribution after routing clock trees:
      Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
    Primary reporting skew group after routing clock trees:
      skew_group clk/counter_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after routing clock trees:
      skew_group clk/counter_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Stage::Routing done. (took cpu=0:00:01.5 real=0:00:01.4)
    Stage::PostConditioning...
    Switching to inst based legalization.
    Legalizer reserving space for clock trees...
    Legalizer reserving space for clock trees done.
    PostConditioning...
      Update timing...
Ignoring AAE DB Resetting ...
        Updating timing graph...
          
          Leaving CCOpt scope...
#################################################################################
# Design Stage: PreRoute
# Design Name: counter
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Total number of fetched objects 12
End delay calculation. (MEM=2435.51 CPU=0:00:00.0 REAL=0:00:00.0)
          Leaving CCOpt scope done. (took cpu=0:00:00.1 real=0:00:00.1)
        Updating timing graph done.
        Updating latch analysis...
          Leaving CCOpt scope...
          Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
        Updating latch analysis done.
      Update timing done.
      Invalidating timing
      PostConditioning active optimizations:
       - DRV fixing with cell sizing and buffering
      
      Currently running CTS, using active skew data
      Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
      Upsizing to fix DRVs...
        Fixing clock tree DRVs with upsizing: 
        Fixing clock tree DRVs with upsizing: .
        Fixing clock tree DRVs with upsizing: ..
        Fixing clock tree DRVs with upsizing: ...
        Fixing clock tree DRVs with upsizing: ... 20% 
        Fixing clock tree DRVs with upsizing: ... 20% .
        Fixing clock tree DRVs with upsizing: ... 20% ..
        Fixing clock tree DRVs with upsizing: ... 20% ...
        Fixing clock tree DRVs with upsizing: ... 20% ... 40% 
        Fixing clock tree DRVs with upsizing: ... 20% ... 40% .
        Fixing clock tree DRVs with upsizing: ... 20% ... 40% ..
        Fixing clock tree DRVs with upsizing: ... 20% ... 40% ...
        Fixing clock tree DRVs with upsizing: ... 20% ... 40% ... 60% 
        Fixing clock tree DRVs with upsizing: ... 20% ... 40% ... 60% .
        Fixing clock tree DRVs with upsizing: ... 20% ... 40% ... 60% ..
        Fixing clock tree DRVs with upsizing: ... 20% ... 40% ... 60% ...
        Fixing clock tree DRVs with upsizing: ... 20% ... 40% ... 60% ... 80% 
        Fixing clock tree DRVs with upsizing: ... 20% ... 40% ... 60% ... 80% .
        Fixing clock tree DRVs with upsizing: ... 20% ... 40% ... 60% ... 80% ..
        Fixing clock tree DRVs with upsizing: ... 20% ... 40% ... 60% ... 80% ...
        Fixing clock tree DRVs with upsizing: ... 20% ... 40% ... 60% ... 80% ... 100% 
        CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, failed: 0, sized: 0
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        -------------------------------------------
        Net Type    Attempted    Sized    Not Sized
        -------------------------------------------
        top             0          0          0
        trunk           0          0          0
        leaf            0          0          0
        -------------------------------------------
        Total       -              0          0
        -------------------------------------------
        
        Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
        Max. move: 0.000um, Min. move: 1073741.823um, Avg. move: N/A
        
        Clock DAG stats PostConditioning after Upsizing to fix DRVs:
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.001pF, total=0.001pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
        Clock DAG net violations PostConditioning after Upsizing to fix DRVs: none
        Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
          Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
        Primary reporting skew group PostConditioning after Upsizing to fix DRVs:
          skew_group clk/counter_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
        Skew group summary PostConditioning after Upsizing to fix DRVs:
          skew_group clk/counter_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
        Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
      Upsizing to fix DRVs done.
      Recomputing CTS skew targets...
        Resolving skew group constraints...
          Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
        Resolving skew group constraints done.
      Recomputing CTS skew targets done.
      Fixing DRVs...
      Fixing clock tree DRVs: 
      Fixing clock tree DRVs: .
      Fixing clock tree DRVs: ..
      Fixing clock tree DRVs: ...
      Fixing clock tree DRVs: ... 20% 
      Fixing clock tree DRVs: ... 20% .
      Fixing clock tree DRVs: ... 20% ..
      Fixing clock tree DRVs: ... 20% ...
      Fixing clock tree DRVs: ... 20% ... 40% 
      Fixing clock tree DRVs: ... 20% ... 40% .
      Fixing clock tree DRVs: ... 20% ... 40% ..
      Fixing clock tree DRVs: ... 20% ... 40% ...
      Fixing clock tree DRVs: ... 20% ... 40% ... 60% 
      Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
      Fixing clock tree DRVs: ... 20% ... 40% ... 60% ..
      Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...
      Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
      Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
      Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
      Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
      Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
      CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, failed: 0, sized: 0
      
      PRO Statistics: Fix DRVs (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------
      Net Type    Attempted    Sized    Not Sized
      -------------------------------------------
      top             0          0          0
      trunk           0          0          0
      leaf            0          0          0
      -------------------------------------------
      Total       -              0          0
      -------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
      Max. move: 0.000um, Min. move: 1073741.823um, Avg. move: N/A
      
      
      PRO Statistics: Fix DRVs (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------
      Net Type    Attempted    Sized    Not Sized
      -------------------------------------------
      top             0          0          0
      trunk           0          0          0
      leaf            0          0          0
      -------------------------------------------
      Total       -              0          0
      -------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
      Max. move: 0.000um, Min. move: 1073741.823um, Avg. move: N/A
      
      Clock DAG stats PostConditioning after DRV fixing:
        cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
        sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.001pF, total=0.001pF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
      Clock DAG net violations PostConditioning after DRV fixing: none
      Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
        Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
      Primary reporting skew group PostConditioning after DRV fixing:
        skew_group clk/counter_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      Skew group summary PostConditioning after DRV fixing:
        skew_group clk/counter_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
      Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
      Buffering to fix DRVs...
      Rebuffering to fix clock tree DRVs: 
      Rebuffering to fix clock tree DRVs: .
      Rebuffering to fix clock tree DRVs: ..
      Rebuffering to fix clock tree DRVs: ...
      Rebuffering to fix clock tree DRVs: ... 20% 
      Rebuffering to fix clock tree DRVs: ... 20% .
      Rebuffering to fix clock tree DRVs: ... 20% ..
      Rebuffering to fix clock tree DRVs: ... 20% ...
      Rebuffering to fix clock tree DRVs: ... 20% ... 40% 
      Rebuffering to fix clock tree DRVs: ... 20% ... 40% .
      Rebuffering to fix clock tree DRVs: ... 20% ... 40% ..
      Rebuffering to fix clock tree DRVs: ... 20% ... 40% ...
      Rebuffering to fix clock tree DRVs: ... 20% ... 40% ... 60% 
      Rebuffering to fix clock tree DRVs: ... 20% ... 40% ... 60% .
      Rebuffering to fix clock tree DRVs: ... 20% ... 40% ... 60% ..
      Rebuffering to fix clock tree DRVs: ... 20% ... 40% ... 60% ...
      Rebuffering to fix clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
      Rebuffering to fix clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
      Rebuffering to fix clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
      Rebuffering to fix clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
      Rebuffering to fix clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
      CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, failed: 0, buffered: 0
      Clock DAG stats PostConditioning after re-buffering DRV fixing:
        cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
        sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.001pF, total=0.001pF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
      Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
      Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
        Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
      Primary reporting skew group PostConditioning after re-buffering DRV fixing:
        skew_group clk/counter_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      Skew group summary PostConditioning after re-buffering DRV fixing:
        skew_group clk/counter_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
      Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
      
      Slew Diagnostics: After DRV fixing
      ==================================
      
      Global Causes:
      
      -----
      Cause
      -----
        (empty table)
      -----
      
      Top 5 overslews:
      
      ---------------------------------
      Overslew    Causes    Driving Pin
      ---------------------------------
        (empty table)
      ---------------------------------
      
      Slew Diagnostics Counts:
      
      -------------------
      Cause    Occurences
      -------------------
        (empty table)
      -------------------
      
      Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
      Reconnecting optimized routes done.
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
      Set dirty flag on 0 insts, 0 nets
      Leaving CCOpt scope...
      Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'counter' of instances=8 and nets=14 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design counter.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2293.352M)
      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
      Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1)
  Non-clock:    11 (unrouted=0, trialRouted=11, noStatus=0, routed=0, fixed=0)
(Not counting 2 nets with <2 term connections)
    Rebuilding timing graph...
    Rebuilding timing graph done.
    Clock DAG stats after post-conditioning:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.001pF, total=0.001pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
    Clock DAG net violations after post-conditioning: none
    Clock DAG primary half-corner transition distribution after post-conditioning:
      Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
    Primary reporting skew group after post-conditioning:
      skew_group clk/counter_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after post-conditioning:
      skew_group clk/counter_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Stage::PostConditioning done. (took cpu=0:00:00.2 real=0:00:00.2)
  Updating netlist done.
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -----------------------------------------------------------
  Cell type                     Count    Area     Capacitance
  -----------------------------------------------------------
  Buffers                         0      0.000       0.000
  Inverters                       0      0.000       0.000
  Integrated Clock Gates          0      0.000       0.000
  Non-Integrated Clock Gates      0      0.000       0.000
  Clock Logic                     0      0.000       0.000
  All                             0      0.000       0.000
  -----------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top         0.000
  Trunk       0.000
  Leaf        7.370
  Total       7.370
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.000    0.000    0.000
  Leaf     0.002    0.001    0.003
  Total    0.002    0.001    0.003
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
    3      0.002     0.001       0.000      0.001    0.001
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  ---------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution
  ---------------------------------------------------------------------------------------
  Leaf        0.100       1       0.004       0.000      0.004    0.004    {1 <= 0.020ns}
  ---------------------------------------------------------------------------------------
  
  
  Primary reporting skew group summary at end of CTS:
  ===================================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                    Skew Group                 Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  max_delay_corner:setup.late    clk/counter_constraints    0.000     0.000     0.000       0.108         0.000           0.000           0.000        0.000     100% {0.000, 0.000}
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                    Skew Group                 Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  max_delay_corner:setup.late    clk/counter_constraints    0.000     0.000     0.000       0.108         0.000           0.000           0.000        0.000     100% {0.000, 0.000}
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
  
  Found a total of 0 clock tree pins with a slew violation.
  
  CCOpt::Phase::Implementation done. (took cpu=0:00:01.8 real=0:00:01.6)
Synthesizing clock trees done.
Tidy Up And Update Timing...
Connecting clock gate test enables...
Connecting clock gate test enables done.
Innovus updating I/O latencies
#################################################################################
# Design Stage: PreRoute
# Design Name: counter
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 12
Total number of fetched objects 12
End delay calculation. (MEM=2439.52 CPU=0:00:00.0 REAL=0:00:00.0)
Setting all clocks to propagated mode.
Clock DAG stats after update timingGraph:
  cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
  cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
  sink capacitance : count=3, total=0.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.001pF, total=0.001pF
  wire lengths     : top=0.000um, trunk=0.000um, leaf=7.370um, total=7.370um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.020ns}
Primary reporting skew group after update timingGraph:
  skew_group clk/counter_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
Skew group summary after update timingGraph:
  skew_group clk/counter_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.108, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:00.1 real=0:00:00.1)
Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
External::optDesign...
**WARN: (IMPOPT-576):	5 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	rst : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2303.4M, totSessionCpu=0:03:25 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2303.4M)
Compute RC Scale Done ...
#################################################################################
# Design Stage: PreRoute
# Design Name: counter
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Total number of fetched objects 12
End delay calculation. (MEM=2498.16 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:03:27 mem=2498.2M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 worst_Case 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  8.680  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|    7    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.957%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 2370.6M, totSessionCpu=0:03:27 **
** INFO : this run is activating low effort ccoptDesign flow
*** Starting optimizing excluded clock nets MEM= 2370.6M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2370.6M) ***
*** Starting optimizing excluded clock nets MEM= 2370.6M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2370.6M) ***
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.081  TNS Slack 0.000 Density 65.96
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    65.96%|        -|   0.081|   0.000|   0:00:00.0| 2532.2M|
|    65.96%|        0|   0.081|   0.000|   0:00:00.0| 2532.2M|
|    65.96%|        0|   0.081|   0.000|   0:00:00.0| 2532.2M|
|    65.96%|        0|   0.081|   0.000|   0:00:00.0| 2532.2M|
|    65.96%|        0|   0.081|   0.000|   0:00:00.0| 2532.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.081  TNS Slack 0.000 Density 65.96
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 1 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:01.5) (real = 0:00:02.0) **
*** Starting refinePlace (0:03:28 mem=2532.2M) ***
Total net bbox length = 1.171e+02 (6.510e+01 5.200e+01) (ext = 6.710e+01)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2532.2MB
Summary Report:
Instances move: 0 (out of 8 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.171e+02 (6.510e+01 5.200e+01) (ext = 6.710e+01)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2532.2MB
*** Finished refinePlace (0:03:28 mem=2532.2M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2532.2M) ***

*** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=2532.2M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=2374.63M, totSessionCpu=0:03:28).
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] Layer9 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=168 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 1  numPreroutedWires = 10
[NR-eGR] Read numTotalNets=12  numIgnoredNets=1
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 0 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eGR] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=1600  L6=1600  L7=3200  L8=3200  L9=17200
[NR-eGR] Rule id 1. Nets 11 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=800  L6=800  L7=1600  L8=1600  L9=12000
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 11 net(s) in layer range [2, 9]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.500000e+01um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Layer1(ME1)(F) length: 0.000000e+00um, number of vias: 32
[NR-eGR] Layer2(ME2)(V) length: 2.020000e+01um, number of vias: 35
[NR-eGR] Layer3(ME3)(H) length: 2.900000e+01um, number of vias: 3
[NR-eGR] Layer4(ME4)(V) length: 3.800000e+00um, number of vias: 0
[NR-eGR] Layer5(ME5)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer6(ME6)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer7(ME7)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer8(ME8)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer9(AL_RDL)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 5.300000e+01um, number of vias: 70
[NR-eGR] End Peak syMemory usage = 2332.5 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.02 seconds
Extraction called for design 'counter' of instances=8 and nets=14 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design counter.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2332.484M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: counter
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Total number of fetched objects 12
End delay calculation. (MEM=2446.93 CPU=0:00:00.0 REAL=0:00:00.0)
Begin: GigaOpt postEco DRV Optimization
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran                  |      max-cap                   |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |    wViol   |  nets   |  terms  |    wViol   |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0.00   |     0   |      0  |     0.00   |     0   |     0   |     0   |     0   | 8.68 |          0|          0|          0|  65.96  |            |           |
|     0   |     0   |     0.00   |     0   |      0  |     0.00   |     0   |     0   |     0   |     0   | 8.68 |          0|          0|          0|  65.96  |   0:00:00.0|    2523.2M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 1 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2523.2M) ***

End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
doiPBLastSyncSlave
Extraction called for design 'counter' of instances=8 and nets=14 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design counter.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2356.484M)
#################################################################################
# Design Stage: PreRoute
# Design Name: counter
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Total number of fetched objects 12
End delay calculation. (MEM=2431.87 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:03:30 mem=2431.9M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 2376.6M, totSessionCpu=0:03:30 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 worst_Case 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  8.680  |  9.160  |  8.680  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|    7    |    3    |    6    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.957%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 2374.6M, totSessionCpu=0:03:30 **
*** Finished optDesign ***
External::optDesign done. (took cpu=0:00:07.3 real=0:00:07.6)
Set place::cacheFPlanSiteMark to 0
Runtime done. (took cpu=0:00:12.4 real=0:00:12.6)
Coverage % = 99.1

Runtime Summary:
================

-------------------------------------------------------------------------------------------------------
wall   % time  children  called  name
-------------------------------------------------------------------------------------------------------
12.58  100.00   12.58      0         
12.58  100.00   12.47      1     Runtime
 1.54   12.23    1.54      1     CCOpt::Phase::Initialization
 1.54   12.23    1.54      1         Check Prerequisites
 0.02    0.19    0.00      1         Leaving CCOpt scope - CheckPlace
 1.51   12.03    0.00      1         Validating CTS configuration
 0.01    0.11    0.00      1         Leaving CCOpt scope - optDesignGlobalRouteStep
 1.37   10.87    0.00      1         Validating CTS configuration
 0.04    0.31    0.00      1         Preparing To Balance
 0.19    1.49    0.19      1     CCOpt::Phase::Clustering
 0.17    1.36    0.14      1       Stage::DRV Fixing
 0.13    1.03    0.06      1         Clustering
 0.06    0.51    0.00      1         Leaving CCOpt scope - RefinePlacement
 0.01    0.08    0.00      1         Leaving CCOpt scope
 0.00    0.01    0.00      1         Fixing clock tree slew time and max cap violations
 0.00    0.01    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
 0.02    0.13    0.02      1       Stage::Insertion Delay Reduction
 0.00    0.01    0.00      1         Removing unnecessary root buffering
 0.00    0.01    0.00      1         Removing unconstrained drivers
 0.01    0.10    0.00      1         Reducing insertion delay 1
 0.00    0.01    0.00      1         Removing longest path buffering
 0.00    0.01    0.00      1         Reducing insertion delay 2
 1.63   12.96    1.60      1     CCOpt::Phase::Implementation
 0.00    0.02    0.00      1       Stage::Reducing Power
 0.00    0.01    0.00      1         Reducing clock tree power 1
 0.00    0.01    0.00      1         Reducing clock tree power 2
 0.02    0.18    0.02      1       Stage::Balancing
 0.02    0.16    0.00      1         Approximately balancing fragments step
 0.00    0.01    0.00      1         Approximately balancing fragments bottom up
 0.00    0.01    0.00      1         Improving fragments clock skew
 0.01    0.05    0.00      1         Approximately balancing step
 0.00    0.01    0.00      1         Fixing clock tree overload
 0.00    0.01    0.00      1         Approximately balancing paths
 0.01    0.08    0.00      1         Leaving CCOpt scope
 0.00    0.03    0.00      1       Stage::Polishing
 0.00    0.01    0.00      1         Improving clock skew
 0.00    0.01    0.00      1         Reducing clock tree power 3
 0.00    0.01    0.00      1         Improving insertion delay
 1.35   10.75    1.33      1       Stage::Routing
 0.09    0.70    0.00      1         Leaving CCOpt scope - ClockRefiner
 1.24    9.83    0.00      1         Leaving CCOpt scope - NanoRouter
 0.00    0.02    0.00      1         Leaving CCOpt scope
 0.20    1.57    0.09      1       Stage::PostConditioning
 0.09    0.72    0.00      3         Leaving CCOpt scope
 0.00    0.01    0.00      1         Fixing DRVs
 0.00    0.01    0.00      1         Buffering to fix DRVs
 0.12    0.98    0.00      1         Tidy Up And Update Timing
 7.57   60.16    0.00      1     External::optDesign
-------------------------------------------------------------------------------------------------------


*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          6  The process node is not set. Use the com...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
WARNING   IMPOPT-665           5  %s : Net has unplaced terms or is connec...
WARNING   IMPCCOPT-1361        6  Routing configuration for %s nets in clo...
ERROR     IMPCCOPT-5054        1  Net %s is not completely connected after...
*** Message Summary: 19 warning(s), 1 error(s)

**ccopt_design ... cpu = 0:00:12, real = 0:00:13, mem = 2317.1M, totSessionCpu=0:03:30 **
<CMD> report_timing
Path 1: MET Late External Delay Assertion 
Endpoint:   out[2]       (v) checked with  leading edge of 'clk'
Beginpoint: out_reg[2]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: worst_Case
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                  10.000
= Required Time                 9.000
- Arrival Time                  0.320
= Slack Time                    8.680
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------+ 
     |  Instance  |     Arc     |  Cell  | Delay | Arrival | Required | 
     |            |             |        |       |  Time   |   Time   | 
     |------------+-------------+--------+-------+---------+----------| 
     | out_reg[2] | CK ^        |        |       |   0.000 |    8.680 | 
     | out_reg[2] | CK ^ -> Q v | DFM2RA | 0.320 |   0.320 |    9.000 | 
     |            | out[2] v    |        | 0.000 |   0.320 |    9.000 | 
     +----------------------------------------------------------------+ 

<CMD> report_timing -sum
**WARN: (TCLCMD-566):	Option '-summary' for command 'report_timing' is obsolete and has been replaced by '-path_type end'. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use '-path_type end'.
     +-------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |  Path |      Pin | Cause                             | Slack | Arrival | Required |                 Phase |            Other Phase |       View | 
     |   No. |          |                                   |       |         |          |                       |                        |            | 
     |-------+----------+-----------------------------------+-------+---------+----------+-----------------------+------------------------+------------| 
     |     1 | out[2] v | MET Late External Delay Assertion | 8.680 |   0.320 |    9.000 | clk(D)(P)(worst_Case) | clk(C)(P)(worst_Case)* | worst_Case | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------+ 

<CMD> timeDesign -postCTS > timeDesign_postCTS.rpt
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2313.1M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 worst_Case 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  8.680  |  9.160  |  8.680  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|    7    |    3    |    6    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.957%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.1 sec
Total Real time: 1.0 sec
Total Memory Usage: 2313.054688 Mbytes
<CMD> timeDesign -postCTS
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2313.1M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 worst_Case 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  8.680  |  9.160  |  8.680  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|    7    |    3    |    6    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.957%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.12 sec
Total Real time: 0.0 sec
Total Memory Usage: 2313.054688 Mbytes
<CMD> timeDesign -postCTS -hold
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2294.9M)
Extraction called for design 'counter' of instances=8 and nets=14 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design counter.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2294.906M)
#################################################################################
# Design Stage: PreRoute
# Design Name: counter
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for min_timing_library libraries using the default operating condition of each library.
Total number of fetched objects 12
End delay calculation. (MEM=2368.29 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:03:35 mem=2368.3M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 best_case 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.095  |  0.095  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|    3    |    3    |    0    |
+--------------------+---------+---------+---------+

Density: 65.957%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.3 sec
Total Real time: 0.0 sec
Total Memory Usage: 2292.90625 Mbytes
<CMD> timeDesign -postCTS -hold > timeDesign_hold_postCTS.rpt
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2291.6M)
Extraction called for design 'counter' of instances=8 and nets=14 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design counter.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2291.648M)
#################################################################################
# Design Stage: PreRoute
# Design Name: counter
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for min_timing_library libraries using the default operating condition of each library.
Total number of fetched objects 12
End delay calculation. (MEM=2367.03 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:03:37 mem=2367.0M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 best_case 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.095  |  0.095  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|    3    |    3    |    0    |
+--------------------+---------+---------+---------+

Density: 65.957%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.3 sec
Total Real time: 0.0 sec
Total Memory Usage: 2291.648438 Mbytes
<CMD> report_power
#################################################################################
# Design Stage: PreRoute
# Design Name: counter
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
*** Calculating scaling factor for max_timing_library libraries using the default operating condition of each library.
Total number of fetched objects 12
End delay calculation. (MEM=2328.88 CPU=0:00:00.0 REAL=0:00:00.0)

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1291.00MB/1291.00MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1291.00MB/1291.00MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1291.00MB/1291.00MB)

Begin Processing Signal Activity


Starting Activity Propagation
2021-Oct-16 19:55:38 (2021-Oct-16 14:25:38 GMT)
2021-Oct-16 19:55:38 (2021-Oct-16 14:25:38 GMT): 10%
2021-Oct-16 19:55:38 (2021-Oct-16 14:25:38 GMT): 20%

Finished Activity Propagation
2021-Oct-16 19:55:38 (2021-Oct-16 14:25:38 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1291.00MB/1291.00MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2021-Oct-16 19:55:38 (2021-Oct-16 14:25:38 GMT)
 ... Calculating switching power
2021-Oct-16 19:55:38 (2021-Oct-16 14:25:38 GMT): 10%
2021-Oct-16 19:55:38 (2021-Oct-16 14:25:38 GMT): 20%
2021-Oct-16 19:55:38 (2021-Oct-16 14:25:38 GMT): 30%
2021-Oct-16 19:55:38 (2021-Oct-16 14:25:38 GMT): 40%
2021-Oct-16 19:55:38 (2021-Oct-16 14:25:38 GMT): 50%
2021-Oct-16 19:55:38 (2021-Oct-16 14:25:38 GMT): 60%
 ... Calculating internal and leakage power
2021-Oct-16 19:55:38 (2021-Oct-16 14:25:38 GMT): 70%
2021-Oct-16 19:55:38 (2021-Oct-16 14:25:38 GMT): 80%
2021-Oct-16 19:55:38 (2021-Oct-16 14:25:38 GMT): 90%

Finished Calculating power
2021-Oct-16 19:55:38 (2021-Oct-16 14:25:38 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1291.00MB/1291.00MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1291.00MB/1291.00MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=1291.00MB/1291.00MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 16.26-s040_1 (64bit) 03/14/2018 00:26 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2021-Oct-16 19:55:38 (2021-Oct-16 14:25:38 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: counter
*
*	Liberty Libraries used:
*	        worst_Case: ../../timing_lib/uk65lscllmvbbr_090c125_wc_ccs.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.00167635 	   90.1551%
Total Switching Power:       0.00017643 	    9.4884%
Total Leakage Power:         0.00000663 	    0.3566%
Total Power:                 0.00185941
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                      0.001557   0.0001049   5.003e-06    0.001667       89.65
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                  0.0001192   7.153e-05   1.628e-06   0.0001924       10.35
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                           0.001676   0.0001764    6.63e-06    0.001859         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9   0.001676   0.0001764    6.63e-06    0.001859         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:                out_reg[1] (DFZRM2RA): 	 0.0005704
* 		Highest Leakage Power:                out_reg[2] (DFM2RA): 	 1.868e-06
* 		Total Cap: 	2.03172e-14 F
* 		Total instances in design:     8
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1291.00MB/1291.00MB)

<CMD> report_power > report_power_postCTS.rpt
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 16.26-s040_1 (64bit) 03/14/2018 00:26 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2021-Oct-16 19:55:47 (2021-Oct-16 14:25:47 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: counter
*
*	Liberty Libraries used:
*	        worst_Case: ../../timing_lib/uk65lscllmvbbr_090c125_wc_ccs.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.00167635 	   90.1551%
Total Switching Power:       0.00017643 	    9.4884%
Total Leakage Power:         0.00000663 	    0.3566%
Total Power:                 0.00185941
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                      0.001557   0.0001049   5.003e-06    0.001667       89.65
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                  0.0001192   7.153e-05   1.628e-06   0.0001924       10.35
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                           0.001676   0.0001764    6.63e-06    0.001859         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9   0.001676   0.0001764    6.63e-06    0.001859         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:                out_reg[1] (DFZRM2RA): 	 0.0005704
* 		Highest Leakage Power:                out_reg[2] (DFM2RA): 	 1.868e-06
* 		Total Cap: 	2.03172e-14 F
* 		Total instances in design:     8
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1291.06MB/1291.06MB)

<CMD> report_area
<CMD> saveDesign postCTSDesign
#- Begin Save netlist data ... (date=10/16 19:56:09, mem=2328.9M)
Writing Binary DB to postCTSDesign.dat/counter.v.bin ...
#- End Save netlist data ... (date=10/16 19:56:09, total cpu=0:00:00.1, real=0:00:00.0, peak res=713.3M, current mem=2842.9M)
#- Begin Save AAE data ... (date=10/16 19:56:09, mem=2842.9M)
Saving AAE Data ...
#- End Save AAE data ... (date=10/16 19:56:10, total cpu=0:00:00.1, real=0:00:00.0, peak res=713.3M, current mem=2842.9M)
#- Begin Save clock tree data ... (date=10/16 19:56:10, mem=2842.9M)
#- End Save clock tree data ... (date=10/16 19:56:10, total cpu=0:00:00.1, real=0:00:00.0, peak res=713.4M, current mem=2842.9M)
Saving preference file postCTSDesign.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
#- Begin Save floorplan data ... (date=10/16 19:56:10, mem=2842.9M)
Saving floorplan file ...
#- End Save floorplan data ... (date=10/16 19:56:10, total cpu=0:00:00.1, real=0:00:00.0, peak res=713.4M, current mem=2842.9M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
#- Begin Save placement data ... (date=10/16 19:56:10, mem=2842.9M)
** Saving stdCellPlacement_binary (version# 1) ...
#- End Save placement data ... (date=10/16 19:56:10, total cpu=0:00:00.1, real=0:00:01.0, peak res=713.4M, current mem=2842.9M)
#- Begin Save routing data ... (date=10/16 19:56:11, mem=2842.9M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2842.9M) ***
#- End Save routing data ... (date=10/16 19:56:11, total cpu=0:00:00.1, real=0:00:00.0, peak res=714.4M, current mem=2842.9M)
Saving property file postCTSDesign.dat/counter.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2842.9M) ***
#Saving pin access info...
#
#- Begin Save power constraints data ... (date=10/16 19:56:11, mem=2842.9M)
#- End Save power constraints data ... (date=10/16 19:56:11, total cpu=0:00:00.1, real=0:00:00.0, peak res=714.4M, current mem=2842.9M)
Saving rc congestion map postCTSDesign.dat/counter.congmap.gz ...
Saving preRoute extracted patterns in file 'postCTSDesign.dat/counter.techData.gz' ...
No integration constraint in the design.
Default_rc_corner
Default_rc_corner
Default_rc_corner
Generated self-contained design postCTSDesign.dat
*** Message Summary: 0 warning(s), 0 error(s)

**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
<CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
**WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1293.06 (MB), peak = 1704.38 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
#**INFO: setDesignMode -flowEffort standard
#**INFO: mulit-cut via swapping is disabled by user.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
#**INFO: auto set of routeReserveSpaceForMultiCut to true
#**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
Begin checking placement ... (start mem=2316.9M, init mem=2316.9M)
*info: Placed = 8             
*info: Unplaced = 0           
Placement Density:65.96%(33/51)
Placement Density (including fixed std cells):65.96%(33/51)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=2316.9M)
#**INFO: honoring user setting for routeWithTimingDriven set to true
#**INFO: honoring user setting for routeWithSiDriven set to true
#WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (1) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2316.9M) ***

globalDetailRoute

#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Sat Oct 16 19:56:39 2021
#
#Generating timing data, please wait...
#12 total nets, 1 already routed, 1 will ignore in trialRoute
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
#Reporting timing...
Total number of fetched objects 12
End delay calculation. (MEM=2382.66 CPU=0:00:00.0 REAL=0:00:00.0)
#Normalized TNS: 1000.00 10.00 0.00 0.00 0.00 0.00
#Stage 1: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1303.30 (MB), peak = 1704.38 (MB)
#Library Standard Delay: 40.40ps
#Slack threshold: 80.80ps
#*** Analyzed 0 timing critical paths
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1303.30 (MB), peak = 1704.38 (MB)
#Stage 3: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1308.02 (MB), peak = 1704.38 (MB)
**WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1308.11 (MB), peak = 1704.38 (MB)
#
#*** Enable low timing-driven effort with mode 0.
#Dump tif for version 2.1
counter
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
#Generating timing data took: cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1263.38 (MB), peak = 1704.38 (MB)
#Done generating timing data.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst of net rst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/out[2] of net out[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/out[1] of net out[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/out[0] of net out[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#Start reading timing information from file .timing_file_75818.tif.gz ...
#Read in timing information for 5 ports, 8 instances from timing file .timing_file_75818.tif.gz.
#NanoRoute Version 16.26-s040_1 NR180308-1140/16_26-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 12 nets.
# ME1          H   Track-Pitch = 0.2000    Line-2-Via Pitch = 0.1850
# ME2          V   Track-Pitch = 0.2000    Line-2-Via Pitch = 0.2000
# ME3          H   Track-Pitch = 0.2000    Line-2-Via Pitch = 0.2000
# ME4          V   Track-Pitch = 0.2000    Line-2-Via Pitch = 0.2000
# ME5          H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# ME6          V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# ME7          H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
# ME8          V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
# AL_RDL       H   Track-Pitch = 6.0000    Line-2-Via Pitch = 5.4500
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer ME3's pitch = 0.2000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1264.78 (MB), peak = 1704.38 (MB)
#
#Summary of active signal nets routing constraints set by OPT:
#	preferred routing layers      : 0
#	preferred routing layer effort: 0
#	preferred extra space         : 0
#	preferred multi-cut via       : 0
#	avoid detour                  : 0
#	expansion ratio               : 0
#	net priority                  : 0
#	s2s control                   : 0
#	avoid chaining                : 0
#	inst-based stacking via       : 0
#
#Summary of active signal nets routing constraints set by USER:
#	preferred routing layers      : 0
#	preferred routing layer effort     : 0
#	preferred extra space              : 0
#	preferred multi-cut via            : 0
#	avoid detour                       : 0
#	net weight                         : 0
#	avoid chaining                     : 0
#	cell-based stacking via (required) : 0
#	cell-based stacking via (optional) : 0
#
#Start timing driven prevention iteration 1...
#
#Setup Constraints: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1264.78 (MB), peak = 1704.38 (MB)
#
#--------------------------------------------------------
# Summary of active signal nets routing constraints
#  Avoid Detour             : 0
#  Max Expansion Ratio      : 0
#  Cell-based Stacking Via  : 0
#  Inst-based Stacking Via  : 0
#  Prefer Extra Space       : 0
#  Prefer Multi-cut Via     : 0
#  S2s Control              : 0
#  Preferred Layer Effort   : 0
#  Bottom Preferred Layer
#
#--------------------------------------------------------
#Done timing-driven prevention iteration 1.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1264.78 (MB), peak = 1704.38 (MB)
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Sat Oct 16 19:56:43 2021
#
#Analyzing routing resource...
#Routing resource analysis is done on Sat Oct 16 19:56:43 2021
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H          72           0          30     6.67%
#  Metal 2        V          93           0          30     0.00%
#  Metal 3        H          72           0          30     0.00%
#  Metal 4        V          93           0          30     0.00%
#  Metal 5        H          36           0          30     0.00%
#  Metal 6        V          46           0          30     0.00%
#  Metal 7        H          13           5          30    26.67%
#  Metal 8        V          13           9          30    26.67%
#  Metal 9        H           2           0          30    60.00%
#  --------------------------------------------------------------
#  Total                    440       7.38%         270    13.33%
#
#  1 nets (7.14%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1264.90 (MB), peak = 1704.38 (MB)
#
#Skip 1/3 round for no nets in the round...
#Skip 2/3 round for no nets in the round...
#Route nets in 3/3 round...
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1264.90 (MB), peak = 1704.38 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1264.90 (MB), peak = 1704.38 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 12.
#Total number of nets in the design = 14.
#
#11 routable nets have only global wires.
#1 routable net has only detail routed wires.
#1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              11  
#-----------------------------
#        Total              11  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  1              11  
#------------------------------------------------
#        Total                  1              11  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#   Metal 9      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 44 um.
#Total half perimeter of net bounding box = 62 um.
#Total wire length on LAYER ME1 = 0 um.
#Total wire length on LAYER ME2 = 15 um.
#Total wire length on LAYER ME3 = 25 um.
#Total wire length on LAYER ME4 = 4 um.
#Total wire length on LAYER ME5 = 0 um.
#Total wire length on LAYER ME6 = 0 um.
#Total wire length on LAYER ME7 = 0 um.
#Total wire length on LAYER ME8 = 0 um.
#Total wire length on LAYER AL_RDL = 0 um.
#Total number of vias = 48
#Up-Via Summary (total 48):
#           
#-----------------------
#  Metal 1           29
#  Metal 2           16
#  Metal 3            3
#-----------------------
#                    48 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1265.43 (MB), peak = 1704.38 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1265.01 (MB), peak = 1704.38 (MB)
#Start Track Assignment.
#Done with 9 horizontal wires in 1 hboxes and 5 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# ME1            0.00 	  0.00%  	  0.00% 	  0.00%
# ME2           12.30 	  0.00%  	  0.00% 	  0.00%
# ME3           18.70 	  0.00%  	  0.00% 	  0.00%
# ME4            0.00 	  0.00%  	  0.00% 	  0.00%
# ME5            0.00 	  0.00%  	  0.00% 	  0.00%
# ME6            0.00 	  0.00%  	  0.00% 	  0.00%
# ME7            0.00 	  0.00%  	  0.00% 	  0.00%
# ME8            0.00 	  0.00%  	  0.00% 	  0.00%
# AL_RDL         0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All          31.00  	  0.00% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 47 um.
#Total half perimeter of net bounding box = 62 um.
#Total wire length on LAYER ME1 = 7 um.
#Total wire length on LAYER ME2 = 12 um.
#Total wire length on LAYER ME3 = 24 um.
#Total wire length on LAYER ME4 = 4 um.
#Total wire length on LAYER ME5 = 0 um.
#Total wire length on LAYER ME6 = 0 um.
#Total wire length on LAYER ME7 = 0 um.
#Total wire length on LAYER ME8 = 0 um.
#Total wire length on LAYER AL_RDL = 0 um.
#Total number of vias = 48
#Up-Via Summary (total 48):
#           
#-----------------------
#  Metal 1           29
#  Metal 2           16
#  Metal 3            3
#-----------------------
#                    48 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1265.54 (MB), peak = 1704.38 (MB)
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.42 (MB)
#Total memory = 1265.02 (MB)
#Peak memory = 1704.38 (MB)
#routeSiEffort set to high
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1278.16 (MB), peak = 1704.38 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1278.16 (MB), peak = 1704.38 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 52 um.
#Total half perimeter of net bounding box = 62 um.
#Total wire length on LAYER ME1 = 1 um.
#Total wire length on LAYER ME2 = 22 um.
#Total wire length on LAYER ME3 = 26 um.
#Total wire length on LAYER ME4 = 4 um.
#Total wire length on LAYER ME5 = 0 um.
#Total wire length on LAYER ME6 = 0 um.
#Total wire length on LAYER ME7 = 0 um.
#Total wire length on LAYER ME8 = 0 um.
#Total wire length on LAYER AL_RDL = 0 um.
#Total number of vias = 54
#Up-Via Summary (total 54):
#           
#-----------------------
#  Metal 1           32
#  Metal 2           19
#  Metal 3            3
#-----------------------
#                    54 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.57 (MB)
#Total memory = 1266.59 (MB)
#Peak memory = 1704.38 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1268.45 (MB), peak = 1704.38 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 52 um.
#Total half perimeter of net bounding box = 62 um.
#Total wire length on LAYER ME1 = 1 um.
#Total wire length on LAYER ME2 = 22 um.
#Total wire length on LAYER ME3 = 26 um.
#Total wire length on LAYER ME4 = 4 um.
#Total wire length on LAYER ME5 = 0 um.
#Total wire length on LAYER ME6 = 0 um.
#Total wire length on LAYER ME7 = 0 um.
#Total wire length on LAYER ME8 = 0 um.
#Total wire length on LAYER AL_RDL = 0 um.
#Total number of vias = 54
#Up-Via Summary (total 54):
#           
#-----------------------
#  Metal 1           32
#  Metal 2           19
#  Metal 3            3
#-----------------------
#                    54 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 52 um.
#Total half perimeter of net bounding box = 62 um.
#Total wire length on LAYER ME1 = 1 um.
#Total wire length on LAYER ME2 = 22 um.
#Total wire length on LAYER ME3 = 26 um.
#Total wire length on LAYER ME4 = 4 um.
#Total wire length on LAYER ME5 = 0 um.
#Total wire length on LAYER ME6 = 0 um.
#Total wire length on LAYER ME7 = 0 um.
#Total wire length on LAYER ME8 = 0 um.
#Total wire length on LAYER AL_RDL = 0 um.
#Total number of vias = 54
#Up-Via Summary (total 54):
#           
#-----------------------
#  Metal 1           32
#  Metal 2           19
#  Metal 3            3
#-----------------------
#                    54 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sat Oct 16 19:56:43 2021
#
#
#Start Post Route Wire Spread.
#Done with 1 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 53 um.
#Total half perimeter of net bounding box = 62 um.
#Total wire length on LAYER ME1 = 1 um.
#Total wire length on LAYER ME2 = 22 um.
#Total wire length on LAYER ME3 = 26 um.
#Total wire length on LAYER ME4 = 4 um.
#Total wire length on LAYER ME5 = 0 um.
#Total wire length on LAYER ME6 = 0 um.
#Total wire length on LAYER ME7 = 0 um.
#Total wire length on LAYER ME8 = 0 um.
#Total wire length on LAYER AL_RDL = 0 um.
#Total number of vias = 54
#Up-Via Summary (total 54):
#           
#-----------------------
#  Metal 1           32
#  Metal 2           19
#  Metal 3            3
#-----------------------
#                    54 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1269.03 (MB), peak = 1704.38 (MB)
#CELL_VIEW counter,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1268.91 (MB), peak = 1704.38 (MB)
#CELL_VIEW counter,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 53 um.
#Total half perimeter of net bounding box = 62 um.
#Total wire length on LAYER ME1 = 1 um.
#Total wire length on LAYER ME2 = 22 um.
#Total wire length on LAYER ME3 = 26 um.
#Total wire length on LAYER ME4 = 4 um.
#Total wire length on LAYER ME5 = 0 um.
#Total wire length on LAYER ME6 = 0 um.
#Total wire length on LAYER ME7 = 0 um.
#Total wire length on LAYER ME8 = 0 um.
#Total wire length on LAYER AL_RDL = 0 um.
#Total number of vias = 54
#Up-Via Summary (total 54):
#           
#-----------------------
#  Metal 1           32
#  Metal 2           19
#  Metal 3            3
#-----------------------
#                    54 
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 1.96 (MB)
#Total memory = 1266.98 (MB)
#Peak memory = 1704.38 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:05
#Increased memory = -26.58 (MB)
#Total memory = 1266.49 (MB)
#Peak memory = 1704.38 (MB)
#Number of warnings = 7
#Total number of warnings = 55
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Oct 16 19:56:43 2021
#
#routeDesign: cpu time = 00:00:04, elapsed time = 00:00:05, memory = 1266.49 (MB), peak = 1704.38 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3493          1  The design extraction status has been re...
WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
WARNING   TCLCMD-1403          1  '%s'                                     
*** Message Summary: 3 warning(s), 0 error(s)

<CMD> saveDesign routeDesign
#- Begin Save netlist data ... (date=10/16 19:57:04, mem=2270.6M)
Writing Binary DB to routeDesign.dat/counter.v.bin ...
#- End Save netlist data ... (date=10/16 19:57:05, total cpu=0:00:00.1, real=0:00:00.0, peak res=687.1M, current mem=2784.6M)
#- Begin Save AAE data ... (date=10/16 19:57:05, mem=2784.6M)
Saving AAE Data ...
#- End Save AAE data ... (date=10/16 19:57:05, total cpu=0:00:00.1, real=0:00:00.0, peak res=687.1M, current mem=2784.6M)
#- Begin Save clock tree data ... (date=10/16 19:57:05, mem=2784.6M)
#- End Save clock tree data ... (date=10/16 19:57:05, total cpu=0:00:00.1, real=0:00:00.0, peak res=690.6M, current mem=2784.6M)
Saving preference file routeDesign.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
#- Begin Save floorplan data ... (date=10/16 19:57:05, mem=2784.6M)
Saving floorplan file ...
#- End Save floorplan data ... (date=10/16 19:57:05, total cpu=0:00:00.1, real=0:00:00.0, peak res=690.6M, current mem=2784.6M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
#- Begin Save placement data ... (date=10/16 19:57:05, mem=2784.6M)
** Saving stdCellPlacement_binary (version# 1) ...
#- End Save placement data ... (date=10/16 19:57:06, total cpu=0:00:00.1, real=0:00:00.0, peak res=690.6M, current mem=2784.6M)
#- Begin Save routing data ... (date=10/16 19:57:06, mem=2784.6M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2784.6M) ***
#- End Save routing data ... (date=10/16 19:57:06, total cpu=0:00:00.1, real=0:00:00.0, peak res=691.6M, current mem=2784.6M)
Saving property file routeDesign.dat/counter.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2784.6M) ***
#Saving pin access info...
#
#- Begin Save power constraints data ... (date=10/16 19:57:06, mem=2784.6M)
#- End Save power constraints data ... (date=10/16 19:57:06, total cpu=0:00:00.1, real=0:00:00.0, peak res=691.6M, current mem=2784.6M)
Saving preRoute extracted patterns in file 'routeDesign.dat/counter.techData.gz' ...
No integration constraint in the design.
Default_rc_corner
Default_rc_corner
Default_rc_corner
Generated self-contained design routeDesign.dat
*** Message Summary: 0 warning(s), 0 error(s)

Default_rc_corner
Performing RC Extraction ...
<CMD> extractRC
Extraction called for design 'counter' of instances=8 and nets=14 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design counter.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2261.523M)
<CMD> rcOut -spef counter.spef -rc_corner Default_rc_corner
Default_rc_corner
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> timeDesign -postRoute > timeDesign_postRoute.rpt
Switching SI Aware to true by default in postroute mode   
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
 Reset EOS DB
Ignoring AAE DB Resetting ...
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst of net rst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/out[2] of net out[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/out[1] of net out[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/out[0] of net out[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 12 nets.
# ME1          H   Track-Pitch = 0.2000    Line-2-Via Pitch = 0.1850
# ME2          V   Track-Pitch = 0.2000    Line-2-Via Pitch = 0.2000
# ME3          H   Track-Pitch = 0.2000    Line-2-Via Pitch = 0.2000
# ME4          V   Track-Pitch = 0.2000    Line-2-Via Pitch = 0.2000
# ME5          H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# ME6          V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# ME7          H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
# ME8          V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
# AL_RDL       H   Track-Pitch = 6.0000    Line-2-Via Pitch = 5.4500
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer ME3's pitch = 0.2000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1269.07 (MB), peak = 1704.38 (MB)
#Extract in post route mode
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner Default_rc_corner /afs/iitd.ac.in/user/e/ee/eey217523/counter_physical/TechFile/qrcTechFile.tch 25.000000 (real) 
#ME1_C -> ME1 (1)
#ME2_C -> ME2 (2)
#ME3_C -> ME3 (3)
#ME4_C -> ME4 (4)
#ME5_C -> ME5 (5)
#ME6_C -> ME6 (6)
#ME7_C -> ME7 (7)
#ME8_C -> ME8 (8)
#ALRDL_C -> AL_RDL (9)
#SADV_On
# Corner(s) : 
#Default_rc_corner [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV_Off
#
#layer[5] tech width 400 != ict width 200.0
#
#layer[5] tech spc 400 != ict spc 200.0
#
#layer[6] tech width 400 != ict width 200.0
#
#layer[6] tech spc 400 != ict spc 200.0
#
#layer[7] tech width 800 != ict width 400.0
#
#layer[7] tech spc 800 != ict spc 400.0
#
#layer[8] tech width 800 != ict width 4000.0
#
#layer[8] tech spc 800 != ict spc 4000.0
#total pattern=165 [9, 450]
#( rc_model.bin ) does not exist.
#invalid or missing tQuantus model file
#rc model rebuild is required for this corner(s)
#1 rcmodel(s) requires rebuild
#Rebuild RC model file for all corners.
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner Default_rc_corner /afs/iitd.ac.in/user/e/ee/eey217523/counter_physical/TechFile/qrcTechFile.tch 25.000000 (real) 
#ME1_C -> ME1 (1)
#ME2_C -> ME2 (2)
#ME3_C -> ME3 (3)
#ME4_C -> ME4 (4)
#ME5_C -> ME5 (5)
#ME6_C -> ME6 (6)
#ME7_C -> ME7 (7)
#ME8_C -> ME8 (8)
#ALRDL_C -> AL_RDL (9)
#SADV_On
# Corner(s) : 
#Default_rc_corner [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV_Off
#
#layer[5] tech width 400 != ict width 200.0
#
#layer[5] tech spc 400 != ict spc 200.0
#
#layer[6] tech width 400 != ict width 200.0
#
#layer[6] tech spc 400 != ict spc 200.0
#
#layer[7] tech width 800 != ict width 400.0
#
#layer[7] tech spc 800 != ict spc 400.0
#
#layer[8] tech width 800 != ict width 4000.0
#
#layer[8] tech spc 800 != ict spc 4000.0
#total pattern=165 [9, 450]
#( rc_model.bin ) does not exist.
#invalid or missing tQuantus model file
#num_tile=11922 avg_aspect_ratio=1.117847 
#Vertical num_row 39 per_row= 304 halo= 120000 
#hor_num_col = 164 final aspect_ratio= 0.477715
#Build RC corners: cpu time = 00:00:17, elapsed time = 00:00:25, memory = 1396.70 (MB), peak = 1704.38 (MB)
#Length limit = 200 pitches
#opt mode = 2
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 12 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Using user defined Ggrids in DB.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1311.86 (MB), peak = 1704.38 (MB)
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 12 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Using user defined Ggrids in DB.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1311.86 (MB), peak = 1704.38 (MB)
#
#Extract using 30 x 30 Hboxes
#Extract 1 hboxes with single thread on machine with  2.35GHz 512KB Cache 120CPU...
#Process 0 special clock nets for rc extraction
#0 temporary NDR added
#Need to add unplaced ipin PIN:out[0] of net 0(out[0]) into rc tree
#WARNING (NREX-80) Net clk does not have a driver pin. It may have incomplete route.
#Need to add unplaced ipin PIN:clk of net 1(clk) into rc tree
#Need to add unplaced ipin PIN:out[2] of net 2(out[2]) into rc tree
#WARNING (NREX-80) Net rst does not have a driver pin. It may have incomplete route.
#Need to add unplaced ipin PIN:rst of net 3(rst) into rc tree
#Need to add unplaced ipin PIN:out[1] of net 4(out[1]) into rc tree
#Total 12 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.09 (MB), total memory =  1311.95 (MB), peak memory =  1704.38 (MB)
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1311.95 (MB), peak = 1704.38 (MB)
#RC Statistics: 42 Res, 27 Ground Cap, 0 XCap (Edge to Edge)
#RC V/H edge ratio: 0.36, Avg V/H Edge Length: 1040.00 (20), Avg L-Edge Length: 5371.43 (7)
#Start writing rcdb into /tmp/innovus_temp_75818_raman1_eey217523_QQ8God/nr75818_0ludcB.rcdb.d
#Finish writing rcdb with 59 nodes, 47 edges, and 0 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1313.68 (MB), peak = 1704.38 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_75818_raman1_eey217523_QQ8God/nr75818_0ludcB.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:21
#Elapsed time = 00:00:30
#Increased memory = 44.52 (MB)
#Total memory = 1313.59 (MB)
#Peak memory = 1704.38 (MB)
#
#0 inserted nodes are removed
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: counter
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
Reading RCDB with compressed RC data.
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 12
AAE_INFO-618: Total number of nets in the design is 14,  78.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2430.51 CPU=0:00:00.0 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2430.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2430.5M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
Glitch Analysis: View worst_Case -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View worst_Case -- Total Number of Nets Analyzed = 12. 
Total number of fetched objects 12
AAE_INFO-618: Total number of nets in the design is 14,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2406.55 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 worst_Case 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  8.676  |  9.127  |  8.676  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|    7    |    3    |    6    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.957%
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 21.81 sec
Total Real time: 30.0 sec
Total Memory Usage: 2343.78125 Mbytes
Reset AAE Options
<CMD> timeDesign -postRoute
 Reset EOS DB
Ignoring AAE DB Resetting ...
The design is extracted. Skipping tQuantus.

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 worst_Case 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  8.676  |  9.127  |  8.676  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|    7    |    3    |    6    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.957%
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.09 sec
Total Real time: 0.0 sec
Total Memory Usage: 2343.78125 Mbytes
Reset AAE Options
<CMD> timeDesign -postRoute -hOL
 Reset EOS DB
Ignoring AAE DB Resetting ...
The design is extracted. Skipping tQuantus.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: counter
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
*** Calculating scaling factor for min_timing_library libraries using the default operating condition of each library.
Total number of fetched objects 12
AAE_INFO-618: Total number of nets in the design is 14,  78.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2433.99 CPU=0:00:00.0 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2434.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2434.0M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
Glitch Analysis: View best_case -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View best_case -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 12
AAE_INFO-618: Total number of nets in the design is 14,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2410.04 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:04:25 mem=2410.0M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 best_case 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.099  |  0.099  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|    3    |    3    |    0    |
+--------------------+---------+---------+---------+

Density: 65.957%
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.6 sec
Total Real time: 1.0 sec
Total Memory Usage: 2311.015625 Mbytes
Reset AAE Options
<CMD> timeDesign -postRoute -hOLD
 Reset EOS DB
Ignoring AAE DB Resetting ...
The design is extracted. Skipping tQuantus.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: counter
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
*** Calculating scaling factor for min_timing_library libraries using the default operating condition of each library.
Total number of fetched objects 12
AAE_INFO-618: Total number of nets in the design is 14,  78.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2431.99 CPU=0:00:00.0 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2432.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2432.0M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
Glitch Analysis: View best_case -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View best_case -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 12
AAE_INFO-618: Total number of nets in the design is 14,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2408.04 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:04:26 mem=2408.0M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 best_case 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.099  |  0.099  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|    3    |    3    |    0    |
+--------------------+---------+---------+---------+

Density: 65.957%
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.64 sec
Total Real time: 0.0 sec
Total Memory Usage: 2311.015625 Mbytes
Reset AAE Options
<CMD> timeDesign -postRoute -hold
 Reset EOS DB
Ignoring AAE DB Resetting ...
The design is extracted. Skipping tQuantus.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: counter
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
*** Calculating scaling factor for min_timing_library libraries using the default operating condition of each library.
Total number of fetched objects 12
AAE_INFO-618: Total number of nets in the design is 14,  78.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2424.45 CPU=0:00:00.0 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2424.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2424.5M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
Glitch Analysis: View best_case -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View best_case -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 12
AAE_INFO-618: Total number of nets in the design is 14,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2400.5 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:04:28 mem=2400.5M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 best_case 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.099  |  0.099  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|    3    |    3    |    0    |
+--------------------+---------+---------+---------+

Density: 65.957%
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.59 sec
Total Real time: 1.0 sec
Total Memory Usage: 2311.015625 Mbytes
Reset AAE Options
<CMD> timeDesign -postRoute -hold > timeDesign_hold_postRoute.rpt
 Reset EOS DB
Ignoring AAE DB Resetting ...
The design is extracted. Skipping tQuantus.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: counter
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
*** Calculating scaling factor for min_timing_library libraries using the default operating condition of each library.
Total number of fetched objects 12
AAE_INFO-618: Total number of nets in the design is 14,  78.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2433.99 CPU=0:00:00.0 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2434.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2434.0M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
Glitch Analysis: View best_case -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View best_case -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 12
AAE_INFO-618: Total number of nets in the design is 14,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2410.04 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:04:31 mem=2410.0M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 best_case 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.099  |  0.099  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|    3    |    3    |    0    |
+--------------------+---------+---------+---------+

Density: 65.957%
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.64 sec
Total Real time: 0.0 sec
Total Memory Usage: 2310.023438 Mbytes
Reset AAE Options
<CMD> report_power
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: counter
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
*** Calculating scaling factor for max_timing_library libraries using the default operating condition of each library.
Total number of fetched objects 12
AAE_INFO-618: Total number of nets in the design is 14,  78.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2433 CPU=0:00:00.0 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2433.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2433.0M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
Glitch Analysis: View worst_Case -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View worst_Case -- Total Number of Nets Analyzed = 12. 
Total number of fetched objects 12
AAE_INFO-618: Total number of nets in the design is 14,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2409.05 CPU=0:00:00.0 REAL=0:00:00.0)

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1276.98MB/1276.98MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1276.98MB/1276.98MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1276.98MB/1276.98MB)

Begin Processing Signal Activity


Starting Levelizing
2021-Oct-16 19:59:47 (2021-Oct-16 14:29:47 GMT)
2021-Oct-16 19:59:48 (2021-Oct-16 14:29:48 GMT): 13%
2021-Oct-16 19:59:48 (2021-Oct-16 14:29:48 GMT): 25%
2021-Oct-16 19:59:48 (2021-Oct-16 14:29:48 GMT): 38%
2021-Oct-16 19:59:48 (2021-Oct-16 14:29:48 GMT): 50%
2021-Oct-16 19:59:48 (2021-Oct-16 14:29:48 GMT): 63%
2021-Oct-16 19:59:48 (2021-Oct-16 14:29:48 GMT): 75%
2021-Oct-16 19:59:48 (2021-Oct-16 14:29:48 GMT): 88%

Finished Levelizing
2021-Oct-16 19:59:48 (2021-Oct-16 14:29:48 GMT)

Starting Activity Propagation
2021-Oct-16 19:59:48 (2021-Oct-16 14:29:48 GMT)
2021-Oct-16 19:59:48 (2021-Oct-16 14:29:48 GMT): 10%
2021-Oct-16 19:59:48 (2021-Oct-16 14:29:48 GMT): 20%

Finished Activity Propagation
2021-Oct-16 19:59:48 (2021-Oct-16 14:29:48 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1276.98MB/1276.98MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2021-Oct-16 19:59:48 (2021-Oct-16 14:29:48 GMT)
 ... Calculating switching power
2021-Oct-16 19:59:48 (2021-Oct-16 14:29:48 GMT): 10%
2021-Oct-16 19:59:48 (2021-Oct-16 14:29:48 GMT): 20%
2021-Oct-16 19:59:48 (2021-Oct-16 14:29:48 GMT): 30%
2021-Oct-16 19:59:48 (2021-Oct-16 14:29:48 GMT): 40%
2021-Oct-16 19:59:48 (2021-Oct-16 14:29:48 GMT): 50%
2021-Oct-16 19:59:48 (2021-Oct-16 14:29:48 GMT): 60%
 ... Calculating internal and leakage power
2021-Oct-16 19:59:48 (2021-Oct-16 14:29:48 GMT): 70%
2021-Oct-16 19:59:48 (2021-Oct-16 14:29:48 GMT): 80%
2021-Oct-16 19:59:48 (2021-Oct-16 14:29:48 GMT): 90%

Finished Calculating power
2021-Oct-16 19:59:48 (2021-Oct-16 14:29:48 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1276.98MB/1276.98MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1277.05MB/1277.05MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=1277.05MB/1277.05MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 16.26-s040_1 (64bit) 03/14/2018 00:26 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2021-Oct-16 19:59:48 (2021-Oct-16 14:29:48 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: counter
*
*	Liberty Libraries used:
*	        worst_Case: ../../timing_lib/uk65lscllmvbbr_090c125_wc_ccs.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.00167597 	   88.9544%
Total Switching Power:       0.00020148 	   10.6937%
Total Leakage Power:         0.00000663 	    0.3519%
Total Power:                 0.00188407
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                      0.001557   0.0001212   5.003e-06    0.001683       89.34
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                   0.000119   8.027e-05   1.628e-06   0.0002009       10.66
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                           0.001676   0.0002015    6.63e-06    0.001884         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9   0.001676   0.0002015    6.63e-06    0.001884         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:                out_reg[1] (DFZRM2RA): 	 0.0005751
* 		Highest Leakage Power:                out_reg[2] (DFM2RA): 	 1.868e-06
* 		Total Cap: 	2.31664e-14 F
* 		Total instances in design:     8
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1277.05MB/1277.05MB)

<CMD> report_power > report_power_postRoute.rpt
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 16.26-s040_1 (64bit) 03/14/2018 00:26 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2021-Oct-16 19:59:54 (2021-Oct-16 14:29:54 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: counter
*
*	Liberty Libraries used:
*	        worst_Case: ../../timing_lib/uk65lscllmvbbr_090c125_wc_ccs.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.00167597 	   88.9544%
Total Switching Power:       0.00020148 	   10.6937%
Total Leakage Power:         0.00000663 	    0.3519%
Total Power:                 0.00188407
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                      0.001557   0.0001212   5.003e-06    0.001683       89.34
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                   0.000119   8.027e-05   1.628e-06   0.0002009       10.66
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                           0.001676   0.0002015    6.63e-06    0.001884         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9   0.001676   0.0002015    6.63e-06    0.001884         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:                out_reg[1] (DFZRM2RA): 	 0.0005751
* 		Highest Leakage Power:                out_reg[2] (DFM2RA): 	 1.868e-06
* 		Total Cap: 	2.31664e-14 F
* 		Total instances in design:     8
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1277.05MB/1277.05MB)

<CMD> report_area
<CMD> report_area > report_area_postRoute.rpt
<CMD> verify_drc
 *** Starting Verify DRC (MEM: 2409.0) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area: {0.000 0.000 18.600 14.600} 1 of 1
  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 0.00  MEM: 1.0M) ***

<CMD> verify_drc > verify_drc_postRoute.rpt
 *** Starting Verify DRC (MEM: 2345.3) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area: {0.000 0.000 18.600 14.600} 1 of 1
  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 0.00  MEM: 0.0M) ***

<CMD> verifyConnectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Sat Oct 16 20:00:25 2021

Design Name: counter
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (18.6000, 14.6000)
Error Limit = 1000; Warning Limit = 50
Check all nets

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Sat Oct 16 20:00:25 2021
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)

<CMD> verifyConnectivity > verifyConnectivity_postRoute.rpt
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Sat Oct 16 20:00:38 2021

Design Name: counter
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (18.6000, 14.6000)
Error Limit = 1000; Warning Limit = 50
Check all nets

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Sat Oct 16 20:00:38 2021
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)

<CMD> setLayerPreference allM8Cont -isVisible 0
<CMD> setLayerPreference allM8Cont -isVisible 1
<CMD> setLayerPreference allM7Cont -isVisible 0
<CMD> setLayerPreference allM8Cont -isVisible 0
<CMD> setLayerPreference allM8Cont -isVisible 1
<CMD> setLayerPreference allM7Cont -isVisible 1
<CMD> saveDesign postRouteDesign
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#- Begin Save netlist data ... (date=10/16 20:01:55, mem=2345.3M)
Writing Binary DB to postRouteDesign.dat/counter.v.bin ...
#- End Save netlist data ... (date=10/16 20:01:55, total cpu=0:00:00.1, real=0:00:01.0, peak res=713.0M, current mem=2603.3M)
#- Begin Save AAE data ... (date=10/16 20:01:56, mem=2603.3M)
Saving AAE Data ...
#- End Save AAE data ... (date=10/16 20:01:56, total cpu=0:00:00.1, real=0:00:00.0, peak res=712.5M, current mem=2603.3M)
#- Begin Save clock tree data ... (date=10/16 20:01:56, mem=2603.3M)
#- End Save clock tree data ... (date=10/16 20:01:56, total cpu=0:00:00.1, real=0:00:00.0, peak res=712.6M, current mem=2603.3M)
Saving preference file postRouteDesign.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
#- Begin Save floorplan data ... (date=10/16 20:01:56, mem=2603.3M)
Saving floorplan file ...
#- End Save floorplan data ... (date=10/16 20:01:56, total cpu=0:00:00.1, real=0:00:00.0, peak res=713.1M, current mem=2603.3M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
#- Begin Save placement data ... (date=10/16 20:01:56, mem=2603.3M)
** Saving stdCellPlacement_binary (version# 1) ...
#- End Save placement data ... (date=10/16 20:01:57, total cpu=0:00:00.1, real=0:00:00.0, peak res=713.1M, current mem=2603.3M)
#- Begin Save routing data ... (date=10/16 20:01:57, mem=2603.3M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2603.3M) ***
#- End Save routing data ... (date=10/16 20:01:57, total cpu=0:00:00.1, real=0:00:00.0, peak res=714.1M, current mem=2603.3M)
Saving property file postRouteDesign.dat/counter.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2603.3M) ***
#Saving pin access info...
#
#- Begin Save power constraints data ... (date=10/16 20:01:57, mem=2603.3M)
#- End Save power constraints data ... (date=10/16 20:01:57, total cpu=0:00:00.1, real=0:00:00.0, peak res=714.1M, current mem=2603.3M)
Saving preRoute extracted patterns in file 'postRouteDesign.dat/counter.techData.gz' ...
No integration constraint in the design.
Default_rc_corner
Default_rc_corner
Default_rc_corner
Generated self-contained design postRouteDesign.dat
*** Message Summary: 0 warning(s), 0 error(s)

worst_Case best_case
<CMD> set_power_analysis_mode -reset
<CMD> set_power_analysis_mode -method static -analysis_view worst_Case -corner max -create_binary_db true -write_static_currents true -honor_negative_energy true -ignore_control_signals true
couldn't read file "power.": no such file or directory
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst *
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst *
<CMD> globalNetConnect VDD -type tiehi
<CMD> globalNetConnect VSS -type tielo
<CMD> globalNetConnect VDD -type tiehi -pin VDD -inst *
<CMD> globalNetConnect VSS -type tielo -pin VSS -inst *
<CMD> set_power_analysis_mode -reset
<CMD> set_power_analysis_mode -method static -analysis_view worst_Case -corner max -create_binary_db true -write_static_currents true -honor_negative_energy true -ignore_control_signals true
<CMD> set_power_output_dir -reset
<CMD> set_power_output_dir ./power_analysis
<CMD> set_default_switching_activity -reset
<CMD> set_default_switching_activity -input_activity 0.2 -period 10.0
'set_default_switching_activity' finished successfully.
<CMD> read_activity_file -reset
<CMD> set_power -reset
<CMD> set_powerup_analysis -reset
<CMD> set_dynamic_power_simulation -reset
<CMD> report_power -rail_analysis_format VS -outfile ./power_analysis/counter.rpt

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1291.95MB/1291.95MB)

Begin Processing Timing Window Data for Power Calculation

clk(100MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1291.95MB/1291.95MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1291.95MB/1291.95MB)

Begin Processing Signal Activity


Starting Activity Propagation
2021-Oct-16 20:05:12 (2021-Oct-16 14:35:12 GMT)
2021-Oct-16 20:05:12 (2021-Oct-16 14:35:12 GMT): 10%
2021-Oct-16 20:05:12 (2021-Oct-16 14:35:12 GMT): 20%
2021-Oct-16 20:05:12 (2021-Oct-16 14:35:12 GMT): 30%
2021-Oct-16 20:05:12 (2021-Oct-16 14:35:12 GMT): 40%
2021-Oct-16 20:05:12 (2021-Oct-16 14:35:12 GMT): 50%
2021-Oct-16 20:05:12 (2021-Oct-16 14:35:12 GMT): 60%
2021-Oct-16 20:05:12 (2021-Oct-16 14:35:12 GMT): 70%
2021-Oct-16 20:05:12 (2021-Oct-16 14:35:12 GMT): 80%

Finished Activity Propagation
2021-Oct-16 20:05:12 (2021-Oct-16 14:35:12 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1291.95MB/1291.95MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2021-Oct-16 20:05:12 (2021-Oct-16 14:35:12 GMT)
 ... Calculating switching power
2021-Oct-16 20:05:12 (2021-Oct-16 14:35:12 GMT): 10%
2021-Oct-16 20:05:12 (2021-Oct-16 14:35:12 GMT): 20%
2021-Oct-16 20:05:12 (2021-Oct-16 14:35:12 GMT): 30%
2021-Oct-16 20:05:12 (2021-Oct-16 14:35:12 GMT): 40%
2021-Oct-16 20:05:12 (2021-Oct-16 14:35:12 GMT): 50%
2021-Oct-16 20:05:12 (2021-Oct-16 14:35:12 GMT): 60%
 ... Calculating internal and leakage power
2021-Oct-16 20:05:12 (2021-Oct-16 14:35:12 GMT): 70%
2021-Oct-16 20:05:12 (2021-Oct-16 14:35:12 GMT): 80%
2021-Oct-16 20:05:12 (2021-Oct-16 14:35:12 GMT): 90%

Finished Calculating power
2021-Oct-16 20:05:12 (2021-Oct-16 14:35:12 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1291.95MB/1291.95MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1291.95MB/1291.95MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=1291.95MB/1291.95MB)

Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.00162568 	   89.7118%
Total Switching Power:       0.00018000 	    9.9329%
Total Leakage Power:         0.00000644 	    0.3553%
Total Power:                 0.00181212
-----------------------------------------------------------------------------------------
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1291.95MB/1291.95MB)

Begin Creating Binary Database
Ended Creating Binary Database: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1291.98MB/1291.98MB)

Output file is ./power_analysis/counter.rpt.
worst_Case best_case
<CMD> set_rail_analysis_mode -method era_static -power_switch_eco false -generate_movies false -save_voltage_waveforms false -generate_decap_eco true -accuracy xd -analysis_view worst_Case -process_techgen_em_rules false -enable_rlrp_analysis false -extraction_tech_file ../../TechFile/qrcTechFile.tch -vsrc_search_distance 50 -ignore_shorts false -enable_manufacturing_effects false -report_via_current_direction false
worst_Case best_case
worst_Case best_case
**WARN: (VOLTUS-1179):	Settings of all PG nets have been reset to default due to change in the analysis view using set_rail_analysis_mode. Re-run set_pg_nets to set threshold values based on design requirements.
<CMD> setDrawView place
<CMD> uiSetTool select
<CMD> uiSetTool select
**WARN: (VOLTUS_ERA-3383):	Command "add_pad_location" will be obsolete in the next major release.
<CMD> uiSetTool select
**WARN: (VOLTUS_ERA-3383):	Command "add_pad_location" will be obsolete in the next major release.
<CMD> create_power_pads -net VDD -vsrc_file counter.pp
Saving DC sources to file counter.pp.
**ERROR: (VOLTUS-1220):	Numbers of Ground Nets and Voltages must be same.
**ERROR: (VOLTUS-1220):	Numbers of Ground Nets and Voltages must be same.
**ERROR: (VOLTUS-1014):	Domain name is not given; only one power or one ground net is allowed to be specified.
<CMD> set_pg_nets -net VDD -voltage 0.9 -threshold 0.81
<CMD> set_power_data -reset
<CMD> set_power_data -format current -scale 1 power_analysis/static_VDD.ptiavg
<CMD> set_power_pads -reset
<CMD> set_power_pads -net VDD -format xy -file counter.pp
<CMD> set_package -reset
<CMD> set_package -spice {} -mapping {}
<CMD> set_net_group -reset
<CMD> set_advanced_rail_options -reset
<CMD> analyze_rail -type net -results_directory ./rail_analysis VDD
Started PGV Library Generator at 20:10:42 10/16/2021

** INFO:  (VOLTUS_LGEN-3599): Library generation settings: 
	Mode: TECH 
	Capacitance: area_cap 
	Current Distribution: estimation 
	Grid Port Definition: LEF 
	Grid Current Sinks: LEF pin 
	Power Gate: no

** INFO:  (VOLTUS_LGEN-3598): Processing LEF files: 
/afs/iitd.ac.in/user/e/ee/eey217523/counter_physical/LEF_file/trial_gcd.lef

** INFO:  (VOLTUS_LGEN-3611): No lef leyarmap specified. Tool has
internally generated the mapping between technology layers and lef layers
using information in technology file and technology lef. To specify your
own layer mapping, use set_pg_library_mode -lef_layermap.

  TECH-LAYER    LEF-LAYER
  PLYCONT    CONT
  ME1_C    ME1
  VIA1    VI1
  ME2_C    ME2
  VIA2    VI2
  ME3_C    ME3
  VIA3    VI3
  ME4_C    ME4
  VIA4    VI4
  ME5_C    ME5
  VIA5    VI5
  ME6_C    ME6
  VIA6    VI6
  ME7_C    ME7
  VIA7    VI7
  ME8_C    ME8
  ALVIA    TMV_RDL
  ALRDL_C    AL_RDL


** INFO:  (VOLTUS_LGEN-3606): 
Power Grid View Generation Statistics:
        # Total number of cells: 1088 
        # TECH view created: 1088 (100%)
Finished PGV Library Generator at 20:11:53 10/16/2021 (cpu=0:00:12, real=0:01:11, peak mem=0.00MB)
Current Voltus resource usage: (total cpu=0:00:00, real=0:00:00, mem=0.00MB)
All Virtual Vias and Virtual followpins have been skipped. No incremental def would be generated.
-process 90                             # int, default=90, min=7, max=250
* voltus_rail
*	Version v16.26-s009_1 (03/07/2018 04:12:05)
*	Copyright 2007 - 2013 Cadence Design Systems, Inc.
*
*	Run by eey217523 on Sat Oct 16 20:11:57 2021
*	Executing 64 bit version on host: raman1
*


Started Rail Analysis at 20:11:53 10/16/2021


Multi-CPU Configuration:
	#CPU: 1
	Mode: local
	Host: raman1

Analyze Rail Settings:
	Temp directory: /tmp/innovus_temp_75818_raman1_eey217523_QQ8God
	Output directory: ./rail_analysis
	Run directory: ./rail_analysis/VDD_25C_avg_1

Running R  extraction for /tmp/innovus_temp_75818_raman1_eey217523_QQ8God/eps_out_75818.def.gz ...

Invoking: "/cad/cadence/digital_ic_design/innovus/tools.lnx86/ssvtools/bin/64bit/voltus_scheduler   -nt 1   -usecellid  -session_file ./work/sfe.session   -cmd ./work/voltus_scheduler.cmd" ...
Begin Preparing Data for Parasitic Extraction
Extracting following DFM effects:
MetalFill        : n/a
WEE Effects      : OFF
Erosion Effects  : n/a
T/B Enlargements : ON
R(w) Effects     : n/a
R(w,s) Effects   : OFF
R(sw,st) Effects : n/a
TC(w) Effects    : n/a
Some effects indicate n/a because of non-availability of relevant input data (or) requested to be off.
Ended Preparing Data for Parasitic Extraction: (cpu=0:00:01, real=0:00:01, mem(process/total)=292.93MB/292.93MB)

Invoking: "/cad/cadence/digital_ic_design/innovus/tools.lnx86/ssvtools/bin/64bit/voltus_scheduler -skip_prep -nt 1 -usecellid -session_file ./work/sfe.session -cmd ./work/voltus_scheduler.cmd -zx /cad/cadence/digital_ic_design/innovus/tools.lnx86/ssvtools/bin/64bit/voltus_extractor" ...
Begin Parasitic Extraction
Extracting Progress:
    0% at 20:12:00 10/16/2021
  100% at 20:12:04 10/16/2021
Ended Parasitic Extraction: (cpu=0:00:01, real=0:00:03, mem(process/total)=9.32MB/9.32MB)

Invoking: "/cad/cadence/digital_ic_design/innovus/tools.lnx86/ssvtools/bin/64bit/voltus_railmg -net VDD -era -o ./rail_analysis/VDD_25C_avg_1/VDD -sfedb ./work/SFEDB -pgdb ./work/VDD -pvl ./rail_analysis/era_work/incremental_output0/pgv/techonly.cl -supply 0.9  -viewfile ./work/cell.views -hierchar \/ -npa -usedefpins -check_cell_conn -partition 1 -temperature 25" ...

Begin Merging Power Grid for net VDD

    voltus_railmg64 Version v16.26-s009_1 (03/07/2018 04:12:05)
----------------------------------------------------
    Copyright 2007 - 2013 Cadence Design Systems, Inc.

SFE DB name      = ./work/SFEDB
PGDB             = ./work/VDD
PVLibrary        = ./rail_analysis/era_work/incremental_output0/pgv/techonly.cl
PowerFile        = 
PowerFileList    = 
PowerScale       = 1
SupplyVoltage    = 0.9
ViewFile         = ./work/cell.views
DefaultView      = 15
LayerBiasFile    = 
IgnoreMacrosFile = 
PVLibPath = ./rail_analysis/era_work/incremental_output0/pgv
PVLibName = techonly.cl
Loading SFE DB ./work/SFEDB  (2021-Oct-16 20:12:06 (2021-Oct-16 14:42:06 GMT)) ...
DieArea = (0,0) - (186000,146000)
DEF distance scale factor = 10000
number of components = 8
number of components processed = 8
number of cell types = 8
** WARN:  (VOLTUS_RAIL-4022): The cell type "macro" didn't match any cell in cell libraries.
** WARN:  (VOLTUS_RAIL-4022): The cell type "io" didn't match any cell in cell libraries.
** WARN:  (VOLTUS_RAIL-4022): The cell type "powergate" didn't match any cell in cell libraries.
PGDBPath   = ./work
PGDBDesign = VDD_part_0
Merging RC data from ./work/VDD 
 (2021-Oct-16 20:12:06 (2021-Oct-16 14:42:06 GMT)) 
 Current Memory Usage : 128 Mb ...
Number of nets = 1

Technology file layers:
    CSUBSTRATE
    NSD_C
    PSD_C
    PLY_C
    PLYCONT
    DIFFCONT
    DIFFCONT
    ME1_C
    VIA1
    ME2_C
    VIA2
    ME3_C
    VIA3
    ME4_C
    VIA4
    ME5_C
    VIA5
    ME6_C
    MMCBP_C
    MMCTP_C
    VIA6
    VIABP
    VIATP
    ME7_C
    VIA7
    ME8_C
    ALVIA
    ALRDL_C
Cell library layers:
    CSUBSTRATE	id=0	type=0
    NSD_C	id=1	type=6
    PSD_C	id=2	type=6
    PLY_C	id=3	type=5
    PLYCONT	id=4	type=2
    DIFFCONT	id=5	type=2
    ME1_C	id=6	type=1
    VIA1	id=7	type=2
    ME2_C	id=8	type=1
    VIA2	id=9	type=2
    ME3_C	id=10	type=1
    VIA3	id=11	type=2
    ME4_C	id=12	type=1
    VIA4	id=13	type=2
    ME5_C	id=14	type=1
    VIA5	id=15	type=2
    ME6_C	id=16	type=1
    MMCBP_C	id=17	type=1
    MMCTP_C	id=18	type=1
    VIA6	id=19	type=2
    VIABP	id=20	type=2
    VIATP	id=21	type=2
    ME7_C	id=22	type=1
    VIA7	id=23	type=2
    ME8_C	id=24	type=1
    ALVIA	id=25	type=2
    ALRDL_C	id=26	type=1
PGDB layers:
    ME8_C	id=0	type=M
    VIA7	id=1	type=V
    ME7_C	id=2	type=M
    VIA6	id=3	type=V
    ME6_C	id=4	type=M
    VIA5	id=5	type=V
    ME5_C	id=6	type=M
    VIA4	id=7	type=V
    ME4_C	id=8	type=M
    VIA3	id=9	type=V
    ME3_C	id=10	type=M
    VIA2	id=11	type=V
    ME2_C	id=12	type=M
    VIA1	id=13	type=V
    ME1_C	id=14	type=M
	78 (78 counted) resistors
Merging cell power views for net VDD 
 (2021-Oct-16 20:12:07 (2021-Oct-16 14:42:07 GMT)) 
 Current Memory Usage : 128 Mb ...
Merged power views for 8 cells 
 (2021-Oct-16 20:12:07 (2021-Oct-16 14:42:07 GMT)) 
 Current Memory Usage : 128 Mb .
Processed 8 cell internal tap current sources.
Processed 0 cell internal resistors.

cell name                 #instances   view type
----------------------------------------------------------------
DFM2RA                          1      tech
MXB2M1RA                        1      tech
AOI211M2R                       1      tech
AOI32M2R                        1      tech
NR2M2R                          1      tech
DFQM2RA                         1      tech
DFZRM2RA                        1      tech
CKINVM2R                        1      tech


EM: 0  IR: 0  Early: 0  Tech: 8  Unused: 0

Ended Merging Power Grid for net VDD: (cpu=0:00:01, real=0:00:01, mem(process/total)=297.62MB/297.62MB)

Begin Preparing Data for Rail Analysis
  Power Pin Location File: /afs/iitd.ac.in/user/e/ee/eey217523/counter_physical/Counter/physical_design/counter.pp
  # Voltage Source Added/Total (%): 2/2 (100.00%)

  Power Database: power_analysis/static_VDD.ptiavg
  # Current Taps Matched/Total (%): 8/8 (100.00%)
  # Instances Matched: 8
Ended Preparing Data for Rail Analysis: (cpu=0:00:01, real=0:00:00, mem(process/total)=37.55MB/37.55MB)


Begin Steady-State Analysis
  Total current loaded = 2.01347e-06A

Ended Steady-State Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=41.02MB/41.02MB)

Begin Report Generation


Net VDD:


Begin Preparing Database for Report Generation

Circuit profile:
                                                      Current    Voltage
Layer Name                       Nodes   Resistors    Sources    Sources
----- --------------------  ----------  ----------  ---------  ---------
0     ME8_C                          9           6          0          0
1     VIA7                           0           8          0          0
2     ME7_C                         20          14          0          2
3     VIA6                           0          12          0          0
4     ME6_C                         12           4          0          0
5     VIA5                           0           4          0          0
6     ME5_C                          4           0          0          0
7     VIA4                           0           4          0          0
8     ME4_C                          4           0          0          0
9     VIA3                           0           4          0          0
10    ME3_C                          4           0          0          0
11    VIA2                           0           4          0          0
12    ME2_C                          4           0          0          0
13    VIA1                           0           4          0          0
14    ME1_C                         16          14          8          0
                            ----------  ----------  ---------  ---------
15    Circuit total                 73          78          8          2
Ended Preparing Database for Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total)=300.52MB/300.52MB)

Initializing Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total)=300.52MB/300.52MB)

Begin IR Drop (Linear) Report Generation
  Voltage: 0.9
  Threshold: 0.81
  Minimum, Average, Maximum IR Drop: 0.900V, 0.900V, 0.900V
    Range 1(    0.900V  -      0.900V ):         3 (  4.17%)
    Range 2(    0.900V  -      0.900V ):         7 (  9.72%)
    Range 3(    0.900V  -      0.900V ):         2 (  2.78%)
    Range 4(    0.900V  -      0.900V ):         1 (  1.39%)
    Range 5(    0.900V  -      0.900V ):         4 (  5.56%)
    Range 6(    0.900V  -      0.900V ):        16 ( 22.22%)
    Range 7(    0.900V  -      0.900V ):        15 ( 20.83%)
    Range 8(    0.900V  -      0.900V ):        24 ( 33.33%)
    Layer with maximum IR Drop:  ME1_C
      ME8_C: 3.7057e-07 [0.9 - 0.9]
      ME7_C: 4.9492e-07 [0.9 - 0.9]
      ME6_C: 4.6391e-07 [0.9 - 0.9]
      ME5_C: 3.7802e-07 [0.9 - 0.9]
      ME4_C: 3.8431e-07 [0.9 - 0.9]
      ME3_C: 4.0109e-07 [0.9 - 0.9]
      ME2_C: 4.1787e-07 [0.9 - 0.9]
      ME1_C: 1.2409e-06 [0.9 - 0.9]
  IR Report: ./rail_analysis/VDD_25C_avg_1/Reports/VDD/VDD.main.rpt
  GIF plot: ./rail_analysis/VDD_25C_avg_1/Reports/VDD/ir_linear.gif
Ended IR Drop (Linear) Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total)=302.82MB/302.82MB)

Begin IR Drop (Limit) Report Generation
  Voltage: 0.9
  Threshold: 0.81
  Minimum, Average, Maximum IR Drop: 0.900V, 0.900V, 0.900V
    Range 1(    0.810V  -      0.810V ):         0 (  0.00%)
    Range 2(    0.810V  -      0.818V ):         0 (  0.00%)
    Range 3(    0.818V  -      0.825V ):         0 (  0.00%)
    Range 4(    0.825V  -      0.832V ):         0 (  0.00%)
    Range 5(    0.832V  -      0.840V ):         0 (  0.00%)
    Range 6(    0.840V  -      0.847V ):         0 (  0.00%)
    Range 7(    0.847V  -      0.855V ):         0 (  0.00%)
    Range 8(    0.855V  -      0.900V ):        72 (100.00%)
    Layer with maximum IR Drop:  ME1_C
      ME8_C: 3.7057e-07 [0.9 - 0.9]
      ME7_C: 4.9492e-07 [0.9 - 0.9]
      ME6_C: 4.6391e-07 [0.9 - 0.9]
      ME5_C: 3.7802e-07 [0.9 - 0.9]
      ME4_C: 3.8431e-07 [0.9 - 0.9]
      ME3_C: 4.0109e-07 [0.9 - 0.9]
      ME2_C: 4.1787e-07 [0.9 - 0.9]
      ME1_C: 1.2409e-06 [0.9 - 0.9]
  IR Report: ./rail_analysis/VDD_25C_avg_1/Reports/VDD/VDD.main.rpt
  GIF plot: ./rail_analysis/VDD_25C_avg_1/Reports/VDD/ir_limit.gif
Ended IR Drop (Limit) Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total)=302.82MB/302.82MB)

Begin Tap Current Report Generation
  Minimum, Average, Maximum Tap Current: 15.025nA, 0.252uA, 0.629uA
  Total current: 2.013uA
    Range 1(   1.000mA  -     1.000GA ):         0 (  0.00%)
    Range 2(   0.100mA  -     1.000mA ):         0 (  0.00%)
    Range 3(  10.000uA  -     0.100mA ):         0 (  0.00%)
    Range 4(   1.000uA  -    10.000uA ):         0 (  0.00%)
    Range 5(   0.100uA  -     1.000uA ):         3 ( 37.50%)
    Range 6(  10.000nA  -     0.100uA ):         5 ( 62.50%)
    Range 7(   1.000nA  -    10.000nA ):         0 (  0.00%)
    Range 8(    0.000A  -     1.000nA ):         0 (  0.00%)
  GIF plot: ./rail_analysis/VDD_25C_avg_1/Reports/VDD/tc.gif
Ended Tap Current Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total)=302.82MB/302.82MB)


Begin Resistor Current Report Generation
  Minimum, Average, Maximum Resistor Current: 0.448nA, 0.383uA, 1.010uA
    Range 1(   1.000mA  -     1.000GA ):         0 (  0.00%)
    Range 2(   0.100mA  -     1.000mA ):         0 (  0.00%)
    Range 3(  10.000uA  -     0.100mA ):         0 (  0.00%)
    Range 4(   1.000uA  -    10.000uA ):         2 (  2.56%)
    Range 5(   0.100uA  -     1.000uA ):        57 ( 73.08%)
    Range 6(  10.000nA  -     0.100uA ):         7 (  8.97%)
    Range 7(   1.000nA  -    10.000nA ):         6 (  7.69%)
    Range 8(   0.100nA  -     1.000nA ):         6 (  7.69%)
  GIF plot: ./rail_analysis/VDD_25C_avg_1/Reports/VDD/rc.gif
Ended Resistor Current Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total)=303.08MB/303.08MB)


Begin Instance Based IR Drop Report Generation
  Minimum, Average, Maximum Instance Based IR Drop: 0.900V, 0.900V, 0.900V
    Range 1(    0.810V  -      0.810V ):         0 (  0.00%)
    Range 2(    0.810V  -      0.817V ):         0 (  0.00%)
    Range 3(    0.817V  -      0.825V ):         0 (  0.00%)
    Range 4(    0.825V  -      0.832V ):         0 (  0.00%)
    Range 5(    0.832V  -      0.840V ):         0 (  0.00%)
    Range 6(    0.840V  -      0.847V ):         0 (  0.00%)
    Range 7(    0.847V  -      0.855V ):         0 (  0.00%)
    Range 8(    0.855V  -      0.900V ):         8 (100.00%)
  GIF plot: ./rail_analysis/VDD_25C_avg_1/Reports/VDD/iv.gif
Ended Instance Based IR Drop Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total)=303.34MB/303.34MB)


Begin Resistor Voltage Report Generation
  Minimum, Average, Maximum Resistor Voltage: 22.414pV, 84.430nV, 1.000uV
    Range 1(   0.875uV  -     1.000uV ):         1 (  1.28%)
    Range 2(   0.750uV  -     0.875uV ):         1 (  1.28%)
    Range 3(   0.625uV  -     0.750uV ):         1 (  1.28%)
    Range 4(   0.500uV  -     0.625uV ):         1 (  1.28%)
    Range 5(   0.375uV  -     0.500uV ):         0 (  0.00%)
    Range 6(   0.250uV  -     0.375uV ):         0 (  0.00%)
    Range 7(   0.125uV  -     0.250uV ):         3 (  3.85%)
    Range 8(  22.414pV  -     0.125uV ):        71 ( 91.03%)
  GIF plot: ./rail_analysis/VDD_25C_avg_1/Reports/VDD/rv.gif
Ended Resistor Voltage Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total)=303.34MB/303.34MB)


Begin Voltage Source Current Report Generation
  Minimum, Average, Maximum Voltage Source Current: -1.010uA, -1.005uA, -0.999uA
  Total Current: -2.010uA
    Range 1(  -1.010uA  -    -1.009uA ):         1 ( 50.00%)
    Range 2(  -1.009uA  -    -1.008uA ):         0 (  0.00%)
    Range 3(  -1.008uA  -    -1.006uA ):         0 (  0.00%)
    Range 4(  -1.006uA  -    -1.005uA ):         0 (  0.00%)
    Range 5(  -1.005uA  -    -1.003uA ):         0 (  0.00%)
    Range 6(  -1.003uA  -    -1.002uA ):         0 (  0.00%)
    Range 7(  -1.002uA  -    -1.001uA ):         0 (  0.00%)
    Range 8(  -1.001uA  -    -0.999uA ):         1 ( 50.00%)
  GIF plot: ./rail_analysis/VDD_25C_avg_1/Reports/VDD/vc.gif
Ended Voltage Source Current Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total)=303.34MB/303.34MB)


Begin Power Gate Voltage Report Generation
  No data found.
Ended Power Gate Voltage Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total)=303.34MB/303.34MB)


Begin Power Gate I/Idsat Report Generation
  No data found.
Ended Power Gate I/Idsat Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total)=303.34MB/303.34MB)


Begin Weak Grid Connectivity Report
Ended Weak Grid Connectivity Report: (cpu=0:00:00, real=0:00:00, mem(process/total)=303.59MB/303.59MB)


Begin Grid Integrity Report Generation
  # Missing Cell Power-Grid Views: 0
  # Physically Disconnected Instances: 0
  # Instances with Floating Power Pins: 0
  # Disconnected Wire Segments: 0
  # Weakly Connected Metal Segments: 0
  # Dropped Voltage Sources: 0
Ended Grid Integrity Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total)=303.59MB/303.59MB)

Ended Report Generation: (cpu=0:00:01, real=0:00:00, mem(process/total)=303.59MB/303.59MB)


Rail Analysis Statistics:
Warning messages:      3
Error messages:        0

Rail Analysis completed successfully.

Finished Rail Analysis at 20:12:09 10/16/2021 (cpu=0:00:08, real=0:00:16, peak mem=0.00MB)
Current Voltus resource usage: (total cpu=0:00:00, real=0:00:00, mem=0.00MB)
<CMD> getCTSMode -engine -quiet
<CMD> streamOut counter -mapFile streamOut.map -libName DesignLib -units 2000 -mode ALL
Parse map file...
**WARN: (IMPOGDS-399):	 Only 2 layer(s) (CONT ME1) of a VIA object is(are) specified in map file 'streamOut.map'. A VIA object needs 3 layers (LLLVT CONT ME1) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): LLLVT or remove VIA construct(s) from the map file for the following layer(s): CONT ME1.
Type 'man IMPOGDS-399' for more detail.
**WARN: (IMPOGDS-399):	 Only 2 layer(s) (CONT ME1) of a VIAFILL object is(are) specified in map file 'streamOut.map'. A VIAFILL object needs 3 layers (LLLVT CONT ME1) being specified at the same time in the map file. Add VIAFILL contruct(s) to the map file for the following layer(s): LLLVT or remove VIAFILL construct(s) from the map file for the following layer(s): CONT ME1.
Type 'man IMPOGDS-399' for more detail.
**WARN: (IMPOGDS-399):	 Only 2 layer(s) (CONT ME1) of a VIAFILLOPC object is(are) specified in map file 'streamOut.map'. A VIAFILLOPC object needs 3 layers (LLLVT CONT ME1) being specified at the same time in the map file. Add VIAFILLOPC contruct(s) to the map file for the following layer(s): LLLVT or remove VIAFILLOPC construct(s) from the map file for the following layer(s): CONT ME1.
Type 'man IMPOGDS-399' for more detail.
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    191                             COMP
    192                          DIEAREA
    1                               CONT
    2                               CONT
    5                               CONT
    3                               CONT
    4                               CONT
    6                               CONT
    7                               CONT
    8                                ME1
    9                                ME1
    10                               ME1
    11                               ME1
    14                               ME1
    12                               ME1
    13                               ME1
    15                               ME1
    16                               ME1
    17                               ME1
    22                               VI1
    23                               VI1
    26                               VI1
    24                               VI1
    25                               VI1
    27                               VI1
    28                               VI1
    29                               ME2
    30                               ME2
    31                               ME2
    32                               ME2
    35                               ME2
    33                               ME2
    34                               ME2
    36                               ME2
    37                               ME2
    38                               ME2
    43                               VI2
    44                               VI2
    47                               VI2
    45                               VI2
    46                               VI2
    48                               VI2
    49                               VI2
    50                               ME3
    51                               ME3
    52                               ME3
    53                               ME3
    56                               ME3
    54                               ME3
    55                               ME3
    57                               ME3
    58                               ME3
    59                               ME3
    64                               VI3
    65                               VI3
    68                               VI3
    66                               VI3
    67                               VI3
    69                               VI3
    70                               VI3
    71                               ME4
    72                               ME4
    73                               ME4
    74                               ME4
    77                               ME4
    75                               ME4
    76                               ME4
    78                               ME4
    79                               ME4
    80                               ME4
    85                               VI4
    86                               VI4
    89                               VI4
    87                               VI4
    88                               VI4
    90                               VI4
    91                               VI4
    92                               ME5
    93                               ME5
    94                               ME5
    95                               ME5
    98                               ME5
    96                               ME5
    97                               ME5
    99                               ME5
    100                              ME5
    101                              ME5
    106                              VI5
    107                              VI5
    110                              VI5
    108                              VI5
    109                              VI5
    111                              VI5
    112                              VI5
    113                              ME6
    114                              ME6
    115                              ME6
    116                              ME6
    119                              ME6
    117                              ME6
    118                              ME6
    120                              ME6
    121                              ME6
    122                              ME6
    127                              VI6
    128                              VI6
    131                              VI6
    129                              VI6
    130                              VI6
    132                              VI6
    133                              VI6
    134                              ME7
    135                              ME7
    136                              ME7
    137                              ME7
    140                              ME7
    138                              ME7
    139                              ME7
    141                              ME7
    142                              ME7
    143                              ME7
    148                              VI7
    149                              VI7
    152                              VI7
    150                              VI7
    151                              VI7
    153                              VI7
    154                              VI7
    155                              ME8
    156                              ME8
    157                              ME8
    158                              ME8
    161                              ME8
    159                              ME8
    160                              ME8
    162                              ME8
    163                              ME8
    164                              ME8
    169                          TMV_RDL
    170                          TMV_RDL
    173                          TMV_RDL
    171                          TMV_RDL
    172                          TMV_RDL
    174                          TMV_RDL
    175                          TMV_RDL
    176                           AL_RDL
    177                           AL_RDL
    178                           AL_RDL
    179                           AL_RDL
    182                           AL_RDL
    180                           AL_RDL
    181                           AL_RDL
    183                           AL_RDL
    184                           AL_RDL
    185                           AL_RDL
    18                               ME1
    19                               ME1
    20                               ME1
    21                               ME1
    39                               ME2
    40                               ME2
    41                               ME2
    42                               ME2
    60                               ME3
    61                               ME3
    62                               ME3
    63                               ME3
    81                               ME4
    82                               ME4
    83                               ME4
    84                               ME4
    102                              ME5
    103                              ME5
    104                              ME5
    105                              ME5
    123                              ME6
    124                              ME6
    125                              ME6
    126                              ME6
    144                              ME7
    145                              ME7
    146                              ME7
    147                              ME7
    165                              ME8
    166                              ME8
    167                              ME8
    168                              ME8
    186                           AL_RDL
    187                           AL_RDL
    188                           AL_RDL
    189                           AL_RDL


Stream Out Information Processed for GDS version 3:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                              8

Ports/Pins                             0

Nets                                  62
    metal layer ME1                    1
    metal layer ME2                   38
    metal layer ME3                   21
    metal layer ME4                    2

    Via Instances                     54

Special Nets                          28
    metal layer ME1                   12
    metal layer ME6                    8
    metal layer ME7                    4
    metal layer ME8                    4

    Via Instances                     80

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                                  19
    metal layer ME1                    5
    metal layer ME2                    7
    metal layer ME3                    5
    metal layer ME8                    2


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
<CMD> saveNetlist counter.v
Writing Netlist "counter.v" ...
Loading  (counter)
Traverse HInst (counter)
<CMD> setLayerPreference violation -isVisible 1
<CMD> violationBrowser -all -no_display_false
<CMD_INTERNAL> violationBrowserClose
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postRoute -hold -si -pathReports -slackReports -numPaths 50 -prefix counter_postRoute -outDir timingReports
**WARN: (IMPOPT-7017):	The command 'timeDesign -postRoute -si [-hold | -reportOnly]' is obsolete. To avoid this warning and to ensure compatibility with future releases you should use the very latest Signoff AAE SI Analysis. To do this ensure that'setDelayCalMode -engine default -siAware true' is set & use 'timeDesign -postRoute [-hold | -reportOnly]'.
<CMD> timeDesign -signOff
The setDelayCalMode -SIAware true is set. Running Signoff AAE-SI Analysis.
Restoring the original setting for timing_disable_library_data_to_data_checks. Setting it to 'false'.
Restoring the original setting for timing_disable_user_data_to_data_checks. Setting it to 'false'.
 Reset EOS DB
Ignoring AAE DB Resetting ...
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
This command "timeDesign -signOff" required an extra checkout of license tpsxl.
Additional license(s) checked out: 1 'Tempus_Timing_Signoff_XL' license(s)
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
Extraction called for design 'counter' of instances=8 and nets=14 using extraction engine 'postRoute' at effort level 'signoff' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
**ERROR: (IMPEXT-5072):	Quantus QRC extraction failed because the executable 'qrc' could not be found. Install Quantus QRC and add the path to the Quantus qrc executable in the PATH variable and rerun extraction.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: counter
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Extraction called for design 'counter' of instances=8 and nets=14 using extraction engine 'postRoute' at effort level 'signoff' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
**ERROR: (IMPEXT-5072):	Quantus QRC extraction failed because the executable 'qrc' could not be found. Install Quantus QRC and add the path to the Quantus qrc executable in the PATH variable and rerun extraction.
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
 Report inititialization with DMWrite ... (0, Worst)
Total number of fetched objects 12
AAE_INFO-618: Total number of nets in the design is 14,  78.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2465.46 CPU=0:00:00.0 REAL=0:00:00.0)
esiiDumpWaveformsThread is successfull 1 
Save waveform /tmp/innovus_temp_75818_raman1_eey217523_QQ8God/.AAE_oljRNi/.AAE_75818/waveform.data in separate thread...
Finish pthread dumping compressed waveforms.
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2473.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2473.5M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
 Report inititialization with DMUpdate ... (1, Worst)
Glitch Analysis: View worst_Case -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View worst_Case -- Total Number of Nets Analyzed = 12. 
Total number of fetched objects 12
AAE_INFO-618: Total number of nets in the design is 14,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2449.51 CPU=0:00:00.0 REAL=0:00:00.0)
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: counter
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Extraction called for design 'counter' of instances=8 and nets=14 using extraction engine 'postRoute' at effort level 'signoff' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
**ERROR: (IMPEXT-5072):	Quantus QRC extraction failed because the executable 'qrc' could not be found. Install Quantus QRC and add the path to the Quantus qrc executable in the PATH variable and rerun extraction.
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
 Report inititialization with DMWrite ... (0, Worst)
Total number of fetched objects 12
AAE_INFO-618: Total number of nets in the design is 14,  78.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2481.51 CPU=0:00:00.0 REAL=0:00:00.0)
esiiDumpWaveformsThread is successfull 1 
Save waveform /tmp/innovus_temp_75818_raman1_eey217523_QQ8God/.AAE_oljRNi/.AAE_75818/waveform.data in separate thread...
Finish pthread dumping compressed waveforms.
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2489.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2489.5M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
 Report inititialization with DMUpdate ... (1, Worst)
Glitch Analysis: View worst_Case -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View worst_Case -- Total Number of Nets Analyzed = 12. 
Total number of fetched objects 12
AAE_INFO-618: Total number of nets in the design is 14,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2457.51 CPU=0:00:00.0 REAL=0:00:00.0)
 Report inititialization with DMUpdate ... (1, Worst)
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: counter
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Extraction called for design 'counter' of instances=8 and nets=14 using extraction engine 'postRoute' at effort level 'signoff' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
**ERROR: (IMPEXT-5072):	Quantus QRC extraction failed because the executable 'qrc' could not be found. Install Quantus QRC and add the path to the Quantus qrc executable in the PATH variable and rerun extraction.
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
 Report inititialization with DMWrite ... (0, Worst)
Total number of fetched objects 12
AAE_INFO-618: Total number of nets in the design is 14,  78.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2466.55 CPU=0:00:00.0 REAL=0:00:00.0)
esiiDumpWaveformsThread is successfull 1 
Save waveform /tmp/innovus_temp_75818_raman1_eey217523_QQ8God/.AAE_oljRNi/.AAE_75818/waveform.data in separate thread...
Finish pthread dumping compressed waveforms.
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2474.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2474.5M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
 Report inititialization with DMUpdate ... (1, Worst)
Glitch Analysis: View worst_Case -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View worst_Case -- Total Number of Nets Analyzed = 12. 
Total number of fetched objects 12
AAE_INFO-618: Total number of nets in the design is 14,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2442.55 CPU=0:00:00.0 REAL=0:00:00.0)
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: counter
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Extraction called for design 'counter' of instances=8 and nets=14 using extraction engine 'postRoute' at effort level 'signoff' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
**ERROR: (IMPEXT-5072):	Quantus QRC extraction failed because the executable 'qrc' could not be found. Install Quantus QRC and add the path to the Quantus qrc executable in the PATH variable and rerun extraction.
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
 Report inititialization with DMWrite ... (0, Worst)
Total number of fetched objects 12
AAE_INFO-618: Total number of nets in the design is 14,  78.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2474.55 CPU=0:00:00.0 REAL=0:00:00.0)
esiiDumpWaveformsThread is successfull 1 
Save waveform /tmp/innovus_temp_75818_raman1_eey217523_QQ8God/.AAE_oljRNi/.AAE_75818/waveform.data in separate thread...
Finish pthread dumping compressed waveforms.
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2482.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2482.5M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
 Report inititialization with DMUpdate ... (1, Worst)
Glitch Analysis: View worst_Case -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View worst_Case -- Total Number of Nets Analyzed = 12. 
Total number of fetched objects 12
AAE_INFO-618: Total number of nets in the design is 14,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2450.55 CPU=0:00:00.0 REAL=0:00:00.0)
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
**ERROR: (IMPEXT-5072):	Quantus QRC extraction failed because the executable 'qrc' could not be found. Install Quantus QRC and add the path to the Quantus qrc executable in the PATH variable and rerun extraction.
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
 Report inititialization with DMWrite ... (0, Worst)
Total number of fetched objects 12
AAE_INFO-618: Total number of nets in the design is 14,  78.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2490.09 CPU=0:00:00.0 REAL=0:00:00.0)
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
 Report inititialization with DMUpdate ... (1, Worst)
Glitch Analysis: View worst_Case -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View worst_Case -- Total Number of Nets Analyzed = 12. 
Total number of fetched objects 12
AAE_INFO-618: Total number of nets in the design is 14,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2466.09 CPU=0:00:00.0 REAL=0:00:00.0)
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
**ERROR: (IMPEXT-5072):	Quantus QRC extraction failed because the executable 'qrc' could not be found. Install Quantus QRC and add the path to the Quantus qrc executable in the PATH variable and rerun extraction.
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
 Report inititialization with DMWrite ... (0, Worst)
Total number of fetched objects 12
AAE_INFO-618: Total number of nets in the design is 14,  78.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2498.09 CPU=0:00:00.0 REAL=0:00:00.0)
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
 Report inititialization with DMUpdate ... (1, Worst)
Glitch Analysis: View worst_Case -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View worst_Case -- Total Number of Nets Analyzed = 12. 
Total number of fetched objects 12
AAE_INFO-618: Total number of nets in the design is 14,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2474.09 CPU=0:00:00.0 REAL=0:00:00.0)
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
**ERROR: (IMPEXT-5072):	Quantus QRC extraction failed because the executable 'qrc' could not be found. Install Quantus QRC and add the path to the Quantus qrc executable in the PATH variable and rerun extraction.
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
 Report inititialization with DMWrite ... (0, Worst)
Total number of fetched objects 12
AAE_INFO-618: Total number of nets in the design is 14,  78.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2506.09 CPU=0:00:00.0 REAL=0:00:00.0)
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
 Report inititialization with DMUpdate ... (1, Worst)
Glitch Analysis: View worst_Case -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View worst_Case -- Total Number of Nets Analyzed = 12. 
Total number of fetched objects 12
AAE_INFO-618: Total number of nets in the design is 14,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2482.09 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 worst_Case 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  8.679  |  9.160  |  8.679  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|    7    |    3    |    6    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.957%
Total number of glitch violations: 0
------------------------------------------------------------
Total CPU time: 3.31 sec
Total Real time: 4.0 sec
Total Memory Usage: 2415.3125 Mbytes
Reset AAE Options
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
<CMD> timeDesign -signOff -hold
The setDelayCalMode -SIAware true is set. Running Signoff AAE-SI Analysis.
 Reset EOS DB
Ignoring AAE DB Resetting ...
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
Extraction called for design 'counter' of instances=8 and nets=14 using extraction engine 'postRoute' at effort level 'signoff' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
**ERROR: (IMPEXT-5072):	Quantus QRC extraction failed because the executable 'qrc' could not be found. Install Quantus QRC and add the path to the Quantus qrc executable in the PATH variable and rerun extraction.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: counter
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Extraction called for design 'counter' of instances=8 and nets=14 using extraction engine 'postRoute' at effort level 'signoff' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
**ERROR: (IMPEXT-5072):	Quantus QRC extraction failed because the executable 'qrc' could not be found. Install Quantus QRC and add the path to the Quantus qrc executable in the PATH variable and rerun extraction.
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
*** Calculating scaling factor for min_timing_library libraries using the default operating condition of each library.
 Report inititialization with DMWrite ... (0, Best)
Total number of fetched objects 12
AAE_INFO-618: Total number of nets in the design is 14,  78.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2506.04 CPU=0:00:00.0 REAL=0:00:00.0)
esiiDumpWaveformsThread is successfull 1 
Save waveform /tmp/innovus_temp_75818_raman1_eey217523_QQ8God/.AAE_oljRNi/.AAE_75818/waveform.data in separate thread...
Finish pthread dumping compressed waveforms.
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2514.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2514.0M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
 Report inititialization with DMUpdate ... (1, Best)
Glitch Analysis: View best_case -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View best_case -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 12
AAE_INFO-618: Total number of nets in the design is 14,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2490.09 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:07:52 mem=2490.1M)
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: counter
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Extraction called for design 'counter' of instances=8 and nets=14 using extraction engine 'postRoute' at effort level 'signoff' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
**ERROR: (IMPEXT-5072):	Quantus QRC extraction failed because the executable 'qrc' could not be found. Install Quantus QRC and add the path to the Quantus qrc executable in the PATH variable and rerun extraction.
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
 Report inititialization with DMWrite ... (0, Best)
Total number of fetched objects 12
AAE_INFO-618: Total number of nets in the design is 14,  78.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2522.09 CPU=0:00:00.0 REAL=0:00:00.0)
esiiDumpWaveformsThread is successfull 1 
Save waveform /tmp/innovus_temp_75818_raman1_eey217523_QQ8God/.AAE_oljRNi/.AAE_75818/waveform.data in separate thread...
Finish pthread dumping compressed waveforms.
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2530.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2530.1M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
 Report inititialization with DMUpdate ... (1, Best)
Glitch Analysis: View best_case -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View best_case -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 12
AAE_INFO-618: Total number of nets in the design is 14,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2498.09 CPU=0:00:00.0 REAL=0:00:00.0)
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: counter
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Extraction called for design 'counter' of instances=8 and nets=14 using extraction engine 'postRoute' at effort level 'signoff' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
**ERROR: (IMPEXT-5072):	Quantus QRC extraction failed because the executable 'qrc' could not be found. Install Quantus QRC and add the path to the Quantus qrc executable in the PATH variable and rerun extraction.
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
 Report inititialization with DMWrite ... (0, Best)
Total number of fetched objects 12
AAE_INFO-618: Total number of nets in the design is 14,  78.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2530.09 CPU=0:00:00.0 REAL=0:00:00.0)
esiiDumpWaveformsThread is successfull 1 
Save waveform /tmp/innovus_temp_75818_raman1_eey217523_QQ8God/.AAE_oljRNi/.AAE_75818/waveform.data in separate thread...
Finish pthread dumping compressed waveforms.
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2538.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2538.1M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
 Report inititialization with DMUpdate ... (1, Best)
Glitch Analysis: View best_case -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View best_case -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 12
AAE_INFO-618: Total number of nets in the design is 14,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2506.09 CPU=0:00:00.0 REAL=0:00:00.0)
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
**ERROR: (IMPEXT-5072):	Quantus QRC extraction failed because the executable 'qrc' could not be found. Install Quantus QRC and add the path to the Quantus qrc executable in the PATH variable and rerun extraction.
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
 Report inititialization with DMWrite ... (0, Best)
Total number of fetched objects 12
AAE_INFO-618: Total number of nets in the design is 14,  78.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2533.58 CPU=0:00:00.0 REAL=0:00:00.0)
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
 Report inititialization with DMUpdate ... (1, Best)
Glitch Analysis: View best_case -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View best_case -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 12
AAE_INFO-618: Total number of nets in the design is 14,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2509.58 CPU=0:00:00.0 REAL=0:00:00.0)
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
**ERROR: (IMPEXT-5072):	Quantus QRC extraction failed because the executable 'qrc' could not be found. Install Quantus QRC and add the path to the Quantus qrc executable in the PATH variable and rerun extraction.
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
 Report inititialization with DMWrite ... (0, Best)
Total number of fetched objects 12
AAE_INFO-618: Total number of nets in the design is 14,  78.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2541.58 CPU=0:00:00.0 REAL=0:00:00.0)
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
 Report inititialization with DMUpdate ... (1, Best)
Glitch Analysis: View best_case -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View best_case -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 12
AAE_INFO-618: Total number of nets in the design is 14,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2517.58 CPU=0:00:00.0 REAL=0:00:00.0)
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
**ERROR: (IMPEXT-5072):	Quantus QRC extraction failed because the executable 'qrc' could not be found. Install Quantus QRC and add the path to the Quantus qrc executable in the PATH variable and rerun extraction.
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
 Report inititialization with DMWrite ... (0, Best)
Total number of fetched objects 12
AAE_INFO-618: Total number of nets in the design is 14,  78.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2549.58 CPU=0:00:00.0 REAL=0:00:00.0)
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
 Report inititialization with DMUpdate ... (1, Best)
Glitch Analysis: View best_case -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View best_case -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 12
AAE_INFO-618: Total number of nets in the design is 14,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2525.58 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 best_case 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.009  |  0.095  | -0.009  |
|           TNS (ns):| -0.012  |  0.000  | -0.012  |
|    Violating Paths:|    2    |    0    |    2    |
|          All Paths:|    4    |    3    |    3    |
+--------------------+---------+---------+---------+

Density: 65.957%
------------------------------------------------------------
Total CPU time: 2.87 sec
Total Real time: 3.0 sec
Total Memory Usage: 2430.070312 Mbytes
Reset AAE Options
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
<CMD> timeDesign -postRoute
**ERROR: (IMPOPT-7082):	timeDesign -postRoute can not be called with 'setDelayCalMode -siMode signoff' setting. 'setDelayCalMode -reset -siMode' can be used to turn it off.
<CMD> timeDesign -postRoute -hold
**ERROR: (IMPOPT-7082):	timeDesign -postRoute can not be called with 'setDelayCalMode -siMode signoff' setting. 'setDelayCalMode -reset -siMode' can be used to turn it off.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> timeDesign -postRoute -hold
**ERROR: (IMPOPT-7082):	timeDesign -postRoute can not be called with 'setDelayCalMode -siMode signoff' setting. 'setDelayCalMode -reset -siMode' can be used to turn it off.
<CMD> setDelayCalMode -reset -siMode
<CMD> timeDesign -postRoute -hold
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
 Reset EOS DB
Ignoring AAE DB Resetting ...
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst of net rst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/out[2] of net out[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/out[1] of net out[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/out[0] of net out[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 12 nets.
# ME1          H   Track-Pitch = 0.2000    Line-2-Via Pitch = 0.1850
# ME2          V   Track-Pitch = 0.2000    Line-2-Via Pitch = 0.2000
# ME3          H   Track-Pitch = 0.2000    Line-2-Via Pitch = 0.2000
# ME4          V   Track-Pitch = 0.2000    Line-2-Via Pitch = 0.2000
# ME5          H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# ME6          V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# ME7          H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
# ME8          V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
# AL_RDL       H   Track-Pitch = 6.0000    Line-2-Via Pitch = 5.4500
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer ME3's pitch = 0.2000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1082.23 (MB), peak = 1704.38 (MB)
#Extract in post route mode
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner Default_rc_corner /afs/iitd.ac.in/user/e/ee/eey217523/counter_physical/TechFile/qrcTechFile.tch 25.000000 (real) 
#ME1_C -> ME1 (1)
#ME2_C -> ME2 (2)
#ME3_C -> ME3 (3)
#ME4_C -> ME4 (4)
#ME5_C -> ME5 (5)
#ME6_C -> ME6 (6)
#ME7_C -> ME7 (7)
#ME8_C -> ME8 (8)
#ALRDL_C -> AL_RDL (9)
#SADV_On
# Corner(s) : 
#Default_rc_corner [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV_Off
#
#layer[5] tech width 400 != ict width 200.0
#
#layer[5] tech spc 400 != ict spc 200.0
#
#layer[6] tech width 400 != ict width 200.0
#
#layer[6] tech spc 400 != ict spc 200.0
#
#layer[7] tech width 800 != ict width 400.0
#
#layer[7] tech spc 800 != ict spc 400.0
#
#layer[8] tech width 800 != ict width 4000.0
#
#layer[8] tech spc 800 != ict spc 4000.0
#total pattern=165 [9, 450]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /afs/iitd.ac.in/user/e/ee/eey217523/counter_physical/TechFile/qrcTechFile.tch
#found RESMODEL /afs/iitd.ac.in/user/e/ee/eey217523/counter_physical/TechFile/qrcTechFile.tch 25.000000 
#number model r/c [1,1] [9,450] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:03, elapsed time = 00:00:04, memory = 1100.95 (MB), peak = 1704.38 (MB)
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner Default_rc_corner /afs/iitd.ac.in/user/e/ee/eey217523/counter_physical/TechFile/qrcTechFile.tch 25.000000 (real) 
#ME1_C -> ME1 (1)
#ME2_C -> ME2 (2)
#ME3_C -> ME3 (3)
#ME4_C -> ME4 (4)
#ME5_C -> ME5 (5)
#ME6_C -> ME6 (6)
#ME7_C -> ME7 (7)
#ME8_C -> ME8 (8)
#ALRDL_C -> AL_RDL (9)
#SADV_On
# Corner(s) : 
#Default_rc_corner [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV_Off
#
#layer[5] tech width 400 != ict width 200.0
#
#layer[5] tech spc 400 != ict spc 200.0
#
#layer[6] tech width 400 != ict width 200.0
#
#layer[6] tech spc 400 != ict spc 200.0
#
#layer[7] tech width 800 != ict width 400.0
#
#layer[7] tech spc 800 != ict spc 400.0
#
#layer[8] tech width 800 != ict width 4000.0
#
#layer[8] tech spc 800 != ict spc 4000.0
#total pattern=165 [9, 450]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /afs/iitd.ac.in/user/e/ee/eey217523/counter_physical/TechFile/qrcTechFile.tch
#found RESMODEL /afs/iitd.ac.in/user/e/ee/eey217523/counter_physical/TechFile/qrcTechFile.tch 25.000000 
#number model r/c [1,1] [9,450] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:03, elapsed time = 00:00:04, memory = 1106.79 (MB), peak = 1704.38 (MB)
#Length limit = 200 pitches
#opt mode = 2
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 12 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Using user defined Ggrids in DB.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1086.76 (MB), peak = 1704.38 (MB)
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 12 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Using user defined Ggrids in DB.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1086.76 (MB), peak = 1704.38 (MB)
#
#Extract using 30 x 30 Hboxes
#Extract 1 hboxes with single thread on machine with  2.35GHz 512KB Cache 120CPU...
#Process 0 special clock nets for rc extraction
#0 temporary NDR added
#Need to add unplaced ipin PIN:out[0] of net 0(out[0]) into rc tree
#WARNING (NREX-80) Net clk does not have a driver pin. It may have incomplete route.
#Need to add unplaced ipin PIN:clk of net 1(clk) into rc tree
#Need to add unplaced ipin PIN:out[2] of net 2(out[2]) into rc tree
#WARNING (NREX-80) Net rst does not have a driver pin. It may have incomplete route.
#Need to add unplaced ipin PIN:rst of net 3(rst) into rc tree
#Need to add unplaced ipin PIN:out[1] of net 4(out[1]) into rc tree
#Total 12 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.06 (MB), total memory =  1086.82 (MB), peak memory =  1704.38 (MB)
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1086.82 (MB), peak = 1704.38 (MB)
#RC Statistics: 42 Res, 27 Ground Cap, 0 XCap (Edge to Edge)
#RC V/H edge ratio: 0.36, Avg V/H Edge Length: 1040.00 (20), Avg L-Edge Length: 5371.43 (7)
#Start writing rcdb into /tmp/innovus_temp_75818_raman1_eey217523_QQ8God/nr75818_AFFlWT.rcdb.d
#Finish writing rcdb with 59 nodes, 47 edges, and 0 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1088.58 (MB), peak = 1704.38 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_75818_raman1_eey217523_QQ8God/nr75818_AFFlWT.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:07
#Elapsed time = 00:00:09
#Increased memory = 6.30 (MB)
#Total memory = 1088.53 (MB)
#Peak memory = 1704.38 (MB)
#
#0 inserted nodes are removed
AAE DB initialization (MEM=2076.86 CPU=0:00:00.0 REAL=0:00:00.0) 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: counter
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
*** Calculating scaling factor for min_timing_library libraries using the default operating condition of each library.
Reading RCDB with compressed RC data.
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 12
AAE_INFO-618: Total number of nets in the design is 14,  78.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2655.72 CPU=0:00:00.0 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2655.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2655.7M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
Glitch Analysis: View best_case -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View best_case -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 12
AAE_INFO-618: Total number of nets in the design is 14,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2631.77 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:04.2 real=0:00:04.0 totSessionCpu=0:08:10 mem=2631.8M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 best_case 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.099  |  0.099  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|    3    |    3    |    0    |
+--------------------+---------+---------+---------+

Density: 65.957%
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 11.04 sec
Total Real time: 14.0 sec
Total Memory Usage: 2536.519531 Mbytes
Reset AAE Options
<CMD> report_timing -worst_rc_corner 
**ERROR: (TCLCMD-1188):	Cannot specify '-worst_rc_corner' without the '-retime ssta' option.

<CMD> report_timing -sum
**WARN: (TCLCMD-566):	Option '-summary' for command 'report_timing' is obsolete and has been replaced by '-path_type end'. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use '-path_type end'.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: counter
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
*** Calculating scaling factor for max_timing_library libraries using the default operating condition of each library.
Total number of fetched objects 12
AAE_INFO-618: Total number of nets in the design is 14,  78.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2657.23 CPU=0:00:00.0 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2657.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2657.2M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
Glitch Analysis: View worst_Case -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View worst_Case -- Total Number of Nets Analyzed = 12. 
Total number of fetched objects 12
AAE_INFO-618: Total number of nets in the design is 14,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2633.28 CPU=0:00:00.0 REAL=0:00:00.0)
     +-------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |  Path |      Pin | Cause                             | Slack | Arrival | Required |                 Phase |            Other Phase |       View | 
     |   No. |          |                                   |       |         |          |                       |                        |            | 
     |-------+----------+-----------------------------------+-------+---------+----------+-----------------------+------------------------+------------| 
     |     1 | out[2] v | MET Late External Delay Assertion | 8.676 |   0.324 |    9.000 | clk(D)(P)(worst_Case) | clk(C)(P)(worst_Case)* | worst_Case | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------+ 

<CMD> report_timing -summary > report_timing_summ_postRoute.rpt
**WARN: (TCLCMD-566):	Option '-summary' for command 'report_timing' is obsolete and has been replaced by '-path_type end'. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use '-path_type end'.
<CMD> report_timing -path_type end
     +-------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |  Path |      Pin | Cause                             | Slack | Arrival | Required |                 Phase |            Other Phase |       View | 
     |   No. |          |                                   |       |         |          |                       |                        |            | 
     |-------+----------+-----------------------------------+-------+---------+----------+-----------------------+------------------------+------------| 
     |     1 | out[2] v | MET Late External Delay Assertion | 8.676 |   0.324 |    9.000 | clk(D)(P)(worst_Case) | clk(C)(P)(worst_Case)* | worst_Case | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------+ 

<CMD> report_timing -path_type end > report_timing_summ_postRoute.rpt
<CMD> encMessage warning 0
Suppress "**WARN ..." messages.
<CMD> encMessage debug 0
<CMD> encMessage info 0
Free PSO.


Info (SM2C): Status of key globals:
	 MMMC-by-default flow     : 1
	 Default MMMC objs envvar : 0
	 Data portability         : 0
	 MMMC PV Emulation        : 0
	 MMMC debug               : 0
	 Init_Design flow         : 1


	 CTE SM2C global          : false
	 Reporting view filter    : false
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
Default_rc_corner
**WARN: (IMPLF-108):	There is no overlap layer defined in any LEF file
so you are unable to create rectilinear partition in a hierarchical flow.
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTR' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Loading view definition file from /afs/iitd.ac.in/user/e/ee/eey217523/counter_physical/Counter/physical_design/routeDesign.dat/viewDefinition.tcl
*** End library_loading (cpu=0.61min, real=0.58min, mem=311.0M, fe_cpu=9.08min, fe_real=50.48min, fe_mem=2212.2M) ***
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4M8RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4M8RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4M4RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4M4RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4M2RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4M2RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4M1RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4M1RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M8RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M8RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M6RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M6RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M4RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M4RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M2RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M2RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M1RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M1RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M0RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M0RA' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
*** Netlist is unique.
Loading preference file /afs/iitd.ac.in/user/e/ee/eey217523/counter_physical/Counter/physical_design/routeDesign.dat/gui.pref.tcl ...
**WARN: analysis view best_case not found, use default_view_setup
**WARN: analysis view worst_Case not found, use default_view_setup
counter
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
'set_default_switching_activity' finished successfully.
<CMD> setDrawView place
<CMD> encMessage warning 0
Suppress "**WARN ..." messages.
<CMD> encMessage debug 0
<CMD> encMessage info 0
Free PSO.


Info (SM2C): Status of key globals:
	 MMMC-by-default flow     : 1
	 Default MMMC objs envvar : 0
	 Data portability         : 0
	 MMMC PV Emulation        : 0
	 MMMC debug               : 0
	 Init_Design flow         : 1


	 CTE SM2C global          : false
	 Reporting view filter    : false
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
Default_rc_corner
**WARN: (IMPLF-108):	There is no overlap layer defined in any LEF file
so you are unable to create rectilinear partition in a hierarchical flow.
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTR' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Loading view definition file from /afs/iitd.ac.in/user/e/ee/eey217523/counter_physical/Counter/physical_design/placeOptDesign.dat/viewDefinition.tcl
*** End library_loading (cpu=0.62min, real=0.60min, mem=325.0M, fe_cpu=11.00min, fe_real=65.40min, fe_mem=2535.1M) ***
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4M8RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4M8RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4M4RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4M4RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4M2RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4M2RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4M1RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4M1RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M8RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M8RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M6RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M6RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M4RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M4RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M2RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M2RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M1RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M1RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M0RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M0RA' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
*** Netlist is unique.
Loading preference file /afs/iitd.ac.in/user/e/ee/eey217523/counter_physical/Counter/physical_design/placeOptDesign.dat/gui.pref.tcl ...
**WARN: analysis view best_case not found, use default_view_setup
**WARN: analysis view worst_Case not found, use default_view_setup
**WARN: analysis view best_case not found, use default_view_setup
**WARN: analysis view worst_Case not found, use default_view_setup
counter
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
'set_default_switching_activity' finished successfully.
<CMD> encMessage warning 0
Suppress "**WARN ..." messages.
<CMD> encMessage debug 0
<CMD> encMessage info 0
Free PSO.


Info (SM2C): Status of key globals:
	 MMMC-by-default flow     : 1
	 Default MMMC objs envvar : 0
	 Data portability         : 0
	 MMMC PV Emulation        : 0
	 MMMC debug               : 0
	 Init_Design flow         : 1


	 CTE SM2C global          : false
	 Reporting view filter    : false
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
Default_rc_corner
**WARN: (IMPLF-108):	There is no overlap layer defined in any LEF file
so you are unable to create rectilinear partition in a hierarchical flow.
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTR' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Loading view definition file from /afs/iitd.ac.in/user/e/ee/eey217523/counter_physical/Counter/physical_design/postRouteDesign.dat/viewDefinition.tcl
*** End library_loading (cpu=0.78min, real=1.15min, mem=324.0M, fe_cpu=20.68min, fe_real=180.12min, fe_mem=2841.1M) ***
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4M8RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4M8RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4M4RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4M4RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4M2RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4M2RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4M1RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4M1RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M8RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M8RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M6RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M6RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M4RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M4RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M2RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M2RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M1RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M1RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M0RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M0RA' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
*** Netlist is unique.
Loading preference file /afs/iitd.ac.in/user/e/ee/eey217523/counter_physical/Counter/physical_design/postRouteDesign.dat/gui.pref.tcl ...
**WARN: analysis view best_case not found, use default_view_setup
**WARN: analysis view worst_Case not found, use default_view_setup
**WARN: analysis view best_case not found, use default_view_setup
**WARN: analysis view worst_Case not found, use default_view_setup
**WARN: analysis view best_case not found, use default_view_setup
**WARN: analysis view worst_Case not found, use default_view_setup
counter
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
'set_default_switching_activity' finished successfully.
<CMD> setDrawView place
<CMD> zoomBox 3.951 10.843 14.840 4.003
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> fit
<CMD> setDrawView fplan
<CMD> encMessage warning 0
Suppress "**WARN ..." messages.
<CMD> encMessage debug 0
<CMD> encMessage info 0
Free PSO.


Info (SM2C): Status of key globals:
	 MMMC-by-default flow     : 1
	 Default MMMC objs envvar : 0
	 Data portability         : 0
	 MMMC PV Emulation        : 0
	 MMMC debug               : 0
	 Init_Design flow         : 1


	 CTE SM2C global          : false
	 Reporting view filter    : false
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
Default_rc_corner
**WARN: (IMPLF-108):	There is no overlap layer defined in any LEF file
so you are unable to create rectilinear partition in a hierarchical flow.
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTR' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Loading view definition file from /afs/iitd.ac.in/user/e/ee/eey217523/counter_physical/Counter/physical_design/placeOptDesign.dat/viewDefinition.tcl
*** End library_loading (cpu=0.71min, real=0.83min, mem=318.0M, fe_cpu=23.90min, fe_real=210.63min, fe_mem=3139.2M) ***
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4M8RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4M8RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4M4RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4M4RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4M2RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4M2RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4M1RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4M1RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M8RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M8RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M6RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M6RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M4RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M4RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M2RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M2RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M1RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M1RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M0RA' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M0RA' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
*** Netlist is unique.
Loading preference file /afs/iitd.ac.in/user/e/ee/eey217523/counter_physical/Counter/physical_design/placeOptDesign.dat/gui.pref.tcl ...
**WARN: analysis view best_case not found, use default_view_setup
**WARN: analysis view worst_Case not found, use default_view_setup
**WARN: analysis view best_case not found, use default_view_setup
**WARN: analysis view worst_Case not found, use default_view_setup
**WARN: analysis view best_case not found, use default_view_setup
**WARN: analysis view worst_Case not found, use default_view_setup
**WARN: analysis view best_case not found, use default_view_setup
**WARN: analysis view worst_Case not found, use default_view_setup
counter
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
'set_default_switching_activity' finished successfully.
<CMD> setDrawView place
