http://www.fpgasimulation.com/systemverilog_primer/
