INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dusan/Desktop/marija_projekat/DSONG/fir_standby_sparing/fir_filtar.srcs/sources_1/new/util_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dusan/Desktop/marija_projekat/DSONG/fir_standby_sparing/fir_filtar.srcs/sources_1/new/mac.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mac'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dusan/Desktop/marija_projekat/DSONG/fir_standby_sparing/fir_filtar.srcs/sources_1/new/fir_filtar.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fir_filtar'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dusan/Desktop/marija_projekat/DSONG/fir_standby_sparing/fir_filtar.srcs/sources_1/new/dsp.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dsp'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dusan/Desktop/marija_projekat/DSONG/fir_standby_sparing/fir_filtar.srcs/sources_1/new/utils_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dusan/Desktop/marija_projekat/DSONG/fir_standby_sparing/fir_filtar.srcs/sources_1/new/block_ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'block_ram'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dusan/Desktop/marija_projekat/DSONG/fir_standby_sparing/fir_filtar.srcs/sources_1/new/fir_filtar_bram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fir_filtar_bram'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dusan/Desktop/marija_projekat/DSONG/fir_standby_sparing/fir_filtar.srcs/sources_1/new/voter_standby_sparing.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'voter_stanby_sparing'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dusan/Desktop/marija_projekat/DSONG/fir_standby_sparing/fir_filtar.srcs/sources_1/new/fir_fault_tolerant.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fir_fault_tolerant'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dusan/Desktop/marija_projekat/DSONG/fir_standby_sparing/fir_filtar.srcs/sources_1/new/txt_util.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dusan/Desktop/marija_projekat/DSONG/fir_standby_sparing/fir_filtar.srcs/sim_1/new/fir_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fir_tb'
