// Seed: 1465978465
module module_0 (
    output supply1 id_0,
    input tri0 id_1,
    output wor id_2,
    output supply0 id_3,
    input wire id_4,
    output wire id_5,
    input uwire id_6,
    output supply0 id_7,
    input tri id_8,
    input tri id_9,
    input tri0 id_10,
    input uwire id_11,
    input tri1 id_12
);
  wire [-1  <  1 : -1] id_14;
  wire id_15, id_16, id_17;
  assign id_2 = id_6;
endmodule
module module_1 (
    output wire id_0,
    input uwire id_1,
    output supply0 id_2,
    output supply1 id_3,
    input wand id_4,
    input wor id_5,
    output supply0 id_6,
    input uwire id_7,
    input uwire id_8,
    output wire id_9,
    input wand id_10,
    input supply0 id_11,
    output tri0 id_12,
    output uwire id_13,
    input tri id_14,
    input supply1 id_15,
    output tri0 id_16,
    output tri1 id_17,
    output wor id_18,
    output supply0 id_19,
    output tri id_20,
    output supply1 id_21,
    input tri id_22,
    input supply1 id_23,
    output uwire id_24,
    output wand id_25,
    input tri0 id_26,
    input tri0 id_27
);
  logic [1 : 1] id_29;
  wire id_30;
  module_0 modCall_1 (
      id_6,
      id_27,
      id_2,
      id_16,
      id_22,
      id_25,
      id_4,
      id_19,
      id_10,
      id_15,
      id_14,
      id_7,
      id_14
  );
  assign modCall_1.id_0 = 0;
  wire id_31;
endmodule
