Fitter Status : Successful - Mon Jul 04 17:37:57 2011
Quartus II 64-Bit Version : 9.1 Build 350 03/24/2010 SP 2 SJ Full Version
Revision Name : DE4_DDR2
Top-level Entity Name : DE4_DDR2
Family : Stratix IV
Device : EP4SGX230KF40C2
Timing Models : Final
Logic utilization : 5 %
    Combinational ALUTs : 6,615 / 182,400 ( 4 % )
    Memory ALUTs : 272 / 91,200 ( < 1 % )
    Dedicated logic registers : 5,513 / 182,400 ( 3 % )
Total registers : 5945
Total pins : 156 / 888 ( 18 % )
Total virtual pins : 0
Total block memory bits : 1,197,888 / 14,625,792 ( 8 % )
DSP block 18-bit elements : 4 / 1,288 ( < 1 % )
Total GXB Receiver Channel PCS : 0 / 24 ( 0 % )
Total GXB Receiver Channel PMA : 0 / 36 ( 0 % )
Total GXB Transmitter Channel PCS : 0 / 24 ( 0 % )
Total GXB Transmitter Channel PMA : 0 / 36 ( 0 % )
Total PLLs : 1 / 8 ( 13 % )
Total DLLs : 1 / 4 ( 25 % )
