{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1739341788828 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1739341788829 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "lab_PD1_sys.qsys " "Elaborating Platform Designer system entity \"lab_PD1_sys.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Design Software" 0 -1 1739341797538 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.02.12.10:30:01 Progress: Loading lab_PD1/lab_PD1_sys.qsys " "2025.02.12.10:30:01 Progress: Loading lab_PD1/lab_PD1_sys.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1739341801529 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.02.12.10:30:02 Progress: Reading input file " "2025.02.12.10:30:02 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1739341802114 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.02.12.10:30:02 Progress: Adding MM_Stream_source \[MM_Stream_source 1.0\] " "2025.02.12.10:30:02 Progress: Adding MM_Stream_source \[MM_Stream_source 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1739341802184 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.02.12.10:30:03 Progress: Parameterizing module MM_Stream_source " "2025.02.12.10:30:03 Progress: Parameterizing module MM_Stream_source" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1739341803301 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.02.12.10:30:03 Progress: Adding ST_ALU_0 \[ST_ALU 1.0\] " "2025.02.12.10:30:03 Progress: Adding ST_ALU_0 \[ST_ALU 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1739341803302 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.02.12.10:30:03 Progress: Parameterizing module ST_ALU_0 " "2025.02.12.10:30:03 Progress: Parameterizing module ST_ALU_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1739341803403 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.02.12.10:30:03 Progress: Adding ST_ALU_1 \[ST_ALU 1.0\] " "2025.02.12.10:30:03 Progress: Adding ST_ALU_1 \[ST_ALU 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1739341803403 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.02.12.10:30:03 Progress: Parameterizing module ST_ALU_1 " "2025.02.12.10:30:03 Progress: Parameterizing module ST_ALU_1" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1739341803403 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.02.12.10:30:03 Progress: Adding clk \[clock_source 18.1\] " "2025.02.12.10:30:03 Progress: Adding clk \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1739341803404 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.02.12.10:30:03 Progress: Parameterizing module clk " "2025.02.12.10:30:03 Progress: Parameterizing module clk" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1739341803492 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.02.12.10:30:03 Progress: Adding my_masterA \[my_masterA 1.0\] " "2025.02.12.10:30:03 Progress: Adding my_masterA \[my_masterA 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1739341803492 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.02.12.10:30:03 Progress: Parameterizing module my_masterA " "2025.02.12.10:30:03 Progress: Parameterizing module my_masterA" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1739341803531 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.02.12.10:30:03 Progress: Adding my_masterB \[my_masterB 1.0\] " "2025.02.12.10:30:03 Progress: Adding my_masterB \[my_masterB 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1739341803531 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.02.12.10:30:03 Progress: Parameterizing module my_masterB " "2025.02.12.10:30:03 Progress: Parameterizing module my_masterB" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1739341803574 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.02.12.10:30:03 Progress: Adding st_delay \[altera_avalon_st_delay 18.1\] " "2025.02.12.10:30:03 Progress: Adding st_delay \[altera_avalon_st_delay 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1739341803575 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.02.12.10:30:03 Progress: Parameterizing module st_delay " "2025.02.12.10:30:03 Progress: Parameterizing module st_delay" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1739341803633 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.02.12.10:30:03 Progress: Adding st_splitter \[altera_avalon_st_splitter 18.1\] " "2025.02.12.10:30:03 Progress: Adding st_splitter \[altera_avalon_st_splitter 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1739341803633 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.02.12.10:30:03 Progress: Parameterizing module st_splitter " "2025.02.12.10:30:03 Progress: Parameterizing module st_splitter" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1739341803689 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.02.12.10:30:03 Progress: Building connections " "2025.02.12.10:30:03 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1739341803690 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.02.12.10:30:03 Progress: Parameterizing connections " "2025.02.12.10:30:03 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1739341803717 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.02.12.10:30:03 Progress: Validating " "2025.02.12.10:30:03 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1739341803718 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.02.12.10:30:03 Progress: Done reading input file " "2025.02.12.10:30:03 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1739341803901 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab_PD1_sys.st_splitter.out4/st_delay.in: The source has a ready signal of 1 bits, but the sink does not. Avalon-ST Adapter will be inserted. " "Lab_PD1_sys.st_splitter.out4/st_delay.in: The source has a ready signal of 1 bits, but the sink does not. Avalon-ST Adapter will be inserted." {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1739341804600 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab_PD1_sys: Generating lab_PD1_sys \"lab_PD1_sys\" for QUARTUS_SYNTH " "Lab_PD1_sys: Generating lab_PD1_sys \"lab_PD1_sys\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1739341805382 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master my_masterA.m0 and slave MM_Stream_source.s0 because the master has address signal 32 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master my_masterA.m0 and slave MM_Stream_source.s0 because the master has address signal 32 bit wide, but the slave is 0 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1739341807995 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting timing_adapter: timing_adapter_0 " "Avalon_st_adapter: Inserting timing_adapter: timing_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1739341808986 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "MM_Stream_source: \"lab_PD1_sys\" instantiated MM_Stream_source \"MM_Stream_source\" " "MM_Stream_source: \"lab_PD1_sys\" instantiated MM_Stream_source \"MM_Stream_source\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1739341810777 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ST_ALU_0: \"lab_PD1_sys\" instantiated ST_ALU \"ST_ALU_0\" " "ST_ALU_0: \"lab_PD1_sys\" instantiated ST_ALU \"ST_ALU_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1739341810791 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "My_masterA: \"lab_PD1_sys\" instantiated my_masterA \"my_masterA\" " "My_masterA: \"lab_PD1_sys\" instantiated my_masterA \"my_masterA\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1739341810803 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "My_masterB: \"lab_PD1_sys\" instantiated my_masterB \"my_masterB\" " "My_masterB: \"lab_PD1_sys\" instantiated my_masterB \"my_masterB\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1739341810811 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "St_delay: \"lab_PD1_sys\" instantiated altera_avalon_st_delay \"st_delay\" " "St_delay: \"lab_PD1_sys\" instantiated altera_avalon_st_delay \"st_delay\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1739341810824 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "St_splitter: \"lab_PD1_sys\" instantiated altera_avalon_st_splitter \"st_splitter\" " "St_splitter: \"lab_PD1_sys\" instantiated altera_avalon_st_splitter \"st_splitter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1739341810837 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1739341812803 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1739341813211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"lab_PD1_sys\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"lab_PD1_sys\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1739341814448 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_1: \"lab_PD1_sys\" instantiated altera_mm_interconnect \"mm_interconnect_1\" " "Mm_interconnect_1: \"lab_PD1_sys\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1739341815643 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"lab_PD1_sys\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"lab_PD1_sys\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1739341816390 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "My_masterB_m0_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"my_masterB_m0_translator\" " "My_masterB_m0_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"my_masterB_m0_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1739341816406 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ST_ALU_1_s0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"ST_ALU_1_s0_translator\" " "ST_ALU_1_s0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"ST_ALU_1_s0_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1739341816420 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "My_masterB_m0_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"my_masterB_m0_agent\" " "My_masterB_m0_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"my_masterB_m0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1739341816433 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ST_ALU_1_s0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"ST_ALU_1_s0_agent\" " "ST_ALU_1_s0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"ST_ALU_1_s0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1739341816458 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ST_ALU_1_s0_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"ST_ALU_1_s0_agent_rsp_fifo\" " "ST_ALU_1_s0_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"ST_ALU_1_s0_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1739341816475 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1739341816512 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1739341816536 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1739341816558 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1739341816601 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1739341816606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1739341816619 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/repos/verilog2/lab_PD1/db/ip/lab_PD1_sys/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/repos/verilog2/lab_PD1/db/ip/lab_PD1_sys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1739341816633 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1739341817417 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timing_adapter_0: \"avalon_st_adapter\" instantiated timing_adapter \"timing_adapter_0\" " "Timing_adapter_0: \"avalon_st_adapter\" instantiated timing_adapter \"timing_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1739341817450 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1739341817474 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab_PD1_sys: Done \"lab_PD1_sys\" with 24 modules, 26 files " "Lab_PD1_sys: Done \"lab_PD1_sys\" with 24 modules, 26 files" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1739341817475 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "lab_PD1_sys.qsys " "Finished elaborating Platform Designer system entity \"lab_PD1_sys.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Design Software" 0 -1 1739341818301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab_pd1_sys/lab_pd1_sys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab_pd1_sys/lab_pd1_sys.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab_PD1_sys " "Found entity 1: lab_PD1_sys" {  } { { "db/ip/lab_pd1_sys/lab_pd1_sys.v" "" { Text "D:/repos/verilog2/lab_PD1/db/ip/lab_pd1_sys/lab_pd1_sys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739341818393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1739341818393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab_pd1_sys/submodules/mm_stream_source.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab_pd1_sys/submodules/mm_stream_source.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MM_Stream_source " "Found entity 1: MM_Stream_source" {  } { { "db/ip/lab_pd1_sys/submodules/mm_stream_source.sv" "" { Text "D:/repos/verilog2/lab_PD1/db/ip/lab_pd1_sys/submodules/mm_stream_source.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739341818398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1739341818398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab_pd1_sys/submodules/st_alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab_pd1_sys/submodules/st_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ST_ALU " "Found entity 1: ST_ALU" {  } { { "db/ip/lab_pd1_sys/submodules/st_alu.sv" "" { Text "D:/repos/verilog2/lab_PD1/db/ip/lab_pd1_sys/submodules/st_alu.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739341818401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1739341818401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab_pd1_sys/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab_pd1_sys/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/lab_pd1_sys/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/repos/verilog2/lab_PD1/db/ip/lab_pd1_sys/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739341818420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1739341818420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab_pd1_sys/submodules/altera_avalon_st_delay.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab_pd1_sys/submodules/altera_avalon_st_delay.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_delay " "Found entity 1: altera_avalon_st_delay" {  } { { "db/ip/lab_pd1_sys/submodules/altera_avalon_st_delay.sv" "" { Text "D:/repos/verilog2/lab_PD1/db/ip/lab_pd1_sys/submodules/altera_avalon_st_delay.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739341818424 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_st_delay_reg " "Found entity 2: altera_st_delay_reg" {  } { { "db/ip/lab_pd1_sys/submodules/altera_avalon_st_delay.sv" "" { Text "D:/repos/verilog2/lab_PD1/db/ip/lab_pd1_sys/submodules/altera_avalon_st_delay.sv" 137 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739341818424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1739341818424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab_pd1_sys/submodules/altera_avalon_st_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab_pd1_sys/submodules/altera_avalon_st_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_splitter " "Found entity 1: altera_avalon_st_splitter" {  } { { "db/ip/lab_pd1_sys/submodules/altera_avalon_st_splitter.sv" "" { Text "D:/repos/verilog2/lab_PD1/db/ip/lab_pd1_sys/submodules/altera_avalon_st_splitter.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739341818440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1739341818440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab_pd1_sys/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab_pd1_sys/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/lab_pd1_sys/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/repos/verilog2/lab_PD1/db/ip/lab_pd1_sys/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739341818442 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/lab_pd1_sys/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/repos/verilog2/lab_PD1/db/ip/lab_pd1_sys/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739341818442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1739341818442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab_pd1_sys/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab_pd1_sys/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/lab_pd1_sys/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/repos/verilog2/lab_PD1/db/ip/lab_pd1_sys/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739341818457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1739341818457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab_pd1_sys/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab_pd1_sys/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/lab_pd1_sys/submodules/altera_merlin_master_agent.sv" "" { Text "D:/repos/verilog2/lab_PD1/db/ip/lab_pd1_sys/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739341818471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1739341818471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab_pd1_sys/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab_pd1_sys/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/lab_pd1_sys/submodules/altera_merlin_master_translator.sv" "" { Text "D:/repos/verilog2/lab_PD1/db/ip/lab_pd1_sys/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739341818484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1739341818484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab_pd1_sys/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab_pd1_sys/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/lab_pd1_sys/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/repos/verilog2/lab_PD1/db/ip/lab_pd1_sys/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739341818495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1739341818495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab_pd1_sys/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab_pd1_sys/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/lab_pd1_sys/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/repos/verilog2/lab_PD1/db/ip/lab_pd1_sys/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739341818510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1739341818510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab_pd1_sys/submodules/lab_pd1_sys_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab_pd1_sys/submodules/lab_pd1_sys_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab_PD1_sys_avalon_st_adapter " "Found entity 1: lab_PD1_sys_avalon_st_adapter" {  } { { "db/ip/lab_pd1_sys/submodules/lab_pd1_sys_avalon_st_adapter.v" "" { Text "D:/repos/verilog2/lab_PD1/db/ip/lab_pd1_sys/submodules/lab_pd1_sys_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739341818522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1739341818522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab_pd1_sys/submodules/lab_pd1_sys_avalon_st_adapter_timing_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab_pd1_sys/submodules/lab_pd1_sys_avalon_st_adapter_timing_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab_PD1_sys_avalon_st_adapter_timing_adapter_0 " "Found entity 1: lab_PD1_sys_avalon_st_adapter_timing_adapter_0" {  } { { "db/ip/lab_pd1_sys/submodules/lab_pd1_sys_avalon_st_adapter_timing_adapter_0.sv" "" { Text "D:/repos/verilog2/lab_PD1/db/ip/lab_pd1_sys/submodules/lab_pd1_sys_avalon_st_adapter_timing_adapter_0.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739341818539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1739341818539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab_pd1_sys/submodules/lab_pd1_sys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab_pd1_sys/submodules/lab_pd1_sys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab_PD1_sys_mm_interconnect_0 " "Found entity 1: lab_PD1_sys_mm_interconnect_0" {  } { { "db/ip/lab_pd1_sys/submodules/lab_pd1_sys_mm_interconnect_0.v" "" { Text "D:/repos/verilog2/lab_PD1/db/ip/lab_pd1_sys/submodules/lab_pd1_sys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739341818554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1739341818554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab_pd1_sys/submodules/lab_pd1_sys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab_pd1_sys/submodules/lab_pd1_sys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab_PD1_sys_mm_interconnect_0_avalon_st_adapter " "Found entity 1: lab_PD1_sys_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/lab_pd1_sys/submodules/lab_pd1_sys_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/repos/verilog2/lab_PD1/db/ip/lab_pd1_sys/submodules/lab_pd1_sys_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739341818566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1739341818566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab_pd1_sys/submodules/lab_pd1_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab_pd1_sys/submodules/lab_pd1_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab_PD1_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: lab_PD1_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/lab_pd1_sys/submodules/lab_pd1_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/repos/verilog2/lab_PD1/db/ip/lab_pd1_sys/submodules/lab_pd1_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739341818580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1739341818580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab_pd1_sys/submodules/lab_pd1_sys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab_pd1_sys/submodules/lab_pd1_sys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab_PD1_sys_mm_interconnect_0_cmd_demux " "Found entity 1: lab_PD1_sys_mm_interconnect_0_cmd_demux" {  } { { "db/ip/lab_pd1_sys/submodules/lab_pd1_sys_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/repos/verilog2/lab_PD1/db/ip/lab_pd1_sys/submodules/lab_pd1_sys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739341818596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1739341818596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab_pd1_sys/submodules/lab_pd1_sys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab_pd1_sys/submodules/lab_pd1_sys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab_PD1_sys_mm_interconnect_0_cmd_mux " "Found entity 1: lab_PD1_sys_mm_interconnect_0_cmd_mux" {  } { { "db/ip/lab_pd1_sys/submodules/lab_pd1_sys_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/repos/verilog2/lab_PD1/db/ip/lab_pd1_sys/submodules/lab_pd1_sys_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739341818610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1739341818610 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab_pd1_sys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at lab_pd1_sys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/lab_pd1_sys/submodules/lab_pd1_sys_mm_interconnect_0_router.sv" "" { Text "D:/repos/verilog2/lab_PD1/db/ip/lab_pd1_sys/submodules/lab_pd1_sys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1739341818624 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab_pd1_sys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at lab_pd1_sys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/lab_pd1_sys/submodules/lab_pd1_sys_mm_interconnect_0_router.sv" "" { Text "D:/repos/verilog2/lab_PD1/db/ip/lab_pd1_sys/submodules/lab_pd1_sys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1739341818624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab_pd1_sys/submodules/lab_pd1_sys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab_pd1_sys/submodules/lab_pd1_sys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab_PD1_sys_mm_interconnect_0_router_default_decode " "Found entity 1: lab_PD1_sys_mm_interconnect_0_router_default_decode" {  } { { "db/ip/lab_pd1_sys/submodules/lab_pd1_sys_mm_interconnect_0_router.sv" "" { Text "D:/repos/verilog2/lab_PD1/db/ip/lab_pd1_sys/submodules/lab_pd1_sys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739341818625 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab_PD1_sys_mm_interconnect_0_router " "Found entity 2: lab_PD1_sys_mm_interconnect_0_router" {  } { { "db/ip/lab_pd1_sys/submodules/lab_pd1_sys_mm_interconnect_0_router.sv" "" { Text "D:/repos/verilog2/lab_PD1/db/ip/lab_pd1_sys/submodules/lab_pd1_sys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739341818625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1739341818625 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab_pd1_sys_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at lab_pd1_sys_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/lab_pd1_sys/submodules/lab_pd1_sys_mm_interconnect_0_router_001.sv" "" { Text "D:/repos/verilog2/lab_PD1/db/ip/lab_pd1_sys/submodules/lab_pd1_sys_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1739341818628 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab_pd1_sys_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at lab_pd1_sys_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/lab_pd1_sys/submodules/lab_pd1_sys_mm_interconnect_0_router_001.sv" "" { Text "D:/repos/verilog2/lab_PD1/db/ip/lab_pd1_sys/submodules/lab_pd1_sys_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1739341818628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab_pd1_sys/submodules/lab_pd1_sys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab_pd1_sys/submodules/lab_pd1_sys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab_PD1_sys_mm_interconnect_0_router_001_default_decode " "Found entity 1: lab_PD1_sys_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/lab_pd1_sys/submodules/lab_pd1_sys_mm_interconnect_0_router_001.sv" "" { Text "D:/repos/verilog2/lab_PD1/db/ip/lab_pd1_sys/submodules/lab_pd1_sys_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739341818630 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab_PD1_sys_mm_interconnect_0_router_001 " "Found entity 2: lab_PD1_sys_mm_interconnect_0_router_001" {  } { { "db/ip/lab_pd1_sys/submodules/lab_pd1_sys_mm_interconnect_0_router_001.sv" "" { Text "D:/repos/verilog2/lab_PD1/db/ip/lab_pd1_sys/submodules/lab_pd1_sys_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739341818630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1739341818630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab_pd1_sys/submodules/lab_pd1_sys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab_pd1_sys/submodules/lab_pd1_sys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab_PD1_sys_mm_interconnect_0_rsp_demux " "Found entity 1: lab_PD1_sys_mm_interconnect_0_rsp_demux" {  } { { "db/ip/lab_pd1_sys/submodules/lab_pd1_sys_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/repos/verilog2/lab_PD1/db/ip/lab_pd1_sys/submodules/lab_pd1_sys_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739341818644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1739341818644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab_pd1_sys/submodules/lab_pd1_sys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab_pd1_sys/submodules/lab_pd1_sys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab_PD1_sys_mm_interconnect_0_rsp_mux " "Found entity 1: lab_PD1_sys_mm_interconnect_0_rsp_mux" {  } { { "db/ip/lab_pd1_sys/submodules/lab_pd1_sys_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/repos/verilog2/lab_PD1/db/ip/lab_pd1_sys/submodules/lab_pd1_sys_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739341818656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1739341818656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab_pd1_sys/submodules/lab_pd1_sys_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab_pd1_sys/submodules/lab_pd1_sys_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab_PD1_sys_mm_interconnect_1 " "Found entity 1: lab_PD1_sys_mm_interconnect_1" {  } { { "db/ip/lab_pd1_sys/submodules/lab_pd1_sys_mm_interconnect_1.v" "" { Text "D:/repos/verilog2/lab_PD1/db/ip/lab_pd1_sys/submodules/lab_pd1_sys_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739341818669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1739341818669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab_pd1_sys/submodules/my_mastera.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab_pd1_sys/submodules/my_mastera.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_masterA " "Found entity 1: my_masterA" {  } { { "db/ip/lab_pd1_sys/submodules/my_mastera.sv" "" { Text "D:/repos/verilog2/lab_PD1/db/ip/lab_pd1_sys/submodules/my_mastera.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739341818673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1739341818673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab_pd1_sys/submodules/my_masterb.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab_pd1_sys/submodules/my_masterb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_masterB " "Found entity 1: my_masterB" {  } { { "db/ip/lab_pd1_sys/submodules/my_masterb.sv" "" { Text "D:/repos/verilog2/lab_PD1/db/ip/lab_pd1_sys/submodules/my_masterb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739341818676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1739341818676 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "lab_PD1 " "Top-level design entity \"lab_PD1\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1739341818788 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/repos/verilog2/lab_PD1/output_files/lab_PD1.map.smsg " "Generated suppressed messages file D:/repos/verilog2/lab_PD1/output_files/lab_PD1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1739341818849 ""}
