sch2hdl,-intstyle,ise,-family,spartan6,-verilog,/home/udagawa/projects/FPGA/ISE/majority/MAJORITY.vf,-w,/home/udagawa/projects/FPGA/ISE/majority/MAJORITY.sch
