{
  "name": "core_arch::x86::avx512f::_mm512_stream_ps",
  "safe": false,
  "callees": {},
  "adts": {
    "core_arch::x86::__m512": [
      "Plain"
    ]
  },
  "path": {
    "type": "Local",
    "path": "core::core_arch::x86::avx512f::_mm512_stream_ps"
  },
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512f.rs:29635:1: 29643:2",
  "src": "pub unsafe fn _mm512_stream_ps(mem_addr: *mut f32, a: __m512) {\n    // see #1541, we should use inline asm to be sure, because LangRef isn't clear enough\n    crate::arch::asm!(\n        vps!(\"vmovntps\", \",{a}\"),\n        p = in(reg) mem_addr,\n        a = in(zmm_reg) a,\n        options(nostack, preserves_flags),\n    );\n}",
  "mir": "fn core_arch::x86::avx512f::_mm512_stream_ps(_1: *mut f32, _2: core_arch::x86::__m512) -> () {\n    let mut _0: ();\n    debug mem_addr => _1;\n    debug a => _2;\n    bb0: {\n        InlineAsm -> [goto: bb1, unwind unreachable];\n    }\n    bb1: {\n        return;\n    }\n}\n",
  "doc": " Store 512-bits (composed of 16 packed single-precision (32-bit) floating-point elements) from a into memory using a non-temporal memory hint. mem_addr must be aligned on a 64-byte boundary or a general-protection exception may be generated.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm512_stream_ps&expand=5671)\n\n # Safety of non-temporal stores\n\n After using this intrinsic, but before any other access to the memory that this intrinsic\n mutates, a call to [`_mm_sfence`] must be performed by the thread that used the intrinsic. In\n particular, functions that call this intrinsic should generally call `_mm_sfence` before they\n return.\n\n See [`_mm_sfence`] for details.\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}