5 18 101 4 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (endian1.vcd) 2 -o (endian1.cdd) 2 -v (endian1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 endian1.v 1 36 1
2 1 3d 9 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 3 127000b 1 0 0 31 32 17 0 ffffffff 0 1234567 0 0
1 b 2 4 107000b 1 0 0 0 1 17 0 1 0 0 0 0
1 c 3 5 107000b 1 0 31 0 32 17 0 ffffffff 0 1234567 0 0
1 d 4 6 127000b 1 0 0 3 4 17 0 f 0 1 0 0
1 e 5 6 127000e 1 0 0 3 4 17 0 f 0 6 0 0
1 f 6 7 127000b 1 0 0 31 32 17 0 ffffffff 0 bc000000 0 0
4 1 9 8 1 0 0 1
3 1 main.$u0 "main.$u0" 0 endian1.v 0 25 1
2 2 0 10 50009 1 61004 0 0 32 16 0 0
2 3 1 10 10001 0 1410 0 0 32 1 a
2 4 37 10 10009 1 16 2 3
2 5 0 11 50008 1 21004 0 0 1 16 0 0
2 6 1 11 10001 0 1410 0 0 1 1 b
2 7 37 11 10008 1 16 5 6
2 8 0 12 50009 1 61004 0 0 32 16 0 0
2 9 1 12 10001 0 1410 0 0 32 1 c
2 10 37 12 10009 1 16 8 9
2 11 0 13 c000f 1 61004 0 0 4 16 0 0
2 12 1 13 80008 0 1410 0 0 4 1 d
2 13 37 13 8000f 1 16 11 12
2 14 0 14 50008 1 61004 0 0 4 16 0 0
2 15 1 14 10001 0 1410 0 0 4 1 e
2 16 37 14 10008 1 16 14 15
2 17 0 15 50009 1 61004 0 0 32 16 0 0
2 18 1 15 10001 0 1410 0 0 32 1 f
2 19 37 15 10009 1 16 17 18
2 20 0 16 20002 1 1008 0 0 32 48 5 0
2 21 2c 16 10002 2 900a 20 0 32 18 0 ffffffff 0 0 0 0
2 22 0 17 50010 1 61008 0 0 32 16 1234567 0
2 23 1 17 10001 0 1410 0 0 32 1 a
2 24 37 17 10010 1 1a 22 23
2 25 1 18 50005 1 1008 0 0 32 1 a
2 26 1 18 10001 0 1410 0 0 32 1 c
2 27 37 18 10005 1 1a 25 26
2 28 0 19 70007 1 1004 0 0 32 48 0 0
2 29 23 19 50008 1 1004 0 28 1 18 0 1 0 0 0 0 a
2 30 1 19 10001 0 1410 0 0 1 1 b
2 31 37 19 10008 1 6 29 30
2 32 0 20 100010 1 1008 0 0 32 48 7 0
2 33 0 20 e000e 1 1008 0 0 32 48 4 0
2 34 24 20 c0011 1 1208 32 33 4 18 0 f 0 0 0 0 a
2 35 1 20 80008 0 1410 0 0 4 1 d
2 36 37 20 80011 1 1a 34 35
2 37 0 21 90009 1 1008 0 0 32 48 4 0
2 38 0 21 70007 1 1008 0 0 32 48 7 0
2 39 24 21 5000a 1 1208 37 38 4 18 0 f 0 0 0 0 c
2 40 1 21 10001 0 1410 0 0 4 1 e
2 41 37 21 1000a 1 1a 39 40
2 42 0 22 c000c 1 1004 0 0 32 48 0 0
2 43 23 22 a000d 1 1008 0 42 1 18 0 1 0 0 0 0 c
2 44 0 22 30003 1 1404 0 0 32 48 0 0
2 45 23 22 10004 0 1410 0 44 1 18 0 1 0 0 0 0 f
2 46 37 22 1000d 1 1a 43 45
2 47 0 23 e000e 1 1008 0 0 32 48 1 0
2 48 0 23 c000c 1 1008 0 0 32 48 3 0
2 49 24 23 a000f 1 1208 47 48 3 18 0 7 0 0 0 0 c
2 50 0 23 50005 0 1408 0 0 32 48 3 0
2 51 0 23 30003 0 1408 0 0 32 48 1 0
2 52 24 23 10006 0 1410 50 51 3 18 0 7 0 0 0 0 f
2 53 37 23 1000f 1 1a 49 52
2 54 0 24 150015 1 1008 0 0 32 48 4 0
2 55 0 24 130013 1 1008 0 0 32 48 7 0
2 56 24 24 110016 1 1208 54 55 4 18 0 f 0 0 0 0 c
2 57 0 24 b000b 0 1408 0 0 32 48 6 0
2 58 0 24 90009 0 1408 0 0 32 48 4 0
2 59 24 24 7000c 0 1410 57 58 3 18 0 7 0 0 0 0 f
2 60 0 24 40004 1 1408 0 0 32 48 7 0
2 61 23 24 20005 0 1410 0 60 1 18 0 1 0 0 0 0 f
2 62 31 24 2000c 0 1430 59 61 4 18 0 f 0 0 0 0
2 63 26 24 1000d 0 1420 62 0 4 18 0 f 0 0 0 0
2 64 37 24 10016 1 a 56 63
4 4 10 1 11 7 7 4
4 7 11 1 0 10 10 4
4 10 12 1 0 13 13 4
4 13 13 8 0 16 16 4
4 16 14 1 0 19 19 4
4 19 15 1 0 21 21 4
4 21 16 1 0 24 0 4
4 24 17 1 0 27 27 4
4 27 18 1 0 31 31 4
4 31 19 1 0 36 36 4
4 36 20 8 0 41 41 4
4 41 21 1 0 46 46 4
4 46 22 1 0 53 53 4
4 53 23 1 0 64 64 4
4 64 24 1 0 0 0 4
3 1 main.$u1 "main.$u1" 0 endian1.v 0 34 1
