
//Please set sign for your sub module
always @(posedge clk) begin
	if (rst_8) begin
		/*req*/ <= 0;
	end
	else if (/*busy*/  == 0) begin
		/*req*/ <= 1;
	end
	else begin
		/*req*/ <= 0;
	end
end