Analysis & Synthesis report for minilab1b
Thu Feb  5 13:33:22 2026
Quartus Prime Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |minilab1b|mult_mem_top:iTOP|matmul:iMATMUL|state
 12. State Machine - |minilab1b|mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave|state
 13. State Machine - |minilab1b|mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|state
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated
 20. Source assignments for sld_signaltap:auto_signaltap_0
 21. Parameter Settings for User Entity Instance: Top-level Entity: |minilab1b
 22. Parameter Settings for User Entity Instance: mult_mem_top:iTOP
 23. Parameter Settings for User Entity Instance: mult_mem_top:iTOP|avalon_master_slave:iMM
 24. Parameter Settings for User Entity Instance: mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master
 25. Parameter Settings for User Entity Instance: mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave|rom:memory|altsyncram:altsyncram_component
 26. Parameter Settings for User Entity Instance: mult_mem_top:iTOP|matmul:iMATMUL
 27. Parameter Settings for User Entity Instance: mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[0]
 28. Parameter Settings for User Entity Instance: mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[1]
 29. Parameter Settings for User Entity Instance: mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[2]
 30. Parameter Settings for User Entity Instance: mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[3]
 31. Parameter Settings for User Entity Instance: mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[4]
 32. Parameter Settings for User Entity Instance: mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[5]
 33. Parameter Settings for User Entity Instance: mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[6]
 34. Parameter Settings for User Entity Instance: mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[7]
 35. Parameter Settings for User Entity Instance: mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ib_vector
 36. Parameter Settings for User Entity Instance: mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[0].imac
 37. Parameter Settings for User Entity Instance: mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[1].imac
 38. Parameter Settings for User Entity Instance: mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[2].imac
 39. Parameter Settings for User Entity Instance: mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[3].imac
 40. Parameter Settings for User Entity Instance: mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[4].imac
 41. Parameter Settings for User Entity Instance: mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[5].imac
 42. Parameter Settings for User Entity Instance: mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[6].imac
 43. Parameter Settings for User Entity Instance: mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[7].imac
 44. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 45. altsyncram Parameter Settings by Entity Instance
 46. Port Connectivity Checks: "mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ib_vector"
 47. Port Connectivity Checks: "mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[6]"
 48. Port Connectivity Checks: "mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[5]"
 49. Port Connectivity Checks: "mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[4]"
 50. Port Connectivity Checks: "mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[3]"
 51. Port Connectivity Checks: "mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[2]"
 52. Port Connectivity Checks: "mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[1]"
 53. Port Connectivity Checks: "mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[0]"
 54. Port Connectivity Checks: "mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave|rom:memory"
 55. Port Connectivity Checks: "mult_mem_top:iTOP"
 56. Signal Tap Logic Analyzer Settings
 57. Post-Synthesis Netlist Statistics for Top Partition
 58. Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0
 59. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 60. Elapsed Time Per Partition
 61. Connections to In-System Debugging Instance "auto_signaltap_0"
 62. Analysis & Synthesis Messages
 63. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Feb  5 13:33:21 2026           ;
; Quartus Prime Version           ; 25.1std.0 Build 1129 10/21/2025 SC Lite Edition ;
; Revision Name                   ; minilab1b                                       ;
; Top-level Entity Name           ; minilab1b                                       ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 2612                                            ;
; Total pins                      ; 70                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 13,248                                          ;
; Total DSP Blocks                ; 8                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; minilab1b          ; minilab1b          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------+
; avalon_master_slave_top.sv                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/avery/ece554/minilabs/minilab1b/avalon_master_slave_top.sv                                         ;             ;
; minilab1b.sv                                                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/avery/ece554/minilabs/minilab1b/minilab1b.sv                                                       ;             ;
; memory.v                                                           ; yes             ; User Verilog HDL File                        ; C:/Users/avery/ece554/minilabs/minilab1b/memory.v                                                           ;             ;
; rom.v                                                              ; yes             ; User Wizard-Generated File                   ; C:/Users/avery/ece554/minilabs/minilab1b/rom.v                                                              ;             ;
; mult_mem_top.sv                                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/avery/ece554/minilabs/minilab1b/mult_mem_top.sv                                                    ;             ;
; matmul.sv                                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/avery/ece554/minilabs/minilab1b/matmul.sv                                                          ;             ;
; avalon_mm_master.sv                                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/avery/ece554/minilabs/minilab1b/avalon_mm_master.sv                                                ;             ;
; mac.sv                                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/avery/ece554/minilabs/minilab1b/mac.sv                                                             ;             ;
; fifo.sv                                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/avery/ece554/minilabs/minilab1b/fifo.sv                                                            ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/altsyncram.tdf                                       ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                                ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/lpm_mux.inc                                          ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/lpm_decode.inc                                       ;             ;
; aglobal251.inc                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/aglobal251.inc                                       ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/a_rdenreg.inc                                        ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/altrom.inc                                           ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/altram.inc                                           ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/altdpram.inc                                         ;             ;
; db/altsyncram_tdg1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/avery/ece554/minilabs/minilab1b/db/altsyncram_tdg1.tdf                                             ;             ;
; input_mem.mif                                                      ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/avery/ece554/minilabs/minilab1b/input_mem.mif                                                      ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/sld_signaltap.vhd                                    ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                               ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/sld_ela_control.vhd                                  ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                     ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/lpm_constant.inc                                     ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/dffeea.inc                                           ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/sld_mbpmg.vhd                                        ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                         ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/sld_buffer_manager.vhd                               ;             ;
; db/altsyncram_ac84.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/avery/ece554/minilabs/minilab1b/db/altsyncram_ac84.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/altdpram.tdf                                         ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/others/maxplus2/memmodes.inc                                       ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/a_hdffe.inc                                          ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                  ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/altsyncram.inc                                       ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/lpm_mux.tdf                                          ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/muxlut.inc                                           ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/bypassff.inc                                         ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/altshift.inc                                         ;             ;
; db/mux_elc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/avery/ece554/minilabs/minilab1b/db/mux_elc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/lpm_decode.tdf                                       ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/declut.inc                                           ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/lpm_compare.inc                                      ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/avery/ece554/minilabs/minilab1b/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/lpm_counter.tdf                                      ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/lpm_add_sub.inc                                      ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/cmpconst.inc                                         ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/lpm_counter.inc                                      ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/alt_counter_stratix.inc                              ;             ;
; db/cntr_f9i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/avery/ece554/minilabs/minilab1b/db/cntr_f9i.tdf                                                    ;             ;
; db/cmpr_f9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/avery/ece554/minilabs/minilab1b/db/cmpr_f9c.tdf                                                    ;             ;
; db/cntr_4vi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/avery/ece554/minilabs/minilab1b/db/cntr_4vi.tdf                                                    ;             ;
; db/cntr_09i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/avery/ece554/minilabs/minilab1b/db/cntr_09i.tdf                                                    ;             ;
; db/cmpr_c9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/avery/ece554/minilabs/minilab1b/db/cmpr_c9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/avery/ece554/minilabs/minilab1b/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/avery/ece554/minilabs/minilab1b/db/cmpr_99c.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/sld_rom_sr.vhd                                       ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                        ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                    ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/sld_hub.vhd                                          ; altera_sld  ;
; db/ip/sldca0ec3fc/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/avery/ece554/minilabs/minilab1b/db/ip/sldca0ec3fc/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldca0ec3fc/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/avery/ece554/minilabs/minilab1b/db/ip/sldca0ec3fc/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldca0ec3fc/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/avery/ece554/minilabs/minilab1b/db/ip/sldca0ec3fc/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldca0ec3fc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/avery/ece554/minilabs/minilab1b/db/ip/sldca0ec3fc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldca0ec3fc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/avery/ece554/minilabs/minilab1b/db/ip/sldca0ec3fc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldca0ec3fc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/avery/ece554/minilabs/minilab1b/db/ip/sldca0ec3fc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                     ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 1555           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 1137           ;
;     -- 7 input functions                    ; 1              ;
;     -- 6 input functions                    ; 466            ;
;     -- 5 input functions                    ; 59             ;
;     -- 4 input functions                    ; 54             ;
;     -- <=3 input functions                  ; 557            ;
;                                             ;                ;
; Dedicated logic registers                   ; 2612           ;
;                                             ;                ;
; I/O pins                                    ; 70             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 13248          ;
;                                             ;                ;
; Total DSP Blocks                            ; 8              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 2409           ;
; Total fan-out                               ; 17026          ;
; Average fan-out                             ; 4.18           ;
+---------------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                   ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |minilab1b                                                                                                                              ; 1137 (116)          ; 2612 (1)                  ; 13248             ; 8          ; 70   ; 0            ; |minilab1b                                                                                                                                                                                                                                                                                                                                            ; minilab1b                         ; work         ;
;    |mult_mem_top:iTOP|                                                                                                                  ; 719 (0)             ; 1647 (0)                  ; 576               ; 8          ; 0    ; 0            ; |minilab1b|mult_mem_top:iTOP                                                                                                                                                                                                                                                                                                                          ; mult_mem_top                      ; work         ;
;       |avalon_master_slave:iMM|                                                                                                         ; 35 (0)              ; 661 (0)                   ; 576               ; 0          ; 0    ; 0            ; |minilab1b|mult_mem_top:iTOP|avalon_master_slave:iMM                                                                                                                                                                                                                                                                                                  ; avalon_master_slave               ; work         ;
;          |avalon_mm_master:top_master|                                                                                                  ; 23 (23)             ; 584 (584)                 ; 0                 ; 0          ; 0    ; 0            ; |minilab1b|mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master                                                                                                                                                                                                                                                                      ; avalon_mm_master                  ; work         ;
;          |mem_wrapper:top_slave|                                                                                                        ; 12 (12)             ; 77 (77)                   ; 576               ; 0          ; 0    ; 0            ; |minilab1b|mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave                                                                                                                                                                                                                                                                            ; mem_wrapper                       ; work         ;
;             |rom:memory|                                                                                                                ; 0 (0)               ; 0 (0)                     ; 576               ; 0          ; 0    ; 0            ; |minilab1b|mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave|rom:memory                                                                                                                                                                                                                                                                 ; rom                               ; work         ;
;                |altsyncram:altsyncram_component|                                                                                        ; 0 (0)               ; 0 (0)                     ; 576               ; 0          ; 0    ; 0            ; |minilab1b|mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave|rom:memory|altsyncram:altsyncram_component                                                                                                                                                                                                                                 ; altsyncram                        ; work         ;
;                   |altsyncram_tdg1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 576               ; 0          ; 0    ; 0            ; |minilab1b|mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated                                                                                                                                                                                                  ; altsyncram_tdg1                   ; work         ;
;       |matmul:iMATMUL|                                                                                                                  ; 684 (254)           ; 986 (7)                   ; 0                 ; 8          ; 0    ; 0            ; |minilab1b|mult_mem_top:iTOP|matmul:iMATMUL                                                                                                                                                                                                                                                                                                           ; matmul                            ; work         ;
;          |FIFO:ia_vectors[0]|                                                                                                           ; 44 (44)             ; 82 (82)                   ; 0                 ; 0          ; 0    ; 0            ; |minilab1b|mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[0]                                                                                                                                                                                                                                                                                        ; FIFO                              ; work         ;
;          |FIFO:ia_vectors[1]|                                                                                                           ; 24 (24)             ; 72 (72)                   ; 0                 ; 0          ; 0    ; 0            ; |minilab1b|mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[1]                                                                                                                                                                                                                                                                                        ; FIFO                              ; work         ;
;          |FIFO:ia_vectors[2]|                                                                                                           ; 24 (24)             ; 72 (72)                   ; 0                 ; 0          ; 0    ; 0            ; |minilab1b|mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[2]                                                                                                                                                                                                                                                                                        ; FIFO                              ; work         ;
;          |FIFO:ia_vectors[3]|                                                                                                           ; 24 (24)             ; 72 (72)                   ; 0                 ; 0          ; 0    ; 0            ; |minilab1b|mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[3]                                                                                                                                                                                                                                                                                        ; FIFO                              ; work         ;
;          |FIFO:ia_vectors[4]|                                                                                                           ; 24 (24)             ; 72 (72)                   ; 0                 ; 0          ; 0    ; 0            ; |minilab1b|mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[4]                                                                                                                                                                                                                                                                                        ; FIFO                              ; work         ;
;          |FIFO:ia_vectors[5]|                                                                                                           ; 24 (24)             ; 72 (72)                   ; 0                 ; 0          ; 0    ; 0            ; |minilab1b|mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[5]                                                                                                                                                                                                                                                                                        ; FIFO                              ; work         ;
;          |FIFO:ia_vectors[6]|                                                                                                           ; 24 (24)             ; 72 (72)                   ; 0                 ; 0          ; 0    ; 0            ; |minilab1b|mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[6]                                                                                                                                                                                                                                                                                        ; FIFO                              ; work         ;
;          |FIFO:ia_vectors[7]|                                                                                                           ; 24 (24)             ; 72 (72)                   ; 0                 ; 0          ; 0    ; 0            ; |minilab1b|mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[7]                                                                                                                                                                                                                                                                                        ; FIFO                              ; work         ;
;          |FIFO:ib_vector|                                                                                                               ; 24 (24)             ; 72 (72)                   ; 0                 ; 0          ; 0    ; 0            ; |minilab1b|mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ib_vector                                                                                                                                                                                                                                                                                            ; FIFO                              ; work         ;
;          |MAC:MAC_STAMP[0].imac|                                                                                                        ; 24 (24)             ; 41 (41)                   ; 0                 ; 1          ; 0    ; 0            ; |minilab1b|mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[0].imac                                                                                                                                                                                                                                                                                     ; MAC                               ; work         ;
;          |MAC:MAC_STAMP[1].imac|                                                                                                        ; 25 (25)             ; 40 (40)                   ; 0                 ; 1          ; 0    ; 0            ; |minilab1b|mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[1].imac                                                                                                                                                                                                                                                                                     ; MAC                               ; work         ;
;          |MAC:MAC_STAMP[2].imac|                                                                                                        ; 24 (24)             ; 40 (40)                   ; 0                 ; 1          ; 0    ; 0            ; |minilab1b|mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[2].imac                                                                                                                                                                                                                                                                                     ; MAC                               ; work         ;
;          |MAC:MAC_STAMP[3].imac|                                                                                                        ; 24 (24)             ; 40 (40)                   ; 0                 ; 1          ; 0    ; 0            ; |minilab1b|mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[3].imac                                                                                                                                                                                                                                                                                     ; MAC                               ; work         ;
;          |MAC:MAC_STAMP[4].imac|                                                                                                        ; 25 (25)             ; 40 (40)                   ; 0                 ; 1          ; 0    ; 0            ; |minilab1b|mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[4].imac                                                                                                                                                                                                                                                                                     ; MAC                               ; work         ;
;          |MAC:MAC_STAMP[5].imac|                                                                                                        ; 24 (24)             ; 40 (40)                   ; 0                 ; 1          ; 0    ; 0            ; |minilab1b|mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[5].imac                                                                                                                                                                                                                                                                                     ; MAC                               ; work         ;
;          |MAC:MAC_STAMP[6].imac|                                                                                                        ; 24 (24)             ; 40 (40)                   ; 0                 ; 1          ; 0    ; 0            ; |minilab1b|mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[6].imac                                                                                                                                                                                                                                                                                     ; MAC                               ; work         ;
;          |MAC:MAC_STAMP[7].imac|                                                                                                        ; 24 (24)             ; 40 (40)                   ; 0                 ; 1          ; 0    ; 0            ; |minilab1b|mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[7].imac                                                                                                                                                                                                                                                                                     ; MAC                               ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 90 (1)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |minilab1b|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 89 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |minilab1b|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 89 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |minilab1b|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 89 (1)              ; 90 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |minilab1b|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 88 (0)              ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |minilab1b|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 88 (55)             ; 85 (57)                   ; 0                 ; 0          ; 0    ; 0            ; |minilab1b|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1b|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |minilab1b|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 212 (2)             ; 874 (100)                 ; 12672             ; 0          ; 0    ; 0            ; |minilab1b|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 210 (0)             ; 774 (0)                   ; 12672             ; 0          ; 0    ; 0            ; |minilab1b|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 210 (67)            ; 774 (470)                 ; 12672             ; 0          ; 0    ; 0            ; |minilab1b|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |minilab1b|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1b|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1b|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 12672             ; 0          ; 0    ; 0            ; |minilab1b|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_ac84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 12672             ; 0          ; 0    ; 0            ; |minilab1b|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ac84:auto_generated                                                                                                                                                 ; altsyncram_ac84                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1b|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |minilab1b|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |minilab1b|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 58 (58)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |minilab1b|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 3 (1)               ; 21 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |minilab1b|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1b|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 1 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1b|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1b|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 1 (0)               ; 2 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1b|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1b|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 1 (1)               ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |minilab1b|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |minilab1b|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 39 (12)             ; 148 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |minilab1b|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 9 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1b|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_f9i:auto_generated|                                                                                             ; 9 (9)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1b|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_f9i:auto_generated                                                             ; cntr_f9i                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1b|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_4vi:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1b|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated                                                                                      ; cntr_4vi                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1b|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_09i:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1b|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                            ; cntr_09i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1b|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1b|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |minilab1b|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 99 (99)                   ; 0                 ; 0          ; 0    ; 0            ; |minilab1b|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |minilab1b|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1b|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------+
; mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated|ALTSYNCRAM                                                  ; AUTO ; ROM              ; 9            ; 64           ; --           ; --           ; 576   ; input_mem.mif ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ac84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 99           ; 128          ; 99           ; 12672 ; None          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 9x9                 ; 8           ;
; Total number of DSP blocks      ; 8           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 8           ;
+---------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |minilab1b|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |minilab1b|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |minilab1b|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |minilab1b|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |minilab1b|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; ROM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |minilab1b|mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave|rom:memory                                                                                                                                                                                          ; rom.v           ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |minilab1b|mult_mem_top:iTOP|matmul:iMATMUL|state ;
+-------------+------------+------------+------------+--------------+
; Name        ; state.IDLE ; state.BUSY ; state.INIT ; state.CLEAR  ;
+-------------+------------+------------+------------+--------------+
; state.CLEAR ; 0          ; 0          ; 0          ; 0            ;
; state.INIT  ; 0          ; 0          ; 1          ; 1            ;
; state.BUSY  ; 0          ; 1          ; 0          ; 1            ;
; state.IDLE  ; 1          ; 0          ; 0          ; 1            ;
+-------------+------------+------------+------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------+
; State Machine - |minilab1b|mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave|state ;
+---------------+------------+---------------+-----------------------------------------------------+
; Name          ; state.IDLE ; state.RESPOND ; state.WAIT                                          ;
+---------------+------------+---------------+-----------------------------------------------------+
; state.IDLE    ; 0          ; 0             ; 0                                                   ;
; state.WAIT    ; 1          ; 0             ; 1                                                   ;
; state.RESPOND ; 1          ; 1             ; 0                                                   ;
+---------------+------------+---------------+-----------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------+
; State Machine - |minilab1b|mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|state ;
+-------------+------------+-------------+-----------+---------------------------------------------------+
; Name        ; state.DONE ; state.STALL ; state.REQ ; state.IDLE                                        ;
+-------------+------------+-------------+-----------+---------------------------------------------------+
; state.IDLE  ; 0          ; 0           ; 0         ; 0                                                 ;
; state.REQ   ; 0          ; 0           ; 1         ; 1                                                 ;
; state.STALL ; 0          ; 1           ; 0         ; 1                                                 ;
; state.DONE  ; 1          ; 0           ; 0         ; 1                                                 ;
+-------------+------------+-------------+-----------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                          ; Reason for Removal                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[7].imac|mult_pipeline[18,22]                                                                                                            ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[7].imac|mult_pipeline[23]                                                                                                               ;
; mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[2].imac|mult_pipeline[17]                                                                                                               ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[7].imac|mult_pipeline[21]                                                                                                               ;
; mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[7].imac|mult_pipeline[17]                                                                                                               ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[7].imac|mult_pipeline[21]                                                                                                               ;
; mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[1].imac|mult_pipeline[21,23]                                                                                                            ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[7].imac|mult_pipeline[21]                                                                                                               ;
; mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[4].imac|mult_pipeline[23]                                                                                                               ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[7].imac|mult_pipeline[21]                                                                                                               ;
; mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[1].imac|mult_pipeline[17,19]                                                                                                            ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[7].imac|mult_pipeline[21]                                                                                                               ;
; mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[4].imac|mult_pipeline[17,19,21]                                                                                                         ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[7].imac|mult_pipeline[21]                                                                                                               ;
; mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[0].imac|mult_pipeline[17,19,21,23]                                                                                                      ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[7].imac|mult_pipeline[21]                                                                                                               ;
; mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[1].imac|mult_pipeline[16,20]                                                                                                            ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[7].imac|mult_pipeline[20]                                                                                                               ;
; mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[4].imac|mult_pipeline[16,20]                                                                                                            ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[7].imac|mult_pipeline[20]                                                                                                               ;
; mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[7].imac|mult_pipeline[16]                                                                                                               ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[7].imac|mult_pipeline[20]                                                                                                               ;
; mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[0].imac|mult_pipeline[16,20]                                                                                                            ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[7].imac|mult_pipeline[20]                                                                                                               ;
; mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[3].imac|mult_pipeline[21,23]                                                                                                            ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[7].imac|mult_pipeline[20]                                                                                                               ;
; mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[5].imac|mult_pipeline[23]                                                                                                               ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[7].imac|mult_pipeline[20]                                                                                                               ;
; mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[3].imac|mult_pipeline[17,19]                                                                                                            ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[7].imac|mult_pipeline[20]                                                                                                               ;
; mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[5].imac|mult_pipeline[21]                                                                                                               ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[7].imac|mult_pipeline[20]                                                                                                               ;
; mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[6].imac|mult_pipeline[23]                                                                                                               ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[7].imac|mult_pipeline[20]                                                                                                               ;
; mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[5].imac|mult_pipeline[17,19]                                                                                                            ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[7].imac|mult_pipeline[20]                                                                                                               ;
; mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[6].imac|mult_pipeline[19,21]                                                                                                            ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[7].imac|mult_pipeline[20]                                                                                                               ;
; mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[7].imac|mult_pipeline[19]                                                                                                               ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[7].imac|mult_pipeline[20]                                                                                                               ;
; mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[6].imac|mult_pipeline[17]                                                                                                               ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[7].imac|mult_pipeline[20]                                                                                                               ;
; mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[2].imac|mult_pipeline[19,21,23]                                                                                                         ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[7].imac|mult_pipeline[20]                                                                                                               ;
; mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[3].imac|mult_pipeline[18]                                                                                                               ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[6].imac|mult_pipeline[22]                                                                                                               ;
; mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[5].imac|mult_pipeline[18]                                                                                                               ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[6].imac|mult_pipeline[22]                                                                                                               ;
; mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[6].imac|mult_pipeline[18]                                                                                                               ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[6].imac|mult_pipeline[22]                                                                                                               ;
; mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[2].imac|mult_pipeline[18]                                                                                                               ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[6].imac|mult_pipeline[22]                                                                                                               ;
; mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[1].imac|mult_pipeline[18]                                                                                                               ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[6].imac|mult_pipeline[22]                                                                                                               ;
; mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[4].imac|mult_pipeline[18]                                                                                                               ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[6].imac|mult_pipeline[22]                                                                                                               ;
; mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[0].imac|mult_pipeline[18]                                                                                                               ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[6].imac|mult_pipeline[22]                                                                                                               ;
; mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[3].imac|mult_pipeline[22]                                                                                                               ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[6].imac|mult_pipeline[22]                                                                                                               ;
; mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[5].imac|mult_pipeline[22]                                                                                                               ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[6].imac|mult_pipeline[22]                                                                                                               ;
; mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[2].imac|mult_pipeline[22]                                                                                                               ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[6].imac|mult_pipeline[22]                                                                                                               ;
; mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[1].imac|mult_pipeline[22]                                                                                                               ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[6].imac|mult_pipeline[22]                                                                                                               ;
; mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[4].imac|mult_pipeline[22]                                                                                                               ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[6].imac|mult_pipeline[22]                                                                                                               ;
; mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[0].imac|mult_pipeline[22]                                                                                                               ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[6].imac|mult_pipeline[22]                                                                                                               ;
; mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[3].imac|mult_pipeline[16,20]                                                                                                            ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[6].imac|mult_pipeline[22]                                                                                                               ;
; mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[5].imac|mult_pipeline[16,20]                                                                                                            ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[6].imac|mult_pipeline[22]                                                                                                               ;
; mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[6].imac|mult_pipeline[16,20]                                                                                                            ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[6].imac|mult_pipeline[22]                                                                                                               ;
; mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[2].imac|mult_pipeline[16,20]                                                                                                            ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[6].imac|mult_pipeline[22]                                                                                                               ;
; mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[6].imac|mult_pipeline[22]                                                                                                               ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[7].imac|mult_pipeline[23]                                                                                                               ;
; mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[7].imac|mult_pipeline[20]                                                                                                               ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[7].imac|mult_pipeline[21]                                                                                                               ;
; mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[1]|count[3]                                                                                                                           ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[0]|count[3]                                                                                                                           ;
; mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[2]|count[3]                                                                                                                           ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[0]|count[3]                                                                                                                           ;
; mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[3]|count[3]                                                                                                                           ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[0]|count[3]                                                                                                                           ;
; mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[4]|count[3]                                                                                                                           ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[0]|count[3]                                                                                                                           ;
; mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[5]|count[3]                                                                                                                           ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[0]|count[3]                                                                                                                           ;
; mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[6]|count[3]                                                                                                                           ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[0]|count[3]                                                                                                                           ;
; mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[7]|count[3]                                                                                                                           ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[0]|count[3]                                                                                                                           ;
; mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ib_vector|count[3]                                                                                                                               ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[0]|count[3]                                                                                                                           ;
; mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[1]|count[2]                                                                                                                           ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[0]|count[2]                                                                                                                           ;
; mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[2]|count[2]                                                                                                                           ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[0]|count[2]                                                                                                                           ;
; mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[3]|count[2]                                                                                                                           ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[0]|count[2]                                                                                                                           ;
; mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[4]|count[2]                                                                                                                           ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[0]|count[2]                                                                                                                           ;
; mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[5]|count[2]                                                                                                                           ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[0]|count[2]                                                                                                                           ;
; mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[6]|count[2]                                                                                                                           ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[0]|count[2]                                                                                                                           ;
; mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[7]|count[2]                                                                                                                           ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[0]|count[2]                                                                                                                           ;
; mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ib_vector|count[2]                                                                                                                               ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[0]|count[2]                                                                                                                           ;
; mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[1]|count[1]                                                                                                                           ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[0]|count[1]                                                                                                                           ;
; mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[2]|count[1]                                                                                                                           ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[0]|count[1]                                                                                                                           ;
; mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[3]|count[1]                                                                                                                           ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[0]|count[1]                                                                                                                           ;
; mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[4]|count[1]                                                                                                                           ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[0]|count[1]                                                                                                                           ;
; mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[5]|count[1]                                                                                                                           ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[0]|count[1]                                                                                                                           ;
; mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[6]|count[1]                                                                                                                           ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[0]|count[1]                                                                                                                           ;
; mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[7]|count[1]                                                                                                                           ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[0]|count[1]                                                                                                                           ;
; mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ib_vector|count[1]                                                                                                                               ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[0]|count[1]                                                                                                                           ;
; mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[1]|count[0]                                                                                                                           ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[0]|count[0]                                                                                                                           ;
; mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[2]|count[0]                                                                                                                           ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[0]|count[0]                                                                                                                           ;
; mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[3]|count[0]                                                                                                                           ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[0]|count[0]                                                                                                                           ;
; mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[4]|count[0]                                                                                                                           ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[0]|count[0]                                                                                                                           ;
; mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[5]|count[0]                                                                                                                           ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[0]|count[0]                                                                                                                           ;
; mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[6]|count[0]                                                                                                                           ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[0]|count[0]                                                                                                                           ;
; mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[7]|count[0]                                                                                                                           ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[0]|count[0]                                                                                                                           ;
; mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ib_vector|count[0]                                                                                                                               ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[0]|count[0]                                                                                                                           ;
; mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[7].imac|mult_pipeline[23]                                                                                                               ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[7].imac|mult_pipeline[21]                                                                                                               ;
; mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[1].imac|En_delay                                                                                                                        ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[0].imac|En_delay                                                                                                                        ;
; mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[2].imac|En_delay                                                                                                                        ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[0].imac|En_delay                                                                                                                        ;
; mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[3].imac|En_delay                                                                                                                        ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[0].imac|En_delay                                                                                                                        ;
; mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[4].imac|En_delay                                                                                                                        ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[0].imac|En_delay                                                                                                                        ;
; mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[5].imac|En_delay                                                                                                                        ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[0].imac|En_delay                                                                                                                        ;
; mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[6].imac|En_delay                                                                                                                        ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[0].imac|En_delay                                                                                                                        ;
; mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[7].imac|En_delay                                                                                                                        ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[0].imac|En_delay                                                                                                                        ;
; mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[1]|r_ptr[2]                                                                                                                           ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[0]|r_ptr[2]                                                                                                                           ;
; mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[2]|r_ptr[2]                                                                                                                           ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[0]|r_ptr[2]                                                                                                                           ;
; mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[3]|r_ptr[2]                                                                                                                           ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[0]|r_ptr[2]                                                                                                                           ;
; mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[4]|r_ptr[2]                                                                                                                           ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[0]|r_ptr[2]                                                                                                                           ;
; mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[5]|r_ptr[2]                                                                                                                           ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[0]|r_ptr[2]                                                                                                                           ;
; mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[6]|r_ptr[2]                                                                                                                           ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[0]|r_ptr[2]                                                                                                                           ;
; mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[7]|r_ptr[2]                                                                                                                           ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[0]|r_ptr[2]                                                                                                                           ;
; mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ib_vector|r_ptr[2]                                                                                                                               ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[0]|r_ptr[2]                                                                                                                           ;
; mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[1]|r_ptr[1]                                                                                                                           ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[0]|r_ptr[1]                                                                                                                           ;
; mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[2]|r_ptr[1]                                                                                                                           ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[0]|r_ptr[1]                                                                                                                           ;
; mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[3]|r_ptr[1]                                                                                                                           ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[0]|r_ptr[1]                                                                                                                           ;
; mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[4]|r_ptr[1]                                                                                                                           ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[0]|r_ptr[1]                                                                                                                           ;
; mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[5]|r_ptr[1]                                                                                                                           ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[0]|r_ptr[1]                                                                                                                           ;
; mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[6]|r_ptr[1]                                                                                                                           ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[0]|r_ptr[1]                                                                                                                           ;
; mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[7]|r_ptr[1]                                                                                                                           ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[0]|r_ptr[1]                                                                                                                           ;
; mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ib_vector|r_ptr[1]                                                                                                                               ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[0]|r_ptr[1]                                                                                                                           ;
; mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[1]|r_ptr[0]                                                                                                                           ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[0]|r_ptr[0]                                                                                                                           ;
; mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[2]|r_ptr[0]                                                                                                                           ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[0]|r_ptr[0]                                                                                                                           ;
; mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[3]|r_ptr[0]                                                                                                                           ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[0]|r_ptr[0]                                                                                                                           ;
; mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[4]|r_ptr[0]                                                                                                                           ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[0]|r_ptr[0]                                                                                                                           ;
; mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[5]|r_ptr[0]                                                                                                                           ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[0]|r_ptr[0]                                                                                                                           ;
; mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[6]|r_ptr[0]                                                                                                                           ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[0]|r_ptr[0]                                                                                                                           ;
; mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[7]|r_ptr[0]                                                                                                                           ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[0]|r_ptr[0]                                                                                                                           ;
; mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ib_vector|r_ptr[0]                                                                                                                               ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[0]|r_ptr[0]                                                                                                                           ;
; mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[1]|w_ptr[2]                                                                                                                           ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[0]|w_ptr[2]                                                                                                                           ;
; mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[2]|w_ptr[2]                                                                                                                           ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[0]|w_ptr[2]                                                                                                                           ;
; mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[3]|w_ptr[2]                                                                                                                           ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[0]|w_ptr[2]                                                                                                                           ;
; mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[4]|w_ptr[2]                                                                                                                           ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[0]|w_ptr[2]                                                                                                                           ;
; mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[5]|w_ptr[2]                                                                                                                           ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[0]|w_ptr[2]                                                                                                                           ;
; mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[6]|w_ptr[2]                                                                                                                           ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[0]|w_ptr[2]                                                                                                                           ;
; mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[7]|w_ptr[2]                                                                                                                           ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[0]|w_ptr[2]                                                                                                                           ;
; mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ib_vector|w_ptr[2]                                                                                                                               ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[0]|w_ptr[2]                                                                                                                           ;
; mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[1]|w_ptr[1]                                                                                                                           ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[0]|w_ptr[1]                                                                                                                           ;
; mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[2]|w_ptr[1]                                                                                                                           ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[0]|w_ptr[1]                                                                                                                           ;
; mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[3]|w_ptr[1]                                                                                                                           ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[0]|w_ptr[1]                                                                                                                           ;
; mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[4]|w_ptr[1]                                                                                                                           ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[0]|w_ptr[1]                                                                                                                           ;
; mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[5]|w_ptr[1]                                                                                                                           ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[0]|w_ptr[1]                                                                                                                           ;
; mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[6]|w_ptr[1]                                                                                                                           ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[0]|w_ptr[1]                                                                                                                           ;
; mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[7]|w_ptr[1]                                                                                                                           ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[0]|w_ptr[1]                                                                                                                           ;
; mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ib_vector|w_ptr[1]                                                                                                                               ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[0]|w_ptr[1]                                                                                                                           ;
; mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[1]|w_ptr[0]                                                                                                                           ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[0]|w_ptr[0]                                                                                                                           ;
; mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[2]|w_ptr[0]                                                                                                                           ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[0]|w_ptr[0]                                                                                                                           ;
; mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[3]|w_ptr[0]                                                                                                                           ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[0]|w_ptr[0]                                                                                                                           ;
; mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[4]|w_ptr[0]                                                                                                                           ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[0]|w_ptr[0]                                                                                                                           ;
; mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[5]|w_ptr[0]                                                                                                                           ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[0]|w_ptr[0]                                                                                                                           ;
; mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[6]|w_ptr[0]                                                                                                                           ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[0]|w_ptr[0]                                                                                                                           ;
; mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[7]|w_ptr[0]                                                                                                                           ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[0]|w_ptr[0]                                                                                                                           ;
; mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ib_vector|w_ptr[0]                                                                                                                               ; Merged with mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[0]|w_ptr[0]                                                                                                                           ;
; mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[7].imac|mult_pipeline[21]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; mult_mem_top:iTOP|matmul:iMATMUL|state~4                                                                                                                                               ; Lost fanout                                                                                                                                                                                        ;
; mult_mem_top:iTOP|matmul:iMATMUL|state~5                                                                                                                                               ; Lost fanout                                                                                                                                                                                        ;
; mult_mem_top:iTOP|matmul:iMATMUL|state~6                                                                                                                                               ; Lost fanout                                                                                                                                                                                        ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|state~4                                                                                                          ; Lost fanout                                                                                                                                                                                        ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|state~5                                                                                                          ; Lost fanout                                                                                                                                                                                        ;
; mult_mem_top:iTOP|matmul:iMATMUL|count[3]                                                                                                                                              ; Lost fanout                                                                                                                                                                                        ;
; Total Number of Removed Registers = 157                                                                                                                                                ;                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                       ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Total Number of Removed Registers = 18                                                                                                                                                 ;                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15] ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14], ;
;                                                                                                                                                              ; due to stuck port data_in ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2612  ;
; Number of registers using Synchronous Clear  ; 422   ;
; Number of registers using Synchronous Load   ; 209   ;
; Number of registers using Asynchronous Clear ; 1874  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1884  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 10                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 128 bits  ; 256 LEs       ; 0 LEs                ; 256 LEs                ; Yes        ; |minilab1b|mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[4].imac|mult_pipeline[3]                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 192 bits  ; 384 LEs       ; 0 LEs                ; 384 LEs                ; Yes        ; |minilab1b|mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[1].imac|Cout[6]                                                                                                                                                                                                                                                                                           ;
; 8:1                ; 72 bits   ; 360 LEs       ; 360 LEs              ; 0 LEs                  ; Yes        ; |minilab1b|mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[0]|o_data[0]                                                                                                                                                                                                                                                                                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |minilab1b|mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave|delay_counter[2]                                                                                                                                                                                                                                                                         ;
; 8:1                ; 24 bits   ; 120 LEs       ; 120 LEs              ; 0 LEs                  ; No         ; |minilab1b|Mux12                                                                                                                                                                                                                                                                                                                                                    ;
; 8:1                ; 72 bits   ; 360 LEs       ; 360 LEs              ; 0 LEs                  ; No         ; |minilab1b|mult_mem_top:iTOP|matmul:iMATMUL|Mux15                                                                                                                                                                                                                                                                                                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |minilab1b|mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|Selector1                                                                                                                                                                                                                                                                          ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |minilab1b|mult_mem_top:iTOP|matmul:iMATMUL|Selector3                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |minilab1b|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                                                                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |minilab1b|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |minilab1b|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |minilab1b|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |minilab1b|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |minilab1b|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                                                                                                                                                        ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; Yes        ; |minilab1b|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                                                                                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |minilab1b|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |minilab1b|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |minilab1b|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |minilab1b|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |minilab1b|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |minilab1b|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |minilab1b|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |minilab1b|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |minilab1b ;
+----------------+---------+------------------------------------------------+
; Parameter Name ; Value   ; Type                                           ;
+----------------+---------+------------------------------------------------+
; HEX_0          ; 1000000 ; Unsigned Binary                                ;
; HEX_1          ; 1111001 ; Unsigned Binary                                ;
; HEX_2          ; 0100100 ; Unsigned Binary                                ;
; HEX_3          ; 0110000 ; Unsigned Binary                                ;
; HEX_4          ; 0011001 ; Unsigned Binary                                ;
; HEX_5          ; 0010010 ; Unsigned Binary                                ;
; HEX_6          ; 0000010 ; Unsigned Binary                                ;
; HEX_7          ; 1111000 ; Unsigned Binary                                ;
; HEX_8          ; 0000000 ; Unsigned Binary                                ;
; HEX_9          ; 0011000 ; Unsigned Binary                                ;
; HEX_10         ; 0001000 ; Unsigned Binary                                ;
; HEX_11         ; 0000011 ; Unsigned Binary                                ;
; HEX_12         ; 1000110 ; Unsigned Binary                                ;
; HEX_13         ; 0100001 ; Unsigned Binary                                ;
; HEX_14         ; 0000110 ; Unsigned Binary                                ;
; HEX_15         ; 0001110 ; Unsigned Binary                                ;
; OFF            ; 1111111 ; Unsigned Binary                                ;
+----------------+---------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mult_mem_top:iTOP ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                        ;
; DEPTH          ; 8     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mult_mem_top:iTOP|avalon_master_slave:iMM ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; DEPTH          ; 8     ; Signed Integer                                                ;
; DATA_WIDTH     ; 8     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; DEPTH          ; 8     ; Signed Integer                                                                            ;
; DATA_WIDTH     ; 8     ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave|rom:memory|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                        ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                     ;
; WIDTH_A                            ; 64                   ; Signed Integer                                                                              ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                                                              ;
; NUMWORDS_A                         ; 9                    ; Signed Integer                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                     ;
; INIT_FILE                          ; input_mem.mif        ; Untyped                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_tdg1      ; Untyped                                                                                     ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mult_mem_top:iTOP|matmul:iMATMUL ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; DEPTH          ; 8     ; Signed Integer                                       ;
; DATA_WIDTH     ; 8     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[0] ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; DEPTH          ; 8     ; Signed Integer                                                          ;
; DATA_WIDTH     ; 8     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[1] ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; DEPTH          ; 8     ; Signed Integer                                                          ;
; DATA_WIDTH     ; 8     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[2] ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; DEPTH          ; 8     ; Signed Integer                                                          ;
; DATA_WIDTH     ; 8     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[3] ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; DEPTH          ; 8     ; Signed Integer                                                          ;
; DATA_WIDTH     ; 8     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[4] ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; DEPTH          ; 8     ; Signed Integer                                                          ;
; DATA_WIDTH     ; 8     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[5] ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; DEPTH          ; 8     ; Signed Integer                                                          ;
; DATA_WIDTH     ; 8     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[6] ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; DEPTH          ; 8     ; Signed Integer                                                          ;
; DATA_WIDTH     ; 8     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[7] ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; DEPTH          ; 8     ; Signed Integer                                                          ;
; DATA_WIDTH     ; 8     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ib_vector ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; DEPTH          ; 8     ; Signed Integer                                                      ;
; DATA_WIDTH     ; 8     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[0].imac ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[1].imac ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[2].imac ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[3].imac ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[4].imac ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[5].imac ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[6].imac ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[7].imac ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0              ;
+-------------------------------------------------+---------------------------+----------------+
; Parameter Name                                  ; Value                     ; Type           ;
+-------------------------------------------------+---------------------------+----------------+
; lpm_type                                        ; sld_signaltap             ; String         ;
; sld_node_info                                   ; 805334528                 ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0           ; String         ;
; SLD_IP_VERSION                                  ; 6                         ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                         ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                         ; Signed Integer ;
; sld_data_bits                                   ; 99                        ; Untyped        ;
; sld_trigger_bits                                ; 1                         ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                        ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                     ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                     ; Signed Integer ;
; sld_incremental_routing                         ; 1                         ; Untyped        ;
; sld_sample_depth                                ; 128                       ; Untyped        ;
; sld_segment_size                                ; 128                       ; Untyped        ;
; sld_ram_block_type                              ; AUTO                      ; Untyped        ;
; sld_state_bits                                  ; 11                        ; Untyped        ;
; sld_buffer_full_stop                            ; 1                         ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                         ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                         ; Signed Integer ;
; sld_trigger_level                               ; 1                         ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                         ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                         ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                         ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                         ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                         ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                  ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                         ; Untyped        ;
; sld_trigger_pipeline                            ; 0                         ; Untyped        ;
; sld_ram_pipeline                                ; 0                         ; Untyped        ;
; sld_counter_pipeline                            ; 0                         ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                         ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                      ; String         ;
; sld_inversion_mask_length                       ; 24                        ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000  ; Untyped        ;
; sld_power_up_trigger                            ; 0                         ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd ; String         ;
; sld_state_flow_use_generated                    ; 0                         ; Untyped        ;
; sld_current_resource_width                      ; 1                         ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                       ; Untyped        ;
; sld_storage_qualifier_bits                      ; 99                        ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                         ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                       ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                         ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                     ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                         ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                         ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                         ; Signed Integer ;
+-------------------------------------------------+---------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                       ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                      ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                                          ;
; Entity Instance                           ; mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave|rom:memory|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                        ;
;     -- WIDTH_A                            ; 64                                                                                                         ;
;     -- NUMWORDS_A                         ; 9                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                  ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ib_vector"                                     ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[6]"                                 ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[5]"                                 ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[4]"                                 ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[3]"                                 ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[2]"                                 ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[1]"                                 ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[0]"                                 ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave|rom:memory"                                                                                                        ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (5 bits) is wider than the input port (4 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mult_mem_top:iTOP"                                                                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; sum[23..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 1                   ; 99               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1648                        ;
;     CLR               ; 31                          ;
;     CLR SCLR          ; 2                           ;
;     ENA               ; 4                           ;
;     ENA CLR           ; 1291                        ;
;     ENA CLR SCLR      ; 320                         ;
; arriav_lcell_comb     ; 835                         ;
;     arith             ; 192                         ;
;         1 data inputs ; 64                          ;
;         2 data inputs ; 128                         ;
;     normal            ; 613                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 7                           ;
;         3 data inputs ; 180                         ;
;         4 data inputs ; 16                          ;
;         5 data inputs ; 12                          ;
;         6 data inputs ; 395                         ;
;     shared            ; 30                          ;
;         3 data inputs ; 30                          ;
; arriav_mac            ; 8                           ;
; boundary_port         ; 169                         ;
; stratixv_ram_block    ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 3.30                        ;
; Average LUT depth     ; 2.00                        ;
+-----------------------+-----------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0 ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; arriav_ff             ; 874                                                    ;
;     CLR               ; 6                                                      ;
;     CLR SLD           ; 127                                                    ;
;     ENA               ; 59                                                     ;
;     ENA CLR           ; 38                                                     ;
;     ENA CLR SCLR      ; 22                                                     ;
;     ENA SCLR          ; 27                                                     ;
;     ENA SCLR SLD      ; 33                                                     ;
;     ENA SLD           ; 28                                                     ;
;     SCLR SLD          ; 11                                                     ;
;     plain             ; 523                                                    ;
; arriav_lcell_comb     ; 212                                                    ;
;     arith             ; 76                                                     ;
;         0 data inputs ; 4                                                      ;
;         1 data inputs ; 71                                                     ;
;         2 data inputs ; 1                                                      ;
;     normal            ; 136                                                    ;
;         0 data inputs ; 2                                                      ;
;         1 data inputs ; 8                                                      ;
;         2 data inputs ; 10                                                     ;
;         3 data inputs ; 12                                                     ;
;         4 data inputs ; 23                                                     ;
;         5 data inputs ; 23                                                     ;
;         6 data inputs ; 58                                                     ;
; boundary_port         ; 383                                                    ;
; stratixv_ram_block    ; 99                                                     ;
;                       ;                                                        ;
; Max LUT depth         ; 4.10                                                   ;
; Average LUT depth     ; 0.77                                                   ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 90                                       ;
;     CLR               ; 5                                        ;
;     ENA               ; 30                                       ;
;     ENA CLR           ; 22                                       ;
;     ENA CLR SLD       ; 10                                       ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 90                                       ;
;     extend            ; 1                                        ;
;         7 data inputs ; 1                                        ;
;     normal            ; 89                                       ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 19                                       ;
;         3 data inputs ; 13                                       ;
;         4 data inputs ; 15                                       ;
;         5 data inputs ; 24                                       ;
;         6 data inputs ; 13                                       ;
; boundary_port         ; 107                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.32                                     ;
+-----------------------+------------------------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; Top                            ; 00:00:01     ;
; sld_signaltap:auto_signaltap_0 ; 00:00:00     ;
; sld_hub:auto_hub               ; 00:00:00     ;
+--------------------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------+---------+
; Name                                                                                ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                     ; Details ;
+-------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------+---------+
; CLOCK_50                                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                                                              ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|address[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|address[0]~0    ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|address[10]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                   ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|address[11]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                   ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|address[12]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                   ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|address[13]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                   ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|address[14]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                   ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|address[15]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                   ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|address[16]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                   ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|address[17]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                   ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|address[18]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                   ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|address[19]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                   ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|address[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|address[1]~1    ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|address[20]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                   ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|address[21]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                   ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|address[22]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                   ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|address[23]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                   ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|address[24]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                   ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|address[25]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                   ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|address[26]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                   ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|address[27]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                   ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|address[28]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                   ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|address[29]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                   ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|address[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|address[2]~2    ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|address[30]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                   ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|address[31]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                   ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|address[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|address[3]~3    ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|address[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                   ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|address[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                   ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|address[6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                   ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|address[7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                   ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|address[8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                   ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|address[9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                   ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|read          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|read~0_wirecell ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|read          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|read~0_wirecell ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|readdata[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave|readdata[0]           ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|readdata[10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave|readdata[10]          ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|readdata[11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave|readdata[11]          ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|readdata[12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave|readdata[12]          ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|readdata[13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave|readdata[13]          ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|readdata[14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave|readdata[14]          ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|readdata[15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave|readdata[15]          ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|readdata[16]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave|readdata[16]          ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|readdata[17]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave|readdata[17]          ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|readdata[18]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave|readdata[18]          ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|readdata[19]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave|readdata[19]          ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|readdata[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave|readdata[1]           ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|readdata[20]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave|readdata[20]          ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|readdata[21]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave|readdata[21]          ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|readdata[22]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave|readdata[22]          ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|readdata[23]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave|readdata[23]          ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|readdata[24]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave|readdata[24]          ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|readdata[25]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave|readdata[25]          ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|readdata[26]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave|readdata[26]          ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|readdata[27]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave|readdata[27]          ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|readdata[28]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave|readdata[28]          ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|readdata[29]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave|readdata[29]          ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|readdata[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave|readdata[2]           ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|readdata[30]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave|readdata[30]          ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|readdata[31]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave|readdata[31]          ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|readdata[32]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave|readdata[32]          ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|readdata[33]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave|readdata[33]          ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|readdata[34]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave|readdata[34]          ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|readdata[35]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave|readdata[35]          ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|readdata[36]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave|readdata[36]          ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|readdata[37]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave|readdata[37]          ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|readdata[38]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave|readdata[38]          ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|readdata[39]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave|readdata[39]          ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|readdata[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave|readdata[3]           ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|readdata[40]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave|readdata[40]          ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|readdata[41]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave|readdata[41]          ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|readdata[42]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave|readdata[42]          ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|readdata[43]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave|readdata[43]          ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|readdata[44]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave|readdata[44]          ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|readdata[45]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave|readdata[45]          ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|readdata[46]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave|readdata[46]          ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|readdata[47]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave|readdata[47]          ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|readdata[48]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave|readdata[48]          ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|readdata[49]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave|readdata[49]          ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|readdata[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave|readdata[4]           ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|readdata[50]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave|readdata[50]          ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|readdata[51]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave|readdata[51]          ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|readdata[52]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave|readdata[52]          ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|readdata[53]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave|readdata[53]          ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|readdata[54]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave|readdata[54]          ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|readdata[55]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave|readdata[55]          ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|readdata[56]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave|readdata[56]          ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|readdata[57]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave|readdata[57]          ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|readdata[58]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave|readdata[58]          ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|readdata[59]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave|readdata[59]          ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|readdata[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave|readdata[5]           ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|readdata[60]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave|readdata[60]          ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|readdata[61]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave|readdata[61]          ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|readdata[62]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave|readdata[62]          ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|readdata[63]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave|readdata[63]          ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|readdata[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave|readdata[6]           ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|readdata[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave|readdata[7]           ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|readdata[8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave|readdata[8]           ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|readdata[9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave|readdata[9]           ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|readdatavalid ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave|readdatavalid         ; N/A     ;
; mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master|waitrequest   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave|waitrequest           ; N/A     ;
; auto_signaltap_0|gnd                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                   ; N/A     ;
; auto_signaltap_0|gnd                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                   ; N/A     ;
; auto_signaltap_0|gnd                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                   ; N/A     ;
; auto_signaltap_0|gnd                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                   ; N/A     ;
; auto_signaltap_0|gnd                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                   ; N/A     ;
; auto_signaltap_0|gnd                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                   ; N/A     ;
; auto_signaltap_0|gnd                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                   ; N/A     ;
; auto_signaltap_0|gnd                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                   ; N/A     ;
; auto_signaltap_0|gnd                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                   ; N/A     ;
; auto_signaltap_0|gnd                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                   ; N/A     ;
; auto_signaltap_0|gnd                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                   ; N/A     ;
; auto_signaltap_0|gnd                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                   ; N/A     ;
; auto_signaltap_0|gnd                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                   ; N/A     ;
; auto_signaltap_0|gnd                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                   ; N/A     ;
; auto_signaltap_0|vcc                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                   ; N/A     ;
; auto_signaltap_0|vcc                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                   ; N/A     ;
; auto_signaltap_0|vcc                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                   ; N/A     ;
; auto_signaltap_0|vcc                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                   ; N/A     ;
; auto_signaltap_0|vcc                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                   ; N/A     ;
; auto_signaltap_0|vcc                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                   ; N/A     ;
; auto_signaltap_0|vcc                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                   ; N/A     ;
; auto_signaltap_0|vcc                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                   ; N/A     ;
; auto_signaltap_0|vcc                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                   ; N/A     ;
; auto_signaltap_0|vcc                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                   ; N/A     ;
; auto_signaltap_0|vcc                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                   ; N/A     ;
; auto_signaltap_0|vcc                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                   ; N/A     ;
; auto_signaltap_0|vcc                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                   ; N/A     ;
; auto_signaltap_0|vcc                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                   ; N/A     ;
; auto_signaltap_0|vcc                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                   ; N/A     ;
; auto_signaltap_0|vcc                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                   ; N/A     ;
; auto_signaltap_0|vcc                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                   ; N/A     ;
; auto_signaltap_0|vcc                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                   ; N/A     ;
+-------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition
    Info: Processing started: Thu Feb  5 13:32:54 2026
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off minilab1b -c minilab1b
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file avalon_master_slave_top.sv
    Info (12023): Found entity 1: avalon_master_slave File: C:/Users/avery/ece554/minilabs/minilab1b/avalon_master_slave_top.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file minilab1b.sv
    Info (12023): Found entity 1: minilab1b File: C:/Users/avery/ece554/minilabs/minilab1b/minilab1b.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file memory.v
    Info (12023): Found entity 1: mem_wrapper File: C:/Users/avery/ece554/minilabs/minilab1b/memory.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rom.v
    Info (12023): Found entity 1: rom File: C:/Users/avery/ece554/minilabs/minilab1b/rom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file mult_mem_top.sv
    Info (12023): Found entity 1: mult_mem_top File: C:/Users/avery/ece554/minilabs/minilab1b/mult_mem_top.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file matmul.sv
    Info (12023): Found entity 1: matmul File: C:/Users/avery/ece554/minilabs/minilab1b/matmul.sv Line: 1
Warning (12019): Can't analyze file -- file avalon_master_slave.sv is missing
Info (12021): Found 1 design units, including 1 entities, in source file avalon_mm_master.sv
    Info (12023): Found entity 1: avalon_mm_master File: C:/Users/avery/ece554/minilabs/minilab1b/avalon_mm_master.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mac.sv
    Info (12023): Found entity 1: MAC File: C:/Users/avery/ece554/minilabs/minilab1b/mac.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fifo.sv
    Info (12023): Found entity 1: FIFO File: C:/Users/avery/ece554/minilabs/minilab1b/fifo.sv Line: 1
Info (12127): Elaborating entity "minilab1b" for the top level hierarchy
Info (12128): Elaborating entity "mult_mem_top" for hierarchy "mult_mem_top:iTOP" File: C:/Users/avery/ece554/minilabs/minilab1b/minilab1b.sv Line: 80
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "a_matrix" into its bus
Info (12128): Elaborating entity "avalon_master_slave" for hierarchy "mult_mem_top:iTOP|avalon_master_slave:iMM" File: C:/Users/avery/ece554/minilabs/minilab1b/mult_mem_top.sv Line: 24
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "a_matrix" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "a_matrix" into its bus
Info (12128): Elaborating entity "avalon_mm_master" for hierarchy "mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master" File: C:/Users/avery/ece554/minilabs/minilab1b/avalon_master_slave_top.sv Line: 33
Warning (10230): Verilog HDL assignment warning at avalon_mm_master.sv(34): truncated value with size 32 to match size of target (4) File: C:/Users/avery/ece554/minilabs/minilab1b/avalon_mm_master.sv Line: 34
Warning (10240): Verilog HDL Always Construct warning at avalon_mm_master.sv(52): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct File: C:/Users/avery/ece554/minilabs/minilab1b/avalon_mm_master.sv Line: 52
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "a_matrix" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "a_matrix" into its bus
Info (12128): Elaborating entity "mem_wrapper" for hierarchy "mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave" File: C:/Users/avery/ece554/minilabs/minilab1b/avalon_master_slave_top.sv Line: 43
Warning (10230): Verilog HDL assignment warning at memory.v(44): truncated value with size 32 to match size of target (5) File: C:/Users/avery/ece554/minilabs/minilab1b/memory.v Line: 44
Warning (10230): Verilog HDL assignment warning at memory.v(52): truncated value with size 32 to match size of target (4) File: C:/Users/avery/ece554/minilabs/minilab1b/memory.v Line: 52
Info (12128): Elaborating entity "rom" for hierarchy "mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave|rom:memory" File: C:/Users/avery/ece554/minilabs/minilab1b/memory.v Line: 28
Info (12128): Elaborating entity "altsyncram" for hierarchy "mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave|rom:memory|altsyncram:altsyncram_component" File: C:/Users/avery/ece554/minilabs/minilab1b/rom.v Line: 82
Info (12130): Elaborated megafunction instantiation "mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave|rom:memory|altsyncram:altsyncram_component" File: C:/Users/avery/ece554/minilabs/minilab1b/rom.v Line: 82
Info (12133): Instantiated megafunction "mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave|rom:memory|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/avery/ece554/minilabs/minilab1b/rom.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "input_mem.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "9"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "width_a" = "64"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tdg1.tdf
    Info (12023): Found entity 1: altsyncram_tdg1 File: C:/Users/avery/ece554/minilabs/minilab1b/db/altsyncram_tdg1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_tdg1" for hierarchy "mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated" File: c:/altera_lite/25.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "matmul" for hierarchy "mult_mem_top:iTOP|matmul:iMATMUL" File: C:/Users/avery/ece554/minilabs/minilab1b/mult_mem_top.sv Line: 35
Warning (10230): Verilog HDL assignment warning at matmul.sv(45): truncated value with size 5 to match size of target (4) File: C:/Users/avery/ece554/minilabs/minilab1b/matmul.sv Line: 45
Warning (10230): Verilog HDL assignment warning at matmul.sv(47): truncated value with size 5 to match size of target (4) File: C:/Users/avery/ece554/minilabs/minilab1b/matmul.sv Line: 47
Warning (10230): Verilog HDL assignment warning at matmul.sv(49): truncated value with size 32 to match size of target (4) File: C:/Users/avery/ece554/minilabs/minilab1b/matmul.sv Line: 49
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "a_matrix" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "a_matrix" into its bus
Info (12128): Elaborating entity "FIFO" for hierarchy "mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[0]" File: C:/Users/avery/ece554/minilabs/minilab1b/matmul.sv Line: 34
Warning (10230): Verilog HDL assignment warning at fifo.sv(57): truncated value with size 32 to match size of target (3) File: C:/Users/avery/ece554/minilabs/minilab1b/fifo.sv Line: 57
Warning (10230): Verilog HDL assignment warning at fifo.sv(65): truncated value with size 32 to match size of target (3) File: C:/Users/avery/ece554/minilabs/minilab1b/fifo.sv Line: 65
Info (12128): Elaborating entity "MAC" for hierarchy "mult_mem_top:iTOP|matmul:iMATMUL|MAC:MAC_STAMP[0].imac" File: C:/Users/avery/ece554/minilabs/minilab1b/matmul.sv Line: 81
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ac84.tdf
    Info (12023): Found entity 1: altsyncram_ac84 File: C:/Users/avery/ece554/minilabs/minilab1b/db/altsyncram_ac84.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_elc.tdf
    Info (12023): Found entity 1: mux_elc File: C:/Users/avery/ece554/minilabs/minilab1b/db/mux_elc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/Users/avery/ece554/minilabs/minilab1b/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_f9i.tdf
    Info (12023): Found entity 1: cntr_f9i File: C:/Users/avery/ece554/minilabs/minilab1b/db/cntr_f9i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf
    Info (12023): Found entity 1: cmpr_f9c File: C:/Users/avery/ece554/minilabs/minilab1b/db/cmpr_f9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf
    Info (12023): Found entity 1: cntr_4vi File: C:/Users/avery/ece554/minilabs/minilab1b/db/cntr_4vi.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf
    Info (12023): Found entity 1: cntr_09i File: C:/Users/avery/ece554/minilabs/minilab1b/db/cntr_09i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c File: C:/Users/avery/ece554/minilabs/minilab1b/db/cmpr_c9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/Users/avery/ece554/minilabs/minilab1b/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/Users/avery/ece554/minilabs/minilab1b/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2026.02.05.13:33:07 Progress: Loading sldca0ec3fc/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldca0ec3fc/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/avery/ece554/minilabs/minilab1b/db/ip/sldca0ec3fc/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldca0ec3fc/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/avery/ece554/minilabs/minilab1b/db/ip/sldca0ec3fc/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldca0ec3fc/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/avery/ece554/minilabs/minilab1b/db/ip/sldca0ec3fc/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldca0ec3fc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/avery/ece554/minilabs/minilab1b/db/ip/sldca0ec3fc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldca0ec3fc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/avery/ece554/minilabs/minilab1b/db/ip/sldca0ec3fc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/avery/ece554/minilabs/minilab1b/db/ip/sldca0ec3fc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldca0ec3fc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/avery/ece554/minilabs/minilab1b/db/ip/sldca0ec3fc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/Users/avery/ece554/minilabs/minilab1b/minilab1b.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 133 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 12 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: C:/Users/avery/ece554/minilabs/minilab1b/minilab1b.sv Line: 9
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: C:/Users/avery/ece554/minilabs/minilab1b/minilab1b.sv Line: 10
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: C:/Users/avery/ece554/minilabs/minilab1b/minilab1b.sv Line: 11
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/avery/ece554/minilabs/minilab1b/minilab1b.sv Line: 23
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/avery/ece554/minilabs/minilab1b/minilab1b.sv Line: 23
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/avery/ece554/minilabs/minilab1b/minilab1b.sv Line: 23
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/avery/ece554/minilabs/minilab1b/minilab1b.sv Line: 30
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/avery/ece554/minilabs/minilab1b/minilab1b.sv Line: 30
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/avery/ece554/minilabs/minilab1b/minilab1b.sv Line: 30
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/avery/ece554/minilabs/minilab1b/minilab1b.sv Line: 30
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/avery/ece554/minilabs/minilab1b/minilab1b.sv Line: 30
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/avery/ece554/minilabs/minilab1b/minilab1b.sv Line: 30
Info (21057): Implemented 3536 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 21 input pins
    Info (21059): Implemented 53 output pins
    Info (21061): Implemented 3290 logic cells
    Info (21064): Implemented 163 RAM segments
    Info (21062): Implemented 8 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings
    Info: Peak virtual memory: 5006 megabytes
    Info: Processing ended: Thu Feb  5 13:33:22 2026
    Info: Elapsed time: 00:00:28
    Info: Total CPU time (on all processors): 00:00:46


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/avery/ece554/minilabs/minilab1b/minilab1b.map.smsg.


