// Seed: 3523719513
`define pp_8 0
module module_0 (
    input id_0,
    output logic id_1,
    input id_2,
    input logic id_3,
    input logic id_4,
    input logic id_5,
    input id_6,
    input logic id_7
);
  assign id_1 = id_7;
  tri0 id_8;
  assign id_8[1'b0] = 1;
endmodule
